
../repos/sgerbino-table-2fdd8d0/bin/table_validator_test:     file format elf32-littlearm


Disassembly of section .init:

00011f9c <.init>:
   11f9c:	push	{r3, lr}
   11fa0:	bl	120ac <_start@@Base+0x3c>
   11fa4:	pop	{r3, pc}

Disassembly of section .plt:

00011fa8 <strcmp@plt-0x14>:
   11fa8:	push	{lr}		; (str lr, [sp, #-4]!)
   11fac:	ldr	lr, [pc, #4]	; 11fb8 <strcmp@plt-0x4>
   11fb0:	add	lr, pc, lr
   11fb4:	ldr	pc, [lr, #8]!
   11fb8:	andeq	r7, r1, r8, asr #32

00011fbc <strcmp@plt>:
   11fbc:	add	ip, pc, #0, 12
   11fc0:	add	ip, ip, #94208	; 0x17000
   11fc4:	ldr	pc, [ip, #72]!	; 0x48

00011fc8 <printf@plt>:
   11fc8:	add	ip, pc, #0, 12
   11fcc:	add	ip, ip, #94208	; 0x17000
   11fd0:	ldr	pc, [ip, #64]!	; 0x40

00011fd4 <free@plt>:
   11fd4:	add	ip, pc, #0, 12
   11fd8:	add	ip, ip, #94208	; 0x17000
   11fdc:	ldr	pc, [ip, #56]!	; 0x38

00011fe0 <time@plt>:
   11fe0:	add	ip, pc, #0, 12
   11fe4:	add	ip, ip, #94208	; 0x17000
   11fe8:	ldr	pc, [ip, #48]!	; 0x30

00011fec <realloc@plt>:
   11fec:	add	ip, pc, #0, 12
   11ff0:	add	ip, ip, #94208	; 0x17000
   11ff4:	ldr	pc, [ip, #40]!	; 0x28

00011ff8 <strcpy@plt>:
   11ff8:	add	ip, pc, #0, 12
   11ffc:	add	ip, ip, #94208	; 0x17000
   12000:	ldr	pc, [ip, #32]!

00012004 <malloc@plt>:
   12004:	add	ip, pc, #0, 12
   12008:	add	ip, ip, #94208	; 0x17000
   1200c:	ldr	pc, [ip, #24]!

00012010 <__libc_start_main@plt>:
   12010:	add	ip, pc, #0, 12
   12014:	add	ip, ip, #94208	; 0x17000
   12018:	ldr	pc, [ip, #16]!

0001201c <__gmon_start__@plt>:
   1201c:	add	ip, pc, #0, 12
   12020:	add	ip, ip, #94208	; 0x17000
   12024:	ldr	pc, [ip, #8]!

00012028 <strlen@plt>:
   12028:	add	ip, pc, #0, 12
   1202c:	add	ip, ip, #94208	; 0x17000
   12030:	ldr	pc, [ip, #0]!

00012034 <srand@plt>:
   12034:	add	ip, pc, #0, 12
   12038:	add	ip, ip, #90112	; 0x16000
   1203c:	ldr	pc, [ip, #4088]!	; 0xff8

00012040 <snprintf@plt>:
   12040:	add	ip, pc, #0, 12
   12044:	add	ip, ip, #90112	; 0x16000
   12048:	ldr	pc, [ip, #4080]!	; 0xff0

0001204c <__isoc99_sscanf@plt>:
   1204c:	add	ip, pc, #0, 12
   12050:	add	ip, ip, #90112	; 0x16000
   12054:	ldr	pc, [ip, #4072]!	; 0xfe8

00012058 <rand@plt>:
   12058:	add	ip, pc, #0, 12
   1205c:	add	ip, ip, #90112	; 0x16000
   12060:	ldr	pc, [ip, #4064]!	; 0xfe0

00012064 <abort@plt>:
   12064:	add	ip, pc, #0, 12
   12068:	add	ip, ip, #90112	; 0x16000
   1206c:	ldr	pc, [ip, #4056]!	; 0xfd8

Disassembly of section .text:

00012070 <_start@@Base>:
   12070:	mov	fp, #0
   12074:	mov	lr, #0
   12078:	pop	{r1}		; (ldr r1, [sp], #4)
   1207c:	mov	r2, sp
   12080:	push	{r2}		; (str r2, [sp, #-4]!)
   12084:	push	{r0}		; (str r0, [sp, #-4]!)
   12088:	ldr	ip, [pc, #16]	; 120a0 <_start@@Base+0x30>
   1208c:	push	{ip}		; (str ip, [sp, #-4]!)
   12090:	ldr	r0, [pc, #12]	; 120a4 <_start@@Base+0x34>
   12094:	ldr	r3, [pc, #12]	; 120a8 <_start@@Base+0x38>
   12098:	bl	12010 <__libc_start_main@plt>
   1209c:	bl	12064 <abort@plt>
   120a0:	andeq	r8, r1, r8, ror r4
   120a4:	andeq	r2, r1, r0, ror #2
   120a8:	andeq	r8, r1, r8, lsl r4
   120ac:	ldr	r3, [pc, #20]	; 120c8 <_start@@Base+0x58>
   120b0:	ldr	r2, [pc, #20]	; 120cc <_start@@Base+0x5c>
   120b4:	add	r3, pc, r3
   120b8:	ldr	r2, [r3, r2]
   120bc:	cmp	r2, #0
   120c0:	bxeq	lr
   120c4:	b	1201c <__gmon_start__@plt>
   120c8:	andeq	r6, r1, r4, asr #30
   120cc:	andeq	r0, r0, ip, rrx
   120d0:	ldr	r0, [pc, #24]	; 120f0 <_start@@Base+0x80>
   120d4:	ldr	r3, [pc, #24]	; 120f4 <_start@@Base+0x84>
   120d8:	cmp	r3, r0
   120dc:	bxeq	lr
   120e0:	ldr	r3, [pc, #16]	; 120f8 <_start@@Base+0x88>
   120e4:	cmp	r3, #0
   120e8:	bxeq	lr
   120ec:	bx	r3
   120f0:	strheq	r9, [r2], -r4
   120f4:	strheq	r9, [r2], -r4
   120f8:	andeq	r0, r0, r0
   120fc:	ldr	r0, [pc, #36]	; 12128 <_start@@Base+0xb8>
   12100:	ldr	r1, [pc, #36]	; 1212c <_start@@Base+0xbc>
   12104:	sub	r1, r1, r0
   12108:	asr	r1, r1, #2
   1210c:	add	r1, r1, r1, lsr #31
   12110:	asrs	r1, r1, #1
   12114:	bxeq	lr
   12118:	ldr	r3, [pc, #16]	; 12130 <_start@@Base+0xc0>
   1211c:	cmp	r3, #0
   12120:	bxeq	lr
   12124:	bx	r3
   12128:	strheq	r9, [r2], -r4
   1212c:	strheq	r9, [r2], -r4
   12130:	andeq	r0, r0, r0
   12134:	push	{r4, lr}
   12138:	ldr	r4, [pc, #24]	; 12158 <_start@@Base+0xe8>
   1213c:	ldrb	r3, [r4]
   12140:	cmp	r3, #0
   12144:	popne	{r4, pc}
   12148:	bl	120d0 <_start@@Base+0x60>
   1214c:	mov	r3, #1
   12150:	strb	r3, [r4]
   12154:	pop	{r4, pc}
   12158:	strheq	r9, [r2], -r4
   1215c:	b	120fc <_start@@Base+0x8c>

00012160 <main@@Base>:
   12160:	push	{fp, lr}
   12164:	mov	fp, sp
   12168:	sub	sp, sp, #88	; 0x58
   1216c:	movw	r2, #0
   12170:	str	r2, [fp, #-4]
   12174:	str	r0, [fp, #-8]
   12178:	str	r1, [fp, #-12]
   1217c:	str	r2, [fp, #-16]
   12180:	add	r0, sp, #4
   12184:	bl	11fe0 <time@plt>
   12188:	bl	12034 <srand@plt>
   1218c:	bl	12058 <rand@plt>
   12190:	str	r0, [fp, #-20]	; 0xffffffec
   12194:	add	r0, sp, #4
   12198:	bl	11fe0 <time@plt>
   1219c:	bl	12034 <srand@plt>
   121a0:	bl	12058 <rand@plt>
   121a4:	str	r0, [fp, #-24]	; 0xffffffe8
   121a8:	add	r0, sp, #8
   121ac:	bl	12348 <table_init@@Base>
   121b0:	ldr	r1, [fp, #-20]	; 0xffffffec
   121b4:	add	r0, sp, #8
   121b8:	bl	16d0c <table_row_is_valid@@Base>
   121bc:	cmp	r0, #0
   121c0:	beq	121dc <main@@Base+0x7c>
   121c4:	ldr	r0, [pc, #308]	; 12300 <main@@Base+0x1a0>
   121c8:	add	r0, pc, r0
   121cc:	ldr	r1, [fp, #-20]	; 0xffffffec
   121d0:	bl	11fc8 <printf@plt>
   121d4:	mvn	r1, #0
   121d8:	str	r1, [fp, #-16]
   121dc:	ldr	r1, [fp, #-24]	; 0xffffffe8
   121e0:	add	r0, sp, #8
   121e4:	bl	16ca4 <table_column_is_valid@@Base>
   121e8:	cmp	r0, #0
   121ec:	beq	12208 <main@@Base+0xa8>
   121f0:	ldr	r0, [pc, #268]	; 12304 <main@@Base+0x1a4>
   121f4:	add	r0, pc, r0
   121f8:	ldr	r1, [fp, #-24]	; 0xffffffe8
   121fc:	bl	11fc8 <printf@plt>
   12200:	mvn	r1, #0
   12204:	str	r1, [fp, #-16]
   12208:	ldr	r1, [fp, #-20]	; 0xffffffec
   1220c:	ldr	r2, [fp, #-24]	; 0xffffffe8
   12210:	add	r0, sp, #8
   12214:	bl	16d74 <table_cell_is_valid@@Base>
   12218:	cmp	r0, #0
   1221c:	beq	1223c <main@@Base+0xdc>
   12220:	ldr	r0, [pc, #224]	; 12308 <main@@Base+0x1a8>
   12224:	add	r0, pc, r0
   12228:	ldr	r1, [fp, #-20]	; 0xffffffec
   1222c:	ldr	r2, [fp, #-24]	; 0xffffffe8
   12230:	bl	11fc8 <printf@plt>
   12234:	mvn	r1, #0
   12238:	str	r1, [fp, #-16]
   1223c:	add	r0, sp, #8
   12240:	bl	15580 <table_add_row@@Base>
   12244:	str	r0, [fp, #-20]	; 0xffffffec
   12248:	ldr	r1, [fp, #-20]	; 0xffffffec
   1224c:	add	r0, sp, #8
   12250:	bl	16d0c <table_row_is_valid@@Base>
   12254:	cmp	r0, #0
   12258:	bne	12274 <main@@Base+0x114>
   1225c:	ldr	r0, [pc, #168]	; 1230c <main@@Base+0x1ac>
   12260:	add	r0, pc, r0
   12264:	ldr	r1, [fp, #-20]	; 0xffffffec
   12268:	bl	11fc8 <printf@plt>
   1226c:	mvn	r1, #0
   12270:	str	r1, [fp, #-16]
   12274:	ldr	r0, [pc, #148]	; 12310 <main@@Base+0x1b0>
   12278:	add	r1, pc, r0
   1227c:	add	r0, sp, #8
   12280:	movw	r2, #0
   12284:	bl	133a4 <table_add_column@@Base>
   12288:	str	r0, [fp, #-24]	; 0xffffffe8
   1228c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   12290:	add	r0, sp, #8
   12294:	bl	16ca4 <table_column_is_valid@@Base>
   12298:	cmp	r0, #0
   1229c:	bne	122b8 <main@@Base+0x158>
   122a0:	ldr	r0, [pc, #108]	; 12314 <main@@Base+0x1b4>
   122a4:	add	r0, pc, r0
   122a8:	ldr	r1, [fp, #-24]	; 0xffffffe8
   122ac:	bl	11fc8 <printf@plt>
   122b0:	mvn	r1, #0
   122b4:	str	r1, [fp, #-16]
   122b8:	ldr	r1, [fp, #-20]	; 0xffffffec
   122bc:	ldr	r2, [fp, #-24]	; 0xffffffe8
   122c0:	add	r0, sp, #8
   122c4:	bl	16d74 <table_cell_is_valid@@Base>
   122c8:	cmp	r0, #0
   122cc:	bne	122ec <main@@Base+0x18c>
   122d0:	ldr	r0, [pc, #64]	; 12318 <main@@Base+0x1b8>
   122d4:	add	r0, pc, r0
   122d8:	ldr	r1, [fp, #-20]	; 0xffffffec
   122dc:	ldr	r2, [fp, #-24]	; 0xffffffe8
   122e0:	bl	11fc8 <printf@plt>
   122e4:	mvn	r1, #0
   122e8:	str	r1, [fp, #-16]
   122ec:	add	r0, sp, #8
   122f0:	bl	123a0 <table_destroy@@Base>
   122f4:	ldr	r0, [fp, #-16]
   122f8:	mov	sp, fp
   122fc:	pop	{fp, pc}
   12300:			; <UNDEFINED> instruction: 0x000062b8
   12304:	andeq	r6, r0, r7, lsr #5
   12308:	muleq	r0, r5, r2
   1230c:	andeq	r6, r0, r9, ror r2
   12310:	andeq	r6, r0, fp, lsr #5
   12314:	andeq	r6, r0, ip, asr #4
   12318:	andeq	r6, r0, r6, lsr r2

0001231c <table_new@@Base>:
   1231c:	push	{fp, lr}
   12320:	mov	fp, sp
   12324:	sub	sp, sp, #8
   12328:	movw	r0, #56	; 0x38
   1232c:	bl	12004 <malloc@plt>
   12330:	str	r0, [sp, #4]
   12334:	ldr	r0, [sp, #4]
   12338:	bl	12348 <table_init@@Base>
   1233c:	ldr	r0, [sp, #4]
   12340:	mov	sp, fp
   12344:	pop	{fp, pc}

00012348 <table_init@@Base>:
   12348:	push	{fp, lr}
   1234c:	mov	fp, sp
   12350:	sub	sp, sp, #8
   12354:	str	r0, [sp, #4]
   12358:	ldr	r0, [sp, #4]
   1235c:	bl	123fc <table_destroy@@Base+0x5c>
   12360:	ldr	r0, [sp, #4]
   12364:	bl	12434 <table_destroy@@Base+0x94>
   12368:	ldr	r0, [sp, #4]
   1236c:	bl	1246c <table_destroy@@Base+0xcc>
   12370:	mov	sp, fp
   12374:	pop	{fp, pc}

00012378 <table_delete@@Base>:
   12378:	push	{fp, lr}
   1237c:	mov	fp, sp
   12380:	sub	sp, sp, #8
   12384:	str	r0, [sp, #4]
   12388:	ldr	r0, [sp, #4]
   1238c:	bl	123a0 <table_destroy@@Base>
   12390:	ldr	r0, [sp, #4]
   12394:	bl	11fd4 <free@plt>
   12398:	mov	sp, fp
   1239c:	pop	{fp, pc}

000123a0 <table_destroy@@Base>:
   123a0:	push	{fp, lr}
   123a4:	mov	fp, sp
   123a8:	sub	sp, sp, #8
   123ac:	str	r0, [sp, #4]
   123b0:	ldr	r0, [sp, #4]
   123b4:	movw	r1, #0
   123b8:	cmp	r0, r1
   123bc:	bne	123c4 <table_destroy@@Base+0x24>
   123c0:	b	123f4 <table_destroy@@Base+0x54>
   123c4:	ldr	r0, [sp, #4]
   123c8:	mvn	r1, #0
   123cc:	str	r1, [sp]
   123d0:	ldr	r2, [sp]
   123d4:	movw	r3, #64	; 0x40
   123d8:	bl	130bc <table_notify@@Base>
   123dc:	ldr	r0, [sp, #4]
   123e0:	bl	124b4 <table_destroy@@Base+0x114>
   123e4:	ldr	r0, [sp, #4]
   123e8:	bl	1252c <table_destroy@@Base+0x18c>
   123ec:	ldr	r0, [sp, #4]
   123f0:	bl	125a4 <table_destroy@@Base+0x204>
   123f4:	mov	sp, fp
   123f8:	pop	{fp, pc}
   123fc:	sub	sp, sp, #4
   12400:	str	r0, [sp]
   12404:	ldr	r0, [sp]
   12408:	movw	r1, #0
   1240c:	str	r1, [r0]
   12410:	ldr	r0, [sp]
   12414:	str	r1, [r0, #4]
   12418:	ldr	r0, [sp]
   1241c:	str	r1, [r0, #12]
   12420:	ldr	r0, [sp]
   12424:	movw	r1, #10
   12428:	str	r1, [r0, #8]
   1242c:	add	sp, sp, #4
   12430:	bx	lr
   12434:	sub	sp, sp, #4
   12438:	str	r0, [sp]
   1243c:	ldr	r0, [sp]
   12440:	movw	r1, #0
   12444:	str	r1, [r0, #16]
   12448:	ldr	r0, [sp]
   1244c:	str	r1, [r0, #20]
   12450:	ldr	r0, [sp]
   12454:	str	r1, [r0, #28]
   12458:	ldr	r0, [sp]
   1245c:	movw	r1, #20
   12460:	str	r1, [r0, #24]
   12464:	add	sp, sp, #4
   12468:	bx	lr
   1246c:	sub	sp, sp, #4
   12470:	str	r0, [sp]
   12474:	ldr	r0, [sp]
   12478:	movw	r1, #0
   1247c:	str	r1, [r0, #36]	; 0x24
   12480:	ldr	r0, [sp]
   12484:	str	r1, [r0, #40]	; 0x28
   12488:	ldr	r0, [sp]
   1248c:	str	r1, [r0, #44]	; 0x2c
   12490:	ldr	r0, [sp]
   12494:	str	r1, [r0, #32]
   12498:	ldr	r0, [sp]
   1249c:	str	r1, [r0, #52]	; 0x34
   124a0:	ldr	r0, [sp]
   124a4:	movw	r1, #10
   124a8:	str	r1, [r0, #48]	; 0x30
   124ac:	add	sp, sp, #4
   124b0:	bx	lr
   124b4:	push	{fp, lr}
   124b8:	mov	fp, sp
   124bc:	sub	sp, sp, #16
   124c0:	str	r0, [fp, #-4]
   124c4:	ldr	r0, [fp, #-4]
   124c8:	bl	15568 <table_get_row_length@@Base>
   124cc:	str	r0, [sp, #8]
   124d0:	movw	r0, #0
   124d4:	str	r0, [sp, #4]
   124d8:	ldr	r0, [sp, #4]
   124dc:	ldr	r1, [sp, #8]
   124e0:	cmp	r0, r1
   124e4:	bge	12504 <table_destroy@@Base+0x164>
   124e8:	ldr	r0, [fp, #-4]
   124ec:	ldr	r1, [sp, #4]
   124f0:	bl	154d8 <table_row_destroy@@Base>
   124f4:	ldr	r0, [sp, #4]
   124f8:	add	r0, r0, #1
   124fc:	str	r0, [sp, #4]
   12500:	b	124d8 <table_destroy@@Base+0x138>
   12504:	ldr	r0, [fp, #-4]
   12508:	ldr	r0, [r0, #16]
   1250c:	movw	r1, #0
   12510:	cmp	r0, r1
   12514:	beq	12524 <table_destroy@@Base+0x184>
   12518:	ldr	r0, [fp, #-4]
   1251c:	ldr	r0, [r0, #16]
   12520:	bl	11fd4 <free@plt>
   12524:	mov	sp, fp
   12528:	pop	{fp, pc}
   1252c:	push	{fp, lr}
   12530:	mov	fp, sp
   12534:	sub	sp, sp, #16
   12538:	str	r0, [fp, #-4]
   1253c:	ldr	r0, [fp, #-4]
   12540:	bl	13288 <table_get_column_length@@Base>
   12544:	str	r0, [sp, #8]
   12548:	movw	r0, #0
   1254c:	str	r0, [sp, #4]
   12550:	ldr	r0, [sp, #4]
   12554:	ldr	r1, [sp, #8]
   12558:	cmp	r0, r1
   1255c:	bge	1257c <table_destroy@@Base+0x1dc>
   12560:	ldr	r0, [fp, #-4]
   12564:	ldr	r1, [sp, #4]
   12568:	bl	1323c <table_column_destroy@@Base>
   1256c:	ldr	r0, [sp, #4]
   12570:	add	r0, r0, #1
   12574:	str	r0, [sp, #4]
   12578:	b	12550 <table_destroy@@Base+0x1b0>
   1257c:	ldr	r0, [fp, #-4]
   12580:	ldr	r0, [r0]
   12584:	movw	r1, #0
   12588:	cmp	r0, r1
   1258c:	beq	1259c <table_destroy@@Base+0x1fc>
   12590:	ldr	r0, [fp, #-4]
   12594:	ldr	r0, [r0]
   12598:	bl	11fd4 <free@plt>
   1259c:	mov	sp, fp
   125a0:	pop	{fp, pc}
   125a4:	push	{fp, lr}
   125a8:	mov	fp, sp
   125ac:	sub	sp, sp, #8
   125b0:	str	r0, [sp, #4]
   125b4:	ldr	r0, [sp, #4]
   125b8:	ldr	r0, [r0, #36]	; 0x24
   125bc:	movw	r1, #0
   125c0:	cmp	r0, r1
   125c4:	beq	125d4 <table_destroy@@Base+0x234>
   125c8:	ldr	r0, [sp, #4]
   125cc:	ldr	r0, [r0, #36]	; 0x24
   125d0:	bl	11fd4 <free@plt>
   125d4:	ldr	r0, [sp, #4]
   125d8:	ldr	r0, [r0, #40]	; 0x28
   125dc:	movw	r1, #0
   125e0:	cmp	r0, r1
   125e4:	beq	125f4 <table_destroy@@Base+0x254>
   125e8:	ldr	r0, [sp, #4]
   125ec:	ldr	r0, [r0, #40]	; 0x28
   125f0:	bl	11fd4 <free@plt>
   125f4:	ldr	r0, [sp, #4]
   125f8:	ldr	r0, [r0, #44]	; 0x2c
   125fc:	movw	r1, #0
   12600:	cmp	r0, r1
   12604:	beq	12614 <table_destroy@@Base+0x274>
   12608:	ldr	r0, [sp, #4]
   1260c:	ldr	r0, [r0, #44]	; 0x2c
   12610:	bl	11fd4 <free@plt>
   12614:	mov	sp, fp
   12618:	pop	{fp, pc}

0001261c <table_dupe@@Base>:
   1261c:	push	{fp, lr}
   12620:	mov	fp, sp
   12624:	sub	sp, sp, #152	; 0x98
   12628:	str	r0, [fp, #-4]
   1262c:	ldr	r0, [fp, #-4]
   12630:	bl	15568 <table_get_row_length@@Base>
   12634:	str	r0, [fp, #-8]
   12638:	ldr	r0, [fp, #-4]
   1263c:	bl	13288 <table_get_column_length@@Base>
   12640:	str	r0, [fp, #-12]
   12644:	bl	1231c <table_new@@Base>
   12648:	str	r0, [fp, #-24]	; 0xffffffe8
   1264c:	movw	r0, #0
   12650:	str	r0, [fp, #-16]
   12654:	ldr	r0, [fp, #-16]
   12658:	ldr	r1, [fp, #-12]
   1265c:	cmp	r0, r1
   12660:	bge	126a4 <table_dupe@@Base+0x88>
   12664:	ldr	r0, [fp, #-4]
   12668:	ldr	r1, [fp, #-16]
   1266c:	bl	1333c <table_get_column_name@@Base>
   12670:	str	r0, [fp, #-32]	; 0xffffffe0
   12674:	ldr	r0, [fp, #-4]
   12678:	ldr	r1, [fp, #-16]
   1267c:	bl	13370 <table_get_column_data_type@@Base>
   12680:	str	r0, [fp, #-28]	; 0xffffffe4
   12684:	ldr	r0, [fp, #-24]	; 0xffffffe8
   12688:	ldr	r1, [fp, #-32]	; 0xffffffe0
   1268c:	ldr	r2, [fp, #-28]	; 0xffffffe4
   12690:	bl	133a4 <table_add_column@@Base>
   12694:	ldr	r0, [fp, #-16]
   12698:	add	r0, r0, #1
   1269c:	str	r0, [fp, #-16]
   126a0:	b	12654 <table_dupe@@Base+0x38>
   126a4:	movw	r0, #0
   126a8:	str	r0, [fp, #-16]
   126ac:	ldr	r0, [fp, #-16]
   126b0:	ldr	r1, [fp, #-8]
   126b4:	cmp	r0, r1
   126b8:	bge	12c04 <table_dupe@@Base+0x5e8>
   126bc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   126c0:	bl	15580 <table_add_row@@Base>
   126c4:	movw	r1, #0
   126c8:	str	r1, [fp, #-20]	; 0xffffffec
   126cc:	ldr	r0, [fp, #-20]	; 0xffffffec
   126d0:	ldr	r1, [fp, #-12]
   126d4:	cmp	r0, r1
   126d8:	bge	12bf0 <table_dupe@@Base+0x5d4>
   126dc:	ldr	r0, [fp, #-4]
   126e0:	ldr	r1, [fp, #-20]	; 0xffffffec
   126e4:	bl	13370 <table_get_column_data_type@@Base>
   126e8:	mov	r1, r0
   126ec:	cmp	r0, #23
   126f0:	str	r1, [sp, #12]
   126f4:	bhi	12bdc <table_dupe@@Base+0x5c0>
   126f8:	add	r0, pc, #8
   126fc:	ldr	r1, [sp, #12]
   12700:	ldr	r2, [r0, r1, lsl #2]
   12704:	add	pc, r0, r2
   12708:	andeq	r0, r0, r0, rrx
   1270c:	andeq	r0, r0, ip, lsl #1
   12710:	strheq	r0, [r0], -r8
   12714:	andeq	r0, r0, r4, ror #1
   12718:	andeq	r0, r0, r0, lsl r1
   1271c:	andeq	r0, r0, ip, lsr r1
   12720:	andeq	r0, r0, r8, ror #2
   12724:	muleq	r0, r4, r1
   12728:	andeq	r0, r0, r0, asr #3
   1272c:	andeq	r0, r0, r0, lsl #4
   12730:	andeq	r0, r0, r0, asr #4
   12734:	andeq	r0, r0, ip, ror #4
   12738:	muleq	r0, r8, r2
   1273c:	andeq	r0, r0, r4, asr #5
   12740:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   12744:	andeq	r0, r0, r0, lsr r3
   12748:	muleq	r0, ip, r3
   1274c:	andeq	r0, r0, r8, asr #7
   12750:	strdeq	r0, [r0], -r4
   12754:	andeq	r0, r0, r4, asr r4
   12758:	andeq	r0, r0, r0, lsl #9
   1275c:	andeq	r0, r0, r0, ror r3
   12760:	andeq	r0, r0, r0, lsr #8
   12764:	andeq	r0, r0, ip, lsr #9
   12768:	ldr	r0, [fp, #-4]
   1276c:	ldr	r1, [fp, #-16]
   12770:	ldr	r2, [fp, #-20]	; 0xffffffec
   12774:	bl	14f8c <table_get_int@@Base>
   12778:	str	r0, [fp, #-36]	; 0xffffffdc
   1277c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   12780:	ldr	r1, [fp, #-16]
   12784:	ldr	r2, [fp, #-20]	; 0xffffffec
   12788:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1278c:	bl	166b4 <table_set_int@@Base>
   12790:	b	12bdc <table_dupe@@Base+0x5c0>
   12794:	ldr	r0, [fp, #-4]
   12798:	ldr	r1, [fp, #-16]
   1279c:	ldr	r2, [fp, #-20]	; 0xffffffec
   127a0:	bl	14fc0 <table_get_uint@@Base>
   127a4:	str	r0, [fp, #-40]	; 0xffffffd8
   127a8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   127ac:	ldr	r1, [fp, #-16]
   127b0:	ldr	r2, [fp, #-20]	; 0xffffffec
   127b4:	ldr	r3, [fp, #-40]	; 0xffffffd8
   127b8:	bl	166f4 <table_set_uint@@Base>
   127bc:	b	12bdc <table_dupe@@Base+0x5c0>
   127c0:	ldr	r0, [fp, #-4]
   127c4:	ldr	r1, [fp, #-16]
   127c8:	ldr	r2, [fp, #-20]	; 0xffffffec
   127cc:	bl	14ff4 <table_get_int8@@Base>
   127d0:	strb	r0, [fp, #-41]	; 0xffffffd7
   127d4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   127d8:	ldr	r1, [fp, #-16]
   127dc:	ldr	r2, [fp, #-20]	; 0xffffffec
   127e0:	ldrsb	r3, [fp, #-41]	; 0xffffffd7
   127e4:	bl	16734 <table_set_int8@@Base>
   127e8:	b	12bdc <table_dupe@@Base+0x5c0>
   127ec:	ldr	r0, [fp, #-4]
   127f0:	ldr	r1, [fp, #-16]
   127f4:	ldr	r2, [fp, #-20]	; 0xffffffec
   127f8:	bl	15028 <table_get_uint8@@Base>
   127fc:	strb	r0, [fp, #-42]	; 0xffffffd6
   12800:	ldr	r0, [fp, #-24]	; 0xffffffe8
   12804:	ldr	r1, [fp, #-16]
   12808:	ldr	r2, [fp, #-20]	; 0xffffffec
   1280c:	ldrb	r3, [fp, #-42]	; 0xffffffd6
   12810:	bl	16774 <table_set_uint8@@Base>
   12814:	b	12bdc <table_dupe@@Base+0x5c0>
   12818:	ldr	r0, [fp, #-4]
   1281c:	ldr	r1, [fp, #-16]
   12820:	ldr	r2, [fp, #-20]	; 0xffffffec
   12824:	bl	1505c <table_get_int16@@Base>
   12828:	strh	r0, [fp, #-44]	; 0xffffffd4
   1282c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   12830:	ldr	r1, [fp, #-16]
   12834:	ldr	r2, [fp, #-20]	; 0xffffffec
   12838:	ldrsh	r3, [fp, #-44]	; 0xffffffd4
   1283c:	bl	167b4 <table_set_int16@@Base>
   12840:	b	12bdc <table_dupe@@Base+0x5c0>
   12844:	ldr	r0, [fp, #-4]
   12848:	ldr	r1, [fp, #-16]
   1284c:	ldr	r2, [fp, #-20]	; 0xffffffec
   12850:	bl	15090 <table_get_uint16@@Base>
   12854:	strh	r0, [fp, #-46]	; 0xffffffd2
   12858:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1285c:	ldr	r1, [fp, #-16]
   12860:	ldr	r2, [fp, #-20]	; 0xffffffec
   12864:	ldrh	r3, [fp, #-46]	; 0xffffffd2
   12868:	bl	167f4 <table_set_uint16@@Base>
   1286c:	b	12bdc <table_dupe@@Base+0x5c0>
   12870:	ldr	r0, [fp, #-4]
   12874:	ldr	r1, [fp, #-16]
   12878:	ldr	r2, [fp, #-20]	; 0xffffffec
   1287c:	bl	150c4 <table_get_int32@@Base>
   12880:	str	r0, [fp, #-52]	; 0xffffffcc
   12884:	ldr	r0, [fp, #-24]	; 0xffffffe8
   12888:	ldr	r1, [fp, #-16]
   1288c:	ldr	r2, [fp, #-20]	; 0xffffffec
   12890:	ldr	r3, [fp, #-52]	; 0xffffffcc
   12894:	bl	16834 <table_set_int32@@Base>
   12898:	b	12bdc <table_dupe@@Base+0x5c0>
   1289c:	ldr	r0, [fp, #-4]
   128a0:	ldr	r1, [fp, #-16]
   128a4:	ldr	r2, [fp, #-20]	; 0xffffffec
   128a8:	bl	150f8 <table_get_uint32@@Base>
   128ac:	str	r0, [fp, #-56]	; 0xffffffc8
   128b0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   128b4:	ldr	r1, [fp, #-16]
   128b8:	ldr	r2, [fp, #-20]	; 0xffffffec
   128bc:	ldr	r3, [fp, #-56]	; 0xffffffc8
   128c0:	bl	16874 <table_set_uint32@@Base>
   128c4:	b	12bdc <table_dupe@@Base+0x5c0>
   128c8:	ldr	r0, [fp, #-4]
   128cc:	ldr	r1, [fp, #-16]
   128d0:	ldr	r2, [fp, #-20]	; 0xffffffec
   128d4:	bl	1512c <table_get_int64@@Base>
   128d8:	str	r1, [fp, #-60]	; 0xffffffc4
   128dc:	str	r0, [fp, #-64]	; 0xffffffc0
   128e0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   128e4:	ldr	r1, [fp, #-16]
   128e8:	ldr	r2, [fp, #-20]	; 0xffffffec
   128ec:	ldr	r3, [fp, #-64]	; 0xffffffc0
   128f0:	ldr	ip, [fp, #-60]	; 0xffffffc4
   128f4:	mov	lr, sp
   128f8:	str	ip, [lr, #4]
   128fc:	str	r3, [lr]
   12900:	bl	168b4 <table_set_int64@@Base>
   12904:	b	12bdc <table_dupe@@Base+0x5c0>
   12908:	ldr	r0, [fp, #-4]
   1290c:	ldr	r1, [fp, #-16]
   12910:	ldr	r2, [fp, #-20]	; 0xffffffec
   12914:	bl	15170 <table_get_uint64@@Base>
   12918:	str	r1, [fp, #-68]	; 0xffffffbc
   1291c:	str	r0, [fp, #-72]	; 0xffffffb8
   12920:	ldr	r0, [fp, #-24]	; 0xffffffe8
   12924:	ldr	r1, [fp, #-16]
   12928:	ldr	r2, [fp, #-20]	; 0xffffffec
   1292c:	ldr	r3, [fp, #-72]	; 0xffffffb8
   12930:	ldr	ip, [fp, #-68]	; 0xffffffbc
   12934:	mov	lr, sp
   12938:	str	ip, [lr, #4]
   1293c:	str	r3, [lr]
   12940:	bl	16900 <table_set_uint64@@Base>
   12944:	b	12bdc <table_dupe@@Base+0x5c0>
   12948:	ldr	r0, [fp, #-4]
   1294c:	ldr	r1, [fp, #-16]
   12950:	ldr	r2, [fp, #-20]	; 0xffffffec
   12954:	bl	151b4 <table_get_short@@Base>
   12958:	strh	r0, [fp, #-74]	; 0xffffffb6
   1295c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   12960:	ldr	r1, [fp, #-16]
   12964:	ldr	r2, [fp, #-20]	; 0xffffffec
   12968:	ldrsh	r3, [fp, #-74]	; 0xffffffb6
   1296c:	bl	1694c <table_set_short@@Base>
   12970:	b	12bdc <table_dupe@@Base+0x5c0>
   12974:	ldr	r0, [fp, #-4]
   12978:	ldr	r1, [fp, #-16]
   1297c:	ldr	r2, [fp, #-20]	; 0xffffffec
   12980:	bl	151e8 <table_get_ushort@@Base>
   12984:	strh	r0, [sp, #76]	; 0x4c
   12988:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1298c:	ldr	r1, [fp, #-16]
   12990:	ldr	r2, [fp, #-20]	; 0xffffffec
   12994:	ldrh	r3, [sp, #76]	; 0x4c
   12998:	bl	1698c <table_set_ushort@@Base>
   1299c:	b	12bdc <table_dupe@@Base+0x5c0>
   129a0:	ldr	r0, [fp, #-4]
   129a4:	ldr	r1, [fp, #-16]
   129a8:	ldr	r2, [fp, #-20]	; 0xffffffec
   129ac:	bl	1521c <table_get_long@@Base>
   129b0:	str	r0, [sp, #72]	; 0x48
   129b4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   129b8:	ldr	r1, [fp, #-16]
   129bc:	ldr	r2, [fp, #-20]	; 0xffffffec
   129c0:	ldr	r3, [sp, #72]	; 0x48
   129c4:	bl	169cc <table_set_long@@Base>
   129c8:	b	12bdc <table_dupe@@Base+0x5c0>
   129cc:	ldr	r0, [fp, #-4]
   129d0:	ldr	r1, [fp, #-16]
   129d4:	ldr	r2, [fp, #-20]	; 0xffffffec
   129d8:	bl	15250 <table_get_ulong@@Base>
   129dc:	str	r0, [sp, #68]	; 0x44
   129e0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   129e4:	ldr	r1, [fp, #-16]
   129e8:	ldr	r2, [fp, #-20]	; 0xffffffec
   129ec:	ldr	r3, [sp, #68]	; 0x44
   129f0:	bl	16a0c <table_set_ulong@@Base>
   129f4:	b	12bdc <table_dupe@@Base+0x5c0>
   129f8:	ldr	r0, [fp, #-4]
   129fc:	ldr	r1, [fp, #-16]
   12a00:	ldr	r2, [fp, #-20]	; 0xffffffec
   12a04:	bl	15284 <table_get_llong@@Base>
   12a08:	str	r1, [sp, #60]	; 0x3c
   12a0c:	str	r0, [sp, #56]	; 0x38
   12a10:	ldr	r0, [fp, #-24]	; 0xffffffe8
   12a14:	ldr	r1, [fp, #-16]
   12a18:	ldr	r2, [fp, #-20]	; 0xffffffec
   12a1c:	ldr	r3, [sp, #56]	; 0x38
   12a20:	ldr	ip, [sp, #60]	; 0x3c
   12a24:	mov	lr, sp
   12a28:	str	ip, [lr, #4]
   12a2c:	str	r3, [lr]
   12a30:	bl	16a4c <table_set_llong@@Base>
   12a34:	b	12bdc <table_dupe@@Base+0x5c0>
   12a38:	ldr	r0, [fp, #-4]
   12a3c:	ldr	r1, [fp, #-16]
   12a40:	ldr	r2, [fp, #-20]	; 0xffffffec
   12a44:	bl	152c8 <table_get_ullong@@Base>
   12a48:	str	r1, [sp, #52]	; 0x34
   12a4c:	str	r0, [sp, #48]	; 0x30
   12a50:	ldr	r0, [fp, #-24]	; 0xffffffe8
   12a54:	ldr	r1, [fp, #-16]
   12a58:	ldr	r2, [fp, #-20]	; 0xffffffec
   12a5c:	ldr	r3, [sp, #48]	; 0x30
   12a60:	ldr	ip, [sp, #52]	; 0x34
   12a64:	mov	lr, sp
   12a68:	str	ip, [lr, #4]
   12a6c:	str	r3, [lr]
   12a70:	bl	16a98 <table_set_ullong@@Base>
   12a74:	b	12bdc <table_dupe@@Base+0x5c0>
   12a78:	ldr	r0, [fp, #-4]
   12a7c:	ldr	r1, [fp, #-16]
   12a80:	ldr	r2, [fp, #-20]	; 0xffffffec
   12a84:	bl	15410 <table_get_string@@Base>
   12a88:	str	r0, [sp, #44]	; 0x2c
   12a8c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   12a90:	ldr	r1, [fp, #-16]
   12a94:	ldr	r2, [fp, #-20]	; 0xffffffec
   12a98:	ldr	r3, [sp, #44]	; 0x2c
   12a9c:	bl	16ba4 <table_set_string@@Base>
   12aa0:	b	12bdc <table_dupe@@Base+0x5c0>
   12aa4:	ldr	r0, [fp, #-4]
   12aa8:	ldr	r1, [fp, #-16]
   12aac:	ldr	r2, [fp, #-20]	; 0xffffffec
   12ab0:	bl	1530c <table_get_float@@Base>
   12ab4:	vstr	s0, [sp, #40]	; 0x28
   12ab8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   12abc:	ldr	r1, [fp, #-16]
   12ac0:	ldr	r2, [fp, #-20]	; 0xffffffec
   12ac4:	vldr	s0, [sp, #40]	; 0x28
   12ac8:	bl	16ae4 <table_set_float@@Base>
   12acc:	b	12bdc <table_dupe@@Base+0x5c0>
   12ad0:	ldr	r0, [fp, #-4]
   12ad4:	ldr	r1, [fp, #-16]
   12ad8:	ldr	r2, [fp, #-20]	; 0xffffffec
   12adc:	bl	15340 <table_get_double@@Base>
   12ae0:	vstr	d0, [sp, #32]
   12ae4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   12ae8:	ldr	r1, [fp, #-16]
   12aec:	ldr	r2, [fp, #-20]	; 0xffffffec
   12af0:	vldr	d0, [sp, #32]
   12af4:	bl	16b24 <table_set_double@@Base>
   12af8:	b	12bdc <table_dupe@@Base+0x5c0>
   12afc:	ldr	r0, [fp, #-4]
   12b00:	ldr	r1, [fp, #-16]
   12b04:	ldr	r2, [fp, #-20]	; 0xffffffec
   12b08:	bl	15374 <table_get_ldouble@@Base>
   12b0c:	vstr	d0, [sp, #24]
   12b10:	ldr	r0, [fp, #-24]	; 0xffffffe8
   12b14:	ldr	r1, [fp, #-16]
   12b18:	ldr	r2, [fp, #-20]	; 0xffffffec
   12b1c:	vldr	d0, [sp, #24]
   12b20:	bl	16b64 <table_set_ldouble@@Base>
   12b24:	b	12bdc <table_dupe@@Base+0x5c0>
   12b28:	ldr	r0, [fp, #-4]
   12b2c:	ldr	r1, [fp, #-16]
   12b30:	ldr	r2, [fp, #-20]	; 0xffffffec
   12b34:	bl	14f54 <table_get_bool@@Base>
   12b38:	and	r0, r0, #1
   12b3c:	strb	r0, [sp, #23]
   12b40:	ldr	r0, [fp, #-24]	; 0xffffffe8
   12b44:	ldr	r1, [fp, #-16]
   12b48:	ldr	r2, [fp, #-20]	; 0xffffffec
   12b4c:	ldrb	r3, [sp, #23]
   12b50:	and	r3, r3, #1
   12b54:	bl	16670 <table_set_bool@@Base>
   12b58:	b	12bdc <table_dupe@@Base+0x5c0>
   12b5c:	ldr	r0, [fp, #-4]
   12b60:	ldr	r1, [fp, #-16]
   12b64:	ldr	r2, [fp, #-20]	; 0xffffffec
   12b68:	bl	153a8 <table_get_char@@Base>
   12b6c:	strb	r0, [sp, #22]
   12b70:	ldr	r0, [fp, #-24]	; 0xffffffe8
   12b74:	ldr	r1, [fp, #-16]
   12b78:	ldr	r2, [fp, #-20]	; 0xffffffec
   12b7c:	ldrb	r3, [sp, #22]
   12b80:	bl	16be4 <table_set_char@@Base>
   12b84:	b	12bdc <table_dupe@@Base+0x5c0>
   12b88:	ldr	r0, [fp, #-4]
   12b8c:	ldr	r1, [fp, #-16]
   12b90:	ldr	r2, [fp, #-20]	; 0xffffffec
   12b94:	bl	153dc <table_get_uchar@@Base>
   12b98:	strb	r0, [sp, #21]
   12b9c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   12ba0:	ldr	r1, [fp, #-16]
   12ba4:	ldr	r2, [fp, #-20]	; 0xffffffec
   12ba8:	ldrb	r3, [sp, #21]
   12bac:	bl	16c24 <table_set_uchar@@Base>
   12bb0:	b	12bdc <table_dupe@@Base+0x5c0>
   12bb4:	ldr	r0, [fp, #-4]
   12bb8:	ldr	r1, [fp, #-16]
   12bbc:	ldr	r2, [fp, #-20]	; 0xffffffec
   12bc0:	bl	15440 <table_get_ptr@@Base>
   12bc4:	str	r0, [sp, #16]
   12bc8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   12bcc:	ldr	r1, [fp, #-16]
   12bd0:	ldr	r2, [fp, #-20]	; 0xffffffec
   12bd4:	add	r3, sp, #16
   12bd8:	bl	16c64 <table_set_ptr@@Base>
   12bdc:	b	12be0 <table_dupe@@Base+0x5c4>
   12be0:	ldr	r0, [fp, #-20]	; 0xffffffec
   12be4:	add	r0, r0, #1
   12be8:	str	r0, [fp, #-20]	; 0xffffffec
   12bec:	b	126cc <table_dupe@@Base+0xb0>
   12bf0:	b	12bf4 <table_dupe@@Base+0x5d8>
   12bf4:	ldr	r0, [fp, #-16]
   12bf8:	add	r0, r0, #1
   12bfc:	str	r0, [fp, #-16]
   12c00:	b	126ac <table_dupe@@Base+0x90>
   12c04:	ldr	r0, [fp, #-24]	; 0xffffffe8
   12c08:	mov	sp, fp
   12c0c:	pop	{fp, pc}

00012c10 <table_get_major_version@@Base>:
   12c10:	movw	r0, #0
   12c14:	bx	lr

00012c18 <table_get_minor_version@@Base>:
   12c18:	movw	r0, #0
   12c1c:	bx	lr

00012c20 <table_get_patch_version@@Base>:
   12c20:	movw	r0, #0
   12c24:	bx	lr

00012c28 <table_get_version@@Base>:
   12c28:	ldr	r0, [pc, #4]	; 12c34 <table_get_version@@Base+0xc>
   12c2c:	add	r0, pc, r0
   12c30:	bx	lr
   12c34:	andeq	r5, r0, sl, lsr #18

00012c38 <table_get_callback_length@@Base>:
   12c38:	sub	sp, sp, #4
   12c3c:	str	r0, [sp]
   12c40:	ldr	r0, [sp]
   12c44:	ldr	r0, [r0, #32]
   12c48:	add	sp, sp, #4
   12c4c:	bx	lr

00012c50 <table_register_callback@@Base>:
   12c50:	push	{r4, sl, fp, lr}
   12c54:	add	fp, sp, #8
   12c58:	sub	sp, sp, #40	; 0x28
   12c5c:	str	r0, [fp, #-12]
   12c60:	str	r1, [fp, #-16]
   12c64:	str	r2, [fp, #-20]	; 0xffffffec
   12c68:	str	r3, [sp, #24]
   12c6c:	ldr	r0, [fp, #-12]
   12c70:	ldr	r1, [fp, #-16]
   12c74:	ldr	r2, [fp, #-20]	; 0xffffffec
   12c78:	bl	12d30 <table_register_callback@@Base+0xe0>
   12c7c:	str	r0, [sp, #20]
   12c80:	ldr	r0, [sp, #20]
   12c84:	cmp	r0, #0
   12c88:	ble	12cb0 <table_register_callback@@Base+0x60>
   12c8c:	ldr	r0, [sp, #24]
   12c90:	ldr	r1, [fp, #-12]
   12c94:	ldr	r1, [r1, #44]	; 0x2c
   12c98:	ldr	r2, [sp, #20]
   12c9c:	add	r1, r1, r2, lsl #2
   12ca0:	ldr	r2, [r1]
   12ca4:	orr	r0, r2, r0
   12ca8:	str	r0, [r1]
   12cac:	b	12d28 <table_register_callback@@Base+0xd8>
   12cb0:	ldr	r0, [fp, #-12]
   12cb4:	ldr	r1, [r0, #32]
   12cb8:	ldr	r0, [r0, #48]	; 0x30
   12cbc:	udiv	r2, r1, r0
   12cc0:	mls	r0, r2, r0, r1
   12cc4:	cmp	r0, #0
   12cc8:	bne	12cd4 <table_register_callback@@Base+0x84>
   12ccc:	ldr	r0, [fp, #-12]
   12cd0:	bl	12dd0 <table_register_callback@@Base+0x180>
   12cd4:	ldr	r0, [fp, #-12]
   12cd8:	ldr	r1, [fp, #-12]
   12cdc:	str	r0, [sp, #16]
   12ce0:	mov	r0, r1
   12ce4:	bl	12c38 <table_get_callback_length@@Base>
   12ce8:	ldr	r2, [fp, #-16]
   12cec:	ldr	r3, [fp, #-20]	; 0xffffffec
   12cf0:	ldr	r1, [sp, #24]
   12cf4:	ldr	ip, [sp, #16]
   12cf8:	str	r0, [sp, #12]
   12cfc:	mov	r0, ip
   12d00:	ldr	lr, [sp, #12]
   12d04:	str	r1, [sp, #8]
   12d08:	mov	r1, lr
   12d0c:	ldr	r4, [sp, #8]
   12d10:	str	r4, [sp]
   12d14:	bl	12e74 <table_register_callback@@Base+0x224>
   12d18:	ldr	r0, [fp, #-12]
   12d1c:	ldr	r1, [r0, #32]
   12d20:	add	r1, r1, #1
   12d24:	str	r1, [r0, #32]
   12d28:	sub	sp, fp, #8
   12d2c:	pop	{r4, sl, fp, pc}
   12d30:	sub	sp, sp, #20
   12d34:	str	r0, [sp, #12]
   12d38:	str	r1, [sp, #8]
   12d3c:	str	r2, [sp, #4]
   12d40:	movw	r0, #0
   12d44:	str	r0, [sp]
   12d48:	ldr	r0, [sp]
   12d4c:	ldr	r1, [sp, #12]
   12d50:	ldr	r1, [r1, #32]
   12d54:	cmp	r0, r1
   12d58:	bge	12dbc <table_register_callback@@Base+0x16c>
   12d5c:	ldr	r0, [sp, #12]
   12d60:	ldr	r0, [r0, #36]	; 0x24
   12d64:	ldr	r1, [sp]
   12d68:	add	r0, r0, r1, lsl #2
   12d6c:	ldr	r0, [r0]
   12d70:	ldr	r1, [sp, #8]
   12d74:	cmp	r0, r1
   12d78:	bne	12da8 <table_register_callback@@Base+0x158>
   12d7c:	ldr	r0, [sp, #12]
   12d80:	ldr	r0, [r0, #40]	; 0x28
   12d84:	ldr	r1, [sp]
   12d88:	add	r0, r0, r1, lsl #2
   12d8c:	ldr	r0, [r0]
   12d90:	ldr	r1, [sp, #4]
   12d94:	cmp	r0, r1
   12d98:	bne	12da8 <table_register_callback@@Base+0x158>
   12d9c:	ldr	r0, [sp]
   12da0:	str	r0, [sp, #16]
   12da4:	b	12dc4 <table_register_callback@@Base+0x174>
   12da8:	b	12dac <table_register_callback@@Base+0x15c>
   12dac:	ldr	r0, [sp]
   12db0:	add	r0, r0, #1
   12db4:	str	r0, [sp]
   12db8:	b	12d48 <table_register_callback@@Base+0xf8>
   12dbc:	mvn	r0, #0
   12dc0:	str	r0, [sp, #16]
   12dc4:	ldr	r0, [sp, #16]
   12dc8:	add	sp, sp, #20
   12dcc:	bx	lr
   12dd0:	push	{fp, lr}
   12dd4:	mov	fp, sp
   12dd8:	sub	sp, sp, #16
   12ddc:	str	r0, [fp, #-4]
   12de0:	ldr	r0, [fp, #-4]
   12de4:	ldr	r1, [r0, #48]	; 0x30
   12de8:	ldr	r2, [r0, #52]	; 0x34
   12dec:	add	r1, r2, r1
   12df0:	str	r1, [r0, #52]	; 0x34
   12df4:	ldr	r0, [fp, #-4]
   12df8:	ldr	r1, [r0, #36]	; 0x24
   12dfc:	ldr	r0, [r0, #52]	; 0x34
   12e00:	lsl	r0, r0, #2
   12e04:	str	r0, [sp, #8]
   12e08:	mov	r0, r1
   12e0c:	ldr	r1, [sp, #8]
   12e10:	bl	11fec <realloc@plt>
   12e14:	ldr	r1, [fp, #-4]
   12e18:	str	r0, [r1, #36]	; 0x24
   12e1c:	ldr	r0, [fp, #-4]
   12e20:	ldr	r1, [r0, #40]	; 0x28
   12e24:	ldr	r0, [r0, #52]	; 0x34
   12e28:	lsl	r0, r0, #2
   12e2c:	str	r0, [sp, #4]
   12e30:	mov	r0, r1
   12e34:	ldr	r1, [sp, #4]
   12e38:	bl	11fec <realloc@plt>
   12e3c:	ldr	r1, [fp, #-4]
   12e40:	str	r0, [r1, #40]	; 0x28
   12e44:	ldr	r0, [fp, #-4]
   12e48:	ldr	r1, [r0, #44]	; 0x2c
   12e4c:	ldr	r0, [r0, #52]	; 0x34
   12e50:	lsl	r0, r0, #2
   12e54:	str	r0, [sp]
   12e58:	mov	r0, r1
   12e5c:	ldr	r1, [sp]
   12e60:	bl	11fec <realloc@plt>
   12e64:	ldr	r1, [fp, #-4]
   12e68:	str	r0, [r1, #44]	; 0x2c
   12e6c:	mov	sp, fp
   12e70:	pop	{fp, pc}
   12e74:	sub	sp, sp, #16
   12e78:	ldr	ip, [sp, #16]
   12e7c:	str	r0, [sp, #12]
   12e80:	str	r1, [sp, #8]
   12e84:	str	r2, [sp, #4]
   12e88:	str	r3, [sp]
   12e8c:	ldr	r0, [sp, #4]
   12e90:	ldr	r1, [sp, #12]
   12e94:	ldr	r1, [r1, #36]	; 0x24
   12e98:	ldr	r2, [sp, #8]
   12e9c:	str	r0, [r1, r2, lsl #2]
   12ea0:	ldr	r0, [sp]
   12ea4:	ldr	r1, [sp, #12]
   12ea8:	ldr	r1, [r1, #40]	; 0x28
   12eac:	ldr	r2, [sp, #8]
   12eb0:	str	r0, [r1, r2, lsl #2]
   12eb4:	ldr	r0, [sp, #16]
   12eb8:	ldr	r1, [sp, #12]
   12ebc:	ldr	r1, [r1, #44]	; 0x2c
   12ec0:	ldr	r2, [sp, #8]
   12ec4:	add	r1, r1, r2, lsl #2
   12ec8:	str	r0, [r1]
   12ecc:	add	sp, sp, #16
   12ed0:	bx	lr

00012ed4 <table_unregister_callback@@Base>:
   12ed4:	push	{fp, lr}
   12ed8:	mov	fp, sp
   12edc:	sub	sp, sp, #24
   12ee0:	str	r0, [fp, #-4]
   12ee4:	str	r1, [fp, #-8]
   12ee8:	str	r2, [sp, #12]
   12eec:	ldr	r0, [fp, #-4]
   12ef0:	ldr	r1, [fp, #-8]
   12ef4:	ldr	r2, [sp, #12]
   12ef8:	bl	12d30 <table_register_callback@@Base+0xe0>
   12efc:	str	r0, [sp, #4]
   12f00:	ldr	r0, [sp, #4]
   12f04:	cmn	r0, #1
   12f08:	beq	12fb8 <table_unregister_callback@@Base+0xe4>
   12f0c:	ldr	r0, [sp, #4]
   12f10:	str	r0, [sp, #8]
   12f14:	ldr	r0, [sp, #8]
   12f18:	ldr	r1, [fp, #-4]
   12f1c:	ldr	r1, [r1, #32]
   12f20:	sub	r1, r1, #1
   12f24:	cmp	r0, r1
   12f28:	bge	12f84 <table_unregister_callback@@Base+0xb0>
   12f2c:	ldr	r0, [fp, #-4]
   12f30:	ldr	r0, [r0, #36]	; 0x24
   12f34:	ldr	r1, [sp, #8]
   12f38:	add	r2, r0, r1, lsl #2
   12f3c:	ldr	r2, [r2, #4]
   12f40:	str	r2, [r0, r1, lsl #2]
   12f44:	ldr	r0, [fp, #-4]
   12f48:	ldr	r0, [r0, #40]	; 0x28
   12f4c:	ldr	r1, [sp, #8]
   12f50:	add	r2, r0, r1, lsl #2
   12f54:	ldr	r2, [r2, #4]
   12f58:	str	r2, [r0, r1, lsl #2]
   12f5c:	ldr	r0, [fp, #-4]
   12f60:	ldr	r0, [r0, #44]	; 0x2c
   12f64:	ldr	r1, [sp, #8]
   12f68:	add	r0, r0, r1, lsl #2
   12f6c:	ldr	r1, [r0, #4]
   12f70:	str	r1, [r0]
   12f74:	ldr	r0, [sp, #8]
   12f78:	add	r0, r0, #1
   12f7c:	str	r0, [sp, #8]
   12f80:	b	12f14 <table_unregister_callback@@Base+0x40>
   12f84:	ldr	r0, [fp, #-4]
   12f88:	ldr	r1, [r0, #32]
   12f8c:	sub	r1, r1, #1
   12f90:	str	r1, [r0, #32]
   12f94:	ldr	r0, [fp, #-4]
   12f98:	ldr	r0, [r0, #48]	; 0x30
   12f9c:	udiv	r2, r1, r0
   12fa0:	mls	r0, r2, r0, r1
   12fa4:	cmp	r0, #0
   12fa8:	bne	12fb4 <table_unregister_callback@@Base+0xe0>
   12fac:	ldr	r0, [fp, #-4]
   12fb0:	bl	12fc0 <table_unregister_callback@@Base+0xec>
   12fb4:	b	12fb8 <table_unregister_callback@@Base+0xe4>
   12fb8:	mov	sp, fp
   12fbc:	pop	{fp, pc}
   12fc0:	push	{fp, lr}
   12fc4:	mov	fp, sp
   12fc8:	sub	sp, sp, #16
   12fcc:	str	r0, [fp, #-4]
   12fd0:	ldr	r0, [fp, #-4]
   12fd4:	ldr	r0, [r0, #48]	; 0x30
   12fd8:	ldr	r1, [fp, #-4]
   12fdc:	ldr	r2, [r1, #52]	; 0x34
   12fe0:	sub	r0, r2, r0
   12fe4:	str	r0, [r1, #52]	; 0x34
   12fe8:	ldr	r0, [fp, #-4]
   12fec:	ldr	r0, [r0, #52]	; 0x34
   12ff0:	cmp	r0, #0
   12ff4:	beq	13074 <table_unregister_callback@@Base+0x1a0>
   12ff8:	ldr	r0, [fp, #-4]
   12ffc:	ldr	r1, [r0, #36]	; 0x24
   13000:	ldr	r0, [r0, #52]	; 0x34
   13004:	lsl	r0, r0, #2
   13008:	str	r0, [sp, #8]
   1300c:	mov	r0, r1
   13010:	ldr	r1, [sp, #8]
   13014:	bl	11fec <realloc@plt>
   13018:	ldr	r1, [fp, #-4]
   1301c:	str	r0, [r1, #36]	; 0x24
   13020:	ldr	r0, [fp, #-4]
   13024:	ldr	r1, [r0, #40]	; 0x28
   13028:	ldr	r0, [r0, #52]	; 0x34
   1302c:	lsl	r0, r0, #2
   13030:	str	r0, [sp, #4]
   13034:	mov	r0, r1
   13038:	ldr	r1, [sp, #4]
   1303c:	bl	11fec <realloc@plt>
   13040:	ldr	r1, [fp, #-4]
   13044:	str	r0, [r1, #40]	; 0x28
   13048:	ldr	r0, [fp, #-4]
   1304c:	ldr	r1, [r0, #44]	; 0x2c
   13050:	ldr	r0, [r0, #52]	; 0x34
   13054:	lsl	r0, r0, #2
   13058:	str	r0, [sp]
   1305c:	mov	r0, r1
   13060:	ldr	r1, [sp]
   13064:	bl	11fec <realloc@plt>
   13068:	ldr	r1, [fp, #-4]
   1306c:	str	r0, [r1, #44]	; 0x2c
   13070:	b	130b4 <table_unregister_callback@@Base+0x1e0>
   13074:	ldr	r0, [fp, #-4]
   13078:	ldr	r0, [r0, #36]	; 0x24
   1307c:	bl	11fd4 <free@plt>
   13080:	ldr	r0, [fp, #-4]
   13084:	ldr	r0, [r0, #40]	; 0x28
   13088:	bl	11fd4 <free@plt>
   1308c:	ldr	r0, [fp, #-4]
   13090:	ldr	r0, [r0, #44]	; 0x2c
   13094:	bl	11fd4 <free@plt>
   13098:	ldr	r0, [fp, #-4]
   1309c:	movw	r1, #0
   130a0:	str	r1, [r0, #36]	; 0x24
   130a4:	ldr	r0, [fp, #-4]
   130a8:	str	r1, [r0, #40]	; 0x28
   130ac:	ldr	r0, [fp, #-4]
   130b0:	str	r1, [r0, #44]	; 0x2c
   130b4:	mov	sp, fp
   130b8:	pop	{fp, pc}

000130bc <table_notify@@Base>:
   130bc:	push	{r4, sl, fp, lr}
   130c0:	add	fp, sp, #8
   130c4:	sub	sp, sp, #32
   130c8:	str	r0, [fp, #-12]
   130cc:	str	r1, [fp, #-16]
   130d0:	str	r2, [sp, #20]
   130d4:	str	r3, [sp, #16]
   130d8:	movw	r0, #0
   130dc:	str	r0, [sp, #12]
   130e0:	ldr	r0, [sp, #12]
   130e4:	ldr	r1, [fp, #-12]
   130e8:	ldr	r1, [r1, #32]
   130ec:	cmp	r0, r1
   130f0:	bge	13178 <table_notify@@Base+0xbc>
   130f4:	ldr	r0, [fp, #-12]
   130f8:	ldr	r0, [r0, #44]	; 0x2c
   130fc:	ldr	r1, [sp, #12]
   13100:	add	r0, r0, r1, lsl #2
   13104:	ldr	r0, [r0]
   13108:	ldr	r1, [sp, #16]
   1310c:	and	r0, r0, r1
   13110:	cmp	r0, #0
   13114:	beq	13164 <table_notify@@Base+0xa8>
   13118:	ldr	r0, [fp, #-12]
   1311c:	ldr	r1, [sp, #12]
   13120:	ldr	r2, [r0, #36]	; 0x24
   13124:	ldr	r3, [r0, #40]	; 0x28
   13128:	ldr	r2, [r2, r1, lsl #2]
   1312c:	ldr	ip, [fp, #-16]
   13130:	ldr	lr, [sp, #20]
   13134:	ldr	r4, [sp, #16]
   13138:	add	r1, r3, r1, lsl #2
   1313c:	ldr	r1, [r1]
   13140:	str	r1, [sp, #8]
   13144:	mov	r1, ip
   13148:	str	r2, [sp, #4]
   1314c:	mov	r2, lr
   13150:	mov	r3, r4
   13154:	ldr	ip, [sp, #8]
   13158:	str	ip, [sp]
   1315c:	ldr	lr, [sp, #4]
   13160:	blx	lr
   13164:	b	13168 <table_notify@@Base+0xac>
   13168:	ldr	r0, [sp, #12]
   1316c:	add	r0, r0, #1
   13170:	str	r0, [sp, #12]
   13174:	b	130e0 <table_notify@@Base+0x24>
   13178:	sub	sp, fp, #8
   1317c:	pop	{r4, sl, fp, pc}

00013180 <table_column_init@@Base>:
   13180:	push	{fp, lr}
   13184:	mov	fp, sp
   13188:	sub	sp, sp, #24
   1318c:	ldr	ip, [fp, #8]
   13190:	str	r0, [fp, #-4]
   13194:	str	r1, [fp, #-8]
   13198:	str	r2, [sp, #12]
   1319c:	str	r3, [sp, #8]
   131a0:	ldr	r0, [fp, #-4]
   131a4:	ldr	r1, [fp, #-8]
   131a8:	str	ip, [sp]
   131ac:	bl	13210 <table_get_col_ptr@@Base>
   131b0:	str	r0, [sp, #4]
   131b4:	ldr	r0, [sp, #12]
   131b8:	bl	12028 <strlen@plt>
   131bc:	add	r0, r0, #1
   131c0:	bl	12004 <malloc@plt>
   131c4:	ldr	r1, [sp, #4]
   131c8:	str	r0, [r1]
   131cc:	ldr	r0, [sp, #4]
   131d0:	ldr	r0, [r0]
   131d4:	movw	r1, #0
   131d8:	cmp	r0, r1
   131dc:	beq	131f0 <table_column_init@@Base+0x70>
   131e0:	ldr	r0, [sp, #4]
   131e4:	ldr	r0, [r0]
   131e8:	ldr	r1, [sp, #12]
   131ec:	bl	11ff8 <strcpy@plt>
   131f0:	ldr	r0, [sp, #8]
   131f4:	ldr	r1, [sp, #4]
   131f8:	str	r0, [r1, #4]
   131fc:	ldr	r0, [fp, #8]
   13200:	ldr	r1, [sp, #4]
   13204:	str	r0, [r1, #8]
   13208:	mov	sp, fp
   1320c:	pop	{fp, pc}

00013210 <table_get_col_ptr@@Base>:
   13210:	sub	sp, sp, #8
   13214:	str	r0, [sp, #4]
   13218:	str	r1, [sp]
   1321c:	ldr	r0, [sp, #4]
   13220:	ldr	r0, [r0]
   13224:	ldr	r1, [sp]
   13228:	movw	r2, #12
   1322c:	mul	r1, r1, r2
   13230:	add	r0, r0, r1
   13234:	add	sp, sp, #8
   13238:	bx	lr

0001323c <table_column_destroy@@Base>:
   1323c:	push	{fp, lr}
   13240:	mov	fp, sp
   13244:	sub	sp, sp, #16
   13248:	str	r0, [fp, #-4]
   1324c:	str	r1, [sp, #8]
   13250:	ldr	r0, [fp, #-4]
   13254:	ldr	r1, [sp, #8]
   13258:	bl	13210 <table_get_col_ptr@@Base>
   1325c:	str	r0, [sp, #4]
   13260:	ldr	r0, [sp, #4]
   13264:	ldr	r0, [r0]
   13268:	movw	r1, #0
   1326c:	cmp	r0, r1
   13270:	beq	13280 <table_column_destroy@@Base+0x44>
   13274:	ldr	r0, [sp, #4]
   13278:	ldr	r0, [r0]
   1327c:	bl	11fd4 <free@plt>
   13280:	mov	sp, fp
   13284:	pop	{fp, pc}

00013288 <table_get_column_length@@Base>:
   13288:	sub	sp, sp, #4
   1328c:	str	r0, [sp]
   13290:	ldr	r0, [sp]
   13294:	ldr	r0, [r0, #4]
   13298:	add	sp, sp, #4
   1329c:	bx	lr

000132a0 <table_get_column@@Base>:
   132a0:	push	{fp, lr}
   132a4:	mov	fp, sp
   132a8:	sub	sp, sp, #24
   132ac:	str	r0, [fp, #-4]
   132b0:	str	r1, [fp, #-8]
   132b4:	ldr	r0, [fp, #-4]
   132b8:	bl	13288 <table_get_column_length@@Base>
   132bc:	str	r0, [sp, #8]
   132c0:	movw	r0, #0
   132c4:	str	r0, [sp, #12]
   132c8:	ldr	r0, [sp, #12]
   132cc:	ldr	r1, [sp, #8]
   132d0:	cmp	r0, r1
   132d4:	bge	1330c <table_get_column@@Base+0x6c>
   132d8:	ldr	r0, [fp, #-4]
   132dc:	ldr	r1, [sp, #12]
   132e0:	bl	1333c <table_get_column_name@@Base>
   132e4:	ldr	r1, [fp, #-8]
   132e8:	bl	11fbc <strcmp@plt>
   132ec:	cmp	r0, #0
   132f0:	bne	132f8 <table_get_column@@Base+0x58>
   132f4:	b	1330c <table_get_column@@Base+0x6c>
   132f8:	b	132fc <table_get_column@@Base+0x5c>
   132fc:	ldr	r0, [sp, #12]
   13300:	add	r0, r0, #1
   13304:	str	r0, [sp, #12]
   13308:	b	132c8 <table_get_column@@Base+0x28>
   1330c:	ldr	r0, [sp, #12]
   13310:	ldr	r1, [sp, #8]
   13314:	cmp	r0, r1
   13318:	bne	13328 <table_get_column@@Base+0x88>
   1331c:	mvn	r0, #0
   13320:	str	r0, [sp, #4]
   13324:	b	13330 <table_get_column@@Base+0x90>
   13328:	ldr	r0, [sp, #12]
   1332c:	str	r0, [sp, #4]
   13330:	ldr	r0, [sp, #4]
   13334:	mov	sp, fp
   13338:	pop	{fp, pc}

0001333c <table_get_column_name@@Base>:
   1333c:	push	{fp, lr}
   13340:	mov	fp, sp
   13344:	sub	sp, sp, #16
   13348:	str	r0, [fp, #-4]
   1334c:	str	r1, [sp, #8]
   13350:	ldr	r0, [fp, #-4]
   13354:	ldr	r1, [sp, #8]
   13358:	bl	13210 <table_get_col_ptr@@Base>
   1335c:	str	r0, [sp, #4]
   13360:	ldr	r0, [sp, #4]
   13364:	ldr	r0, [r0]
   13368:	mov	sp, fp
   1336c:	pop	{fp, pc}

00013370 <table_get_column_data_type@@Base>:
   13370:	push	{fp, lr}
   13374:	mov	fp, sp
   13378:	sub	sp, sp, #16
   1337c:	str	r0, [fp, #-4]
   13380:	str	r1, [sp, #8]
   13384:	ldr	r0, [fp, #-4]
   13388:	ldr	r1, [sp, #8]
   1338c:	bl	13210 <table_get_col_ptr@@Base>
   13390:	str	r0, [sp, #4]
   13394:	ldr	r0, [sp, #4]
   13398:	ldr	r0, [r0, #4]
   1339c:	mov	sp, fp
   133a0:	pop	{fp, pc}

000133a4 <table_add_column@@Base>:
   133a4:	push	{fp, lr}
   133a8:	mov	fp, sp
   133ac:	sub	sp, sp, #24
   133b0:	str	r0, [fp, #-4]
   133b4:	str	r1, [fp, #-8]
   133b8:	str	r2, [sp, #12]
   133bc:	ldr	r0, [fp, #-4]
   133c0:	bl	13288 <table_get_column_length@@Base>
   133c4:	mov	r1, r0
   133c8:	ldr	r2, [fp, #-4]
   133cc:	ldr	r2, [r2, #8]
   133d0:	udiv	r3, r0, r2
   133d4:	mls	r0, r3, r2, r0
   133d8:	cmp	r0, #0
   133dc:	bne	133e8 <table_add_column@@Base+0x44>
   133e0:	ldr	r0, [fp, #-4]
   133e4:	bl	13448 <table_add_column@@Base+0xa4>
   133e8:	ldr	r0, [fp, #-4]
   133ec:	ldr	r1, [fp, #-8]
   133f0:	ldr	r2, [sp, #12]
   133f4:	bl	13500 <table_add_column@@Base+0x15c>
   133f8:	ldr	r1, [fp, #-4]
   133fc:	ldr	r2, [fp, #-4]
   13400:	str	r0, [sp, #8]
   13404:	mov	r0, r2
   13408:	str	r1, [sp, #4]
   1340c:	bl	13288 <table_get_column_length@@Base>
   13410:	ldr	r1, [sp, #4]
   13414:	str	r0, [sp]
   13418:	mov	r0, r1
   1341c:	mvn	r1, #0
   13420:	ldr	r2, [sp]
   13424:	movw	r3, #8
   13428:	bl	130bc <table_notify@@Base>
   1342c:	ldr	r0, [fp, #-4]
   13430:	ldr	r1, [r0, #4]
   13434:	add	r2, r1, #1
   13438:	str	r2, [r0, #4]
   1343c:	mov	r0, r1
   13440:	mov	sp, fp
   13444:	pop	{fp, pc}
   13448:	push	{fp, lr}
   1344c:	mov	fp, sp
   13450:	sub	sp, sp, #16
   13454:	str	r0, [fp, #-4]
   13458:	ldr	r0, [fp, #-4]
   1345c:	ldr	r0, [r0, #8]
   13460:	ldr	r1, [fp, #-4]
   13464:	ldr	r2, [r1, #12]
   13468:	add	r0, r2, r0
   1346c:	str	r0, [r1, #12]
   13470:	ldr	r0, [fp, #-4]
   13474:	ldr	r0, [r0]
   13478:	ldr	r1, [fp, #-4]
   1347c:	ldr	r1, [r1, #12]
   13480:	movw	r2, #12
   13484:	mul	r1, r1, r2
   13488:	bl	11fec <realloc@plt>
   1348c:	ldr	r1, [fp, #-4]
   13490:	str	r0, [r1]
   13494:	ldr	r0, [fp, #-4]
   13498:	bl	15568 <table_get_row_length@@Base>
   1349c:	str	r0, [sp, #8]
   134a0:	movw	r0, #0
   134a4:	str	r0, [sp, #4]
   134a8:	ldr	r0, [sp, #4]
   134ac:	ldr	r1, [sp, #8]
   134b0:	cmp	r0, r1
   134b4:	bge	134f8 <table_add_column@@Base+0x154>
   134b8:	ldr	r0, [fp, #-4]
   134bc:	ldr	r1, [sp, #4]
   134c0:	bl	154b4 <table_get_row_ptr@@Base>
   134c4:	str	r0, [sp]
   134c8:	ldr	r0, [sp]
   134cc:	ldr	r0, [r0]
   134d0:	ldr	r1, [fp, #-4]
   134d4:	ldr	r1, [r1, #12]
   134d8:	lsl	r1, r1, #2
   134dc:	bl	11fec <realloc@plt>
   134e0:	ldr	r1, [sp]
   134e4:	str	r0, [r1]
   134e8:	ldr	r0, [sp, #4]
   134ec:	add	r0, r0, #1
   134f0:	str	r0, [sp, #4]
   134f4:	b	134a8 <table_add_column@@Base+0x104>
   134f8:	mov	sp, fp
   134fc:	pop	{fp, pc}
   13500:	push	{fp, lr}
   13504:	mov	fp, sp
   13508:	sub	sp, sp, #48	; 0x30
   1350c:	str	r0, [fp, #-4]
   13510:	str	r1, [fp, #-8]
   13514:	str	r2, [fp, #-12]
   13518:	ldr	r0, [fp, #-4]
   1351c:	bl	15568 <table_get_row_length@@Base>
   13520:	str	r0, [fp, #-16]
   13524:	ldr	r0, [fp, #-4]
   13528:	bl	13288 <table_get_column_length@@Base>
   1352c:	str	r0, [fp, #-20]	; 0xffffffec
   13530:	ldr	r0, [fp, #-4]
   13534:	ldr	r1, [fp, #-20]	; 0xffffffec
   13538:	ldr	r2, [fp, #-8]
   1353c:	ldr	r3, [fp, #-12]
   13540:	ldr	ip, [fp, #-12]
   13544:	str	r0, [sp, #20]
   13548:	mov	r0, ip
   1354c:	str	r1, [sp, #16]
   13550:	str	r2, [sp, #12]
   13554:	str	r3, [sp, #8]
   13558:	bl	14ca8 <table_get_default_compare_function_for_data_type@@Base>
   1355c:	ldr	r1, [sp, #20]
   13560:	str	r0, [sp, #4]
   13564:	mov	r0, r1
   13568:	ldr	r1, [sp, #16]
   1356c:	ldr	r2, [sp, #12]
   13570:	ldr	r3, [sp, #8]
   13574:	ldr	ip, [sp, #4]
   13578:	str	ip, [sp]
   1357c:	bl	13180 <table_column_init@@Base>
   13580:	movw	r0, #0
   13584:	str	r0, [sp, #24]
   13588:	ldr	r0, [sp, #24]
   1358c:	ldr	r1, [fp, #-16]
   13590:	cmp	r0, r1
   13594:	bge	135b8 <table_add_column@@Base+0x214>
   13598:	ldr	r0, [fp, #-4]
   1359c:	ldr	r1, [sp, #24]
   135a0:	ldr	r2, [fp, #-20]	; 0xffffffec
   135a4:	bl	16e48 <table_cell_init@@Base>
   135a8:	ldr	r0, [sp, #24]
   135ac:	add	r0, r0, #1
   135b0:	str	r0, [sp, #24]
   135b4:	b	13588 <table_add_column@@Base+0x1e4>
   135b8:	movw	r0, #0
   135bc:	mov	sp, fp
   135c0:	pop	{fp, pc}

000135c4 <table_remove_column@@Base>:
   135c4:	push	{fp, lr}
   135c8:	mov	fp, sp
   135cc:	sub	sp, sp, #16
   135d0:	str	r0, [fp, #-4]
   135d4:	str	r1, [sp, #8]
   135d8:	ldr	r0, [fp, #-4]
   135dc:	ldr	r1, [sp, #8]
   135e0:	bl	13648 <table_remove_column@@Base+0x84>
   135e4:	ldr	r1, [fp, #-4]
   135e8:	ldr	r2, [r1, #4]
   135ec:	sub	r2, r2, #1
   135f0:	str	r2, [r1, #4]
   135f4:	ldr	r1, [fp, #-4]
   135f8:	str	r0, [sp, #4]
   135fc:	mov	r0, r1
   13600:	bl	13288 <table_get_column_length@@Base>
   13604:	mov	r1, r0
   13608:	ldr	r2, [fp, #-4]
   1360c:	ldr	r2, [r2, #8]
   13610:	udiv	r3, r0, r2
   13614:	mls	r0, r3, r2, r0
   13618:	cmp	r0, #0
   1361c:	bne	13628 <table_remove_column@@Base+0x64>
   13620:	ldr	r0, [fp, #-4]
   13624:	bl	13790 <table_remove_column@@Base+0x1cc>
   13628:	ldr	r0, [fp, #-4]
   1362c:	ldr	r2, [sp, #8]
   13630:	mvn	r1, #0
   13634:	movw	r3, #16
   13638:	bl	130bc <table_notify@@Base>
   1363c:	movw	r0, #0
   13640:	mov	sp, fp
   13644:	pop	{fp, pc}
   13648:	push	{fp, lr}
   1364c:	mov	fp, sp
   13650:	sub	sp, sp, #32
   13654:	str	r0, [fp, #-4]
   13658:	str	r1, [fp, #-8]
   1365c:	ldr	r0, [fp, #-4]
   13660:	ldr	r1, [fp, #-8]
   13664:	bl	1323c <table_column_destroy@@Base>
   13668:	ldr	r0, [fp, #-4]
   1366c:	bl	13288 <table_get_column_length@@Base>
   13670:	str	r0, [fp, #-12]
   13674:	ldr	r0, [fp, #-8]
   13678:	str	r0, [sp, #16]
   1367c:	ldr	r0, [sp, #16]
   13680:	ldr	r1, [fp, #-12]
   13684:	sub	r1, r1, #1
   13688:	cmp	r0, r1
   1368c:	bge	136e4 <table_remove_column@@Base+0x120>
   13690:	ldr	r0, [fp, #-4]
   13694:	ldr	r0, [r0]
   13698:	ldr	r1, [sp, #16]
   1369c:	movw	r2, #12
   136a0:	mul	r1, r1, r2
   136a4:	add	r0, r0, r1
   136a8:	ldr	r1, [fp, #-4]
   136ac:	ldr	r1, [r1]
   136b0:	ldr	r3, [sp, #16]
   136b4:	mul	r2, r3, r2
   136b8:	add	r1, r1, r2
   136bc:	ldr	r2, [r1, #12]
   136c0:	str	r2, [r0]
   136c4:	ldr	r2, [r1, #16]
   136c8:	str	r2, [r0, #4]
   136cc:	ldr	r1, [r1, #20]
   136d0:	str	r1, [r0, #8]
   136d4:	ldr	r0, [sp, #16]
   136d8:	add	r0, r0, #1
   136dc:	str	r0, [sp, #16]
   136e0:	b	1367c <table_remove_column@@Base+0xb8>
   136e4:	ldr	r0, [fp, #-4]
   136e8:	bl	15568 <table_get_row_length@@Base>
   136ec:	str	r0, [sp, #12]
   136f0:	movw	r0, #0
   136f4:	str	r0, [sp, #8]
   136f8:	ldr	r0, [sp, #8]
   136fc:	ldr	r1, [sp, #12]
   13700:	cmp	r0, r1
   13704:	bge	13784 <table_remove_column@@Base+0x1c0>
   13708:	ldr	r0, [fp, #-4]
   1370c:	ldr	r1, [sp, #8]
   13710:	ldr	r2, [fp, #-8]
   13714:	bl	16ec8 <table_cell_destroy@@Base>
   13718:	ldr	r0, [fp, #-4]
   1371c:	ldr	r1, [sp, #8]
   13720:	bl	154b4 <table_get_row_ptr@@Base>
   13724:	str	r0, [sp, #4]
   13728:	ldr	r0, [fp, #-8]
   1372c:	str	r0, [sp]
   13730:	ldr	r0, [sp]
   13734:	ldr	r1, [fp, #-12]
   13738:	sub	r1, r1, #1
   1373c:	cmp	r0, r1
   13740:	bge	13770 <table_remove_column@@Base+0x1ac>
   13744:	ldr	r0, [sp, #4]
   13748:	ldr	r0, [r0]
   1374c:	ldr	r1, [sp]
   13750:	add	r0, r0, r1, lsl #2
   13754:	mov	r1, r0
   13758:	ldr	r0, [r0, #4]
   1375c:	str	r0, [r1]
   13760:	ldr	r0, [sp]
   13764:	add	r0, r0, #1
   13768:	str	r0, [sp]
   1376c:	b	13730 <table_remove_column@@Base+0x16c>
   13770:	b	13774 <table_remove_column@@Base+0x1b0>
   13774:	ldr	r0, [sp, #8]
   13778:	add	r0, r0, #1
   1377c:	str	r0, [sp, #8]
   13780:	b	136f8 <table_remove_column@@Base+0x134>
   13784:	movw	r0, #0
   13788:	mov	sp, fp
   1378c:	pop	{fp, pc}
   13790:	push	{fp, lr}
   13794:	mov	fp, sp
   13798:	sub	sp, sp, #16
   1379c:	str	r0, [fp, #-4]
   137a0:	ldr	r0, [fp, #-4]
   137a4:	ldr	r0, [r0, #8]
   137a8:	ldr	r1, [fp, #-4]
   137ac:	ldr	r2, [r1, #12]
   137b0:	sub	r0, r2, r0
   137b4:	str	r0, [r1, #12]
   137b8:	ldr	r0, [fp, #-4]
   137bc:	ldr	r0, [r0]
   137c0:	ldr	r1, [fp, #-4]
   137c4:	ldr	r1, [r1, #12]
   137c8:	movw	r2, #12
   137cc:	mul	r1, r1, r2
   137d0:	bl	11fec <realloc@plt>
   137d4:	ldr	r1, [fp, #-4]
   137d8:	str	r0, [r1]
   137dc:	ldr	r0, [fp, #-4]
   137e0:	bl	15568 <table_get_row_length@@Base>
   137e4:	str	r0, [sp, #8]
   137e8:	movw	r0, #0
   137ec:	str	r0, [sp, #4]
   137f0:	ldr	r0, [sp, #4]
   137f4:	ldr	r1, [sp, #8]
   137f8:	cmp	r0, r1
   137fc:	bge	13840 <table_remove_column@@Base+0x27c>
   13800:	ldr	r0, [fp, #-4]
   13804:	ldr	r1, [sp, #4]
   13808:	bl	154b4 <table_get_row_ptr@@Base>
   1380c:	str	r0, [sp]
   13810:	ldr	r0, [sp]
   13814:	ldr	r0, [r0]
   13818:	ldr	r1, [fp, #-4]
   1381c:	ldr	r1, [r1, #12]
   13820:	lsl	r1, r1, #2
   13824:	bl	11fec <realloc@plt>
   13828:	ldr	r1, [sp]
   1382c:	str	r0, [r1]
   13830:	ldr	r0, [sp, #4]
   13834:	add	r0, r0, #1
   13838:	str	r0, [sp, #4]
   1383c:	b	137f0 <table_remove_column@@Base+0x22c>
   13840:	mov	sp, fp
   13844:	pop	{fp, pc}

00013848 <table_get_column_compare_function@@Base>:
   13848:	push	{fp, lr}
   1384c:	mov	fp, sp
   13850:	sub	sp, sp, #16
   13854:	str	r0, [fp, #-4]
   13858:	str	r1, [sp, #8]
   1385c:	ldr	r0, [fp, #-4]
   13860:	ldr	r1, [sp, #8]
   13864:	bl	13210 <table_get_col_ptr@@Base>
   13868:	str	r0, [sp, #4]
   1386c:	ldr	r0, [sp, #4]
   13870:	ldr	r0, [r0, #8]
   13874:	mov	sp, fp
   13878:	pop	{fp, pc}

0001387c <table_set_column_compare_function@@Base>:
   1387c:	push	{fp, lr}
   13880:	mov	fp, sp
   13884:	sub	sp, sp, #16
   13888:	str	r0, [fp, #-4]
   1388c:	str	r1, [sp, #8]
   13890:	str	r2, [sp, #4]
   13894:	ldr	r0, [fp, #-4]
   13898:	ldr	r1, [sp, #8]
   1389c:	bl	13210 <table_get_col_ptr@@Base>
   138a0:	str	r0, [sp]
   138a4:	ldr	r0, [sp, #4]
   138a8:	ldr	r1, [sp]
   138ac:	str	r0, [r1, #8]
   138b0:	mov	sp, fp
   138b4:	pop	{fp, pc}

000138b8 <table_compare_bool@@Base>:
   138b8:	sub	sp, sp, #16
   138bc:	str	r0, [sp, #8]
   138c0:	str	r1, [sp, #4]
   138c4:	ldr	r0, [sp, #8]
   138c8:	movw	r1, #0
   138cc:	cmp	r0, r1
   138d0:	bne	138fc <table_compare_bool@@Base+0x44>
   138d4:	ldr	r0, [sp, #4]
   138d8:	movw	r1, #0
   138dc:	cmp	r0, r1
   138e0:	bne	138f0 <table_compare_bool@@Base+0x38>
   138e4:	movw	r0, #0
   138e8:	str	r0, [sp, #12]
   138ec:	b	13998 <table_compare_bool@@Base+0xe0>
   138f0:	mvn	r0, #0
   138f4:	str	r0, [sp, #12]
   138f8:	b	13998 <table_compare_bool@@Base+0xe0>
   138fc:	ldr	r0, [sp, #4]
   13900:	movw	r1, #0
   13904:	cmp	r0, r1
   13908:	bne	13918 <table_compare_bool@@Base+0x60>
   1390c:	movw	r0, #1
   13910:	str	r0, [sp, #12]
   13914:	b	13998 <table_compare_bool@@Base+0xe0>
   13918:	b	1391c <table_compare_bool@@Base+0x64>
   1391c:	b	13920 <table_compare_bool@@Base+0x68>
   13920:	ldr	r0, [sp, #8]
   13924:	ldrb	r0, [r0]
   13928:	and	r0, r0, #1
   1392c:	strb	r0, [sp, #3]
   13930:	ldr	r0, [sp, #4]
   13934:	ldrb	r0, [r0]
   13938:	and	r0, r0, #1
   1393c:	strb	r0, [sp, #2]
   13940:	ldrb	r0, [sp, #3]
   13944:	and	r0, r0, #1
   13948:	ldrb	r1, [sp, #2]
   1394c:	and	r1, r1, #1
   13950:	cmp	r0, r1
   13954:	ble	13964 <table_compare_bool@@Base+0xac>
   13958:	movw	r0, #1
   1395c:	str	r0, [sp, #12]
   13960:	b	13998 <table_compare_bool@@Base+0xe0>
   13964:	ldrb	r0, [sp, #3]
   13968:	and	r0, r0, #1
   1396c:	ldrb	r1, [sp, #2]
   13970:	and	r1, r1, #1
   13974:	cmp	r0, r1
   13978:	bge	13988 <table_compare_bool@@Base+0xd0>
   1397c:	mvn	r0, #0
   13980:	str	r0, [sp, #12]
   13984:	b	13998 <table_compare_bool@@Base+0xe0>
   13988:	b	1398c <table_compare_bool@@Base+0xd4>
   1398c:	b	13990 <table_compare_bool@@Base+0xd8>
   13990:	movw	r0, #0
   13994:	str	r0, [sp, #12]
   13998:	ldr	r0, [sp, #12]
   1399c:	add	sp, sp, #16
   139a0:	bx	lr

000139a4 <table_compare_int@@Base>:
   139a4:	sub	sp, sp, #20
   139a8:	str	r0, [sp, #12]
   139ac:	str	r1, [sp, #8]
   139b0:	ldr	r0, [sp, #12]
   139b4:	movw	r1, #0
   139b8:	cmp	r0, r1
   139bc:	bne	139e8 <table_compare_int@@Base+0x44>
   139c0:	ldr	r0, [sp, #8]
   139c4:	movw	r1, #0
   139c8:	cmp	r0, r1
   139cc:	bne	139dc <table_compare_int@@Base+0x38>
   139d0:	movw	r0, #0
   139d4:	str	r0, [sp, #16]
   139d8:	b	13a6c <table_compare_int@@Base+0xc8>
   139dc:	mvn	r0, #0
   139e0:	str	r0, [sp, #16]
   139e4:	b	13a6c <table_compare_int@@Base+0xc8>
   139e8:	ldr	r0, [sp, #8]
   139ec:	movw	r1, #0
   139f0:	cmp	r0, r1
   139f4:	bne	13a04 <table_compare_int@@Base+0x60>
   139f8:	movw	r0, #1
   139fc:	str	r0, [sp, #16]
   13a00:	b	13a6c <table_compare_int@@Base+0xc8>
   13a04:	b	13a08 <table_compare_int@@Base+0x64>
   13a08:	b	13a0c <table_compare_int@@Base+0x68>
   13a0c:	ldr	r0, [sp, #12]
   13a10:	ldr	r0, [r0]
   13a14:	str	r0, [sp, #4]
   13a18:	ldr	r0, [sp, #8]
   13a1c:	ldr	r0, [r0]
   13a20:	str	r0, [sp]
   13a24:	ldr	r0, [sp, #4]
   13a28:	ldr	r1, [sp]
   13a2c:	cmp	r0, r1
   13a30:	ble	13a40 <table_compare_int@@Base+0x9c>
   13a34:	movw	r0, #1
   13a38:	str	r0, [sp, #16]
   13a3c:	b	13a6c <table_compare_int@@Base+0xc8>
   13a40:	ldr	r0, [sp, #4]
   13a44:	ldr	r1, [sp]
   13a48:	cmp	r0, r1
   13a4c:	bge	13a5c <table_compare_int@@Base+0xb8>
   13a50:	mvn	r0, #0
   13a54:	str	r0, [sp, #16]
   13a58:	b	13a6c <table_compare_int@@Base+0xc8>
   13a5c:	b	13a60 <table_compare_int@@Base+0xbc>
   13a60:	b	13a64 <table_compare_int@@Base+0xc0>
   13a64:	movw	r0, #0
   13a68:	str	r0, [sp, #16]
   13a6c:	ldr	r0, [sp, #16]
   13a70:	add	sp, sp, #20
   13a74:	bx	lr

00013a78 <table_compare_uint@@Base>:
   13a78:	sub	sp, sp, #20
   13a7c:	str	r0, [sp, #12]
   13a80:	str	r1, [sp, #8]
   13a84:	ldr	r0, [sp, #12]
   13a88:	movw	r1, #0
   13a8c:	cmp	r0, r1
   13a90:	bne	13abc <table_compare_uint@@Base+0x44>
   13a94:	ldr	r0, [sp, #8]
   13a98:	movw	r1, #0
   13a9c:	cmp	r0, r1
   13aa0:	bne	13ab0 <table_compare_uint@@Base+0x38>
   13aa4:	movw	r0, #0
   13aa8:	str	r0, [sp, #16]
   13aac:	b	13b40 <table_compare_uint@@Base+0xc8>
   13ab0:	mvn	r0, #0
   13ab4:	str	r0, [sp, #16]
   13ab8:	b	13b40 <table_compare_uint@@Base+0xc8>
   13abc:	ldr	r0, [sp, #8]
   13ac0:	movw	r1, #0
   13ac4:	cmp	r0, r1
   13ac8:	bne	13ad8 <table_compare_uint@@Base+0x60>
   13acc:	movw	r0, #1
   13ad0:	str	r0, [sp, #16]
   13ad4:	b	13b40 <table_compare_uint@@Base+0xc8>
   13ad8:	b	13adc <table_compare_uint@@Base+0x64>
   13adc:	b	13ae0 <table_compare_uint@@Base+0x68>
   13ae0:	ldr	r0, [sp, #12]
   13ae4:	ldr	r0, [r0]
   13ae8:	str	r0, [sp, #4]
   13aec:	ldr	r0, [sp, #8]
   13af0:	ldr	r0, [r0]
   13af4:	str	r0, [sp]
   13af8:	ldr	r0, [sp, #4]
   13afc:	ldr	r1, [sp]
   13b00:	cmp	r0, r1
   13b04:	bls	13b14 <table_compare_uint@@Base+0x9c>
   13b08:	movw	r0, #1
   13b0c:	str	r0, [sp, #16]
   13b10:	b	13b40 <table_compare_uint@@Base+0xc8>
   13b14:	ldr	r0, [sp, #4]
   13b18:	ldr	r1, [sp]
   13b1c:	cmp	r0, r1
   13b20:	bcs	13b30 <table_compare_uint@@Base+0xb8>
   13b24:	mvn	r0, #0
   13b28:	str	r0, [sp, #16]
   13b2c:	b	13b40 <table_compare_uint@@Base+0xc8>
   13b30:	b	13b34 <table_compare_uint@@Base+0xbc>
   13b34:	b	13b38 <table_compare_uint@@Base+0xc0>
   13b38:	movw	r0, #0
   13b3c:	str	r0, [sp, #16]
   13b40:	ldr	r0, [sp, #16]
   13b44:	add	sp, sp, #20
   13b48:	bx	lr

00013b4c <table_compare_int8@@Base>:
   13b4c:	sub	sp, sp, #16
   13b50:	str	r0, [sp, #8]
   13b54:	str	r1, [sp, #4]
   13b58:	ldr	r0, [sp, #8]
   13b5c:	movw	r1, #0
   13b60:	cmp	r0, r1
   13b64:	bne	13b90 <table_compare_int8@@Base+0x44>
   13b68:	ldr	r0, [sp, #4]
   13b6c:	movw	r1, #0
   13b70:	cmp	r0, r1
   13b74:	bne	13b84 <table_compare_int8@@Base+0x38>
   13b78:	movw	r0, #0
   13b7c:	str	r0, [sp, #12]
   13b80:	b	13c14 <table_compare_int8@@Base+0xc8>
   13b84:	mvn	r0, #0
   13b88:	str	r0, [sp, #12]
   13b8c:	b	13c14 <table_compare_int8@@Base+0xc8>
   13b90:	ldr	r0, [sp, #4]
   13b94:	movw	r1, #0
   13b98:	cmp	r0, r1
   13b9c:	bne	13bac <table_compare_int8@@Base+0x60>
   13ba0:	movw	r0, #1
   13ba4:	str	r0, [sp, #12]
   13ba8:	b	13c14 <table_compare_int8@@Base+0xc8>
   13bac:	b	13bb0 <table_compare_int8@@Base+0x64>
   13bb0:	b	13bb4 <table_compare_int8@@Base+0x68>
   13bb4:	ldr	r0, [sp, #8]
   13bb8:	ldrb	r0, [r0]
   13bbc:	strb	r0, [sp, #3]
   13bc0:	ldr	r0, [sp, #4]
   13bc4:	ldrb	r0, [r0]
   13bc8:	strb	r0, [sp, #2]
   13bcc:	ldrsb	r0, [sp, #3]
   13bd0:	ldrsb	r1, [sp, #2]
   13bd4:	cmp	r0, r1
   13bd8:	ble	13be8 <table_compare_int8@@Base+0x9c>
   13bdc:	movw	r0, #1
   13be0:	str	r0, [sp, #12]
   13be4:	b	13c14 <table_compare_int8@@Base+0xc8>
   13be8:	ldrsb	r0, [sp, #3]
   13bec:	ldrsb	r1, [sp, #2]
   13bf0:	cmp	r0, r1
   13bf4:	bge	13c04 <table_compare_int8@@Base+0xb8>
   13bf8:	mvn	r0, #0
   13bfc:	str	r0, [sp, #12]
   13c00:	b	13c14 <table_compare_int8@@Base+0xc8>
   13c04:	b	13c08 <table_compare_int8@@Base+0xbc>
   13c08:	b	13c0c <table_compare_int8@@Base+0xc0>
   13c0c:	movw	r0, #0
   13c10:	str	r0, [sp, #12]
   13c14:	ldr	r0, [sp, #12]
   13c18:	add	sp, sp, #16
   13c1c:	bx	lr

00013c20 <table_compare_uint8@@Base>:
   13c20:	sub	sp, sp, #16
   13c24:	str	r0, [sp, #8]
   13c28:	str	r1, [sp, #4]
   13c2c:	ldr	r0, [sp, #8]
   13c30:	movw	r1, #0
   13c34:	cmp	r0, r1
   13c38:	bne	13c64 <table_compare_uint8@@Base+0x44>
   13c3c:	ldr	r0, [sp, #4]
   13c40:	movw	r1, #0
   13c44:	cmp	r0, r1
   13c48:	bne	13c58 <table_compare_uint8@@Base+0x38>
   13c4c:	movw	r0, #0
   13c50:	str	r0, [sp, #12]
   13c54:	b	13ce8 <table_compare_uint8@@Base+0xc8>
   13c58:	mvn	r0, #0
   13c5c:	str	r0, [sp, #12]
   13c60:	b	13ce8 <table_compare_uint8@@Base+0xc8>
   13c64:	ldr	r0, [sp, #4]
   13c68:	movw	r1, #0
   13c6c:	cmp	r0, r1
   13c70:	bne	13c80 <table_compare_uint8@@Base+0x60>
   13c74:	movw	r0, #1
   13c78:	str	r0, [sp, #12]
   13c7c:	b	13ce8 <table_compare_uint8@@Base+0xc8>
   13c80:	b	13c84 <table_compare_uint8@@Base+0x64>
   13c84:	b	13c88 <table_compare_uint8@@Base+0x68>
   13c88:	ldr	r0, [sp, #8]
   13c8c:	ldrb	r0, [r0]
   13c90:	strb	r0, [sp, #3]
   13c94:	ldr	r0, [sp, #4]
   13c98:	ldrb	r0, [r0]
   13c9c:	strb	r0, [sp, #2]
   13ca0:	ldrb	r0, [sp, #3]
   13ca4:	ldrb	r1, [sp, #2]
   13ca8:	cmp	r0, r1
   13cac:	ble	13cbc <table_compare_uint8@@Base+0x9c>
   13cb0:	movw	r0, #1
   13cb4:	str	r0, [sp, #12]
   13cb8:	b	13ce8 <table_compare_uint8@@Base+0xc8>
   13cbc:	ldrb	r0, [sp, #3]
   13cc0:	ldrb	r1, [sp, #2]
   13cc4:	cmp	r0, r1
   13cc8:	bge	13cd8 <table_compare_uint8@@Base+0xb8>
   13ccc:	mvn	r0, #0
   13cd0:	str	r0, [sp, #12]
   13cd4:	b	13ce8 <table_compare_uint8@@Base+0xc8>
   13cd8:	b	13cdc <table_compare_uint8@@Base+0xbc>
   13cdc:	b	13ce0 <table_compare_uint8@@Base+0xc0>
   13ce0:	movw	r0, #0
   13ce4:	str	r0, [sp, #12]
   13ce8:	ldr	r0, [sp, #12]
   13cec:	add	sp, sp, #16
   13cf0:	bx	lr

00013cf4 <table_compare_int16@@Base>:
   13cf4:	sub	sp, sp, #16
   13cf8:	str	r0, [sp, #8]
   13cfc:	str	r1, [sp, #4]
   13d00:	ldr	r0, [sp, #8]
   13d04:	movw	r1, #0
   13d08:	cmp	r0, r1
   13d0c:	bne	13d38 <table_compare_int16@@Base+0x44>
   13d10:	ldr	r0, [sp, #4]
   13d14:	movw	r1, #0
   13d18:	cmp	r0, r1
   13d1c:	bne	13d2c <table_compare_int16@@Base+0x38>
   13d20:	movw	r0, #0
   13d24:	str	r0, [sp, #12]
   13d28:	b	13dbc <table_compare_int16@@Base+0xc8>
   13d2c:	mvn	r0, #0
   13d30:	str	r0, [sp, #12]
   13d34:	b	13dbc <table_compare_int16@@Base+0xc8>
   13d38:	ldr	r0, [sp, #4]
   13d3c:	movw	r1, #0
   13d40:	cmp	r0, r1
   13d44:	bne	13d54 <table_compare_int16@@Base+0x60>
   13d48:	movw	r0, #1
   13d4c:	str	r0, [sp, #12]
   13d50:	b	13dbc <table_compare_int16@@Base+0xc8>
   13d54:	b	13d58 <table_compare_int16@@Base+0x64>
   13d58:	b	13d5c <table_compare_int16@@Base+0x68>
   13d5c:	ldr	r0, [sp, #8]
   13d60:	ldrh	r0, [r0]
   13d64:	strh	r0, [sp, #2]
   13d68:	ldr	r0, [sp, #4]
   13d6c:	ldrh	r0, [r0]
   13d70:	strh	r0, [sp]
   13d74:	ldrsh	r0, [sp, #2]
   13d78:	ldrsh	r1, [sp]
   13d7c:	cmp	r0, r1
   13d80:	ble	13d90 <table_compare_int16@@Base+0x9c>
   13d84:	movw	r0, #1
   13d88:	str	r0, [sp, #12]
   13d8c:	b	13dbc <table_compare_int16@@Base+0xc8>
   13d90:	ldrsh	r0, [sp, #2]
   13d94:	ldrsh	r1, [sp]
   13d98:	cmp	r0, r1
   13d9c:	bge	13dac <table_compare_int16@@Base+0xb8>
   13da0:	mvn	r0, #0
   13da4:	str	r0, [sp, #12]
   13da8:	b	13dbc <table_compare_int16@@Base+0xc8>
   13dac:	b	13db0 <table_compare_int16@@Base+0xbc>
   13db0:	b	13db4 <table_compare_int16@@Base+0xc0>
   13db4:	movw	r0, #0
   13db8:	str	r0, [sp, #12]
   13dbc:	ldr	r0, [sp, #12]
   13dc0:	add	sp, sp, #16
   13dc4:	bx	lr

00013dc8 <table_compare_uint16@@Base>:
   13dc8:	sub	sp, sp, #16
   13dcc:	str	r0, [sp, #8]
   13dd0:	str	r1, [sp, #4]
   13dd4:	ldr	r0, [sp, #8]
   13dd8:	movw	r1, #0
   13ddc:	cmp	r0, r1
   13de0:	bne	13e0c <table_compare_uint16@@Base+0x44>
   13de4:	ldr	r0, [sp, #4]
   13de8:	movw	r1, #0
   13dec:	cmp	r0, r1
   13df0:	bne	13e00 <table_compare_uint16@@Base+0x38>
   13df4:	movw	r0, #0
   13df8:	str	r0, [sp, #12]
   13dfc:	b	13e90 <table_compare_uint16@@Base+0xc8>
   13e00:	mvn	r0, #0
   13e04:	str	r0, [sp, #12]
   13e08:	b	13e90 <table_compare_uint16@@Base+0xc8>
   13e0c:	ldr	r0, [sp, #4]
   13e10:	movw	r1, #0
   13e14:	cmp	r0, r1
   13e18:	bne	13e28 <table_compare_uint16@@Base+0x60>
   13e1c:	movw	r0, #1
   13e20:	str	r0, [sp, #12]
   13e24:	b	13e90 <table_compare_uint16@@Base+0xc8>
   13e28:	b	13e2c <table_compare_uint16@@Base+0x64>
   13e2c:	b	13e30 <table_compare_uint16@@Base+0x68>
   13e30:	ldr	r0, [sp, #8]
   13e34:	ldrh	r0, [r0]
   13e38:	strh	r0, [sp, #2]
   13e3c:	ldr	r0, [sp, #4]
   13e40:	ldrh	r0, [r0]
   13e44:	strh	r0, [sp]
   13e48:	ldrh	r0, [sp, #2]
   13e4c:	ldrh	r1, [sp]
   13e50:	cmp	r0, r1
   13e54:	ble	13e64 <table_compare_uint16@@Base+0x9c>
   13e58:	movw	r0, #1
   13e5c:	str	r0, [sp, #12]
   13e60:	b	13e90 <table_compare_uint16@@Base+0xc8>
   13e64:	ldrh	r0, [sp, #2]
   13e68:	ldrh	r1, [sp]
   13e6c:	cmp	r0, r1
   13e70:	bge	13e80 <table_compare_uint16@@Base+0xb8>
   13e74:	mvn	r0, #0
   13e78:	str	r0, [sp, #12]
   13e7c:	b	13e90 <table_compare_uint16@@Base+0xc8>
   13e80:	b	13e84 <table_compare_uint16@@Base+0xbc>
   13e84:	b	13e88 <table_compare_uint16@@Base+0xc0>
   13e88:	movw	r0, #0
   13e8c:	str	r0, [sp, #12]
   13e90:	ldr	r0, [sp, #12]
   13e94:	add	sp, sp, #16
   13e98:	bx	lr

00013e9c <table_compare_int32@@Base>:
   13e9c:	sub	sp, sp, #20
   13ea0:	str	r0, [sp, #12]
   13ea4:	str	r1, [sp, #8]
   13ea8:	ldr	r0, [sp, #12]
   13eac:	movw	r1, #0
   13eb0:	cmp	r0, r1
   13eb4:	bne	13ee0 <table_compare_int32@@Base+0x44>
   13eb8:	ldr	r0, [sp, #8]
   13ebc:	movw	r1, #0
   13ec0:	cmp	r0, r1
   13ec4:	bne	13ed4 <table_compare_int32@@Base+0x38>
   13ec8:	movw	r0, #0
   13ecc:	str	r0, [sp, #16]
   13ed0:	b	13f64 <table_compare_int32@@Base+0xc8>
   13ed4:	mvn	r0, #0
   13ed8:	str	r0, [sp, #16]
   13edc:	b	13f64 <table_compare_int32@@Base+0xc8>
   13ee0:	ldr	r0, [sp, #8]
   13ee4:	movw	r1, #0
   13ee8:	cmp	r0, r1
   13eec:	bne	13efc <table_compare_int32@@Base+0x60>
   13ef0:	movw	r0, #1
   13ef4:	str	r0, [sp, #16]
   13ef8:	b	13f64 <table_compare_int32@@Base+0xc8>
   13efc:	b	13f00 <table_compare_int32@@Base+0x64>
   13f00:	b	13f04 <table_compare_int32@@Base+0x68>
   13f04:	ldr	r0, [sp, #12]
   13f08:	ldr	r0, [r0]
   13f0c:	str	r0, [sp, #4]
   13f10:	ldr	r0, [sp, #8]
   13f14:	ldr	r0, [r0]
   13f18:	str	r0, [sp]
   13f1c:	ldr	r0, [sp, #4]
   13f20:	ldr	r1, [sp]
   13f24:	cmp	r0, r1
   13f28:	ble	13f38 <table_compare_int32@@Base+0x9c>
   13f2c:	movw	r0, #1
   13f30:	str	r0, [sp, #16]
   13f34:	b	13f64 <table_compare_int32@@Base+0xc8>
   13f38:	ldr	r0, [sp, #4]
   13f3c:	ldr	r1, [sp]
   13f40:	cmp	r0, r1
   13f44:	bge	13f54 <table_compare_int32@@Base+0xb8>
   13f48:	mvn	r0, #0
   13f4c:	str	r0, [sp, #16]
   13f50:	b	13f64 <table_compare_int32@@Base+0xc8>
   13f54:	b	13f58 <table_compare_int32@@Base+0xbc>
   13f58:	b	13f5c <table_compare_int32@@Base+0xc0>
   13f5c:	movw	r0, #0
   13f60:	str	r0, [sp, #16]
   13f64:	ldr	r0, [sp, #16]
   13f68:	add	sp, sp, #20
   13f6c:	bx	lr

00013f70 <table_compare_uint32@@Base>:
   13f70:	sub	sp, sp, #20
   13f74:	str	r0, [sp, #12]
   13f78:	str	r1, [sp, #8]
   13f7c:	ldr	r0, [sp, #12]
   13f80:	movw	r1, #0
   13f84:	cmp	r0, r1
   13f88:	bne	13fb4 <table_compare_uint32@@Base+0x44>
   13f8c:	ldr	r0, [sp, #8]
   13f90:	movw	r1, #0
   13f94:	cmp	r0, r1
   13f98:	bne	13fa8 <table_compare_uint32@@Base+0x38>
   13f9c:	movw	r0, #0
   13fa0:	str	r0, [sp, #16]
   13fa4:	b	14038 <table_compare_uint32@@Base+0xc8>
   13fa8:	mvn	r0, #0
   13fac:	str	r0, [sp, #16]
   13fb0:	b	14038 <table_compare_uint32@@Base+0xc8>
   13fb4:	ldr	r0, [sp, #8]
   13fb8:	movw	r1, #0
   13fbc:	cmp	r0, r1
   13fc0:	bne	13fd0 <table_compare_uint32@@Base+0x60>
   13fc4:	movw	r0, #1
   13fc8:	str	r0, [sp, #16]
   13fcc:	b	14038 <table_compare_uint32@@Base+0xc8>
   13fd0:	b	13fd4 <table_compare_uint32@@Base+0x64>
   13fd4:	b	13fd8 <table_compare_uint32@@Base+0x68>
   13fd8:	ldr	r0, [sp, #12]
   13fdc:	ldr	r0, [r0]
   13fe0:	str	r0, [sp, #4]
   13fe4:	ldr	r0, [sp, #8]
   13fe8:	ldr	r0, [r0]
   13fec:	str	r0, [sp]
   13ff0:	ldr	r0, [sp, #4]
   13ff4:	ldr	r1, [sp]
   13ff8:	cmp	r0, r1
   13ffc:	bls	1400c <table_compare_uint32@@Base+0x9c>
   14000:	movw	r0, #1
   14004:	str	r0, [sp, #16]
   14008:	b	14038 <table_compare_uint32@@Base+0xc8>
   1400c:	ldr	r0, [sp, #4]
   14010:	ldr	r1, [sp]
   14014:	cmp	r0, r1
   14018:	bcs	14028 <table_compare_uint32@@Base+0xb8>
   1401c:	mvn	r0, #0
   14020:	str	r0, [sp, #16]
   14024:	b	14038 <table_compare_uint32@@Base+0xc8>
   14028:	b	1402c <table_compare_uint32@@Base+0xbc>
   1402c:	b	14030 <table_compare_uint32@@Base+0xc0>
   14030:	movw	r0, #0
   14034:	str	r0, [sp, #16]
   14038:	ldr	r0, [sp, #16]
   1403c:	add	sp, sp, #20
   14040:	bx	lr

00014044 <table_compare_int64@@Base>:
   14044:	sub	sp, sp, #32
   14048:	str	r0, [sp, #24]
   1404c:	str	r1, [sp, #20]
   14050:	ldr	r0, [sp, #24]
   14054:	movw	r1, #0
   14058:	cmp	r0, r1
   1405c:	bne	14088 <table_compare_int64@@Base+0x44>
   14060:	ldr	r0, [sp, #20]
   14064:	movw	r1, #0
   14068:	cmp	r0, r1
   1406c:	bne	1407c <table_compare_int64@@Base+0x38>
   14070:	movw	r0, #0
   14074:	str	r0, [sp, #28]
   14078:	b	1413c <table_compare_int64@@Base+0xf8>
   1407c:	mvn	r0, #0
   14080:	str	r0, [sp, #28]
   14084:	b	1413c <table_compare_int64@@Base+0xf8>
   14088:	ldr	r0, [sp, #20]
   1408c:	movw	r1, #0
   14090:	cmp	r0, r1
   14094:	bne	140a4 <table_compare_int64@@Base+0x60>
   14098:	movw	r0, #1
   1409c:	str	r0, [sp, #28]
   140a0:	b	1413c <table_compare_int64@@Base+0xf8>
   140a4:	b	140a8 <table_compare_int64@@Base+0x64>
   140a8:	b	140ac <table_compare_int64@@Base+0x68>
   140ac:	ldr	r0, [sp, #24]
   140b0:	ldr	r1, [r0]
   140b4:	ldr	r0, [r0, #4]
   140b8:	str	r0, [sp, #12]
   140bc:	str	r1, [sp, #8]
   140c0:	ldr	r0, [sp, #20]
   140c4:	ldr	r1, [r0]
   140c8:	ldr	r0, [r0, #4]
   140cc:	str	r0, [sp, #4]
   140d0:	str	r1, [sp]
   140d4:	ldr	r0, [sp, #8]
   140d8:	ldr	r1, [sp, #12]
   140dc:	ldr	r2, [sp]
   140e0:	ldr	r3, [sp, #4]
   140e4:	subs	r0, r2, r0
   140e8:	sbcs	r1, r3, r1
   140ec:	bge	14100 <table_compare_int64@@Base+0xbc>
   140f0:	b	140f4 <table_compare_int64@@Base+0xb0>
   140f4:	movw	r0, #1
   140f8:	str	r0, [sp, #28]
   140fc:	b	1413c <table_compare_int64@@Base+0xf8>
   14100:	ldr	r0, [sp, #8]
   14104:	ldr	r1, [sp, #12]
   14108:	ldr	r2, [sp]
   1410c:	ldr	r3, [sp, #4]
   14110:	subs	r0, r0, r2
   14114:	sbcs	r1, r1, r3
   14118:	bge	1412c <table_compare_int64@@Base+0xe8>
   1411c:	b	14120 <table_compare_int64@@Base+0xdc>
   14120:	mvn	r0, #0
   14124:	str	r0, [sp, #28]
   14128:	b	1413c <table_compare_int64@@Base+0xf8>
   1412c:	b	14130 <table_compare_int64@@Base+0xec>
   14130:	b	14134 <table_compare_int64@@Base+0xf0>
   14134:	movw	r0, #0
   14138:	str	r0, [sp, #28]
   1413c:	ldr	r0, [sp, #28]
   14140:	add	sp, sp, #32
   14144:	bx	lr

00014148 <table_compare_uint64@@Base>:
   14148:	sub	sp, sp, #32
   1414c:	str	r0, [sp, #24]
   14150:	str	r1, [sp, #20]
   14154:	ldr	r0, [sp, #24]
   14158:	movw	r1, #0
   1415c:	cmp	r0, r1
   14160:	bne	1418c <table_compare_uint64@@Base+0x44>
   14164:	ldr	r0, [sp, #20]
   14168:	movw	r1, #0
   1416c:	cmp	r0, r1
   14170:	bne	14180 <table_compare_uint64@@Base+0x38>
   14174:	movw	r0, #0
   14178:	str	r0, [sp, #28]
   1417c:	b	14240 <table_compare_uint64@@Base+0xf8>
   14180:	mvn	r0, #0
   14184:	str	r0, [sp, #28]
   14188:	b	14240 <table_compare_uint64@@Base+0xf8>
   1418c:	ldr	r0, [sp, #20]
   14190:	movw	r1, #0
   14194:	cmp	r0, r1
   14198:	bne	141a8 <table_compare_uint64@@Base+0x60>
   1419c:	movw	r0, #1
   141a0:	str	r0, [sp, #28]
   141a4:	b	14240 <table_compare_uint64@@Base+0xf8>
   141a8:	b	141ac <table_compare_uint64@@Base+0x64>
   141ac:	b	141b0 <table_compare_uint64@@Base+0x68>
   141b0:	ldr	r0, [sp, #24]
   141b4:	ldr	r1, [r0]
   141b8:	ldr	r0, [r0, #4]
   141bc:	str	r0, [sp, #12]
   141c0:	str	r1, [sp, #8]
   141c4:	ldr	r0, [sp, #20]
   141c8:	ldr	r1, [r0]
   141cc:	ldr	r0, [r0, #4]
   141d0:	str	r0, [sp, #4]
   141d4:	str	r1, [sp]
   141d8:	ldr	r0, [sp, #8]
   141dc:	ldr	r1, [sp, #12]
   141e0:	ldr	r2, [sp]
   141e4:	ldr	r3, [sp, #4]
   141e8:	subs	r0, r2, r0
   141ec:	sbcs	r1, r3, r1
   141f0:	bcs	14204 <table_compare_uint64@@Base+0xbc>
   141f4:	b	141f8 <table_compare_uint64@@Base+0xb0>
   141f8:	movw	r0, #1
   141fc:	str	r0, [sp, #28]
   14200:	b	14240 <table_compare_uint64@@Base+0xf8>
   14204:	ldr	r0, [sp, #8]
   14208:	ldr	r1, [sp, #12]
   1420c:	ldr	r2, [sp]
   14210:	ldr	r3, [sp, #4]
   14214:	subs	r0, r0, r2
   14218:	sbcs	r1, r1, r3
   1421c:	bcs	14230 <table_compare_uint64@@Base+0xe8>
   14220:	b	14224 <table_compare_uint64@@Base+0xdc>
   14224:	mvn	r0, #0
   14228:	str	r0, [sp, #28]
   1422c:	b	14240 <table_compare_uint64@@Base+0xf8>
   14230:	b	14234 <table_compare_uint64@@Base+0xec>
   14234:	b	14238 <table_compare_uint64@@Base+0xf0>
   14238:	movw	r0, #0
   1423c:	str	r0, [sp, #28]
   14240:	ldr	r0, [sp, #28]
   14244:	add	sp, sp, #32
   14248:	bx	lr

0001424c <table_compare_short@@Base>:
   1424c:	sub	sp, sp, #16
   14250:	str	r0, [sp, #8]
   14254:	str	r1, [sp, #4]
   14258:	ldr	r0, [sp, #8]
   1425c:	movw	r1, #0
   14260:	cmp	r0, r1
   14264:	bne	14290 <table_compare_short@@Base+0x44>
   14268:	ldr	r0, [sp, #4]
   1426c:	movw	r1, #0
   14270:	cmp	r0, r1
   14274:	bne	14284 <table_compare_short@@Base+0x38>
   14278:	movw	r0, #0
   1427c:	str	r0, [sp, #12]
   14280:	b	14314 <table_compare_short@@Base+0xc8>
   14284:	mvn	r0, #0
   14288:	str	r0, [sp, #12]
   1428c:	b	14314 <table_compare_short@@Base+0xc8>
   14290:	ldr	r0, [sp, #4]
   14294:	movw	r1, #0
   14298:	cmp	r0, r1
   1429c:	bne	142ac <table_compare_short@@Base+0x60>
   142a0:	movw	r0, #1
   142a4:	str	r0, [sp, #12]
   142a8:	b	14314 <table_compare_short@@Base+0xc8>
   142ac:	b	142b0 <table_compare_short@@Base+0x64>
   142b0:	b	142b4 <table_compare_short@@Base+0x68>
   142b4:	ldr	r0, [sp, #8]
   142b8:	ldrh	r0, [r0]
   142bc:	strh	r0, [sp, #2]
   142c0:	ldr	r0, [sp, #4]
   142c4:	ldrh	r0, [r0]
   142c8:	strh	r0, [sp]
   142cc:	ldrsh	r0, [sp, #2]
   142d0:	ldrsh	r1, [sp]
   142d4:	cmp	r0, r1
   142d8:	ble	142e8 <table_compare_short@@Base+0x9c>
   142dc:	movw	r0, #1
   142e0:	str	r0, [sp, #12]
   142e4:	b	14314 <table_compare_short@@Base+0xc8>
   142e8:	ldrsh	r0, [sp, #2]
   142ec:	ldrsh	r1, [sp]
   142f0:	cmp	r0, r1
   142f4:	bge	14304 <table_compare_short@@Base+0xb8>
   142f8:	mvn	r0, #0
   142fc:	str	r0, [sp, #12]
   14300:	b	14314 <table_compare_short@@Base+0xc8>
   14304:	b	14308 <table_compare_short@@Base+0xbc>
   14308:	b	1430c <table_compare_short@@Base+0xc0>
   1430c:	movw	r0, #0
   14310:	str	r0, [sp, #12]
   14314:	ldr	r0, [sp, #12]
   14318:	add	sp, sp, #16
   1431c:	bx	lr

00014320 <table_compare_ushort@@Base>:
   14320:	sub	sp, sp, #16
   14324:	str	r0, [sp, #8]
   14328:	str	r1, [sp, #4]
   1432c:	ldr	r0, [sp, #8]
   14330:	movw	r1, #0
   14334:	cmp	r0, r1
   14338:	bne	14364 <table_compare_ushort@@Base+0x44>
   1433c:	ldr	r0, [sp, #4]
   14340:	movw	r1, #0
   14344:	cmp	r0, r1
   14348:	bne	14358 <table_compare_ushort@@Base+0x38>
   1434c:	movw	r0, #0
   14350:	str	r0, [sp, #12]
   14354:	b	143e8 <table_compare_ushort@@Base+0xc8>
   14358:	mvn	r0, #0
   1435c:	str	r0, [sp, #12]
   14360:	b	143e8 <table_compare_ushort@@Base+0xc8>
   14364:	ldr	r0, [sp, #4]
   14368:	movw	r1, #0
   1436c:	cmp	r0, r1
   14370:	bne	14380 <table_compare_ushort@@Base+0x60>
   14374:	movw	r0, #1
   14378:	str	r0, [sp, #12]
   1437c:	b	143e8 <table_compare_ushort@@Base+0xc8>
   14380:	b	14384 <table_compare_ushort@@Base+0x64>
   14384:	b	14388 <table_compare_ushort@@Base+0x68>
   14388:	ldr	r0, [sp, #8]
   1438c:	ldrh	r0, [r0]
   14390:	strh	r0, [sp, #2]
   14394:	ldr	r0, [sp, #4]
   14398:	ldrh	r0, [r0]
   1439c:	strh	r0, [sp]
   143a0:	ldrh	r0, [sp, #2]
   143a4:	ldrh	r1, [sp]
   143a8:	cmp	r0, r1
   143ac:	ble	143bc <table_compare_ushort@@Base+0x9c>
   143b0:	movw	r0, #1
   143b4:	str	r0, [sp, #12]
   143b8:	b	143e8 <table_compare_ushort@@Base+0xc8>
   143bc:	ldrh	r0, [sp, #2]
   143c0:	ldrh	r1, [sp]
   143c4:	cmp	r0, r1
   143c8:	bge	143d8 <table_compare_ushort@@Base+0xb8>
   143cc:	mvn	r0, #0
   143d0:	str	r0, [sp, #12]
   143d4:	b	143e8 <table_compare_ushort@@Base+0xc8>
   143d8:	b	143dc <table_compare_ushort@@Base+0xbc>
   143dc:	b	143e0 <table_compare_ushort@@Base+0xc0>
   143e0:	movw	r0, #0
   143e4:	str	r0, [sp, #12]
   143e8:	ldr	r0, [sp, #12]
   143ec:	add	sp, sp, #16
   143f0:	bx	lr

000143f4 <table_compare_long@@Base>:
   143f4:	sub	sp, sp, #20
   143f8:	str	r0, [sp, #12]
   143fc:	str	r1, [sp, #8]
   14400:	ldr	r0, [sp, #12]
   14404:	movw	r1, #0
   14408:	cmp	r0, r1
   1440c:	bne	14438 <table_compare_long@@Base+0x44>
   14410:	ldr	r0, [sp, #8]
   14414:	movw	r1, #0
   14418:	cmp	r0, r1
   1441c:	bne	1442c <table_compare_long@@Base+0x38>
   14420:	movw	r0, #0
   14424:	str	r0, [sp, #16]
   14428:	b	144bc <table_compare_long@@Base+0xc8>
   1442c:	mvn	r0, #0
   14430:	str	r0, [sp, #16]
   14434:	b	144bc <table_compare_long@@Base+0xc8>
   14438:	ldr	r0, [sp, #8]
   1443c:	movw	r1, #0
   14440:	cmp	r0, r1
   14444:	bne	14454 <table_compare_long@@Base+0x60>
   14448:	movw	r0, #1
   1444c:	str	r0, [sp, #16]
   14450:	b	144bc <table_compare_long@@Base+0xc8>
   14454:	b	14458 <table_compare_long@@Base+0x64>
   14458:	b	1445c <table_compare_long@@Base+0x68>
   1445c:	ldr	r0, [sp, #12]
   14460:	ldr	r0, [r0]
   14464:	str	r0, [sp, #4]
   14468:	ldr	r0, [sp, #8]
   1446c:	ldr	r0, [r0]
   14470:	str	r0, [sp]
   14474:	ldr	r0, [sp, #4]
   14478:	ldr	r1, [sp]
   1447c:	cmp	r0, r1
   14480:	ble	14490 <table_compare_long@@Base+0x9c>
   14484:	movw	r0, #1
   14488:	str	r0, [sp, #16]
   1448c:	b	144bc <table_compare_long@@Base+0xc8>
   14490:	ldr	r0, [sp, #4]
   14494:	ldr	r1, [sp]
   14498:	cmp	r0, r1
   1449c:	bge	144ac <table_compare_long@@Base+0xb8>
   144a0:	mvn	r0, #0
   144a4:	str	r0, [sp, #16]
   144a8:	b	144bc <table_compare_long@@Base+0xc8>
   144ac:	b	144b0 <table_compare_long@@Base+0xbc>
   144b0:	b	144b4 <table_compare_long@@Base+0xc0>
   144b4:	movw	r0, #0
   144b8:	str	r0, [sp, #16]
   144bc:	ldr	r0, [sp, #16]
   144c0:	add	sp, sp, #20
   144c4:	bx	lr

000144c8 <table_compare_ulong@@Base>:
   144c8:	sub	sp, sp, #20
   144cc:	str	r0, [sp, #12]
   144d0:	str	r1, [sp, #8]
   144d4:	ldr	r0, [sp, #12]
   144d8:	movw	r1, #0
   144dc:	cmp	r0, r1
   144e0:	bne	1450c <table_compare_ulong@@Base+0x44>
   144e4:	ldr	r0, [sp, #8]
   144e8:	movw	r1, #0
   144ec:	cmp	r0, r1
   144f0:	bne	14500 <table_compare_ulong@@Base+0x38>
   144f4:	movw	r0, #0
   144f8:	str	r0, [sp, #16]
   144fc:	b	14590 <table_compare_ulong@@Base+0xc8>
   14500:	mvn	r0, #0
   14504:	str	r0, [sp, #16]
   14508:	b	14590 <table_compare_ulong@@Base+0xc8>
   1450c:	ldr	r0, [sp, #8]
   14510:	movw	r1, #0
   14514:	cmp	r0, r1
   14518:	bne	14528 <table_compare_ulong@@Base+0x60>
   1451c:	movw	r0, #1
   14520:	str	r0, [sp, #16]
   14524:	b	14590 <table_compare_ulong@@Base+0xc8>
   14528:	b	1452c <table_compare_ulong@@Base+0x64>
   1452c:	b	14530 <table_compare_ulong@@Base+0x68>
   14530:	ldr	r0, [sp, #12]
   14534:	ldr	r0, [r0]
   14538:	str	r0, [sp, #4]
   1453c:	ldr	r0, [sp, #8]
   14540:	ldr	r0, [r0]
   14544:	str	r0, [sp]
   14548:	ldr	r0, [sp, #4]
   1454c:	ldr	r1, [sp]
   14550:	cmp	r0, r1
   14554:	bls	14564 <table_compare_ulong@@Base+0x9c>
   14558:	movw	r0, #1
   1455c:	str	r0, [sp, #16]
   14560:	b	14590 <table_compare_ulong@@Base+0xc8>
   14564:	ldr	r0, [sp, #4]
   14568:	ldr	r1, [sp]
   1456c:	cmp	r0, r1
   14570:	bcs	14580 <table_compare_ulong@@Base+0xb8>
   14574:	mvn	r0, #0
   14578:	str	r0, [sp, #16]
   1457c:	b	14590 <table_compare_ulong@@Base+0xc8>
   14580:	b	14584 <table_compare_ulong@@Base+0xbc>
   14584:	b	14588 <table_compare_ulong@@Base+0xc0>
   14588:	movw	r0, #0
   1458c:	str	r0, [sp, #16]
   14590:	ldr	r0, [sp, #16]
   14594:	add	sp, sp, #20
   14598:	bx	lr

0001459c <table_compare_llong@@Base>:
   1459c:	sub	sp, sp, #32
   145a0:	str	r0, [sp, #24]
   145a4:	str	r1, [sp, #20]
   145a8:	ldr	r0, [sp, #24]
   145ac:	movw	r1, #0
   145b0:	cmp	r0, r1
   145b4:	bne	145e0 <table_compare_llong@@Base+0x44>
   145b8:	ldr	r0, [sp, #20]
   145bc:	movw	r1, #0
   145c0:	cmp	r0, r1
   145c4:	bne	145d4 <table_compare_llong@@Base+0x38>
   145c8:	movw	r0, #0
   145cc:	str	r0, [sp, #28]
   145d0:	b	14694 <table_compare_llong@@Base+0xf8>
   145d4:	mvn	r0, #0
   145d8:	str	r0, [sp, #28]
   145dc:	b	14694 <table_compare_llong@@Base+0xf8>
   145e0:	ldr	r0, [sp, #20]
   145e4:	movw	r1, #0
   145e8:	cmp	r0, r1
   145ec:	bne	145fc <table_compare_llong@@Base+0x60>
   145f0:	movw	r0, #1
   145f4:	str	r0, [sp, #28]
   145f8:	b	14694 <table_compare_llong@@Base+0xf8>
   145fc:	b	14600 <table_compare_llong@@Base+0x64>
   14600:	b	14604 <table_compare_llong@@Base+0x68>
   14604:	ldr	r0, [sp, #24]
   14608:	ldr	r1, [r0]
   1460c:	ldr	r0, [r0, #4]
   14610:	str	r0, [sp, #12]
   14614:	str	r1, [sp, #8]
   14618:	ldr	r0, [sp, #20]
   1461c:	ldr	r1, [r0]
   14620:	ldr	r0, [r0, #4]
   14624:	str	r0, [sp, #4]
   14628:	str	r1, [sp]
   1462c:	ldr	r0, [sp, #8]
   14630:	ldr	r1, [sp, #12]
   14634:	ldr	r2, [sp]
   14638:	ldr	r3, [sp, #4]
   1463c:	subs	r0, r2, r0
   14640:	sbcs	r1, r3, r1
   14644:	bge	14658 <table_compare_llong@@Base+0xbc>
   14648:	b	1464c <table_compare_llong@@Base+0xb0>
   1464c:	movw	r0, #1
   14650:	str	r0, [sp, #28]
   14654:	b	14694 <table_compare_llong@@Base+0xf8>
   14658:	ldr	r0, [sp, #8]
   1465c:	ldr	r1, [sp, #12]
   14660:	ldr	r2, [sp]
   14664:	ldr	r3, [sp, #4]
   14668:	subs	r0, r0, r2
   1466c:	sbcs	r1, r1, r3
   14670:	bge	14684 <table_compare_llong@@Base+0xe8>
   14674:	b	14678 <table_compare_llong@@Base+0xdc>
   14678:	mvn	r0, #0
   1467c:	str	r0, [sp, #28]
   14680:	b	14694 <table_compare_llong@@Base+0xf8>
   14684:	b	14688 <table_compare_llong@@Base+0xec>
   14688:	b	1468c <table_compare_llong@@Base+0xf0>
   1468c:	movw	r0, #0
   14690:	str	r0, [sp, #28]
   14694:	ldr	r0, [sp, #28]
   14698:	add	sp, sp, #32
   1469c:	bx	lr

000146a0 <table_compare_ullong@@Base>:
   146a0:	sub	sp, sp, #20
   146a4:	str	r0, [sp, #12]
   146a8:	str	r1, [sp, #8]
   146ac:	ldr	r0, [sp, #12]
   146b0:	movw	r1, #0
   146b4:	cmp	r0, r1
   146b8:	bne	146e4 <table_compare_ullong@@Base+0x44>
   146bc:	ldr	r0, [sp, #8]
   146c0:	movw	r1, #0
   146c4:	cmp	r0, r1
   146c8:	bne	146d8 <table_compare_ullong@@Base+0x38>
   146cc:	movw	r0, #0
   146d0:	str	r0, [sp, #16]
   146d4:	b	14768 <table_compare_ullong@@Base+0xc8>
   146d8:	mvn	r0, #0
   146dc:	str	r0, [sp, #16]
   146e0:	b	14768 <table_compare_ullong@@Base+0xc8>
   146e4:	ldr	r0, [sp, #8]
   146e8:	movw	r1, #0
   146ec:	cmp	r0, r1
   146f0:	bne	14700 <table_compare_ullong@@Base+0x60>
   146f4:	movw	r0, #1
   146f8:	str	r0, [sp, #16]
   146fc:	b	14768 <table_compare_ullong@@Base+0xc8>
   14700:	b	14704 <table_compare_ullong@@Base+0x64>
   14704:	b	14708 <table_compare_ullong@@Base+0x68>
   14708:	ldr	r0, [sp, #12]
   1470c:	ldr	r0, [r0]
   14710:	str	r0, [sp, #4]
   14714:	ldr	r0, [sp, #8]
   14718:	ldr	r0, [r0]
   1471c:	str	r0, [sp]
   14720:	ldr	r0, [sp, #4]
   14724:	ldr	r1, [sp]
   14728:	cmp	r0, r1
   1472c:	bls	1473c <table_compare_ullong@@Base+0x9c>
   14730:	movw	r0, #1
   14734:	str	r0, [sp, #16]
   14738:	b	14768 <table_compare_ullong@@Base+0xc8>
   1473c:	ldr	r0, [sp, #4]
   14740:	ldr	r1, [sp]
   14744:	cmp	r0, r1
   14748:	bcs	14758 <table_compare_ullong@@Base+0xb8>
   1474c:	mvn	r0, #0
   14750:	str	r0, [sp, #16]
   14754:	b	14768 <table_compare_ullong@@Base+0xc8>
   14758:	b	1475c <table_compare_ullong@@Base+0xbc>
   1475c:	b	14760 <table_compare_ullong@@Base+0xc0>
   14760:	movw	r0, #0
   14764:	str	r0, [sp, #16]
   14768:	ldr	r0, [sp, #16]
   1476c:	add	sp, sp, #20
   14770:	bx	lr

00014774 <table_compare_float@@Base>:
   14774:	sub	sp, sp, #20
   14778:	str	r0, [sp, #12]
   1477c:	str	r1, [sp, #8]
   14780:	ldr	r0, [sp, #12]
   14784:	movw	r1, #0
   14788:	cmp	r0, r1
   1478c:	bne	147b8 <table_compare_float@@Base+0x44>
   14790:	ldr	r0, [sp, #8]
   14794:	movw	r1, #0
   14798:	cmp	r0, r1
   1479c:	bne	147ac <table_compare_float@@Base+0x38>
   147a0:	movw	r0, #0
   147a4:	str	r0, [sp, #16]
   147a8:	b	14844 <table_compare_float@@Base+0xd0>
   147ac:	mvn	r0, #0
   147b0:	str	r0, [sp, #16]
   147b4:	b	14844 <table_compare_float@@Base+0xd0>
   147b8:	ldr	r0, [sp, #8]
   147bc:	movw	r1, #0
   147c0:	cmp	r0, r1
   147c4:	bne	147d4 <table_compare_float@@Base+0x60>
   147c8:	movw	r0, #1
   147cc:	str	r0, [sp, #16]
   147d0:	b	14844 <table_compare_float@@Base+0xd0>
   147d4:	b	147d8 <table_compare_float@@Base+0x64>
   147d8:	b	147dc <table_compare_float@@Base+0x68>
   147dc:	ldr	r0, [sp, #12]
   147e0:	vldr	s0, [r0]
   147e4:	vstr	s0, [sp, #4]
   147e8:	ldr	r0, [sp, #8]
   147ec:	vldr	s0, [r0]
   147f0:	vstr	s0, [sp]
   147f4:	vldr	s0, [sp, #4]
   147f8:	vldr	s2, [sp]
   147fc:	vcmpe.f32	s0, s2
   14800:	vmrs	APSR_nzcv, fpscr
   14804:	ble	14814 <table_compare_float@@Base+0xa0>
   14808:	movw	r0, #1
   1480c:	str	r0, [sp, #16]
   14810:	b	14844 <table_compare_float@@Base+0xd0>
   14814:	vldr	s0, [sp, #4]
   14818:	vldr	s2, [sp]
   1481c:	vcmpe.f32	s0, s2
   14820:	vmrs	APSR_nzcv, fpscr
   14824:	bpl	14834 <table_compare_float@@Base+0xc0>
   14828:	mvn	r0, #0
   1482c:	str	r0, [sp, #16]
   14830:	b	14844 <table_compare_float@@Base+0xd0>
   14834:	b	14838 <table_compare_float@@Base+0xc4>
   14838:	b	1483c <table_compare_float@@Base+0xc8>
   1483c:	movw	r0, #0
   14840:	str	r0, [sp, #16]
   14844:	ldr	r0, [sp, #16]
   14848:	add	sp, sp, #20
   1484c:	bx	lr

00014850 <table_compare_double@@Base>:
   14850:	sub	sp, sp, #32
   14854:	str	r0, [sp, #24]
   14858:	str	r1, [sp, #20]
   1485c:	ldr	r0, [sp, #24]
   14860:	movw	r1, #0
   14864:	cmp	r0, r1
   14868:	bne	14894 <table_compare_double@@Base+0x44>
   1486c:	ldr	r0, [sp, #20]
   14870:	movw	r1, #0
   14874:	cmp	r0, r1
   14878:	bne	14888 <table_compare_double@@Base+0x38>
   1487c:	movw	r0, #0
   14880:	str	r0, [sp, #28]
   14884:	b	14920 <table_compare_double@@Base+0xd0>
   14888:	mvn	r0, #0
   1488c:	str	r0, [sp, #28]
   14890:	b	14920 <table_compare_double@@Base+0xd0>
   14894:	ldr	r0, [sp, #20]
   14898:	movw	r1, #0
   1489c:	cmp	r0, r1
   148a0:	bne	148b0 <table_compare_double@@Base+0x60>
   148a4:	movw	r0, #1
   148a8:	str	r0, [sp, #28]
   148ac:	b	14920 <table_compare_double@@Base+0xd0>
   148b0:	b	148b4 <table_compare_double@@Base+0x64>
   148b4:	b	148b8 <table_compare_double@@Base+0x68>
   148b8:	ldr	r0, [sp, #24]
   148bc:	vldr	d16, [r0]
   148c0:	vstr	d16, [sp, #8]
   148c4:	ldr	r0, [sp, #20]
   148c8:	vldr	d16, [r0]
   148cc:	vstr	d16, [sp]
   148d0:	vldr	d16, [sp, #8]
   148d4:	vldr	d17, [sp]
   148d8:	vcmpe.f64	d16, d17
   148dc:	vmrs	APSR_nzcv, fpscr
   148e0:	ble	148f0 <table_compare_double@@Base+0xa0>
   148e4:	movw	r0, #1
   148e8:	str	r0, [sp, #28]
   148ec:	b	14920 <table_compare_double@@Base+0xd0>
   148f0:	vldr	d16, [sp, #8]
   148f4:	vldr	d17, [sp]
   148f8:	vcmpe.f64	d16, d17
   148fc:	vmrs	APSR_nzcv, fpscr
   14900:	bpl	14910 <table_compare_double@@Base+0xc0>
   14904:	mvn	r0, #0
   14908:	str	r0, [sp, #28]
   1490c:	b	14920 <table_compare_double@@Base+0xd0>
   14910:	b	14914 <table_compare_double@@Base+0xc4>
   14914:	b	14918 <table_compare_double@@Base+0xc8>
   14918:	movw	r0, #0
   1491c:	str	r0, [sp, #28]
   14920:	ldr	r0, [sp, #28]
   14924:	add	sp, sp, #32
   14928:	bx	lr

0001492c <table_compare_ldouble@@Base>:
   1492c:	sub	sp, sp, #32
   14930:	str	r0, [sp, #24]
   14934:	str	r1, [sp, #20]
   14938:	ldr	r0, [sp, #24]
   1493c:	movw	r1, #0
   14940:	cmp	r0, r1
   14944:	bne	14970 <table_compare_ldouble@@Base+0x44>
   14948:	ldr	r0, [sp, #20]
   1494c:	movw	r1, #0
   14950:	cmp	r0, r1
   14954:	bne	14964 <table_compare_ldouble@@Base+0x38>
   14958:	movw	r0, #0
   1495c:	str	r0, [sp, #28]
   14960:	b	149fc <table_compare_ldouble@@Base+0xd0>
   14964:	mvn	r0, #0
   14968:	str	r0, [sp, #28]
   1496c:	b	149fc <table_compare_ldouble@@Base+0xd0>
   14970:	ldr	r0, [sp, #20]
   14974:	movw	r1, #0
   14978:	cmp	r0, r1
   1497c:	bne	1498c <table_compare_ldouble@@Base+0x60>
   14980:	movw	r0, #1
   14984:	str	r0, [sp, #28]
   14988:	b	149fc <table_compare_ldouble@@Base+0xd0>
   1498c:	b	14990 <table_compare_ldouble@@Base+0x64>
   14990:	b	14994 <table_compare_ldouble@@Base+0x68>
   14994:	ldr	r0, [sp, #24]
   14998:	vldr	d16, [r0]
   1499c:	vstr	d16, [sp, #8]
   149a0:	ldr	r0, [sp, #20]
   149a4:	vldr	d16, [r0]
   149a8:	vstr	d16, [sp]
   149ac:	vldr	d16, [sp, #8]
   149b0:	vldr	d17, [sp]
   149b4:	vcmpe.f64	d16, d17
   149b8:	vmrs	APSR_nzcv, fpscr
   149bc:	ble	149cc <table_compare_ldouble@@Base+0xa0>
   149c0:	movw	r0, #1
   149c4:	str	r0, [sp, #28]
   149c8:	b	149fc <table_compare_ldouble@@Base+0xd0>
   149cc:	vldr	d16, [sp, #8]
   149d0:	vldr	d17, [sp]
   149d4:	vcmpe.f64	d16, d17
   149d8:	vmrs	APSR_nzcv, fpscr
   149dc:	bpl	149ec <table_compare_ldouble@@Base+0xc0>
   149e0:	mvn	r0, #0
   149e4:	str	r0, [sp, #28]
   149e8:	b	149fc <table_compare_ldouble@@Base+0xd0>
   149ec:	b	149f0 <table_compare_ldouble@@Base+0xc4>
   149f0:	b	149f4 <table_compare_ldouble@@Base+0xc8>
   149f4:	movw	r0, #0
   149f8:	str	r0, [sp, #28]
   149fc:	ldr	r0, [sp, #28]
   14a00:	add	sp, sp, #32
   14a04:	bx	lr

00014a08 <table_compare_char@@Base>:
   14a08:	sub	sp, sp, #16
   14a0c:	str	r0, [sp, #8]
   14a10:	str	r1, [sp, #4]
   14a14:	ldr	r0, [sp, #8]
   14a18:	movw	r1, #0
   14a1c:	cmp	r0, r1
   14a20:	bne	14a4c <table_compare_char@@Base+0x44>
   14a24:	ldr	r0, [sp, #4]
   14a28:	movw	r1, #0
   14a2c:	cmp	r0, r1
   14a30:	bne	14a40 <table_compare_char@@Base+0x38>
   14a34:	movw	r0, #0
   14a38:	str	r0, [sp, #12]
   14a3c:	b	14ad0 <table_compare_char@@Base+0xc8>
   14a40:	mvn	r0, #0
   14a44:	str	r0, [sp, #12]
   14a48:	b	14ad0 <table_compare_char@@Base+0xc8>
   14a4c:	ldr	r0, [sp, #4]
   14a50:	movw	r1, #0
   14a54:	cmp	r0, r1
   14a58:	bne	14a68 <table_compare_char@@Base+0x60>
   14a5c:	movw	r0, #1
   14a60:	str	r0, [sp, #12]
   14a64:	b	14ad0 <table_compare_char@@Base+0xc8>
   14a68:	b	14a6c <table_compare_char@@Base+0x64>
   14a6c:	b	14a70 <table_compare_char@@Base+0x68>
   14a70:	ldr	r0, [sp, #8]
   14a74:	ldrb	r0, [r0]
   14a78:	strb	r0, [sp, #3]
   14a7c:	ldr	r0, [sp, #4]
   14a80:	ldrb	r0, [r0]
   14a84:	strb	r0, [sp, #2]
   14a88:	ldrb	r0, [sp, #3]
   14a8c:	ldrb	r1, [sp, #2]
   14a90:	cmp	r0, r1
   14a94:	ble	14aa4 <table_compare_char@@Base+0x9c>
   14a98:	movw	r0, #1
   14a9c:	str	r0, [sp, #12]
   14aa0:	b	14ad0 <table_compare_char@@Base+0xc8>
   14aa4:	ldrb	r0, [sp, #3]
   14aa8:	ldrb	r1, [sp, #2]
   14aac:	cmp	r0, r1
   14ab0:	bge	14ac0 <table_compare_char@@Base+0xb8>
   14ab4:	mvn	r0, #0
   14ab8:	str	r0, [sp, #12]
   14abc:	b	14ad0 <table_compare_char@@Base+0xc8>
   14ac0:	b	14ac4 <table_compare_char@@Base+0xbc>
   14ac4:	b	14ac8 <table_compare_char@@Base+0xc0>
   14ac8:	movw	r0, #0
   14acc:	str	r0, [sp, #12]
   14ad0:	ldr	r0, [sp, #12]
   14ad4:	add	sp, sp, #16
   14ad8:	bx	lr

00014adc <table_compare_uchar@@Base>:
   14adc:	sub	sp, sp, #16
   14ae0:	str	r0, [sp, #8]
   14ae4:	str	r1, [sp, #4]
   14ae8:	ldr	r0, [sp, #8]
   14aec:	movw	r1, #0
   14af0:	cmp	r0, r1
   14af4:	bne	14b20 <table_compare_uchar@@Base+0x44>
   14af8:	ldr	r0, [sp, #4]
   14afc:	movw	r1, #0
   14b00:	cmp	r0, r1
   14b04:	bne	14b14 <table_compare_uchar@@Base+0x38>
   14b08:	movw	r0, #0
   14b0c:	str	r0, [sp, #12]
   14b10:	b	14ba4 <table_compare_uchar@@Base+0xc8>
   14b14:	mvn	r0, #0
   14b18:	str	r0, [sp, #12]
   14b1c:	b	14ba4 <table_compare_uchar@@Base+0xc8>
   14b20:	ldr	r0, [sp, #4]
   14b24:	movw	r1, #0
   14b28:	cmp	r0, r1
   14b2c:	bne	14b3c <table_compare_uchar@@Base+0x60>
   14b30:	movw	r0, #1
   14b34:	str	r0, [sp, #12]
   14b38:	b	14ba4 <table_compare_uchar@@Base+0xc8>
   14b3c:	b	14b40 <table_compare_uchar@@Base+0x64>
   14b40:	b	14b44 <table_compare_uchar@@Base+0x68>
   14b44:	ldr	r0, [sp, #8]
   14b48:	ldrb	r0, [r0]
   14b4c:	strb	r0, [sp, #3]
   14b50:	ldr	r0, [sp, #4]
   14b54:	ldrb	r0, [r0]
   14b58:	strb	r0, [sp, #2]
   14b5c:	ldrb	r0, [sp, #3]
   14b60:	ldrb	r1, [sp, #2]
   14b64:	cmp	r0, r1
   14b68:	ble	14b78 <table_compare_uchar@@Base+0x9c>
   14b6c:	movw	r0, #1
   14b70:	str	r0, [sp, #12]
   14b74:	b	14ba4 <table_compare_uchar@@Base+0xc8>
   14b78:	ldrb	r0, [sp, #3]
   14b7c:	ldrb	r1, [sp, #2]
   14b80:	cmp	r0, r1
   14b84:	bge	14b94 <table_compare_uchar@@Base+0xb8>
   14b88:	mvn	r0, #0
   14b8c:	str	r0, [sp, #12]
   14b90:	b	14ba4 <table_compare_uchar@@Base+0xc8>
   14b94:	b	14b98 <table_compare_uchar@@Base+0xbc>
   14b98:	b	14b9c <table_compare_uchar@@Base+0xc0>
   14b9c:	movw	r0, #0
   14ba0:	str	r0, [sp, #12]
   14ba4:	ldr	r0, [sp, #12]
   14ba8:	add	sp, sp, #16
   14bac:	bx	lr

00014bb0 <table_compare_string@@Base>:
   14bb0:	push	{fp, lr}
   14bb4:	mov	fp, sp
   14bb8:	sub	sp, sp, #24
   14bbc:	str	r0, [fp, #-8]
   14bc0:	str	r1, [sp, #12]
   14bc4:	ldr	r0, [fp, #-8]
   14bc8:	movw	r1, #0
   14bcc:	cmp	r0, r1
   14bd0:	bne	14bfc <table_compare_string@@Base+0x4c>
   14bd4:	ldr	r0, [sp, #12]
   14bd8:	movw	r1, #0
   14bdc:	cmp	r0, r1
   14be0:	bne	14bf0 <table_compare_string@@Base+0x40>
   14be4:	movw	r0, #0
   14be8:	str	r0, [fp, #-4]
   14bec:	b	14c40 <table_compare_string@@Base+0x90>
   14bf0:	mvn	r0, #0
   14bf4:	str	r0, [fp, #-4]
   14bf8:	b	14c40 <table_compare_string@@Base+0x90>
   14bfc:	ldr	r0, [sp, #12]
   14c00:	movw	r1, #0
   14c04:	cmp	r0, r1
   14c08:	bne	14c18 <table_compare_string@@Base+0x68>
   14c0c:	movw	r0, #1
   14c10:	str	r0, [fp, #-4]
   14c14:	b	14c40 <table_compare_string@@Base+0x90>
   14c18:	b	14c1c <table_compare_string@@Base+0x6c>
   14c1c:	b	14c20 <table_compare_string@@Base+0x70>
   14c20:	ldr	r0, [fp, #-8]
   14c24:	str	r0, [sp, #8]
   14c28:	ldr	r0, [sp, #12]
   14c2c:	str	r0, [sp, #4]
   14c30:	ldr	r0, [sp, #8]
   14c34:	ldr	r1, [sp, #4]
   14c38:	bl	11fbc <strcmp@plt>
   14c3c:	str	r0, [fp, #-4]
   14c40:	ldr	r0, [fp, #-4]
   14c44:	mov	sp, fp
   14c48:	pop	{fp, pc}

00014c4c <table_compare_ptr@@Base>:
   14c4c:	sub	sp, sp, #12
   14c50:	str	r0, [sp, #4]
   14c54:	str	r1, [sp]
   14c58:	ldr	r0, [sp, #4]
   14c5c:	ldr	r1, [sp]
   14c60:	cmp	r0, r1
   14c64:	bls	14c74 <table_compare_ptr@@Base+0x28>
   14c68:	movw	r0, #1
   14c6c:	str	r0, [sp, #8]
   14c70:	b	14c9c <table_compare_ptr@@Base+0x50>
   14c74:	ldr	r0, [sp, #4]
   14c78:	ldr	r1, [sp]
   14c7c:	cmp	r0, r1
   14c80:	bcs	14c90 <table_compare_ptr@@Base+0x44>
   14c84:	mvn	r0, #0
   14c88:	str	r0, [sp, #8]
   14c8c:	b	14c9c <table_compare_ptr@@Base+0x50>
   14c90:	b	14c94 <table_compare_ptr@@Base+0x48>
   14c94:	movw	r0, #0
   14c98:	str	r0, [sp, #8]
   14c9c:	ldr	r0, [sp, #8]
   14ca0:	add	sp, sp, #12
   14ca4:	bx	lr

00014ca8 <table_get_default_compare_function_for_data_type@@Base>:
   14ca8:	sub	sp, sp, #12
   14cac:	str	r0, [sp, #8]
   14cb0:	mov	r0, #0
   14cb4:	str	r0, [sp, #4]
   14cb8:	ldr	r0, [sp, #8]
   14cbc:	cmp	r0, #23
   14cc0:	str	r0, [sp]
   14cc4:	bhi	14eb4 <table_get_default_compare_function_for_data_type@@Base+0x20c>
   14cc8:	add	r0, pc, #8
   14ccc:	ldr	r1, [sp]
   14cd0:	ldr	r2, [r0, r1, lsl #2]
   14cd4:	add	pc, r0, r2
   14cd8:	andeq	r0, r0, r0, rrx
   14cdc:	andeq	r0, r0, r0, ror r0
   14ce0:	andeq	r0, r0, r0, lsl #1
   14ce4:	muleq	r0, r0, r0
   14ce8:	andeq	r0, r0, r0, lsr #1
   14cec:	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
   14cf0:	andeq	r0, r0, r0, asr #1
   14cf4:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   14cf8:	andeq	r0, r0, r0, ror #1
   14cfc:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   14d00:	andeq	r0, r0, r0, lsl #2
   14d04:	andeq	r0, r0, r0, lsl r1
   14d08:	andeq	r0, r0, r0, lsr #2
   14d0c:	andeq	r0, r0, r0, lsr r1
   14d10:	andeq	r0, r0, r0, asr #2
   14d14:	andeq	r0, r0, r0, asr r1
   14d18:	andeq	r0, r0, r0, ror r1
   14d1c:	andeq	r0, r0, r0, lsl #3
   14d20:	muleq	r0, r0, r1
   14d24:			; <UNDEFINED> instruction: 0x000001b0
   14d28:	andeq	r0, r0, r0, asr #3
   14d2c:	andeq	r0, r0, r0, ror #2
   14d30:	andeq	r0, r0, r0, lsr #3
   14d34:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   14d38:	ldr	r0, [pc, #476]	; 14f1c <table_get_default_compare_function_for_data_type@@Base+0x274>
   14d3c:	ldr	r0, [pc, r0]
   14d40:	str	r0, [sp, #4]
   14d44:	b	14eb4 <table_get_default_compare_function_for_data_type@@Base+0x20c>
   14d48:	ldr	r0, [pc, #456]	; 14f18 <table_get_default_compare_function_for_data_type@@Base+0x270>
   14d4c:	ldr	r0, [pc, r0]
   14d50:	str	r0, [sp, #4]
   14d54:	b	14eb4 <table_get_default_compare_function_for_data_type@@Base+0x20c>
   14d58:	ldr	r0, [pc, #436]	; 14f14 <table_get_default_compare_function_for_data_type@@Base+0x26c>
   14d5c:	ldr	r0, [pc, r0]
   14d60:	str	r0, [sp, #4]
   14d64:	b	14eb4 <table_get_default_compare_function_for_data_type@@Base+0x20c>
   14d68:	ldr	r0, [pc, #416]	; 14f10 <table_get_default_compare_function_for_data_type@@Base+0x268>
   14d6c:	ldr	r0, [pc, r0]
   14d70:	str	r0, [sp, #4]
   14d74:	b	14eb4 <table_get_default_compare_function_for_data_type@@Base+0x20c>
   14d78:	ldr	r0, [pc, #396]	; 14f0c <table_get_default_compare_function_for_data_type@@Base+0x264>
   14d7c:	ldr	r0, [pc, r0]
   14d80:	str	r0, [sp, #4]
   14d84:	b	14eb4 <table_get_default_compare_function_for_data_type@@Base+0x20c>
   14d88:	ldr	r0, [pc, #376]	; 14f08 <table_get_default_compare_function_for_data_type@@Base+0x260>
   14d8c:	ldr	r0, [pc, r0]
   14d90:	str	r0, [sp, #4]
   14d94:	b	14eb4 <table_get_default_compare_function_for_data_type@@Base+0x20c>
   14d98:	ldr	r0, [pc, #356]	; 14f04 <table_get_default_compare_function_for_data_type@@Base+0x25c>
   14d9c:	ldr	r0, [pc, r0]
   14da0:	str	r0, [sp, #4]
   14da4:	b	14eb4 <table_get_default_compare_function_for_data_type@@Base+0x20c>
   14da8:	ldr	r0, [pc, #336]	; 14f00 <table_get_default_compare_function_for_data_type@@Base+0x258>
   14dac:	ldr	r0, [pc, r0]
   14db0:	str	r0, [sp, #4]
   14db4:	b	14eb4 <table_get_default_compare_function_for_data_type@@Base+0x20c>
   14db8:	ldr	r0, [pc, #316]	; 14efc <table_get_default_compare_function_for_data_type@@Base+0x254>
   14dbc:	ldr	r0, [pc, r0]
   14dc0:	str	r0, [sp, #4]
   14dc4:	b	14eb4 <table_get_default_compare_function_for_data_type@@Base+0x20c>
   14dc8:	ldr	r0, [pc, #296]	; 14ef8 <table_get_default_compare_function_for_data_type@@Base+0x250>
   14dcc:	ldr	r0, [pc, r0]
   14dd0:	str	r0, [sp, #4]
   14dd4:	b	14eb4 <table_get_default_compare_function_for_data_type@@Base+0x20c>
   14dd8:	ldr	r0, [pc, #276]	; 14ef4 <table_get_default_compare_function_for_data_type@@Base+0x24c>
   14ddc:	ldr	r0, [pc, r0]
   14de0:	str	r0, [sp, #4]
   14de4:	b	14eb4 <table_get_default_compare_function_for_data_type@@Base+0x20c>
   14de8:	ldr	r0, [pc, #256]	; 14ef0 <table_get_default_compare_function_for_data_type@@Base+0x248>
   14dec:	ldr	r0, [pc, r0]
   14df0:	str	r0, [sp, #4]
   14df4:	b	14eb4 <table_get_default_compare_function_for_data_type@@Base+0x20c>
   14df8:	ldr	r0, [pc, #236]	; 14eec <table_get_default_compare_function_for_data_type@@Base+0x244>
   14dfc:	ldr	r0, [pc, r0]
   14e00:	str	r0, [sp, #4]
   14e04:	b	14eb4 <table_get_default_compare_function_for_data_type@@Base+0x20c>
   14e08:	ldr	r0, [pc, #216]	; 14ee8 <table_get_default_compare_function_for_data_type@@Base+0x240>
   14e0c:	ldr	r0, [pc, r0]
   14e10:	str	r0, [sp, #4]
   14e14:	b	14eb4 <table_get_default_compare_function_for_data_type@@Base+0x20c>
   14e18:	ldr	r0, [pc, #196]	; 14ee4 <table_get_default_compare_function_for_data_type@@Base+0x23c>
   14e1c:	ldr	r0, [pc, r0]
   14e20:	str	r0, [sp, #4]
   14e24:	b	14eb4 <table_get_default_compare_function_for_data_type@@Base+0x20c>
   14e28:	ldr	r0, [pc, #176]	; 14ee0 <table_get_default_compare_function_for_data_type@@Base+0x238>
   14e2c:	ldr	r0, [pc, r0]
   14e30:	str	r0, [sp, #4]
   14e34:	b	14eb4 <table_get_default_compare_function_for_data_type@@Base+0x20c>
   14e38:	ldr	r0, [pc, #156]	; 14edc <table_get_default_compare_function_for_data_type@@Base+0x234>
   14e3c:	ldr	r0, [pc, r0]
   14e40:	str	r0, [sp, #4]
   14e44:	b	14eb4 <table_get_default_compare_function_for_data_type@@Base+0x20c>
   14e48:	ldr	r0, [pc, #136]	; 14ed8 <table_get_default_compare_function_for_data_type@@Base+0x230>
   14e4c:	ldr	r0, [pc, r0]
   14e50:	str	r0, [sp, #4]
   14e54:	b	14eb4 <table_get_default_compare_function_for_data_type@@Base+0x20c>
   14e58:	ldr	r0, [pc, #116]	; 14ed4 <table_get_default_compare_function_for_data_type@@Base+0x22c>
   14e5c:	ldr	r0, [pc, r0]
   14e60:	str	r0, [sp, #4]
   14e64:	b	14eb4 <table_get_default_compare_function_for_data_type@@Base+0x20c>
   14e68:	ldr	r0, [pc, #96]	; 14ed0 <table_get_default_compare_function_for_data_type@@Base+0x228>
   14e6c:	ldr	r0, [pc, r0]
   14e70:	str	r0, [sp, #4]
   14e74:	b	14eb4 <table_get_default_compare_function_for_data_type@@Base+0x20c>
   14e78:	ldr	r0, [pc, #76]	; 14ecc <table_get_default_compare_function_for_data_type@@Base+0x224>
   14e7c:	ldr	r0, [pc, r0]
   14e80:	str	r0, [sp, #4]
   14e84:	b	14eb4 <table_get_default_compare_function_for_data_type@@Base+0x20c>
   14e88:	ldr	r0, [pc, #56]	; 14ec8 <table_get_default_compare_function_for_data_type@@Base+0x220>
   14e8c:	ldr	r0, [pc, r0]
   14e90:	str	r0, [sp, #4]
   14e94:	b	14eb4 <table_get_default_compare_function_for_data_type@@Base+0x20c>
   14e98:	ldr	r0, [pc, #36]	; 14ec4 <table_get_default_compare_function_for_data_type@@Base+0x21c>
   14e9c:	ldr	r0, [pc, r0]
   14ea0:	str	r0, [sp, #4]
   14ea4:	b	14eb4 <table_get_default_compare_function_for_data_type@@Base+0x20c>
   14ea8:	ldr	r0, [pc, #16]	; 14ec0 <table_get_default_compare_function_for_data_type@@Base+0x218>
   14eac:	ldr	r0, [pc, r0]
   14eb0:	str	r0, [sp, #4]
   14eb4:	ldr	r0, [sp, #4]
   14eb8:	add	sp, sp, #12
   14ebc:	bx	lr
   14ec0:	andeq	r4, r1, r0, asr #3
   14ec4:	andeq	r4, r1, r0, lsl #4
   14ec8:	andeq	r4, r1, r0, asr #3
   14ecc:	andeq	r4, r1, ip, asr #3
   14ed0:	ldrdeq	r4, [r1], -r8
   14ed4:	strdeq	r4, [r1], -r4	; <UNPREDICTABLE>
   14ed8:	andeq	r4, r1, r8, lsl #4
   14edc:	andeq	r4, r1, r8, asr r2
   14ee0:	andeq	r4, r1, r8, asr r2
   14ee4:	andeq	r4, r1, r0, ror #4
   14ee8:	andeq	r4, r1, r4, ror r2
   14eec:	andeq	r4, r1, ip, ror r2
   14ef0:	andeq	r4, r1, ip, ror #4
   14ef4:	andeq	r4, r1, r4, lsl #5
   14ef8:	andeq	r4, r1, r4, lsr #5
   14efc:	ldrdeq	r4, [r1], -ip
   14f00:	andeq	r4, r1, r0, ror #5
   14f04:	ldrdeq	r4, [r1], -r8
   14f08:	ldrdeq	r4, [r1], -r0
   14f0c:	andeq	r4, r1, r4, lsl r3
   14f10:	andeq	r4, r1, ip, lsl r3
   14f14:	andeq	r4, r1, r4, ror #5
   14f18:	andeq	r4, r1, r4, asr r3
   14f1c:	andeq	r4, r1, ip, lsr #6

00014f20 <table_get@@Base>:
   14f20:	push	{fp, lr}
   14f24:	mov	fp, sp
   14f28:	sub	sp, sp, #16
   14f2c:	str	r0, [fp, #-4]
   14f30:	str	r1, [sp, #8]
   14f34:	str	r2, [sp, #4]
   14f38:	ldr	r0, [fp, #-4]
   14f3c:	ldr	r1, [sp, #8]
   14f40:	ldr	r2, [sp, #4]
   14f44:	bl	16e88 <table_get_cell_ptr@@Base>
   14f48:	ldr	r0, [r0]
   14f4c:	mov	sp, fp
   14f50:	pop	{fp, pc}

00014f54 <table_get_bool@@Base>:
   14f54:	push	{fp, lr}
   14f58:	mov	fp, sp
   14f5c:	sub	sp, sp, #16
   14f60:	str	r0, [fp, #-4]
   14f64:	str	r1, [sp, #8]
   14f68:	str	r2, [sp, #4]
   14f6c:	ldr	r0, [fp, #-4]
   14f70:	ldr	r1, [sp, #8]
   14f74:	ldr	r2, [sp, #4]
   14f78:	bl	14f20 <table_get@@Base>
   14f7c:	ldrb	r0, [r0]
   14f80:	and	r0, r0, #1
   14f84:	mov	sp, fp
   14f88:	pop	{fp, pc}

00014f8c <table_get_int@@Base>:
   14f8c:	push	{fp, lr}
   14f90:	mov	fp, sp
   14f94:	sub	sp, sp, #16
   14f98:	str	r0, [fp, #-4]
   14f9c:	str	r1, [sp, #8]
   14fa0:	str	r2, [sp, #4]
   14fa4:	ldr	r0, [fp, #-4]
   14fa8:	ldr	r1, [sp, #8]
   14fac:	ldr	r2, [sp, #4]
   14fb0:	bl	14f20 <table_get@@Base>
   14fb4:	ldr	r0, [r0]
   14fb8:	mov	sp, fp
   14fbc:	pop	{fp, pc}

00014fc0 <table_get_uint@@Base>:
   14fc0:	push	{fp, lr}
   14fc4:	mov	fp, sp
   14fc8:	sub	sp, sp, #16
   14fcc:	str	r0, [fp, #-4]
   14fd0:	str	r1, [sp, #8]
   14fd4:	str	r2, [sp, #4]
   14fd8:	ldr	r0, [fp, #-4]
   14fdc:	ldr	r1, [sp, #8]
   14fe0:	ldr	r2, [sp, #4]
   14fe4:	bl	14f20 <table_get@@Base>
   14fe8:	ldr	r0, [r0]
   14fec:	mov	sp, fp
   14ff0:	pop	{fp, pc}

00014ff4 <table_get_int8@@Base>:
   14ff4:	push	{fp, lr}
   14ff8:	mov	fp, sp
   14ffc:	sub	sp, sp, #16
   15000:	str	r0, [fp, #-4]
   15004:	str	r1, [sp, #8]
   15008:	str	r2, [sp, #4]
   1500c:	ldr	r0, [fp, #-4]
   15010:	ldr	r1, [sp, #8]
   15014:	ldr	r2, [sp, #4]
   15018:	bl	14f20 <table_get@@Base>
   1501c:	ldrsb	r0, [r0]
   15020:	mov	sp, fp
   15024:	pop	{fp, pc}

00015028 <table_get_uint8@@Base>:
   15028:	push	{fp, lr}
   1502c:	mov	fp, sp
   15030:	sub	sp, sp, #16
   15034:	str	r0, [fp, #-4]
   15038:	str	r1, [sp, #8]
   1503c:	str	r2, [sp, #4]
   15040:	ldr	r0, [fp, #-4]
   15044:	ldr	r1, [sp, #8]
   15048:	ldr	r2, [sp, #4]
   1504c:	bl	14f20 <table_get@@Base>
   15050:	ldrb	r0, [r0]
   15054:	mov	sp, fp
   15058:	pop	{fp, pc}

0001505c <table_get_int16@@Base>:
   1505c:	push	{fp, lr}
   15060:	mov	fp, sp
   15064:	sub	sp, sp, #16
   15068:	str	r0, [fp, #-4]
   1506c:	str	r1, [sp, #8]
   15070:	str	r2, [sp, #4]
   15074:	ldr	r0, [fp, #-4]
   15078:	ldr	r1, [sp, #8]
   1507c:	ldr	r2, [sp, #4]
   15080:	bl	14f20 <table_get@@Base>
   15084:	ldrsh	r0, [r0]
   15088:	mov	sp, fp
   1508c:	pop	{fp, pc}

00015090 <table_get_uint16@@Base>:
   15090:	push	{fp, lr}
   15094:	mov	fp, sp
   15098:	sub	sp, sp, #16
   1509c:	str	r0, [fp, #-4]
   150a0:	str	r1, [sp, #8]
   150a4:	str	r2, [sp, #4]
   150a8:	ldr	r0, [fp, #-4]
   150ac:	ldr	r1, [sp, #8]
   150b0:	ldr	r2, [sp, #4]
   150b4:	bl	14f20 <table_get@@Base>
   150b8:	ldrh	r0, [r0]
   150bc:	mov	sp, fp
   150c0:	pop	{fp, pc}

000150c4 <table_get_int32@@Base>:
   150c4:	push	{fp, lr}
   150c8:	mov	fp, sp
   150cc:	sub	sp, sp, #16
   150d0:	str	r0, [fp, #-4]
   150d4:	str	r1, [sp, #8]
   150d8:	str	r2, [sp, #4]
   150dc:	ldr	r0, [fp, #-4]
   150e0:	ldr	r1, [sp, #8]
   150e4:	ldr	r2, [sp, #4]
   150e8:	bl	14f20 <table_get@@Base>
   150ec:	ldr	r0, [r0]
   150f0:	mov	sp, fp
   150f4:	pop	{fp, pc}

000150f8 <table_get_uint32@@Base>:
   150f8:	push	{fp, lr}
   150fc:	mov	fp, sp
   15100:	sub	sp, sp, #16
   15104:	str	r0, [fp, #-4]
   15108:	str	r1, [sp, #8]
   1510c:	str	r2, [sp, #4]
   15110:	ldr	r0, [fp, #-4]
   15114:	ldr	r1, [sp, #8]
   15118:	ldr	r2, [sp, #4]
   1511c:	bl	14f20 <table_get@@Base>
   15120:	ldr	r0, [r0]
   15124:	mov	sp, fp
   15128:	pop	{fp, pc}

0001512c <table_get_int64@@Base>:
   1512c:	push	{fp, lr}
   15130:	mov	fp, sp
   15134:	sub	sp, sp, #16
   15138:	str	r0, [fp, #-4]
   1513c:	str	r1, [sp, #8]
   15140:	str	r2, [sp, #4]
   15144:	ldr	r0, [fp, #-4]
   15148:	ldr	r1, [sp, #8]
   1514c:	ldr	r2, [sp, #4]
   15150:	bl	14f20 <table_get@@Base>
   15154:	ldr	r1, [r0]
   15158:	ldr	r0, [r0, #4]
   1515c:	str	r0, [sp]
   15160:	mov	r0, r1
   15164:	ldr	r1, [sp]
   15168:	mov	sp, fp
   1516c:	pop	{fp, pc}

00015170 <table_get_uint64@@Base>:
   15170:	push	{fp, lr}
   15174:	mov	fp, sp
   15178:	sub	sp, sp, #16
   1517c:	str	r0, [fp, #-4]
   15180:	str	r1, [sp, #8]
   15184:	str	r2, [sp, #4]
   15188:	ldr	r0, [fp, #-4]
   1518c:	ldr	r1, [sp, #8]
   15190:	ldr	r2, [sp, #4]
   15194:	bl	14f20 <table_get@@Base>
   15198:	ldr	r1, [r0]
   1519c:	ldr	r0, [r0, #4]
   151a0:	str	r0, [sp]
   151a4:	mov	r0, r1
   151a8:	ldr	r1, [sp]
   151ac:	mov	sp, fp
   151b0:	pop	{fp, pc}

000151b4 <table_get_short@@Base>:
   151b4:	push	{fp, lr}
   151b8:	mov	fp, sp
   151bc:	sub	sp, sp, #16
   151c0:	str	r0, [fp, #-4]
   151c4:	str	r1, [sp, #8]
   151c8:	str	r2, [sp, #4]
   151cc:	ldr	r0, [fp, #-4]
   151d0:	ldr	r1, [sp, #8]
   151d4:	ldr	r2, [sp, #4]
   151d8:	bl	14f20 <table_get@@Base>
   151dc:	ldrsh	r0, [r0]
   151e0:	mov	sp, fp
   151e4:	pop	{fp, pc}

000151e8 <table_get_ushort@@Base>:
   151e8:	push	{fp, lr}
   151ec:	mov	fp, sp
   151f0:	sub	sp, sp, #16
   151f4:	str	r0, [fp, #-4]
   151f8:	str	r1, [sp, #8]
   151fc:	str	r2, [sp, #4]
   15200:	ldr	r0, [fp, #-4]
   15204:	ldr	r1, [sp, #8]
   15208:	ldr	r2, [sp, #4]
   1520c:	bl	14f20 <table_get@@Base>
   15210:	ldrh	r0, [r0]
   15214:	mov	sp, fp
   15218:	pop	{fp, pc}

0001521c <table_get_long@@Base>:
   1521c:	push	{fp, lr}
   15220:	mov	fp, sp
   15224:	sub	sp, sp, #16
   15228:	str	r0, [fp, #-4]
   1522c:	str	r1, [sp, #8]
   15230:	str	r2, [sp, #4]
   15234:	ldr	r0, [fp, #-4]
   15238:	ldr	r1, [sp, #8]
   1523c:	ldr	r2, [sp, #4]
   15240:	bl	14f20 <table_get@@Base>
   15244:	ldr	r0, [r0]
   15248:	mov	sp, fp
   1524c:	pop	{fp, pc}

00015250 <table_get_ulong@@Base>:
   15250:	push	{fp, lr}
   15254:	mov	fp, sp
   15258:	sub	sp, sp, #16
   1525c:	str	r0, [fp, #-4]
   15260:	str	r1, [sp, #8]
   15264:	str	r2, [sp, #4]
   15268:	ldr	r0, [fp, #-4]
   1526c:	ldr	r1, [sp, #8]
   15270:	ldr	r2, [sp, #4]
   15274:	bl	14f20 <table_get@@Base>
   15278:	ldr	r0, [r0]
   1527c:	mov	sp, fp
   15280:	pop	{fp, pc}

00015284 <table_get_llong@@Base>:
   15284:	push	{fp, lr}
   15288:	mov	fp, sp
   1528c:	sub	sp, sp, #16
   15290:	str	r0, [fp, #-4]
   15294:	str	r1, [sp, #8]
   15298:	str	r2, [sp, #4]
   1529c:	ldr	r0, [fp, #-4]
   152a0:	ldr	r1, [sp, #8]
   152a4:	ldr	r2, [sp, #4]
   152a8:	bl	14f20 <table_get@@Base>
   152ac:	ldr	r1, [r0]
   152b0:	ldr	r0, [r0, #4]
   152b4:	str	r0, [sp]
   152b8:	mov	r0, r1
   152bc:	ldr	r1, [sp]
   152c0:	mov	sp, fp
   152c4:	pop	{fp, pc}

000152c8 <table_get_ullong@@Base>:
   152c8:	push	{fp, lr}
   152cc:	mov	fp, sp
   152d0:	sub	sp, sp, #16
   152d4:	str	r0, [fp, #-4]
   152d8:	str	r1, [sp, #8]
   152dc:	str	r2, [sp, #4]
   152e0:	ldr	r0, [fp, #-4]
   152e4:	ldr	r1, [sp, #8]
   152e8:	ldr	r2, [sp, #4]
   152ec:	bl	14f20 <table_get@@Base>
   152f0:	ldr	r1, [r0]
   152f4:	ldr	r0, [r0, #4]
   152f8:	str	r0, [sp]
   152fc:	mov	r0, r1
   15300:	ldr	r1, [sp]
   15304:	mov	sp, fp
   15308:	pop	{fp, pc}

0001530c <table_get_float@@Base>:
   1530c:	push	{fp, lr}
   15310:	mov	fp, sp
   15314:	sub	sp, sp, #16
   15318:	str	r0, [fp, #-4]
   1531c:	str	r1, [sp, #8]
   15320:	str	r2, [sp, #4]
   15324:	ldr	r0, [fp, #-4]
   15328:	ldr	r1, [sp, #8]
   1532c:	ldr	r2, [sp, #4]
   15330:	bl	14f20 <table_get@@Base>
   15334:	vldr	s0, [r0]
   15338:	mov	sp, fp
   1533c:	pop	{fp, pc}

00015340 <table_get_double@@Base>:
   15340:	push	{fp, lr}
   15344:	mov	fp, sp
   15348:	sub	sp, sp, #16
   1534c:	str	r0, [fp, #-4]
   15350:	str	r1, [sp, #8]
   15354:	str	r2, [sp, #4]
   15358:	ldr	r0, [fp, #-4]
   1535c:	ldr	r1, [sp, #8]
   15360:	ldr	r2, [sp, #4]
   15364:	bl	14f20 <table_get@@Base>
   15368:	vldr	d0, [r0]
   1536c:	mov	sp, fp
   15370:	pop	{fp, pc}

00015374 <table_get_ldouble@@Base>:
   15374:	push	{fp, lr}
   15378:	mov	fp, sp
   1537c:	sub	sp, sp, #16
   15380:	str	r0, [fp, #-4]
   15384:	str	r1, [sp, #8]
   15388:	str	r2, [sp, #4]
   1538c:	ldr	r0, [fp, #-4]
   15390:	ldr	r1, [sp, #8]
   15394:	ldr	r2, [sp, #4]
   15398:	bl	14f20 <table_get@@Base>
   1539c:	vldr	d0, [r0]
   153a0:	mov	sp, fp
   153a4:	pop	{fp, pc}

000153a8 <table_get_char@@Base>:
   153a8:	push	{fp, lr}
   153ac:	mov	fp, sp
   153b0:	sub	sp, sp, #16
   153b4:	str	r0, [fp, #-4]
   153b8:	str	r1, [sp, #8]
   153bc:	str	r2, [sp, #4]
   153c0:	ldr	r0, [fp, #-4]
   153c4:	ldr	r1, [sp, #8]
   153c8:	ldr	r2, [sp, #4]
   153cc:	bl	14f20 <table_get@@Base>
   153d0:	ldrb	r0, [r0]
   153d4:	mov	sp, fp
   153d8:	pop	{fp, pc}

000153dc <table_get_uchar@@Base>:
   153dc:	push	{fp, lr}
   153e0:	mov	fp, sp
   153e4:	sub	sp, sp, #16
   153e8:	str	r0, [fp, #-4]
   153ec:	str	r1, [sp, #8]
   153f0:	str	r2, [sp, #4]
   153f4:	ldr	r0, [fp, #-4]
   153f8:	ldr	r1, [sp, #8]
   153fc:	ldr	r2, [sp, #4]
   15400:	bl	14f20 <table_get@@Base>
   15404:	ldrb	r0, [r0]
   15408:	mov	sp, fp
   1540c:	pop	{fp, pc}

00015410 <table_get_string@@Base>:
   15410:	push	{fp, lr}
   15414:	mov	fp, sp
   15418:	sub	sp, sp, #16
   1541c:	str	r0, [fp, #-4]
   15420:	str	r1, [sp, #8]
   15424:	str	r2, [sp, #4]
   15428:	ldr	r0, [fp, #-4]
   1542c:	ldr	r1, [sp, #8]
   15430:	ldr	r2, [sp, #4]
   15434:	bl	14f20 <table_get@@Base>
   15438:	mov	sp, fp
   1543c:	pop	{fp, pc}

00015440 <table_get_ptr@@Base>:
   15440:	push	{fp, lr}
   15444:	mov	fp, sp
   15448:	sub	sp, sp, #16
   1544c:	str	r0, [fp, #-4]
   15450:	str	r1, [sp, #8]
   15454:	str	r2, [sp, #4]
   15458:	ldr	r0, [fp, #-4]
   1545c:	ldr	r1, [sp, #8]
   15460:	ldr	r2, [sp, #4]
   15464:	bl	14f20 <table_get@@Base>
   15468:	mov	sp, fp
   1546c:	pop	{fp, pc}

00015470 <table_row_init@@Base>:
   15470:	push	{fp, lr}
   15474:	mov	fp, sp
   15478:	sub	sp, sp, #16
   1547c:	str	r0, [fp, #-4]
   15480:	str	r1, [sp, #8]
   15484:	ldr	r0, [fp, #-4]
   15488:	ldr	r1, [sp, #8]
   1548c:	bl	154b4 <table_get_row_ptr@@Base>
   15490:	str	r0, [sp, #4]
   15494:	ldr	r0, [fp, #-4]
   15498:	ldr	r0, [r0, #12]
   1549c:	lsl	r0, r0, #2
   154a0:	bl	12004 <malloc@plt>
   154a4:	ldr	r1, [sp, #4]
   154a8:	str	r0, [r1]
   154ac:	mov	sp, fp
   154b0:	pop	{fp, pc}

000154b4 <table_get_row_ptr@@Base>:
   154b4:	sub	sp, sp, #8
   154b8:	str	r0, [sp, #4]
   154bc:	str	r1, [sp]
   154c0:	ldr	r0, [sp, #4]
   154c4:	ldr	r0, [r0, #16]
   154c8:	ldr	r1, [sp]
   154cc:	add	r0, r0, r1, lsl #2
   154d0:	add	sp, sp, #8
   154d4:	bx	lr

000154d8 <table_row_destroy@@Base>:
   154d8:	push	{fp, lr}
   154dc:	mov	fp, sp
   154e0:	sub	sp, sp, #24
   154e4:	str	r0, [fp, #-4]
   154e8:	str	r1, [fp, #-8]
   154ec:	ldr	r0, [fp, #-4]
   154f0:	bl	13288 <table_get_column_length@@Base>
   154f4:	str	r0, [sp, #12]
   154f8:	ldr	r0, [fp, #-4]
   154fc:	ldr	r1, [fp, #-8]
   15500:	bl	154b4 <table_get_row_ptr@@Base>
   15504:	str	r0, [sp, #8]
   15508:	movw	r0, #0
   1550c:	str	r0, [sp, #4]
   15510:	ldr	r0, [sp, #4]
   15514:	ldr	r1, [sp, #12]
   15518:	cmp	r0, r1
   1551c:	bge	15540 <table_row_destroy@@Base+0x68>
   15520:	ldr	r0, [fp, #-4]
   15524:	ldr	r1, [fp, #-8]
   15528:	ldr	r2, [sp, #4]
   1552c:	bl	16ec8 <table_cell_destroy@@Base>
   15530:	ldr	r0, [sp, #4]
   15534:	add	r0, r0, #1
   15538:	str	r0, [sp, #4]
   1553c:	b	15510 <table_row_destroy@@Base+0x38>
   15540:	ldr	r0, [sp, #8]
   15544:	ldr	r0, [r0]
   15548:	movw	r1, #0
   1554c:	cmp	r0, r1
   15550:	beq	15560 <table_row_destroy@@Base+0x88>
   15554:	ldr	r0, [sp, #8]
   15558:	ldr	r0, [r0]
   1555c:	bl	11fd4 <free@plt>
   15560:	mov	sp, fp
   15564:	pop	{fp, pc}

00015568 <table_get_row_length@@Base>:
   15568:	sub	sp, sp, #4
   1556c:	str	r0, [sp]
   15570:	ldr	r0, [sp]
   15574:	ldr	r0, [r0, #20]
   15578:	add	sp, sp, #4
   1557c:	bx	lr

00015580 <table_add_row@@Base>:
   15580:	push	{fp, lr}
   15584:	mov	fp, sp
   15588:	sub	sp, sp, #16
   1558c:	str	r0, [fp, #-4]
   15590:	ldr	r0, [fp, #-4]
   15594:	bl	15568 <table_get_row_length@@Base>
   15598:	mov	r1, r0
   1559c:	ldr	r2, [fp, #-4]
   155a0:	ldr	r2, [r2, #24]
   155a4:	udiv	r3, r0, r2
   155a8:	mls	r0, r3, r2, r0
   155ac:	cmp	r0, #0
   155b0:	bne	155bc <table_add_row@@Base+0x3c>
   155b4:	ldr	r0, [fp, #-4]
   155b8:	bl	15614 <table_add_row@@Base+0x94>
   155bc:	ldr	r0, [fp, #-4]
   155c0:	bl	15668 <table_add_row@@Base+0xe8>
   155c4:	ldr	r1, [fp, #-4]
   155c8:	ldr	r2, [fp, #-4]
   155cc:	str	r0, [sp, #8]
   155d0:	mov	r0, r2
   155d4:	str	r1, [sp, #4]
   155d8:	bl	15568 <table_get_row_length@@Base>
   155dc:	ldr	r1, [sp, #4]
   155e0:	str	r0, [sp]
   155e4:	mov	r0, r1
   155e8:	ldr	r1, [sp]
   155ec:	mvn	r2, #0
   155f0:	movw	r3, #2
   155f4:	bl	130bc <table_notify@@Base>
   155f8:	ldr	r0, [fp, #-4]
   155fc:	ldr	r1, [r0, #20]
   15600:	add	r2, r1, #1
   15604:	str	r2, [r0, #20]
   15608:	mov	r0, r1
   1560c:	mov	sp, fp
   15610:	pop	{fp, pc}
   15614:	push	{fp, lr}
   15618:	mov	fp, sp
   1561c:	sub	sp, sp, #8
   15620:	str	r0, [sp, #4]
   15624:	ldr	r0, [sp, #4]
   15628:	ldr	r1, [r0, #24]
   1562c:	ldr	r2, [r0, #28]
   15630:	add	r1, r2, r1
   15634:	str	r1, [r0, #28]
   15638:	ldr	r0, [sp, #4]
   1563c:	ldr	r1, [r0, #16]
   15640:	ldr	r0, [r0, #28]
   15644:	lsl	r0, r0, #2
   15648:	str	r0, [sp]
   1564c:	mov	r0, r1
   15650:	ldr	r1, [sp]
   15654:	bl	11fec <realloc@plt>
   15658:	ldr	r1, [sp, #4]
   1565c:	str	r0, [r1, #16]
   15660:	mov	sp, fp
   15664:	pop	{fp, pc}
   15668:	push	{fp, lr}
   1566c:	mov	fp, sp
   15670:	sub	sp, sp, #16
   15674:	str	r0, [fp, #-4]
   15678:	ldr	r0, [fp, #-4]
   1567c:	bl	15568 <table_get_row_length@@Base>
   15680:	str	r0, [sp, #8]
   15684:	ldr	r0, [fp, #-4]
   15688:	bl	13288 <table_get_column_length@@Base>
   1568c:	str	r0, [sp, #4]
   15690:	ldr	r0, [fp, #-4]
   15694:	ldr	r1, [sp, #8]
   15698:	bl	15470 <table_row_init@@Base>
   1569c:	movw	r0, #0
   156a0:	str	r0, [sp]
   156a4:	ldr	r0, [sp]
   156a8:	ldr	r1, [sp, #4]
   156ac:	cmp	r0, r1
   156b0:	bge	156d4 <table_add_row@@Base+0x154>
   156b4:	ldr	r0, [fp, #-4]
   156b8:	ldr	r1, [sp, #8]
   156bc:	ldr	r2, [sp]
   156c0:	bl	16e48 <table_cell_init@@Base>
   156c4:	ldr	r0, [sp]
   156c8:	add	r0, r0, #1
   156cc:	str	r0, [sp]
   156d0:	b	156a4 <table_add_row@@Base+0x124>
   156d4:	movw	r0, #0
   156d8:	mov	sp, fp
   156dc:	pop	{fp, pc}

000156e0 <table_remove_row@@Base>:
   156e0:	push	{fp, lr}
   156e4:	mov	fp, sp
   156e8:	sub	sp, sp, #16
   156ec:	str	r0, [fp, #-4]
   156f0:	str	r1, [sp, #8]
   156f4:	ldr	r0, [fp, #-4]
   156f8:	ldr	r1, [sp, #8]
   156fc:	bl	15764 <table_remove_row@@Base+0x84>
   15700:	ldr	r1, [fp, #-4]
   15704:	ldr	r2, [r1, #20]
   15708:	sub	r2, r2, #1
   1570c:	str	r2, [r1, #20]
   15710:	ldr	r1, [fp, #-4]
   15714:	str	r0, [sp, #4]
   15718:	mov	r0, r1
   1571c:	bl	15568 <table_get_row_length@@Base>
   15720:	mov	r1, r0
   15724:	ldr	r2, [fp, #-4]
   15728:	ldr	r2, [r2, #24]
   1572c:	udiv	r3, r0, r2
   15730:	mls	r0, r3, r2, r0
   15734:	cmp	r0, #0
   15738:	bne	15744 <table_remove_row@@Base+0x64>
   1573c:	ldr	r0, [fp, #-4]
   15740:	bl	15894 <table_remove_row@@Base+0x1b4>
   15744:	ldr	r0, [fp, #-4]
   15748:	ldr	r1, [sp, #8]
   1574c:	mvn	r2, #0
   15750:	movw	r3, #4
   15754:	bl	130bc <table_notify@@Base>
   15758:	movw	r0, #0
   1575c:	mov	sp, fp
   15760:	pop	{fp, pc}
   15764:	push	{fp, lr}
   15768:	mov	fp, sp
   1576c:	sub	sp, sp, #32
   15770:	str	r0, [fp, #-4]
   15774:	str	r1, [fp, #-8]
   15778:	ldr	r0, [fp, #-4]
   1577c:	bl	15568 <table_get_row_length@@Base>
   15780:	str	r0, [sp, #16]
   15784:	ldr	r0, [fp, #-4]
   15788:	bl	13288 <table_get_column_length@@Base>
   1578c:	str	r0, [sp, #12]
   15790:	movw	r0, #0
   15794:	str	r0, [sp, #8]
   15798:	ldr	r0, [sp, #8]
   1579c:	ldr	r1, [sp, #12]
   157a0:	cmp	r0, r1
   157a4:	bge	15810 <table_remove_row@@Base+0x130>
   157a8:	ldr	r0, [fp, #-4]
   157ac:	ldr	r1, [sp, #8]
   157b0:	bl	13370 <table_get_column_data_type@@Base>
   157b4:	str	r0, [sp, #4]
   157b8:	ldr	r0, [sp, #4]
   157bc:	cmp	r0, #23
   157c0:	bne	157c8 <table_remove_row@@Base+0xe8>
   157c4:	b	15800 <table_remove_row@@Base+0x120>
   157c8:	ldr	r0, [fp, #-4]
   157cc:	ldr	r1, [fp, #-8]
   157d0:	ldr	r2, [sp, #8]
   157d4:	bl	16e88 <table_get_cell_ptr@@Base>
   157d8:	str	r0, [sp]
   157dc:	ldr	r0, [sp]
   157e0:	ldr	r0, [r0]
   157e4:	movw	r1, #0
   157e8:	cmp	r0, r1
   157ec:	beq	157fc <table_remove_row@@Base+0x11c>
   157f0:	ldr	r0, [sp]
   157f4:	ldr	r0, [r0]
   157f8:	bl	11fd4 <free@plt>
   157fc:	b	15800 <table_remove_row@@Base+0x120>
   15800:	ldr	r0, [sp, #8]
   15804:	add	r0, r0, #1
   15808:	str	r0, [sp, #8]
   1580c:	b	15798 <table_remove_row@@Base+0xb8>
   15810:	ldr	r0, [fp, #-4]
   15814:	ldr	r1, [fp, #-8]
   15818:	bl	154b4 <table_get_row_ptr@@Base>
   1581c:	str	r0, [fp, #-12]
   15820:	ldr	r0, [fp, #-12]
   15824:	ldr	r0, [r0]
   15828:	movw	r1, #0
   1582c:	cmp	r0, r1
   15830:	beq	15840 <table_remove_row@@Base+0x160>
   15834:	ldr	r0, [fp, #-12]
   15838:	ldr	r0, [r0]
   1583c:	bl	11fd4 <free@plt>
   15840:	ldr	r0, [fp, #-8]
   15844:	str	r0, [sp, #8]
   15848:	ldr	r0, [sp, #8]
   1584c:	ldr	r1, [sp, #16]
   15850:	sub	r1, r1, #1
   15854:	cmp	r0, r1
   15858:	bge	15888 <table_remove_row@@Base+0x1a8>
   1585c:	ldr	r0, [fp, #-4]
   15860:	ldr	r0, [r0, #16]
   15864:	ldr	r1, [sp, #8]
   15868:	add	r0, r0, r1, lsl #2
   1586c:	mov	r1, r0
   15870:	ldr	r0, [r0, #4]
   15874:	str	r0, [r1]
   15878:	ldr	r0, [sp, #8]
   1587c:	add	r0, r0, #1
   15880:	str	r0, [sp, #8]
   15884:	b	15848 <table_remove_row@@Base+0x168>
   15888:	movw	r0, #0
   1588c:	mov	sp, fp
   15890:	pop	{fp, pc}
   15894:	push	{fp, lr}
   15898:	mov	fp, sp
   1589c:	sub	sp, sp, #8
   158a0:	str	r0, [sp, #4]
   158a4:	ldr	r0, [sp, #4]
   158a8:	ldr	r1, [r0, #24]
   158ac:	ldr	r2, [r0, #28]
   158b0:	sub	r1, r2, r1
   158b4:	str	r1, [r0, #28]
   158b8:	ldr	r0, [sp, #4]
   158bc:	ldr	r1, [r0, #16]
   158c0:	ldr	r0, [r0, #28]
   158c4:	lsl	r0, r0, #2
   158c8:	str	r0, [sp]
   158cc:	mov	r0, r1
   158d0:	ldr	r1, [sp]
   158d4:	bl	11fec <realloc@plt>
   158d8:	ldr	r1, [sp, #4]
   158dc:	str	r0, [r1, #16]
   158e0:	mov	sp, fp
   158e4:	pop	{fp, pc}

000158e8 <table_set_row_ptr@@Base>:
   158e8:	sub	sp, sp, #12
   158ec:	str	r0, [sp, #8]
   158f0:	str	r1, [sp, #4]
   158f4:	str	r2, [sp]
   158f8:	ldr	r0, [sp, #8]
   158fc:	ldr	r0, [r0, #16]
   15900:	ldr	r1, [sp, #4]
   15904:	add	r0, r0, r1, lsl #2
   15908:	ldr	r1, [sp]
   1590c:	ldr	r1, [r1]
   15910:	str	r1, [r0]
   15914:	add	sp, sp, #12
   15918:	bx	lr

0001591c <table_set@@Base>:
   1591c:	push	{fp, lr}
   15920:	mov	fp, sp
   15924:	sub	sp, sp, #40	; 0x28
   15928:	ldr	ip, [fp, #8]
   1592c:	str	r0, [fp, #-4]
   15930:	str	r1, [fp, #-8]
   15934:	str	r2, [fp, #-12]
   15938:	str	r3, [fp, #-16]
   1593c:	mvn	r0, #0
   15940:	str	r0, [sp, #20]
   15944:	ldr	r0, [fp, #-4]
   15948:	ldr	r1, [fp, #-8]
   1594c:	ldr	r2, [fp, #-12]
   15950:	str	ip, [sp, #4]
   15954:	bl	16e88 <table_get_cell_ptr@@Base>
   15958:	str	r0, [sp, #16]
   1595c:	ldr	r0, [fp, #-4]
   15960:	ldr	r1, [fp, #-12]
   15964:	bl	13210 <table_get_col_ptr@@Base>
   15968:	str	r0, [sp, #12]
   1596c:	ldr	r0, [fp, #8]
   15970:	cmp	r0, #23
   15974:	str	r0, [sp]
   15978:	bhi	16640 <table_set@@Base+0xd24>
   1597c:	add	r0, pc, #8
   15980:	ldr	r1, [sp]
   15984:	ldr	r2, [r0, r1, lsl #2]
   15988:	add	pc, r0, r2
   1598c:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   15990:	andeq	r0, r0, r8, asr r1
   15994:	andeq	r0, r0, r0, ror #3
   15998:	andeq	r0, r0, r0, asr r2
   1599c:	andeq	r0, r0, r0, asr #5
   159a0:	andeq	r0, r0, r8, lsr r3
   159a4:			; <UNDEFINED> instruction: 0x000003b0
   159a8:	andeq	r0, r0, r8, lsr r4
   159ac:	andeq	r0, r0, r0, asr #9
   159b0:	andeq	r0, r0, r8, ror #10
   159b4:	andeq	r0, r0, r0, lsl r6
   159b8:	andeq	r0, r0, r8, lsl #13
   159bc:	andeq	r0, r0, r0, lsl #14
   159c0:	andeq	r0, r0, r8, lsl #15
   159c4:	andeq	r0, r0, r0, lsl r8
   159c8:			; <UNDEFINED> instruction: 0x000008b8
   159cc:	andeq	r0, r0, r0, ror #18
   159d0:	andeq	r0, r0, r8, ror #19
   159d4:	muleq	r0, r0, sl
   159d8:	andeq	r0, r0, r8, lsr #23
   159dc:	andeq	r0, r0, r8, lsl ip
   159e0:	andeq	r0, r0, r8, lsr fp
   159e4:	andeq	r0, r0, r0, rrx
   159e8:	andeq	r0, r0, r8, lsl #25
   159ec:	ldr	r0, [sp, #12]
   159f0:	ldr	r0, [r0, #4]
   159f4:	ldr	r1, [fp, #8]
   159f8:	cmp	r0, r1
   159fc:	bne	15a58 <table_set@@Base+0x13c>
   15a00:	ldr	r0, [sp, #16]
   15a04:	ldr	r0, [r0]
   15a08:	movw	r1, #0
   15a0c:	cmp	r0, r1
   15a10:	bne	15a24 <table_set@@Base+0x108>
   15a14:	movw	r0, #1
   15a18:	bl	12004 <malloc@plt>
   15a1c:	ldr	r1, [sp, #16]
   15a20:	str	r0, [r1]
   15a24:	ldr	r0, [sp, #16]
   15a28:	ldr	r0, [r0]
   15a2c:	movw	r1, #0
   15a30:	cmp	r0, r1
   15a34:	beq	15a54 <table_set@@Base+0x138>
   15a38:	ldr	r0, [sp, #16]
   15a3c:	ldr	r0, [r0]
   15a40:	ldr	r1, [fp, #-16]
   15a44:	ldrb	r1, [r1]
   15a48:	strb	r1, [r0]
   15a4c:	movw	r0, #0
   15a50:	str	r0, [sp, #20]
   15a54:	b	15a58 <table_set@@Base+0x13c>
   15a58:	b	16640 <table_set@@Base+0xd24>
   15a5c:	ldr	r0, [sp, #12]
   15a60:	ldr	r0, [r0, #4]
   15a64:	ldr	r1, [fp, #8]
   15a68:	cmp	r0, r1
   15a6c:	bne	15ae0 <table_set@@Base+0x1c4>
   15a70:	ldr	r0, [sp, #16]
   15a74:	ldr	r0, [r0]
   15a78:	movw	r1, #0
   15a7c:	cmp	r0, r1
   15a80:	bne	15a94 <table_set@@Base+0x178>
   15a84:	movw	r0, #4
   15a88:	bl	12004 <malloc@plt>
   15a8c:	ldr	r1, [sp, #16]
   15a90:	str	r0, [r1]
   15a94:	ldr	r0, [sp, #16]
   15a98:	ldr	r0, [r0]
   15a9c:	movw	r1, #0
   15aa0:	cmp	r0, r1
   15aa4:	beq	15adc <table_set@@Base+0x1c0>
   15aa8:	ldr	r0, [sp, #16]
   15aac:	ldr	r0, [r0]
   15ab0:	ldr	r1, [fp, #-16]
   15ab4:	ldrb	r2, [r1]
   15ab8:	strb	r2, [r0]
   15abc:	ldrb	r2, [r1, #1]
   15ac0:	strb	r2, [r0, #1]
   15ac4:	ldrb	r2, [r1, #2]
   15ac8:	strb	r2, [r0, #2]
   15acc:	ldrb	r1, [r1, #3]
   15ad0:	strb	r1, [r0, #3]
   15ad4:	movw	r0, #0
   15ad8:	str	r0, [sp, #20]
   15adc:	b	15ae0 <table_set@@Base+0x1c4>
   15ae0:	b	16640 <table_set@@Base+0xd24>
   15ae4:	ldr	r0, [sp, #12]
   15ae8:	ldr	r0, [r0, #4]
   15aec:	ldr	r1, [fp, #8]
   15af0:	cmp	r0, r1
   15af4:	bne	15b68 <table_set@@Base+0x24c>
   15af8:	ldr	r0, [sp, #16]
   15afc:	ldr	r0, [r0]
   15b00:	movw	r1, #0
   15b04:	cmp	r0, r1
   15b08:	bne	15b1c <table_set@@Base+0x200>
   15b0c:	movw	r0, #4
   15b10:	bl	12004 <malloc@plt>
   15b14:	ldr	r1, [sp, #16]
   15b18:	str	r0, [r1]
   15b1c:	ldr	r0, [sp, #16]
   15b20:	ldr	r0, [r0]
   15b24:	movw	r1, #0
   15b28:	cmp	r0, r1
   15b2c:	beq	15b64 <table_set@@Base+0x248>
   15b30:	ldr	r0, [sp, #16]
   15b34:	ldr	r0, [r0]
   15b38:	ldr	r1, [fp, #-16]
   15b3c:	ldrb	r2, [r1]
   15b40:	strb	r2, [r0]
   15b44:	ldrb	r2, [r1, #1]
   15b48:	strb	r2, [r0, #1]
   15b4c:	ldrb	r2, [r1, #2]
   15b50:	strb	r2, [r0, #2]
   15b54:	ldrb	r1, [r1, #3]
   15b58:	strb	r1, [r0, #3]
   15b5c:	movw	r0, #0
   15b60:	str	r0, [sp, #20]
   15b64:	b	15b68 <table_set@@Base+0x24c>
   15b68:	b	16640 <table_set@@Base+0xd24>
   15b6c:	ldr	r0, [sp, #12]
   15b70:	ldr	r0, [r0, #4]
   15b74:	ldr	r1, [fp, #8]
   15b78:	cmp	r0, r1
   15b7c:	bne	15bd8 <table_set@@Base+0x2bc>
   15b80:	ldr	r0, [sp, #16]
   15b84:	ldr	r0, [r0]
   15b88:	movw	r1, #0
   15b8c:	cmp	r0, r1
   15b90:	bne	15ba4 <table_set@@Base+0x288>
   15b94:	movw	r0, #1
   15b98:	bl	12004 <malloc@plt>
   15b9c:	ldr	r1, [sp, #16]
   15ba0:	str	r0, [r1]
   15ba4:	ldr	r0, [sp, #16]
   15ba8:	ldr	r0, [r0]
   15bac:	movw	r1, #0
   15bb0:	cmp	r0, r1
   15bb4:	beq	15bd4 <table_set@@Base+0x2b8>
   15bb8:	ldr	r0, [sp, #16]
   15bbc:	ldr	r0, [r0]
   15bc0:	ldr	r1, [fp, #-16]
   15bc4:	ldrb	r1, [r1]
   15bc8:	strb	r1, [r0]
   15bcc:	movw	r0, #0
   15bd0:	str	r0, [sp, #20]
   15bd4:	b	15bd8 <table_set@@Base+0x2bc>
   15bd8:	b	16640 <table_set@@Base+0xd24>
   15bdc:	ldr	r0, [sp, #12]
   15be0:	ldr	r0, [r0, #4]
   15be4:	ldr	r1, [fp, #8]
   15be8:	cmp	r0, r1
   15bec:	bne	15c48 <table_set@@Base+0x32c>
   15bf0:	ldr	r0, [sp, #16]
   15bf4:	ldr	r0, [r0]
   15bf8:	movw	r1, #0
   15bfc:	cmp	r0, r1
   15c00:	bne	15c14 <table_set@@Base+0x2f8>
   15c04:	movw	r0, #1
   15c08:	bl	12004 <malloc@plt>
   15c0c:	ldr	r1, [sp, #16]
   15c10:	str	r0, [r1]
   15c14:	ldr	r0, [sp, #16]
   15c18:	ldr	r0, [r0]
   15c1c:	movw	r1, #0
   15c20:	cmp	r0, r1
   15c24:	beq	15c44 <table_set@@Base+0x328>
   15c28:	ldr	r0, [sp, #16]
   15c2c:	ldr	r0, [r0]
   15c30:	ldr	r1, [fp, #-16]
   15c34:	ldrb	r1, [r1]
   15c38:	strb	r1, [r0]
   15c3c:	movw	r0, #0
   15c40:	str	r0, [sp, #20]
   15c44:	b	15c48 <table_set@@Base+0x32c>
   15c48:	b	16640 <table_set@@Base+0xd24>
   15c4c:	ldr	r0, [sp, #12]
   15c50:	ldr	r0, [r0, #4]
   15c54:	ldr	r1, [fp, #8]
   15c58:	cmp	r0, r1
   15c5c:	bne	15cc0 <table_set@@Base+0x3a4>
   15c60:	ldr	r0, [sp, #16]
   15c64:	ldr	r0, [r0]
   15c68:	movw	r1, #0
   15c6c:	cmp	r0, r1
   15c70:	bne	15c84 <table_set@@Base+0x368>
   15c74:	movw	r0, #2
   15c78:	bl	12004 <malloc@plt>
   15c7c:	ldr	r1, [sp, #16]
   15c80:	str	r0, [r1]
   15c84:	ldr	r0, [sp, #16]
   15c88:	ldr	r0, [r0]
   15c8c:	movw	r1, #0
   15c90:	cmp	r0, r1
   15c94:	beq	15cbc <table_set@@Base+0x3a0>
   15c98:	ldr	r0, [sp, #16]
   15c9c:	ldr	r0, [r0]
   15ca0:	ldr	r1, [fp, #-16]
   15ca4:	ldrb	r2, [r1]
   15ca8:	strb	r2, [r0]
   15cac:	ldrb	r1, [r1, #1]
   15cb0:	strb	r1, [r0, #1]
   15cb4:	movw	r0, #0
   15cb8:	str	r0, [sp, #20]
   15cbc:	b	15cc0 <table_set@@Base+0x3a4>
   15cc0:	b	16640 <table_set@@Base+0xd24>
   15cc4:	ldr	r0, [sp, #12]
   15cc8:	ldr	r0, [r0, #4]
   15ccc:	ldr	r1, [fp, #8]
   15cd0:	cmp	r0, r1
   15cd4:	bne	15d38 <table_set@@Base+0x41c>
   15cd8:	ldr	r0, [sp, #16]
   15cdc:	ldr	r0, [r0]
   15ce0:	movw	r1, #0
   15ce4:	cmp	r0, r1
   15ce8:	bne	15cfc <table_set@@Base+0x3e0>
   15cec:	movw	r0, #2
   15cf0:	bl	12004 <malloc@plt>
   15cf4:	ldr	r1, [sp, #16]
   15cf8:	str	r0, [r1]
   15cfc:	ldr	r0, [sp, #16]
   15d00:	ldr	r0, [r0]
   15d04:	movw	r1, #0
   15d08:	cmp	r0, r1
   15d0c:	beq	15d34 <table_set@@Base+0x418>
   15d10:	ldr	r0, [sp, #16]
   15d14:	ldr	r0, [r0]
   15d18:	ldr	r1, [fp, #-16]
   15d1c:	ldrb	r2, [r1]
   15d20:	strb	r2, [r0]
   15d24:	ldrb	r1, [r1, #1]
   15d28:	strb	r1, [r0, #1]
   15d2c:	movw	r0, #0
   15d30:	str	r0, [sp, #20]
   15d34:	b	15d38 <table_set@@Base+0x41c>
   15d38:	b	16640 <table_set@@Base+0xd24>
   15d3c:	ldr	r0, [sp, #12]
   15d40:	ldr	r0, [r0, #4]
   15d44:	ldr	r1, [fp, #8]
   15d48:	cmp	r0, r1
   15d4c:	bne	15dc0 <table_set@@Base+0x4a4>
   15d50:	ldr	r0, [sp, #16]
   15d54:	ldr	r0, [r0]
   15d58:	movw	r1, #0
   15d5c:	cmp	r0, r1
   15d60:	bne	15d74 <table_set@@Base+0x458>
   15d64:	movw	r0, #4
   15d68:	bl	12004 <malloc@plt>
   15d6c:	ldr	r1, [sp, #16]
   15d70:	str	r0, [r1]
   15d74:	ldr	r0, [sp, #16]
   15d78:	ldr	r0, [r0]
   15d7c:	movw	r1, #0
   15d80:	cmp	r0, r1
   15d84:	beq	15dbc <table_set@@Base+0x4a0>
   15d88:	ldr	r0, [sp, #16]
   15d8c:	ldr	r0, [r0]
   15d90:	ldr	r1, [fp, #-16]
   15d94:	ldrb	r2, [r1]
   15d98:	strb	r2, [r0]
   15d9c:	ldrb	r2, [r1, #1]
   15da0:	strb	r2, [r0, #1]
   15da4:	ldrb	r2, [r1, #2]
   15da8:	strb	r2, [r0, #2]
   15dac:	ldrb	r1, [r1, #3]
   15db0:	strb	r1, [r0, #3]
   15db4:	movw	r0, #0
   15db8:	str	r0, [sp, #20]
   15dbc:	b	15dc0 <table_set@@Base+0x4a4>
   15dc0:	b	16640 <table_set@@Base+0xd24>
   15dc4:	ldr	r0, [sp, #12]
   15dc8:	ldr	r0, [r0, #4]
   15dcc:	ldr	r1, [fp, #8]
   15dd0:	cmp	r0, r1
   15dd4:	bne	15e48 <table_set@@Base+0x52c>
   15dd8:	ldr	r0, [sp, #16]
   15ddc:	ldr	r0, [r0]
   15de0:	movw	r1, #0
   15de4:	cmp	r0, r1
   15de8:	bne	15dfc <table_set@@Base+0x4e0>
   15dec:	movw	r0, #4
   15df0:	bl	12004 <malloc@plt>
   15df4:	ldr	r1, [sp, #16]
   15df8:	str	r0, [r1]
   15dfc:	ldr	r0, [sp, #16]
   15e00:	ldr	r0, [r0]
   15e04:	movw	r1, #0
   15e08:	cmp	r0, r1
   15e0c:	beq	15e44 <table_set@@Base+0x528>
   15e10:	ldr	r0, [sp, #16]
   15e14:	ldr	r0, [r0]
   15e18:	ldr	r1, [fp, #-16]
   15e1c:	ldrb	r2, [r1]
   15e20:	strb	r2, [r0]
   15e24:	ldrb	r2, [r1, #1]
   15e28:	strb	r2, [r0, #1]
   15e2c:	ldrb	r2, [r1, #2]
   15e30:	strb	r2, [r0, #2]
   15e34:	ldrb	r1, [r1, #3]
   15e38:	strb	r1, [r0, #3]
   15e3c:	movw	r0, #0
   15e40:	str	r0, [sp, #20]
   15e44:	b	15e48 <table_set@@Base+0x52c>
   15e48:	b	16640 <table_set@@Base+0xd24>
   15e4c:	ldr	r0, [sp, #12]
   15e50:	ldr	r0, [r0, #4]
   15e54:	ldr	r1, [fp, #8]
   15e58:	cmp	r0, r1
   15e5c:	bne	15ef0 <table_set@@Base+0x5d4>
   15e60:	ldr	r0, [sp, #16]
   15e64:	ldr	r0, [r0]
   15e68:	movw	r1, #0
   15e6c:	cmp	r0, r1
   15e70:	bne	15e84 <table_set@@Base+0x568>
   15e74:	movw	r0, #8
   15e78:	bl	12004 <malloc@plt>
   15e7c:	ldr	r1, [sp, #16]
   15e80:	str	r0, [r1]
   15e84:	ldr	r0, [sp, #16]
   15e88:	ldr	r0, [r0]
   15e8c:	movw	r1, #0
   15e90:	cmp	r0, r1
   15e94:	beq	15eec <table_set@@Base+0x5d0>
   15e98:	ldr	r0, [sp, #16]
   15e9c:	ldr	r0, [r0]
   15ea0:	ldr	r1, [fp, #-16]
   15ea4:	ldrb	r2, [r1]
   15ea8:	strb	r2, [r0]
   15eac:	ldrb	r2, [r1, #1]
   15eb0:	strb	r2, [r0, #1]
   15eb4:	ldrb	r2, [r1, #2]
   15eb8:	strb	r2, [r0, #2]
   15ebc:	ldrb	r2, [r1, #3]
   15ec0:	strb	r2, [r0, #3]
   15ec4:	ldrb	r2, [r1, #4]
   15ec8:	strb	r2, [r0, #4]
   15ecc:	ldrb	r2, [r1, #5]
   15ed0:	strb	r2, [r0, #5]
   15ed4:	ldrb	r2, [r1, #6]
   15ed8:	strb	r2, [r0, #6]
   15edc:	ldrb	r1, [r1, #7]
   15ee0:	strb	r1, [r0, #7]
   15ee4:	movw	r0, #0
   15ee8:	str	r0, [sp, #20]
   15eec:	b	15ef0 <table_set@@Base+0x5d4>
   15ef0:	b	16640 <table_set@@Base+0xd24>
   15ef4:	ldr	r0, [sp, #12]
   15ef8:	ldr	r0, [r0, #4]
   15efc:	ldr	r1, [fp, #8]
   15f00:	cmp	r0, r1
   15f04:	bne	15f98 <table_set@@Base+0x67c>
   15f08:	ldr	r0, [sp, #16]
   15f0c:	ldr	r0, [r0]
   15f10:	movw	r1, #0
   15f14:	cmp	r0, r1
   15f18:	bne	15f2c <table_set@@Base+0x610>
   15f1c:	movw	r0, #8
   15f20:	bl	12004 <malloc@plt>
   15f24:	ldr	r1, [sp, #16]
   15f28:	str	r0, [r1]
   15f2c:	ldr	r0, [sp, #16]
   15f30:	ldr	r0, [r0]
   15f34:	movw	r1, #0
   15f38:	cmp	r0, r1
   15f3c:	beq	15f94 <table_set@@Base+0x678>
   15f40:	ldr	r0, [sp, #16]
   15f44:	ldr	r0, [r0]
   15f48:	ldr	r1, [fp, #-16]
   15f4c:	ldrb	r2, [r1]
   15f50:	strb	r2, [r0]
   15f54:	ldrb	r2, [r1, #1]
   15f58:	strb	r2, [r0, #1]
   15f5c:	ldrb	r2, [r1, #2]
   15f60:	strb	r2, [r0, #2]
   15f64:	ldrb	r2, [r1, #3]
   15f68:	strb	r2, [r0, #3]
   15f6c:	ldrb	r2, [r1, #4]
   15f70:	strb	r2, [r0, #4]
   15f74:	ldrb	r2, [r1, #5]
   15f78:	strb	r2, [r0, #5]
   15f7c:	ldrb	r2, [r1, #6]
   15f80:	strb	r2, [r0, #6]
   15f84:	ldrb	r1, [r1, #7]
   15f88:	strb	r1, [r0, #7]
   15f8c:	movw	r0, #0
   15f90:	str	r0, [sp, #20]
   15f94:	b	15f98 <table_set@@Base+0x67c>
   15f98:	b	16640 <table_set@@Base+0xd24>
   15f9c:	ldr	r0, [sp, #12]
   15fa0:	ldr	r0, [r0, #4]
   15fa4:	ldr	r1, [fp, #8]
   15fa8:	cmp	r0, r1
   15fac:	bne	16010 <table_set@@Base+0x6f4>
   15fb0:	ldr	r0, [sp, #16]
   15fb4:	ldr	r0, [r0]
   15fb8:	movw	r1, #0
   15fbc:	cmp	r0, r1
   15fc0:	bne	15fd4 <table_set@@Base+0x6b8>
   15fc4:	movw	r0, #2
   15fc8:	bl	12004 <malloc@plt>
   15fcc:	ldr	r1, [sp, #16]
   15fd0:	str	r0, [r1]
   15fd4:	ldr	r0, [sp, #16]
   15fd8:	ldr	r0, [r0]
   15fdc:	movw	r1, #0
   15fe0:	cmp	r0, r1
   15fe4:	beq	1600c <table_set@@Base+0x6f0>
   15fe8:	ldr	r0, [sp, #16]
   15fec:	ldr	r0, [r0]
   15ff0:	ldr	r1, [fp, #-16]
   15ff4:	ldrb	r2, [r1]
   15ff8:	strb	r2, [r0]
   15ffc:	ldrb	r1, [r1, #1]
   16000:	strb	r1, [r0, #1]
   16004:	movw	r0, #0
   16008:	str	r0, [sp, #20]
   1600c:	b	16010 <table_set@@Base+0x6f4>
   16010:	b	16640 <table_set@@Base+0xd24>
   16014:	ldr	r0, [sp, #12]
   16018:	ldr	r0, [r0, #4]
   1601c:	ldr	r1, [fp, #8]
   16020:	cmp	r0, r1
   16024:	bne	16088 <table_set@@Base+0x76c>
   16028:	ldr	r0, [sp, #16]
   1602c:	ldr	r0, [r0]
   16030:	movw	r1, #0
   16034:	cmp	r0, r1
   16038:	bne	1604c <table_set@@Base+0x730>
   1603c:	movw	r0, #2
   16040:	bl	12004 <malloc@plt>
   16044:	ldr	r1, [sp, #16]
   16048:	str	r0, [r1]
   1604c:	ldr	r0, [sp, #16]
   16050:	ldr	r0, [r0]
   16054:	movw	r1, #0
   16058:	cmp	r0, r1
   1605c:	beq	16084 <table_set@@Base+0x768>
   16060:	ldr	r0, [sp, #16]
   16064:	ldr	r0, [r0]
   16068:	ldr	r1, [fp, #-16]
   1606c:	ldrb	r2, [r1]
   16070:	strb	r2, [r0]
   16074:	ldrb	r1, [r1, #1]
   16078:	strb	r1, [r0, #1]
   1607c:	movw	r0, #0
   16080:	str	r0, [sp, #20]
   16084:	b	16088 <table_set@@Base+0x76c>
   16088:	b	16640 <table_set@@Base+0xd24>
   1608c:	ldr	r0, [sp, #12]
   16090:	ldr	r0, [r0, #4]
   16094:	ldr	r1, [fp, #8]
   16098:	cmp	r0, r1
   1609c:	bne	16110 <table_set@@Base+0x7f4>
   160a0:	ldr	r0, [sp, #16]
   160a4:	ldr	r0, [r0]
   160a8:	movw	r1, #0
   160ac:	cmp	r0, r1
   160b0:	bne	160c4 <table_set@@Base+0x7a8>
   160b4:	movw	r0, #4
   160b8:	bl	12004 <malloc@plt>
   160bc:	ldr	r1, [sp, #16]
   160c0:	str	r0, [r1]
   160c4:	ldr	r0, [sp, #16]
   160c8:	ldr	r0, [r0]
   160cc:	movw	r1, #0
   160d0:	cmp	r0, r1
   160d4:	beq	1610c <table_set@@Base+0x7f0>
   160d8:	ldr	r0, [sp, #16]
   160dc:	ldr	r0, [r0]
   160e0:	ldr	r1, [fp, #-16]
   160e4:	ldrb	r2, [r1]
   160e8:	strb	r2, [r0]
   160ec:	ldrb	r2, [r1, #1]
   160f0:	strb	r2, [r0, #1]
   160f4:	ldrb	r2, [r1, #2]
   160f8:	strb	r2, [r0, #2]
   160fc:	ldrb	r1, [r1, #3]
   16100:	strb	r1, [r0, #3]
   16104:	movw	r0, #0
   16108:	str	r0, [sp, #20]
   1610c:	b	16110 <table_set@@Base+0x7f4>
   16110:	b	16640 <table_set@@Base+0xd24>
   16114:	ldr	r0, [sp, #12]
   16118:	ldr	r0, [r0, #4]
   1611c:	ldr	r1, [fp, #8]
   16120:	cmp	r0, r1
   16124:	bne	16198 <table_set@@Base+0x87c>
   16128:	ldr	r0, [sp, #16]
   1612c:	ldr	r0, [r0]
   16130:	movw	r1, #0
   16134:	cmp	r0, r1
   16138:	bne	1614c <table_set@@Base+0x830>
   1613c:	movw	r0, #4
   16140:	bl	12004 <malloc@plt>
   16144:	ldr	r1, [sp, #16]
   16148:	str	r0, [r1]
   1614c:	ldr	r0, [sp, #16]
   16150:	ldr	r0, [r0]
   16154:	movw	r1, #0
   16158:	cmp	r0, r1
   1615c:	beq	16194 <table_set@@Base+0x878>
   16160:	ldr	r0, [sp, #16]
   16164:	ldr	r0, [r0]
   16168:	ldr	r1, [fp, #-16]
   1616c:	ldrb	r2, [r1]
   16170:	strb	r2, [r0]
   16174:	ldrb	r2, [r1, #1]
   16178:	strb	r2, [r0, #1]
   1617c:	ldrb	r2, [r1, #2]
   16180:	strb	r2, [r0, #2]
   16184:	ldrb	r1, [r1, #3]
   16188:	strb	r1, [r0, #3]
   1618c:	movw	r0, #0
   16190:	str	r0, [sp, #20]
   16194:	b	16198 <table_set@@Base+0x87c>
   16198:	b	16640 <table_set@@Base+0xd24>
   1619c:	ldr	r0, [sp, #12]
   161a0:	ldr	r0, [r0, #4]
   161a4:	ldr	r1, [fp, #8]
   161a8:	cmp	r0, r1
   161ac:	bne	16240 <table_set@@Base+0x924>
   161b0:	ldr	r0, [sp, #16]
   161b4:	ldr	r0, [r0]
   161b8:	movw	r1, #0
   161bc:	cmp	r0, r1
   161c0:	bne	161d4 <table_set@@Base+0x8b8>
   161c4:	movw	r0, #8
   161c8:	bl	12004 <malloc@plt>
   161cc:	ldr	r1, [sp, #16]
   161d0:	str	r0, [r1]
   161d4:	ldr	r0, [sp, #16]
   161d8:	ldr	r0, [r0]
   161dc:	movw	r1, #0
   161e0:	cmp	r0, r1
   161e4:	beq	1623c <table_set@@Base+0x920>
   161e8:	ldr	r0, [sp, #16]
   161ec:	ldr	r0, [r0]
   161f0:	ldr	r1, [fp, #-16]
   161f4:	ldrb	r2, [r1]
   161f8:	strb	r2, [r0]
   161fc:	ldrb	r2, [r1, #1]
   16200:	strb	r2, [r0, #1]
   16204:	ldrb	r2, [r1, #2]
   16208:	strb	r2, [r0, #2]
   1620c:	ldrb	r2, [r1, #3]
   16210:	strb	r2, [r0, #3]
   16214:	ldrb	r2, [r1, #4]
   16218:	strb	r2, [r0, #4]
   1621c:	ldrb	r2, [r1, #5]
   16220:	strb	r2, [r0, #5]
   16224:	ldrb	r2, [r1, #6]
   16228:	strb	r2, [r0, #6]
   1622c:	ldrb	r1, [r1, #7]
   16230:	strb	r1, [r0, #7]
   16234:	movw	r0, #0
   16238:	str	r0, [sp, #20]
   1623c:	b	16240 <table_set@@Base+0x924>
   16240:	b	16640 <table_set@@Base+0xd24>
   16244:	ldr	r0, [sp, #12]
   16248:	ldr	r0, [r0, #4]
   1624c:	ldr	r1, [fp, #8]
   16250:	cmp	r0, r1
   16254:	bne	162e8 <table_set@@Base+0x9cc>
   16258:	ldr	r0, [sp, #16]
   1625c:	ldr	r0, [r0]
   16260:	movw	r1, #0
   16264:	cmp	r0, r1
   16268:	bne	1627c <table_set@@Base+0x960>
   1626c:	movw	r0, #8
   16270:	bl	12004 <malloc@plt>
   16274:	ldr	r1, [sp, #16]
   16278:	str	r0, [r1]
   1627c:	ldr	r0, [sp, #16]
   16280:	ldr	r0, [r0]
   16284:	movw	r1, #0
   16288:	cmp	r0, r1
   1628c:	beq	162e4 <table_set@@Base+0x9c8>
   16290:	ldr	r0, [sp, #16]
   16294:	ldr	r0, [r0]
   16298:	ldr	r1, [fp, #-16]
   1629c:	ldrb	r2, [r1]
   162a0:	strb	r2, [r0]
   162a4:	ldrb	r2, [r1, #1]
   162a8:	strb	r2, [r0, #1]
   162ac:	ldrb	r2, [r1, #2]
   162b0:	strb	r2, [r0, #2]
   162b4:	ldrb	r2, [r1, #3]
   162b8:	strb	r2, [r0, #3]
   162bc:	ldrb	r2, [r1, #4]
   162c0:	strb	r2, [r0, #4]
   162c4:	ldrb	r2, [r1, #5]
   162c8:	strb	r2, [r0, #5]
   162cc:	ldrb	r2, [r1, #6]
   162d0:	strb	r2, [r0, #6]
   162d4:	ldrb	r1, [r1, #7]
   162d8:	strb	r1, [r0, #7]
   162dc:	movw	r0, #0
   162e0:	str	r0, [sp, #20]
   162e4:	b	162e8 <table_set@@Base+0x9cc>
   162e8:	b	16640 <table_set@@Base+0xd24>
   162ec:	ldr	r0, [sp, #12]
   162f0:	ldr	r0, [r0, #4]
   162f4:	ldr	r1, [fp, #8]
   162f8:	cmp	r0, r1
   162fc:	bne	16370 <table_set@@Base+0xa54>
   16300:	ldr	r0, [sp, #16]
   16304:	ldr	r0, [r0]
   16308:	movw	r1, #0
   1630c:	cmp	r0, r1
   16310:	bne	16324 <table_set@@Base+0xa08>
   16314:	movw	r0, #4
   16318:	bl	12004 <malloc@plt>
   1631c:	ldr	r1, [sp, #16]
   16320:	str	r0, [r1]
   16324:	ldr	r0, [sp, #16]
   16328:	ldr	r0, [r0]
   1632c:	movw	r1, #0
   16330:	cmp	r0, r1
   16334:	beq	1636c <table_set@@Base+0xa50>
   16338:	ldr	r0, [sp, #16]
   1633c:	ldr	r0, [r0]
   16340:	ldr	r1, [fp, #-16]
   16344:	ldrb	r2, [r1]
   16348:	strb	r2, [r0]
   1634c:	ldrb	r2, [r1, #1]
   16350:	strb	r2, [r0, #1]
   16354:	ldrb	r2, [r1, #2]
   16358:	strb	r2, [r0, #2]
   1635c:	ldrb	r1, [r1, #3]
   16360:	strb	r1, [r0, #3]
   16364:	movw	r0, #0
   16368:	str	r0, [sp, #20]
   1636c:	b	16370 <table_set@@Base+0xa54>
   16370:	b	16640 <table_set@@Base+0xd24>
   16374:	ldr	r0, [sp, #12]
   16378:	ldr	r0, [r0, #4]
   1637c:	ldr	r1, [fp, #8]
   16380:	cmp	r0, r1
   16384:	bne	16418 <table_set@@Base+0xafc>
   16388:	ldr	r0, [sp, #16]
   1638c:	ldr	r0, [r0]
   16390:	movw	r1, #0
   16394:	cmp	r0, r1
   16398:	bne	163ac <table_set@@Base+0xa90>
   1639c:	movw	r0, #8
   163a0:	bl	12004 <malloc@plt>
   163a4:	ldr	r1, [sp, #16]
   163a8:	str	r0, [r1]
   163ac:	ldr	r0, [sp, #16]
   163b0:	ldr	r0, [r0]
   163b4:	movw	r1, #0
   163b8:	cmp	r0, r1
   163bc:	beq	16414 <table_set@@Base+0xaf8>
   163c0:	ldr	r0, [sp, #16]
   163c4:	ldr	r0, [r0]
   163c8:	ldr	r1, [fp, #-16]
   163cc:	ldrb	r2, [r1]
   163d0:	strb	r2, [r0]
   163d4:	ldrb	r2, [r1, #1]
   163d8:	strb	r2, [r0, #1]
   163dc:	ldrb	r2, [r1, #2]
   163e0:	strb	r2, [r0, #2]
   163e4:	ldrb	r2, [r1, #3]
   163e8:	strb	r2, [r0, #3]
   163ec:	ldrb	r2, [r1, #4]
   163f0:	strb	r2, [r0, #4]
   163f4:	ldrb	r2, [r1, #5]
   163f8:	strb	r2, [r0, #5]
   163fc:	ldrb	r2, [r1, #6]
   16400:	strb	r2, [r0, #6]
   16404:	ldrb	r1, [r1, #7]
   16408:	strb	r1, [r0, #7]
   1640c:	movw	r0, #0
   16410:	str	r0, [sp, #20]
   16414:	b	16418 <table_set@@Base+0xafc>
   16418:	b	16640 <table_set@@Base+0xd24>
   1641c:	ldr	r0, [sp, #12]
   16420:	ldr	r0, [r0, #4]
   16424:	ldr	r1, [fp, #8]
   16428:	cmp	r0, r1
   1642c:	bne	164c0 <table_set@@Base+0xba4>
   16430:	ldr	r0, [sp, #16]
   16434:	ldr	r0, [r0]
   16438:	movw	r1, #0
   1643c:	cmp	r0, r1
   16440:	bne	16454 <table_set@@Base+0xb38>
   16444:	movw	r0, #8
   16448:	bl	12004 <malloc@plt>
   1644c:	ldr	r1, [sp, #16]
   16450:	str	r0, [r1]
   16454:	ldr	r0, [sp, #16]
   16458:	ldr	r0, [r0]
   1645c:	movw	r1, #0
   16460:	cmp	r0, r1
   16464:	beq	164bc <table_set@@Base+0xba0>
   16468:	ldr	r0, [sp, #16]
   1646c:	ldr	r0, [r0]
   16470:	ldr	r1, [fp, #-16]
   16474:	ldrb	r2, [r1]
   16478:	strb	r2, [r0]
   1647c:	ldrb	r2, [r1, #1]
   16480:	strb	r2, [r0, #1]
   16484:	ldrb	r2, [r1, #2]
   16488:	strb	r2, [r0, #2]
   1648c:	ldrb	r2, [r1, #3]
   16490:	strb	r2, [r0, #3]
   16494:	ldrb	r2, [r1, #4]
   16498:	strb	r2, [r0, #4]
   1649c:	ldrb	r2, [r1, #5]
   164a0:	strb	r2, [r0, #5]
   164a4:	ldrb	r2, [r1, #6]
   164a8:	strb	r2, [r0, #6]
   164ac:	ldrb	r1, [r1, #7]
   164b0:	strb	r1, [r0, #7]
   164b4:	movw	r0, #0
   164b8:	str	r0, [sp, #20]
   164bc:	b	164c0 <table_set@@Base+0xba4>
   164c0:	b	16640 <table_set@@Base+0xd24>
   164c4:	ldr	r0, [sp, #12]
   164c8:	ldr	r0, [r0, #4]
   164cc:	ldr	r1, [fp, #8]
   164d0:	cmp	r0, r1
   164d4:	bne	16530 <table_set@@Base+0xc14>
   164d8:	ldr	r0, [fp, #-16]
   164dc:	bl	12028 <strlen@plt>
   164e0:	str	r0, [sp, #8]
   164e4:	ldr	r0, [sp, #16]
   164e8:	ldr	r0, [r0]
   164ec:	ldr	r1, [sp, #8]
   164f0:	add	r1, r1, #1
   164f4:	bl	11fec <realloc@plt>
   164f8:	ldr	r1, [sp, #16]
   164fc:	str	r0, [r1]
   16500:	ldr	r0, [sp, #16]
   16504:	ldr	r0, [r0]
   16508:	movw	r1, #0
   1650c:	cmp	r0, r1
   16510:	beq	1652c <table_set@@Base+0xc10>
   16514:	ldr	r0, [sp, #16]
   16518:	ldr	r0, [r0]
   1651c:	ldr	r1, [fp, #-16]
   16520:	bl	11ff8 <strcpy@plt>
   16524:	movw	r1, #0
   16528:	str	r1, [sp, #20]
   1652c:	b	16530 <table_set@@Base+0xc14>
   16530:	b	16640 <table_set@@Base+0xd24>
   16534:	ldr	r0, [sp, #12]
   16538:	ldr	r0, [r0, #4]
   1653c:	ldr	r1, [fp, #8]
   16540:	cmp	r0, r1
   16544:	bne	165a0 <table_set@@Base+0xc84>
   16548:	ldr	r0, [sp, #16]
   1654c:	ldr	r0, [r0]
   16550:	movw	r1, #0
   16554:	cmp	r0, r1
   16558:	bne	1656c <table_set@@Base+0xc50>
   1655c:	movw	r0, #1
   16560:	bl	12004 <malloc@plt>
   16564:	ldr	r1, [sp, #16]
   16568:	str	r0, [r1]
   1656c:	ldr	r0, [sp, #16]
   16570:	ldr	r0, [r0]
   16574:	movw	r1, #0
   16578:	cmp	r0, r1
   1657c:	beq	1659c <table_set@@Base+0xc80>
   16580:	ldr	r0, [sp, #16]
   16584:	ldr	r0, [r0]
   16588:	ldr	r1, [fp, #-16]
   1658c:	ldrb	r1, [r1]
   16590:	strb	r1, [r0]
   16594:	movw	r0, #0
   16598:	str	r0, [sp, #20]
   1659c:	b	165a0 <table_set@@Base+0xc84>
   165a0:	b	16640 <table_set@@Base+0xd24>
   165a4:	ldr	r0, [sp, #12]
   165a8:	ldr	r0, [r0, #4]
   165ac:	ldr	r1, [fp, #8]
   165b0:	cmp	r0, r1
   165b4:	bne	16610 <table_set@@Base+0xcf4>
   165b8:	ldr	r0, [sp, #16]
   165bc:	ldr	r0, [r0]
   165c0:	movw	r1, #0
   165c4:	cmp	r0, r1
   165c8:	bne	165dc <table_set@@Base+0xcc0>
   165cc:	movw	r0, #1
   165d0:	bl	12004 <malloc@plt>
   165d4:	ldr	r1, [sp, #16]
   165d8:	str	r0, [r1]
   165dc:	ldr	r0, [sp, #16]
   165e0:	ldr	r0, [r0]
   165e4:	movw	r1, #0
   165e8:	cmp	r0, r1
   165ec:	beq	1660c <table_set@@Base+0xcf0>
   165f0:	ldr	r0, [sp, #16]
   165f4:	ldr	r0, [r0]
   165f8:	ldr	r1, [fp, #-16]
   165fc:	ldrb	r1, [r1]
   16600:	strb	r1, [r0]
   16604:	movw	r0, #0
   16608:	str	r0, [sp, #20]
   1660c:	b	16610 <table_set@@Base+0xcf4>
   16610:	b	16640 <table_set@@Base+0xd24>
   16614:	ldr	r0, [sp, #12]
   16618:	ldr	r0, [r0, #4]
   1661c:	ldr	r1, [fp, #8]
   16620:	cmp	r0, r1
   16624:	bne	1663c <table_set@@Base+0xd20>
   16628:	ldr	r0, [fp, #-16]
   1662c:	ldr	r1, [sp, #16]
   16630:	str	r0, [r1]
   16634:	movw	r0, #0
   16638:	str	r0, [sp, #20]
   1663c:	b	16640 <table_set@@Base+0xd24>
   16640:	ldr	r0, [sp, #20]
   16644:	movw	r1, #0
   16648:	cmp	r1, r0
   1664c:	bne	16664 <table_set@@Base+0xd48>
   16650:	ldr	r0, [fp, #-4]
   16654:	ldr	r1, [fp, #-8]
   16658:	ldr	r2, [fp, #-12]
   1665c:	movw	r3, #1
   16660:	bl	130bc <table_notify@@Base>
   16664:	ldr	r0, [sp, #20]
   16668:	mov	sp, fp
   1666c:	pop	{fp, pc}

00016670 <table_set_bool@@Base>:
   16670:	push	{fp, lr}
   16674:	mov	fp, sp
   16678:	sub	sp, sp, #24
   1667c:	str	r0, [fp, #-4]
   16680:	str	r1, [fp, #-8]
   16684:	str	r2, [sp, #12]
   16688:	and	r0, r3, #1
   1668c:	strb	r0, [sp, #11]
   16690:	ldr	r0, [fp, #-4]
   16694:	ldr	r1, [fp, #-8]
   16698:	ldr	r2, [sp, #12]
   1669c:	add	r3, sp, #11
   166a0:	movw	ip, #22
   166a4:	str	ip, [sp]
   166a8:	bl	1591c <table_set@@Base>
   166ac:	mov	sp, fp
   166b0:	pop	{fp, pc}

000166b4 <table_set_int@@Base>:
   166b4:	push	{fp, lr}
   166b8:	mov	fp, sp
   166bc:	sub	sp, sp, #24
   166c0:	str	r0, [fp, #-4]
   166c4:	str	r1, [fp, #-8]
   166c8:	str	r2, [sp, #12]
   166cc:	str	r3, [sp, #8]
   166d0:	ldr	r0, [fp, #-4]
   166d4:	ldr	r1, [fp, #-8]
   166d8:	ldr	r2, [sp, #12]
   166dc:	add	r3, sp, #8
   166e0:	movw	ip, #0
   166e4:	str	ip, [sp]
   166e8:	bl	1591c <table_set@@Base>
   166ec:	mov	sp, fp
   166f0:	pop	{fp, pc}

000166f4 <table_set_uint@@Base>:
   166f4:	push	{fp, lr}
   166f8:	mov	fp, sp
   166fc:	sub	sp, sp, #24
   16700:	str	r0, [fp, #-4]
   16704:	str	r1, [fp, #-8]
   16708:	str	r2, [sp, #12]
   1670c:	str	r3, [sp, #8]
   16710:	ldr	r0, [fp, #-4]
   16714:	ldr	r1, [fp, #-8]
   16718:	ldr	r2, [sp, #12]
   1671c:	add	r3, sp, #8
   16720:	movw	ip, #1
   16724:	str	ip, [sp]
   16728:	bl	1591c <table_set@@Base>
   1672c:	mov	sp, fp
   16730:	pop	{fp, pc}

00016734 <table_set_int8@@Base>:
   16734:	push	{fp, lr}
   16738:	mov	fp, sp
   1673c:	sub	sp, sp, #24
   16740:	str	r0, [fp, #-4]
   16744:	str	r1, [fp, #-8]
   16748:	str	r2, [sp, #12]
   1674c:	strb	r3, [sp, #11]
   16750:	ldr	r0, [fp, #-4]
   16754:	ldr	r1, [fp, #-8]
   16758:	ldr	r2, [sp, #12]
   1675c:	add	r3, sp, #11
   16760:	movw	ip, #2
   16764:	str	ip, [sp]
   16768:	bl	1591c <table_set@@Base>
   1676c:	mov	sp, fp
   16770:	pop	{fp, pc}

00016774 <table_set_uint8@@Base>:
   16774:	push	{fp, lr}
   16778:	mov	fp, sp
   1677c:	sub	sp, sp, #24
   16780:	str	r0, [fp, #-4]
   16784:	str	r1, [fp, #-8]
   16788:	str	r2, [sp, #12]
   1678c:	strb	r3, [sp, #11]
   16790:	ldr	r0, [fp, #-4]
   16794:	ldr	r1, [fp, #-8]
   16798:	ldr	r2, [sp, #12]
   1679c:	add	r3, sp, #11
   167a0:	movw	ip, #3
   167a4:	str	ip, [sp]
   167a8:	bl	1591c <table_set@@Base>
   167ac:	mov	sp, fp
   167b0:	pop	{fp, pc}

000167b4 <table_set_int16@@Base>:
   167b4:	push	{fp, lr}
   167b8:	mov	fp, sp
   167bc:	sub	sp, sp, #24
   167c0:	str	r0, [fp, #-4]
   167c4:	str	r1, [fp, #-8]
   167c8:	str	r2, [sp, #12]
   167cc:	strh	r3, [sp, #10]
   167d0:	ldr	r0, [fp, #-4]
   167d4:	ldr	r1, [fp, #-8]
   167d8:	ldr	r2, [sp, #12]
   167dc:	add	r3, sp, #10
   167e0:	movw	ip, #4
   167e4:	str	ip, [sp]
   167e8:	bl	1591c <table_set@@Base>
   167ec:	mov	sp, fp
   167f0:	pop	{fp, pc}

000167f4 <table_set_uint16@@Base>:
   167f4:	push	{fp, lr}
   167f8:	mov	fp, sp
   167fc:	sub	sp, sp, #24
   16800:	str	r0, [fp, #-4]
   16804:	str	r1, [fp, #-8]
   16808:	str	r2, [sp, #12]
   1680c:	strh	r3, [sp, #10]
   16810:	ldr	r0, [fp, #-4]
   16814:	ldr	r1, [fp, #-8]
   16818:	ldr	r2, [sp, #12]
   1681c:	add	r3, sp, #10
   16820:	movw	ip, #5
   16824:	str	ip, [sp]
   16828:	bl	1591c <table_set@@Base>
   1682c:	mov	sp, fp
   16830:	pop	{fp, pc}

00016834 <table_set_int32@@Base>:
   16834:	push	{fp, lr}
   16838:	mov	fp, sp
   1683c:	sub	sp, sp, #24
   16840:	str	r0, [fp, #-4]
   16844:	str	r1, [fp, #-8]
   16848:	str	r2, [sp, #12]
   1684c:	str	r3, [sp, #8]
   16850:	ldr	r0, [fp, #-4]
   16854:	ldr	r1, [fp, #-8]
   16858:	ldr	r2, [sp, #12]
   1685c:	add	r3, sp, #8
   16860:	movw	ip, #6
   16864:	str	ip, [sp]
   16868:	bl	1591c <table_set@@Base>
   1686c:	mov	sp, fp
   16870:	pop	{fp, pc}

00016874 <table_set_uint32@@Base>:
   16874:	push	{fp, lr}
   16878:	mov	fp, sp
   1687c:	sub	sp, sp, #24
   16880:	str	r0, [fp, #-4]
   16884:	str	r1, [fp, #-8]
   16888:	str	r2, [sp, #12]
   1688c:	str	r3, [sp, #8]
   16890:	ldr	r0, [fp, #-4]
   16894:	ldr	r1, [fp, #-8]
   16898:	ldr	r2, [sp, #12]
   1689c:	add	r3, sp, #8
   168a0:	movw	ip, #7
   168a4:	str	ip, [sp]
   168a8:	bl	1591c <table_set@@Base>
   168ac:	mov	sp, fp
   168b0:	pop	{fp, pc}

000168b4 <table_set_int64@@Base>:
   168b4:	push	{fp, lr}
   168b8:	mov	fp, sp
   168bc:	sub	sp, sp, #32
   168c0:	ldr	r3, [fp, #12]
   168c4:	ldr	ip, [fp, #8]
   168c8:	str	r0, [fp, #-4]
   168cc:	str	r1, [fp, #-8]
   168d0:	str	r2, [fp, #-12]
   168d4:	str	r3, [sp, #12]
   168d8:	str	ip, [sp, #8]
   168dc:	ldr	r0, [fp, #-4]
   168e0:	ldr	r1, [fp, #-8]
   168e4:	ldr	r2, [fp, #-12]
   168e8:	add	r3, sp, #8
   168ec:	movw	ip, #8
   168f0:	str	ip, [sp]
   168f4:	bl	1591c <table_set@@Base>
   168f8:	mov	sp, fp
   168fc:	pop	{fp, pc}

00016900 <table_set_uint64@@Base>:
   16900:	push	{fp, lr}
   16904:	mov	fp, sp
   16908:	sub	sp, sp, #32
   1690c:	ldr	r3, [fp, #12]
   16910:	ldr	ip, [fp, #8]
   16914:	str	r0, [fp, #-4]
   16918:	str	r1, [fp, #-8]
   1691c:	str	r2, [fp, #-12]
   16920:	str	r3, [sp, #12]
   16924:	str	ip, [sp, #8]
   16928:	ldr	r0, [fp, #-4]
   1692c:	ldr	r1, [fp, #-8]
   16930:	ldr	r2, [fp, #-12]
   16934:	add	r3, sp, #8
   16938:	movw	ip, #9
   1693c:	str	ip, [sp]
   16940:	bl	1591c <table_set@@Base>
   16944:	mov	sp, fp
   16948:	pop	{fp, pc}

0001694c <table_set_short@@Base>:
   1694c:	push	{fp, lr}
   16950:	mov	fp, sp
   16954:	sub	sp, sp, #24
   16958:	str	r0, [fp, #-4]
   1695c:	str	r1, [fp, #-8]
   16960:	str	r2, [sp, #12]
   16964:	strh	r3, [sp, #10]
   16968:	ldr	r0, [fp, #-4]
   1696c:	ldr	r1, [fp, #-8]
   16970:	ldr	r2, [sp, #12]
   16974:	add	r3, sp, #10
   16978:	movw	ip, #10
   1697c:	str	ip, [sp]
   16980:	bl	1591c <table_set@@Base>
   16984:	mov	sp, fp
   16988:	pop	{fp, pc}

0001698c <table_set_ushort@@Base>:
   1698c:	push	{fp, lr}
   16990:	mov	fp, sp
   16994:	sub	sp, sp, #24
   16998:	str	r0, [fp, #-4]
   1699c:	str	r1, [fp, #-8]
   169a0:	str	r2, [sp, #12]
   169a4:	strh	r3, [sp, #10]
   169a8:	ldr	r0, [fp, #-4]
   169ac:	ldr	r1, [fp, #-8]
   169b0:	ldr	r2, [sp, #12]
   169b4:	add	r3, sp, #10
   169b8:	movw	ip, #11
   169bc:	str	ip, [sp]
   169c0:	bl	1591c <table_set@@Base>
   169c4:	mov	sp, fp
   169c8:	pop	{fp, pc}

000169cc <table_set_long@@Base>:
   169cc:	push	{fp, lr}
   169d0:	mov	fp, sp
   169d4:	sub	sp, sp, #24
   169d8:	str	r0, [fp, #-4]
   169dc:	str	r1, [fp, #-8]
   169e0:	str	r2, [sp, #12]
   169e4:	str	r3, [sp, #8]
   169e8:	ldr	r0, [fp, #-4]
   169ec:	ldr	r1, [fp, #-8]
   169f0:	ldr	r2, [sp, #12]
   169f4:	add	r3, sp, #8
   169f8:	movw	ip, #12
   169fc:	str	ip, [sp]
   16a00:	bl	1591c <table_set@@Base>
   16a04:	mov	sp, fp
   16a08:	pop	{fp, pc}

00016a0c <table_set_ulong@@Base>:
   16a0c:	push	{fp, lr}
   16a10:	mov	fp, sp
   16a14:	sub	sp, sp, #24
   16a18:	str	r0, [fp, #-4]
   16a1c:	str	r1, [fp, #-8]
   16a20:	str	r2, [sp, #12]
   16a24:	str	r3, [sp, #8]
   16a28:	ldr	r0, [fp, #-4]
   16a2c:	ldr	r1, [fp, #-8]
   16a30:	ldr	r2, [sp, #12]
   16a34:	add	r3, sp, #8
   16a38:	movw	ip, #13
   16a3c:	str	ip, [sp]
   16a40:	bl	1591c <table_set@@Base>
   16a44:	mov	sp, fp
   16a48:	pop	{fp, pc}

00016a4c <table_set_llong@@Base>:
   16a4c:	push	{fp, lr}
   16a50:	mov	fp, sp
   16a54:	sub	sp, sp, #32
   16a58:	ldr	r3, [fp, #12]
   16a5c:	ldr	ip, [fp, #8]
   16a60:	str	r0, [fp, #-4]
   16a64:	str	r1, [fp, #-8]
   16a68:	str	r2, [fp, #-12]
   16a6c:	str	r3, [sp, #12]
   16a70:	str	ip, [sp, #8]
   16a74:	ldr	r0, [fp, #-4]
   16a78:	ldr	r1, [fp, #-8]
   16a7c:	ldr	r2, [fp, #-12]
   16a80:	add	r3, sp, #8
   16a84:	movw	ip, #14
   16a88:	str	ip, [sp]
   16a8c:	bl	1591c <table_set@@Base>
   16a90:	mov	sp, fp
   16a94:	pop	{fp, pc}

00016a98 <table_set_ullong@@Base>:
   16a98:	push	{fp, lr}
   16a9c:	mov	fp, sp
   16aa0:	sub	sp, sp, #32
   16aa4:	ldr	r3, [fp, #12]
   16aa8:	ldr	ip, [fp, #8]
   16aac:	str	r0, [fp, #-4]
   16ab0:	str	r1, [fp, #-8]
   16ab4:	str	r2, [fp, #-12]
   16ab8:	str	r3, [sp, #12]
   16abc:	str	ip, [sp, #8]
   16ac0:	ldr	r0, [fp, #-4]
   16ac4:	ldr	r1, [fp, #-8]
   16ac8:	ldr	r2, [fp, #-12]
   16acc:	add	r3, sp, #8
   16ad0:	movw	ip, #15
   16ad4:	str	ip, [sp]
   16ad8:	bl	1591c <table_set@@Base>
   16adc:	mov	sp, fp
   16ae0:	pop	{fp, pc}

00016ae4 <table_set_float@@Base>:
   16ae4:	push	{fp, lr}
   16ae8:	mov	fp, sp
   16aec:	sub	sp, sp, #24
   16af0:	str	r0, [fp, #-4]
   16af4:	str	r1, [fp, #-8]
   16af8:	str	r2, [sp, #12]
   16afc:	vstr	s0, [sp, #8]
   16b00:	ldr	r0, [fp, #-4]
   16b04:	ldr	r1, [fp, #-8]
   16b08:	ldr	r2, [sp, #12]
   16b0c:	add	r3, sp, #8
   16b10:	movw	ip, #16
   16b14:	str	ip, [sp]
   16b18:	bl	1591c <table_set@@Base>
   16b1c:	mov	sp, fp
   16b20:	pop	{fp, pc}

00016b24 <table_set_double@@Base>:
   16b24:	push	{fp, lr}
   16b28:	mov	fp, sp
   16b2c:	sub	sp, sp, #32
   16b30:	str	r0, [fp, #-4]
   16b34:	str	r1, [fp, #-8]
   16b38:	str	r2, [fp, #-12]
   16b3c:	vstr	d0, [sp, #8]
   16b40:	ldr	r0, [fp, #-4]
   16b44:	ldr	r1, [fp, #-8]
   16b48:	ldr	r2, [fp, #-12]
   16b4c:	add	r3, sp, #8
   16b50:	movw	ip, #17
   16b54:	str	ip, [sp]
   16b58:	bl	1591c <table_set@@Base>
   16b5c:	mov	sp, fp
   16b60:	pop	{fp, pc}

00016b64 <table_set_ldouble@@Base>:
   16b64:	push	{fp, lr}
   16b68:	mov	fp, sp
   16b6c:	sub	sp, sp, #32
   16b70:	str	r0, [fp, #-4]
   16b74:	str	r1, [fp, #-8]
   16b78:	str	r2, [fp, #-12]
   16b7c:	vstr	d0, [sp, #8]
   16b80:	ldr	r0, [fp, #-4]
   16b84:	ldr	r1, [fp, #-8]
   16b88:	ldr	r2, [fp, #-12]
   16b8c:	add	r3, sp, #8
   16b90:	movw	ip, #18
   16b94:	str	ip, [sp]
   16b98:	bl	1591c <table_set@@Base>
   16b9c:	mov	sp, fp
   16ba0:	pop	{fp, pc}

00016ba4 <table_set_string@@Base>:
   16ba4:	push	{fp, lr}
   16ba8:	mov	fp, sp
   16bac:	sub	sp, sp, #24
   16bb0:	str	r0, [fp, #-4]
   16bb4:	str	r1, [fp, #-8]
   16bb8:	str	r2, [sp, #12]
   16bbc:	str	r3, [sp, #8]
   16bc0:	ldr	r0, [fp, #-4]
   16bc4:	ldr	r1, [fp, #-8]
   16bc8:	ldr	r2, [sp, #12]
   16bcc:	ldr	r3, [sp, #8]
   16bd0:	movw	ip, #21
   16bd4:	str	ip, [sp]
   16bd8:	bl	1591c <table_set@@Base>
   16bdc:	mov	sp, fp
   16be0:	pop	{fp, pc}

00016be4 <table_set_char@@Base>:
   16be4:	push	{fp, lr}
   16be8:	mov	fp, sp
   16bec:	sub	sp, sp, #24
   16bf0:	str	r0, [fp, #-4]
   16bf4:	str	r1, [fp, #-8]
   16bf8:	str	r2, [sp, #12]
   16bfc:	strb	r3, [sp, #11]
   16c00:	ldr	r0, [fp, #-4]
   16c04:	ldr	r1, [fp, #-8]
   16c08:	ldr	r2, [sp, #12]
   16c0c:	add	r3, sp, #11
   16c10:	movw	ip, #19
   16c14:	str	ip, [sp]
   16c18:	bl	1591c <table_set@@Base>
   16c1c:	mov	sp, fp
   16c20:	pop	{fp, pc}

00016c24 <table_set_uchar@@Base>:
   16c24:	push	{fp, lr}
   16c28:	mov	fp, sp
   16c2c:	sub	sp, sp, #24
   16c30:	str	r0, [fp, #-4]
   16c34:	str	r1, [fp, #-8]
   16c38:	str	r2, [sp, #12]
   16c3c:	strb	r3, [sp, #11]
   16c40:	ldr	r0, [fp, #-4]
   16c44:	ldr	r1, [fp, #-8]
   16c48:	ldr	r2, [sp, #12]
   16c4c:	add	r3, sp, #11
   16c50:	movw	ip, #20
   16c54:	str	ip, [sp]
   16c58:	bl	1591c <table_set@@Base>
   16c5c:	mov	sp, fp
   16c60:	pop	{fp, pc}

00016c64 <table_set_ptr@@Base>:
   16c64:	push	{fp, lr}
   16c68:	mov	fp, sp
   16c6c:	sub	sp, sp, #24
   16c70:	str	r0, [fp, #-4]
   16c74:	str	r1, [fp, #-8]
   16c78:	str	r2, [sp, #12]
   16c7c:	str	r3, [sp, #8]
   16c80:	ldr	r0, [fp, #-4]
   16c84:	ldr	r1, [fp, #-8]
   16c88:	ldr	r2, [sp, #12]
   16c8c:	ldr	r3, [sp, #8]
   16c90:	movw	ip, #23
   16c94:	str	ip, [sp]
   16c98:	bl	1591c <table_set@@Base>
   16c9c:	mov	sp, fp
   16ca0:	pop	{fp, pc}

00016ca4 <table_column_is_valid@@Base>:
   16ca4:	push	{fp, lr}
   16ca8:	mov	fp, sp
   16cac:	sub	sp, sp, #16
   16cb0:	str	r0, [fp, #-4]
   16cb4:	str	r1, [sp, #8]
   16cb8:	movw	r0, #0
   16cbc:	str	r0, [sp, #4]
   16cc0:	ldr	r1, [fp, #-4]
   16cc4:	cmp	r1, r0
   16cc8:	beq	16d00 <table_column_is_valid@@Base+0x5c>
   16ccc:	ldr	r0, [fp, #-4]
   16cd0:	bl	13288 <table_get_column_length@@Base>
   16cd4:	str	r0, [sp]
   16cd8:	ldr	r0, [sp, #8]
   16cdc:	cmp	r0, #0
   16ce0:	blt	16cfc <table_column_is_valid@@Base+0x58>
   16ce4:	ldr	r0, [sp, #8]
   16ce8:	ldr	r1, [sp]
   16cec:	cmp	r0, r1
   16cf0:	bge	16cfc <table_column_is_valid@@Base+0x58>
   16cf4:	movw	r0, #1
   16cf8:	str	r0, [sp, #4]
   16cfc:	b	16d00 <table_column_is_valid@@Base+0x5c>
   16d00:	ldr	r0, [sp, #4]
   16d04:	mov	sp, fp
   16d08:	pop	{fp, pc}

00016d0c <table_row_is_valid@@Base>:
   16d0c:	push	{fp, lr}
   16d10:	mov	fp, sp
   16d14:	sub	sp, sp, #16
   16d18:	str	r0, [fp, #-4]
   16d1c:	str	r1, [sp, #8]
   16d20:	movw	r0, #0
   16d24:	str	r0, [sp, #4]
   16d28:	ldr	r1, [fp, #-4]
   16d2c:	cmp	r1, r0
   16d30:	beq	16d68 <table_row_is_valid@@Base+0x5c>
   16d34:	ldr	r0, [fp, #-4]
   16d38:	bl	15568 <table_get_row_length@@Base>
   16d3c:	str	r0, [sp]
   16d40:	ldr	r0, [sp, #8]
   16d44:	cmp	r0, #0
   16d48:	blt	16d64 <table_row_is_valid@@Base+0x58>
   16d4c:	ldr	r0, [sp, #8]
   16d50:	ldr	r1, [sp]
   16d54:	cmp	r0, r1
   16d58:	bge	16d64 <table_row_is_valid@@Base+0x58>
   16d5c:	movw	r0, #1
   16d60:	str	r0, [sp, #4]
   16d64:	b	16d68 <table_row_is_valid@@Base+0x5c>
   16d68:	ldr	r0, [sp, #4]
   16d6c:	mov	sp, fp
   16d70:	pop	{fp, pc}

00016d74 <table_cell_is_valid@@Base>:
   16d74:	push	{fp, lr}
   16d78:	mov	fp, sp
   16d7c:	sub	sp, sp, #16
   16d80:	str	r0, [fp, #-4]
   16d84:	str	r1, [sp, #8]
   16d88:	str	r2, [sp, #4]
   16d8c:	ldr	r0, [fp, #-4]
   16d90:	ldr	r1, [sp, #4]
   16d94:	bl	16ca4 <table_column_is_valid@@Base>
   16d98:	cmp	r0, #0
   16d9c:	movw	r0, #0
   16da0:	str	r0, [sp]
   16da4:	beq	16dc4 <table_cell_is_valid@@Base+0x50>
   16da8:	ldr	r0, [fp, #-4]
   16dac:	ldr	r1, [sp, #8]
   16db0:	bl	16d0c <table_row_is_valid@@Base>
   16db4:	cmp	r0, #0
   16db8:	movw	r0, #0
   16dbc:	movne	r0, #1
   16dc0:	str	r0, [sp]
   16dc4:	ldr	r0, [sp]
   16dc8:	tst	r0, #1
   16dcc:	movw	r0, #1
   16dd0:	moveq	r0, #0
   16dd4:	mov	sp, fp
   16dd8:	pop	{fp, pc}

00016ddc <table_cell_has_value@@Base>:
   16ddc:	push	{fp, lr}
   16de0:	mov	fp, sp
   16de4:	sub	sp, sp, #24
   16de8:	str	r0, [fp, #-4]
   16dec:	str	r1, [fp, #-8]
   16df0:	str	r2, [sp, #12]
   16df4:	ldr	r0, [fp, #-4]
   16df8:	ldr	r1, [fp, #-8]
   16dfc:	ldr	r2, [sp, #12]
   16e00:	bl	16e88 <table_get_cell_ptr@@Base>
   16e04:	str	r0, [sp, #8]
   16e08:	movw	r0, #0
   16e0c:	str	r0, [sp, #4]
   16e10:	ldr	r1, [sp, #8]
   16e14:	cmp	r1, r0
   16e18:	beq	16e3c <table_cell_has_value@@Base+0x60>
   16e1c:	ldr	r0, [sp, #8]
   16e20:	ldr	r0, [r0]
   16e24:	movw	r1, #0
   16e28:	cmp	r0, r1
   16e2c:	beq	16e38 <table_cell_has_value@@Base+0x5c>
   16e30:	movw	r0, #1
   16e34:	str	r0, [sp, #4]
   16e38:	b	16e3c <table_cell_has_value@@Base+0x60>
   16e3c:	ldr	r0, [sp, #4]
   16e40:	mov	sp, fp
   16e44:	pop	{fp, pc}

00016e48 <table_cell_init@@Base>:
   16e48:	push	{fp, lr}
   16e4c:	mov	fp, sp
   16e50:	sub	sp, sp, #16
   16e54:	str	r0, [fp, #-4]
   16e58:	str	r1, [sp, #8]
   16e5c:	str	r2, [sp, #4]
   16e60:	ldr	r0, [fp, #-4]
   16e64:	ldr	r1, [sp, #8]
   16e68:	ldr	r2, [sp, #4]
   16e6c:	bl	16e88 <table_get_cell_ptr@@Base>
   16e70:	str	r0, [sp]
   16e74:	ldr	r0, [sp]
   16e78:	movw	r1, #0
   16e7c:	str	r1, [r0]
   16e80:	mov	sp, fp
   16e84:	pop	{fp, pc}

00016e88 <table_get_cell_ptr@@Base>:
   16e88:	push	{fp, lr}
   16e8c:	mov	fp, sp
   16e90:	sub	sp, sp, #16
   16e94:	str	r0, [fp, #-4]
   16e98:	str	r1, [sp, #8]
   16e9c:	str	r2, [sp, #4]
   16ea0:	ldr	r0, [fp, #-4]
   16ea4:	ldr	r1, [sp, #8]
   16ea8:	bl	154b4 <table_get_row_ptr@@Base>
   16eac:	str	r0, [sp]
   16eb0:	ldr	r0, [sp]
   16eb4:	ldr	r0, [r0]
   16eb8:	ldr	r1, [sp, #4]
   16ebc:	add	r0, r0, r1, lsl #2
   16ec0:	mov	sp, fp
   16ec4:	pop	{fp, pc}

00016ec8 <table_cell_destroy@@Base>:
   16ec8:	push	{fp, lr}
   16ecc:	mov	fp, sp
   16ed0:	sub	sp, sp, #16
   16ed4:	str	r0, [fp, #-4]
   16ed8:	str	r1, [sp, #8]
   16edc:	str	r2, [sp, #4]
   16ee0:	mov	r0, #0
   16ee4:	str	r0, [sp]
   16ee8:	ldr	r0, [fp, #-4]
   16eec:	ldr	r1, [sp, #4]
   16ef0:	bl	13370 <table_get_column_data_type@@Base>
   16ef4:	cmp	r0, #23
   16ef8:	bne	16f04 <table_cell_destroy@@Base+0x3c>
   16efc:	b	16f00 <table_cell_destroy@@Base+0x38>
   16f00:	b	16f3c <table_cell_destroy@@Base+0x74>
   16f04:	ldr	r0, [fp, #-4]
   16f08:	ldr	r1, [sp, #8]
   16f0c:	ldr	r2, [sp, #4]
   16f10:	bl	16e88 <table_get_cell_ptr@@Base>
   16f14:	str	r0, [sp]
   16f18:	ldr	r0, [sp]
   16f1c:	ldr	r0, [r0]
   16f20:	movw	r1, #0
   16f24:	cmp	r0, r1
   16f28:	beq	16f38 <table_cell_destroy@@Base+0x70>
   16f2c:	ldr	r0, [sp]
   16f30:	ldr	r0, [r0]
   16f34:	bl	11fd4 <free@plt>
   16f38:	b	16f3c <table_cell_destroy@@Base+0x74>
   16f3c:	mov	sp, fp
   16f40:	pop	{fp, pc}

00016f44 <table_cell_to_buffer@@Base>:
   16f44:	push	{fp, lr}
   16f48:	mov	fp, sp
   16f4c:	sub	sp, sp, #296	; 0x128
   16f50:	ldr	ip, [fp, #8]
   16f54:	str	r0, [fp, #-4]
   16f58:	str	r1, [fp, #-8]
   16f5c:	str	r2, [fp, #-12]
   16f60:	str	r3, [fp, #-16]
   16f64:	mov	r0, #0
   16f68:	str	r0, [fp, #-20]	; 0xffffffec
   16f6c:	ldr	r0, [fp, #-4]
   16f70:	ldr	r1, [fp, #-12]
   16f74:	str	ip, [fp, #-24]	; 0xffffffe8
   16f78:	bl	13370 <table_get_column_data_type@@Base>
   16f7c:	mov	r1, r0
   16f80:	cmp	r0, #23
   16f84:	str	r1, [fp, #-28]	; 0xffffffe4
   16f88:	bhi	1778c <table_cell_to_buffer@@Base+0x848>
   16f8c:	add	r0, pc, #8
   16f90:	ldr	r1, [fp, #-28]	; 0xffffffe4
   16f94:	ldr	r2, [r0, r1, lsl #2]
   16f98:	add	pc, r0, r2
   16f9c:	andeq	r0, r0, r0, rrx
   16fa0:	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
   16fa4:	andeq	r0, r0, r0, lsl #2
   16fa8:	andeq	r0, r0, r8, asr #2
   16fac:	muleq	r0, r0, r1
   16fb0:	ldrdeq	r0, [r0], -r8
   16fb4:	andeq	r0, r0, r0, lsr #4
   16fb8:	andeq	r0, r0, r0, ror r2
   16fbc:	andeq	r0, r0, r0, asr #5
   16fc0:	andeq	r0, r0, ip, lsr #6
   16fc4:	muleq	r0, r8, r3
   16fc8:	andeq	r0, r0, r0, ror #7
   16fcc:	andeq	r0, r0, r8, lsr #8
   16fd0:	andeq	r0, r0, r8, ror r4
   16fd4:	andeq	r0, r0, r8, asr #9
   16fd8:	andeq	r0, r0, r4, lsr r5
   16fdc:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   16fe0:	andeq	r0, r0, ip, lsr r6
   16fe4:	andeq	r0, r0, r4, lsl #13
   16fe8:	andeq	r0, r0, r4, lsl r7
   16fec:	andeq	r0, r0, ip, asr r7
   16ff0:	andeq	r0, r0, r0, lsr #11
   16ff4:	andeq	r0, r0, ip, asr #13
   16ff8:	andeq	r0, r0, r4, lsr #15
   16ffc:	ldr	r0, [fp, #-16]
   17000:	ldr	r1, [fp, #8]
   17004:	ldr	r2, [fp, #-4]
   17008:	ldr	r3, [fp, #-8]
   1700c:	ldr	ip, [fp, #-12]
   17010:	str	r0, [fp, #-32]	; 0xffffffe0
   17014:	mov	r0, r2
   17018:	str	r1, [fp, #-36]	; 0xffffffdc
   1701c:	mov	r1, r3
   17020:	mov	r2, ip
   17024:	bl	14f8c <table_get_int@@Base>
   17028:	ldr	r1, [pc, #1988]	; 177f4 <table_cell_to_buffer@@Base+0x8b0>
   1702c:	add	r2, pc, r1
   17030:	ldr	r1, [fp, #-32]	; 0xffffffe0
   17034:	str	r0, [fp, #-40]	; 0xffffffd8
   17038:	mov	r0, r1
   1703c:	ldr	r1, [fp, #-36]	; 0xffffffdc
   17040:	ldr	r3, [fp, #-40]	; 0xffffffd8
   17044:	bl	12040 <snprintf@plt>
   17048:	b	1778c <table_cell_to_buffer@@Base+0x848>
   1704c:	ldr	r0, [fp, #-16]
   17050:	ldr	r1, [fp, #8]
   17054:	ldr	r2, [fp, #-4]
   17058:	ldr	r3, [fp, #-8]
   1705c:	ldr	ip, [fp, #-12]
   17060:	str	r0, [fp, #-44]	; 0xffffffd4
   17064:	mov	r0, r2
   17068:	str	r1, [fp, #-48]	; 0xffffffd0
   1706c:	mov	r1, r3
   17070:	mov	r2, ip
   17074:	bl	14fc0 <table_get_uint@@Base>
   17078:	ldr	r1, [pc, #1904]	; 177f0 <table_cell_to_buffer@@Base+0x8ac>
   1707c:	add	r2, pc, r1
   17080:	ldr	r1, [fp, #-44]	; 0xffffffd4
   17084:	str	r0, [fp, #-52]	; 0xffffffcc
   17088:	mov	r0, r1
   1708c:	ldr	r1, [fp, #-48]	; 0xffffffd0
   17090:	ldr	r3, [fp, #-52]	; 0xffffffcc
   17094:	bl	12040 <snprintf@plt>
   17098:	b	1778c <table_cell_to_buffer@@Base+0x848>
   1709c:	ldr	r0, [fp, #-16]
   170a0:	ldr	r1, [fp, #8]
   170a4:	ldr	r2, [fp, #-4]
   170a8:	ldr	r3, [fp, #-8]
   170ac:	ldr	ip, [fp, #-12]
   170b0:	str	r0, [fp, #-56]	; 0xffffffc8
   170b4:	mov	r0, r2
   170b8:	str	r1, [fp, #-60]	; 0xffffffc4
   170bc:	mov	r1, r3
   170c0:	mov	r2, ip
   170c4:	bl	14ff4 <table_get_int8@@Base>
   170c8:	ldr	r1, [pc, #1820]	; 177ec <table_cell_to_buffer@@Base+0x8a8>
   170cc:	add	r2, pc, r1
   170d0:	sxtb	r3, r0
   170d4:	ldr	r0, [fp, #-56]	; 0xffffffc8
   170d8:	ldr	r1, [fp, #-60]	; 0xffffffc4
   170dc:	bl	12040 <snprintf@plt>
   170e0:	b	1778c <table_cell_to_buffer@@Base+0x848>
   170e4:	ldr	r0, [fp, #-16]
   170e8:	ldr	r1, [fp, #8]
   170ec:	ldr	r2, [fp, #-4]
   170f0:	ldr	r3, [fp, #-8]
   170f4:	ldr	ip, [fp, #-12]
   170f8:	str	r0, [fp, #-64]	; 0xffffffc0
   170fc:	mov	r0, r2
   17100:	str	r1, [fp, #-68]	; 0xffffffbc
   17104:	mov	r1, r3
   17108:	mov	r2, ip
   1710c:	bl	15028 <table_get_uint8@@Base>
   17110:	ldr	r1, [pc, #1744]	; 177e8 <table_cell_to_buffer@@Base+0x8a4>
   17114:	add	r2, pc, r1
   17118:	and	r3, r0, #255	; 0xff
   1711c:	ldr	r0, [fp, #-64]	; 0xffffffc0
   17120:	ldr	r1, [fp, #-68]	; 0xffffffbc
   17124:	bl	12040 <snprintf@plt>
   17128:	b	1778c <table_cell_to_buffer@@Base+0x848>
   1712c:	ldr	r0, [fp, #-16]
   17130:	ldr	r1, [fp, #8]
   17134:	ldr	r2, [fp, #-4]
   17138:	ldr	r3, [fp, #-8]
   1713c:	ldr	ip, [fp, #-12]
   17140:	str	r0, [fp, #-72]	; 0xffffffb8
   17144:	mov	r0, r2
   17148:	str	r1, [fp, #-76]	; 0xffffffb4
   1714c:	mov	r1, r3
   17150:	mov	r2, ip
   17154:	bl	1505c <table_get_int16@@Base>
   17158:	ldr	r1, [pc, #1668]	; 177e4 <table_cell_to_buffer@@Base+0x8a0>
   1715c:	add	r2, pc, r1
   17160:	sxth	r3, r0
   17164:	ldr	r0, [fp, #-72]	; 0xffffffb8
   17168:	ldr	r1, [fp, #-76]	; 0xffffffb4
   1716c:	bl	12040 <snprintf@plt>
   17170:	b	1778c <table_cell_to_buffer@@Base+0x848>
   17174:	ldr	r0, [fp, #-16]
   17178:	ldr	r1, [fp, #8]
   1717c:	ldr	r2, [fp, #-4]
   17180:	ldr	r3, [fp, #-8]
   17184:	ldr	ip, [fp, #-12]
   17188:	str	r0, [fp, #-80]	; 0xffffffb0
   1718c:	mov	r0, r2
   17190:	str	r1, [fp, #-84]	; 0xffffffac
   17194:	mov	r1, r3
   17198:	mov	r2, ip
   1719c:	bl	15090 <table_get_uint16@@Base>
   171a0:	ldr	r1, [pc, #1592]	; 177e0 <table_cell_to_buffer@@Base+0x89c>
   171a4:	add	r2, pc, r1
   171a8:	uxth	r3, r0
   171ac:	ldr	r0, [fp, #-80]	; 0xffffffb0
   171b0:	ldr	r1, [fp, #-84]	; 0xffffffac
   171b4:	bl	12040 <snprintf@plt>
   171b8:	b	1778c <table_cell_to_buffer@@Base+0x848>
   171bc:	ldr	r0, [fp, #-16]
   171c0:	ldr	r1, [fp, #8]
   171c4:	ldr	r2, [fp, #-4]
   171c8:	ldr	r3, [fp, #-8]
   171cc:	ldr	ip, [fp, #-12]
   171d0:	str	r0, [fp, #-88]	; 0xffffffa8
   171d4:	mov	r0, r2
   171d8:	str	r1, [fp, #-92]	; 0xffffffa4
   171dc:	mov	r1, r3
   171e0:	mov	r2, ip
   171e4:	bl	150c4 <table_get_int32@@Base>
   171e8:	ldr	r1, [pc, #1516]	; 177dc <table_cell_to_buffer@@Base+0x898>
   171ec:	add	r2, pc, r1
   171f0:	ldr	r1, [fp, #-88]	; 0xffffffa8
   171f4:	str	r0, [fp, #-96]	; 0xffffffa0
   171f8:	mov	r0, r1
   171fc:	ldr	r1, [fp, #-92]	; 0xffffffa4
   17200:	ldr	r3, [fp, #-96]	; 0xffffffa0
   17204:	bl	12040 <snprintf@plt>
   17208:	b	1778c <table_cell_to_buffer@@Base+0x848>
   1720c:	ldr	r0, [fp, #-16]
   17210:	ldr	r1, [fp, #8]
   17214:	ldr	r2, [fp, #-4]
   17218:	ldr	r3, [fp, #-8]
   1721c:	ldr	ip, [fp, #-12]
   17220:	str	r0, [fp, #-100]	; 0xffffff9c
   17224:	mov	r0, r2
   17228:	str	r1, [fp, #-104]	; 0xffffff98
   1722c:	mov	r1, r3
   17230:	mov	r2, ip
   17234:	bl	150f8 <table_get_uint32@@Base>
   17238:	ldr	r1, [pc, #1432]	; 177d8 <table_cell_to_buffer@@Base+0x894>
   1723c:	add	r2, pc, r1
   17240:	ldr	r1, [fp, #-100]	; 0xffffff9c
   17244:	str	r0, [fp, #-108]	; 0xffffff94
   17248:	mov	r0, r1
   1724c:	ldr	r1, [fp, #-104]	; 0xffffff98
   17250:	ldr	r3, [fp, #-108]	; 0xffffff94
   17254:	bl	12040 <snprintf@plt>
   17258:	b	1778c <table_cell_to_buffer@@Base+0x848>
   1725c:	ldr	r0, [fp, #-16]
   17260:	ldr	r1, [fp, #8]
   17264:	ldr	r2, [fp, #-4]
   17268:	ldr	r3, [fp, #-8]
   1726c:	ldr	ip, [fp, #-12]
   17270:	str	r0, [fp, #-112]	; 0xffffff90
   17274:	mov	r0, r2
   17278:	str	r1, [fp, #-116]	; 0xffffff8c
   1727c:	mov	r1, r3
   17280:	mov	r2, ip
   17284:	bl	1512c <table_get_int64@@Base>
   17288:	ldr	r2, [pc, #1348]	; 177d4 <table_cell_to_buffer@@Base+0x890>
   1728c:	add	r2, pc, r2
   17290:	mov	r3, sp
   17294:	str	r1, [r3, #4]
   17298:	str	r0, [r3]
   1729c:	ldr	r0, [pc, #1364]	; 177f8 <table_cell_to_buffer@@Base+0x8b4>
   172a0:	add	r0, pc, r0
   172a4:	ldr	r1, [fp, #-112]	; 0xffffff90
   172a8:	str	r0, [fp, #-120]	; 0xffffff88
   172ac:	mov	r0, r1
   172b0:	ldr	r1, [fp, #-116]	; 0xffffff8c
   172b4:	ldr	r3, [fp, #-120]	; 0xffffff88
   172b8:	str	r2, [fp, #-124]	; 0xffffff84
   172bc:	mov	r2, r3
   172c0:	bl	12040 <snprintf@plt>
   172c4:	b	1778c <table_cell_to_buffer@@Base+0x848>
   172c8:	ldr	r0, [fp, #-16]
   172cc:	ldr	r1, [fp, #8]
   172d0:	ldr	r2, [fp, #-4]
   172d4:	ldr	r3, [fp, #-8]
   172d8:	ldr	ip, [fp, #-12]
   172dc:	str	r0, [fp, #-128]	; 0xffffff80
   172e0:	mov	r0, r2
   172e4:	str	r1, [fp, #-132]	; 0xffffff7c
   172e8:	mov	r1, r3
   172ec:	mov	r2, ip
   172f0:	bl	15170 <table_get_uint64@@Base>
   172f4:	ldr	r2, [pc, #1236]	; 177d0 <table_cell_to_buffer@@Base+0x88c>
   172f8:	add	r2, pc, r2
   172fc:	mov	r3, sp
   17300:	str	r1, [r3, #4]
   17304:	str	r0, [r3]
   17308:	ldr	r0, [pc, #1260]	; 177fc <table_cell_to_buffer@@Base+0x8b8>
   1730c:	add	r0, pc, r0
   17310:	ldr	r1, [fp, #-128]	; 0xffffff80
   17314:	str	r0, [fp, #-136]	; 0xffffff78
   17318:	mov	r0, r1
   1731c:	ldr	r1, [fp, #-132]	; 0xffffff7c
   17320:	ldr	r3, [fp, #-136]	; 0xffffff78
   17324:	str	r2, [fp, #-140]	; 0xffffff74
   17328:	mov	r2, r3
   1732c:	bl	12040 <snprintf@plt>
   17330:	b	1778c <table_cell_to_buffer@@Base+0x848>
   17334:	ldr	r0, [fp, #-16]
   17338:	ldr	r1, [fp, #8]
   1733c:	ldr	r2, [fp, #-4]
   17340:	ldr	r3, [fp, #-8]
   17344:	ldr	ip, [fp, #-12]
   17348:	str	r0, [fp, #-144]	; 0xffffff70
   1734c:	mov	r0, r2
   17350:	str	r1, [sp, #148]	; 0x94
   17354:	mov	r1, r3
   17358:	mov	r2, ip
   1735c:	bl	151b4 <table_get_short@@Base>
   17360:	ldr	r1, [pc, #1124]	; 177cc <table_cell_to_buffer@@Base+0x888>
   17364:	add	r2, pc, r1
   17368:	sxth	r3, r0
   1736c:	ldr	r0, [fp, #-144]	; 0xffffff70
   17370:	ldr	r1, [sp, #148]	; 0x94
   17374:	bl	12040 <snprintf@plt>
   17378:	b	1778c <table_cell_to_buffer@@Base+0x848>
   1737c:	ldr	r0, [fp, #-16]
   17380:	ldr	r1, [fp, #8]
   17384:	ldr	r2, [fp, #-4]
   17388:	ldr	r3, [fp, #-8]
   1738c:	ldr	ip, [fp, #-12]
   17390:	str	r0, [sp, #144]	; 0x90
   17394:	mov	r0, r2
   17398:	str	r1, [sp, #140]	; 0x8c
   1739c:	mov	r1, r3
   173a0:	mov	r2, ip
   173a4:	bl	151e8 <table_get_ushort@@Base>
   173a8:	ldr	r1, [pc, #1048]	; 177c8 <table_cell_to_buffer@@Base+0x884>
   173ac:	add	r2, pc, r1
   173b0:	uxth	r3, r0
   173b4:	ldr	r0, [sp, #144]	; 0x90
   173b8:	ldr	r1, [sp, #140]	; 0x8c
   173bc:	bl	12040 <snprintf@plt>
   173c0:	b	1778c <table_cell_to_buffer@@Base+0x848>
   173c4:	ldr	r0, [fp, #-16]
   173c8:	ldr	r1, [fp, #8]
   173cc:	ldr	r2, [fp, #-4]
   173d0:	ldr	r3, [fp, #-8]
   173d4:	ldr	ip, [fp, #-12]
   173d8:	str	r0, [sp, #136]	; 0x88
   173dc:	mov	r0, r2
   173e0:	str	r1, [sp, #132]	; 0x84
   173e4:	mov	r1, r3
   173e8:	mov	r2, ip
   173ec:	bl	1521c <table_get_long@@Base>
   173f0:	ldr	r1, [pc, #972]	; 177c4 <table_cell_to_buffer@@Base+0x880>
   173f4:	add	r2, pc, r1
   173f8:	ldr	r1, [sp, #136]	; 0x88
   173fc:	str	r0, [sp, #128]	; 0x80
   17400:	mov	r0, r1
   17404:	ldr	r1, [sp, #132]	; 0x84
   17408:	ldr	r3, [sp, #128]	; 0x80
   1740c:	bl	12040 <snprintf@plt>
   17410:	b	1778c <table_cell_to_buffer@@Base+0x848>
   17414:	ldr	r0, [fp, #-16]
   17418:	ldr	r1, [fp, #8]
   1741c:	ldr	r2, [fp, #-4]
   17420:	ldr	r3, [fp, #-8]
   17424:	ldr	ip, [fp, #-12]
   17428:	str	r0, [sp, #124]	; 0x7c
   1742c:	mov	r0, r2
   17430:	str	r1, [sp, #120]	; 0x78
   17434:	mov	r1, r3
   17438:	mov	r2, ip
   1743c:	bl	15250 <table_get_ulong@@Base>
   17440:	ldr	r1, [pc, #888]	; 177c0 <table_cell_to_buffer@@Base+0x87c>
   17444:	add	r2, pc, r1
   17448:	ldr	r1, [sp, #124]	; 0x7c
   1744c:	str	r0, [sp, #116]	; 0x74
   17450:	mov	r0, r1
   17454:	ldr	r1, [sp, #120]	; 0x78
   17458:	ldr	r3, [sp, #116]	; 0x74
   1745c:	bl	12040 <snprintf@plt>
   17460:	b	1778c <table_cell_to_buffer@@Base+0x848>
   17464:	ldr	r0, [fp, #-16]
   17468:	ldr	r1, [fp, #8]
   1746c:	ldr	r2, [fp, #-4]
   17470:	ldr	r3, [fp, #-8]
   17474:	ldr	ip, [fp, #-12]
   17478:	str	r0, [sp, #112]	; 0x70
   1747c:	mov	r0, r2
   17480:	str	r1, [sp, #108]	; 0x6c
   17484:	mov	r1, r3
   17488:	mov	r2, ip
   1748c:	bl	15284 <table_get_llong@@Base>
   17490:	ldr	r2, [pc, #804]	; 177bc <table_cell_to_buffer@@Base+0x878>
   17494:	add	r2, pc, r2
   17498:	mov	r3, sp
   1749c:	str	r1, [r3, #4]
   174a0:	str	r0, [r3]
   174a4:	ldr	r0, [pc, #852]	; 17800 <table_cell_to_buffer@@Base+0x8bc>
   174a8:	add	r0, pc, r0
   174ac:	ldr	r1, [sp, #112]	; 0x70
   174b0:	str	r0, [sp, #104]	; 0x68
   174b4:	mov	r0, r1
   174b8:	ldr	r1, [sp, #108]	; 0x6c
   174bc:	ldr	r3, [sp, #104]	; 0x68
   174c0:	str	r2, [sp, #100]	; 0x64
   174c4:	mov	r2, r3
   174c8:	bl	12040 <snprintf@plt>
   174cc:	b	1778c <table_cell_to_buffer@@Base+0x848>
   174d0:	ldr	r0, [fp, #-16]
   174d4:	ldr	r1, [fp, #8]
   174d8:	ldr	r2, [fp, #-4]
   174dc:	ldr	r3, [fp, #-8]
   174e0:	ldr	ip, [fp, #-12]
   174e4:	str	r0, [sp, #96]	; 0x60
   174e8:	mov	r0, r2
   174ec:	str	r1, [sp, #92]	; 0x5c
   174f0:	mov	r1, r3
   174f4:	mov	r2, ip
   174f8:	bl	152c8 <table_get_ullong@@Base>
   174fc:	ldr	r2, [pc, #692]	; 177b8 <table_cell_to_buffer@@Base+0x874>
   17500:	add	r2, pc, r2
   17504:	mov	r3, sp
   17508:	str	r1, [r3, #4]
   1750c:	str	r0, [r3]
   17510:	ldr	r0, [pc, #748]	; 17804 <table_cell_to_buffer@@Base+0x8c0>
   17514:	add	r0, pc, r0
   17518:	ldr	r1, [sp, #96]	; 0x60
   1751c:	str	r0, [sp, #88]	; 0x58
   17520:	mov	r0, r1
   17524:	ldr	r1, [sp, #92]	; 0x5c
   17528:	ldr	r3, [sp, #88]	; 0x58
   1752c:	str	r2, [sp, #84]	; 0x54
   17530:	mov	r2, r3
   17534:	bl	12040 <snprintf@plt>
   17538:	b	1778c <table_cell_to_buffer@@Base+0x848>
   1753c:	ldr	r0, [fp, #-16]
   17540:	ldr	r1, [fp, #8]
   17544:	ldr	r2, [fp, #-4]
   17548:	ldr	r3, [fp, #-8]
   1754c:	ldr	ip, [fp, #-12]
   17550:	str	r0, [sp, #80]	; 0x50
   17554:	mov	r0, r2
   17558:	str	r1, [sp, #76]	; 0x4c
   1755c:	mov	r1, r3
   17560:	mov	r2, ip
   17564:	bl	15410 <table_get_string@@Base>
   17568:	ldr	r1, [pc, #580]	; 177b4 <table_cell_to_buffer@@Base+0x870>
   1756c:	add	r2, pc, r1
   17570:	ldr	r1, [sp, #80]	; 0x50
   17574:	str	r0, [sp, #72]	; 0x48
   17578:	mov	r0, r1
   1757c:	ldr	r1, [sp, #76]	; 0x4c
   17580:	ldr	r3, [sp, #72]	; 0x48
   17584:	bl	12040 <snprintf@plt>
   17588:	b	1778c <table_cell_to_buffer@@Base+0x848>
   1758c:	ldr	r0, [fp, #-16]
   17590:	ldr	r1, [fp, #8]
   17594:	ldr	r2, [fp, #-4]
   17598:	ldr	r3, [fp, #-8]
   1759c:	ldr	ip, [fp, #-12]
   175a0:	str	r0, [sp, #68]	; 0x44
   175a4:	mov	r0, r2
   175a8:	str	r1, [sp, #64]	; 0x40
   175ac:	mov	r1, r3
   175b0:	mov	r2, ip
   175b4:	bl	1530c <table_get_float@@Base>
   175b8:	ldr	r0, [pc, #496]	; 177b0 <table_cell_to_buffer@@Base+0x86c>
   175bc:	add	r2, pc, r0
   175c0:	vcvt.f64.f32	d16, s0
   175c4:	ldr	r0, [sp, #68]	; 0x44
   175c8:	ldr	r1, [sp, #64]	; 0x40
   175cc:	vstr	d16, [sp]
   175d0:	bl	12040 <snprintf@plt>
   175d4:	b	1778c <table_cell_to_buffer@@Base+0x848>
   175d8:	ldr	r0, [fp, #-16]
   175dc:	ldr	r1, [fp, #8]
   175e0:	ldr	r2, [fp, #-4]
   175e4:	ldr	r3, [fp, #-8]
   175e8:	ldr	ip, [fp, #-12]
   175ec:	str	r0, [sp, #60]	; 0x3c
   175f0:	mov	r0, r2
   175f4:	str	r1, [sp, #56]	; 0x38
   175f8:	mov	r1, r3
   175fc:	mov	r2, ip
   17600:	bl	15340 <table_get_double@@Base>
   17604:	ldr	r0, [pc, #416]	; 177ac <table_cell_to_buffer@@Base+0x868>
   17608:	add	r2, pc, r0
   1760c:	ldr	r0, [sp, #60]	; 0x3c
   17610:	ldr	r1, [sp, #56]	; 0x38
   17614:	vstr	d0, [sp]
   17618:	bl	12040 <snprintf@plt>
   1761c:	b	1778c <table_cell_to_buffer@@Base+0x848>
   17620:	ldr	r0, [fp, #-16]
   17624:	ldr	r1, [fp, #8]
   17628:	ldr	r2, [fp, #-4]
   1762c:	ldr	r3, [fp, #-8]
   17630:	ldr	ip, [fp, #-12]
   17634:	str	r0, [sp, #52]	; 0x34
   17638:	mov	r0, r2
   1763c:	str	r1, [sp, #48]	; 0x30
   17640:	mov	r1, r3
   17644:	mov	r2, ip
   17648:	bl	15374 <table_get_ldouble@@Base>
   1764c:	ldr	r0, [pc, #340]	; 177a8 <table_cell_to_buffer@@Base+0x864>
   17650:	add	r2, pc, r0
   17654:	ldr	r0, [sp, #52]	; 0x34
   17658:	ldr	r1, [sp, #48]	; 0x30
   1765c:	vstr	d0, [sp]
   17660:	bl	12040 <snprintf@plt>
   17664:	b	1778c <table_cell_to_buffer@@Base+0x848>
   17668:	ldr	r0, [fp, #-16]
   1766c:	ldr	r1, [fp, #8]
   17670:	ldr	r2, [fp, #-4]
   17674:	ldr	r3, [fp, #-8]
   17678:	ldr	ip, [fp, #-12]
   1767c:	str	r0, [sp, #44]	; 0x2c
   17680:	mov	r0, r2
   17684:	str	r1, [sp, #40]	; 0x28
   17688:	mov	r1, r3
   1768c:	mov	r2, ip
   17690:	bl	14f54 <table_get_bool@@Base>
   17694:	ldr	r1, [pc, #264]	; 177a4 <table_cell_to_buffer@@Base+0x860>
   17698:	add	r2, pc, r1
   1769c:	and	r3, r0, #1
   176a0:	ldr	r0, [sp, #44]	; 0x2c
   176a4:	ldr	r1, [sp, #40]	; 0x28
   176a8:	bl	12040 <snprintf@plt>
   176ac:	b	1778c <table_cell_to_buffer@@Base+0x848>
   176b0:	ldr	r0, [fp, #-16]
   176b4:	ldr	r1, [fp, #8]
   176b8:	ldr	r2, [fp, #-4]
   176bc:	ldr	r3, [fp, #-8]
   176c0:	ldr	ip, [fp, #-12]
   176c4:	str	r0, [sp, #36]	; 0x24
   176c8:	mov	r0, r2
   176cc:	str	r1, [sp, #32]
   176d0:	mov	r1, r3
   176d4:	mov	r2, ip
   176d8:	bl	153a8 <table_get_char@@Base>
   176dc:	ldr	r1, [pc, #188]	; 177a0 <table_cell_to_buffer@@Base+0x85c>
   176e0:	add	r2, pc, r1
   176e4:	and	r3, r0, #255	; 0xff
   176e8:	ldr	r0, [sp, #36]	; 0x24
   176ec:	ldr	r1, [sp, #32]
   176f0:	bl	12040 <snprintf@plt>
   176f4:	b	1778c <table_cell_to_buffer@@Base+0x848>
   176f8:	ldr	r0, [fp, #-16]
   176fc:	ldr	r1, [fp, #8]
   17700:	ldr	r2, [fp, #-4]
   17704:	ldr	r3, [fp, #-8]
   17708:	ldr	ip, [fp, #-12]
   1770c:	str	r0, [sp, #28]
   17710:	mov	r0, r2
   17714:	str	r1, [sp, #24]
   17718:	mov	r1, r3
   1771c:	mov	r2, ip
   17720:	bl	153dc <table_get_uchar@@Base>
   17724:	ldr	r1, [pc, #112]	; 1779c <table_cell_to_buffer@@Base+0x858>
   17728:	add	r2, pc, r1
   1772c:	and	r3, r0, #255	; 0xff
   17730:	ldr	r0, [sp, #28]
   17734:	ldr	r1, [sp, #24]
   17738:	bl	12040 <snprintf@plt>
   1773c:	b	1778c <table_cell_to_buffer@@Base+0x848>
   17740:	ldr	r0, [fp, #-16]
   17744:	ldr	r1, [fp, #8]
   17748:	ldr	r2, [fp, #-4]
   1774c:	ldr	r3, [fp, #-8]
   17750:	ldr	ip, [fp, #-12]
   17754:	str	r0, [sp, #20]
   17758:	mov	r0, r2
   1775c:	str	r1, [sp, #16]
   17760:	mov	r1, r3
   17764:	mov	r2, ip
   17768:	bl	15440 <table_get_ptr@@Base>
   1776c:	ldr	r1, [pc, #36]	; 17798 <table_cell_to_buffer@@Base+0x854>
   17770:	add	r2, pc, r1
   17774:	ldr	r1, [sp, #20]
   17778:	str	r0, [sp, #12]
   1777c:	mov	r0, r1
   17780:	ldr	r1, [sp, #16]
   17784:	ldr	r3, [sp, #12]
   17788:	bl	12040 <snprintf@plt>
   1778c:	ldr	r0, [fp, #-20]	; 0xffffffec
   17790:	mov	sp, fp
   17794:	pop	{fp, pc}
   17798:	andeq	r0, r0, r7, ror #27
   1779c:	andeq	r0, r0, ip, lsr #28
   177a0:	andeq	r0, r0, r4, ror lr
   177a4:	andeq	r0, r0, lr, lsl #29
   177a8:	andeq	r0, r0, r0, lsl #30
   177ac:	andeq	r0, r0, r4, asr #30
   177b0:	andeq	r0, r0, sp, lsl #31
   177b4:	ldrdeq	r0, [r0], -sl
   177b8:	andeq	r1, r0, r1, lsr r0
   177bc:	muleq	r0, r8, r0
   177c0:	strdeq	r1, [r0], -lr
   177c4:	andeq	r1, r0, sl, asr #2
   177c8:	andeq	r1, r0, lr, lsl #3
   177cc:	ldrdeq	r1, [r0], -r2
   177d0:	andeq	r1, r0, r9, lsr r2
   177d4:	andeq	r1, r0, r0, lsr #5
   177d8:	andeq	r1, r0, sp, ror #5
   177dc:	andeq	r1, r0, sl, lsr r3
   177e0:	andeq	r1, r0, r5, lsl #7
   177e4:	andeq	r1, r0, sl, asr #7
   177e8:	andeq	r1, r0, r5, lsl r4
   177ec:	andeq	r1, r0, sl, asr r4
   177f0:	andeq	r1, r0, sp, lsr #9
   177f4:	strdeq	r1, [r0], -sl
   177f8:	andeq	r1, r0, ip, lsl #5
   177fc:	andeq	r1, r0, r5, lsr #4
   17800:	andeq	r1, r0, r4, lsl #1
   17804:	andeq	r1, r0, sp, lsl r0

00017808 <table_cell_from_buffer@@Base>:
   17808:	push	{r4, r5, fp, lr}
   1780c:	add	fp, sp, #8
   17810:	sub	sp, sp, #520	; 0x208
   17814:	str	r0, [fp, #-12]
   17818:	str	r1, [fp, #-16]
   1781c:	str	r2, [fp, #-20]	; 0xffffffec
   17820:	str	r3, [fp, #-24]	; 0xffffffe8
   17824:	mov	r0, #0
   17828:	str	r0, [fp, #-28]	; 0xffffffe4
   1782c:	ldr	r0, [fp, #-12]
   17830:	ldr	r1, [fp, #-20]	; 0xffffffec
   17834:	bl	13370 <table_get_column_data_type@@Base>
   17838:	mov	r1, r0
   1783c:	cmp	r0, #23
   17840:	str	r1, [sp, #8]
   17844:	bhi	18348 <table_cell_from_buffer@@Base+0xb40>
   17848:	add	r0, pc, #8
   1784c:	ldr	r1, [sp, #8]
   17850:	ldr	r2, [r0, r1, lsl #2]
   17854:	add	pc, r0, r2
   17858:	andeq	r0, r0, r0, rrx
   1785c:	andeq	r0, r0, ip, asr #1
   17860:	andeq	r0, r0, r8, lsr r1
   17864:	andeq	r0, r0, r4, lsr #3
   17868:	andeq	r0, r0, r0, lsl r2
   1786c:	andeq	r0, r0, ip, ror r2
   17870:	andeq	r0, r0, r8, ror #5
   17874:	andeq	r0, r0, r4, asr r3
   17878:	andeq	r0, r0, r0, asr #7
   1787c:	andeq	r0, r0, ip, lsr r4
   17880:			; <UNDEFINED> instruction: 0x000004b8
   17884:	andeq	r0, r0, r4, lsr #10
   17888:	muleq	r0, r0, r5
   1788c:	strdeq	r0, [r0], -ip
   17890:	andeq	r0, r0, r8, ror #12
   17894:	andeq	r0, r0, r4, ror #13
   17898:	andeq	r0, r0, ip, asr #15
   1789c:	andeq	r0, r0, r8, lsr r8
   178a0:	andeq	r0, r0, r4, lsr #17
   178a4:	andeq	r0, r0, ip, lsr #19
   178a8:	andeq	r0, r0, r8, lsl sl
   178ac:	andeq	r0, r0, r0, ror #14
   178b0:	andeq	r0, r0, r0, lsl r9
   178b4:	andeq	r0, r0, r4, lsl #21
   178b8:	ldr	r0, [pc, #2800]	; 183b0 <table_cell_from_buffer@@Base+0xba8>
   178bc:	add	r1, pc, r0
   178c0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   178c4:	sub	r2, fp, #32
   178c8:	bl	1204c <__isoc99_sscanf@plt>
   178cc:	str	r0, [fp, #-36]	; 0xffffffdc
   178d0:	ldr	r0, [fp, #-36]	; 0xffffffdc
   178d4:	mvn	r1, #0
   178d8:	cmp	r1, r0
   178dc:	bne	178ec <table_cell_from_buffer@@Base+0xe4>
   178e0:	mvn	r0, #0
   178e4:	str	r0, [fp, #-28]	; 0xffffffe4
   178e8:	b	17920 <table_cell_from_buffer@@Base+0x118>
   178ec:	ldr	r0, [fp, #-36]	; 0xffffffdc
   178f0:	movw	r1, #1
   178f4:	cmp	r1, r0
   178f8:	beq	17908 <table_cell_from_buffer@@Base+0x100>
   178fc:	mvn	r0, #0
   17900:	str	r0, [fp, #-28]	; 0xffffffe4
   17904:	b	1791c <table_cell_from_buffer@@Base+0x114>
   17908:	ldr	r0, [fp, #-12]
   1790c:	ldr	r1, [fp, #-16]
   17910:	ldr	r2, [fp, #-20]	; 0xffffffec
   17914:	ldr	r3, [fp, #-32]	; 0xffffffe0
   17918:	bl	166b4 <table_set_int@@Base>
   1791c:	b	17920 <table_cell_from_buffer@@Base+0x118>
   17920:	b	18348 <table_cell_from_buffer@@Base+0xb40>
   17924:	ldr	r0, [pc, #2688]	; 183ac <table_cell_from_buffer@@Base+0xba4>
   17928:	add	r1, pc, r0
   1792c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17930:	sub	r2, fp, #40	; 0x28
   17934:	bl	1204c <__isoc99_sscanf@plt>
   17938:	str	r0, [fp, #-44]	; 0xffffffd4
   1793c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   17940:	mvn	r1, #0
   17944:	cmp	r1, r0
   17948:	bne	17958 <table_cell_from_buffer@@Base+0x150>
   1794c:	mvn	r0, #0
   17950:	str	r0, [fp, #-28]	; 0xffffffe4
   17954:	b	1798c <table_cell_from_buffer@@Base+0x184>
   17958:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1795c:	movw	r1, #1
   17960:	cmp	r1, r0
   17964:	beq	17974 <table_cell_from_buffer@@Base+0x16c>
   17968:	mvn	r0, #0
   1796c:	str	r0, [fp, #-28]	; 0xffffffe4
   17970:	b	17988 <table_cell_from_buffer@@Base+0x180>
   17974:	ldr	r0, [fp, #-12]
   17978:	ldr	r1, [fp, #-16]
   1797c:	ldr	r2, [fp, #-20]	; 0xffffffec
   17980:	ldr	r3, [fp, #-40]	; 0xffffffd8
   17984:	bl	166f4 <table_set_uint@@Base>
   17988:	b	1798c <table_cell_from_buffer@@Base+0x184>
   1798c:	b	18348 <table_cell_from_buffer@@Base+0xb40>
   17990:	ldr	r0, [pc, #2576]	; 183a8 <table_cell_from_buffer@@Base+0xba0>
   17994:	add	r1, pc, r0
   17998:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1799c:	sub	r2, fp, #45	; 0x2d
   179a0:	bl	1204c <__isoc99_sscanf@plt>
   179a4:	str	r0, [fp, #-52]	; 0xffffffcc
   179a8:	ldr	r0, [fp, #-52]	; 0xffffffcc
   179ac:	mvn	r1, #0
   179b0:	cmp	r1, r0
   179b4:	bne	179c4 <table_cell_from_buffer@@Base+0x1bc>
   179b8:	mvn	r0, #0
   179bc:	str	r0, [fp, #-28]	; 0xffffffe4
   179c0:	b	179f8 <table_cell_from_buffer@@Base+0x1f0>
   179c4:	ldr	r0, [fp, #-52]	; 0xffffffcc
   179c8:	movw	r1, #1
   179cc:	cmp	r1, r0
   179d0:	beq	179e0 <table_cell_from_buffer@@Base+0x1d8>
   179d4:	mvn	r0, #0
   179d8:	str	r0, [fp, #-28]	; 0xffffffe4
   179dc:	b	179f4 <table_cell_from_buffer@@Base+0x1ec>
   179e0:	ldr	r0, [fp, #-12]
   179e4:	ldr	r1, [fp, #-16]
   179e8:	ldr	r2, [fp, #-20]	; 0xffffffec
   179ec:	ldrsb	r3, [fp, #-45]	; 0xffffffd3
   179f0:	bl	16734 <table_set_int8@@Base>
   179f4:	b	179f8 <table_cell_from_buffer@@Base+0x1f0>
   179f8:	b	18348 <table_cell_from_buffer@@Base+0xb40>
   179fc:	ldr	r0, [pc, #2464]	; 183a4 <table_cell_from_buffer@@Base+0xb9c>
   17a00:	add	r1, pc, r0
   17a04:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17a08:	sub	r2, fp, #53	; 0x35
   17a0c:	bl	1204c <__isoc99_sscanf@plt>
   17a10:	str	r0, [fp, #-60]	; 0xffffffc4
   17a14:	ldr	r0, [fp, #-60]	; 0xffffffc4
   17a18:	mvn	r1, #0
   17a1c:	cmp	r1, r0
   17a20:	bne	17a30 <table_cell_from_buffer@@Base+0x228>
   17a24:	mvn	r0, #0
   17a28:	str	r0, [fp, #-28]	; 0xffffffe4
   17a2c:	b	17a64 <table_cell_from_buffer@@Base+0x25c>
   17a30:	ldr	r0, [fp, #-60]	; 0xffffffc4
   17a34:	movw	r1, #1
   17a38:	cmp	r1, r0
   17a3c:	beq	17a4c <table_cell_from_buffer@@Base+0x244>
   17a40:	mvn	r0, #0
   17a44:	str	r0, [fp, #-28]	; 0xffffffe4
   17a48:	b	17a60 <table_cell_from_buffer@@Base+0x258>
   17a4c:	ldr	r0, [fp, #-12]
   17a50:	ldr	r1, [fp, #-16]
   17a54:	ldr	r2, [fp, #-20]	; 0xffffffec
   17a58:	ldrb	r3, [fp, #-53]	; 0xffffffcb
   17a5c:	bl	16774 <table_set_uint8@@Base>
   17a60:	b	17a64 <table_cell_from_buffer@@Base+0x25c>
   17a64:	b	18348 <table_cell_from_buffer@@Base+0xb40>
   17a68:	ldr	r0, [pc, #2352]	; 183a0 <table_cell_from_buffer@@Base+0xb98>
   17a6c:	add	r1, pc, r0
   17a70:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17a74:	sub	r2, fp, #62	; 0x3e
   17a78:	bl	1204c <__isoc99_sscanf@plt>
   17a7c:	str	r0, [fp, #-68]	; 0xffffffbc
   17a80:	ldr	r0, [fp, #-68]	; 0xffffffbc
   17a84:	mvn	r1, #0
   17a88:	cmp	r1, r0
   17a8c:	bne	17a9c <table_cell_from_buffer@@Base+0x294>
   17a90:	mvn	r0, #0
   17a94:	str	r0, [fp, #-28]	; 0xffffffe4
   17a98:	b	17ad0 <table_cell_from_buffer@@Base+0x2c8>
   17a9c:	ldr	r0, [fp, #-68]	; 0xffffffbc
   17aa0:	movw	r1, #1
   17aa4:	cmp	r1, r0
   17aa8:	beq	17ab8 <table_cell_from_buffer@@Base+0x2b0>
   17aac:	mvn	r0, #0
   17ab0:	str	r0, [fp, #-28]	; 0xffffffe4
   17ab4:	b	17acc <table_cell_from_buffer@@Base+0x2c4>
   17ab8:	ldr	r0, [fp, #-12]
   17abc:	ldr	r1, [fp, #-16]
   17ac0:	ldr	r2, [fp, #-20]	; 0xffffffec
   17ac4:	ldrsh	r3, [fp, #-62]	; 0xffffffc2
   17ac8:	bl	167b4 <table_set_int16@@Base>
   17acc:	b	17ad0 <table_cell_from_buffer@@Base+0x2c8>
   17ad0:	b	18348 <table_cell_from_buffer@@Base+0xb40>
   17ad4:	ldr	r0, [pc, #2240]	; 1839c <table_cell_from_buffer@@Base+0xb94>
   17ad8:	add	r1, pc, r0
   17adc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17ae0:	sub	r2, fp, #70	; 0x46
   17ae4:	bl	1204c <__isoc99_sscanf@plt>
   17ae8:	str	r0, [fp, #-76]	; 0xffffffb4
   17aec:	ldr	r0, [fp, #-76]	; 0xffffffb4
   17af0:	mvn	r1, #0
   17af4:	cmp	r1, r0
   17af8:	bne	17b08 <table_cell_from_buffer@@Base+0x300>
   17afc:	mvn	r0, #0
   17b00:	str	r0, [fp, #-28]	; 0xffffffe4
   17b04:	b	17b3c <table_cell_from_buffer@@Base+0x334>
   17b08:	ldr	r0, [fp, #-76]	; 0xffffffb4
   17b0c:	movw	r1, #1
   17b10:	cmp	r1, r0
   17b14:	beq	17b24 <table_cell_from_buffer@@Base+0x31c>
   17b18:	mvn	r0, #0
   17b1c:	str	r0, [fp, #-28]	; 0xffffffe4
   17b20:	b	17b38 <table_cell_from_buffer@@Base+0x330>
   17b24:	ldr	r0, [fp, #-12]
   17b28:	ldr	r1, [fp, #-16]
   17b2c:	ldr	r2, [fp, #-20]	; 0xffffffec
   17b30:	ldrh	r3, [fp, #-70]	; 0xffffffba
   17b34:	bl	167f4 <table_set_uint16@@Base>
   17b38:	b	17b3c <table_cell_from_buffer@@Base+0x334>
   17b3c:	b	18348 <table_cell_from_buffer@@Base+0xb40>
   17b40:	ldr	r0, [pc, #2128]	; 18398 <table_cell_from_buffer@@Base+0xb90>
   17b44:	add	r1, pc, r0
   17b48:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17b4c:	sub	r2, fp, #80	; 0x50
   17b50:	bl	1204c <__isoc99_sscanf@plt>
   17b54:	str	r0, [fp, #-84]	; 0xffffffac
   17b58:	ldr	r0, [fp, #-84]	; 0xffffffac
   17b5c:	mvn	r1, #0
   17b60:	cmp	r1, r0
   17b64:	bne	17b74 <table_cell_from_buffer@@Base+0x36c>
   17b68:	mvn	r0, #0
   17b6c:	str	r0, [fp, #-28]	; 0xffffffe4
   17b70:	b	17ba8 <table_cell_from_buffer@@Base+0x3a0>
   17b74:	ldr	r0, [fp, #-84]	; 0xffffffac
   17b78:	movw	r1, #1
   17b7c:	cmp	r1, r0
   17b80:	beq	17b90 <table_cell_from_buffer@@Base+0x388>
   17b84:	mvn	r0, #0
   17b88:	str	r0, [fp, #-28]	; 0xffffffe4
   17b8c:	b	17ba4 <table_cell_from_buffer@@Base+0x39c>
   17b90:	ldr	r0, [fp, #-12]
   17b94:	ldr	r1, [fp, #-16]
   17b98:	ldr	r2, [fp, #-20]	; 0xffffffec
   17b9c:	ldr	r3, [fp, #-80]	; 0xffffffb0
   17ba0:	bl	16834 <table_set_int32@@Base>
   17ba4:	b	17ba8 <table_cell_from_buffer@@Base+0x3a0>
   17ba8:	b	18348 <table_cell_from_buffer@@Base+0xb40>
   17bac:	ldr	r0, [pc, #2016]	; 18394 <table_cell_from_buffer@@Base+0xb8c>
   17bb0:	add	r1, pc, r0
   17bb4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17bb8:	sub	r2, fp, #88	; 0x58
   17bbc:	bl	1204c <__isoc99_sscanf@plt>
   17bc0:	str	r0, [fp, #-92]	; 0xffffffa4
   17bc4:	ldr	r0, [fp, #-92]	; 0xffffffa4
   17bc8:	mvn	r1, #0
   17bcc:	cmp	r1, r0
   17bd0:	bne	17be0 <table_cell_from_buffer@@Base+0x3d8>
   17bd4:	mvn	r0, #0
   17bd8:	str	r0, [fp, #-28]	; 0xffffffe4
   17bdc:	b	17c14 <table_cell_from_buffer@@Base+0x40c>
   17be0:	ldr	r0, [fp, #-92]	; 0xffffffa4
   17be4:	movw	r1, #1
   17be8:	cmp	r1, r0
   17bec:	beq	17bfc <table_cell_from_buffer@@Base+0x3f4>
   17bf0:	mvn	r0, #0
   17bf4:	str	r0, [fp, #-28]	; 0xffffffe4
   17bf8:	b	17c10 <table_cell_from_buffer@@Base+0x408>
   17bfc:	ldr	r0, [fp, #-12]
   17c00:	ldr	r1, [fp, #-16]
   17c04:	ldr	r2, [fp, #-20]	; 0xffffffec
   17c08:	ldr	r3, [fp, #-88]	; 0xffffffa8
   17c0c:	bl	16874 <table_set_uint32@@Base>
   17c10:	b	17c14 <table_cell_from_buffer@@Base+0x40c>
   17c14:	b	18348 <table_cell_from_buffer@@Base+0xb40>
   17c18:	ldr	r0, [pc, #1904]	; 18390 <table_cell_from_buffer@@Base+0xb88>
   17c1c:	add	r1, pc, r0
   17c20:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17c24:	sub	r2, fp, #104	; 0x68
   17c28:	bl	1204c <__isoc99_sscanf@plt>
   17c2c:	str	r0, [fp, #-108]	; 0xffffff94
   17c30:	ldr	r0, [fp, #-108]	; 0xffffff94
   17c34:	mvn	r1, #0
   17c38:	cmp	r1, r0
   17c3c:	bne	17c4c <table_cell_from_buffer@@Base+0x444>
   17c40:	mvn	r0, #0
   17c44:	str	r0, [fp, #-28]	; 0xffffffe4
   17c48:	b	17c90 <table_cell_from_buffer@@Base+0x488>
   17c4c:	ldr	r0, [fp, #-108]	; 0xffffff94
   17c50:	movw	r1, #1
   17c54:	cmp	r1, r0
   17c58:	beq	17c68 <table_cell_from_buffer@@Base+0x460>
   17c5c:	mvn	r0, #0
   17c60:	str	r0, [fp, #-28]	; 0xffffffe4
   17c64:	b	17c8c <table_cell_from_buffer@@Base+0x484>
   17c68:	ldr	r0, [fp, #-12]
   17c6c:	ldr	r1, [fp, #-16]
   17c70:	ldr	r2, [fp, #-20]	; 0xffffffec
   17c74:	ldr	r3, [fp, #-104]	; 0xffffff98
   17c78:	ldr	ip, [fp, #-100]	; 0xffffff9c
   17c7c:	mov	lr, sp
   17c80:	str	ip, [lr, #4]
   17c84:	str	r3, [lr]
   17c88:	bl	168b4 <table_set_int64@@Base>
   17c8c:	b	17c90 <table_cell_from_buffer@@Base+0x488>
   17c90:	b	18348 <table_cell_from_buffer@@Base+0xb40>
   17c94:	ldr	r0, [pc, #1776]	; 1838c <table_cell_from_buffer@@Base+0xb84>
   17c98:	add	r1, pc, r0
   17c9c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17ca0:	sub	r2, fp, #120	; 0x78
   17ca4:	bl	1204c <__isoc99_sscanf@plt>
   17ca8:	str	r0, [fp, #-124]	; 0xffffff84
   17cac:	ldr	r0, [fp, #-124]	; 0xffffff84
   17cb0:	mvn	r1, #0
   17cb4:	cmp	r1, r0
   17cb8:	bne	17cc8 <table_cell_from_buffer@@Base+0x4c0>
   17cbc:	mvn	r0, #0
   17cc0:	str	r0, [fp, #-28]	; 0xffffffe4
   17cc4:	b	17d0c <table_cell_from_buffer@@Base+0x504>
   17cc8:	ldr	r0, [fp, #-124]	; 0xffffff84
   17ccc:	movw	r1, #1
   17cd0:	cmp	r1, r0
   17cd4:	beq	17ce4 <table_cell_from_buffer@@Base+0x4dc>
   17cd8:	mvn	r0, #0
   17cdc:	str	r0, [fp, #-28]	; 0xffffffe4
   17ce0:	b	17d08 <table_cell_from_buffer@@Base+0x500>
   17ce4:	ldr	r0, [fp, #-12]
   17ce8:	ldr	r1, [fp, #-16]
   17cec:	ldr	r2, [fp, #-20]	; 0xffffffec
   17cf0:	ldr	r3, [fp, #-120]	; 0xffffff88
   17cf4:	ldr	ip, [fp, #-116]	; 0xffffff8c
   17cf8:	mov	lr, sp
   17cfc:	str	ip, [lr, #4]
   17d00:	str	r3, [lr]
   17d04:	bl	16900 <table_set_uint64@@Base>
   17d08:	b	17d0c <table_cell_from_buffer@@Base+0x504>
   17d0c:	b	18348 <table_cell_from_buffer@@Base+0xb40>
   17d10:	ldr	r0, [pc, #1648]	; 18388 <table_cell_from_buffer@@Base+0xb80>
   17d14:	add	r1, pc, r0
   17d18:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17d1c:	sub	r2, fp, #126	; 0x7e
   17d20:	bl	1204c <__isoc99_sscanf@plt>
   17d24:	str	r0, [fp, #-132]	; 0xffffff7c
   17d28:	ldr	r0, [fp, #-132]	; 0xffffff7c
   17d2c:	mvn	r1, #0
   17d30:	cmp	r1, r0
   17d34:	bne	17d44 <table_cell_from_buffer@@Base+0x53c>
   17d38:	mvn	r0, #0
   17d3c:	str	r0, [fp, #-28]	; 0xffffffe4
   17d40:	b	17d78 <table_cell_from_buffer@@Base+0x570>
   17d44:	ldr	r0, [fp, #-132]	; 0xffffff7c
   17d48:	movw	r1, #1
   17d4c:	cmp	r1, r0
   17d50:	beq	17d60 <table_cell_from_buffer@@Base+0x558>
   17d54:	mvn	r0, #0
   17d58:	str	r0, [fp, #-28]	; 0xffffffe4
   17d5c:	b	17d74 <table_cell_from_buffer@@Base+0x56c>
   17d60:	ldr	r0, [fp, #-12]
   17d64:	ldr	r1, [fp, #-16]
   17d68:	ldr	r2, [fp, #-20]	; 0xffffffec
   17d6c:	ldrsh	r3, [fp, #-126]	; 0xffffff82
   17d70:	bl	1694c <table_set_short@@Base>
   17d74:	b	17d78 <table_cell_from_buffer@@Base+0x570>
   17d78:	b	18348 <table_cell_from_buffer@@Base+0xb40>
   17d7c:	ldr	r0, [pc, #1536]	; 18384 <table_cell_from_buffer@@Base+0xb7c>
   17d80:	add	r1, pc, r0
   17d84:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17d88:	sub	r2, fp, #134	; 0x86
   17d8c:	bl	1204c <__isoc99_sscanf@plt>
   17d90:	str	r0, [fp, #-140]	; 0xffffff74
   17d94:	ldr	r0, [fp, #-140]	; 0xffffff74
   17d98:	mvn	r1, #0
   17d9c:	cmp	r1, r0
   17da0:	bne	17db0 <table_cell_from_buffer@@Base+0x5a8>
   17da4:	mvn	r0, #0
   17da8:	str	r0, [fp, #-28]	; 0xffffffe4
   17dac:	b	17de4 <table_cell_from_buffer@@Base+0x5dc>
   17db0:	ldr	r0, [fp, #-140]	; 0xffffff74
   17db4:	movw	r1, #1
   17db8:	cmp	r1, r0
   17dbc:	beq	17dcc <table_cell_from_buffer@@Base+0x5c4>
   17dc0:	mvn	r0, #0
   17dc4:	str	r0, [fp, #-28]	; 0xffffffe4
   17dc8:	b	17de0 <table_cell_from_buffer@@Base+0x5d8>
   17dcc:	ldr	r0, [fp, #-12]
   17dd0:	ldr	r1, [fp, #-16]
   17dd4:	ldr	r2, [fp, #-20]	; 0xffffffec
   17dd8:	ldrh	r3, [fp, #-134]	; 0xffffff7a
   17ddc:	bl	1698c <table_set_ushort@@Base>
   17de0:	b	17de4 <table_cell_from_buffer@@Base+0x5dc>
   17de4:	b	18348 <table_cell_from_buffer@@Base+0xb40>
   17de8:	ldr	r0, [pc, #1424]	; 18380 <table_cell_from_buffer@@Base+0xb78>
   17dec:	add	r1, pc, r0
   17df0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17df4:	sub	r2, fp, #144	; 0x90
   17df8:	bl	1204c <__isoc99_sscanf@plt>
   17dfc:	str	r0, [fp, #-148]	; 0xffffff6c
   17e00:	ldr	r0, [fp, #-148]	; 0xffffff6c
   17e04:	mvn	r1, #0
   17e08:	cmp	r1, r0
   17e0c:	bne	17e1c <table_cell_from_buffer@@Base+0x614>
   17e10:	mvn	r0, #0
   17e14:	str	r0, [fp, #-28]	; 0xffffffe4
   17e18:	b	17e50 <table_cell_from_buffer@@Base+0x648>
   17e1c:	ldr	r0, [fp, #-148]	; 0xffffff6c
   17e20:	movw	r1, #1
   17e24:	cmp	r1, r0
   17e28:	beq	17e38 <table_cell_from_buffer@@Base+0x630>
   17e2c:	mvn	r0, #0
   17e30:	str	r0, [fp, #-28]	; 0xffffffe4
   17e34:	b	17e4c <table_cell_from_buffer@@Base+0x644>
   17e38:	ldr	r0, [fp, #-12]
   17e3c:	ldr	r1, [fp, #-16]
   17e40:	ldr	r2, [fp, #-20]	; 0xffffffec
   17e44:	ldr	r3, [fp, #-144]	; 0xffffff70
   17e48:	bl	169cc <table_set_long@@Base>
   17e4c:	b	17e50 <table_cell_from_buffer@@Base+0x648>
   17e50:	b	18348 <table_cell_from_buffer@@Base+0xb40>
   17e54:	ldr	r0, [pc, #1312]	; 1837c <table_cell_from_buffer@@Base+0xb74>
   17e58:	add	r1, pc, r0
   17e5c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17e60:	sub	r2, fp, #152	; 0x98
   17e64:	bl	1204c <__isoc99_sscanf@plt>
   17e68:	str	r0, [fp, #-156]	; 0xffffff64
   17e6c:	ldr	r0, [fp, #-156]	; 0xffffff64
   17e70:	mvn	r1, #0
   17e74:	cmp	r1, r0
   17e78:	bne	17e88 <table_cell_from_buffer@@Base+0x680>
   17e7c:	mvn	r0, #0
   17e80:	str	r0, [fp, #-28]	; 0xffffffe4
   17e84:	b	17ebc <table_cell_from_buffer@@Base+0x6b4>
   17e88:	ldr	r0, [fp, #-156]	; 0xffffff64
   17e8c:	movw	r1, #1
   17e90:	cmp	r1, r0
   17e94:	beq	17ea4 <table_cell_from_buffer@@Base+0x69c>
   17e98:	mvn	r0, #0
   17e9c:	str	r0, [fp, #-28]	; 0xffffffe4
   17ea0:	b	17eb8 <table_cell_from_buffer@@Base+0x6b0>
   17ea4:	ldr	r0, [fp, #-12]
   17ea8:	ldr	r1, [fp, #-16]
   17eac:	ldr	r2, [fp, #-20]	; 0xffffffec
   17eb0:	ldr	r3, [fp, #-152]	; 0xffffff68
   17eb4:	bl	16a0c <table_set_ulong@@Base>
   17eb8:	b	17ebc <table_cell_from_buffer@@Base+0x6b4>
   17ebc:	b	18348 <table_cell_from_buffer@@Base+0xb40>
   17ec0:	ldr	r0, [pc, #1200]	; 18378 <table_cell_from_buffer@@Base+0xb70>
   17ec4:	add	r1, pc, r0
   17ec8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17ecc:	sub	r2, fp, #168	; 0xa8
   17ed0:	bl	1204c <__isoc99_sscanf@plt>
   17ed4:	str	r0, [fp, #-172]	; 0xffffff54
   17ed8:	ldr	r0, [fp, #-172]	; 0xffffff54
   17edc:	mvn	r1, #0
   17ee0:	cmp	r1, r0
   17ee4:	bne	17ef4 <table_cell_from_buffer@@Base+0x6ec>
   17ee8:	mvn	r0, #0
   17eec:	str	r0, [fp, #-28]	; 0xffffffe4
   17ef0:	b	17f38 <table_cell_from_buffer@@Base+0x730>
   17ef4:	ldr	r0, [fp, #-172]	; 0xffffff54
   17ef8:	movw	r1, #1
   17efc:	cmp	r1, r0
   17f00:	beq	17f10 <table_cell_from_buffer@@Base+0x708>
   17f04:	mvn	r0, #0
   17f08:	str	r0, [fp, #-28]	; 0xffffffe4
   17f0c:	b	17f34 <table_cell_from_buffer@@Base+0x72c>
   17f10:	ldr	r0, [fp, #-12]
   17f14:	ldr	r1, [fp, #-16]
   17f18:	ldr	r2, [fp, #-20]	; 0xffffffec
   17f1c:	ldr	r3, [fp, #-168]	; 0xffffff58
   17f20:	ldr	ip, [fp, #-164]	; 0xffffff5c
   17f24:	mov	lr, sp
   17f28:	str	ip, [lr, #4]
   17f2c:	str	r3, [lr]
   17f30:	bl	16a4c <table_set_llong@@Base>
   17f34:	b	17f38 <table_cell_from_buffer@@Base+0x730>
   17f38:	b	18348 <table_cell_from_buffer@@Base+0xb40>
   17f3c:	ldr	r0, [pc, #1072]	; 18374 <table_cell_from_buffer@@Base+0xb6c>
   17f40:	add	r1, pc, r0
   17f44:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17f48:	sub	r2, fp, #184	; 0xb8
   17f4c:	bl	1204c <__isoc99_sscanf@plt>
   17f50:	str	r0, [fp, #-188]	; 0xffffff44
   17f54:	ldr	r0, [fp, #-188]	; 0xffffff44
   17f58:	mvn	r1, #0
   17f5c:	cmp	r1, r0
   17f60:	bne	17f70 <table_cell_from_buffer@@Base+0x768>
   17f64:	mvn	r0, #0
   17f68:	str	r0, [fp, #-28]	; 0xffffffe4
   17f6c:	b	17fb4 <table_cell_from_buffer@@Base+0x7ac>
   17f70:	ldr	r0, [fp, #-188]	; 0xffffff44
   17f74:	movw	r1, #1
   17f78:	cmp	r1, r0
   17f7c:	beq	17f8c <table_cell_from_buffer@@Base+0x784>
   17f80:	mvn	r0, #0
   17f84:	str	r0, [fp, #-28]	; 0xffffffe4
   17f88:	b	17fb0 <table_cell_from_buffer@@Base+0x7a8>
   17f8c:	ldr	r0, [fp, #-12]
   17f90:	ldr	r1, [fp, #-16]
   17f94:	ldr	r2, [fp, #-20]	; 0xffffffec
   17f98:	ldr	r3, [fp, #-184]	; 0xffffff48
   17f9c:	ldr	ip, [fp, #-180]	; 0xffffff4c
   17fa0:	mov	lr, sp
   17fa4:	str	ip, [lr, #4]
   17fa8:	str	r3, [lr]
   17fac:	bl	16a98 <table_set_ullong@@Base>
   17fb0:	b	17fb4 <table_cell_from_buffer@@Base+0x7ac>
   17fb4:	b	18348 <table_cell_from_buffer@@Base+0xb40>
   17fb8:	ldr	r0, [pc, #944]	; 18370 <table_cell_from_buffer@@Base+0xb68>
   17fbc:	add	r1, pc, r0
   17fc0:	add	r2, sp, #84	; 0x54
   17fc4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17fc8:	bl	1204c <__isoc99_sscanf@plt>
   17fcc:	str	r0, [sp, #80]	; 0x50
   17fd0:	ldr	r0, [sp, #80]	; 0x50
   17fd4:	mvn	r1, #0
   17fd8:	cmp	r1, r0
   17fdc:	bne	17fec <table_cell_from_buffer@@Base+0x7e4>
   17fe0:	mvn	r0, #0
   17fe4:	str	r0, [fp, #-28]	; 0xffffffe4
   17fe8:	b	18020 <table_cell_from_buffer@@Base+0x818>
   17fec:	ldr	r0, [sp, #80]	; 0x50
   17ff0:	movw	r1, #1
   17ff4:	cmp	r1, r0
   17ff8:	beq	18008 <table_cell_from_buffer@@Base+0x800>
   17ffc:	mvn	r0, #0
   18000:	str	r0, [fp, #-28]	; 0xffffffe4
   18004:	b	1801c <table_cell_from_buffer@@Base+0x814>
   18008:	add	r3, sp, #84	; 0x54
   1800c:	ldr	r0, [fp, #-12]
   18010:	ldr	r1, [fp, #-16]
   18014:	ldr	r2, [fp, #-20]	; 0xffffffec
   18018:	bl	16ba4 <table_set_string@@Base>
   1801c:	b	18020 <table_cell_from_buffer@@Base+0x818>
   18020:	b	18348 <table_cell_from_buffer@@Base+0xb40>
   18024:	ldr	r0, [pc, #832]	; 1836c <table_cell_from_buffer@@Base+0xb64>
   18028:	add	r1, pc, r0
   1802c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18030:	add	r2, sp, #76	; 0x4c
   18034:	bl	1204c <__isoc99_sscanf@plt>
   18038:	str	r0, [sp, #72]	; 0x48
   1803c:	ldr	r0, [sp, #72]	; 0x48
   18040:	mvn	r1, #0
   18044:	cmp	r1, r0
   18048:	bne	18058 <table_cell_from_buffer@@Base+0x850>
   1804c:	mvn	r0, #0
   18050:	str	r0, [fp, #-28]	; 0xffffffe4
   18054:	b	1808c <table_cell_from_buffer@@Base+0x884>
   18058:	ldr	r0, [sp, #72]	; 0x48
   1805c:	movw	r1, #1
   18060:	cmp	r1, r0
   18064:	beq	18074 <table_cell_from_buffer@@Base+0x86c>
   18068:	mvn	r0, #0
   1806c:	str	r0, [fp, #-28]	; 0xffffffe4
   18070:	b	18088 <table_cell_from_buffer@@Base+0x880>
   18074:	ldr	r0, [fp, #-12]
   18078:	ldr	r1, [fp, #-16]
   1807c:	ldr	r2, [fp, #-20]	; 0xffffffec
   18080:	vldr	s0, [sp, #76]	; 0x4c
   18084:	bl	16ae4 <table_set_float@@Base>
   18088:	b	1808c <table_cell_from_buffer@@Base+0x884>
   1808c:	b	18348 <table_cell_from_buffer@@Base+0xb40>
   18090:	ldr	r0, [pc, #720]	; 18368 <table_cell_from_buffer@@Base+0xb60>
   18094:	add	r1, pc, r0
   18098:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1809c:	add	r2, sp, #64	; 0x40
   180a0:	bl	1204c <__isoc99_sscanf@plt>
   180a4:	str	r0, [sp, #60]	; 0x3c
   180a8:	ldr	r0, [sp, #60]	; 0x3c
   180ac:	mvn	r1, #0
   180b0:	cmp	r1, r0
   180b4:	bne	180c4 <table_cell_from_buffer@@Base+0x8bc>
   180b8:	mvn	r0, #0
   180bc:	str	r0, [fp, #-28]	; 0xffffffe4
   180c0:	b	180f8 <table_cell_from_buffer@@Base+0x8f0>
   180c4:	ldr	r0, [sp, #60]	; 0x3c
   180c8:	movw	r1, #1
   180cc:	cmp	r1, r0
   180d0:	beq	180e0 <table_cell_from_buffer@@Base+0x8d8>
   180d4:	mvn	r0, #0
   180d8:	str	r0, [fp, #-28]	; 0xffffffe4
   180dc:	b	180f4 <table_cell_from_buffer@@Base+0x8ec>
   180e0:	ldr	r0, [fp, #-12]
   180e4:	ldr	r1, [fp, #-16]
   180e8:	ldr	r2, [fp, #-20]	; 0xffffffec
   180ec:	vldr	d0, [sp, #64]	; 0x40
   180f0:	bl	16b24 <table_set_double@@Base>
   180f4:	b	180f8 <table_cell_from_buffer@@Base+0x8f0>
   180f8:	b	18348 <table_cell_from_buffer@@Base+0xb40>
   180fc:	ldr	r0, [pc, #608]	; 18364 <table_cell_from_buffer@@Base+0xb5c>
   18100:	add	r1, pc, r0
   18104:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18108:	add	r2, sp, #48	; 0x30
   1810c:	bl	1204c <__isoc99_sscanf@plt>
   18110:	str	r0, [sp, #44]	; 0x2c
   18114:	ldr	r0, [sp, #44]	; 0x2c
   18118:	mvn	r1, #0
   1811c:	cmp	r1, r0
   18120:	bne	18130 <table_cell_from_buffer@@Base+0x928>
   18124:	mvn	r0, #0
   18128:	str	r0, [fp, #-28]	; 0xffffffe4
   1812c:	b	18164 <table_cell_from_buffer@@Base+0x95c>
   18130:	ldr	r0, [sp, #44]	; 0x2c
   18134:	movw	r1, #1
   18138:	cmp	r1, r0
   1813c:	beq	1814c <table_cell_from_buffer@@Base+0x944>
   18140:	mvn	r0, #0
   18144:	str	r0, [fp, #-28]	; 0xffffffe4
   18148:	b	18160 <table_cell_from_buffer@@Base+0x958>
   1814c:	ldr	r0, [fp, #-12]
   18150:	ldr	r1, [fp, #-16]
   18154:	ldr	r2, [fp, #-20]	; 0xffffffec
   18158:	vldr	d0, [sp, #48]	; 0x30
   1815c:	bl	16b64 <table_set_ldouble@@Base>
   18160:	b	18164 <table_cell_from_buffer@@Base+0x95c>
   18164:	b	18348 <table_cell_from_buffer@@Base+0xb40>
   18168:	ldr	r0, [pc, #496]	; 18360 <table_cell_from_buffer@@Base+0xb58>
   1816c:	add	r1, pc, r0
   18170:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18174:	add	r2, sp, #40	; 0x28
   18178:	bl	1204c <__isoc99_sscanf@plt>
   1817c:	str	r0, [sp, #36]	; 0x24
   18180:	ldr	r0, [sp, #36]	; 0x24
   18184:	mvn	r1, #0
   18188:	cmp	r1, r0
   1818c:	bne	1819c <table_cell_from_buffer@@Base+0x994>
   18190:	mvn	r0, #0
   18194:	str	r0, [fp, #-28]	; 0xffffffe4
   18198:	b	18200 <table_cell_from_buffer@@Base+0x9f8>
   1819c:	ldr	r0, [sp, #36]	; 0x24
   181a0:	movw	r1, #1
   181a4:	cmp	r1, r0
   181a8:	beq	181b8 <table_cell_from_buffer@@Base+0x9b0>
   181ac:	mvn	r0, #0
   181b0:	str	r0, [fp, #-28]	; 0xffffffe4
   181b4:	b	181fc <table_cell_from_buffer@@Base+0x9f4>
   181b8:	ldr	r0, [sp, #40]	; 0x28
   181bc:	cmp	r0, #0
   181c0:	beq	181e0 <table_cell_from_buffer@@Base+0x9d8>
   181c4:	ldr	r0, [fp, #-12]
   181c8:	ldr	r1, [fp, #-16]
   181cc:	ldr	r2, [fp, #-20]	; 0xffffffec
   181d0:	movw	r3, #1
   181d4:	and	r3, r3, #1
   181d8:	bl	16670 <table_set_bool@@Base>
   181dc:	b	181f8 <table_cell_from_buffer@@Base+0x9f0>
   181e0:	ldr	r0, [fp, #-12]
   181e4:	ldr	r1, [fp, #-16]
   181e8:	ldr	r2, [fp, #-20]	; 0xffffffec
   181ec:	movw	r3, #0
   181f0:	and	r3, r3, #1
   181f4:	bl	16670 <table_set_bool@@Base>
   181f8:	b	181fc <table_cell_from_buffer@@Base+0x9f4>
   181fc:	b	18200 <table_cell_from_buffer@@Base+0x9f8>
   18200:	b	18348 <table_cell_from_buffer@@Base+0xb40>
   18204:	ldr	r0, [pc, #336]	; 1835c <table_cell_from_buffer@@Base+0xb54>
   18208:	add	r1, pc, r0
   1820c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18210:	add	r2, sp, #35	; 0x23
   18214:	bl	1204c <__isoc99_sscanf@plt>
   18218:	str	r0, [sp, #28]
   1821c:	ldr	r0, [sp, #28]
   18220:	mvn	r1, #0
   18224:	cmp	r1, r0
   18228:	bne	18238 <table_cell_from_buffer@@Base+0xa30>
   1822c:	mvn	r0, #0
   18230:	str	r0, [fp, #-28]	; 0xffffffe4
   18234:	b	1826c <table_cell_from_buffer@@Base+0xa64>
   18238:	ldr	r0, [sp, #28]
   1823c:	movw	r1, #1
   18240:	cmp	r1, r0
   18244:	beq	18254 <table_cell_from_buffer@@Base+0xa4c>
   18248:	mvn	r0, #0
   1824c:	str	r0, [fp, #-28]	; 0xffffffe4
   18250:	b	18268 <table_cell_from_buffer@@Base+0xa60>
   18254:	ldr	r0, [fp, #-12]
   18258:	ldr	r1, [fp, #-16]
   1825c:	ldr	r2, [fp, #-20]	; 0xffffffec
   18260:	ldrb	r3, [sp, #35]	; 0x23
   18264:	bl	16be4 <table_set_char@@Base>
   18268:	b	1826c <table_cell_from_buffer@@Base+0xa64>
   1826c:	b	18348 <table_cell_from_buffer@@Base+0xb40>
   18270:	ldr	r0, [pc, #224]	; 18358 <table_cell_from_buffer@@Base+0xb50>
   18274:	add	r1, pc, r0
   18278:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1827c:	add	r2, sp, #27
   18280:	bl	1204c <__isoc99_sscanf@plt>
   18284:	str	r0, [sp, #20]
   18288:	ldr	r0, [sp, #20]
   1828c:	mvn	r1, #0
   18290:	cmp	r1, r0
   18294:	bne	182a4 <table_cell_from_buffer@@Base+0xa9c>
   18298:	mvn	r0, #0
   1829c:	str	r0, [fp, #-28]	; 0xffffffe4
   182a0:	b	182d8 <table_cell_from_buffer@@Base+0xad0>
   182a4:	ldr	r0, [sp, #20]
   182a8:	movw	r1, #1
   182ac:	cmp	r1, r0
   182b0:	beq	182c0 <table_cell_from_buffer@@Base+0xab8>
   182b4:	mvn	r0, #0
   182b8:	str	r0, [fp, #-28]	; 0xffffffe4
   182bc:	b	182d4 <table_cell_from_buffer@@Base+0xacc>
   182c0:	ldr	r0, [fp, #-12]
   182c4:	ldr	r1, [fp, #-16]
   182c8:	ldr	r2, [fp, #-20]	; 0xffffffec
   182cc:	ldrb	r3, [sp, #27]
   182d0:	bl	16c24 <table_set_uchar@@Base>
   182d4:	b	182d8 <table_cell_from_buffer@@Base+0xad0>
   182d8:	b	18348 <table_cell_from_buffer@@Base+0xb40>
   182dc:	ldr	r0, [pc, #112]	; 18354 <table_cell_from_buffer@@Base+0xb4c>
   182e0:	add	r1, pc, r0
   182e4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   182e8:	add	r2, sp, #16
   182ec:	bl	1204c <__isoc99_sscanf@plt>
   182f0:	str	r0, [sp, #12]
   182f4:	ldr	r0, [sp, #12]
   182f8:	mvn	r1, #0
   182fc:	cmp	r1, r0
   18300:	bne	18310 <table_cell_from_buffer@@Base+0xb08>
   18304:	mvn	r0, #0
   18308:	str	r0, [fp, #-28]	; 0xffffffe4
   1830c:	b	18344 <table_cell_from_buffer@@Base+0xb3c>
   18310:	ldr	r0, [sp, #12]
   18314:	movw	r1, #1
   18318:	cmp	r1, r0
   1831c:	beq	1832c <table_cell_from_buffer@@Base+0xb24>
   18320:	mvn	r0, #0
   18324:	str	r0, [fp, #-28]	; 0xffffffe4
   18328:	b	18340 <table_cell_from_buffer@@Base+0xb38>
   1832c:	ldr	r0, [fp, #-12]
   18330:	ldr	r1, [fp, #-16]
   18334:	ldr	r2, [fp, #-20]	; 0xffffffec
   18338:	ldr	r3, [sp, #16]
   1833c:	bl	16c64 <table_set_ptr@@Base>
   18340:	b	18344 <table_cell_from_buffer@@Base+0xb3c>
   18344:	b	18348 <table_cell_from_buffer@@Base+0xb40>
   18348:	ldr	r0, [fp, #-28]	; 0xffffffe4
   1834c:	sub	sp, fp, #8
   18350:	pop	{r4, r5, fp, pc}
   18354:	andeq	r0, r0, r7, ror r2
   18358:	andeq	r0, r0, r0, ror #5
   1835c:	andeq	r0, r0, ip, asr #6
   18360:			; <UNDEFINED> instruction: 0x000003ba
   18364:	andeq	r0, r0, r0, asr r4
   18368:			; <UNDEFINED> instruction: 0x000004b8
   1836c:	andeq	r0, r0, r1, lsr #10
   18370:	andeq	r0, r0, sl, lsl #11
   18374:	strdeq	r0, [r0], -r1
   18378:	andeq	r0, r0, r8, ror #12
   1837c:	andeq	r0, r0, sl, ror #13
   18380:	andeq	r0, r0, r2, asr r7
   18384:			; <UNDEFINED> instruction: 0x000007ba
   18388:	andeq	r0, r0, r2, lsr #16
   1838c:	muleq	r0, r9, r8
   18390:	andeq	r0, r0, r0, lsl r9
   18394:	andeq	r0, r0, r9, ror r9
   18398:	andeq	r0, r0, r2, ror #19
   1839c:	andeq	r0, r0, r2, ror #20
   183a0:	andeq	r0, r0, sl, asr #21
   183a4:	andeq	r0, r0, pc, asr fp
   183a8:	andeq	r0, r0, r6, asr #23
   183ac:	andeq	r0, r0, r1, lsl #24
   183b0:	andeq	r0, r0, sl, ror #24

000183b4 <table_cell_nullify@@Base>:
   183b4:	push	{fp, lr}
   183b8:	mov	fp, sp
   183bc:	sub	sp, sp, #16
   183c0:	str	r0, [fp, #-4]
   183c4:	str	r1, [sp, #8]
   183c8:	str	r2, [sp, #4]
   183cc:	ldr	r0, [fp, #-4]
   183d0:	ldr	r1, [sp, #8]
   183d4:	ldr	r2, [sp, #4]
   183d8:	bl	16e88 <table_get_cell_ptr@@Base>
   183dc:	str	r0, [sp]
   183e0:	ldr	r0, [sp]
   183e4:	ldr	r0, [r0]
   183e8:	movw	r1, #0
   183ec:	cmp	r0, r1
   183f0:	beq	1840c <table_cell_nullify@@Base+0x58>
   183f4:	ldr	r0, [sp]
   183f8:	ldr	r0, [r0]
   183fc:	bl	11fd4 <free@plt>
   18400:	ldr	r0, [sp]
   18404:	movw	r1, #0
   18408:	str	r1, [r0]
   1840c:	movw	r0, #0
   18410:	mov	sp, fp
   18414:	pop	{fp, pc}

00018418 <__libc_csu_init@@Base>:
   18418:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1841c:	mov	r7, r0
   18420:	ldr	r6, [pc, #72]	; 18470 <__libc_csu_init@@Base+0x58>
   18424:	ldr	r5, [pc, #72]	; 18474 <__libc_csu_init@@Base+0x5c>
   18428:	add	r6, pc, r6
   1842c:	add	r5, pc, r5
   18430:	sub	r6, r6, r5
   18434:	mov	r8, r1
   18438:	mov	r9, r2
   1843c:	bl	11f9c <strcmp@plt-0x20>
   18440:	asrs	r6, r6, #2
   18444:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   18448:	mov	r4, #0
   1844c:	add	r4, r4, #1
   18450:	ldr	r3, [r5], #4
   18454:	mov	r2, r9
   18458:	mov	r1, r8
   1845c:	mov	r0, r7
   18460:	blx	r3
   18464:	cmp	r6, r4
   18468:	bne	1844c <__libc_csu_init@@Base+0x34>
   1846c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   18470:	ldrdeq	r0, [r1], -ip
   18474:	ldrdeq	r0, [r1], -r4

00018478 <__libc_csu_fini@@Base>:
   18478:	bx	lr

Disassembly of section .fini:

0001847c <.fini>:
   1847c:	push	{r3, lr}
   18480:	pop	{r3, pc}
