{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1577201921916 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1577201921935 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 24 10:38:41 2019 " "Processing started: Tue Dec 24 10:38:41 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1577201921935 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577201921935 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off q_8_34a -c q_8_34a " "Command: quartus_map --read_settings_files=on --write_settings_files=off q_8_34a -c q_8_34a" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577201921935 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1577201923753 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1577201923753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "q_8_34a_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file q_8_34a_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 q_8_34a_pkg (SystemVerilog) " "Found design unit 1: q_8_34a_pkg (SystemVerilog)" {  } { { "q_8_34a_pkg.sv" "" { Text "C:/Users/czhe/Downloads/digital_design/q_8_34a_datapath_rtl/q_8_34a_pkg.sv" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577201946213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577201946213 ""}
{ "Error" "EVRFX_VERI_BAD_DIRECTIVE" "q_8_34a.sv(20) " "Verilog HDL Compiler Directive error at q_8_34a.sv(20): missing Compiler Directive" {  } { { "q_8_34a.sv" "" { Text "C:/Users/czhe/Downloads/digital_design/q_8_34a_datapath_rtl/q_8_34a.sv" 20 0 0 } }  } 0 10108 "Verilog HDL Compiler Directive error at %1!s!: missing Compiler Directive" 0 0 "Analysis & Synthesis" 0 -1 1577201946234 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting \"@\", or an operand q_8_34a.sv(20) " "Verilog HDL syntax error at q_8_34a.sv(20) near text: \";\";  expecting \"@\", or an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "q_8_34a.sv" "" { Text "C:/Users/czhe/Downloads/digital_design/q_8_34a_datapath_rtl/q_8_34a.sv" 20 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1577201946235 ""}
{ "Error" "EVRFX_VERI_BAD_DIRECTIVE" "q_8_34a.sv(27) " "Verilog HDL Compiler Directive error at q_8_34a.sv(27): missing Compiler Directive" {  } { { "q_8_34a.sv" "" { Text "C:/Users/czhe/Downloads/digital_design/q_8_34a_datapath_rtl/q_8_34a.sv" 27 0 0 } }  } 0 10108 "Verilog HDL Compiler Directive error at %1!s!: missing Compiler Directive" 0 0 "Analysis & Synthesis" 0 -1 1577201946236 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting an operand q_8_34a.sv(27) " "Verilog HDL syntax error at q_8_34a.sv(27) near text: \")\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "q_8_34a.sv" "" { Text "C:/Users/czhe/Downloads/digital_design/q_8_34a_datapath_rtl/q_8_34a.sv" 27 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1577201946236 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "q_8_34a q_8_34a.sv(3) " "Ignored design unit \"q_8_34a\" at q_8_34a.sv(3) due to previous errors" {  } { { "q_8_34a.sv" "" { Text "C:/Users/czhe/Downloads/digital_design/q_8_34a_datapath_rtl/q_8_34a.sv" 3 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1577201946237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "q_8_34a.sv 0 0 " "Found 0 design units, including 0 entities, in source file q_8_34a.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577201946238 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4788 " "Peak virtual memory: 4788 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1577201946479 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Dec 24 10:39:06 2019 " "Processing ended: Tue Dec 24 10:39:06 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1577201946479 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1577201946479 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:58 " "Total CPU time (on all processors): 00:00:58" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1577201946479 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1577201946479 ""}
