0.6
2018.2
Jun 14 2018
20:41:02
D:/Codes/Digital-circuit-course/lab9_1_1/lab9_1_1.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
D:/Codes/Digital-circuit-course/lab9_1_1/lab9_1_1.srcs/sim_1/new/Full_Adder_tb.v,1542957867,verilog,,,,Full_Adder_tb,,,,,,,,
D:/Codes/Digital-circuit-course/lab9_1_1/lab9_1_1.srcs/sources_1/new/Full_Adder.v,1542971974,verilog,,D:/Codes/Digital-circuit-course/lab9_1_1/lab9_1_1.srcs/sim_1/new/Full_Adder_tb.v,,And;Buff;Full_Adder;Not;Or,,,,,,,,
