Information: Updating design information... (UID-85)
 
****************************************
Report : qor
Design : fifo1_srama
Version: Q-2019.12-SP3
Date   : Fri Jan 27 02:21:19 2023
****************************************


  Timing Path Group 'INPUTS'
  -----------------------------------
  Levels of Logic:               8.00
  Critical Path Length:          0.95
  Critical Path Slack:          -0.55
  Critical Path Clk Period:      1.05
  Total Negative Slack:        -14.69
  No. of Violating Paths:       52.00
  Worst Hold Violation:         -0.02
  Total Hold Violation:         -0.04
  No. of Hold Violations:        4.00
  -----------------------------------

  Timing Path Group 'OUTPUTS'
  -----------------------------------
  Levels of Logic:               4.00
  Critical Path Length:          1.75
  Critical Path Slack:          -1.22
  Critical Path Clk Period:      0.98
  Total Negative Slack:        -12.02
  No. of Violating Paths:       10.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'rclk'
  -----------------------------------
  Levels of Logic:              10.00
  Critical Path Length:          0.86
  Critical Path Slack:           0.00
  Critical Path Clk Period:      0.98
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -1.13
  Total Hold Violation:        -86.11
  No. of Hold Violations:       89.00
  -----------------------------------

  Timing Path Group 'wclk'
  -----------------------------------
  Levels of Logic:               9.00
  Critical Path Length:          0.85
  Critical Path Slack:           0.01
  Critical Path Clk Period:      1.05
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.14
  Total Hold Violation:        -16.69
  No. of Hold Violations:      120.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          5
  Hierarchical Port Count:        160
  Leaf Cell Count:                394
  Buf/Inv Cell Count:              50
  Buf Cell Count:                   4
  Inv Cell Count:                  46
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       290
  Sequential Cell Count:          104
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:   180589.359946
  Noncombinational Area:
                        120833.592340
  Buf/Inv Area:             85.900672
  Total Buffer Area:             8.64
  Total Inverter Area:          77.26
  Macro/Black Box Area: 209907.328125
  Net Area:               1111.709113
  -----------------------------------
  Cell Area:            511330.280411
  Design Area:          512441.989523


  Design Rules
  -----------------------------------
  Total Number of Nets:           536
  Nets With Violations:            74
  Max Trans Violations:            10
  Max Cap Violations:              64
  -----------------------------------


  Hostname: mo.ece.pdx.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.04
  Logic Optimization:                  5.84
  Mapping Optimization:               97.98
  -----------------------------------------
  Overall Compile Time:              111.74
  Overall Compile Wall Clock Time:   112.83

  --------------------------------------------------------------------

  Design  WNS: 1.22  TNS: 26.71  Number of Violating Paths: 62


  Design (Hold)  WNS: 1.13  TNS: 102.80  Number of Violating Paths: 209

  --------------------------------------------------------------------


1
