digraph "0_qemu_30663fd26c0307e414622c7a8607fbc04f92ec14@pointer" {
"1008544" [label="(Call,gen_op_st_v(s, CODE64(s) + MO_32, cpu_T0, cpu_A0))"];
"1008547" [label="(Call,CODE64(s))"];
"1008524" [label="(Call,gen_add_A0_im(s, 2))"];
"1008519" [label="(Call,gen_op_st_v(s, MO_16, cpu_T0, cpu_A0))"];
"1008507" [label="(Call,gen_lea_modrm(env, s, modrm))"];
"1008503" [label="(Call,gen_svm_check_intercept(s, pc_start, SVM_EXIT_GDTR_READ))"];
"1008511" [label="(Call,tcg_gen_ld32u_tl(cpu_T0,\n                             cpu_env, offsetof(CPUX86State, gdt.limit)))"];
"1008514" [label="(Call,offsetof(CPUX86State, gdt.limit))"];
"1008527" [label="(Call,tcg_gen_ld_tl(cpu_T0, cpu_env, offsetof(CPUX86State, gdt.base)))"];
"1008530" [label="(Call,offsetof(CPUX86State, gdt.base))"];
"1008540" [label="(Call,tcg_gen_andi_tl(cpu_T0, cpu_T0, 0xffffff))"];
"1008502" [label="(Block,)"];
"1008548" [label="(Identifier,s)"];
"1008510" [label="(Identifier,modrm)"];
"1008507" [label="(Call,gen_lea_modrm(env, s, modrm))"];
"1008513" [label="(Identifier,cpu_env)"];
"1008521" [label="(Identifier,MO_16)"];
"1008540" [label="(Call,tcg_gen_andi_tl(cpu_T0, cpu_T0, 0xffffff))"];
"1008522" [label="(Identifier,cpu_T0)"];
"1008552" [label="(ControlStructure,break;)"];
"1008515" [label="(Identifier,CPUX86State)"];
"1008532" [label="(Call,gdt.base)"];
"1008526" [label="(Literal,2)"];
"1008528" [label="(Identifier,cpu_T0)"];
"1008516" [label="(Call,gdt.limit)"];
"1008545" [label="(Identifier,s)"];
"1008529" [label="(Identifier,cpu_env)"];
"1008541" [label="(Identifier,cpu_T0)"];
"1008549" [label="(Identifier,MO_32)"];
"1008531" [label="(Identifier,CPUX86State)"];
"1008525" [label="(Identifier,s)"];
"1008539" [label="(Block,)"];
"1008514" [label="(Call,offsetof(CPUX86State, gdt.limit))"];
"1008520" [label="(Identifier,s)"];
"1008551" [label="(Identifier,cpu_A0)"];
"1008530" [label="(Call,offsetof(CPUX86State, gdt.base))"];
"1008542" [label="(Identifier,cpu_T0)"];
"1008519" [label="(Call,gen_op_st_v(s, MO_16, cpu_T0, cpu_A0))"];
"1008504" [label="(Identifier,s)"];
"1008527" [label="(Call,tcg_gen_ld_tl(cpu_T0, cpu_env, offsetof(CPUX86State, gdt.base)))"];
"1008547" [label="(Call,CODE64(s))"];
"1008505" [label="(Identifier,pc_start)"];
"1008506" [label="(Identifier,SVM_EXIT_GDTR_READ)"];
"1008509" [label="(Identifier,s)"];
"1008523" [label="(Identifier,cpu_A0)"];
"1008536" [label="(Call,dflag == MO_16)"];
"1008512" [label="(Identifier,cpu_T0)"];
"1011840" [label="(MethodReturn,static target_ulong)"];
"1008546" [label="(Call,CODE64(s) + MO_32)"];
"1008544" [label="(Call,gen_op_st_v(s, CODE64(s) + MO_32, cpu_T0, cpu_A0))"];
"1008503" [label="(Call,gen_svm_check_intercept(s, pc_start, SVM_EXIT_GDTR_READ))"];
"1008511" [label="(Call,tcg_gen_ld32u_tl(cpu_T0,\n                             cpu_env, offsetof(CPUX86State, gdt.limit)))"];
"1008537" [label="(Identifier,dflag)"];
"1008524" [label="(Call,gen_add_A0_im(s, 2))"];
"1008550" [label="(Identifier,cpu_T0)"];
"1008508" [label="(Identifier,env)"];
"1008543" [label="(Literal,0xffffff)"];
"1008544" -> "1008502"  [label="AST: "];
"1008544" -> "1008551"  [label="CFG: "];
"1008545" -> "1008544"  [label="AST: "];
"1008546" -> "1008544"  [label="AST: "];
"1008550" -> "1008544"  [label="AST: "];
"1008551" -> "1008544"  [label="AST: "];
"1008552" -> "1008544"  [label="CFG: "];
"1008544" -> "1011840"  [label="DDG: CODE64(s) + MO_32"];
"1008544" -> "1011840"  [label="DDG: s"];
"1008544" -> "1011840"  [label="DDG: cpu_T0"];
"1008544" -> "1011840"  [label="DDG: cpu_A0"];
"1008544" -> "1011840"  [label="DDG: gen_op_st_v(s, CODE64(s) + MO_32, cpu_T0, cpu_A0)"];
"1008547" -> "1008544"  [label="DDG: s"];
"1008527" -> "1008544"  [label="DDG: cpu_T0"];
"1008540" -> "1008544"  [label="DDG: cpu_T0"];
"1008519" -> "1008544"  [label="DDG: cpu_A0"];
"1008547" -> "1008546"  [label="AST: "];
"1008547" -> "1008548"  [label="CFG: "];
"1008548" -> "1008547"  [label="AST: "];
"1008549" -> "1008547"  [label="CFG: "];
"1008547" -> "1008546"  [label="DDG: s"];
"1008524" -> "1008547"  [label="DDG: s"];
"1008524" -> "1008502"  [label="AST: "];
"1008524" -> "1008526"  [label="CFG: "];
"1008525" -> "1008524"  [label="AST: "];
"1008526" -> "1008524"  [label="AST: "];
"1008528" -> "1008524"  [label="CFG: "];
"1008524" -> "1011840"  [label="DDG: gen_add_A0_im(s, 2)"];
"1008519" -> "1008524"  [label="DDG: s"];
"1008519" -> "1008502"  [label="AST: "];
"1008519" -> "1008523"  [label="CFG: "];
"1008520" -> "1008519"  [label="AST: "];
"1008521" -> "1008519"  [label="AST: "];
"1008522" -> "1008519"  [label="AST: "];
"1008523" -> "1008519"  [label="AST: "];
"1008525" -> "1008519"  [label="CFG: "];
"1008519" -> "1011840"  [label="DDG: gen_op_st_v(s, MO_16, cpu_T0, cpu_A0)"];
"1008507" -> "1008519"  [label="DDG: s"];
"1008511" -> "1008519"  [label="DDG: cpu_T0"];
"1008519" -> "1008527"  [label="DDG: cpu_T0"];
"1008519" -> "1008536"  [label="DDG: MO_16"];
"1008507" -> "1008502"  [label="AST: "];
"1008507" -> "1008510"  [label="CFG: "];
"1008508" -> "1008507"  [label="AST: "];
"1008509" -> "1008507"  [label="AST: "];
"1008510" -> "1008507"  [label="AST: "];
"1008512" -> "1008507"  [label="CFG: "];
"1008507" -> "1011840"  [label="DDG: modrm"];
"1008507" -> "1011840"  [label="DDG: gen_lea_modrm(env, s, modrm)"];
"1008507" -> "1011840"  [label="DDG: env"];
"1008503" -> "1008507"  [label="DDG: s"];
"1008503" -> "1008502"  [label="AST: "];
"1008503" -> "1008506"  [label="CFG: "];
"1008504" -> "1008503"  [label="AST: "];
"1008505" -> "1008503"  [label="AST: "];
"1008506" -> "1008503"  [label="AST: "];
"1008508" -> "1008503"  [label="CFG: "];
"1008503" -> "1011840"  [label="DDG: gen_svm_check_intercept(s, pc_start, SVM_EXIT_GDTR_READ)"];
"1008503" -> "1011840"  [label="DDG: pc_start"];
"1008503" -> "1011840"  [label="DDG: SVM_EXIT_GDTR_READ"];
"1008511" -> "1008502"  [label="AST: "];
"1008511" -> "1008514"  [label="CFG: "];
"1008512" -> "1008511"  [label="AST: "];
"1008513" -> "1008511"  [label="AST: "];
"1008514" -> "1008511"  [label="AST: "];
"1008520" -> "1008511"  [label="CFG: "];
"1008511" -> "1011840"  [label="DDG: offsetof(CPUX86State, gdt.limit)"];
"1008511" -> "1011840"  [label="DDG: tcg_gen_ld32u_tl(cpu_T0,\n                             cpu_env, offsetof(CPUX86State, gdt.limit))"];
"1008514" -> "1008511"  [label="DDG: CPUX86State"];
"1008514" -> "1008511"  [label="DDG: gdt.limit"];
"1008511" -> "1008527"  [label="DDG: cpu_env"];
"1008514" -> "1008516"  [label="CFG: "];
"1008515" -> "1008514"  [label="AST: "];
"1008516" -> "1008514"  [label="AST: "];
"1008514" -> "1011840"  [label="DDG: gdt.limit"];
"1008514" -> "1008530"  [label="DDG: CPUX86State"];
"1008527" -> "1008502"  [label="AST: "];
"1008527" -> "1008530"  [label="CFG: "];
"1008528" -> "1008527"  [label="AST: "];
"1008529" -> "1008527"  [label="AST: "];
"1008530" -> "1008527"  [label="AST: "];
"1008537" -> "1008527"  [label="CFG: "];
"1008527" -> "1011840"  [label="DDG: tcg_gen_ld_tl(cpu_T0, cpu_env, offsetof(CPUX86State, gdt.base))"];
"1008527" -> "1011840"  [label="DDG: offsetof(CPUX86State, gdt.base)"];
"1008527" -> "1011840"  [label="DDG: cpu_env"];
"1008530" -> "1008527"  [label="DDG: CPUX86State"];
"1008530" -> "1008527"  [label="DDG: gdt.base"];
"1008527" -> "1008540"  [label="DDG: cpu_T0"];
"1008530" -> "1008532"  [label="CFG: "];
"1008531" -> "1008530"  [label="AST: "];
"1008532" -> "1008530"  [label="AST: "];
"1008530" -> "1011840"  [label="DDG: gdt.base"];
"1008530" -> "1011840"  [label="DDG: CPUX86State"];
"1008540" -> "1008539"  [label="AST: "];
"1008540" -> "1008543"  [label="CFG: "];
"1008541" -> "1008540"  [label="AST: "];
"1008542" -> "1008540"  [label="AST: "];
"1008543" -> "1008540"  [label="AST: "];
"1008545" -> "1008540"  [label="CFG: "];
"1008540" -> "1011840"  [label="DDG: tcg_gen_andi_tl(cpu_T0, cpu_T0, 0xffffff)"];
}
