# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Lab_0.srcs/sources_1/bd/Lab_0/ip/Lab_0_microblaze_0_0/sim/Lab_0_microblaze_0_0.vhd" \
"../../../../Lab_0.srcs/sources_1/bd/Lab_0/ip/Lab_0_axi_iic_0_0/sim/Lab_0_axi_iic_0_0.vhd" \
"../../../../Lab_0.srcs/sources_1/bd/Lab_0/ip/Lab_0_axi_uartlite_0_0/sim/Lab_0_axi_uartlite_0_0.vhd" \
"../../../../Lab_0.srcs/sources_1/bd/Lab_0/ip/Lab_0_mdm_1_0/sim/Lab_0_mdm_1_0.vhd" \
"../../../../Lab_0.srcs/sources_1/bd/Lab_0/ip/Lab_0_rst_clk_wiz_0_100M_0/sim/Lab_0_rst_clk_wiz_0_100M_0.vhd" \
"../../../../Lab_0.srcs/sources_1/bd/Lab_0/ip/Lab_0_dlmb_v10_0/sim/Lab_0_dlmb_v10_0.vhd" \
"../../../../Lab_0.srcs/sources_1/bd/Lab_0/ip/Lab_0_ilmb_v10_0/sim/Lab_0_ilmb_v10_0.vhd" \
"../../../../Lab_0.srcs/sources_1/bd/Lab_0/ip/Lab_0_dlmb_bram_if_cntlr_0/sim/Lab_0_dlmb_bram_if_cntlr_0.vhd" \
"../../../../Lab_0.srcs/sources_1/bd/Lab_0/ip/Lab_0_ilmb_bram_if_cntlr_0/sim/Lab_0_ilmb_bram_if_cntlr_0.vhd" \

# Do not sort compile order
nosort
