Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue Dec 24 18:00:13 2024
| Host         : DESKTOP-0G38QBS running 64-bit major release  (build 9200)
| Command      : report_methodology -file nds_capture_top_methodology_drc_routed.rpt -pb nds_capture_top_methodology_drc_routed.pb -rpx nds_capture_top_methodology_drc_routed.rpx
| Design       : nds_capture_top
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 5
+-----------+------------------+-------------------------------------------------------------+------------+
| Rule      | Severity         | Description                                                 | Violations |
+-----------+------------------+-------------------------------------------------------------+------------+
| TIMING-36 | Critical Warning | Invalid Generated Clock due to missing edge propagation     | 1          |
| TIMING-30 | Warning          | Sub-optimal master source pin selection for generated clock | 1          |
| XDCB-5    | Warning          | Runtime inefficient way to find pin objects                 | 1          |
| XDCC-1    | Warning          | Scoped Clock constraint overwritten with the same name      | 1          |
| XDCC-7    | Warning          | Scoped Clock constraint overwritten on the same source      | 1          |
+-----------+------------------+-------------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-36#1 Critical Warning
Invalid Generated Clock due to missing edge propagation  
There is no rising/falling edge propagation between master clock clk_out1_clk_wiz_0 to generated clock rgb2dvi_m0/U0/SerialClk
Related violations: <none>

TIMING-30#1 Warning
Sub-optimal master source pin selection for generated clock  
The generated clock rgb2dvi_m0/U0/SerialClk has a sub-optimal master source pin selection, timing can be pessimistic
Related violations: <none>

XDCB-5#1 Warning
Runtime inefficient way to find pin objects  
The option '-through : [get_pins -filter {NAME =~ *SyncAsync*/oSyncStages_reg[0]/D} -hier]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '2' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Users/Aaro/Desktop/385/NDS_Capture_V2/NDS_Capture_V2.gen/sources_1/ip/rgb2dvi_0/src/rgb2dvi.xdc (Line: 5)
Related violations: <none>

XDCC-1#1 Warning
Scoped Clock constraint overwritten with the same name  
A new clock constraint create_clock overrides a previous scoped clock constraint with the same name. It is not recommended to override a scoped (typically an IP) clock constraint and could result in unexpected behaviors.
New: create_clock -period 20.000 -waveform {0.000 10.000} [get_ports sys_clk] (Source: C:/Users/Aaro/Desktop/385/NDS_Capture_V2/NDS_Capture_V2.srcs/constrs_1/new/nds_capture.xdc (Line: 1))
Previous: create_clock -period 20.000 [get_ports sys_clk] (Source: c:/Users/Aaro/Desktop/385/NDS_Capture_V2/NDS_Capture_V2.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xdc (Line: 56))
Related violations: <none>

XDCC-7#1 Warning
Scoped Clock constraint overwritten on the same source  
A new clock constraint create_clock overrides a previous scoped clock constraint defined on the same source. It is not recommended to override a scoped (typically an IP) clock constraint and could result in unexpected behaviors.
New: create_clock -period 20.000 -waveform {0.000 10.000} [get_ports sys_clk] (Source: C:/Users/Aaro/Desktop/385/NDS_Capture_V2/NDS_Capture_V2.srcs/constrs_1/new/nds_capture.xdc (Line: 1))
Previous: create_clock -period 20.000 [get_ports sys_clk] (Source: c:/Users/Aaro/Desktop/385/NDS_Capture_V2/NDS_Capture_V2.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xdc (Line: 56))
Related violations: <none>


