# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lab3_multiplier.srcs/sources_1/new/multiplier.vhd" \
"../../../../lab3_multiplier.srcs/sim_1/imports/Desktop/l3_multiplier_test.vhd" \

# Do not sort compile order
nosort
