Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id 67B4F287D55
	for <lists+qemu-devel@lfdr.de>; Thu,  8 Oct 2020 22:45:08 +0200 (CEST)
Received: from localhost ([::1]:46024 helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>)
	id 1kQcmh-0003jN-G1
	for lists+qemu-devel@lfdr.de; Thu, 08 Oct 2020 16:45:07 -0400
Received: from eggs.gnu.org ([2001:470:142:3::10]:43142)
 by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <peter.maydell@linaro.org>)
 id 1kQciu-0001Ob-Af
 for qemu-devel@nongnu.org; Thu, 08 Oct 2020 16:41:12 -0400
Received: from mail-wr1-x42a.google.com ([2a00:1450:4864:20::42a]:39045)
 by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)
 (Exim 4.90_1) (envelope-from <peter.maydell@linaro.org>)
 id 1kQcis-000866-C4
 for qemu-devel@nongnu.org; Thu, 08 Oct 2020 16:41:11 -0400
Received: by mail-wr1-x42a.google.com with SMTP id y12so2647631wrp.6
 for <qemu-devel@nongnu.org>; Thu, 08 Oct 2020 13:41:09 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google;
 h=from:to:subject:date:message-id:mime-version
 :content-transfer-encoding;
 bh=subg3dyqvWhfFamVjCOHboJh+VXVdE2fxJoFUzhd4N0=;
 b=smweyr5AaXqapMokzLJd8VYgt6bdHMfYvZTn0PjMSrgZQQMZv7HeeMc1m72nlOr2rG
 oSfzME+9dZqwADelUzmFpkrSlwGWuKvqnsV9q0gEIUpk3sABbvrcpGJaGxtC8BXLw9/y
 Ks2M73eqkbxBPYKUv236wIFGhsczkXE7e5dRQX6wg7EmyZfKpcqqwB0L2n6cx+zANq6j
 hv4elzZJq5a6rSA4wsYU84TIVtCuyD0LRd1v5PjO6zbKlH5uZdOLQYZ96kJS+RjzKjy6
 9BL3mGHHM7Ln/zggDQ6/EarxXZwYkCH0i+0r/doGBJ4KnhxQV5axKIkD1yHwrvm35XaC
 p4YA==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20161025;
 h=x-gm-message-state:from:to:subject:date:message-id:mime-version
 :content-transfer-encoding;
 bh=subg3dyqvWhfFamVjCOHboJh+VXVdE2fxJoFUzhd4N0=;
 b=oNy6fxRe/wbeg6OKq0eUPZD12DyvytU7jdcxBiBEhtIYSQmBaGM8AgGpUlsV/+kbhJ
 6HMkhOBtRkrUM/hVqv1pbR+ppKU2mfUph0588osZxdrYhElipuI03BmAzPVSpg+5drA3
 vGF/nBPkglTmv/EzVMQlAZZ5ttvsIA+uSeRH/s+L8M7vre65zyBy8EfXmFFw1CHykicX
 X1Z60ltm3QzQKN5+yK8zOzgtHVjt3sl6S7TKdqZs4Us8j95V81xqIOYHVtwz+d5lRJRb
 IfNpa1p/qGkYi5REditr8Z7ELkrRDenwY9GWSdzzkdvzhmnKqz8VjPdc2cdoHTDw5I9N
 Bkhw==
X-Gm-Message-State: AOAM531VlhTBh4qbqcm8BNWbYocliDdzcEdbXYlXuA691rG6dcxbztRo
 BDSEXVb0atgkKKEExdAuVKQ7Ueur+9JOU2pt
X-Google-Smtp-Source: ABdhPJyFSWnktgBZXJjlKvjdEKKyDua2RL9A/TbbtvZAh9sDXa4IPq9Seb1qNTLbq8J+1RGxJ2AWgQ==
X-Received: by 2002:adf:ffd0:: with SMTP id x16mr11440979wrs.104.1602189668304; 
 Thu, 08 Oct 2020 13:41:08 -0700 (PDT)
Received: from orth.archaic.org.uk (orth.archaic.org.uk. [81.2.115.148])
 by smtp.gmail.com with ESMTPSA id i11sm8819945wre.32.2020.10.08.13.41.07
 for <qemu-devel@nongnu.org>
 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);
 Thu, 08 Oct 2020 13:41:07 -0700 (PDT)
From: Peter Maydell <peter.maydell@linaro.org>
To: qemu-devel@nongnu.org
Subject: [PULL v2 00/12] target-arm queue
Date: Thu,  8 Oct 2020 21:41:06 +0100
Message-Id: <20201008204106.26629-1-peter.maydell@linaro.org>
X-Mailer: git-send-email 2.20.1
MIME-Version: 1.0
Content-Type: text/plain; charset=UTF-8
Content-Transfer-Encoding: 8bit
Received-SPF: pass client-ip=2a00:1450:4864:20::42a;
 envelope-from=peter.maydell@linaro.org; helo=mail-wr1-x42a.google.com
X-detected-operating-system: by eggs.gnu.org: No matching host in p0f cache.
 That's all we know.
X-Spam_score_int: -20
X-Spam_score: -2.1
X-Spam_bar: --
X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,
 DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,
 RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,
 SPF_PASS=-0.001 autolearn=ham autolearn_force=no
X-Spam_action: no action
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.23
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: "Qemu-devel" <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>

v2: minor tweak to fix format string issue on Windows hosts...


The following changes since commit 6eeea6725a70e6fcb5abba0764496bdab07ddfb3:

  Merge remote-tracking branch 'remotes/huth-gitlab/tags/pull-request-2020-10-06' into staging (2020-10-06 21:13:34 +0100)

are available in the Git repository at:

  https://git.linaro.org/people/pmaydell/qemu-arm.git tags/pull-target-arm-20201008-1

for you to fetch changes up to d1b6b7017572e8d82f26eb827a1dba0e8cf3cae6:

  target/arm: Make '-cpu max' have a 48-bit PA (2020-10-08 21:40:01 +0100)

----------------------------------------------------------------
target-arm queue:
 * hw/ssi/npcm7xx_fiu: Fix handling of unsigned integer
 * hw/arm/fsl-imx25: Fix a typo
 * hw/arm/sbsa-ref : Fix SMMUv3 Initialisation
 * hw/arm/sbsa-ref : allocate IRQs for SMMUv3
 * hw/char/bcm2835_aux: Allow less than 32-bit accesses
 * hw/arm/virt: Implement kvm-steal-time
 * target/arm: Make '-cpu max' have a 48-bit PA

----------------------------------------------------------------
Andrew Jones (6):
      linux headers: sync to 5.9-rc7
      target/arm/kvm: Make uncalled stubs explicitly unreachable
      hw/arm/virt: Move post cpu realize check into its own function
      hw/arm/virt: Move kvm pmu setup to virt_cpu_post_init
      tests/qtest: Restore aarch64 arm-cpu-features test
      hw/arm/virt: Implement kvm-steal-time

Graeme Gregory (2):
      hw/arm/sbsa-ref : Fix SMMUv3 Initialisation
      hw/arm/sbsa-ref : allocate IRQs for SMMUv3

Peter Maydell (1):
      target/arm: Make '-cpu max' have a 48-bit PA

Philippe Mathieu-Daud√© (3):
      hw/ssi/npcm7xx_fiu: Fix handling of unsigned integer
      hw/arm/fsl-imx25: Fix a typo
      hw/char/bcm2835_aux: Allow less than 32-bit accesses

 docs/system/arm/cpu-features.rst |  11 ++++
 include/hw/arm/fsl-imx25.h       |   2 +-
 include/hw/arm/virt.h            |   5 ++
 linux-headers/linux/kvm.h        |   6 ++-
 target/arm/cpu.h                 |   4 ++
 target/arm/kvm_arm.h             |  94 ++++++++++++++++++++++++++-------
 hw/arm/sbsa-ref.c                |   3 +-
 hw/arm/virt.c                    | 111 ++++++++++++++++++++++++++++-----------
 hw/char/bcm2835_aux.c            |   4 +-
 hw/ssi/npcm7xx_fiu.c             |  12 ++---
 target/arm/cpu.c                 |   8 +++
 target/arm/cpu64.c               |   4 ++
 target/arm/kvm.c                 |  16 ++++++
 target/arm/kvm64.c               |  64 ++++++++++++++++++++--
 target/arm/monitor.c             |   2 +-
 tests/qtest/arm-cpu-features.c   |  25 +++++++--
 hw/ssi/trace-events              |   2 +-
 tests/qtest/meson.build          |   3 +-
 18 files changed, 304 insertions(+), 72 deletions(-)

