#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Mon Apr 25 20:30:42 2022
# Process ID: 29748
# Current directory: F:/FKNV/height_ds_test
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent29336 F:\FKNV\height_ds_test\height_ds_test.xpr
# Log file: F:/FKNV/height_ds_test/vivado.log
# Journal file: F:/FKNV/height_ds_test\vivado.jou
# Running On: CY-20210824MCYK, OS: Windows, CPU Frequency: 2904 MHz, CPU Physical cores: 6, Host memory: 16805 MB
#-----------------------------------------------------------
start_gui
open_project F:/FKNV/height_ds_test/height_ds_test.xpr
update_compile_order -fileset sources_1
close_project
create_project DDR_test F:/FKNV/DDR_test -part xc7vx485tffg1157-1
create_bd_design "design_1"
update_compile_order -fileset sources_1
set_property part xc7z020clg400-2 [current_project]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
set_property -dict [list CONFIG.PCW_USE_S_AXI_HP0 {1} CONFIG.PCW_UIPARAM_DDR_PARTNO {MT41J256M16 RE-125}] [get_bd_cells processing_system7_0]
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
create_peripheral xilinx.com user axi4_rw_test 1.0 -dir F:/FKNV/DDR_test/../ip_repo
add_peripheral_interface M_AXI -interface_mode master -axi_type full [ipx::find_open_core xilinx.com:user:axi4_rw_test:1.0]
generate_peripheral -bfm_example_design -debug_hw_example_design -force [ipx::find_open_core xilinx.com:user:axi4_rw_test:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:axi4_rw_test:1.0]
set_property  ip_repo_paths  F:/FKNV/DDR_test/../ip_repo/axi4_rw_test_1.0 [current_project]
update_ip_catalog -rebuild
ipx::edit_ip_in_project -upgrade true -name edit_axi4_rw_test_v1_0 -directory F:/FKNV/DDR_test/../ip_repo f:/FKNV/ip_repo/axi4_rw_test_1.0/component.xml
update_compile_order -fileset sources_1
create_project project_2 F:/FKNV/project_2 -part xc7z020clg400-2
file mkdir F:/FKNV/project_2/project_2.srcs/sources_1/new
close [ open F:/FKNV/project_2/project_2.srcs/sources_1/new/get_pixel.v w ]
add_files F:/FKNV/project_2/project_2.srcs/sources_1/new/get_pixel.v
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
close_project
current_project DDR_test
save_bd_design
close_project
