<def f='llvm/llvm/include/llvm/IR/InlineAsm.h' l='279' ll='281' type='static bool llvm::InlineAsm::isRegDefEarlyClobberKind(unsigned int Flag)'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/InlineAsmLowering.cpp' l='449' u='c' c='_ZNK4llvm17InlineAsmLowering14lowerInlineAsmERNS_16MachineIRBuilderERKNS_8CallBaseESt8functionIFNS_8ArrayRefINS_8RegisterEEERKNS_5ValueEEE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGFast.cpp' l='496' u='c' c='_ZN12_GLOBAL__N_115ScheduleDAGFast24DelayForLiveRegsBottomUpEPN4llvm5SUnitERNS1_15SmallVectorImplIjEE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp' l='1376' u='c' c='_ZN12_GLOBAL__N_117ScheduleDAGRRList24DelayForLiveRegsBottomUpEPN4llvm5SUnitERNS1_15SmallVectorImplIjEE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp' l='8418' u='c' c='_ZN4llvm19SelectionDAGBuilder14visitInlineAsmERKNS_8CallBaseE'/>
