# //  Questa Intel Starter FPGA Edition-64
# //  Version 2022.1 linux_x86_64 Jan 29 2022
# //
# //  Copyright 1991-2022 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
source  compil_romain
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# Start time: 18:20:16 on Apr 07,2023
# vlog -reportprogress 300 "+acc" -work lib_verilog /home/romain/Documents/2022_2023/Phelma/Miniprojet_RISC_V/rtl/3dff.sv /home/romain/Documents/2022_2023/Phelma/Miniprojet_RISC_V/rtl/alu.sv /home/romain/Documents/2022_2023/Phelma/Miniprojet_RISC_V/rtl/branch_comp.sv /home/romain/Documents/2022_2023/Phelma/Miniprojet_RISC_V/rtl/control_logic.sv /home/romain/Documents/2022_2023/Phelma/Miniprojet_RISC_V/rtl/dff.sv /home/romain/Documents/2022_2023/Phelma/Miniprojet_RISC_V/rtl/fetch_in.sv /home/romain/Documents/2022_2023/Phelma/Miniprojet_RISC_V/rtl/imem.sv /home/romain/Documents/2022_2023/Phelma/Miniprojet_RISC_V/rtl/imm_gen.sv /home/romain/Documents/2022_2023/Phelma/Miniprojet_RISC_V/rtl/mem.sv /home/romain/Documents/2022_2023/Phelma/Miniprojet_RISC_V/rtl/opti.sv /home/romain/Documents/2022_2023/Phelma/Miniprojet_RISC_V/rtl/regfile.sv /home/romain/Documents/2022_2023/Phelma/Miniprojet_RISC_V/rtl/riscv.sv /home/romain/Documents/2022_2023/Phelma/Miniprojet_RISC_V/rtl/wb.sv 
# -- Compiling module three_dff
# -- Compiling module alu
# -- Compiling module branch_comp
# -- Compiling module control_logic
# -- Compiling module dff
# -- Compiling module fetch_in
# -- Compiling module imem
# -- Compiling module imm_gen
# -- Compiling module mem
# -- Compiling module opti
# -- Compiling module riscv_regfile
# -- Compiling module riscv
# -- Compiling module wb_out
# 
# Top level modules:
# 	alu
# 	riscv
# End time: 18:20:16 on Apr 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# Start time: 18:20:16 on Apr 07,2023
# vlog -reportprogress 300 "+acc" -work lib_verilog /home/romain/Documents/2022_2023/Phelma/Miniprojet_RISC_V/bench/bench_alu.sv /home/romain/Documents/2022_2023/Phelma/Miniprojet_RISC_V/bench/bench_branch_comp.sv /home/romain/Documents/2022_2023/Phelma/Miniprojet_RISC_V/bench/bench_control_logic.sv /home/romain/Documents/2022_2023/Phelma/Miniprojet_RISC_V/bench/bench_fetch_in.sv /home/romain/Documents/2022_2023/Phelma/Miniprojet_RISC_V/bench/bench_imem.sv /home/romain/Documents/2022_2023/Phelma/Miniprojet_RISC_V/bench/bench_imm_gen.sv /home/romain/Documents/2022_2023/Phelma/Miniprojet_RISC_V/bench/bench_mem.sv /home/romain/Documents/2022_2023/Phelma/Miniprojet_RISC_V/bench/bench_opti.sv /home/romain/Documents/2022_2023/Phelma/Miniprojet_RISC_V/bench/bench_regfile.sv /home/romain/Documents/2022_2023/Phelma/Miniprojet_RISC_V/bench/bench_riscv.sv 
# -- Compiling module bench_alu
# -- Compiling module bench_branch_comp
# -- Compiling module bench_control_logic
# -- Compiling module bench_fetch_in
# -- Compiling module bench_imem
# -- Compiling module bench_imm_gen
# -- Compiling module bench_mem
# -- Compiling module bench_opti
# -- Compiling module bench_regfile
# -- Compiling module bench_riscv
# ** Error: (vlog-13069) /home/romain/Documents/2022_2023/Phelma/Miniprojet_RISC_V/bench/bench_riscv.sv(30): near "&": syntax error, unexpected '&'.
# End time: 18:20:16 on Apr 07,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# /home/romain/intelFPGA_pro/22.4/questa_fse/linux_x86_64/vlog failed.
source  compil_romain
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# Start time: 18:20:52 on Apr 07,2023
# vlog -reportprogress 300 "+acc" -work lib_verilog /home/romain/Documents/2022_2023/Phelma/Miniprojet_RISC_V/rtl/3dff.sv /home/romain/Documents/2022_2023/Phelma/Miniprojet_RISC_V/rtl/alu.sv /home/romain/Documents/2022_2023/Phelma/Miniprojet_RISC_V/rtl/branch_comp.sv /home/romain/Documents/2022_2023/Phelma/Miniprojet_RISC_V/rtl/control_logic.sv /home/romain/Documents/2022_2023/Phelma/Miniprojet_RISC_V/rtl/dff.sv /home/romain/Documents/2022_2023/Phelma/Miniprojet_RISC_V/rtl/fetch_in.sv /home/romain/Documents/2022_2023/Phelma/Miniprojet_RISC_V/rtl/imem.sv /home/romain/Documents/2022_2023/Phelma/Miniprojet_RISC_V/rtl/imm_gen.sv /home/romain/Documents/2022_2023/Phelma/Miniprojet_RISC_V/rtl/mem.sv /home/romain/Documents/2022_2023/Phelma/Miniprojet_RISC_V/rtl/opti.sv /home/romain/Documents/2022_2023/Phelma/Miniprojet_RISC_V/rtl/regfile.sv /home/romain/Documents/2022_2023/Phelma/Miniprojet_RISC_V/rtl/riscv.sv /home/romain/Documents/2022_2023/Phelma/Miniprojet_RISC_V/rtl/wb.sv 
# -- Compiling module three_dff
# -- Compiling module alu
# -- Compiling module branch_comp
# -- Compiling module control_logic
# -- Compiling module dff
# -- Compiling module fetch_in
# -- Compiling module imem
# -- Compiling module imm_gen
# -- Compiling module mem
# -- Compiling module opti
# -- Compiling module riscv_regfile
# -- Compiling module riscv
# -- Compiling module wb_out
# 
# Top level modules:
# 	alu
# 	riscv
# End time: 18:20:53 on Apr 07,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# Start time: 18:20:53 on Apr 07,2023
# vlog -reportprogress 300 "+acc" -work lib_verilog /home/romain/Documents/2022_2023/Phelma/Miniprojet_RISC_V/bench/bench_alu.sv /home/romain/Documents/2022_2023/Phelma/Miniprojet_RISC_V/bench/bench_branch_comp.sv /home/romain/Documents/2022_2023/Phelma/Miniprojet_RISC_V/bench/bench_control_logic.sv /home/romain/Documents/2022_2023/Phelma/Miniprojet_RISC_V/bench/bench_fetch_in.sv /home/romain/Documents/2022_2023/Phelma/Miniprojet_RISC_V/bench/bench_imem.sv /home/romain/Documents/2022_2023/Phelma/Miniprojet_RISC_V/bench/bench_imm_gen.sv /home/romain/Documents/2022_2023/Phelma/Miniprojet_RISC_V/bench/bench_mem.sv /home/romain/Documents/2022_2023/Phelma/Miniprojet_RISC_V/bench/bench_opti.sv /home/romain/Documents/2022_2023/Phelma/Miniprojet_RISC_V/bench/bench_regfile.sv /home/romain/Documents/2022_2023/Phelma/Miniprojet_RISC_V/bench/bench_riscv.sv 
# -- Compiling module bench_alu
# -- Compiling module bench_branch_comp
# -- Compiling module bench_control_logic
# -- Compiling module bench_fetch_in
# -- Compiling module bench_imem
# -- Compiling module bench_imm_gen
# -- Compiling module bench_mem
# -- Compiling module bench_opti
# -- Compiling module bench_regfile
# -- Compiling module bench_riscv
# 
# Top level modules:
# 	bench_alu
# 	bench_branch_comp
# 	bench_control_logic
# 	bench_fetch_in
# 	bench_imem
# 	bench_imm_gen
# 	bench_mem
# 	bench_opti
# 	bench_regfile
# 	bench_riscv
# End time: 18:20:53 on Apr 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc lib_verilog.bench_riscv
# vsim -voptargs="+acc" lib_verilog.bench_riscv 
# Start time: 18:21:20 on Apr 07,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Error (suppressible): /home/romain/Documents/2022_2023/Phelma/Miniprojet_RISC_V/bench/bench_riscv.sv(30): (vopt-7063) Failed to find 'imem' in hierarchical name 'riscv1.imem.tab_inst'.
#         Region: bench_riscv
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=1.
# Error loading design
# End time: 18:21:21 on Apr 07,2023, Elapsed time: 0:00:01
# Errors: 1, Warnings: 1
source  compil_romain
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# Start time: 18:22:36 on Apr 07,2023
# vlog -reportprogress 300 "+acc" -work lib_verilog /home/romain/Documents/2022_2023/Phelma/Miniprojet_RISC_V/rtl/3dff.sv /home/romain/Documents/2022_2023/Phelma/Miniprojet_RISC_V/rtl/alu.sv /home/romain/Documents/2022_2023/Phelma/Miniprojet_RISC_V/rtl/branch_comp.sv /home/romain/Documents/2022_2023/Phelma/Miniprojet_RISC_V/rtl/control_logic.sv /home/romain/Documents/2022_2023/Phelma/Miniprojet_RISC_V/rtl/dff.sv /home/romain/Documents/2022_2023/Phelma/Miniprojet_RISC_V/rtl/fetch_in.sv /home/romain/Documents/2022_2023/Phelma/Miniprojet_RISC_V/rtl/imem.sv /home/romain/Documents/2022_2023/Phelma/Miniprojet_RISC_V/rtl/imm_gen.sv /home/romain/Documents/2022_2023/Phelma/Miniprojet_RISC_V/rtl/mem.sv /home/romain/Documents/2022_2023/Phelma/Miniprojet_RISC_V/rtl/opti.sv /home/romain/Documents/2022_2023/Phelma/Miniprojet_RISC_V/rtl/regfile.sv /home/romain/Documents/2022_2023/Phelma/Miniprojet_RISC_V/rtl/riscv.sv /home/romain/Documents/2022_2023/Phelma/Miniprojet_RISC_V/rtl/wb.sv 
# -- Compiling module three_dff
# -- Compiling module alu
# -- Compiling module branch_comp
# -- Compiling module control_logic
# -- Compiling module dff
# -- Compiling module fetch_in
# -- Compiling module imem
# -- Compiling module imm_gen
# -- Compiling module mem
# -- Compiling module opti
# -- Compiling module riscv_regfile
# -- Compiling module riscv
# -- Compiling module wb_out
# 
# Top level modules:
# 	alu
# 	riscv
# End time: 18:22:37 on Apr 07,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# Start time: 18:22:37 on Apr 07,2023
# vlog -reportprogress 300 "+acc" -work lib_verilog /home/romain/Documents/2022_2023/Phelma/Miniprojet_RISC_V/bench/bench_alu.sv /home/romain/Documents/2022_2023/Phelma/Miniprojet_RISC_V/bench/bench_branch_comp.sv /home/romain/Documents/2022_2023/Phelma/Miniprojet_RISC_V/bench/bench_control_logic.sv /home/romain/Documents/2022_2023/Phelma/Miniprojet_RISC_V/bench/bench_fetch_in.sv /home/romain/Documents/2022_2023/Phelma/Miniprojet_RISC_V/bench/bench_imem.sv /home/romain/Documents/2022_2023/Phelma/Miniprojet_RISC_V/bench/bench_imm_gen.sv /home/romain/Documents/2022_2023/Phelma/Miniprojet_RISC_V/bench/bench_mem.sv /home/romain/Documents/2022_2023/Phelma/Miniprojet_RISC_V/bench/bench_opti.sv /home/romain/Documents/2022_2023/Phelma/Miniprojet_RISC_V/bench/bench_regfile.sv /home/romain/Documents/2022_2023/Phelma/Miniprojet_RISC_V/bench/bench_riscv.sv 
# -- Compiling module bench_alu
# -- Compiling module bench_branch_comp
# -- Compiling module bench_control_logic
# -- Compiling module bench_fetch_in
# -- Compiling module bench_imem
# -- Compiling module bench_imm_gen
# -- Compiling module bench_mem
# -- Compiling module bench_opti
# -- Compiling module bench_regfile
# -- Compiling module bench_riscv
# 
# Top level modules:
# 	bench_alu
# 	bench_branch_comp
# 	bench_control_logic
# 	bench_fetch_in
# 	bench_imem
# 	bench_imm_gen
# 	bench_mem
# 	bench_opti
# 	bench_regfile
# 	bench_riscv
# End time: 18:22:37 on Apr 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" lib_verilog.bench_riscv 
# Start time: 18:22:37 on Apr 07,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Error (suppressible): /home/romain/Documents/2022_2023/Phelma/Miniprojet_RISC_V/rtl/riscv.sv(128): (vopt-2912) Port 'wb' not found in module 'wb_out' (8th connection).
# ** Error (suppressible): /home/romain/Documents/2022_2023/Phelma/Miniprojet_RISC_V/rtl/riscv.sv(119): (vopt-2912) Port 'data_r' not found in module 'mem' (6th connection).
# ** Error (suppressible): /home/romain/Documents/2022_2023/Phelma/Miniprojet_RISC_V/rtl/riscv.sv(112): (vopt-2912) Port 'rst' not found in module 'dff' (2nd connection).
# ** Error (suppressible): /home/romain/Documents/2022_2023/Phelma/Miniprojet_RISC_V/rtl/riscv.sv(64): (vopt-2912) Port 'rst' not found in module 'dff' (2nd connection).
# ** Error (suppressible): /home/romain/Documents/2022_2023/Phelma/Miniprojet_RISC_V/bench/bench_riscv.sv(15): (vopt-2912) Port 'reset' not found in module 'riscv' (2nd connection).
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=5, Warnings=1.
# Error loading design
# End time: 18:22:53 on Apr 07,2023, Elapsed time: 0:00:16
# Errors: 5, Warnings: 1
source  compil_romain
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# Start time: 18:36:02 on Apr 07,2023
# vlog -reportprogress 300 "+acc" -work lib_verilog /home/romain/Documents/2022_2023/Phelma/Miniprojet_RISC_V/rtl/3dff.sv /home/romain/Documents/2022_2023/Phelma/Miniprojet_RISC_V/rtl/alu.sv /home/romain/Documents/2022_2023/Phelma/Miniprojet_RISC_V/rtl/branch_comp.sv /home/romain/Documents/2022_2023/Phelma/Miniprojet_RISC_V/rtl/control_logic.sv /home/romain/Documents/2022_2023/Phelma/Miniprojet_RISC_V/rtl/dff.sv /home/romain/Documents/2022_2023/Phelma/Miniprojet_RISC_V/rtl/fetch_in.sv /home/romain/Documents/2022_2023/Phelma/Miniprojet_RISC_V/rtl/imem.sv /home/romain/Documents/2022_2023/Phelma/Miniprojet_RISC_V/rtl/imm_gen.sv /home/romain/Documents/2022_2023/Phelma/Miniprojet_RISC_V/rtl/mem.sv /home/romain/Documents/2022_2023/Phelma/Miniprojet_RISC_V/rtl/opti.sv /home/romain/Documents/2022_2023/Phelma/Miniprojet_RISC_V/rtl/regfile.sv /home/romain/Documents/2022_2023/Phelma/Miniprojet_RISC_V/rtl/riscv.sv /home/romain/Documents/2022_2023/Phelma/Miniprojet_RISC_V/rtl/wb.sv 
# -- Compiling module three_dff
# -- Compiling module alu
# -- Compiling module branch_comp
# -- Compiling module control_logic
# -- Compiling module dff
# -- Compiling module fetch_in
# -- Compiling module imem
# -- Compiling module imm_gen
# -- Compiling module mem
# -- Compiling module opti
# -- Compiling module riscv_regfile
# -- Compiling module riscv
# -- Compiling module wb_out
# 
# Top level modules:
# 	alu
# 	riscv
# End time: 18:36:02 on Apr 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# Start time: 18:36:02 on Apr 07,2023
# vlog -reportprogress 300 "+acc" -work lib_verilog /home/romain/Documents/2022_2023/Phelma/Miniprojet_RISC_V/bench/bench_alu.sv /home/romain/Documents/2022_2023/Phelma/Miniprojet_RISC_V/bench/bench_branch_comp.sv /home/romain/Documents/2022_2023/Phelma/Miniprojet_RISC_V/bench/bench_control_logic.sv /home/romain/Documents/2022_2023/Phelma/Miniprojet_RISC_V/bench/bench_fetch_in.sv /home/romain/Documents/2022_2023/Phelma/Miniprojet_RISC_V/bench/bench_imem.sv /home/romain/Documents/2022_2023/Phelma/Miniprojet_RISC_V/bench/bench_imm_gen.sv /home/romain/Documents/2022_2023/Phelma/Miniprojet_RISC_V/bench/bench_mem.sv /home/romain/Documents/2022_2023/Phelma/Miniprojet_RISC_V/bench/bench_opti.sv /home/romain/Documents/2022_2023/Phelma/Miniprojet_RISC_V/bench/bench_regfile.sv /home/romain/Documents/2022_2023/Phelma/Miniprojet_RISC_V/bench/bench_riscv.sv 
# -- Compiling module bench_alu
# -- Compiling module bench_branch_comp
# -- Compiling module bench_control_logic
# -- Compiling module bench_fetch_in
# -- Compiling module bench_imem
# -- Compiling module bench_imm_gen
# -- Compiling module bench_mem
# -- Compiling module bench_opti
# -- Compiling module bench_regfile
# -- Compiling module bench_riscv
# 
# Top level modules:
# 	bench_alu
# 	bench_branch_comp
# 	bench_control_logic
# 	bench_fetch_in
# 	bench_imem
# 	bench_imm_gen
# 	bench_mem
# 	bench_opti
# 	bench_regfile
# 	bench_riscv
# End time: 18:36:02 on Apr 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" lib_verilog.bench_riscv 
# Start time: 18:36:03 on Apr 07,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Error (suppressible): /home/romain/Documents/2022_2023/Phelma/Miniprojet_RISC_V/rtl/riscv.sv(128): (vopt-2912) Port 'wb' not found in module 'wb_out' (8th connection).
# ** Error (suppressible): /home/romain/Documents/2022_2023/Phelma/Miniprojet_RISC_V/bench/bench_riscv.sv(15): (vopt-2912) Port 'reset' not found in module 'riscv' (2nd connection).
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=2, Warnings=1.
# Error loading design
# End time: 18:36:20 on Apr 07,2023, Elapsed time: 0:00:17
# Errors: 2, Warnings: 1
source  compil_romain
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# Start time: 18:37:24 on Apr 07,2023
# vlog -reportprogress 300 "+acc" -work lib_verilog /home/romain/Documents/2022_2023/Phelma/Miniprojet_RISC_V/rtl/3dff.sv /home/romain/Documents/2022_2023/Phelma/Miniprojet_RISC_V/rtl/alu.sv /home/romain/Documents/2022_2023/Phelma/Miniprojet_RISC_V/rtl/branch_comp.sv /home/romain/Documents/2022_2023/Phelma/Miniprojet_RISC_V/rtl/control_logic.sv /home/romain/Documents/2022_2023/Phelma/Miniprojet_RISC_V/rtl/dff.sv /home/romain/Documents/2022_2023/Phelma/Miniprojet_RISC_V/rtl/fetch_in.sv /home/romain/Documents/2022_2023/Phelma/Miniprojet_RISC_V/rtl/imem.sv /home/romain/Documents/2022_2023/Phelma/Miniprojet_RISC_V/rtl/imm_gen.sv /home/romain/Documents/2022_2023/Phelma/Miniprojet_RISC_V/rtl/mem.sv /home/romain/Documents/2022_2023/Phelma/Miniprojet_RISC_V/rtl/opti.sv /home/romain/Documents/2022_2023/Phelma/Miniprojet_RISC_V/rtl/regfile.sv /home/romain/Documents/2022_2023/Phelma/Miniprojet_RISC_V/rtl/riscv.sv /home/romain/Documents/2022_2023/Phelma/Miniprojet_RISC_V/rtl/wb.sv 
# -- Compiling module three_dff
# -- Compiling module alu
# -- Compiling module branch_comp
# -- Compiling module control_logic
# -- Compiling module dff
# -- Compiling module fetch_in
# -- Compiling module imem
# -- Compiling module imm_gen
# -- Compiling module mem
# -- Compiling module opti
# -- Compiling module riscv_regfile
# -- Compiling module riscv
# -- Compiling module wb_out
# 
# Top level modules:
# 	alu
# 	riscv
# End time: 18:37:24 on Apr 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# Start time: 18:37:24 on Apr 07,2023
# vlog -reportprogress 300 "+acc" -work lib_verilog /home/romain/Documents/2022_2023/Phelma/Miniprojet_RISC_V/bench/bench_alu.sv /home/romain/Documents/2022_2023/Phelma/Miniprojet_RISC_V/bench/bench_branch_comp.sv /home/romain/Documents/2022_2023/Phelma/Miniprojet_RISC_V/bench/bench_control_logic.sv /home/romain/Documents/2022_2023/Phelma/Miniprojet_RISC_V/bench/bench_fetch_in.sv /home/romain/Documents/2022_2023/Phelma/Miniprojet_RISC_V/bench/bench_imem.sv /home/romain/Documents/2022_2023/Phelma/Miniprojet_RISC_V/bench/bench_imm_gen.sv /home/romain/Documents/2022_2023/Phelma/Miniprojet_RISC_V/bench/bench_mem.sv /home/romain/Documents/2022_2023/Phelma/Miniprojet_RISC_V/bench/bench_opti.sv /home/romain/Documents/2022_2023/Phelma/Miniprojet_RISC_V/bench/bench_regfile.sv /home/romain/Documents/2022_2023/Phelma/Miniprojet_RISC_V/bench/bench_riscv.sv 
# -- Compiling module bench_alu
# -- Compiling module bench_branch_comp
# -- Compiling module bench_control_logic
# -- Compiling module bench_fetch_in
# -- Compiling module bench_imem
# -- Compiling module bench_imm_gen
# -- Compiling module bench_mem
# -- Compiling module bench_opti
# -- Compiling module bench_regfile
# -- Compiling module bench_riscv
# 
# Top level modules:
# 	bench_alu
# 	bench_branch_comp
# 	bench_control_logic
# 	bench_fetch_in
# 	bench_imem
# 	bench_imm_gen
# 	bench_mem
# 	bench_opti
# 	bench_regfile
# 	bench_riscv
# End time: 18:37:25 on Apr 07,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" lib_verilog.bench_riscv 
# Start time: 18:37:25 on Apr 07,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Error (suppressible): /home/romain/Documents/2022_2023/Phelma/Miniprojet_RISC_V/rtl/riscv.sv(128): (vopt-2912) Port 'wb' not found in module 'wb_out' (8th connection).
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=1.
# Error loading design
# End time: 18:37:42 on Apr 07,2023, Elapsed time: 0:00:17
# Errors: 1, Warnings: 1
