$date
	Sun Oct 23 01:45:13 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#473693
b10 !
1"
#473694
b10 &
b10 %
1$
#473695
0"
#473698
b1 &
b1 %
1#
#473702
b0 &
0#
b0 %
0$
#1435969
b1100 !
1"
#1435970
b1100 &
b1100 %
1$
#1435971
0"
#1435974
b110 &
b110 %
#1435978
b11 &
b11 %
#1435982
b1010 &
b1010 %
#1435986
b101 &
b101 %
#1435990
b10000 &
b10000 %
#1435994
b1000 &
b1000 %
#1435998
b100 &
b100 %
#1436002
b10 &
b10 %
#1436006
b1 &
1#
b1 %
#1436010
b0 &
b0 %
0#
0$
#2448353
b11001 !
1"
#2448354
b11001 &
b11001 %
1$
#2448355
0"
#2448358
b1001100 &
b1001100 %
#2448362
b100110 &
b100110 %
#2448366
b10011 &
b10011 %
#2448370
b111010 &
b111010 %
#2448374
b11101 &
b11101 %
#2448378
b1011000 &
b1011000 %
#2448382
b101100 &
b101100 %
#2448386
b10110 &
b10110 %
#2448390
b1011 &
b1011 %
#2448394
b100010 &
b100010 %
#2448398
b10001 &
b10001 %
#2448402
b110100 &
b110100 %
#2448406
b11010 &
b11010 %
#2448410
b1101 &
b1101 %
#2448414
b101000 &
b101000 %
#2448418
b10100 &
b10100 %
#2448422
b1010 &
b1010 %
#2448426
b101 &
b101 %
#2448430
b10000 &
b10000 %
#2448434
b1000 &
b1000 %
#2448438
b100 &
b100 %
#2448442
b10 &
b10 %
#2448446
b1 &
1#
b1 %
#2448450
b0 &
b0 %
0#
0$
#4500012
