#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Wed Apr 20 09:48:44 2022
# Process ID: 12671
# Current directory: /home/cdickins/reuse/gyro2tester-main/vivado
# Command line: vivado
# Log file: /home/cdickins/reuse/gyro2tester-main/vivado/vivado.log
# Journal file: /home/cdickins/reuse/gyro2tester-main/vivado/vivado.jou
# Running On: xsjcdickins40x, OS: Linux, CPU Frequency: 2600.248 MHz, CPU Physical cores: 8, Host memory: 33556 MB
#-----------------------------------------------------------
start_gui
open_project /home/cdickins/reuse/gyro2tester-main/vivado/project/gyro2_tester.xpr
update_compile_order -fileset sources_1
open_bd_design {/home/cdickins/reuse/gyro2tester-main/vivado/project/gyro2_tester.srcs/sources_1/bd/design_2/design_2.bd}
group_bd_cells RX_BUFFER [get_bd_cells blk_mem_1_even] [get_bd_cells blk_mem_2_odd] [get_bd_cells blk_mem_2_even] [get_bd_cells blk_mem_0_even] [get_bd_cells RxFIFO] [get_bd_cells blk_mem_1_odd] [get_bd_cells blk_mem_0_odd]
regenerate_bd_layout
save_bd_design
group_bd_cells LOOP1 [get_bd_cells axis_switch_0] [get_bd_cells axis_switch_1] [get_bd_cells data_processor_0]
regenerate_bd_layout
group_bd_cells LOOP2 [get_bd_cells axis_switch_2] [get_bd_cells axis_switch_3]
regenerate_bd_layout
group_bd_cells RESETS [get_bd_cells txclk_reset_domain] [get_bd_cells clk_reset_domain]
regenerate_bd_layout
group_bd_cells SPI [get_bd_cells SPI_ip_0] [get_bd_cells iobuf_xil_0]
regenerate_bd_layout
save_bd_design
group_bd_cells DMA [get_bd_cells axi_smc] [get_bd_cells axi_dma_0] [get_bd_cells xlconcat_1]
regenerate_bd_layout
save_bd_design
group_bd_cells REGISTER_DEMUX [get_bd_cells AXI_Register_Demux]
regenerate_bd_layout
regenerate_bd_layout
save_bd_design
copy_bd_objs /  [get_bd_cells {RX_BUFFER/blk_mem_1_even}]
set_property name blk_mem_tx_even [get_bd_cells blk_mem_1_even]
set_property -dict [list CONFIG.Write_Depth_A {24576}] [get_bd_cells blk_mem_tx_even]
set_property location {3 958 -55} [get_bd_cells blk_mem_tx_even]
copy_bd_objs /  [get_bd_cells {blk_mem_tx_even}]
set_property name blk_mem_tx_odd [get_bd_cells blk_mem_tx_even1]
ipx::edit_ip_in_project -upgrade true -name axis_stream_txfifo_v2_0_project -directory /home/cdickins/reuse/gyro2tester-main/vivado/project/gyro2_tester.tmp/axis_stream_txfifo_v2_0_project /home/cdickins/reuse/gyro2tester-main/vivado/ip_repo/axis_stream_txfifo_2.0/component.xml
update_compile_order -fileset sources_1
add_files -norecurse -copy_to /home/cdickins/reuse/gyro2tester-main/vivado/ip_repo/axis_stream_txfifo_2.0/src /home/cdickins/reuse/gyro2tester-main/vivado/ip_repo/common/gen_sync_que_af.sv
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 21 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /home/cdickins/reuse/gyro2tester-main/vivado/ip_repo
report_ip_status -name ip_status 
ipx::edit_ip_in_project -upgrade true -name axis_stream_txfifo_v2_0_project -directory /home/cdickins/reuse/gyro2tester-main/vivado/project/gyro2_tester.tmp/axis_stream_txfifo_v2_0_project /home/cdickins/reuse/gyro2tester-main/vivado/ip_repo/axis_stream_txfifo_2.0/component.xml
update_compile_order -fileset sources_1
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 22 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /home/cdickins/reuse/gyro2tester-main/vivado/ip_repo
upgrade_ip [get_ips  {design_2_RxFIFO_0 design_2_axis_stream_txfifo_0_2}] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips {design_2_RxFIFO_0 design_2_axis_stream_txfifo_0_2}] -no_script -sync -force -quiet
set_property location {5.5 2132 585} [get_bd_cells blk_mem_tx_even]
set_property location {6 2080 732} [get_bd_cells blk_mem_tx_odd]
set_property name blk0_mem_tx_even [get_bd_cells blk_mem_tx_even]
set_property name blk0_mem_tx_odd [get_bd_cells blk_mem_tx_odd]
set_property -dict [list CONFIG.Write_Depth_A {8192}] [get_bd_cells blk0_mem_tx_even]
set_property -dict [list CONFIG.Write_Depth_A {8192}] [get_bd_cells blk0_mem_tx_odd]
copy_bd_objs /  [get_bd_cells {blk0_mem_tx_odd}]
set_property name blk1_mem_tx_odd [get_bd_cells blk0_mem_tx_odd1]
copy_bd_objs /  [get_bd_cells {blk1_mem_tx_odd}]
set_property name blk1_mem_tx_even [get_bd_cells blk1_mem_tx_odd1]
copy_bd_objs /  [get_bd_cells {blk1_mem_tx_even}]
set_property name blk2_mem_tx_even [get_bd_cells blk1_mem_tx_even1]
copy_bd_objs /  [get_bd_cells {blk2_mem_tx_even}]
set_property name blk2_mem_tx_odd [get_bd_cells blk2_mem_tx_even1]
set_property location {6 2210 450} [get_bd_cells blk0_mem_tx_even]
set_property location {6 2235 578} [get_bd_cells blk0_mem_tx_odd]
set_property location {6 2231 762} [get_bd_cells blk1_mem_tx_even]
set_property location {6 2252 1054} [get_bd_cells blk2_mem_tx_even]
set_property location {6.5 2361 1455} [get_bd_cells LOOP2]
undo
undo
connect_bd_net [get_bd_pins blk2_mem_tx_odd/enb] [get_bd_pins TxFIFO/bram2_odd_en_b]
connect_bd_net [get_bd_pins TxFIFO/bram2_odd_addr_b] [get_bd_pins blk2_mem_tx_odd/addrb]
connect_bd_net [get_bd_pins TxFIFO/bram2_odd_we_a] [get_bd_pins blk2_mem_tx_odd/wea]
connect_bd_net [get_bd_pins TxFIFO/bram2_odd_en_a] [get_bd_pins blk2_mem_tx_odd/ena]
connect_bd_net [get_bd_pins TxFIFO/bram2_odd_data_a] [get_bd_pins blk2_mem_tx_odd/dina]
connect_bd_net [get_bd_pins TxFIFO/bram2_odd_addr_a] [get_bd_pins blk2_mem_tx_odd/addra]
connect_bd_net [get_bd_pins blk2_mem_tx_odd/clka] [get_bd_pins blk2_mem_tx_odd/clkb]
connect_bd_net [get_bd_pins blk2_mem_tx_odd/clkb] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins TxFIFO/bram2_even_en_b] [get_bd_pins blk2_mem_tx_even/enb]
connect_bd_net [get_bd_pins TxFIFO/bram2_even_addr_b] [get_bd_pins blk2_mem_tx_even/addrb]
connect_bd_net [get_bd_pins TxFIFO/bram2_even_we_a] [get_bd_pins blk2_mem_tx_even/wea]
connect_bd_net [get_bd_pins TxFIFO/bram2_even_en_a] [get_bd_pins blk2_mem_tx_even/ena]
connect_bd_net [get_bd_pins TxFIFO/bram2_even_data_a] [get_bd_pins blk2_mem_tx_even/dina]
connect_bd_net [get_bd_pins TxFIFO/bram2_even_addr_a] [get_bd_pins blk2_mem_tx_even/addra]
connect_bd_net [get_bd_pins blk2_mem_tx_even/clkb] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins blk2_mem_tx_even/clka] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins TxFIFO/bram1_odd_en_b] [get_bd_pins blk1_mem_tx_odd/enb]
connect_bd_net [get_bd_pins TxFIFO/bram1_odd_addr_b] [get_bd_pins blk1_mem_tx_odd/addrb]
connect_bd_net [get_bd_pins blk1_mem_tx_odd/clkb] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins TxFIFO/bram1_odd_we_a] [get_bd_pins blk1_mem_tx_odd/wea]
connect_bd_net [get_bd_pins TxFIFO/bram1_odd_en_a] [get_bd_pins blk1_mem_tx_odd/ena]
connect_bd_net [get_bd_pins TxFIFO/bram1_odd_data_a] [get_bd_pins blk1_mem_tx_odd/dina]
connect_bd_net [get_bd_pins blk1_mem_tx_odd/clka] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins TxFIFO/bram1_odd_addr_a] [get_bd_pins blk1_mem_tx_odd/addra]
connect_bd_net [get_bd_pins TxFIFO/bram1_even_en_b] [get_bd_pins blk1_mem_tx_even/enb]
connect_bd_net [get_bd_pins TxFIFO/bram1_even_addr_b] [get_bd_pins blk1_mem_tx_even/addrb]
connect_bd_net [get_bd_pins blk1_mem_tx_even/clkb] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins TxFIFO/bram1_even_we_a] [get_bd_pins blk1_mem_tx_even/wea]
connect_bd_net [get_bd_pins TxFIFO/bram1_even_en_a] [get_bd_pins blk1_mem_tx_even/ena]
connect_bd_net [get_bd_pins TxFIFO/bram1_even_data_a] [get_bd_pins blk1_mem_tx_even/dina]
connect_bd_net [get_bd_pins TxFIFO/bram1_even_addr_a] [get_bd_pins blk1_mem_tx_even/addra]
connect_bd_net [get_bd_pins blk1_mem_tx_even/clka] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins TxFIFO/bram0_odd_en_b] [get_bd_pins blk0_mem_tx_odd/enb]
connect_bd_net [get_bd_pins TxFIFO/bram0_odd_addr_b] [get_bd_pins blk0_mem_tx_odd/addrb]
connect_bd_net [get_bd_pins blk0_mem_tx_odd/clkb] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins TxFIFO/bram0_odd_we_a] [get_bd_pins blk0_mem_tx_odd/wea]
connect_bd_net [get_bd_pins TxFIFO/bram0_odd_en_a] [get_bd_pins blk0_mem_tx_odd/ena]
connect_bd_net [get_bd_pins TxFIFO/bram0_odd_data_a] [get_bd_pins blk0_mem_tx_odd/dina]
connect_bd_net [get_bd_pins TxFIFO/bram0_odd_addr_a] [get_bd_pins blk0_mem_tx_odd/addra]
connect_bd_net [get_bd_pins blk0_mem_tx_odd/clka] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins TxFIFO/bram0_even_en_b] [get_bd_pins blk0_mem_tx_even/enb]
connect_bd_net [get_bd_pins TxFIFO/bram0_even_addr_b] [get_bd_pins blk0_mem_tx_even/addrb]
connect_bd_net [get_bd_pins TxFIFO/bram0_even_we_a] [get_bd_pins blk0_mem_tx_even/wea]
connect_bd_net [get_bd_pins TxFIFO/bram0_even_en_a] [get_bd_pins blk0_mem_tx_even/ena]
connect_bd_net [get_bd_pins TxFIFO/bram0_even_data_a] [get_bd_pins blk0_mem_tx_even/dina]
connect_bd_net [get_bd_pins TxFIFO/bram0_even_addr_a] [get_bd_pins blk0_mem_tx_even/addra]
connect_bd_net [get_bd_pins blk0_mem_tx_even/clkb] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins blk0_mem_tx_even/clka] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins TxFIFO/bram2_odd_rdata_b] [get_bd_pins blk2_mem_tx_odd/doutb]
connect_bd_net [get_bd_pins blk2_mem_tx_even/doutb] [get_bd_pins TxFIFO/bram2_even_rdata_b]
connect_bd_net [get_bd_pins blk1_mem_tx_odd/doutb] [get_bd_pins TxFIFO/bram1_odd_rdata_b]
connect_bd_net [get_bd_pins blk1_mem_tx_even/doutb] [get_bd_pins TxFIFO/bram1_even_rdata_b]
connect_bd_net [get_bd_pins blk0_mem_tx_odd/doutb] [get_bd_pins TxFIFO/bram0_odd_rdata_b]
connect_bd_net [get_bd_pins blk0_mem_tx_even/doutb] [get_bd_pins TxFIFO/bram0_even_rdata_b]
save_bd_design
group_bd_cells TX_BUFFER [get_bd_cells blk1_mem_tx_odd] [get_bd_cells blk1_mem_tx_even] [get_bd_cells blk0_mem_tx_even] [get_bd_cells blk2_mem_tx_even] [get_bd_cells blk2_mem_tx_odd] [get_bd_cells blk0_mem_tx_odd] [get_bd_cells TxFIFO]
regenerate_bd_layout
save_bd_design
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4 -cluster_configuration lsf
wait_on_run impl_1
open_run impl_1
report_utilization -name utilization_1
open_bd_design {/home/cdickins/reuse/gyro2tester-main/vivado/project/gyro2_tester.srcs/sources_1/bd/design_2/design_2.bd}
open_bd_design {/home/cdickins/reuse/gyro2tester-main/vivado/project/gyro2_tester.srcs/sources_1/bd/design_2/design_2.bd}
open_run synth_1 -name synth_1
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/cdickins/reuse/gyro2tester-main/vivado/project/gyro2_tester.srcs/sources_1/bd/design_2/design_2.bd]
refresh_design
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/cdickins/reuse/gyro2tester-main/vivado/project/gyro2_tester.srcs/sources_1/bd/design_2/design_2.bd]
refresh_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4 -cluster_configuration lsf
wait_on_run impl_1
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/cdickins/reuse/gyro2tester-main/vivado/project/gyro2_tester.srcs/sources_1/bd/design_2/design_2.bd]
refresh_design
open_bd_design {/home/cdickins/reuse/gyro2tester-main/vivado/project/gyro2_tester.srcs/sources_1/bd/design_2/design_2.bd}
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip [get_ips  {design_2_RxFIFO_0 design_2_axis_stream_txfifo_0_2}] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips {design_2_RxFIFO_0 design_2_axis_stream_txfifo_0_2}] -no_script -sync -force -quiet
report_ip_status -name ip_status 
ipx::edit_ip_in_project -upgrade true -name axis_stream_txfifo_v2_0_project -directory /home/cdickins/reuse/gyro2tester-main/vivado/project/gyro2_tester.tmp/axis_stream_txfifo_v2_0_project /home/cdickins/reuse/gyro2tester-main/vivado/ip_repo/axis_stream_txfifo_2.0/component.xml
update_compile_order -fileset sources_1
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 23 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /home/cdickins/reuse/gyro2tester-main/vivado/ip_repo
report_ip_status -name ip_status 
upgrade_ip -vlnv user.org:user:axis_stream_txfifo:2.0 [get_ips  design_2_axis_stream_txfifo_0_2] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_2_axis_stream_txfifo_0_2] -no_script -sync -force -quiet
report_ip_status -name ip_status 
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv user.org:user:axis_stream_txfifo:2.0 [get_ips  design_2_axis_stream_txfifo_0_2] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_2_axis_stream_txfifo_0_2] -no_script -sync -force -quiet
report_ip_status -name ip_status 
ipx::edit_ip_in_project -upgrade true -name axis_stream_fifo_v1_0_project -directory /home/cdickins/reuse/gyro2tester-main/vivado/project/gyro2_tester.tmp/axis_stream_fifo_v1_0_project /home/cdickins/reuse/gyro2tester-main/vivado/ip_repo/axis_stream_fifo_1.0/component.xml
update_compile_order -fileset sources_1
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 69 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /home/cdickins/reuse/gyro2tester-main/vivado/ip_repo
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:axis_stream_fifo:1.0 [get_ips  design_2_RxFIFO_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_2_RxFIFO_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4 -cluster_configuration lsf
write_hw_platform -fixed -include_bit -force -file /home/cdickins/reuse/gyro2tester-main/vivado/project/design_2_wrapper.xsa
