Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Sep 17 14:02:01 2022
| Host         : DESKTOP-7MQ3KNQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file q2_timing_summary_routed.rpt -pb q2_timing_summary_routed.pb -rpx q2_timing_summary_routed.rpx -warn_on_violation
| Design       : q2
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule  Severity  Description  Violations  
----  --------  -----------  ----------  

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    8          inf        0.000                      0                    8           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw4
                            (input port)
  Destination:            led3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.749ns  (logic 5.084ns (58.109%)  route 3.665ns (41.891%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  sw4 (IN)
                         net (fo=0)                   0.000     0.000    sw4
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sw4_IBUF_inst/O
                         net (fo=4, routed)           1.757     3.208    sw4_IBUF
    SLICE_X0Y10          LUT2 (Prop_lut2_I1_O)        0.124     3.332 r  led3_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.908     5.240    led3_OBUF
    V19                  OBUF (Prop_obuf_I_O)         3.509     8.749 r  led3_OBUF_inst/O
                         net (fo=0)                   0.000     8.749    led3
    V19                                                               r  led3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw4
                            (input port)
  Destination:            led4
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.689ns  (logic 5.083ns (58.506%)  route 3.605ns (41.494%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 f  sw4 (IN)
                         net (fo=0)                   0.000     0.000    sw4
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  sw4_IBUF_inst/O
                         net (fo=4, routed)           1.894     3.344    sw4_IBUF
    SLICE_X0Y15          LUT1 (Prop_lut1_I0_O)        0.124     3.468 r  led4_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.712     5.180    led4_OBUF
    W18                  OBUF (Prop_obuf_I_O)         3.509     8.689 r  led4_OBUF_inst/O
                         net (fo=0)                   0.000     8.689    led4
    W18                                                               r  led4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw2
                            (input port)
  Destination:            led2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.455ns  (logic 5.317ns (62.881%)  route 3.139ns (37.119%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw2 (IN)
                         net (fo=0)                   0.000     0.000    sw2
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw2_IBUF_inst/O
                         net (fo=2, routed)           1.070     2.534    sw2_IBUF
    SLICE_X0Y10          LUT2 (Prop_lut2_I0_O)        0.150     2.684 r  led2_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.069     4.752    led2_OBUF
    U19                  OBUF (Prop_obuf_I_O)         3.703     8.455 r  led2_OBUF_inst/O
                         net (fo=0)                   0.000     8.455    led2
    U19                                                               r  led2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw4
                            (input port)
  Destination:            led6
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.446ns  (logic 5.311ns (62.883%)  route 3.135ns (37.117%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  sw4 (IN)
                         net (fo=0)                   0.000     0.000    sw4
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sw4_IBUF_inst/O
                         net (fo=4, routed)           1.396     2.847    sw4_IBUF
    SLICE_X0Y5           LUT2 (Prop_lut2_I0_O)        0.152     2.999 r  led6_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.739     4.738    led6_OBUF
    U14                  OBUF (Prop_obuf_I_O)         3.708     8.446 r  led6_OBUF_inst/O
                         net (fo=0)                   0.000     8.446    led6
    U14                                                               r  led6 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw4
                            (input port)
  Destination:            led7
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.337ns  (logic 5.075ns (60.877%)  route 3.262ns (39.123%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  sw4 (IN)
                         net (fo=0)                   0.000     0.000    sw4
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sw4_IBUF_inst/O
                         net (fo=4, routed)           1.396     2.847    sw4_IBUF
    SLICE_X0Y5           LUT4 (Prop_lut4_I0_O)        0.124     2.971 r  led7_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.865     4.837    led7_OBUF
    V14                  OBUF (Prop_obuf_I_O)         3.501     8.337 r  led7_OBUF_inst/O
                         net (fo=0)                   0.000     8.337    led7
    V14                                                               r  led7 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw1
                            (input port)
  Destination:            led1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.931ns  (logic 4.991ns (62.932%)  route 2.940ns (37.068%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw1 (IN)
                         net (fo=0)                   0.000     0.000    sw1
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw1_IBUF_inst/O
                         net (fo=1, routed)           2.940     4.401    led1_OBUF
    E19                  OBUF (Prop_obuf_I_O)         3.530     7.931 r  led1_OBUF_inst/O
                         net (fo=0)                   0.000     7.931    led1
    E19                                                               r  led1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw5
                            (input port)
  Destination:            led5
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.857ns  (logic 5.105ns (64.964%)  route 2.753ns (35.036%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 f  sw5 (IN)
                         net (fo=0)                   0.000     0.000    sw5
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  sw5_IBUF_inst/O
                         net (fo=3, routed)           1.224     2.690    sw5_IBUF
    SLICE_X0Y4           LUT1 (Prop_lut1_I0_O)        0.124     2.814 r  led5_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.529     4.343    led5_OBUF
    U15                  OBUF (Prop_obuf_I_O)         3.514     7.857 r  led5_OBUF_inst/O
                         net (fo=0)                   0.000     7.857    led5
    U15                                                               r  led5 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw0
                            (input port)
  Destination:            led0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.095ns  (logic 4.958ns (69.871%)  route 2.138ns (30.129%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw0 (IN)
                         net (fo=0)                   0.000     0.000    sw0
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw0_IBUF_inst/O
                         net (fo=1, routed)           2.138     3.591    led0_OBUF
    U16                  OBUF (Prop_obuf_I_O)         3.505     7.095 r  led0_OBUF_inst/O
                         net (fo=0)                   0.000     7.095    led0
    U16                                                               r  led0 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw0
                            (input port)
  Destination:            led0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.880ns  (logic 1.427ns (75.914%)  route 0.453ns (24.086%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw0 (IN)
                         net (fo=0)                   0.000     0.000    sw0
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw0_IBUF_inst/O
                         net (fo=1, routed)           0.453     0.674    led0_OBUF
    U16                  OBUF (Prop_obuf_I_O)         1.206     1.880 r  led0_OBUF_inst/O
                         net (fo=0)                   0.000     1.880    led0
    U16                                                               r  led0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw6
                            (input port)
  Destination:            led7
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.205ns  (logic 1.465ns (66.431%)  route 0.740ns (33.569%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw6 (IN)
                         net (fo=0)                   0.000     0.000    sw6
    W14                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  sw6_IBUF_inst/O
                         net (fo=1, routed)           0.335     0.553    sw6_IBUF
    SLICE_X0Y5           LUT4 (Prop_lut4_I3_O)        0.045     0.598 r  led7_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.405     1.003    led7_OBUF
    V14                  OBUF (Prop_obuf_I_O)         1.202     2.205 r  led7_OBUF_inst/O
                         net (fo=0)                   0.000     2.205    led7
    V14                                                               r  led7 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw5
                            (input port)
  Destination:            led5
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.264ns  (logic 1.495ns (66.000%)  route 0.770ns (34.000%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 f  sw5 (IN)
                         net (fo=0)                   0.000     0.000    sw5
    V15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 f  sw5_IBUF_inst/O
                         net (fo=3, routed)           0.488     0.722    sw5_IBUF
    SLICE_X0Y4           LUT1 (Prop_lut1_I0_O)        0.045     0.767 r  led5_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.282     1.049    led5_OBUF
    U15                  OBUF (Prop_obuf_I_O)         1.216     2.264 r  led5_OBUF_inst/O
                         net (fo=0)                   0.000     2.264    led5
    U15                                                               r  led5 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw1
                            (input port)
  Destination:            led1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.267ns  (logic 1.460ns (64.407%)  route 0.807ns (35.593%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw1 (IN)
                         net (fo=0)                   0.000     0.000    sw1
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sw1_IBUF_inst/O
                         net (fo=1, routed)           0.807     1.036    led1_OBUF
    E19                  OBUF (Prop_obuf_I_O)         1.231     2.267 r  led1_OBUF_inst/O
                         net (fo=0)                   0.000     2.267    led1
    E19                                                               r  led1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw2
                            (input port)
  Destination:            led3
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.333ns  (logic 1.487ns (63.725%)  route 0.846ns (36.275%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw2 (IN)
                         net (fo=0)                   0.000     0.000    sw2
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  sw2_IBUF_inst/O
                         net (fo=2, routed)           0.407     0.639    sw2_IBUF
    SLICE_X0Y10          LUT2 (Prop_lut2_I0_O)        0.045     0.684 r  led3_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.440     1.123    led3_OBUF
    V19                  OBUF (Prop_obuf_I_O)         1.210     2.333 r  led3_OBUF_inst/O
                         net (fo=0)                   0.000     2.333    led3
    V19                                                               r  led3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw3
                            (input port)
  Destination:            led2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.417ns  (logic 1.529ns (63.241%)  route 0.889ns (36.759%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw3 (IN)
                         net (fo=0)                   0.000     0.000    sw3
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  sw3_IBUF_inst/O
                         net (fo=1, routed)           0.391     0.608    sw3_IBUF
    SLICE_X0Y10          LUT2 (Prop_lut2_I1_O)        0.048     0.656 r  led2_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.498     1.153    led2_OBUF
    U19                  OBUF (Prop_obuf_I_O)         1.264     2.417 r  led2_OBUF_inst/O
                         net (fo=0)                   0.000     2.417    led2
    U19                                                               r  led2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw4
                            (input port)
  Destination:            led6
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.429ns  (logic 1.532ns (63.078%)  route 0.897ns (36.922%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  sw4 (IN)
                         net (fo=0)                   0.000     0.000    sw4
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sw4_IBUF_inst/O
                         net (fo=4, routed)           0.523     0.742    sw4_IBUF
    SLICE_X0Y5           LUT2 (Prop_lut2_I0_O)        0.044     0.786 r  led6_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.374     1.160    led6_OBUF
    U14                  OBUF (Prop_obuf_I_O)         1.269     2.429 r  led6_OBUF_inst/O
                         net (fo=0)                   0.000     2.429    led6
    U14                                                               r  led6 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw4
                            (input port)
  Destination:            led4
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.569ns  (logic 1.474ns (57.364%)  route 1.095ns (42.636%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 f  sw4 (IN)
                         net (fo=0)                   0.000     0.000    sw4
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  sw4_IBUF_inst/O
                         net (fo=4, routed)           0.739     0.958    sw4_IBUF
    SLICE_X0Y15          LUT1 (Prop_lut1_I0_O)        0.045     1.003 r  led4_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.357     1.359    led4_OBUF
    W18                  OBUF (Prop_obuf_I_O)         1.210     2.569 r  led4_OBUF_inst/O
                         net (fo=0)                   0.000     2.569    led4
    W18                                                               r  led4 (OUT)
  -------------------------------------------------------------------    -------------------





