# ğŸš€ RISC-V Processor in Verilog

## ğŸ“š **Project Overview**
This project implements a **5-stage RISC-V processor** in Verilog, designed with modular components for instruction execution, memory management, and data processing. The processor supports **R-type, I-type, S-type, and B-type instructions**, along with basic ALU operations and memory access.

---

## âš™ï¸ **Architecture**

The RISC-V processor consists of the following modules:
- **Program Counter (PC)**: Handles instruction addressing with increment and reset functionality.
- **Instruction Memory**: 64-word memory storing 32-bit instructions.
- **Register File**: Contains 32 registers, each 32 bits wide, for storing intermediate values.
- **ALU (Arithmetic Logic Unit)**: Performs bitwise AND, OR, addition, subtraction, and comparison operations.
- **ALU Control**: Decodes the function codes (`func3`, `func7`) and generates ALU control signals.
- **Data Memory**: 64-word memory for load and store operations.
- **Control Unit**: Generates control signals for memory access, register operations, and ALU selection.

---

## ğŸ› ï¸ **Features**
- **5-stage pipelined architecture:** Instruction Fetch (IF), Decode (ID), Execute (EX), Memory (MEM), and Write Back (WB).
- **32-bit data path** with support for RISC-V base integer instruction set (RV32I).
- **Data memory and instruction memory** with 64 words of 32-bit width.
- **Modular Verilog design** with reusable and scalable components.
- **Synchronous memory read/write operations** with word-aligned addressing.

---

## ğŸ’¾ **File Structure**
```
/src  
 â”œâ”€â”€ ALU.v                  # Arithmetic Logic Unit  
 â”œâ”€â”€ ALUControl.v           # ALU Control Logic  
 â”œâ”€â”€ Control_Unit.v         # Main Control Unit  
 â”œâ”€â”€ Data_Memory.v          # 64-word Data Memory  
 â”œâ”€â”€ Instruction_Memory.v   # 64-word Instruction Memory  
 â”œâ”€â”€ Program_Counter.v      # Program Counter  
 â”œâ”€â”€ Register_File.v        # 32-register file (32-bit each)  
 â”œâ”€â”€ RISCV_TOP.v            # Top-level RISC-V processor integration  
 â””â”€â”€ README.md              # Project documentation  
```

---

## ğŸš¦ **Usage Instructions**
1. **Clone the repository**
```bash
git clone <repository_url>
cd riscv-processor
```

2. **Simulation and Testing**
- Open the project in **Xilinx Vivado/ModelSim/Quartus**.  
- Run the simulation and verify the instruction execution.  
- Modify testbenches to validate different instruction sets.  

---

## ğŸ“ˆ **Future Improvements**
- Add support for **floating-point operations**.  
- Implement **hazard detection and forwarding units** for pipelining.  
- Expand instruction set support (RV64I, RV32M extensions).  

---
