$date
	Sun Nov  3 15:39:24 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module registerNbits_tb $end
$var wire 8 ! out [7:0] $end
$var reg 1 " clk $end
$var reg 8 # in [7:0] $end
$var reg 1 $ load $end
$var reg 1 % rst $end
$scope module reg8 $end
$var wire 1 " clk $end
$var wire 8 & in [7:0] $end
$var wire 1 $ load $end
$var wire 1 % rst $end
$var reg 8 ' out [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx '
b0 &
0%
0$
b0 #
1"
bx !
$end
#5000
0"
#10000
1"
#15000
0"
#20000
1"
#25000
0"
#30000
1"
#35000
0"
#40000
b100 !
b100 '
1"
1$
b100 #
b100 &
#45000
0"
#50000
1"
#55000
0"
#60000
1"
0$
b0 #
b0 &
#65000
0"
#70000
1"
#75000
0"
#77000
1%
#80000
b0 !
b0 '
1"
#85000
0"
#90000
1"
#95000
0"
#97000
0%
1$
b10 #
b10 &
#100000
b10 !
b10 '
1"
#105000
0"
#107000
