// Seed: 3494489047
module module_0;
  integer id_1;
  final id_2 = -1;
  supply1 id_3, id_4;
  assign id_2 = 1 | 1;
  assign id_2 = id_3;
  wire id_5;
  id_6(
      .id_0(""), .id_1(-1 - ""), .id_2(id_1)
  );
  assign id_5 = id_3;
  wire id_7;
  wor  id_8, id_9 = -1 * -1;
endmodule
module module_1 (
    input wor id_0,
    id_15,
    output supply0 id_1,
    input wand id_2,
    input supply1 id_3,
    input uwire id_4,
    input wor id_5,
    output wire id_6,
    output uwire id_7,
    output uwire id_8,
    id_16,
    input supply0 id_9,
    output tri id_10,
    input supply1 id_11,
    input tri id_12,
    output supply1 id_13
);
  module_0 modCall_1 ();
  assign id_8 = -1;
endmodule
