@misc{riscv,
    title = {RISC-V Instruction Set},
    howpublished = {\url{https://riscv.org/}},
}

@misc{rocketchip,
    title = {Rocket Chip Generator},
    howpublished = {\url{https://github.com/freechipsproject/rocket-chip}},
}

@misc{boom,
    title = {Berkeley Out-of-Order Machine},
    howpublished = {\url{https://github.com/ucb-bar/riscv-boom}},
}

@article{fabscalar,
    title={Fabscalar: Automating superscalar core design},
    author={Choudhary, Niket and Wadhavkar, Salil and Shah, Tanmay and Mayukh, Hiran and Gandhi, Jayneel and Dwiel, Brandon and Navada, Sandeep and Najaf-abadi, Hashem and Rotenberg, Eric},
    journal={IEEE Micro},
    volume={32},
    number={3},
    pages={48--59},
    year={2012},
    publisher={IEEE}
}

@misc{pulp,
    title = {{PULP} platform},
    howpublished = {\url{https://github.com/pulp-platform}},
}

@inproceedings{rosenband2005hardware,
  title={Hardware synthesis from guarded atomic actions with performance specifications},
  author={Rosenband, Daniel L and Arvind},
  booktitle={ICCAD-2005. IEEE/ACM International Conference on Computer-Aided Design, 2005.},
  pages={784--791},
  year={2005},
  organization={IEEE}
}

@inproceedings{Jigsaw,
    title={Jigsaw: Scalable software-defined caches},
    author={Beckmann, Nathan and Sanchez, Daniel},
    booktitle={Parallel Architectures and Compilation Techniques (PACT), 2013 22nd International Conference on},
    pages={213--224},
    year={2013},
    organization={IEEE}
}

@inproceedings{DeNoVo,
    title={{DeNovo}: Rethinking the memory hierarchy for disciplined parallelism},
    author={Choi, Byn and Komuravelli, Rakesh and Sung, Hyojin and Smolinski, Robert and Honarmand, Nima and Adve, Sarita V and Adve, Vikram S and Carter, Nicholas P and Chou, Ching-Tsun},
    booktitle={2011 International Conference on Parallel Architectures and Compilation Techniques},
    pages={155--166},
    year={2011},
    organization={IEEE}
}

@article{firesim2017RISCV,
    title={{FireSim}: Cycle-Accurate Rack-Scale System Simulation using {FPGAs} in the Public Cloud},
    author={Karandikar, Sagar and Mao, Howard and Kim, Donggyu and Biancolin, David and Amid, Alon and Lee, Dayeol and Kovacs, Kyle and Nikolic, Borivoje and Katz, Randy and Bachrach, Jonathan and AsanoviÄ‡, Krste},
    Journal={7th RISC-V Workshop},
    year={2017}
}

@article{kimevaluation,
    title={Evaluation of {RISC-V RTL} with {FPGA}-Accelerated Simulation},
    author={Kim, Donggyu and Celio, Christopher and Biancolin, David and Bachrach, Jonathan and Asanovic, Krste},
    journal={Workshop on Computer Architecture Research with RISC-V (CARRV)},
    year={2017}
}

@inproceedings{riscyoo,
    title={Composable Building Blocks to Open up Processor Design},
    author={Zhang, Sizhuo and Wright, Andrew and Bourgeat, Thomas and Arvind},
    booktitle={2018 51st Annual IEEE/ACM International Symposium on Microarchitecture (MICRO)},
    pages={68--81},
    year={2018},
    organization={IEEE}
}

@article{translationCache,
    title={Translation caching: skip, don't walk (the page table)},
    author={Barr, Thomas W and Cox, Alan L and Rixner, Scott},
    journal={ACM SIGARCH Computer Architecture News},
    volume={38},
    number={3},
    pages={48--59},
    year={2010},
    publisher={ACM}
}

@inproceedings{wmm,
    title={Weak Memory Models: Balancing Definitional Simplicity and Implementation Flexibility},
    author={Zhang, Sizhuo and Vijayaraghavan, Muralidaran and Arvind},
    booktitle={Parallel Architectures and Compilation Techniques (PACT), 2017 26th International Conference on},
    pages={288--302},
    year={2017},
    organization={IEEE}
}

@inproceedings{gam,
  title={Constructing a weak memory model},
  author={Zhang, Sizhuo and Vijayaraghavan, Muralidaran and Wright, Andrew and Alipour, Mehdi and Arvind},
  booktitle={Proceedings of the 45th Annual International Symposium on Computer Architecture},
  pages={124--137},
  year={2018},
  organization={IEEE Press}
}

@misc{awsf1,
    title = {Amazon {EC2 F1} Instances},
    howpublished={\url{https://aws.amazon.com/ec2/instance-types/f1/}}
}