{% include 'op/common/def_special_regs.cim' %}
{% include 'op/common/simd.cim' %}

def set_special_regs(){
    SpecialRegSet(SPECIAL_REG_SIMD_INPUT_1_BIT_WIDTH, 16);
    SpecialRegSet(SPECIAL_REG_SIMD_INPUT_2_BIT_WIDTH, 16);
    SpecialRegSet(SPECIAL_REG_SIMD_OUTPUT_BIT_WIDTH, 16);

    SpecialRegSet(SPECIAL_REG_DTYPE_SIMD_IS_FLOAT, 1);
}

def main(){
    set_special_regs();
    
    x_global = Buffer(<{{hidden}}>, fp16, {{global_memory_name}});
    y_global = Buffer(<{{hidden}}>, fp16, {{global_memory_name}});
    x_local = Buffer(<{{hidden}}>, fp16, __INPUT_MEMORY__);
    Trans(x_global, x_local);
    
    y_local = Buffer(<{{hidden}}>, fp16, __OUTPUT_MEMORY__);
    SIMD({{simd.v_gelu}}, x_local, y_local);
    Trans(y_local, y_global);
}