Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date              : Sun Aug 24 05:06:46 2025
| Host              : correlator4.fnal.gov running 64-bit AlmaLinux release 9.4 (Shamrock Pampas Cat)
| Command           : report_timing_summary -file /data/dhoang/test/KAN-FPGA/benchmarks/jets/hardware/KAN_FPGA_PROJECT/post_impl_timing.rpt
| Design            : top
| Device            : xcvu9p-flgb2104
| Speed File        : -2  PRODUCTION 1.28 03-30-2022
| Design State      : Physopt postRoute
| Temperature Grade : I
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (90)
6. checking no_output_delay (20)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (90)
-------------------------------
 There are 90 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (20)
--------------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.963        0.000                      0                   71        0.149        0.000                      0                   71        3.725        0.000                       0                   212  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 5.963        0.000                      0                   71        0.149        0.000                      0                   71        3.725        0.000                       0                   212  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        5.963ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.149ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.963ns  (required time - arrival time)
  Source:                 kan_inst/gen_l0c1.i09/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            kan_inst/gen_l1c4.i01/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        2.019ns  (logic 0.764ns (37.837%)  route 1.255ns (62.163%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=211, unset)          0.028     0.028    kan_inst/gen_l0c1.i09/rom_i/xpm_memory_base_inst/clka
    SLICE_X44Y60         FDRE                                         r  kan_inst/gen_l0c1.i09/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y60         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     0.107 r  kan_inst/gen_l0c1.i09/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[1]/Q
                         net (fo=3, routed)           0.163     0.270    kan_inst/gen_l1c0.i01/xpm_memory_base_inst_i_5_1[1]
    SLICE_X43Y60         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     0.420 r  kan_inst/gen_l1c0.i01/xpm_memory_base_inst_i_28/O
                         net (fo=3, routed)           0.344     0.765    kan_inst/gen_l0c1.i01/rom_i/xpm_memory_base_inst_i_3_0
    SLICE_X41Y60         LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.148     0.913 r  kan_inst/gen_l0c1.i01/rom_i/xpm_memory_base_inst_i_11/O
                         net (fo=2, routed)           0.131     1.044    kan_inst/gen_l1c0.i01/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[2]_1
    SLICE_X41Y61         LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089     1.133 r  kan_inst/gen_l1c0.i01/xpm_memory_base_inst_i_10/O
                         net (fo=2, routed)           0.101     1.234    kan_inst/gen_l1c0.i01/xpm_memory_base_inst_i_10_n_0
    SLICE_X41Y60         LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.149     1.383 r  kan_inst/gen_l1c0.i01/xpm_memory_base_inst_i_2/O
                         net (fo=15, routed)          0.456     1.839    kan_inst/gen_l1c4.i01/rom_i/xpm_memory_base_inst/addra[2]
    SLICE_X36Y61         LUT4 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.149     1.988 r  kan_inst/gen_l1c4.i01/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[0]_i_1/O
                         net (fo=1, routed)           0.059     2.047    kan_inst/gen_l1c4.i01/rom_i/xpm_memory_base_inst/p_0_out[0]
    SLICE_X36Y61         FDRE                                         r  kan_inst/gen_l1c4.i01/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
                                                      0.000     8.000 r  clk (IN)
                         net (fo=211, unset)          0.021     8.021    kan_inst/gen_l1c4.i01/rom_i/xpm_memory_base_inst/clka
    SLICE_X36Y61         FDRE                                         r  kan_inst/gen_l1c4.i01/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[0]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X36Y61         FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025     8.011    kan_inst/gen_l1c4.i01/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -2.047    
  -------------------------------------------------------------------
                         slack                                  5.963    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 kan_inst/gen_l0c1.i04/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            kan_inst/gen_l1c2.i01/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.090ns (44.408%)  route 0.113ns (55.592%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=211, unset)          0.012     0.012    kan_inst/gen_l0c1.i04/rom_i/xpm_memory_base_inst/clka
    SLICE_X41Y62         FDRE                                         r  kan_inst/gen_l0c1.i04/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y62         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  kan_inst/gen_l0c1.i04/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[0]/Q
                         net (fo=4, routed)           0.053     0.104    kan_inst/gen_l0c1.i01/rom_i/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[0]_1[0]
    SLICE_X41Y61         LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.014     0.118 r  kan_inst/gen_l0c1.i01/rom_i/xpm_memory_base_inst_i_4/O
                         net (fo=13, routed)          0.051     0.169    kan_inst/gen_l1c2.i01/rom_i/xpm_memory_base_inst/addra[0]
    SLICE_X40Y61         LUT4 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.037     0.206 r  kan_inst/gen_l1c2.i01/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[1]_i_1/O
                         net (fo=1, routed)           0.009     0.215    kan_inst/gen_l1c2.i01/rom_i/xpm_memory_base_inst/p_0_out[1]
    SLICE_X40Y61         FDRE                                         r  kan_inst/gen_l1c2.i01/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=211, unset)          0.019     0.019    kan_inst/gen_l1c2.i01/rom_i/xpm_memory_base_inst/clka
    SLICE_X40Y61         FDRE                                         r  kan_inst/gen_l1c2.i01/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[1]/C
                         clock pessimism              0.000     0.019    
    SLICE_X40Y61         FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     0.066    kan_inst/gen_l1c2.i01/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.215    
  -------------------------------------------------------------------
                         slack                                  0.149    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            0.550         8.000       7.450      SLICE_X36Y57  kan_inst/gen_l0c0.i00/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         4.000       3.725      SLICE_X36Y57  kan_inst/gen_l0c0.i00/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         4.000       3.725      SLICE_X36Y57  kan_inst/gen_l0c0.i00/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[0]/C



