module mx81_21(i,s,y);
input [0:1]i;
input s;
output y;
assign y = ~s&i[0]|s&i[1];
endmodule

module mux81(i,s,y);
input [0:7]i;
input [0:2]s;
output y;
wire w0,w1,w2,w3,w4,w5;
mx81_21 m1 (i[1:0],s[1],w0);
mx81_21 m2 (i[3:2],s[1],w1);
mx81_21 m3 (i[4:3],s[1],w2);
mx81_21 m4 (i[5:4],s[1],w3);
mx81_21 m5 (i[6:5],s[1],w4);
mx81_21 m6 (i[6:7],s[1],w5);
mx81_21 m7 (w4,w5,s[0],y);
endmodule
