.ALIASES
X_U1            U1(+=N00613 -=0 V+=VDD V-=0 OUT=VOUT REF=VREF RG+=N00632 RG-=N00636 ) CN
+@INA333_TEST.SCHEMATIC1(sch_1):INS54@INA333.INA333.Normal(chips)
R_R1            R1(1=N00636 2=N00632 ) CN @INA333_TEST.SCHEMATIC1(sch_1):INS127@ANALOG.R.Normal(chips)
X_U2            U2(+=N00488 -=N00513 V+=VDD V-=0 OUT=N00613 ) CN
+@INA333_TEST.SCHEMATIC1(sch_1):INS158@LMV321A.LMV321A.Normal(chips)
V_V1            V1(+=VDD -=0 ) CN @INA333_TEST.SCHEMATIC1(sch_1):INS193@SOURCE.VDC.Normal(chips)
V_V2            V2(+=VREF -=0 ) CN @INA333_TEST.SCHEMATIC1(sch_1):INS238@SOURCE.VDC.Normal(chips)
V_V3            V3(+=VOFF+ -=0 ) CN @INA333_TEST.SCHEMATIC1(sch_1):INS254@SOURCE.VDC.Normal(chips)
V_V4            V4(+=VOFF- -=0 ) CN @INA333_TEST.SCHEMATIC1(sch_1):INS270@SOURCE.VDC.Normal(chips)
R_R2            R2(1=VOFF+ 2=N00488 ) CN @INA333_TEST.SCHEMATIC1(sch_1):INS440@ANALOG.R.Normal(chips)
R_R3            R3(1=VOFF- 2=N00513 ) CN @INA333_TEST.SCHEMATIC1(sch_1):INS456@ANALOG.R.Normal(chips)
R_R4            R4(1=VSEN 2=N00488 ) CN @INA333_TEST.SCHEMATIC1(sch_1):INS472@ANALOG.R.Normal(chips)
R_R5            R5(1=N00513 2=N00613 ) CN @INA333_TEST.SCHEMATIC1(sch_1):INS584@ANALOG.R.Normal(chips)
V_V5            V5(+=VSEN -=0 ) CN @INA333_TEST.SCHEMATIC1(sch_1):INS803@SOURCE.VSIN.Normal(chips)
_    _(VDD=VDD)
_    _(VOFF+=VOFF+)
_    _(VOFF-=VOFF-)
_    _(VOUT=VOUT)
_    _(VREF=VREF)
_    _(VSEN=VSEN)
.ENDALIASES
