// Seed: 2494297551
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  output wire id_1;
endmodule
module module_1 #(
    parameter id_11 = 32'd98
) (
    input tri id_0,
    output tri1 id_1,
    input wor id_2,
    output tri1 id_3,
    output uwire id_4,
    input tri id_5
    , id_23,
    input tri id_6,
    input uwire id_7,
    input wor id_8,
    input supply1 id_9,
    output tri1 id_10,
    input tri1 _id_11,
    output uwire id_12,
    input tri0 id_13,
    output tri id_14,
    output tri id_15,
    input supply0 id_16,
    output wor id_17,
    input tri0 id_18,
    output tri id_19,
    input tri1 id_20,
    output tri1 id_21
    , id_24
);
  wire id_25;
  wire [id_11 : id_11] id_26;
  and primCall (
      id_4,
      id_8,
      id_24,
      \id_28 ,
      id_23,
      id_13,
      id_9,
      id_27,
      id_29,
      id_0,
      id_25,
      id_18,
      id_20,
      id_6,
      id_5,
      id_7,
      id_2
  );
  wire  id_27;
  logic \id_28 ;
  ;
  wire id_29;
  module_0 modCall_1 (
      id_23,
      id_26,
      id_26
  );
endmodule
