# UART_TX_Kirolos_Magdy
UART transmitter module designed in Verilog HDL with testbench and simulation files (ModelSim). Includes FSM, serializer, multiplexer, and parity calculation.
