<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://verilator.org" target="_blank">verilator</a></h3>
<pre class="test-failed">
description: Test imported from ivtest
should_fail: 1
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: simulation
mode: simulation
files: <a href="../../../../third_party/tests/ivtest/ivltests/array_select.v.html" target="file-frame">third_party/tests/ivtest/ivltests/array_select.v</a>
time_elapsed: 6.940s
ram usage: 187316 KB
</pre>
<pre class="log">

%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/array_select.v.html#l-19" target="file-frame">third_party/tests/ivtest/ivltests/array_select.v:19</a>: Unsupported: Ignoring delay on this delayed statement.
                  ... Use &#34;/* verilator lint_off STMTDLY */&#34; and lint_on around source to disable this message.
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/array_select.v.html#l-17" target="file-frame">third_party/tests/ivtest/ivltests/array_select.v:17</a>: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS&#39;s ADD generates 32 bits.
                                                                                              : ... In instance top
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/array_select.v.html#l-51" target="file-frame">third_party/tests/ivtest/ivltests/array_select.v:51</a>: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS&#39;s SEL generates 1 bits.
                                                                                              : ... In instance top
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/array_select.v.html#l-57" target="file-frame">third_party/tests/ivtest/ivltests/array_select.v:57</a>: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS&#39;s SEL generates 1 bits.
                                                                                              : ... In instance top
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/array_select.v.html#l-64" target="file-frame">third_party/tests/ivtest/ivltests/array_select.v:64</a>: Bit extraction of var[7:0] requires 3 bit index, not 2 bits.
                                                                                              : ... In instance top
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/array_select.v.html#l-64" target="file-frame">third_party/tests/ivtest/ivltests/array_select.v:64</a>: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS&#39;s SEL generates 1 bits.
                                                                                              : ... In instance top
Failed simple real array test, got 1.000000.
Failed simple array vector test, got 00000001.
Failed array vector plus constant test, got 00000010.
Failed array vector plus signed constant test, got 00000010.
Failed array vector bit select test 1, got 00000001.
Failed array vector bit select test 2, got 00000001.
Failed array vector bit select test 3, got 00000000.
Failed: reg array select driving array select, got 00000001
Failed: wire array select driving array select, got 00000001

</pre>
</body>