{"vcs1":{"timestamp_begin":1682187335.515593924, "rt":0.37, "ut":0.15, "st":0.10}}
{"vcselab":{"timestamp_begin":1682187335.948149784, "rt":0.41, "ut":0.25, "st":0.09}}
{"link":{"timestamp_begin":1682187336.408359630, "rt":0.21, "ut":0.08, "st":0.09}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682187335.244706283}
{"VCS_COMP_START_TIME": 1682187335.244706283}
{"VCS_COMP_END_TIME": 1682187336.684750112}
{"VCS_USER_OPTIONS": "+lint=all -sverilog test.sv library.sv"}
{"vcs1": {"peak_mem": 336964}}
{"stitch_vcselab": {"peak_mem": 222596}}
