

================================================================
== Vivado HLS Report for 'dataflow_in_loop_ih_s'
================================================================
* Date:           Tue Dec 18 11:03:21 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        nn_hls
* Solution:       solution6
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      6.79|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+----------+
    |   Latency   |   Interval  | Pipeline |
    |  min |  max |  min |  max |   Type   |
    +------+------+------+------+----------+
    |  5501|  5501|  5496|  5496| dataflow |
    +------+------+------+------+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 6
* Pipeline: 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 6, States = { 1 2 3 4 5 6 }

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
* FSM state operations: 

 <State 1>: 3.31ns
ST_1: o_0_i_i_read (37)  [1/1] 0.00ns
entry:1  %o_0_i_i_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %o_0_i_i)

ST_1: p_channel (38)  [1/1] 0.00ns
entry:2  %p_channel = alloca float, align 4

ST_1: o_0_i_i_channel1 (39)  [1/1] 0.00ns
entry:3  %o_0_i_i_channel1 = alloca i6, align 1

ST_1: o_0_i_i_channel (40)  [1/1] 0.00ns
entry:4  %o_0_i_i_channel = alloca i6, align 1

ST_1: StgValue_11 (44)  [2/2] 3.31ns
entry:8  call void @aesl_mux_load_32_785(float* %p_channel, i6 %o_0_i_i_read, i6* %o_0_i_i_channel)


 <State 2>: 6.21ns
ST_2: StgValue_12 (44)  [1/2] 6.21ns
entry:8  call void @aesl_mux_load_32_785(float* %p_channel, i6 %o_0_i_i_read, i6* %o_0_i_i_channel)


 <State 3>: 1.59ns
ST_3: sum_0_i_i_loc1_chann (47)  [2/2] 1.59ns
entry:11  %sum_0_i_i_loc1_chann = call fastcc float @hn_loop_proc(float* %p_channel, i6* %o_0_i_i_channel, [784 x float]* %inputData, i6* %o_0_i_i_channel1)


 <State 4>: 0.00ns
ST_4: sum_0_i_i_loc1_chann (47)  [1/2] 0.00ns
entry:11  %sum_0_i_i_loc1_chann = call fastcc float @hn_loop_proc(float* %p_channel, i6* %o_0_i_i_channel, [784 x float]* %inputData, i6* %o_0_i_i_channel1)


 <State 5>: 6.79ns
ST_5: StgValue_15 (48)  [2/2] 6.79ns
entry:12  call fastcc void @"__nn_hls/src/digitRe"(float %sum_0_i_i_loc1_chann, [32 x float]* %hiddenOut, i6* %o_0_i_i_channel1)


 <State 6>: 0.00ns
ST_6: empty (36)  [1/1] 0.00ns
entry:0  %empty = call i32 (...)* @_ssdm_op_SpecMemCore([784 x float]* %inputData, [1 x i8]* @p_str7, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str7, i32 -1, [1 x i8]* @p_str7, [1 x i8]* @p_str7, [1 x i8]* @p_str7, [1 x i8]* @p_str7, [1 x i8]* @p_str7)

ST_6: StgValue_17 (41)  [1/1] 0.00ns  loc: nn_hls/src/digitRecognizer.cpp:10
entry:5  call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, [1 x i8]* @p_str1) nounwind

ST_6: empty_13 (42)  [1/1] 0.00ns
entry:6  %empty_13 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @o_OC_0_OC_i_OC_i_cha_1, i32 1, [1 x i8]* @p_str93, [1 x i8]* @p_str93, i32 1, i32 0, i6* %o_0_i_i_channel, i6* %o_0_i_i_channel)

ST_6: StgValue_19 (43)  [1/1] 0.00ns
entry:7  call void (...)* @_ssdm_op_SpecInterface(i6* %o_0_i_i_channel, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str94, i32 0, i32 0, [1 x i8]* @p_str95, [1 x i8]* @p_str96, [1 x i8]* @p_str97, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str98, [1 x i8]* @p_str99)

ST_6: empty_14 (45)  [1/1] 0.00ns
entry:9  %empty_14 = call i32 (...)* @_ssdm_op_SpecChannel([17 x i8]* @o_OC_0_OC_i_OC_i_cha, i32 1, [1 x i8]* @p_str113, [1 x i8]* @p_str113, i32 1, i32 0, i6* %o_0_i_i_channel1, i6* %o_0_i_i_channel1)

ST_6: StgValue_21 (46)  [1/1] 0.00ns
entry:10  call void (...)* @_ssdm_op_SpecInterface(i6* %o_0_i_i_channel1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str114, i32 0, i32 0, [1 x i8]* @p_str115, [1 x i8]* @p_str116, [1 x i8]* @p_str117, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str118, [1 x i8]* @p_str119)

ST_6: StgValue_22 (48)  [1/2] 0.00ns
entry:12  call fastcc void @"__nn_hls/src/digitRe"(float %sum_0_i_i_loc1_chann, [32 x float]* %hiddenOut, i6* %o_0_i_i_channel1)

ST_6: StgValue_23 (49)  [1/1] 0.00ns
entry:13  ret void



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8ns, clock uncertainty: 1ns.

 <State 1>: 3.31ns
The critical path consists of the following:
	wire read on port 'o_0_i_i' [37]  (0 ns)
	'call' operation to 'aesl_mux_load_32_785' [44]  (3.31 ns)

 <State 2>: 6.21ns
The critical path consists of the following:
	'call' operation to 'aesl_mux_load_32_785' [44]  (6.21 ns)

 <State 3>: 1.59ns
The critical path consists of the following:
	'call' operation ('sum_0_i_i_loc1_chann') to 'hn_loop_proc' [47]  (1.59 ns)

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 6.79ns
The critical path consists of the following:
	'call' operation to '__nn_hls/src/digitRe' [48]  (6.79 ns)

 <State 6>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
