read -sv run_verilog_mid/adder_32b_12_80_8cf6ec58b6f53faad90684fe4ebbe592.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_12_80_8cf6ec58b6f53faad90684fe4ebbe592_yosys.v
