Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> Reading design: normalize.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "normalize.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "normalize"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : normalize
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\ayroz\Desktop\four\normalize\normalize\normalize.vhd" into library work
Parsing entity <normalize>.
Parsing architecture <Behavioral> of entity <normalize>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <normalize> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:794 - "C:\Users\ayroz\Desktop\four\normalize\normalize\normalize.vhd" Line 73: Statement might not cover all choices ; 'others' clause recommended
WARNING:HDLCompiler:794 - "C:\Users\ayroz\Desktop\four\normalize\normalize\normalize.vhd" Line 77: Statement might not cover all choices ; 'others' clause recommended

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <normalize>.
    Related source file is "C:\Users\ayroz\Desktop\four\normalize\normalize\normalize.vhd".
    Found 8-bit adder for signal <exp_out_norm> created at line 1241.
    Found 8-bit adder for signal <exp_out_overflow> created at line 1241.
    Found 5-bit adder for signal <index[4]_GND_6_o_add_37_OUT> created at line 1241.
    Found 8-bit subtractor for signal <n0201> created at line 0.
    Found 5-bit subtractor for signal <GND_6_o_GND_6_o_sub_31_OUT<4:0>> created at line 1308.
    Found 28-bit shifter logical left for signal <hhfgrs_out_norm> created at line 20
    Found 28-bit shifter logical left for signal <hhfgrs_out_denorm> created at line 21
    Found 8-bit 3-to-1 multiplexer for signal <exp_out> created at line 73.
    Found 28-bit 3-to-1 multiplexer for signal <hhfgrs_out> created at line 77.
WARNING:Xst:737 - Found 1-bit latch for signal <index<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <index<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <index<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <index<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <index<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 8-bit comparator greater for signal <GND_6_o_exp_in[7]_LessThan_39_o> created at line 70
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred   5 Latch(s).
	inferred   1 Comparator(s).
	inferred 121 Multiplexer(s).
	inferred   2 Combinational logic shifter(s).
Unit <normalize> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 5-bit adder                                           : 1
 5-bit subtractor                                      : 1
 8-bit adder                                           : 1
 8-bit subtractor                                      : 1
# Latches                                              : 5
 1-bit latch                                           : 5
# Comparators                                          : 1
 8-bit comparator greater                              : 1
# Multiplexers                                         : 121
 1-bit 2-to-1 multiplexer                              : 116
 28-bit 2-to-1 multiplexer                             : 1
 28-bit 3-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 3
# Logic shifters                                       : 2
 28-bit shifter logical left                           : 2

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 5-bit adder                                           : 1
 5-bit subtractor                                      : 1
 8-bit adder                                           : 1
 8-bit subtractor                                      : 1
# Comparators                                          : 1
 8-bit comparator greater                              : 1
# Multiplexers                                         : 121
 1-bit 2-to-1 multiplexer                              : 116
 28-bit 2-to-1 multiplexer                             : 1
 28-bit 3-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 3
# Logic shifters                                       : 2
 28-bit shifter logical left                           : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:3002 - This design contains one or more registers/latches that are directly
   incompatible with the Spartan6 architecture. The two primary causes of this is
   either a register or latch described with both an asynchronous set and
   asynchronous reset, or a register or latch described with an asynchronous
   set or reset which however has an initialization value of the opposite 
   polarity (i.e. asynchronous reset with an initialization value of 1).
    While this circuit can be built, it creates a sub-optimal implementation
   in terms of area, power and performance. For a more optimal implementation
   Xilinx highly recommends one of the following:

          1) Remove either the set or reset from all registers and latches
             if not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Ensure all registers have the same initialization value as the
             described asynchronous set or reset polarity
          4) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Spartan6 asynchronous set/reset" for more details.

  List of register instances with asynchronous set and reset:
    index_4 in unit <normalize>
    index_0 in unit <normalize>
    index_1 in unit <normalize>
    index_2 in unit <normalize>
    index_3 in unit <normalize>


Optimizing unit <normalize> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block normalize, actual ratio is 4.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : normalize.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 281
#      GND                         : 1
#      INV                         : 3
#      LUT2                        : 13
#      LUT3                        : 39
#      LUT4                        : 13
#      LUT5                        : 52
#      LUT6                        : 143
#      MUXCY                       : 7
#      MUXF7                       : 1
#      VCC                         : 1
#      XORCY                       : 8
# FlipFlops/Latches                : 5
#      LD                          : 5
# IO Buffers                       : 72
#      IBUF                        : 36
#      OBUF                        : 36

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:               5  out of  18224     0%  
 Number of Slice LUTs:                  263  out of   9112     2%  
    Number used as Logic:               263  out of   9112     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    263
   Number with an unused Flip Flop:     258  out of    263    98%  
   Number with an unused LUT:             0  out of    263     0%  
   Number of fully used LUT-FF pairs:     5  out of    263     1%  
   Number of unique control sets:         5

IO Utilization: 
 Number of IOs:                          72
 Number of bonded IOBs:                  72  out of    232    31%  

Specific Feature Utilization:

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
index_3_G(index_3_G:O)             | NONE(*)(index_3)       | 1     |
index_2_G(index_2_G:O)             | NONE(*)(index_2)       | 1     |
index_1_G(index_1_G:O)             | NONE(*)(index_1)       | 1     |
index_0_G(index_0_G:O)             | NONE(*)(index_0)       | 1     |
index_4_G(index_4_G:O)             | NONE(*)(index_4)       | 1     |
-----------------------------------+------------------------+-------+
(*) These 5 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: No path found
   Minimum input arrival time before clock: 9.855ns
   Maximum output required time after clock: 14.735ns
   Maximum combinational path delay: 15.245ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'index_3_G'
  Total number of paths / destination ports: 102 / 1
-------------------------------------------------------------------------
Offset:              6.489ns (Levels of Logic = 6)
  Source:            hhfgrs_in<13> (PAD)
  Destination:       index_3 (LATCH)
  Destination Clock: index_3_G falling

  Data Path: hhfgrs_in<13> to index_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            14   1.222   1.205  hhfgrs_in_13_IBUF (hhfgrs_in_13_IBUF)
     LUT4:I0->O            2   0.203   0.961  Mmux_PWR_6_o_GND_6_o_MUX_59_o1121 (Mmux_PWR_6_o_GND_6_o_MUX_59_o112)
     LUT5:I0->O            1   0.203   0.580  Mmux_PWR_6_o_GND_6_o_MUX_59_o11_SW0 (N6)
     LUT6:I5->O            2   0.205   0.617  Mmux_PWR_6_o_GND_6_o_MUX_59_o11 (Mmux_PWR_6_o_GND_6_o_MUX_59_o11)
     LUT3:I2->O            2   0.205   0.845  hhfgrs_in[27]_PWR_6_o_AND_4_o1 (hhfgrs_in[27]_PWR_6_o_AND_4_o)
     LUT3:I0->O            1   0.205   0.000  index_3_D (index_3_D)
     LD:D                      0.037          index_3
    ----------------------------------------
    Total                      6.489ns (2.280ns logic, 4.209ns route)
                                       (35.1% logic, 64.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'index_2_G'
  Total number of paths / destination ports: 110 / 1
-------------------------------------------------------------------------
Offset:              6.291ns (Levels of Logic = 5)
  Source:            hhfgrs_in<8> (PAD)
  Destination:       index_2 (LATCH)
  Destination Clock: index_2_G falling

  Data Path: hhfgrs_in<8> to index_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            14   1.222   1.322  hhfgrs_in_8_IBUF (hhfgrs_in_8_IBUF)
     LUT6:I0->O            5   0.203   0.962  hhfgrs_in[27]_hhfgrs_in[26]_OR_27_o<0>5 (hhfgrs_in[27]_hhfgrs_in[26]_OR_27_o<0>4)
     LUT5:I1->O            6   0.203   1.089  hhfgrs_in[27]_hhfgrs_in[26]_OR_27_o<0>6 (hhfgrs_in[27]_hhfgrs_in[26]_OR_27_o)
     LUT5:I0->O            2   0.203   0.845  hhfgrs_in[27]_PWR_6_o_AND_6_o1 (hhfgrs_in[27]_PWR_6_o_AND_6_o)
     LUT3:I0->O            1   0.205   0.000  index_2_D (index_2_D)
     LD:D                      0.037          index_2
    ----------------------------------------
    Total                      6.291ns (2.073ns logic, 4.218ns route)
                                       (33.0% logic, 67.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'index_1_G'
  Total number of paths / destination ports: 110 / 1
-------------------------------------------------------------------------
Offset:              9.798ns (Levels of Logic = 9)
  Source:            hhfgrs_in<4> (PAD)
  Destination:       index_1 (LATCH)
  Destination Clock: index_1_G falling

  Data Path: hhfgrs_in<4> to index_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            13   1.222   1.297  hhfgrs_in_4_IBUF (hhfgrs_in_4_IBUF)
     LUT6:I0->O            1   0.203   0.808  Mmux_GND_6_o_GND_6_o_MUX_113_o131 (Mmux_GND_6_o_GND_6_o_MUX_113_o131)
     LUT5:I2->O            1   0.205   0.808  Mmux_GND_6_o_GND_6_o_MUX_113_o132 (Mmux_GND_6_o_GND_6_o_MUX_113_o132)
     LUT5:I2->O            1   0.205   0.808  Mmux_GND_6_o_GND_6_o_MUX_113_o133 (Mmux_GND_6_o_GND_6_o_MUX_113_o133)
     LUT5:I2->O            1   0.205   0.808  Mmux_GND_6_o_GND_6_o_MUX_113_o134 (Mmux_GND_6_o_GND_6_o_MUX_113_o134)
     LUT5:I2->O            1   0.205   0.808  Mmux_GND_6_o_GND_6_o_MUX_113_o135 (Mmux_GND_6_o_GND_6_o_MUX_113_o135)
     LUT5:I2->O            2   0.205   0.721  Mmux_GND_6_o_GND_6_o_MUX_113_o136 (Mmux_GND_6_o_GND_6_o_MUX_113_o13)
     LUT3:I1->O            2   0.203   0.845  hhfgrs_in[27]_GND_6_o_AND_8_o1 (hhfgrs_in[27]_GND_6_o_AND_8_o)
     LUT3:I0->O            1   0.205   0.000  index_1_D (index_1_D)
     LD:D                      0.037          index_1
    ----------------------------------------
    Total                      9.798ns (2.895ns logic, 6.903ns route)
                                       (29.5% logic, 70.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'index_0_G'
  Total number of paths / destination ports: 110 / 1
-------------------------------------------------------------------------
Offset:              9.855ns (Levels of Logic = 9)
  Source:            hhfgrs_in<6> (PAD)
  Destination:       index_0 (LATCH)
  Destination Clock: index_0_G falling

  Data Path: hhfgrs_in<6> to index_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            14   1.222   1.322  hhfgrs_in_6_IBUF (hhfgrs_in_6_IBUF)
     LUT6:I0->O            1   0.203   0.808  Mmux_GND_6_o_PWR_6_o_MUX_140_o11 (Mmux_GND_6_o_PWR_6_o_MUX_140_o1)
     LUT6:I3->O            1   0.205   0.808  Mmux_GND_6_o_PWR_6_o_MUX_140_o12 (Mmux_GND_6_o_PWR_6_o_MUX_140_o11)
     LUT6:I3->O            1   0.205   0.808  Mmux_GND_6_o_PWR_6_o_MUX_140_o13 (Mmux_GND_6_o_PWR_6_o_MUX_140_o12)
     LUT6:I3->O            1   0.205   0.808  Mmux_GND_6_o_PWR_6_o_MUX_140_o14 (Mmux_GND_6_o_PWR_6_o_MUX_140_o13)
     LUT6:I3->O            1   0.205   0.580  Mmux_GND_6_o_PWR_6_o_MUX_140_o15 (Mmux_GND_6_o_PWR_6_o_MUX_140_o14)
     LUT2:I1->O            2   0.205   0.981  Mmux_GND_6_o_PWR_6_o_MUX_140_o16 (GND_6_o_PWR_6_o_MUX_140_o)
     LUT6:I0->O            2   0.203   0.845  hhfgrs_in[27]_GND_6_o_AND_10_o1 (hhfgrs_in[27]_GND_6_o_AND_10_o)
     LUT3:I0->O            1   0.205   0.000  index_0_D (index_0_D)
     LD:D                      0.037          index_0
    ----------------------------------------
    Total                      9.855ns (2.895ns logic, 6.960ns route)
                                       (29.4% logic, 70.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'index_4_G'
  Total number of paths / destination ports: 86 / 1
-------------------------------------------------------------------------
Offset:              6.452ns (Levels of Logic = 6)
  Source:            hhfgrs_in<22> (PAD)
  Destination:       index_4 (LATCH)
  Destination Clock: index_4_G falling

  Data Path: hhfgrs_in<22> to index_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            12   1.222   1.013  hhfgrs_in_22_IBUF (hhfgrs_in_22_IBUF)
     LUT2:I0->O            1   0.203   0.580  Mmux_PWR_6_o_GND_6_o_MUX_32_o11_SW0 (N8)
     LUT6:I5->O            3   0.205   0.755  Mmux_PWR_6_o_GND_6_o_MUX_32_o11 (Mmux_PWR_6_o_GND_6_o_MUX_32_o11)
     LUT6:I4->O            2   0.203   0.981  Mmux_PWR_6_o_GND_6_o_MUX_32_o12 (PWR_6_o_GND_6_o_MUX_32_o)
     LUT6:I0->O            2   0.203   0.845  hhfgrs_in[27]_PWR_6_o_AND_2_o1 (hhfgrs_in[27]_PWR_6_o_AND_2_o)
     LUT3:I0->O            1   0.205   0.000  index_4_D (index_4_D)
     LD:D                      0.037          index_4
    ----------------------------------------
    Total                      6.452ns (2.278ns logic, 4.174ns route)
                                       (35.3% logic, 64.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'index_4_G'
  Total number of paths / destination ports: 252 / 36
-------------------------------------------------------------------------
Offset:              12.337ns (Levels of Logic = 9)
  Source:            index_4 (LATCH)
  Destination:       exp_out<7> (PAD)
  Source Clock:      index_4_G falling

  Data Path: index_4 to exp_out<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               8   0.498   1.147  index_4 (index_4)
     LUT6:I1->O            1   0.203   0.000  PWR_6_o_GND_6_o_mux_39_OUT[0]14_F (N50)
     MUXF7:I0->O          17   0.131   1.392  PWR_6_o_GND_6_o_mux_39_OUT[0]14 (PWR_6_o_GND_6_o_mux_39_OUT[0])
     LUT6:I0->O           14   0.203   1.186  Mmux_state<0>11 (state<0>)
     LUT3:I0->O            3   0.205   1.015  Mmux_exp_out1_A31 (Mmux_exp_out1_rs_lut<2>)
     LUT6:I0->O            2   0.203   0.864  Mmux_exp_out1_rs_cy<4>11 (Mmux_exp_out1_rs_cy<4>)
     LUT4:I0->O            2   0.203   0.845  Mmux_exp_out1_rs_cy<5>11 (Mmux_exp_out1_rs_cy<5>)
     LUT6:I3->O            1   0.205   0.684  Mmux_exp_out281 (Mmux_exp_out28)
     LUT2:I0->O            1   0.203   0.579  Mmux_exp_out282 (exp_out_7_OBUF)
     OBUF:I->O                 2.571          exp_out_7_OBUF (exp_out<7>)
    ----------------------------------------
    Total                     12.337ns (4.625ns logic, 7.712ns route)
                                       (37.5% logic, 62.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'index_1_G'
  Total number of paths / destination ports: 679 / 36
-------------------------------------------------------------------------
Offset:              14.735ns (Levels of Logic = 10)
  Source:            index_1 (LATCH)
  Destination:       exp_out<7> (PAD)
  Source Clock:      index_1_G falling

  Data Path: index_1 to exp_out<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              51   0.498   1.899  index_1 (index_1)
     LUT6:I1->O            2   0.203   0.845  PWR_6_o_GND_6_o_mux_39_OUT[0]2 (PWR_6_o_GND_6_o_mux_39_OUT[0]1)
     LUT6:I3->O            1   0.205   0.579  PWR_6_o_GND_6_o_mux_39_OUT[0]12 (PWR_6_o_GND_6_o_mux_39_OUT[0]12)
     MUXF7:S->O           17   0.148   1.392  PWR_6_o_GND_6_o_mux_39_OUT[0]14 (PWR_6_o_GND_6_o_mux_39_OUT[0])
     LUT6:I0->O           14   0.203   1.186  Mmux_state<0>11 (state<0>)
     LUT3:I0->O            3   0.205   1.015  Mmux_exp_out1_A31 (Mmux_exp_out1_rs_lut<2>)
     LUT6:I0->O            2   0.203   0.864  Mmux_exp_out1_rs_cy<4>11 (Mmux_exp_out1_rs_cy<4>)
     LUT4:I0->O            2   0.203   0.845  Mmux_exp_out1_rs_cy<5>11 (Mmux_exp_out1_rs_cy<5>)
     LUT6:I3->O            1   0.205   0.684  Mmux_exp_out281 (Mmux_exp_out28)
     LUT2:I0->O            1   0.203   0.579  Mmux_exp_out282 (exp_out_7_OBUF)
     OBUF:I->O                 2.571          exp_out_7_OBUF (exp_out<7>)
    ----------------------------------------
    Total                     14.735ns (4.847ns logic, 9.888ns route)
                                       (32.9% logic, 67.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'index_2_G'
  Total number of paths / destination ports: 546 / 36
-------------------------------------------------------------------------
Offset:              14.116ns (Levels of Logic = 10)
  Source:            index_2 (LATCH)
  Destination:       exp_out<7> (PAD)
  Source Clock:      index_2_G falling

  Data Path: index_2 to exp_out<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              18   0.498   1.278  index_2 (index_2)
     LUT6:I3->O            2   0.205   0.845  PWR_6_o_GND_6_o_mux_39_OUT[0]2 (PWR_6_o_GND_6_o_mux_39_OUT[0]1)
     LUT6:I3->O            1   0.205   0.579  PWR_6_o_GND_6_o_mux_39_OUT[0]12 (PWR_6_o_GND_6_o_mux_39_OUT[0]12)
     MUXF7:S->O           17   0.148   1.392  PWR_6_o_GND_6_o_mux_39_OUT[0]14 (PWR_6_o_GND_6_o_mux_39_OUT[0])
     LUT6:I0->O           14   0.203   1.186  Mmux_state<0>11 (state<0>)
     LUT3:I0->O            3   0.205   1.015  Mmux_exp_out1_A31 (Mmux_exp_out1_rs_lut<2>)
     LUT6:I0->O            2   0.203   0.864  Mmux_exp_out1_rs_cy<4>11 (Mmux_exp_out1_rs_cy<4>)
     LUT4:I0->O            2   0.203   0.845  Mmux_exp_out1_rs_cy<5>11 (Mmux_exp_out1_rs_cy<5>)
     LUT6:I3->O            1   0.205   0.684  Mmux_exp_out281 (Mmux_exp_out28)
     LUT2:I0->O            1   0.203   0.579  Mmux_exp_out282 (exp_out_7_OBUF)
     OBUF:I->O                 2.571          exp_out_7_OBUF (exp_out<7>)
    ----------------------------------------
    Total                     14.116ns (4.849ns logic, 9.267ns route)
                                       (34.4% logic, 65.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'index_0_G'
  Total number of paths / destination ports: 558 / 36
-------------------------------------------------------------------------
Offset:              14.261ns (Levels of Logic = 10)
  Source:            index_0 (LATCH)
  Destination:       exp_out<7> (PAD)
  Source Clock:      index_0_G falling

  Data Path: index_0 to exp_out<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              34   0.498   1.425  index_0 (index_0)
     LUT6:I4->O            2   0.203   0.845  PWR_6_o_GND_6_o_mux_39_OUT[0]2 (PWR_6_o_GND_6_o_mux_39_OUT[0]1)
     LUT6:I3->O            1   0.205   0.579  PWR_6_o_GND_6_o_mux_39_OUT[0]12 (PWR_6_o_GND_6_o_mux_39_OUT[0]12)
     MUXF7:S->O           17   0.148   1.392  PWR_6_o_GND_6_o_mux_39_OUT[0]14 (PWR_6_o_GND_6_o_mux_39_OUT[0])
     LUT6:I0->O           14   0.203   1.186  Mmux_state<0>11 (state<0>)
     LUT3:I0->O            3   0.205   1.015  Mmux_exp_out1_A31 (Mmux_exp_out1_rs_lut<2>)
     LUT6:I0->O            2   0.203   0.864  Mmux_exp_out1_rs_cy<4>11 (Mmux_exp_out1_rs_cy<4>)
     LUT4:I0->O            2   0.203   0.845  Mmux_exp_out1_rs_cy<5>11 (Mmux_exp_out1_rs_cy<5>)
     LUT6:I3->O            1   0.205   0.684  Mmux_exp_out281 (Mmux_exp_out28)
     LUT2:I0->O            1   0.203   0.579  Mmux_exp_out282 (exp_out_7_OBUF)
     OBUF:I->O                 2.571          exp_out_7_OBUF (exp_out<7>)
    ----------------------------------------
    Total                     14.261ns (4.847ns logic, 9.414ns route)
                                       (34.0% logic, 66.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'index_3_G'
  Total number of paths / destination ports: 303 / 36
-------------------------------------------------------------------------
Offset:              12.174ns (Levels of Logic = 9)
  Source:            index_3 (LATCH)
  Destination:       exp_out<7> (PAD)
  Source Clock:      index_3_G falling

  Data Path: index_3 to exp_out<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              15   0.498   0.982  index_3 (index_3)
     LUT6:I5->O            1   0.205   0.000  PWR_6_o_GND_6_o_mux_39_OUT[0]14_F (N50)
     MUXF7:I0->O          17   0.131   1.392  PWR_6_o_GND_6_o_mux_39_OUT[0]14 (PWR_6_o_GND_6_o_mux_39_OUT[0])
     LUT6:I0->O           14   0.203   1.186  Mmux_state<0>11 (state<0>)
     LUT3:I0->O            3   0.205   1.015  Mmux_exp_out1_A31 (Mmux_exp_out1_rs_lut<2>)
     LUT6:I0->O            2   0.203   0.864  Mmux_exp_out1_rs_cy<4>11 (Mmux_exp_out1_rs_cy<4>)
     LUT4:I0->O            2   0.203   0.845  Mmux_exp_out1_rs_cy<5>11 (Mmux_exp_out1_rs_cy<5>)
     LUT6:I3->O            1   0.205   0.684  Mmux_exp_out281 (Mmux_exp_out28)
     LUT2:I0->O            1   0.203   0.579  Mmux_exp_out282 (exp_out_7_OBUF)
     OBUF:I->O                 2.571          exp_out_7_OBUF (exp_out<7>)
    ----------------------------------------
    Total                     12.174ns (4.627ns logic, 7.547ns route)
                                       (38.0% logic, 62.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 2861 / 36
-------------------------------------------------------------------------
Delay:               15.245ns (Levels of Logic = 11)
  Source:            exp_in<1> (PAD)
  Destination:       exp_out<7> (PAD)

  Data Path: exp_in<1> to exp_out<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            34   1.222   1.685  exp_in_1_IBUF (exp_in_1_IBUF)
     LUT6:I0->O            2   0.203   0.845  PWR_6_o_GND_6_o_mux_39_OUT[0]2 (PWR_6_o_GND_6_o_mux_39_OUT[0]1)
     LUT6:I3->O            1   0.205   0.579  PWR_6_o_GND_6_o_mux_39_OUT[0]12 (PWR_6_o_GND_6_o_mux_39_OUT[0]12)
     MUXF7:S->O           17   0.148   1.392  PWR_6_o_GND_6_o_mux_39_OUT[0]14 (PWR_6_o_GND_6_o_mux_39_OUT[0])
     LUT6:I0->O           14   0.203   1.186  Mmux_state<0>11 (state<0>)
     LUT3:I0->O            3   0.205   1.015  Mmux_exp_out1_A31 (Mmux_exp_out1_rs_lut<2>)
     LUT6:I0->O            2   0.203   0.864  Mmux_exp_out1_rs_cy<4>11 (Mmux_exp_out1_rs_cy<4>)
     LUT4:I0->O            2   0.203   0.845  Mmux_exp_out1_rs_cy<5>11 (Mmux_exp_out1_rs_cy<5>)
     LUT6:I3->O            1   0.205   0.684  Mmux_exp_out281 (Mmux_exp_out28)
     LUT2:I0->O            1   0.203   0.579  Mmux_exp_out282 (exp_out_7_OBUF)
     OBUF:I->O                 2.571          exp_out_7_OBUF (exp_out<7>)
    ----------------------------------------
    Total                     15.245ns (5.571ns logic, 9.674ns route)
                                       (36.5% logic, 63.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 4.63 secs
 
--> 

Total memory usage is 261520 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    8 (   0 filtered)
Number of infos    :    2 (   0 filtered)

