;redcode
;assert 1
	SPL 0, <806
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -1, <-20
	SUB @121, 106
	SUB -10, 1
	MOV -1, <-30
	SUB @121, 106
	SUB -10, 1
	MOV -1, <-20
	ADD 210, 60
	JMN 10, 730
	MOV -1, <-20
	MOV -1, <-20
	JMP -1, @-20
	SUB @121, 106
	SUB @0, @3
	SUB @0, @2
	SUB @121, 106
	SUB -12, @10
	SUB @0, @2
	SLT -0, @164
	SUB <121, 100
	DJN 3, 60
	SLT 210, @60
	DJN 0, #2
	SUB <0, @2
	ADD 210, 60
	JMN 0, <806
	SUB @-127, 100
	SUB <-0, @8
	SUB @-127, 100
	SUB -207, <-120
	JMN 10, 30
	ADD 810, 30
	MOV -1, <-20
	ADD 210, 60
	DJN -12, #10
	SPL 0, <806
	MOV -1, <-20
	SLT 210, @60
	SUB 10, 730
	CMP -207, 120
	MOV -1, <-20
	MOV -7, <-20
	MOV -1, <-20
	CMP -207, <-120
	SPL 0, <806
	CMP -207, <-120
