$date
	Thu Oct 19 10:34:04 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module p2_tb $end
$var wire 1 ! B $end
$var wire 1 " A $end
$var reg 1 # clk $end
$var reg 1 $ reset $end
$var reg 1 % x $end
$scope module out $end
$var wire 1 # clk $end
$var wire 1 $ reset $end
$var wire 1 % x $end
$var wire 2 & s [1:0] $end
$var wire 1 ! B $end
$var wire 1 " A $end
$scope module st0 $end
$var wire 1 # clk $end
$var wire 1 $ reset $end
$var wire 1 ' t $end
$var reg 1 " q $end
$upscope $end
$scope module st1 $end
$var wire 1 # clk $end
$var wire 1 $ reset $end
$var wire 1 ( t $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x(
x'
bx &
0%
1$
1#
x"
x!
$end
#10
0#
#20
0(
0'
b0 &
0"
0!
1#
0$
1%
#30
0#
#40
1(
b1 &
1#
0%
#50
0(
1'
b10 &
1!
0#
#60
1(
b11 &
1#
1%
#70
0(
0'
b0 &
0!
1"
0#
#80
1(
b1 &
1#
0%
#90
1'
b11 &
1!
0#
#100
0(
0'
b0 &
1#
1%
#110
0#
#120
1(
1'
b11 &
1#
0%
#130
0'
b1 &
0"
0!
0#
#140
0(
b0 &
1#
1%
#150
0#
#160
1#
