# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Lab_7.srcs/sources_1/new/add3.v" \

sv xil_defaultlib  \
"../../../../Lab_7.srcs/sources_1/new/bcd6.sv" \
"../../../../Lab_7.srcs/sim_2/new/BCD6_SIM.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
