Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 1.1.0.165.1

Wed Nov 13 16:53:50 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -html -rpt testled_impl_1.tw1 testled_impl_1_map.udb -gui

-----------------------------------------
Design:          Pong
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  DESIGN CHECKING
        1.1  SDC Constraints
        1.2  Combinational Loop
    2  CLOCK SUMMARY
        2.1  Clock clk_in
        2.2  Clock clk
    3  TIMING ANALYSIS SUMMARY
        3.1  Overall (Setup and Hold)
            3.1.1  Constraint Coverage
            3.1.2  Timing Errors
            3.1.3  Total Timing Score
        3.2  Setup Summary Report
            3.2.1  Setup Constraint Slack Summary
            3.2.2  Setup Critical Endpoint Summary 
        3.3  Hold Summary Report
            3.3.1  Hold Constraint Slack Summary
            3.3.2  Hold Critical Endpoint Summary 
        3.4  Unconstrained Report
            3.4.1  Unconstrained Start/End Points
            3.4.2  Start/End Points Without Timing Constraints
    4  DETAILED REPORT
        4.1  Setup Detailed Report
            4.1.1  Setup Path Details For Constraint: create_clock -name {clk_in} -period 83.3333333333333 [get_ports clk_in]
            4.1.2  Setup Path Details For Constraint: create_generated_clock -name {clk} -source [get_pins {mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 
        4.2  Hold Detailed Report
            4.2.1  Hold Path Details For Constraint: create_clock -name {clk_in} -period 83.3333333333333 [get_ports clk_in]
            4.2.2  Hold Path Details For Constraint: create_generated_clock -name {clk} -source [get_pins {mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  DESIGN CHECKING
==============================================

1.1  SDC Constraints
=====================
[IGNORED:]create_clock -name {mypll/lscc_pll_inst/clk_in_c} -period 83.3333333333333 [get_nets clk_in_c]
create_clock -name {clk_in} -period 83.3333333333333 [get_ports clk_in]
create_generated_clock -name {clk} -source [get_pins {mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 

1.2  Combinational Loop
========================
None

==============================================
2  CLOCK SUMMARY
==============================================

2.1 Clock "clk_in"
=======================
create_clock -name {clk_in} -period 83.3333333333333 [get_ports clk_in]

Single Clock Domain
-------------------------------------------------------------------------------------------------------
              Clock clk_in              |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From clk_in                            |             Target |          83.333 ns |         12.000 MHz 
                                        | Actual (all paths) |               ---- |               ---- 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
              Clock clk_in              |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From clk                               |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

2.2 Clock "clk"
=======================
create_generated_clock -name {clk} -source [get_pins {mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
               Clock clk                |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From clk                               |             Target |          39.800 ns |         25.126 MHz 
                                        | Actual (all paths) |          50.459 ns |         19.818 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
               Clock clk                |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From clk_in                            |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

==============================================
3  TIMING ANALYSIS SUMMARY
==============================================

3.1  Overall (Setup and Hold)
==============================

3.1.1  Constraint Coverage
---------------------------
Constraint Coverage: 98.0823%

3.1.2  Timing Errors
---------------------
Timing Errors: 4 endpoints (setup), 0 endpoints (hold)

3.1.3  Total Timing Score
--------------------------
Total Negative Slack: 31.790 ns (setup), 0.000 ns (hold)

3.2  Setup Summary Report
==========================

3.2.1  Setup Constraint Slack Summary
--------------------------------------
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
create_clock -name {clk_in} -period 83.                                                                                                    
3333333333333 [get_ports clk_in]        |    -----    |    -----    |   ---- |        ---- |        ---- |        0       |        0       
                                        |             |             |        |             |             |                |                
create_generated_clock -name {clk} -sou                                                                                                    
rce [get_pins {mypll/lscc_pll_inst/u_PL                                                                                                    
L_B/REFERENCECLK}] -multiply_by 67 -div                                                                                                    
ide_by 32 [get_pins {mypll/lscc_pll_ins                                                                                                    
t/u_PLL_B/OUTGLOBAL }]                  |   39.800 ns |  -10.659 ns |   24   |   50.460 ns |  19.818 MHz |       283      |        4       
-------------------------------------------------------------------------------------------------------------------------------------------

3.2.2  Setup Critical Endpoint Summary 
----------------------------------------
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
vga_ctrl/rgb__i3/SR                      |  -10.659 ns 
vga_ctrl/rgb__i1/D                       |  -10.355 ns 
vga_ctrl/rgb__i3/D                       |  -10.355 ns 
rst_gen_inst/rst_cnt__i25/D              |   -0.421 ns 
col_ctrl/x_ball_dir_c/D                  |    0.369 ns 
rst_gen_inst/rst_cnt__i24/D              |    1.932 ns 
rst_gen_inst/rst_cnt__i23/D              |    2.210 ns 
col_ctrl/pad_col_c/D                     |    2.921 ns 
rst_gen_inst/rst_cnt__i22/D              |    4.563 ns 
enable_gen/countergmv_518__i23/D         |    4.577 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           4 
                                         |             
-------------------------------------------------------

3.3  Hold Summary Report
=========================

3.3.1  Hold Constraint Slack Summary
-------------------------------------
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
create_clock -name {clk_in} -period 83.                                                                                                    
3333333333333 [get_ports clk_in]        |    -----    |    -----    |   ---- |        ---- |        ---- |        0       |        0       
                                        |             |             |        |             |             |                |                
create_generated_clock -name {clk} -sou                                                                                                    
rce [get_pins {mypll/lscc_pll_inst/u_PL                                                                                                    
L_B/REFERENCECLK}] -multiply_by 67 -div                                                                                                    
ide_by 32 [get_pins {mypll/lscc_pll_ins                                                                                                    
t/u_PLL_B/OUTGLOBAL }]                  |    0.000 ns |    3.466 ns |    1   |        ---- |        ---- |       283      |        0       
-------------------------------------------------------------------------------------------------------------------------------------------

3.3.2  Hold Critical Endpoint Summary 
---------------------------------------

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
{col_ctrl/x_ball_i0_i8/SP   col_ctrl/x_ball_i0_i9/SP}              
                                         |    3.466 ns 
{col_ctrl/x_ball_i0_i6/SP   col_ctrl/x_ball_i0_i7/SP}              
                                         |    3.466 ns 
{col_ctrl/x_ball_i0_i4/SP   col_ctrl/x_ball_i0_i5/SP}              
                                         |    3.466 ns 
{col_ctrl/x_ball_i0_i2/SP   col_ctrl/x_ball_i0_i3/SP}              
                                         |    3.466 ns 
col_ctrl/x_ball_i0_i1/SP                 |    3.466 ns 
col_ctrl/y_ball_i0_i0/D                  |    5.991 ns 
col_ctrl/x_ball_dir_c/D                  |    5.991 ns 
enable_gen/countergmv_518__i16/D         |    5.991 ns 
enable_gen/countergmv_518__i17/D         |    5.991 ns 
enable_gen/countergmv_518__i18/D         |    5.991 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.4  Unconstrained Report
===========================

3.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
-------------------------------------------------------------------
         Listing 6 Start Points         |           Type           
-------------------------------------------------------------------
col_ctrl/pad_col_c/Q                    |          No required time
col_ctrl/wall_col_c/Q                   |          No required time
vga_ctrl/rgb__i1/Q                      |          No required time
vga_ctrl/vsync/Q                        |          No required time
vga_ctrl/hsync/Q                        |          No required time
vga_ctrl/rgb__i3/Q                      |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                         6
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
         Listing 10 End Points          |           Type           
-------------------------------------------------------------------
{enable_gen/countergmv_518__i22/SP   enable_gen/countergmv_518__i23/SP}                           
                                        |           No arrival time
{enable_gen/countergmv_518__i20/SP   enable_gen/countergmv_518__i21/SP}                           
                                        |           No arrival time
{enable_gen/countergmv_518__i18/SP   enable_gen/countergmv_518__i19/SP}                           
                                        |           No arrival time
{enable_gen/countergmv_518__i16/SP   enable_gen/countergmv_518__i17/SP}                           
                                        |           No arrival time
{enable_gen/countergmv_518__i14/SP   enable_gen/countergmv_518__i15/SP}                           
                                        |           No arrival time
{enable_gen/countergmv_518__i12/SP   enable_gen/countergmv_518__i13/SP}                           
                                        |           No arrival time
{enable_gen/countergmv_518__i10/SP   enable_gen/countergmv_518__i11/SP}                           
                                        |           No arrival time
{enable_gen/countergmv_518__i8/SP   enable_gen/countergmv_518__i9/SP}                           
                                        |           No arrival time
{enable_gen/countergmv_518__i6/SP   enable_gen/countergmv_518__i7/SP}                           
                                        |           No arrival time
{enable_gen/countergmv_518__i4/SP   enable_gen/countergmv_518__i5/SP}                           
                                        |           No arrival time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                        23
                                        |                          
-------------------------------------------------------------------

3.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
j13                                     |                     input
j14                                     |                     input
j15                                     |                     input
j16                                     |                     input
j17                                     |                     input
j01                                     |                    output
j02                                     |                    output
j03                                     |                    output
j04                                     |                    output
j05                                     |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        11
                                        |                          
-------------------------------------------------------------------

Registers without clock definition
Define the clock for these registers.
--------------------------------------------------
There is no instance satisfying reporting criteria


==============================================
4  DETAILED REPORT
==============================================

4.1  Setup Detailed Report
===========================
4.1.1  Setup path details for constraint: create_clock -name {clk_in} -period 83.3333333333333 [get_ports clk_in]
----------------------------------------------------------------------
0 endpoints scored, 0 timing errors detected.

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

4.1.2  Setup path details for constraint: create_generated_clock -name {clk} -source [get_pins {mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 
----------------------------------------------------------------------
283 endpoints scored, 4 timing errors detected.

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : col_ctrl/y_padA_i0_i2/Q
Path End         : vga_ctrl/rgb__i3/SR
Source Clock     : clk
Destination Clock: clk
Logic Level      : 24
Delay Ratio      : 79.0% (route), 21.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : -10.659 ns  (Failed)

  Destination Clock Arrival Time (clk:R#2)    39.800
+ Master Clock Source Latency                  0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 6.885
- Setup Time                                   0.530
------------------------------------------   -------
End-of-path required time( ns )               46.155

  Source Clock Arrival Time (clk:R#1)    0.000
+ Master Clock Source Latency            0.000
+ Source Clock Path Delay                6.885
+ Data Path Delay                       49.930
-------------------------------------   ------
End-of-path arrival time( ns )          56.815

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             2.075         2.585  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  92      
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  92      
clk                                                       NET DELAY             4.150         6.885  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
col_ctrl/y_padA_i0_i2/CK->col_ctrl/y_padA_i0_i2/Q
                                          SLICE           CLK_TO_Q0_DELAY      1.391         8.276  6       
y_padA[2]                                                 NET DELAY            2.075        10.351  1       
disp_ctrl/add_221_add_5_1/B1->disp_ctrl/add_221_add_5_1/CO1
                                          SLICE           B1_TO_COUT1_DELAY    0.358        10.709  2       
disp_ctrl/n13474                                          NET DELAY            2.075        12.784  1       
disp_ctrl/add_221_add_5_3/CI0->disp_ctrl/add_221_add_5_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        13.062  2       
disp_ctrl/n21214                                          NET DELAY            0.000        13.062  1       
disp_ctrl/add_221_add_5_3/CI1->disp_ctrl/add_221_add_5_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        13.340  2       
disp_ctrl/n13476                                          NET DELAY            2.075        15.415  1       
disp_ctrl/add_221_add_5_5/CI0->disp_ctrl/add_221_add_5_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        15.693  2       
disp_ctrl/n21220                                          NET DELAY            0.000        15.693  1       
disp_ctrl/add_221_add_5_5/CI1->disp_ctrl/add_221_add_5_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        15.971  2       
disp_ctrl/n13478                                          NET DELAY            2.075        18.046  1       
disp_ctrl/add_221_add_5_7/CI0->disp_ctrl/add_221_add_5_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        18.324  2       
disp_ctrl/n21226                                          NET DELAY            0.000        18.324  1       
disp_ctrl/add_221_add_5_7/CI1->disp_ctrl/add_221_add_5_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        18.602  2       
disp_ctrl/n13480                                          NET DELAY            2.075        20.677  1       
disp_ctrl/add_221_add_5_9/CI0->disp_ctrl/add_221_add_5_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        20.955  2       
disp_ctrl/n21232                                          NET DELAY            0.000        20.955  1       
disp_ctrl/add_221_add_5_9/D1->disp_ctrl/add_221_add_5_9/S1
                                          SLICE           D1_TO_F1_DELAY       0.477        21.432  7       
p_padA_N_430[10]                                          NET DELAY            2.075        23.507  1       
disp_ctrl/sub_20_add_2_add_5_9/B1->disp_ctrl/sub_20_add_2_add_5_9/CO1
                                          SLICE           B1_TO_COUT1_DELAY    0.358        23.865  2       
disp_ctrl/n13539                                          NET DELAY            2.075        25.940  1       
disp_ctrl/sub_20_add_2_add_5_11/CI0->disp_ctrl/sub_20_add_2_add_5_11/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        26.218  2       
disp_ctrl/n21235                                          NET DELAY            0.000        26.218  1       
disp_ctrl/sub_20_add_2_add_5_11/D1->disp_ctrl/sub_20_add_2_add_5_11/S1
                                          SLICE           D1_TO_F1_DELAY       0.477        26.695  1       
p_padA_N_323[12]                                          NET DELAY            2.075        28.770  1       
i2_3_lut_adj_274/C->i2_3_lut_adj_274/Z    SLICE           C0_TO_F0_DELAY       0.477        29.247  2       
n2858                                                     NET DELAY            2.075        31.322  1       
SLICE_445/C0->SLICE_445/F0                SLICE           C0_TO_F0_DELAY       0.477        31.799  1       
disp_ctrl/n8_adj_1673                                     NET DELAY            2.075        33.874  1       
disp_ctrl/i2_4_lut_adj_163/C->disp_ctrl/i2_4_lut_adj_163/Z
                                          SLICE           C0_TO_F0_DELAY       0.477        34.351  1       
disp_ctrl/n8_c                                            NET DELAY            2.075        36.426  1       
disp_ctrl/i5_4_lut/D->disp_ctrl/i5_4_lut/Z
                                          SLICE           D0_TO_F0_DELAY       0.477        36.903  1       
disp_ctrl/n16933                                          NET DELAY            2.075        38.978  1       
disp_ctrl/i1_4_lut_adj_160/B->disp_ctrl/i1_4_lut_adj_160/Z
                                          SLICE           B0_TO_F0_DELAY       0.477        39.455  1       
disp_ctrl/n15                                             NET DELAY            2.075        41.530  1       
disp_ctrl/i1_4_lut/B->disp_ctrl/i1_4_lut/Z
                                          SLICE           B0_TO_F0_DELAY       0.477        42.007  1       
disp_ctrl/n12_c                                           NET DELAY            2.075        44.082  1       
disp_ctrl/i10_4_lut_adj_177/C->disp_ctrl/i10_4_lut_adj_177/Z
                                          SLICE           C0_TO_F0_DELAY       0.477        44.559  1       
disp_ctrl/n16101                                          NET DELAY            2.075        46.634  1       
disp_ctrl/i4_4_lut_adj_174/D->disp_ctrl/i4_4_lut_adj_174/Z
                                          SLICE           D0_TO_F0_DELAY       0.477        47.111  1       
disp_ctrl/n17048                                          NET DELAY            2.075        49.186  1       
disp_ctrl/i3_4_lut_adj_169/B->disp_ctrl/i3_4_lut_adj_169/Z
                                          SLICE           B0_TO_F0_DELAY       0.477        49.663  1       
disp_ctrl/n12_adj_1677                                    NET DELAY            2.075        51.738  1       
disp_ctrl/i8_4_lut_adj_164/C->disp_ctrl/i8_4_lut_adj_164/Z
                                          SLICE           C0_TO_F0_DELAY       0.477        52.215  3       
altcol_N_134                                              NET DELAY            2.075        54.290  1       
vga_ctrl/i1078_3_lut/A->vga_ctrl/i1078_3_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.450        54.740  1       
vga_ctrl/n1975                                            NET DELAY            2.075        56.815  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             2.075         2.585  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  92      
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  92      
clk                                                       NET DELAY             4.150         6.885  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : col_ctrl/y_padA_i0_i2/Q
Path End         : vga_ctrl/rgb__i3/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 24
Delay Ratio      : 79.0% (route), 21.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : -10.355 ns  (Failed)

  Destination Clock Arrival Time (clk:R#2)    39.800
+ Master Clock Source Latency                  0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 6.885
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               46.486

  Source Clock Arrival Time (clk:R#1)    0.000
+ Master Clock Source Latency            0.000
+ Source Clock Path Delay                6.885
+ Data Path Delay                       49.957
-------------------------------------   ------
End-of-path arrival time( ns )          56.842

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             2.075         2.585  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  92      
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  92      
clk                                                       NET DELAY             4.150         6.885  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
col_ctrl/y_padA_i0_i2/CK->col_ctrl/y_padA_i0_i2/Q
                                          SLICE           CLK_TO_Q0_DELAY      1.391         8.276  6       
y_padA[2]                                                 NET DELAY            2.075        10.351  1       
disp_ctrl/add_221_add_5_1/B1->disp_ctrl/add_221_add_5_1/CO1
                                          SLICE           B1_TO_COUT1_DELAY    0.358        10.709  2       
disp_ctrl/n13474                                          NET DELAY            2.075        12.784  1       
disp_ctrl/add_221_add_5_3/CI0->disp_ctrl/add_221_add_5_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        13.062  2       
disp_ctrl/n21214                                          NET DELAY            0.000        13.062  1       
disp_ctrl/add_221_add_5_3/CI1->disp_ctrl/add_221_add_5_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        13.340  2       
disp_ctrl/n13476                                          NET DELAY            2.075        15.415  1       
disp_ctrl/add_221_add_5_5/CI0->disp_ctrl/add_221_add_5_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        15.693  2       
disp_ctrl/n21220                                          NET DELAY            0.000        15.693  1       
disp_ctrl/add_221_add_5_5/CI1->disp_ctrl/add_221_add_5_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        15.971  2       
disp_ctrl/n13478                                          NET DELAY            2.075        18.046  1       
disp_ctrl/add_221_add_5_7/CI0->disp_ctrl/add_221_add_5_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        18.324  2       
disp_ctrl/n21226                                          NET DELAY            0.000        18.324  1       
disp_ctrl/add_221_add_5_7/CI1->disp_ctrl/add_221_add_5_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        18.602  2       
disp_ctrl/n13480                                          NET DELAY            2.075        20.677  1       
disp_ctrl/add_221_add_5_9/CI0->disp_ctrl/add_221_add_5_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        20.955  2       
disp_ctrl/n21232                                          NET DELAY            0.000        20.955  1       
disp_ctrl/add_221_add_5_9/D1->disp_ctrl/add_221_add_5_9/S1
                                          SLICE           D1_TO_F1_DELAY       0.477        21.432  7       
p_padA_N_430[10]                                          NET DELAY            2.075        23.507  1       
disp_ctrl/sub_20_add_2_add_5_9/B1->disp_ctrl/sub_20_add_2_add_5_9/CO1
                                          SLICE           B1_TO_COUT1_DELAY    0.358        23.865  2       
disp_ctrl/n13539                                          NET DELAY            2.075        25.940  1       
disp_ctrl/sub_20_add_2_add_5_11/CI0->disp_ctrl/sub_20_add_2_add_5_11/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        26.218  2       
disp_ctrl/n21235                                          NET DELAY            0.000        26.218  1       
disp_ctrl/sub_20_add_2_add_5_11/D1->disp_ctrl/sub_20_add_2_add_5_11/S1
                                          SLICE           D1_TO_F1_DELAY       0.477        26.695  1       
p_padA_N_323[12]                                          NET DELAY            2.075        28.770  1       
i2_3_lut_adj_274/C->i2_3_lut_adj_274/Z    SLICE           C0_TO_F0_DELAY       0.477        29.247  2       
n2858                                                     NET DELAY            2.075        31.322  1       
SLICE_445/C0->SLICE_445/F0                SLICE           C0_TO_F0_DELAY       0.477        31.799  1       
disp_ctrl/n8_adj_1673                                     NET DELAY            2.075        33.874  1       
disp_ctrl/i2_4_lut_adj_163/C->disp_ctrl/i2_4_lut_adj_163/Z
                                          SLICE           C0_TO_F0_DELAY       0.477        34.351  1       
disp_ctrl/n8_c                                            NET DELAY            2.075        36.426  1       
disp_ctrl/i5_4_lut/D->disp_ctrl/i5_4_lut/Z
                                          SLICE           D0_TO_F0_DELAY       0.477        36.903  1       
disp_ctrl/n16933                                          NET DELAY            2.075        38.978  1       
disp_ctrl/i1_4_lut_adj_160/B->disp_ctrl/i1_4_lut_adj_160/Z
                                          SLICE           B0_TO_F0_DELAY       0.477        39.455  1       
disp_ctrl/n15                                             NET DELAY            2.075        41.530  1       
disp_ctrl/i1_4_lut/B->disp_ctrl/i1_4_lut/Z
                                          SLICE           B0_TO_F0_DELAY       0.477        42.007  1       
disp_ctrl/n12_c                                           NET DELAY            2.075        44.082  1       
disp_ctrl/i10_4_lut_adj_177/C->disp_ctrl/i10_4_lut_adj_177/Z
                                          SLICE           C0_TO_F0_DELAY       0.477        44.559  1       
disp_ctrl/n16101                                          NET DELAY            2.075        46.634  1       
disp_ctrl/i4_4_lut_adj_174/D->disp_ctrl/i4_4_lut_adj_174/Z
                                          SLICE           D0_TO_F0_DELAY       0.477        47.111  1       
disp_ctrl/n17048                                          NET DELAY            2.075        49.186  1       
disp_ctrl/i3_4_lut_adj_169/B->disp_ctrl/i3_4_lut_adj_169/Z
                                          SLICE           B0_TO_F0_DELAY       0.477        49.663  1       
disp_ctrl/n12_adj_1677                                    NET DELAY            2.075        51.738  1       
disp_ctrl/i8_4_lut_adj_164/C->disp_ctrl/i8_4_lut_adj_164/Z
                                          SLICE           C0_TO_F0_DELAY       0.477        52.215  3       
altcol_N_134                                              NET DELAY            2.075        54.290  1       
disp_ctrl/i1_2_lut/B->disp_ctrl/i1_2_lut/Z
                                          SLICE           B0_TO_F0_DELAY       0.477        54.767  1       
pixval                                                    NET DELAY            2.075        56.842  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             2.075         2.585  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  92      
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  92      
clk                                                       NET DELAY             4.150         6.885  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : col_ctrl/y_padA_i0_i2/Q
Path End         : vga_ctrl/rgb__i1/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 24
Delay Ratio      : 79.0% (route), 21.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : -10.355 ns  (Failed)

  Destination Clock Arrival Time (clk:R#2)    39.800
+ Master Clock Source Latency                  0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 6.885
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               46.486

  Source Clock Arrival Time (clk:R#1)    0.000
+ Master Clock Source Latency            0.000
+ Source Clock Path Delay                6.885
+ Data Path Delay                       49.957
-------------------------------------   ------
End-of-path arrival time( ns )          56.842

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             2.075         2.585  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  92      
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  92      
clk                                                       NET DELAY             4.150         6.885  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
col_ctrl/y_padA_i0_i2/CK->col_ctrl/y_padA_i0_i2/Q
                                          SLICE           CLK_TO_Q0_DELAY      1.391         8.276  6       
y_padA[2]                                                 NET DELAY            2.075        10.351  1       
disp_ctrl/add_221_add_5_1/B1->disp_ctrl/add_221_add_5_1/CO1
                                          SLICE           B1_TO_COUT1_DELAY    0.358        10.709  2       
disp_ctrl/n13474                                          NET DELAY            2.075        12.784  1       
disp_ctrl/add_221_add_5_3/CI0->disp_ctrl/add_221_add_5_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        13.062  2       
disp_ctrl/n21214                                          NET DELAY            0.000        13.062  1       
disp_ctrl/add_221_add_5_3/CI1->disp_ctrl/add_221_add_5_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        13.340  2       
disp_ctrl/n13476                                          NET DELAY            2.075        15.415  1       
disp_ctrl/add_221_add_5_5/CI0->disp_ctrl/add_221_add_5_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        15.693  2       
disp_ctrl/n21220                                          NET DELAY            0.000        15.693  1       
disp_ctrl/add_221_add_5_5/CI1->disp_ctrl/add_221_add_5_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        15.971  2       
disp_ctrl/n13478                                          NET DELAY            2.075        18.046  1       
disp_ctrl/add_221_add_5_7/CI0->disp_ctrl/add_221_add_5_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        18.324  2       
disp_ctrl/n21226                                          NET DELAY            0.000        18.324  1       
disp_ctrl/add_221_add_5_7/CI1->disp_ctrl/add_221_add_5_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        18.602  2       
disp_ctrl/n13480                                          NET DELAY            2.075        20.677  1       
disp_ctrl/add_221_add_5_9/CI0->disp_ctrl/add_221_add_5_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        20.955  2       
disp_ctrl/n21232                                          NET DELAY            0.000        20.955  1       
disp_ctrl/add_221_add_5_9/D1->disp_ctrl/add_221_add_5_9/S1
                                          SLICE           D1_TO_F1_DELAY       0.477        21.432  7       
p_padA_N_430[10]                                          NET DELAY            2.075        23.507  1       
disp_ctrl/sub_20_add_2_add_5_9/B1->disp_ctrl/sub_20_add_2_add_5_9/CO1
                                          SLICE           B1_TO_COUT1_DELAY    0.358        23.865  2       
disp_ctrl/n13539                                          NET DELAY            2.075        25.940  1       
disp_ctrl/sub_20_add_2_add_5_11/CI0->disp_ctrl/sub_20_add_2_add_5_11/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        26.218  2       
disp_ctrl/n21235                                          NET DELAY            0.000        26.218  1       
disp_ctrl/sub_20_add_2_add_5_11/D1->disp_ctrl/sub_20_add_2_add_5_11/S1
                                          SLICE           D1_TO_F1_DELAY       0.477        26.695  1       
p_padA_N_323[12]                                          NET DELAY            2.075        28.770  1       
i2_3_lut_adj_274/C->i2_3_lut_adj_274/Z    SLICE           C0_TO_F0_DELAY       0.477        29.247  2       
n2858                                                     NET DELAY            2.075        31.322  1       
SLICE_445/C0->SLICE_445/F0                SLICE           C0_TO_F0_DELAY       0.477        31.799  1       
disp_ctrl/n8_adj_1673                                     NET DELAY            2.075        33.874  1       
disp_ctrl/i2_4_lut_adj_163/C->disp_ctrl/i2_4_lut_adj_163/Z
                                          SLICE           C0_TO_F0_DELAY       0.477        34.351  1       
disp_ctrl/n8_c                                            NET DELAY            2.075        36.426  1       
disp_ctrl/i5_4_lut/D->disp_ctrl/i5_4_lut/Z
                                          SLICE           D0_TO_F0_DELAY       0.477        36.903  1       
disp_ctrl/n16933                                          NET DELAY            2.075        38.978  1       
disp_ctrl/i1_4_lut_adj_160/B->disp_ctrl/i1_4_lut_adj_160/Z
                                          SLICE           B0_TO_F0_DELAY       0.477        39.455  1       
disp_ctrl/n15                                             NET DELAY            2.075        41.530  1       
disp_ctrl/i1_4_lut/B->disp_ctrl/i1_4_lut/Z
                                          SLICE           B0_TO_F0_DELAY       0.477        42.007  1       
disp_ctrl/n12_c                                           NET DELAY            2.075        44.082  1       
disp_ctrl/i10_4_lut_adj_177/C->disp_ctrl/i10_4_lut_adj_177/Z
                                          SLICE           C0_TO_F0_DELAY       0.477        44.559  1       
disp_ctrl/n16101                                          NET DELAY            2.075        46.634  1       
disp_ctrl/i4_4_lut_adj_174/D->disp_ctrl/i4_4_lut_adj_174/Z
                                          SLICE           D0_TO_F0_DELAY       0.477        47.111  1       
disp_ctrl/n17048                                          NET DELAY            2.075        49.186  1       
disp_ctrl/i3_4_lut_adj_169/B->disp_ctrl/i3_4_lut_adj_169/Z
                                          SLICE           B0_TO_F0_DELAY       0.477        49.663  1       
disp_ctrl/n12_adj_1677                                    NET DELAY            2.075        51.738  1       
disp_ctrl/i8_4_lut_adj_164/C->disp_ctrl/i8_4_lut_adj_164/Z
                                          SLICE           C0_TO_F0_DELAY       0.477        52.215  3       
altcol_N_134                                              NET DELAY            2.075        54.290  1       
vga_ctrl/i6_1_lut_2_lut/B->vga_ctrl/i6_1_lut_2_lut/Z
                                          SLICE           B0_TO_F0_DELAY       0.477        54.767  1       
vga_ctrl/rgb_2__N_100[0]                                  NET DELAY            2.075        56.842  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             2.075         2.585  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  92      
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  92      
clk                                                       NET DELAY             4.150         6.885  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : rst_gen_inst/rst_cnt__i0/Q
Path End         : rst_gen_inst/rst_cnt__i25/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 27
Delay Ratio      : 77.8% (route), 22.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : -0.421 ns  (Failed)

  Destination Clock Arrival Time (clk:R#2)    39.800
+ Master Clock Source Latency                  0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 6.885
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               46.486

  Source Clock Arrival Time (clk:R#1)    0.000
+ Master Clock Source Latency            0.000
+ Source Clock Path Delay                6.885
+ Data Path Delay                       40.023
-------------------------------------   ------
End-of-path arrival time( ns )          46.908

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             2.075         2.585  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  92      
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  92      
clk                                                       NET DELAY             4.150         6.885  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
rst_gen_inst/rst_cnt__i0/CK->rst_gen_inst/rst_cnt__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY      1.391         8.276  2       
rst_gen_inst/rst_cnt[0]                                   NET DELAY            2.075        10.351  1       
rst_gen_inst/add_4_add_5_1/B1->rst_gen_inst/add_4_add_5_1/CO1
                                          SLICE           B1_TO_COUT1_DELAY    0.358        10.709  2       
rst_gen_inst/n13438                                       NET DELAY            2.075        12.784  1       
rst_gen_inst/add_4_add_5_3/CI0->rst_gen_inst/add_4_add_5_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        13.062  2       
rst_gen_inst/n21169                                       NET DELAY            0.000        13.062  1       
rst_gen_inst/add_4_add_5_3/CI1->rst_gen_inst/add_4_add_5_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        13.340  2       
rst_gen_inst/n13440                                       NET DELAY            2.075        15.415  1       
rst_gen_inst/add_4_add_5_5/CI0->rst_gen_inst/add_4_add_5_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        15.693  2       
rst_gen_inst/n21172                                       NET DELAY            0.000        15.693  1       
rst_gen_inst/add_4_add_5_5/CI1->rst_gen_inst/add_4_add_5_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        15.971  2       
rst_gen_inst/n13442                                       NET DELAY            2.075        18.046  1       
rst_gen_inst/add_4_add_5_7/CI0->rst_gen_inst/add_4_add_5_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        18.324  2       
rst_gen_inst/n21175                                       NET DELAY            0.000        18.324  1       
rst_gen_inst/add_4_add_5_7/CI1->rst_gen_inst/add_4_add_5_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        18.602  2       
rst_gen_inst/n13444                                       NET DELAY            2.075        20.677  1       
rst_gen_inst/add_4_add_5_9/CI0->rst_gen_inst/add_4_add_5_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        20.955  2       
rst_gen_inst/n21178                                       NET DELAY            0.000        20.955  1       
rst_gen_inst/add_4_add_5_9/CI1->rst_gen_inst/add_4_add_5_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        21.233  2       
rst_gen_inst/n13446                                       NET DELAY            2.075        23.308  1       
rst_gen_inst/add_4_add_5_11/CI0->rst_gen_inst/add_4_add_5_11/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        23.586  2       
rst_gen_inst/n21181                                       NET DELAY            0.000        23.586  1       
rst_gen_inst/add_4_add_5_11/CI1->rst_gen_inst/add_4_add_5_11/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        23.864  2       
rst_gen_inst/n13448                                       NET DELAY            2.075        25.939  1       
rst_gen_inst/add_4_add_5_13/CI0->rst_gen_inst/add_4_add_5_13/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        26.217  2       
rst_gen_inst/n21184                                       NET DELAY            0.000        26.217  1       
rst_gen_inst/add_4_add_5_13/CI1->rst_gen_inst/add_4_add_5_13/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        26.495  2       
rst_gen_inst/n13450                                       NET DELAY            2.075        28.570  1       
rst_gen_inst/add_4_add_5_15/CI0->rst_gen_inst/add_4_add_5_15/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        28.848  2       
rst_gen_inst/n21187                                       NET DELAY            0.000        28.848  1       
rst_gen_inst/add_4_add_5_15/CI1->rst_gen_inst/add_4_add_5_15/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        29.126  2       
rst_gen_inst/n13452                                       NET DELAY            2.075        31.201  1       
rst_gen_inst/add_4_add_5_17/CI0->rst_gen_inst/add_4_add_5_17/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        31.479  2       
rst_gen_inst/n21589                                       NET DELAY            0.000        31.479  1       
rst_gen_inst/add_4_add_5_17/CI1->rst_gen_inst/add_4_add_5_17/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        31.757  2       
rst_gen_inst/n13454                                       NET DELAY            2.075        33.832  1       
rst_gen_inst/add_4_add_5_19/CI0->rst_gen_inst/add_4_add_5_19/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        34.110  2       
rst_gen_inst/n21592                                       NET DELAY            0.000        34.110  1       
rst_gen_inst/add_4_add_5_19/CI1->rst_gen_inst/add_4_add_5_19/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        34.388  2       
rst_gen_inst/n13456                                       NET DELAY            2.075        36.463  1       
rst_gen_inst/add_4_add_5_21/CI0->rst_gen_inst/add_4_add_5_21/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        36.741  2       
rst_gen_inst/n21595                                       NET DELAY            0.000        36.741  1       
rst_gen_inst/add_4_add_5_21/CI1->rst_gen_inst/add_4_add_5_21/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        37.019  2       
rst_gen_inst/n13458                                       NET DELAY            2.075        39.094  1       
rst_gen_inst/add_4_add_5_23/CI0->rst_gen_inst/add_4_add_5_23/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        39.372  2       
rst_gen_inst/n21598                                       NET DELAY            0.000        39.372  1       
rst_gen_inst/add_4_add_5_23/CI1->rst_gen_inst/add_4_add_5_23/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        39.650  2       
rst_gen_inst/n13460                                       NET DELAY            2.075        41.725  1       
rst_gen_inst/add_4_add_5_25/CI0->rst_gen_inst/add_4_add_5_25/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        42.003  2       
rst_gen_inst/n21601                                       NET DELAY            0.000        42.003  1       
rst_gen_inst/add_4_add_5_25/CI1->rst_gen_inst/add_4_add_5_25/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        42.281  2       
rst_gen_inst/n13462                                       NET DELAY            2.075        44.356  1       
rst_gen_inst/add_4_add_5_27/D0->rst_gen_inst/add_4_add_5_27/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        44.833  1       
rst_gen_inst/n137[25]                                     NET DELAY            2.075        46.908  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             2.075         2.585  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  92      
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  92      
clk                                                       NET DELAY             4.150         6.885  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : col_ctrl/y_ball_i0_i1/Q
Path End         : col_ctrl/x_ball_dir_c/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 17
Delay Ratio      : 79.3% (route), 20.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 0.368 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    39.800
+ Master Clock Source Latency                  0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 6.885
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               46.486

  Source Clock Arrival Time (clk:R#1)    0.000
+ Master Clock Source Latency            0.000
+ Source Clock Path Delay                6.885
+ Data Path Delay                       39.233
-------------------------------------   ------
End-of-path arrival time( ns )          46.118

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             2.075         2.585  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  92      
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  92      
clk                                                       NET DELAY             4.150         6.885  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
col_ctrl/y_ball_i0_i1/CK->col_ctrl/y_ball_i0_i1/Q
                                          SLICE           CLK_TO_Q0_DELAY      1.391         8.276  7       
y_ball[1]                                                 NET DELAY            2.075        10.351  1       
disp_ctrl/add_506_add_5_1/B1->disp_ctrl/add_506_add_5_1/CO1
                                          SLICE           B1_TO_COUT1_DELAY    0.358        10.709  2       
disp_ctrl/n13512                                          NET DELAY            2.075        12.784  1       
disp_ctrl/add_506_add_5_3/CI0->disp_ctrl/add_506_add_5_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        13.062  2       
disp_ctrl/n21289                                          NET DELAY            0.000        13.062  1       
disp_ctrl/add_506_add_5_3/CI1->disp_ctrl/add_506_add_5_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        13.340  2       
disp_ctrl/n13514                                          NET DELAY            2.075        15.415  1       
disp_ctrl/add_506_add_5_5/CI0->disp_ctrl/add_506_add_5_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        15.693  2       
disp_ctrl/n21292                                          NET DELAY            0.000        15.693  1       
disp_ctrl/add_506_add_5_5/CI1->disp_ctrl/add_506_add_5_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        15.971  2       
disp_ctrl/n13516                                          NET DELAY            2.075        18.046  1       
disp_ctrl/add_506_add_5_7/D0->disp_ctrl/add_506_add_5_7/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        18.523  9       
p_ball_N_219[6]                                           NET DELAY            2.075        20.598  1       
i17464_3_lut/A->i17464_3_lut/Z            SLICE           A0_TO_F0_DELAY       0.477        21.075  1       
n19601                                                    NET DELAY            2.075        23.150  1       
i17465_3_lut/C->i17465_3_lut/Z            SLICE           C0_TO_F0_DELAY       0.477        23.627  1       
n19602                                                    NET DELAY            2.075        25.702  1       
i17339_3_lut/C->i17339_3_lut/Z            SLICE           C0_TO_F0_DELAY       0.477        26.179  1       
n16_adj_1892                                              NET DELAY            2.075        28.254  1       
i17466_4_lut/A->i17466_4_lut/Z            SLICE           A0_TO_F0_DELAY       0.477        28.731  1       
n19603                                                    NET DELAY            2.075        30.806  1       
i17467_3_lut/A->i17467_3_lut/Z            SLICE           A0_TO_F0_DELAY       0.477        31.283  1       
n19604                                                    NET DELAY            2.075        33.358  1       
i17337_3_lut/A->i17337_3_lut/Z            SLICE           A0_TO_F0_DELAY       0.477        33.835  1       
x_ball_dir_N_1439                                         NET DELAY            2.075        35.910  1       
col_ctrl/i2_4_lut_adj_260/B->col_ctrl/i2_4_lut_adj_260/Z
                                          SLICE           B0_TO_F0_DELAY       0.477        36.387  1       
col_ctrl/n7_adj_1853                                      NET DELAY            2.075        38.462  1       
col_ctrl/i4_4_lut_adj_259/A->col_ctrl/i4_4_lut_adj_259/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        38.939  2       
x_ball_dir_N_1401                                         NET DELAY            2.075        41.014  1       
col_ctrl/i1_4_lut/C->col_ctrl/i1_4_lut/Z  SLICE           C0_TO_F0_DELAY       0.477        41.491  1       
n16111                                                    NET DELAY            2.075        43.566  1       
i2281_4_lut/D->i2281_4_lut/Z              SLICE           D0_TO_F0_DELAY       0.477        44.043  1       
n3222                                                     NET DELAY            2.075        46.118  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             2.075         2.585  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  92      
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  92      
clk                                                       NET DELAY             4.150         6.885  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : rst_gen_inst/rst_cnt__i0/Q
Path End         : rst_gen_inst/rst_cnt__i24/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 26
Delay Ratio      : 77.1% (route), 22.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 1.931 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    39.800
+ Master Clock Source Latency                  0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 6.885
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               46.486

  Source Clock Arrival Time (clk:R#1)    0.000
+ Master Clock Source Latency            0.000
+ Source Clock Path Delay                6.885
+ Data Path Delay                       37.670
-------------------------------------   ------
End-of-path arrival time( ns )          44.555

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             2.075         2.585  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  92      
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  92      
clk                                                       NET DELAY             4.150         6.885  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
rst_gen_inst/rst_cnt__i0/CK->rst_gen_inst/rst_cnt__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY      1.391         8.276  2       
rst_gen_inst/rst_cnt[0]                                   NET DELAY            2.075        10.351  1       
rst_gen_inst/add_4_add_5_1/B1->rst_gen_inst/add_4_add_5_1/CO1
                                          SLICE           B1_TO_COUT1_DELAY    0.358        10.709  2       
rst_gen_inst/n13438                                       NET DELAY            2.075        12.784  1       
rst_gen_inst/add_4_add_5_3/CI0->rst_gen_inst/add_4_add_5_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        13.062  2       
rst_gen_inst/n21169                                       NET DELAY            0.000        13.062  1       
rst_gen_inst/add_4_add_5_3/CI1->rst_gen_inst/add_4_add_5_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        13.340  2       
rst_gen_inst/n13440                                       NET DELAY            2.075        15.415  1       
rst_gen_inst/add_4_add_5_5/CI0->rst_gen_inst/add_4_add_5_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        15.693  2       
rst_gen_inst/n21172                                       NET DELAY            0.000        15.693  1       
rst_gen_inst/add_4_add_5_5/CI1->rst_gen_inst/add_4_add_5_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        15.971  2       
rst_gen_inst/n13442                                       NET DELAY            2.075        18.046  1       
rst_gen_inst/add_4_add_5_7/CI0->rst_gen_inst/add_4_add_5_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        18.324  2       
rst_gen_inst/n21175                                       NET DELAY            0.000        18.324  1       
rst_gen_inst/add_4_add_5_7/CI1->rst_gen_inst/add_4_add_5_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        18.602  2       
rst_gen_inst/n13444                                       NET DELAY            2.075        20.677  1       
rst_gen_inst/add_4_add_5_9/CI0->rst_gen_inst/add_4_add_5_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        20.955  2       
rst_gen_inst/n21178                                       NET DELAY            0.000        20.955  1       
rst_gen_inst/add_4_add_5_9/CI1->rst_gen_inst/add_4_add_5_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        21.233  2       
rst_gen_inst/n13446                                       NET DELAY            2.075        23.308  1       
rst_gen_inst/add_4_add_5_11/CI0->rst_gen_inst/add_4_add_5_11/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        23.586  2       
rst_gen_inst/n21181                                       NET DELAY            0.000        23.586  1       
rst_gen_inst/add_4_add_5_11/CI1->rst_gen_inst/add_4_add_5_11/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        23.864  2       
rst_gen_inst/n13448                                       NET DELAY            2.075        25.939  1       
rst_gen_inst/add_4_add_5_13/CI0->rst_gen_inst/add_4_add_5_13/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        26.217  2       
rst_gen_inst/n21184                                       NET DELAY            0.000        26.217  1       
rst_gen_inst/add_4_add_5_13/CI1->rst_gen_inst/add_4_add_5_13/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        26.495  2       
rst_gen_inst/n13450                                       NET DELAY            2.075        28.570  1       
rst_gen_inst/add_4_add_5_15/CI0->rst_gen_inst/add_4_add_5_15/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        28.848  2       
rst_gen_inst/n21187                                       NET DELAY            0.000        28.848  1       
rst_gen_inst/add_4_add_5_15/CI1->rst_gen_inst/add_4_add_5_15/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        29.126  2       
rst_gen_inst/n13452                                       NET DELAY            2.075        31.201  1       
rst_gen_inst/add_4_add_5_17/CI0->rst_gen_inst/add_4_add_5_17/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        31.479  2       
rst_gen_inst/n21589                                       NET DELAY            0.000        31.479  1       
rst_gen_inst/add_4_add_5_17/CI1->rst_gen_inst/add_4_add_5_17/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        31.757  2       
rst_gen_inst/n13454                                       NET DELAY            2.075        33.832  1       
rst_gen_inst/add_4_add_5_19/CI0->rst_gen_inst/add_4_add_5_19/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        34.110  2       
rst_gen_inst/n21592                                       NET DELAY            0.000        34.110  1       
rst_gen_inst/add_4_add_5_19/CI1->rst_gen_inst/add_4_add_5_19/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        34.388  2       
rst_gen_inst/n13456                                       NET DELAY            2.075        36.463  1       
rst_gen_inst/add_4_add_5_21/CI0->rst_gen_inst/add_4_add_5_21/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        36.741  2       
rst_gen_inst/n21595                                       NET DELAY            0.000        36.741  1       
rst_gen_inst/add_4_add_5_21/CI1->rst_gen_inst/add_4_add_5_21/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        37.019  2       
rst_gen_inst/n13458                                       NET DELAY            2.075        39.094  1       
rst_gen_inst/add_4_add_5_23/CI0->rst_gen_inst/add_4_add_5_23/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        39.372  2       
rst_gen_inst/n21598                                       NET DELAY            0.000        39.372  1       
rst_gen_inst/add_4_add_5_23/CI1->rst_gen_inst/add_4_add_5_23/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        39.650  2       
rst_gen_inst/n13460                                       NET DELAY            2.075        41.725  1       
rst_gen_inst/add_4_add_5_25/CI0->rst_gen_inst/add_4_add_5_25/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        42.003  2       
rst_gen_inst/n21601                                       NET DELAY            0.000        42.003  1       
rst_gen_inst/add_4_add_5_25/D1->rst_gen_inst/add_4_add_5_25/S1
                                          SLICE           D1_TO_F1_DELAY       0.477        42.480  1       
rst_gen_inst/n137[24]                                     NET DELAY            2.075        44.555  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             2.075         2.585  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  92      
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  92      
clk                                                       NET DELAY             4.150         6.885  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : rst_gen_inst/rst_cnt__i0/Q
Path End         : rst_gen_inst/rst_cnt__i23/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 25
Delay Ratio      : 77.7% (route), 22.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 2.209 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    39.800
+ Master Clock Source Latency                  0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 6.885
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               46.486

  Source Clock Arrival Time (clk:R#1)    0.000
+ Master Clock Source Latency            0.000
+ Source Clock Path Delay                6.885
+ Data Path Delay                       37.392
-------------------------------------   ------
End-of-path arrival time( ns )          44.277

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             2.075         2.585  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  92      
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  92      
clk                                                       NET DELAY             4.150         6.885  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
rst_gen_inst/rst_cnt__i0/CK->rst_gen_inst/rst_cnt__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY      1.391         8.276  2       
rst_gen_inst/rst_cnt[0]                                   NET DELAY            2.075        10.351  1       
rst_gen_inst/add_4_add_5_1/B1->rst_gen_inst/add_4_add_5_1/CO1
                                          SLICE           B1_TO_COUT1_DELAY    0.358        10.709  2       
rst_gen_inst/n13438                                       NET DELAY            2.075        12.784  1       
rst_gen_inst/add_4_add_5_3/CI0->rst_gen_inst/add_4_add_5_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        13.062  2       
rst_gen_inst/n21169                                       NET DELAY            0.000        13.062  1       
rst_gen_inst/add_4_add_5_3/CI1->rst_gen_inst/add_4_add_5_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        13.340  2       
rst_gen_inst/n13440                                       NET DELAY            2.075        15.415  1       
rst_gen_inst/add_4_add_5_5/CI0->rst_gen_inst/add_4_add_5_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        15.693  2       
rst_gen_inst/n21172                                       NET DELAY            0.000        15.693  1       
rst_gen_inst/add_4_add_5_5/CI1->rst_gen_inst/add_4_add_5_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        15.971  2       
rst_gen_inst/n13442                                       NET DELAY            2.075        18.046  1       
rst_gen_inst/add_4_add_5_7/CI0->rst_gen_inst/add_4_add_5_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        18.324  2       
rst_gen_inst/n21175                                       NET DELAY            0.000        18.324  1       
rst_gen_inst/add_4_add_5_7/CI1->rst_gen_inst/add_4_add_5_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        18.602  2       
rst_gen_inst/n13444                                       NET DELAY            2.075        20.677  1       
rst_gen_inst/add_4_add_5_9/CI0->rst_gen_inst/add_4_add_5_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        20.955  2       
rst_gen_inst/n21178                                       NET DELAY            0.000        20.955  1       
rst_gen_inst/add_4_add_5_9/CI1->rst_gen_inst/add_4_add_5_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        21.233  2       
rst_gen_inst/n13446                                       NET DELAY            2.075        23.308  1       
rst_gen_inst/add_4_add_5_11/CI0->rst_gen_inst/add_4_add_5_11/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        23.586  2       
rst_gen_inst/n21181                                       NET DELAY            0.000        23.586  1       
rst_gen_inst/add_4_add_5_11/CI1->rst_gen_inst/add_4_add_5_11/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        23.864  2       
rst_gen_inst/n13448                                       NET DELAY            2.075        25.939  1       
rst_gen_inst/add_4_add_5_13/CI0->rst_gen_inst/add_4_add_5_13/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        26.217  2       
rst_gen_inst/n21184                                       NET DELAY            0.000        26.217  1       
rst_gen_inst/add_4_add_5_13/CI1->rst_gen_inst/add_4_add_5_13/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        26.495  2       
rst_gen_inst/n13450                                       NET DELAY            2.075        28.570  1       
rst_gen_inst/add_4_add_5_15/CI0->rst_gen_inst/add_4_add_5_15/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        28.848  2       
rst_gen_inst/n21187                                       NET DELAY            0.000        28.848  1       
rst_gen_inst/add_4_add_5_15/CI1->rst_gen_inst/add_4_add_5_15/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        29.126  2       
rst_gen_inst/n13452                                       NET DELAY            2.075        31.201  1       
rst_gen_inst/add_4_add_5_17/CI0->rst_gen_inst/add_4_add_5_17/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        31.479  2       
rst_gen_inst/n21589                                       NET DELAY            0.000        31.479  1       
rst_gen_inst/add_4_add_5_17/CI1->rst_gen_inst/add_4_add_5_17/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        31.757  2       
rst_gen_inst/n13454                                       NET DELAY            2.075        33.832  1       
rst_gen_inst/add_4_add_5_19/CI0->rst_gen_inst/add_4_add_5_19/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        34.110  2       
rst_gen_inst/n21592                                       NET DELAY            0.000        34.110  1       
rst_gen_inst/add_4_add_5_19/CI1->rst_gen_inst/add_4_add_5_19/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        34.388  2       
rst_gen_inst/n13456                                       NET DELAY            2.075        36.463  1       
rst_gen_inst/add_4_add_5_21/CI0->rst_gen_inst/add_4_add_5_21/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        36.741  2       
rst_gen_inst/n21595                                       NET DELAY            0.000        36.741  1       
rst_gen_inst/add_4_add_5_21/CI1->rst_gen_inst/add_4_add_5_21/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        37.019  2       
rst_gen_inst/n13458                                       NET DELAY            2.075        39.094  1       
rst_gen_inst/add_4_add_5_23/CI0->rst_gen_inst/add_4_add_5_23/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        39.372  2       
rst_gen_inst/n21598                                       NET DELAY            0.000        39.372  1       
rst_gen_inst/add_4_add_5_23/CI1->rst_gen_inst/add_4_add_5_23/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        39.650  2       
rst_gen_inst/n13460                                       NET DELAY            2.075        41.725  1       
rst_gen_inst/add_4_add_5_25/D0->rst_gen_inst/add_4_add_5_25/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        42.202  1       
rst_gen_inst/n137[23]                                     NET DELAY            2.075        44.277  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             2.075         2.585  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  92      
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  92      
clk                                                       NET DELAY             4.150         6.885  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : col_ctrl/y_ball_i0_i1/Q
Path End         : col_ctrl/pad_col_c/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 16
Delay Ratio      : 79.2% (route), 20.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 2.920 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    39.800
+ Master Clock Source Latency                  0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 6.885
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               46.486

  Source Clock Arrival Time (clk:R#1)    0.000
+ Master Clock Source Latency            0.000
+ Source Clock Path Delay                6.885
+ Data Path Delay                       36.681
-------------------------------------   ------
End-of-path arrival time( ns )          43.566

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             2.075         2.585  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  92      
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  92      
clk                                                       NET DELAY             4.150         6.885  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
col_ctrl/y_ball_i0_i1/CK->col_ctrl/y_ball_i0_i1/Q
                                          SLICE           CLK_TO_Q0_DELAY      1.391         8.276  7       
y_ball[1]                                                 NET DELAY            2.075        10.351  1       
disp_ctrl/add_506_add_5_1/B1->disp_ctrl/add_506_add_5_1/CO1
                                          SLICE           B1_TO_COUT1_DELAY    0.358        10.709  2       
disp_ctrl/n13512                                          NET DELAY            2.075        12.784  1       
disp_ctrl/add_506_add_5_3/CI0->disp_ctrl/add_506_add_5_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        13.062  2       
disp_ctrl/n21289                                          NET DELAY            0.000        13.062  1       
disp_ctrl/add_506_add_5_3/CI1->disp_ctrl/add_506_add_5_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        13.340  2       
disp_ctrl/n13514                                          NET DELAY            2.075        15.415  1       
disp_ctrl/add_506_add_5_5/CI0->disp_ctrl/add_506_add_5_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        15.693  2       
disp_ctrl/n21292                                          NET DELAY            0.000        15.693  1       
disp_ctrl/add_506_add_5_5/CI1->disp_ctrl/add_506_add_5_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        15.971  2       
disp_ctrl/n13516                                          NET DELAY            2.075        18.046  1       
disp_ctrl/add_506_add_5_7/D0->disp_ctrl/add_506_add_5_7/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        18.523  9       
p_ball_N_219[6]                                           NET DELAY            2.075        20.598  1       
i17464_3_lut/A->i17464_3_lut/Z            SLICE           A0_TO_F0_DELAY       0.477        21.075  1       
n19601                                                    NET DELAY            2.075        23.150  1       
i17465_3_lut/C->i17465_3_lut/Z            SLICE           C0_TO_F0_DELAY       0.477        23.627  1       
n19602                                                    NET DELAY            2.075        25.702  1       
i17339_3_lut/C->i17339_3_lut/Z            SLICE           C0_TO_F0_DELAY       0.477        26.179  1       
n16_adj_1892                                              NET DELAY            2.075        28.254  1       
i17466_4_lut/A->i17466_4_lut/Z            SLICE           A0_TO_F0_DELAY       0.477        28.731  1       
n19603                                                    NET DELAY            2.075        30.806  1       
i17467_3_lut/A->i17467_3_lut/Z            SLICE           A0_TO_F0_DELAY       0.477        31.283  1       
n19604                                                    NET DELAY            2.075        33.358  1       
i17337_3_lut/A->i17337_3_lut/Z            SLICE           A0_TO_F0_DELAY       0.477        33.835  1       
x_ball_dir_N_1439                                         NET DELAY            2.075        35.910  1       
col_ctrl/i2_4_lut_adj_260/B->col_ctrl/i2_4_lut_adj_260/Z
                                          SLICE           B0_TO_F0_DELAY       0.477        36.387  1       
col_ctrl/n7_adj_1853                                      NET DELAY            2.075        38.462  1       
col_ctrl/i4_4_lut_adj_259/A->col_ctrl/i4_4_lut_adj_259/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        38.939  2       
x_ball_dir_N_1401                                         NET DELAY            2.075        41.014  1       
rst_gen_inst/i2904_3_lut/B->rst_gen_inst/i2904_3_lut/Z
                                          SLICE           B0_TO_F0_DELAY       0.477        41.491  1       
pad_col_N_1626                                            NET DELAY            2.075        43.566  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             2.075         2.585  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  92      
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  92      
clk                                                       NET DELAY             4.150         6.885  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : rst_gen_inst/rst_cnt__i0/Q
Path End         : rst_gen_inst/rst_cnt__i22/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 24
Delay Ratio      : 77.0% (route), 23.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 4.562 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    39.800
+ Master Clock Source Latency                  0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 6.885
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               46.486

  Source Clock Arrival Time (clk:R#1)    0.000
+ Master Clock Source Latency            0.000
+ Source Clock Path Delay                6.885
+ Data Path Delay                       35.039
-------------------------------------   ------
End-of-path arrival time( ns )          41.924

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             2.075         2.585  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  92      
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  92      
clk                                                       NET DELAY             4.150         6.885  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
rst_gen_inst/rst_cnt__i0/CK->rst_gen_inst/rst_cnt__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY      1.391         8.276  2       
rst_gen_inst/rst_cnt[0]                                   NET DELAY            2.075        10.351  1       
rst_gen_inst/add_4_add_5_1/B1->rst_gen_inst/add_4_add_5_1/CO1
                                          SLICE           B1_TO_COUT1_DELAY    0.358        10.709  2       
rst_gen_inst/n13438                                       NET DELAY            2.075        12.784  1       
rst_gen_inst/add_4_add_5_3/CI0->rst_gen_inst/add_4_add_5_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        13.062  2       
rst_gen_inst/n21169                                       NET DELAY            0.000        13.062  1       
rst_gen_inst/add_4_add_5_3/CI1->rst_gen_inst/add_4_add_5_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        13.340  2       
rst_gen_inst/n13440                                       NET DELAY            2.075        15.415  1       
rst_gen_inst/add_4_add_5_5/CI0->rst_gen_inst/add_4_add_5_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        15.693  2       
rst_gen_inst/n21172                                       NET DELAY            0.000        15.693  1       
rst_gen_inst/add_4_add_5_5/CI1->rst_gen_inst/add_4_add_5_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        15.971  2       
rst_gen_inst/n13442                                       NET DELAY            2.075        18.046  1       
rst_gen_inst/add_4_add_5_7/CI0->rst_gen_inst/add_4_add_5_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        18.324  2       
rst_gen_inst/n21175                                       NET DELAY            0.000        18.324  1       
rst_gen_inst/add_4_add_5_7/CI1->rst_gen_inst/add_4_add_5_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        18.602  2       
rst_gen_inst/n13444                                       NET DELAY            2.075        20.677  1       
rst_gen_inst/add_4_add_5_9/CI0->rst_gen_inst/add_4_add_5_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        20.955  2       
rst_gen_inst/n21178                                       NET DELAY            0.000        20.955  1       
rst_gen_inst/add_4_add_5_9/CI1->rst_gen_inst/add_4_add_5_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        21.233  2       
rst_gen_inst/n13446                                       NET DELAY            2.075        23.308  1       
rst_gen_inst/add_4_add_5_11/CI0->rst_gen_inst/add_4_add_5_11/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        23.586  2       
rst_gen_inst/n21181                                       NET DELAY            0.000        23.586  1       
rst_gen_inst/add_4_add_5_11/CI1->rst_gen_inst/add_4_add_5_11/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        23.864  2       
rst_gen_inst/n13448                                       NET DELAY            2.075        25.939  1       
rst_gen_inst/add_4_add_5_13/CI0->rst_gen_inst/add_4_add_5_13/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        26.217  2       
rst_gen_inst/n21184                                       NET DELAY            0.000        26.217  1       
rst_gen_inst/add_4_add_5_13/CI1->rst_gen_inst/add_4_add_5_13/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        26.495  2       
rst_gen_inst/n13450                                       NET DELAY            2.075        28.570  1       
rst_gen_inst/add_4_add_5_15/CI0->rst_gen_inst/add_4_add_5_15/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        28.848  2       
rst_gen_inst/n21187                                       NET DELAY            0.000        28.848  1       
rst_gen_inst/add_4_add_5_15/CI1->rst_gen_inst/add_4_add_5_15/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        29.126  2       
rst_gen_inst/n13452                                       NET DELAY            2.075        31.201  1       
rst_gen_inst/add_4_add_5_17/CI0->rst_gen_inst/add_4_add_5_17/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        31.479  2       
rst_gen_inst/n21589                                       NET DELAY            0.000        31.479  1       
rst_gen_inst/add_4_add_5_17/CI1->rst_gen_inst/add_4_add_5_17/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        31.757  2       
rst_gen_inst/n13454                                       NET DELAY            2.075        33.832  1       
rst_gen_inst/add_4_add_5_19/CI0->rst_gen_inst/add_4_add_5_19/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        34.110  2       
rst_gen_inst/n21592                                       NET DELAY            0.000        34.110  1       
rst_gen_inst/add_4_add_5_19/CI1->rst_gen_inst/add_4_add_5_19/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        34.388  2       
rst_gen_inst/n13456                                       NET DELAY            2.075        36.463  1       
rst_gen_inst/add_4_add_5_21/CI0->rst_gen_inst/add_4_add_5_21/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        36.741  2       
rst_gen_inst/n21595                                       NET DELAY            0.000        36.741  1       
rst_gen_inst/add_4_add_5_21/CI1->rst_gen_inst/add_4_add_5_21/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        37.019  2       
rst_gen_inst/n13458                                       NET DELAY            2.075        39.094  1       
rst_gen_inst/add_4_add_5_23/CI0->rst_gen_inst/add_4_add_5_23/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        39.372  2       
rst_gen_inst/n21598                                       NET DELAY            0.000        39.372  1       
rst_gen_inst/add_4_add_5_23/D1->rst_gen_inst/add_4_add_5_23/S1
                                          SLICE           D1_TO_F1_DELAY       0.477        39.849  1       
rst_gen_inst/n137[22]                                     NET DELAY            2.075        41.924  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             2.075         2.585  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  92      
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  92      
clk                                                       NET DELAY             4.150         6.885  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : enable_gen/countergmv_518__i1/Q
Path End         : enable_gen/countergmv_518__i23/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 24
Delay Ratio      : 77.0% (route), 23.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 4.576 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    39.800
+ Master Clock Source Latency                  0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 6.885
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               46.486

  Source Clock Arrival Time (clk:R#1)    0.000
+ Master Clock Source Latency            0.000
+ Source Clock Path Delay                6.885
+ Data Path Delay                       35.025
-------------------------------------   ------
End-of-path arrival time( ns )          41.910

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             2.075         2.585  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  92      
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  92      
clk                                                       NET DELAY             4.150         6.885  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
enable_gen/countergmv_518__i1/CK->enable_gen/countergmv_518__i1/Q
                                          SLICE           CLK_TO_Q1_DELAY      1.391         8.276  1       
enable_gen/n23                                            NET DELAY            2.075        10.351  1       
enable_gen/countergmv_518_add_4_1/C1->enable_gen/countergmv_518_add_4_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344        10.695  2       
enable_gen/n13585                                         NET DELAY            2.075        12.770  1       
enable_gen/countergmv_518_add_4_3/CI0->enable_gen/countergmv_518_add_4_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        13.048  2       
enable_gen/n21439                                         NET DELAY            0.000        13.048  1       
enable_gen/countergmv_518_add_4_3/CI1->enable_gen/countergmv_518_add_4_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        13.326  2       
enable_gen/n13587                                         NET DELAY            2.075        15.401  1       
enable_gen/countergmv_518_add_4_5/CI0->enable_gen/countergmv_518_add_4_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        15.679  2       
enable_gen/n21442                                         NET DELAY            0.000        15.679  1       
enable_gen/countergmv_518_add_4_5/CI1->enable_gen/countergmv_518_add_4_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        15.957  2       
enable_gen/n13589                                         NET DELAY            2.075        18.032  1       
enable_gen/countergmv_518_add_4_7/CI0->enable_gen/countergmv_518_add_4_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        18.310  2       
enable_gen/n21445                                         NET DELAY            0.000        18.310  1       
enable_gen/countergmv_518_add_4_7/CI1->enable_gen/countergmv_518_add_4_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        18.588  2       
enable_gen/n13591                                         NET DELAY            2.075        20.663  1       
enable_gen/countergmv_518_add_4_9/CI0->enable_gen/countergmv_518_add_4_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        20.941  2       
enable_gen/n21448                                         NET DELAY            0.000        20.941  1       
enable_gen/countergmv_518_add_4_9/CI1->enable_gen/countergmv_518_add_4_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        21.219  2       
enable_gen/n13593                                         NET DELAY            2.075        23.294  1       
enable_gen/countergmv_518_add_4_11/CI0->enable_gen/countergmv_518_add_4_11/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        23.572  2       
enable_gen/n21451                                         NET DELAY            0.000        23.572  1       
enable_gen/countergmv_518_add_4_11/CI1->enable_gen/countergmv_518_add_4_11/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        23.850  2       
enable_gen/n13595                                         NET DELAY            2.075        25.925  1       
enable_gen/countergmv_518_add_4_13/CI0->enable_gen/countergmv_518_add_4_13/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        26.203  2       
enable_gen/n21454                                         NET DELAY            0.000        26.203  1       
enable_gen/countergmv_518_add_4_13/CI1->enable_gen/countergmv_518_add_4_13/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        26.481  2       
enable_gen/n13597                                         NET DELAY            2.075        28.556  1       
enable_gen/countergmv_518_add_4_15/CI0->enable_gen/countergmv_518_add_4_15/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        28.834  2       
enable_gen/n21457                                         NET DELAY            0.000        28.834  1       
enable_gen/countergmv_518_add_4_15/CI1->enable_gen/countergmv_518_add_4_15/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        29.112  2       
enable_gen/n13599                                         NET DELAY            2.075        31.187  1       
enable_gen/countergmv_518_add_4_17/CI0->enable_gen/countergmv_518_add_4_17/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        31.465  2       
enable_gen/n21460                                         NET DELAY            0.000        31.465  1       
enable_gen/countergmv_518_add_4_17/CI1->enable_gen/countergmv_518_add_4_17/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        31.743  2       
enable_gen/n13601                                         NET DELAY            2.075        33.818  1       
enable_gen/countergmv_518_add_4_19/CI0->enable_gen/countergmv_518_add_4_19/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        34.096  2       
enable_gen/n21469                                         NET DELAY            0.000        34.096  1       
enable_gen/countergmv_518_add_4_19/CI1->enable_gen/countergmv_518_add_4_19/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        34.374  2       
enable_gen/n13603                                         NET DELAY            2.075        36.449  1       
enable_gen/countergmv_518_add_4_21/CI0->enable_gen/countergmv_518_add_4_21/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        36.727  2       
enable_gen/n21514                                         NET DELAY            0.000        36.727  1       
enable_gen/countergmv_518_add_4_21/CI1->enable_gen/countergmv_518_add_4_21/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        37.005  2       
enable_gen/n13605                                         NET DELAY            2.075        39.080  1       
enable_gen/countergmv_518_add_4_23/CI0->enable_gen/countergmv_518_add_4_23/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        39.358  2       
enable_gen/n21523                                         NET DELAY            0.000        39.358  1       
enable_gen/countergmv_518_add_4_23/D1->enable_gen/countergmv_518_add_4_23/S1
                                          SLICE           D1_TO_F1_DELAY       0.477        39.835  1       
enable_gen/n97[22]                                        NET DELAY            2.075        41.910  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             2.075         2.585  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  92      
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  92      
clk                                                       NET DELAY             4.150         6.885  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.2  Hold Detailed Report
==========================
4.2.1  Hold path details for constraint: create_clock -name {clk_in} -period 83.3333333333333 [get_ports clk_in]
----------------------------------------------------------------------
0 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.2.2  Hold path details for constraint: create_generated_clock -name {clk} -source [get_pins {mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 
----------------------------------------------------------------------
283 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : enable_gen/game_en_c/Q
Path End         : col_ctrl/x_ball_i0_i1/SP
Source Clock     : clk
Destination Clock: clk
Logic Level      : 1
Delay Ratio      : 59.9% (route), 40.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.466 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Master Clock Source Latency                  0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 6.885
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                6.885

  Source Clock Arrival Time (clk:R#1)    0.000
+ Master Clock Source Latency            0.000
+ Source Clock Path Delay                6.885
+ Data Path Delay                        3.466
-------------------------------------   ------
End-of-path arrival time( ns )          10.351

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             2.075         2.585  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  92      
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  92      
clk                                                       NET DELAY             4.150         6.885  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
enable_gen/game_en_c/CK->enable_gen/game_en_c/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         8.276  18      
game_en                                                   NET DELAY        2.075        10.351  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             2.075         2.585  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  92      
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  92      
clk                                                       NET DELAY             4.150         6.885  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : enable_gen/game_en_c/Q
Path End         : {col_ctrl/x_ball_i0_i2/SP   col_ctrl/x_ball_i0_i3/SP}
Source Clock     : clk
Destination Clock: clk
Logic Level      : 1
Delay Ratio      : 59.9% (route), 40.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.466 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Master Clock Source Latency                  0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 6.885
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                6.885

  Source Clock Arrival Time (clk:R#1)    0.000
+ Master Clock Source Latency            0.000
+ Source Clock Path Delay                6.885
+ Data Path Delay                        3.466
-------------------------------------   ------
End-of-path arrival time( ns )          10.351

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             2.075         2.585  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  92      
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  92      
clk                                                       NET DELAY             4.150         6.885  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
enable_gen/game_en_c/CK->enable_gen/game_en_c/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         8.276  18      
game_en                                                   NET DELAY        2.075        10.351  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             2.075         2.585  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  92      
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  92      
clk                                                       NET DELAY             4.150         6.885  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : enable_gen/game_en_c/Q
Path End         : {col_ctrl/x_ball_i0_i4/SP   col_ctrl/x_ball_i0_i5/SP}
Source Clock     : clk
Destination Clock: clk
Logic Level      : 1
Delay Ratio      : 59.9% (route), 40.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.466 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Master Clock Source Latency                  0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 6.885
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                6.885

  Source Clock Arrival Time (clk:R#1)    0.000
+ Master Clock Source Latency            0.000
+ Source Clock Path Delay                6.885
+ Data Path Delay                        3.466
-------------------------------------   ------
End-of-path arrival time( ns )          10.351

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             2.075         2.585  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  92      
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  92      
clk                                                       NET DELAY             4.150         6.885  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
enable_gen/game_en_c/CK->enable_gen/game_en_c/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         8.276  18      
game_en                                                   NET DELAY        2.075        10.351  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             2.075         2.585  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  92      
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  92      
clk                                                       NET DELAY             4.150         6.885  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : enable_gen/game_en_c/Q
Path End         : {col_ctrl/x_ball_i0_i6/SP   col_ctrl/x_ball_i0_i7/SP}
Source Clock     : clk
Destination Clock: clk
Logic Level      : 1
Delay Ratio      : 59.9% (route), 40.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.466 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Master Clock Source Latency                  0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 6.885
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                6.885

  Source Clock Arrival Time (clk:R#1)    0.000
+ Master Clock Source Latency            0.000
+ Source Clock Path Delay                6.885
+ Data Path Delay                        3.466
-------------------------------------   ------
End-of-path arrival time( ns )          10.351

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             2.075         2.585  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  92      
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  92      
clk                                                       NET DELAY             4.150         6.885  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
enable_gen/game_en_c/CK->enable_gen/game_en_c/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         8.276  18      
game_en                                                   NET DELAY        2.075        10.351  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             2.075         2.585  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  92      
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  92      
clk                                                       NET DELAY             4.150         6.885  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : enable_gen/game_en_c/Q
Path End         : {col_ctrl/x_ball_i0_i8/SP   col_ctrl/x_ball_i0_i9/SP}
Source Clock     : clk
Destination Clock: clk
Logic Level      : 1
Delay Ratio      : 59.9% (route), 40.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.466 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Master Clock Source Latency                  0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 6.885
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                6.885

  Source Clock Arrival Time (clk:R#1)    0.000
+ Master Clock Source Latency            0.000
+ Source Clock Path Delay                6.885
+ Data Path Delay                        3.466
-------------------------------------   ------
End-of-path arrival time( ns )          10.351

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             2.075         2.585  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  92      
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  92      
clk                                                       NET DELAY             4.150         6.885  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
enable_gen/game_en_c/CK->enable_gen/game_en_c/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         8.276  18      
game_en                                                   NET DELAY        2.075        10.351  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             2.075         2.585  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  92      
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  92      
clk                                                       NET DELAY             4.150         6.885  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : rst_gen_inst/rst_cnt__i0/Q
Path End         : rst_gen_inst/rst_cnt__i0/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Master Clock Source Latency                  0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 6.885
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                6.885

  Source Clock Arrival Time (clk:R#1)    0.000
+ Master Clock Source Latency            0.000
+ Source Clock Path Delay                6.885
+ Data Path Delay                        5.991
-------------------------------------   ------
End-of-path arrival time( ns )          12.876

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             2.075         2.585  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  92      
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  92      
clk                                                       NET DELAY             4.150         6.885  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
rst_gen_inst/rst_cnt__i0/CK->rst_gen_inst/rst_cnt__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391         8.276  2       
rst_gen_inst/rst_cnt[0]                                   NET DELAY        2.075        10.351  1       
rst_gen_inst/add_4_add_5_1/B1->rst_gen_inst/add_4_add_5_1/S1
                                          SLICE           B1_TO_F1_DELAY   0.450        10.801  1       
rst_gen_inst/n137[0]                                      NET DELAY        2.075        12.876  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             2.075         2.585  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  92      
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  92      
clk                                                       NET DELAY             4.150         6.885  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_ctrl/xpix_513__i0/Q
Path End         : vga_ctrl/xpix_513__i0/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Master Clock Source Latency                  0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 6.885
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                6.885

  Source Clock Arrival Time (clk:R#1)    0.000
+ Master Clock Source Latency            0.000
+ Source Clock Path Delay                6.885
+ Data Path Delay                        5.991
-------------------------------------   ------
End-of-path arrival time( ns )          12.876

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             2.075         2.585  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  92      
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  92      
clk                                                       NET DELAY             4.150         6.885  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
vga_ctrl/xpix_513__i0/CK->vga_ctrl/xpix_513__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391         8.276  18      
xpix[0]                                                   NET DELAY        2.075        10.351  1       
vga_ctrl/xpix_513_add_4_1/C1->vga_ctrl/xpix_513_add_4_1/S1
                                          SLICE           C1_TO_F1_DELAY   0.450        10.801  1       
vga_ctrl/n45_adj_1809[0]                                  NET DELAY        2.075        12.876  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             2.075         2.585  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  92      
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  92      
clk                                                       NET DELAY             4.150         6.885  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_ctrl/ypix_515__i0/Q
Path End         : vga_ctrl/ypix_515__i0/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Master Clock Source Latency                  0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 6.885
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                6.885

  Source Clock Arrival Time (clk:R#1)    0.000
+ Master Clock Source Latency            0.000
+ Source Clock Path Delay                6.885
+ Data Path Delay                        5.991
-------------------------------------   ------
End-of-path arrival time( ns )          12.876

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             2.075         2.585  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  92      
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  92      
clk                                                       NET DELAY             4.150         6.885  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
vga_ctrl/ypix_515__i0/CK->vga_ctrl/ypix_515__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391         8.276  17      
ypix[0]                                                   NET DELAY        2.075        10.351  1       
vga_ctrl/ypix_515_add_4_1/C1->vga_ctrl/ypix_515_add_4_1/S1
                                          SLICE           C1_TO_F1_DELAY   0.450        10.801  1       
vga_ctrl/n45[0]                                           NET DELAY        2.075        12.876  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             2.075         2.585  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  92      
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  92      
clk                                                       NET DELAY             4.150         6.885  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : col_ctrl/y_padA_i0_i1/Q
Path End         : col_ctrl/y_padA_i0_i1/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Master Clock Source Latency                  0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 6.885
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                6.885

  Source Clock Arrival Time (clk:R#1)    0.000
+ Master Clock Source Latency            0.000
+ Source Clock Path Delay                6.885
+ Data Path Delay                        5.991
-------------------------------------   ------
End-of-path arrival time( ns )          12.876

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             2.075         2.585  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  92      
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  92      
clk                                                       NET DELAY             4.150         6.885  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
col_ctrl/y_padA_i0_i1/CK->col_ctrl/y_padA_i0_i1/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391         8.276  12      
y_padA[1]                                                 NET DELAY        2.075        10.351  1       
col_ctrl/add_511_add_5_1/B1->col_ctrl/add_511_add_5_1/S1
                                          SLICE           B1_TO_F1_DELAY   0.450        10.801  1       
col_ctrl/n52_adj_1859[0]                                  NET DELAY        2.075        12.876  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             2.075         2.585  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  92      
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  92      
clk                                                       NET DELAY             4.150         6.885  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : col_ctrl/x_ball_i0_i1/Q
Path End         : col_ctrl/x_ball_i0_i1/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Master Clock Source Latency                  0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 6.885
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                6.885

  Source Clock Arrival Time (clk:R#1)    0.000
+ Master Clock Source Latency            0.000
+ Source Clock Path Delay                6.885
+ Data Path Delay                        5.991
-------------------------------------   ------
End-of-path arrival time( ns )          12.876

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             2.075         2.585  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  92      
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  92      
clk                                                       NET DELAY             4.150         6.885  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
col_ctrl/x_ball_i0_i1/CK->col_ctrl/x_ball_i0_i1/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391         8.276  7       
x_ball[1]                                                 NET DELAY        2.075        10.351  1       
col_ctrl/add_509_add_5_1/B1->col_ctrl/add_509_add_5_1/S1
                                          SLICE           B1_TO_F1_DELAY   0.450        10.801  1       
col_ctrl/n52[0]                                           NET DELAY        2.075        12.876  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    Pong            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             2.075         2.585  1       
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  92      
mypll/lscc_pll_inst/u_PLL_B/REFERENCECLK->mypll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  92      
clk                                                       NET DELAY             4.150         6.885  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

