Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Thu May 18 12:46:21 2023
| Host         : LAPTOP-UCKDP9IT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file cube_renderering_system_wrapper_timing_summary_routed.rpt -rpx cube_renderering_system_wrapper_timing_summary_routed.rpx
| Design       : cube_renderering_system_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 64 register/latch pins with no clock driven by root clock pin: cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/sig_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 159 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.355        0.000                      0                 2844        0.046        0.000                      0                 2844        4.020        0.000                       0                  1171  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
CLK         {0.000 5.000}      10.000          100.000         
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                 5.706        0.000                      0                   65        0.234        0.000                      0                   65        4.500        0.000                       0                    46  
clk_fpga_0          3.355        0.000                      0                 2779        0.046        0.000                      0                 2779        4.020        0.000                       0                  1125  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :            0  Failing Endpoints,  Worst Slack        5.706ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.234ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.706ns  (required time - arrival time)
  Source:                 cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        3.770ns  (logic 0.828ns (21.962%)  route 2.942ns (78.038%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.168ns = ( 15.168 - 10.000 ) 
    Source Clock Delay      (SCD):    5.622ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.860     5.622    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/CLK
    SLICE_X106Y26        FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y26        FDRE (Prop_fdre_C_Q)         0.456     6.078 f  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[24]/Q
                         net (fo=2, routed)           0.811     6.889    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[24]
    SLICE_X107Y27        LUT4 (Prop_lut4_I2_O)        0.124     7.013 f  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[31]_i_7/O
                         net (fo=1, routed)           0.402     7.416    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[31]_i_7_n_0
    SLICE_X107Y28        LUT5 (Prop_lut5_I4_O)        0.124     7.540 f  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[31]_i_3/O
                         net (fo=2, routed)           0.960     8.499    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[31]_i_3_n_0
    SLICE_X107Y25        LUT4 (Prop_lut4_I1_O)        0.124     8.623 r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[31]_i_1/O
                         net (fo=32, routed)          0.769     9.392    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/sig_0
    SLICE_X106Y21        FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.685    15.168    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/CLK
    SLICE_X106Y21        FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[1]/C
                         clock pessimism              0.394    15.562    
                         clock uncertainty           -0.035    15.527    
    SLICE_X106Y21        FDRE (Setup_fdre_C_R)       -0.429    15.098    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         15.098    
                         arrival time                          -9.392    
  -------------------------------------------------------------------
                         slack                                  5.706    

Slack (MET) :             5.706ns  (required time - arrival time)
  Source:                 cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        3.770ns  (logic 0.828ns (21.962%)  route 2.942ns (78.038%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.168ns = ( 15.168 - 10.000 ) 
    Source Clock Delay      (SCD):    5.622ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.860     5.622    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/CLK
    SLICE_X106Y26        FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y26        FDRE (Prop_fdre_C_Q)         0.456     6.078 f  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[24]/Q
                         net (fo=2, routed)           0.811     6.889    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[24]
    SLICE_X107Y27        LUT4 (Prop_lut4_I2_O)        0.124     7.013 f  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[31]_i_7/O
                         net (fo=1, routed)           0.402     7.416    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[31]_i_7_n_0
    SLICE_X107Y28        LUT5 (Prop_lut5_I4_O)        0.124     7.540 f  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[31]_i_3/O
                         net (fo=2, routed)           0.960     8.499    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[31]_i_3_n_0
    SLICE_X107Y25        LUT4 (Prop_lut4_I1_O)        0.124     8.623 r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[31]_i_1/O
                         net (fo=32, routed)          0.769     9.392    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/sig_0
    SLICE_X106Y21        FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.685    15.168    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/CLK
    SLICE_X106Y21        FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[2]/C
                         clock pessimism              0.394    15.562    
                         clock uncertainty           -0.035    15.527    
    SLICE_X106Y21        FDRE (Setup_fdre_C_R)       -0.429    15.098    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         15.098    
                         arrival time                          -9.392    
  -------------------------------------------------------------------
                         slack                                  5.706    

Slack (MET) :             5.706ns  (required time - arrival time)
  Source:                 cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        3.770ns  (logic 0.828ns (21.962%)  route 2.942ns (78.038%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.168ns = ( 15.168 - 10.000 ) 
    Source Clock Delay      (SCD):    5.622ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.860     5.622    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/CLK
    SLICE_X106Y26        FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y26        FDRE (Prop_fdre_C_Q)         0.456     6.078 f  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[24]/Q
                         net (fo=2, routed)           0.811     6.889    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[24]
    SLICE_X107Y27        LUT4 (Prop_lut4_I2_O)        0.124     7.013 f  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[31]_i_7/O
                         net (fo=1, routed)           0.402     7.416    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[31]_i_7_n_0
    SLICE_X107Y28        LUT5 (Prop_lut5_I4_O)        0.124     7.540 f  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[31]_i_3/O
                         net (fo=2, routed)           0.960     8.499    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[31]_i_3_n_0
    SLICE_X107Y25        LUT4 (Prop_lut4_I1_O)        0.124     8.623 r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[31]_i_1/O
                         net (fo=32, routed)          0.769     9.392    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/sig_0
    SLICE_X106Y21        FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.685    15.168    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/CLK
    SLICE_X106Y21        FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[3]/C
                         clock pessimism              0.394    15.562    
                         clock uncertainty           -0.035    15.527    
    SLICE_X106Y21        FDRE (Setup_fdre_C_R)       -0.429    15.098    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         15.098    
                         arrival time                          -9.392    
  -------------------------------------------------------------------
                         slack                                  5.706    

Slack (MET) :             5.706ns  (required time - arrival time)
  Source:                 cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        3.770ns  (logic 0.828ns (21.962%)  route 2.942ns (78.038%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.168ns = ( 15.168 - 10.000 ) 
    Source Clock Delay      (SCD):    5.622ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.860     5.622    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/CLK
    SLICE_X106Y26        FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y26        FDRE (Prop_fdre_C_Q)         0.456     6.078 f  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[24]/Q
                         net (fo=2, routed)           0.811     6.889    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[24]
    SLICE_X107Y27        LUT4 (Prop_lut4_I2_O)        0.124     7.013 f  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[31]_i_7/O
                         net (fo=1, routed)           0.402     7.416    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[31]_i_7_n_0
    SLICE_X107Y28        LUT5 (Prop_lut5_I4_O)        0.124     7.540 f  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[31]_i_3/O
                         net (fo=2, routed)           0.960     8.499    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[31]_i_3_n_0
    SLICE_X107Y25        LUT4 (Prop_lut4_I1_O)        0.124     8.623 r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[31]_i_1/O
                         net (fo=32, routed)          0.769     9.392    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/sig_0
    SLICE_X106Y21        FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.685    15.168    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/CLK
    SLICE_X106Y21        FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[4]/C
                         clock pessimism              0.394    15.562    
                         clock uncertainty           -0.035    15.527    
    SLICE_X106Y21        FDRE (Setup_fdre_C_R)       -0.429    15.098    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         15.098    
                         arrival time                          -9.392    
  -------------------------------------------------------------------
                         slack                                  5.706    

Slack (MET) :             5.710ns  (required time - arrival time)
  Source:                 cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        3.766ns  (logic 0.828ns (21.988%)  route 2.938ns (78.012%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.168ns = ( 15.168 - 10.000 ) 
    Source Clock Delay      (SCD):    5.622ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.860     5.622    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/CLK
    SLICE_X106Y26        FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y26        FDRE (Prop_fdre_C_Q)         0.456     6.078 f  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[24]/Q
                         net (fo=2, routed)           0.811     6.889    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[24]
    SLICE_X107Y27        LUT4 (Prop_lut4_I2_O)        0.124     7.013 f  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[31]_i_7/O
                         net (fo=1, routed)           0.402     7.416    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[31]_i_7_n_0
    SLICE_X107Y28        LUT5 (Prop_lut5_I4_O)        0.124     7.540 f  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[31]_i_3/O
                         net (fo=2, routed)           0.960     8.499    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[31]_i_3_n_0
    SLICE_X107Y25        LUT4 (Prop_lut4_I1_O)        0.124     8.623 r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[31]_i_1/O
                         net (fo=32, routed)          0.765     9.388    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/sig_0
    SLICE_X107Y21        FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.685    15.168    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/CLK
    SLICE_X107Y21        FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[0]/C
                         clock pessimism              0.394    15.562    
                         clock uncertainty           -0.035    15.527    
    SLICE_X107Y21        FDRE (Setup_fdre_C_R)       -0.429    15.098    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         15.098    
                         arrival time                          -9.388    
  -------------------------------------------------------------------
                         slack                                  5.710    

Slack (MET) :             5.762ns  (required time - arrival time)
  Source:                 cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        3.712ns  (logic 0.828ns (22.308%)  route 2.884ns (77.692%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.166ns = ( 15.166 - 10.000 ) 
    Source Clock Delay      (SCD):    5.622ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.860     5.622    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/CLK
    SLICE_X106Y26        FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y26        FDRE (Prop_fdre_C_Q)         0.456     6.078 f  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[24]/Q
                         net (fo=2, routed)           0.811     6.889    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[24]
    SLICE_X107Y27        LUT4 (Prop_lut4_I2_O)        0.124     7.013 f  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[31]_i_7/O
                         net (fo=1, routed)           0.402     7.416    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[31]_i_7_n_0
    SLICE_X107Y28        LUT5 (Prop_lut5_I4_O)        0.124     7.540 f  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[31]_i_3/O
                         net (fo=2, routed)           0.960     8.499    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[31]_i_3_n_0
    SLICE_X107Y25        LUT4 (Prop_lut4_I1_O)        0.124     8.623 r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[31]_i_1/O
                         net (fo=32, routed)          0.711     9.334    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/sig_0
    SLICE_X106Y22        FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.683    15.166    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/CLK
    SLICE_X106Y22        FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[5]/C
                         clock pessimism              0.394    15.560    
                         clock uncertainty           -0.035    15.525    
    SLICE_X106Y22        FDRE (Setup_fdre_C_R)       -0.429    15.096    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         15.096    
                         arrival time                          -9.334    
  -------------------------------------------------------------------
                         slack                                  5.762    

Slack (MET) :             5.762ns  (required time - arrival time)
  Source:                 cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        3.712ns  (logic 0.828ns (22.308%)  route 2.884ns (77.692%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.166ns = ( 15.166 - 10.000 ) 
    Source Clock Delay      (SCD):    5.622ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.860     5.622    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/CLK
    SLICE_X106Y26        FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y26        FDRE (Prop_fdre_C_Q)         0.456     6.078 f  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[24]/Q
                         net (fo=2, routed)           0.811     6.889    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[24]
    SLICE_X107Y27        LUT4 (Prop_lut4_I2_O)        0.124     7.013 f  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[31]_i_7/O
                         net (fo=1, routed)           0.402     7.416    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[31]_i_7_n_0
    SLICE_X107Y28        LUT5 (Prop_lut5_I4_O)        0.124     7.540 f  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[31]_i_3/O
                         net (fo=2, routed)           0.960     8.499    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[31]_i_3_n_0
    SLICE_X107Y25        LUT4 (Prop_lut4_I1_O)        0.124     8.623 r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[31]_i_1/O
                         net (fo=32, routed)          0.711     9.334    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/sig_0
    SLICE_X106Y22        FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.683    15.166    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/CLK
    SLICE_X106Y22        FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[6]/C
                         clock pessimism              0.394    15.560    
                         clock uncertainty           -0.035    15.525    
    SLICE_X106Y22        FDRE (Setup_fdre_C_R)       -0.429    15.096    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         15.096    
                         arrival time                          -9.334    
  -------------------------------------------------------------------
                         slack                                  5.762    

Slack (MET) :             5.762ns  (required time - arrival time)
  Source:                 cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        3.712ns  (logic 0.828ns (22.308%)  route 2.884ns (77.692%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.166ns = ( 15.166 - 10.000 ) 
    Source Clock Delay      (SCD):    5.622ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.860     5.622    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/CLK
    SLICE_X106Y26        FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y26        FDRE (Prop_fdre_C_Q)         0.456     6.078 f  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[24]/Q
                         net (fo=2, routed)           0.811     6.889    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[24]
    SLICE_X107Y27        LUT4 (Prop_lut4_I2_O)        0.124     7.013 f  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[31]_i_7/O
                         net (fo=1, routed)           0.402     7.416    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[31]_i_7_n_0
    SLICE_X107Y28        LUT5 (Prop_lut5_I4_O)        0.124     7.540 f  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[31]_i_3/O
                         net (fo=2, routed)           0.960     8.499    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[31]_i_3_n_0
    SLICE_X107Y25        LUT4 (Prop_lut4_I1_O)        0.124     8.623 r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[31]_i_1/O
                         net (fo=32, routed)          0.711     9.334    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/sig_0
    SLICE_X106Y22        FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.683    15.166    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/CLK
    SLICE_X106Y22        FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[7]/C
                         clock pessimism              0.394    15.560    
                         clock uncertainty           -0.035    15.525    
    SLICE_X106Y22        FDRE (Setup_fdre_C_R)       -0.429    15.096    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         15.096    
                         arrival time                          -9.334    
  -------------------------------------------------------------------
                         slack                                  5.762    

Slack (MET) :             5.762ns  (required time - arrival time)
  Source:                 cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        3.712ns  (logic 0.828ns (22.308%)  route 2.884ns (77.692%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.166ns = ( 15.166 - 10.000 ) 
    Source Clock Delay      (SCD):    5.622ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.860     5.622    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/CLK
    SLICE_X106Y26        FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y26        FDRE (Prop_fdre_C_Q)         0.456     6.078 f  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[24]/Q
                         net (fo=2, routed)           0.811     6.889    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[24]
    SLICE_X107Y27        LUT4 (Prop_lut4_I2_O)        0.124     7.013 f  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[31]_i_7/O
                         net (fo=1, routed)           0.402     7.416    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[31]_i_7_n_0
    SLICE_X107Y28        LUT5 (Prop_lut5_I4_O)        0.124     7.540 f  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[31]_i_3/O
                         net (fo=2, routed)           0.960     8.499    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[31]_i_3_n_0
    SLICE_X107Y25        LUT4 (Prop_lut4_I1_O)        0.124     8.623 r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[31]_i_1/O
                         net (fo=32, routed)          0.711     9.334    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/sig_0
    SLICE_X106Y22        FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.683    15.166    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/CLK
    SLICE_X106Y22        FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[8]/C
                         clock pessimism              0.394    15.560    
                         clock uncertainty           -0.035    15.525    
    SLICE_X106Y22        FDRE (Setup_fdre_C_R)       -0.429    15.096    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         15.096    
                         arrival time                          -9.334    
  -------------------------------------------------------------------
                         slack                                  5.762    

Slack (MET) :             5.775ns  (required time - arrival time)
  Source:                 cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        3.737ns  (logic 0.828ns (22.156%)  route 2.909ns (77.844%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.163ns = ( 15.163 - 10.000 ) 
    Source Clock Delay      (SCD):    5.622ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.860     5.622    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/CLK
    SLICE_X106Y26        FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y26        FDRE (Prop_fdre_C_Q)         0.456     6.078 f  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[24]/Q
                         net (fo=2, routed)           0.811     6.889    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[24]
    SLICE_X107Y27        LUT4 (Prop_lut4_I2_O)        0.124     7.013 f  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[31]_i_7/O
                         net (fo=1, routed)           0.402     7.416    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[31]_i_7_n_0
    SLICE_X107Y28        LUT5 (Prop_lut5_I4_O)        0.124     7.540 f  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[31]_i_3/O
                         net (fo=2, routed)           0.960     8.499    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[31]_i_3_n_0
    SLICE_X107Y25        LUT4 (Prop_lut4_I1_O)        0.124     8.623 r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[31]_i_1/O
                         net (fo=32, routed)          0.736     9.359    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/sig_0
    SLICE_X106Y25        FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.680    15.163    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/CLK
    SLICE_X106Y25        FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[17]/C
                         clock pessimism              0.435    15.598    
                         clock uncertainty           -0.035    15.563    
    SLICE_X106Y25        FDRE (Setup_fdre_C_R)       -0.429    15.134    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                          -9.359    
  -------------------------------------------------------------------
                         slack                                  5.775    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/sig_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/sig_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.153%)  route 0.139ns (42.847%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.626     1.573    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/CLK
    SLICE_X107Y25        FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y25        FDRE (Prop_fdre_C_Q)         0.141     1.714 r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/sig_reg/Q
                         net (fo=65, routed)          0.139     1.853    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/sig
    SLICE_X107Y25        LUT5 (Prop_lut5_I4_O)        0.045     1.898 r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/sig_i_1/O
                         net (fo=1, routed)           0.000     1.898    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/sig_i_1_n_0
    SLICE_X107Y25        FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/sig_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.894     2.088    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/CLK
    SLICE_X107Y25        FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/sig_reg/C
                         clock pessimism             -0.515     1.573    
    SLICE_X107Y25        FDRE (Hold_fdre_C_D)         0.091     1.664    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/sig_reg
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.089ns
    Source Clock Delay      (SCD):    1.574ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.627     1.574    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/CLK
    SLICE_X106Y23        FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y23        FDRE (Prop_fdre_C_Q)         0.141     1.715 r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[11]/Q
                         net (fo=2, routed)           0.133     1.847    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[11]
    SLICE_X106Y23        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.958 r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter0_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.958    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/data0[11]
    SLICE_X106Y23        FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.895     2.089    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/CLK
    SLICE_X106Y23        FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[11]/C
                         clock pessimism             -0.515     1.574    
    SLICE_X106Y23        FDRE (Hold_fdre_C_D)         0.105     1.679    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.092ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.629     1.576    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/CLK
    SLICE_X106Y28        FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y28        FDRE (Prop_fdre_C_Q)         0.141     1.717 r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[31]/Q
                         net (fo=2, routed)           0.133     1.849    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[31]
    SLICE_X106Y28        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.960 r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter0_carry__6/O[2]
                         net (fo=1, routed)           0.000     1.960    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/data0[31]
    SLICE_X106Y28        FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.898     2.092    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/CLK
    SLICE_X106Y28        FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[31]/C
                         clock pessimism             -0.516     1.576    
    SLICE_X106Y28        FDRE (Hold_fdre_C_D)         0.105     1.681    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.681    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.626     1.573    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/CLK
    SLICE_X106Y25        FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y25        FDRE (Prop_fdre_C_Q)         0.141     1.714 r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[19]/Q
                         net (fo=2, routed)           0.133     1.846    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[19]
    SLICE_X106Y25        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.957 r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter0_carry__3/O[2]
                         net (fo=1, routed)           0.000     1.957    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/data0[19]
    SLICE_X106Y25        FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.894     2.088    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/CLK
    SLICE_X106Y25        FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[19]/C
                         clock pessimism             -0.515     1.573    
    SLICE_X106Y25        FDRE (Hold_fdre_C_D)         0.105     1.678    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.501%)  route 0.133ns (34.499%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.092ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.629     1.576    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/CLK
    SLICE_X106Y21        FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y21        FDRE (Prop_fdre_C_Q)         0.141     1.717 r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[3]/Q
                         net (fo=2, routed)           0.133     1.850    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[3]
    SLICE_X106Y21        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.961 r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter0_carry/O[2]
                         net (fo=1, routed)           0.000     1.961    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/data0[3]
    SLICE_X106Y21        FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.898     2.092    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/CLK
    SLICE_X106Y21        FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[3]/C
                         clock pessimism             -0.516     1.576    
    SLICE_X106Y21        FDRE (Hold_fdre_C_D)         0.105     1.681    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.681    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.091ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.629     1.576    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/CLK
    SLICE_X106Y22        FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y22        FDRE (Prop_fdre_C_Q)         0.141     1.717 r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[7]/Q
                         net (fo=2, routed)           0.133     1.850    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[7]
    SLICE_X106Y22        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.961 r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter0_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.961    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/data0[7]
    SLICE_X106Y22        FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.897     2.091    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/CLK
    SLICE_X106Y22        FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[7]/C
                         clock pessimism             -0.515     1.576    
    SLICE_X106Y22        FDRE (Hold_fdre_C_D)         0.105     1.681    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.681    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.288ns (68.221%)  route 0.134ns (31.779%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.092ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.629     1.576    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/CLK
    SLICE_X107Y21        FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y21        FDRE (Prop_fdre_C_Q)         0.141     1.717 r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[0]/Q
                         net (fo=3, routed)           0.134     1.851    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[0]
    SLICE_X106Y21        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.147     1.998 r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter0_carry/O[0]
                         net (fo=1, routed)           0.000     1.998    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/data0[1]
    SLICE_X106Y21        FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.898     2.092    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/CLK
    SLICE_X106Y21        FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[1]/C
                         clock pessimism             -0.503     1.589    
    SLICE_X106Y21        FDRE (Hold_fdre_C_D)         0.105     1.694    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.694    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.089ns
    Source Clock Delay      (SCD):    1.574ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.627     1.574    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/CLK
    SLICE_X106Y23        FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y23        FDRE (Prop_fdre_C_Q)         0.141     1.715 r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[11]/Q
                         net (fo=2, routed)           0.133     1.847    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[11]
    SLICE_X106Y23        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.991 r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.991    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/data0[12]
    SLICE_X106Y23        FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.895     2.089    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/CLK
    SLICE_X106Y23        FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[12]/C
                         clock pessimism             -0.515     1.574    
    SLICE_X106Y23        FDRE (Hold_fdre_C_D)         0.105     1.679    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.254%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.626     1.573    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/CLK
    SLICE_X106Y25        FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y25        FDRE (Prop_fdre_C_Q)         0.141     1.714 r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[19]/Q
                         net (fo=2, routed)           0.133     1.846    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[19]
    SLICE_X106Y25        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.990 r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter0_carry__3/O[3]
                         net (fo=1, routed)           0.000     1.990    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/data0[20]
    SLICE_X106Y25        FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.894     2.088    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/CLK
    SLICE_X106Y25        FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[20]/C
                         clock pessimism             -0.515     1.573    
    SLICE_X106Y25        FDRE (Hold_fdre_C_D)         0.105     1.678    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.227%)  route 0.133ns (31.773%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.092ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.629     1.576    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/CLK
    SLICE_X106Y21        FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y21        FDRE (Prop_fdre_C_Q)         0.141     1.717 r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[3]/Q
                         net (fo=2, routed)           0.133     1.850    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter[3]
    SLICE_X106Y21        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.994 r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter0_carry/O[3]
                         net (fo=1, routed)           0.000     1.994    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/data0[4]
    SLICE_X106Y21        FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.898     2.092    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/CLK
    SLICE_X106Y21        FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[4]/C
                         clock pessimism             -0.516     1.576    
    SLICE_X106Y21        FDRE (Hold_fdre_C_D)         0.105     1.681    cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.681    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.313    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X107Y21  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X106Y23  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X106Y23  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X106Y23  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X106Y24  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X106Y24  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X106Y24  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X106Y24  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X106Y25  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y35  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[0].point_on_segment_k/on_segment_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y35  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[1].point_on_segment_k/on_segment_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y35  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_j/on_segment_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y35  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[2].point_on_segment_k/on_segment_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y35  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_j/on_segment_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y35  cube_renderering_system_i/cube_renderer_controller_0/U0/renderer3D_inst/point_on_segment_i[3].point_on_segment_k/on_segment_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X106Y23  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X106Y23  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X106Y23  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X106Y23  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X107Y21  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X106Y21  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X106Y27  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[25]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X106Y27  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[26]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X106Y27  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[27]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X106Y27  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[28]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X106Y28  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[29]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X106Y21  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X106Y28  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[30]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X106Y28  cube_renderering_system_i/cube_renderer_controller_0/U0/vga_controller_inst/clk_divider/counter_reg[31]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.355ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.355ns  (required time - arrival time)
  Source:                 cube_renderering_system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg1_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.914ns  (logic 0.642ns (10.856%)  route 5.272ns (89.144%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cube_renderering_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cube_renderering_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1125, routed)        1.647     2.941    cube_renderering_system_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X36Y85         FDRE                                         r  cube_renderering_system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y85         FDRE (Prop_fdre_C_Q)         0.518     3.459 f  cube_renderering_system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=4, routed)           1.039     4.498    cube_renderering_system_i/cube_renderer_controller_0/U0/s00_axi_aresetn
    SLICE_X34Y87         LUT1 (Prop_lut1_I0_O)        0.124     4.622 r  cube_renderering_system_i/cube_renderer_controller_0/U0/axi_awready_i_1/O
                         net (fo=561, routed)         4.233     8.855    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/SR[0]
    SLICE_X32Y97         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg1_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    cube_renderering_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  cube_renderering_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1125, routed)        1.480    12.659    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y97         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg1_reg[24]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X32Y97         FDRE (Setup_fdre_C_R)       -0.524    12.210    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg1_reg[24]
  -------------------------------------------------------------------
                         required time                         12.210    
                         arrival time                          -8.855    
  -------------------------------------------------------------------
                         slack                                  3.355    

Slack (MET) :             3.355ns  (required time - arrival time)
  Source:                 cube_renderering_system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg1_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.914ns  (logic 0.642ns (10.856%)  route 5.272ns (89.144%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cube_renderering_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cube_renderering_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1125, routed)        1.647     2.941    cube_renderering_system_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X36Y85         FDRE                                         r  cube_renderering_system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y85         FDRE (Prop_fdre_C_Q)         0.518     3.459 f  cube_renderering_system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=4, routed)           1.039     4.498    cube_renderering_system_i/cube_renderer_controller_0/U0/s00_axi_aresetn
    SLICE_X34Y87         LUT1 (Prop_lut1_I0_O)        0.124     4.622 r  cube_renderering_system_i/cube_renderer_controller_0/U0/axi_awready_i_1/O
                         net (fo=561, routed)         4.233     8.855    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/SR[0]
    SLICE_X32Y97         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg1_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    cube_renderering_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  cube_renderering_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1125, routed)        1.480    12.659    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y97         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg1_reg[29]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X32Y97         FDRE (Setup_fdre_C_R)       -0.524    12.210    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg1_reg[29]
  -------------------------------------------------------------------
                         required time                         12.210    
                         arrival time                          -8.855    
  -------------------------------------------------------------------
                         slack                                  3.355    

Slack (MET) :             3.355ns  (required time - arrival time)
  Source:                 cube_renderering_system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg1_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.914ns  (logic 0.642ns (10.856%)  route 5.272ns (89.144%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cube_renderering_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cube_renderering_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1125, routed)        1.647     2.941    cube_renderering_system_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X36Y85         FDRE                                         r  cube_renderering_system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y85         FDRE (Prop_fdre_C_Q)         0.518     3.459 f  cube_renderering_system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=4, routed)           1.039     4.498    cube_renderering_system_i/cube_renderer_controller_0/U0/s00_axi_aresetn
    SLICE_X34Y87         LUT1 (Prop_lut1_I0_O)        0.124     4.622 r  cube_renderering_system_i/cube_renderer_controller_0/U0/axi_awready_i_1/O
                         net (fo=561, routed)         4.233     8.855    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/SR[0]
    SLICE_X32Y97         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg1_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    cube_renderering_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  cube_renderering_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1125, routed)        1.480    12.659    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y97         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg1_reg[30]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X32Y97         FDRE (Setup_fdre_C_R)       -0.524    12.210    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg1_reg[30]
  -------------------------------------------------------------------
                         required time                         12.210    
                         arrival time                          -8.855    
  -------------------------------------------------------------------
                         slack                                  3.355    

Slack (MET) :             3.450ns  (required time - arrival time)
  Source:                 cube_renderering_system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg0_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.914ns  (logic 0.642ns (10.856%)  route 5.272ns (89.144%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cube_renderering_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cube_renderering_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1125, routed)        1.647     2.941    cube_renderering_system_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X36Y85         FDRE                                         r  cube_renderering_system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y85         FDRE (Prop_fdre_C_Q)         0.518     3.459 f  cube_renderering_system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=4, routed)           1.039     4.498    cube_renderering_system_i/cube_renderer_controller_0/U0/s00_axi_aresetn
    SLICE_X34Y87         LUT1 (Prop_lut1_I0_O)        0.124     4.622 r  cube_renderering_system_i/cube_renderer_controller_0/U0/axi_awready_i_1/O
                         net (fo=561, routed)         4.233     8.855    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/SR[0]
    SLICE_X33Y97         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg0_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    cube_renderering_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  cube_renderering_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1125, routed)        1.480    12.659    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y97         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg0_reg[24]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X33Y97         FDRE (Setup_fdre_C_R)       -0.429    12.305    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg0_reg[24]
  -------------------------------------------------------------------
                         required time                         12.305    
                         arrival time                          -8.855    
  -------------------------------------------------------------------
                         slack                                  3.450    

Slack (MET) :             3.503ns  (required time - arrival time)
  Source:                 cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/axi_araddr_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/axi_rdata_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.322ns  (logic 1.096ns (17.337%)  route 5.226ns (82.663%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cube_renderering_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cube_renderering_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1125, routed)        1.648     2.942    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y87         FDSE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/axi_araddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y87         FDSE (Prop_fdse_C_Q)         0.456     3.398 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/axi_araddr_reg[3]/Q
                         net (fo=128, routed)         4.627     8.025    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/sel0[1]
    SLICE_X33Y98         LUT6 (Prop_lut6_I2_O)        0.124     8.149 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/axi_rdata[30]_i_7/O
                         net (fo=1, routed)           0.000     8.149    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/axi_rdata[30]_i_7_n_0
    SLICE_X33Y98         MUXF7 (Prop_muxf7_I1_O)      0.217     8.366 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/axi_rdata_reg[30]_i_3/O
                         net (fo=1, routed)           0.599     8.965    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/axi_rdata_reg[30]_i_3_n_0
    SLICE_X35Y97         LUT5 (Prop_lut5_I3_O)        0.299     9.264 r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/axi_rdata[30]_i_1/O
                         net (fo=1, routed)           0.000     9.264    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/axi_rdata[30]_i_1_n_0
    SLICE_X35Y97         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/axi_rdata_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    cube_renderering_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  cube_renderering_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1125, routed)        1.481    12.660    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y97         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/axi_rdata_reg[30]/C
                         clock pessimism              0.229    12.889    
                         clock uncertainty           -0.154    12.735    
    SLICE_X35Y97         FDRE (Setup_fdre_C_D)        0.032    12.767    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/axi_rdata_reg[30]
  -------------------------------------------------------------------
                         required time                         12.767    
                         arrival time                          -9.264    
  -------------------------------------------------------------------
                         slack                                  3.503    

Slack (MET) :             3.522ns  (required time - arrival time)
  Source:                 cube_renderering_system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/axi_awready_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.887ns  (logic 0.642ns (10.905%)  route 5.245ns (89.095%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cube_renderering_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cube_renderering_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1125, routed)        1.647     2.941    cube_renderering_system_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X36Y85         FDRE                                         r  cube_renderering_system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y85         FDRE (Prop_fdre_C_Q)         0.518     3.459 f  cube_renderering_system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=4, routed)           1.039     4.498    cube_renderering_system_i/cube_renderer_controller_0/U0/s00_axi_aresetn
    SLICE_X34Y87         LUT1 (Prop_lut1_I0_O)        0.124     4.622 r  cube_renderering_system_i/cube_renderer_controller_0/U0/axi_awready_i_1/O
                         net (fo=561, routed)         4.207     8.828    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/SR[0]
    SLICE_X28Y97         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/axi_awready_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    cube_renderering_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  cube_renderering_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1125, routed)        1.526    12.705    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y97         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/axi_awready_reg/C
                         clock pessimism              0.229    12.934    
                         clock uncertainty           -0.154    12.780    
    SLICE_X28Y97         FDRE (Setup_fdre_C_R)       -0.429    12.351    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/axi_awready_reg
  -------------------------------------------------------------------
                         required time                         12.351    
                         arrival time                          -8.828    
  -------------------------------------------------------------------
                         slack                                  3.522    

Slack (MET) :             3.522ns  (required time - arrival time)
  Source:                 cube_renderering_system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/axi_wready_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.887ns  (logic 0.642ns (10.905%)  route 5.245ns (89.095%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cube_renderering_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cube_renderering_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1125, routed)        1.647     2.941    cube_renderering_system_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X36Y85         FDRE                                         r  cube_renderering_system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y85         FDRE (Prop_fdre_C_Q)         0.518     3.459 f  cube_renderering_system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=4, routed)           1.039     4.498    cube_renderering_system_i/cube_renderer_controller_0/U0/s00_axi_aresetn
    SLICE_X34Y87         LUT1 (Prop_lut1_I0_O)        0.124     4.622 r  cube_renderering_system_i/cube_renderer_controller_0/U0/axi_awready_i_1/O
                         net (fo=561, routed)         4.207     8.828    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/SR[0]
    SLICE_X28Y97         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/axi_wready_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    cube_renderering_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  cube_renderering_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1125, routed)        1.526    12.705    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y97         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/axi_wready_reg/C
                         clock pessimism              0.229    12.934    
                         clock uncertainty           -0.154    12.780    
    SLICE_X28Y97         FDRE (Setup_fdre_C_R)       -0.429    12.351    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/axi_wready_reg
  -------------------------------------------------------------------
                         required time                         12.351    
                         arrival time                          -8.828    
  -------------------------------------------------------------------
                         slack                                  3.522    

Slack (MET) :             3.527ns  (required time - arrival time)
  Source:                 cube_renderering_system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/axi_bvalid_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.883ns  (logic 0.642ns (10.913%)  route 5.241ns (89.087%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cube_renderering_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cube_renderering_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1125, routed)        1.647     2.941    cube_renderering_system_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X36Y85         FDRE                                         r  cube_renderering_system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y85         FDRE (Prop_fdre_C_Q)         0.518     3.459 f  cube_renderering_system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=4, routed)           1.039     4.498    cube_renderering_system_i/cube_renderer_controller_0/U0/s00_axi_aresetn
    SLICE_X34Y87         LUT1 (Prop_lut1_I0_O)        0.124     4.622 r  cube_renderering_system_i/cube_renderer_controller_0/U0/axi_awready_i_1/O
                         net (fo=561, routed)         4.202     8.824    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/SR[0]
    SLICE_X29Y97         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/axi_bvalid_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    cube_renderering_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  cube_renderering_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1125, routed)        1.526    12.705    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y97         FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/axi_bvalid_reg/C
                         clock pessimism              0.229    12.934    
                         clock uncertainty           -0.154    12.780    
    SLICE_X29Y97         FDRE (Setup_fdre_C_R)       -0.429    12.351    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/axi_bvalid_reg
  -------------------------------------------------------------------
                         required time                         12.351    
                         arrival time                          -8.824    
  -------------------------------------------------------------------
                         slack                                  3.527    

Slack (MET) :             3.614ns  (required time - arrival time)
  Source:                 cube_renderering_system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg4_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.729ns  (logic 0.642ns (11.205%)  route 5.087ns (88.795%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cube_renderering_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cube_renderering_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1125, routed)        1.647     2.941    cube_renderering_system_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X36Y85         FDRE                                         r  cube_renderering_system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y85         FDRE (Prop_fdre_C_Q)         0.518     3.459 f  cube_renderering_system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=4, routed)           1.039     4.498    cube_renderering_system_i/cube_renderer_controller_0/U0/s00_axi_aresetn
    SLICE_X34Y87         LUT1 (Prop_lut1_I0_O)        0.124     4.622 r  cube_renderering_system_i/cube_renderer_controller_0/U0/axi_awready_i_1/O
                         net (fo=561, routed)         4.049     8.670    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/SR[0]
    SLICE_X32Y100        FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg4_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    cube_renderering_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  cube_renderering_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1125, routed)        1.654    12.833    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y100        FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg4_reg[24]/C
                         clock pessimism              0.129    12.962    
                         clock uncertainty           -0.154    12.808    
    SLICE_X32Y100        FDRE (Setup_fdre_C_R)       -0.524    12.284    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg4_reg[24]
  -------------------------------------------------------------------
                         required time                         12.284    
                         arrival time                          -8.670    
  -------------------------------------------------------------------
                         slack                                  3.614    

Slack (MET) :             3.614ns  (required time - arrival time)
  Source:                 cube_renderering_system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg4_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.729ns  (logic 0.642ns (11.205%)  route 5.087ns (88.795%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cube_renderering_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cube_renderering_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1125, routed)        1.647     2.941    cube_renderering_system_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X36Y85         FDRE                                         r  cube_renderering_system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y85         FDRE (Prop_fdre_C_Q)         0.518     3.459 f  cube_renderering_system_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=4, routed)           1.039     4.498    cube_renderering_system_i/cube_renderer_controller_0/U0/s00_axi_aresetn
    SLICE_X34Y87         LUT1 (Prop_lut1_I0_O)        0.124     4.622 r  cube_renderering_system_i/cube_renderer_controller_0/U0/axi_awready_i_1/O
                         net (fo=561, routed)         4.049     8.670    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/SR[0]
    SLICE_X32Y100        FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg4_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    cube_renderering_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  cube_renderering_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1125, routed)        1.654    12.833    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y100        FDRE                                         r  cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg4_reg[25]/C
                         clock pessimism              0.129    12.962    
                         clock uncertainty           -0.154    12.808    
    SLICE_X32Y100        FDRE (Setup_fdre_C_R)       -0.524    12.284    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/slv_reg4_reg[25]
  -------------------------------------------------------------------
                         required time                         12.284    
                         arrival time                          -8.670    
  -------------------------------------------------------------------
                         slack                                  3.614    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube_renderering_system_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.263%)  route 0.129ns (47.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cube_renderering_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cube_renderering_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1125, routed)        0.656     0.992    cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.129     1.262    cube_renderering_system_i/processing_system7_0/inst/M_AXI_GP0_BID[8]
    PS7_X0Y0             PS7                                          r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cube_renderering_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cube_renderering_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1125, routed)        0.885     1.251    cube_renderering_system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[8])
                                                      0.000     1.216    cube_renderering_system_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube_renderering_system_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.263%)  route 0.129ns (47.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cube_renderering_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cube_renderering_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1125, routed)        0.656     0.992    cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.129     1.262    cube_renderering_system_i/processing_system7_0/inst/M_AXI_GP0_BID[9]
    PS7_X0Y0             PS7                                          r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cube_renderering_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cube_renderering_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1125, routed)        0.885     1.251    cube_renderering_system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[9])
                                                      0.000     1.216    cube_renderering_system_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.128ns (51.940%)  route 0.118ns (48.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cube_renderering_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cube_renderering_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1125, routed)        0.575     0.911    cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y90         FDRE                                         r  cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y90         FDRE (Prop_fdre_C_Q)         0.128     1.039 r  cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.118     1.157    cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[9]
    SLICE_X26Y90         SRLC32E                                      r  cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cube_renderering_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cube_renderering_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1125, routed)        0.842     1.208    cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y90         SRLC32E                                      r  cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.264     0.944    
    SLICE_X26Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.074    cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                           1.157    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.128ns (55.079%)  route 0.104ns (44.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cube_renderering_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cube_renderering_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1125, routed)        0.573     0.909    cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X29Y87         FDRE                                         r  cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y87         FDRE (Prop_fdre_C_Q)         0.128     1.037 r  cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/Q
                         net (fo=1, routed)           0.104     1.141    cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[4]
    SLICE_X30Y86         SRLC32E                                      r  cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cube_renderering_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cube_renderering_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1125, routed)        0.839     1.205    cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y86         SRLC32E                                      r  cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
                         clock pessimism             -0.282     0.923    
    SLICE_X30Y86         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.053    cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32
  -------------------------------------------------------------------
                         required time                         -1.053    
                         arrival time                           1.141    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.128ns (41.811%)  route 0.178ns (58.189%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cube_renderering_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cube_renderering_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1125, routed)        0.656     0.992    cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X27Y102        FDRE                                         r  cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y102        FDRE (Prop_fdre_C_Q)         0.128     1.120 r  cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[54]/Q
                         net (fo=1, routed)           0.178     1.298    cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/Q[23]
    SLICE_X27Y99         FDRE                                         r  cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cube_renderering_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cube_renderering_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1125, routed)        0.844     1.210    cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y99         FDRE                                         r  cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X27Y99         FDRE (Hold_fdre_C_D)         0.018     1.193    cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.193    
                         arrival time                           1.298    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cube_renderering_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cube_renderering_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1125, routed)        0.569     0.905    cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X27Y86         FDRE                                         r  cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y86         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/Q
                         net (fo=1, routed)           0.116     1.162    cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[3]
    SLICE_X30Y86         SRLC32E                                      r  cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cube_renderering_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cube_renderering_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1125, routed)        0.839     1.205    cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y86         SRLC32E                                      r  cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/CLK
                         clock pessimism             -0.264     0.941    
    SLICE_X30Y86         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.050    cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32
  -------------------------------------------------------------------
                         required time                         -1.050    
                         arrival time                           1.162    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bvalid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_valid_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.186ns (45.007%)  route 0.227ns (54.994%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cube_renderering_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cube_renderering_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1125, routed)        0.659     0.995    cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X31Y100        FDRE                                         r  cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bvalid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bvalid_i_reg/Q
                         net (fo=5, routed)           0.227     1.363    cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/si_rs_bvalid
    SLICE_X26Y95         LUT4 (Prop_lut4_I2_O)        0.045     1.408 r  cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_valid_i_i_1/O
                         net (fo=1, routed)           0.000     1.408    cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_valid_i0
    SLICE_X26Y95         FDRE                                         r  cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_valid_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cube_renderering_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cube_renderering_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1125, routed)        0.843     1.209    cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X26Y95         FDRE                                         r  cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_valid_i_reg/C
                         clock pessimism             -0.035     1.174    
    SLICE_X26Y95         FDRE (Hold_fdre_C_D)         0.121     1.295    cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_valid_i_reg
  -------------------------------------------------------------------
                         required time                         -1.295    
                         arrival time                           1.408    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cube_renderering_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cube_renderering_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1125, routed)        0.573     0.909    cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X29Y87         FDRE                                         r  cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y87         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[3]/Q
                         net (fo=1, routed)           0.056     1.105    cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[3]
    SLICE_X29Y87         FDRE                                         r  cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cube_renderering_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cube_renderering_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1125, routed)        0.840     1.206    cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X29Y87         FDRE                                         r  cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
                         clock pessimism             -0.297     0.909    
    SLICE_X29Y87         FDRE (Hold_fdre_C_D)         0.076     0.985    cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.985    
                         arrival time                           1.105    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.618%)  route 0.234ns (62.382%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cube_renderering_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cube_renderering_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1125, routed)        0.656     0.992    cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X27Y102        FDRE                                         r  cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y102        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[53]/Q
                         net (fo=1, routed)           0.234     1.367    cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/Q[22]
    SLICE_X27Y99         FDRE                                         r  cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cube_renderering_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cube_renderering_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1125, routed)        0.844     1.210    cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y99         FDRE                                         r  cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X27Y99         FDRE (Hold_fdre_C_D)         0.070     1.245    cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.367    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cube_renderering_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cube_renderering_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1125, routed)        0.575     0.911    cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X28Y90         FDRE                                         r  cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y90         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.059     1.110    cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[8]
    SLICE_X28Y90         FDRE                                         r  cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cube_renderering_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cube_renderering_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cube_renderering_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1125, routed)        0.843     1.209    cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y90         FDRE                                         r  cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                         clock pessimism             -0.298     0.911    
    SLICE_X28Y90         FDRE (Hold_fdre_C_D)         0.076     0.987    cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.987    
                         arrival time                           1.110    
  -------------------------------------------------------------------
                         slack                                  0.124    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { cube_renderering_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  cube_renderering_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X32Y87    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X33Y87    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X32Y87    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/axi_araddr_reg[4]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X33Y87    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/axi_araddr_reg[5]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X37Y95    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/axi_rdata_reg[16]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y94    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/axi_rdata_reg[17]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y94    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/axi_rdata_reg[18]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y94    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/axi_rdata_reg[19]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y88    cube_renderering_system_i/cube_renderer_controller_0/U0/cube_renderer_controller_v2_0_S00_AXI_inst/axi_rdata_reg[1]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y100   cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y100   cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y101   cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y101   cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y101   cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y101   cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y102   cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y102   cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y102   cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y102   cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y101   cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y101   cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y88    cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y101   cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y101   cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][4]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y101   cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][5]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y102   cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][6]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y102   cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][7]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    cube_renderering_system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK



