

================================================================
== Vivado HLS Report for 'pool_cal_3'
================================================================
* Date:           Mon Sep  6 00:44:14 2021

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        ultranet
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.923 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |   max  |   Type  |
    +---------+---------+----------+----------+-------+--------+---------+
    |    57603|   230403| 0.288 ms | 1.152 ms |  57603|  230403|   none  |
    +---------+---------+----------+----------+-------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+----------------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |      Trip      |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |      Count     | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+----------------+----------+
        |- Loop 1  |    57600|   230400|         2|          1|          1| 57600 ~ 230400 |    yes   |
        +----------+---------+---------+----------+-----------+-----------+----------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      2|        0|      342|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|      105|    -|
|Register             |        -|      -|      187|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      2|      187|      447|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1344|   3008|   869120|   434560|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4032|   9024|  2607360|  1303680|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |mul_ln23_fu_158_p2                |     *    |      2|  0|  20|          32|          18|
    |k_cnt_fu_177_p2                   |     +    |      0|  0|  32|           1|          32|
    |rep_fu_168_p2                     |     +    |      0|  0|  32|          32|           1|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |icmp_ln23_fu_163_p2               |   icmp   |      0|  0|  20|          32|          32|
    |icmp_ln38_fu_183_p2               |   icmp   |      0|  0|  20|          32|           3|
    |icmp_ln895_10_fu_545_p2           |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln895_11_fu_579_p2           |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln895_12_fu_613_p2           |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln895_13_fu_647_p2           |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln895_14_fu_681_p2           |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln895_15_fu_715_p2           |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln895_1_fu_239_p2            |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln895_2_fu_273_p2            |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln895_3_fu_307_p2            |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln895_4_fu_341_p2            |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln895_5_fu_375_p2            |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln895_6_fu_409_p2            |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln895_7_fu_443_p2            |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln895_8_fu_477_p2            |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln895_9_fu_511_p2            |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln895_fu_205_p2              |   icmp   |      0|  0|   9|           4|           4|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |select_ln35_10_fu_551_p3          |  select  |      0|  0|   4|           1|           4|
    |select_ln35_11_fu_585_p3          |  select  |      0|  0|   4|           1|           4|
    |select_ln35_12_fu_619_p3          |  select  |      0|  0|   4|           1|           4|
    |select_ln35_13_fu_653_p3          |  select  |      0|  0|   4|           1|           4|
    |select_ln35_14_fu_687_p3          |  select  |      0|  0|   4|           1|           4|
    |select_ln35_15_fu_721_p3          |  select  |      0|  0|   4|           1|           4|
    |select_ln35_1_fu_245_p3           |  select  |      0|  0|   4|           1|           4|
    |select_ln35_2_fu_279_p3           |  select  |      0|  0|   4|           1|           4|
    |select_ln35_3_fu_313_p3           |  select  |      0|  0|   4|           1|           4|
    |select_ln35_4_fu_347_p3           |  select  |      0|  0|   4|           1|           4|
    |select_ln35_5_fu_381_p3           |  select  |      0|  0|   4|           1|           4|
    |select_ln35_6_fu_415_p3           |  select  |      0|  0|   4|           1|           4|
    |select_ln35_7_fu_449_p3           |  select  |      0|  0|   4|           1|           4|
    |select_ln35_8_fu_483_p3           |  select  |      0|  0|   4|           1|           4|
    |select_ln35_9_fu_517_p3           |  select  |      0|  0|   4|           1|           4|
    |select_ln35_fu_211_p3             |  select  |      0|  0|   4|           1|           4|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      2|  0| 342|         215|         220|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  27|          5|    1|          5|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |  15|          3|    1|          3|
    |k_cnt_1_fu_110           |   9|          2|   32|         64|
    |out_V_V_blk_n            |   9|          2|    1|          2|
    |rep_0_i_reg_137          |   9|          2|   32|         64|
    |reps_blk_n               |   9|          2|    1|          2|
    |tmp_V_fu_114             |   9|          2|   64|        128|
    |vec_V_V_blk_n            |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 105|         22|  134|        272|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   4|   0|    4|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |icmp_ln38_reg_804        |   1|   0|    1|          0|
    |k_cnt_1_fu_110           |  32|   0|   32|          0|
    |mul_ln23_reg_790         |  19|   0|   32|         13|
    |rep_0_i_reg_137          |  32|   0|   32|          0|
    |reps_read_reg_785        |  32|   0|   32|          0|
    |tmp_V_fu_114             |  64|   0|   64|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 187|   0|  200|         13|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------+-----+-----+------------+--------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs |  pool_cal.3  | return value |
|ap_rst           |  in |    1| ap_ctrl_hs |  pool_cal.3  | return value |
|ap_start         |  in |    1| ap_ctrl_hs |  pool_cal.3  | return value |
|ap_done          | out |    1| ap_ctrl_hs |  pool_cal.3  | return value |
|ap_continue      |  in |    1| ap_ctrl_hs |  pool_cal.3  | return value |
|ap_idle          | out |    1| ap_ctrl_hs |  pool_cal.3  | return value |
|ap_ready         | out |    1| ap_ctrl_hs |  pool_cal.3  | return value |
|vec_V_V_dout     |  in |   64|   ap_fifo  |    vec_V_V   |    pointer   |
|vec_V_V_empty_n  |  in |    1|   ap_fifo  |    vec_V_V   |    pointer   |
|vec_V_V_read     | out |    1|   ap_fifo  |    vec_V_V   |    pointer   |
|out_V_V_din      | out |   64|   ap_fifo  |    out_V_V   |    pointer   |
|out_V_V_full_n   |  in |    1|   ap_fifo  |    out_V_V   |    pointer   |
|out_V_V_write    | out |    1|   ap_fifo  |    out_V_V   |    pointer   |
|reps_dout        |  in |   32|   ap_fifo  |     reps     |    pointer   |
|reps_empty_n     |  in |    1|   ap_fifo  |     reps     |    pointer   |
|reps_read        | out |    1|   ap_fifo  |     reps     |    pointer   |
+-----------------+-----+-----+------------+--------------+--------------+

