// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module myproject_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_18,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_17,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_16,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_15,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_14,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_13,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_12,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_11,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_10,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3
);

parameter    ap_ST_fsm_state1 = 2'd1;
parameter    ap_ST_fsm_pp0_stage0 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [15:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_18;
input  [15:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_17;
input  [15:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_16;
input  [15:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_15;
input  [15:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_14;
input  [15:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_13;
input  [15:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_12;
input  [15:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_11;
input  [15:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_10;
output  [15:0] ap_return_0;
output  [15:0] ap_return_1;
output  [15:0] ap_return_2;
output  [15:0] ap_return_3;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[15:0] ap_return_0;
reg[15:0] ap_return_1;
reg[15:0] ap_return_2;
reg[15:0] ap_return_3;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [0:0] icmp_ln124_fu_496_p2;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
wire   [5:0] outidx_2_address0;
reg    outidx_2_ce0;
wire   [1:0] outidx_2_q0;
wire   [5:0] w2_address0;
reg    w2_ce0;
wire  signed [8:0] w2_q0;
reg   [0:0] do_init_reg_114;
reg   [5:0] ir17_reg_130;
reg   [15:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_79_reg_144;
reg   [15:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_80_reg_158;
reg   [15:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_81_reg_172;
reg   [15:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_82_reg_186;
reg   [15:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_83_reg_200;
reg   [15:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_84_reg_214;
reg   [15:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_85_reg_228;
reg   [15:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_86_reg_242;
reg   [15:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_87_reg_256;
reg   [3:0] in_index18_reg_270;
reg   [14:0] acc16_reg_284;
reg   [14:0] acc_1614_reg_298;
reg   [14:0] acc_1712_reg_312;
reg   [14:0] acc_1810_reg_326;
reg   [0:0] ap_phi_mux_do_init_phi_fu_118_p6;
wire   [5:0] ir_fu_490_p2;
reg   [5:0] ir_reg_791;
reg   [0:0] icmp_ln124_reg_796;
wire  signed [14:0] acc_22_fu_640_p3;
reg    ap_enable_reg_pp0_iter1;
wire  signed [14:0] acc_21_fu_648_p3;
wire  signed [14:0] acc_20_fu_656_p3;
wire  signed [14:0] acc_fu_664_p3;
wire   [3:0] in_index_fu_684_p3;
wire    ap_block_pp0_stage0_subdone;
wire    ap_block_pp0_stage0;
reg   [5:0] ap_phi_mux_ir17_phi_fu_134_p6;
reg   [15:0] ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_61_phi_fu_344_p4;
reg   [15:0] ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_62_phi_fu_356_p4;
reg   [15:0] ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_63_phi_fu_368_p4;
reg   [15:0] ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_64_phi_fu_380_p4;
reg   [15:0] ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_65_phi_fu_392_p4;
reg   [15:0] ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_66_phi_fu_404_p4;
reg   [15:0] ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_67_phi_fu_416_p4;
reg   [15:0] ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_68_phi_fu_428_p4;
reg   [15:0] ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_69_phi_fu_440_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_61_reg_340;
reg   [15:0] ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_61_reg_340;
wire   [15:0] ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_62_reg_352;
reg   [15:0] ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_62_reg_352;
wire   [15:0] ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_63_reg_364;
reg   [15:0] ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_63_reg_364;
wire   [15:0] ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_64_reg_376;
reg   [15:0] ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_64_reg_376;
wire   [15:0] ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_65_reg_388;
reg   [15:0] ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_65_reg_388;
wire   [15:0] ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_66_reg_400;
reg   [15:0] ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_66_reg_400;
wire   [15:0] ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_67_reg_412;
reg   [15:0] ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_67_reg_412;
wire   [15:0] ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_68_reg_424;
reg   [15:0] ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_68_reg_424;
wire   [15:0] ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_69_reg_436;
reg   [15:0] ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_69_reg_436;
wire   [63:0] zext_ln124_fu_484_p1;
wire  signed [15:0] a_fu_502_p11;
wire   [21:0] mul_ln133_fu_534_p2;
wire  signed [14:0] tmp_i_fu_550_p6;
wire  signed [14:0] trunc_ln_fu_540_p4;
wire  signed [15:0] sext_ln133_5_fu_564_p1;
wire  signed [15:0] sext_ln133_6_fu_568_p1;
wire   [15:0] sub_ln133_fu_572_p2;
wire   [0:0] icmp_ln133_fu_578_p2;
wire   [0:0] icmp_ln133_9_fu_596_p2;
wire   [0:0] icmp_ln133_7_fu_584_p2;
wire   [0:0] icmp_ln133_8_fu_590_p2;
wire   [0:0] or_ln133_10_fu_608_p2;
wire   [0:0] or_ln133_fu_602_p2;
wire   [0:0] or_ln133_11_fu_614_p2;
wire   [0:0] or_ln133_12_fu_634_p2;
wire   [14:0] acc_18_fu_620_p3;
wire   [14:0] acc_19_fu_628_p2;
wire   [3:0] in_index_2_fu_672_p2;
wire   [0:0] icmp_ln141_fu_678_p2;
wire  signed [15:0] sext_ln111_fu_692_p1;
wire  signed [15:0] sext_ln111_7_fu_696_p1;
wire  signed [15:0] sext_ln111_8_fu_700_p1;
wire  signed [15:0] sext_ln111_9_fu_704_p1;
reg   [15:0] ap_return_0_preg;
reg   [15:0] ap_return_1_preg;
reg   [15:0] ap_return_2_preg;
reg   [15:0] ap_return_3_preg;
reg   [1:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_idle_pp0_0to0;
reg    ap_reset_idle_pp0;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_176;
reg    ap_condition_39;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_return_0_preg = 16'd0;
#0 ap_return_1_preg = 16'd0;
#0 ap_return_2_preg = 16'd0;
#0 ap_return_3_preg = 16'd0;
end

myproject_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s_outidx_dEe #(
    .DataWidth( 2 ),
    .AddressRange( 36 ),
    .AddressWidth( 6 ))
outidx_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(outidx_2_address0),
    .ce0(outidx_2_ce0),
    .q0(outidx_2_q0)
);

myproject_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s_w2_ROM_eOg #(
    .DataWidth( 9 ),
    .AddressRange( 36 ),
    .AddressWidth( 6 ))
w2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(w2_address0),
    .ce0(w2_ce0),
    .q0(w2_q0)
);

myproject_mux_9_4_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 16 ),
    .din9_WIDTH( 4 ),
    .dout_WIDTH( 16 ))
mux_9_4_16_1_1_U19(
    .din0(ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_69_phi_fu_440_p4),
    .din1(ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_68_phi_fu_428_p4),
    .din2(ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_67_phi_fu_416_p4),
    .din3(ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_66_phi_fu_404_p4),
    .din4(ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_65_phi_fu_392_p4),
    .din5(ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_64_phi_fu_380_p4),
    .din6(ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_63_phi_fu_368_p4),
    .din7(ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_62_phi_fu_356_p4),
    .din8(ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_61_phi_fu_344_p4),
    .din9(in_index18_reg_270),
    .dout(a_fu_502_p11)
);

myproject_mul_16s_9s_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 22 ))
mul_16s_9s_22_1_1_U20(
    .din0(a_fu_502_p11),
    .din1(w2_q0),
    .dout(mul_ln133_fu_534_p2)
);

myproject_mux_4_2_15_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 15 ),
    .din2_WIDTH( 15 ),
    .din3_WIDTH( 15 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 15 ))
mux_4_2_15_1_1_U21(
    .din0(acc16_reg_284),
    .din1(acc_1614_reg_298),
    .din2(acc_1712_reg_312),
    .din3(acc_1810_reg_326),
    .din4(outidx_2_q0),
    .dout(tmp_i_fu_550_p6)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_0_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln124_reg_796 == 1'd1))) begin
            ap_return_0_preg <= sext_ln111_fu_692_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_1_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln124_reg_796 == 1'd1))) begin
            ap_return_1_preg <= sext_ln111_7_fu_696_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_2_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln124_reg_796 == 1'd1))) begin
            ap_return_2_preg <= sext_ln111_8_fu_700_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_3_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln124_reg_796 == 1'd1))) begin
            ap_return_3_preg <= sext_ln111_9_fu_704_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln124_reg_796 == 1'd0))) begin
        acc16_reg_284 <= acc_fu_664_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln124_reg_796 == 1'd1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        acc16_reg_284 <= 15'd32624;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln124_reg_796 == 1'd0))) begin
        acc_1614_reg_298 <= acc_20_fu_656_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln124_reg_796 == 1'd1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        acc_1614_reg_298 <= 15'd120;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln124_reg_796 == 1'd0))) begin
        acc_1712_reg_312 <= acc_21_fu_648_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln124_reg_796 == 1'd1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        acc_1712_reg_312 <= 15'd32640;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln124_reg_796 == 1'd0))) begin
        acc_1810_reg_326 <= acc_22_fu_640_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln124_reg_796 == 1'd1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        acc_1810_reg_326 <= 15'd32688;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_39)) begin
        if ((ap_phi_mux_do_init_phi_fu_118_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_61_reg_340 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_10;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_61_reg_340 <= ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_61_reg_340;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_39)) begin
        if ((ap_phi_mux_do_init_phi_fu_118_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_62_reg_352 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_11;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_62_reg_352 <= ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_62_reg_352;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_39)) begin
        if ((ap_phi_mux_do_init_phi_fu_118_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_63_reg_364 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_12;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_63_reg_364 <= ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_63_reg_364;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_39)) begin
        if ((ap_phi_mux_do_init_phi_fu_118_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_64_reg_376 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_13;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_64_reg_376 <= ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_64_reg_376;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_39)) begin
        if ((ap_phi_mux_do_init_phi_fu_118_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_65_reg_388 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_14;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_65_reg_388 <= ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_65_reg_388;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_39)) begin
        if ((ap_phi_mux_do_init_phi_fu_118_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_66_reg_400 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_15;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_66_reg_400 <= ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_66_reg_400;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_39)) begin
        if ((ap_phi_mux_do_init_phi_fu_118_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_67_reg_412 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_16;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_67_reg_412 <= ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_67_reg_412;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_39)) begin
        if ((ap_phi_mux_do_init_phi_fu_118_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_68_reg_424 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_17;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_68_reg_424 <= ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_68_reg_424;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_39)) begin
        if ((ap_phi_mux_do_init_phi_fu_118_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_69_reg_436 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_18;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_69_reg_436 <= ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_69_reg_436;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln124_reg_796 == 1'd0))) begin
        do_init_reg_114 <= 1'd0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln124_reg_796 == 1'd1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        do_init_reg_114 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln124_reg_796 == 1'd0))) begin
        in_index18_reg_270 <= in_index_fu_684_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln124_reg_796 == 1'd1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        in_index18_reg_270 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln124_reg_796 == 1'd0))) begin
        ir17_reg_130 <= ir_reg_791;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln124_reg_796 == 1'd1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        ir17_reg_130 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln124_reg_796 <= icmp_ln124_fu_496_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ir_reg_791 <= ir_fu_490_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln124_reg_796 == 1'd0))) begin
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_79_reg_144 <= ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_61_phi_fu_344_p4;
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_80_reg_158 <= ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_62_phi_fu_356_p4;
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_81_reg_172 <= ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_63_phi_fu_368_p4;
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_82_reg_186 <= ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_64_phi_fu_380_p4;
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_83_reg_200 <= ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_65_phi_fu_392_p4;
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_84_reg_214 <= ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_66_phi_fu_404_p4;
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_85_reg_228 <= ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_67_phi_fu_416_p4;
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_86_reg_242 <= ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_68_phi_fu_428_p4;
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_87_reg_256 <= ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_69_phi_fu_440_p4;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln124_reg_796 == 1'd1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_176)) begin
        if ((icmp_ln124_reg_796 == 1'd1)) begin
            ap_phi_mux_do_init_phi_fu_118_p6 = 1'd1;
        end else if ((icmp_ln124_reg_796 == 1'd0)) begin
            ap_phi_mux_do_init_phi_fu_118_p6 = 1'd0;
        end else begin
            ap_phi_mux_do_init_phi_fu_118_p6 = do_init_reg_114;
        end
    end else begin
        ap_phi_mux_do_init_phi_fu_118_p6 = do_init_reg_114;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_176)) begin
        if ((icmp_ln124_reg_796 == 1'd1)) begin
            ap_phi_mux_ir17_phi_fu_134_p6 = 6'd0;
        end else if ((icmp_ln124_reg_796 == 1'd0)) begin
            ap_phi_mux_ir17_phi_fu_134_p6 = ir_reg_791;
        end else begin
            ap_phi_mux_ir17_phi_fu_134_p6 = ir17_reg_130;
        end
    end else begin
        ap_phi_mux_ir17_phi_fu_134_p6 = ir17_reg_130;
    end
end

always @ (*) begin
    if ((do_init_reg_114 == 1'd0)) begin
        ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_61_phi_fu_344_p4 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_79_reg_144;
    end else begin
        ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_61_phi_fu_344_p4 = ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_61_reg_340;
    end
end

always @ (*) begin
    if ((do_init_reg_114 == 1'd0)) begin
        ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_62_phi_fu_356_p4 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_80_reg_158;
    end else begin
        ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_62_phi_fu_356_p4 = ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_62_reg_352;
    end
end

always @ (*) begin
    if ((do_init_reg_114 == 1'd0)) begin
        ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_63_phi_fu_368_p4 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_81_reg_172;
    end else begin
        ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_63_phi_fu_368_p4 = ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_63_reg_364;
    end
end

always @ (*) begin
    if ((do_init_reg_114 == 1'd0)) begin
        ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_64_phi_fu_380_p4 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_82_reg_186;
    end else begin
        ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_64_phi_fu_380_p4 = ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_64_reg_376;
    end
end

always @ (*) begin
    if ((do_init_reg_114 == 1'd0)) begin
        ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_65_phi_fu_392_p4 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_83_reg_200;
    end else begin
        ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_65_phi_fu_392_p4 = ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_65_reg_388;
    end
end

always @ (*) begin
    if ((do_init_reg_114 == 1'd0)) begin
        ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_66_phi_fu_404_p4 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_84_reg_214;
    end else begin
        ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_66_phi_fu_404_p4 = ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_66_reg_400;
    end
end

always @ (*) begin
    if ((do_init_reg_114 == 1'd0)) begin
        ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_67_phi_fu_416_p4 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_85_reg_228;
    end else begin
        ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_67_phi_fu_416_p4 = ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_67_reg_412;
    end
end

always @ (*) begin
    if ((do_init_reg_114 == 1'd0)) begin
        ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_68_phi_fu_428_p4 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_86_reg_242;
    end else begin
        ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_68_phi_fu_428_p4 = ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_68_reg_424;
    end
end

always @ (*) begin
    if ((do_init_reg_114 == 1'd0)) begin
        ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_69_phi_fu_440_p4 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_87_reg_256;
    end else begin
        ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_69_phi_fu_440_p4 = ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_69_reg_436;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln124_fu_496_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to0 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln124_reg_796 == 1'd1))) begin
        ap_return_0 = sext_ln111_fu_692_p1;
    end else begin
        ap_return_0 = ap_return_0_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln124_reg_796 == 1'd1))) begin
        ap_return_1 = sext_ln111_7_fu_696_p1;
    end else begin
        ap_return_1 = ap_return_1_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln124_reg_796 == 1'd1))) begin
        ap_return_2 = sext_ln111_8_fu_700_p1;
    end else begin
        ap_return_2 = ap_return_2_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln124_reg_796 == 1'd1))) begin
        ap_return_3 = sext_ln111_9_fu_704_p1;
    end else begin
        ap_return_3 = ap_return_3_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        outidx_2_ce0 = 1'b1;
    end else begin
        outidx_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        w2_ce0 = 1'b1;
    end else begin
        w2_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((ap_reset_idle_pp0 == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((ap_reset_idle_pp0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign acc_18_fu_620_p3 = ((or_ln133_11_fu_614_p2[0:0] == 1'b1) ? acc_1810_reg_326 : 15'd0);

assign acc_19_fu_628_p2 = ($signed(trunc_ln_fu_540_p4) + $signed(tmp_i_fu_550_p6));

assign acc_20_fu_656_p3 = ((icmp_ln133_7_fu_584_p2[0:0] == 1'b1) ? acc_19_fu_628_p2 : acc_1614_reg_298);

assign acc_21_fu_648_p3 = ((icmp_ln133_8_fu_590_p2[0:0] == 1'b1) ? acc_19_fu_628_p2 : acc_1712_reg_312);

assign acc_22_fu_640_p3 = ((or_ln133_12_fu_634_p2[0:0] == 1'b1) ? acc_18_fu_620_p3 : acc_19_fu_628_p2);

assign acc_fu_664_p3 = ((icmp_ln133_fu_578_p2[0:0] == 1'b1) ? acc_19_fu_628_p2 : acc16_reg_284);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_176 = ((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_39 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_61_reg_340 = 'bx;

assign ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_62_reg_352 = 'bx;

assign ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_63_reg_364 = 'bx;

assign ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_64_reg_376 = 'bx;

assign ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_65_reg_388 = 'bx;

assign ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_66_reg_400 = 'bx;

assign ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_67_reg_412 = 'bx;

assign ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_68_reg_424 = 'bx;

assign ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_69_reg_436 = 'bx;

assign icmp_ln124_fu_496_p2 = ((ap_phi_mux_ir17_phi_fu_134_p6 == 6'd35) ? 1'b1 : 1'b0);

assign icmp_ln133_7_fu_584_p2 = ((outidx_2_q0 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln133_8_fu_590_p2 = ((outidx_2_q0 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln133_9_fu_596_p2 = ((sext_ln133_6_fu_568_p1 != sub_ln133_fu_572_p2) ? 1'b1 : 1'b0);

assign icmp_ln133_fu_578_p2 = ((outidx_2_q0 == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln141_fu_678_p2 = ((in_index_2_fu_672_p2 > 4'd8) ? 1'b1 : 1'b0);

assign in_index_2_fu_672_p2 = (in_index18_reg_270 + 4'd1);

assign in_index_fu_684_p3 = ((icmp_ln141_fu_678_p2[0:0] == 1'b1) ? 4'd0 : in_index_2_fu_672_p2);

assign ir_fu_490_p2 = (ap_phi_mux_ir17_phi_fu_134_p6 + 6'd1);

assign or_ln133_10_fu_608_p2 = (icmp_ln133_8_fu_590_p2 | icmp_ln133_7_fu_584_p2);

assign or_ln133_11_fu_614_p2 = (or_ln133_fu_602_p2 | or_ln133_10_fu_608_p2);

assign or_ln133_12_fu_634_p2 = (or_ln133_10_fu_608_p2 | icmp_ln133_fu_578_p2);

assign or_ln133_fu_602_p2 = (icmp_ln133_fu_578_p2 | icmp_ln133_9_fu_596_p2);

assign outidx_2_address0 = zext_ln124_fu_484_p1;

assign sext_ln111_7_fu_696_p1 = acc_20_fu_656_p3;

assign sext_ln111_8_fu_700_p1 = acc_21_fu_648_p3;

assign sext_ln111_9_fu_704_p1 = acc_22_fu_640_p3;

assign sext_ln111_fu_692_p1 = acc_fu_664_p3;

assign sext_ln133_5_fu_564_p1 = tmp_i_fu_550_p6;

assign sext_ln133_6_fu_568_p1 = trunc_ln_fu_540_p4;

assign sub_ln133_fu_572_p2 = ($signed(16'd0) - $signed(sext_ln133_5_fu_564_p1));

assign trunc_ln_fu_540_p4 = {{mul_ln133_fu_534_p2[21:7]}};

assign w2_address0 = zext_ln124_fu_484_p1;

assign zext_ln124_fu_484_p1 = ap_phi_mux_ir17_phi_fu_134_p6;

endmodule //myproject_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s
