verilog xil_defaultlib --include "../../../../TermProject.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../TermProject.srcs/sources_1/bd/design_1/ipshared/8c62/hdl" --include "../../../../TermProject.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" \
"../../../bd/design_1/ipshared/bbc1/hdl/PWM.v" \
"../../../bd/design_1/ipshared/bbc1/hdl/clock_divider.v" \
"../../../bd/design_1/ipshared/bbc1/hdl/myDCMotor_v1_0_S00_AXI.v" \
"../../../bd/design_1/ipshared/bbc1/hdl/pwm_controller.v" \
"../../../bd/design_1/ipshared/bbc1/hdl/myDCMotor_v1_0.v" \
"../../../bd/design_1/ip/design_1_myDCMotor_0_2/sim/design_1_myDCMotor_0_2.v" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../bd/design_1/ipshared/89eb/hdl/myMAXSONAR_v1_0_S00_AXI.v" \
"../../../bd/design_1/ipshared/89eb/hdl/myMAXSONAR_v1_0.v" \
"../../../bd/design_1/ip/design_1_myMAXSONAR_0_0/sim/design_1_myMAXSONAR_0_0.v" \
"../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../bd/design_1/ipshared/5ec7/hdl/init_controller.v" \
"../../../bd/design_1/ipshared/5ec7/hdl/myOLEDrgb_v1_0_S00_AXI.v" \
"../../../bd/design_1/ipshared/5ec7/hdl/spi_master.v" \
"../../../bd/design_1/ipshared/5ec7/hdl/myOLEDrgb_v1_0.v" \
"../../../bd/design_1/ip/design_1_myOLEDrgb_0_0/sim/design_1_myOLEDrgb_0_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
