@echo off
REM ****************************************************************************
REM Vivado (TM) v2019.2 (64-bit)
REM
REM Filename    : simulate.bat
REM Simulator   : Xilinx Vivado Simulator
REM Description : Script for simulating the design by launching the simulator
REM
REM Generated by Vivado on Tue Sep 05 16:24:47 +0800 2023
REM SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
REM
REM Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
REM
REM usage: simulate.bat
REM
REM ****************************************************************************
echo "xsim tb_riscv_top_behav -key {Behavioral:sim_1:Functional:tb_riscv_top} -tclbatch tb_riscv_top.tcl -view C:/Users/Xuefeng/Desktop/5stage pipeline cpu design/cpu design/sys 3.0/tb_riscv_top_behav.wcfg -log simulate.log"
call xsim  tb_riscv_top_behav -key {Behavioral:sim_1:Functional:tb_riscv_top} -tclbatch tb_riscv_top.tcl -view C:/Users/Xuefeng/Desktop/5stage pipeline cpu design/cpu design/sys 3.0/tb_riscv_top_behav.wcfg -log simulate.log
if "%errorlevel%"=="0" goto SUCCESS
if "%errorlevel%"=="1" goto END
:END
exit 1
:SUCCESS
exit 0
