verilog xil_defaultlib -i "../../../../../../../../../../AMDDesignTools/2025.2/Vivado/data/rsb/busdef" --include "../../../../project_1.gen/sources_1/bd/design_2/ipshared/ec67/hdl" --include "../../../../project_1.gen/sources_1/bd/design_2/ipshared/5431/hdl/verilog" --include "../../../../project_1.gen/sources_1/bd/design_2/ipshared/4e08/hdl/verilog" --include "../../../../project_1.gen/sources_1/bd/design_2/ipshared/0568/hdl/verilog" --include "../../../../project_1.gen/sources_1/bd/design_2/ipshared/3556/hdl/verilog" --include "../../../../project_1.gen/sources_1/bd/design_2/ipshared/a415" \
"../../../bd/design_2/ip/design_2_lmb_bram_1/sim/design_2_lmb_bram_1.v" \
"../../../bd/design_2/ip/design_2_microblaze_riscv_0_axi_periph_upgraded_ipi_imp_xbar_0/sim/design_2_microblaze_riscv_0_axi_periph_upgraded_ipi_imp_xbar_0.v" \

verilog xlconcat_v2_1_7 -i "../../../../../../../../../../AMDDesignTools/2025.2/Vivado/data/rsb/busdef" --include "../../../../project_1.gen/sources_1/bd/design_2/ipshared/ec67/hdl" --include "../../../../project_1.gen/sources_1/bd/design_2/ipshared/5431/hdl/verilog" --include "../../../../project_1.gen/sources_1/bd/design_2/ipshared/4e08/hdl/verilog" --include "../../../../project_1.gen/sources_1/bd/design_2/ipshared/0568/hdl/verilog" --include "../../../../project_1.gen/sources_1/bd/design_2/ipshared/3556/hdl/verilog" --include "../../../../project_1.gen/sources_1/bd/design_2/ipshared/a415" \
"../../../../project_1.gen/sources_1/bd/design_2/ipshared/9c1a/hdl/xlconcat_v2_1_vl_rfs.v" \

verilog xil_defaultlib -i "../../../../../../../../../../AMDDesignTools/2025.2/Vivado/data/rsb/busdef" --include "../../../../project_1.gen/sources_1/bd/design_2/ipshared/ec67/hdl" --include "../../../../project_1.gen/sources_1/bd/design_2/ipshared/5431/hdl/verilog" --include "../../../../project_1.gen/sources_1/bd/design_2/ipshared/4e08/hdl/verilog" --include "../../../../project_1.gen/sources_1/bd/design_2/ipshared/0568/hdl/verilog" --include "../../../../project_1.gen/sources_1/bd/design_2/ipshared/3556/hdl/verilog" --include "../../../../project_1.gen/sources_1/bd/design_2/ipshared/a415" \
"../../../bd/design_2/ip/design_2_microblaze_riscv_0_xlconcat_1/sim/design_2_microblaze_riscv_0_xlconcat_1.v" \
"../../../bd/design_2/ip/design_2_system_ila_0_0/bd_0/ip/ip_1/bd_074c_g_inst_0_gigantic_mux.v" \
"../../../bd/design_2/ip/design_2_system_ila_0_0/bd_0/ip/ip_1/sim/bd_074c_g_inst_0.v" \
"../../../bd/design_2/ip/design_2_system_ila_0_0/bd_0/ip/ip_2/sim/bd_074c_slot_0_aw_0.v" \
"../../../bd/design_2/ip/design_2_system_ila_0_0/bd_0/ip/ip_3/sim/bd_074c_slot_0_w_0.v" \
"../../../bd/design_2/ip/design_2_system_ila_0_0/bd_0/ip/ip_4/sim/bd_074c_slot_0_b_0.v" \
"../../../bd/design_2/ip/design_2_system_ila_0_0/bd_0/ip/ip_5/sim/bd_074c_slot_0_ar_0.v" \
"../../../bd/design_2/ip/design_2_system_ila_0_0/bd_0/ip/ip_6/sim/bd_074c_slot_0_r_0.v" \
"../../../bd/design_2/ip/design_2_clk_wiz_0_2/design_2_clk_wiz_0_2_clk_wiz.v" \
"../../../bd/design_2/ip/design_2_clk_wiz_0_2/design_2_clk_wiz_0_2.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
