module control_unit(
    input  wire [3:0] opcode,

    output reg        reg_write,
    output reg        mem_read,
    output reg        mem_write,
    output reg        alu_src,
    output reg        mem_to_reg,
    output reg        branch,
    output reg        jump,
    output reg [2:0]  alu_op
);

always @(*) begin
    reg_write  = 0;
    mem_read   = 0;
    mem_write  = 0;
    alu_src    = 0;
    mem_to_reg = 0;
    branch     = 0;
    jump       = 0;
    alu_op     = 3'b000;

    case (opcode)

        4'b0000: begin // ADD
            reg_write  = 1;
            alu_op     = 3'b011;
        end

        4'b0001: begin // SUB
            reg_write  = 1;
            alu_op     = 3'b100;
        end

        4'b0010: begin // AND
            reg_write  = 1;
            alu_op     = 3'b001;
        end

        4'b0011: begin // OR
            reg_write  = 1;
            alu_op     = 3'b010;
        end

        4'b0100: begin // LW
            reg_write  = 1;
            mem_read   = 1;
            alu_src    = 1;
            mem_to_reg = 1;
            alu_op     = 3'b011;
        end

        4'b0101: begin // SW
            mem_write = 1;
            alu_src   = 1;
            alu_op    = 3'b011;
        end

        4'b0110: begin // BEQ
            branch  = 1;
            alu_op  = 3'b100;
        end

        4'b0111: begin // J
            jump = 1;
        end

    endcase
end

endmodule