../../../../../../../rtl/verilog/code/pkg/ntm_arithmetic_pkg.sv
../../../../../../../rtl/verilog/code/pkg/ntm_math_pkg.sv
../../../../../../../rtl/verilog/code/pkg/ntm_dnc_core_pkg.sv
../../../../../../../rtl/verilog/code/pkg/ntm_lstm_controller_pkg.sv

../../../../../../../rtl/verilog/code/arithmetic/float/scalar/ntm_scalar_float_adder.sv
../../../../../../../rtl/verilog/code/arithmetic/float/scalar/ntm_scalar_float_multiplier.sv
../../../../../../../rtl/verilog/code/arithmetic/float/scalar/ntm_scalar_float_divider.sv

../../../../../../../rtl/verilog/code/arithmetic/float/vector/ntm_vector_float_adder.sv
../../../../../../../rtl/verilog/code/arithmetic/float/vector/ntm_vector_float_multiplier.sv
../../../../../../../rtl/verilog/code/arithmetic/float/vector/ntm_vector_float_divider.sv

../../../../../../../rtl/verilog/code/arithmetic/float/matrix/ntm_matrix_float_adder.sv
../../../../../../../rtl/verilog/code/arithmetic/float/matrix/ntm_matrix_float_multiplier.sv
../../../../../../../rtl/verilog/code/arithmetic/float/matrix/ntm_matrix_float_divider.sv

../../../../../../../rtl/verilog/code/arithmetic/float/scalar/ntm_scalar_adder.sv
../../../../../../../rtl/verilog/code/arithmetic/float/scalar/ntm_scalar_multiplier.sv
../../../../../../../rtl/verilog/code/arithmetic/float/scalar/ntm_scalar_divider.sv

../../../../../../../rtl/verilog/code/arithmetic/float/vector/ntm_vector_adder.sv
../../../../../../../rtl/verilog/code/arithmetic/float/vector/ntm_vector_multiplier.sv
../../../../../../../rtl/verilog/code/arithmetic/float/vector/ntm_vector_divider.sv

../../../../../../../rtl/verilog/code/arithmetic/float/matrix/ntm_matrix_adder.sv
../../../../../../../rtl/verilog/code/arithmetic/float/matrix/ntm_matrix_multiplier.sv
../../../../../../../rtl/verilog/code/arithmetic/float/matrix/ntm_matrix_divider.sv

../../../../../../../rtl/verilog/code/math/algebra/vector/ntm_dot_product.sv
../../../../../../../rtl/verilog/code/math/algebra/matrix/ntm_matrix_product.sv
../../../../../../../rtl/verilog/code/math/algebra/matrix/ntm_matrix_transpose.sv
../../../../../../../rtl/verilog/code/math/algebra/tensor/ntm_tensor_product.sv
../../../../../../../rtl/verilog/code/math/algebra/tensor/ntm_tensor_transpose.sv

../../../../../../../rtl/verilog/code/math/function/scalar/ntm_scalar_cosh_function.sv
../../../../../../../rtl/verilog/code/math/function/scalar/ntm_scalar_cosine_similarity_function.sv
../../../../../../../rtl/verilog/code/math/function/scalar/ntm_scalar_exponentiator_function.sv
../../../../../../../rtl/verilog/code/math/function/scalar/ntm_scalar_logarithm_function.sv
../../../../../../../rtl/verilog/code/math/function/scalar/ntm_scalar_logistic_function.sv
../../../../../../../rtl/verilog/code/math/function/scalar/ntm_scalar_multiplication_function.sv
../../../../../../../rtl/verilog/code/math/function/scalar/ntm_scalar_oneplus_function.sv
../../../../../../../rtl/verilog/code/math/function/scalar/ntm_scalar_sinh_function.sv
../../../../../../../rtl/verilog/code/math/function/scalar/ntm_scalar_softmax_function.sv
../../../../../../../rtl/verilog/code/math/function/scalar/ntm_scalar_summation_function.sv
../../../../../../../rtl/verilog/code/math/function/scalar/ntm_scalar_tanh_function.sv

../../../../../../../rtl/verilog/code/math/function/vector/ntm_vector_cosh_function.sv
../../../../../../../rtl/verilog/code/math/function/vector/ntm_vector_cosine_similarity_function.sv
../../../../../../../rtl/verilog/code/math/function/vector/ntm_vector_exponentiator_function.sv
../../../../../../../rtl/verilog/code/math/function/vector/ntm_vector_logarithm_function.sv
../../../../../../../rtl/verilog/code/math/function/vector/ntm_vector_logistic_function.sv
../../../../../../../rtl/verilog/code/math/function/vector/ntm_vector_multiplication_function.sv
../../../../../../../rtl/verilog/code/math/function/vector/ntm_vector_oneplus_function.sv
../../../../../../../rtl/verilog/code/math/function/vector/ntm_vector_sinh_function.sv
../../../../../../../rtl/verilog/code/math/function/vector/ntm_vector_softmax_function.sv
../../../../../../../rtl/verilog/code/math/function/vector/ntm_vector_summation_function.sv
../../../../../../../rtl/verilog/code/math/function/vector/ntm_vector_tanh_function.sv

../../../../../../../rtl/verilog/code/math/function/matrix/ntm_matrix_cosh_function.sv
../../../../../../../rtl/verilog/code/math/function/matrix/ntm_matrix_cosine_similarity_function.sv
../../../../../../../rtl/verilog/code/math/function/matrix/ntm_matrix_exponentiator_function.sv
../../../../../../../rtl/verilog/code/math/function/matrix/ntm_matrix_logarithm_function.sv
../../../../../../../rtl/verilog/code/math/function/matrix/ntm_matrix_logistic_function.sv
../../../../../../../rtl/verilog/code/math/function/matrix/ntm_matrix_multiplication_function.sv
../../../../../../../rtl/verilog/code/math/function/matrix/ntm_matrix_oneplus_function.sv
../../../../../../../rtl/verilog/code/math/function/matrix/ntm_matrix_sinh_function.sv
../../../../../../../rtl/verilog/code/math/function/matrix/ntm_matrix_softmax_function.sv
../../../../../../../rtl/verilog/code/math/function/matrix/ntm_matrix_summation_function.sv
../../../../../../../rtl/verilog/code/math/function/matrix/ntm_matrix_tanh_function.sv

../../../../../../../rtl/verilog/code/trainer/LSTM/ntm_activation_trainer.sv
../../../../../../../rtl/verilog/code/trainer/LSTM/ntm_forget_trainer.sv
../../../../../../../rtl/verilog/code/trainer/LSTM/ntm_input_trainer.sv
../../../../../../../rtl/verilog/code/trainer/LSTM/ntm_output_trainer.sv

../../../../../../../rtl/verilog/code/controller/LSTM/convolutional/ntm_controller.sv
../../../../../../../rtl/verilog/code/controller/LSTM/convolutional/ntm_activation_gate_vector.sv
../../../../../../../rtl/verilog/code/controller/LSTM/convolutional/ntm_forget_gate_vector.sv
../../../../../../../rtl/verilog/code/controller/LSTM/convolutional/ntm_hidden_gate_vector.sv
../../../../../../../rtl/verilog/code/controller/LSTM/convolutional/ntm_input_gate_vector.sv
../../../../../../../rtl/verilog/code/controller/LSTM/convolutional/ntm_output_gate_vector.sv
../../../../../../../rtl/verilog/code/controller/LSTM/convolutional/ntm_state_gate_vector.sv

../../../../../../../rtl/verilog/code/ntm/read_heads/ntm_reading.sv

../../../../../../../rtl/verilog/code/ntm/write_heads/ntm_writing.sv
../../../../../../../rtl/verilog/code/ntm/write_heads/ntm_erasing.sv

../../../../../../../rtl/verilog/code/ntm/memory/ntm_addressing.sv
../../../../../../../rtl/verilog/code/ntm/memory/ntm_content_based_addressing.sv

../../../../../../../rtl/verilog/code/ntm/top/ntm_interface_vector.sv
../../../../../../../rtl/verilog/code/ntm/top/ntm_output_vector.sv
../../../../../../../rtl/verilog/code/ntm/top/ntm_top.sv

../../../../../../../bench/verilog/code/tests/design/ntm/top/ntm_top_pkg.sv
../../../../../../../bench/verilog/code/tests/design/ntm/top/ntm_top_stimulus.sv
../../../../../../../bench/verilog/code/tests/design/ntm/top/ntm_top_testbench.sv