{"status": "active", "external_homepage": "", "developers": [{"url": "http://sourceforge.net/u/asictofpga/", "username": "asictofpga", "name": "asic2fpga"}], "screenshots": [], "name": "hdlinter", "preferred_support_tool": "", "preferred_support_url": "", "icon_url": null, "labels": ["vhdl linter design rules checks"], "video_url": "", "private": false, "creation_date": "2011-01-24", "url": "http://sourceforge.net/p/hdlinter/", "socialnetworks": [], "short_description": "hdlinter is a checker for Hardware Design Language such as VHDL/Verilog. It allows HDL design/coding style to be checked according to a set of configurable rules settings.", "moved_to_url": "", "shortname": "hdlinter", "_id": "4d3ddf201be1ce0fe2000145", "tools": [{"mount_point": "wiki", "name": "wiki", "label": "Wiki"}, {"mount_point": "git", "name": "git", "label": "Git"}, {"mount_point": "downloads", "name": "files", "label": "Files"}, {"mount_point": "discussion", "name": "discussion", "label": "Discussion"}, {"mount_point": "home", "name": "wiki", "label": "Home"}, {"mount_point": "tickets", "name": "tickets", "label": "Tickets"}, {"sourceforge_group_id": 397995, "mount_point": "summary", "name": "summary", "label": "Summary"}, {"mount_point": "reviews", "name": "reviews", "label": "Reviews"}, {"mount_point": "support", "name": "support", "label": "Support"}, {"mount_point": "activity", "name": "activity", "label": "Activity"}], "summary": "", "categories": {"developmentstatus": [], "topic": [], "language": [], "license": [], "database": [], "environment": [], "audience": [], "translation": [], "os": []}}
