Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Wed Dec 11 12:21:03 2024
| Host         : thinkpad-e14 running 64-bit Arch Linux
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file pong_top_timing_summary_routed.rpt -pb pong_top_timing_summary_routed.pb -rpx pong_top_timing_summary_routed.rpx -warn_on_violation
| Design       : pong_top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (14)
7. checking multiple_clock (98)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (98)
-------------------------------
 There are 98 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.458        0.000                      0                  328        0.195        0.000                      0                  328        2.000        0.000                       0                   103  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
CLK125xCI               {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0    {0.000 6.667}        13.333          75.000          
  clkfbout_clk_wiz_0    {0.000 4.000}        8.000           125.000         
sys_clk_pin             {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0_1  {0.000 6.667}        13.333          75.000          
  clkfbout_clk_wiz_0_1  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK125xCI                                                                                                                                                                 2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          5.458        0.000                      0                  328        0.264        0.000                      0                  328        6.167        0.000                       0                   100  
  clkfbout_clk_wiz_0                                                                                                                                                      6.751        0.000                       0                     2  
sys_clk_pin                                                                                                                                                               2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        5.459        0.000                      0                  328        0.264        0.000                      0                  328        6.167        0.000                       0                   100  
  clkfbout_clk_wiz_0_1                                                                                                                                                    6.751        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          5.458        0.000                      0                  328        0.195        0.000                      0                  328  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        5.458        0.000                      0                  328        0.195        0.000                      0                  328  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                clk_out1_clk_wiz_0                          
(none)                clk_out1_clk_wiz_0_1                        
(none)                clkfbout_clk_wiz_0                          
(none)                clkfbout_clk_wiz_0_1                        
(none)                                      clk_out1_clk_wiz_0    
(none)                                      clk_out1_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK125xCI
  To Clock:  CLK125xCI

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK125xCI
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { CLK125xCI }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.458ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.458ns  (required time - arrival time)
  Source:                 i_vga_controller/FSM_sequential_VStatexDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.127ns  (logic 2.023ns (28.385%)  route 5.104ns (71.615%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.396ns = ( 19.730 - 13.333 ) 
    Source Clock Delay      (SCD):    6.832ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.701     6.832    i_vga_controller/CLK
    SLICE_X85Y74         FDCE                                         r  i_vga_controller/FSM_sequential_VStatexDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y74         FDCE (Prop_fdce_C_Q)         0.419     7.251 r  i_vga_controller/FSM_sequential_VStatexDP_reg[1]/Q
                         net (fo=52, routed)          0.947     8.198    i_vga_controller/VStatexDP[1]
    SLICE_X85Y74         LUT3 (Prop_lut3_I1_O)        0.329     8.527 r  i_vga_controller/i_blk_mem_gen_0_i_16/O
                         net (fo=1, routed)           0.482     9.009    i_vga_controller/YCoordxD[3]
    SLICE_X87Y73         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.601     9.610 r  i_vga_controller/i_blk_mem_gen_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.610    i_vga_controller/i_blk_mem_gen_0_i_3_n_0
    SLICE_X87Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.724 r  i_vga_controller/i_blk_mem_gen_0_i_2/CO[3]
                         net (fo=1, routed)           0.009     9.733    i_vga_controller/i_blk_mem_gen_0_i_2_n_0
    SLICE_X87Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     9.968 f  i_vga_controller/i_blk_mem_gen_0_i_1/O[0]
                         net (fo=17, routed)          2.465    12.433    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/addrb[15]
    SLICE_X106Y61        LUT4 (Prop_lut4_I0_O)        0.325    12.758 r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__0/O
                         net (fo=1, routed)           1.201    13.959    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/enb_array[3]
    RAMB36_X5Y8          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.668    19.730    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clkb
    RAMB36_X5Y8          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.402    20.132    
                         clock uncertainty           -0.070    20.062    
    RAMB36_X5Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.645    19.417    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.417    
                         arrival time                         -13.959    
  -------------------------------------------------------------------
                         slack                                  5.458    

Slack (MET) :             5.619ns  (required time - arrival time)
  Source:                 i_vga_controller/FSM_sequential_VStatexDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.863ns  (logic 1.389ns (20.238%)  route 5.474ns (79.762%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.396ns = ( 19.730 - 13.333 ) 
    Source Clock Delay      (SCD):    6.832ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.701     6.832    i_vga_controller/CLK
    SLICE_X85Y74         FDCE                                         r  i_vga_controller/FSM_sequential_VStatexDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y74         FDCE (Prop_fdce_C_Q)         0.419     7.251 r  i_vga_controller/FSM_sequential_VStatexDP_reg[1]/Q
                         net (fo=52, routed)          0.947     8.198    i_vga_controller/VStatexDP[1]
    SLICE_X85Y74         LUT3 (Prop_lut3_I1_O)        0.329     8.527 r  i_vga_controller/i_blk_mem_gen_0_i_16/O
                         net (fo=1, routed)           0.482     9.009    i_vga_controller/YCoordxD[3]
    SLICE_X87Y73         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.641     9.650 r  i_vga_controller/i_blk_mem_gen_0_i_3/O[3]
                         net (fo=17, routed)          4.045    13.695    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/addrb[10]
    RAMB36_X5Y8          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.668    19.730    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clkb
    RAMB36_X5Y8          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.402    20.132    
                         clock uncertainty           -0.070    20.062    
    RAMB36_X5Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.748    19.314    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.314    
                         arrival time                         -13.695    
  -------------------------------------------------------------------
                         slack                                  5.619    

Slack (MET) :             5.746ns  (required time - arrival time)
  Source:                 i_vga_controller/FSM_sequential_VStatexDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.034ns  (logic 1.997ns (28.392%)  route 5.037ns (71.608%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.388ns = ( 19.722 - 13.333 ) 
    Source Clock Delay      (SCD):    6.832ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.701     6.832    i_vga_controller/CLK
    SLICE_X85Y74         FDCE                                         r  i_vga_controller/FSM_sequential_VStatexDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y74         FDCE (Prop_fdce_C_Q)         0.419     7.251 r  i_vga_controller/FSM_sequential_VStatexDP_reg[1]/Q
                         net (fo=52, routed)          0.947     8.198    i_vga_controller/VStatexDP[1]
    SLICE_X85Y74         LUT3 (Prop_lut3_I1_O)        0.329     8.527 r  i_vga_controller/i_blk_mem_gen_0_i_16/O
                         net (fo=1, routed)           0.482     9.009    i_vga_controller/YCoordxD[3]
    SLICE_X87Y73         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.601     9.610 r  i_vga_controller/i_blk_mem_gen_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.610    i_vga_controller/i_blk_mem_gen_0_i_3_n_0
    SLICE_X87Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.724 r  i_vga_controller/i_blk_mem_gen_0_i_2/CO[3]
                         net (fo=1, routed)           0.009     9.733    i_vga_controller/i_blk_mem_gen_0_i_2_n_0
    SLICE_X87Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     9.968 f  i_vga_controller/i_blk_mem_gen_0_i_1/O[0]
                         net (fo=17, routed)          2.099    12.067    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[3]
    SLICE_X90Y61         LUT4 (Prop_lut4_I0_O)        0.299    12.366 r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__0/O
                         net (fo=1, routed)           1.499    13.865    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/enb_array[0]
    RAMB36_X4Y7          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.660    19.722    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clkb
    RAMB36_X4Y7          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.402    20.124    
                         clock uncertainty           -0.070    20.054    
    RAMB36_X4Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    19.611    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.611    
                         arrival time                         -13.865    
  -------------------------------------------------------------------
                         slack                                  5.746    

Slack (MET) :             5.823ns  (required time - arrival time)
  Source:                 i_vga_controller/FSM_sequential_VStatexDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.667ns  (logic 1.571ns (23.564%)  route 5.096ns (76.436%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.396ns = ( 19.730 - 13.333 ) 
    Source Clock Delay      (SCD):    6.832ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.701     6.832    i_vga_controller/CLK
    SLICE_X85Y74         FDCE                                         r  i_vga_controller/FSM_sequential_VStatexDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y74         FDCE (Prop_fdce_C_Q)         0.419     7.251 r  i_vga_controller/FSM_sequential_VStatexDP_reg[1]/Q
                         net (fo=52, routed)          0.947     8.198    i_vga_controller/VStatexDP[1]
    SLICE_X85Y74         LUT3 (Prop_lut3_I1_O)        0.329     8.527 r  i_vga_controller/i_blk_mem_gen_0_i_16/O
                         net (fo=1, routed)           0.482     9.009    i_vga_controller/YCoordxD[3]
    SLICE_X87Y73         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.601     9.610 r  i_vga_controller/i_blk_mem_gen_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.610    i_vga_controller/i_blk_mem_gen_0_i_3_n_0
    SLICE_X87Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.832 r  i_vga_controller/i_blk_mem_gen_0_i_2/O[0]
                         net (fo=17, routed)          3.667    13.499    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/addrb[11]
    RAMB36_X5Y8          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.668    19.730    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clkb
    RAMB36_X5Y8          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.402    20.132    
                         clock uncertainty           -0.070    20.062    
    RAMB36_X5Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.741    19.321    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.321    
                         arrival time                         -13.499    
  -------------------------------------------------------------------
                         slack                                  5.823    

Slack (MET) :             5.870ns  (required time - arrival time)
  Source:                 i_vga_controller/FSM_sequential_VStatexDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.604ns  (logic 1.389ns (21.032%)  route 5.215ns (78.968%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.388ns = ( 19.722 - 13.333 ) 
    Source Clock Delay      (SCD):    6.832ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.701     6.832    i_vga_controller/CLK
    SLICE_X85Y74         FDCE                                         r  i_vga_controller/FSM_sequential_VStatexDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y74         FDCE (Prop_fdce_C_Q)         0.419     7.251 r  i_vga_controller/FSM_sequential_VStatexDP_reg[1]/Q
                         net (fo=52, routed)          0.947     8.198    i_vga_controller/VStatexDP[1]
    SLICE_X85Y74         LUT3 (Prop_lut3_I1_O)        0.329     8.527 r  i_vga_controller/i_blk_mem_gen_0_i_16/O
                         net (fo=1, routed)           0.482     9.009    i_vga_controller/YCoordxD[3]
    SLICE_X87Y73         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.641     9.650 r  i_vga_controller/i_blk_mem_gen_0_i_3/O[3]
                         net (fo=17, routed)          3.786    13.436    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addrb[10]
    RAMB36_X4Y7          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.660    19.722    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clkb
    RAMB36_X4Y7          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.402    20.124    
                         clock uncertainty           -0.070    20.054    
    RAMB36_X4Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.748    19.306    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.306    
                         arrival time                         -13.436    
  -------------------------------------------------------------------
                         slack                                  5.870    

Slack (MET) :             5.890ns  (required time - arrival time)
  Source:                 i_vga_controller/FSM_sequential_VStatexDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.899ns  (logic 1.997ns (28.947%)  route 4.902ns (71.053%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.397ns = ( 19.731 - 13.333 ) 
    Source Clock Delay      (SCD):    6.832ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.701     6.832    i_vga_controller/CLK
    SLICE_X85Y74         FDCE                                         r  i_vga_controller/FSM_sequential_VStatexDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y74         FDCE (Prop_fdce_C_Q)         0.419     7.251 r  i_vga_controller/FSM_sequential_VStatexDP_reg[1]/Q
                         net (fo=52, routed)          0.947     8.198    i_vga_controller/VStatexDP[1]
    SLICE_X85Y74         LUT3 (Prop_lut3_I1_O)        0.329     8.527 r  i_vga_controller/i_blk_mem_gen_0_i_16/O
                         net (fo=1, routed)           0.482     9.009    i_vga_controller/YCoordxD[3]
    SLICE_X87Y73         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.601     9.610 r  i_vga_controller/i_blk_mem_gen_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.610    i_vga_controller/i_blk_mem_gen_0_i_3_n_0
    SLICE_X87Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.724 r  i_vga_controller/i_blk_mem_gen_0_i_2/CO[3]
                         net (fo=1, routed)           0.009     9.733    i_vga_controller/i_blk_mem_gen_0_i_2_n_0
    SLICE_X87Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     9.968 f  i_vga_controller/i_blk_mem_gen_0_i_1/O[0]
                         net (fo=17, routed)          2.465    12.433    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[3]
    SLICE_X106Y61        LUT4 (Prop_lut4_I0_O)        0.299    12.732 r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__1/O
                         net (fo=1, routed)           0.999    13.731    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/enb_array[0]
    RAMB36_X5Y9          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.669    19.731    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clkb
    RAMB36_X5Y9          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.402    20.133    
                         clock uncertainty           -0.070    20.063    
    RAMB36_X5Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    19.620    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.620    
                         arrival time                         -13.731    
  -------------------------------------------------------------------
                         slack                                  5.890    

Slack (MET) :             5.958ns  (required time - arrival time)
  Source:                 i_vga_controller/FSM_sequential_VStatexDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.525ns  (logic 1.389ns (21.286%)  route 5.136ns (78.714%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.397ns = ( 19.731 - 13.333 ) 
    Source Clock Delay      (SCD):    6.832ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.701     6.832    i_vga_controller/CLK
    SLICE_X85Y74         FDCE                                         r  i_vga_controller/FSM_sequential_VStatexDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y74         FDCE (Prop_fdce_C_Q)         0.419     7.251 r  i_vga_controller/FSM_sequential_VStatexDP_reg[1]/Q
                         net (fo=52, routed)          0.947     8.198    i_vga_controller/VStatexDP[1]
    SLICE_X85Y74         LUT3 (Prop_lut3_I1_O)        0.329     8.527 r  i_vga_controller/i_blk_mem_gen_0_i_16/O
                         net (fo=1, routed)           0.482     9.009    i_vga_controller/YCoordxD[3]
    SLICE_X87Y73         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.641     9.650 r  i_vga_controller/i_blk_mem_gen_0_i_3/O[3]
                         net (fo=17, routed)          3.707    13.357    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addrb[10]
    RAMB36_X5Y9          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.669    19.731    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clkb
    RAMB36_X5Y9          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.402    20.133    
                         clock uncertainty           -0.070    20.063    
    RAMB36_X5Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.748    19.315    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.315    
                         arrival time                         -13.357    
  -------------------------------------------------------------------
                         slack                                  5.958    

Slack (MET) :             5.989ns  (required time - arrival time)
  Source:                 i_vga_controller/FSM_sequential_VStatexDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.795ns  (logic 2.121ns (31.216%)  route 4.674ns (68.784%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.392ns = ( 19.726 - 13.333 ) 
    Source Clock Delay      (SCD):    6.832ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.701     6.832    i_vga_controller/CLK
    SLICE_X85Y74         FDCE                                         r  i_vga_controller/FSM_sequential_VStatexDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y74         FDCE (Prop_fdce_C_Q)         0.419     7.251 r  i_vga_controller/FSM_sequential_VStatexDP_reg[1]/Q
                         net (fo=52, routed)          0.947     8.198    i_vga_controller/VStatexDP[1]
    SLICE_X85Y74         LUT3 (Prop_lut3_I1_O)        0.329     8.527 r  i_vga_controller/i_blk_mem_gen_0_i_16/O
                         net (fo=1, routed)           0.482     9.009    i_vga_controller/YCoordxD[3]
    SLICE_X87Y73         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.601     9.610 r  i_vga_controller/i_blk_mem_gen_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.610    i_vga_controller/i_blk_mem_gen_0_i_3_n_0
    SLICE_X87Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.724 r  i_vga_controller/i_blk_mem_gen_0_i_2/CO[3]
                         net (fo=1, routed)           0.009     9.733    i_vga_controller/i_blk_mem_gen_0_i_2_n_0
    SLICE_X87Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     9.968 f  i_vga_controller/i_blk_mem_gen_0_i_1/O[0]
                         net (fo=17, routed)          1.078    11.046    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[3]
    SLICE_X90Y74         LUT4 (Prop_lut4_I0_O)        0.299    11.345 r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2/O
                         net (fo=1, routed)           0.532    11.877    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/enb_array[0]
    SLICE_X86Y74         LUT4 (Prop_lut4_I3_O)        0.124    12.001 r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENBWREN_cooolgate_en_gate_1/O
                         net (fo=1, routed)           1.625    13.626    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENBWREN_cooolgate_en_sig_1
    RAMB36_X4Y8          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.664    19.726    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clkb
    RAMB36_X4Y8          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.402    20.128    
                         clock uncertainty           -0.070    20.058    
    RAMB36_X4Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    19.615    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.615    
                         arrival time                         -13.626    
  -------------------------------------------------------------------
                         slack                                  5.989    

Slack (MET) :             6.099ns  (required time - arrival time)
  Source:                 i_vga_controller/FSM_sequential_VStatexDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.581ns  (logic 2.025ns (30.771%)  route 4.556ns (69.229%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.377ns = ( 19.710 - 13.333 ) 
    Source Clock Delay      (SCD):    6.832ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.701     6.832    i_vga_controller/CLK
    SLICE_X85Y74         FDCE                                         r  i_vga_controller/FSM_sequential_VStatexDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y74         FDCE (Prop_fdce_C_Q)         0.419     7.251 r  i_vga_controller/FSM_sequential_VStatexDP_reg[1]/Q
                         net (fo=52, routed)          0.947     8.198    i_vga_controller/VStatexDP[1]
    SLICE_X85Y74         LUT3 (Prop_lut3_I1_O)        0.329     8.527 r  i_vga_controller/i_blk_mem_gen_0_i_16/O
                         net (fo=1, routed)           0.482     9.009    i_vga_controller/YCoordxD[3]
    SLICE_X87Y73         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.601     9.610 r  i_vga_controller/i_blk_mem_gen_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.610    i_vga_controller/i_blk_mem_gen_0_i_3_n_0
    SLICE_X87Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.724 r  i_vga_controller/i_blk_mem_gen_0_i_2/CO[3]
                         net (fo=1, routed)           0.009     9.733    i_vga_controller/i_blk_mem_gen_0_i_2_n_0
    SLICE_X87Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     9.968 r  i_vga_controller/i_blk_mem_gen_0_i_1/O[0]
                         net (fo=17, routed)          2.533    12.501    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[3]
    SLICE_X106Y63        LUT4 (Prop_lut4_I2_O)        0.327    12.828 r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__8/O
                         net (fo=1, routed)           0.584    13.413    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/enb_array[0]
    RAMB36_X5Y12         RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.648    19.710    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clkb
    RAMB36_X5Y12         RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.516    20.226    
                         clock uncertainty           -0.070    20.157    
    RAMB36_X5Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.645    19.512    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.512    
                         arrival time                         -13.413    
  -------------------------------------------------------------------
                         slack                                  6.099    

Slack (MET) :             6.128ns  (required time - arrival time)
  Source:                 i_vga_controller/FSM_sequential_VStatexDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.453ns  (logic 2.019ns (31.288%)  route 4.434ns (68.712%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.393ns = ( 19.727 - 13.333 ) 
    Source Clock Delay      (SCD):    6.832ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.701     6.832    i_vga_controller/CLK
    SLICE_X85Y74         FDCE                                         r  i_vga_controller/FSM_sequential_VStatexDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y74         FDCE (Prop_fdce_C_Q)         0.419     7.251 r  i_vga_controller/FSM_sequential_VStatexDP_reg[1]/Q
                         net (fo=52, routed)          0.947     8.198    i_vga_controller/VStatexDP[1]
    SLICE_X85Y74         LUT3 (Prop_lut3_I1_O)        0.329     8.527 r  i_vga_controller/i_blk_mem_gen_0_i_16/O
                         net (fo=1, routed)           0.482     9.009    i_vga_controller/YCoordxD[3]
    SLICE_X87Y73         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.601     9.610 r  i_vga_controller/i_blk_mem_gen_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.610    i_vga_controller/i_blk_mem_gen_0_i_3_n_0
    SLICE_X87Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.724 r  i_vga_controller/i_blk_mem_gen_0_i_2/CO[3]
                         net (fo=1, routed)           0.009     9.733    i_vga_controller/i_blk_mem_gen_0_i_2_n_0
    SLICE_X87Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     9.968 f  i_vga_controller/i_blk_mem_gen_0_i_1/O[0]
                         net (fo=17, routed)          2.099    12.067    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[3]
    SLICE_X90Y61         LUT4 (Prop_lut4_I0_O)        0.321    12.388 r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__3/O
                         net (fo=1, routed)           0.897    13.285    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/enb_array[0]
    RAMB36_X4Y9          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.665    19.727    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clkb
    RAMB36_X4Y9          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.402    20.129    
                         clock uncertainty           -0.070    20.059    
    RAMB36_X4Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.647    19.412    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.412    
                         arrival time                         -13.285    
  -------------------------------------------------------------------
                         slack                                  6.128    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 i_pong_fsm/BallDirXxDP_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/BallDirXxDP_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.562ns
    Source Clock Delay      (SCD):    2.005ns
    Clock Pessimism Removal (CPR):    0.557ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.574     2.005    i_pong_fsm/clk_out1
    SLICE_X86Y79         FDPE                                         r  i_pong_fsm/BallDirXxDP_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y79         FDPE (Prop_fdpe_C_Q)         0.164     2.169 r  i_pong_fsm/BallDirXxDP_reg/Q
                         net (fo=3, routed)           0.175     2.344    i_pong_fsm/BallDirXxDP
    SLICE_X86Y79         LUT6 (Prop_lut6_I5_O)        0.045     2.389 r  i_pong_fsm/BallDirXxDP_i_1/O
                         net (fo=1, routed)           0.000     2.389    i_pong_fsm/BallDirXxDP_i_1_n_0
    SLICE_X86Y79         FDPE                                         r  i_pong_fsm/BallDirXxDP_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.842     2.562    i_pong_fsm/clk_out1
    SLICE_X86Y79         FDPE                                         r  i_pong_fsm/BallDirXxDP_reg/C
                         clock pessimism             -0.557     2.005    
    SLICE_X86Y79         FDPE (Hold_fdpe_C_D)         0.120     2.125    i_pong_fsm/BallDirXxDP_reg
  -------------------------------------------------------------------
                         required time                         -2.125    
                         arrival time                           2.389    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 i_pong_fsm/BallDirYxDP_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/BallDirYxDP_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.562ns
    Source Clock Delay      (SCD):    2.006ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.575     2.006    i_pong_fsm/clk_out1
    SLICE_X84Y80         FDPE                                         r  i_pong_fsm/BallDirYxDP_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y80         FDPE (Prop_fdpe_C_Q)         0.141     2.147 r  i_pong_fsm/BallDirYxDP_reg/Q
                         net (fo=3, routed)           0.185     2.332    i_pong_fsm/BallDirYxDP
    SLICE_X84Y80         LUT5 (Prop_lut5_I4_O)        0.045     2.377 r  i_pong_fsm/BallDirYxDP_i_1/O
                         net (fo=1, routed)           0.000     2.377    i_pong_fsm/BallDirYxDP_i_1_n_0
    SLICE_X84Y80         FDPE                                         r  i_pong_fsm/BallDirYxDP_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.842     2.562    i_pong_fsm/clk_out1
    SLICE_X84Y80         FDPE                                         r  i_pong_fsm/BallDirYxDP_reg/C
                         clock pessimism             -0.556     2.006    
    SLICE_X84Y80         FDPE (Hold_fdpe_C_D)         0.091     2.097    i_pong_fsm/BallDirYxDP_reg
  -------------------------------------------------------------------
                         required time                         -2.097    
                         arrival time                           2.377    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 i_pong_fsm/BallXxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/BallXxDP_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.560ns
    Source Clock Delay      (SCD):    2.004ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.573     2.004    i_pong_fsm/clk_out1
    SLICE_X84Y78         FDCE                                         r  i_pong_fsm/BallXxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y78         FDCE (Prop_fdce_C_Q)         0.141     2.145 f  i_pong_fsm/BallXxDP_reg[0]/Q
                         net (fo=8, routed)           0.185     2.330    i_pong_fsm/BallXxDP_reg[9]_0[0]
    SLICE_X84Y78         LUT5 (Prop_lut5_I0_O)        0.045     2.375 r  i_pong_fsm/BallXxDP[0]_i_1/O
                         net (fo=1, routed)           0.000     2.375    i_pong_fsm/BallXxDP[0]_i_1_n_0
    SLICE_X84Y78         FDCE                                         r  i_pong_fsm/BallXxDP_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.840     2.560    i_pong_fsm/clk_out1
    SLICE_X84Y78         FDCE                                         r  i_pong_fsm/BallXxDP_reg[0]/C
                         clock pessimism             -0.556     2.004    
    SLICE_X84Y78         FDCE (Hold_fdce_C_D)         0.091     2.095    i_pong_fsm/BallXxDP_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.095    
                         arrival time                           2.375    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 i_pong_fsm/BallYxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/BallYxDP_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.209ns (49.663%)  route 0.212ns (50.337%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.561ns
    Source Clock Delay      (SCD):    2.005ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.574     2.005    i_pong_fsm/clk_out1
    SLICE_X82Y79         FDCE                                         r  i_pong_fsm/BallYxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y79         FDCE (Prop_fdce_C_Q)         0.164     2.169 f  i_pong_fsm/BallYxDP_reg[0]/Q
                         net (fo=7, routed)           0.212     2.381    i_pong_fsm/Q[0]
    SLICE_X82Y79         LUT6 (Prop_lut6_I5_O)        0.045     2.426 r  i_pong_fsm/BallYxDP[0]_i_1/O
                         net (fo=1, routed)           0.000     2.426    i_pong_fsm/p_0_in[0]
    SLICE_X82Y79         FDCE                                         r  i_pong_fsm/BallYxDP_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.841     2.561    i_pong_fsm/clk_out1
    SLICE_X82Y79         FDCE                                         r  i_pong_fsm/BallYxDP_reg[0]/C
                         clock pessimism             -0.556     2.005    
    SLICE_X82Y79         FDCE (Hold_fdce_C_D)         0.120     2.125    i_pong_fsm/BallYxDP_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.125    
                         arrival time                           2.426    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 i_vga_controller/FSM_sequential_HStatexDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/FSM_sequential_HStatexDP_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.183ns (42.136%)  route 0.251ns (57.864%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.558ns
    Source Clock Delay      (SCD):    2.002ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.571     2.002    i_vga_controller/CLK
    SLICE_X87Y76         FDCE                                         r  i_vga_controller/FSM_sequential_HStatexDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y76         FDCE (Prop_fdce_C_Q)         0.141     2.143 r  i_vga_controller/FSM_sequential_HStatexDP_reg[0]/Q
                         net (fo=79, routed)          0.251     2.394    i_vga_controller/HStatexDP[0]
    SLICE_X87Y76         LUT3 (Prop_lut3_I0_O)        0.042     2.436 r  i_vga_controller/FSM_sequential_HStatexDP[1]_i_1/O
                         net (fo=1, routed)           0.000     2.436    i_vga_controller/FSM_sequential_HStatexDP[1]_i_1_n_0
    SLICE_X87Y76         FDCE                                         r  i_vga_controller/FSM_sequential_HStatexDP_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.838     2.558    i_vga_controller/CLK
    SLICE_X87Y76         FDCE                                         r  i_vga_controller/FSM_sequential_HStatexDP_reg[1]/C
                         clock pessimism             -0.556     2.002    
    SLICE_X87Y76         FDCE (Hold_fdce_C_D)         0.107     2.109    i_vga_controller/FSM_sequential_HStatexDP_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.109    
                         arrival time                           2.436    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 i_vga_controller/FSM_sequential_VStatexDP_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.249ns (52.450%)  route 0.226ns (47.550%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.557ns
    Source Clock Delay      (SCD):    2.001ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.570     2.001    i_vga_controller/CLK
    SLICE_X85Y74         FDPE                                         r  i_vga_controller/FSM_sequential_VStatexDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y74         FDPE (Prop_fdpe_C_Q)         0.141     2.142 r  i_vga_controller/FSM_sequential_VStatexDP_reg[0]/Q
                         net (fo=55, routed)          0.226     2.368    i_vga_controller/VStatexDP[0]
    SLICE_X87Y74         LUT3 (Prop_lut3_I2_O)        0.045     2.413 r  i_vga_controller/i_blk_mem_gen_0_i_12/O
                         net (fo=2, routed)           0.000     2.413    i_vga_controller/YCoordxD[8]
    SLICE_X87Y74         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.476 r  i_vga_controller/i_blk_mem_gen_0_i_2/O[3]
                         net (fo=17, routed)          0.000     2.476    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/addrb[2]
    SLICE_X87Y74         FDRE                                         r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.837     2.557    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X87Y74         FDRE                                         r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                         clock pessimism             -0.523     2.034    
    SLICE_X87Y74         FDRE (Hold_fdre_C_D)         0.102     2.136    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.136    
                         arrival time                           2.476    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 i_vga_controller/FSM_sequential_VStatexDP_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.252ns (53.082%)  route 0.223ns (46.918%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.557ns
    Source Clock Delay      (SCD):    2.001ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.570     2.001    i_vga_controller/CLK
    SLICE_X85Y74         FDPE                                         r  i_vga_controller/FSM_sequential_VStatexDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y74         FDPE (Prop_fdpe_C_Q)         0.141     2.142 r  i_vga_controller/FSM_sequential_VStatexDP_reg[0]/Q
                         net (fo=55, routed)          0.223     2.365    i_vga_controller/VStatexDP[0]
    SLICE_X87Y74         LUT3 (Prop_lut3_I2_O)        0.045     2.410 r  i_vga_controller/i_blk_mem_gen_0_i_13/O
                         net (fo=2, routed)           0.000     2.410    i_vga_controller/YCoordxD[7]
    SLICE_X87Y74         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.476 r  i_vga_controller/i_blk_mem_gen_0_i_2/O[2]
                         net (fo=18, routed)          0.000     2.476    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/addrb[1]
    SLICE_X87Y74         FDRE                                         r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.837     2.557    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X87Y74         FDRE                                         r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                         clock pessimism             -0.523     2.034    
    SLICE_X87Y74         FDRE (Hold_fdre_C_D)         0.102     2.136    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.136    
                         arrival time                           2.476    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 i_vga_controller/FSM_sequential_HStatexDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/FSM_sequential_HStatexDP_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.186ns (42.533%)  route 0.251ns (57.467%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.558ns
    Source Clock Delay      (SCD):    2.002ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.571     2.002    i_vga_controller/CLK
    SLICE_X87Y76         FDCE                                         r  i_vga_controller/FSM_sequential_HStatexDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y76         FDCE (Prop_fdce_C_Q)         0.141     2.143 r  i_vga_controller/FSM_sequential_HStatexDP_reg[0]/Q
                         net (fo=79, routed)          0.251     2.394    i_vga_controller/HStatexDP[0]
    SLICE_X87Y76         LUT2 (Prop_lut2_I1_O)        0.045     2.439 r  i_vga_controller/FSM_sequential_HStatexDP[0]_i_1/O
                         net (fo=1, routed)           0.000     2.439    i_vga_controller/FSM_sequential_HStatexDP[0]_i_1_n_0
    SLICE_X87Y76         FDCE                                         r  i_vga_controller/FSM_sequential_HStatexDP_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.838     2.558    i_vga_controller/CLK
    SLICE_X87Y76         FDCE                                         r  i_vga_controller/FSM_sequential_HStatexDP_reg[0]/C
                         clock pessimism             -0.556     2.002    
    SLICE_X87Y76         FDCE (Hold_fdce_C_D)         0.091     2.093    i_vga_controller/FSM_sequential_HStatexDP_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.093    
                         arrival time                           2.439    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 i_pong_fsm/PlateXxDP_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateXxDP_reg[9]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.186ns (40.505%)  route 0.273ns (59.495%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.570ns
    Source Clock Delay      (SCD):    2.011ns
    Clock Pessimism Removal (CPR):    0.542ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.580     2.011    i_pong_fsm/clk_out1
    SLICE_X85Y87         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y87         FDCE (Prop_fdce_C_Q)         0.141     2.152 r  i_pong_fsm/PlateXxDP_reg[8]/Q
                         net (fo=17, routed)          0.273     2.425    i_pong_fsm/PlateXxD[8]
    SLICE_X85Y88         LUT6 (Prop_lut6_I4_O)        0.045     2.470 r  i_pong_fsm/PlateXxDP[9]_i_1/O
                         net (fo=1, routed)           0.000     2.470    i_pong_fsm/PlateXxDP[9]_i_1_n_0
    SLICE_X85Y88         FDPE                                         r  i_pong_fsm/PlateXxDP_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.850     2.570    i_pong_fsm/clk_out1
    SLICE_X85Y88         FDPE                                         r  i_pong_fsm/PlateXxDP_reg[9]/C
                         clock pessimism             -0.542     2.028    
    SLICE_X85Y88         FDPE (Hold_fdpe_C_D)         0.091     2.119    i_pong_fsm/PlateXxDP_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.119    
                         arrival time                           2.470    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 i_pong_fsm/PlateXxDP_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateXxDP_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.209ns (42.832%)  route 0.279ns (57.168%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.569ns
    Source Clock Delay      (SCD):    2.012ns
    Clock Pessimism Removal (CPR):    0.543ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.581     2.012    i_pong_fsm/clk_out1
    SLICE_X86Y88         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y88         FDCE (Prop_fdce_C_Q)         0.164     2.176 r  i_pong_fsm/PlateXxDP_reg[6]/Q
                         net (fo=17, routed)          0.279     2.455    i_pong_fsm/PlateXxD[6]
    SLICE_X86Y87         LUT6 (Prop_lut6_I4_O)        0.045     2.500 r  i_pong_fsm/PlateXxDP[7]_i_1/O
                         net (fo=1, routed)           0.000     2.500    i_pong_fsm/PlateXxDP[7]_i_1_n_0
    SLICE_X86Y87         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.849     2.569    i_pong_fsm/clk_out1
    SLICE_X86Y87         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[7]/C
                         clock pessimism             -0.543     2.026    
    SLICE_X86Y87         FDCE (Hold_fdce_C_D)         0.120     2.146    i_pong_fsm/PlateXxDP_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.146    
                         arrival time                           2.500    
  -------------------------------------------------------------------
                         slack                                  0.354    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 6.667 }
Period(ns):         13.333
Sources:            { i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB36_X4Y17     i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB36_X4Y17     i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB36_X4Y9      i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB36_X4Y9      i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB36_X4Y11     i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB36_X4Y11     i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB36_X4Y10     i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB36_X4Y10     i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB36_X4Y12     i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB36_X4Y12     i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.333      200.027    MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X87Y74     i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X87Y74     i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X87Y74     i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X87Y74     i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X87Y74     i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X87Y74     i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X87Y75     i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X87Y75     i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         6.667       6.167      SLICE_X86Y79     i_pong_fsm/BallDirXxDP_reg/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         6.667       6.167      SLICE_X86Y79     i_pong_fsm/BallDirXxDP_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X87Y74     i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X87Y74     i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X87Y74     i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X87Y74     i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X87Y74     i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X87Y74     i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X87Y75     i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X87Y75     i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         6.667       6.167      SLICE_X86Y79     i_pong_fsm/BallDirXxDP_reg/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         6.667       6.167      SLICE_X86Y79     i_pong_fsm/BallDirXxDP_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { i_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { CLK125xCI }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.459ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.459ns  (required time - arrival time)
  Source:                 i_vga_controller/FSM_sequential_VStatexDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.127ns  (logic 2.023ns (28.385%)  route 5.104ns (71.615%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.396ns = ( 19.730 - 13.333 ) 
    Source Clock Delay      (SCD):    6.832ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.701     6.832    i_vga_controller/CLK
    SLICE_X85Y74         FDCE                                         r  i_vga_controller/FSM_sequential_VStatexDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y74         FDCE (Prop_fdce_C_Q)         0.419     7.251 r  i_vga_controller/FSM_sequential_VStatexDP_reg[1]/Q
                         net (fo=52, routed)          0.947     8.198    i_vga_controller/VStatexDP[1]
    SLICE_X85Y74         LUT3 (Prop_lut3_I1_O)        0.329     8.527 r  i_vga_controller/i_blk_mem_gen_0_i_16/O
                         net (fo=1, routed)           0.482     9.009    i_vga_controller/YCoordxD[3]
    SLICE_X87Y73         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.601     9.610 r  i_vga_controller/i_blk_mem_gen_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.610    i_vga_controller/i_blk_mem_gen_0_i_3_n_0
    SLICE_X87Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.724 r  i_vga_controller/i_blk_mem_gen_0_i_2/CO[3]
                         net (fo=1, routed)           0.009     9.733    i_vga_controller/i_blk_mem_gen_0_i_2_n_0
    SLICE_X87Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     9.968 f  i_vga_controller/i_blk_mem_gen_0_i_1/O[0]
                         net (fo=17, routed)          2.465    12.433    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/addrb[15]
    SLICE_X106Y61        LUT4 (Prop_lut4_I0_O)        0.325    12.758 r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__0/O
                         net (fo=1, routed)           1.201    13.959    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/enb_array[3]
    RAMB36_X5Y8          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.668    19.730    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clkb
    RAMB36_X5Y8          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.402    20.132    
                         clock uncertainty           -0.069    20.063    
    RAMB36_X5Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.645    19.418    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.418    
                         arrival time                         -13.959    
  -------------------------------------------------------------------
                         slack                                  5.459    

Slack (MET) :             5.619ns  (required time - arrival time)
  Source:                 i_vga_controller/FSM_sequential_VStatexDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.863ns  (logic 1.389ns (20.238%)  route 5.474ns (79.762%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.396ns = ( 19.730 - 13.333 ) 
    Source Clock Delay      (SCD):    6.832ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.701     6.832    i_vga_controller/CLK
    SLICE_X85Y74         FDCE                                         r  i_vga_controller/FSM_sequential_VStatexDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y74         FDCE (Prop_fdce_C_Q)         0.419     7.251 r  i_vga_controller/FSM_sequential_VStatexDP_reg[1]/Q
                         net (fo=52, routed)          0.947     8.198    i_vga_controller/VStatexDP[1]
    SLICE_X85Y74         LUT3 (Prop_lut3_I1_O)        0.329     8.527 r  i_vga_controller/i_blk_mem_gen_0_i_16/O
                         net (fo=1, routed)           0.482     9.009    i_vga_controller/YCoordxD[3]
    SLICE_X87Y73         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.641     9.650 r  i_vga_controller/i_blk_mem_gen_0_i_3/O[3]
                         net (fo=17, routed)          4.045    13.695    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/addrb[10]
    RAMB36_X5Y8          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.668    19.730    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clkb
    RAMB36_X5Y8          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.402    20.132    
                         clock uncertainty           -0.069    20.063    
    RAMB36_X5Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.748    19.315    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.315    
                         arrival time                         -13.695    
  -------------------------------------------------------------------
                         slack                                  5.619    

Slack (MET) :             5.746ns  (required time - arrival time)
  Source:                 i_vga_controller/FSM_sequential_VStatexDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.034ns  (logic 1.997ns (28.392%)  route 5.037ns (71.608%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.388ns = ( 19.722 - 13.333 ) 
    Source Clock Delay      (SCD):    6.832ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.701     6.832    i_vga_controller/CLK
    SLICE_X85Y74         FDCE                                         r  i_vga_controller/FSM_sequential_VStatexDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y74         FDCE (Prop_fdce_C_Q)         0.419     7.251 r  i_vga_controller/FSM_sequential_VStatexDP_reg[1]/Q
                         net (fo=52, routed)          0.947     8.198    i_vga_controller/VStatexDP[1]
    SLICE_X85Y74         LUT3 (Prop_lut3_I1_O)        0.329     8.527 r  i_vga_controller/i_blk_mem_gen_0_i_16/O
                         net (fo=1, routed)           0.482     9.009    i_vga_controller/YCoordxD[3]
    SLICE_X87Y73         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.601     9.610 r  i_vga_controller/i_blk_mem_gen_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.610    i_vga_controller/i_blk_mem_gen_0_i_3_n_0
    SLICE_X87Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.724 r  i_vga_controller/i_blk_mem_gen_0_i_2/CO[3]
                         net (fo=1, routed)           0.009     9.733    i_vga_controller/i_blk_mem_gen_0_i_2_n_0
    SLICE_X87Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     9.968 f  i_vga_controller/i_blk_mem_gen_0_i_1/O[0]
                         net (fo=17, routed)          2.099    12.067    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[3]
    SLICE_X90Y61         LUT4 (Prop_lut4_I0_O)        0.299    12.366 r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__0/O
                         net (fo=1, routed)           1.499    13.865    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/enb_array[0]
    RAMB36_X4Y7          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.660    19.722    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clkb
    RAMB36_X4Y7          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.402    20.124    
                         clock uncertainty           -0.069    20.055    
    RAMB36_X4Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    19.612    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.612    
                         arrival time                         -13.865    
  -------------------------------------------------------------------
                         slack                                  5.746    

Slack (MET) :             5.823ns  (required time - arrival time)
  Source:                 i_vga_controller/FSM_sequential_VStatexDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.667ns  (logic 1.571ns (23.564%)  route 5.096ns (76.436%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.396ns = ( 19.730 - 13.333 ) 
    Source Clock Delay      (SCD):    6.832ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.701     6.832    i_vga_controller/CLK
    SLICE_X85Y74         FDCE                                         r  i_vga_controller/FSM_sequential_VStatexDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y74         FDCE (Prop_fdce_C_Q)         0.419     7.251 r  i_vga_controller/FSM_sequential_VStatexDP_reg[1]/Q
                         net (fo=52, routed)          0.947     8.198    i_vga_controller/VStatexDP[1]
    SLICE_X85Y74         LUT3 (Prop_lut3_I1_O)        0.329     8.527 r  i_vga_controller/i_blk_mem_gen_0_i_16/O
                         net (fo=1, routed)           0.482     9.009    i_vga_controller/YCoordxD[3]
    SLICE_X87Y73         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.601     9.610 r  i_vga_controller/i_blk_mem_gen_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.610    i_vga_controller/i_blk_mem_gen_0_i_3_n_0
    SLICE_X87Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.832 r  i_vga_controller/i_blk_mem_gen_0_i_2/O[0]
                         net (fo=17, routed)          3.667    13.499    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/addrb[11]
    RAMB36_X5Y8          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.668    19.730    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clkb
    RAMB36_X5Y8          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.402    20.132    
                         clock uncertainty           -0.069    20.063    
    RAMB36_X5Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.741    19.322    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.322    
                         arrival time                         -13.499    
  -------------------------------------------------------------------
                         slack                                  5.823    

Slack (MET) :             5.871ns  (required time - arrival time)
  Source:                 i_vga_controller/FSM_sequential_VStatexDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.604ns  (logic 1.389ns (21.032%)  route 5.215ns (78.968%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.388ns = ( 19.722 - 13.333 ) 
    Source Clock Delay      (SCD):    6.832ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.701     6.832    i_vga_controller/CLK
    SLICE_X85Y74         FDCE                                         r  i_vga_controller/FSM_sequential_VStatexDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y74         FDCE (Prop_fdce_C_Q)         0.419     7.251 r  i_vga_controller/FSM_sequential_VStatexDP_reg[1]/Q
                         net (fo=52, routed)          0.947     8.198    i_vga_controller/VStatexDP[1]
    SLICE_X85Y74         LUT3 (Prop_lut3_I1_O)        0.329     8.527 r  i_vga_controller/i_blk_mem_gen_0_i_16/O
                         net (fo=1, routed)           0.482     9.009    i_vga_controller/YCoordxD[3]
    SLICE_X87Y73         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.641     9.650 r  i_vga_controller/i_blk_mem_gen_0_i_3/O[3]
                         net (fo=17, routed)          3.786    13.436    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addrb[10]
    RAMB36_X4Y7          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.660    19.722    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clkb
    RAMB36_X4Y7          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.402    20.124    
                         clock uncertainty           -0.069    20.055    
    RAMB36_X4Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.748    19.307    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.307    
                         arrival time                         -13.436    
  -------------------------------------------------------------------
                         slack                                  5.871    

Slack (MET) :             5.890ns  (required time - arrival time)
  Source:                 i_vga_controller/FSM_sequential_VStatexDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.899ns  (logic 1.997ns (28.947%)  route 4.902ns (71.053%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.397ns = ( 19.731 - 13.333 ) 
    Source Clock Delay      (SCD):    6.832ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.701     6.832    i_vga_controller/CLK
    SLICE_X85Y74         FDCE                                         r  i_vga_controller/FSM_sequential_VStatexDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y74         FDCE (Prop_fdce_C_Q)         0.419     7.251 r  i_vga_controller/FSM_sequential_VStatexDP_reg[1]/Q
                         net (fo=52, routed)          0.947     8.198    i_vga_controller/VStatexDP[1]
    SLICE_X85Y74         LUT3 (Prop_lut3_I1_O)        0.329     8.527 r  i_vga_controller/i_blk_mem_gen_0_i_16/O
                         net (fo=1, routed)           0.482     9.009    i_vga_controller/YCoordxD[3]
    SLICE_X87Y73         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.601     9.610 r  i_vga_controller/i_blk_mem_gen_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.610    i_vga_controller/i_blk_mem_gen_0_i_3_n_0
    SLICE_X87Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.724 r  i_vga_controller/i_blk_mem_gen_0_i_2/CO[3]
                         net (fo=1, routed)           0.009     9.733    i_vga_controller/i_blk_mem_gen_0_i_2_n_0
    SLICE_X87Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     9.968 f  i_vga_controller/i_blk_mem_gen_0_i_1/O[0]
                         net (fo=17, routed)          2.465    12.433    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[3]
    SLICE_X106Y61        LUT4 (Prop_lut4_I0_O)        0.299    12.732 r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__1/O
                         net (fo=1, routed)           0.999    13.731    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/enb_array[0]
    RAMB36_X5Y9          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.669    19.731    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clkb
    RAMB36_X5Y9          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.402    20.133    
                         clock uncertainty           -0.069    20.064    
    RAMB36_X5Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    19.621    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.621    
                         arrival time                         -13.731    
  -------------------------------------------------------------------
                         slack                                  5.890    

Slack (MET) :             5.958ns  (required time - arrival time)
  Source:                 i_vga_controller/FSM_sequential_VStatexDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.525ns  (logic 1.389ns (21.286%)  route 5.136ns (78.714%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.397ns = ( 19.731 - 13.333 ) 
    Source Clock Delay      (SCD):    6.832ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.701     6.832    i_vga_controller/CLK
    SLICE_X85Y74         FDCE                                         r  i_vga_controller/FSM_sequential_VStatexDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y74         FDCE (Prop_fdce_C_Q)         0.419     7.251 r  i_vga_controller/FSM_sequential_VStatexDP_reg[1]/Q
                         net (fo=52, routed)          0.947     8.198    i_vga_controller/VStatexDP[1]
    SLICE_X85Y74         LUT3 (Prop_lut3_I1_O)        0.329     8.527 r  i_vga_controller/i_blk_mem_gen_0_i_16/O
                         net (fo=1, routed)           0.482     9.009    i_vga_controller/YCoordxD[3]
    SLICE_X87Y73         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.641     9.650 r  i_vga_controller/i_blk_mem_gen_0_i_3/O[3]
                         net (fo=17, routed)          3.707    13.357    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addrb[10]
    RAMB36_X5Y9          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.669    19.731    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clkb
    RAMB36_X5Y9          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.402    20.133    
                         clock uncertainty           -0.069    20.064    
    RAMB36_X5Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.748    19.316    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.316    
                         arrival time                         -13.357    
  -------------------------------------------------------------------
                         slack                                  5.958    

Slack (MET) :             5.989ns  (required time - arrival time)
  Source:                 i_vga_controller/FSM_sequential_VStatexDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.795ns  (logic 2.121ns (31.216%)  route 4.674ns (68.784%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.392ns = ( 19.726 - 13.333 ) 
    Source Clock Delay      (SCD):    6.832ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.701     6.832    i_vga_controller/CLK
    SLICE_X85Y74         FDCE                                         r  i_vga_controller/FSM_sequential_VStatexDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y74         FDCE (Prop_fdce_C_Q)         0.419     7.251 r  i_vga_controller/FSM_sequential_VStatexDP_reg[1]/Q
                         net (fo=52, routed)          0.947     8.198    i_vga_controller/VStatexDP[1]
    SLICE_X85Y74         LUT3 (Prop_lut3_I1_O)        0.329     8.527 r  i_vga_controller/i_blk_mem_gen_0_i_16/O
                         net (fo=1, routed)           0.482     9.009    i_vga_controller/YCoordxD[3]
    SLICE_X87Y73         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.601     9.610 r  i_vga_controller/i_blk_mem_gen_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.610    i_vga_controller/i_blk_mem_gen_0_i_3_n_0
    SLICE_X87Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.724 r  i_vga_controller/i_blk_mem_gen_0_i_2/CO[3]
                         net (fo=1, routed)           0.009     9.733    i_vga_controller/i_blk_mem_gen_0_i_2_n_0
    SLICE_X87Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     9.968 f  i_vga_controller/i_blk_mem_gen_0_i_1/O[0]
                         net (fo=17, routed)          1.078    11.046    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[3]
    SLICE_X90Y74         LUT4 (Prop_lut4_I0_O)        0.299    11.345 r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2/O
                         net (fo=1, routed)           0.532    11.877    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/enb_array[0]
    SLICE_X86Y74         LUT4 (Prop_lut4_I3_O)        0.124    12.001 r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENBWREN_cooolgate_en_gate_1/O
                         net (fo=1, routed)           1.625    13.626    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENBWREN_cooolgate_en_sig_1
    RAMB36_X4Y8          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.664    19.726    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clkb
    RAMB36_X4Y8          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.402    20.128    
                         clock uncertainty           -0.069    20.059    
    RAMB36_X4Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    19.616    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.616    
                         arrival time                         -13.626    
  -------------------------------------------------------------------
                         slack                                  5.989    

Slack (MET) :             6.100ns  (required time - arrival time)
  Source:                 i_vga_controller/FSM_sequential_VStatexDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.581ns  (logic 2.025ns (30.771%)  route 4.556ns (69.229%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.377ns = ( 19.710 - 13.333 ) 
    Source Clock Delay      (SCD):    6.832ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.701     6.832    i_vga_controller/CLK
    SLICE_X85Y74         FDCE                                         r  i_vga_controller/FSM_sequential_VStatexDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y74         FDCE (Prop_fdce_C_Q)         0.419     7.251 r  i_vga_controller/FSM_sequential_VStatexDP_reg[1]/Q
                         net (fo=52, routed)          0.947     8.198    i_vga_controller/VStatexDP[1]
    SLICE_X85Y74         LUT3 (Prop_lut3_I1_O)        0.329     8.527 r  i_vga_controller/i_blk_mem_gen_0_i_16/O
                         net (fo=1, routed)           0.482     9.009    i_vga_controller/YCoordxD[3]
    SLICE_X87Y73         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.601     9.610 r  i_vga_controller/i_blk_mem_gen_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.610    i_vga_controller/i_blk_mem_gen_0_i_3_n_0
    SLICE_X87Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.724 r  i_vga_controller/i_blk_mem_gen_0_i_2/CO[3]
                         net (fo=1, routed)           0.009     9.733    i_vga_controller/i_blk_mem_gen_0_i_2_n_0
    SLICE_X87Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     9.968 r  i_vga_controller/i_blk_mem_gen_0_i_1/O[0]
                         net (fo=17, routed)          2.533    12.501    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[3]
    SLICE_X106Y63        LUT4 (Prop_lut4_I2_O)        0.327    12.828 r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__8/O
                         net (fo=1, routed)           0.584    13.413    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/enb_array[0]
    RAMB36_X5Y12         RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.648    19.710    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clkb
    RAMB36_X5Y12         RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.516    20.226    
                         clock uncertainty           -0.069    20.157    
    RAMB36_X5Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.645    19.512    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.512    
                         arrival time                         -13.413    
  -------------------------------------------------------------------
                         slack                                  6.100    

Slack (MET) :             6.128ns  (required time - arrival time)
  Source:                 i_vga_controller/FSM_sequential_VStatexDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.453ns  (logic 2.019ns (31.288%)  route 4.434ns (68.712%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.393ns = ( 19.727 - 13.333 ) 
    Source Clock Delay      (SCD):    6.832ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.701     6.832    i_vga_controller/CLK
    SLICE_X85Y74         FDCE                                         r  i_vga_controller/FSM_sequential_VStatexDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y74         FDCE (Prop_fdce_C_Q)         0.419     7.251 r  i_vga_controller/FSM_sequential_VStatexDP_reg[1]/Q
                         net (fo=52, routed)          0.947     8.198    i_vga_controller/VStatexDP[1]
    SLICE_X85Y74         LUT3 (Prop_lut3_I1_O)        0.329     8.527 r  i_vga_controller/i_blk_mem_gen_0_i_16/O
                         net (fo=1, routed)           0.482     9.009    i_vga_controller/YCoordxD[3]
    SLICE_X87Y73         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.601     9.610 r  i_vga_controller/i_blk_mem_gen_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.610    i_vga_controller/i_blk_mem_gen_0_i_3_n_0
    SLICE_X87Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.724 r  i_vga_controller/i_blk_mem_gen_0_i_2/CO[3]
                         net (fo=1, routed)           0.009     9.733    i_vga_controller/i_blk_mem_gen_0_i_2_n_0
    SLICE_X87Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     9.968 f  i_vga_controller/i_blk_mem_gen_0_i_1/O[0]
                         net (fo=17, routed)          2.099    12.067    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[3]
    SLICE_X90Y61         LUT4 (Prop_lut4_I0_O)        0.321    12.388 r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__3/O
                         net (fo=1, routed)           0.897    13.285    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/enb_array[0]
    RAMB36_X4Y9          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.665    19.727    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clkb
    RAMB36_X4Y9          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.402    20.129    
                         clock uncertainty           -0.069    20.060    
    RAMB36_X4Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.647    19.413    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.413    
                         arrival time                         -13.285    
  -------------------------------------------------------------------
                         slack                                  6.128    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 i_pong_fsm/BallDirXxDP_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/BallDirXxDP_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.562ns
    Source Clock Delay      (SCD):    2.005ns
    Clock Pessimism Removal (CPR):    0.557ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.574     2.005    i_pong_fsm/clk_out1
    SLICE_X86Y79         FDPE                                         r  i_pong_fsm/BallDirXxDP_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y79         FDPE (Prop_fdpe_C_Q)         0.164     2.169 r  i_pong_fsm/BallDirXxDP_reg/Q
                         net (fo=3, routed)           0.175     2.344    i_pong_fsm/BallDirXxDP
    SLICE_X86Y79         LUT6 (Prop_lut6_I5_O)        0.045     2.389 r  i_pong_fsm/BallDirXxDP_i_1/O
                         net (fo=1, routed)           0.000     2.389    i_pong_fsm/BallDirXxDP_i_1_n_0
    SLICE_X86Y79         FDPE                                         r  i_pong_fsm/BallDirXxDP_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.842     2.562    i_pong_fsm/clk_out1
    SLICE_X86Y79         FDPE                                         r  i_pong_fsm/BallDirXxDP_reg/C
                         clock pessimism             -0.557     2.005    
    SLICE_X86Y79         FDPE (Hold_fdpe_C_D)         0.120     2.125    i_pong_fsm/BallDirXxDP_reg
  -------------------------------------------------------------------
                         required time                         -2.125    
                         arrival time                           2.389    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 i_pong_fsm/BallDirYxDP_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/BallDirYxDP_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.562ns
    Source Clock Delay      (SCD):    2.006ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.575     2.006    i_pong_fsm/clk_out1
    SLICE_X84Y80         FDPE                                         r  i_pong_fsm/BallDirYxDP_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y80         FDPE (Prop_fdpe_C_Q)         0.141     2.147 r  i_pong_fsm/BallDirYxDP_reg/Q
                         net (fo=3, routed)           0.185     2.332    i_pong_fsm/BallDirYxDP
    SLICE_X84Y80         LUT5 (Prop_lut5_I4_O)        0.045     2.377 r  i_pong_fsm/BallDirYxDP_i_1/O
                         net (fo=1, routed)           0.000     2.377    i_pong_fsm/BallDirYxDP_i_1_n_0
    SLICE_X84Y80         FDPE                                         r  i_pong_fsm/BallDirYxDP_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.842     2.562    i_pong_fsm/clk_out1
    SLICE_X84Y80         FDPE                                         r  i_pong_fsm/BallDirYxDP_reg/C
                         clock pessimism             -0.556     2.006    
    SLICE_X84Y80         FDPE (Hold_fdpe_C_D)         0.091     2.097    i_pong_fsm/BallDirYxDP_reg
  -------------------------------------------------------------------
                         required time                         -2.097    
                         arrival time                           2.377    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 i_pong_fsm/BallXxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/BallXxDP_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.560ns
    Source Clock Delay      (SCD):    2.004ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.573     2.004    i_pong_fsm/clk_out1
    SLICE_X84Y78         FDCE                                         r  i_pong_fsm/BallXxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y78         FDCE (Prop_fdce_C_Q)         0.141     2.145 f  i_pong_fsm/BallXxDP_reg[0]/Q
                         net (fo=8, routed)           0.185     2.330    i_pong_fsm/BallXxDP_reg[9]_0[0]
    SLICE_X84Y78         LUT5 (Prop_lut5_I0_O)        0.045     2.375 r  i_pong_fsm/BallXxDP[0]_i_1/O
                         net (fo=1, routed)           0.000     2.375    i_pong_fsm/BallXxDP[0]_i_1_n_0
    SLICE_X84Y78         FDCE                                         r  i_pong_fsm/BallXxDP_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.840     2.560    i_pong_fsm/clk_out1
    SLICE_X84Y78         FDCE                                         r  i_pong_fsm/BallXxDP_reg[0]/C
                         clock pessimism             -0.556     2.004    
    SLICE_X84Y78         FDCE (Hold_fdce_C_D)         0.091     2.095    i_pong_fsm/BallXxDP_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.095    
                         arrival time                           2.375    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 i_pong_fsm/BallYxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/BallYxDP_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.209ns (49.663%)  route 0.212ns (50.337%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.561ns
    Source Clock Delay      (SCD):    2.005ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.574     2.005    i_pong_fsm/clk_out1
    SLICE_X82Y79         FDCE                                         r  i_pong_fsm/BallYxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y79         FDCE (Prop_fdce_C_Q)         0.164     2.169 f  i_pong_fsm/BallYxDP_reg[0]/Q
                         net (fo=7, routed)           0.212     2.381    i_pong_fsm/Q[0]
    SLICE_X82Y79         LUT6 (Prop_lut6_I5_O)        0.045     2.426 r  i_pong_fsm/BallYxDP[0]_i_1/O
                         net (fo=1, routed)           0.000     2.426    i_pong_fsm/p_0_in[0]
    SLICE_X82Y79         FDCE                                         r  i_pong_fsm/BallYxDP_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.841     2.561    i_pong_fsm/clk_out1
    SLICE_X82Y79         FDCE                                         r  i_pong_fsm/BallYxDP_reg[0]/C
                         clock pessimism             -0.556     2.005    
    SLICE_X82Y79         FDCE (Hold_fdce_C_D)         0.120     2.125    i_pong_fsm/BallYxDP_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.125    
                         arrival time                           2.426    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 i_vga_controller/FSM_sequential_HStatexDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/FSM_sequential_HStatexDP_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.183ns (42.136%)  route 0.251ns (57.864%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.558ns
    Source Clock Delay      (SCD):    2.002ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.571     2.002    i_vga_controller/CLK
    SLICE_X87Y76         FDCE                                         r  i_vga_controller/FSM_sequential_HStatexDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y76         FDCE (Prop_fdce_C_Q)         0.141     2.143 r  i_vga_controller/FSM_sequential_HStatexDP_reg[0]/Q
                         net (fo=79, routed)          0.251     2.394    i_vga_controller/HStatexDP[0]
    SLICE_X87Y76         LUT3 (Prop_lut3_I0_O)        0.042     2.436 r  i_vga_controller/FSM_sequential_HStatexDP[1]_i_1/O
                         net (fo=1, routed)           0.000     2.436    i_vga_controller/FSM_sequential_HStatexDP[1]_i_1_n_0
    SLICE_X87Y76         FDCE                                         r  i_vga_controller/FSM_sequential_HStatexDP_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.838     2.558    i_vga_controller/CLK
    SLICE_X87Y76         FDCE                                         r  i_vga_controller/FSM_sequential_HStatexDP_reg[1]/C
                         clock pessimism             -0.556     2.002    
    SLICE_X87Y76         FDCE (Hold_fdce_C_D)         0.107     2.109    i_vga_controller/FSM_sequential_HStatexDP_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.109    
                         arrival time                           2.436    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 i_vga_controller/FSM_sequential_VStatexDP_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.249ns (52.450%)  route 0.226ns (47.550%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.557ns
    Source Clock Delay      (SCD):    2.001ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.570     2.001    i_vga_controller/CLK
    SLICE_X85Y74         FDPE                                         r  i_vga_controller/FSM_sequential_VStatexDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y74         FDPE (Prop_fdpe_C_Q)         0.141     2.142 r  i_vga_controller/FSM_sequential_VStatexDP_reg[0]/Q
                         net (fo=55, routed)          0.226     2.368    i_vga_controller/VStatexDP[0]
    SLICE_X87Y74         LUT3 (Prop_lut3_I2_O)        0.045     2.413 r  i_vga_controller/i_blk_mem_gen_0_i_12/O
                         net (fo=2, routed)           0.000     2.413    i_vga_controller/YCoordxD[8]
    SLICE_X87Y74         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.476 r  i_vga_controller/i_blk_mem_gen_0_i_2/O[3]
                         net (fo=17, routed)          0.000     2.476    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/addrb[2]
    SLICE_X87Y74         FDRE                                         r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.837     2.557    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X87Y74         FDRE                                         r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                         clock pessimism             -0.523     2.034    
    SLICE_X87Y74         FDRE (Hold_fdre_C_D)         0.102     2.136    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.136    
                         arrival time                           2.476    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 i_vga_controller/FSM_sequential_VStatexDP_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.252ns (53.082%)  route 0.223ns (46.918%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.557ns
    Source Clock Delay      (SCD):    2.001ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.570     2.001    i_vga_controller/CLK
    SLICE_X85Y74         FDPE                                         r  i_vga_controller/FSM_sequential_VStatexDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y74         FDPE (Prop_fdpe_C_Q)         0.141     2.142 r  i_vga_controller/FSM_sequential_VStatexDP_reg[0]/Q
                         net (fo=55, routed)          0.223     2.365    i_vga_controller/VStatexDP[0]
    SLICE_X87Y74         LUT3 (Prop_lut3_I2_O)        0.045     2.410 r  i_vga_controller/i_blk_mem_gen_0_i_13/O
                         net (fo=2, routed)           0.000     2.410    i_vga_controller/YCoordxD[7]
    SLICE_X87Y74         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.476 r  i_vga_controller/i_blk_mem_gen_0_i_2/O[2]
                         net (fo=18, routed)          0.000     2.476    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/addrb[1]
    SLICE_X87Y74         FDRE                                         r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.837     2.557    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X87Y74         FDRE                                         r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                         clock pessimism             -0.523     2.034    
    SLICE_X87Y74         FDRE (Hold_fdre_C_D)         0.102     2.136    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.136    
                         arrival time                           2.476    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 i_vga_controller/FSM_sequential_HStatexDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/FSM_sequential_HStatexDP_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.186ns (42.533%)  route 0.251ns (57.467%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.558ns
    Source Clock Delay      (SCD):    2.002ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.571     2.002    i_vga_controller/CLK
    SLICE_X87Y76         FDCE                                         r  i_vga_controller/FSM_sequential_HStatexDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y76         FDCE (Prop_fdce_C_Q)         0.141     2.143 r  i_vga_controller/FSM_sequential_HStatexDP_reg[0]/Q
                         net (fo=79, routed)          0.251     2.394    i_vga_controller/HStatexDP[0]
    SLICE_X87Y76         LUT2 (Prop_lut2_I1_O)        0.045     2.439 r  i_vga_controller/FSM_sequential_HStatexDP[0]_i_1/O
                         net (fo=1, routed)           0.000     2.439    i_vga_controller/FSM_sequential_HStatexDP[0]_i_1_n_0
    SLICE_X87Y76         FDCE                                         r  i_vga_controller/FSM_sequential_HStatexDP_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.838     2.558    i_vga_controller/CLK
    SLICE_X87Y76         FDCE                                         r  i_vga_controller/FSM_sequential_HStatexDP_reg[0]/C
                         clock pessimism             -0.556     2.002    
    SLICE_X87Y76         FDCE (Hold_fdce_C_D)         0.091     2.093    i_vga_controller/FSM_sequential_HStatexDP_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.093    
                         arrival time                           2.439    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 i_pong_fsm/PlateXxDP_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateXxDP_reg[9]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.186ns (40.505%)  route 0.273ns (59.495%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.570ns
    Source Clock Delay      (SCD):    2.011ns
    Clock Pessimism Removal (CPR):    0.542ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.580     2.011    i_pong_fsm/clk_out1
    SLICE_X85Y87         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y87         FDCE (Prop_fdce_C_Q)         0.141     2.152 r  i_pong_fsm/PlateXxDP_reg[8]/Q
                         net (fo=17, routed)          0.273     2.425    i_pong_fsm/PlateXxD[8]
    SLICE_X85Y88         LUT6 (Prop_lut6_I4_O)        0.045     2.470 r  i_pong_fsm/PlateXxDP[9]_i_1/O
                         net (fo=1, routed)           0.000     2.470    i_pong_fsm/PlateXxDP[9]_i_1_n_0
    SLICE_X85Y88         FDPE                                         r  i_pong_fsm/PlateXxDP_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.850     2.570    i_pong_fsm/clk_out1
    SLICE_X85Y88         FDPE                                         r  i_pong_fsm/PlateXxDP_reg[9]/C
                         clock pessimism             -0.542     2.028    
    SLICE_X85Y88         FDPE (Hold_fdpe_C_D)         0.091     2.119    i_pong_fsm/PlateXxDP_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.119    
                         arrival time                           2.470    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 i_pong_fsm/PlateXxDP_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateXxDP_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.209ns (42.832%)  route 0.279ns (57.168%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.569ns
    Source Clock Delay      (SCD):    2.012ns
    Clock Pessimism Removal (CPR):    0.543ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.581     2.012    i_pong_fsm/clk_out1
    SLICE_X86Y88         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y88         FDCE (Prop_fdce_C_Q)         0.164     2.176 r  i_pong_fsm/PlateXxDP_reg[6]/Q
                         net (fo=17, routed)          0.279     2.455    i_pong_fsm/PlateXxD[6]
    SLICE_X86Y87         LUT6 (Prop_lut6_I4_O)        0.045     2.500 r  i_pong_fsm/PlateXxDP[7]_i_1/O
                         net (fo=1, routed)           0.000     2.500    i_pong_fsm/PlateXxDP[7]_i_1_n_0
    SLICE_X86Y87         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.849     2.569    i_pong_fsm/clk_out1
    SLICE_X86Y87         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[7]/C
                         clock pessimism             -0.543     2.026    
    SLICE_X86Y87         FDCE (Hold_fdce_C_D)         0.120     2.146    i_pong_fsm/PlateXxDP_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.146    
                         arrival time                           2.500    
  -------------------------------------------------------------------
                         slack                                  0.354    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 6.667 }
Period(ns):         13.333
Sources:            { i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB36_X4Y17     i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB36_X4Y17     i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB36_X4Y9      i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB36_X4Y9      i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB36_X4Y11     i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB36_X4Y11     i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB36_X4Y10     i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB36_X4Y10     i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB36_X4Y12     i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB36_X4Y12     i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.333      200.027    MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X87Y74     i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X87Y74     i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X87Y74     i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X87Y74     i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X87Y74     i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X87Y74     i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X87Y75     i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X87Y75     i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         6.667       6.167      SLICE_X86Y79     i_pong_fsm/BallDirXxDP_reg/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         6.667       6.167      SLICE_X86Y79     i_pong_fsm/BallDirXxDP_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X87Y74     i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X87Y74     i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X87Y74     i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X87Y74     i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X87Y74     i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X87Y74     i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X87Y75     i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X87Y75     i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         6.667       6.167      SLICE_X86Y79     i_pong_fsm/BallDirXxDP_reg/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         6.667       6.167      SLICE_X86Y79     i_pong_fsm/BallDirXxDP_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { i_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.458ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.195ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.458ns  (required time - arrival time)
  Source:                 i_vga_controller/FSM_sequential_VStatexDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.127ns  (logic 2.023ns (28.385%)  route 5.104ns (71.615%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.396ns = ( 19.730 - 13.333 ) 
    Source Clock Delay      (SCD):    6.832ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.701     6.832    i_vga_controller/CLK
    SLICE_X85Y74         FDCE                                         r  i_vga_controller/FSM_sequential_VStatexDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y74         FDCE (Prop_fdce_C_Q)         0.419     7.251 r  i_vga_controller/FSM_sequential_VStatexDP_reg[1]/Q
                         net (fo=52, routed)          0.947     8.198    i_vga_controller/VStatexDP[1]
    SLICE_X85Y74         LUT3 (Prop_lut3_I1_O)        0.329     8.527 r  i_vga_controller/i_blk_mem_gen_0_i_16/O
                         net (fo=1, routed)           0.482     9.009    i_vga_controller/YCoordxD[3]
    SLICE_X87Y73         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.601     9.610 r  i_vga_controller/i_blk_mem_gen_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.610    i_vga_controller/i_blk_mem_gen_0_i_3_n_0
    SLICE_X87Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.724 r  i_vga_controller/i_blk_mem_gen_0_i_2/CO[3]
                         net (fo=1, routed)           0.009     9.733    i_vga_controller/i_blk_mem_gen_0_i_2_n_0
    SLICE_X87Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     9.968 f  i_vga_controller/i_blk_mem_gen_0_i_1/O[0]
                         net (fo=17, routed)          2.465    12.433    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/addrb[15]
    SLICE_X106Y61        LUT4 (Prop_lut4_I0_O)        0.325    12.758 r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__0/O
                         net (fo=1, routed)           1.201    13.959    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/enb_array[3]
    RAMB36_X5Y8          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.668    19.730    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clkb
    RAMB36_X5Y8          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.402    20.132    
                         clock uncertainty           -0.070    20.062    
    RAMB36_X5Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.645    19.417    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.417    
                         arrival time                         -13.959    
  -------------------------------------------------------------------
                         slack                                  5.458    

Slack (MET) :             5.619ns  (required time - arrival time)
  Source:                 i_vga_controller/FSM_sequential_VStatexDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.863ns  (logic 1.389ns (20.238%)  route 5.474ns (79.762%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.396ns = ( 19.730 - 13.333 ) 
    Source Clock Delay      (SCD):    6.832ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.701     6.832    i_vga_controller/CLK
    SLICE_X85Y74         FDCE                                         r  i_vga_controller/FSM_sequential_VStatexDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y74         FDCE (Prop_fdce_C_Q)         0.419     7.251 r  i_vga_controller/FSM_sequential_VStatexDP_reg[1]/Q
                         net (fo=52, routed)          0.947     8.198    i_vga_controller/VStatexDP[1]
    SLICE_X85Y74         LUT3 (Prop_lut3_I1_O)        0.329     8.527 r  i_vga_controller/i_blk_mem_gen_0_i_16/O
                         net (fo=1, routed)           0.482     9.009    i_vga_controller/YCoordxD[3]
    SLICE_X87Y73         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.641     9.650 r  i_vga_controller/i_blk_mem_gen_0_i_3/O[3]
                         net (fo=17, routed)          4.045    13.695    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/addrb[10]
    RAMB36_X5Y8          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.668    19.730    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clkb
    RAMB36_X5Y8          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.402    20.132    
                         clock uncertainty           -0.070    20.062    
    RAMB36_X5Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.748    19.314    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.314    
                         arrival time                         -13.695    
  -------------------------------------------------------------------
                         slack                                  5.619    

Slack (MET) :             5.746ns  (required time - arrival time)
  Source:                 i_vga_controller/FSM_sequential_VStatexDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.034ns  (logic 1.997ns (28.392%)  route 5.037ns (71.608%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.388ns = ( 19.722 - 13.333 ) 
    Source Clock Delay      (SCD):    6.832ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.701     6.832    i_vga_controller/CLK
    SLICE_X85Y74         FDCE                                         r  i_vga_controller/FSM_sequential_VStatexDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y74         FDCE (Prop_fdce_C_Q)         0.419     7.251 r  i_vga_controller/FSM_sequential_VStatexDP_reg[1]/Q
                         net (fo=52, routed)          0.947     8.198    i_vga_controller/VStatexDP[1]
    SLICE_X85Y74         LUT3 (Prop_lut3_I1_O)        0.329     8.527 r  i_vga_controller/i_blk_mem_gen_0_i_16/O
                         net (fo=1, routed)           0.482     9.009    i_vga_controller/YCoordxD[3]
    SLICE_X87Y73         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.601     9.610 r  i_vga_controller/i_blk_mem_gen_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.610    i_vga_controller/i_blk_mem_gen_0_i_3_n_0
    SLICE_X87Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.724 r  i_vga_controller/i_blk_mem_gen_0_i_2/CO[3]
                         net (fo=1, routed)           0.009     9.733    i_vga_controller/i_blk_mem_gen_0_i_2_n_0
    SLICE_X87Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     9.968 f  i_vga_controller/i_blk_mem_gen_0_i_1/O[0]
                         net (fo=17, routed)          2.099    12.067    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[3]
    SLICE_X90Y61         LUT4 (Prop_lut4_I0_O)        0.299    12.366 r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__0/O
                         net (fo=1, routed)           1.499    13.865    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/enb_array[0]
    RAMB36_X4Y7          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.660    19.722    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clkb
    RAMB36_X4Y7          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.402    20.124    
                         clock uncertainty           -0.070    20.054    
    RAMB36_X4Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    19.611    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.611    
                         arrival time                         -13.865    
  -------------------------------------------------------------------
                         slack                                  5.746    

Slack (MET) :             5.823ns  (required time - arrival time)
  Source:                 i_vga_controller/FSM_sequential_VStatexDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.667ns  (logic 1.571ns (23.564%)  route 5.096ns (76.436%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.396ns = ( 19.730 - 13.333 ) 
    Source Clock Delay      (SCD):    6.832ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.701     6.832    i_vga_controller/CLK
    SLICE_X85Y74         FDCE                                         r  i_vga_controller/FSM_sequential_VStatexDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y74         FDCE (Prop_fdce_C_Q)         0.419     7.251 r  i_vga_controller/FSM_sequential_VStatexDP_reg[1]/Q
                         net (fo=52, routed)          0.947     8.198    i_vga_controller/VStatexDP[1]
    SLICE_X85Y74         LUT3 (Prop_lut3_I1_O)        0.329     8.527 r  i_vga_controller/i_blk_mem_gen_0_i_16/O
                         net (fo=1, routed)           0.482     9.009    i_vga_controller/YCoordxD[3]
    SLICE_X87Y73         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.601     9.610 r  i_vga_controller/i_blk_mem_gen_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.610    i_vga_controller/i_blk_mem_gen_0_i_3_n_0
    SLICE_X87Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.832 r  i_vga_controller/i_blk_mem_gen_0_i_2/O[0]
                         net (fo=17, routed)          3.667    13.499    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/addrb[11]
    RAMB36_X5Y8          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.668    19.730    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clkb
    RAMB36_X5Y8          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.402    20.132    
                         clock uncertainty           -0.070    20.062    
    RAMB36_X5Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.741    19.321    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.321    
                         arrival time                         -13.499    
  -------------------------------------------------------------------
                         slack                                  5.823    

Slack (MET) :             5.870ns  (required time - arrival time)
  Source:                 i_vga_controller/FSM_sequential_VStatexDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.604ns  (logic 1.389ns (21.032%)  route 5.215ns (78.968%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.388ns = ( 19.722 - 13.333 ) 
    Source Clock Delay      (SCD):    6.832ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.701     6.832    i_vga_controller/CLK
    SLICE_X85Y74         FDCE                                         r  i_vga_controller/FSM_sequential_VStatexDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y74         FDCE (Prop_fdce_C_Q)         0.419     7.251 r  i_vga_controller/FSM_sequential_VStatexDP_reg[1]/Q
                         net (fo=52, routed)          0.947     8.198    i_vga_controller/VStatexDP[1]
    SLICE_X85Y74         LUT3 (Prop_lut3_I1_O)        0.329     8.527 r  i_vga_controller/i_blk_mem_gen_0_i_16/O
                         net (fo=1, routed)           0.482     9.009    i_vga_controller/YCoordxD[3]
    SLICE_X87Y73         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.641     9.650 r  i_vga_controller/i_blk_mem_gen_0_i_3/O[3]
                         net (fo=17, routed)          3.786    13.436    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addrb[10]
    RAMB36_X4Y7          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.660    19.722    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clkb
    RAMB36_X4Y7          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.402    20.124    
                         clock uncertainty           -0.070    20.054    
    RAMB36_X4Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.748    19.306    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.306    
                         arrival time                         -13.436    
  -------------------------------------------------------------------
                         slack                                  5.870    

Slack (MET) :             5.890ns  (required time - arrival time)
  Source:                 i_vga_controller/FSM_sequential_VStatexDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.899ns  (logic 1.997ns (28.947%)  route 4.902ns (71.053%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.397ns = ( 19.731 - 13.333 ) 
    Source Clock Delay      (SCD):    6.832ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.701     6.832    i_vga_controller/CLK
    SLICE_X85Y74         FDCE                                         r  i_vga_controller/FSM_sequential_VStatexDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y74         FDCE (Prop_fdce_C_Q)         0.419     7.251 r  i_vga_controller/FSM_sequential_VStatexDP_reg[1]/Q
                         net (fo=52, routed)          0.947     8.198    i_vga_controller/VStatexDP[1]
    SLICE_X85Y74         LUT3 (Prop_lut3_I1_O)        0.329     8.527 r  i_vga_controller/i_blk_mem_gen_0_i_16/O
                         net (fo=1, routed)           0.482     9.009    i_vga_controller/YCoordxD[3]
    SLICE_X87Y73         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.601     9.610 r  i_vga_controller/i_blk_mem_gen_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.610    i_vga_controller/i_blk_mem_gen_0_i_3_n_0
    SLICE_X87Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.724 r  i_vga_controller/i_blk_mem_gen_0_i_2/CO[3]
                         net (fo=1, routed)           0.009     9.733    i_vga_controller/i_blk_mem_gen_0_i_2_n_0
    SLICE_X87Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     9.968 f  i_vga_controller/i_blk_mem_gen_0_i_1/O[0]
                         net (fo=17, routed)          2.465    12.433    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[3]
    SLICE_X106Y61        LUT4 (Prop_lut4_I0_O)        0.299    12.732 r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__1/O
                         net (fo=1, routed)           0.999    13.731    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/enb_array[0]
    RAMB36_X5Y9          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.669    19.731    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clkb
    RAMB36_X5Y9          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.402    20.133    
                         clock uncertainty           -0.070    20.063    
    RAMB36_X5Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    19.620    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.620    
                         arrival time                         -13.731    
  -------------------------------------------------------------------
                         slack                                  5.890    

Slack (MET) :             5.958ns  (required time - arrival time)
  Source:                 i_vga_controller/FSM_sequential_VStatexDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.525ns  (logic 1.389ns (21.286%)  route 5.136ns (78.714%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.397ns = ( 19.731 - 13.333 ) 
    Source Clock Delay      (SCD):    6.832ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.701     6.832    i_vga_controller/CLK
    SLICE_X85Y74         FDCE                                         r  i_vga_controller/FSM_sequential_VStatexDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y74         FDCE (Prop_fdce_C_Q)         0.419     7.251 r  i_vga_controller/FSM_sequential_VStatexDP_reg[1]/Q
                         net (fo=52, routed)          0.947     8.198    i_vga_controller/VStatexDP[1]
    SLICE_X85Y74         LUT3 (Prop_lut3_I1_O)        0.329     8.527 r  i_vga_controller/i_blk_mem_gen_0_i_16/O
                         net (fo=1, routed)           0.482     9.009    i_vga_controller/YCoordxD[3]
    SLICE_X87Y73         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.641     9.650 r  i_vga_controller/i_blk_mem_gen_0_i_3/O[3]
                         net (fo=17, routed)          3.707    13.357    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addrb[10]
    RAMB36_X5Y9          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.669    19.731    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clkb
    RAMB36_X5Y9          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.402    20.133    
                         clock uncertainty           -0.070    20.063    
    RAMB36_X5Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.748    19.315    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.315    
                         arrival time                         -13.357    
  -------------------------------------------------------------------
                         slack                                  5.958    

Slack (MET) :             5.989ns  (required time - arrival time)
  Source:                 i_vga_controller/FSM_sequential_VStatexDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.795ns  (logic 2.121ns (31.216%)  route 4.674ns (68.784%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.392ns = ( 19.726 - 13.333 ) 
    Source Clock Delay      (SCD):    6.832ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.701     6.832    i_vga_controller/CLK
    SLICE_X85Y74         FDCE                                         r  i_vga_controller/FSM_sequential_VStatexDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y74         FDCE (Prop_fdce_C_Q)         0.419     7.251 r  i_vga_controller/FSM_sequential_VStatexDP_reg[1]/Q
                         net (fo=52, routed)          0.947     8.198    i_vga_controller/VStatexDP[1]
    SLICE_X85Y74         LUT3 (Prop_lut3_I1_O)        0.329     8.527 r  i_vga_controller/i_blk_mem_gen_0_i_16/O
                         net (fo=1, routed)           0.482     9.009    i_vga_controller/YCoordxD[3]
    SLICE_X87Y73         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.601     9.610 r  i_vga_controller/i_blk_mem_gen_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.610    i_vga_controller/i_blk_mem_gen_0_i_3_n_0
    SLICE_X87Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.724 r  i_vga_controller/i_blk_mem_gen_0_i_2/CO[3]
                         net (fo=1, routed)           0.009     9.733    i_vga_controller/i_blk_mem_gen_0_i_2_n_0
    SLICE_X87Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     9.968 f  i_vga_controller/i_blk_mem_gen_0_i_1/O[0]
                         net (fo=17, routed)          1.078    11.046    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[3]
    SLICE_X90Y74         LUT4 (Prop_lut4_I0_O)        0.299    11.345 r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2/O
                         net (fo=1, routed)           0.532    11.877    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/enb_array[0]
    SLICE_X86Y74         LUT4 (Prop_lut4_I3_O)        0.124    12.001 r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENBWREN_cooolgate_en_gate_1/O
                         net (fo=1, routed)           1.625    13.626    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENBWREN_cooolgate_en_sig_1
    RAMB36_X4Y8          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.664    19.726    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clkb
    RAMB36_X4Y8          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.402    20.128    
                         clock uncertainty           -0.070    20.058    
    RAMB36_X4Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    19.615    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.615    
                         arrival time                         -13.626    
  -------------------------------------------------------------------
                         slack                                  5.989    

Slack (MET) :             6.099ns  (required time - arrival time)
  Source:                 i_vga_controller/FSM_sequential_VStatexDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.581ns  (logic 2.025ns (30.771%)  route 4.556ns (69.229%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.377ns = ( 19.710 - 13.333 ) 
    Source Clock Delay      (SCD):    6.832ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.701     6.832    i_vga_controller/CLK
    SLICE_X85Y74         FDCE                                         r  i_vga_controller/FSM_sequential_VStatexDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y74         FDCE (Prop_fdce_C_Q)         0.419     7.251 r  i_vga_controller/FSM_sequential_VStatexDP_reg[1]/Q
                         net (fo=52, routed)          0.947     8.198    i_vga_controller/VStatexDP[1]
    SLICE_X85Y74         LUT3 (Prop_lut3_I1_O)        0.329     8.527 r  i_vga_controller/i_blk_mem_gen_0_i_16/O
                         net (fo=1, routed)           0.482     9.009    i_vga_controller/YCoordxD[3]
    SLICE_X87Y73         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.601     9.610 r  i_vga_controller/i_blk_mem_gen_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.610    i_vga_controller/i_blk_mem_gen_0_i_3_n_0
    SLICE_X87Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.724 r  i_vga_controller/i_blk_mem_gen_0_i_2/CO[3]
                         net (fo=1, routed)           0.009     9.733    i_vga_controller/i_blk_mem_gen_0_i_2_n_0
    SLICE_X87Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     9.968 r  i_vga_controller/i_blk_mem_gen_0_i_1/O[0]
                         net (fo=17, routed)          2.533    12.501    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[3]
    SLICE_X106Y63        LUT4 (Prop_lut4_I2_O)        0.327    12.828 r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__8/O
                         net (fo=1, routed)           0.584    13.413    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/enb_array[0]
    RAMB36_X5Y12         RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.648    19.710    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clkb
    RAMB36_X5Y12         RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.516    20.226    
                         clock uncertainty           -0.070    20.157    
    RAMB36_X5Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.645    19.512    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.512    
                         arrival time                         -13.413    
  -------------------------------------------------------------------
                         slack                                  6.099    

Slack (MET) :             6.128ns  (required time - arrival time)
  Source:                 i_vga_controller/FSM_sequential_VStatexDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.453ns  (logic 2.019ns (31.288%)  route 4.434ns (68.712%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.393ns = ( 19.727 - 13.333 ) 
    Source Clock Delay      (SCD):    6.832ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.701     6.832    i_vga_controller/CLK
    SLICE_X85Y74         FDCE                                         r  i_vga_controller/FSM_sequential_VStatexDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y74         FDCE (Prop_fdce_C_Q)         0.419     7.251 r  i_vga_controller/FSM_sequential_VStatexDP_reg[1]/Q
                         net (fo=52, routed)          0.947     8.198    i_vga_controller/VStatexDP[1]
    SLICE_X85Y74         LUT3 (Prop_lut3_I1_O)        0.329     8.527 r  i_vga_controller/i_blk_mem_gen_0_i_16/O
                         net (fo=1, routed)           0.482     9.009    i_vga_controller/YCoordxD[3]
    SLICE_X87Y73         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.601     9.610 r  i_vga_controller/i_blk_mem_gen_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.610    i_vga_controller/i_blk_mem_gen_0_i_3_n_0
    SLICE_X87Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.724 r  i_vga_controller/i_blk_mem_gen_0_i_2/CO[3]
                         net (fo=1, routed)           0.009     9.733    i_vga_controller/i_blk_mem_gen_0_i_2_n_0
    SLICE_X87Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     9.968 f  i_vga_controller/i_blk_mem_gen_0_i_1/O[0]
                         net (fo=17, routed)          2.099    12.067    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[3]
    SLICE_X90Y61         LUT4 (Prop_lut4_I0_O)        0.321    12.388 r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__3/O
                         net (fo=1, routed)           0.897    13.285    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/enb_array[0]
    RAMB36_X4Y9          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.665    19.727    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clkb
    RAMB36_X4Y9          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.402    20.129    
                         clock uncertainty           -0.070    20.059    
    RAMB36_X4Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.647    19.412    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.412    
                         arrival time                         -13.285    
  -------------------------------------------------------------------
                         slack                                  6.128    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 i_pong_fsm/BallDirXxDP_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/BallDirXxDP_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.562ns
    Source Clock Delay      (SCD):    2.005ns
    Clock Pessimism Removal (CPR):    0.557ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.574     2.005    i_pong_fsm/clk_out1
    SLICE_X86Y79         FDPE                                         r  i_pong_fsm/BallDirXxDP_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y79         FDPE (Prop_fdpe_C_Q)         0.164     2.169 r  i_pong_fsm/BallDirXxDP_reg/Q
                         net (fo=3, routed)           0.175     2.344    i_pong_fsm/BallDirXxDP
    SLICE_X86Y79         LUT6 (Prop_lut6_I5_O)        0.045     2.389 r  i_pong_fsm/BallDirXxDP_i_1/O
                         net (fo=1, routed)           0.000     2.389    i_pong_fsm/BallDirXxDP_i_1_n_0
    SLICE_X86Y79         FDPE                                         r  i_pong_fsm/BallDirXxDP_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.842     2.562    i_pong_fsm/clk_out1
    SLICE_X86Y79         FDPE                                         r  i_pong_fsm/BallDirXxDP_reg/C
                         clock pessimism             -0.557     2.005    
                         clock uncertainty            0.070     2.075    
    SLICE_X86Y79         FDPE (Hold_fdpe_C_D)         0.120     2.195    i_pong_fsm/BallDirXxDP_reg
  -------------------------------------------------------------------
                         required time                         -2.195    
                         arrival time                           2.389    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 i_pong_fsm/BallDirYxDP_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/BallDirYxDP_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.562ns
    Source Clock Delay      (SCD):    2.006ns
    Clock Pessimism Removal (CPR):    0.556ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.575     2.006    i_pong_fsm/clk_out1
    SLICE_X84Y80         FDPE                                         r  i_pong_fsm/BallDirYxDP_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y80         FDPE (Prop_fdpe_C_Q)         0.141     2.147 r  i_pong_fsm/BallDirYxDP_reg/Q
                         net (fo=3, routed)           0.185     2.332    i_pong_fsm/BallDirYxDP
    SLICE_X84Y80         LUT5 (Prop_lut5_I4_O)        0.045     2.377 r  i_pong_fsm/BallDirYxDP_i_1/O
                         net (fo=1, routed)           0.000     2.377    i_pong_fsm/BallDirYxDP_i_1_n_0
    SLICE_X84Y80         FDPE                                         r  i_pong_fsm/BallDirYxDP_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.842     2.562    i_pong_fsm/clk_out1
    SLICE_X84Y80         FDPE                                         r  i_pong_fsm/BallDirYxDP_reg/C
                         clock pessimism             -0.556     2.006    
                         clock uncertainty            0.070     2.076    
    SLICE_X84Y80         FDPE (Hold_fdpe_C_D)         0.091     2.167    i_pong_fsm/BallDirYxDP_reg
  -------------------------------------------------------------------
                         required time                         -2.167    
                         arrival time                           2.377    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 i_pong_fsm/BallXxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/BallXxDP_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.560ns
    Source Clock Delay      (SCD):    2.004ns
    Clock Pessimism Removal (CPR):    0.556ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.573     2.004    i_pong_fsm/clk_out1
    SLICE_X84Y78         FDCE                                         r  i_pong_fsm/BallXxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y78         FDCE (Prop_fdce_C_Q)         0.141     2.145 f  i_pong_fsm/BallXxDP_reg[0]/Q
                         net (fo=8, routed)           0.185     2.330    i_pong_fsm/BallXxDP_reg[9]_0[0]
    SLICE_X84Y78         LUT5 (Prop_lut5_I0_O)        0.045     2.375 r  i_pong_fsm/BallXxDP[0]_i_1/O
                         net (fo=1, routed)           0.000     2.375    i_pong_fsm/BallXxDP[0]_i_1_n_0
    SLICE_X84Y78         FDCE                                         r  i_pong_fsm/BallXxDP_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.840     2.560    i_pong_fsm/clk_out1
    SLICE_X84Y78         FDCE                                         r  i_pong_fsm/BallXxDP_reg[0]/C
                         clock pessimism             -0.556     2.004    
                         clock uncertainty            0.070     2.074    
    SLICE_X84Y78         FDCE (Hold_fdce_C_D)         0.091     2.165    i_pong_fsm/BallXxDP_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.165    
                         arrival time                           2.375    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 i_pong_fsm/BallYxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/BallYxDP_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.209ns (49.663%)  route 0.212ns (50.337%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.561ns
    Source Clock Delay      (SCD):    2.005ns
    Clock Pessimism Removal (CPR):    0.556ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.574     2.005    i_pong_fsm/clk_out1
    SLICE_X82Y79         FDCE                                         r  i_pong_fsm/BallYxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y79         FDCE (Prop_fdce_C_Q)         0.164     2.169 f  i_pong_fsm/BallYxDP_reg[0]/Q
                         net (fo=7, routed)           0.212     2.381    i_pong_fsm/Q[0]
    SLICE_X82Y79         LUT6 (Prop_lut6_I5_O)        0.045     2.426 r  i_pong_fsm/BallYxDP[0]_i_1/O
                         net (fo=1, routed)           0.000     2.426    i_pong_fsm/p_0_in[0]
    SLICE_X82Y79         FDCE                                         r  i_pong_fsm/BallYxDP_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.841     2.561    i_pong_fsm/clk_out1
    SLICE_X82Y79         FDCE                                         r  i_pong_fsm/BallYxDP_reg[0]/C
                         clock pessimism             -0.556     2.005    
                         clock uncertainty            0.070     2.075    
    SLICE_X82Y79         FDCE (Hold_fdce_C_D)         0.120     2.195    i_pong_fsm/BallYxDP_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.195    
                         arrival time                           2.426    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 i_vga_controller/FSM_sequential_HStatexDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/FSM_sequential_HStatexDP_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.183ns (42.136%)  route 0.251ns (57.864%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.558ns
    Source Clock Delay      (SCD):    2.002ns
    Clock Pessimism Removal (CPR):    0.556ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.571     2.002    i_vga_controller/CLK
    SLICE_X87Y76         FDCE                                         r  i_vga_controller/FSM_sequential_HStatexDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y76         FDCE (Prop_fdce_C_Q)         0.141     2.143 r  i_vga_controller/FSM_sequential_HStatexDP_reg[0]/Q
                         net (fo=79, routed)          0.251     2.394    i_vga_controller/HStatexDP[0]
    SLICE_X87Y76         LUT3 (Prop_lut3_I0_O)        0.042     2.436 r  i_vga_controller/FSM_sequential_HStatexDP[1]_i_1/O
                         net (fo=1, routed)           0.000     2.436    i_vga_controller/FSM_sequential_HStatexDP[1]_i_1_n_0
    SLICE_X87Y76         FDCE                                         r  i_vga_controller/FSM_sequential_HStatexDP_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.838     2.558    i_vga_controller/CLK
    SLICE_X87Y76         FDCE                                         r  i_vga_controller/FSM_sequential_HStatexDP_reg[1]/C
                         clock pessimism             -0.556     2.002    
                         clock uncertainty            0.070     2.072    
    SLICE_X87Y76         FDCE (Hold_fdce_C_D)         0.107     2.179    i_vga_controller/FSM_sequential_HStatexDP_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.179    
                         arrival time                           2.436    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 i_vga_controller/FSM_sequential_VStatexDP_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.249ns (52.450%)  route 0.226ns (47.550%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.557ns
    Source Clock Delay      (SCD):    2.001ns
    Clock Pessimism Removal (CPR):    0.523ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.570     2.001    i_vga_controller/CLK
    SLICE_X85Y74         FDPE                                         r  i_vga_controller/FSM_sequential_VStatexDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y74         FDPE (Prop_fdpe_C_Q)         0.141     2.142 r  i_vga_controller/FSM_sequential_VStatexDP_reg[0]/Q
                         net (fo=55, routed)          0.226     2.368    i_vga_controller/VStatexDP[0]
    SLICE_X87Y74         LUT3 (Prop_lut3_I2_O)        0.045     2.413 r  i_vga_controller/i_blk_mem_gen_0_i_12/O
                         net (fo=2, routed)           0.000     2.413    i_vga_controller/YCoordxD[8]
    SLICE_X87Y74         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.476 r  i_vga_controller/i_blk_mem_gen_0_i_2/O[3]
                         net (fo=17, routed)          0.000     2.476    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/addrb[2]
    SLICE_X87Y74         FDRE                                         r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.837     2.557    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X87Y74         FDRE                                         r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                         clock pessimism             -0.523     2.034    
                         clock uncertainty            0.070     2.104    
    SLICE_X87Y74         FDRE (Hold_fdre_C_D)         0.102     2.206    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.206    
                         arrival time                           2.476    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 i_vga_controller/FSM_sequential_VStatexDP_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.252ns (53.082%)  route 0.223ns (46.918%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.557ns
    Source Clock Delay      (SCD):    2.001ns
    Clock Pessimism Removal (CPR):    0.523ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.570     2.001    i_vga_controller/CLK
    SLICE_X85Y74         FDPE                                         r  i_vga_controller/FSM_sequential_VStatexDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y74         FDPE (Prop_fdpe_C_Q)         0.141     2.142 r  i_vga_controller/FSM_sequential_VStatexDP_reg[0]/Q
                         net (fo=55, routed)          0.223     2.365    i_vga_controller/VStatexDP[0]
    SLICE_X87Y74         LUT3 (Prop_lut3_I2_O)        0.045     2.410 r  i_vga_controller/i_blk_mem_gen_0_i_13/O
                         net (fo=2, routed)           0.000     2.410    i_vga_controller/YCoordxD[7]
    SLICE_X87Y74         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.476 r  i_vga_controller/i_blk_mem_gen_0_i_2/O[2]
                         net (fo=18, routed)          0.000     2.476    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/addrb[1]
    SLICE_X87Y74         FDRE                                         r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.837     2.557    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X87Y74         FDRE                                         r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                         clock pessimism             -0.523     2.034    
                         clock uncertainty            0.070     2.104    
    SLICE_X87Y74         FDRE (Hold_fdre_C_D)         0.102     2.206    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.206    
                         arrival time                           2.476    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 i_vga_controller/FSM_sequential_HStatexDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/FSM_sequential_HStatexDP_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.186ns (42.533%)  route 0.251ns (57.467%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.558ns
    Source Clock Delay      (SCD):    2.002ns
    Clock Pessimism Removal (CPR):    0.556ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.571     2.002    i_vga_controller/CLK
    SLICE_X87Y76         FDCE                                         r  i_vga_controller/FSM_sequential_HStatexDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y76         FDCE (Prop_fdce_C_Q)         0.141     2.143 r  i_vga_controller/FSM_sequential_HStatexDP_reg[0]/Q
                         net (fo=79, routed)          0.251     2.394    i_vga_controller/HStatexDP[0]
    SLICE_X87Y76         LUT2 (Prop_lut2_I1_O)        0.045     2.439 r  i_vga_controller/FSM_sequential_HStatexDP[0]_i_1/O
                         net (fo=1, routed)           0.000     2.439    i_vga_controller/FSM_sequential_HStatexDP[0]_i_1_n_0
    SLICE_X87Y76         FDCE                                         r  i_vga_controller/FSM_sequential_HStatexDP_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.838     2.558    i_vga_controller/CLK
    SLICE_X87Y76         FDCE                                         r  i_vga_controller/FSM_sequential_HStatexDP_reg[0]/C
                         clock pessimism             -0.556     2.002    
                         clock uncertainty            0.070     2.072    
    SLICE_X87Y76         FDCE (Hold_fdce_C_D)         0.091     2.163    i_vga_controller/FSM_sequential_HStatexDP_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.163    
                         arrival time                           2.439    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 i_pong_fsm/PlateXxDP_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateXxDP_reg[9]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.186ns (40.505%)  route 0.273ns (59.495%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.570ns
    Source Clock Delay      (SCD):    2.011ns
    Clock Pessimism Removal (CPR):    0.542ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.580     2.011    i_pong_fsm/clk_out1
    SLICE_X85Y87         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y87         FDCE (Prop_fdce_C_Q)         0.141     2.152 r  i_pong_fsm/PlateXxDP_reg[8]/Q
                         net (fo=17, routed)          0.273     2.425    i_pong_fsm/PlateXxD[8]
    SLICE_X85Y88         LUT6 (Prop_lut6_I4_O)        0.045     2.470 r  i_pong_fsm/PlateXxDP[9]_i_1/O
                         net (fo=1, routed)           0.000     2.470    i_pong_fsm/PlateXxDP[9]_i_1_n_0
    SLICE_X85Y88         FDPE                                         r  i_pong_fsm/PlateXxDP_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.850     2.570    i_pong_fsm/clk_out1
    SLICE_X85Y88         FDPE                                         r  i_pong_fsm/PlateXxDP_reg[9]/C
                         clock pessimism             -0.542     2.028    
                         clock uncertainty            0.070     2.098    
    SLICE_X85Y88         FDPE (Hold_fdpe_C_D)         0.091     2.189    i_pong_fsm/PlateXxDP_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.189    
                         arrival time                           2.470    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 i_pong_fsm/PlateXxDP_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateXxDP_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.209ns (42.832%)  route 0.279ns (57.168%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.569ns
    Source Clock Delay      (SCD):    2.012ns
    Clock Pessimism Removal (CPR):    0.543ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.581     2.012    i_pong_fsm/clk_out1
    SLICE_X86Y88         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y88         FDCE (Prop_fdce_C_Q)         0.164     2.176 r  i_pong_fsm/PlateXxDP_reg[6]/Q
                         net (fo=17, routed)          0.279     2.455    i_pong_fsm/PlateXxD[6]
    SLICE_X86Y87         LUT6 (Prop_lut6_I4_O)        0.045     2.500 r  i_pong_fsm/PlateXxDP[7]_i_1/O
                         net (fo=1, routed)           0.000     2.500    i_pong_fsm/PlateXxDP[7]_i_1_n_0
    SLICE_X86Y87         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.849     2.569    i_pong_fsm/clk_out1
    SLICE_X86Y87         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[7]/C
                         clock pessimism             -0.543     2.026    
                         clock uncertainty            0.070     2.096    
    SLICE_X86Y87         FDCE (Hold_fdce_C_D)         0.120     2.216    i_pong_fsm/PlateXxDP_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.216    
                         arrival time                           2.500    
  -------------------------------------------------------------------
                         slack                                  0.284    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.458ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.195ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.458ns  (required time - arrival time)
  Source:                 i_vga_controller/FSM_sequential_VStatexDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.127ns  (logic 2.023ns (28.385%)  route 5.104ns (71.615%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.396ns = ( 19.730 - 13.333 ) 
    Source Clock Delay      (SCD):    6.832ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.701     6.832    i_vga_controller/CLK
    SLICE_X85Y74         FDCE                                         r  i_vga_controller/FSM_sequential_VStatexDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y74         FDCE (Prop_fdce_C_Q)         0.419     7.251 r  i_vga_controller/FSM_sequential_VStatexDP_reg[1]/Q
                         net (fo=52, routed)          0.947     8.198    i_vga_controller/VStatexDP[1]
    SLICE_X85Y74         LUT3 (Prop_lut3_I1_O)        0.329     8.527 r  i_vga_controller/i_blk_mem_gen_0_i_16/O
                         net (fo=1, routed)           0.482     9.009    i_vga_controller/YCoordxD[3]
    SLICE_X87Y73         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.601     9.610 r  i_vga_controller/i_blk_mem_gen_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.610    i_vga_controller/i_blk_mem_gen_0_i_3_n_0
    SLICE_X87Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.724 r  i_vga_controller/i_blk_mem_gen_0_i_2/CO[3]
                         net (fo=1, routed)           0.009     9.733    i_vga_controller/i_blk_mem_gen_0_i_2_n_0
    SLICE_X87Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     9.968 f  i_vga_controller/i_blk_mem_gen_0_i_1/O[0]
                         net (fo=17, routed)          2.465    12.433    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/addrb[15]
    SLICE_X106Y61        LUT4 (Prop_lut4_I0_O)        0.325    12.758 r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__0/O
                         net (fo=1, routed)           1.201    13.959    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/enb_array[3]
    RAMB36_X5Y8          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.668    19.730    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clkb
    RAMB36_X5Y8          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.402    20.132    
                         clock uncertainty           -0.070    20.062    
    RAMB36_X5Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.645    19.417    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.417    
                         arrival time                         -13.959    
  -------------------------------------------------------------------
                         slack                                  5.458    

Slack (MET) :             5.619ns  (required time - arrival time)
  Source:                 i_vga_controller/FSM_sequential_VStatexDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.863ns  (logic 1.389ns (20.238%)  route 5.474ns (79.762%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.396ns = ( 19.730 - 13.333 ) 
    Source Clock Delay      (SCD):    6.832ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.701     6.832    i_vga_controller/CLK
    SLICE_X85Y74         FDCE                                         r  i_vga_controller/FSM_sequential_VStatexDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y74         FDCE (Prop_fdce_C_Q)         0.419     7.251 r  i_vga_controller/FSM_sequential_VStatexDP_reg[1]/Q
                         net (fo=52, routed)          0.947     8.198    i_vga_controller/VStatexDP[1]
    SLICE_X85Y74         LUT3 (Prop_lut3_I1_O)        0.329     8.527 r  i_vga_controller/i_blk_mem_gen_0_i_16/O
                         net (fo=1, routed)           0.482     9.009    i_vga_controller/YCoordxD[3]
    SLICE_X87Y73         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.641     9.650 r  i_vga_controller/i_blk_mem_gen_0_i_3/O[3]
                         net (fo=17, routed)          4.045    13.695    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/addrb[10]
    RAMB36_X5Y8          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.668    19.730    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clkb
    RAMB36_X5Y8          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.402    20.132    
                         clock uncertainty           -0.070    20.062    
    RAMB36_X5Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.748    19.314    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.314    
                         arrival time                         -13.695    
  -------------------------------------------------------------------
                         slack                                  5.619    

Slack (MET) :             5.746ns  (required time - arrival time)
  Source:                 i_vga_controller/FSM_sequential_VStatexDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.034ns  (logic 1.997ns (28.392%)  route 5.037ns (71.608%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.388ns = ( 19.722 - 13.333 ) 
    Source Clock Delay      (SCD):    6.832ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.701     6.832    i_vga_controller/CLK
    SLICE_X85Y74         FDCE                                         r  i_vga_controller/FSM_sequential_VStatexDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y74         FDCE (Prop_fdce_C_Q)         0.419     7.251 r  i_vga_controller/FSM_sequential_VStatexDP_reg[1]/Q
                         net (fo=52, routed)          0.947     8.198    i_vga_controller/VStatexDP[1]
    SLICE_X85Y74         LUT3 (Prop_lut3_I1_O)        0.329     8.527 r  i_vga_controller/i_blk_mem_gen_0_i_16/O
                         net (fo=1, routed)           0.482     9.009    i_vga_controller/YCoordxD[3]
    SLICE_X87Y73         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.601     9.610 r  i_vga_controller/i_blk_mem_gen_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.610    i_vga_controller/i_blk_mem_gen_0_i_3_n_0
    SLICE_X87Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.724 r  i_vga_controller/i_blk_mem_gen_0_i_2/CO[3]
                         net (fo=1, routed)           0.009     9.733    i_vga_controller/i_blk_mem_gen_0_i_2_n_0
    SLICE_X87Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     9.968 f  i_vga_controller/i_blk_mem_gen_0_i_1/O[0]
                         net (fo=17, routed)          2.099    12.067    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[3]
    SLICE_X90Y61         LUT4 (Prop_lut4_I0_O)        0.299    12.366 r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__0/O
                         net (fo=1, routed)           1.499    13.865    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/enb_array[0]
    RAMB36_X4Y7          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.660    19.722    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clkb
    RAMB36_X4Y7          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.402    20.124    
                         clock uncertainty           -0.070    20.054    
    RAMB36_X4Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    19.611    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.611    
                         arrival time                         -13.865    
  -------------------------------------------------------------------
                         slack                                  5.746    

Slack (MET) :             5.823ns  (required time - arrival time)
  Source:                 i_vga_controller/FSM_sequential_VStatexDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.667ns  (logic 1.571ns (23.564%)  route 5.096ns (76.436%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.396ns = ( 19.730 - 13.333 ) 
    Source Clock Delay      (SCD):    6.832ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.701     6.832    i_vga_controller/CLK
    SLICE_X85Y74         FDCE                                         r  i_vga_controller/FSM_sequential_VStatexDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y74         FDCE (Prop_fdce_C_Q)         0.419     7.251 r  i_vga_controller/FSM_sequential_VStatexDP_reg[1]/Q
                         net (fo=52, routed)          0.947     8.198    i_vga_controller/VStatexDP[1]
    SLICE_X85Y74         LUT3 (Prop_lut3_I1_O)        0.329     8.527 r  i_vga_controller/i_blk_mem_gen_0_i_16/O
                         net (fo=1, routed)           0.482     9.009    i_vga_controller/YCoordxD[3]
    SLICE_X87Y73         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.601     9.610 r  i_vga_controller/i_blk_mem_gen_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.610    i_vga_controller/i_blk_mem_gen_0_i_3_n_0
    SLICE_X87Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.832 r  i_vga_controller/i_blk_mem_gen_0_i_2/O[0]
                         net (fo=17, routed)          3.667    13.499    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/addrb[11]
    RAMB36_X5Y8          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.668    19.730    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clkb
    RAMB36_X5Y8          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.402    20.132    
                         clock uncertainty           -0.070    20.062    
    RAMB36_X5Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.741    19.321    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.321    
                         arrival time                         -13.499    
  -------------------------------------------------------------------
                         slack                                  5.823    

Slack (MET) :             5.870ns  (required time - arrival time)
  Source:                 i_vga_controller/FSM_sequential_VStatexDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.604ns  (logic 1.389ns (21.032%)  route 5.215ns (78.968%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.388ns = ( 19.722 - 13.333 ) 
    Source Clock Delay      (SCD):    6.832ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.701     6.832    i_vga_controller/CLK
    SLICE_X85Y74         FDCE                                         r  i_vga_controller/FSM_sequential_VStatexDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y74         FDCE (Prop_fdce_C_Q)         0.419     7.251 r  i_vga_controller/FSM_sequential_VStatexDP_reg[1]/Q
                         net (fo=52, routed)          0.947     8.198    i_vga_controller/VStatexDP[1]
    SLICE_X85Y74         LUT3 (Prop_lut3_I1_O)        0.329     8.527 r  i_vga_controller/i_blk_mem_gen_0_i_16/O
                         net (fo=1, routed)           0.482     9.009    i_vga_controller/YCoordxD[3]
    SLICE_X87Y73         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.641     9.650 r  i_vga_controller/i_blk_mem_gen_0_i_3/O[3]
                         net (fo=17, routed)          3.786    13.436    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addrb[10]
    RAMB36_X4Y7          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.660    19.722    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clkb
    RAMB36_X4Y7          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.402    20.124    
                         clock uncertainty           -0.070    20.054    
    RAMB36_X4Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.748    19.306    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.306    
                         arrival time                         -13.436    
  -------------------------------------------------------------------
                         slack                                  5.870    

Slack (MET) :             5.890ns  (required time - arrival time)
  Source:                 i_vga_controller/FSM_sequential_VStatexDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.899ns  (logic 1.997ns (28.947%)  route 4.902ns (71.053%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.397ns = ( 19.731 - 13.333 ) 
    Source Clock Delay      (SCD):    6.832ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.701     6.832    i_vga_controller/CLK
    SLICE_X85Y74         FDCE                                         r  i_vga_controller/FSM_sequential_VStatexDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y74         FDCE (Prop_fdce_C_Q)         0.419     7.251 r  i_vga_controller/FSM_sequential_VStatexDP_reg[1]/Q
                         net (fo=52, routed)          0.947     8.198    i_vga_controller/VStatexDP[1]
    SLICE_X85Y74         LUT3 (Prop_lut3_I1_O)        0.329     8.527 r  i_vga_controller/i_blk_mem_gen_0_i_16/O
                         net (fo=1, routed)           0.482     9.009    i_vga_controller/YCoordxD[3]
    SLICE_X87Y73         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.601     9.610 r  i_vga_controller/i_blk_mem_gen_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.610    i_vga_controller/i_blk_mem_gen_0_i_3_n_0
    SLICE_X87Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.724 r  i_vga_controller/i_blk_mem_gen_0_i_2/CO[3]
                         net (fo=1, routed)           0.009     9.733    i_vga_controller/i_blk_mem_gen_0_i_2_n_0
    SLICE_X87Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     9.968 f  i_vga_controller/i_blk_mem_gen_0_i_1/O[0]
                         net (fo=17, routed)          2.465    12.433    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[3]
    SLICE_X106Y61        LUT4 (Prop_lut4_I0_O)        0.299    12.732 r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__1/O
                         net (fo=1, routed)           0.999    13.731    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/enb_array[0]
    RAMB36_X5Y9          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.669    19.731    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clkb
    RAMB36_X5Y9          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.402    20.133    
                         clock uncertainty           -0.070    20.063    
    RAMB36_X5Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    19.620    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.620    
                         arrival time                         -13.731    
  -------------------------------------------------------------------
                         slack                                  5.890    

Slack (MET) :             5.958ns  (required time - arrival time)
  Source:                 i_vga_controller/FSM_sequential_VStatexDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.525ns  (logic 1.389ns (21.286%)  route 5.136ns (78.714%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.397ns = ( 19.731 - 13.333 ) 
    Source Clock Delay      (SCD):    6.832ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.701     6.832    i_vga_controller/CLK
    SLICE_X85Y74         FDCE                                         r  i_vga_controller/FSM_sequential_VStatexDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y74         FDCE (Prop_fdce_C_Q)         0.419     7.251 r  i_vga_controller/FSM_sequential_VStatexDP_reg[1]/Q
                         net (fo=52, routed)          0.947     8.198    i_vga_controller/VStatexDP[1]
    SLICE_X85Y74         LUT3 (Prop_lut3_I1_O)        0.329     8.527 r  i_vga_controller/i_blk_mem_gen_0_i_16/O
                         net (fo=1, routed)           0.482     9.009    i_vga_controller/YCoordxD[3]
    SLICE_X87Y73         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.641     9.650 r  i_vga_controller/i_blk_mem_gen_0_i_3/O[3]
                         net (fo=17, routed)          3.707    13.357    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addrb[10]
    RAMB36_X5Y9          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.669    19.731    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clkb
    RAMB36_X5Y9          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.402    20.133    
                         clock uncertainty           -0.070    20.063    
    RAMB36_X5Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.748    19.315    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.315    
                         arrival time                         -13.357    
  -------------------------------------------------------------------
                         slack                                  5.958    

Slack (MET) :             5.989ns  (required time - arrival time)
  Source:                 i_vga_controller/FSM_sequential_VStatexDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.795ns  (logic 2.121ns (31.216%)  route 4.674ns (68.784%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.392ns = ( 19.726 - 13.333 ) 
    Source Clock Delay      (SCD):    6.832ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.701     6.832    i_vga_controller/CLK
    SLICE_X85Y74         FDCE                                         r  i_vga_controller/FSM_sequential_VStatexDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y74         FDCE (Prop_fdce_C_Q)         0.419     7.251 r  i_vga_controller/FSM_sequential_VStatexDP_reg[1]/Q
                         net (fo=52, routed)          0.947     8.198    i_vga_controller/VStatexDP[1]
    SLICE_X85Y74         LUT3 (Prop_lut3_I1_O)        0.329     8.527 r  i_vga_controller/i_blk_mem_gen_0_i_16/O
                         net (fo=1, routed)           0.482     9.009    i_vga_controller/YCoordxD[3]
    SLICE_X87Y73         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.601     9.610 r  i_vga_controller/i_blk_mem_gen_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.610    i_vga_controller/i_blk_mem_gen_0_i_3_n_0
    SLICE_X87Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.724 r  i_vga_controller/i_blk_mem_gen_0_i_2/CO[3]
                         net (fo=1, routed)           0.009     9.733    i_vga_controller/i_blk_mem_gen_0_i_2_n_0
    SLICE_X87Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     9.968 f  i_vga_controller/i_blk_mem_gen_0_i_1/O[0]
                         net (fo=17, routed)          1.078    11.046    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[3]
    SLICE_X90Y74         LUT4 (Prop_lut4_I0_O)        0.299    11.345 r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2/O
                         net (fo=1, routed)           0.532    11.877    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/enb_array[0]
    SLICE_X86Y74         LUT4 (Prop_lut4_I3_O)        0.124    12.001 r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENBWREN_cooolgate_en_gate_1/O
                         net (fo=1, routed)           1.625    13.626    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENBWREN_cooolgate_en_sig_1
    RAMB36_X4Y8          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.664    19.726    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clkb
    RAMB36_X4Y8          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.402    20.128    
                         clock uncertainty           -0.070    20.058    
    RAMB36_X4Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    19.615    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.615    
                         arrival time                         -13.626    
  -------------------------------------------------------------------
                         slack                                  5.989    

Slack (MET) :             6.099ns  (required time - arrival time)
  Source:                 i_vga_controller/FSM_sequential_VStatexDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.581ns  (logic 2.025ns (30.771%)  route 4.556ns (69.229%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.377ns = ( 19.710 - 13.333 ) 
    Source Clock Delay      (SCD):    6.832ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.701     6.832    i_vga_controller/CLK
    SLICE_X85Y74         FDCE                                         r  i_vga_controller/FSM_sequential_VStatexDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y74         FDCE (Prop_fdce_C_Q)         0.419     7.251 r  i_vga_controller/FSM_sequential_VStatexDP_reg[1]/Q
                         net (fo=52, routed)          0.947     8.198    i_vga_controller/VStatexDP[1]
    SLICE_X85Y74         LUT3 (Prop_lut3_I1_O)        0.329     8.527 r  i_vga_controller/i_blk_mem_gen_0_i_16/O
                         net (fo=1, routed)           0.482     9.009    i_vga_controller/YCoordxD[3]
    SLICE_X87Y73         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.601     9.610 r  i_vga_controller/i_blk_mem_gen_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.610    i_vga_controller/i_blk_mem_gen_0_i_3_n_0
    SLICE_X87Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.724 r  i_vga_controller/i_blk_mem_gen_0_i_2/CO[3]
                         net (fo=1, routed)           0.009     9.733    i_vga_controller/i_blk_mem_gen_0_i_2_n_0
    SLICE_X87Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     9.968 r  i_vga_controller/i_blk_mem_gen_0_i_1/O[0]
                         net (fo=17, routed)          2.533    12.501    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[3]
    SLICE_X106Y63        LUT4 (Prop_lut4_I2_O)        0.327    12.828 r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__8/O
                         net (fo=1, routed)           0.584    13.413    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/enb_array[0]
    RAMB36_X5Y12         RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.648    19.710    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clkb
    RAMB36_X5Y12         RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.516    20.226    
                         clock uncertainty           -0.070    20.157    
    RAMB36_X5Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.645    19.512    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.512    
                         arrival time                         -13.413    
  -------------------------------------------------------------------
                         slack                                  6.099    

Slack (MET) :             6.128ns  (required time - arrival time)
  Source:                 i_vga_controller/FSM_sequential_VStatexDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.453ns  (logic 2.019ns (31.288%)  route 4.434ns (68.712%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.393ns = ( 19.727 - 13.333 ) 
    Source Clock Delay      (SCD):    6.832ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.701     6.832    i_vga_controller/CLK
    SLICE_X85Y74         FDCE                                         r  i_vga_controller/FSM_sequential_VStatexDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y74         FDCE (Prop_fdce_C_Q)         0.419     7.251 r  i_vga_controller/FSM_sequential_VStatexDP_reg[1]/Q
                         net (fo=52, routed)          0.947     8.198    i_vga_controller/VStatexDP[1]
    SLICE_X85Y74         LUT3 (Prop_lut3_I1_O)        0.329     8.527 r  i_vga_controller/i_blk_mem_gen_0_i_16/O
                         net (fo=1, routed)           0.482     9.009    i_vga_controller/YCoordxD[3]
    SLICE_X87Y73         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.601     9.610 r  i_vga_controller/i_blk_mem_gen_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.610    i_vga_controller/i_blk_mem_gen_0_i_3_n_0
    SLICE_X87Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.724 r  i_vga_controller/i_blk_mem_gen_0_i_2/CO[3]
                         net (fo=1, routed)           0.009     9.733    i_vga_controller/i_blk_mem_gen_0_i_2_n_0
    SLICE_X87Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     9.968 f  i_vga_controller/i_blk_mem_gen_0_i_1/O[0]
                         net (fo=17, routed)          2.099    12.067    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[3]
    SLICE_X90Y61         LUT4 (Prop_lut4_I0_O)        0.321    12.388 r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__3/O
                         net (fo=1, routed)           0.897    13.285    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/enb_array[0]
    RAMB36_X4Y9          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.665    19.727    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clkb
    RAMB36_X4Y9          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.402    20.129    
                         clock uncertainty           -0.070    20.059    
    RAMB36_X4Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.647    19.412    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.412    
                         arrival time                         -13.285    
  -------------------------------------------------------------------
                         slack                                  6.128    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 i_pong_fsm/BallDirXxDP_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/BallDirXxDP_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.562ns
    Source Clock Delay      (SCD):    2.005ns
    Clock Pessimism Removal (CPR):    0.557ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.574     2.005    i_pong_fsm/clk_out1
    SLICE_X86Y79         FDPE                                         r  i_pong_fsm/BallDirXxDP_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y79         FDPE (Prop_fdpe_C_Q)         0.164     2.169 r  i_pong_fsm/BallDirXxDP_reg/Q
                         net (fo=3, routed)           0.175     2.344    i_pong_fsm/BallDirXxDP
    SLICE_X86Y79         LUT6 (Prop_lut6_I5_O)        0.045     2.389 r  i_pong_fsm/BallDirXxDP_i_1/O
                         net (fo=1, routed)           0.000     2.389    i_pong_fsm/BallDirXxDP_i_1_n_0
    SLICE_X86Y79         FDPE                                         r  i_pong_fsm/BallDirXxDP_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.842     2.562    i_pong_fsm/clk_out1
    SLICE_X86Y79         FDPE                                         r  i_pong_fsm/BallDirXxDP_reg/C
                         clock pessimism             -0.557     2.005    
                         clock uncertainty            0.070     2.075    
    SLICE_X86Y79         FDPE (Hold_fdpe_C_D)         0.120     2.195    i_pong_fsm/BallDirXxDP_reg
  -------------------------------------------------------------------
                         required time                         -2.195    
                         arrival time                           2.389    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 i_pong_fsm/BallDirYxDP_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/BallDirYxDP_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.562ns
    Source Clock Delay      (SCD):    2.006ns
    Clock Pessimism Removal (CPR):    0.556ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.575     2.006    i_pong_fsm/clk_out1
    SLICE_X84Y80         FDPE                                         r  i_pong_fsm/BallDirYxDP_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y80         FDPE (Prop_fdpe_C_Q)         0.141     2.147 r  i_pong_fsm/BallDirYxDP_reg/Q
                         net (fo=3, routed)           0.185     2.332    i_pong_fsm/BallDirYxDP
    SLICE_X84Y80         LUT5 (Prop_lut5_I4_O)        0.045     2.377 r  i_pong_fsm/BallDirYxDP_i_1/O
                         net (fo=1, routed)           0.000     2.377    i_pong_fsm/BallDirYxDP_i_1_n_0
    SLICE_X84Y80         FDPE                                         r  i_pong_fsm/BallDirYxDP_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.842     2.562    i_pong_fsm/clk_out1
    SLICE_X84Y80         FDPE                                         r  i_pong_fsm/BallDirYxDP_reg/C
                         clock pessimism             -0.556     2.006    
                         clock uncertainty            0.070     2.076    
    SLICE_X84Y80         FDPE (Hold_fdpe_C_D)         0.091     2.167    i_pong_fsm/BallDirYxDP_reg
  -------------------------------------------------------------------
                         required time                         -2.167    
                         arrival time                           2.377    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 i_pong_fsm/BallXxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/BallXxDP_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.560ns
    Source Clock Delay      (SCD):    2.004ns
    Clock Pessimism Removal (CPR):    0.556ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.573     2.004    i_pong_fsm/clk_out1
    SLICE_X84Y78         FDCE                                         r  i_pong_fsm/BallXxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y78         FDCE (Prop_fdce_C_Q)         0.141     2.145 f  i_pong_fsm/BallXxDP_reg[0]/Q
                         net (fo=8, routed)           0.185     2.330    i_pong_fsm/BallXxDP_reg[9]_0[0]
    SLICE_X84Y78         LUT5 (Prop_lut5_I0_O)        0.045     2.375 r  i_pong_fsm/BallXxDP[0]_i_1/O
                         net (fo=1, routed)           0.000     2.375    i_pong_fsm/BallXxDP[0]_i_1_n_0
    SLICE_X84Y78         FDCE                                         r  i_pong_fsm/BallXxDP_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.840     2.560    i_pong_fsm/clk_out1
    SLICE_X84Y78         FDCE                                         r  i_pong_fsm/BallXxDP_reg[0]/C
                         clock pessimism             -0.556     2.004    
                         clock uncertainty            0.070     2.074    
    SLICE_X84Y78         FDCE (Hold_fdce_C_D)         0.091     2.165    i_pong_fsm/BallXxDP_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.165    
                         arrival time                           2.375    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 i_pong_fsm/BallYxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/BallYxDP_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.209ns (49.663%)  route 0.212ns (50.337%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.561ns
    Source Clock Delay      (SCD):    2.005ns
    Clock Pessimism Removal (CPR):    0.556ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.574     2.005    i_pong_fsm/clk_out1
    SLICE_X82Y79         FDCE                                         r  i_pong_fsm/BallYxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y79         FDCE (Prop_fdce_C_Q)         0.164     2.169 f  i_pong_fsm/BallYxDP_reg[0]/Q
                         net (fo=7, routed)           0.212     2.381    i_pong_fsm/Q[0]
    SLICE_X82Y79         LUT6 (Prop_lut6_I5_O)        0.045     2.426 r  i_pong_fsm/BallYxDP[0]_i_1/O
                         net (fo=1, routed)           0.000     2.426    i_pong_fsm/p_0_in[0]
    SLICE_X82Y79         FDCE                                         r  i_pong_fsm/BallYxDP_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.841     2.561    i_pong_fsm/clk_out1
    SLICE_X82Y79         FDCE                                         r  i_pong_fsm/BallYxDP_reg[0]/C
                         clock pessimism             -0.556     2.005    
                         clock uncertainty            0.070     2.075    
    SLICE_X82Y79         FDCE (Hold_fdce_C_D)         0.120     2.195    i_pong_fsm/BallYxDP_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.195    
                         arrival time                           2.426    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 i_vga_controller/FSM_sequential_HStatexDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/FSM_sequential_HStatexDP_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.183ns (42.136%)  route 0.251ns (57.864%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.558ns
    Source Clock Delay      (SCD):    2.002ns
    Clock Pessimism Removal (CPR):    0.556ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.571     2.002    i_vga_controller/CLK
    SLICE_X87Y76         FDCE                                         r  i_vga_controller/FSM_sequential_HStatexDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y76         FDCE (Prop_fdce_C_Q)         0.141     2.143 r  i_vga_controller/FSM_sequential_HStatexDP_reg[0]/Q
                         net (fo=79, routed)          0.251     2.394    i_vga_controller/HStatexDP[0]
    SLICE_X87Y76         LUT3 (Prop_lut3_I0_O)        0.042     2.436 r  i_vga_controller/FSM_sequential_HStatexDP[1]_i_1/O
                         net (fo=1, routed)           0.000     2.436    i_vga_controller/FSM_sequential_HStatexDP[1]_i_1_n_0
    SLICE_X87Y76         FDCE                                         r  i_vga_controller/FSM_sequential_HStatexDP_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.838     2.558    i_vga_controller/CLK
    SLICE_X87Y76         FDCE                                         r  i_vga_controller/FSM_sequential_HStatexDP_reg[1]/C
                         clock pessimism             -0.556     2.002    
                         clock uncertainty            0.070     2.072    
    SLICE_X87Y76         FDCE (Hold_fdce_C_D)         0.107     2.179    i_vga_controller/FSM_sequential_HStatexDP_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.179    
                         arrival time                           2.436    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 i_vga_controller/FSM_sequential_VStatexDP_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.249ns (52.450%)  route 0.226ns (47.550%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.557ns
    Source Clock Delay      (SCD):    2.001ns
    Clock Pessimism Removal (CPR):    0.523ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.570     2.001    i_vga_controller/CLK
    SLICE_X85Y74         FDPE                                         r  i_vga_controller/FSM_sequential_VStatexDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y74         FDPE (Prop_fdpe_C_Q)         0.141     2.142 r  i_vga_controller/FSM_sequential_VStatexDP_reg[0]/Q
                         net (fo=55, routed)          0.226     2.368    i_vga_controller/VStatexDP[0]
    SLICE_X87Y74         LUT3 (Prop_lut3_I2_O)        0.045     2.413 r  i_vga_controller/i_blk_mem_gen_0_i_12/O
                         net (fo=2, routed)           0.000     2.413    i_vga_controller/YCoordxD[8]
    SLICE_X87Y74         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.476 r  i_vga_controller/i_blk_mem_gen_0_i_2/O[3]
                         net (fo=17, routed)          0.000     2.476    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/addrb[2]
    SLICE_X87Y74         FDRE                                         r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.837     2.557    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X87Y74         FDRE                                         r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                         clock pessimism             -0.523     2.034    
                         clock uncertainty            0.070     2.104    
    SLICE_X87Y74         FDRE (Hold_fdre_C_D)         0.102     2.206    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.206    
                         arrival time                           2.476    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 i_vga_controller/FSM_sequential_VStatexDP_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.252ns (53.082%)  route 0.223ns (46.918%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.557ns
    Source Clock Delay      (SCD):    2.001ns
    Clock Pessimism Removal (CPR):    0.523ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.570     2.001    i_vga_controller/CLK
    SLICE_X85Y74         FDPE                                         r  i_vga_controller/FSM_sequential_VStatexDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y74         FDPE (Prop_fdpe_C_Q)         0.141     2.142 r  i_vga_controller/FSM_sequential_VStatexDP_reg[0]/Q
                         net (fo=55, routed)          0.223     2.365    i_vga_controller/VStatexDP[0]
    SLICE_X87Y74         LUT3 (Prop_lut3_I2_O)        0.045     2.410 r  i_vga_controller/i_blk_mem_gen_0_i_13/O
                         net (fo=2, routed)           0.000     2.410    i_vga_controller/YCoordxD[7]
    SLICE_X87Y74         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.476 r  i_vga_controller/i_blk_mem_gen_0_i_2/O[2]
                         net (fo=18, routed)          0.000     2.476    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/addrb[1]
    SLICE_X87Y74         FDRE                                         r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.837     2.557    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X87Y74         FDRE                                         r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                         clock pessimism             -0.523     2.034    
                         clock uncertainty            0.070     2.104    
    SLICE_X87Y74         FDRE (Hold_fdre_C_D)         0.102     2.206    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.206    
                         arrival time                           2.476    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 i_vga_controller/FSM_sequential_HStatexDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/FSM_sequential_HStatexDP_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.186ns (42.533%)  route 0.251ns (57.467%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.558ns
    Source Clock Delay      (SCD):    2.002ns
    Clock Pessimism Removal (CPR):    0.556ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.571     2.002    i_vga_controller/CLK
    SLICE_X87Y76         FDCE                                         r  i_vga_controller/FSM_sequential_HStatexDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y76         FDCE (Prop_fdce_C_Q)         0.141     2.143 r  i_vga_controller/FSM_sequential_HStatexDP_reg[0]/Q
                         net (fo=79, routed)          0.251     2.394    i_vga_controller/HStatexDP[0]
    SLICE_X87Y76         LUT2 (Prop_lut2_I1_O)        0.045     2.439 r  i_vga_controller/FSM_sequential_HStatexDP[0]_i_1/O
                         net (fo=1, routed)           0.000     2.439    i_vga_controller/FSM_sequential_HStatexDP[0]_i_1_n_0
    SLICE_X87Y76         FDCE                                         r  i_vga_controller/FSM_sequential_HStatexDP_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.838     2.558    i_vga_controller/CLK
    SLICE_X87Y76         FDCE                                         r  i_vga_controller/FSM_sequential_HStatexDP_reg[0]/C
                         clock pessimism             -0.556     2.002    
                         clock uncertainty            0.070     2.072    
    SLICE_X87Y76         FDCE (Hold_fdce_C_D)         0.091     2.163    i_vga_controller/FSM_sequential_HStatexDP_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.163    
                         arrival time                           2.439    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 i_pong_fsm/PlateXxDP_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateXxDP_reg[9]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.186ns (40.505%)  route 0.273ns (59.495%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.570ns
    Source Clock Delay      (SCD):    2.011ns
    Clock Pessimism Removal (CPR):    0.542ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.580     2.011    i_pong_fsm/clk_out1
    SLICE_X85Y87         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y87         FDCE (Prop_fdce_C_Q)         0.141     2.152 r  i_pong_fsm/PlateXxDP_reg[8]/Q
                         net (fo=17, routed)          0.273     2.425    i_pong_fsm/PlateXxD[8]
    SLICE_X85Y88         LUT6 (Prop_lut6_I4_O)        0.045     2.470 r  i_pong_fsm/PlateXxDP[9]_i_1/O
                         net (fo=1, routed)           0.000     2.470    i_pong_fsm/PlateXxDP[9]_i_1_n_0
    SLICE_X85Y88         FDPE                                         r  i_pong_fsm/PlateXxDP_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.850     2.570    i_pong_fsm/clk_out1
    SLICE_X85Y88         FDPE                                         r  i_pong_fsm/PlateXxDP_reg[9]/C
                         clock pessimism             -0.542     2.028    
                         clock uncertainty            0.070     2.098    
    SLICE_X85Y88         FDPE (Hold_fdpe_C_D)         0.091     2.189    i_pong_fsm/PlateXxDP_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.189    
                         arrival time                           2.470    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 i_pong_fsm/PlateXxDP_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateXxDP_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.209ns (42.832%)  route 0.279ns (57.168%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.569ns
    Source Clock Delay      (SCD):    2.012ns
    Clock Pessimism Removal (CPR):    0.543ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.581     2.012    i_pong_fsm/clk_out1
    SLICE_X86Y88         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y88         FDCE (Prop_fdce_C_Q)         0.164     2.176 r  i_pong_fsm/PlateXxDP_reg[6]/Q
                         net (fo=17, routed)          0.279     2.455    i_pong_fsm/PlateXxD[6]
    SLICE_X86Y87         LUT6 (Prop_lut6_I4_O)        0.045     2.500 r  i_pong_fsm/PlateXxDP[7]_i_1/O
                         net (fo=1, routed)           0.000     2.500    i_pong_fsm/PlateXxDP[7]_i_1_n_0
    SLICE_X86Y87         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.849     2.569    i_pong_fsm/clk_out1
    SLICE_X86Y87         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[7]/C
                         clock pessimism             -0.543     2.026    
                         clock uncertainty            0.070     2.096    
    SLICE_X86Y87         FDCE (Hold_fdce_C_D)         0.120     2.216    i_pong_fsm/PlateXxDP_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.216    
                         arrival time                           2.500    
  -------------------------------------------------------------------
                         slack                                  0.284    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_vga_controller/HCntxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            GreenxSO[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.622ns  (logic 12.363ns (57.178%)  route 9.259ns (42.822%))
  Logic Levels:           13  (CARRY4=6 DSP48E1=2 LUT2=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.704     6.835    i_vga_controller/CLK
    SLICE_X89Y73         FDCE                                         r  i_vga_controller/HCntxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y73         FDCE (Prop_fdce_C_Q)         0.456     7.291 r  i_vga_controller/HCntxDP_reg[1]/Q
                         net (fo=9, routed)           1.703     8.993    i_vga_controller/HCntxDP_reg_n_0_[1]
    SLICE_X90Y75         LUT4 (Prop_lut4_I0_O)        0.124     9.117 r  i_vga_controller/RedxS3_i_25/O
                         net (fo=1, routed)           0.000     9.117    i_vga_controller/RedxS3_i_25_n_0
    SLICE_X90Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.650 r  i_vga_controller/RedxS3_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.650    i_vga_controller/RedxS3_i_3_n_0
    SLICE_X90Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.767 r  i_vga_controller/RedxS3_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.767    i_vga_controller/RedxS3_i_2_n_0
    SLICE_X90Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.082 r  i_vga_controller/RedxS3_i_1/O[3]
                         net (fo=26, routed)          0.938    11.020    i_vga_controller_n_12
    DSP48_X3Y30          DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[47])
                                                      4.219    15.239 r  RedxS3/PCOUT[47]
                         net (fo=1, routed)           0.002    15.241    RedxS3_n_106
    DSP48_X3Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    16.759 f  RedxS2/P[1]
                         net (fo=1, routed)           0.760    17.519    i_vga_controller/P[1]
    SLICE_X93Y75         LUT2 (Prop_lut2_I0_O)        0.124    17.643 r  i_vga_controller/RedxSO_OBUF[3]_inst_i_57/O
                         net (fo=1, routed)           0.331    17.974    i_vga_controller/RedxSO_OBUF[3]_inst_i_57_n_0
    SLICE_X93Y76         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    18.554 r  i_vga_controller/RedxSO_OBUF[3]_inst_i_45/CO[3]
                         net (fo=1, routed)           0.000    18.554    i_vga_controller/RedxSO_OBUF[3]_inst_i_45_n_0
    SLICE_X93Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.668 r  i_vga_controller/RedxSO_OBUF[3]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000    18.668    i_vga_controller/RedxSO_OBUF[3]_inst_i_20_n_0
    SLICE_X93Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.896 r  i_vga_controller/RedxSO_OBUF[3]_inst_i_7/CO[2]
                         net (fo=1, routed)           0.691    19.587    i_vga_controller/DrawBallxS
    SLICE_X87Y76         LUT6 (Prop_lut6_I4_O)        0.313    19.900 r  i_vga_controller/RedxSO_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          1.677    21.577    i_vga_controller/RedxSO_OBUF[3]_inst_i_2_n_0
    SLICE_X94Y69         LUT6 (Prop_lut6_I5_O)        0.124    21.701 r  i_vga_controller/GreenxSO_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.157    24.859    GreenxSO_OBUF[3]
    T10                  OBUF (Prop_obuf_I_O)         3.598    28.457 r  GreenxSO_OBUF[3]_inst/O
                         net (fo=0)                   0.000    28.457    GreenxSO[3]
    T10                                                               r  GreenxSO[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_vga_controller/HCntxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            GreenxSO[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.425ns  (logic 12.370ns (57.735%)  route 9.055ns (42.265%))
  Logic Levels:           13  (CARRY4=6 DSP48E1=2 LUT2=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.704     6.835    i_vga_controller/CLK
    SLICE_X89Y73         FDCE                                         r  i_vga_controller/HCntxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y73         FDCE (Prop_fdce_C_Q)         0.456     7.291 r  i_vga_controller/HCntxDP_reg[1]/Q
                         net (fo=9, routed)           1.703     8.993    i_vga_controller/HCntxDP_reg_n_0_[1]
    SLICE_X90Y75         LUT4 (Prop_lut4_I0_O)        0.124     9.117 r  i_vga_controller/RedxS3_i_25/O
                         net (fo=1, routed)           0.000     9.117    i_vga_controller/RedxS3_i_25_n_0
    SLICE_X90Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.650 r  i_vga_controller/RedxS3_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.650    i_vga_controller/RedxS3_i_3_n_0
    SLICE_X90Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.767 r  i_vga_controller/RedxS3_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.767    i_vga_controller/RedxS3_i_2_n_0
    SLICE_X90Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.082 r  i_vga_controller/RedxS3_i_1/O[3]
                         net (fo=26, routed)          0.938    11.020    i_vga_controller_n_12
    DSP48_X3Y30          DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[47])
                                                      4.219    15.239 r  RedxS3/PCOUT[47]
                         net (fo=1, routed)           0.002    15.241    RedxS3_n_106
    DSP48_X3Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    16.759 f  RedxS2/P[1]
                         net (fo=1, routed)           0.760    17.519    i_vga_controller/P[1]
    SLICE_X93Y75         LUT2 (Prop_lut2_I0_O)        0.124    17.643 r  i_vga_controller/RedxSO_OBUF[3]_inst_i_57/O
                         net (fo=1, routed)           0.331    17.974    i_vga_controller/RedxSO_OBUF[3]_inst_i_57_n_0
    SLICE_X93Y76         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    18.554 r  i_vga_controller/RedxSO_OBUF[3]_inst_i_45/CO[3]
                         net (fo=1, routed)           0.000    18.554    i_vga_controller/RedxSO_OBUF[3]_inst_i_45_n_0
    SLICE_X93Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.668 r  i_vga_controller/RedxSO_OBUF[3]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000    18.668    i_vga_controller/RedxSO_OBUF[3]_inst_i_20_n_0
    SLICE_X93Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.896 r  i_vga_controller/RedxSO_OBUF[3]_inst_i_7/CO[2]
                         net (fo=1, routed)           0.691    19.587    i_vga_controller/DrawBallxS
    SLICE_X87Y76         LUT6 (Prop_lut6_I4_O)        0.313    19.900 r  i_vga_controller/RedxSO_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          1.457    21.357    i_vga_controller/RedxSO_OBUF[3]_inst_i_2_n_0
    SLICE_X94Y69         LUT6 (Prop_lut6_I5_O)        0.124    21.481 r  i_vga_controller/GreenxSO_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.173    24.655    GreenxSO_OBUF[2]
    T11                  OBUF (Prop_obuf_I_O)         3.605    28.259 r  GreenxSO_OBUF[2]_inst/O
                         net (fo=0)                   0.000    28.259    GreenxSO[2]
    T11                                                               r  GreenxSO[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_vga_controller/HCntxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            GreenxSO[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.324ns  (logic 12.420ns (58.244%)  route 8.904ns (41.756%))
  Logic Levels:           13  (CARRY4=6 DSP48E1=2 LUT2=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.704     6.835    i_vga_controller/CLK
    SLICE_X89Y73         FDCE                                         r  i_vga_controller/HCntxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y73         FDCE (Prop_fdce_C_Q)         0.456     7.291 r  i_vga_controller/HCntxDP_reg[1]/Q
                         net (fo=9, routed)           1.703     8.993    i_vga_controller/HCntxDP_reg_n_0_[1]
    SLICE_X90Y75         LUT4 (Prop_lut4_I0_O)        0.124     9.117 r  i_vga_controller/RedxS3_i_25/O
                         net (fo=1, routed)           0.000     9.117    i_vga_controller/RedxS3_i_25_n_0
    SLICE_X90Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.650 r  i_vga_controller/RedxS3_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.650    i_vga_controller/RedxS3_i_3_n_0
    SLICE_X90Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.767 r  i_vga_controller/RedxS3_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.767    i_vga_controller/RedxS3_i_2_n_0
    SLICE_X90Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.082 r  i_vga_controller/RedxS3_i_1/O[3]
                         net (fo=26, routed)          0.938    11.020    i_vga_controller_n_12
    DSP48_X3Y30          DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[47])
                                                      4.219    15.239 r  RedxS3/PCOUT[47]
                         net (fo=1, routed)           0.002    15.241    RedxS3_n_106
    DSP48_X3Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    16.759 f  RedxS2/P[1]
                         net (fo=1, routed)           0.760    17.519    i_vga_controller/P[1]
    SLICE_X93Y75         LUT2 (Prop_lut2_I0_O)        0.124    17.643 r  i_vga_controller/RedxSO_OBUF[3]_inst_i_57/O
                         net (fo=1, routed)           0.331    17.974    i_vga_controller/RedxSO_OBUF[3]_inst_i_57_n_0
    SLICE_X93Y76         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    18.554 r  i_vga_controller/RedxSO_OBUF[3]_inst_i_45/CO[3]
                         net (fo=1, routed)           0.000    18.554    i_vga_controller/RedxSO_OBUF[3]_inst_i_45_n_0
    SLICE_X93Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.668 r  i_vga_controller/RedxSO_OBUF[3]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000    18.668    i_vga_controller/RedxSO_OBUF[3]_inst_i_20_n_0
    SLICE_X93Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.896 r  i_vga_controller/RedxSO_OBUF[3]_inst_i_7/CO[2]
                         net (fo=1, routed)           0.691    19.587    i_vga_controller/DrawBallxS
    SLICE_X87Y76         LUT6 (Prop_lut6_I4_O)        0.313    19.900 r  i_vga_controller/RedxSO_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          1.661    21.562    i_vga_controller/RedxSO_OBUF[3]_inst_i_2_n_0
    SLICE_X92Y66         LUT6 (Prop_lut6_I5_O)        0.124    21.686 r  i_vga_controller/GreenxSO_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.818    24.504    GreenxSO_OBUF[0]
    W14                  OBUF (Prop_obuf_I_O)         3.655    28.159 r  GreenxSO_OBUF[0]_inst/O
                         net (fo=0)                   0.000    28.159    GreenxSO[0]
    W14                                                               r  GreenxSO[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_vga_controller/HCntxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            RedxSO[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.313ns  (logic 12.338ns (57.892%)  route 8.974ns (42.108%))
  Logic Levels:           13  (CARRY4=6 DSP48E1=2 LUT2=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.704     6.835    i_vga_controller/CLK
    SLICE_X89Y73         FDCE                                         r  i_vga_controller/HCntxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y73         FDCE (Prop_fdce_C_Q)         0.456     7.291 r  i_vga_controller/HCntxDP_reg[1]/Q
                         net (fo=9, routed)           1.703     8.993    i_vga_controller/HCntxDP_reg_n_0_[1]
    SLICE_X90Y75         LUT4 (Prop_lut4_I0_O)        0.124     9.117 r  i_vga_controller/RedxS3_i_25/O
                         net (fo=1, routed)           0.000     9.117    i_vga_controller/RedxS3_i_25_n_0
    SLICE_X90Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.650 r  i_vga_controller/RedxS3_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.650    i_vga_controller/RedxS3_i_3_n_0
    SLICE_X90Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.767 r  i_vga_controller/RedxS3_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.767    i_vga_controller/RedxS3_i_2_n_0
    SLICE_X90Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.082 r  i_vga_controller/RedxS3_i_1/O[3]
                         net (fo=26, routed)          0.938    11.020    i_vga_controller_n_12
    DSP48_X3Y30          DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[47])
                                                      4.219    15.239 r  RedxS3/PCOUT[47]
                         net (fo=1, routed)           0.002    15.241    RedxS3_n_106
    DSP48_X3Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    16.759 f  RedxS2/P[1]
                         net (fo=1, routed)           0.760    17.519    i_vga_controller/P[1]
    SLICE_X93Y75         LUT2 (Prop_lut2_I0_O)        0.124    17.643 r  i_vga_controller/RedxSO_OBUF[3]_inst_i_57/O
                         net (fo=1, routed)           0.331    17.974    i_vga_controller/RedxSO_OBUF[3]_inst_i_57_n_0
    SLICE_X93Y76         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    18.554 r  i_vga_controller/RedxSO_OBUF[3]_inst_i_45/CO[3]
                         net (fo=1, routed)           0.000    18.554    i_vga_controller/RedxSO_OBUF[3]_inst_i_45_n_0
    SLICE_X93Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.668 r  i_vga_controller/RedxSO_OBUF[3]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000    18.668    i_vga_controller/RedxSO_OBUF[3]_inst_i_20_n_0
    SLICE_X93Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.896 r  i_vga_controller/RedxSO_OBUF[3]_inst_i_7/CO[2]
                         net (fo=1, routed)           0.691    19.587    i_vga_controller/DrawBallxS
    SLICE_X87Y76         LUT6 (Prop_lut6_I4_O)        0.313    19.900 r  i_vga_controller/RedxSO_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          2.094    21.994    i_vga_controller/RedxSO_OBUF[3]_inst_i_2_n_0
    SLICE_X92Y66         LUT6 (Prop_lut6_I5_O)        0.124    22.118 r  i_vga_controller/RedxSO_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.456    24.574    RedxSO_OBUF[1]
    Y19                  OBUF (Prop_obuf_I_O)         3.573    28.147 r  RedxSO_OBUF[1]_inst/O
                         net (fo=0)                   0.000    28.147    RedxSO[1]
    Y19                                                               r  RedxSO[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_vga_controller/HCntxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            BluexSO[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.111ns  (logic 12.307ns (58.294%)  route 8.805ns (41.706%))
  Logic Levels:           13  (CARRY4=6 DSP48E1=2 LUT2=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.704     6.835    i_vga_controller/CLK
    SLICE_X89Y73         FDCE                                         r  i_vga_controller/HCntxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y73         FDCE (Prop_fdce_C_Q)         0.456     7.291 r  i_vga_controller/HCntxDP_reg[1]/Q
                         net (fo=9, routed)           1.703     8.993    i_vga_controller/HCntxDP_reg_n_0_[1]
    SLICE_X90Y75         LUT4 (Prop_lut4_I0_O)        0.124     9.117 r  i_vga_controller/RedxS3_i_25/O
                         net (fo=1, routed)           0.000     9.117    i_vga_controller/RedxS3_i_25_n_0
    SLICE_X90Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.650 r  i_vga_controller/RedxS3_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.650    i_vga_controller/RedxS3_i_3_n_0
    SLICE_X90Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.767 r  i_vga_controller/RedxS3_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.767    i_vga_controller/RedxS3_i_2_n_0
    SLICE_X90Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.082 r  i_vga_controller/RedxS3_i_1/O[3]
                         net (fo=26, routed)          0.938    11.020    i_vga_controller_n_12
    DSP48_X3Y30          DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[47])
                                                      4.219    15.239 r  RedxS3/PCOUT[47]
                         net (fo=1, routed)           0.002    15.241    RedxS3_n_106
    DSP48_X3Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    16.759 f  RedxS2/P[1]
                         net (fo=1, routed)           0.760    17.519    i_vga_controller/P[1]
    SLICE_X93Y75         LUT2 (Prop_lut2_I0_O)        0.124    17.643 r  i_vga_controller/RedxSO_OBUF[3]_inst_i_57/O
                         net (fo=1, routed)           0.331    17.974    i_vga_controller/RedxSO_OBUF[3]_inst_i_57_n_0
    SLICE_X93Y76         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    18.554 r  i_vga_controller/RedxSO_OBUF[3]_inst_i_45/CO[3]
                         net (fo=1, routed)           0.000    18.554    i_vga_controller/RedxSO_OBUF[3]_inst_i_45_n_0
    SLICE_X93Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.668 r  i_vga_controller/RedxSO_OBUF[3]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000    18.668    i_vga_controller/RedxSO_OBUF[3]_inst_i_20_n_0
    SLICE_X93Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.896 r  i_vga_controller/RedxSO_OBUF[3]_inst_i_7/CO[2]
                         net (fo=1, routed)           0.691    19.587    i_vga_controller/DrawBallxS
    SLICE_X87Y76         LUT6 (Prop_lut6_I4_O)        0.313    19.900 r  i_vga_controller/RedxSO_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          1.680    21.580    i_vga_controller/RedxSO_OBUF[3]_inst_i_2_n_0
    SLICE_X92Y66         LUT6 (Prop_lut6_I5_O)        0.124    21.704 r  i_vga_controller/BluexSO_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.700    24.404    BluexSO_OBUF[3]
    W19                  OBUF (Prop_obuf_I_O)         3.542    27.946 r  BluexSO_OBUF[3]_inst/O
                         net (fo=0)                   0.000    27.946    BluexSO[3]
    W19                                                               r  BluexSO[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_vga_controller/HCntxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            RedxSO[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.076ns  (logic 12.389ns (58.783%)  route 8.687ns (41.217%))
  Logic Levels:           13  (CARRY4=6 DSP48E1=2 LUT2=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.704     6.835    i_vga_controller/CLK
    SLICE_X89Y73         FDCE                                         r  i_vga_controller/HCntxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y73         FDCE (Prop_fdce_C_Q)         0.456     7.291 r  i_vga_controller/HCntxDP_reg[1]/Q
                         net (fo=9, routed)           1.703     8.993    i_vga_controller/HCntxDP_reg_n_0_[1]
    SLICE_X90Y75         LUT4 (Prop_lut4_I0_O)        0.124     9.117 r  i_vga_controller/RedxS3_i_25/O
                         net (fo=1, routed)           0.000     9.117    i_vga_controller/RedxS3_i_25_n_0
    SLICE_X90Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.650 r  i_vga_controller/RedxS3_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.650    i_vga_controller/RedxS3_i_3_n_0
    SLICE_X90Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.767 r  i_vga_controller/RedxS3_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.767    i_vga_controller/RedxS3_i_2_n_0
    SLICE_X90Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.082 r  i_vga_controller/RedxS3_i_1/O[3]
                         net (fo=26, routed)          0.938    11.020    i_vga_controller_n_12
    DSP48_X3Y30          DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[47])
                                                      4.219    15.239 r  RedxS3/PCOUT[47]
                         net (fo=1, routed)           0.002    15.241    RedxS3_n_106
    DSP48_X3Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    16.759 f  RedxS2/P[1]
                         net (fo=1, routed)           0.760    17.519    i_vga_controller/P[1]
    SLICE_X93Y75         LUT2 (Prop_lut2_I0_O)        0.124    17.643 r  i_vga_controller/RedxSO_OBUF[3]_inst_i_57/O
                         net (fo=1, routed)           0.331    17.974    i_vga_controller/RedxSO_OBUF[3]_inst_i_57_n_0
    SLICE_X93Y76         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    18.554 r  i_vga_controller/RedxSO_OBUF[3]_inst_i_45/CO[3]
                         net (fo=1, routed)           0.000    18.554    i_vga_controller/RedxSO_OBUF[3]_inst_i_45_n_0
    SLICE_X93Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.668 r  i_vga_controller/RedxSO_OBUF[3]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000    18.668    i_vga_controller/RedxSO_OBUF[3]_inst_i_20_n_0
    SLICE_X93Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.896 r  i_vga_controller/RedxSO_OBUF[3]_inst_i_7/CO[2]
                         net (fo=1, routed)           0.691    19.587    i_vga_controller/DrawBallxS
    SLICE_X87Y76         LUT6 (Prop_lut6_I4_O)        0.313    19.900 r  i_vga_controller/RedxSO_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          1.342    21.242    i_vga_controller/RedxSO_OBUF[3]_inst_i_2_n_0
    SLICE_X94Y67         LUT6 (Prop_lut6_I5_O)        0.124    21.366 r  i_vga_controller/RedxSO_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.920    24.286    RedxSO_OBUF[2]
    Y16                  OBUF (Prop_obuf_I_O)         3.624    27.910 r  RedxSO_OBUF[2]_inst/O
                         net (fo=0)                   0.000    27.910    RedxSO[2]
    Y16                                                               r  RedxSO[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_vga_controller/HCntxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            RedxSO[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.941ns  (logic 12.344ns (58.948%)  route 8.597ns (41.052%))
  Logic Levels:           13  (CARRY4=6 DSP48E1=2 LUT2=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.704     6.835    i_vga_controller/CLK
    SLICE_X89Y73         FDCE                                         r  i_vga_controller/HCntxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y73         FDCE (Prop_fdce_C_Q)         0.456     7.291 r  i_vga_controller/HCntxDP_reg[1]/Q
                         net (fo=9, routed)           1.703     8.993    i_vga_controller/HCntxDP_reg_n_0_[1]
    SLICE_X90Y75         LUT4 (Prop_lut4_I0_O)        0.124     9.117 r  i_vga_controller/RedxS3_i_25/O
                         net (fo=1, routed)           0.000     9.117    i_vga_controller/RedxS3_i_25_n_0
    SLICE_X90Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.650 r  i_vga_controller/RedxS3_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.650    i_vga_controller/RedxS3_i_3_n_0
    SLICE_X90Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.767 r  i_vga_controller/RedxS3_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.767    i_vga_controller/RedxS3_i_2_n_0
    SLICE_X90Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.082 r  i_vga_controller/RedxS3_i_1/O[3]
                         net (fo=26, routed)          0.938    11.020    i_vga_controller_n_12
    DSP48_X3Y30          DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[47])
                                                      4.219    15.239 r  RedxS3/PCOUT[47]
                         net (fo=1, routed)           0.002    15.241    RedxS3_n_106
    DSP48_X3Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    16.759 f  RedxS2/P[1]
                         net (fo=1, routed)           0.760    17.519    i_vga_controller/P[1]
    SLICE_X93Y75         LUT2 (Prop_lut2_I0_O)        0.124    17.643 r  i_vga_controller/RedxSO_OBUF[3]_inst_i_57/O
                         net (fo=1, routed)           0.331    17.974    i_vga_controller/RedxSO_OBUF[3]_inst_i_57_n_0
    SLICE_X93Y76         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    18.554 r  i_vga_controller/RedxSO_OBUF[3]_inst_i_45/CO[3]
                         net (fo=1, routed)           0.000    18.554    i_vga_controller/RedxSO_OBUF[3]_inst_i_45_n_0
    SLICE_X93Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.668 r  i_vga_controller/RedxSO_OBUF[3]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000    18.668    i_vga_controller/RedxSO_OBUF[3]_inst_i_20_n_0
    SLICE_X93Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.896 r  i_vga_controller/RedxSO_OBUF[3]_inst_i_7/CO[2]
                         net (fo=1, routed)           0.691    19.587    i_vga_controller/DrawBallxS
    SLICE_X87Y76         LUT6 (Prop_lut6_I4_O)        0.313    19.900 r  i_vga_controller/RedxSO_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          1.864    21.764    i_vga_controller/RedxSO_OBUF[3]_inst_i_2_n_0
    SLICE_X92Y66         LUT6 (Prop_lut6_I5_O)        0.124    21.888 r  i_vga_controller/RedxSO_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.308    24.196    RedxSO_OBUF[0]
    Y18                  OBUF (Prop_obuf_I_O)         3.579    27.776 r  RedxSO_OBUF[0]_inst/O
                         net (fo=0)                   0.000    27.776    RedxSO[0]
    Y18                                                               r  RedxSO[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_vga_controller/HCntxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            RedxSO[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.933ns  (logic 12.387ns (59.174%)  route 8.546ns (40.826%))
  Logic Levels:           13  (CARRY4=6 DSP48E1=2 LUT2=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.704     6.835    i_vga_controller/CLK
    SLICE_X89Y73         FDCE                                         r  i_vga_controller/HCntxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y73         FDCE (Prop_fdce_C_Q)         0.456     7.291 r  i_vga_controller/HCntxDP_reg[1]/Q
                         net (fo=9, routed)           1.703     8.993    i_vga_controller/HCntxDP_reg_n_0_[1]
    SLICE_X90Y75         LUT4 (Prop_lut4_I0_O)        0.124     9.117 r  i_vga_controller/RedxS3_i_25/O
                         net (fo=1, routed)           0.000     9.117    i_vga_controller/RedxS3_i_25_n_0
    SLICE_X90Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.650 r  i_vga_controller/RedxS3_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.650    i_vga_controller/RedxS3_i_3_n_0
    SLICE_X90Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.767 r  i_vga_controller/RedxS3_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.767    i_vga_controller/RedxS3_i_2_n_0
    SLICE_X90Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.082 r  i_vga_controller/RedxS3_i_1/O[3]
                         net (fo=26, routed)          0.938    11.020    i_vga_controller_n_12
    DSP48_X3Y30          DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[47])
                                                      4.219    15.239 r  RedxS3/PCOUT[47]
                         net (fo=1, routed)           0.002    15.241    RedxS3_n_106
    DSP48_X3Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    16.759 f  RedxS2/P[1]
                         net (fo=1, routed)           0.760    17.519    i_vga_controller/P[1]
    SLICE_X93Y75         LUT2 (Prop_lut2_I0_O)        0.124    17.643 r  i_vga_controller/RedxSO_OBUF[3]_inst_i_57/O
                         net (fo=1, routed)           0.331    17.974    i_vga_controller/RedxSO_OBUF[3]_inst_i_57_n_0
    SLICE_X93Y76         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    18.554 r  i_vga_controller/RedxSO_OBUF[3]_inst_i_45/CO[3]
                         net (fo=1, routed)           0.000    18.554    i_vga_controller/RedxSO_OBUF[3]_inst_i_45_n_0
    SLICE_X93Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.668 r  i_vga_controller/RedxSO_OBUF[3]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000    18.668    i_vga_controller/RedxSO_OBUF[3]_inst_i_20_n_0
    SLICE_X93Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.896 r  i_vga_controller/RedxSO_OBUF[3]_inst_i_7/CO[2]
                         net (fo=1, routed)           0.691    19.587    i_vga_controller/DrawBallxS
    SLICE_X87Y76         LUT6 (Prop_lut6_I4_O)        0.313    19.900 r  i_vga_controller/RedxSO_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          1.353    21.253    i_vga_controller/RedxSO_OBUF[3]_inst_i_2_n_0
    SLICE_X94Y67         LUT6 (Prop_lut6_I5_O)        0.124    21.377 r  i_vga_controller/RedxSO_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.769    24.146    RedxSO_OBUF[3]
    Y17                  OBUF (Prop_obuf_I_O)         3.622    27.767 r  RedxSO_OBUF[3]_inst/O
                         net (fo=0)                   0.000    27.767    RedxSO[3]
    Y17                                                               r  RedxSO[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_vga_controller/HCntxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            BluexSO[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.597ns  (logic 12.310ns (59.768%)  route 8.286ns (40.232%))
  Logic Levels:           13  (CARRY4=6 DSP48E1=2 LUT2=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.704     6.835    i_vga_controller/CLK
    SLICE_X89Y73         FDCE                                         r  i_vga_controller/HCntxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y73         FDCE (Prop_fdce_C_Q)         0.456     7.291 r  i_vga_controller/HCntxDP_reg[1]/Q
                         net (fo=9, routed)           1.703     8.993    i_vga_controller/HCntxDP_reg_n_0_[1]
    SLICE_X90Y75         LUT4 (Prop_lut4_I0_O)        0.124     9.117 r  i_vga_controller/RedxS3_i_25/O
                         net (fo=1, routed)           0.000     9.117    i_vga_controller/RedxS3_i_25_n_0
    SLICE_X90Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.650 r  i_vga_controller/RedxS3_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.650    i_vga_controller/RedxS3_i_3_n_0
    SLICE_X90Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.767 r  i_vga_controller/RedxS3_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.767    i_vga_controller/RedxS3_i_2_n_0
    SLICE_X90Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.082 r  i_vga_controller/RedxS3_i_1/O[3]
                         net (fo=26, routed)          0.938    11.020    i_vga_controller_n_12
    DSP48_X3Y30          DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[47])
                                                      4.219    15.239 r  RedxS3/PCOUT[47]
                         net (fo=1, routed)           0.002    15.241    RedxS3_n_106
    DSP48_X3Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    16.759 f  RedxS2/P[1]
                         net (fo=1, routed)           0.760    17.519    i_vga_controller/P[1]
    SLICE_X93Y75         LUT2 (Prop_lut2_I0_O)        0.124    17.643 r  i_vga_controller/RedxSO_OBUF[3]_inst_i_57/O
                         net (fo=1, routed)           0.331    17.974    i_vga_controller/RedxSO_OBUF[3]_inst_i_57_n_0
    SLICE_X93Y76         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    18.554 r  i_vga_controller/RedxSO_OBUF[3]_inst_i_45/CO[3]
                         net (fo=1, routed)           0.000    18.554    i_vga_controller/RedxSO_OBUF[3]_inst_i_45_n_0
    SLICE_X93Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.668 r  i_vga_controller/RedxSO_OBUF[3]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000    18.668    i_vga_controller/RedxSO_OBUF[3]_inst_i_20_n_0
    SLICE_X93Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.896 r  i_vga_controller/RedxSO_OBUF[3]_inst_i_7/CO[2]
                         net (fo=1, routed)           0.691    19.587    i_vga_controller/DrawBallxS
    SLICE_X87Y76         LUT6 (Prop_lut6_I4_O)        0.313    19.900 r  i_vga_controller/RedxSO_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          1.173    21.073    i_vga_controller/RedxSO_OBUF[3]_inst_i_2_n_0
    SLICE_X94Y69         LUT6 (Prop_lut6_I5_O)        0.124    21.197 r  i_vga_controller/BluexSO_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.689    23.886    BluexSO_OBUF[2]
    W18                  OBUF (Prop_obuf_I_O)         3.545    27.431 r  BluexSO_OBUF[2]_inst/O
                         net (fo=0)                   0.000    27.431    BluexSO[2]
    W18                                                               r  BluexSO[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_vga_controller/HCntxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            GreenxSO[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.593ns  (logic 12.409ns (60.256%)  route 8.184ns (39.744%))
  Logic Levels:           13  (CARRY4=6 DSP48E1=2 LUT2=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.704     6.835    i_vga_controller/CLK
    SLICE_X89Y73         FDCE                                         r  i_vga_controller/HCntxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y73         FDCE (Prop_fdce_C_Q)         0.456     7.291 r  i_vga_controller/HCntxDP_reg[1]/Q
                         net (fo=9, routed)           1.703     8.993    i_vga_controller/HCntxDP_reg_n_0_[1]
    SLICE_X90Y75         LUT4 (Prop_lut4_I0_O)        0.124     9.117 r  i_vga_controller/RedxS3_i_25/O
                         net (fo=1, routed)           0.000     9.117    i_vga_controller/RedxS3_i_25_n_0
    SLICE_X90Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.650 r  i_vga_controller/RedxS3_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.650    i_vga_controller/RedxS3_i_3_n_0
    SLICE_X90Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.767 r  i_vga_controller/RedxS3_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.767    i_vga_controller/RedxS3_i_2_n_0
    SLICE_X90Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.082 r  i_vga_controller/RedxS3_i_1/O[3]
                         net (fo=26, routed)          0.938    11.020    i_vga_controller_n_12
    DSP48_X3Y30          DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[47])
                                                      4.219    15.239 r  RedxS3/PCOUT[47]
                         net (fo=1, routed)           0.002    15.241    RedxS3_n_106
    DSP48_X3Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    16.759 f  RedxS2/P[1]
                         net (fo=1, routed)           0.760    17.519    i_vga_controller/P[1]
    SLICE_X93Y75         LUT2 (Prop_lut2_I0_O)        0.124    17.643 r  i_vga_controller/RedxSO_OBUF[3]_inst_i_57/O
                         net (fo=1, routed)           0.331    17.974    i_vga_controller/RedxSO_OBUF[3]_inst_i_57_n_0
    SLICE_X93Y76         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    18.554 r  i_vga_controller/RedxSO_OBUF[3]_inst_i_45/CO[3]
                         net (fo=1, routed)           0.000    18.554    i_vga_controller/RedxSO_OBUF[3]_inst_i_45_n_0
    SLICE_X93Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.668 r  i_vga_controller/RedxSO_OBUF[3]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000    18.668    i_vga_controller/RedxSO_OBUF[3]_inst_i_20_n_0
    SLICE_X93Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.896 r  i_vga_controller/RedxSO_OBUF[3]_inst_i_7/CO[2]
                         net (fo=1, routed)           0.691    19.587    i_vga_controller/DrawBallxS
    SLICE_X87Y76         LUT6 (Prop_lut6_I4_O)        0.313    19.900 r  i_vga_controller/RedxSO_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          1.170    21.070    i_vga_controller/RedxSO_OBUF[3]_inst_i_2_n_0
    SLICE_X94Y69         LUT6 (Prop_lut6_I5_O)        0.124    21.194 r  i_vga_controller/GreenxSO_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.590    23.784    GreenxSO_OBUF[1]
    Y14                  OBUF (Prop_obuf_I_O)         3.644    27.428 r  GreenxSO_OBUF[1]_inst/O
                         net (fo=0)                   0.000    27.428    GreenxSO[1]
    Y14                                                               r  GreenxSO[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_vga_controller/FSM_sequential_VStatexDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            BluexSO[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.638ns  (logic 1.481ns (56.125%)  route 1.158ns (43.875%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.570     2.001    i_vga_controller/CLK
    SLICE_X85Y74         FDCE                                         r  i_vga_controller/FSM_sequential_VStatexDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y74         FDCE (Prop_fdce_C_Q)         0.128     2.129 r  i_vga_controller/FSM_sequential_VStatexDP_reg[1]/Q
                         net (fo=52, routed)          0.444     2.573    i_vga_controller/VStatexDP[1]
    SLICE_X91Y75         LUT6 (Prop_lut6_I3_O)        0.099     2.672 r  i_vga_controller/BluexSO_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.713     3.386    BluexSO_OBUF[0]
    U18                  OBUF (Prop_obuf_I_O)         1.254     4.640 r  BluexSO_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.640    BluexSO[0]
    U18                                                               r  BluexSO[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_vga_controller/FSM_sequential_VStatexDP_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            VSxSO
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.786ns  (logic 1.440ns (51.690%)  route 1.346ns (48.309%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.570     2.001    i_vga_controller/CLK
    SLICE_X85Y74         FDPE                                         r  i_vga_controller/FSM_sequential_VStatexDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y74         FDPE (Prop_fdpe_C_Q)         0.141     2.142 f  i_vga_controller/FSM_sequential_VStatexDP_reg[0]/Q
                         net (fo=55, routed)          0.384     2.526    i_vga_controller/VStatexDP[0]
    SLICE_X85Y74         LUT2 (Prop_lut2_I1_O)        0.045     2.571 r  i_vga_controller/VSxSO_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.962     3.533    VSxSO_OBUF
    W16                  OBUF (Prop_obuf_I_O)         1.254     4.787 r  VSxSO_OBUF_inst/O
                         net (fo=0)                   0.000     4.787    VSxSO
    W16                                                               r  VSxSO (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_vga_controller/FSM_sequential_VStatexDP_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            BluexSO[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.787ns  (logic 1.445ns (51.832%)  route 1.343ns (48.168%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.570     2.001    i_vga_controller/CLK
    SLICE_X85Y74         FDPE                                         r  i_vga_controller/FSM_sequential_VStatexDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y74         FDPE (Prop_fdpe_C_Q)         0.141     2.142 r  i_vga_controller/FSM_sequential_VStatexDP_reg[0]/Q
                         net (fo=55, routed)          0.604     2.746    i_vga_controller/VStatexDP[0]
    SLICE_X92Y71         LUT6 (Prop_lut6_I4_O)        0.045     2.791 r  i_vga_controller/BluexSO_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.739     3.530    BluexSO_OBUF[1]
    U19                  OBUF (Prop_obuf_I_O)         1.259     4.788 r  BluexSO_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.788    BluexSO[1]
    U19                                                               r  BluexSO[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            BluexSO[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.995ns  (logic 1.477ns (49.315%)  route 1.518ns (50.685%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.570     2.001    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X87Y75         FDRE                                         r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y75         FDRE (Prop_fdre_C_Q)         0.141     2.142 r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=12, routed)          0.484     2.627    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[3]
    SLICE_X90Y72         LUT4 (Prop_lut4_I2_O)        0.045     2.672 r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=1, routed)           0.233     2.904    i_vga_controller/doutb[2]
    SLICE_X94Y69         LUT6 (Prop_lut6_I0_O)        0.045     2.949 r  i_vga_controller/BluexSO_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.801     3.750    BluexSO_OBUF[2]
    W18                  OBUF (Prop_obuf_I_O)         1.246     4.996 r  BluexSO_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.996    BluexSO[2]
    W18                                                               r  BluexSO[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_vga_controller/FSM_sequential_HStatexDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            HSxSO
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.018ns  (logic 1.507ns (49.924%)  route 1.511ns (50.076%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.571     2.002    i_vga_controller/CLK
    SLICE_X87Y76         FDCE                                         r  i_vga_controller/FSM_sequential_HStatexDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y76         FDCE (Prop_fdce_C_Q)         0.141     2.143 r  i_vga_controller/FSM_sequential_HStatexDP_reg[0]/Q
                         net (fo=79, routed)          0.731     2.874    i_vga_controller/HStatexDP[0]
    SLICE_X92Y71         LUT2 (Prop_lut2_I0_O)        0.046     2.920 r  i_vga_controller/HSxSO_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.780     3.701    HSxSO_OBUF
    V16                  OBUF (Prop_obuf_I_O)         1.320     5.020 r  HSxSO_OBUF_inst/O
                         net (fo=0)                   0.000     5.020    HSxSO
    V16                                                               r  HSxSO (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_vga_controller/FSM_sequential_VStatexDP_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            RedxSO[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.126ns  (logic 1.466ns (46.897%)  route 1.660ns (53.103%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.570     2.001    i_vga_controller/CLK
    SLICE_X85Y74         FDPE                                         r  i_vga_controller/FSM_sequential_VStatexDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y74         FDPE (Prop_fdpe_C_Q)         0.141     2.142 r  i_vga_controller/FSM_sequential_VStatexDP_reg[0]/Q
                         net (fo=55, routed)          1.010     3.152    i_vga_controller/VStatexDP[0]
    SLICE_X92Y66         LUT6 (Prop_lut6_I4_O)        0.045     3.197 r  i_vga_controller/RedxSO_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.650     3.847    RedxSO_OBUF[0]
    Y18                  OBUF (Prop_obuf_I_O)         1.280     5.127 r  RedxSO_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.127    RedxSO[0]
    Y18                                                               r  RedxSO[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_vga_controller/FSM_sequential_VStatexDP_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            RedxSO[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.149ns  (logic 1.460ns (46.364%)  route 1.689ns (53.636%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.570     2.001    i_vga_controller/CLK
    SLICE_X85Y74         FDPE                                         r  i_vga_controller/FSM_sequential_VStatexDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y74         FDPE (Prop_fdpe_C_Q)         0.141     2.142 r  i_vga_controller/FSM_sequential_VStatexDP_reg[0]/Q
                         net (fo=55, routed)          0.994     3.136    i_vga_controller/VStatexDP[0]
    SLICE_X92Y66         LUT6 (Prop_lut6_I4_O)        0.045     3.181 r  i_vga_controller/RedxSO_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.695     3.876    RedxSO_OBUF[1]
    Y19                  OBUF (Prop_obuf_I_O)         1.274     5.150 r  RedxSO_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.150    RedxSO[1]
    Y19                                                               r  RedxSO[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_vga_controller/FSM_sequential_VStatexDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            GreenxSO[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.206ns  (logic 1.570ns (48.977%)  route 1.636ns (51.023%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.570     2.001    i_vga_controller/CLK
    SLICE_X85Y74         FDCE                                         r  i_vga_controller/FSM_sequential_VStatexDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y74         FDCE (Prop_fdce_C_Q)         0.128     2.129 r  i_vga_controller/FSM_sequential_VStatexDP_reg[1]/Q
                         net (fo=52, routed)          0.842     2.972    i_vga_controller/VStatexDP[1]
    SLICE_X94Y69         LUT6 (Prop_lut6_I3_O)        0.099     3.071 r  i_vga_controller/GreenxSO_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.794     3.864    GreenxSO_OBUF[1]
    Y14                  OBUF (Prop_obuf_I_O)         1.343     5.207 r  GreenxSO_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.207    GreenxSO[1]
    Y14                                                               r  GreenxSO[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_vga_controller/FSM_sequential_VStatexDP_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            GreenxSO[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.261ns  (logic 1.484ns (45.511%)  route 1.777ns (54.489%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.570     2.001    i_vga_controller/CLK
    SLICE_X85Y74         FDPE                                         r  i_vga_controller/FSM_sequential_VStatexDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y74         FDPE (Prop_fdpe_C_Q)         0.141     2.142 r  i_vga_controller/FSM_sequential_VStatexDP_reg[0]/Q
                         net (fo=55, routed)          0.745     2.887    i_vga_controller/VStatexDP[0]
    SLICE_X94Y69         LUT6 (Prop_lut6_I4_O)        0.045     2.932 r  i_vga_controller/GreenxSO_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.032     3.964    GreenxSO_OBUF[3]
    T10                  OBUF (Prop_obuf_I_O)         1.298     5.263 r  GreenxSO_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.263    GreenxSO[3]
    T10                                                               r  GreenxSO[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_vga_controller/FSM_sequential_VStatexDP_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            GreenxSO[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.276ns  (logic 1.491ns (45.506%)  route 1.785ns (54.494%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.570     2.001    i_vga_controller/CLK
    SLICE_X85Y74         FDPE                                         r  i_vga_controller/FSM_sequential_VStatexDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y74         FDPE (Prop_fdpe_C_Q)         0.141     2.142 r  i_vga_controller/FSM_sequential_VStatexDP_reg[0]/Q
                         net (fo=55, routed)          0.754     2.896    i_vga_controller/VStatexDP[0]
    SLICE_X94Y69         LUT6 (Prop_lut6_I4_O)        0.045     2.941 r  i_vga_controller/GreenxSO_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.031     3.972    GreenxSO_OBUF[2]
    T11                  OBUF (Prop_obuf_I_O)         1.305     5.277 r  GreenxSO_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.277    GreenxSO[2]
    T11                                                               r  GreenxSO[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_vga_controller/HCntxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            GreenxSO[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.622ns  (logic 12.363ns (57.178%)  route 9.259ns (42.822%))
  Logic Levels:           13  (CARRY4=6 DSP48E1=2 LUT2=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.704     6.835    i_vga_controller/CLK
    SLICE_X89Y73         FDCE                                         r  i_vga_controller/HCntxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y73         FDCE (Prop_fdce_C_Q)         0.456     7.291 r  i_vga_controller/HCntxDP_reg[1]/Q
                         net (fo=9, routed)           1.703     8.993    i_vga_controller/HCntxDP_reg_n_0_[1]
    SLICE_X90Y75         LUT4 (Prop_lut4_I0_O)        0.124     9.117 r  i_vga_controller/RedxS3_i_25/O
                         net (fo=1, routed)           0.000     9.117    i_vga_controller/RedxS3_i_25_n_0
    SLICE_X90Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.650 r  i_vga_controller/RedxS3_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.650    i_vga_controller/RedxS3_i_3_n_0
    SLICE_X90Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.767 r  i_vga_controller/RedxS3_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.767    i_vga_controller/RedxS3_i_2_n_0
    SLICE_X90Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.082 r  i_vga_controller/RedxS3_i_1/O[3]
                         net (fo=26, routed)          0.938    11.020    i_vga_controller_n_12
    DSP48_X3Y30          DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[47])
                                                      4.219    15.239 r  RedxS3/PCOUT[47]
                         net (fo=1, routed)           0.002    15.241    RedxS3_n_106
    DSP48_X3Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    16.759 f  RedxS2/P[1]
                         net (fo=1, routed)           0.760    17.519    i_vga_controller/P[1]
    SLICE_X93Y75         LUT2 (Prop_lut2_I0_O)        0.124    17.643 r  i_vga_controller/RedxSO_OBUF[3]_inst_i_57/O
                         net (fo=1, routed)           0.331    17.974    i_vga_controller/RedxSO_OBUF[3]_inst_i_57_n_0
    SLICE_X93Y76         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    18.554 r  i_vga_controller/RedxSO_OBUF[3]_inst_i_45/CO[3]
                         net (fo=1, routed)           0.000    18.554    i_vga_controller/RedxSO_OBUF[3]_inst_i_45_n_0
    SLICE_X93Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.668 r  i_vga_controller/RedxSO_OBUF[3]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000    18.668    i_vga_controller/RedxSO_OBUF[3]_inst_i_20_n_0
    SLICE_X93Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.896 r  i_vga_controller/RedxSO_OBUF[3]_inst_i_7/CO[2]
                         net (fo=1, routed)           0.691    19.587    i_vga_controller/DrawBallxS
    SLICE_X87Y76         LUT6 (Prop_lut6_I4_O)        0.313    19.900 r  i_vga_controller/RedxSO_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          1.677    21.577    i_vga_controller/RedxSO_OBUF[3]_inst_i_2_n_0
    SLICE_X94Y69         LUT6 (Prop_lut6_I5_O)        0.124    21.701 r  i_vga_controller/GreenxSO_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.157    24.859    GreenxSO_OBUF[3]
    T10                  OBUF (Prop_obuf_I_O)         3.598    28.457 r  GreenxSO_OBUF[3]_inst/O
                         net (fo=0)                   0.000    28.457    GreenxSO[3]
    T10                                                               r  GreenxSO[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_vga_controller/HCntxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            GreenxSO[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.425ns  (logic 12.370ns (57.735%)  route 9.055ns (42.265%))
  Logic Levels:           13  (CARRY4=6 DSP48E1=2 LUT2=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.704     6.835    i_vga_controller/CLK
    SLICE_X89Y73         FDCE                                         r  i_vga_controller/HCntxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y73         FDCE (Prop_fdce_C_Q)         0.456     7.291 r  i_vga_controller/HCntxDP_reg[1]/Q
                         net (fo=9, routed)           1.703     8.993    i_vga_controller/HCntxDP_reg_n_0_[1]
    SLICE_X90Y75         LUT4 (Prop_lut4_I0_O)        0.124     9.117 r  i_vga_controller/RedxS3_i_25/O
                         net (fo=1, routed)           0.000     9.117    i_vga_controller/RedxS3_i_25_n_0
    SLICE_X90Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.650 r  i_vga_controller/RedxS3_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.650    i_vga_controller/RedxS3_i_3_n_0
    SLICE_X90Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.767 r  i_vga_controller/RedxS3_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.767    i_vga_controller/RedxS3_i_2_n_0
    SLICE_X90Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.082 r  i_vga_controller/RedxS3_i_1/O[3]
                         net (fo=26, routed)          0.938    11.020    i_vga_controller_n_12
    DSP48_X3Y30          DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[47])
                                                      4.219    15.239 r  RedxS3/PCOUT[47]
                         net (fo=1, routed)           0.002    15.241    RedxS3_n_106
    DSP48_X3Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    16.759 f  RedxS2/P[1]
                         net (fo=1, routed)           0.760    17.519    i_vga_controller/P[1]
    SLICE_X93Y75         LUT2 (Prop_lut2_I0_O)        0.124    17.643 r  i_vga_controller/RedxSO_OBUF[3]_inst_i_57/O
                         net (fo=1, routed)           0.331    17.974    i_vga_controller/RedxSO_OBUF[3]_inst_i_57_n_0
    SLICE_X93Y76         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    18.554 r  i_vga_controller/RedxSO_OBUF[3]_inst_i_45/CO[3]
                         net (fo=1, routed)           0.000    18.554    i_vga_controller/RedxSO_OBUF[3]_inst_i_45_n_0
    SLICE_X93Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.668 r  i_vga_controller/RedxSO_OBUF[3]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000    18.668    i_vga_controller/RedxSO_OBUF[3]_inst_i_20_n_0
    SLICE_X93Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.896 r  i_vga_controller/RedxSO_OBUF[3]_inst_i_7/CO[2]
                         net (fo=1, routed)           0.691    19.587    i_vga_controller/DrawBallxS
    SLICE_X87Y76         LUT6 (Prop_lut6_I4_O)        0.313    19.900 r  i_vga_controller/RedxSO_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          1.457    21.357    i_vga_controller/RedxSO_OBUF[3]_inst_i_2_n_0
    SLICE_X94Y69         LUT6 (Prop_lut6_I5_O)        0.124    21.481 r  i_vga_controller/GreenxSO_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.173    24.655    GreenxSO_OBUF[2]
    T11                  OBUF (Prop_obuf_I_O)         3.605    28.259 r  GreenxSO_OBUF[2]_inst/O
                         net (fo=0)                   0.000    28.259    GreenxSO[2]
    T11                                                               r  GreenxSO[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_vga_controller/HCntxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            GreenxSO[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.324ns  (logic 12.420ns (58.244%)  route 8.904ns (41.756%))
  Logic Levels:           13  (CARRY4=6 DSP48E1=2 LUT2=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.704     6.835    i_vga_controller/CLK
    SLICE_X89Y73         FDCE                                         r  i_vga_controller/HCntxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y73         FDCE (Prop_fdce_C_Q)         0.456     7.291 r  i_vga_controller/HCntxDP_reg[1]/Q
                         net (fo=9, routed)           1.703     8.993    i_vga_controller/HCntxDP_reg_n_0_[1]
    SLICE_X90Y75         LUT4 (Prop_lut4_I0_O)        0.124     9.117 r  i_vga_controller/RedxS3_i_25/O
                         net (fo=1, routed)           0.000     9.117    i_vga_controller/RedxS3_i_25_n_0
    SLICE_X90Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.650 r  i_vga_controller/RedxS3_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.650    i_vga_controller/RedxS3_i_3_n_0
    SLICE_X90Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.767 r  i_vga_controller/RedxS3_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.767    i_vga_controller/RedxS3_i_2_n_0
    SLICE_X90Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.082 r  i_vga_controller/RedxS3_i_1/O[3]
                         net (fo=26, routed)          0.938    11.020    i_vga_controller_n_12
    DSP48_X3Y30          DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[47])
                                                      4.219    15.239 r  RedxS3/PCOUT[47]
                         net (fo=1, routed)           0.002    15.241    RedxS3_n_106
    DSP48_X3Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    16.759 f  RedxS2/P[1]
                         net (fo=1, routed)           0.760    17.519    i_vga_controller/P[1]
    SLICE_X93Y75         LUT2 (Prop_lut2_I0_O)        0.124    17.643 r  i_vga_controller/RedxSO_OBUF[3]_inst_i_57/O
                         net (fo=1, routed)           0.331    17.974    i_vga_controller/RedxSO_OBUF[3]_inst_i_57_n_0
    SLICE_X93Y76         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    18.554 r  i_vga_controller/RedxSO_OBUF[3]_inst_i_45/CO[3]
                         net (fo=1, routed)           0.000    18.554    i_vga_controller/RedxSO_OBUF[3]_inst_i_45_n_0
    SLICE_X93Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.668 r  i_vga_controller/RedxSO_OBUF[3]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000    18.668    i_vga_controller/RedxSO_OBUF[3]_inst_i_20_n_0
    SLICE_X93Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.896 r  i_vga_controller/RedxSO_OBUF[3]_inst_i_7/CO[2]
                         net (fo=1, routed)           0.691    19.587    i_vga_controller/DrawBallxS
    SLICE_X87Y76         LUT6 (Prop_lut6_I4_O)        0.313    19.900 r  i_vga_controller/RedxSO_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          1.661    21.562    i_vga_controller/RedxSO_OBUF[3]_inst_i_2_n_0
    SLICE_X92Y66         LUT6 (Prop_lut6_I5_O)        0.124    21.686 r  i_vga_controller/GreenxSO_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.818    24.504    GreenxSO_OBUF[0]
    W14                  OBUF (Prop_obuf_I_O)         3.655    28.159 r  GreenxSO_OBUF[0]_inst/O
                         net (fo=0)                   0.000    28.159    GreenxSO[0]
    W14                                                               r  GreenxSO[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_vga_controller/HCntxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            RedxSO[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.313ns  (logic 12.338ns (57.892%)  route 8.974ns (42.108%))
  Logic Levels:           13  (CARRY4=6 DSP48E1=2 LUT2=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.704     6.835    i_vga_controller/CLK
    SLICE_X89Y73         FDCE                                         r  i_vga_controller/HCntxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y73         FDCE (Prop_fdce_C_Q)         0.456     7.291 r  i_vga_controller/HCntxDP_reg[1]/Q
                         net (fo=9, routed)           1.703     8.993    i_vga_controller/HCntxDP_reg_n_0_[1]
    SLICE_X90Y75         LUT4 (Prop_lut4_I0_O)        0.124     9.117 r  i_vga_controller/RedxS3_i_25/O
                         net (fo=1, routed)           0.000     9.117    i_vga_controller/RedxS3_i_25_n_0
    SLICE_X90Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.650 r  i_vga_controller/RedxS3_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.650    i_vga_controller/RedxS3_i_3_n_0
    SLICE_X90Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.767 r  i_vga_controller/RedxS3_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.767    i_vga_controller/RedxS3_i_2_n_0
    SLICE_X90Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.082 r  i_vga_controller/RedxS3_i_1/O[3]
                         net (fo=26, routed)          0.938    11.020    i_vga_controller_n_12
    DSP48_X3Y30          DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[47])
                                                      4.219    15.239 r  RedxS3/PCOUT[47]
                         net (fo=1, routed)           0.002    15.241    RedxS3_n_106
    DSP48_X3Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    16.759 f  RedxS2/P[1]
                         net (fo=1, routed)           0.760    17.519    i_vga_controller/P[1]
    SLICE_X93Y75         LUT2 (Prop_lut2_I0_O)        0.124    17.643 r  i_vga_controller/RedxSO_OBUF[3]_inst_i_57/O
                         net (fo=1, routed)           0.331    17.974    i_vga_controller/RedxSO_OBUF[3]_inst_i_57_n_0
    SLICE_X93Y76         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    18.554 r  i_vga_controller/RedxSO_OBUF[3]_inst_i_45/CO[3]
                         net (fo=1, routed)           0.000    18.554    i_vga_controller/RedxSO_OBUF[3]_inst_i_45_n_0
    SLICE_X93Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.668 r  i_vga_controller/RedxSO_OBUF[3]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000    18.668    i_vga_controller/RedxSO_OBUF[3]_inst_i_20_n_0
    SLICE_X93Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.896 r  i_vga_controller/RedxSO_OBUF[3]_inst_i_7/CO[2]
                         net (fo=1, routed)           0.691    19.587    i_vga_controller/DrawBallxS
    SLICE_X87Y76         LUT6 (Prop_lut6_I4_O)        0.313    19.900 r  i_vga_controller/RedxSO_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          2.094    21.994    i_vga_controller/RedxSO_OBUF[3]_inst_i_2_n_0
    SLICE_X92Y66         LUT6 (Prop_lut6_I5_O)        0.124    22.118 r  i_vga_controller/RedxSO_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.456    24.574    RedxSO_OBUF[1]
    Y19                  OBUF (Prop_obuf_I_O)         3.573    28.147 r  RedxSO_OBUF[1]_inst/O
                         net (fo=0)                   0.000    28.147    RedxSO[1]
    Y19                                                               r  RedxSO[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_vga_controller/HCntxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            BluexSO[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.111ns  (logic 12.307ns (58.294%)  route 8.805ns (41.706%))
  Logic Levels:           13  (CARRY4=6 DSP48E1=2 LUT2=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.704     6.835    i_vga_controller/CLK
    SLICE_X89Y73         FDCE                                         r  i_vga_controller/HCntxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y73         FDCE (Prop_fdce_C_Q)         0.456     7.291 r  i_vga_controller/HCntxDP_reg[1]/Q
                         net (fo=9, routed)           1.703     8.993    i_vga_controller/HCntxDP_reg_n_0_[1]
    SLICE_X90Y75         LUT4 (Prop_lut4_I0_O)        0.124     9.117 r  i_vga_controller/RedxS3_i_25/O
                         net (fo=1, routed)           0.000     9.117    i_vga_controller/RedxS3_i_25_n_0
    SLICE_X90Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.650 r  i_vga_controller/RedxS3_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.650    i_vga_controller/RedxS3_i_3_n_0
    SLICE_X90Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.767 r  i_vga_controller/RedxS3_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.767    i_vga_controller/RedxS3_i_2_n_0
    SLICE_X90Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.082 r  i_vga_controller/RedxS3_i_1/O[3]
                         net (fo=26, routed)          0.938    11.020    i_vga_controller_n_12
    DSP48_X3Y30          DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[47])
                                                      4.219    15.239 r  RedxS3/PCOUT[47]
                         net (fo=1, routed)           0.002    15.241    RedxS3_n_106
    DSP48_X3Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    16.759 f  RedxS2/P[1]
                         net (fo=1, routed)           0.760    17.519    i_vga_controller/P[1]
    SLICE_X93Y75         LUT2 (Prop_lut2_I0_O)        0.124    17.643 r  i_vga_controller/RedxSO_OBUF[3]_inst_i_57/O
                         net (fo=1, routed)           0.331    17.974    i_vga_controller/RedxSO_OBUF[3]_inst_i_57_n_0
    SLICE_X93Y76         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    18.554 r  i_vga_controller/RedxSO_OBUF[3]_inst_i_45/CO[3]
                         net (fo=1, routed)           0.000    18.554    i_vga_controller/RedxSO_OBUF[3]_inst_i_45_n_0
    SLICE_X93Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.668 r  i_vga_controller/RedxSO_OBUF[3]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000    18.668    i_vga_controller/RedxSO_OBUF[3]_inst_i_20_n_0
    SLICE_X93Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.896 r  i_vga_controller/RedxSO_OBUF[3]_inst_i_7/CO[2]
                         net (fo=1, routed)           0.691    19.587    i_vga_controller/DrawBallxS
    SLICE_X87Y76         LUT6 (Prop_lut6_I4_O)        0.313    19.900 r  i_vga_controller/RedxSO_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          1.680    21.580    i_vga_controller/RedxSO_OBUF[3]_inst_i_2_n_0
    SLICE_X92Y66         LUT6 (Prop_lut6_I5_O)        0.124    21.704 r  i_vga_controller/BluexSO_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.700    24.404    BluexSO_OBUF[3]
    W19                  OBUF (Prop_obuf_I_O)         3.542    27.946 r  BluexSO_OBUF[3]_inst/O
                         net (fo=0)                   0.000    27.946    BluexSO[3]
    W19                                                               r  BluexSO[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_vga_controller/HCntxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            RedxSO[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.076ns  (logic 12.389ns (58.783%)  route 8.687ns (41.217%))
  Logic Levels:           13  (CARRY4=6 DSP48E1=2 LUT2=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.704     6.835    i_vga_controller/CLK
    SLICE_X89Y73         FDCE                                         r  i_vga_controller/HCntxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y73         FDCE (Prop_fdce_C_Q)         0.456     7.291 r  i_vga_controller/HCntxDP_reg[1]/Q
                         net (fo=9, routed)           1.703     8.993    i_vga_controller/HCntxDP_reg_n_0_[1]
    SLICE_X90Y75         LUT4 (Prop_lut4_I0_O)        0.124     9.117 r  i_vga_controller/RedxS3_i_25/O
                         net (fo=1, routed)           0.000     9.117    i_vga_controller/RedxS3_i_25_n_0
    SLICE_X90Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.650 r  i_vga_controller/RedxS3_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.650    i_vga_controller/RedxS3_i_3_n_0
    SLICE_X90Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.767 r  i_vga_controller/RedxS3_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.767    i_vga_controller/RedxS3_i_2_n_0
    SLICE_X90Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.082 r  i_vga_controller/RedxS3_i_1/O[3]
                         net (fo=26, routed)          0.938    11.020    i_vga_controller_n_12
    DSP48_X3Y30          DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[47])
                                                      4.219    15.239 r  RedxS3/PCOUT[47]
                         net (fo=1, routed)           0.002    15.241    RedxS3_n_106
    DSP48_X3Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    16.759 f  RedxS2/P[1]
                         net (fo=1, routed)           0.760    17.519    i_vga_controller/P[1]
    SLICE_X93Y75         LUT2 (Prop_lut2_I0_O)        0.124    17.643 r  i_vga_controller/RedxSO_OBUF[3]_inst_i_57/O
                         net (fo=1, routed)           0.331    17.974    i_vga_controller/RedxSO_OBUF[3]_inst_i_57_n_0
    SLICE_X93Y76         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    18.554 r  i_vga_controller/RedxSO_OBUF[3]_inst_i_45/CO[3]
                         net (fo=1, routed)           0.000    18.554    i_vga_controller/RedxSO_OBUF[3]_inst_i_45_n_0
    SLICE_X93Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.668 r  i_vga_controller/RedxSO_OBUF[3]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000    18.668    i_vga_controller/RedxSO_OBUF[3]_inst_i_20_n_0
    SLICE_X93Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.896 r  i_vga_controller/RedxSO_OBUF[3]_inst_i_7/CO[2]
                         net (fo=1, routed)           0.691    19.587    i_vga_controller/DrawBallxS
    SLICE_X87Y76         LUT6 (Prop_lut6_I4_O)        0.313    19.900 r  i_vga_controller/RedxSO_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          1.342    21.242    i_vga_controller/RedxSO_OBUF[3]_inst_i_2_n_0
    SLICE_X94Y67         LUT6 (Prop_lut6_I5_O)        0.124    21.366 r  i_vga_controller/RedxSO_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.920    24.286    RedxSO_OBUF[2]
    Y16                  OBUF (Prop_obuf_I_O)         3.624    27.910 r  RedxSO_OBUF[2]_inst/O
                         net (fo=0)                   0.000    27.910    RedxSO[2]
    Y16                                                               r  RedxSO[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_vga_controller/HCntxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            RedxSO[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.941ns  (logic 12.344ns (58.948%)  route 8.597ns (41.052%))
  Logic Levels:           13  (CARRY4=6 DSP48E1=2 LUT2=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.704     6.835    i_vga_controller/CLK
    SLICE_X89Y73         FDCE                                         r  i_vga_controller/HCntxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y73         FDCE (Prop_fdce_C_Q)         0.456     7.291 r  i_vga_controller/HCntxDP_reg[1]/Q
                         net (fo=9, routed)           1.703     8.993    i_vga_controller/HCntxDP_reg_n_0_[1]
    SLICE_X90Y75         LUT4 (Prop_lut4_I0_O)        0.124     9.117 r  i_vga_controller/RedxS3_i_25/O
                         net (fo=1, routed)           0.000     9.117    i_vga_controller/RedxS3_i_25_n_0
    SLICE_X90Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.650 r  i_vga_controller/RedxS3_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.650    i_vga_controller/RedxS3_i_3_n_0
    SLICE_X90Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.767 r  i_vga_controller/RedxS3_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.767    i_vga_controller/RedxS3_i_2_n_0
    SLICE_X90Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.082 r  i_vga_controller/RedxS3_i_1/O[3]
                         net (fo=26, routed)          0.938    11.020    i_vga_controller_n_12
    DSP48_X3Y30          DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[47])
                                                      4.219    15.239 r  RedxS3/PCOUT[47]
                         net (fo=1, routed)           0.002    15.241    RedxS3_n_106
    DSP48_X3Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    16.759 f  RedxS2/P[1]
                         net (fo=1, routed)           0.760    17.519    i_vga_controller/P[1]
    SLICE_X93Y75         LUT2 (Prop_lut2_I0_O)        0.124    17.643 r  i_vga_controller/RedxSO_OBUF[3]_inst_i_57/O
                         net (fo=1, routed)           0.331    17.974    i_vga_controller/RedxSO_OBUF[3]_inst_i_57_n_0
    SLICE_X93Y76         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    18.554 r  i_vga_controller/RedxSO_OBUF[3]_inst_i_45/CO[3]
                         net (fo=1, routed)           0.000    18.554    i_vga_controller/RedxSO_OBUF[3]_inst_i_45_n_0
    SLICE_X93Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.668 r  i_vga_controller/RedxSO_OBUF[3]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000    18.668    i_vga_controller/RedxSO_OBUF[3]_inst_i_20_n_0
    SLICE_X93Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.896 r  i_vga_controller/RedxSO_OBUF[3]_inst_i_7/CO[2]
                         net (fo=1, routed)           0.691    19.587    i_vga_controller/DrawBallxS
    SLICE_X87Y76         LUT6 (Prop_lut6_I4_O)        0.313    19.900 r  i_vga_controller/RedxSO_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          1.864    21.764    i_vga_controller/RedxSO_OBUF[3]_inst_i_2_n_0
    SLICE_X92Y66         LUT6 (Prop_lut6_I5_O)        0.124    21.888 r  i_vga_controller/RedxSO_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.308    24.196    RedxSO_OBUF[0]
    Y18                  OBUF (Prop_obuf_I_O)         3.579    27.776 r  RedxSO_OBUF[0]_inst/O
                         net (fo=0)                   0.000    27.776    RedxSO[0]
    Y18                                                               r  RedxSO[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_vga_controller/HCntxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            RedxSO[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.933ns  (logic 12.387ns (59.174%)  route 8.546ns (40.826%))
  Logic Levels:           13  (CARRY4=6 DSP48E1=2 LUT2=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.704     6.835    i_vga_controller/CLK
    SLICE_X89Y73         FDCE                                         r  i_vga_controller/HCntxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y73         FDCE (Prop_fdce_C_Q)         0.456     7.291 r  i_vga_controller/HCntxDP_reg[1]/Q
                         net (fo=9, routed)           1.703     8.993    i_vga_controller/HCntxDP_reg_n_0_[1]
    SLICE_X90Y75         LUT4 (Prop_lut4_I0_O)        0.124     9.117 r  i_vga_controller/RedxS3_i_25/O
                         net (fo=1, routed)           0.000     9.117    i_vga_controller/RedxS3_i_25_n_0
    SLICE_X90Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.650 r  i_vga_controller/RedxS3_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.650    i_vga_controller/RedxS3_i_3_n_0
    SLICE_X90Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.767 r  i_vga_controller/RedxS3_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.767    i_vga_controller/RedxS3_i_2_n_0
    SLICE_X90Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.082 r  i_vga_controller/RedxS3_i_1/O[3]
                         net (fo=26, routed)          0.938    11.020    i_vga_controller_n_12
    DSP48_X3Y30          DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[47])
                                                      4.219    15.239 r  RedxS3/PCOUT[47]
                         net (fo=1, routed)           0.002    15.241    RedxS3_n_106
    DSP48_X3Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    16.759 f  RedxS2/P[1]
                         net (fo=1, routed)           0.760    17.519    i_vga_controller/P[1]
    SLICE_X93Y75         LUT2 (Prop_lut2_I0_O)        0.124    17.643 r  i_vga_controller/RedxSO_OBUF[3]_inst_i_57/O
                         net (fo=1, routed)           0.331    17.974    i_vga_controller/RedxSO_OBUF[3]_inst_i_57_n_0
    SLICE_X93Y76         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    18.554 r  i_vga_controller/RedxSO_OBUF[3]_inst_i_45/CO[3]
                         net (fo=1, routed)           0.000    18.554    i_vga_controller/RedxSO_OBUF[3]_inst_i_45_n_0
    SLICE_X93Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.668 r  i_vga_controller/RedxSO_OBUF[3]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000    18.668    i_vga_controller/RedxSO_OBUF[3]_inst_i_20_n_0
    SLICE_X93Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.896 r  i_vga_controller/RedxSO_OBUF[3]_inst_i_7/CO[2]
                         net (fo=1, routed)           0.691    19.587    i_vga_controller/DrawBallxS
    SLICE_X87Y76         LUT6 (Prop_lut6_I4_O)        0.313    19.900 r  i_vga_controller/RedxSO_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          1.353    21.253    i_vga_controller/RedxSO_OBUF[3]_inst_i_2_n_0
    SLICE_X94Y67         LUT6 (Prop_lut6_I5_O)        0.124    21.377 r  i_vga_controller/RedxSO_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.769    24.146    RedxSO_OBUF[3]
    Y17                  OBUF (Prop_obuf_I_O)         3.622    27.767 r  RedxSO_OBUF[3]_inst/O
                         net (fo=0)                   0.000    27.767    RedxSO[3]
    Y17                                                               r  RedxSO[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_vga_controller/HCntxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            BluexSO[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.597ns  (logic 12.310ns (59.768%)  route 8.286ns (40.232%))
  Logic Levels:           13  (CARRY4=6 DSP48E1=2 LUT2=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.704     6.835    i_vga_controller/CLK
    SLICE_X89Y73         FDCE                                         r  i_vga_controller/HCntxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y73         FDCE (Prop_fdce_C_Q)         0.456     7.291 r  i_vga_controller/HCntxDP_reg[1]/Q
                         net (fo=9, routed)           1.703     8.993    i_vga_controller/HCntxDP_reg_n_0_[1]
    SLICE_X90Y75         LUT4 (Prop_lut4_I0_O)        0.124     9.117 r  i_vga_controller/RedxS3_i_25/O
                         net (fo=1, routed)           0.000     9.117    i_vga_controller/RedxS3_i_25_n_0
    SLICE_X90Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.650 r  i_vga_controller/RedxS3_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.650    i_vga_controller/RedxS3_i_3_n_0
    SLICE_X90Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.767 r  i_vga_controller/RedxS3_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.767    i_vga_controller/RedxS3_i_2_n_0
    SLICE_X90Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.082 r  i_vga_controller/RedxS3_i_1/O[3]
                         net (fo=26, routed)          0.938    11.020    i_vga_controller_n_12
    DSP48_X3Y30          DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[47])
                                                      4.219    15.239 r  RedxS3/PCOUT[47]
                         net (fo=1, routed)           0.002    15.241    RedxS3_n_106
    DSP48_X3Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    16.759 f  RedxS2/P[1]
                         net (fo=1, routed)           0.760    17.519    i_vga_controller/P[1]
    SLICE_X93Y75         LUT2 (Prop_lut2_I0_O)        0.124    17.643 r  i_vga_controller/RedxSO_OBUF[3]_inst_i_57/O
                         net (fo=1, routed)           0.331    17.974    i_vga_controller/RedxSO_OBUF[3]_inst_i_57_n_0
    SLICE_X93Y76         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    18.554 r  i_vga_controller/RedxSO_OBUF[3]_inst_i_45/CO[3]
                         net (fo=1, routed)           0.000    18.554    i_vga_controller/RedxSO_OBUF[3]_inst_i_45_n_0
    SLICE_X93Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.668 r  i_vga_controller/RedxSO_OBUF[3]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000    18.668    i_vga_controller/RedxSO_OBUF[3]_inst_i_20_n_0
    SLICE_X93Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.896 r  i_vga_controller/RedxSO_OBUF[3]_inst_i_7/CO[2]
                         net (fo=1, routed)           0.691    19.587    i_vga_controller/DrawBallxS
    SLICE_X87Y76         LUT6 (Prop_lut6_I4_O)        0.313    19.900 r  i_vga_controller/RedxSO_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          1.173    21.073    i_vga_controller/RedxSO_OBUF[3]_inst_i_2_n_0
    SLICE_X94Y69         LUT6 (Prop_lut6_I5_O)        0.124    21.197 r  i_vga_controller/BluexSO_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.689    23.886    BluexSO_OBUF[2]
    W18                  OBUF (Prop_obuf_I_O)         3.545    27.431 r  BluexSO_OBUF[2]_inst/O
                         net (fo=0)                   0.000    27.431    BluexSO[2]
    W18                                                               r  BluexSO[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_vga_controller/HCntxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            GreenxSO[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.593ns  (logic 12.409ns (60.256%)  route 8.184ns (39.744%))
  Logic Levels:           13  (CARRY4=6 DSP48E1=2 LUT2=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.704     6.835    i_vga_controller/CLK
    SLICE_X89Y73         FDCE                                         r  i_vga_controller/HCntxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y73         FDCE (Prop_fdce_C_Q)         0.456     7.291 r  i_vga_controller/HCntxDP_reg[1]/Q
                         net (fo=9, routed)           1.703     8.993    i_vga_controller/HCntxDP_reg_n_0_[1]
    SLICE_X90Y75         LUT4 (Prop_lut4_I0_O)        0.124     9.117 r  i_vga_controller/RedxS3_i_25/O
                         net (fo=1, routed)           0.000     9.117    i_vga_controller/RedxS3_i_25_n_0
    SLICE_X90Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.650 r  i_vga_controller/RedxS3_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.650    i_vga_controller/RedxS3_i_3_n_0
    SLICE_X90Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.767 r  i_vga_controller/RedxS3_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.767    i_vga_controller/RedxS3_i_2_n_0
    SLICE_X90Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.082 r  i_vga_controller/RedxS3_i_1/O[3]
                         net (fo=26, routed)          0.938    11.020    i_vga_controller_n_12
    DSP48_X3Y30          DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[47])
                                                      4.219    15.239 r  RedxS3/PCOUT[47]
                         net (fo=1, routed)           0.002    15.241    RedxS3_n_106
    DSP48_X3Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    16.759 f  RedxS2/P[1]
                         net (fo=1, routed)           0.760    17.519    i_vga_controller/P[1]
    SLICE_X93Y75         LUT2 (Prop_lut2_I0_O)        0.124    17.643 r  i_vga_controller/RedxSO_OBUF[3]_inst_i_57/O
                         net (fo=1, routed)           0.331    17.974    i_vga_controller/RedxSO_OBUF[3]_inst_i_57_n_0
    SLICE_X93Y76         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    18.554 r  i_vga_controller/RedxSO_OBUF[3]_inst_i_45/CO[3]
                         net (fo=1, routed)           0.000    18.554    i_vga_controller/RedxSO_OBUF[3]_inst_i_45_n_0
    SLICE_X93Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.668 r  i_vga_controller/RedxSO_OBUF[3]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000    18.668    i_vga_controller/RedxSO_OBUF[3]_inst_i_20_n_0
    SLICE_X93Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.896 r  i_vga_controller/RedxSO_OBUF[3]_inst_i_7/CO[2]
                         net (fo=1, routed)           0.691    19.587    i_vga_controller/DrawBallxS
    SLICE_X87Y76         LUT6 (Prop_lut6_I4_O)        0.313    19.900 r  i_vga_controller/RedxSO_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          1.170    21.070    i_vga_controller/RedxSO_OBUF[3]_inst_i_2_n_0
    SLICE_X94Y69         LUT6 (Prop_lut6_I5_O)        0.124    21.194 r  i_vga_controller/GreenxSO_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.590    23.784    GreenxSO_OBUF[1]
    Y14                  OBUF (Prop_obuf_I_O)         3.644    27.428 r  GreenxSO_OBUF[1]_inst/O
                         net (fo=0)                   0.000    27.428    GreenxSO[1]
    Y14                                                               r  GreenxSO[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_vga_controller/FSM_sequential_VStatexDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            BluexSO[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.638ns  (logic 1.481ns (56.125%)  route 1.158ns (43.875%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.570     2.001    i_vga_controller/CLK
    SLICE_X85Y74         FDCE                                         r  i_vga_controller/FSM_sequential_VStatexDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y74         FDCE (Prop_fdce_C_Q)         0.128     2.129 r  i_vga_controller/FSM_sequential_VStatexDP_reg[1]/Q
                         net (fo=52, routed)          0.444     2.573    i_vga_controller/VStatexDP[1]
    SLICE_X91Y75         LUT6 (Prop_lut6_I3_O)        0.099     2.672 r  i_vga_controller/BluexSO_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.713     3.386    BluexSO_OBUF[0]
    U18                  OBUF (Prop_obuf_I_O)         1.254     4.640 r  BluexSO_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.640    BluexSO[0]
    U18                                                               r  BluexSO[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_vga_controller/FSM_sequential_VStatexDP_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            VSxSO
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.786ns  (logic 1.440ns (51.690%)  route 1.346ns (48.309%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.570     2.001    i_vga_controller/CLK
    SLICE_X85Y74         FDPE                                         r  i_vga_controller/FSM_sequential_VStatexDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y74         FDPE (Prop_fdpe_C_Q)         0.141     2.142 f  i_vga_controller/FSM_sequential_VStatexDP_reg[0]/Q
                         net (fo=55, routed)          0.384     2.526    i_vga_controller/VStatexDP[0]
    SLICE_X85Y74         LUT2 (Prop_lut2_I1_O)        0.045     2.571 r  i_vga_controller/VSxSO_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.962     3.533    VSxSO_OBUF
    W16                  OBUF (Prop_obuf_I_O)         1.254     4.787 r  VSxSO_OBUF_inst/O
                         net (fo=0)                   0.000     4.787    VSxSO
    W16                                                               r  VSxSO (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_vga_controller/FSM_sequential_VStatexDP_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            BluexSO[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.787ns  (logic 1.445ns (51.832%)  route 1.343ns (48.168%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.570     2.001    i_vga_controller/CLK
    SLICE_X85Y74         FDPE                                         r  i_vga_controller/FSM_sequential_VStatexDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y74         FDPE (Prop_fdpe_C_Q)         0.141     2.142 r  i_vga_controller/FSM_sequential_VStatexDP_reg[0]/Q
                         net (fo=55, routed)          0.604     2.746    i_vga_controller/VStatexDP[0]
    SLICE_X92Y71         LUT6 (Prop_lut6_I4_O)        0.045     2.791 r  i_vga_controller/BluexSO_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.739     3.530    BluexSO_OBUF[1]
    U19                  OBUF (Prop_obuf_I_O)         1.259     4.788 r  BluexSO_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.788    BluexSO[1]
    U19                                                               r  BluexSO[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            BluexSO[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.995ns  (logic 1.477ns (49.315%)  route 1.518ns (50.685%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.570     2.001    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X87Y75         FDRE                                         r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y75         FDRE (Prop_fdre_C_Q)         0.141     2.142 r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=12, routed)          0.484     2.627    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[3]
    SLICE_X90Y72         LUT4 (Prop_lut4_I2_O)        0.045     2.672 r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=1, routed)           0.233     2.904    i_vga_controller/doutb[2]
    SLICE_X94Y69         LUT6 (Prop_lut6_I0_O)        0.045     2.949 r  i_vga_controller/BluexSO_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.801     3.750    BluexSO_OBUF[2]
    W18                  OBUF (Prop_obuf_I_O)         1.246     4.996 r  BluexSO_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.996    BluexSO[2]
    W18                                                               r  BluexSO[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_vga_controller/FSM_sequential_HStatexDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            HSxSO
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.018ns  (logic 1.507ns (49.924%)  route 1.511ns (50.076%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.571     2.002    i_vga_controller/CLK
    SLICE_X87Y76         FDCE                                         r  i_vga_controller/FSM_sequential_HStatexDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y76         FDCE (Prop_fdce_C_Q)         0.141     2.143 r  i_vga_controller/FSM_sequential_HStatexDP_reg[0]/Q
                         net (fo=79, routed)          0.731     2.874    i_vga_controller/HStatexDP[0]
    SLICE_X92Y71         LUT2 (Prop_lut2_I0_O)        0.046     2.920 r  i_vga_controller/HSxSO_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.780     3.701    HSxSO_OBUF
    V16                  OBUF (Prop_obuf_I_O)         1.320     5.020 r  HSxSO_OBUF_inst/O
                         net (fo=0)                   0.000     5.020    HSxSO
    V16                                                               r  HSxSO (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_vga_controller/FSM_sequential_VStatexDP_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            RedxSO[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.126ns  (logic 1.466ns (46.897%)  route 1.660ns (53.103%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.570     2.001    i_vga_controller/CLK
    SLICE_X85Y74         FDPE                                         r  i_vga_controller/FSM_sequential_VStatexDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y74         FDPE (Prop_fdpe_C_Q)         0.141     2.142 r  i_vga_controller/FSM_sequential_VStatexDP_reg[0]/Q
                         net (fo=55, routed)          1.010     3.152    i_vga_controller/VStatexDP[0]
    SLICE_X92Y66         LUT6 (Prop_lut6_I4_O)        0.045     3.197 r  i_vga_controller/RedxSO_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.650     3.847    RedxSO_OBUF[0]
    Y18                  OBUF (Prop_obuf_I_O)         1.280     5.127 r  RedxSO_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.127    RedxSO[0]
    Y18                                                               r  RedxSO[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_vga_controller/FSM_sequential_VStatexDP_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            RedxSO[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.149ns  (logic 1.460ns (46.364%)  route 1.689ns (53.636%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.570     2.001    i_vga_controller/CLK
    SLICE_X85Y74         FDPE                                         r  i_vga_controller/FSM_sequential_VStatexDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y74         FDPE (Prop_fdpe_C_Q)         0.141     2.142 r  i_vga_controller/FSM_sequential_VStatexDP_reg[0]/Q
                         net (fo=55, routed)          0.994     3.136    i_vga_controller/VStatexDP[0]
    SLICE_X92Y66         LUT6 (Prop_lut6_I4_O)        0.045     3.181 r  i_vga_controller/RedxSO_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.695     3.876    RedxSO_OBUF[1]
    Y19                  OBUF (Prop_obuf_I_O)         1.274     5.150 r  RedxSO_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.150    RedxSO[1]
    Y19                                                               r  RedxSO[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_vga_controller/FSM_sequential_VStatexDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            GreenxSO[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.206ns  (logic 1.570ns (48.977%)  route 1.636ns (51.023%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.570     2.001    i_vga_controller/CLK
    SLICE_X85Y74         FDCE                                         r  i_vga_controller/FSM_sequential_VStatexDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y74         FDCE (Prop_fdce_C_Q)         0.128     2.129 r  i_vga_controller/FSM_sequential_VStatexDP_reg[1]/Q
                         net (fo=52, routed)          0.842     2.972    i_vga_controller/VStatexDP[1]
    SLICE_X94Y69         LUT6 (Prop_lut6_I3_O)        0.099     3.071 r  i_vga_controller/GreenxSO_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.794     3.864    GreenxSO_OBUF[1]
    Y14                  OBUF (Prop_obuf_I_O)         1.343     5.207 r  GreenxSO_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.207    GreenxSO[1]
    Y14                                                               r  GreenxSO[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_vga_controller/FSM_sequential_VStatexDP_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            GreenxSO[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.261ns  (logic 1.484ns (45.511%)  route 1.777ns (54.489%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.570     2.001    i_vga_controller/CLK
    SLICE_X85Y74         FDPE                                         r  i_vga_controller/FSM_sequential_VStatexDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y74         FDPE (Prop_fdpe_C_Q)         0.141     2.142 r  i_vga_controller/FSM_sequential_VStatexDP_reg[0]/Q
                         net (fo=55, routed)          0.745     2.887    i_vga_controller/VStatexDP[0]
    SLICE_X94Y69         LUT6 (Prop_lut6_I4_O)        0.045     2.932 r  i_vga_controller/GreenxSO_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.032     3.964    GreenxSO_OBUF[3]
    T10                  OBUF (Prop_obuf_I_O)         1.298     5.263 r  GreenxSO_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.263    GreenxSO[3]
    T10                                                               r  GreenxSO[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_vga_controller/FSM_sequential_VStatexDP_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            GreenxSO[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.276ns  (logic 1.491ns (45.506%)  route 1.785ns (54.494%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.570     2.001    i_vga_controller/CLK
    SLICE_X85Y74         FDPE                                         r  i_vga_controller/FSM_sequential_VStatexDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y74         FDPE (Prop_fdpe_C_Q)         0.141     2.142 r  i_vga_controller/FSM_sequential_VStatexDP_reg[0]/Q
                         net (fo=55, routed)          0.754     2.896    i_vga_controller/VStatexDP[0]
    SLICE_X94Y69         LUT6 (Prop_lut6_I4_O)        0.045     2.941 r  i_vga_controller/GreenxSO_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.031     3.972    GreenxSO_OBUF[2]
    T11                  OBUF (Prop_obuf_I_O)         1.305     5.277 r  GreenxSO_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.277    GreenxSO[2]
    T11                                                               r  GreenxSO[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.014ns  (logic 0.000ns (0.000%)  route 0.014ns (100.001%))
  Logic Levels:           0  
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  CLK125xCI (IN)
                         net (fo=0)                   0.000     4.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     5.451 f  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     6.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.088     6.824 f  i_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.014     6.838    i_clk_wiz_0/inst/clkfbout_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  i_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.005     0.714    i_clk_wiz_0/inst/clkfbout_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.014ns  (logic 0.000ns (0.000%)  route 0.014ns (100.001%))
  Logic Levels:           0  
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  CLK125xCI (IN)
                         net (fo=0)                   0.000     4.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     5.451 f  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     6.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.088     6.824 f  i_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.014     6.838    i_clk_wiz_0/inst/clkfbout_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  i_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.005     0.714    i_clk_wiz_0/inst/clkfbout_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay            70 Endpoints
Min Delay            70 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RightxSI
                            (input port)
  Destination:            i_pong_fsm/PlateXxDP_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.615ns  (logic 2.118ns (27.813%)  route 5.497ns (72.187%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        6.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.269ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L20                                               0.000     0.000 f  RightxSI (IN)
                         net (fo=0)                   0.000     0.000    RightxSI
    L20                  IBUF (Prop_ibuf_I_O)         1.513     1.513 f  RightxSI_IBUF_inst/O
                         net (fo=28, routed)          3.560     5.073    i_pong_fsm/RightxSI_IBUF
    SLICE_X85Y87         LUT2 (Prop_lut2_I0_O)        0.154     5.227 f  i_pong_fsm/PlateXxDP[1]_i_2/O
                         net (fo=3, routed)           0.842     6.070    i_pong_fsm/PlateXxDP[1]_i_2_n_0
    SLICE_X84Y85         LUT6 (Prop_lut6_I4_O)        0.327     6.397 r  i_pong_fsm/PlateXxDP[1]_i_7/O
                         net (fo=1, routed)           1.095     7.491    i_pong_fsm/PlateXxDP[1]_i_7_n_0
    SLICE_X84Y85         LUT6 (Prop_lut6_I5_O)        0.124     7.615 r  i_pong_fsm/PlateXxDP[1]_i_1/O
                         net (fo=1, routed)           0.000     7.615    i_pong_fsm/PlateXxDP[1]_i_1_n_0
    SLICE_X84Y85         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.625 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.637    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.728 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.541     6.269    i_pong_fsm/clk_out1
    SLICE_X84Y85         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[1]/C

Slack:                    inf
  Source:                 RSTxRI
                            (input port)
  Destination:            i_vga_controller/HCntxDP_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.596ns  (logic 1.542ns (20.305%)  route 6.053ns (79.695%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        6.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.259ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  RSTxRI (IN)
                         net (fo=0)                   0.000     0.000    RSTxRI
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  RSTxRI_IBUF_inst/O
                         net (fo=61, routed)          6.053     7.596    i_vga_controller/AR[0]
    SLICE_X89Y73         FDCE                                         f  i_vga_controller/HCntxDP_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.625 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.637    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.728 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.531     6.259    i_vga_controller/CLK
    SLICE_X89Y73         FDCE                                         r  i_vga_controller/HCntxDP_reg[1]/C

Slack:                    inf
  Source:                 RSTxRI
                            (input port)
  Destination:            i_vga_controller/HCntxDP_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.596ns  (logic 1.542ns (20.305%)  route 6.053ns (79.695%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        6.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.259ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  RSTxRI (IN)
                         net (fo=0)                   0.000     0.000    RSTxRI
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  RSTxRI_IBUF_inst/O
                         net (fo=61, routed)          6.053     7.596    i_vga_controller/AR[0]
    SLICE_X89Y73         FDCE                                         f  i_vga_controller/HCntxDP_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.625 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.637    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.728 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.531     6.259    i_vga_controller/CLK
    SLICE_X89Y73         FDCE                                         r  i_vga_controller/HCntxDP_reg[2]/C

Slack:                    inf
  Source:                 RSTxRI
                            (input port)
  Destination:            i_vga_controller/HCntxDP_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.596ns  (logic 1.542ns (20.305%)  route 6.053ns (79.695%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        6.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.259ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  RSTxRI (IN)
                         net (fo=0)                   0.000     0.000    RSTxRI
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  RSTxRI_IBUF_inst/O
                         net (fo=61, routed)          6.053     7.596    i_vga_controller/AR[0]
    SLICE_X89Y73         FDCE                                         f  i_vga_controller/HCntxDP_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.625 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.637    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.728 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.531     6.259    i_vga_controller/CLK
    SLICE_X89Y73         FDCE                                         r  i_vga_controller/HCntxDP_reg[3]/C

Slack:                    inf
  Source:                 RightxSI
                            (input port)
  Destination:            i_pong_fsm/PlateXxDP_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.522ns  (logic 2.121ns (28.199%)  route 5.401ns (71.801%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)
  Clock Path Skew:        6.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.270ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L20                                               0.000     0.000 f  RightxSI (IN)
                         net (fo=0)                   0.000     0.000    RightxSI
    L20                  IBUF (Prop_ibuf_I_O)         1.513     1.513 f  RightxSI_IBUF_inst/O
                         net (fo=28, routed)          3.778     5.291    i_pong_fsm/RightxSI_IBUF
    SLICE_X86Y85         LUT5 (Prop_lut5_I4_O)        0.153     5.444 r  i_pong_fsm/PlateXxDP[5]_i_9/O
                         net (fo=1, routed)           0.922     6.366    i_pong_fsm/PlateXxDP[5]_i_9_n_0
    SLICE_X84Y87         LUT6 (Prop_lut6_I5_O)        0.331     6.697 r  i_pong_fsm/PlateXxDP[5]_i_2/O
                         net (fo=1, routed)           0.701     7.398    i_pong_fsm/PlateXxDP[5]_i_2_n_0
    SLICE_X85Y87         LUT6 (Prop_lut6_I0_O)        0.124     7.522 r  i_pong_fsm/PlateXxDP[5]_i_1/O
                         net (fo=1, routed)           0.000     7.522    i_pong_fsm/PlateXxDP[5]_i_1_n_0
    SLICE_X85Y87         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.625 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.637    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.728 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.542     6.270    i_pong_fsm/clk_out1
    SLICE_X85Y87         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[5]/C

Slack:                    inf
  Source:                 RSTxRI
                            (input port)
  Destination:            i_vga_controller/HCntxDP_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.455ns  (logic 1.542ns (20.688%)  route 5.912ns (79.312%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        6.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.257ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  RSTxRI (IN)
                         net (fo=0)                   0.000     0.000    RSTxRI
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  RSTxRI_IBUF_inst/O
                         net (fo=61, routed)          5.912     7.455    i_vga_controller/AR[0]
    SLICE_X89Y74         FDCE                                         f  i_vga_controller/HCntxDP_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.625 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.637    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.728 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.529     6.257    i_vga_controller/CLK
    SLICE_X89Y74         FDCE                                         r  i_vga_controller/HCntxDP_reg[4]/C

Slack:                    inf
  Source:                 RSTxRI
                            (input port)
  Destination:            i_vga_controller/HCntxDP_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.455ns  (logic 1.542ns (20.688%)  route 5.912ns (79.312%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        6.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.257ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  RSTxRI (IN)
                         net (fo=0)                   0.000     0.000    RSTxRI
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  RSTxRI_IBUF_inst/O
                         net (fo=61, routed)          5.912     7.455    i_vga_controller/AR[0]
    SLICE_X89Y74         FDCE                                         f  i_vga_controller/HCntxDP_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.625 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.637    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.728 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.529     6.257    i_vga_controller/CLK
    SLICE_X89Y74         FDCE                                         r  i_vga_controller/HCntxDP_reg[5]/C

Slack:                    inf
  Source:                 RSTxRI
                            (input port)
  Destination:            i_vga_controller/HCntxDP_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.455ns  (logic 1.542ns (20.688%)  route 5.912ns (79.312%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        6.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.257ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  RSTxRI (IN)
                         net (fo=0)                   0.000     0.000    RSTxRI
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  RSTxRI_IBUF_inst/O
                         net (fo=61, routed)          5.912     7.455    i_vga_controller/AR[0]
    SLICE_X89Y74         FDCE                                         f  i_vga_controller/HCntxDP_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.625 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.637    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.728 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.529     6.257    i_vga_controller/CLK
    SLICE_X89Y74         FDCE                                         r  i_vga_controller/HCntxDP_reg[6]/C

Slack:                    inf
  Source:                 RSTxRI
                            (input port)
  Destination:            i_vga_controller/HCntxDP_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.455ns  (logic 1.542ns (20.688%)  route 5.912ns (79.312%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        6.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.257ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  RSTxRI (IN)
                         net (fo=0)                   0.000     0.000    RSTxRI
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  RSTxRI_IBUF_inst/O
                         net (fo=61, routed)          5.912     7.455    i_vga_controller/AR[0]
    SLICE_X89Y74         FDCE                                         f  i_vga_controller/HCntxDP_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.625 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.637    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.728 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.529     6.257    i_vga_controller/CLK
    SLICE_X89Y74         FDCE                                         r  i_vga_controller/HCntxDP_reg[7]/C

Slack:                    inf
  Source:                 RSTxRI
                            (input port)
  Destination:            i_vga_controller/HCntxDP_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.455ns  (logic 1.542ns (20.688%)  route 5.912ns (79.312%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        6.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.257ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  RSTxRI (IN)
                         net (fo=0)                   0.000     0.000    RSTxRI
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  RSTxRI_IBUF_inst/O
                         net (fo=61, routed)          5.912     7.455    i_vga_controller/AR[0]
    SLICE_X89Y74         FDCE                                         f  i_vga_controller/HCntxDP_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.625 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.637    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.728 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.529     6.257    i_vga_controller/CLK
    SLICE_X89Y74         FDCE                                         r  i_vga_controller/HCntxDP_reg[8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RightxSI
                            (input port)
  Destination:            i_pong_fsm/PlateXxDP_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.902ns  (logic 0.326ns (17.118%)  route 1.576ns (82.882%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.568ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.568ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L20                                               0.000     0.000 r  RightxSI (IN)
                         net (fo=0)                   0.000     0.000    RightxSI
    L20                  IBUF (Prop_ibuf_I_O)         0.281     0.281 r  RightxSI_IBUF_inst/O
                         net (fo=28, routed)          1.576     1.857    i_pong_fsm/RightxSI_IBUF
    SLICE_X85Y87         LUT6 (Prop_lut6_I2_O)        0.045     1.902 r  i_pong_fsm/PlateXxDP[5]_i_1/O
                         net (fo=1, routed)           0.000     1.902    i_pong_fsm/PlateXxDP[5]_i_1_n_0
    SLICE_X85Y87         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.848     2.568    i_pong_fsm/clk_out1
    SLICE_X85Y87         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[5]/C

Slack:                    inf
  Source:                 RightxSI
                            (input port)
  Destination:            i_pong_fsm/PlateXxDP_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.905ns  (logic 0.371ns (19.453%)  route 1.534ns (80.547%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        2.571ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.571ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L20                                               0.000     0.000 f  RightxSI (IN)
                         net (fo=0)                   0.000     0.000    RightxSI
    L20                  IBUF (Prop_ibuf_I_O)         0.281     0.281 f  RightxSI_IBUF_inst/O
                         net (fo=28, routed)          1.381     1.662    i_pong_fsm/RightxSI_IBUF
    SLICE_X86Y88         LUT6 (Prop_lut6_I3_O)        0.045     1.707 r  i_pong_fsm/PlateXxDP[7]_i_3/O
                         net (fo=2, routed)           0.153     1.860    i_pong_fsm/PlateXxDP[7]_i_3_n_0
    SLICE_X86Y88         LUT6 (Prop_lut6_I3_O)        0.045     1.905 r  i_pong_fsm/PlateXxDP[6]_i_1/O
                         net (fo=1, routed)           0.000     1.905    i_pong_fsm/PlateXxDP[6]_i_1_n_0
    SLICE_X86Y88         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.851     2.571    i_pong_fsm/clk_out1
    SLICE_X86Y88         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[6]/C

Slack:                    inf
  Source:                 LeftxSI
                            (input port)
  Destination:            i_pong_fsm/PlateXxDP_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.942ns  (logic 0.365ns (18.803%)  route 1.577ns (81.197%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        2.568ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.568ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  LeftxSI (IN)
                         net (fo=0)                   0.000     0.000    LeftxSI
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  LeftxSI_IBUF_inst/O
                         net (fo=14, routed)          1.491     1.766    i_pong_fsm/LeftxSI_IBUF
    SLICE_X85Y87         LUT2 (Prop_lut2_I0_O)        0.045     1.811 r  i_pong_fsm/PlateXxDP[9]_i_5/O
                         net (fo=6, routed)           0.086     1.897    i_pong_fsm/PlateXxDP[9]_i_5_n_0
    SLICE_X85Y87         LUT6 (Prop_lut6_I5_O)        0.045     1.942 r  i_pong_fsm/PlateXxDP[8]_i_1/O
                         net (fo=1, routed)           0.000     1.942    i_pong_fsm/PlateXxDP[8]_i_1_n_0
    SLICE_X85Y87         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.848     2.568    i_pong_fsm/clk_out1
    SLICE_X85Y87         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[8]/C

Slack:                    inf
  Source:                 RSTxRI
                            (input port)
  Destination:            i_pong_fsm/PlateXxDP_reg[9]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.991ns  (logic 0.309ns (15.545%)  route 1.681ns (84.455%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.570ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.570ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  RSTxRI (IN)
                         net (fo=0)                   0.000     0.000    RSTxRI
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 f  RSTxRI_IBUF_inst/O
                         net (fo=61, routed)          1.681     1.991    i_pong_fsm/AR[0]
    SLICE_X85Y88         FDPE                                         f  i_pong_fsm/PlateXxDP_reg[9]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.850     2.570    i_pong_fsm/clk_out1
    SLICE_X85Y88         FDPE                                         r  i_pong_fsm/PlateXxDP_reg[9]/C

Slack:                    inf
  Source:                 LeftxSI
                            (input port)
  Destination:            i_pong_fsm/PlateXxDP_reg[9]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.998ns  (logic 0.365ns (18.275%)  route 1.633ns (81.725%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        2.570ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.570ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  LeftxSI (IN)
                         net (fo=0)                   0.000     0.000    LeftxSI
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  LeftxSI_IBUF_inst/O
                         net (fo=14, routed)          1.491     1.766    i_pong_fsm/LeftxSI_IBUF
    SLICE_X85Y87         LUT2 (Prop_lut2_I0_O)        0.045     1.811 r  i_pong_fsm/PlateXxDP[9]_i_5/O
                         net (fo=6, routed)           0.142     1.953    i_pong_fsm/PlateXxDP[9]_i_5_n_0
    SLICE_X85Y88         LUT6 (Prop_lut6_I5_O)        0.045     1.998 r  i_pong_fsm/PlateXxDP[9]_i_1/O
                         net (fo=1, routed)           0.000     1.998    i_pong_fsm/PlateXxDP[9]_i_1_n_0
    SLICE_X85Y88         FDPE                                         r  i_pong_fsm/PlateXxDP_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.850     2.570    i_pong_fsm/clk_out1
    SLICE_X85Y88         FDPE                                         r  i_pong_fsm/PlateXxDP_reg[9]/C

Slack:                    inf
  Source:                 RSTxRI
                            (input port)
  Destination:            i_pong_fsm/PlateXxDP_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.045ns  (logic 0.309ns (15.132%)  route 1.736ns (84.868%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.568ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.568ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  RSTxRI (IN)
                         net (fo=0)                   0.000     0.000    RSTxRI
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 f  RSTxRI_IBUF_inst/O
                         net (fo=61, routed)          1.736     2.045    i_pong_fsm/AR[0]
    SLICE_X85Y87         FDCE                                         f  i_pong_fsm/PlateXxDP_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.848     2.568    i_pong_fsm/clk_out1
    SLICE_X85Y87         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[5]/C

Slack:                    inf
  Source:                 RSTxRI
                            (input port)
  Destination:            i_pong_fsm/PlateXxDP_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.045ns  (logic 0.309ns (15.132%)  route 1.736ns (84.868%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.568ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.568ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  RSTxRI (IN)
                         net (fo=0)                   0.000     0.000    RSTxRI
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 f  RSTxRI_IBUF_inst/O
                         net (fo=61, routed)          1.736     2.045    i_pong_fsm/AR[0]
    SLICE_X85Y87         FDCE                                         f  i_pong_fsm/PlateXxDP_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.848     2.568    i_pong_fsm/clk_out1
    SLICE_X85Y87         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[8]/C

Slack:                    inf
  Source:                 RightxSI
                            (input port)
  Destination:            i_pong_fsm/PlateXxDP_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.047ns  (logic 0.371ns (18.104%)  route 1.676ns (81.896%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        2.569ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.569ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L20                                               0.000     0.000 f  RightxSI (IN)
                         net (fo=0)                   0.000     0.000    RightxSI
    L20                  IBUF (Prop_ibuf_I_O)         0.281     0.281 f  RightxSI_IBUF_inst/O
                         net (fo=28, routed)          1.381     1.662    i_pong_fsm/RightxSI_IBUF
    SLICE_X86Y88         LUT6 (Prop_lut6_I3_O)        0.045     1.707 r  i_pong_fsm/PlateXxDP[7]_i_3/O
                         net (fo=2, routed)           0.295     2.002    i_pong_fsm/PlateXxDP[7]_i_3_n_0
    SLICE_X86Y87         LUT6 (Prop_lut6_I3_O)        0.045     2.047 r  i_pong_fsm/PlateXxDP[7]_i_1/O
                         net (fo=1, routed)           0.000     2.047    i_pong_fsm/PlateXxDP[7]_i_1_n_0
    SLICE_X86Y87         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.849     2.569    i_pong_fsm/clk_out1
    SLICE_X86Y87         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[7]/C

Slack:                    inf
  Source:                 LeftxSI
                            (input port)
  Destination:            i_pong_fsm/PlateXxDP_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.062ns  (logic 0.365ns (17.711%)  route 1.697ns (82.289%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.567ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.567ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 f  LeftxSI (IN)
                         net (fo=0)                   0.000     0.000    LeftxSI
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  LeftxSI_IBUF_inst/O
                         net (fo=14, routed)          1.478     1.753    i_pong_fsm/LeftxSI_IBUF
    SLICE_X85Y86         LUT6 (Prop_lut6_I4_O)        0.045     1.798 r  i_pong_fsm/PlateXxDP[2]_i_2/O
                         net (fo=1, routed)           0.219     2.017    i_pong_fsm/PlateXxDP[2]_i_2_n_0
    SLICE_X84Y86         LUT5 (Prop_lut5_I0_O)        0.045     2.062 r  i_pong_fsm/PlateXxDP[2]_i_1/O
                         net (fo=1, routed)           0.000     2.062    i_pong_fsm/PlateXxDP[2]_i_1_n_0
    SLICE_X84Y86         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.847     2.567    i_pong_fsm/clk_out1
    SLICE_X84Y86         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[2]/C

Slack:                    inf
  Source:                 RightxSI
                            (input port)
  Destination:            i_pong_fsm/PlateXxDP_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.101ns  (logic 0.371ns (17.639%)  route 1.730ns (82.361%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.567ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.567ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L20                                               0.000     0.000 r  RightxSI (IN)
                         net (fo=0)                   0.000     0.000    RightxSI
    L20                  IBUF (Prop_ibuf_I_O)         0.281     0.281 r  RightxSI_IBUF_inst/O
                         net (fo=28, routed)          1.570     1.850    i_pong_fsm/RightxSI_IBUF
    SLICE_X85Y86         LUT6 (Prop_lut6_I5_O)        0.045     1.895 r  i_pong_fsm/PlateXxDP[4]_i_2/O
                         net (fo=1, routed)           0.161     2.056    i_pong_fsm/PlateXxDP[4]_i_2_n_0
    SLICE_X84Y86         LUT5 (Prop_lut5_I0_O)        0.045     2.101 r  i_pong_fsm/PlateXxDP[4]_i_1/O
                         net (fo=1, routed)           0.000     2.101    i_pong_fsm/PlateXxDP[4]_i_1_n_0
    SLICE_X84Y86         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.847     2.567    i_pong_fsm/clk_out1
    SLICE_X84Y86         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[4]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0_1

Max Delay            70 Endpoints
Min Delay            70 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RightxSI
                            (input port)
  Destination:            i_pong_fsm/PlateXxDP_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.615ns  (logic 2.118ns (27.813%)  route 5.497ns (72.187%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        6.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.269ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L20                                               0.000     0.000 f  RightxSI (IN)
                         net (fo=0)                   0.000     0.000    RightxSI
    L20                  IBUF (Prop_ibuf_I_O)         1.513     1.513 f  RightxSI_IBUF_inst/O
                         net (fo=28, routed)          3.560     5.073    i_pong_fsm/RightxSI_IBUF
    SLICE_X85Y87         LUT2 (Prop_lut2_I0_O)        0.154     5.227 f  i_pong_fsm/PlateXxDP[1]_i_2/O
                         net (fo=3, routed)           0.842     6.070    i_pong_fsm/PlateXxDP[1]_i_2_n_0
    SLICE_X84Y85         LUT6 (Prop_lut6_I4_O)        0.327     6.397 r  i_pong_fsm/PlateXxDP[1]_i_7/O
                         net (fo=1, routed)           1.095     7.491    i_pong_fsm/PlateXxDP[1]_i_7_n_0
    SLICE_X84Y85         LUT6 (Prop_lut6_I5_O)        0.124     7.615 r  i_pong_fsm/PlateXxDP[1]_i_1/O
                         net (fo=1, routed)           0.000     7.615    i_pong_fsm/PlateXxDP[1]_i_1_n_0
    SLICE_X84Y85         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.625 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.637    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.728 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.541     6.269    i_pong_fsm/clk_out1
    SLICE_X84Y85         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[1]/C

Slack:                    inf
  Source:                 RSTxRI
                            (input port)
  Destination:            i_vga_controller/HCntxDP_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.596ns  (logic 1.542ns (20.305%)  route 6.053ns (79.695%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        6.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.259ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  RSTxRI (IN)
                         net (fo=0)                   0.000     0.000    RSTxRI
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  RSTxRI_IBUF_inst/O
                         net (fo=61, routed)          6.053     7.596    i_vga_controller/AR[0]
    SLICE_X89Y73         FDCE                                         f  i_vga_controller/HCntxDP_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.625 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.637    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.728 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.531     6.259    i_vga_controller/CLK
    SLICE_X89Y73         FDCE                                         r  i_vga_controller/HCntxDP_reg[1]/C

Slack:                    inf
  Source:                 RSTxRI
                            (input port)
  Destination:            i_vga_controller/HCntxDP_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.596ns  (logic 1.542ns (20.305%)  route 6.053ns (79.695%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        6.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.259ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  RSTxRI (IN)
                         net (fo=0)                   0.000     0.000    RSTxRI
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  RSTxRI_IBUF_inst/O
                         net (fo=61, routed)          6.053     7.596    i_vga_controller/AR[0]
    SLICE_X89Y73         FDCE                                         f  i_vga_controller/HCntxDP_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.625 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.637    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.728 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.531     6.259    i_vga_controller/CLK
    SLICE_X89Y73         FDCE                                         r  i_vga_controller/HCntxDP_reg[2]/C

Slack:                    inf
  Source:                 RSTxRI
                            (input port)
  Destination:            i_vga_controller/HCntxDP_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.596ns  (logic 1.542ns (20.305%)  route 6.053ns (79.695%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        6.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.259ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  RSTxRI (IN)
                         net (fo=0)                   0.000     0.000    RSTxRI
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  RSTxRI_IBUF_inst/O
                         net (fo=61, routed)          6.053     7.596    i_vga_controller/AR[0]
    SLICE_X89Y73         FDCE                                         f  i_vga_controller/HCntxDP_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.625 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.637    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.728 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.531     6.259    i_vga_controller/CLK
    SLICE_X89Y73         FDCE                                         r  i_vga_controller/HCntxDP_reg[3]/C

Slack:                    inf
  Source:                 RightxSI
                            (input port)
  Destination:            i_pong_fsm/PlateXxDP_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.522ns  (logic 2.121ns (28.199%)  route 5.401ns (71.801%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)
  Clock Path Skew:        6.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.270ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L20                                               0.000     0.000 f  RightxSI (IN)
                         net (fo=0)                   0.000     0.000    RightxSI
    L20                  IBUF (Prop_ibuf_I_O)         1.513     1.513 f  RightxSI_IBUF_inst/O
                         net (fo=28, routed)          3.778     5.291    i_pong_fsm/RightxSI_IBUF
    SLICE_X86Y85         LUT5 (Prop_lut5_I4_O)        0.153     5.444 r  i_pong_fsm/PlateXxDP[5]_i_9/O
                         net (fo=1, routed)           0.922     6.366    i_pong_fsm/PlateXxDP[5]_i_9_n_0
    SLICE_X84Y87         LUT6 (Prop_lut6_I5_O)        0.331     6.697 r  i_pong_fsm/PlateXxDP[5]_i_2/O
                         net (fo=1, routed)           0.701     7.398    i_pong_fsm/PlateXxDP[5]_i_2_n_0
    SLICE_X85Y87         LUT6 (Prop_lut6_I0_O)        0.124     7.522 r  i_pong_fsm/PlateXxDP[5]_i_1/O
                         net (fo=1, routed)           0.000     7.522    i_pong_fsm/PlateXxDP[5]_i_1_n_0
    SLICE_X85Y87         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.625 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.637    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.728 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.542     6.270    i_pong_fsm/clk_out1
    SLICE_X85Y87         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[5]/C

Slack:                    inf
  Source:                 RSTxRI
                            (input port)
  Destination:            i_vga_controller/HCntxDP_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.455ns  (logic 1.542ns (20.688%)  route 5.912ns (79.312%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        6.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.257ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  RSTxRI (IN)
                         net (fo=0)                   0.000     0.000    RSTxRI
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  RSTxRI_IBUF_inst/O
                         net (fo=61, routed)          5.912     7.455    i_vga_controller/AR[0]
    SLICE_X89Y74         FDCE                                         f  i_vga_controller/HCntxDP_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.625 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.637    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.728 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.529     6.257    i_vga_controller/CLK
    SLICE_X89Y74         FDCE                                         r  i_vga_controller/HCntxDP_reg[4]/C

Slack:                    inf
  Source:                 RSTxRI
                            (input port)
  Destination:            i_vga_controller/HCntxDP_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.455ns  (logic 1.542ns (20.688%)  route 5.912ns (79.312%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        6.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.257ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  RSTxRI (IN)
                         net (fo=0)                   0.000     0.000    RSTxRI
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  RSTxRI_IBUF_inst/O
                         net (fo=61, routed)          5.912     7.455    i_vga_controller/AR[0]
    SLICE_X89Y74         FDCE                                         f  i_vga_controller/HCntxDP_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.625 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.637    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.728 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.529     6.257    i_vga_controller/CLK
    SLICE_X89Y74         FDCE                                         r  i_vga_controller/HCntxDP_reg[5]/C

Slack:                    inf
  Source:                 RSTxRI
                            (input port)
  Destination:            i_vga_controller/HCntxDP_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.455ns  (logic 1.542ns (20.688%)  route 5.912ns (79.312%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        6.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.257ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  RSTxRI (IN)
                         net (fo=0)                   0.000     0.000    RSTxRI
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  RSTxRI_IBUF_inst/O
                         net (fo=61, routed)          5.912     7.455    i_vga_controller/AR[0]
    SLICE_X89Y74         FDCE                                         f  i_vga_controller/HCntxDP_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.625 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.637    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.728 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.529     6.257    i_vga_controller/CLK
    SLICE_X89Y74         FDCE                                         r  i_vga_controller/HCntxDP_reg[6]/C

Slack:                    inf
  Source:                 RSTxRI
                            (input port)
  Destination:            i_vga_controller/HCntxDP_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.455ns  (logic 1.542ns (20.688%)  route 5.912ns (79.312%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        6.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.257ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  RSTxRI (IN)
                         net (fo=0)                   0.000     0.000    RSTxRI
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  RSTxRI_IBUF_inst/O
                         net (fo=61, routed)          5.912     7.455    i_vga_controller/AR[0]
    SLICE_X89Y74         FDCE                                         f  i_vga_controller/HCntxDP_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.625 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.637    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.728 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.529     6.257    i_vga_controller/CLK
    SLICE_X89Y74         FDCE                                         r  i_vga_controller/HCntxDP_reg[7]/C

Slack:                    inf
  Source:                 RSTxRI
                            (input port)
  Destination:            i_vga_controller/HCntxDP_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.455ns  (logic 1.542ns (20.688%)  route 5.912ns (79.312%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        6.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.257ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  RSTxRI (IN)
                         net (fo=0)                   0.000     0.000    RSTxRI
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  RSTxRI_IBUF_inst/O
                         net (fo=61, routed)          5.912     7.455    i_vga_controller/AR[0]
    SLICE_X89Y74         FDCE                                         f  i_vga_controller/HCntxDP_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.625 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.637    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.728 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          1.529     6.257    i_vga_controller/CLK
    SLICE_X89Y74         FDCE                                         r  i_vga_controller/HCntxDP_reg[8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RightxSI
                            (input port)
  Destination:            i_pong_fsm/PlateXxDP_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.902ns  (logic 0.326ns (17.118%)  route 1.576ns (82.882%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.568ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.568ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L20                                               0.000     0.000 r  RightxSI (IN)
                         net (fo=0)                   0.000     0.000    RightxSI
    L20                  IBUF (Prop_ibuf_I_O)         0.281     0.281 r  RightxSI_IBUF_inst/O
                         net (fo=28, routed)          1.576     1.857    i_pong_fsm/RightxSI_IBUF
    SLICE_X85Y87         LUT6 (Prop_lut6_I2_O)        0.045     1.902 r  i_pong_fsm/PlateXxDP[5]_i_1/O
                         net (fo=1, routed)           0.000     1.902    i_pong_fsm/PlateXxDP[5]_i_1_n_0
    SLICE_X85Y87         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.848     2.568    i_pong_fsm/clk_out1
    SLICE_X85Y87         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[5]/C

Slack:                    inf
  Source:                 RightxSI
                            (input port)
  Destination:            i_pong_fsm/PlateXxDP_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.905ns  (logic 0.371ns (19.453%)  route 1.534ns (80.547%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        2.571ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.571ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L20                                               0.000     0.000 f  RightxSI (IN)
                         net (fo=0)                   0.000     0.000    RightxSI
    L20                  IBUF (Prop_ibuf_I_O)         0.281     0.281 f  RightxSI_IBUF_inst/O
                         net (fo=28, routed)          1.381     1.662    i_pong_fsm/RightxSI_IBUF
    SLICE_X86Y88         LUT6 (Prop_lut6_I3_O)        0.045     1.707 r  i_pong_fsm/PlateXxDP[7]_i_3/O
                         net (fo=2, routed)           0.153     1.860    i_pong_fsm/PlateXxDP[7]_i_3_n_0
    SLICE_X86Y88         LUT6 (Prop_lut6_I3_O)        0.045     1.905 r  i_pong_fsm/PlateXxDP[6]_i_1/O
                         net (fo=1, routed)           0.000     1.905    i_pong_fsm/PlateXxDP[6]_i_1_n_0
    SLICE_X86Y88         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.851     2.571    i_pong_fsm/clk_out1
    SLICE_X86Y88         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[6]/C

Slack:                    inf
  Source:                 LeftxSI
                            (input port)
  Destination:            i_pong_fsm/PlateXxDP_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.942ns  (logic 0.365ns (18.803%)  route 1.577ns (81.197%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        2.568ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.568ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  LeftxSI (IN)
                         net (fo=0)                   0.000     0.000    LeftxSI
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  LeftxSI_IBUF_inst/O
                         net (fo=14, routed)          1.491     1.766    i_pong_fsm/LeftxSI_IBUF
    SLICE_X85Y87         LUT2 (Prop_lut2_I0_O)        0.045     1.811 r  i_pong_fsm/PlateXxDP[9]_i_5/O
                         net (fo=6, routed)           0.086     1.897    i_pong_fsm/PlateXxDP[9]_i_5_n_0
    SLICE_X85Y87         LUT6 (Prop_lut6_I5_O)        0.045     1.942 r  i_pong_fsm/PlateXxDP[8]_i_1/O
                         net (fo=1, routed)           0.000     1.942    i_pong_fsm/PlateXxDP[8]_i_1_n_0
    SLICE_X85Y87         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.848     2.568    i_pong_fsm/clk_out1
    SLICE_X85Y87         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[8]/C

Slack:                    inf
  Source:                 RSTxRI
                            (input port)
  Destination:            i_pong_fsm/PlateXxDP_reg[9]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.991ns  (logic 0.309ns (15.545%)  route 1.681ns (84.455%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.570ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.570ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  RSTxRI (IN)
                         net (fo=0)                   0.000     0.000    RSTxRI
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 f  RSTxRI_IBUF_inst/O
                         net (fo=61, routed)          1.681     1.991    i_pong_fsm/AR[0]
    SLICE_X85Y88         FDPE                                         f  i_pong_fsm/PlateXxDP_reg[9]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.850     2.570    i_pong_fsm/clk_out1
    SLICE_X85Y88         FDPE                                         r  i_pong_fsm/PlateXxDP_reg[9]/C

Slack:                    inf
  Source:                 LeftxSI
                            (input port)
  Destination:            i_pong_fsm/PlateXxDP_reg[9]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.998ns  (logic 0.365ns (18.275%)  route 1.633ns (81.725%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        2.570ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.570ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  LeftxSI (IN)
                         net (fo=0)                   0.000     0.000    LeftxSI
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  LeftxSI_IBUF_inst/O
                         net (fo=14, routed)          1.491     1.766    i_pong_fsm/LeftxSI_IBUF
    SLICE_X85Y87         LUT2 (Prop_lut2_I0_O)        0.045     1.811 r  i_pong_fsm/PlateXxDP[9]_i_5/O
                         net (fo=6, routed)           0.142     1.953    i_pong_fsm/PlateXxDP[9]_i_5_n_0
    SLICE_X85Y88         LUT6 (Prop_lut6_I5_O)        0.045     1.998 r  i_pong_fsm/PlateXxDP[9]_i_1/O
                         net (fo=1, routed)           0.000     1.998    i_pong_fsm/PlateXxDP[9]_i_1_n_0
    SLICE_X85Y88         FDPE                                         r  i_pong_fsm/PlateXxDP_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.850     2.570    i_pong_fsm/clk_out1
    SLICE_X85Y88         FDPE                                         r  i_pong_fsm/PlateXxDP_reg[9]/C

Slack:                    inf
  Source:                 RSTxRI
                            (input port)
  Destination:            i_pong_fsm/PlateXxDP_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.045ns  (logic 0.309ns (15.132%)  route 1.736ns (84.868%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.568ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.568ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  RSTxRI (IN)
                         net (fo=0)                   0.000     0.000    RSTxRI
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 f  RSTxRI_IBUF_inst/O
                         net (fo=61, routed)          1.736     2.045    i_pong_fsm/AR[0]
    SLICE_X85Y87         FDCE                                         f  i_pong_fsm/PlateXxDP_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.848     2.568    i_pong_fsm/clk_out1
    SLICE_X85Y87         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[5]/C

Slack:                    inf
  Source:                 RSTxRI
                            (input port)
  Destination:            i_pong_fsm/PlateXxDP_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.045ns  (logic 0.309ns (15.132%)  route 1.736ns (84.868%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.568ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.568ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  RSTxRI (IN)
                         net (fo=0)                   0.000     0.000    RSTxRI
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 f  RSTxRI_IBUF_inst/O
                         net (fo=61, routed)          1.736     2.045    i_pong_fsm/AR[0]
    SLICE_X85Y87         FDCE                                         f  i_pong_fsm/PlateXxDP_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.848     2.568    i_pong_fsm/clk_out1
    SLICE_X85Y87         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[8]/C

Slack:                    inf
  Source:                 RightxSI
                            (input port)
  Destination:            i_pong_fsm/PlateXxDP_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.047ns  (logic 0.371ns (18.104%)  route 1.676ns (81.896%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        2.569ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.569ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L20                                               0.000     0.000 f  RightxSI (IN)
                         net (fo=0)                   0.000     0.000    RightxSI
    L20                  IBUF (Prop_ibuf_I_O)         0.281     0.281 f  RightxSI_IBUF_inst/O
                         net (fo=28, routed)          1.381     1.662    i_pong_fsm/RightxSI_IBUF
    SLICE_X86Y88         LUT6 (Prop_lut6_I3_O)        0.045     1.707 r  i_pong_fsm/PlateXxDP[7]_i_3/O
                         net (fo=2, routed)           0.295     2.002    i_pong_fsm/PlateXxDP[7]_i_3_n_0
    SLICE_X86Y87         LUT6 (Prop_lut6_I3_O)        0.045     2.047 r  i_pong_fsm/PlateXxDP[7]_i_1/O
                         net (fo=1, routed)           0.000     2.047    i_pong_fsm/PlateXxDP[7]_i_1_n_0
    SLICE_X86Y87         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.849     2.569    i_pong_fsm/clk_out1
    SLICE_X86Y87         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[7]/C

Slack:                    inf
  Source:                 LeftxSI
                            (input port)
  Destination:            i_pong_fsm/PlateXxDP_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.062ns  (logic 0.365ns (17.711%)  route 1.697ns (82.289%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.567ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.567ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 f  LeftxSI (IN)
                         net (fo=0)                   0.000     0.000    LeftxSI
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  LeftxSI_IBUF_inst/O
                         net (fo=14, routed)          1.478     1.753    i_pong_fsm/LeftxSI_IBUF
    SLICE_X85Y86         LUT6 (Prop_lut6_I4_O)        0.045     1.798 r  i_pong_fsm/PlateXxDP[2]_i_2/O
                         net (fo=1, routed)           0.219     2.017    i_pong_fsm/PlateXxDP[2]_i_2_n_0
    SLICE_X84Y86         LUT5 (Prop_lut5_I0_O)        0.045     2.062 r  i_pong_fsm/PlateXxDP[2]_i_1/O
                         net (fo=1, routed)           0.000     2.062    i_pong_fsm/PlateXxDP[2]_i_1_n_0
    SLICE_X84Y86         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.847     2.567    i_pong_fsm/clk_out1
    SLICE_X84Y86         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[2]/C

Slack:                    inf
  Source:                 RightxSI
                            (input port)
  Destination:            i_pong_fsm/PlateXxDP_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.101ns  (logic 0.371ns (17.639%)  route 1.730ns (82.361%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.567ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.567ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L20                                               0.000     0.000 r  RightxSI (IN)
                         net (fo=0)                   0.000     0.000    RightxSI
    L20                  IBUF (Prop_ibuf_I_O)         0.281     0.281 r  RightxSI_IBUF_inst/O
                         net (fo=28, routed)          1.570     1.850    i_pong_fsm/RightxSI_IBUF
    SLICE_X85Y86         LUT6 (Prop_lut6_I5_O)        0.045     1.895 r  i_pong_fsm/PlateXxDP[4]_i_2/O
                         net (fo=1, routed)           0.161     2.056    i_pong_fsm/PlateXxDP[4]_i_2_n_0
    SLICE_X84Y86         LUT5 (Prop_lut5_I0_O)        0.045     2.101 r  i_pong_fsm/PlateXxDP[4]_i_1/O
                         net (fo=1, routed)           0.000     2.101    i_pong_fsm/PlateXxDP[4]_i_1_n_0
    SLICE_X84Y86         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=98, routed)          0.847     2.567    i_pong_fsm/clk_out1
    SLICE_X84Y86         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[4]/C





