<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-s5pc100 › include › mach › regs-clock.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>regs-clock.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/* linux/arch/arm/mach-s5pc100/include/mach/regs-clock.h</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (c) 2010 Samsung Electronics Co., Ltd.</span>
<span class="cm"> *		http://www.samsung.com/</span>
<span class="cm"> *</span>
<span class="cm"> * S5PC100 - Clock register definitions</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License version 2 as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm">*/</span>

<span class="cp">#ifndef __ASM_ARCH_REGS_CLOCK_H</span>
<span class="cp">#define __ASM_ARCH_REGS_CLOCK_H __FILE__</span>

<span class="cp">#include &lt;mach/map.h&gt;</span>

<span class="cp">#define S5P_CLKREG(x)		(S3C_VA_SYS + (x))</span>

<span class="cp">#define S5PC100_REG_OTHERS(x)	(S5PC100_VA_OTHERS + (x))</span>

<span class="cp">#define S5P_APLL_LOCK		S5P_CLKREG(0x00)</span>
<span class="cp">#define S5P_MPLL_LOCK		S5P_CLKREG(0x04)</span>
<span class="cp">#define S5P_EPLL_LOCK		S5P_CLKREG(0x08)</span>
<span class="cp">#define S5P_HPLL_LOCK		S5P_CLKREG(0x0C)</span>

<span class="cp">#define S5P_APLL_CON		S5P_CLKREG(0x100)</span>
<span class="cp">#define S5P_MPLL_CON		S5P_CLKREG(0x104)</span>
<span class="cp">#define S5P_EPLL_CON		S5P_CLKREG(0x108)</span>
<span class="cp">#define S5P_HPLL_CON		S5P_CLKREG(0x10C)</span>

<span class="cp">#define S5P_CLK_SRC0		S5P_CLKREG(0x200)</span>
<span class="cp">#define S5P_CLK_SRC1		S5P_CLKREG(0x204)</span>
<span class="cp">#define S5P_CLK_SRC2		S5P_CLKREG(0x208)</span>
<span class="cp">#define S5P_CLK_SRC3		S5P_CLKREG(0x20C)</span>

<span class="cp">#define S5P_CLK_DIV0		S5P_CLKREG(0x300)</span>
<span class="cp">#define S5P_CLK_DIV1		S5P_CLKREG(0x304)</span>
<span class="cp">#define S5P_CLK_DIV2		S5P_CLKREG(0x308)</span>
<span class="cp">#define S5P_CLK_DIV3		S5P_CLKREG(0x30C)</span>
<span class="cp">#define S5P_CLK_DIV4		S5P_CLKREG(0x310)</span>

<span class="cp">#define S5P_CLK_OUT		S5P_CLKREG(0x400)</span>

<span class="cp">#define S5P_CLKGATE_D00		S5P_CLKREG(0x500)</span>
<span class="cp">#define S5P_CLKGATE_D01		S5P_CLKREG(0x504)</span>
<span class="cp">#define S5P_CLKGATE_D02		S5P_CLKREG(0x508)</span>

<span class="cp">#define S5P_CLKGATE_D10		S5P_CLKREG(0x520)</span>
<span class="cp">#define S5P_CLKGATE_D11		S5P_CLKREG(0x524)</span>
<span class="cp">#define S5P_CLKGATE_D12		S5P_CLKREG(0x528)</span>
<span class="cp">#define S5P_CLKGATE_D13		S5P_CLKREG(0x52C)</span>
<span class="cp">#define S5P_CLKGATE_D14		S5P_CLKREG(0x530)</span>
<span class="cp">#define S5P_CLKGATE_D15		S5P_CLKREG(0x534)</span>

<span class="cp">#define S5P_CLKGATE_D20		S5P_CLKREG(0x540)</span>

<span class="cp">#define S5P_CLKGATE_SCLK0	S5P_CLKREG(0x560)</span>
<span class="cp">#define S5P_CLKGATE_SCLK1	S5P_CLKREG(0x564)</span>

<span class="cm">/* CLKDIV0 */</span>
<span class="cp">#define S5P_CLKDIV0_D0_MASK		(0x7&lt;&lt;8)</span>
<span class="cp">#define S5P_CLKDIV0_D0_SHIFT		(8)</span>
<span class="cp">#define S5P_CLKDIV0_PCLKD0_MASK		(0x7&lt;&lt;12)</span>
<span class="cp">#define S5P_CLKDIV0_PCLKD0_SHIFT	(12)</span>

<span class="cm">/* CLKDIV1 */</span>
<span class="cp">#define S5P_CLKDIV1_D1_MASK		(0x7&lt;&lt;12)</span>
<span class="cp">#define S5P_CLKDIV1_D1_SHIFT		(12)</span>
<span class="cp">#define S5P_CLKDIV1_PCLKD1_MASK		(0x7&lt;&lt;16)</span>
<span class="cp">#define S5P_CLKDIV1_PCLKD1_SHIFT	(16)</span>

<span class="cp">#define S5PC100_SWRESET		S5PC100_REG_OTHERS(0x000)</span>
<span class="cp">#define S5PC100_MEM_SYS_CFG	S5PC100_REG_OTHERS(0x200)</span>

<span class="cp">#define S5PC100_SWRESET_RESETVAL	0xc100</span>

<span class="cp">#define MEM_SYS_CFG_EBI_FIX_PRI_CFCON	0x30</span>

<span class="cp">#endif </span><span class="cm">/* __ASM_ARCH_REGS_CLOCK_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
