{"vcs1":{"timestamp_begin":1759235045.923760834, "rt":0.79, "ut":0.29, "st":0.15}}
{"vcselab":{"timestamp_begin":1759235046.766390107, "rt":0.55, "ut":0.18, "st":0.08}}
{"link":{"timestamp_begin":1759235047.356925594, "rt":0.19, "ut":0.08, "st":0.06}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1759235045.633921204}
{"VCS_COMP_START_TIME": 1759235045.633921204}
{"VCS_COMP_END_TIME": 1759235048.456910543}
{"VCS_USER_OPTIONS": "-R -sverilog /home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim/top_tb.sv -debug_access+all -full64 +incdir+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./src+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./src/AXI+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./include+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim +define+prog0+FSDB_ALL +prog_path=/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim/prog0 +rdcycle=1 +notimingcheck"}
{"vcs1": {"peak_mem": 366780}}
{"vcselab": {"peak_mem": 230052}}
