src/main.o src/main.o: ../src/main.c ../src/main.h \
 /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/bspinclude/include/xil_types.h \
 /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/bspinclude/include/bspconfig.h \
 /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/bspinclude/include/xparameters.h \
 /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/bspinclude/include/xil_printf.h \
 /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/bspinclude/include/xil_types.h \
 ../src/str_utils.h \
 /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/bspinclude/include/sleep.h \
 /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/bspinclude/include/xil_io.h \
 /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/bspinclude/include/xil_printf.h \
 /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/bspinclude/include/xstatus.h \
 /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/bspinclude/include/xil_assert.h \
 /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/bspinclude/include/mb_interface.h \
 /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/bspinclude/include/xil_exception.h \
 ../src/i2c.h \
 /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/bspinclude/include/xparameters.h \
 /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/bspinclude/include/xiic.h \
 /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/bspinclude/include/xiic_l.h \
 /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/bspinclude/include/xiic_l.h \
 ../src/self_test.h ../src/timer.h \
 /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/bspinclude/include/xtmrctr_l.h \
 ../src/uart.h \
 /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/bspinclude/include/xuartns550.h \
 /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/bspinclude/include/xuartns550_l.h \
 /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/bspinclude/include/xuartns550_l.h \
 ../src/config_routines.h ../src/gpio.h \
 /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/bspinclude/include/xgpio_l.h \
 ../src/gpio_defines.h ../src/event.h \
 /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/bspinclude/include/xllfifo.h \
 /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/bspinclude/include/xstreamer.h \
 /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/bspinclude/include/xenv.h \
 /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/bspinclude/include/xenv_standalone.h \
 /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/bspinclude/include/xdebug.h \
 /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/bspinclude/include/xllfifo_hw.h \
 /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/bspinclude/include/xstatus.h
../src/main.h:
/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/bspinclude/include/xil_types.h:
/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/bspinclude/include/bspconfig.h:
/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/bspinclude/include/xparameters.h:
/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/bspinclude/include/xil_printf.h:
/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/bspinclude/include/xil_types.h:
../src/str_utils.h:
/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/bspinclude/include/sleep.h:
/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/bspinclude/include/xil_io.h:
/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/bspinclude/include/xil_printf.h:
/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/bspinclude/include/xstatus.h:
/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/bspinclude/include/xil_assert.h:
/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/bspinclude/include/mb_interface.h:
/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/bspinclude/include/xil_exception.h:
../src/i2c.h:
/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/bspinclude/include/xparameters.h:
/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/bspinclude/include/xiic.h:
/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/bspinclude/include/xiic_l.h:
/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/bspinclude/include/xiic_l.h:
../src/self_test.h:
../src/timer.h:
/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/bspinclude/include/xtmrctr_l.h:
../src/uart.h:
/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/bspinclude/include/xuartns550.h:
/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/bspinclude/include/xuartns550_l.h:
/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/bspinclude/include/xuartns550_l.h:
../src/config_routines.h:
../src/gpio.h:
/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/bspinclude/include/xgpio_l.h:
../src/gpio_defines.h:
../src/event.h:
/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/bspinclude/include/xllfifo.h:
/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/bspinclude/include/xstreamer.h:
/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/bspinclude/include/xenv.h:
/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/bspinclude/include/xenv_standalone.h:
/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/bspinclude/include/xdebug.h:
/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/bspinclude/include/xllfifo_hw.h:
/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/export/psd_fpga_platform/sw/psd_fpga_platform/standalone_domain/bspinclude/include/xstatus.h:
