m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA_lite/17.1
vmult_add
Z0 !s110 1647780463
!i10b 1
!s100 1T?7CCCn?cUW9Jd6P;C?c2
IG?Z_D2P?U05cA>L1AEOHE1
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 dC:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Ejercicio_14_pres_finita
w1647780150
8C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Ejercicio_14_pres_finita/mult_add.v
FC:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Ejercicio_14_pres_finita/mult_add.v
L0 2
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1647780463.000000
!s107 C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Ejercicio_14_pres_finita/mult_add.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Ejercicio_14_pres_finita/mult_add.v|
!i113 1
Z5 o-work work
Z6 tCvgOpt 0
vmult_add_tb
R0
!i10b 1
!s100 aYGIN>J1n8f43[1KT1cD32
IA_4Fd_@:IUX1gi5PQQ9dK1
R1
R2
w1647780454
8C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Ejercicio_14_pres_finita/mult_add_tb.v
FC:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Ejercicio_14_pres_finita/mult_add_tb.v
L0 3
R3
r1
!s85 0
31
R4
!s107 C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Ejercicio_14_pres_finita/mult_add_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/jose_/Documents/UPV/MUISE_21_22/PSFPGA/Ejercicio_14_pres_finita/mult_add_tb.v|
!i113 1
R5
R6
