{
    "nl": "/Users/refikyalcin/vlsi/digital/io-ring-demo/config/runs/run_1/83-openroad-repairdesignpostgpl/top.nl.v",
    "pnl": "/Users/refikyalcin/vlsi/digital/io-ring-demo/config/runs/run_1/83-openroad-repairdesignpostgpl/top.pnl.v",
    "pnl-sdf-friendly": null,
    "pnl-npc": null,
    "def": "/Users/refikyalcin/vlsi/digital/io-ring-demo/config/runs/run_1/83-openroad-repairdesignpostgpl/top.def",
    "lef": null,
    "openroad-lef": null,
    "odb": "/Users/refikyalcin/vlsi/digital/io-ring-demo/config/runs/run_1/83-openroad-repairdesignpostgpl/top.odb",
    "sdc": "/Users/refikyalcin/vlsi/digital/io-ring-demo/config/runs/run_1/83-openroad-repairdesignpostgpl/top.sdc",
    "sdf": {
        "nom_tt_025C_1v80": "/Users/refikyalcin/vlsi/digital/io-ring-demo/config/runs/run_1/64-openroad-staprepnr/nom_tt_025C_1v80/top__nom_tt_025C_1v80.sdf",
        "nom_ss_100C_1v60": "/Users/refikyalcin/vlsi/digital/io-ring-demo/config/runs/run_1/64-openroad-staprepnr/nom_ss_100C_1v60/top__nom_ss_100C_1v60.sdf",
        "nom_ff_n40C_1v95": "/Users/refikyalcin/vlsi/digital/io-ring-demo/config/runs/run_1/64-openroad-staprepnr/nom_ff_n40C_1v95/top__nom_ff_n40C_1v95.sdf"
    },
    "spef": null,
    "lib": null,
    "spice": null,
    "mag": null,
    "gds": null,
    "mag_gds": null,
    "klayout_gds": null,
    "json_h": "/Users/refikyalcin/vlsi/digital/io-ring-demo/config/runs/run_1/57-yosys-jsonheader/top.h.json",
    "vh": "/Users/refikyalcin/vlsi/digital/io-ring-demo/config/runs/run_1/80-odb-writeverilogheader/top.vh",
    "metrics": {
        "design__lint_error__count": 0,
        "design__lint_timing_construct__count": 0,
        "design__lint_warning__count": 61,
        "design__inferred_latch__count": 0,
        "design__instance__count": 13802,
        "design__instance__area": 17359.1,
        "design__instance_unmapped__count": 0,
        "synthesis__check_error__count": 0,
        "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0,
        "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 0,
        "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0,
        "power__internal__total": 0,
        "power__switching__total": 0,
        "power__leakage__total": 2.49484e-09,
        "power__total": 2.49484e-09,
        "clock__skew__worst_hold__corner:nom_tt_025C_1v80": 0,
        "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0,
        "timing__hold__ws__corner:nom_tt_025C_1v80": 1000000000000000000000000000000000000000,
        "timing__setup__ws__corner:nom_tt_025C_1v80": 1000000000000000000000000000000000000000,
        "timing__hold__tns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__tns__corner:nom_tt_025C_1v80": 0,
        "timing__hold__wns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__wns__corner:nom_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 1000000000000000000000000000000,
        "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 1000000000000000000000000000000,
        "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 0,
        "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 4,
        "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0,
        "clock__skew__worst_hold__corner:nom_ss_100C_1v60": 0,
        "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0,
        "timing__hold__ws__corner:nom_ss_100C_1v60": 1000000043329398900000000000000000000000,
        "timing__setup__ws__corner:nom_ss_100C_1v60": 1000000043329398900000000000000000000000,
        "timing__hold__tns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__tns__corner:nom_ss_100C_1v60": 0,
        "timing__hold__wns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__wns__corner:nom_ss_100C_1v60": 0,
        "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": Infinity,
        "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": Infinity,
        "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 4,
        "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0,
        "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": 0,
        "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0,
        "timing__hold__ws__corner:nom_ff_n40C_1v95": 1000000043329398900000000000000000000000,
        "timing__setup__ws__corner:nom_ff_n40C_1v95": 1000000043329398900000000000000000000000,
        "timing__hold__tns__corner:nom_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:nom_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": Infinity,
        "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": Infinity,
        "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_slew_violation__count": 0,
        "design__max_fanout_violation__count": 0,
        "design__max_cap_violation__count": 0,
        "clock__skew__worst_hold": 0,
        "clock__skew__worst_setup": 0,
        "timing__hold__ws": 1000000000000000000000000000000000000000,
        "timing__setup__ws": 1000000000000000000000000000000000000000,
        "timing__hold__tns": 0,
        "timing__setup__tns": 0,
        "timing__hold__wns": 0,
        "timing__setup__wns": 0,
        "timing__hold_vio__count": 0,
        "timing__hold_r2r__ws": 1000000000000000000000000000000,
        "timing__hold_r2r_vio__count": 0,
        "timing__setup_vio__count": 0,
        "timing__setup_r2r__ws": 1000000000000000000000000000000,
        "timing__setup_r2r_vio__count": 0,
        "design__die__bbox": "0.0 0.0 1000.0 1000.0",
        "design__core__bbox": "5.52 10.88 994.06 987.36",
        "design__io": 4,
        "design__die__area": 1000000,
        "design__core__area": 965290,
        "design__instance__count__stdcell": 13770,
        "design__instance__area__stdcell": 17359.1,
        "design__instance__count__macros": 0,
        "design__instance__area__macros": 0,
        "design__instance__utilization": 0.0179834,
        "design__instance__utilization__stdcell": 0.0179834,
        "design__instance__count__class:pad": 32,
        "design__instance__count__class:multi_input_combinational_cell": 52,
        "flow__warnings__count": 5,
        "flow__errors__count": 0,
        "design__instance__count__class:fill_cell": 718,
        "design__instance__count__class:tap_cell": 13718,
        "design__power_grid_violation__count__net:VGND": 0,
        "design__power_grid_violation__count__net:VPWR": 0,
        "design__power_grid_violation__count": 4762144,
        "floorplan__design__io": 0,
        "design__io__hpwl": 0,
        "design__power_grid_violation__count__net:vssa1": 1,
        "design__power_grid_violation__count__net:vssd1": 2369227,
        "design__power_grid_violation__count__net:vccd1": 2392915,
        "design__power_grid_violation__count__net:vdda1": 1,
        "timing__drv__floating__nets": 0,
        "timing__drv__floating__pins": 448,
        "design__instance__displacement__total": 69.08,
        "design__instance__displacement__mean": 0.004,
        "design__instance__displacement__max": 2.66,
        "route__wirelength__estimated": 612.406,
        "design__violations": 0
    }
}