C pmos1v(MOS) pmos1v(MOS)
N D D
N G G
N S S
N B B

C nmos1v(MOS) nmos1v(MOS)
N D D
N G G
N S S
N B B

C "OR_GATE schematic 4_BIT_ALU" "OR_GATE layout 4_BIT_ALU"
N net1 avC7
N VDD VDD
N A A
N B B
N GND GND
N Y Y
I NM0 avD1_1
I NM1 avD1_2
I NM2 avD1_3
I PM1 avD7_2
I PM0 avD7_1
I PM2 avD7_3

