	component lab2_qsys is
		port (
			clk_clk       : in  std_logic                    := 'X'; -- clk
			reset_reset_n : in  std_logic                    := 'X'; -- reset_n
			s1_export     : out std_logic_vector(3 downto 0);        -- export
			s2_export     : out std_logic_vector(3 downto 0);        -- export
			s3_export     : out std_logic_vector(3 downto 0);        -- export
			sw_export     : in  std_logic                    := 'X'  -- export
		);
	end component lab2_qsys;

