<!-- Creator     : groff version 1.22.2 -->
<!-- CreationDate: Fri Nov 11 22:06:22 2016 -->
<!DOCTYPE html PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN"
"http://www.w3.org/TR/html4/loose.dtd">
<html>
<head>
<meta name="generator" content="groff -Thtml, see www.gnu.org">
<meta http-equiv="Content-Type" content="text/html; charset=US-ASCII">
<meta name="Content-Style" content="text/css">
<style type="text/css">
       p       { margin-top: 0; margin-bottom: 0; vertical-align: top }
       pre     { margin-top: 0; margin-bottom: 0; vertical-align: top }
       table   { margin-top: 0; margin-bottom: 0; vertical-align: top }
       h1      { text-align: center }
</style>
<title>PERF&minus;LIST</title>

</head>
<body>

<h1 align="center">PERF&minus;LIST</h1>

<a href="#NAME">NAME</a><br>
<a href="#SYNOPSIS">SYNOPSIS</a><br>
<a href="#DESCRIPTION">DESCRIPTION</a><br>
<a href="#EVENT MODIFIERS">EVENT MODIFIERS</a><br>
<a href="#RAW HARDWARE EVENT DESCRIPTOR">RAW HARDWARE EVENT DESCRIPTOR</a><br>
<a href="#PARAMETERIZED EVENTS">PARAMETERIZED EVENTS</a><br>
<a href="#OPTIONS">OPTIONS</a><br>
<a href="#SEE ALSO">SEE ALSO</a><br>
<a href="#NOTES">NOTES</a><br>

<hr>


<h2>NAME
<a name="NAME"></a>
</h2>


<p style="margin-left:11%; margin-top: 1em">perf-list
&minus; List all symbolic event types</p>

<h2>SYNOPSIS
<a name="SYNOPSIS"></a>
</h2>


<p style="margin-left:11%; margin-top: 1em"><i>perf
list</i> [hw|sw|cache|tracepoint|pmu|event_glob]</p>

<h2>DESCRIPTION
<a name="DESCRIPTION"></a>
</h2>


<p style="margin-left:11%; margin-top: 1em">This command
displays the symbolic event types which can be selected in
the various perf commands with the &minus;e option.</p>

<h2>EVENT MODIFIERS
<a name="EVENT MODIFIERS"></a>
</h2>


<p style="margin-left:11%; margin-top: 1em">Events can
optionally have a modifier by appending a colon and one or
more modifiers. Modifiers allow the user to restrict the
events to be counted. The following modifiers exist:</p>

<p style="margin-left:17%; margin-top: 1em">u &minus;
user&minus;space counting <br>
k &minus; kernel counting <br>
h &minus; hypervisor counting <br>
I &minus; non idle counting <br>
G &minus; guest counting (in KVM guests) <br>
H &minus; host counting (not in KVM guests) <br>
p &minus; precise level <br>
P &minus; use maximum detected precise level <br>
S &minus; read sample value (PERF_SAMPLE_READ) <br>
D &minus; pin the event to the PMU</p>

<p style="margin-left:11%; margin-top: 1em">The <i>p</i>
modifier can be used for specifying how precise the
instruction address should be. The <i>p</i> modifier can be
specified multiple times:</p>

<p style="margin-left:17%; margin-top: 1em">0 &minus;
SAMPLE_IP can have arbitrary skid <br>
1 &minus; SAMPLE_IP must have constant skid <br>
2 &minus; SAMPLE_IP requested to have 0 skid <br>
3 &minus; SAMPLE_IP must have 0 skid, or uses randomization
to avoid <br>
sample shadowing effects.</p>

<p style="margin-left:11%; margin-top: 1em">For Intel
systems precise event sampling is implemented with PEBS
which supports up to precise&minus;level 2, and precise
level 3 for some special cases</p>

<p style="margin-left:11%; margin-top: 1em">On AMD systems
it is implemented using IBS (up to precise&minus;level 2).
The precise modifier works with event types 0x76
(cpu&minus;cycles, CPU clocks not halted) and 0xC1
(micro&minus;ops retired). Both events map to IBS execution
sampling (IBS op) with the IBS Op Counter Control bit
(IbsOpCntCtl) set respectively (see AMD64 Architecture
Programmer&rsquo;s Manual Volume 2: System Programming, 13.3
Instruction&minus;Based Sampling). Examples to use IBS:</p>

<p style="margin-left:17%; margin-top: 1em">perf record
&minus;a &minus;e cpu&minus;cycles:p ... # use ibs op
counting cycles <br>
perf record &minus;a &minus;e r076:p ... # same as &minus;e
cpu&minus;cycles:p <br>
perf record &minus;a &minus;e r0C1:p ... # use ibs op
counting micro&minus;ops</p>

<h2>RAW HARDWARE EVENT DESCRIPTOR
<a name="RAW HARDWARE EVENT DESCRIPTOR"></a>
</h2>


<p style="margin-left:11%; margin-top: 1em">Even when an
event is not available in a symbolic form within perf right
now, it can be encoded in a per processor specific way.</p>

<p style="margin-left:11%; margin-top: 1em">For instance
For x86 CPUs NNN represents the raw register encoding with
the layout of IA32_PERFEVTSELx MSRs (see [Intel&reg; 64 and
IA&minus;32 Architectures Software Developer&rsquo;s Manual
Volume 3B: System Programming Guide] Figure 30&minus;1
Layout of IA32_PERFEVTSELx MSRs) or AMD&rsquo;s PerfEvtSeln
(see [AMD64 Architecture Programmer&rsquo;s Manual Volume 2:
System Programming], Page 344, Figure 13&minus;7 Performance
Event&minus;Select Register (PerfEvtSeln)).</p>

<p style="margin-left:11%; margin-top: 1em">Note: Only the
following bit fields can be set in x86 counter registers:
event, umask, edge, inv, cmask. Esp. guest/host only and
OS/user mode flags must be setup using EVENT MODIFIERS.</p>

<p style="margin-left:11%; margin-top: 1em">Example:</p>

<p style="margin-left:11%; margin-top: 1em">If the Intel
docs for a QM720 Core i7 describe an event as:</p>

<p style="margin-left:17%; margin-top: 1em">Event Umask
Event Mask <br>
Num. Value Mnemonic Description Comment</p>

<p style="margin-left:17%; margin-top: 1em">A8H 01H
LSD.UOPS Counts the number of micro&minus;ops Use cmask=1
and <br>
delivered by loop stream detector invert to count <br>
cycles</p>

<p style="margin-left:11%; margin-top: 1em">raw encoding of
0x1A8 can be used:</p>

<p style="margin-left:17%; margin-top: 1em">perf stat
&minus;e r1a8 &minus;a sleep 1 <br>
perf record &minus;e r1a8 ...</p>

<p style="margin-left:11%; margin-top: 1em">You should
refer to the processor specific documentation for getting
these details. Some of them are referenced in the SEE ALSO
section below.</p>

<h2>PARAMETERIZED EVENTS
<a name="PARAMETERIZED EVENTS"></a>
</h2>


<p style="margin-left:11%; margin-top: 1em">Some pmu events
listed by <i>perf&minus;list</i> will be displayed with
<i>?</i> in them. For example:</p>


<p style="margin-left:17%; margin-top: 1em">hv_gpci/dtbp_ptitc,phys_processor_idx=?/</p>

<p style="margin-left:11%; margin-top: 1em">This means that
when provided as an event, a value for <i>?</i> must also be
supplied. For example:</p>

<p style="margin-left:17%; margin-top: 1em">perf stat
&minus;C 0 &minus;e
'hv_gpci/dtbp_ptitc,phys_processor_idx=0x2/' ...</p>

<h2>OPTIONS
<a name="OPTIONS"></a>
</h2>


<p style="margin-left:11%; margin-top: 1em">Without options
all known events will be listed.</p>

<p style="margin-left:11%; margin-top: 1em">To limit the
list use:</p>

<p style="margin-left:17%; margin-top: 1em">1. <i>hw</i> or
<i>hardware</i> to list hardware events such as
cache&minus;misses, etc.</p>

<p style="margin-left:17%; margin-top: 1em">2. <i>sw</i> or
<i>software</i> to list software events such as context
switches, etc.</p>

<p style="margin-left:17%; margin-top: 1em">3. <i>cache</i>
or <i>hwcache</i> to list hardware cache events such as
L1&minus;dcache&minus;loads, etc.</p>

<p style="margin-left:17%; margin-top: 1em">4.
<i>tracepoint</i> to list all tracepoint events,
alternatively use <i>subsys_glob:event_glob</i> to filter by
tracepoint subsystems such as sched, block, etc.</p>

<p style="margin-left:17%; margin-top: 1em">5. <i>pmu</i>
to print the kernel supplied PMU events.</p>

<p style="margin-left:17%; margin-top: 1em">6. If none of
the above is matched, it will apply the supplied glob to all
events, printing the ones that match.</p>

<p style="margin-left:17%; margin-top: 1em">7. As a last
resort, it will do a substring search in all event
names.</p>

<p style="margin-left:11%; margin-top: 1em">One or more
types can be used at the same time, listing the events for
the types specified.</p>

<p style="margin-left:11%; margin-top: 1em">Support raw
format:</p>

<p style="margin-left:17%; margin-top: 1em">1.
<i>&minus;&minus;raw&minus;dump</i>, shows the
raw&minus;dump of all the events.</p>

<p style="margin-left:17%; margin-top: 1em">2.
<i>&minus;&minus;raw&minus;dump
[hw|sw|cache|tracepoint|pmu|event_glob]</i>, shows the
raw&minus;dump of a certain kind of events.</p>

<h2>SEE ALSO
<a name="SEE ALSO"></a>
</h2>



<p style="margin-left:11%; margin-top: 1em"><b>perf-stat</b>(1),
<b>perf-top</b>(1), <b>perf-record</b>(1),
<b><font color="#0000FF">Intel&reg; 64 and IA&minus;32
Architectures Software Developer&rsquo;s Manual Volume 3B:
System Programming Guide</font></b>
<small><font color="#000000">[1]</font></small>
<font color="#000000">,</font>
<b><font color="#0000FF">AMD64 Architecture
Programmer&rsquo;s Manual Volume 2: System
Programming</font></b>
<small><font color="#000000">[2]</font></small></p>

<h2>NOTES
<a name="NOTES"></a>
</h2>


<table width="100%" border="0" rules="none" frame="void"
       cellspacing="0" cellpadding="0">
<tr valign="top" align="left">
<td width="12%"></td>
<td width="3%">



<p style="margin-top: 1em"><font color="#000000">1.</font></p> </td>
<td width="2%"></td>
<td width="83%">



<p style="margin-top: 1em"><font color="#000000">Intel&reg;
64 and IA-32 Architectures Software Developer&rsquo;s Manual
Volume 3B: System Programming Guide</font></p></td></tr>
</table>


<p style="margin-left:17%;"><font color="#000000">http://www.intel.com/Assets/PDF/manual/253669.pdf</font></p>

<table width="100%" border="0" rules="none" frame="void"
       cellspacing="0" cellpadding="0">
<tr valign="top" align="left">
<td width="12%"></td>
<td width="3%">



<p style="margin-top: 1em"><font color="#000000">2.</font></p> </td>
<td width="2%"></td>
<td width="83%">


<p style="margin-top: 1em"><font color="#000000">AMD64
Architecture Programmer&rsquo;s Manual Volume 2: System
Programming</font></p> </td></tr>
</table>


<p style="margin-left:17%;"><font color="#000000">http://support.amd.com/us/Processor_TechDocs/24593_APM_v2.pdf</font></p>
<hr>
</body>
</html>
