#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Jan  7 13:09:52 2021
# Process ID: 2004
# Current directory: C:/Users/wilson/Documents/Project/updated_my_w2812b_Project/W2812bDesignIP_INTEGRATED
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9956 C:\Users\wilson\Documents\Project\updated_my_w2812b_Project\W2812bDesignIP_INTEGRATED\W2812bDesignIP_INTEGRATED.xpr
# Log file: C:/Users/wilson/Documents/Project/updated_my_w2812b_Project/W2812bDesignIP_INTEGRATED/vivado.log
# Journal file: C:/Users/wilson/Documents/Project/updated_my_w2812b_Project/W2812bDesignIP_INTEGRATED\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/wilson/Documents/Project/updated_my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/wilson/Documents/Project/updated_my_w2812b_Project/W2812bDesignIP_INTEGRATED'
INFO: [Project 1-313] Project file moved from 'C:/Users/wilson/Documents/Project/my_w2812b_Project/W2812bDesignIP_INTEGRATED' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/wilson/Documents/Project/updated_my_w2812b_Project/ip_repo/myW2812bDesignIP_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'W2812b_design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
W2812b_design_1_myW2812bDesignIP_0_1

open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 967.910 ; gain = 107.609
update_compile_order -fileset sources_1
open_bd_design {C:/Users/wilson/Documents/Project/updated_my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.srcs/sources_1/bd/W2812b_design_1/W2812b_design_1.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_1
Adding component instance block -- xilinx.com:user:myW2812bDesignIP:1.0 - myW2812bDesignIP_0
Successfully read diagram <W2812b_design_1> from BD file <C:/Users/wilson/Documents/Project/updated_my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.srcs/sources_1/bd/W2812b_design_1/W2812b_design_1.bd>
open_bd_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1013.406 ; gain = 29.730
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:myW2812bDesignIP:1.0 [get_ips  W2812b_design_1_myW2812bDesignIP_0_1] -log ip_upgrade.log
Upgrading 'C:/Users/wilson/Documents/Project/updated_my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.srcs/sources_1/bd/W2812b_design_1/W2812b_design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded W2812b_design_1_myW2812bDesignIP_0_1 (myW2812bDesignIP_v1.0 1.0) from revision 33 to revision 35
Wrote  : <C:\Users\wilson\Documents\Project\updated_my_w2812b_Project\W2812bDesignIP_INTEGRATED\W2812bDesignIP_INTEGRATED.srcs\sources_1\bd\W2812b_design_1\W2812b_design_1.bd> 
Wrote  : <C:/Users/wilson/Documents/Project/updated_my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.srcs/sources_1/bd/W2812b_design_1/ui/bd_556444eb.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/wilson/Documents/Project/updated_my_w2812b_Project/W2812bDesignIP_INTEGRATED/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips W2812b_design_1_myW2812bDesignIP_0_1] -no_script -sync -force -quiet
report_ip_status -name ip_status 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
delete_bd_objs [get_bd_nets UART0_RX_0_1]
delete_bd_objs [get_bd_nets processing_system7_0_UART0_TX]
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_nets processing_system7_0_UART0_TX]'
redo
INFO: [Common 17-16] redo 'delete_bd_objs [get_bd_nets processing_system7_0_UART0_TX]'
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
delete_bd_objs [get_bd_ports ESP_TX]
delete_bd_objs [get_bd_ports ESP_RX]
validate_bd_design
report_ip_status -name ip_status 
generate_target all [get_files  C:/Users/wilson/Documents/Project/updated_my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.srcs/sources_1/bd/W2812b_design_1/W2812b_design_1.bd]
INFO: [BD 41-1662] The design 'W2812b_design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\Users\wilson\Documents\Project\updated_my_w2812b_Project\W2812bDesignIP_INTEGRATED\W2812bDesignIP_INTEGRATED.srcs\sources_1\bd\W2812b_design_1\W2812b_design_1.bd> 
Wrote  : <C:/Users/wilson/Documents/Project/updated_my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.srcs/sources_1/bd/W2812b_design_1/ui/bd_556444eb.ui> 
VHDL Output written to : C:/Users/wilson/Documents/Project/updated_my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.srcs/sources_1/bd/W2812b_design_1/synth/W2812b_design_1.vhd
VHDL Output written to : C:/Users/wilson/Documents/Project/updated_my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.srcs/sources_1/bd/W2812b_design_1/sim/W2812b_design_1.vhd
VHDL Output written to : C:/Users/wilson/Documents/Project/updated_my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.srcs/sources_1/bd/W2812b_design_1/hdl/W2812b_design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myW2812bDesignIP_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/wilson/Documents/Project/updated_my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.srcs/sources_1/bd/W2812b_design_1/ip/W2812b_design_1_auto_pc_0/W2812b_design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/wilson/Documents/Project/updated_my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.srcs/sources_1/bd/W2812b_design_1/hw_handoff/W2812b_design_1.hwh
Generated Block Design Tcl file C:/Users/wilson/Documents/Project/updated_my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.srcs/sources_1/bd/W2812b_design_1/hw_handoff/W2812b_design_1_bd.tcl
Generated Hardware Definition File C:/Users/wilson/Documents/Project/updated_my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.srcs/sources_1/bd/W2812b_design_1/synth/W2812b_design_1.hwdef
generate_target: Time (s): cpu = 00:00:25 ; elapsed = 00:00:24 . Memory (MB): peak = 1283.793 ; gain = 168.711
export_ip_user_files -of_objects [get_files C:/Users/wilson/Documents/Project/updated_my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.srcs/sources_1/bd/W2812b_design_1/W2812b_design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/wilson/Documents/Project/updated_my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.srcs/sources_1/bd/W2812b_design_1/W2812b_design_1.bd] -directory C:/Users/wilson/Documents/Project/updated_my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/wilson/Documents/Project/updated_my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.ip_user_files -ipstatic_source_dir C:/Users/wilson/Documents/Project/updated_my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/wilson/Documents/Project/updated_my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.cache/compile_simlib/modelsim} {questa=C:/Users/wilson/Documents/Project/updated_my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.cache/compile_simlib/questa} {riviera=C:/Users/wilson/Documents/Project/updated_my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.cache/compile_simlib/riviera} {activehdl=C:/Users/wilson/Documents/Project/updated_my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Jan  7 13:17:26 2021] Launched synth_1...
Run output will be captured here: C:/Users/wilson/Documents/Project/updated_my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.runs/synth_1/runme.log
[Thu Jan  7 13:17:26 2021] Launched impl_1...
Run output will be captured here: C:/Users/wilson/Documents/Project/updated_my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.runs/impl_1/runme.log
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_UART0_PERIPHERAL_ENABLE {0}] [get_bd_cells processing_system7_0]
delete_bd_objs [get_bd_intf_nets processing_system7_0_UART_0]
endgroup
delete_bd_objs [get_bd_intf_ports UART_0_0]
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_UART0_PERIPHERAL_ENABLE {1}] [get_bd_cells processing_system7_0]
endgroup
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
validate_bd_design
generate_target all [get_files  C:/Users/wilson/Documents/Project/updated_my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.srcs/sources_1/bd/W2812b_design_1/W2812b_design_1.bd]
INFO: [BD 41-1662] The design 'W2812b_design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\Users\wilson\Documents\Project\updated_my_w2812b_Project\W2812bDesignIP_INTEGRATED\W2812bDesignIP_INTEGRATED.srcs\sources_1\bd\W2812b_design_1\W2812b_design_1.bd> 
Wrote  : <C:/Users/wilson/Documents/Project/updated_my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.srcs/sources_1/bd/W2812b_design_1/ui/bd_556444eb.ui> 
VHDL Output written to : C:/Users/wilson/Documents/Project/updated_my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.srcs/sources_1/bd/W2812b_design_1/synth/W2812b_design_1.vhd
VHDL Output written to : C:/Users/wilson/Documents/Project/updated_my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.srcs/sources_1/bd/W2812b_design_1/sim/W2812b_design_1.vhd
VHDL Output written to : C:/Users/wilson/Documents/Project/updated_my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.srcs/sources_1/bd/W2812b_design_1/hdl/W2812b_design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myW2812bDesignIP_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/wilson/Documents/Project/updated_my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.srcs/sources_1/bd/W2812b_design_1/ip/W2812b_design_1_auto_pc_0/W2812b_design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/wilson/Documents/Project/updated_my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.srcs/sources_1/bd/W2812b_design_1/hw_handoff/W2812b_design_1.hwh
Generated Block Design Tcl file C:/Users/wilson/Documents/Project/updated_my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.srcs/sources_1/bd/W2812b_design_1/hw_handoff/W2812b_design_1_bd.tcl
Generated Hardware Definition File C:/Users/wilson/Documents/Project/updated_my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.srcs/sources_1/bd/W2812b_design_1/synth/W2812b_design_1.hwdef
generate_target: Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2298.348 ; gain = 0.000
export_ip_user_files -of_objects [get_files C:/Users/wilson/Documents/Project/updated_my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.srcs/sources_1/bd/W2812b_design_1/W2812b_design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/wilson/Documents/Project/updated_my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.srcs/sources_1/bd/W2812b_design_1/W2812b_design_1.bd] -directory C:/Users/wilson/Documents/Project/updated_my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/wilson/Documents/Project/updated_my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.ip_user_files -ipstatic_source_dir C:/Users/wilson/Documents/Project/updated_my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/wilson/Documents/Project/updated_my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.cache/compile_simlib/modelsim} {questa=C:/Users/wilson/Documents/Project/updated_my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.cache/compile_simlib/questa} {riviera=C:/Users/wilson/Documents/Project/updated_my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.cache/compile_simlib/riviera} {activehdl=C:/Users/wilson/Documents/Project/updated_my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
validate_bd_design -force
report_ip_status -name ip_status 
generate_target all [get_files  C:/Users/wilson/Documents/Project/updated_my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.srcs/sources_1/bd/W2812b_design_1/W2812b_design_1.bd]
INFO: [BD 41-1662] The design 'W2812b_design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\Users\wilson\Documents\Project\updated_my_w2812b_Project\W2812bDesignIP_INTEGRATED\W2812bDesignIP_INTEGRATED.srcs\sources_1\bd\W2812b_design_1\W2812b_design_1.bd> 
VHDL Output written to : C:/Users/wilson/Documents/Project/updated_my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.srcs/sources_1/bd/W2812b_design_1/synth/W2812b_design_1.vhd
VHDL Output written to : C:/Users/wilson/Documents/Project/updated_my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.srcs/sources_1/bd/W2812b_design_1/sim/W2812b_design_1.vhd
VHDL Output written to : C:/Users/wilson/Documents/Project/updated_my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.srcs/sources_1/bd/W2812b_design_1/hdl/W2812b_design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myW2812bDesignIP_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/wilson/Documents/Project/updated_my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.srcs/sources_1/bd/W2812b_design_1/ip/W2812b_design_1_auto_pc_0/W2812b_design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/wilson/Documents/Project/updated_my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.srcs/sources_1/bd/W2812b_design_1/hw_handoff/W2812b_design_1.hwh
Generated Block Design Tcl file C:/Users/wilson/Documents/Project/updated_my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.srcs/sources_1/bd/W2812b_design_1/hw_handoff/W2812b_design_1_bd.tcl
Generated Hardware Definition File C:/Users/wilson/Documents/Project/updated_my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.srcs/sources_1/bd/W2812b_design_1/synth/W2812b_design_1.hwdef
export_ip_user_files -of_objects [get_files C:/Users/wilson/Documents/Project/updated_my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.srcs/sources_1/bd/W2812b_design_1/W2812b_design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/wilson/Documents/Project/updated_my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.srcs/sources_1/bd/W2812b_design_1/W2812b_design_1.bd] -directory C:/Users/wilson/Documents/Project/updated_my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/wilson/Documents/Project/updated_my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.ip_user_files -ipstatic_source_dir C:/Users/wilson/Documents/Project/updated_my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/wilson/Documents/Project/updated_my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.cache/compile_simlib/modelsim} {questa=C:/Users/wilson/Documents/Project/updated_my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.cache/compile_simlib/questa} {riviera=C:/Users/wilson/Documents/Project/updated_my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.cache/compile_simlib/riviera} {activehdl=C:/Users/wilson/Documents/Project/updated_my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Jan  7 13:26:42 2021] Launched synth_1...
Run output will be captured here: C:/Users/wilson/Documents/Project/updated_my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.runs/synth_1/runme.log
[Thu Jan  7 13:26:42 2021] Launched impl_1...
Run output will be captured here: C:/Users/wilson/Documents/Project/updated_my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.runs/impl_1/runme.log
file copy -force C:/Users/wilson/Documents/Project/updated_my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.runs/impl_1/W2812b_design_1_wrapper.sysdef C:/Users/wilson/Documents/Project/updated_my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.sdk/W2812b_design_1_wrapper.hdf

launch_sdk -workspace C:/Users/wilson/Documents/Project/updated_my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.sdk -hwspec C:/Users/wilson/Documents/Project/updated_my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.sdk/W2812b_design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/wilson/Documents/Project/updated_my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.sdk -hwspec C:/Users/wilson/Documents/Project/updated_my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.sdk/W2812b_design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
file copy -force C:/Users/wilson/Documents/Project/updated_my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.runs/impl_1/W2812b_design_1_wrapper.sysdef C:/Users/wilson/Documents/Project/updated_my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.sdk/W2812b_design_1_wrapper.hdf

launch_sdk -workspace C:/Users/wilson/Documents/Project/updated_my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.sdk -hwspec C:/Users/wilson/Documents/Project/updated_my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.sdk/W2812b_design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/wilson/Documents/Project/updated_my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.sdk -hwspec C:/Users/wilson/Documents/Project/updated_my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.sdk/W2812b_design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jan  7 14:42:32 2021...
