Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Jul 22 23:10:52 2019
| Host         : FUMI3D2B running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file vga_bmp_timing_summary_routed.rpt -pb vga_bmp_timing_summary_routed.pb -rpx vga_bmp_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_bmp
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.318        0.000                      0                  886        0.071        0.000                      0                  886        2.000        0.000                       0                   176  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         
  CLKFBOUT   {0.000 20.000}       40.000          25.000          
  iPCK       {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.024        0.000                      0                   18        0.375        0.000                      0                   18        2.000        0.000                       0                    41  
  CLKFBOUT                                                                                                                                                     38.751        0.000                       0                     2  
  iPCK             32.481        0.000                      0                  262        0.071        0.000                      0                  262       19.500        0.000                       0                   133  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
iPCK          sys_clk_pin         0.318        0.000                      0                  615        0.409        0.000                      0                  615  
sys_clk_pin   iPCK                2.330        0.000                      0                    9        0.161        0.000                      0                    9  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.024ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.375ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.024ns  (required time - arrival time)
  Source:                 bmprom_instance/bmprom_instance/data_reg_0_5_cooolgate_en_gate_12_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bmprom_instance/data_reg_0_4/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.481ns  (logic 0.642ns (14.328%)  route 3.839ns (85.672%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 12.920 - 8.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.659     5.327    bmprom_instance/SYSCLK
    SLICE_X20Y55         FDCE                                         r  bmprom_instance/bmprom_instance/data_reg_0_5_cooolgate_en_gate_12_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y55         FDCE (Prop_fdce_C_Q)         0.518     5.845 r  bmprom_instance/bmprom_instance/data_reg_0_5_cooolgate_en_gate_12_cooolDelFlop/Q
                         net (fo=9, routed)           2.987     8.832    bmprom_instance/bmprom_instance/data_reg_0_5_cooolgate_en_sig_7
    SLICE_X6Y73          LUT3 (Prop_lut3_I1_O)        0.124     8.956 f  bmprom_instance/data_reg_0_4_ENARDEN_cooolgate_en_gate_35/O
                         net (fo=1, routed)           0.852     9.808    bmprom_instance/data_reg_0_4_ENARDEN_cooolgate_en_sig_19
    RAMB36_X0Y16         RAMB36E1                                     r  bmprom_instance/data_reg_0_4/ENARDEN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.528    12.920    bmprom_instance/SYSCLK
    RAMB36_X0Y16         RAMB36E1                                     r  bmprom_instance/data_reg_0_4/CLKARDCLK
                         clock pessimism              0.391    13.311    
                         clock uncertainty           -0.035    13.275    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    12.832    bmprom_instance/data_reg_0_4
  -------------------------------------------------------------------
                         required time                         12.832    
                         arrival time                          -9.808    
  -------------------------------------------------------------------
                         slack                                  3.024    

Slack (MET) :             3.194ns  (required time - arrival time)
  Source:                 bmprom_instance/bmprom_instance/data_reg_2_4_cooolgate_en_gate_1_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bmprom_instance/data_reg_2_8/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.205ns  (logic 0.642ns (15.267%)  route 3.563ns (84.733%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 12.929 - 8.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.659     5.327    bmprom_instance/SYSCLK
    SLICE_X20Y56         FDCE                                         r  bmprom_instance/bmprom_instance/data_reg_2_4_cooolgate_en_gate_1_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y56         FDCE (Prop_fdce_C_Q)         0.518     5.845 f  bmprom_instance/bmprom_instance/data_reg_2_4_cooolgate_en_gate_1_cooolDelFlop/Q
                         net (fo=9, routed)           3.202     9.048    bmprom_instance/bmprom_instance/data_reg_2_4_cooolgate_en_sig_1
    SLICE_X9Y22          LUT3 (Prop_lut3_I0_O)        0.124     9.172 r  bmprom_instance/data_reg_2_8_ENARDEN_cooolgate_en_gate_10/O
                         net (fo=1, routed)           0.361     9.532    bmprom_instance/data_reg_2_8_ENARDEN_cooolgate_en_sig_6
    RAMB36_X0Y4          RAMB36E1                                     r  bmprom_instance/data_reg_2_8/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.537    12.929    bmprom_instance/SYSCLK
    RAMB36_X0Y4          RAMB36E1                                     r  bmprom_instance/data_reg_2_8/CLKARDCLK
                         clock pessimism              0.277    13.205    
                         clock uncertainty           -0.035    13.170    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    12.727    bmprom_instance/data_reg_2_8
  -------------------------------------------------------------------
                         required time                         12.727    
                         arrival time                          -9.532    
  -------------------------------------------------------------------
                         slack                                  3.194    

Slack (MET) :             3.335ns  (required time - arrival time)
  Source:                 bmprom_instance/bmprom_instance/data_reg_0_5_cooolgate_en_gate_12_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bmprom_instance/data_reg_0_3/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.162ns  (logic 0.642ns (15.425%)  route 3.520ns (84.575%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 12.912 - 8.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.659     5.327    bmprom_instance/SYSCLK
    SLICE_X20Y55         FDCE                                         r  bmprom_instance/bmprom_instance/data_reg_0_5_cooolgate_en_gate_12_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y55         FDCE (Prop_fdce_C_Q)         0.518     5.845 r  bmprom_instance/bmprom_instance/data_reg_0_5_cooolgate_en_gate_12_cooolDelFlop/Q
                         net (fo=9, routed)           3.177     9.023    bmprom_instance/bmprom_instance/data_reg_0_5_cooolgate_en_sig_7
    SLICE_X6Y72          LUT3 (Prop_lut3_I1_O)        0.124     9.147 f  bmprom_instance/data_reg_0_3_ENARDEN_cooolgate_en_gate_33/O
                         net (fo=1, routed)           0.343     9.489    bmprom_instance/data_reg_0_3_ENARDEN_cooolgate_en_sig_18
    RAMB36_X0Y14         RAMB36E1                                     r  bmprom_instance/data_reg_0_3/ENARDEN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.520    12.912    bmprom_instance/SYSCLK
    RAMB36_X0Y14         RAMB36E1                                     r  bmprom_instance/data_reg_0_3/CLKARDCLK
                         clock pessimism              0.391    13.303    
                         clock uncertainty           -0.035    13.267    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    12.824    bmprom_instance/data_reg_0_3
  -------------------------------------------------------------------
                         required time                         12.824    
                         arrival time                          -9.489    
  -------------------------------------------------------------------
                         slack                                  3.335    

Slack (MET) :             3.604ns  (required time - arrival time)
  Source:                 bmprom_instance/bmprom_instance/data_reg_2_4_cooolgate_en_gate_1_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bmprom_instance/data_reg_2_7/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.803ns  (logic 0.642ns (16.880%)  route 3.161ns (83.120%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 12.937 - 8.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.659     5.327    bmprom_instance/SYSCLK
    SLICE_X20Y56         FDCE                                         r  bmprom_instance/bmprom_instance/data_reg_2_4_cooolgate_en_gate_1_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y56         FDCE (Prop_fdce_C_Q)         0.518     5.845 f  bmprom_instance/bmprom_instance/data_reg_2_4_cooolgate_en_gate_1_cooolDelFlop/Q
                         net (fo=9, routed)           2.665     8.510    bmprom_instance/bmprom_instance/data_reg_2_4_cooolgate_en_sig_1
    SLICE_X6Y34          LUT3 (Prop_lut3_I0_O)        0.124     8.634 r  bmprom_instance/data_reg_2_7_ENARDEN_cooolgate_en_gate_8/O
                         net (fo=1, routed)           0.497     9.131    bmprom_instance/data_reg_2_7_ENARDEN_cooolgate_en_sig_5
    RAMB36_X0Y6          RAMB36E1                                     r  bmprom_instance/data_reg_2_7/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.545    12.937    bmprom_instance/SYSCLK
    RAMB36_X0Y6          RAMB36E1                                     r  bmprom_instance/data_reg_2_7/CLKARDCLK
                         clock pessimism              0.277    13.213    
                         clock uncertainty           -0.035    13.178    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    12.735    bmprom_instance/data_reg_2_7
  -------------------------------------------------------------------
                         required time                         12.735    
                         arrival time                          -9.131    
  -------------------------------------------------------------------
                         slack                                  3.604    

Slack (MET) :             3.763ns  (required time - arrival time)
  Source:                 bmprom_instance/bmprom_instance/data_reg_2_4_cooolgate_en_gate_1_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bmprom_instance/data_reg_2_1/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.642ns  (logic 0.642ns (17.629%)  route 3.000ns (82.371%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 12.920 - 8.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.659     5.327    bmprom_instance/SYSCLK
    SLICE_X20Y56         FDCE                                         r  bmprom_instance/bmprom_instance/data_reg_2_4_cooolgate_en_gate_1_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y56         FDCE (Prop_fdce_C_Q)         0.518     5.845 f  bmprom_instance/bmprom_instance/data_reg_2_4_cooolgate_en_gate_1_cooolDelFlop/Q
                         net (fo=9, routed)           2.639     8.484    bmprom_instance/bmprom_instance/data_reg_2_4_cooolgate_en_sig_1
    SLICE_X29Y92         LUT3 (Prop_lut3_I0_O)        0.124     8.608 r  bmprom_instance/data_reg_2_1_ENARDEN_cooolgate_en_gate_29/O
                         net (fo=1, routed)           0.361     8.969    bmprom_instance/data_reg_2_1_ENARDEN_cooolgate_en_sig_16
    RAMB36_X1Y18         RAMB36E1                                     r  bmprom_instance/data_reg_2_1/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.528    12.920    bmprom_instance/SYSCLK
    RAMB36_X1Y18         RAMB36E1                                     r  bmprom_instance/data_reg_2_1/CLKARDCLK
                         clock pessimism              0.291    13.210    
                         clock uncertainty           -0.035    13.175    
    RAMB36_X1Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    12.732    bmprom_instance/data_reg_2_1
  -------------------------------------------------------------------
                         required time                         12.732    
                         arrival time                          -8.969    
  -------------------------------------------------------------------
                         slack                                  3.763    

Slack (MET) :             3.873ns  (required time - arrival time)
  Source:                 bmprom_instance/bmprom_instance/data_reg_0_5_cooolgate_en_gate_12_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bmprom_instance/data_reg_0_0/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.525ns  (logic 0.642ns (18.213%)  route 2.883ns (81.787%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 12.913 - 8.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.659     5.327    bmprom_instance/SYSCLK
    SLICE_X20Y55         FDCE                                         r  bmprom_instance/bmprom_instance/data_reg_0_5_cooolgate_en_gate_12_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y55         FDCE (Prop_fdce_C_Q)         0.518     5.845 r  bmprom_instance/bmprom_instance/data_reg_0_5_cooolgate_en_gate_12_cooolDelFlop/Q
                         net (fo=9, routed)           2.032     7.878    bmprom_instance/bmprom_instance/data_reg_0_5_cooolgate_en_sig_7
    SLICE_X26Y73         LUT3 (Prop_lut3_I1_O)        0.124     8.002 f  bmprom_instance/data_reg_0_0_ENARDEN_cooolgate_en_gate_21/O
                         net (fo=1, routed)           0.851     8.852    bmprom_instance/data_reg_0_0_ENARDEN_cooolgate_en_sig_12
    RAMB36_X1Y16         RAMB36E1                                     r  bmprom_instance/data_reg_0_0/ENARDEN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.521    12.913    bmprom_instance/SYSCLK
    RAMB36_X1Y16         RAMB36E1                                     r  bmprom_instance/data_reg_0_0/CLKARDCLK
                         clock pessimism              0.291    13.203    
                         clock uncertainty           -0.035    13.168    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    12.725    bmprom_instance/data_reg_0_0
  -------------------------------------------------------------------
                         required time                         12.725    
                         arrival time                          -8.852    
  -------------------------------------------------------------------
                         slack                                  3.873    

Slack (MET) :             4.020ns  (required time - arrival time)
  Source:                 bmprom_instance/bmprom_instance/data_reg_0_5_cooolgate_en_gate_12_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bmprom_instance/data_reg_0_1/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.371ns  (logic 0.642ns (19.045%)  route 2.729ns (80.955%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 12.906 - 8.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.659     5.327    bmprom_instance/SYSCLK
    SLICE_X20Y55         FDCE                                         r  bmprom_instance/bmprom_instance/data_reg_0_5_cooolgate_en_gate_12_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y55         FDCE (Prop_fdce_C_Q)         0.518     5.845 r  bmprom_instance/bmprom_instance/data_reg_0_5_cooolgate_en_gate_12_cooolDelFlop/Q
                         net (fo=9, routed)           2.177     8.023    bmprom_instance/bmprom_instance/data_reg_0_5_cooolgate_en_sig_7
    SLICE_X34Y72         LUT3 (Prop_lut3_I1_O)        0.124     8.147 f  bmprom_instance/data_reg_0_1_ENARDEN_cooolgate_en_gate_23/O
                         net (fo=1, routed)           0.552     8.698    bmprom_instance/data_reg_0_1_ENARDEN_cooolgate_en_sig_13
    RAMB36_X2Y14         RAMB36E1                                     r  bmprom_instance/data_reg_0_1/ENARDEN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.514    12.906    bmprom_instance/SYSCLK
    RAMB36_X2Y14         RAMB36E1                                     r  bmprom_instance/data_reg_0_1/CLKARDCLK
                         clock pessimism              0.291    13.196    
                         clock uncertainty           -0.035    13.161    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    12.718    bmprom_instance/data_reg_0_1
  -------------------------------------------------------------------
                         required time                         12.718    
                         arrival time                          -8.698    
  -------------------------------------------------------------------
                         slack                                  4.020    

Slack (MET) :             4.080ns  (required time - arrival time)
  Source:                 bmprom_instance/bmprom_instance/data_reg_2_4_cooolgate_en_gate_1_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bmprom_instance/data_reg_2_0/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.319ns  (logic 0.642ns (19.343%)  route 2.677ns (80.657%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 12.914 - 8.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.659     5.327    bmprom_instance/SYSCLK
    SLICE_X20Y56         FDCE                                         r  bmprom_instance/bmprom_instance/data_reg_2_4_cooolgate_en_gate_1_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y56         FDCE (Prop_fdce_C_Q)         0.518     5.845 f  bmprom_instance/bmprom_instance/data_reg_2_4_cooolgate_en_gate_1_cooolDelFlop/Q
                         net (fo=9, routed)           2.125     7.971    bmprom_instance/bmprom_instance/data_reg_2_4_cooolgate_en_sig_1
    SLICE_X34Y82         LUT3 (Prop_lut3_I0_O)        0.124     8.095 r  bmprom_instance/data_reg_2_0_ENARDEN_cooolgate_en_gate_27/O
                         net (fo=1, routed)           0.552     8.646    bmprom_instance/data_reg_2_0_ENARDEN_cooolgate_en_sig_15
    RAMB36_X2Y16         RAMB36E1                                     r  bmprom_instance/data_reg_2_0/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.522    12.914    bmprom_instance/SYSCLK
    RAMB36_X2Y16         RAMB36E1                                     r  bmprom_instance/data_reg_2_0/CLKARDCLK
                         clock pessimism              0.291    13.204    
                         clock uncertainty           -0.035    13.169    
    RAMB36_X2Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    12.726    bmprom_instance/data_reg_2_0
  -------------------------------------------------------------------
                         required time                         12.726    
                         arrival time                          -8.646    
  -------------------------------------------------------------------
                         slack                                  4.080    

Slack (MET) :             4.120ns  (required time - arrival time)
  Source:                 bmprom_instance/bmprom_instance/data_reg_2_4_cooolgate_en_gate_1_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bmprom_instance/data_reg_2_4/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.294ns  (logic 0.642ns (19.488%)  route 2.652ns (80.512%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 12.944 - 8.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.659     5.327    bmprom_instance/SYSCLK
    SLICE_X20Y56         FDCE                                         r  bmprom_instance/bmprom_instance/data_reg_2_4_cooolgate_en_gate_1_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y56         FDCE (Prop_fdce_C_Q)         0.518     5.845 f  bmprom_instance/bmprom_instance/data_reg_2_4_cooolgate_en_gate_1_cooolDelFlop/Q
                         net (fo=9, routed)           2.310     8.155    bmprom_instance/bmprom_instance/data_reg_2_4_cooolgate_en_sig_1
    SLICE_X6Y42          LUT3 (Prop_lut3_I0_O)        0.124     8.279 r  bmprom_instance/data_reg_2_4_ENARDEN_cooolgate_en_gate_2/O
                         net (fo=1, routed)           0.343     8.622    bmprom_instance/data_reg_2_4_ENARDEN_cooolgate_en_sig_2
    RAMB36_X0Y8          RAMB36E1                                     r  bmprom_instance/data_reg_2_4/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.552    12.944    bmprom_instance/SYSCLK
    RAMB36_X0Y8          RAMB36E1                                     r  bmprom_instance/data_reg_2_4/CLKARDCLK
                         clock pessimism              0.277    13.220    
                         clock uncertainty           -0.035    13.185    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    12.742    bmprom_instance/data_reg_2_4
  -------------------------------------------------------------------
                         required time                         12.742    
                         arrival time                          -8.622    
  -------------------------------------------------------------------
                         slack                                  4.120    

Slack (MET) :             4.460ns  (required time - arrival time)
  Source:                 bmprom_instance/bmprom_instance/data_reg_0_5_cooolgate_en_gate_12_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bmprom_instance/data_reg_0_6/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.949ns  (logic 0.642ns (21.773%)  route 2.307ns (78.227%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 12.938 - 8.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.659     5.327    bmprom_instance/SYSCLK
    SLICE_X20Y55         FDCE                                         r  bmprom_instance/bmprom_instance/data_reg_0_5_cooolgate_en_gate_12_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y55         FDCE (Prop_fdce_C_Q)         0.518     5.845 r  bmprom_instance/bmprom_instance/data_reg_0_5_cooolgate_en_gate_12_cooolDelFlop/Q
                         net (fo=9, routed)           1.964     7.810    bmprom_instance/bmprom_instance/data_reg_0_5_cooolgate_en_sig_7
    SLICE_X35Y42         LUT3 (Prop_lut3_I1_O)        0.124     7.934 f  bmprom_instance/data_reg_0_6_ENARDEN_cooolgate_en_gate_15/O
                         net (fo=1, routed)           0.342     8.276    bmprom_instance/data_reg_0_6_ENARDEN_cooolgate_en_sig_9
    RAMB36_X2Y8          RAMB36E1                                     r  bmprom_instance/data_reg_0_6/ENARDEN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.546    12.938    bmprom_instance/SYSCLK
    RAMB36_X2Y8          RAMB36E1                                     r  bmprom_instance/data_reg_0_6/CLKARDCLK
                         clock pessimism              0.277    13.214    
                         clock uncertainty           -0.035    13.179    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    12.736    bmprom_instance/data_reg_0_6
  -------------------------------------------------------------------
                         required time                         12.736    
                         arrival time                          -8.276    
  -------------------------------------------------------------------
                         slack                                  4.460    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 bmprom_instance/bmprom_instance/data_reg_0_5_cooolgate_en_gate_12_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bmprom_instance/data_reg_0_7/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.780ns  (logic 0.209ns (26.783%)  route 0.571ns (73.217%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.556     1.468    bmprom_instance/SYSCLK
    SLICE_X20Y55         FDCE                                         r  bmprom_instance/bmprom_instance/data_reg_0_5_cooolgate_en_gate_12_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y55         FDCE (Prop_fdce_C_Q)         0.164     1.632 r  bmprom_instance/bmprom_instance/data_reg_0_5_cooolgate_en_gate_12_cooolDelFlop/Q
                         net (fo=9, routed)           0.419     2.051    bmprom_instance/bmprom_instance/data_reg_0_5_cooolgate_en_sig_7
    SLICE_X26Y52         LUT3 (Prop_lut3_I1_O)        0.045     2.096 f  bmprom_instance/data_reg_0_7_ENARDEN_cooolgate_en_gate_17/O
                         net (fo=1, routed)           0.152     2.248    bmprom_instance/data_reg_0_7_ENARDEN_cooolgate_en_sig_10
    RAMB36_X1Y10         RAMB36E1                                     r  bmprom_instance/data_reg_0_7/ENARDEN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.870     2.029    bmprom_instance/SYSCLK
    RAMB36_X1Y10         RAMB36E1                                     r  bmprom_instance/data_reg_0_7/CLKARDCLK
                         clock pessimism             -0.252     1.778    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.096     1.874    bmprom_instance/data_reg_0_7
  -------------------------------------------------------------------
                         required time                         -1.874    
                         arrival time                           2.248    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 bmprom_instance/bmprom_instance/data_reg_2_4_cooolgate_en_gate_1_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bmprom_instance/data_reg_2_2/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.817ns  (logic 0.209ns (25.594%)  route 0.608ns (74.406%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.556     1.468    bmprom_instance/SYSCLK
    SLICE_X20Y56         FDCE                                         r  bmprom_instance/bmprom_instance/data_reg_2_4_cooolgate_en_gate_1_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y56         FDCE (Prop_fdce_C_Q)         0.164     1.632 f  bmprom_instance/bmprom_instance/data_reg_2_4_cooolgate_en_gate_1_cooolDelFlop/Q
                         net (fo=9, routed)           0.455     2.087    bmprom_instance/bmprom_instance/data_reg_2_4_cooolgate_en_sig_1
    SLICE_X26Y62         LUT3 (Prop_lut3_I0_O)        0.045     2.132 r  bmprom_instance/data_reg_2_2_ENARDEN_cooolgate_en_gate_31/O
                         net (fo=1, routed)           0.152     2.284    bmprom_instance/data_reg_2_2_ENARDEN_cooolgate_en_sig_17
    RAMB36_X1Y12         RAMB36E1                                     r  bmprom_instance/data_reg_2_2/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.865     2.024    bmprom_instance/SYSCLK
    RAMB36_X1Y12         RAMB36E1                                     r  bmprom_instance/data_reg_2_2/CLKARDCLK
                         clock pessimism             -0.252     1.773    
    RAMB36_X1Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.096     1.869    bmprom_instance/data_reg_2_2
  -------------------------------------------------------------------
                         required time                         -1.869    
                         arrival time                           2.284    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.572ns  (arrival time - required time)
  Source:                 bmprom_instance/bmprom_instance/data_reg_0_5_cooolgate_en_gate_12_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bmprom_instance/data_reg_0_8/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.988ns  (logic 0.209ns (21.161%)  route 0.779ns (78.839%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.556     1.468    bmprom_instance/SYSCLK
    SLICE_X20Y55         FDCE                                         r  bmprom_instance/bmprom_instance/data_reg_0_5_cooolgate_en_gate_12_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y55         FDCE (Prop_fdce_C_Q)         0.164     1.632 r  bmprom_instance/bmprom_instance/data_reg_0_5_cooolgate_en_gate_12_cooolDelFlop/Q
                         net (fo=9, routed)           0.626     2.258    bmprom_instance/bmprom_instance/data_reg_0_5_cooolgate_en_sig_7
    SLICE_X26Y42         LUT3 (Prop_lut3_I1_O)        0.045     2.303 f  bmprom_instance/data_reg_0_8_ENARDEN_cooolgate_en_gate_19/O
                         net (fo=1, routed)           0.152     2.455    bmprom_instance/data_reg_0_8_ENARDEN_cooolgate_en_sig_11
    RAMB36_X1Y8          RAMB36E1                                     r  bmprom_instance/data_reg_0_8/ENARDEN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.875     2.034    bmprom_instance/SYSCLK
    RAMB36_X1Y8          RAMB36E1                                     r  bmprom_instance/data_reg_0_8/CLKARDCLK
                         clock pessimism             -0.247     1.788    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.096     1.884    bmprom_instance/data_reg_0_8
  -------------------------------------------------------------------
                         required time                         -1.884    
                         arrival time                           2.455    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.617ns  (arrival time - required time)
  Source:                 bmprom_instance/bmprom_instance/data_reg_2_4_cooolgate_en_gate_1_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bmprom_instance/data_reg_2_3/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.019ns  (logic 0.209ns (20.512%)  route 0.810ns (79.488%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.556     1.468    bmprom_instance/SYSCLK
    SLICE_X20Y56         FDCE                                         r  bmprom_instance/bmprom_instance/data_reg_2_4_cooolgate_en_gate_1_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y56         FDCE (Prop_fdce_C_Q)         0.164     1.632 f  bmprom_instance/bmprom_instance/data_reg_2_4_cooolgate_en_gate_1_cooolDelFlop/Q
                         net (fo=9, routed)           0.582     2.214    bmprom_instance/bmprom_instance/data_reg_2_4_cooolgate_en_sig_1
    SLICE_X34Y62         LUT3 (Prop_lut3_I0_O)        0.045     2.259 r  bmprom_instance/data_reg_2_3_ENARDEN_cooolgate_en_gate_37/O
                         net (fo=1, routed)           0.228     2.487    bmprom_instance/data_reg_2_3_ENARDEN_cooolgate_en_sig_20
    RAMB36_X2Y12         RAMB36E1                                     r  bmprom_instance/data_reg_2_3/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.866     2.025    bmprom_instance/SYSCLK
    RAMB36_X2Y12         RAMB36E1                                     r  bmprom_instance/data_reg_2_3/CLKARDCLK
                         clock pessimism             -0.252     1.774    
    RAMB36_X2Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.096     1.870    bmprom_instance/data_reg_2_3
  -------------------------------------------------------------------
                         required time                         -1.870    
                         arrival time                           2.487    
  -------------------------------------------------------------------
                         slack                                  0.617    

Slack (MET) :             0.636ns  (arrival time - required time)
  Source:                 bmprom_instance/bmprom_instance/data_reg_0_5_cooolgate_en_gate_12_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bmprom_instance/data_reg_0_5/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.043ns  (logic 0.209ns (20.044%)  route 0.834ns (79.956%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.556     1.468    bmprom_instance/SYSCLK
    SLICE_X20Y55         FDCE                                         r  bmprom_instance/bmprom_instance/data_reg_0_5_cooolgate_en_gate_12_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y55         FDCE (Prop_fdce_C_Q)         0.164     1.632 r  bmprom_instance/bmprom_instance/data_reg_0_5_cooolgate_en_gate_12_cooolDelFlop/Q
                         net (fo=9, routed)           0.606     2.238    bmprom_instance/bmprom_instance/data_reg_0_5_cooolgate_en_sig_7
    SLICE_X34Y52         LUT3 (Prop_lut3_I1_O)        0.045     2.283 f  bmprom_instance/data_reg_0_5_ENARDEN_cooolgate_en_gate_13/O
                         net (fo=1, routed)           0.228     2.511    bmprom_instance/data_reg_0_5_ENARDEN_cooolgate_en_sig_8
    RAMB36_X2Y10         RAMB36E1                                     r  bmprom_instance/data_reg_0_5/ENARDEN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.871     2.030    bmprom_instance/SYSCLK
    RAMB36_X2Y10         RAMB36E1                                     r  bmprom_instance/data_reg_0_5/CLKARDCLK
                         clock pessimism             -0.252     1.779    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.096     1.875    bmprom_instance/data_reg_0_5
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           2.511    
  -------------------------------------------------------------------
                         slack                                  0.636    

Slack (MET) :             0.668ns  (arrival time - required time)
  Source:                 bmprom_instance/bmprom_instance/data_reg_2_4_cooolgate_en_gate_1_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bmprom_instance/data_reg_2_5/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.843ns  (logic 0.209ns (24.795%)  route 0.634ns (75.204%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.556     1.468    bmprom_instance/SYSCLK
    SLICE_X20Y56         FDCE                                         r  bmprom_instance/bmprom_instance/data_reg_2_4_cooolgate_en_gate_1_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y56         FDCE (Prop_fdce_C_Q)         0.164     1.632 f  bmprom_instance/bmprom_instance/data_reg_2_4_cooolgate_en_gate_1_cooolDelFlop/Q
                         net (fo=9, routed)           0.480     2.112    bmprom_instance/bmprom_instance/data_reg_2_4_cooolgate_en_sig_1
    SLICE_X6Y62          LUT3 (Prop_lut3_I0_O)        0.045     2.157 r  bmprom_instance/data_reg_2_5_ENARDEN_cooolgate_en_gate_4/O
                         net (fo=1, routed)           0.154     2.311    bmprom_instance/data_reg_2_5_ENARDEN_cooolgate_en_sig_3
    RAMB36_X0Y12         RAMB36E1                                     r  bmprom_instance/data_reg_2_5/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.868     2.027    bmprom_instance/SYSCLK
    RAMB36_X0Y12         RAMB36E1                                     r  bmprom_instance/data_reg_2_5/CLKARDCLK
                         clock pessimism             -0.481     1.546    
    RAMB36_X0Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.096     1.642    bmprom_instance/data_reg_2_5
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           2.311    
  -------------------------------------------------------------------
                         slack                                  0.668    

Slack (MET) :             0.767ns  (arrival time - required time)
  Source:                 bmprom_instance/bmprom_instance/data_reg_0_5_cooolgate_en_gate_12_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bmprom_instance/data_reg_0_6/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.184ns  (logic 0.209ns (17.657%)  route 0.975ns (82.343%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.556     1.468    bmprom_instance/SYSCLK
    SLICE_X20Y55         FDCE                                         r  bmprom_instance/bmprom_instance/data_reg_0_5_cooolgate_en_gate_12_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y55         FDCE (Prop_fdce_C_Q)         0.164     1.632 r  bmprom_instance/bmprom_instance/data_reg_0_5_cooolgate_en_gate_12_cooolDelFlop/Q
                         net (fo=9, routed)           0.821     2.453    bmprom_instance/bmprom_instance/data_reg_0_5_cooolgate_en_sig_7
    SLICE_X35Y42         LUT3 (Prop_lut3_I1_O)        0.045     2.498 f  bmprom_instance/data_reg_0_6_ENARDEN_cooolgate_en_gate_15/O
                         net (fo=1, routed)           0.153     2.651    bmprom_instance/data_reg_0_6_ENARDEN_cooolgate_en_sig_9
    RAMB36_X2Y8          RAMB36E1                                     r  bmprom_instance/data_reg_0_6/ENARDEN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.876     2.035    bmprom_instance/SYSCLK
    RAMB36_X2Y8          RAMB36E1                                     r  bmprom_instance/data_reg_0_6/CLKARDCLK
                         clock pessimism             -0.247     1.789    
    RAMB36_X2Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.096     1.885    bmprom_instance/data_reg_0_6
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.651    
  -------------------------------------------------------------------
                         slack                                  0.767    

Slack (MET) :             0.789ns  (arrival time - required time)
  Source:                 bmprom_instance/bmprom_instance/data_reg_0_5_cooolgate_en_gate_12_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bmprom_instance/data_reg_0_2/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.179ns  (logic 0.209ns (17.721%)  route 0.970ns (82.279%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.556     1.468    bmprom_instance/SYSCLK
    SLICE_X20Y55         FDCE                                         r  bmprom_instance/bmprom_instance/data_reg_0_5_cooolgate_en_gate_12_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y55         FDCE (Prop_fdce_C_Q)         0.164     1.632 r  bmprom_instance/bmprom_instance/data_reg_0_5_cooolgate_en_gate_12_cooolDelFlop/Q
                         net (fo=9, routed)           0.818     2.450    bmprom_instance/bmprom_instance/data_reg_0_5_cooolgate_en_sig_7
    SLICE_X26Y72         LUT3 (Prop_lut3_I1_O)        0.045     2.495 f  bmprom_instance/data_reg_0_2_ENARDEN_cooolgate_en_gate_25/O
                         net (fo=1, routed)           0.152     2.647    bmprom_instance/data_reg_0_2_ENARDEN_cooolgate_en_sig_14
    RAMB36_X1Y14         RAMB36E1                                     r  bmprom_instance/data_reg_0_2/ENARDEN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.855     2.014    bmprom_instance/SYSCLK
    RAMB36_X1Y14         RAMB36E1                                     r  bmprom_instance/data_reg_0_2/CLKARDCLK
                         clock pessimism             -0.252     1.763    
    RAMB36_X1Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.096     1.859    bmprom_instance/data_reg_0_2
  -------------------------------------------------------------------
                         required time                         -1.859    
                         arrival time                           2.647    
  -------------------------------------------------------------------
                         slack                                  0.789    

Slack (MET) :             0.886ns  (arrival time - required time)
  Source:                 bmprom_instance/bmprom_instance/data_reg_2_4_cooolgate_en_gate_1_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bmprom_instance/data_reg_2_4/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.304ns  (logic 0.209ns (16.023%)  route 1.095ns (83.977%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.556     1.468    bmprom_instance/SYSCLK
    SLICE_X20Y56         FDCE                                         r  bmprom_instance/bmprom_instance/data_reg_2_4_cooolgate_en_gate_1_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y56         FDCE (Prop_fdce_C_Q)         0.164     1.632 f  bmprom_instance/bmprom_instance/data_reg_2_4_cooolgate_en_gate_1_cooolDelFlop/Q
                         net (fo=9, routed)           0.942     2.574    bmprom_instance/bmprom_instance/data_reg_2_4_cooolgate_en_sig_1
    SLICE_X6Y42          LUT3 (Prop_lut3_I0_O)        0.045     2.619 r  bmprom_instance/data_reg_2_4_ENARDEN_cooolgate_en_gate_2/O
                         net (fo=1, routed)           0.154     2.772    bmprom_instance/data_reg_2_4_ENARDEN_cooolgate_en_sig_2
    RAMB36_X0Y8          RAMB36E1                                     r  bmprom_instance/data_reg_2_4/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.878     2.037    bmprom_instance/SYSCLK
    RAMB36_X0Y8          RAMB36E1                                     r  bmprom_instance/data_reg_2_4/CLKARDCLK
                         clock pessimism             -0.247     1.791    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.096     1.887    bmprom_instance/data_reg_2_4
  -------------------------------------------------------------------
                         required time                         -1.887    
                         arrival time                           2.772    
  -------------------------------------------------------------------
                         slack                                  0.886    

Slack (MET) :             0.908ns  (arrival time - required time)
  Source:                 bmprom_instance/bmprom_instance/data_reg_2_4_cooolgate_en_gate_1_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bmprom_instance/data_reg_2_6/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.087ns  (logic 0.209ns (19.225%)  route 0.878ns (80.775%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.556     1.468    bmprom_instance/SYSCLK
    SLICE_X20Y56         FDCE                                         r  bmprom_instance/bmprom_instance/data_reg_2_4_cooolgate_en_gate_1_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y56         FDCE (Prop_fdce_C_Q)         0.164     1.632 f  bmprom_instance/bmprom_instance/data_reg_2_4_cooolgate_en_gate_1_cooolDelFlop/Q
                         net (fo=9, routed)           0.725     2.356    bmprom_instance/bmprom_instance/data_reg_2_4_cooolgate_en_sig_1
    SLICE_X6Y52          LUT3 (Prop_lut3_I0_O)        0.045     2.401 r  bmprom_instance/data_reg_2_6_ENARDEN_cooolgate_en_gate_6/O
                         net (fo=1, routed)           0.154     2.555    bmprom_instance/data_reg_2_6_ENARDEN_cooolgate_en_sig_4
    RAMB36_X0Y10         RAMB36E1                                     r  bmprom_instance/data_reg_2_6/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.873     2.032    bmprom_instance/SYSCLK
    RAMB36_X0Y10         RAMB36E1                                     r  bmprom_instance/data_reg_2_6/CLKARDCLK
                         clock pessimism             -0.481     1.551    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.096     1.647    bmprom_instance/data_reg_2_6
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           2.555    
  -------------------------------------------------------------------
                         slack                                  0.908    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         8.000       5.108      RAMB36_X0Y14     bmprom_instance/data_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         8.000       5.108      RAMB36_X2Y8      bmprom_instance/data_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         8.000       5.108      RAMB36_X1Y17     bmprom_instance/data_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         8.000       5.108      RAMB36_X0Y15     bmprom_instance/data_reg_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         8.000       5.108      RAMB36_X2Y9      bmprom_instance/data_reg_1_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         8.000       5.108      RAMB36_X2Y16     bmprom_instance/data_reg_2_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         8.000       5.108      RAMB36_X2Y12     bmprom_instance/data_reg_2_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         8.000       5.108      RAMB36_X0Y10     bmprom_instance/data_reg_2_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         8.000       5.108      RAMB36_X2Y17     bmprom_instance/data_reg_3_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         8.000       5.108      RAMB36_X2Y13     bmprom_instance/data_reg_3_3/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  syncgen/pckgen/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  syncgen/pckgen/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  syncgen/pckgen/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X20Y55     bmprom_instance/bmprom_instance/data_reg_0_5_cooolgate_en_gate_12_cooolDelFlop/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X20Y56     bmprom_instance/bmprom_instance/data_reg_2_4_cooolgate_en_gate_1_cooolDelFlop/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X27Y69     bmprom_instance/data_reg_mux_sel__7/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X27Y69     bmprom_instance/data_reg_mux_sel__7/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X20Y55     bmprom_instance/bmprom_instance/data_reg_0_5_cooolgate_en_gate_12_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X20Y56     bmprom_instance/bmprom_instance/data_reg_2_4_cooolgate_en_gate_1_cooolDelFlop/C
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  syncgen/pckgen/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  syncgen/pckgen/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X27Y69     bmprom_instance/data_reg_mux_sel__7/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X27Y69     bmprom_instance/data_reg_mux_sel__7/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X20Y55     bmprom_instance/bmprom_instance/data_reg_0_5_cooolgate_en_gate_12_cooolDelFlop/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X20Y56     bmprom_instance/bmprom_instance/data_reg_2_4_cooolgate_en_gate_1_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X20Y55     bmprom_instance/bmprom_instance/data_reg_0_5_cooolgate_en_gate_12_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X20Y56     bmprom_instance/bmprom_instance/data_reg_2_4_cooolgate_en_gate_1_cooolDelFlop/C



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBOUT
  To Clock:  CLKFBOUT

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       38.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBOUT
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { syncgen/pckgen/MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  syncgen/pckgen/MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  syncgen/pckgen/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X0Y0  syncgen/pckgen/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  syncgen/pckgen/MMCME2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  iPCK
  To Clock:  iPCK

Setup :            0  Failing Endpoints,  Worst Slack       32.481ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.481ns  (required time - arrival time)
  Source:                 syncgen/HCNT_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            addr_reg[15]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (iPCK rise@40.000ns - iPCK rise@0.000ns)
  Data Path Delay:        6.982ns  (logic 0.930ns (13.321%)  route 6.052ns (86.679%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.163ns = ( 48.163 - 40.000 ) 
    Source Clock Delay      (SCD):    8.942ns
    Clock Pessimism Removal (CPR):    0.642ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.680     5.348    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.436 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.196    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.297 r  syncgen/pckgen/iBUFG/O
                         net (fo=131, routed)         1.645     8.942    syncgen/PCK
    SLICE_X23Y70         FDRE                                         r  syncgen/HCNT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y70         FDRE (Prop_fdre_C_Q)         0.456     9.398 r  syncgen/HCNT_reg[5]/Q
                         net (fo=13, routed)          1.585    10.983    syncgen/HCNT[5]
    SLICE_X24Y56         LUT5 (Prop_lut5_I1_O)        0.146    11.129 r  syncgen/pixel[8]_i_5/O
                         net (fo=2, routed)           0.923    12.053    syncgen/pixel[8]_i_5_n_0
    SLICE_X24Y56         LUT4 (Prop_lut4_I2_O)        0.328    12.381 r  syncgen/pixel[8]_i_1/O
                         net (fo=91, routed)          3.543    15.924    addr
    SLICE_X7Y47          FDRE                                         r  addr_reg[15]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.490    44.882    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.965 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    46.564    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.655 r  syncgen/pckgen/iBUFG/O
                         net (fo=131, routed)         1.507    48.163    PCK
    SLICE_X7Y47          FDRE                                         r  addr_reg[15]_rep__0/C
                         clock pessimism              0.642    48.805    
                         clock uncertainty           -0.195    48.610    
    SLICE_X7Y47          FDRE (Setup_fdre_C_CE)      -0.205    48.405    addr_reg[15]_rep__0
  -------------------------------------------------------------------
                         required time                         48.405    
                         arrival time                         -15.924    
  -------------------------------------------------------------------
                         slack                                 32.481    

Slack (MET) :             32.585ns  (required time - arrival time)
  Source:                 syncgen/HCNT_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            addr_reg[15]_rep__2/CE
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (iPCK rise@40.000ns - iPCK rise@0.000ns)
  Data Path Delay:        6.905ns  (logic 0.930ns (13.469%)  route 5.975ns (86.531%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.140ns = ( 48.140 - 40.000 ) 
    Source Clock Delay      (SCD):    8.942ns
    Clock Pessimism Removal (CPR):    0.656ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.680     5.348    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.436 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.196    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.297 r  syncgen/pckgen/iBUFG/O
                         net (fo=131, routed)         1.645     8.942    syncgen/PCK
    SLICE_X23Y70         FDRE                                         r  syncgen/HCNT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y70         FDRE (Prop_fdre_C_Q)         0.456     9.398 r  syncgen/HCNT_reg[5]/Q
                         net (fo=13, routed)          1.585    10.983    syncgen/HCNT[5]
    SLICE_X24Y56         LUT5 (Prop_lut5_I1_O)        0.146    11.129 r  syncgen/pixel[8]_i_5/O
                         net (fo=2, routed)           0.923    12.053    syncgen/pixel[8]_i_5_n_0
    SLICE_X24Y56         LUT4 (Prop_lut4_I2_O)        0.328    12.381 r  syncgen/pixel[8]_i_1/O
                         net (fo=91, routed)          3.467    15.847    addr
    SLICE_X6Y70          FDRE                                         r  addr_reg[15]_rep__2/CE
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.490    44.882    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.965 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    46.564    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.655 r  syncgen/pckgen/iBUFG/O
                         net (fo=131, routed)         1.485    48.140    PCK
    SLICE_X6Y70          FDRE                                         r  addr_reg[15]_rep__2/C
                         clock pessimism              0.656    48.796    
                         clock uncertainty           -0.195    48.601    
    SLICE_X6Y70          FDRE (Setup_fdre_C_CE)      -0.169    48.432    addr_reg[15]_rep__2
  -------------------------------------------------------------------
                         required time                         48.432    
                         arrival time                         -15.847    
  -------------------------------------------------------------------
                         slack                                 32.585    

Slack (MET) :             32.650ns  (required time - arrival time)
  Source:                 syncgen/HCNT_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            addr_reg[0]_rep__2/CE
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (iPCK rise@40.000ns - iPCK rise@0.000ns)
  Data Path Delay:        6.805ns  (logic 0.930ns (13.667%)  route 5.875ns (86.333%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.141ns = ( 48.141 - 40.000 ) 
    Source Clock Delay      (SCD):    8.942ns
    Clock Pessimism Removal (CPR):    0.656ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.680     5.348    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.436 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.196    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.297 r  syncgen/pckgen/iBUFG/O
                         net (fo=131, routed)         1.645     8.942    syncgen/PCK
    SLICE_X23Y70         FDRE                                         r  syncgen/HCNT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y70         FDRE (Prop_fdre_C_Q)         0.456     9.398 r  syncgen/HCNT_reg[5]/Q
                         net (fo=13, routed)          1.585    10.983    syncgen/HCNT[5]
    SLICE_X24Y56         LUT5 (Prop_lut5_I1_O)        0.146    11.129 r  syncgen/pixel[8]_i_5/O
                         net (fo=2, routed)           0.923    12.053    syncgen/pixel[8]_i_5_n_0
    SLICE_X24Y56         LUT4 (Prop_lut4_I2_O)        0.328    12.381 r  syncgen/pixel[8]_i_1/O
                         net (fo=91, routed)          3.366    15.747    addr
    SLICE_X7Y68          FDRE                                         r  addr_reg[0]_rep__2/CE
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.490    44.882    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.965 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    46.564    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.655 r  syncgen/pckgen/iBUFG/O
                         net (fo=131, routed)         1.486    48.141    PCK
    SLICE_X7Y68          FDRE                                         r  addr_reg[0]_rep__2/C
                         clock pessimism              0.656    48.797    
                         clock uncertainty           -0.195    48.602    
    SLICE_X7Y68          FDRE (Setup_fdre_C_CE)      -0.205    48.397    addr_reg[0]_rep__2
  -------------------------------------------------------------------
                         required time                         48.397    
                         arrival time                         -15.747    
  -------------------------------------------------------------------
                         slack                                 32.650    

Slack (MET) :             32.650ns  (required time - arrival time)
  Source:                 syncgen/HCNT_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            addr_reg[11]_rep__2/CE
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (iPCK rise@40.000ns - iPCK rise@0.000ns)
  Data Path Delay:        6.805ns  (logic 0.930ns (13.667%)  route 5.875ns (86.333%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.141ns = ( 48.141 - 40.000 ) 
    Source Clock Delay      (SCD):    8.942ns
    Clock Pessimism Removal (CPR):    0.656ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.680     5.348    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.436 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.196    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.297 r  syncgen/pckgen/iBUFG/O
                         net (fo=131, routed)         1.645     8.942    syncgen/PCK
    SLICE_X23Y70         FDRE                                         r  syncgen/HCNT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y70         FDRE (Prop_fdre_C_Q)         0.456     9.398 r  syncgen/HCNT_reg[5]/Q
                         net (fo=13, routed)          1.585    10.983    syncgen/HCNT[5]
    SLICE_X24Y56         LUT5 (Prop_lut5_I1_O)        0.146    11.129 r  syncgen/pixel[8]_i_5/O
                         net (fo=2, routed)           0.923    12.053    syncgen/pixel[8]_i_5_n_0
    SLICE_X24Y56         LUT4 (Prop_lut4_I2_O)        0.328    12.381 r  syncgen/pixel[8]_i_1/O
                         net (fo=91, routed)          3.366    15.747    addr
    SLICE_X7Y68          FDRE                                         r  addr_reg[11]_rep__2/CE
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.490    44.882    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.965 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    46.564    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.655 r  syncgen/pckgen/iBUFG/O
                         net (fo=131, routed)         1.486    48.141    PCK
    SLICE_X7Y68          FDRE                                         r  addr_reg[11]_rep__2/C
                         clock pessimism              0.656    48.797    
                         clock uncertainty           -0.195    48.602    
    SLICE_X7Y68          FDRE (Setup_fdre_C_CE)      -0.205    48.397    addr_reg[11]_rep__2
  -------------------------------------------------------------------
                         required time                         48.397    
                         arrival time                         -15.747    
  -------------------------------------------------------------------
                         slack                                 32.650    

Slack (MET) :             32.650ns  (required time - arrival time)
  Source:                 syncgen/HCNT_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            addr_reg[12]_rep__2/CE
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (iPCK rise@40.000ns - iPCK rise@0.000ns)
  Data Path Delay:        6.805ns  (logic 0.930ns (13.667%)  route 5.875ns (86.333%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.141ns = ( 48.141 - 40.000 ) 
    Source Clock Delay      (SCD):    8.942ns
    Clock Pessimism Removal (CPR):    0.656ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.680     5.348    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.436 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.196    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.297 r  syncgen/pckgen/iBUFG/O
                         net (fo=131, routed)         1.645     8.942    syncgen/PCK
    SLICE_X23Y70         FDRE                                         r  syncgen/HCNT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y70         FDRE (Prop_fdre_C_Q)         0.456     9.398 r  syncgen/HCNT_reg[5]/Q
                         net (fo=13, routed)          1.585    10.983    syncgen/HCNT[5]
    SLICE_X24Y56         LUT5 (Prop_lut5_I1_O)        0.146    11.129 r  syncgen/pixel[8]_i_5/O
                         net (fo=2, routed)           0.923    12.053    syncgen/pixel[8]_i_5_n_0
    SLICE_X24Y56         LUT4 (Prop_lut4_I2_O)        0.328    12.381 r  syncgen/pixel[8]_i_1/O
                         net (fo=91, routed)          3.366    15.747    addr
    SLICE_X7Y68          FDRE                                         r  addr_reg[12]_rep__2/CE
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.490    44.882    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.965 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    46.564    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.655 r  syncgen/pckgen/iBUFG/O
                         net (fo=131, routed)         1.486    48.141    PCK
    SLICE_X7Y68          FDRE                                         r  addr_reg[12]_rep__2/C
                         clock pessimism              0.656    48.797    
                         clock uncertainty           -0.195    48.602    
    SLICE_X7Y68          FDRE (Setup_fdre_C_CE)      -0.205    48.397    addr_reg[12]_rep__2
  -------------------------------------------------------------------
                         required time                         48.397    
                         arrival time                         -15.747    
  -------------------------------------------------------------------
                         slack                                 32.650    

Slack (MET) :             32.650ns  (required time - arrival time)
  Source:                 syncgen/HCNT_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            addr_reg[13]_rep__2/CE
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (iPCK rise@40.000ns - iPCK rise@0.000ns)
  Data Path Delay:        6.805ns  (logic 0.930ns (13.667%)  route 5.875ns (86.333%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.141ns = ( 48.141 - 40.000 ) 
    Source Clock Delay      (SCD):    8.942ns
    Clock Pessimism Removal (CPR):    0.656ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.680     5.348    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.436 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.196    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.297 r  syncgen/pckgen/iBUFG/O
                         net (fo=131, routed)         1.645     8.942    syncgen/PCK
    SLICE_X23Y70         FDRE                                         r  syncgen/HCNT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y70         FDRE (Prop_fdre_C_Q)         0.456     9.398 r  syncgen/HCNT_reg[5]/Q
                         net (fo=13, routed)          1.585    10.983    syncgen/HCNT[5]
    SLICE_X24Y56         LUT5 (Prop_lut5_I1_O)        0.146    11.129 r  syncgen/pixel[8]_i_5/O
                         net (fo=2, routed)           0.923    12.053    syncgen/pixel[8]_i_5_n_0
    SLICE_X24Y56         LUT4 (Prop_lut4_I2_O)        0.328    12.381 r  syncgen/pixel[8]_i_1/O
                         net (fo=91, routed)          3.366    15.747    addr
    SLICE_X7Y68          FDRE                                         r  addr_reg[13]_rep__2/CE
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.490    44.882    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.965 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    46.564    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.655 r  syncgen/pckgen/iBUFG/O
                         net (fo=131, routed)         1.486    48.141    PCK
    SLICE_X7Y68          FDRE                                         r  addr_reg[13]_rep__2/C
                         clock pessimism              0.656    48.797    
                         clock uncertainty           -0.195    48.602    
    SLICE_X7Y68          FDRE (Setup_fdre_C_CE)      -0.205    48.397    addr_reg[13]_rep__2
  -------------------------------------------------------------------
                         required time                         48.397    
                         arrival time                         -15.747    
  -------------------------------------------------------------------
                         slack                                 32.650    

Slack (MET) :             32.665ns  (required time - arrival time)
  Source:                 syncgen/HCNT_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            addr_reg[10]_rep__2/CE
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (iPCK rise@40.000ns - iPCK rise@0.000ns)
  Data Path Delay:        6.792ns  (logic 0.930ns (13.692%)  route 5.862ns (86.308%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.143ns = ( 48.143 - 40.000 ) 
    Source Clock Delay      (SCD):    8.942ns
    Clock Pessimism Removal (CPR):    0.656ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.680     5.348    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.436 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.196    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.297 r  syncgen/pckgen/iBUFG/O
                         net (fo=131, routed)         1.645     8.942    syncgen/PCK
    SLICE_X23Y70         FDRE                                         r  syncgen/HCNT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y70         FDRE (Prop_fdre_C_Q)         0.456     9.398 r  syncgen/HCNT_reg[5]/Q
                         net (fo=13, routed)          1.585    10.983    syncgen/HCNT[5]
    SLICE_X24Y56         LUT5 (Prop_lut5_I1_O)        0.146    11.129 r  syncgen/pixel[8]_i_5/O
                         net (fo=2, routed)           0.923    12.053    syncgen/pixel[8]_i_5_n_0
    SLICE_X24Y56         LUT4 (Prop_lut4_I2_O)        0.328    12.381 r  syncgen/pixel[8]_i_1/O
                         net (fo=91, routed)          3.354    15.735    addr
    SLICE_X7Y67          FDRE                                         r  addr_reg[10]_rep__2/CE
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.490    44.882    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.965 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    46.564    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.655 r  syncgen/pckgen/iBUFG/O
                         net (fo=131, routed)         1.488    48.143    PCK
    SLICE_X7Y67          FDRE                                         r  addr_reg[10]_rep__2/C
                         clock pessimism              0.656    48.799    
                         clock uncertainty           -0.195    48.604    
    SLICE_X7Y67          FDRE (Setup_fdre_C_CE)      -0.205    48.399    addr_reg[10]_rep__2
  -------------------------------------------------------------------
                         required time                         48.399    
                         arrival time                         -15.735    
  -------------------------------------------------------------------
                         slack                                 32.665    

Slack (MET) :             32.665ns  (required time - arrival time)
  Source:                 syncgen/HCNT_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            addr_reg[3]_rep__2/CE
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (iPCK rise@40.000ns - iPCK rise@0.000ns)
  Data Path Delay:        6.792ns  (logic 0.930ns (13.692%)  route 5.862ns (86.308%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.143ns = ( 48.143 - 40.000 ) 
    Source Clock Delay      (SCD):    8.942ns
    Clock Pessimism Removal (CPR):    0.656ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.680     5.348    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.436 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.196    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.297 r  syncgen/pckgen/iBUFG/O
                         net (fo=131, routed)         1.645     8.942    syncgen/PCK
    SLICE_X23Y70         FDRE                                         r  syncgen/HCNT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y70         FDRE (Prop_fdre_C_Q)         0.456     9.398 r  syncgen/HCNT_reg[5]/Q
                         net (fo=13, routed)          1.585    10.983    syncgen/HCNT[5]
    SLICE_X24Y56         LUT5 (Prop_lut5_I1_O)        0.146    11.129 r  syncgen/pixel[8]_i_5/O
                         net (fo=2, routed)           0.923    12.053    syncgen/pixel[8]_i_5_n_0
    SLICE_X24Y56         LUT4 (Prop_lut4_I2_O)        0.328    12.381 r  syncgen/pixel[8]_i_1/O
                         net (fo=91, routed)          3.354    15.735    addr
    SLICE_X7Y67          FDRE                                         r  addr_reg[3]_rep__2/CE
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.490    44.882    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.965 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    46.564    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.655 r  syncgen/pckgen/iBUFG/O
                         net (fo=131, routed)         1.488    48.143    PCK
    SLICE_X7Y67          FDRE                                         r  addr_reg[3]_rep__2/C
                         clock pessimism              0.656    48.799    
                         clock uncertainty           -0.195    48.604    
    SLICE_X7Y67          FDRE (Setup_fdre_C_CE)      -0.205    48.399    addr_reg[3]_rep__2
  -------------------------------------------------------------------
                         required time                         48.399    
                         arrival time                         -15.735    
  -------------------------------------------------------------------
                         slack                                 32.665    

Slack (MET) :             32.665ns  (required time - arrival time)
  Source:                 syncgen/HCNT_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            addr_reg[4]_rep__2/CE
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (iPCK rise@40.000ns - iPCK rise@0.000ns)
  Data Path Delay:        6.792ns  (logic 0.930ns (13.692%)  route 5.862ns (86.308%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.143ns = ( 48.143 - 40.000 ) 
    Source Clock Delay      (SCD):    8.942ns
    Clock Pessimism Removal (CPR):    0.656ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.680     5.348    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.436 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.196    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.297 r  syncgen/pckgen/iBUFG/O
                         net (fo=131, routed)         1.645     8.942    syncgen/PCK
    SLICE_X23Y70         FDRE                                         r  syncgen/HCNT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y70         FDRE (Prop_fdre_C_Q)         0.456     9.398 r  syncgen/HCNT_reg[5]/Q
                         net (fo=13, routed)          1.585    10.983    syncgen/HCNT[5]
    SLICE_X24Y56         LUT5 (Prop_lut5_I1_O)        0.146    11.129 r  syncgen/pixel[8]_i_5/O
                         net (fo=2, routed)           0.923    12.053    syncgen/pixel[8]_i_5_n_0
    SLICE_X24Y56         LUT4 (Prop_lut4_I2_O)        0.328    12.381 r  syncgen/pixel[8]_i_1/O
                         net (fo=91, routed)          3.354    15.735    addr
    SLICE_X7Y67          FDRE                                         r  addr_reg[4]_rep__2/CE
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.490    44.882    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.965 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    46.564    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.655 r  syncgen/pckgen/iBUFG/O
                         net (fo=131, routed)         1.488    48.143    PCK
    SLICE_X7Y67          FDRE                                         r  addr_reg[4]_rep__2/C
                         clock pessimism              0.656    48.799    
                         clock uncertainty           -0.195    48.604    
    SLICE_X7Y67          FDRE (Setup_fdre_C_CE)      -0.205    48.399    addr_reg[4]_rep__2
  -------------------------------------------------------------------
                         required time                         48.399    
                         arrival time                         -15.735    
  -------------------------------------------------------------------
                         slack                                 32.665    

Slack (MET) :             32.725ns  (required time - arrival time)
  Source:                 syncgen/HCNT_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            addr_reg[8]_rep__2/CE
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (iPCK rise@40.000ns - iPCK rise@0.000ns)
  Data Path Delay:        6.765ns  (logic 0.930ns (13.747%)  route 5.835ns (86.253%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.140ns = ( 48.140 - 40.000 ) 
    Source Clock Delay      (SCD):    8.942ns
    Clock Pessimism Removal (CPR):    0.656ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.680     5.348    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.436 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.196    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.297 r  syncgen/pckgen/iBUFG/O
                         net (fo=131, routed)         1.645     8.942    syncgen/PCK
    SLICE_X23Y70         FDRE                                         r  syncgen/HCNT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y70         FDRE (Prop_fdre_C_Q)         0.456     9.398 r  syncgen/HCNT_reg[5]/Q
                         net (fo=13, routed)          1.585    10.983    syncgen/HCNT[5]
    SLICE_X24Y56         LUT5 (Prop_lut5_I1_O)        0.146    11.129 r  syncgen/pixel[8]_i_5/O
                         net (fo=2, routed)           0.923    12.053    syncgen/pixel[8]_i_5_n_0
    SLICE_X24Y56         LUT4 (Prop_lut4_I2_O)        0.328    12.381 r  syncgen/pixel[8]_i_1/O
                         net (fo=91, routed)          3.327    15.707    addr
    SLICE_X6Y69          FDRE                                         r  addr_reg[8]_rep__2/CE
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.490    44.882    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.965 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    46.564    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.655 r  syncgen/pckgen/iBUFG/O
                         net (fo=131, routed)         1.485    48.140    PCK
    SLICE_X6Y69          FDRE                                         r  addr_reg[8]_rep__2/C
                         clock pessimism              0.656    48.796    
                         clock uncertainty           -0.195    48.601    
    SLICE_X6Y69          FDRE (Setup_fdre_C_CE)      -0.169    48.432    addr_reg[8]_rep__2
  -------------------------------------------------------------------
                         required time                         48.432    
                         arrival time                         -15.707    
  -------------------------------------------------------------------
                         slack                                 32.725    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 pixelCnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            addr_reg[6]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.164ns (41.258%)  route 0.234ns (58.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.404ns
    Source Clock Delay      (SCD):    2.570ns
    Clock Pessimism Removal (CPR):    0.570ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.548     1.460    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.510 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.992    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.018 r  syncgen/pckgen/iBUFG/O
                         net (fo=131, routed)         0.553     2.570    PCK
    SLICE_X20Y66         FDRE                                         r  pixelCnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y66         FDRE (Prop_fdre_C_Q)         0.164     2.734 r  pixelCnt_reg[6]/Q
                         net (fo=5, routed)           0.234     2.968    pixelCnt_reg[6]
    SLICE_X24Y65         FDRE                                         r  addr_reg[6]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.814     1.973    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.026 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     2.554    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  syncgen/pckgen/iBUFG/O
                         net (fo=131, routed)         0.821     3.404    PCK
    SLICE_X24Y65         FDRE                                         r  addr_reg[6]_rep__1/C
                         clock pessimism             -0.570     2.834    
    SLICE_X24Y65         FDRE (Hold_fdre_C_D)         0.063     2.897    addr_reg[6]_rep__1
  -------------------------------------------------------------------
                         required time                         -2.897    
                         arrival time                           2.968    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 pixelCnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            addr_reg[3]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.164ns (39.705%)  route 0.249ns (60.296%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.404ns
    Source Clock Delay      (SCD):    2.571ns
    Clock Pessimism Removal (CPR):    0.570ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.548     1.460    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.510 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.992    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.018 r  syncgen/pckgen/iBUFG/O
                         net (fo=131, routed)         0.554     2.571    PCK
    SLICE_X20Y65         FDRE                                         r  pixelCnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y65         FDRE (Prop_fdre_C_Q)         0.164     2.735 r  pixelCnt_reg[3]/Q
                         net (fo=5, routed)           0.249     2.984    pixelCnt_reg[3]
    SLICE_X24Y65         FDRE                                         r  addr_reg[3]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.814     1.973    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.026 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     2.554    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  syncgen/pckgen/iBUFG/O
                         net (fo=131, routed)         0.821     3.404    PCK
    SLICE_X24Y65         FDRE                                         r  addr_reg[3]_rep__1/C
                         clock pessimism             -0.570     2.834    
    SLICE_X24Y65         FDRE (Hold_fdre_C_D)         0.059     2.893    addr_reg[3]_rep__1
  -------------------------------------------------------------------
                         required time                         -2.893    
                         arrival time                           2.984    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 pixelCnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            addr_reg[3]_rep/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.164ns (40.227%)  route 0.244ns (59.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.403ns
    Source Clock Delay      (SCD):    2.571ns
    Clock Pessimism Removal (CPR):    0.570ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.548     1.460    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.510 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.992    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.018 r  syncgen/pckgen/iBUFG/O
                         net (fo=131, routed)         0.554     2.571    PCK
    SLICE_X20Y65         FDRE                                         r  pixelCnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y65         FDRE (Prop_fdre_C_Q)         0.164     2.735 r  pixelCnt_reg[3]/Q
                         net (fo=5, routed)           0.244     2.979    pixelCnt_reg[3]
    SLICE_X24Y66         FDRE                                         r  addr_reg[3]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.814     1.973    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.026 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     2.554    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  syncgen/pckgen/iBUFG/O
                         net (fo=131, routed)         0.820     3.403    PCK
    SLICE_X24Y66         FDRE                                         r  addr_reg[3]_rep/C
                         clock pessimism             -0.570     2.833    
    SLICE_X24Y66         FDRE (Hold_fdre_C_D)         0.052     2.885    addr_reg[3]_rep
  -------------------------------------------------------------------
                         required time                         -2.885    
                         arrival time                           2.979    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 pixelCnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            addr_reg[4]_rep/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.164ns (37.313%)  route 0.276ns (62.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.406ns
    Source Clock Delay      (SCD):    2.570ns
    Clock Pessimism Removal (CPR):    0.570ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.548     1.460    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.510 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.992    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.018 r  syncgen/pckgen/iBUFG/O
                         net (fo=131, routed)         0.553     2.570    PCK
    SLICE_X20Y66         FDRE                                         r  pixelCnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y66         FDRE (Prop_fdre_C_Q)         0.164     2.734 r  pixelCnt_reg[4]/Q
                         net (fo=5, routed)           0.276     3.010    pixelCnt_reg[4]
    SLICE_X26Y66         FDRE                                         r  addr_reg[4]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.814     1.973    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.026 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     2.554    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  syncgen/pckgen/iBUFG/O
                         net (fo=131, routed)         0.823     3.406    PCK
    SLICE_X26Y66         FDRE                                         r  addr_reg[4]_rep/C
                         clock pessimism             -0.570     2.836    
    SLICE_X26Y66         FDRE (Hold_fdre_C_D)         0.066     2.902    addr_reg[4]_rep
  -------------------------------------------------------------------
                         required time                         -2.902    
                         arrival time                           3.010    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 pixelCnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            addr_reg[5]_rep/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.164ns (36.187%)  route 0.289ns (63.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.407ns
    Source Clock Delay      (SCD):    2.570ns
    Clock Pessimism Removal (CPR):    0.570ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.548     1.460    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.510 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.992    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.018 r  syncgen/pckgen/iBUFG/O
                         net (fo=131, routed)         0.553     2.570    PCK
    SLICE_X20Y66         FDRE                                         r  pixelCnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y66         FDRE (Prop_fdre_C_Q)         0.164     2.734 r  pixelCnt_reg[5]/Q
                         net (fo=5, routed)           0.289     3.024    pixelCnt_reg[5]
    SLICE_X27Y65         FDRE                                         r  addr_reg[5]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.814     1.973    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.026 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     2.554    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  syncgen/pckgen/iBUFG/O
                         net (fo=131, routed)         0.824     3.407    PCK
    SLICE_X27Y65         FDRE                                         r  addr_reg[5]_rep/C
                         clock pessimism             -0.570     2.837    
    SLICE_X27Y65         FDRE (Hold_fdre_C_D)         0.072     2.909    addr_reg[5]_rep
  -------------------------------------------------------------------
                         required time                         -2.909    
                         arrival time                           3.024    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 pixelCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            addr_reg[0]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.164ns (36.312%)  route 0.288ns (63.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.408ns
    Source Clock Delay      (SCD):    2.571ns
    Clock Pessimism Removal (CPR):    0.570ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.548     1.460    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.510 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.992    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.018 r  syncgen/pckgen/iBUFG/O
                         net (fo=131, routed)         0.554     2.571    PCK
    SLICE_X20Y65         FDRE                                         r  pixelCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y65         FDRE (Prop_fdre_C_Q)         0.164     2.735 r  pixelCnt_reg[0]/Q
                         net (fo=5, routed)           0.288     3.023    pixelCnt_reg[0]
    SLICE_X27Y64         FDRE                                         r  addr_reg[0]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.814     1.973    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.026 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     2.554    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  syncgen/pckgen/iBUFG/O
                         net (fo=131, routed)         0.825     3.408    PCK
    SLICE_X27Y64         FDRE                                         r  addr_reg[0]_rep__1/C
                         clock pessimism             -0.570     2.838    
    SLICE_X27Y64         FDRE (Hold_fdre_C_D)         0.070     2.908    addr_reg[0]_rep__1
  -------------------------------------------------------------------
                         required time                         -2.908    
                         arrival time                           3.023    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 pixelCnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            addr_reg[2]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.164ns (36.121%)  route 0.290ns (63.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.408ns
    Source Clock Delay      (SCD):    2.571ns
    Clock Pessimism Removal (CPR):    0.570ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.548     1.460    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.510 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.992    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.018 r  syncgen/pckgen/iBUFG/O
                         net (fo=131, routed)         0.554     2.571    PCK
    SLICE_X20Y65         FDRE                                         r  pixelCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y65         FDRE (Prop_fdre_C_Q)         0.164     2.735 r  pixelCnt_reg[2]/Q
                         net (fo=5, routed)           0.290     3.025    pixelCnt_reg[2]
    SLICE_X27Y64         FDRE                                         r  addr_reg[2]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.814     1.973    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.026 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     2.554    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  syncgen/pckgen/iBUFG/O
                         net (fo=131, routed)         0.825     3.408    PCK
    SLICE_X27Y64         FDRE                                         r  addr_reg[2]_rep__1/C
                         clock pessimism             -0.570     2.838    
    SLICE_X27Y64         FDRE (Hold_fdre_C_D)         0.070     2.908    addr_reg[2]_rep__1
  -------------------------------------------------------------------
                         required time                         -2.908    
                         arrival time                           3.025    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 pixelCnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            addr_reg[8]_rep/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.164ns (36.089%)  route 0.290ns (63.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.406ns
    Source Clock Delay      (SCD):    2.569ns
    Clock Pessimism Removal (CPR):    0.570ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.548     1.460    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.510 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.992    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.018 r  syncgen/pckgen/iBUFG/O
                         net (fo=131, routed)         0.552     2.569    PCK
    SLICE_X20Y67         FDRE                                         r  pixelCnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y67         FDRE (Prop_fdre_C_Q)         0.164     2.733 r  pixelCnt_reg[8]/Q
                         net (fo=5, routed)           0.290     3.024    pixelCnt_reg[8]
    SLICE_X26Y66         FDRE                                         r  addr_reg[8]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.814     1.973    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.026 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     2.554    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  syncgen/pckgen/iBUFG/O
                         net (fo=131, routed)         0.823     3.406    PCK
    SLICE_X26Y66         FDRE                                         r  addr_reg[8]_rep/C
                         clock pessimism             -0.570     2.836    
    SLICE_X26Y66         FDRE (Hold_fdre_C_D)         0.070     2.906    addr_reg[8]_rep
  -------------------------------------------------------------------
                         required time                         -2.906    
                         arrival time                           3.024    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 pixelCnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            addr_reg[11]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.164ns (36.935%)  route 0.280ns (63.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.406ns
    Source Clock Delay      (SCD):    2.569ns
    Clock Pessimism Removal (CPR):    0.570ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.548     1.460    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.510 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.992    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.018 r  syncgen/pckgen/iBUFG/O
                         net (fo=131, routed)         0.552     2.569    PCK
    SLICE_X20Y67         FDRE                                         r  pixelCnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y67         FDRE (Prop_fdre_C_Q)         0.164     2.733 r  pixelCnt_reg[11]/Q
                         net (fo=5, routed)           0.280     3.013    pixelCnt_reg[11]
    SLICE_X24Y62         FDRE                                         r  addr_reg[11]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.814     1.973    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.026 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     2.554    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  syncgen/pckgen/iBUFG/O
                         net (fo=131, routed)         0.823     3.406    PCK
    SLICE_X24Y62         FDRE                                         r  addr_reg[11]_rep__1/C
                         clock pessimism             -0.570     2.836    
    SLICE_X24Y62         FDRE (Hold_fdre_C_D)         0.059     2.895    addr_reg[11]_rep__1
  -------------------------------------------------------------------
                         required time                         -2.895    
                         arrival time                           3.013    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 pixelCnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            addr_reg[5]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.164ns (36.334%)  route 0.287ns (63.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.407ns
    Source Clock Delay      (SCD):    2.570ns
    Clock Pessimism Removal (CPR):    0.570ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.548     1.460    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.510 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.992    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.018 r  syncgen/pckgen/iBUFG/O
                         net (fo=131, routed)         0.553     2.570    PCK
    SLICE_X20Y66         FDRE                                         r  pixelCnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y66         FDRE (Prop_fdre_C_Q)         0.164     2.734 r  pixelCnt_reg[5]/Q
                         net (fo=5, routed)           0.287     3.022    pixelCnt_reg[5]
    SLICE_X26Y65         FDRE                                         r  addr_reg[5]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.814     1.973    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.026 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     2.554    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  syncgen/pckgen/iBUFG/O
                         net (fo=131, routed)         0.824     3.407    PCK
    SLICE_X26Y65         FDRE                                         r  addr_reg[5]_rep__1/C
                         clock pessimism             -0.570     2.837    
    SLICE_X26Y65         FDRE (Hold_fdre_C_D)         0.066     2.903    addr_reg[5]_rep__1
  -------------------------------------------------------------------
                         required time                         -2.903    
                         arrival time                           3.022    
  -------------------------------------------------------------------
                         slack                                  0.119    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iPCK
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    syncgen/pckgen/iBUFG/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X26Y71     B_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X26Y71     B_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X26Y64     B_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X26Y68     G_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X26Y62     G_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X26Y62     G_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X26Y59     R_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X26Y59     R_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X26Y62     G_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X26Y62     G_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X26Y59     R_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X26Y59     R_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X20Y65     pixelCnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X20Y67     pixelCnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X20Y67     pixelCnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X27Y59     VGA_R_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y64      addr_reg[0]_rep__0/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X20Y65     pixelCnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X26Y68     G_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X28Y64     VGA_B_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X20Y65     pixelCnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X20Y67     pixelCnt_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X20Y67     pixelCnt_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X20Y68     pixelCnt_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X28Y63     VGA_G_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X27Y68     addr_reg[0]_rep/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X27Y66     addr_reg[10]_rep/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X27Y65     addr_reg[10]_rep__1/C



---------------------------------------------------------------------------------------------------
From Clock:  iPCK
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.318ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.409ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.318ns  (required time - arrival time)
  Source:                 addr_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bmprom_instance/data_reg_2_1/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - iPCK rise@0.000ns)
  Data Path Delay:        2.955ns  (logic 0.580ns (19.626%)  route 2.375ns (80.374%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.762ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 12.920 - 8.000 ) 
    Source Clock Delay      (SCD):    8.958ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.680     5.348    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.436 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.196    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.297 r  syncgen/pckgen/iBUFG/O
                         net (fo=131, routed)         1.661     8.958    PCK
    SLICE_X17Y60         FDRE                                         r  addr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y60         FDRE (Prop_fdre_C_Q)         0.456     9.414 r  addr_reg[16]/Q
                         net (fo=39, routed)          2.015    11.429    bmprom_instance/Q[0]
    SLICE_X29Y92         LUT3 (Prop_lut3_I2_O)        0.124    11.553 r  bmprom_instance/data_reg_2_1_ENARDEN_cooolgate_en_gate_29/O
                         net (fo=1, routed)           0.361    11.914    bmprom_instance/data_reg_2_1_ENARDEN_cooolgate_en_sig_16
    RAMB36_X1Y18         RAMB36E1                                     r  bmprom_instance/data_reg_2_1/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.528    12.920    bmprom_instance/SYSCLK
    RAMB36_X1Y18         RAMB36E1                                     r  bmprom_instance/data_reg_2_1/CLKARDCLK
                         clock pessimism              0.277    13.196    
                         clock uncertainty           -0.522    12.674    
    RAMB36_X1Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    12.231    bmprom_instance/data_reg_2_1
  -------------------------------------------------------------------
                         required time                         12.231    
                         arrival time                         -11.914    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.419ns  (required time - arrival time)
  Source:                 addr_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bmprom_instance/data_reg_3_1/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - iPCK rise@0.000ns)
  Data Path Delay:        2.855ns  (logic 0.456ns (15.972%)  route 2.399ns (84.028%))
  Logic Levels:           0  
  Clock Path Skew:        -3.761ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 12.921 - 8.000 ) 
    Source Clock Delay      (SCD):    8.958ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.680     5.348    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.436 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.196    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.297 r  syncgen/pckgen/iBUFG/O
                         net (fo=131, routed)         1.661     8.958    PCK
    SLICE_X17Y60         FDRE                                         r  addr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y60         FDRE (Prop_fdre_C_Q)         0.456     9.414 r  addr_reg[16]/Q
                         net (fo=39, routed)          2.399    11.813    bmprom_instance/Q[0]
    RAMB36_X1Y19         RAMB36E1                                     r  bmprom_instance/data_reg_3_1/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.529    12.921    bmprom_instance/SYSCLK
    RAMB36_X1Y19         RAMB36E1                                     r  bmprom_instance/data_reg_3_1/CLKARDCLK
                         clock pessimism              0.277    13.197    
                         clock uncertainty           -0.522    12.675    
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    12.232    bmprom_instance/data_reg_3_1
  -------------------------------------------------------------------
                         required time                         12.232    
                         arrival time                         -11.813    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.439ns  (required time - arrival time)
  Source:                 addr_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bmprom_instance/data_reg_2_8/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - iPCK rise@0.000ns)
  Data Path Delay:        2.715ns  (logic 0.518ns (19.080%)  route 2.197ns (80.920%))
  Logic Levels:           0  
  Clock Path Skew:        -3.758ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 12.929 - 8.000 ) 
    Source Clock Delay      (SCD):    8.963ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.680     5.348    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.436 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.196    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.297 r  syncgen/pckgen/iBUFG/O
                         net (fo=131, routed)         1.666     8.963    PCK
    SLICE_X6Y62          FDRE                                         r  addr_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y62          FDRE (Prop_fdre_C_Q)         0.518     9.481 r  addr_reg[4]_rep__0/Q
                         net (fo=10, routed)          2.197    11.678    bmprom_instance/data_reg_3_8_0[4]
    RAMB36_X0Y4          RAMB36E1                                     r  bmprom_instance/data_reg_2_8/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.537    12.929    bmprom_instance/SYSCLK
    RAMB36_X0Y4          RAMB36E1                                     r  bmprom_instance/data_reg_2_8/CLKARDCLK
                         clock pessimism              0.277    13.205    
                         clock uncertainty           -0.522    12.683    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    12.117    bmprom_instance/data_reg_2_8
  -------------------------------------------------------------------
                         required time                         12.117    
                         arrival time                         -11.678    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.440ns  (required time - arrival time)
  Source:                 addr_reg[13]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bmprom_instance/data_reg_2_8/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - iPCK rise@0.000ns)
  Data Path Delay:        2.714ns  (logic 0.518ns (19.085%)  route 2.196ns (80.915%))
  Logic Levels:           0  
  Clock Path Skew:        -3.757ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 12.929 - 8.000 ) 
    Source Clock Delay      (SCD):    8.962ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.680     5.348    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.436 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.196    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.297 r  syncgen/pckgen/iBUFG/O
                         net (fo=131, routed)         1.665     8.962    PCK
    SLICE_X6Y64          FDRE                                         r  addr_reg[13]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y64          FDRE (Prop_fdre_C_Q)         0.518     9.480 r  addr_reg[13]_rep__0/Q
                         net (fo=10, routed)          2.196    11.676    bmprom_instance/data_reg_3_8_0[13]
    RAMB36_X0Y4          RAMB36E1                                     r  bmprom_instance/data_reg_2_8/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.537    12.929    bmprom_instance/SYSCLK
    RAMB36_X0Y4          RAMB36E1                                     r  bmprom_instance/data_reg_2_8/CLKARDCLK
                         clock pessimism              0.277    13.205    
                         clock uncertainty           -0.522    12.683    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    12.117    bmprom_instance/data_reg_2_8
  -------------------------------------------------------------------
                         required time                         12.117    
                         arrival time                         -11.676    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.493ns  (required time - arrival time)
  Source:                 addr_reg[14]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bmprom_instance/data_reg_2_8/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - iPCK rise@0.000ns)
  Data Path Delay:        2.663ns  (logic 0.456ns (17.121%)  route 2.207ns (82.879%))
  Logic Levels:           0  
  Clock Path Skew:        -3.755ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 12.929 - 8.000 ) 
    Source Clock Delay      (SCD):    8.960ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.680     5.348    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.436 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.196    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.297 r  syncgen/pckgen/iBUFG/O
                         net (fo=131, routed)         1.663     8.960    PCK
    SLICE_X7Y65          FDRE                                         r  addr_reg[14]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y65          FDRE (Prop_fdre_C_Q)         0.456     9.416 r  addr_reg[14]_rep__0/Q
                         net (fo=10, routed)          2.207    11.624    bmprom_instance/data_reg_3_8_0[14]
    RAMB36_X0Y4          RAMB36E1                                     r  bmprom_instance/data_reg_2_8/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.537    12.929    bmprom_instance/SYSCLK
    RAMB36_X0Y4          RAMB36E1                                     r  bmprom_instance/data_reg_2_8/CLKARDCLK
                         clock pessimism              0.277    13.205    
                         clock uncertainty           -0.522    12.683    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    12.117    bmprom_instance/data_reg_2_8
  -------------------------------------------------------------------
                         required time                         12.117    
                         arrival time                         -11.624    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.508ns  (required time - arrival time)
  Source:                 addr_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bmprom_instance/data_reg_2_8/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - iPCK rise@0.000ns)
  Data Path Delay:        2.646ns  (logic 0.518ns (19.573%)  route 2.128ns (80.427%))
  Logic Levels:           0  
  Clock Path Skew:        -3.757ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 12.929 - 8.000 ) 
    Source Clock Delay      (SCD):    8.962ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.680     5.348    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.436 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.196    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.297 r  syncgen/pckgen/iBUFG/O
                         net (fo=131, routed)         1.665     8.962    PCK
    SLICE_X6Y64          FDRE                                         r  addr_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y64          FDRE (Prop_fdre_C_Q)         0.518     9.480 r  addr_reg[2]_rep__0/Q
                         net (fo=10, routed)          2.128    11.609    bmprom_instance/data_reg_3_8_0[2]
    RAMB36_X0Y4          RAMB36E1                                     r  bmprom_instance/data_reg_2_8/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.537    12.929    bmprom_instance/SYSCLK
    RAMB36_X0Y4          RAMB36E1                                     r  bmprom_instance/data_reg_2_8/CLKARDCLK
                         clock pessimism              0.277    13.205    
                         clock uncertainty           -0.522    12.683    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566    12.117    bmprom_instance/data_reg_2_8
  -------------------------------------------------------------------
                         required time                         12.117    
                         arrival time                         -11.609    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.567ns  (required time - arrival time)
  Source:                 addr_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bmprom_instance/data_reg_2_7/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - iPCK rise@0.000ns)
  Data Path Delay:        2.723ns  (logic 0.580ns (21.302%)  route 2.143ns (78.698%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.745ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 12.937 - 8.000 ) 
    Source Clock Delay      (SCD):    8.958ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.680     5.348    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.436 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.196    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.297 r  syncgen/pckgen/iBUFG/O
                         net (fo=131, routed)         1.661     8.958    PCK
    SLICE_X17Y60         FDRE                                         r  addr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y60         FDRE (Prop_fdre_C_Q)         0.456     9.414 r  addr_reg[16]/Q
                         net (fo=39, routed)          1.646    11.060    bmprom_instance/Q[0]
    SLICE_X6Y34          LUT3 (Prop_lut3_I2_O)        0.124    11.184 r  bmprom_instance/data_reg_2_7_ENARDEN_cooolgate_en_gate_8/O
                         net (fo=1, routed)           0.497    11.681    bmprom_instance/data_reg_2_7_ENARDEN_cooolgate_en_sig_5
    RAMB36_X0Y6          RAMB36E1                                     r  bmprom_instance/data_reg_2_7/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.545    12.937    bmprom_instance/SYSCLK
    RAMB36_X0Y6          RAMB36E1                                     r  bmprom_instance/data_reg_2_7/CLKARDCLK
                         clock pessimism              0.277    13.213    
                         clock uncertainty           -0.522    12.691    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    12.248    bmprom_instance/data_reg_2_7
  -------------------------------------------------------------------
                         required time                         12.248    
                         arrival time                         -11.681    
  -------------------------------------------------------------------
                         slack                                  0.567    

Slack (MET) :             0.587ns  (required time - arrival time)
  Source:                 addr_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bmprom_instance/data_reg_0_0/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - iPCK rise@0.000ns)
  Data Path Delay:        2.679ns  (logic 0.580ns (21.648%)  route 2.099ns (78.352%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.769ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 12.913 - 8.000 ) 
    Source Clock Delay      (SCD):    8.958ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.680     5.348    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.436 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.196    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.297 r  syncgen/pckgen/iBUFG/O
                         net (fo=131, routed)         1.661     8.958    PCK
    SLICE_X17Y60         FDRE                                         r  addr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y60         FDRE (Prop_fdre_C_Q)         0.456     9.414 f  addr_reg[16]/Q
                         net (fo=39, routed)          1.249    10.663    bmprom_instance/Q[0]
    SLICE_X26Y73         LUT3 (Prop_lut3_I2_O)        0.124    10.787 f  bmprom_instance/data_reg_0_0_ENARDEN_cooolgate_en_gate_21/O
                         net (fo=1, routed)           0.851    11.637    bmprom_instance/data_reg_0_0_ENARDEN_cooolgate_en_sig_12
    RAMB36_X1Y16         RAMB36E1                                     r  bmprom_instance/data_reg_0_0/ENARDEN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.521    12.913    bmprom_instance/SYSCLK
    RAMB36_X1Y16         RAMB36E1                                     r  bmprom_instance/data_reg_0_0/CLKARDCLK
                         clock pessimism              0.277    13.189    
                         clock uncertainty           -0.522    12.667    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    12.224    bmprom_instance/data_reg_0_0
  -------------------------------------------------------------------
                         required time                         12.224    
                         arrival time                         -11.637    
  -------------------------------------------------------------------
                         slack                                  0.587    

Slack (MET) :             0.587ns  (required time - arrival time)
  Source:                 addr_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bmprom_instance/data_reg_3_8/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - iPCK rise@0.000ns)
  Data Path Delay:        2.571ns  (logic 0.518ns (20.150%)  route 2.053ns (79.850%))
  Logic Levels:           0  
  Clock Path Skew:        -3.754ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 12.932 - 8.000 ) 
    Source Clock Delay      (SCD):    8.962ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.680     5.348    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.436 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.196    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.297 r  syncgen/pckgen/iBUFG/O
                         net (fo=131, routed)         1.665     8.962    PCK
    SLICE_X6Y64          FDRE                                         r  addr_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y64          FDRE (Prop_fdre_C_Q)         0.518     9.480 r  addr_reg[2]_rep__0/Q
                         net (fo=10, routed)          2.053    11.533    bmprom_instance/data_reg_3_8_0[2]
    RAMB36_X0Y5          RAMB36E1                                     r  bmprom_instance/data_reg_3_8/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.540    12.932    bmprom_instance/SYSCLK
    RAMB36_X0Y5          RAMB36E1                                     r  bmprom_instance/data_reg_3_8/CLKARDCLK
                         clock pessimism              0.277    13.208    
                         clock uncertainty           -0.522    12.686    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566    12.120    bmprom_instance/data_reg_3_8
  -------------------------------------------------------------------
                         required time                         12.120    
                         arrival time                         -11.533    
  -------------------------------------------------------------------
                         slack                                  0.587    

Slack (MET) :             0.654ns  (required time - arrival time)
  Source:                 addr_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bmprom_instance/data_reg_3_8/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - iPCK rise@0.000ns)
  Data Path Delay:        2.506ns  (logic 0.456ns (18.198%)  route 2.050ns (81.802%))
  Logic Levels:           0  
  Clock Path Skew:        -3.752ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 12.932 - 8.000 ) 
    Source Clock Delay      (SCD):    8.960ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.680     5.348    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.436 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.196    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.297 r  syncgen/pckgen/iBUFG/O
                         net (fo=131, routed)         1.663     8.960    PCK
    SLICE_X7Y65          FDRE                                         r  addr_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y65          FDRE (Prop_fdre_C_Q)         0.456     9.416 r  addr_reg[1]_rep__0/Q
                         net (fo=10, routed)          2.050    11.466    bmprom_instance/data_reg_3_8_0[1]
    RAMB36_X0Y5          RAMB36E1                                     r  bmprom_instance/data_reg_3_8/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.540    12.932    bmprom_instance/SYSCLK
    RAMB36_X0Y5          RAMB36E1                                     r  bmprom_instance/data_reg_3_8/CLKARDCLK
                         clock pessimism              0.277    13.208    
                         clock uncertainty           -0.522    12.686    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566    12.120    bmprom_instance/data_reg_3_8
  -------------------------------------------------------------------
                         required time                         12.120    
                         arrival time                         -11.466    
  -------------------------------------------------------------------
                         slack                                  0.654    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 addr_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bmprom_instance/data_reg_3_2/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.776%)  route 0.174ns (55.224%))
  Logic Levels:           0  
  Clock Path Skew:        -0.800ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    2.573ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.548     1.460    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.510 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.992    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.018 r  syncgen/pckgen/iBUFG/O
                         net (fo=131, routed)         0.556     2.573    PCK
    SLICE_X26Y66         FDRE                                         r  addr_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y66         FDRE (Prop_fdre_C_Q)         0.141     2.714 r  addr_reg[4]_rep/Q
                         net (fo=12, routed)          0.174     2.888    bmprom_instance/ADDRARDADDR[4]
    RAMB36_X1Y13         RAMB36E1                                     r  bmprom_instance/data_reg_3_2/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.861     2.020    bmprom_instance/SYSCLK
    RAMB36_X1Y13         RAMB36E1                                     r  bmprom_instance/data_reg_3_2/CLKARDCLK
                         clock pessimism             -0.247     1.774    
                         clock uncertainty            0.522     2.296    
    RAMB36_X1Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     2.479    bmprom_instance/data_reg_3_2
  -------------------------------------------------------------------
                         required time                         -2.479    
                         arrival time                           2.888    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 addr_reg[13]_rep/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bmprom_instance/data_reg_3_2/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.652%)  route 0.182ns (56.348%))
  Logic Levels:           0  
  Clock Path Skew:        -0.800ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    2.573ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.548     1.460    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.510 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.992    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.018 r  syncgen/pckgen/iBUFG/O
                         net (fo=131, routed)         0.556     2.573    PCK
    SLICE_X27Y66         FDRE                                         r  addr_reg[13]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y66         FDRE (Prop_fdre_C_Q)         0.141     2.714 r  addr_reg[13]_rep/Q
                         net (fo=12, routed)          0.182     2.896    bmprom_instance/ADDRARDADDR[13]
    RAMB36_X1Y13         RAMB36E1                                     r  bmprom_instance/data_reg_3_2/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.861     2.020    bmprom_instance/SYSCLK
    RAMB36_X1Y13         RAMB36E1                                     r  bmprom_instance/data_reg_3_2/CLKARDCLK
                         clock pessimism             -0.247     1.774    
                         clock uncertainty            0.522     2.296    
    RAMB36_X1Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     2.479    bmprom_instance/data_reg_3_2
  -------------------------------------------------------------------
                         required time                         -2.479    
                         arrival time                           2.896    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 addr_reg[8]_rep/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bmprom_instance/data_reg_3_2/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.212%)  route 0.185ns (56.788%))
  Logic Levels:           0  
  Clock Path Skew:        -0.800ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    2.573ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.548     1.460    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.510 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.992    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.018 r  syncgen/pckgen/iBUFG/O
                         net (fo=131, routed)         0.556     2.573    PCK
    SLICE_X26Y66         FDRE                                         r  addr_reg[8]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y66         FDRE (Prop_fdre_C_Q)         0.141     2.714 r  addr_reg[8]_rep/Q
                         net (fo=12, routed)          0.185     2.900    bmprom_instance/ADDRARDADDR[8]
    RAMB36_X1Y13         RAMB36E1                                     r  bmprom_instance/data_reg_3_2/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.861     2.020    bmprom_instance/SYSCLK
    RAMB36_X1Y13         RAMB36E1                                     r  bmprom_instance/data_reg_3_2/CLKARDCLK
                         clock pessimism             -0.247     1.774    
                         clock uncertainty            0.522     2.296    
    RAMB36_X1Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     2.479    bmprom_instance/data_reg_3_2
  -------------------------------------------------------------------
                         required time                         -2.479    
                         arrival time                           2.900    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 addr_reg[9]_rep/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bmprom_instance/data_reg_3_2/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.088%)  route 0.229ns (61.912%))
  Logic Levels:           0  
  Clock Path Skew:        -0.800ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    2.573ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.548     1.460    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.510 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.992    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.018 r  syncgen/pckgen/iBUFG/O
                         net (fo=131, routed)         0.556     2.573    PCK
    SLICE_X26Y66         FDRE                                         r  addr_reg[9]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y66         FDRE (Prop_fdre_C_Q)         0.141     2.714 r  addr_reg[9]_rep/Q
                         net (fo=12, routed)          0.229     2.944    bmprom_instance/ADDRARDADDR[9]
    RAMB36_X1Y13         RAMB36E1                                     r  bmprom_instance/data_reg_3_2/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.861     2.020    bmprom_instance/SYSCLK
    RAMB36_X1Y13         RAMB36E1                                     r  bmprom_instance/data_reg_3_2/CLKARDCLK
                         clock pessimism             -0.247     1.774    
                         clock uncertainty            0.522     2.296    
    RAMB36_X1Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     2.479    bmprom_instance/data_reg_3_2
  -------------------------------------------------------------------
                         required time                         -2.479    
                         arrival time                           2.944    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 addr_reg[10]_rep/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bmprom_instance/data_reg_3_2/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.941%)  route 0.231ns (62.059%))
  Logic Levels:           0  
  Clock Path Skew:        -0.800ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    2.573ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.548     1.460    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.510 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.992    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.018 r  syncgen/pckgen/iBUFG/O
                         net (fo=131, routed)         0.556     2.573    PCK
    SLICE_X27Y66         FDRE                                         r  addr_reg[10]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y66         FDRE (Prop_fdre_C_Q)         0.141     2.714 r  addr_reg[10]_rep/Q
                         net (fo=12, routed)          0.231     2.945    bmprom_instance/ADDRARDADDR[10]
    RAMB36_X1Y13         RAMB36E1                                     r  bmprom_instance/data_reg_3_2/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.861     2.020    bmprom_instance/SYSCLK
    RAMB36_X1Y13         RAMB36E1                                     r  bmprom_instance/data_reg_3_2/CLKARDCLK
                         clock pessimism             -0.247     1.774    
                         clock uncertainty            0.522     2.296    
    RAMB36_X1Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     2.479    bmprom_instance/data_reg_3_2
  -------------------------------------------------------------------
                         required time                         -2.479    
                         arrival time                           2.945    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.470ns  (arrival time - required time)
  Source:                 addr_reg[13]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bmprom_instance/data_reg_0_3/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (37.987%)  route 0.230ns (62.013%))
  Logic Levels:           0  
  Clock Path Skew:        -0.804ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    2.574ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.548     1.460    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.510 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.992    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.018 r  syncgen/pckgen/iBUFG/O
                         net (fo=131, routed)         0.557     2.574    PCK
    SLICE_X7Y68          FDRE                                         r  addr_reg[13]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y68          FDRE (Prop_fdre_C_Q)         0.141     2.715 r  addr_reg[13]_rep__2/Q
                         net (fo=4, routed)           0.230     2.946    bmprom_instance/data_reg_1_4_0[13]
    RAMB36_X0Y14         RAMB36E1                                     r  bmprom_instance/data_reg_0_3/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.858     2.017    bmprom_instance/SYSCLK
    RAMB36_X0Y14         RAMB36E1                                     r  bmprom_instance/data_reg_0_3/CLKARDCLK
                         clock pessimism             -0.247     1.771    
                         clock uncertainty            0.522     2.293    
    RAMB36_X0Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     2.476    bmprom_instance/data_reg_0_3
  -------------------------------------------------------------------
                         required time                         -2.476    
                         arrival time                           2.946    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.470ns  (arrival time - required time)
  Source:                 addr_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bmprom_instance/data_reg_3_2/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.360%)  route 0.236ns (62.640%))
  Logic Levels:           0  
  Clock Path Skew:        -0.798ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    2.571ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.548     1.460    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.510 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.992    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.018 r  syncgen/pckgen/iBUFG/O
                         net (fo=131, routed)         0.554     2.571    PCK
    SLICE_X27Y68         FDRE                                         r  addr_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y68         FDRE (Prop_fdre_C_Q)         0.141     2.712 r  addr_reg[0]_rep/Q
                         net (fo=12, routed)          0.236     2.949    bmprom_instance/ADDRARDADDR[0]
    RAMB36_X1Y13         RAMB36E1                                     r  bmprom_instance/data_reg_3_2/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.861     2.020    bmprom_instance/SYSCLK
    RAMB36_X1Y13         RAMB36E1                                     r  bmprom_instance/data_reg_3_2/CLKARDCLK
                         clock pessimism             -0.247     1.774    
                         clock uncertainty            0.522     2.296    
    RAMB36_X1Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.183     2.479    bmprom_instance/data_reg_3_2
  -------------------------------------------------------------------
                         required time                         -2.479    
                         arrival time                           2.949    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 addr_reg[8]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bmprom_instance/data_reg_2_5/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.164ns (42.164%)  route 0.225ns (57.836%))
  Logic Levels:           0  
  Clock Path Skew:        -0.798ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    2.578ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.548     1.460    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.510 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.992    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.018 r  syncgen/pckgen/iBUFG/O
                         net (fo=131, routed)         0.561     2.578    PCK
    SLICE_X6Y62          FDRE                                         r  addr_reg[8]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y62          FDRE (Prop_fdre_C_Q)         0.164     2.742 r  addr_reg[8]_rep__0/Q
                         net (fo=10, routed)          0.225     2.967    bmprom_instance/data_reg_3_8_0[8]
    RAMB36_X0Y12         RAMB36E1                                     r  bmprom_instance/data_reg_2_5/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.868     2.027    bmprom_instance/SYSCLK
    RAMB36_X0Y12         RAMB36E1                                     r  bmprom_instance/data_reg_2_5/CLKARDCLK
                         clock pessimism             -0.247     1.781    
                         clock uncertainty            0.522     2.303    
    RAMB36_X0Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     2.486    bmprom_instance/data_reg_2_5
  -------------------------------------------------------------------
                         required time                         -2.486    
                         arrival time                           2.967    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.486ns  (arrival time - required time)
  Source:                 addr_reg[0]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bmprom_instance/data_reg_3_5/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.164ns (41.957%)  route 0.227ns (58.043%))
  Logic Levels:           0  
  Clock Path Skew:        -0.801ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    2.577ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.548     1.460    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.510 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.992    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.018 r  syncgen/pckgen/iBUFG/O
                         net (fo=131, routed)         0.560     2.577    PCK
    SLICE_X6Y64          FDRE                                         r  addr_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y64          FDRE (Prop_fdre_C_Q)         0.164     2.741 r  addr_reg[0]_rep__0/Q
                         net (fo=10, routed)          0.227     2.968    bmprom_instance/data_reg_3_8_0[0]
    RAMB36_X0Y13         RAMB36E1                                     r  bmprom_instance/data_reg_3_5/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.864     2.023    bmprom_instance/SYSCLK
    RAMB36_X0Y13         RAMB36E1                                     r  bmprom_instance/data_reg_3_5/CLKARDCLK
                         clock pessimism             -0.247     1.777    
                         clock uncertainty            0.522     2.299    
    RAMB36_X0Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.183     2.482    bmprom_instance/data_reg_3_5
  -------------------------------------------------------------------
                         required time                         -2.482    
                         arrival time                           2.968    
  -------------------------------------------------------------------
                         slack                                  0.486    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 addr_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bmprom_instance/data_reg_3_5/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.164ns (41.798%)  route 0.228ns (58.202%))
  Logic Levels:           0  
  Clock Path Skew:        -0.801ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    2.577ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.548     1.460    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.510 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.992    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.018 r  syncgen/pckgen/iBUFG/O
                         net (fo=131, routed)         0.560     2.577    PCK
    SLICE_X6Y64          FDRE                                         r  addr_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y64          FDRE (Prop_fdre_C_Q)         0.164     2.741 r  addr_reg[2]_rep__0/Q
                         net (fo=10, routed)          0.228     2.970    bmprom_instance/data_reg_3_8_0[2]
    RAMB36_X0Y13         RAMB36E1                                     r  bmprom_instance/data_reg_3_5/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.864     2.023    bmprom_instance/SYSCLK
    RAMB36_X0Y13         RAMB36E1                                     r  bmprom_instance/data_reg_3_5/CLKARDCLK
                         clock pessimism             -0.247     1.777    
                         clock uncertainty            0.522     2.299    
    RAMB36_X0Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183     2.482    bmprom_instance/data_reg_3_5
  -------------------------------------------------------------------
                         required time                         -2.482    
                         arrival time                           2.970    
  -------------------------------------------------------------------
                         slack                                  0.488    





---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  iPCK

Setup :            0  Failing Endpoints,  Worst Slack        2.330ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.161ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.330ns  (required time - arrival time)
  Source:                 bmprom_instance/data_reg_0_7/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pixel_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (iPCK rise@40.000ns - sys_clk_pin rise@32.000ns)
  Data Path Delay:        8.274ns  (logic 3.449ns (41.687%)  route 4.825ns (58.313%))
  Logic Levels:           2  (LUT3=1 RAMB36E1=1)
  Clock Path Skew:        3.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.144ns = ( 48.144 - 40.000 ) 
    Source Clock Delay      (SCD):    5.370ns = ( 37.370 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     32.000    32.000 r  
    L16                                               0.000    32.000 r  CLK (IN)
                         net (fo=0)                   0.000    32.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491    33.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076    35.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    35.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.701    37.370    bmprom_instance/SYSCLK
    RAMB36_X1Y10         RAMB36E1                                     r  bmprom_instance/data_reg_0_7/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872    40.242 r  bmprom_instance/data_reg_0_7/CASCADEOUTA
                         net (fo=1, routed)           0.065    40.307    bmprom_instance/data_reg_0_7_n_0
    RAMB36_X1Y11         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425    40.732 r  bmprom_instance/data_reg_1_7/DOADO[0]
                         net (fo=1, routed)           4.759    45.491    bmprom_instance/data_reg_1_7_n_35
    SLICE_X26Y55         LUT3 (Prop_lut3_I2_O)        0.152    45.643 r  bmprom_instance/pixel[7]_i_1/O
                         net (fo=1, routed)           0.000    45.643    data[7]
    SLICE_X26Y55         FDRE                                         r  pixel_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.490    44.882    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.965 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    46.564    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.655 r  syncgen/pckgen/iBUFG/O
                         net (fo=131, routed)         1.489    48.144    PCK
    SLICE_X26Y55         FDRE                                         r  pixel_reg[7]/C
                         clock pessimism              0.277    48.421    
                         clock uncertainty           -0.522    47.898    
    SLICE_X26Y55         FDRE (Setup_fdre_C_D)        0.075    47.973    pixel_reg[7]
  -------------------------------------------------------------------
                         required time                         47.973    
                         arrival time                         -45.643    
  -------------------------------------------------------------------
                         slack                                  2.330    

Slack (MET) :             2.511ns  (required time - arrival time)
  Source:                 bmprom_instance/data_reg_2_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pixel_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (iPCK rise@40.000ns - sys_clk_pin rise@32.000ns)
  Data Path Delay:        8.090ns  (logic 3.449ns (42.633%)  route 4.641ns (57.367%))
  Logic Levels:           2  (LUT3=1 RAMB36E1=1)
  Clock Path Skew:        3.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.138ns = ( 48.138 - 40.000 ) 
    Source Clock Delay      (SCD):    5.366ns = ( 37.366 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     32.000    32.000 r  
    L16                                               0.000    32.000 r  CLK (IN)
                         net (fo=0)                   0.000    32.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491    33.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076    35.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    35.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.697    37.366    bmprom_instance/SYSCLK
    RAMB36_X2Y12         RAMB36E1                                     r  bmprom_instance/data_reg_2_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872    40.238 r  bmprom_instance/data_reg_2_3/CASCADEOUTA
                         net (fo=1, routed)           0.065    40.303    bmprom_instance/data_reg_2_3_n_0
    RAMB36_X2Y13         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425    40.728 r  bmprom_instance/data_reg_3_3/DOADO[0]
                         net (fo=1, routed)           4.576    45.304    bmprom_instance/data_reg_3_3_n_35
    SLICE_X26Y65         LUT3 (Prop_lut3_I0_O)        0.152    45.456 r  bmprom_instance/pixel[3]_i_1/O
                         net (fo=1, routed)           0.000    45.456    data[3]
    SLICE_X26Y65         FDRE                                         r  pixel_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.490    44.882    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.965 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    46.564    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.655 r  syncgen/pckgen/iBUFG/O
                         net (fo=131, routed)         1.483    48.138    PCK
    SLICE_X26Y65         FDRE                                         r  pixel_reg[3]/C
                         clock pessimism              0.277    48.415    
                         clock uncertainty           -0.522    47.892    
    SLICE_X26Y65         FDRE (Setup_fdre_C_D)        0.075    47.967    pixel_reg[3]
  -------------------------------------------------------------------
                         required time                         47.967    
                         arrival time                         -45.456    
  -------------------------------------------------------------------
                         slack                                  2.511    

Slack (MET) :             2.730ns  (required time - arrival time)
  Source:                 bmprom_instance/data_reg_0_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pixel_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (iPCK rise@40.000ns - sys_clk_pin rise@32.000ns)
  Data Path Delay:        7.868ns  (logic 3.449ns (43.834%)  route 4.419ns (56.166%))
  Logic Levels:           2  (LUT3=1 RAMB36E1=1)
  Clock Path Skew:        3.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.140ns = ( 48.140 - 40.000 ) 
    Source Clock Delay      (SCD):    5.371ns = ( 37.371 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     32.000    32.000 r  
    L16                                               0.000    32.000 r  CLK (IN)
                         net (fo=0)                   0.000    32.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491    33.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076    35.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    35.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.702    37.371    bmprom_instance/SYSCLK
    RAMB36_X2Y10         RAMB36E1                                     r  bmprom_instance/data_reg_0_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872    40.243 r  bmprom_instance/data_reg_0_5/CASCADEOUTA
                         net (fo=1, routed)           0.065    40.308    bmprom_instance/data_reg_0_5_n_0
    RAMB36_X2Y11         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425    40.733 r  bmprom_instance/data_reg_1_5/DOADO[0]
                         net (fo=1, routed)           4.354    45.087    bmprom_instance/data_reg_1_5_n_35
    SLICE_X27Y62         LUT3 (Prop_lut3_I2_O)        0.152    45.239 r  bmprom_instance/pixel[5]_i_1/O
                         net (fo=1, routed)           0.000    45.239    data[5]
    SLICE_X27Y62         FDRE                                         r  pixel_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.490    44.882    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.965 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    46.564    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.655 r  syncgen/pckgen/iBUFG/O
                         net (fo=131, routed)         1.485    48.140    PCK
    SLICE_X27Y62         FDRE                                         r  pixel_reg[5]/C
                         clock pessimism              0.277    48.417    
                         clock uncertainty           -0.522    47.894    
    SLICE_X27Y62         FDRE (Setup_fdre_C_D)        0.075    47.969    pixel_reg[5]
  -------------------------------------------------------------------
                         required time                         47.969    
                         arrival time                         -45.239    
  -------------------------------------------------------------------
                         slack                                  2.730    

Slack (MET) :             2.738ns  (required time - arrival time)
  Source:                 bmprom_instance/data_reg_2_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pixel_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (iPCK rise@40.000ns - sys_clk_pin rise@32.000ns)
  Data Path Delay:        7.790ns  (logic 3.421ns (43.914%)  route 4.369ns (56.086%))
  Logic Levels:           2  (LUT3=1 RAMB36E1=1)
  Clock Path Skew:        3.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.140ns = ( 48.140 - 40.000 ) 
    Source Clock Delay      (SCD):    5.395ns = ( 37.395 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     32.000    32.000 r  
    L16                                               0.000    32.000 r  CLK (IN)
                         net (fo=0)                   0.000    32.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491    33.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076    35.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    35.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.726    37.395    bmprom_instance/SYSCLK
    RAMB36_X0Y8          RAMB36E1                                     r  bmprom_instance/data_reg_2_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872    40.267 r  bmprom_instance/data_reg_2_4/CASCADEOUTA
                         net (fo=1, routed)           0.065    40.332    bmprom_instance/data_reg_2_4_n_0
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425    40.757 r  bmprom_instance/data_reg_3_4/DOADO[0]
                         net (fo=1, routed)           4.304    45.061    bmprom_instance/data_reg_3_4_n_35
    SLICE_X27Y62         LUT3 (Prop_lut3_I0_O)        0.124    45.185 r  bmprom_instance/pixel[4]_i_1/O
                         net (fo=1, routed)           0.000    45.185    data[4]
    SLICE_X27Y62         FDRE                                         r  pixel_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.490    44.882    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.965 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    46.564    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.655 r  syncgen/pckgen/iBUFG/O
                         net (fo=131, routed)         1.485    48.140    PCK
    SLICE_X27Y62         FDRE                                         r  pixel_reg[4]/C
                         clock pessimism              0.277    48.417    
                         clock uncertainty           -0.522    47.894    
    SLICE_X27Y62         FDRE (Setup_fdre_C_D)        0.029    47.923    pixel_reg[4]
  -------------------------------------------------------------------
                         required time                         47.923    
                         arrival time                         -45.185    
  -------------------------------------------------------------------
                         slack                                  2.738    

Slack (MET) :             2.766ns  (required time - arrival time)
  Source:                 bmprom_instance/data_reg_2_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pixel_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (iPCK rise@40.000ns - sys_clk_pin rise@32.000ns)
  Data Path Delay:        7.824ns  (logic 3.449ns (44.083%)  route 4.375ns (55.917%))
  Logic Levels:           2  (LUT3=1 RAMB36E1=1)
  Clock Path Skew:        3.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.130ns = ( 48.130 - 40.000 ) 
    Source Clock Delay      (SCD):    5.370ns = ( 37.370 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     32.000    32.000 r  
    L16                                               0.000    32.000 r  CLK (IN)
                         net (fo=0)                   0.000    32.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491    33.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076    35.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    35.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.701    37.370    bmprom_instance/SYSCLK
    RAMB36_X1Y18         RAMB36E1                                     r  bmprom_instance/data_reg_2_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872    40.242 r  bmprom_instance/data_reg_2_1/CASCADEOUTA
                         net (fo=1, routed)           0.065    40.307    bmprom_instance/data_reg_2_1_n_0
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425    40.732 r  bmprom_instance/data_reg_3_1/DOADO[0]
                         net (fo=1, routed)           4.310    45.042    bmprom_instance/data_reg_3_1_n_35
    SLICE_X26Y72         LUT3 (Prop_lut3_I0_O)        0.152    45.194 r  bmprom_instance/pixel[1]_i_1/O
                         net (fo=1, routed)           0.000    45.194    data[1]
    SLICE_X26Y72         FDRE                                         r  pixel_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.490    44.882    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.965 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    46.564    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.655 r  syncgen/pckgen/iBUFG/O
                         net (fo=131, routed)         1.475    48.130    PCK
    SLICE_X26Y72         FDRE                                         r  pixel_reg[1]/C
                         clock pessimism              0.277    48.407    
                         clock uncertainty           -0.522    47.884    
    SLICE_X26Y72         FDRE (Setup_fdre_C_D)        0.075    47.959    pixel_reg[1]
  -------------------------------------------------------------------
                         required time                         47.959    
                         arrival time                         -45.194    
  -------------------------------------------------------------------
                         slack                                  2.766    

Slack (MET) :             2.820ns  (required time - arrival time)
  Source:                 bmprom_instance/data_reg_2_2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pixel_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (iPCK rise@40.000ns - sys_clk_pin rise@32.000ns)
  Data Path Delay:        7.736ns  (logic 3.421ns (44.220%)  route 4.315ns (55.780%))
  Logic Levels:           2  (LUT3=1 RAMB36E1=1)
  Clock Path Skew:        3.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.138ns = ( 48.138 - 40.000 ) 
    Source Clock Delay      (SCD):    5.365ns = ( 37.365 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     32.000    32.000 r  
    L16                                               0.000    32.000 r  CLK (IN)
                         net (fo=0)                   0.000    32.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491    33.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076    35.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    35.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.696    37.365    bmprom_instance/SYSCLK
    RAMB36_X1Y12         RAMB36E1                                     r  bmprom_instance/data_reg_2_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872    40.237 r  bmprom_instance/data_reg_2_2/CASCADEOUTA
                         net (fo=1, routed)           0.065    40.302    bmprom_instance/data_reg_2_2_n_0
    RAMB36_X1Y13         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425    40.727 r  bmprom_instance/data_reg_3_2/DOADO[0]
                         net (fo=1, routed)           4.250    44.977    bmprom_instance/data_reg_3_2_n_35
    SLICE_X26Y65         LUT3 (Prop_lut3_I0_O)        0.124    45.101 r  bmprom_instance/pixel[2]_i_1/O
                         net (fo=1, routed)           0.000    45.101    data[2]
    SLICE_X26Y65         FDRE                                         r  pixel_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.490    44.882    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.965 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    46.564    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.655 r  syncgen/pckgen/iBUFG/O
                         net (fo=131, routed)         1.483    48.138    PCK
    SLICE_X26Y65         FDRE                                         r  pixel_reg[2]/C
                         clock pessimism              0.277    48.415    
                         clock uncertainty           -0.522    47.892    
    SLICE_X26Y65         FDRE (Setup_fdre_C_D)        0.029    47.921    pixel_reg[2]
  -------------------------------------------------------------------
                         required time                         47.921    
                         arrival time                         -45.101    
  -------------------------------------------------------------------
                         slack                                  2.820    

Slack (MET) :             2.898ns  (required time - arrival time)
  Source:                 bmprom_instance/data_reg_2_6/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pixel_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (iPCK rise@40.000ns - sys_clk_pin rise@32.000ns)
  Data Path Delay:        7.652ns  (logic 3.421ns (44.708%)  route 4.231ns (55.292%))
  Logic Levels:           2  (LUT3=1 RAMB36E1=1)
  Clock Path Skew:        3.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.144ns = ( 48.144 - 40.000 ) 
    Source Clock Delay      (SCD):    5.378ns = ( 37.378 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     32.000    32.000 r  
    L16                                               0.000    32.000 r  CLK (IN)
                         net (fo=0)                   0.000    32.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491    33.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076    35.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    35.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.709    37.378    bmprom_instance/SYSCLK
    RAMB36_X0Y10         RAMB36E1                                     r  bmprom_instance/data_reg_2_6/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872    40.250 r  bmprom_instance/data_reg_2_6/CASCADEOUTA
                         net (fo=1, routed)           0.065    40.315    bmprom_instance/data_reg_2_6_n_0
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425    40.740 r  bmprom_instance/data_reg_3_6/DOADO[0]
                         net (fo=1, routed)           4.166    44.906    bmprom_instance/data_reg_3_6_n_35
    SLICE_X26Y55         LUT3 (Prop_lut3_I0_O)        0.124    45.030 r  bmprom_instance/pixel[6]_i_1/O
                         net (fo=1, routed)           0.000    45.030    data[6]
    SLICE_X26Y55         FDRE                                         r  pixel_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.490    44.882    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.965 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    46.564    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.655 r  syncgen/pckgen/iBUFG/O
                         net (fo=131, routed)         1.489    48.144    PCK
    SLICE_X26Y55         FDRE                                         r  pixel_reg[6]/C
                         clock pessimism              0.277    48.421    
                         clock uncertainty           -0.522    47.898    
    SLICE_X26Y55         FDRE (Setup_fdre_C_D)        0.029    47.927    pixel_reg[6]
  -------------------------------------------------------------------
                         required time                         47.927    
                         arrival time                         -45.030    
  -------------------------------------------------------------------
                         slack                                  2.898    

Slack (MET) :             2.947ns  (required time - arrival time)
  Source:                 bmprom_instance/data_reg_0_8/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pixel_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (iPCK rise@40.000ns - sys_clk_pin rise@32.000ns)
  Data Path Delay:        7.596ns  (logic 3.421ns (45.039%)  route 4.175ns (54.961%))
  Logic Levels:           2  (LUT3=1 RAMB36E1=1)
  Clock Path Skew:        3.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.144ns = ( 48.144 - 40.000 ) 
    Source Clock Delay      (SCD):    5.387ns = ( 37.387 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     32.000    32.000 r  
    L16                                               0.000    32.000 r  CLK (IN)
                         net (fo=0)                   0.000    32.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491    33.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076    35.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    35.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.718    37.387    bmprom_instance/SYSCLK
    RAMB36_X1Y8          RAMB36E1                                     r  bmprom_instance/data_reg_0_8/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872    40.259 r  bmprom_instance/data_reg_0_8/CASCADEOUTA
                         net (fo=1, routed)           0.065    40.324    bmprom_instance/data_reg_0_8_n_0
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425    40.749 r  bmprom_instance/data_reg_1_8/DOADO[0]
                         net (fo=1, routed)           4.109    44.858    bmprom_instance/data_reg_1_8_n_35
    SLICE_X26Y55         LUT3 (Prop_lut3_I2_O)        0.124    44.982 r  bmprom_instance/pixel[8]_i_2/O
                         net (fo=1, routed)           0.000    44.982    data[8]
    SLICE_X26Y55         FDRE                                         r  pixel_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.490    44.882    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.965 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    46.564    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.655 r  syncgen/pckgen/iBUFG/O
                         net (fo=131, routed)         1.489    48.144    PCK
    SLICE_X26Y55         FDRE                                         r  pixel_reg[8]/C
                         clock pessimism              0.277    48.421    
                         clock uncertainty           -0.522    47.898    
    SLICE_X26Y55         FDRE (Setup_fdre_C_D)        0.031    47.929    pixel_reg[8]
  -------------------------------------------------------------------
                         required time                         47.929    
                         arrival time                         -44.982    
  -------------------------------------------------------------------
                         slack                                  2.947    

Slack (MET) :             2.981ns  (required time - arrival time)
  Source:                 bmprom_instance/data_reg_2_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pixel_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (iPCK rise@40.000ns - sys_clk_pin rise@32.000ns)
  Data Path Delay:        7.569ns  (logic 3.421ns (45.197%)  route 4.148ns (54.803%))
  Logic Levels:           2  (LUT3=1 RAMB36E1=1)
  Clock Path Skew:        3.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.130ns = ( 48.130 - 40.000 ) 
    Source Clock Delay      (SCD):    5.363ns = ( 37.363 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     32.000    32.000 r  
    L16                                               0.000    32.000 r  CLK (IN)
                         net (fo=0)                   0.000    32.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491    33.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076    35.567    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    35.668 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.694    37.363    bmprom_instance/SYSCLK
    RAMB36_X2Y16         RAMB36E1                                     r  bmprom_instance/data_reg_2_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872    40.235 r  bmprom_instance/data_reg_2_0/CASCADEOUTA
                         net (fo=1, routed)           0.065    40.300    bmprom_instance/data_reg_2_0_n_0
    RAMB36_X2Y17         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425    40.725 r  bmprom_instance/data_reg_3_0/DOADO[0]
                         net (fo=1, routed)           4.083    44.808    bmprom_instance/data_reg_3_0_n_35
    SLICE_X26Y72         LUT3 (Prop_lut3_I0_O)        0.124    44.932 r  bmprom_instance/pixel[0]_i_1/O
                         net (fo=1, routed)           0.000    44.932    data[0]
    SLICE_X26Y72         FDRE                                         r  pixel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.490    44.882    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.965 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    46.564    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.655 r  syncgen/pckgen/iBUFG/O
                         net (fo=131, routed)         1.475    48.130    PCK
    SLICE_X26Y72         FDRE                                         r  pixel_reg[0]/C
                         clock pessimism              0.277    48.407    
                         clock uncertainty           -0.522    47.884    
    SLICE_X26Y72         FDRE (Setup_fdre_C_D)        0.029    47.913    pixel_reg[0]
  -------------------------------------------------------------------
                         required time                         47.913    
                         arrival time                         -44.932    
  -------------------------------------------------------------------
                         slack                                  2.981    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 bmprom_instance/data_reg_3_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pixel_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.444ns  (logic 0.629ns (25.739%)  route 1.815ns (74.261%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.654ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.407ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.594     1.506    bmprom_instance/SYSCLK
    RAMB36_X2Y13         RAMB36E1                                     r  bmprom_instance/data_reg_3_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.585     2.091 r  bmprom_instance/data_reg_3_3/DOADO[0]
                         net (fo=1, routed)           1.815     3.906    bmprom_instance/data_reg_3_3_n_35
    SLICE_X26Y65         LUT3 (Prop_lut3_I0_O)        0.044     3.950 r  bmprom_instance/pixel[3]_i_1/O
                         net (fo=1, routed)           0.000     3.950    data[3]
    SLICE_X26Y65         FDRE                                         r  pixel_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.814     1.973    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.026 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     2.554    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  syncgen/pckgen/iBUFG/O
                         net (fo=131, routed)         0.824     3.407    PCK
    SLICE_X26Y65         FDRE                                         r  pixel_reg[3]/C
                         clock pessimism             -0.247     3.160    
                         clock uncertainty            0.522     3.682    
    SLICE_X26Y65         FDRE (Hold_fdre_C_D)         0.107     3.789    pixel_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.789    
                         arrival time                           3.950    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 bmprom_instance/data_reg_1_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pixel_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.445ns  (logic 0.630ns (25.772%)  route 1.815ns (74.228%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.648ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.409ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.602     1.514    bmprom_instance/SYSCLK
    RAMB36_X0Y17         RAMB36E1                                     r  bmprom_instance/data_reg_1_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.585     2.099 r  bmprom_instance/data_reg_1_4/DOADO[0]
                         net (fo=1, routed)           1.815     3.914    bmprom_instance/data_reg_1_4_n_35
    SLICE_X27Y62         LUT3 (Prop_lut3_I2_O)        0.045     3.959 r  bmprom_instance/pixel[4]_i_1/O
                         net (fo=1, routed)           0.000     3.959    data[4]
    SLICE_X27Y62         FDRE                                         r  pixel_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.814     1.973    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.026 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     2.554    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  syncgen/pckgen/iBUFG/O
                         net (fo=131, routed)         0.826     3.409    PCK
    SLICE_X27Y62         FDRE                                         r  pixel_reg[4]/C
                         clock pessimism             -0.247     3.162    
                         clock uncertainty            0.522     3.684    
    SLICE_X27Y62         FDRE (Hold_fdre_C_D)         0.091     3.775    pixel_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.775    
                         arrival time                           3.959    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 bmprom_instance/data_reg_1_2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pixel_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.456ns  (logic 0.630ns (25.654%)  route 1.826ns (74.346%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.657ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.407ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.591     1.503    bmprom_instance/SYSCLK
    RAMB36_X1Y15         RAMB36E1                                     r  bmprom_instance/data_reg_1_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.585     2.088 r  bmprom_instance/data_reg_1_2/DOADO[0]
                         net (fo=1, routed)           1.826     3.914    bmprom_instance/data_reg_1_2_n_35
    SLICE_X26Y65         LUT3 (Prop_lut3_I2_O)        0.045     3.959 r  bmprom_instance/pixel[2]_i_1/O
                         net (fo=1, routed)           0.000     3.959    data[2]
    SLICE_X26Y65         FDRE                                         r  pixel_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.814     1.973    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.026 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     2.554    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  syncgen/pckgen/iBUFG/O
                         net (fo=131, routed)         0.824     3.407    PCK
    SLICE_X26Y65         FDRE                                         r  pixel_reg[2]/C
                         clock pessimism             -0.247     3.160    
                         clock uncertainty            0.522     3.682    
    SLICE_X26Y65         FDRE (Hold_fdre_C_D)         0.091     3.773    pixel_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.773    
                         arrival time                           3.959    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 bmprom_instance/data_reg_3_8/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pixel_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.455ns  (logic 0.630ns (25.663%)  route 1.825ns (74.337%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.654ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.413ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.600     1.512    bmprom_instance/SYSCLK
    RAMB36_X0Y5          RAMB36E1                                     r  bmprom_instance/data_reg_3_8/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.585     2.097 r  bmprom_instance/data_reg_3_8/DOADO[0]
                         net (fo=1, routed)           1.825     3.922    bmprom_instance/data_reg_3_8_n_35
    SLICE_X26Y55         LUT3 (Prop_lut3_I0_O)        0.045     3.967 r  bmprom_instance/pixel[8]_i_2/O
                         net (fo=1, routed)           0.000     3.967    data[8]
    SLICE_X26Y55         FDRE                                         r  pixel_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.814     1.973    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.026 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     2.554    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  syncgen/pckgen/iBUFG/O
                         net (fo=131, routed)         0.830     3.413    PCK
    SLICE_X26Y55         FDRE                                         r  pixel_reg[8]/C
                         clock pessimism             -0.247     3.166    
                         clock uncertainty            0.522     3.688    
    SLICE_X26Y55         FDRE (Hold_fdre_C_D)         0.092     3.780    pixel_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.780    
                         arrival time                           3.967    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 bmprom_instance/data_reg_1_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pixel_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.447ns  (logic 0.630ns (25.751%)  route 1.817ns (74.249%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.642ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.400ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.599     1.511    bmprom_instance/SYSCLK
    RAMB36_X1Y17         RAMB36E1                                     r  bmprom_instance/data_reg_1_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.585     2.096 r  bmprom_instance/data_reg_1_0/DOADO[0]
                         net (fo=1, routed)           1.817     3.913    bmprom_instance/data_reg_1_0_n_35
    SLICE_X26Y72         LUT3 (Prop_lut3_I2_O)        0.045     3.958 r  bmprom_instance/pixel[0]_i_1/O
                         net (fo=1, routed)           0.000     3.958    data[0]
    SLICE_X26Y72         FDRE                                         r  pixel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.814     1.973    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.026 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     2.554    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  syncgen/pckgen/iBUFG/O
                         net (fo=131, routed)         0.817     3.400    PCK
    SLICE_X26Y72         FDRE                                         r  pixel_reg[0]/C
                         clock pessimism             -0.247     3.153    
                         clock uncertainty            0.522     3.675    
    SLICE_X26Y72         FDRE (Hold_fdre_C_D)         0.091     3.766    pixel_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.766    
                         arrival time                           3.958    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 bmprom_instance/data_reg_3_6/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pixel_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.458ns  (logic 0.630ns (25.636%)  route 1.828ns (74.364%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.651ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.413ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.603     1.515    bmprom_instance/SYSCLK
    RAMB36_X0Y11         RAMB36E1                                     r  bmprom_instance/data_reg_3_6/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.585     2.100 r  bmprom_instance/data_reg_3_6/DOADO[0]
                         net (fo=1, routed)           1.828     3.928    bmprom_instance/data_reg_3_6_n_35
    SLICE_X26Y55         LUT3 (Prop_lut3_I0_O)        0.045     3.973 r  bmprom_instance/pixel[6]_i_1/O
                         net (fo=1, routed)           0.000     3.973    data[6]
    SLICE_X26Y55         FDRE                                         r  pixel_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.814     1.973    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.026 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     2.554    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  syncgen/pckgen/iBUFG/O
                         net (fo=131, routed)         0.830     3.413    PCK
    SLICE_X26Y55         FDRE                                         r  pixel_reg[6]/C
                         clock pessimism             -0.247     3.166    
                         clock uncertainty            0.522     3.688    
    SLICE_X26Y55         FDRE (Hold_fdre_C_D)         0.091     3.779    pixel_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.779    
                         arrival time                           3.973    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 bmprom_instance/data_reg_3_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pixel_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.479ns  (logic 0.631ns (25.453%)  route 1.848ns (74.547%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.653ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.409ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.597     1.509    bmprom_instance/SYSCLK
    RAMB36_X0Y13         RAMB36E1                                     r  bmprom_instance/data_reg_3_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.585     2.094 r  bmprom_instance/data_reg_3_5/DOADO[0]
                         net (fo=1, routed)           1.848     3.942    bmprom_instance/data_reg_3_5_n_35
    SLICE_X27Y62         LUT3 (Prop_lut3_I0_O)        0.046     3.988 r  bmprom_instance/pixel[5]_i_1/O
                         net (fo=1, routed)           0.000     3.988    data[5]
    SLICE_X27Y62         FDRE                                         r  pixel_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.814     1.973    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.026 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     2.554    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  syncgen/pckgen/iBUFG/O
                         net (fo=131, routed)         0.826     3.409    PCK
    SLICE_X27Y62         FDRE                                         r  pixel_reg[5]/C
                         clock pessimism             -0.247     3.162    
                         clock uncertainty            0.522     3.684    
    SLICE_X27Y62         FDRE (Hold_fdre_C_D)         0.107     3.791    pixel_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.791    
                         arrival time                           3.988    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 bmprom_instance/data_reg_mux_sel__7/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pixel_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.526ns  (logic 0.187ns (7.404%)  route 2.339ns (92.596%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.690ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.400ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.551     1.463    bmprom_instance/SYSCLK
    SLICE_X27Y69         FDRE                                         r  bmprom_instance/data_reg_mux_sel__7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y69         FDRE (Prop_fdre_C_Q)         0.141     1.604 r  bmprom_instance/data_reg_mux_sel__7/Q
                         net (fo=9, routed)           2.339     3.943    bmprom_instance/data_reg_mux_sel__7_n_0
    SLICE_X26Y72         LUT3 (Prop_lut3_I1_O)        0.046     3.989 r  bmprom_instance/pixel[1]_i_1/O
                         net (fo=1, routed)           0.000     3.989    data[1]
    SLICE_X26Y72         FDRE                                         r  pixel_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.814     1.973    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.026 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     2.554    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  syncgen/pckgen/iBUFG/O
                         net (fo=131, routed)         0.817     3.400    PCK
    SLICE_X26Y72         FDRE                                         r  pixel_reg[1]/C
                         clock pessimism             -0.247     3.153    
                         clock uncertainty            0.522     3.675    
    SLICE_X26Y72         FDRE (Hold_fdre_C_D)         0.107     3.782    pixel_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.782    
                         arrival time                           3.989    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 bmprom_instance/data_reg_1_7/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pixel_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.500ns  (logic 0.629ns (25.157%)  route 1.871ns (74.843%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.654ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.413ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.522ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.600     1.512    bmprom_instance/SYSCLK
    RAMB36_X1Y11         RAMB36E1                                     r  bmprom_instance/data_reg_1_7/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.585     2.097 r  bmprom_instance/data_reg_1_7/DOADO[0]
                         net (fo=1, routed)           1.871     3.969    bmprom_instance/data_reg_1_7_n_35
    SLICE_X26Y55         LUT3 (Prop_lut3_I2_O)        0.044     4.013 r  bmprom_instance/pixel[7]_i_1/O
                         net (fo=1, routed)           0.000     4.013    data[7]
    SLICE_X26Y55         FDRE                                         r  pixel_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.814     1.973    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.026 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     2.554    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.583 r  syncgen/pckgen/iBUFG/O
                         net (fo=131, routed)         0.830     3.413    PCK
    SLICE_X26Y55         FDRE                                         r  pixel_reg[7]/C
                         clock pessimism             -0.247     3.166    
                         clock uncertainty            0.522     3.688    
    SLICE_X26Y55         FDRE (Hold_fdre_C_D)         0.107     3.795    pixel_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.795    
                         arrival time                           4.013    
  -------------------------------------------------------------------
                         slack                                  0.217    





