#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Jun 10 14:13:35 2024
# Process ID: 10692
# Current directory: D:/Vivado/VHDL ver2020.2/TKVMS_Present
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3228 D:\Vivado\VHDL ver2020.2\TKVMS_Present\TKVMS_Present.xpr
# Log file: D:/Vivado/VHDL ver2020.2/TKVMS_Present/vivado.log
# Journal file: D:/Vivado/VHDL ver2020.2/TKVMS_Present\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.xpr}
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1161.742 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation -mode post-synthesis -type timing
Command: launch_simulation -mode post-synthesis -type timing
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35ticsg324-1L
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1385.316 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1463.887 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1626.977 ; gain = 465.234
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/synth/timing/xsim/PRESENT_DECRYPT_TB_time_synth.v"
write_verilog: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1677.527 ; gain = 35.391
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/synth/timing/xsim/PRESENT_DECRYPT_TB_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/synth/timing/xsim/PRESENT_DECRYPT_TB_time_synth.v
INFO: [SIM-utils-37] SDF generated:D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/synth/timing/xsim/PRESENT_DECRYPT_TB_time_synth.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'PRESENT_DECRYPT_TB' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/synth/timing/xsim'
"xvlog --incr --relax -prj PRESENT_DECRYPT_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/synth/timing/xsim/PRESENT_DECRYPT_TB_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sim_1/new/present_decrypt_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT_TB
WARNING: [VRFC 10-2096] empty statement in sequential block [D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sim_1/new/present_decrypt_tb.v:50]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/synth/timing/xsim'
"xelab -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot PRESENT_DECRYPT_TB_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.PRESENT_DECRYPT_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot PRESENT_DECRYPT_TB_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.PRESENT_DECRYPT_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "PRESENT_DECRYPT_TB_time_synth.sdf", for root module "PRESENT_DECRYPT_TB/dut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "PRESENT_DECRYPT_TB_time_synth.sdf", for root module "PRESENT_DECRYPT_TB/dut".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.LUT6(INIT=64'b111111111111111111...
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.FDSE_default
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1(INIT=2'b01)
Compiling module xil_defaultlib.PRESENT_DECRYPT
Compiling module xil_defaultlib.PRESENT_DECRYPT_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot PRESENT_DECRYPT_TB_time_synth
run_program: Time (s): cpu = 00:00:11 ; elapsed = 00:00:25 . Memory (MB): peak = 2049.984 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '25' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/synth/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PRESENT_DECRYPT_TB_time_synth -key {Post-Synthesis:sim_1:Timing:PRESENT_DECRYPT_TB} -tclbatch {PRESENT_DECRYPT_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source PRESENT_DECRYPT_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PRESENT_DECRYPT_TB_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:53 ; elapsed = 00:01:03 . Memory (MB): peak = 2091.082 ; gain = 929.340
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/PRESENT_DECRYPT_TB/dut}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode post-synthesis -type timing
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/synth/timing/xsim/PRESENT_DECRYPT_TB_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/synth/timing/xsim/PRESENT_DECRYPT_TB_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/synth/timing/xsim/PRESENT_DECRYPT_TB_time_synth.v
INFO: [SIM-utils-37] SDF generated:D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/synth/timing/xsim/PRESENT_DECRYPT_TB_time_synth.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'PRESENT_DECRYPT_TB' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/synth/timing/xsim'
"xvlog --incr --relax -prj PRESENT_DECRYPT_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/synth/timing/xsim/PRESENT_DECRYPT_TB_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sim_1/new/present_decrypt_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT_TB
WARNING: [VRFC 10-2096] empty statement in sequential block [D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sim_1/new/present_decrypt_tb.v:50]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode post-synthesis -type timing
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/synth/timing/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/synth/timing/xsim'
"xelab -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot PRESENT_DECRYPT_TB_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.PRESENT_DECRYPT_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot PRESENT_DECRYPT_TB_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.PRESENT_DECRYPT_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "PRESENT_DECRYPT_TB_time_synth.sdf", for root module "PRESENT_DECRYPT_TB/dut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "PRESENT_DECRYPT_TB_time_synth.sdf", for root module "PRESENT_DECRYPT_TB/dut".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.LUT6(INIT=64'b111111111111111111...
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.FDSE_default
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1(INIT=2'b01)
Compiling module xil_defaultlib.PRESENT_DECRYPT
Compiling module xil_defaultlib.PRESENT_DECRYPT_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot PRESENT_DECRYPT_TB_time_synth
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 2105.562 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 2105.562 ; gain = 0.000
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:22 . Memory (MB): peak = 2105.562 ; gain = 0.016
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PRESENT_DECRYPT_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PRESENT_DECRYPT_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sources_1/new/PRESENT_DECRYPT_PBOX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT_PBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sources_1/new/PRESENT_DECRYPT_SBOX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT_SBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sources_1/new/present_decrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT
WARNING: [VRFC 10-2096] empty statement in sequential block [D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sources_1/new/present_decrypt.v:101]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sim_1/new/present_decrypt_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT_TB
WARNING: [VRFC 10-2096] empty statement in sequential block [D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sim_1/new/present_decrypt_tb.v:50]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
"xelab -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PRESENT_DECRYPT_TB_behav xil_defaultlib.PRESENT_DECRYPT_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PRESENT_DECRYPT_TB_behav xil_defaultlib.PRESENT_DECRYPT_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PRESENT_DECRYPT_SBOX
Compiling module xil_defaultlib.PRESENT_DECRYPT_PBOX
Compiling module xil_defaultlib.PRESENT_DECRYPT_default
Compiling module xil_defaultlib.PRESENT_DECRYPT_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot PRESENT_DECRYPT_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PRESENT_DECRYPT_TB_behav -key {Behavioral:sim_1:Functional:PRESENT_DECRYPT_TB} -tclbatch {PRESENT_DECRYPT_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source PRESENT_DECRYPT_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PRESENT_DECRYPT_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 2266.500 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PRESENT_DECRYPT_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PRESENT_DECRYPT_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sources_1/new/PRESENT_DECRYPT_PBOX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT_PBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sources_1/new/PRESENT_DECRYPT_SBOX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT_SBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sources_1/new/present_decrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT
INFO: [VRFC 10-2458] undeclared symbol odat, assumed default net type wire [D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sources_1/new/present_decrypt.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sim_1/new/present_decrypt_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT_TB
WARNING: [VRFC 10-2096] empty statement in sequential block [D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sim_1/new/present_decrypt_tb.v:50]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
"xelab -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PRESENT_DECRYPT_TB_behav xil_defaultlib.PRESENT_DECRYPT_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PRESENT_DECRYPT_TB_behav xil_defaultlib.PRESENT_DECRYPT_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PRESENT_DECRYPT_SBOX
Compiling module xil_defaultlib.PRESENT_DECRYPT_PBOX
Compiling module xil_defaultlib.PRESENT_DECRYPT_default
Compiling module xil_defaultlib.PRESENT_DECRYPT_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot PRESENT_DECRYPT_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2266.500 ; gain = 0.000
set_property top PRESENT_ENCRYPT [current_fileset]
set_property top PRESENT_ENCRYPT_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.runs/synth_1

launch_runs synth_1 -jobs 8
[Mon Jun 10 14:22:04 2024] Launched synth_1...
Run output will be captured here: D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35ticsg324-1L
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2286.492 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2286.492 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

launch_simulation
Command: launch_simulation 
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim/simulate.log"
launch_simulation -mode post-synthesis -type timing
Command: launch_simulation -mode post-synthesis -type timing
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/synth/timing/xsim/PRESENT_ENCRYPT_TB_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/synth/timing/xsim/PRESENT_ENCRYPT_TB_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/synth/timing/xsim/PRESENT_ENCRYPT_TB_time_synth.v
INFO: [SIM-utils-37] SDF generated:D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/synth/timing/xsim/PRESENT_ENCRYPT_TB_time_synth.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'PRESENT_ENCRYPT_TB' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/synth/timing/xsim'
"xvlog --incr --relax -prj PRESENT_ENCRYPT_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/synth/timing/xsim/PRESENT_ENCRYPT_TB_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DUC DUNG/Downloads/PresentCryptoEngine-master/PresentCryptoEngine-master/present_encrypt_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/synth/timing/xsim'
"xelab -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot PRESENT_ENCRYPT_TB_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.PRESENT_ENCRYPT_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot PRESENT_ENCRYPT_TB_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.PRESENT_ENCRYPT_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "PRESENT_ENCRYPT_TB_time_synth.sdf", for root module "PRESENT_ENCRYPT_TB/dut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "PRESENT_ENCRYPT_TB_time_synth.sdf", for root module "PRESENT_ENCRYPT_TB/dut".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1(INIT=2'b01)
Compiling module simprims_ver.FDSE_default
Compiling module xil_defaultlib.PRESENT_ENCRYPT
Compiling module xil_defaultlib.PRESENT_ENCRYPT_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot PRESENT_ENCRYPT_TB_time_synth
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 2286.492 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/synth/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PRESENT_ENCRYPT_TB_time_synth -key {Post-Synthesis:sim_1:Timing:PRESENT_ENCRYPT_TB} -tclbatch {PRESENT_ENCRYPT_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source PRESENT_ENCRYPT_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PRESENT_ENCRYPT_TB_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:22 . Memory (MB): peak = 2286.957 ; gain = 0.465
run 10 us
$finish called at time : 6610 ns : File "C:/Users/DUC DUNG/Downloads/PresentCryptoEngine-master/PresentCryptoEngine-master/present_encrypt_tb.v" Line 237
set_property top PRESENT_DECRYPT [current_fileset]
set_property top PRESENT_DECRYPT_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
relaunch_sim
Command: launch_simulation -simset sim_1 -mode post-synthesis -type timing
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/synth/timing/xsim/PRESENT_DECRYPT_TB_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/synth/timing/xsim/PRESENT_DECRYPT_TB_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/synth/timing/xsim/PRESENT_DECRYPT_TB_time_synth.v
INFO: [SIM-utils-37] SDF generated:D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/synth/timing/xsim/PRESENT_DECRYPT_TB_time_synth.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'PRESENT_DECRYPT_TB' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/synth/timing/xsim'
"xvlog --incr --relax -prj PRESENT_DECRYPT_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/synth/timing/xsim/PRESENT_DECRYPT_TB_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode post-synthesis -type timing
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/synth/timing/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/synth/timing/xsim'
"xelab -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot PRESENT_DECRYPT_TB_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.PRESENT_DECRYPT_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot PRESENT_DECRYPT_TB_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.PRESENT_DECRYPT_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "PRESENT_DECRYPT_TB_time_synth.sdf", for root module "PRESENT_DECRYPT_TB/dut".
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext[0]_i_1 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext[10]_i_1 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext[11]_i_1 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext[12]_i_1 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext[13]_i_1 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext[14]_i_1 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext[15]_i_1 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext[16]_i_1 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext[17]_i_1 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext[18]_i_1 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext[19]_i_1 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext[1]_i_1 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext[20]_i_1 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext[21]_i_1 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext[22]_i_1 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext[23]_i_1 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext[24]_i_1 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext[25]_i_1 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext[26]_i_1 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext[27]_i_1 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext[28]_i_1 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext[29]_i_1 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext[2]_i_1 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext[30]_i_1 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext[31]_i_1 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext[32]_i_1 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext[33]_i_1 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext[34]_i_1 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext[35]_i_1 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext[36]_i_1 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext[37]_i_1 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext[38]_i_1 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext[39]_i_1 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext[3]_i_1 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext[40]_i_1 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext[41]_i_1 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext[42]_i_1 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext[43]_i_1 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext[44]_i_1 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext[45]_i_1 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext[46]_i_1 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext[47]_i_1 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext[48]_i_1 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext[49]_i_1 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext[4]_i_1 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext[50]_i_1 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext[51]_i_1 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext[52]_i_1 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext[53]_i_1 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext[54]_i_1 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext[55]_i_1 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext[56]_i_1 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext[57]_i_1 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext[58]_i_1 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext[59]_i_1 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext[5]_i_1 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext[60]_i_1 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext[61]_i_1 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext[62]_i_1 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext[63]_i_1 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext[6]_i_1 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext[7]_i_1 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext[8]_i_1 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext[9]_i_1 in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext_OBUF[0]_inst in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext_OBUF[10]_inst in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext_OBUF[11]_inst in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext_OBUF[12]_inst in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext_OBUF[13]_inst in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext_OBUF[14]_inst in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext_OBUF[15]_inst in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext_OBUF[16]_inst in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext_OBUF[17]_inst in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext_OBUF[18]_inst in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext_OBUF[19]_inst in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext_OBUF[1]_inst in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext_OBUF[20]_inst in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext_OBUF[21]_inst in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext_OBUF[22]_inst in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext_OBUF[23]_inst in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext_OBUF[24]_inst in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext_OBUF[25]_inst in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext_OBUF[26]_inst in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext_OBUF[27]_inst in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext_OBUF[28]_inst in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext_OBUF[29]_inst in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext_OBUF[2]_inst in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext_OBUF[30]_inst in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext_OBUF[31]_inst in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext_OBUF[32]_inst in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext_OBUF[33]_inst in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext_OBUF[34]_inst in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext_OBUF[35]_inst in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext_OBUF[36]_inst in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext_OBUF[37]_inst in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext_OBUF[38]_inst in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext_OBUF[39]_inst in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext_OBUF[3]_inst in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext_OBUF[40]_inst in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext_OBUF[41]_inst in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext_OBUF[42]_inst in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext_OBUF[43]_inst in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext_OBUF[44]_inst in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext_OBUF[45]_inst in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext_OBUF[46]_inst in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext_OBUF[47]_inst in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext_OBUF[48]_inst in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext_OBUF[49]_inst in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext_OBUF[4]_inst in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext_OBUF[50]_inst in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext_OBUF[51]_inst in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext_OBUF[52]_inst in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext_OBUF[53]_inst in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext_OBUF[54]_inst in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext_OBUF[55]_inst in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext_OBUF[56]_inst in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext_OBUF[57]_inst in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext_OBUF[58]_inst in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext_OBUF[59]_inst in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext_OBUF[5]_inst in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext_OBUF[60]_inst in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext_OBUF[61]_inst in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext_OBUF[62]_inst in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext_OBUF[63]_inst in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext_OBUF[6]_inst in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext_OBUF[7]_inst in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext_OBUF[8]_inst in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext_OBUF[9]_inst in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext_reg[0] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext_reg[10] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext_reg[11] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext_reg[12] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext_reg[13] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext_reg[14] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext_reg[15] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext_reg[16] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext_reg[17] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext_reg[18] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext_reg[19] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext_reg[1] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext_reg[20] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext_reg[21] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext_reg[22] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext_reg[23] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext_reg[24] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext_reg[25] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext_reg[26] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext_reg[27] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext_reg[28] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext_reg[29] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext_reg[2] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext_reg[30] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext_reg[31] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext_reg[32] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext_reg[33] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext_reg[34] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext_reg[35] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext_reg[36] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext_reg[37] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext_reg[38] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext_reg[39] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext_reg[3] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext_reg[40] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext_reg[41] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext_reg[42] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext_reg[43] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext_reg[44] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext_reg[45] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext_reg[46] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext_reg[47] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext_reg[48] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext_reg[49] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext_reg[4] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext_reg[50] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext_reg[51] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext_reg[52] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext_reg[53] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext_reg[54] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext_reg[55] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext_reg[56] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext_reg[57] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext_reg[58] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext_reg[59] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext_reg[5] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext_reg[60] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext_reg[61] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext_reg[62] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext_reg[63] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext_reg[6] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext_reg[7] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext_reg[8] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/ciphertext_reg[9] in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-4122] Unable to map SDF module path between port I5 and O in HDL module paths for instance dreg[0]_i_1 of module LUT4
WARNING: [XSIM 43-4122] Unable to map SDF module path between port I4 and O in HDL module paths for instance dreg[0]_i_1 of module LUT4
WARNING: [XSIM 43-4122] Unable to map SDF module path between port I5 and O in HDL module paths for instance dreg[10]_i_1 of module LUT4
WARNING: [XSIM 43-4122] Unable to map SDF module path between port I4 and O in HDL module paths for instance dreg[10]_i_1 of module LUT4
WARNING: [XSIM 43-4122] Unable to map SDF module path between port I5 and O in HDL module paths for instance dreg[11]_i_1 of module LUT4
WARNING: [XSIM 43-4122] Unable to map SDF module path between port I4 and O in HDL module paths for instance dreg[11]_i_1 of module LUT4
WARNING: [XSIM 43-4122] Unable to map SDF module path between port I5 and O in HDL module paths for instance dreg[12]_i_1 of module LUT4
WARNING: [XSIM 43-4122] Unable to map SDF module path between port I4 and O in HDL module paths for instance dreg[12]_i_1 of module LUT4
WARNING: [XSIM 43-4122] Unable to map SDF module path between port I5 and O in HDL module paths for instance dreg[13]_i_1 of module LUT4
WARNING: [XSIM 43-4122] Unable to map SDF module path between port I4 and O in HDL module paths for instance dreg[13]_i_1 of module LUT4
WARNING: [XSIM 43-4122] Unable to map SDF module path between port I5 and O in HDL module paths for instance dreg[14]_i_1 of module LUT4
WARNING: [XSIM 43-4122] Unable to map SDF module path between port I4 and O in HDL module paths for instance dreg[14]_i_1 of module LUT4
WARNING: [XSIM 43-4122] Unable to map SDF module path between port I5 and O in HDL module paths for instance dreg[15]_i_1 of module LUT4
WARNING: [XSIM 43-4122] Unable to map SDF module path between port I4 and O in HDL module paths for instance dreg[15]_i_1 of module LUT4
WARNING: [XSIM 43-4122] Unable to map SDF module path between port I5 and O in HDL module paths for instance dreg[16]_i_1 of module LUT4
WARNING: [XSIM 43-4122] Unable to map SDF module path between port I4 and O in HDL module paths for instance dreg[16]_i_1 of module LUT4
WARNING: [XSIM 43-4122] Unable to map SDF module path between port I5 and O in HDL module paths for instance dreg[17]_i_1 of module LUT4
WARNING: [XSIM 43-4122] Unable to map SDF module path between port I4 and O in HDL module paths for instance dreg[17]_i_1 of module LUT4
WARNING: [XSIM 43-4122] Unable to map SDF module path between port I5 and O in HDL module paths for instance dreg[18]_i_1 of module LUT5
WARNING: [XSIM 43-4122] Unable to map SDF module path between port I5 and O in HDL module paths for instance dreg[19]_i_1 of module LUT5
WARNING: [XSIM 43-4122] Unable to map SDF module path between port I5 and O in HDL module paths for instance dreg[1]_i_1 of module LUT4
WARNING: [XSIM 43-4122] Unable to map SDF module path between port I4 and O in HDL module paths for instance dreg[1]_i_1 of module LUT4
WARNING: [XSIM 43-4122] Unable to map SDF module path between port I5 and O in HDL module paths for instance dreg[20]_i_1 of module LUT5
WARNING: [XSIM 43-4122] Unable to map SDF module path between port I5 and O in HDL module paths for instance dreg[21]_i_1 of module LUT5
WARNING: [XSIM 43-4122] Unable to map SDF module path between port I5 and O in HDL module paths for instance dreg[22]_i_1 of module LUT5
WARNING: [XSIM 43-4122] Unable to map SDF module path between port I5 and O in HDL module paths for instance dreg[23]_i_1 of module LUT4
WARNING: [XSIM 43-4122] Unable to map SDF module path between port I4 and O in HDL module paths for instance dreg[23]_i_1 of module LUT4
WARNING: [XSIM 43-4122] Unable to map SDF module path between port I5 and O in HDL module paths for instance dreg[24]_i_1 of module LUT4
WARNING: [XSIM 43-4122] Unable to map SDF module path between port I4 and O in HDL module paths for instance dreg[24]_i_1 of module LUT4
WARNING: [XSIM 43-4122] Unable to map SDF module path between port I5 and O in HDL module paths for instance dreg[25]_i_1 of module LUT4
WARNING: [XSIM 43-4122] Unable to map SDF module path between port I4 and O in HDL module paths for instance dreg[25]_i_1 of module LUT4
WARNING: [XSIM 43-4122] Unable to map SDF module path between port I5 and O in HDL module paths for instance dreg[26]_i_1 of module LUT4
WARNING: [XSIM 43-4122] Unable to map SDF module path between port I4 and O in HDL module paths for instance dreg[26]_i_1 of module LUT4
WARNING: [XSIM 43-4122] Unable to map SDF module path between port I5 and O in HDL module paths for instance dreg[27]_i_1 of module LUT4
WARNING: [XSIM 43-4122] Unable to map SDF module path between port I4 and O in HDL module paths for instance dreg[27]_i_1 of module LUT4
WARNING: [XSIM 43-4122] Unable to map SDF module path between port I5 and O in HDL module paths for instance dreg[28]_i_1 of module LUT4
WARNING: [XSIM 43-4122] Unable to map SDF module path between port I4 and O in HDL module paths for instance dreg[28]_i_1 of module LUT4
WARNING: [XSIM 43-4122] Unable to map SDF module path between port I5 and O in HDL module paths for instance dreg[29]_i_1 of module LUT4
WARNING: [XSIM 43-4122] Unable to map SDF module path between port I4 and O in HDL module paths for instance dreg[29]_i_1 of module LUT4
WARNING: [XSIM 43-4122] Unable to map SDF module path between port I5 and O in HDL module paths for instance dreg[2]_i_1 of module LUT4
WARNING: [XSIM 43-4122] Unable to map SDF module path between port I4 and O in HDL module paths for instance dreg[2]_i_1 of module LUT4
WARNING: [XSIM 43-4122] Unable to map SDF module path between port I5 and O in HDL module paths for instance dreg[30]_i_1 of module LUT4
WARNING: [XSIM 43-4122] Unable to map SDF module path between port I4 and O in HDL module paths for instance dreg[30]_i_1 of module LUT4
WARNING: [XSIM 43-4122] Unable to map SDF module path between port I5 and O in HDL module paths for instance dreg[31]_i_1 of module LUT4
WARNING: [XSIM 43-4122] Unable to map SDF module path between port I4 and O in HDL module paths for instance dreg[31]_i_1 of module LUT4
WARNING: [XSIM 43-4122] Unable to map SDF module path between port I5 and O in HDL module paths for instance dreg[32]_i_1 of module LUT4
WARNING: [XSIM 43-4122] Unable to map SDF module path between port I4 and O in HDL module paths for instance dreg[32]_i_1 of module LUT4
WARNING: [XSIM 43-4122] Unable to map SDF module path between port I5 and O in HDL module paths for instance dreg[33]_i_1 of module LUT4
WARNING: [XSIM 43-4122] Unable to map SDF module path between port I4 and O in HDL module paths for instance dreg[33]_i_1 of module LUT4
WARNING: [XSIM 43-4122] Unable to map SDF module path between port I5 and O in HDL module paths for instance dreg[34]_i_1 of module LUT4
WARNING: [XSIM 43-4122] Unable to map SDF module path between port I4 and O in HDL module paths for instance dreg[34]_i_1 of module LUT4
WARNING: [XSIM 43-4122] Unable to map SDF module path between port I5 and O in HDL module paths for instance dreg[35]_i_1 of module LUT4
WARNING: [XSIM 43-4122] Unable to map SDF module path between port I4 and O in HDL module paths for instance dreg[35]_i_1 of module LUT4
WARNING: [XSIM 43-4122] Unable to map SDF module path between port I5 and O in HDL module paths for instance dreg[36]_i_1 of module LUT4
WARNING: [XSIM 43-4122] Unable to map SDF module path between port I4 and O in HDL module paths for instance dreg[36]_i_1 of module LUT4
WARNING: [XSIM 43-4122] Unable to map SDF module path between port I5 and O in HDL module paths for instance dreg[37]_i_1 of module LUT4
WARNING: [XSIM 43-4122] Unable to map SDF module path between port I4 and O in HDL module paths for instance dreg[37]_i_1 of module LUT4
WARNING: [XSIM 43-4122] Unable to map SDF module path between port I5 and O in HDL module paths for instance dreg[38]_i_1 of module LUT4
WARNING: [XSIM 43-4122] Unable to map SDF module path between port I4 and O in HDL module paths for instance dreg[38]_i_1 of module LUT4
WARNING: [XSIM 43-4122] Unable to map SDF module path between port I5 and O in HDL module paths for instance dreg[39]_i_1 of module LUT4
WARNING: [XSIM 43-4122] Unable to map SDF module path between port I4 and O in HDL module paths for instance dreg[39]_i_1 of module LUT4
WARNING: [XSIM 43-4122] Unable to map SDF module path between port I5 and O in HDL module paths for instance dreg[3]_i_1 of module LUT4
WARNING: [XSIM 43-4122] Unable to map SDF module path between port I4 and O in HDL module paths for instance dreg[3]_i_1 of module LUT4
WARNING: [XSIM 43-4122] Unable to map SDF module path between port I5 and O in HDL module paths for instance dreg[40]_i_1 of module LUT4
WARNING: [XSIM 43-4122] Unable to map SDF module path between port I4 and O in HDL module paths for instance dreg[40]_i_1 of module LUT4
WARNING: [XSIM 43-4122] Unable to map SDF module path between port I5 and O in HDL module paths for instance dreg[41]_i_1 of module LUT4
WARNING: [XSIM 43-4122] Unable to map SDF module path between port I4 and O in HDL module paths for instance dreg[41]_i_1 of module LUT4
WARNING: [XSIM 43-4122] Unable to map SDF module path between port I5 and O in HDL module paths for instance dreg[42]_i_1 of module LUT4
WARNING: [XSIM 43-4122] Unable to map SDF module path between port I4 and O in HDL module paths for instance dreg[42]_i_1 of module LUT4
WARNING: [XSIM 43-4122] Unable to map SDF module path between port I5 and O in HDL module paths for instance dreg[43]_i_1 of module LUT4
WARNING: [XSIM 43-4122] Unable to map SDF module path between port I4 and O in HDL module paths for instance dreg[43]_i_1 of module LUT4
WARNING: [XSIM 43-4122] Unable to map SDF module path between port I5 and O in HDL module paths for instance dreg[44]_i_1 of module LUT4
WARNING: [XSIM 43-4122] Unable to map SDF module path between port I4 and O in HDL module paths for instance dreg[44]_i_1 of module LUT4
WARNING: [XSIM 43-4122] Unable to map SDF module path between port I5 and O in HDL module paths for instance dreg[45]_i_1 of module LUT4
WARNING: [XSIM 43-4122] Unable to map SDF module path between port I4 and O in HDL module paths for instance dreg[45]_i_1 of module LUT4
WARNING: [XSIM 43-4122] Unable to map SDF module path between port I5 and O in HDL module paths for instance dreg[46]_i_1 of module LUT4
WARNING: [XSIM 43-4122] Unable to map SDF module path between port I4 and O in HDL module paths for instance dreg[46]_i_1 of module LUT4
WARNING: [XSIM 43-4122] Unable to map SDF module path between port I5 and O in HDL module paths for instance dreg[47]_i_1 of module LUT4
WARNING: [XSIM 43-4122] Unable to map SDF module path between port I4 and O in HDL module paths for instance dreg[47]_i_1 of module LUT4
WARNING: [XSIM 43-4122] Unable to map SDF module path between port I5 and O in HDL module paths for instance dreg[48]_i_1 of module LUT4
WARNING: [XSIM 43-4122] Unable to map SDF module path between port I4 and O in HDL module paths for instance dreg[48]_i_1 of module LUT4
WARNING: [XSIM 43-4122] Unable to map SDF module path between port I5 and O in HDL module paths for instance dreg[49]_i_1 of module LUT4
WARNING: [XSIM 43-4122] Unable to map SDF module path between port I4 and O in HDL module paths for instance dreg[49]_i_1 of module LUT4
WARNING: [XSIM 43-4122] Unable to map SDF module path between port I5 and O in HDL module paths for instance dreg[4]_i_1 of module LUT4
WARNING: [XSIM 43-4122] Unable to map SDF module path between port I4 and O in HDL module paths for instance dreg[4]_i_1 of module LUT4
WARNING: [XSIM 43-4122] Unable to map SDF module path between port I5 and O in HDL module paths for instance dreg[50]_i_1 of module LUT4
WARNING: [XSIM 43-4122] Unable to map SDF module path between port I4 and O in HDL module paths for instance dreg[50]_i_1 of module LUT4
WARNING: [XSIM 43-4122] Unable to map SDF module path between port I5 and O in HDL module paths for instance dreg[51]_i_1 of module LUT4
WARNING: [XSIM 43-4122] Unable to map SDF module path between port I4 and O in HDL module paths for instance dreg[51]_i_1 of module LUT4
WARNING: [XSIM 43-4122] Unable to map SDF module path between port I5 and O in HDL module paths for instance dreg[52]_i_1 of module LUT4
WARNING: [XSIM 43-4122] Unable to map SDF module path between port I4 and O in HDL module paths for instance dreg[52]_i_1 of module LUT4
WARNING: [XSIM 43-4122] Unable to map SDF module path between port I5 and O in HDL module paths for instance dreg[53]_i_1 of module LUT4
WARNING: [XSIM 43-4122] Unable to map SDF module path between port I4 and O in HDL module paths for instance dreg[53]_i_1 of module LUT4
WARNING: [XSIM 43-4122] Unable to map SDF module path between port I5 and O in HDL module paths for instance dreg[54]_i_1 of module LUT4
WARNING: [XSIM 43-4122] Unable to map SDF module path between port I4 and O in HDL module paths for instance dreg[54]_i_1 of module LUT4
WARNING: [XSIM 43-4122] Unable to map SDF module path between port I5 and O in HDL module paths for instance dreg[55]_i_1 of module LUT4
WARNING: [XSIM 43-4122] Unable to map SDF module path between port I4 and O in HDL module paths for instance dreg[55]_i_1 of module LUT4
WARNING: [XSIM 43-4122] Unable to map SDF module path between port I5 and O in HDL module paths for instance dreg[56]_i_1 of module LUT4
WARNING: [XSIM 43-4122] Unable to map SDF module path between port I4 and O in HDL module paths for instance dreg[56]_i_1 of module LUT4
WARNING: [XSIM 43-4122] Unable to map SDF module path between port I5 and O in HDL module paths for instance dreg[57]_i_1 of module LUT4
WARNING: [XSIM 43-4122] Unable to map SDF module path between port I4 and O in HDL module paths for instance dreg[57]_i_1 of module LUT4
WARNING: [XSIM 43-4122] Unable to map SDF module path between port I5 and O in HDL module paths for instance dreg[58]_i_1 of module LUT4
WARNING: [XSIM 43-4122] Unable to map SDF module path between port I4 and O in HDL module paths for instance dreg[58]_i_1 of module LUT4
WARNING: [XSIM 43-4122] Unable to map SDF module path between port I5 and O in HDL module paths for instance dreg[59]_i_1 of module LUT4
WARNING: [XSIM 43-4122] Unable to map SDF module path between port I4 and O in HDL module paths for instance dreg[59]_i_1 of module LUT4
WARNING: [XSIM 43-4122] Unable to map SDF module path between port I5 and O in HDL module paths for instance dreg[5]_i_1 of module LUT4
WARNING: [XSIM 43-4122] Unable to map SDF module path between port I4 and O in HDL module paths for instance dreg[5]_i_1 of module LUT4
WARNING: [XSIM 43-4122] Unable to map SDF module path between port I5 and O in HDL module paths for instance dreg[60]_i_1 of module LUT4
WARNING: [XSIM 43-4122] Unable to map SDF module path between port I4 and O in HDL module paths for instance dreg[60]_i_1 of module LUT4
WARNING: [XSIM 43-4122] Unable to map SDF module path between port I5 and O in HDL module paths for instance dreg[61]_i_1 of module LUT4
WARNING: [XSIM 43-4122] Unable to map SDF module path between port I4 and O in HDL module paths for instance dreg[61]_i_1 of module LUT4
WARNING: [XSIM 43-4122] Unable to map SDF module path between port I5 and O in HDL module paths for instance dreg[62]_i_1 of module LUT4
WARNING: [XSIM 43-4122] Unable to map SDF module path between port I4 and O in HDL module paths for instance dreg[62]_i_1 of module LUT4
WARNING: [XSIM 43-4122] Unable to map SDF module path between port I5 and O in HDL module paths for instance dreg[63]_i_1 of module LUT4
WARNING: [XSIM 43-4122] Unable to map SDF module path between port I4 and O in HDL module paths for instance dreg[63]_i_1 of module LUT4
WARNING: [XSIM 43-4122] Unable to map SDF module path between port I5 and O in HDL module paths for instance dreg[6]_i_1 of module LUT4
WARNING: [XSIM 43-4122] Unable to map SDF module path between port I4 and O in HDL module paths for instance dreg[6]_i_1 of module LUT4
WARNING: [XSIM 43-4122] Unable to map SDF module path between port I5 and O in HDL module paths for instance dreg[7]_i_1 of module LUT4
WARNING: [XSIM 43-4122] Unable to map SDF module path between port I4 and O in HDL module paths for instance dreg[7]_i_1 of module LUT4
WARNING: [XSIM 43-4122] Unable to map SDF module path between port I5 and O in HDL module paths for instance dreg[8]_i_1 of module LUT4
WARNING: [XSIM 43-4122] Unable to map SDF module path between port I4 and O in HDL module paths for instance dreg[8]_i_1 of module LUT4
WARNING: [XSIM 43-4122] Unable to map SDF module path between port I5 and O in HDL module paths for instance dreg[9]_i_1 of module LUT4
WARNING: [XSIM 43-4122] Unable to map SDF module path between port I4 and O in HDL module paths for instance dreg[9]_i_1 of module LUT4
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/key_IBUF[0]_inst in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/key_IBUF[10]_inst in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/key_IBUF[11]_inst in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/key_IBUF[12]_inst in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/key_IBUF[13]_inst in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/key_IBUF[14]_inst in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/key_IBUF[15]_inst in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/key_IBUF[16]_inst in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/key_IBUF[17]_inst in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/key_IBUF[18]_inst in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/key_IBUF[19]_inst in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/key_IBUF[1]_inst in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/key_IBUF[20]_inst in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/key_IBUF[21]_inst in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/key_IBUF[22]_inst in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/key_IBUF[23]_inst in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/key_IBUF[24]_inst in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/key_IBUF[25]_inst in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/key_IBUF[26]_inst in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/key_IBUF[27]_inst in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/key_IBUF[28]_inst in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/key_IBUF[29]_inst in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/key_IBUF[2]_inst in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/key_IBUF[30]_inst in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/key_IBUF[31]_inst in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/key_IBUF[32]_inst in the HDL hierarchy, annotation will be skipped.
WARNING: [XSIM 43-3477] Unable to find hierarchical path /PRESENT_DECRYPT_TB/dut/key_IBUF[33]_inst in the HDL hierarchy, annotation will be skipped.
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2287.891 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'elaborate' step aborted
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2287.891 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PRESENT_DECRYPT_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PRESENT_DECRYPT_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sources_1/new/PRESENT_DECRYPT_PBOX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT_PBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sources_1/new/PRESENT_DECRYPT_SBOX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT_SBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sources_1/new/present_decrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT
INFO: [VRFC 10-2458] undeclared symbol odat, assumed default net type wire [D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sources_1/new/present_decrypt.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sim_1/new/present_decrypt_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT_TB
WARNING: [VRFC 10-2096] empty statement in sequential block [D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sim_1/new/present_decrypt_tb.v:50]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
"xelab -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PRESENT_DECRYPT_TB_behav xil_defaultlib.PRESENT_DECRYPT_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PRESENT_DECRYPT_TB_behav xil_defaultlib.PRESENT_DECRYPT_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'dat1' is not permitted [D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sources_1/new/present_decrypt.v:49]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PRESENT_DECRYPT_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PRESENT_DECRYPT_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sources_1/new/PRESENT_DECRYPT_PBOX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT_PBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sources_1/new/PRESENT_DECRYPT_SBOX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT_SBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sources_1/new/present_decrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT
INFO: [VRFC 10-2458] undeclared symbol odat, assumed default net type wire [D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sources_1/new/present_decrypt.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sim_1/new/present_decrypt_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT_TB
WARNING: [VRFC 10-2096] empty statement in sequential block [D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sim_1/new/present_decrypt_tb.v:50]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
"xelab -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PRESENT_DECRYPT_TB_behav xil_defaultlib.PRESENT_DECRYPT_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PRESENT_DECRYPT_TB_behav xil_defaultlib.PRESENT_DECRYPT_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PRESENT_DECRYPT_SBOX
Compiling module xil_defaultlib.PRESENT_DECRYPT_PBOX
Compiling module xil_defaultlib.PRESENT_DECRYPT_default
Compiling module xil_defaultlib.PRESENT_DECRYPT_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot PRESENT_DECRYPT_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PRESENT_DECRYPT_TB_behav -key {Behavioral:sim_1:Functional:PRESENT_DECRYPT_TB} -tclbatch {PRESENT_DECRYPT_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source PRESENT_DECRYPT_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2288.461 ; gain = 0.570
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PRESENT_DECRYPT_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 2288.461 ; gain = 0.570
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PRESENT_DECRYPT_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PRESENT_DECRYPT_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sources_1/new/PRESENT_DECRYPT_PBOX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT_PBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sources_1/new/PRESENT_DECRYPT_SBOX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT_SBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sources_1/new/present_decrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT
INFO: [VRFC 10-2458] undeclared symbol odat, assumed default net type wire [D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sources_1/new/present_decrypt.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sim_1/new/present_decrypt_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT_TB
WARNING: [VRFC 10-2096] empty statement in sequential block [D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sim_1/new/present_decrypt_tb.v:50]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
"xelab -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PRESENT_DECRYPT_TB_behav xil_defaultlib.PRESENT_DECRYPT_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PRESENT_DECRYPT_TB_behav xil_defaultlib.PRESENT_DECRYPT_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PRESENT_DECRYPT_SBOX
Compiling module xil_defaultlib.PRESENT_DECRYPT_PBOX
Compiling module xil_defaultlib.PRESENT_DECRYPT_default
Compiling module xil_defaultlib.PRESENT_DECRYPT_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot PRESENT_DECRYPT_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 2288.461 ; gain = 0.000
run 10 us
$finish called at time : 6600 ns : File "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sim_1/new/present_decrypt_tb.v" Line 102
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.runs/synth_1

launch_runs synth_1 -jobs 8
[Mon Jun 10 14:37:34 2024] Launched synth_1...
Run output will be captured here: D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35ticsg324-1L
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 3392.836 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3392.836 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3392.836 ; gain = 0.000
launch_simulation -mode post-synthesis -type timing
Command: launch_simulation -mode post-synthesis -type timing
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/synth/timing/xsim/PRESENT_DECRYPT_TB_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/synth/timing/xsim/PRESENT_DECRYPT_TB_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/synth/timing/xsim/PRESENT_DECRYPT_TB_time_synth.v
INFO: [SIM-utils-37] SDF generated:D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/synth/timing/xsim/PRESENT_DECRYPT_TB_time_synth.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'PRESENT_DECRYPT_TB' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/synth/timing/xsim'
"xvlog --incr --relax -prj PRESENT_DECRYPT_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/synth/timing/xsim/PRESENT_DECRYPT_TB_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sim_1/new/present_decrypt_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT_TB
WARNING: [VRFC 10-2096] empty statement in sequential block [D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sim_1/new/present_decrypt_tb.v:50]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/synth/timing/xsim'
"xelab -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot PRESENT_DECRYPT_TB_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.PRESENT_DECRYPT_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot PRESENT_DECRYPT_TB_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.PRESENT_DECRYPT_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "PRESENT_DECRYPT_TB_time_synth.sdf", for root module "PRESENT_DECRYPT_TB/dut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "PRESENT_DECRYPT_TB_time_synth.sdf", for root module "PRESENT_DECRYPT_TB/dut".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.FDSE_default
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1(INIT=2'b01)
Compiling module xil_defaultlib.PRESENT_DECRYPT
Compiling module xil_defaultlib.PRESENT_DECRYPT_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot PRESENT_DECRYPT_TB_time_synth
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 3392.836 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/synth/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PRESENT_DECRYPT_TB_time_synth -key {Post-Synthesis:sim_1:Timing:PRESENT_DECRYPT_TB} -tclbatch {PRESENT_DECRYPT_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source PRESENT_DECRYPT_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PRESENT_DECRYPT_TB_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 3392.836 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.runs/synth_1

launch_runs synth_1 -jobs 8
[Mon Jun 10 14:42:11 2024] Launched synth_1...
Run output will be captured here: D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35ticsg324-1L
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 3392.836 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3392.836 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException: Index 6 out of bounds for length 6 (See D:/Vivado/VHDL ver2020.2/TKVMS_Present/vivado_pid10692.debug)
open_run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 3392.836 ; gain = 0.000
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException: Index 6 out of bounds for length 6 (See D:/Vivado/VHDL ver2020.2/TKVMS_Present/vivado_pid10692.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException: Index 6 out of bounds for length 6 (See D:/Vivado/VHDL ver2020.2/TKVMS_Present/vivado_pid10692.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException: Index 6 out of bounds for length 6 (See D:/Vivado/VHDL ver2020.2/TKVMS_Present/vivado_pid10692.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException: Index 6 out of bounds for length 6 (See D:/Vivado/VHDL ver2020.2/TKVMS_Present/vivado_pid10692.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/Vivado/VHDL ver2020.2/TKVMS_Present/vivado_pid10692.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/Vivado/VHDL ver2020.2/TKVMS_Present/vivado_pid10692.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/Vivado/VHDL ver2020.2/TKVMS_Present/vivado_pid10692.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/Vivado/VHDL ver2020.2/TKVMS_Present/vivado_pid10692.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/Vivado/VHDL ver2020.2/TKVMS_Present/vivado_pid10692.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/Vivado/VHDL ver2020.2/TKVMS_Present/vivado_pid10692.debug)
ERROR: [Common 17-39] 'open_run' failed due to earlier errors.
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/Vivado/VHDL ver2020.2/TKVMS_Present/vivado_pid10692.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/Vivado/VHDL ver2020.2/TKVMS_Present/vivado_pid10692.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/Vivado/VHDL ver2020.2/TKVMS_Present/vivado_pid10692.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/Vivado/VHDL ver2020.2/TKVMS_Present/vivado_pid10692.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/Vivado/VHDL ver2020.2/TKVMS_Present/vivado_pid10692.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/Vivado/VHDL ver2020.2/TKVMS_Present/vivado_pid10692.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/Vivado/VHDL ver2020.2/TKVMS_Present/vivado_pid10692.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/Vivado/VHDL ver2020.2/TKVMS_Present/vivado_pid10692.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/Vivado/VHDL ver2020.2/TKVMS_Present/vivado_pid10692.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/Vivado/VHDL ver2020.2/TKVMS_Present/vivado_pid10692.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/Vivado/VHDL ver2020.2/TKVMS_Present/vivado_pid10692.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/Vivado/VHDL ver2020.2/TKVMS_Present/vivado_pid10692.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/Vivado/VHDL ver2020.2/TKVMS_Present/vivado_pid10692.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/Vivado/VHDL ver2020.2/TKVMS_Present/vivado_pid10692.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/Vivado/VHDL ver2020.2/TKVMS_Present/vivado_pid10692.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/Vivado/VHDL ver2020.2/TKVMS_Present/vivado_pid10692.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/Vivado/VHDL ver2020.2/TKVMS_Present/vivado_pid10692.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/Vivado/VHDL ver2020.2/TKVMS_Present/vivado_pid10692.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/Vivado/VHDL ver2020.2/TKVMS_Present/vivado_pid10692.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/Vivado/VHDL ver2020.2/TKVMS_Present/vivado_pid10692.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/Vivado/VHDL ver2020.2/TKVMS_Present/vivado_pid10692.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/Vivado/VHDL ver2020.2/TKVMS_Present/vivado_pid10692.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/Vivado/VHDL ver2020.2/TKVMS_Present/vivado_pid10692.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/Vivado/VHDL ver2020.2/TKVMS_Present/vivado_pid10692.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/Vivado/VHDL ver2020.2/TKVMS_Present/vivado_pid10692.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/Vivado/VHDL ver2020.2/TKVMS_Present/vivado_pid10692.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/Vivado/VHDL ver2020.2/TKVMS_Present/vivado_pid10692.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/Vivado/VHDL ver2020.2/TKVMS_Present/vivado_pid10692.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/Vivado/VHDL ver2020.2/TKVMS_Present/vivado_pid10692.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/Vivado/VHDL ver2020.2/TKVMS_Present/vivado_pid10692.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/Vivado/VHDL ver2020.2/TKVMS_Present/vivado_pid10692.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/Vivado/VHDL ver2020.2/TKVMS_Present/vivado_pid10692.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/Vivado/VHDL ver2020.2/TKVMS_Present/vivado_pid10692.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/Vivado/VHDL ver2020.2/TKVMS_Present/vivado_pid10692.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/Vivado/VHDL ver2020.2/TKVMS_Present/vivado_pid10692.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/Vivado/VHDL ver2020.2/TKVMS_Present/vivado_pid10692.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/Vivado/VHDL ver2020.2/TKVMS_Present/vivado_pid10692.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/Vivado/VHDL ver2020.2/TKVMS_Present/vivado_pid10692.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/Vivado/VHDL ver2020.2/TKVMS_Present/vivado_pid10692.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/Vivado/VHDL ver2020.2/TKVMS_Present/vivado_pid10692.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/Vivado/VHDL ver2020.2/TKVMS_Present/vivado_pid10692.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/Vivado/VHDL ver2020.2/TKVMS_Present/vivado_pid10692.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/Vivado/VHDL ver2020.2/TKVMS_Present/vivado_pid10692.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/Vivado/VHDL ver2020.2/TKVMS_Present/vivado_pid10692.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/Vivado/VHDL ver2020.2/TKVMS_Present/vivado_pid10692.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/Vivado/VHDL ver2020.2/TKVMS_Present/vivado_pid10692.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/Vivado/VHDL ver2020.2/TKVMS_Present/vivado_pid10692.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/Vivado/VHDL ver2020.2/TKVMS_Present/vivado_pid10692.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/Vivado/VHDL ver2020.2/TKVMS_Present/vivado_pid10692.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/Vivado/VHDL ver2020.2/TKVMS_Present/vivado_pid10692.debug)
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -mode post-synthesis -type timing
Command: launch_simulation -mode post-synthesis -type timing
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/synth/timing/xsim/PRESENT_DECRYPT_TB_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/synth/timing/xsim/PRESENT_DECRYPT_TB_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/synth/timing/xsim/PRESENT_DECRYPT_TB_time_synth.v
INFO: [SIM-utils-37] SDF generated:D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/synth/timing/xsim/PRESENT_DECRYPT_TB_time_synth.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'PRESENT_DECRYPT_TB' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/synth/timing/xsim'
"xvlog --incr --relax -prj PRESENT_DECRYPT_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/synth/timing/xsim/PRESENT_DECRYPT_TB_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sim_1/new/present_decrypt_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT_TB
WARNING: [VRFC 10-2096] empty statement in sequential block [D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sim_1/new/present_decrypt_tb.v:50]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/synth/timing/xsim'
"xelab -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot PRESENT_DECRYPT_TB_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.PRESENT_DECRYPT_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot PRESENT_DECRYPT_TB_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.PRESENT_DECRYPT_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "PRESENT_DECRYPT_TB_time_synth.sdf", for root module "PRESENT_DECRYPT_TB/dut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "PRESENT_DECRYPT_TB_time_synth.sdf", for root module "PRESENT_DECRYPT_TB/dut".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1(INIT=2'b01)
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2(INIT=4'b1001)
Compiling module simprims_ver.FDSE_default
Compiling module xil_defaultlib.PRESENT_DECRYPT
Compiling module xil_defaultlib.PRESENT_DECRYPT_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot PRESENT_DECRYPT_TB_time_synth
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 3392.836 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/synth/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PRESENT_DECRYPT_TB_time_synth -key {Post-Synthesis:sim_1:Timing:PRESENT_DECRYPT_TB} -tclbatch {PRESENT_DECRYPT_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source PRESENT_DECRYPT_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PRESENT_DECRYPT_TB_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 3392.836 ; gain = 0.000
set_property top PRESENT_ENCRYPT_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PRESENT_ENCRYPT_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PRESENT_ENCRYPT_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DUC DUNG/Downloads/PresentCryptoEngine-master/PresentCryptoEngine-master/present_encrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DUC DUNG/Downloads/PresentCryptoEngine-master/PresentCryptoEngine-master/present_encrypt_pbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_PBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DUC DUNG/Downloads/PresentCryptoEngine-master/PresentCryptoEngine-master/present_encrypt_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_SBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DUC DUNG/Downloads/PresentCryptoEngine-master/PresentCryptoEngine-master/present_encrypt_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
"xelab -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PRESENT_ENCRYPT_TB_behav xil_defaultlib.PRESENT_ENCRYPT_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PRESENT_ENCRYPT_TB_behav xil_defaultlib.PRESENT_ENCRYPT_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/DUC DUNG/Downloads/PresentCryptoEngine-master/PresentCryptoEngine-master/present_encrypt.v" Line 4. Module PRESENT_ENCRYPT_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/DUC DUNG/Downloads/PresentCryptoEngine-master/PresentCryptoEngine-master/present_encrypt.v" Line 4. Module PRESENT_ENCRYPT_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PRESENT_ENCRYPT_SBOX
Compiling module xil_defaultlib.PRESENT_ENCRYPT_PBOX
Compiling module xil_defaultlib.PRESENT_ENCRYPT_default
Compiling module xil_defaultlib.PRESENT_ENCRYPT_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot PRESENT_ENCRYPT_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PRESENT_ENCRYPT_TB_behav -key {Behavioral:sim_1:Functional:PRESENT_ENCRYPT_TB} -tclbatch {PRESENT_ENCRYPT_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source PRESENT_ENCRYPT_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PRESENT_ENCRYPT_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 3392.836 ; gain = 0.000
current_wave_config {Untitled 7}
Untitled 7
add_wave {{/PRESENT_ENCRYPT_TB/dut}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PRESENT_ENCRYPT_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PRESENT_ENCRYPT_TB_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
"xelab -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PRESENT_ENCRYPT_TB_behav xil_defaultlib.PRESENT_ENCRYPT_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PRESENT_ENCRYPT_TB_behav xil_defaultlib.PRESENT_ENCRYPT_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 3392.836 ; gain = 0.000
run 10 us
$finish called at time : 6610 ns : File "C:/Users/DUC DUNG/Downloads/PresentCryptoEngine-master/PresentCryptoEngine-master/present_encrypt_tb.v" Line 237
run 10 us
set_property top PRESENT_DECRYPT_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PRESENT_DECRYPT_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PRESENT_DECRYPT_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sources_1/new/PRESENT_DECRYPT_PBOX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT_PBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sources_1/new/PRESENT_DECRYPT_SBOX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT_SBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sources_1/new/present_decrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT
INFO: [VRFC 10-2458] undeclared symbol odat, assumed default net type wire [D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sources_1/new/present_decrypt.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sim_1/new/present_decrypt_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
"xelab -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PRESENT_DECRYPT_TB_behav xil_defaultlib.PRESENT_DECRYPT_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PRESENT_DECRYPT_TB_behav xil_defaultlib.PRESENT_DECRYPT_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PRESENT_DECRYPT_SBOX
Compiling module xil_defaultlib.PRESENT_DECRYPT_PBOX
Compiling module xil_defaultlib.PRESENT_DECRYPT_default
Compiling module xil_defaultlib.PRESENT_DECRYPT_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot PRESENT_DECRYPT_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PRESENT_DECRYPT_TB_behav -key {Behavioral:sim_1:Functional:PRESENT_DECRYPT_TB} -tclbatch {PRESENT_DECRYPT_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source PRESENT_DECRYPT_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PRESENT_DECRYPT_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 3392.836 ; gain = 0.000
run 10 us
$finish called at time : 6600 ns : File "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sim_1/new/present_decrypt_tb.v" Line 104
set_property top PRESENT_ENCRYPT_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PRESENT_ENCRYPT_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PRESENT_ENCRYPT_TB_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
"xelab -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PRESENT_ENCRYPT_TB_behav xil_defaultlib.PRESENT_ENCRYPT_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PRESENT_ENCRYPT_TB_behav xil_defaultlib.PRESENT_ENCRYPT_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Time resolution is 1 ps
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PRESENT_ENCRYPT_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PRESENT_ENCRYPT_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DUC DUNG/Downloads/PresentCryptoEngine-master/PresentCryptoEngine-master/present_encrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DUC DUNG/Downloads/PresentCryptoEngine-master/PresentCryptoEngine-master/present_encrypt_pbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_PBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DUC DUNG/Downloads/PresentCryptoEngine-master/PresentCryptoEngine-master/present_encrypt_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_SBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DUC DUNG/Downloads/PresentCryptoEngine-master/PresentCryptoEngine-master/present_encrypt_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
"xelab -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PRESENT_ENCRYPT_TB_behav xil_defaultlib.PRESENT_ENCRYPT_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PRESENT_ENCRYPT_TB_behav xil_defaultlib.PRESENT_ENCRYPT_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/DUC DUNG/Downloads/PresentCryptoEngine-master/PresentCryptoEngine-master/present_encrypt.v" Line 4. Module PRESENT_ENCRYPT_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/DUC DUNG/Downloads/PresentCryptoEngine-master/PresentCryptoEngine-master/present_encrypt.v" Line 4. Module PRESENT_ENCRYPT_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PRESENT_ENCRYPT_SBOX
Compiling module xil_defaultlib.PRESENT_ENCRYPT_PBOX
Compiling module xil_defaultlib.PRESENT_ENCRYPT_default
Compiling module xil_defaultlib.PRESENT_ENCRYPT_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot PRESENT_ENCRYPT_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PRESENT_ENCRYPT_TB_behav -key {Behavioral:sim_1:Functional:PRESENT_ENCRYPT_TB} -tclbatch {PRESENT_ENCRYPT_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source PRESENT_ENCRYPT_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PRESENT_ENCRYPT_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 3392.836 ; gain = 0.000
current_wave_config {Untitled 9}
Untitled 9
add_wave {{/PRESENT_ENCRYPT_TB/dut}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PRESENT_ENCRYPT_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PRESENT_ENCRYPT_TB_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
"xelab -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PRESENT_ENCRYPT_TB_behav xil_defaultlib.PRESENT_ENCRYPT_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PRESENT_ENCRYPT_TB_behav xil_defaultlib.PRESENT_ENCRYPT_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 3392.836 ; gain = 0.000
run 10 us
$finish called at time : 6610 ns : File "C:/Users/DUC DUNG/Downloads/PresentCryptoEngine-master/PresentCryptoEngine-master/present_encrypt_tb.v" Line 237
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PRESENT_ENCRYPT_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PRESENT_ENCRYPT_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DUC DUNG/Downloads/PresentCryptoEngine-master/PresentCryptoEngine-master/present_encrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DUC DUNG/Downloads/PresentCryptoEngine-master/PresentCryptoEngine-master/present_encrypt_pbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_PBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DUC DUNG/Downloads/PresentCryptoEngine-master/PresentCryptoEngine-master/present_encrypt_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_SBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DUC DUNG/Downloads/PresentCryptoEngine-master/PresentCryptoEngine-master/present_encrypt_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
"xelab -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PRESENT_ENCRYPT_TB_behav xil_defaultlib.PRESENT_ENCRYPT_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PRESENT_ENCRYPT_TB_behav xil_defaultlib.PRESENT_ENCRYPT_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/DUC DUNG/Downloads/PresentCryptoEngine-master/PresentCryptoEngine-master/present_encrypt.v" Line 4. Module PRESENT_ENCRYPT_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/DUC DUNG/Downloads/PresentCryptoEngine-master/PresentCryptoEngine-master/present_encrypt.v" Line 4. Module PRESENT_ENCRYPT_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PRESENT_ENCRYPT_SBOX
Compiling module xil_defaultlib.PRESENT_ENCRYPT_PBOX
Compiling module xil_defaultlib.PRESENT_ENCRYPT_default
Compiling module xil_defaultlib.PRESENT_ENCRYPT_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot PRESENT_ENCRYPT_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3392.836 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 3392.836 ; gain = 0.000
run 10 us
$finish called at time : 6610 ns : File "C:/Users/DUC DUNG/Downloads/PresentCryptoEngine-master/PresentCryptoEngine-master/present_encrypt_tb.v" Line 237
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PRESENT_ENCRYPT_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PRESENT_ENCRYPT_TB_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
"xelab -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PRESENT_ENCRYPT_TB_behav xil_defaultlib.PRESENT_ENCRYPT_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PRESENT_ENCRYPT_TB_behav xil_defaultlib.PRESENT_ENCRYPT_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'elaborate' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PRESENT_ENCRYPT_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PRESENT_ENCRYPT_TB_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
"xelab -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PRESENT_ENCRYPT_TB_behav xil_defaultlib.PRESENT_ENCRYPT_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PRESENT_ENCRYPT_TB_behav xil_defaultlib.PRESENT_ENCRYPT_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 3392.836 ; gain = 0.000
run 10 us
$finish called at time : 6610 ns : File "C:/Users/DUC DUNG/Downloads/PresentCryptoEngine-master/PresentCryptoEngine-master/present_encrypt_tb.v" Line 237
set_property top PRESENT_DECRYPT_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PRESENT_DECRYPT_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PRESENT_DECRYPT_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sources_1/new/PRESENT_DECRYPT_PBOX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT_PBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sources_1/new/PRESENT_DECRYPT_SBOX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT_SBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sources_1/new/present_decrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT
INFO: [VRFC 10-2458] undeclared symbol odat, assumed default net type wire [D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sources_1/new/present_decrypt.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sim_1/new/present_decrypt_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
"xelab -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PRESENT_DECRYPT_TB_behav xil_defaultlib.PRESENT_DECRYPT_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PRESENT_DECRYPT_TB_behav xil_defaultlib.PRESENT_DECRYPT_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PRESENT_DECRYPT_SBOX
Compiling module xil_defaultlib.PRESENT_DECRYPT_PBOX
Compiling module xil_defaultlib.PRESENT_DECRYPT_default
Compiling module xil_defaultlib.PRESENT_DECRYPT_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot PRESENT_DECRYPT_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PRESENT_DECRYPT_TB_behav -key {Behavioral:sim_1:Functional:PRESENT_DECRYPT_TB} -tclbatch {PRESENT_DECRYPT_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source PRESENT_DECRYPT_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PRESENT_DECRYPT_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 3392.836 ; gain = 0.000
current_wave_config {Untitled 10}
Untitled 10
add_wave {{/PRESENT_DECRYPT_TB/dut}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PRESENT_DECRYPT_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PRESENT_DECRYPT_TB_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
"xelab -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PRESENT_DECRYPT_TB_behav xil_defaultlib.PRESENT_DECRYPT_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PRESENT_DECRYPT_TB_behav xil_defaultlib.PRESENT_DECRYPT_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 3392.836 ; gain = 0.000
run 10 us
$finish called at time : 8240 ns : File "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sim_1/new/present_decrypt_tb.v" Line 118
run 10 us
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property top PRESENT_ENCRYPT_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PRESENT_ENCRYPT_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PRESENT_ENCRYPT_TB_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
"xelab -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PRESENT_ENCRYPT_TB_behav xil_defaultlib.PRESENT_ENCRYPT_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PRESENT_ENCRYPT_TB_behav xil_defaultlib.PRESENT_ENCRYPT_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PRESENT_ENCRYPT_TB_behav -key {Behavioral:sim_1:Functional:PRESENT_ENCRYPT_TB} -tclbatch {PRESENT_ENCRYPT_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source PRESENT_ENCRYPT_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PRESENT_ENCRYPT_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 3392.836 ; gain = 0.000
current_wave_config {Untitled 11}
Untitled 11
add_wave {{/PRESENT_ENCRYPT_TB/dut}} 
run 10 us
$finish called at time : 6610 ns : File "C:/Users/DUC DUNG/Downloads/PresentCryptoEngine-master/PresentCryptoEngine-master/present_encrypt_tb.v" Line 237
run 10 us
set_property top PRESENT_DECRYPT_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PRESENT_DECRYPT_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PRESENT_DECRYPT_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sources_1/new/present_decrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DUC DUNG/Downloads/PresentCryptoEngine-master/PresentCryptoEngine-master/present_encrypt_pbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_PBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DUC DUNG/Downloads/PresentCryptoEngine-master/PresentCryptoEngine-master/present_encrypt_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_SBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sim_1/new/present_decrypt_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
"xelab -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PRESENT_DECRYPT_TB_behav xil_defaultlib.PRESENT_DECRYPT_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PRESENT_DECRYPT_TB_behav xil_defaultlib.PRESENT_DECRYPT_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 1 for port 'load_encrypt' [D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sim_1/new/present_decrypt_tb.v:47]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'ciphertext' is not permitted [D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sim_1/new/present_decrypt_tb.v:47]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'elaborate' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PRESENT_DECRYPT_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PRESENT_DECRYPT_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sources_1/new/present_decrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DUC DUNG/Downloads/PresentCryptoEngine-master/PresentCryptoEngine-master/present_encrypt_pbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_PBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DUC DUNG/Downloads/PresentCryptoEngine-master/PresentCryptoEngine-master/present_encrypt_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_SBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sim_1/new/present_decrypt_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
"xelab -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PRESENT_DECRYPT_TB_behav xil_defaultlib.PRESENT_DECRYPT_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PRESENT_DECRYPT_TB_behav xil_defaultlib.PRESENT_DECRYPT_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 1 for port 'load_encrypt' [D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sim_1/new/present_decrypt_tb.v:60]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'ciphertext' is not permitted [D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sim_1/new/present_decrypt_tb.v:60]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PRESENT_DECRYPT_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PRESENT_DECRYPT_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sources_1/new/present_decrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DUC DUNG/Downloads/PresentCryptoEngine-master/PresentCryptoEngine-master/present_encrypt_pbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_PBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DUC DUNG/Downloads/PresentCryptoEngine-master/PresentCryptoEngine-master/present_encrypt_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_SBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sim_1/new/present_decrypt_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
"xelab -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PRESENT_DECRYPT_TB_behav xil_defaultlib.PRESENT_DECRYPT_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PRESENT_DECRYPT_TB_behav xil_defaultlib.PRESENT_DECRYPT_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 1 for port 'load_encrypt' [D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sim_1/new/present_decrypt_tb.v:60]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'ciphertext' is not permitted [D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sim_1/new/present_decrypt_tb.v:60]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PRESENT_DECRYPT_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PRESENT_DECRYPT_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sources_1/new/present_decrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DUC DUNG/Downloads/PresentCryptoEngine-master/PresentCryptoEngine-master/present_encrypt_pbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_PBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DUC DUNG/Downloads/PresentCryptoEngine-master/PresentCryptoEngine-master/present_encrypt_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_SBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sim_1/new/present_decrypt_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT_TB
INFO: [VRFC 10-2458] undeclared symbol load_encrypt, assumed default net type wire [D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sim_1/new/present_decrypt_tb.v:60]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
"xelab -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PRESENT_DECRYPT_TB_behav xil_defaultlib.PRESENT_DECRYPT_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PRESENT_DECRYPT_TB_behav xil_defaultlib.PRESENT_DECRYPT_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sources_1/new/present_decrypt.v" Line 4. Module PRESENT_DECRYPT_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sources_1/new/present_decrypt.v" Line 4. Module PRESENT_DECRYPT_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PRESENT_ENCRYPT_SBOX
Compiling module xil_defaultlib.PRESENT_ENCRYPT_PBOX
Compiling module xil_defaultlib.PRESENT_DECRYPT_default
Compiling module xil_defaultlib.PRESENT_DECRYPT_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot PRESENT_DECRYPT_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PRESENT_DECRYPT_TB_behav -key {Behavioral:sim_1:Functional:PRESENT_DECRYPT_TB} -tclbatch {PRESENT_DECRYPT_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source PRESENT_DECRYPT_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PRESENT_DECRYPT_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 3392.836 ; gain = 0.000
run 10 us
$finish called at time : 6190 ns : File "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sim_1/new/present_decrypt_tb.v" Line 115
run 10 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PRESENT_DECRYPT_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PRESENT_DECRYPT_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sources_1/new/present_decrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DUC DUNG/Downloads/PresentCryptoEngine-master/PresentCryptoEngine-master/present_encrypt_pbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_PBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DUC DUNG/Downloads/PresentCryptoEngine-master/PresentCryptoEngine-master/present_encrypt_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_SBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sim_1/new/present_decrypt_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT_TB
INFO: [VRFC 10-2458] undeclared symbol load_encrypt, assumed default net type wire [D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sim_1/new/present_decrypt_tb.v:60]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
"xelab -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PRESENT_DECRYPT_TB_behav xil_defaultlib.PRESENT_DECRYPT_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PRESENT_DECRYPT_TB_behav xil_defaultlib.PRESENT_DECRYPT_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sources_1/new/present_decrypt.v" Line 4. Module PRESENT_DECRYPT_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sources_1/new/present_decrypt.v" Line 4. Module PRESENT_DECRYPT_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PRESENT_ENCRYPT_SBOX
Compiling module xil_defaultlib.PRESENT_ENCRYPT_PBOX
Compiling module xil_defaultlib.PRESENT_DECRYPT_default
Compiling module xil_defaultlib.PRESENT_DECRYPT_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot PRESENT_DECRYPT_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3392.836 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 3392.836 ; gain = 0.000
run 10 us
$finish called at time : 6190 ns : File "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sim_1/new/present_decrypt_tb.v" Line 115
current_wave_config {Untitled 12}
Untitled 12
add_wave {{/PRESENT_DECRYPT_TB/dut}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PRESENT_DECRYPT_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PRESENT_DECRYPT_TB_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
"xelab -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PRESENT_DECRYPT_TB_behav xil_defaultlib.PRESENT_DECRYPT_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PRESENT_DECRYPT_TB_behav xil_defaultlib.PRESENT_DECRYPT_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 3392.836 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 3392.836 ; gain = 0.000
run 10 us
$finish called at time : 6190 ns : File "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sim_1/new/present_decrypt_tb.v" Line 115
set_property top PRESENT_ENCRYPT_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PRESENT_ENCRYPT_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PRESENT_ENCRYPT_TB_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
"xelab -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PRESENT_ENCRYPT_TB_behav xil_defaultlib.PRESENT_ENCRYPT_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PRESENT_ENCRYPT_TB_behav xil_defaultlib.PRESENT_ENCRYPT_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/DUC DUNG/Downloads/PresentCryptoEngine-master/PresentCryptoEngine-master/present_encrypt.v" Line 4. Module PRESENT_ENCRYPT_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/DUC DUNG/Downloads/PresentCryptoEngine-master/PresentCryptoEngine-master/present_encrypt.v" Line 4. Module PRESENT_ENCRYPT_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PRESENT_ENCRYPT_SBOX
Compiling module xil_defaultlib.PRESENT_ENCRYPT_PBOX
Compiling module xil_defaultlib.PRESENT_ENCRYPT_default
Compiling module xil_defaultlib.PRESENT_ENCRYPT_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot PRESENT_ENCRYPT_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PRESENT_ENCRYPT_TB_behav -key {Behavioral:sim_1:Functional:PRESENT_ENCRYPT_TB} -tclbatch {PRESENT_ENCRYPT_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source PRESENT_ENCRYPT_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PRESENT_ENCRYPT_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3392.836 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PRESENT_ENCRYPT_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PRESENT_ENCRYPT_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DUC DUNG/Downloads/PresentCryptoEngine-master/PresentCryptoEngine-master/present_encrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DUC DUNG/Downloads/PresentCryptoEngine-master/PresentCryptoEngine-master/present_encrypt_pbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_PBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DUC DUNG/Downloads/PresentCryptoEngine-master/PresentCryptoEngine-master/present_encrypt_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_SBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DUC DUNG/Downloads/PresentCryptoEngine-master/PresentCryptoEngine-master/present_encrypt_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
"xelab -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PRESENT_ENCRYPT_TB_behav xil_defaultlib.PRESENT_ENCRYPT_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PRESENT_ENCRYPT_TB_behav xil_defaultlib.PRESENT_ENCRYPT_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/DUC DUNG/Downloads/PresentCryptoEngine-master/PresentCryptoEngine-master/present_encrypt.v" Line 4. Module PRESENT_ENCRYPT_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/DUC DUNG/Downloads/PresentCryptoEngine-master/PresentCryptoEngine-master/present_encrypt.v" Line 4. Module PRESENT_ENCRYPT_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PRESENT_ENCRYPT_SBOX
Compiling module xil_defaultlib.PRESENT_ENCRYPT_PBOX
Compiling module xil_defaultlib.PRESENT_ENCRYPT_default
Compiling module xil_defaultlib.PRESENT_ENCRYPT_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot PRESENT_ENCRYPT_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3392.836 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 3392.836 ; gain = 0.000
current_wave_config {Untitled 13}
Untitled 13
add_wave {{/PRESENT_ENCRYPT_TB/dut}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PRESENT_ENCRYPT_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PRESENT_ENCRYPT_TB_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
"xelab -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PRESENT_ENCRYPT_TB_behav xil_defaultlib.PRESENT_ENCRYPT_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PRESENT_ENCRYPT_TB_behav xil_defaultlib.PRESENT_ENCRYPT_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 3392.836 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 3392.836 ; gain = 0.000
run 10 us
$finish called at time : 6610 ns : File "C:/Users/DUC DUNG/Downloads/PresentCryptoEngine-master/PresentCryptoEngine-master/present_encrypt_tb.v" Line 237
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PRESENT_ENCRYPT_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PRESENT_ENCRYPT_TB_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
"xelab -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PRESENT_ENCRYPT_TB_behav xil_defaultlib.PRESENT_ENCRYPT_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PRESENT_ENCRYPT_TB_behav xil_defaultlib.PRESENT_ENCRYPT_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 3392.836 ; gain = 0.000
set_property top PRESENT_DECRYPT_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PRESENT_DECRYPT_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PRESENT_DECRYPT_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sources_1/new/present_decrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DUC DUNG/Downloads/PresentCryptoEngine-master/PresentCryptoEngine-master/present_encrypt_pbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_PBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DUC DUNG/Downloads/PresentCryptoEngine-master/PresentCryptoEngine-master/present_encrypt_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_SBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sim_1/new/present_decrypt_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT_TB
INFO: [VRFC 10-2458] undeclared symbol load_encrypt, assumed default net type wire [D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sim_1/new/present_decrypt_tb.v:77]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
"xelab -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PRESENT_DECRYPT_TB_behav xil_defaultlib.PRESENT_DECRYPT_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PRESENT_DECRYPT_TB_behav xil_defaultlib.PRESENT_DECRYPT_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sources_1/new/present_decrypt.v" Line 4. Module PRESENT_DECRYPT_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sources_1/new/present_decrypt.v" Line 4. Module PRESENT_DECRYPT_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PRESENT_ENCRYPT_SBOX
Compiling module xil_defaultlib.PRESENT_ENCRYPT_PBOX
Compiling module xil_defaultlib.PRESENT_DECRYPT_default
Compiling module xil_defaultlib.PRESENT_DECRYPT_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot PRESENT_DECRYPT_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PRESENT_DECRYPT_TB_behav -key {Behavioral:sim_1:Functional:PRESENT_DECRYPT_TB} -tclbatch {PRESENT_DECRYPT_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source PRESENT_DECRYPT_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PRESENT_DECRYPT_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3392.836 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PRESENT_DECRYPT_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PRESENT_DECRYPT_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sources_1/new/present_decrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DUC DUNG/Downloads/PresentCryptoEngine-master/PresentCryptoEngine-master/present_encrypt_pbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_PBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DUC DUNG/Downloads/PresentCryptoEngine-master/PresentCryptoEngine-master/present_encrypt_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_SBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sim_1/new/present_decrypt_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT_TB
INFO: [VRFC 10-2458] undeclared symbol load_encrypt, assumed default net type wire [D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sim_1/new/present_decrypt_tb.v:77]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
"xelab -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PRESENT_DECRYPT_TB_behav xil_defaultlib.PRESENT_DECRYPT_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PRESENT_DECRYPT_TB_behav xil_defaultlib.PRESENT_DECRYPT_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sources_1/new/present_decrypt.v" Line 4. Module PRESENT_DECRYPT_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sources_1/new/present_decrypt.v" Line 4. Module PRESENT_DECRYPT_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PRESENT_ENCRYPT_SBOX
Compiling module xil_defaultlib.PRESENT_ENCRYPT_PBOX
Compiling module xil_defaultlib.PRESENT_DECRYPT_default
Compiling module xil_defaultlib.PRESENT_DECRYPT_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot PRESENT_DECRYPT_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 3392.836 ; gain = 0.000
run 10 us
$finish called at time : 6190 ns : File "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sim_1/new/present_decrypt_tb.v" Line 132
run 10 us
set_property top PRESENT_ENCRYPT_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PRESENT_ENCRYPT_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PRESENT_ENCRYPT_TB_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
"xelab -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PRESENT_ENCRYPT_TB_behav xil_defaultlib.PRESENT_ENCRYPT_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PRESENT_ENCRYPT_TB_behav xil_defaultlib.PRESENT_ENCRYPT_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/DUC DUNG/Downloads/PresentCryptoEngine-master/PresentCryptoEngine-master/present_encrypt.v" Line 4. Module PRESENT_ENCRYPT_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/DUC DUNG/Downloads/PresentCryptoEngine-master/PresentCryptoEngine-master/present_encrypt.v" Line 4. Module PRESENT_ENCRYPT_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PRESENT_ENCRYPT_SBOX
Compiling module xil_defaultlib.PRESENT_ENCRYPT_PBOX
Compiling module xil_defaultlib.PRESENT_ENCRYPT_default
Compiling module xil_defaultlib.PRESENT_ENCRYPT_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot PRESENT_ENCRYPT_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PRESENT_ENCRYPT_TB_behav -key {Behavioral:sim_1:Functional:PRESENT_ENCRYPT_TB} -tclbatch {PRESENT_ENCRYPT_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source PRESENT_ENCRYPT_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PRESENT_ENCRYPT_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 3392.836 ; gain = 0.000
run 10 us
$finish called at time : 6610 ns : File "C:/Users/DUC DUNG/Downloads/PresentCryptoEngine-master/PresentCryptoEngine-master/present_encrypt_tb.v" Line 237
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.runs/synth_1

launch_runs synth_1 -jobs 8
[Mon Jun 10 17:17:35 2024] Launched synth_1...
Run output will be captured here: D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35ticsg324-1L
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 3392.836 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3392.836 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

launch_simulation -mode post-synthesis -type timing
Command: launch_simulation -mode post-synthesis -type timing
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/synth/timing/xsim/PRESENT_ENCRYPT_TB_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/synth/timing/xsim/PRESENT_ENCRYPT_TB_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/synth/timing/xsim/PRESENT_ENCRYPT_TB_time_synth.v
INFO: [SIM-utils-37] SDF generated:D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/synth/timing/xsim/PRESENT_ENCRYPT_TB_time_synth.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'PRESENT_ENCRYPT_TB' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/synth/timing/xsim'
"xvlog --incr --relax -prj PRESENT_ENCRYPT_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/synth/timing/xsim/PRESENT_ENCRYPT_TB_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DUC DUNG/Downloads/PresentCryptoEngine-master/PresentCryptoEngine-master/present_encrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DUC DUNG/Downloads/PresentCryptoEngine-master/PresentCryptoEngine-master/present_encrypt_pbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_PBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DUC DUNG/Downloads/PresentCryptoEngine-master/PresentCryptoEngine-master/present_encrypt_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_SBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DUC DUNG/Downloads/PresentCryptoEngine-master/PresentCryptoEngine-master/present_encrypt_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/synth/timing/xsim'
"xelab -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot PRESENT_ENCRYPT_TB_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.PRESENT_ENCRYPT_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot PRESENT_ENCRYPT_TB_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.PRESENT_ENCRYPT_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PRESENT_ENCRYPT_SBOX
Compiling module xil_defaultlib.PRESENT_ENCRYPT_PBOX
Compiling module xil_defaultlib.PRESENT_ENCRYPT_default
Compiling module xil_defaultlib.PRESENT_ENCRYPT_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot PRESENT_ENCRYPT_TB_time_synth
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/synth/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PRESENT_ENCRYPT_TB_time_synth -key {Post-Synthesis:sim_1:Timing:PRESENT_ENCRYPT_TB} -tclbatch {PRESENT_ENCRYPT_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source PRESENT_ENCRYPT_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PRESENT_ENCRYPT_TB_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 3392.836 ; gain = 0.000
run 10 us
$finish called at time : 6610 ns : File "C:/Users/DUC DUNG/Downloads/PresentCryptoEngine-master/PresentCryptoEngine-master/present_encrypt_tb.v" Line 237
set_property top PRESENT_DECRYPT_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.runs/synth_1

launch_runs synth_1 -jobs 8
[Mon Jun 10 17:28:02 2024] Launched synth_1...
Run output will be captured here: D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35ticsg324-1L
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 3392.836 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3392.836 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

launch_simulation -mode post-synthesis -type timing
Command: launch_simulation -mode post-synthesis -type timing
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/synth/timing/xsim/PRESENT_DECRYPT_TB_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/synth/timing/xsim/PRESENT_DECRYPT_TB_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/synth/timing/xsim/PRESENT_DECRYPT_TB_time_synth.v
INFO: [SIM-utils-37] SDF generated:D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/synth/timing/xsim/PRESENT_DECRYPT_TB_time_synth.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'PRESENT_DECRYPT_TB' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/synth/timing/xsim'
"xvlog --incr --relax -prj PRESENT_DECRYPT_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/synth/timing/xsim/PRESENT_DECRYPT_TB_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sim_1/new/present_decrypt_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT_TB
INFO: [VRFC 10-2458] undeclared symbol load_encrypt, assumed default net type wire [D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sim_1/new/present_decrypt_tb.v:77]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/synth/timing/xsim'
"xelab -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot PRESENT_DECRYPT_TB_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.PRESENT_DECRYPT_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot PRESENT_DECRYPT_TB_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.PRESENT_DECRYPT_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "PRESENT_DECRYPT_TB_time_synth.sdf", for root module "PRESENT_DECRYPT_TB/dut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "PRESENT_DECRYPT_TB_time_synth.sdf", for root module "PRESENT_DECRYPT_TB/dut".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1(INIT=2'b01)
Compiling module simprims_ver.FDSE_default
Compiling module xil_defaultlib.PRESENT_DECRYPT
Compiling module xil_defaultlib.PRESENT_DECRYPT_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot PRESENT_DECRYPT_TB_time_synth
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 3392.836 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '17' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/synth/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PRESENT_DECRYPT_TB_time_synth -key {Post-Synthesis:sim_1:Timing:PRESENT_DECRYPT_TB} -tclbatch {PRESENT_DECRYPT_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source PRESENT_DECRYPT_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PRESENT_DECRYPT_TB_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:24 . Memory (MB): peak = 3392.836 ; gain = 0.000
run 10 us
$finish called at time : 6190 ns : File "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sim_1/new/present_decrypt_tb.v" Line 132
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PRESENT_DECRYPT_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PRESENT_DECRYPT_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sources_1/new/present_decrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DUC DUNG/Downloads/PresentCryptoEngine-master/PresentCryptoEngine-master/present_encrypt_pbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_PBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DUC DUNG/Downloads/PresentCryptoEngine-master/PresentCryptoEngine-master/present_encrypt_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_ENCRYPT_SBOX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sim_1/new/present_decrypt_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRESENT_DECRYPT_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
"xelab -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PRESENT_DECRYPT_TB_behav xil_defaultlib.PRESENT_DECRYPT_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto cecaf38fb9ef4cb395a6fe21b1668067 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PRESENT_DECRYPT_TB_behav xil_defaultlib.PRESENT_DECRYPT_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sources_1/new/present_decrypt.v" Line 4. Module PRESENT_DECRYPT_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sources_1/new/present_decrypt.v" Line 4. Module PRESENT_DECRYPT_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PRESENT_ENCRYPT_SBOX
Compiling module xil_defaultlib.PRESENT_ENCRYPT_PBOX
Compiling module xil_defaultlib.PRESENT_DECRYPT_default
Compiling module xil_defaultlib.PRESENT_DECRYPT_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot PRESENT_DECRYPT_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PRESENT_DECRYPT_TB_behav -key {Behavioral:sim_1:Functional:PRESENT_DECRYPT_TB} -tclbatch {PRESENT_DECRYPT_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source PRESENT_DECRYPT_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PRESENT_DECRYPT_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 3392.836 ; gain = 0.000
run 10 us
$finish called at time : 6190 ns : File "D:/Vivado/VHDL ver2020.2/TKVMS_Present/TKVMS_Present.srcs/sim_1/new/present_decrypt_tb.v" Line 132
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jun 10 17:32:19 2024...
