
*** Running vivado
    with args -log design_1_sha256IPCoProcessor_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_sha256IPCoProcessor_0_0.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_sha256IPCoProcessor_0_0.tcl -notrace
Command: synth_design -top design_1_sha256IPCoProcessor_0_0 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10836 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 352.867 ; gain = 99.160
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_sha256IPCoProcessor_0_0' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ip/design_1_sha256IPCoProcessor_0_0/synth/design_1_sha256IPCoProcessor_0_0.vhd:82]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'sha256IPCoProcessor_v1_0' declared at 'd:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/f3e5/hdl/sha256IPCoProcessor_v1_0.vhd:5' bound to instance 'U0' of component 'sha256IPCoProcessor_v1_0' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ip/design_1_sha256IPCoProcessor_0_0/synth/design_1_sha256IPCoProcessor_0_0.vhd:147]
INFO: [Synth 8-638] synthesizing module 'sha256IPCoProcessor_v1_0' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/f3e5/hdl/sha256IPCoProcessor_v1_0.vhd:49]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'sha256IPCoProcessor_v1_0_S00_AXI' declared at 'd:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/f3e5/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:5' bound to instance 'sha256IPCoProcessor_v1_0_S00_AXI_inst' of component 'sha256IPCoProcessor_v1_0_S00_AXI' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/f3e5/hdl/sha256IPCoProcessor_v1_0.vhd:85]
INFO: [Synth 8-638] synthesizing module 'sha256IPCoProcessor_v1_0_S00_AXI' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/f3e5/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:86]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-226] default block is never used [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/f3e5/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:308]
INFO: [Synth 8-226] default block is never used [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/f3e5/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:546]
WARNING: [Synth 8-614] signal 's_digest' is read in the process but is not in the sensitivity list [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/f3e5/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:541]
WARNING: [Synth 8-614] signal 's_state' is read in the process but is not in the sensitivity list [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/f3e5/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:541]
WARNING: [Synth 8-614] signal 's_iter0' is read in the process but is not in the sensitivity list [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/f3e5/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:541]
WARNING: [Synth 8-614] signal 's_iter1' is read in the process but is not in the sensitivity list [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/f3e5/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:541]
WARNING: [Synth 8-6014] Unused sequential element slv_reg0_reg was removed.  [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/f3e5/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:289]
WARNING: [Synth 8-6014] Unused sequential element slv_reg1_reg was removed.  [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/f3e5/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:290]
WARNING: [Synth 8-6014] Unused sequential element slv_reg2_reg was removed.  [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/f3e5/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:291]
WARNING: [Synth 8-6014] Unused sequential element slv_reg3_reg was removed.  [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/f3e5/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:292]
WARNING: [Synth 8-6014] Unused sequential element slv_reg4_reg was removed.  [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/f3e5/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:293]
WARNING: [Synth 8-6014] Unused sequential element slv_reg5_reg was removed.  [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/f3e5/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:294]
WARNING: [Synth 8-6014] Unused sequential element slv_reg6_reg was removed.  [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/f3e5/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:295]
WARNING: [Synth 8-6014] Unused sequential element slv_reg7_reg was removed.  [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/f3e5/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:296]
WARNING: [Synth 8-6014] Unused sequential element slv_reg8_reg was removed.  [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/f3e5/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:297]
WARNING: [Synth 8-6014] Unused sequential element slv_reg9_reg was removed.  [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/f3e5/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:298]
WARNING: [Synth 8-6014] Unused sequential element slv_reg10_reg was removed.  [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/f3e5/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:299]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/f3e5/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:306]
WARNING: [Synth 8-6014] Unused sequential element s_TICK_reg was removed.  [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/f3e5/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:609]
INFO: [Synth 8-256] done synthesizing module 'sha256IPCoProcessor_v1_0_S00_AXI' (1#1) [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/f3e5/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'sha256IPCoProcessor_v1_0' (2#1) [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/f3e5/hdl/sha256IPCoProcessor_v1_0.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'design_1_sha256IPCoProcessor_0_0' (3#1) [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ip/design_1_sha256IPCoProcessor_0_0/synth/design_1_sha256IPCoProcessor_0_0.vhd:82]
WARNING: [Synth 8-3331] design sha256IPCoProcessor_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design sha256IPCoProcessor_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design sha256IPCoProcessor_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design sha256IPCoProcessor_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design sha256IPCoProcessor_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design sha256IPCoProcessor_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 420.301 ; gain = 166.594
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 420.301 ; gain = 166.594
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.182 . Memory (MB): peak = 767.855 ; gain = 3.180
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 767.855 ; gain = 514.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 767.855 ; gain = 514.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 767.855 ; gain = 514.148
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'CS_reg' in module 'sha256IPCoProcessor_v1_0_S00_AXI'
WARNING: [Synth 8-6014] Unused sequential element NS_reg was removed.  [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/f3e5/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:613]
INFO: [Synth 8-5545] ROM "NS" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "NS" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "NS" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element s_compressionI_reg_rep was removed.  [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/f3e5/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:663]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           process_chunk |                            00001 |                              000
            extend_words |                            00010 |                              001
                compress |                            00100 |                              010
          add_compressed |                            01000 |                              011
                   final |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'one-hot' in module 'sha256IPCoProcessor_v1_0_S00_AXI'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 767.855 ; gain = 514.148
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------------------+------------+----------+
|      |RTL Partition                         |Replication |Instances |
+------+--------------------------------------+------------+----------+
|1     |sha256IPCoProcessor_v1_0_S00_AXI__GB0 |           1|     38509|
|2     |sha256IPCoProcessor_v1_0_S00_AXI__GB1 |           1|     12854|
|3     |sha256IPCoProcessor_v1_0_S00_AXI__GB2 |           1|     21037|
|4     |sha256IPCoProcessor_v1_0_S00_AXI__GB3 |           1|     26116|
+------+--------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 13    
	   4 Input     32 Bit       Adders := 2     
	   5 Input     32 Bit       Adders := 1     
+---XORs : 
	   3 Input     32 Bit         XORs := 7     
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	              256 Bit    Registers := 1     
	               32 Bit    Registers := 98    
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   5 Input    256 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 70    
	   5 Input     32 Bit        Muxes := 86    
	  16 Input     32 Bit        Muxes := 5     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 108   
	   3 Input      1 Bit        Muxes := 33    
	   5 Input      1 Bit        Muxes := 74    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module sha256IPCoProcessor_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 13    
	   4 Input     32 Bit       Adders := 2     
	   5 Input     32 Bit       Adders := 1     
+---XORs : 
	   3 Input     32 Bit         XORs := 7     
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	              256 Bit    Registers := 1     
	               32 Bit    Registers := 98    
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   5 Input    256 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 70    
	   5 Input     32 Bit        Muxes := 86    
	  16 Input     32 Bit        Muxes := 5     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 108   
	   3 Input      1 Bit        Muxes := 33    
	   5 Input      1 Bit        Muxes := 74    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "NS" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "NS" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element s_compressionI_reg_rep was removed.  [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/f3e5/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:663]
WARNING: [Synth 8-3331] design design_1_sha256IPCoProcessor_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design design_1_sha256IPCoProcessor_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design design_1_sha256IPCoProcessor_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design design_1_sha256IPCoProcessor_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design design_1_sha256IPCoProcessor_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design design_1_sha256IPCoProcessor_0_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sha256IPCoProcessor_v1_0_S00_AXI_insti_0/aw_en_reg)
INFO: [Synth 8-3886] merging instance 'sha256IPCoProcessor_v1_0_S00_AXI_insti_0/s_state_reg[0]' (FD) to 'sha256IPCoProcessor_v1_0_S00_AXI_insti_0/s_state_reg[4]'
INFO: [Synth 8-3886] merging instance 'sha256IPCoProcessor_v1_0_S00_AXI_insti_0/s_state_reg[1]' (FD) to 'sha256IPCoProcessor_v1_0_S00_AXI_insti_0/s_state_reg[5]'
INFO: [Synth 8-3886] merging instance 'sha256IPCoProcessor_v1_0_S00_AXI_insti_0/s_state_reg[2]' (FD) to 'sha256IPCoProcessor_v1_0_S00_AXI_insti_0/s_state_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sha256IPCoProcessor_v1_0_S00_AXI_insti_0/\s_state_reg[3] )
INFO: [Synth 8-3886] merging instance 'sha256IPCoProcessor_v1_0_S00_AXI_insti_0/s_state_reg[4]' (FD) to 'sha256IPCoProcessor_v1_0_S00_AXI_insti_0/s_state_reg[8]'
INFO: [Synth 8-3886] merging instance 'sha256IPCoProcessor_v1_0_S00_AXI_insti_0/s_state_reg[5]' (FD) to 'sha256IPCoProcessor_v1_0_S00_AXI_insti_0/s_state_reg[9]'
INFO: [Synth 8-3886] merging instance 'sha256IPCoProcessor_v1_0_S00_AXI_insti_0/s_state_reg[6]' (FD) to 'sha256IPCoProcessor_v1_0_S00_AXI_insti_0/s_state_reg[10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sha256IPCoProcessor_v1_0_S00_AXI_insti_0/\s_state_reg[7] )
INFO: [Synth 8-3886] merging instance 'sha256IPCoProcessor_v1_0_S00_AXI_insti_0/s_state_reg[8]' (FD) to 'sha256IPCoProcessor_v1_0_S00_AXI_insti_0/s_state_reg[12]'
INFO: [Synth 8-3886] merging instance 'sha256IPCoProcessor_v1_0_S00_AXI_insti_0/s_state_reg[9]' (FD) to 'sha256IPCoProcessor_v1_0_S00_AXI_insti_0/s_state_reg[13]'
INFO: [Synth 8-3886] merging instance 'sha256IPCoProcessor_v1_0_S00_AXI_insti_0/s_state_reg[10]' (FD) to 'sha256IPCoProcessor_v1_0_S00_AXI_insti_0/s_state_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sha256IPCoProcessor_v1_0_S00_AXI_insti_0/\s_state_reg[11] )
INFO: [Synth 8-3886] merging instance 'sha256IPCoProcessor_v1_0_S00_AXI_insti_0/s_state_reg[12]' (FD) to 'sha256IPCoProcessor_v1_0_S00_AXI_insti_0/s_state_reg[16]'
INFO: [Synth 8-3886] merging instance 'sha256IPCoProcessor_v1_0_S00_AXI_insti_0/s_state_reg[13]' (FD) to 'sha256IPCoProcessor_v1_0_S00_AXI_insti_0/s_state_reg[17]'
INFO: [Synth 8-3886] merging instance 'sha256IPCoProcessor_v1_0_S00_AXI_insti_0/s_state_reg[14]' (FD) to 'sha256IPCoProcessor_v1_0_S00_AXI_insti_0/s_state_reg[18]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sha256IPCoProcessor_v1_0_S00_AXI_insti_0/\s_state_reg[15] )
INFO: [Synth 8-3886] merging instance 'sha256IPCoProcessor_v1_0_S00_AXI_insti_0/s_state_reg[16]' (FD) to 'sha256IPCoProcessor_v1_0_S00_AXI_insti_0/s_state_reg[20]'
INFO: [Synth 8-3886] merging instance 'sha256IPCoProcessor_v1_0_S00_AXI_insti_0/s_state_reg[17]' (FD) to 'sha256IPCoProcessor_v1_0_S00_AXI_insti_0/s_state_reg[21]'
INFO: [Synth 8-3886] merging instance 'sha256IPCoProcessor_v1_0_S00_AXI_insti_0/s_state_reg[18]' (FD) to 'sha256IPCoProcessor_v1_0_S00_AXI_insti_0/s_state_reg[22]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sha256IPCoProcessor_v1_0_S00_AXI_insti_0/\s_state_reg[19] )
INFO: [Synth 8-3886] merging instance 'sha256IPCoProcessor_v1_0_S00_AXI_insti_0/s_state_reg[20]' (FD) to 'sha256IPCoProcessor_v1_0_S00_AXI_insti_0/s_state_reg[24]'
INFO: [Synth 8-3886] merging instance 'sha256IPCoProcessor_v1_0_S00_AXI_insti_0/s_state_reg[21]' (FD) to 'sha256IPCoProcessor_v1_0_S00_AXI_insti_0/s_state_reg[25]'
INFO: [Synth 8-3886] merging instance 'sha256IPCoProcessor_v1_0_S00_AXI_insti_0/s_state_reg[22]' (FD) to 'sha256IPCoProcessor_v1_0_S00_AXI_insti_0/s_state_reg[26]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sha256IPCoProcessor_v1_0_S00_AXI_insti_0/\s_state_reg[23] )
INFO: [Synth 8-3886] merging instance 'sha256IPCoProcessor_v1_0_S00_AXI_insti_0/s_state_reg[24]' (FD) to 'sha256IPCoProcessor_v1_0_S00_AXI_insti_0/s_state_reg[28]'
INFO: [Synth 8-3886] merging instance 'sha256IPCoProcessor_v1_0_S00_AXI_insti_0/s_state_reg[25]' (FD) to 'sha256IPCoProcessor_v1_0_S00_AXI_insti_0/s_state_reg[29]'
INFO: [Synth 8-3886] merging instance 'sha256IPCoProcessor_v1_0_S00_AXI_insti_0/s_state_reg[26]' (FD) to 'sha256IPCoProcessor_v1_0_S00_AXI_insti_0/s_state_reg[30]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sha256IPCoProcessor_v1_0_S00_AXI_insti_0/\s_state_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sha256IPCoProcessor_v1_0_S00_AXI_insti_0/\s_state_reg[31] )
INFO: [Synth 8-3886] merging instance 'sha256IPCoProcessor_v1_0_S00_AXI_insti_0/axi_rresp_reg[0]' (FDRE) to 'sha256IPCoProcessor_v1_0_S00_AXI_insti_0/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sha256IPCoProcessor_v1_0_S00_AXI_insti_0/\axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'sha256IPCoProcessor_v1_0_S00_AXI_insti_0/axi_bresp_reg[0]' (FDRE) to 'sha256IPCoProcessor_v1_0_S00_AXI_insti_0/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sha256IPCoProcessor_v1_0_S00_AXI_insti_0/\axi_bresp_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:20 ; elapsed = 00:01:25 . Memory (MB): peak = 920.559 ; gain = 666.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+---------------------------------+------------------------+---------------+----------------+
|Module Name                      | RTL Object             | Depth x Width | Implemented As | 
+---------------------------------+------------------------+---------------+----------------+
|sha256IPCoProcessor_v1_0_S00_AXI | s_compressionI_reg_rep | 128x32        | Block RAM      | 
|design_1_sha256IPCoProcessor_0_0 | s_compressionI_reg_rep | 128x32        | Block RAM      | 
+---------------------------------+------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------------------+------------+----------+
|      |RTL Partition                         |Replication |Instances |
+------+--------------------------------------+------------+----------+
|1     |sha256IPCoProcessor_v1_0_S00_AXI__GB0 |           1|     25709|
|2     |sha256IPCoProcessor_v1_0_S00_AXI__GB1 |           1|      2308|
|3     |sha256IPCoProcessor_v1_0_S00_AXI__GB2 |           1|       121|
|4     |sha256IPCoProcessor_v1_0_S00_AXI__GB3 |           1|        74|
+------+--------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:33 ; elapsed = 00:01:38 . Memory (MB): peak = 920.559 ; gain = 666.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:33 ; elapsed = 00:01:38 . Memory (MB): peak = 920.559 ; gain = 666.852
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------------------+------------+----------+
|      |RTL Partition                         |Replication |Instances |
+------+--------------------------------------+------------+----------+
|1     |sha256IPCoProcessor_v1_0_S00_AXI__GB0 |           1|     25709|
|2     |sha256IPCoProcessor_v1_0_S00_AXI__GB1 |           1|      2308|
|3     |sha256IPCoProcessor_v1_0_S00_AXI__GB2 |           1|       121|
|4     |sha256IPCoProcessor_v1_0_S00_AXI__GB3 |           1|        74|
+------+--------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance U0/sha256IPCoProcessor_v1_0_S00_AXI_inst/s_compressionI_reg_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/sha256IPCoProcessor_v1_0_S00_AXI_inst/s_compressionI_reg_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:37 ; elapsed = 00:01:42 . Memory (MB): peak = 960.031 ; gain = 706.324
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:39 ; elapsed = 00:01:44 . Memory (MB): peak = 960.031 ; gain = 706.324
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:40 ; elapsed = 00:01:44 . Memory (MB): peak = 960.031 ; gain = 706.324
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:40 ; elapsed = 00:01:45 . Memory (MB): peak = 960.031 ; gain = 706.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:40 ; elapsed = 00:01:45 . Memory (MB): peak = 960.031 ; gain = 706.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:40 ; elapsed = 00:01:45 . Memory (MB): peak = 960.031 ; gain = 706.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:40 ; elapsed = 00:01:45 . Memory (MB): peak = 960.031 ; gain = 706.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   144|
|2     |LUT1     |     2|
|3     |LUT2     |   691|
|4     |LUT3     |  2567|
|5     |LUT4     |   298|
|6     |LUT5     |   398|
|7     |LUT6     |  3851|
|8     |MUXF7    |  1022|
|9     |MUXF8    |   346|
|10    |RAMB18E1 |     1|
|11    |FDRE     |  3151|
|12    |FDSE     |   298|
+------+---------+------+

Report Instance Areas: 
+------+------------------------------------------+---------------------------------+------+
|      |Instance                                  |Module                           |Cells |
+------+------------------------------------------+---------------------------------+------+
|1     |top                                       |                                 | 12769|
|2     |  U0                                      |sha256IPCoProcessor_v1_0         | 12769|
|3     |    sha256IPCoProcessor_v1_0_S00_AXI_inst |sha256IPCoProcessor_v1_0_S00_AXI | 12769|
+------+------------------------------------------+---------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:41 ; elapsed = 00:01:45 . Memory (MB): peak = 960.031 ; gain = 706.324
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:22 ; elapsed = 00:01:36 . Memory (MB): peak = 960.031 ; gain = 358.770
Synthesis Optimization Complete : Time (s): cpu = 00:01:41 ; elapsed = 00:01:46 . Memory (MB): peak = 960.031 ; gain = 706.324
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1513 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'design_1_sha256IPCoProcessor_0_0' is not ideal for floorplanning, since the cellview 'sha256IPCoProcessor_v1_0_S00_AXI' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
65 Infos, 33 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:45 ; elapsed = 00:01:50 . Memory (MB): peak = 960.031 ; gain = 717.793
INFO: [Common 17-1381] The checkpoint 'D:/Universidade/cr/SHA2/SHA2.runs/design_1_sha256IPCoProcessor_0_0_synth_1/design_1_sha256IPCoProcessor_0_0.dcp' has been generated.
