\doxysubsection{GPIO}
\hypertarget{group___g_p_i_o}{}\label{group___g_p_i_o}\index{GPIO@{GPIO}}


GPIO driver modules.  


\doxysubsubsubsection*{Topics}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group___g_p_i_o___private___functions}{GPIO\+\_\+\+Private\+\_\+\+Functions}}
\item 
\mbox{\hyperlink{group___g_p_i_o___exported___constants}{GPIO\+\_\+\+Exported\+\_\+\+Constants}}
\end{DoxyCompactItemize}
\doxysubsubsubsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct_g_p_i_o___init_type_def}{GPIO\+\_\+\+Init\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em GPIO Init structure definition ~\newline
 \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___g_p_i_o_ga68b2a1f0b05c13978217db5439c7f790}{IS\+\_\+\+GPIO\+\_\+\+ALL\+\_\+\+PERIPH}}(PERIPH)
\item 
\#define \mbox{\hyperlink{group___g_p_i_o_gacc5fde3eef57ec3c558c11d0011d900c}{IS\+\_\+\+GPIO\+\_\+\+MODE}}(MODE)
\item 
\#define \mbox{\hyperlink{group___g_p_i_o_ga7145550a414f2b0455d79ddde6100af8}{IS\+\_\+\+GPIO\+\_\+\+OTYPE}}(OTYPE)~(((OTYPE) == \mbox{\hyperlink{group___g_p_i_o_ggae74212e8d66c389f47326b06bdf6d2abad967f141221bf702a343f91ad6acf55f}{GPIO\+\_\+\+OType\+\_\+\+PP}}) \texorpdfstring{$\vert$}{|}\texorpdfstring{$\vert$}{|} ((OTYPE) == \mbox{\hyperlink{group___g_p_i_o_ggae74212e8d66c389f47326b06bdf6d2aba1e3717d7271e0707f559a149a1963e43}{GPIO\+\_\+\+OType\+\_\+\+OD}}))
\item 
\#define \mbox{\hyperlink{group___g_p_i_o_ga888e1f951df2fe9dbf827528051a3a56}{IS\+\_\+\+GPIO\+\_\+\+SPEED}}(SPEED)
\item 
\#define \mbox{\hyperlink{group___g_p_i_o_gae30c92591d1f29dbd594ac3cd855b503}{IS\+\_\+\+GPIO\+\_\+\+PUPD}}(PUPD)
\item 
\#define \mbox{\hyperlink{group___g_p_i_o_ga6b882caa8ed9857c5c7267959a7818c5}{IS\+\_\+\+GPIO\+\_\+\+BIT\+\_\+\+ACTION}}(ACTION)~(((ACTION) == \mbox{\hyperlink{group___g_p_i_o_gga176130b21c0e719121470a6042d4cf19ae2c026f2b44a949f82a65f3385edef09}{Bit\+\_\+\+RESET}}) \texorpdfstring{$\vert$}{|}\texorpdfstring{$\vert$}{|} ((ACTION) == \mbox{\hyperlink{group___g_p_i_o_gga176130b21c0e719121470a6042d4cf19a3c477841a6ceec13fe47ef322432b992}{Bit\+\_\+\+SET}}))
\end{DoxyCompactItemize}
\doxysubsubsubsection*{Enumerations}
\begin{DoxyCompactItemize}
\item 
enum \mbox{\hyperlink{group___g_p_i_o_ga1347339e1c84a196fabbb31205eec5d4}{GPIOMode\+\_\+\+Type\+Def}} \{ \mbox{\hyperlink{group___g_p_i_o_gga1347339e1c84a196fabbb31205eec5d4a484aa18a6156ce916049b334ba1839de}{GPIO\+\_\+\+Mode\+\_\+\+IN}} = 0x00
, \mbox{\hyperlink{group___g_p_i_o_gga1347339e1c84a196fabbb31205eec5d4a60f1d530f4119efcad8e1a68c890c6a6}{GPIO\+\_\+\+Mode\+\_\+\+OUT}} = 0x01
, \mbox{\hyperlink{group___g_p_i_o_gga1347339e1c84a196fabbb31205eec5d4a6d44c35c6c5008d85bac9251a867e701}{GPIO\+\_\+\+Mode\+\_\+\+AF}} = 0x02
, \mbox{\hyperlink{group___g_p_i_o_gga1347339e1c84a196fabbb31205eec5d4a6e5c0d7e6d2e22b834b24e1ca1d6d0db}{GPIO\+\_\+\+Mode\+\_\+\+AN}} = 0x03
 \}
\begin{DoxyCompactList}\small\item\em GPIO Configuration Mode enumeration. \end{DoxyCompactList}\item 
enum \mbox{\hyperlink{group___g_p_i_o_gae74212e8d66c389f47326b06bdf6d2ab}{GPIOOType\+\_\+\+Type\+Def}} \{ \mbox{\hyperlink{group___g_p_i_o_ggae74212e8d66c389f47326b06bdf6d2abad967f141221bf702a343f91ad6acf55f}{GPIO\+\_\+\+OType\+\_\+\+PP}} = 0x00
, \mbox{\hyperlink{group___g_p_i_o_ggae74212e8d66c389f47326b06bdf6d2aba1e3717d7271e0707f559a149a1963e43}{GPIO\+\_\+\+OType\+\_\+\+OD}} = 0x01
 \}
\begin{DoxyCompactList}\small\item\em GPIO Output type enumeration. \end{DoxyCompactList}\item 
enum \mbox{\hyperlink{group___g_p_i_o_ga062ad92b67b4a1f301c161022cf3ba8e}{GPIOSpeed\+\_\+\+Type\+Def}} \{ \mbox{\hyperlink{group___g_p_i_o_gga062ad92b67b4a1f301c161022cf3ba8ea9bff9e174639332007c914483361be18}{GPIO\+\_\+\+Speed\+\_\+2\+MHz}} = 0x00
, \mbox{\hyperlink{group___g_p_i_o_gga062ad92b67b4a1f301c161022cf3ba8ea59a0acdf2ccd1b4b8d507e845e497c62}{GPIO\+\_\+\+Speed\+\_\+25\+MHz}} = 0x01
, \mbox{\hyperlink{group___g_p_i_o_gga062ad92b67b4a1f301c161022cf3ba8ea9c47db10456202ac05134b12738ce581}{GPIO\+\_\+\+Speed\+\_\+50\+MHz}} = 0x02
, \mbox{\hyperlink{group___g_p_i_o_gga062ad92b67b4a1f301c161022cf3ba8ea195a0e73cd63d7f5b5d41bd0155eacbb}{GPIO\+\_\+\+Speed\+\_\+100\+MHz}} = 0x03
 \}
\begin{DoxyCompactList}\small\item\em GPIO Output Maximum frequency enumeration. \end{DoxyCompactList}\item 
enum \mbox{\hyperlink{group___g_p_i_o_gafb7ecd99c44b4fd702d669304a36c2c8}{GPIOPu\+Pd\+\_\+\+Type\+Def}} \{ \mbox{\hyperlink{group___g_p_i_o_ggafb7ecd99c44b4fd702d669304a36c2c8a013a40bdeb6b3f43e02f8e4da896ba51}{GPIO\+\_\+\+Pu\+Pd\+\_\+\+NOPULL}} = 0x00
, \mbox{\hyperlink{group___g_p_i_o_ggafb7ecd99c44b4fd702d669304a36c2c8a474392f71830af3fcf2c4cc3896c9c8b}{GPIO\+\_\+\+Pu\+Pd\+\_\+\+UP}} = 0x01
, \mbox{\hyperlink{group___g_p_i_o_ggafb7ecd99c44b4fd702d669304a36c2c8ab1e6c016575596c73327862984d8955c}{GPIO\+\_\+\+Pu\+Pd\+\_\+\+DOWN}} = 0x02
 \}
\begin{DoxyCompactList}\small\item\em GPIO Configuration Pull\+Up Pull\+Down enumeration. \end{DoxyCompactList}\item 
enum \mbox{\hyperlink{group___g_p_i_o_ga176130b21c0e719121470a6042d4cf19}{Bit\+Action}} \{ \mbox{\hyperlink{group___g_p_i_o_gga176130b21c0e719121470a6042d4cf19ae2c026f2b44a949f82a65f3385edef09}{Bit\+\_\+\+RESET}} = 0
, \mbox{\hyperlink{group___g_p_i_o_gga176130b21c0e719121470a6042d4cf19a3c477841a6ceec13fe47ef322432b992}{Bit\+\_\+\+SET}}
 \}
\begin{DoxyCompactList}\small\item\em GPIO Bit SET and Bit RESET enumeration. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsubsubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \mbox{\hyperlink{group___g_p_i_o_gaa60bdf3182c44b5fa818f237042f52ee}{GPIO\+\_\+\+De\+Init}} (\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}GPIOx)
\begin{DoxyCompactList}\small\item\em Deinitializes the GPIOx peripheral registers to their default reset values. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___g_p_i_o_ga71abf9404261370d03cca449b88d3a65}{GPIO\+\_\+\+Init}} (\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}GPIOx, \mbox{\hyperlink{struct_g_p_i_o___init_type_def}{GPIO\+\_\+\+Init\+Type\+Def}} \texorpdfstring{$\ast$}{*}GPIO\+\_\+\+Init\+Struct)
\begin{DoxyCompactList}\small\item\em Initializes the GPIOx peripheral according to the specified parameters in the GPIO\+\_\+\+Init\+Struct. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___g_p_i_o_gab28de41278e7f8c63d0851e2733b10df}{GPIO\+\_\+\+Struct\+Init}} (\mbox{\hyperlink{struct_g_p_i_o___init_type_def}{GPIO\+\_\+\+Init\+Type\+Def}} \texorpdfstring{$\ast$}{*}GPIO\+\_\+\+Init\+Struct)
\begin{DoxyCompactList}\small\item\em Fills each GPIO\+\_\+\+Init\+Struct member with its default value. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___g_p_i_o_gad2f2e615928c69fd0d8c641a7cedaafc}{GPIO\+\_\+\+Pin\+Lock\+Config}} (\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}GPIOx, uint16\+\_\+t GPIO\+\_\+\+Pin)
\begin{DoxyCompactList}\small\item\em Locks GPIO Pins configuration registers. \end{DoxyCompactList}\item 
uint8\+\_\+t \mbox{\hyperlink{group___g_p_i_o_ga98772ef6b639b3fa06c8ae5ba28d3aaa}{GPIO\+\_\+\+Read\+Input\+Data\+Bit}} (\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}GPIOx, uint16\+\_\+t GPIO\+\_\+\+Pin)
\begin{DoxyCompactList}\small\item\em Reads the specified input port pin. \end{DoxyCompactList}\item 
uint16\+\_\+t \mbox{\hyperlink{group___g_p_i_o_ga139a33adc8409288e9f193bbebb5a0f7}{GPIO\+\_\+\+Read\+Input\+Data}} (\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}GPIOx)
\begin{DoxyCompactList}\small\item\em Reads the specified GPIO input data port. \end{DoxyCompactList}\item 
uint8\+\_\+t \mbox{\hyperlink{group___g_p_i_o_ga138270f8695b105b7c6ed405792919c1}{GPIO\+\_\+\+Read\+Output\+Data\+Bit}} (\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}GPIOx, uint16\+\_\+t GPIO\+\_\+\+Pin)
\begin{DoxyCompactList}\small\item\em Reads the specified output data port bit. \end{DoxyCompactList}\item 
uint16\+\_\+t \mbox{\hyperlink{group___g_p_i_o_gaf8938a34280b7dc3e39872a7c17bb323}{GPIO\+\_\+\+Read\+Output\+Data}} (\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}GPIOx)
\begin{DoxyCompactList}\small\item\em Reads the specified GPIO output data port. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___g_p_i_o_ga9e1352eed7c6620e18af2d86f6b6ff8e}{GPIO\+\_\+\+Set\+Bits}} (\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}GPIOx, uint16\+\_\+t GPIO\+\_\+\+Pin)
\begin{DoxyCompactList}\small\item\em Sets the selected data port bits. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___g_p_i_o_ga6fcd35b207a66608dd2c9d7de9247dc8}{GPIO\+\_\+\+Reset\+Bits}} (\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}GPIOx, uint16\+\_\+t GPIO\+\_\+\+Pin)
\begin{DoxyCompactList}\small\item\em Clears the selected data port bits. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___g_p_i_o_ga8f7b237fd744d9f7456fbe0da47a9b80}{GPIO\+\_\+\+Write\+Bit}} (\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}GPIOx, uint16\+\_\+t GPIO\+\_\+\+Pin, \mbox{\hyperlink{group___g_p_i_o_ga176130b21c0e719121470a6042d4cf19}{Bit\+Action}} Bit\+Val)
\begin{DoxyCompactList}\small\item\em Sets or clears the selected data port bit. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___g_p_i_o_gaa925f19c8547a00c7a0c269a84873bf9}{GPIO\+\_\+\+Write}} (\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}GPIOx, uint16\+\_\+t Port\+Val)
\begin{DoxyCompactList}\small\item\em Writes data to the specified GPIO data port. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___g_p_i_o_gac1b837c66258872740d5f89f23549ab1}{GPIO\+\_\+\+Toggle\+Bits}} (\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}GPIOx, uint16\+\_\+t GPIO\+\_\+\+Pin)
\begin{DoxyCompactList}\small\item\em Toggles the specified GPIO pins.. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___g_p_i_o_ga0a77617a322562ae84f8d72486032c5d}{GPIO\+\_\+\+Pin\+AFConfig}} (\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}GPIOx, uint16\+\_\+t GPIO\+\_\+\+Pin\+Source, uint8\+\_\+t GPIO\+\_\+\+AF)
\begin{DoxyCompactList}\small\item\em Changes the mapping of the specified pin. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsubsection{Detailed Description}
GPIO driver modules. 



\doxysubsubsection{Macro Definition Documentation}
\Hypertarget{group___g_p_i_o_ga68b2a1f0b05c13978217db5439c7f790}\label{group___g_p_i_o_ga68b2a1f0b05c13978217db5439c7f790} 
\index{GPIO@{GPIO}!IS\_GPIO\_ALL\_PERIPH@{IS\_GPIO\_ALL\_PERIPH}}
\index{IS\_GPIO\_ALL\_PERIPH@{IS\_GPIO\_ALL\_PERIPH}!GPIO@{GPIO}}
\doxysubsubsubsection{\texorpdfstring{IS\_GPIO\_ALL\_PERIPH}{IS\_GPIO\_ALL\_PERIPH}}
{\footnotesize\ttfamily \#define IS\+\_\+\+GPIO\+\_\+\+ALL\+\_\+\+PERIPH(\begin{DoxyParamCaption}\item[{}]{PERIPH }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((PERIPH)\ ==\ \mbox{\hyperlink{group___peripheral__declaration_gac485358099728ddae050db37924dd6b7}{GPIOA}})\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PERIPH)\ ==\ \mbox{\hyperlink{group___peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd}{GPIOB}})\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PERIPH)\ ==\ \mbox{\hyperlink{group___peripheral__declaration_ga2dca03332d620196ba943bc2346eaa08}{GPIOC}})\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PERIPH)\ ==\ \mbox{\hyperlink{group___peripheral__declaration_ga7580b1a929ea9df59725ba9c18eba6ac}{GPIOD}})\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PERIPH)\ ==\ \mbox{\hyperlink{group___peripheral__declaration_gae04bdb5e8acc47cab1d0532e6b0d0763}{GPIOE}})\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PERIPH)\ ==\ \mbox{\hyperlink{group___peripheral__declaration_ga43c3022dede7c9db7a58d3c3409dbc8d}{GPIOF}})\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PERIPH)\ ==\ \mbox{\hyperlink{group___peripheral__declaration_ga02a2a23a32f9b02166a8c64012842414}{GPIOG}})\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PERIPH)\ ==\ \mbox{\hyperlink{group___peripheral__declaration_gadeacbb43ae86c879945afe98c679b285}{GPIOH}})\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PERIPH)\ ==\ \mbox{\hyperlink{group___peripheral__declaration_gad15f13545ecdbbabfccf43d5997e5ade}{GPIOI}}))}

\end{DoxyCode}
\Hypertarget{group___g_p_i_o_ga6b882caa8ed9857c5c7267959a7818c5}\label{group___g_p_i_o_ga6b882caa8ed9857c5c7267959a7818c5} 
\index{GPIO@{GPIO}!IS\_GPIO\_BIT\_ACTION@{IS\_GPIO\_BIT\_ACTION}}
\index{IS\_GPIO\_BIT\_ACTION@{IS\_GPIO\_BIT\_ACTION}!GPIO@{GPIO}}
\doxysubsubsubsection{\texorpdfstring{IS\_GPIO\_BIT\_ACTION}{IS\_GPIO\_BIT\_ACTION}}
{\footnotesize\ttfamily \#define IS\+\_\+\+GPIO\+\_\+\+BIT\+\_\+\+ACTION(\begin{DoxyParamCaption}\item[{}]{ACTION }\end{DoxyParamCaption})~(((ACTION) == \mbox{\hyperlink{group___g_p_i_o_gga176130b21c0e719121470a6042d4cf19ae2c026f2b44a949f82a65f3385edef09}{Bit\+\_\+\+RESET}}) \texorpdfstring{$\vert$}{|}\texorpdfstring{$\vert$}{|} ((ACTION) == \mbox{\hyperlink{group___g_p_i_o_gga176130b21c0e719121470a6042d4cf19a3c477841a6ceec13fe47ef322432b992}{Bit\+\_\+\+SET}}))}

\Hypertarget{group___g_p_i_o_gacc5fde3eef57ec3c558c11d0011d900c}\label{group___g_p_i_o_gacc5fde3eef57ec3c558c11d0011d900c} 
\index{GPIO@{GPIO}!IS\_GPIO\_MODE@{IS\_GPIO\_MODE}}
\index{IS\_GPIO\_MODE@{IS\_GPIO\_MODE}!GPIO@{GPIO}}
\doxysubsubsubsection{\texorpdfstring{IS\_GPIO\_MODE}{IS\_GPIO\_MODE}}
{\footnotesize\ttfamily \#define IS\+\_\+\+GPIO\+\_\+\+MODE(\begin{DoxyParamCaption}\item[{}]{MODE }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((MODE)\ ==\ \mbox{\hyperlink{group___g_p_i_o_gga1347339e1c84a196fabbb31205eec5d4a484aa18a6156ce916049b334ba1839de}{GPIO\_Mode\_IN}})\ \ ||\ ((MODE)\ ==\ \mbox{\hyperlink{group___g_p_i_o_gga1347339e1c84a196fabbb31205eec5d4a60f1d530f4119efcad8e1a68c890c6a6}{GPIO\_Mode\_OUT}})\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((MODE)\ ==\ \mbox{\hyperlink{group___g_p_i_o_gga1347339e1c84a196fabbb31205eec5d4a6d44c35c6c5008d85bac9251a867e701}{GPIO\_Mode\_AF}})||\ ((MODE)\ ==\ \mbox{\hyperlink{group___g_p_i_o_gga1347339e1c84a196fabbb31205eec5d4a6e5c0d7e6d2e22b834b24e1ca1d6d0db}{GPIO\_Mode\_AN}}))}

\end{DoxyCode}
\Hypertarget{group___g_p_i_o_ga7145550a414f2b0455d79ddde6100af8}\label{group___g_p_i_o_ga7145550a414f2b0455d79ddde6100af8} 
\index{GPIO@{GPIO}!IS\_GPIO\_OTYPE@{IS\_GPIO\_OTYPE}}
\index{IS\_GPIO\_OTYPE@{IS\_GPIO\_OTYPE}!GPIO@{GPIO}}
\doxysubsubsubsection{\texorpdfstring{IS\_GPIO\_OTYPE}{IS\_GPIO\_OTYPE}}
{\footnotesize\ttfamily \#define IS\+\_\+\+GPIO\+\_\+\+OTYPE(\begin{DoxyParamCaption}\item[{}]{OTYPE }\end{DoxyParamCaption})~(((OTYPE) == \mbox{\hyperlink{group___g_p_i_o_ggae74212e8d66c389f47326b06bdf6d2abad967f141221bf702a343f91ad6acf55f}{GPIO\+\_\+\+OType\+\_\+\+PP}}) \texorpdfstring{$\vert$}{|}\texorpdfstring{$\vert$}{|} ((OTYPE) == \mbox{\hyperlink{group___g_p_i_o_ggae74212e8d66c389f47326b06bdf6d2aba1e3717d7271e0707f559a149a1963e43}{GPIO\+\_\+\+OType\+\_\+\+OD}}))}

\Hypertarget{group___g_p_i_o_gae30c92591d1f29dbd594ac3cd855b503}\label{group___g_p_i_o_gae30c92591d1f29dbd594ac3cd855b503} 
\index{GPIO@{GPIO}!IS\_GPIO\_PUPD@{IS\_GPIO\_PUPD}}
\index{IS\_GPIO\_PUPD@{IS\_GPIO\_PUPD}!GPIO@{GPIO}}
\doxysubsubsubsection{\texorpdfstring{IS\_GPIO\_PUPD}{IS\_GPIO\_PUPD}}
{\footnotesize\ttfamily \#define IS\+\_\+\+GPIO\+\_\+\+PUPD(\begin{DoxyParamCaption}\item[{}]{PUPD }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((PUPD)\ ==\ \mbox{\hyperlink{group___g_p_i_o_ggafb7ecd99c44b4fd702d669304a36c2c8a013a40bdeb6b3f43e02f8e4da896ba51}{GPIO\_PuPd\_NOPULL}})\ ||\ ((PUPD)\ ==\ \mbox{\hyperlink{group___g_p_i_o_ggafb7ecd99c44b4fd702d669304a36c2c8a474392f71830af3fcf2c4cc3896c9c8b}{GPIO\_PuPd\_UP}})\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PUPD)\ ==\ \mbox{\hyperlink{group___g_p_i_o_ggafb7ecd99c44b4fd702d669304a36c2c8ab1e6c016575596c73327862984d8955c}{GPIO\_PuPd\_DOWN}}))}

\end{DoxyCode}
\Hypertarget{group___g_p_i_o_ga888e1f951df2fe9dbf827528051a3a56}\label{group___g_p_i_o_ga888e1f951df2fe9dbf827528051a3a56} 
\index{GPIO@{GPIO}!IS\_GPIO\_SPEED@{IS\_GPIO\_SPEED}}
\index{IS\_GPIO\_SPEED@{IS\_GPIO\_SPEED}!GPIO@{GPIO}}
\doxysubsubsubsection{\texorpdfstring{IS\_GPIO\_SPEED}{IS\_GPIO\_SPEED}}
{\footnotesize\ttfamily \#define IS\+\_\+\+GPIO\+\_\+\+SPEED(\begin{DoxyParamCaption}\item[{}]{SPEED }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((SPEED)\ ==\ \mbox{\hyperlink{group___g_p_i_o_gga062ad92b67b4a1f301c161022cf3ba8ea9bff9e174639332007c914483361be18}{GPIO\_Speed\_2MHz}})\ ||\ ((SPEED)\ ==\ \mbox{\hyperlink{group___g_p_i_o_gga062ad92b67b4a1f301c161022cf3ba8ea59a0acdf2ccd1b4b8d507e845e497c62}{GPIO\_Speed\_25MHz}})\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SPEED)\ ==\ \mbox{\hyperlink{group___g_p_i_o_gga062ad92b67b4a1f301c161022cf3ba8ea9c47db10456202ac05134b12738ce581}{GPIO\_Speed\_50MHz}})||\ \ ((SPEED)\ ==\ \mbox{\hyperlink{group___g_p_i_o_gga062ad92b67b4a1f301c161022cf3ba8ea195a0e73cd63d7f5b5d41bd0155eacbb}{GPIO\_Speed\_100MHz}}))}

\end{DoxyCode}


\doxysubsubsection{Enumeration Type Documentation}
\Hypertarget{group___g_p_i_o_ga176130b21c0e719121470a6042d4cf19}\label{group___g_p_i_o_ga176130b21c0e719121470a6042d4cf19} 
\index{GPIO@{GPIO}!BitAction@{BitAction}}
\index{BitAction@{BitAction}!GPIO@{GPIO}}
\doxysubsubsubsection{\texorpdfstring{BitAction}{BitAction}}
{\footnotesize\ttfamily enum \mbox{\hyperlink{group___g_p_i_o_ga176130b21c0e719121470a6042d4cf19}{Bit\+Action}}}



GPIO Bit SET and Bit RESET enumeration. 

\begin{DoxyEnumFields}{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{Bit\_RESET@{Bit\_RESET}!GPIO@{GPIO}}\index{GPIO@{GPIO}!Bit\_RESET@{Bit\_RESET}}}\Hypertarget{group___g_p_i_o_gga176130b21c0e719121470a6042d4cf19ae2c026f2b44a949f82a65f3385edef09}\label{group___g_p_i_o_gga176130b21c0e719121470a6042d4cf19ae2c026f2b44a949f82a65f3385edef09} 
Bit\+\_\+\+RESET&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{Bit\_SET@{Bit\_SET}!GPIO@{GPIO}}\index{GPIO@{GPIO}!Bit\_SET@{Bit\_SET}}}\Hypertarget{group___g_p_i_o_gga176130b21c0e719121470a6042d4cf19a3c477841a6ceec13fe47ef322432b992}\label{group___g_p_i_o_gga176130b21c0e719121470a6042d4cf19a3c477841a6ceec13fe47ef322432b992} 
Bit\+\_\+\+SET&\\
\hline

\end{DoxyEnumFields}
\Hypertarget{group___g_p_i_o_ga1347339e1c84a196fabbb31205eec5d4}\label{group___g_p_i_o_ga1347339e1c84a196fabbb31205eec5d4} 
\index{GPIO@{GPIO}!GPIOMode\_TypeDef@{GPIOMode\_TypeDef}}
\index{GPIOMode\_TypeDef@{GPIOMode\_TypeDef}!GPIO@{GPIO}}
\doxysubsubsubsection{\texorpdfstring{GPIOMode\_TypeDef}{GPIOMode\_TypeDef}}
{\footnotesize\ttfamily enum \mbox{\hyperlink{group___g_p_i_o_ga1347339e1c84a196fabbb31205eec5d4}{GPIOMode\+\_\+\+Type\+Def}}}



GPIO Configuration Mode enumeration. 

\begin{DoxyEnumFields}{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{GPIO\_Mode\_IN@{GPIO\_Mode\_IN}!GPIO@{GPIO}}\index{GPIO@{GPIO}!GPIO\_Mode\_IN@{GPIO\_Mode\_IN}}}\Hypertarget{group___g_p_i_o_gga1347339e1c84a196fabbb31205eec5d4a484aa18a6156ce916049b334ba1839de}\label{group___g_p_i_o_gga1347339e1c84a196fabbb31205eec5d4a484aa18a6156ce916049b334ba1839de} 
GPIO\+\_\+\+Mode\+\_\+\+IN&GPIO Input Mode \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{GPIO\_Mode\_OUT@{GPIO\_Mode\_OUT}!GPIO@{GPIO}}\index{GPIO@{GPIO}!GPIO\_Mode\_OUT@{GPIO\_Mode\_OUT}}}\Hypertarget{group___g_p_i_o_gga1347339e1c84a196fabbb31205eec5d4a60f1d530f4119efcad8e1a68c890c6a6}\label{group___g_p_i_o_gga1347339e1c84a196fabbb31205eec5d4a60f1d530f4119efcad8e1a68c890c6a6} 
GPIO\+\_\+\+Mode\+\_\+\+OUT&GPIO Output Mode \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{GPIO\_Mode\_AF@{GPIO\_Mode\_AF}!GPIO@{GPIO}}\index{GPIO@{GPIO}!GPIO\_Mode\_AF@{GPIO\_Mode\_AF}}}\Hypertarget{group___g_p_i_o_gga1347339e1c84a196fabbb31205eec5d4a6d44c35c6c5008d85bac9251a867e701}\label{group___g_p_i_o_gga1347339e1c84a196fabbb31205eec5d4a6d44c35c6c5008d85bac9251a867e701} 
GPIO\+\_\+\+Mode\+\_\+\+AF&GPIO Alternate function Mode \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{GPIO\_Mode\_AN@{GPIO\_Mode\_AN}!GPIO@{GPIO}}\index{GPIO@{GPIO}!GPIO\_Mode\_AN@{GPIO\_Mode\_AN}}}\Hypertarget{group___g_p_i_o_gga1347339e1c84a196fabbb31205eec5d4a6e5c0d7e6d2e22b834b24e1ca1d6d0db}\label{group___g_p_i_o_gga1347339e1c84a196fabbb31205eec5d4a6e5c0d7e6d2e22b834b24e1ca1d6d0db} 
GPIO\+\_\+\+Mode\+\_\+\+AN&GPIO Analog Mode \\
\hline

\end{DoxyEnumFields}
\Hypertarget{group___g_p_i_o_gae74212e8d66c389f47326b06bdf6d2ab}\label{group___g_p_i_o_gae74212e8d66c389f47326b06bdf6d2ab} 
\index{GPIO@{GPIO}!GPIOOType\_TypeDef@{GPIOOType\_TypeDef}}
\index{GPIOOType\_TypeDef@{GPIOOType\_TypeDef}!GPIO@{GPIO}}
\doxysubsubsubsection{\texorpdfstring{GPIOOType\_TypeDef}{GPIOOType\_TypeDef}}
{\footnotesize\ttfamily enum \mbox{\hyperlink{group___g_p_i_o_gae74212e8d66c389f47326b06bdf6d2ab}{GPIOOType\+\_\+\+Type\+Def}}}



GPIO Output type enumeration. 

\begin{DoxyEnumFields}{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{GPIO\_OType\_PP@{GPIO\_OType\_PP}!GPIO@{GPIO}}\index{GPIO@{GPIO}!GPIO\_OType\_PP@{GPIO\_OType\_PP}}}\Hypertarget{group___g_p_i_o_ggae74212e8d66c389f47326b06bdf6d2abad967f141221bf702a343f91ad6acf55f}\label{group___g_p_i_o_ggae74212e8d66c389f47326b06bdf6d2abad967f141221bf702a343f91ad6acf55f} 
GPIO\+\_\+\+OType\+\_\+\+PP&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{GPIO\_OType\_OD@{GPIO\_OType\_OD}!GPIO@{GPIO}}\index{GPIO@{GPIO}!GPIO\_OType\_OD@{GPIO\_OType\_OD}}}\Hypertarget{group___g_p_i_o_ggae74212e8d66c389f47326b06bdf6d2aba1e3717d7271e0707f559a149a1963e43}\label{group___g_p_i_o_ggae74212e8d66c389f47326b06bdf6d2aba1e3717d7271e0707f559a149a1963e43} 
GPIO\+\_\+\+OType\+\_\+\+OD&\\
\hline

\end{DoxyEnumFields}
\Hypertarget{group___g_p_i_o_gafb7ecd99c44b4fd702d669304a36c2c8}\label{group___g_p_i_o_gafb7ecd99c44b4fd702d669304a36c2c8} 
\index{GPIO@{GPIO}!GPIOPuPd\_TypeDef@{GPIOPuPd\_TypeDef}}
\index{GPIOPuPd\_TypeDef@{GPIOPuPd\_TypeDef}!GPIO@{GPIO}}
\doxysubsubsubsection{\texorpdfstring{GPIOPuPd\_TypeDef}{GPIOPuPd\_TypeDef}}
{\footnotesize\ttfamily enum \mbox{\hyperlink{group___g_p_i_o_gafb7ecd99c44b4fd702d669304a36c2c8}{GPIOPu\+Pd\+\_\+\+Type\+Def}}}



GPIO Configuration Pull\+Up Pull\+Down enumeration. 

\begin{DoxyEnumFields}{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{GPIO\_PuPd\_NOPULL@{GPIO\_PuPd\_NOPULL}!GPIO@{GPIO}}\index{GPIO@{GPIO}!GPIO\_PuPd\_NOPULL@{GPIO\_PuPd\_NOPULL}}}\Hypertarget{group___g_p_i_o_ggafb7ecd99c44b4fd702d669304a36c2c8a013a40bdeb6b3f43e02f8e4da896ba51}\label{group___g_p_i_o_ggafb7ecd99c44b4fd702d669304a36c2c8a013a40bdeb6b3f43e02f8e4da896ba51} 
GPIO\+\_\+\+Pu\+Pd\+\_\+\+NOPULL&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{GPIO\_PuPd\_UP@{GPIO\_PuPd\_UP}!GPIO@{GPIO}}\index{GPIO@{GPIO}!GPIO\_PuPd\_UP@{GPIO\_PuPd\_UP}}}\Hypertarget{group___g_p_i_o_ggafb7ecd99c44b4fd702d669304a36c2c8a474392f71830af3fcf2c4cc3896c9c8b}\label{group___g_p_i_o_ggafb7ecd99c44b4fd702d669304a36c2c8a474392f71830af3fcf2c4cc3896c9c8b} 
GPIO\+\_\+\+Pu\+Pd\+\_\+\+UP&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{GPIO\_PuPd\_DOWN@{GPIO\_PuPd\_DOWN}!GPIO@{GPIO}}\index{GPIO@{GPIO}!GPIO\_PuPd\_DOWN@{GPIO\_PuPd\_DOWN}}}\Hypertarget{group___g_p_i_o_ggafb7ecd99c44b4fd702d669304a36c2c8ab1e6c016575596c73327862984d8955c}\label{group___g_p_i_o_ggafb7ecd99c44b4fd702d669304a36c2c8ab1e6c016575596c73327862984d8955c} 
GPIO\+\_\+\+Pu\+Pd\+\_\+\+DOWN&\\
\hline

\end{DoxyEnumFields}
\Hypertarget{group___g_p_i_o_ga062ad92b67b4a1f301c161022cf3ba8e}\label{group___g_p_i_o_ga062ad92b67b4a1f301c161022cf3ba8e} 
\index{GPIO@{GPIO}!GPIOSpeed\_TypeDef@{GPIOSpeed\_TypeDef}}
\index{GPIOSpeed\_TypeDef@{GPIOSpeed\_TypeDef}!GPIO@{GPIO}}
\doxysubsubsubsection{\texorpdfstring{GPIOSpeed\_TypeDef}{GPIOSpeed\_TypeDef}}
{\footnotesize\ttfamily enum \mbox{\hyperlink{group___g_p_i_o_ga062ad92b67b4a1f301c161022cf3ba8e}{GPIOSpeed\+\_\+\+Type\+Def}}}



GPIO Output Maximum frequency enumeration. 

\begin{DoxyEnumFields}{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{GPIO\_Speed\_2MHz@{GPIO\_Speed\_2MHz}!GPIO@{GPIO}}\index{GPIO@{GPIO}!GPIO\_Speed\_2MHz@{GPIO\_Speed\_2MHz}}}\Hypertarget{group___g_p_i_o_gga062ad92b67b4a1f301c161022cf3ba8ea9bff9e174639332007c914483361be18}\label{group___g_p_i_o_gga062ad92b67b4a1f301c161022cf3ba8ea9bff9e174639332007c914483361be18} 
GPIO\+\_\+\+Speed\+\_\+2\+MHz&Low speed \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{GPIO\_Speed\_25MHz@{GPIO\_Speed\_25MHz}!GPIO@{GPIO}}\index{GPIO@{GPIO}!GPIO\_Speed\_25MHz@{GPIO\_Speed\_25MHz}}}\Hypertarget{group___g_p_i_o_gga062ad92b67b4a1f301c161022cf3ba8ea59a0acdf2ccd1b4b8d507e845e497c62}\label{group___g_p_i_o_gga062ad92b67b4a1f301c161022cf3ba8ea59a0acdf2ccd1b4b8d507e845e497c62} 
GPIO\+\_\+\+Speed\+\_\+25\+MHz&Medium speed \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{GPIO\_Speed\_50MHz@{GPIO\_Speed\_50MHz}!GPIO@{GPIO}}\index{GPIO@{GPIO}!GPIO\_Speed\_50MHz@{GPIO\_Speed\_50MHz}}}\Hypertarget{group___g_p_i_o_gga062ad92b67b4a1f301c161022cf3ba8ea9c47db10456202ac05134b12738ce581}\label{group___g_p_i_o_gga062ad92b67b4a1f301c161022cf3ba8ea9c47db10456202ac05134b12738ce581} 
GPIO\+\_\+\+Speed\+\_\+50\+MHz&Fast speed \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{GPIO\_Speed\_100MHz@{GPIO\_Speed\_100MHz}!GPIO@{GPIO}}\index{GPIO@{GPIO}!GPIO\_Speed\_100MHz@{GPIO\_Speed\_100MHz}}}\Hypertarget{group___g_p_i_o_gga062ad92b67b4a1f301c161022cf3ba8ea195a0e73cd63d7f5b5d41bd0155eacbb}\label{group___g_p_i_o_gga062ad92b67b4a1f301c161022cf3ba8ea195a0e73cd63d7f5b5d41bd0155eacbb} 
GPIO\+\_\+\+Speed\+\_\+100\+MHz&High speed on 30 pF (80 MHz Output max speed on 15 pF) \\
\hline

\end{DoxyEnumFields}


\doxysubsubsection{Function Documentation}
\Hypertarget{group___g_p_i_o_gaa60bdf3182c44b5fa818f237042f52ee}\label{group___g_p_i_o_gaa60bdf3182c44b5fa818f237042f52ee} 
\index{GPIO@{GPIO}!GPIO\_DeInit@{GPIO\_DeInit}}
\index{GPIO\_DeInit@{GPIO\_DeInit}!GPIO@{GPIO}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_DeInit()}{GPIO\_DeInit()}}
{\footnotesize\ttfamily void GPIO\+\_\+\+De\+Init (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}}]{GPIOx }\end{DoxyParamCaption})}



Deinitializes the GPIOx peripheral registers to their default reset values. 

\begin{DoxyNote}{Note}
By default, The GPIO pins are configured in input floating mode (except JTAG pins). 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em GPIOx} & where x can be (A..I) to select the GPIO peripheral. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\Hypertarget{group___g_p_i_o_ga71abf9404261370d03cca449b88d3a65}\label{group___g_p_i_o_ga71abf9404261370d03cca449b88d3a65} 
\index{GPIO@{GPIO}!GPIO\_Init@{GPIO\_Init}}
\index{GPIO\_Init@{GPIO\_Init}!GPIO@{GPIO}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_Init()}{GPIO\_Init()}}
{\footnotesize\ttfamily void GPIO\+\_\+\+Init (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}}]{GPIOx,  }\item[{\mbox{\hyperlink{struct_g_p_i_o___init_type_def}{GPIO\+\_\+\+Init\+Type\+Def}} \texorpdfstring{$\ast$}{*}}]{GPIO\+\_\+\+Init\+Struct }\end{DoxyParamCaption})}



Initializes the GPIOx peripheral according to the specified parameters in the GPIO\+\_\+\+Init\+Struct. 


\begin{DoxyParams}{Parameters}
{\em GPIOx} & where x can be (A..I) to select the GPIO peripheral. \\
\hline
{\em GPIO\+\_\+\+Init\+Struct} & pointer to a \doxylink{struct_g_p_i_o___init_type_def}{GPIO\+\_\+\+Init\+Type\+Def} structure that contains the configuration information for the specified GPIO peripheral. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\Hypertarget{group___g_p_i_o_ga0a77617a322562ae84f8d72486032c5d}\label{group___g_p_i_o_ga0a77617a322562ae84f8d72486032c5d} 
\index{GPIO@{GPIO}!GPIO\_PinAFConfig@{GPIO\_PinAFConfig}}
\index{GPIO\_PinAFConfig@{GPIO\_PinAFConfig}!GPIO@{GPIO}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_PinAFConfig()}{GPIO\_PinAFConfig()}}
{\footnotesize\ttfamily void GPIO\+\_\+\+Pin\+AFConfig (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}}]{GPIOx,  }\item[{uint16\+\_\+t}]{GPIO\+\_\+\+Pin\+Source,  }\item[{uint8\+\_\+t}]{GPIO\+\_\+\+AF }\end{DoxyParamCaption})}



Changes the mapping of the specified pin. 


\begin{DoxyParams}{Parameters}
{\em GPIOx} & where x can be (A..I) to select the GPIO peripheral. \\
\hline
{\em GPIO\+\_\+\+Pin\+Source} & specifies the pin for the Alternate function. This parameter can be GPIO\+\_\+\+Pin\+Sourcex where x can be (0..15). \\
\hline
{\em GPIO\+\_\+\+AFSelection} & selects the pin to used as Alternate function. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item GPIO\+\_\+\+AF\+\_\+\+RTC\+\_\+50\+Hz\+: Connect RTC\+\_\+50\+Hz pin to AF0 (default after reset) \item GPIO\+\_\+\+AF\+\_\+\+MCO\+: Connect MCO pin (MCO1 and MCO2) to AF0 (default after reset) \item GPIO\+\_\+\+AF\+\_\+\+TAMPER\+: Connect TAMPER pins (TAMPER\+\_\+1 and TAMPER\+\_\+2) to AF0 (default after reset) \item GPIO\+\_\+\+AF\+\_\+\+SWJ\+: Connect SWJ pins (SWD and JTAG)to AF0 (default after reset) \item GPIO\+\_\+\+AF\+\_\+\+TRACE\+: Connect TRACE pins to AF0 (default after reset) \item GPIO\+\_\+\+AF\+\_\+\+TIM1\+: Connect TIM1 pins to AF1 \item GPIO\+\_\+\+AF\+\_\+\+TIM2\+: Connect TIM2 pins to AF1 \item GPIO\+\_\+\+AF\+\_\+\+TIM3\+: Connect TIM3 pins to AF2 \item GPIO\+\_\+\+AF\+\_\+\+TIM4\+: Connect TIM4 pins to AF2 \item GPIO\+\_\+\+AF\+\_\+\+TIM5\+: Connect TIM5 pins to AF2 \item GPIO\+\_\+\+AF\+\_\+\+TIM8\+: Connect TIM8 pins to AF3 \item GPIO\+\_\+\+AF\+\_\+\+TIM9\+: Connect TIM9 pins to AF3 \item GPIO\+\_\+\+AF\+\_\+\+TIM10\+: Connect TIM10 pins to AF3 \item GPIO\+\_\+\+AF\+\_\+\+TIM11\+: Connect TIM11 pins to AF3 \item GPIO\+\_\+\+AF\+\_\+\+I2\+C1\+: Connect I2\+C1 pins to AF4 \item GPIO\+\_\+\+AF\+\_\+\+I2\+C2\+: Connect I2\+C2 pins to AF4 \item GPIO\+\_\+\+AF\+\_\+\+I2\+C3\+: Connect I2\+C3 pins to AF4 \item GPIO\+\_\+\+AF\+\_\+\+SPI1\+: Connect SPI1 pins to AF5 \item GPIO\+\_\+\+AF\+\_\+\+SPI2\+: Connect SPI2/\+I2\+S2 pins to AF5 \item GPIO\+\_\+\+AF\+\_\+\+SPI3\+: Connect SPI3/\+I2\+S3 pins to AF6 \item GPIO\+\_\+\+AF\+\_\+\+I2\+S3ext\+: Connect I2\+S3ext pins to AF7 \item GPIO\+\_\+\+AF\+\_\+\+USART1\+: Connect USART1 pins to AF7 \item GPIO\+\_\+\+AF\+\_\+\+USART2\+: Connect USART2 pins to AF7 \item GPIO\+\_\+\+AF\+\_\+\+USART3\+: Connect USART3 pins to AF7 \item GPIO\+\_\+\+AF\+\_\+\+UART4\+: Connect UART4 pins to AF8 \item GPIO\+\_\+\+AF\+\_\+\+UART5\+: Connect UART5 pins to AF8 \item GPIO\+\_\+\+AF\+\_\+\+USART6\+: Connect USART6 pins to AF8 \item GPIO\+\_\+\+AF\+\_\+\+CAN1\+: Connect CAN1 pins to AF9 \item GPIO\+\_\+\+AF\+\_\+\+CAN2\+: Connect CAN2 pins to AF9 \item GPIO\+\_\+\+AF\+\_\+\+TIM12\+: Connect TIM12 pins to AF9 \item GPIO\+\_\+\+AF\+\_\+\+TIM13\+: Connect TIM13 pins to AF9 \item GPIO\+\_\+\+AF\+\_\+\+TIM14\+: Connect TIM14 pins to AF9 \item GPIO\+\_\+\+AF\+\_\+\+OTG\+\_\+\+FS\+: Connect OTG\+\_\+\+FS pins to AF10 \item GPIO\+\_\+\+AF\+\_\+\+OTG\+\_\+\+HS\+: Connect OTG\+\_\+\+HS pins to AF10 \item GPIO\+\_\+\+AF\+\_\+\+ETH\+: Connect ETHERNET pins to AF11 \item GPIO\+\_\+\+AF\+\_\+\+FSMC\+: Connect FSMC pins to AF12 \item GPIO\+\_\+\+AF\+\_\+\+OTG\+\_\+\+HS\+\_\+\+FS\+: Connect OTG HS (configured in FS) pins to AF12 \item GPIO\+\_\+\+AF\+\_\+\+SDIO\+: Connect SDIO pins to AF12 \item GPIO\+\_\+\+AF\+\_\+\+DCMI\+: Connect DCMI pins to AF13 \item GPIO\+\_\+\+AF\+\_\+\+EVENTOUT\+: Connect EVENTOUT pins to AF15 \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\Hypertarget{group___g_p_i_o_gad2f2e615928c69fd0d8c641a7cedaafc}\label{group___g_p_i_o_gad2f2e615928c69fd0d8c641a7cedaafc} 
\index{GPIO@{GPIO}!GPIO\_PinLockConfig@{GPIO\_PinLockConfig}}
\index{GPIO\_PinLockConfig@{GPIO\_PinLockConfig}!GPIO@{GPIO}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_PinLockConfig()}{GPIO\_PinLockConfig()}}
{\footnotesize\ttfamily void GPIO\+\_\+\+Pin\+Lock\+Config (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}}]{GPIOx,  }\item[{uint16\+\_\+t}]{GPIO\+\_\+\+Pin }\end{DoxyParamCaption})}



Locks GPIO Pins configuration registers. 

\begin{DoxyNote}{Note}
The locked registers are GPIOx\+\_\+\+MODER, GPIOx\+\_\+\+OTYPER, GPIOx\+\_\+\+OSPEEDR, GPIOx\+\_\+\+PUPDR, GPIOx\+\_\+\+AFRL and GPIOx\+\_\+\+AFRH. 

The configuration of the locked GPIO pins can no longer be modified until the next reset. 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em GPIOx} & where x can be (A..I) to select the GPIO peripheral. \\
\hline
{\em GPIO\+\_\+\+Pin} & specifies the port bit to be locked. This parameter can be any combination of GPIO\+\_\+\+Pin\+\_\+x where x can be (0..15). \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\Hypertarget{group___g_p_i_o_ga139a33adc8409288e9f193bbebb5a0f7}\label{group___g_p_i_o_ga139a33adc8409288e9f193bbebb5a0f7} 
\index{GPIO@{GPIO}!GPIO\_ReadInputData@{GPIO\_ReadInputData}}
\index{GPIO\_ReadInputData@{GPIO\_ReadInputData}!GPIO@{GPIO}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_ReadInputData()}{GPIO\_ReadInputData()}}
{\footnotesize\ttfamily uint16\+\_\+t GPIO\+\_\+\+Read\+Input\+Data (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}}]{GPIOx }\end{DoxyParamCaption})}



Reads the specified GPIO input data port. 


\begin{DoxyParams}{Parameters}
{\em GPIOx} & where x can be (A..I) to select the GPIO peripheral. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em GPIO} & input data port value. \\
\hline
\end{DoxyRetVals}
\Hypertarget{group___g_p_i_o_ga98772ef6b639b3fa06c8ae5ba28d3aaa}\label{group___g_p_i_o_ga98772ef6b639b3fa06c8ae5ba28d3aaa} 
\index{GPIO@{GPIO}!GPIO\_ReadInputDataBit@{GPIO\_ReadInputDataBit}}
\index{GPIO\_ReadInputDataBit@{GPIO\_ReadInputDataBit}!GPIO@{GPIO}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_ReadInputDataBit()}{GPIO\_ReadInputDataBit()}}
{\footnotesize\ttfamily uint8\+\_\+t GPIO\+\_\+\+Read\+Input\+Data\+Bit (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}}]{GPIOx,  }\item[{uint16\+\_\+t}]{GPIO\+\_\+\+Pin }\end{DoxyParamCaption})}



Reads the specified input port pin. 


\begin{DoxyParams}{Parameters}
{\em GPIOx} & where x can be (A..I) to select the GPIO peripheral. \\
\hline
{\em GPIO\+\_\+\+Pin} & specifies the port bit to read. This parameter can be GPIO\+\_\+\+Pin\+\_\+x where x can be (0..15). \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em The} & input port pin value. \\
\hline
\end{DoxyRetVals}
\Hypertarget{group___g_p_i_o_gaf8938a34280b7dc3e39872a7c17bb323}\label{group___g_p_i_o_gaf8938a34280b7dc3e39872a7c17bb323} 
\index{GPIO@{GPIO}!GPIO\_ReadOutputData@{GPIO\_ReadOutputData}}
\index{GPIO\_ReadOutputData@{GPIO\_ReadOutputData}!GPIO@{GPIO}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_ReadOutputData()}{GPIO\_ReadOutputData()}}
{\footnotesize\ttfamily uint16\+\_\+t GPIO\+\_\+\+Read\+Output\+Data (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}}]{GPIOx }\end{DoxyParamCaption})}



Reads the specified GPIO output data port. 


\begin{DoxyParams}{Parameters}
{\em GPIOx} & where x can be (A..I) to select the GPIO peripheral. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em GPIO} & output data port value. \\
\hline
\end{DoxyRetVals}
\Hypertarget{group___g_p_i_o_ga138270f8695b105b7c6ed405792919c1}\label{group___g_p_i_o_ga138270f8695b105b7c6ed405792919c1} 
\index{GPIO@{GPIO}!GPIO\_ReadOutputDataBit@{GPIO\_ReadOutputDataBit}}
\index{GPIO\_ReadOutputDataBit@{GPIO\_ReadOutputDataBit}!GPIO@{GPIO}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_ReadOutputDataBit()}{GPIO\_ReadOutputDataBit()}}
{\footnotesize\ttfamily uint8\+\_\+t GPIO\+\_\+\+Read\+Output\+Data\+Bit (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}}]{GPIOx,  }\item[{uint16\+\_\+t}]{GPIO\+\_\+\+Pin }\end{DoxyParamCaption})}



Reads the specified output data port bit. 


\begin{DoxyParams}{Parameters}
{\em GPIOx} & where x can be (A..I) to select the GPIO peripheral. \\
\hline
{\em GPIO\+\_\+\+Pin} & specifies the port bit to read. This parameter can be GPIO\+\_\+\+Pin\+\_\+x where x can be (0..15). \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em The} & output port pin value. \\
\hline
\end{DoxyRetVals}
\Hypertarget{group___g_p_i_o_ga6fcd35b207a66608dd2c9d7de9247dc8}\label{group___g_p_i_o_ga6fcd35b207a66608dd2c9d7de9247dc8} 
\index{GPIO@{GPIO}!GPIO\_ResetBits@{GPIO\_ResetBits}}
\index{GPIO\_ResetBits@{GPIO\_ResetBits}!GPIO@{GPIO}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_ResetBits()}{GPIO\_ResetBits()}}
{\footnotesize\ttfamily void GPIO\+\_\+\+Reset\+Bits (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}}]{GPIOx,  }\item[{uint16\+\_\+t}]{GPIO\+\_\+\+Pin }\end{DoxyParamCaption})}



Clears the selected data port bits. 

\begin{DoxyNote}{Note}
This functions uses GPIOx\+\_\+\+BSRR register to allow atomic read/modify accesses. In this way, there is no risk of an IRQ occurring between the read and the modify access. 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em GPIOx} & where x can be (A..I) to select the GPIO peripheral. \\
\hline
{\em GPIO\+\_\+\+Pin} & specifies the port bits to be written. This parameter can be any combination of GPIO\+\_\+\+Pin\+\_\+x where x can be (0..15). \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\Hypertarget{group___g_p_i_o_ga9e1352eed7c6620e18af2d86f6b6ff8e}\label{group___g_p_i_o_ga9e1352eed7c6620e18af2d86f6b6ff8e} 
\index{GPIO@{GPIO}!GPIO\_SetBits@{GPIO\_SetBits}}
\index{GPIO\_SetBits@{GPIO\_SetBits}!GPIO@{GPIO}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_SetBits()}{GPIO\_SetBits()}}
{\footnotesize\ttfamily void GPIO\+\_\+\+Set\+Bits (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}}]{GPIOx,  }\item[{uint16\+\_\+t}]{GPIO\+\_\+\+Pin }\end{DoxyParamCaption})}



Sets the selected data port bits. 

\begin{DoxyNote}{Note}
This functions uses GPIOx\+\_\+\+BSRR register to allow atomic read/modify accesses. In this way, there is no risk of an IRQ occurring between the read and the modify access. 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em GPIOx} & where x can be (A..I) to select the GPIO peripheral. \\
\hline
{\em GPIO\+\_\+\+Pin} & specifies the port bits to be written. This parameter can be any combination of GPIO\+\_\+\+Pin\+\_\+x where x can be (0..15). \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\Hypertarget{group___g_p_i_o_gab28de41278e7f8c63d0851e2733b10df}\label{group___g_p_i_o_gab28de41278e7f8c63d0851e2733b10df} 
\index{GPIO@{GPIO}!GPIO\_StructInit@{GPIO\_StructInit}}
\index{GPIO\_StructInit@{GPIO\_StructInit}!GPIO@{GPIO}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_StructInit()}{GPIO\_StructInit()}}
{\footnotesize\ttfamily void GPIO\+\_\+\+Struct\+Init (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_g_p_i_o___init_type_def}{GPIO\+\_\+\+Init\+Type\+Def}} \texorpdfstring{$\ast$}{*}}]{GPIO\+\_\+\+Init\+Struct }\end{DoxyParamCaption})}



Fills each GPIO\+\_\+\+Init\+Struct member with its default value. 


\begin{DoxyParams}{Parameters}
{\em GPIO\+\_\+\+Init\+Struct} & \+: pointer to a \doxylink{struct_g_p_i_o___init_type_def}{GPIO\+\_\+\+Init\+Type\+Def} structure which will be initialized. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\Hypertarget{group___g_p_i_o_gac1b837c66258872740d5f89f23549ab1}\label{group___g_p_i_o_gac1b837c66258872740d5f89f23549ab1} 
\index{GPIO@{GPIO}!GPIO\_ToggleBits@{GPIO\_ToggleBits}}
\index{GPIO\_ToggleBits@{GPIO\_ToggleBits}!GPIO@{GPIO}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_ToggleBits()}{GPIO\_ToggleBits()}}
{\footnotesize\ttfamily void GPIO\+\_\+\+Toggle\+Bits (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}}]{GPIOx,  }\item[{uint16\+\_\+t}]{GPIO\+\_\+\+Pin }\end{DoxyParamCaption})}



Toggles the specified GPIO pins.. 


\begin{DoxyParams}{Parameters}
{\em GPIOx} & where x can be (A..I) to select the GPIO peripheral. \\
\hline
{\em GPIO\+\_\+\+Pin} & Specifies the pins to be toggled. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\Hypertarget{group___g_p_i_o_gaa925f19c8547a00c7a0c269a84873bf9}\label{group___g_p_i_o_gaa925f19c8547a00c7a0c269a84873bf9} 
\index{GPIO@{GPIO}!GPIO\_Write@{GPIO\_Write}}
\index{GPIO\_Write@{GPIO\_Write}!GPIO@{GPIO}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_Write()}{GPIO\_Write()}}
{\footnotesize\ttfamily void GPIO\+\_\+\+Write (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}}]{GPIOx,  }\item[{uint16\+\_\+t}]{Port\+Val }\end{DoxyParamCaption})}



Writes data to the specified GPIO data port. 


\begin{DoxyParams}{Parameters}
{\em GPIOx} & where x can be (A..I) to select the GPIO peripheral. \\
\hline
{\em Port\+Val} & specifies the value to be written to the port output data register. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\Hypertarget{group___g_p_i_o_ga8f7b237fd744d9f7456fbe0da47a9b80}\label{group___g_p_i_o_ga8f7b237fd744d9f7456fbe0da47a9b80} 
\index{GPIO@{GPIO}!GPIO\_WriteBit@{GPIO\_WriteBit}}
\index{GPIO\_WriteBit@{GPIO\_WriteBit}!GPIO@{GPIO}}
\doxysubsubsubsection{\texorpdfstring{GPIO\_WriteBit()}{GPIO\_WriteBit()}}
{\footnotesize\ttfamily void GPIO\+\_\+\+Write\+Bit (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}}]{GPIOx,  }\item[{uint16\+\_\+t}]{GPIO\+\_\+\+Pin,  }\item[{\mbox{\hyperlink{group___g_p_i_o_ga176130b21c0e719121470a6042d4cf19}{Bit\+Action}}}]{Bit\+Val }\end{DoxyParamCaption})}



Sets or clears the selected data port bit. 


\begin{DoxyParams}{Parameters}
{\em GPIOx} & where x can be (A..I) to select the GPIO peripheral. \\
\hline
{\em GPIO\+\_\+\+Pin} & specifies the port bit to be written. This parameter can be one of GPIO\+\_\+\+Pin\+\_\+x where x can be (0..15). \\
\hline
{\em Bit\+Val} & specifies the value to be written to the selected bit. This parameter can be one of the Bit\+Action enum values\+: \begin{DoxyItemize}
\item Bit\+\_\+\+RESET\+: to clear the port pin \item Bit\+\_\+\+SET\+: to set the port pin \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\input{d5/d88/group___g_p_i_o___private___functions}
\input{dd/dd8/group___g_p_i_o___exported___constants}
