// Seed: 1602869540
module module_0 (
    output supply0 id_0
);
  wire id_2;
  module_2(
      id_2, id_2, id_2, id_2, id_2, id_2, id_2, id_2, id_2, id_2, id_2, id_2, id_2
  );
endmodule
module module_1 (
    output supply1 id_0,
    input tri1 id_1
);
  id_3 :
  assert property (@(id_3 or posedge id_3) id_1)
  else;
  module_0(
      id_3
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_13;
  input wire id_12;
  inout wire id_11;
  inout wire id_10;
  output wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_13 = id_6;
  assign id_4  = 1;
  wire id_14;
endmodule
