{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1666968559347 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1666968559360 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 28 09:49:19 2022 " "Processing started: Fri Oct 28 09:49:19 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1666968559360 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666968559360 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off praccinco -c praccinco " "Command: quartus_map --read_settings_files=on --write_settings_files=off praccinco -c praccinco" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666968559360 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1666968560189 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1666968560190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "servomotor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file servomotor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 servomotor-arqser " "Found design unit 1: servomotor-arqser" {  } { { "servomotor.vhd" "" { Text "C:/Users/miria/VLSI/PRACTICA5/servomotor.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666968580532 ""} { "Info" "ISGN_ENTITY_NAME" "1 servomotor " "Found entity 1: servomotor" {  } { { "servomotor.vhd" "" { Text "C:/Users/miria/VLSI/PRACTICA5/servomotor.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666968580532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666968580532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cont.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cont-arqcont " "Found design unit 1: cont-arqcont" {  } { { "cont.vhd" "" { Text "C:/Users/miria/VLSI/PRACTICA5/cont.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666968580534 ""} { "Info" "ISGN_ENTITY_NAME" "1 cont " "Found entity 1: cont" {  } { { "cont.vhd" "" { Text "C:/Users/miria/VLSI/PRACTICA5/cont.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666968580534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666968580534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "movimiento.vhd 2 1 " "Found 2 design units, including 1 entities, in source file movimiento.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 movimiento-arqmov " "Found design unit 1: movimiento-arqmov" {  } { { "movimiento.vhd" "" { Text "C:/Users/miria/VLSI/PRACTICA5/movimiento.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666968580536 ""} { "Info" "ISGN_ENTITY_NAME" "1 movimiento " "Found entity 1: movimiento" {  } { { "movimiento.vhd" "" { Text "C:/Users/miria/VLSI/PRACTICA5/movimiento.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666968580536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666968580536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divf-arqdivf " "Found design unit 1: divf-arqdivf" {  } { { "divf.vhd" "" { Text "C:/Users/miria/VLSI/PRACTICA5/divf.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666968580537 ""} { "Info" "ISGN_ENTITY_NAME" "1 divf " "Found entity 1: divf" {  } { { "divf.vhd" "" { Text "C:/Users/miria/VLSI/PRACTICA5/divf.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666968580537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666968580537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "senal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file senal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 senal-arqs " "Found design unit 1: senal-arqs" {  } { { "senal.vhd" "" { Text "C:/Users/miria/VLSI/PRACTICA5/senal.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666968580539 ""} { "Info" "ISGN_ENTITY_NAME" "1 senal " "Found entity 1: senal" {  } { { "senal.vhd" "" { Text "C:/Users/miria/VLSI/PRACTICA5/senal.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666968580539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666968580539 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "servomotor " "Elaborating entity \"servomotor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1666968580618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "divf divf:u1 A:arqdivf " "Elaborating entity \"divf\" using architecture \"A:arqdivf\" for hierarchy \"divf:u1\"" {  } { { "servomotor.vhd" "u1" { Text "C:/Users/miria/VLSI/PRACTICA5/servomotor.vhd" 16 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666968580633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "divf divf:u2 A:arqdivf " "Elaborating entity \"divf\" using architecture \"A:arqdivf\" for hierarchy \"divf:u2\"" {  } { { "servomotor.vhd" "u2" { Text "C:/Users/miria/VLSI/PRACTICA5/servomotor.vhd" 17 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666968580645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "movimiento movimiento:u3 A:arqmov " "Elaborating entity \"movimiento\" using architecture \"A:arqmov\" for hierarchy \"movimiento:u3\"" {  } { { "servomotor.vhd" "u3" { Text "C:/Users/miria/VLSI/PRACTICA5/servomotor.vhd" 18 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666968580659 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ancho1 movimiento.vhd(35) " "VHDL Process Statement warning at movimiento.vhd(35): signal \"ancho1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "movimiento.vhd" "" { Text "C:/Users/miria/VLSI/PRACTICA5/movimiento.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1666968580661 "|servomotor|movimiento:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ancho movimiento.vhd(36) " "VHDL Process Statement warning at movimiento.vhd(36): signal \"ancho\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "movimiento.vhd" "" { Text "C:/Users/miria/VLSI/PRACTICA5/movimiento.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1666968580661 "|servomotor|movimiento:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ancho2 movimiento.vhd(40) " "VHDL Process Statement warning at movimiento.vhd(40): signal \"ancho2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "movimiento.vhd" "" { Text "C:/Users/miria/VLSI/PRACTICA5/movimiento.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1666968580662 "|servomotor|movimiento:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ancho movimiento.vhd(41) " "VHDL Process Statement warning at movimiento.vhd(41): signal \"ancho\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "movimiento.vhd" "" { Text "C:/Users/miria/VLSI/PRACTICA5/movimiento.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1666968580662 "|servomotor|movimiento:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "valor movimiento.vhd(50) " "VHDL Process Statement warning at movimiento.vhd(50): signal \"valor\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "movimiento.vhd" "" { Text "C:/Users/miria/VLSI/PRACTICA5/movimiento.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1666968580662 "|servomotor|movimiento:u3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "valor movimiento.vhd(19) " "VHDL Process Statement warning at movimiento.vhd(19): inferring latch(es) for signal or variable \"valor\", which holds its previous value in one or more paths through the process" {  } { { "movimiento.vhd" "" { Text "C:/Users/miria/VLSI/PRACTICA5/movimiento.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1666968580664 "|servomotor|movimiento:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor\[0\] movimiento.vhd(19) " "Inferred latch for \"valor\[0\]\" at movimiento.vhd(19)" {  } { { "movimiento.vhd" "" { Text "C:/Users/miria/VLSI/PRACTICA5/movimiento.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666968580665 "|servomotor|movimiento:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor\[1\] movimiento.vhd(19) " "Inferred latch for \"valor\[1\]\" at movimiento.vhd(19)" {  } { { "movimiento.vhd" "" { Text "C:/Users/miria/VLSI/PRACTICA5/movimiento.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666968580665 "|servomotor|movimiento:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor\[2\] movimiento.vhd(19) " "Inferred latch for \"valor\[2\]\" at movimiento.vhd(19)" {  } { { "movimiento.vhd" "" { Text "C:/Users/miria/VLSI/PRACTICA5/movimiento.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666968580666 "|servomotor|movimiento:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor\[3\] movimiento.vhd(19) " "Inferred latch for \"valor\[3\]\" at movimiento.vhd(19)" {  } { { "movimiento.vhd" "" { Text "C:/Users/miria/VLSI/PRACTICA5/movimiento.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666968580666 "|servomotor|movimiento:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor\[4\] movimiento.vhd(19) " "Inferred latch for \"valor\[4\]\" at movimiento.vhd(19)" {  } { { "movimiento.vhd" "" { Text "C:/Users/miria/VLSI/PRACTICA5/movimiento.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666968580666 "|servomotor|movimiento:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor\[5\] movimiento.vhd(19) " "Inferred latch for \"valor\[5\]\" at movimiento.vhd(19)" {  } { { "movimiento.vhd" "" { Text "C:/Users/miria/VLSI/PRACTICA5/movimiento.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666968580666 "|servomotor|movimiento:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor\[6\] movimiento.vhd(19) " "Inferred latch for \"valor\[6\]\" at movimiento.vhd(19)" {  } { { "movimiento.vhd" "" { Text "C:/Users/miria/VLSI/PRACTICA5/movimiento.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666968580666 "|servomotor|movimiento:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor\[7\] movimiento.vhd(19) " "Inferred latch for \"valor\[7\]\" at movimiento.vhd(19)" {  } { { "movimiento.vhd" "" { Text "C:/Users/miria/VLSI/PRACTICA5/movimiento.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666968580667 "|servomotor|movimiento:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor\[8\] movimiento.vhd(19) " "Inferred latch for \"valor\[8\]\" at movimiento.vhd(19)" {  } { { "movimiento.vhd" "" { Text "C:/Users/miria/VLSI/PRACTICA5/movimiento.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666968580667 "|servomotor|movimiento:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor\[9\] movimiento.vhd(19) " "Inferred latch for \"valor\[9\]\" at movimiento.vhd(19)" {  } { { "movimiento.vhd" "" { Text "C:/Users/miria/VLSI/PRACTICA5/movimiento.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666968580667 "|servomotor|movimiento:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor\[10\] movimiento.vhd(19) " "Inferred latch for \"valor\[10\]\" at movimiento.vhd(19)" {  } { { "movimiento.vhd" "" { Text "C:/Users/miria/VLSI/PRACTICA5/movimiento.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666968580668 "|servomotor|movimiento:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor\[11\] movimiento.vhd(19) " "Inferred latch for \"valor\[11\]\" at movimiento.vhd(19)" {  } { { "movimiento.vhd" "" { Text "C:/Users/miria/VLSI/PRACTICA5/movimiento.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666968580668 "|servomotor|movimiento:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor\[12\] movimiento.vhd(19) " "Inferred latch for \"valor\[12\]\" at movimiento.vhd(19)" {  } { { "movimiento.vhd" "" { Text "C:/Users/miria/VLSI/PRACTICA5/movimiento.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666968580668 "|servomotor|movimiento:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor\[13\] movimiento.vhd(19) " "Inferred latch for \"valor\[13\]\" at movimiento.vhd(19)" {  } { { "movimiento.vhd" "" { Text "C:/Users/miria/VLSI/PRACTICA5/movimiento.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666968580668 "|servomotor|movimiento:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor\[14\] movimiento.vhd(19) " "Inferred latch for \"valor\[14\]\" at movimiento.vhd(19)" {  } { { "movimiento.vhd" "" { Text "C:/Users/miria/VLSI/PRACTICA5/movimiento.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666968580668 "|servomotor|movimiento:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor\[15\] movimiento.vhd(19) " "Inferred latch for \"valor\[15\]\" at movimiento.vhd(19)" {  } { { "movimiento.vhd" "" { Text "C:/Users/miria/VLSI/PRACTICA5/movimiento.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666968580668 "|servomotor|movimiento:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor\[16\] movimiento.vhd(19) " "Inferred latch for \"valor\[16\]\" at movimiento.vhd(19)" {  } { { "movimiento.vhd" "" { Text "C:/Users/miria/VLSI/PRACTICA5/movimiento.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666968580670 "|servomotor|movimiento:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor\[17\] movimiento.vhd(19) " "Inferred latch for \"valor\[17\]\" at movimiento.vhd(19)" {  } { { "movimiento.vhd" "" { Text "C:/Users/miria/VLSI/PRACTICA5/movimiento.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666968580670 "|servomotor|movimiento:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor\[18\] movimiento.vhd(19) " "Inferred latch for \"valor\[18\]\" at movimiento.vhd(19)" {  } { { "movimiento.vhd" "" { Text "C:/Users/miria/VLSI/PRACTICA5/movimiento.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666968580670 "|servomotor|movimiento:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor\[19\] movimiento.vhd(19) " "Inferred latch for \"valor\[19\]\" at movimiento.vhd(19)" {  } { { "movimiento.vhd" "" { Text "C:/Users/miria/VLSI/PRACTICA5/movimiento.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666968580670 "|servomotor|movimiento:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor\[20\] movimiento.vhd(19) " "Inferred latch for \"valor\[20\]\" at movimiento.vhd(19)" {  } { { "movimiento.vhd" "" { Text "C:/Users/miria/VLSI/PRACTICA5/movimiento.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666968580670 "|servomotor|movimiento:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor\[21\] movimiento.vhd(19) " "Inferred latch for \"valor\[21\]\" at movimiento.vhd(19)" {  } { { "movimiento.vhd" "" { Text "C:/Users/miria/VLSI/PRACTICA5/movimiento.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666968580670 "|servomotor|movimiento:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor\[22\] movimiento.vhd(19) " "Inferred latch for \"valor\[22\]\" at movimiento.vhd(19)" {  } { { "movimiento.vhd" "" { Text "C:/Users/miria/VLSI/PRACTICA5/movimiento.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666968580671 "|servomotor|movimiento:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor\[23\] movimiento.vhd(19) " "Inferred latch for \"valor\[23\]\" at movimiento.vhd(19)" {  } { { "movimiento.vhd" "" { Text "C:/Users/miria/VLSI/PRACTICA5/movimiento.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666968580671 "|servomotor|movimiento:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor\[24\] movimiento.vhd(19) " "Inferred latch for \"valor\[24\]\" at movimiento.vhd(19)" {  } { { "movimiento.vhd" "" { Text "C:/Users/miria/VLSI/PRACTICA5/movimiento.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666968580671 "|servomotor|movimiento:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor\[25\] movimiento.vhd(19) " "Inferred latch for \"valor\[25\]\" at movimiento.vhd(19)" {  } { { "movimiento.vhd" "" { Text "C:/Users/miria/VLSI/PRACTICA5/movimiento.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666968580671 "|servomotor|movimiento:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor\[26\] movimiento.vhd(19) " "Inferred latch for \"valor\[26\]\" at movimiento.vhd(19)" {  } { { "movimiento.vhd" "" { Text "C:/Users/miria/VLSI/PRACTICA5/movimiento.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666968580671 "|servomotor|movimiento:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor\[27\] movimiento.vhd(19) " "Inferred latch for \"valor\[27\]\" at movimiento.vhd(19)" {  } { { "movimiento.vhd" "" { Text "C:/Users/miria/VLSI/PRACTICA5/movimiento.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666968580672 "|servomotor|movimiento:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor\[28\] movimiento.vhd(19) " "Inferred latch for \"valor\[28\]\" at movimiento.vhd(19)" {  } { { "movimiento.vhd" "" { Text "C:/Users/miria/VLSI/PRACTICA5/movimiento.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666968580672 "|servomotor|movimiento:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor\[29\] movimiento.vhd(19) " "Inferred latch for \"valor\[29\]\" at movimiento.vhd(19)" {  } { { "movimiento.vhd" "" { Text "C:/Users/miria/VLSI/PRACTICA5/movimiento.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666968580672 "|servomotor|movimiento:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor\[30\] movimiento.vhd(19) " "Inferred latch for \"valor\[30\]\" at movimiento.vhd(19)" {  } { { "movimiento.vhd" "" { Text "C:/Users/miria/VLSI/PRACTICA5/movimiento.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666968580672 "|servomotor|movimiento:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor\[31\] movimiento.vhd(19) " "Inferred latch for \"valor\[31\]\" at movimiento.vhd(19)" {  } { { "movimiento.vhd" "" { Text "C:/Users/miria/VLSI/PRACTICA5/movimiento.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666968580673 "|servomotor|movimiento:u3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "cont movimiento:u3\|cont:u1 A:arqcont " "Elaborating entity \"cont\" using architecture \"A:arqcont\" for hierarchy \"movimiento:u3\|cont:u1\"" {  } { { "movimiento.vhd" "u1" { Text "C:/Users/miria/VLSI/PRACTICA5/movimiento.vhd" 16 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666968580698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "cont movimiento:u3\|cont:u2 A:arqcont " "Elaborating entity \"cont\" using architecture \"A:arqcont\" for hierarchy \"movimiento:u3\|cont:u2\"" {  } { { "movimiento.vhd" "u2" { Text "C:/Users/miria/VLSI/PRACTICA5/movimiento.vhd" 17 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666968580715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "senal senal:u4 A:arqs " "Elaborating entity \"senal\" using architecture \"A:arqs\" for hierarchy \"senal:u4\"" {  } { { "servomotor.vhd" "u4" { Text "C:/Users/miria/VLSI/PRACTICA5/servomotor.vhd" 19 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666968580730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "movimiento:u3\|valor\[10\] " "Latch movimiento:u3\|valor\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel\[0\] " "Ports D and ENA on the latch are fed by the same signal sel\[0\]" {  } { { "servomotor.vhd" "" { Text "C:/Users/miria/VLSI/PRACTICA5/servomotor.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666968581569 ""}  } { { "movimiento.vhd" "" { Text "C:/Users/miria/VLSI/PRACTICA5/movimiento.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666968581569 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "movimiento:u3\|valor\[11\] " "Latch movimiento:u3\|valor\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel\[0\] " "Ports D and ENA on the latch are fed by the same signal sel\[0\]" {  } { { "servomotor.vhd" "" { Text "C:/Users/miria/VLSI/PRACTICA5/servomotor.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666968581569 ""}  } { { "movimiento.vhd" "" { Text "C:/Users/miria/VLSI/PRACTICA5/movimiento.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666968581569 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "movimiento:u3\|valor\[12\] " "Latch movimiento:u3\|valor\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel\[0\] " "Ports D and ENA on the latch are fed by the same signal sel\[0\]" {  } { { "servomotor.vhd" "" { Text "C:/Users/miria/VLSI/PRACTICA5/servomotor.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666968581570 ""}  } { { "movimiento.vhd" "" { Text "C:/Users/miria/VLSI/PRACTICA5/movimiento.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666968581570 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "movimiento:u3\|valor\[13\] " "Latch movimiento:u3\|valor\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel\[0\] " "Ports D and ENA on the latch are fed by the same signal sel\[0\]" {  } { { "servomotor.vhd" "" { Text "C:/Users/miria/VLSI/PRACTICA5/servomotor.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666968581570 ""}  } { { "movimiento.vhd" "" { Text "C:/Users/miria/VLSI/PRACTICA5/movimiento.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666968581570 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "movimiento:u3\|valor\[14\] " "Latch movimiento:u3\|valor\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel\[0\] " "Ports D and ENA on the latch are fed by the same signal sel\[0\]" {  } { { "servomotor.vhd" "" { Text "C:/Users/miria/VLSI/PRACTICA5/servomotor.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666968581570 ""}  } { { "movimiento.vhd" "" { Text "C:/Users/miria/VLSI/PRACTICA5/movimiento.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666968581570 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "movimiento:u3\|valor\[15\] " "Latch movimiento:u3\|valor\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel\[0\] " "Ports D and ENA on the latch are fed by the same signal sel\[0\]" {  } { { "servomotor.vhd" "" { Text "C:/Users/miria/VLSI/PRACTICA5/servomotor.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666968581570 ""}  } { { "movimiento.vhd" "" { Text "C:/Users/miria/VLSI/PRACTICA5/movimiento.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666968581570 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "movimiento:u3\|valor\[16\] " "Latch movimiento:u3\|valor\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel\[0\] " "Ports D and ENA on the latch are fed by the same signal sel\[0\]" {  } { { "servomotor.vhd" "" { Text "C:/Users/miria/VLSI/PRACTICA5/servomotor.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666968581570 ""}  } { { "movimiento.vhd" "" { Text "C:/Users/miria/VLSI/PRACTICA5/movimiento.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666968581570 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "movimiento:u3\|valor\[17\] " "Latch movimiento:u3\|valor\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel\[0\] " "Ports D and ENA on the latch are fed by the same signal sel\[0\]" {  } { { "servomotor.vhd" "" { Text "C:/Users/miria/VLSI/PRACTICA5/servomotor.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666968581570 ""}  } { { "movimiento.vhd" "" { Text "C:/Users/miria/VLSI/PRACTICA5/movimiento.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666968581570 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "movimiento:u3\|valor\[18\] " "Latch movimiento:u3\|valor\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel\[0\] " "Ports D and ENA on the latch are fed by the same signal sel\[0\]" {  } { { "servomotor.vhd" "" { Text "C:/Users/miria/VLSI/PRACTICA5/servomotor.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666968581570 ""}  } { { "movimiento.vhd" "" { Text "C:/Users/miria/VLSI/PRACTICA5/movimiento.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666968581570 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "movimiento:u3\|valor\[19\] " "Latch movimiento:u3\|valor\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel\[0\] " "Ports D and ENA on the latch are fed by the same signal sel\[0\]" {  } { { "servomotor.vhd" "" { Text "C:/Users/miria/VLSI/PRACTICA5/servomotor.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666968581570 ""}  } { { "movimiento.vhd" "" { Text "C:/Users/miria/VLSI/PRACTICA5/movimiento.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666968581570 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "movimiento:u3\|valor\[20\] " "Latch movimiento:u3\|valor\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel\[0\] " "Ports D and ENA on the latch are fed by the same signal sel\[0\]" {  } { { "servomotor.vhd" "" { Text "C:/Users/miria/VLSI/PRACTICA5/servomotor.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666968581570 ""}  } { { "movimiento.vhd" "" { Text "C:/Users/miria/VLSI/PRACTICA5/movimiento.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666968581570 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "movimiento:u3\|valor\[21\] " "Latch movimiento:u3\|valor\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel\[0\] " "Ports D and ENA on the latch are fed by the same signal sel\[0\]" {  } { { "servomotor.vhd" "" { Text "C:/Users/miria/VLSI/PRACTICA5/servomotor.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666968581571 ""}  } { { "movimiento.vhd" "" { Text "C:/Users/miria/VLSI/PRACTICA5/movimiento.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666968581571 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "movimiento:u3\|valor\[22\] " "Latch movimiento:u3\|valor\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel\[0\] " "Ports D and ENA on the latch are fed by the same signal sel\[0\]" {  } { { "servomotor.vhd" "" { Text "C:/Users/miria/VLSI/PRACTICA5/servomotor.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666968581571 ""}  } { { "movimiento.vhd" "" { Text "C:/Users/miria/VLSI/PRACTICA5/movimiento.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666968581571 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "movimiento:u3\|valor\[23\] " "Latch movimiento:u3\|valor\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel\[0\] " "Ports D and ENA on the latch are fed by the same signal sel\[0\]" {  } { { "servomotor.vhd" "" { Text "C:/Users/miria/VLSI/PRACTICA5/servomotor.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666968581571 ""}  } { { "movimiento.vhd" "" { Text "C:/Users/miria/VLSI/PRACTICA5/movimiento.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666968581571 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "movimiento:u3\|valor\[24\] " "Latch movimiento:u3\|valor\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel\[0\] " "Ports D and ENA on the latch are fed by the same signal sel\[0\]" {  } { { "servomotor.vhd" "" { Text "C:/Users/miria/VLSI/PRACTICA5/servomotor.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666968581571 ""}  } { { "movimiento.vhd" "" { Text "C:/Users/miria/VLSI/PRACTICA5/movimiento.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666968581571 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "movimiento:u3\|valor\[25\] " "Latch movimiento:u3\|valor\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel\[0\] " "Ports D and ENA on the latch are fed by the same signal sel\[0\]" {  } { { "servomotor.vhd" "" { Text "C:/Users/miria/VLSI/PRACTICA5/servomotor.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666968581571 ""}  } { { "movimiento.vhd" "" { Text "C:/Users/miria/VLSI/PRACTICA5/movimiento.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666968581571 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "movimiento:u3\|valor\[26\] " "Latch movimiento:u3\|valor\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel\[0\] " "Ports D and ENA on the latch are fed by the same signal sel\[0\]" {  } { { "servomotor.vhd" "" { Text "C:/Users/miria/VLSI/PRACTICA5/servomotor.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666968581571 ""}  } { { "movimiento.vhd" "" { Text "C:/Users/miria/VLSI/PRACTICA5/movimiento.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666968581571 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "movimiento:u3\|valor\[27\] " "Latch movimiento:u3\|valor\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel\[0\] " "Ports D and ENA on the latch are fed by the same signal sel\[0\]" {  } { { "servomotor.vhd" "" { Text "C:/Users/miria/VLSI/PRACTICA5/servomotor.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666968581571 ""}  } { { "movimiento.vhd" "" { Text "C:/Users/miria/VLSI/PRACTICA5/movimiento.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666968581571 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "movimiento:u3\|valor\[28\] " "Latch movimiento:u3\|valor\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel\[0\] " "Ports D and ENA on the latch are fed by the same signal sel\[0\]" {  } { { "servomotor.vhd" "" { Text "C:/Users/miria/VLSI/PRACTICA5/servomotor.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666968581571 ""}  } { { "movimiento.vhd" "" { Text "C:/Users/miria/VLSI/PRACTICA5/movimiento.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666968581571 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "movimiento:u3\|valor\[29\] " "Latch movimiento:u3\|valor\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel\[0\] " "Ports D and ENA on the latch are fed by the same signal sel\[0\]" {  } { { "servomotor.vhd" "" { Text "C:/Users/miria/VLSI/PRACTICA5/servomotor.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666968581571 ""}  } { { "movimiento.vhd" "" { Text "C:/Users/miria/VLSI/PRACTICA5/movimiento.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666968581571 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "movimiento:u3\|valor\[30\] " "Latch movimiento:u3\|valor\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel\[0\] " "Ports D and ENA on the latch are fed by the same signal sel\[0\]" {  } { { "servomotor.vhd" "" { Text "C:/Users/miria/VLSI/PRACTICA5/servomotor.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666968581572 ""}  } { { "movimiento.vhd" "" { Text "C:/Users/miria/VLSI/PRACTICA5/movimiento.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666968581572 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "movimiento:u3\|valor\[9\] " "Latch movimiento:u3\|valor\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel\[0\] " "Ports D and ENA on the latch are fed by the same signal sel\[0\]" {  } { { "servomotor.vhd" "" { Text "C:/Users/miria/VLSI/PRACTICA5/servomotor.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666968581572 ""}  } { { "movimiento.vhd" "" { Text "C:/Users/miria/VLSI/PRACTICA5/movimiento.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666968581572 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "movimiento:u3\|valor\[8\] " "Latch movimiento:u3\|valor\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel\[0\] " "Ports D and ENA on the latch are fed by the same signal sel\[0\]" {  } { { "servomotor.vhd" "" { Text "C:/Users/miria/VLSI/PRACTICA5/servomotor.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666968581572 ""}  } { { "movimiento.vhd" "" { Text "C:/Users/miria/VLSI/PRACTICA5/movimiento.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666968581572 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "movimiento:u3\|valor\[7\] " "Latch movimiento:u3\|valor\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel\[0\] " "Ports D and ENA on the latch are fed by the same signal sel\[0\]" {  } { { "servomotor.vhd" "" { Text "C:/Users/miria/VLSI/PRACTICA5/servomotor.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666968581572 ""}  } { { "movimiento.vhd" "" { Text "C:/Users/miria/VLSI/PRACTICA5/movimiento.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666968581572 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "movimiento:u3\|valor\[6\] " "Latch movimiento:u3\|valor\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel\[1\] " "Ports D and ENA on the latch are fed by the same signal sel\[1\]" {  } { { "servomotor.vhd" "" { Text "C:/Users/miria/VLSI/PRACTICA5/servomotor.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666968581572 ""}  } { { "movimiento.vhd" "" { Text "C:/Users/miria/VLSI/PRACTICA5/movimiento.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666968581572 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "movimiento:u3\|valor\[5\] " "Latch movimiento:u3\|valor\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel\[4\] " "Ports D and ENA on the latch are fed by the same signal sel\[4\]" {  } { { "servomotor.vhd" "" { Text "C:/Users/miria/VLSI/PRACTICA5/servomotor.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666968581572 ""}  } { { "movimiento.vhd" "" { Text "C:/Users/miria/VLSI/PRACTICA5/movimiento.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666968581572 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "movimiento:u3\|valor\[4\] " "Latch movimiento:u3\|valor\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel\[1\] " "Ports D and ENA on the latch are fed by the same signal sel\[1\]" {  } { { "servomotor.vhd" "" { Text "C:/Users/miria/VLSI/PRACTICA5/servomotor.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666968581572 ""}  } { { "movimiento.vhd" "" { Text "C:/Users/miria/VLSI/PRACTICA5/movimiento.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666968581572 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "movimiento:u3\|valor\[3\] " "Latch movimiento:u3\|valor\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel\[4\] " "Ports D and ENA on the latch are fed by the same signal sel\[4\]" {  } { { "servomotor.vhd" "" { Text "C:/Users/miria/VLSI/PRACTICA5/servomotor.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666968581572 ""}  } { { "movimiento.vhd" "" { Text "C:/Users/miria/VLSI/PRACTICA5/movimiento.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666968581572 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "movimiento:u3\|valor\[2\] " "Latch movimiento:u3\|valor\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel\[1\] " "Ports D and ENA on the latch are fed by the same signal sel\[1\]" {  } { { "servomotor.vhd" "" { Text "C:/Users/miria/VLSI/PRACTICA5/servomotor.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666968581573 ""}  } { { "movimiento.vhd" "" { Text "C:/Users/miria/VLSI/PRACTICA5/movimiento.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666968581573 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "movimiento:u3\|valor\[1\] " "Latch movimiento:u3\|valor\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel\[1\] " "Ports D and ENA on the latch are fed by the same signal sel\[1\]" {  } { { "servomotor.vhd" "" { Text "C:/Users/miria/VLSI/PRACTICA5/servomotor.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666968581573 ""}  } { { "movimiento.vhd" "" { Text "C:/Users/miria/VLSI/PRACTICA5/movimiento.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666968581573 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "movimiento:u3\|valor\[0\] " "Latch movimiento:u3\|valor\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel\[4\] " "Ports D and ENA on the latch are fed by the same signal sel\[4\]" {  } { { "servomotor.vhd" "" { Text "C:/Users/miria/VLSI/PRACTICA5/servomotor.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666968581573 ""}  } { { "movimiento.vhd" "" { Text "C:/Users/miria/VLSI/PRACTICA5/movimiento.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666968581573 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "movimiento:u3\|valor\[31\] " "Latch movimiento:u3\|valor\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel\[0\] " "Ports D and ENA on the latch are fed by the same signal sel\[0\]" {  } { { "servomotor.vhd" "" { Text "C:/Users/miria/VLSI/PRACTICA5/servomotor.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1666968581573 ""}  } { { "movimiento.vhd" "" { Text "C:/Users/miria/VLSI/PRACTICA5/movimiento.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1666968581573 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1666968581981 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1666968583179 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666968583179 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "344 " "Implemented 344 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1666968583262 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1666968583262 ""} { "Info" "ICUT_CUT_TM_LCELLS" "337 " "Implemented 337 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1666968583262 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1666968583262 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 71 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 71 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4781 " "Peak virtual memory: 4781 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1666968583306 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 28 09:49:43 2022 " "Processing ended: Fri Oct 28 09:49:43 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1666968583306 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1666968583306 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:54 " "Total CPU time (on all processors): 00:00:54" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1666968583306 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1666968583306 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1666968584993 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1666968585001 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 28 09:49:44 2022 " "Processing started: Fri Oct 28 09:49:44 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1666968585001 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1666968585001 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off praccinco -c praccinco " "Command: quartus_fit --read_settings_files=off --write_settings_files=off praccinco -c praccinco" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1666968585001 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1666968585164 ""}
{ "Info" "0" "" "Project  = praccinco" {  } {  } 0 0 "Project  = praccinco" 0 0 "Fitter" 0 0 1666968585165 ""}
{ "Info" "0" "" "Revision = praccinco" {  } {  } 0 0 "Revision = praccinco" 0 0 "Fitter" 0 0 1666968585165 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1666968585364 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1666968585365 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "praccinco 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"praccinco\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1666968585383 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1666968585539 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1666968585539 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1666968586133 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1666968586163 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1666968586450 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1666968586450 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1666968586450 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1666968586450 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1666968586450 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1666968586450 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1666968586450 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1666968586450 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1666968586450 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1666968586450 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1666968586450 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1666968586450 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/miria/VLSI/PRACTICA5/" { { 0 { 0 ""} 0 672 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1666968586458 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/miria/VLSI/PRACTICA5/" { { 0 { 0 ""} 0 674 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1666968586458 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/miria/VLSI/PRACTICA5/" { { 0 { 0 ""} 0 676 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1666968586458 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/miria/VLSI/PRACTICA5/" { { 0 { 0 ""} 0 678 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1666968586458 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/miria/VLSI/PRACTICA5/" { { 0 { 0 ""} 0 680 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1666968586458 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/miria/VLSI/PRACTICA5/" { { 0 { 0 ""} 0 682 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1666968586458 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/miria/VLSI/PRACTICA5/" { { 0 { 0 ""} 0 684 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1666968586458 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/miria/VLSI/PRACTICA5/" { { 0 { 0 ""} 0 686 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1666968586458 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1666968586458 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1666968586460 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1666968586460 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1666968586460 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1666968586461 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1666968586462 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "32 " "The Timing Analyzer is analyzing 32 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1666968588029 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "praccinco.sdc " "Synopsys Design Constraints File file not found: 'praccinco.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1666968588031 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1666968588032 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u3\|Mux34~1  from: dataa  to: combout " "Cell: u3\|Mux34~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1666968588038 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1666968588038 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1666968588042 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1666968588043 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1666968588044 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node clk~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1666968588106 ""}  } { { "servomotor.vhd" "" { Text "C:/Users/miria/VLSI/PRACTICA5/servomotor.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/miria/VLSI/PRACTICA5/" { { 0 { 0 ""} 0 668 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1666968588106 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "divf:u2\|clkl  " "Automatically promoted node divf:u2\|clkl " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1666968588106 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "divf:u2\|clkl~0 " "Destination node divf:u2\|clkl~0" {  } { { "divf.vhd" "" { Text "C:/Users/miria/VLSI/PRACTICA5/divf.vhd" 7 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/miria/VLSI/PRACTICA5/" { { 0 { 0 ""} 0 543 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1666968588106 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1666968588106 ""}  } { { "divf.vhd" "" { Text "C:/Users/miria/VLSI/PRACTICA5/divf.vhd" 7 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/miria/VLSI/PRACTICA5/" { { 0 { 0 ""} 0 224 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1666968588106 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "movimiento:u3\|Mux34~2  " "Automatically promoted node movimiento:u3\|Mux34~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1666968588107 ""}  } { { "movimiento.vhd" "" { Text "C:/Users/miria/VLSI/PRACTICA5/movimiento.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/miria/VLSI/PRACTICA5/" { { 0 { 0 ""} 0 346 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1666968588107 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "divf:u1\|clkl  " "Automatically promoted node divf:u1\|clkl " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1666968588107 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "divf:u1\|clkl~0 " "Destination node divf:u1\|clkl~0" {  } { { "divf.vhd" "" { Text "C:/Users/miria/VLSI/PRACTICA5/divf.vhd" 7 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/miria/VLSI/PRACTICA5/" { { 0 { 0 ""} 0 535 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1666968588107 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1666968588107 ""}  } { { "divf.vhd" "" { Text "C:/Users/miria/VLSI/PRACTICA5/divf.vhd" 7 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/miria/VLSI/PRACTICA5/" { { 0 { 0 ""} 0 237 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1666968588107 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1666968588788 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1666968588790 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1666968588792 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1666968588796 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1666968588798 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1666968588800 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1666968588801 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1666968588802 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1666968588874 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1666968588875 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1666968588875 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1666968588946 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1666968588952 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1666968591279 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1666968591593 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1666968591691 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1666968597489 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1666968597489 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1666968601078 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X45_Y44 X55_Y54 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X45_Y44 to location X55_Y54" {  } { { "loc" "" { Generic "C:/Users/miria/VLSI/PRACTICA5/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X45_Y44 to location X55_Y54"} { { 12 { 0 ""} 45 44 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1666968603816 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1666968603816 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1666968607605 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1666968607605 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1666968607617 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.71 " "Total time spent on timing analysis during the Fitter is 1.71 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1666968608017 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1666968608033 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1666968609000 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1666968609000 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1666968609801 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1666968611079 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/miria/VLSI/PRACTICA5/praccinco.fit.smsg " "Generated suppressed messages file C:/Users/miria/VLSI/PRACTICA5/praccinco.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1666968611549 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5639 " "Peak virtual memory: 5639 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1666968612316 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 28 09:50:12 2022 " "Processing ended: Fri Oct 28 09:50:12 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1666968612316 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1666968612316 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1666968612316 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1666968612316 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1666968613675 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1666968613681 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 28 09:50:13 2022 " "Processing started: Fri Oct 28 09:50:13 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1666968613681 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1666968613681 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off praccinco -c praccinco " "Command: quartus_asm --read_settings_files=off --write_settings_files=off praccinco -c praccinco" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1666968613681 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1666968614215 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1666968616876 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1666968617185 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4685 " "Peak virtual memory: 4685 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1666968619290 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 28 09:50:19 2022 " "Processing ended: Fri Oct 28 09:50:19 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1666968619290 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1666968619290 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1666968619290 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1666968619290 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1666968620030 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1666968621042 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1666968621050 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 28 09:50:20 2022 " "Processing started: Fri Oct 28 09:50:20 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1666968621050 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1666968621050 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta praccinco -c praccinco " "Command: quartus_sta praccinco -c praccinco" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1666968621050 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1666968621213 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1666968621521 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1666968621521 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666968621602 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666968621602 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "32 " "The Timing Analyzer is analyzing 32 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1666968621942 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "praccinco.sdc " "Synopsys Design Constraints File file not found: 'praccinco.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1666968622017 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1666968622018 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divf:u2\|clkl divf:u2\|clkl " "create_clock -period 1.000 -name divf:u2\|clkl divf:u2\|clkl" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1666968622021 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1666968622021 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name sel\[0\] sel\[0\] " "create_clock -period 1.000 -name sel\[0\] sel\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1666968622021 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divf:u1\|clkl divf:u1\|clkl " "create_clock -period 1.000 -name divf:u1\|clkl divf:u1\|clkl" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1666968622021 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1666968622021 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u3\|Mux34~1  from: datac  to: combout " "Cell: u3\|Mux34~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1666968622025 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1666968622025 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1666968622027 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1666968622030 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1666968622032 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1666968622050 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1666968622068 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1666968622076 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.807 " "Worst-case setup slack is -6.807" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666968622080 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666968622080 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.807             -23.533 divf:u1\|clkl  " "   -6.807             -23.533 divf:u1\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666968622080 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.267            -147.456 sel\[0\]  " "   -5.267            -147.456 sel\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666968622080 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.536            -287.344 divf:u2\|clkl  " "   -4.536            -287.344 divf:u2\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666968622080 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.350             -64.903 clk  " "   -4.350             -64.903 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666968622080 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666968622080 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.452 " "Worst-case hold slack is -0.452" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666968622093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666968622093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.452              -8.260 sel\[0\]  " "   -0.452              -8.260 sel\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666968622093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.362               0.000 clk  " "    0.362               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666968622093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.646               0.000 divf:u2\|clkl  " "    0.646               0.000 divf:u2\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666968622093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.658               0.000 divf:u1\|clkl  " "    0.658               0.000 divf:u1\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666968622093 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666968622093 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1666968622098 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1666968622104 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666968622107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666968622107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -52.105 clk  " "   -3.000             -52.105 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666968622107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 sel\[0\]  " "   -3.000              -3.000 sel\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666968622107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -89.792 divf:u2\|clkl  " "   -1.403             -89.792 divf:u2\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666968622107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -15.433 divf:u1\|clkl  " "   -1.403             -15.433 divf:u1\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666968622107 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666968622107 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1666968622142 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1666968622187 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1666968624909 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u3\|Mux34~1  from: datac  to: combout " "Cell: u3\|Mux34~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1666968625180 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1666968625180 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1666968625182 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1666968625223 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.199 " "Worst-case setup slack is -6.199" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666968625229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666968625229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.199             -20.684 divf:u1\|clkl  " "   -6.199             -20.684 divf:u1\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666968625229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.805            -134.530 sel\[0\]  " "   -4.805            -134.530 sel\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666968625229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.079            -258.496 divf:u2\|clkl  " "   -4.079            -258.496 divf:u2\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666968625229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.935             -56.107 clk  " "   -3.935             -56.107 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666968625229 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666968625229 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.336 " "Worst-case hold slack is -0.336" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666968625249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666968625249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.336              -5.693 sel\[0\]  " "   -0.336              -5.693 sel\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666968625249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.327               0.000 clk  " "    0.327               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666968625249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.596               0.000 divf:u2\|clkl  " "    0.596               0.000 divf:u2\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666968625249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.613               0.000 divf:u1\|clkl  " "    0.613               0.000 divf:u1\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666968625249 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666968625249 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1666968625259 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1666968625267 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666968625275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666968625275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -52.105 clk  " "   -3.000             -52.105 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666968625275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 sel\[0\]  " "   -3.000              -3.000 sel\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666968625275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -89.792 divf:u2\|clkl  " "   -1.403             -89.792 divf:u2\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666968625275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -15.433 divf:u1\|clkl  " "   -1.403             -15.433 divf:u1\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666968625275 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666968625275 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1666968625326 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u3\|Mux34~1  from: datac  to: combout " "Cell: u3\|Mux34~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1666968625706 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1666968625706 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1666968625707 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1666968625713 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.978 " "Worst-case setup slack is -2.978" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666968625763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666968625763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.978              -5.061 divf:u1\|clkl  " "   -2.978              -5.061 divf:u1\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666968625763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.449             -66.630 sel\[0\]  " "   -2.449             -66.630 sel\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666968625763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.446             -89.760 divf:u2\|clkl  " "   -1.446             -89.760 divf:u2\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666968625763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.428              -8.708 clk  " "   -1.428              -8.708 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666968625763 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666968625763 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.314 " "Worst-case hold slack is -0.314" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666968625787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666968625787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.314              -6.941 sel\[0\]  " "   -0.314              -6.941 sel\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666968625787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.155               0.000 clk  " "    0.155               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666968625787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.250               0.000 divf:u2\|clkl  " "    0.250               0.000 divf:u2\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666968625787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.255               0.000 divf:u1\|clkl  " "    0.255               0.000 divf:u1\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666968625787 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666968625787 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1666968625797 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1666968625807 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666968625816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666968625816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -39.133 clk  " "   -3.000             -39.133 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666968625816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.126 sel\[0\]  " "   -3.000              -3.126 sel\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666968625816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -64.000 divf:u2\|clkl  " "   -1.000             -64.000 divf:u2\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666968625816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -11.000 divf:u1\|clkl  " "   -1.000             -11.000 divf:u1\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666968625816 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666968625816 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1666968627141 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1666968627142 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4824 " "Peak virtual memory: 4824 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1666968627228 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 28 09:50:27 2022 " "Processing ended: Fri Oct 28 09:50:27 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1666968627228 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1666968627228 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1666968627228 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1666968627228 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 83 s " "Quartus Prime Full Compilation was successful. 0 errors, 83 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1666968628027 ""}
