Data_For_RDAFlowver5.0
	top levelÒr
dbg_hub
LinkDesign_BlackboxesŽA
synthFileNamesª
57£c:/uottahack/uOttaHack_FPGA/fpga_top/fpga_top.runs/impl_1/.Xil/Vivado-44192-Bou6/dc_drv.0/dc/prj_ip.gen/sources_1/ip/dbg_hub/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd«
50¤c:/uottahack/uOttaHack_FPGA/fpga_top/fpga_top.runs/impl_1/.Xil/Vivado-44192-Bou6/dc_drv.0/dc/prj_ip.gen/sources_1/ip/dbg_hub/hdl/verilog/xsdbm_v3_0_5_bs_core_vec.vh•
66Žc:/uottahack/uOttaHack_FPGA/fpga_top/fpga_top.runs/impl_1/.Xil/Vivado-44192-Bou6/dc_drv.0/dc/prj_ip.runs/dbg_hub_synth_1/1993/src/syn_arit.vhdR
10LC:/AMDDesignTools/2025.2/Vivado/data/vhdl/src/unimacro/BRAM_SINGLE_MACRO.vhd£
41œc:/uottahack/uOttaHack_FPGA/fpga_top/fpga_top.runs/impl_1/.Xil/Vivado-44192-Bou6/dc_drv.0/dc/prj_ip.gen/sources_1/ip/dbg_hub/hdl/verilog/xsdbm_v3_0_5_icn.vh•
62Žc:/uottahack/uOttaHack_FPGA/fpga_top/fpga_top.runs/impl_1/.Xil/Vivado-44192-Bou6/dc_drv.0/dc/prj_ip.runs/dbg_hub_synth_1/1993/src/timing_p.vhdª
51£c:/uottahack/uOttaHack_FPGA/fpga_top/fpga_top.runs/impl_1/.Xil/Vivado-44192-Bou6/dc_drv.0/dc/prj_ip.gen/sources_1/ip/dbg_hub/hdl/verilog/xsdbm_v3_0_5_sl_prt_map.vhR
26LC:/AMDDesignTools/2025.2/Vivado/data/verilog/src/unimacro/EQ_COMPARE_MACRO.v•
65Žc:/uottahack/uOttaHack_FPGA/fpga_top/fpga_top.runs/impl_1/.Xil/Vivado-44192-Bou6/dc_drv.0/dc/prj_ip.runs/dbg_hub_synth_1/1993/src/prmtvs_b.vhd“
61Œc:/uottahack/uOttaHack_FPGA/fpga_top/fpga_top.runs/impl_1/.Xil/Vivado-44192-Bou6/dc_drv.0/dc/prj_ip.runs/dbg_hub_synth_1/1993/src/textio.vhdH
33BC:/AMDDesignTools/2025.2/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv¦
37Ÿc:/uottahack/uOttaHack_FPGA/fpga_top/fpga_top.runs/impl_1/.Xil/Vivado-44192-Bou6/dc_drv.0/dc/prj_ip.gen/sources_1/ip/dbg_hub/hdl/verilog/ltlib_v1_0_3_lib_fn.vh£
40œc:/uottahack/uOttaHack_FPGA/fpga_top/fpga_top.runs/impl_1/.Xil/Vivado-44192-Bou6/dc_drv.0/dc/prj_ip.gen/sources_1/ip/dbg_hub/hdl/verilog/xsdbm_v3_0_5_i2x.vh¢
44›c:/uottahack/uOttaHack_FPGA/fpga_top/fpga_top.runs/impl_1/.Xil/Vivado-44192-Bou6/dc_drv.0/dc/prj_ip.gen/sources_1/ip/dbg_hub/hdl/verilog/xsdbm_v3_0_5_bs.vh¦
47Ÿc:/uottahack/uOttaHack_FPGA/fpga_top/fpga_top.runs/impl_1/.Xil/Vivado-44192-Bou6/dc_drv.0/dc/prj_ip.gen/sources_1/ip/dbg_hub/hdl/verilog/xsdbm_v3_0_5_bs_ext.vhV
27PC:/AMDDesignTools/2025.2/Vivado/data/verilog/src/unimacro/FIFO_DUALCLOCK_MACRO.v›
38”c:/uottahack/uOttaHack_FPGA/fpga_top/fpga_top.runs/impl_1/.Xil/Vivado-44192-Bou6/dc_drv.0/dc/prj_ip.gen/sources_1/ip/dbg_hub/hdl/xsdbm_v3_0_vl_rfs.vª
43£c:/uottahack/uOttaHack_FPGA/fpga_top/fpga_top.runs/impl_1/.Xil/Vivado-44192-Bou6/dc_drv.0/dc/prj_ip.gen/sources_1/ip/dbg_hub/hdl/verilog/xsdbm_v3_0_5_bsid_ports.vhN
34HC:/AMDDesignTools/2025.2/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.svE
4@C:/AMDDesignTools/2025.2/Vivado/scripts/rt/data/internal_cells.vQ
14KC:/AMDDesignTools/2025.2/Vivado/data/vhdl/src/unimacro/EQ_COMPARE_MACRO.vhdL
8GC:/AMDDesignTools/2025.2/Vivado/data/vhdl/src/unimacro/ADDSUB_MACRO.vhdª
53£c:/uottahack/uOttaHack_FPGA/fpga_top/fpga_top.runs/impl_1/.Xil/Vivado-44192-Bou6/dc_drv.0/dc/prj_ip.gen/sources_1/ip/dbg_hub/hdl/verilog/xsdbm_v3_0_5_id_vec_map.vhS
22MC:/AMDDesignTools/2025.2/Vivado/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v¢
39›c:/uottahack/uOttaHack_FPGA/fpga_top/fpga_top.runs/impl_1/.Xil/Vivado-44192-Bou6/dc_drv.0/dc/prj_ip.gen/sources_1/ip/dbg_hub/hdl/verilog/xsdbm_v3_0_5_in.vh¦
52Ÿc:/uottahack/uOttaHack_FPGA/fpga_top/fpga_top.runs/impl_1/.Xil/Vivado-44192-Bou6/dc_drv.0/dc/prj_ip.gen/sources_1/ip/dbg_hub/hdl/verilog/xsdbm_v3_0_5_id_map.vhP
21JC:/AMDDesignTools/2025.2/Vivado/data/verilog/src/unimacro/BRAM_SDP_MACRO.vB
3=C:/AMDDesignTools/2025.2/Vivado/scripts/rt/data/unisim_comp.v
NumFileNames70•
64Žc:/uottahack/uOttaHack_FPGA/fpga_top/fpga_top.runs/impl_1/.Xil/Vivado-44192-Bou6/dc_drv.0/dc/prj_ip.runs/dbg_hub_synth_1/1993/src/prmtvs_p.vhdR
25LC:/AMDDesignTools/2025.2/Vivado/data/verilog/src/unimacro/COUNTER_TC_MACRO.v•
58Žc:/uottahack/uOttaHack_FPGA/fpga_top/fpga_top.runs/impl_1/.Xil/Vivado-44192-Bou6/dc_drv.0/dc/prj_ip.runs/dbg_hub_synth_1/1993/src/std_1164.vhdL
29FC:/AMDDesignTools/2025.2/Vivado/data/verilog/src/unimacro/MACC_MACRO.vQ
28KC:/AMDDesignTools/2025.2/Vivado/data/verilog/src/unimacro/FIFO_SYNC_MACRO.v§
46 c:/uottahack/uOttaHack_FPGA/fpga_top/fpga_top.runs/impl_1/.Xil/Vivado-44192-Bou6/dc_drv.0/dc/prj_ip.gen/sources_1/ip/dbg_hub/hdl/verilog/xsdbm_v3_0_5_bs_core.vh¨
42¡c:/uottahack/uOttaHack_FPGA/fpga_top/fpga_top.runs/impl_1/.Xil/Vivado-44192-Bou6/dc_drv.0/dc/prj_ip.gen/sources_1/ip/dbg_hub/hdl/verilog/xsdbm_v3_0_5_bs_ports.vh•
69Žc:/uottahack/uOttaHack_FPGA/fpga_top/fpga_top.runs/impl_1/.Xil/Vivado-44192-Bou6/dc_drv.0/dc/prj_ip.runs/dbg_hub_synth_1/1993/src/syn_misc.vhdU
15OC:/AMDDesignTools/2025.2/Vivado/data/vhdl/src/unimacro/FIFO_DUALCLOCK_MACRO.vhd¦
49Ÿc:/uottahack/uOttaHack_FPGA/fpga_top/fpga_top.runs/impl_1/.Xil/Vivado-44192-Bou6/dc_drv.0/dc/prj_ip.gen/sources_1/ip/dbg_hub/hdl/verilog/xsdbm_v3_0_5_bs_vec.vhO
11IC:/AMDDesignTools/2025.2/Vivado/data/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd“
54Œc:/uottahack/uOttaHack_FPGA/fpga_top/fpga_top.runs/impl_1/.Xil/Vivado-44192-Bou6/dc_drv.0/dc/prj_ip.gen/sources_1/ip/dbg_hub/synth/dbg_hub.v«
45¤c:/uottahack/uOttaHack_FPGA/fpga_top/fpga_top.runs/impl_1/.Xil/Vivado-44192-Bou6/dc_drv.0/dc/prj_ip.gen/sources_1/ip/dbg_hub/hdl/verilog/xsdbm_v3_0_5_bs_core_ext.vhP
16JC:/AMDDesignTools/2025.2/Vivado/data/vhdl/src/unimacro/FIFO_SYNC_MACRO.vhd˜
60‘c:/uottahack/uOttaHack_FPGA/fpga_top/fpga_top.runs/impl_1/.Xil/Vivado-44192-Bou6/dc_drv.0/dc/prj_ip.runs/dbg_hub_synth_1/1993/src/numeric_std.vhd?
559C:/AMDDesignTools/2025.2/Vivado/data/ip/xpm/xpm_VCOMP.vhdL
30FC:/AMDDesignTools/2025.2/Vivado/data/verilog/src/unimacro/MULT_MACRO.v•
59Žc:/uottahack/uOttaHack_FPGA/fpga_top/fpga_top.runs/impl_1/.Xil/Vivado-44192-Bou6/dc_drv.0/dc/prj_ip.runs/dbg_hub_synth_1/1993/src/standard.vhd®
48§c:/uottahack/uOttaHack_FPGA/fpga_top/fpga_top.runs/impl_1/.Xil/Vivado-44192-Bou6/dc_drv.0/dc/prj_ip.gen/sources_1/ip/dbg_hub/hdl/verilog/xsdbm_v3_0_5_bsid_vec_ports.vhS
12MC:/AMDDesignTools/2025.2/Vivado/data/vhdl/src/unimacro/COUNTER_LOAD_MACRO.vhdQ
13KC:/AMDDesignTools/2025.2/Vivado/data/vhdl/src/unimacro/COUNTER_TC_MACRO.vhd•
67Žc:/uottahack/uOttaHack_FPGA/fpga_top/fpga_top.runs/impl_1/.Xil/Vivado-44192-Bou6/dc_drv.0/dc/prj_ip.runs/dbg_hub_synth_1/1993/src/syn_unsi.vhdK
17EC:/AMDDesignTools/2025.2/Vivado/data/vhdl/src/unimacro/MACC_MACRO.vhd¦
56Ÿc:/uottahack/uOttaHack_FPGA/fpga_top/fpga_top.runs/impl_1/.Xil/Vivado-44192-Bou6/dc_drv.0/dc/prj_ip.gen/sources_1/ip/dbg_hub/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd›
35”c:/uottahack/uOttaHack_FPGA/fpga_top/fpga_top.runs/impl_1/.Xil/Vivado-44192-Bou6/dc_drv.0/dc/prj_ip.gen/sources_1/ip/dbg_hub/hdl/ltlib_v1_0_vl_rfs.vR
31LC:/AMDDesignTools/2025.2/Vivado/data/vhdl/src/unisims/retarget/MULT18X18.vhdM
7HC:/AMDDesignTools/2025.2/Vivado/data/vhdl/src/unimacro/ADDMACC_MACRO.vhdS
32MC:/AMDDesignTools/2025.2/Vivado/data/vhdl/src/unisims/retarget/MULT18X18S.vhd£
36œc:/uottahack/uOttaHack_FPGA/fpga_top/fpga_top.runs/impl_1/.Xil/Vivado-44192-Bou6/dc_drv.0/dc/prj_ip.gen/sources_1/ip/dbg_hub/hdl/verilog/ltlib_v1_0_3_ver.vh•
68Žc:/uottahack/uOttaHack_FPGA/fpga_top/fpga_top.runs/impl_1/.Xil/Vivado-44192-Bou6/dc_drv.0/dc/prj_ip.runs/dbg_hub_synth_1/1993/src/syn_sign.vhdD
2?C:/AMDDesignTools/2025.2/Vivado/scripts/rt/data/unisim_VPKG.vhdN
6IC:/AMDDesignTools/2025.2/Vivado/data/vhdl/src/unimacro/unimacro_VCOMP.vhdN
20HC:/AMDDesignTools/2025.2/Vivado/data/verilog/src/unimacro/ADDSUB_MACRO.vK
18EC:/AMDDesignTools/2025.2/Vivado/data/vhdl/src/unimacro/MULT_MACRO.vhdT
24NC:/AMDDesignTools/2025.2/Vivado/data/verilog/src/unimacro/COUNTER_LOAD_MACRO.v•
63Žc:/uottahack/uOttaHack_FPGA/fpga_top/fpga_top.runs/impl_1/.Xil/Vivado-44192-Bou6/dc_drv.0/dc/prj_ip.runs/dbg_hub_synth_1/1993/src/timing_b.vhdE
1@C:/AMDDesignTools/2025.2/Vivado/scripts/rt/data/unisim_VCOMP.vhdO
19IC:/AMDDesignTools/2025.2/Vivado/data/verilog/src/unimacro/ADDMACC_MACRO.v;
56C:/AMDDesignTools/2025.2/Vivado/scripts/rt/data/BUFT.vN
9IC:/AMDDesignTools/2025.2/Vivado/data/vhdl/src/unimacro/BRAM_SDP_MACRO.vhdP
23JC:/AMDDesignTools/2025.2/Vivado/data/verilog/src/unimacro/BRAM_TDP_MACRO.vY

synthStatsK
caseNotFullNoDefault
Mnullname
O
next_state
F38

L11993Ä+
ElaboratedNamesForRQSª+
DSP_RAMc
50216961W {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/count0_i} Q
3080193F {inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter0_i} i
7303169^ {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_bit_count0_i} –
34086915‰ {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/plusOp_i} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/plusOp_i} K
3760129@ {inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/CORE_ID_SEL_i} L
11280385@ {inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT0_i} d
6840321Y {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/cnt_is_zero_i} Ú
49123329Í {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_i__0} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_i} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_i__0} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_i} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_i__0} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_i} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_i__0} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_i} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_i__0} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_i} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_i__0} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_i} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_i__0} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_i} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_i__0} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_i} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_i__0} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_i} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_i__0} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_i__0} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_rd_flush_r_i} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_rd_flush_r_i__0} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_i} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_i__0} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_i__0} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_i__0} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_i__0} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rdmux_sel_r_i__0} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_i__0} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_i} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_i__0} d
50221057X {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/timeout_i} g
47640577[ {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd0_i} i
47644673] {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/wdc_eq_zero_i} v
9691137k {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_ICON_INTERFACE_SEL_MASK/SL_DEN_MASK_O_i} l
47611905` {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/wdc_eq_zero_i__2} i
6819841^ {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count0_i} R
3321857G {inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg0_i} K
11571201? {inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iGOT_SYNC_i} ^
47276033R {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr0_i} K
3878913@ {inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/COMMAND_SEL_i} r
10227713f {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt0_i} –
33173507‰ {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/plusOp_i} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/plusOp_i} ž
21860355‘ {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg} 
blackBoxInfoê
synth_design
blackBoxPerc	-nan(ind)
	directive 
Runtime2
Cputime2
isIncremental0
resynthPerc0.00¸
args¯-define default::[not_specified] -verilog_define default::[not_specified] -vhdl_define default::[not_specified] -top  dbg_hub -part  xczu5ev-fbvb900-2-e -incremental_mode off 
Threads used2œ
synth_design_metrics
srlsWithResetLogic-1
bigRAMs-1$
mismatchedAddSubOperatorWidths-1
shallowRAMWithAttribute-1
lowMaxFanout-1
hierMFO0
NetsWithMixedFanouts-1
NumUnregisteredPorts0
	smallSrls-1
DSPsWithKeep0
caseNotFullNoDefault1
RQS_Results