INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Programme/Xilinx/Vivado Projects/HaDes/HaDes.sim/sim_1/synth/timing/xsim/control_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module glbl
