INFO: [VRFC 10-2263] Analyzing Verilog file "D:/22ECB0F07/ser_adder/ser_adder.srcs/sources_1/new/ser_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serial_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/22ECB0F07/ser_adder/ser_adder.srcs/sim_1/new/ser_adder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/22ECB0F07/ser_adder/ser_adder.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
