set ::env(PROJECT_NAME) spi_master_top
set ::env(DESIGN_TOP) spi_master_top
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/ql_design/spi_master_top/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/ql_design/spi_master_top/rtl/spi_master_top.v
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) digital_design
