
STM32_FLIGHT_CONTROLLER.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b6e4  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000a58  0800b888  0800b888  0001b888  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c2e0  0800c2e0  00020238  2**0
                  CONTENTS
  4 .ARM          00000008  0800c2e0  0800c2e0  0001c2e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c2e8  0800c2e8  00020238  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c2e8  0800c2e8  0001c2e8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800c2ec  0800c2ec  0001c2ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000238  20000000  0800c2f0  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000478  20000238  0800c528  00020238  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  200006b0  0800c528  000206b0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020238  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001df3a  00000000  00000000  00020268  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000032ab  00000000  00000000  0003e1a2  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    0000fcf0  00000000  00000000  0004144d  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_aranges 00001518  00000000  00000000  00051140  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 00001460  00000000  00000000  00052658  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_macro  00019102  00000000  00000000  00053ab8  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_line   0001012d  00000000  00000000  0006cbba  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_str    000991db  00000000  00000000  0007cce7  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .comment      0000007b  00000000  00000000  00115ec2  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004c64  00000000  00000000  00115f40  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000238 	.word	0x20000238
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800b86c 	.word	0x0800b86c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000023c 	.word	0x2000023c
 80001dc:	0800b86c 	.word	0x0800b86c

080001e0 <__aeabi_drsub>:
 80001e0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001e4:	e002      	b.n	80001ec <__adddf3>
 80001e6:	bf00      	nop

080001e8 <__aeabi_dsub>:
 80001e8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001ec <__adddf3>:
 80001ec:	b530      	push	{r4, r5, lr}
 80001ee:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001f2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001f6:	ea94 0f05 	teq	r4, r5
 80001fa:	bf08      	it	eq
 80001fc:	ea90 0f02 	teqeq	r0, r2
 8000200:	bf1f      	itttt	ne
 8000202:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000206:	ea55 0c02 	orrsne.w	ip, r5, r2
 800020a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800020e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000212:	f000 80e2 	beq.w	80003da <__adddf3+0x1ee>
 8000216:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800021a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800021e:	bfb8      	it	lt
 8000220:	426d      	neglt	r5, r5
 8000222:	dd0c      	ble.n	800023e <__adddf3+0x52>
 8000224:	442c      	add	r4, r5
 8000226:	ea80 0202 	eor.w	r2, r0, r2
 800022a:	ea81 0303 	eor.w	r3, r1, r3
 800022e:	ea82 0000 	eor.w	r0, r2, r0
 8000232:	ea83 0101 	eor.w	r1, r3, r1
 8000236:	ea80 0202 	eor.w	r2, r0, r2
 800023a:	ea81 0303 	eor.w	r3, r1, r3
 800023e:	2d36      	cmp	r5, #54	; 0x36
 8000240:	bf88      	it	hi
 8000242:	bd30      	pophi	{r4, r5, pc}
 8000244:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000248:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800024c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000250:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000254:	d002      	beq.n	800025c <__adddf3+0x70>
 8000256:	4240      	negs	r0, r0
 8000258:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800025c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000260:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000264:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000268:	d002      	beq.n	8000270 <__adddf3+0x84>
 800026a:	4252      	negs	r2, r2
 800026c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000270:	ea94 0f05 	teq	r4, r5
 8000274:	f000 80a7 	beq.w	80003c6 <__adddf3+0x1da>
 8000278:	f1a4 0401 	sub.w	r4, r4, #1
 800027c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000280:	db0d      	blt.n	800029e <__adddf3+0xb2>
 8000282:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000286:	fa22 f205 	lsr.w	r2, r2, r5
 800028a:	1880      	adds	r0, r0, r2
 800028c:	f141 0100 	adc.w	r1, r1, #0
 8000290:	fa03 f20e 	lsl.w	r2, r3, lr
 8000294:	1880      	adds	r0, r0, r2
 8000296:	fa43 f305 	asr.w	r3, r3, r5
 800029a:	4159      	adcs	r1, r3
 800029c:	e00e      	b.n	80002bc <__adddf3+0xd0>
 800029e:	f1a5 0520 	sub.w	r5, r5, #32
 80002a2:	f10e 0e20 	add.w	lr, lr, #32
 80002a6:	2a01      	cmp	r2, #1
 80002a8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002ac:	bf28      	it	cs
 80002ae:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002b2:	fa43 f305 	asr.w	r3, r3, r5
 80002b6:	18c0      	adds	r0, r0, r3
 80002b8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002bc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002c0:	d507      	bpl.n	80002d2 <__adddf3+0xe6>
 80002c2:	f04f 0e00 	mov.w	lr, #0
 80002c6:	f1dc 0c00 	rsbs	ip, ip, #0
 80002ca:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002ce:	eb6e 0101 	sbc.w	r1, lr, r1
 80002d2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002d6:	d31b      	bcc.n	8000310 <__adddf3+0x124>
 80002d8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002dc:	d30c      	bcc.n	80002f8 <__adddf3+0x10c>
 80002de:	0849      	lsrs	r1, r1, #1
 80002e0:	ea5f 0030 	movs.w	r0, r0, rrx
 80002e4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e8:	f104 0401 	add.w	r4, r4, #1
 80002ec:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002f0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002f4:	f080 809a 	bcs.w	800042c <__adddf3+0x240>
 80002f8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002fc:	bf08      	it	eq
 80002fe:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000302:	f150 0000 	adcs.w	r0, r0, #0
 8000306:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800030a:	ea41 0105 	orr.w	r1, r1, r5
 800030e:	bd30      	pop	{r4, r5, pc}
 8000310:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000314:	4140      	adcs	r0, r0
 8000316:	eb41 0101 	adc.w	r1, r1, r1
 800031a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800031e:	f1a4 0401 	sub.w	r4, r4, #1
 8000322:	d1e9      	bne.n	80002f8 <__adddf3+0x10c>
 8000324:	f091 0f00 	teq	r1, #0
 8000328:	bf04      	itt	eq
 800032a:	4601      	moveq	r1, r0
 800032c:	2000      	moveq	r0, #0
 800032e:	fab1 f381 	clz	r3, r1
 8000332:	bf08      	it	eq
 8000334:	3320      	addeq	r3, #32
 8000336:	f1a3 030b 	sub.w	r3, r3, #11
 800033a:	f1b3 0220 	subs.w	r2, r3, #32
 800033e:	da0c      	bge.n	800035a <__adddf3+0x16e>
 8000340:	320c      	adds	r2, #12
 8000342:	dd08      	ble.n	8000356 <__adddf3+0x16a>
 8000344:	f102 0c14 	add.w	ip, r2, #20
 8000348:	f1c2 020c 	rsb	r2, r2, #12
 800034c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000350:	fa21 f102 	lsr.w	r1, r1, r2
 8000354:	e00c      	b.n	8000370 <__adddf3+0x184>
 8000356:	f102 0214 	add.w	r2, r2, #20
 800035a:	bfd8      	it	le
 800035c:	f1c2 0c20 	rsble	ip, r2, #32
 8000360:	fa01 f102 	lsl.w	r1, r1, r2
 8000364:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000368:	bfdc      	itt	le
 800036a:	ea41 010c 	orrle.w	r1, r1, ip
 800036e:	4090      	lslle	r0, r2
 8000370:	1ae4      	subs	r4, r4, r3
 8000372:	bfa2      	ittt	ge
 8000374:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000378:	4329      	orrge	r1, r5
 800037a:	bd30      	popge	{r4, r5, pc}
 800037c:	ea6f 0404 	mvn.w	r4, r4
 8000380:	3c1f      	subs	r4, #31
 8000382:	da1c      	bge.n	80003be <__adddf3+0x1d2>
 8000384:	340c      	adds	r4, #12
 8000386:	dc0e      	bgt.n	80003a6 <__adddf3+0x1ba>
 8000388:	f104 0414 	add.w	r4, r4, #20
 800038c:	f1c4 0220 	rsb	r2, r4, #32
 8000390:	fa20 f004 	lsr.w	r0, r0, r4
 8000394:	fa01 f302 	lsl.w	r3, r1, r2
 8000398:	ea40 0003 	orr.w	r0, r0, r3
 800039c:	fa21 f304 	lsr.w	r3, r1, r4
 80003a0:	ea45 0103 	orr.w	r1, r5, r3
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	f1c4 040c 	rsb	r4, r4, #12
 80003aa:	f1c4 0220 	rsb	r2, r4, #32
 80003ae:	fa20 f002 	lsr.w	r0, r0, r2
 80003b2:	fa01 f304 	lsl.w	r3, r1, r4
 80003b6:	ea40 0003 	orr.w	r0, r0, r3
 80003ba:	4629      	mov	r1, r5
 80003bc:	bd30      	pop	{r4, r5, pc}
 80003be:	fa21 f004 	lsr.w	r0, r1, r4
 80003c2:	4629      	mov	r1, r5
 80003c4:	bd30      	pop	{r4, r5, pc}
 80003c6:	f094 0f00 	teq	r4, #0
 80003ca:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003ce:	bf06      	itte	eq
 80003d0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003d4:	3401      	addeq	r4, #1
 80003d6:	3d01      	subne	r5, #1
 80003d8:	e74e      	b.n	8000278 <__adddf3+0x8c>
 80003da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003de:	bf18      	it	ne
 80003e0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003e4:	d029      	beq.n	800043a <__adddf3+0x24e>
 80003e6:	ea94 0f05 	teq	r4, r5
 80003ea:	bf08      	it	eq
 80003ec:	ea90 0f02 	teqeq	r0, r2
 80003f0:	d005      	beq.n	80003fe <__adddf3+0x212>
 80003f2:	ea54 0c00 	orrs.w	ip, r4, r0
 80003f6:	bf04      	itt	eq
 80003f8:	4619      	moveq	r1, r3
 80003fa:	4610      	moveq	r0, r2
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	ea91 0f03 	teq	r1, r3
 8000402:	bf1e      	ittt	ne
 8000404:	2100      	movne	r1, #0
 8000406:	2000      	movne	r0, #0
 8000408:	bd30      	popne	{r4, r5, pc}
 800040a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800040e:	d105      	bne.n	800041c <__adddf3+0x230>
 8000410:	0040      	lsls	r0, r0, #1
 8000412:	4149      	adcs	r1, r1
 8000414:	bf28      	it	cs
 8000416:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800041a:	bd30      	pop	{r4, r5, pc}
 800041c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000420:	bf3c      	itt	cc
 8000422:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000426:	bd30      	popcc	{r4, r5, pc}
 8000428:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800042c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000430:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000434:	f04f 0000 	mov.w	r0, #0
 8000438:	bd30      	pop	{r4, r5, pc}
 800043a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800043e:	bf1a      	itte	ne
 8000440:	4619      	movne	r1, r3
 8000442:	4610      	movne	r0, r2
 8000444:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000448:	bf1c      	itt	ne
 800044a:	460b      	movne	r3, r1
 800044c:	4602      	movne	r2, r0
 800044e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000452:	bf06      	itte	eq
 8000454:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000458:	ea91 0f03 	teqeq	r1, r3
 800045c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000460:	bd30      	pop	{r4, r5, pc}
 8000462:	bf00      	nop

08000464 <__aeabi_ui2d>:
 8000464:	f090 0f00 	teq	r0, #0
 8000468:	bf04      	itt	eq
 800046a:	2100      	moveq	r1, #0
 800046c:	4770      	bxeq	lr
 800046e:	b530      	push	{r4, r5, lr}
 8000470:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000474:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000478:	f04f 0500 	mov.w	r5, #0
 800047c:	f04f 0100 	mov.w	r1, #0
 8000480:	e750      	b.n	8000324 <__adddf3+0x138>
 8000482:	bf00      	nop

08000484 <__aeabi_i2d>:
 8000484:	f090 0f00 	teq	r0, #0
 8000488:	bf04      	itt	eq
 800048a:	2100      	moveq	r1, #0
 800048c:	4770      	bxeq	lr
 800048e:	b530      	push	{r4, r5, lr}
 8000490:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000494:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000498:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800049c:	bf48      	it	mi
 800049e:	4240      	negmi	r0, r0
 80004a0:	f04f 0100 	mov.w	r1, #0
 80004a4:	e73e      	b.n	8000324 <__adddf3+0x138>
 80004a6:	bf00      	nop

080004a8 <__aeabi_f2d>:
 80004a8:	0042      	lsls	r2, r0, #1
 80004aa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004ae:	ea4f 0131 	mov.w	r1, r1, rrx
 80004b2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004b6:	bf1f      	itttt	ne
 80004b8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004bc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004c0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004c4:	4770      	bxne	lr
 80004c6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004ca:	bf08      	it	eq
 80004cc:	4770      	bxeq	lr
 80004ce:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004d2:	bf04      	itt	eq
 80004d4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004d8:	4770      	bxeq	lr
 80004da:	b530      	push	{r4, r5, lr}
 80004dc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004e0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004e4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004e8:	e71c      	b.n	8000324 <__adddf3+0x138>
 80004ea:	bf00      	nop

080004ec <__aeabi_ul2d>:
 80004ec:	ea50 0201 	orrs.w	r2, r0, r1
 80004f0:	bf08      	it	eq
 80004f2:	4770      	bxeq	lr
 80004f4:	b530      	push	{r4, r5, lr}
 80004f6:	f04f 0500 	mov.w	r5, #0
 80004fa:	e00a      	b.n	8000512 <__aeabi_l2d+0x16>

080004fc <__aeabi_l2d>:
 80004fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000500:	bf08      	it	eq
 8000502:	4770      	bxeq	lr
 8000504:	b530      	push	{r4, r5, lr}
 8000506:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800050a:	d502      	bpl.n	8000512 <__aeabi_l2d+0x16>
 800050c:	4240      	negs	r0, r0
 800050e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000512:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000516:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800051a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800051e:	f43f aed8 	beq.w	80002d2 <__adddf3+0xe6>
 8000522:	f04f 0203 	mov.w	r2, #3
 8000526:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800052a:	bf18      	it	ne
 800052c:	3203      	addne	r2, #3
 800052e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000532:	bf18      	it	ne
 8000534:	3203      	addne	r2, #3
 8000536:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800053a:	f1c2 0320 	rsb	r3, r2, #32
 800053e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000542:	fa20 f002 	lsr.w	r0, r0, r2
 8000546:	fa01 fe03 	lsl.w	lr, r1, r3
 800054a:	ea40 000e 	orr.w	r0, r0, lr
 800054e:	fa21 f102 	lsr.w	r1, r1, r2
 8000552:	4414      	add	r4, r2
 8000554:	e6bd      	b.n	80002d2 <__adddf3+0xe6>
 8000556:	bf00      	nop

08000558 <__aeabi_dmul>:
 8000558:	b570      	push	{r4, r5, r6, lr}
 800055a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800055e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000562:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000566:	bf1d      	ittte	ne
 8000568:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800056c:	ea94 0f0c 	teqne	r4, ip
 8000570:	ea95 0f0c 	teqne	r5, ip
 8000574:	f000 f8de 	bleq	8000734 <__aeabi_dmul+0x1dc>
 8000578:	442c      	add	r4, r5
 800057a:	ea81 0603 	eor.w	r6, r1, r3
 800057e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000582:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000586:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800058a:	bf18      	it	ne
 800058c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000590:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000594:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000598:	d038      	beq.n	800060c <__aeabi_dmul+0xb4>
 800059a:	fba0 ce02 	umull	ip, lr, r0, r2
 800059e:	f04f 0500 	mov.w	r5, #0
 80005a2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005a6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005aa:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005ae:	f04f 0600 	mov.w	r6, #0
 80005b2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005b6:	f09c 0f00 	teq	ip, #0
 80005ba:	bf18      	it	ne
 80005bc:	f04e 0e01 	orrne.w	lr, lr, #1
 80005c0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005c4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005c8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005cc:	d204      	bcs.n	80005d8 <__aeabi_dmul+0x80>
 80005ce:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005d2:	416d      	adcs	r5, r5
 80005d4:	eb46 0606 	adc.w	r6, r6, r6
 80005d8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005dc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005e0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005e4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005e8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005ec:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005f0:	bf88      	it	hi
 80005f2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005f6:	d81e      	bhi.n	8000636 <__aeabi_dmul+0xde>
 80005f8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005fc:	bf08      	it	eq
 80005fe:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000602:	f150 0000 	adcs.w	r0, r0, #0
 8000606:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000610:	ea46 0101 	orr.w	r1, r6, r1
 8000614:	ea40 0002 	orr.w	r0, r0, r2
 8000618:	ea81 0103 	eor.w	r1, r1, r3
 800061c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000620:	bfc2      	ittt	gt
 8000622:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000626:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800062a:	bd70      	popgt	{r4, r5, r6, pc}
 800062c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000630:	f04f 0e00 	mov.w	lr, #0
 8000634:	3c01      	subs	r4, #1
 8000636:	f300 80ab 	bgt.w	8000790 <__aeabi_dmul+0x238>
 800063a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800063e:	bfde      	ittt	le
 8000640:	2000      	movle	r0, #0
 8000642:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000646:	bd70      	pople	{r4, r5, r6, pc}
 8000648:	f1c4 0400 	rsb	r4, r4, #0
 800064c:	3c20      	subs	r4, #32
 800064e:	da35      	bge.n	80006bc <__aeabi_dmul+0x164>
 8000650:	340c      	adds	r4, #12
 8000652:	dc1b      	bgt.n	800068c <__aeabi_dmul+0x134>
 8000654:	f104 0414 	add.w	r4, r4, #20
 8000658:	f1c4 0520 	rsb	r5, r4, #32
 800065c:	fa00 f305 	lsl.w	r3, r0, r5
 8000660:	fa20 f004 	lsr.w	r0, r0, r4
 8000664:	fa01 f205 	lsl.w	r2, r1, r5
 8000668:	ea40 0002 	orr.w	r0, r0, r2
 800066c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000670:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000674:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000678:	fa21 f604 	lsr.w	r6, r1, r4
 800067c:	eb42 0106 	adc.w	r1, r2, r6
 8000680:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000684:	bf08      	it	eq
 8000686:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800068a:	bd70      	pop	{r4, r5, r6, pc}
 800068c:	f1c4 040c 	rsb	r4, r4, #12
 8000690:	f1c4 0520 	rsb	r5, r4, #32
 8000694:	fa00 f304 	lsl.w	r3, r0, r4
 8000698:	fa20 f005 	lsr.w	r0, r0, r5
 800069c:	fa01 f204 	lsl.w	r2, r1, r4
 80006a0:	ea40 0002 	orr.w	r0, r0, r2
 80006a4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006a8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006ac:	f141 0100 	adc.w	r1, r1, #0
 80006b0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006b4:	bf08      	it	eq
 80006b6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f1c4 0520 	rsb	r5, r4, #32
 80006c0:	fa00 f205 	lsl.w	r2, r0, r5
 80006c4:	ea4e 0e02 	orr.w	lr, lr, r2
 80006c8:	fa20 f304 	lsr.w	r3, r0, r4
 80006cc:	fa01 f205 	lsl.w	r2, r1, r5
 80006d0:	ea43 0302 	orr.w	r3, r3, r2
 80006d4:	fa21 f004 	lsr.w	r0, r1, r4
 80006d8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006dc:	fa21 f204 	lsr.w	r2, r1, r4
 80006e0:	ea20 0002 	bic.w	r0, r0, r2
 80006e4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ec:	bf08      	it	eq
 80006ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006f2:	bd70      	pop	{r4, r5, r6, pc}
 80006f4:	f094 0f00 	teq	r4, #0
 80006f8:	d10f      	bne.n	800071a <__aeabi_dmul+0x1c2>
 80006fa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006fe:	0040      	lsls	r0, r0, #1
 8000700:	eb41 0101 	adc.w	r1, r1, r1
 8000704:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000708:	bf08      	it	eq
 800070a:	3c01      	subeq	r4, #1
 800070c:	d0f7      	beq.n	80006fe <__aeabi_dmul+0x1a6>
 800070e:	ea41 0106 	orr.w	r1, r1, r6
 8000712:	f095 0f00 	teq	r5, #0
 8000716:	bf18      	it	ne
 8000718:	4770      	bxne	lr
 800071a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800071e:	0052      	lsls	r2, r2, #1
 8000720:	eb43 0303 	adc.w	r3, r3, r3
 8000724:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000728:	bf08      	it	eq
 800072a:	3d01      	subeq	r5, #1
 800072c:	d0f7      	beq.n	800071e <__aeabi_dmul+0x1c6>
 800072e:	ea43 0306 	orr.w	r3, r3, r6
 8000732:	4770      	bx	lr
 8000734:	ea94 0f0c 	teq	r4, ip
 8000738:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800073c:	bf18      	it	ne
 800073e:	ea95 0f0c 	teqne	r5, ip
 8000742:	d00c      	beq.n	800075e <__aeabi_dmul+0x206>
 8000744:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000748:	bf18      	it	ne
 800074a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800074e:	d1d1      	bne.n	80006f4 <__aeabi_dmul+0x19c>
 8000750:	ea81 0103 	eor.w	r1, r1, r3
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	f04f 0000 	mov.w	r0, #0
 800075c:	bd70      	pop	{r4, r5, r6, pc}
 800075e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000762:	bf06      	itte	eq
 8000764:	4610      	moveq	r0, r2
 8000766:	4619      	moveq	r1, r3
 8000768:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800076c:	d019      	beq.n	80007a2 <__aeabi_dmul+0x24a>
 800076e:	ea94 0f0c 	teq	r4, ip
 8000772:	d102      	bne.n	800077a <__aeabi_dmul+0x222>
 8000774:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000778:	d113      	bne.n	80007a2 <__aeabi_dmul+0x24a>
 800077a:	ea95 0f0c 	teq	r5, ip
 800077e:	d105      	bne.n	800078c <__aeabi_dmul+0x234>
 8000780:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000784:	bf1c      	itt	ne
 8000786:	4610      	movne	r0, r2
 8000788:	4619      	movne	r1, r3
 800078a:	d10a      	bne.n	80007a2 <__aeabi_dmul+0x24a>
 800078c:	ea81 0103 	eor.w	r1, r1, r3
 8000790:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000794:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000798:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800079c:	f04f 0000 	mov.w	r0, #0
 80007a0:	bd70      	pop	{r4, r5, r6, pc}
 80007a2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007a6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007aa:	bd70      	pop	{r4, r5, r6, pc}

080007ac <__aeabi_ddiv>:
 80007ac:	b570      	push	{r4, r5, r6, lr}
 80007ae:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007b2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007b6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007ba:	bf1d      	ittte	ne
 80007bc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007c0:	ea94 0f0c 	teqne	r4, ip
 80007c4:	ea95 0f0c 	teqne	r5, ip
 80007c8:	f000 f8a7 	bleq	800091a <__aeabi_ddiv+0x16e>
 80007cc:	eba4 0405 	sub.w	r4, r4, r5
 80007d0:	ea81 0e03 	eor.w	lr, r1, r3
 80007d4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007dc:	f000 8088 	beq.w	80008f0 <__aeabi_ddiv+0x144>
 80007e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007e4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007e8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007ec:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007f0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007f4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007f8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007fc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000800:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000804:	429d      	cmp	r5, r3
 8000806:	bf08      	it	eq
 8000808:	4296      	cmpeq	r6, r2
 800080a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800080e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000812:	d202      	bcs.n	800081a <__aeabi_ddiv+0x6e>
 8000814:	085b      	lsrs	r3, r3, #1
 8000816:	ea4f 0232 	mov.w	r2, r2, rrx
 800081a:	1ab6      	subs	r6, r6, r2
 800081c:	eb65 0503 	sbc.w	r5, r5, r3
 8000820:	085b      	lsrs	r3, r3, #1
 8000822:	ea4f 0232 	mov.w	r2, r2, rrx
 8000826:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800082a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800082e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000832:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000836:	bf22      	ittt	cs
 8000838:	1ab6      	subcs	r6, r6, r2
 800083a:	4675      	movcs	r5, lr
 800083c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	ebb6 0e02 	subs.w	lr, r6, r2
 800084a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800084e:	bf22      	ittt	cs
 8000850:	1ab6      	subcs	r6, r6, r2
 8000852:	4675      	movcs	r5, lr
 8000854:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000862:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000866:	bf22      	ittt	cs
 8000868:	1ab6      	subcs	r6, r6, r2
 800086a:	4675      	movcs	r5, lr
 800086c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000870:	085b      	lsrs	r3, r3, #1
 8000872:	ea4f 0232 	mov.w	r2, r2, rrx
 8000876:	ebb6 0e02 	subs.w	lr, r6, r2
 800087a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800087e:	bf22      	ittt	cs
 8000880:	1ab6      	subcs	r6, r6, r2
 8000882:	4675      	movcs	r5, lr
 8000884:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000888:	ea55 0e06 	orrs.w	lr, r5, r6
 800088c:	d018      	beq.n	80008c0 <__aeabi_ddiv+0x114>
 800088e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000892:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000896:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800089a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800089e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008a2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008a6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008aa:	d1c0      	bne.n	800082e <__aeabi_ddiv+0x82>
 80008ac:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008b0:	d10b      	bne.n	80008ca <__aeabi_ddiv+0x11e>
 80008b2:	ea41 0100 	orr.w	r1, r1, r0
 80008b6:	f04f 0000 	mov.w	r0, #0
 80008ba:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008be:	e7b6      	b.n	800082e <__aeabi_ddiv+0x82>
 80008c0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008c4:	bf04      	itt	eq
 80008c6:	4301      	orreq	r1, r0
 80008c8:	2000      	moveq	r0, #0
 80008ca:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008ce:	bf88      	it	hi
 80008d0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008d4:	f63f aeaf 	bhi.w	8000636 <__aeabi_dmul+0xde>
 80008d8:	ebb5 0c03 	subs.w	ip, r5, r3
 80008dc:	bf04      	itt	eq
 80008de:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008e2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008e6:	f150 0000 	adcs.w	r0, r0, #0
 80008ea:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008ee:	bd70      	pop	{r4, r5, r6, pc}
 80008f0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008f4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008f8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008fc:	bfc2      	ittt	gt
 80008fe:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000902:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000906:	bd70      	popgt	{r4, r5, r6, pc}
 8000908:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800090c:	f04f 0e00 	mov.w	lr, #0
 8000910:	3c01      	subs	r4, #1
 8000912:	e690      	b.n	8000636 <__aeabi_dmul+0xde>
 8000914:	ea45 0e06 	orr.w	lr, r5, r6
 8000918:	e68d      	b.n	8000636 <__aeabi_dmul+0xde>
 800091a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800091e:	ea94 0f0c 	teq	r4, ip
 8000922:	bf08      	it	eq
 8000924:	ea95 0f0c 	teqeq	r5, ip
 8000928:	f43f af3b 	beq.w	80007a2 <__aeabi_dmul+0x24a>
 800092c:	ea94 0f0c 	teq	r4, ip
 8000930:	d10a      	bne.n	8000948 <__aeabi_ddiv+0x19c>
 8000932:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000936:	f47f af34 	bne.w	80007a2 <__aeabi_dmul+0x24a>
 800093a:	ea95 0f0c 	teq	r5, ip
 800093e:	f47f af25 	bne.w	800078c <__aeabi_dmul+0x234>
 8000942:	4610      	mov	r0, r2
 8000944:	4619      	mov	r1, r3
 8000946:	e72c      	b.n	80007a2 <__aeabi_dmul+0x24a>
 8000948:	ea95 0f0c 	teq	r5, ip
 800094c:	d106      	bne.n	800095c <__aeabi_ddiv+0x1b0>
 800094e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000952:	f43f aefd 	beq.w	8000750 <__aeabi_dmul+0x1f8>
 8000956:	4610      	mov	r0, r2
 8000958:	4619      	mov	r1, r3
 800095a:	e722      	b.n	80007a2 <__aeabi_dmul+0x24a>
 800095c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000960:	bf18      	it	ne
 8000962:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000966:	f47f aec5 	bne.w	80006f4 <__aeabi_dmul+0x19c>
 800096a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800096e:	f47f af0d 	bne.w	800078c <__aeabi_dmul+0x234>
 8000972:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000976:	f47f aeeb 	bne.w	8000750 <__aeabi_dmul+0x1f8>
 800097a:	e712      	b.n	80007a2 <__aeabi_dmul+0x24a>

0800097c <__aeabi_d2iz>:
 800097c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000980:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000984:	d215      	bcs.n	80009b2 <__aeabi_d2iz+0x36>
 8000986:	d511      	bpl.n	80009ac <__aeabi_d2iz+0x30>
 8000988:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 800098c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000990:	d912      	bls.n	80009b8 <__aeabi_d2iz+0x3c>
 8000992:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000996:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800099a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800099e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80009a2:	fa23 f002 	lsr.w	r0, r3, r2
 80009a6:	bf18      	it	ne
 80009a8:	4240      	negne	r0, r0
 80009aa:	4770      	bx	lr
 80009ac:	f04f 0000 	mov.w	r0, #0
 80009b0:	4770      	bx	lr
 80009b2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80009b6:	d105      	bne.n	80009c4 <__aeabi_d2iz+0x48>
 80009b8:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 80009bc:	bf08      	it	eq
 80009be:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 80009c2:	4770      	bx	lr
 80009c4:	f04f 0000 	mov.w	r0, #0
 80009c8:	4770      	bx	lr
 80009ca:	bf00      	nop

080009cc <__aeabi_d2f>:
 80009cc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80009d0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 80009d4:	bf24      	itt	cs
 80009d6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 80009da:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 80009de:	d90d      	bls.n	80009fc <__aeabi_d2f+0x30>
 80009e0:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 80009e4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 80009e8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 80009ec:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 80009f0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 80009f4:	bf08      	it	eq
 80009f6:	f020 0001 	biceq.w	r0, r0, #1
 80009fa:	4770      	bx	lr
 80009fc:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000a00:	d121      	bne.n	8000a46 <__aeabi_d2f+0x7a>
 8000a02:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000a06:	bfbc      	itt	lt
 8000a08:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000a0c:	4770      	bxlt	lr
 8000a0e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000a12:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a16:	f1c2 0218 	rsb	r2, r2, #24
 8000a1a:	f1c2 0c20 	rsb	ip, r2, #32
 8000a1e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a22:	fa20 f002 	lsr.w	r0, r0, r2
 8000a26:	bf18      	it	ne
 8000a28:	f040 0001 	orrne.w	r0, r0, #1
 8000a2c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a30:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a34:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a38:	ea40 000c 	orr.w	r0, r0, ip
 8000a3c:	fa23 f302 	lsr.w	r3, r3, r2
 8000a40:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000a44:	e7cc      	b.n	80009e0 <__aeabi_d2f+0x14>
 8000a46:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000a4a:	d107      	bne.n	8000a5c <__aeabi_d2f+0x90>
 8000a4c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000a50:	bf1e      	ittt	ne
 8000a52:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000a56:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000a5a:	4770      	bxne	lr
 8000a5c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000a60:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000a64:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000a68:	4770      	bx	lr
 8000a6a:	bf00      	nop

08000a6c <__aeabi_uldivmod>:
 8000a6c:	b953      	cbnz	r3, 8000a84 <__aeabi_uldivmod+0x18>
 8000a6e:	b94a      	cbnz	r2, 8000a84 <__aeabi_uldivmod+0x18>
 8000a70:	2900      	cmp	r1, #0
 8000a72:	bf08      	it	eq
 8000a74:	2800      	cmpeq	r0, #0
 8000a76:	bf1c      	itt	ne
 8000a78:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000a7c:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000a80:	f000 b972 	b.w	8000d68 <__aeabi_idiv0>
 8000a84:	f1ad 0c08 	sub.w	ip, sp, #8
 8000a88:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000a8c:	f000 f806 	bl	8000a9c <__udivmoddi4>
 8000a90:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000a94:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000a98:	b004      	add	sp, #16
 8000a9a:	4770      	bx	lr

08000a9c <__udivmoddi4>:
 8000a9c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000aa0:	9e08      	ldr	r6, [sp, #32]
 8000aa2:	4604      	mov	r4, r0
 8000aa4:	4688      	mov	r8, r1
 8000aa6:	2b00      	cmp	r3, #0
 8000aa8:	d14b      	bne.n	8000b42 <__udivmoddi4+0xa6>
 8000aaa:	428a      	cmp	r2, r1
 8000aac:	4615      	mov	r5, r2
 8000aae:	d967      	bls.n	8000b80 <__udivmoddi4+0xe4>
 8000ab0:	fab2 f282 	clz	r2, r2
 8000ab4:	b14a      	cbz	r2, 8000aca <__udivmoddi4+0x2e>
 8000ab6:	f1c2 0720 	rsb	r7, r2, #32
 8000aba:	fa01 f302 	lsl.w	r3, r1, r2
 8000abe:	fa20 f707 	lsr.w	r7, r0, r7
 8000ac2:	4095      	lsls	r5, r2
 8000ac4:	ea47 0803 	orr.w	r8, r7, r3
 8000ac8:	4094      	lsls	r4, r2
 8000aca:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000ace:	0c23      	lsrs	r3, r4, #16
 8000ad0:	fbb8 f7fe 	udiv	r7, r8, lr
 8000ad4:	fa1f fc85 	uxth.w	ip, r5
 8000ad8:	fb0e 8817 	mls	r8, lr, r7, r8
 8000adc:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000ae0:	fb07 f10c 	mul.w	r1, r7, ip
 8000ae4:	4299      	cmp	r1, r3
 8000ae6:	d909      	bls.n	8000afc <__udivmoddi4+0x60>
 8000ae8:	18eb      	adds	r3, r5, r3
 8000aea:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
 8000aee:	f080 811b 	bcs.w	8000d28 <__udivmoddi4+0x28c>
 8000af2:	4299      	cmp	r1, r3
 8000af4:	f240 8118 	bls.w	8000d28 <__udivmoddi4+0x28c>
 8000af8:	3f02      	subs	r7, #2
 8000afa:	442b      	add	r3, r5
 8000afc:	1a5b      	subs	r3, r3, r1
 8000afe:	b2a4      	uxth	r4, r4
 8000b00:	fbb3 f0fe 	udiv	r0, r3, lr
 8000b04:	fb0e 3310 	mls	r3, lr, r0, r3
 8000b08:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000b0c:	fb00 fc0c 	mul.w	ip, r0, ip
 8000b10:	45a4      	cmp	ip, r4
 8000b12:	d909      	bls.n	8000b28 <__udivmoddi4+0x8c>
 8000b14:	192c      	adds	r4, r5, r4
 8000b16:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000b1a:	f080 8107 	bcs.w	8000d2c <__udivmoddi4+0x290>
 8000b1e:	45a4      	cmp	ip, r4
 8000b20:	f240 8104 	bls.w	8000d2c <__udivmoddi4+0x290>
 8000b24:	3802      	subs	r0, #2
 8000b26:	442c      	add	r4, r5
 8000b28:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000b2c:	eba4 040c 	sub.w	r4, r4, ip
 8000b30:	2700      	movs	r7, #0
 8000b32:	b11e      	cbz	r6, 8000b3c <__udivmoddi4+0xa0>
 8000b34:	40d4      	lsrs	r4, r2
 8000b36:	2300      	movs	r3, #0
 8000b38:	e9c6 4300 	strd	r4, r3, [r6]
 8000b3c:	4639      	mov	r1, r7
 8000b3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b42:	428b      	cmp	r3, r1
 8000b44:	d909      	bls.n	8000b5a <__udivmoddi4+0xbe>
 8000b46:	2e00      	cmp	r6, #0
 8000b48:	f000 80eb 	beq.w	8000d22 <__udivmoddi4+0x286>
 8000b4c:	2700      	movs	r7, #0
 8000b4e:	e9c6 0100 	strd	r0, r1, [r6]
 8000b52:	4638      	mov	r0, r7
 8000b54:	4639      	mov	r1, r7
 8000b56:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b5a:	fab3 f783 	clz	r7, r3
 8000b5e:	2f00      	cmp	r7, #0
 8000b60:	d147      	bne.n	8000bf2 <__udivmoddi4+0x156>
 8000b62:	428b      	cmp	r3, r1
 8000b64:	d302      	bcc.n	8000b6c <__udivmoddi4+0xd0>
 8000b66:	4282      	cmp	r2, r0
 8000b68:	f200 80fa 	bhi.w	8000d60 <__udivmoddi4+0x2c4>
 8000b6c:	1a84      	subs	r4, r0, r2
 8000b6e:	eb61 0303 	sbc.w	r3, r1, r3
 8000b72:	2001      	movs	r0, #1
 8000b74:	4698      	mov	r8, r3
 8000b76:	2e00      	cmp	r6, #0
 8000b78:	d0e0      	beq.n	8000b3c <__udivmoddi4+0xa0>
 8000b7a:	e9c6 4800 	strd	r4, r8, [r6]
 8000b7e:	e7dd      	b.n	8000b3c <__udivmoddi4+0xa0>
 8000b80:	b902      	cbnz	r2, 8000b84 <__udivmoddi4+0xe8>
 8000b82:	deff      	udf	#255	; 0xff
 8000b84:	fab2 f282 	clz	r2, r2
 8000b88:	2a00      	cmp	r2, #0
 8000b8a:	f040 808f 	bne.w	8000cac <__udivmoddi4+0x210>
 8000b8e:	1b49      	subs	r1, r1, r5
 8000b90:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000b94:	fa1f f885 	uxth.w	r8, r5
 8000b98:	2701      	movs	r7, #1
 8000b9a:	fbb1 fcfe 	udiv	ip, r1, lr
 8000b9e:	0c23      	lsrs	r3, r4, #16
 8000ba0:	fb0e 111c 	mls	r1, lr, ip, r1
 8000ba4:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ba8:	fb08 f10c 	mul.w	r1, r8, ip
 8000bac:	4299      	cmp	r1, r3
 8000bae:	d907      	bls.n	8000bc0 <__udivmoddi4+0x124>
 8000bb0:	18eb      	adds	r3, r5, r3
 8000bb2:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8000bb6:	d202      	bcs.n	8000bbe <__udivmoddi4+0x122>
 8000bb8:	4299      	cmp	r1, r3
 8000bba:	f200 80cd 	bhi.w	8000d58 <__udivmoddi4+0x2bc>
 8000bbe:	4684      	mov	ip, r0
 8000bc0:	1a59      	subs	r1, r3, r1
 8000bc2:	b2a3      	uxth	r3, r4
 8000bc4:	fbb1 f0fe 	udiv	r0, r1, lr
 8000bc8:	fb0e 1410 	mls	r4, lr, r0, r1
 8000bcc:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000bd0:	fb08 f800 	mul.w	r8, r8, r0
 8000bd4:	45a0      	cmp	r8, r4
 8000bd6:	d907      	bls.n	8000be8 <__udivmoddi4+0x14c>
 8000bd8:	192c      	adds	r4, r5, r4
 8000bda:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000bde:	d202      	bcs.n	8000be6 <__udivmoddi4+0x14a>
 8000be0:	45a0      	cmp	r8, r4
 8000be2:	f200 80b6 	bhi.w	8000d52 <__udivmoddi4+0x2b6>
 8000be6:	4618      	mov	r0, r3
 8000be8:	eba4 0408 	sub.w	r4, r4, r8
 8000bec:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000bf0:	e79f      	b.n	8000b32 <__udivmoddi4+0x96>
 8000bf2:	f1c7 0c20 	rsb	ip, r7, #32
 8000bf6:	40bb      	lsls	r3, r7
 8000bf8:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000bfc:	ea4e 0e03 	orr.w	lr, lr, r3
 8000c00:	fa01 f407 	lsl.w	r4, r1, r7
 8000c04:	fa20 f50c 	lsr.w	r5, r0, ip
 8000c08:	fa21 f30c 	lsr.w	r3, r1, ip
 8000c0c:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000c10:	4325      	orrs	r5, r4
 8000c12:	fbb3 f9f8 	udiv	r9, r3, r8
 8000c16:	0c2c      	lsrs	r4, r5, #16
 8000c18:	fb08 3319 	mls	r3, r8, r9, r3
 8000c1c:	fa1f fa8e 	uxth.w	sl, lr
 8000c20:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000c24:	fb09 f40a 	mul.w	r4, r9, sl
 8000c28:	429c      	cmp	r4, r3
 8000c2a:	fa02 f207 	lsl.w	r2, r2, r7
 8000c2e:	fa00 f107 	lsl.w	r1, r0, r7
 8000c32:	d90b      	bls.n	8000c4c <__udivmoddi4+0x1b0>
 8000c34:	eb1e 0303 	adds.w	r3, lr, r3
 8000c38:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000c3c:	f080 8087 	bcs.w	8000d4e <__udivmoddi4+0x2b2>
 8000c40:	429c      	cmp	r4, r3
 8000c42:	f240 8084 	bls.w	8000d4e <__udivmoddi4+0x2b2>
 8000c46:	f1a9 0902 	sub.w	r9, r9, #2
 8000c4a:	4473      	add	r3, lr
 8000c4c:	1b1b      	subs	r3, r3, r4
 8000c4e:	b2ad      	uxth	r5, r5
 8000c50:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c54:	fb08 3310 	mls	r3, r8, r0, r3
 8000c58:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000c5c:	fb00 fa0a 	mul.w	sl, r0, sl
 8000c60:	45a2      	cmp	sl, r4
 8000c62:	d908      	bls.n	8000c76 <__udivmoddi4+0x1da>
 8000c64:	eb1e 0404 	adds.w	r4, lr, r4
 8000c68:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000c6c:	d26b      	bcs.n	8000d46 <__udivmoddi4+0x2aa>
 8000c6e:	45a2      	cmp	sl, r4
 8000c70:	d969      	bls.n	8000d46 <__udivmoddi4+0x2aa>
 8000c72:	3802      	subs	r0, #2
 8000c74:	4474      	add	r4, lr
 8000c76:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000c7a:	fba0 8902 	umull	r8, r9, r0, r2
 8000c7e:	eba4 040a 	sub.w	r4, r4, sl
 8000c82:	454c      	cmp	r4, r9
 8000c84:	46c2      	mov	sl, r8
 8000c86:	464b      	mov	r3, r9
 8000c88:	d354      	bcc.n	8000d34 <__udivmoddi4+0x298>
 8000c8a:	d051      	beq.n	8000d30 <__udivmoddi4+0x294>
 8000c8c:	2e00      	cmp	r6, #0
 8000c8e:	d069      	beq.n	8000d64 <__udivmoddi4+0x2c8>
 8000c90:	ebb1 050a 	subs.w	r5, r1, sl
 8000c94:	eb64 0403 	sbc.w	r4, r4, r3
 8000c98:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000c9c:	40fd      	lsrs	r5, r7
 8000c9e:	40fc      	lsrs	r4, r7
 8000ca0:	ea4c 0505 	orr.w	r5, ip, r5
 8000ca4:	e9c6 5400 	strd	r5, r4, [r6]
 8000ca8:	2700      	movs	r7, #0
 8000caa:	e747      	b.n	8000b3c <__udivmoddi4+0xa0>
 8000cac:	f1c2 0320 	rsb	r3, r2, #32
 8000cb0:	fa20 f703 	lsr.w	r7, r0, r3
 8000cb4:	4095      	lsls	r5, r2
 8000cb6:	fa01 f002 	lsl.w	r0, r1, r2
 8000cba:	fa21 f303 	lsr.w	r3, r1, r3
 8000cbe:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000cc2:	4338      	orrs	r0, r7
 8000cc4:	0c01      	lsrs	r1, r0, #16
 8000cc6:	fbb3 f7fe 	udiv	r7, r3, lr
 8000cca:	fa1f f885 	uxth.w	r8, r5
 8000cce:	fb0e 3317 	mls	r3, lr, r7, r3
 8000cd2:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000cd6:	fb07 f308 	mul.w	r3, r7, r8
 8000cda:	428b      	cmp	r3, r1
 8000cdc:	fa04 f402 	lsl.w	r4, r4, r2
 8000ce0:	d907      	bls.n	8000cf2 <__udivmoddi4+0x256>
 8000ce2:	1869      	adds	r1, r5, r1
 8000ce4:	f107 3cff 	add.w	ip, r7, #4294967295	; 0xffffffff
 8000ce8:	d22f      	bcs.n	8000d4a <__udivmoddi4+0x2ae>
 8000cea:	428b      	cmp	r3, r1
 8000cec:	d92d      	bls.n	8000d4a <__udivmoddi4+0x2ae>
 8000cee:	3f02      	subs	r7, #2
 8000cf0:	4429      	add	r1, r5
 8000cf2:	1acb      	subs	r3, r1, r3
 8000cf4:	b281      	uxth	r1, r0
 8000cf6:	fbb3 f0fe 	udiv	r0, r3, lr
 8000cfa:	fb0e 3310 	mls	r3, lr, r0, r3
 8000cfe:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d02:	fb00 f308 	mul.w	r3, r0, r8
 8000d06:	428b      	cmp	r3, r1
 8000d08:	d907      	bls.n	8000d1a <__udivmoddi4+0x27e>
 8000d0a:	1869      	adds	r1, r5, r1
 8000d0c:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000d10:	d217      	bcs.n	8000d42 <__udivmoddi4+0x2a6>
 8000d12:	428b      	cmp	r3, r1
 8000d14:	d915      	bls.n	8000d42 <__udivmoddi4+0x2a6>
 8000d16:	3802      	subs	r0, #2
 8000d18:	4429      	add	r1, r5
 8000d1a:	1ac9      	subs	r1, r1, r3
 8000d1c:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000d20:	e73b      	b.n	8000b9a <__udivmoddi4+0xfe>
 8000d22:	4637      	mov	r7, r6
 8000d24:	4630      	mov	r0, r6
 8000d26:	e709      	b.n	8000b3c <__udivmoddi4+0xa0>
 8000d28:	4607      	mov	r7, r0
 8000d2a:	e6e7      	b.n	8000afc <__udivmoddi4+0x60>
 8000d2c:	4618      	mov	r0, r3
 8000d2e:	e6fb      	b.n	8000b28 <__udivmoddi4+0x8c>
 8000d30:	4541      	cmp	r1, r8
 8000d32:	d2ab      	bcs.n	8000c8c <__udivmoddi4+0x1f0>
 8000d34:	ebb8 0a02 	subs.w	sl, r8, r2
 8000d38:	eb69 020e 	sbc.w	r2, r9, lr
 8000d3c:	3801      	subs	r0, #1
 8000d3e:	4613      	mov	r3, r2
 8000d40:	e7a4      	b.n	8000c8c <__udivmoddi4+0x1f0>
 8000d42:	4660      	mov	r0, ip
 8000d44:	e7e9      	b.n	8000d1a <__udivmoddi4+0x27e>
 8000d46:	4618      	mov	r0, r3
 8000d48:	e795      	b.n	8000c76 <__udivmoddi4+0x1da>
 8000d4a:	4667      	mov	r7, ip
 8000d4c:	e7d1      	b.n	8000cf2 <__udivmoddi4+0x256>
 8000d4e:	4681      	mov	r9, r0
 8000d50:	e77c      	b.n	8000c4c <__udivmoddi4+0x1b0>
 8000d52:	3802      	subs	r0, #2
 8000d54:	442c      	add	r4, r5
 8000d56:	e747      	b.n	8000be8 <__udivmoddi4+0x14c>
 8000d58:	f1ac 0c02 	sub.w	ip, ip, #2
 8000d5c:	442b      	add	r3, r5
 8000d5e:	e72f      	b.n	8000bc0 <__udivmoddi4+0x124>
 8000d60:	4638      	mov	r0, r7
 8000d62:	e708      	b.n	8000b76 <__udivmoddi4+0xda>
 8000d64:	4637      	mov	r7, r6
 8000d66:	e6e9      	b.n	8000b3c <__udivmoddi4+0xa0>

08000d68 <__aeabi_idiv0>:
 8000d68:	4770      	bx	lr
 8000d6a:	bf00      	nop

08000d6c <strlen>:
 8000d6c:	4603      	mov	r3, r0
 8000d6e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000d72:	2a00      	cmp	r2, #0
 8000d74:	d1fb      	bne.n	8000d6e <strlen+0x2>
 8000d76:	1a18      	subs	r0, r3, r0
 8000d78:	3801      	subs	r0, #1
 8000d7a:	4770      	bx	lr
 8000d7c:	0000      	movs	r0, r0
	...

08000d80 <memchr>:
 8000d80:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000d84:	2a10      	cmp	r2, #16
 8000d86:	db2b      	blt.n	8000de0 <memchr+0x60>
 8000d88:	f010 0f07 	tst.w	r0, #7
 8000d8c:	d008      	beq.n	8000da0 <memchr+0x20>
 8000d8e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000d92:	3a01      	subs	r2, #1
 8000d94:	428b      	cmp	r3, r1
 8000d96:	d02d      	beq.n	8000df4 <memchr+0x74>
 8000d98:	f010 0f07 	tst.w	r0, #7
 8000d9c:	b342      	cbz	r2, 8000df0 <memchr+0x70>
 8000d9e:	d1f6      	bne.n	8000d8e <memchr+0xe>
 8000da0:	b4f0      	push	{r4, r5, r6, r7}
 8000da2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000da6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 8000daa:	f022 0407 	bic.w	r4, r2, #7
 8000dae:	f07f 0700 	mvns.w	r7, #0
 8000db2:	2300      	movs	r3, #0
 8000db4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000db8:	3c08      	subs	r4, #8
 8000dba:	ea85 0501 	eor.w	r5, r5, r1
 8000dbe:	ea86 0601 	eor.w	r6, r6, r1
 8000dc2:	fa85 f547 	uadd8	r5, r5, r7
 8000dc6:	faa3 f587 	sel	r5, r3, r7
 8000dca:	fa86 f647 	uadd8	r6, r6, r7
 8000dce:	faa5 f687 	sel	r6, r5, r7
 8000dd2:	b98e      	cbnz	r6, 8000df8 <memchr+0x78>
 8000dd4:	d1ee      	bne.n	8000db4 <memchr+0x34>
 8000dd6:	bcf0      	pop	{r4, r5, r6, r7}
 8000dd8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000ddc:	f002 0207 	and.w	r2, r2, #7
 8000de0:	b132      	cbz	r2, 8000df0 <memchr+0x70>
 8000de2:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000de6:	3a01      	subs	r2, #1
 8000de8:	ea83 0301 	eor.w	r3, r3, r1
 8000dec:	b113      	cbz	r3, 8000df4 <memchr+0x74>
 8000dee:	d1f8      	bne.n	8000de2 <memchr+0x62>
 8000df0:	2000      	movs	r0, #0
 8000df2:	4770      	bx	lr
 8000df4:	3801      	subs	r0, #1
 8000df6:	4770      	bx	lr
 8000df8:	2d00      	cmp	r5, #0
 8000dfa:	bf06      	itte	eq
 8000dfc:	4635      	moveq	r5, r6
 8000dfe:	3803      	subeq	r0, #3
 8000e00:	3807      	subne	r0, #7
 8000e02:	f015 0f01 	tst.w	r5, #1
 8000e06:	d107      	bne.n	8000e18 <memchr+0x98>
 8000e08:	3001      	adds	r0, #1
 8000e0a:	f415 7f80 	tst.w	r5, #256	; 0x100
 8000e0e:	bf02      	ittt	eq
 8000e10:	3001      	addeq	r0, #1
 8000e12:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000e16:	3001      	addeq	r0, #1
 8000e18:	bcf0      	pop	{r4, r5, r6, r7}
 8000e1a:	3801      	subs	r0, #1
 8000e1c:	4770      	bx	lr
 8000e1e:	bf00      	nop

08000e20 <__gedf2>:
 8000e20:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000e24:	e006      	b.n	8000e34 <__cmpdf2+0x4>
 8000e26:	bf00      	nop

08000e28 <__ledf2>:
 8000e28:	f04f 0c01 	mov.w	ip, #1
 8000e2c:	e002      	b.n	8000e34 <__cmpdf2+0x4>
 8000e2e:	bf00      	nop

08000e30 <__cmpdf2>:
 8000e30:	f04f 0c01 	mov.w	ip, #1
 8000e34:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000e38:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000e3c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000e40:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000e44:	bf18      	it	ne
 8000e46:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000e4a:	d01b      	beq.n	8000e84 <__cmpdf2+0x54>
 8000e4c:	b001      	add	sp, #4
 8000e4e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000e52:	bf0c      	ite	eq
 8000e54:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000e58:	ea91 0f03 	teqne	r1, r3
 8000e5c:	bf02      	ittt	eq
 8000e5e:	ea90 0f02 	teqeq	r0, r2
 8000e62:	2000      	moveq	r0, #0
 8000e64:	4770      	bxeq	lr
 8000e66:	f110 0f00 	cmn.w	r0, #0
 8000e6a:	ea91 0f03 	teq	r1, r3
 8000e6e:	bf58      	it	pl
 8000e70:	4299      	cmppl	r1, r3
 8000e72:	bf08      	it	eq
 8000e74:	4290      	cmpeq	r0, r2
 8000e76:	bf2c      	ite	cs
 8000e78:	17d8      	asrcs	r0, r3, #31
 8000e7a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000e7e:	f040 0001 	orr.w	r0, r0, #1
 8000e82:	4770      	bx	lr
 8000e84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000e88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000e8c:	d102      	bne.n	8000e94 <__cmpdf2+0x64>
 8000e8e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000e92:	d107      	bne.n	8000ea4 <__cmpdf2+0x74>
 8000e94:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000e98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000e9c:	d1d6      	bne.n	8000e4c <__cmpdf2+0x1c>
 8000e9e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ea2:	d0d3      	beq.n	8000e4c <__cmpdf2+0x1c>
 8000ea4:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ea8:	4770      	bx	lr
 8000eaa:	bf00      	nop

08000eac <__aeabi_cdrcmple>:
 8000eac:	4684      	mov	ip, r0
 8000eae:	4610      	mov	r0, r2
 8000eb0:	4662      	mov	r2, ip
 8000eb2:	468c      	mov	ip, r1
 8000eb4:	4619      	mov	r1, r3
 8000eb6:	4663      	mov	r3, ip
 8000eb8:	e000      	b.n	8000ebc <__aeabi_cdcmpeq>
 8000eba:	bf00      	nop

08000ebc <__aeabi_cdcmpeq>:
 8000ebc:	b501      	push	{r0, lr}
 8000ebe:	f7ff ffb7 	bl	8000e30 <__cmpdf2>
 8000ec2:	2800      	cmp	r0, #0
 8000ec4:	bf48      	it	mi
 8000ec6:	f110 0f00 	cmnmi.w	r0, #0
 8000eca:	bd01      	pop	{r0, pc}

08000ecc <__aeabi_dcmpeq>:
 8000ecc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ed0:	f7ff fff4 	bl	8000ebc <__aeabi_cdcmpeq>
 8000ed4:	bf0c      	ite	eq
 8000ed6:	2001      	moveq	r0, #1
 8000ed8:	2000      	movne	r0, #0
 8000eda:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ede:	bf00      	nop

08000ee0 <__aeabi_dcmplt>:
 8000ee0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ee4:	f7ff ffea 	bl	8000ebc <__aeabi_cdcmpeq>
 8000ee8:	bf34      	ite	cc
 8000eea:	2001      	movcc	r0, #1
 8000eec:	2000      	movcs	r0, #0
 8000eee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ef2:	bf00      	nop

08000ef4 <__aeabi_dcmple>:
 8000ef4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ef8:	f7ff ffe0 	bl	8000ebc <__aeabi_cdcmpeq>
 8000efc:	bf94      	ite	ls
 8000efe:	2001      	movls	r0, #1
 8000f00:	2000      	movhi	r0, #0
 8000f02:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f06:	bf00      	nop

08000f08 <__aeabi_dcmpge>:
 8000f08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f0c:	f7ff ffce 	bl	8000eac <__aeabi_cdrcmple>
 8000f10:	bf94      	ite	ls
 8000f12:	2001      	movls	r0, #1
 8000f14:	2000      	movhi	r0, #0
 8000f16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f1a:	bf00      	nop

08000f1c <__aeabi_dcmpgt>:
 8000f1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f20:	f7ff ffc4 	bl	8000eac <__aeabi_cdrcmple>
 8000f24:	bf34      	ite	cc
 8000f26:	2001      	movcc	r0, #1
 8000f28:	2000      	movcs	r0, #0
 8000f2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f2e:	bf00      	nop

08000f30 <__aeabi_dcmpun>:
 8000f30:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000f34:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000f38:	d102      	bne.n	8000f40 <__aeabi_dcmpun+0x10>
 8000f3a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000f3e:	d10a      	bne.n	8000f56 <__aeabi_dcmpun+0x26>
 8000f40:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000f44:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000f48:	d102      	bne.n	8000f50 <__aeabi_dcmpun+0x20>
 8000f4a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000f4e:	d102      	bne.n	8000f56 <__aeabi_dcmpun+0x26>
 8000f50:	f04f 0000 	mov.w	r0, #0
 8000f54:	4770      	bx	lr
 8000f56:	f04f 0001 	mov.w	r0, #1
 8000f5a:	4770      	bx	lr

08000f5c <get_roll>:
}

float get_roll(){

	return roll;
}
 8000f5c:	4b01      	ldr	r3, [pc, #4]	; (8000f64 <get_roll+0x8>)
 8000f5e:	ed93 0a00 	vldr	s0, [r3]
 8000f62:	4770      	bx	lr
 8000f64:	20000470 	.word	0x20000470

08000f68 <get_pitch>:

float get_pitch(){

	return pitch;
}
 8000f68:	4b01      	ldr	r3, [pc, #4]	; (8000f70 <get_pitch+0x8>)
 8000f6a:	ed93 0a00 	vldr	s0, [r3]
 8000f6e:	4770      	bx	lr
 8000f70:	2000046c 	.word	0x2000046c

08000f74 <get_yaw>:

float get_yaw(){

	return yaw;
}
 8000f74:	4b01      	ldr	r3, [pc, #4]	; (8000f7c <get_yaw+0x8>)
 8000f76:	ed93 0a00 	vldr	s0, [r3]
 8000f7a:	4770      	bx	lr
 8000f7c:	20000460 	.word	0x20000460

08000f80 <writeByte>:

//===================================================================================================================
//====== Set of useful function to access acceleration, gyroscope, and temperature data
//===================================================================================================================

void writeByte(uint8_t address_tx, uint8_t subAddress, uint8_t data) {
 8000f80:	b500      	push	{lr}
 8000f82:	b085      	sub	sp, #20
	uint8_t data_write[2];
	data_write[0] = subAddress;
 8000f84:	f88d 100c 	strb.w	r1, [sp, #12]
	data_write[1] = data;
 8000f88:	f88d 200d 	strb.w	r2, [sp, #13]
	//i2c.write(address, data_write, 2, 0);


	HAL_I2C_Master_Transmit(&hi2c2, address_tx, data_write, 2, 10);
 8000f8c:	230a      	movs	r3, #10
 8000f8e:	9300      	str	r3, [sp, #0]
 8000f90:	2302      	movs	r3, #2
 8000f92:	aa03      	add	r2, sp, #12
 8000f94:	4601      	mov	r1, r0
 8000f96:	4803      	ldr	r0, [pc, #12]	; (8000fa4 <writeByte+0x24>)
 8000f98:	f003 f8c8 	bl	800412c <HAL_I2C_Master_Transmit>
}
 8000f9c:	b005      	add	sp, #20
 8000f9e:	f85d fb04 	ldr.w	pc, [sp], #4
 8000fa2:	bf00      	nop
 8000fa4:	200003dc 	.word	0x200003dc

08000fa8 <readByte>:

//NICK - I've changed these to accept a tx address & a rx address as STM32 boards include the R/W bit at the end of 7 bit adress
//so HAL function takes in 8 bit address including R/W bit
char readByte(uint8_t address_tx, uint8_t address_rx, uint8_t subAddress) {
 8000fa8:	b570      	push	{r4, r5, r6, lr}
 8000faa:	b084      	sub	sp, #16
	uint8_t data[1]; // `data` will store the register data
	uint8_t data_write[1];
	data_write[0] = subAddress;
 8000fac:	a904      	add	r1, sp, #16
 8000fae:	f801 2d08 	strb.w	r2, [r1, #-8]!
	//i2c.write(address, data_write, 1, 1); // no stop
	//i2c.read(address, data, 1, 0);


	HAL_I2C_Master_Transmit(&hi2c2, address_tx, data_write, 1, 10); //Send adress of register ONLY
 8000fb2:	4605      	mov	r5, r0
 8000fb4:	4c09      	ldr	r4, [pc, #36]	; (8000fdc <readByte+0x34>)
 8000fb6:	260a      	movs	r6, #10
 8000fb8:	9600      	str	r6, [sp, #0]
 8000fba:	2301      	movs	r3, #1
 8000fbc:	460a      	mov	r2, r1
 8000fbe:	4601      	mov	r1, r0
 8000fc0:	4620      	mov	r0, r4
 8000fc2:	f003 f8b3 	bl	800412c <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(&hi2c2, address_tx, data, 1, 10);
 8000fc6:	9600      	str	r6, [sp, #0]
 8000fc8:	2301      	movs	r3, #1
 8000fca:	aa03      	add	r2, sp, #12
 8000fcc:	4629      	mov	r1, r5
 8000fce:	4620      	mov	r0, r4
 8000fd0:	f003 f966 	bl	80042a0 <HAL_I2C_Master_Receive>

	return data[0];
}
 8000fd4:	f89d 000c 	ldrb.w	r0, [sp, #12]
 8000fd8:	b004      	add	sp, #16
 8000fda:	bd70      	pop	{r4, r5, r6, pc}
 8000fdc:	200003dc 	.word	0x200003dc

08000fe0 <imu_init>:
IMU_StatusTypeDef imu_init(I2C_HandleTypeDef* handle) {
 8000fe0:	b510      	push	{r4, lr}
 8000fe2:	4604      	mov	r4, r0
	printf("STM32 Online..\r\n");
 8000fe4:	480f      	ldr	r0, [pc, #60]	; (8001024 <imu_init+0x44>)
 8000fe6:	f006 fdf1 	bl	8007bcc <puts>
	if (HAL_I2C_IsDeviceReady(handle, 0xD0, 2, 100) == HAL_OK) {
 8000fea:	2364      	movs	r3, #100	; 0x64
 8000fec:	2202      	movs	r2, #2
 8000fee:	21d0      	movs	r1, #208	; 0xd0
 8000ff0:	4620      	mov	r0, r4
 8000ff2:	f003 fabd 	bl	8004570 <HAL_I2C_IsDeviceReady>
 8000ff6:	b100      	cbz	r0, 8000ffa <imu_init+0x1a>
 8000ff8:	e7fe      	b.n	8000ff8 <imu_init+0x18>
		HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5); //Toggle LED on if so
 8000ffa:	2120      	movs	r1, #32
 8000ffc:	480a      	ldr	r0, [pc, #40]	; (8001028 <imu_init+0x48>)
 8000ffe:	f002 fda9 	bl	8003b54 <HAL_GPIO_TogglePin>
	uint8_t whoami = readByte(MPU9250_ADDRESS_TX, MPU9250_ADDRESS_RX,
 8001002:	2275      	movs	r2, #117	; 0x75
 8001004:	21d1      	movs	r1, #209	; 0xd1
 8001006:	20d0      	movs	r0, #208	; 0xd0
 8001008:	f7ff ffce 	bl	8000fa8 <readByte>
 800100c:	4604      	mov	r4, r0
	if (whoami == 0x71) {
 800100e:	2871      	cmp	r0, #113	; 0x71
 8001010:	d106      	bne.n	8001020 <imu_init+0x40>
		printf("MPU9250 online..\r\n");
 8001012:	4806      	ldr	r0, [pc, #24]	; (800102c <imu_init+0x4c>)
 8001014:	f006 fdda 	bl	8007bcc <puts>
		printf("whoami reg = %d ..\r\n", whoami);
 8001018:	4621      	mov	r1, r4
 800101a:	4805      	ldr	r0, [pc, #20]	; (8001030 <imu_init+0x50>)
 800101c:	f006 fd62 	bl	8007ae4 <iprintf>
}
 8001020:	2000      	movs	r0, #0
 8001022:	bd10      	pop	{r4, pc}
 8001024:	0800bae4 	.word	0x0800bae4
 8001028:	40020000 	.word	0x40020000
 800102c:	0800baf4 	.word	0x0800baf4
 8001030:	0800bb08 	.word	0x0800bb08

08001034 <readBytes>:

void readBytes(uint8_t address_tx, uint8_t address_rx, uint8_t subAddress,
	uint8_t count, uint8_t * dest) {
 8001034:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001038:	b088      	sub	sp, #32
 800103a:	4688      	mov	r8, r1
 800103c:	461c      	mov	r4, r3
 800103e:	9d0e      	ldr	r5, [sp, #56]	; 0x38
	uint8_t data[14];
	uint8_t data_write[1];
	data_write[0] = subAddress;
 8001040:	a908      	add	r1, sp, #32
 8001042:	f801 2d14 	strb.w	r2, [r1, #-20]!
	//i2c.write(address, data_write, 1, 1); // no stop
	//i2c.read(address, data, count, 0);


	HAL_I2C_Master_Transmit(&hi2c2, address_tx, data_write, 1, 10);
 8001046:	4e0e      	ldr	r6, [pc, #56]	; (8001080 <readBytes+0x4c>)
 8001048:	270a      	movs	r7, #10
 800104a:	9700      	str	r7, [sp, #0]
 800104c:	2301      	movs	r3, #1
 800104e:	460a      	mov	r2, r1
 8001050:	4601      	mov	r1, r0
 8001052:	4630      	mov	r0, r6
 8001054:	f003 f86a 	bl	800412c <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(&hi2c2, address_rx, data, count, 10);
 8001058:	9700      	str	r7, [sp, #0]
 800105a:	4623      	mov	r3, r4
 800105c:	aa04      	add	r2, sp, #16
 800105e:	4641      	mov	r1, r8
 8001060:	4630      	mov	r0, r6
 8001062:	f003 f91d 	bl	80042a0 <HAL_I2C_Master_Receive>

	for (int ii = 0; ii < count; ii++) {
 8001066:	2300      	movs	r3, #0
 8001068:	e005      	b.n	8001076 <readBytes+0x42>
		dest[ii] = data[ii];
 800106a:	aa08      	add	r2, sp, #32
 800106c:	441a      	add	r2, r3
 800106e:	f812 2c10 	ldrb.w	r2, [r2, #-16]
 8001072:	54ea      	strb	r2, [r5, r3]
	for (int ii = 0; ii < count; ii++) {
 8001074:	3301      	adds	r3, #1
 8001076:	429c      	cmp	r4, r3
 8001078:	dcf7      	bgt.n	800106a <readBytes+0x36>
	}
}
 800107a:	b008      	add	sp, #32
 800107c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001080:	200003dc 	.word	0x200003dc

08001084 <getMres>:

void getMres() {

	switch (Mscale) {
 8001084:	4b06      	ldr	r3, [pc, #24]	; (80010a0 <getMres+0x1c>)
 8001086:	781b      	ldrb	r3, [r3, #0]
 8001088:	b113      	cbz	r3, 8001090 <getMres+0xc>
 800108a:	2b01      	cmp	r3, #1
 800108c:	d004      	beq.n	8001098 <getMres+0x14>
 800108e:	4770      	bx	lr
	// Possible magnetometer scales (and their register bit settings) are:
	// 14 bit resolution (0) and 16 bit resolution (1)
	case MFS_14BITS:
		mRes = 10.0 * 4219.0 / 8190.0; // Proper scale to return milliGauss
 8001090:	4b04      	ldr	r3, [pc, #16]	; (80010a4 <getMres+0x20>)
 8001092:	4a05      	ldr	r2, [pc, #20]	; (80010a8 <getMres+0x24>)
 8001094:	601a      	str	r2, [r3, #0]
		break;
 8001096:	4770      	bx	lr
	case MFS_16BITS:
		mRes = 10.0 * 4219.0 / 32760.0; // Proper scale to return milliGauss
 8001098:	4b02      	ldr	r3, [pc, #8]	; (80010a4 <getMres+0x20>)
 800109a:	4a04      	ldr	r2, [pc, #16]	; (80010ac <getMres+0x28>)
 800109c:	601a      	str	r2, [r3, #0]
		break;
	}
}
 800109e:	4770      	bx	lr
 80010a0:	20000001 	.word	0x20000001
 80010a4:	20000474 	.word	0x20000474
 80010a8:	40a4d84e 	.word	0x40a4d84e
 80010ac:	3fa4d84e 	.word	0x3fa4d84e

080010b0 <getGres>:

void getGres() {
	switch (Gscale) {
 80010b0:	4b0b      	ldr	r3, [pc, #44]	; (80010e0 <getGres+0x30>)
 80010b2:	781b      	ldrb	r3, [r3, #0]
 80010b4:	2b03      	cmp	r3, #3
 80010b6:	d812      	bhi.n	80010de <getGres+0x2e>
 80010b8:	e8df f003 	tbb	[pc, r3]
 80010bc:	0e0a0602 	.word	0x0e0a0602
	// Possible gyro scales (and their register bit settings) are:
	// 250 DPS (00), 500 DPS (01), 1000 DPS (10), and 2000 DPS  (11).
	// Here's a bit of an algorith to calculate DPS/(ADC tick) based on that 2-bit value:
	case GFS_250DPS:
		gRes = 250.0 / 32768.0;
 80010c0:	4b08      	ldr	r3, [pc, #32]	; (80010e4 <getGres+0x34>)
 80010c2:	4a09      	ldr	r2, [pc, #36]	; (80010e8 <getGres+0x38>)
 80010c4:	601a      	str	r2, [r3, #0]
		break;
 80010c6:	4770      	bx	lr
	case GFS_500DPS:
		gRes = 500.0 / 32768.0;
 80010c8:	4b06      	ldr	r3, [pc, #24]	; (80010e4 <getGres+0x34>)
 80010ca:	4a08      	ldr	r2, [pc, #32]	; (80010ec <getGres+0x3c>)
 80010cc:	601a      	str	r2, [r3, #0]
		break;
 80010ce:	4770      	bx	lr
	case GFS_1000DPS:
		gRes = 1000.0 / 32768.0;
 80010d0:	4b04      	ldr	r3, [pc, #16]	; (80010e4 <getGres+0x34>)
 80010d2:	4a07      	ldr	r2, [pc, #28]	; (80010f0 <getGres+0x40>)
 80010d4:	601a      	str	r2, [r3, #0]
		break;
 80010d6:	4770      	bx	lr
	case GFS_2000DPS:
		gRes = 2000.0 / 32768.0;
 80010d8:	4b02      	ldr	r3, [pc, #8]	; (80010e4 <getGres+0x34>)
 80010da:	4a06      	ldr	r2, [pc, #24]	; (80010f4 <getGres+0x44>)
 80010dc:	601a      	str	r2, [r3, #0]
		break;
	}
}
 80010de:	4770      	bx	lr
 80010e0:	20000255 	.word	0x20000255
 80010e4:	20000458 	.word	0x20000458
 80010e8:	3bfa0000 	.word	0x3bfa0000
 80010ec:	3c7a0000 	.word	0x3c7a0000
 80010f0:	3cfa0000 	.word	0x3cfa0000
 80010f4:	3d7a0000 	.word	0x3d7a0000

080010f8 <getAres>:

void getAres() {
	switch (Ascale) {
 80010f8:	4b0d      	ldr	r3, [pc, #52]	; (8001130 <getAres+0x38>)
 80010fa:	781b      	ldrb	r3, [r3, #0]
 80010fc:	2b03      	cmp	r3, #3
 80010fe:	d816      	bhi.n	800112e <getAres+0x36>
 8001100:	e8df f003 	tbb	[pc, r3]
 8001104:	110c0702 	.word	0x110c0702
	// Possible accelerometer scales (and their register bit settings) are:
	// 2 Gs (00), 4 Gs (01), 8 Gs (10), and 16 Gs  (11).
	// Here's a bit of an algorith to calculate DPS/(ADC tick) based on that 2-bit value:
	case AFS_2G:
		aRes = 2.0 / 32768.0;
 8001108:	4b0a      	ldr	r3, [pc, #40]	; (8001134 <getAres+0x3c>)
 800110a:	f04f 5262 	mov.w	r2, #947912704	; 0x38800000
 800110e:	601a      	str	r2, [r3, #0]
		break;
 8001110:	4770      	bx	lr
	case AFS_4G:
		aRes = 4.0 / 32768.0;
 8001112:	4b08      	ldr	r3, [pc, #32]	; (8001134 <getAres+0x3c>)
 8001114:	f04f 5264 	mov.w	r2, #956301312	; 0x39000000
 8001118:	601a      	str	r2, [r3, #0]
		break;
 800111a:	4770      	bx	lr
	case AFS_8G:
		aRes = 8.0 / 32768.0;
 800111c:	4b05      	ldr	r3, [pc, #20]	; (8001134 <getAres+0x3c>)
 800111e:	f04f 5266 	mov.w	r2, #964689920	; 0x39800000
 8001122:	601a      	str	r2, [r3, #0]
		break;
 8001124:	4770      	bx	lr
	case AFS_16G:
		aRes = 16.0 / 32768.0;
 8001126:	4b03      	ldr	r3, [pc, #12]	; (8001134 <getAres+0x3c>)
 8001128:	f04f 5268 	mov.w	r2, #973078528	; 0x3a000000
 800112c:	601a      	str	r2, [r3, #0]
		break;
	}
}
 800112e:	4770      	bx	lr
 8001130:	20000254 	.word	0x20000254
 8001134:	2000044c 	.word	0x2000044c

08001138 <readAccelData>:

void readAccelData(int16_t * destination) {
 8001138:	b510      	push	{r4, lr}
 800113a:	b084      	sub	sp, #16
 800113c:	4604      	mov	r4, r0
	uint8_t rawData[6];  // x/y/z accel register data stored here
	readBytes(MPU9250_ADDRESS_TX, MPU9250_ADDRESS_RX, ACCEL_XOUT_H, 6,
 800113e:	ab02      	add	r3, sp, #8
 8001140:	9300      	str	r3, [sp, #0]
 8001142:	2306      	movs	r3, #6
 8001144:	223b      	movs	r2, #59	; 0x3b
 8001146:	21d1      	movs	r1, #209	; 0xd1
 8001148:	20d0      	movs	r0, #208	; 0xd0
 800114a:	f7ff ff73 	bl	8001034 <readBytes>
			&rawData[0]); // Read the six raw data registers into data array
	destination[0] = (int16_t) (((int16_t) rawData[0] << 8) | rawData[1]); // Turn the MSB and LSB into a signed 16-bit value
 800114e:	f89d 2008 	ldrb.w	r2, [sp, #8]
 8001152:	f89d 3009 	ldrb.w	r3, [sp, #9]
 8001156:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800115a:	8023      	strh	r3, [r4, #0]
	destination[1] = (int16_t) (((int16_t) rawData[2] << 8) | rawData[3]);
 800115c:	f89d 200a 	ldrb.w	r2, [sp, #10]
 8001160:	f89d 300b 	ldrb.w	r3, [sp, #11]
 8001164:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8001168:	8063      	strh	r3, [r4, #2]
	destination[2] = (int16_t) (((int16_t) rawData[4] << 8) | rawData[5]);
 800116a:	f89d 200c 	ldrb.w	r2, [sp, #12]
 800116e:	f89d 300d 	ldrb.w	r3, [sp, #13]
 8001172:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8001176:	80a3      	strh	r3, [r4, #4]
}
 8001178:	b004      	add	sp, #16
 800117a:	bd10      	pop	{r4, pc}

0800117c <readGyroData>:

void readGyroData(int16_t * destination) {
 800117c:	b510      	push	{r4, lr}
 800117e:	b084      	sub	sp, #16
 8001180:	4604      	mov	r4, r0
	uint8_t rawData[6];  // x/y/z gyro register data stored here
	readBytes(MPU9250_ADDRESS_TX, MPU9250_ADDRESS_RX, GYRO_XOUT_H, 6,
 8001182:	ab02      	add	r3, sp, #8
 8001184:	9300      	str	r3, [sp, #0]
 8001186:	2306      	movs	r3, #6
 8001188:	2243      	movs	r2, #67	; 0x43
 800118a:	21d1      	movs	r1, #209	; 0xd1
 800118c:	20d0      	movs	r0, #208	; 0xd0
 800118e:	f7ff ff51 	bl	8001034 <readBytes>
			&rawData[0]); // Read the six raw data registers sequentially into data array
	destination[0] = (int16_t) (((int16_t) rawData[0] << 8) | rawData[1]); // Turn the MSB and LSB into a signed 16-bit value
 8001192:	f89d 2008 	ldrb.w	r2, [sp, #8]
 8001196:	f89d 3009 	ldrb.w	r3, [sp, #9]
 800119a:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800119e:	8023      	strh	r3, [r4, #0]
	destination[1] = (int16_t) (((int16_t) rawData[2] << 8) | rawData[3]);
 80011a0:	f89d 200a 	ldrb.w	r2, [sp, #10]
 80011a4:	f89d 300b 	ldrb.w	r3, [sp, #11]
 80011a8:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80011ac:	8063      	strh	r3, [r4, #2]
	destination[2] = (int16_t) (((int16_t) rawData[4] << 8) | rawData[5]);
 80011ae:	f89d 200c 	ldrb.w	r2, [sp, #12]
 80011b2:	f89d 300d 	ldrb.w	r3, [sp, #13]
 80011b6:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80011ba:	80a3      	strh	r3, [r4, #4]
}
 80011bc:	b004      	add	sp, #16
 80011be:	bd10      	pop	{r4, pc}

080011c0 <readMagData>:

void readMagData(int16_t * destination) {
 80011c0:	b510      	push	{r4, lr}
 80011c2:	b084      	sub	sp, #16
 80011c4:	4604      	mov	r4, r0
	uint8_t rawData[7]; // x/y/z gyro register data, ST2 register stored here, must read ST2 at end of data acquisition
	//if (readByte(AK8963_ADDRESS_TX, AK8963_ADDRESS_RX, AK8963_ST1) & 0x01) { // wait for magnetometer data ready bit to be set

		readBytes(AK8963_ADDRESS_TX, AK8963_ADDRESS_RX, AK8963_XOUT_L, 7, &rawData[0]); // Read the six raw data and ST2 registers sequentially into data array
 80011c6:	ab02      	add	r3, sp, #8
 80011c8:	9300      	str	r3, [sp, #0]
 80011ca:	2307      	movs	r3, #7
 80011cc:	2203      	movs	r2, #3
 80011ce:	2119      	movs	r1, #25
 80011d0:	2018      	movs	r0, #24
 80011d2:	f7ff ff2f 	bl	8001034 <readBytes>
		uint8_t c = rawData[6]; // End data read by reading ST2 register
 80011d6:	f89d 300e 	ldrb.w	r3, [sp, #14]
		if (!(c & 0x08)) { // Check if magnetic sensor overflow set, if not then report data
 80011da:	f013 0f08 	tst.w	r3, #8
 80011de:	d114      	bne.n	800120a <readMagData+0x4a>
			destination[0] =
					(int16_t) (((int16_t) rawData[1] << 8) | rawData[0]); // Turn the MSB and LSB into a signed 16-bit value
 80011e0:	f89d 2009 	ldrb.w	r2, [sp, #9]
 80011e4:	f89d 3008 	ldrb.w	r3, [sp, #8]
 80011e8:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
			destination[0] =
 80011ec:	8023      	strh	r3, [r4, #0]
			destination[1] =
					(int16_t) (((int16_t) rawData[3] << 8) | rawData[2]); // Data stored as little Endian
 80011ee:	f89d 200b 	ldrb.w	r2, [sp, #11]
 80011f2:	f89d 300a 	ldrb.w	r3, [sp, #10]
 80011f6:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
			destination[1] =
 80011fa:	8063      	strh	r3, [r4, #2]
			destination[2] =
					(int16_t) (((int16_t) rawData[5] << 8) | rawData[4]);
 80011fc:	f89d 200d 	ldrb.w	r2, [sp, #13]
 8001200:	f89d 300c 	ldrb.w	r3, [sp, #12]
 8001204:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
			destination[2] =
 8001208:	80a3      	strh	r3, [r4, #4]
		}
	//}
}
 800120a:	b004      	add	sp, #16
 800120c:	bd10      	pop	{r4, pc}

0800120e <resetMPU9250>:
	readBytes(MPU9250_ADDRESS_TX, MPU9250_ADDRESS_RX, TEMP_OUT_H, 2,
			&rawData[0]); // Read the two raw data registers sequentially into data array
	return (int16_t) (((int16_t) rawData[0]) << 8 | rawData[1]); // Turn the MSB and LSB into a 16-bit value
}

void resetMPU9250() {
 800120e:	b508      	push	{r3, lr}
	// reset device
	writeByte(MPU9250_ADDRESS_TX, PWR_MGMT_1, 0x80); // Write a one to bit 7 reset bit; toggle reset device
 8001210:	2280      	movs	r2, #128	; 0x80
 8001212:	216b      	movs	r1, #107	; 0x6b
 8001214:	20d0      	movs	r0, #208	; 0xd0
 8001216:	f7ff feb3 	bl	8000f80 <writeByte>
	HAL_Delay(100);
 800121a:	2064      	movs	r0, #100	; 0x64
 800121c:	f002 f9ac 	bl	8003578 <HAL_Delay>
}
 8001220:	bd08      	pop	{r3, pc}
	...

08001224 <initAK8963>:

void initAK8963(float * destination) {
 8001224:	b510      	push	{r4, lr}
 8001226:	b084      	sub	sp, #16
 8001228:	4604      	mov	r4, r0
	// First extract the factory calibration for each magnetometer axis
	uint8_t rawData[3];  // x/y/z gyro calibration data stored here
	writeByte(AK8963_ADDRESS_TX, AK8963_CNTL, 0x00); // Power down magnetometer
 800122a:	2200      	movs	r2, #0
 800122c:	210a      	movs	r1, #10
 800122e:	2018      	movs	r0, #24
 8001230:	f7ff fea6 	bl	8000f80 <writeByte>
	HAL_Delay(10);
 8001234:	200a      	movs	r0, #10
 8001236:	f002 f99f 	bl	8003578 <HAL_Delay>
	writeByte(AK8963_ADDRESS_TX, AK8963_CNTL, 0x0F); // Enter Fuse ROM access mode
 800123a:	220f      	movs	r2, #15
 800123c:	210a      	movs	r1, #10
 800123e:	2018      	movs	r0, #24
 8001240:	f7ff fe9e 	bl	8000f80 <writeByte>
	HAL_Delay(10);
 8001244:	200a      	movs	r0, #10
 8001246:	f002 f997 	bl	8003578 <HAL_Delay>
	readBytes(AK8963_ADDRESS_TX, AK8963_ADDRESS_RX, AK8963_ASAX, 3,
 800124a:	ab03      	add	r3, sp, #12
 800124c:	9300      	str	r3, [sp, #0]
 800124e:	2303      	movs	r3, #3
 8001250:	2210      	movs	r2, #16
 8001252:	2119      	movs	r1, #25
 8001254:	2018      	movs	r0, #24
 8001256:	f7ff feed 	bl	8001034 <readBytes>
			&rawData[0]);  // Read the x-, y-, and z-axis calibration values
	destination[0] = (float) (rawData[0] - 128) / 256.0f + 1.0f; // Return x-axis sensitivity adjustment values, etc.
 800125a:	f89d 300c 	ldrb.w	r3, [sp, #12]
 800125e:	3b80      	subs	r3, #128	; 0x80
 8001260:	ee07 3a10 	vmov	s14, r3
 8001264:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8001268:	ed9f 6a1d 	vldr	s12, [pc, #116]	; 80012e0 <initAK8963+0xbc>
 800126c:	ee27 7a06 	vmul.f32	s14, s14, s12
 8001270:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8001274:	ee37 7a26 	vadd.f32	s14, s14, s13
 8001278:	ed84 7a00 	vstr	s14, [r4]
	destination[1] = (float) (rawData[1] - 128) / 256.0f + 1.0f;
 800127c:	f89d 300d 	ldrb.w	r3, [sp, #13]
 8001280:	3b80      	subs	r3, #128	; 0x80
 8001282:	ee07 3a10 	vmov	s14, r3
 8001286:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800128a:	ee27 7a06 	vmul.f32	s14, s14, s12
 800128e:	ee37 7a26 	vadd.f32	s14, s14, s13
 8001292:	ed84 7a01 	vstr	s14, [r4, #4]
	destination[2] = (float) (rawData[2] - 128) / 256.0f + 1.0f;
 8001296:	f89d 300e 	ldrb.w	r3, [sp, #14]
 800129a:	3b80      	subs	r3, #128	; 0x80
 800129c:	ee07 3a90 	vmov	s15, r3
 80012a0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80012a4:	ee67 7a86 	vmul.f32	s15, s15, s12
 80012a8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80012ac:	edc4 7a02 	vstr	s15, [r4, #8]
	writeByte(AK8963_ADDRESS_TX, AK8963_CNTL, 0x00); // Power down magnetometer
 80012b0:	2200      	movs	r2, #0
 80012b2:	210a      	movs	r1, #10
 80012b4:	2018      	movs	r0, #24
 80012b6:	f7ff fe63 	bl	8000f80 <writeByte>
	HAL_Delay(10);
 80012ba:	200a      	movs	r0, #10
 80012bc:	f002 f95c 	bl	8003578 <HAL_Delay>
	// Configure the magnetometer for continuous read and highest resolution
	// set Mscale bit 4 to 1 (0) to enable 16 (14) bit resolution in CNTL register,
	// and enable continuous mode data acquisition Mmode (bits [3:0]), 0010 for 8 Hz and 0110 for 100 Hz sample rates
	writeByte(AK8963_ADDRESS_TX, AK8963_CNTL, Mscale << 4 | Mmode); // Set magnetometer data resolution and sample ODR
 80012c0:	4b08      	ldr	r3, [pc, #32]	; (80012e4 <initAK8963+0xc0>)
 80012c2:	781b      	ldrb	r3, [r3, #0]
 80012c4:	4a08      	ldr	r2, [pc, #32]	; (80012e8 <initAK8963+0xc4>)
 80012c6:	7812      	ldrb	r2, [r2, #0]
 80012c8:	ea42 1203 	orr.w	r2, r2, r3, lsl #4
 80012cc:	b2d2      	uxtb	r2, r2
 80012ce:	210a      	movs	r1, #10
 80012d0:	2018      	movs	r0, #24
 80012d2:	f7ff fe55 	bl	8000f80 <writeByte>
	HAL_Delay(10);
 80012d6:	200a      	movs	r0, #10
 80012d8:	f002 f94e 	bl	8003578 <HAL_Delay>
}
 80012dc:	b004      	add	sp, #16
 80012de:	bd10      	pop	{r4, pc}
 80012e0:	3b800000 	.word	0x3b800000
 80012e4:	20000001 	.word	0x20000001
 80012e8:	20000000 	.word	0x20000000

080012ec <initMPU9250>:

void initMPU9250() {
 80012ec:	b510      	push	{r4, lr}
	// Initialize MPU9250 device
	// wake up device
	writeByte(MPU9250_ADDRESS_TX, PWR_MGMT_1, 0x00); // Clear sleep mode bit (6), enable all sensors
 80012ee:	2200      	movs	r2, #0
 80012f0:	216b      	movs	r1, #107	; 0x6b
 80012f2:	20d0      	movs	r0, #208	; 0xd0
 80012f4:	f7ff fe44 	bl	8000f80 <writeByte>
	HAL_Delay(100); // Delay 100 ms for PLL to get established on x-axis gyro; should check for PLL ready interrupt
 80012f8:	2064      	movs	r0, #100	; 0x64
 80012fa:	f002 f93d 	bl	8003578 <HAL_Delay>

	// get stable time source
	writeByte(MPU9250_ADDRESS_TX, PWR_MGMT_1, 0x01); // Set clock source to be PLL with x-axis gyroscope reference, bits 2:0 = 001
 80012fe:	2201      	movs	r2, #1
 8001300:	216b      	movs	r1, #107	; 0x6b
 8001302:	20d0      	movs	r0, #208	; 0xd0
 8001304:	f7ff fe3c 	bl	8000f80 <writeByte>

	// Configure Gyro and Accelerometer
	// Disable FSYNC and set accelerometer and gyro bandwidth to 44 and 42 Hz, respectively;
	// DLPF_CFG = bits 2:0 = 010 = 0x03; this sets the sample rate at 1 kHz for both
	// Maximum delay is 4.9 ms which is just over a 200 Hz maximum rate
	writeByte(MPU9250_ADDRESS_TX, CONFIG, 0x00);
 8001308:	2200      	movs	r2, #0
 800130a:	211a      	movs	r1, #26
 800130c:	20d0      	movs	r0, #208	; 0xd0
 800130e:	f7ff fe37 	bl	8000f80 <writeByte>

	// Set sample rate = gyroscope output rate/(1 + SMPLRT_DIV)
	writeByte(MPU9250_ADDRESS_TX, SMPLRT_DIV, 0x00); // Use a 200 Hz rate; the same rate set in CONFIG above
 8001312:	2200      	movs	r2, #0
 8001314:	2119      	movs	r1, #25
 8001316:	20d0      	movs	r0, #208	; 0xd0
 8001318:	f7ff fe32 	bl	8000f80 <writeByte>

	// Set gyroscope full scale range
	// Range selects FS_SEL and AFS_SEL are 0 - 3, so 2-bit values are left-shifted into positions 4:3
	uint8_t c = readByte(MPU9250_ADDRESS_RX, MPU9250_ADDRESS_RX,
 800131c:	221b      	movs	r2, #27
 800131e:	21d1      	movs	r1, #209	; 0xd1
 8001320:	4608      	mov	r0, r1
 8001322:	f7ff fe41 	bl	8000fa8 <readByte>
 8001326:	4604      	mov	r4, r0
	GYRO_CONFIG);
	writeByte(MPU9250_ADDRESS_TX, GYRO_CONFIG, c & ~0xE0); // Clear self-test bits [7:5]
 8001328:	f000 021f 	and.w	r2, r0, #31
 800132c:	211b      	movs	r1, #27
 800132e:	20d0      	movs	r0, #208	; 0xd0
 8001330:	f7ff fe26 	bl	8000f80 <writeByte>
	writeByte(MPU9250_ADDRESS_TX, GYRO_CONFIG, c & ~0x18); // Clear AFS bits [4:3]
 8001334:	f004 02e7 	and.w	r2, r4, #231	; 0xe7
 8001338:	211b      	movs	r1, #27
 800133a:	20d0      	movs	r0, #208	; 0xd0
 800133c:	f7ff fe20 	bl	8000f80 <writeByte>
	writeByte(MPU9250_ADDRESS_TX, GYRO_CONFIG, c | Gscale << 3); // Set full scale range for the gyro
 8001340:	4b20      	ldr	r3, [pc, #128]	; (80013c4 <initMPU9250+0xd8>)
 8001342:	781a      	ldrb	r2, [r3, #0]
 8001344:	ea44 02c2 	orr.w	r2, r4, r2, lsl #3
 8001348:	b2d2      	uxtb	r2, r2
 800134a:	211b      	movs	r1, #27
 800134c:	20d0      	movs	r0, #208	; 0xd0
 800134e:	f7ff fe17 	bl	8000f80 <writeByte>

	// Set accelerometer configuration
	c = readByte(MPU9250_ADDRESS_RX, MPU9250_ADDRESS_RX, ACCEL_CONFIG);
 8001352:	221c      	movs	r2, #28
 8001354:	21d1      	movs	r1, #209	; 0xd1
 8001356:	4608      	mov	r0, r1
 8001358:	f7ff fe26 	bl	8000fa8 <readByte>
 800135c:	4604      	mov	r4, r0
	writeByte(MPU9250_ADDRESS_TX, ACCEL_CONFIG, c & ~0xE0); // Clear self-test bits [7:5]
 800135e:	f000 021f 	and.w	r2, r0, #31
 8001362:	211c      	movs	r1, #28
 8001364:	20d0      	movs	r0, #208	; 0xd0
 8001366:	f7ff fe0b 	bl	8000f80 <writeByte>
	writeByte(MPU9250_ADDRESS_TX, ACCEL_CONFIG, c & ~0x18); // Clear AFS bits [4:3]
 800136a:	f004 02e7 	and.w	r2, r4, #231	; 0xe7
 800136e:	211c      	movs	r1, #28
 8001370:	20d0      	movs	r0, #208	; 0xd0
 8001372:	f7ff fe05 	bl	8000f80 <writeByte>
	writeByte(MPU9250_ADDRESS_TX, ACCEL_CONFIG, c | Ascale << 3); // Set full scale range for the accelerometer
 8001376:	4b14      	ldr	r3, [pc, #80]	; (80013c8 <initMPU9250+0xdc>)
 8001378:	781a      	ldrb	r2, [r3, #0]
 800137a:	ea44 02c2 	orr.w	r2, r4, r2, lsl #3
 800137e:	b2d2      	uxtb	r2, r2
 8001380:	211c      	movs	r1, #28
 8001382:	20d0      	movs	r0, #208	; 0xd0
 8001384:	f7ff fdfc 	bl	8000f80 <writeByte>

	// Set accelerometer sample rate configuration
	// It is possible to get a 4 kHz sample rate from the accelerometer by choosing 1 for
	// accel_fchoice_b bit [3]; in this case the bandwidth is 1.13 kHz
	c = readByte(MPU9250_ADDRESS_RX, MPU9250_ADDRESS_RX, ACCEL_CONFIG2);
 8001388:	221d      	movs	r2, #29
 800138a:	21d1      	movs	r1, #209	; 0xd1
 800138c:	4608      	mov	r0, r1
 800138e:	f7ff fe0b 	bl	8000fa8 <readByte>
 8001392:	4604      	mov	r4, r0
	writeByte(MPU9250_ADDRESS_TX, ACCEL_CONFIG2, c & ~0x0F); // Clear accel_fchoice_b (bit 3) and A_DLPFG (bits [2:0])
 8001394:	f000 02f0 	and.w	r2, r0, #240	; 0xf0
 8001398:	211d      	movs	r1, #29
 800139a:	20d0      	movs	r0, #208	; 0xd0
 800139c:	f7ff fdf0 	bl	8000f80 <writeByte>
	writeByte(MPU9250_ADDRESS_TX, ACCEL_CONFIG2, c | 0x03); // Set accelerometer rate to 1 kHz and bandwidth to 41 Hz
 80013a0:	f044 0203 	orr.w	r2, r4, #3
 80013a4:	b2d2      	uxtb	r2, r2
 80013a6:	211d      	movs	r1, #29
 80013a8:	20d0      	movs	r0, #208	; 0xd0
 80013aa:	f7ff fde9 	bl	8000f80 <writeByte>
	// but all these rates are further reduced by a factor of 5 to 200 Hz because of the SMPLRT_DIV setting

	// Configure Interrupts and Bypass Enable
	// Set interrupt pin active high, push-pull, and clear on read of INT_STATUS, enable I2C_BYPASS_EN so additional chips
	// can join the I2C bus and all can be controlled by the Arduino as master
	writeByte(MPU9250_ADDRESS_TX, INT_PIN_CFG, 0x22);
 80013ae:	2222      	movs	r2, #34	; 0x22
 80013b0:	2137      	movs	r1, #55	; 0x37
 80013b2:	20d0      	movs	r0, #208	; 0xd0
 80013b4:	f7ff fde4 	bl	8000f80 <writeByte>
	writeByte(MPU9250_ADDRESS_TX, INT_ENABLE, 0x01); // Enable data ready (bit 0) interrupt
 80013b8:	2201      	movs	r2, #1
 80013ba:	2138      	movs	r1, #56	; 0x38
 80013bc:	20d0      	movs	r0, #208	; 0xd0
 80013be:	f7ff fddf 	bl	8000f80 <writeByte>
}
 80013c2:	bd10      	pop	{r4, pc}
 80013c4:	20000255 	.word	0x20000255
 80013c8:	20000254 	.word	0x20000254

080013cc <calibrateMPU9250>:

// Function which accumulates gyro and accelerometer data after device initialization. It calculates the average
// of the at-rest readings and then loads the resulting offsets into accelerometer and gyro bias registers.
void calibrateMPU9250(float * dest1, float * dest2) {
 80013cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80013d0:	b08c      	sub	sp, #48	; 0x30
 80013d2:	4607      	mov	r7, r0
 80013d4:	460e      	mov	r6, r1
	uint8_t data[12]; // data array to hold accelerometer and gyro x, y, z, data
	uint16_t ii, packet_count, fifo_count;
	int32_t gyro_bias[3] = { 0, 0, 0 }, accel_bias[3] = { 0, 0, 0 };
 80013d6:	2400      	movs	r4, #0
 80013d8:	9406      	str	r4, [sp, #24]
 80013da:	9407      	str	r4, [sp, #28]
 80013dc:	9408      	str	r4, [sp, #32]
 80013de:	9403      	str	r4, [sp, #12]
 80013e0:	9404      	str	r4, [sp, #16]
 80013e2:	9405      	str	r4, [sp, #20]

	// reset device, reset all registers, clear gyro and accelerometer bias registers
	writeByte(MPU9250_ADDRESS_TX, PWR_MGMT_1, 0x80); // Write a one to bit 7 reset bit; toggle reset device
 80013e4:	2280      	movs	r2, #128	; 0x80
 80013e6:	216b      	movs	r1, #107	; 0x6b
 80013e8:	20d0      	movs	r0, #208	; 0xd0
 80013ea:	f7ff fdc9 	bl	8000f80 <writeByte>
	HAL_Delay(100);
 80013ee:	2064      	movs	r0, #100	; 0x64
 80013f0:	f002 f8c2 	bl	8003578 <HAL_Delay>

	// get stable time source
	// Set clock source to be PLL with x-axis gyroscope reference, bits 2:0 = 001
	writeByte(MPU9250_ADDRESS_TX, PWR_MGMT_1, 0x01);
 80013f4:	2201      	movs	r2, #1
 80013f6:	216b      	movs	r1, #107	; 0x6b
 80013f8:	20d0      	movs	r0, #208	; 0xd0
 80013fa:	f7ff fdc1 	bl	8000f80 <writeByte>
	writeByte(MPU9250_ADDRESS_TX, PWR_MGMT_2, 0x00);
 80013fe:	4622      	mov	r2, r4
 8001400:	216c      	movs	r1, #108	; 0x6c
 8001402:	20d0      	movs	r0, #208	; 0xd0
 8001404:	f7ff fdbc 	bl	8000f80 <writeByte>
	HAL_Delay(200);
 8001408:	20c8      	movs	r0, #200	; 0xc8
 800140a:	f002 f8b5 	bl	8003578 <HAL_Delay>

	// Configure device for bias calculation
	writeByte(MPU9250_ADDRESS_TX, INT_ENABLE, 0x00); // Disable all interrupts
 800140e:	4622      	mov	r2, r4
 8001410:	2138      	movs	r1, #56	; 0x38
 8001412:	20d0      	movs	r0, #208	; 0xd0
 8001414:	f7ff fdb4 	bl	8000f80 <writeByte>
	writeByte(MPU9250_ADDRESS_TX, FIFO_EN, 0x00);      // Disable FIFO
 8001418:	4622      	mov	r2, r4
 800141a:	2123      	movs	r1, #35	; 0x23
 800141c:	20d0      	movs	r0, #208	; 0xd0
 800141e:	f7ff fdaf 	bl	8000f80 <writeByte>
	writeByte(MPU9250_ADDRESS_TX, PWR_MGMT_1, 0x00); // Turn on internal clock source
 8001422:	4622      	mov	r2, r4
 8001424:	216b      	movs	r1, #107	; 0x6b
 8001426:	20d0      	movs	r0, #208	; 0xd0
 8001428:	f7ff fdaa 	bl	8000f80 <writeByte>
	writeByte(MPU9250_ADDRESS_TX, I2C_MST_CTRL, 0x00); // Disable I2C master
 800142c:	4622      	mov	r2, r4
 800142e:	2124      	movs	r1, #36	; 0x24
 8001430:	20d0      	movs	r0, #208	; 0xd0
 8001432:	f7ff fda5 	bl	8000f80 <writeByte>
	writeByte(MPU9250_ADDRESS_TX, USER_CTRL, 0x00); // Disable FIFO and I2C master modes
 8001436:	4622      	mov	r2, r4
 8001438:	216a      	movs	r1, #106	; 0x6a
 800143a:	20d0      	movs	r0, #208	; 0xd0
 800143c:	f7ff fda0 	bl	8000f80 <writeByte>
	writeByte(MPU9250_ADDRESS_TX, USER_CTRL, 0x0C);    // Reset FIFO and DMP
 8001440:	220c      	movs	r2, #12
 8001442:	216a      	movs	r1, #106	; 0x6a
 8001444:	20d0      	movs	r0, #208	; 0xd0
 8001446:	f7ff fd9b 	bl	8000f80 <writeByte>
	HAL_Delay(15);
 800144a:	200f      	movs	r0, #15
 800144c:	f002 f894 	bl	8003578 <HAL_Delay>

	// Configure MPU9250 gyro and accelerometer for bias calculation
	writeByte(MPU9250_ADDRESS_TX, CONFIG, 0x01); // Set low-pass filter to 188 Hz
 8001450:	2201      	movs	r2, #1
 8001452:	211a      	movs	r1, #26
 8001454:	20d0      	movs	r0, #208	; 0xd0
 8001456:	f7ff fd93 	bl	8000f80 <writeByte>
	writeByte(MPU9250_ADDRESS_TX, SMPLRT_DIV, 0x00); // Set sample rate to 1 kHz
 800145a:	4622      	mov	r2, r4
 800145c:	2119      	movs	r1, #25
 800145e:	20d0      	movs	r0, #208	; 0xd0
 8001460:	f7ff fd8e 	bl	8000f80 <writeByte>
	writeByte(MPU9250_ADDRESS_TX, GYRO_CONFIG, 0x00); // Set gyro full-scale to 250 degrees per second, maximum sensitivity
 8001464:	4622      	mov	r2, r4
 8001466:	211b      	movs	r1, #27
 8001468:	20d0      	movs	r0, #208	; 0xd0
 800146a:	f7ff fd89 	bl	8000f80 <writeByte>
	writeByte(MPU9250_ADDRESS_TX, ACCEL_CONFIG, 0x00); // Set accelerometer full-scale to 2 g, maximum sensitivity
 800146e:	4622      	mov	r2, r4
 8001470:	211c      	movs	r1, #28
 8001472:	20d0      	movs	r0, #208	; 0xd0
 8001474:	f7ff fd84 	bl	8000f80 <writeByte>

	uint16_t gyrosensitivity = 131;   // = 131 LSB/degrees/sec
	uint16_t accelsensitivity = 16384;  // = 16384 LSB/g

	// Configure FIFO to capture accelerometer and gyro data for bias calculation
	writeByte(MPU9250_ADDRESS_TX, USER_CTRL, 0x40);   // Enable FIFO
 8001478:	2240      	movs	r2, #64	; 0x40
 800147a:	216a      	movs	r1, #106	; 0x6a
 800147c:	20d0      	movs	r0, #208	; 0xd0
 800147e:	f7ff fd7f 	bl	8000f80 <writeByte>
	writeByte(MPU9250_ADDRESS_TX, FIFO_EN, 0x78); // Enable gyro and accelerometer sensors for FIFO (max size 512 bytes in MPU-9250)
 8001482:	2278      	movs	r2, #120	; 0x78
 8001484:	2123      	movs	r1, #35	; 0x23
 8001486:	20d0      	movs	r0, #208	; 0xd0
 8001488:	f7ff fd7a 	bl	8000f80 <writeByte>
	HAL_Delay(40); // accumulate 40 samples in 80 milliseconds = 480 bytes
 800148c:	2028      	movs	r0, #40	; 0x28
 800148e:	f002 f873 	bl	8003578 <HAL_Delay>

	// At end of sample accumulation, turn off FIFO sensor read
	writeByte(MPU9250_ADDRESS_TX, FIFO_EN, 0x00); // Disable gyro and accelerometer sensors for FIFO
 8001492:	4622      	mov	r2, r4
 8001494:	2123      	movs	r1, #35	; 0x23
 8001496:	20d0      	movs	r0, #208	; 0xd0
 8001498:	f7ff fd72 	bl	8000f80 <writeByte>
	readBytes(MPU9250_ADDRESS_TX, MPU9250_ADDRESS_RX, FIFO_COUNTH, 2, &data[0]); // read FIFO sample count
 800149c:	ab09      	add	r3, sp, #36	; 0x24
 800149e:	9300      	str	r3, [sp, #0]
 80014a0:	2302      	movs	r3, #2
 80014a2:	2272      	movs	r2, #114	; 0x72
 80014a4:	21d1      	movs	r1, #209	; 0xd1
 80014a6:	20d0      	movs	r0, #208	; 0xd0
 80014a8:	f7ff fdc4 	bl	8001034 <readBytes>
	fifo_count = ((uint16_t) data[0] << 8) | data[1];
 80014ac:	f89d 3024 	ldrb.w	r3, [sp, #36]	; 0x24
 80014b0:	f89d 5025 	ldrb.w	r5, [sp, #37]	; 0x25
 80014b4:	ea45 2503 	orr.w	r5, r5, r3, lsl #8
	packet_count = fifo_count / 12; // How many sets of full gyro and accelerometer data for averaging
 80014b8:	4b6d      	ldr	r3, [pc, #436]	; (8001670 <calibrateMPU9250+0x2a4>)
 80014ba:	fba3 3505 	umull	r3, r5, r3, r5
 80014be:	08ed      	lsrs	r5, r5, #3

	for (ii = 0; ii < packet_count; ii++) {
 80014c0:	e045      	b.n	800154e <calibrateMPU9250+0x182>
		int16_t accel_temp[3] = { 0, 0, 0 }, gyro_temp[3] = { 0, 0, 0 };
		readBytes(MPU9250_ADDRESS_TX, MPU9250_ADDRESS_RX, FIFO_R_W, 12,
 80014c2:	ab09      	add	r3, sp, #36	; 0x24
 80014c4:	9300      	str	r3, [sp, #0]
 80014c6:	230c      	movs	r3, #12
 80014c8:	2274      	movs	r2, #116	; 0x74
 80014ca:	21d1      	movs	r1, #209	; 0xd1
 80014cc:	20d0      	movs	r0, #208	; 0xd0
 80014ce:	f7ff fdb1 	bl	8001034 <readBytes>
				&data[0]); // read data for averaging
		accel_temp[0] = (int16_t) (((int16_t) data[0] << 8) | data[1]); // Form signed 16-bit integer for each sample in FIFO
 80014d2:	f89d 8024 	ldrb.w	r8, [sp, #36]	; 0x24
 80014d6:	f89d 0025 	ldrb.w	r0, [sp, #37]	; 0x25
 80014da:	ea40 2808 	orr.w	r8, r0, r8, lsl #8
		accel_temp[1] = (int16_t) (((int16_t) data[2] << 8) | data[3]);
 80014de:	f89d e026 	ldrb.w	lr, [sp, #38]	; 0x26
 80014e2:	f89d 0027 	ldrb.w	r0, [sp, #39]	; 0x27
 80014e6:	ea40 2e0e 	orr.w	lr, r0, lr, lsl #8
		accel_temp[2] = (int16_t) (((int16_t) data[4] << 8) | data[5]);
 80014ea:	f89d c028 	ldrb.w	ip, [sp, #40]	; 0x28
 80014ee:	f89d 0029 	ldrb.w	r0, [sp, #41]	; 0x29
 80014f2:	ea40 2c0c 	orr.w	ip, r0, ip, lsl #8
		gyro_temp[0] = (int16_t) (((int16_t) data[6] << 8) | data[7]);
 80014f6:	f89d 302a 	ldrb.w	r3, [sp, #42]	; 0x2a
 80014fa:	f89d 102b 	ldrb.w	r1, [sp, #43]	; 0x2b
 80014fe:	ea41 2103 	orr.w	r1, r1, r3, lsl #8
		gyro_temp[1] = (int16_t) (((int16_t) data[8] << 8) | data[9]);
 8001502:	f89d 302c 	ldrb.w	r3, [sp, #44]	; 0x2c
 8001506:	f89d 202d 	ldrb.w	r2, [sp, #45]	; 0x2d
 800150a:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
		gyro_temp[2] = (int16_t) (((int16_t) data[10] << 8) | data[11]);
 800150e:	f89d 002e 	ldrb.w	r0, [sp, #46]	; 0x2e
 8001512:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
 8001516:	ea43 2300 	orr.w	r3, r3, r0, lsl #8

		accel_bias[0] += (int32_t) accel_temp[0]; // Sum individual signed 16-bit biases to get accumulated signed 32-bit biases
 800151a:	9803      	ldr	r0, [sp, #12]
 800151c:	fa00 f088 	sxtah	r0, r0, r8
 8001520:	9003      	str	r0, [sp, #12]
		accel_bias[1] += (int32_t) accel_temp[1];
 8001522:	9804      	ldr	r0, [sp, #16]
 8001524:	fa00 f08e 	sxtah	r0, r0, lr
 8001528:	9004      	str	r0, [sp, #16]
		accel_bias[2] += (int32_t) accel_temp[2];
 800152a:	9805      	ldr	r0, [sp, #20]
 800152c:	fa00 f08c 	sxtah	r0, r0, ip
 8001530:	9005      	str	r0, [sp, #20]
		gyro_bias[0] += (int32_t) gyro_temp[0];
 8001532:	9806      	ldr	r0, [sp, #24]
 8001534:	fa00 f181 	sxtah	r1, r0, r1
 8001538:	9106      	str	r1, [sp, #24]
		gyro_bias[1] += (int32_t) gyro_temp[1];
 800153a:	9907      	ldr	r1, [sp, #28]
 800153c:	fa01 f282 	sxtah	r2, r1, r2
 8001540:	9207      	str	r2, [sp, #28]
		gyro_bias[2] += (int32_t) gyro_temp[2];
 8001542:	9a08      	ldr	r2, [sp, #32]
 8001544:	fa02 f383 	sxtah	r3, r2, r3
 8001548:	9308      	str	r3, [sp, #32]
	for (ii = 0; ii < packet_count; ii++) {
 800154a:	3401      	adds	r4, #1
 800154c:	b2a4      	uxth	r4, r4
 800154e:	42ac      	cmp	r4, r5
 8001550:	d3b7      	bcc.n	80014c2 <calibrateMPU9250+0xf6>

	}
	accel_bias[0] /= (int32_t) packet_count; // Normalize sums to get average count biases
 8001552:	9b03      	ldr	r3, [sp, #12]
 8001554:	fb93 f8f5 	sdiv	r8, r3, r5
	accel_bias[1] /= (int32_t) packet_count;
 8001558:	9b04      	ldr	r3, [sp, #16]
 800155a:	fb93 f4f5 	sdiv	r4, r3, r5
	accel_bias[2] /= (int32_t) packet_count;
 800155e:	9805      	ldr	r0, [sp, #20]
 8001560:	fb90 f0f5 	sdiv	r0, r0, r5
	gyro_bias[0] /= (int32_t) packet_count;
 8001564:	9906      	ldr	r1, [sp, #24]
 8001566:	fb91 f1f5 	sdiv	r1, r1, r5
	gyro_bias[1] /= (int32_t) packet_count;
 800156a:	9a07      	ldr	r2, [sp, #28]
 800156c:	fb92 f2f5 	sdiv	r2, r2, r5
	gyro_bias[2] /= (int32_t) packet_count;
 8001570:	9b08      	ldr	r3, [sp, #32]
 8001572:	fb93 f5f5 	sdiv	r5, r3, r5

	if (accel_bias[2] > 0L) {
 8001576:	2800      	cmp	r0, #0
 8001578:	dd4f      	ble.n	800161a <calibrateMPU9250+0x24e>
		accel_bias[2] -= (int32_t) accelsensitivity;
 800157a:	f5a0 4080 	sub.w	r0, r0, #16384	; 0x4000
 800157e:	9005      	str	r0, [sp, #20]
	else {
		accel_bias[2] += (int32_t) accelsensitivity;
	}

	// Construct the gyro biases for push to the hardware gyro bias registers, which are reset to zero upon device startup
	data[0] = (-gyro_bias[0] / 4 >> 8) & 0xFF; // Divide by 4 to get 32.9 LSB per deg/s to conform to expected bias input format
 8001580:	424b      	negs	r3, r1
 8001582:	2b00      	cmp	r3, #0
 8001584:	db4d      	blt.n	8001622 <calibrateMPU9250+0x256>
 8001586:	1098      	asrs	r0, r3, #2
 8001588:	129b      	asrs	r3, r3, #10
 800158a:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
	data[1] = (-gyro_bias[0] / 4) & 0xFF; // Biases are additive, so change sign on calculated average gyro biases
 800158e:	f88d 0025 	strb.w	r0, [sp, #37]	; 0x25
	data[2] = (-gyro_bias[1] / 4 >> 8) & 0xFF;
 8001592:	4253      	negs	r3, r2
 8001594:	2b00      	cmp	r3, #0
 8001596:	db46      	blt.n	8001626 <calibrateMPU9250+0x25a>
 8001598:	1098      	asrs	r0, r3, #2
 800159a:	129b      	asrs	r3, r3, #10
 800159c:	f88d 3026 	strb.w	r3, [sp, #38]	; 0x26
	data[3] = (-gyro_bias[1] / 4) & 0xFF;
 80015a0:	f88d 0027 	strb.w	r0, [sp, #39]	; 0x27
	data[4] = (-gyro_bias[2] / 4 >> 8) & 0xFF;
 80015a4:	426b      	negs	r3, r5
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	db3f      	blt.n	800162a <calibrateMPU9250+0x25e>
 80015aa:	1098      	asrs	r0, r3, #2
 80015ac:	129b      	asrs	r3, r3, #10
 80015ae:	f88d 3028 	strb.w	r3, [sp, #40]	; 0x28
	data[5] = (-gyro_bias[2] / 4) & 0xFF;
 80015b2:	f88d 0029 	strb.w	r0, [sp, #41]	; 0x29
	 writeByte(MPU9250_ADDRESS_TX, YG_OFFSET_H, data[2]);
	 writeByte(MPU9250_ADDRESS_TX, YG_OFFSET_L, data[3]);
	 writeByte(MPU9250_ADDRESS_TX, ZG_OFFSET_H, data[4]);
	 writeByte(MPU9250_ADDRESS_TX, ZG_OFFSET_L, data[5]);
	 */
	dest1[0] = (float) gyro_bias[0] / (float) gyrosensitivity; // construct gyro bias in deg/s for later manual subtraction
 80015b6:	ee07 1a90 	vmov	s15, r1
 80015ba:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80015be:	ed9f 7a2d 	vldr	s14, [pc, #180]	; 8001674 <calibrateMPU9250+0x2a8>
 80015c2:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80015c6:	edc7 6a00 	vstr	s13, [r7]
	dest1[1] = (float) gyro_bias[1] / (float) gyrosensitivity;
 80015ca:	ee07 2a90 	vmov	s15, r2
 80015ce:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80015d2:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80015d6:	edc7 6a01 	vstr	s13, [r7, #4]
	dest1[2] = (float) gyro_bias[2] / (float) gyrosensitivity;
 80015da:	ee07 5a90 	vmov	s15, r5
 80015de:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80015e2:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80015e6:	edc7 6a02 	vstr	s13, [r7, #8]
	// non-zero values. In addition, bit 0 of the lower byte must be preserved since it is used for temperature
	// compensation calculations. Accelerometer bias registers expect bias input as 2048 LSB per g, so that
	// the accelerometer biases calculated above must be divided by 8.

	int32_t accel_bias_reg[3] = { 0, 0, 0 }; // A place to hold the factory accelerometer trim biases
	readBytes(MPU9250_ADDRESS_TX, MPU9250_ADDRESS_RX, XA_OFFSET_H, 2, &data[0]); // Read factory accelerometer trim values
 80015ea:	ad09      	add	r5, sp, #36	; 0x24
 80015ec:	9500      	str	r5, [sp, #0]
 80015ee:	2302      	movs	r3, #2
 80015f0:	2277      	movs	r2, #119	; 0x77
 80015f2:	21d1      	movs	r1, #209	; 0xd1
 80015f4:	20d0      	movs	r0, #208	; 0xd0
 80015f6:	f7ff fd1d 	bl	8001034 <readBytes>
	accel_bias_reg[0] = (int16_t) ((int16_t) data[0] << 8) | data[1];
	readBytes(MPU9250_ADDRESS_TX, MPU9250_ADDRESS_RX, YA_OFFSET_H, 2, &data[0]);
 80015fa:	9500      	str	r5, [sp, #0]
 80015fc:	2302      	movs	r3, #2
 80015fe:	227a      	movs	r2, #122	; 0x7a
 8001600:	21d1      	movs	r1, #209	; 0xd1
 8001602:	20d0      	movs	r0, #208	; 0xd0
 8001604:	f7ff fd16 	bl	8001034 <readBytes>
	accel_bias_reg[1] = (int16_t) ((int16_t) data[0] << 8) | data[1];
	readBytes(MPU9250_ADDRESS_TX, MPU9250_ADDRESS_RX, ZA_OFFSET_H, 2, &data[0]);
 8001608:	9500      	str	r5, [sp, #0]
 800160a:	2302      	movs	r3, #2
 800160c:	227d      	movs	r2, #125	; 0x7d
 800160e:	21d1      	movs	r1, #209	; 0xd1
 8001610:	20d0      	movs	r0, #208	; 0xd0
 8001612:	f7ff fd0f 	bl	8001034 <readBytes>
	accel_bias_reg[2] = (int16_t) ((int16_t) data[0] << 8) | data[1];

	uint32_t mask = 1uL; // Define mask for temperature compensation bit 0 of lower byte of accelerometer bias registers
	uint8_t mask_bit[3] = { 0, 0, 0 }; // Define array to hold mask bit for each accelerometer bias axis

	for (ii = 0; ii < 3; ii++) {
 8001616:	2300      	movs	r3, #0
 8001618:	e00b      	b.n	8001632 <calibrateMPU9250+0x266>
		accel_bias[2] += (int32_t) accelsensitivity;
 800161a:	f500 4080 	add.w	r0, r0, #16384	; 0x4000
 800161e:	9005      	str	r0, [sp, #20]
 8001620:	e7ae      	b.n	8001580 <calibrateMPU9250+0x1b4>
	data[0] = (-gyro_bias[0] / 4 >> 8) & 0xFF; // Divide by 4 to get 32.9 LSB per deg/s to conform to expected bias input format
 8001622:	3303      	adds	r3, #3
 8001624:	e7af      	b.n	8001586 <calibrateMPU9250+0x1ba>
	data[2] = (-gyro_bias[1] / 4 >> 8) & 0xFF;
 8001626:	3303      	adds	r3, #3
 8001628:	e7b6      	b.n	8001598 <calibrateMPU9250+0x1cc>
	data[4] = (-gyro_bias[2] / 4 >> 8) & 0xFF;
 800162a:	3303      	adds	r3, #3
 800162c:	e7bd      	b.n	80015aa <calibrateMPU9250+0x1de>
	for (ii = 0; ii < 3; ii++) {
 800162e:	3301      	adds	r3, #1
 8001630:	b29b      	uxth	r3, r3
 8001632:	2b02      	cmp	r3, #2
 8001634:	d9fb      	bls.n	800162e <calibrateMPU9250+0x262>
	 writeByte(MPU9250_ADDRESS_TX, YA_OFFSET_L, data[3]);
	 writeByte(MPU9250_ADDRESS_TX, ZA_OFFSET_H, data[4]);
	 writeByte(MPU9250_ADDRESS_TX, ZA_OFFSET_L, data[5]);
	 */
	// Output scaled accelerometer biases for manual subtraction in the main program
	dest2[0] = (float) accel_bias[0] / (float) accelsensitivity;
 8001636:	ee07 8a90 	vmov	s15, r8
 800163a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800163e:	ed9f 7a0e 	vldr	s14, [pc, #56]	; 8001678 <calibrateMPU9250+0x2ac>
 8001642:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001646:	edc6 7a00 	vstr	s15, [r6]
	dest2[1] = (float) accel_bias[1] / (float) accelsensitivity;
 800164a:	ee07 4a90 	vmov	s15, r4
 800164e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001652:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001656:	edc6 7a01 	vstr	s15, [r6, #4]
	dest2[2] = (float) accel_bias[2] / (float) accelsensitivity;
 800165a:	eddd 7a05 	vldr	s15, [sp, #20]
 800165e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001662:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001666:	edc6 7a02 	vstr	s15, [r6, #8]
}
 800166a:	b00c      	add	sp, #48	; 0x30
 800166c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001670:	aaaaaaab 	.word	0xaaaaaaab
 8001674:	43030000 	.word	0x43030000
 8001678:	38800000 	.word	0x38800000
 800167c:	00000000 	.word	0x00000000

08001680 <MPU9250SelfTest>:

// Accelerometer and gyroscope self test; check calibration wrt factory settings
void MPU9250SelfTest(float * destination) // Should return percent deviation from factory trim values, +/- 14 or less deviation is a pass
		{
 8001680:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001684:	ed2d 8b08 	vpush	{d8-d11}
 8001688:	b093      	sub	sp, #76	; 0x4c
 800168a:	4605      	mov	r5, r0
	uint8_t rawData[6] = { 0, 0, 0, 0, 0, 0 };
 800168c:	2400      	movs	r4, #0
 800168e:	9410      	str	r4, [sp, #64]	; 0x40
 8001690:	f8ad 4044 	strh.w	r4, [sp, #68]	; 0x44
	uint8_t selfTest[6];
	int16_t gAvg[3], aAvg[3], aSTAvg[3], gSTAvg[3];
	float factoryTrim[6];
	uint8_t FS = 0;

	writeByte(MPU9250_ADDRESS_TX, SMPLRT_DIV, 0x00); // Set gyro sample rate to 1 kHz
 8001694:	4622      	mov	r2, r4
 8001696:	2119      	movs	r1, #25
 8001698:	20d0      	movs	r0, #208	; 0xd0
 800169a:	f7ff fc71 	bl	8000f80 <writeByte>
	writeByte(MPU9250_ADDRESS_TX, CONFIG, 0x02); // Set gyro sample rate to 1 kHz and DLPF to 92 Hz
 800169e:	2202      	movs	r2, #2
 80016a0:	211a      	movs	r1, #26
 80016a2:	20d0      	movs	r0, #208	; 0xd0
 80016a4:	f7ff fc6c 	bl	8000f80 <writeByte>
	writeByte(MPU9250_ADDRESS_TX, GYRO_CONFIG, 1 << FS); // Set full scale range for the gyro to 250 dps
 80016a8:	2201      	movs	r2, #1
 80016aa:	211b      	movs	r1, #27
 80016ac:	20d0      	movs	r0, #208	; 0xd0
 80016ae:	f7ff fc67 	bl	8000f80 <writeByte>
	writeByte(MPU9250_ADDRESS_TX, ACCEL_CONFIG2, 0x02); // Set accelerometer rate to 1 kHz and bandwidth to 92 Hz
 80016b2:	2202      	movs	r2, #2
 80016b4:	211d      	movs	r1, #29
 80016b6:	20d0      	movs	r0, #208	; 0xd0
 80016b8:	f7ff fc62 	bl	8000f80 <writeByte>
	writeByte(MPU9250_ADDRESS_TX, ACCEL_CONFIG, 1 << FS); // Set full scale range for the accelerometer to 2 g
 80016bc:	2201      	movs	r2, #1
 80016be:	211c      	movs	r1, #28
 80016c0:	20d0      	movs	r0, #208	; 0xd0
 80016c2:	f7ff fc5d 	bl	8000f80 <writeByte>

	for (int ii = 0; ii < 200; ii++) { // get average current values of gyro and acclerometer
 80016c6:	e051      	b.n	800176c <MPU9250SelfTest+0xec>

		readBytes(MPU9250_ADDRESS_TX, MPU9250_ADDRESS_RX, ACCEL_XOUT_H, 6,
 80016c8:	ae10      	add	r6, sp, #64	; 0x40
 80016ca:	9600      	str	r6, [sp, #0]
 80016cc:	2306      	movs	r3, #6
 80016ce:	223b      	movs	r2, #59	; 0x3b
 80016d0:	21d1      	movs	r1, #209	; 0xd1
 80016d2:	20d0      	movs	r0, #208	; 0xd0
 80016d4:	f7ff fcae 	bl	8001034 <readBytes>
				&rawData[0]); // Read the six raw data registers into data array
		aAvg[0] += (int16_t) (((int16_t) rawData[0] << 8) | rawData[1]); // Turn the MSB and LSB into a signed 16-bit value
 80016d8:	f89d 2040 	ldrb.w	r2, [sp, #64]	; 0x40
 80016dc:	f89d 3041 	ldrb.w	r3, [sp, #65]	; 0x41
 80016e0:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80016e4:	f8bd 2030 	ldrh.w	r2, [sp, #48]	; 0x30
 80016e8:	4413      	add	r3, r2
 80016ea:	f8ad 3030 	strh.w	r3, [sp, #48]	; 0x30
		aAvg[1] += (int16_t) (((int16_t) rawData[2] << 8) | rawData[3]);
 80016ee:	f89d 2042 	ldrb.w	r2, [sp, #66]	; 0x42
 80016f2:	f89d 3043 	ldrb.w	r3, [sp, #67]	; 0x43
 80016f6:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80016fa:	f8bd 2032 	ldrh.w	r2, [sp, #50]	; 0x32
 80016fe:	4413      	add	r3, r2
 8001700:	f8ad 3032 	strh.w	r3, [sp, #50]	; 0x32
		aAvg[2] += (int16_t) (((int16_t) rawData[4] << 8) | rawData[5]);
 8001704:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
 8001708:	f89d 3045 	ldrb.w	r3, [sp, #69]	; 0x45
 800170c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8001710:	f8bd 2034 	ldrh.w	r2, [sp, #52]	; 0x34
 8001714:	4413      	add	r3, r2
 8001716:	f8ad 3034 	strh.w	r3, [sp, #52]	; 0x34

		readBytes(MPU9250_ADDRESS_TX, MPU9250_ADDRESS_RX, GYRO_XOUT_H, 6,
 800171a:	9600      	str	r6, [sp, #0]
 800171c:	2306      	movs	r3, #6
 800171e:	2243      	movs	r2, #67	; 0x43
 8001720:	21d1      	movs	r1, #209	; 0xd1
 8001722:	20d0      	movs	r0, #208	; 0xd0
 8001724:	f7ff fc86 	bl	8001034 <readBytes>
				&rawData[0]); // Read the six raw data registers sequentially into data array
		gAvg[0] += (int16_t) (((int16_t) rawData[0] << 8) | rawData[1]); // Turn the MSB and LSB into a signed 16-bit value
 8001728:	f89d 2040 	ldrb.w	r2, [sp, #64]	; 0x40
 800172c:	f89d 3041 	ldrb.w	r3, [sp, #65]	; 0x41
 8001730:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8001734:	f8bd 2038 	ldrh.w	r2, [sp, #56]	; 0x38
 8001738:	4413      	add	r3, r2
 800173a:	f8ad 3038 	strh.w	r3, [sp, #56]	; 0x38
		gAvg[1] += (int16_t) (((int16_t) rawData[2] << 8) | rawData[3]);
 800173e:	f89d 2042 	ldrb.w	r2, [sp, #66]	; 0x42
 8001742:	f89d 3043 	ldrb.w	r3, [sp, #67]	; 0x43
 8001746:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800174a:	f8bd 203a 	ldrh.w	r2, [sp, #58]	; 0x3a
 800174e:	4413      	add	r3, r2
 8001750:	f8ad 303a 	strh.w	r3, [sp, #58]	; 0x3a
		gAvg[2] += (int16_t) (((int16_t) rawData[4] << 8) | rawData[5]);
 8001754:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
 8001758:	f89d 3045 	ldrb.w	r3, [sp, #69]	; 0x45
 800175c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8001760:	f8bd 203c 	ldrh.w	r2, [sp, #60]	; 0x3c
 8001764:	4413      	add	r3, r2
 8001766:	f8ad 303c 	strh.w	r3, [sp, #60]	; 0x3c
	for (int ii = 0; ii < 200; ii++) { // get average current values of gyro and acclerometer
 800176a:	3401      	adds	r4, #1
 800176c:	2cc7      	cmp	r4, #199	; 0xc7
 800176e:	ddab      	ble.n	80016c8 <MPU9250SelfTest+0x48>
	}

	for (int ii = 0; ii < 3; ii++) { // Get average of 200 values and store as average current readings
 8001770:	2400      	movs	r4, #0
 8001772:	e016      	b.n	80017a2 <MPU9250SelfTest+0x122>
		aAvg[ii] /= 200;
 8001774:	ab12      	add	r3, sp, #72	; 0x48
 8001776:	eb03 0144 	add.w	r1, r3, r4, lsl #1
 800177a:	f931 2c18 	ldrsh.w	r2, [r1, #-24]
 800177e:	48c0      	ldr	r0, [pc, #768]	; (8001a80 <MPU9250SelfTest+0x400>)
 8001780:	fb80 6302 	smull	r6, r3, r0, r2
 8001784:	17d2      	asrs	r2, r2, #31
 8001786:	ebc2 12a3 	rsb	r2, r2, r3, asr #6
 800178a:	f821 2c18 	strh.w	r2, [r1, #-24]
		gAvg[ii] /= 200;
 800178e:	f931 3c10 	ldrsh.w	r3, [r1, #-16]
 8001792:	fb80 2003 	smull	r2, r0, r0, r3
 8001796:	17db      	asrs	r3, r3, #31
 8001798:	ebc3 13a0 	rsb	r3, r3, r0, asr #6
 800179c:	f821 3c10 	strh.w	r3, [r1, #-16]
	for (int ii = 0; ii < 3; ii++) { // Get average of 200 values and store as average current readings
 80017a0:	3401      	adds	r4, #1
 80017a2:	2c02      	cmp	r4, #2
 80017a4:	dde6      	ble.n	8001774 <MPU9250SelfTest+0xf4>
	}

	// Configure the accelerometer for self-test
	writeByte(MPU9250_ADDRESS_TX, ACCEL_CONFIG, 0xE0); // Enable self test on all three axes and set accelerometer range to +/- 2 g
 80017a6:	22e0      	movs	r2, #224	; 0xe0
 80017a8:	211c      	movs	r1, #28
 80017aa:	20d0      	movs	r0, #208	; 0xd0
 80017ac:	f7ff fbe8 	bl	8000f80 <writeByte>
	writeByte(MPU9250_ADDRESS_TX, GYRO_CONFIG, 0xE0); // Enable self test on all three axes and set gyro range to +/- 250 degrees/s
 80017b0:	22e0      	movs	r2, #224	; 0xe0
 80017b2:	211b      	movs	r1, #27
 80017b4:	20d0      	movs	r0, #208	; 0xd0
 80017b6:	f7ff fbe3 	bl	8000f80 <writeByte>
	HAL_Delay(25); // Delay a while to let the device stabilize
 80017ba:	2019      	movs	r0, #25
 80017bc:	f001 fedc 	bl	8003578 <HAL_Delay>

	for (int ii = 0; ii < 200; ii++) { // get average self-test values of gyro and acclerometer
 80017c0:	2400      	movs	r4, #0
 80017c2:	e051      	b.n	8001868 <MPU9250SelfTest+0x1e8>

		readBytes(MPU9250_ADDRESS_TX, MPU9250_ADDRESS_RX, ACCEL_XOUT_H, 6,
 80017c4:	ae10      	add	r6, sp, #64	; 0x40
 80017c6:	9600      	str	r6, [sp, #0]
 80017c8:	2306      	movs	r3, #6
 80017ca:	223b      	movs	r2, #59	; 0x3b
 80017cc:	21d1      	movs	r1, #209	; 0xd1
 80017ce:	20d0      	movs	r0, #208	; 0xd0
 80017d0:	f7ff fc30 	bl	8001034 <readBytes>
				&rawData[0]); // Read the six raw data registers into data array
		aSTAvg[0] += (int16_t) (((int16_t) rawData[0] << 8) | rawData[1]); // Turn the MSB and LSB into a signed 16-bit value
 80017d4:	f89d 2040 	ldrb.w	r2, [sp, #64]	; 0x40
 80017d8:	f89d 3041 	ldrb.w	r3, [sp, #65]	; 0x41
 80017dc:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80017e0:	f8bd 2028 	ldrh.w	r2, [sp, #40]	; 0x28
 80017e4:	4413      	add	r3, r2
 80017e6:	f8ad 3028 	strh.w	r3, [sp, #40]	; 0x28
		aSTAvg[1] += (int16_t) (((int16_t) rawData[2] << 8) | rawData[3]);
 80017ea:	f89d 2042 	ldrb.w	r2, [sp, #66]	; 0x42
 80017ee:	f89d 3043 	ldrb.w	r3, [sp, #67]	; 0x43
 80017f2:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80017f6:	f8bd 202a 	ldrh.w	r2, [sp, #42]	; 0x2a
 80017fa:	4413      	add	r3, r2
 80017fc:	f8ad 302a 	strh.w	r3, [sp, #42]	; 0x2a
		aSTAvg[2] += (int16_t) (((int16_t) rawData[4] << 8) | rawData[5]);
 8001800:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
 8001804:	f89d 3045 	ldrb.w	r3, [sp, #69]	; 0x45
 8001808:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800180c:	f8bd 202c 	ldrh.w	r2, [sp, #44]	; 0x2c
 8001810:	4413      	add	r3, r2
 8001812:	f8ad 302c 	strh.w	r3, [sp, #44]	; 0x2c

		readBytes(MPU9250_ADDRESS_TX, MPU9250_ADDRESS_RX, GYRO_XOUT_H, 6,
 8001816:	9600      	str	r6, [sp, #0]
 8001818:	2306      	movs	r3, #6
 800181a:	2243      	movs	r2, #67	; 0x43
 800181c:	21d1      	movs	r1, #209	; 0xd1
 800181e:	20d0      	movs	r0, #208	; 0xd0
 8001820:	f7ff fc08 	bl	8001034 <readBytes>
				&rawData[0]); // Read the six raw data registers sequentially into data array
		gSTAvg[0] += (int16_t) (((int16_t) rawData[0] << 8) | rawData[1]); // Turn the MSB and LSB into a signed 16-bit value
 8001824:	f89d 2040 	ldrb.w	r2, [sp, #64]	; 0x40
 8001828:	f89d 3041 	ldrb.w	r3, [sp, #65]	; 0x41
 800182c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8001830:	f8bd 2020 	ldrh.w	r2, [sp, #32]
 8001834:	4413      	add	r3, r2
 8001836:	f8ad 3020 	strh.w	r3, [sp, #32]
		gSTAvg[1] += (int16_t) (((int16_t) rawData[2] << 8) | rawData[3]);
 800183a:	f89d 2042 	ldrb.w	r2, [sp, #66]	; 0x42
 800183e:	f89d 3043 	ldrb.w	r3, [sp, #67]	; 0x43
 8001842:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8001846:	f8bd 2022 	ldrh.w	r2, [sp, #34]	; 0x22
 800184a:	4413      	add	r3, r2
 800184c:	f8ad 3022 	strh.w	r3, [sp, #34]	; 0x22
		gSTAvg[2] += (int16_t) (((int16_t) rawData[4] << 8) | rawData[5]);
 8001850:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
 8001854:	f89d 3045 	ldrb.w	r3, [sp, #69]	; 0x45
 8001858:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800185c:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
 8001860:	4413      	add	r3, r2
 8001862:	f8ad 3024 	strh.w	r3, [sp, #36]	; 0x24
	for (int ii = 0; ii < 200; ii++) { // get average self-test values of gyro and acclerometer
 8001866:	3401      	adds	r4, #1
 8001868:	2cc7      	cmp	r4, #199	; 0xc7
 800186a:	ddab      	ble.n	80017c4 <MPU9250SelfTest+0x144>
	}

	for (int ii = 0; ii < 3; ii++) { // Get average of 200 values and store as average self-test readings
 800186c:	2400      	movs	r4, #0
 800186e:	e016      	b.n	800189e <MPU9250SelfTest+0x21e>
		aSTAvg[ii] /= 200;
 8001870:	ab12      	add	r3, sp, #72	; 0x48
 8001872:	eb03 0144 	add.w	r1, r3, r4, lsl #1
 8001876:	f931 2c20 	ldrsh.w	r2, [r1, #-32]
 800187a:	4881      	ldr	r0, [pc, #516]	; (8001a80 <MPU9250SelfTest+0x400>)
 800187c:	fb80 6302 	smull	r6, r3, r0, r2
 8001880:	17d2      	asrs	r2, r2, #31
 8001882:	ebc2 12a3 	rsb	r2, r2, r3, asr #6
 8001886:	f821 2c20 	strh.w	r2, [r1, #-32]
		gSTAvg[ii] /= 200;
 800188a:	f931 3c28 	ldrsh.w	r3, [r1, #-40]
 800188e:	fb80 2003 	smull	r2, r0, r0, r3
 8001892:	17db      	asrs	r3, r3, #31
 8001894:	ebc3 13a0 	rsb	r3, r3, r0, asr #6
 8001898:	f821 3c28 	strh.w	r3, [r1, #-40]
	for (int ii = 0; ii < 3; ii++) { // Get average of 200 values and store as average self-test readings
 800189c:	3401      	adds	r4, #1
 800189e:	2c02      	cmp	r4, #2
 80018a0:	dde6      	ble.n	8001870 <MPU9250SelfTest+0x1f0>
	}

	// Configure the gyro and accelerometer for normal operation
	writeByte(MPU9250_ADDRESS_TX, ACCEL_CONFIG, 0x00);
 80018a2:	2200      	movs	r2, #0
 80018a4:	211c      	movs	r1, #28
 80018a6:	20d0      	movs	r0, #208	; 0xd0
 80018a8:	f7ff fb6a 	bl	8000f80 <writeByte>
	writeByte(MPU9250_ADDRESS_TX, GYRO_CONFIG, 0x00);
 80018ac:	2200      	movs	r2, #0
 80018ae:	211b      	movs	r1, #27
 80018b0:	20d0      	movs	r0, #208	; 0xd0
 80018b2:	f7ff fb65 	bl	8000f80 <writeByte>
	HAL_Delay(25); // Delay a while to let the device stabilize
 80018b6:	2019      	movs	r0, #25
 80018b8:	f001 fe5e 	bl	8003578 <HAL_Delay>

	// Retrieve accelerometer and gyro factory Self-Test Code from USR_Reg
	selfTest[0] = readByte(MPU9250_ADDRESS_TX, MPU9250_ADDRESS_RX,
 80018bc:	220d      	movs	r2, #13
 80018be:	21d1      	movs	r1, #209	; 0xd1
 80018c0:	20d0      	movs	r0, #208	; 0xd0
 80018c2:	f7ff fb71 	bl	8000fa8 <readByte>
 80018c6:	ee08 0a10 	vmov	s16, r0
	SELF_TEST_X_ACCEL); // X-axis accel self-test results
	selfTest[1] = readByte(MPU9250_ADDRESS_TX, MPU9250_ADDRESS_RX,
 80018ca:	220e      	movs	r2, #14
 80018cc:	21d1      	movs	r1, #209	; 0xd1
 80018ce:	20d0      	movs	r0, #208	; 0xd0
 80018d0:	f7ff fb6a 	bl	8000fa8 <readByte>
 80018d4:	ee0b 0a10 	vmov	s22, r0
	SELF_TEST_Y_ACCEL); // Y-axis accel self-test results
	selfTest[2] = readByte(MPU9250_ADDRESS_TX, MPU9250_ADDRESS_RX,
 80018d8:	220f      	movs	r2, #15
 80018da:	21d1      	movs	r1, #209	; 0xd1
 80018dc:	20d0      	movs	r0, #208	; 0xd0
 80018de:	f7ff fb63 	bl	8000fa8 <readByte>
 80018e2:	ee0a 0a90 	vmov	s21, r0
	SELF_TEST_Z_ACCEL); // Z-axis accel self-test results
	selfTest[3] = readByte(MPU9250_ADDRESS_TX, MPU9250_ADDRESS_RX,
 80018e6:	2200      	movs	r2, #0
 80018e8:	21d1      	movs	r1, #209	; 0xd1
 80018ea:	20d0      	movs	r0, #208	; 0xd0
 80018ec:	f7ff fb5c 	bl	8000fa8 <readByte>
 80018f0:	ee0a 0a10 	vmov	s20, r0
	SELF_TEST_X_GYRO); // X-axis gyro self-test results
	selfTest[4] = readByte(MPU9250_ADDRESS_TX, MPU9250_ADDRESS_RX,
 80018f4:	2201      	movs	r2, #1
 80018f6:	21d1      	movs	r1, #209	; 0xd1
 80018f8:	20d0      	movs	r0, #208	; 0xd0
 80018fa:	f7ff fb55 	bl	8000fa8 <readByte>
 80018fe:	ee09 0a90 	vmov	s19, r0
	SELF_TEST_Y_GYRO); // Y-axis gyro self-test results
	selfTest[5] = readByte(MPU9250_ADDRESS_TX, MPU9250_ADDRESS_RX,
 8001902:	2202      	movs	r2, #2
 8001904:	21d1      	movs	r1, #209	; 0xd1
 8001906:	20d0      	movs	r0, #208	; 0xd0
 8001908:	f7ff fb4e 	bl	8000fa8 <readByte>
 800190c:	ee09 0a10 	vmov	s18, r0
	SELF_TEST_Z_GYRO); // Z-axis gyro self-test results

	// Retrieve factory self-test value from self-test code reads
	factoryTrim[0] = (float) (2620 / 1 << FS)
			* (pow(1.01, ((float) selfTest[0] - 1.0))); // FT[Xa] factory trim calculation
 8001910:	eef8 7a48 	vcvt.f32.u32	s15, s16
 8001914:	ee17 0a90 	vmov	r0, s15
 8001918:	f7fe fdc6 	bl	80004a8 <__aeabi_f2d>
 800191c:	2200      	movs	r2, #0
 800191e:	4b59      	ldr	r3, [pc, #356]	; (8001a84 <MPU9250SelfTest+0x404>)
 8001920:	f7fe fc62 	bl	80001e8 <__aeabi_dsub>
 8001924:	ed9f 8b52 	vldr	d8, [pc, #328]	; 8001a70 <MPU9250SelfTest+0x3f0>
 8001928:	ec41 0b11 	vmov	d1, r0, r1
 800192c:	eeb0 0a48 	vmov.f32	s0, s16
 8001930:	eef0 0a68 	vmov.f32	s1, s17
 8001934:	f008 fa5a 	bl	8009dec <pow>
 8001938:	a34f      	add	r3, pc, #316	; (adr r3, 8001a78 <MPU9250SelfTest+0x3f8>)
 800193a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800193e:	ec51 0b10 	vmov	r0, r1, d0
 8001942:	f7fe fe09 	bl	8000558 <__aeabi_dmul>
 8001946:	f7ff f841 	bl	80009cc <__aeabi_d2f>
	factoryTrim[0] = (float) (2620 / 1 << FS)
 800194a:	9002      	str	r0, [sp, #8]
	factoryTrim[1] = (float) (2620 / 1 << FS)
			* (pow(1.01, ((float) selfTest[1] - 1.0))); // FT[Ya] factory trim calculation
 800194c:	eef8 7a4b 	vcvt.f32.u32	s15, s22
 8001950:	ee17 0a90 	vmov	r0, s15
 8001954:	f7fe fda8 	bl	80004a8 <__aeabi_f2d>
 8001958:	2200      	movs	r2, #0
 800195a:	4b4a      	ldr	r3, [pc, #296]	; (8001a84 <MPU9250SelfTest+0x404>)
 800195c:	f7fe fc44 	bl	80001e8 <__aeabi_dsub>
 8001960:	ec41 0b11 	vmov	d1, r0, r1
 8001964:	eeb0 0a48 	vmov.f32	s0, s16
 8001968:	eef0 0a68 	vmov.f32	s1, s17
 800196c:	f008 fa3e 	bl	8009dec <pow>
 8001970:	a341      	add	r3, pc, #260	; (adr r3, 8001a78 <MPU9250SelfTest+0x3f8>)
 8001972:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001976:	ec51 0b10 	vmov	r0, r1, d0
 800197a:	f7fe fded 	bl	8000558 <__aeabi_dmul>
 800197e:	f7ff f825 	bl	80009cc <__aeabi_d2f>
	factoryTrim[1] = (float) (2620 / 1 << FS)
 8001982:	9003      	str	r0, [sp, #12]
	factoryTrim[2] = (float) (2620 / 1 << FS)
			* (pow(1.01, ((float) selfTest[2] - 1.0))); // FT[Za] factory trim calculation
 8001984:	eef8 7a6a 	vcvt.f32.u32	s15, s21
 8001988:	ee17 0a90 	vmov	r0, s15
 800198c:	f7fe fd8c 	bl	80004a8 <__aeabi_f2d>
 8001990:	2200      	movs	r2, #0
 8001992:	4b3c      	ldr	r3, [pc, #240]	; (8001a84 <MPU9250SelfTest+0x404>)
 8001994:	f7fe fc28 	bl	80001e8 <__aeabi_dsub>
 8001998:	ec41 0b11 	vmov	d1, r0, r1
 800199c:	eeb0 0a48 	vmov.f32	s0, s16
 80019a0:	eef0 0a68 	vmov.f32	s1, s17
 80019a4:	f008 fa22 	bl	8009dec <pow>
 80019a8:	a333      	add	r3, pc, #204	; (adr r3, 8001a78 <MPU9250SelfTest+0x3f8>)
 80019aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019ae:	ec51 0b10 	vmov	r0, r1, d0
 80019b2:	f7fe fdd1 	bl	8000558 <__aeabi_dmul>
 80019b6:	f7ff f809 	bl	80009cc <__aeabi_d2f>
	factoryTrim[2] = (float) (2620 / 1 << FS)
 80019ba:	9004      	str	r0, [sp, #16]
	factoryTrim[3] = (float) (2620 / 1 << FS)
			* (pow(1.01, ((float) selfTest[3] - 1.0))); // FT[Xg] factory trim calculation
 80019bc:	eef8 7a4a 	vcvt.f32.u32	s15, s20
 80019c0:	ee17 0a90 	vmov	r0, s15
 80019c4:	f7fe fd70 	bl	80004a8 <__aeabi_f2d>
 80019c8:	2200      	movs	r2, #0
 80019ca:	4b2e      	ldr	r3, [pc, #184]	; (8001a84 <MPU9250SelfTest+0x404>)
 80019cc:	f7fe fc0c 	bl	80001e8 <__aeabi_dsub>
 80019d0:	ec41 0b11 	vmov	d1, r0, r1
 80019d4:	eeb0 0a48 	vmov.f32	s0, s16
 80019d8:	eef0 0a68 	vmov.f32	s1, s17
 80019dc:	f008 fa06 	bl	8009dec <pow>
 80019e0:	a325      	add	r3, pc, #148	; (adr r3, 8001a78 <MPU9250SelfTest+0x3f8>)
 80019e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019e6:	ec51 0b10 	vmov	r0, r1, d0
 80019ea:	f7fe fdb5 	bl	8000558 <__aeabi_dmul>
 80019ee:	f7fe ffed 	bl	80009cc <__aeabi_d2f>
	factoryTrim[3] = (float) (2620 / 1 << FS)
 80019f2:	9005      	str	r0, [sp, #20]
	factoryTrim[4] = (float) (2620 / 1 << FS)
			* (pow(1.01, ((float) selfTest[4] - 1.0))); // FT[Yg] factory trim calculation
 80019f4:	eef8 7a69 	vcvt.f32.u32	s15, s19
 80019f8:	ee17 0a90 	vmov	r0, s15
 80019fc:	f7fe fd54 	bl	80004a8 <__aeabi_f2d>
 8001a00:	2200      	movs	r2, #0
 8001a02:	4b20      	ldr	r3, [pc, #128]	; (8001a84 <MPU9250SelfTest+0x404>)
 8001a04:	f7fe fbf0 	bl	80001e8 <__aeabi_dsub>
 8001a08:	ec41 0b11 	vmov	d1, r0, r1
 8001a0c:	eeb0 0a48 	vmov.f32	s0, s16
 8001a10:	eef0 0a68 	vmov.f32	s1, s17
 8001a14:	f008 f9ea 	bl	8009dec <pow>
 8001a18:	a317      	add	r3, pc, #92	; (adr r3, 8001a78 <MPU9250SelfTest+0x3f8>)
 8001a1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a1e:	ec51 0b10 	vmov	r0, r1, d0
 8001a22:	f7fe fd99 	bl	8000558 <__aeabi_dmul>
 8001a26:	f7fe ffd1 	bl	80009cc <__aeabi_d2f>
	factoryTrim[4] = (float) (2620 / 1 << FS)
 8001a2a:	9006      	str	r0, [sp, #24]
	factoryTrim[5] = (float) (2620 / 1 << FS)
			* (pow(1.01, ((float) selfTest[5] - 1.0))); // FT[Zg] factory trim calculation
 8001a2c:	eef8 7a49 	vcvt.f32.u32	s15, s18
 8001a30:	ee17 0a90 	vmov	r0, s15
 8001a34:	f7fe fd38 	bl	80004a8 <__aeabi_f2d>
 8001a38:	2200      	movs	r2, #0
 8001a3a:	4b12      	ldr	r3, [pc, #72]	; (8001a84 <MPU9250SelfTest+0x404>)
 8001a3c:	f7fe fbd4 	bl	80001e8 <__aeabi_dsub>
 8001a40:	ec41 0b11 	vmov	d1, r0, r1
 8001a44:	eeb0 0a48 	vmov.f32	s0, s16
 8001a48:	eef0 0a68 	vmov.f32	s1, s17
 8001a4c:	f008 f9ce 	bl	8009dec <pow>
 8001a50:	a309      	add	r3, pc, #36	; (adr r3, 8001a78 <MPU9250SelfTest+0x3f8>)
 8001a52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a56:	ec51 0b10 	vmov	r0, r1, d0
 8001a5a:	f7fe fd7d 	bl	8000558 <__aeabi_dmul>
 8001a5e:	f7fe ffb5 	bl	80009cc <__aeabi_d2f>
	factoryTrim[5] = (float) (2620 / 1 << FS)
 8001a62:	9007      	str	r0, [sp, #28]

	// Report results as a ratio of (STR - FT)/FT; the change from Factory Trim of the Self-Test Response
	// To get percent, must multiply by 100
	for (int i = 0; i < 3; i++) {
 8001a64:	f04f 0800 	mov.w	r8, #0
 8001a68:	e05f      	b.n	8001b2a <MPU9250SelfTest+0x4aa>
 8001a6a:	bf00      	nop
 8001a6c:	f3af 8000 	nop.w
 8001a70:	c28f5c29 	.word	0xc28f5c29
 8001a74:	3ff028f5 	.word	0x3ff028f5
 8001a78:	00000000 	.word	0x00000000
 8001a7c:	40a47800 	.word	0x40a47800
 8001a80:	51eb851f 	.word	0x51eb851f
 8001a84:	3ff00000 	.word	0x3ff00000
		destination[i] = 100.0 * ((float) (aSTAvg[i] - aAvg[i]))
 8001a88:	ab12      	add	r3, sp, #72	; 0x48
 8001a8a:	eb03 0448 	add.w	r4, r3, r8, lsl #1
 8001a8e:	f934 0c20 	ldrsh.w	r0, [r4, #-32]
 8001a92:	f934 3c18 	ldrsh.w	r3, [r4, #-24]
 8001a96:	1ac0      	subs	r0, r0, r3
 8001a98:	ee07 0a90 	vmov	s15, r0
 8001a9c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001aa0:	ee17 0a90 	vmov	r0, s15
 8001aa4:	f7fe fd00 	bl	80004a8 <__aeabi_f2d>
 8001aa8:	2200      	movs	r2, #0
 8001aaa:	4b24      	ldr	r3, [pc, #144]	; (8001b3c <MPU9250SelfTest+0x4bc>)
 8001aac:	f7fe fd54 	bl	8000558 <__aeabi_dmul>
 8001ab0:	4606      	mov	r6, r0
 8001ab2:	460f      	mov	r7, r1
				/ factoryTrim[i]; // Report percent differences
 8001ab4:	ea4f 0988 	mov.w	r9, r8, lsl #2
 8001ab8:	ab12      	add	r3, sp, #72	; 0x48
 8001aba:	444b      	add	r3, r9
 8001abc:	f853 0c40 	ldr.w	r0, [r3, #-64]
 8001ac0:	f7fe fcf2 	bl	80004a8 <__aeabi_f2d>
		destination[i] = 100.0 * ((float) (aSTAvg[i] - aAvg[i]))
 8001ac4:	44a9      	add	r9, r5
				/ factoryTrim[i]; // Report percent differences
 8001ac6:	4602      	mov	r2, r0
 8001ac8:	460b      	mov	r3, r1
 8001aca:	4630      	mov	r0, r6
 8001acc:	4639      	mov	r1, r7
 8001ace:	f7fe fe6d 	bl	80007ac <__aeabi_ddiv>
 8001ad2:	f7fe ff7b 	bl	80009cc <__aeabi_d2f>
		destination[i] = 100.0 * ((float) (aSTAvg[i] - aAvg[i]))
 8001ad6:	f8c9 0000 	str.w	r0, [r9]
		destination[i + 3] = 100.0 * ((float) (gSTAvg[i] - gAvg[i]))
 8001ada:	f934 0c28 	ldrsh.w	r0, [r4, #-40]
 8001ade:	f934 3c10 	ldrsh.w	r3, [r4, #-16]
 8001ae2:	1ac0      	subs	r0, r0, r3
 8001ae4:	ee07 0a90 	vmov	s15, r0
 8001ae8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001aec:	ee17 0a90 	vmov	r0, s15
 8001af0:	f7fe fcda 	bl	80004a8 <__aeabi_f2d>
 8001af4:	2200      	movs	r2, #0
 8001af6:	4b11      	ldr	r3, [pc, #68]	; (8001b3c <MPU9250SelfTest+0x4bc>)
 8001af8:	f7fe fd2e 	bl	8000558 <__aeabi_dmul>
 8001afc:	4606      	mov	r6, r0
 8001afe:	460f      	mov	r7, r1
				/ factoryTrim[i + 3]; // Report percent differences
 8001b00:	f108 0403 	add.w	r4, r8, #3
 8001b04:	00a4      	lsls	r4, r4, #2
 8001b06:	ab12      	add	r3, sp, #72	; 0x48
 8001b08:	4423      	add	r3, r4
 8001b0a:	f853 0c40 	ldr.w	r0, [r3, #-64]
 8001b0e:	f7fe fccb 	bl	80004a8 <__aeabi_f2d>
		destination[i + 3] = 100.0 * ((float) (gSTAvg[i] - gAvg[i]))
 8001b12:	442c      	add	r4, r5
				/ factoryTrim[i + 3]; // Report percent differences
 8001b14:	4602      	mov	r2, r0
 8001b16:	460b      	mov	r3, r1
 8001b18:	4630      	mov	r0, r6
 8001b1a:	4639      	mov	r1, r7
 8001b1c:	f7fe fe46 	bl	80007ac <__aeabi_ddiv>
 8001b20:	f7fe ff54 	bl	80009cc <__aeabi_d2f>
		destination[i + 3] = 100.0 * ((float) (gSTAvg[i] - gAvg[i]))
 8001b24:	6020      	str	r0, [r4, #0]
	for (int i = 0; i < 3; i++) {
 8001b26:	f108 0801 	add.w	r8, r8, #1
 8001b2a:	f1b8 0f02 	cmp.w	r8, #2
 8001b2e:	ddab      	ble.n	8001a88 <MPU9250SelfTest+0x408>
	}

}
 8001b30:	b013      	add	sp, #76	; 0x4c
 8001b32:	ecbd 8b08 	vpop	{d8-d11}
 8001b36:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001b3a:	bf00      	nop
 8001b3c:	40590000 	.word	0x40590000

08001b40 <imu_calibrate>:
IMU_StatusTypeDef imu_calibrate() {
 8001b40:	b538      	push	{r3, r4, r5, lr}
	resetMPU9250();
 8001b42:	f7ff fb64 	bl	800120e <resetMPU9250>
	MPU9250SelfTest(SelfTest); // Start by performing self test and reporting values
 8001b46:	4c53      	ldr	r4, [pc, #332]	; (8001c94 <imu_calibrate+0x154>)
 8001b48:	4620      	mov	r0, r4
 8001b4a:	f7ff fd99 	bl	8001680 <MPU9250SelfTest>
	printf(	"x-axis self test: acceleration trim within : %f of factory value\n\r", SelfTest[0]);
 8001b4e:	6820      	ldr	r0, [r4, #0]
 8001b50:	f7fe fcaa 	bl	80004a8 <__aeabi_f2d>
 8001b54:	4602      	mov	r2, r0
 8001b56:	460b      	mov	r3, r1
 8001b58:	484f      	ldr	r0, [pc, #316]	; (8001c98 <imu_calibrate+0x158>)
 8001b5a:	f005 ffc3 	bl	8007ae4 <iprintf>
	printf(
 8001b5e:	6860      	ldr	r0, [r4, #4]
 8001b60:	f7fe fca2 	bl	80004a8 <__aeabi_f2d>
 8001b64:	4602      	mov	r2, r0
 8001b66:	460b      	mov	r3, r1
 8001b68:	484c      	ldr	r0, [pc, #304]	; (8001c9c <imu_calibrate+0x15c>)
 8001b6a:	f005 ffbb 	bl	8007ae4 <iprintf>
	printf(
 8001b6e:	68a0      	ldr	r0, [r4, #8]
 8001b70:	f7fe fc9a 	bl	80004a8 <__aeabi_f2d>
 8001b74:	4602      	mov	r2, r0
 8001b76:	460b      	mov	r3, r1
 8001b78:	4849      	ldr	r0, [pc, #292]	; (8001ca0 <imu_calibrate+0x160>)
 8001b7a:	f005 ffb3 	bl	8007ae4 <iprintf>
	printf("x-axis self test: gyration trim within : %f  of factory value\n\r",
 8001b7e:	68e0      	ldr	r0, [r4, #12]
 8001b80:	f7fe fc92 	bl	80004a8 <__aeabi_f2d>
 8001b84:	4602      	mov	r2, r0
 8001b86:	460b      	mov	r3, r1
 8001b88:	4846      	ldr	r0, [pc, #280]	; (8001ca4 <imu_calibrate+0x164>)
 8001b8a:	f005 ffab 	bl	8007ae4 <iprintf>
	printf("y-axis self test: gyration trim within : %f  of factory value\n\r",
 8001b8e:	6920      	ldr	r0, [r4, #16]
 8001b90:	f7fe fc8a 	bl	80004a8 <__aeabi_f2d>
 8001b94:	4602      	mov	r2, r0
 8001b96:	460b      	mov	r3, r1
 8001b98:	4843      	ldr	r0, [pc, #268]	; (8001ca8 <imu_calibrate+0x168>)
 8001b9a:	f005 ffa3 	bl	8007ae4 <iprintf>
	printf("z-axis self test: gyration trim within : %f  of factory value\n\r",
 8001b9e:	6960      	ldr	r0, [r4, #20]
 8001ba0:	f7fe fc82 	bl	80004a8 <__aeabi_f2d>
 8001ba4:	4602      	mov	r2, r0
 8001ba6:	460b      	mov	r3, r1
 8001ba8:	4840      	ldr	r0, [pc, #256]	; (8001cac <imu_calibrate+0x16c>)
 8001baa:	f005 ff9b 	bl	8007ae4 <iprintf>
	calibrateMPU9250(gyroBias, accelBias); // Calibrate gyro and accelerometers, load biases in bias registers
 8001bae:	4c40      	ldr	r4, [pc, #256]	; (8001cb0 <imu_calibrate+0x170>)
 8001bb0:	4d40      	ldr	r5, [pc, #256]	; (8001cb4 <imu_calibrate+0x174>)
 8001bb2:	4621      	mov	r1, r4
 8001bb4:	4628      	mov	r0, r5
 8001bb6:	f7ff fc09 	bl	80013cc <calibrateMPU9250>
	printf("x gyro bias = %f\n\r", gyroBias[0]);
 8001bba:	6828      	ldr	r0, [r5, #0]
 8001bbc:	f7fe fc74 	bl	80004a8 <__aeabi_f2d>
 8001bc0:	4602      	mov	r2, r0
 8001bc2:	460b      	mov	r3, r1
 8001bc4:	483c      	ldr	r0, [pc, #240]	; (8001cb8 <imu_calibrate+0x178>)
 8001bc6:	f005 ff8d 	bl	8007ae4 <iprintf>
	printf("y gyro bias = %f\n\r", gyroBias[1]);
 8001bca:	6868      	ldr	r0, [r5, #4]
 8001bcc:	f7fe fc6c 	bl	80004a8 <__aeabi_f2d>
 8001bd0:	4602      	mov	r2, r0
 8001bd2:	460b      	mov	r3, r1
 8001bd4:	4839      	ldr	r0, [pc, #228]	; (8001cbc <imu_calibrate+0x17c>)
 8001bd6:	f005 ff85 	bl	8007ae4 <iprintf>
	printf("z gyro bias = %f\n\r", gyroBias[2]);
 8001bda:	68a8      	ldr	r0, [r5, #8]
 8001bdc:	f7fe fc64 	bl	80004a8 <__aeabi_f2d>
 8001be0:	4602      	mov	r2, r0
 8001be2:	460b      	mov	r3, r1
 8001be4:	4836      	ldr	r0, [pc, #216]	; (8001cc0 <imu_calibrate+0x180>)
 8001be6:	f005 ff7d 	bl	8007ae4 <iprintf>
	printf("x accel bias = %f\n\r", accelBias[0]);
 8001bea:	6820      	ldr	r0, [r4, #0]
 8001bec:	f7fe fc5c 	bl	80004a8 <__aeabi_f2d>
 8001bf0:	4602      	mov	r2, r0
 8001bf2:	460b      	mov	r3, r1
 8001bf4:	4833      	ldr	r0, [pc, #204]	; (8001cc4 <imu_calibrate+0x184>)
 8001bf6:	f005 ff75 	bl	8007ae4 <iprintf>
	printf("y accel bias = %f\n\r", accelBias[1]);
 8001bfa:	6860      	ldr	r0, [r4, #4]
 8001bfc:	f7fe fc54 	bl	80004a8 <__aeabi_f2d>
 8001c00:	4602      	mov	r2, r0
 8001c02:	460b      	mov	r3, r1
 8001c04:	4830      	ldr	r0, [pc, #192]	; (8001cc8 <imu_calibrate+0x188>)
 8001c06:	f005 ff6d 	bl	8007ae4 <iprintf>
	printf("z accel bias = %f\n\r", accelBias[2]);
 8001c0a:	68a0      	ldr	r0, [r4, #8]
 8001c0c:	f7fe fc4c 	bl	80004a8 <__aeabi_f2d>
 8001c10:	4602      	mov	r2, r0
 8001c12:	460b      	mov	r3, r1
 8001c14:	482d      	ldr	r0, [pc, #180]	; (8001ccc <imu_calibrate+0x18c>)
 8001c16:	f005 ff65 	bl	8007ae4 <iprintf>
	initMPU9250();
 8001c1a:	f7ff fb67 	bl	80012ec <initMPU9250>
	initAK8963(magCalibration);
 8001c1e:	482c      	ldr	r0, [pc, #176]	; (8001cd0 <imu_calibrate+0x190>)
 8001c20:	f7ff fb00 	bl	8001224 <initAK8963>
	printf("Accelerometer full-scale range = %f  g\n\r", 2.0f*(float)(1<<Ascale));
 8001c24:	4b2b      	ldr	r3, [pc, #172]	; (8001cd4 <imu_calibrate+0x194>)
 8001c26:	781b      	ldrb	r3, [r3, #0]
 8001c28:	2401      	movs	r4, #1
 8001c2a:	fa04 f303 	lsl.w	r3, r4, r3
 8001c2e:	ee07 3a90 	vmov	s15, r3
 8001c32:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001c36:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001c3a:	ee17 0a90 	vmov	r0, s15
 8001c3e:	f7fe fc33 	bl	80004a8 <__aeabi_f2d>
 8001c42:	4602      	mov	r2, r0
 8001c44:	460b      	mov	r3, r1
 8001c46:	4824      	ldr	r0, [pc, #144]	; (8001cd8 <imu_calibrate+0x198>)
 8001c48:	f005 ff4c 	bl	8007ae4 <iprintf>
	printf("Gyroscope full-scale range = %f  deg/s\n\r", 250.0f*(float)(1<<Gscale));
 8001c4c:	4b23      	ldr	r3, [pc, #140]	; (8001cdc <imu_calibrate+0x19c>)
 8001c4e:	781b      	ldrb	r3, [r3, #0]
 8001c50:	409c      	lsls	r4, r3
 8001c52:	ee07 4a90 	vmov	s15, r4
 8001c56:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001c5a:	ed9f 7a21 	vldr	s14, [pc, #132]	; 8001ce0 <imu_calibrate+0x1a0>
 8001c5e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001c62:	ee17 0a90 	vmov	r0, s15
 8001c66:	f7fe fc1f 	bl	80004a8 <__aeabi_f2d>
 8001c6a:	4602      	mov	r2, r0
 8001c6c:	460b      	mov	r3, r1
 8001c6e:	481d      	ldr	r0, [pc, #116]	; (8001ce4 <imu_calibrate+0x1a4>)
 8001c70:	f005 ff38 	bl	8007ae4 <iprintf>
	getAres(); // Get accelerometer sensitivity
 8001c74:	f7ff fa40 	bl	80010f8 <getAres>
	getGres(); // Get gyro sensitivity
 8001c78:	f7ff fa1a 	bl	80010b0 <getGres>
	getMres(); // Get magnetometer sensitivity
 8001c7c:	f7ff fa02 	bl	8001084 <getMres>
	magbias[0] = +470.; // User environmental x-axis correction in milliGauss, should be automatically calculated
 8001c80:	4b19      	ldr	r3, [pc, #100]	; (8001ce8 <imu_calibrate+0x1a8>)
 8001c82:	4a1a      	ldr	r2, [pc, #104]	; (8001cec <imu_calibrate+0x1ac>)
 8001c84:	601a      	str	r2, [r3, #0]
	magbias[1] = +120.; // User environmental x-axis correction in milliGauss
 8001c86:	4a1a      	ldr	r2, [pc, #104]	; (8001cf0 <imu_calibrate+0x1b0>)
 8001c88:	605a      	str	r2, [r3, #4]
	magbias[2] = +125.; // User environmental x-axis correction in milliGauss
 8001c8a:	4a1a      	ldr	r2, [pc, #104]	; (8001cf4 <imu_calibrate+0x1b4>)
 8001c8c:	609a      	str	r2, [r3, #8]
}
 8001c8e:	2000      	movs	r0, #0
 8001c90:	bd38      	pop	{r3, r4, r5, pc}
 8001c92:	bf00      	nop
 8001c94:	200003c4 	.word	0x200003c4
 8001c98:	0800b888 	.word	0x0800b888
 8001c9c:	0800b8cc 	.word	0x0800b8cc
 8001ca0:	0800b910 	.word	0x0800b910
 8001ca4:	0800b954 	.word	0x0800b954
 8001ca8:	0800b994 	.word	0x0800b994
 8001cac:	0800b9d4 	.word	0x0800b9d4
 8001cb0:	2000025c 	.word	0x2000025c
 8001cb4:	20000278 	.word	0x20000278
 8001cb8:	0800ba14 	.word	0x0800ba14
 8001cbc:	0800ba28 	.word	0x0800ba28
 8001cc0:	0800ba3c 	.word	0x0800ba3c
 8001cc4:	0800ba50 	.word	0x0800ba50
 8001cc8:	0800ba64 	.word	0x0800ba64
 8001ccc:	0800ba78 	.word	0x0800ba78
 8001cd0:	20000288 	.word	0x20000288
 8001cd4:	20000254 	.word	0x20000254
 8001cd8:	0800ba8c 	.word	0x0800ba8c
 8001cdc:	20000255 	.word	0x20000255
 8001ce0:	437a0000 	.word	0x437a0000
 8001ce4:	0800bab8 	.word	0x0800bab8
 8001ce8:	20000294 	.word	0x20000294
 8001cec:	43eb0000 	.word	0x43eb0000
 8001cf0:	42f00000 	.word	0x42f00000
 8001cf4:	42fa0000 	.word	0x42fa0000

08001cf8 <MahonyQuaternionUpdate>:
}

// Similar to Madgwick scheme but uses proportional and integral filtering on the error between estimated reference vectors and
// measured ones.
void MahonyQuaternionUpdate(float ax, float ay, float az, float gx, float gy,
		float gz, float mx, float my, float mz) {
 8001cf8:	b500      	push	{lr}
 8001cfa:	ed2d 8b10 	vpush	{d8-d15}
 8001cfe:	b08d      	sub	sp, #52	; 0x34
 8001d00:	eeb0 ba40 	vmov.f32	s22, s0
 8001d04:	eef0 aa60 	vmov.f32	s21, s1
 8001d08:	eeb0 aa41 	vmov.f32	s20, s2
 8001d0c:	edcd 1a04 	vstr	s3, [sp, #16]
 8001d10:	ed8d 2a05 	vstr	s4, [sp, #20]
 8001d14:	edcd 2a06 	vstr	s5, [sp, #24]
 8001d18:	eef0 da43 	vmov.f32	s27, s6
 8001d1c:	eeb0 da63 	vmov.f32	s26, s7
 8001d20:	eef0 ca44 	vmov.f32	s25, s8

	float q1 = q[0], q2 = q[1], q3 = q[2], q4 = q[3]; // short name local variable for readability
 8001d24:	4be4      	ldr	r3, [pc, #912]	; (80020b8 <MahonyQuaternionUpdate+0x3c0>)
 8001d26:	edd3 9a00 	vldr	s19, [r3]
 8001d2a:	ed93 9a01 	vldr	s18, [r3, #4]
 8001d2e:	edd3 8a02 	vldr	s17, [r3, #8]
 8001d32:	ed93 8a03 	vldr	s16, [r3, #12]
	float vx, vy, vz, wx, wy, wz;
	float ex, ey, ez;
	float pa, pb, pc;

	// Auxiliary variables to avoid repeated arithmetic
	float q1q1 = q1 * q1;
 8001d36:	ee69 7aa9 	vmul.f32	s15, s19, s19
 8001d3a:	edcd 7a03 	vstr	s15, [sp, #12]
	float q1q2 = q1 * q2;
 8001d3e:	ee69 7a89 	vmul.f32	s15, s19, s18
 8001d42:	edcd 7a00 	vstr	s15, [sp]
	float q1q3 = q1 * q3;
 8001d46:	ee29 faa8 	vmul.f32	s30, s19, s17
	float q1q4 = q1 * q4;
 8001d4a:	ee69 ba88 	vmul.f32	s23, s19, s16
	float q2q2 = q2 * q2;
 8001d4e:	ee69 7a09 	vmul.f32	s15, s18, s18
 8001d52:	edcd 7a01 	vstr	s15, [sp, #4]
	float q2q3 = q2 * q3;
 8001d56:	ee69 fa28 	vmul.f32	s31, s18, s17
	float q2q4 = q2 * q4;
 8001d5a:	ee29 ca08 	vmul.f32	s24, s18, s16
	float q3q3 = q3 * q3;
 8001d5e:	ee68 eaa8 	vmul.f32	s29, s17, s17
	float q3q4 = q3 * q4;
 8001d62:	ee68 7a88 	vmul.f32	s15, s17, s16
 8001d66:	edcd 7a02 	vstr	s15, [sp, #8]
	float q4q4 = q4 * q4;
 8001d6a:	ee28 ea08 	vmul.f32	s28, s16, s16

	// Normalise accelerometer measurement
	norm = sqrt(ax * ax + ay * ay + az * az);
 8001d6e:	ee60 7a00 	vmul.f32	s15, s0, s0
 8001d72:	ee20 7aa0 	vmul.f32	s14, s1, s1
 8001d76:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001d7a:	ee21 7a01 	vmul.f32	s14, s2, s2
 8001d7e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001d82:	ee17 0a90 	vmov	r0, s15
 8001d86:	f7fe fb8f 	bl	80004a8 <__aeabi_f2d>
 8001d8a:	ec41 0b10 	vmov	d0, r0, r1
 8001d8e:	f008 f99d 	bl	800a0cc <sqrt>
 8001d92:	ec51 0b10 	vmov	r0, r1, d0
 8001d96:	f7fe fe19 	bl	80009cc <__aeabi_d2f>
 8001d9a:	ee07 0a90 	vmov	s15, r0
	if (norm == 0.0f)
 8001d9e:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001da2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001da6:	d104      	bne.n	8001db2 <MahonyQuaternionUpdate+0xba>
	q[0] = q1 * norm;
	q[1] = q2 * norm;
	q[2] = q3 * norm;
	q[3] = q4 * norm;

}
 8001da8:	b00d      	add	sp, #52	; 0x34
 8001daa:	ecbd 8b10 	vpop	{d8-d15}
 8001dae:	f85d fb04 	ldr.w	pc, [sp], #4
	norm = 1.0f / norm;        // use reciprocal for division
 8001db2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8001db6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
	ax *= norm;
 8001dba:	ee2b ba07 	vmul.f32	s22, s22, s14
	ay *= norm;
 8001dbe:	ee6a aa87 	vmul.f32	s21, s21, s14
	az *= norm;
 8001dc2:	ee2a aa07 	vmul.f32	s20, s20, s14
	norm = sqrt(mx * mx + my * my + mz * mz);
 8001dc6:	ee6d 7aad 	vmul.f32	s15, s27, s27
 8001dca:	ee2d 7a0d 	vmul.f32	s14, s26, s26
 8001dce:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001dd2:	ee2c 7aac 	vmul.f32	s14, s25, s25
 8001dd6:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001dda:	ee17 0a90 	vmov	r0, s15
 8001dde:	f7fe fb63 	bl	80004a8 <__aeabi_f2d>
 8001de2:	ec41 0b10 	vmov	d0, r0, r1
 8001de6:	f008 f971 	bl	800a0cc <sqrt>
 8001dea:	ec51 0b10 	vmov	r0, r1, d0
 8001dee:	f7fe fded 	bl	80009cc <__aeabi_d2f>
 8001df2:	ee07 0a90 	vmov	s15, r0
	if (norm == 0.0f)
 8001df6:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001dfa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001dfe:	d0d3      	beq.n	8001da8 <MahonyQuaternionUpdate+0xb0>
	norm = 1.0f / norm;        // use reciprocal for division
 8001e00:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001e04:	ee87 7a27 	vdiv.f32	s14, s14, s15
	mx *= norm;
 8001e08:	ee6d da87 	vmul.f32	s27, s27, s14
	my *= norm;
 8001e0c:	ee2d da07 	vmul.f32	s26, s26, s14
	mz *= norm;
 8001e10:	ee6c ca87 	vmul.f32	s25, s25, s14
	hx = 2.0f * mx * (0.5f - q3q3 - q4q4) + 2.0f * my * (q2q3 - q1q4)
 8001e14:	ee7d 6aad 	vadd.f32	s13, s27, s27
 8001e18:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 8001e1c:	ee76 7a6e 	vsub.f32	s15, s12, s29
 8001e20:	ee77 7ace 	vsub.f32	s15, s15, s28
 8001e24:	edcd 7a08 	vstr	s15, [sp, #32]
 8001e28:	ee26 7aa7 	vmul.f32	s14, s13, s15
 8001e2c:	ee7d 5a0d 	vadd.f32	s11, s26, s26
 8001e30:	ee3f 5aeb 	vsub.f32	s10, s31, s23
 8001e34:	ed8d 5a0a 	vstr	s10, [sp, #40]	; 0x28
 8001e38:	ee65 7a85 	vmul.f32	s15, s11, s10
 8001e3c:	ee37 7a27 	vadd.f32	s14, s14, s15
			+ 2.0f * mz * (q2q4 + q1q3);
 8001e40:	ee7c 4aac 	vadd.f32	s9, s25, s25
 8001e44:	ee3f 4a0c 	vadd.f32	s8, s30, s24
 8001e48:	ed8d 4a0b 	vstr	s8, [sp, #44]	; 0x2c
 8001e4c:	ee64 7a84 	vmul.f32	s15, s9, s8
	hx = 2.0f * mx * (0.5f - q3q3 - q4q4) + 2.0f * my * (q2q3 - q1q4)
 8001e50:	ee37 7a27 	vadd.f32	s14, s14, s15
	hy = 2.0f * mx * (q2q3 + q1q4) + 2.0f * my * (0.5f - q2q2 - q4q4)
 8001e54:	ee7b 7aaf 	vadd.f32	s15, s23, s31
 8001e58:	edcd 6a07 	vstr	s13, [sp, #28]
 8001e5c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001e60:	eddd 3a01 	vldr	s7, [sp, #4]
 8001e64:	ee76 fa63 	vsub.f32	s31, s12, s7
 8001e68:	ee7f bace 	vsub.f32	s23, s31, s28
 8001e6c:	edcd 5a09 	vstr	s11, [sp, #36]	; 0x24
 8001e70:	ee65 baab 	vmul.f32	s23, s11, s23
 8001e74:	ee77 7aab 	vadd.f32	s15, s15, s23
			+ 2.0f * mz * (q3q4 - q1q2);
 8001e78:	ed9d 3a02 	vldr	s6, [sp, #8]
 8001e7c:	eddd 2a00 	vldr	s5, [sp]
 8001e80:	ee73 6a62 	vsub.f32	s13, s6, s5
 8001e84:	eef0 ba64 	vmov.f32	s23, s9
 8001e88:	ee64 6aa6 	vmul.f32	s13, s9, s13
	hy = 2.0f * mx * (q2q3 + q1q4) + 2.0f * my * (0.5f - q2q2 - q4q4)
 8001e8c:	ee77 7aa6 	vadd.f32	s15, s15, s13
	bx = sqrt((hx * hx) + (hy * hy));
 8001e90:	ee27 7a07 	vmul.f32	s14, s14, s14
 8001e94:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001e98:	ee37 2a27 	vadd.f32	s4, s14, s15
 8001e9c:	ee12 0a10 	vmov	r0, s4
 8001ea0:	f7fe fb02 	bl	80004a8 <__aeabi_f2d>
 8001ea4:	ec41 0b10 	vmov	d0, r0, r1
 8001ea8:	f008 f910 	bl	800a0cc <sqrt>
 8001eac:	ec51 0b10 	vmov	r0, r1, d0
 8001eb0:	f7fe fd8c 	bl	80009cc <__aeabi_d2f>
	bz = 2.0f * mx * (q2q4 - q1q3) + 2.0f * my * (q3q4 + q1q2)
 8001eb4:	ee3c ca4f 	vsub.f32	s24, s24, s30
 8001eb8:	eddd 6a07 	vldr	s13, [sp, #28]
 8001ebc:	ee26 7a8c 	vmul.f32	s14, s13, s24
 8001ec0:	eddd 4a00 	vldr	s9, [sp]
 8001ec4:	ed9d 3a02 	vldr	s6, [sp, #8]
 8001ec8:	ee34 5a83 	vadd.f32	s10, s9, s6
 8001ecc:	eddd 5a09 	vldr	s11, [sp, #36]	; 0x24
 8001ed0:	ee65 7a85 	vmul.f32	s15, s11, s10
 8001ed4:	ee37 7a27 	vadd.f32	s14, s14, s15
			+ 2.0f * mz * (0.5f - q2q2 - q3q3);
 8001ed8:	ee7f 4aee 	vsub.f32	s9, s31, s29
 8001edc:	ee6b 7aa4 	vmul.f32	s15, s23, s9
	bz = 2.0f * mx * (q2q4 - q1q3) + 2.0f * my * (q3q4 + q1q2)
 8001ee0:	ee37 7a27 	vadd.f32	s14, s14, s15
	vx = 2.0f * (q2q4 - q1q3);
 8001ee4:	ee7c 7a0c 	vadd.f32	s15, s24, s24
	vy = 2.0f * (q1q2 + q3q4);
 8001ee8:	ee35 6a05 	vadd.f32	s12, s10, s10
	vz = q1q1 - q2q2 - q3q3 + q4q4;
 8001eec:	eddd 5a03 	vldr	s11, [sp, #12]
 8001ef0:	eddd 3a01 	vldr	s7, [sp, #4]
 8001ef4:	ee75 6ae3 	vsub.f32	s13, s11, s7
 8001ef8:	ee76 eaee 	vsub.f32	s29, s13, s29
 8001efc:	ee3e ea8e 	vadd.f32	s28, s29, s28
	wx = 2.0f * bx * (0.5f - q3q3 - q4q4) + 2.0f * bz * (q2q4 - q1q3);
 8001f00:	ee05 0a90 	vmov	s11, r0
 8001f04:	ee75 faa5 	vadd.f32	s31, s11, s11
 8001f08:	eddd 6a08 	vldr	s13, [sp, #32]
 8001f0c:	ee26 faaf 	vmul.f32	s30, s13, s31
 8001f10:	ee37 7a07 	vadd.f32	s14, s14, s14
 8001f14:	ee2c ca07 	vmul.f32	s24, s24, s14
 8001f18:	ee3f ca0c 	vadd.f32	s24, s30, s24
	wy = 2.0f * bx * (q2q3 - q1q4) + 2.0f * bz * (q1q2 + q3q4);
 8001f1c:	eddd 6a0a 	vldr	s13, [sp, #40]	; 0x28
 8001f20:	ee66 5aaf 	vmul.f32	s11, s13, s31
 8001f24:	ee25 5a07 	vmul.f32	s10, s10, s14
 8001f28:	ee75 5a85 	vadd.f32	s11, s11, s10
	wz = 2.0f * bx * (q1q3 + q2q4) + 2.0f * bz * (0.5f - q2q2 - q3q3);
 8001f2c:	ed9d 4a0b 	vldr	s8, [sp, #44]	; 0x2c
 8001f30:	ee64 fa2f 	vmul.f32	s31, s8, s31
 8001f34:	ee24 7a87 	vmul.f32	s14, s9, s14
 8001f38:	ee7f fa87 	vadd.f32	s31, s31, s14
	ex = (ay * vz - az * vy) + (my * wz - mz * wy);
 8001f3c:	ee6a 6a8e 	vmul.f32	s13, s21, s28
 8001f40:	ee2a 7a06 	vmul.f32	s14, s20, s12
 8001f44:	ee76 6ac7 	vsub.f32	s13, s13, s14
 8001f48:	ee2d 7a2f 	vmul.f32	s14, s26, s31
 8001f4c:	ee2c 5aa5 	vmul.f32	s10, s25, s11
 8001f50:	ee37 7a45 	vsub.f32	s14, s14, s10
 8001f54:	ee76 6a87 	vadd.f32	s13, s13, s14
	ey = (az * vx - ax * vz) + (mz * wx - mx * wz);
 8001f58:	ee2a aa27 	vmul.f32	s20, s20, s15
 8001f5c:	ee2b 7a0e 	vmul.f32	s14, s22, s28
 8001f60:	ee3a 7a47 	vsub.f32	s14, s20, s14
 8001f64:	ee6c ca8c 	vmul.f32	s25, s25, s24
 8001f68:	ee6d faaf 	vmul.f32	s31, s27, s31
 8001f6c:	ee7c faef 	vsub.f32	s31, s25, s31
 8001f70:	ee37 7a2f 	vadd.f32	s14, s14, s31
	ez = (ax * vy - ay * vx) + (mx * wy - my * wx);
 8001f74:	ee2b ba06 	vmul.f32	s22, s22, s12
 8001f78:	ee6a 7aa7 	vmul.f32	s15, s21, s15
 8001f7c:	ee7b 7a67 	vsub.f32	s15, s22, s15
 8001f80:	ee6d daa5 	vmul.f32	s27, s27, s11
 8001f84:	ee2d da0c 	vmul.f32	s26, s26, s24
 8001f88:	ee3d dacd 	vsub.f32	s26, s27, s26
 8001f8c:	ee77 7a8d 	vadd.f32	s15, s15, s26
		eInt[0] = 0.0f;     // prevent integral wind up
 8001f90:	4b4a      	ldr	r3, [pc, #296]	; (80020bc <MahonyQuaternionUpdate+0x3c4>)
 8001f92:	ed9f 6a4b 	vldr	s12, [pc, #300]	; 80020c0 <MahonyQuaternionUpdate+0x3c8>
 8001f96:	ed83 6a00 	vstr	s12, [r3]
		eInt[1] = 0.0f;
 8001f9a:	ed83 6a01 	vstr	s12, [r3, #4]
		eInt[2] = 0.0f;
 8001f9e:	ed83 6a02 	vstr	s12, [r3, #8]
	gx = gx + Kp * ex + Ki * eInt[0];
 8001fa2:	eef2 5a04 	vmov.f32	s11, #36	; 0x41200000  10.0
 8001fa6:	ee66 6aa5 	vmul.f32	s13, s13, s11
 8001faa:	eddd 4a04 	vldr	s9, [sp, #16]
 8001fae:	ee76 6aa4 	vadd.f32	s13, s13, s9
 8001fb2:	ee76 6a86 	vadd.f32	s13, s13, s12
	gy = gy + Kp * ey + Ki * eInt[1];
 8001fb6:	ee27 7a25 	vmul.f32	s14, s14, s11
 8001fba:	eddd 4a05 	vldr	s9, [sp, #20]
 8001fbe:	ee37 7a24 	vadd.f32	s14, s14, s9
 8001fc2:	ee37 7a06 	vadd.f32	s14, s14, s12
	gz = gz + Kp * ez + Ki * eInt[2];
 8001fc6:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8001fca:	eddd 5a06 	vldr	s11, [sp, #24]
 8001fce:	ee77 7aa5 	vadd.f32	s15, s15, s11
 8001fd2:	ee77 7a86 	vadd.f32	s15, s15, s12
	q1 = q1 + (-q2 * gx - q3 * gy - q4 * gz) * (0.5f * deltat);
 8001fd6:	ee69 5a66 	vnmul.f32	s11, s18, s13
 8001fda:	ee28 6a87 	vmul.f32	s12, s17, s14
 8001fde:	ee75 5ac6 	vsub.f32	s11, s11, s12
 8001fe2:	ee28 6a27 	vmul.f32	s12, s16, s15
 8001fe6:	ee75 5ac6 	vsub.f32	s11, s11, s12
 8001fea:	4b36      	ldr	r3, [pc, #216]	; (80020c4 <MahonyQuaternionUpdate+0x3cc>)
 8001fec:	ed93 6a00 	vldr	s12, [r3]
 8001ff0:	eeb6 5a00 	vmov.f32	s10, #96	; 0x3f000000  0.5
 8001ff4:	ee26 6a05 	vmul.f32	s12, s12, s10
 8001ff8:	ee65 5a86 	vmul.f32	s11, s11, s12
 8001ffc:	ee79 9aa5 	vadd.f32	s19, s19, s11
	q2 = pa + (q1 * gx + pb * gz - pc * gy) * (0.5f * deltat);
 8002000:	ee66 aaa9 	vmul.f32	s21, s13, s19
 8002004:	ee68 5aa7 	vmul.f32	s11, s17, s15
 8002008:	ee7a aaa5 	vadd.f32	s21, s21, s11
 800200c:	ee68 5a07 	vmul.f32	s11, s16, s14
 8002010:	ee7a aae5 	vsub.f32	s21, s21, s11
 8002014:	ee66 aa2a 	vmul.f32	s21, s12, s21
 8002018:	ee79 aa2a 	vadd.f32	s21, s18, s21
	q3 = pb + (q1 * gy - pa * gz + pc * gx) * (0.5f * deltat);
 800201c:	ee27 aa29 	vmul.f32	s20, s14, s19
 8002020:	ee69 5a27 	vmul.f32	s11, s18, s15
 8002024:	ee3a aa65 	vsub.f32	s20, s20, s11
 8002028:	ee68 5a26 	vmul.f32	s11, s16, s13
 800202c:	ee3a aa25 	vadd.f32	s20, s20, s11
 8002030:	ee26 aa0a 	vmul.f32	s20, s12, s20
 8002034:	ee38 aa8a 	vadd.f32	s20, s17, s20
	q4 = pc + (q1 * gz + pa * gy - pb * gx) * (0.5f * deltat);
 8002038:	ee67 7aa9 	vmul.f32	s15, s15, s19
 800203c:	ee29 9a07 	vmul.f32	s18, s18, s14
 8002040:	ee37 9a89 	vadd.f32	s18, s15, s18
 8002044:	ee68 8aa6 	vmul.f32	s17, s17, s13
 8002048:	ee79 8a68 	vsub.f32	s17, s18, s17
 800204c:	ee66 8a28 	vmul.f32	s17, s12, s17
 8002050:	ee38 8a28 	vadd.f32	s16, s16, s17
	norm = sqrt(q1 * q1 + q2 * q2 + q3 * q3 + q4 * q4);
 8002054:	ee69 7aa9 	vmul.f32	s15, s19, s19
 8002058:	ee2a 7aaa 	vmul.f32	s14, s21, s21
 800205c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002060:	ee2a 7a0a 	vmul.f32	s14, s20, s20
 8002064:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002068:	ee28 7a08 	vmul.f32	s14, s16, s16
 800206c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002070:	ee17 0a90 	vmov	r0, s15
 8002074:	f7fe fa18 	bl	80004a8 <__aeabi_f2d>
 8002078:	ec41 0b10 	vmov	d0, r0, r1
 800207c:	f008 f826 	bl	800a0cc <sqrt>
 8002080:	ec51 0b10 	vmov	r0, r1, d0
 8002084:	f7fe fca2 	bl	80009cc <__aeabi_d2f>
	norm = 1.0f / norm;
 8002088:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800208c:	ee07 0a90 	vmov	s15, r0
 8002090:	eec7 7a27 	vdiv.f32	s15, s14, s15
	q[0] = q1 * norm;
 8002094:	ee69 9aa7 	vmul.f32	s19, s19, s15
 8002098:	4b07      	ldr	r3, [pc, #28]	; (80020b8 <MahonyQuaternionUpdate+0x3c0>)
 800209a:	edc3 9a00 	vstr	s19, [r3]
	q[1] = q2 * norm;
 800209e:	ee6a aaa7 	vmul.f32	s21, s21, s15
 80020a2:	edc3 aa01 	vstr	s21, [r3, #4]
	q[2] = q3 * norm;
 80020a6:	ee2a aa27 	vmul.f32	s20, s20, s15
 80020aa:	ed83 aa02 	vstr	s20, [r3, #8]
	q[3] = q4 * norm;
 80020ae:	ee28 8a27 	vmul.f32	s16, s16, s15
 80020b2:	ed83 8a03 	vstr	s16, [r3, #12]
 80020b6:	e677      	b.n	8001da8 <MahonyQuaternionUpdate+0xb0>
 80020b8:	20000004 	.word	0x20000004
 80020bc:	2000026c 	.word	0x2000026c
 80020c0:	00000000 	.word	0x00000000
 80020c4:	20000268 	.word	0x20000268

080020c8 <calc_RollPitchYaw>:
void calc_RollPitchYaw(int counter_value) {
 80020c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80020cc:	ed2d 8b04 	vpush	{d8-d9}
 80020d0:	b087      	sub	sp, #28
 80020d2:	ee08 0a10 	vmov	s16, r0
	if (readByte(MPU9250_ADDRESS_TX, MPU9250_ADDRESS_RX, INT_STATUS) & 0x01) { // On interrupt, check if data ready interrupt
 80020d6:	223a      	movs	r2, #58	; 0x3a
 80020d8:	21d1      	movs	r1, #209	; 0xd1
 80020da:	20d0      	movs	r0, #208	; 0xd0
 80020dc:	f7fe ff64 	bl	8000fa8 <readByte>
 80020e0:	f010 0f01 	tst.w	r0, #1
 80020e4:	f040 8170 	bne.w	80023c8 <calc_RollPitchYaw+0x300>
	Now = counter_value;
 80020e8:	eef8 7ac8 	vcvt.f32.s32	s15, s16
 80020ec:	4ba0      	ldr	r3, [pc, #640]	; (8002370 <calc_RollPitchYaw+0x2a8>)
 80020ee:	edc3 7a00 	vstr	s15, [r3]
	if(Now - lastUpdate < 0){
 80020f2:	4ba0      	ldr	r3, [pc, #640]	; (8002374 <calc_RollPitchYaw+0x2ac>)
 80020f4:	ed93 7a00 	vldr	s14, [r3]
 80020f8:	ee77 6ac7 	vsub.f32	s13, s15, s14
 80020fc:	eef5 6ac0 	vcmpe.f32	s13, #0.0
 8002100:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002104:	f100 820d 	bmi.w	8002522 <calc_RollPitchYaw+0x45a>
		float32_t result1 = 0;
 8002108:	2500      	movs	r5, #0
 800210a:	ac06      	add	r4, sp, #24
 800210c:	f844 5d0c 	str.w	r5, [r4, #-12]!
		arm_sub_f32(&Now, &lastUpdate, &result1, 1);
 8002110:	2301      	movs	r3, #1
 8002112:	4622      	mov	r2, r4
 8002114:	4997      	ldr	r1, [pc, #604]	; (8002374 <calc_RollPitchYaw+0x2ac>)
 8002116:	4896      	ldr	r0, [pc, #600]	; (8002370 <calc_RollPitchYaw+0x2a8>)
 8002118:	f004 f87e 	bl	8006218 <arm_sub_f32>
		float32_t result2 = 0;
 800211c:	9504      	str	r5, [sp, #16]
		float32_t prescaler = 999;
 800211e:	4b96      	ldr	r3, [pc, #600]	; (8002378 <calc_RollPitchYaw+0x2b0>)
 8002120:	9305      	str	r3, [sp, #20]
		arm_mult_f32(&result1, &prescaler,&result2, 1);
 8002122:	2301      	movs	r3, #1
 8002124:	aa04      	add	r2, sp, #16
 8002126:	a905      	add	r1, sp, #20
 8002128:	4620      	mov	r0, r4
 800212a:	f004 f865 	bl	80061f8 <arm_mult_f32>
		deltat = result2/TIMER_CLK_FREQ;
 800212e:	eddd 6a04 	vldr	s13, [sp, #16]
 8002132:	ed9f 7a92 	vldr	s14, [pc, #584]	; 800237c <calc_RollPitchYaw+0x2b4>
 8002136:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800213a:	4b91      	ldr	r3, [pc, #580]	; (8002380 <calc_RollPitchYaw+0x2b8>)
 800213c:	edc3 7a00 	vstr	s15, [r3]
	lastUpdate = Now;
 8002140:	4b8b      	ldr	r3, [pc, #556]	; (8002370 <calc_RollPitchYaw+0x2a8>)
 8002142:	681a      	ldr	r2, [r3, #0]
 8002144:	4b8b      	ldr	r3, [pc, #556]	; (8002374 <calc_RollPitchYaw+0x2ac>)
 8002146:	601a      	str	r2, [r3, #0]
	sum += deltat;
 8002148:	4e8e      	ldr	r6, [pc, #568]	; (8002384 <calc_RollPitchYaw+0x2bc>)
 800214a:	edd6 7a00 	vldr	s15, [r6]
 800214e:	4b8c      	ldr	r3, [pc, #560]	; (8002380 <calc_RollPitchYaw+0x2b8>)
 8002150:	ed93 7a00 	vldr	s14, [r3]
 8002154:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002158:	edc6 7a00 	vstr	s15, [r6]
	sumCount++;
 800215c:	4d8a      	ldr	r5, [pc, #552]	; (8002388 <calc_RollPitchYaw+0x2c0>)
 800215e:	682b      	ldr	r3, [r5, #0]
 8002160:	3301      	adds	r3, #1
 8002162:	602b      	str	r3, [r5, #0]
	MahonyQuaternionUpdate(ax, ay, az, gx * PI / 180.0, gy * PI / 180.0, gz * PI / 180.0, my, mx, mz);
 8002164:	4b89      	ldr	r3, [pc, #548]	; (800238c <calc_RollPitchYaw+0x2c4>)
 8002166:	edd3 1a00 	vldr	s3, [r3]
 800216a:	eddf 7a89 	vldr	s15, [pc, #548]	; 8002390 <calc_RollPitchYaw+0x2c8>
 800216e:	ee61 1aa7 	vmul.f32	s3, s3, s15
 8002172:	4b88      	ldr	r3, [pc, #544]	; (8002394 <calc_RollPitchYaw+0x2cc>)
 8002174:	ed93 2a00 	vldr	s4, [r3]
 8002178:	ee22 2a27 	vmul.f32	s4, s4, s15
 800217c:	4b86      	ldr	r3, [pc, #536]	; (8002398 <calc_RollPitchYaw+0x2d0>)
 800217e:	edd3 2a00 	vldr	s5, [r3]
 8002182:	ee62 2aa7 	vmul.f32	s5, s5, s15
 8002186:	eddf 7a85 	vldr	s15, [pc, #532]	; 800239c <calc_RollPitchYaw+0x2d4>
 800218a:	4b85      	ldr	r3, [pc, #532]	; (80023a0 <calc_RollPitchYaw+0x2d8>)
 800218c:	ed93 4a00 	vldr	s8, [r3]
 8002190:	4b84      	ldr	r3, [pc, #528]	; (80023a4 <calc_RollPitchYaw+0x2dc>)
 8002192:	edd3 3a00 	vldr	s7, [r3]
 8002196:	4b84      	ldr	r3, [pc, #528]	; (80023a8 <calc_RollPitchYaw+0x2e0>)
 8002198:	ed93 3a00 	vldr	s6, [r3]
 800219c:	eec2 2aa7 	vdiv.f32	s5, s5, s15
 80021a0:	ee82 2a27 	vdiv.f32	s4, s4, s15
 80021a4:	eec1 1aa7 	vdiv.f32	s3, s3, s15
 80021a8:	4b80      	ldr	r3, [pc, #512]	; (80023ac <calc_RollPitchYaw+0x2e4>)
 80021aa:	ed93 1a00 	vldr	s2, [r3]
 80021ae:	4b80      	ldr	r3, [pc, #512]	; (80023b0 <calc_RollPitchYaw+0x2e8>)
 80021b0:	edd3 0a00 	vldr	s1, [r3]
 80021b4:	4b7f      	ldr	r3, [pc, #508]	; (80023b4 <calc_RollPitchYaw+0x2ec>)
 80021b6:	ed93 0a00 	vldr	s0, [r3]
 80021ba:	f7ff fd9d 	bl	8001cf8 <MahonyQuaternionUpdate>
	yaw = atan2(2.0 * (q[1] * q[2] + q[0] * q[3]), q[0] * q[0] + q[1] * q[1] - q[2] * q[2] - q[3] * q[3]);
 80021be:	4c7e      	ldr	r4, [pc, #504]	; (80023b8 <calc_RollPitchYaw+0x2f0>)
 80021c0:	edd4 9a01 	vldr	s19, [r4, #4]
 80021c4:	ed94 9a02 	vldr	s18, [r4, #8]
 80021c8:	ee29 7a89 	vmul.f32	s14, s19, s18
 80021cc:	ed94 8a00 	vldr	s16, [r4]
 80021d0:	edd4 8a03 	vldr	s17, [r4, #12]
 80021d4:	ee68 7a28 	vmul.f32	s15, s16, s17
 80021d8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80021dc:	ee17 0a90 	vmov	r0, s15
 80021e0:	f7fe f962 	bl	80004a8 <__aeabi_f2d>
 80021e4:	4680      	mov	r8, r0
 80021e6:	4689      	mov	r9, r1
 80021e8:	ee28 8a08 	vmul.f32	s16, s16, s16
 80021ec:	ee69 9aa9 	vmul.f32	s19, s19, s19
 80021f0:	ee38 8a29 	vadd.f32	s16, s16, s19
 80021f4:	ee29 9a09 	vmul.f32	s18, s18, s18
 80021f8:	ee38 8a49 	vsub.f32	s16, s16, s18
 80021fc:	ee68 8aa8 	vmul.f32	s17, s17, s17
 8002200:	ee78 7a68 	vsub.f32	s15, s16, s17
 8002204:	ee17 0a90 	vmov	r0, s15
 8002208:	f7fe f94e 	bl	80004a8 <__aeabi_f2d>
 800220c:	4682      	mov	sl, r0
 800220e:	468b      	mov	fp, r1
 8002210:	4642      	mov	r2, r8
 8002212:	464b      	mov	r3, r9
 8002214:	4640      	mov	r0, r8
 8002216:	4649      	mov	r1, r9
 8002218:	f7fd ffe8 	bl	80001ec <__adddf3>
 800221c:	ec4b ab11 	vmov	d1, sl, fp
 8002220:	ec41 0b10 	vmov	d0, r0, r1
 8002224:	f007 fde0 	bl	8009de8 <atan2>
 8002228:	ec51 0b10 	vmov	r0, r1, d0
 800222c:	f7fe fbce 	bl	80009cc <__aeabi_d2f>
 8002230:	4f62      	ldr	r7, [pc, #392]	; (80023bc <calc_RollPitchYaw+0x2f4>)
 8002232:	6038      	str	r0, [r7, #0]
	pitch = -asin(2.0 * (q[1] * q[3] - q[0] * q[2]));
 8002234:	ed94 7a01 	vldr	s14, [r4, #4]
 8002238:	edd4 7a03 	vldr	s15, [r4, #12]
 800223c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002240:	edd4 7a00 	vldr	s15, [r4]
 8002244:	edd4 6a02 	vldr	s13, [r4, #8]
 8002248:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800224c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002250:	ee17 0a90 	vmov	r0, s15
 8002254:	f7fe f928 	bl	80004a8 <__aeabi_f2d>
 8002258:	4602      	mov	r2, r0
 800225a:	460b      	mov	r3, r1
 800225c:	f7fd ffc6 	bl	80001ec <__adddf3>
 8002260:	ec41 0b10 	vmov	d0, r0, r1
 8002264:	f007 fd68 	bl	8009d38 <asin>
 8002268:	ec51 0b10 	vmov	r0, r1, d0
 800226c:	f7fe fbae 	bl	80009cc <__aeabi_d2f>
 8002270:	f8df a150 	ldr.w	sl, [pc, #336]	; 80023c4 <calc_RollPitchYaw+0x2fc>
 8002274:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8002278:	f8ca 0000 	str.w	r0, [sl]
	roll = atan2(2.0 * (q[0] * q[1] + q[2] * q[3]), q[0] * q[0] - q[1] * q[1] - q[2] * q[2] + q[3] * q[3]);
 800227c:	ed94 8a00 	vldr	s16, [r4]
 8002280:	edd4 9a01 	vldr	s19, [r4, #4]
 8002284:	ee28 7a29 	vmul.f32	s14, s16, s19
 8002288:	ed94 9a02 	vldr	s18, [r4, #8]
 800228c:	edd4 8a03 	vldr	s17, [r4, #12]
 8002290:	ee69 7a28 	vmul.f32	s15, s18, s17
 8002294:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002298:	ee17 0a90 	vmov	r0, s15
 800229c:	f7fe f904 	bl	80004a8 <__aeabi_f2d>
 80022a0:	4680      	mov	r8, r0
 80022a2:	4689      	mov	r9, r1
 80022a4:	ee28 8a08 	vmul.f32	s16, s16, s16
 80022a8:	ee69 9aa9 	vmul.f32	s19, s19, s19
 80022ac:	ee38 8a69 	vsub.f32	s16, s16, s19
 80022b0:	ee29 9a09 	vmul.f32	s18, s18, s18
 80022b4:	ee38 8a49 	vsub.f32	s16, s16, s18
 80022b8:	ee68 8aa8 	vmul.f32	s17, s17, s17
 80022bc:	ee78 7a28 	vadd.f32	s15, s16, s17
 80022c0:	ee17 0a90 	vmov	r0, s15
 80022c4:	f7fe f8f0 	bl	80004a8 <__aeabi_f2d>
 80022c8:	ec41 0b18 	vmov	d8, r0, r1
 80022cc:	4642      	mov	r2, r8
 80022ce:	464b      	mov	r3, r9
 80022d0:	4640      	mov	r0, r8
 80022d2:	4649      	mov	r1, r9
 80022d4:	f7fd ff8a 	bl	80001ec <__adddf3>
 80022d8:	eeb0 1a48 	vmov.f32	s2, s16
 80022dc:	eef0 1a68 	vmov.f32	s3, s17
 80022e0:	ec41 0b10 	vmov	d0, r0, r1
 80022e4:	f007 fd80 	bl	8009de8 <atan2>
 80022e8:	ec51 0b10 	vmov	r0, r1, d0
 80022ec:	f7fe fb6e 	bl	80009cc <__aeabi_d2f>
 80022f0:	4604      	mov	r4, r0
	pitch *= 180.0 / PI;
 80022f2:	f8da 0000 	ldr.w	r0, [sl]
 80022f6:	f7fe f8d7 	bl	80004a8 <__aeabi_f2d>
 80022fa:	a319      	add	r3, pc, #100	; (adr r3, 8002360 <calc_RollPitchYaw+0x298>)
 80022fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002300:	f7fe f92a 	bl	8000558 <__aeabi_dmul>
 8002304:	f7fe fb62 	bl	80009cc <__aeabi_d2f>
 8002308:	f8ca 0000 	str.w	r0, [sl]
	yaw *= 180.0 / PI;
 800230c:	6838      	ldr	r0, [r7, #0]
 800230e:	f7fe f8cb 	bl	80004a8 <__aeabi_f2d>
 8002312:	a313      	add	r3, pc, #76	; (adr r3, 8002360 <calc_RollPitchYaw+0x298>)
 8002314:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002318:	f7fe f91e 	bl	8000558 <__aeabi_dmul>
 800231c:	f7fe fb56 	bl	80009cc <__aeabi_d2f>
	yaw -=  -1.1; // CHANGE-> (In Leeds, UK declination = -1.1) ... Declination at Danville, California is 13 degrees 48 minutes and 47 seconds on 2014-04-04 (+13.8)
 8002320:	f7fe f8c2 	bl	80004a8 <__aeabi_f2d>
 8002324:	a310      	add	r3, pc, #64	; (adr r3, 8002368 <calc_RollPitchYaw+0x2a0>)
 8002326:	e9d3 2300 	ldrd	r2, r3, [r3]
 800232a:	f7fd ff5f 	bl	80001ec <__adddf3>
 800232e:	f7fe fb4d 	bl	80009cc <__aeabi_d2f>
 8002332:	6038      	str	r0, [r7, #0]
	roll *= 180.0 / PI;
 8002334:	4620      	mov	r0, r4
 8002336:	f7fe f8b7 	bl	80004a8 <__aeabi_f2d>
 800233a:	a309      	add	r3, pc, #36	; (adr r3, 8002360 <calc_RollPitchYaw+0x298>)
 800233c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002340:	f7fe f90a 	bl	8000558 <__aeabi_dmul>
 8002344:	f7fe fb42 	bl	80009cc <__aeabi_d2f>
 8002348:	4b1d      	ldr	r3, [pc, #116]	; (80023c0 <calc_RollPitchYaw+0x2f8>)
 800234a:	6018      	str	r0, [r3, #0]
	sum = 0;
 800234c:	2300      	movs	r3, #0
 800234e:	6033      	str	r3, [r6, #0]
	sumCount = 0;
 8002350:	2300      	movs	r3, #0
 8002352:	602b      	str	r3, [r5, #0]
}
 8002354:	b007      	add	sp, #28
 8002356:	ecbd 8b04 	vpop	{d8-d9}
 800235a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800235e:	bf00      	nop
 8002360:	0d03cf26 	.word	0x0d03cf26
 8002364:	404ca5dc 	.word	0x404ca5dc
 8002368:	9999999a 	.word	0x9999999a
 800236c:	3ff19999 	.word	0x3ff19999
 8002370:	20000258 	.word	0x20000258
 8002374:	20000284 	.word	0x20000284
 8002378:	4479c000 	.word	0x4479c000
 800237c:	4cbebc20 	.word	0x4cbebc20
 8002380:	20000268 	.word	0x20000268
 8002384:	200002a0 	.word	0x200002a0
 8002388:	200002a4 	.word	0x200002a4
 800238c:	20000478 	.word	0x20000478
 8002390:	40490fdb 	.word	0x40490fdb
 8002394:	20000430 	.word	0x20000430
 8002398:	20000454 	.word	0x20000454
 800239c:	43340000 	.word	0x43340000
 80023a0:	2000045c 	.word	0x2000045c
 80023a4:	20000480 	.word	0x20000480
 80023a8:	20000444 	.word	0x20000444
 80023ac:	20000434 	.word	0x20000434
 80023b0:	2000047c 	.word	0x2000047c
 80023b4:	20000448 	.word	0x20000448
 80023b8:	20000004 	.word	0x20000004
 80023bc:	20000460 	.word	0x20000460
 80023c0:	20000470 	.word	0x20000470
 80023c4:	2000046c 	.word	0x2000046c
		readAccelData(accelCount);  // Read the x/y/z adc values
 80023c8:	4c6f      	ldr	r4, [pc, #444]	; (8002588 <calc_RollPitchYaw+0x4c0>)
 80023ca:	4620      	mov	r0, r4
 80023cc:	f7fe feb4 	bl	8001138 <readAccelData>
		ax = (float) accelCount[0] * aRes - accelBias[0]; // get actual g value, this depends on scale being set
 80023d0:	f9b4 3000 	ldrsh.w	r3, [r4]
 80023d4:	ee07 3a10 	vmov	s14, r3
 80023d8:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80023dc:	4b6b      	ldr	r3, [pc, #428]	; (800258c <calc_RollPitchYaw+0x4c4>)
 80023de:	edd3 7a00 	vldr	s15, [r3]
 80023e2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80023e6:	4b6a      	ldr	r3, [pc, #424]	; (8002590 <calc_RollPitchYaw+0x4c8>)
 80023e8:	edd3 6a00 	vldr	s13, [r3]
 80023ec:	ee37 7a66 	vsub.f32	s14, s14, s13
 80023f0:	4a68      	ldr	r2, [pc, #416]	; (8002594 <calc_RollPitchYaw+0x4cc>)
 80023f2:	ed82 7a00 	vstr	s14, [r2]
		ay = (float) accelCount[1] * aRes - accelBias[1];
 80023f6:	f9b4 2002 	ldrsh.w	r2, [r4, #2]
 80023fa:	ee07 2a10 	vmov	s14, r2
 80023fe:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8002402:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002406:	edd3 6a01 	vldr	s13, [r3, #4]
 800240a:	ee37 7a66 	vsub.f32	s14, s14, s13
 800240e:	4a62      	ldr	r2, [pc, #392]	; (8002598 <calc_RollPitchYaw+0x4d0>)
 8002410:	ed82 7a00 	vstr	s14, [r2]
		az = (float) accelCount[2] * aRes - accelBias[2];
 8002414:	f9b4 2004 	ldrsh.w	r2, [r4, #4]
 8002418:	ee07 2a10 	vmov	s14, r2
 800241c:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8002420:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002424:	ed93 7a02 	vldr	s14, [r3, #8]
 8002428:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800242c:	4b5b      	ldr	r3, [pc, #364]	; (800259c <calc_RollPitchYaw+0x4d4>)
 800242e:	edc3 7a00 	vstr	s15, [r3]
		readGyroData(gyroCount);  // Read the x/y/z adc values
 8002432:	4c5b      	ldr	r4, [pc, #364]	; (80025a0 <calc_RollPitchYaw+0x4d8>)
 8002434:	4620      	mov	r0, r4
 8002436:	f7fe fea1 	bl	800117c <readGyroData>
		gx = (float) gyroCount[0] * gRes - gyroBias[0]; // get actual gyro value, this depends on scale being set
 800243a:	f9b4 3000 	ldrsh.w	r3, [r4]
 800243e:	ee07 3a10 	vmov	s14, r3
 8002442:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8002446:	4b57      	ldr	r3, [pc, #348]	; (80025a4 <calc_RollPitchYaw+0x4dc>)
 8002448:	edd3 7a00 	vldr	s15, [r3]
 800244c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002450:	4b55      	ldr	r3, [pc, #340]	; (80025a8 <calc_RollPitchYaw+0x4e0>)
 8002452:	edd3 6a00 	vldr	s13, [r3]
 8002456:	ee37 7a66 	vsub.f32	s14, s14, s13
 800245a:	4a54      	ldr	r2, [pc, #336]	; (80025ac <calc_RollPitchYaw+0x4e4>)
 800245c:	ed82 7a00 	vstr	s14, [r2]
		gy = (float) gyroCount[1] * gRes - gyroBias[1];
 8002460:	f9b4 2002 	ldrsh.w	r2, [r4, #2]
 8002464:	ee07 2a10 	vmov	s14, r2
 8002468:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800246c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002470:	edd3 6a01 	vldr	s13, [r3, #4]
 8002474:	ee37 7a66 	vsub.f32	s14, s14, s13
 8002478:	4a4d      	ldr	r2, [pc, #308]	; (80025b0 <calc_RollPitchYaw+0x4e8>)
 800247a:	ed82 7a00 	vstr	s14, [r2]
		gz = (float) gyroCount[2] * gRes - gyroBias[2];
 800247e:	f9b4 2004 	ldrsh.w	r2, [r4, #4]
 8002482:	ee07 2a10 	vmov	s14, r2
 8002486:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800248a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800248e:	ed93 7a02 	vldr	s14, [r3, #8]
 8002492:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002496:	4b47      	ldr	r3, [pc, #284]	; (80025b4 <calc_RollPitchYaw+0x4ec>)
 8002498:	edc3 7a00 	vstr	s15, [r3]
		readMagData(magCount);  // Read the x/y/z adc values
 800249c:	4c46      	ldr	r4, [pc, #280]	; (80025b8 <calc_RollPitchYaw+0x4f0>)
 800249e:	4620      	mov	r0, r4
 80024a0:	f7fe fe8e 	bl	80011c0 <readMagData>
		mx = (float) magCount[0] * mRes * magCalibration[0] - magbias[0]; // get actual magnetometer value, this depends on scale being set
 80024a4:	f9b4 3000 	ldrsh.w	r3, [r4]
 80024a8:	ee07 3a10 	vmov	s14, r3
 80024ac:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80024b0:	4b42      	ldr	r3, [pc, #264]	; (80025bc <calc_RollPitchYaw+0x4f4>)
 80024b2:	edd3 7a00 	vldr	s15, [r3]
 80024b6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80024ba:	4a41      	ldr	r2, [pc, #260]	; (80025c0 <calc_RollPitchYaw+0x4f8>)
 80024bc:	edd2 6a00 	vldr	s13, [r2]
 80024c0:	ee27 7a26 	vmul.f32	s14, s14, s13
 80024c4:	4b3f      	ldr	r3, [pc, #252]	; (80025c4 <calc_RollPitchYaw+0x4fc>)
 80024c6:	edd3 6a00 	vldr	s13, [r3]
 80024ca:	ee37 7a66 	vsub.f32	s14, s14, s13
 80024ce:	493e      	ldr	r1, [pc, #248]	; (80025c8 <calc_RollPitchYaw+0x500>)
 80024d0:	ed81 7a00 	vstr	s14, [r1]
		my = (float) magCount[1] * mRes * magCalibration[1] - magbias[1];
 80024d4:	f9b4 1002 	ldrsh.w	r1, [r4, #2]
 80024d8:	ee07 1a10 	vmov	s14, r1
 80024dc:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80024e0:	ee27 7a87 	vmul.f32	s14, s15, s14
 80024e4:	edd2 6a01 	vldr	s13, [r2, #4]
 80024e8:	ee27 7a26 	vmul.f32	s14, s14, s13
 80024ec:	edd3 6a01 	vldr	s13, [r3, #4]
 80024f0:	ee37 7a66 	vsub.f32	s14, s14, s13
 80024f4:	4935      	ldr	r1, [pc, #212]	; (80025cc <calc_RollPitchYaw+0x504>)
 80024f6:	ed81 7a00 	vstr	s14, [r1]
		mz = (float) magCount[2] * mRes * magCalibration[2] - magbias[2];
 80024fa:	f9b4 1004 	ldrsh.w	r1, [r4, #4]
 80024fe:	ee07 1a10 	vmov	s14, r1
 8002502:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8002506:	ee67 7a87 	vmul.f32	s15, s15, s14
 800250a:	ed92 7a02 	vldr	s14, [r2, #8]
 800250e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002512:	ed93 7a02 	vldr	s14, [r3, #8]
 8002516:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800251a:	4b2d      	ldr	r3, [pc, #180]	; (80025d0 <calc_RollPitchYaw+0x508>)
 800251c:	edc3 7a00 	vstr	s15, [r3]
 8002520:	e5e2      	b.n	80020e8 <calc_RollPitchYaw+0x20>
		deltat = (float) (((65535-lastUpdate)+Now) * (1 / (TIMER_CLK_FREQ / 2000.0f)));
 8002522:	eddf 6a2c 	vldr	s13, [pc, #176]	; 80025d4 <calc_RollPitchYaw+0x50c>
 8002526:	ee36 7ac7 	vsub.f32	s14, s13, s14
 800252a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800252e:	ed9f 7a2a 	vldr	s14, [pc, #168]	; 80025d8 <calc_RollPitchYaw+0x510>
 8002532:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002536:	4e29      	ldr	r6, [pc, #164]	; (80025dc <calc_RollPitchYaw+0x514>)
 8002538:	edc6 7a00 	vstr	s15, [r6]
		float32_t timer_load = 65535;
 800253c:	edcd 6a01 	vstr	s13, [sp, #4]
		float32_t time_difference = 0;
 8002540:	2700      	movs	r7, #0
 8002542:	ad06      	add	r5, sp, #24
 8002544:	f845 7d10 	str.w	r7, [r5, #-16]!
		arm_sub_f32(&timer_load, &lastUpdate, &time_difference, 1);
 8002548:	2301      	movs	r3, #1
 800254a:	462a      	mov	r2, r5
 800254c:	4924      	ldr	r1, [pc, #144]	; (80025e0 <calc_RollPitchYaw+0x518>)
 800254e:	a801      	add	r0, sp, #4
 8002550:	f003 fe62 	bl	8006218 <arm_sub_f32>
		float32_t time_diff_plus_now = 0;
 8002554:	ac06      	add	r4, sp, #24
 8002556:	f844 7d0c 	str.w	r7, [r4, #-12]!
		arm_add_f32(&time_difference, &Now, &time_diff_plus_now, 1);
 800255a:	2301      	movs	r3, #1
 800255c:	4622      	mov	r2, r4
 800255e:	4921      	ldr	r1, [pc, #132]	; (80025e4 <calc_RollPitchYaw+0x51c>)
 8002560:	4628      	mov	r0, r5
 8002562:	f003 fe39 	bl	80061d8 <arm_add_f32>
		float32_t prescaler = 999;
 8002566:	4b20      	ldr	r3, [pc, #128]	; (80025e8 <calc_RollPitchYaw+0x520>)
 8002568:	9305      	str	r3, [sp, #20]
		arm_mult_f32(&prescaler, &time_diff_plus_now, &top, 1);
 800256a:	2301      	movs	r3, #1
 800256c:	aa04      	add	r2, sp, #16
 800256e:	4621      	mov	r1, r4
 8002570:	a805      	add	r0, sp, #20
 8002572:	f003 fe41 	bl	80061f8 <arm_mult_f32>
		deltat = top/TIMER_CLK_FREQ;
 8002576:	eddd 6a04 	vldr	s13, [sp, #16]
 800257a:	ed9f 7a1c 	vldr	s14, [pc, #112]	; 80025ec <calc_RollPitchYaw+0x524>
 800257e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002582:	edc6 7a00 	vstr	s15, [r6]
 8002586:	e5db      	b.n	8002140 <calc_RollPitchYaw+0x78>
 8002588:	200003bc 	.word	0x200003bc
 800258c:	2000044c 	.word	0x2000044c
 8002590:	2000025c 	.word	0x2000025c
 8002594:	20000448 	.word	0x20000448
 8002598:	2000047c 	.word	0x2000047c
 800259c:	20000434 	.word	0x20000434
 80025a0:	2000043c 	.word	0x2000043c
 80025a4:	20000458 	.word	0x20000458
 80025a8:	20000278 	.word	0x20000278
 80025ac:	20000478 	.word	0x20000478
 80025b0:	20000430 	.word	0x20000430
 80025b4:	20000454 	.word	0x20000454
 80025b8:	20000464 	.word	0x20000464
 80025bc:	20000474 	.word	0x20000474
 80025c0:	20000288 	.word	0x20000288
 80025c4:	20000294 	.word	0x20000294
 80025c8:	20000480 	.word	0x20000480
 80025cc:	20000444 	.word	0x20000444
 80025d0:	2000045c 	.word	0x2000045c
 80025d4:	477fff00 	.word	0x477fff00
 80025d8:	37a7c5ac 	.word	0x37a7c5ac
 80025dc:	20000268 	.word	0x20000268
 80025e0:	20000284 	.word	0x20000284
 80025e4:	20000258 	.word	0x20000258
 80025e8:	4479c000 	.word	0x4479c000
 80025ec:	4cbebc20 	.word	0x4cbebc20

080025f0 <NRF24_DelayMicroSeconds>:
static UART_HandleTypeDef nrf24_huart;

//**** Functions prototypes ****//
//Microsecond delay function
void NRF24_DelayMicroSeconds(uint32_t uSec)
{
 80025f0:	b508      	push	{r3, lr}
//	uint32_t uSecVar = uSec;
//	uSecVar = uSecVar* ((SystemCoreClock/1000000)/3);
//	while(uSecVar--);
	DWT_Delay(uSec);
 80025f2:	f000 ff59 	bl	80034a8 <DWT_Delay>
}
 80025f6:	bd08      	pop	{r3, pc}

080025f8 <NRF24_csn>:

//1. Chip Select function
void NRF24_csn(int state)
{
 80025f8:	b508      	push	{r3, lr}
	if(state) HAL_GPIO_WritePin(nrf24_PORT, nrf24_CSN_PIN, GPIO_PIN_SET);
 80025fa:	b938      	cbnz	r0, 800260c <NRF24_csn+0x14>
	else HAL_GPIO_WritePin(nrf24_PORT, nrf24_CSN_PIN, GPIO_PIN_RESET);
 80025fc:	2200      	movs	r2, #0
 80025fe:	4b07      	ldr	r3, [pc, #28]	; (800261c <NRF24_csn+0x24>)
 8002600:	8819      	ldrh	r1, [r3, #0]
 8002602:	4b07      	ldr	r3, [pc, #28]	; (8002620 <NRF24_csn+0x28>)
 8002604:	6818      	ldr	r0, [r3, #0]
 8002606:	f001 fa9f 	bl	8003b48 <HAL_GPIO_WritePin>
}
 800260a:	bd08      	pop	{r3, pc}
	if(state) HAL_GPIO_WritePin(nrf24_PORT, nrf24_CSN_PIN, GPIO_PIN_SET);
 800260c:	2201      	movs	r2, #1
 800260e:	4b03      	ldr	r3, [pc, #12]	; (800261c <NRF24_csn+0x24>)
 8002610:	8819      	ldrh	r1, [r3, #0]
 8002612:	4b03      	ldr	r3, [pc, #12]	; (8002620 <NRF24_csn+0x28>)
 8002614:	6818      	ldr	r0, [r3, #0]
 8002616:	f001 fa97 	bl	8003b48 <HAL_GPIO_WritePin>
 800261a:	e7f6      	b.n	800260a <NRF24_csn+0x12>
 800261c:	200002aa 	.word	0x200002aa
 8002620:	200002ac 	.word	0x200002ac

08002624 <NRF24_ce>:
//2. Chip Enable
void NRF24_ce(int state)
{
 8002624:	b508      	push	{r3, lr}
	if(state) HAL_GPIO_WritePin(nrf24_PORT, nrf24_CE_PIN, GPIO_PIN_SET);
 8002626:	b938      	cbnz	r0, 8002638 <NRF24_ce+0x14>
	else HAL_GPIO_WritePin(nrf24_PORT, nrf24_CE_PIN, GPIO_PIN_RESET);
 8002628:	2200      	movs	r2, #0
 800262a:	4b07      	ldr	r3, [pc, #28]	; (8002648 <NRF24_ce+0x24>)
 800262c:	8819      	ldrh	r1, [r3, #0]
 800262e:	4b07      	ldr	r3, [pc, #28]	; (800264c <NRF24_ce+0x28>)
 8002630:	6818      	ldr	r0, [r3, #0]
 8002632:	f001 fa89 	bl	8003b48 <HAL_GPIO_WritePin>
}
 8002636:	bd08      	pop	{r3, pc}
	if(state) HAL_GPIO_WritePin(nrf24_PORT, nrf24_CE_PIN, GPIO_PIN_SET);
 8002638:	2201      	movs	r2, #1
 800263a:	4b03      	ldr	r3, [pc, #12]	; (8002648 <NRF24_ce+0x24>)
 800263c:	8819      	ldrh	r1, [r3, #0]
 800263e:	4b03      	ldr	r3, [pc, #12]	; (800264c <NRF24_ce+0x28>)
 8002640:	6818      	ldr	r0, [r3, #0]
 8002642:	f001 fa81 	bl	8003b48 <HAL_GPIO_WritePin>
 8002646:	e7f6      	b.n	8002636 <NRF24_ce+0x12>
 8002648:	200002a8 	.word	0x200002a8
 800264c:	200002ac 	.word	0x200002ac

08002650 <NRF24_read_register>:
//3. Read single byte from a register
uint8_t NRF24_read_register(uint8_t reg)
{
 8002650:	b510      	push	{r4, lr}
 8002652:	b082      	sub	sp, #8
 8002654:	4604      	mov	r4, r0
	uint8_t spiBuf[3];
	uint8_t retData;
	//Put CSN low
	NRF24_csn(0);
 8002656:	2000      	movs	r0, #0
 8002658:	f7ff ffce 	bl	80025f8 <NRF24_csn>
	//Transmit register address
	spiBuf[0] = reg&0x1F;
 800265c:	f004 041f 	and.w	r4, r4, #31
 8002660:	a902      	add	r1, sp, #8
 8002662:	f801 4d04 	strb.w	r4, [r1, #-4]!
	HAL_SPI_Transmit(&nrf24_hspi, spiBuf, 1, 100);
 8002666:	4c0a      	ldr	r4, [pc, #40]	; (8002690 <NRF24_read_register+0x40>)
 8002668:	2364      	movs	r3, #100	; 0x64
 800266a:	2201      	movs	r2, #1
 800266c:	4620      	mov	r0, r4
 800266e:	f002 fc53 	bl	8004f18 <HAL_SPI_Transmit>
	//Receive data
	HAL_SPI_Receive(&nrf24_hspi, &spiBuf[1], 1, 100);
 8002672:	2364      	movs	r3, #100	; 0x64
 8002674:	2201      	movs	r2, #1
 8002676:	f10d 0105 	add.w	r1, sp, #5
 800267a:	4620      	mov	r0, r4
 800267c:	f002 fe30 	bl	80052e0 <HAL_SPI_Receive>
	retData = spiBuf[1];
 8002680:	f89d 4005 	ldrb.w	r4, [sp, #5]
	//Bring CSN high
	NRF24_csn(1);
 8002684:	2001      	movs	r0, #1
 8002686:	f7ff ffb7 	bl	80025f8 <NRF24_csn>
	return retData;
}
 800268a:	4620      	mov	r0, r4
 800268c:	b002      	add	sp, #8
 800268e:	bd10      	pop	{r4, pc}
 8002690:	200002b0 	.word	0x200002b0

08002694 <NRF24_read_registerN>:
//4. Read multiple bytes register
void NRF24_read_registerN(uint8_t reg, uint8_t *buf, uint8_t len)
{
 8002694:	b570      	push	{r4, r5, r6, lr}
 8002696:	b082      	sub	sp, #8
 8002698:	4604      	mov	r4, r0
 800269a:	460d      	mov	r5, r1
 800269c:	4616      	mov	r6, r2
	uint8_t spiBuf[3];
	//Put CSN low
	NRF24_csn(0);
 800269e:	2000      	movs	r0, #0
 80026a0:	f7ff ffaa 	bl	80025f8 <NRF24_csn>
	//Transmit register address
	spiBuf[0] = reg&0x1F;
 80026a4:	f004 041f 	and.w	r4, r4, #31
 80026a8:	a902      	add	r1, sp, #8
 80026aa:	f801 4d04 	strb.w	r4, [r1, #-4]!
	//spiStatus = NRF24_SPI_Write(spiBuf, 1);
	HAL_SPI_Transmit(&nrf24_hspi, spiBuf, 1, 100);
 80026ae:	4c08      	ldr	r4, [pc, #32]	; (80026d0 <NRF24_read_registerN+0x3c>)
 80026b0:	2364      	movs	r3, #100	; 0x64
 80026b2:	2201      	movs	r2, #1
 80026b4:	4620      	mov	r0, r4
 80026b6:	f002 fc2f 	bl	8004f18 <HAL_SPI_Transmit>
	//Receive data
	HAL_SPI_Receive(&nrf24_hspi, buf, len, 100);
 80026ba:	2364      	movs	r3, #100	; 0x64
 80026bc:	4632      	mov	r2, r6
 80026be:	4629      	mov	r1, r5
 80026c0:	4620      	mov	r0, r4
 80026c2:	f002 fe0d 	bl	80052e0 <HAL_SPI_Receive>
	//Bring CSN high
	NRF24_csn(1);
 80026c6:	2001      	movs	r0, #1
 80026c8:	f7ff ff96 	bl	80025f8 <NRF24_csn>
}
 80026cc:	b002      	add	sp, #8
 80026ce:	bd70      	pop	{r4, r5, r6, pc}
 80026d0:	200002b0 	.word	0x200002b0

080026d4 <NRF24_write_register>:
//5. Write single byte register
void NRF24_write_register(uint8_t reg, uint8_t value)
{
 80026d4:	b530      	push	{r4, r5, lr}
 80026d6:	b083      	sub	sp, #12
 80026d8:	4604      	mov	r4, r0
 80026da:	460d      	mov	r5, r1
	uint8_t spiBuf[3];
	//Put CSN low
	NRF24_csn(0);
 80026dc:	2000      	movs	r0, #0
 80026de:	f7ff ff8b 	bl	80025f8 <NRF24_csn>
	//Transmit register address and data
	spiBuf[0] = reg|0x20;
 80026e2:	f044 0420 	orr.w	r4, r4, #32
 80026e6:	f88d 4004 	strb.w	r4, [sp, #4]
	spiBuf[1] = value;
 80026ea:	f88d 5005 	strb.w	r5, [sp, #5]
	HAL_SPI_Transmit(&nrf24_hspi, spiBuf, 2, 100);
 80026ee:	2364      	movs	r3, #100	; 0x64
 80026f0:	2202      	movs	r2, #2
 80026f2:	a901      	add	r1, sp, #4
 80026f4:	4803      	ldr	r0, [pc, #12]	; (8002704 <NRF24_write_register+0x30>)
 80026f6:	f002 fc0f 	bl	8004f18 <HAL_SPI_Transmit>
	//Bring CSN high
	NRF24_csn(1);
 80026fa:	2001      	movs	r0, #1
 80026fc:	f7ff ff7c 	bl	80025f8 <NRF24_csn>
}
 8002700:	b003      	add	sp, #12
 8002702:	bd30      	pop	{r4, r5, pc}
 8002704:	200002b0 	.word	0x200002b0

08002708 <NRF24_write_registerN>:
//6. Write multipl bytes register
void NRF24_write_registerN(uint8_t reg, const uint8_t* buf, uint8_t len)
{
 8002708:	b570      	push	{r4, r5, r6, lr}
 800270a:	b082      	sub	sp, #8
 800270c:	4604      	mov	r4, r0
 800270e:	460d      	mov	r5, r1
 8002710:	4616      	mov	r6, r2
	uint8_t spiBuf[3];
	//Put CSN low
	NRF24_csn(0);
 8002712:	2000      	movs	r0, #0
 8002714:	f7ff ff70 	bl	80025f8 <NRF24_csn>
	//Transmit register address and data
	spiBuf[0] = reg|0x20;
 8002718:	f044 0420 	orr.w	r4, r4, #32
 800271c:	a902      	add	r1, sp, #8
 800271e:	f801 4d04 	strb.w	r4, [r1, #-4]!
	HAL_SPI_Transmit(&nrf24_hspi, spiBuf, 1, 100);
 8002722:	4c08      	ldr	r4, [pc, #32]	; (8002744 <NRF24_write_registerN+0x3c>)
 8002724:	2364      	movs	r3, #100	; 0x64
 8002726:	2201      	movs	r2, #1
 8002728:	4620      	mov	r0, r4
 800272a:	f002 fbf5 	bl	8004f18 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&nrf24_hspi, (uint8_t*)buf, len, 100);
 800272e:	2364      	movs	r3, #100	; 0x64
 8002730:	4632      	mov	r2, r6
 8002732:	4629      	mov	r1, r5
 8002734:	4620      	mov	r0, r4
 8002736:	f002 fbef 	bl	8004f18 <HAL_SPI_Transmit>
	//Bring CSN high
	NRF24_csn(1);
 800273a:	2001      	movs	r0, #1
 800273c:	f7ff ff5c 	bl	80025f8 <NRF24_csn>
}
 8002740:	b002      	add	sp, #8
 8002742:	bd70      	pop	{r4, r5, r6, pc}
 8002744:	200002b0 	.word	0x200002b0

08002748 <NRF24_flush_tx>:
	NRF24_csn(1);
}

//9. Flush Tx buffer
void NRF24_flush_tx(void)
{
 8002748:	b508      	push	{r3, lr}
	NRF24_write_register(CMD_FLUSH_TX, 0xFF);
 800274a:	21ff      	movs	r1, #255	; 0xff
 800274c:	20e1      	movs	r0, #225	; 0xe1
 800274e:	f7ff ffc1 	bl	80026d4 <NRF24_write_register>
}
 8002752:	bd08      	pop	{r3, pc}

08002754 <NRF24_flush_rx>:
//10. Flush Rx buffer
void NRF24_flush_rx(void)
{
 8002754:	b508      	push	{r3, lr}
	NRF24_write_register(CMD_FLUSH_RX, 0xFF);
 8002756:	21ff      	movs	r1, #255	; 0xff
 8002758:	20e2      	movs	r0, #226	; 0xe2
 800275a:	f7ff ffbb 	bl	80026d4 <NRF24_write_register>
}
 800275e:	bd08      	pop	{r3, pc}

08002760 <NRF24_get_status>:
//11. Get status register value
uint8_t NRF24_get_status(void)
{
 8002760:	b508      	push	{r3, lr}
	uint8_t statReg;
	statReg = NRF24_read_register(REG_STATUS);
 8002762:	2007      	movs	r0, #7
 8002764:	f7ff ff74 	bl	8002650 <NRF24_read_register>
	return statReg;
}
 8002768:	bd08      	pop	{r3, pc}
	...

0800276c <NRF24_startListening>:
	NRF24_powerDown();
	
}
//13. Listen on open pipes for reading (Must call NRF24_openReadingPipe() first)
void NRF24_startListening(void)
{
 800276c:	b508      	push	{r3, lr}
	//Power up and set to RX mode
	NRF24_write_register(REG_CONFIG, NRF24_read_register(REG_CONFIG) | (1UL<<1) |(1UL <<0));
 800276e:	2000      	movs	r0, #0
 8002770:	f7ff ff6e 	bl	8002650 <NRF24_read_register>
 8002774:	f040 0103 	orr.w	r1, r0, #3
 8002778:	b2c9      	uxtb	r1, r1
 800277a:	2000      	movs	r0, #0
 800277c:	f7ff ffaa 	bl	80026d4 <NRF24_write_register>
	//Restore pipe 0 address if exists
	if(pipe0_reading_address)
 8002780:	4b0a      	ldr	r3, [pc, #40]	; (80027ac <NRF24_startListening+0x40>)
 8002782:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002786:	4313      	orrs	r3, r2
 8002788:	d10a      	bne.n	80027a0 <NRF24_startListening+0x34>
		NRF24_write_registerN(REG_RX_ADDR_P0, (uint8_t *)(&pipe0_reading_address), 5);
	
	//Flush buffers
	NRF24_flush_tx();
 800278a:	f7ff ffdd 	bl	8002748 <NRF24_flush_tx>
	NRF24_flush_rx();
 800278e:	f7ff ffe1 	bl	8002754 <NRF24_flush_rx>
	//Set CE HIGH to start listenning
	NRF24_ce(1);
 8002792:	2001      	movs	r0, #1
 8002794:	f7ff ff46 	bl	8002624 <NRF24_ce>
	//Wait for 130 uSec for the radio to come on
	NRF24_DelayMicroSeconds(150);
 8002798:	2096      	movs	r0, #150	; 0x96
 800279a:	f7ff ff29 	bl	80025f0 <NRF24_DelayMicroSeconds>
}
 800279e:	bd08      	pop	{r3, pc}
		NRF24_write_registerN(REG_RX_ADDR_P0, (uint8_t *)(&pipe0_reading_address), 5);
 80027a0:	2205      	movs	r2, #5
 80027a2:	4902      	ldr	r1, [pc, #8]	; (80027ac <NRF24_startListening+0x40>)
 80027a4:	200a      	movs	r0, #10
 80027a6:	f7ff ffaf 	bl	8002708 <NRF24_write_registerN>
 80027aa:	e7ee      	b.n	800278a <NRF24_startListening+0x1e>
 80027ac:	20000350 	.word	0x20000350

080027b0 <NRF24_openReadingPipe>:
	const uint8_t max_payload_size = 32;
  NRF24_write_register(REG_RX_PW_P0,MIN(payload_size,max_payload_size));
}
//19. Open reading pipe
void NRF24_openReadingPipe(uint8_t number, uint64_t address)
{
 80027b0:	b510      	push	{r4, lr}
 80027b2:	b082      	sub	sp, #8
 80027b4:	e9cd 2300 	strd	r2, r3, [sp]
	if (number == 0)
 80027b8:	4604      	mov	r4, r0
 80027ba:	b920      	cbnz	r0, 80027c6 <NRF24_openReadingPipe+0x16>
    pipe0_reading_address = address;
 80027bc:	4b14      	ldr	r3, [pc, #80]	; (8002810 <NRF24_openReadingPipe+0x60>)
 80027be:	e9dd 0100 	ldrd	r0, r1, [sp]
 80027c2:	e9c3 0100 	strd	r0, r1, [r3]
	
	if(number <= 6)
 80027c6:	2c06      	cmp	r4, #6
 80027c8:	d818      	bhi.n	80027fc <NRF24_openReadingPipe+0x4c>
	{
		if(number < 2)
 80027ca:	2c01      	cmp	r4, #1
 80027cc:	d918      	bls.n	8002800 <NRF24_openReadingPipe+0x50>
			//Address width is 5 bytes
			NRF24_write_registerN(NRF24_ADDR_REGS[number], (uint8_t *)(&address), 5);
		}
		else
		{
			NRF24_write_registerN(NRF24_ADDR_REGS[number], (uint8_t *)(&address), 1);
 80027ce:	2201      	movs	r2, #1
 80027d0:	4669      	mov	r1, sp
 80027d2:	4b10      	ldr	r3, [pc, #64]	; (8002814 <NRF24_openReadingPipe+0x64>)
 80027d4:	5d18      	ldrb	r0, [r3, r4]
 80027d6:	f7ff ff97 	bl	8002708 <NRF24_write_registerN>
		}
		//Write payload size
		NRF24_write_register(RF24_RX_PW_PIPE[number],payload_size);
 80027da:	4b0f      	ldr	r3, [pc, #60]	; (8002818 <NRF24_openReadingPipe+0x68>)
 80027dc:	7819      	ldrb	r1, [r3, #0]
 80027de:	4b0f      	ldr	r3, [pc, #60]	; (800281c <NRF24_openReadingPipe+0x6c>)
 80027e0:	5d18      	ldrb	r0, [r3, r4]
 80027e2:	f7ff ff77 	bl	80026d4 <NRF24_write_register>
		//Enable pipe
		NRF24_write_register(REG_EN_RXADDR, NRF24_read_register(REG_EN_RXADDR) | _BV(number));
 80027e6:	2002      	movs	r0, #2
 80027e8:	f7ff ff32 	bl	8002650 <NRF24_read_register>
 80027ec:	b240      	sxtb	r0, r0
 80027ee:	2101      	movs	r1, #1
 80027f0:	40a1      	lsls	r1, r4
 80027f2:	4301      	orrs	r1, r0
 80027f4:	b2c9      	uxtb	r1, r1
 80027f6:	2002      	movs	r0, #2
 80027f8:	f7ff ff6c 	bl	80026d4 <NRF24_write_register>
	}
	
}
 80027fc:	b002      	add	sp, #8
 80027fe:	bd10      	pop	{r4, pc}
			NRF24_write_registerN(NRF24_ADDR_REGS[number], (uint8_t *)(&address), 5);
 8002800:	2205      	movs	r2, #5
 8002802:	4669      	mov	r1, sp
 8002804:	4b03      	ldr	r3, [pc, #12]	; (8002814 <NRF24_openReadingPipe+0x64>)
 8002806:	5d18      	ldrb	r0, [r3, r4]
 8002808:	f7ff ff7e 	bl	8002708 <NRF24_write_registerN>
 800280c:	e7e5      	b.n	80027da <NRF24_openReadingPipe+0x2a>
 800280e:	bf00      	nop
 8002810:	20000350 	.word	0x20000350
 8002814:	0800bb20 	.word	0x0800bb20
 8002818:	20000348 	.word	0x20000348
 800281c:	0800bb28 	.word	0x0800bb28

08002820 <NRF24_setRetries>:
//20 set transmit retries (rf24_Retries_e) and delay
void NRF24_setRetries(uint8_t delay, uint8_t count)
{
 8002820:	b508      	push	{r3, lr}
	NRF24_write_register(REG_SETUP_RETR,(delay&0xf)<<BIT_ARD | (count&0xf)<<BIT_ARC);
 8002822:	f001 010f 	and.w	r1, r1, #15
 8002826:	ea41 1100 	orr.w	r1, r1, r0, lsl #4
 800282a:	b2c9      	uxtb	r1, r1
 800282c:	2004      	movs	r0, #4
 800282e:	f7ff ff51 	bl	80026d4 <NRF24_write_register>
}
 8002832:	bd08      	pop	{r3, pc}

08002834 <NRF24_setChannel>:

//21. Set RF channel frequency
void NRF24_setChannel(uint8_t channel)
{
 8002834:	b508      	push	{r3, lr}
	const uint8_t max_channel = 127;
  NRF24_write_register(REG_RF_CH,MIN(channel,max_channel));
 8002836:	4601      	mov	r1, r0
 8002838:	287f      	cmp	r0, #127	; 0x7f
 800283a:	bf28      	it	cs
 800283c:	217f      	movcs	r1, #127	; 0x7f
 800283e:	2005      	movs	r0, #5
 8002840:	f7ff ff48 	bl	80026d4 <NRF24_write_register>
}
 8002844:	bd08      	pop	{r3, pc}
	...

08002848 <NRF24_setPayloadSize>:
//22. Set payload size
void NRF24_setPayloadSize(uint8_t size)
{
	const uint8_t max_payload_size = 32;
  payload_size = MIN(size,max_payload_size);
 8002848:	2820      	cmp	r0, #32
 800284a:	bf28      	it	cs
 800284c:	2020      	movcs	r0, #32
 800284e:	4b01      	ldr	r3, [pc, #4]	; (8002854 <NRF24_setPayloadSize+0xc>)
 8002850:	7018      	strb	r0, [r3, #0]
}
 8002852:	4770      	bx	lr
 8002854:	20000348 	.word	0x20000348

08002858 <NRF24_getPayloadSize>:
//23. Get payload size
uint8_t NRF24_getPayloadSize(void)
{
	return payload_size;
}
 8002858:	4b01      	ldr	r3, [pc, #4]	; (8002860 <NRF24_getPayloadSize+0x8>)
 800285a:	7818      	ldrb	r0, [r3, #0]
 800285c:	4770      	bx	lr
 800285e:	bf00      	nop
 8002860:	20000348 	.word	0x20000348

08002864 <NRF24_read_payload>:
{
 8002864:	b570      	push	{r4, r5, r6, lr}
 8002866:	b082      	sub	sp, #8
 8002868:	4606      	mov	r6, r0
 800286a:	460d      	mov	r5, r1
	uint8_t data_len = MIN(len, NRF24_getPayloadSize());
 800286c:	f7ff fff4 	bl	8002858 <NRF24_getPayloadSize>
 8002870:	4604      	mov	r4, r0
 8002872:	42a8      	cmp	r0, r5
 8002874:	d817      	bhi.n	80028a6 <NRF24_read_payload+0x42>
	NRF24_csn(0);
 8002876:	2000      	movs	r0, #0
 8002878:	f7ff febe 	bl	80025f8 <NRF24_csn>
	cmdRxBuf = CMD_R_RX_PAYLOAD;
 800287c:	a902      	add	r1, sp, #8
 800287e:	2361      	movs	r3, #97	; 0x61
 8002880:	f801 3d01 	strb.w	r3, [r1, #-1]!
	HAL_SPI_Transmit(&nrf24_hspi, &cmdRxBuf, 1, 100);
 8002884:	4d09      	ldr	r5, [pc, #36]	; (80028ac <NRF24_read_payload+0x48>)
 8002886:	2364      	movs	r3, #100	; 0x64
 8002888:	2201      	movs	r2, #1
 800288a:	4628      	mov	r0, r5
 800288c:	f002 fb44 	bl	8004f18 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&nrf24_hspi, buf, data_len, 100);
 8002890:	2364      	movs	r3, #100	; 0x64
 8002892:	b2a2      	uxth	r2, r4
 8002894:	4631      	mov	r1, r6
 8002896:	4628      	mov	r0, r5
 8002898:	f002 fd22 	bl	80052e0 <HAL_SPI_Receive>
	NRF24_csn(1);
 800289c:	2001      	movs	r0, #1
 800289e:	f7ff feab 	bl	80025f8 <NRF24_csn>
}
 80028a2:	b002      	add	sp, #8
 80028a4:	bd70      	pop	{r4, r5, r6, pc}
	uint8_t data_len = MIN(len, NRF24_getPayloadSize());
 80028a6:	462c      	mov	r4, r5
 80028a8:	e7e5      	b.n	8002876 <NRF24_read_payload+0x12>
 80028aa:	bf00      	nop
 80028ac:	200002b0 	.word	0x200002b0

080028b0 <NRF24_getDynamicPayloadSize>:
//24. Get dynamic payload size, of latest packet received
uint8_t NRF24_getDynamicPayloadSize(void)
{
 80028b0:	b508      	push	{r3, lr}
	return NRF24_read_register(CMD_R_RX_PL_WID);
 80028b2:	2060      	movs	r0, #96	; 0x60
 80028b4:	f7ff fecc 	bl	8002650 <NRF24_read_register>
}
 80028b8:	bd08      	pop	{r3, pc}

080028ba <NRF24_read>:
{
 80028ba:	b510      	push	{r4, lr}
	NRF24_read_payload( buf, len );
 80028bc:	f7ff ffd2 	bl	8002864 <NRF24_read_payload>
	uint8_t rxStatus = NRF24_read_register(REG_FIFO_STATUS) & _BV(BIT_RX_EMPTY);
 80028c0:	2017      	movs	r0, #23
 80028c2:	f7ff fec5 	bl	8002650 <NRF24_read_register>
 80028c6:	f000 0401 	and.w	r4, r0, #1
	NRF24_flush_rx();
 80028ca:	f7ff ff43 	bl	8002754 <NRF24_flush_rx>
	NRF24_getDynamicPayloadSize();
 80028ce:	f7ff ffef 	bl	80028b0 <NRF24_getDynamicPayloadSize>
}
 80028d2:	4620      	mov	r0, r4
 80028d4:	bd10      	pop	{r4, pc}

080028d6 <NRF24_disableDynamicPayloads>:
	NRF24_write_register(REG_DYNPD,NRF24_read_register(REG_DYNPD) | _BV(BIT_DPL_P5) | _BV(BIT_DPL_P4) | _BV(BIT_DPL_P3) | _BV(BIT_DPL_P2) | _BV(BIT_DPL_P1) | _BV(BIT_DPL_P0));
  dynamic_payloads_enabled = true;
	
}
void NRF24_disableDynamicPayloads(void)
{
 80028d6:	b508      	push	{r3, lr}
	NRF24_write_register(REG_FEATURE,NRF24_read_register(REG_FEATURE) &  ~(_BV(BIT_EN_DPL)) );
 80028d8:	201d      	movs	r0, #29
 80028da:	f7ff feb9 	bl	8002650 <NRF24_read_register>
 80028de:	f000 01fb 	and.w	r1, r0, #251	; 0xfb
 80028e2:	201d      	movs	r0, #29
 80028e4:	f7ff fef6 	bl	80026d4 <NRF24_write_register>
	//Disable for all pipes 
	NRF24_write_register(REG_DYNPD,0);
 80028e8:	2100      	movs	r1, #0
 80028ea:	201c      	movs	r0, #28
 80028ec:	f7ff fef2 	bl	80026d4 <NRF24_write_register>
	dynamic_payloads_enabled = false;
}
 80028f0:	bd08      	pop	{r3, pc}

080028f2 <NRF24_setAutoAck>:
{
	return p_variant;
}
//28. Set Auto Ack for all
void NRF24_setAutoAck(bool enable)
{
 80028f2:	b508      	push	{r3, lr}
	if ( enable )
 80028f4:	b920      	cbnz	r0, 8002900 <NRF24_setAutoAck+0xe>
    NRF24_write_register(REG_EN_AA, 0x3F);
  else
    NRF24_write_register(REG_EN_AA, 0x00);
 80028f6:	2100      	movs	r1, #0
 80028f8:	2001      	movs	r0, #1
 80028fa:	f7ff feeb 	bl	80026d4 <NRF24_write_register>
}
 80028fe:	bd08      	pop	{r3, pc}
    NRF24_write_register(REG_EN_AA, 0x3F);
 8002900:	213f      	movs	r1, #63	; 0x3f
 8002902:	2001      	movs	r0, #1
 8002904:	f7ff fee6 	bl	80026d4 <NRF24_write_register>
 8002908:	e7f9      	b.n	80028fe <NRF24_setAutoAck+0xc>

0800290a <NRF24_setPALevel>:
    NRF24_write_register( REG_EN_AA, en_aa ) ;
  }
}
//30. Set transmit power level
void NRF24_setPALevel( rf24_pa_dbm_e level )
{
 800290a:	b510      	push	{r4, lr}
 800290c:	4604      	mov	r4, r0
	uint8_t setup = NRF24_read_register(REG_RF_SETUP) ;
 800290e:	2006      	movs	r0, #6
 8002910:	f7ff fe9e 	bl	8002650 <NRF24_read_register>
  setup &= ~(_BV(RF_PWR_LOW) | _BV(RF_PWR_HIGH)) ;
 8002914:	f000 01f9 	and.w	r1, r0, #249	; 0xf9

  // switch uses RAM (evil!)
  if ( level == RF24_PA_0dB)
 8002918:	2c03      	cmp	r4, #3
 800291a:	d009      	beq.n	8002930 <NRF24_setPALevel+0x26>
  {
    setup |= (_BV(RF_PWR_LOW) | _BV(RF_PWR_HIGH)) ;
  }
  else if ( level == RF24_PA_m6dB )
 800291c:	2c02      	cmp	r4, #2
 800291e:	d00d      	beq.n	800293c <NRF24_setPALevel+0x32>
  {
    setup |= _BV(RF_PWR_HIGH) ;
  }
  else if ( level == RF24_PA_m12dB )
 8002920:	2c01      	cmp	r4, #1
 8002922:	d00e      	beq.n	8002942 <NRF24_setPALevel+0x38>
  {
    setup |= _BV(RF_PWR_LOW);
  }
  else if ( level == RF24_PA_m18dB )
 8002924:	b134      	cbz	r4, 8002934 <NRF24_setPALevel+0x2a>
  {
    // nothing
  }
  else if ( level == RF24_PA_ERROR )
 8002926:	2c04      	cmp	r4, #4
 8002928:	d104      	bne.n	8002934 <NRF24_setPALevel+0x2a>
  {
    // On error, go to maximum PA
    setup |= (_BV(RF_PWR_LOW) | _BV(RF_PWR_HIGH)) ;
 800292a:	f041 0106 	orr.w	r1, r1, #6
 800292e:	e001      	b.n	8002934 <NRF24_setPALevel+0x2a>
    setup |= (_BV(RF_PWR_LOW) | _BV(RF_PWR_HIGH)) ;
 8002930:	f041 0106 	orr.w	r1, r1, #6
  }

  NRF24_write_register( REG_RF_SETUP, setup ) ;
 8002934:	2006      	movs	r0, #6
 8002936:	f7ff fecd 	bl	80026d4 <NRF24_write_register>
}
 800293a:	bd10      	pop	{r4, pc}
    setup |= _BV(RF_PWR_HIGH) ;
 800293c:	f041 0104 	orr.w	r1, r1, #4
 8002940:	e7f8      	b.n	8002934 <NRF24_setPALevel+0x2a>
    setup |= _BV(RF_PWR_LOW);
 8002942:	f041 0102 	orr.w	r1, r1, #2
 8002946:	e7f5      	b.n	8002934 <NRF24_setPALevel+0x2a>

08002948 <NRF24_setDataRate>:

  return result ;
}
//32. Set data rate (250 Kbps, 1Mbps, 2Mbps)
bool NRF24_setDataRate(rf24_datarate_e speed)
{
 8002948:	b538      	push	{r3, r4, r5, lr}
 800294a:	4605      	mov	r5, r0
	bool result = false;
  uint8_t setup = NRF24_read_register(REG_RF_SETUP) ;
 800294c:	2006      	movs	r0, #6
 800294e:	f7ff fe7f 	bl	8002650 <NRF24_read_register>

  // HIGH and LOW '00' is 1Mbs - our default
  wide_band = false ;
  setup &= ~(_BV(RF_DR_LOW) | _BV(RF_DR_HIGH)) ;
 8002952:	f000 04d7 	and.w	r4, r0, #215	; 0xd7
  if( speed == RF24_250KBPS )
 8002956:	2d02      	cmp	r5, #2
 8002958:	d00c      	beq.n	8002974 <NRF24_setDataRate+0x2c>
  }
  else
  {
    // Set 2Mbs, RF_DR (RF_DR_HIGH) is set 1
    // Making it '01'
    if ( speed == RF24_2MBPS )
 800295a:	2d01      	cmp	r5, #1
 800295c:	d00d      	beq.n	800297a <NRF24_setDataRate+0x32>
    {
      // 1Mbs
      wide_band = false ;
    }
  }
  NRF24_write_register(REG_RF_SETUP,setup);
 800295e:	4621      	mov	r1, r4
 8002960:	2006      	movs	r0, #6
 8002962:	f7ff feb7 	bl	80026d4 <NRF24_write_register>

  // Verify our result
  if ( NRF24_read_register(REG_RF_SETUP) == setup )
 8002966:	2006      	movs	r0, #6
 8002968:	f7ff fe72 	bl	8002650 <NRF24_read_register>
 800296c:	42a0      	cmp	r0, r4
 800296e:	d007      	beq.n	8002980 <NRF24_setDataRate+0x38>
	bool result = false;
 8002970:	2000      	movs	r0, #0
  {
    wide_band = false;
  }

  return result;
}
 8002972:	bd38      	pop	{r3, r4, r5, pc}
    setup |= _BV( RF_DR_LOW ) ;
 8002974:	f044 0420 	orr.w	r4, r4, #32
 8002978:	e7f1      	b.n	800295e <NRF24_setDataRate+0x16>
      setup |= _BV(RF_DR_HIGH);
 800297a:	f044 0408 	orr.w	r4, r4, #8
 800297e:	e7ee      	b.n	800295e <NRF24_setDataRate+0x16>
    result = true;
 8002980:	2001      	movs	r0, #1
 8002982:	e7f6      	b.n	8002972 <NRF24_setDataRate+0x2a>

08002984 <NRF24_setCRCLength>:
  }
  return result ;
}
//34. Set crc length (disable, 8-bits or 16-bits)
void NRF24_setCRCLength(rf24_crclength_e length)
{
 8002984:	b510      	push	{r4, lr}
 8002986:	4604      	mov	r4, r0
	uint8_t config = NRF24_read_register(REG_CONFIG) & ~( _BV(BIT_CRCO) | _BV(BIT_EN_CRC)) ;
 8002988:	2000      	movs	r0, #0
 800298a:	f7ff fe61 	bl	8002650 <NRF24_read_register>
 800298e:	f000 01f3 	and.w	r1, r0, #243	; 0xf3
  
  // switch uses RAM
  if ( length == RF24_CRC_DISABLED )
 8002992:	b11c      	cbz	r4, 800299c <NRF24_setCRCLength+0x18>
  {
    // Do nothing, we turned it off above. 
  }
  else if ( length == RF24_CRC_8 )
 8002994:	2c01      	cmp	r4, #1
 8002996:	d005      	beq.n	80029a4 <NRF24_setCRCLength+0x20>
    config |= _BV(BIT_EN_CRC);
  }
  else
  {
    config |= _BV(BIT_EN_CRC);
    config |= _BV( BIT_CRCO );
 8002998:	f041 010c 	orr.w	r1, r1, #12
  }
  NRF24_write_register( REG_CONFIG, config );
 800299c:	2000      	movs	r0, #0
 800299e:	f7ff fe99 	bl	80026d4 <NRF24_write_register>
}
 80029a2:	bd10      	pop	{r4, pc}
    config |= _BV(BIT_EN_CRC);
 80029a4:	f041 0108 	orr.w	r1, r1, #8
 80029a8:	e7f8      	b.n	800299c <NRF24_setCRCLength+0x18>

080029aa <NRF24_powerDown>:
{
	NRF24_write_register(REG_CONFIG,NRF24_read_register(REG_CONFIG) | _BV(BIT_PWR_UP));
}
//38. power down
void NRF24_powerDown(void)
{
 80029aa:	b508      	push	{r3, lr}
	NRF24_write_register(REG_CONFIG,NRF24_read_register(REG_CONFIG) & ~_BV(BIT_PWR_UP));
 80029ac:	2000      	movs	r0, #0
 80029ae:	f7ff fe4f 	bl	8002650 <NRF24_read_register>
 80029b2:	f000 01fd 	and.w	r1, r0, #253	; 0xfd
 80029b6:	2000      	movs	r0, #0
 80029b8:	f7ff fe8c 	bl	80026d4 <NRF24_write_register>
}
 80029bc:	bd08      	pop	{r3, pc}

080029be <NRF24_availablePipe>:
//39. Check if data are available and on which pipe (Use this for multiple rx pipes)
bool NRF24_availablePipe(uint8_t* pipe_num)
{
 80029be:	b570      	push	{r4, r5, r6, lr}
 80029c0:	4606      	mov	r6, r0
	uint8_t status = NRF24_get_status();
 80029c2:	f7ff fecd 	bl	8002760 <NRF24_get_status>
 80029c6:	f000 0340 	and.w	r3, r0, #64	; 0x40

  bool result = ( status & _BV(BIT_RX_DR) );
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	bf14      	ite	ne
 80029ce:	2501      	movne	r5, #1
 80029d0:	2500      	moveq	r5, #0

  if (result)
 80029d2:	d00b      	beq.n	80029ec <NRF24_availablePipe+0x2e>
 80029d4:	4604      	mov	r4, r0
  {
    // If the caller wants the pipe number, include that
    if ( pipe_num )
 80029d6:	b116      	cbz	r6, 80029de <NRF24_availablePipe+0x20>
      *pipe_num = ( status >> BIT_RX_P_NO ) & 0x7;
 80029d8:	f3c0 0342 	ubfx	r3, r0, #1, #3
 80029dc:	7033      	strb	r3, [r6, #0]

    // Clear the status bit
    NRF24_write_register(REG_STATUS,_BV(BIT_RX_DR) );
 80029de:	2140      	movs	r1, #64	; 0x40
 80029e0:	2007      	movs	r0, #7
 80029e2:	f7ff fe77 	bl	80026d4 <NRF24_write_register>

    // Handle ack payload receipt
    if ( status & _BV(BIT_TX_DS) )
 80029e6:	f014 0f20 	tst.w	r4, #32
 80029ea:	d101      	bne.n	80029f0 <NRF24_availablePipe+0x32>
    {
      NRF24_write_register(REG_STATUS,_BV(BIT_TX_DS));
    }
  }
  return result;
}
 80029ec:	4628      	mov	r0, r5
 80029ee:	bd70      	pop	{r4, r5, r6, pc}
      NRF24_write_register(REG_STATUS,_BV(BIT_TX_DS));
 80029f0:	2120      	movs	r1, #32
 80029f2:	2007      	movs	r0, #7
 80029f4:	f7ff fe6e 	bl	80026d4 <NRF24_write_register>
 80029f8:	e7f8      	b.n	80029ec <NRF24_availablePipe+0x2e>

080029fa <NRF24_available>:
{
 80029fa:	b508      	push	{r3, lr}
	return NRF24_availablePipe(NULL);
 80029fc:	2000      	movs	r0, #0
 80029fe:	f7ff ffde 	bl	80029be <NRF24_availablePipe>
}
 8002a02:	bd08      	pop	{r3, pc}

08002a04 <NRF24_writeAckPayload>:
  NRF24_DelayMicroSeconds(15);
  NRF24_ce(0);
}
//41. Write acknowledge payload
void NRF24_writeAckPayload(uint8_t pipe, const void* buf, uint8_t len)
{
 8002a04:	b570      	push	{r4, r5, r6, lr}
 8002a06:	4604      	mov	r4, r0
 8002a08:	460d      	mov	r5, r1
	const uint8_t* current = (uint8_t *)buf;
	const uint8_t max_payload_size = 32;
  uint8_t data_len = MIN(len,max_payload_size);
 8002a0a:	2a20      	cmp	r2, #32
 8002a0c:	bf28      	it	cs
 8002a0e:	2220      	movcs	r2, #32
 8002a10:	4616      	mov	r6, r2
	
  NRF24_csn(0);
 8002a12:	2000      	movs	r0, #0
 8002a14:	f7ff fdf0 	bl	80025f8 <NRF24_csn>
	NRF24_write_registerN(CMD_W_ACK_PAYLOAD | ( pipe & 0x7 ) , current, data_len);
 8002a18:	f004 0007 	and.w	r0, r4, #7
 8002a1c:	4632      	mov	r2, r6
 8002a1e:	4629      	mov	r1, r5
 8002a20:	f040 00a8 	orr.w	r0, r0, #168	; 0xa8
 8002a24:	f7ff fe70 	bl	8002708 <NRF24_write_registerN>
  NRF24_csn(1);
 8002a28:	2001      	movs	r0, #1
 8002a2a:	f7ff fde5 	bl	80025f8 <NRF24_csn>
}
 8002a2e:	bd70      	pop	{r4, r5, r6, pc}

08002a30 <NRF24_resetStatus>:
	return NRF24_read_register(REG_RPD) & 1;
}

//46. Reset Status
void NRF24_resetStatus(void)
{
 8002a30:	b508      	push	{r3, lr}
	NRF24_write_register(REG_STATUS,_BV(BIT_RX_DR) | _BV(BIT_TX_DS) | _BV(BIT_MAX_RT) );
 8002a32:	2170      	movs	r1, #112	; 0x70
 8002a34:	2007      	movs	r0, #7
 8002a36:	f7ff fe4d 	bl	80026d4 <NRF24_write_register>
}
 8002a3a:	bd08      	pop	{r3, pc}

08002a3c <NRF24_ACTIVATE_cmd>:

//47. ACTIVATE cmd
void NRF24_ACTIVATE_cmd(void)
{
 8002a3c:	b500      	push	{lr}
 8002a3e:	b083      	sub	sp, #12
	uint8_t cmdRxBuf[2];
	//Read data from Rx payload buffer
	NRF24_csn(0);
 8002a40:	2000      	movs	r0, #0
 8002a42:	f7ff fdd9 	bl	80025f8 <NRF24_csn>
	cmdRxBuf[0] = CMD_ACTIVATE;
 8002a46:	2350      	movs	r3, #80	; 0x50
 8002a48:	f88d 3004 	strb.w	r3, [sp, #4]
	cmdRxBuf[1] = 0x73;
 8002a4c:	2373      	movs	r3, #115	; 0x73
 8002a4e:	f88d 3005 	strb.w	r3, [sp, #5]
	HAL_SPI_Transmit(&nrf24_hspi, cmdRxBuf, 2, 100);
 8002a52:	2364      	movs	r3, #100	; 0x64
 8002a54:	2202      	movs	r2, #2
 8002a56:	a901      	add	r1, sp, #4
 8002a58:	4804      	ldr	r0, [pc, #16]	; (8002a6c <NRF24_ACTIVATE_cmd+0x30>)
 8002a5a:	f002 fa5d 	bl	8004f18 <HAL_SPI_Transmit>
	NRF24_csn(1);
 8002a5e:	2001      	movs	r0, #1
 8002a60:	f7ff fdca 	bl	80025f8 <NRF24_csn>
}
 8002a64:	b003      	add	sp, #12
 8002a66:	f85d fb04 	ldr.w	pc, [sp], #4
 8002a6a:	bf00      	nop
 8002a6c:	200002b0 	.word	0x200002b0

08002a70 <NRF24_enableAckPayload>:
{
 8002a70:	b508      	push	{r3, lr}
	 NRF24_write_register(REG_FEATURE,NRF24_read_register(REG_FEATURE) | _BV(BIT_EN_ACK_PAY) | _BV(BIT_EN_DPL) );
 8002a72:	201d      	movs	r0, #29
 8002a74:	f7ff fdec 	bl	8002650 <NRF24_read_register>
 8002a78:	f040 0106 	orr.w	r1, r0, #6
 8002a7c:	b2c9      	uxtb	r1, r1
 8002a7e:	201d      	movs	r0, #29
 8002a80:	f7ff fe28 	bl	80026d4 <NRF24_write_register>
	if(!NRF24_read_register(REG_FEATURE))
 8002a84:	201d      	movs	r0, #29
 8002a86:	f7ff fde3 	bl	8002650 <NRF24_read_register>
 8002a8a:	b148      	cbz	r0, 8002aa0 <NRF24_enableAckPayload+0x30>
	NRF24_write_register(REG_DYNPD,NRF24_read_register(REG_DYNPD) | _BV(BIT_DPL_P1) | _BV(BIT_DPL_P0));
 8002a8c:	201c      	movs	r0, #28
 8002a8e:	f7ff fddf 	bl	8002650 <NRF24_read_register>
 8002a92:	f040 0103 	orr.w	r1, r0, #3
 8002a96:	b2c9      	uxtb	r1, r1
 8002a98:	201c      	movs	r0, #28
 8002a9a:	f7ff fe1b 	bl	80026d4 <NRF24_write_register>
}
 8002a9e:	bd08      	pop	{r3, pc}
		NRF24_ACTIVATE_cmd();
 8002aa0:	f7ff ffcc 	bl	8002a3c <NRF24_ACTIVATE_cmd>
		NRF24_write_register(REG_FEATURE,NRF24_read_register(REG_FEATURE) | _BV(BIT_EN_ACK_PAY) | _BV(BIT_EN_DPL) );
 8002aa4:	201d      	movs	r0, #29
 8002aa6:	f7ff fdd3 	bl	8002650 <NRF24_read_register>
 8002aaa:	f040 0106 	orr.w	r1, r0, #6
 8002aae:	b2c9      	uxtb	r1, r1
 8002ab0:	201d      	movs	r0, #29
 8002ab2:	f7ff fe0f 	bl	80026d4 <NRF24_write_register>
 8002ab6:	e7e9      	b.n	8002a8c <NRF24_enableAckPayload+0x1c>

08002ab8 <printRadioSettings>:
{
	return ack_payload_length;
}

void printRadioSettings(void)
{
 8002ab8:	b570      	push	{r4, r5, r6, lr}
 8002aba:	b0a0      	sub	sp, #128	; 0x80
	uint8_t reg8Val;
	char uartTxBuf[100];
	sprintf(uartTxBuf, "\r\n**********************************************\r\n");
 8002abc:	ac07      	add	r4, sp, #28
 8002abe:	4dc4      	ldr	r5, [pc, #784]	; (8002dd0 <printRadioSettings+0x318>)
 8002ac0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002ac2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002ac4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002ac6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002ac8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002aca:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002acc:	682b      	ldr	r3, [r5, #0]
 8002ace:	f824 3b02 	strh.w	r3, [r4], #2
 8002ad2:	0c1b      	lsrs	r3, r3, #16
 8002ad4:	7023      	strb	r3, [r4, #0]
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8002ad6:	a807      	add	r0, sp, #28
 8002ad8:	f7fe f948 	bl	8000d6c <strlen>
 8002adc:	230a      	movs	r3, #10
 8002ade:	b282      	uxth	r2, r0
 8002ae0:	a907      	add	r1, sp, #28
 8002ae2:	48bc      	ldr	r0, [pc, #752]	; (8002dd4 <printRadioSettings+0x31c>)
 8002ae4:	f003 fb08 	bl	80060f8 <HAL_UART_Transmit>
	//a) Get CRC settings - Config Register
	reg8Val = NRF24_read_register(0x00);
 8002ae8:	2000      	movs	r0, #0
 8002aea:	f7ff fdb1 	bl	8002650 <NRF24_read_register>
	if(reg8Val & (1 << 3))
 8002aee:	f010 0f08 	tst.w	r0, #8
 8002af2:	f000 8261 	beq.w	8002fb8 <printRadioSettings+0x500>
	{
		if(reg8Val & (1 << 2)) sprintf(uartTxBuf, "CRC:\r\n		Enabled, 2 Bytes \r\n");
 8002af6:	f010 0f04 	tst.w	r0, #4
 8002afa:	f000 8251 	beq.w	8002fa0 <printRadioSettings+0x4e8>
 8002afe:	ac07      	add	r4, sp, #28
 8002b00:	4db5      	ldr	r5, [pc, #724]	; (8002dd8 <printRadioSettings+0x320>)
 8002b02:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002b04:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002b06:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002b0a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	}
	else
	{
		sprintf(uartTxBuf, "CRC:\r\n		Disabled \r\n");
	}
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8002b0e:	a807      	add	r0, sp, #28
 8002b10:	f7fe f92c 	bl	8000d6c <strlen>
 8002b14:	4caf      	ldr	r4, [pc, #700]	; (8002dd4 <printRadioSettings+0x31c>)
 8002b16:	230a      	movs	r3, #10
 8002b18:	b282      	uxth	r2, r0
 8002b1a:	a907      	add	r1, sp, #28
 8002b1c:	4620      	mov	r0, r4
 8002b1e:	f003 faeb 	bl	80060f8 <HAL_UART_Transmit>
	//b) AutoAck on pipes
	reg8Val = NRF24_read_register(0x01);
 8002b22:	2001      	movs	r0, #1
 8002b24:	f7ff fd94 	bl	8002650 <NRF24_read_register>
	sprintf(uartTxBuf, "ENAA:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8002b28:	f3c0 1340 	ubfx	r3, r0, #5, #1
 8002b2c:	9303      	str	r3, [sp, #12]
 8002b2e:	f3c0 1300 	ubfx	r3, r0, #4, #1
 8002b32:	9302      	str	r3, [sp, #8]
 8002b34:	f3c0 03c0 	ubfx	r3, r0, #3, #1
 8002b38:	9301      	str	r3, [sp, #4]
 8002b3a:	f3c0 0380 	ubfx	r3, r0, #2, #1
 8002b3e:	9300      	str	r3, [sp, #0]
 8002b40:	f3c0 0340 	ubfx	r3, r0, #1, #1
 8002b44:	f000 0201 	and.w	r2, r0, #1
 8002b48:	49a4      	ldr	r1, [pc, #656]	; (8002ddc <printRadioSettings+0x324>)
 8002b4a:	a807      	add	r0, sp, #28
 8002b4c:	f005 f846 	bl	8007bdc <siprintf>
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8002b50:	a807      	add	r0, sp, #28
 8002b52:	f7fe f90b 	bl	8000d6c <strlen>
 8002b56:	230a      	movs	r3, #10
 8002b58:	b282      	uxth	r2, r0
 8002b5a:	a907      	add	r1, sp, #28
 8002b5c:	4620      	mov	r0, r4
 8002b5e:	f003 facb 	bl	80060f8 <HAL_UART_Transmit>
	//c) Enabled Rx addresses
	reg8Val = NRF24_read_register(0x02);
 8002b62:	2002      	movs	r0, #2
 8002b64:	f7ff fd74 	bl	8002650 <NRF24_read_register>
	sprintf(uartTxBuf, "EN_RXADDR:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8002b68:	f3c0 1340 	ubfx	r3, r0, #5, #1
 8002b6c:	9303      	str	r3, [sp, #12]
 8002b6e:	f3c0 1300 	ubfx	r3, r0, #4, #1
 8002b72:	9302      	str	r3, [sp, #8]
 8002b74:	f3c0 03c0 	ubfx	r3, r0, #3, #1
 8002b78:	9301      	str	r3, [sp, #4]
 8002b7a:	f3c0 0380 	ubfx	r3, r0, #2, #1
 8002b7e:	9300      	str	r3, [sp, #0]
 8002b80:	f3c0 0340 	ubfx	r3, r0, #1, #1
 8002b84:	f000 0201 	and.w	r2, r0, #1
 8002b88:	4995      	ldr	r1, [pc, #596]	; (8002de0 <printRadioSettings+0x328>)
 8002b8a:	a807      	add	r0, sp, #28
 8002b8c:	f005 f826 	bl	8007bdc <siprintf>
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8002b90:	a807      	add	r0, sp, #28
 8002b92:	f7fe f8eb 	bl	8000d6c <strlen>
 8002b96:	230a      	movs	r3, #10
 8002b98:	b282      	uxth	r2, r0
 8002b9a:	a907      	add	r1, sp, #28
 8002b9c:	4620      	mov	r0, r4
 8002b9e:	f003 faab 	bl	80060f8 <HAL_UART_Transmit>
	//d) Address width
	reg8Val = NRF24_read_register(0x03)&0x03;
 8002ba2:	2003      	movs	r0, #3
 8002ba4:	f7ff fd54 	bl	8002650 <NRF24_read_register>
 8002ba8:	f000 0203 	and.w	r2, r0, #3
	reg8Val +=2;
	sprintf(uartTxBuf, "SETUP_AW:\r\n		%d bytes \r\n", reg8Val);
 8002bac:	3202      	adds	r2, #2
 8002bae:	498d      	ldr	r1, [pc, #564]	; (8002de4 <printRadioSettings+0x32c>)
 8002bb0:	a807      	add	r0, sp, #28
 8002bb2:	f005 f813 	bl	8007bdc <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8002bb6:	a807      	add	r0, sp, #28
 8002bb8:	f7fe f8d8 	bl	8000d6c <strlen>
 8002bbc:	230a      	movs	r3, #10
 8002bbe:	b282      	uxth	r2, r0
 8002bc0:	a907      	add	r1, sp, #28
 8002bc2:	4620      	mov	r0, r4
 8002bc4:	f003 fa98 	bl	80060f8 <HAL_UART_Transmit>
	//e) RF channel
	reg8Val = NRF24_read_register(0x05);
 8002bc8:	2005      	movs	r0, #5
 8002bca:	f7ff fd41 	bl	8002650 <NRF24_read_register>
	sprintf(uartTxBuf, "RF_CH:\r\n		%d CH \r\n", reg8Val&0x7F);
 8002bce:	f000 027f 	and.w	r2, r0, #127	; 0x7f
 8002bd2:	4985      	ldr	r1, [pc, #532]	; (8002de8 <printRadioSettings+0x330>)
 8002bd4:	a807      	add	r0, sp, #28
 8002bd6:	f005 f801 	bl	8007bdc <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8002bda:	a807      	add	r0, sp, #28
 8002bdc:	f7fe f8c6 	bl	8000d6c <strlen>
 8002be0:	230a      	movs	r3, #10
 8002be2:	b282      	uxth	r2, r0
 8002be4:	a907      	add	r1, sp, #28
 8002be6:	4620      	mov	r0, r4
 8002be8:	f003 fa86 	bl	80060f8 <HAL_UART_Transmit>
	//f) Data rate & RF_PWR
	reg8Val = NRF24_read_register(0x06);
 8002bec:	2006      	movs	r0, #6
 8002bee:	f7ff fd2f 	bl	8002650 <NRF24_read_register>
 8002bf2:	4604      	mov	r4, r0
	if(reg8Val & (1 << 3)) sprintf(uartTxBuf, "Data Rate:\r\n		2Mbps \r\n");
 8002bf4:	f010 0f08 	tst.w	r0, #8
 8002bf8:	f000 81e5 	beq.w	8002fc6 <printRadioSettings+0x50e>
 8002bfc:	ad07      	add	r5, sp, #28
 8002bfe:	4e7b      	ldr	r6, [pc, #492]	; (8002dec <printRadioSettings+0x334>)
 8002c00:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8002c02:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002c04:	e896 0003 	ldmia.w	r6, {r0, r1}
 8002c08:	f845 0b04 	str.w	r0, [r5], #4
 8002c0c:	f825 1b02 	strh.w	r1, [r5], #2
 8002c10:	0c09      	lsrs	r1, r1, #16
 8002c12:	7029      	strb	r1, [r5, #0]
	else sprintf(uartTxBuf, "Data Rate:\r\n		1Mbps \r\n");
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8002c14:	a807      	add	r0, sp, #28
 8002c16:	f7fe f8a9 	bl	8000d6c <strlen>
 8002c1a:	230a      	movs	r3, #10
 8002c1c:	b282      	uxth	r2, r0
 8002c1e:	a907      	add	r1, sp, #28
 8002c20:	486c      	ldr	r0, [pc, #432]	; (8002dd4 <printRadioSettings+0x31c>)
 8002c22:	f003 fa69 	bl	80060f8 <HAL_UART_Transmit>
	reg8Val &= (3 << 1);
	reg8Val = (reg8Val>>1);
 8002c26:	f3c4 0441 	ubfx	r4, r4, #1, #2
	if(reg8Val == 0) sprintf(uartTxBuf, "RF_PWR:\r\n		-18dB \r\n");
 8002c2a:	2c00      	cmp	r4, #0
 8002c2c:	f000 81d8 	beq.w	8002fe0 <printRadioSettings+0x528>
	else if(reg8Val == 1) sprintf(uartTxBuf, "RF_PWR:\r\n		-12dB \r\n");
 8002c30:	2c01      	cmp	r4, #1
 8002c32:	f000 81dc 	beq.w	8002fee <printRadioSettings+0x536>
	else if(reg8Val == 2) sprintf(uartTxBuf, "RF_PWR:\r\n		-6dB \r\n");
 8002c36:	2c02      	cmp	r4, #2
 8002c38:	f000 81e0 	beq.w	8002ffc <printRadioSettings+0x544>
	else if(reg8Val == 3) sprintf(uartTxBuf, "RF_PWR:\r\n		0dB \r\n");
 8002c3c:	2c03      	cmp	r4, #3
 8002c3e:	f000 81e7 	beq.w	8003010 <printRadioSettings+0x558>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8002c42:	a807      	add	r0, sp, #28
 8002c44:	f7fe f892 	bl	8000d6c <strlen>
 8002c48:	4c62      	ldr	r4, [pc, #392]	; (8002dd4 <printRadioSettings+0x31c>)
 8002c4a:	230a      	movs	r3, #10
 8002c4c:	b282      	uxth	r2, r0
 8002c4e:	a907      	add	r1, sp, #28
 8002c50:	4620      	mov	r0, r4
 8002c52:	f003 fa51 	bl	80060f8 <HAL_UART_Transmit>
	//g) RX pipes addresses
	uint8_t pipeAddrs[6];
	NRF24_read_registerN(0x0A, pipeAddrs, 5);
 8002c56:	2205      	movs	r2, #5
 8002c58:	a905      	add	r1, sp, #20
 8002c5a:	200a      	movs	r0, #10
 8002c5c:	f7ff fd1a 	bl	8002694 <NRF24_read_registerN>
	sprintf(uartTxBuf, "RX_Pipe0 Addrs:\r\n		%02X,%02X,%02X,%02X,%02X  \r\n", pipeAddrs[4], pipeAddrs[3], pipeAddrs[2],pipeAddrs[1],pipeAddrs[0]);
 8002c60:	f89d 2018 	ldrb.w	r2, [sp, #24]
 8002c64:	f89d 3017 	ldrb.w	r3, [sp, #23]
 8002c68:	f89d 1016 	ldrb.w	r1, [sp, #22]
 8002c6c:	f89d 0015 	ldrb.w	r0, [sp, #21]
 8002c70:	f89d 5014 	ldrb.w	r5, [sp, #20]
 8002c74:	9502      	str	r5, [sp, #8]
 8002c76:	9001      	str	r0, [sp, #4]
 8002c78:	9100      	str	r1, [sp, #0]
 8002c7a:	495d      	ldr	r1, [pc, #372]	; (8002df0 <printRadioSettings+0x338>)
 8002c7c:	a807      	add	r0, sp, #28
 8002c7e:	f004 ffad 	bl	8007bdc <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8002c82:	a807      	add	r0, sp, #28
 8002c84:	f7fe f872 	bl	8000d6c <strlen>
 8002c88:	230a      	movs	r3, #10
 8002c8a:	b282      	uxth	r2, r0
 8002c8c:	a907      	add	r1, sp, #28
 8002c8e:	4620      	mov	r0, r4
 8002c90:	f003 fa32 	bl	80060f8 <HAL_UART_Transmit>
	
	NRF24_read_registerN(0x0A+1, pipeAddrs, 5);
 8002c94:	2205      	movs	r2, #5
 8002c96:	a905      	add	r1, sp, #20
 8002c98:	200b      	movs	r0, #11
 8002c9a:	f7ff fcfb 	bl	8002694 <NRF24_read_registerN>
	sprintf(uartTxBuf, "RX_Pipe1 Addrs:\r\n		%02X,%02X,%02X,%02X,%02X  \r\n", pipeAddrs[4], pipeAddrs[3], pipeAddrs[2],pipeAddrs[1],pipeAddrs[0]);
 8002c9e:	f89d 2018 	ldrb.w	r2, [sp, #24]
 8002ca2:	f89d 3017 	ldrb.w	r3, [sp, #23]
 8002ca6:	f89d 1016 	ldrb.w	r1, [sp, #22]
 8002caa:	f89d 0015 	ldrb.w	r0, [sp, #21]
 8002cae:	f89d 5014 	ldrb.w	r5, [sp, #20]
 8002cb2:	9502      	str	r5, [sp, #8]
 8002cb4:	9001      	str	r0, [sp, #4]
 8002cb6:	9100      	str	r1, [sp, #0]
 8002cb8:	494e      	ldr	r1, [pc, #312]	; (8002df4 <printRadioSettings+0x33c>)
 8002cba:	a807      	add	r0, sp, #28
 8002cbc:	f004 ff8e 	bl	8007bdc <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8002cc0:	a807      	add	r0, sp, #28
 8002cc2:	f7fe f853 	bl	8000d6c <strlen>
 8002cc6:	230a      	movs	r3, #10
 8002cc8:	b282      	uxth	r2, r0
 8002cca:	a907      	add	r1, sp, #28
 8002ccc:	4620      	mov	r0, r4
 8002cce:	f003 fa13 	bl	80060f8 <HAL_UART_Transmit>
	
	NRF24_read_registerN(0x0A+2, pipeAddrs, 1);
 8002cd2:	2201      	movs	r2, #1
 8002cd4:	a905      	add	r1, sp, #20
 8002cd6:	200c      	movs	r0, #12
 8002cd8:	f7ff fcdc 	bl	8002694 <NRF24_read_registerN>
	sprintf(uartTxBuf, "RX_Pipe2 Addrs:\r\n		xx,xx,xx,xx,%02X  \r\n", pipeAddrs[0]);
 8002cdc:	f89d 2014 	ldrb.w	r2, [sp, #20]
 8002ce0:	4945      	ldr	r1, [pc, #276]	; (8002df8 <printRadioSettings+0x340>)
 8002ce2:	a807      	add	r0, sp, #28
 8002ce4:	f004 ff7a 	bl	8007bdc <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8002ce8:	a807      	add	r0, sp, #28
 8002cea:	f7fe f83f 	bl	8000d6c <strlen>
 8002cee:	230a      	movs	r3, #10
 8002cf0:	b282      	uxth	r2, r0
 8002cf2:	a907      	add	r1, sp, #28
 8002cf4:	4620      	mov	r0, r4
 8002cf6:	f003 f9ff 	bl	80060f8 <HAL_UART_Transmit>
	
	NRF24_read_registerN(0x0A+3, pipeAddrs, 1);
 8002cfa:	2201      	movs	r2, #1
 8002cfc:	a905      	add	r1, sp, #20
 8002cfe:	200d      	movs	r0, #13
 8002d00:	f7ff fcc8 	bl	8002694 <NRF24_read_registerN>
	sprintf(uartTxBuf, "RX_Pipe3 Addrs:\r\n		xx,xx,xx,xx,%02X  \r\n", pipeAddrs[0]);
 8002d04:	f89d 2014 	ldrb.w	r2, [sp, #20]
 8002d08:	493c      	ldr	r1, [pc, #240]	; (8002dfc <printRadioSettings+0x344>)
 8002d0a:	a807      	add	r0, sp, #28
 8002d0c:	f004 ff66 	bl	8007bdc <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8002d10:	a807      	add	r0, sp, #28
 8002d12:	f7fe f82b 	bl	8000d6c <strlen>
 8002d16:	230a      	movs	r3, #10
 8002d18:	b282      	uxth	r2, r0
 8002d1a:	a907      	add	r1, sp, #28
 8002d1c:	4620      	mov	r0, r4
 8002d1e:	f003 f9eb 	bl	80060f8 <HAL_UART_Transmit>
	
	NRF24_read_registerN(0x0A+4, pipeAddrs, 1);
 8002d22:	2201      	movs	r2, #1
 8002d24:	a905      	add	r1, sp, #20
 8002d26:	200e      	movs	r0, #14
 8002d28:	f7ff fcb4 	bl	8002694 <NRF24_read_registerN>
	sprintf(uartTxBuf, "RX_Pipe4 Addrs:\r\n		xx,xx,xx,xx,%02X  \r\n", pipeAddrs[0]);
 8002d2c:	f89d 2014 	ldrb.w	r2, [sp, #20]
 8002d30:	4933      	ldr	r1, [pc, #204]	; (8002e00 <printRadioSettings+0x348>)
 8002d32:	a807      	add	r0, sp, #28
 8002d34:	f004 ff52 	bl	8007bdc <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8002d38:	a807      	add	r0, sp, #28
 8002d3a:	f7fe f817 	bl	8000d6c <strlen>
 8002d3e:	230a      	movs	r3, #10
 8002d40:	b282      	uxth	r2, r0
 8002d42:	a907      	add	r1, sp, #28
 8002d44:	4620      	mov	r0, r4
 8002d46:	f003 f9d7 	bl	80060f8 <HAL_UART_Transmit>
	
	NRF24_read_registerN(0x0A+5, pipeAddrs, 1);
 8002d4a:	2201      	movs	r2, #1
 8002d4c:	a905      	add	r1, sp, #20
 8002d4e:	200f      	movs	r0, #15
 8002d50:	f7ff fca0 	bl	8002694 <NRF24_read_registerN>
	sprintf(uartTxBuf, "RX_Pipe5 Addrs:\r\n		xx,xx,xx,xx,%02X  \r\n", pipeAddrs[0]);
 8002d54:	f89d 2014 	ldrb.w	r2, [sp, #20]
 8002d58:	492a      	ldr	r1, [pc, #168]	; (8002e04 <printRadioSettings+0x34c>)
 8002d5a:	a807      	add	r0, sp, #28
 8002d5c:	f004 ff3e 	bl	8007bdc <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8002d60:	a807      	add	r0, sp, #28
 8002d62:	f7fe f803 	bl	8000d6c <strlen>
 8002d66:	230a      	movs	r3, #10
 8002d68:	b282      	uxth	r2, r0
 8002d6a:	a907      	add	r1, sp, #28
 8002d6c:	4620      	mov	r0, r4
 8002d6e:	f003 f9c3 	bl	80060f8 <HAL_UART_Transmit>
	
	NRF24_read_registerN(0x0A+6, pipeAddrs, 5);
 8002d72:	2205      	movs	r2, #5
 8002d74:	a905      	add	r1, sp, #20
 8002d76:	2010      	movs	r0, #16
 8002d78:	f7ff fc8c 	bl	8002694 <NRF24_read_registerN>
	sprintf(uartTxBuf, "TX Addrs:\r\n		%02X,%02X,%02X,%02X,%02X  \r\n", pipeAddrs[4], pipeAddrs[3], pipeAddrs[2],pipeAddrs[1],pipeAddrs[0]);
 8002d7c:	f89d 2018 	ldrb.w	r2, [sp, #24]
 8002d80:	f89d 3017 	ldrb.w	r3, [sp, #23]
 8002d84:	f89d 1016 	ldrb.w	r1, [sp, #22]
 8002d88:	f89d 0015 	ldrb.w	r0, [sp, #21]
 8002d8c:	f89d 5014 	ldrb.w	r5, [sp, #20]
 8002d90:	9502      	str	r5, [sp, #8]
 8002d92:	9001      	str	r0, [sp, #4]
 8002d94:	9100      	str	r1, [sp, #0]
 8002d96:	491c      	ldr	r1, [pc, #112]	; (8002e08 <printRadioSettings+0x350>)
 8002d98:	a807      	add	r0, sp, #28
 8002d9a:	f004 ff1f 	bl	8007bdc <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8002d9e:	a807      	add	r0, sp, #28
 8002da0:	f7fd ffe4 	bl	8000d6c <strlen>
 8002da4:	230a      	movs	r3, #10
 8002da6:	b282      	uxth	r2, r0
 8002da8:	a907      	add	r1, sp, #28
 8002daa:	4620      	mov	r0, r4
 8002dac:	f003 f9a4 	bl	80060f8 <HAL_UART_Transmit>
	
	//h) RX PW (Payload Width 0 - 32)
	reg8Val = NRF24_read_register(0x11);
 8002db0:	2011      	movs	r0, #17
 8002db2:	f7ff fc4d 	bl	8002650 <NRF24_read_register>
	sprintf(uartTxBuf, "RX_PW_P0:\r\n		%d bytes \r\n", reg8Val&0x3F);
 8002db6:	f000 023f 	and.w	r2, r0, #63	; 0x3f
 8002dba:	4914      	ldr	r1, [pc, #80]	; (8002e0c <printRadioSettings+0x354>)
 8002dbc:	a807      	add	r0, sp, #28
 8002dbe:	f004 ff0d 	bl	8007bdc <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8002dc2:	a807      	add	r0, sp, #28
 8002dc4:	f7fd ffd2 	bl	8000d6c <strlen>
 8002dc8:	230a      	movs	r3, #10
 8002dca:	b282      	uxth	r2, r0
 8002dcc:	e020      	b.n	8002e10 <printRadioSettings+0x358>
 8002dce:	bf00      	nop
 8002dd0:	0800bb30 	.word	0x0800bb30
 8002dd4:	20000308 	.word	0x20000308
 8002dd8:	0800bb64 	.word	0x0800bb64
 8002ddc:	0800bbb0 	.word	0x0800bbb0
 8002de0:	0800bbf4 	.word	0x0800bbf4
 8002de4:	0800bc40 	.word	0x0800bc40
 8002de8:	0800bc5c 	.word	0x0800bc5c
 8002dec:	0800bc70 	.word	0x0800bc70
 8002df0:	0800bcf0 	.word	0x0800bcf0
 8002df4:	0800bd20 	.word	0x0800bd20
 8002df8:	0800bd50 	.word	0x0800bd50
 8002dfc:	0800bd78 	.word	0x0800bd78
 8002e00:	0800bda0 	.word	0x0800bda0
 8002e04:	0800bdc8 	.word	0x0800bdc8
 8002e08:	0800bdf0 	.word	0x0800bdf0
 8002e0c:	0800be1c 	.word	0x0800be1c
 8002e10:	a907      	add	r1, sp, #28
 8002e12:	4620      	mov	r0, r4
 8002e14:	f003 f970 	bl	80060f8 <HAL_UART_Transmit>
	
	reg8Val = NRF24_read_register(0x11+1);
 8002e18:	2012      	movs	r0, #18
 8002e1a:	f7ff fc19 	bl	8002650 <NRF24_read_register>
	sprintf(uartTxBuf, "RX_PW_P1:\r\n		%d bytes \r\n", reg8Val&0x3F);
 8002e1e:	f000 023f 	and.w	r2, r0, #63	; 0x3f
 8002e22:	498a      	ldr	r1, [pc, #552]	; (800304c <printRadioSettings+0x594>)
 8002e24:	a807      	add	r0, sp, #28
 8002e26:	f004 fed9 	bl	8007bdc <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8002e2a:	a807      	add	r0, sp, #28
 8002e2c:	f7fd ff9e 	bl	8000d6c <strlen>
 8002e30:	230a      	movs	r3, #10
 8002e32:	b282      	uxth	r2, r0
 8002e34:	a907      	add	r1, sp, #28
 8002e36:	4620      	mov	r0, r4
 8002e38:	f003 f95e 	bl	80060f8 <HAL_UART_Transmit>
	
	reg8Val = NRF24_read_register(0x11+2);
 8002e3c:	2013      	movs	r0, #19
 8002e3e:	f7ff fc07 	bl	8002650 <NRF24_read_register>
	sprintf(uartTxBuf, "RX_PW_P2:\r\n		%d bytes \r\n", reg8Val&0x3F);
 8002e42:	f000 023f 	and.w	r2, r0, #63	; 0x3f
 8002e46:	4982      	ldr	r1, [pc, #520]	; (8003050 <printRadioSettings+0x598>)
 8002e48:	a807      	add	r0, sp, #28
 8002e4a:	f004 fec7 	bl	8007bdc <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8002e4e:	a807      	add	r0, sp, #28
 8002e50:	f7fd ff8c 	bl	8000d6c <strlen>
 8002e54:	230a      	movs	r3, #10
 8002e56:	b282      	uxth	r2, r0
 8002e58:	a907      	add	r1, sp, #28
 8002e5a:	4620      	mov	r0, r4
 8002e5c:	f003 f94c 	bl	80060f8 <HAL_UART_Transmit>
	
	reg8Val = NRF24_read_register(0x11+3);
 8002e60:	2014      	movs	r0, #20
 8002e62:	f7ff fbf5 	bl	8002650 <NRF24_read_register>
	sprintf(uartTxBuf, "RX_PW_P3:\r\n		%d bytes \r\n", reg8Val&0x3F);
 8002e66:	f000 023f 	and.w	r2, r0, #63	; 0x3f
 8002e6a:	497a      	ldr	r1, [pc, #488]	; (8003054 <printRadioSettings+0x59c>)
 8002e6c:	a807      	add	r0, sp, #28
 8002e6e:	f004 feb5 	bl	8007bdc <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8002e72:	a807      	add	r0, sp, #28
 8002e74:	f7fd ff7a 	bl	8000d6c <strlen>
 8002e78:	230a      	movs	r3, #10
 8002e7a:	b282      	uxth	r2, r0
 8002e7c:	a907      	add	r1, sp, #28
 8002e7e:	4620      	mov	r0, r4
 8002e80:	f003 f93a 	bl	80060f8 <HAL_UART_Transmit>
	
	reg8Val = NRF24_read_register(0x11+4);
 8002e84:	2015      	movs	r0, #21
 8002e86:	f7ff fbe3 	bl	8002650 <NRF24_read_register>
	sprintf(uartTxBuf, "RX_PW_P4:\r\n		%d bytes \r\n", reg8Val&0x3F);
 8002e8a:	f000 023f 	and.w	r2, r0, #63	; 0x3f
 8002e8e:	4972      	ldr	r1, [pc, #456]	; (8003058 <printRadioSettings+0x5a0>)
 8002e90:	a807      	add	r0, sp, #28
 8002e92:	f004 fea3 	bl	8007bdc <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8002e96:	a807      	add	r0, sp, #28
 8002e98:	f7fd ff68 	bl	8000d6c <strlen>
 8002e9c:	230a      	movs	r3, #10
 8002e9e:	b282      	uxth	r2, r0
 8002ea0:	a907      	add	r1, sp, #28
 8002ea2:	4620      	mov	r0, r4
 8002ea4:	f003 f928 	bl	80060f8 <HAL_UART_Transmit>
	
	reg8Val = NRF24_read_register(0x11+5);
 8002ea8:	2016      	movs	r0, #22
 8002eaa:	f7ff fbd1 	bl	8002650 <NRF24_read_register>
	sprintf(uartTxBuf, "RX_PW_P5:\r\n		%d bytes \r\n", reg8Val&0x3F);
 8002eae:	f000 023f 	and.w	r2, r0, #63	; 0x3f
 8002eb2:	496a      	ldr	r1, [pc, #424]	; (800305c <printRadioSettings+0x5a4>)
 8002eb4:	a807      	add	r0, sp, #28
 8002eb6:	f004 fe91 	bl	8007bdc <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8002eba:	a807      	add	r0, sp, #28
 8002ebc:	f7fd ff56 	bl	8000d6c <strlen>
 8002ec0:	230a      	movs	r3, #10
 8002ec2:	b282      	uxth	r2, r0
 8002ec4:	a907      	add	r1, sp, #28
 8002ec6:	4620      	mov	r0, r4
 8002ec8:	f003 f916 	bl	80060f8 <HAL_UART_Transmit>
	
	//i) Dynamic payload enable for each pipe
	reg8Val = NRF24_read_register(0x1c);
 8002ecc:	201c      	movs	r0, #28
 8002ece:	f7ff fbbf 	bl	8002650 <NRF24_read_register>
	sprintf(uartTxBuf, "DYNPD_pipe:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8002ed2:	f3c0 1340 	ubfx	r3, r0, #5, #1
 8002ed6:	9303      	str	r3, [sp, #12]
 8002ed8:	f3c0 1300 	ubfx	r3, r0, #4, #1
 8002edc:	9302      	str	r3, [sp, #8]
 8002ede:	f3c0 03c0 	ubfx	r3, r0, #3, #1
 8002ee2:	9301      	str	r3, [sp, #4]
 8002ee4:	f3c0 0380 	ubfx	r3, r0, #2, #1
 8002ee8:	9300      	str	r3, [sp, #0]
 8002eea:	f3c0 0340 	ubfx	r3, r0, #1, #1
 8002eee:	f000 0201 	and.w	r2, r0, #1
 8002ef2:	495b      	ldr	r1, [pc, #364]	; (8003060 <printRadioSettings+0x5a8>)
 8002ef4:	a807      	add	r0, sp, #28
 8002ef6:	f004 fe71 	bl	8007bdc <siprintf>
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8002efa:	a807      	add	r0, sp, #28
 8002efc:	f7fd ff36 	bl	8000d6c <strlen>
 8002f00:	230a      	movs	r3, #10
 8002f02:	b282      	uxth	r2, r0
 8002f04:	a907      	add	r1, sp, #28
 8002f06:	4620      	mov	r0, r4
 8002f08:	f003 f8f6 	bl	80060f8 <HAL_UART_Transmit>
	
	//j) EN_DPL (is Dynamic payload feature enabled ?)
	reg8Val = NRF24_read_register(0x1d);
 8002f0c:	201d      	movs	r0, #29
 8002f0e:	f7ff fb9f 	bl	8002650 <NRF24_read_register>
 8002f12:	4606      	mov	r6, r0
	if(reg8Val&(1<<2)) sprintf(uartTxBuf, "EN_DPL:\r\n		Enabled \r\n");
 8002f14:	f010 0f04 	tst.w	r0, #4
 8002f18:	f000 8081 	beq.w	800301e <printRadioSettings+0x566>
 8002f1c:	ac07      	add	r4, sp, #28
 8002f1e:	4d51      	ldr	r5, [pc, #324]	; (8003064 <printRadioSettings+0x5ac>)
 8002f20:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002f22:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002f24:	e895 0003 	ldmia.w	r5, {r0, r1}
 8002f28:	f844 0b04 	str.w	r0, [r4], #4
 8002f2c:	8021      	strh	r1, [r4, #0]
	else sprintf(uartTxBuf, "EN_DPL:\r\n		Disabled \r\n");
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8002f2e:	a807      	add	r0, sp, #28
 8002f30:	f7fd ff1c 	bl	8000d6c <strlen>
 8002f34:	230a      	movs	r3, #10
 8002f36:	b282      	uxth	r2, r0
 8002f38:	a907      	add	r1, sp, #28
 8002f3a:	484b      	ldr	r0, [pc, #300]	; (8003068 <printRadioSettings+0x5b0>)
 8002f3c:	f003 f8dc 	bl	80060f8 <HAL_UART_Transmit>
	
	//k) EN_ACK_PAY
	if(reg8Val&(1<<1)) sprintf(uartTxBuf, "EN_ACK_PAY:\r\n		Enabled \r\n");
 8002f40:	f016 0f02 	tst.w	r6, #2
 8002f44:	d178      	bne.n	8003038 <printRadioSettings+0x580>
	else sprintf(uartTxBuf, "EN_ACK_PAY:\r\n		Disabled \r\n");
 8002f46:	ac07      	add	r4, sp, #28
 8002f48:	4d48      	ldr	r5, [pc, #288]	; (800306c <printRadioSettings+0x5b4>)
 8002f4a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002f4c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002f4e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002f52:	c403      	stmia	r4!, {r0, r1}
 8002f54:	f824 2b02 	strh.w	r2, [r4], #2
 8002f58:	0c12      	lsrs	r2, r2, #16
 8002f5a:	7022      	strb	r2, [r4, #0]
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8002f5c:	a807      	add	r0, sp, #28
 8002f5e:	f7fd ff05 	bl	8000d6c <strlen>
 8002f62:	4e41      	ldr	r6, [pc, #260]	; (8003068 <printRadioSettings+0x5b0>)
 8002f64:	230a      	movs	r3, #10
 8002f66:	b282      	uxth	r2, r0
 8002f68:	a907      	add	r1, sp, #28
 8002f6a:	4630      	mov	r0, r6
 8002f6c:	f003 f8c4 	bl	80060f8 <HAL_UART_Transmit>
	
	
	sprintf(uartTxBuf, "\r\n**********************************************\r\n");
 8002f70:	ac07      	add	r4, sp, #28
 8002f72:	4d3f      	ldr	r5, [pc, #252]	; (8003070 <printRadioSettings+0x5b8>)
 8002f74:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002f76:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002f78:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002f7a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002f7c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002f7e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002f80:	682b      	ldr	r3, [r5, #0]
 8002f82:	f824 3b02 	strh.w	r3, [r4], #2
 8002f86:	0c1b      	lsrs	r3, r3, #16
 8002f88:	7023      	strb	r3, [r4, #0]
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8002f8a:	a807      	add	r0, sp, #28
 8002f8c:	f7fd feee 	bl	8000d6c <strlen>
 8002f90:	230a      	movs	r3, #10
 8002f92:	b282      	uxth	r2, r0
 8002f94:	a907      	add	r1, sp, #28
 8002f96:	4630      	mov	r0, r6
 8002f98:	f003 f8ae 	bl	80060f8 <HAL_UART_Transmit>
}
 8002f9c:	b020      	add	sp, #128	; 0x80
 8002f9e:	bd70      	pop	{r4, r5, r6, pc}
		else sprintf(uartTxBuf, "CRC:\r\n		Enabled, 1 Byte \r\n");	
 8002fa0:	ac07      	add	r4, sp, #28
 8002fa2:	4d34      	ldr	r5, [pc, #208]	; (8003074 <printRadioSettings+0x5bc>)
 8002fa4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002fa6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002fa8:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002fac:	c403      	stmia	r4!, {r0, r1}
 8002fae:	f824 2b02 	strh.w	r2, [r4], #2
 8002fb2:	0c12      	lsrs	r2, r2, #16
 8002fb4:	7022      	strb	r2, [r4, #0]
 8002fb6:	e5aa      	b.n	8002b0e <printRadioSettings+0x56>
		sprintf(uartTxBuf, "CRC:\r\n		Disabled \r\n");
 8002fb8:	ac07      	add	r4, sp, #28
 8002fba:	4d2f      	ldr	r5, [pc, #188]	; (8003078 <printRadioSettings+0x5c0>)
 8002fbc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002fbe:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002fc0:	682b      	ldr	r3, [r5, #0]
 8002fc2:	6023      	str	r3, [r4, #0]
 8002fc4:	e5a3      	b.n	8002b0e <printRadioSettings+0x56>
	else sprintf(uartTxBuf, "Data Rate:\r\n		1Mbps \r\n");
 8002fc6:	ad07      	add	r5, sp, #28
 8002fc8:	4e2c      	ldr	r6, [pc, #176]	; (800307c <printRadioSettings+0x5c4>)
 8002fca:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8002fcc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002fce:	e896 0003 	ldmia.w	r6, {r0, r1}
 8002fd2:	f845 0b04 	str.w	r0, [r5], #4
 8002fd6:	f825 1b02 	strh.w	r1, [r5], #2
 8002fda:	0c09      	lsrs	r1, r1, #16
 8002fdc:	7029      	strb	r1, [r5, #0]
 8002fde:	e619      	b.n	8002c14 <printRadioSettings+0x15c>
	if(reg8Val == 0) sprintf(uartTxBuf, "RF_PWR:\r\n		-18dB \r\n");
 8002fe0:	ac07      	add	r4, sp, #28
 8002fe2:	4d27      	ldr	r5, [pc, #156]	; (8003080 <printRadioSettings+0x5c8>)
 8002fe4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002fe6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002fe8:	682b      	ldr	r3, [r5, #0]
 8002fea:	6023      	str	r3, [r4, #0]
 8002fec:	e629      	b.n	8002c42 <printRadioSettings+0x18a>
	else if(reg8Val == 1) sprintf(uartTxBuf, "RF_PWR:\r\n		-12dB \r\n");
 8002fee:	ac07      	add	r4, sp, #28
 8002ff0:	4d24      	ldr	r5, [pc, #144]	; (8003084 <printRadioSettings+0x5cc>)
 8002ff2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002ff4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002ff6:	682b      	ldr	r3, [r5, #0]
 8002ff8:	6023      	str	r3, [r4, #0]
 8002ffa:	e622      	b.n	8002c42 <printRadioSettings+0x18a>
	else if(reg8Val == 2) sprintf(uartTxBuf, "RF_PWR:\r\n		-6dB \r\n");
 8002ffc:	ac07      	add	r4, sp, #28
 8002ffe:	4d22      	ldr	r5, [pc, #136]	; (8003088 <printRadioSettings+0x5d0>)
 8003000:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003002:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003004:	682b      	ldr	r3, [r5, #0]
 8003006:	f824 3b02 	strh.w	r3, [r4], #2
 800300a:	0c1b      	lsrs	r3, r3, #16
 800300c:	7023      	strb	r3, [r4, #0]
 800300e:	e618      	b.n	8002c42 <printRadioSettings+0x18a>
	else if(reg8Val == 3) sprintf(uartTxBuf, "RF_PWR:\r\n		0dB \r\n");
 8003010:	ac07      	add	r4, sp, #28
 8003012:	4d1e      	ldr	r5, [pc, #120]	; (800308c <printRadioSettings+0x5d4>)
 8003014:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003016:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003018:	682b      	ldr	r3, [r5, #0]
 800301a:	8023      	strh	r3, [r4, #0]
 800301c:	e611      	b.n	8002c42 <printRadioSettings+0x18a>
	else sprintf(uartTxBuf, "EN_DPL:\r\n		Disabled \r\n");
 800301e:	ac07      	add	r4, sp, #28
 8003020:	4d1b      	ldr	r5, [pc, #108]	; (8003090 <printRadioSettings+0x5d8>)
 8003022:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003024:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003026:	e895 0003 	ldmia.w	r5, {r0, r1}
 800302a:	f844 0b04 	str.w	r0, [r4], #4
 800302e:	f824 1b02 	strh.w	r1, [r4], #2
 8003032:	0c09      	lsrs	r1, r1, #16
 8003034:	7021      	strb	r1, [r4, #0]
 8003036:	e77a      	b.n	8002f2e <printRadioSettings+0x476>
	if(reg8Val&(1<<1)) sprintf(uartTxBuf, "EN_ACK_PAY:\r\n		Enabled \r\n");
 8003038:	ac07      	add	r4, sp, #28
 800303a:	4d16      	ldr	r5, [pc, #88]	; (8003094 <printRadioSettings+0x5dc>)
 800303c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800303e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003040:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8003044:	c403      	stmia	r4!, {r0, r1}
 8003046:	8022      	strh	r2, [r4, #0]
 8003048:	e788      	b.n	8002f5c <printRadioSettings+0x4a4>
 800304a:	bf00      	nop
 800304c:	0800be38 	.word	0x0800be38
 8003050:	0800be54 	.word	0x0800be54
 8003054:	0800be70 	.word	0x0800be70
 8003058:	0800be8c 	.word	0x0800be8c
 800305c:	0800bea8 	.word	0x0800bea8
 8003060:	0800bec4 	.word	0x0800bec4
 8003064:	0800bf10 	.word	0x0800bf10
 8003068:	20000308 	.word	0x20000308
 800306c:	0800bf5c 	.word	0x0800bf5c
 8003070:	0800bb30 	.word	0x0800bb30
 8003074:	0800bb80 	.word	0x0800bb80
 8003078:	0800bb9c 	.word	0x0800bb9c
 800307c:	0800bc88 	.word	0x0800bc88
 8003080:	0800bca0 	.word	0x0800bca0
 8003084:	0800bcb4 	.word	0x0800bcb4
 8003088:	0800bcc8 	.word	0x0800bcc8
 800308c:	0800bcdc 	.word	0x0800bcdc
 8003090:	0800bf28 	.word	0x0800bf28
 8003094:	0800bf40 	.word	0x0800bf40

08003098 <NRF24_begin>:
{
 8003098:	b082      	sub	sp, #8
 800309a:	b570      	push	{r4, r5, r6, lr}
 800309c:	b082      	sub	sp, #8
 800309e:	4606      	mov	r6, r0
 80030a0:	460d      	mov	r5, r1
 80030a2:	4614      	mov	r4, r2
 80030a4:	a906      	add	r1, sp, #24
 80030a6:	f841 3f04 	str.w	r3, [r1, #4]!
	memcpy(&nrf24_hspi, &nrfSPI, sizeof(nrfSPI));
 80030aa:	2258      	movs	r2, #88	; 0x58
 80030ac:	485f      	ldr	r0, [pc, #380]	; (800322c <NRF24_begin+0x194>)
 80030ae:	f004 f8a9 	bl	8007204 <memcpy>
	nrf24_PORT = nrf24PORT;
 80030b2:	4b5f      	ldr	r3, [pc, #380]	; (8003230 <NRF24_begin+0x198>)
 80030b4:	601e      	str	r6, [r3, #0]
	nrf24_CSN_PIN = nrfCSN_Pin;
 80030b6:	4b5f      	ldr	r3, [pc, #380]	; (8003234 <NRF24_begin+0x19c>)
 80030b8:	801d      	strh	r5, [r3, #0]
	nrf24_CE_PIN = nrfCE_Pin;
 80030ba:	4b5f      	ldr	r3, [pc, #380]	; (8003238 <NRF24_begin+0x1a0>)
 80030bc:	801c      	strh	r4, [r3, #0]
	NRF24_csn(1);
 80030be:	2001      	movs	r0, #1
 80030c0:	f7ff fa9a 	bl	80025f8 <NRF24_csn>
	NRF24_ce(0);
 80030c4:	2000      	movs	r0, #0
 80030c6:	f7ff faad 	bl	8002624 <NRF24_ce>
	HAL_Delay(5);
 80030ca:	2005      	movs	r0, #5
 80030cc:	f000 fa54 	bl	8003578 <HAL_Delay>
	NRF24_write_register(0x00, 0x08);
 80030d0:	2108      	movs	r1, #8
 80030d2:	2000      	movs	r0, #0
 80030d4:	f7ff fafe 	bl	80026d4 <NRF24_write_register>
	NRF24_write_register(0x01, 0x3f);
 80030d8:	213f      	movs	r1, #63	; 0x3f
 80030da:	2001      	movs	r0, #1
 80030dc:	f7ff fafa 	bl	80026d4 <NRF24_write_register>
	NRF24_write_register(0x02, 0x03);
 80030e0:	2103      	movs	r1, #3
 80030e2:	2002      	movs	r0, #2
 80030e4:	f7ff faf6 	bl	80026d4 <NRF24_write_register>
	NRF24_write_register(0x03, 0x03);
 80030e8:	2103      	movs	r1, #3
 80030ea:	4608      	mov	r0, r1
 80030ec:	f7ff faf2 	bl	80026d4 <NRF24_write_register>
	NRF24_write_register(0x04, 0x03);
 80030f0:	2103      	movs	r1, #3
 80030f2:	2004      	movs	r0, #4
 80030f4:	f7ff faee 	bl	80026d4 <NRF24_write_register>
	NRF24_write_register(0x05, 0x02);
 80030f8:	2102      	movs	r1, #2
 80030fa:	2005      	movs	r0, #5
 80030fc:	f7ff faea 	bl	80026d4 <NRF24_write_register>
	NRF24_write_register(0x06, 0x0f);
 8003100:	210f      	movs	r1, #15
 8003102:	2006      	movs	r0, #6
 8003104:	f7ff fae6 	bl	80026d4 <NRF24_write_register>
	NRF24_write_register(0x07, 0x0e);
 8003108:	210e      	movs	r1, #14
 800310a:	2007      	movs	r0, #7
 800310c:	f7ff fae2 	bl	80026d4 <NRF24_write_register>
	NRF24_write_register(0x08, 0x00);
 8003110:	2100      	movs	r1, #0
 8003112:	2008      	movs	r0, #8
 8003114:	f7ff fade 	bl	80026d4 <NRF24_write_register>
	NRF24_write_register(0x09, 0x00);
 8003118:	2100      	movs	r1, #0
 800311a:	2009      	movs	r0, #9
 800311c:	f7ff fada 	bl	80026d4 <NRF24_write_register>
	pipeAddrVar[4]=0xE7; pipeAddrVar[3]=0xE7; pipeAddrVar[2]=0xE7; pipeAddrVar[1]=0xE7; pipeAddrVar[0]=0xE7; 
 8003120:	24e7      	movs	r4, #231	; 0xe7
 8003122:	f88d 4004 	strb.w	r4, [sp, #4]
 8003126:	f88d 4003 	strb.w	r4, [sp, #3]
 800312a:	f88d 4002 	strb.w	r4, [sp, #2]
 800312e:	f88d 4001 	strb.w	r4, [sp, #1]
 8003132:	ad02      	add	r5, sp, #8
 8003134:	f805 4d08 	strb.w	r4, [r5, #-8]!
	NRF24_write_registerN(0x0A, pipeAddrVar, 5);
 8003138:	2205      	movs	r2, #5
 800313a:	4629      	mov	r1, r5
 800313c:	200a      	movs	r0, #10
 800313e:	f7ff fae3 	bl	8002708 <NRF24_write_registerN>
	pipeAddrVar[4]=0xC2; pipeAddrVar[3]=0xC2; pipeAddrVar[2]=0xC2; pipeAddrVar[1]=0xC2; pipeAddrVar[0]=0xC2; 
 8003142:	23c2      	movs	r3, #194	; 0xc2
 8003144:	f88d 3004 	strb.w	r3, [sp, #4]
 8003148:	f88d 3003 	strb.w	r3, [sp, #3]
 800314c:	f88d 3002 	strb.w	r3, [sp, #2]
 8003150:	f88d 3001 	strb.w	r3, [sp, #1]
 8003154:	f88d 3000 	strb.w	r3, [sp]
	NRF24_write_registerN(0x0B, pipeAddrVar, 5);
 8003158:	2205      	movs	r2, #5
 800315a:	4629      	mov	r1, r5
 800315c:	200b      	movs	r0, #11
 800315e:	f7ff fad3 	bl	8002708 <NRF24_write_registerN>
	NRF24_write_register(0x0C, 0xC3);
 8003162:	21c3      	movs	r1, #195	; 0xc3
 8003164:	200c      	movs	r0, #12
 8003166:	f7ff fab5 	bl	80026d4 <NRF24_write_register>
	NRF24_write_register(0x0D, 0xC4);
 800316a:	21c4      	movs	r1, #196	; 0xc4
 800316c:	200d      	movs	r0, #13
 800316e:	f7ff fab1 	bl	80026d4 <NRF24_write_register>
	NRF24_write_register(0x0E, 0xC5);
 8003172:	21c5      	movs	r1, #197	; 0xc5
 8003174:	200e      	movs	r0, #14
 8003176:	f7ff faad 	bl	80026d4 <NRF24_write_register>
	NRF24_write_register(0x0F, 0xC6);
 800317a:	21c6      	movs	r1, #198	; 0xc6
 800317c:	200f      	movs	r0, #15
 800317e:	f7ff faa9 	bl	80026d4 <NRF24_write_register>
	pipeAddrVar[4]=0xE7; pipeAddrVar[3]=0xE7; pipeAddrVar[2]=0xE7; pipeAddrVar[1]=0xE7; pipeAddrVar[0]=0xE7; 
 8003182:	f88d 4004 	strb.w	r4, [sp, #4]
 8003186:	f88d 4003 	strb.w	r4, [sp, #3]
 800318a:	f88d 4002 	strb.w	r4, [sp, #2]
 800318e:	f88d 4001 	strb.w	r4, [sp, #1]
 8003192:	f88d 4000 	strb.w	r4, [sp]
	NRF24_write_registerN(0x10, pipeAddrVar, 5);
 8003196:	2205      	movs	r2, #5
 8003198:	4629      	mov	r1, r5
 800319a:	2010      	movs	r0, #16
 800319c:	f7ff fab4 	bl	8002708 <NRF24_write_registerN>
	NRF24_write_register(0x11, 0);
 80031a0:	2100      	movs	r1, #0
 80031a2:	2011      	movs	r0, #17
 80031a4:	f7ff fa96 	bl	80026d4 <NRF24_write_register>
	NRF24_write_register(0x12, 0);
 80031a8:	2100      	movs	r1, #0
 80031aa:	2012      	movs	r0, #18
 80031ac:	f7ff fa92 	bl	80026d4 <NRF24_write_register>
	NRF24_write_register(0x13, 0);
 80031b0:	2100      	movs	r1, #0
 80031b2:	2013      	movs	r0, #19
 80031b4:	f7ff fa8e 	bl	80026d4 <NRF24_write_register>
	NRF24_write_register(0x14, 0);
 80031b8:	2100      	movs	r1, #0
 80031ba:	2014      	movs	r0, #20
 80031bc:	f7ff fa8a 	bl	80026d4 <NRF24_write_register>
	NRF24_write_register(0x15, 0);
 80031c0:	2100      	movs	r1, #0
 80031c2:	2015      	movs	r0, #21
 80031c4:	f7ff fa86 	bl	80026d4 <NRF24_write_register>
	NRF24_write_register(0x16, 0);
 80031c8:	2100      	movs	r1, #0
 80031ca:	2016      	movs	r0, #22
 80031cc:	f7ff fa82 	bl	80026d4 <NRF24_write_register>
	NRF24_ACTIVATE_cmd();
 80031d0:	f7ff fc34 	bl	8002a3c <NRF24_ACTIVATE_cmd>
	NRF24_write_register(0x1c, 0);
 80031d4:	2100      	movs	r1, #0
 80031d6:	201c      	movs	r0, #28
 80031d8:	f7ff fa7c 	bl	80026d4 <NRF24_write_register>
	NRF24_write_register(0x1d, 0);
 80031dc:	2100      	movs	r1, #0
 80031de:	201d      	movs	r0, #29
 80031e0:	f7ff fa78 	bl	80026d4 <NRF24_write_register>
	printRadioSettings();
 80031e4:	f7ff fc68 	bl	8002ab8 <printRadioSettings>
	NRF24_setRetries(15, 15);
 80031e8:	210f      	movs	r1, #15
 80031ea:	4608      	mov	r0, r1
 80031ec:	f7ff fb18 	bl	8002820 <NRF24_setRetries>
	NRF24_setPALevel(RF24_PA_0dB);
 80031f0:	2003      	movs	r0, #3
 80031f2:	f7ff fb8a 	bl	800290a <NRF24_setPALevel>
	NRF24_setDataRate(RF24_2MBPS);
 80031f6:	2001      	movs	r0, #1
 80031f8:	f7ff fba6 	bl	8002948 <NRF24_setDataRate>
	NRF24_setCRCLength(RF24_CRC_16);
 80031fc:	2002      	movs	r0, #2
 80031fe:	f7ff fbc1 	bl	8002984 <NRF24_setCRCLength>
	NRF24_disableDynamicPayloads();
 8003202:	f7ff fb68 	bl	80028d6 <NRF24_disableDynamicPayloads>
	NRF24_setPayloadSize(32);
 8003206:	2020      	movs	r0, #32
 8003208:	f7ff fb1e 	bl	8002848 <NRF24_setPayloadSize>
	NRF24_resetStatus();
 800320c:	f7ff fc10 	bl	8002a30 <NRF24_resetStatus>
	NRF24_setChannel(76);
 8003210:	204c      	movs	r0, #76	; 0x4c
 8003212:	f7ff fb0f 	bl	8002834 <NRF24_setChannel>
	NRF24_flush_tx();
 8003216:	f7ff fa97 	bl	8002748 <NRF24_flush_tx>
	NRF24_flush_rx();
 800321a:	f7ff fa9b 	bl	8002754 <NRF24_flush_rx>
	NRF24_powerDown();
 800321e:	f7ff fbc4 	bl	80029aa <NRF24_powerDown>
}
 8003222:	b002      	add	sp, #8
 8003224:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8003228:	b002      	add	sp, #8
 800322a:	4770      	bx	lr
 800322c:	200002b0 	.word	0x200002b0
 8003230:	200002ac 	.word	0x200002ac
 8003234:	200002aa 	.word	0x200002aa
 8003238:	200002a8 	.word	0x200002a8

0800323c <nrf24_DebugUART_Init>:
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
}

//4. Init Variables
void nrf24_DebugUART_Init(UART_HandleTypeDef nrf24Uart)
{
 800323c:	b084      	sub	sp, #16
 800323e:	b430      	push	{r4, r5}
 8003240:	ac02      	add	r4, sp, #8
 8003242:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	memcpy(&nrf24_huart, &nrf24Uart, sizeof(nrf24Uart));
 8003246:	4c07      	ldr	r4, [pc, #28]	; (8003264 <nrf24_DebugUART_Init+0x28>)
 8003248:	ad02      	add	r5, sp, #8
 800324a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800324c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800324e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003250:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003252:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003254:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003256:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800325a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
 800325e:	bc30      	pop	{r4, r5}
 8003260:	b004      	add	sp, #16
 8003262:	4770      	bx	lr
 8003264:	20000308 	.word	0x20000308

08003268 <pid_calculate_roll>:

/** roll PID Calculation **/
float pid_calculate_roll(float IMU_roll_value, int timer_value, float roll_setpoint) {

	//Calculate error
	roll_error = IMU_roll_value - roll_setpoint;
 8003268:	ee70 0a60 	vsub.f32	s1, s0, s1
 800326c:	4b29      	ldr	r3, [pc, #164]	; (8003314 <pid_calculate_roll+0xac>)
 800326e:	edc3 0a00 	vstr	s1, [r3]

	//Proportional component
	roll_p = roll_p_gain * roll_error;
 8003272:	4b29      	ldr	r3, [pc, #164]	; (8003318 <pid_calculate_roll+0xb0>)
 8003274:	edd3 6a00 	vldr	s13, [r3]
 8003278:	ee60 6aa6 	vmul.f32	s13, s1, s13
 800327c:	4b27      	ldr	r3, [pc, #156]	; (800331c <pid_calculate_roll+0xb4>)
 800327e:	edc3 6a00 	vstr	s13, [r3]

	//Integral
	roll_i += (roll_i_gain * roll_error * delta_t);
 8003282:	4b27      	ldr	r3, [pc, #156]	; (8003320 <pid_calculate_roll+0xb8>)
 8003284:	edd3 7a00 	vldr	s15, [r3]
 8003288:	ee60 7aa7 	vmul.f32	s15, s1, s15
 800328c:	eddf 5a25 	vldr	s11, [pc, #148]	; 8003324 <pid_calculate_roll+0xbc>
 8003290:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8003294:	4b24      	ldr	r3, [pc, #144]	; (8003328 <pid_calculate_roll+0xc0>)
 8003296:	ed93 7a00 	vldr	s14, [r3]
 800329a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800329e:	edc3 7a00 	vstr	s15, [r3]

	//Derivative component
	roll_d = roll_d_gain * ( (roll_error - roll_last_d_error) / delta_t);
 80032a2:	4b22      	ldr	r3, [pc, #136]	; (800332c <pid_calculate_roll+0xc4>)
 80032a4:	ed93 6a00 	vldr	s12, [r3]
 80032a8:	ee30 6ac6 	vsub.f32	s12, s1, s12
 80032ac:	ee86 7a25 	vdiv.f32	s14, s12, s11
 80032b0:	4a1f      	ldr	r2, [pc, #124]	; (8003330 <pid_calculate_roll+0xc8>)
 80032b2:	ed92 6a00 	vldr	s12, [r2]
 80032b6:	ee27 7a06 	vmul.f32	s14, s14, s12
 80032ba:	4a1e      	ldr	r2, [pc, #120]	; (8003334 <pid_calculate_roll+0xcc>)
 80032bc:	ed82 7a00 	vstr	s14, [r2]
	roll_last_d_error = roll_error;
 80032c0:	edc3 0a00 	vstr	s1, [r3]

	//PID together
	roll_output = roll_p + roll_i + roll_d;
 80032c4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80032c8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80032cc:	4b1a      	ldr	r3, [pc, #104]	; (8003338 <pid_calculate_roll+0xd0>)
 80032ce:	edc3 7a00 	vstr	s15, [r3]

	//Clip PID output in event of extreme swings
	if (roll_output < -roll_pid_clip) {
 80032d2:	4b1a      	ldr	r3, [pc, #104]	; (800333c <pid_calculate_roll+0xd4>)
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	425a      	negs	r2, r3
 80032d8:	ee07 2a10 	vmov	s14, r2
 80032dc:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80032e0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80032e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80032e8:	d40c      	bmi.n	8003304 <pid_calculate_roll+0x9c>
		roll_output = -roll_pid_clip;
	} else if (roll_output > roll_pid_clip) {
 80032ea:	ee07 3a10 	vmov	s14, r3
 80032ee:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80032f2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80032f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80032fa:	dd06      	ble.n	800330a <pid_calculate_roll+0xa2>
		roll_output = roll_pid_clip;
 80032fc:	4b0e      	ldr	r3, [pc, #56]	; (8003338 <pid_calculate_roll+0xd0>)
 80032fe:	ed83 7a00 	vstr	s14, [r3]
 8003302:	e002      	b.n	800330a <pid_calculate_roll+0xa2>
		roll_output = -roll_pid_clip;
 8003304:	4b0c      	ldr	r3, [pc, #48]	; (8003338 <pid_calculate_roll+0xd0>)
 8003306:	ed83 7a00 	vstr	s14, [r3]
	}

	return roll_output;
}
 800330a:	4b0b      	ldr	r3, [pc, #44]	; (8003338 <pid_calculate_roll+0xd0>)
 800330c:	ed93 0a00 	vldr	s0, [r3]
 8003310:	4770      	bx	lr
 8003312:	bf00      	nop
 8003314:	20000364 	.word	0x20000364
 8003318:	20000020 	.word	0x20000020
 800331c:	2000049c 	.word	0x2000049c
 8003320:	2000001c 	.word	0x2000001c
 8003324:	3b012912 	.word	0x3b012912
 8003328:	200004ac 	.word	0x200004ac
 800332c:	20000368 	.word	0x20000368
 8003330:	20000018 	.word	0x20000018
 8003334:	20000484 	.word	0x20000484
 8003338:	2000036c 	.word	0x2000036c
 800333c:	20000024 	.word	0x20000024

08003340 <reset_pid_roll>:

void reset_pid_roll(){

	roll_p = 0;
 8003340:	2300      	movs	r3, #0
 8003342:	4a04      	ldr	r2, [pc, #16]	; (8003354 <reset_pid_roll+0x14>)
 8003344:	6013      	str	r3, [r2, #0]
	roll_i = 0;
 8003346:	4a04      	ldr	r2, [pc, #16]	; (8003358 <reset_pid_roll+0x18>)
 8003348:	6013      	str	r3, [r2, #0]
	roll_d = 0;
 800334a:	4a04      	ldr	r2, [pc, #16]	; (800335c <reset_pid_roll+0x1c>)
 800334c:	6013      	str	r3, [r2, #0]
	roll_output = 0;
 800334e:	4a04      	ldr	r2, [pc, #16]	; (8003360 <reset_pid_roll+0x20>)
 8003350:	6013      	str	r3, [r2, #0]

}
 8003352:	4770      	bx	lr
 8003354:	2000049c 	.word	0x2000049c
 8003358:	200004ac 	.word	0x200004ac
 800335c:	20000484 	.word	0x20000484
 8003360:	2000036c 	.word	0x2000036c

08003364 <pid_calculate_pitch>:

/** Pitch PID Calculation **/
float pid_calculate_pitch(float IMU_pitch_value, int timer_value, float pitch_setpoint) {

	//Calculate error
	pitch_error = IMU_pitch_value - pitch_setpoint;
 8003364:	ee70 0a60 	vsub.f32	s1, s0, s1
 8003368:	4b29      	ldr	r3, [pc, #164]	; (8003410 <pid_calculate_pitch+0xac>)
 800336a:	edc3 0a00 	vstr	s1, [r3]

	//Proportional component
	pitch_p = pitch_p_gain * pitch_error;
 800336e:	4b29      	ldr	r3, [pc, #164]	; (8003414 <pid_calculate_pitch+0xb0>)
 8003370:	edd3 6a00 	vldr	s13, [r3]
 8003374:	ee60 6aa6 	vmul.f32	s13, s1, s13
 8003378:	4b27      	ldr	r3, [pc, #156]	; (8003418 <pid_calculate_pitch+0xb4>)
 800337a:	edc3 6a00 	vstr	s13, [r3]

	//Integral
	pitch_i += (pitch_i_gain * pitch_error * delta_t);
 800337e:	4b27      	ldr	r3, [pc, #156]	; (800341c <pid_calculate_pitch+0xb8>)
 8003380:	edd3 7a00 	vldr	s15, [r3]
 8003384:	ee60 7aa7 	vmul.f32	s15, s1, s15
 8003388:	eddf 5a25 	vldr	s11, [pc, #148]	; 8003420 <pid_calculate_pitch+0xbc>
 800338c:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8003390:	4b24      	ldr	r3, [pc, #144]	; (8003424 <pid_calculate_pitch+0xc0>)
 8003392:	ed93 7a00 	vldr	s14, [r3]
 8003396:	ee77 7a87 	vadd.f32	s15, s15, s14
 800339a:	edc3 7a00 	vstr	s15, [r3]

	//Derivative component
	pitch_d = pitch_d_gain * ( (pitch_error - pitch_last_d_error) / delta_t);
 800339e:	4b22      	ldr	r3, [pc, #136]	; (8003428 <pid_calculate_pitch+0xc4>)
 80033a0:	ed93 6a00 	vldr	s12, [r3]
 80033a4:	ee30 6ac6 	vsub.f32	s12, s1, s12
 80033a8:	ee86 7a25 	vdiv.f32	s14, s12, s11
 80033ac:	4a1f      	ldr	r2, [pc, #124]	; (800342c <pid_calculate_pitch+0xc8>)
 80033ae:	ed92 6a00 	vldr	s12, [r2]
 80033b2:	ee27 7a06 	vmul.f32	s14, s14, s12
 80033b6:	4a1e      	ldr	r2, [pc, #120]	; (8003430 <pid_calculate_pitch+0xcc>)
 80033b8:	ed82 7a00 	vstr	s14, [r2]
	pitch_last_d_error = pitch_error;
 80033bc:	edc3 0a00 	vstr	s1, [r3]

	//PID together
	pitch_output = pitch_p + pitch_i + pitch_d;
 80033c0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80033c4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80033c8:	4b1a      	ldr	r3, [pc, #104]	; (8003434 <pid_calculate_pitch+0xd0>)
 80033ca:	edc3 7a00 	vstr	s15, [r3]

	//Clip PID output in event of extreme swings
	if (pitch_output < -pitch_pid_clip) {
 80033ce:	4b1a      	ldr	r3, [pc, #104]	; (8003438 <pid_calculate_pitch+0xd4>)
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	425a      	negs	r2, r3
 80033d4:	ee07 2a10 	vmov	s14, r2
 80033d8:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80033dc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80033e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80033e4:	d40c      	bmi.n	8003400 <pid_calculate_pitch+0x9c>
		pitch_output = -pitch_pid_clip;
	} else if (pitch_output > pitch_pid_clip) {
 80033e6:	ee07 3a10 	vmov	s14, r3
 80033ea:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80033ee:	eef4 7ac7 	vcmpe.f32	s15, s14
 80033f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80033f6:	dd06      	ble.n	8003406 <pid_calculate_pitch+0xa2>
		pitch_output = pitch_pid_clip;
 80033f8:	4b0e      	ldr	r3, [pc, #56]	; (8003434 <pid_calculate_pitch+0xd0>)
 80033fa:	ed83 7a00 	vstr	s14, [r3]
 80033fe:	e002      	b.n	8003406 <pid_calculate_pitch+0xa2>
		pitch_output = -pitch_pid_clip;
 8003400:	4b0c      	ldr	r3, [pc, #48]	; (8003434 <pid_calculate_pitch+0xd0>)
 8003402:	ed83 7a00 	vstr	s14, [r3]
	}

	return pitch_output;
}
 8003406:	4b0b      	ldr	r3, [pc, #44]	; (8003434 <pid_calculate_pitch+0xd0>)
 8003408:	ed93 0a00 	vldr	s0, [r3]
 800340c:	4770      	bx	lr
 800340e:	bf00      	nop
 8003410:	20000358 	.word	0x20000358
 8003414:	200004a4 	.word	0x200004a4
 8003418:	20000490 	.word	0x20000490
 800341c:	20000494 	.word	0x20000494
 8003420:	3b012912 	.word	0x3b012912
 8003424:	20000498 	.word	0x20000498
 8003428:	2000035c 	.word	0x2000035c
 800342c:	200004b0 	.word	0x200004b0
 8003430:	20000488 	.word	0x20000488
 8003434:	20000360 	.word	0x20000360
 8003438:	20000014 	.word	0x20000014

0800343c <reset_pid_pitch>:

void reset_pid_pitch(){

	pitch_p = 0;
 800343c:	2300      	movs	r3, #0
 800343e:	4a04      	ldr	r2, [pc, #16]	; (8003450 <reset_pid_pitch+0x14>)
 8003440:	6013      	str	r3, [r2, #0]
	pitch_i = 0;
 8003442:	4a04      	ldr	r2, [pc, #16]	; (8003454 <reset_pid_pitch+0x18>)
 8003444:	6013      	str	r3, [r2, #0]
	pitch_d = 0;
 8003446:	4a04      	ldr	r2, [pc, #16]	; (8003458 <reset_pid_pitch+0x1c>)
 8003448:	6013      	str	r3, [r2, #0]
	pitch_output = 0;
 800344a:	4a04      	ldr	r2, [pc, #16]	; (800345c <reset_pid_pitch+0x20>)
 800344c:	6013      	str	r3, [r2, #0]

}
 800344e:	4770      	bx	lr
 8003450:	20000490 	.word	0x20000490
 8003454:	20000498 	.word	0x20000498
 8003458:	20000488 	.word	0x20000488
 800345c:	20000360 	.word	0x20000360

08003460 <reset_pid_yaw>:
	return yaw_output;
}

void reset_pid_yaw(){

	yaw_p = 0;
 8003460:	2300      	movs	r3, #0
 8003462:	4a04      	ldr	r2, [pc, #16]	; (8003474 <reset_pid_yaw+0x14>)
 8003464:	6013      	str	r3, [r2, #0]
	yaw_i = 0;
 8003466:	4a04      	ldr	r2, [pc, #16]	; (8003478 <reset_pid_yaw+0x18>)
 8003468:	6013      	str	r3, [r2, #0]
	yaw_d = 0;
 800346a:	4a04      	ldr	r2, [pc, #16]	; (800347c <reset_pid_yaw+0x1c>)
 800346c:	6013      	str	r3, [r2, #0]
	yaw_output = 0;
 800346e:	4a04      	ldr	r2, [pc, #16]	; (8003480 <reset_pid_yaw+0x20>)
 8003470:	6013      	str	r3, [r2, #0]

}
 8003472:	4770      	bx	lr
 8003474:	200004a8 	.word	0x200004a8
 8003478:	200004a0 	.word	0x200004a0
 800347c:	2000048c 	.word	0x2000048c
 8003480:	20000370 	.word	0x20000370

08003484 <DWT_Init>:
 * You might need to enable access to DWT registers on Cortex-M7
 *   DWT->LAR = 0xC5ACCE55
 */
void DWT_Init(void)
{
        CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 8003484:	4a06      	ldr	r2, [pc, #24]	; (80034a0 <DWT_Init+0x1c>)
 8003486:	68d3      	ldr	r3, [r2, #12]
 8003488:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800348c:	60d3      	str	r3, [r2, #12]
        //DWT->LAR = 0xC5ACCE55;
        DWT->CYCCNT = 0;
 800348e:	4b05      	ldr	r3, [pc, #20]	; (80034a4 <DWT_Init+0x20>)
 8003490:	2200      	movs	r2, #0
 8003492:	605a      	str	r2, [r3, #4]
        DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 8003494:	681a      	ldr	r2, [r3, #0]
 8003496:	f042 0201 	orr.w	r2, r2, #1
 800349a:	601a      	str	r2, [r3, #0]

}
 800349c:	4770      	bx	lr
 800349e:	bf00      	nop
 80034a0:	e000edf0 	.word	0xe000edf0
 80034a4:	e0001000 	.word	0xe0001000

080034a8 <DWT_Delay>:
 *
 * @param uint32_t us  Number of microseconds to delay for
 */
void DWT_Delay(uint32_t us) // microseconds
{
    uint32_t startTick = DWT->CYCCNT,
 80034a8:	4b07      	ldr	r3, [pc, #28]	; (80034c8 <DWT_Delay+0x20>)
 80034aa:	685a      	ldr	r2, [r3, #4]
             delayTicks = us * (SystemCoreClock/1000000);
 80034ac:	4b07      	ldr	r3, [pc, #28]	; (80034cc <DWT_Delay+0x24>)
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	4907      	ldr	r1, [pc, #28]	; (80034d0 <DWT_Delay+0x28>)
 80034b2:	fba1 1303 	umull	r1, r3, r1, r3
 80034b6:	0c9b      	lsrs	r3, r3, #18
 80034b8:	fb00 f003 	mul.w	r0, r0, r3

    while (DWT->CYCCNT - startTick < delayTicks);
 80034bc:	4b02      	ldr	r3, [pc, #8]	; (80034c8 <DWT_Delay+0x20>)
 80034be:	685b      	ldr	r3, [r3, #4]
 80034c0:	1a9b      	subs	r3, r3, r2
 80034c2:	4283      	cmp	r3, r0
 80034c4:	d3fa      	bcc.n	80034bc <DWT_Delay+0x14>
}
 80034c6:	4770      	bx	lr
 80034c8:	e0001000 	.word	0xe0001000
 80034cc:	20000060 	.word	0x20000060
 80034d0:	431bde83 	.word	0x431bde83

080034d4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80034d4:	b510      	push	{r4, lr}
 80034d6:	4604      	mov	r4, r0
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80034d8:	4b0e      	ldr	r3, [pc, #56]	; (8003514 <HAL_InitTick+0x40>)
 80034da:	7818      	ldrb	r0, [r3, #0]
 80034dc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80034e0:	fbb3 f3f0 	udiv	r3, r3, r0
 80034e4:	4a0c      	ldr	r2, [pc, #48]	; (8003518 <HAL_InitTick+0x44>)
 80034e6:	6810      	ldr	r0, [r2, #0]
 80034e8:	fbb0 f0f3 	udiv	r0, r0, r3
 80034ec:	f000 fa44 	bl	8003978 <HAL_SYSTICK_Config>
 80034f0:	b968      	cbnz	r0, 800350e <HAL_InitTick+0x3a>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80034f2:	2c0f      	cmp	r4, #15
 80034f4:	d901      	bls.n	80034fa <HAL_InitTick+0x26>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
    uwTickPrio = TickPriority;
  }
  else
  {
    return HAL_ERROR;
 80034f6:	2001      	movs	r0, #1
 80034f8:	e00a      	b.n	8003510 <HAL_InitTick+0x3c>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80034fa:	2200      	movs	r2, #0
 80034fc:	4621      	mov	r1, r4
 80034fe:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003502:	f000 f9f7 	bl	80038f4 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003506:	4b05      	ldr	r3, [pc, #20]	; (800351c <HAL_InitTick+0x48>)
 8003508:	601c      	str	r4, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800350a:	2000      	movs	r0, #0
 800350c:	e000      	b.n	8003510 <HAL_InitTick+0x3c>
    return HAL_ERROR;
 800350e:	2001      	movs	r0, #1
}
 8003510:	bd10      	pop	{r4, pc}
 8003512:	bf00      	nop
 8003514:	20000028 	.word	0x20000028
 8003518:	20000060 	.word	0x20000060
 800351c:	2000002c 	.word	0x2000002c

08003520 <HAL_Init>:
{
 8003520:	b508      	push	{r3, lr}
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003522:	4b0b      	ldr	r3, [pc, #44]	; (8003550 <HAL_Init+0x30>)
 8003524:	681a      	ldr	r2, [r3, #0]
 8003526:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800352a:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800352c:	681a      	ldr	r2, [r3, #0]
 800352e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003532:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003534:	681a      	ldr	r2, [r3, #0]
 8003536:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800353a:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800353c:	2003      	movs	r0, #3
 800353e:	f000 f9c7 	bl	80038d0 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8003542:	2000      	movs	r0, #0
 8003544:	f7ff ffc6 	bl	80034d4 <HAL_InitTick>
  HAL_MspInit();
 8003548:	f003 fbce 	bl	8006ce8 <HAL_MspInit>
}
 800354c:	2000      	movs	r0, #0
 800354e:	bd08      	pop	{r3, pc}
 8003550:	40023c00 	.word	0x40023c00

08003554 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8003554:	4a03      	ldr	r2, [pc, #12]	; (8003564 <HAL_IncTick+0x10>)
 8003556:	6811      	ldr	r1, [r2, #0]
 8003558:	4b03      	ldr	r3, [pc, #12]	; (8003568 <HAL_IncTick+0x14>)
 800355a:	781b      	ldrb	r3, [r3, #0]
 800355c:	440b      	add	r3, r1
 800355e:	6013      	str	r3, [r2, #0]
}
 8003560:	4770      	bx	lr
 8003562:	bf00      	nop
 8003564:	200004b4 	.word	0x200004b4
 8003568:	20000028 	.word	0x20000028

0800356c <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 800356c:	4b01      	ldr	r3, [pc, #4]	; (8003574 <HAL_GetTick+0x8>)
 800356e:	6818      	ldr	r0, [r3, #0]
}
 8003570:	4770      	bx	lr
 8003572:	bf00      	nop
 8003574:	200004b4 	.word	0x200004b4

08003578 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003578:	b538      	push	{r3, r4, r5, lr}
 800357a:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 800357c:	f7ff fff6 	bl	800356c <HAL_GetTick>
 8003580:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003582:	f1b4 3fff 	cmp.w	r4, #4294967295	; 0xffffffff
 8003586:	d002      	beq.n	800358e <HAL_Delay+0x16>
  {
    wait += (uint32_t)(uwTickFreq);
 8003588:	4b04      	ldr	r3, [pc, #16]	; (800359c <HAL_Delay+0x24>)
 800358a:	781b      	ldrb	r3, [r3, #0]
 800358c:	441c      	add	r4, r3
  }

  while((HAL_GetTick() - tickstart) < wait)
 800358e:	f7ff ffed 	bl	800356c <HAL_GetTick>
 8003592:	1b40      	subs	r0, r0, r5
 8003594:	42a0      	cmp	r0, r4
 8003596:	d3fa      	bcc.n	800358e <HAL_Delay+0x16>
  {
  }
}
 8003598:	bd38      	pop	{r3, r4, r5, pc}
 800359a:	bf00      	nop
 800359c:	20000028 	.word	0x20000028

080035a0 <ADC_Init>:
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80035a0:	4b4a      	ldr	r3, [pc, #296]	; (80036cc <ADC_Init+0x12c>)
 80035a2:	685a      	ldr	r2, [r3, #4]
 80035a4:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 80035a8:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80035aa:	685a      	ldr	r2, [r3, #4]
 80035ac:	6841      	ldr	r1, [r0, #4]
 80035ae:	430a      	orrs	r2, r1
 80035b0:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80035b2:	6802      	ldr	r2, [r0, #0]
 80035b4:	6853      	ldr	r3, [r2, #4]
 80035b6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80035ba:	6053      	str	r3, [r2, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80035bc:	6802      	ldr	r2, [r0, #0]
 80035be:	6853      	ldr	r3, [r2, #4]
 80035c0:	6901      	ldr	r1, [r0, #16]
 80035c2:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80035c6:	6053      	str	r3, [r2, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80035c8:	6802      	ldr	r2, [r0, #0]
 80035ca:	6853      	ldr	r3, [r2, #4]
 80035cc:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 80035d0:	6053      	str	r3, [r2, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80035d2:	6802      	ldr	r2, [r0, #0]
 80035d4:	6853      	ldr	r3, [r2, #4]
 80035d6:	6881      	ldr	r1, [r0, #8]
 80035d8:	430b      	orrs	r3, r1
 80035da:	6053      	str	r3, [r2, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80035dc:	6802      	ldr	r2, [r0, #0]
 80035de:	6893      	ldr	r3, [r2, #8]
 80035e0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80035e4:	6093      	str	r3, [r2, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80035e6:	6802      	ldr	r2, [r0, #0]
 80035e8:	6893      	ldr	r3, [r2, #8]
 80035ea:	68c1      	ldr	r1, [r0, #12]
 80035ec:	430b      	orrs	r3, r1
 80035ee:	6093      	str	r3, [r2, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80035f0:	6a82      	ldr	r2, [r0, #40]	; 0x28
 80035f2:	4b37      	ldr	r3, [pc, #220]	; (80036d0 <ADC_Init+0x130>)
 80035f4:	429a      	cmp	r2, r3
 80035f6:	d04b      	beq.n	8003690 <ADC_Init+0xf0>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80035f8:	6802      	ldr	r2, [r0, #0]
 80035fa:	6893      	ldr	r3, [r2, #8]
 80035fc:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
 8003600:	6093      	str	r3, [r2, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003602:	6802      	ldr	r2, [r0, #0]
 8003604:	6893      	ldr	r3, [r2, #8]
 8003606:	6a81      	ldr	r1, [r0, #40]	; 0x28
 8003608:	430b      	orrs	r3, r1
 800360a:	6093      	str	r3, [r2, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800360c:	6802      	ldr	r2, [r0, #0]
 800360e:	6893      	ldr	r3, [r2, #8]
 8003610:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 8003614:	6093      	str	r3, [r2, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8003616:	6802      	ldr	r2, [r0, #0]
 8003618:	6893      	ldr	r3, [r2, #8]
 800361a:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 800361c:	430b      	orrs	r3, r1
 800361e:	6093      	str	r3, [r2, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8003620:	6802      	ldr	r2, [r0, #0]
 8003622:	6893      	ldr	r3, [r2, #8]
 8003624:	f023 0302 	bic.w	r3, r3, #2
 8003628:	6093      	str	r3, [r2, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800362a:	6802      	ldr	r2, [r0, #0]
 800362c:	6893      	ldr	r3, [r2, #8]
 800362e:	7e01      	ldrb	r1, [r0, #24]
 8003630:	ea43 0341 	orr.w	r3, r3, r1, lsl #1
 8003634:	6093      	str	r3, [r2, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8003636:	f890 3020 	ldrb.w	r3, [r0, #32]
 800363a:	2b00      	cmp	r3, #0
 800363c:	d133      	bne.n	80036a6 <ADC_Init+0x106>
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800363e:	6802      	ldr	r2, [r0, #0]
 8003640:	6853      	ldr	r3, [r2, #4]
 8003642:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003646:	6053      	str	r3, [r2, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003648:	6802      	ldr	r2, [r0, #0]
 800364a:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 800364c:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8003650:	62d3      	str	r3, [r2, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003652:	6801      	ldr	r1, [r0, #0]
 8003654:	6acb      	ldr	r3, [r1, #44]	; 0x2c
 8003656:	69c2      	ldr	r2, [r0, #28]
 8003658:	3a01      	subs	r2, #1
 800365a:	ea43 5302 	orr.w	r3, r3, r2, lsl #20
 800365e:	62cb      	str	r3, [r1, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003660:	6802      	ldr	r2, [r0, #0]
 8003662:	6893      	ldr	r3, [r2, #8]
 8003664:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003668:	6093      	str	r3, [r2, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800366a:	6802      	ldr	r2, [r0, #0]
 800366c:	6893      	ldr	r3, [r2, #8]
 800366e:	f890 1030 	ldrb.w	r1, [r0, #48]	; 0x30
 8003672:	ea43 2341 	orr.w	r3, r3, r1, lsl #9
 8003676:	6093      	str	r3, [r2, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003678:	6802      	ldr	r2, [r0, #0]
 800367a:	6893      	ldr	r3, [r2, #8]
 800367c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003680:	6093      	str	r3, [r2, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003682:	6802      	ldr	r2, [r0, #0]
 8003684:	6893      	ldr	r3, [r2, #8]
 8003686:	6941      	ldr	r1, [r0, #20]
 8003688:	ea43 2381 	orr.w	r3, r3, r1, lsl #10
 800368c:	6093      	str	r3, [r2, #8]
}
 800368e:	4770      	bx	lr
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003690:	6802      	ldr	r2, [r0, #0]
 8003692:	6893      	ldr	r3, [r2, #8]
 8003694:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
 8003698:	6093      	str	r3, [r2, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800369a:	6802      	ldr	r2, [r0, #0]
 800369c:	6893      	ldr	r3, [r2, #8]
 800369e:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 80036a2:	6093      	str	r3, [r2, #8]
 80036a4:	e7bc      	b.n	8003620 <ADC_Init+0x80>
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80036a6:	6802      	ldr	r2, [r0, #0]
 80036a8:	6853      	ldr	r3, [r2, #4]
 80036aa:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80036ae:	6053      	str	r3, [r2, #4]
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80036b0:	6802      	ldr	r2, [r0, #0]
 80036b2:	6853      	ldr	r3, [r2, #4]
 80036b4:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 80036b8:	6053      	str	r3, [r2, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80036ba:	6801      	ldr	r1, [r0, #0]
 80036bc:	684b      	ldr	r3, [r1, #4]
 80036be:	6a42      	ldr	r2, [r0, #36]	; 0x24
 80036c0:	3a01      	subs	r2, #1
 80036c2:	ea43 3342 	orr.w	r3, r3, r2, lsl #13
 80036c6:	604b      	str	r3, [r1, #4]
 80036c8:	e7be      	b.n	8003648 <ADC_Init+0xa8>
 80036ca:	bf00      	nop
 80036cc:	40012300 	.word	0x40012300
 80036d0:	0f000001 	.word	0x0f000001

080036d4 <HAL_ADC_Init>:
  if(hadc == NULL)
 80036d4:	b338      	cbz	r0, 8003726 <HAL_ADC_Init+0x52>
{
 80036d6:	b510      	push	{r4, lr}
 80036d8:	4604      	mov	r4, r0
  if(hadc->State == HAL_ADC_STATE_RESET)
 80036da:	6c03      	ldr	r3, [r0, #64]	; 0x40
 80036dc:	b143      	cbz	r3, 80036f0 <HAL_ADC_Init+0x1c>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80036de:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80036e0:	f013 0f10 	tst.w	r3, #16
 80036e4:	d00b      	beq.n	80036fe <HAL_ADC_Init+0x2a>
    tmp_hal_status = HAL_ERROR;
 80036e6:	2001      	movs	r0, #1
  __HAL_UNLOCK(hadc);
 80036e8:	2300      	movs	r3, #0
 80036ea:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 80036ee:	bd10      	pop	{r4, pc}
    HAL_ADC_MspInit(hadc);
 80036f0:	f003 fb1a 	bl	8006d28 <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 80036f4:	2300      	movs	r3, #0
 80036f6:	6463      	str	r3, [r4, #68]	; 0x44
    hadc->Lock = HAL_UNLOCKED;
 80036f8:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
 80036fc:	e7ef      	b.n	80036de <HAL_ADC_Init+0xa>
    ADC_STATE_CLR_SET(hadc->State,
 80036fe:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003700:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003704:	f023 0302 	bic.w	r3, r3, #2
 8003708:	f043 0302 	orr.w	r3, r3, #2
 800370c:	6423      	str	r3, [r4, #64]	; 0x40
    ADC_Init(hadc);
 800370e:	4620      	mov	r0, r4
 8003710:	f7ff ff46 	bl	80035a0 <ADC_Init>
    ADC_CLEAR_ERRORCODE(hadc);
 8003714:	2000      	movs	r0, #0
 8003716:	6460      	str	r0, [r4, #68]	; 0x44
    ADC_STATE_CLR_SET(hadc->State,
 8003718:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800371a:	f023 0303 	bic.w	r3, r3, #3
 800371e:	f043 0301 	orr.w	r3, r3, #1
 8003722:	6423      	str	r3, [r4, #64]	; 0x40
 8003724:	e7e0      	b.n	80036e8 <HAL_ADC_Init+0x14>
    return HAL_ERROR;
 8003726:	2001      	movs	r0, #1
}
 8003728:	4770      	bx	lr
	...

0800372c <HAL_ADC_ConfigChannel>:
{
 800372c:	b430      	push	{r4, r5}
 800372e:	b082      	sub	sp, #8
  __IO uint32_t counter = 0U;
 8003730:	2300      	movs	r3, #0
 8003732:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hadc);
 8003734:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8003738:	2b01      	cmp	r3, #1
 800373a:	f000 80bd 	beq.w	80038b8 <HAL_ADC_ConfigChannel+0x18c>
 800373e:	2301      	movs	r3, #1
 8003740:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  if (sConfig->Channel > ADC_CHANNEL_9)
 8003744:	680b      	ldr	r3, [r1, #0]
 8003746:	2b09      	cmp	r3, #9
 8003748:	d93e      	bls.n	80037c8 <HAL_ADC_ConfigChannel+0x9c>
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800374a:	6805      	ldr	r5, [r0, #0]
 800374c:	68ea      	ldr	r2, [r5, #12]
 800374e:	b29b      	uxth	r3, r3
 8003750:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8003754:	3b1e      	subs	r3, #30
 8003756:	2407      	movs	r4, #7
 8003758:	fa04 f303 	lsl.w	r3, r4, r3
 800375c:	ea22 0303 	bic.w	r3, r2, r3
 8003760:	60eb      	str	r3, [r5, #12]
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8003762:	6805      	ldr	r5, [r0, #0]
 8003764:	68ea      	ldr	r2, [r5, #12]
 8003766:	688c      	ldr	r4, [r1, #8]
 8003768:	880b      	ldrh	r3, [r1, #0]
 800376a:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800376e:	3b1e      	subs	r3, #30
 8003770:	fa04 f303 	lsl.w	r3, r4, r3
 8003774:	4313      	orrs	r3, r2
 8003776:	60eb      	str	r3, [r5, #12]
  if (sConfig->Rank < 7U)
 8003778:	684b      	ldr	r3, [r1, #4]
 800377a:	2b06      	cmp	r3, #6
 800377c:	d83a      	bhi.n	80037f4 <HAL_ADC_ConfigChannel+0xc8>
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800377e:	6805      	ldr	r5, [r0, #0]
 8003780:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 8003782:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8003786:	3b05      	subs	r3, #5
 8003788:	241f      	movs	r4, #31
 800378a:	fa04 f303 	lsl.w	r3, r4, r3
 800378e:	ea22 0303 	bic.w	r3, r2, r3
 8003792:	636b      	str	r3, [r5, #52]	; 0x34
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003794:	6805      	ldr	r5, [r0, #0]
 8003796:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 8003798:	684b      	ldr	r3, [r1, #4]
 800379a:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800379e:	3b05      	subs	r3, #5
 80037a0:	880c      	ldrh	r4, [r1, #0]
 80037a2:	fa04 f303 	lsl.w	r3, r4, r3
 80037a6:	4313      	orrs	r3, r2
 80037a8:	636b      	str	r3, [r5, #52]	; 0x34
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80037aa:	6802      	ldr	r2, [r0, #0]
 80037ac:	4b43      	ldr	r3, [pc, #268]	; (80038bc <HAL_ADC_ConfigChannel+0x190>)
 80037ae:	429a      	cmp	r2, r3
 80037b0:	d050      	beq.n	8003854 <HAL_ADC_ConfigChannel+0x128>
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80037b2:	6802      	ldr	r2, [r0, #0]
 80037b4:	4b41      	ldr	r3, [pc, #260]	; (80038bc <HAL_ADC_ConfigChannel+0x190>)
 80037b6:	429a      	cmp	r2, r3
 80037b8:	d059      	beq.n	800386e <HAL_ADC_ConfigChannel+0x142>
  __HAL_UNLOCK(hadc);
 80037ba:	2300      	movs	r3, #0
 80037bc:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  return HAL_OK;
 80037c0:	4618      	mov	r0, r3
}
 80037c2:	b002      	add	sp, #8
 80037c4:	bc30      	pop	{r4, r5}
 80037c6:	4770      	bx	lr
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80037c8:	6805      	ldr	r5, [r0, #0]
 80037ca:	692a      	ldr	r2, [r5, #16]
 80037cc:	b29b      	uxth	r3, r3
 80037ce:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80037d2:	2407      	movs	r4, #7
 80037d4:	fa04 f303 	lsl.w	r3, r4, r3
 80037d8:	ea22 0303 	bic.w	r3, r2, r3
 80037dc:	612b      	str	r3, [r5, #16]
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80037de:	6805      	ldr	r5, [r0, #0]
 80037e0:	692a      	ldr	r2, [r5, #16]
 80037e2:	688c      	ldr	r4, [r1, #8]
 80037e4:	880b      	ldrh	r3, [r1, #0]
 80037e6:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80037ea:	fa04 f303 	lsl.w	r3, r4, r3
 80037ee:	4313      	orrs	r3, r2
 80037f0:	612b      	str	r3, [r5, #16]
 80037f2:	e7c1      	b.n	8003778 <HAL_ADC_ConfigChannel+0x4c>
  else if (sConfig->Rank < 13U)
 80037f4:	2b0c      	cmp	r3, #12
 80037f6:	d816      	bhi.n	8003826 <HAL_ADC_ConfigChannel+0xfa>
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80037f8:	6805      	ldr	r5, [r0, #0]
 80037fa:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 80037fc:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8003800:	3b23      	subs	r3, #35	; 0x23
 8003802:	241f      	movs	r4, #31
 8003804:	fa04 f303 	lsl.w	r3, r4, r3
 8003808:	ea22 0303 	bic.w	r3, r2, r3
 800380c:	632b      	str	r3, [r5, #48]	; 0x30
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800380e:	6805      	ldr	r5, [r0, #0]
 8003810:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 8003812:	684b      	ldr	r3, [r1, #4]
 8003814:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8003818:	3b23      	subs	r3, #35	; 0x23
 800381a:	880c      	ldrh	r4, [r1, #0]
 800381c:	fa04 f303 	lsl.w	r3, r4, r3
 8003820:	4313      	orrs	r3, r2
 8003822:	632b      	str	r3, [r5, #48]	; 0x30
 8003824:	e7c1      	b.n	80037aa <HAL_ADC_ConfigChannel+0x7e>
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8003826:	6805      	ldr	r5, [r0, #0]
 8003828:	6aea      	ldr	r2, [r5, #44]	; 0x2c
 800382a:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800382e:	3b41      	subs	r3, #65	; 0x41
 8003830:	241f      	movs	r4, #31
 8003832:	fa04 f303 	lsl.w	r3, r4, r3
 8003836:	ea22 0303 	bic.w	r3, r2, r3
 800383a:	62eb      	str	r3, [r5, #44]	; 0x2c
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800383c:	6805      	ldr	r5, [r0, #0]
 800383e:	6aea      	ldr	r2, [r5, #44]	; 0x2c
 8003840:	684b      	ldr	r3, [r1, #4]
 8003842:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8003846:	3b41      	subs	r3, #65	; 0x41
 8003848:	880c      	ldrh	r4, [r1, #0]
 800384a:	fa04 f303 	lsl.w	r3, r4, r3
 800384e:	4313      	orrs	r3, r2
 8003850:	62eb      	str	r3, [r5, #44]	; 0x2c
 8003852:	e7aa      	b.n	80037aa <HAL_ADC_ConfigChannel+0x7e>
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003854:	680b      	ldr	r3, [r1, #0]
 8003856:	2b12      	cmp	r3, #18
 8003858:	d1ab      	bne.n	80037b2 <HAL_ADC_ConfigChannel+0x86>
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 800385a:	4b19      	ldr	r3, [pc, #100]	; (80038c0 <HAL_ADC_ConfigChannel+0x194>)
 800385c:	685a      	ldr	r2, [r3, #4]
 800385e:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
 8003862:	605a      	str	r2, [r3, #4]
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8003864:	685a      	ldr	r2, [r3, #4]
 8003866:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 800386a:	605a      	str	r2, [r3, #4]
 800386c:	e7a1      	b.n	80037b2 <HAL_ADC_ConfigChannel+0x86>
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800386e:	680b      	ldr	r3, [r1, #0]
 8003870:	4a14      	ldr	r2, [pc, #80]	; (80038c4 <HAL_ADC_ConfigChannel+0x198>)
 8003872:	4293      	cmp	r3, r2
 8003874:	d001      	beq.n	800387a <HAL_ADC_ConfigChannel+0x14e>
 8003876:	2b11      	cmp	r3, #17
 8003878:	d19f      	bne.n	80037ba <HAL_ADC_ConfigChannel+0x8e>
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 800387a:	4b11      	ldr	r3, [pc, #68]	; (80038c0 <HAL_ADC_ConfigChannel+0x194>)
 800387c:	685a      	ldr	r2, [r3, #4]
 800387e:	f422 0280 	bic.w	r2, r2, #4194304	; 0x400000
 8003882:	605a      	str	r2, [r3, #4]
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8003884:	685a      	ldr	r2, [r3, #4]
 8003886:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 800388a:	605a      	str	r2, [r3, #4]
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 800388c:	680a      	ldr	r2, [r1, #0]
 800388e:	4b0d      	ldr	r3, [pc, #52]	; (80038c4 <HAL_ADC_ConfigChannel+0x198>)
 8003890:	429a      	cmp	r2, r3
 8003892:	d192      	bne.n	80037ba <HAL_ADC_ConfigChannel+0x8e>
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003894:	4b0c      	ldr	r3, [pc, #48]	; (80038c8 <HAL_ADC_ConfigChannel+0x19c>)
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	4a0c      	ldr	r2, [pc, #48]	; (80038cc <HAL_ADC_ConfigChannel+0x1a0>)
 800389a:	fba2 2303 	umull	r2, r3, r2, r3
 800389e:	0c9b      	lsrs	r3, r3, #18
 80038a0:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80038a4:	005a      	lsls	r2, r3, #1
 80038a6:	9201      	str	r2, [sp, #4]
      while(counter != 0U)
 80038a8:	e002      	b.n	80038b0 <HAL_ADC_ConfigChannel+0x184>
        counter--;
 80038aa:	9b01      	ldr	r3, [sp, #4]
 80038ac:	3b01      	subs	r3, #1
 80038ae:	9301      	str	r3, [sp, #4]
      while(counter != 0U)
 80038b0:	9b01      	ldr	r3, [sp, #4]
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d1f9      	bne.n	80038aa <HAL_ADC_ConfigChannel+0x17e>
 80038b6:	e780      	b.n	80037ba <HAL_ADC_ConfigChannel+0x8e>
  __HAL_LOCK(hadc);
 80038b8:	2002      	movs	r0, #2
 80038ba:	e782      	b.n	80037c2 <HAL_ADC_ConfigChannel+0x96>
 80038bc:	40012000 	.word	0x40012000
 80038c0:	40012300 	.word	0x40012300
 80038c4:	10000012 	.word	0x10000012
 80038c8:	20000060 	.word	0x20000060
 80038cc:	431bde83 	.word	0x431bde83

080038d0 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80038d0:	4a07      	ldr	r2, [pc, #28]	; (80038f0 <HAL_NVIC_SetPriorityGrouping+0x20>)
 80038d2:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80038d4:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80038d8:	041b      	lsls	r3, r3, #16
 80038da:	0c1b      	lsrs	r3, r3, #16
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80038dc:	0200      	lsls	r0, r0, #8
 80038de:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80038e2:	4318      	orrs	r0, r3
  reg_value  =  (reg_value                                   |
 80038e4:	f040 60bf 	orr.w	r0, r0, #100139008	; 0x5f80000
 80038e8:	f440 3000 	orr.w	r0, r0, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 80038ec:	60d0      	str	r0, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 80038ee:	4770      	bx	lr
 80038f0:	e000ed00 	.word	0xe000ed00

080038f4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80038f4:	b430      	push	{r4, r5}
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80038f6:	4b17      	ldr	r3, [pc, #92]	; (8003954 <HAL_NVIC_SetPriority+0x60>)
 80038f8:	68db      	ldr	r3, [r3, #12]
 80038fa:	f3c3 2302 	ubfx	r3, r3, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80038fe:	f1c3 0407 	rsb	r4, r3, #7
 8003902:	2c04      	cmp	r4, #4
 8003904:	bf28      	it	cs
 8003906:	2404      	movcs	r4, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003908:	1d1d      	adds	r5, r3, #4
 800390a:	2d06      	cmp	r5, #6
 800390c:	d918      	bls.n	8003940 <HAL_NVIC_SetPriority+0x4c>
 800390e:	3b03      	subs	r3, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003910:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8003914:	fa05 f404 	lsl.w	r4, r5, r4
 8003918:	ea21 0104 	bic.w	r1, r1, r4
 800391c:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800391e:	fa05 f303 	lsl.w	r3, r5, r3
 8003922:	ea22 0303 	bic.w	r3, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003926:	4319      	orrs	r1, r3
  if ((int32_t)(IRQn) >= 0)
 8003928:	2800      	cmp	r0, #0
 800392a:	db0b      	blt.n	8003944 <HAL_NVIC_SetPriority+0x50>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800392c:	0109      	lsls	r1, r1, #4
 800392e:	b2c9      	uxtb	r1, r1
 8003930:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 8003934:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 8003938:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 800393c:	bc30      	pop	{r4, r5}
 800393e:	4770      	bx	lr
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003940:	2300      	movs	r3, #0
 8003942:	e7e5      	b.n	8003910 <HAL_NVIC_SetPriority+0x1c>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003944:	f000 000f 	and.w	r0, r0, #15
 8003948:	0109      	lsls	r1, r1, #4
 800394a:	b2c9      	uxtb	r1, r1
 800394c:	4b02      	ldr	r3, [pc, #8]	; (8003958 <HAL_NVIC_SetPriority+0x64>)
 800394e:	5419      	strb	r1, [r3, r0]
 8003950:	e7f4      	b.n	800393c <HAL_NVIC_SetPriority+0x48>
 8003952:	bf00      	nop
 8003954:	e000ed00 	.word	0xe000ed00
 8003958:	e000ed14 	.word	0xe000ed14

0800395c <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 800395c:	2800      	cmp	r0, #0
 800395e:	db07      	blt.n	8003970 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003960:	f000 021f 	and.w	r2, r0, #31
 8003964:	0940      	lsrs	r0, r0, #5
 8003966:	2301      	movs	r3, #1
 8003968:	4093      	lsls	r3, r2
 800396a:	4a02      	ldr	r2, [pc, #8]	; (8003974 <HAL_NVIC_EnableIRQ+0x18>)
 800396c:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8003970:	4770      	bx	lr
 8003972:	bf00      	nop
 8003974:	e000e100 	.word	0xe000e100

08003978 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003978:	3801      	subs	r0, #1
 800397a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 800397e:	d20a      	bcs.n	8003996 <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003980:	4b06      	ldr	r3, [pc, #24]	; (800399c <HAL_SYSTICK_Config+0x24>)
 8003982:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003984:	4a06      	ldr	r2, [pc, #24]	; (80039a0 <HAL_SYSTICK_Config+0x28>)
 8003986:	21f0      	movs	r1, #240	; 0xf0
 8003988:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800398c:	2000      	movs	r0, #0
 800398e:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003990:	2207      	movs	r2, #7
 8003992:	601a      	str	r2, [r3, #0]
 8003994:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8003996:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8003998:	4770      	bx	lr
 800399a:	bf00      	nop
 800399c:	e000e010 	.word	0xe000e010
 80039a0:	e000ed00 	.word	0xe000ed00

080039a4 <HAL_GPIO_Init>:
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80039a4:	2300      	movs	r3, #0
 80039a6:	2b0f      	cmp	r3, #15
 80039a8:	f200 80c5 	bhi.w	8003b36 <HAL_GPIO_Init+0x192>
{
 80039ac:	b4f0      	push	{r4, r5, r6, r7}
 80039ae:	b082      	sub	sp, #8
 80039b0:	e039      	b.n	8003a26 <HAL_GPIO_Init+0x82>
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80039b2:	2204      	movs	r2, #4
 80039b4:	e000      	b.n	80039b8 <HAL_GPIO_Init+0x14>
 80039b6:	2200      	movs	r2, #0
 80039b8:	40b2      	lsls	r2, r6
 80039ba:	433a      	orrs	r2, r7
        SYSCFG->EXTICR[position >> 2U] = temp;
 80039bc:	3402      	adds	r4, #2
 80039be:	4e5e      	ldr	r6, [pc, #376]	; (8003b38 <HAL_GPIO_Init+0x194>)
 80039c0:	f846 2024 	str.w	r2, [r6, r4, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80039c4:	4a5d      	ldr	r2, [pc, #372]	; (8003b3c <HAL_GPIO_Init+0x198>)
 80039c6:	6814      	ldr	r4, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
 80039c8:	43ea      	mvns	r2, r5
 80039ca:	ea02 0604 	and.w	r6, r2, r4
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80039ce:	684f      	ldr	r7, [r1, #4]
 80039d0:	f417 3f80 	tst.w	r7, #65536	; 0x10000
 80039d4:	d001      	beq.n	80039da <HAL_GPIO_Init+0x36>
        {
          temp |= iocurrent;
 80039d6:	ea45 0604 	orr.w	r6, r5, r4
        }
        EXTI->IMR = temp;
 80039da:	4c58      	ldr	r4, [pc, #352]	; (8003b3c <HAL_GPIO_Init+0x198>)
 80039dc:	6026      	str	r6, [r4, #0]

        temp = EXTI->EMR;
 80039de:	6864      	ldr	r4, [r4, #4]
        temp &= ~((uint32_t)iocurrent);
 80039e0:	ea02 0604 	and.w	r6, r2, r4
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80039e4:	684f      	ldr	r7, [r1, #4]
 80039e6:	f417 3f00 	tst.w	r7, #131072	; 0x20000
 80039ea:	d001      	beq.n	80039f0 <HAL_GPIO_Init+0x4c>
        {
          temp |= iocurrent;
 80039ec:	ea45 0604 	orr.w	r6, r5, r4
        }
        EXTI->EMR = temp;
 80039f0:	4c52      	ldr	r4, [pc, #328]	; (8003b3c <HAL_GPIO_Init+0x198>)
 80039f2:	6066      	str	r6, [r4, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80039f4:	68a4      	ldr	r4, [r4, #8]
        temp &= ~((uint32_t)iocurrent);
 80039f6:	ea02 0604 	and.w	r6, r2, r4
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80039fa:	684f      	ldr	r7, [r1, #4]
 80039fc:	f417 1f80 	tst.w	r7, #1048576	; 0x100000
 8003a00:	d001      	beq.n	8003a06 <HAL_GPIO_Init+0x62>
        {
          temp |= iocurrent;
 8003a02:	ea45 0604 	orr.w	r6, r5, r4
        }
        EXTI->RTSR = temp;
 8003a06:	4c4d      	ldr	r4, [pc, #308]	; (8003b3c <HAL_GPIO_Init+0x198>)
 8003a08:	60a6      	str	r6, [r4, #8]

        temp = EXTI->FTSR;
 8003a0a:	68e4      	ldr	r4, [r4, #12]
        temp &= ~((uint32_t)iocurrent);
 8003a0c:	4022      	ands	r2, r4
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003a0e:	684e      	ldr	r6, [r1, #4]
 8003a10:	f416 1f00 	tst.w	r6, #2097152	; 0x200000
 8003a14:	d001      	beq.n	8003a1a <HAL_GPIO_Init+0x76>
        {
          temp |= iocurrent;
 8003a16:	ea45 0204 	orr.w	r2, r5, r4
        }
        EXTI->FTSR = temp;
 8003a1a:	4c48      	ldr	r4, [pc, #288]	; (8003b3c <HAL_GPIO_Init+0x198>)
 8003a1c:	60e2      	str	r2, [r4, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003a1e:	3301      	adds	r3, #1
 8003a20:	2b0f      	cmp	r3, #15
 8003a22:	f200 8085 	bhi.w	8003b30 <HAL_GPIO_Init+0x18c>
    ioposition = 0x01U << position;
 8003a26:	2201      	movs	r2, #1
 8003a28:	409a      	lsls	r2, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003a2a:	680c      	ldr	r4, [r1, #0]
 8003a2c:	ea04 0502 	and.w	r5, r4, r2
    if(iocurrent == ioposition)
 8003a30:	42aa      	cmp	r2, r5
 8003a32:	d1f4      	bne.n	8003a1e <HAL_GPIO_Init+0x7a>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003a34:	684c      	ldr	r4, [r1, #4]
 8003a36:	2c02      	cmp	r4, #2
 8003a38:	d001      	beq.n	8003a3e <HAL_GPIO_Init+0x9a>
 8003a3a:	2c12      	cmp	r4, #18
 8003a3c:	d110      	bne.n	8003a60 <HAL_GPIO_Init+0xbc>
        temp = GPIOx->AFR[position >> 3U];
 8003a3e:	08de      	lsrs	r6, r3, #3
 8003a40:	3608      	adds	r6, #8
 8003a42:	f850 c026 	ldr.w	ip, [r0, r6, lsl #2]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003a46:	f003 0407 	and.w	r4, r3, #7
 8003a4a:	00a7      	lsls	r7, r4, #2
 8003a4c:	240f      	movs	r4, #15
 8003a4e:	40bc      	lsls	r4, r7
 8003a50:	ea2c 0c04 	bic.w	ip, ip, r4
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003a54:	690c      	ldr	r4, [r1, #16]
 8003a56:	40bc      	lsls	r4, r7
 8003a58:	ea44 040c 	orr.w	r4, r4, ip
        GPIOx->AFR[position >> 3U] = temp;
 8003a5c:	f840 4026 	str.w	r4, [r0, r6, lsl #2]
      temp = GPIOx->MODER;
 8003a60:	6804      	ldr	r4, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003a62:	005f      	lsls	r7, r3, #1
 8003a64:	2603      	movs	r6, #3
 8003a66:	40be      	lsls	r6, r7
 8003a68:	43f6      	mvns	r6, r6
 8003a6a:	ea06 0c04 	and.w	ip, r6, r4
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003a6e:	684c      	ldr	r4, [r1, #4]
 8003a70:	f004 0403 	and.w	r4, r4, #3
 8003a74:	40bc      	lsls	r4, r7
 8003a76:	ea44 040c 	orr.w	r4, r4, ip
      GPIOx->MODER = temp;
 8003a7a:	6004      	str	r4, [r0, #0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003a7c:	684c      	ldr	r4, [r1, #4]
 8003a7e:	f104 3cff 	add.w	ip, r4, #4294967295	; 0xffffffff
 8003a82:	f1bc 0f01 	cmp.w	ip, #1
 8003a86:	d903      	bls.n	8003a90 <HAL_GPIO_Init+0xec>
 8003a88:	2c11      	cmp	r4, #17
 8003a8a:	d001      	beq.n	8003a90 <HAL_GPIO_Init+0xec>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003a8c:	2c12      	cmp	r4, #18
 8003a8e:	d110      	bne.n	8003ab2 <HAL_GPIO_Init+0x10e>
        temp = GPIOx->OSPEEDR; 
 8003a90:	6884      	ldr	r4, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003a92:	ea06 0c04 	and.w	ip, r6, r4
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003a96:	68cc      	ldr	r4, [r1, #12]
 8003a98:	40bc      	lsls	r4, r7
 8003a9a:	ea44 040c 	orr.w	r4, r4, ip
        GPIOx->OSPEEDR = temp;
 8003a9e:	6084      	str	r4, [r0, #8]
        temp = GPIOx->OTYPER;
 8003aa0:	6844      	ldr	r4, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003aa2:	ea24 0202 	bic.w	r2, r4, r2
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8003aa6:	684c      	ldr	r4, [r1, #4]
 8003aa8:	f3c4 1400 	ubfx	r4, r4, #4, #1
 8003aac:	409c      	lsls	r4, r3
 8003aae:	4314      	orrs	r4, r2
        GPIOx->OTYPER = temp;
 8003ab0:	6044      	str	r4, [r0, #4]
      temp = GPIOx->PUPDR;
 8003ab2:	68c2      	ldr	r2, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003ab4:	4016      	ands	r6, r2
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003ab6:	688a      	ldr	r2, [r1, #8]
 8003ab8:	40ba      	lsls	r2, r7
 8003aba:	4332      	orrs	r2, r6
      GPIOx->PUPDR = temp;
 8003abc:	60c2      	str	r2, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003abe:	684a      	ldr	r2, [r1, #4]
 8003ac0:	f012 5f80 	tst.w	r2, #268435456	; 0x10000000
 8003ac4:	d0ab      	beq.n	8003a1e <HAL_GPIO_Init+0x7a>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003ac6:	2200      	movs	r2, #0
 8003ac8:	9201      	str	r2, [sp, #4]
 8003aca:	4a1d      	ldr	r2, [pc, #116]	; (8003b40 <HAL_GPIO_Init+0x19c>)
 8003acc:	6c54      	ldr	r4, [r2, #68]	; 0x44
 8003ace:	f444 4480 	orr.w	r4, r4, #16384	; 0x4000
 8003ad2:	6454      	str	r4, [r2, #68]	; 0x44
 8003ad4:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8003ad6:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8003ada:	9201      	str	r2, [sp, #4]
 8003adc:	9a01      	ldr	r2, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2U];
 8003ade:	089c      	lsrs	r4, r3, #2
 8003ae0:	1ca6      	adds	r6, r4, #2
 8003ae2:	4a15      	ldr	r2, [pc, #84]	; (8003b38 <HAL_GPIO_Init+0x194>)
 8003ae4:	f852 7026 	ldr.w	r7, [r2, r6, lsl #2]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003ae8:	f003 0203 	and.w	r2, r3, #3
 8003aec:	0096      	lsls	r6, r2, #2
 8003aee:	220f      	movs	r2, #15
 8003af0:	40b2      	lsls	r2, r6
 8003af2:	ea27 0702 	bic.w	r7, r7, r2
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003af6:	4a13      	ldr	r2, [pc, #76]	; (8003b44 <HAL_GPIO_Init+0x1a0>)
 8003af8:	4290      	cmp	r0, r2
 8003afa:	f43f af5c 	beq.w	80039b6 <HAL_GPIO_Init+0x12>
 8003afe:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003b02:	4290      	cmp	r0, r2
 8003b04:	d00e      	beq.n	8003b24 <HAL_GPIO_Init+0x180>
 8003b06:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003b0a:	4290      	cmp	r0, r2
 8003b0c:	d00c      	beq.n	8003b28 <HAL_GPIO_Init+0x184>
 8003b0e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003b12:	4290      	cmp	r0, r2
 8003b14:	d00a      	beq.n	8003b2c <HAL_GPIO_Init+0x188>
 8003b16:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003b1a:	4290      	cmp	r0, r2
 8003b1c:	f43f af49 	beq.w	80039b2 <HAL_GPIO_Init+0xe>
 8003b20:	2207      	movs	r2, #7
 8003b22:	e749      	b.n	80039b8 <HAL_GPIO_Init+0x14>
 8003b24:	2201      	movs	r2, #1
 8003b26:	e747      	b.n	80039b8 <HAL_GPIO_Init+0x14>
 8003b28:	2202      	movs	r2, #2
 8003b2a:	e745      	b.n	80039b8 <HAL_GPIO_Init+0x14>
 8003b2c:	2203      	movs	r2, #3
 8003b2e:	e743      	b.n	80039b8 <HAL_GPIO_Init+0x14>
      }
    }
  }
}
 8003b30:	b002      	add	sp, #8
 8003b32:	bcf0      	pop	{r4, r5, r6, r7}
 8003b34:	4770      	bx	lr
 8003b36:	4770      	bx	lr
 8003b38:	40013800 	.word	0x40013800
 8003b3c:	40013c00 	.word	0x40013c00
 8003b40:	40023800 	.word	0x40023800
 8003b44:	40020000 	.word	0x40020000

08003b48 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003b48:	b912      	cbnz	r2, 8003b50 <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003b4a:	0409      	lsls	r1, r1, #16
 8003b4c:	6181      	str	r1, [r0, #24]
  }
}
 8003b4e:	4770      	bx	lr
    GPIOx->BSRR = GPIO_Pin;
 8003b50:	6181      	str	r1, [r0, #24]
 8003b52:	4770      	bx	lr

08003b54 <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 8003b54:	6943      	ldr	r3, [r0, #20]
 8003b56:	ea31 0303 	bics.w	r3, r1, r3
 8003b5a:	d001      	beq.n	8003b60 <HAL_GPIO_TogglePin+0xc>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
 8003b5c:	6181      	str	r1, [r0, #24]
  }
}
 8003b5e:	4770      	bx	lr
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8003b60:	0409      	lsls	r1, r1, #16
 8003b62:	6181      	str	r1, [r0, #24]
 8003b64:	4770      	bx	lr
	...

08003b68 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003b68:	b508      	push	{r3, lr}
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8003b6a:	4b05      	ldr	r3, [pc, #20]	; (8003b80 <HAL_GPIO_EXTI_IRQHandler+0x18>)
 8003b6c:	695b      	ldr	r3, [r3, #20]
 8003b6e:	4203      	tst	r3, r0
 8003b70:	d100      	bne.n	8003b74 <HAL_GPIO_EXTI_IRQHandler+0xc>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
  }
}
 8003b72:	bd08      	pop	{r3, pc}
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003b74:	4b02      	ldr	r3, [pc, #8]	; (8003b80 <HAL_GPIO_EXTI_IRQHandler+0x18>)
 8003b76:	6158      	str	r0, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003b78:	f003 f8a8 	bl	8006ccc <HAL_GPIO_EXTI_Callback>
}
 8003b7c:	e7f9      	b.n	8003b72 <HAL_GPIO_EXTI_IRQHandler+0xa>
 8003b7e:	bf00      	nop
 8003b80:	40013c00 	.word	0x40013c00

08003b84 <I2C_IsAcknowledgeFailed>:
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003b84:	6803      	ldr	r3, [r0, #0]
 8003b86:	695a      	ldr	r2, [r3, #20]
 8003b88:	f412 6f80 	tst.w	r2, #1024	; 0x400
 8003b8c:	d011      	beq.n	8003bb2 <I2C_IsAcknowledgeFailed+0x2e>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003b8e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003b92:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003b94:	2300      	movs	r3, #0
 8003b96:	6303      	str	r3, [r0, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003b98:	2220      	movs	r2, #32
 8003b9a:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003b9e:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003ba2:	6c02      	ldr	r2, [r0, #64]	; 0x40
 8003ba4:	f042 0204 	orr.w	r2, r2, #4
 8003ba8:	6402      	str	r2, [r0, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003baa:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

    return HAL_ERROR;
 8003bae:	2001      	movs	r0, #1
 8003bb0:	4770      	bx	lr
  }
  return HAL_OK;
 8003bb2:	2000      	movs	r0, #0
}
 8003bb4:	4770      	bx	lr

08003bb6 <I2C_WaitOnFlagUntilTimeout>:
{
 8003bb6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003bb8:	4606      	mov	r6, r0
 8003bba:	460c      	mov	r4, r1
 8003bbc:	4617      	mov	r7, r2
 8003bbe:	461d      	mov	r5, r3
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003bc0:	e022      	b.n	8003c08 <I2C_WaitOnFlagUntilTimeout+0x52>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003bc2:	f7ff fcd3 	bl	800356c <HAL_GetTick>
 8003bc6:	9b06      	ldr	r3, [sp, #24]
 8003bc8:	1ac0      	subs	r0, r0, r3
 8003bca:	42a8      	cmp	r0, r5
 8003bcc:	d800      	bhi.n	8003bd0 <I2C_WaitOnFlagUntilTimeout+0x1a>
 8003bce:	b9dd      	cbnz	r5, 8003c08 <I2C_WaitOnFlagUntilTimeout+0x52>
        hi2c->PreviousState     = I2C_STATE_NONE;
 8003bd0:	2300      	movs	r3, #0
 8003bd2:	6333      	str	r3, [r6, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8003bd4:	2220      	movs	r2, #32
 8003bd6:	f886 203d 	strb.w	r2, [r6, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003bda:	f886 303e 	strb.w	r3, [r6, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003bde:	6c32      	ldr	r2, [r6, #64]	; 0x40
 8003be0:	f042 0220 	orr.w	r2, r2, #32
 8003be4:	6432      	str	r2, [r6, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 8003be6:	f886 303c 	strb.w	r3, [r6, #60]	; 0x3c
        return HAL_ERROR;
 8003bea:	2001      	movs	r0, #1
 8003bec:	e01a      	b.n	8003c24 <I2C_WaitOnFlagUntilTimeout+0x6e>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003bee:	6833      	ldr	r3, [r6, #0]
 8003bf0:	695b      	ldr	r3, [r3, #20]
 8003bf2:	ea24 0303 	bic.w	r3, r4, r3
 8003bf6:	b29b      	uxth	r3, r3
 8003bf8:	fab3 f383 	clz	r3, r3
 8003bfc:	095b      	lsrs	r3, r3, #5
 8003bfe:	429f      	cmp	r7, r3
 8003c00:	d10f      	bne.n	8003c22 <I2C_WaitOnFlagUntilTimeout+0x6c>
    if (Timeout != HAL_MAX_DELAY)
 8003c02:	f1b5 3fff 	cmp.w	r5, #4294967295	; 0xffffffff
 8003c06:	d1dc      	bne.n	8003bc2 <I2C_WaitOnFlagUntilTimeout+0xc>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003c08:	f3c4 4307 	ubfx	r3, r4, #16, #8
 8003c0c:	2b01      	cmp	r3, #1
 8003c0e:	d0ee      	beq.n	8003bee <I2C_WaitOnFlagUntilTimeout+0x38>
 8003c10:	6833      	ldr	r3, [r6, #0]
 8003c12:	699b      	ldr	r3, [r3, #24]
 8003c14:	ea24 0303 	bic.w	r3, r4, r3
 8003c18:	b29b      	uxth	r3, r3
 8003c1a:	fab3 f383 	clz	r3, r3
 8003c1e:	095b      	lsrs	r3, r3, #5
 8003c20:	e7ed      	b.n	8003bfe <I2C_WaitOnFlagUntilTimeout+0x48>
  return HAL_OK;
 8003c22:	2000      	movs	r0, #0
}
 8003c24:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08003c26 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
{
 8003c26:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003c28:	4604      	mov	r4, r0
 8003c2a:	460d      	mov	r5, r1
 8003c2c:	4616      	mov	r6, r2
 8003c2e:	461f      	mov	r7, r3
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003c30:	e03c      	b.n	8003cac <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c32:	681a      	ldr	r2, [r3, #0]
 8003c34:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003c38:	601a      	str	r2, [r3, #0]
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003c3a:	6823      	ldr	r3, [r4, #0]
 8003c3c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003c40:	615a      	str	r2, [r3, #20]
      hi2c->PreviousState       = I2C_STATE_NONE;
 8003c42:	2300      	movs	r3, #0
 8003c44:	6323      	str	r3, [r4, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003c46:	2220      	movs	r2, #32
 8003c48:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003c4c:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003c50:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8003c52:	f042 0204 	orr.w	r2, r2, #4
 8003c56:	6422      	str	r2, [r4, #64]	; 0x40
      __HAL_UNLOCK(hi2c);
 8003c58:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
      return HAL_ERROR;
 8003c5c:	2001      	movs	r0, #1
 8003c5e:	e033      	b.n	8003cc8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xa2>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003c60:	f7ff fc84 	bl	800356c <HAL_GetTick>
 8003c64:	1bc0      	subs	r0, r0, r7
 8003c66:	42b0      	cmp	r0, r6
 8003c68:	d800      	bhi.n	8003c6c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x46>
 8003c6a:	b9fe      	cbnz	r6, 8003cac <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003c6c:	2300      	movs	r3, #0
 8003c6e:	6323      	str	r3, [r4, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003c70:	2220      	movs	r2, #32
 8003c72:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003c76:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003c7a:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8003c7c:	f042 0220 	orr.w	r2, r2, #32
 8003c80:	6422      	str	r2, [r4, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 8003c82:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        return HAL_ERROR;
 8003c86:	2001      	movs	r0, #1
 8003c88:	e01e      	b.n	8003cc8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xa2>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003c8a:	6823      	ldr	r3, [r4, #0]
 8003c8c:	695b      	ldr	r3, [r3, #20]
 8003c8e:	ea25 0303 	bic.w	r3, r5, r3
 8003c92:	b29b      	uxth	r3, r3
 8003c94:	3300      	adds	r3, #0
 8003c96:	bf18      	it	ne
 8003c98:	2301      	movne	r3, #1
 8003c9a:	b1a3      	cbz	r3, 8003cc6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xa0>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003c9c:	6823      	ldr	r3, [r4, #0]
 8003c9e:	695a      	ldr	r2, [r3, #20]
 8003ca0:	f412 6f80 	tst.w	r2, #1024	; 0x400
 8003ca4:	d1c5      	bne.n	8003c32 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc>
    if (Timeout != HAL_MAX_DELAY)
 8003ca6:	f1b6 3fff 	cmp.w	r6, #4294967295	; 0xffffffff
 8003caa:	d1d9      	bne.n	8003c60 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x3a>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003cac:	f3c5 4307 	ubfx	r3, r5, #16, #8
 8003cb0:	2b01      	cmp	r3, #1
 8003cb2:	d0ea      	beq.n	8003c8a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x64>
 8003cb4:	6823      	ldr	r3, [r4, #0]
 8003cb6:	699b      	ldr	r3, [r3, #24]
 8003cb8:	ea25 0303 	bic.w	r3, r5, r3
 8003cbc:	b29b      	uxth	r3, r3
 8003cbe:	3300      	adds	r3, #0
 8003cc0:	bf18      	it	ne
 8003cc2:	2301      	movne	r3, #1
 8003cc4:	e7e9      	b.n	8003c9a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x74>
  return HAL_OK;
 8003cc6:	2000      	movs	r0, #0
}
 8003cc8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08003ccc <I2C_MasterRequestWrite>:
{
 8003ccc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003cce:	b083      	sub	sp, #12
 8003cd0:	4604      	mov	r4, r0
 8003cd2:	460f      	mov	r7, r1
 8003cd4:	4615      	mov	r5, r2
 8003cd6:	461e      	mov	r6, r3
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003cd8:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003cda:	2b08      	cmp	r3, #8
 8003cdc:	d00d      	beq.n	8003cfa <I2C_MasterRequestWrite+0x2e>
 8003cde:	2b01      	cmp	r3, #1
 8003ce0:	d00b      	beq.n	8003cfa <I2C_MasterRequestWrite+0x2e>
 8003ce2:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003ce6:	d008      	beq.n	8003cfa <I2C_MasterRequestWrite+0x2e>
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003ce8:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8003cea:	2b12      	cmp	r3, #18
 8003cec:	d10a      	bne.n	8003d04 <I2C_MasterRequestWrite+0x38>
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003cee:	6802      	ldr	r2, [r0, #0]
 8003cf0:	6813      	ldr	r3, [r2, #0]
 8003cf2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003cf6:	6013      	str	r3, [r2, #0]
 8003cf8:	e004      	b.n	8003d04 <I2C_MasterRequestWrite+0x38>
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003cfa:	6822      	ldr	r2, [r4, #0]
 8003cfc:	6813      	ldr	r3, [r2, #0]
 8003cfe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003d02:	6013      	str	r3, [r2, #0]
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003d04:	9600      	str	r6, [sp, #0]
 8003d06:	462b      	mov	r3, r5
 8003d08:	2200      	movs	r2, #0
 8003d0a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003d0e:	4620      	mov	r0, r4
 8003d10:	f7ff ff51 	bl	8003bb6 <I2C_WaitOnFlagUntilTimeout>
 8003d14:	bb18      	cbnz	r0, 8003d5e <I2C_MasterRequestWrite+0x92>
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003d16:	6923      	ldr	r3, [r4, #16]
 8003d18:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003d1c:	d10d      	bne.n	8003d3a <I2C_MasterRequestWrite+0x6e>
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003d1e:	6823      	ldr	r3, [r4, #0]
 8003d20:	f007 07fe 	and.w	r7, r7, #254	; 0xfe
 8003d24:	611f      	str	r7, [r3, #16]
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003d26:	4633      	mov	r3, r6
 8003d28:	462a      	mov	r2, r5
 8003d2a:	4910      	ldr	r1, [pc, #64]	; (8003d6c <I2C_MasterRequestWrite+0xa0>)
 8003d2c:	4620      	mov	r0, r4
 8003d2e:	f7ff ff7a 	bl	8003c26 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003d32:	4603      	mov	r3, r0
 8003d34:	b1a0      	cbz	r0, 8003d60 <I2C_MasterRequestWrite+0x94>
    return HAL_ERROR;
 8003d36:	2301      	movs	r3, #1
 8003d38:	e012      	b.n	8003d60 <I2C_MasterRequestWrite+0x94>
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003d3a:	11fb      	asrs	r3, r7, #7
 8003d3c:	6822      	ldr	r2, [r4, #0]
 8003d3e:	f003 0306 	and.w	r3, r3, #6
 8003d42:	f043 03f0 	orr.w	r3, r3, #240	; 0xf0
 8003d46:	6113      	str	r3, [r2, #16]
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003d48:	4633      	mov	r3, r6
 8003d4a:	462a      	mov	r2, r5
 8003d4c:	4908      	ldr	r1, [pc, #32]	; (8003d70 <I2C_MasterRequestWrite+0xa4>)
 8003d4e:	4620      	mov	r0, r4
 8003d50:	f7ff ff69 	bl	8003c26 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003d54:	b938      	cbnz	r0, 8003d66 <I2C_MasterRequestWrite+0x9a>
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003d56:	6823      	ldr	r3, [r4, #0]
 8003d58:	b2ff      	uxtb	r7, r7
 8003d5a:	611f      	str	r7, [r3, #16]
 8003d5c:	e7e3      	b.n	8003d26 <I2C_MasterRequestWrite+0x5a>
    return HAL_ERROR;
 8003d5e:	2301      	movs	r3, #1
}
 8003d60:	4618      	mov	r0, r3
 8003d62:	b003      	add	sp, #12
 8003d64:	bdf0      	pop	{r4, r5, r6, r7, pc}
      return HAL_ERROR;
 8003d66:	2301      	movs	r3, #1
 8003d68:	e7fa      	b.n	8003d60 <I2C_MasterRequestWrite+0x94>
 8003d6a:	bf00      	nop
 8003d6c:	00010002 	.word	0x00010002
 8003d70:	00010008 	.word	0x00010008

08003d74 <I2C_MasterRequestRead>:
{
 8003d74:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003d78:	b084      	sub	sp, #16
 8003d7a:	4604      	mov	r4, r0
 8003d7c:	460d      	mov	r5, r1
 8003d7e:	4616      	mov	r6, r2
 8003d80:	461f      	mov	r7, r3
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003d82:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003d84:	6801      	ldr	r1, [r0, #0]
 8003d86:	680b      	ldr	r3, [r1, #0]
 8003d88:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003d8c:	600b      	str	r3, [r1, #0]
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003d8e:	2a08      	cmp	r2, #8
 8003d90:	d00d      	beq.n	8003dae <I2C_MasterRequestRead+0x3a>
 8003d92:	2a01      	cmp	r2, #1
 8003d94:	d00b      	beq.n	8003dae <I2C_MasterRequestRead+0x3a>
 8003d96:	f512 3f80 	cmn.w	r2, #65536	; 0x10000
 8003d9a:	d008      	beq.n	8003dae <I2C_MasterRequestRead+0x3a>
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8003d9c:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8003d9e:	2b11      	cmp	r3, #17
 8003da0:	d10a      	bne.n	8003db8 <I2C_MasterRequestRead+0x44>
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003da2:	6802      	ldr	r2, [r0, #0]
 8003da4:	6813      	ldr	r3, [r2, #0]
 8003da6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003daa:	6013      	str	r3, [r2, #0]
 8003dac:	e004      	b.n	8003db8 <I2C_MasterRequestRead+0x44>
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003dae:	6822      	ldr	r2, [r4, #0]
 8003db0:	6813      	ldr	r3, [r2, #0]
 8003db2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003db6:	6013      	str	r3, [r2, #0]
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003db8:	9700      	str	r7, [sp, #0]
 8003dba:	4633      	mov	r3, r6
 8003dbc:	2200      	movs	r2, #0
 8003dbe:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003dc2:	4620      	mov	r0, r4
 8003dc4:	f7ff fef7 	bl	8003bb6 <I2C_WaitOnFlagUntilTimeout>
 8003dc8:	2800      	cmp	r0, #0
 8003dca:	d149      	bne.n	8003e60 <I2C_MasterRequestRead+0xec>
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003dcc:	6923      	ldr	r3, [r4, #16]
 8003dce:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003dd2:	d10f      	bne.n	8003df4 <I2C_MasterRequestRead+0x80>
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003dd4:	6823      	ldr	r3, [r4, #0]
 8003dd6:	f045 0501 	orr.w	r5, r5, #1
 8003dda:	b2ed      	uxtb	r5, r5
 8003ddc:	611d      	str	r5, [r3, #16]
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003dde:	463b      	mov	r3, r7
 8003de0:	4632      	mov	r2, r6
 8003de2:	4923      	ldr	r1, [pc, #140]	; (8003e70 <I2C_MasterRequestRead+0xfc>)
 8003de4:	4620      	mov	r0, r4
 8003de6:	f7ff ff1e 	bl	8003c26 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003dea:	4603      	mov	r3, r0
 8003dec:	2800      	cmp	r0, #0
 8003dee:	d038      	beq.n	8003e62 <I2C_MasterRequestRead+0xee>
    return HAL_ERROR;
 8003df0:	2301      	movs	r3, #1
 8003df2:	e036      	b.n	8003e62 <I2C_MasterRequestRead+0xee>
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003df4:	ea4f 18e5 	mov.w	r8, r5, asr #7
 8003df8:	f008 0806 	and.w	r8, r8, #6
 8003dfc:	6823      	ldr	r3, [r4, #0]
 8003dfe:	f048 02f0 	orr.w	r2, r8, #240	; 0xf0
 8003e02:	611a      	str	r2, [r3, #16]
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003e04:	463b      	mov	r3, r7
 8003e06:	4632      	mov	r2, r6
 8003e08:	491a      	ldr	r1, [pc, #104]	; (8003e74 <I2C_MasterRequestRead+0x100>)
 8003e0a:	4620      	mov	r0, r4
 8003e0c:	f7ff ff0b 	bl	8003c26 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003e10:	b108      	cbz	r0, 8003e16 <I2C_MasterRequestRead+0xa2>
      return HAL_ERROR;
 8003e12:	2301      	movs	r3, #1
 8003e14:	e025      	b.n	8003e62 <I2C_MasterRequestRead+0xee>
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003e16:	6823      	ldr	r3, [r4, #0]
 8003e18:	b2ed      	uxtb	r5, r5
 8003e1a:	611d      	str	r5, [r3, #16]
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003e1c:	463b      	mov	r3, r7
 8003e1e:	4632      	mov	r2, r6
 8003e20:	4913      	ldr	r1, [pc, #76]	; (8003e70 <I2C_MasterRequestRead+0xfc>)
 8003e22:	4620      	mov	r0, r4
 8003e24:	f7ff feff 	bl	8003c26 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003e28:	b108      	cbz	r0, 8003e2e <I2C_MasterRequestRead+0xba>
      return HAL_ERROR;
 8003e2a:	2301      	movs	r3, #1
 8003e2c:	e019      	b.n	8003e62 <I2C_MasterRequestRead+0xee>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003e2e:	2200      	movs	r2, #0
 8003e30:	9203      	str	r2, [sp, #12]
 8003e32:	6823      	ldr	r3, [r4, #0]
 8003e34:	6959      	ldr	r1, [r3, #20]
 8003e36:	9103      	str	r1, [sp, #12]
 8003e38:	6999      	ldr	r1, [r3, #24]
 8003e3a:	9103      	str	r1, [sp, #12]
 8003e3c:	9903      	ldr	r1, [sp, #12]
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003e3e:	6819      	ldr	r1, [r3, #0]
 8003e40:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 8003e44:	6019      	str	r1, [r3, #0]
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003e46:	9700      	str	r7, [sp, #0]
 8003e48:	4633      	mov	r3, r6
 8003e4a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003e4e:	4620      	mov	r0, r4
 8003e50:	f7ff feb1 	bl	8003bb6 <I2C_WaitOnFlagUntilTimeout>
 8003e54:	b948      	cbnz	r0, 8003e6a <I2C_MasterRequestRead+0xf6>
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8003e56:	6822      	ldr	r2, [r4, #0]
 8003e58:	f048 03f1 	orr.w	r3, r8, #241	; 0xf1
 8003e5c:	6113      	str	r3, [r2, #16]
 8003e5e:	e7be      	b.n	8003dde <I2C_MasterRequestRead+0x6a>
    return HAL_ERROR;
 8003e60:	2301      	movs	r3, #1
}
 8003e62:	4618      	mov	r0, r3
 8003e64:	b004      	add	sp, #16
 8003e66:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      return HAL_ERROR;
 8003e6a:	2301      	movs	r3, #1
 8003e6c:	e7f9      	b.n	8003e62 <I2C_MasterRequestRead+0xee>
 8003e6e:	bf00      	nop
 8003e70:	00010002 	.word	0x00010002
 8003e74:	00010008 	.word	0x00010008

08003e78 <I2C_WaitOnTXEFlagUntilTimeout>:
{
 8003e78:	b570      	push	{r4, r5, r6, lr}
 8003e7a:	4604      	mov	r4, r0
 8003e7c:	460d      	mov	r5, r1
 8003e7e:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003e80:	6823      	ldr	r3, [r4, #0]
 8003e82:	695b      	ldr	r3, [r3, #20]
 8003e84:	f013 0f80 	tst.w	r3, #128	; 0x80
 8003e88:	d11c      	bne.n	8003ec4 <I2C_WaitOnTXEFlagUntilTimeout+0x4c>
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003e8a:	4620      	mov	r0, r4
 8003e8c:	f7ff fe7a 	bl	8003b84 <I2C_IsAcknowledgeFailed>
 8003e90:	b9d0      	cbnz	r0, 8003ec8 <I2C_WaitOnTXEFlagUntilTimeout+0x50>
    if (Timeout != HAL_MAX_DELAY)
 8003e92:	f1b5 3fff 	cmp.w	r5, #4294967295	; 0xffffffff
 8003e96:	d0f3      	beq.n	8003e80 <I2C_WaitOnTXEFlagUntilTimeout+0x8>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003e98:	f7ff fb68 	bl	800356c <HAL_GetTick>
 8003e9c:	1b80      	subs	r0, r0, r6
 8003e9e:	42a8      	cmp	r0, r5
 8003ea0:	d801      	bhi.n	8003ea6 <I2C_WaitOnTXEFlagUntilTimeout+0x2e>
 8003ea2:	2d00      	cmp	r5, #0
 8003ea4:	d1ec      	bne.n	8003e80 <I2C_WaitOnTXEFlagUntilTimeout+0x8>
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003ea6:	2300      	movs	r3, #0
 8003ea8:	6323      	str	r3, [r4, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003eaa:	2220      	movs	r2, #32
 8003eac:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003eb0:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003eb4:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8003eb6:	f042 0220 	orr.w	r2, r2, #32
 8003eba:	6422      	str	r2, [r4, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 8003ebc:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        return HAL_ERROR;
 8003ec0:	2001      	movs	r0, #1
 8003ec2:	e000      	b.n	8003ec6 <I2C_WaitOnTXEFlagUntilTimeout+0x4e>
  return HAL_OK;
 8003ec4:	2000      	movs	r0, #0
}
 8003ec6:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 8003ec8:	2001      	movs	r0, #1
 8003eca:	e7fc      	b.n	8003ec6 <I2C_WaitOnTXEFlagUntilTimeout+0x4e>

08003ecc <I2C_WaitOnBTFFlagUntilTimeout>:
{
 8003ecc:	b570      	push	{r4, r5, r6, lr}
 8003ece:	4604      	mov	r4, r0
 8003ed0:	460d      	mov	r5, r1
 8003ed2:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003ed4:	6823      	ldr	r3, [r4, #0]
 8003ed6:	695b      	ldr	r3, [r3, #20]
 8003ed8:	f013 0f04 	tst.w	r3, #4
 8003edc:	d11c      	bne.n	8003f18 <I2C_WaitOnBTFFlagUntilTimeout+0x4c>
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003ede:	4620      	mov	r0, r4
 8003ee0:	f7ff fe50 	bl	8003b84 <I2C_IsAcknowledgeFailed>
 8003ee4:	b9d0      	cbnz	r0, 8003f1c <I2C_WaitOnBTFFlagUntilTimeout+0x50>
    if (Timeout != HAL_MAX_DELAY)
 8003ee6:	f1b5 3fff 	cmp.w	r5, #4294967295	; 0xffffffff
 8003eea:	d0f3      	beq.n	8003ed4 <I2C_WaitOnBTFFlagUntilTimeout+0x8>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003eec:	f7ff fb3e 	bl	800356c <HAL_GetTick>
 8003ef0:	1b80      	subs	r0, r0, r6
 8003ef2:	42a8      	cmp	r0, r5
 8003ef4:	d801      	bhi.n	8003efa <I2C_WaitOnBTFFlagUntilTimeout+0x2e>
 8003ef6:	2d00      	cmp	r5, #0
 8003ef8:	d1ec      	bne.n	8003ed4 <I2C_WaitOnBTFFlagUntilTimeout+0x8>
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003efa:	2300      	movs	r3, #0
 8003efc:	6323      	str	r3, [r4, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003efe:	2220      	movs	r2, #32
 8003f00:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003f04:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003f08:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8003f0a:	f042 0220 	orr.w	r2, r2, #32
 8003f0e:	6422      	str	r2, [r4, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 8003f10:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        return HAL_ERROR;
 8003f14:	2001      	movs	r0, #1
 8003f16:	e000      	b.n	8003f1a <I2C_WaitOnBTFFlagUntilTimeout+0x4e>
  return HAL_OK;
 8003f18:	2000      	movs	r0, #0
}
 8003f1a:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 8003f1c:	2001      	movs	r0, #1
 8003f1e:	e7fc      	b.n	8003f1a <I2C_WaitOnBTFFlagUntilTimeout+0x4e>

08003f20 <I2C_WaitOnRXNEFlagUntilTimeout>:
{
 8003f20:	b570      	push	{r4, r5, r6, lr}
 8003f22:	4605      	mov	r5, r0
 8003f24:	460c      	mov	r4, r1
 8003f26:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003f28:	682b      	ldr	r3, [r5, #0]
 8003f2a:	695a      	ldr	r2, [r3, #20]
 8003f2c:	f012 0f40 	tst.w	r2, #64	; 0x40
 8003f30:	d129      	bne.n	8003f86 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003f32:	695a      	ldr	r2, [r3, #20]
 8003f34:	f012 0f10 	tst.w	r2, #16
 8003f38:	d115      	bne.n	8003f66 <I2C_WaitOnRXNEFlagUntilTimeout+0x46>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003f3a:	f7ff fb17 	bl	800356c <HAL_GetTick>
 8003f3e:	1b80      	subs	r0, r0, r6
 8003f40:	42a0      	cmp	r0, r4
 8003f42:	d801      	bhi.n	8003f48 <I2C_WaitOnRXNEFlagUntilTimeout+0x28>
 8003f44:	2c00      	cmp	r4, #0
 8003f46:	d1ef      	bne.n	8003f28 <I2C_WaitOnRXNEFlagUntilTimeout+0x8>
      hi2c->PreviousState       = I2C_STATE_NONE;
 8003f48:	2300      	movs	r3, #0
 8003f4a:	632b      	str	r3, [r5, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003f4c:	2220      	movs	r2, #32
 8003f4e:	f885 203d 	strb.w	r2, [r5, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003f52:	f885 303e 	strb.w	r3, [r5, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003f56:	6c2a      	ldr	r2, [r5, #64]	; 0x40
 8003f58:	f042 0220 	orr.w	r2, r2, #32
 8003f5c:	642a      	str	r2, [r5, #64]	; 0x40
      __HAL_UNLOCK(hi2c);
 8003f5e:	f885 303c 	strb.w	r3, [r5, #60]	; 0x3c
      return HAL_ERROR;
 8003f62:	2001      	movs	r0, #1
}
 8003f64:	bd70      	pop	{r4, r5, r6, pc}
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003f66:	f06f 0210 	mvn.w	r2, #16
 8003f6a:	615a      	str	r2, [r3, #20]
      hi2c->PreviousState       = I2C_STATE_NONE;
 8003f6c:	2300      	movs	r3, #0
 8003f6e:	632b      	str	r3, [r5, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003f70:	2220      	movs	r2, #32
 8003f72:	f885 203d 	strb.w	r2, [r5, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003f76:	f885 303e 	strb.w	r3, [r5, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8003f7a:	6c2a      	ldr	r2, [r5, #64]	; 0x40
 8003f7c:	642a      	str	r2, [r5, #64]	; 0x40
      __HAL_UNLOCK(hi2c);
 8003f7e:	f885 303c 	strb.w	r3, [r5, #60]	; 0x3c
      return HAL_ERROR;
 8003f82:	2001      	movs	r0, #1
 8003f84:	e7ee      	b.n	8003f64 <I2C_WaitOnRXNEFlagUntilTimeout+0x44>
  return HAL_OK;
 8003f86:	2000      	movs	r0, #0
 8003f88:	e7ec      	b.n	8003f64 <I2C_WaitOnRXNEFlagUntilTimeout+0x44>
	...

08003f8c <HAL_I2C_Init>:
  if (hi2c == NULL)
 8003f8c:	2800      	cmp	r0, #0
 8003f8e:	f000 80be 	beq.w	800410e <HAL_I2C_Init+0x182>
{
 8003f92:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003f94:	4604      	mov	r4, r0
  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003f96:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d06b      	beq.n	8004076 <HAL_I2C_Init+0xea>
  hi2c->State = HAL_I2C_STATE_BUSY;
 8003f9e:	2324      	movs	r3, #36	; 0x24
 8003fa0:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_I2C_DISABLE(hi2c);
 8003fa4:	6822      	ldr	r2, [r4, #0]
 8003fa6:	6813      	ldr	r3, [r2, #0]
 8003fa8:	f023 0301 	bic.w	r3, r3, #1
 8003fac:	6013      	str	r3, [r2, #0]
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003fae:	f000 fe8b 	bl	8004cc8 <HAL_RCC_GetPCLK1Freq>
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003fb2:	6862      	ldr	r2, [r4, #4]
 8003fb4:	4b58      	ldr	r3, [pc, #352]	; (8004118 <HAL_I2C_Init+0x18c>)
 8003fb6:	429a      	cmp	r2, r3
 8003fb8:	d862      	bhi.n	8004080 <HAL_I2C_Init+0xf4>
 8003fba:	4b58      	ldr	r3, [pc, #352]	; (800411c <HAL_I2C_Init+0x190>)
 8003fbc:	4298      	cmp	r0, r3
 8003fbe:	bf8c      	ite	hi
 8003fc0:	2300      	movhi	r3, #0
 8003fc2:	2301      	movls	r3, #1
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	f040 80a4 	bne.w	8004112 <HAL_I2C_Init+0x186>
  freqrange = I2C_FREQRANGE(pclk1);
 8003fca:	4b55      	ldr	r3, [pc, #340]	; (8004120 <HAL_I2C_Init+0x194>)
 8003fcc:	fba3 2300 	umull	r2, r3, r3, r0
 8003fd0:	0c9b      	lsrs	r3, r3, #18
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003fd2:	6821      	ldr	r1, [r4, #0]
 8003fd4:	684a      	ldr	r2, [r1, #4]
 8003fd6:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8003fda:	431a      	orrs	r2, r3
 8003fdc:	604a      	str	r2, [r1, #4]
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003fde:	6825      	ldr	r5, [r4, #0]
 8003fe0:	6a2a      	ldr	r2, [r5, #32]
 8003fe2:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8003fe6:	6866      	ldr	r6, [r4, #4]
 8003fe8:	494b      	ldr	r1, [pc, #300]	; (8004118 <HAL_I2C_Init+0x18c>)
 8003fea:	428e      	cmp	r6, r1
 8003fec:	d84e      	bhi.n	800408c <HAL_I2C_Init+0x100>
 8003fee:	3301      	adds	r3, #1
 8003ff0:	4313      	orrs	r3, r2
 8003ff2:	622b      	str	r3, [r5, #32]
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003ff4:	6825      	ldr	r5, [r4, #0]
 8003ff6:	69e9      	ldr	r1, [r5, #28]
 8003ff8:	f421 414f 	bic.w	r1, r1, #52992	; 0xcf00
 8003ffc:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
 8004000:	6863      	ldr	r3, [r4, #4]
 8004002:	4a45      	ldr	r2, [pc, #276]	; (8004118 <HAL_I2C_Init+0x18c>)
 8004004:	4293      	cmp	r3, r2
 8004006:	d84b      	bhi.n	80040a0 <HAL_I2C_Init+0x114>
 8004008:	3801      	subs	r0, #1
 800400a:	005b      	lsls	r3, r3, #1
 800400c:	fbb0 f3f3 	udiv	r3, r0, r3
 8004010:	3301      	adds	r3, #1
 8004012:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004016:	2b04      	cmp	r3, #4
 8004018:	bf38      	it	cc
 800401a:	2304      	movcc	r3, #4
 800401c:	430b      	orrs	r3, r1
 800401e:	61eb      	str	r3, [r5, #28]
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004020:	6821      	ldr	r1, [r4, #0]
 8004022:	680b      	ldr	r3, [r1, #0]
 8004024:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8004028:	69e2      	ldr	r2, [r4, #28]
 800402a:	6a20      	ldr	r0, [r4, #32]
 800402c:	4302      	orrs	r2, r0
 800402e:	4313      	orrs	r3, r2
 8004030:	600b      	str	r3, [r1, #0]
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004032:	6821      	ldr	r1, [r4, #0]
 8004034:	688b      	ldr	r3, [r1, #8]
 8004036:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800403a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800403e:	6922      	ldr	r2, [r4, #16]
 8004040:	68e0      	ldr	r0, [r4, #12]
 8004042:	4302      	orrs	r2, r0
 8004044:	4313      	orrs	r3, r2
 8004046:	608b      	str	r3, [r1, #8]
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004048:	6821      	ldr	r1, [r4, #0]
 800404a:	68cb      	ldr	r3, [r1, #12]
 800404c:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8004050:	6962      	ldr	r2, [r4, #20]
 8004052:	69a0      	ldr	r0, [r4, #24]
 8004054:	4302      	orrs	r2, r0
 8004056:	4313      	orrs	r3, r2
 8004058:	60cb      	str	r3, [r1, #12]
  __HAL_I2C_ENABLE(hi2c);
 800405a:	6822      	ldr	r2, [r4, #0]
 800405c:	6813      	ldr	r3, [r2, #0]
 800405e:	f043 0301 	orr.w	r3, r3, #1
 8004062:	6013      	str	r3, [r2, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004064:	2000      	movs	r0, #0
 8004066:	6420      	str	r0, [r4, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004068:	2320      	movs	r3, #32
 800406a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800406e:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004070:	f884 003e 	strb.w	r0, [r4, #62]	; 0x3e
}
 8004074:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hi2c->Lock = HAL_UNLOCKED;
 8004076:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_I2C_MspInit(hi2c);
 800407a:	f002 fe89 	bl	8006d90 <HAL_I2C_MspInit>
 800407e:	e78e      	b.n	8003f9e <HAL_I2C_Init+0x12>
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004080:	4b28      	ldr	r3, [pc, #160]	; (8004124 <HAL_I2C_Init+0x198>)
 8004082:	4298      	cmp	r0, r3
 8004084:	bf8c      	ite	hi
 8004086:	2300      	movhi	r3, #0
 8004088:	2301      	movls	r3, #1
 800408a:	e79b      	b.n	8003fc4 <HAL_I2C_Init+0x38>
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800408c:	f44f 7196 	mov.w	r1, #300	; 0x12c
 8004090:	fb01 f303 	mul.w	r3, r1, r3
 8004094:	4924      	ldr	r1, [pc, #144]	; (8004128 <HAL_I2C_Init+0x19c>)
 8004096:	fba1 1303 	umull	r1, r3, r1, r3
 800409a:	099b      	lsrs	r3, r3, #6
 800409c:	3301      	adds	r3, #1
 800409e:	e7a7      	b.n	8003ff0 <HAL_I2C_Init+0x64>
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80040a0:	68a2      	ldr	r2, [r4, #8]
 80040a2:	b9ba      	cbnz	r2, 80040d4 <HAL_I2C_Init+0x148>
 80040a4:	1e46      	subs	r6, r0, #1
 80040a6:	eb03 0743 	add.w	r7, r3, r3, lsl #1
 80040aa:	fbb6 f6f7 	udiv	r6, r6, r7
 80040ae:	3601      	adds	r6, #1
 80040b0:	f3c6 060b 	ubfx	r6, r6, #0, #12
 80040b4:	fab6 f686 	clz	r6, r6
 80040b8:	0976      	lsrs	r6, r6, #5
 80040ba:	bb36      	cbnz	r6, 800410a <HAL_I2C_Init+0x17e>
 80040bc:	b9c2      	cbnz	r2, 80040f0 <HAL_I2C_Init+0x164>
 80040be:	3801      	subs	r0, #1
 80040c0:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80040c4:	fbb0 f3f3 	udiv	r3, r0, r3
 80040c8:	3301      	adds	r3, #1
 80040ca:	f3c3 020b 	ubfx	r2, r3, #0, #12
 80040ce:	f442 4300 	orr.w	r3, r2, #32768	; 0x8000
 80040d2:	e7a3      	b.n	800401c <HAL_I2C_Init+0x90>
 80040d4:	1e46      	subs	r6, r0, #1
 80040d6:	eb03 0783 	add.w	r7, r3, r3, lsl #2
 80040da:	eb07 0787 	add.w	r7, r7, r7, lsl #2
 80040de:	fbb6 f6f7 	udiv	r6, r6, r7
 80040e2:	3601      	adds	r6, #1
 80040e4:	f3c6 060b 	ubfx	r6, r6, #0, #12
 80040e8:	fab6 f686 	clz	r6, r6
 80040ec:	0976      	lsrs	r6, r6, #5
 80040ee:	e7e4      	b.n	80040ba <HAL_I2C_Init+0x12e>
 80040f0:	3801      	subs	r0, #1
 80040f2:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80040f6:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80040fa:	fbb0 f2f3 	udiv	r2, r0, r3
 80040fe:	3201      	adds	r2, #1
 8004100:	f3c2 020b 	ubfx	r2, r2, #0, #12
 8004104:	f442 4340 	orr.w	r3, r2, #49152	; 0xc000
 8004108:	e788      	b.n	800401c <HAL_I2C_Init+0x90>
 800410a:	2301      	movs	r3, #1
 800410c:	e786      	b.n	800401c <HAL_I2C_Init+0x90>
    return HAL_ERROR;
 800410e:	2001      	movs	r0, #1
}
 8004110:	4770      	bx	lr
    return HAL_ERROR;
 8004112:	2001      	movs	r0, #1
 8004114:	e7ae      	b.n	8004074 <HAL_I2C_Init+0xe8>
 8004116:	bf00      	nop
 8004118:	000186a0 	.word	0x000186a0
 800411c:	001e847f 	.word	0x001e847f
 8004120:	431bde83 	.word	0x431bde83
 8004124:	003d08ff 	.word	0x003d08ff
 8004128:	10624dd3 	.word	0x10624dd3

0800412c <HAL_I2C_Master_Transmit>:
{
 800412c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004130:	b084      	sub	sp, #16
 8004132:	4604      	mov	r4, r0
 8004134:	460e      	mov	r6, r1
 8004136:	4690      	mov	r8, r2
 8004138:	461f      	mov	r7, r3
  uint32_t tickstart = HAL_GetTick();
 800413a:	f7ff fa17 	bl	800356c <HAL_GetTick>
  if (hi2c->State == HAL_I2C_STATE_READY)
 800413e:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 8004142:	b2db      	uxtb	r3, r3
 8004144:	2b20      	cmp	r3, #32
 8004146:	d004      	beq.n	8004152 <HAL_I2C_Master_Transmit+0x26>
    return HAL_BUSY;
 8004148:	2602      	movs	r6, #2
}
 800414a:	4630      	mov	r0, r6
 800414c:	b004      	add	sp, #16
 800414e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004152:	4605      	mov	r5, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004154:	9000      	str	r0, [sp, #0]
 8004156:	2319      	movs	r3, #25
 8004158:	2201      	movs	r2, #1
 800415a:	494f      	ldr	r1, [pc, #316]	; (8004298 <HAL_I2C_Master_Transmit+0x16c>)
 800415c:	4620      	mov	r0, r4
 800415e:	f7ff fd2a 	bl	8003bb6 <I2C_WaitOnFlagUntilTimeout>
 8004162:	2800      	cmp	r0, #0
 8004164:	f040 8091 	bne.w	800428a <HAL_I2C_Master_Transmit+0x15e>
    __HAL_LOCK(hi2c);
 8004168:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 800416c:	2b01      	cmp	r3, #1
 800416e:	f000 808e 	beq.w	800428e <HAL_I2C_Master_Transmit+0x162>
 8004172:	2301      	movs	r3, #1
 8004174:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004178:	6823      	ldr	r3, [r4, #0]
 800417a:	681a      	ldr	r2, [r3, #0]
 800417c:	f012 0f01 	tst.w	r2, #1
 8004180:	d103      	bne.n	800418a <HAL_I2C_Master_Transmit+0x5e>
      __HAL_I2C_ENABLE(hi2c);
 8004182:	681a      	ldr	r2, [r3, #0]
 8004184:	f042 0201 	orr.w	r2, r2, #1
 8004188:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800418a:	6822      	ldr	r2, [r4, #0]
 800418c:	6813      	ldr	r3, [r2, #0]
 800418e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004192:	6013      	str	r3, [r2, #0]
    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8004194:	2321      	movs	r3, #33	; 0x21
 8004196:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800419a:	2310      	movs	r3, #16
 800419c:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80041a0:	2300      	movs	r3, #0
 80041a2:	6423      	str	r3, [r4, #64]	; 0x40
    hi2c->pBuffPtr    = pData;
 80041a4:	f8c4 8024 	str.w	r8, [r4, #36]	; 0x24
    hi2c->XferCount   = Size;
 80041a8:	8567      	strh	r7, [r4, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80041aa:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80041ac:	8523      	strh	r3, [r4, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80041ae:	4b3b      	ldr	r3, [pc, #236]	; (800429c <HAL_I2C_Master_Transmit+0x170>)
 80041b0:	62e3      	str	r3, [r4, #44]	; 0x2c
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80041b2:	462b      	mov	r3, r5
 80041b4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80041b6:	4631      	mov	r1, r6
 80041b8:	4620      	mov	r0, r4
 80041ba:	f7ff fd87 	bl	8003ccc <I2C_MasterRequestWrite>
 80041be:	4606      	mov	r6, r0
 80041c0:	2800      	cmp	r0, #0
 80041c2:	d166      	bne.n	8004292 <HAL_I2C_Master_Transmit+0x166>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80041c4:	2300      	movs	r3, #0
 80041c6:	9303      	str	r3, [sp, #12]
 80041c8:	6823      	ldr	r3, [r4, #0]
 80041ca:	695a      	ldr	r2, [r3, #20]
 80041cc:	9203      	str	r2, [sp, #12]
 80041ce:	699b      	ldr	r3, [r3, #24]
 80041d0:	9303      	str	r3, [sp, #12]
 80041d2:	9b03      	ldr	r3, [sp, #12]
    while (hi2c->XferSize > 0U)
 80041d4:	e012      	b.n	80041fc <HAL_I2C_Master_Transmit+0xd0>
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80041d6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80041d8:	2b04      	cmp	r3, #4
 80041da:	d001      	beq.n	80041e0 <HAL_I2C_Master_Transmit+0xb4>
        return HAL_ERROR;
 80041dc:	2601      	movs	r6, #1
 80041de:	e7b4      	b.n	800414a <HAL_I2C_Master_Transmit+0x1e>
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80041e0:	6822      	ldr	r2, [r4, #0]
 80041e2:	6813      	ldr	r3, [r2, #0]
 80041e4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80041e8:	6013      	str	r3, [r2, #0]
        return HAL_ERROR;
 80041ea:	2601      	movs	r6, #1
 80041ec:	e7ad      	b.n	800414a <HAL_I2C_Master_Transmit+0x1e>
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80041ee:	462a      	mov	r2, r5
 80041f0:	990a      	ldr	r1, [sp, #40]	; 0x28
 80041f2:	4620      	mov	r0, r4
 80041f4:	f7ff fe6a 	bl	8003ecc <I2C_WaitOnBTFFlagUntilTimeout>
 80041f8:	2800      	cmp	r0, #0
 80041fa:	d12c      	bne.n	8004256 <HAL_I2C_Master_Transmit+0x12a>
    while (hi2c->XferSize > 0U)
 80041fc:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d035      	beq.n	800426e <HAL_I2C_Master_Transmit+0x142>
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004202:	462a      	mov	r2, r5
 8004204:	990a      	ldr	r1, [sp, #40]	; 0x28
 8004206:	4620      	mov	r0, r4
 8004208:	f7ff fe36 	bl	8003e78 <I2C_WaitOnTXEFlagUntilTimeout>
 800420c:	2800      	cmp	r0, #0
 800420e:	d1e2      	bne.n	80041d6 <HAL_I2C_Master_Transmit+0xaa>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004210:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8004212:	6823      	ldr	r3, [r4, #0]
 8004214:	7812      	ldrb	r2, [r2, #0]
 8004216:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 8004218:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800421a:	1c4b      	adds	r3, r1, #1
 800421c:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 800421e:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8004220:	3b01      	subs	r3, #1
 8004222:	b29b      	uxth	r3, r3
 8004224:	8563      	strh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8004226:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8004228:	3b01      	subs	r3, #1
 800422a:	b29b      	uxth	r3, r3
 800422c:	8523      	strh	r3, [r4, #40]	; 0x28
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800422e:	6822      	ldr	r2, [r4, #0]
 8004230:	6950      	ldr	r0, [r2, #20]
 8004232:	f010 0f04 	tst.w	r0, #4
 8004236:	d0da      	beq.n	80041ee <HAL_I2C_Master_Transmit+0xc2>
 8004238:	2b00      	cmp	r3, #0
 800423a:	d0d8      	beq.n	80041ee <HAL_I2C_Master_Transmit+0xc2>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800423c:	784b      	ldrb	r3, [r1, #1]
 800423e:	6113      	str	r3, [r2, #16]
        hi2c->pBuffPtr++;
 8004240:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004242:	3301      	adds	r3, #1
 8004244:	6263      	str	r3, [r4, #36]	; 0x24
        hi2c->XferCount--;
 8004246:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8004248:	3b01      	subs	r3, #1
 800424a:	b29b      	uxth	r3, r3
 800424c:	8563      	strh	r3, [r4, #42]	; 0x2a
        hi2c->XferSize--;
 800424e:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8004250:	3b01      	subs	r3, #1
 8004252:	8523      	strh	r3, [r4, #40]	; 0x28
 8004254:	e7cb      	b.n	80041ee <HAL_I2C_Master_Transmit+0xc2>
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004256:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004258:	2b04      	cmp	r3, #4
 800425a:	d001      	beq.n	8004260 <HAL_I2C_Master_Transmit+0x134>
        return HAL_ERROR;
 800425c:	2601      	movs	r6, #1
 800425e:	e774      	b.n	800414a <HAL_I2C_Master_Transmit+0x1e>
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004260:	6822      	ldr	r2, [r4, #0]
 8004262:	6813      	ldr	r3, [r2, #0]
 8004264:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004268:	6013      	str	r3, [r2, #0]
        return HAL_ERROR;
 800426a:	2601      	movs	r6, #1
 800426c:	e76d      	b.n	800414a <HAL_I2C_Master_Transmit+0x1e>
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800426e:	6822      	ldr	r2, [r4, #0]
 8004270:	6813      	ldr	r3, [r2, #0]
 8004272:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004276:	6013      	str	r3, [r2, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 8004278:	2320      	movs	r3, #32
 800427a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800427e:	2300      	movs	r3, #0
 8004280:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    __HAL_UNLOCK(hi2c);
 8004284:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    return HAL_OK;
 8004288:	e75f      	b.n	800414a <HAL_I2C_Master_Transmit+0x1e>
      return HAL_BUSY;
 800428a:	2602      	movs	r6, #2
 800428c:	e75d      	b.n	800414a <HAL_I2C_Master_Transmit+0x1e>
    __HAL_LOCK(hi2c);
 800428e:	2602      	movs	r6, #2
 8004290:	e75b      	b.n	800414a <HAL_I2C_Master_Transmit+0x1e>
      return HAL_ERROR;
 8004292:	2601      	movs	r6, #1
 8004294:	e759      	b.n	800414a <HAL_I2C_Master_Transmit+0x1e>
 8004296:	bf00      	nop
 8004298:	00100002 	.word	0x00100002
 800429c:	ffff0000 	.word	0xffff0000

080042a0 <HAL_I2C_Master_Receive>:
{
 80042a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80042a4:	b086      	sub	sp, #24
 80042a6:	4604      	mov	r4, r0
 80042a8:	460e      	mov	r6, r1
 80042aa:	4690      	mov	r8, r2
 80042ac:	461f      	mov	r7, r3
  uint32_t tickstart = HAL_GetTick();
 80042ae:	f7ff f95d 	bl	800356c <HAL_GetTick>
  if (hi2c->State == HAL_I2C_STATE_READY)
 80042b2:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 80042b6:	b2db      	uxtb	r3, r3
 80042b8:	2b20      	cmp	r3, #32
 80042ba:	d004      	beq.n	80042c6 <HAL_I2C_Master_Receive+0x26>
    return HAL_BUSY;
 80042bc:	2602      	movs	r6, #2
}
 80042be:	4630      	mov	r0, r6
 80042c0:	b006      	add	sp, #24
 80042c2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80042c6:	4605      	mov	r5, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80042c8:	9000      	str	r0, [sp, #0]
 80042ca:	2319      	movs	r3, #25
 80042cc:	2201      	movs	r2, #1
 80042ce:	499e      	ldr	r1, [pc, #632]	; (8004548 <HAL_I2C_Master_Receive+0x2a8>)
 80042d0:	4620      	mov	r0, r4
 80042d2:	f7ff fc70 	bl	8003bb6 <I2C_WaitOnFlagUntilTimeout>
 80042d6:	2800      	cmp	r0, #0
 80042d8:	f040 8134 	bne.w	8004544 <HAL_I2C_Master_Receive+0x2a4>
    __HAL_LOCK(hi2c);
 80042dc:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 80042e0:	2b01      	cmp	r3, #1
 80042e2:	f000 8137 	beq.w	8004554 <HAL_I2C_Master_Receive+0x2b4>
 80042e6:	2301      	movs	r3, #1
 80042e8:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80042ec:	6823      	ldr	r3, [r4, #0]
 80042ee:	681a      	ldr	r2, [r3, #0]
 80042f0:	f012 0f01 	tst.w	r2, #1
 80042f4:	d103      	bne.n	80042fe <HAL_I2C_Master_Receive+0x5e>
      __HAL_I2C_ENABLE(hi2c);
 80042f6:	681a      	ldr	r2, [r3, #0]
 80042f8:	f042 0201 	orr.w	r2, r2, #1
 80042fc:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80042fe:	6822      	ldr	r2, [r4, #0]
 8004300:	6813      	ldr	r3, [r2, #0]
 8004302:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004306:	6013      	str	r3, [r2, #0]
    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8004308:	2322      	movs	r3, #34	; 0x22
 800430a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800430e:	2310      	movs	r3, #16
 8004310:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8004314:	2300      	movs	r3, #0
 8004316:	6423      	str	r3, [r4, #64]	; 0x40
    hi2c->pBuffPtr    = pData;
 8004318:	f8c4 8024 	str.w	r8, [r4, #36]	; 0x24
    hi2c->XferCount   = Size;
 800431c:	8567      	strh	r7, [r4, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800431e:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8004320:	8523      	strh	r3, [r4, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004322:	4b8a      	ldr	r3, [pc, #552]	; (800454c <HAL_I2C_Master_Receive+0x2ac>)
 8004324:	62e3      	str	r3, [r4, #44]	; 0x2c
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004326:	462b      	mov	r3, r5
 8004328:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800432a:	4631      	mov	r1, r6
 800432c:	4620      	mov	r0, r4
 800432e:	f7ff fd21 	bl	8003d74 <I2C_MasterRequestRead>
 8004332:	4606      	mov	r6, r0
 8004334:	2800      	cmp	r0, #0
 8004336:	f040 810f 	bne.w	8004558 <HAL_I2C_Master_Receive+0x2b8>
    if (hi2c->XferSize == 0U)
 800433a:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 800433c:	b95b      	cbnz	r3, 8004356 <HAL_I2C_Master_Receive+0xb6>
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800433e:	9302      	str	r3, [sp, #8]
 8004340:	6823      	ldr	r3, [r4, #0]
 8004342:	695a      	ldr	r2, [r3, #20]
 8004344:	9202      	str	r2, [sp, #8]
 8004346:	699a      	ldr	r2, [r3, #24]
 8004348:	9202      	str	r2, [sp, #8]
 800434a:	9a02      	ldr	r2, [sp, #8]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800434c:	681a      	ldr	r2, [r3, #0]
 800434e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004352:	601a      	str	r2, [r3, #0]
 8004354:	e077      	b.n	8004446 <HAL_I2C_Master_Receive+0x1a6>
    else if (hi2c->XferSize == 1U)
 8004356:	2b01      	cmp	r3, #1
 8004358:	d00f      	beq.n	800437a <HAL_I2C_Master_Receive+0xda>
    else if (hi2c->XferSize == 2U)
 800435a:	2b02      	cmp	r3, #2
 800435c:	d01f      	beq.n	800439e <HAL_I2C_Master_Receive+0xfe>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800435e:	6822      	ldr	r2, [r4, #0]
 8004360:	6813      	ldr	r3, [r2, #0]
 8004362:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004366:	6013      	str	r3, [r2, #0]
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004368:	2300      	movs	r3, #0
 800436a:	9305      	str	r3, [sp, #20]
 800436c:	6823      	ldr	r3, [r4, #0]
 800436e:	695a      	ldr	r2, [r3, #20]
 8004370:	9205      	str	r2, [sp, #20]
 8004372:	699b      	ldr	r3, [r3, #24]
 8004374:	9305      	str	r3, [sp, #20]
 8004376:	9b05      	ldr	r3, [sp, #20]
 8004378:	e065      	b.n	8004446 <HAL_I2C_Master_Receive+0x1a6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800437a:	6822      	ldr	r2, [r4, #0]
 800437c:	6813      	ldr	r3, [r2, #0]
 800437e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004382:	6013      	str	r3, [r2, #0]
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004384:	2300      	movs	r3, #0
 8004386:	9303      	str	r3, [sp, #12]
 8004388:	6823      	ldr	r3, [r4, #0]
 800438a:	695a      	ldr	r2, [r3, #20]
 800438c:	9203      	str	r2, [sp, #12]
 800438e:	699a      	ldr	r2, [r3, #24]
 8004390:	9203      	str	r2, [sp, #12]
 8004392:	9a03      	ldr	r2, [sp, #12]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004394:	681a      	ldr	r2, [r3, #0]
 8004396:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800439a:	601a      	str	r2, [r3, #0]
 800439c:	e053      	b.n	8004446 <HAL_I2C_Master_Receive+0x1a6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800439e:	6822      	ldr	r2, [r4, #0]
 80043a0:	6813      	ldr	r3, [r2, #0]
 80043a2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80043a6:	6013      	str	r3, [r2, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80043a8:	6822      	ldr	r2, [r4, #0]
 80043aa:	6813      	ldr	r3, [r2, #0]
 80043ac:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80043b0:	6013      	str	r3, [r2, #0]
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80043b2:	2300      	movs	r3, #0
 80043b4:	9304      	str	r3, [sp, #16]
 80043b6:	6823      	ldr	r3, [r4, #0]
 80043b8:	695a      	ldr	r2, [r3, #20]
 80043ba:	9204      	str	r2, [sp, #16]
 80043bc:	699b      	ldr	r3, [r3, #24]
 80043be:	9304      	str	r3, [sp, #16]
 80043c0:	9b04      	ldr	r3, [sp, #16]
 80043c2:	e040      	b.n	8004446 <HAL_I2C_Master_Receive+0x1a6>
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80043c4:	462a      	mov	r2, r5
 80043c6:	990c      	ldr	r1, [sp, #48]	; 0x30
 80043c8:	4620      	mov	r0, r4
 80043ca:	f7ff fda9 	bl	8003f20 <I2C_WaitOnRXNEFlagUntilTimeout>
 80043ce:	2800      	cmp	r0, #0
 80043d0:	f040 80c4 	bne.w	800455c <HAL_I2C_Master_Receive+0x2bc>
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80043d4:	6823      	ldr	r3, [r4, #0]
 80043d6:	691a      	ldr	r2, [r3, #16]
 80043d8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80043da:	701a      	strb	r2, [r3, #0]
          hi2c->pBuffPtr++;
 80043dc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80043de:	3301      	adds	r3, #1
 80043e0:	6263      	str	r3, [r4, #36]	; 0x24
          hi2c->XferSize--;
 80043e2:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 80043e4:	3b01      	subs	r3, #1
 80043e6:	8523      	strh	r3, [r4, #40]	; 0x28
          hi2c->XferCount--;
 80043e8:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80043ea:	3b01      	subs	r3, #1
 80043ec:	b29b      	uxth	r3, r3
 80043ee:	8563      	strh	r3, [r4, #42]	; 0x2a
 80043f0:	e029      	b.n	8004446 <HAL_I2C_Master_Receive+0x1a6>
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80043f2:	9500      	str	r5, [sp, #0]
 80043f4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80043f6:	2200      	movs	r2, #0
 80043f8:	4955      	ldr	r1, [pc, #340]	; (8004550 <HAL_I2C_Master_Receive+0x2b0>)
 80043fa:	4620      	mov	r0, r4
 80043fc:	f7ff fbdb 	bl	8003bb6 <I2C_WaitOnFlagUntilTimeout>
 8004400:	2800      	cmp	r0, #0
 8004402:	f040 80ad 	bne.w	8004560 <HAL_I2C_Master_Receive+0x2c0>
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004406:	6822      	ldr	r2, [r4, #0]
 8004408:	6813      	ldr	r3, [r2, #0]
 800440a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800440e:	6013      	str	r3, [r2, #0]
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004410:	6823      	ldr	r3, [r4, #0]
 8004412:	691a      	ldr	r2, [r3, #16]
 8004414:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004416:	701a      	strb	r2, [r3, #0]
          hi2c->pBuffPtr++;
 8004418:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800441a:	1c53      	adds	r3, r2, #1
 800441c:	6263      	str	r3, [r4, #36]	; 0x24
          hi2c->XferSize--;
 800441e:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8004420:	3b01      	subs	r3, #1
 8004422:	8523      	strh	r3, [r4, #40]	; 0x28
          hi2c->XferCount--;
 8004424:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8004426:	3b01      	subs	r3, #1
 8004428:	b29b      	uxth	r3, r3
 800442a:	8563      	strh	r3, [r4, #42]	; 0x2a
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800442c:	6823      	ldr	r3, [r4, #0]
 800442e:	691b      	ldr	r3, [r3, #16]
 8004430:	7053      	strb	r3, [r2, #1]
          hi2c->pBuffPtr++;
 8004432:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004434:	3301      	adds	r3, #1
 8004436:	6263      	str	r3, [r4, #36]	; 0x24
          hi2c->XferSize--;
 8004438:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 800443a:	3b01      	subs	r3, #1
 800443c:	8523      	strh	r3, [r4, #40]	; 0x28
          hi2c->XferCount--;
 800443e:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8004440:	3b01      	subs	r3, #1
 8004442:	b29b      	uxth	r3, r3
 8004444:	8563      	strh	r3, [r4, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8004446:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8004448:	2b00      	cmp	r3, #0
 800444a:	d072      	beq.n	8004532 <HAL_I2C_Master_Receive+0x292>
      if (hi2c->XferSize <= 3U)
 800444c:	2b03      	cmp	r3, #3
 800444e:	d849      	bhi.n	80044e4 <HAL_I2C_Master_Receive+0x244>
        if (hi2c->XferSize == 1U)
 8004450:	2b01      	cmp	r3, #1
 8004452:	d0b7      	beq.n	80043c4 <HAL_I2C_Master_Receive+0x124>
        else if (hi2c->XferSize == 2U)
 8004454:	2b02      	cmp	r3, #2
 8004456:	d0cc      	beq.n	80043f2 <HAL_I2C_Master_Receive+0x152>
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004458:	9500      	str	r5, [sp, #0]
 800445a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800445c:	2200      	movs	r2, #0
 800445e:	493c      	ldr	r1, [pc, #240]	; (8004550 <HAL_I2C_Master_Receive+0x2b0>)
 8004460:	4620      	mov	r0, r4
 8004462:	f7ff fba8 	bl	8003bb6 <I2C_WaitOnFlagUntilTimeout>
 8004466:	2800      	cmp	r0, #0
 8004468:	d17c      	bne.n	8004564 <HAL_I2C_Master_Receive+0x2c4>
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800446a:	6822      	ldr	r2, [r4, #0]
 800446c:	6813      	ldr	r3, [r2, #0]
 800446e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004472:	6013      	str	r3, [r2, #0]
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004474:	6823      	ldr	r3, [r4, #0]
 8004476:	691a      	ldr	r2, [r3, #16]
 8004478:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800447a:	701a      	strb	r2, [r3, #0]
          hi2c->pBuffPtr++;
 800447c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800447e:	3301      	adds	r3, #1
 8004480:	6263      	str	r3, [r4, #36]	; 0x24
          hi2c->XferSize--;
 8004482:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8004484:	3b01      	subs	r3, #1
 8004486:	8523      	strh	r3, [r4, #40]	; 0x28
          hi2c->XferCount--;
 8004488:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800448a:	3b01      	subs	r3, #1
 800448c:	b29b      	uxth	r3, r3
 800448e:	8563      	strh	r3, [r4, #42]	; 0x2a
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004490:	9500      	str	r5, [sp, #0]
 8004492:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004494:	2200      	movs	r2, #0
 8004496:	492e      	ldr	r1, [pc, #184]	; (8004550 <HAL_I2C_Master_Receive+0x2b0>)
 8004498:	4620      	mov	r0, r4
 800449a:	f7ff fb8c 	bl	8003bb6 <I2C_WaitOnFlagUntilTimeout>
 800449e:	2800      	cmp	r0, #0
 80044a0:	d162      	bne.n	8004568 <HAL_I2C_Master_Receive+0x2c8>
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80044a2:	6822      	ldr	r2, [r4, #0]
 80044a4:	6813      	ldr	r3, [r2, #0]
 80044a6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80044aa:	6013      	str	r3, [r2, #0]
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80044ac:	6823      	ldr	r3, [r4, #0]
 80044ae:	691a      	ldr	r2, [r3, #16]
 80044b0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80044b2:	701a      	strb	r2, [r3, #0]
          hi2c->pBuffPtr++;
 80044b4:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80044b6:	1c53      	adds	r3, r2, #1
 80044b8:	6263      	str	r3, [r4, #36]	; 0x24
          hi2c->XferSize--;
 80044ba:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 80044bc:	3b01      	subs	r3, #1
 80044be:	8523      	strh	r3, [r4, #40]	; 0x28
          hi2c->XferCount--;
 80044c0:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80044c2:	3b01      	subs	r3, #1
 80044c4:	b29b      	uxth	r3, r3
 80044c6:	8563      	strh	r3, [r4, #42]	; 0x2a
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80044c8:	6823      	ldr	r3, [r4, #0]
 80044ca:	691b      	ldr	r3, [r3, #16]
 80044cc:	7053      	strb	r3, [r2, #1]
          hi2c->pBuffPtr++;
 80044ce:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80044d0:	3301      	adds	r3, #1
 80044d2:	6263      	str	r3, [r4, #36]	; 0x24
          hi2c->XferSize--;
 80044d4:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 80044d6:	3b01      	subs	r3, #1
 80044d8:	8523      	strh	r3, [r4, #40]	; 0x28
          hi2c->XferCount--;
 80044da:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80044dc:	3b01      	subs	r3, #1
 80044de:	b29b      	uxth	r3, r3
 80044e0:	8563      	strh	r3, [r4, #42]	; 0x2a
 80044e2:	e7b0      	b.n	8004446 <HAL_I2C_Master_Receive+0x1a6>
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80044e4:	462a      	mov	r2, r5
 80044e6:	990c      	ldr	r1, [sp, #48]	; 0x30
 80044e8:	4620      	mov	r0, r4
 80044ea:	f7ff fd19 	bl	8003f20 <I2C_WaitOnRXNEFlagUntilTimeout>
 80044ee:	2800      	cmp	r0, #0
 80044f0:	d13c      	bne.n	800456c <HAL_I2C_Master_Receive+0x2cc>
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80044f2:	6823      	ldr	r3, [r4, #0]
 80044f4:	691a      	ldr	r2, [r3, #16]
 80044f6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80044f8:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 80044fa:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80044fc:	1c53      	adds	r3, r2, #1
 80044fe:	6263      	str	r3, [r4, #36]	; 0x24
        hi2c->XferSize--;
 8004500:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8004502:	3b01      	subs	r3, #1
 8004504:	8523      	strh	r3, [r4, #40]	; 0x28
        hi2c->XferCount--;
 8004506:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8004508:	3b01      	subs	r3, #1
 800450a:	b29b      	uxth	r3, r3
 800450c:	8563      	strh	r3, [r4, #42]	; 0x2a
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800450e:	6823      	ldr	r3, [r4, #0]
 8004510:	6959      	ldr	r1, [r3, #20]
 8004512:	f011 0f04 	tst.w	r1, #4
 8004516:	d096      	beq.n	8004446 <HAL_I2C_Master_Receive+0x1a6>
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004518:	691b      	ldr	r3, [r3, #16]
 800451a:	7053      	strb	r3, [r2, #1]
          hi2c->pBuffPtr++;
 800451c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800451e:	3301      	adds	r3, #1
 8004520:	6263      	str	r3, [r4, #36]	; 0x24
          hi2c->XferSize--;
 8004522:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8004524:	3b01      	subs	r3, #1
 8004526:	8523      	strh	r3, [r4, #40]	; 0x28
          hi2c->XferCount--;
 8004528:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800452a:	3b01      	subs	r3, #1
 800452c:	b29b      	uxth	r3, r3
 800452e:	8563      	strh	r3, [r4, #42]	; 0x2a
 8004530:	e789      	b.n	8004446 <HAL_I2C_Master_Receive+0x1a6>
    hi2c->State = HAL_I2C_STATE_READY;
 8004532:	2320      	movs	r3, #32
 8004534:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004538:	2300      	movs	r3, #0
 800453a:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    __HAL_UNLOCK(hi2c);
 800453e:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    return HAL_OK;
 8004542:	e6bc      	b.n	80042be <HAL_I2C_Master_Receive+0x1e>
      return HAL_BUSY;
 8004544:	2602      	movs	r6, #2
 8004546:	e6ba      	b.n	80042be <HAL_I2C_Master_Receive+0x1e>
 8004548:	00100002 	.word	0x00100002
 800454c:	ffff0000 	.word	0xffff0000
 8004550:	00010004 	.word	0x00010004
    __HAL_LOCK(hi2c);
 8004554:	2602      	movs	r6, #2
 8004556:	e6b2      	b.n	80042be <HAL_I2C_Master_Receive+0x1e>
      return HAL_ERROR;
 8004558:	2601      	movs	r6, #1
 800455a:	e6b0      	b.n	80042be <HAL_I2C_Master_Receive+0x1e>
            return HAL_ERROR;
 800455c:	2601      	movs	r6, #1
 800455e:	e6ae      	b.n	80042be <HAL_I2C_Master_Receive+0x1e>
            return HAL_ERROR;
 8004560:	2601      	movs	r6, #1
 8004562:	e6ac      	b.n	80042be <HAL_I2C_Master_Receive+0x1e>
            return HAL_ERROR;
 8004564:	2601      	movs	r6, #1
 8004566:	e6aa      	b.n	80042be <HAL_I2C_Master_Receive+0x1e>
            return HAL_ERROR;
 8004568:	2601      	movs	r6, #1
 800456a:	e6a8      	b.n	80042be <HAL_I2C_Master_Receive+0x1e>
          return HAL_ERROR;
 800456c:	2601      	movs	r6, #1
 800456e:	e6a6      	b.n	80042be <HAL_I2C_Master_Receive+0x1e>

08004570 <HAL_I2C_IsDeviceReady>:
{
 8004570:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004574:	b085      	sub	sp, #20
 8004576:	4604      	mov	r4, r0
 8004578:	4688      	mov	r8, r1
 800457a:	4691      	mov	r9, r2
 800457c:	461d      	mov	r5, r3
  uint32_t tickstart = HAL_GetTick();
 800457e:	f7fe fff5 	bl	800356c <HAL_GetTick>
  if (hi2c->State == HAL_I2C_STATE_READY)
 8004582:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 8004586:	b2db      	uxtb	r3, r3
 8004588:	2b20      	cmp	r3, #32
 800458a:	d004      	beq.n	8004596 <HAL_I2C_IsDeviceReady+0x26>
    return HAL_BUSY;
 800458c:	2302      	movs	r3, #2
}
 800458e:	4618      	mov	r0, r3
 8004590:	b005      	add	sp, #20
 8004592:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004596:	4606      	mov	r6, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004598:	9000      	str	r0, [sp, #0]
 800459a:	2319      	movs	r3, #25
 800459c:	2201      	movs	r2, #1
 800459e:	4954      	ldr	r1, [pc, #336]	; (80046f0 <HAL_I2C_IsDeviceReady+0x180>)
 80045a0:	4620      	mov	r0, r4
 80045a2:	f7ff fb08 	bl	8003bb6 <I2C_WaitOnFlagUntilTimeout>
 80045a6:	2800      	cmp	r0, #0
 80045a8:	f040 8097 	bne.w	80046da <HAL_I2C_IsDeviceReady+0x16a>
    __HAL_LOCK(hi2c);
 80045ac:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 80045b0:	2b01      	cmp	r3, #1
 80045b2:	f000 8094 	beq.w	80046de <HAL_I2C_IsDeviceReady+0x16e>
 80045b6:	2301      	movs	r3, #1
 80045b8:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80045bc:	6823      	ldr	r3, [r4, #0]
 80045be:	681a      	ldr	r2, [r3, #0]
 80045c0:	f012 0f01 	tst.w	r2, #1
 80045c4:	d103      	bne.n	80045ce <HAL_I2C_IsDeviceReady+0x5e>
      __HAL_I2C_ENABLE(hi2c);
 80045c6:	681a      	ldr	r2, [r3, #0]
 80045c8:	f042 0201 	orr.w	r2, r2, #1
 80045cc:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80045ce:	6822      	ldr	r2, [r4, #0]
 80045d0:	6813      	ldr	r3, [r2, #0]
 80045d2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80045d6:	6013      	str	r3, [r2, #0]
    hi2c->State = HAL_I2C_STATE_BUSY;
 80045d8:	2324      	movs	r3, #36	; 0x24
 80045da:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80045de:	2300      	movs	r3, #0
 80045e0:	6423      	str	r3, [r4, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80045e2:	f5a3 3380 	sub.w	r3, r3, #65536	; 0x10000
 80045e6:	62e3      	str	r3, [r4, #44]	; 0x2c
  uint32_t I2C_Trials = 1U;
 80045e8:	2701      	movs	r7, #1
 80045ea:	e034      	b.n	8004656 <HAL_I2C_IsDeviceReady+0xe6>
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 80045ec:	23a0      	movs	r3, #160	; 0xa0
 80045ee:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80045f2:	6823      	ldr	r3, [r4, #0]
 80045f4:	695a      	ldr	r2, [r3, #20]
 80045f6:	f3c2 0240 	ubfx	r2, r2, #1, #1
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80045fa:	6959      	ldr	r1, [r3, #20]
 80045fc:	f3c1 2180 	ubfx	r1, r1, #10, #1
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8004600:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 8004604:	b2db      	uxtb	r3, r3
 8004606:	2ba0      	cmp	r3, #160	; 0xa0
 8004608:	d009      	beq.n	800461e <HAL_I2C_IsDeviceReady+0xae>
 800460a:	b942      	cbnz	r2, 800461e <HAL_I2C_IsDeviceReady+0xae>
 800460c:	b939      	cbnz	r1, 800461e <HAL_I2C_IsDeviceReady+0xae>
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800460e:	f7fe ffad 	bl	800356c <HAL_GetTick>
 8004612:	1b80      	subs	r0, r0, r6
 8004614:	42a8      	cmp	r0, r5
 8004616:	d8e9      	bhi.n	80045ec <HAL_I2C_IsDeviceReady+0x7c>
 8004618:	2d00      	cmp	r5, #0
 800461a:	d1ea      	bne.n	80045f2 <HAL_I2C_IsDeviceReady+0x82>
 800461c:	e7e6      	b.n	80045ec <HAL_I2C_IsDeviceReady+0x7c>
      hi2c->State = HAL_I2C_STATE_READY;
 800461e:	2320      	movs	r3, #32
 8004620:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8004624:	6823      	ldr	r3, [r4, #0]
 8004626:	695a      	ldr	r2, [r3, #20]
 8004628:	f012 0f02 	tst.w	r2, #2
 800462c:	d131      	bne.n	8004692 <HAL_I2C_IsDeviceReady+0x122>
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800462e:	681a      	ldr	r2, [r3, #0]
 8004630:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004634:	601a      	str	r2, [r3, #0]
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004636:	6823      	ldr	r3, [r4, #0]
 8004638:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800463c:	615a      	str	r2, [r3, #20]
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800463e:	9600      	str	r6, [sp, #0]
 8004640:	2319      	movs	r3, #25
 8004642:	2201      	movs	r2, #1
 8004644:	492a      	ldr	r1, [pc, #168]	; (80046f0 <HAL_I2C_IsDeviceReady+0x180>)
 8004646:	4620      	mov	r0, r4
 8004648:	f7ff fab5 	bl	8003bb6 <I2C_WaitOnFlagUntilTimeout>
 800464c:	2800      	cmp	r0, #0
 800464e:	d14c      	bne.n	80046ea <HAL_I2C_IsDeviceReady+0x17a>
      I2C_Trials++;
 8004650:	3701      	adds	r7, #1
    while (I2C_Trials < Trials);
 8004652:	454f      	cmp	r7, r9
 8004654:	d239      	bcs.n	80046ca <HAL_I2C_IsDeviceReady+0x15a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004656:	6822      	ldr	r2, [r4, #0]
 8004658:	6813      	ldr	r3, [r2, #0]
 800465a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800465e:	6013      	str	r3, [r2, #0]
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8004660:	9600      	str	r6, [sp, #0]
 8004662:	462b      	mov	r3, r5
 8004664:	2200      	movs	r2, #0
 8004666:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800466a:	4620      	mov	r0, r4
 800466c:	f7ff faa3 	bl	8003bb6 <I2C_WaitOnFlagUntilTimeout>
 8004670:	2800      	cmp	r0, #0
 8004672:	d136      	bne.n	80046e2 <HAL_I2C_IsDeviceReady+0x172>
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004674:	6823      	ldr	r3, [r4, #0]
 8004676:	f008 02fe 	and.w	r2, r8, #254	; 0xfe
 800467a:	611a      	str	r2, [r3, #16]
      tickstart = HAL_GetTick();
 800467c:	f7fe ff76 	bl	800356c <HAL_GetTick>
 8004680:	4606      	mov	r6, r0
      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8004682:	6823      	ldr	r3, [r4, #0]
 8004684:	695a      	ldr	r2, [r3, #20]
 8004686:	f3c2 0240 	ubfx	r2, r2, #1, #1
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800468a:	6959      	ldr	r1, [r3, #20]
 800468c:	f3c1 2180 	ubfx	r1, r1, #10, #1
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8004690:	e7b6      	b.n	8004600 <HAL_I2C_IsDeviceReady+0x90>
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004692:	681a      	ldr	r2, [r3, #0]
 8004694:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004698:	601a      	str	r2, [r3, #0]
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800469a:	2300      	movs	r3, #0
 800469c:	9303      	str	r3, [sp, #12]
 800469e:	6823      	ldr	r3, [r4, #0]
 80046a0:	695a      	ldr	r2, [r3, #20]
 80046a2:	9203      	str	r2, [sp, #12]
 80046a4:	699b      	ldr	r3, [r3, #24]
 80046a6:	9303      	str	r3, [sp, #12]
 80046a8:	9b03      	ldr	r3, [sp, #12]
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80046aa:	9600      	str	r6, [sp, #0]
 80046ac:	2319      	movs	r3, #25
 80046ae:	2201      	movs	r2, #1
 80046b0:	490f      	ldr	r1, [pc, #60]	; (80046f0 <HAL_I2C_IsDeviceReady+0x180>)
 80046b2:	4620      	mov	r0, r4
 80046b4:	f7ff fa7f 	bl	8003bb6 <I2C_WaitOnFlagUntilTimeout>
 80046b8:	4603      	mov	r3, r0
 80046ba:	b9a0      	cbnz	r0, 80046e6 <HAL_I2C_IsDeviceReady+0x176>
        hi2c->State = HAL_I2C_STATE_READY;
 80046bc:	2220      	movs	r2, #32
 80046be:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        __HAL_UNLOCK(hi2c);
 80046c2:	2200      	movs	r2, #0
 80046c4:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
        return HAL_OK;
 80046c8:	e761      	b.n	800458e <HAL_I2C_IsDeviceReady+0x1e>
    hi2c->State = HAL_I2C_STATE_READY;
 80046ca:	2320      	movs	r3, #32
 80046cc:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    __HAL_UNLOCK(hi2c);
 80046d0:	2300      	movs	r3, #0
 80046d2:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    return HAL_ERROR;
 80046d6:	2301      	movs	r3, #1
 80046d8:	e759      	b.n	800458e <HAL_I2C_IsDeviceReady+0x1e>
      return HAL_BUSY;
 80046da:	2302      	movs	r3, #2
 80046dc:	e757      	b.n	800458e <HAL_I2C_IsDeviceReady+0x1e>
    __HAL_LOCK(hi2c);
 80046de:	2302      	movs	r3, #2
 80046e0:	e755      	b.n	800458e <HAL_I2C_IsDeviceReady+0x1e>
        return HAL_ERROR;
 80046e2:	2301      	movs	r3, #1
 80046e4:	e753      	b.n	800458e <HAL_I2C_IsDeviceReady+0x1e>
          return HAL_ERROR;
 80046e6:	2301      	movs	r3, #1
 80046e8:	e751      	b.n	800458e <HAL_I2C_IsDeviceReady+0x1e>
          return HAL_ERROR;
 80046ea:	2301      	movs	r3, #1
 80046ec:	e74f      	b.n	800458e <HAL_I2C_IsDeviceReady+0x1e>
 80046ee:	bf00      	nop
 80046f0:	00100002 	.word	0x00100002

080046f4 <HAL_RCC_OscConfig>:
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80046f4:	2800      	cmp	r0, #0
 80046f6:	f000 81bb 	beq.w	8004a70 <HAL_RCC_OscConfig+0x37c>
{
 80046fa:	b570      	push	{r4, r5, r6, lr}
 80046fc:	b082      	sub	sp, #8
 80046fe:	4604      	mov	r4, r0
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004700:	6803      	ldr	r3, [r0, #0]
 8004702:	f013 0f01 	tst.w	r3, #1
 8004706:	d03b      	beq.n	8004780 <HAL_RCC_OscConfig+0x8c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004708:	4ba7      	ldr	r3, [pc, #668]	; (80049a8 <HAL_RCC_OscConfig+0x2b4>)
 800470a:	689b      	ldr	r3, [r3, #8]
 800470c:	f003 030c 	and.w	r3, r3, #12
 8004710:	2b04      	cmp	r3, #4
 8004712:	d02c      	beq.n	800476e <HAL_RCC_OscConfig+0x7a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004714:	4ba4      	ldr	r3, [pc, #656]	; (80049a8 <HAL_RCC_OscConfig+0x2b4>)
 8004716:	689b      	ldr	r3, [r3, #8]
 8004718:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800471c:	2b08      	cmp	r3, #8
 800471e:	d021      	beq.n	8004764 <HAL_RCC_OscConfig+0x70>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004720:	6863      	ldr	r3, [r4, #4]
 8004722:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004726:	d04f      	beq.n	80047c8 <HAL_RCC_OscConfig+0xd4>
 8004728:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800472c:	d052      	beq.n	80047d4 <HAL_RCC_OscConfig+0xe0>
 800472e:	4b9e      	ldr	r3, [pc, #632]	; (80049a8 <HAL_RCC_OscConfig+0x2b4>)
 8004730:	681a      	ldr	r2, [r3, #0]
 8004732:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8004736:	601a      	str	r2, [r3, #0]
 8004738:	681a      	ldr	r2, [r3, #0]
 800473a:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800473e:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004740:	6863      	ldr	r3, [r4, #4]
 8004742:	2b00      	cmp	r3, #0
 8004744:	d050      	beq.n	80047e8 <HAL_RCC_OscConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004746:	f7fe ff11 	bl	800356c <HAL_GetTick>
 800474a:	4605      	mov	r5, r0

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800474c:	4b96      	ldr	r3, [pc, #600]	; (80049a8 <HAL_RCC_OscConfig+0x2b4>)
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8004754:	d114      	bne.n	8004780 <HAL_RCC_OscConfig+0x8c>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004756:	f7fe ff09 	bl	800356c <HAL_GetTick>
 800475a:	1b40      	subs	r0, r0, r5
 800475c:	2864      	cmp	r0, #100	; 0x64
 800475e:	d9f5      	bls.n	800474c <HAL_RCC_OscConfig+0x58>
          {
            return HAL_TIMEOUT;
 8004760:	2003      	movs	r0, #3
 8004762:	e18a      	b.n	8004a7a <HAL_RCC_OscConfig+0x386>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004764:	4b90      	ldr	r3, [pc, #576]	; (80049a8 <HAL_RCC_OscConfig+0x2b4>)
 8004766:	685b      	ldr	r3, [r3, #4]
 8004768:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 800476c:	d0d8      	beq.n	8004720 <HAL_RCC_OscConfig+0x2c>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800476e:	4b8e      	ldr	r3, [pc, #568]	; (80049a8 <HAL_RCC_OscConfig+0x2b4>)
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8004776:	d003      	beq.n	8004780 <HAL_RCC_OscConfig+0x8c>
 8004778:	6863      	ldr	r3, [r4, #4]
 800477a:	2b00      	cmp	r3, #0
 800477c:	f000 817a 	beq.w	8004a74 <HAL_RCC_OscConfig+0x380>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004780:	6823      	ldr	r3, [r4, #0]
 8004782:	f013 0f02 	tst.w	r3, #2
 8004786:	d055      	beq.n	8004834 <HAL_RCC_OscConfig+0x140>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004788:	4b87      	ldr	r3, [pc, #540]	; (80049a8 <HAL_RCC_OscConfig+0x2b4>)
 800478a:	689b      	ldr	r3, [r3, #8]
 800478c:	f013 0f0c 	tst.w	r3, #12
 8004790:	d03e      	beq.n	8004810 <HAL_RCC_OscConfig+0x11c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004792:	4b85      	ldr	r3, [pc, #532]	; (80049a8 <HAL_RCC_OscConfig+0x2b4>)
 8004794:	689b      	ldr	r3, [r3, #8]
 8004796:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800479a:	2b08      	cmp	r3, #8
 800479c:	d033      	beq.n	8004806 <HAL_RCC_OscConfig+0x112>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800479e:	68e3      	ldr	r3, [r4, #12]
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d068      	beq.n	8004876 <HAL_RCC_OscConfig+0x182>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80047a4:	4b81      	ldr	r3, [pc, #516]	; (80049ac <HAL_RCC_OscConfig+0x2b8>)
 80047a6:	2201      	movs	r2, #1
 80047a8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80047aa:	f7fe fedf 	bl	800356c <HAL_GetTick>
 80047ae:	4605      	mov	r5, r0

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80047b0:	4b7d      	ldr	r3, [pc, #500]	; (80049a8 <HAL_RCC_OscConfig+0x2b4>)
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	f013 0f02 	tst.w	r3, #2
 80047b8:	d154      	bne.n	8004864 <HAL_RCC_OscConfig+0x170>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80047ba:	f7fe fed7 	bl	800356c <HAL_GetTick>
 80047be:	1b40      	subs	r0, r0, r5
 80047c0:	2802      	cmp	r0, #2
 80047c2:	d9f5      	bls.n	80047b0 <HAL_RCC_OscConfig+0xbc>
          {
            return HAL_TIMEOUT;
 80047c4:	2003      	movs	r0, #3
 80047c6:	e158      	b.n	8004a7a <HAL_RCC_OscConfig+0x386>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80047c8:	4a77      	ldr	r2, [pc, #476]	; (80049a8 <HAL_RCC_OscConfig+0x2b4>)
 80047ca:	6813      	ldr	r3, [r2, #0]
 80047cc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80047d0:	6013      	str	r3, [r2, #0]
 80047d2:	e7b5      	b.n	8004740 <HAL_RCC_OscConfig+0x4c>
 80047d4:	4b74      	ldr	r3, [pc, #464]	; (80049a8 <HAL_RCC_OscConfig+0x2b4>)
 80047d6:	681a      	ldr	r2, [r3, #0]
 80047d8:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 80047dc:	601a      	str	r2, [r3, #0]
 80047de:	681a      	ldr	r2, [r3, #0]
 80047e0:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80047e4:	601a      	str	r2, [r3, #0]
 80047e6:	e7ab      	b.n	8004740 <HAL_RCC_OscConfig+0x4c>
        tickstart = HAL_GetTick();
 80047e8:	f7fe fec0 	bl	800356c <HAL_GetTick>
 80047ec:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80047ee:	4b6e      	ldr	r3, [pc, #440]	; (80049a8 <HAL_RCC_OscConfig+0x2b4>)
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 80047f6:	d0c3      	beq.n	8004780 <HAL_RCC_OscConfig+0x8c>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80047f8:	f7fe feb8 	bl	800356c <HAL_GetTick>
 80047fc:	1b40      	subs	r0, r0, r5
 80047fe:	2864      	cmp	r0, #100	; 0x64
 8004800:	d9f5      	bls.n	80047ee <HAL_RCC_OscConfig+0xfa>
            return HAL_TIMEOUT;
 8004802:	2003      	movs	r0, #3
 8004804:	e139      	b.n	8004a7a <HAL_RCC_OscConfig+0x386>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004806:	4b68      	ldr	r3, [pc, #416]	; (80049a8 <HAL_RCC_OscConfig+0x2b4>)
 8004808:	685b      	ldr	r3, [r3, #4]
 800480a:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 800480e:	d1c6      	bne.n	800479e <HAL_RCC_OscConfig+0xaa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004810:	4b65      	ldr	r3, [pc, #404]	; (80049a8 <HAL_RCC_OscConfig+0x2b4>)
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	f013 0f02 	tst.w	r3, #2
 8004818:	d004      	beq.n	8004824 <HAL_RCC_OscConfig+0x130>
 800481a:	68e3      	ldr	r3, [r4, #12]
 800481c:	2b01      	cmp	r3, #1
 800481e:	d001      	beq.n	8004824 <HAL_RCC_OscConfig+0x130>
        return HAL_ERROR;
 8004820:	2001      	movs	r0, #1
 8004822:	e12a      	b.n	8004a7a <HAL_RCC_OscConfig+0x386>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004824:	4a60      	ldr	r2, [pc, #384]	; (80049a8 <HAL_RCC_OscConfig+0x2b4>)
 8004826:	6813      	ldr	r3, [r2, #0]
 8004828:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 800482c:	6921      	ldr	r1, [r4, #16]
 800482e:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8004832:	6013      	str	r3, [r2, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004834:	6823      	ldr	r3, [r4, #0]
 8004836:	f013 0f08 	tst.w	r3, #8
 800483a:	d040      	beq.n	80048be <HAL_RCC_OscConfig+0x1ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800483c:	6963      	ldr	r3, [r4, #20]
 800483e:	b363      	cbz	r3, 800489a <HAL_RCC_OscConfig+0x1a6>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004840:	4b5b      	ldr	r3, [pc, #364]	; (80049b0 <HAL_RCC_OscConfig+0x2bc>)
 8004842:	2201      	movs	r2, #1
 8004844:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004846:	f7fe fe91 	bl	800356c <HAL_GetTick>
 800484a:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800484c:	4b56      	ldr	r3, [pc, #344]	; (80049a8 <HAL_RCC_OscConfig+0x2b4>)
 800484e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004850:	f013 0f02 	tst.w	r3, #2
 8004854:	d133      	bne.n	80048be <HAL_RCC_OscConfig+0x1ca>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004856:	f7fe fe89 	bl	800356c <HAL_GetTick>
 800485a:	1b40      	subs	r0, r0, r5
 800485c:	2802      	cmp	r0, #2
 800485e:	d9f5      	bls.n	800484c <HAL_RCC_OscConfig+0x158>
        {
          return HAL_TIMEOUT;
 8004860:	2003      	movs	r0, #3
 8004862:	e10a      	b.n	8004a7a <HAL_RCC_OscConfig+0x386>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004864:	4a50      	ldr	r2, [pc, #320]	; (80049a8 <HAL_RCC_OscConfig+0x2b4>)
 8004866:	6813      	ldr	r3, [r2, #0]
 8004868:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 800486c:	6921      	ldr	r1, [r4, #16]
 800486e:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8004872:	6013      	str	r3, [r2, #0]
 8004874:	e7de      	b.n	8004834 <HAL_RCC_OscConfig+0x140>
        __HAL_RCC_HSI_DISABLE();
 8004876:	4b4d      	ldr	r3, [pc, #308]	; (80049ac <HAL_RCC_OscConfig+0x2b8>)
 8004878:	2200      	movs	r2, #0
 800487a:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800487c:	f7fe fe76 	bl	800356c <HAL_GetTick>
 8004880:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004882:	4b49      	ldr	r3, [pc, #292]	; (80049a8 <HAL_RCC_OscConfig+0x2b4>)
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	f013 0f02 	tst.w	r3, #2
 800488a:	d0d3      	beq.n	8004834 <HAL_RCC_OscConfig+0x140>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800488c:	f7fe fe6e 	bl	800356c <HAL_GetTick>
 8004890:	1b40      	subs	r0, r0, r5
 8004892:	2802      	cmp	r0, #2
 8004894:	d9f5      	bls.n	8004882 <HAL_RCC_OscConfig+0x18e>
            return HAL_TIMEOUT;
 8004896:	2003      	movs	r0, #3
 8004898:	e0ef      	b.n	8004a7a <HAL_RCC_OscConfig+0x386>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800489a:	4b45      	ldr	r3, [pc, #276]	; (80049b0 <HAL_RCC_OscConfig+0x2bc>)
 800489c:	2200      	movs	r2, #0
 800489e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80048a0:	f7fe fe64 	bl	800356c <HAL_GetTick>
 80048a4:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80048a6:	4b40      	ldr	r3, [pc, #256]	; (80049a8 <HAL_RCC_OscConfig+0x2b4>)
 80048a8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80048aa:	f013 0f02 	tst.w	r3, #2
 80048ae:	d006      	beq.n	80048be <HAL_RCC_OscConfig+0x1ca>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80048b0:	f7fe fe5c 	bl	800356c <HAL_GetTick>
 80048b4:	1b40      	subs	r0, r0, r5
 80048b6:	2802      	cmp	r0, #2
 80048b8:	d9f5      	bls.n	80048a6 <HAL_RCC_OscConfig+0x1b2>
        {
          return HAL_TIMEOUT;
 80048ba:	2003      	movs	r0, #3
 80048bc:	e0dd      	b.n	8004a7a <HAL_RCC_OscConfig+0x386>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80048be:	6823      	ldr	r3, [r4, #0]
 80048c0:	f013 0f04 	tst.w	r3, #4
 80048c4:	d079      	beq.n	80049ba <HAL_RCC_OscConfig+0x2c6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80048c6:	4b38      	ldr	r3, [pc, #224]	; (80049a8 <HAL_RCC_OscConfig+0x2b4>)
 80048c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048ca:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 80048ce:	d133      	bne.n	8004938 <HAL_RCC_OscConfig+0x244>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80048d0:	2300      	movs	r3, #0
 80048d2:	9301      	str	r3, [sp, #4]
 80048d4:	4b34      	ldr	r3, [pc, #208]	; (80049a8 <HAL_RCC_OscConfig+0x2b4>)
 80048d6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80048d8:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80048dc:	641a      	str	r2, [r3, #64]	; 0x40
 80048de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048e0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80048e4:	9301      	str	r3, [sp, #4]
 80048e6:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 80048e8:	2501      	movs	r5, #1
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80048ea:	4b32      	ldr	r3, [pc, #200]	; (80049b4 <HAL_RCC_OscConfig+0x2c0>)
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	f413 7f80 	tst.w	r3, #256	; 0x100
 80048f2:	d023      	beq.n	800493c <HAL_RCC_OscConfig+0x248>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80048f4:	68a3      	ldr	r3, [r4, #8]
 80048f6:	2b01      	cmp	r3, #1
 80048f8:	d034      	beq.n	8004964 <HAL_RCC_OscConfig+0x270>
 80048fa:	2b05      	cmp	r3, #5
 80048fc:	d038      	beq.n	8004970 <HAL_RCC_OscConfig+0x27c>
 80048fe:	4b2a      	ldr	r3, [pc, #168]	; (80049a8 <HAL_RCC_OscConfig+0x2b4>)
 8004900:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004902:	f022 0201 	bic.w	r2, r2, #1
 8004906:	671a      	str	r2, [r3, #112]	; 0x70
 8004908:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800490a:	f022 0204 	bic.w	r2, r2, #4
 800490e:	671a      	str	r2, [r3, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004910:	68a3      	ldr	r3, [r4, #8]
 8004912:	2b00      	cmp	r3, #0
 8004914:	d036      	beq.n	8004984 <HAL_RCC_OscConfig+0x290>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004916:	f7fe fe29 	bl	800356c <HAL_GetTick>
 800491a:	4606      	mov	r6, r0

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800491c:	4b22      	ldr	r3, [pc, #136]	; (80049a8 <HAL_RCC_OscConfig+0x2b4>)
 800491e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004920:	f013 0f02 	tst.w	r3, #2
 8004924:	d148      	bne.n	80049b8 <HAL_RCC_OscConfig+0x2c4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004926:	f7fe fe21 	bl	800356c <HAL_GetTick>
 800492a:	1b80      	subs	r0, r0, r6
 800492c:	f241 3388 	movw	r3, #5000	; 0x1388
 8004930:	4298      	cmp	r0, r3
 8004932:	d9f3      	bls.n	800491c <HAL_RCC_OscConfig+0x228>
        {
          return HAL_TIMEOUT;
 8004934:	2003      	movs	r0, #3
 8004936:	e0a0      	b.n	8004a7a <HAL_RCC_OscConfig+0x386>
    FlagStatus       pwrclkchanged = RESET;
 8004938:	2500      	movs	r5, #0
 800493a:	e7d6      	b.n	80048ea <HAL_RCC_OscConfig+0x1f6>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800493c:	4a1d      	ldr	r2, [pc, #116]	; (80049b4 <HAL_RCC_OscConfig+0x2c0>)
 800493e:	6813      	ldr	r3, [r2, #0]
 8004940:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004944:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 8004946:	f7fe fe11 	bl	800356c <HAL_GetTick>
 800494a:	4606      	mov	r6, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800494c:	4b19      	ldr	r3, [pc, #100]	; (80049b4 <HAL_RCC_OscConfig+0x2c0>)
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	f413 7f80 	tst.w	r3, #256	; 0x100
 8004954:	d1ce      	bne.n	80048f4 <HAL_RCC_OscConfig+0x200>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004956:	f7fe fe09 	bl	800356c <HAL_GetTick>
 800495a:	1b80      	subs	r0, r0, r6
 800495c:	2802      	cmp	r0, #2
 800495e:	d9f5      	bls.n	800494c <HAL_RCC_OscConfig+0x258>
          return HAL_TIMEOUT;
 8004960:	2003      	movs	r0, #3
 8004962:	e08a      	b.n	8004a7a <HAL_RCC_OscConfig+0x386>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004964:	4a10      	ldr	r2, [pc, #64]	; (80049a8 <HAL_RCC_OscConfig+0x2b4>)
 8004966:	6f13      	ldr	r3, [r2, #112]	; 0x70
 8004968:	f043 0301 	orr.w	r3, r3, #1
 800496c:	6713      	str	r3, [r2, #112]	; 0x70
 800496e:	e7cf      	b.n	8004910 <HAL_RCC_OscConfig+0x21c>
 8004970:	4b0d      	ldr	r3, [pc, #52]	; (80049a8 <HAL_RCC_OscConfig+0x2b4>)
 8004972:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004974:	f042 0204 	orr.w	r2, r2, #4
 8004978:	671a      	str	r2, [r3, #112]	; 0x70
 800497a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800497c:	f042 0201 	orr.w	r2, r2, #1
 8004980:	671a      	str	r2, [r3, #112]	; 0x70
 8004982:	e7c5      	b.n	8004910 <HAL_RCC_OscConfig+0x21c>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004984:	f7fe fdf2 	bl	800356c <HAL_GetTick>
 8004988:	4606      	mov	r6, r0

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800498a:	4b07      	ldr	r3, [pc, #28]	; (80049a8 <HAL_RCC_OscConfig+0x2b4>)
 800498c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800498e:	f013 0f02 	tst.w	r3, #2
 8004992:	d011      	beq.n	80049b8 <HAL_RCC_OscConfig+0x2c4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004994:	f7fe fdea 	bl	800356c <HAL_GetTick>
 8004998:	1b80      	subs	r0, r0, r6
 800499a:	f241 3388 	movw	r3, #5000	; 0x1388
 800499e:	4298      	cmp	r0, r3
 80049a0:	d9f3      	bls.n	800498a <HAL_RCC_OscConfig+0x296>
        {
          return HAL_TIMEOUT;
 80049a2:	2003      	movs	r0, #3
 80049a4:	e069      	b.n	8004a7a <HAL_RCC_OscConfig+0x386>
 80049a6:	bf00      	nop
 80049a8:	40023800 	.word	0x40023800
 80049ac:	42470000 	.word	0x42470000
 80049b0:	42470e80 	.word	0x42470e80
 80049b4:	40007000 	.word	0x40007000
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80049b8:	b9e5      	cbnz	r5, 80049f4 <HAL_RCC_OscConfig+0x300>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80049ba:	69a3      	ldr	r3, [r4, #24]
 80049bc:	2b00      	cmp	r3, #0
 80049be:	d05b      	beq.n	8004a78 <HAL_RCC_OscConfig+0x384>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80049c0:	4a30      	ldr	r2, [pc, #192]	; (8004a84 <HAL_RCC_OscConfig+0x390>)
 80049c2:	6892      	ldr	r2, [r2, #8]
 80049c4:	f002 020c 	and.w	r2, r2, #12
 80049c8:	2a08      	cmp	r2, #8
 80049ca:	d058      	beq.n	8004a7e <HAL_RCC_OscConfig+0x38a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80049cc:	2b02      	cmp	r3, #2
 80049ce:	d017      	beq.n	8004a00 <HAL_RCC_OscConfig+0x30c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80049d0:	4b2d      	ldr	r3, [pc, #180]	; (8004a88 <HAL_RCC_OscConfig+0x394>)
 80049d2:	2200      	movs	r2, #0
 80049d4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80049d6:	f7fe fdc9 	bl	800356c <HAL_GetTick>
 80049da:	4604      	mov	r4, r0

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80049dc:	4b29      	ldr	r3, [pc, #164]	; (8004a84 <HAL_RCC_OscConfig+0x390>)
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 80049e4:	d042      	beq.n	8004a6c <HAL_RCC_OscConfig+0x378>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80049e6:	f7fe fdc1 	bl	800356c <HAL_GetTick>
 80049ea:	1b00      	subs	r0, r0, r4
 80049ec:	2802      	cmp	r0, #2
 80049ee:	d9f5      	bls.n	80049dc <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 80049f0:	2003      	movs	r0, #3
 80049f2:	e042      	b.n	8004a7a <HAL_RCC_OscConfig+0x386>
      __HAL_RCC_PWR_CLK_DISABLE();
 80049f4:	4a23      	ldr	r2, [pc, #140]	; (8004a84 <HAL_RCC_OscConfig+0x390>)
 80049f6:	6c13      	ldr	r3, [r2, #64]	; 0x40
 80049f8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80049fc:	6413      	str	r3, [r2, #64]	; 0x40
 80049fe:	e7dc      	b.n	80049ba <HAL_RCC_OscConfig+0x2c6>
        __HAL_RCC_PLL_DISABLE();
 8004a00:	4b21      	ldr	r3, [pc, #132]	; (8004a88 <HAL_RCC_OscConfig+0x394>)
 8004a02:	2200      	movs	r2, #0
 8004a04:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8004a06:	f7fe fdb1 	bl	800356c <HAL_GetTick>
 8004a0a:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004a0c:	4b1d      	ldr	r3, [pc, #116]	; (8004a84 <HAL_RCC_OscConfig+0x390>)
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8004a14:	d006      	beq.n	8004a24 <HAL_RCC_OscConfig+0x330>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004a16:	f7fe fda9 	bl	800356c <HAL_GetTick>
 8004a1a:	1b40      	subs	r0, r0, r5
 8004a1c:	2802      	cmp	r0, #2
 8004a1e:	d9f5      	bls.n	8004a0c <HAL_RCC_OscConfig+0x318>
            return HAL_TIMEOUT;
 8004a20:	2003      	movs	r0, #3
 8004a22:	e02a      	b.n	8004a7a <HAL_RCC_OscConfig+0x386>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004a24:	69e3      	ldr	r3, [r4, #28]
 8004a26:	6a22      	ldr	r2, [r4, #32]
 8004a28:	4313      	orrs	r3, r2
 8004a2a:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8004a2c:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8004a30:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8004a32:	0852      	lsrs	r2, r2, #1
 8004a34:	3a01      	subs	r2, #1
 8004a36:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004a3a:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8004a3c:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8004a40:	4a10      	ldr	r2, [pc, #64]	; (8004a84 <HAL_RCC_OscConfig+0x390>)
 8004a42:	6053      	str	r3, [r2, #4]
        __HAL_RCC_PLL_ENABLE();
 8004a44:	4b10      	ldr	r3, [pc, #64]	; (8004a88 <HAL_RCC_OscConfig+0x394>)
 8004a46:	2201      	movs	r2, #1
 8004a48:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8004a4a:	f7fe fd8f 	bl	800356c <HAL_GetTick>
 8004a4e:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004a50:	4b0c      	ldr	r3, [pc, #48]	; (8004a84 <HAL_RCC_OscConfig+0x390>)
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8004a58:	d106      	bne.n	8004a68 <HAL_RCC_OscConfig+0x374>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004a5a:	f7fe fd87 	bl	800356c <HAL_GetTick>
 8004a5e:	1b00      	subs	r0, r0, r4
 8004a60:	2802      	cmp	r0, #2
 8004a62:	d9f5      	bls.n	8004a50 <HAL_RCC_OscConfig+0x35c>
            return HAL_TIMEOUT;
 8004a64:	2003      	movs	r0, #3
 8004a66:	e008      	b.n	8004a7a <HAL_RCC_OscConfig+0x386>
    else
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
 8004a68:	2000      	movs	r0, #0
 8004a6a:	e006      	b.n	8004a7a <HAL_RCC_OscConfig+0x386>
 8004a6c:	2000      	movs	r0, #0
 8004a6e:	e004      	b.n	8004a7a <HAL_RCC_OscConfig+0x386>
    return HAL_ERROR;
 8004a70:	2001      	movs	r0, #1
}
 8004a72:	4770      	bx	lr
        return HAL_ERROR;
 8004a74:	2001      	movs	r0, #1
 8004a76:	e000      	b.n	8004a7a <HAL_RCC_OscConfig+0x386>
  return HAL_OK;
 8004a78:	2000      	movs	r0, #0
}
 8004a7a:	b002      	add	sp, #8
 8004a7c:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 8004a7e:	2001      	movs	r0, #1
 8004a80:	e7fb      	b.n	8004a7a <HAL_RCC_OscConfig+0x386>
 8004a82:	bf00      	nop
 8004a84:	40023800 	.word	0x40023800
 8004a88:	42470060 	.word	0x42470060

08004a8c <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004a8c:	4b32      	ldr	r3, [pc, #200]	; (8004b58 <HAL_RCC_GetSysClockFreq+0xcc>)
 8004a8e:	689b      	ldr	r3, [r3, #8]
 8004a90:	f003 030c 	and.w	r3, r3, #12
 8004a94:	2b04      	cmp	r3, #4
 8004a96:	d05c      	beq.n	8004b52 <HAL_RCC_GetSysClockFreq+0xc6>
 8004a98:	2b08      	cmp	r3, #8
 8004a9a:	d001      	beq.n	8004aa0 <HAL_RCC_GetSysClockFreq+0x14>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004a9c:	482f      	ldr	r0, [pc, #188]	; (8004b5c <HAL_RCC_GetSysClockFreq+0xd0>)
 8004a9e:	4770      	bx	lr
{
 8004aa0:	e92d 4bf0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, fp, lr}
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004aa4:	4b2c      	ldr	r3, [pc, #176]	; (8004b58 <HAL_RCC_GetSysClockFreq+0xcc>)
 8004aa6:	685a      	ldr	r2, [r3, #4]
 8004aa8:	f002 023f 	and.w	r2, r2, #63	; 0x3f
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004aac:	685b      	ldr	r3, [r3, #4]
 8004aae:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 8004ab2:	d02b      	beq.n	8004b0c <HAL_RCC_GetSysClockFreq+0x80>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004ab4:	4b28      	ldr	r3, [pc, #160]	; (8004b58 <HAL_RCC_GetSysClockFreq+0xcc>)
 8004ab6:	685b      	ldr	r3, [r3, #4]
 8004ab8:	f3c3 1388 	ubfx	r3, r3, #6, #9
 8004abc:	461e      	mov	r6, r3
 8004abe:	2700      	movs	r7, #0
 8004ac0:	015c      	lsls	r4, r3, #5
 8004ac2:	2500      	movs	r5, #0
 8004ac4:	1ae4      	subs	r4, r4, r3
 8004ac6:	eb65 0507 	sbc.w	r5, r5, r7
 8004aca:	01a9      	lsls	r1, r5, #6
 8004acc:	ea41 6194 	orr.w	r1, r1, r4, lsr #26
 8004ad0:	01a0      	lsls	r0, r4, #6
 8004ad2:	1b00      	subs	r0, r0, r4
 8004ad4:	eb61 0105 	sbc.w	r1, r1, r5
 8004ad8:	00cb      	lsls	r3, r1, #3
 8004ada:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8004ade:	00c4      	lsls	r4, r0, #3
 8004ae0:	19a0      	adds	r0, r4, r6
 8004ae2:	eb43 0107 	adc.w	r1, r3, r7
 8004ae6:	024b      	lsls	r3, r1, #9
 8004ae8:	ea43 53d0 	orr.w	r3, r3, r0, lsr #23
 8004aec:	0244      	lsls	r4, r0, #9
 8004aee:	4620      	mov	r0, r4
 8004af0:	4619      	mov	r1, r3
 8004af2:	2300      	movs	r3, #0
 8004af4:	f7fb ffba 	bl	8000a6c <__aeabi_uldivmod>
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004af8:	4b17      	ldr	r3, [pc, #92]	; (8004b58 <HAL_RCC_GetSysClockFreq+0xcc>)
 8004afa:	685b      	ldr	r3, [r3, #4]
 8004afc:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8004b00:	3301      	adds	r3, #1
 8004b02:	005b      	lsls	r3, r3, #1

      sysclockfreq = pllvco/pllp;
 8004b04:	fbb0 f0f3 	udiv	r0, r0, r3
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8004b08:	e8bd 8bf0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, fp, pc}
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004b0c:	4b12      	ldr	r3, [pc, #72]	; (8004b58 <HAL_RCC_GetSysClockFreq+0xcc>)
 8004b0e:	685b      	ldr	r3, [r3, #4]
 8004b10:	f3c3 1388 	ubfx	r3, r3, #6, #9
 8004b14:	461e      	mov	r6, r3
 8004b16:	2700      	movs	r7, #0
 8004b18:	015c      	lsls	r4, r3, #5
 8004b1a:	2500      	movs	r5, #0
 8004b1c:	1ae4      	subs	r4, r4, r3
 8004b1e:	eb65 0507 	sbc.w	r5, r5, r7
 8004b22:	01a9      	lsls	r1, r5, #6
 8004b24:	ea41 6194 	orr.w	r1, r1, r4, lsr #26
 8004b28:	01a0      	lsls	r0, r4, #6
 8004b2a:	1b00      	subs	r0, r0, r4
 8004b2c:	eb61 0105 	sbc.w	r1, r1, r5
 8004b30:	00cb      	lsls	r3, r1, #3
 8004b32:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8004b36:	00c4      	lsls	r4, r0, #3
 8004b38:	19a0      	adds	r0, r4, r6
 8004b3a:	eb43 0107 	adc.w	r1, r3, r7
 8004b3e:	028b      	lsls	r3, r1, #10
 8004b40:	ea43 5390 	orr.w	r3, r3, r0, lsr #22
 8004b44:	0284      	lsls	r4, r0, #10
 8004b46:	4620      	mov	r0, r4
 8004b48:	4619      	mov	r1, r3
 8004b4a:	2300      	movs	r3, #0
 8004b4c:	f7fb ff8e 	bl	8000a6c <__aeabi_uldivmod>
 8004b50:	e7d2      	b.n	8004af8 <HAL_RCC_GetSysClockFreq+0x6c>
      sysclockfreq = HSE_VALUE;
 8004b52:	4803      	ldr	r0, [pc, #12]	; (8004b60 <HAL_RCC_GetSysClockFreq+0xd4>)
}
 8004b54:	4770      	bx	lr
 8004b56:	bf00      	nop
 8004b58:	40023800 	.word	0x40023800
 8004b5c:	00f42400 	.word	0x00f42400
 8004b60:	007a1200 	.word	0x007a1200

08004b64 <HAL_RCC_ClockConfig>:
  if(RCC_ClkInitStruct == NULL)
 8004b64:	2800      	cmp	r0, #0
 8004b66:	f000 809d 	beq.w	8004ca4 <HAL_RCC_ClockConfig+0x140>
{
 8004b6a:	b570      	push	{r4, r5, r6, lr}
 8004b6c:	4604      	mov	r4, r0
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004b6e:	4b4f      	ldr	r3, [pc, #316]	; (8004cac <HAL_RCC_ClockConfig+0x148>)
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	f003 030f 	and.w	r3, r3, #15
 8004b76:	428b      	cmp	r3, r1
 8004b78:	d209      	bcs.n	8004b8e <HAL_RCC_ClockConfig+0x2a>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004b7a:	b2cb      	uxtb	r3, r1
 8004b7c:	4a4b      	ldr	r2, [pc, #300]	; (8004cac <HAL_RCC_ClockConfig+0x148>)
 8004b7e:	7013      	strb	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004b80:	6813      	ldr	r3, [r2, #0]
 8004b82:	f003 030f 	and.w	r3, r3, #15
 8004b86:	428b      	cmp	r3, r1
 8004b88:	d001      	beq.n	8004b8e <HAL_RCC_ClockConfig+0x2a>
      return HAL_ERROR;
 8004b8a:	2001      	movs	r0, #1
}
 8004b8c:	bd70      	pop	{r4, r5, r6, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004b8e:	6823      	ldr	r3, [r4, #0]
 8004b90:	f013 0f02 	tst.w	r3, #2
 8004b94:	d017      	beq.n	8004bc6 <HAL_RCC_ClockConfig+0x62>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004b96:	f013 0f04 	tst.w	r3, #4
 8004b9a:	d004      	beq.n	8004ba6 <HAL_RCC_ClockConfig+0x42>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004b9c:	4a44      	ldr	r2, [pc, #272]	; (8004cb0 <HAL_RCC_ClockConfig+0x14c>)
 8004b9e:	6893      	ldr	r3, [r2, #8]
 8004ba0:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004ba4:	6093      	str	r3, [r2, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004ba6:	6823      	ldr	r3, [r4, #0]
 8004ba8:	f013 0f08 	tst.w	r3, #8
 8004bac:	d004      	beq.n	8004bb8 <HAL_RCC_ClockConfig+0x54>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004bae:	4a40      	ldr	r2, [pc, #256]	; (8004cb0 <HAL_RCC_ClockConfig+0x14c>)
 8004bb0:	6893      	ldr	r3, [r2, #8]
 8004bb2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004bb6:	6093      	str	r3, [r2, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004bb8:	4a3d      	ldr	r2, [pc, #244]	; (8004cb0 <HAL_RCC_ClockConfig+0x14c>)
 8004bba:	6893      	ldr	r3, [r2, #8]
 8004bbc:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004bc0:	68a0      	ldr	r0, [r4, #8]
 8004bc2:	4303      	orrs	r3, r0
 8004bc4:	6093      	str	r3, [r2, #8]
 8004bc6:	460d      	mov	r5, r1
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004bc8:	6823      	ldr	r3, [r4, #0]
 8004bca:	f013 0f01 	tst.w	r3, #1
 8004bce:	d032      	beq.n	8004c36 <HAL_RCC_ClockConfig+0xd2>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004bd0:	6863      	ldr	r3, [r4, #4]
 8004bd2:	2b01      	cmp	r3, #1
 8004bd4:	d021      	beq.n	8004c1a <HAL_RCC_ClockConfig+0xb6>
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004bd6:	1e9a      	subs	r2, r3, #2
 8004bd8:	2a01      	cmp	r2, #1
 8004bda:	d925      	bls.n	8004c28 <HAL_RCC_ClockConfig+0xc4>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004bdc:	4a34      	ldr	r2, [pc, #208]	; (8004cb0 <HAL_RCC_ClockConfig+0x14c>)
 8004bde:	6812      	ldr	r2, [r2, #0]
 8004be0:	f012 0f02 	tst.w	r2, #2
 8004be4:	d060      	beq.n	8004ca8 <HAL_RCC_ClockConfig+0x144>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004be6:	4932      	ldr	r1, [pc, #200]	; (8004cb0 <HAL_RCC_ClockConfig+0x14c>)
 8004be8:	688a      	ldr	r2, [r1, #8]
 8004bea:	f022 0203 	bic.w	r2, r2, #3
 8004bee:	4313      	orrs	r3, r2
 8004bf0:	608b      	str	r3, [r1, #8]
    tickstart = HAL_GetTick();
 8004bf2:	f7fe fcbb 	bl	800356c <HAL_GetTick>
 8004bf6:	4606      	mov	r6, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004bf8:	4b2d      	ldr	r3, [pc, #180]	; (8004cb0 <HAL_RCC_ClockConfig+0x14c>)
 8004bfa:	689b      	ldr	r3, [r3, #8]
 8004bfc:	f003 030c 	and.w	r3, r3, #12
 8004c00:	6862      	ldr	r2, [r4, #4]
 8004c02:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8004c06:	d016      	beq.n	8004c36 <HAL_RCC_ClockConfig+0xd2>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004c08:	f7fe fcb0 	bl	800356c <HAL_GetTick>
 8004c0c:	1b80      	subs	r0, r0, r6
 8004c0e:	f241 3388 	movw	r3, #5000	; 0x1388
 8004c12:	4298      	cmp	r0, r3
 8004c14:	d9f0      	bls.n	8004bf8 <HAL_RCC_ClockConfig+0x94>
        return HAL_TIMEOUT;
 8004c16:	2003      	movs	r0, #3
 8004c18:	e7b8      	b.n	8004b8c <HAL_RCC_ClockConfig+0x28>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004c1a:	4a25      	ldr	r2, [pc, #148]	; (8004cb0 <HAL_RCC_ClockConfig+0x14c>)
 8004c1c:	6812      	ldr	r2, [r2, #0]
 8004c1e:	f412 3f00 	tst.w	r2, #131072	; 0x20000
 8004c22:	d1e0      	bne.n	8004be6 <HAL_RCC_ClockConfig+0x82>
        return HAL_ERROR;
 8004c24:	2001      	movs	r0, #1
 8004c26:	e7b1      	b.n	8004b8c <HAL_RCC_ClockConfig+0x28>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004c28:	4a21      	ldr	r2, [pc, #132]	; (8004cb0 <HAL_RCC_ClockConfig+0x14c>)
 8004c2a:	6812      	ldr	r2, [r2, #0]
 8004c2c:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
 8004c30:	d1d9      	bne.n	8004be6 <HAL_RCC_ClockConfig+0x82>
        return HAL_ERROR;
 8004c32:	2001      	movs	r0, #1
 8004c34:	e7aa      	b.n	8004b8c <HAL_RCC_ClockConfig+0x28>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004c36:	4b1d      	ldr	r3, [pc, #116]	; (8004cac <HAL_RCC_ClockConfig+0x148>)
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	f003 030f 	and.w	r3, r3, #15
 8004c3e:	42ab      	cmp	r3, r5
 8004c40:	d909      	bls.n	8004c56 <HAL_RCC_ClockConfig+0xf2>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004c42:	b2ea      	uxtb	r2, r5
 8004c44:	4b19      	ldr	r3, [pc, #100]	; (8004cac <HAL_RCC_ClockConfig+0x148>)
 8004c46:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	f003 030f 	and.w	r3, r3, #15
 8004c4e:	42ab      	cmp	r3, r5
 8004c50:	d001      	beq.n	8004c56 <HAL_RCC_ClockConfig+0xf2>
      return HAL_ERROR;
 8004c52:	2001      	movs	r0, #1
 8004c54:	e79a      	b.n	8004b8c <HAL_RCC_ClockConfig+0x28>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004c56:	6823      	ldr	r3, [r4, #0]
 8004c58:	f013 0f04 	tst.w	r3, #4
 8004c5c:	d006      	beq.n	8004c6c <HAL_RCC_ClockConfig+0x108>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004c5e:	4a14      	ldr	r2, [pc, #80]	; (8004cb0 <HAL_RCC_ClockConfig+0x14c>)
 8004c60:	6893      	ldr	r3, [r2, #8]
 8004c62:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 8004c66:	68e1      	ldr	r1, [r4, #12]
 8004c68:	430b      	orrs	r3, r1
 8004c6a:	6093      	str	r3, [r2, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004c6c:	6823      	ldr	r3, [r4, #0]
 8004c6e:	f013 0f08 	tst.w	r3, #8
 8004c72:	d007      	beq.n	8004c84 <HAL_RCC_ClockConfig+0x120>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004c74:	4a0e      	ldr	r2, [pc, #56]	; (8004cb0 <HAL_RCC_ClockConfig+0x14c>)
 8004c76:	6893      	ldr	r3, [r2, #8]
 8004c78:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8004c7c:	6921      	ldr	r1, [r4, #16]
 8004c7e:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8004c82:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004c84:	f7ff ff02 	bl	8004a8c <HAL_RCC_GetSysClockFreq>
 8004c88:	4b09      	ldr	r3, [pc, #36]	; (8004cb0 <HAL_RCC_ClockConfig+0x14c>)
 8004c8a:	689b      	ldr	r3, [r3, #8]
 8004c8c:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8004c90:	4a08      	ldr	r2, [pc, #32]	; (8004cb4 <HAL_RCC_ClockConfig+0x150>)
 8004c92:	5cd3      	ldrb	r3, [r2, r3]
 8004c94:	40d8      	lsrs	r0, r3
 8004c96:	4b08      	ldr	r3, [pc, #32]	; (8004cb8 <HAL_RCC_ClockConfig+0x154>)
 8004c98:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8004c9a:	2000      	movs	r0, #0
 8004c9c:	f7fe fc1a 	bl	80034d4 <HAL_InitTick>
  return HAL_OK;
 8004ca0:	2000      	movs	r0, #0
 8004ca2:	e773      	b.n	8004b8c <HAL_RCC_ClockConfig+0x28>
    return HAL_ERROR;
 8004ca4:	2001      	movs	r0, #1
}
 8004ca6:	4770      	bx	lr
        return HAL_ERROR;
 8004ca8:	2001      	movs	r0, #1
 8004caa:	e76f      	b.n	8004b8c <HAL_RCC_ClockConfig+0x28>
 8004cac:	40023c00 	.word	0x40023c00
 8004cb0:	40023800 	.word	0x40023800
 8004cb4:	0800bf78 	.word	0x0800bf78
 8004cb8:	20000060 	.word	0x20000060

08004cbc <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 8004cbc:	4b01      	ldr	r3, [pc, #4]	; (8004cc4 <HAL_RCC_GetHCLKFreq+0x8>)
 8004cbe:	6818      	ldr	r0, [r3, #0]
 8004cc0:	4770      	bx	lr
 8004cc2:	bf00      	nop
 8004cc4:	20000060 	.word	0x20000060

08004cc8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004cc8:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004cca:	f7ff fff7 	bl	8004cbc <HAL_RCC_GetHCLKFreq>
 8004cce:	4b04      	ldr	r3, [pc, #16]	; (8004ce0 <HAL_RCC_GetPCLK1Freq+0x18>)
 8004cd0:	689b      	ldr	r3, [r3, #8]
 8004cd2:	f3c3 2382 	ubfx	r3, r3, #10, #3
 8004cd6:	4a03      	ldr	r2, [pc, #12]	; (8004ce4 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8004cd8:	5cd3      	ldrb	r3, [r2, r3]
}
 8004cda:	40d8      	lsrs	r0, r3
 8004cdc:	bd08      	pop	{r3, pc}
 8004cde:	bf00      	nop
 8004ce0:	40023800 	.word	0x40023800
 8004ce4:	0800bf88 	.word	0x0800bf88

08004ce8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004ce8:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004cea:	f7ff ffe7 	bl	8004cbc <HAL_RCC_GetHCLKFreq>
 8004cee:	4b04      	ldr	r3, [pc, #16]	; (8004d00 <HAL_RCC_GetPCLK2Freq+0x18>)
 8004cf0:	689b      	ldr	r3, [r3, #8]
 8004cf2:	f3c3 3342 	ubfx	r3, r3, #13, #3
 8004cf6:	4a03      	ldr	r2, [pc, #12]	; (8004d04 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8004cf8:	5cd3      	ldrb	r3, [r2, r3]
}
 8004cfa:	40d8      	lsrs	r0, r3
 8004cfc:	bd08      	pop	{r3, pc}
 8004cfe:	bf00      	nop
 8004d00:	40023800 	.word	0x40023800
 8004d04:	0800bf88 	.word	0x0800bf88

08004d08 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004d08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004d0a:	4605      	mov	r5, r0
 8004d0c:	460f      	mov	r7, r1
 8004d0e:	4616      	mov	r6, r2
 8004d10:	461c      	mov	r4, r3
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004d12:	682b      	ldr	r3, [r5, #0]
 8004d14:	689b      	ldr	r3, [r3, #8]
 8004d16:	ea37 0303 	bics.w	r3, r7, r3
 8004d1a:	bf0c      	ite	eq
 8004d1c:	2301      	moveq	r3, #1
 8004d1e:	2300      	movne	r3, #0
 8004d20:	42b3      	cmp	r3, r6
 8004d22:	d037      	beq.n	8004d94 <SPI_WaitFlagStateUntilTimeout+0x8c>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004d24:	f1b4 3fff 	cmp.w	r4, #4294967295	; 0xffffffff
 8004d28:	d0f3      	beq.n	8004d12 <SPI_WaitFlagStateUntilTimeout+0xa>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8004d2a:	f7fe fc1f 	bl	800356c <HAL_GetTick>
 8004d2e:	9b06      	ldr	r3, [sp, #24]
 8004d30:	1ac0      	subs	r0, r0, r3
 8004d32:	42a0      	cmp	r0, r4
 8004d34:	d201      	bcs.n	8004d3a <SPI_WaitFlagStateUntilTimeout+0x32>
 8004d36:	2c00      	cmp	r4, #0
 8004d38:	d1eb      	bne.n	8004d12 <SPI_WaitFlagStateUntilTimeout+0xa>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004d3a:	682a      	ldr	r2, [r5, #0]
 8004d3c:	6853      	ldr	r3, [r2, #4]
 8004d3e:	f023 03e0 	bic.w	r3, r3, #224	; 0xe0
 8004d42:	6053      	str	r3, [r2, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004d44:	686b      	ldr	r3, [r5, #4]
 8004d46:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004d4a:	d00b      	beq.n	8004d64 <SPI_WaitFlagStateUntilTimeout+0x5c>
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004d4c:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8004d4e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004d52:	d014      	beq.n	8004d7e <SPI_WaitFlagStateUntilTimeout+0x76>
        {
          SPI_RESET_CRC(hspi);
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004d54:	2301      	movs	r3, #1
 8004d56:	f885 3051 	strb.w	r3, [r5, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004d5a:	2300      	movs	r3, #0
 8004d5c:	f885 3050 	strb.w	r3, [r5, #80]	; 0x50

        return HAL_TIMEOUT;
 8004d60:	2003      	movs	r0, #3
 8004d62:	e018      	b.n	8004d96 <SPI_WaitFlagStateUntilTimeout+0x8e>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004d64:	68ab      	ldr	r3, [r5, #8]
 8004d66:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004d6a:	d002      	beq.n	8004d72 <SPI_WaitFlagStateUntilTimeout+0x6a>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004d6c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004d70:	d1ec      	bne.n	8004d4c <SPI_WaitFlagStateUntilTimeout+0x44>
          __HAL_SPI_DISABLE(hspi);
 8004d72:	682a      	ldr	r2, [r5, #0]
 8004d74:	6813      	ldr	r3, [r2, #0]
 8004d76:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004d7a:	6013      	str	r3, [r2, #0]
 8004d7c:	e7e6      	b.n	8004d4c <SPI_WaitFlagStateUntilTimeout+0x44>
          SPI_RESET_CRC(hspi);
 8004d7e:	682a      	ldr	r2, [r5, #0]
 8004d80:	6813      	ldr	r3, [r2, #0]
 8004d82:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004d86:	6013      	str	r3, [r2, #0]
 8004d88:	682a      	ldr	r2, [r5, #0]
 8004d8a:	6813      	ldr	r3, [r2, #0]
 8004d8c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8004d90:	6013      	str	r3, [r2, #0]
 8004d92:	e7df      	b.n	8004d54 <SPI_WaitFlagStateUntilTimeout+0x4c>
      }
    }
  }

  return HAL_OK;
 8004d94:	2000      	movs	r0, #0
}
 8004d96:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08004d98 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004d98:	b530      	push	{r4, r5, lr}
 8004d9a:	b085      	sub	sp, #20
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8004d9c:	4c16      	ldr	r4, [pc, #88]	; (8004df8 <SPI_EndRxTxTransaction+0x60>)
 8004d9e:	6824      	ldr	r4, [r4, #0]
 8004da0:	4d16      	ldr	r5, [pc, #88]	; (8004dfc <SPI_EndRxTxTransaction+0x64>)
 8004da2:	fba5 3404 	umull	r3, r4, r5, r4
 8004da6:	0d64      	lsrs	r4, r4, #21
 8004da8:	f44f 757a 	mov.w	r5, #1000	; 0x3e8
 8004dac:	fb05 f404 	mul.w	r4, r5, r4
 8004db0:	9403      	str	r4, [sp, #12]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004db2:	6844      	ldr	r4, [r0, #4]
 8004db4:	f5b4 7f82 	cmp.w	r4, #260	; 0x104
 8004db8:	d00b      	beq.n	8004dd2 <SPI_EndRxTxTransaction+0x3a>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8004dba:	9b03      	ldr	r3, [sp, #12]
 8004dbc:	b1c3      	cbz	r3, 8004df0 <SPI_EndRxTxTransaction+0x58>
      {
        break;
      }
      count--;
 8004dbe:	9b03      	ldr	r3, [sp, #12]
 8004dc0:	3b01      	subs	r3, #1
 8004dc2:	9303      	str	r3, [sp, #12]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8004dc4:	6803      	ldr	r3, [r0, #0]
 8004dc6:	689b      	ldr	r3, [r3, #8]
 8004dc8:	f013 0f80 	tst.w	r3, #128	; 0x80
 8004dcc:	d1f5      	bne.n	8004dba <SPI_EndRxTxTransaction+0x22>
  }

  return HAL_OK;
 8004dce:	2300      	movs	r3, #0
 8004dd0:	e00f      	b.n	8004df2 <SPI_EndRxTxTransaction+0x5a>
 8004dd2:	460b      	mov	r3, r1
 8004dd4:	4604      	mov	r4, r0
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004dd6:	9200      	str	r2, [sp, #0]
 8004dd8:	2200      	movs	r2, #0
 8004dda:	2180      	movs	r1, #128	; 0x80
 8004ddc:	f7ff ff94 	bl	8004d08 <SPI_WaitFlagStateUntilTimeout>
 8004de0:	4603      	mov	r3, r0
 8004de2:	b130      	cbz	r0, 8004df2 <SPI_EndRxTxTransaction+0x5a>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004de4:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8004de6:	f043 0320 	orr.w	r3, r3, #32
 8004dea:	6563      	str	r3, [r4, #84]	; 0x54
      return HAL_TIMEOUT;
 8004dec:	2303      	movs	r3, #3
 8004dee:	e000      	b.n	8004df2 <SPI_EndRxTxTransaction+0x5a>
  return HAL_OK;
 8004df0:	2300      	movs	r3, #0
}
 8004df2:	4618      	mov	r0, r3
 8004df4:	b005      	add	sp, #20
 8004df6:	bd30      	pop	{r4, r5, pc}
 8004df8:	20000060 	.word	0x20000060
 8004dfc:	165e9f81 	.word	0x165e9f81

08004e00 <SPI_EndRxTransaction>:
{
 8004e00:	b510      	push	{r4, lr}
 8004e02:	b082      	sub	sp, #8
 8004e04:	4604      	mov	r4, r0
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004e06:	6840      	ldr	r0, [r0, #4]
 8004e08:	f5b0 7f82 	cmp.w	r0, #260	; 0x104
 8004e0c:	d016      	beq.n	8004e3c <SPI_EndRxTransaction+0x3c>
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004e0e:	6860      	ldr	r0, [r4, #4]
 8004e10:	f5b0 7f82 	cmp.w	r0, #260	; 0x104
 8004e14:	d12e      	bne.n	8004e74 <SPI_EndRxTransaction+0x74>
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8004e16:	68a3      	ldr	r3, [r4, #8]
 8004e18:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004e1c:	d01b      	beq.n	8004e56 <SPI_EndRxTransaction+0x56>
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004e1e:	9200      	str	r2, [sp, #0]
 8004e20:	460b      	mov	r3, r1
 8004e22:	2200      	movs	r2, #0
 8004e24:	2180      	movs	r1, #128	; 0x80
 8004e26:	4620      	mov	r0, r4
 8004e28:	f7ff ff6e 	bl	8004d08 <SPI_WaitFlagStateUntilTimeout>
 8004e2c:	4603      	mov	r3, r0
 8004e2e:	b350      	cbz	r0, 8004e86 <SPI_EndRxTransaction+0x86>
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004e30:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8004e32:	f043 0320 	orr.w	r3, r3, #32
 8004e36:	6563      	str	r3, [r4, #84]	; 0x54
        return HAL_TIMEOUT;
 8004e38:	2303      	movs	r3, #3
 8004e3a:	e024      	b.n	8004e86 <SPI_EndRxTransaction+0x86>
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004e3c:	68a3      	ldr	r3, [r4, #8]
 8004e3e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004e42:	d002      	beq.n	8004e4a <SPI_EndRxTransaction+0x4a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004e44:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004e48:	d1e1      	bne.n	8004e0e <SPI_EndRxTransaction+0xe>
    __HAL_SPI_DISABLE(hspi);
 8004e4a:	6820      	ldr	r0, [r4, #0]
 8004e4c:	6803      	ldr	r3, [r0, #0]
 8004e4e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004e52:	6003      	str	r3, [r0, #0]
 8004e54:	e7db      	b.n	8004e0e <SPI_EndRxTransaction+0xe>
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8004e56:	9200      	str	r2, [sp, #0]
 8004e58:	460b      	mov	r3, r1
 8004e5a:	2200      	movs	r2, #0
 8004e5c:	2101      	movs	r1, #1
 8004e5e:	4620      	mov	r0, r4
 8004e60:	f7ff ff52 	bl	8004d08 <SPI_WaitFlagStateUntilTimeout>
 8004e64:	4603      	mov	r3, r0
 8004e66:	b170      	cbz	r0, 8004e86 <SPI_EndRxTransaction+0x86>
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004e68:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8004e6a:	f043 0320 	orr.w	r3, r3, #32
 8004e6e:	6563      	str	r3, [r4, #84]	; 0x54
        return HAL_TIMEOUT;
 8004e70:	2303      	movs	r3, #3
 8004e72:	e008      	b.n	8004e86 <SPI_EndRxTransaction+0x86>
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8004e74:	9200      	str	r2, [sp, #0]
 8004e76:	460b      	mov	r3, r1
 8004e78:	2200      	movs	r2, #0
 8004e7a:	2101      	movs	r1, #1
 8004e7c:	4620      	mov	r0, r4
 8004e7e:	f7ff ff43 	bl	8004d08 <SPI_WaitFlagStateUntilTimeout>
 8004e82:	4603      	mov	r3, r0
 8004e84:	b910      	cbnz	r0, 8004e8c <SPI_EndRxTransaction+0x8c>
}
 8004e86:	4618      	mov	r0, r3
 8004e88:	b002      	add	sp, #8
 8004e8a:	bd10      	pop	{r4, pc}
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004e8c:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8004e8e:	f043 0320 	orr.w	r3, r3, #32
 8004e92:	6563      	str	r3, [r4, #84]	; 0x54
      return HAL_TIMEOUT;
 8004e94:	2303      	movs	r3, #3
 8004e96:	e7f6      	b.n	8004e86 <SPI_EndRxTransaction+0x86>

08004e98 <HAL_SPI_Init>:
  if (hspi == NULL)
 8004e98:	2800      	cmp	r0, #0
 8004e9a:	d03b      	beq.n	8004f14 <HAL_SPI_Init+0x7c>
{
 8004e9c:	b510      	push	{r4, lr}
 8004e9e:	4604      	mov	r4, r0
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004ea0:	2300      	movs	r3, #0
 8004ea2:	6283      	str	r3, [r0, #40]	; 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 8004ea4:	f890 3051 	ldrb.w	r3, [r0, #81]	; 0x51
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	d02e      	beq.n	8004f0a <HAL_SPI_Init+0x72>
  hspi->State = HAL_SPI_STATE_BUSY;
 8004eac:	2302      	movs	r3, #2
 8004eae:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_SPI_DISABLE(hspi);
 8004eb2:	6822      	ldr	r2, [r4, #0]
 8004eb4:	6813      	ldr	r3, [r2, #0]
 8004eb6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004eba:	6013      	str	r3, [r2, #0]
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8004ebc:	6863      	ldr	r3, [r4, #4]
 8004ebe:	68a2      	ldr	r2, [r4, #8]
 8004ec0:	4313      	orrs	r3, r2
 8004ec2:	68e2      	ldr	r2, [r4, #12]
 8004ec4:	4313      	orrs	r3, r2
 8004ec6:	6922      	ldr	r2, [r4, #16]
 8004ec8:	4313      	orrs	r3, r2
 8004eca:	6962      	ldr	r2, [r4, #20]
 8004ecc:	4313      	orrs	r3, r2
 8004ece:	69a2      	ldr	r2, [r4, #24]
 8004ed0:	f402 7200 	and.w	r2, r2, #512	; 0x200
 8004ed4:	4313      	orrs	r3, r2
 8004ed6:	69e2      	ldr	r2, [r4, #28]
 8004ed8:	4313      	orrs	r3, r2
 8004eda:	6a22      	ldr	r2, [r4, #32]
 8004edc:	4313      	orrs	r3, r2
 8004ede:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8004ee0:	6822      	ldr	r2, [r4, #0]
 8004ee2:	430b      	orrs	r3, r1
 8004ee4:	6013      	str	r3, [r2, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8004ee6:	8b63      	ldrh	r3, [r4, #26]
 8004ee8:	f003 0304 	and.w	r3, r3, #4
 8004eec:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8004eee:	6822      	ldr	r2, [r4, #0]
 8004ef0:	430b      	orrs	r3, r1
 8004ef2:	6053      	str	r3, [r2, #4]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004ef4:	6822      	ldr	r2, [r4, #0]
 8004ef6:	69d3      	ldr	r3, [r2, #28]
 8004ef8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004efc:	61d3      	str	r3, [r2, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004efe:	2000      	movs	r0, #0
 8004f00:	6560      	str	r0, [r4, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004f02:	2301      	movs	r3, #1
 8004f04:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
}
 8004f08:	bd10      	pop	{r4, pc}
    hspi->Lock = HAL_UNLOCKED;
 8004f0a:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
    HAL_SPI_MspInit(hspi);
 8004f0e:	f001 ff8d 	bl	8006e2c <HAL_SPI_MspInit>
 8004f12:	e7cb      	b.n	8004eac <HAL_SPI_Init+0x14>
    return HAL_ERROR;
 8004f14:	2001      	movs	r0, #1
}
 8004f16:	4770      	bx	lr

08004f18 <HAL_SPI_Transmit>:
{
 8004f18:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004f1c:	b082      	sub	sp, #8
  __HAL_LOCK(hspi);
 8004f1e:	f890 4050 	ldrb.w	r4, [r0, #80]	; 0x50
 8004f22:	2c01      	cmp	r4, #1
 8004f24:	f000 80c3 	beq.w	80050ae <HAL_SPI_Transmit+0x196>
 8004f28:	461d      	mov	r5, r3
 8004f2a:	4617      	mov	r7, r2
 8004f2c:	4688      	mov	r8, r1
 8004f2e:	4604      	mov	r4, r0
 8004f30:	2301      	movs	r3, #1
 8004f32:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
  tickstart = HAL_GetTick();
 8004f36:	f7fe fb19 	bl	800356c <HAL_GetTick>
 8004f3a:	4606      	mov	r6, r0
  if (hspi->State != HAL_SPI_STATE_READY)
 8004f3c:	f894 3051 	ldrb.w	r3, [r4, #81]	; 0x51
 8004f40:	b2db      	uxtb	r3, r3
 8004f42:	2b01      	cmp	r3, #1
 8004f44:	d009      	beq.n	8004f5a <HAL_SPI_Transmit+0x42>
    errorcode = HAL_BUSY;
 8004f46:	2002      	movs	r0, #2
  hspi->State = HAL_SPI_STATE_READY;
 8004f48:	2301      	movs	r3, #1
 8004f4a:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8004f4e:	2300      	movs	r3, #0
 8004f50:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 8004f54:	b002      	add	sp, #8
 8004f56:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if ((pData == NULL) || (Size == 0U))
 8004f5a:	f1b8 0f00 	cmp.w	r8, #0
 8004f5e:	f000 8098 	beq.w	8005092 <HAL_SPI_Transmit+0x17a>
 8004f62:	2f00      	cmp	r7, #0
 8004f64:	f000 8097 	beq.w	8005096 <HAL_SPI_Transmit+0x17e>
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004f68:	2303      	movs	r3, #3
 8004f6a:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004f6e:	2300      	movs	r3, #0
 8004f70:	6563      	str	r3, [r4, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8004f72:	f8c4 8030 	str.w	r8, [r4, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8004f76:	86a7      	strh	r7, [r4, #52]	; 0x34
  hspi->TxXferCount = Size;
 8004f78:	86e7      	strh	r7, [r4, #54]	; 0x36
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004f7a:	63a3      	str	r3, [r4, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8004f7c:	87a3      	strh	r3, [r4, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8004f7e:	87e3      	strh	r3, [r4, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8004f80:	6463      	str	r3, [r4, #68]	; 0x44
  hspi->RxISR       = NULL;
 8004f82:	6423      	str	r3, [r4, #64]	; 0x40
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004f84:	68a3      	ldr	r3, [r4, #8]
 8004f86:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004f8a:	d01c      	beq.n	8004fc6 <HAL_SPI_Transmit+0xae>
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004f8c:	6823      	ldr	r3, [r4, #0]
 8004f8e:	681a      	ldr	r2, [r3, #0]
 8004f90:	f012 0f40 	tst.w	r2, #64	; 0x40
 8004f94:	d103      	bne.n	8004f9e <HAL_SPI_Transmit+0x86>
    __HAL_SPI_ENABLE(hspi);
 8004f96:	681a      	ldr	r2, [r3, #0]
 8004f98:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004f9c:	601a      	str	r2, [r3, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004f9e:	68e3      	ldr	r3, [r4, #12]
 8004fa0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004fa4:	d015      	beq.n	8004fd2 <HAL_SPI_Transmit+0xba>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004fa6:	6863      	ldr	r3, [r4, #4]
 8004fa8:	b10b      	cbz	r3, 8004fae <HAL_SPI_Transmit+0x96>
 8004faa:	2f01      	cmp	r7, #1
 8004fac:	d149      	bne.n	8005042 <HAL_SPI_Transmit+0x12a>
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004fae:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8004fb0:	6823      	ldr	r3, [r4, #0]
 8004fb2:	7812      	ldrb	r2, [r2, #0]
 8004fb4:	731a      	strb	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004fb6:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8004fb8:	3301      	adds	r3, #1
 8004fba:	6323      	str	r3, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 8004fbc:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8004fbe:	3b01      	subs	r3, #1
 8004fc0:	b29b      	uxth	r3, r3
 8004fc2:	86e3      	strh	r3, [r4, #54]	; 0x36
 8004fc4:	e03d      	b.n	8005042 <HAL_SPI_Transmit+0x12a>
    SPI_1LINE_TX(hspi);
 8004fc6:	6822      	ldr	r2, [r4, #0]
 8004fc8:	6813      	ldr	r3, [r2, #0]
 8004fca:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004fce:	6013      	str	r3, [r2, #0]
 8004fd0:	e7dc      	b.n	8004f8c <HAL_SPI_Transmit+0x74>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004fd2:	6863      	ldr	r3, [r4, #4]
 8004fd4:	b10b      	cbz	r3, 8004fda <HAL_SPI_Transmit+0xc2>
 8004fd6:	2f01      	cmp	r7, #1
 8004fd8:	d115      	bne.n	8005006 <HAL_SPI_Transmit+0xee>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004fda:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8004fdc:	6823      	ldr	r3, [r4, #0]
 8004fde:	8812      	ldrh	r2, [r2, #0]
 8004fe0:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004fe2:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8004fe4:	3302      	adds	r3, #2
 8004fe6:	6323      	str	r3, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 8004fe8:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8004fea:	3b01      	subs	r3, #1
 8004fec:	b29b      	uxth	r3, r3
 8004fee:	86e3      	strh	r3, [r4, #54]	; 0x36
 8004ff0:	e009      	b.n	8005006 <HAL_SPI_Transmit+0xee>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004ff2:	f7fe fabb 	bl	800356c <HAL_GetTick>
 8004ff6:	1b80      	subs	r0, r0, r6
 8004ff8:	42a8      	cmp	r0, r5
 8004ffa:	d302      	bcc.n	8005002 <HAL_SPI_Transmit+0xea>
 8004ffc:	f1b5 3fff 	cmp.w	r5, #4294967295	; 0xffffffff
 8005000:	d14b      	bne.n	800509a <HAL_SPI_Transmit+0x182>
 8005002:	2d00      	cmp	r5, #0
 8005004:	d04b      	beq.n	800509e <HAL_SPI_Transmit+0x186>
    while (hspi->TxXferCount > 0U)
 8005006:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8005008:	b29b      	uxth	r3, r3
 800500a:	2b00      	cmp	r3, #0
 800500c:	d02c      	beq.n	8005068 <HAL_SPI_Transmit+0x150>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800500e:	6823      	ldr	r3, [r4, #0]
 8005010:	689a      	ldr	r2, [r3, #8]
 8005012:	f012 0f02 	tst.w	r2, #2
 8005016:	d0ec      	beq.n	8004ff2 <HAL_SPI_Transmit+0xda>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005018:	6b22      	ldr	r2, [r4, #48]	; 0x30
 800501a:	8812      	ldrh	r2, [r2, #0]
 800501c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800501e:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8005020:	3302      	adds	r3, #2
 8005022:	6323      	str	r3, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 8005024:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8005026:	3b01      	subs	r3, #1
 8005028:	b29b      	uxth	r3, r3
 800502a:	86e3      	strh	r3, [r4, #54]	; 0x36
 800502c:	e7eb      	b.n	8005006 <HAL_SPI_Transmit+0xee>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800502e:	f7fe fa9d 	bl	800356c <HAL_GetTick>
 8005032:	1b80      	subs	r0, r0, r6
 8005034:	42a8      	cmp	r0, r5
 8005036:	d302      	bcc.n	800503e <HAL_SPI_Transmit+0x126>
 8005038:	f1b5 3fff 	cmp.w	r5, #4294967295	; 0xffffffff
 800503c:	d131      	bne.n	80050a2 <HAL_SPI_Transmit+0x18a>
 800503e:	2d00      	cmp	r5, #0
 8005040:	d031      	beq.n	80050a6 <HAL_SPI_Transmit+0x18e>
    while (hspi->TxXferCount > 0U)
 8005042:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8005044:	b29b      	uxth	r3, r3
 8005046:	b17b      	cbz	r3, 8005068 <HAL_SPI_Transmit+0x150>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005048:	6823      	ldr	r3, [r4, #0]
 800504a:	689a      	ldr	r2, [r3, #8]
 800504c:	f012 0f02 	tst.w	r2, #2
 8005050:	d0ed      	beq.n	800502e <HAL_SPI_Transmit+0x116>
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005052:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8005054:	7812      	ldrb	r2, [r2, #0]
 8005056:	731a      	strb	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8005058:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800505a:	3301      	adds	r3, #1
 800505c:	6323      	str	r3, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 800505e:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8005060:	3b01      	subs	r3, #1
 8005062:	b29b      	uxth	r3, r3
 8005064:	86e3      	strh	r3, [r4, #54]	; 0x36
 8005066:	e7ec      	b.n	8005042 <HAL_SPI_Transmit+0x12a>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005068:	4632      	mov	r2, r6
 800506a:	4629      	mov	r1, r5
 800506c:	4620      	mov	r0, r4
 800506e:	f7ff fe93 	bl	8004d98 <SPI_EndRxTxTransaction>
 8005072:	b108      	cbz	r0, 8005078 <HAL_SPI_Transmit+0x160>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005074:	2320      	movs	r3, #32
 8005076:	6563      	str	r3, [r4, #84]	; 0x54
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005078:	68a3      	ldr	r3, [r4, #8]
 800507a:	b933      	cbnz	r3, 800508a <HAL_SPI_Transmit+0x172>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800507c:	9301      	str	r3, [sp, #4]
 800507e:	6823      	ldr	r3, [r4, #0]
 8005080:	68da      	ldr	r2, [r3, #12]
 8005082:	9201      	str	r2, [sp, #4]
 8005084:	689b      	ldr	r3, [r3, #8]
 8005086:	9301      	str	r3, [sp, #4]
 8005088:	9b01      	ldr	r3, [sp, #4]
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800508a:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800508c:	b96b      	cbnz	r3, 80050aa <HAL_SPI_Transmit+0x192>
  HAL_StatusTypeDef errorcode = HAL_OK;
 800508e:	2000      	movs	r0, #0
 8005090:	e75a      	b.n	8004f48 <HAL_SPI_Transmit+0x30>
    errorcode = HAL_ERROR;
 8005092:	2001      	movs	r0, #1
 8005094:	e758      	b.n	8004f48 <HAL_SPI_Transmit+0x30>
 8005096:	2001      	movs	r0, #1
 8005098:	e756      	b.n	8004f48 <HAL_SPI_Transmit+0x30>
          errorcode = HAL_TIMEOUT;
 800509a:	2003      	movs	r0, #3
 800509c:	e754      	b.n	8004f48 <HAL_SPI_Transmit+0x30>
 800509e:	2003      	movs	r0, #3
 80050a0:	e752      	b.n	8004f48 <HAL_SPI_Transmit+0x30>
          errorcode = HAL_TIMEOUT;
 80050a2:	2003      	movs	r0, #3
 80050a4:	e750      	b.n	8004f48 <HAL_SPI_Transmit+0x30>
 80050a6:	2003      	movs	r0, #3
 80050a8:	e74e      	b.n	8004f48 <HAL_SPI_Transmit+0x30>
    errorcode = HAL_ERROR;
 80050aa:	2001      	movs	r0, #1
 80050ac:	e74c      	b.n	8004f48 <HAL_SPI_Transmit+0x30>
  __HAL_LOCK(hspi);
 80050ae:	2002      	movs	r0, #2
 80050b0:	e750      	b.n	8004f54 <HAL_SPI_Transmit+0x3c>

080050b2 <HAL_SPI_TransmitReceive>:
{
 80050b2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80050b6:	b083      	sub	sp, #12
 80050b8:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
  __HAL_LOCK(hspi);
 80050bc:	f890 4050 	ldrb.w	r4, [r0, #80]	; 0x50
 80050c0:	2c01      	cmp	r4, #1
 80050c2:	f000 810b 	beq.w	80052dc <HAL_SPI_TransmitReceive+0x22a>
 80050c6:	461d      	mov	r5, r3
 80050c8:	4617      	mov	r7, r2
 80050ca:	460e      	mov	r6, r1
 80050cc:	4604      	mov	r4, r0
 80050ce:	2301      	movs	r3, #1
 80050d0:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
  tickstart = HAL_GetTick();
 80050d4:	f7fe fa4a 	bl	800356c <HAL_GetTick>
 80050d8:	4681      	mov	r9, r0
  tmp_state           = hspi->State;
 80050da:	f894 0051 	ldrb.w	r0, [r4, #81]	; 0x51
 80050de:	b2c0      	uxtb	r0, r0
  tmp_mode            = hspi->Init.Mode;
 80050e0:	6863      	ldr	r3, [r4, #4]
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80050e2:	2801      	cmp	r0, #1
 80050e4:	d015      	beq.n	8005112 <HAL_SPI_TransmitReceive+0x60>
 80050e6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80050ea:	d00a      	beq.n	8005102 <HAL_SPI_TransmitReceive+0x50>
    errorcode = HAL_BUSY;
 80050ec:	2302      	movs	r3, #2
  hspi->State = HAL_SPI_STATE_READY;
 80050ee:	2201      	movs	r2, #1
 80050f0:	f884 2051 	strb.w	r2, [r4, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80050f4:	2200      	movs	r2, #0
 80050f6:	f884 2050 	strb.w	r2, [r4, #80]	; 0x50
}
 80050fa:	4618      	mov	r0, r3
 80050fc:	b003      	add	sp, #12
 80050fe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8005102:	68a3      	ldr	r3, [r4, #8]
 8005104:	2b00      	cmp	r3, #0
 8005106:	f040 80db 	bne.w	80052c0 <HAL_SPI_TransmitReceive+0x20e>
 800510a:	2804      	cmp	r0, #4
 800510c:	d001      	beq.n	8005112 <HAL_SPI_TransmitReceive+0x60>
    errorcode = HAL_BUSY;
 800510e:	2302      	movs	r3, #2
 8005110:	e7ed      	b.n	80050ee <HAL_SPI_TransmitReceive+0x3c>
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005112:	2e00      	cmp	r6, #0
 8005114:	f000 80d6 	beq.w	80052c4 <HAL_SPI_TransmitReceive+0x212>
 8005118:	2f00      	cmp	r7, #0
 800511a:	f000 80d5 	beq.w	80052c8 <HAL_SPI_TransmitReceive+0x216>
 800511e:	2d00      	cmp	r5, #0
 8005120:	f000 80d4 	beq.w	80052cc <HAL_SPI_TransmitReceive+0x21a>
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005124:	f894 3051 	ldrb.w	r3, [r4, #81]	; 0x51
 8005128:	b2db      	uxtb	r3, r3
 800512a:	2b04      	cmp	r3, #4
 800512c:	d002      	beq.n	8005134 <HAL_SPI_TransmitReceive+0x82>
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800512e:	2305      	movs	r3, #5
 8005130:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005134:	2300      	movs	r3, #0
 8005136:	6563      	str	r3, [r4, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005138:	63a7      	str	r7, [r4, #56]	; 0x38
  hspi->RxXferCount = Size;
 800513a:	87e5      	strh	r5, [r4, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800513c:	87a5      	strh	r5, [r4, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800513e:	6326      	str	r6, [r4, #48]	; 0x30
  hspi->TxXferCount = Size;
 8005140:	86e5      	strh	r5, [r4, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8005142:	86a5      	strh	r5, [r4, #52]	; 0x34
  hspi->RxISR       = NULL;
 8005144:	6423      	str	r3, [r4, #64]	; 0x40
  hspi->TxISR       = NULL;
 8005146:	6463      	str	r3, [r4, #68]	; 0x44
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005148:	6823      	ldr	r3, [r4, #0]
 800514a:	681a      	ldr	r2, [r3, #0]
 800514c:	f012 0f40 	tst.w	r2, #64	; 0x40
 8005150:	d103      	bne.n	800515a <HAL_SPI_TransmitReceive+0xa8>
    __HAL_SPI_ENABLE(hspi);
 8005152:	681a      	ldr	r2, [r3, #0]
 8005154:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005158:	601a      	str	r2, [r3, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800515a:	68e3      	ldr	r3, [r4, #12]
 800515c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005160:	d010      	beq.n	8005184 <HAL_SPI_TransmitReceive+0xd2>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005162:	6863      	ldr	r3, [r4, #4]
 8005164:	b10b      	cbz	r3, 800516a <HAL_SPI_TransmitReceive+0xb8>
 8005166:	2d01      	cmp	r5, #1
 8005168:	d10a      	bne.n	8005180 <HAL_SPI_TransmitReceive+0xce>
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800516a:	6b22      	ldr	r2, [r4, #48]	; 0x30
 800516c:	6823      	ldr	r3, [r4, #0]
 800516e:	7812      	ldrb	r2, [r2, #0]
 8005170:	731a      	strb	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005172:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8005174:	3301      	adds	r3, #1
 8005176:	6323      	str	r3, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 8005178:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 800517a:	3b01      	subs	r3, #1
 800517c:	b29b      	uxth	r3, r3
 800517e:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 1U;
 8005180:	2501      	movs	r5, #1
 8005182:	e069      	b.n	8005258 <HAL_SPI_TransmitReceive+0x1a6>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005184:	6863      	ldr	r3, [r4, #4]
 8005186:	b10b      	cbz	r3, 800518c <HAL_SPI_TransmitReceive+0xda>
 8005188:	2d01      	cmp	r5, #1
 800518a:	d10a      	bne.n	80051a2 <HAL_SPI_TransmitReceive+0xf0>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800518c:	6b22      	ldr	r2, [r4, #48]	; 0x30
 800518e:	6823      	ldr	r3, [r4, #0]
 8005190:	8812      	ldrh	r2, [r2, #0]
 8005192:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005194:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8005196:	3302      	adds	r3, #2
 8005198:	6323      	str	r3, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 800519a:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 800519c:	3b01      	subs	r3, #1
 800519e:	b29b      	uxth	r3, r3
 80051a0:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 1U;
 80051a2:	2501      	movs	r5, #1
 80051a4:	e01b      	b.n	80051de <HAL_SPI_TransmitReceive+0x12c>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80051a6:	6823      	ldr	r3, [r4, #0]
 80051a8:	689a      	ldr	r2, [r3, #8]
 80051aa:	f012 0f01 	tst.w	r2, #1
 80051ae:	d00d      	beq.n	80051cc <HAL_SPI_TransmitReceive+0x11a>
 80051b0:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
 80051b2:	b292      	uxth	r2, r2
 80051b4:	b152      	cbz	r2, 80051cc <HAL_SPI_TransmitReceive+0x11a>
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80051b6:	68da      	ldr	r2, [r3, #12]
 80051b8:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80051ba:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80051bc:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80051be:	3302      	adds	r3, #2
 80051c0:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 80051c2:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80051c4:	3b01      	subs	r3, #1
 80051c6:	b29b      	uxth	r3, r3
 80051c8:	87e3      	strh	r3, [r4, #62]	; 0x3e
        txallowed = 1U;
 80051ca:	2501      	movs	r5, #1
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80051cc:	f7fe f9ce 	bl	800356c <HAL_GetTick>
 80051d0:	eba0 0009 	sub.w	r0, r0, r9
 80051d4:	4540      	cmp	r0, r8
 80051d6:	d302      	bcc.n	80051de <HAL_SPI_TransmitReceive+0x12c>
 80051d8:	f1b8 3fff 	cmp.w	r8, #4294967295	; 0xffffffff
 80051dc:	d178      	bne.n	80052d0 <HAL_SPI_TransmitReceive+0x21e>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80051de:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80051e0:	b29b      	uxth	r3, r3
 80051e2:	b91b      	cbnz	r3, 80051ec <HAL_SPI_TransmitReceive+0x13a>
 80051e4:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80051e6:	b29b      	uxth	r3, r3
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	d052      	beq.n	8005292 <HAL_SPI_TransmitReceive+0x1e0>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80051ec:	6823      	ldr	r3, [r4, #0]
 80051ee:	689a      	ldr	r2, [r3, #8]
 80051f0:	f012 0f02 	tst.w	r2, #2
 80051f4:	d0d7      	beq.n	80051a6 <HAL_SPI_TransmitReceive+0xf4>
 80051f6:	8ee2      	ldrh	r2, [r4, #54]	; 0x36
 80051f8:	b292      	uxth	r2, r2
 80051fa:	2a00      	cmp	r2, #0
 80051fc:	d0d3      	beq.n	80051a6 <HAL_SPI_TransmitReceive+0xf4>
 80051fe:	2d00      	cmp	r5, #0
 8005200:	d0d1      	beq.n	80051a6 <HAL_SPI_TransmitReceive+0xf4>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005202:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8005204:	8812      	ldrh	r2, [r2, #0]
 8005206:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005208:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800520a:	3302      	adds	r3, #2
 800520c:	6323      	str	r3, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 800520e:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8005210:	3b01      	subs	r3, #1
 8005212:	b29b      	uxth	r3, r3
 8005214:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 0U;
 8005216:	2500      	movs	r5, #0
 8005218:	e7c5      	b.n	80051a6 <HAL_SPI_TransmitReceive+0xf4>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800521a:	6823      	ldr	r3, [r4, #0]
 800521c:	689a      	ldr	r2, [r3, #8]
 800521e:	f012 0f01 	tst.w	r2, #1
 8005222:	d00d      	beq.n	8005240 <HAL_SPI_TransmitReceive+0x18e>
 8005224:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
 8005226:	b292      	uxth	r2, r2
 8005228:	b152      	cbz	r2, 8005240 <HAL_SPI_TransmitReceive+0x18e>
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800522a:	68da      	ldr	r2, [r3, #12]
 800522c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800522e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8005230:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8005232:	3301      	adds	r3, #1
 8005234:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 8005236:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8005238:	3b01      	subs	r3, #1
 800523a:	b29b      	uxth	r3, r3
 800523c:	87e3      	strh	r3, [r4, #62]	; 0x3e
        txallowed = 1U;
 800523e:	2501      	movs	r5, #1
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005240:	f7fe f994 	bl	800356c <HAL_GetTick>
 8005244:	eba0 0009 	sub.w	r0, r0, r9
 8005248:	4540      	cmp	r0, r8
 800524a:	d302      	bcc.n	8005252 <HAL_SPI_TransmitReceive+0x1a0>
 800524c:	f1b8 3fff 	cmp.w	r8, #4294967295	; 0xffffffff
 8005250:	d140      	bne.n	80052d4 <HAL_SPI_TransmitReceive+0x222>
 8005252:	f1b8 0f00 	cmp.w	r8, #0
 8005256:	d03f      	beq.n	80052d8 <HAL_SPI_TransmitReceive+0x226>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005258:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 800525a:	b29b      	uxth	r3, r3
 800525c:	b913      	cbnz	r3, 8005264 <HAL_SPI_TransmitReceive+0x1b2>
 800525e:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8005260:	b29b      	uxth	r3, r3
 8005262:	b1b3      	cbz	r3, 8005292 <HAL_SPI_TransmitReceive+0x1e0>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005264:	6823      	ldr	r3, [r4, #0]
 8005266:	689a      	ldr	r2, [r3, #8]
 8005268:	f012 0f02 	tst.w	r2, #2
 800526c:	d0d5      	beq.n	800521a <HAL_SPI_TransmitReceive+0x168>
 800526e:	8ee2      	ldrh	r2, [r4, #54]	; 0x36
 8005270:	b292      	uxth	r2, r2
 8005272:	2a00      	cmp	r2, #0
 8005274:	d0d1      	beq.n	800521a <HAL_SPI_TransmitReceive+0x168>
 8005276:	2d00      	cmp	r5, #0
 8005278:	d0cf      	beq.n	800521a <HAL_SPI_TransmitReceive+0x168>
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800527a:	6b22      	ldr	r2, [r4, #48]	; 0x30
 800527c:	7812      	ldrb	r2, [r2, #0]
 800527e:	731a      	strb	r2, [r3, #12]
        hspi->pTxBuffPtr++;
 8005280:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8005282:	3301      	adds	r3, #1
 8005284:	6323      	str	r3, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 8005286:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8005288:	3b01      	subs	r3, #1
 800528a:	b29b      	uxth	r3, r3
 800528c:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 0U;
 800528e:	2500      	movs	r5, #0
 8005290:	e7c3      	b.n	800521a <HAL_SPI_TransmitReceive+0x168>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005292:	464a      	mov	r2, r9
 8005294:	4641      	mov	r1, r8
 8005296:	4620      	mov	r0, r4
 8005298:	f7ff fd7e 	bl	8004d98 <SPI_EndRxTxTransaction>
 800529c:	4603      	mov	r3, r0
 800529e:	b118      	cbz	r0, 80052a8 <HAL_SPI_TransmitReceive+0x1f6>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80052a0:	2320      	movs	r3, #32
 80052a2:	6563      	str	r3, [r4, #84]	; 0x54
    errorcode = HAL_ERROR;
 80052a4:	2301      	movs	r3, #1
    goto error;
 80052a6:	e722      	b.n	80050ee <HAL_SPI_TransmitReceive+0x3c>
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80052a8:	68a2      	ldr	r2, [r4, #8]
 80052aa:	2a00      	cmp	r2, #0
 80052ac:	f47f af1f 	bne.w	80050ee <HAL_SPI_TransmitReceive+0x3c>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80052b0:	9201      	str	r2, [sp, #4]
 80052b2:	6822      	ldr	r2, [r4, #0]
 80052b4:	68d1      	ldr	r1, [r2, #12]
 80052b6:	9101      	str	r1, [sp, #4]
 80052b8:	6892      	ldr	r2, [r2, #8]
 80052ba:	9201      	str	r2, [sp, #4]
 80052bc:	9a01      	ldr	r2, [sp, #4]
 80052be:	e716      	b.n	80050ee <HAL_SPI_TransmitReceive+0x3c>
    errorcode = HAL_BUSY;
 80052c0:	2302      	movs	r3, #2
 80052c2:	e714      	b.n	80050ee <HAL_SPI_TransmitReceive+0x3c>
    errorcode = HAL_ERROR;
 80052c4:	2301      	movs	r3, #1
 80052c6:	e712      	b.n	80050ee <HAL_SPI_TransmitReceive+0x3c>
 80052c8:	2301      	movs	r3, #1
 80052ca:	e710      	b.n	80050ee <HAL_SPI_TransmitReceive+0x3c>
 80052cc:	2301      	movs	r3, #1
 80052ce:	e70e      	b.n	80050ee <HAL_SPI_TransmitReceive+0x3c>
        errorcode = HAL_TIMEOUT;
 80052d0:	2303      	movs	r3, #3
 80052d2:	e70c      	b.n	80050ee <HAL_SPI_TransmitReceive+0x3c>
        errorcode = HAL_TIMEOUT;
 80052d4:	2303      	movs	r3, #3
 80052d6:	e70a      	b.n	80050ee <HAL_SPI_TransmitReceive+0x3c>
 80052d8:	2303      	movs	r3, #3
 80052da:	e708      	b.n	80050ee <HAL_SPI_TransmitReceive+0x3c>
  __HAL_LOCK(hspi);
 80052dc:	2302      	movs	r3, #2
 80052de:	e70c      	b.n	80050fa <HAL_SPI_TransmitReceive+0x48>

080052e0 <HAL_SPI_Receive>:
{
 80052e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80052e4:	b082      	sub	sp, #8
 80052e6:	4604      	mov	r4, r0
 80052e8:	460f      	mov	r7, r1
 80052ea:	4690      	mov	r8, r2
 80052ec:	461d      	mov	r5, r3
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80052ee:	6843      	ldr	r3, [r0, #4]
 80052f0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80052f4:	d019      	beq.n	800532a <HAL_SPI_Receive+0x4a>
  __HAL_LOCK(hspi);
 80052f6:	f894 3050 	ldrb.w	r3, [r4, #80]	; 0x50
 80052fa:	2b01      	cmp	r3, #1
 80052fc:	f000 809f 	beq.w	800543e <HAL_SPI_Receive+0x15e>
 8005300:	2301      	movs	r3, #1
 8005302:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
  tickstart = HAL_GetTick();
 8005306:	f7fe f931 	bl	800356c <HAL_GetTick>
 800530a:	4606      	mov	r6, r0
  if (hspi->State != HAL_SPI_STATE_READY)
 800530c:	f894 3051 	ldrb.w	r3, [r4, #81]	; 0x51
 8005310:	b2db      	uxtb	r3, r3
 8005312:	2b01      	cmp	r3, #1
 8005314:	d015      	beq.n	8005342 <HAL_SPI_Receive+0x62>
    errorcode = HAL_BUSY;
 8005316:	2002      	movs	r0, #2
  hspi->State = HAL_SPI_STATE_READY;
 8005318:	2301      	movs	r3, #1
 800531a:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800531e:	2300      	movs	r3, #0
 8005320:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 8005324:	b002      	add	sp, #8
 8005326:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800532a:	6883      	ldr	r3, [r0, #8]
 800532c:	2b00      	cmp	r3, #0
 800532e:	d1e2      	bne.n	80052f6 <HAL_SPI_Receive+0x16>
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8005330:	2304      	movs	r3, #4
 8005332:	f880 3051 	strb.w	r3, [r0, #81]	; 0x51
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8005336:	9500      	str	r5, [sp, #0]
 8005338:	4613      	mov	r3, r2
 800533a:	460a      	mov	r2, r1
 800533c:	f7ff feb9 	bl	80050b2 <HAL_SPI_TransmitReceive>
 8005340:	e7f0      	b.n	8005324 <HAL_SPI_Receive+0x44>
  if ((pData == NULL) || (Size == 0U))
 8005342:	2f00      	cmp	r7, #0
 8005344:	d06d      	beq.n	8005422 <HAL_SPI_Receive+0x142>
 8005346:	f1b8 0f00 	cmp.w	r8, #0
 800534a:	d06c      	beq.n	8005426 <HAL_SPI_Receive+0x146>
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800534c:	2304      	movs	r3, #4
 800534e:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005352:	2300      	movs	r3, #0
 8005354:	6563      	str	r3, [r4, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8005356:	63a7      	str	r7, [r4, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8005358:	f8a4 803c 	strh.w	r8, [r4, #60]	; 0x3c
  hspi->RxXferCount = Size;
 800535c:	f8a4 803e 	strh.w	r8, [r4, #62]	; 0x3e
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8005360:	6323      	str	r3, [r4, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8005362:	86a3      	strh	r3, [r4, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8005364:	86e3      	strh	r3, [r4, #54]	; 0x36
  hspi->RxISR       = NULL;
 8005366:	6423      	str	r3, [r4, #64]	; 0x40
  hspi->TxISR       = NULL;
 8005368:	6463      	str	r3, [r4, #68]	; 0x44
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800536a:	68a3      	ldr	r3, [r4, #8]
 800536c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005370:	d00b      	beq.n	800538a <HAL_SPI_Receive+0xaa>
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005372:	6823      	ldr	r3, [r4, #0]
 8005374:	681a      	ldr	r2, [r3, #0]
 8005376:	f012 0f40 	tst.w	r2, #64	; 0x40
 800537a:	d103      	bne.n	8005384 <HAL_SPI_Receive+0xa4>
    __HAL_SPI_ENABLE(hspi);
 800537c:	681a      	ldr	r2, [r3, #0]
 800537e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005382:	601a      	str	r2, [r3, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8005384:	68e3      	ldr	r3, [r4, #12]
 8005386:	b183      	cbz	r3, 80053aa <HAL_SPI_Receive+0xca>
 8005388:	e02c      	b.n	80053e4 <HAL_SPI_Receive+0x104>
    SPI_1LINE_RX(hspi);
 800538a:	6822      	ldr	r2, [r4, #0]
 800538c:	6813      	ldr	r3, [r2, #0]
 800538e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005392:	6013      	str	r3, [r2, #0]
 8005394:	e7ed      	b.n	8005372 <HAL_SPI_Receive+0x92>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005396:	f7fe f8e9 	bl	800356c <HAL_GetTick>
 800539a:	1b80      	subs	r0, r0, r6
 800539c:	42a8      	cmp	r0, r5
 800539e:	d302      	bcc.n	80053a6 <HAL_SPI_Receive+0xc6>
 80053a0:	f1b5 3fff 	cmp.w	r5, #4294967295	; 0xffffffff
 80053a4:	d141      	bne.n	800542a <HAL_SPI_Receive+0x14a>
 80053a6:	2d00      	cmp	r5, #0
 80053a8:	d041      	beq.n	800542e <HAL_SPI_Receive+0x14e>
    while (hspi->RxXferCount > 0U)
 80053aa:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80053ac:	b29b      	uxth	r3, r3
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d02b      	beq.n	800540a <HAL_SPI_Receive+0x12a>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80053b2:	6823      	ldr	r3, [r4, #0]
 80053b4:	689a      	ldr	r2, [r3, #8]
 80053b6:	f012 0f01 	tst.w	r2, #1
 80053ba:	d0ec      	beq.n	8005396 <HAL_SPI_Receive+0xb6>
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80053bc:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80053be:	7b1b      	ldrb	r3, [r3, #12]
 80053c0:	7013      	strb	r3, [r2, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80053c2:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80053c4:	3301      	adds	r3, #1
 80053c6:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 80053c8:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80053ca:	3b01      	subs	r3, #1
 80053cc:	b29b      	uxth	r3, r3
 80053ce:	87e3      	strh	r3, [r4, #62]	; 0x3e
 80053d0:	e7eb      	b.n	80053aa <HAL_SPI_Receive+0xca>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80053d2:	f7fe f8cb 	bl	800356c <HAL_GetTick>
 80053d6:	1b80      	subs	r0, r0, r6
 80053d8:	42a8      	cmp	r0, r5
 80053da:	d302      	bcc.n	80053e2 <HAL_SPI_Receive+0x102>
 80053dc:	f1b5 3fff 	cmp.w	r5, #4294967295	; 0xffffffff
 80053e0:	d127      	bne.n	8005432 <HAL_SPI_Receive+0x152>
 80053e2:	b345      	cbz	r5, 8005436 <HAL_SPI_Receive+0x156>
    while (hspi->RxXferCount > 0U)
 80053e4:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80053e6:	b29b      	uxth	r3, r3
 80053e8:	b17b      	cbz	r3, 800540a <HAL_SPI_Receive+0x12a>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80053ea:	6823      	ldr	r3, [r4, #0]
 80053ec:	689a      	ldr	r2, [r3, #8]
 80053ee:	f012 0f01 	tst.w	r2, #1
 80053f2:	d0ee      	beq.n	80053d2 <HAL_SPI_Receive+0xf2>
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80053f4:	68da      	ldr	r2, [r3, #12]
 80053f6:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80053f8:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80053fa:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80053fc:	3302      	adds	r3, #2
 80053fe:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 8005400:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8005402:	3b01      	subs	r3, #1
 8005404:	b29b      	uxth	r3, r3
 8005406:	87e3      	strh	r3, [r4, #62]	; 0x3e
 8005408:	e7ec      	b.n	80053e4 <HAL_SPI_Receive+0x104>
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800540a:	4632      	mov	r2, r6
 800540c:	4629      	mov	r1, r5
 800540e:	4620      	mov	r0, r4
 8005410:	f7ff fcf6 	bl	8004e00 <SPI_EndRxTransaction>
 8005414:	b108      	cbz	r0, 800541a <HAL_SPI_Receive+0x13a>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005416:	2320      	movs	r3, #32
 8005418:	6563      	str	r3, [r4, #84]	; 0x54
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800541a:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800541c:	b96b      	cbnz	r3, 800543a <HAL_SPI_Receive+0x15a>
  HAL_StatusTypeDef errorcode = HAL_OK;
 800541e:	2000      	movs	r0, #0
 8005420:	e77a      	b.n	8005318 <HAL_SPI_Receive+0x38>
    errorcode = HAL_ERROR;
 8005422:	2001      	movs	r0, #1
 8005424:	e778      	b.n	8005318 <HAL_SPI_Receive+0x38>
 8005426:	2001      	movs	r0, #1
 8005428:	e776      	b.n	8005318 <HAL_SPI_Receive+0x38>
          errorcode = HAL_TIMEOUT;
 800542a:	2003      	movs	r0, #3
 800542c:	e774      	b.n	8005318 <HAL_SPI_Receive+0x38>
 800542e:	2003      	movs	r0, #3
 8005430:	e772      	b.n	8005318 <HAL_SPI_Receive+0x38>
          errorcode = HAL_TIMEOUT;
 8005432:	2003      	movs	r0, #3
 8005434:	e770      	b.n	8005318 <HAL_SPI_Receive+0x38>
 8005436:	2003      	movs	r0, #3
 8005438:	e76e      	b.n	8005318 <HAL_SPI_Receive+0x38>
    errorcode = HAL_ERROR;
 800543a:	2001      	movs	r0, #1
 800543c:	e76c      	b.n	8005318 <HAL_SPI_Receive+0x38>
  __HAL_LOCK(hspi);
 800543e:	2002      	movs	r0, #2
 8005440:	e770      	b.n	8005324 <HAL_SPI_Receive+0x44>
	...

08005444 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005444:	b470      	push	{r4, r5, r6}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005446:	6a03      	ldr	r3, [r0, #32]
 8005448:	f023 0301 	bic.w	r3, r3, #1
 800544c:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800544e:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005450:	6842      	ldr	r2, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005452:	6984      	ldr	r4, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005454:	f024 0473 	bic.w	r4, r4, #115	; 0x73
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005458:	680d      	ldr	r5, [r1, #0]
 800545a:	ea45 0604 	orr.w	r6, r5, r4

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800545e:	f023 0402 	bic.w	r4, r3, #2
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005462:	688b      	ldr	r3, [r1, #8]
 8005464:	4323      	orrs	r3, r4

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005466:	4d0d      	ldr	r5, [pc, #52]	; (800549c <TIM_OC1_SetConfig+0x58>)
 8005468:	42a8      	cmp	r0, r5
 800546a:	d009      	beq.n	8005480 <TIM_OC1_SetConfig+0x3c>
    tmpccer |= OC_Config->OCNPolarity;
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800546c:	4d0b      	ldr	r5, [pc, #44]	; (800549c <TIM_OC1_SetConfig+0x58>)
 800546e:	42a8      	cmp	r0, r5
 8005470:	d00d      	beq.n	800548e <TIM_OC1_SetConfig+0x4a>
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005472:	6042      	str	r2, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005474:	6186      	str	r6, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005476:	684a      	ldr	r2, [r1, #4]
 8005478:	6342      	str	r2, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800547a:	6203      	str	r3, [r0, #32]
}
 800547c:	bc70      	pop	{r4, r5, r6}
 800547e:	4770      	bx	lr
    tmpccer &= ~TIM_CCER_CC1NP;
 8005480:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 8005484:	68cc      	ldr	r4, [r1, #12]
 8005486:	4323      	orrs	r3, r4
    tmpccer &= ~TIM_CCER_CC1NE;
 8005488:	f023 0304 	bic.w	r3, r3, #4
 800548c:	e7ee      	b.n	800546c <TIM_OC1_SetConfig+0x28>
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800548e:	f422 7240 	bic.w	r2, r2, #768	; 0x300
    tmpcr2 |= OC_Config->OCIdleState;
 8005492:	694c      	ldr	r4, [r1, #20]
 8005494:	4314      	orrs	r4, r2
    tmpcr2 |= OC_Config->OCNIdleState;
 8005496:	698a      	ldr	r2, [r1, #24]
 8005498:	4322      	orrs	r2, r4
 800549a:	e7ea      	b.n	8005472 <TIM_OC1_SetConfig+0x2e>
 800549c:	40010000 	.word	0x40010000

080054a0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80054a0:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80054a2:	6a03      	ldr	r3, [r0, #32]
 80054a4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80054a8:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80054aa:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80054ac:	6842      	ldr	r2, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80054ae:	69c4      	ldr	r4, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80054b0:	f024 0473 	bic.w	r4, r4, #115	; 0x73
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80054b4:	680d      	ldr	r5, [r1, #0]
 80054b6:	432c      	orrs	r4, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80054b8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80054bc:	688d      	ldr	r5, [r1, #8]
 80054be:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80054c2:	4d0f      	ldr	r5, [pc, #60]	; (8005500 <TIM_OC3_SetConfig+0x60>)
 80054c4:	42a8      	cmp	r0, r5
 80054c6:	d009      	beq.n	80054dc <TIM_OC3_SetConfig+0x3c>
    tmpccer |= (OC_Config->OCNPolarity << 8U);
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80054c8:	4d0d      	ldr	r5, [pc, #52]	; (8005500 <TIM_OC3_SetConfig+0x60>)
 80054ca:	42a8      	cmp	r0, r5
 80054cc:	d00e      	beq.n	80054ec <TIM_OC3_SetConfig+0x4c>
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80054ce:	6042      	str	r2, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80054d0:	61c4      	str	r4, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80054d2:	684a      	ldr	r2, [r1, #4]
 80054d4:	63c2      	str	r2, [r0, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80054d6:	6203      	str	r3, [r0, #32]
}
 80054d8:	bc30      	pop	{r4, r5}
 80054da:	4770      	bx	lr
    tmpccer &= ~TIM_CCER_CC3NP;
 80054dc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80054e0:	68cd      	ldr	r5, [r1, #12]
 80054e2:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    tmpccer &= ~TIM_CCER_CC3NE;
 80054e6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80054ea:	e7ed      	b.n	80054c8 <TIM_OC3_SetConfig+0x28>
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80054ec:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80054f0:	694d      	ldr	r5, [r1, #20]
 80054f2:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80054f6:	698d      	ldr	r5, [r1, #24]
 80054f8:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
 80054fc:	e7e7      	b.n	80054ce <TIM_OC3_SetConfig+0x2e>
 80054fe:	bf00      	nop
 8005500:	40010000 	.word	0x40010000

08005504 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005504:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005506:	6a03      	ldr	r3, [r0, #32]
 8005508:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800550c:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800550e:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005510:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005512:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005514:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005518:	680d      	ldr	r5, [r1, #0]
 800551a:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800551e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005522:	688d      	ldr	r5, [r1, #8]
 8005524:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005528:	4d07      	ldr	r5, [pc, #28]	; (8005548 <TIM_OC4_SetConfig+0x44>)
 800552a:	42a8      	cmp	r0, r5
 800552c:	d006      	beq.n	800553c <TIM_OC4_SetConfig+0x38>
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800552e:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005530:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005532:	684a      	ldr	r2, [r1, #4]
 8005534:	6402      	str	r2, [r0, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005536:	6203      	str	r3, [r0, #32]
}
 8005538:	bc30      	pop	{r4, r5}
 800553a:	4770      	bx	lr
    tmpcr2 &= ~TIM_CR2_OIS4;
 800553c:	f424 4480 	bic.w	r4, r4, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005540:	694d      	ldr	r5, [r1, #20]
 8005542:	ea44 1485 	orr.w	r4, r4, r5, lsl #6
 8005546:	e7f2      	b.n	800552e <TIM_OC4_SetConfig+0x2a>
 8005548:	40010000 	.word	0x40010000

0800554c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800554c:	b410      	push	{r4}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800554e:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005550:	6a04      	ldr	r4, [r0, #32]
 8005552:	f024 0401 	bic.w	r4, r4, #1
 8005556:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005558:	6984      	ldr	r4, [r0, #24]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800555a:	f024 04f0 	bic.w	r4, r4, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800555e:	ea44 1202 	orr.w	r2, r4, r2, lsl #4

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005562:	f023 030a 	bic.w	r3, r3, #10
  tmpccer |= TIM_ICPolarity;
 8005566:	430b      	orrs	r3, r1

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005568:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 800556a:	6203      	str	r3, [r0, #32]
}
 800556c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005570:	4770      	bx	lr

08005572 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005572:	b410      	push	{r4}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005574:	6a03      	ldr	r3, [r0, #32]
 8005576:	f023 0310 	bic.w	r3, r3, #16
 800557a:	6203      	str	r3, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 800557c:	6984      	ldr	r4, [r0, #24]
  tmpccer = TIMx->CCER;
 800557e:	6a03      	ldr	r3, [r0, #32]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005580:	f424 4470 	bic.w	r4, r4, #61440	; 0xf000
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005584:	ea44 3202 	orr.w	r2, r4, r2, lsl #12

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005588:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 800558c:	ea43 1301 	orr.w	r3, r3, r1, lsl #4

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005590:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8005592:	6203      	str	r3, [r0, #32]
}
 8005594:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005598:	4770      	bx	lr

0800559a <TIM_ITRx_SetConfig>:
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800559a:	6883      	ldr	r3, [r0, #8]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800559c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80055a0:	4319      	orrs	r1, r3
 80055a2:	f041 0107 	orr.w	r1, r1, #7
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80055a6:	6081      	str	r1, [r0, #8]
}
 80055a8:	4770      	bx	lr

080055aa <HAL_TIM_Base_Start>:
  htim->State = HAL_TIM_STATE_BUSY;
 80055aa:	2302      	movs	r3, #2
 80055ac:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80055b0:	6802      	ldr	r2, [r0, #0]
 80055b2:	6893      	ldr	r3, [r2, #8]
 80055b4:	f003 0307 	and.w	r3, r3, #7
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80055b8:	2b06      	cmp	r3, #6
 80055ba:	d003      	beq.n	80055c4 <HAL_TIM_Base_Start+0x1a>
    __HAL_TIM_ENABLE(htim);
 80055bc:	6813      	ldr	r3, [r2, #0]
 80055be:	f043 0301 	orr.w	r3, r3, #1
 80055c2:	6013      	str	r3, [r2, #0]
  htim->State = HAL_TIM_STATE_READY;
 80055c4:	2301      	movs	r3, #1
 80055c6:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
}
 80055ca:	2000      	movs	r0, #0
 80055cc:	4770      	bx	lr

080055ce <HAL_TIM_OC_MspInit>:
}
 80055ce:	4770      	bx	lr

080055d0 <HAL_TIM_PeriodElapsedCallback>:
}
 80055d0:	4770      	bx	lr

080055d2 <HAL_TIM_OC_DelayElapsedCallback>:
}
 80055d2:	4770      	bx	lr

080055d4 <HAL_TIM_IC_CaptureCallback>:
}
 80055d4:	4770      	bx	lr

080055d6 <HAL_TIM_PWM_PulseFinishedCallback>:
}
 80055d6:	4770      	bx	lr

080055d8 <HAL_TIM_TriggerCallback>:
}
 80055d8:	4770      	bx	lr

080055da <HAL_TIM_IRQHandler>:
{
 80055da:	b510      	push	{r4, lr}
 80055dc:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80055de:	6803      	ldr	r3, [r0, #0]
 80055e0:	691a      	ldr	r2, [r3, #16]
 80055e2:	f012 0f02 	tst.w	r2, #2
 80055e6:	d011      	beq.n	800560c <HAL_TIM_IRQHandler+0x32>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80055e8:	68da      	ldr	r2, [r3, #12]
 80055ea:	f012 0f02 	tst.w	r2, #2
 80055ee:	d00d      	beq.n	800560c <HAL_TIM_IRQHandler+0x32>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80055f0:	f06f 0202 	mvn.w	r2, #2
 80055f4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80055f6:	2301      	movs	r3, #1
 80055f8:	7703      	strb	r3, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80055fa:	6803      	ldr	r3, [r0, #0]
 80055fc:	699b      	ldr	r3, [r3, #24]
 80055fe:	f013 0f03 	tst.w	r3, #3
 8005602:	d070      	beq.n	80056e6 <HAL_TIM_IRQHandler+0x10c>
          HAL_TIM_IC_CaptureCallback(htim);
 8005604:	f7ff ffe6 	bl	80055d4 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005608:	2300      	movs	r3, #0
 800560a:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800560c:	6823      	ldr	r3, [r4, #0]
 800560e:	691a      	ldr	r2, [r3, #16]
 8005610:	f012 0f04 	tst.w	r2, #4
 8005614:	d012      	beq.n	800563c <HAL_TIM_IRQHandler+0x62>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005616:	68da      	ldr	r2, [r3, #12]
 8005618:	f012 0f04 	tst.w	r2, #4
 800561c:	d00e      	beq.n	800563c <HAL_TIM_IRQHandler+0x62>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800561e:	f06f 0204 	mvn.w	r2, #4
 8005622:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005624:	2302      	movs	r3, #2
 8005626:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005628:	6823      	ldr	r3, [r4, #0]
 800562a:	699b      	ldr	r3, [r3, #24]
 800562c:	f413 7f40 	tst.w	r3, #768	; 0x300
 8005630:	d05f      	beq.n	80056f2 <HAL_TIM_IRQHandler+0x118>
        HAL_TIM_IC_CaptureCallback(htim);
 8005632:	4620      	mov	r0, r4
 8005634:	f7ff ffce 	bl	80055d4 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005638:	2300      	movs	r3, #0
 800563a:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800563c:	6823      	ldr	r3, [r4, #0]
 800563e:	691a      	ldr	r2, [r3, #16]
 8005640:	f012 0f08 	tst.w	r2, #8
 8005644:	d012      	beq.n	800566c <HAL_TIM_IRQHandler+0x92>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005646:	68da      	ldr	r2, [r3, #12]
 8005648:	f012 0f08 	tst.w	r2, #8
 800564c:	d00e      	beq.n	800566c <HAL_TIM_IRQHandler+0x92>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800564e:	f06f 0208 	mvn.w	r2, #8
 8005652:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005654:	2304      	movs	r3, #4
 8005656:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005658:	6823      	ldr	r3, [r4, #0]
 800565a:	69db      	ldr	r3, [r3, #28]
 800565c:	f013 0f03 	tst.w	r3, #3
 8005660:	d04e      	beq.n	8005700 <HAL_TIM_IRQHandler+0x126>
        HAL_TIM_IC_CaptureCallback(htim);
 8005662:	4620      	mov	r0, r4
 8005664:	f7ff ffb6 	bl	80055d4 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005668:	2300      	movs	r3, #0
 800566a:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800566c:	6823      	ldr	r3, [r4, #0]
 800566e:	691a      	ldr	r2, [r3, #16]
 8005670:	f012 0f10 	tst.w	r2, #16
 8005674:	d012      	beq.n	800569c <HAL_TIM_IRQHandler+0xc2>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005676:	68da      	ldr	r2, [r3, #12]
 8005678:	f012 0f10 	tst.w	r2, #16
 800567c:	d00e      	beq.n	800569c <HAL_TIM_IRQHandler+0xc2>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800567e:	f06f 0210 	mvn.w	r2, #16
 8005682:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005684:	2308      	movs	r3, #8
 8005686:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005688:	6823      	ldr	r3, [r4, #0]
 800568a:	69db      	ldr	r3, [r3, #28]
 800568c:	f413 7f40 	tst.w	r3, #768	; 0x300
 8005690:	d03d      	beq.n	800570e <HAL_TIM_IRQHandler+0x134>
        HAL_TIM_IC_CaptureCallback(htim);
 8005692:	4620      	mov	r0, r4
 8005694:	f7ff ff9e 	bl	80055d4 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005698:	2300      	movs	r3, #0
 800569a:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800569c:	6823      	ldr	r3, [r4, #0]
 800569e:	691a      	ldr	r2, [r3, #16]
 80056a0:	f012 0f01 	tst.w	r2, #1
 80056a4:	d003      	beq.n	80056ae <HAL_TIM_IRQHandler+0xd4>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80056a6:	68da      	ldr	r2, [r3, #12]
 80056a8:	f012 0f01 	tst.w	r2, #1
 80056ac:	d136      	bne.n	800571c <HAL_TIM_IRQHandler+0x142>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80056ae:	6823      	ldr	r3, [r4, #0]
 80056b0:	691a      	ldr	r2, [r3, #16]
 80056b2:	f012 0f80 	tst.w	r2, #128	; 0x80
 80056b6:	d003      	beq.n	80056c0 <HAL_TIM_IRQHandler+0xe6>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80056b8:	68da      	ldr	r2, [r3, #12]
 80056ba:	f012 0f80 	tst.w	r2, #128	; 0x80
 80056be:	d134      	bne.n	800572a <HAL_TIM_IRQHandler+0x150>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80056c0:	6823      	ldr	r3, [r4, #0]
 80056c2:	691a      	ldr	r2, [r3, #16]
 80056c4:	f012 0f40 	tst.w	r2, #64	; 0x40
 80056c8:	d003      	beq.n	80056d2 <HAL_TIM_IRQHandler+0xf8>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80056ca:	68da      	ldr	r2, [r3, #12]
 80056cc:	f012 0f40 	tst.w	r2, #64	; 0x40
 80056d0:	d132      	bne.n	8005738 <HAL_TIM_IRQHandler+0x15e>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80056d2:	6823      	ldr	r3, [r4, #0]
 80056d4:	691a      	ldr	r2, [r3, #16]
 80056d6:	f012 0f20 	tst.w	r2, #32
 80056da:	d003      	beq.n	80056e4 <HAL_TIM_IRQHandler+0x10a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80056dc:	68da      	ldr	r2, [r3, #12]
 80056de:	f012 0f20 	tst.w	r2, #32
 80056e2:	d130      	bne.n	8005746 <HAL_TIM_IRQHandler+0x16c>
}
 80056e4:	bd10      	pop	{r4, pc}
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80056e6:	f7ff ff74 	bl	80055d2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80056ea:	4620      	mov	r0, r4
 80056ec:	f7ff ff73 	bl	80055d6 <HAL_TIM_PWM_PulseFinishedCallback>
 80056f0:	e78a      	b.n	8005608 <HAL_TIM_IRQHandler+0x2e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80056f2:	4620      	mov	r0, r4
 80056f4:	f7ff ff6d 	bl	80055d2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80056f8:	4620      	mov	r0, r4
 80056fa:	f7ff ff6c 	bl	80055d6 <HAL_TIM_PWM_PulseFinishedCallback>
 80056fe:	e79b      	b.n	8005638 <HAL_TIM_IRQHandler+0x5e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005700:	4620      	mov	r0, r4
 8005702:	f7ff ff66 	bl	80055d2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005706:	4620      	mov	r0, r4
 8005708:	f7ff ff65 	bl	80055d6 <HAL_TIM_PWM_PulseFinishedCallback>
 800570c:	e7ac      	b.n	8005668 <HAL_TIM_IRQHandler+0x8e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800570e:	4620      	mov	r0, r4
 8005710:	f7ff ff5f 	bl	80055d2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005714:	4620      	mov	r0, r4
 8005716:	f7ff ff5e 	bl	80055d6 <HAL_TIM_PWM_PulseFinishedCallback>
 800571a:	e7bd      	b.n	8005698 <HAL_TIM_IRQHandler+0xbe>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800571c:	f06f 0201 	mvn.w	r2, #1
 8005720:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8005722:	4620      	mov	r0, r4
 8005724:	f7ff ff54 	bl	80055d0 <HAL_TIM_PeriodElapsedCallback>
 8005728:	e7c1      	b.n	80056ae <HAL_TIM_IRQHandler+0xd4>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800572a:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800572e:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8005730:	4620      	mov	r0, r4
 8005732:	f000 fae5 	bl	8005d00 <HAL_TIMEx_BreakCallback>
 8005736:	e7c3      	b.n	80056c0 <HAL_TIM_IRQHandler+0xe6>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005738:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800573c:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 800573e:	4620      	mov	r0, r4
 8005740:	f7ff ff4a 	bl	80055d8 <HAL_TIM_TriggerCallback>
 8005744:	e7c5      	b.n	80056d2 <HAL_TIM_IRQHandler+0xf8>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005746:	f06f 0220 	mvn.w	r2, #32
 800574a:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 800574c:	4620      	mov	r0, r4
 800574e:	f000 fad6 	bl	8005cfe <HAL_TIMEx_CommutCallback>
}
 8005752:	e7c7      	b.n	80056e4 <HAL_TIM_IRQHandler+0x10a>

08005754 <TIM_Base_SetConfig>:
  tmpcr1 = TIMx->CR1;
 8005754:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005756:	4a25      	ldr	r2, [pc, #148]	; (80057ec <TIM_Base_SetConfig+0x98>)
 8005758:	4290      	cmp	r0, r2
 800575a:	d00e      	beq.n	800577a <TIM_Base_SetConfig+0x26>
 800575c:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8005760:	d00b      	beq.n	800577a <TIM_Base_SetConfig+0x26>
 8005762:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8005766:	4290      	cmp	r0, r2
 8005768:	d007      	beq.n	800577a <TIM_Base_SetConfig+0x26>
 800576a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800576e:	4290      	cmp	r0, r2
 8005770:	d003      	beq.n	800577a <TIM_Base_SetConfig+0x26>
 8005772:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005776:	4290      	cmp	r0, r2
 8005778:	d103      	bne.n	8005782 <TIM_Base_SetConfig+0x2e>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800577a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800577e:	684a      	ldr	r2, [r1, #4]
 8005780:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005782:	4a1a      	ldr	r2, [pc, #104]	; (80057ec <TIM_Base_SetConfig+0x98>)
 8005784:	4290      	cmp	r0, r2
 8005786:	d01a      	beq.n	80057be <TIM_Base_SetConfig+0x6a>
 8005788:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800578c:	d017      	beq.n	80057be <TIM_Base_SetConfig+0x6a>
 800578e:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8005792:	4290      	cmp	r0, r2
 8005794:	d013      	beq.n	80057be <TIM_Base_SetConfig+0x6a>
 8005796:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800579a:	4290      	cmp	r0, r2
 800579c:	d00f      	beq.n	80057be <TIM_Base_SetConfig+0x6a>
 800579e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80057a2:	4290      	cmp	r0, r2
 80057a4:	d00b      	beq.n	80057be <TIM_Base_SetConfig+0x6a>
 80057a6:	f502 329a 	add.w	r2, r2, #78848	; 0x13400
 80057aa:	4290      	cmp	r0, r2
 80057ac:	d007      	beq.n	80057be <TIM_Base_SetConfig+0x6a>
 80057ae:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80057b2:	4290      	cmp	r0, r2
 80057b4:	d003      	beq.n	80057be <TIM_Base_SetConfig+0x6a>
 80057b6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80057ba:	4290      	cmp	r0, r2
 80057bc:	d103      	bne.n	80057c6 <TIM_Base_SetConfig+0x72>
    tmpcr1 &= ~TIM_CR1_CKD;
 80057be:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80057c2:	68ca      	ldr	r2, [r1, #12]
 80057c4:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80057c6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80057ca:	694a      	ldr	r2, [r1, #20]
 80057cc:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 80057ce:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80057d0:	688b      	ldr	r3, [r1, #8]
 80057d2:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 80057d4:	680b      	ldr	r3, [r1, #0]
 80057d6:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80057d8:	4b04      	ldr	r3, [pc, #16]	; (80057ec <TIM_Base_SetConfig+0x98>)
 80057da:	4298      	cmp	r0, r3
 80057dc:	d002      	beq.n	80057e4 <TIM_Base_SetConfig+0x90>
  TIMx->EGR = TIM_EGR_UG;
 80057de:	2301      	movs	r3, #1
 80057e0:	6143      	str	r3, [r0, #20]
}
 80057e2:	4770      	bx	lr
    TIMx->RCR = Structure->RepetitionCounter;
 80057e4:	690b      	ldr	r3, [r1, #16]
 80057e6:	6303      	str	r3, [r0, #48]	; 0x30
 80057e8:	e7f9      	b.n	80057de <TIM_Base_SetConfig+0x8a>
 80057ea:	bf00      	nop
 80057ec:	40010000 	.word	0x40010000

080057f0 <HAL_TIM_Base_Init>:
  if (htim == NULL)
 80057f0:	b1a8      	cbz	r0, 800581e <HAL_TIM_Base_Init+0x2e>
{
 80057f2:	b510      	push	{r4, lr}
 80057f4:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 80057f6:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80057fa:	b15b      	cbz	r3, 8005814 <HAL_TIM_Base_Init+0x24>
  htim->State = HAL_TIM_STATE_BUSY;
 80057fc:	2302      	movs	r3, #2
 80057fe:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005802:	1d21      	adds	r1, r4, #4
 8005804:	6820      	ldr	r0, [r4, #0]
 8005806:	f7ff ffa5 	bl	8005754 <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 800580a:	2301      	movs	r3, #1
 800580c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8005810:	2000      	movs	r0, #0
}
 8005812:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 8005814:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8005818:	f001 fb56 	bl	8006ec8 <HAL_TIM_Base_MspInit>
 800581c:	e7ee      	b.n	80057fc <HAL_TIM_Base_Init+0xc>
    return HAL_ERROR;
 800581e:	2001      	movs	r0, #1
}
 8005820:	4770      	bx	lr

08005822 <HAL_TIM_OC_Init>:
  if (htim == NULL)
 8005822:	b1a8      	cbz	r0, 8005850 <HAL_TIM_OC_Init+0x2e>
{
 8005824:	b510      	push	{r4, lr}
 8005826:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 8005828:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800582c:	b15b      	cbz	r3, 8005846 <HAL_TIM_OC_Init+0x24>
  htim->State = HAL_TIM_STATE_BUSY;
 800582e:	2302      	movs	r3, #2
 8005830:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8005834:	1d21      	adds	r1, r4, #4
 8005836:	6820      	ldr	r0, [r4, #0]
 8005838:	f7ff ff8c 	bl	8005754 <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 800583c:	2301      	movs	r3, #1
 800583e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8005842:	2000      	movs	r0, #0
}
 8005844:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 8005846:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_TIM_OC_MspInit(htim);
 800584a:	f7ff fec0 	bl	80055ce <HAL_TIM_OC_MspInit>
 800584e:	e7ee      	b.n	800582e <HAL_TIM_OC_Init+0xc>
    return HAL_ERROR;
 8005850:	2001      	movs	r0, #1
}
 8005852:	4770      	bx	lr

08005854 <HAL_TIM_PWM_Init>:
  if (htim == NULL)
 8005854:	b1a8      	cbz	r0, 8005882 <HAL_TIM_PWM_Init+0x2e>
{
 8005856:	b510      	push	{r4, lr}
 8005858:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 800585a:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800585e:	b15b      	cbz	r3, 8005878 <HAL_TIM_PWM_Init+0x24>
  htim->State = HAL_TIM_STATE_BUSY;
 8005860:	2302      	movs	r3, #2
 8005862:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005866:	1d21      	adds	r1, r4, #4
 8005868:	6820      	ldr	r0, [r4, #0]
 800586a:	f7ff ff73 	bl	8005754 <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 800586e:	2301      	movs	r3, #1
 8005870:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8005874:	2000      	movs	r0, #0
}
 8005876:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 8005878:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 800587c:	f001 fb72 	bl	8006f64 <HAL_TIM_PWM_MspInit>
 8005880:	e7ee      	b.n	8005860 <HAL_TIM_PWM_Init+0xc>
    return HAL_ERROR;
 8005882:	2001      	movs	r0, #1
}
 8005884:	4770      	bx	lr
	...

08005888 <TIM_OC2_SetConfig>:
{
 8005888:	b430      	push	{r4, r5}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800588a:	6a03      	ldr	r3, [r0, #32]
 800588c:	f023 0310 	bic.w	r3, r3, #16
 8005890:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 8005892:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8005894:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8005896:	6982      	ldr	r2, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005898:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800589c:	680d      	ldr	r5, [r1, #0]
 800589e:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer &= ~TIM_CCER_CC2P;
 80058a2:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80058a6:	688d      	ldr	r5, [r1, #8]
 80058a8:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80058ac:	4d0e      	ldr	r5, [pc, #56]	; (80058e8 <TIM_OC2_SetConfig+0x60>)
 80058ae:	42a8      	cmp	r0, r5
 80058b0:	d009      	beq.n	80058c6 <TIM_OC2_SetConfig+0x3e>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80058b2:	4d0d      	ldr	r5, [pc, #52]	; (80058e8 <TIM_OC2_SetConfig+0x60>)
 80058b4:	42a8      	cmp	r0, r5
 80058b6:	d00e      	beq.n	80058d6 <TIM_OC2_SetConfig+0x4e>
  TIMx->CR2 = tmpcr2;
 80058b8:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 80058ba:	6182      	str	r2, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 80058bc:	684a      	ldr	r2, [r1, #4]
 80058be:	6382      	str	r2, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 80058c0:	6203      	str	r3, [r0, #32]
}
 80058c2:	bc30      	pop	{r4, r5}
 80058c4:	4770      	bx	lr
    tmpccer &= ~TIM_CCER_CC2NP;
 80058c6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80058ca:	68cd      	ldr	r5, [r1, #12]
 80058cc:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpccer &= ~TIM_CCER_CC2NE;
 80058d0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80058d4:	e7ed      	b.n	80058b2 <TIM_OC2_SetConfig+0x2a>
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80058d6:	f424 6440 	bic.w	r4, r4, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80058da:	694d      	ldr	r5, [r1, #20]
 80058dc:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80058e0:	698d      	ldr	r5, [r1, #24]
 80058e2:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
 80058e6:	e7e7      	b.n	80058b8 <TIM_OC2_SetConfig+0x30>
 80058e8:	40010000 	.word	0x40010000

080058ec <HAL_TIM_OC_ConfigChannel>:
  __HAL_LOCK(htim);
 80058ec:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80058f0:	2b01      	cmp	r3, #1
 80058f2:	d028      	beq.n	8005946 <HAL_TIM_OC_ConfigChannel+0x5a>
{
 80058f4:	b510      	push	{r4, lr}
 80058f6:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 80058f8:	2301      	movs	r3, #1
 80058fa:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 80058fe:	2302      	movs	r3, #2
 8005900:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  switch (Channel)
 8005904:	2a0c      	cmp	r2, #12
 8005906:	d80b      	bhi.n	8005920 <HAL_TIM_OC_ConfigChannel+0x34>
 8005908:	e8df f002 	tbb	[pc, r2]
 800590c:	0a0a0a07 	.word	0x0a0a0a07
 8005910:	0a0a0a11 	.word	0x0a0a0a11
 8005914:	0a0a0a15 	.word	0x0a0a0a15
 8005918:	19          	.byte	0x19
 8005919:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800591a:	6800      	ldr	r0, [r0, #0]
 800591c:	f7ff fd92 	bl	8005444 <TIM_OC1_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 8005920:	2301      	movs	r3, #1
 8005922:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8005926:	2000      	movs	r0, #0
 8005928:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 800592c:	bd10      	pop	{r4, pc}
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800592e:	6800      	ldr	r0, [r0, #0]
 8005930:	f7ff ffaa 	bl	8005888 <TIM_OC2_SetConfig>
      break;
 8005934:	e7f4      	b.n	8005920 <HAL_TIM_OC_ConfigChannel+0x34>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005936:	6800      	ldr	r0, [r0, #0]
 8005938:	f7ff fdb2 	bl	80054a0 <TIM_OC3_SetConfig>
      break;
 800593c:	e7f0      	b.n	8005920 <HAL_TIM_OC_ConfigChannel+0x34>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800593e:	6800      	ldr	r0, [r0, #0]
 8005940:	f7ff fde0 	bl	8005504 <TIM_OC4_SetConfig>
      break;
 8005944:	e7ec      	b.n	8005920 <HAL_TIM_OC_ConfigChannel+0x34>
  __HAL_LOCK(htim);
 8005946:	2002      	movs	r0, #2
}
 8005948:	4770      	bx	lr

0800594a <HAL_TIM_PWM_ConfigChannel>:
{
 800594a:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 800594c:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8005950:	2b01      	cmp	r3, #1
 8005952:	d066      	beq.n	8005a22 <HAL_TIM_PWM_ConfigChannel+0xd8>
 8005954:	460d      	mov	r5, r1
 8005956:	4604      	mov	r4, r0
 8005958:	2301      	movs	r3, #1
 800595a:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 800595e:	2302      	movs	r3, #2
 8005960:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  switch (Channel)
 8005964:	2a0c      	cmp	r2, #12
 8005966:	d81a      	bhi.n	800599e <HAL_TIM_PWM_ConfigChannel+0x54>
 8005968:	e8df f002 	tbb	[pc, r2]
 800596c:	19191907 	.word	0x19191907
 8005970:	19191920 	.word	0x19191920
 8005974:	19191934 	.word	0x19191934
 8005978:	47          	.byte	0x47
 8005979:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800597a:	6800      	ldr	r0, [r0, #0]
 800597c:	f7ff fd62 	bl	8005444 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005980:	6822      	ldr	r2, [r4, #0]
 8005982:	6993      	ldr	r3, [r2, #24]
 8005984:	f043 0308 	orr.w	r3, r3, #8
 8005988:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800598a:	6822      	ldr	r2, [r4, #0]
 800598c:	6993      	ldr	r3, [r2, #24]
 800598e:	f023 0304 	bic.w	r3, r3, #4
 8005992:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005994:	6822      	ldr	r2, [r4, #0]
 8005996:	6993      	ldr	r3, [r2, #24]
 8005998:	6929      	ldr	r1, [r5, #16]
 800599a:	430b      	orrs	r3, r1
 800599c:	6193      	str	r3, [r2, #24]
  htim->State = HAL_TIM_STATE_READY;
 800599e:	2301      	movs	r3, #1
 80059a0:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 80059a4:	2000      	movs	r0, #0
 80059a6:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 80059aa:	bd38      	pop	{r3, r4, r5, pc}
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80059ac:	6800      	ldr	r0, [r0, #0]
 80059ae:	f7ff ff6b 	bl	8005888 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80059b2:	6822      	ldr	r2, [r4, #0]
 80059b4:	6993      	ldr	r3, [r2, #24]
 80059b6:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80059ba:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80059bc:	6822      	ldr	r2, [r4, #0]
 80059be:	6993      	ldr	r3, [r2, #24]
 80059c0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80059c4:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80059c6:	6822      	ldr	r2, [r4, #0]
 80059c8:	6993      	ldr	r3, [r2, #24]
 80059ca:	6929      	ldr	r1, [r5, #16]
 80059cc:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80059d0:	6193      	str	r3, [r2, #24]
      break;
 80059d2:	e7e4      	b.n	800599e <HAL_TIM_PWM_ConfigChannel+0x54>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80059d4:	6800      	ldr	r0, [r0, #0]
 80059d6:	f7ff fd63 	bl	80054a0 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80059da:	6822      	ldr	r2, [r4, #0]
 80059dc:	69d3      	ldr	r3, [r2, #28]
 80059de:	f043 0308 	orr.w	r3, r3, #8
 80059e2:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80059e4:	6822      	ldr	r2, [r4, #0]
 80059e6:	69d3      	ldr	r3, [r2, #28]
 80059e8:	f023 0304 	bic.w	r3, r3, #4
 80059ec:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80059ee:	6822      	ldr	r2, [r4, #0]
 80059f0:	69d3      	ldr	r3, [r2, #28]
 80059f2:	6929      	ldr	r1, [r5, #16]
 80059f4:	430b      	orrs	r3, r1
 80059f6:	61d3      	str	r3, [r2, #28]
      break;
 80059f8:	e7d1      	b.n	800599e <HAL_TIM_PWM_ConfigChannel+0x54>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80059fa:	6800      	ldr	r0, [r0, #0]
 80059fc:	f7ff fd82 	bl	8005504 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005a00:	6822      	ldr	r2, [r4, #0]
 8005a02:	69d3      	ldr	r3, [r2, #28]
 8005a04:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8005a08:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005a0a:	6822      	ldr	r2, [r4, #0]
 8005a0c:	69d3      	ldr	r3, [r2, #28]
 8005a0e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005a12:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005a14:	6822      	ldr	r2, [r4, #0]
 8005a16:	69d3      	ldr	r3, [r2, #28]
 8005a18:	6929      	ldr	r1, [r5, #16]
 8005a1a:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8005a1e:	61d3      	str	r3, [r2, #28]
      break;
 8005a20:	e7bd      	b.n	800599e <HAL_TIM_PWM_ConfigChannel+0x54>
  __HAL_LOCK(htim);
 8005a22:	2002      	movs	r0, #2
 8005a24:	e7c1      	b.n	80059aa <HAL_TIM_PWM_ConfigChannel+0x60>

08005a26 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005a26:	b410      	push	{r4}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005a28:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005a2a:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005a2e:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
 8005a32:	430b      	orrs	r3, r1
 8005a34:	4323      	orrs	r3, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005a36:	6083      	str	r3, [r0, #8]
}
 8005a38:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005a3c:	4770      	bx	lr

08005a3e <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 8005a3e:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8005a42:	2b01      	cmp	r3, #1
 8005a44:	d066      	beq.n	8005b14 <HAL_TIM_ConfigClockSource+0xd6>
{
 8005a46:	b510      	push	{r4, lr}
 8005a48:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 8005a4a:	2301      	movs	r3, #1
 8005a4c:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 8005a50:	2302      	movs	r3, #2
 8005a52:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR;
 8005a56:	6802      	ldr	r2, [r0, #0]
 8005a58:	6893      	ldr	r3, [r2, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005a5a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005a5e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
  htim->Instance->SMCR = tmpsmcr;
 8005a62:	6093      	str	r3, [r2, #8]
  switch (sClockSourceConfig->ClockSource)
 8005a64:	680b      	ldr	r3, [r1, #0]
 8005a66:	2b40      	cmp	r3, #64	; 0x40
 8005a68:	d04a      	beq.n	8005b00 <HAL_TIM_ConfigClockSource+0xc2>
 8005a6a:	d913      	bls.n	8005a94 <HAL_TIM_ConfigClockSource+0x56>
 8005a6c:	2b60      	cmp	r3, #96	; 0x60
 8005a6e:	d03d      	beq.n	8005aec <HAL_TIM_ConfigClockSource+0xae>
 8005a70:	d91e      	bls.n	8005ab0 <HAL_TIM_ConfigClockSource+0x72>
 8005a72:	2b70      	cmp	r3, #112	; 0x70
 8005a74:	d028      	beq.n	8005ac8 <HAL_TIM_ConfigClockSource+0x8a>
 8005a76:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005a7a:	d130      	bne.n	8005ade <HAL_TIM_ConfigClockSource+0xa0>
      TIM_ETR_SetConfig(htim->Instance,
 8005a7c:	68cb      	ldr	r3, [r1, #12]
 8005a7e:	684a      	ldr	r2, [r1, #4]
 8005a80:	6889      	ldr	r1, [r1, #8]
 8005a82:	6800      	ldr	r0, [r0, #0]
 8005a84:	f7ff ffcf 	bl	8005a26 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005a88:	6822      	ldr	r2, [r4, #0]
 8005a8a:	6893      	ldr	r3, [r2, #8]
 8005a8c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005a90:	6093      	str	r3, [r2, #8]
      break;
 8005a92:	e024      	b.n	8005ade <HAL_TIM_ConfigClockSource+0xa0>
  switch (sClockSourceConfig->ClockSource)
 8005a94:	2b10      	cmp	r3, #16
 8005a96:	d006      	beq.n	8005aa6 <HAL_TIM_ConfigClockSource+0x68>
 8005a98:	d904      	bls.n	8005aa4 <HAL_TIM_ConfigClockSource+0x66>
 8005a9a:	2b20      	cmp	r3, #32
 8005a9c:	d003      	beq.n	8005aa6 <HAL_TIM_ConfigClockSource+0x68>
 8005a9e:	2b30      	cmp	r3, #48	; 0x30
 8005aa0:	d001      	beq.n	8005aa6 <HAL_TIM_ConfigClockSource+0x68>
 8005aa2:	e01c      	b.n	8005ade <HAL_TIM_ConfigClockSource+0xa0>
 8005aa4:	b9db      	cbnz	r3, 8005ade <HAL_TIM_ConfigClockSource+0xa0>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005aa6:	4619      	mov	r1, r3
 8005aa8:	6820      	ldr	r0, [r4, #0]
 8005aaa:	f7ff fd76 	bl	800559a <TIM_ITRx_SetConfig>
      break;
 8005aae:	e016      	b.n	8005ade <HAL_TIM_ConfigClockSource+0xa0>
  switch (sClockSourceConfig->ClockSource)
 8005ab0:	2b50      	cmp	r3, #80	; 0x50
 8005ab2:	d114      	bne.n	8005ade <HAL_TIM_ConfigClockSource+0xa0>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005ab4:	68ca      	ldr	r2, [r1, #12]
 8005ab6:	6849      	ldr	r1, [r1, #4]
 8005ab8:	6800      	ldr	r0, [r0, #0]
 8005aba:	f7ff fd47 	bl	800554c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005abe:	2150      	movs	r1, #80	; 0x50
 8005ac0:	6820      	ldr	r0, [r4, #0]
 8005ac2:	f7ff fd6a 	bl	800559a <TIM_ITRx_SetConfig>
      break;
 8005ac6:	e00a      	b.n	8005ade <HAL_TIM_ConfigClockSource+0xa0>
      TIM_ETR_SetConfig(htim->Instance,
 8005ac8:	68cb      	ldr	r3, [r1, #12]
 8005aca:	684a      	ldr	r2, [r1, #4]
 8005acc:	6889      	ldr	r1, [r1, #8]
 8005ace:	6800      	ldr	r0, [r0, #0]
 8005ad0:	f7ff ffa9 	bl	8005a26 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8005ad4:	6822      	ldr	r2, [r4, #0]
 8005ad6:	6893      	ldr	r3, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005ad8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
      htim->Instance->SMCR = tmpsmcr;
 8005adc:	6093      	str	r3, [r2, #8]
  htim->State = HAL_TIM_STATE_READY;
 8005ade:	2301      	movs	r3, #1
 8005ae0:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8005ae4:	2000      	movs	r0, #0
 8005ae6:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 8005aea:	bd10      	pop	{r4, pc}
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005aec:	68ca      	ldr	r2, [r1, #12]
 8005aee:	6849      	ldr	r1, [r1, #4]
 8005af0:	6800      	ldr	r0, [r0, #0]
 8005af2:	f7ff fd3e 	bl	8005572 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005af6:	2160      	movs	r1, #96	; 0x60
 8005af8:	6820      	ldr	r0, [r4, #0]
 8005afa:	f7ff fd4e 	bl	800559a <TIM_ITRx_SetConfig>
      break;
 8005afe:	e7ee      	b.n	8005ade <HAL_TIM_ConfigClockSource+0xa0>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005b00:	68ca      	ldr	r2, [r1, #12]
 8005b02:	6849      	ldr	r1, [r1, #4]
 8005b04:	6800      	ldr	r0, [r0, #0]
 8005b06:	f7ff fd21 	bl	800554c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005b0a:	2140      	movs	r1, #64	; 0x40
 8005b0c:	6820      	ldr	r0, [r4, #0]
 8005b0e:	f7ff fd44 	bl	800559a <TIM_ITRx_SetConfig>
      break;
 8005b12:	e7e4      	b.n	8005ade <HAL_TIM_ConfigClockSource+0xa0>
  __HAL_LOCK(htim);
 8005b14:	2002      	movs	r0, #2
}
 8005b16:	4770      	bx	lr

08005b18 <TIM_SlaveTimer_SetConfig>:
{
 8005b18:	b510      	push	{r4, lr}
  tmpsmcr = htim->Instance->SMCR;
 8005b1a:	6804      	ldr	r4, [r0, #0]
 8005b1c:	68a2      	ldr	r2, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8005b1e:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8005b22:	684b      	ldr	r3, [r1, #4]
 8005b24:	4313      	orrs	r3, r2
  tmpsmcr &= ~TIM_SMCR_SMS;
 8005b26:	f023 0307 	bic.w	r3, r3, #7
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8005b2a:	680a      	ldr	r2, [r1, #0]
 8005b2c:	4313      	orrs	r3, r2
  htim->Instance->SMCR = tmpsmcr;
 8005b2e:	60a3      	str	r3, [r4, #8]
  switch (sSlaveConfig->InputTrigger)
 8005b30:	684b      	ldr	r3, [r1, #4]
 8005b32:	2b50      	cmp	r3, #80	; 0x50
 8005b34:	d023      	beq.n	8005b7e <TIM_SlaveTimer_SetConfig+0x66>
 8005b36:	d90b      	bls.n	8005b50 <TIM_SlaveTimer_SetConfig+0x38>
 8005b38:	2b60      	cmp	r3, #96	; 0x60
 8005b3a:	d027      	beq.n	8005b8c <TIM_SlaveTimer_SetConfig+0x74>
 8005b3c:	2b70      	cmp	r3, #112	; 0x70
 8005b3e:	d12c      	bne.n	8005b9a <TIM_SlaveTimer_SetConfig+0x82>
      TIM_ETR_SetConfig(htim->Instance,
 8005b40:	690b      	ldr	r3, [r1, #16]
 8005b42:	688a      	ldr	r2, [r1, #8]
 8005b44:	68c9      	ldr	r1, [r1, #12]
 8005b46:	6800      	ldr	r0, [r0, #0]
 8005b48:	f7ff ff6d 	bl	8005a26 <TIM_ETR_SetConfig>
  return HAL_OK;
 8005b4c:	2000      	movs	r0, #0
}
 8005b4e:	bd10      	pop	{r4, pc}
  switch (sSlaveConfig->InputTrigger)
 8005b50:	2b40      	cmp	r3, #64	; 0x40
 8005b52:	d122      	bne.n	8005b9a <TIM_SlaveTimer_SetConfig+0x82>
      if(sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 8005b54:	680b      	ldr	r3, [r1, #0]
 8005b56:	2b05      	cmp	r3, #5
 8005b58:	d021      	beq.n	8005b9e <TIM_SlaveTimer_SetConfig+0x86>
      tmpccer = htim->Instance->CCER;
 8005b5a:	6803      	ldr	r3, [r0, #0]
 8005b5c:	6a1c      	ldr	r4, [r3, #32]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8005b5e:	6a1a      	ldr	r2, [r3, #32]
 8005b60:	f022 0201 	bic.w	r2, r2, #1
 8005b64:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8005b66:	6802      	ldr	r2, [r0, #0]
 8005b68:	6993      	ldr	r3, [r2, #24]
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005b6a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8005b6e:	6909      	ldr	r1, [r1, #16]
 8005b70:	ea43 1301 	orr.w	r3, r3, r1, lsl #4
      htim->Instance->CCMR1 = tmpccmr1;
 8005b74:	6193      	str	r3, [r2, #24]
      htim->Instance->CCER = tmpccer;
 8005b76:	6803      	ldr	r3, [r0, #0]
 8005b78:	621c      	str	r4, [r3, #32]
  return HAL_OK;
 8005b7a:	2000      	movs	r0, #0
      break;
 8005b7c:	e7e7      	b.n	8005b4e <TIM_SlaveTimer_SetConfig+0x36>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005b7e:	690a      	ldr	r2, [r1, #16]
 8005b80:	6889      	ldr	r1, [r1, #8]
 8005b82:	6800      	ldr	r0, [r0, #0]
 8005b84:	f7ff fce2 	bl	800554c <TIM_TI1_ConfigInputStage>
  return HAL_OK;
 8005b88:	2000      	movs	r0, #0
      break;
 8005b8a:	e7e0      	b.n	8005b4e <TIM_SlaveTimer_SetConfig+0x36>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005b8c:	690a      	ldr	r2, [r1, #16]
 8005b8e:	6889      	ldr	r1, [r1, #8]
 8005b90:	6800      	ldr	r0, [r0, #0]
 8005b92:	f7ff fcee 	bl	8005572 <TIM_TI2_ConfigInputStage>
  return HAL_OK;
 8005b96:	2000      	movs	r0, #0
      break;
 8005b98:	e7d9      	b.n	8005b4e <TIM_SlaveTimer_SetConfig+0x36>
  return HAL_OK;
 8005b9a:	2000      	movs	r0, #0
 8005b9c:	e7d7      	b.n	8005b4e <TIM_SlaveTimer_SetConfig+0x36>
        return HAL_ERROR;
 8005b9e:	2001      	movs	r0, #1
 8005ba0:	e7d5      	b.n	8005b4e <TIM_SlaveTimer_SetConfig+0x36>

08005ba2 <HAL_TIM_SlaveConfigSynchro>:
  __HAL_LOCK(htim);
 8005ba2:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8005ba6:	2b01      	cmp	r3, #1
 8005ba8:	d024      	beq.n	8005bf4 <HAL_TIM_SlaveConfigSynchro+0x52>
{
 8005baa:	b510      	push	{r4, lr}
 8005bac:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 8005bae:	2301      	movs	r3, #1
 8005bb0:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 8005bb4:	2302      	movs	r3, #2
 8005bb6:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  if(TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8005bba:	f7ff ffad 	bl	8005b18 <TIM_SlaveTimer_SetConfig>
 8005bbe:	4603      	mov	r3, r0
 8005bc0:	b988      	cbnz	r0, 8005be6 <HAL_TIM_SlaveConfigSynchro+0x44>
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8005bc2:	6821      	ldr	r1, [r4, #0]
 8005bc4:	68ca      	ldr	r2, [r1, #12]
 8005bc6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005bca:	60ca      	str	r2, [r1, #12]
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8005bcc:	6821      	ldr	r1, [r4, #0]
 8005bce:	68ca      	ldr	r2, [r1, #12]
 8005bd0:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8005bd4:	60ca      	str	r2, [r1, #12]
  htim->State = HAL_TIM_STATE_READY;
 8005bd6:	2201      	movs	r2, #1
 8005bd8:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8005bdc:	2200      	movs	r2, #0
 8005bde:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
}
 8005be2:	4618      	mov	r0, r3
 8005be4:	bd10      	pop	{r4, pc}
      htim->State = HAL_TIM_STATE_READY;
 8005be6:	2301      	movs	r3, #1
 8005be8:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 8005bec:	2200      	movs	r2, #0
 8005bee:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
    return HAL_ERROR;
 8005bf2:	e7f6      	b.n	8005be2 <HAL_TIM_SlaveConfigSynchro+0x40>
  __HAL_LOCK(htim);
 8005bf4:	2302      	movs	r3, #2
}
 8005bf6:	4618      	mov	r0, r3
 8005bf8:	4770      	bx	lr

08005bfa <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005bfa:	b410      	push	{r4}

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005bfc:	f001 011f 	and.w	r1, r1, #31
 8005c00:	2301      	movs	r3, #1
 8005c02:	fa03 f401 	lsl.w	r4, r3, r1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005c06:	6a03      	ldr	r3, [r0, #32]
 8005c08:	ea23 0304 	bic.w	r3, r3, r4
 8005c0c:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005c0e:	6a03      	ldr	r3, [r0, #32]
 8005c10:	408a      	lsls	r2, r1
 8005c12:	4313      	orrs	r3, r2
 8005c14:	6203      	str	r3, [r0, #32]
}
 8005c16:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005c1a:	4770      	bx	lr

08005c1c <HAL_TIM_PWM_Start>:
{
 8005c1c:	b510      	push	{r4, lr}
 8005c1e:	4604      	mov	r4, r0
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005c20:	2201      	movs	r2, #1
 8005c22:	6800      	ldr	r0, [r0, #0]
 8005c24:	f7ff ffe9 	bl	8005bfa <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005c28:	6823      	ldr	r3, [r4, #0]
 8005c2a:	4a0a      	ldr	r2, [pc, #40]	; (8005c54 <HAL_TIM_PWM_Start+0x38>)
 8005c2c:	4293      	cmp	r3, r2
 8005c2e:	d00b      	beq.n	8005c48 <HAL_TIM_PWM_Start+0x2c>
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005c30:	6822      	ldr	r2, [r4, #0]
 8005c32:	6893      	ldr	r3, [r2, #8]
 8005c34:	f003 0307 	and.w	r3, r3, #7
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005c38:	2b06      	cmp	r3, #6
 8005c3a:	d003      	beq.n	8005c44 <HAL_TIM_PWM_Start+0x28>
    __HAL_TIM_ENABLE(htim);
 8005c3c:	6813      	ldr	r3, [r2, #0]
 8005c3e:	f043 0301 	orr.w	r3, r3, #1
 8005c42:	6013      	str	r3, [r2, #0]
}
 8005c44:	2000      	movs	r0, #0
 8005c46:	bd10      	pop	{r4, pc}
    __HAL_TIM_MOE_ENABLE(htim);
 8005c48:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005c4a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005c4e:	645a      	str	r2, [r3, #68]	; 0x44
 8005c50:	e7ee      	b.n	8005c30 <HAL_TIM_PWM_Start+0x14>
 8005c52:	bf00      	nop
 8005c54:	40010000 	.word	0x40010000

08005c58 <HAL_TIM_PWM_Stop>:
{
 8005c58:	b510      	push	{r4, lr}
 8005c5a:	4604      	mov	r4, r0
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8005c5c:	2200      	movs	r2, #0
 8005c5e:	6800      	ldr	r0, [r0, #0]
 8005c60:	f7ff ffcb 	bl	8005bfa <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005c64:	6823      	ldr	r3, [r4, #0]
 8005c66:	4a13      	ldr	r2, [pc, #76]	; (8005cb4 <HAL_TIM_PWM_Stop+0x5c>)
 8005c68:	4293      	cmp	r3, r2
 8005c6a:	d013      	beq.n	8005c94 <HAL_TIM_PWM_Stop+0x3c>
  __HAL_TIM_DISABLE(htim);
 8005c6c:	6823      	ldr	r3, [r4, #0]
 8005c6e:	6a19      	ldr	r1, [r3, #32]
 8005c70:	f241 1211 	movw	r2, #4369	; 0x1111
 8005c74:	4211      	tst	r1, r2
 8005c76:	d108      	bne.n	8005c8a <HAL_TIM_PWM_Stop+0x32>
 8005c78:	6a19      	ldr	r1, [r3, #32]
 8005c7a:	f240 4244 	movw	r2, #1092	; 0x444
 8005c7e:	4211      	tst	r1, r2
 8005c80:	d103      	bne.n	8005c8a <HAL_TIM_PWM_Stop+0x32>
 8005c82:	681a      	ldr	r2, [r3, #0]
 8005c84:	f022 0201 	bic.w	r2, r2, #1
 8005c88:	601a      	str	r2, [r3, #0]
  htim->State = HAL_TIM_STATE_READY;
 8005c8a:	2301      	movs	r3, #1
 8005c8c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 8005c90:	2000      	movs	r0, #0
 8005c92:	bd10      	pop	{r4, pc}
    __HAL_TIM_MOE_DISABLE(htim);
 8005c94:	6a19      	ldr	r1, [r3, #32]
 8005c96:	f241 1211 	movw	r2, #4369	; 0x1111
 8005c9a:	4211      	tst	r1, r2
 8005c9c:	d1e6      	bne.n	8005c6c <HAL_TIM_PWM_Stop+0x14>
 8005c9e:	6a19      	ldr	r1, [r3, #32]
 8005ca0:	f240 4244 	movw	r2, #1092	; 0x444
 8005ca4:	4211      	tst	r1, r2
 8005ca6:	d1e1      	bne.n	8005c6c <HAL_TIM_PWM_Stop+0x14>
 8005ca8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005caa:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005cae:	645a      	str	r2, [r3, #68]	; 0x44
 8005cb0:	e7dc      	b.n	8005c6c <HAL_TIM_PWM_Stop+0x14>
 8005cb2:	bf00      	nop
 8005cb4:	40010000 	.word	0x40010000

08005cb8 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005cb8:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8005cbc:	2b01      	cmp	r3, #1
 8005cbe:	d01c      	beq.n	8005cfa <HAL_TIMEx_MasterConfigSynchronization+0x42>
{
 8005cc0:	b470      	push	{r4, r5, r6}
  __HAL_LOCK(htim);
 8005cc2:	2601      	movs	r6, #1
 8005cc4:	f880 603c 	strb.w	r6, [r0, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005cc8:	2302      	movs	r3, #2
 8005cca:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005cce:	6802      	ldr	r2, [r0, #0]
 8005cd0:	6855      	ldr	r5, [r2, #4]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005cd2:	6893      	ldr	r3, [r2, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005cd4:	f025 0570 	bic.w	r5, r5, #112	; 0x70
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005cd8:	680c      	ldr	r4, [r1, #0]
 8005cda:	432c      	orrs	r4, r5

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 8005cdc:	f023 0580 	bic.w	r5, r3, #128	; 0x80
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005ce0:	684b      	ldr	r3, [r1, #4]
 8005ce2:	432b      	orrs	r3, r5

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005ce4:	6054      	str	r4, [r2, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8005ce6:	6802      	ldr	r2, [r0, #0]
 8005ce8:	6093      	str	r3, [r2, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005cea:	f880 603d 	strb.w	r6, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005cee:	2300      	movs	r3, #0
 8005cf0:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  return HAL_OK;
 8005cf4:	4618      	mov	r0, r3
}
 8005cf6:	bc70      	pop	{r4, r5, r6}
 8005cf8:	4770      	bx	lr
  __HAL_LOCK(htim);
 8005cfa:	2002      	movs	r0, #2
}
 8005cfc:	4770      	bx	lr

08005cfe <HAL_TIMEx_CommutCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005cfe:	4770      	bx	lr

08005d00 <HAL_TIMEx_BreakCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005d00:	4770      	bx	lr
	...

08005d04 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005d04:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005d08:	4604      	mov	r4, r0
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005d0a:	6802      	ldr	r2, [r0, #0]
 8005d0c:	6913      	ldr	r3, [r2, #16]
 8005d0e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8005d12:	68c1      	ldr	r1, [r0, #12]
 8005d14:	430b      	orrs	r3, r1
 8005d16:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005d18:	6883      	ldr	r3, [r0, #8]
 8005d1a:	6902      	ldr	r2, [r0, #16]
 8005d1c:	4313      	orrs	r3, r2
 8005d1e:	6942      	ldr	r2, [r0, #20]
 8005d20:	4313      	orrs	r3, r2
 8005d22:	69c2      	ldr	r2, [r0, #28]
 8005d24:	431a      	orrs	r2, r3
  MODIFY_REG(huart->Instance->CR1,
 8005d26:	6801      	ldr	r1, [r0, #0]
 8005d28:	68cb      	ldr	r3, [r1, #12]
 8005d2a:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8005d2e:	f023 030c 	bic.w	r3, r3, #12
 8005d32:	4313      	orrs	r3, r2
 8005d34:	60cb      	str	r3, [r1, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005d36:	6802      	ldr	r2, [r0, #0]
 8005d38:	6953      	ldr	r3, [r2, #20]
 8005d3a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005d3e:	6981      	ldr	r1, [r0, #24]
 8005d40:	430b      	orrs	r3, r1
 8005d42:	6153      	str	r3, [r2, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005d44:	69c3      	ldr	r3, [r0, #28]
 8005d46:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005d4a:	d060      	beq.n	8005e0e <UART_SetConfig+0x10a>
  }
  else
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005d4c:	6803      	ldr	r3, [r0, #0]
 8005d4e:	4ab8      	ldr	r2, [pc, #736]	; (8006030 <UART_SetConfig+0x32c>)
 8005d50:	4293      	cmp	r3, r2
 8005d52:	f000 8114 	beq.w	8005f7e <UART_SetConfig+0x27a>
 8005d56:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005d5a:	4293      	cmp	r3, r2
 8005d5c:	f000 810f 	beq.w	8005f7e <UART_SetConfig+0x27a>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8005d60:	f7fe ffb2 	bl	8004cc8 <HAL_RCC_GetPCLK1Freq>
 8005d64:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8005d68:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8005d6c:	6865      	ldr	r5, [r4, #4]
 8005d6e:	00ad      	lsls	r5, r5, #2
 8005d70:	fbb0 f5f5 	udiv	r5, r0, r5
 8005d74:	4faf      	ldr	r7, [pc, #700]	; (8006034 <UART_SetConfig+0x330>)
 8005d76:	fba7 3505 	umull	r3, r5, r7, r5
 8005d7a:	096d      	lsrs	r5, r5, #5
 8005d7c:	012e      	lsls	r6, r5, #4
 8005d7e:	f7fe ffa3 	bl	8004cc8 <HAL_RCC_GetPCLK1Freq>
 8005d82:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8005d86:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8005d8a:	6865      	ldr	r5, [r4, #4]
 8005d8c:	00ad      	lsls	r5, r5, #2
 8005d8e:	fbb0 f9f5 	udiv	r9, r0, r5
 8005d92:	f7fe ff99 	bl	8004cc8 <HAL_RCC_GetPCLK1Freq>
 8005d96:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8005d9a:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8005d9e:	6865      	ldr	r5, [r4, #4]
 8005da0:	00ad      	lsls	r5, r5, #2
 8005da2:	fbb0 f5f5 	udiv	r5, r0, r5
 8005da6:	fba7 3505 	umull	r3, r5, r7, r5
 8005daa:	096d      	lsrs	r5, r5, #5
 8005dac:	f04f 0864 	mov.w	r8, #100	; 0x64
 8005db0:	fb08 9515 	mls	r5, r8, r5, r9
 8005db4:	012d      	lsls	r5, r5, #4
 8005db6:	3532      	adds	r5, #50	; 0x32
 8005db8:	fba7 3505 	umull	r3, r5, r7, r5
 8005dbc:	096d      	lsrs	r5, r5, #5
 8005dbe:	f005 05f0 	and.w	r5, r5, #240	; 0xf0
 8005dc2:	4435      	add	r5, r6
 8005dc4:	f7fe ff80 	bl	8004cc8 <HAL_RCC_GetPCLK1Freq>
 8005dc8:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8005dcc:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8005dd0:	6866      	ldr	r6, [r4, #4]
 8005dd2:	00b6      	lsls	r6, r6, #2
 8005dd4:	fbb0 f6f6 	udiv	r6, r0, r6
 8005dd8:	f7fe ff76 	bl	8004cc8 <HAL_RCC_GetPCLK1Freq>
 8005ddc:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8005de0:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8005de4:	6863      	ldr	r3, [r4, #4]
 8005de6:	009b      	lsls	r3, r3, #2
 8005de8:	fbb0 f0f3 	udiv	r0, r0, r3
 8005dec:	fba7 3000 	umull	r3, r0, r7, r0
 8005df0:	0940      	lsrs	r0, r0, #5
 8005df2:	fb08 6810 	mls	r8, r8, r0, r6
 8005df6:	ea4f 1808 	mov.w	r8, r8, lsl #4
 8005dfa:	f108 0832 	add.w	r8, r8, #50	; 0x32
 8005dfe:	fba7 3708 	umull	r3, r7, r7, r8
 8005e02:	f3c7 1743 	ubfx	r7, r7, #5, #4
 8005e06:	6823      	ldr	r3, [r4, #0]
 8005e08:	442f      	add	r7, r5
 8005e0a:	609f      	str	r7, [r3, #8]
    }
  }
}
 8005e0c:	e10d      	b.n	800602a <UART_SetConfig+0x326>
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005e0e:	6803      	ldr	r3, [r0, #0]
 8005e10:	4a87      	ldr	r2, [pc, #540]	; (8006030 <UART_SetConfig+0x32c>)
 8005e12:	4293      	cmp	r3, r2
 8005e14:	d05b      	beq.n	8005ece <UART_SetConfig+0x1ca>
 8005e16:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005e1a:	4293      	cmp	r3, r2
 8005e1c:	d057      	beq.n	8005ece <UART_SetConfig+0x1ca>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8005e1e:	f7fe ff53 	bl	8004cc8 <HAL_RCC_GetPCLK1Freq>
 8005e22:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8005e26:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8005e2a:	6865      	ldr	r5, [r4, #4]
 8005e2c:	006d      	lsls	r5, r5, #1
 8005e2e:	fbb0 f5f5 	udiv	r5, r0, r5
 8005e32:	4f80      	ldr	r7, [pc, #512]	; (8006034 <UART_SetConfig+0x330>)
 8005e34:	fba7 3505 	umull	r3, r5, r7, r5
 8005e38:	096d      	lsrs	r5, r5, #5
 8005e3a:	012e      	lsls	r6, r5, #4
 8005e3c:	f7fe ff44 	bl	8004cc8 <HAL_RCC_GetPCLK1Freq>
 8005e40:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8005e44:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8005e48:	6865      	ldr	r5, [r4, #4]
 8005e4a:	006d      	lsls	r5, r5, #1
 8005e4c:	fbb0 f9f5 	udiv	r9, r0, r5
 8005e50:	f7fe ff3a 	bl	8004cc8 <HAL_RCC_GetPCLK1Freq>
 8005e54:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8005e58:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8005e5c:	6865      	ldr	r5, [r4, #4]
 8005e5e:	006d      	lsls	r5, r5, #1
 8005e60:	fbb0 f5f5 	udiv	r5, r0, r5
 8005e64:	fba7 3505 	umull	r3, r5, r7, r5
 8005e68:	096d      	lsrs	r5, r5, #5
 8005e6a:	f04f 0864 	mov.w	r8, #100	; 0x64
 8005e6e:	fb08 9515 	mls	r5, r8, r5, r9
 8005e72:	00ed      	lsls	r5, r5, #3
 8005e74:	3532      	adds	r5, #50	; 0x32
 8005e76:	fba7 3505 	umull	r3, r5, r7, r5
 8005e7a:	096d      	lsrs	r5, r5, #5
 8005e7c:	006d      	lsls	r5, r5, #1
 8005e7e:	f405 75f8 	and.w	r5, r5, #496	; 0x1f0
 8005e82:	4435      	add	r5, r6
 8005e84:	f7fe ff20 	bl	8004cc8 <HAL_RCC_GetPCLK1Freq>
 8005e88:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8005e8c:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8005e90:	6866      	ldr	r6, [r4, #4]
 8005e92:	0076      	lsls	r6, r6, #1
 8005e94:	fbb0 f6f6 	udiv	r6, r0, r6
 8005e98:	f7fe ff16 	bl	8004cc8 <HAL_RCC_GetPCLK1Freq>
 8005e9c:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8005ea0:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8005ea4:	6863      	ldr	r3, [r4, #4]
 8005ea6:	005b      	lsls	r3, r3, #1
 8005ea8:	fbb0 f3f3 	udiv	r3, r0, r3
 8005eac:	fba7 2303 	umull	r2, r3, r7, r3
 8005eb0:	095b      	lsrs	r3, r3, #5
 8005eb2:	fb08 6813 	mls	r8, r8, r3, r6
 8005eb6:	ea4f 08c8 	mov.w	r8, r8, lsl #3
 8005eba:	f108 0832 	add.w	r8, r8, #50	; 0x32
 8005ebe:	fba7 3708 	umull	r3, r7, r7, r8
 8005ec2:	f3c7 1742 	ubfx	r7, r7, #5, #3
 8005ec6:	6823      	ldr	r3, [r4, #0]
 8005ec8:	442f      	add	r7, r5
 8005eca:	609f      	str	r7, [r3, #8]
 8005ecc:	e0ad      	b.n	800602a <UART_SetConfig+0x326>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8005ece:	f7fe ff0b 	bl	8004ce8 <HAL_RCC_GetPCLK2Freq>
 8005ed2:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8005ed6:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8005eda:	6865      	ldr	r5, [r4, #4]
 8005edc:	006d      	lsls	r5, r5, #1
 8005ede:	fbb0 f5f5 	udiv	r5, r0, r5
 8005ee2:	4f54      	ldr	r7, [pc, #336]	; (8006034 <UART_SetConfig+0x330>)
 8005ee4:	fba7 3505 	umull	r3, r5, r7, r5
 8005ee8:	096d      	lsrs	r5, r5, #5
 8005eea:	012e      	lsls	r6, r5, #4
 8005eec:	f7fe fefc 	bl	8004ce8 <HAL_RCC_GetPCLK2Freq>
 8005ef0:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8005ef4:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8005ef8:	6865      	ldr	r5, [r4, #4]
 8005efa:	006d      	lsls	r5, r5, #1
 8005efc:	fbb0 f9f5 	udiv	r9, r0, r5
 8005f00:	f7fe fef2 	bl	8004ce8 <HAL_RCC_GetPCLK2Freq>
 8005f04:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8005f08:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8005f0c:	6865      	ldr	r5, [r4, #4]
 8005f0e:	006d      	lsls	r5, r5, #1
 8005f10:	fbb0 f5f5 	udiv	r5, r0, r5
 8005f14:	fba7 3505 	umull	r3, r5, r7, r5
 8005f18:	096d      	lsrs	r5, r5, #5
 8005f1a:	f04f 0864 	mov.w	r8, #100	; 0x64
 8005f1e:	fb08 9515 	mls	r5, r8, r5, r9
 8005f22:	00ed      	lsls	r5, r5, #3
 8005f24:	3532      	adds	r5, #50	; 0x32
 8005f26:	fba7 3505 	umull	r3, r5, r7, r5
 8005f2a:	096d      	lsrs	r5, r5, #5
 8005f2c:	006d      	lsls	r5, r5, #1
 8005f2e:	f405 75f8 	and.w	r5, r5, #496	; 0x1f0
 8005f32:	4435      	add	r5, r6
 8005f34:	f7fe fed8 	bl	8004ce8 <HAL_RCC_GetPCLK2Freq>
 8005f38:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8005f3c:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8005f40:	6866      	ldr	r6, [r4, #4]
 8005f42:	0076      	lsls	r6, r6, #1
 8005f44:	fbb0 f6f6 	udiv	r6, r0, r6
 8005f48:	f7fe fece 	bl	8004ce8 <HAL_RCC_GetPCLK2Freq>
 8005f4c:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8005f50:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8005f54:	6863      	ldr	r3, [r4, #4]
 8005f56:	005b      	lsls	r3, r3, #1
 8005f58:	fbb0 f3f3 	udiv	r3, r0, r3
 8005f5c:	fba7 2303 	umull	r2, r3, r7, r3
 8005f60:	095b      	lsrs	r3, r3, #5
 8005f62:	fb08 6813 	mls	r8, r8, r3, r6
 8005f66:	ea4f 08c8 	mov.w	r8, r8, lsl #3
 8005f6a:	f108 0832 	add.w	r8, r8, #50	; 0x32
 8005f6e:	fba7 3708 	umull	r3, r7, r7, r8
 8005f72:	f3c7 1742 	ubfx	r7, r7, #5, #3
 8005f76:	6823      	ldr	r3, [r4, #0]
 8005f78:	442f      	add	r7, r5
 8005f7a:	609f      	str	r7, [r3, #8]
 8005f7c:	e055      	b.n	800602a <UART_SetConfig+0x326>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8005f7e:	f7fe feb3 	bl	8004ce8 <HAL_RCC_GetPCLK2Freq>
 8005f82:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8005f86:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8005f8a:	6865      	ldr	r5, [r4, #4]
 8005f8c:	00ad      	lsls	r5, r5, #2
 8005f8e:	fbb0 f5f5 	udiv	r5, r0, r5
 8005f92:	4f28      	ldr	r7, [pc, #160]	; (8006034 <UART_SetConfig+0x330>)
 8005f94:	fba7 3505 	umull	r3, r5, r7, r5
 8005f98:	096d      	lsrs	r5, r5, #5
 8005f9a:	012e      	lsls	r6, r5, #4
 8005f9c:	f7fe fea4 	bl	8004ce8 <HAL_RCC_GetPCLK2Freq>
 8005fa0:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8005fa4:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8005fa8:	6865      	ldr	r5, [r4, #4]
 8005faa:	00ad      	lsls	r5, r5, #2
 8005fac:	fbb0 f9f5 	udiv	r9, r0, r5
 8005fb0:	f7fe fe9a 	bl	8004ce8 <HAL_RCC_GetPCLK2Freq>
 8005fb4:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8005fb8:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8005fbc:	6865      	ldr	r5, [r4, #4]
 8005fbe:	00ad      	lsls	r5, r5, #2
 8005fc0:	fbb0 f5f5 	udiv	r5, r0, r5
 8005fc4:	fba7 3505 	umull	r3, r5, r7, r5
 8005fc8:	096d      	lsrs	r5, r5, #5
 8005fca:	f04f 0864 	mov.w	r8, #100	; 0x64
 8005fce:	fb08 9515 	mls	r5, r8, r5, r9
 8005fd2:	012d      	lsls	r5, r5, #4
 8005fd4:	3532      	adds	r5, #50	; 0x32
 8005fd6:	fba7 3505 	umull	r3, r5, r7, r5
 8005fda:	096d      	lsrs	r5, r5, #5
 8005fdc:	f005 05f0 	and.w	r5, r5, #240	; 0xf0
 8005fe0:	4435      	add	r5, r6
 8005fe2:	f7fe fe81 	bl	8004ce8 <HAL_RCC_GetPCLK2Freq>
 8005fe6:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8005fea:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8005fee:	6866      	ldr	r6, [r4, #4]
 8005ff0:	00b6      	lsls	r6, r6, #2
 8005ff2:	fbb0 f6f6 	udiv	r6, r0, r6
 8005ff6:	f7fe fe77 	bl	8004ce8 <HAL_RCC_GetPCLK2Freq>
 8005ffa:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8005ffe:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8006002:	6863      	ldr	r3, [r4, #4]
 8006004:	009b      	lsls	r3, r3, #2
 8006006:	fbb0 f0f3 	udiv	r0, r0, r3
 800600a:	fba7 3000 	umull	r3, r0, r7, r0
 800600e:	0940      	lsrs	r0, r0, #5
 8006010:	fb08 6810 	mls	r8, r8, r0, r6
 8006014:	ea4f 1808 	mov.w	r8, r8, lsl #4
 8006018:	f108 0832 	add.w	r8, r8, #50	; 0x32
 800601c:	fba7 3708 	umull	r3, r7, r7, r8
 8006020:	f3c7 1743 	ubfx	r7, r7, #5, #4
 8006024:	6823      	ldr	r3, [r4, #0]
 8006026:	442f      	add	r7, r5
 8006028:	609f      	str	r7, [r3, #8]
}
 800602a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800602e:	bf00      	nop
 8006030:	40011000 	.word	0x40011000
 8006034:	51eb851f 	.word	0x51eb851f

08006038 <UART_WaitOnFlagUntilTimeout>:
{
 8006038:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800603c:	4605      	mov	r5, r0
 800603e:	460f      	mov	r7, r1
 8006040:	4616      	mov	r6, r2
 8006042:	4698      	mov	r8, r3
 8006044:	9c06      	ldr	r4, [sp, #24]
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006046:	682b      	ldr	r3, [r5, #0]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	ea37 0303 	bics.w	r3, r7, r3
 800604e:	bf0c      	ite	eq
 8006050:	2301      	moveq	r3, #1
 8006052:	2300      	movne	r3, #0
 8006054:	42b3      	cmp	r3, r6
 8006056:	d11d      	bne.n	8006094 <UART_WaitOnFlagUntilTimeout+0x5c>
    if (Timeout != HAL_MAX_DELAY)
 8006058:	f1b4 3fff 	cmp.w	r4, #4294967295	; 0xffffffff
 800605c:	d0f3      	beq.n	8006046 <UART_WaitOnFlagUntilTimeout+0xe>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800605e:	b12c      	cbz	r4, 800606c <UART_WaitOnFlagUntilTimeout+0x34>
 8006060:	f7fd fa84 	bl	800356c <HAL_GetTick>
 8006064:	eba0 0008 	sub.w	r0, r0, r8
 8006068:	42a0      	cmp	r0, r4
 800606a:	d9ec      	bls.n	8006046 <UART_WaitOnFlagUntilTimeout+0xe>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800606c:	682a      	ldr	r2, [r5, #0]
 800606e:	68d3      	ldr	r3, [r2, #12]
 8006070:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8006074:	60d3      	str	r3, [r2, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006076:	682a      	ldr	r2, [r5, #0]
 8006078:	6953      	ldr	r3, [r2, #20]
 800607a:	f023 0301 	bic.w	r3, r3, #1
 800607e:	6153      	str	r3, [r2, #20]
        huart->gState  = HAL_UART_STATE_READY;
 8006080:	2320      	movs	r3, #32
 8006082:	f885 3039 	strb.w	r3, [r5, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8006086:	f885 303a 	strb.w	r3, [r5, #58]	; 0x3a
        __HAL_UNLOCK(huart);
 800608a:	2300      	movs	r3, #0
 800608c:	f885 3038 	strb.w	r3, [r5, #56]	; 0x38
        return HAL_TIMEOUT;
 8006090:	2003      	movs	r0, #3
 8006092:	e000      	b.n	8006096 <UART_WaitOnFlagUntilTimeout+0x5e>
  return HAL_OK;
 8006094:	2000      	movs	r0, #0
}
 8006096:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800609a <HAL_UART_Init>:
  if (huart == NULL)
 800609a:	b358      	cbz	r0, 80060f4 <HAL_UART_Init+0x5a>
{
 800609c:	b510      	push	{r4, lr}
 800609e:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 80060a0:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 80060a4:	b30b      	cbz	r3, 80060ea <HAL_UART_Init+0x50>
  huart->gState = HAL_UART_STATE_BUSY;
 80060a6:	2324      	movs	r3, #36	; 0x24
 80060a8:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 80060ac:	6822      	ldr	r2, [r4, #0]
 80060ae:	68d3      	ldr	r3, [r2, #12]
 80060b0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80060b4:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 80060b6:	4620      	mov	r0, r4
 80060b8:	f7ff fe24 	bl	8005d04 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80060bc:	6822      	ldr	r2, [r4, #0]
 80060be:	6913      	ldr	r3, [r2, #16]
 80060c0:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 80060c4:	6113      	str	r3, [r2, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80060c6:	6822      	ldr	r2, [r4, #0]
 80060c8:	6953      	ldr	r3, [r2, #20]
 80060ca:	f023 032a 	bic.w	r3, r3, #42	; 0x2a
 80060ce:	6153      	str	r3, [r2, #20]
  __HAL_UART_ENABLE(huart);
 80060d0:	6822      	ldr	r2, [r4, #0]
 80060d2:	68d3      	ldr	r3, [r2, #12]
 80060d4:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80060d8:	60d3      	str	r3, [r2, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80060da:	2000      	movs	r0, #0
 80060dc:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 80060de:	2320      	movs	r3, #32
 80060e0:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 80060e4:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
}
 80060e8:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 80060ea:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 80060ee:	f000 ff7d 	bl	8006fec <HAL_UART_MspInit>
 80060f2:	e7d8      	b.n	80060a6 <HAL_UART_Init+0xc>
    return HAL_ERROR;
 80060f4:	2001      	movs	r0, #1
}
 80060f6:	4770      	bx	lr

080060f8 <HAL_UART_Transmit>:
{
 80060f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80060fc:	b082      	sub	sp, #8
 80060fe:	461e      	mov	r6, r3
  if (huart->gState == HAL_UART_STATE_READY)
 8006100:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8006104:	b2db      	uxtb	r3, r3
 8006106:	2b20      	cmp	r3, #32
 8006108:	d155      	bne.n	80061b6 <HAL_UART_Transmit+0xbe>
 800610a:	4604      	mov	r4, r0
 800610c:	460d      	mov	r5, r1
 800610e:	4690      	mov	r8, r2
    if ((pData == NULL) || (Size == 0U))
 8006110:	2900      	cmp	r1, #0
 8006112:	d055      	beq.n	80061c0 <HAL_UART_Transmit+0xc8>
 8006114:	2a00      	cmp	r2, #0
 8006116:	d055      	beq.n	80061c4 <HAL_UART_Transmit+0xcc>
    __HAL_LOCK(huart);
 8006118:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 800611c:	2b01      	cmp	r3, #1
 800611e:	d053      	beq.n	80061c8 <HAL_UART_Transmit+0xd0>
 8006120:	2301      	movs	r3, #1
 8006122:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006126:	2300      	movs	r3, #0
 8006128:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800612a:	2321      	movs	r3, #33	; 0x21
 800612c:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
    tickstart = HAL_GetTick();
 8006130:	f7fd fa1c 	bl	800356c <HAL_GetTick>
 8006134:	4607      	mov	r7, r0
    huart->TxXferSize = Size;
 8006136:	f8a4 8024 	strh.w	r8, [r4, #36]	; 0x24
    huart->TxXferCount = Size;
 800613a:	f8a4 8026 	strh.w	r8, [r4, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800613e:	e010      	b.n	8006162 <HAL_UART_Transmit+0x6a>
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006140:	9600      	str	r6, [sp, #0]
 8006142:	463b      	mov	r3, r7
 8006144:	2200      	movs	r2, #0
 8006146:	2180      	movs	r1, #128	; 0x80
 8006148:	4620      	mov	r0, r4
 800614a:	f7ff ff75 	bl	8006038 <UART_WaitOnFlagUntilTimeout>
 800614e:	2800      	cmp	r0, #0
 8006150:	d13c      	bne.n	80061cc <HAL_UART_Transmit+0xd4>
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8006152:	882b      	ldrh	r3, [r5, #0]
 8006154:	6822      	ldr	r2, [r4, #0]
 8006156:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800615a:	6053      	str	r3, [r2, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 800615c:	6923      	ldr	r3, [r4, #16]
 800615e:	b9c3      	cbnz	r3, 8006192 <HAL_UART_Transmit+0x9a>
          pData += 2U;
 8006160:	3502      	adds	r5, #2
    while (huart->TxXferCount > 0U)
 8006162:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 8006164:	b29b      	uxth	r3, r3
 8006166:	b1b3      	cbz	r3, 8006196 <HAL_UART_Transmit+0x9e>
      huart->TxXferCount--;
 8006168:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 800616a:	3b01      	subs	r3, #1
 800616c:	b29b      	uxth	r3, r3
 800616e:	84e3      	strh	r3, [r4, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8006170:	68a3      	ldr	r3, [r4, #8]
 8006172:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006176:	d0e3      	beq.n	8006140 <HAL_UART_Transmit+0x48>
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006178:	9600      	str	r6, [sp, #0]
 800617a:	463b      	mov	r3, r7
 800617c:	2200      	movs	r2, #0
 800617e:	2180      	movs	r1, #128	; 0x80
 8006180:	4620      	mov	r0, r4
 8006182:	f7ff ff59 	bl	8006038 <UART_WaitOnFlagUntilTimeout>
 8006186:	bb18      	cbnz	r0, 80061d0 <HAL_UART_Transmit+0xd8>
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8006188:	782a      	ldrb	r2, [r5, #0]
 800618a:	6823      	ldr	r3, [r4, #0]
 800618c:	605a      	str	r2, [r3, #4]
 800618e:	3501      	adds	r5, #1
 8006190:	e7e7      	b.n	8006162 <HAL_UART_Transmit+0x6a>
          pData += 1U;
 8006192:	3501      	adds	r5, #1
 8006194:	e7e5      	b.n	8006162 <HAL_UART_Transmit+0x6a>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006196:	9600      	str	r6, [sp, #0]
 8006198:	463b      	mov	r3, r7
 800619a:	2200      	movs	r2, #0
 800619c:	2140      	movs	r1, #64	; 0x40
 800619e:	4620      	mov	r0, r4
 80061a0:	f7ff ff4a 	bl	8006038 <UART_WaitOnFlagUntilTimeout>
 80061a4:	4603      	mov	r3, r0
 80061a6:	b9a8      	cbnz	r0, 80061d4 <HAL_UART_Transmit+0xdc>
    huart->gState = HAL_UART_STATE_READY;
 80061a8:	2220      	movs	r2, #32
 80061aa:	f884 2039 	strb.w	r2, [r4, #57]	; 0x39
    __HAL_UNLOCK(huart);
 80061ae:	2200      	movs	r2, #0
 80061b0:	f884 2038 	strb.w	r2, [r4, #56]	; 0x38
    return HAL_OK;
 80061b4:	e000      	b.n	80061b8 <HAL_UART_Transmit+0xc0>
    return HAL_BUSY;
 80061b6:	2302      	movs	r3, #2
}
 80061b8:	4618      	mov	r0, r3
 80061ba:	b002      	add	sp, #8
 80061bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      return  HAL_ERROR;
 80061c0:	2301      	movs	r3, #1
 80061c2:	e7f9      	b.n	80061b8 <HAL_UART_Transmit+0xc0>
 80061c4:	2301      	movs	r3, #1
 80061c6:	e7f7      	b.n	80061b8 <HAL_UART_Transmit+0xc0>
    __HAL_LOCK(huart);
 80061c8:	2302      	movs	r3, #2
 80061ca:	e7f5      	b.n	80061b8 <HAL_UART_Transmit+0xc0>
          return HAL_TIMEOUT;
 80061cc:	2303      	movs	r3, #3
 80061ce:	e7f3      	b.n	80061b8 <HAL_UART_Transmit+0xc0>
          return HAL_TIMEOUT;
 80061d0:	2303      	movs	r3, #3
 80061d2:	e7f1      	b.n	80061b8 <HAL_UART_Transmit+0xc0>
      return HAL_TIMEOUT;
 80061d4:	2303      	movs	r3, #3
 80061d6:	e7ef      	b.n	80061b8 <HAL_UART_Transmit+0xc0>

080061d8 <arm_add_f32>:
  blkCnt = blockSize;

#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
#endif /* #if defined(ARM_MATH_NEON) */

  while (blkCnt > 0U)
 80061d8:	e00b      	b.n	80061f2 <arm_add_f32+0x1a>
  {
    /* C = A + B */

    /* Add and store result in destination buffer. */
    *pDst++ = (*pSrcA++) + (*pSrcB++);
 80061da:	edd0 7a00 	vldr	s15, [r0]
 80061de:	ed91 7a00 	vldr	s14, [r1]
 80061e2:	ee77 7a87 	vadd.f32	s15, s15, s14
 80061e6:	edc2 7a00 	vstr	s15, [r2]

    /* Decrement loop counter */
    blkCnt--;
 80061ea:	3b01      	subs	r3, #1
    *pDst++ = (*pSrcA++) + (*pSrcB++);
 80061ec:	3204      	adds	r2, #4
 80061ee:	3104      	adds	r1, #4
 80061f0:	3004      	adds	r0, #4
  while (blkCnt > 0U)
 80061f2:	2b00      	cmp	r3, #0
 80061f4:	d1f1      	bne.n	80061da <arm_add_f32+0x2>
  }

}
 80061f6:	4770      	bx	lr

080061f8 <arm_mult_f32>:
  blkCnt = blockSize;

#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
#endif /* #if defined(ARM_MATH_NEON) */

  while (blkCnt > 0U)
 80061f8:	e00b      	b.n	8006212 <arm_mult_f32+0x1a>
  {
    /* C = A * B */

    /* Multiply input and store result in destination buffer. */
    *pDst++ = (*pSrcA++) * (*pSrcB++);
 80061fa:	edd0 7a00 	vldr	s15, [r0]
 80061fe:	ed91 7a00 	vldr	s14, [r1]
 8006202:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006206:	edc2 7a00 	vstr	s15, [r2]

    /* Decrement loop counter */
    blkCnt--;
 800620a:	3b01      	subs	r3, #1
    *pDst++ = (*pSrcA++) * (*pSrcB++);
 800620c:	3204      	adds	r2, #4
 800620e:	3104      	adds	r1, #4
 8006210:	3004      	adds	r0, #4
  while (blkCnt > 0U)
 8006212:	2b00      	cmp	r3, #0
 8006214:	d1f1      	bne.n	80061fa <arm_mult_f32+0x2>
  }

}
 8006216:	4770      	bx	lr

08006218 <arm_sub_f32>:
  blkCnt = blockSize;

#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
#endif /* #if defined(ARM_MATH_NEON) */

  while (blkCnt > 0U)
 8006218:	e00b      	b.n	8006232 <arm_sub_f32+0x1a>
  {
    /* C = A - B */

    /* Subtract and store result in destination buffer. */
    *pDst++ = (*pSrcA++) - (*pSrcB++);
 800621a:	edd0 7a00 	vldr	s15, [r0]
 800621e:	ed91 7a00 	vldr	s14, [r1]
 8006222:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8006226:	edc2 7a00 	vstr	s15, [r2]

    /* Decrement loop counter */
    blkCnt--;
 800622a:	3b01      	subs	r3, #1
    *pDst++ = (*pSrcA++) - (*pSrcB++);
 800622c:	3204      	adds	r2, #4
 800622e:	3104      	adds	r1, #4
 8006230:	3004      	adds	r0, #4
  while (blkCnt > 0U)
 8006232:	2b00      	cmp	r3, #0
 8006234:	d1f1      	bne.n	800621a <arm_sub_f32+0x2>
  }

}
 8006236:	4770      	bx	lr

08006238 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8006238:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800623c:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800623e:	2400      	movs	r4, #0
 8006240:	9403      	str	r4, [sp, #12]
 8006242:	9404      	str	r4, [sp, #16]
 8006244:	9405      	str	r4, [sp, #20]
 8006246:	9406      	str	r4, [sp, #24]
 8006248:	9407      	str	r4, [sp, #28]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800624a:	9400      	str	r4, [sp, #0]
 800624c:	4b40      	ldr	r3, [pc, #256]	; (8006350 <MX_GPIO_Init+0x118>)
 800624e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006250:	f042 0204 	orr.w	r2, r2, #4
 8006254:	631a      	str	r2, [r3, #48]	; 0x30
 8006256:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006258:	f002 0204 	and.w	r2, r2, #4
 800625c:	9200      	str	r2, [sp, #0]
 800625e:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8006260:	9401      	str	r4, [sp, #4]
 8006262:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006264:	f042 0201 	orr.w	r2, r2, #1
 8006268:	631a      	str	r2, [r3, #48]	; 0x30
 800626a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800626c:	f002 0201 	and.w	r2, r2, #1
 8006270:	9201      	str	r2, [sp, #4]
 8006272:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8006274:	9402      	str	r4, [sp, #8]
 8006276:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006278:	f042 0202 	orr.w	r2, r2, #2
 800627c:	631a      	str	r2, [r3, #48]	; 0x30
 800627e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006280:	f003 0302 	and.w	r3, r3, #2
 8006284:	9302      	str	r3, [sp, #8]
 8006286:	9b02      	ldr	r3, [sp, #8]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 8006288:	4f32      	ldr	r7, [pc, #200]	; (8006354 <MX_GPIO_Init+0x11c>)
 800628a:	4622      	mov	r2, r4
 800628c:	2120      	movs	r1, #32
 800628e:	4638      	mov	r0, r7
 8006290:	f7fd fc5a 	bl	8003b48 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, TEST_Pin|GPIO_PIN_6, GPIO_PIN_RESET);
 8006294:	4e30      	ldr	r6, [pc, #192]	; (8006358 <MX_GPIO_Init+0x120>)
 8006296:	4622      	mov	r2, r4
 8006298:	2160      	movs	r1, #96	; 0x60
 800629a:	4630      	mov	r0, r6
 800629c:	f7fd fc54 	bl	8003b48 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12|GPIO_PIN_14, GPIO_PIN_RESET);
 80062a0:	f8df 80c0 	ldr.w	r8, [pc, #192]	; 8006364 <MX_GPIO_Init+0x12c>
 80062a4:	4622      	mov	r2, r4
 80062a6:	f44f 41a0 	mov.w	r1, #20480	; 0x5000
 80062aa:	4640      	mov	r0, r8
 80062ac:	f7fd fc4c 	bl	8003b48 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 80062b0:	f04f 0920 	mov.w	r9, #32
 80062b4:	f8cd 900c 	str.w	r9, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80062b8:	2501      	movs	r5, #1
 80062ba:	9504      	str	r5, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80062bc:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80062be:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80062c0:	a903      	add	r1, sp, #12
 80062c2:	4638      	mov	r0, r7
 80062c4:	f7fd fb6e 	bl	80039a4 <HAL_GPIO_Init>

  /*Configure GPIO pin : kill_Pin */
  GPIO_InitStruct.Pin = kill_Pin;
 80062c8:	2310      	movs	r3, #16
 80062ca:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80062cc:	4b23      	ldr	r3, [pc, #140]	; (800635c <MX_GPIO_Init+0x124>)
 80062ce:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80062d0:	9505      	str	r5, [sp, #20]
  HAL_GPIO_Init(kill_GPIO_Port, &GPIO_InitStruct);
 80062d2:	a903      	add	r1, sp, #12
 80062d4:	4630      	mov	r0, r6
 80062d6:	f7fd fb65 	bl	80039a4 <HAL_GPIO_Init>

  /*Configure GPIO pin : TEST_Pin */
  GPIO_InitStruct.Pin = TEST_Pin;
 80062da:	f8cd 900c 	str.w	r9, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80062de:	9504      	str	r5, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80062e0:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80062e2:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(TEST_GPIO_Port, &GPIO_InitStruct);
 80062e4:	a903      	add	r1, sp, #12
 80062e6:	4630      	mov	r0, r6
 80062e8:	f7fd fb5c 	bl	80039a4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB12 PB14 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_14;
 80062ec:	f44f 43a0 	mov.w	r3, #20480	; 0x5000
 80062f0:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80062f2:	9504      	str	r5, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80062f4:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80062f6:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80062f8:	a903      	add	r1, sp, #12
 80062fa:	4640      	mov	r0, r8
 80062fc:	f7fd fb52 	bl	80039a4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8006300:	2340      	movs	r3, #64	; 0x40
 8006302:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006304:	9504      	str	r5, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006306:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8006308:	2302      	movs	r3, #2
 800630a:	9306      	str	r3, [sp, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800630c:	a903      	add	r1, sp, #12
 800630e:	4630      	mov	r0, r6
 8006310:	f7fd fb48 	bl	80039a4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PWM_RE_INT_Pin */
  GPIO_InitStruct.Pin = PWM_RE_INT_Pin;
 8006314:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006318:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800631a:	4b11      	ldr	r3, [pc, #68]	; (8006360 <MX_GPIO_Init+0x128>)
 800631c:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800631e:	9405      	str	r4, [sp, #20]
  HAL_GPIO_Init(PWM_RE_INT_GPIO_Port, &GPIO_InitStruct);
 8006320:	a903      	add	r1, sp, #12
 8006322:	4638      	mov	r0, r7
 8006324:	f7fd fb3e 	bl	80039a4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 8006328:	4622      	mov	r2, r4
 800632a:	4621      	mov	r1, r4
 800632c:	200a      	movs	r0, #10
 800632e:	f7fd fae1 	bl	80038f4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8006332:	200a      	movs	r0, #10
 8006334:	f7fd fb12 	bl	800395c <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8006338:	4622      	mov	r2, r4
 800633a:	4621      	mov	r1, r4
 800633c:	2017      	movs	r0, #23
 800633e:	f7fd fad9 	bl	80038f4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8006342:	2017      	movs	r0, #23
 8006344:	f7fd fb0a 	bl	800395c <HAL_NVIC_EnableIRQ>

}
 8006348:	b009      	add	sp, #36	; 0x24
 800634a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800634e:	bf00      	nop
 8006350:	40023800 	.word	0x40023800
 8006354:	40020000 	.word	0x40020000
 8006358:	40020800 	.word	0x40020800
 800635c:	10210000 	.word	0x10210000
 8006360:	10110000 	.word	0x10110000
 8006364:	40020400 	.word	0x40020400

08006368 <MX_USART2_UART_Init>:
{
 8006368:	b508      	push	{r3, lr}
  huart2.Instance = USART2;
 800636a:	4808      	ldr	r0, [pc, #32]	; (800638c <MX_USART2_UART_Init+0x24>)
 800636c:	4b08      	ldr	r3, [pc, #32]	; (8006390 <MX_USART2_UART_Init+0x28>)
 800636e:	6003      	str	r3, [r0, #0]
  huart2.Init.BaudRate = 115200;
 8006370:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8006374:	6043      	str	r3, [r0, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8006376:	2300      	movs	r3, #0
 8006378:	6083      	str	r3, [r0, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800637a:	60c3      	str	r3, [r0, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800637c:	6103      	str	r3, [r0, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800637e:	220c      	movs	r2, #12
 8006380:	6142      	str	r2, [r0, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8006382:	6183      	str	r3, [r0, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8006384:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8006386:	f7ff fe88 	bl	800609a <HAL_UART_Init>
}
 800638a:	bd08      	pop	{r3, pc}
 800638c:	20000668 	.word	0x20000668
 8006390:	40004400 	.word	0x40004400

08006394 <MX_I2C2_Init>:
{
 8006394:	b508      	push	{r3, lr}
  hi2c2.Instance = I2C2;
 8006396:	4809      	ldr	r0, [pc, #36]	; (80063bc <MX_I2C2_Init+0x28>)
 8006398:	4b09      	ldr	r3, [pc, #36]	; (80063c0 <MX_I2C2_Init+0x2c>)
 800639a:	6003      	str	r3, [r0, #0]
  hi2c2.Init.ClockSpeed = 400000;
 800639c:	4b09      	ldr	r3, [pc, #36]	; (80063c4 <MX_I2C2_Init+0x30>)
 800639e:	6043      	str	r3, [r0, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80063a0:	2300      	movs	r3, #0
 80063a2:	6083      	str	r3, [r0, #8]
  hi2c2.Init.OwnAddress1 = 0;
 80063a4:	60c3      	str	r3, [r0, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80063a6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80063aa:	6102      	str	r2, [r0, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80063ac:	6143      	str	r3, [r0, #20]
  hi2c2.Init.OwnAddress2 = 0;
 80063ae:	6183      	str	r3, [r0, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80063b0:	61c3      	str	r3, [r0, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80063b2:	6203      	str	r3, [r0, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80063b4:	f7fd fdea 	bl	8003f8c <HAL_I2C_Init>
}
 80063b8:	bd08      	pop	{r3, pc}
 80063ba:	bf00      	nop
 80063bc:	200003dc 	.word	0x200003dc
 80063c0:	40005800 	.word	0x40005800
 80063c4:	00061a80 	.word	0x00061a80

080063c8 <MX_TIM4_Init>:
{
 80063c8:	b570      	push	{r4, r5, r6, lr}
 80063ca:	b08a      	sub	sp, #40	; 0x28
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80063cc:	2400      	movs	r4, #0
 80063ce:	9408      	str	r4, [sp, #32]
 80063d0:	9409      	str	r4, [sp, #36]	; 0x24
  TIM_OC_InitTypeDef sConfigOC = {0};
 80063d2:	9401      	str	r4, [sp, #4]
 80063d4:	9402      	str	r4, [sp, #8]
 80063d6:	9403      	str	r4, [sp, #12]
 80063d8:	9404      	str	r4, [sp, #16]
 80063da:	9405      	str	r4, [sp, #20]
 80063dc:	9406      	str	r4, [sp, #24]
 80063de:	9407      	str	r4, [sp, #28]
  htim4.Instance = TIM4;
 80063e0:	4d1b      	ldr	r5, [pc, #108]	; (8006450 <MX_TIM4_Init+0x88>)
 80063e2:	4b1c      	ldr	r3, [pc, #112]	; (8006454 <MX_TIM4_Init+0x8c>)
 80063e4:	602b      	str	r3, [r5, #0]
  htim4.Init.Prescaler = 9;
 80063e6:	2309      	movs	r3, #9
 80063e8:	606b      	str	r3, [r5, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80063ea:	60ac      	str	r4, [r5, #8]
  htim4.Init.Period = 20000;
 80063ec:	f644 6320 	movw	r3, #20000	; 0x4e20
 80063f0:	60eb      	str	r3, [r5, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80063f2:	612c      	str	r4, [r5, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80063f4:	61ac      	str	r4, [r5, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 80063f6:	4628      	mov	r0, r5
 80063f8:	f7ff fa2c 	bl	8005854 <HAL_TIM_PWM_Init>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80063fc:	9408      	str	r4, [sp, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80063fe:	9409      	str	r4, [sp, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8006400:	a908      	add	r1, sp, #32
 8006402:	4628      	mov	r0, r5
 8006404:	f7ff fc58 	bl	8005cb8 <HAL_TIMEx_MasterConfigSynchronization>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8006408:	2360      	movs	r3, #96	; 0x60
 800640a:	9301      	str	r3, [sp, #4]
  sConfigOC.Pulse = 0;
 800640c:	9402      	str	r4, [sp, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800640e:	9403      	str	r4, [sp, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 8006410:	2604      	movs	r6, #4
 8006412:	9605      	str	r6, [sp, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8006414:	4622      	mov	r2, r4
 8006416:	eb0d 0106 	add.w	r1, sp, r6
 800641a:	4628      	mov	r0, r5
 800641c:	f7ff fa95 	bl	800594a <HAL_TIM_PWM_ConfigChannel>
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8006420:	4632      	mov	r2, r6
 8006422:	eb0d 0106 	add.w	r1, sp, r6
 8006426:	4628      	mov	r0, r5
 8006428:	f7ff fa8f 	bl	800594a <HAL_TIM_PWM_ConfigChannel>
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800642c:	2208      	movs	r2, #8
 800642e:	eb0d 0106 	add.w	r1, sp, r6
 8006432:	4628      	mov	r0, r5
 8006434:	f7ff fa89 	bl	800594a <HAL_TIM_PWM_ConfigChannel>
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8006438:	220c      	movs	r2, #12
 800643a:	eb0d 0106 	add.w	r1, sp, r6
 800643e:	4628      	mov	r0, r5
 8006440:	f7ff fa83 	bl	800594a <HAL_TIM_PWM_ConfigChannel>
  HAL_TIM_MspPostInit(&htim4);
 8006444:	4628      	mov	r0, r5
 8006446:	f000 fda5 	bl	8006f94 <HAL_TIM_MspPostInit>
}
 800644a:	b00a      	add	sp, #40	; 0x28
 800644c:	bd70      	pop	{r4, r5, r6, pc}
 800644e:	bf00      	nop
 8006450:	20000514 	.word	0x20000514
 8006454:	40000800 	.word	0x40000800

08006458 <MX_ADC1_Init>:
{
 8006458:	b570      	push	{r4, r5, r6, lr}
 800645a:	b084      	sub	sp, #16
  ADC_ChannelConfTypeDef sConfig = {0};
 800645c:	2500      	movs	r5, #0
 800645e:	9500      	str	r5, [sp, #0]
 8006460:	9501      	str	r5, [sp, #4]
 8006462:	9502      	str	r5, [sp, #8]
 8006464:	9503      	str	r5, [sp, #12]
  hadc1.Instance = ADC1;
 8006466:	4c10      	ldr	r4, [pc, #64]	; (80064a8 <MX_ADC1_Init+0x50>)
 8006468:	4b10      	ldr	r3, [pc, #64]	; (80064ac <MX_ADC1_Init+0x54>)
 800646a:	6023      	str	r3, [r4, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800646c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006470:	6063      	str	r3, [r4, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8006472:	60a5      	str	r5, [r4, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8006474:	6125      	str	r5, [r4, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8006476:	7625      	strb	r5, [r4, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8006478:	f884 5020 	strb.w	r5, [r4, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800647c:	62e5      	str	r5, [r4, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800647e:	4b0c      	ldr	r3, [pc, #48]	; (80064b0 <MX_ADC1_Init+0x58>)
 8006480:	62a3      	str	r3, [r4, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8006482:	60e5      	str	r5, [r4, #12]
  hadc1.Init.NbrOfConversion = 1;
 8006484:	2601      	movs	r6, #1
 8006486:	61e6      	str	r6, [r4, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8006488:	f884 5030 	strb.w	r5, [r4, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800648c:	6166      	str	r6, [r4, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800648e:	4620      	mov	r0, r4
 8006490:	f7fd f920 	bl	80036d4 <HAL_ADC_Init>
  sConfig.Channel = ADC_CHANNEL_6;
 8006494:	2306      	movs	r3, #6
 8006496:	9300      	str	r3, [sp, #0]
  sConfig.Rank = 1;
 8006498:	9601      	str	r6, [sp, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800649a:	9502      	str	r5, [sp, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800649c:	4669      	mov	r1, sp
 800649e:	4620      	mov	r0, r4
 80064a0:	f7fd f944 	bl	800372c <HAL_ADC_ConfigChannel>
}
 80064a4:	b004      	add	sp, #16
 80064a6:	bd70      	pop	{r4, r5, r6, pc}
 80064a8:	20000594 	.word	0x20000594
 80064ac:	40012000 	.word	0x40012000
 80064b0:	0f000001 	.word	0x0f000001

080064b4 <MX_SPI2_Init>:
{
 80064b4:	b508      	push	{r3, lr}
  hspi2.Instance = SPI2;
 80064b6:	480c      	ldr	r0, [pc, #48]	; (80064e8 <MX_SPI2_Init+0x34>)
 80064b8:	4b0c      	ldr	r3, [pc, #48]	; (80064ec <MX_SPI2_Init+0x38>)
 80064ba:	6003      	str	r3, [r0, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80064bc:	f44f 7382 	mov.w	r3, #260	; 0x104
 80064c0:	6043      	str	r3, [r0, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80064c2:	2300      	movs	r3, #0
 80064c4:	6083      	str	r3, [r0, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80064c6:	60c3      	str	r3, [r0, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80064c8:	6103      	str	r3, [r0, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80064ca:	6143      	str	r3, [r0, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80064cc:	f44f 7200 	mov.w	r2, #512	; 0x200
 80064d0:	6182      	str	r2, [r0, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 80064d2:	2220      	movs	r2, #32
 80064d4:	61c2      	str	r2, [r0, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80064d6:	6203      	str	r3, [r0, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80064d8:	6243      	str	r3, [r0, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80064da:	6283      	str	r3, [r0, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 80064dc:	230a      	movs	r3, #10
 80064de:	62c3      	str	r3, [r0, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80064e0:	f7fe fcda 	bl	8004e98 <HAL_SPI_Init>
}
 80064e4:	bd08      	pop	{r3, pc}
 80064e6:	bf00      	nop
 80064e8:	200004bc 	.word	0x200004bc
 80064ec:	40003800 	.word	0x40003800

080064f0 <MX_TIM11_Init>:
{
 80064f0:	b508      	push	{r3, lr}
  htim11.Instance = TIM11;
 80064f2:	4808      	ldr	r0, [pc, #32]	; (8006514 <MX_TIM11_Init+0x24>)
 80064f4:	4b08      	ldr	r3, [pc, #32]	; (8006518 <MX_TIM11_Init+0x28>)
 80064f6:	6003      	str	r3, [r0, #0]
  htim11.Init.Prescaler = 1000-1;
 80064f8:	f240 33e7 	movw	r3, #999	; 0x3e7
 80064fc:	6043      	str	r3, [r0, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 80064fe:	2300      	movs	r3, #0
 8006500:	6083      	str	r3, [r0, #8]
  htim11.Init.Period = 65535;
 8006502:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8006506:	60c2      	str	r2, [r0, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8006508:	6103      	str	r3, [r0, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800650a:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 800650c:	f7ff f970 	bl	80057f0 <HAL_TIM_Base_Init>
}
 8006510:	bd08      	pop	{r3, pc}
 8006512:	bf00      	nop
 8006514:	200005fc 	.word	0x200005fc
 8006518:	40014800 	.word	0x40014800

0800651c <MX_TIM3_Init>:
{
 800651c:	b530      	push	{r4, r5, lr}
 800651e:	b093      	sub	sp, #76	; 0x4c
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8006520:	2400      	movs	r4, #0
 8006522:	940e      	str	r4, [sp, #56]	; 0x38
 8006524:	940f      	str	r4, [sp, #60]	; 0x3c
 8006526:	9410      	str	r4, [sp, #64]	; 0x40
 8006528:	9411      	str	r4, [sp, #68]	; 0x44
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 800652a:	9409      	str	r4, [sp, #36]	; 0x24
 800652c:	940a      	str	r4, [sp, #40]	; 0x28
 800652e:	940b      	str	r4, [sp, #44]	; 0x2c
 8006530:	940c      	str	r4, [sp, #48]	; 0x30
 8006532:	940d      	str	r4, [sp, #52]	; 0x34
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8006534:	9407      	str	r4, [sp, #28]
 8006536:	9408      	str	r4, [sp, #32]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8006538:	9400      	str	r4, [sp, #0]
 800653a:	9401      	str	r4, [sp, #4]
 800653c:	9402      	str	r4, [sp, #8]
 800653e:	9403      	str	r4, [sp, #12]
 8006540:	9404      	str	r4, [sp, #16]
 8006542:	9405      	str	r4, [sp, #20]
 8006544:	9406      	str	r4, [sp, #24]
  htim3.Instance = TIM3;
 8006546:	4d1b      	ldr	r5, [pc, #108]	; (80065b4 <MX_TIM3_Init+0x98>)
 8006548:	4b1b      	ldr	r3, [pc, #108]	; (80065b8 <MX_TIM3_Init+0x9c>)
 800654a:	602b      	str	r3, [r5, #0]
  htim3.Init.Prescaler = 5000-1;
 800654c:	f241 3387 	movw	r3, #4999	; 0x1387
 8006550:	606b      	str	r3, [r5, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006552:	60ac      	str	r4, [r5, #8]
  htim3.Init.Period = 50000-1;
 8006554:	f24c 334f 	movw	r3, #49999	; 0xc34f
 8006558:	60eb      	str	r3, [r5, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800655a:	612c      	str	r4, [r5, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800655c:	61ac      	str	r4, [r5, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800655e:	4628      	mov	r0, r5
 8006560:	f7ff f946 	bl	80057f0 <HAL_TIM_Base_Init>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8006564:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006568:	930e      	str	r3, [sp, #56]	; 0x38
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800656a:	a90e      	add	r1, sp, #56	; 0x38
 800656c:	4628      	mov	r0, r5
 800656e:	f7ff fa66 	bl	8005a3e <HAL_TIM_ConfigClockSource>
  if (HAL_TIM_OC_Init(&htim3) != HAL_OK)
 8006572:	4628      	mov	r0, r5
 8006574:	f7ff f955 	bl	8005822 <HAL_TIM_OC_Init>
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 8006578:	2304      	movs	r3, #4
 800657a:	9309      	str	r3, [sp, #36]	; 0x24
  sSlaveConfig.InputTrigger = TIM_TS_TI2FP2;
 800657c:	2360      	movs	r3, #96	; 0x60
 800657e:	930a      	str	r3, [sp, #40]	; 0x28
  sSlaveConfig.TriggerPolarity = TIM_TRIGGERPOLARITY_BOTHEDGE;
 8006580:	230a      	movs	r3, #10
 8006582:	930b      	str	r3, [sp, #44]	; 0x2c
  sSlaveConfig.TriggerFilter = 0;
 8006584:	940d      	str	r4, [sp, #52]	; 0x34
  if (HAL_TIM_SlaveConfigSynchro(&htim3, &sSlaveConfig) != HAL_OK)
 8006586:	a909      	add	r1, sp, #36	; 0x24
 8006588:	4628      	mov	r0, r5
 800658a:	f7ff fb0a 	bl	8005ba2 <HAL_TIM_SlaveConfigSynchro>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC1REF;
 800658e:	2340      	movs	r3, #64	; 0x40
 8006590:	9307      	str	r3, [sp, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8006592:	9408      	str	r4, [sp, #32]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8006594:	a907      	add	r1, sp, #28
 8006596:	4628      	mov	r0, r5
 8006598:	f7ff fb8e 	bl	8005cb8 <HAL_TIMEx_MasterConfigSynchronization>
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 800659c:	9400      	str	r4, [sp, #0]
  sConfigOC.Pulse = 20;
 800659e:	2314      	movs	r3, #20
 80065a0:	9301      	str	r3, [sp, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80065a2:	9402      	str	r4, [sp, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80065a4:	9404      	str	r4, [sp, #16]
  if (HAL_TIM_OC_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80065a6:	4622      	mov	r2, r4
 80065a8:	4669      	mov	r1, sp
 80065aa:	4628      	mov	r0, r5
 80065ac:	f7ff f99e 	bl	80058ec <HAL_TIM_OC_ConfigChannel>
}
 80065b0:	b013      	add	sp, #76	; 0x4c
 80065b2:	bd30      	pop	{r4, r5, pc}
 80065b4:	20000554 	.word	0x20000554
 80065b8:	40000400 	.word	0x40000400

080065bc <SystemClock_Config>:
{
 80065bc:	b530      	push	{r4, r5, lr}
 80065be:	b095      	sub	sp, #84	; 0x54
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80065c0:	2230      	movs	r2, #48	; 0x30
 80065c2:	2100      	movs	r1, #0
 80065c4:	a808      	add	r0, sp, #32
 80065c6:	f000 fe28 	bl	800721a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80065ca:	2400      	movs	r4, #0
 80065cc:	9403      	str	r4, [sp, #12]
 80065ce:	9404      	str	r4, [sp, #16]
 80065d0:	9405      	str	r4, [sp, #20]
 80065d2:	9406      	str	r4, [sp, #24]
 80065d4:	9407      	str	r4, [sp, #28]
  __HAL_RCC_PWR_CLK_ENABLE();
 80065d6:	9401      	str	r4, [sp, #4]
 80065d8:	4b1a      	ldr	r3, [pc, #104]	; (8006644 <SystemClock_Config+0x88>)
 80065da:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80065dc:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80065e0:	641a      	str	r2, [r3, #64]	; 0x40
 80065e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065e4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80065e8:	9301      	str	r3, [sp, #4]
 80065ea:	9b01      	ldr	r3, [sp, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80065ec:	9402      	str	r4, [sp, #8]
 80065ee:	4b16      	ldr	r3, [pc, #88]	; (8006648 <SystemClock_Config+0x8c>)
 80065f0:	681a      	ldr	r2, [r3, #0]
 80065f2:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 80065f6:	601a      	str	r2, [r3, #0]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80065fe:	9302      	str	r3, [sp, #8]
 8006600:	9b02      	ldr	r3, [sp, #8]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8006602:	2502      	movs	r5, #2
 8006604:	9508      	str	r5, [sp, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8006606:	2301      	movs	r3, #1
 8006608:	930b      	str	r3, [sp, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800660a:	2310      	movs	r3, #16
 800660c:	930c      	str	r3, [sp, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800660e:	950e      	str	r5, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8006610:	940f      	str	r4, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8006612:	2308      	movs	r3, #8
 8006614:	9310      	str	r3, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 8006616:	2364      	movs	r3, #100	; 0x64
 8006618:	9311      	str	r3, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800661a:	9512      	str	r5, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800661c:	2304      	movs	r3, #4
 800661e:	9313      	str	r3, [sp, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8006620:	a808      	add	r0, sp, #32
 8006622:	f7fe f867 	bl	80046f4 <HAL_RCC_OscConfig>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8006626:	230f      	movs	r3, #15
 8006628:	9303      	str	r3, [sp, #12]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800662a:	9504      	str	r5, [sp, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800662c:	9405      	str	r4, [sp, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800662e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006632:	9306      	str	r3, [sp, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8006634:	9407      	str	r4, [sp, #28]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8006636:	2103      	movs	r1, #3
 8006638:	a803      	add	r0, sp, #12
 800663a:	f7fe fa93 	bl	8004b64 <HAL_RCC_ClockConfig>
}
 800663e:	b015      	add	sp, #84	; 0x54
 8006640:	bd30      	pop	{r4, r5, pc}
 8006642:	bf00      	nop
 8006644:	40023800 	.word	0x40023800
 8006648:	40007000 	.word	0x40007000

0800664c <PWM1_Set>:

}

//These 4 functions set the PWM duty cycles
void PWM1_Set(uint16_t value) {
	htim4.Instance->CCR1 = value;
 800664c:	4b01      	ldr	r3, [pc, #4]	; (8006654 <PWM1_Set+0x8>)
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	6358      	str	r0, [r3, #52]	; 0x34
}
 8006652:	4770      	bx	lr
 8006654:	20000514 	.word	0x20000514

08006658 <PWM2_Set>:

void PWM2_Set(uint16_t value) {
	htim4.Instance->CCR2 = value;
 8006658:	4b01      	ldr	r3, [pc, #4]	; (8006660 <PWM2_Set+0x8>)
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	6398      	str	r0, [r3, #56]	; 0x38

}
 800665e:	4770      	bx	lr
 8006660:	20000514 	.word	0x20000514

08006664 <PWM3_Set>:

void PWM3_Set(uint16_t value) {
	htim4.Instance->CCR3 = value;
 8006664:	4b01      	ldr	r3, [pc, #4]	; (800666c <PWM3_Set+0x8>)
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	63d8      	str	r0, [r3, #60]	; 0x3c
}
 800666a:	4770      	bx	lr
 800666c:	20000514 	.word	0x20000514

08006670 <PWM4_Set>:

void PWM4_Set(uint16_t value) {
	htim4.Instance->CCR4 = value;
 8006670:	4b01      	ldr	r3, [pc, #4]	; (8006678 <PWM4_Set+0x8>)
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	6418      	str	r0, [r3, #64]	; 0x40
}
 8006676:	4770      	bx	lr
 8006678:	20000514 	.word	0x20000514

0800667c <main>:
{
 800667c:	b570      	push	{r4, r5, r6, lr}
 800667e:	b096      	sub	sp, #88	; 0x58
  HAL_Init();
 8006680:	f7fc ff4e 	bl	8003520 <HAL_Init>
  SystemClock_Config();
 8006684:	f7ff ff9a 	bl	80065bc <SystemClock_Config>
  MX_GPIO_Init();
 8006688:	f7ff fdd6 	bl	8006238 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800668c:	f7ff fe6c 	bl	8006368 <MX_USART2_UART_Init>
  MX_I2C2_Init();
 8006690:	f7ff fe80 	bl	8006394 <MX_I2C2_Init>
  MX_TIM4_Init();
 8006694:	f7ff fe98 	bl	80063c8 <MX_TIM4_Init>
  MX_ADC1_Init();
 8006698:	f7ff fede 	bl	8006458 <MX_ADC1_Init>
  MX_SPI2_Init();
 800669c:	f7ff ff0a 	bl	80064b4 <MX_SPI2_Init>
  MX_TIM3_Init();
 80066a0:	f7ff ff3c 	bl	800651c <MX_TIM3_Init>
  MX_TIM11_Init();
 80066a4:	f7ff ff24 	bl	80064f0 <MX_TIM11_Init>
	if (imu_init(&hi2c2) == IMU_SUCCESS) {
 80066a8:	4835      	ldr	r0, [pc, #212]	; (8006780 <main+0x104>)
 80066aa:	f7fa fc99 	bl	8000fe0 <imu_init>
 80066ae:	b108      	cbz	r0, 80066b4 <main+0x38>
{
 80066b0:	2300      	movs	r3, #0
 80066b2:	e008      	b.n	80066c6 <main+0x4a>
		imu_calibrate();
 80066b4:	f7fb fa44 	bl	8001b40 <imu_calibrate>
 80066b8:	e7fa      	b.n	80066b0 <main+0x34>
		AckPayload_0[i] = 0;
 80066ba:	2200      	movs	r2, #0
 80066bc:	4931      	ldr	r1, [pc, #196]	; (8006784 <main+0x108>)
 80066be:	54ca      	strb	r2, [r1, r3]
		AckPayload_1[i] = 0;
 80066c0:	4931      	ldr	r1, [pc, #196]	; (8006788 <main+0x10c>)
 80066c2:	54ca      	strb	r2, [r1, r3]
	for (int i = 0; i < 31; ++i) {
 80066c4:	3301      	adds	r3, #1
 80066c6:	2b1e      	cmp	r3, #30
 80066c8:	ddf7      	ble.n	80066ba <main+0x3e>
	DWT_Init(); //Enable some of the MCUs special registers so we can get microsecond (us) delays
 80066ca:	f7fc fedb 	bl	8003484 <DWT_Init>
	NRF24_begin(GPIOB, nrf_CSN_PIN, nrf_CE_PIN, hspi2);
 80066ce:	4c2f      	ldr	r4, [pc, #188]	; (800678c <main+0x110>)
 80066d0:	2254      	movs	r2, #84	; 0x54
 80066d2:	1d21      	adds	r1, r4, #4
 80066d4:	4668      	mov	r0, sp
 80066d6:	f000 fd95 	bl	8007204 <memcpy>
 80066da:	6823      	ldr	r3, [r4, #0]
 80066dc:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80066e0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80066e4:	482a      	ldr	r0, [pc, #168]	; (8006790 <main+0x114>)
 80066e6:	f7fc fcd7 	bl	8003098 <NRF24_begin>
	nrf24_DebugUART_Init(huart2);
 80066ea:	4e2a      	ldr	r6, [pc, #168]	; (8006794 <main+0x118>)
 80066ec:	466c      	mov	r4, sp
 80066ee:	f106 0510 	add.w	r5, r6, #16
 80066f2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80066f4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80066f6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80066f8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80066fa:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80066fe:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8006702:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8006706:	f7fc fd99 	bl	800323c <nrf24_DebugUART_Init>
	NRF24_enableAckPayload();
 800670a:	f7fc f9b1 	bl	8002a70 <NRF24_enableAckPayload>
	NRF24_setAutoAck(true);
 800670e:	2001      	movs	r0, #1
 8006710:	f7fc f8ef 	bl	80028f2 <NRF24_setAutoAck>
	NRF24_openReadingPipe(1, TxpipeAddrs);
 8006714:	4b20      	ldr	r3, [pc, #128]	; (8006798 <main+0x11c>)
 8006716:	e9d3 2300 	ldrd	r2, r3, [r3]
 800671a:	2001      	movs	r0, #1
 800671c:	f7fc f848 	bl	80027b0 <NRF24_openReadingPipe>
	NRF24_startListening();
 8006720:	f7fc f824 	bl	800276c <NRF24_startListening>
	printRadioSettings();
 8006724:	f7fc f9c8 	bl	8002ab8 <printRadioSettings>
	HAL_TIM_Base_Start(&htim11);
 8006728:	481c      	ldr	r0, [pc, #112]	; (800679c <main+0x120>)
 800672a:	f7fe ff3e 	bl	80055aa <HAL_TIM_Base_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 800672e:	4c1c      	ldr	r4, [pc, #112]	; (80067a0 <main+0x124>)
 8006730:	2100      	movs	r1, #0
 8006732:	4620      	mov	r0, r4
 8006734:	f7ff fa72 	bl	8005c1c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_2);
 8006738:	2104      	movs	r1, #4
 800673a:	4620      	mov	r0, r4
 800673c:	f7ff fa6e 	bl	8005c1c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 8006740:	2108      	movs	r1, #8
 8006742:	4620      	mov	r0, r4
 8006744:	f7ff fa6a 	bl	8005c1c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4);
 8006748:	210c      	movs	r1, #12
 800674a:	4620      	mov	r0, r4
 800674c:	f7ff fa66 	bl	8005c1c <HAL_TIM_PWM_Start>
	PWM1_Set(2500);
 8006750:	f640 10c4 	movw	r0, #2500	; 0x9c4
 8006754:	f7ff ff7a 	bl	800664c <PWM1_Set>
	PWM2_Set(2500);
 8006758:	f640 10c4 	movw	r0, #2500	; 0x9c4
 800675c:	f7ff ff7c 	bl	8006658 <PWM2_Set>
	PWM3_Set(2500);
 8006760:	f640 10c4 	movw	r0, #2500	; 0x9c4
 8006764:	f7ff ff7e 	bl	8006664 <PWM3_Set>
	PWM4_Set(2500);
 8006768:	f640 10c4 	movw	r0, #2500	; 0x9c4
 800676c:	f7ff ff80 	bl	8006670 <PWM4_Set>
		main_loop = 1;
 8006770:	4b0c      	ldr	r3, [pc, #48]	; (80067a4 <main+0x128>)
 8006772:	2201      	movs	r2, #1
 8006774:	701a      	strb	r2, [r3, #0]
		HAL_Delay(50);
 8006776:	2032      	movs	r0, #50	; 0x32
 8006778:	f7fc fefe 	bl	8003578 <HAL_Delay>
 800677c:	e7f8      	b.n	8006770 <main+0xf4>
 800677e:	bf00      	nop
 8006780:	200003dc 	.word	0x200003dc
 8006784:	200005dc 	.word	0x200005dc
 8006788:	20000030 	.word	0x20000030
 800678c:	200004bc 	.word	0x200004bc
 8006790:	40020400 	.word	0x40020400
 8006794:	20000668 	.word	0x20000668
 8006798:	20000058 	.word	0x20000058
 800679c:	200005fc 	.word	0x200005fc
 80067a0:	20000514 	.word	0x20000514
 80067a4:	20000390 	.word	0x20000390

080067a8 <map>:

	}

}

float map(int x, int in_min, int in_max, int out_min, int out_max) {
 80067a8:	b410      	push	{r4}
	return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 80067aa:	1a40      	subs	r0, r0, r1
 80067ac:	9c01      	ldr	r4, [sp, #4]
 80067ae:	1ae4      	subs	r4, r4, r3
 80067b0:	fb04 f000 	mul.w	r0, r4, r0
 80067b4:	1a52      	subs	r2, r2, r1
 80067b6:	fb90 f0f2 	sdiv	r0, r0, r2
 80067ba:	18c3      	adds	r3, r0, r3
 80067bc:	ee00 3a10 	vmov	s0, r3
}
 80067c0:	eeb8 0ac0 	vcvt.f32.s32	s0, s0
 80067c4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80067c8:	4770      	bx	lr
	...

080067cc <__io_putchar>:
/*
 *	Some functions to allow the program to use printf,
 *	from http://www.emcu.eu/how-to-implement-printf-for-send-message-via-usb-on-stm32-nucleo-boards-using-atollic/
 *
 */
int __io_putchar(int ch) {
 80067cc:	b510      	push	{r4, lr}
 80067ce:	b082      	sub	sp, #8
 80067d0:	4604      	mov	r4, r0
	uint8_t c[1];
	c[0] = ch & 0x00FF;
 80067d2:	a902      	add	r1, sp, #8
 80067d4:	f801 0d04 	strb.w	r0, [r1, #-4]!

	HAL_UART_Transmit(&huart2, &*c, 1, 10);
 80067d8:	230a      	movs	r3, #10
 80067da:	2201      	movs	r2, #1
 80067dc:	4802      	ldr	r0, [pc, #8]	; (80067e8 <__io_putchar+0x1c>)
 80067de:	f7ff fc8b 	bl	80060f8 <HAL_UART_Transmit>
	return ch;
}
 80067e2:	4620      	mov	r0, r4
 80067e4:	b002      	add	sp, #8
 80067e6:	bd10      	pop	{r4, pc}
 80067e8:	20000668 	.word	0x20000668

080067ec <_write>:

int _write(int file, char *ptr, int len) {
 80067ec:	b570      	push	{r4, r5, r6, lr}
 80067ee:	4616      	mov	r6, r2
	int DataIdx;
	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 80067f0:	2400      	movs	r4, #0
 80067f2:	e005      	b.n	8006800 <_write+0x14>
		__io_putchar(*ptr++);
 80067f4:	1c4d      	adds	r5, r1, #1
 80067f6:	7808      	ldrb	r0, [r1, #0]
 80067f8:	f7ff ffe8 	bl	80067cc <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 80067fc:	3401      	adds	r4, #1
		__io_putchar(*ptr++);
 80067fe:	4629      	mov	r1, r5
	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 8006800:	42b4      	cmp	r4, r6
 8006802:	dbf7      	blt.n	80067f4 <_write+0x8>
	}
	return len;
}
 8006804:	4630      	mov	r0, r6
 8006806:	bd70      	pop	{r4, r5, r6, pc}

08006808 <packAckPayData_0>:

}

//	Pack acknowledge payload data 0 - sent every control loop, which will be sent back to controller once drone has successfully
//	received a payload from it
void packAckPayData_0() {
 8006808:	b510      	push	{r4, lr}
 800680a:	ed2d 8b02 	vpush	{d8}

	//ID for packet 0
	AckPayload_0[0] = 0x00;
 800680e:	4c1b      	ldr	r4, [pc, #108]	; (800687c <packAckPayData_0+0x74>)
 8006810:	2300      	movs	r3, #0
 8006812:	7023      	strb	r3, [r4, #0]

	//Next 2 bytes = Battery level
	AckPayload_0[1] = batteryLevel;
 8006814:	4b1a      	ldr	r3, [pc, #104]	; (8006880 <packAckPayData_0+0x78>)
 8006816:	881b      	ldrh	r3, [r3, #0]
 8006818:	7063      	strb	r3, [r4, #1]
	AckPayload_0[2] = batteryLevel >> 8;
 800681a:	0a1b      	lsrs	r3, r3, #8
 800681c:	70a3      	strb	r3, [r4, #2]

	//Next 4 bytes = IMU Roll
	int16_t roll_tx = round(imu_roll * 100);
 800681e:	4b19      	ldr	r3, [pc, #100]	; (8006884 <packAckPayData_0+0x7c>)
 8006820:	edd3 7a00 	vldr	s15, [r3]
 8006824:	ed9f 8a18 	vldr	s16, [pc, #96]	; 8006888 <packAckPayData_0+0x80>
 8006828:	ee67 7a88 	vmul.f32	s15, s15, s16
 800682c:	ee17 0a90 	vmov	r0, s15
 8006830:	f7f9 fe3a 	bl	80004a8 <__aeabi_f2d>
 8006834:	ec41 0b10 	vmov	d0, r0, r1
 8006838:	f003 fa34 	bl	8009ca4 <round>
 800683c:	ec51 0b10 	vmov	r0, r1, d0
 8006840:	f7fa f89c 	bl	800097c <__aeabi_d2iz>
 8006844:	b200      	sxth	r0, r0
	AckPayload_0[3] = roll_tx;
 8006846:	70e0      	strb	r0, [r4, #3]
	AckPayload_0[4] = roll_tx >> 8;
 8006848:	1200      	asrs	r0, r0, #8
 800684a:	7120      	strb	r0, [r4, #4]
	int16_t pitch_tx = round(imu_pitch * 100);
	AckPayload_0[5] = pitch_tx;
	AckPayload_0[6] = pitch_tx >> 8;

	//Next  4 bytes = IMU Yaw
	int16_t yaw_tx = round(imu_yaw * 100);
 800684c:	4b0f      	ldr	r3, [pc, #60]	; (800688c <packAckPayData_0+0x84>)
 800684e:	edd3 7a00 	vldr	s15, [r3]
 8006852:	ee67 7a88 	vmul.f32	s15, s15, s16
 8006856:	ee17 0a90 	vmov	r0, s15
 800685a:	f7f9 fe25 	bl	80004a8 <__aeabi_f2d>
 800685e:	ec41 0b10 	vmov	d0, r0, r1
 8006862:	f003 fa1f 	bl	8009ca4 <round>
 8006866:	ec51 0b10 	vmov	r0, r1, d0
 800686a:	f7fa f887 	bl	800097c <__aeabi_d2iz>
 800686e:	b200      	sxth	r0, r0
	AckPayload_0[5] = yaw_tx;
 8006870:	7160      	strb	r0, [r4, #5]
	AckPayload_0[6] = yaw_tx >> 8;
 8006872:	1200      	asrs	r0, r0, #8
 8006874:	71a0      	strb	r0, [r4, #6]

}
 8006876:	ecbd 8b02 	vpop	{d8}
 800687a:	bd10      	pop	{r4, pc}
 800687c:	200005dc 	.word	0x200005dc
 8006880:	20000378 	.word	0x20000378
 8006884:	20000640 	.word	0x20000640
 8006888:	42c80000 	.word	0x42c80000
 800688c:	200004b8 	.word	0x200004b8

08006890 <packAckPayData_1>:

//	Pack acknowledge payload data 1 - sent every second
void packAckPayData_1() {

	//ID for packet 1
	AckPayload_1[0] = 0xFF;
 8006890:	4b01      	ldr	r3, [pc, #4]	; (8006898 <packAckPayData_1+0x8>)
 8006892:	22ff      	movs	r2, #255	; 0xff
 8006894:	701a      	strb	r2, [r3, #0]
//	AckPayload_1[19] = temp[0];
//	AckPayload_1[20] = temp[1];
//	AckPayload_1[21] = temp[2];
//	AckPayload_1[22] = temp[3];

}
 8006896:	4770      	bx	lr
 8006898:	20000030 	.word	0x20000030

0800689c <kill>:
}

/*
 *  Kill function disables PWM outputs, turning off motors
 */
void kill() {
 800689c:	b510      	push	{r4, lr}
	HAL_TIM_PWM_Stop(&htim4, TIM_CHANNEL_1);
 800689e:	4c09      	ldr	r4, [pc, #36]	; (80068c4 <kill+0x28>)
 80068a0:	2100      	movs	r1, #0
 80068a2:	4620      	mov	r0, r4
 80068a4:	f7ff f9d8 	bl	8005c58 <HAL_TIM_PWM_Stop>
	HAL_TIM_PWM_Stop(&htim4, TIM_CHANNEL_2);
 80068a8:	2104      	movs	r1, #4
 80068aa:	4620      	mov	r0, r4
 80068ac:	f7ff f9d4 	bl	8005c58 <HAL_TIM_PWM_Stop>
	HAL_TIM_PWM_Stop(&htim4, TIM_CHANNEL_3);
 80068b0:	2108      	movs	r1, #8
 80068b2:	4620      	mov	r0, r4
 80068b4:	f7ff f9d0 	bl	8005c58 <HAL_TIM_PWM_Stop>
	HAL_TIM_PWM_Stop(&htim4, TIM_CHANNEL_4);
 80068b8:	210c      	movs	r1, #12
 80068ba:	4620      	mov	r0, r4
 80068bc:	f7ff f9cc 	bl	8005c58 <HAL_TIM_PWM_Stop>
}
 80068c0:	bd10      	pop	{r4, pc}
 80068c2:	bf00      	nop
 80068c4:	20000514 	.word	0x20000514

080068c8 <unpackRxData>:
void unpackRxData() {
 80068c8:	b508      	push	{r3, lr}
	L_Joystick_XPos = (RxData[0] & 0xFF) | (RxData[1] << 8);
 80068ca:	4b28      	ldr	r3, [pc, #160]	; (800696c <unpackRxData+0xa4>)
 80068cc:	781a      	ldrb	r2, [r3, #0]
 80068ce:	7859      	ldrb	r1, [r3, #1]
 80068d0:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80068d4:	4926      	ldr	r1, [pc, #152]	; (8006970 <unpackRxData+0xa8>)
 80068d6:	800a      	strh	r2, [r1, #0]
	L_Joystick_YPos = (RxData[2] & 0xFF) | (RxData[3] << 8);
 80068d8:	789a      	ldrb	r2, [r3, #2]
 80068da:	78d9      	ldrb	r1, [r3, #3]
 80068dc:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80068e0:	4924      	ldr	r1, [pc, #144]	; (8006974 <unpackRxData+0xac>)
 80068e2:	800a      	strh	r2, [r1, #0]
	R_Joystick_XPos = (RxData[4] & 0xFF) | (RxData[5] << 8);
 80068e4:	791a      	ldrb	r2, [r3, #4]
 80068e6:	7959      	ldrb	r1, [r3, #5]
 80068e8:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80068ec:	4922      	ldr	r1, [pc, #136]	; (8006978 <unpackRxData+0xb0>)
 80068ee:	800a      	strh	r2, [r1, #0]
	R_Joystick_YPos = (RxData[6] & 0xFF) | (RxData[7] << 8);
 80068f0:	799a      	ldrb	r2, [r3, #6]
 80068f2:	79d9      	ldrb	r1, [r3, #7]
 80068f4:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80068f8:	4920      	ldr	r1, [pc, #128]	; (800697c <unpackRxData+0xb4>)
 80068fa:	800a      	strh	r2, [r1, #0]
	airmode = (RxData[8] >> 0) & 1;
 80068fc:	7a1b      	ldrb	r3, [r3, #8]
 80068fe:	f003 0101 	and.w	r1, r3, #1
 8006902:	4a1f      	ldr	r2, [pc, #124]	; (8006980 <unpackRxData+0xb8>)
 8006904:	7011      	strb	r1, [r2, #0]
	kill_rx = (RxData[8] >> 1) & 1;
 8006906:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800690a:	4a1e      	ldr	r2, [pc, #120]	; (8006984 <unpackRxData+0xbc>)
 800690c:	7013      	strb	r3, [r2, #0]
	if (kill_rx) {
 800690e:	bb53      	cbnz	r3, 8006966 <unpackRxData+0x9e>
	uint16_t roll_p_rx = (RxData[9] & 0xFF) | (RxData[10] << 8);
 8006910:	4b16      	ldr	r3, [pc, #88]	; (800696c <unpackRxData+0xa4>)
 8006912:	7a5a      	ldrb	r2, [r3, #9]
 8006914:	7a99      	ldrb	r1, [r3, #10]
 8006916:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 800691a:	ee07 2a10 	vmov	s14, r2
	uint16_t roll_i_rx = (RxData[11] & 0xFF) | (RxData[12] << 8);
 800691e:	7ada      	ldrb	r2, [r3, #11]
 8006920:	7b19      	ldrb	r1, [r3, #12]
 8006922:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8006926:	ee07 2a90 	vmov	s15, r2
	uint16_t roll_d_rx = (RxData[13] & 0xFF) | (RxData[14] << 8);
 800692a:	7b5a      	ldrb	r2, [r3, #13]
 800692c:	7b9b      	ldrb	r3, [r3, #14]
 800692e:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
	pitch_p_gain = (float) roll_p_rx / 100;
 8006932:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8006936:	eddf 6a14 	vldr	s13, [pc, #80]	; 8006988 <unpackRxData+0xc0>
 800693a:	ee87 6a26 	vdiv.f32	s12, s14, s13
 800693e:	4b13      	ldr	r3, [pc, #76]	; (800698c <unpackRxData+0xc4>)
 8006940:	ed83 6a00 	vstr	s12, [r3]
	pitch_i_gain = (float) roll_i_rx / 100;
 8006944:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006948:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800694c:	4b10      	ldr	r3, [pc, #64]	; (8006990 <unpackRxData+0xc8>)
 800694e:	ed83 7a00 	vstr	s14, [r3]
	pitch_d_gain = (float) roll_d_rx / 100;
 8006952:	ee07 2a90 	vmov	s15, r2
 8006956:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800695a:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800695e:	4b0d      	ldr	r3, [pc, #52]	; (8006994 <unpackRxData+0xcc>)
 8006960:	ed83 7a00 	vstr	s14, [r3]
}
 8006964:	bd08      	pop	{r3, pc}
		kill();
 8006966:	f7ff ff99 	bl	800689c <kill>
 800696a:	e7d1      	b.n	8006910 <unpackRxData+0x48>
 800696c:	20000648 	.word	0x20000648
 8006970:	20000374 	.word	0x20000374
 8006974:	20000050 	.word	0x20000050
 8006978:	2000063c 	.word	0x2000063c
 800697c:	200006a8 	.word	0x200006a8
 8006980:	20000376 	.word	0x20000376
 8006984:	2000038c 	.word	0x2000038c
 8006988:	42c80000 	.word	0x42c80000
 800698c:	200004a4 	.word	0x200004a4
 8006990:	20000494 	.word	0x20000494
 8006994:	200004b0 	.word	0x200004b0

08006998 <pulse_posedge_handler>:
void pulse_posedge_handler() {
 8006998:	b530      	push	{r4, r5, lr}
 800699a:	b083      	sub	sp, #12
	if (main_loop) {
 800699c:	4baf      	ldr	r3, [pc, #700]	; (8006c5c <pulse_posedge_handler+0x2c4>)
 800699e:	781c      	ldrb	r4, [r3, #0]
 80069a0:	b90c      	cbnz	r4, 80069a6 <pulse_posedge_handler+0xe>
}
 80069a2:	b003      	add	sp, #12
 80069a4:	bd30      	pop	{r4, r5, pc}
		packAckPayData_0();
 80069a6:	f7ff ff2f 	bl	8006808 <packAckPayData_0>
		if (loop_counter == CRTL_LOOP_FREQ - 1) {
 80069aa:	4bad      	ldr	r3, [pc, #692]	; (8006c60 <pulse_posedge_handler+0x2c8>)
 80069ac:	881b      	ldrh	r3, [r3, #0]
 80069ae:	f240 12f3 	movw	r2, #499	; 0x1f3
 80069b2:	4293      	cmp	r3, r2
 80069b4:	f000 8118 	beq.w	8006be8 <pulse_posedge_handler+0x250>
			loop_counter++;
 80069b8:	3301      	adds	r3, #1
 80069ba:	4aa9      	ldr	r2, [pc, #676]	; (8006c60 <pulse_posedge_handler+0x2c8>)
 80069bc:	8013      	strh	r3, [r2, #0]
		HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_6);
 80069be:	2140      	movs	r1, #64	; 0x40
 80069c0:	48a8      	ldr	r0, [pc, #672]	; (8006c64 <pulse_posedge_handler+0x2cc>)
 80069c2:	f7fd f8c7 	bl	8003b54 <HAL_GPIO_TogglePin>
		if (NRF24_available()) {
 80069c6:	f7fc f818 	bl	80029fa <NRF24_available>
 80069ca:	2800      	cmp	r0, #0
 80069cc:	f040 8112 	bne.w	8006bf4 <pulse_posedge_handler+0x25c>
			packetsLostCtr++;
 80069d0:	4aa5      	ldr	r2, [pc, #660]	; (8006c68 <pulse_posedge_handler+0x2d0>)
 80069d2:	8813      	ldrh	r3, [r2, #0]
 80069d4:	3301      	adds	r3, #1
 80069d6:	8013      	strh	r3, [r2, #0]
		unpackRxData();
 80069d8:	f7ff ff76 	bl	80068c8 <unpackRxData>
		throttle = map(L_Joystick_YPos, 850, 3300, ESC_MIN, ESC_MAX);
 80069dc:	4ba3      	ldr	r3, [pc, #652]	; (8006c6c <pulse_posedge_handler+0x2d4>)
 80069de:	f9b3 0000 	ldrsh.w	r0, [r3]
 80069e2:	f640 13c4 	movw	r3, #2500	; 0x9c4
 80069e6:	9300      	str	r3, [sp, #0]
 80069e8:	f240 43e2 	movw	r3, #1250	; 0x4e2
 80069ec:	f640 42e4 	movw	r2, #3300	; 0xce4
 80069f0:	f240 3152 	movw	r1, #850	; 0x352
 80069f4:	f7ff fed8 	bl	80067a8 <map>
 80069f8:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 80069fc:	ee17 3a90 	vmov	r3, s15
 8006a00:	4a9b      	ldr	r2, [pc, #620]	; (8006c70 <pulse_posedge_handler+0x2d8>)
 8006a02:	edc2 7a00 	vstr	s15, [r2]
		if (throttle < ESC_MIN + 200) {
 8006a06:	f240 52a9 	movw	r2, #1449	; 0x5a9
 8006a0a:	4293      	cmp	r3, r2
 8006a0c:	dc03      	bgt.n	8006a16 <pulse_posedge_handler+0x7e>
			throttle = ESC_MIN;
 8006a0e:	4b98      	ldr	r3, [pc, #608]	; (8006c70 <pulse_posedge_handler+0x2d8>)
 8006a10:	f240 42e2 	movw	r2, #1250	; 0x4e2
 8006a14:	601a      	str	r2, [r3, #0]
		if (throttle > ESC_MAX - 200) {
 8006a16:	4b96      	ldr	r3, [pc, #600]	; (8006c70 <pulse_posedge_handler+0x2d8>)
 8006a18:	681a      	ldr	r2, [r3, #0]
 8006a1a:	f640 03fc 	movw	r3, #2300	; 0x8fc
 8006a1e:	429a      	cmp	r2, r3
 8006a20:	dd03      	ble.n	8006a2a <pulse_posedge_handler+0x92>
			throttle = ESC_MAX;
 8006a22:	4b93      	ldr	r3, [pc, #588]	; (8006c70 <pulse_posedge_handler+0x2d8>)
 8006a24:	f640 12c4 	movw	r2, #2500	; 0x9c4
 8006a28:	601a      	str	r2, [r3, #0]
		roll_setpoint = map(R_Joystick_XPos, 330, 4000, -50, 50);
 8006a2a:	4b92      	ldr	r3, [pc, #584]	; (8006c74 <pulse_posedge_handler+0x2dc>)
 8006a2c:	f9b3 0000 	ldrsh.w	r0, [r3]
 8006a30:	2532      	movs	r5, #50	; 0x32
 8006a32:	9500      	str	r5, [sp, #0]
 8006a34:	f06f 0331 	mvn.w	r3, #49	; 0x31
 8006a38:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
 8006a3c:	f44f 71a5 	mov.w	r1, #330	; 0x14a
 8006a40:	f7ff feb2 	bl	80067a8 <map>
 8006a44:	4b8c      	ldr	r3, [pc, #560]	; (8006c78 <pulse_posedge_handler+0x2e0>)
 8006a46:	ed83 0a00 	vstr	s0, [r3]
		pitch_setpoint = map(R_Joystick_YPos, 350, 4000, -50, 50);
 8006a4a:	4b8c      	ldr	r3, [pc, #560]	; (8006c7c <pulse_posedge_handler+0x2e4>)
 8006a4c:	f9b3 0000 	ldrsh.w	r0, [r3]
 8006a50:	9500      	str	r5, [sp, #0]
 8006a52:	f06f 0331 	mvn.w	r3, #49	; 0x31
 8006a56:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
 8006a5a:	f44f 71af 	mov.w	r1, #350	; 0x15e
 8006a5e:	f7ff fea3 	bl	80067a8 <map>
 8006a62:	4b87      	ldr	r3, [pc, #540]	; (8006c80 <pulse_posedge_handler+0x2e8>)
 8006a64:	ed83 0a00 	vstr	s0, [r3]
		tim3_count = htim11.Instance->CNT; //read TIM11 counter value, used for integral calculations
 8006a68:	4b86      	ldr	r3, [pc, #536]	; (8006c84 <pulse_posedge_handler+0x2ec>)
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8006a6e:	4b86      	ldr	r3, [pc, #536]	; (8006c88 <pulse_posedge_handler+0x2f0>)
 8006a70:	6018      	str	r0, [r3, #0]
		calc_RollPitchYaw(tim3_count);
 8006a72:	f7fb fb29 	bl	80020c8 <calc_RollPitchYaw>
		imu_pitch = get_pitch();
 8006a76:	f7fa fa77 	bl	8000f68 <get_pitch>
 8006a7a:	4b84      	ldr	r3, [pc, #528]	; (8006c8c <pulse_posedge_handler+0x2f4>)
 8006a7c:	ed83 0a00 	vstr	s0, [r3]
		imu_roll = get_roll();
 8006a80:	f7fa fa6c 	bl	8000f5c <get_roll>
 8006a84:	4d82      	ldr	r5, [pc, #520]	; (8006c90 <pulse_posedge_handler+0x2f8>)
 8006a86:	ed85 0a00 	vstr	s0, [r5]
		imu_yaw = get_yaw();
 8006a8a:	f7fa fa73 	bl	8000f74 <get_yaw>
 8006a8e:	4b81      	ldr	r3, [pc, #516]	; (8006c94 <pulse_posedge_handler+0x2fc>)
 8006a90:	ed83 0a00 	vstr	s0, [r3]
		if (imu_roll > 0 && !done) {
 8006a94:	edd5 7a00 	vldr	s15, [r5]
 8006a98:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8006a9c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006aa0:	f340 80c1 	ble.w	8006c26 <pulse_posedge_handler+0x28e>
			imu_roll -= 180.0f;
 8006aa4:	ed9f 7a7c 	vldr	s14, [pc, #496]	; 8006c98 <pulse_posedge_handler+0x300>
 8006aa8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8006aac:	edc5 7a00 	vstr	s15, [r5]
		if (imu_roll < 0 && !done) {
 8006ab0:	4b77      	ldr	r3, [pc, #476]	; (8006c90 <pulse_posedge_handler+0x2f8>)
 8006ab2:	edd3 7a00 	vldr	s15, [r3]
 8006ab6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8006aba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006abe:	f100 80b4 	bmi.w	8006c2a <pulse_posedge_handler+0x292>
		if (airmode) {
 8006ac2:	4b76      	ldr	r3, [pc, #472]	; (8006c9c <pulse_posedge_handler+0x304>)
 8006ac4:	781b      	ldrb	r3, [r3, #0]
 8006ac6:	2b00      	cmp	r3, #0
 8006ac8:	f000 80b9 	beq.w	8006c3e <pulse_posedge_handler+0x2a6>
			pid_output_pitch = pid_calculate_pitch(imu_pitch, 0, 0);
 8006acc:	eddf 0a74 	vldr	s1, [pc, #464]	; 8006ca0 <pulse_posedge_handler+0x308>
 8006ad0:	2000      	movs	r0, #0
 8006ad2:	4b6e      	ldr	r3, [pc, #440]	; (8006c8c <pulse_posedge_handler+0x2f4>)
 8006ad4:	ed93 0a00 	vldr	s0, [r3]
 8006ad8:	f7fc fc44 	bl	8003364 <pid_calculate_pitch>
 8006adc:	4b71      	ldr	r3, [pc, #452]	; (8006ca4 <pulse_posedge_handler+0x30c>)
 8006ade:	ed83 0a00 	vstr	s0, [r3]
			pid_output_roll = pid_calculate_roll(imu_roll, 0, roll_setpoint);
 8006ae2:	4b65      	ldr	r3, [pc, #404]	; (8006c78 <pulse_posedge_handler+0x2e0>)
 8006ae4:	edd3 0a00 	vldr	s1, [r3]
 8006ae8:	2000      	movs	r0, #0
 8006aea:	4b69      	ldr	r3, [pc, #420]	; (8006c90 <pulse_posedge_handler+0x2f8>)
 8006aec:	ed93 0a00 	vldr	s0, [r3]
 8006af0:	f7fc fbba 	bl	8003268 <pid_calculate_roll>
 8006af4:	4b6c      	ldr	r3, [pc, #432]	; (8006ca8 <pulse_posedge_handler+0x310>)
 8006af6:	ed83 0a00 	vstr	s0, [r3]
		esc1_total = throttle - (int) pid_output_roll - (int) pid_output_pitch;
 8006afa:	4b5d      	ldr	r3, [pc, #372]	; (8006c70 <pulse_posedge_handler+0x2d8>)
 8006afc:	6818      	ldr	r0, [r3, #0]
 8006afe:	4b6a      	ldr	r3, [pc, #424]	; (8006ca8 <pulse_posedge_handler+0x310>)
 8006b00:	edd3 7a00 	vldr	s15, [r3]
 8006b04:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8006b08:	ee17 1a90 	vmov	r1, s15
 8006b0c:	1a42      	subs	r2, r0, r1
 8006b0e:	4b65      	ldr	r3, [pc, #404]	; (8006ca4 <pulse_posedge_handler+0x30c>)
 8006b10:	edd3 7a00 	vldr	s15, [r3]
 8006b14:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8006b18:	ee17 3a90 	vmov	r3, s15
 8006b1c:	1ad4      	subs	r4, r2, r3
 8006b1e:	4d63      	ldr	r5, [pc, #396]	; (8006cac <pulse_posedge_handler+0x314>)
 8006b20:	602c      	str	r4, [r5, #0]
		esc2_total = throttle - (int) pid_output_roll + (int) pid_output_pitch;
 8006b22:	441a      	add	r2, r3
 8006b24:	4d62      	ldr	r5, [pc, #392]	; (8006cb0 <pulse_posedge_handler+0x318>)
 8006b26:	602a      	str	r2, [r5, #0]
		esc3_total = (throttle) + (int) pid_output_roll	- (int) pid_output_pitch;
 8006b28:	4401      	add	r1, r0
 8006b2a:	1ac8      	subs	r0, r1, r3
 8006b2c:	4d61      	ldr	r5, [pc, #388]	; (8006cb4 <pulse_posedge_handler+0x31c>)
 8006b2e:	6028      	str	r0, [r5, #0]
		esc4_total = (throttle) + (int) pid_output_roll + (int) pid_output_pitch;
 8006b30:	440b      	add	r3, r1
 8006b32:	4961      	ldr	r1, [pc, #388]	; (8006cb8 <pulse_posedge_handler+0x320>)
 8006b34:	600b      	str	r3, [r1, #0]
		if (esc1_total < ESC_MIN) {
 8006b36:	f240 41e1 	movw	r1, #1249	; 0x4e1
 8006b3a:	428c      	cmp	r4, r1
 8006b3c:	dc03      	bgt.n	8006b46 <pulse_posedge_handler+0x1ae>
			esc1_total = ESC_MIN;
 8006b3e:	495b      	ldr	r1, [pc, #364]	; (8006cac <pulse_posedge_handler+0x314>)
 8006b40:	f240 44e2 	movw	r4, #1250	; 0x4e2
 8006b44:	600c      	str	r4, [r1, #0]
		if (esc1_total > ESC_MAX) {
 8006b46:	4959      	ldr	r1, [pc, #356]	; (8006cac <pulse_posedge_handler+0x314>)
 8006b48:	680c      	ldr	r4, [r1, #0]
 8006b4a:	f640 11c4 	movw	r1, #2500	; 0x9c4
 8006b4e:	428c      	cmp	r4, r1
 8006b50:	dd03      	ble.n	8006b5a <pulse_posedge_handler+0x1c2>
			esc1_total = ESC_MAX;
 8006b52:	4956      	ldr	r1, [pc, #344]	; (8006cac <pulse_posedge_handler+0x314>)
 8006b54:	f640 14c4 	movw	r4, #2500	; 0x9c4
 8006b58:	600c      	str	r4, [r1, #0]
		if (esc2_total < ESC_MIN) {
 8006b5a:	f240 41e1 	movw	r1, #1249	; 0x4e1
 8006b5e:	428a      	cmp	r2, r1
 8006b60:	dc03      	bgt.n	8006b6a <pulse_posedge_handler+0x1d2>
			esc2_total = ESC_MIN;
 8006b62:	4a53      	ldr	r2, [pc, #332]	; (8006cb0 <pulse_posedge_handler+0x318>)
 8006b64:	f240 41e2 	movw	r1, #1250	; 0x4e2
 8006b68:	6011      	str	r1, [r2, #0]
		if (esc2_total > ESC_MAX) {
 8006b6a:	4a51      	ldr	r2, [pc, #324]	; (8006cb0 <pulse_posedge_handler+0x318>)
 8006b6c:	6811      	ldr	r1, [r2, #0]
 8006b6e:	f640 12c4 	movw	r2, #2500	; 0x9c4
 8006b72:	4291      	cmp	r1, r2
 8006b74:	dd03      	ble.n	8006b7e <pulse_posedge_handler+0x1e6>
			esc2_total = ESC_MAX;
 8006b76:	4a4e      	ldr	r2, [pc, #312]	; (8006cb0 <pulse_posedge_handler+0x318>)
 8006b78:	f640 11c4 	movw	r1, #2500	; 0x9c4
 8006b7c:	6011      	str	r1, [r2, #0]
		if (esc3_total < ESC_MIN) {
 8006b7e:	f240 42e1 	movw	r2, #1249	; 0x4e1
 8006b82:	4290      	cmp	r0, r2
 8006b84:	dc03      	bgt.n	8006b8e <pulse_posedge_handler+0x1f6>
			esc3_total = ESC_MIN;
 8006b86:	4a4b      	ldr	r2, [pc, #300]	; (8006cb4 <pulse_posedge_handler+0x31c>)
 8006b88:	f240 41e2 	movw	r1, #1250	; 0x4e2
 8006b8c:	6011      	str	r1, [r2, #0]
		if (esc3_total > ESC_MAX) {
 8006b8e:	4a49      	ldr	r2, [pc, #292]	; (8006cb4 <pulse_posedge_handler+0x31c>)
 8006b90:	6811      	ldr	r1, [r2, #0]
 8006b92:	f640 12c4 	movw	r2, #2500	; 0x9c4
 8006b96:	4291      	cmp	r1, r2
 8006b98:	dd03      	ble.n	8006ba2 <pulse_posedge_handler+0x20a>
			esc3_total = ESC_MAX;
 8006b9a:	4a46      	ldr	r2, [pc, #280]	; (8006cb4 <pulse_posedge_handler+0x31c>)
 8006b9c:	f640 11c4 	movw	r1, #2500	; 0x9c4
 8006ba0:	6011      	str	r1, [r2, #0]
		if (esc4_total < ESC_MIN) {
 8006ba2:	f240 42e1 	movw	r2, #1249	; 0x4e1
 8006ba6:	4293      	cmp	r3, r2
 8006ba8:	dc03      	bgt.n	8006bb2 <pulse_posedge_handler+0x21a>
			esc4_total = ESC_MIN;
 8006baa:	4b43      	ldr	r3, [pc, #268]	; (8006cb8 <pulse_posedge_handler+0x320>)
 8006bac:	f240 42e2 	movw	r2, #1250	; 0x4e2
 8006bb0:	601a      	str	r2, [r3, #0]
		if (esc4_total > ESC_MAX) {
 8006bb2:	4b41      	ldr	r3, [pc, #260]	; (8006cb8 <pulse_posedge_handler+0x320>)
 8006bb4:	681a      	ldr	r2, [r3, #0]
 8006bb6:	f640 13c4 	movw	r3, #2500	; 0x9c4
 8006bba:	429a      	cmp	r2, r3
 8006bbc:	dd03      	ble.n	8006bc6 <pulse_posedge_handler+0x22e>
			esc4_total = ESC_MAX;
 8006bbe:	4b3e      	ldr	r3, [pc, #248]	; (8006cb8 <pulse_posedge_handler+0x320>)
 8006bc0:	f640 12c4 	movw	r2, #2500	; 0x9c4
 8006bc4:	601a      	str	r2, [r3, #0]
		PWM1_Set(esc1_total); //PWM1 = Back left, CW
 8006bc6:	4b39      	ldr	r3, [pc, #228]	; (8006cac <pulse_posedge_handler+0x314>)
 8006bc8:	8818      	ldrh	r0, [r3, #0]
 8006bca:	f7ff fd3f 	bl	800664c <PWM1_Set>
		PWM2_Set(esc2_total); //PWM2 = Front left, CCW
 8006bce:	4b38      	ldr	r3, [pc, #224]	; (8006cb0 <pulse_posedge_handler+0x318>)
 8006bd0:	8818      	ldrh	r0, [r3, #0]
 8006bd2:	f7ff fd41 	bl	8006658 <PWM2_Set>
		PWM3_Set(esc3_total); //PWM3 = Back right, CCW
 8006bd6:	4b37      	ldr	r3, [pc, #220]	; (8006cb4 <pulse_posedge_handler+0x31c>)
 8006bd8:	8818      	ldrh	r0, [r3, #0]
 8006bda:	f7ff fd43 	bl	8006664 <PWM3_Set>
		PWM4_Set(esc4_total); //PWM4 = Front right, CW
 8006bde:	4b36      	ldr	r3, [pc, #216]	; (8006cb8 <pulse_posedge_handler+0x320>)
 8006be0:	8818      	ldrh	r0, [r3, #0]
 8006be2:	f7ff fd45 	bl	8006670 <PWM4_Set>
}
 8006be6:	e6dc      	b.n	80069a2 <pulse_posedge_handler+0xa>
			packAckPayData_1();
 8006be8:	f7ff fe52 	bl	8006890 <packAckPayData_1>
			loop_counter = 0;
 8006bec:	4b1c      	ldr	r3, [pc, #112]	; (8006c60 <pulse_posedge_handler+0x2c8>)
 8006bee:	2200      	movs	r2, #0
 8006bf0:	801a      	strh	r2, [r3, #0]
 8006bf2:	e6e4      	b.n	80069be <pulse_posedge_handler+0x26>
			NRF24_read(RxData, 32);
 8006bf4:	2120      	movs	r1, #32
 8006bf6:	4831      	ldr	r0, [pc, #196]	; (8006cbc <pulse_posedge_handler+0x324>)
 8006bf8:	f7fb fe5f 	bl	80028ba <NRF24_read>
			packetsLostCtr = 0;
 8006bfc:	4b1a      	ldr	r3, [pc, #104]	; (8006c68 <pulse_posedge_handler+0x2d0>)
 8006bfe:	2200      	movs	r2, #0
 8006c00:	801a      	strh	r2, [r3, #0]
			if (loop_counter == CRTL_LOOP_FREQ - 1) {
 8006c02:	4b17      	ldr	r3, [pc, #92]	; (8006c60 <pulse_posedge_handler+0x2c8>)
 8006c04:	881a      	ldrh	r2, [r3, #0]
 8006c06:	f240 13f3 	movw	r3, #499	; 0x1f3
 8006c0a:	429a      	cmp	r2, r3
 8006c0c:	d005      	beq.n	8006c1a <pulse_posedge_handler+0x282>
				NRF24_writeAckPayload(1, AckPayload_0, 32);
 8006c0e:	2220      	movs	r2, #32
 8006c10:	492b      	ldr	r1, [pc, #172]	; (8006cc0 <pulse_posedge_handler+0x328>)
 8006c12:	2001      	movs	r0, #1
 8006c14:	f7fb fef6 	bl	8002a04 <NRF24_writeAckPayload>
 8006c18:	e6de      	b.n	80069d8 <pulse_posedge_handler+0x40>
				NRF24_writeAckPayload(1, AckPayload_1, 32);
 8006c1a:	2220      	movs	r2, #32
 8006c1c:	4929      	ldr	r1, [pc, #164]	; (8006cc4 <pulse_posedge_handler+0x32c>)
 8006c1e:	2001      	movs	r0, #1
 8006c20:	f7fb fef0 	bl	8002a04 <NRF24_writeAckPayload>
 8006c24:	e6d8      	b.n	80069d8 <pulse_posedge_handler+0x40>
		bool done = 0;
 8006c26:	2400      	movs	r4, #0
 8006c28:	e742      	b.n	8006ab0 <pulse_posedge_handler+0x118>
		if (imu_roll < 0 && !done) {
 8006c2a:	2c00      	cmp	r4, #0
 8006c2c:	f47f af49 	bne.w	8006ac2 <pulse_posedge_handler+0x12a>
			imu_roll += 180.0f;
 8006c30:	ed9f 7a19 	vldr	s14, [pc, #100]	; 8006c98 <pulse_posedge_handler+0x300>
 8006c34:	ee77 7a87 	vadd.f32	s15, s15, s14
 8006c38:	edc3 7a00 	vstr	s15, [r3]
 8006c3c:	e741      	b.n	8006ac2 <pulse_posedge_handler+0x12a>
			pid_output_roll = 0;
 8006c3e:	2300      	movs	r3, #0
 8006c40:	4a19      	ldr	r2, [pc, #100]	; (8006ca8 <pulse_posedge_handler+0x310>)
 8006c42:	6013      	str	r3, [r2, #0]
			pid_output_pitch = 0;
 8006c44:	4a17      	ldr	r2, [pc, #92]	; (8006ca4 <pulse_posedge_handler+0x30c>)
 8006c46:	6013      	str	r3, [r2, #0]
			pid_output_yaw = 0;
 8006c48:	4a1f      	ldr	r2, [pc, #124]	; (8006cc8 <pulse_posedge_handler+0x330>)
 8006c4a:	6013      	str	r3, [r2, #0]
			reset_pid_roll();
 8006c4c:	f7fc fb78 	bl	8003340 <reset_pid_roll>
			reset_pid_pitch();
 8006c50:	f7fc fbf4 	bl	800343c <reset_pid_pitch>
			reset_pid_yaw();
 8006c54:	f7fc fc04 	bl	8003460 <reset_pid_yaw>
 8006c58:	e74f      	b.n	8006afa <pulse_posedge_handler+0x162>
 8006c5a:	bf00      	nop
 8006c5c:	20000390 	.word	0x20000390
 8006c60:	2000038e 	.word	0x2000038e
 8006c64:	40020800 	.word	0x40020800
 8006c68:	20000392 	.word	0x20000392
 8006c6c:	20000050 	.word	0x20000050
 8006c70:	200003a8 	.word	0x200003a8
 8006c74:	2000063c 	.word	0x2000063c
 8006c78:	200003a4 	.word	0x200003a4
 8006c7c:	200006a8 	.word	0x200006a8
 8006c80:	200003a0 	.word	0x200003a0
 8006c84:	200005fc 	.word	0x200005fc
 8006c88:	200003ac 	.word	0x200003ac
 8006c8c:	20000644 	.word	0x20000644
 8006c90:	20000640 	.word	0x20000640
 8006c94:	200004b8 	.word	0x200004b8
 8006c98:	43340000 	.word	0x43340000
 8006c9c:	20000376 	.word	0x20000376
 8006ca0:	00000000 	.word	0x00000000
 8006ca4:	20000394 	.word	0x20000394
 8006ca8:	20000398 	.word	0x20000398
 8006cac:	2000037c 	.word	0x2000037c
 8006cb0:	20000380 	.word	0x20000380
 8006cb4:	20000384 	.word	0x20000384
 8006cb8:	20000388 	.word	0x20000388
 8006cbc:	20000648 	.word	0x20000648
 8006cc0:	200005dc 	.word	0x200005dc
 8006cc4:	20000030 	.word	0x20000030
 8006cc8:	2000039c 	.word	0x2000039c

08006ccc <HAL_GPIO_EXTI_Callback>:
	if (GPIO_Pin == PWM_RE_INT_Pin && main_loop) {
 8006ccc:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
 8006cd0:	d000      	beq.n	8006cd4 <HAL_GPIO_EXTI_Callback+0x8>
 8006cd2:	4770      	bx	lr
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8006cd4:	b508      	push	{r3, lr}
	if (GPIO_Pin == PWM_RE_INT_Pin && main_loop) {
 8006cd6:	4b03      	ldr	r3, [pc, #12]	; (8006ce4 <HAL_GPIO_EXTI_Callback+0x18>)
 8006cd8:	781b      	ldrb	r3, [r3, #0]
 8006cda:	b903      	cbnz	r3, 8006cde <HAL_GPIO_EXTI_Callback+0x12>
}
 8006cdc:	bd08      	pop	{r3, pc}
		pulse_posedge_handler();
 8006cde:	f7ff fe5b 	bl	8006998 <pulse_posedge_handler>
}
 8006ce2:	e7fb      	b.n	8006cdc <HAL_GPIO_EXTI_Callback+0x10>
 8006ce4:	20000390 	.word	0x20000390

08006ce8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8006ce8:	b500      	push	{lr}
 8006cea:	b083      	sub	sp, #12
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006cec:	2100      	movs	r1, #0
 8006cee:	9100      	str	r1, [sp, #0]
 8006cf0:	4b0c      	ldr	r3, [pc, #48]	; (8006d24 <HAL_MspInit+0x3c>)
 8006cf2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006cf4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006cf8:	645a      	str	r2, [r3, #68]	; 0x44
 8006cfa:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006cfc:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8006d00:	9200      	str	r2, [sp, #0]
 8006d02:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8006d04:	9101      	str	r1, [sp, #4]
 8006d06:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006d08:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8006d0c:	641a      	str	r2, [r3, #64]	; 0x40
 8006d0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d10:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006d14:	9301      	str	r3, [sp, #4]
 8006d16:	9b01      	ldr	r3, [sp, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8006d18:	2007      	movs	r0, #7
 8006d1a:	f7fc fdd9 	bl	80038d0 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8006d1e:	b003      	add	sp, #12
 8006d20:	f85d fb04 	ldr.w	pc, [sp], #4
 8006d24:	40023800 	.word	0x40023800

08006d28 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8006d28:	b500      	push	{lr}
 8006d2a:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006d2c:	2300      	movs	r3, #0
 8006d2e:	9303      	str	r3, [sp, #12]
 8006d30:	9304      	str	r3, [sp, #16]
 8006d32:	9305      	str	r3, [sp, #20]
 8006d34:	9306      	str	r3, [sp, #24]
 8006d36:	9307      	str	r3, [sp, #28]
  if(hadc->Instance==ADC1)
 8006d38:	6802      	ldr	r2, [r0, #0]
 8006d3a:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8006d3e:	f503 3390 	add.w	r3, r3, #73728	; 0x12000
 8006d42:	429a      	cmp	r2, r3
 8006d44:	d002      	beq.n	8006d4c <HAL_ADC_MspInit+0x24>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8006d46:	b009      	add	sp, #36	; 0x24
 8006d48:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_ADC1_CLK_ENABLE();
 8006d4c:	2100      	movs	r1, #0
 8006d4e:	9101      	str	r1, [sp, #4]
 8006d50:	f503 338c 	add.w	r3, r3, #71680	; 0x11800
 8006d54:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006d56:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006d5a:	645a      	str	r2, [r3, #68]	; 0x44
 8006d5c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006d5e:	f402 7280 	and.w	r2, r2, #256	; 0x100
 8006d62:	9201      	str	r2, [sp, #4]
 8006d64:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006d66:	9102      	str	r1, [sp, #8]
 8006d68:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006d6a:	f042 0201 	orr.w	r2, r2, #1
 8006d6e:	631a      	str	r2, [r3, #48]	; 0x30
 8006d70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006d72:	f003 0301 	and.w	r3, r3, #1
 8006d76:	9302      	str	r3, [sp, #8]
 8006d78:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8006d7a:	2340      	movs	r3, #64	; 0x40
 8006d7c:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8006d7e:	2303      	movs	r3, #3
 8006d80:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006d82:	a903      	add	r1, sp, #12
 8006d84:	4801      	ldr	r0, [pc, #4]	; (8006d8c <HAL_ADC_MspInit+0x64>)
 8006d86:	f7fc fe0d 	bl	80039a4 <HAL_GPIO_Init>
}
 8006d8a:	e7dc      	b.n	8006d46 <HAL_ADC_MspInit+0x1e>
 8006d8c:	40020000 	.word	0x40020000

08006d90 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8006d90:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006d94:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006d96:	2300      	movs	r3, #0
 8006d98:	9303      	str	r3, [sp, #12]
 8006d9a:	9304      	str	r3, [sp, #16]
 8006d9c:	9305      	str	r3, [sp, #20]
 8006d9e:	9306      	str	r3, [sp, #24]
 8006da0:	9307      	str	r3, [sp, #28]
  if(hi2c->Instance==I2C2)
 8006da2:	6802      	ldr	r2, [r0, #0]
 8006da4:	4b1e      	ldr	r3, [pc, #120]	; (8006e20 <HAL_I2C_MspInit+0x90>)
 8006da6:	429a      	cmp	r2, r3
 8006da8:	d002      	beq.n	8006db0 <HAL_I2C_MspInit+0x20>
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8006daa:	b009      	add	sp, #36	; 0x24
 8006dac:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006db0:	2500      	movs	r5, #0
 8006db2:	9501      	str	r5, [sp, #4]
 8006db4:	4c1b      	ldr	r4, [pc, #108]	; (8006e24 <HAL_I2C_MspInit+0x94>)
 8006db6:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8006db8:	f043 0302 	orr.w	r3, r3, #2
 8006dbc:	6323      	str	r3, [r4, #48]	; 0x30
 8006dbe:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8006dc0:	f003 0302 	and.w	r3, r3, #2
 8006dc4:	9301      	str	r3, [sp, #4]
 8006dc6:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8006dc8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006dcc:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8006dce:	f04f 0912 	mov.w	r9, #18
 8006dd2:	f8cd 9010 	str.w	r9, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8006dd6:	f04f 0801 	mov.w	r8, #1
 8006dda:	f8cd 8014 	str.w	r8, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006dde:	2703      	movs	r7, #3
 8006de0:	9706      	str	r7, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8006de2:	2304      	movs	r3, #4
 8006de4:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006de6:	4e10      	ldr	r6, [pc, #64]	; (8006e28 <HAL_I2C_MspInit+0x98>)
 8006de8:	a903      	add	r1, sp, #12
 8006dea:	4630      	mov	r0, r6
 8006dec:	f7fc fdda 	bl	80039a4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8006df0:	2308      	movs	r3, #8
 8006df2:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8006df4:	f8cd 9010 	str.w	r9, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8006df8:	f8cd 8014 	str.w	r8, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006dfc:	9706      	str	r7, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF9_I2C2;
 8006dfe:	2309      	movs	r3, #9
 8006e00:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006e02:	a903      	add	r1, sp, #12
 8006e04:	4630      	mov	r0, r6
 8006e06:	f7fc fdcd 	bl	80039a4 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8006e0a:	9502      	str	r5, [sp, #8]
 8006e0c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006e0e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8006e12:	6423      	str	r3, [r4, #64]	; 0x40
 8006e14:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006e16:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006e1a:	9302      	str	r3, [sp, #8]
 8006e1c:	9b02      	ldr	r3, [sp, #8]
}
 8006e1e:	e7c4      	b.n	8006daa <HAL_I2C_MspInit+0x1a>
 8006e20:	40005800 	.word	0x40005800
 8006e24:	40023800 	.word	0x40023800
 8006e28:	40020400 	.word	0x40020400

08006e2c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8006e2c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006e2e:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006e30:	2300      	movs	r3, #0
 8006e32:	9303      	str	r3, [sp, #12]
 8006e34:	9304      	str	r3, [sp, #16]
 8006e36:	9305      	str	r3, [sp, #20]
 8006e38:	9306      	str	r3, [sp, #24]
 8006e3a:	9307      	str	r3, [sp, #28]
  if(hspi->Instance==SPI2)
 8006e3c:	6802      	ldr	r2, [r0, #0]
 8006e3e:	4b1f      	ldr	r3, [pc, #124]	; (8006ebc <HAL_SPI_MspInit+0x90>)
 8006e40:	429a      	cmp	r2, r3
 8006e42:	d001      	beq.n	8006e48 <HAL_SPI_MspInit+0x1c>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8006e44:	b009      	add	sp, #36	; 0x24
 8006e46:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_SPI2_CLK_ENABLE();
 8006e48:	2400      	movs	r4, #0
 8006e4a:	9400      	str	r4, [sp, #0]
 8006e4c:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 8006e50:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006e52:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006e56:	641a      	str	r2, [r3, #64]	; 0x40
 8006e58:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006e5a:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8006e5e:	9200      	str	r2, [sp, #0]
 8006e60:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8006e62:	9401      	str	r4, [sp, #4]
 8006e64:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006e66:	f042 0204 	orr.w	r2, r2, #4
 8006e6a:	631a      	str	r2, [r3, #48]	; 0x30
 8006e6c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006e6e:	f002 0204 	and.w	r2, r2, #4
 8006e72:	9201      	str	r2, [sp, #4]
 8006e74:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006e76:	9402      	str	r4, [sp, #8]
 8006e78:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006e7a:	f042 0202 	orr.w	r2, r2, #2
 8006e7e:	631a      	str	r2, [r3, #48]	; 0x30
 8006e80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006e82:	f003 0302 	and.w	r3, r3, #2
 8006e86:	9302      	str	r3, [sp, #8]
 8006e88:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8006e8a:	2304      	movs	r3, #4
 8006e8c:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006e8e:	2702      	movs	r7, #2
 8006e90:	9704      	str	r7, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006e92:	2603      	movs	r6, #3
 8006e94:	9606      	str	r6, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8006e96:	2505      	movs	r5, #5
 8006e98:	9507      	str	r5, [sp, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006e9a:	a903      	add	r1, sp, #12
 8006e9c:	4808      	ldr	r0, [pc, #32]	; (8006ec0 <HAL_SPI_MspInit+0x94>)
 8006e9e:	f7fc fd81 	bl	80039a4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 8006ea2:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8006ea6:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006ea8:	9704      	str	r7, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006eaa:	9405      	str	r4, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006eac:	9606      	str	r6, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8006eae:	9507      	str	r5, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006eb0:	a903      	add	r1, sp, #12
 8006eb2:	4804      	ldr	r0, [pc, #16]	; (8006ec4 <HAL_SPI_MspInit+0x98>)
 8006eb4:	f7fc fd76 	bl	80039a4 <HAL_GPIO_Init>
}
 8006eb8:	e7c4      	b.n	8006e44 <HAL_SPI_MspInit+0x18>
 8006eba:	bf00      	nop
 8006ebc:	40003800 	.word	0x40003800
 8006ec0:	40020800 	.word	0x40020800
 8006ec4:	40020400 	.word	0x40020400

08006ec8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8006ec8:	b510      	push	{r4, lr}
 8006eca:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006ecc:	2300      	movs	r3, #0
 8006ece:	9303      	str	r3, [sp, #12]
 8006ed0:	9304      	str	r3, [sp, #16]
 8006ed2:	9305      	str	r3, [sp, #20]
 8006ed4:	9306      	str	r3, [sp, #24]
 8006ed6:	9307      	str	r3, [sp, #28]
  if(htim_base->Instance==TIM3)
 8006ed8:	6803      	ldr	r3, [r0, #0]
 8006eda:	4a1e      	ldr	r2, [pc, #120]	; (8006f54 <HAL_TIM_Base_MspInit+0x8c>)
 8006edc:	4293      	cmp	r3, r2
 8006ede:	d004      	beq.n	8006eea <HAL_TIM_Base_MspInit+0x22>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
  else if(htim_base->Instance==TIM11)
 8006ee0:	4a1d      	ldr	r2, [pc, #116]	; (8006f58 <HAL_TIM_Base_MspInit+0x90>)
 8006ee2:	4293      	cmp	r3, r2
 8006ee4:	d029      	beq.n	8006f3a <HAL_TIM_Base_MspInit+0x72>
  /* USER CODE BEGIN TIM11_MspInit 1 */

  /* USER CODE END TIM11_MspInit 1 */
  }

}
 8006ee6:	b008      	add	sp, #32
 8006ee8:	bd10      	pop	{r4, pc}
    __HAL_RCC_TIM3_CLK_ENABLE();
 8006eea:	2400      	movs	r4, #0
 8006eec:	9400      	str	r4, [sp, #0]
 8006eee:	4b1b      	ldr	r3, [pc, #108]	; (8006f5c <HAL_TIM_Base_MspInit+0x94>)
 8006ef0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006ef2:	f042 0202 	orr.w	r2, r2, #2
 8006ef6:	641a      	str	r2, [r3, #64]	; 0x40
 8006ef8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006efa:	f002 0202 	and.w	r2, r2, #2
 8006efe:	9200      	str	r2, [sp, #0]
 8006f00:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006f02:	9401      	str	r4, [sp, #4]
 8006f04:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006f06:	f042 0201 	orr.w	r2, r2, #1
 8006f0a:	631a      	str	r2, [r3, #48]	; 0x30
 8006f0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f0e:	f003 0301 	and.w	r3, r3, #1
 8006f12:	9301      	str	r3, [sp, #4]
 8006f14:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8006f16:	2380      	movs	r3, #128	; 0x80
 8006f18:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006f1a:	2302      	movs	r3, #2
 8006f1c:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8006f1e:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006f20:	a903      	add	r1, sp, #12
 8006f22:	480f      	ldr	r0, [pc, #60]	; (8006f60 <HAL_TIM_Base_MspInit+0x98>)
 8006f24:	f7fc fd3e 	bl	80039a4 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8006f28:	4622      	mov	r2, r4
 8006f2a:	4621      	mov	r1, r4
 8006f2c:	201d      	movs	r0, #29
 8006f2e:	f7fc fce1 	bl	80038f4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8006f32:	201d      	movs	r0, #29
 8006f34:	f7fc fd12 	bl	800395c <HAL_NVIC_EnableIRQ>
 8006f38:	e7d5      	b.n	8006ee6 <HAL_TIM_Base_MspInit+0x1e>
    __HAL_RCC_TIM11_CLK_ENABLE();
 8006f3a:	2300      	movs	r3, #0
 8006f3c:	9302      	str	r3, [sp, #8]
 8006f3e:	4b07      	ldr	r3, [pc, #28]	; (8006f5c <HAL_TIM_Base_MspInit+0x94>)
 8006f40:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006f42:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8006f46:	645a      	str	r2, [r3, #68]	; 0x44
 8006f48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006f4a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006f4e:	9302      	str	r3, [sp, #8]
 8006f50:	9b02      	ldr	r3, [sp, #8]
}
 8006f52:	e7c8      	b.n	8006ee6 <HAL_TIM_Base_MspInit+0x1e>
 8006f54:	40000400 	.word	0x40000400
 8006f58:	40014800 	.word	0x40014800
 8006f5c:	40023800 	.word	0x40023800
 8006f60:	40020000 	.word	0x40020000

08006f64 <HAL_TIM_PWM_MspInit>:
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
  if(htim_pwm->Instance==TIM4)
 8006f64:	6802      	ldr	r2, [r0, #0]
 8006f66:	4b09      	ldr	r3, [pc, #36]	; (8006f8c <HAL_TIM_PWM_MspInit+0x28>)
 8006f68:	429a      	cmp	r2, r3
 8006f6a:	d000      	beq.n	8006f6e <HAL_TIM_PWM_MspInit+0xa>
 8006f6c:	4770      	bx	lr
{
 8006f6e:	b082      	sub	sp, #8
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8006f70:	2300      	movs	r3, #0
 8006f72:	9301      	str	r3, [sp, #4]
 8006f74:	4b06      	ldr	r3, [pc, #24]	; (8006f90 <HAL_TIM_PWM_MspInit+0x2c>)
 8006f76:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006f78:	f042 0204 	orr.w	r2, r2, #4
 8006f7c:	641a      	str	r2, [r3, #64]	; 0x40
 8006f7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f80:	f003 0304 	and.w	r3, r3, #4
 8006f84:	9301      	str	r3, [sp, #4]
 8006f86:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8006f88:	b002      	add	sp, #8
 8006f8a:	4770      	bx	lr
 8006f8c:	40000800 	.word	0x40000800
 8006f90:	40023800 	.word	0x40023800

08006f94 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8006f94:	b500      	push	{lr}
 8006f96:	b087      	sub	sp, #28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006f98:	2300      	movs	r3, #0
 8006f9a:	9301      	str	r3, [sp, #4]
 8006f9c:	9302      	str	r3, [sp, #8]
 8006f9e:	9303      	str	r3, [sp, #12]
 8006fa0:	9304      	str	r3, [sp, #16]
 8006fa2:	9305      	str	r3, [sp, #20]
  if(htim->Instance==TIM4)
 8006fa4:	6802      	ldr	r2, [r0, #0]
 8006fa6:	4b0e      	ldr	r3, [pc, #56]	; (8006fe0 <HAL_TIM_MspPostInit+0x4c>)
 8006fa8:	429a      	cmp	r2, r3
 8006faa:	d002      	beq.n	8006fb2 <HAL_TIM_MspPostInit+0x1e>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8006fac:	b007      	add	sp, #28
 8006fae:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006fb2:	2300      	movs	r3, #0
 8006fb4:	9300      	str	r3, [sp, #0]
 8006fb6:	4b0b      	ldr	r3, [pc, #44]	; (8006fe4 <HAL_TIM_MspPostInit+0x50>)
 8006fb8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006fba:	f042 0202 	orr.w	r2, r2, #2
 8006fbe:	631a      	str	r2, [r3, #48]	; 0x30
 8006fc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006fc2:	f003 0302 	and.w	r3, r3, #2
 8006fc6:	9300      	str	r3, [sp, #0]
 8006fc8:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 8006fca:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 8006fce:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006fd0:	2302      	movs	r3, #2
 8006fd2:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8006fd4:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006fd6:	a901      	add	r1, sp, #4
 8006fd8:	4803      	ldr	r0, [pc, #12]	; (8006fe8 <HAL_TIM_MspPostInit+0x54>)
 8006fda:	f7fc fce3 	bl	80039a4 <HAL_GPIO_Init>
}
 8006fde:	e7e5      	b.n	8006fac <HAL_TIM_MspPostInit+0x18>
 8006fe0:	40000800 	.word	0x40000800
 8006fe4:	40023800 	.word	0x40023800
 8006fe8:	40020400 	.word	0x40020400

08006fec <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8006fec:	b500      	push	{lr}
 8006fee:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006ff0:	2300      	movs	r3, #0
 8006ff2:	9303      	str	r3, [sp, #12]
 8006ff4:	9304      	str	r3, [sp, #16]
 8006ff6:	9305      	str	r3, [sp, #20]
 8006ff8:	9306      	str	r3, [sp, #24]
 8006ffa:	9307      	str	r3, [sp, #28]
  if(huart->Instance==USART2)
 8006ffc:	6802      	ldr	r2, [r0, #0]
 8006ffe:	4b16      	ldr	r3, [pc, #88]	; (8007058 <HAL_UART_MspInit+0x6c>)
 8007000:	429a      	cmp	r2, r3
 8007002:	d002      	beq.n	800700a <HAL_UART_MspInit+0x1e>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8007004:	b009      	add	sp, #36	; 0x24
 8007006:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_USART2_CLK_ENABLE();
 800700a:	2100      	movs	r1, #0
 800700c:	9101      	str	r1, [sp, #4]
 800700e:	f503 33fa 	add.w	r3, r3, #128000	; 0x1f400
 8007012:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007014:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8007018:	641a      	str	r2, [r3, #64]	; 0x40
 800701a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800701c:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8007020:	9201      	str	r2, [sp, #4]
 8007022:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007024:	9102      	str	r1, [sp, #8]
 8007026:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007028:	f042 0201 	orr.w	r2, r2, #1
 800702c:	631a      	str	r2, [r3, #48]	; 0x30
 800702e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007030:	f003 0301 	and.w	r3, r3, #1
 8007034:	9302      	str	r3, [sp, #8]
 8007036:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8007038:	230c      	movs	r3, #12
 800703a:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800703c:	2302      	movs	r3, #2
 800703e:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8007040:	2301      	movs	r3, #1
 8007042:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007044:	2303      	movs	r3, #3
 8007046:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8007048:	2307      	movs	r3, #7
 800704a:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800704c:	a903      	add	r1, sp, #12
 800704e:	4803      	ldr	r0, [pc, #12]	; (800705c <HAL_UART_MspInit+0x70>)
 8007050:	f7fc fca8 	bl	80039a4 <HAL_GPIO_Init>
}
 8007054:	e7d6      	b.n	8007004 <HAL_UART_MspInit+0x18>
 8007056:	bf00      	nop
 8007058:	40004400 	.word	0x40004400
 800705c:	40020000 	.word	0x40020000

08007060 <NMI_Handler>:

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8007060:	4770      	bx	lr

08007062 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8007062:	e7fe      	b.n	8007062 <HardFault_Handler>

08007064 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8007064:	e7fe      	b.n	8007064 <MemManage_Handler>

08007066 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8007066:	e7fe      	b.n	8007066 <BusFault_Handler>

08007068 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8007068:	e7fe      	b.n	8007068 <UsageFault_Handler>

0800706a <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800706a:	4770      	bx	lr

0800706c <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800706c:	4770      	bx	lr

0800706e <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800706e:	4770      	bx	lr

08007070 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8007070:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8007072:	f7fc fa6f 	bl	8003554 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8007076:	bd08      	pop	{r3, pc}

08007078 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8007078:	b508      	push	{r3, lr}
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 800707a:	2010      	movs	r0, #16
 800707c:	f7fc fd74 	bl	8003b68 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8007080:	bd08      	pop	{r3, pc}

08007082 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8007082:	b508      	push	{r3, lr}
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 8007084:	f44f 7080 	mov.w	r0, #256	; 0x100
 8007088:	f7fc fd6e 	bl	8003b68 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 800708c:	bd08      	pop	{r3, pc}
	...

08007090 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8007090:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM3_IRQn 0 */
  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8007092:	4802      	ldr	r0, [pc, #8]	; (800709c <TIM3_IRQHandler+0xc>)
 8007094:	f7fe faa1 	bl	80055da <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */
  //HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_3);
  /* USER CODE END TIM3_IRQn 1 */
}
 8007098:	bd08      	pop	{r3, pc}
 800709a:	bf00      	nop
 800709c:	20000554 	.word	0x20000554

080070a0 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80070a0:	b570      	push	{r4, r5, r6, lr}
 80070a2:	460d      	mov	r5, r1
 80070a4:	4616      	mov	r6, r2
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80070a6:	2400      	movs	r4, #0
 80070a8:	e004      	b.n	80070b4 <_read+0x14>
	{
		*ptr++ = __io_getchar();
 80070aa:	f3af 8000 	nop.w
 80070ae:	7028      	strb	r0, [r5, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80070b0:	3401      	adds	r4, #1
		*ptr++ = __io_getchar();
 80070b2:	3501      	adds	r5, #1
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80070b4:	42b4      	cmp	r4, r6
 80070b6:	dbf8      	blt.n	80070aa <_read+0xa>
	}

return len;
}
 80070b8:	4630      	mov	r0, r6
 80070ba:	bd70      	pop	{r4, r5, r6, pc}

080070bc <_close>:
}

int _close(int file)
{
	return -1;
}
 80070bc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80070c0:	4770      	bx	lr

080070c2 <_fstat>:


int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 80070c2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80070c6:	604b      	str	r3, [r1, #4]
	return 0;
}
 80070c8:	2000      	movs	r0, #0
 80070ca:	4770      	bx	lr

080070cc <_isatty>:

int _isatty(int file)
{
	return 1;
}
 80070cc:	2001      	movs	r0, #1
 80070ce:	4770      	bx	lr

080070d0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 80070d0:	2000      	movs	r0, #0
 80070d2:	4770      	bx	lr

080070d4 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 80070d4:	b508      	push	{r3, lr}
 80070d6:	4603      	mov	r3, r0
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80070d8:	4a0b      	ldr	r2, [pc, #44]	; (8007108 <_sbrk+0x34>)
 80070da:	6812      	ldr	r2, [r2, #0]
 80070dc:	b142      	cbz	r2, 80070f0 <_sbrk+0x1c>
		heap_end = &end;

	prev_heap_end = heap_end;
 80070de:	4a0a      	ldr	r2, [pc, #40]	; (8007108 <_sbrk+0x34>)
 80070e0:	6810      	ldr	r0, [r2, #0]
	if (heap_end + incr > stack_ptr)
 80070e2:	4403      	add	r3, r0
 80070e4:	466a      	mov	r2, sp
 80070e6:	4293      	cmp	r3, r2
 80070e8:	d806      	bhi.n	80070f8 <_sbrk+0x24>
	{
		errno = ENOMEM;
		return (caddr_t) -1;
	}

	heap_end += incr;
 80070ea:	4a07      	ldr	r2, [pc, #28]	; (8007108 <_sbrk+0x34>)
 80070ec:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
}
 80070ee:	bd08      	pop	{r3, pc}
		heap_end = &end;
 80070f0:	4a05      	ldr	r2, [pc, #20]	; (8007108 <_sbrk+0x34>)
 80070f2:	4906      	ldr	r1, [pc, #24]	; (800710c <_sbrk+0x38>)
 80070f4:	6011      	str	r1, [r2, #0]
 80070f6:	e7f2      	b.n	80070de <_sbrk+0xa>
		errno = ENOMEM;
 80070f8:	f000 f85a 	bl	80071b0 <__errno>
 80070fc:	230c      	movs	r3, #12
 80070fe:	6003      	str	r3, [r0, #0]
		return (caddr_t) -1;
 8007100:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007104:	e7f3      	b.n	80070ee <_sbrk+0x1a>
 8007106:	bf00      	nop
 8007108:	200003b0 	.word	0x200003b0
 800710c:	200006b0 	.word	0x200006b0

08007110 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8007110:	490f      	ldr	r1, [pc, #60]	; (8007150 <SystemInit+0x40>)
 8007112:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8007116:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800711a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 800711e:	4b0d      	ldr	r3, [pc, #52]	; (8007154 <SystemInit+0x44>)
 8007120:	681a      	ldr	r2, [r3, #0]
 8007122:	f042 0201 	orr.w	r2, r2, #1
 8007126:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8007128:	2000      	movs	r0, #0
 800712a:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 800712c:	681a      	ldr	r2, [r3, #0]
 800712e:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8007132:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8007136:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8007138:	4a07      	ldr	r2, [pc, #28]	; (8007158 <SystemInit+0x48>)
 800713a:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 800713c:	681a      	ldr	r2, [r3, #0]
 800713e:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8007142:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8007144:	60d8      	str	r0, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8007146:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800714a:	608b      	str	r3, [r1, #8]
#endif
}
 800714c:	4770      	bx	lr
 800714e:	bf00      	nop
 8007150:	e000ed00 	.word	0xe000ed00
 8007154:	40023800 	.word	0x40023800
 8007158:	24003010 	.word	0x24003010

0800715c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 800715c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8007194 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8007160:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8007162:	e003      	b.n	800716c <LoopCopyDataInit>

08007164 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8007164:	4b0c      	ldr	r3, [pc, #48]	; (8007198 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8007166:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8007168:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800716a:	3104      	adds	r1, #4

0800716c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800716c:	480b      	ldr	r0, [pc, #44]	; (800719c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800716e:	4b0c      	ldr	r3, [pc, #48]	; (80071a0 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8007170:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8007172:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8007174:	d3f6      	bcc.n	8007164 <CopyDataInit>
  ldr  r2, =_sbss
 8007176:	4a0b      	ldr	r2, [pc, #44]	; (80071a4 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8007178:	e002      	b.n	8007180 <LoopFillZerobss>

0800717a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800717a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800717c:	f842 3b04 	str.w	r3, [r2], #4

08007180 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8007180:	4b09      	ldr	r3, [pc, #36]	; (80071a8 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8007182:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8007184:	d3f9      	bcc.n	800717a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8007186:	f7ff ffc3 	bl	8007110 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800718a:	f000 f817 	bl	80071bc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800718e:	f7ff fa75 	bl	800667c <main>
  bx  lr    
 8007192:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8007194:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8007198:	0800c2f0 	.word	0x0800c2f0
  ldr  r0, =_sdata
 800719c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80071a0:	20000238 	.word	0x20000238
  ldr  r2, =_sbss
 80071a4:	20000238 	.word	0x20000238
  ldr  r3, = _ebss
 80071a8:	200006b0 	.word	0x200006b0

080071ac <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80071ac:	e7fe      	b.n	80071ac <ADC_IRQHandler>
	...

080071b0 <__errno>:
 80071b0:	4b01      	ldr	r3, [pc, #4]	; (80071b8 <__errno+0x8>)
 80071b2:	6818      	ldr	r0, [r3, #0]
 80071b4:	4770      	bx	lr
 80071b6:	bf00      	nop
 80071b8:	20000064 	.word	0x20000064

080071bc <__libc_init_array>:
 80071bc:	b570      	push	{r4, r5, r6, lr}
 80071be:	4e0d      	ldr	r6, [pc, #52]	; (80071f4 <__libc_init_array+0x38>)
 80071c0:	4c0d      	ldr	r4, [pc, #52]	; (80071f8 <__libc_init_array+0x3c>)
 80071c2:	1ba4      	subs	r4, r4, r6
 80071c4:	10a4      	asrs	r4, r4, #2
 80071c6:	2500      	movs	r5, #0
 80071c8:	42a5      	cmp	r5, r4
 80071ca:	d109      	bne.n	80071e0 <__libc_init_array+0x24>
 80071cc:	4e0b      	ldr	r6, [pc, #44]	; (80071fc <__libc_init_array+0x40>)
 80071ce:	4c0c      	ldr	r4, [pc, #48]	; (8007200 <__libc_init_array+0x44>)
 80071d0:	f004 fb4c 	bl	800b86c <_init>
 80071d4:	1ba4      	subs	r4, r4, r6
 80071d6:	10a4      	asrs	r4, r4, #2
 80071d8:	2500      	movs	r5, #0
 80071da:	42a5      	cmp	r5, r4
 80071dc:	d105      	bne.n	80071ea <__libc_init_array+0x2e>
 80071de:	bd70      	pop	{r4, r5, r6, pc}
 80071e0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80071e4:	4798      	blx	r3
 80071e6:	3501      	adds	r5, #1
 80071e8:	e7ee      	b.n	80071c8 <__libc_init_array+0xc>
 80071ea:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80071ee:	4798      	blx	r3
 80071f0:	3501      	adds	r5, #1
 80071f2:	e7f2      	b.n	80071da <__libc_init_array+0x1e>
 80071f4:	0800c2e8 	.word	0x0800c2e8
 80071f8:	0800c2e8 	.word	0x0800c2e8
 80071fc:	0800c2e8 	.word	0x0800c2e8
 8007200:	0800c2ec 	.word	0x0800c2ec

08007204 <memcpy>:
 8007204:	b510      	push	{r4, lr}
 8007206:	1e43      	subs	r3, r0, #1
 8007208:	440a      	add	r2, r1
 800720a:	4291      	cmp	r1, r2
 800720c:	d100      	bne.n	8007210 <memcpy+0xc>
 800720e:	bd10      	pop	{r4, pc}
 8007210:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007214:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007218:	e7f7      	b.n	800720a <memcpy+0x6>

0800721a <memset>:
 800721a:	4402      	add	r2, r0
 800721c:	4603      	mov	r3, r0
 800721e:	4293      	cmp	r3, r2
 8007220:	d100      	bne.n	8007224 <memset+0xa>
 8007222:	4770      	bx	lr
 8007224:	f803 1b01 	strb.w	r1, [r3], #1
 8007228:	e7f9      	b.n	800721e <memset+0x4>

0800722a <__cvt>:
 800722a:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800722e:	ec55 4b10 	vmov	r4, r5, d0
 8007232:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8007234:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8007238:	2d00      	cmp	r5, #0
 800723a:	460e      	mov	r6, r1
 800723c:	4691      	mov	r9, r2
 800723e:	4619      	mov	r1, r3
 8007240:	bfb8      	it	lt
 8007242:	4622      	movlt	r2, r4
 8007244:	462b      	mov	r3, r5
 8007246:	f027 0720 	bic.w	r7, r7, #32
 800724a:	bfbb      	ittet	lt
 800724c:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8007250:	461d      	movlt	r5, r3
 8007252:	2300      	movge	r3, #0
 8007254:	232d      	movlt	r3, #45	; 0x2d
 8007256:	bfb8      	it	lt
 8007258:	4614      	movlt	r4, r2
 800725a:	2f46      	cmp	r7, #70	; 0x46
 800725c:	700b      	strb	r3, [r1, #0]
 800725e:	d004      	beq.n	800726a <__cvt+0x40>
 8007260:	2f45      	cmp	r7, #69	; 0x45
 8007262:	d100      	bne.n	8007266 <__cvt+0x3c>
 8007264:	3601      	adds	r6, #1
 8007266:	2102      	movs	r1, #2
 8007268:	e000      	b.n	800726c <__cvt+0x42>
 800726a:	2103      	movs	r1, #3
 800726c:	ab03      	add	r3, sp, #12
 800726e:	9301      	str	r3, [sp, #4]
 8007270:	ab02      	add	r3, sp, #8
 8007272:	9300      	str	r3, [sp, #0]
 8007274:	4632      	mov	r2, r6
 8007276:	4653      	mov	r3, sl
 8007278:	ec45 4b10 	vmov	d0, r4, r5
 800727c:	f000 fe1c 	bl	8007eb8 <_dtoa_r>
 8007280:	2f47      	cmp	r7, #71	; 0x47
 8007282:	4680      	mov	r8, r0
 8007284:	d102      	bne.n	800728c <__cvt+0x62>
 8007286:	f019 0f01 	tst.w	r9, #1
 800728a:	d026      	beq.n	80072da <__cvt+0xb0>
 800728c:	2f46      	cmp	r7, #70	; 0x46
 800728e:	eb08 0906 	add.w	r9, r8, r6
 8007292:	d111      	bne.n	80072b8 <__cvt+0x8e>
 8007294:	f898 3000 	ldrb.w	r3, [r8]
 8007298:	2b30      	cmp	r3, #48	; 0x30
 800729a:	d10a      	bne.n	80072b2 <__cvt+0x88>
 800729c:	2200      	movs	r2, #0
 800729e:	2300      	movs	r3, #0
 80072a0:	4620      	mov	r0, r4
 80072a2:	4629      	mov	r1, r5
 80072a4:	f7f9 fe12 	bl	8000ecc <__aeabi_dcmpeq>
 80072a8:	b918      	cbnz	r0, 80072b2 <__cvt+0x88>
 80072aa:	f1c6 0601 	rsb	r6, r6, #1
 80072ae:	f8ca 6000 	str.w	r6, [sl]
 80072b2:	f8da 3000 	ldr.w	r3, [sl]
 80072b6:	4499      	add	r9, r3
 80072b8:	2200      	movs	r2, #0
 80072ba:	2300      	movs	r3, #0
 80072bc:	4620      	mov	r0, r4
 80072be:	4629      	mov	r1, r5
 80072c0:	f7f9 fe04 	bl	8000ecc <__aeabi_dcmpeq>
 80072c4:	b938      	cbnz	r0, 80072d6 <__cvt+0xac>
 80072c6:	2230      	movs	r2, #48	; 0x30
 80072c8:	9b03      	ldr	r3, [sp, #12]
 80072ca:	454b      	cmp	r3, r9
 80072cc:	d205      	bcs.n	80072da <__cvt+0xb0>
 80072ce:	1c59      	adds	r1, r3, #1
 80072d0:	9103      	str	r1, [sp, #12]
 80072d2:	701a      	strb	r2, [r3, #0]
 80072d4:	e7f8      	b.n	80072c8 <__cvt+0x9e>
 80072d6:	f8cd 900c 	str.w	r9, [sp, #12]
 80072da:	9b03      	ldr	r3, [sp, #12]
 80072dc:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80072de:	eba3 0308 	sub.w	r3, r3, r8
 80072e2:	4640      	mov	r0, r8
 80072e4:	6013      	str	r3, [r2, #0]
 80072e6:	b004      	add	sp, #16
 80072e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

080072ec <__exponent>:
 80072ec:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80072ee:	2900      	cmp	r1, #0
 80072f0:	4604      	mov	r4, r0
 80072f2:	bfba      	itte	lt
 80072f4:	4249      	neglt	r1, r1
 80072f6:	232d      	movlt	r3, #45	; 0x2d
 80072f8:	232b      	movge	r3, #43	; 0x2b
 80072fa:	2909      	cmp	r1, #9
 80072fc:	f804 2b02 	strb.w	r2, [r4], #2
 8007300:	7043      	strb	r3, [r0, #1]
 8007302:	dd20      	ble.n	8007346 <__exponent+0x5a>
 8007304:	f10d 0307 	add.w	r3, sp, #7
 8007308:	461f      	mov	r7, r3
 800730a:	260a      	movs	r6, #10
 800730c:	fb91 f5f6 	sdiv	r5, r1, r6
 8007310:	fb06 1115 	mls	r1, r6, r5, r1
 8007314:	3130      	adds	r1, #48	; 0x30
 8007316:	2d09      	cmp	r5, #9
 8007318:	f803 1c01 	strb.w	r1, [r3, #-1]
 800731c:	f103 32ff 	add.w	r2, r3, #4294967295	; 0xffffffff
 8007320:	4629      	mov	r1, r5
 8007322:	dc09      	bgt.n	8007338 <__exponent+0x4c>
 8007324:	3130      	adds	r1, #48	; 0x30
 8007326:	3b02      	subs	r3, #2
 8007328:	f802 1c01 	strb.w	r1, [r2, #-1]
 800732c:	42bb      	cmp	r3, r7
 800732e:	4622      	mov	r2, r4
 8007330:	d304      	bcc.n	800733c <__exponent+0x50>
 8007332:	1a10      	subs	r0, r2, r0
 8007334:	b003      	add	sp, #12
 8007336:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007338:	4613      	mov	r3, r2
 800733a:	e7e7      	b.n	800730c <__exponent+0x20>
 800733c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007340:	f804 2b01 	strb.w	r2, [r4], #1
 8007344:	e7f2      	b.n	800732c <__exponent+0x40>
 8007346:	2330      	movs	r3, #48	; 0x30
 8007348:	4419      	add	r1, r3
 800734a:	7083      	strb	r3, [r0, #2]
 800734c:	1d02      	adds	r2, r0, #4
 800734e:	70c1      	strb	r1, [r0, #3]
 8007350:	e7ef      	b.n	8007332 <__exponent+0x46>
	...

08007354 <_printf_float>:
 8007354:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007358:	b08d      	sub	sp, #52	; 0x34
 800735a:	460c      	mov	r4, r1
 800735c:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 8007360:	4616      	mov	r6, r2
 8007362:	461f      	mov	r7, r3
 8007364:	4605      	mov	r5, r0
 8007366:	f001 fcd9 	bl	8008d1c <_localeconv_r>
 800736a:	6803      	ldr	r3, [r0, #0]
 800736c:	9304      	str	r3, [sp, #16]
 800736e:	4618      	mov	r0, r3
 8007370:	f7f9 fcfc 	bl	8000d6c <strlen>
 8007374:	2300      	movs	r3, #0
 8007376:	930a      	str	r3, [sp, #40]	; 0x28
 8007378:	f8d8 3000 	ldr.w	r3, [r8]
 800737c:	9005      	str	r0, [sp, #20]
 800737e:	3307      	adds	r3, #7
 8007380:	f023 0307 	bic.w	r3, r3, #7
 8007384:	f103 0208 	add.w	r2, r3, #8
 8007388:	f894 a018 	ldrb.w	sl, [r4, #24]
 800738c:	f8d4 b000 	ldr.w	fp, [r4]
 8007390:	f8c8 2000 	str.w	r2, [r8]
 8007394:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007398:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800739c:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80073a0:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80073a4:	9307      	str	r3, [sp, #28]
 80073a6:	f8cd 8018 	str.w	r8, [sp, #24]
 80073aa:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80073ae:	4ba7      	ldr	r3, [pc, #668]	; (800764c <_printf_float+0x2f8>)
 80073b0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80073b4:	f7f9 fdbc 	bl	8000f30 <__aeabi_dcmpun>
 80073b8:	bb70      	cbnz	r0, 8007418 <_printf_float+0xc4>
 80073ba:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80073be:	4ba3      	ldr	r3, [pc, #652]	; (800764c <_printf_float+0x2f8>)
 80073c0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80073c4:	f7f9 fd96 	bl	8000ef4 <__aeabi_dcmple>
 80073c8:	bb30      	cbnz	r0, 8007418 <_printf_float+0xc4>
 80073ca:	2200      	movs	r2, #0
 80073cc:	2300      	movs	r3, #0
 80073ce:	4640      	mov	r0, r8
 80073d0:	4649      	mov	r1, r9
 80073d2:	f7f9 fd85 	bl	8000ee0 <__aeabi_dcmplt>
 80073d6:	b110      	cbz	r0, 80073de <_printf_float+0x8a>
 80073d8:	232d      	movs	r3, #45	; 0x2d
 80073da:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80073de:	4a9c      	ldr	r2, [pc, #624]	; (8007650 <_printf_float+0x2fc>)
 80073e0:	4b9c      	ldr	r3, [pc, #624]	; (8007654 <_printf_float+0x300>)
 80073e2:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 80073e6:	bf8c      	ite	hi
 80073e8:	4690      	movhi	r8, r2
 80073ea:	4698      	movls	r8, r3
 80073ec:	2303      	movs	r3, #3
 80073ee:	f02b 0204 	bic.w	r2, fp, #4
 80073f2:	6123      	str	r3, [r4, #16]
 80073f4:	6022      	str	r2, [r4, #0]
 80073f6:	f04f 0900 	mov.w	r9, #0
 80073fa:	9700      	str	r7, [sp, #0]
 80073fc:	4633      	mov	r3, r6
 80073fe:	aa0b      	add	r2, sp, #44	; 0x2c
 8007400:	4621      	mov	r1, r4
 8007402:	4628      	mov	r0, r5
 8007404:	f000 f9e6 	bl	80077d4 <_printf_common>
 8007408:	3001      	adds	r0, #1
 800740a:	f040 808d 	bne.w	8007528 <_printf_float+0x1d4>
 800740e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007412:	b00d      	add	sp, #52	; 0x34
 8007414:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007418:	4642      	mov	r2, r8
 800741a:	464b      	mov	r3, r9
 800741c:	4640      	mov	r0, r8
 800741e:	4649      	mov	r1, r9
 8007420:	f7f9 fd86 	bl	8000f30 <__aeabi_dcmpun>
 8007424:	b110      	cbz	r0, 800742c <_printf_float+0xd8>
 8007426:	4a8c      	ldr	r2, [pc, #560]	; (8007658 <_printf_float+0x304>)
 8007428:	4b8c      	ldr	r3, [pc, #560]	; (800765c <_printf_float+0x308>)
 800742a:	e7da      	b.n	80073e2 <_printf_float+0x8e>
 800742c:	6861      	ldr	r1, [r4, #4]
 800742e:	1c4b      	adds	r3, r1, #1
 8007430:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 8007434:	a80a      	add	r0, sp, #40	; 0x28
 8007436:	d13e      	bne.n	80074b6 <_printf_float+0x162>
 8007438:	2306      	movs	r3, #6
 800743a:	6063      	str	r3, [r4, #4]
 800743c:	2300      	movs	r3, #0
 800743e:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8007442:	ab09      	add	r3, sp, #36	; 0x24
 8007444:	9300      	str	r3, [sp, #0]
 8007446:	ec49 8b10 	vmov	d0, r8, r9
 800744a:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800744e:	6022      	str	r2, [r4, #0]
 8007450:	f8cd a004 	str.w	sl, [sp, #4]
 8007454:	6861      	ldr	r1, [r4, #4]
 8007456:	4628      	mov	r0, r5
 8007458:	f7ff fee7 	bl	800722a <__cvt>
 800745c:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 8007460:	2b47      	cmp	r3, #71	; 0x47
 8007462:	4680      	mov	r8, r0
 8007464:	d109      	bne.n	800747a <_printf_float+0x126>
 8007466:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007468:	1cd8      	adds	r0, r3, #3
 800746a:	db02      	blt.n	8007472 <_printf_float+0x11e>
 800746c:	6862      	ldr	r2, [r4, #4]
 800746e:	4293      	cmp	r3, r2
 8007470:	dd47      	ble.n	8007502 <_printf_float+0x1ae>
 8007472:	f1aa 0a02 	sub.w	sl, sl, #2
 8007476:	fa5f fa8a 	uxtb.w	sl, sl
 800747a:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800747e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007480:	d824      	bhi.n	80074cc <_printf_float+0x178>
 8007482:	3901      	subs	r1, #1
 8007484:	4652      	mov	r2, sl
 8007486:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800748a:	9109      	str	r1, [sp, #36]	; 0x24
 800748c:	f7ff ff2e 	bl	80072ec <__exponent>
 8007490:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007492:	1813      	adds	r3, r2, r0
 8007494:	2a01      	cmp	r2, #1
 8007496:	4681      	mov	r9, r0
 8007498:	6123      	str	r3, [r4, #16]
 800749a:	dc02      	bgt.n	80074a2 <_printf_float+0x14e>
 800749c:	6822      	ldr	r2, [r4, #0]
 800749e:	07d1      	lsls	r1, r2, #31
 80074a0:	d501      	bpl.n	80074a6 <_printf_float+0x152>
 80074a2:	3301      	adds	r3, #1
 80074a4:	6123      	str	r3, [r4, #16]
 80074a6:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80074aa:	2b00      	cmp	r3, #0
 80074ac:	d0a5      	beq.n	80073fa <_printf_float+0xa6>
 80074ae:	232d      	movs	r3, #45	; 0x2d
 80074b0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80074b4:	e7a1      	b.n	80073fa <_printf_float+0xa6>
 80074b6:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 80074ba:	f000 8177 	beq.w	80077ac <_printf_float+0x458>
 80074be:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 80074c2:	d1bb      	bne.n	800743c <_printf_float+0xe8>
 80074c4:	2900      	cmp	r1, #0
 80074c6:	d1b9      	bne.n	800743c <_printf_float+0xe8>
 80074c8:	2301      	movs	r3, #1
 80074ca:	e7b6      	b.n	800743a <_printf_float+0xe6>
 80074cc:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 80074d0:	d119      	bne.n	8007506 <_printf_float+0x1b2>
 80074d2:	2900      	cmp	r1, #0
 80074d4:	6863      	ldr	r3, [r4, #4]
 80074d6:	dd0c      	ble.n	80074f2 <_printf_float+0x19e>
 80074d8:	6121      	str	r1, [r4, #16]
 80074da:	b913      	cbnz	r3, 80074e2 <_printf_float+0x18e>
 80074dc:	6822      	ldr	r2, [r4, #0]
 80074de:	07d2      	lsls	r2, r2, #31
 80074e0:	d502      	bpl.n	80074e8 <_printf_float+0x194>
 80074e2:	3301      	adds	r3, #1
 80074e4:	440b      	add	r3, r1
 80074e6:	6123      	str	r3, [r4, #16]
 80074e8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80074ea:	65a3      	str	r3, [r4, #88]	; 0x58
 80074ec:	f04f 0900 	mov.w	r9, #0
 80074f0:	e7d9      	b.n	80074a6 <_printf_float+0x152>
 80074f2:	b913      	cbnz	r3, 80074fa <_printf_float+0x1a6>
 80074f4:	6822      	ldr	r2, [r4, #0]
 80074f6:	07d0      	lsls	r0, r2, #31
 80074f8:	d501      	bpl.n	80074fe <_printf_float+0x1aa>
 80074fa:	3302      	adds	r3, #2
 80074fc:	e7f3      	b.n	80074e6 <_printf_float+0x192>
 80074fe:	2301      	movs	r3, #1
 8007500:	e7f1      	b.n	80074e6 <_printf_float+0x192>
 8007502:	f04f 0a67 	mov.w	sl, #103	; 0x67
 8007506:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800750a:	4293      	cmp	r3, r2
 800750c:	db05      	blt.n	800751a <_printf_float+0x1c6>
 800750e:	6822      	ldr	r2, [r4, #0]
 8007510:	6123      	str	r3, [r4, #16]
 8007512:	07d1      	lsls	r1, r2, #31
 8007514:	d5e8      	bpl.n	80074e8 <_printf_float+0x194>
 8007516:	3301      	adds	r3, #1
 8007518:	e7e5      	b.n	80074e6 <_printf_float+0x192>
 800751a:	2b00      	cmp	r3, #0
 800751c:	bfd4      	ite	le
 800751e:	f1c3 0302 	rsble	r3, r3, #2
 8007522:	2301      	movgt	r3, #1
 8007524:	4413      	add	r3, r2
 8007526:	e7de      	b.n	80074e6 <_printf_float+0x192>
 8007528:	6823      	ldr	r3, [r4, #0]
 800752a:	055a      	lsls	r2, r3, #21
 800752c:	d407      	bmi.n	800753e <_printf_float+0x1ea>
 800752e:	6923      	ldr	r3, [r4, #16]
 8007530:	4642      	mov	r2, r8
 8007532:	4631      	mov	r1, r6
 8007534:	4628      	mov	r0, r5
 8007536:	47b8      	blx	r7
 8007538:	3001      	adds	r0, #1
 800753a:	d12b      	bne.n	8007594 <_printf_float+0x240>
 800753c:	e767      	b.n	800740e <_printf_float+0xba>
 800753e:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8007542:	f240 80dc 	bls.w	80076fe <_printf_float+0x3aa>
 8007546:	2200      	movs	r2, #0
 8007548:	2300      	movs	r3, #0
 800754a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800754e:	f7f9 fcbd 	bl	8000ecc <__aeabi_dcmpeq>
 8007552:	2800      	cmp	r0, #0
 8007554:	d033      	beq.n	80075be <_printf_float+0x26a>
 8007556:	2301      	movs	r3, #1
 8007558:	4a41      	ldr	r2, [pc, #260]	; (8007660 <_printf_float+0x30c>)
 800755a:	4631      	mov	r1, r6
 800755c:	4628      	mov	r0, r5
 800755e:	47b8      	blx	r7
 8007560:	3001      	adds	r0, #1
 8007562:	f43f af54 	beq.w	800740e <_printf_float+0xba>
 8007566:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800756a:	429a      	cmp	r2, r3
 800756c:	db02      	blt.n	8007574 <_printf_float+0x220>
 800756e:	6823      	ldr	r3, [r4, #0]
 8007570:	07d8      	lsls	r0, r3, #31
 8007572:	d50f      	bpl.n	8007594 <_printf_float+0x240>
 8007574:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007578:	4631      	mov	r1, r6
 800757a:	4628      	mov	r0, r5
 800757c:	47b8      	blx	r7
 800757e:	3001      	adds	r0, #1
 8007580:	f43f af45 	beq.w	800740e <_printf_float+0xba>
 8007584:	f04f 0800 	mov.w	r8, #0
 8007588:	f104 091a 	add.w	r9, r4, #26
 800758c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800758e:	3b01      	subs	r3, #1
 8007590:	4543      	cmp	r3, r8
 8007592:	dc09      	bgt.n	80075a8 <_printf_float+0x254>
 8007594:	6823      	ldr	r3, [r4, #0]
 8007596:	079b      	lsls	r3, r3, #30
 8007598:	f100 8103 	bmi.w	80077a2 <_printf_float+0x44e>
 800759c:	68e0      	ldr	r0, [r4, #12]
 800759e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80075a0:	4298      	cmp	r0, r3
 80075a2:	bfb8      	it	lt
 80075a4:	4618      	movlt	r0, r3
 80075a6:	e734      	b.n	8007412 <_printf_float+0xbe>
 80075a8:	2301      	movs	r3, #1
 80075aa:	464a      	mov	r2, r9
 80075ac:	4631      	mov	r1, r6
 80075ae:	4628      	mov	r0, r5
 80075b0:	47b8      	blx	r7
 80075b2:	3001      	adds	r0, #1
 80075b4:	f43f af2b 	beq.w	800740e <_printf_float+0xba>
 80075b8:	f108 0801 	add.w	r8, r8, #1
 80075bc:	e7e6      	b.n	800758c <_printf_float+0x238>
 80075be:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80075c0:	2b00      	cmp	r3, #0
 80075c2:	dc2b      	bgt.n	800761c <_printf_float+0x2c8>
 80075c4:	2301      	movs	r3, #1
 80075c6:	4a26      	ldr	r2, [pc, #152]	; (8007660 <_printf_float+0x30c>)
 80075c8:	4631      	mov	r1, r6
 80075ca:	4628      	mov	r0, r5
 80075cc:	47b8      	blx	r7
 80075ce:	3001      	adds	r0, #1
 80075d0:	f43f af1d 	beq.w	800740e <_printf_float+0xba>
 80075d4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80075d6:	b923      	cbnz	r3, 80075e2 <_printf_float+0x28e>
 80075d8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80075da:	b913      	cbnz	r3, 80075e2 <_printf_float+0x28e>
 80075dc:	6823      	ldr	r3, [r4, #0]
 80075de:	07d9      	lsls	r1, r3, #31
 80075e0:	d5d8      	bpl.n	8007594 <_printf_float+0x240>
 80075e2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80075e6:	4631      	mov	r1, r6
 80075e8:	4628      	mov	r0, r5
 80075ea:	47b8      	blx	r7
 80075ec:	3001      	adds	r0, #1
 80075ee:	f43f af0e 	beq.w	800740e <_printf_float+0xba>
 80075f2:	f04f 0900 	mov.w	r9, #0
 80075f6:	f104 0a1a 	add.w	sl, r4, #26
 80075fa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80075fc:	425b      	negs	r3, r3
 80075fe:	454b      	cmp	r3, r9
 8007600:	dc01      	bgt.n	8007606 <_printf_float+0x2b2>
 8007602:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007604:	e794      	b.n	8007530 <_printf_float+0x1dc>
 8007606:	2301      	movs	r3, #1
 8007608:	4652      	mov	r2, sl
 800760a:	4631      	mov	r1, r6
 800760c:	4628      	mov	r0, r5
 800760e:	47b8      	blx	r7
 8007610:	3001      	adds	r0, #1
 8007612:	f43f aefc 	beq.w	800740e <_printf_float+0xba>
 8007616:	f109 0901 	add.w	r9, r9, #1
 800761a:	e7ee      	b.n	80075fa <_printf_float+0x2a6>
 800761c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800761e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007620:	429a      	cmp	r2, r3
 8007622:	bfa8      	it	ge
 8007624:	461a      	movge	r2, r3
 8007626:	2a00      	cmp	r2, #0
 8007628:	4691      	mov	r9, r2
 800762a:	dd07      	ble.n	800763c <_printf_float+0x2e8>
 800762c:	4613      	mov	r3, r2
 800762e:	4631      	mov	r1, r6
 8007630:	4642      	mov	r2, r8
 8007632:	4628      	mov	r0, r5
 8007634:	47b8      	blx	r7
 8007636:	3001      	adds	r0, #1
 8007638:	f43f aee9 	beq.w	800740e <_printf_float+0xba>
 800763c:	f104 031a 	add.w	r3, r4, #26
 8007640:	f04f 0b00 	mov.w	fp, #0
 8007644:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007648:	9306      	str	r3, [sp, #24]
 800764a:	e015      	b.n	8007678 <_printf_float+0x324>
 800764c:	7fefffff 	.word	0x7fefffff
 8007650:	0800bf98 	.word	0x0800bf98
 8007654:	0800bf94 	.word	0x0800bf94
 8007658:	0800bfa0 	.word	0x0800bfa0
 800765c:	0800bf9c 	.word	0x0800bf9c
 8007660:	0800bfa4 	.word	0x0800bfa4
 8007664:	2301      	movs	r3, #1
 8007666:	9a06      	ldr	r2, [sp, #24]
 8007668:	4631      	mov	r1, r6
 800766a:	4628      	mov	r0, r5
 800766c:	47b8      	blx	r7
 800766e:	3001      	adds	r0, #1
 8007670:	f43f aecd 	beq.w	800740e <_printf_float+0xba>
 8007674:	f10b 0b01 	add.w	fp, fp, #1
 8007678:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 800767c:	ebaa 0309 	sub.w	r3, sl, r9
 8007680:	455b      	cmp	r3, fp
 8007682:	dcef      	bgt.n	8007664 <_printf_float+0x310>
 8007684:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007688:	429a      	cmp	r2, r3
 800768a:	44d0      	add	r8, sl
 800768c:	db15      	blt.n	80076ba <_printf_float+0x366>
 800768e:	6823      	ldr	r3, [r4, #0]
 8007690:	07da      	lsls	r2, r3, #31
 8007692:	d412      	bmi.n	80076ba <_printf_float+0x366>
 8007694:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007696:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007698:	eba3 020a 	sub.w	r2, r3, sl
 800769c:	eba3 0a01 	sub.w	sl, r3, r1
 80076a0:	4592      	cmp	sl, r2
 80076a2:	bfa8      	it	ge
 80076a4:	4692      	movge	sl, r2
 80076a6:	f1ba 0f00 	cmp.w	sl, #0
 80076aa:	dc0e      	bgt.n	80076ca <_printf_float+0x376>
 80076ac:	f04f 0800 	mov.w	r8, #0
 80076b0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80076b4:	f104 091a 	add.w	r9, r4, #26
 80076b8:	e019      	b.n	80076ee <_printf_float+0x39a>
 80076ba:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80076be:	4631      	mov	r1, r6
 80076c0:	4628      	mov	r0, r5
 80076c2:	47b8      	blx	r7
 80076c4:	3001      	adds	r0, #1
 80076c6:	d1e5      	bne.n	8007694 <_printf_float+0x340>
 80076c8:	e6a1      	b.n	800740e <_printf_float+0xba>
 80076ca:	4653      	mov	r3, sl
 80076cc:	4642      	mov	r2, r8
 80076ce:	4631      	mov	r1, r6
 80076d0:	4628      	mov	r0, r5
 80076d2:	47b8      	blx	r7
 80076d4:	3001      	adds	r0, #1
 80076d6:	d1e9      	bne.n	80076ac <_printf_float+0x358>
 80076d8:	e699      	b.n	800740e <_printf_float+0xba>
 80076da:	2301      	movs	r3, #1
 80076dc:	464a      	mov	r2, r9
 80076de:	4631      	mov	r1, r6
 80076e0:	4628      	mov	r0, r5
 80076e2:	47b8      	blx	r7
 80076e4:	3001      	adds	r0, #1
 80076e6:	f43f ae92 	beq.w	800740e <_printf_float+0xba>
 80076ea:	f108 0801 	add.w	r8, r8, #1
 80076ee:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80076f2:	1a9b      	subs	r3, r3, r2
 80076f4:	eba3 030a 	sub.w	r3, r3, sl
 80076f8:	4543      	cmp	r3, r8
 80076fa:	dcee      	bgt.n	80076da <_printf_float+0x386>
 80076fc:	e74a      	b.n	8007594 <_printf_float+0x240>
 80076fe:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007700:	2a01      	cmp	r2, #1
 8007702:	dc01      	bgt.n	8007708 <_printf_float+0x3b4>
 8007704:	07db      	lsls	r3, r3, #31
 8007706:	d53a      	bpl.n	800777e <_printf_float+0x42a>
 8007708:	2301      	movs	r3, #1
 800770a:	4642      	mov	r2, r8
 800770c:	4631      	mov	r1, r6
 800770e:	4628      	mov	r0, r5
 8007710:	47b8      	blx	r7
 8007712:	3001      	adds	r0, #1
 8007714:	f43f ae7b 	beq.w	800740e <_printf_float+0xba>
 8007718:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800771c:	4631      	mov	r1, r6
 800771e:	4628      	mov	r0, r5
 8007720:	47b8      	blx	r7
 8007722:	3001      	adds	r0, #1
 8007724:	f108 0801 	add.w	r8, r8, #1
 8007728:	f43f ae71 	beq.w	800740e <_printf_float+0xba>
 800772c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800772e:	2200      	movs	r2, #0
 8007730:	f103 3aff 	add.w	sl, r3, #4294967295	; 0xffffffff
 8007734:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007738:	2300      	movs	r3, #0
 800773a:	f7f9 fbc7 	bl	8000ecc <__aeabi_dcmpeq>
 800773e:	b9c8      	cbnz	r0, 8007774 <_printf_float+0x420>
 8007740:	4653      	mov	r3, sl
 8007742:	4642      	mov	r2, r8
 8007744:	4631      	mov	r1, r6
 8007746:	4628      	mov	r0, r5
 8007748:	47b8      	blx	r7
 800774a:	3001      	adds	r0, #1
 800774c:	d10e      	bne.n	800776c <_printf_float+0x418>
 800774e:	e65e      	b.n	800740e <_printf_float+0xba>
 8007750:	2301      	movs	r3, #1
 8007752:	4652      	mov	r2, sl
 8007754:	4631      	mov	r1, r6
 8007756:	4628      	mov	r0, r5
 8007758:	47b8      	blx	r7
 800775a:	3001      	adds	r0, #1
 800775c:	f43f ae57 	beq.w	800740e <_printf_float+0xba>
 8007760:	f108 0801 	add.w	r8, r8, #1
 8007764:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007766:	3b01      	subs	r3, #1
 8007768:	4543      	cmp	r3, r8
 800776a:	dcf1      	bgt.n	8007750 <_printf_float+0x3fc>
 800776c:	464b      	mov	r3, r9
 800776e:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8007772:	e6de      	b.n	8007532 <_printf_float+0x1de>
 8007774:	f04f 0800 	mov.w	r8, #0
 8007778:	f104 0a1a 	add.w	sl, r4, #26
 800777c:	e7f2      	b.n	8007764 <_printf_float+0x410>
 800777e:	2301      	movs	r3, #1
 8007780:	e7df      	b.n	8007742 <_printf_float+0x3ee>
 8007782:	2301      	movs	r3, #1
 8007784:	464a      	mov	r2, r9
 8007786:	4631      	mov	r1, r6
 8007788:	4628      	mov	r0, r5
 800778a:	47b8      	blx	r7
 800778c:	3001      	adds	r0, #1
 800778e:	f43f ae3e 	beq.w	800740e <_printf_float+0xba>
 8007792:	f108 0801 	add.w	r8, r8, #1
 8007796:	68e3      	ldr	r3, [r4, #12]
 8007798:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800779a:	1a9b      	subs	r3, r3, r2
 800779c:	4543      	cmp	r3, r8
 800779e:	dcf0      	bgt.n	8007782 <_printf_float+0x42e>
 80077a0:	e6fc      	b.n	800759c <_printf_float+0x248>
 80077a2:	f04f 0800 	mov.w	r8, #0
 80077a6:	f104 0919 	add.w	r9, r4, #25
 80077aa:	e7f4      	b.n	8007796 <_printf_float+0x442>
 80077ac:	2900      	cmp	r1, #0
 80077ae:	f43f ae8b 	beq.w	80074c8 <_printf_float+0x174>
 80077b2:	2300      	movs	r3, #0
 80077b4:	e9cd 0302 	strd	r0, r3, [sp, #8]
 80077b8:	ab09      	add	r3, sp, #36	; 0x24
 80077ba:	9300      	str	r3, [sp, #0]
 80077bc:	ec49 8b10 	vmov	d0, r8, r9
 80077c0:	6022      	str	r2, [r4, #0]
 80077c2:	f8cd a004 	str.w	sl, [sp, #4]
 80077c6:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80077ca:	4628      	mov	r0, r5
 80077cc:	f7ff fd2d 	bl	800722a <__cvt>
 80077d0:	4680      	mov	r8, r0
 80077d2:	e648      	b.n	8007466 <_printf_float+0x112>

080077d4 <_printf_common>:
 80077d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80077d8:	4691      	mov	r9, r2
 80077da:	461f      	mov	r7, r3
 80077dc:	688a      	ldr	r2, [r1, #8]
 80077de:	690b      	ldr	r3, [r1, #16]
 80077e0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80077e4:	4293      	cmp	r3, r2
 80077e6:	bfb8      	it	lt
 80077e8:	4613      	movlt	r3, r2
 80077ea:	f8c9 3000 	str.w	r3, [r9]
 80077ee:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80077f2:	4606      	mov	r6, r0
 80077f4:	460c      	mov	r4, r1
 80077f6:	b112      	cbz	r2, 80077fe <_printf_common+0x2a>
 80077f8:	3301      	adds	r3, #1
 80077fa:	f8c9 3000 	str.w	r3, [r9]
 80077fe:	6823      	ldr	r3, [r4, #0]
 8007800:	0699      	lsls	r1, r3, #26
 8007802:	bf42      	ittt	mi
 8007804:	f8d9 3000 	ldrmi.w	r3, [r9]
 8007808:	3302      	addmi	r3, #2
 800780a:	f8c9 3000 	strmi.w	r3, [r9]
 800780e:	6825      	ldr	r5, [r4, #0]
 8007810:	f015 0506 	ands.w	r5, r5, #6
 8007814:	d107      	bne.n	8007826 <_printf_common+0x52>
 8007816:	f104 0a19 	add.w	sl, r4, #25
 800781a:	68e3      	ldr	r3, [r4, #12]
 800781c:	f8d9 2000 	ldr.w	r2, [r9]
 8007820:	1a9b      	subs	r3, r3, r2
 8007822:	42ab      	cmp	r3, r5
 8007824:	dc28      	bgt.n	8007878 <_printf_common+0xa4>
 8007826:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800782a:	6822      	ldr	r2, [r4, #0]
 800782c:	3300      	adds	r3, #0
 800782e:	bf18      	it	ne
 8007830:	2301      	movne	r3, #1
 8007832:	0692      	lsls	r2, r2, #26
 8007834:	d42d      	bmi.n	8007892 <_printf_common+0xbe>
 8007836:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800783a:	4639      	mov	r1, r7
 800783c:	4630      	mov	r0, r6
 800783e:	47c0      	blx	r8
 8007840:	3001      	adds	r0, #1
 8007842:	d020      	beq.n	8007886 <_printf_common+0xb2>
 8007844:	6823      	ldr	r3, [r4, #0]
 8007846:	68e5      	ldr	r5, [r4, #12]
 8007848:	f8d9 2000 	ldr.w	r2, [r9]
 800784c:	f003 0306 	and.w	r3, r3, #6
 8007850:	2b04      	cmp	r3, #4
 8007852:	bf08      	it	eq
 8007854:	1aad      	subeq	r5, r5, r2
 8007856:	68a3      	ldr	r3, [r4, #8]
 8007858:	6922      	ldr	r2, [r4, #16]
 800785a:	bf0c      	ite	eq
 800785c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007860:	2500      	movne	r5, #0
 8007862:	4293      	cmp	r3, r2
 8007864:	bfc4      	itt	gt
 8007866:	1a9b      	subgt	r3, r3, r2
 8007868:	18ed      	addgt	r5, r5, r3
 800786a:	f04f 0900 	mov.w	r9, #0
 800786e:	341a      	adds	r4, #26
 8007870:	454d      	cmp	r5, r9
 8007872:	d11a      	bne.n	80078aa <_printf_common+0xd6>
 8007874:	2000      	movs	r0, #0
 8007876:	e008      	b.n	800788a <_printf_common+0xb6>
 8007878:	2301      	movs	r3, #1
 800787a:	4652      	mov	r2, sl
 800787c:	4639      	mov	r1, r7
 800787e:	4630      	mov	r0, r6
 8007880:	47c0      	blx	r8
 8007882:	3001      	adds	r0, #1
 8007884:	d103      	bne.n	800788e <_printf_common+0xba>
 8007886:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800788a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800788e:	3501      	adds	r5, #1
 8007890:	e7c3      	b.n	800781a <_printf_common+0x46>
 8007892:	18e1      	adds	r1, r4, r3
 8007894:	1c5a      	adds	r2, r3, #1
 8007896:	2030      	movs	r0, #48	; 0x30
 8007898:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800789c:	4422      	add	r2, r4
 800789e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80078a2:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80078a6:	3302      	adds	r3, #2
 80078a8:	e7c5      	b.n	8007836 <_printf_common+0x62>
 80078aa:	2301      	movs	r3, #1
 80078ac:	4622      	mov	r2, r4
 80078ae:	4639      	mov	r1, r7
 80078b0:	4630      	mov	r0, r6
 80078b2:	47c0      	blx	r8
 80078b4:	3001      	adds	r0, #1
 80078b6:	d0e6      	beq.n	8007886 <_printf_common+0xb2>
 80078b8:	f109 0901 	add.w	r9, r9, #1
 80078bc:	e7d8      	b.n	8007870 <_printf_common+0x9c>
	...

080078c0 <_printf_i>:
 80078c0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80078c4:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 80078c8:	460c      	mov	r4, r1
 80078ca:	7e09      	ldrb	r1, [r1, #24]
 80078cc:	b085      	sub	sp, #20
 80078ce:	296e      	cmp	r1, #110	; 0x6e
 80078d0:	4617      	mov	r7, r2
 80078d2:	4606      	mov	r6, r0
 80078d4:	4698      	mov	r8, r3
 80078d6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80078d8:	f000 80b3 	beq.w	8007a42 <_printf_i+0x182>
 80078dc:	d822      	bhi.n	8007924 <_printf_i+0x64>
 80078de:	2963      	cmp	r1, #99	; 0x63
 80078e0:	d036      	beq.n	8007950 <_printf_i+0x90>
 80078e2:	d80a      	bhi.n	80078fa <_printf_i+0x3a>
 80078e4:	2900      	cmp	r1, #0
 80078e6:	f000 80b9 	beq.w	8007a5c <_printf_i+0x19c>
 80078ea:	2958      	cmp	r1, #88	; 0x58
 80078ec:	f000 8083 	beq.w	80079f6 <_printf_i+0x136>
 80078f0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80078f4:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 80078f8:	e032      	b.n	8007960 <_printf_i+0xa0>
 80078fa:	2964      	cmp	r1, #100	; 0x64
 80078fc:	d001      	beq.n	8007902 <_printf_i+0x42>
 80078fe:	2969      	cmp	r1, #105	; 0x69
 8007900:	d1f6      	bne.n	80078f0 <_printf_i+0x30>
 8007902:	6820      	ldr	r0, [r4, #0]
 8007904:	6813      	ldr	r3, [r2, #0]
 8007906:	0605      	lsls	r5, r0, #24
 8007908:	f103 0104 	add.w	r1, r3, #4
 800790c:	d52a      	bpl.n	8007964 <_printf_i+0xa4>
 800790e:	681b      	ldr	r3, [r3, #0]
 8007910:	6011      	str	r1, [r2, #0]
 8007912:	2b00      	cmp	r3, #0
 8007914:	da03      	bge.n	800791e <_printf_i+0x5e>
 8007916:	222d      	movs	r2, #45	; 0x2d
 8007918:	425b      	negs	r3, r3
 800791a:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800791e:	486f      	ldr	r0, [pc, #444]	; (8007adc <_printf_i+0x21c>)
 8007920:	220a      	movs	r2, #10
 8007922:	e039      	b.n	8007998 <_printf_i+0xd8>
 8007924:	2973      	cmp	r1, #115	; 0x73
 8007926:	f000 809d 	beq.w	8007a64 <_printf_i+0x1a4>
 800792a:	d808      	bhi.n	800793e <_printf_i+0x7e>
 800792c:	296f      	cmp	r1, #111	; 0x6f
 800792e:	d020      	beq.n	8007972 <_printf_i+0xb2>
 8007930:	2970      	cmp	r1, #112	; 0x70
 8007932:	d1dd      	bne.n	80078f0 <_printf_i+0x30>
 8007934:	6823      	ldr	r3, [r4, #0]
 8007936:	f043 0320 	orr.w	r3, r3, #32
 800793a:	6023      	str	r3, [r4, #0]
 800793c:	e003      	b.n	8007946 <_printf_i+0x86>
 800793e:	2975      	cmp	r1, #117	; 0x75
 8007940:	d017      	beq.n	8007972 <_printf_i+0xb2>
 8007942:	2978      	cmp	r1, #120	; 0x78
 8007944:	d1d4      	bne.n	80078f0 <_printf_i+0x30>
 8007946:	2378      	movs	r3, #120	; 0x78
 8007948:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800794c:	4864      	ldr	r0, [pc, #400]	; (8007ae0 <_printf_i+0x220>)
 800794e:	e055      	b.n	80079fc <_printf_i+0x13c>
 8007950:	6813      	ldr	r3, [r2, #0]
 8007952:	1d19      	adds	r1, r3, #4
 8007954:	681b      	ldr	r3, [r3, #0]
 8007956:	6011      	str	r1, [r2, #0]
 8007958:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800795c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007960:	2301      	movs	r3, #1
 8007962:	e08c      	b.n	8007a7e <_printf_i+0x1be>
 8007964:	681b      	ldr	r3, [r3, #0]
 8007966:	6011      	str	r1, [r2, #0]
 8007968:	f010 0f40 	tst.w	r0, #64	; 0x40
 800796c:	bf18      	it	ne
 800796e:	b21b      	sxthne	r3, r3
 8007970:	e7cf      	b.n	8007912 <_printf_i+0x52>
 8007972:	6813      	ldr	r3, [r2, #0]
 8007974:	6825      	ldr	r5, [r4, #0]
 8007976:	1d18      	adds	r0, r3, #4
 8007978:	6010      	str	r0, [r2, #0]
 800797a:	0628      	lsls	r0, r5, #24
 800797c:	d501      	bpl.n	8007982 <_printf_i+0xc2>
 800797e:	681b      	ldr	r3, [r3, #0]
 8007980:	e002      	b.n	8007988 <_printf_i+0xc8>
 8007982:	0668      	lsls	r0, r5, #25
 8007984:	d5fb      	bpl.n	800797e <_printf_i+0xbe>
 8007986:	881b      	ldrh	r3, [r3, #0]
 8007988:	4854      	ldr	r0, [pc, #336]	; (8007adc <_printf_i+0x21c>)
 800798a:	296f      	cmp	r1, #111	; 0x6f
 800798c:	bf14      	ite	ne
 800798e:	220a      	movne	r2, #10
 8007990:	2208      	moveq	r2, #8
 8007992:	2100      	movs	r1, #0
 8007994:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007998:	6865      	ldr	r5, [r4, #4]
 800799a:	60a5      	str	r5, [r4, #8]
 800799c:	2d00      	cmp	r5, #0
 800799e:	f2c0 8095 	blt.w	8007acc <_printf_i+0x20c>
 80079a2:	6821      	ldr	r1, [r4, #0]
 80079a4:	f021 0104 	bic.w	r1, r1, #4
 80079a8:	6021      	str	r1, [r4, #0]
 80079aa:	2b00      	cmp	r3, #0
 80079ac:	d13d      	bne.n	8007a2a <_printf_i+0x16a>
 80079ae:	2d00      	cmp	r5, #0
 80079b0:	f040 808e 	bne.w	8007ad0 <_printf_i+0x210>
 80079b4:	4665      	mov	r5, ip
 80079b6:	2a08      	cmp	r2, #8
 80079b8:	d10b      	bne.n	80079d2 <_printf_i+0x112>
 80079ba:	6823      	ldr	r3, [r4, #0]
 80079bc:	07db      	lsls	r3, r3, #31
 80079be:	d508      	bpl.n	80079d2 <_printf_i+0x112>
 80079c0:	6923      	ldr	r3, [r4, #16]
 80079c2:	6862      	ldr	r2, [r4, #4]
 80079c4:	429a      	cmp	r2, r3
 80079c6:	bfde      	ittt	le
 80079c8:	2330      	movle	r3, #48	; 0x30
 80079ca:	f805 3c01 	strble.w	r3, [r5, #-1]
 80079ce:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 80079d2:	ebac 0305 	sub.w	r3, ip, r5
 80079d6:	6123      	str	r3, [r4, #16]
 80079d8:	f8cd 8000 	str.w	r8, [sp]
 80079dc:	463b      	mov	r3, r7
 80079de:	aa03      	add	r2, sp, #12
 80079e0:	4621      	mov	r1, r4
 80079e2:	4630      	mov	r0, r6
 80079e4:	f7ff fef6 	bl	80077d4 <_printf_common>
 80079e8:	3001      	adds	r0, #1
 80079ea:	d14d      	bne.n	8007a88 <_printf_i+0x1c8>
 80079ec:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80079f0:	b005      	add	sp, #20
 80079f2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80079f6:	4839      	ldr	r0, [pc, #228]	; (8007adc <_printf_i+0x21c>)
 80079f8:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 80079fc:	6813      	ldr	r3, [r2, #0]
 80079fe:	6821      	ldr	r1, [r4, #0]
 8007a00:	1d1d      	adds	r5, r3, #4
 8007a02:	681b      	ldr	r3, [r3, #0]
 8007a04:	6015      	str	r5, [r2, #0]
 8007a06:	060a      	lsls	r2, r1, #24
 8007a08:	d50b      	bpl.n	8007a22 <_printf_i+0x162>
 8007a0a:	07ca      	lsls	r2, r1, #31
 8007a0c:	bf44      	itt	mi
 8007a0e:	f041 0120 	orrmi.w	r1, r1, #32
 8007a12:	6021      	strmi	r1, [r4, #0]
 8007a14:	b91b      	cbnz	r3, 8007a1e <_printf_i+0x15e>
 8007a16:	6822      	ldr	r2, [r4, #0]
 8007a18:	f022 0220 	bic.w	r2, r2, #32
 8007a1c:	6022      	str	r2, [r4, #0]
 8007a1e:	2210      	movs	r2, #16
 8007a20:	e7b7      	b.n	8007992 <_printf_i+0xd2>
 8007a22:	064d      	lsls	r5, r1, #25
 8007a24:	bf48      	it	mi
 8007a26:	b29b      	uxthmi	r3, r3
 8007a28:	e7ef      	b.n	8007a0a <_printf_i+0x14a>
 8007a2a:	4665      	mov	r5, ip
 8007a2c:	fbb3 f1f2 	udiv	r1, r3, r2
 8007a30:	fb02 3311 	mls	r3, r2, r1, r3
 8007a34:	5cc3      	ldrb	r3, [r0, r3]
 8007a36:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8007a3a:	460b      	mov	r3, r1
 8007a3c:	2900      	cmp	r1, #0
 8007a3e:	d1f5      	bne.n	8007a2c <_printf_i+0x16c>
 8007a40:	e7b9      	b.n	80079b6 <_printf_i+0xf6>
 8007a42:	6813      	ldr	r3, [r2, #0]
 8007a44:	6825      	ldr	r5, [r4, #0]
 8007a46:	6961      	ldr	r1, [r4, #20]
 8007a48:	1d18      	adds	r0, r3, #4
 8007a4a:	6010      	str	r0, [r2, #0]
 8007a4c:	0628      	lsls	r0, r5, #24
 8007a4e:	681b      	ldr	r3, [r3, #0]
 8007a50:	d501      	bpl.n	8007a56 <_printf_i+0x196>
 8007a52:	6019      	str	r1, [r3, #0]
 8007a54:	e002      	b.n	8007a5c <_printf_i+0x19c>
 8007a56:	066a      	lsls	r2, r5, #25
 8007a58:	d5fb      	bpl.n	8007a52 <_printf_i+0x192>
 8007a5a:	8019      	strh	r1, [r3, #0]
 8007a5c:	2300      	movs	r3, #0
 8007a5e:	6123      	str	r3, [r4, #16]
 8007a60:	4665      	mov	r5, ip
 8007a62:	e7b9      	b.n	80079d8 <_printf_i+0x118>
 8007a64:	6813      	ldr	r3, [r2, #0]
 8007a66:	1d19      	adds	r1, r3, #4
 8007a68:	6011      	str	r1, [r2, #0]
 8007a6a:	681d      	ldr	r5, [r3, #0]
 8007a6c:	6862      	ldr	r2, [r4, #4]
 8007a6e:	2100      	movs	r1, #0
 8007a70:	4628      	mov	r0, r5
 8007a72:	f7f9 f985 	bl	8000d80 <memchr>
 8007a76:	b108      	cbz	r0, 8007a7c <_printf_i+0x1bc>
 8007a78:	1b40      	subs	r0, r0, r5
 8007a7a:	6060      	str	r0, [r4, #4]
 8007a7c:	6863      	ldr	r3, [r4, #4]
 8007a7e:	6123      	str	r3, [r4, #16]
 8007a80:	2300      	movs	r3, #0
 8007a82:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007a86:	e7a7      	b.n	80079d8 <_printf_i+0x118>
 8007a88:	6923      	ldr	r3, [r4, #16]
 8007a8a:	462a      	mov	r2, r5
 8007a8c:	4639      	mov	r1, r7
 8007a8e:	4630      	mov	r0, r6
 8007a90:	47c0      	blx	r8
 8007a92:	3001      	adds	r0, #1
 8007a94:	d0aa      	beq.n	80079ec <_printf_i+0x12c>
 8007a96:	6823      	ldr	r3, [r4, #0]
 8007a98:	079b      	lsls	r3, r3, #30
 8007a9a:	d413      	bmi.n	8007ac4 <_printf_i+0x204>
 8007a9c:	68e0      	ldr	r0, [r4, #12]
 8007a9e:	9b03      	ldr	r3, [sp, #12]
 8007aa0:	4298      	cmp	r0, r3
 8007aa2:	bfb8      	it	lt
 8007aa4:	4618      	movlt	r0, r3
 8007aa6:	e7a3      	b.n	80079f0 <_printf_i+0x130>
 8007aa8:	2301      	movs	r3, #1
 8007aaa:	464a      	mov	r2, r9
 8007aac:	4639      	mov	r1, r7
 8007aae:	4630      	mov	r0, r6
 8007ab0:	47c0      	blx	r8
 8007ab2:	3001      	adds	r0, #1
 8007ab4:	d09a      	beq.n	80079ec <_printf_i+0x12c>
 8007ab6:	3501      	adds	r5, #1
 8007ab8:	68e3      	ldr	r3, [r4, #12]
 8007aba:	9a03      	ldr	r2, [sp, #12]
 8007abc:	1a9b      	subs	r3, r3, r2
 8007abe:	42ab      	cmp	r3, r5
 8007ac0:	dcf2      	bgt.n	8007aa8 <_printf_i+0x1e8>
 8007ac2:	e7eb      	b.n	8007a9c <_printf_i+0x1dc>
 8007ac4:	2500      	movs	r5, #0
 8007ac6:	f104 0919 	add.w	r9, r4, #25
 8007aca:	e7f5      	b.n	8007ab8 <_printf_i+0x1f8>
 8007acc:	2b00      	cmp	r3, #0
 8007ace:	d1ac      	bne.n	8007a2a <_printf_i+0x16a>
 8007ad0:	7803      	ldrb	r3, [r0, #0]
 8007ad2:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007ad6:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007ada:	e76c      	b.n	80079b6 <_printf_i+0xf6>
 8007adc:	0800bfa6 	.word	0x0800bfa6
 8007ae0:	0800bfb7 	.word	0x0800bfb7

08007ae4 <iprintf>:
 8007ae4:	b40f      	push	{r0, r1, r2, r3}
 8007ae6:	4b0a      	ldr	r3, [pc, #40]	; (8007b10 <iprintf+0x2c>)
 8007ae8:	b513      	push	{r0, r1, r4, lr}
 8007aea:	681c      	ldr	r4, [r3, #0]
 8007aec:	b124      	cbz	r4, 8007af8 <iprintf+0x14>
 8007aee:	69a3      	ldr	r3, [r4, #24]
 8007af0:	b913      	cbnz	r3, 8007af8 <iprintf+0x14>
 8007af2:	4620      	mov	r0, r4
 8007af4:	f001 f888 	bl	8008c08 <__sinit>
 8007af8:	ab05      	add	r3, sp, #20
 8007afa:	9a04      	ldr	r2, [sp, #16]
 8007afc:	68a1      	ldr	r1, [r4, #8]
 8007afe:	9301      	str	r3, [sp, #4]
 8007b00:	4620      	mov	r0, r4
 8007b02:	f001 fe93 	bl	800982c <_vfiprintf_r>
 8007b06:	b002      	add	sp, #8
 8007b08:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007b0c:	b004      	add	sp, #16
 8007b0e:	4770      	bx	lr
 8007b10:	20000064 	.word	0x20000064

08007b14 <_puts_r>:
 8007b14:	b570      	push	{r4, r5, r6, lr}
 8007b16:	460e      	mov	r6, r1
 8007b18:	4605      	mov	r5, r0
 8007b1a:	b118      	cbz	r0, 8007b24 <_puts_r+0x10>
 8007b1c:	6983      	ldr	r3, [r0, #24]
 8007b1e:	b90b      	cbnz	r3, 8007b24 <_puts_r+0x10>
 8007b20:	f001 f872 	bl	8008c08 <__sinit>
 8007b24:	69ab      	ldr	r3, [r5, #24]
 8007b26:	68ac      	ldr	r4, [r5, #8]
 8007b28:	b913      	cbnz	r3, 8007b30 <_puts_r+0x1c>
 8007b2a:	4628      	mov	r0, r5
 8007b2c:	f001 f86c 	bl	8008c08 <__sinit>
 8007b30:	4b23      	ldr	r3, [pc, #140]	; (8007bc0 <_puts_r+0xac>)
 8007b32:	429c      	cmp	r4, r3
 8007b34:	d117      	bne.n	8007b66 <_puts_r+0x52>
 8007b36:	686c      	ldr	r4, [r5, #4]
 8007b38:	89a3      	ldrh	r3, [r4, #12]
 8007b3a:	071b      	lsls	r3, r3, #28
 8007b3c:	d51d      	bpl.n	8007b7a <_puts_r+0x66>
 8007b3e:	6923      	ldr	r3, [r4, #16]
 8007b40:	b1db      	cbz	r3, 8007b7a <_puts_r+0x66>
 8007b42:	3e01      	subs	r6, #1
 8007b44:	68a3      	ldr	r3, [r4, #8]
 8007b46:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8007b4a:	3b01      	subs	r3, #1
 8007b4c:	60a3      	str	r3, [r4, #8]
 8007b4e:	b9e9      	cbnz	r1, 8007b8c <_puts_r+0x78>
 8007b50:	2b00      	cmp	r3, #0
 8007b52:	da2e      	bge.n	8007bb2 <_puts_r+0x9e>
 8007b54:	4622      	mov	r2, r4
 8007b56:	210a      	movs	r1, #10
 8007b58:	4628      	mov	r0, r5
 8007b5a:	f000 f85f 	bl	8007c1c <__swbuf_r>
 8007b5e:	3001      	adds	r0, #1
 8007b60:	d011      	beq.n	8007b86 <_puts_r+0x72>
 8007b62:	200a      	movs	r0, #10
 8007b64:	e011      	b.n	8007b8a <_puts_r+0x76>
 8007b66:	4b17      	ldr	r3, [pc, #92]	; (8007bc4 <_puts_r+0xb0>)
 8007b68:	429c      	cmp	r4, r3
 8007b6a:	d101      	bne.n	8007b70 <_puts_r+0x5c>
 8007b6c:	68ac      	ldr	r4, [r5, #8]
 8007b6e:	e7e3      	b.n	8007b38 <_puts_r+0x24>
 8007b70:	4b15      	ldr	r3, [pc, #84]	; (8007bc8 <_puts_r+0xb4>)
 8007b72:	429c      	cmp	r4, r3
 8007b74:	bf08      	it	eq
 8007b76:	68ec      	ldreq	r4, [r5, #12]
 8007b78:	e7de      	b.n	8007b38 <_puts_r+0x24>
 8007b7a:	4621      	mov	r1, r4
 8007b7c:	4628      	mov	r0, r5
 8007b7e:	f000 f89f 	bl	8007cc0 <__swsetup_r>
 8007b82:	2800      	cmp	r0, #0
 8007b84:	d0dd      	beq.n	8007b42 <_puts_r+0x2e>
 8007b86:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007b8a:	bd70      	pop	{r4, r5, r6, pc}
 8007b8c:	2b00      	cmp	r3, #0
 8007b8e:	da04      	bge.n	8007b9a <_puts_r+0x86>
 8007b90:	69a2      	ldr	r2, [r4, #24]
 8007b92:	429a      	cmp	r2, r3
 8007b94:	dc06      	bgt.n	8007ba4 <_puts_r+0x90>
 8007b96:	290a      	cmp	r1, #10
 8007b98:	d004      	beq.n	8007ba4 <_puts_r+0x90>
 8007b9a:	6823      	ldr	r3, [r4, #0]
 8007b9c:	1c5a      	adds	r2, r3, #1
 8007b9e:	6022      	str	r2, [r4, #0]
 8007ba0:	7019      	strb	r1, [r3, #0]
 8007ba2:	e7cf      	b.n	8007b44 <_puts_r+0x30>
 8007ba4:	4622      	mov	r2, r4
 8007ba6:	4628      	mov	r0, r5
 8007ba8:	f000 f838 	bl	8007c1c <__swbuf_r>
 8007bac:	3001      	adds	r0, #1
 8007bae:	d1c9      	bne.n	8007b44 <_puts_r+0x30>
 8007bb0:	e7e9      	b.n	8007b86 <_puts_r+0x72>
 8007bb2:	6823      	ldr	r3, [r4, #0]
 8007bb4:	200a      	movs	r0, #10
 8007bb6:	1c5a      	adds	r2, r3, #1
 8007bb8:	6022      	str	r2, [r4, #0]
 8007bba:	7018      	strb	r0, [r3, #0]
 8007bbc:	e7e5      	b.n	8007b8a <_puts_r+0x76>
 8007bbe:	bf00      	nop
 8007bc0:	0800bff8 	.word	0x0800bff8
 8007bc4:	0800c018 	.word	0x0800c018
 8007bc8:	0800bfd8 	.word	0x0800bfd8

08007bcc <puts>:
 8007bcc:	4b02      	ldr	r3, [pc, #8]	; (8007bd8 <puts+0xc>)
 8007bce:	4601      	mov	r1, r0
 8007bd0:	6818      	ldr	r0, [r3, #0]
 8007bd2:	f7ff bf9f 	b.w	8007b14 <_puts_r>
 8007bd6:	bf00      	nop
 8007bd8:	20000064 	.word	0x20000064

08007bdc <siprintf>:
 8007bdc:	b40e      	push	{r1, r2, r3}
 8007bde:	b500      	push	{lr}
 8007be0:	b09c      	sub	sp, #112	; 0x70
 8007be2:	ab1d      	add	r3, sp, #116	; 0x74
 8007be4:	9002      	str	r0, [sp, #8]
 8007be6:	9006      	str	r0, [sp, #24]
 8007be8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8007bec:	4809      	ldr	r0, [pc, #36]	; (8007c14 <siprintf+0x38>)
 8007bee:	9107      	str	r1, [sp, #28]
 8007bf0:	9104      	str	r1, [sp, #16]
 8007bf2:	4909      	ldr	r1, [pc, #36]	; (8007c18 <siprintf+0x3c>)
 8007bf4:	f853 2b04 	ldr.w	r2, [r3], #4
 8007bf8:	9105      	str	r1, [sp, #20]
 8007bfa:	6800      	ldr	r0, [r0, #0]
 8007bfc:	9301      	str	r3, [sp, #4]
 8007bfe:	a902      	add	r1, sp, #8
 8007c00:	f001 fcf2 	bl	80095e8 <_svfiprintf_r>
 8007c04:	9b02      	ldr	r3, [sp, #8]
 8007c06:	2200      	movs	r2, #0
 8007c08:	701a      	strb	r2, [r3, #0]
 8007c0a:	b01c      	add	sp, #112	; 0x70
 8007c0c:	f85d eb04 	ldr.w	lr, [sp], #4
 8007c10:	b003      	add	sp, #12
 8007c12:	4770      	bx	lr
 8007c14:	20000064 	.word	0x20000064
 8007c18:	ffff0208 	.word	0xffff0208

08007c1c <__swbuf_r>:
 8007c1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007c1e:	460e      	mov	r6, r1
 8007c20:	4614      	mov	r4, r2
 8007c22:	4605      	mov	r5, r0
 8007c24:	b118      	cbz	r0, 8007c2e <__swbuf_r+0x12>
 8007c26:	6983      	ldr	r3, [r0, #24]
 8007c28:	b90b      	cbnz	r3, 8007c2e <__swbuf_r+0x12>
 8007c2a:	f000 ffed 	bl	8008c08 <__sinit>
 8007c2e:	4b21      	ldr	r3, [pc, #132]	; (8007cb4 <__swbuf_r+0x98>)
 8007c30:	429c      	cmp	r4, r3
 8007c32:	d12a      	bne.n	8007c8a <__swbuf_r+0x6e>
 8007c34:	686c      	ldr	r4, [r5, #4]
 8007c36:	69a3      	ldr	r3, [r4, #24]
 8007c38:	60a3      	str	r3, [r4, #8]
 8007c3a:	89a3      	ldrh	r3, [r4, #12]
 8007c3c:	071a      	lsls	r2, r3, #28
 8007c3e:	d52e      	bpl.n	8007c9e <__swbuf_r+0x82>
 8007c40:	6923      	ldr	r3, [r4, #16]
 8007c42:	b363      	cbz	r3, 8007c9e <__swbuf_r+0x82>
 8007c44:	6923      	ldr	r3, [r4, #16]
 8007c46:	6820      	ldr	r0, [r4, #0]
 8007c48:	1ac0      	subs	r0, r0, r3
 8007c4a:	6963      	ldr	r3, [r4, #20]
 8007c4c:	b2f6      	uxtb	r6, r6
 8007c4e:	4283      	cmp	r3, r0
 8007c50:	4637      	mov	r7, r6
 8007c52:	dc04      	bgt.n	8007c5e <__swbuf_r+0x42>
 8007c54:	4621      	mov	r1, r4
 8007c56:	4628      	mov	r0, r5
 8007c58:	f000 ff6c 	bl	8008b34 <_fflush_r>
 8007c5c:	bb28      	cbnz	r0, 8007caa <__swbuf_r+0x8e>
 8007c5e:	68a3      	ldr	r3, [r4, #8]
 8007c60:	3b01      	subs	r3, #1
 8007c62:	60a3      	str	r3, [r4, #8]
 8007c64:	6823      	ldr	r3, [r4, #0]
 8007c66:	1c5a      	adds	r2, r3, #1
 8007c68:	6022      	str	r2, [r4, #0]
 8007c6a:	701e      	strb	r6, [r3, #0]
 8007c6c:	6963      	ldr	r3, [r4, #20]
 8007c6e:	3001      	adds	r0, #1
 8007c70:	4283      	cmp	r3, r0
 8007c72:	d004      	beq.n	8007c7e <__swbuf_r+0x62>
 8007c74:	89a3      	ldrh	r3, [r4, #12]
 8007c76:	07db      	lsls	r3, r3, #31
 8007c78:	d519      	bpl.n	8007cae <__swbuf_r+0x92>
 8007c7a:	2e0a      	cmp	r6, #10
 8007c7c:	d117      	bne.n	8007cae <__swbuf_r+0x92>
 8007c7e:	4621      	mov	r1, r4
 8007c80:	4628      	mov	r0, r5
 8007c82:	f000 ff57 	bl	8008b34 <_fflush_r>
 8007c86:	b190      	cbz	r0, 8007cae <__swbuf_r+0x92>
 8007c88:	e00f      	b.n	8007caa <__swbuf_r+0x8e>
 8007c8a:	4b0b      	ldr	r3, [pc, #44]	; (8007cb8 <__swbuf_r+0x9c>)
 8007c8c:	429c      	cmp	r4, r3
 8007c8e:	d101      	bne.n	8007c94 <__swbuf_r+0x78>
 8007c90:	68ac      	ldr	r4, [r5, #8]
 8007c92:	e7d0      	b.n	8007c36 <__swbuf_r+0x1a>
 8007c94:	4b09      	ldr	r3, [pc, #36]	; (8007cbc <__swbuf_r+0xa0>)
 8007c96:	429c      	cmp	r4, r3
 8007c98:	bf08      	it	eq
 8007c9a:	68ec      	ldreq	r4, [r5, #12]
 8007c9c:	e7cb      	b.n	8007c36 <__swbuf_r+0x1a>
 8007c9e:	4621      	mov	r1, r4
 8007ca0:	4628      	mov	r0, r5
 8007ca2:	f000 f80d 	bl	8007cc0 <__swsetup_r>
 8007ca6:	2800      	cmp	r0, #0
 8007ca8:	d0cc      	beq.n	8007c44 <__swbuf_r+0x28>
 8007caa:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8007cae:	4638      	mov	r0, r7
 8007cb0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007cb2:	bf00      	nop
 8007cb4:	0800bff8 	.word	0x0800bff8
 8007cb8:	0800c018 	.word	0x0800c018
 8007cbc:	0800bfd8 	.word	0x0800bfd8

08007cc0 <__swsetup_r>:
 8007cc0:	4b32      	ldr	r3, [pc, #200]	; (8007d8c <__swsetup_r+0xcc>)
 8007cc2:	b570      	push	{r4, r5, r6, lr}
 8007cc4:	681d      	ldr	r5, [r3, #0]
 8007cc6:	4606      	mov	r6, r0
 8007cc8:	460c      	mov	r4, r1
 8007cca:	b125      	cbz	r5, 8007cd6 <__swsetup_r+0x16>
 8007ccc:	69ab      	ldr	r3, [r5, #24]
 8007cce:	b913      	cbnz	r3, 8007cd6 <__swsetup_r+0x16>
 8007cd0:	4628      	mov	r0, r5
 8007cd2:	f000 ff99 	bl	8008c08 <__sinit>
 8007cd6:	4b2e      	ldr	r3, [pc, #184]	; (8007d90 <__swsetup_r+0xd0>)
 8007cd8:	429c      	cmp	r4, r3
 8007cda:	d10f      	bne.n	8007cfc <__swsetup_r+0x3c>
 8007cdc:	686c      	ldr	r4, [r5, #4]
 8007cde:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007ce2:	b29a      	uxth	r2, r3
 8007ce4:	0715      	lsls	r5, r2, #28
 8007ce6:	d42c      	bmi.n	8007d42 <__swsetup_r+0x82>
 8007ce8:	06d0      	lsls	r0, r2, #27
 8007cea:	d411      	bmi.n	8007d10 <__swsetup_r+0x50>
 8007cec:	2209      	movs	r2, #9
 8007cee:	6032      	str	r2, [r6, #0]
 8007cf0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007cf4:	81a3      	strh	r3, [r4, #12]
 8007cf6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007cfa:	e03e      	b.n	8007d7a <__swsetup_r+0xba>
 8007cfc:	4b25      	ldr	r3, [pc, #148]	; (8007d94 <__swsetup_r+0xd4>)
 8007cfe:	429c      	cmp	r4, r3
 8007d00:	d101      	bne.n	8007d06 <__swsetup_r+0x46>
 8007d02:	68ac      	ldr	r4, [r5, #8]
 8007d04:	e7eb      	b.n	8007cde <__swsetup_r+0x1e>
 8007d06:	4b24      	ldr	r3, [pc, #144]	; (8007d98 <__swsetup_r+0xd8>)
 8007d08:	429c      	cmp	r4, r3
 8007d0a:	bf08      	it	eq
 8007d0c:	68ec      	ldreq	r4, [r5, #12]
 8007d0e:	e7e6      	b.n	8007cde <__swsetup_r+0x1e>
 8007d10:	0751      	lsls	r1, r2, #29
 8007d12:	d512      	bpl.n	8007d3a <__swsetup_r+0x7a>
 8007d14:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007d16:	b141      	cbz	r1, 8007d2a <__swsetup_r+0x6a>
 8007d18:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007d1c:	4299      	cmp	r1, r3
 8007d1e:	d002      	beq.n	8007d26 <__swsetup_r+0x66>
 8007d20:	4630      	mov	r0, r6
 8007d22:	f001 fb5f 	bl	80093e4 <_free_r>
 8007d26:	2300      	movs	r3, #0
 8007d28:	6363      	str	r3, [r4, #52]	; 0x34
 8007d2a:	89a3      	ldrh	r3, [r4, #12]
 8007d2c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8007d30:	81a3      	strh	r3, [r4, #12]
 8007d32:	2300      	movs	r3, #0
 8007d34:	6063      	str	r3, [r4, #4]
 8007d36:	6923      	ldr	r3, [r4, #16]
 8007d38:	6023      	str	r3, [r4, #0]
 8007d3a:	89a3      	ldrh	r3, [r4, #12]
 8007d3c:	f043 0308 	orr.w	r3, r3, #8
 8007d40:	81a3      	strh	r3, [r4, #12]
 8007d42:	6923      	ldr	r3, [r4, #16]
 8007d44:	b94b      	cbnz	r3, 8007d5a <__swsetup_r+0x9a>
 8007d46:	89a3      	ldrh	r3, [r4, #12]
 8007d48:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8007d4c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007d50:	d003      	beq.n	8007d5a <__swsetup_r+0x9a>
 8007d52:	4621      	mov	r1, r4
 8007d54:	4630      	mov	r0, r6
 8007d56:	f001 f813 	bl	8008d80 <__smakebuf_r>
 8007d5a:	89a2      	ldrh	r2, [r4, #12]
 8007d5c:	f012 0301 	ands.w	r3, r2, #1
 8007d60:	d00c      	beq.n	8007d7c <__swsetup_r+0xbc>
 8007d62:	2300      	movs	r3, #0
 8007d64:	60a3      	str	r3, [r4, #8]
 8007d66:	6963      	ldr	r3, [r4, #20]
 8007d68:	425b      	negs	r3, r3
 8007d6a:	61a3      	str	r3, [r4, #24]
 8007d6c:	6923      	ldr	r3, [r4, #16]
 8007d6e:	b953      	cbnz	r3, 8007d86 <__swsetup_r+0xc6>
 8007d70:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007d74:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8007d78:	d1ba      	bne.n	8007cf0 <__swsetup_r+0x30>
 8007d7a:	bd70      	pop	{r4, r5, r6, pc}
 8007d7c:	0792      	lsls	r2, r2, #30
 8007d7e:	bf58      	it	pl
 8007d80:	6963      	ldrpl	r3, [r4, #20]
 8007d82:	60a3      	str	r3, [r4, #8]
 8007d84:	e7f2      	b.n	8007d6c <__swsetup_r+0xac>
 8007d86:	2000      	movs	r0, #0
 8007d88:	e7f7      	b.n	8007d7a <__swsetup_r+0xba>
 8007d8a:	bf00      	nop
 8007d8c:	20000064 	.word	0x20000064
 8007d90:	0800bff8 	.word	0x0800bff8
 8007d94:	0800c018 	.word	0x0800c018
 8007d98:	0800bfd8 	.word	0x0800bfd8

08007d9c <quorem>:
 8007d9c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007da0:	6903      	ldr	r3, [r0, #16]
 8007da2:	690c      	ldr	r4, [r1, #16]
 8007da4:	42a3      	cmp	r3, r4
 8007da6:	4680      	mov	r8, r0
 8007da8:	f2c0 8082 	blt.w	8007eb0 <quorem+0x114>
 8007dac:	3c01      	subs	r4, #1
 8007dae:	f101 0714 	add.w	r7, r1, #20
 8007db2:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8007db6:	f100 0614 	add.w	r6, r0, #20
 8007dba:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8007dbe:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8007dc2:	eb06 030c 	add.w	r3, r6, ip
 8007dc6:	3501      	adds	r5, #1
 8007dc8:	eb07 090c 	add.w	r9, r7, ip
 8007dcc:	9301      	str	r3, [sp, #4]
 8007dce:	fbb0 f5f5 	udiv	r5, r0, r5
 8007dd2:	b395      	cbz	r5, 8007e3a <quorem+0x9e>
 8007dd4:	f04f 0a00 	mov.w	sl, #0
 8007dd8:	4638      	mov	r0, r7
 8007dda:	46b6      	mov	lr, r6
 8007ddc:	46d3      	mov	fp, sl
 8007dde:	f850 2b04 	ldr.w	r2, [r0], #4
 8007de2:	b293      	uxth	r3, r2
 8007de4:	fb05 a303 	mla	r3, r5, r3, sl
 8007de8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007dec:	b29b      	uxth	r3, r3
 8007dee:	ebab 0303 	sub.w	r3, fp, r3
 8007df2:	0c12      	lsrs	r2, r2, #16
 8007df4:	f8de b000 	ldr.w	fp, [lr]
 8007df8:	fb05 a202 	mla	r2, r5, r2, sl
 8007dfc:	fa13 f38b 	uxtah	r3, r3, fp
 8007e00:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8007e04:	fa1f fb82 	uxth.w	fp, r2
 8007e08:	f8de 2000 	ldr.w	r2, [lr]
 8007e0c:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8007e10:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007e14:	b29b      	uxth	r3, r3
 8007e16:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007e1a:	4581      	cmp	r9, r0
 8007e1c:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8007e20:	f84e 3b04 	str.w	r3, [lr], #4
 8007e24:	d2db      	bcs.n	8007dde <quorem+0x42>
 8007e26:	f856 300c 	ldr.w	r3, [r6, ip]
 8007e2a:	b933      	cbnz	r3, 8007e3a <quorem+0x9e>
 8007e2c:	9b01      	ldr	r3, [sp, #4]
 8007e2e:	3b04      	subs	r3, #4
 8007e30:	429e      	cmp	r6, r3
 8007e32:	461a      	mov	r2, r3
 8007e34:	d330      	bcc.n	8007e98 <quorem+0xfc>
 8007e36:	f8c8 4010 	str.w	r4, [r8, #16]
 8007e3a:	4640      	mov	r0, r8
 8007e3c:	f001 f9fe 	bl	800923c <__mcmp>
 8007e40:	2800      	cmp	r0, #0
 8007e42:	db25      	blt.n	8007e90 <quorem+0xf4>
 8007e44:	3501      	adds	r5, #1
 8007e46:	4630      	mov	r0, r6
 8007e48:	f04f 0c00 	mov.w	ip, #0
 8007e4c:	f857 2b04 	ldr.w	r2, [r7], #4
 8007e50:	f8d0 e000 	ldr.w	lr, [r0]
 8007e54:	b293      	uxth	r3, r2
 8007e56:	ebac 0303 	sub.w	r3, ip, r3
 8007e5a:	0c12      	lsrs	r2, r2, #16
 8007e5c:	fa13 f38e 	uxtah	r3, r3, lr
 8007e60:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8007e64:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007e68:	b29b      	uxth	r3, r3
 8007e6a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007e6e:	45b9      	cmp	r9, r7
 8007e70:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8007e74:	f840 3b04 	str.w	r3, [r0], #4
 8007e78:	d2e8      	bcs.n	8007e4c <quorem+0xb0>
 8007e7a:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8007e7e:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8007e82:	b92a      	cbnz	r2, 8007e90 <quorem+0xf4>
 8007e84:	3b04      	subs	r3, #4
 8007e86:	429e      	cmp	r6, r3
 8007e88:	461a      	mov	r2, r3
 8007e8a:	d30b      	bcc.n	8007ea4 <quorem+0x108>
 8007e8c:	f8c8 4010 	str.w	r4, [r8, #16]
 8007e90:	4628      	mov	r0, r5
 8007e92:	b003      	add	sp, #12
 8007e94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007e98:	6812      	ldr	r2, [r2, #0]
 8007e9a:	3b04      	subs	r3, #4
 8007e9c:	2a00      	cmp	r2, #0
 8007e9e:	d1ca      	bne.n	8007e36 <quorem+0x9a>
 8007ea0:	3c01      	subs	r4, #1
 8007ea2:	e7c5      	b.n	8007e30 <quorem+0x94>
 8007ea4:	6812      	ldr	r2, [r2, #0]
 8007ea6:	3b04      	subs	r3, #4
 8007ea8:	2a00      	cmp	r2, #0
 8007eaa:	d1ef      	bne.n	8007e8c <quorem+0xf0>
 8007eac:	3c01      	subs	r4, #1
 8007eae:	e7ea      	b.n	8007e86 <quorem+0xea>
 8007eb0:	2000      	movs	r0, #0
 8007eb2:	e7ee      	b.n	8007e92 <quorem+0xf6>
 8007eb4:	0000      	movs	r0, r0
	...

08007eb8 <_dtoa_r>:
 8007eb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ebc:	ec57 6b10 	vmov	r6, r7, d0
 8007ec0:	b097      	sub	sp, #92	; 0x5c
 8007ec2:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8007ec4:	9106      	str	r1, [sp, #24]
 8007ec6:	4604      	mov	r4, r0
 8007ec8:	920b      	str	r2, [sp, #44]	; 0x2c
 8007eca:	9312      	str	r3, [sp, #72]	; 0x48
 8007ecc:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8007ed0:	e9cd 6700 	strd	r6, r7, [sp]
 8007ed4:	b93d      	cbnz	r5, 8007ee6 <_dtoa_r+0x2e>
 8007ed6:	2010      	movs	r0, #16
 8007ed8:	f000 ff92 	bl	8008e00 <malloc>
 8007edc:	6260      	str	r0, [r4, #36]	; 0x24
 8007ede:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8007ee2:	6005      	str	r5, [r0, #0]
 8007ee4:	60c5      	str	r5, [r0, #12]
 8007ee6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007ee8:	6819      	ldr	r1, [r3, #0]
 8007eea:	b151      	cbz	r1, 8007f02 <_dtoa_r+0x4a>
 8007eec:	685a      	ldr	r2, [r3, #4]
 8007eee:	604a      	str	r2, [r1, #4]
 8007ef0:	2301      	movs	r3, #1
 8007ef2:	4093      	lsls	r3, r2
 8007ef4:	608b      	str	r3, [r1, #8]
 8007ef6:	4620      	mov	r0, r4
 8007ef8:	f000 ffbe 	bl	8008e78 <_Bfree>
 8007efc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007efe:	2200      	movs	r2, #0
 8007f00:	601a      	str	r2, [r3, #0]
 8007f02:	1e3b      	subs	r3, r7, #0
 8007f04:	bfbb      	ittet	lt
 8007f06:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8007f0a:	9301      	strlt	r3, [sp, #4]
 8007f0c:	2300      	movge	r3, #0
 8007f0e:	2201      	movlt	r2, #1
 8007f10:	bfac      	ite	ge
 8007f12:	f8c8 3000 	strge.w	r3, [r8]
 8007f16:	f8c8 2000 	strlt.w	r2, [r8]
 8007f1a:	4baf      	ldr	r3, [pc, #700]	; (80081d8 <_dtoa_r+0x320>)
 8007f1c:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8007f20:	ea33 0308 	bics.w	r3, r3, r8
 8007f24:	d114      	bne.n	8007f50 <_dtoa_r+0x98>
 8007f26:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007f28:	f242 730f 	movw	r3, #9999	; 0x270f
 8007f2c:	6013      	str	r3, [r2, #0]
 8007f2e:	9b00      	ldr	r3, [sp, #0]
 8007f30:	b923      	cbnz	r3, 8007f3c <_dtoa_r+0x84>
 8007f32:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8007f36:	2800      	cmp	r0, #0
 8007f38:	f000 8542 	beq.w	80089c0 <_dtoa_r+0xb08>
 8007f3c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007f3e:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 80081ec <_dtoa_r+0x334>
 8007f42:	2b00      	cmp	r3, #0
 8007f44:	f000 8544 	beq.w	80089d0 <_dtoa_r+0xb18>
 8007f48:	f10b 0303 	add.w	r3, fp, #3
 8007f4c:	f000 bd3e 	b.w	80089cc <_dtoa_r+0xb14>
 8007f50:	e9dd 6700 	ldrd	r6, r7, [sp]
 8007f54:	2200      	movs	r2, #0
 8007f56:	2300      	movs	r3, #0
 8007f58:	4630      	mov	r0, r6
 8007f5a:	4639      	mov	r1, r7
 8007f5c:	f7f8 ffb6 	bl	8000ecc <__aeabi_dcmpeq>
 8007f60:	4681      	mov	r9, r0
 8007f62:	b168      	cbz	r0, 8007f80 <_dtoa_r+0xc8>
 8007f64:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007f66:	2301      	movs	r3, #1
 8007f68:	6013      	str	r3, [r2, #0]
 8007f6a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007f6c:	2b00      	cmp	r3, #0
 8007f6e:	f000 8524 	beq.w	80089ba <_dtoa_r+0xb02>
 8007f72:	4b9a      	ldr	r3, [pc, #616]	; (80081dc <_dtoa_r+0x324>)
 8007f74:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8007f76:	f103 3bff 	add.w	fp, r3, #4294967295	; 0xffffffff
 8007f7a:	6013      	str	r3, [r2, #0]
 8007f7c:	f000 bd28 	b.w	80089d0 <_dtoa_r+0xb18>
 8007f80:	aa14      	add	r2, sp, #80	; 0x50
 8007f82:	a915      	add	r1, sp, #84	; 0x54
 8007f84:	ec47 6b10 	vmov	d0, r6, r7
 8007f88:	4620      	mov	r0, r4
 8007f8a:	f001 f9ce 	bl	800932a <__d2b>
 8007f8e:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8007f92:	9004      	str	r0, [sp, #16]
 8007f94:	2d00      	cmp	r5, #0
 8007f96:	d07c      	beq.n	8008092 <_dtoa_r+0x1da>
 8007f98:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8007f9c:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 8007fa0:	46b2      	mov	sl, r6
 8007fa2:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 8007fa6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8007faa:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 8007fae:	2200      	movs	r2, #0
 8007fb0:	4b8b      	ldr	r3, [pc, #556]	; (80081e0 <_dtoa_r+0x328>)
 8007fb2:	4650      	mov	r0, sl
 8007fb4:	4659      	mov	r1, fp
 8007fb6:	f7f8 f917 	bl	80001e8 <__aeabi_dsub>
 8007fba:	a381      	add	r3, pc, #516	; (adr r3, 80081c0 <_dtoa_r+0x308>)
 8007fbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007fc0:	f7f8 faca 	bl	8000558 <__aeabi_dmul>
 8007fc4:	a380      	add	r3, pc, #512	; (adr r3, 80081c8 <_dtoa_r+0x310>)
 8007fc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007fca:	f7f8 f90f 	bl	80001ec <__adddf3>
 8007fce:	4606      	mov	r6, r0
 8007fd0:	4628      	mov	r0, r5
 8007fd2:	460f      	mov	r7, r1
 8007fd4:	f7f8 fa56 	bl	8000484 <__aeabi_i2d>
 8007fd8:	a37d      	add	r3, pc, #500	; (adr r3, 80081d0 <_dtoa_r+0x318>)
 8007fda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007fde:	f7f8 fabb 	bl	8000558 <__aeabi_dmul>
 8007fe2:	4602      	mov	r2, r0
 8007fe4:	460b      	mov	r3, r1
 8007fe6:	4630      	mov	r0, r6
 8007fe8:	4639      	mov	r1, r7
 8007fea:	f7f8 f8ff 	bl	80001ec <__adddf3>
 8007fee:	4606      	mov	r6, r0
 8007ff0:	460f      	mov	r7, r1
 8007ff2:	f7f8 fcc3 	bl	800097c <__aeabi_d2iz>
 8007ff6:	2200      	movs	r2, #0
 8007ff8:	4682      	mov	sl, r0
 8007ffa:	2300      	movs	r3, #0
 8007ffc:	4630      	mov	r0, r6
 8007ffe:	4639      	mov	r1, r7
 8008000:	f7f8 ff6e 	bl	8000ee0 <__aeabi_dcmplt>
 8008004:	b148      	cbz	r0, 800801a <_dtoa_r+0x162>
 8008006:	4650      	mov	r0, sl
 8008008:	f7f8 fa3c 	bl	8000484 <__aeabi_i2d>
 800800c:	4632      	mov	r2, r6
 800800e:	463b      	mov	r3, r7
 8008010:	f7f8 ff5c 	bl	8000ecc <__aeabi_dcmpeq>
 8008014:	b908      	cbnz	r0, 800801a <_dtoa_r+0x162>
 8008016:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800801a:	f1ba 0f16 	cmp.w	sl, #22
 800801e:	d859      	bhi.n	80080d4 <_dtoa_r+0x21c>
 8008020:	4970      	ldr	r1, [pc, #448]	; (80081e4 <_dtoa_r+0x32c>)
 8008022:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8008026:	e9dd 2300 	ldrd	r2, r3, [sp]
 800802a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800802e:	f7f8 ff75 	bl	8000f1c <__aeabi_dcmpgt>
 8008032:	2800      	cmp	r0, #0
 8008034:	d050      	beq.n	80080d8 <_dtoa_r+0x220>
 8008036:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800803a:	2300      	movs	r3, #0
 800803c:	930f      	str	r3, [sp, #60]	; 0x3c
 800803e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008040:	1b5d      	subs	r5, r3, r5
 8008042:	f1b5 0801 	subs.w	r8, r5, #1
 8008046:	bf49      	itett	mi
 8008048:	f1c5 0301 	rsbmi	r3, r5, #1
 800804c:	2300      	movpl	r3, #0
 800804e:	9305      	strmi	r3, [sp, #20]
 8008050:	f04f 0800 	movmi.w	r8, #0
 8008054:	bf58      	it	pl
 8008056:	9305      	strpl	r3, [sp, #20]
 8008058:	f1ba 0f00 	cmp.w	sl, #0
 800805c:	db3e      	blt.n	80080dc <_dtoa_r+0x224>
 800805e:	2300      	movs	r3, #0
 8008060:	44d0      	add	r8, sl
 8008062:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8008066:	9307      	str	r3, [sp, #28]
 8008068:	9b06      	ldr	r3, [sp, #24]
 800806a:	2b09      	cmp	r3, #9
 800806c:	f200 8090 	bhi.w	8008190 <_dtoa_r+0x2d8>
 8008070:	2b05      	cmp	r3, #5
 8008072:	bfc4      	itt	gt
 8008074:	3b04      	subgt	r3, #4
 8008076:	9306      	strgt	r3, [sp, #24]
 8008078:	9b06      	ldr	r3, [sp, #24]
 800807a:	f1a3 0302 	sub.w	r3, r3, #2
 800807e:	bfcc      	ite	gt
 8008080:	2500      	movgt	r5, #0
 8008082:	2501      	movle	r5, #1
 8008084:	2b03      	cmp	r3, #3
 8008086:	f200 808f 	bhi.w	80081a8 <_dtoa_r+0x2f0>
 800808a:	e8df f003 	tbb	[pc, r3]
 800808e:	7f7d      	.short	0x7f7d
 8008090:	7131      	.short	0x7131
 8008092:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 8008096:	441d      	add	r5, r3
 8008098:	f205 4032 	addw	r0, r5, #1074	; 0x432
 800809c:	2820      	cmp	r0, #32
 800809e:	dd13      	ble.n	80080c8 <_dtoa_r+0x210>
 80080a0:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 80080a4:	9b00      	ldr	r3, [sp, #0]
 80080a6:	fa08 f800 	lsl.w	r8, r8, r0
 80080aa:	f205 4012 	addw	r0, r5, #1042	; 0x412
 80080ae:	fa23 f000 	lsr.w	r0, r3, r0
 80080b2:	ea48 0000 	orr.w	r0, r8, r0
 80080b6:	f7f8 f9d5 	bl	8000464 <__aeabi_ui2d>
 80080ba:	2301      	movs	r3, #1
 80080bc:	4682      	mov	sl, r0
 80080be:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 80080c2:	3d01      	subs	r5, #1
 80080c4:	9313      	str	r3, [sp, #76]	; 0x4c
 80080c6:	e772      	b.n	8007fae <_dtoa_r+0xf6>
 80080c8:	9b00      	ldr	r3, [sp, #0]
 80080ca:	f1c0 0020 	rsb	r0, r0, #32
 80080ce:	fa03 f000 	lsl.w	r0, r3, r0
 80080d2:	e7f0      	b.n	80080b6 <_dtoa_r+0x1fe>
 80080d4:	2301      	movs	r3, #1
 80080d6:	e7b1      	b.n	800803c <_dtoa_r+0x184>
 80080d8:	900f      	str	r0, [sp, #60]	; 0x3c
 80080da:	e7b0      	b.n	800803e <_dtoa_r+0x186>
 80080dc:	9b05      	ldr	r3, [sp, #20]
 80080de:	eba3 030a 	sub.w	r3, r3, sl
 80080e2:	9305      	str	r3, [sp, #20]
 80080e4:	f1ca 0300 	rsb	r3, sl, #0
 80080e8:	9307      	str	r3, [sp, #28]
 80080ea:	2300      	movs	r3, #0
 80080ec:	930e      	str	r3, [sp, #56]	; 0x38
 80080ee:	e7bb      	b.n	8008068 <_dtoa_r+0x1b0>
 80080f0:	2301      	movs	r3, #1
 80080f2:	930a      	str	r3, [sp, #40]	; 0x28
 80080f4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80080f6:	2b00      	cmp	r3, #0
 80080f8:	dd59      	ble.n	80081ae <_dtoa_r+0x2f6>
 80080fa:	9302      	str	r3, [sp, #8]
 80080fc:	4699      	mov	r9, r3
 80080fe:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8008100:	2200      	movs	r2, #0
 8008102:	6072      	str	r2, [r6, #4]
 8008104:	2204      	movs	r2, #4
 8008106:	f102 0014 	add.w	r0, r2, #20
 800810a:	4298      	cmp	r0, r3
 800810c:	6871      	ldr	r1, [r6, #4]
 800810e:	d953      	bls.n	80081b8 <_dtoa_r+0x300>
 8008110:	4620      	mov	r0, r4
 8008112:	f000 fe7d 	bl	8008e10 <_Balloc>
 8008116:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008118:	6030      	str	r0, [r6, #0]
 800811a:	f1b9 0f0e 	cmp.w	r9, #14
 800811e:	f8d3 b000 	ldr.w	fp, [r3]
 8008122:	f200 80e6 	bhi.w	80082f2 <_dtoa_r+0x43a>
 8008126:	2d00      	cmp	r5, #0
 8008128:	f000 80e3 	beq.w	80082f2 <_dtoa_r+0x43a>
 800812c:	ed9d 7b00 	vldr	d7, [sp]
 8008130:	f1ba 0f00 	cmp.w	sl, #0
 8008134:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8008138:	dd74      	ble.n	8008224 <_dtoa_r+0x36c>
 800813a:	4a2a      	ldr	r2, [pc, #168]	; (80081e4 <_dtoa_r+0x32c>)
 800813c:	f00a 030f 	and.w	r3, sl, #15
 8008140:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8008144:	ed93 7b00 	vldr	d7, [r3]
 8008148:	ea4f 162a 	mov.w	r6, sl, asr #4
 800814c:	06f0      	lsls	r0, r6, #27
 800814e:	ed8d 7b08 	vstr	d7, [sp, #32]
 8008152:	d565      	bpl.n	8008220 <_dtoa_r+0x368>
 8008154:	4b24      	ldr	r3, [pc, #144]	; (80081e8 <_dtoa_r+0x330>)
 8008156:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800815a:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800815e:	f7f8 fb25 	bl	80007ac <__aeabi_ddiv>
 8008162:	e9cd 0100 	strd	r0, r1, [sp]
 8008166:	f006 060f 	and.w	r6, r6, #15
 800816a:	2503      	movs	r5, #3
 800816c:	4f1e      	ldr	r7, [pc, #120]	; (80081e8 <_dtoa_r+0x330>)
 800816e:	e04c      	b.n	800820a <_dtoa_r+0x352>
 8008170:	2301      	movs	r3, #1
 8008172:	930a      	str	r3, [sp, #40]	; 0x28
 8008174:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008176:	4453      	add	r3, sl
 8008178:	f103 0901 	add.w	r9, r3, #1
 800817c:	9302      	str	r3, [sp, #8]
 800817e:	464b      	mov	r3, r9
 8008180:	2b01      	cmp	r3, #1
 8008182:	bfb8      	it	lt
 8008184:	2301      	movlt	r3, #1
 8008186:	e7ba      	b.n	80080fe <_dtoa_r+0x246>
 8008188:	2300      	movs	r3, #0
 800818a:	e7b2      	b.n	80080f2 <_dtoa_r+0x23a>
 800818c:	2300      	movs	r3, #0
 800818e:	e7f0      	b.n	8008172 <_dtoa_r+0x2ba>
 8008190:	2501      	movs	r5, #1
 8008192:	2300      	movs	r3, #0
 8008194:	9306      	str	r3, [sp, #24]
 8008196:	950a      	str	r5, [sp, #40]	; 0x28
 8008198:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800819c:	9302      	str	r3, [sp, #8]
 800819e:	4699      	mov	r9, r3
 80081a0:	2200      	movs	r2, #0
 80081a2:	2312      	movs	r3, #18
 80081a4:	920b      	str	r2, [sp, #44]	; 0x2c
 80081a6:	e7aa      	b.n	80080fe <_dtoa_r+0x246>
 80081a8:	2301      	movs	r3, #1
 80081aa:	930a      	str	r3, [sp, #40]	; 0x28
 80081ac:	e7f4      	b.n	8008198 <_dtoa_r+0x2e0>
 80081ae:	2301      	movs	r3, #1
 80081b0:	9302      	str	r3, [sp, #8]
 80081b2:	4699      	mov	r9, r3
 80081b4:	461a      	mov	r2, r3
 80081b6:	e7f5      	b.n	80081a4 <_dtoa_r+0x2ec>
 80081b8:	3101      	adds	r1, #1
 80081ba:	6071      	str	r1, [r6, #4]
 80081bc:	0052      	lsls	r2, r2, #1
 80081be:	e7a2      	b.n	8008106 <_dtoa_r+0x24e>
 80081c0:	636f4361 	.word	0x636f4361
 80081c4:	3fd287a7 	.word	0x3fd287a7
 80081c8:	8b60c8b3 	.word	0x8b60c8b3
 80081cc:	3fc68a28 	.word	0x3fc68a28
 80081d0:	509f79fb 	.word	0x509f79fb
 80081d4:	3fd34413 	.word	0x3fd34413
 80081d8:	7ff00000 	.word	0x7ff00000
 80081dc:	0800bfa5 	.word	0x0800bfa5
 80081e0:	3ff80000 	.word	0x3ff80000
 80081e4:	0800c060 	.word	0x0800c060
 80081e8:	0800c038 	.word	0x0800c038
 80081ec:	0800bfd1 	.word	0x0800bfd1
 80081f0:	07f1      	lsls	r1, r6, #31
 80081f2:	d508      	bpl.n	8008206 <_dtoa_r+0x34e>
 80081f4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80081f8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80081fc:	f7f8 f9ac 	bl	8000558 <__aeabi_dmul>
 8008200:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8008204:	3501      	adds	r5, #1
 8008206:	1076      	asrs	r6, r6, #1
 8008208:	3708      	adds	r7, #8
 800820a:	2e00      	cmp	r6, #0
 800820c:	d1f0      	bne.n	80081f0 <_dtoa_r+0x338>
 800820e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8008212:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008216:	f7f8 fac9 	bl	80007ac <__aeabi_ddiv>
 800821a:	e9cd 0100 	strd	r0, r1, [sp]
 800821e:	e01a      	b.n	8008256 <_dtoa_r+0x39e>
 8008220:	2502      	movs	r5, #2
 8008222:	e7a3      	b.n	800816c <_dtoa_r+0x2b4>
 8008224:	f000 80a0 	beq.w	8008368 <_dtoa_r+0x4b0>
 8008228:	f1ca 0600 	rsb	r6, sl, #0
 800822c:	4b9f      	ldr	r3, [pc, #636]	; (80084ac <_dtoa_r+0x5f4>)
 800822e:	4fa0      	ldr	r7, [pc, #640]	; (80084b0 <_dtoa_r+0x5f8>)
 8008230:	f006 020f 	and.w	r2, r6, #15
 8008234:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008238:	e9d3 2300 	ldrd	r2, r3, [r3]
 800823c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008240:	f7f8 f98a 	bl	8000558 <__aeabi_dmul>
 8008244:	e9cd 0100 	strd	r0, r1, [sp]
 8008248:	1136      	asrs	r6, r6, #4
 800824a:	2300      	movs	r3, #0
 800824c:	2502      	movs	r5, #2
 800824e:	2e00      	cmp	r6, #0
 8008250:	d17f      	bne.n	8008352 <_dtoa_r+0x49a>
 8008252:	2b00      	cmp	r3, #0
 8008254:	d1e1      	bne.n	800821a <_dtoa_r+0x362>
 8008256:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008258:	2b00      	cmp	r3, #0
 800825a:	f000 8087 	beq.w	800836c <_dtoa_r+0x4b4>
 800825e:	e9dd 6700 	ldrd	r6, r7, [sp]
 8008262:	2200      	movs	r2, #0
 8008264:	4b93      	ldr	r3, [pc, #588]	; (80084b4 <_dtoa_r+0x5fc>)
 8008266:	4630      	mov	r0, r6
 8008268:	4639      	mov	r1, r7
 800826a:	f7f8 fe39 	bl	8000ee0 <__aeabi_dcmplt>
 800826e:	2800      	cmp	r0, #0
 8008270:	d07c      	beq.n	800836c <_dtoa_r+0x4b4>
 8008272:	f1b9 0f00 	cmp.w	r9, #0
 8008276:	d079      	beq.n	800836c <_dtoa_r+0x4b4>
 8008278:	9b02      	ldr	r3, [sp, #8]
 800827a:	2b00      	cmp	r3, #0
 800827c:	dd35      	ble.n	80082ea <_dtoa_r+0x432>
 800827e:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 8008282:	9308      	str	r3, [sp, #32]
 8008284:	4639      	mov	r1, r7
 8008286:	2200      	movs	r2, #0
 8008288:	4b8b      	ldr	r3, [pc, #556]	; (80084b8 <_dtoa_r+0x600>)
 800828a:	4630      	mov	r0, r6
 800828c:	f7f8 f964 	bl	8000558 <__aeabi_dmul>
 8008290:	e9cd 0100 	strd	r0, r1, [sp]
 8008294:	9f02      	ldr	r7, [sp, #8]
 8008296:	3501      	adds	r5, #1
 8008298:	4628      	mov	r0, r5
 800829a:	f7f8 f8f3 	bl	8000484 <__aeabi_i2d>
 800829e:	e9dd 2300 	ldrd	r2, r3, [sp]
 80082a2:	f7f8 f959 	bl	8000558 <__aeabi_dmul>
 80082a6:	2200      	movs	r2, #0
 80082a8:	4b84      	ldr	r3, [pc, #528]	; (80084bc <_dtoa_r+0x604>)
 80082aa:	f7f7 ff9f 	bl	80001ec <__adddf3>
 80082ae:	4605      	mov	r5, r0
 80082b0:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 80082b4:	2f00      	cmp	r7, #0
 80082b6:	d15d      	bne.n	8008374 <_dtoa_r+0x4bc>
 80082b8:	2200      	movs	r2, #0
 80082ba:	4b81      	ldr	r3, [pc, #516]	; (80084c0 <_dtoa_r+0x608>)
 80082bc:	e9dd 0100 	ldrd	r0, r1, [sp]
 80082c0:	f7f7 ff92 	bl	80001e8 <__aeabi_dsub>
 80082c4:	462a      	mov	r2, r5
 80082c6:	4633      	mov	r3, r6
 80082c8:	e9cd 0100 	strd	r0, r1, [sp]
 80082cc:	f7f8 fe26 	bl	8000f1c <__aeabi_dcmpgt>
 80082d0:	2800      	cmp	r0, #0
 80082d2:	f040 8288 	bne.w	80087e6 <_dtoa_r+0x92e>
 80082d6:	462a      	mov	r2, r5
 80082d8:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 80082dc:	e9dd 0100 	ldrd	r0, r1, [sp]
 80082e0:	f7f8 fdfe 	bl	8000ee0 <__aeabi_dcmplt>
 80082e4:	2800      	cmp	r0, #0
 80082e6:	f040 827c 	bne.w	80087e2 <_dtoa_r+0x92a>
 80082ea:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80082ee:	e9cd 2300 	strd	r2, r3, [sp]
 80082f2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80082f4:	2b00      	cmp	r3, #0
 80082f6:	f2c0 8150 	blt.w	800859a <_dtoa_r+0x6e2>
 80082fa:	f1ba 0f0e 	cmp.w	sl, #14
 80082fe:	f300 814c 	bgt.w	800859a <_dtoa_r+0x6e2>
 8008302:	4b6a      	ldr	r3, [pc, #424]	; (80084ac <_dtoa_r+0x5f4>)
 8008304:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8008308:	ed93 7b00 	vldr	d7, [r3]
 800830c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800830e:	2b00      	cmp	r3, #0
 8008310:	ed8d 7b02 	vstr	d7, [sp, #8]
 8008314:	f280 80d8 	bge.w	80084c8 <_dtoa_r+0x610>
 8008318:	f1b9 0f00 	cmp.w	r9, #0
 800831c:	f300 80d4 	bgt.w	80084c8 <_dtoa_r+0x610>
 8008320:	f040 825e 	bne.w	80087e0 <_dtoa_r+0x928>
 8008324:	2200      	movs	r2, #0
 8008326:	4b66      	ldr	r3, [pc, #408]	; (80084c0 <_dtoa_r+0x608>)
 8008328:	ec51 0b17 	vmov	r0, r1, d7
 800832c:	f7f8 f914 	bl	8000558 <__aeabi_dmul>
 8008330:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008334:	f7f8 fde8 	bl	8000f08 <__aeabi_dcmpge>
 8008338:	464f      	mov	r7, r9
 800833a:	464e      	mov	r6, r9
 800833c:	2800      	cmp	r0, #0
 800833e:	f040 8234 	bne.w	80087aa <_dtoa_r+0x8f2>
 8008342:	2331      	movs	r3, #49	; 0x31
 8008344:	f10b 0501 	add.w	r5, fp, #1
 8008348:	f88b 3000 	strb.w	r3, [fp]
 800834c:	f10a 0a01 	add.w	sl, sl, #1
 8008350:	e22f      	b.n	80087b2 <_dtoa_r+0x8fa>
 8008352:	07f2      	lsls	r2, r6, #31
 8008354:	d505      	bpl.n	8008362 <_dtoa_r+0x4aa>
 8008356:	e9d7 2300 	ldrd	r2, r3, [r7]
 800835a:	f7f8 f8fd 	bl	8000558 <__aeabi_dmul>
 800835e:	3501      	adds	r5, #1
 8008360:	2301      	movs	r3, #1
 8008362:	1076      	asrs	r6, r6, #1
 8008364:	3708      	adds	r7, #8
 8008366:	e772      	b.n	800824e <_dtoa_r+0x396>
 8008368:	2502      	movs	r5, #2
 800836a:	e774      	b.n	8008256 <_dtoa_r+0x39e>
 800836c:	f8cd a020 	str.w	sl, [sp, #32]
 8008370:	464f      	mov	r7, r9
 8008372:	e791      	b.n	8008298 <_dtoa_r+0x3e0>
 8008374:	4b4d      	ldr	r3, [pc, #308]	; (80084ac <_dtoa_r+0x5f4>)
 8008376:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800837a:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 800837e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008380:	2b00      	cmp	r3, #0
 8008382:	d047      	beq.n	8008414 <_dtoa_r+0x55c>
 8008384:	4602      	mov	r2, r0
 8008386:	460b      	mov	r3, r1
 8008388:	2000      	movs	r0, #0
 800838a:	494e      	ldr	r1, [pc, #312]	; (80084c4 <_dtoa_r+0x60c>)
 800838c:	f7f8 fa0e 	bl	80007ac <__aeabi_ddiv>
 8008390:	462a      	mov	r2, r5
 8008392:	4633      	mov	r3, r6
 8008394:	f7f7 ff28 	bl	80001e8 <__aeabi_dsub>
 8008398:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800839c:	465d      	mov	r5, fp
 800839e:	e9dd 0100 	ldrd	r0, r1, [sp]
 80083a2:	f7f8 faeb 	bl	800097c <__aeabi_d2iz>
 80083a6:	4606      	mov	r6, r0
 80083a8:	f7f8 f86c 	bl	8000484 <__aeabi_i2d>
 80083ac:	4602      	mov	r2, r0
 80083ae:	460b      	mov	r3, r1
 80083b0:	e9dd 0100 	ldrd	r0, r1, [sp]
 80083b4:	f7f7 ff18 	bl	80001e8 <__aeabi_dsub>
 80083b8:	3630      	adds	r6, #48	; 0x30
 80083ba:	f805 6b01 	strb.w	r6, [r5], #1
 80083be:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80083c2:	e9cd 0100 	strd	r0, r1, [sp]
 80083c6:	f7f8 fd8b 	bl	8000ee0 <__aeabi_dcmplt>
 80083ca:	2800      	cmp	r0, #0
 80083cc:	d163      	bne.n	8008496 <_dtoa_r+0x5de>
 80083ce:	e9dd 2300 	ldrd	r2, r3, [sp]
 80083d2:	2000      	movs	r0, #0
 80083d4:	4937      	ldr	r1, [pc, #220]	; (80084b4 <_dtoa_r+0x5fc>)
 80083d6:	f7f7 ff07 	bl	80001e8 <__aeabi_dsub>
 80083da:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80083de:	f7f8 fd7f 	bl	8000ee0 <__aeabi_dcmplt>
 80083e2:	2800      	cmp	r0, #0
 80083e4:	f040 80b7 	bne.w	8008556 <_dtoa_r+0x69e>
 80083e8:	eba5 030b 	sub.w	r3, r5, fp
 80083ec:	429f      	cmp	r7, r3
 80083ee:	f77f af7c 	ble.w	80082ea <_dtoa_r+0x432>
 80083f2:	2200      	movs	r2, #0
 80083f4:	4b30      	ldr	r3, [pc, #192]	; (80084b8 <_dtoa_r+0x600>)
 80083f6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80083fa:	f7f8 f8ad 	bl	8000558 <__aeabi_dmul>
 80083fe:	2200      	movs	r2, #0
 8008400:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8008404:	4b2c      	ldr	r3, [pc, #176]	; (80084b8 <_dtoa_r+0x600>)
 8008406:	e9dd 0100 	ldrd	r0, r1, [sp]
 800840a:	f7f8 f8a5 	bl	8000558 <__aeabi_dmul>
 800840e:	e9cd 0100 	strd	r0, r1, [sp]
 8008412:	e7c4      	b.n	800839e <_dtoa_r+0x4e6>
 8008414:	462a      	mov	r2, r5
 8008416:	4633      	mov	r3, r6
 8008418:	f7f8 f89e 	bl	8000558 <__aeabi_dmul>
 800841c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8008420:	eb0b 0507 	add.w	r5, fp, r7
 8008424:	465e      	mov	r6, fp
 8008426:	e9dd 0100 	ldrd	r0, r1, [sp]
 800842a:	f7f8 faa7 	bl	800097c <__aeabi_d2iz>
 800842e:	4607      	mov	r7, r0
 8008430:	f7f8 f828 	bl	8000484 <__aeabi_i2d>
 8008434:	3730      	adds	r7, #48	; 0x30
 8008436:	4602      	mov	r2, r0
 8008438:	460b      	mov	r3, r1
 800843a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800843e:	f7f7 fed3 	bl	80001e8 <__aeabi_dsub>
 8008442:	f806 7b01 	strb.w	r7, [r6], #1
 8008446:	42ae      	cmp	r6, r5
 8008448:	e9cd 0100 	strd	r0, r1, [sp]
 800844c:	f04f 0200 	mov.w	r2, #0
 8008450:	d126      	bne.n	80084a0 <_dtoa_r+0x5e8>
 8008452:	4b1c      	ldr	r3, [pc, #112]	; (80084c4 <_dtoa_r+0x60c>)
 8008454:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008458:	f7f7 fec8 	bl	80001ec <__adddf3>
 800845c:	4602      	mov	r2, r0
 800845e:	460b      	mov	r3, r1
 8008460:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008464:	f7f8 fd5a 	bl	8000f1c <__aeabi_dcmpgt>
 8008468:	2800      	cmp	r0, #0
 800846a:	d174      	bne.n	8008556 <_dtoa_r+0x69e>
 800846c:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8008470:	2000      	movs	r0, #0
 8008472:	4914      	ldr	r1, [pc, #80]	; (80084c4 <_dtoa_r+0x60c>)
 8008474:	f7f7 feb8 	bl	80001e8 <__aeabi_dsub>
 8008478:	4602      	mov	r2, r0
 800847a:	460b      	mov	r3, r1
 800847c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008480:	f7f8 fd2e 	bl	8000ee0 <__aeabi_dcmplt>
 8008484:	2800      	cmp	r0, #0
 8008486:	f43f af30 	beq.w	80082ea <_dtoa_r+0x432>
 800848a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800848e:	2b30      	cmp	r3, #48	; 0x30
 8008490:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 8008494:	d002      	beq.n	800849c <_dtoa_r+0x5e4>
 8008496:	f8dd a020 	ldr.w	sl, [sp, #32]
 800849a:	e04a      	b.n	8008532 <_dtoa_r+0x67a>
 800849c:	4615      	mov	r5, r2
 800849e:	e7f4      	b.n	800848a <_dtoa_r+0x5d2>
 80084a0:	4b05      	ldr	r3, [pc, #20]	; (80084b8 <_dtoa_r+0x600>)
 80084a2:	f7f8 f859 	bl	8000558 <__aeabi_dmul>
 80084a6:	e9cd 0100 	strd	r0, r1, [sp]
 80084aa:	e7bc      	b.n	8008426 <_dtoa_r+0x56e>
 80084ac:	0800c060 	.word	0x0800c060
 80084b0:	0800c038 	.word	0x0800c038
 80084b4:	3ff00000 	.word	0x3ff00000
 80084b8:	40240000 	.word	0x40240000
 80084bc:	401c0000 	.word	0x401c0000
 80084c0:	40140000 	.word	0x40140000
 80084c4:	3fe00000 	.word	0x3fe00000
 80084c8:	e9dd 6700 	ldrd	r6, r7, [sp]
 80084cc:	465d      	mov	r5, fp
 80084ce:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80084d2:	4630      	mov	r0, r6
 80084d4:	4639      	mov	r1, r7
 80084d6:	f7f8 f969 	bl	80007ac <__aeabi_ddiv>
 80084da:	f7f8 fa4f 	bl	800097c <__aeabi_d2iz>
 80084de:	4680      	mov	r8, r0
 80084e0:	f7f7 ffd0 	bl	8000484 <__aeabi_i2d>
 80084e4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80084e8:	f7f8 f836 	bl	8000558 <__aeabi_dmul>
 80084ec:	4602      	mov	r2, r0
 80084ee:	460b      	mov	r3, r1
 80084f0:	4630      	mov	r0, r6
 80084f2:	4639      	mov	r1, r7
 80084f4:	f108 0630 	add.w	r6, r8, #48	; 0x30
 80084f8:	f7f7 fe76 	bl	80001e8 <__aeabi_dsub>
 80084fc:	f805 6b01 	strb.w	r6, [r5], #1
 8008500:	eba5 060b 	sub.w	r6, r5, fp
 8008504:	45b1      	cmp	r9, r6
 8008506:	4602      	mov	r2, r0
 8008508:	460b      	mov	r3, r1
 800850a:	d139      	bne.n	8008580 <_dtoa_r+0x6c8>
 800850c:	f7f7 fe6e 	bl	80001ec <__adddf3>
 8008510:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008514:	4606      	mov	r6, r0
 8008516:	460f      	mov	r7, r1
 8008518:	f7f8 fd00 	bl	8000f1c <__aeabi_dcmpgt>
 800851c:	b9c8      	cbnz	r0, 8008552 <_dtoa_r+0x69a>
 800851e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008522:	4630      	mov	r0, r6
 8008524:	4639      	mov	r1, r7
 8008526:	f7f8 fcd1 	bl	8000ecc <__aeabi_dcmpeq>
 800852a:	b110      	cbz	r0, 8008532 <_dtoa_r+0x67a>
 800852c:	f018 0f01 	tst.w	r8, #1
 8008530:	d10f      	bne.n	8008552 <_dtoa_r+0x69a>
 8008532:	9904      	ldr	r1, [sp, #16]
 8008534:	4620      	mov	r0, r4
 8008536:	f000 fc9f 	bl	8008e78 <_Bfree>
 800853a:	2300      	movs	r3, #0
 800853c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800853e:	702b      	strb	r3, [r5, #0]
 8008540:	f10a 0301 	add.w	r3, sl, #1
 8008544:	6013      	str	r3, [r2, #0]
 8008546:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008548:	2b00      	cmp	r3, #0
 800854a:	f000 8241 	beq.w	80089d0 <_dtoa_r+0xb18>
 800854e:	601d      	str	r5, [r3, #0]
 8008550:	e23e      	b.n	80089d0 <_dtoa_r+0xb18>
 8008552:	f8cd a020 	str.w	sl, [sp, #32]
 8008556:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800855a:	2a39      	cmp	r2, #57	; 0x39
 800855c:	f105 33ff 	add.w	r3, r5, #4294967295	; 0xffffffff
 8008560:	d108      	bne.n	8008574 <_dtoa_r+0x6bc>
 8008562:	459b      	cmp	fp, r3
 8008564:	d10a      	bne.n	800857c <_dtoa_r+0x6c4>
 8008566:	9b08      	ldr	r3, [sp, #32]
 8008568:	3301      	adds	r3, #1
 800856a:	9308      	str	r3, [sp, #32]
 800856c:	2330      	movs	r3, #48	; 0x30
 800856e:	f88b 3000 	strb.w	r3, [fp]
 8008572:	465b      	mov	r3, fp
 8008574:	781a      	ldrb	r2, [r3, #0]
 8008576:	3201      	adds	r2, #1
 8008578:	701a      	strb	r2, [r3, #0]
 800857a:	e78c      	b.n	8008496 <_dtoa_r+0x5de>
 800857c:	461d      	mov	r5, r3
 800857e:	e7ea      	b.n	8008556 <_dtoa_r+0x69e>
 8008580:	2200      	movs	r2, #0
 8008582:	4b9b      	ldr	r3, [pc, #620]	; (80087f0 <_dtoa_r+0x938>)
 8008584:	f7f7 ffe8 	bl	8000558 <__aeabi_dmul>
 8008588:	2200      	movs	r2, #0
 800858a:	2300      	movs	r3, #0
 800858c:	4606      	mov	r6, r0
 800858e:	460f      	mov	r7, r1
 8008590:	f7f8 fc9c 	bl	8000ecc <__aeabi_dcmpeq>
 8008594:	2800      	cmp	r0, #0
 8008596:	d09a      	beq.n	80084ce <_dtoa_r+0x616>
 8008598:	e7cb      	b.n	8008532 <_dtoa_r+0x67a>
 800859a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800859c:	2a00      	cmp	r2, #0
 800859e:	f000 808b 	beq.w	80086b8 <_dtoa_r+0x800>
 80085a2:	9a06      	ldr	r2, [sp, #24]
 80085a4:	2a01      	cmp	r2, #1
 80085a6:	dc6e      	bgt.n	8008686 <_dtoa_r+0x7ce>
 80085a8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80085aa:	2a00      	cmp	r2, #0
 80085ac:	d067      	beq.n	800867e <_dtoa_r+0x7c6>
 80085ae:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80085b2:	9f07      	ldr	r7, [sp, #28]
 80085b4:	9d05      	ldr	r5, [sp, #20]
 80085b6:	9a05      	ldr	r2, [sp, #20]
 80085b8:	2101      	movs	r1, #1
 80085ba:	441a      	add	r2, r3
 80085bc:	4620      	mov	r0, r4
 80085be:	9205      	str	r2, [sp, #20]
 80085c0:	4498      	add	r8, r3
 80085c2:	f000 fcf9 	bl	8008fb8 <__i2b>
 80085c6:	4606      	mov	r6, r0
 80085c8:	2d00      	cmp	r5, #0
 80085ca:	dd0c      	ble.n	80085e6 <_dtoa_r+0x72e>
 80085cc:	f1b8 0f00 	cmp.w	r8, #0
 80085d0:	dd09      	ble.n	80085e6 <_dtoa_r+0x72e>
 80085d2:	4545      	cmp	r5, r8
 80085d4:	9a05      	ldr	r2, [sp, #20]
 80085d6:	462b      	mov	r3, r5
 80085d8:	bfa8      	it	ge
 80085da:	4643      	movge	r3, r8
 80085dc:	1ad2      	subs	r2, r2, r3
 80085de:	9205      	str	r2, [sp, #20]
 80085e0:	1aed      	subs	r5, r5, r3
 80085e2:	eba8 0803 	sub.w	r8, r8, r3
 80085e6:	9b07      	ldr	r3, [sp, #28]
 80085e8:	b1eb      	cbz	r3, 8008626 <_dtoa_r+0x76e>
 80085ea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80085ec:	2b00      	cmp	r3, #0
 80085ee:	d067      	beq.n	80086c0 <_dtoa_r+0x808>
 80085f0:	b18f      	cbz	r7, 8008616 <_dtoa_r+0x75e>
 80085f2:	4631      	mov	r1, r6
 80085f4:	463a      	mov	r2, r7
 80085f6:	4620      	mov	r0, r4
 80085f8:	f000 fd7e 	bl	80090f8 <__pow5mult>
 80085fc:	9a04      	ldr	r2, [sp, #16]
 80085fe:	4601      	mov	r1, r0
 8008600:	4606      	mov	r6, r0
 8008602:	4620      	mov	r0, r4
 8008604:	f000 fce1 	bl	8008fca <__multiply>
 8008608:	9904      	ldr	r1, [sp, #16]
 800860a:	9008      	str	r0, [sp, #32]
 800860c:	4620      	mov	r0, r4
 800860e:	f000 fc33 	bl	8008e78 <_Bfree>
 8008612:	9b08      	ldr	r3, [sp, #32]
 8008614:	9304      	str	r3, [sp, #16]
 8008616:	9b07      	ldr	r3, [sp, #28]
 8008618:	1bda      	subs	r2, r3, r7
 800861a:	d004      	beq.n	8008626 <_dtoa_r+0x76e>
 800861c:	9904      	ldr	r1, [sp, #16]
 800861e:	4620      	mov	r0, r4
 8008620:	f000 fd6a 	bl	80090f8 <__pow5mult>
 8008624:	9004      	str	r0, [sp, #16]
 8008626:	2101      	movs	r1, #1
 8008628:	4620      	mov	r0, r4
 800862a:	f000 fcc5 	bl	8008fb8 <__i2b>
 800862e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008630:	4607      	mov	r7, r0
 8008632:	2b00      	cmp	r3, #0
 8008634:	f000 81d0 	beq.w	80089d8 <_dtoa_r+0xb20>
 8008638:	461a      	mov	r2, r3
 800863a:	4601      	mov	r1, r0
 800863c:	4620      	mov	r0, r4
 800863e:	f000 fd5b 	bl	80090f8 <__pow5mult>
 8008642:	9b06      	ldr	r3, [sp, #24]
 8008644:	2b01      	cmp	r3, #1
 8008646:	4607      	mov	r7, r0
 8008648:	dc40      	bgt.n	80086cc <_dtoa_r+0x814>
 800864a:	9b00      	ldr	r3, [sp, #0]
 800864c:	2b00      	cmp	r3, #0
 800864e:	d139      	bne.n	80086c4 <_dtoa_r+0x80c>
 8008650:	9b01      	ldr	r3, [sp, #4]
 8008652:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008656:	2b00      	cmp	r3, #0
 8008658:	d136      	bne.n	80086c8 <_dtoa_r+0x810>
 800865a:	9b01      	ldr	r3, [sp, #4]
 800865c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008660:	0d1b      	lsrs	r3, r3, #20
 8008662:	051b      	lsls	r3, r3, #20
 8008664:	b12b      	cbz	r3, 8008672 <_dtoa_r+0x7ba>
 8008666:	9b05      	ldr	r3, [sp, #20]
 8008668:	3301      	adds	r3, #1
 800866a:	9305      	str	r3, [sp, #20]
 800866c:	f108 0801 	add.w	r8, r8, #1
 8008670:	2301      	movs	r3, #1
 8008672:	9307      	str	r3, [sp, #28]
 8008674:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008676:	2b00      	cmp	r3, #0
 8008678:	d12a      	bne.n	80086d0 <_dtoa_r+0x818>
 800867a:	2001      	movs	r0, #1
 800867c:	e030      	b.n	80086e0 <_dtoa_r+0x828>
 800867e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008680:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8008684:	e795      	b.n	80085b2 <_dtoa_r+0x6fa>
 8008686:	9b07      	ldr	r3, [sp, #28]
 8008688:	f109 37ff 	add.w	r7, r9, #4294967295	; 0xffffffff
 800868c:	42bb      	cmp	r3, r7
 800868e:	bfbf      	itttt	lt
 8008690:	9b07      	ldrlt	r3, [sp, #28]
 8008692:	9707      	strlt	r7, [sp, #28]
 8008694:	1afa      	sublt	r2, r7, r3
 8008696:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8008698:	bfbb      	ittet	lt
 800869a:	189b      	addlt	r3, r3, r2
 800869c:	930e      	strlt	r3, [sp, #56]	; 0x38
 800869e:	1bdf      	subge	r7, r3, r7
 80086a0:	2700      	movlt	r7, #0
 80086a2:	f1b9 0f00 	cmp.w	r9, #0
 80086a6:	bfb5      	itete	lt
 80086a8:	9b05      	ldrlt	r3, [sp, #20]
 80086aa:	9d05      	ldrge	r5, [sp, #20]
 80086ac:	eba3 0509 	sublt.w	r5, r3, r9
 80086b0:	464b      	movge	r3, r9
 80086b2:	bfb8      	it	lt
 80086b4:	2300      	movlt	r3, #0
 80086b6:	e77e      	b.n	80085b6 <_dtoa_r+0x6fe>
 80086b8:	9f07      	ldr	r7, [sp, #28]
 80086ba:	9d05      	ldr	r5, [sp, #20]
 80086bc:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 80086be:	e783      	b.n	80085c8 <_dtoa_r+0x710>
 80086c0:	9a07      	ldr	r2, [sp, #28]
 80086c2:	e7ab      	b.n	800861c <_dtoa_r+0x764>
 80086c4:	2300      	movs	r3, #0
 80086c6:	e7d4      	b.n	8008672 <_dtoa_r+0x7ba>
 80086c8:	9b00      	ldr	r3, [sp, #0]
 80086ca:	e7d2      	b.n	8008672 <_dtoa_r+0x7ba>
 80086cc:	2300      	movs	r3, #0
 80086ce:	9307      	str	r3, [sp, #28]
 80086d0:	693b      	ldr	r3, [r7, #16]
 80086d2:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 80086d6:	6918      	ldr	r0, [r3, #16]
 80086d8:	f000 fc20 	bl	8008f1c <__hi0bits>
 80086dc:	f1c0 0020 	rsb	r0, r0, #32
 80086e0:	4440      	add	r0, r8
 80086e2:	f010 001f 	ands.w	r0, r0, #31
 80086e6:	d047      	beq.n	8008778 <_dtoa_r+0x8c0>
 80086e8:	f1c0 0320 	rsb	r3, r0, #32
 80086ec:	2b04      	cmp	r3, #4
 80086ee:	dd3b      	ble.n	8008768 <_dtoa_r+0x8b0>
 80086f0:	9b05      	ldr	r3, [sp, #20]
 80086f2:	f1c0 001c 	rsb	r0, r0, #28
 80086f6:	4403      	add	r3, r0
 80086f8:	9305      	str	r3, [sp, #20]
 80086fa:	4405      	add	r5, r0
 80086fc:	4480      	add	r8, r0
 80086fe:	9b05      	ldr	r3, [sp, #20]
 8008700:	2b00      	cmp	r3, #0
 8008702:	dd05      	ble.n	8008710 <_dtoa_r+0x858>
 8008704:	461a      	mov	r2, r3
 8008706:	9904      	ldr	r1, [sp, #16]
 8008708:	4620      	mov	r0, r4
 800870a:	f000 fd43 	bl	8009194 <__lshift>
 800870e:	9004      	str	r0, [sp, #16]
 8008710:	f1b8 0f00 	cmp.w	r8, #0
 8008714:	dd05      	ble.n	8008722 <_dtoa_r+0x86a>
 8008716:	4639      	mov	r1, r7
 8008718:	4642      	mov	r2, r8
 800871a:	4620      	mov	r0, r4
 800871c:	f000 fd3a 	bl	8009194 <__lshift>
 8008720:	4607      	mov	r7, r0
 8008722:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008724:	b353      	cbz	r3, 800877c <_dtoa_r+0x8c4>
 8008726:	4639      	mov	r1, r7
 8008728:	9804      	ldr	r0, [sp, #16]
 800872a:	f000 fd87 	bl	800923c <__mcmp>
 800872e:	2800      	cmp	r0, #0
 8008730:	da24      	bge.n	800877c <_dtoa_r+0x8c4>
 8008732:	2300      	movs	r3, #0
 8008734:	220a      	movs	r2, #10
 8008736:	9904      	ldr	r1, [sp, #16]
 8008738:	4620      	mov	r0, r4
 800873a:	f000 fbb4 	bl	8008ea6 <__multadd>
 800873e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008740:	9004      	str	r0, [sp, #16]
 8008742:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8008746:	2b00      	cmp	r3, #0
 8008748:	f000 814d 	beq.w	80089e6 <_dtoa_r+0xb2e>
 800874c:	2300      	movs	r3, #0
 800874e:	4631      	mov	r1, r6
 8008750:	220a      	movs	r2, #10
 8008752:	4620      	mov	r0, r4
 8008754:	f000 fba7 	bl	8008ea6 <__multadd>
 8008758:	9b02      	ldr	r3, [sp, #8]
 800875a:	2b00      	cmp	r3, #0
 800875c:	4606      	mov	r6, r0
 800875e:	dc4f      	bgt.n	8008800 <_dtoa_r+0x948>
 8008760:	9b06      	ldr	r3, [sp, #24]
 8008762:	2b02      	cmp	r3, #2
 8008764:	dd4c      	ble.n	8008800 <_dtoa_r+0x948>
 8008766:	e011      	b.n	800878c <_dtoa_r+0x8d4>
 8008768:	d0c9      	beq.n	80086fe <_dtoa_r+0x846>
 800876a:	9a05      	ldr	r2, [sp, #20]
 800876c:	331c      	adds	r3, #28
 800876e:	441a      	add	r2, r3
 8008770:	9205      	str	r2, [sp, #20]
 8008772:	441d      	add	r5, r3
 8008774:	4498      	add	r8, r3
 8008776:	e7c2      	b.n	80086fe <_dtoa_r+0x846>
 8008778:	4603      	mov	r3, r0
 800877a:	e7f6      	b.n	800876a <_dtoa_r+0x8b2>
 800877c:	f1b9 0f00 	cmp.w	r9, #0
 8008780:	dc38      	bgt.n	80087f4 <_dtoa_r+0x93c>
 8008782:	9b06      	ldr	r3, [sp, #24]
 8008784:	2b02      	cmp	r3, #2
 8008786:	dd35      	ble.n	80087f4 <_dtoa_r+0x93c>
 8008788:	f8cd 9008 	str.w	r9, [sp, #8]
 800878c:	9b02      	ldr	r3, [sp, #8]
 800878e:	b963      	cbnz	r3, 80087aa <_dtoa_r+0x8f2>
 8008790:	4639      	mov	r1, r7
 8008792:	2205      	movs	r2, #5
 8008794:	4620      	mov	r0, r4
 8008796:	f000 fb86 	bl	8008ea6 <__multadd>
 800879a:	4601      	mov	r1, r0
 800879c:	4607      	mov	r7, r0
 800879e:	9804      	ldr	r0, [sp, #16]
 80087a0:	f000 fd4c 	bl	800923c <__mcmp>
 80087a4:	2800      	cmp	r0, #0
 80087a6:	f73f adcc 	bgt.w	8008342 <_dtoa_r+0x48a>
 80087aa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80087ac:	465d      	mov	r5, fp
 80087ae:	ea6f 0a03 	mvn.w	sl, r3
 80087b2:	f04f 0900 	mov.w	r9, #0
 80087b6:	4639      	mov	r1, r7
 80087b8:	4620      	mov	r0, r4
 80087ba:	f000 fb5d 	bl	8008e78 <_Bfree>
 80087be:	2e00      	cmp	r6, #0
 80087c0:	f43f aeb7 	beq.w	8008532 <_dtoa_r+0x67a>
 80087c4:	f1b9 0f00 	cmp.w	r9, #0
 80087c8:	d005      	beq.n	80087d6 <_dtoa_r+0x91e>
 80087ca:	45b1      	cmp	r9, r6
 80087cc:	d003      	beq.n	80087d6 <_dtoa_r+0x91e>
 80087ce:	4649      	mov	r1, r9
 80087d0:	4620      	mov	r0, r4
 80087d2:	f000 fb51 	bl	8008e78 <_Bfree>
 80087d6:	4631      	mov	r1, r6
 80087d8:	4620      	mov	r0, r4
 80087da:	f000 fb4d 	bl	8008e78 <_Bfree>
 80087de:	e6a8      	b.n	8008532 <_dtoa_r+0x67a>
 80087e0:	2700      	movs	r7, #0
 80087e2:	463e      	mov	r6, r7
 80087e4:	e7e1      	b.n	80087aa <_dtoa_r+0x8f2>
 80087e6:	f8dd a020 	ldr.w	sl, [sp, #32]
 80087ea:	463e      	mov	r6, r7
 80087ec:	e5a9      	b.n	8008342 <_dtoa_r+0x48a>
 80087ee:	bf00      	nop
 80087f0:	40240000 	.word	0x40240000
 80087f4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80087f6:	f8cd 9008 	str.w	r9, [sp, #8]
 80087fa:	2b00      	cmp	r3, #0
 80087fc:	f000 80fa 	beq.w	80089f4 <_dtoa_r+0xb3c>
 8008800:	2d00      	cmp	r5, #0
 8008802:	dd05      	ble.n	8008810 <_dtoa_r+0x958>
 8008804:	4631      	mov	r1, r6
 8008806:	462a      	mov	r2, r5
 8008808:	4620      	mov	r0, r4
 800880a:	f000 fcc3 	bl	8009194 <__lshift>
 800880e:	4606      	mov	r6, r0
 8008810:	9b07      	ldr	r3, [sp, #28]
 8008812:	2b00      	cmp	r3, #0
 8008814:	d04c      	beq.n	80088b0 <_dtoa_r+0x9f8>
 8008816:	6871      	ldr	r1, [r6, #4]
 8008818:	4620      	mov	r0, r4
 800881a:	f000 faf9 	bl	8008e10 <_Balloc>
 800881e:	6932      	ldr	r2, [r6, #16]
 8008820:	3202      	adds	r2, #2
 8008822:	4605      	mov	r5, r0
 8008824:	0092      	lsls	r2, r2, #2
 8008826:	f106 010c 	add.w	r1, r6, #12
 800882a:	300c      	adds	r0, #12
 800882c:	f7fe fcea 	bl	8007204 <memcpy>
 8008830:	2201      	movs	r2, #1
 8008832:	4629      	mov	r1, r5
 8008834:	4620      	mov	r0, r4
 8008836:	f000 fcad 	bl	8009194 <__lshift>
 800883a:	9b00      	ldr	r3, [sp, #0]
 800883c:	f8cd b014 	str.w	fp, [sp, #20]
 8008840:	f003 0301 	and.w	r3, r3, #1
 8008844:	46b1      	mov	r9, r6
 8008846:	9307      	str	r3, [sp, #28]
 8008848:	4606      	mov	r6, r0
 800884a:	4639      	mov	r1, r7
 800884c:	9804      	ldr	r0, [sp, #16]
 800884e:	f7ff faa5 	bl	8007d9c <quorem>
 8008852:	4649      	mov	r1, r9
 8008854:	4605      	mov	r5, r0
 8008856:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800885a:	9804      	ldr	r0, [sp, #16]
 800885c:	f000 fcee 	bl	800923c <__mcmp>
 8008860:	4632      	mov	r2, r6
 8008862:	9000      	str	r0, [sp, #0]
 8008864:	4639      	mov	r1, r7
 8008866:	4620      	mov	r0, r4
 8008868:	f000 fd02 	bl	8009270 <__mdiff>
 800886c:	68c3      	ldr	r3, [r0, #12]
 800886e:	4602      	mov	r2, r0
 8008870:	bb03      	cbnz	r3, 80088b4 <_dtoa_r+0x9fc>
 8008872:	4601      	mov	r1, r0
 8008874:	9008      	str	r0, [sp, #32]
 8008876:	9804      	ldr	r0, [sp, #16]
 8008878:	f000 fce0 	bl	800923c <__mcmp>
 800887c:	9a08      	ldr	r2, [sp, #32]
 800887e:	4603      	mov	r3, r0
 8008880:	4611      	mov	r1, r2
 8008882:	4620      	mov	r0, r4
 8008884:	9308      	str	r3, [sp, #32]
 8008886:	f000 faf7 	bl	8008e78 <_Bfree>
 800888a:	9b08      	ldr	r3, [sp, #32]
 800888c:	b9a3      	cbnz	r3, 80088b8 <_dtoa_r+0xa00>
 800888e:	9a06      	ldr	r2, [sp, #24]
 8008890:	b992      	cbnz	r2, 80088b8 <_dtoa_r+0xa00>
 8008892:	9a07      	ldr	r2, [sp, #28]
 8008894:	b982      	cbnz	r2, 80088b8 <_dtoa_r+0xa00>
 8008896:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800889a:	d029      	beq.n	80088f0 <_dtoa_r+0xa38>
 800889c:	9b00      	ldr	r3, [sp, #0]
 800889e:	2b00      	cmp	r3, #0
 80088a0:	dd01      	ble.n	80088a6 <_dtoa_r+0x9ee>
 80088a2:	f105 0831 	add.w	r8, r5, #49	; 0x31
 80088a6:	9b05      	ldr	r3, [sp, #20]
 80088a8:	1c5d      	adds	r5, r3, #1
 80088aa:	f883 8000 	strb.w	r8, [r3]
 80088ae:	e782      	b.n	80087b6 <_dtoa_r+0x8fe>
 80088b0:	4630      	mov	r0, r6
 80088b2:	e7c2      	b.n	800883a <_dtoa_r+0x982>
 80088b4:	2301      	movs	r3, #1
 80088b6:	e7e3      	b.n	8008880 <_dtoa_r+0x9c8>
 80088b8:	9a00      	ldr	r2, [sp, #0]
 80088ba:	2a00      	cmp	r2, #0
 80088bc:	db04      	blt.n	80088c8 <_dtoa_r+0xa10>
 80088be:	d125      	bne.n	800890c <_dtoa_r+0xa54>
 80088c0:	9a06      	ldr	r2, [sp, #24]
 80088c2:	bb1a      	cbnz	r2, 800890c <_dtoa_r+0xa54>
 80088c4:	9a07      	ldr	r2, [sp, #28]
 80088c6:	bb0a      	cbnz	r2, 800890c <_dtoa_r+0xa54>
 80088c8:	2b00      	cmp	r3, #0
 80088ca:	ddec      	ble.n	80088a6 <_dtoa_r+0x9ee>
 80088cc:	2201      	movs	r2, #1
 80088ce:	9904      	ldr	r1, [sp, #16]
 80088d0:	4620      	mov	r0, r4
 80088d2:	f000 fc5f 	bl	8009194 <__lshift>
 80088d6:	4639      	mov	r1, r7
 80088d8:	9004      	str	r0, [sp, #16]
 80088da:	f000 fcaf 	bl	800923c <__mcmp>
 80088de:	2800      	cmp	r0, #0
 80088e0:	dc03      	bgt.n	80088ea <_dtoa_r+0xa32>
 80088e2:	d1e0      	bne.n	80088a6 <_dtoa_r+0x9ee>
 80088e4:	f018 0f01 	tst.w	r8, #1
 80088e8:	d0dd      	beq.n	80088a6 <_dtoa_r+0x9ee>
 80088ea:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80088ee:	d1d8      	bne.n	80088a2 <_dtoa_r+0x9ea>
 80088f0:	9b05      	ldr	r3, [sp, #20]
 80088f2:	9a05      	ldr	r2, [sp, #20]
 80088f4:	1c5d      	adds	r5, r3, #1
 80088f6:	2339      	movs	r3, #57	; 0x39
 80088f8:	7013      	strb	r3, [r2, #0]
 80088fa:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80088fe:	2b39      	cmp	r3, #57	; 0x39
 8008900:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 8008904:	d04f      	beq.n	80089a6 <_dtoa_r+0xaee>
 8008906:	3301      	adds	r3, #1
 8008908:	7013      	strb	r3, [r2, #0]
 800890a:	e754      	b.n	80087b6 <_dtoa_r+0x8fe>
 800890c:	9a05      	ldr	r2, [sp, #20]
 800890e:	2b00      	cmp	r3, #0
 8008910:	f102 0501 	add.w	r5, r2, #1
 8008914:	dd06      	ble.n	8008924 <_dtoa_r+0xa6c>
 8008916:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800891a:	d0e9      	beq.n	80088f0 <_dtoa_r+0xa38>
 800891c:	f108 0801 	add.w	r8, r8, #1
 8008920:	9b05      	ldr	r3, [sp, #20]
 8008922:	e7c2      	b.n	80088aa <_dtoa_r+0x9f2>
 8008924:	9a02      	ldr	r2, [sp, #8]
 8008926:	f805 8c01 	strb.w	r8, [r5, #-1]
 800892a:	eba5 030b 	sub.w	r3, r5, fp
 800892e:	4293      	cmp	r3, r2
 8008930:	d021      	beq.n	8008976 <_dtoa_r+0xabe>
 8008932:	2300      	movs	r3, #0
 8008934:	220a      	movs	r2, #10
 8008936:	9904      	ldr	r1, [sp, #16]
 8008938:	4620      	mov	r0, r4
 800893a:	f000 fab4 	bl	8008ea6 <__multadd>
 800893e:	45b1      	cmp	r9, r6
 8008940:	9004      	str	r0, [sp, #16]
 8008942:	f04f 0300 	mov.w	r3, #0
 8008946:	f04f 020a 	mov.w	r2, #10
 800894a:	4649      	mov	r1, r9
 800894c:	4620      	mov	r0, r4
 800894e:	d105      	bne.n	800895c <_dtoa_r+0xaa4>
 8008950:	f000 faa9 	bl	8008ea6 <__multadd>
 8008954:	4681      	mov	r9, r0
 8008956:	4606      	mov	r6, r0
 8008958:	9505      	str	r5, [sp, #20]
 800895a:	e776      	b.n	800884a <_dtoa_r+0x992>
 800895c:	f000 faa3 	bl	8008ea6 <__multadd>
 8008960:	4631      	mov	r1, r6
 8008962:	4681      	mov	r9, r0
 8008964:	2300      	movs	r3, #0
 8008966:	220a      	movs	r2, #10
 8008968:	4620      	mov	r0, r4
 800896a:	f000 fa9c 	bl	8008ea6 <__multadd>
 800896e:	4606      	mov	r6, r0
 8008970:	e7f2      	b.n	8008958 <_dtoa_r+0xaa0>
 8008972:	f04f 0900 	mov.w	r9, #0
 8008976:	2201      	movs	r2, #1
 8008978:	9904      	ldr	r1, [sp, #16]
 800897a:	4620      	mov	r0, r4
 800897c:	f000 fc0a 	bl	8009194 <__lshift>
 8008980:	4639      	mov	r1, r7
 8008982:	9004      	str	r0, [sp, #16]
 8008984:	f000 fc5a 	bl	800923c <__mcmp>
 8008988:	2800      	cmp	r0, #0
 800898a:	dcb6      	bgt.n	80088fa <_dtoa_r+0xa42>
 800898c:	d102      	bne.n	8008994 <_dtoa_r+0xadc>
 800898e:	f018 0f01 	tst.w	r8, #1
 8008992:	d1b2      	bne.n	80088fa <_dtoa_r+0xa42>
 8008994:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8008998:	2b30      	cmp	r3, #48	; 0x30
 800899a:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 800899e:	f47f af0a 	bne.w	80087b6 <_dtoa_r+0x8fe>
 80089a2:	4615      	mov	r5, r2
 80089a4:	e7f6      	b.n	8008994 <_dtoa_r+0xadc>
 80089a6:	4593      	cmp	fp, r2
 80089a8:	d105      	bne.n	80089b6 <_dtoa_r+0xafe>
 80089aa:	2331      	movs	r3, #49	; 0x31
 80089ac:	f10a 0a01 	add.w	sl, sl, #1
 80089b0:	f88b 3000 	strb.w	r3, [fp]
 80089b4:	e6ff      	b.n	80087b6 <_dtoa_r+0x8fe>
 80089b6:	4615      	mov	r5, r2
 80089b8:	e79f      	b.n	80088fa <_dtoa_r+0xa42>
 80089ba:	f8df b064 	ldr.w	fp, [pc, #100]	; 8008a20 <_dtoa_r+0xb68>
 80089be:	e007      	b.n	80089d0 <_dtoa_r+0xb18>
 80089c0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80089c2:	f8df b060 	ldr.w	fp, [pc, #96]	; 8008a24 <_dtoa_r+0xb6c>
 80089c6:	b11b      	cbz	r3, 80089d0 <_dtoa_r+0xb18>
 80089c8:	f10b 0308 	add.w	r3, fp, #8
 80089cc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80089ce:	6013      	str	r3, [r2, #0]
 80089d0:	4658      	mov	r0, fp
 80089d2:	b017      	add	sp, #92	; 0x5c
 80089d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80089d8:	9b06      	ldr	r3, [sp, #24]
 80089da:	2b01      	cmp	r3, #1
 80089dc:	f77f ae35 	ble.w	800864a <_dtoa_r+0x792>
 80089e0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80089e2:	9307      	str	r3, [sp, #28]
 80089e4:	e649      	b.n	800867a <_dtoa_r+0x7c2>
 80089e6:	9b02      	ldr	r3, [sp, #8]
 80089e8:	2b00      	cmp	r3, #0
 80089ea:	dc03      	bgt.n	80089f4 <_dtoa_r+0xb3c>
 80089ec:	9b06      	ldr	r3, [sp, #24]
 80089ee:	2b02      	cmp	r3, #2
 80089f0:	f73f aecc 	bgt.w	800878c <_dtoa_r+0x8d4>
 80089f4:	465d      	mov	r5, fp
 80089f6:	4639      	mov	r1, r7
 80089f8:	9804      	ldr	r0, [sp, #16]
 80089fa:	f7ff f9cf 	bl	8007d9c <quorem>
 80089fe:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8008a02:	f805 8b01 	strb.w	r8, [r5], #1
 8008a06:	9a02      	ldr	r2, [sp, #8]
 8008a08:	eba5 030b 	sub.w	r3, r5, fp
 8008a0c:	429a      	cmp	r2, r3
 8008a0e:	ddb0      	ble.n	8008972 <_dtoa_r+0xaba>
 8008a10:	2300      	movs	r3, #0
 8008a12:	220a      	movs	r2, #10
 8008a14:	9904      	ldr	r1, [sp, #16]
 8008a16:	4620      	mov	r0, r4
 8008a18:	f000 fa45 	bl	8008ea6 <__multadd>
 8008a1c:	9004      	str	r0, [sp, #16]
 8008a1e:	e7ea      	b.n	80089f6 <_dtoa_r+0xb3e>
 8008a20:	0800bfa4 	.word	0x0800bfa4
 8008a24:	0800bfc8 	.word	0x0800bfc8

08008a28 <__sflush_r>:
 8008a28:	898a      	ldrh	r2, [r1, #12]
 8008a2a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008a2e:	4605      	mov	r5, r0
 8008a30:	0710      	lsls	r0, r2, #28
 8008a32:	460c      	mov	r4, r1
 8008a34:	d458      	bmi.n	8008ae8 <__sflush_r+0xc0>
 8008a36:	684b      	ldr	r3, [r1, #4]
 8008a38:	2b00      	cmp	r3, #0
 8008a3a:	dc05      	bgt.n	8008a48 <__sflush_r+0x20>
 8008a3c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8008a3e:	2b00      	cmp	r3, #0
 8008a40:	dc02      	bgt.n	8008a48 <__sflush_r+0x20>
 8008a42:	2000      	movs	r0, #0
 8008a44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008a48:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008a4a:	2e00      	cmp	r6, #0
 8008a4c:	d0f9      	beq.n	8008a42 <__sflush_r+0x1a>
 8008a4e:	2300      	movs	r3, #0
 8008a50:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008a54:	682f      	ldr	r7, [r5, #0]
 8008a56:	6a21      	ldr	r1, [r4, #32]
 8008a58:	602b      	str	r3, [r5, #0]
 8008a5a:	d032      	beq.n	8008ac2 <__sflush_r+0x9a>
 8008a5c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008a5e:	89a3      	ldrh	r3, [r4, #12]
 8008a60:	075a      	lsls	r2, r3, #29
 8008a62:	d505      	bpl.n	8008a70 <__sflush_r+0x48>
 8008a64:	6863      	ldr	r3, [r4, #4]
 8008a66:	1ac0      	subs	r0, r0, r3
 8008a68:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008a6a:	b10b      	cbz	r3, 8008a70 <__sflush_r+0x48>
 8008a6c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008a6e:	1ac0      	subs	r0, r0, r3
 8008a70:	2300      	movs	r3, #0
 8008a72:	4602      	mov	r2, r0
 8008a74:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008a76:	6a21      	ldr	r1, [r4, #32]
 8008a78:	4628      	mov	r0, r5
 8008a7a:	47b0      	blx	r6
 8008a7c:	1c43      	adds	r3, r0, #1
 8008a7e:	89a3      	ldrh	r3, [r4, #12]
 8008a80:	d106      	bne.n	8008a90 <__sflush_r+0x68>
 8008a82:	6829      	ldr	r1, [r5, #0]
 8008a84:	291d      	cmp	r1, #29
 8008a86:	d848      	bhi.n	8008b1a <__sflush_r+0xf2>
 8008a88:	4a29      	ldr	r2, [pc, #164]	; (8008b30 <__sflush_r+0x108>)
 8008a8a:	40ca      	lsrs	r2, r1
 8008a8c:	07d6      	lsls	r6, r2, #31
 8008a8e:	d544      	bpl.n	8008b1a <__sflush_r+0xf2>
 8008a90:	2200      	movs	r2, #0
 8008a92:	6062      	str	r2, [r4, #4]
 8008a94:	04d9      	lsls	r1, r3, #19
 8008a96:	6922      	ldr	r2, [r4, #16]
 8008a98:	6022      	str	r2, [r4, #0]
 8008a9a:	d504      	bpl.n	8008aa6 <__sflush_r+0x7e>
 8008a9c:	1c42      	adds	r2, r0, #1
 8008a9e:	d101      	bne.n	8008aa4 <__sflush_r+0x7c>
 8008aa0:	682b      	ldr	r3, [r5, #0]
 8008aa2:	b903      	cbnz	r3, 8008aa6 <__sflush_r+0x7e>
 8008aa4:	6560      	str	r0, [r4, #84]	; 0x54
 8008aa6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008aa8:	602f      	str	r7, [r5, #0]
 8008aaa:	2900      	cmp	r1, #0
 8008aac:	d0c9      	beq.n	8008a42 <__sflush_r+0x1a>
 8008aae:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008ab2:	4299      	cmp	r1, r3
 8008ab4:	d002      	beq.n	8008abc <__sflush_r+0x94>
 8008ab6:	4628      	mov	r0, r5
 8008ab8:	f000 fc94 	bl	80093e4 <_free_r>
 8008abc:	2000      	movs	r0, #0
 8008abe:	6360      	str	r0, [r4, #52]	; 0x34
 8008ac0:	e7c0      	b.n	8008a44 <__sflush_r+0x1c>
 8008ac2:	2301      	movs	r3, #1
 8008ac4:	4628      	mov	r0, r5
 8008ac6:	47b0      	blx	r6
 8008ac8:	1c41      	adds	r1, r0, #1
 8008aca:	d1c8      	bne.n	8008a5e <__sflush_r+0x36>
 8008acc:	682b      	ldr	r3, [r5, #0]
 8008ace:	2b00      	cmp	r3, #0
 8008ad0:	d0c5      	beq.n	8008a5e <__sflush_r+0x36>
 8008ad2:	2b1d      	cmp	r3, #29
 8008ad4:	d001      	beq.n	8008ada <__sflush_r+0xb2>
 8008ad6:	2b16      	cmp	r3, #22
 8008ad8:	d101      	bne.n	8008ade <__sflush_r+0xb6>
 8008ada:	602f      	str	r7, [r5, #0]
 8008adc:	e7b1      	b.n	8008a42 <__sflush_r+0x1a>
 8008ade:	89a3      	ldrh	r3, [r4, #12]
 8008ae0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008ae4:	81a3      	strh	r3, [r4, #12]
 8008ae6:	e7ad      	b.n	8008a44 <__sflush_r+0x1c>
 8008ae8:	690f      	ldr	r7, [r1, #16]
 8008aea:	2f00      	cmp	r7, #0
 8008aec:	d0a9      	beq.n	8008a42 <__sflush_r+0x1a>
 8008aee:	0793      	lsls	r3, r2, #30
 8008af0:	680e      	ldr	r6, [r1, #0]
 8008af2:	bf08      	it	eq
 8008af4:	694b      	ldreq	r3, [r1, #20]
 8008af6:	600f      	str	r7, [r1, #0]
 8008af8:	bf18      	it	ne
 8008afa:	2300      	movne	r3, #0
 8008afc:	eba6 0807 	sub.w	r8, r6, r7
 8008b00:	608b      	str	r3, [r1, #8]
 8008b02:	f1b8 0f00 	cmp.w	r8, #0
 8008b06:	dd9c      	ble.n	8008a42 <__sflush_r+0x1a>
 8008b08:	4643      	mov	r3, r8
 8008b0a:	463a      	mov	r2, r7
 8008b0c:	6a21      	ldr	r1, [r4, #32]
 8008b0e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008b10:	4628      	mov	r0, r5
 8008b12:	47b0      	blx	r6
 8008b14:	2800      	cmp	r0, #0
 8008b16:	dc06      	bgt.n	8008b26 <__sflush_r+0xfe>
 8008b18:	89a3      	ldrh	r3, [r4, #12]
 8008b1a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008b1e:	81a3      	strh	r3, [r4, #12]
 8008b20:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008b24:	e78e      	b.n	8008a44 <__sflush_r+0x1c>
 8008b26:	4407      	add	r7, r0
 8008b28:	eba8 0800 	sub.w	r8, r8, r0
 8008b2c:	e7e9      	b.n	8008b02 <__sflush_r+0xda>
 8008b2e:	bf00      	nop
 8008b30:	20400001 	.word	0x20400001

08008b34 <_fflush_r>:
 8008b34:	b538      	push	{r3, r4, r5, lr}
 8008b36:	690b      	ldr	r3, [r1, #16]
 8008b38:	4605      	mov	r5, r0
 8008b3a:	460c      	mov	r4, r1
 8008b3c:	b1db      	cbz	r3, 8008b76 <_fflush_r+0x42>
 8008b3e:	b118      	cbz	r0, 8008b48 <_fflush_r+0x14>
 8008b40:	6983      	ldr	r3, [r0, #24]
 8008b42:	b90b      	cbnz	r3, 8008b48 <_fflush_r+0x14>
 8008b44:	f000 f860 	bl	8008c08 <__sinit>
 8008b48:	4b0c      	ldr	r3, [pc, #48]	; (8008b7c <_fflush_r+0x48>)
 8008b4a:	429c      	cmp	r4, r3
 8008b4c:	d109      	bne.n	8008b62 <_fflush_r+0x2e>
 8008b4e:	686c      	ldr	r4, [r5, #4]
 8008b50:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008b54:	b17b      	cbz	r3, 8008b76 <_fflush_r+0x42>
 8008b56:	4621      	mov	r1, r4
 8008b58:	4628      	mov	r0, r5
 8008b5a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008b5e:	f7ff bf63 	b.w	8008a28 <__sflush_r>
 8008b62:	4b07      	ldr	r3, [pc, #28]	; (8008b80 <_fflush_r+0x4c>)
 8008b64:	429c      	cmp	r4, r3
 8008b66:	d101      	bne.n	8008b6c <_fflush_r+0x38>
 8008b68:	68ac      	ldr	r4, [r5, #8]
 8008b6a:	e7f1      	b.n	8008b50 <_fflush_r+0x1c>
 8008b6c:	4b05      	ldr	r3, [pc, #20]	; (8008b84 <_fflush_r+0x50>)
 8008b6e:	429c      	cmp	r4, r3
 8008b70:	bf08      	it	eq
 8008b72:	68ec      	ldreq	r4, [r5, #12]
 8008b74:	e7ec      	b.n	8008b50 <_fflush_r+0x1c>
 8008b76:	2000      	movs	r0, #0
 8008b78:	bd38      	pop	{r3, r4, r5, pc}
 8008b7a:	bf00      	nop
 8008b7c:	0800bff8 	.word	0x0800bff8
 8008b80:	0800c018 	.word	0x0800c018
 8008b84:	0800bfd8 	.word	0x0800bfd8

08008b88 <std>:
 8008b88:	2300      	movs	r3, #0
 8008b8a:	b510      	push	{r4, lr}
 8008b8c:	4604      	mov	r4, r0
 8008b8e:	e9c0 3300 	strd	r3, r3, [r0]
 8008b92:	6083      	str	r3, [r0, #8]
 8008b94:	8181      	strh	r1, [r0, #12]
 8008b96:	6643      	str	r3, [r0, #100]	; 0x64
 8008b98:	81c2      	strh	r2, [r0, #14]
 8008b9a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008b9e:	6183      	str	r3, [r0, #24]
 8008ba0:	4619      	mov	r1, r3
 8008ba2:	2208      	movs	r2, #8
 8008ba4:	305c      	adds	r0, #92	; 0x5c
 8008ba6:	f7fe fb38 	bl	800721a <memset>
 8008baa:	4b05      	ldr	r3, [pc, #20]	; (8008bc0 <std+0x38>)
 8008bac:	6263      	str	r3, [r4, #36]	; 0x24
 8008bae:	4b05      	ldr	r3, [pc, #20]	; (8008bc4 <std+0x3c>)
 8008bb0:	62a3      	str	r3, [r4, #40]	; 0x28
 8008bb2:	4b05      	ldr	r3, [pc, #20]	; (8008bc8 <std+0x40>)
 8008bb4:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008bb6:	4b05      	ldr	r3, [pc, #20]	; (8008bcc <std+0x44>)
 8008bb8:	6224      	str	r4, [r4, #32]
 8008bba:	6323      	str	r3, [r4, #48]	; 0x30
 8008bbc:	bd10      	pop	{r4, pc}
 8008bbe:	bf00      	nop
 8008bc0:	08009a79 	.word	0x08009a79
 8008bc4:	08009a9b 	.word	0x08009a9b
 8008bc8:	08009ad3 	.word	0x08009ad3
 8008bcc:	08009af7 	.word	0x08009af7

08008bd0 <_cleanup_r>:
 8008bd0:	4901      	ldr	r1, [pc, #4]	; (8008bd8 <_cleanup_r+0x8>)
 8008bd2:	f000 b885 	b.w	8008ce0 <_fwalk_reent>
 8008bd6:	bf00      	nop
 8008bd8:	08008b35 	.word	0x08008b35

08008bdc <__sfmoreglue>:
 8008bdc:	b570      	push	{r4, r5, r6, lr}
 8008bde:	1e4a      	subs	r2, r1, #1
 8008be0:	2568      	movs	r5, #104	; 0x68
 8008be2:	4355      	muls	r5, r2
 8008be4:	460e      	mov	r6, r1
 8008be6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8008bea:	f000 fc49 	bl	8009480 <_malloc_r>
 8008bee:	4604      	mov	r4, r0
 8008bf0:	b140      	cbz	r0, 8008c04 <__sfmoreglue+0x28>
 8008bf2:	2100      	movs	r1, #0
 8008bf4:	e9c0 1600 	strd	r1, r6, [r0]
 8008bf8:	300c      	adds	r0, #12
 8008bfa:	60a0      	str	r0, [r4, #8]
 8008bfc:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8008c00:	f7fe fb0b 	bl	800721a <memset>
 8008c04:	4620      	mov	r0, r4
 8008c06:	bd70      	pop	{r4, r5, r6, pc}

08008c08 <__sinit>:
 8008c08:	6983      	ldr	r3, [r0, #24]
 8008c0a:	b510      	push	{r4, lr}
 8008c0c:	4604      	mov	r4, r0
 8008c0e:	bb33      	cbnz	r3, 8008c5e <__sinit+0x56>
 8008c10:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8008c14:	6503      	str	r3, [r0, #80]	; 0x50
 8008c16:	4b12      	ldr	r3, [pc, #72]	; (8008c60 <__sinit+0x58>)
 8008c18:	4a12      	ldr	r2, [pc, #72]	; (8008c64 <__sinit+0x5c>)
 8008c1a:	681b      	ldr	r3, [r3, #0]
 8008c1c:	6282      	str	r2, [r0, #40]	; 0x28
 8008c1e:	4298      	cmp	r0, r3
 8008c20:	bf04      	itt	eq
 8008c22:	2301      	moveq	r3, #1
 8008c24:	6183      	streq	r3, [r0, #24]
 8008c26:	f000 f81f 	bl	8008c68 <__sfp>
 8008c2a:	6060      	str	r0, [r4, #4]
 8008c2c:	4620      	mov	r0, r4
 8008c2e:	f000 f81b 	bl	8008c68 <__sfp>
 8008c32:	60a0      	str	r0, [r4, #8]
 8008c34:	4620      	mov	r0, r4
 8008c36:	f000 f817 	bl	8008c68 <__sfp>
 8008c3a:	2200      	movs	r2, #0
 8008c3c:	60e0      	str	r0, [r4, #12]
 8008c3e:	2104      	movs	r1, #4
 8008c40:	6860      	ldr	r0, [r4, #4]
 8008c42:	f7ff ffa1 	bl	8008b88 <std>
 8008c46:	2201      	movs	r2, #1
 8008c48:	2109      	movs	r1, #9
 8008c4a:	68a0      	ldr	r0, [r4, #8]
 8008c4c:	f7ff ff9c 	bl	8008b88 <std>
 8008c50:	2202      	movs	r2, #2
 8008c52:	2112      	movs	r1, #18
 8008c54:	68e0      	ldr	r0, [r4, #12]
 8008c56:	f7ff ff97 	bl	8008b88 <std>
 8008c5a:	2301      	movs	r3, #1
 8008c5c:	61a3      	str	r3, [r4, #24]
 8008c5e:	bd10      	pop	{r4, pc}
 8008c60:	0800bf90 	.word	0x0800bf90
 8008c64:	08008bd1 	.word	0x08008bd1

08008c68 <__sfp>:
 8008c68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008c6a:	4b1b      	ldr	r3, [pc, #108]	; (8008cd8 <__sfp+0x70>)
 8008c6c:	681e      	ldr	r6, [r3, #0]
 8008c6e:	69b3      	ldr	r3, [r6, #24]
 8008c70:	4607      	mov	r7, r0
 8008c72:	b913      	cbnz	r3, 8008c7a <__sfp+0x12>
 8008c74:	4630      	mov	r0, r6
 8008c76:	f7ff ffc7 	bl	8008c08 <__sinit>
 8008c7a:	3648      	adds	r6, #72	; 0x48
 8008c7c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8008c80:	3b01      	subs	r3, #1
 8008c82:	d503      	bpl.n	8008c8c <__sfp+0x24>
 8008c84:	6833      	ldr	r3, [r6, #0]
 8008c86:	b133      	cbz	r3, 8008c96 <__sfp+0x2e>
 8008c88:	6836      	ldr	r6, [r6, #0]
 8008c8a:	e7f7      	b.n	8008c7c <__sfp+0x14>
 8008c8c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8008c90:	b16d      	cbz	r5, 8008cae <__sfp+0x46>
 8008c92:	3468      	adds	r4, #104	; 0x68
 8008c94:	e7f4      	b.n	8008c80 <__sfp+0x18>
 8008c96:	2104      	movs	r1, #4
 8008c98:	4638      	mov	r0, r7
 8008c9a:	f7ff ff9f 	bl	8008bdc <__sfmoreglue>
 8008c9e:	6030      	str	r0, [r6, #0]
 8008ca0:	2800      	cmp	r0, #0
 8008ca2:	d1f1      	bne.n	8008c88 <__sfp+0x20>
 8008ca4:	230c      	movs	r3, #12
 8008ca6:	603b      	str	r3, [r7, #0]
 8008ca8:	4604      	mov	r4, r0
 8008caa:	4620      	mov	r0, r4
 8008cac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008cae:	4b0b      	ldr	r3, [pc, #44]	; (8008cdc <__sfp+0x74>)
 8008cb0:	6665      	str	r5, [r4, #100]	; 0x64
 8008cb2:	e9c4 5500 	strd	r5, r5, [r4]
 8008cb6:	60a5      	str	r5, [r4, #8]
 8008cb8:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8008cbc:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8008cc0:	2208      	movs	r2, #8
 8008cc2:	4629      	mov	r1, r5
 8008cc4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8008cc8:	f7fe faa7 	bl	800721a <memset>
 8008ccc:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8008cd0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8008cd4:	e7e9      	b.n	8008caa <__sfp+0x42>
 8008cd6:	bf00      	nop
 8008cd8:	0800bf90 	.word	0x0800bf90
 8008cdc:	ffff0001 	.word	0xffff0001

08008ce0 <_fwalk_reent>:
 8008ce0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008ce4:	4680      	mov	r8, r0
 8008ce6:	4689      	mov	r9, r1
 8008ce8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8008cec:	2600      	movs	r6, #0
 8008cee:	b914      	cbnz	r4, 8008cf6 <_fwalk_reent+0x16>
 8008cf0:	4630      	mov	r0, r6
 8008cf2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008cf6:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8008cfa:	3f01      	subs	r7, #1
 8008cfc:	d501      	bpl.n	8008d02 <_fwalk_reent+0x22>
 8008cfe:	6824      	ldr	r4, [r4, #0]
 8008d00:	e7f5      	b.n	8008cee <_fwalk_reent+0xe>
 8008d02:	89ab      	ldrh	r3, [r5, #12]
 8008d04:	2b01      	cmp	r3, #1
 8008d06:	d907      	bls.n	8008d18 <_fwalk_reent+0x38>
 8008d08:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008d0c:	3301      	adds	r3, #1
 8008d0e:	d003      	beq.n	8008d18 <_fwalk_reent+0x38>
 8008d10:	4629      	mov	r1, r5
 8008d12:	4640      	mov	r0, r8
 8008d14:	47c8      	blx	r9
 8008d16:	4306      	orrs	r6, r0
 8008d18:	3568      	adds	r5, #104	; 0x68
 8008d1a:	e7ee      	b.n	8008cfa <_fwalk_reent+0x1a>

08008d1c <_localeconv_r>:
 8008d1c:	4b04      	ldr	r3, [pc, #16]	; (8008d30 <_localeconv_r+0x14>)
 8008d1e:	681b      	ldr	r3, [r3, #0]
 8008d20:	6a18      	ldr	r0, [r3, #32]
 8008d22:	4b04      	ldr	r3, [pc, #16]	; (8008d34 <_localeconv_r+0x18>)
 8008d24:	2800      	cmp	r0, #0
 8008d26:	bf08      	it	eq
 8008d28:	4618      	moveq	r0, r3
 8008d2a:	30f0      	adds	r0, #240	; 0xf0
 8008d2c:	4770      	bx	lr
 8008d2e:	bf00      	nop
 8008d30:	20000064 	.word	0x20000064
 8008d34:	200000c8 	.word	0x200000c8

08008d38 <__swhatbuf_r>:
 8008d38:	b570      	push	{r4, r5, r6, lr}
 8008d3a:	460e      	mov	r6, r1
 8008d3c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008d40:	2900      	cmp	r1, #0
 8008d42:	b096      	sub	sp, #88	; 0x58
 8008d44:	4614      	mov	r4, r2
 8008d46:	461d      	mov	r5, r3
 8008d48:	da07      	bge.n	8008d5a <__swhatbuf_r+0x22>
 8008d4a:	2300      	movs	r3, #0
 8008d4c:	602b      	str	r3, [r5, #0]
 8008d4e:	89b3      	ldrh	r3, [r6, #12]
 8008d50:	061a      	lsls	r2, r3, #24
 8008d52:	d410      	bmi.n	8008d76 <__swhatbuf_r+0x3e>
 8008d54:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008d58:	e00e      	b.n	8008d78 <__swhatbuf_r+0x40>
 8008d5a:	466a      	mov	r2, sp
 8008d5c:	f000 fef2 	bl	8009b44 <_fstat_r>
 8008d60:	2800      	cmp	r0, #0
 8008d62:	dbf2      	blt.n	8008d4a <__swhatbuf_r+0x12>
 8008d64:	9a01      	ldr	r2, [sp, #4]
 8008d66:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8008d6a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8008d6e:	425a      	negs	r2, r3
 8008d70:	415a      	adcs	r2, r3
 8008d72:	602a      	str	r2, [r5, #0]
 8008d74:	e7ee      	b.n	8008d54 <__swhatbuf_r+0x1c>
 8008d76:	2340      	movs	r3, #64	; 0x40
 8008d78:	2000      	movs	r0, #0
 8008d7a:	6023      	str	r3, [r4, #0]
 8008d7c:	b016      	add	sp, #88	; 0x58
 8008d7e:	bd70      	pop	{r4, r5, r6, pc}

08008d80 <__smakebuf_r>:
 8008d80:	898b      	ldrh	r3, [r1, #12]
 8008d82:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008d84:	079d      	lsls	r5, r3, #30
 8008d86:	4606      	mov	r6, r0
 8008d88:	460c      	mov	r4, r1
 8008d8a:	d507      	bpl.n	8008d9c <__smakebuf_r+0x1c>
 8008d8c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008d90:	6023      	str	r3, [r4, #0]
 8008d92:	6123      	str	r3, [r4, #16]
 8008d94:	2301      	movs	r3, #1
 8008d96:	6163      	str	r3, [r4, #20]
 8008d98:	b002      	add	sp, #8
 8008d9a:	bd70      	pop	{r4, r5, r6, pc}
 8008d9c:	ab01      	add	r3, sp, #4
 8008d9e:	466a      	mov	r2, sp
 8008da0:	f7ff ffca 	bl	8008d38 <__swhatbuf_r>
 8008da4:	9900      	ldr	r1, [sp, #0]
 8008da6:	4605      	mov	r5, r0
 8008da8:	4630      	mov	r0, r6
 8008daa:	f000 fb69 	bl	8009480 <_malloc_r>
 8008dae:	b948      	cbnz	r0, 8008dc4 <__smakebuf_r+0x44>
 8008db0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008db4:	059a      	lsls	r2, r3, #22
 8008db6:	d4ef      	bmi.n	8008d98 <__smakebuf_r+0x18>
 8008db8:	f023 0303 	bic.w	r3, r3, #3
 8008dbc:	f043 0302 	orr.w	r3, r3, #2
 8008dc0:	81a3      	strh	r3, [r4, #12]
 8008dc2:	e7e3      	b.n	8008d8c <__smakebuf_r+0xc>
 8008dc4:	4b0d      	ldr	r3, [pc, #52]	; (8008dfc <__smakebuf_r+0x7c>)
 8008dc6:	62b3      	str	r3, [r6, #40]	; 0x28
 8008dc8:	89a3      	ldrh	r3, [r4, #12]
 8008dca:	6020      	str	r0, [r4, #0]
 8008dcc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008dd0:	81a3      	strh	r3, [r4, #12]
 8008dd2:	9b00      	ldr	r3, [sp, #0]
 8008dd4:	6163      	str	r3, [r4, #20]
 8008dd6:	9b01      	ldr	r3, [sp, #4]
 8008dd8:	6120      	str	r0, [r4, #16]
 8008dda:	b15b      	cbz	r3, 8008df4 <__smakebuf_r+0x74>
 8008ddc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008de0:	4630      	mov	r0, r6
 8008de2:	f000 fec1 	bl	8009b68 <_isatty_r>
 8008de6:	b128      	cbz	r0, 8008df4 <__smakebuf_r+0x74>
 8008de8:	89a3      	ldrh	r3, [r4, #12]
 8008dea:	f023 0303 	bic.w	r3, r3, #3
 8008dee:	f043 0301 	orr.w	r3, r3, #1
 8008df2:	81a3      	strh	r3, [r4, #12]
 8008df4:	89a3      	ldrh	r3, [r4, #12]
 8008df6:	431d      	orrs	r5, r3
 8008df8:	81a5      	strh	r5, [r4, #12]
 8008dfa:	e7cd      	b.n	8008d98 <__smakebuf_r+0x18>
 8008dfc:	08008bd1 	.word	0x08008bd1

08008e00 <malloc>:
 8008e00:	4b02      	ldr	r3, [pc, #8]	; (8008e0c <malloc+0xc>)
 8008e02:	4601      	mov	r1, r0
 8008e04:	6818      	ldr	r0, [r3, #0]
 8008e06:	f000 bb3b 	b.w	8009480 <_malloc_r>
 8008e0a:	bf00      	nop
 8008e0c:	20000064 	.word	0x20000064

08008e10 <_Balloc>:
 8008e10:	b570      	push	{r4, r5, r6, lr}
 8008e12:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8008e14:	4604      	mov	r4, r0
 8008e16:	460e      	mov	r6, r1
 8008e18:	b93d      	cbnz	r5, 8008e2a <_Balloc+0x1a>
 8008e1a:	2010      	movs	r0, #16
 8008e1c:	f7ff fff0 	bl	8008e00 <malloc>
 8008e20:	6260      	str	r0, [r4, #36]	; 0x24
 8008e22:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8008e26:	6005      	str	r5, [r0, #0]
 8008e28:	60c5      	str	r5, [r0, #12]
 8008e2a:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8008e2c:	68eb      	ldr	r3, [r5, #12]
 8008e2e:	b183      	cbz	r3, 8008e52 <_Balloc+0x42>
 8008e30:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008e32:	68db      	ldr	r3, [r3, #12]
 8008e34:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8008e38:	b9b8      	cbnz	r0, 8008e6a <_Balloc+0x5a>
 8008e3a:	2101      	movs	r1, #1
 8008e3c:	fa01 f506 	lsl.w	r5, r1, r6
 8008e40:	1d6a      	adds	r2, r5, #5
 8008e42:	0092      	lsls	r2, r2, #2
 8008e44:	4620      	mov	r0, r4
 8008e46:	f000 fabf 	bl	80093c8 <_calloc_r>
 8008e4a:	b160      	cbz	r0, 8008e66 <_Balloc+0x56>
 8008e4c:	e9c0 6501 	strd	r6, r5, [r0, #4]
 8008e50:	e00e      	b.n	8008e70 <_Balloc+0x60>
 8008e52:	2221      	movs	r2, #33	; 0x21
 8008e54:	2104      	movs	r1, #4
 8008e56:	4620      	mov	r0, r4
 8008e58:	f000 fab6 	bl	80093c8 <_calloc_r>
 8008e5c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008e5e:	60e8      	str	r0, [r5, #12]
 8008e60:	68db      	ldr	r3, [r3, #12]
 8008e62:	2b00      	cmp	r3, #0
 8008e64:	d1e4      	bne.n	8008e30 <_Balloc+0x20>
 8008e66:	2000      	movs	r0, #0
 8008e68:	bd70      	pop	{r4, r5, r6, pc}
 8008e6a:	6802      	ldr	r2, [r0, #0]
 8008e6c:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8008e70:	2300      	movs	r3, #0
 8008e72:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008e76:	e7f7      	b.n	8008e68 <_Balloc+0x58>

08008e78 <_Bfree>:
 8008e78:	b570      	push	{r4, r5, r6, lr}
 8008e7a:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8008e7c:	4606      	mov	r6, r0
 8008e7e:	460d      	mov	r5, r1
 8008e80:	b93c      	cbnz	r4, 8008e92 <_Bfree+0x1a>
 8008e82:	2010      	movs	r0, #16
 8008e84:	f7ff ffbc 	bl	8008e00 <malloc>
 8008e88:	6270      	str	r0, [r6, #36]	; 0x24
 8008e8a:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008e8e:	6004      	str	r4, [r0, #0]
 8008e90:	60c4      	str	r4, [r0, #12]
 8008e92:	b13d      	cbz	r5, 8008ea4 <_Bfree+0x2c>
 8008e94:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8008e96:	686a      	ldr	r2, [r5, #4]
 8008e98:	68db      	ldr	r3, [r3, #12]
 8008e9a:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008e9e:	6029      	str	r1, [r5, #0]
 8008ea0:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8008ea4:	bd70      	pop	{r4, r5, r6, pc}

08008ea6 <__multadd>:
 8008ea6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008eaa:	690d      	ldr	r5, [r1, #16]
 8008eac:	461f      	mov	r7, r3
 8008eae:	4606      	mov	r6, r0
 8008eb0:	460c      	mov	r4, r1
 8008eb2:	f101 0c14 	add.w	ip, r1, #20
 8008eb6:	2300      	movs	r3, #0
 8008eb8:	f8dc 0000 	ldr.w	r0, [ip]
 8008ebc:	b281      	uxth	r1, r0
 8008ebe:	fb02 7101 	mla	r1, r2, r1, r7
 8008ec2:	0c0f      	lsrs	r7, r1, #16
 8008ec4:	0c00      	lsrs	r0, r0, #16
 8008ec6:	fb02 7000 	mla	r0, r2, r0, r7
 8008eca:	b289      	uxth	r1, r1
 8008ecc:	3301      	adds	r3, #1
 8008ece:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8008ed2:	429d      	cmp	r5, r3
 8008ed4:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8008ed8:	f84c 1b04 	str.w	r1, [ip], #4
 8008edc:	dcec      	bgt.n	8008eb8 <__multadd+0x12>
 8008ede:	b1d7      	cbz	r7, 8008f16 <__multadd+0x70>
 8008ee0:	68a3      	ldr	r3, [r4, #8]
 8008ee2:	42ab      	cmp	r3, r5
 8008ee4:	dc12      	bgt.n	8008f0c <__multadd+0x66>
 8008ee6:	6861      	ldr	r1, [r4, #4]
 8008ee8:	4630      	mov	r0, r6
 8008eea:	3101      	adds	r1, #1
 8008eec:	f7ff ff90 	bl	8008e10 <_Balloc>
 8008ef0:	6922      	ldr	r2, [r4, #16]
 8008ef2:	3202      	adds	r2, #2
 8008ef4:	f104 010c 	add.w	r1, r4, #12
 8008ef8:	4680      	mov	r8, r0
 8008efa:	0092      	lsls	r2, r2, #2
 8008efc:	300c      	adds	r0, #12
 8008efe:	f7fe f981 	bl	8007204 <memcpy>
 8008f02:	4621      	mov	r1, r4
 8008f04:	4630      	mov	r0, r6
 8008f06:	f7ff ffb7 	bl	8008e78 <_Bfree>
 8008f0a:	4644      	mov	r4, r8
 8008f0c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008f10:	3501      	adds	r5, #1
 8008f12:	615f      	str	r7, [r3, #20]
 8008f14:	6125      	str	r5, [r4, #16]
 8008f16:	4620      	mov	r0, r4
 8008f18:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08008f1c <__hi0bits>:
 8008f1c:	0c02      	lsrs	r2, r0, #16
 8008f1e:	0412      	lsls	r2, r2, #16
 8008f20:	4603      	mov	r3, r0
 8008f22:	b9b2      	cbnz	r2, 8008f52 <__hi0bits+0x36>
 8008f24:	0403      	lsls	r3, r0, #16
 8008f26:	2010      	movs	r0, #16
 8008f28:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8008f2c:	bf04      	itt	eq
 8008f2e:	021b      	lsleq	r3, r3, #8
 8008f30:	3008      	addeq	r0, #8
 8008f32:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8008f36:	bf04      	itt	eq
 8008f38:	011b      	lsleq	r3, r3, #4
 8008f3a:	3004      	addeq	r0, #4
 8008f3c:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8008f40:	bf04      	itt	eq
 8008f42:	009b      	lsleq	r3, r3, #2
 8008f44:	3002      	addeq	r0, #2
 8008f46:	2b00      	cmp	r3, #0
 8008f48:	db06      	blt.n	8008f58 <__hi0bits+0x3c>
 8008f4a:	005b      	lsls	r3, r3, #1
 8008f4c:	d503      	bpl.n	8008f56 <__hi0bits+0x3a>
 8008f4e:	3001      	adds	r0, #1
 8008f50:	4770      	bx	lr
 8008f52:	2000      	movs	r0, #0
 8008f54:	e7e8      	b.n	8008f28 <__hi0bits+0xc>
 8008f56:	2020      	movs	r0, #32
 8008f58:	4770      	bx	lr

08008f5a <__lo0bits>:
 8008f5a:	6803      	ldr	r3, [r0, #0]
 8008f5c:	f013 0207 	ands.w	r2, r3, #7
 8008f60:	4601      	mov	r1, r0
 8008f62:	d00b      	beq.n	8008f7c <__lo0bits+0x22>
 8008f64:	07da      	lsls	r2, r3, #31
 8008f66:	d423      	bmi.n	8008fb0 <__lo0bits+0x56>
 8008f68:	0798      	lsls	r0, r3, #30
 8008f6a:	bf49      	itett	mi
 8008f6c:	085b      	lsrmi	r3, r3, #1
 8008f6e:	089b      	lsrpl	r3, r3, #2
 8008f70:	2001      	movmi	r0, #1
 8008f72:	600b      	strmi	r3, [r1, #0]
 8008f74:	bf5c      	itt	pl
 8008f76:	600b      	strpl	r3, [r1, #0]
 8008f78:	2002      	movpl	r0, #2
 8008f7a:	4770      	bx	lr
 8008f7c:	b298      	uxth	r0, r3
 8008f7e:	b9a8      	cbnz	r0, 8008fac <__lo0bits+0x52>
 8008f80:	0c1b      	lsrs	r3, r3, #16
 8008f82:	2010      	movs	r0, #16
 8008f84:	f013 0fff 	tst.w	r3, #255	; 0xff
 8008f88:	bf04      	itt	eq
 8008f8a:	0a1b      	lsreq	r3, r3, #8
 8008f8c:	3008      	addeq	r0, #8
 8008f8e:	071a      	lsls	r2, r3, #28
 8008f90:	bf04      	itt	eq
 8008f92:	091b      	lsreq	r3, r3, #4
 8008f94:	3004      	addeq	r0, #4
 8008f96:	079a      	lsls	r2, r3, #30
 8008f98:	bf04      	itt	eq
 8008f9a:	089b      	lsreq	r3, r3, #2
 8008f9c:	3002      	addeq	r0, #2
 8008f9e:	07da      	lsls	r2, r3, #31
 8008fa0:	d402      	bmi.n	8008fa8 <__lo0bits+0x4e>
 8008fa2:	085b      	lsrs	r3, r3, #1
 8008fa4:	d006      	beq.n	8008fb4 <__lo0bits+0x5a>
 8008fa6:	3001      	adds	r0, #1
 8008fa8:	600b      	str	r3, [r1, #0]
 8008faa:	4770      	bx	lr
 8008fac:	4610      	mov	r0, r2
 8008fae:	e7e9      	b.n	8008f84 <__lo0bits+0x2a>
 8008fb0:	2000      	movs	r0, #0
 8008fb2:	4770      	bx	lr
 8008fb4:	2020      	movs	r0, #32
 8008fb6:	4770      	bx	lr

08008fb8 <__i2b>:
 8008fb8:	b510      	push	{r4, lr}
 8008fba:	460c      	mov	r4, r1
 8008fbc:	2101      	movs	r1, #1
 8008fbe:	f7ff ff27 	bl	8008e10 <_Balloc>
 8008fc2:	2201      	movs	r2, #1
 8008fc4:	6144      	str	r4, [r0, #20]
 8008fc6:	6102      	str	r2, [r0, #16]
 8008fc8:	bd10      	pop	{r4, pc}

08008fca <__multiply>:
 8008fca:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008fce:	4614      	mov	r4, r2
 8008fd0:	690a      	ldr	r2, [r1, #16]
 8008fd2:	6923      	ldr	r3, [r4, #16]
 8008fd4:	429a      	cmp	r2, r3
 8008fd6:	bfb8      	it	lt
 8008fd8:	460b      	movlt	r3, r1
 8008fda:	4688      	mov	r8, r1
 8008fdc:	bfbc      	itt	lt
 8008fde:	46a0      	movlt	r8, r4
 8008fe0:	461c      	movlt	r4, r3
 8008fe2:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8008fe6:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8008fea:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008fee:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8008ff2:	eb07 0609 	add.w	r6, r7, r9
 8008ff6:	42b3      	cmp	r3, r6
 8008ff8:	bfb8      	it	lt
 8008ffa:	3101      	addlt	r1, #1
 8008ffc:	f7ff ff08 	bl	8008e10 <_Balloc>
 8009000:	f100 0514 	add.w	r5, r0, #20
 8009004:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 8009008:	462b      	mov	r3, r5
 800900a:	2200      	movs	r2, #0
 800900c:	4573      	cmp	r3, lr
 800900e:	d316      	bcc.n	800903e <__multiply+0x74>
 8009010:	f104 0214 	add.w	r2, r4, #20
 8009014:	f108 0114 	add.w	r1, r8, #20
 8009018:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 800901c:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8009020:	9300      	str	r3, [sp, #0]
 8009022:	9b00      	ldr	r3, [sp, #0]
 8009024:	9201      	str	r2, [sp, #4]
 8009026:	4293      	cmp	r3, r2
 8009028:	d80c      	bhi.n	8009044 <__multiply+0x7a>
 800902a:	2e00      	cmp	r6, #0
 800902c:	dd03      	ble.n	8009036 <__multiply+0x6c>
 800902e:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8009032:	2b00      	cmp	r3, #0
 8009034:	d05d      	beq.n	80090f2 <__multiply+0x128>
 8009036:	6106      	str	r6, [r0, #16]
 8009038:	b003      	add	sp, #12
 800903a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800903e:	f843 2b04 	str.w	r2, [r3], #4
 8009042:	e7e3      	b.n	800900c <__multiply+0x42>
 8009044:	f8b2 b000 	ldrh.w	fp, [r2]
 8009048:	f1bb 0f00 	cmp.w	fp, #0
 800904c:	d023      	beq.n	8009096 <__multiply+0xcc>
 800904e:	4689      	mov	r9, r1
 8009050:	46ac      	mov	ip, r5
 8009052:	f04f 0800 	mov.w	r8, #0
 8009056:	f859 4b04 	ldr.w	r4, [r9], #4
 800905a:	f8dc a000 	ldr.w	sl, [ip]
 800905e:	b2a3      	uxth	r3, r4
 8009060:	fa1f fa8a 	uxth.w	sl, sl
 8009064:	fb0b a303 	mla	r3, fp, r3, sl
 8009068:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800906c:	f8dc 4000 	ldr.w	r4, [ip]
 8009070:	4443      	add	r3, r8
 8009072:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8009076:	fb0b 840a 	mla	r4, fp, sl, r8
 800907a:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800907e:	46e2      	mov	sl, ip
 8009080:	b29b      	uxth	r3, r3
 8009082:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8009086:	454f      	cmp	r7, r9
 8009088:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800908c:	f84a 3b04 	str.w	r3, [sl], #4
 8009090:	d82b      	bhi.n	80090ea <__multiply+0x120>
 8009092:	f8cc 8004 	str.w	r8, [ip, #4]
 8009096:	9b01      	ldr	r3, [sp, #4]
 8009098:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 800909c:	3204      	adds	r2, #4
 800909e:	f1ba 0f00 	cmp.w	sl, #0
 80090a2:	d020      	beq.n	80090e6 <__multiply+0x11c>
 80090a4:	682b      	ldr	r3, [r5, #0]
 80090a6:	4689      	mov	r9, r1
 80090a8:	46a8      	mov	r8, r5
 80090aa:	f04f 0b00 	mov.w	fp, #0
 80090ae:	f8b9 c000 	ldrh.w	ip, [r9]
 80090b2:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 80090b6:	fb0a 440c 	mla	r4, sl, ip, r4
 80090ba:	445c      	add	r4, fp
 80090bc:	46c4      	mov	ip, r8
 80090be:	b29b      	uxth	r3, r3
 80090c0:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80090c4:	f84c 3b04 	str.w	r3, [ip], #4
 80090c8:	f859 3b04 	ldr.w	r3, [r9], #4
 80090cc:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 80090d0:	0c1b      	lsrs	r3, r3, #16
 80090d2:	fb0a b303 	mla	r3, sl, r3, fp
 80090d6:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 80090da:	454f      	cmp	r7, r9
 80090dc:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 80090e0:	d805      	bhi.n	80090ee <__multiply+0x124>
 80090e2:	f8c8 3004 	str.w	r3, [r8, #4]
 80090e6:	3504      	adds	r5, #4
 80090e8:	e79b      	b.n	8009022 <__multiply+0x58>
 80090ea:	46d4      	mov	ip, sl
 80090ec:	e7b3      	b.n	8009056 <__multiply+0x8c>
 80090ee:	46e0      	mov	r8, ip
 80090f0:	e7dd      	b.n	80090ae <__multiply+0xe4>
 80090f2:	3e01      	subs	r6, #1
 80090f4:	e799      	b.n	800902a <__multiply+0x60>
	...

080090f8 <__pow5mult>:
 80090f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80090fc:	4615      	mov	r5, r2
 80090fe:	f012 0203 	ands.w	r2, r2, #3
 8009102:	4606      	mov	r6, r0
 8009104:	460f      	mov	r7, r1
 8009106:	d007      	beq.n	8009118 <__pow5mult+0x20>
 8009108:	3a01      	subs	r2, #1
 800910a:	4c21      	ldr	r4, [pc, #132]	; (8009190 <__pow5mult+0x98>)
 800910c:	2300      	movs	r3, #0
 800910e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009112:	f7ff fec8 	bl	8008ea6 <__multadd>
 8009116:	4607      	mov	r7, r0
 8009118:	10ad      	asrs	r5, r5, #2
 800911a:	d035      	beq.n	8009188 <__pow5mult+0x90>
 800911c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800911e:	b93c      	cbnz	r4, 8009130 <__pow5mult+0x38>
 8009120:	2010      	movs	r0, #16
 8009122:	f7ff fe6d 	bl	8008e00 <malloc>
 8009126:	6270      	str	r0, [r6, #36]	; 0x24
 8009128:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800912c:	6004      	str	r4, [r0, #0]
 800912e:	60c4      	str	r4, [r0, #12]
 8009130:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8009134:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009138:	b94c      	cbnz	r4, 800914e <__pow5mult+0x56>
 800913a:	f240 2171 	movw	r1, #625	; 0x271
 800913e:	4630      	mov	r0, r6
 8009140:	f7ff ff3a 	bl	8008fb8 <__i2b>
 8009144:	2300      	movs	r3, #0
 8009146:	f8c8 0008 	str.w	r0, [r8, #8]
 800914a:	4604      	mov	r4, r0
 800914c:	6003      	str	r3, [r0, #0]
 800914e:	f04f 0800 	mov.w	r8, #0
 8009152:	07eb      	lsls	r3, r5, #31
 8009154:	d50a      	bpl.n	800916c <__pow5mult+0x74>
 8009156:	4639      	mov	r1, r7
 8009158:	4622      	mov	r2, r4
 800915a:	4630      	mov	r0, r6
 800915c:	f7ff ff35 	bl	8008fca <__multiply>
 8009160:	4639      	mov	r1, r7
 8009162:	4681      	mov	r9, r0
 8009164:	4630      	mov	r0, r6
 8009166:	f7ff fe87 	bl	8008e78 <_Bfree>
 800916a:	464f      	mov	r7, r9
 800916c:	106d      	asrs	r5, r5, #1
 800916e:	d00b      	beq.n	8009188 <__pow5mult+0x90>
 8009170:	6820      	ldr	r0, [r4, #0]
 8009172:	b938      	cbnz	r0, 8009184 <__pow5mult+0x8c>
 8009174:	4622      	mov	r2, r4
 8009176:	4621      	mov	r1, r4
 8009178:	4630      	mov	r0, r6
 800917a:	f7ff ff26 	bl	8008fca <__multiply>
 800917e:	6020      	str	r0, [r4, #0]
 8009180:	f8c0 8000 	str.w	r8, [r0]
 8009184:	4604      	mov	r4, r0
 8009186:	e7e4      	b.n	8009152 <__pow5mult+0x5a>
 8009188:	4638      	mov	r0, r7
 800918a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800918e:	bf00      	nop
 8009190:	0800c128 	.word	0x0800c128

08009194 <__lshift>:
 8009194:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009198:	460c      	mov	r4, r1
 800919a:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800919e:	6923      	ldr	r3, [r4, #16]
 80091a0:	6849      	ldr	r1, [r1, #4]
 80091a2:	eb0a 0903 	add.w	r9, sl, r3
 80091a6:	68a3      	ldr	r3, [r4, #8]
 80091a8:	4607      	mov	r7, r0
 80091aa:	4616      	mov	r6, r2
 80091ac:	f109 0501 	add.w	r5, r9, #1
 80091b0:	42ab      	cmp	r3, r5
 80091b2:	db32      	blt.n	800921a <__lshift+0x86>
 80091b4:	4638      	mov	r0, r7
 80091b6:	f7ff fe2b 	bl	8008e10 <_Balloc>
 80091ba:	2300      	movs	r3, #0
 80091bc:	4680      	mov	r8, r0
 80091be:	f100 0114 	add.w	r1, r0, #20
 80091c2:	461a      	mov	r2, r3
 80091c4:	4553      	cmp	r3, sl
 80091c6:	db2b      	blt.n	8009220 <__lshift+0x8c>
 80091c8:	6920      	ldr	r0, [r4, #16]
 80091ca:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80091ce:	f104 0314 	add.w	r3, r4, #20
 80091d2:	f016 021f 	ands.w	r2, r6, #31
 80091d6:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80091da:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80091de:	d025      	beq.n	800922c <__lshift+0x98>
 80091e0:	f1c2 0e20 	rsb	lr, r2, #32
 80091e4:	2000      	movs	r0, #0
 80091e6:	681e      	ldr	r6, [r3, #0]
 80091e8:	468a      	mov	sl, r1
 80091ea:	4096      	lsls	r6, r2
 80091ec:	4330      	orrs	r0, r6
 80091ee:	f84a 0b04 	str.w	r0, [sl], #4
 80091f2:	f853 0b04 	ldr.w	r0, [r3], #4
 80091f6:	459c      	cmp	ip, r3
 80091f8:	fa20 f00e 	lsr.w	r0, r0, lr
 80091fc:	d814      	bhi.n	8009228 <__lshift+0x94>
 80091fe:	6048      	str	r0, [r1, #4]
 8009200:	b108      	cbz	r0, 8009206 <__lshift+0x72>
 8009202:	f109 0502 	add.w	r5, r9, #2
 8009206:	3d01      	subs	r5, #1
 8009208:	4638      	mov	r0, r7
 800920a:	f8c8 5010 	str.w	r5, [r8, #16]
 800920e:	4621      	mov	r1, r4
 8009210:	f7ff fe32 	bl	8008e78 <_Bfree>
 8009214:	4640      	mov	r0, r8
 8009216:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800921a:	3101      	adds	r1, #1
 800921c:	005b      	lsls	r3, r3, #1
 800921e:	e7c7      	b.n	80091b0 <__lshift+0x1c>
 8009220:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8009224:	3301      	adds	r3, #1
 8009226:	e7cd      	b.n	80091c4 <__lshift+0x30>
 8009228:	4651      	mov	r1, sl
 800922a:	e7dc      	b.n	80091e6 <__lshift+0x52>
 800922c:	3904      	subs	r1, #4
 800922e:	f853 2b04 	ldr.w	r2, [r3], #4
 8009232:	f841 2f04 	str.w	r2, [r1, #4]!
 8009236:	459c      	cmp	ip, r3
 8009238:	d8f9      	bhi.n	800922e <__lshift+0x9a>
 800923a:	e7e4      	b.n	8009206 <__lshift+0x72>

0800923c <__mcmp>:
 800923c:	6903      	ldr	r3, [r0, #16]
 800923e:	690a      	ldr	r2, [r1, #16]
 8009240:	1a9b      	subs	r3, r3, r2
 8009242:	b530      	push	{r4, r5, lr}
 8009244:	d10c      	bne.n	8009260 <__mcmp+0x24>
 8009246:	0092      	lsls	r2, r2, #2
 8009248:	3014      	adds	r0, #20
 800924a:	3114      	adds	r1, #20
 800924c:	1884      	adds	r4, r0, r2
 800924e:	4411      	add	r1, r2
 8009250:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8009254:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8009258:	4295      	cmp	r5, r2
 800925a:	d003      	beq.n	8009264 <__mcmp+0x28>
 800925c:	d305      	bcc.n	800926a <__mcmp+0x2e>
 800925e:	2301      	movs	r3, #1
 8009260:	4618      	mov	r0, r3
 8009262:	bd30      	pop	{r4, r5, pc}
 8009264:	42a0      	cmp	r0, r4
 8009266:	d3f3      	bcc.n	8009250 <__mcmp+0x14>
 8009268:	e7fa      	b.n	8009260 <__mcmp+0x24>
 800926a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800926e:	e7f7      	b.n	8009260 <__mcmp+0x24>

08009270 <__mdiff>:
 8009270:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009274:	460d      	mov	r5, r1
 8009276:	4607      	mov	r7, r0
 8009278:	4611      	mov	r1, r2
 800927a:	4628      	mov	r0, r5
 800927c:	4614      	mov	r4, r2
 800927e:	f7ff ffdd 	bl	800923c <__mcmp>
 8009282:	1e06      	subs	r6, r0, #0
 8009284:	d108      	bne.n	8009298 <__mdiff+0x28>
 8009286:	4631      	mov	r1, r6
 8009288:	4638      	mov	r0, r7
 800928a:	f7ff fdc1 	bl	8008e10 <_Balloc>
 800928e:	2301      	movs	r3, #1
 8009290:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8009294:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009298:	bfa4      	itt	ge
 800929a:	4623      	movge	r3, r4
 800929c:	462c      	movge	r4, r5
 800929e:	4638      	mov	r0, r7
 80092a0:	6861      	ldr	r1, [r4, #4]
 80092a2:	bfa6      	itte	ge
 80092a4:	461d      	movge	r5, r3
 80092a6:	2600      	movge	r6, #0
 80092a8:	2601      	movlt	r6, #1
 80092aa:	f7ff fdb1 	bl	8008e10 <_Balloc>
 80092ae:	692b      	ldr	r3, [r5, #16]
 80092b0:	60c6      	str	r6, [r0, #12]
 80092b2:	6926      	ldr	r6, [r4, #16]
 80092b4:	f105 0914 	add.w	r9, r5, #20
 80092b8:	f104 0214 	add.w	r2, r4, #20
 80092bc:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 80092c0:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 80092c4:	f100 0514 	add.w	r5, r0, #20
 80092c8:	f04f 0e00 	mov.w	lr, #0
 80092cc:	f852 ab04 	ldr.w	sl, [r2], #4
 80092d0:	f859 4b04 	ldr.w	r4, [r9], #4
 80092d4:	fa1e f18a 	uxtah	r1, lr, sl
 80092d8:	b2a3      	uxth	r3, r4
 80092da:	1ac9      	subs	r1, r1, r3
 80092dc:	0c23      	lsrs	r3, r4, #16
 80092de:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 80092e2:	eb03 4321 	add.w	r3, r3, r1, asr #16
 80092e6:	b289      	uxth	r1, r1
 80092e8:	ea4f 4e23 	mov.w	lr, r3, asr #16
 80092ec:	45c8      	cmp	r8, r9
 80092ee:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80092f2:	4694      	mov	ip, r2
 80092f4:	f845 3b04 	str.w	r3, [r5], #4
 80092f8:	d8e8      	bhi.n	80092cc <__mdiff+0x5c>
 80092fa:	45bc      	cmp	ip, r7
 80092fc:	d304      	bcc.n	8009308 <__mdiff+0x98>
 80092fe:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8009302:	b183      	cbz	r3, 8009326 <__mdiff+0xb6>
 8009304:	6106      	str	r6, [r0, #16]
 8009306:	e7c5      	b.n	8009294 <__mdiff+0x24>
 8009308:	f85c 1b04 	ldr.w	r1, [ip], #4
 800930c:	fa1e f381 	uxtah	r3, lr, r1
 8009310:	141a      	asrs	r2, r3, #16
 8009312:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8009316:	b29b      	uxth	r3, r3
 8009318:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800931c:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8009320:	f845 3b04 	str.w	r3, [r5], #4
 8009324:	e7e9      	b.n	80092fa <__mdiff+0x8a>
 8009326:	3e01      	subs	r6, #1
 8009328:	e7e9      	b.n	80092fe <__mdiff+0x8e>

0800932a <__d2b>:
 800932a:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800932e:	460e      	mov	r6, r1
 8009330:	2101      	movs	r1, #1
 8009332:	ec59 8b10 	vmov	r8, r9, d0
 8009336:	4615      	mov	r5, r2
 8009338:	f7ff fd6a 	bl	8008e10 <_Balloc>
 800933c:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8009340:	4607      	mov	r7, r0
 8009342:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009346:	bb34      	cbnz	r4, 8009396 <__d2b+0x6c>
 8009348:	9301      	str	r3, [sp, #4]
 800934a:	f1b8 0300 	subs.w	r3, r8, #0
 800934e:	d027      	beq.n	80093a0 <__d2b+0x76>
 8009350:	a802      	add	r0, sp, #8
 8009352:	f840 3d08 	str.w	r3, [r0, #-8]!
 8009356:	f7ff fe00 	bl	8008f5a <__lo0bits>
 800935a:	9900      	ldr	r1, [sp, #0]
 800935c:	b1f0      	cbz	r0, 800939c <__d2b+0x72>
 800935e:	9a01      	ldr	r2, [sp, #4]
 8009360:	f1c0 0320 	rsb	r3, r0, #32
 8009364:	fa02 f303 	lsl.w	r3, r2, r3
 8009368:	430b      	orrs	r3, r1
 800936a:	40c2      	lsrs	r2, r0
 800936c:	617b      	str	r3, [r7, #20]
 800936e:	9201      	str	r2, [sp, #4]
 8009370:	9b01      	ldr	r3, [sp, #4]
 8009372:	61bb      	str	r3, [r7, #24]
 8009374:	2b00      	cmp	r3, #0
 8009376:	bf14      	ite	ne
 8009378:	2102      	movne	r1, #2
 800937a:	2101      	moveq	r1, #1
 800937c:	6139      	str	r1, [r7, #16]
 800937e:	b1c4      	cbz	r4, 80093b2 <__d2b+0x88>
 8009380:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8009384:	4404      	add	r4, r0
 8009386:	6034      	str	r4, [r6, #0]
 8009388:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800938c:	6028      	str	r0, [r5, #0]
 800938e:	4638      	mov	r0, r7
 8009390:	b003      	add	sp, #12
 8009392:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009396:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800939a:	e7d5      	b.n	8009348 <__d2b+0x1e>
 800939c:	6179      	str	r1, [r7, #20]
 800939e:	e7e7      	b.n	8009370 <__d2b+0x46>
 80093a0:	a801      	add	r0, sp, #4
 80093a2:	f7ff fdda 	bl	8008f5a <__lo0bits>
 80093a6:	9b01      	ldr	r3, [sp, #4]
 80093a8:	617b      	str	r3, [r7, #20]
 80093aa:	2101      	movs	r1, #1
 80093ac:	6139      	str	r1, [r7, #16]
 80093ae:	3020      	adds	r0, #32
 80093b0:	e7e5      	b.n	800937e <__d2b+0x54>
 80093b2:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 80093b6:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80093ba:	6030      	str	r0, [r6, #0]
 80093bc:	6918      	ldr	r0, [r3, #16]
 80093be:	f7ff fdad 	bl	8008f1c <__hi0bits>
 80093c2:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 80093c6:	e7e1      	b.n	800938c <__d2b+0x62>

080093c8 <_calloc_r>:
 80093c8:	b538      	push	{r3, r4, r5, lr}
 80093ca:	fb02 f401 	mul.w	r4, r2, r1
 80093ce:	4621      	mov	r1, r4
 80093d0:	f000 f856 	bl	8009480 <_malloc_r>
 80093d4:	4605      	mov	r5, r0
 80093d6:	b118      	cbz	r0, 80093e0 <_calloc_r+0x18>
 80093d8:	4622      	mov	r2, r4
 80093da:	2100      	movs	r1, #0
 80093dc:	f7fd ff1d 	bl	800721a <memset>
 80093e0:	4628      	mov	r0, r5
 80093e2:	bd38      	pop	{r3, r4, r5, pc}

080093e4 <_free_r>:
 80093e4:	b538      	push	{r3, r4, r5, lr}
 80093e6:	4605      	mov	r5, r0
 80093e8:	2900      	cmp	r1, #0
 80093ea:	d045      	beq.n	8009478 <_free_r+0x94>
 80093ec:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80093f0:	1f0c      	subs	r4, r1, #4
 80093f2:	2b00      	cmp	r3, #0
 80093f4:	bfb8      	it	lt
 80093f6:	18e4      	addlt	r4, r4, r3
 80093f8:	f000 fc03 	bl	8009c02 <__malloc_lock>
 80093fc:	4a1f      	ldr	r2, [pc, #124]	; (800947c <_free_r+0x98>)
 80093fe:	6813      	ldr	r3, [r2, #0]
 8009400:	4610      	mov	r0, r2
 8009402:	b933      	cbnz	r3, 8009412 <_free_r+0x2e>
 8009404:	6063      	str	r3, [r4, #4]
 8009406:	6014      	str	r4, [r2, #0]
 8009408:	4628      	mov	r0, r5
 800940a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800940e:	f000 bbf9 	b.w	8009c04 <__malloc_unlock>
 8009412:	42a3      	cmp	r3, r4
 8009414:	d90c      	bls.n	8009430 <_free_r+0x4c>
 8009416:	6821      	ldr	r1, [r4, #0]
 8009418:	1862      	adds	r2, r4, r1
 800941a:	4293      	cmp	r3, r2
 800941c:	bf04      	itt	eq
 800941e:	681a      	ldreq	r2, [r3, #0]
 8009420:	685b      	ldreq	r3, [r3, #4]
 8009422:	6063      	str	r3, [r4, #4]
 8009424:	bf04      	itt	eq
 8009426:	1852      	addeq	r2, r2, r1
 8009428:	6022      	streq	r2, [r4, #0]
 800942a:	6004      	str	r4, [r0, #0]
 800942c:	e7ec      	b.n	8009408 <_free_r+0x24>
 800942e:	4613      	mov	r3, r2
 8009430:	685a      	ldr	r2, [r3, #4]
 8009432:	b10a      	cbz	r2, 8009438 <_free_r+0x54>
 8009434:	42a2      	cmp	r2, r4
 8009436:	d9fa      	bls.n	800942e <_free_r+0x4a>
 8009438:	6819      	ldr	r1, [r3, #0]
 800943a:	1858      	adds	r0, r3, r1
 800943c:	42a0      	cmp	r0, r4
 800943e:	d10b      	bne.n	8009458 <_free_r+0x74>
 8009440:	6820      	ldr	r0, [r4, #0]
 8009442:	4401      	add	r1, r0
 8009444:	1858      	adds	r0, r3, r1
 8009446:	4282      	cmp	r2, r0
 8009448:	6019      	str	r1, [r3, #0]
 800944a:	d1dd      	bne.n	8009408 <_free_r+0x24>
 800944c:	6810      	ldr	r0, [r2, #0]
 800944e:	6852      	ldr	r2, [r2, #4]
 8009450:	605a      	str	r2, [r3, #4]
 8009452:	4401      	add	r1, r0
 8009454:	6019      	str	r1, [r3, #0]
 8009456:	e7d7      	b.n	8009408 <_free_r+0x24>
 8009458:	d902      	bls.n	8009460 <_free_r+0x7c>
 800945a:	230c      	movs	r3, #12
 800945c:	602b      	str	r3, [r5, #0]
 800945e:	e7d3      	b.n	8009408 <_free_r+0x24>
 8009460:	6820      	ldr	r0, [r4, #0]
 8009462:	1821      	adds	r1, r4, r0
 8009464:	428a      	cmp	r2, r1
 8009466:	bf04      	itt	eq
 8009468:	6811      	ldreq	r1, [r2, #0]
 800946a:	6852      	ldreq	r2, [r2, #4]
 800946c:	6062      	str	r2, [r4, #4]
 800946e:	bf04      	itt	eq
 8009470:	1809      	addeq	r1, r1, r0
 8009472:	6021      	streq	r1, [r4, #0]
 8009474:	605c      	str	r4, [r3, #4]
 8009476:	e7c7      	b.n	8009408 <_free_r+0x24>
 8009478:	bd38      	pop	{r3, r4, r5, pc}
 800947a:	bf00      	nop
 800947c:	200003b4 	.word	0x200003b4

08009480 <_malloc_r>:
 8009480:	b570      	push	{r4, r5, r6, lr}
 8009482:	1ccd      	adds	r5, r1, #3
 8009484:	f025 0503 	bic.w	r5, r5, #3
 8009488:	3508      	adds	r5, #8
 800948a:	2d0c      	cmp	r5, #12
 800948c:	bf38      	it	cc
 800948e:	250c      	movcc	r5, #12
 8009490:	2d00      	cmp	r5, #0
 8009492:	4606      	mov	r6, r0
 8009494:	db01      	blt.n	800949a <_malloc_r+0x1a>
 8009496:	42a9      	cmp	r1, r5
 8009498:	d903      	bls.n	80094a2 <_malloc_r+0x22>
 800949a:	230c      	movs	r3, #12
 800949c:	6033      	str	r3, [r6, #0]
 800949e:	2000      	movs	r0, #0
 80094a0:	bd70      	pop	{r4, r5, r6, pc}
 80094a2:	f000 fbae 	bl	8009c02 <__malloc_lock>
 80094a6:	4a21      	ldr	r2, [pc, #132]	; (800952c <_malloc_r+0xac>)
 80094a8:	6814      	ldr	r4, [r2, #0]
 80094aa:	4621      	mov	r1, r4
 80094ac:	b991      	cbnz	r1, 80094d4 <_malloc_r+0x54>
 80094ae:	4c20      	ldr	r4, [pc, #128]	; (8009530 <_malloc_r+0xb0>)
 80094b0:	6823      	ldr	r3, [r4, #0]
 80094b2:	b91b      	cbnz	r3, 80094bc <_malloc_r+0x3c>
 80094b4:	4630      	mov	r0, r6
 80094b6:	f000 facf 	bl	8009a58 <_sbrk_r>
 80094ba:	6020      	str	r0, [r4, #0]
 80094bc:	4629      	mov	r1, r5
 80094be:	4630      	mov	r0, r6
 80094c0:	f000 faca 	bl	8009a58 <_sbrk_r>
 80094c4:	1c43      	adds	r3, r0, #1
 80094c6:	d124      	bne.n	8009512 <_malloc_r+0x92>
 80094c8:	230c      	movs	r3, #12
 80094ca:	6033      	str	r3, [r6, #0]
 80094cc:	4630      	mov	r0, r6
 80094ce:	f000 fb99 	bl	8009c04 <__malloc_unlock>
 80094d2:	e7e4      	b.n	800949e <_malloc_r+0x1e>
 80094d4:	680b      	ldr	r3, [r1, #0]
 80094d6:	1b5b      	subs	r3, r3, r5
 80094d8:	d418      	bmi.n	800950c <_malloc_r+0x8c>
 80094da:	2b0b      	cmp	r3, #11
 80094dc:	d90f      	bls.n	80094fe <_malloc_r+0x7e>
 80094de:	600b      	str	r3, [r1, #0]
 80094e0:	50cd      	str	r5, [r1, r3]
 80094e2:	18cc      	adds	r4, r1, r3
 80094e4:	4630      	mov	r0, r6
 80094e6:	f000 fb8d 	bl	8009c04 <__malloc_unlock>
 80094ea:	f104 000b 	add.w	r0, r4, #11
 80094ee:	1d23      	adds	r3, r4, #4
 80094f0:	f020 0007 	bic.w	r0, r0, #7
 80094f4:	1ac3      	subs	r3, r0, r3
 80094f6:	d0d3      	beq.n	80094a0 <_malloc_r+0x20>
 80094f8:	425a      	negs	r2, r3
 80094fa:	50e2      	str	r2, [r4, r3]
 80094fc:	e7d0      	b.n	80094a0 <_malloc_r+0x20>
 80094fe:	428c      	cmp	r4, r1
 8009500:	684b      	ldr	r3, [r1, #4]
 8009502:	bf16      	itet	ne
 8009504:	6063      	strne	r3, [r4, #4]
 8009506:	6013      	streq	r3, [r2, #0]
 8009508:	460c      	movne	r4, r1
 800950a:	e7eb      	b.n	80094e4 <_malloc_r+0x64>
 800950c:	460c      	mov	r4, r1
 800950e:	6849      	ldr	r1, [r1, #4]
 8009510:	e7cc      	b.n	80094ac <_malloc_r+0x2c>
 8009512:	1cc4      	adds	r4, r0, #3
 8009514:	f024 0403 	bic.w	r4, r4, #3
 8009518:	42a0      	cmp	r0, r4
 800951a:	d005      	beq.n	8009528 <_malloc_r+0xa8>
 800951c:	1a21      	subs	r1, r4, r0
 800951e:	4630      	mov	r0, r6
 8009520:	f000 fa9a 	bl	8009a58 <_sbrk_r>
 8009524:	3001      	adds	r0, #1
 8009526:	d0cf      	beq.n	80094c8 <_malloc_r+0x48>
 8009528:	6025      	str	r5, [r4, #0]
 800952a:	e7db      	b.n	80094e4 <_malloc_r+0x64>
 800952c:	200003b4 	.word	0x200003b4
 8009530:	200003b8 	.word	0x200003b8

08009534 <__ssputs_r>:
 8009534:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009538:	688e      	ldr	r6, [r1, #8]
 800953a:	429e      	cmp	r6, r3
 800953c:	4682      	mov	sl, r0
 800953e:	460c      	mov	r4, r1
 8009540:	4690      	mov	r8, r2
 8009542:	4699      	mov	r9, r3
 8009544:	d837      	bhi.n	80095b6 <__ssputs_r+0x82>
 8009546:	898a      	ldrh	r2, [r1, #12]
 8009548:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800954c:	d031      	beq.n	80095b2 <__ssputs_r+0x7e>
 800954e:	6825      	ldr	r5, [r4, #0]
 8009550:	6909      	ldr	r1, [r1, #16]
 8009552:	1a6f      	subs	r7, r5, r1
 8009554:	6965      	ldr	r5, [r4, #20]
 8009556:	2302      	movs	r3, #2
 8009558:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800955c:	fb95 f5f3 	sdiv	r5, r5, r3
 8009560:	f109 0301 	add.w	r3, r9, #1
 8009564:	443b      	add	r3, r7
 8009566:	429d      	cmp	r5, r3
 8009568:	bf38      	it	cc
 800956a:	461d      	movcc	r5, r3
 800956c:	0553      	lsls	r3, r2, #21
 800956e:	d530      	bpl.n	80095d2 <__ssputs_r+0x9e>
 8009570:	4629      	mov	r1, r5
 8009572:	f7ff ff85 	bl	8009480 <_malloc_r>
 8009576:	4606      	mov	r6, r0
 8009578:	b950      	cbnz	r0, 8009590 <__ssputs_r+0x5c>
 800957a:	230c      	movs	r3, #12
 800957c:	f8ca 3000 	str.w	r3, [sl]
 8009580:	89a3      	ldrh	r3, [r4, #12]
 8009582:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009586:	81a3      	strh	r3, [r4, #12]
 8009588:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800958c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009590:	463a      	mov	r2, r7
 8009592:	6921      	ldr	r1, [r4, #16]
 8009594:	f7fd fe36 	bl	8007204 <memcpy>
 8009598:	89a3      	ldrh	r3, [r4, #12]
 800959a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800959e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80095a2:	81a3      	strh	r3, [r4, #12]
 80095a4:	6126      	str	r6, [r4, #16]
 80095a6:	6165      	str	r5, [r4, #20]
 80095a8:	443e      	add	r6, r7
 80095aa:	1bed      	subs	r5, r5, r7
 80095ac:	6026      	str	r6, [r4, #0]
 80095ae:	60a5      	str	r5, [r4, #8]
 80095b0:	464e      	mov	r6, r9
 80095b2:	454e      	cmp	r6, r9
 80095b4:	d900      	bls.n	80095b8 <__ssputs_r+0x84>
 80095b6:	464e      	mov	r6, r9
 80095b8:	4632      	mov	r2, r6
 80095ba:	4641      	mov	r1, r8
 80095bc:	6820      	ldr	r0, [r4, #0]
 80095be:	f000 fb07 	bl	8009bd0 <memmove>
 80095c2:	68a3      	ldr	r3, [r4, #8]
 80095c4:	1b9b      	subs	r3, r3, r6
 80095c6:	60a3      	str	r3, [r4, #8]
 80095c8:	6823      	ldr	r3, [r4, #0]
 80095ca:	441e      	add	r6, r3
 80095cc:	6026      	str	r6, [r4, #0]
 80095ce:	2000      	movs	r0, #0
 80095d0:	e7dc      	b.n	800958c <__ssputs_r+0x58>
 80095d2:	462a      	mov	r2, r5
 80095d4:	f000 fb17 	bl	8009c06 <_realloc_r>
 80095d8:	4606      	mov	r6, r0
 80095da:	2800      	cmp	r0, #0
 80095dc:	d1e2      	bne.n	80095a4 <__ssputs_r+0x70>
 80095de:	6921      	ldr	r1, [r4, #16]
 80095e0:	4650      	mov	r0, sl
 80095e2:	f7ff feff 	bl	80093e4 <_free_r>
 80095e6:	e7c8      	b.n	800957a <__ssputs_r+0x46>

080095e8 <_svfiprintf_r>:
 80095e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80095ec:	461d      	mov	r5, r3
 80095ee:	898b      	ldrh	r3, [r1, #12]
 80095f0:	061f      	lsls	r7, r3, #24
 80095f2:	b09d      	sub	sp, #116	; 0x74
 80095f4:	4680      	mov	r8, r0
 80095f6:	460c      	mov	r4, r1
 80095f8:	4616      	mov	r6, r2
 80095fa:	d50f      	bpl.n	800961c <_svfiprintf_r+0x34>
 80095fc:	690b      	ldr	r3, [r1, #16]
 80095fe:	b96b      	cbnz	r3, 800961c <_svfiprintf_r+0x34>
 8009600:	2140      	movs	r1, #64	; 0x40
 8009602:	f7ff ff3d 	bl	8009480 <_malloc_r>
 8009606:	6020      	str	r0, [r4, #0]
 8009608:	6120      	str	r0, [r4, #16]
 800960a:	b928      	cbnz	r0, 8009618 <_svfiprintf_r+0x30>
 800960c:	230c      	movs	r3, #12
 800960e:	f8c8 3000 	str.w	r3, [r8]
 8009612:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009616:	e0c8      	b.n	80097aa <_svfiprintf_r+0x1c2>
 8009618:	2340      	movs	r3, #64	; 0x40
 800961a:	6163      	str	r3, [r4, #20]
 800961c:	2300      	movs	r3, #0
 800961e:	9309      	str	r3, [sp, #36]	; 0x24
 8009620:	2320      	movs	r3, #32
 8009622:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009626:	2330      	movs	r3, #48	; 0x30
 8009628:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800962c:	9503      	str	r5, [sp, #12]
 800962e:	f04f 0b01 	mov.w	fp, #1
 8009632:	4637      	mov	r7, r6
 8009634:	463d      	mov	r5, r7
 8009636:	f815 3b01 	ldrb.w	r3, [r5], #1
 800963a:	b10b      	cbz	r3, 8009640 <_svfiprintf_r+0x58>
 800963c:	2b25      	cmp	r3, #37	; 0x25
 800963e:	d13e      	bne.n	80096be <_svfiprintf_r+0xd6>
 8009640:	ebb7 0a06 	subs.w	sl, r7, r6
 8009644:	d00b      	beq.n	800965e <_svfiprintf_r+0x76>
 8009646:	4653      	mov	r3, sl
 8009648:	4632      	mov	r2, r6
 800964a:	4621      	mov	r1, r4
 800964c:	4640      	mov	r0, r8
 800964e:	f7ff ff71 	bl	8009534 <__ssputs_r>
 8009652:	3001      	adds	r0, #1
 8009654:	f000 80a4 	beq.w	80097a0 <_svfiprintf_r+0x1b8>
 8009658:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800965a:	4453      	add	r3, sl
 800965c:	9309      	str	r3, [sp, #36]	; 0x24
 800965e:	783b      	ldrb	r3, [r7, #0]
 8009660:	2b00      	cmp	r3, #0
 8009662:	f000 809d 	beq.w	80097a0 <_svfiprintf_r+0x1b8>
 8009666:	2300      	movs	r3, #0
 8009668:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800966c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009670:	9304      	str	r3, [sp, #16]
 8009672:	9307      	str	r3, [sp, #28]
 8009674:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009678:	931a      	str	r3, [sp, #104]	; 0x68
 800967a:	462f      	mov	r7, r5
 800967c:	2205      	movs	r2, #5
 800967e:	f817 1b01 	ldrb.w	r1, [r7], #1
 8009682:	4850      	ldr	r0, [pc, #320]	; (80097c4 <_svfiprintf_r+0x1dc>)
 8009684:	f7f7 fb7c 	bl	8000d80 <memchr>
 8009688:	9b04      	ldr	r3, [sp, #16]
 800968a:	b9d0      	cbnz	r0, 80096c2 <_svfiprintf_r+0xda>
 800968c:	06d9      	lsls	r1, r3, #27
 800968e:	bf44      	itt	mi
 8009690:	2220      	movmi	r2, #32
 8009692:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8009696:	071a      	lsls	r2, r3, #28
 8009698:	bf44      	itt	mi
 800969a:	222b      	movmi	r2, #43	; 0x2b
 800969c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80096a0:	782a      	ldrb	r2, [r5, #0]
 80096a2:	2a2a      	cmp	r2, #42	; 0x2a
 80096a4:	d015      	beq.n	80096d2 <_svfiprintf_r+0xea>
 80096a6:	9a07      	ldr	r2, [sp, #28]
 80096a8:	462f      	mov	r7, r5
 80096aa:	2000      	movs	r0, #0
 80096ac:	250a      	movs	r5, #10
 80096ae:	4639      	mov	r1, r7
 80096b0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80096b4:	3b30      	subs	r3, #48	; 0x30
 80096b6:	2b09      	cmp	r3, #9
 80096b8:	d94d      	bls.n	8009756 <_svfiprintf_r+0x16e>
 80096ba:	b1b8      	cbz	r0, 80096ec <_svfiprintf_r+0x104>
 80096bc:	e00f      	b.n	80096de <_svfiprintf_r+0xf6>
 80096be:	462f      	mov	r7, r5
 80096c0:	e7b8      	b.n	8009634 <_svfiprintf_r+0x4c>
 80096c2:	4a40      	ldr	r2, [pc, #256]	; (80097c4 <_svfiprintf_r+0x1dc>)
 80096c4:	1a80      	subs	r0, r0, r2
 80096c6:	fa0b f000 	lsl.w	r0, fp, r0
 80096ca:	4318      	orrs	r0, r3
 80096cc:	9004      	str	r0, [sp, #16]
 80096ce:	463d      	mov	r5, r7
 80096d0:	e7d3      	b.n	800967a <_svfiprintf_r+0x92>
 80096d2:	9a03      	ldr	r2, [sp, #12]
 80096d4:	1d11      	adds	r1, r2, #4
 80096d6:	6812      	ldr	r2, [r2, #0]
 80096d8:	9103      	str	r1, [sp, #12]
 80096da:	2a00      	cmp	r2, #0
 80096dc:	db01      	blt.n	80096e2 <_svfiprintf_r+0xfa>
 80096de:	9207      	str	r2, [sp, #28]
 80096e0:	e004      	b.n	80096ec <_svfiprintf_r+0x104>
 80096e2:	4252      	negs	r2, r2
 80096e4:	f043 0302 	orr.w	r3, r3, #2
 80096e8:	9207      	str	r2, [sp, #28]
 80096ea:	9304      	str	r3, [sp, #16]
 80096ec:	783b      	ldrb	r3, [r7, #0]
 80096ee:	2b2e      	cmp	r3, #46	; 0x2e
 80096f0:	d10c      	bne.n	800970c <_svfiprintf_r+0x124>
 80096f2:	787b      	ldrb	r3, [r7, #1]
 80096f4:	2b2a      	cmp	r3, #42	; 0x2a
 80096f6:	d133      	bne.n	8009760 <_svfiprintf_r+0x178>
 80096f8:	9b03      	ldr	r3, [sp, #12]
 80096fa:	1d1a      	adds	r2, r3, #4
 80096fc:	681b      	ldr	r3, [r3, #0]
 80096fe:	9203      	str	r2, [sp, #12]
 8009700:	2b00      	cmp	r3, #0
 8009702:	bfb8      	it	lt
 8009704:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8009708:	3702      	adds	r7, #2
 800970a:	9305      	str	r3, [sp, #20]
 800970c:	4d2e      	ldr	r5, [pc, #184]	; (80097c8 <_svfiprintf_r+0x1e0>)
 800970e:	7839      	ldrb	r1, [r7, #0]
 8009710:	2203      	movs	r2, #3
 8009712:	4628      	mov	r0, r5
 8009714:	f7f7 fb34 	bl	8000d80 <memchr>
 8009718:	b138      	cbz	r0, 800972a <_svfiprintf_r+0x142>
 800971a:	2340      	movs	r3, #64	; 0x40
 800971c:	1b40      	subs	r0, r0, r5
 800971e:	fa03 f000 	lsl.w	r0, r3, r0
 8009722:	9b04      	ldr	r3, [sp, #16]
 8009724:	4303      	orrs	r3, r0
 8009726:	3701      	adds	r7, #1
 8009728:	9304      	str	r3, [sp, #16]
 800972a:	7839      	ldrb	r1, [r7, #0]
 800972c:	4827      	ldr	r0, [pc, #156]	; (80097cc <_svfiprintf_r+0x1e4>)
 800972e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009732:	2206      	movs	r2, #6
 8009734:	1c7e      	adds	r6, r7, #1
 8009736:	f7f7 fb23 	bl	8000d80 <memchr>
 800973a:	2800      	cmp	r0, #0
 800973c:	d038      	beq.n	80097b0 <_svfiprintf_r+0x1c8>
 800973e:	4b24      	ldr	r3, [pc, #144]	; (80097d0 <_svfiprintf_r+0x1e8>)
 8009740:	bb13      	cbnz	r3, 8009788 <_svfiprintf_r+0x1a0>
 8009742:	9b03      	ldr	r3, [sp, #12]
 8009744:	3307      	adds	r3, #7
 8009746:	f023 0307 	bic.w	r3, r3, #7
 800974a:	3308      	adds	r3, #8
 800974c:	9303      	str	r3, [sp, #12]
 800974e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009750:	444b      	add	r3, r9
 8009752:	9309      	str	r3, [sp, #36]	; 0x24
 8009754:	e76d      	b.n	8009632 <_svfiprintf_r+0x4a>
 8009756:	fb05 3202 	mla	r2, r5, r2, r3
 800975a:	2001      	movs	r0, #1
 800975c:	460f      	mov	r7, r1
 800975e:	e7a6      	b.n	80096ae <_svfiprintf_r+0xc6>
 8009760:	2300      	movs	r3, #0
 8009762:	3701      	adds	r7, #1
 8009764:	9305      	str	r3, [sp, #20]
 8009766:	4619      	mov	r1, r3
 8009768:	250a      	movs	r5, #10
 800976a:	4638      	mov	r0, r7
 800976c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009770:	3a30      	subs	r2, #48	; 0x30
 8009772:	2a09      	cmp	r2, #9
 8009774:	d903      	bls.n	800977e <_svfiprintf_r+0x196>
 8009776:	2b00      	cmp	r3, #0
 8009778:	d0c8      	beq.n	800970c <_svfiprintf_r+0x124>
 800977a:	9105      	str	r1, [sp, #20]
 800977c:	e7c6      	b.n	800970c <_svfiprintf_r+0x124>
 800977e:	fb05 2101 	mla	r1, r5, r1, r2
 8009782:	2301      	movs	r3, #1
 8009784:	4607      	mov	r7, r0
 8009786:	e7f0      	b.n	800976a <_svfiprintf_r+0x182>
 8009788:	ab03      	add	r3, sp, #12
 800978a:	9300      	str	r3, [sp, #0]
 800978c:	4622      	mov	r2, r4
 800978e:	4b11      	ldr	r3, [pc, #68]	; (80097d4 <_svfiprintf_r+0x1ec>)
 8009790:	a904      	add	r1, sp, #16
 8009792:	4640      	mov	r0, r8
 8009794:	f7fd fdde 	bl	8007354 <_printf_float>
 8009798:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 800979c:	4681      	mov	r9, r0
 800979e:	d1d6      	bne.n	800974e <_svfiprintf_r+0x166>
 80097a0:	89a3      	ldrh	r3, [r4, #12]
 80097a2:	065b      	lsls	r3, r3, #25
 80097a4:	f53f af35 	bmi.w	8009612 <_svfiprintf_r+0x2a>
 80097a8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80097aa:	b01d      	add	sp, #116	; 0x74
 80097ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80097b0:	ab03      	add	r3, sp, #12
 80097b2:	9300      	str	r3, [sp, #0]
 80097b4:	4622      	mov	r2, r4
 80097b6:	4b07      	ldr	r3, [pc, #28]	; (80097d4 <_svfiprintf_r+0x1ec>)
 80097b8:	a904      	add	r1, sp, #16
 80097ba:	4640      	mov	r0, r8
 80097bc:	f7fe f880 	bl	80078c0 <_printf_i>
 80097c0:	e7ea      	b.n	8009798 <_svfiprintf_r+0x1b0>
 80097c2:	bf00      	nop
 80097c4:	0800c134 	.word	0x0800c134
 80097c8:	0800c13a 	.word	0x0800c13a
 80097cc:	0800c13e 	.word	0x0800c13e
 80097d0:	08007355 	.word	0x08007355
 80097d4:	08009535 	.word	0x08009535

080097d8 <__sfputc_r>:
 80097d8:	6893      	ldr	r3, [r2, #8]
 80097da:	3b01      	subs	r3, #1
 80097dc:	2b00      	cmp	r3, #0
 80097de:	b410      	push	{r4}
 80097e0:	6093      	str	r3, [r2, #8]
 80097e2:	da08      	bge.n	80097f6 <__sfputc_r+0x1e>
 80097e4:	6994      	ldr	r4, [r2, #24]
 80097e6:	42a3      	cmp	r3, r4
 80097e8:	db01      	blt.n	80097ee <__sfputc_r+0x16>
 80097ea:	290a      	cmp	r1, #10
 80097ec:	d103      	bne.n	80097f6 <__sfputc_r+0x1e>
 80097ee:	f85d 4b04 	ldr.w	r4, [sp], #4
 80097f2:	f7fe ba13 	b.w	8007c1c <__swbuf_r>
 80097f6:	6813      	ldr	r3, [r2, #0]
 80097f8:	1c58      	adds	r0, r3, #1
 80097fa:	6010      	str	r0, [r2, #0]
 80097fc:	7019      	strb	r1, [r3, #0]
 80097fe:	4608      	mov	r0, r1
 8009800:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009804:	4770      	bx	lr

08009806 <__sfputs_r>:
 8009806:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009808:	4606      	mov	r6, r0
 800980a:	460f      	mov	r7, r1
 800980c:	4614      	mov	r4, r2
 800980e:	18d5      	adds	r5, r2, r3
 8009810:	42ac      	cmp	r4, r5
 8009812:	d101      	bne.n	8009818 <__sfputs_r+0x12>
 8009814:	2000      	movs	r0, #0
 8009816:	e007      	b.n	8009828 <__sfputs_r+0x22>
 8009818:	463a      	mov	r2, r7
 800981a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800981e:	4630      	mov	r0, r6
 8009820:	f7ff ffda 	bl	80097d8 <__sfputc_r>
 8009824:	1c43      	adds	r3, r0, #1
 8009826:	d1f3      	bne.n	8009810 <__sfputs_r+0xa>
 8009828:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800982c <_vfiprintf_r>:
 800982c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009830:	460c      	mov	r4, r1
 8009832:	b09d      	sub	sp, #116	; 0x74
 8009834:	4617      	mov	r7, r2
 8009836:	461d      	mov	r5, r3
 8009838:	4606      	mov	r6, r0
 800983a:	b118      	cbz	r0, 8009844 <_vfiprintf_r+0x18>
 800983c:	6983      	ldr	r3, [r0, #24]
 800983e:	b90b      	cbnz	r3, 8009844 <_vfiprintf_r+0x18>
 8009840:	f7ff f9e2 	bl	8008c08 <__sinit>
 8009844:	4b7c      	ldr	r3, [pc, #496]	; (8009a38 <_vfiprintf_r+0x20c>)
 8009846:	429c      	cmp	r4, r3
 8009848:	d158      	bne.n	80098fc <_vfiprintf_r+0xd0>
 800984a:	6874      	ldr	r4, [r6, #4]
 800984c:	89a3      	ldrh	r3, [r4, #12]
 800984e:	0718      	lsls	r0, r3, #28
 8009850:	d55e      	bpl.n	8009910 <_vfiprintf_r+0xe4>
 8009852:	6923      	ldr	r3, [r4, #16]
 8009854:	2b00      	cmp	r3, #0
 8009856:	d05b      	beq.n	8009910 <_vfiprintf_r+0xe4>
 8009858:	2300      	movs	r3, #0
 800985a:	9309      	str	r3, [sp, #36]	; 0x24
 800985c:	2320      	movs	r3, #32
 800985e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009862:	2330      	movs	r3, #48	; 0x30
 8009864:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009868:	9503      	str	r5, [sp, #12]
 800986a:	f04f 0b01 	mov.w	fp, #1
 800986e:	46b8      	mov	r8, r7
 8009870:	4645      	mov	r5, r8
 8009872:	f815 3b01 	ldrb.w	r3, [r5], #1
 8009876:	b10b      	cbz	r3, 800987c <_vfiprintf_r+0x50>
 8009878:	2b25      	cmp	r3, #37	; 0x25
 800987a:	d154      	bne.n	8009926 <_vfiprintf_r+0xfa>
 800987c:	ebb8 0a07 	subs.w	sl, r8, r7
 8009880:	d00b      	beq.n	800989a <_vfiprintf_r+0x6e>
 8009882:	4653      	mov	r3, sl
 8009884:	463a      	mov	r2, r7
 8009886:	4621      	mov	r1, r4
 8009888:	4630      	mov	r0, r6
 800988a:	f7ff ffbc 	bl	8009806 <__sfputs_r>
 800988e:	3001      	adds	r0, #1
 8009890:	f000 80c2 	beq.w	8009a18 <_vfiprintf_r+0x1ec>
 8009894:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009896:	4453      	add	r3, sl
 8009898:	9309      	str	r3, [sp, #36]	; 0x24
 800989a:	f898 3000 	ldrb.w	r3, [r8]
 800989e:	2b00      	cmp	r3, #0
 80098a0:	f000 80ba 	beq.w	8009a18 <_vfiprintf_r+0x1ec>
 80098a4:	2300      	movs	r3, #0
 80098a6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80098aa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80098ae:	9304      	str	r3, [sp, #16]
 80098b0:	9307      	str	r3, [sp, #28]
 80098b2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80098b6:	931a      	str	r3, [sp, #104]	; 0x68
 80098b8:	46a8      	mov	r8, r5
 80098ba:	2205      	movs	r2, #5
 80098bc:	f818 1b01 	ldrb.w	r1, [r8], #1
 80098c0:	485e      	ldr	r0, [pc, #376]	; (8009a3c <_vfiprintf_r+0x210>)
 80098c2:	f7f7 fa5d 	bl	8000d80 <memchr>
 80098c6:	9b04      	ldr	r3, [sp, #16]
 80098c8:	bb78      	cbnz	r0, 800992a <_vfiprintf_r+0xfe>
 80098ca:	06d9      	lsls	r1, r3, #27
 80098cc:	bf44      	itt	mi
 80098ce:	2220      	movmi	r2, #32
 80098d0:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80098d4:	071a      	lsls	r2, r3, #28
 80098d6:	bf44      	itt	mi
 80098d8:	222b      	movmi	r2, #43	; 0x2b
 80098da:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80098de:	782a      	ldrb	r2, [r5, #0]
 80098e0:	2a2a      	cmp	r2, #42	; 0x2a
 80098e2:	d02a      	beq.n	800993a <_vfiprintf_r+0x10e>
 80098e4:	9a07      	ldr	r2, [sp, #28]
 80098e6:	46a8      	mov	r8, r5
 80098e8:	2000      	movs	r0, #0
 80098ea:	250a      	movs	r5, #10
 80098ec:	4641      	mov	r1, r8
 80098ee:	f811 3b01 	ldrb.w	r3, [r1], #1
 80098f2:	3b30      	subs	r3, #48	; 0x30
 80098f4:	2b09      	cmp	r3, #9
 80098f6:	d969      	bls.n	80099cc <_vfiprintf_r+0x1a0>
 80098f8:	b360      	cbz	r0, 8009954 <_vfiprintf_r+0x128>
 80098fa:	e024      	b.n	8009946 <_vfiprintf_r+0x11a>
 80098fc:	4b50      	ldr	r3, [pc, #320]	; (8009a40 <_vfiprintf_r+0x214>)
 80098fe:	429c      	cmp	r4, r3
 8009900:	d101      	bne.n	8009906 <_vfiprintf_r+0xda>
 8009902:	68b4      	ldr	r4, [r6, #8]
 8009904:	e7a2      	b.n	800984c <_vfiprintf_r+0x20>
 8009906:	4b4f      	ldr	r3, [pc, #316]	; (8009a44 <_vfiprintf_r+0x218>)
 8009908:	429c      	cmp	r4, r3
 800990a:	bf08      	it	eq
 800990c:	68f4      	ldreq	r4, [r6, #12]
 800990e:	e79d      	b.n	800984c <_vfiprintf_r+0x20>
 8009910:	4621      	mov	r1, r4
 8009912:	4630      	mov	r0, r6
 8009914:	f7fe f9d4 	bl	8007cc0 <__swsetup_r>
 8009918:	2800      	cmp	r0, #0
 800991a:	d09d      	beq.n	8009858 <_vfiprintf_r+0x2c>
 800991c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009920:	b01d      	add	sp, #116	; 0x74
 8009922:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009926:	46a8      	mov	r8, r5
 8009928:	e7a2      	b.n	8009870 <_vfiprintf_r+0x44>
 800992a:	4a44      	ldr	r2, [pc, #272]	; (8009a3c <_vfiprintf_r+0x210>)
 800992c:	1a80      	subs	r0, r0, r2
 800992e:	fa0b f000 	lsl.w	r0, fp, r0
 8009932:	4318      	orrs	r0, r3
 8009934:	9004      	str	r0, [sp, #16]
 8009936:	4645      	mov	r5, r8
 8009938:	e7be      	b.n	80098b8 <_vfiprintf_r+0x8c>
 800993a:	9a03      	ldr	r2, [sp, #12]
 800993c:	1d11      	adds	r1, r2, #4
 800993e:	6812      	ldr	r2, [r2, #0]
 8009940:	9103      	str	r1, [sp, #12]
 8009942:	2a00      	cmp	r2, #0
 8009944:	db01      	blt.n	800994a <_vfiprintf_r+0x11e>
 8009946:	9207      	str	r2, [sp, #28]
 8009948:	e004      	b.n	8009954 <_vfiprintf_r+0x128>
 800994a:	4252      	negs	r2, r2
 800994c:	f043 0302 	orr.w	r3, r3, #2
 8009950:	9207      	str	r2, [sp, #28]
 8009952:	9304      	str	r3, [sp, #16]
 8009954:	f898 3000 	ldrb.w	r3, [r8]
 8009958:	2b2e      	cmp	r3, #46	; 0x2e
 800995a:	d10e      	bne.n	800997a <_vfiprintf_r+0x14e>
 800995c:	f898 3001 	ldrb.w	r3, [r8, #1]
 8009960:	2b2a      	cmp	r3, #42	; 0x2a
 8009962:	d138      	bne.n	80099d6 <_vfiprintf_r+0x1aa>
 8009964:	9b03      	ldr	r3, [sp, #12]
 8009966:	1d1a      	adds	r2, r3, #4
 8009968:	681b      	ldr	r3, [r3, #0]
 800996a:	9203      	str	r2, [sp, #12]
 800996c:	2b00      	cmp	r3, #0
 800996e:	bfb8      	it	lt
 8009970:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8009974:	f108 0802 	add.w	r8, r8, #2
 8009978:	9305      	str	r3, [sp, #20]
 800997a:	4d33      	ldr	r5, [pc, #204]	; (8009a48 <_vfiprintf_r+0x21c>)
 800997c:	f898 1000 	ldrb.w	r1, [r8]
 8009980:	2203      	movs	r2, #3
 8009982:	4628      	mov	r0, r5
 8009984:	f7f7 f9fc 	bl	8000d80 <memchr>
 8009988:	b140      	cbz	r0, 800999c <_vfiprintf_r+0x170>
 800998a:	2340      	movs	r3, #64	; 0x40
 800998c:	1b40      	subs	r0, r0, r5
 800998e:	fa03 f000 	lsl.w	r0, r3, r0
 8009992:	9b04      	ldr	r3, [sp, #16]
 8009994:	4303      	orrs	r3, r0
 8009996:	f108 0801 	add.w	r8, r8, #1
 800999a:	9304      	str	r3, [sp, #16]
 800999c:	f898 1000 	ldrb.w	r1, [r8]
 80099a0:	482a      	ldr	r0, [pc, #168]	; (8009a4c <_vfiprintf_r+0x220>)
 80099a2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80099a6:	2206      	movs	r2, #6
 80099a8:	f108 0701 	add.w	r7, r8, #1
 80099ac:	f7f7 f9e8 	bl	8000d80 <memchr>
 80099b0:	2800      	cmp	r0, #0
 80099b2:	d037      	beq.n	8009a24 <_vfiprintf_r+0x1f8>
 80099b4:	4b26      	ldr	r3, [pc, #152]	; (8009a50 <_vfiprintf_r+0x224>)
 80099b6:	bb1b      	cbnz	r3, 8009a00 <_vfiprintf_r+0x1d4>
 80099b8:	9b03      	ldr	r3, [sp, #12]
 80099ba:	3307      	adds	r3, #7
 80099bc:	f023 0307 	bic.w	r3, r3, #7
 80099c0:	3308      	adds	r3, #8
 80099c2:	9303      	str	r3, [sp, #12]
 80099c4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80099c6:	444b      	add	r3, r9
 80099c8:	9309      	str	r3, [sp, #36]	; 0x24
 80099ca:	e750      	b.n	800986e <_vfiprintf_r+0x42>
 80099cc:	fb05 3202 	mla	r2, r5, r2, r3
 80099d0:	2001      	movs	r0, #1
 80099d2:	4688      	mov	r8, r1
 80099d4:	e78a      	b.n	80098ec <_vfiprintf_r+0xc0>
 80099d6:	2300      	movs	r3, #0
 80099d8:	f108 0801 	add.w	r8, r8, #1
 80099dc:	9305      	str	r3, [sp, #20]
 80099de:	4619      	mov	r1, r3
 80099e0:	250a      	movs	r5, #10
 80099e2:	4640      	mov	r0, r8
 80099e4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80099e8:	3a30      	subs	r2, #48	; 0x30
 80099ea:	2a09      	cmp	r2, #9
 80099ec:	d903      	bls.n	80099f6 <_vfiprintf_r+0x1ca>
 80099ee:	2b00      	cmp	r3, #0
 80099f0:	d0c3      	beq.n	800997a <_vfiprintf_r+0x14e>
 80099f2:	9105      	str	r1, [sp, #20]
 80099f4:	e7c1      	b.n	800997a <_vfiprintf_r+0x14e>
 80099f6:	fb05 2101 	mla	r1, r5, r1, r2
 80099fa:	2301      	movs	r3, #1
 80099fc:	4680      	mov	r8, r0
 80099fe:	e7f0      	b.n	80099e2 <_vfiprintf_r+0x1b6>
 8009a00:	ab03      	add	r3, sp, #12
 8009a02:	9300      	str	r3, [sp, #0]
 8009a04:	4622      	mov	r2, r4
 8009a06:	4b13      	ldr	r3, [pc, #76]	; (8009a54 <_vfiprintf_r+0x228>)
 8009a08:	a904      	add	r1, sp, #16
 8009a0a:	4630      	mov	r0, r6
 8009a0c:	f7fd fca2 	bl	8007354 <_printf_float>
 8009a10:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 8009a14:	4681      	mov	r9, r0
 8009a16:	d1d5      	bne.n	80099c4 <_vfiprintf_r+0x198>
 8009a18:	89a3      	ldrh	r3, [r4, #12]
 8009a1a:	065b      	lsls	r3, r3, #25
 8009a1c:	f53f af7e 	bmi.w	800991c <_vfiprintf_r+0xf0>
 8009a20:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009a22:	e77d      	b.n	8009920 <_vfiprintf_r+0xf4>
 8009a24:	ab03      	add	r3, sp, #12
 8009a26:	9300      	str	r3, [sp, #0]
 8009a28:	4622      	mov	r2, r4
 8009a2a:	4b0a      	ldr	r3, [pc, #40]	; (8009a54 <_vfiprintf_r+0x228>)
 8009a2c:	a904      	add	r1, sp, #16
 8009a2e:	4630      	mov	r0, r6
 8009a30:	f7fd ff46 	bl	80078c0 <_printf_i>
 8009a34:	e7ec      	b.n	8009a10 <_vfiprintf_r+0x1e4>
 8009a36:	bf00      	nop
 8009a38:	0800bff8 	.word	0x0800bff8
 8009a3c:	0800c134 	.word	0x0800c134
 8009a40:	0800c018 	.word	0x0800c018
 8009a44:	0800bfd8 	.word	0x0800bfd8
 8009a48:	0800c13a 	.word	0x0800c13a
 8009a4c:	0800c13e 	.word	0x0800c13e
 8009a50:	08007355 	.word	0x08007355
 8009a54:	08009807 	.word	0x08009807

08009a58 <_sbrk_r>:
 8009a58:	b538      	push	{r3, r4, r5, lr}
 8009a5a:	4c06      	ldr	r4, [pc, #24]	; (8009a74 <_sbrk_r+0x1c>)
 8009a5c:	2300      	movs	r3, #0
 8009a5e:	4605      	mov	r5, r0
 8009a60:	4608      	mov	r0, r1
 8009a62:	6023      	str	r3, [r4, #0]
 8009a64:	f7fd fb36 	bl	80070d4 <_sbrk>
 8009a68:	1c43      	adds	r3, r0, #1
 8009a6a:	d102      	bne.n	8009a72 <_sbrk_r+0x1a>
 8009a6c:	6823      	ldr	r3, [r4, #0]
 8009a6e:	b103      	cbz	r3, 8009a72 <_sbrk_r+0x1a>
 8009a70:	602b      	str	r3, [r5, #0]
 8009a72:	bd38      	pop	{r3, r4, r5, pc}
 8009a74:	200006ac 	.word	0x200006ac

08009a78 <__sread>:
 8009a78:	b510      	push	{r4, lr}
 8009a7a:	460c      	mov	r4, r1
 8009a7c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009a80:	f000 f8e8 	bl	8009c54 <_read_r>
 8009a84:	2800      	cmp	r0, #0
 8009a86:	bfab      	itete	ge
 8009a88:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8009a8a:	89a3      	ldrhlt	r3, [r4, #12]
 8009a8c:	181b      	addge	r3, r3, r0
 8009a8e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8009a92:	bfac      	ite	ge
 8009a94:	6563      	strge	r3, [r4, #84]	; 0x54
 8009a96:	81a3      	strhlt	r3, [r4, #12]
 8009a98:	bd10      	pop	{r4, pc}

08009a9a <__swrite>:
 8009a9a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009a9e:	461f      	mov	r7, r3
 8009aa0:	898b      	ldrh	r3, [r1, #12]
 8009aa2:	05db      	lsls	r3, r3, #23
 8009aa4:	4605      	mov	r5, r0
 8009aa6:	460c      	mov	r4, r1
 8009aa8:	4616      	mov	r6, r2
 8009aaa:	d505      	bpl.n	8009ab8 <__swrite+0x1e>
 8009aac:	2302      	movs	r3, #2
 8009aae:	2200      	movs	r2, #0
 8009ab0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009ab4:	f000 f868 	bl	8009b88 <_lseek_r>
 8009ab8:	89a3      	ldrh	r3, [r4, #12]
 8009aba:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009abe:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009ac2:	81a3      	strh	r3, [r4, #12]
 8009ac4:	4632      	mov	r2, r6
 8009ac6:	463b      	mov	r3, r7
 8009ac8:	4628      	mov	r0, r5
 8009aca:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009ace:	f000 b817 	b.w	8009b00 <_write_r>

08009ad2 <__sseek>:
 8009ad2:	b510      	push	{r4, lr}
 8009ad4:	460c      	mov	r4, r1
 8009ad6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009ada:	f000 f855 	bl	8009b88 <_lseek_r>
 8009ade:	1c43      	adds	r3, r0, #1
 8009ae0:	89a3      	ldrh	r3, [r4, #12]
 8009ae2:	bf15      	itete	ne
 8009ae4:	6560      	strne	r0, [r4, #84]	; 0x54
 8009ae6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8009aea:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8009aee:	81a3      	strheq	r3, [r4, #12]
 8009af0:	bf18      	it	ne
 8009af2:	81a3      	strhne	r3, [r4, #12]
 8009af4:	bd10      	pop	{r4, pc}

08009af6 <__sclose>:
 8009af6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009afa:	f000 b813 	b.w	8009b24 <_close_r>
	...

08009b00 <_write_r>:
 8009b00:	b538      	push	{r3, r4, r5, lr}
 8009b02:	4c07      	ldr	r4, [pc, #28]	; (8009b20 <_write_r+0x20>)
 8009b04:	4605      	mov	r5, r0
 8009b06:	4608      	mov	r0, r1
 8009b08:	4611      	mov	r1, r2
 8009b0a:	2200      	movs	r2, #0
 8009b0c:	6022      	str	r2, [r4, #0]
 8009b0e:	461a      	mov	r2, r3
 8009b10:	f7fc fe6c 	bl	80067ec <_write>
 8009b14:	1c43      	adds	r3, r0, #1
 8009b16:	d102      	bne.n	8009b1e <_write_r+0x1e>
 8009b18:	6823      	ldr	r3, [r4, #0]
 8009b1a:	b103      	cbz	r3, 8009b1e <_write_r+0x1e>
 8009b1c:	602b      	str	r3, [r5, #0]
 8009b1e:	bd38      	pop	{r3, r4, r5, pc}
 8009b20:	200006ac 	.word	0x200006ac

08009b24 <_close_r>:
 8009b24:	b538      	push	{r3, r4, r5, lr}
 8009b26:	4c06      	ldr	r4, [pc, #24]	; (8009b40 <_close_r+0x1c>)
 8009b28:	2300      	movs	r3, #0
 8009b2a:	4605      	mov	r5, r0
 8009b2c:	4608      	mov	r0, r1
 8009b2e:	6023      	str	r3, [r4, #0]
 8009b30:	f7fd fac4 	bl	80070bc <_close>
 8009b34:	1c43      	adds	r3, r0, #1
 8009b36:	d102      	bne.n	8009b3e <_close_r+0x1a>
 8009b38:	6823      	ldr	r3, [r4, #0]
 8009b3a:	b103      	cbz	r3, 8009b3e <_close_r+0x1a>
 8009b3c:	602b      	str	r3, [r5, #0]
 8009b3e:	bd38      	pop	{r3, r4, r5, pc}
 8009b40:	200006ac 	.word	0x200006ac

08009b44 <_fstat_r>:
 8009b44:	b538      	push	{r3, r4, r5, lr}
 8009b46:	4c07      	ldr	r4, [pc, #28]	; (8009b64 <_fstat_r+0x20>)
 8009b48:	2300      	movs	r3, #0
 8009b4a:	4605      	mov	r5, r0
 8009b4c:	4608      	mov	r0, r1
 8009b4e:	4611      	mov	r1, r2
 8009b50:	6023      	str	r3, [r4, #0]
 8009b52:	f7fd fab6 	bl	80070c2 <_fstat>
 8009b56:	1c43      	adds	r3, r0, #1
 8009b58:	d102      	bne.n	8009b60 <_fstat_r+0x1c>
 8009b5a:	6823      	ldr	r3, [r4, #0]
 8009b5c:	b103      	cbz	r3, 8009b60 <_fstat_r+0x1c>
 8009b5e:	602b      	str	r3, [r5, #0]
 8009b60:	bd38      	pop	{r3, r4, r5, pc}
 8009b62:	bf00      	nop
 8009b64:	200006ac 	.word	0x200006ac

08009b68 <_isatty_r>:
 8009b68:	b538      	push	{r3, r4, r5, lr}
 8009b6a:	4c06      	ldr	r4, [pc, #24]	; (8009b84 <_isatty_r+0x1c>)
 8009b6c:	2300      	movs	r3, #0
 8009b6e:	4605      	mov	r5, r0
 8009b70:	4608      	mov	r0, r1
 8009b72:	6023      	str	r3, [r4, #0]
 8009b74:	f7fd faaa 	bl	80070cc <_isatty>
 8009b78:	1c43      	adds	r3, r0, #1
 8009b7a:	d102      	bne.n	8009b82 <_isatty_r+0x1a>
 8009b7c:	6823      	ldr	r3, [r4, #0]
 8009b7e:	b103      	cbz	r3, 8009b82 <_isatty_r+0x1a>
 8009b80:	602b      	str	r3, [r5, #0]
 8009b82:	bd38      	pop	{r3, r4, r5, pc}
 8009b84:	200006ac 	.word	0x200006ac

08009b88 <_lseek_r>:
 8009b88:	b538      	push	{r3, r4, r5, lr}
 8009b8a:	4c07      	ldr	r4, [pc, #28]	; (8009ba8 <_lseek_r+0x20>)
 8009b8c:	4605      	mov	r5, r0
 8009b8e:	4608      	mov	r0, r1
 8009b90:	4611      	mov	r1, r2
 8009b92:	2200      	movs	r2, #0
 8009b94:	6022      	str	r2, [r4, #0]
 8009b96:	461a      	mov	r2, r3
 8009b98:	f7fd fa9a 	bl	80070d0 <_lseek>
 8009b9c:	1c43      	adds	r3, r0, #1
 8009b9e:	d102      	bne.n	8009ba6 <_lseek_r+0x1e>
 8009ba0:	6823      	ldr	r3, [r4, #0]
 8009ba2:	b103      	cbz	r3, 8009ba6 <_lseek_r+0x1e>
 8009ba4:	602b      	str	r3, [r5, #0]
 8009ba6:	bd38      	pop	{r3, r4, r5, pc}
 8009ba8:	200006ac 	.word	0x200006ac

08009bac <__ascii_mbtowc>:
 8009bac:	b082      	sub	sp, #8
 8009bae:	b901      	cbnz	r1, 8009bb2 <__ascii_mbtowc+0x6>
 8009bb0:	a901      	add	r1, sp, #4
 8009bb2:	b142      	cbz	r2, 8009bc6 <__ascii_mbtowc+0x1a>
 8009bb4:	b14b      	cbz	r3, 8009bca <__ascii_mbtowc+0x1e>
 8009bb6:	7813      	ldrb	r3, [r2, #0]
 8009bb8:	600b      	str	r3, [r1, #0]
 8009bba:	7812      	ldrb	r2, [r2, #0]
 8009bbc:	1c10      	adds	r0, r2, #0
 8009bbe:	bf18      	it	ne
 8009bc0:	2001      	movne	r0, #1
 8009bc2:	b002      	add	sp, #8
 8009bc4:	4770      	bx	lr
 8009bc6:	4610      	mov	r0, r2
 8009bc8:	e7fb      	b.n	8009bc2 <__ascii_mbtowc+0x16>
 8009bca:	f06f 0001 	mvn.w	r0, #1
 8009bce:	e7f8      	b.n	8009bc2 <__ascii_mbtowc+0x16>

08009bd0 <memmove>:
 8009bd0:	4288      	cmp	r0, r1
 8009bd2:	b510      	push	{r4, lr}
 8009bd4:	eb01 0302 	add.w	r3, r1, r2
 8009bd8:	d807      	bhi.n	8009bea <memmove+0x1a>
 8009bda:	1e42      	subs	r2, r0, #1
 8009bdc:	4299      	cmp	r1, r3
 8009bde:	d00a      	beq.n	8009bf6 <memmove+0x26>
 8009be0:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009be4:	f802 4f01 	strb.w	r4, [r2, #1]!
 8009be8:	e7f8      	b.n	8009bdc <memmove+0xc>
 8009bea:	4283      	cmp	r3, r0
 8009bec:	d9f5      	bls.n	8009bda <memmove+0xa>
 8009bee:	1881      	adds	r1, r0, r2
 8009bf0:	1ad2      	subs	r2, r2, r3
 8009bf2:	42d3      	cmn	r3, r2
 8009bf4:	d100      	bne.n	8009bf8 <memmove+0x28>
 8009bf6:	bd10      	pop	{r4, pc}
 8009bf8:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009bfc:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8009c00:	e7f7      	b.n	8009bf2 <memmove+0x22>

08009c02 <__malloc_lock>:
 8009c02:	4770      	bx	lr

08009c04 <__malloc_unlock>:
 8009c04:	4770      	bx	lr

08009c06 <_realloc_r>:
 8009c06:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009c08:	4607      	mov	r7, r0
 8009c0a:	4614      	mov	r4, r2
 8009c0c:	460e      	mov	r6, r1
 8009c0e:	b921      	cbnz	r1, 8009c1a <_realloc_r+0x14>
 8009c10:	4611      	mov	r1, r2
 8009c12:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8009c16:	f7ff bc33 	b.w	8009480 <_malloc_r>
 8009c1a:	b922      	cbnz	r2, 8009c26 <_realloc_r+0x20>
 8009c1c:	f7ff fbe2 	bl	80093e4 <_free_r>
 8009c20:	4625      	mov	r5, r4
 8009c22:	4628      	mov	r0, r5
 8009c24:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009c26:	f000 f834 	bl	8009c92 <_malloc_usable_size_r>
 8009c2a:	42a0      	cmp	r0, r4
 8009c2c:	d20f      	bcs.n	8009c4e <_realloc_r+0x48>
 8009c2e:	4621      	mov	r1, r4
 8009c30:	4638      	mov	r0, r7
 8009c32:	f7ff fc25 	bl	8009480 <_malloc_r>
 8009c36:	4605      	mov	r5, r0
 8009c38:	2800      	cmp	r0, #0
 8009c3a:	d0f2      	beq.n	8009c22 <_realloc_r+0x1c>
 8009c3c:	4631      	mov	r1, r6
 8009c3e:	4622      	mov	r2, r4
 8009c40:	f7fd fae0 	bl	8007204 <memcpy>
 8009c44:	4631      	mov	r1, r6
 8009c46:	4638      	mov	r0, r7
 8009c48:	f7ff fbcc 	bl	80093e4 <_free_r>
 8009c4c:	e7e9      	b.n	8009c22 <_realloc_r+0x1c>
 8009c4e:	4635      	mov	r5, r6
 8009c50:	e7e7      	b.n	8009c22 <_realloc_r+0x1c>
	...

08009c54 <_read_r>:
 8009c54:	b538      	push	{r3, r4, r5, lr}
 8009c56:	4c07      	ldr	r4, [pc, #28]	; (8009c74 <_read_r+0x20>)
 8009c58:	4605      	mov	r5, r0
 8009c5a:	4608      	mov	r0, r1
 8009c5c:	4611      	mov	r1, r2
 8009c5e:	2200      	movs	r2, #0
 8009c60:	6022      	str	r2, [r4, #0]
 8009c62:	461a      	mov	r2, r3
 8009c64:	f7fd fa1c 	bl	80070a0 <_read>
 8009c68:	1c43      	adds	r3, r0, #1
 8009c6a:	d102      	bne.n	8009c72 <_read_r+0x1e>
 8009c6c:	6823      	ldr	r3, [r4, #0]
 8009c6e:	b103      	cbz	r3, 8009c72 <_read_r+0x1e>
 8009c70:	602b      	str	r3, [r5, #0]
 8009c72:	bd38      	pop	{r3, r4, r5, pc}
 8009c74:	200006ac 	.word	0x200006ac

08009c78 <__ascii_wctomb>:
 8009c78:	b149      	cbz	r1, 8009c8e <__ascii_wctomb+0x16>
 8009c7a:	2aff      	cmp	r2, #255	; 0xff
 8009c7c:	bf85      	ittet	hi
 8009c7e:	238a      	movhi	r3, #138	; 0x8a
 8009c80:	6003      	strhi	r3, [r0, #0]
 8009c82:	700a      	strbls	r2, [r1, #0]
 8009c84:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 8009c88:	bf98      	it	ls
 8009c8a:	2001      	movls	r0, #1
 8009c8c:	4770      	bx	lr
 8009c8e:	4608      	mov	r0, r1
 8009c90:	4770      	bx	lr

08009c92 <_malloc_usable_size_r>:
 8009c92:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009c96:	1f18      	subs	r0, r3, #4
 8009c98:	2b00      	cmp	r3, #0
 8009c9a:	bfbc      	itt	lt
 8009c9c:	580b      	ldrlt	r3, [r1, r0]
 8009c9e:	18c0      	addlt	r0, r0, r3
 8009ca0:	4770      	bx	lr
	...

08009ca4 <round>:
 8009ca4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009ca6:	ec57 6b10 	vmov	r6, r7, d0
 8009caa:	f3c7 500a 	ubfx	r0, r7, #20, #11
 8009cae:	f2a0 34ff 	subw	r4, r0, #1023	; 0x3ff
 8009cb2:	2c13      	cmp	r4, #19
 8009cb4:	463b      	mov	r3, r7
 8009cb6:	463d      	mov	r5, r7
 8009cb8:	dc17      	bgt.n	8009cea <round+0x46>
 8009cba:	2c00      	cmp	r4, #0
 8009cbc:	da09      	bge.n	8009cd2 <round+0x2e>
 8009cbe:	3401      	adds	r4, #1
 8009cc0:	f007 4300 	and.w	r3, r7, #2147483648	; 0x80000000
 8009cc4:	d103      	bne.n	8009cce <round+0x2a>
 8009cc6:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8009cca:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8009cce:	2100      	movs	r1, #0
 8009cd0:	e02c      	b.n	8009d2c <round+0x88>
 8009cd2:	4a18      	ldr	r2, [pc, #96]	; (8009d34 <round+0x90>)
 8009cd4:	4122      	asrs	r2, r4
 8009cd6:	4217      	tst	r7, r2
 8009cd8:	d100      	bne.n	8009cdc <round+0x38>
 8009cda:	b19e      	cbz	r6, 8009d04 <round+0x60>
 8009cdc:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8009ce0:	4123      	asrs	r3, r4
 8009ce2:	442b      	add	r3, r5
 8009ce4:	ea23 0302 	bic.w	r3, r3, r2
 8009ce8:	e7f1      	b.n	8009cce <round+0x2a>
 8009cea:	2c33      	cmp	r4, #51	; 0x33
 8009cec:	dd0d      	ble.n	8009d0a <round+0x66>
 8009cee:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
 8009cf2:	d107      	bne.n	8009d04 <round+0x60>
 8009cf4:	4630      	mov	r0, r6
 8009cf6:	4639      	mov	r1, r7
 8009cf8:	ee10 2a10 	vmov	r2, s0
 8009cfc:	f7f6 fa76 	bl	80001ec <__adddf3>
 8009d00:	4606      	mov	r6, r0
 8009d02:	460f      	mov	r7, r1
 8009d04:	ec47 6b10 	vmov	d0, r6, r7
 8009d08:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009d0a:	f2a0 4213 	subw	r2, r0, #1043	; 0x413
 8009d0e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009d12:	40d0      	lsrs	r0, r2
 8009d14:	4206      	tst	r6, r0
 8009d16:	d0f5      	beq.n	8009d04 <round+0x60>
 8009d18:	2201      	movs	r2, #1
 8009d1a:	f1c4 0433 	rsb	r4, r4, #51	; 0x33
 8009d1e:	fa02 f404 	lsl.w	r4, r2, r4
 8009d22:	1931      	adds	r1, r6, r4
 8009d24:	bf28      	it	cs
 8009d26:	189b      	addcs	r3, r3, r2
 8009d28:	ea21 0100 	bic.w	r1, r1, r0
 8009d2c:	461f      	mov	r7, r3
 8009d2e:	460e      	mov	r6, r1
 8009d30:	e7e8      	b.n	8009d04 <round+0x60>
 8009d32:	bf00      	nop
 8009d34:	000fffff 	.word	0x000fffff

08009d38 <asin>:
 8009d38:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009d3a:	ed2d 8b02 	vpush	{d8}
 8009d3e:	4e26      	ldr	r6, [pc, #152]	; (8009dd8 <asin+0xa0>)
 8009d40:	b08b      	sub	sp, #44	; 0x2c
 8009d42:	ec55 4b10 	vmov	r4, r5, d0
 8009d46:	f000 fa1b 	bl	800a180 <__ieee754_asin>
 8009d4a:	f996 3000 	ldrsb.w	r3, [r6]
 8009d4e:	eeb0 8a40 	vmov.f32	s16, s0
 8009d52:	eef0 8a60 	vmov.f32	s17, s1
 8009d56:	3301      	adds	r3, #1
 8009d58:	d036      	beq.n	8009dc8 <asin+0x90>
 8009d5a:	4622      	mov	r2, r4
 8009d5c:	462b      	mov	r3, r5
 8009d5e:	4620      	mov	r0, r4
 8009d60:	4629      	mov	r1, r5
 8009d62:	f7f7 f8e5 	bl	8000f30 <__aeabi_dcmpun>
 8009d66:	4607      	mov	r7, r0
 8009d68:	bb70      	cbnz	r0, 8009dc8 <asin+0x90>
 8009d6a:	ec45 4b10 	vmov	d0, r4, r5
 8009d6e:	f001 fc57 	bl	800b620 <fabs>
 8009d72:	2200      	movs	r2, #0
 8009d74:	4b19      	ldr	r3, [pc, #100]	; (8009ddc <asin+0xa4>)
 8009d76:	ec51 0b10 	vmov	r0, r1, d0
 8009d7a:	f7f7 f8cf 	bl	8000f1c <__aeabi_dcmpgt>
 8009d7e:	b318      	cbz	r0, 8009dc8 <asin+0x90>
 8009d80:	2301      	movs	r3, #1
 8009d82:	9300      	str	r3, [sp, #0]
 8009d84:	4816      	ldr	r0, [pc, #88]	; (8009de0 <asin+0xa8>)
 8009d86:	4b17      	ldr	r3, [pc, #92]	; (8009de4 <asin+0xac>)
 8009d88:	9301      	str	r3, [sp, #4]
 8009d8a:	9708      	str	r7, [sp, #32]
 8009d8c:	e9cd 4504 	strd	r4, r5, [sp, #16]
 8009d90:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8009d94:	f001 fc58 	bl	800b648 <nan>
 8009d98:	f996 3000 	ldrsb.w	r3, [r6]
 8009d9c:	2b02      	cmp	r3, #2
 8009d9e:	ed8d 0b06 	vstr	d0, [sp, #24]
 8009da2:	d104      	bne.n	8009dae <asin+0x76>
 8009da4:	f7fd fa04 	bl	80071b0 <__errno>
 8009da8:	2321      	movs	r3, #33	; 0x21
 8009daa:	6003      	str	r3, [r0, #0]
 8009dac:	e004      	b.n	8009db8 <asin+0x80>
 8009dae:	4668      	mov	r0, sp
 8009db0:	f001 fc47 	bl	800b642 <matherr>
 8009db4:	2800      	cmp	r0, #0
 8009db6:	d0f5      	beq.n	8009da4 <asin+0x6c>
 8009db8:	9b08      	ldr	r3, [sp, #32]
 8009dba:	b11b      	cbz	r3, 8009dc4 <asin+0x8c>
 8009dbc:	f7fd f9f8 	bl	80071b0 <__errno>
 8009dc0:	9b08      	ldr	r3, [sp, #32]
 8009dc2:	6003      	str	r3, [r0, #0]
 8009dc4:	ed9d 8b06 	vldr	d8, [sp, #24]
 8009dc8:	eeb0 0a48 	vmov.f32	s0, s16
 8009dcc:	eef0 0a68 	vmov.f32	s1, s17
 8009dd0:	b00b      	add	sp, #44	; 0x2c
 8009dd2:	ecbd 8b02 	vpop	{d8}
 8009dd6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009dd8:	20000234 	.word	0x20000234
 8009ddc:	3ff00000 	.word	0x3ff00000
 8009de0:	0800c139 	.word	0x0800c139
 8009de4:	0800c250 	.word	0x0800c250

08009de8 <atan2>:
 8009de8:	f000 bbda 	b.w	800a5a0 <__ieee754_atan2>

08009dec <pow>:
 8009dec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009df0:	ed2d 8b04 	vpush	{d8-d9}
 8009df4:	f8df 92d0 	ldr.w	r9, [pc, #720]	; 800a0c8 <pow+0x2dc>
 8009df8:	b08d      	sub	sp, #52	; 0x34
 8009dfa:	ec57 6b10 	vmov	r6, r7, d0
 8009dfe:	ec55 4b11 	vmov	r4, r5, d1
 8009e02:	f000 fcad 	bl	800a760 <__ieee754_pow>
 8009e06:	f999 3000 	ldrsb.w	r3, [r9]
 8009e0a:	9300      	str	r3, [sp, #0]
 8009e0c:	3301      	adds	r3, #1
 8009e0e:	eeb0 8a40 	vmov.f32	s16, s0
 8009e12:	eef0 8a60 	vmov.f32	s17, s1
 8009e16:	46c8      	mov	r8, r9
 8009e18:	d05f      	beq.n	8009eda <pow+0xee>
 8009e1a:	4622      	mov	r2, r4
 8009e1c:	462b      	mov	r3, r5
 8009e1e:	4620      	mov	r0, r4
 8009e20:	4629      	mov	r1, r5
 8009e22:	f7f7 f885 	bl	8000f30 <__aeabi_dcmpun>
 8009e26:	4683      	mov	fp, r0
 8009e28:	2800      	cmp	r0, #0
 8009e2a:	d156      	bne.n	8009eda <pow+0xee>
 8009e2c:	4632      	mov	r2, r6
 8009e2e:	463b      	mov	r3, r7
 8009e30:	4630      	mov	r0, r6
 8009e32:	4639      	mov	r1, r7
 8009e34:	f7f7 f87c 	bl	8000f30 <__aeabi_dcmpun>
 8009e38:	9001      	str	r0, [sp, #4]
 8009e3a:	b1e8      	cbz	r0, 8009e78 <pow+0x8c>
 8009e3c:	2200      	movs	r2, #0
 8009e3e:	2300      	movs	r3, #0
 8009e40:	4620      	mov	r0, r4
 8009e42:	4629      	mov	r1, r5
 8009e44:	f7f7 f842 	bl	8000ecc <__aeabi_dcmpeq>
 8009e48:	2800      	cmp	r0, #0
 8009e4a:	d046      	beq.n	8009eda <pow+0xee>
 8009e4c:	2301      	movs	r3, #1
 8009e4e:	9302      	str	r3, [sp, #8]
 8009e50:	4b96      	ldr	r3, [pc, #600]	; (800a0ac <pow+0x2c0>)
 8009e52:	9303      	str	r3, [sp, #12]
 8009e54:	4b96      	ldr	r3, [pc, #600]	; (800a0b0 <pow+0x2c4>)
 8009e56:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 8009e5a:	2200      	movs	r2, #0
 8009e5c:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8009e60:	9b00      	ldr	r3, [sp, #0]
 8009e62:	2b02      	cmp	r3, #2
 8009e64:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8009e68:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8009e6c:	d033      	beq.n	8009ed6 <pow+0xea>
 8009e6e:	a802      	add	r0, sp, #8
 8009e70:	f001 fbe7 	bl	800b642 <matherr>
 8009e74:	bb48      	cbnz	r0, 8009eca <pow+0xde>
 8009e76:	e05d      	b.n	8009f34 <pow+0x148>
 8009e78:	f04f 0a00 	mov.w	sl, #0
 8009e7c:	f04f 0b00 	mov.w	fp, #0
 8009e80:	4652      	mov	r2, sl
 8009e82:	465b      	mov	r3, fp
 8009e84:	4630      	mov	r0, r6
 8009e86:	4639      	mov	r1, r7
 8009e88:	f7f7 f820 	bl	8000ecc <__aeabi_dcmpeq>
 8009e8c:	ec4b ab19 	vmov	d9, sl, fp
 8009e90:	2800      	cmp	r0, #0
 8009e92:	d054      	beq.n	8009f3e <pow+0x152>
 8009e94:	4652      	mov	r2, sl
 8009e96:	465b      	mov	r3, fp
 8009e98:	4620      	mov	r0, r4
 8009e9a:	4629      	mov	r1, r5
 8009e9c:	f7f7 f816 	bl	8000ecc <__aeabi_dcmpeq>
 8009ea0:	4680      	mov	r8, r0
 8009ea2:	b318      	cbz	r0, 8009eec <pow+0x100>
 8009ea4:	2301      	movs	r3, #1
 8009ea6:	9302      	str	r3, [sp, #8]
 8009ea8:	4b80      	ldr	r3, [pc, #512]	; (800a0ac <pow+0x2c0>)
 8009eaa:	9303      	str	r3, [sp, #12]
 8009eac:	9b01      	ldr	r3, [sp, #4]
 8009eae:	930a      	str	r3, [sp, #40]	; 0x28
 8009eb0:	9b00      	ldr	r3, [sp, #0]
 8009eb2:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8009eb6:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8009eba:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8009ebe:	2b00      	cmp	r3, #0
 8009ec0:	d0d5      	beq.n	8009e6e <pow+0x82>
 8009ec2:	4b7b      	ldr	r3, [pc, #492]	; (800a0b0 <pow+0x2c4>)
 8009ec4:	2200      	movs	r2, #0
 8009ec6:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8009eca:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009ecc:	b11b      	cbz	r3, 8009ed6 <pow+0xea>
 8009ece:	f7fd f96f 	bl	80071b0 <__errno>
 8009ed2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009ed4:	6003      	str	r3, [r0, #0]
 8009ed6:	ed9d 8b08 	vldr	d8, [sp, #32]
 8009eda:	eeb0 0a48 	vmov.f32	s0, s16
 8009ede:	eef0 0a68 	vmov.f32	s1, s17
 8009ee2:	b00d      	add	sp, #52	; 0x34
 8009ee4:	ecbd 8b04 	vpop	{d8-d9}
 8009ee8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009eec:	ec45 4b10 	vmov	d0, r4, r5
 8009ef0:	f001 fb9f 	bl	800b632 <finite>
 8009ef4:	2800      	cmp	r0, #0
 8009ef6:	d0f0      	beq.n	8009eda <pow+0xee>
 8009ef8:	4652      	mov	r2, sl
 8009efa:	465b      	mov	r3, fp
 8009efc:	4620      	mov	r0, r4
 8009efe:	4629      	mov	r1, r5
 8009f00:	f7f6 ffee 	bl	8000ee0 <__aeabi_dcmplt>
 8009f04:	2800      	cmp	r0, #0
 8009f06:	d0e8      	beq.n	8009eda <pow+0xee>
 8009f08:	2301      	movs	r3, #1
 8009f0a:	9302      	str	r3, [sp, #8]
 8009f0c:	4b67      	ldr	r3, [pc, #412]	; (800a0ac <pow+0x2c0>)
 8009f0e:	9303      	str	r3, [sp, #12]
 8009f10:	f999 3000 	ldrsb.w	r3, [r9]
 8009f14:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
 8009f18:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8009f1c:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8009f20:	b913      	cbnz	r3, 8009f28 <pow+0x13c>
 8009f22:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8009f26:	e7a2      	b.n	8009e6e <pow+0x82>
 8009f28:	4962      	ldr	r1, [pc, #392]	; (800a0b4 <pow+0x2c8>)
 8009f2a:	2000      	movs	r0, #0
 8009f2c:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8009f30:	2b02      	cmp	r3, #2
 8009f32:	d19c      	bne.n	8009e6e <pow+0x82>
 8009f34:	f7fd f93c 	bl	80071b0 <__errno>
 8009f38:	2321      	movs	r3, #33	; 0x21
 8009f3a:	6003      	str	r3, [r0, #0]
 8009f3c:	e7c5      	b.n	8009eca <pow+0xde>
 8009f3e:	eeb0 0a48 	vmov.f32	s0, s16
 8009f42:	eef0 0a68 	vmov.f32	s1, s17
 8009f46:	f001 fb74 	bl	800b632 <finite>
 8009f4a:	9000      	str	r0, [sp, #0]
 8009f4c:	2800      	cmp	r0, #0
 8009f4e:	f040 8081 	bne.w	800a054 <pow+0x268>
 8009f52:	ec47 6b10 	vmov	d0, r6, r7
 8009f56:	f001 fb6c 	bl	800b632 <finite>
 8009f5a:	2800      	cmp	r0, #0
 8009f5c:	d07a      	beq.n	800a054 <pow+0x268>
 8009f5e:	ec45 4b10 	vmov	d0, r4, r5
 8009f62:	f001 fb66 	bl	800b632 <finite>
 8009f66:	2800      	cmp	r0, #0
 8009f68:	d074      	beq.n	800a054 <pow+0x268>
 8009f6a:	ec53 2b18 	vmov	r2, r3, d8
 8009f6e:	ee18 0a10 	vmov	r0, s16
 8009f72:	4619      	mov	r1, r3
 8009f74:	f7f6 ffdc 	bl	8000f30 <__aeabi_dcmpun>
 8009f78:	f999 9000 	ldrsb.w	r9, [r9]
 8009f7c:	4b4b      	ldr	r3, [pc, #300]	; (800a0ac <pow+0x2c0>)
 8009f7e:	b1b0      	cbz	r0, 8009fae <pow+0x1c2>
 8009f80:	2201      	movs	r2, #1
 8009f82:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8009f86:	9b00      	ldr	r3, [sp, #0]
 8009f88:	930a      	str	r3, [sp, #40]	; 0x28
 8009f8a:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8009f8e:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8009f92:	f1b9 0f00 	cmp.w	r9, #0
 8009f96:	d0c4      	beq.n	8009f22 <pow+0x136>
 8009f98:	4652      	mov	r2, sl
 8009f9a:	465b      	mov	r3, fp
 8009f9c:	4650      	mov	r0, sl
 8009f9e:	4659      	mov	r1, fp
 8009fa0:	f7f6 fc04 	bl	80007ac <__aeabi_ddiv>
 8009fa4:	f1b9 0f02 	cmp.w	r9, #2
 8009fa8:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8009fac:	e7c1      	b.n	8009f32 <pow+0x146>
 8009fae:	2203      	movs	r2, #3
 8009fb0:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8009fb4:	900a      	str	r0, [sp, #40]	; 0x28
 8009fb6:	4629      	mov	r1, r5
 8009fb8:	4620      	mov	r0, r4
 8009fba:	2200      	movs	r2, #0
 8009fbc:	4b3e      	ldr	r3, [pc, #248]	; (800a0b8 <pow+0x2cc>)
 8009fbe:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8009fc2:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8009fc6:	f7f6 fac7 	bl	8000558 <__aeabi_dmul>
 8009fca:	4604      	mov	r4, r0
 8009fcc:	460d      	mov	r5, r1
 8009fce:	f1b9 0f00 	cmp.w	r9, #0
 8009fd2:	d124      	bne.n	800a01e <pow+0x232>
 8009fd4:	4b39      	ldr	r3, [pc, #228]	; (800a0bc <pow+0x2d0>)
 8009fd6:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8009fda:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8009fde:	4630      	mov	r0, r6
 8009fe0:	4652      	mov	r2, sl
 8009fe2:	465b      	mov	r3, fp
 8009fe4:	4639      	mov	r1, r7
 8009fe6:	f7f6 ff7b 	bl	8000ee0 <__aeabi_dcmplt>
 8009fea:	2800      	cmp	r0, #0
 8009fec:	d056      	beq.n	800a09c <pow+0x2b0>
 8009fee:	ec45 4b10 	vmov	d0, r4, r5
 8009ff2:	f001 fb31 	bl	800b658 <rint>
 8009ff6:	4622      	mov	r2, r4
 8009ff8:	462b      	mov	r3, r5
 8009ffa:	ec51 0b10 	vmov	r0, r1, d0
 8009ffe:	f7f6 ff65 	bl	8000ecc <__aeabi_dcmpeq>
 800a002:	b920      	cbnz	r0, 800a00e <pow+0x222>
 800a004:	4b2e      	ldr	r3, [pc, #184]	; (800a0c0 <pow+0x2d4>)
 800a006:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 800a00a:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800a00e:	f998 3000 	ldrsb.w	r3, [r8]
 800a012:	2b02      	cmp	r3, #2
 800a014:	d142      	bne.n	800a09c <pow+0x2b0>
 800a016:	f7fd f8cb 	bl	80071b0 <__errno>
 800a01a:	2322      	movs	r3, #34	; 0x22
 800a01c:	e78d      	b.n	8009f3a <pow+0x14e>
 800a01e:	4b29      	ldr	r3, [pc, #164]	; (800a0c4 <pow+0x2d8>)
 800a020:	2200      	movs	r2, #0
 800a022:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800a026:	4630      	mov	r0, r6
 800a028:	4652      	mov	r2, sl
 800a02a:	465b      	mov	r3, fp
 800a02c:	4639      	mov	r1, r7
 800a02e:	f7f6 ff57 	bl	8000ee0 <__aeabi_dcmplt>
 800a032:	2800      	cmp	r0, #0
 800a034:	d0eb      	beq.n	800a00e <pow+0x222>
 800a036:	ec45 4b10 	vmov	d0, r4, r5
 800a03a:	f001 fb0d 	bl	800b658 <rint>
 800a03e:	4622      	mov	r2, r4
 800a040:	462b      	mov	r3, r5
 800a042:	ec51 0b10 	vmov	r0, r1, d0
 800a046:	f7f6 ff41 	bl	8000ecc <__aeabi_dcmpeq>
 800a04a:	2800      	cmp	r0, #0
 800a04c:	d1df      	bne.n	800a00e <pow+0x222>
 800a04e:	2200      	movs	r2, #0
 800a050:	4b18      	ldr	r3, [pc, #96]	; (800a0b4 <pow+0x2c8>)
 800a052:	e7da      	b.n	800a00a <pow+0x21e>
 800a054:	2200      	movs	r2, #0
 800a056:	2300      	movs	r3, #0
 800a058:	ec51 0b18 	vmov	r0, r1, d8
 800a05c:	f7f6 ff36 	bl	8000ecc <__aeabi_dcmpeq>
 800a060:	2800      	cmp	r0, #0
 800a062:	f43f af3a 	beq.w	8009eda <pow+0xee>
 800a066:	ec47 6b10 	vmov	d0, r6, r7
 800a06a:	f001 fae2 	bl	800b632 <finite>
 800a06e:	2800      	cmp	r0, #0
 800a070:	f43f af33 	beq.w	8009eda <pow+0xee>
 800a074:	ec45 4b10 	vmov	d0, r4, r5
 800a078:	f001 fadb 	bl	800b632 <finite>
 800a07c:	2800      	cmp	r0, #0
 800a07e:	f43f af2c 	beq.w	8009eda <pow+0xee>
 800a082:	2304      	movs	r3, #4
 800a084:	9302      	str	r3, [sp, #8]
 800a086:	4b09      	ldr	r3, [pc, #36]	; (800a0ac <pow+0x2c0>)
 800a088:	9303      	str	r3, [sp, #12]
 800a08a:	2300      	movs	r3, #0
 800a08c:	930a      	str	r3, [sp, #40]	; 0x28
 800a08e:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800a092:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800a096:	ed8d 9b08 	vstr	d9, [sp, #32]
 800a09a:	e7b8      	b.n	800a00e <pow+0x222>
 800a09c:	a802      	add	r0, sp, #8
 800a09e:	f001 fad0 	bl	800b642 <matherr>
 800a0a2:	2800      	cmp	r0, #0
 800a0a4:	f47f af11 	bne.w	8009eca <pow+0xde>
 800a0a8:	e7b5      	b.n	800a016 <pow+0x22a>
 800a0aa:	bf00      	nop
 800a0ac:	0800c255 	.word	0x0800c255
 800a0b0:	3ff00000 	.word	0x3ff00000
 800a0b4:	fff00000 	.word	0xfff00000
 800a0b8:	3fe00000 	.word	0x3fe00000
 800a0bc:	47efffff 	.word	0x47efffff
 800a0c0:	c7efffff 	.word	0xc7efffff
 800a0c4:	7ff00000 	.word	0x7ff00000
 800a0c8:	20000234 	.word	0x20000234

0800a0cc <sqrt>:
 800a0cc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800a0d0:	ed2d 8b02 	vpush	{d8}
 800a0d4:	b08b      	sub	sp, #44	; 0x2c
 800a0d6:	ec55 4b10 	vmov	r4, r5, d0
 800a0da:	f001 f84f 	bl	800b17c <__ieee754_sqrt>
 800a0de:	4b26      	ldr	r3, [pc, #152]	; (800a178 <sqrt+0xac>)
 800a0e0:	eeb0 8a40 	vmov.f32	s16, s0
 800a0e4:	eef0 8a60 	vmov.f32	s17, s1
 800a0e8:	f993 6000 	ldrsb.w	r6, [r3]
 800a0ec:	1c73      	adds	r3, r6, #1
 800a0ee:	d02a      	beq.n	800a146 <sqrt+0x7a>
 800a0f0:	4622      	mov	r2, r4
 800a0f2:	462b      	mov	r3, r5
 800a0f4:	4620      	mov	r0, r4
 800a0f6:	4629      	mov	r1, r5
 800a0f8:	f7f6 ff1a 	bl	8000f30 <__aeabi_dcmpun>
 800a0fc:	4607      	mov	r7, r0
 800a0fe:	bb10      	cbnz	r0, 800a146 <sqrt+0x7a>
 800a100:	f04f 0800 	mov.w	r8, #0
 800a104:	f04f 0900 	mov.w	r9, #0
 800a108:	4642      	mov	r2, r8
 800a10a:	464b      	mov	r3, r9
 800a10c:	4620      	mov	r0, r4
 800a10e:	4629      	mov	r1, r5
 800a110:	f7f6 fee6 	bl	8000ee0 <__aeabi_dcmplt>
 800a114:	b1b8      	cbz	r0, 800a146 <sqrt+0x7a>
 800a116:	2301      	movs	r3, #1
 800a118:	9300      	str	r3, [sp, #0]
 800a11a:	4b18      	ldr	r3, [pc, #96]	; (800a17c <sqrt+0xb0>)
 800a11c:	9301      	str	r3, [sp, #4]
 800a11e:	9708      	str	r7, [sp, #32]
 800a120:	e9cd 4504 	strd	r4, r5, [sp, #16]
 800a124:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800a128:	b9b6      	cbnz	r6, 800a158 <sqrt+0x8c>
 800a12a:	e9cd 8906 	strd	r8, r9, [sp, #24]
 800a12e:	4668      	mov	r0, sp
 800a130:	f001 fa87 	bl	800b642 <matherr>
 800a134:	b1d0      	cbz	r0, 800a16c <sqrt+0xa0>
 800a136:	9b08      	ldr	r3, [sp, #32]
 800a138:	b11b      	cbz	r3, 800a142 <sqrt+0x76>
 800a13a:	f7fd f839 	bl	80071b0 <__errno>
 800a13e:	9b08      	ldr	r3, [sp, #32]
 800a140:	6003      	str	r3, [r0, #0]
 800a142:	ed9d 8b06 	vldr	d8, [sp, #24]
 800a146:	eeb0 0a48 	vmov.f32	s0, s16
 800a14a:	eef0 0a68 	vmov.f32	s1, s17
 800a14e:	b00b      	add	sp, #44	; 0x2c
 800a150:	ecbd 8b02 	vpop	{d8}
 800a154:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a158:	4642      	mov	r2, r8
 800a15a:	464b      	mov	r3, r9
 800a15c:	4640      	mov	r0, r8
 800a15e:	4649      	mov	r1, r9
 800a160:	f7f6 fb24 	bl	80007ac <__aeabi_ddiv>
 800a164:	2e02      	cmp	r6, #2
 800a166:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800a16a:	d1e0      	bne.n	800a12e <sqrt+0x62>
 800a16c:	f7fd f820 	bl	80071b0 <__errno>
 800a170:	2321      	movs	r3, #33	; 0x21
 800a172:	6003      	str	r3, [r0, #0]
 800a174:	e7df      	b.n	800a136 <sqrt+0x6a>
 800a176:	bf00      	nop
 800a178:	20000234 	.word	0x20000234
 800a17c:	0800c259 	.word	0x0800c259

0800a180 <__ieee754_asin>:
 800a180:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a184:	ec55 4b10 	vmov	r4, r5, d0
 800a188:	4bcb      	ldr	r3, [pc, #812]	; (800a4b8 <__ieee754_asin+0x338>)
 800a18a:	b087      	sub	sp, #28
 800a18c:	f025 4700 	bic.w	r7, r5, #2147483648	; 0x80000000
 800a190:	429f      	cmp	r7, r3
 800a192:	9501      	str	r5, [sp, #4]
 800a194:	dd31      	ble.n	800a1fa <__ieee754_asin+0x7a>
 800a196:	f107 4740 	add.w	r7, r7, #3221225472	; 0xc0000000
 800a19a:	ee10 3a10 	vmov	r3, s0
 800a19e:	f507 1780 	add.w	r7, r7, #1048576	; 0x100000
 800a1a2:	433b      	orrs	r3, r7
 800a1a4:	d117      	bne.n	800a1d6 <__ieee754_asin+0x56>
 800a1a6:	a3aa      	add	r3, pc, #680	; (adr r3, 800a450 <__ieee754_asin+0x2d0>)
 800a1a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a1ac:	ee10 0a10 	vmov	r0, s0
 800a1b0:	4629      	mov	r1, r5
 800a1b2:	f7f6 f9d1 	bl	8000558 <__aeabi_dmul>
 800a1b6:	a3a8      	add	r3, pc, #672	; (adr r3, 800a458 <__ieee754_asin+0x2d8>)
 800a1b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a1bc:	4606      	mov	r6, r0
 800a1be:	460f      	mov	r7, r1
 800a1c0:	4620      	mov	r0, r4
 800a1c2:	4629      	mov	r1, r5
 800a1c4:	f7f6 f9c8 	bl	8000558 <__aeabi_dmul>
 800a1c8:	4602      	mov	r2, r0
 800a1ca:	460b      	mov	r3, r1
 800a1cc:	4630      	mov	r0, r6
 800a1ce:	4639      	mov	r1, r7
 800a1d0:	f7f6 f80c 	bl	80001ec <__adddf3>
 800a1d4:	e00a      	b.n	800a1ec <__ieee754_asin+0x6c>
 800a1d6:	ee10 2a10 	vmov	r2, s0
 800a1da:	462b      	mov	r3, r5
 800a1dc:	4620      	mov	r0, r4
 800a1de:	4629      	mov	r1, r5
 800a1e0:	f7f6 f802 	bl	80001e8 <__aeabi_dsub>
 800a1e4:	4602      	mov	r2, r0
 800a1e6:	460b      	mov	r3, r1
 800a1e8:	f7f6 fae0 	bl	80007ac <__aeabi_ddiv>
 800a1ec:	4604      	mov	r4, r0
 800a1ee:	460d      	mov	r5, r1
 800a1f0:	ec45 4b10 	vmov	d0, r4, r5
 800a1f4:	b007      	add	sp, #28
 800a1f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a1fa:	4bb0      	ldr	r3, [pc, #704]	; (800a4bc <__ieee754_asin+0x33c>)
 800a1fc:	429f      	cmp	r7, r3
 800a1fe:	dc11      	bgt.n	800a224 <__ieee754_asin+0xa4>
 800a200:	f1b7 5f79 	cmp.w	r7, #1044381696	; 0x3e400000
 800a204:	f280 80ae 	bge.w	800a364 <__ieee754_asin+0x1e4>
 800a208:	a395      	add	r3, pc, #596	; (adr r3, 800a460 <__ieee754_asin+0x2e0>)
 800a20a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a20e:	ee10 0a10 	vmov	r0, s0
 800a212:	4629      	mov	r1, r5
 800a214:	f7f5 ffea 	bl	80001ec <__adddf3>
 800a218:	2200      	movs	r2, #0
 800a21a:	4ba9      	ldr	r3, [pc, #676]	; (800a4c0 <__ieee754_asin+0x340>)
 800a21c:	f7f6 fe7e 	bl	8000f1c <__aeabi_dcmpgt>
 800a220:	2800      	cmp	r0, #0
 800a222:	d1e5      	bne.n	800a1f0 <__ieee754_asin+0x70>
 800a224:	ec45 4b10 	vmov	d0, r4, r5
 800a228:	f001 f9fa 	bl	800b620 <fabs>
 800a22c:	2000      	movs	r0, #0
 800a22e:	ec53 2b10 	vmov	r2, r3, d0
 800a232:	49a3      	ldr	r1, [pc, #652]	; (800a4c0 <__ieee754_asin+0x340>)
 800a234:	f7f5 ffd8 	bl	80001e8 <__aeabi_dsub>
 800a238:	2200      	movs	r2, #0
 800a23a:	4ba2      	ldr	r3, [pc, #648]	; (800a4c4 <__ieee754_asin+0x344>)
 800a23c:	f7f6 f98c 	bl	8000558 <__aeabi_dmul>
 800a240:	a389      	add	r3, pc, #548	; (adr r3, 800a468 <__ieee754_asin+0x2e8>)
 800a242:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a246:	4604      	mov	r4, r0
 800a248:	460d      	mov	r5, r1
 800a24a:	f7f6 f985 	bl	8000558 <__aeabi_dmul>
 800a24e:	a388      	add	r3, pc, #544	; (adr r3, 800a470 <__ieee754_asin+0x2f0>)
 800a250:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a254:	f7f5 ffca 	bl	80001ec <__adddf3>
 800a258:	4622      	mov	r2, r4
 800a25a:	462b      	mov	r3, r5
 800a25c:	f7f6 f97c 	bl	8000558 <__aeabi_dmul>
 800a260:	a385      	add	r3, pc, #532	; (adr r3, 800a478 <__ieee754_asin+0x2f8>)
 800a262:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a266:	f7f5 ffbf 	bl	80001e8 <__aeabi_dsub>
 800a26a:	4622      	mov	r2, r4
 800a26c:	462b      	mov	r3, r5
 800a26e:	f7f6 f973 	bl	8000558 <__aeabi_dmul>
 800a272:	a383      	add	r3, pc, #524	; (adr r3, 800a480 <__ieee754_asin+0x300>)
 800a274:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a278:	f7f5 ffb8 	bl	80001ec <__adddf3>
 800a27c:	4622      	mov	r2, r4
 800a27e:	462b      	mov	r3, r5
 800a280:	f7f6 f96a 	bl	8000558 <__aeabi_dmul>
 800a284:	a380      	add	r3, pc, #512	; (adr r3, 800a488 <__ieee754_asin+0x308>)
 800a286:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a28a:	f7f5 ffad 	bl	80001e8 <__aeabi_dsub>
 800a28e:	4622      	mov	r2, r4
 800a290:	462b      	mov	r3, r5
 800a292:	f7f6 f961 	bl	8000558 <__aeabi_dmul>
 800a296:	a37e      	add	r3, pc, #504	; (adr r3, 800a490 <__ieee754_asin+0x310>)
 800a298:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a29c:	f7f5 ffa6 	bl	80001ec <__adddf3>
 800a2a0:	4622      	mov	r2, r4
 800a2a2:	462b      	mov	r3, r5
 800a2a4:	f7f6 f958 	bl	8000558 <__aeabi_dmul>
 800a2a8:	a37b      	add	r3, pc, #492	; (adr r3, 800a498 <__ieee754_asin+0x318>)
 800a2aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2ae:	4680      	mov	r8, r0
 800a2b0:	4689      	mov	r9, r1
 800a2b2:	4620      	mov	r0, r4
 800a2b4:	4629      	mov	r1, r5
 800a2b6:	f7f6 f94f 	bl	8000558 <__aeabi_dmul>
 800a2ba:	a379      	add	r3, pc, #484	; (adr r3, 800a4a0 <__ieee754_asin+0x320>)
 800a2bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2c0:	f7f5 ff92 	bl	80001e8 <__aeabi_dsub>
 800a2c4:	4622      	mov	r2, r4
 800a2c6:	462b      	mov	r3, r5
 800a2c8:	f7f6 f946 	bl	8000558 <__aeabi_dmul>
 800a2cc:	a376      	add	r3, pc, #472	; (adr r3, 800a4a8 <__ieee754_asin+0x328>)
 800a2ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2d2:	f7f5 ff8b 	bl	80001ec <__adddf3>
 800a2d6:	4622      	mov	r2, r4
 800a2d8:	462b      	mov	r3, r5
 800a2da:	f7f6 f93d 	bl	8000558 <__aeabi_dmul>
 800a2de:	a374      	add	r3, pc, #464	; (adr r3, 800a4b0 <__ieee754_asin+0x330>)
 800a2e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2e4:	f7f5 ff80 	bl	80001e8 <__aeabi_dsub>
 800a2e8:	4622      	mov	r2, r4
 800a2ea:	462b      	mov	r3, r5
 800a2ec:	f7f6 f934 	bl	8000558 <__aeabi_dmul>
 800a2f0:	4b73      	ldr	r3, [pc, #460]	; (800a4c0 <__ieee754_asin+0x340>)
 800a2f2:	2200      	movs	r2, #0
 800a2f4:	f7f5 ff7a 	bl	80001ec <__adddf3>
 800a2f8:	ec45 4b10 	vmov	d0, r4, r5
 800a2fc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a300:	f000 ff3c 	bl	800b17c <__ieee754_sqrt>
 800a304:	4b70      	ldr	r3, [pc, #448]	; (800a4c8 <__ieee754_asin+0x348>)
 800a306:	429f      	cmp	r7, r3
 800a308:	ec5b ab10 	vmov	sl, fp, d0
 800a30c:	f340 80de 	ble.w	800a4cc <__ieee754_asin+0x34c>
 800a310:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a314:	4640      	mov	r0, r8
 800a316:	4649      	mov	r1, r9
 800a318:	f7f6 fa48 	bl	80007ac <__aeabi_ddiv>
 800a31c:	4652      	mov	r2, sl
 800a31e:	465b      	mov	r3, fp
 800a320:	f7f6 f91a 	bl	8000558 <__aeabi_dmul>
 800a324:	4652      	mov	r2, sl
 800a326:	465b      	mov	r3, fp
 800a328:	f7f5 ff60 	bl	80001ec <__adddf3>
 800a32c:	4602      	mov	r2, r0
 800a32e:	460b      	mov	r3, r1
 800a330:	f7f5 ff5c 	bl	80001ec <__adddf3>
 800a334:	a348      	add	r3, pc, #288	; (adr r3, 800a458 <__ieee754_asin+0x2d8>)
 800a336:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a33a:	f7f5 ff55 	bl	80001e8 <__aeabi_dsub>
 800a33e:	4602      	mov	r2, r0
 800a340:	460b      	mov	r3, r1
 800a342:	a143      	add	r1, pc, #268	; (adr r1, 800a450 <__ieee754_asin+0x2d0>)
 800a344:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a348:	f7f5 ff4e 	bl	80001e8 <__aeabi_dsub>
 800a34c:	9b01      	ldr	r3, [sp, #4]
 800a34e:	2b00      	cmp	r3, #0
 800a350:	bfdc      	itt	le
 800a352:	4602      	movle	r2, r0
 800a354:	f101 4300 	addle.w	r3, r1, #2147483648	; 0x80000000
 800a358:	4604      	mov	r4, r0
 800a35a:	460d      	mov	r5, r1
 800a35c:	bfdc      	itt	le
 800a35e:	4614      	movle	r4, r2
 800a360:	461d      	movle	r5, r3
 800a362:	e745      	b.n	800a1f0 <__ieee754_asin+0x70>
 800a364:	ee10 2a10 	vmov	r2, s0
 800a368:	ee10 0a10 	vmov	r0, s0
 800a36c:	462b      	mov	r3, r5
 800a36e:	4629      	mov	r1, r5
 800a370:	f7f6 f8f2 	bl	8000558 <__aeabi_dmul>
 800a374:	a33c      	add	r3, pc, #240	; (adr r3, 800a468 <__ieee754_asin+0x2e8>)
 800a376:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a37a:	4606      	mov	r6, r0
 800a37c:	460f      	mov	r7, r1
 800a37e:	f7f6 f8eb 	bl	8000558 <__aeabi_dmul>
 800a382:	a33b      	add	r3, pc, #236	; (adr r3, 800a470 <__ieee754_asin+0x2f0>)
 800a384:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a388:	f7f5 ff30 	bl	80001ec <__adddf3>
 800a38c:	4632      	mov	r2, r6
 800a38e:	463b      	mov	r3, r7
 800a390:	f7f6 f8e2 	bl	8000558 <__aeabi_dmul>
 800a394:	a338      	add	r3, pc, #224	; (adr r3, 800a478 <__ieee754_asin+0x2f8>)
 800a396:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a39a:	f7f5 ff25 	bl	80001e8 <__aeabi_dsub>
 800a39e:	4632      	mov	r2, r6
 800a3a0:	463b      	mov	r3, r7
 800a3a2:	f7f6 f8d9 	bl	8000558 <__aeabi_dmul>
 800a3a6:	a336      	add	r3, pc, #216	; (adr r3, 800a480 <__ieee754_asin+0x300>)
 800a3a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a3ac:	f7f5 ff1e 	bl	80001ec <__adddf3>
 800a3b0:	4632      	mov	r2, r6
 800a3b2:	463b      	mov	r3, r7
 800a3b4:	f7f6 f8d0 	bl	8000558 <__aeabi_dmul>
 800a3b8:	a333      	add	r3, pc, #204	; (adr r3, 800a488 <__ieee754_asin+0x308>)
 800a3ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a3be:	f7f5 ff13 	bl	80001e8 <__aeabi_dsub>
 800a3c2:	4632      	mov	r2, r6
 800a3c4:	463b      	mov	r3, r7
 800a3c6:	f7f6 f8c7 	bl	8000558 <__aeabi_dmul>
 800a3ca:	a331      	add	r3, pc, #196	; (adr r3, 800a490 <__ieee754_asin+0x310>)
 800a3cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a3d0:	f7f5 ff0c 	bl	80001ec <__adddf3>
 800a3d4:	4632      	mov	r2, r6
 800a3d6:	463b      	mov	r3, r7
 800a3d8:	f7f6 f8be 	bl	8000558 <__aeabi_dmul>
 800a3dc:	a32e      	add	r3, pc, #184	; (adr r3, 800a498 <__ieee754_asin+0x318>)
 800a3de:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a3e2:	4680      	mov	r8, r0
 800a3e4:	4689      	mov	r9, r1
 800a3e6:	4630      	mov	r0, r6
 800a3e8:	4639      	mov	r1, r7
 800a3ea:	f7f6 f8b5 	bl	8000558 <__aeabi_dmul>
 800a3ee:	a32c      	add	r3, pc, #176	; (adr r3, 800a4a0 <__ieee754_asin+0x320>)
 800a3f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a3f4:	f7f5 fef8 	bl	80001e8 <__aeabi_dsub>
 800a3f8:	4632      	mov	r2, r6
 800a3fa:	463b      	mov	r3, r7
 800a3fc:	f7f6 f8ac 	bl	8000558 <__aeabi_dmul>
 800a400:	a329      	add	r3, pc, #164	; (adr r3, 800a4a8 <__ieee754_asin+0x328>)
 800a402:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a406:	f7f5 fef1 	bl	80001ec <__adddf3>
 800a40a:	4632      	mov	r2, r6
 800a40c:	463b      	mov	r3, r7
 800a40e:	f7f6 f8a3 	bl	8000558 <__aeabi_dmul>
 800a412:	a327      	add	r3, pc, #156	; (adr r3, 800a4b0 <__ieee754_asin+0x330>)
 800a414:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a418:	f7f5 fee6 	bl	80001e8 <__aeabi_dsub>
 800a41c:	4632      	mov	r2, r6
 800a41e:	463b      	mov	r3, r7
 800a420:	f7f6 f89a 	bl	8000558 <__aeabi_dmul>
 800a424:	2200      	movs	r2, #0
 800a426:	4b26      	ldr	r3, [pc, #152]	; (800a4c0 <__ieee754_asin+0x340>)
 800a428:	f7f5 fee0 	bl	80001ec <__adddf3>
 800a42c:	4602      	mov	r2, r0
 800a42e:	460b      	mov	r3, r1
 800a430:	4640      	mov	r0, r8
 800a432:	4649      	mov	r1, r9
 800a434:	f7f6 f9ba 	bl	80007ac <__aeabi_ddiv>
 800a438:	4622      	mov	r2, r4
 800a43a:	462b      	mov	r3, r5
 800a43c:	f7f6 f88c 	bl	8000558 <__aeabi_dmul>
 800a440:	4602      	mov	r2, r0
 800a442:	460b      	mov	r3, r1
 800a444:	4620      	mov	r0, r4
 800a446:	4629      	mov	r1, r5
 800a448:	e6c2      	b.n	800a1d0 <__ieee754_asin+0x50>
 800a44a:	bf00      	nop
 800a44c:	f3af 8000 	nop.w
 800a450:	54442d18 	.word	0x54442d18
 800a454:	3ff921fb 	.word	0x3ff921fb
 800a458:	33145c07 	.word	0x33145c07
 800a45c:	3c91a626 	.word	0x3c91a626
 800a460:	8800759c 	.word	0x8800759c
 800a464:	7e37e43c 	.word	0x7e37e43c
 800a468:	0dfdf709 	.word	0x0dfdf709
 800a46c:	3f023de1 	.word	0x3f023de1
 800a470:	7501b288 	.word	0x7501b288
 800a474:	3f49efe0 	.word	0x3f49efe0
 800a478:	b5688f3b 	.word	0xb5688f3b
 800a47c:	3fa48228 	.word	0x3fa48228
 800a480:	0e884455 	.word	0x0e884455
 800a484:	3fc9c155 	.word	0x3fc9c155
 800a488:	03eb6f7d 	.word	0x03eb6f7d
 800a48c:	3fd4d612 	.word	0x3fd4d612
 800a490:	55555555 	.word	0x55555555
 800a494:	3fc55555 	.word	0x3fc55555
 800a498:	b12e9282 	.word	0xb12e9282
 800a49c:	3fb3b8c5 	.word	0x3fb3b8c5
 800a4a0:	1b8d0159 	.word	0x1b8d0159
 800a4a4:	3fe6066c 	.word	0x3fe6066c
 800a4a8:	9c598ac8 	.word	0x9c598ac8
 800a4ac:	40002ae5 	.word	0x40002ae5
 800a4b0:	1c8a2d4b 	.word	0x1c8a2d4b
 800a4b4:	40033a27 	.word	0x40033a27
 800a4b8:	3fefffff 	.word	0x3fefffff
 800a4bc:	3fdfffff 	.word	0x3fdfffff
 800a4c0:	3ff00000 	.word	0x3ff00000
 800a4c4:	3fe00000 	.word	0x3fe00000
 800a4c8:	3fef3332 	.word	0x3fef3332
 800a4cc:	ee10 2a10 	vmov	r2, s0
 800a4d0:	ee10 0a10 	vmov	r0, s0
 800a4d4:	465b      	mov	r3, fp
 800a4d6:	4659      	mov	r1, fp
 800a4d8:	f7f5 fe88 	bl	80001ec <__adddf3>
 800a4dc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a4e0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a4e4:	4640      	mov	r0, r8
 800a4e6:	4649      	mov	r1, r9
 800a4e8:	f7f6 f960 	bl	80007ac <__aeabi_ddiv>
 800a4ec:	4602      	mov	r2, r0
 800a4ee:	460b      	mov	r3, r1
 800a4f0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a4f4:	f7f6 f830 	bl	8000558 <__aeabi_dmul>
 800a4f8:	2600      	movs	r6, #0
 800a4fa:	4680      	mov	r8, r0
 800a4fc:	4689      	mov	r9, r1
 800a4fe:	4632      	mov	r2, r6
 800a500:	465b      	mov	r3, fp
 800a502:	4630      	mov	r0, r6
 800a504:	4659      	mov	r1, fp
 800a506:	f7f6 f827 	bl	8000558 <__aeabi_dmul>
 800a50a:	4602      	mov	r2, r0
 800a50c:	460b      	mov	r3, r1
 800a50e:	4620      	mov	r0, r4
 800a510:	4629      	mov	r1, r5
 800a512:	f7f5 fe69 	bl	80001e8 <__aeabi_dsub>
 800a516:	4632      	mov	r2, r6
 800a518:	4604      	mov	r4, r0
 800a51a:	460d      	mov	r5, r1
 800a51c:	465b      	mov	r3, fp
 800a51e:	4650      	mov	r0, sl
 800a520:	4659      	mov	r1, fp
 800a522:	f7f5 fe63 	bl	80001ec <__adddf3>
 800a526:	4602      	mov	r2, r0
 800a528:	460b      	mov	r3, r1
 800a52a:	4620      	mov	r0, r4
 800a52c:	4629      	mov	r1, r5
 800a52e:	f7f6 f93d 	bl	80007ac <__aeabi_ddiv>
 800a532:	4602      	mov	r2, r0
 800a534:	460b      	mov	r3, r1
 800a536:	f7f5 fe59 	bl	80001ec <__adddf3>
 800a53a:	4602      	mov	r2, r0
 800a53c:	460b      	mov	r3, r1
 800a53e:	a114      	add	r1, pc, #80	; (adr r1, 800a590 <__ieee754_asin+0x410>)
 800a540:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a544:	f7f5 fe50 	bl	80001e8 <__aeabi_dsub>
 800a548:	4602      	mov	r2, r0
 800a54a:	460b      	mov	r3, r1
 800a54c:	4640      	mov	r0, r8
 800a54e:	4649      	mov	r1, r9
 800a550:	f7f5 fe4a 	bl	80001e8 <__aeabi_dsub>
 800a554:	465f      	mov	r7, fp
 800a556:	4604      	mov	r4, r0
 800a558:	460d      	mov	r5, r1
 800a55a:	4632      	mov	r2, r6
 800a55c:	465b      	mov	r3, fp
 800a55e:	4630      	mov	r0, r6
 800a560:	4639      	mov	r1, r7
 800a562:	f7f5 fe43 	bl	80001ec <__adddf3>
 800a566:	4602      	mov	r2, r0
 800a568:	460b      	mov	r3, r1
 800a56a:	a10b      	add	r1, pc, #44	; (adr r1, 800a598 <__ieee754_asin+0x418>)
 800a56c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a570:	f7f5 fe3a 	bl	80001e8 <__aeabi_dsub>
 800a574:	4602      	mov	r2, r0
 800a576:	460b      	mov	r3, r1
 800a578:	4620      	mov	r0, r4
 800a57a:	4629      	mov	r1, r5
 800a57c:	f7f5 fe34 	bl	80001e8 <__aeabi_dsub>
 800a580:	4602      	mov	r2, r0
 800a582:	460b      	mov	r3, r1
 800a584:	a104      	add	r1, pc, #16	; (adr r1, 800a598 <__ieee754_asin+0x418>)
 800a586:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a58a:	e6dd      	b.n	800a348 <__ieee754_asin+0x1c8>
 800a58c:	f3af 8000 	nop.w
 800a590:	33145c07 	.word	0x33145c07
 800a594:	3c91a626 	.word	0x3c91a626
 800a598:	54442d18 	.word	0x54442d18
 800a59c:	3fe921fb 	.word	0x3fe921fb

0800a5a0 <__ieee754_atan2>:
 800a5a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a5a4:	ec57 6b11 	vmov	r6, r7, d1
 800a5a8:	4273      	negs	r3, r6
 800a5aa:	f027 4200 	bic.w	r2, r7, #2147483648	; 0x80000000
 800a5ae:	4333      	orrs	r3, r6
 800a5b0:	f8df e1a4 	ldr.w	lr, [pc, #420]	; 800a758 <__ieee754_atan2+0x1b8>
 800a5b4:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 800a5b8:	4573      	cmp	r3, lr
 800a5ba:	ec51 0b10 	vmov	r0, r1, d0
 800a5be:	ee11 8a10 	vmov	r8, s2
 800a5c2:	d80a      	bhi.n	800a5da <__ieee754_atan2+0x3a>
 800a5c4:	4244      	negs	r4, r0
 800a5c6:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800a5ca:	4304      	orrs	r4, r0
 800a5cc:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 800a5d0:	4574      	cmp	r4, lr
 800a5d2:	468c      	mov	ip, r1
 800a5d4:	ee10 9a10 	vmov	r9, s0
 800a5d8:	d907      	bls.n	800a5ea <__ieee754_atan2+0x4a>
 800a5da:	4632      	mov	r2, r6
 800a5dc:	463b      	mov	r3, r7
 800a5de:	f7f5 fe05 	bl	80001ec <__adddf3>
 800a5e2:	ec41 0b10 	vmov	d0, r0, r1
 800a5e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a5ea:	f107 4440 	add.w	r4, r7, #3221225472	; 0xc0000000
 800a5ee:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800a5f2:	4334      	orrs	r4, r6
 800a5f4:	d103      	bne.n	800a5fe <__ieee754_atan2+0x5e>
 800a5f6:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a5fa:	f000 be71 	b.w	800b2e0 <atan>
 800a5fe:	17bc      	asrs	r4, r7, #30
 800a600:	f004 0402 	and.w	r4, r4, #2
 800a604:	ea53 0909 	orrs.w	r9, r3, r9
 800a608:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 800a60c:	d107      	bne.n	800a61e <__ieee754_atan2+0x7e>
 800a60e:	2c02      	cmp	r4, #2
 800a610:	d073      	beq.n	800a6fa <__ieee754_atan2+0x15a>
 800a612:	2c03      	cmp	r4, #3
 800a614:	d1e5      	bne.n	800a5e2 <__ieee754_atan2+0x42>
 800a616:	a13e      	add	r1, pc, #248	; (adr r1, 800a710 <__ieee754_atan2+0x170>)
 800a618:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a61c:	e7e1      	b.n	800a5e2 <__ieee754_atan2+0x42>
 800a61e:	ea52 0808 	orrs.w	r8, r2, r8
 800a622:	d106      	bne.n	800a632 <__ieee754_atan2+0x92>
 800a624:	f1bc 0f00 	cmp.w	ip, #0
 800a628:	da6b      	bge.n	800a702 <__ieee754_atan2+0x162>
 800a62a:	a13b      	add	r1, pc, #236	; (adr r1, 800a718 <__ieee754_atan2+0x178>)
 800a62c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a630:	e7d7      	b.n	800a5e2 <__ieee754_atan2+0x42>
 800a632:	4572      	cmp	r2, lr
 800a634:	d120      	bne.n	800a678 <__ieee754_atan2+0xd8>
 800a636:	4293      	cmp	r3, r2
 800a638:	d111      	bne.n	800a65e <__ieee754_atan2+0xbe>
 800a63a:	2c02      	cmp	r4, #2
 800a63c:	d007      	beq.n	800a64e <__ieee754_atan2+0xae>
 800a63e:	2c03      	cmp	r4, #3
 800a640:	d009      	beq.n	800a656 <__ieee754_atan2+0xb6>
 800a642:	2c01      	cmp	r4, #1
 800a644:	d155      	bne.n	800a6f2 <__ieee754_atan2+0x152>
 800a646:	a136      	add	r1, pc, #216	; (adr r1, 800a720 <__ieee754_atan2+0x180>)
 800a648:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a64c:	e7c9      	b.n	800a5e2 <__ieee754_atan2+0x42>
 800a64e:	a136      	add	r1, pc, #216	; (adr r1, 800a728 <__ieee754_atan2+0x188>)
 800a650:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a654:	e7c5      	b.n	800a5e2 <__ieee754_atan2+0x42>
 800a656:	a136      	add	r1, pc, #216	; (adr r1, 800a730 <__ieee754_atan2+0x190>)
 800a658:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a65c:	e7c1      	b.n	800a5e2 <__ieee754_atan2+0x42>
 800a65e:	2c02      	cmp	r4, #2
 800a660:	d04b      	beq.n	800a6fa <__ieee754_atan2+0x15a>
 800a662:	2c03      	cmp	r4, #3
 800a664:	d0d7      	beq.n	800a616 <__ieee754_atan2+0x76>
 800a666:	2c01      	cmp	r4, #1
 800a668:	f04f 0000 	mov.w	r0, #0
 800a66c:	d102      	bne.n	800a674 <__ieee754_atan2+0xd4>
 800a66e:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 800a672:	e7b6      	b.n	800a5e2 <__ieee754_atan2+0x42>
 800a674:	2100      	movs	r1, #0
 800a676:	e7b4      	b.n	800a5e2 <__ieee754_atan2+0x42>
 800a678:	4573      	cmp	r3, lr
 800a67a:	d0d3      	beq.n	800a624 <__ieee754_atan2+0x84>
 800a67c:	1a9b      	subs	r3, r3, r2
 800a67e:	151b      	asrs	r3, r3, #20
 800a680:	2b3c      	cmp	r3, #60	; 0x3c
 800a682:	dc1e      	bgt.n	800a6c2 <__ieee754_atan2+0x122>
 800a684:	2f00      	cmp	r7, #0
 800a686:	da01      	bge.n	800a68c <__ieee754_atan2+0xec>
 800a688:	333c      	adds	r3, #60	; 0x3c
 800a68a:	db1e      	blt.n	800a6ca <__ieee754_atan2+0x12a>
 800a68c:	4632      	mov	r2, r6
 800a68e:	463b      	mov	r3, r7
 800a690:	f7f6 f88c 	bl	80007ac <__aeabi_ddiv>
 800a694:	ec41 0b10 	vmov	d0, r0, r1
 800a698:	f000 ffc2 	bl	800b620 <fabs>
 800a69c:	f000 fe20 	bl	800b2e0 <atan>
 800a6a0:	ec51 0b10 	vmov	r0, r1, d0
 800a6a4:	2c01      	cmp	r4, #1
 800a6a6:	d013      	beq.n	800a6d0 <__ieee754_atan2+0x130>
 800a6a8:	2c02      	cmp	r4, #2
 800a6aa:	d015      	beq.n	800a6d8 <__ieee754_atan2+0x138>
 800a6ac:	2c00      	cmp	r4, #0
 800a6ae:	d098      	beq.n	800a5e2 <__ieee754_atan2+0x42>
 800a6b0:	a321      	add	r3, pc, #132	; (adr r3, 800a738 <__ieee754_atan2+0x198>)
 800a6b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a6b6:	f7f5 fd97 	bl	80001e8 <__aeabi_dsub>
 800a6ba:	a321      	add	r3, pc, #132	; (adr r3, 800a740 <__ieee754_atan2+0x1a0>)
 800a6bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a6c0:	e014      	b.n	800a6ec <__ieee754_atan2+0x14c>
 800a6c2:	a121      	add	r1, pc, #132	; (adr r1, 800a748 <__ieee754_atan2+0x1a8>)
 800a6c4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a6c8:	e7ec      	b.n	800a6a4 <__ieee754_atan2+0x104>
 800a6ca:	2000      	movs	r0, #0
 800a6cc:	2100      	movs	r1, #0
 800a6ce:	e7e9      	b.n	800a6a4 <__ieee754_atan2+0x104>
 800a6d0:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800a6d4:	4619      	mov	r1, r3
 800a6d6:	e784      	b.n	800a5e2 <__ieee754_atan2+0x42>
 800a6d8:	a317      	add	r3, pc, #92	; (adr r3, 800a738 <__ieee754_atan2+0x198>)
 800a6da:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a6de:	f7f5 fd83 	bl	80001e8 <__aeabi_dsub>
 800a6e2:	4602      	mov	r2, r0
 800a6e4:	460b      	mov	r3, r1
 800a6e6:	a116      	add	r1, pc, #88	; (adr r1, 800a740 <__ieee754_atan2+0x1a0>)
 800a6e8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a6ec:	f7f5 fd7c 	bl	80001e8 <__aeabi_dsub>
 800a6f0:	e777      	b.n	800a5e2 <__ieee754_atan2+0x42>
 800a6f2:	a117      	add	r1, pc, #92	; (adr r1, 800a750 <__ieee754_atan2+0x1b0>)
 800a6f4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a6f8:	e773      	b.n	800a5e2 <__ieee754_atan2+0x42>
 800a6fa:	a111      	add	r1, pc, #68	; (adr r1, 800a740 <__ieee754_atan2+0x1a0>)
 800a6fc:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a700:	e76f      	b.n	800a5e2 <__ieee754_atan2+0x42>
 800a702:	a111      	add	r1, pc, #68	; (adr r1, 800a748 <__ieee754_atan2+0x1a8>)
 800a704:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a708:	e76b      	b.n	800a5e2 <__ieee754_atan2+0x42>
 800a70a:	bf00      	nop
 800a70c:	f3af 8000 	nop.w
 800a710:	54442d18 	.word	0x54442d18
 800a714:	c00921fb 	.word	0xc00921fb
 800a718:	54442d18 	.word	0x54442d18
 800a71c:	bff921fb 	.word	0xbff921fb
 800a720:	54442d18 	.word	0x54442d18
 800a724:	bfe921fb 	.word	0xbfe921fb
 800a728:	7f3321d2 	.word	0x7f3321d2
 800a72c:	4002d97c 	.word	0x4002d97c
 800a730:	7f3321d2 	.word	0x7f3321d2
 800a734:	c002d97c 	.word	0xc002d97c
 800a738:	33145c07 	.word	0x33145c07
 800a73c:	3ca1a626 	.word	0x3ca1a626
 800a740:	54442d18 	.word	0x54442d18
 800a744:	400921fb 	.word	0x400921fb
 800a748:	54442d18 	.word	0x54442d18
 800a74c:	3ff921fb 	.word	0x3ff921fb
 800a750:	54442d18 	.word	0x54442d18
 800a754:	3fe921fb 	.word	0x3fe921fb
 800a758:	7ff00000 	.word	0x7ff00000
 800a75c:	00000000 	.word	0x00000000

0800a760 <__ieee754_pow>:
 800a760:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a764:	b091      	sub	sp, #68	; 0x44
 800a766:	ed8d 1b00 	vstr	d1, [sp]
 800a76a:	e9dd 2900 	ldrd	r2, r9, [sp]
 800a76e:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 800a772:	ea58 0302 	orrs.w	r3, r8, r2
 800a776:	ec57 6b10 	vmov	r6, r7, d0
 800a77a:	f000 84be 	beq.w	800b0fa <__ieee754_pow+0x99a>
 800a77e:	4b7a      	ldr	r3, [pc, #488]	; (800a968 <__ieee754_pow+0x208>)
 800a780:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 800a784:	429c      	cmp	r4, r3
 800a786:	463d      	mov	r5, r7
 800a788:	ee10 aa10 	vmov	sl, s0
 800a78c:	dc09      	bgt.n	800a7a2 <__ieee754_pow+0x42>
 800a78e:	d103      	bne.n	800a798 <__ieee754_pow+0x38>
 800a790:	b93e      	cbnz	r6, 800a7a2 <__ieee754_pow+0x42>
 800a792:	45a0      	cmp	r8, r4
 800a794:	dc0d      	bgt.n	800a7b2 <__ieee754_pow+0x52>
 800a796:	e001      	b.n	800a79c <__ieee754_pow+0x3c>
 800a798:	4598      	cmp	r8, r3
 800a79a:	dc02      	bgt.n	800a7a2 <__ieee754_pow+0x42>
 800a79c:	4598      	cmp	r8, r3
 800a79e:	d10e      	bne.n	800a7be <__ieee754_pow+0x5e>
 800a7a0:	b16a      	cbz	r2, 800a7be <__ieee754_pow+0x5e>
 800a7a2:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800a7a6:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800a7aa:	ea54 030a 	orrs.w	r3, r4, sl
 800a7ae:	f000 84a4 	beq.w	800b0fa <__ieee754_pow+0x99a>
 800a7b2:	486e      	ldr	r0, [pc, #440]	; (800a96c <__ieee754_pow+0x20c>)
 800a7b4:	b011      	add	sp, #68	; 0x44
 800a7b6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a7ba:	f000 bf45 	b.w	800b648 <nan>
 800a7be:	2d00      	cmp	r5, #0
 800a7c0:	da53      	bge.n	800a86a <__ieee754_pow+0x10a>
 800a7c2:	4b6b      	ldr	r3, [pc, #428]	; (800a970 <__ieee754_pow+0x210>)
 800a7c4:	4598      	cmp	r8, r3
 800a7c6:	dc4d      	bgt.n	800a864 <__ieee754_pow+0x104>
 800a7c8:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 800a7cc:	4598      	cmp	r8, r3
 800a7ce:	dd4c      	ble.n	800a86a <__ieee754_pow+0x10a>
 800a7d0:	ea4f 5328 	mov.w	r3, r8, asr #20
 800a7d4:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800a7d8:	2b14      	cmp	r3, #20
 800a7da:	dd26      	ble.n	800a82a <__ieee754_pow+0xca>
 800a7dc:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 800a7e0:	fa22 f103 	lsr.w	r1, r2, r3
 800a7e4:	fa01 f303 	lsl.w	r3, r1, r3
 800a7e8:	4293      	cmp	r3, r2
 800a7ea:	d13e      	bne.n	800a86a <__ieee754_pow+0x10a>
 800a7ec:	f001 0101 	and.w	r1, r1, #1
 800a7f0:	f1c1 0b02 	rsb	fp, r1, #2
 800a7f4:	2a00      	cmp	r2, #0
 800a7f6:	d15b      	bne.n	800a8b0 <__ieee754_pow+0x150>
 800a7f8:	4b5b      	ldr	r3, [pc, #364]	; (800a968 <__ieee754_pow+0x208>)
 800a7fa:	4598      	cmp	r8, r3
 800a7fc:	d124      	bne.n	800a848 <__ieee754_pow+0xe8>
 800a7fe:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 800a802:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800a806:	ea53 030a 	orrs.w	r3, r3, sl
 800a80a:	f000 8476 	beq.w	800b0fa <__ieee754_pow+0x99a>
 800a80e:	4b59      	ldr	r3, [pc, #356]	; (800a974 <__ieee754_pow+0x214>)
 800a810:	429c      	cmp	r4, r3
 800a812:	dd2d      	ble.n	800a870 <__ieee754_pow+0x110>
 800a814:	f1b9 0f00 	cmp.w	r9, #0
 800a818:	f280 8473 	bge.w	800b102 <__ieee754_pow+0x9a2>
 800a81c:	2000      	movs	r0, #0
 800a81e:	2100      	movs	r1, #0
 800a820:	ec41 0b10 	vmov	d0, r0, r1
 800a824:	b011      	add	sp, #68	; 0x44
 800a826:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a82a:	2a00      	cmp	r2, #0
 800a82c:	d13e      	bne.n	800a8ac <__ieee754_pow+0x14c>
 800a82e:	f1c3 0314 	rsb	r3, r3, #20
 800a832:	fa48 f103 	asr.w	r1, r8, r3
 800a836:	fa01 f303 	lsl.w	r3, r1, r3
 800a83a:	4543      	cmp	r3, r8
 800a83c:	f040 8469 	bne.w	800b112 <__ieee754_pow+0x9b2>
 800a840:	f001 0101 	and.w	r1, r1, #1
 800a844:	f1c1 0b02 	rsb	fp, r1, #2
 800a848:	4b4b      	ldr	r3, [pc, #300]	; (800a978 <__ieee754_pow+0x218>)
 800a84a:	4598      	cmp	r8, r3
 800a84c:	d118      	bne.n	800a880 <__ieee754_pow+0x120>
 800a84e:	f1b9 0f00 	cmp.w	r9, #0
 800a852:	f280 845a 	bge.w	800b10a <__ieee754_pow+0x9aa>
 800a856:	4948      	ldr	r1, [pc, #288]	; (800a978 <__ieee754_pow+0x218>)
 800a858:	4632      	mov	r2, r6
 800a85a:	463b      	mov	r3, r7
 800a85c:	2000      	movs	r0, #0
 800a85e:	f7f5 ffa5 	bl	80007ac <__aeabi_ddiv>
 800a862:	e7dd      	b.n	800a820 <__ieee754_pow+0xc0>
 800a864:	f04f 0b02 	mov.w	fp, #2
 800a868:	e7c4      	b.n	800a7f4 <__ieee754_pow+0x94>
 800a86a:	f04f 0b00 	mov.w	fp, #0
 800a86e:	e7c1      	b.n	800a7f4 <__ieee754_pow+0x94>
 800a870:	f1b9 0f00 	cmp.w	r9, #0
 800a874:	dad2      	bge.n	800a81c <__ieee754_pow+0xbc>
 800a876:	e9dd 0300 	ldrd	r0, r3, [sp]
 800a87a:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800a87e:	e7cf      	b.n	800a820 <__ieee754_pow+0xc0>
 800a880:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 800a884:	d106      	bne.n	800a894 <__ieee754_pow+0x134>
 800a886:	4632      	mov	r2, r6
 800a888:	463b      	mov	r3, r7
 800a88a:	4610      	mov	r0, r2
 800a88c:	4619      	mov	r1, r3
 800a88e:	f7f5 fe63 	bl	8000558 <__aeabi_dmul>
 800a892:	e7c5      	b.n	800a820 <__ieee754_pow+0xc0>
 800a894:	4b39      	ldr	r3, [pc, #228]	; (800a97c <__ieee754_pow+0x21c>)
 800a896:	4599      	cmp	r9, r3
 800a898:	d10a      	bne.n	800a8b0 <__ieee754_pow+0x150>
 800a89a:	2d00      	cmp	r5, #0
 800a89c:	db08      	blt.n	800a8b0 <__ieee754_pow+0x150>
 800a89e:	ec47 6b10 	vmov	d0, r6, r7
 800a8a2:	b011      	add	sp, #68	; 0x44
 800a8a4:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a8a8:	f000 bc68 	b.w	800b17c <__ieee754_sqrt>
 800a8ac:	f04f 0b00 	mov.w	fp, #0
 800a8b0:	ec47 6b10 	vmov	d0, r6, r7
 800a8b4:	f000 feb4 	bl	800b620 <fabs>
 800a8b8:	ec51 0b10 	vmov	r0, r1, d0
 800a8bc:	f1ba 0f00 	cmp.w	sl, #0
 800a8c0:	d127      	bne.n	800a912 <__ieee754_pow+0x1b2>
 800a8c2:	b124      	cbz	r4, 800a8ce <__ieee754_pow+0x16e>
 800a8c4:	4b2c      	ldr	r3, [pc, #176]	; (800a978 <__ieee754_pow+0x218>)
 800a8c6:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 800a8ca:	429a      	cmp	r2, r3
 800a8cc:	d121      	bne.n	800a912 <__ieee754_pow+0x1b2>
 800a8ce:	f1b9 0f00 	cmp.w	r9, #0
 800a8d2:	da05      	bge.n	800a8e0 <__ieee754_pow+0x180>
 800a8d4:	4602      	mov	r2, r0
 800a8d6:	460b      	mov	r3, r1
 800a8d8:	2000      	movs	r0, #0
 800a8da:	4927      	ldr	r1, [pc, #156]	; (800a978 <__ieee754_pow+0x218>)
 800a8dc:	f7f5 ff66 	bl	80007ac <__aeabi_ddiv>
 800a8e0:	2d00      	cmp	r5, #0
 800a8e2:	da9d      	bge.n	800a820 <__ieee754_pow+0xc0>
 800a8e4:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800a8e8:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800a8ec:	ea54 030b 	orrs.w	r3, r4, fp
 800a8f0:	d108      	bne.n	800a904 <__ieee754_pow+0x1a4>
 800a8f2:	4602      	mov	r2, r0
 800a8f4:	460b      	mov	r3, r1
 800a8f6:	4610      	mov	r0, r2
 800a8f8:	4619      	mov	r1, r3
 800a8fa:	f7f5 fc75 	bl	80001e8 <__aeabi_dsub>
 800a8fe:	4602      	mov	r2, r0
 800a900:	460b      	mov	r3, r1
 800a902:	e7ac      	b.n	800a85e <__ieee754_pow+0xfe>
 800a904:	f1bb 0f01 	cmp.w	fp, #1
 800a908:	d18a      	bne.n	800a820 <__ieee754_pow+0xc0>
 800a90a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800a90e:	4619      	mov	r1, r3
 800a910:	e786      	b.n	800a820 <__ieee754_pow+0xc0>
 800a912:	0fed      	lsrs	r5, r5, #31
 800a914:	1e6b      	subs	r3, r5, #1
 800a916:	930d      	str	r3, [sp, #52]	; 0x34
 800a918:	ea5b 0303 	orrs.w	r3, fp, r3
 800a91c:	d102      	bne.n	800a924 <__ieee754_pow+0x1c4>
 800a91e:	4632      	mov	r2, r6
 800a920:	463b      	mov	r3, r7
 800a922:	e7e8      	b.n	800a8f6 <__ieee754_pow+0x196>
 800a924:	4b16      	ldr	r3, [pc, #88]	; (800a980 <__ieee754_pow+0x220>)
 800a926:	4598      	cmp	r8, r3
 800a928:	f340 80fe 	ble.w	800ab28 <__ieee754_pow+0x3c8>
 800a92c:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 800a930:	4598      	cmp	r8, r3
 800a932:	dd0a      	ble.n	800a94a <__ieee754_pow+0x1ea>
 800a934:	4b0f      	ldr	r3, [pc, #60]	; (800a974 <__ieee754_pow+0x214>)
 800a936:	429c      	cmp	r4, r3
 800a938:	dc0d      	bgt.n	800a956 <__ieee754_pow+0x1f6>
 800a93a:	f1b9 0f00 	cmp.w	r9, #0
 800a93e:	f6bf af6d 	bge.w	800a81c <__ieee754_pow+0xbc>
 800a942:	a307      	add	r3, pc, #28	; (adr r3, 800a960 <__ieee754_pow+0x200>)
 800a944:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a948:	e79f      	b.n	800a88a <__ieee754_pow+0x12a>
 800a94a:	4b0e      	ldr	r3, [pc, #56]	; (800a984 <__ieee754_pow+0x224>)
 800a94c:	429c      	cmp	r4, r3
 800a94e:	ddf4      	ble.n	800a93a <__ieee754_pow+0x1da>
 800a950:	4b09      	ldr	r3, [pc, #36]	; (800a978 <__ieee754_pow+0x218>)
 800a952:	429c      	cmp	r4, r3
 800a954:	dd18      	ble.n	800a988 <__ieee754_pow+0x228>
 800a956:	f1b9 0f00 	cmp.w	r9, #0
 800a95a:	dcf2      	bgt.n	800a942 <__ieee754_pow+0x1e2>
 800a95c:	e75e      	b.n	800a81c <__ieee754_pow+0xbc>
 800a95e:	bf00      	nop
 800a960:	8800759c 	.word	0x8800759c
 800a964:	7e37e43c 	.word	0x7e37e43c
 800a968:	7ff00000 	.word	0x7ff00000
 800a96c:	0800c139 	.word	0x0800c139
 800a970:	433fffff 	.word	0x433fffff
 800a974:	3fefffff 	.word	0x3fefffff
 800a978:	3ff00000 	.word	0x3ff00000
 800a97c:	3fe00000 	.word	0x3fe00000
 800a980:	41e00000 	.word	0x41e00000
 800a984:	3feffffe 	.word	0x3feffffe
 800a988:	2200      	movs	r2, #0
 800a98a:	4b63      	ldr	r3, [pc, #396]	; (800ab18 <__ieee754_pow+0x3b8>)
 800a98c:	f7f5 fc2c 	bl	80001e8 <__aeabi_dsub>
 800a990:	a355      	add	r3, pc, #340	; (adr r3, 800aae8 <__ieee754_pow+0x388>)
 800a992:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a996:	4604      	mov	r4, r0
 800a998:	460d      	mov	r5, r1
 800a99a:	f7f5 fddd 	bl	8000558 <__aeabi_dmul>
 800a99e:	a354      	add	r3, pc, #336	; (adr r3, 800aaf0 <__ieee754_pow+0x390>)
 800a9a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a9a4:	4606      	mov	r6, r0
 800a9a6:	460f      	mov	r7, r1
 800a9a8:	4620      	mov	r0, r4
 800a9aa:	4629      	mov	r1, r5
 800a9ac:	f7f5 fdd4 	bl	8000558 <__aeabi_dmul>
 800a9b0:	2200      	movs	r2, #0
 800a9b2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a9b6:	4b59      	ldr	r3, [pc, #356]	; (800ab1c <__ieee754_pow+0x3bc>)
 800a9b8:	4620      	mov	r0, r4
 800a9ba:	4629      	mov	r1, r5
 800a9bc:	f7f5 fdcc 	bl	8000558 <__aeabi_dmul>
 800a9c0:	4602      	mov	r2, r0
 800a9c2:	460b      	mov	r3, r1
 800a9c4:	a14c      	add	r1, pc, #304	; (adr r1, 800aaf8 <__ieee754_pow+0x398>)
 800a9c6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a9ca:	f7f5 fc0d 	bl	80001e8 <__aeabi_dsub>
 800a9ce:	4622      	mov	r2, r4
 800a9d0:	462b      	mov	r3, r5
 800a9d2:	f7f5 fdc1 	bl	8000558 <__aeabi_dmul>
 800a9d6:	4602      	mov	r2, r0
 800a9d8:	460b      	mov	r3, r1
 800a9da:	2000      	movs	r0, #0
 800a9dc:	4950      	ldr	r1, [pc, #320]	; (800ab20 <__ieee754_pow+0x3c0>)
 800a9de:	f7f5 fc03 	bl	80001e8 <__aeabi_dsub>
 800a9e2:	4622      	mov	r2, r4
 800a9e4:	462b      	mov	r3, r5
 800a9e6:	4680      	mov	r8, r0
 800a9e8:	4689      	mov	r9, r1
 800a9ea:	4620      	mov	r0, r4
 800a9ec:	4629      	mov	r1, r5
 800a9ee:	f7f5 fdb3 	bl	8000558 <__aeabi_dmul>
 800a9f2:	4602      	mov	r2, r0
 800a9f4:	460b      	mov	r3, r1
 800a9f6:	4640      	mov	r0, r8
 800a9f8:	4649      	mov	r1, r9
 800a9fa:	f7f5 fdad 	bl	8000558 <__aeabi_dmul>
 800a9fe:	a340      	add	r3, pc, #256	; (adr r3, 800ab00 <__ieee754_pow+0x3a0>)
 800aa00:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa04:	f7f5 fda8 	bl	8000558 <__aeabi_dmul>
 800aa08:	4602      	mov	r2, r0
 800aa0a:	460b      	mov	r3, r1
 800aa0c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800aa10:	f7f5 fbea 	bl	80001e8 <__aeabi_dsub>
 800aa14:	4602      	mov	r2, r0
 800aa16:	460b      	mov	r3, r1
 800aa18:	4604      	mov	r4, r0
 800aa1a:	460d      	mov	r5, r1
 800aa1c:	4630      	mov	r0, r6
 800aa1e:	4639      	mov	r1, r7
 800aa20:	f7f5 fbe4 	bl	80001ec <__adddf3>
 800aa24:	2000      	movs	r0, #0
 800aa26:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800aa2a:	4632      	mov	r2, r6
 800aa2c:	463b      	mov	r3, r7
 800aa2e:	f7f5 fbdb 	bl	80001e8 <__aeabi_dsub>
 800aa32:	4602      	mov	r2, r0
 800aa34:	460b      	mov	r3, r1
 800aa36:	4620      	mov	r0, r4
 800aa38:	4629      	mov	r1, r5
 800aa3a:	f7f5 fbd5 	bl	80001e8 <__aeabi_dsub>
 800aa3e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800aa40:	f10b 33ff 	add.w	r3, fp, #4294967295	; 0xffffffff
 800aa44:	4313      	orrs	r3, r2
 800aa46:	4606      	mov	r6, r0
 800aa48:	460f      	mov	r7, r1
 800aa4a:	f040 81eb 	bne.w	800ae24 <__ieee754_pow+0x6c4>
 800aa4e:	ed9f 7b2e 	vldr	d7, [pc, #184]	; 800ab08 <__ieee754_pow+0x3a8>
 800aa52:	e9dd 4500 	ldrd	r4, r5, [sp]
 800aa56:	2400      	movs	r4, #0
 800aa58:	4622      	mov	r2, r4
 800aa5a:	462b      	mov	r3, r5
 800aa5c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800aa60:	ed8d 7b02 	vstr	d7, [sp, #8]
 800aa64:	f7f5 fbc0 	bl	80001e8 <__aeabi_dsub>
 800aa68:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800aa6c:	f7f5 fd74 	bl	8000558 <__aeabi_dmul>
 800aa70:	e9dd 2300 	ldrd	r2, r3, [sp]
 800aa74:	4680      	mov	r8, r0
 800aa76:	4689      	mov	r9, r1
 800aa78:	4630      	mov	r0, r6
 800aa7a:	4639      	mov	r1, r7
 800aa7c:	f7f5 fd6c 	bl	8000558 <__aeabi_dmul>
 800aa80:	4602      	mov	r2, r0
 800aa82:	460b      	mov	r3, r1
 800aa84:	4640      	mov	r0, r8
 800aa86:	4649      	mov	r1, r9
 800aa88:	f7f5 fbb0 	bl	80001ec <__adddf3>
 800aa8c:	4622      	mov	r2, r4
 800aa8e:	462b      	mov	r3, r5
 800aa90:	4680      	mov	r8, r0
 800aa92:	4689      	mov	r9, r1
 800aa94:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800aa98:	f7f5 fd5e 	bl	8000558 <__aeabi_dmul>
 800aa9c:	460b      	mov	r3, r1
 800aa9e:	4604      	mov	r4, r0
 800aaa0:	460d      	mov	r5, r1
 800aaa2:	4602      	mov	r2, r0
 800aaa4:	4649      	mov	r1, r9
 800aaa6:	4640      	mov	r0, r8
 800aaa8:	e9cd 4500 	strd	r4, r5, [sp]
 800aaac:	f7f5 fb9e 	bl	80001ec <__adddf3>
 800aab0:	4b1c      	ldr	r3, [pc, #112]	; (800ab24 <__ieee754_pow+0x3c4>)
 800aab2:	4299      	cmp	r1, r3
 800aab4:	4606      	mov	r6, r0
 800aab6:	460f      	mov	r7, r1
 800aab8:	468b      	mov	fp, r1
 800aaba:	f340 82f7 	ble.w	800b0ac <__ieee754_pow+0x94c>
 800aabe:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 800aac2:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 800aac6:	4303      	orrs	r3, r0
 800aac8:	f000 81ea 	beq.w	800aea0 <__ieee754_pow+0x740>
 800aacc:	a310      	add	r3, pc, #64	; (adr r3, 800ab10 <__ieee754_pow+0x3b0>)
 800aace:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aad2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800aad6:	f7f5 fd3f 	bl	8000558 <__aeabi_dmul>
 800aada:	a30d      	add	r3, pc, #52	; (adr r3, 800ab10 <__ieee754_pow+0x3b0>)
 800aadc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aae0:	e6d5      	b.n	800a88e <__ieee754_pow+0x12e>
 800aae2:	bf00      	nop
 800aae4:	f3af 8000 	nop.w
 800aae8:	60000000 	.word	0x60000000
 800aaec:	3ff71547 	.word	0x3ff71547
 800aaf0:	f85ddf44 	.word	0xf85ddf44
 800aaf4:	3e54ae0b 	.word	0x3e54ae0b
 800aaf8:	55555555 	.word	0x55555555
 800aafc:	3fd55555 	.word	0x3fd55555
 800ab00:	652b82fe 	.word	0x652b82fe
 800ab04:	3ff71547 	.word	0x3ff71547
 800ab08:	00000000 	.word	0x00000000
 800ab0c:	bff00000 	.word	0xbff00000
 800ab10:	8800759c 	.word	0x8800759c
 800ab14:	7e37e43c 	.word	0x7e37e43c
 800ab18:	3ff00000 	.word	0x3ff00000
 800ab1c:	3fd00000 	.word	0x3fd00000
 800ab20:	3fe00000 	.word	0x3fe00000
 800ab24:	408fffff 	.word	0x408fffff
 800ab28:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 800ab2c:	f04f 0200 	mov.w	r2, #0
 800ab30:	da05      	bge.n	800ab3e <__ieee754_pow+0x3de>
 800ab32:	4bd3      	ldr	r3, [pc, #844]	; (800ae80 <__ieee754_pow+0x720>)
 800ab34:	f7f5 fd10 	bl	8000558 <__aeabi_dmul>
 800ab38:	f06f 0234 	mvn.w	r2, #52	; 0x34
 800ab3c:	460c      	mov	r4, r1
 800ab3e:	1523      	asrs	r3, r4, #20
 800ab40:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800ab44:	4413      	add	r3, r2
 800ab46:	9309      	str	r3, [sp, #36]	; 0x24
 800ab48:	4bce      	ldr	r3, [pc, #824]	; (800ae84 <__ieee754_pow+0x724>)
 800ab4a:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800ab4e:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 800ab52:	429c      	cmp	r4, r3
 800ab54:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800ab58:	dd08      	ble.n	800ab6c <__ieee754_pow+0x40c>
 800ab5a:	4bcb      	ldr	r3, [pc, #812]	; (800ae88 <__ieee754_pow+0x728>)
 800ab5c:	429c      	cmp	r4, r3
 800ab5e:	f340 815e 	ble.w	800ae1e <__ieee754_pow+0x6be>
 800ab62:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ab64:	3301      	adds	r3, #1
 800ab66:	9309      	str	r3, [sp, #36]	; 0x24
 800ab68:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 800ab6c:	f04f 0a00 	mov.w	sl, #0
 800ab70:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 800ab74:	930c      	str	r3, [sp, #48]	; 0x30
 800ab76:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800ab78:	4bc4      	ldr	r3, [pc, #784]	; (800ae8c <__ieee754_pow+0x72c>)
 800ab7a:	4413      	add	r3, r2
 800ab7c:	ed93 7b00 	vldr	d7, [r3]
 800ab80:	4629      	mov	r1, r5
 800ab82:	ec53 2b17 	vmov	r2, r3, d7
 800ab86:	ed8d 7b06 	vstr	d7, [sp, #24]
 800ab8a:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800ab8e:	f7f5 fb2b 	bl	80001e8 <__aeabi_dsub>
 800ab92:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800ab96:	4606      	mov	r6, r0
 800ab98:	460f      	mov	r7, r1
 800ab9a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ab9e:	f7f5 fb25 	bl	80001ec <__adddf3>
 800aba2:	4602      	mov	r2, r0
 800aba4:	460b      	mov	r3, r1
 800aba6:	2000      	movs	r0, #0
 800aba8:	49b9      	ldr	r1, [pc, #740]	; (800ae90 <__ieee754_pow+0x730>)
 800abaa:	f7f5 fdff 	bl	80007ac <__aeabi_ddiv>
 800abae:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 800abb2:	4602      	mov	r2, r0
 800abb4:	460b      	mov	r3, r1
 800abb6:	4630      	mov	r0, r6
 800abb8:	4639      	mov	r1, r7
 800abba:	f7f5 fccd 	bl	8000558 <__aeabi_dmul>
 800abbe:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800abc2:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 800abc6:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800abca:	2300      	movs	r3, #0
 800abcc:	9302      	str	r3, [sp, #8]
 800abce:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800abd2:	106d      	asrs	r5, r5, #1
 800abd4:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 800abd8:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 800abdc:	2200      	movs	r2, #0
 800abde:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 800abe2:	4640      	mov	r0, r8
 800abe4:	4649      	mov	r1, r9
 800abe6:	4614      	mov	r4, r2
 800abe8:	461d      	mov	r5, r3
 800abea:	f7f5 fcb5 	bl	8000558 <__aeabi_dmul>
 800abee:	4602      	mov	r2, r0
 800abf0:	460b      	mov	r3, r1
 800abf2:	4630      	mov	r0, r6
 800abf4:	4639      	mov	r1, r7
 800abf6:	f7f5 faf7 	bl	80001e8 <__aeabi_dsub>
 800abfa:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800abfe:	4606      	mov	r6, r0
 800ac00:	460f      	mov	r7, r1
 800ac02:	4620      	mov	r0, r4
 800ac04:	4629      	mov	r1, r5
 800ac06:	f7f5 faef 	bl	80001e8 <__aeabi_dsub>
 800ac0a:	4602      	mov	r2, r0
 800ac0c:	460b      	mov	r3, r1
 800ac0e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800ac12:	f7f5 fae9 	bl	80001e8 <__aeabi_dsub>
 800ac16:	4642      	mov	r2, r8
 800ac18:	464b      	mov	r3, r9
 800ac1a:	f7f5 fc9d 	bl	8000558 <__aeabi_dmul>
 800ac1e:	4602      	mov	r2, r0
 800ac20:	460b      	mov	r3, r1
 800ac22:	4630      	mov	r0, r6
 800ac24:	4639      	mov	r1, r7
 800ac26:	f7f5 fadf 	bl	80001e8 <__aeabi_dsub>
 800ac2a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800ac2e:	f7f5 fc93 	bl	8000558 <__aeabi_dmul>
 800ac32:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ac36:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800ac3a:	4610      	mov	r0, r2
 800ac3c:	4619      	mov	r1, r3
 800ac3e:	f7f5 fc8b 	bl	8000558 <__aeabi_dmul>
 800ac42:	a37b      	add	r3, pc, #492	; (adr r3, 800ae30 <__ieee754_pow+0x6d0>)
 800ac44:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac48:	4604      	mov	r4, r0
 800ac4a:	460d      	mov	r5, r1
 800ac4c:	f7f5 fc84 	bl	8000558 <__aeabi_dmul>
 800ac50:	a379      	add	r3, pc, #484	; (adr r3, 800ae38 <__ieee754_pow+0x6d8>)
 800ac52:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac56:	f7f5 fac9 	bl	80001ec <__adddf3>
 800ac5a:	4622      	mov	r2, r4
 800ac5c:	462b      	mov	r3, r5
 800ac5e:	f7f5 fc7b 	bl	8000558 <__aeabi_dmul>
 800ac62:	a377      	add	r3, pc, #476	; (adr r3, 800ae40 <__ieee754_pow+0x6e0>)
 800ac64:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac68:	f7f5 fac0 	bl	80001ec <__adddf3>
 800ac6c:	4622      	mov	r2, r4
 800ac6e:	462b      	mov	r3, r5
 800ac70:	f7f5 fc72 	bl	8000558 <__aeabi_dmul>
 800ac74:	a374      	add	r3, pc, #464	; (adr r3, 800ae48 <__ieee754_pow+0x6e8>)
 800ac76:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac7a:	f7f5 fab7 	bl	80001ec <__adddf3>
 800ac7e:	4622      	mov	r2, r4
 800ac80:	462b      	mov	r3, r5
 800ac82:	f7f5 fc69 	bl	8000558 <__aeabi_dmul>
 800ac86:	a372      	add	r3, pc, #456	; (adr r3, 800ae50 <__ieee754_pow+0x6f0>)
 800ac88:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac8c:	f7f5 faae 	bl	80001ec <__adddf3>
 800ac90:	4622      	mov	r2, r4
 800ac92:	462b      	mov	r3, r5
 800ac94:	f7f5 fc60 	bl	8000558 <__aeabi_dmul>
 800ac98:	a36f      	add	r3, pc, #444	; (adr r3, 800ae58 <__ieee754_pow+0x6f8>)
 800ac9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac9e:	f7f5 faa5 	bl	80001ec <__adddf3>
 800aca2:	4622      	mov	r2, r4
 800aca4:	4606      	mov	r6, r0
 800aca6:	460f      	mov	r7, r1
 800aca8:	462b      	mov	r3, r5
 800acaa:	4620      	mov	r0, r4
 800acac:	4629      	mov	r1, r5
 800acae:	f7f5 fc53 	bl	8000558 <__aeabi_dmul>
 800acb2:	4602      	mov	r2, r0
 800acb4:	460b      	mov	r3, r1
 800acb6:	4630      	mov	r0, r6
 800acb8:	4639      	mov	r1, r7
 800acba:	f7f5 fc4d 	bl	8000558 <__aeabi_dmul>
 800acbe:	4642      	mov	r2, r8
 800acc0:	4604      	mov	r4, r0
 800acc2:	460d      	mov	r5, r1
 800acc4:	464b      	mov	r3, r9
 800acc6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800acca:	f7f5 fa8f 	bl	80001ec <__adddf3>
 800acce:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800acd2:	f7f5 fc41 	bl	8000558 <__aeabi_dmul>
 800acd6:	4622      	mov	r2, r4
 800acd8:	462b      	mov	r3, r5
 800acda:	f7f5 fa87 	bl	80001ec <__adddf3>
 800acde:	4642      	mov	r2, r8
 800ace0:	4606      	mov	r6, r0
 800ace2:	460f      	mov	r7, r1
 800ace4:	464b      	mov	r3, r9
 800ace6:	4640      	mov	r0, r8
 800ace8:	4649      	mov	r1, r9
 800acea:	f7f5 fc35 	bl	8000558 <__aeabi_dmul>
 800acee:	2200      	movs	r2, #0
 800acf0:	4b68      	ldr	r3, [pc, #416]	; (800ae94 <__ieee754_pow+0x734>)
 800acf2:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800acf6:	f7f5 fa79 	bl	80001ec <__adddf3>
 800acfa:	4632      	mov	r2, r6
 800acfc:	463b      	mov	r3, r7
 800acfe:	f7f5 fa75 	bl	80001ec <__adddf3>
 800ad02:	9802      	ldr	r0, [sp, #8]
 800ad04:	460d      	mov	r5, r1
 800ad06:	4604      	mov	r4, r0
 800ad08:	4602      	mov	r2, r0
 800ad0a:	460b      	mov	r3, r1
 800ad0c:	4640      	mov	r0, r8
 800ad0e:	4649      	mov	r1, r9
 800ad10:	f7f5 fc22 	bl	8000558 <__aeabi_dmul>
 800ad14:	2200      	movs	r2, #0
 800ad16:	4680      	mov	r8, r0
 800ad18:	4689      	mov	r9, r1
 800ad1a:	4b5e      	ldr	r3, [pc, #376]	; (800ae94 <__ieee754_pow+0x734>)
 800ad1c:	4620      	mov	r0, r4
 800ad1e:	4629      	mov	r1, r5
 800ad20:	f7f5 fa62 	bl	80001e8 <__aeabi_dsub>
 800ad24:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800ad28:	f7f5 fa5e 	bl	80001e8 <__aeabi_dsub>
 800ad2c:	4602      	mov	r2, r0
 800ad2e:	460b      	mov	r3, r1
 800ad30:	4630      	mov	r0, r6
 800ad32:	4639      	mov	r1, r7
 800ad34:	f7f5 fa58 	bl	80001e8 <__aeabi_dsub>
 800ad38:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ad3c:	f7f5 fc0c 	bl	8000558 <__aeabi_dmul>
 800ad40:	4622      	mov	r2, r4
 800ad42:	4606      	mov	r6, r0
 800ad44:	460f      	mov	r7, r1
 800ad46:	462b      	mov	r3, r5
 800ad48:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ad4c:	f7f5 fc04 	bl	8000558 <__aeabi_dmul>
 800ad50:	4602      	mov	r2, r0
 800ad52:	460b      	mov	r3, r1
 800ad54:	4630      	mov	r0, r6
 800ad56:	4639      	mov	r1, r7
 800ad58:	f7f5 fa48 	bl	80001ec <__adddf3>
 800ad5c:	4606      	mov	r6, r0
 800ad5e:	460f      	mov	r7, r1
 800ad60:	4602      	mov	r2, r0
 800ad62:	460b      	mov	r3, r1
 800ad64:	4640      	mov	r0, r8
 800ad66:	4649      	mov	r1, r9
 800ad68:	f7f5 fa40 	bl	80001ec <__adddf3>
 800ad6c:	9802      	ldr	r0, [sp, #8]
 800ad6e:	a33c      	add	r3, pc, #240	; (adr r3, 800ae60 <__ieee754_pow+0x700>)
 800ad70:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad74:	4604      	mov	r4, r0
 800ad76:	460d      	mov	r5, r1
 800ad78:	f7f5 fbee 	bl	8000558 <__aeabi_dmul>
 800ad7c:	4642      	mov	r2, r8
 800ad7e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800ad82:	464b      	mov	r3, r9
 800ad84:	4620      	mov	r0, r4
 800ad86:	4629      	mov	r1, r5
 800ad88:	f7f5 fa2e 	bl	80001e8 <__aeabi_dsub>
 800ad8c:	4602      	mov	r2, r0
 800ad8e:	460b      	mov	r3, r1
 800ad90:	4630      	mov	r0, r6
 800ad92:	4639      	mov	r1, r7
 800ad94:	f7f5 fa28 	bl	80001e8 <__aeabi_dsub>
 800ad98:	a333      	add	r3, pc, #204	; (adr r3, 800ae68 <__ieee754_pow+0x708>)
 800ad9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad9e:	f7f5 fbdb 	bl	8000558 <__aeabi_dmul>
 800ada2:	a333      	add	r3, pc, #204	; (adr r3, 800ae70 <__ieee754_pow+0x710>)
 800ada4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ada8:	4606      	mov	r6, r0
 800adaa:	460f      	mov	r7, r1
 800adac:	4620      	mov	r0, r4
 800adae:	4629      	mov	r1, r5
 800adb0:	f7f5 fbd2 	bl	8000558 <__aeabi_dmul>
 800adb4:	4602      	mov	r2, r0
 800adb6:	460b      	mov	r3, r1
 800adb8:	4630      	mov	r0, r6
 800adba:	4639      	mov	r1, r7
 800adbc:	f7f5 fa16 	bl	80001ec <__adddf3>
 800adc0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800adc2:	4b35      	ldr	r3, [pc, #212]	; (800ae98 <__ieee754_pow+0x738>)
 800adc4:	4413      	add	r3, r2
 800adc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800adca:	f7f5 fa0f 	bl	80001ec <__adddf3>
 800adce:	4604      	mov	r4, r0
 800add0:	9809      	ldr	r0, [sp, #36]	; 0x24
 800add2:	460d      	mov	r5, r1
 800add4:	f7f5 fb56 	bl	8000484 <__aeabi_i2d>
 800add8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800adda:	4b30      	ldr	r3, [pc, #192]	; (800ae9c <__ieee754_pow+0x73c>)
 800addc:	4413      	add	r3, r2
 800adde:	e9d3 8900 	ldrd	r8, r9, [r3]
 800ade2:	4606      	mov	r6, r0
 800ade4:	460f      	mov	r7, r1
 800ade6:	4622      	mov	r2, r4
 800ade8:	462b      	mov	r3, r5
 800adea:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800adee:	f7f5 f9fd 	bl	80001ec <__adddf3>
 800adf2:	4642      	mov	r2, r8
 800adf4:	464b      	mov	r3, r9
 800adf6:	f7f5 f9f9 	bl	80001ec <__adddf3>
 800adfa:	4632      	mov	r2, r6
 800adfc:	463b      	mov	r3, r7
 800adfe:	f7f5 f9f5 	bl	80001ec <__adddf3>
 800ae02:	9802      	ldr	r0, [sp, #8]
 800ae04:	4632      	mov	r2, r6
 800ae06:	463b      	mov	r3, r7
 800ae08:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ae0c:	f7f5 f9ec 	bl	80001e8 <__aeabi_dsub>
 800ae10:	4642      	mov	r2, r8
 800ae12:	464b      	mov	r3, r9
 800ae14:	f7f5 f9e8 	bl	80001e8 <__aeabi_dsub>
 800ae18:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800ae1c:	e607      	b.n	800aa2e <__ieee754_pow+0x2ce>
 800ae1e:	f04f 0a01 	mov.w	sl, #1
 800ae22:	e6a5      	b.n	800ab70 <__ieee754_pow+0x410>
 800ae24:	ed9f 7b14 	vldr	d7, [pc, #80]	; 800ae78 <__ieee754_pow+0x718>
 800ae28:	e613      	b.n	800aa52 <__ieee754_pow+0x2f2>
 800ae2a:	bf00      	nop
 800ae2c:	f3af 8000 	nop.w
 800ae30:	4a454eef 	.word	0x4a454eef
 800ae34:	3fca7e28 	.word	0x3fca7e28
 800ae38:	93c9db65 	.word	0x93c9db65
 800ae3c:	3fcd864a 	.word	0x3fcd864a
 800ae40:	a91d4101 	.word	0xa91d4101
 800ae44:	3fd17460 	.word	0x3fd17460
 800ae48:	518f264d 	.word	0x518f264d
 800ae4c:	3fd55555 	.word	0x3fd55555
 800ae50:	db6fabff 	.word	0xdb6fabff
 800ae54:	3fdb6db6 	.word	0x3fdb6db6
 800ae58:	33333303 	.word	0x33333303
 800ae5c:	3fe33333 	.word	0x3fe33333
 800ae60:	e0000000 	.word	0xe0000000
 800ae64:	3feec709 	.word	0x3feec709
 800ae68:	dc3a03fd 	.word	0xdc3a03fd
 800ae6c:	3feec709 	.word	0x3feec709
 800ae70:	145b01f5 	.word	0x145b01f5
 800ae74:	be3e2fe0 	.word	0xbe3e2fe0
 800ae78:	00000000 	.word	0x00000000
 800ae7c:	3ff00000 	.word	0x3ff00000
 800ae80:	43400000 	.word	0x43400000
 800ae84:	0003988e 	.word	0x0003988e
 800ae88:	000bb679 	.word	0x000bb679
 800ae8c:	0800c260 	.word	0x0800c260
 800ae90:	3ff00000 	.word	0x3ff00000
 800ae94:	40080000 	.word	0x40080000
 800ae98:	0800c280 	.word	0x0800c280
 800ae9c:	0800c270 	.word	0x0800c270
 800aea0:	a3b4      	add	r3, pc, #720	; (adr r3, 800b174 <__ieee754_pow+0xa14>)
 800aea2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aea6:	4640      	mov	r0, r8
 800aea8:	4649      	mov	r1, r9
 800aeaa:	f7f5 f99f 	bl	80001ec <__adddf3>
 800aeae:	4622      	mov	r2, r4
 800aeb0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800aeb4:	462b      	mov	r3, r5
 800aeb6:	4630      	mov	r0, r6
 800aeb8:	4639      	mov	r1, r7
 800aeba:	f7f5 f995 	bl	80001e8 <__aeabi_dsub>
 800aebe:	4602      	mov	r2, r0
 800aec0:	460b      	mov	r3, r1
 800aec2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800aec6:	f7f6 f829 	bl	8000f1c <__aeabi_dcmpgt>
 800aeca:	2800      	cmp	r0, #0
 800aecc:	f47f adfe 	bne.w	800aacc <__ieee754_pow+0x36c>
 800aed0:	4aa3      	ldr	r2, [pc, #652]	; (800b160 <__ieee754_pow+0xa00>)
 800aed2:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800aed6:	4293      	cmp	r3, r2
 800aed8:	f340 810a 	ble.w	800b0f0 <__ieee754_pow+0x990>
 800aedc:	151b      	asrs	r3, r3, #20
 800aede:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 800aee2:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 800aee6:	fa4a f303 	asr.w	r3, sl, r3
 800aeea:	445b      	add	r3, fp
 800aeec:	f3c3 520a 	ubfx	r2, r3, #20, #11
 800aef0:	4e9c      	ldr	r6, [pc, #624]	; (800b164 <__ieee754_pow+0xa04>)
 800aef2:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 800aef6:	4116      	asrs	r6, r2
 800aef8:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 800aefc:	2000      	movs	r0, #0
 800aefe:	ea23 0106 	bic.w	r1, r3, r6
 800af02:	f1c2 0214 	rsb	r2, r2, #20
 800af06:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 800af0a:	fa4a fa02 	asr.w	sl, sl, r2
 800af0e:	f1bb 0f00 	cmp.w	fp, #0
 800af12:	4602      	mov	r2, r0
 800af14:	460b      	mov	r3, r1
 800af16:	4620      	mov	r0, r4
 800af18:	4629      	mov	r1, r5
 800af1a:	bfb8      	it	lt
 800af1c:	f1ca 0a00 	rsblt	sl, sl, #0
 800af20:	f7f5 f962 	bl	80001e8 <__aeabi_dsub>
 800af24:	e9cd 0100 	strd	r0, r1, [sp]
 800af28:	4642      	mov	r2, r8
 800af2a:	464b      	mov	r3, r9
 800af2c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800af30:	f7f5 f95c 	bl	80001ec <__adddf3>
 800af34:	2000      	movs	r0, #0
 800af36:	a378      	add	r3, pc, #480	; (adr r3, 800b118 <__ieee754_pow+0x9b8>)
 800af38:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af3c:	4604      	mov	r4, r0
 800af3e:	460d      	mov	r5, r1
 800af40:	f7f5 fb0a 	bl	8000558 <__aeabi_dmul>
 800af44:	e9dd 2300 	ldrd	r2, r3, [sp]
 800af48:	4606      	mov	r6, r0
 800af4a:	460f      	mov	r7, r1
 800af4c:	4620      	mov	r0, r4
 800af4e:	4629      	mov	r1, r5
 800af50:	f7f5 f94a 	bl	80001e8 <__aeabi_dsub>
 800af54:	4602      	mov	r2, r0
 800af56:	460b      	mov	r3, r1
 800af58:	4640      	mov	r0, r8
 800af5a:	4649      	mov	r1, r9
 800af5c:	f7f5 f944 	bl	80001e8 <__aeabi_dsub>
 800af60:	a36f      	add	r3, pc, #444	; (adr r3, 800b120 <__ieee754_pow+0x9c0>)
 800af62:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af66:	f7f5 faf7 	bl	8000558 <__aeabi_dmul>
 800af6a:	a36f      	add	r3, pc, #444	; (adr r3, 800b128 <__ieee754_pow+0x9c8>)
 800af6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af70:	4680      	mov	r8, r0
 800af72:	4689      	mov	r9, r1
 800af74:	4620      	mov	r0, r4
 800af76:	4629      	mov	r1, r5
 800af78:	f7f5 faee 	bl	8000558 <__aeabi_dmul>
 800af7c:	4602      	mov	r2, r0
 800af7e:	460b      	mov	r3, r1
 800af80:	4640      	mov	r0, r8
 800af82:	4649      	mov	r1, r9
 800af84:	f7f5 f932 	bl	80001ec <__adddf3>
 800af88:	4604      	mov	r4, r0
 800af8a:	460d      	mov	r5, r1
 800af8c:	4602      	mov	r2, r0
 800af8e:	460b      	mov	r3, r1
 800af90:	4630      	mov	r0, r6
 800af92:	4639      	mov	r1, r7
 800af94:	f7f5 f92a 	bl	80001ec <__adddf3>
 800af98:	4632      	mov	r2, r6
 800af9a:	463b      	mov	r3, r7
 800af9c:	4680      	mov	r8, r0
 800af9e:	4689      	mov	r9, r1
 800afa0:	f7f5 f922 	bl	80001e8 <__aeabi_dsub>
 800afa4:	4602      	mov	r2, r0
 800afa6:	460b      	mov	r3, r1
 800afa8:	4620      	mov	r0, r4
 800afaa:	4629      	mov	r1, r5
 800afac:	f7f5 f91c 	bl	80001e8 <__aeabi_dsub>
 800afb0:	4642      	mov	r2, r8
 800afb2:	4606      	mov	r6, r0
 800afb4:	460f      	mov	r7, r1
 800afb6:	464b      	mov	r3, r9
 800afb8:	4640      	mov	r0, r8
 800afba:	4649      	mov	r1, r9
 800afbc:	f7f5 facc 	bl	8000558 <__aeabi_dmul>
 800afc0:	a35b      	add	r3, pc, #364	; (adr r3, 800b130 <__ieee754_pow+0x9d0>)
 800afc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800afc6:	4604      	mov	r4, r0
 800afc8:	460d      	mov	r5, r1
 800afca:	f7f5 fac5 	bl	8000558 <__aeabi_dmul>
 800afce:	a35a      	add	r3, pc, #360	; (adr r3, 800b138 <__ieee754_pow+0x9d8>)
 800afd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800afd4:	f7f5 f908 	bl	80001e8 <__aeabi_dsub>
 800afd8:	4622      	mov	r2, r4
 800afda:	462b      	mov	r3, r5
 800afdc:	f7f5 fabc 	bl	8000558 <__aeabi_dmul>
 800afe0:	a357      	add	r3, pc, #348	; (adr r3, 800b140 <__ieee754_pow+0x9e0>)
 800afe2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800afe6:	f7f5 f901 	bl	80001ec <__adddf3>
 800afea:	4622      	mov	r2, r4
 800afec:	462b      	mov	r3, r5
 800afee:	f7f5 fab3 	bl	8000558 <__aeabi_dmul>
 800aff2:	a355      	add	r3, pc, #340	; (adr r3, 800b148 <__ieee754_pow+0x9e8>)
 800aff4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aff8:	f7f5 f8f6 	bl	80001e8 <__aeabi_dsub>
 800affc:	4622      	mov	r2, r4
 800affe:	462b      	mov	r3, r5
 800b000:	f7f5 faaa 	bl	8000558 <__aeabi_dmul>
 800b004:	a352      	add	r3, pc, #328	; (adr r3, 800b150 <__ieee754_pow+0x9f0>)
 800b006:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b00a:	f7f5 f8ef 	bl	80001ec <__adddf3>
 800b00e:	4622      	mov	r2, r4
 800b010:	462b      	mov	r3, r5
 800b012:	f7f5 faa1 	bl	8000558 <__aeabi_dmul>
 800b016:	4602      	mov	r2, r0
 800b018:	460b      	mov	r3, r1
 800b01a:	4640      	mov	r0, r8
 800b01c:	4649      	mov	r1, r9
 800b01e:	f7f5 f8e3 	bl	80001e8 <__aeabi_dsub>
 800b022:	4604      	mov	r4, r0
 800b024:	460d      	mov	r5, r1
 800b026:	4602      	mov	r2, r0
 800b028:	460b      	mov	r3, r1
 800b02a:	4640      	mov	r0, r8
 800b02c:	4649      	mov	r1, r9
 800b02e:	f7f5 fa93 	bl	8000558 <__aeabi_dmul>
 800b032:	2200      	movs	r2, #0
 800b034:	e9cd 0100 	strd	r0, r1, [sp]
 800b038:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800b03c:	4620      	mov	r0, r4
 800b03e:	4629      	mov	r1, r5
 800b040:	f7f5 f8d2 	bl	80001e8 <__aeabi_dsub>
 800b044:	4602      	mov	r2, r0
 800b046:	460b      	mov	r3, r1
 800b048:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b04c:	f7f5 fbae 	bl	80007ac <__aeabi_ddiv>
 800b050:	4632      	mov	r2, r6
 800b052:	4604      	mov	r4, r0
 800b054:	460d      	mov	r5, r1
 800b056:	463b      	mov	r3, r7
 800b058:	4640      	mov	r0, r8
 800b05a:	4649      	mov	r1, r9
 800b05c:	f7f5 fa7c 	bl	8000558 <__aeabi_dmul>
 800b060:	4632      	mov	r2, r6
 800b062:	463b      	mov	r3, r7
 800b064:	f7f5 f8c2 	bl	80001ec <__adddf3>
 800b068:	4602      	mov	r2, r0
 800b06a:	460b      	mov	r3, r1
 800b06c:	4620      	mov	r0, r4
 800b06e:	4629      	mov	r1, r5
 800b070:	f7f5 f8ba 	bl	80001e8 <__aeabi_dsub>
 800b074:	4642      	mov	r2, r8
 800b076:	464b      	mov	r3, r9
 800b078:	f7f5 f8b6 	bl	80001e8 <__aeabi_dsub>
 800b07c:	4602      	mov	r2, r0
 800b07e:	460b      	mov	r3, r1
 800b080:	2000      	movs	r0, #0
 800b082:	4939      	ldr	r1, [pc, #228]	; (800b168 <__ieee754_pow+0xa08>)
 800b084:	f7f5 f8b0 	bl	80001e8 <__aeabi_dsub>
 800b088:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 800b08c:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 800b090:	4602      	mov	r2, r0
 800b092:	460b      	mov	r3, r1
 800b094:	da2f      	bge.n	800b0f6 <__ieee754_pow+0x996>
 800b096:	4650      	mov	r0, sl
 800b098:	ec43 2b10 	vmov	d0, r2, r3
 800b09c:	f000 fb60 	bl	800b760 <scalbn>
 800b0a0:	ec51 0b10 	vmov	r0, r1, d0
 800b0a4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b0a8:	f7ff bbf1 	b.w	800a88e <__ieee754_pow+0x12e>
 800b0ac:	4b2f      	ldr	r3, [pc, #188]	; (800b16c <__ieee754_pow+0xa0c>)
 800b0ae:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800b0b2:	429e      	cmp	r6, r3
 800b0b4:	f77f af0c 	ble.w	800aed0 <__ieee754_pow+0x770>
 800b0b8:	4b2d      	ldr	r3, [pc, #180]	; (800b170 <__ieee754_pow+0xa10>)
 800b0ba:	440b      	add	r3, r1
 800b0bc:	4303      	orrs	r3, r0
 800b0be:	d00b      	beq.n	800b0d8 <__ieee754_pow+0x978>
 800b0c0:	a325      	add	r3, pc, #148	; (adr r3, 800b158 <__ieee754_pow+0x9f8>)
 800b0c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b0c6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b0ca:	f7f5 fa45 	bl	8000558 <__aeabi_dmul>
 800b0ce:	a322      	add	r3, pc, #136	; (adr r3, 800b158 <__ieee754_pow+0x9f8>)
 800b0d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b0d4:	f7ff bbdb 	b.w	800a88e <__ieee754_pow+0x12e>
 800b0d8:	4622      	mov	r2, r4
 800b0da:	462b      	mov	r3, r5
 800b0dc:	f7f5 f884 	bl	80001e8 <__aeabi_dsub>
 800b0e0:	4642      	mov	r2, r8
 800b0e2:	464b      	mov	r3, r9
 800b0e4:	f7f5 ff10 	bl	8000f08 <__aeabi_dcmpge>
 800b0e8:	2800      	cmp	r0, #0
 800b0ea:	f43f aef1 	beq.w	800aed0 <__ieee754_pow+0x770>
 800b0ee:	e7e7      	b.n	800b0c0 <__ieee754_pow+0x960>
 800b0f0:	f04f 0a00 	mov.w	sl, #0
 800b0f4:	e718      	b.n	800af28 <__ieee754_pow+0x7c8>
 800b0f6:	4621      	mov	r1, r4
 800b0f8:	e7d4      	b.n	800b0a4 <__ieee754_pow+0x944>
 800b0fa:	2000      	movs	r0, #0
 800b0fc:	491a      	ldr	r1, [pc, #104]	; (800b168 <__ieee754_pow+0xa08>)
 800b0fe:	f7ff bb8f 	b.w	800a820 <__ieee754_pow+0xc0>
 800b102:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b106:	f7ff bb8b 	b.w	800a820 <__ieee754_pow+0xc0>
 800b10a:	4630      	mov	r0, r6
 800b10c:	4639      	mov	r1, r7
 800b10e:	f7ff bb87 	b.w	800a820 <__ieee754_pow+0xc0>
 800b112:	4693      	mov	fp, r2
 800b114:	f7ff bb98 	b.w	800a848 <__ieee754_pow+0xe8>
 800b118:	00000000 	.word	0x00000000
 800b11c:	3fe62e43 	.word	0x3fe62e43
 800b120:	fefa39ef 	.word	0xfefa39ef
 800b124:	3fe62e42 	.word	0x3fe62e42
 800b128:	0ca86c39 	.word	0x0ca86c39
 800b12c:	be205c61 	.word	0xbe205c61
 800b130:	72bea4d0 	.word	0x72bea4d0
 800b134:	3e663769 	.word	0x3e663769
 800b138:	c5d26bf1 	.word	0xc5d26bf1
 800b13c:	3ebbbd41 	.word	0x3ebbbd41
 800b140:	af25de2c 	.word	0xaf25de2c
 800b144:	3f11566a 	.word	0x3f11566a
 800b148:	16bebd93 	.word	0x16bebd93
 800b14c:	3f66c16c 	.word	0x3f66c16c
 800b150:	5555553e 	.word	0x5555553e
 800b154:	3fc55555 	.word	0x3fc55555
 800b158:	c2f8f359 	.word	0xc2f8f359
 800b15c:	01a56e1f 	.word	0x01a56e1f
 800b160:	3fe00000 	.word	0x3fe00000
 800b164:	000fffff 	.word	0x000fffff
 800b168:	3ff00000 	.word	0x3ff00000
 800b16c:	4090cbff 	.word	0x4090cbff
 800b170:	3f6f3400 	.word	0x3f6f3400
 800b174:	652b82fe 	.word	0x652b82fe
 800b178:	3c971547 	.word	0x3c971547

0800b17c <__ieee754_sqrt>:
 800b17c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b180:	4955      	ldr	r1, [pc, #340]	; (800b2d8 <__ieee754_sqrt+0x15c>)
 800b182:	ec55 4b10 	vmov	r4, r5, d0
 800b186:	43a9      	bics	r1, r5
 800b188:	462b      	mov	r3, r5
 800b18a:	462a      	mov	r2, r5
 800b18c:	d112      	bne.n	800b1b4 <__ieee754_sqrt+0x38>
 800b18e:	ee10 2a10 	vmov	r2, s0
 800b192:	ee10 0a10 	vmov	r0, s0
 800b196:	4629      	mov	r1, r5
 800b198:	f7f5 f9de 	bl	8000558 <__aeabi_dmul>
 800b19c:	4602      	mov	r2, r0
 800b19e:	460b      	mov	r3, r1
 800b1a0:	4620      	mov	r0, r4
 800b1a2:	4629      	mov	r1, r5
 800b1a4:	f7f5 f822 	bl	80001ec <__adddf3>
 800b1a8:	4604      	mov	r4, r0
 800b1aa:	460d      	mov	r5, r1
 800b1ac:	ec45 4b10 	vmov	d0, r4, r5
 800b1b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b1b4:	2d00      	cmp	r5, #0
 800b1b6:	ee10 0a10 	vmov	r0, s0
 800b1ba:	4621      	mov	r1, r4
 800b1bc:	dc0f      	bgt.n	800b1de <__ieee754_sqrt+0x62>
 800b1be:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800b1c2:	4330      	orrs	r0, r6
 800b1c4:	d0f2      	beq.n	800b1ac <__ieee754_sqrt+0x30>
 800b1c6:	b155      	cbz	r5, 800b1de <__ieee754_sqrt+0x62>
 800b1c8:	ee10 2a10 	vmov	r2, s0
 800b1cc:	4620      	mov	r0, r4
 800b1ce:	4629      	mov	r1, r5
 800b1d0:	f7f5 f80a 	bl	80001e8 <__aeabi_dsub>
 800b1d4:	4602      	mov	r2, r0
 800b1d6:	460b      	mov	r3, r1
 800b1d8:	f7f5 fae8 	bl	80007ac <__aeabi_ddiv>
 800b1dc:	e7e4      	b.n	800b1a8 <__ieee754_sqrt+0x2c>
 800b1de:	151b      	asrs	r3, r3, #20
 800b1e0:	d073      	beq.n	800b2ca <__ieee754_sqrt+0x14e>
 800b1e2:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800b1e6:	07dd      	lsls	r5, r3, #31
 800b1e8:	f3c2 0213 	ubfx	r2, r2, #0, #20
 800b1ec:	bf48      	it	mi
 800b1ee:	0fc8      	lsrmi	r0, r1, #31
 800b1f0:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800b1f4:	bf44      	itt	mi
 800b1f6:	0049      	lslmi	r1, r1, #1
 800b1f8:	eb00 0242 	addmi.w	r2, r0, r2, lsl #1
 800b1fc:	2500      	movs	r5, #0
 800b1fe:	1058      	asrs	r0, r3, #1
 800b200:	0fcb      	lsrs	r3, r1, #31
 800b202:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 800b206:	0049      	lsls	r1, r1, #1
 800b208:	2316      	movs	r3, #22
 800b20a:	462c      	mov	r4, r5
 800b20c:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 800b210:	19a7      	adds	r7, r4, r6
 800b212:	4297      	cmp	r7, r2
 800b214:	bfde      	ittt	le
 800b216:	19bc      	addle	r4, r7, r6
 800b218:	1bd2      	suble	r2, r2, r7
 800b21a:	19ad      	addle	r5, r5, r6
 800b21c:	0fcf      	lsrs	r7, r1, #31
 800b21e:	3b01      	subs	r3, #1
 800b220:	eb07 0242 	add.w	r2, r7, r2, lsl #1
 800b224:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800b228:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800b22c:	d1f0      	bne.n	800b210 <__ieee754_sqrt+0x94>
 800b22e:	f04f 0c20 	mov.w	ip, #32
 800b232:	469e      	mov	lr, r3
 800b234:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800b238:	42a2      	cmp	r2, r4
 800b23a:	eb06 070e 	add.w	r7, r6, lr
 800b23e:	dc02      	bgt.n	800b246 <__ieee754_sqrt+0xca>
 800b240:	d112      	bne.n	800b268 <__ieee754_sqrt+0xec>
 800b242:	428f      	cmp	r7, r1
 800b244:	d810      	bhi.n	800b268 <__ieee754_sqrt+0xec>
 800b246:	2f00      	cmp	r7, #0
 800b248:	eb07 0e06 	add.w	lr, r7, r6
 800b24c:	da42      	bge.n	800b2d4 <__ieee754_sqrt+0x158>
 800b24e:	f1be 0f00 	cmp.w	lr, #0
 800b252:	db3f      	blt.n	800b2d4 <__ieee754_sqrt+0x158>
 800b254:	f104 0801 	add.w	r8, r4, #1
 800b258:	1b12      	subs	r2, r2, r4
 800b25a:	428f      	cmp	r7, r1
 800b25c:	bf88      	it	hi
 800b25e:	f102 32ff 	addhi.w	r2, r2, #4294967295	; 0xffffffff
 800b262:	1bc9      	subs	r1, r1, r7
 800b264:	4433      	add	r3, r6
 800b266:	4644      	mov	r4, r8
 800b268:	0052      	lsls	r2, r2, #1
 800b26a:	f1bc 0c01 	subs.w	ip, ip, #1
 800b26e:	eb02 72d1 	add.w	r2, r2, r1, lsr #31
 800b272:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800b276:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800b27a:	d1dd      	bne.n	800b238 <__ieee754_sqrt+0xbc>
 800b27c:	430a      	orrs	r2, r1
 800b27e:	d006      	beq.n	800b28e <__ieee754_sqrt+0x112>
 800b280:	1c5c      	adds	r4, r3, #1
 800b282:	bf13      	iteet	ne
 800b284:	3301      	addne	r3, #1
 800b286:	3501      	addeq	r5, #1
 800b288:	4663      	moveq	r3, ip
 800b28a:	f023 0301 	bicne.w	r3, r3, #1
 800b28e:	106a      	asrs	r2, r5, #1
 800b290:	085b      	lsrs	r3, r3, #1
 800b292:	07e9      	lsls	r1, r5, #31
 800b294:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 800b298:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 800b29c:	bf48      	it	mi
 800b29e:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 800b2a2:	eb02 5500 	add.w	r5, r2, r0, lsl #20
 800b2a6:	461c      	mov	r4, r3
 800b2a8:	e780      	b.n	800b1ac <__ieee754_sqrt+0x30>
 800b2aa:	0aca      	lsrs	r2, r1, #11
 800b2ac:	3815      	subs	r0, #21
 800b2ae:	0549      	lsls	r1, r1, #21
 800b2b0:	2a00      	cmp	r2, #0
 800b2b2:	d0fa      	beq.n	800b2aa <__ieee754_sqrt+0x12e>
 800b2b4:	02d6      	lsls	r6, r2, #11
 800b2b6:	d50a      	bpl.n	800b2ce <__ieee754_sqrt+0x152>
 800b2b8:	f1c3 0420 	rsb	r4, r3, #32
 800b2bc:	fa21 f404 	lsr.w	r4, r1, r4
 800b2c0:	1e5d      	subs	r5, r3, #1
 800b2c2:	4099      	lsls	r1, r3
 800b2c4:	4322      	orrs	r2, r4
 800b2c6:	1b43      	subs	r3, r0, r5
 800b2c8:	e78b      	b.n	800b1e2 <__ieee754_sqrt+0x66>
 800b2ca:	4618      	mov	r0, r3
 800b2cc:	e7f0      	b.n	800b2b0 <__ieee754_sqrt+0x134>
 800b2ce:	0052      	lsls	r2, r2, #1
 800b2d0:	3301      	adds	r3, #1
 800b2d2:	e7ef      	b.n	800b2b4 <__ieee754_sqrt+0x138>
 800b2d4:	46a0      	mov	r8, r4
 800b2d6:	e7bf      	b.n	800b258 <__ieee754_sqrt+0xdc>
 800b2d8:	7ff00000 	.word	0x7ff00000
 800b2dc:	00000000 	.word	0x00000000

0800b2e0 <atan>:
 800b2e0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b2e4:	ec55 4b10 	vmov	r4, r5, d0
 800b2e8:	4bc3      	ldr	r3, [pc, #780]	; (800b5f8 <atan+0x318>)
 800b2ea:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800b2ee:	429e      	cmp	r6, r3
 800b2f0:	46ab      	mov	fp, r5
 800b2f2:	dd18      	ble.n	800b326 <atan+0x46>
 800b2f4:	4bc1      	ldr	r3, [pc, #772]	; (800b5fc <atan+0x31c>)
 800b2f6:	429e      	cmp	r6, r3
 800b2f8:	dc01      	bgt.n	800b2fe <atan+0x1e>
 800b2fa:	d109      	bne.n	800b310 <atan+0x30>
 800b2fc:	b144      	cbz	r4, 800b310 <atan+0x30>
 800b2fe:	4622      	mov	r2, r4
 800b300:	462b      	mov	r3, r5
 800b302:	4620      	mov	r0, r4
 800b304:	4629      	mov	r1, r5
 800b306:	f7f4 ff71 	bl	80001ec <__adddf3>
 800b30a:	4604      	mov	r4, r0
 800b30c:	460d      	mov	r5, r1
 800b30e:	e006      	b.n	800b31e <atan+0x3e>
 800b310:	f1bb 0f00 	cmp.w	fp, #0
 800b314:	f340 8131 	ble.w	800b57a <atan+0x29a>
 800b318:	a59b      	add	r5, pc, #620	; (adr r5, 800b588 <atan+0x2a8>)
 800b31a:	e9d5 4500 	ldrd	r4, r5, [r5]
 800b31e:	ec45 4b10 	vmov	d0, r4, r5
 800b322:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b326:	4bb6      	ldr	r3, [pc, #728]	; (800b600 <atan+0x320>)
 800b328:	429e      	cmp	r6, r3
 800b32a:	dc14      	bgt.n	800b356 <atan+0x76>
 800b32c:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 800b330:	429e      	cmp	r6, r3
 800b332:	dc0d      	bgt.n	800b350 <atan+0x70>
 800b334:	a396      	add	r3, pc, #600	; (adr r3, 800b590 <atan+0x2b0>)
 800b336:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b33a:	ee10 0a10 	vmov	r0, s0
 800b33e:	4629      	mov	r1, r5
 800b340:	f7f4 ff54 	bl	80001ec <__adddf3>
 800b344:	2200      	movs	r2, #0
 800b346:	4baf      	ldr	r3, [pc, #700]	; (800b604 <atan+0x324>)
 800b348:	f7f5 fde8 	bl	8000f1c <__aeabi_dcmpgt>
 800b34c:	2800      	cmp	r0, #0
 800b34e:	d1e6      	bne.n	800b31e <atan+0x3e>
 800b350:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 800b354:	e02b      	b.n	800b3ae <atan+0xce>
 800b356:	f000 f963 	bl	800b620 <fabs>
 800b35a:	4bab      	ldr	r3, [pc, #684]	; (800b608 <atan+0x328>)
 800b35c:	429e      	cmp	r6, r3
 800b35e:	ec55 4b10 	vmov	r4, r5, d0
 800b362:	f300 80bf 	bgt.w	800b4e4 <atan+0x204>
 800b366:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 800b36a:	429e      	cmp	r6, r3
 800b36c:	f300 80a0 	bgt.w	800b4b0 <atan+0x1d0>
 800b370:	ee10 2a10 	vmov	r2, s0
 800b374:	ee10 0a10 	vmov	r0, s0
 800b378:	462b      	mov	r3, r5
 800b37a:	4629      	mov	r1, r5
 800b37c:	f7f4 ff36 	bl	80001ec <__adddf3>
 800b380:	2200      	movs	r2, #0
 800b382:	4ba0      	ldr	r3, [pc, #640]	; (800b604 <atan+0x324>)
 800b384:	f7f4 ff30 	bl	80001e8 <__aeabi_dsub>
 800b388:	2200      	movs	r2, #0
 800b38a:	4606      	mov	r6, r0
 800b38c:	460f      	mov	r7, r1
 800b38e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800b392:	4620      	mov	r0, r4
 800b394:	4629      	mov	r1, r5
 800b396:	f7f4 ff29 	bl	80001ec <__adddf3>
 800b39a:	4602      	mov	r2, r0
 800b39c:	460b      	mov	r3, r1
 800b39e:	4630      	mov	r0, r6
 800b3a0:	4639      	mov	r1, r7
 800b3a2:	f7f5 fa03 	bl	80007ac <__aeabi_ddiv>
 800b3a6:	f04f 0a00 	mov.w	sl, #0
 800b3aa:	4604      	mov	r4, r0
 800b3ac:	460d      	mov	r5, r1
 800b3ae:	4622      	mov	r2, r4
 800b3b0:	462b      	mov	r3, r5
 800b3b2:	4620      	mov	r0, r4
 800b3b4:	4629      	mov	r1, r5
 800b3b6:	f7f5 f8cf 	bl	8000558 <__aeabi_dmul>
 800b3ba:	4602      	mov	r2, r0
 800b3bc:	460b      	mov	r3, r1
 800b3be:	4680      	mov	r8, r0
 800b3c0:	4689      	mov	r9, r1
 800b3c2:	f7f5 f8c9 	bl	8000558 <__aeabi_dmul>
 800b3c6:	a374      	add	r3, pc, #464	; (adr r3, 800b598 <atan+0x2b8>)
 800b3c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b3cc:	4606      	mov	r6, r0
 800b3ce:	460f      	mov	r7, r1
 800b3d0:	f7f5 f8c2 	bl	8000558 <__aeabi_dmul>
 800b3d4:	a372      	add	r3, pc, #456	; (adr r3, 800b5a0 <atan+0x2c0>)
 800b3d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b3da:	f7f4 ff07 	bl	80001ec <__adddf3>
 800b3de:	4632      	mov	r2, r6
 800b3e0:	463b      	mov	r3, r7
 800b3e2:	f7f5 f8b9 	bl	8000558 <__aeabi_dmul>
 800b3e6:	a370      	add	r3, pc, #448	; (adr r3, 800b5a8 <atan+0x2c8>)
 800b3e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b3ec:	f7f4 fefe 	bl	80001ec <__adddf3>
 800b3f0:	4632      	mov	r2, r6
 800b3f2:	463b      	mov	r3, r7
 800b3f4:	f7f5 f8b0 	bl	8000558 <__aeabi_dmul>
 800b3f8:	a36d      	add	r3, pc, #436	; (adr r3, 800b5b0 <atan+0x2d0>)
 800b3fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b3fe:	f7f4 fef5 	bl	80001ec <__adddf3>
 800b402:	4632      	mov	r2, r6
 800b404:	463b      	mov	r3, r7
 800b406:	f7f5 f8a7 	bl	8000558 <__aeabi_dmul>
 800b40a:	a36b      	add	r3, pc, #428	; (adr r3, 800b5b8 <atan+0x2d8>)
 800b40c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b410:	f7f4 feec 	bl	80001ec <__adddf3>
 800b414:	4632      	mov	r2, r6
 800b416:	463b      	mov	r3, r7
 800b418:	f7f5 f89e 	bl	8000558 <__aeabi_dmul>
 800b41c:	a368      	add	r3, pc, #416	; (adr r3, 800b5c0 <atan+0x2e0>)
 800b41e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b422:	f7f4 fee3 	bl	80001ec <__adddf3>
 800b426:	4642      	mov	r2, r8
 800b428:	464b      	mov	r3, r9
 800b42a:	f7f5 f895 	bl	8000558 <__aeabi_dmul>
 800b42e:	a366      	add	r3, pc, #408	; (adr r3, 800b5c8 <atan+0x2e8>)
 800b430:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b434:	4680      	mov	r8, r0
 800b436:	4689      	mov	r9, r1
 800b438:	4630      	mov	r0, r6
 800b43a:	4639      	mov	r1, r7
 800b43c:	f7f5 f88c 	bl	8000558 <__aeabi_dmul>
 800b440:	a363      	add	r3, pc, #396	; (adr r3, 800b5d0 <atan+0x2f0>)
 800b442:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b446:	f7f4 fecf 	bl	80001e8 <__aeabi_dsub>
 800b44a:	4632      	mov	r2, r6
 800b44c:	463b      	mov	r3, r7
 800b44e:	f7f5 f883 	bl	8000558 <__aeabi_dmul>
 800b452:	a361      	add	r3, pc, #388	; (adr r3, 800b5d8 <atan+0x2f8>)
 800b454:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b458:	f7f4 fec6 	bl	80001e8 <__aeabi_dsub>
 800b45c:	4632      	mov	r2, r6
 800b45e:	463b      	mov	r3, r7
 800b460:	f7f5 f87a 	bl	8000558 <__aeabi_dmul>
 800b464:	a35e      	add	r3, pc, #376	; (adr r3, 800b5e0 <atan+0x300>)
 800b466:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b46a:	f7f4 febd 	bl	80001e8 <__aeabi_dsub>
 800b46e:	4632      	mov	r2, r6
 800b470:	463b      	mov	r3, r7
 800b472:	f7f5 f871 	bl	8000558 <__aeabi_dmul>
 800b476:	a35c      	add	r3, pc, #368	; (adr r3, 800b5e8 <atan+0x308>)
 800b478:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b47c:	f7f4 feb4 	bl	80001e8 <__aeabi_dsub>
 800b480:	4632      	mov	r2, r6
 800b482:	463b      	mov	r3, r7
 800b484:	f7f5 f868 	bl	8000558 <__aeabi_dmul>
 800b488:	4602      	mov	r2, r0
 800b48a:	460b      	mov	r3, r1
 800b48c:	4640      	mov	r0, r8
 800b48e:	4649      	mov	r1, r9
 800b490:	f7f4 feac 	bl	80001ec <__adddf3>
 800b494:	4622      	mov	r2, r4
 800b496:	462b      	mov	r3, r5
 800b498:	f7f5 f85e 	bl	8000558 <__aeabi_dmul>
 800b49c:	f1ba 3fff 	cmp.w	sl, #4294967295	; 0xffffffff
 800b4a0:	4602      	mov	r2, r0
 800b4a2:	460b      	mov	r3, r1
 800b4a4:	d14b      	bne.n	800b53e <atan+0x25e>
 800b4a6:	4620      	mov	r0, r4
 800b4a8:	4629      	mov	r1, r5
 800b4aa:	f7f4 fe9d 	bl	80001e8 <__aeabi_dsub>
 800b4ae:	e72c      	b.n	800b30a <atan+0x2a>
 800b4b0:	ee10 0a10 	vmov	r0, s0
 800b4b4:	2200      	movs	r2, #0
 800b4b6:	4b53      	ldr	r3, [pc, #332]	; (800b604 <atan+0x324>)
 800b4b8:	4629      	mov	r1, r5
 800b4ba:	f7f4 fe95 	bl	80001e8 <__aeabi_dsub>
 800b4be:	2200      	movs	r2, #0
 800b4c0:	4606      	mov	r6, r0
 800b4c2:	460f      	mov	r7, r1
 800b4c4:	4b4f      	ldr	r3, [pc, #316]	; (800b604 <atan+0x324>)
 800b4c6:	4620      	mov	r0, r4
 800b4c8:	4629      	mov	r1, r5
 800b4ca:	f7f4 fe8f 	bl	80001ec <__adddf3>
 800b4ce:	4602      	mov	r2, r0
 800b4d0:	460b      	mov	r3, r1
 800b4d2:	4630      	mov	r0, r6
 800b4d4:	4639      	mov	r1, r7
 800b4d6:	f7f5 f969 	bl	80007ac <__aeabi_ddiv>
 800b4da:	f04f 0a01 	mov.w	sl, #1
 800b4de:	4604      	mov	r4, r0
 800b4e0:	460d      	mov	r5, r1
 800b4e2:	e764      	b.n	800b3ae <atan+0xce>
 800b4e4:	4b49      	ldr	r3, [pc, #292]	; (800b60c <atan+0x32c>)
 800b4e6:	429e      	cmp	r6, r3
 800b4e8:	dc1d      	bgt.n	800b526 <atan+0x246>
 800b4ea:	ee10 0a10 	vmov	r0, s0
 800b4ee:	2200      	movs	r2, #0
 800b4f0:	4b47      	ldr	r3, [pc, #284]	; (800b610 <atan+0x330>)
 800b4f2:	4629      	mov	r1, r5
 800b4f4:	f7f4 fe78 	bl	80001e8 <__aeabi_dsub>
 800b4f8:	2200      	movs	r2, #0
 800b4fa:	4606      	mov	r6, r0
 800b4fc:	460f      	mov	r7, r1
 800b4fe:	4b44      	ldr	r3, [pc, #272]	; (800b610 <atan+0x330>)
 800b500:	4620      	mov	r0, r4
 800b502:	4629      	mov	r1, r5
 800b504:	f7f5 f828 	bl	8000558 <__aeabi_dmul>
 800b508:	2200      	movs	r2, #0
 800b50a:	4b3e      	ldr	r3, [pc, #248]	; (800b604 <atan+0x324>)
 800b50c:	f7f4 fe6e 	bl	80001ec <__adddf3>
 800b510:	4602      	mov	r2, r0
 800b512:	460b      	mov	r3, r1
 800b514:	4630      	mov	r0, r6
 800b516:	4639      	mov	r1, r7
 800b518:	f7f5 f948 	bl	80007ac <__aeabi_ddiv>
 800b51c:	f04f 0a02 	mov.w	sl, #2
 800b520:	4604      	mov	r4, r0
 800b522:	460d      	mov	r5, r1
 800b524:	e743      	b.n	800b3ae <atan+0xce>
 800b526:	462b      	mov	r3, r5
 800b528:	ee10 2a10 	vmov	r2, s0
 800b52c:	2000      	movs	r0, #0
 800b52e:	4939      	ldr	r1, [pc, #228]	; (800b614 <atan+0x334>)
 800b530:	f7f5 f93c 	bl	80007ac <__aeabi_ddiv>
 800b534:	f04f 0a03 	mov.w	sl, #3
 800b538:	4604      	mov	r4, r0
 800b53a:	460d      	mov	r5, r1
 800b53c:	e737      	b.n	800b3ae <atan+0xce>
 800b53e:	4b36      	ldr	r3, [pc, #216]	; (800b618 <atan+0x338>)
 800b540:	4e36      	ldr	r6, [pc, #216]	; (800b61c <atan+0x33c>)
 800b542:	ea4f 0aca 	mov.w	sl, sl, lsl #3
 800b546:	4456      	add	r6, sl
 800b548:	449a      	add	sl, r3
 800b54a:	e9da 2300 	ldrd	r2, r3, [sl]
 800b54e:	f7f4 fe4b 	bl	80001e8 <__aeabi_dsub>
 800b552:	4622      	mov	r2, r4
 800b554:	462b      	mov	r3, r5
 800b556:	f7f4 fe47 	bl	80001e8 <__aeabi_dsub>
 800b55a:	4602      	mov	r2, r0
 800b55c:	460b      	mov	r3, r1
 800b55e:	e9d6 0100 	ldrd	r0, r1, [r6]
 800b562:	f7f4 fe41 	bl	80001e8 <__aeabi_dsub>
 800b566:	f1bb 0f00 	cmp.w	fp, #0
 800b56a:	4604      	mov	r4, r0
 800b56c:	460d      	mov	r5, r1
 800b56e:	f6bf aed6 	bge.w	800b31e <atan+0x3e>
 800b572:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800b576:	461d      	mov	r5, r3
 800b578:	e6d1      	b.n	800b31e <atan+0x3e>
 800b57a:	a51d      	add	r5, pc, #116	; (adr r5, 800b5f0 <atan+0x310>)
 800b57c:	e9d5 4500 	ldrd	r4, r5, [r5]
 800b580:	e6cd      	b.n	800b31e <atan+0x3e>
 800b582:	bf00      	nop
 800b584:	f3af 8000 	nop.w
 800b588:	54442d18 	.word	0x54442d18
 800b58c:	3ff921fb 	.word	0x3ff921fb
 800b590:	8800759c 	.word	0x8800759c
 800b594:	7e37e43c 	.word	0x7e37e43c
 800b598:	e322da11 	.word	0xe322da11
 800b59c:	3f90ad3a 	.word	0x3f90ad3a
 800b5a0:	24760deb 	.word	0x24760deb
 800b5a4:	3fa97b4b 	.word	0x3fa97b4b
 800b5a8:	a0d03d51 	.word	0xa0d03d51
 800b5ac:	3fb10d66 	.word	0x3fb10d66
 800b5b0:	c54c206e 	.word	0xc54c206e
 800b5b4:	3fb745cd 	.word	0x3fb745cd
 800b5b8:	920083ff 	.word	0x920083ff
 800b5bc:	3fc24924 	.word	0x3fc24924
 800b5c0:	5555550d 	.word	0x5555550d
 800b5c4:	3fd55555 	.word	0x3fd55555
 800b5c8:	2c6a6c2f 	.word	0x2c6a6c2f
 800b5cc:	bfa2b444 	.word	0xbfa2b444
 800b5d0:	52defd9a 	.word	0x52defd9a
 800b5d4:	3fadde2d 	.word	0x3fadde2d
 800b5d8:	af749a6d 	.word	0xaf749a6d
 800b5dc:	3fb3b0f2 	.word	0x3fb3b0f2
 800b5e0:	fe231671 	.word	0xfe231671
 800b5e4:	3fbc71c6 	.word	0x3fbc71c6
 800b5e8:	9998ebc4 	.word	0x9998ebc4
 800b5ec:	3fc99999 	.word	0x3fc99999
 800b5f0:	54442d18 	.word	0x54442d18
 800b5f4:	bff921fb 	.word	0xbff921fb
 800b5f8:	440fffff 	.word	0x440fffff
 800b5fc:	7ff00000 	.word	0x7ff00000
 800b600:	3fdbffff 	.word	0x3fdbffff
 800b604:	3ff00000 	.word	0x3ff00000
 800b608:	3ff2ffff 	.word	0x3ff2ffff
 800b60c:	40037fff 	.word	0x40037fff
 800b610:	3ff80000 	.word	0x3ff80000
 800b614:	bff00000 	.word	0xbff00000
 800b618:	0800c2b0 	.word	0x0800c2b0
 800b61c:	0800c290 	.word	0x0800c290

0800b620 <fabs>:
 800b620:	ec51 0b10 	vmov	r0, r1, d0
 800b624:	ee10 2a10 	vmov	r2, s0
 800b628:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800b62c:	ec43 2b10 	vmov	d0, r2, r3
 800b630:	4770      	bx	lr

0800b632 <finite>:
 800b632:	ee10 3a90 	vmov	r3, s1
 800b636:	f043 4000 	orr.w	r0, r3, #2147483648	; 0x80000000
 800b63a:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 800b63e:	0fc0      	lsrs	r0, r0, #31
 800b640:	4770      	bx	lr

0800b642 <matherr>:
 800b642:	2000      	movs	r0, #0
 800b644:	4770      	bx	lr
	...

0800b648 <nan>:
 800b648:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800b650 <nan+0x8>
 800b64c:	4770      	bx	lr
 800b64e:	bf00      	nop
 800b650:	00000000 	.word	0x00000000
 800b654:	7ff80000 	.word	0x7ff80000

0800b658 <rint>:
 800b658:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b65a:	ec51 0b10 	vmov	r0, r1, d0
 800b65e:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800b662:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 800b666:	2e13      	cmp	r6, #19
 800b668:	460b      	mov	r3, r1
 800b66a:	ee10 4a10 	vmov	r4, s0
 800b66e:	ea4f 75d1 	mov.w	r5, r1, lsr #31
 800b672:	dc56      	bgt.n	800b722 <rint+0xca>
 800b674:	2e00      	cmp	r6, #0
 800b676:	da2b      	bge.n	800b6d0 <rint+0x78>
 800b678:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 800b67c:	4302      	orrs	r2, r0
 800b67e:	d023      	beq.n	800b6c8 <rint+0x70>
 800b680:	f3c1 0213 	ubfx	r2, r1, #0, #20
 800b684:	4302      	orrs	r2, r0
 800b686:	4254      	negs	r4, r2
 800b688:	4314      	orrs	r4, r2
 800b68a:	0c4b      	lsrs	r3, r1, #17
 800b68c:	0b24      	lsrs	r4, r4, #12
 800b68e:	045b      	lsls	r3, r3, #17
 800b690:	f404 2400 	and.w	r4, r4, #524288	; 0x80000
 800b694:	ea44 0103 	orr.w	r1, r4, r3
 800b698:	460b      	mov	r3, r1
 800b69a:	492f      	ldr	r1, [pc, #188]	; (800b758 <rint+0x100>)
 800b69c:	eb01 01c5 	add.w	r1, r1, r5, lsl #3
 800b6a0:	e9d1 6700 	ldrd	r6, r7, [r1]
 800b6a4:	4602      	mov	r2, r0
 800b6a6:	4639      	mov	r1, r7
 800b6a8:	4630      	mov	r0, r6
 800b6aa:	f7f4 fd9f 	bl	80001ec <__adddf3>
 800b6ae:	e9cd 0100 	strd	r0, r1, [sp]
 800b6b2:	463b      	mov	r3, r7
 800b6b4:	4632      	mov	r2, r6
 800b6b6:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b6ba:	f7f4 fd95 	bl	80001e8 <__aeabi_dsub>
 800b6be:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800b6c2:	ea43 77c5 	orr.w	r7, r3, r5, lsl #31
 800b6c6:	4639      	mov	r1, r7
 800b6c8:	ec41 0b10 	vmov	d0, r0, r1
 800b6cc:	b003      	add	sp, #12
 800b6ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b6d0:	4a22      	ldr	r2, [pc, #136]	; (800b75c <rint+0x104>)
 800b6d2:	4132      	asrs	r2, r6
 800b6d4:	ea01 0702 	and.w	r7, r1, r2
 800b6d8:	4307      	orrs	r7, r0
 800b6da:	d0f5      	beq.n	800b6c8 <rint+0x70>
 800b6dc:	0852      	lsrs	r2, r2, #1
 800b6de:	4011      	ands	r1, r2
 800b6e0:	430c      	orrs	r4, r1
 800b6e2:	d00b      	beq.n	800b6fc <rint+0xa4>
 800b6e4:	ea23 0202 	bic.w	r2, r3, r2
 800b6e8:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800b6ec:	2e13      	cmp	r6, #19
 800b6ee:	fa43 f306 	asr.w	r3, r3, r6
 800b6f2:	bf0c      	ite	eq
 800b6f4:	f04f 4400 	moveq.w	r4, #2147483648	; 0x80000000
 800b6f8:	2400      	movne	r4, #0
 800b6fa:	4313      	orrs	r3, r2
 800b6fc:	4916      	ldr	r1, [pc, #88]	; (800b758 <rint+0x100>)
 800b6fe:	eb01 05c5 	add.w	r5, r1, r5, lsl #3
 800b702:	4622      	mov	r2, r4
 800b704:	e9d5 4500 	ldrd	r4, r5, [r5]
 800b708:	4620      	mov	r0, r4
 800b70a:	4629      	mov	r1, r5
 800b70c:	f7f4 fd6e 	bl	80001ec <__adddf3>
 800b710:	e9cd 0100 	strd	r0, r1, [sp]
 800b714:	4622      	mov	r2, r4
 800b716:	462b      	mov	r3, r5
 800b718:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b71c:	f7f4 fd64 	bl	80001e8 <__aeabi_dsub>
 800b720:	e7d2      	b.n	800b6c8 <rint+0x70>
 800b722:	2e33      	cmp	r6, #51	; 0x33
 800b724:	dd07      	ble.n	800b736 <rint+0xde>
 800b726:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800b72a:	d1cd      	bne.n	800b6c8 <rint+0x70>
 800b72c:	ee10 2a10 	vmov	r2, s0
 800b730:	f7f4 fd5c 	bl	80001ec <__adddf3>
 800b734:	e7c8      	b.n	800b6c8 <rint+0x70>
 800b736:	f2a2 4613 	subw	r6, r2, #1043	; 0x413
 800b73a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800b73e:	40f2      	lsrs	r2, r6
 800b740:	4210      	tst	r0, r2
 800b742:	d0c1      	beq.n	800b6c8 <rint+0x70>
 800b744:	0852      	lsrs	r2, r2, #1
 800b746:	4210      	tst	r0, r2
 800b748:	bf1f      	itttt	ne
 800b74a:	f04f 4480 	movne.w	r4, #1073741824	; 0x40000000
 800b74e:	ea20 0202 	bicne.w	r2, r0, r2
 800b752:	4134      	asrne	r4, r6
 800b754:	4314      	orrne	r4, r2
 800b756:	e7d1      	b.n	800b6fc <rint+0xa4>
 800b758:	0800c2d0 	.word	0x0800c2d0
 800b75c:	000fffff 	.word	0x000fffff

0800b760 <scalbn>:
 800b760:	b570      	push	{r4, r5, r6, lr}
 800b762:	ec55 4b10 	vmov	r4, r5, d0
 800b766:	f3c5 520a 	ubfx	r2, r5, #20, #11
 800b76a:	4606      	mov	r6, r0
 800b76c:	462b      	mov	r3, r5
 800b76e:	b9aa      	cbnz	r2, 800b79c <scalbn+0x3c>
 800b770:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800b774:	4323      	orrs	r3, r4
 800b776:	d03b      	beq.n	800b7f0 <scalbn+0x90>
 800b778:	4b31      	ldr	r3, [pc, #196]	; (800b840 <scalbn+0xe0>)
 800b77a:	4629      	mov	r1, r5
 800b77c:	2200      	movs	r2, #0
 800b77e:	ee10 0a10 	vmov	r0, s0
 800b782:	f7f4 fee9 	bl	8000558 <__aeabi_dmul>
 800b786:	4b2f      	ldr	r3, [pc, #188]	; (800b844 <scalbn+0xe4>)
 800b788:	429e      	cmp	r6, r3
 800b78a:	4604      	mov	r4, r0
 800b78c:	460d      	mov	r5, r1
 800b78e:	da12      	bge.n	800b7b6 <scalbn+0x56>
 800b790:	a327      	add	r3, pc, #156	; (adr r3, 800b830 <scalbn+0xd0>)
 800b792:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b796:	f7f4 fedf 	bl	8000558 <__aeabi_dmul>
 800b79a:	e009      	b.n	800b7b0 <scalbn+0x50>
 800b79c:	f240 71ff 	movw	r1, #2047	; 0x7ff
 800b7a0:	428a      	cmp	r2, r1
 800b7a2:	d10c      	bne.n	800b7be <scalbn+0x5e>
 800b7a4:	ee10 2a10 	vmov	r2, s0
 800b7a8:	4620      	mov	r0, r4
 800b7aa:	4629      	mov	r1, r5
 800b7ac:	f7f4 fd1e 	bl	80001ec <__adddf3>
 800b7b0:	4604      	mov	r4, r0
 800b7b2:	460d      	mov	r5, r1
 800b7b4:	e01c      	b.n	800b7f0 <scalbn+0x90>
 800b7b6:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800b7ba:	460b      	mov	r3, r1
 800b7bc:	3a36      	subs	r2, #54	; 0x36
 800b7be:	4432      	add	r2, r6
 800b7c0:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800b7c4:	428a      	cmp	r2, r1
 800b7c6:	dd0b      	ble.n	800b7e0 <scalbn+0x80>
 800b7c8:	ec45 4b11 	vmov	d1, r4, r5
 800b7cc:	ed9f 0b1a 	vldr	d0, [pc, #104]	; 800b838 <scalbn+0xd8>
 800b7d0:	f000 f83c 	bl	800b84c <copysign>
 800b7d4:	a318      	add	r3, pc, #96	; (adr r3, 800b838 <scalbn+0xd8>)
 800b7d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b7da:	ec51 0b10 	vmov	r0, r1, d0
 800b7de:	e7da      	b.n	800b796 <scalbn+0x36>
 800b7e0:	2a00      	cmp	r2, #0
 800b7e2:	dd08      	ble.n	800b7f6 <scalbn+0x96>
 800b7e4:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800b7e8:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800b7ec:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800b7f0:	ec45 4b10 	vmov	d0, r4, r5
 800b7f4:	bd70      	pop	{r4, r5, r6, pc}
 800b7f6:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800b7fa:	da0d      	bge.n	800b818 <scalbn+0xb8>
 800b7fc:	f24c 3350 	movw	r3, #50000	; 0xc350
 800b800:	429e      	cmp	r6, r3
 800b802:	ec45 4b11 	vmov	d1, r4, r5
 800b806:	dce1      	bgt.n	800b7cc <scalbn+0x6c>
 800b808:	ed9f 0b09 	vldr	d0, [pc, #36]	; 800b830 <scalbn+0xd0>
 800b80c:	f000 f81e 	bl	800b84c <copysign>
 800b810:	a307      	add	r3, pc, #28	; (adr r3, 800b830 <scalbn+0xd0>)
 800b812:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b816:	e7e0      	b.n	800b7da <scalbn+0x7a>
 800b818:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800b81c:	3236      	adds	r2, #54	; 0x36
 800b81e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800b822:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800b826:	4620      	mov	r0, r4
 800b828:	4629      	mov	r1, r5
 800b82a:	2200      	movs	r2, #0
 800b82c:	4b06      	ldr	r3, [pc, #24]	; (800b848 <scalbn+0xe8>)
 800b82e:	e7b2      	b.n	800b796 <scalbn+0x36>
 800b830:	c2f8f359 	.word	0xc2f8f359
 800b834:	01a56e1f 	.word	0x01a56e1f
 800b838:	8800759c 	.word	0x8800759c
 800b83c:	7e37e43c 	.word	0x7e37e43c
 800b840:	43500000 	.word	0x43500000
 800b844:	ffff3cb0 	.word	0xffff3cb0
 800b848:	3c900000 	.word	0x3c900000

0800b84c <copysign>:
 800b84c:	ec51 0b10 	vmov	r0, r1, d0
 800b850:	ee11 0a90 	vmov	r0, s3
 800b854:	ee10 2a10 	vmov	r2, s0
 800b858:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800b85c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 800b860:	ea41 0300 	orr.w	r3, r1, r0
 800b864:	ec43 2b10 	vmov	d0, r2, r3
 800b868:	4770      	bx	lr
	...

0800b86c <_init>:
 800b86c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b86e:	bf00      	nop
 800b870:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b872:	bc08      	pop	{r3}
 800b874:	469e      	mov	lr, r3
 800b876:	4770      	bx	lr

0800b878 <_fini>:
 800b878:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b87a:	bf00      	nop
 800b87c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b87e:	bc08      	pop	{r3}
 800b880:	469e      	mov	lr, r3
 800b882:	4770      	bx	lr
