0.6
2019.1
May 24 2019
15:06:07
D:/UNL_Spring_2021/CSCE_436/Lab1/Lab_1/Lab_1.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
D:/UNL_Spring_2021/CSCE_436/Lab1/Lab_1/Lab_1.srcs/sources_1/imports/Code/dvid.vhdl,1612555128,vhdl,D:/UNL_Spring_2021/CSCE_436/Lab1/Lab_1/Lab_1.srcs/sources_1/imports/Code/video.vhdl,,,dvid,,,,,,,,
D:/UNL_Spring_2021/CSCE_436/Lab1/Lab_1/Lab_1.srcs/sources_1/imports/Code/lab1.vhdl,1612555062,vhdl,,,,lab1,,,,,,,,
D:/UNL_Spring_2021/CSCE_436/Lab1/Lab_1/Lab_1.srcs/sources_1/imports/Code/tdms.vhdl,1612555134,vhdl,,,,tdms_encoder,,,,,,,,
D:/UNL_Spring_2021/CSCE_436/Lab1/Lab_1/Lab_1.srcs/sources_1/imports/Code/video.vhdl,1612555117,vhdl,,,,video,,,,,,,,
D:/UNL_Spring_2021/CSCE_436/Lab1/Lab_1/Lab_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_sim_netlist.vhdl,1612556854,vhdl,,,,clk_wiz_0;clk_wiz_0_clk_wiz_0_clk_wiz,,,,,,,,
D:/UNL_Spring_2021/CSCE_436/Lab1/Lab_1/Lab_1.srcs/sources_1/new/vga.vhd,1612555884,vhdl,,,,vga,,,,,,,,
