// Copyright (C) 2025  Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Altera and sold by Altera or its authorized distributors.  Please
// refer to the Altera Software License Subscription Agreements 
// on the Quartus Prime software download page.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition"

// DATE "05/11/2025 02:50:37"

// 
// Device: Altera EP4CE22F17C8L Package FBGA256
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module tp2_e5_ERV25_grupo2 (
	branch_prediction,
	is_branch,
	increment_counter,
	clk,
	reset,
	pc_fetch,
	pc_fetch_update,
	pc_target_update,
	wr_enable2_,
	address2_,
	pc_target_prediction,
	ram_out1_,
	ram_out2_,
	wr_data2_);
output 	branch_prediction;
input 	is_branch;
input 	increment_counter;
input 	clk;
input 	reset;
input 	[31:0] pc_fetch;
input 	[31:0] pc_fetch_update;
input 	[31:0] pc_target_update;
output 	wr_enable2_;
output 	[5:0] address2_;
output 	[31:0] pc_target_prediction;
output 	[31:0] ram_out1_;
output 	[31:0] ram_out2_;
output 	[31:0] wr_data2_;

// Design Ports Information
// branch_prediction	// pc_fetch[31]	// pc_fetch[30]	// pc_fetch[29]	// pc_fetch[28]	// pc_fetch[27]	// pc_fetch[26]	// pc_fetch[25]	// pc_fetch[24]	// pc_fetch[23]	// pc_fetch[22]	// pc_fetch[21]	// pc_fetch[20]	// pc_fetch[19]	// pc_fetch[18]	// pc_fetch[17]	// pc_fetch[16]	// pc_fetch[15]	// pc_fetch[14]	// pc_fetch[13]	// pc_fetch[12]	// pc_fetch[11]	// pc_fetch_update[31]	// pc_fetch_update[30]	// pc_fetch_update[29]	// pc_fetch_update[28]	// pc_fetch_update[27]	// pc_fetch_update[26]	// pc_fetch_update[25]	// pc_fetch_update[24]	// pc_fetch_update[23]	// pc_fetch_update[22]	// pc_fetch_update[21]	// pc_fetch_update[20]	// pc_fetch_update[19]	// pc_fetch_update[18]	// pc_fetch_update[17]	// pc_fetch_update[16]	// pc_fetch_update[15]	// pc_fetch_update[14]	// pc_fetch_update[13]	// pc_fetch_update[12]	// pc_fetch_update[11]	// pc_target_update[31]	// pc_target_update[30]	// pc_target_update[29]	// pc_target_update[28]	// pc_target_update[27]	// pc_target_update[26]	// pc_target_update[25]	// pc_target_update[24]	// pc_target_update[23]	// pc_target_update[22]	// pc_target_update[21]	// pc_target_update[20]	// pc_target_update[19]	// pc_target_update[18]	// pc_target_update[17]	// pc_target_update[16]	// pc_target_update[15]	// pc_target_update[14]	// pc_target_update[13]	// pc_target_update[12]	// pc_target_update[11]	// wr_enable2_	// address2_[5]	// address2_[4]	// address2_[3]	// address2_[2]	// address2_[1]	// address2_[0]	// pc_target_prediction[31]	// pc_target_prediction[30]	// pc_target_prediction[29]	// pc_target_prediction[28]	// pc_target_prediction[27]	// pc_target_prediction[26]	// pc_target_prediction[25]	// pc_target_prediction[24]	// pc_target_prediction[23]	// pc_target_prediction[22]	// pc_target_prediction[21]	// pc_target_prediction[20]	// pc_target_prediction[19]	// pc_target_prediction[18]	// pc_target_prediction[17]	// pc_target_prediction[16]	// pc_target_prediction[15]	// pc_target_prediction[14]	// pc_target_prediction[13]	// pc_target_prediction[12]	// pc_target_prediction[11]	// pc_target_prediction[10]	// pc_target_prediction[9]	// pc_target_prediction[8]	// pc_target_prediction[7]	// pc_target_prediction[6]	// pc_target_prediction[5]	// pc_target_prediction[4]	// pc_target_prediction[3]	// pc_target_prediction[2]	// pc_target_prediction[1]	// pc_target_prediction[0]	// ram_out1_[31]	// ram_out1_[30]	// ram_out1_[29]	// ram_out1_[28]	// ram_out1_[27]	// ram_out1_[26]	// ram_out1_[25]	// ram_out1_[24]	// ram_out1_[23]	// ram_out1_[22]	// ram_out1_[21]	// ram_out1_[20]	// ram_out1_[19]	// ram_out1_[18]	// ram_out1_[17]	// ram_out1_[16]	// ram_out1_[15]	// ram_out1_[14]	// ram_out1_[13]	// ram_out1_[12]	// ram_out1_[11]	// ram_out1_[10]	// ram_out1_[9]	// ram_out1_[8]	// ram_out1_[7]	// ram_out1_[6]	// ram_out1_[5]	// ram_out1_[4]	// ram_out1_[3]	// ram_out1_[2]	// ram_out1_[1]	// ram_out1_[0]	// ram_out2_[31]	// ram_out2_[30]	// ram_out2_[29]	// ram_out2_[28]	// ram_out2_[27]	// ram_out2_[26]	// ram_out2_[25]	// ram_out2_[24]	// ram_out2_[23]	// ram_out2_[22]	// ram_out2_[21]	// ram_out2_[20]	// ram_out2_[19]	// ram_out2_[18]	// ram_out2_[17]	// ram_out2_[16]	// ram_out2_[15]	// ram_out2_[14]	// ram_out2_[13]	// ram_out2_[12]	// ram_out2_[11]	// ram_out2_[10]	// ram_out2_[9]	// ram_out2_[8]	// ram_out2_[7]	// ram_out2_[6]	// ram_out2_[5]	// ram_out2_[4]	// ram_out2_[3]	// ram_out2_[2]	// ram_out2_[1]	// ram_out2_[0]	// wr_data2_[31]	// wr_data2_[30]	// wr_data2_[29]	// wr_data2_[28]	// wr_data2_[27]	// wr_data2_[26]	// wr_data2_[25]	// wr_data2_[24]	// wr_data2_[23]	// wr_data2_[22]	// wr_data2_[21]	// wr_data2_[20]	// wr_data2_[19]	// wr_data2_[18]	// wr_data2_[17]	// wr_data2_[16]	// wr_data2_[15]	// wr_data2_[14]	// wr_data2_[13]	// wr_data2_[12]	// wr_data2_[11]	// wr_data2_[10]	// wr_data2_[9]	// wr_data2_[8]	// wr_data2_[7]	// wr_data2_[6]	// wr_data2_[5]	// wr_data2_[4]	// wr_data2_[3]	// wr_data2_[2]	// wr_data2_[1]	// wr_data2_[0]	// pc_fetch[6]	// pc_fetch[7]	// pc_fetch[8]	// pc_fetch[9]	// pc_fetch[10]	// pc_fetch_update[5]	// pc_fetch_update[4]	// pc_fetch_update[3]	// pc_fetch_update[2]	// pc_fetch_update[1]	// pc_fetch_update[0]	// clk	// pc_fetch[0]	// pc_fetch[1]	// pc_fetch[2]	// pc_fetch[3]	// pc_fetch[4]	// pc_fetch[5]	// is_branch	// reset	// increment_counter	// pc_fetch_update[10]	// pc_fetch_update[9]	// pc_fetch_update[8]	// pc_fetch_update[7]	// pc_fetch_update[6]	// pc_target_update[10]	// pc_target_update[9]	// pc_target_update[8]	// pc_target_update[7]	// pc_target_update[6]	// pc_target_update[5]	// pc_target_update[4]	// pc_target_update[3]	// pc_target_update[2]	// pc_target_update[1]	// pc_target_update[0]	

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \pc_fetch[31]~input_o ;
wire \pc_fetch[30]~input_o ;
wire \pc_fetch[29]~input_o ;
wire \pc_fetch[28]~input_o ;
wire \pc_fetch[27]~input_o ;
wire \pc_fetch[26]~input_o ;
wire \pc_fetch[25]~input_o ;
wire \pc_fetch[24]~input_o ;
wire \pc_fetch[23]~input_o ;
wire \pc_fetch[22]~input_o ;
wire \pc_fetch[21]~input_o ;
wire \pc_fetch[20]~input_o ;
wire \pc_fetch[19]~input_o ;
wire \pc_fetch[18]~input_o ;
wire \pc_fetch[17]~input_o ;
wire \pc_fetch[16]~input_o ;
wire \pc_fetch[15]~input_o ;
wire \pc_fetch[14]~input_o ;
wire \pc_fetch[13]~input_o ;
wire \pc_fetch[12]~input_o ;
wire \pc_fetch[11]~input_o ;
wire \pc_fetch_update[31]~input_o ;
wire \pc_fetch_update[30]~input_o ;
wire \pc_fetch_update[29]~input_o ;
wire \pc_fetch_update[28]~input_o ;
wire \pc_fetch_update[27]~input_o ;
wire \pc_fetch_update[26]~input_o ;
wire \pc_fetch_update[25]~input_o ;
wire \pc_fetch_update[24]~input_o ;
wire \pc_fetch_update[23]~input_o ;
wire \pc_fetch_update[22]~input_o ;
wire \pc_fetch_update[21]~input_o ;
wire \pc_fetch_update[20]~input_o ;
wire \pc_fetch_update[19]~input_o ;
wire \pc_fetch_update[18]~input_o ;
wire \pc_fetch_update[17]~input_o ;
wire \pc_fetch_update[16]~input_o ;
wire \pc_fetch_update[15]~input_o ;
wire \pc_fetch_update[14]~input_o ;
wire \pc_fetch_update[13]~input_o ;
wire \pc_fetch_update[12]~input_o ;
wire \pc_fetch_update[11]~input_o ;
wire \pc_target_update[31]~input_o ;
wire \pc_target_update[30]~input_o ;
wire \pc_target_update[29]~input_o ;
wire \pc_target_update[28]~input_o ;
wire \pc_target_update[27]~input_o ;
wire \pc_target_update[26]~input_o ;
wire \pc_target_update[25]~input_o ;
wire \pc_target_update[24]~input_o ;
wire \pc_target_update[23]~input_o ;
wire \pc_target_update[22]~input_o ;
wire \pc_target_update[21]~input_o ;
wire \pc_target_update[20]~input_o ;
wire \pc_target_update[19]~input_o ;
wire \pc_target_update[18]~input_o ;
wire \pc_target_update[17]~input_o ;
wire \pc_target_update[16]~input_o ;
wire \pc_target_update[15]~input_o ;
wire \pc_target_update[14]~input_o ;
wire \pc_target_update[13]~input_o ;
wire \pc_target_update[12]~input_o ;
wire \pc_target_update[11]~input_o ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DCLK~~padout ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_nCEO~~padout ;
wire \~ALTERA_DCLK~~obuf_o ;
wire \~ALTERA_nCEO~~obuf_o ;
wire \pc_fetch[6]~input_o ;
wire \pc_fetch[7]~input_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \is_branch~input_o ;
wire \inst13|inst6|next_wr_estado~0_combout ;
wire \reset~input_o ;
wire \reset~inputclkctrl_outclk ;
wire \inst13|inst6|wr_estado~q ;
wire \~GND~combout ;
wire \pc_fetch[0]~input_o ;
wire \pc_fetch[1]~input_o ;
wire \pc_fetch[2]~input_o ;
wire \pc_fetch[3]~input_o ;
wire \pc_fetch[4]~input_o ;
wire \pc_fetch[5]~input_o ;
wire \pc_fetch_update[7]~input_o ;
wire \inst13|inst6|wr_data2_[12]~5_combout ;
wire \pc_fetch_update[0]~input_o ;
wire \inst13|inst6|address2_[0]~5_combout ;
wire \pc_fetch_update[1]~input_o ;
wire \inst13|inst6|address2_[1]~4_combout ;
wire \pc_fetch_update[2]~input_o ;
wire \inst13|inst6|address2_[2]~3_combout ;
wire \pc_fetch_update[3]~input_o ;
wire \inst13|inst6|address2_[3]~2_combout ;
wire \pc_fetch_update[4]~input_o ;
wire \inst13|inst6|address2_[4]~1_combout ;
wire \pc_fetch_update[5]~input_o ;
wire \inst13|inst6|address2_[5]~0_combout ;
wire \pc_fetch_update[6]~input_o ;
wire \inst13|inst6|wr_data2_[11]~6_combout ;
wire \inst13|inst6|branch_prediction~0_combout ;
wire \pc_fetch[8]~input_o ;
wire \pc_fetch[9]~input_o ;
wire \pc_fetch_update[9]~input_o ;
wire \inst13|inst6|wr_data2_[14]~3_combout ;
wire \pc_fetch_update[8]~input_o ;
wire \inst13|inst6|wr_data2_[13]~4_combout ;
wire \inst13|inst6|branch_prediction~1_combout ;
wire \increment_counter~input_o ;
wire \inst13|inst6|increment_counter_prev~q ;
wire \inst13|inst6|wr_data2_[17]~1_combout ;
wire \inst13|inst6|wr_data2_[18]~0_combout ;
wire \pc_fetch[10]~input_o ;
wire \pc_fetch_update[10]~input_o ;
wire \inst13|inst6|wr_data2_[15]~2_combout ;
wire \inst13|inst6|branch_prediction~2_combout ;
wire \inst13|inst6|branch_prediction~3_combout ;
wire \pc_target_update[10]~input_o ;
wire \inst13|inst6|wr_data2_[10]~7_combout ;
wire \pc_target_update[9]~input_o ;
wire \inst13|inst6|wr_data2_[9]~8_combout ;
wire \pc_target_update[8]~input_o ;
wire \inst13|inst6|wr_data2_[8]~9_combout ;
wire \pc_target_update[7]~input_o ;
wire \inst13|inst6|wr_data2_[7]~10_combout ;
wire \pc_target_update[6]~input_o ;
wire \inst13|inst6|wr_data2_[6]~11_combout ;
wire \pc_target_update[5]~input_o ;
wire \inst13|inst6|wr_data2_[5]~12_combout ;
wire \pc_target_update[4]~input_o ;
wire \inst13|inst6|wr_data2_[4]~13_combout ;
wire \pc_target_update[3]~input_o ;
wire \inst13|inst6|wr_data2_[3]~14_combout ;
wire \pc_target_update[2]~input_o ;
wire \inst13|inst6|wr_data2_[2]~15_combout ;
wire \pc_target_update[1]~input_o ;
wire \inst13|inst6|wr_data2_[1]~16_combout ;
wire \pc_target_update[0]~input_o ;
wire \inst13|inst6|wr_data2_[0]~17_combout ;
wire [31:0] \inst13|inst|altsyncram_component|auto_generated|q_a ;
wire [31:0] \inst13|inst|altsyncram_component|auto_generated|q_b ;
wire [5:0] \inst13|inst6|address2_prev ;
wire [4:0] \inst13|inst6|wr_tag_prev ;
wire [10:0] \inst13|inst6|pc_target_update_prev ;

wire [0:0] \inst13|inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \inst13|inst|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \inst13|inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \inst13|inst|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \inst13|inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \inst13|inst|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \inst13|inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \inst13|inst|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \inst13|inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \inst13|inst|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \inst13|inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \inst13|inst|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \inst13|inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \inst13|inst|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \inst13|inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \inst13|inst|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \inst13|inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \inst13|inst|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \inst13|inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \inst13|inst|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \inst13|inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \inst13|inst|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \inst13|inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \inst13|inst|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \inst13|inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \inst13|inst|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \inst13|inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \inst13|inst|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \inst13|inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \inst13|inst|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \inst13|inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \inst13|inst|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \inst13|inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \inst13|inst|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \inst13|inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \inst13|inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \inst13|inst|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \inst13|inst|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus ;
wire [0:0] \inst13|inst|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \inst13|inst|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;
wire [0:0] \inst13|inst|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \inst13|inst|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \inst13|inst|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \inst13|inst|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \inst13|inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \inst13|inst|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \inst13|inst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \inst13|inst|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \inst13|inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \inst13|inst|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \inst13|inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \inst13|inst|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \inst13|inst|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \inst13|inst|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \inst13|inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \inst13|inst|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \inst13|inst|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \inst13|inst|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \inst13|inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \inst13|inst|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \inst13|inst|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \inst13|inst|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \inst13|inst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \inst13|inst|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;

assign \inst13|inst|altsyncram_component|auto_generated|q_a [12] = \inst13|inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \inst13|inst|altsyncram_component|auto_generated|q_b [12] = \inst13|inst|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \inst13|inst|altsyncram_component|auto_generated|q_a [11] = \inst13|inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \inst13|inst|altsyncram_component|auto_generated|q_b [11] = \inst13|inst|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \inst13|inst|altsyncram_component|auto_generated|q_a [14] = \inst13|inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \inst13|inst|altsyncram_component|auto_generated|q_b [14] = \inst13|inst|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \inst13|inst|altsyncram_component|auto_generated|q_a [13] = \inst13|inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \inst13|inst|altsyncram_component|auto_generated|q_b [13] = \inst13|inst|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \inst13|inst|altsyncram_component|auto_generated|q_a [16] = \inst13|inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \inst13|inst|altsyncram_component|auto_generated|q_b [16] = \inst13|inst|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \inst13|inst|altsyncram_component|auto_generated|q_a [18] = \inst13|inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \inst13|inst|altsyncram_component|auto_generated|q_b [18] = \inst13|inst|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \inst13|inst|altsyncram_component|auto_generated|q_a [15] = \inst13|inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \inst13|inst|altsyncram_component|auto_generated|q_b [15] = \inst13|inst|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \inst13|inst|altsyncram_component|auto_generated|q_a [10] = \inst13|inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \inst13|inst|altsyncram_component|auto_generated|q_b [10] = \inst13|inst|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \inst13|inst|altsyncram_component|auto_generated|q_a [9] = \inst13|inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \inst13|inst|altsyncram_component|auto_generated|q_b [9] = \inst13|inst|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \inst13|inst|altsyncram_component|auto_generated|q_a [8] = \inst13|inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \inst13|inst|altsyncram_component|auto_generated|q_b [8] = \inst13|inst|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \inst13|inst|altsyncram_component|auto_generated|q_a [7] = \inst13|inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \inst13|inst|altsyncram_component|auto_generated|q_b [7] = \inst13|inst|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \inst13|inst|altsyncram_component|auto_generated|q_a [6] = \inst13|inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \inst13|inst|altsyncram_component|auto_generated|q_b [6] = \inst13|inst|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \inst13|inst|altsyncram_component|auto_generated|q_a [5] = \inst13|inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \inst13|inst|altsyncram_component|auto_generated|q_b [5] = \inst13|inst|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \inst13|inst|altsyncram_component|auto_generated|q_a [4] = \inst13|inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \inst13|inst|altsyncram_component|auto_generated|q_b [4] = \inst13|inst|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \inst13|inst|altsyncram_component|auto_generated|q_a [3] = \inst13|inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \inst13|inst|altsyncram_component|auto_generated|q_b [3] = \inst13|inst|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \inst13|inst|altsyncram_component|auto_generated|q_a [2] = \inst13|inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \inst13|inst|altsyncram_component|auto_generated|q_b [2] = \inst13|inst|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \inst13|inst|altsyncram_component|auto_generated|q_a [1] = \inst13|inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \inst13|inst|altsyncram_component|auto_generated|q_b [1] = \inst13|inst|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \inst13|inst|altsyncram_component|auto_generated|q_a [0] = \inst13|inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \inst13|inst|altsyncram_component|auto_generated|q_b [0] = \inst13|inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \inst13|inst|altsyncram_component|auto_generated|q_a [31] = \inst13|inst|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \inst13|inst|altsyncram_component|auto_generated|q_b [31] = \inst13|inst|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus [0];

assign \inst13|inst|altsyncram_component|auto_generated|q_a [30] = \inst13|inst|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \inst13|inst|altsyncram_component|auto_generated|q_b [30] = \inst13|inst|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];

assign \inst13|inst|altsyncram_component|auto_generated|q_a [29] = \inst13|inst|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \inst13|inst|altsyncram_component|auto_generated|q_b [29] = \inst13|inst|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0];

assign \inst13|inst|altsyncram_component|auto_generated|q_a [28] = \inst13|inst|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \inst13|inst|altsyncram_component|auto_generated|q_b [28] = \inst13|inst|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];

assign \inst13|inst|altsyncram_component|auto_generated|q_a [27] = \inst13|inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \inst13|inst|altsyncram_component|auto_generated|q_b [27] = \inst13|inst|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \inst13|inst|altsyncram_component|auto_generated|q_a [26] = \inst13|inst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \inst13|inst|altsyncram_component|auto_generated|q_b [26] = \inst13|inst|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \inst13|inst|altsyncram_component|auto_generated|q_a [25] = \inst13|inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \inst13|inst|altsyncram_component|auto_generated|q_b [25] = \inst13|inst|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \inst13|inst|altsyncram_component|auto_generated|q_a [24] = \inst13|inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \inst13|inst|altsyncram_component|auto_generated|q_b [24] = \inst13|inst|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \inst13|inst|altsyncram_component|auto_generated|q_a [23] = \inst13|inst|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \inst13|inst|altsyncram_component|auto_generated|q_b [23] = \inst13|inst|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \inst13|inst|altsyncram_component|auto_generated|q_a [22] = \inst13|inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \inst13|inst|altsyncram_component|auto_generated|q_b [22] = \inst13|inst|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \inst13|inst|altsyncram_component|auto_generated|q_a [21] = \inst13|inst|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \inst13|inst|altsyncram_component|auto_generated|q_b [21] = \inst13|inst|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \inst13|inst|altsyncram_component|auto_generated|q_a [20] = \inst13|inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \inst13|inst|altsyncram_component|auto_generated|q_b [20] = \inst13|inst|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \inst13|inst|altsyncram_component|auto_generated|q_a [19] = \inst13|inst|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \inst13|inst|altsyncram_component|auto_generated|q_b [19] = \inst13|inst|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \inst13|inst|altsyncram_component|auto_generated|q_a [17] = \inst13|inst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \inst13|inst|altsyncram_component|auto_generated|q_b [17] = \inst13|inst|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

cycloneive_io_obuf \branch_prediction~output (
	.i(\inst13|inst6|branch_prediction~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(branch_prediction),
	.obar());
// synopsys translate_off
defparam \branch_prediction~output .bus_hold = "false";
defparam \branch_prediction~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \wr_enable2_~output (
	.i(\inst13|inst6|wr_estado~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wr_enable2_),
	.obar());
// synopsys translate_off
defparam \wr_enable2_~output .bus_hold = "false";
defparam \wr_enable2_~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \address2_[5]~output (
	.i(\inst13|inst6|address2_[5]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(address2_[5]),
	.obar());
// synopsys translate_off
defparam \address2_[5]~output .bus_hold = "false";
defparam \address2_[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \address2_[4]~output (
	.i(\inst13|inst6|address2_[4]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(address2_[4]),
	.obar());
// synopsys translate_off
defparam \address2_[4]~output .bus_hold = "false";
defparam \address2_[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \address2_[3]~output (
	.i(\inst13|inst6|address2_[3]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(address2_[3]),
	.obar());
// synopsys translate_off
defparam \address2_[3]~output .bus_hold = "false";
defparam \address2_[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \address2_[2]~output (
	.i(\inst13|inst6|address2_[2]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(address2_[2]),
	.obar());
// synopsys translate_off
defparam \address2_[2]~output .bus_hold = "false";
defparam \address2_[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \address2_[1]~output (
	.i(\inst13|inst6|address2_[1]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(address2_[1]),
	.obar());
// synopsys translate_off
defparam \address2_[1]~output .bus_hold = "false";
defparam \address2_[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \address2_[0]~output (
	.i(\inst13|inst6|address2_[0]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(address2_[0]),
	.obar());
// synopsys translate_off
defparam \address2_[0]~output .bus_hold = "false";
defparam \address2_[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \pc_target_prediction[31]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_target_prediction[31]),
	.obar());
// synopsys translate_off
defparam \pc_target_prediction[31]~output .bus_hold = "false";
defparam \pc_target_prediction[31]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \pc_target_prediction[30]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_target_prediction[30]),
	.obar());
// synopsys translate_off
defparam \pc_target_prediction[30]~output .bus_hold = "false";
defparam \pc_target_prediction[30]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \pc_target_prediction[29]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_target_prediction[29]),
	.obar());
// synopsys translate_off
defparam \pc_target_prediction[29]~output .bus_hold = "false";
defparam \pc_target_prediction[29]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \pc_target_prediction[28]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_target_prediction[28]),
	.obar());
// synopsys translate_off
defparam \pc_target_prediction[28]~output .bus_hold = "false";
defparam \pc_target_prediction[28]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \pc_target_prediction[27]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_target_prediction[27]),
	.obar());
// synopsys translate_off
defparam \pc_target_prediction[27]~output .bus_hold = "false";
defparam \pc_target_prediction[27]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \pc_target_prediction[26]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_target_prediction[26]),
	.obar());
// synopsys translate_off
defparam \pc_target_prediction[26]~output .bus_hold = "false";
defparam \pc_target_prediction[26]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \pc_target_prediction[25]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_target_prediction[25]),
	.obar());
// synopsys translate_off
defparam \pc_target_prediction[25]~output .bus_hold = "false";
defparam \pc_target_prediction[25]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \pc_target_prediction[24]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_target_prediction[24]),
	.obar());
// synopsys translate_off
defparam \pc_target_prediction[24]~output .bus_hold = "false";
defparam \pc_target_prediction[24]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \pc_target_prediction[23]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_target_prediction[23]),
	.obar());
// synopsys translate_off
defparam \pc_target_prediction[23]~output .bus_hold = "false";
defparam \pc_target_prediction[23]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \pc_target_prediction[22]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_target_prediction[22]),
	.obar());
// synopsys translate_off
defparam \pc_target_prediction[22]~output .bus_hold = "false";
defparam \pc_target_prediction[22]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \pc_target_prediction[21]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_target_prediction[21]),
	.obar());
// synopsys translate_off
defparam \pc_target_prediction[21]~output .bus_hold = "false";
defparam \pc_target_prediction[21]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \pc_target_prediction[20]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_target_prediction[20]),
	.obar());
// synopsys translate_off
defparam \pc_target_prediction[20]~output .bus_hold = "false";
defparam \pc_target_prediction[20]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \pc_target_prediction[19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_target_prediction[19]),
	.obar());
// synopsys translate_off
defparam \pc_target_prediction[19]~output .bus_hold = "false";
defparam \pc_target_prediction[19]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \pc_target_prediction[18]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_target_prediction[18]),
	.obar());
// synopsys translate_off
defparam \pc_target_prediction[18]~output .bus_hold = "false";
defparam \pc_target_prediction[18]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \pc_target_prediction[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_target_prediction[17]),
	.obar());
// synopsys translate_off
defparam \pc_target_prediction[17]~output .bus_hold = "false";
defparam \pc_target_prediction[17]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \pc_target_prediction[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_target_prediction[16]),
	.obar());
// synopsys translate_off
defparam \pc_target_prediction[16]~output .bus_hold = "false";
defparam \pc_target_prediction[16]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \pc_target_prediction[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_target_prediction[15]),
	.obar());
// synopsys translate_off
defparam \pc_target_prediction[15]~output .bus_hold = "false";
defparam \pc_target_prediction[15]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \pc_target_prediction[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_target_prediction[14]),
	.obar());
// synopsys translate_off
defparam \pc_target_prediction[14]~output .bus_hold = "false";
defparam \pc_target_prediction[14]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \pc_target_prediction[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_target_prediction[13]),
	.obar());
// synopsys translate_off
defparam \pc_target_prediction[13]~output .bus_hold = "false";
defparam \pc_target_prediction[13]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \pc_target_prediction[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_target_prediction[12]),
	.obar());
// synopsys translate_off
defparam \pc_target_prediction[12]~output .bus_hold = "false";
defparam \pc_target_prediction[12]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \pc_target_prediction[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_target_prediction[11]),
	.obar());
// synopsys translate_off
defparam \pc_target_prediction[11]~output .bus_hold = "false";
defparam \pc_target_prediction[11]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \pc_target_prediction[10]~output (
	.i(\inst13|inst|altsyncram_component|auto_generated|q_a [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_target_prediction[10]),
	.obar());
// synopsys translate_off
defparam \pc_target_prediction[10]~output .bus_hold = "false";
defparam \pc_target_prediction[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \pc_target_prediction[9]~output (
	.i(\inst13|inst|altsyncram_component|auto_generated|q_a [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_target_prediction[9]),
	.obar());
// synopsys translate_off
defparam \pc_target_prediction[9]~output .bus_hold = "false";
defparam \pc_target_prediction[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \pc_target_prediction[8]~output (
	.i(\inst13|inst|altsyncram_component|auto_generated|q_a [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_target_prediction[8]),
	.obar());
// synopsys translate_off
defparam \pc_target_prediction[8]~output .bus_hold = "false";
defparam \pc_target_prediction[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \pc_target_prediction[7]~output (
	.i(\inst13|inst|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_target_prediction[7]),
	.obar());
// synopsys translate_off
defparam \pc_target_prediction[7]~output .bus_hold = "false";
defparam \pc_target_prediction[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \pc_target_prediction[6]~output (
	.i(\inst13|inst|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_target_prediction[6]),
	.obar());
// synopsys translate_off
defparam \pc_target_prediction[6]~output .bus_hold = "false";
defparam \pc_target_prediction[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \pc_target_prediction[5]~output (
	.i(\inst13|inst|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_target_prediction[5]),
	.obar());
// synopsys translate_off
defparam \pc_target_prediction[5]~output .bus_hold = "false";
defparam \pc_target_prediction[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \pc_target_prediction[4]~output (
	.i(\inst13|inst|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_target_prediction[4]),
	.obar());
// synopsys translate_off
defparam \pc_target_prediction[4]~output .bus_hold = "false";
defparam \pc_target_prediction[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \pc_target_prediction[3]~output (
	.i(\inst13|inst|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_target_prediction[3]),
	.obar());
// synopsys translate_off
defparam \pc_target_prediction[3]~output .bus_hold = "false";
defparam \pc_target_prediction[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \pc_target_prediction[2]~output (
	.i(\inst13|inst|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_target_prediction[2]),
	.obar());
// synopsys translate_off
defparam \pc_target_prediction[2]~output .bus_hold = "false";
defparam \pc_target_prediction[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \pc_target_prediction[1]~output (
	.i(\inst13|inst|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_target_prediction[1]),
	.obar());
// synopsys translate_off
defparam \pc_target_prediction[1]~output .bus_hold = "false";
defparam \pc_target_prediction[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \pc_target_prediction[0]~output (
	.i(\inst13|inst|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc_target_prediction[0]),
	.obar());
// synopsys translate_off
defparam \pc_target_prediction[0]~output .bus_hold = "false";
defparam \pc_target_prediction[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ram_out1_[31]~output (
	.i(\inst13|inst|altsyncram_component|auto_generated|q_a [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ram_out1_[31]),
	.obar());
// synopsys translate_off
defparam \ram_out1_[31]~output .bus_hold = "false";
defparam \ram_out1_[31]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ram_out1_[30]~output (
	.i(\inst13|inst|altsyncram_component|auto_generated|q_a [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ram_out1_[30]),
	.obar());
// synopsys translate_off
defparam \ram_out1_[30]~output .bus_hold = "false";
defparam \ram_out1_[30]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ram_out1_[29]~output (
	.i(\inst13|inst|altsyncram_component|auto_generated|q_a [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ram_out1_[29]),
	.obar());
// synopsys translate_off
defparam \ram_out1_[29]~output .bus_hold = "false";
defparam \ram_out1_[29]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ram_out1_[28]~output (
	.i(\inst13|inst|altsyncram_component|auto_generated|q_a [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ram_out1_[28]),
	.obar());
// synopsys translate_off
defparam \ram_out1_[28]~output .bus_hold = "false";
defparam \ram_out1_[28]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ram_out1_[27]~output (
	.i(\inst13|inst|altsyncram_component|auto_generated|q_a [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ram_out1_[27]),
	.obar());
// synopsys translate_off
defparam \ram_out1_[27]~output .bus_hold = "false";
defparam \ram_out1_[27]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ram_out1_[26]~output (
	.i(\inst13|inst|altsyncram_component|auto_generated|q_a [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ram_out1_[26]),
	.obar());
// synopsys translate_off
defparam \ram_out1_[26]~output .bus_hold = "false";
defparam \ram_out1_[26]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ram_out1_[25]~output (
	.i(\inst13|inst|altsyncram_component|auto_generated|q_a [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ram_out1_[25]),
	.obar());
// synopsys translate_off
defparam \ram_out1_[25]~output .bus_hold = "false";
defparam \ram_out1_[25]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ram_out1_[24]~output (
	.i(\inst13|inst|altsyncram_component|auto_generated|q_a [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ram_out1_[24]),
	.obar());
// synopsys translate_off
defparam \ram_out1_[24]~output .bus_hold = "false";
defparam \ram_out1_[24]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ram_out1_[23]~output (
	.i(\inst13|inst|altsyncram_component|auto_generated|q_a [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ram_out1_[23]),
	.obar());
// synopsys translate_off
defparam \ram_out1_[23]~output .bus_hold = "false";
defparam \ram_out1_[23]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ram_out1_[22]~output (
	.i(\inst13|inst|altsyncram_component|auto_generated|q_a [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ram_out1_[22]),
	.obar());
// synopsys translate_off
defparam \ram_out1_[22]~output .bus_hold = "false";
defparam \ram_out1_[22]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ram_out1_[21]~output (
	.i(\inst13|inst|altsyncram_component|auto_generated|q_a [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ram_out1_[21]),
	.obar());
// synopsys translate_off
defparam \ram_out1_[21]~output .bus_hold = "false";
defparam \ram_out1_[21]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ram_out1_[20]~output (
	.i(\inst13|inst|altsyncram_component|auto_generated|q_a [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ram_out1_[20]),
	.obar());
// synopsys translate_off
defparam \ram_out1_[20]~output .bus_hold = "false";
defparam \ram_out1_[20]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ram_out1_[19]~output (
	.i(\inst13|inst|altsyncram_component|auto_generated|q_a [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ram_out1_[19]),
	.obar());
// synopsys translate_off
defparam \ram_out1_[19]~output .bus_hold = "false";
defparam \ram_out1_[19]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ram_out1_[18]~output (
	.i(\inst13|inst|altsyncram_component|auto_generated|q_a [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ram_out1_[18]),
	.obar());
// synopsys translate_off
defparam \ram_out1_[18]~output .bus_hold = "false";
defparam \ram_out1_[18]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ram_out1_[17]~output (
	.i(\inst13|inst|altsyncram_component|auto_generated|q_a [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ram_out1_[17]),
	.obar());
// synopsys translate_off
defparam \ram_out1_[17]~output .bus_hold = "false";
defparam \ram_out1_[17]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ram_out1_[16]~output (
	.i(\inst13|inst|altsyncram_component|auto_generated|q_a [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ram_out1_[16]),
	.obar());
// synopsys translate_off
defparam \ram_out1_[16]~output .bus_hold = "false";
defparam \ram_out1_[16]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ram_out1_[15]~output (
	.i(\inst13|inst|altsyncram_component|auto_generated|q_a [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ram_out1_[15]),
	.obar());
// synopsys translate_off
defparam \ram_out1_[15]~output .bus_hold = "false";
defparam \ram_out1_[15]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ram_out1_[14]~output (
	.i(\inst13|inst|altsyncram_component|auto_generated|q_a [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ram_out1_[14]),
	.obar());
// synopsys translate_off
defparam \ram_out1_[14]~output .bus_hold = "false";
defparam \ram_out1_[14]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ram_out1_[13]~output (
	.i(\inst13|inst|altsyncram_component|auto_generated|q_a [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ram_out1_[13]),
	.obar());
// synopsys translate_off
defparam \ram_out1_[13]~output .bus_hold = "false";
defparam \ram_out1_[13]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ram_out1_[12]~output (
	.i(\inst13|inst|altsyncram_component|auto_generated|q_a [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ram_out1_[12]),
	.obar());
// synopsys translate_off
defparam \ram_out1_[12]~output .bus_hold = "false";
defparam \ram_out1_[12]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ram_out1_[11]~output (
	.i(\inst13|inst|altsyncram_component|auto_generated|q_a [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ram_out1_[11]),
	.obar());
// synopsys translate_off
defparam \ram_out1_[11]~output .bus_hold = "false";
defparam \ram_out1_[11]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ram_out1_[10]~output (
	.i(\inst13|inst|altsyncram_component|auto_generated|q_a [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ram_out1_[10]),
	.obar());
// synopsys translate_off
defparam \ram_out1_[10]~output .bus_hold = "false";
defparam \ram_out1_[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ram_out1_[9]~output (
	.i(\inst13|inst|altsyncram_component|auto_generated|q_a [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ram_out1_[9]),
	.obar());
// synopsys translate_off
defparam \ram_out1_[9]~output .bus_hold = "false";
defparam \ram_out1_[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ram_out1_[8]~output (
	.i(\inst13|inst|altsyncram_component|auto_generated|q_a [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ram_out1_[8]),
	.obar());
// synopsys translate_off
defparam \ram_out1_[8]~output .bus_hold = "false";
defparam \ram_out1_[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ram_out1_[7]~output (
	.i(\inst13|inst|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ram_out1_[7]),
	.obar());
// synopsys translate_off
defparam \ram_out1_[7]~output .bus_hold = "false";
defparam \ram_out1_[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ram_out1_[6]~output (
	.i(\inst13|inst|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ram_out1_[6]),
	.obar());
// synopsys translate_off
defparam \ram_out1_[6]~output .bus_hold = "false";
defparam \ram_out1_[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ram_out1_[5]~output (
	.i(\inst13|inst|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ram_out1_[5]),
	.obar());
// synopsys translate_off
defparam \ram_out1_[5]~output .bus_hold = "false";
defparam \ram_out1_[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ram_out1_[4]~output (
	.i(\inst13|inst|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ram_out1_[4]),
	.obar());
// synopsys translate_off
defparam \ram_out1_[4]~output .bus_hold = "false";
defparam \ram_out1_[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ram_out1_[3]~output (
	.i(\inst13|inst|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ram_out1_[3]),
	.obar());
// synopsys translate_off
defparam \ram_out1_[3]~output .bus_hold = "false";
defparam \ram_out1_[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ram_out1_[2]~output (
	.i(\inst13|inst|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ram_out1_[2]),
	.obar());
// synopsys translate_off
defparam \ram_out1_[2]~output .bus_hold = "false";
defparam \ram_out1_[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ram_out1_[1]~output (
	.i(\inst13|inst|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ram_out1_[1]),
	.obar());
// synopsys translate_off
defparam \ram_out1_[1]~output .bus_hold = "false";
defparam \ram_out1_[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ram_out1_[0]~output (
	.i(\inst13|inst|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ram_out1_[0]),
	.obar());
// synopsys translate_off
defparam \ram_out1_[0]~output .bus_hold = "false";
defparam \ram_out1_[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ram_out2_[31]~output (
	.i(\inst13|inst|altsyncram_component|auto_generated|q_b [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ram_out2_[31]),
	.obar());
// synopsys translate_off
defparam \ram_out2_[31]~output .bus_hold = "false";
defparam \ram_out2_[31]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ram_out2_[30]~output (
	.i(\inst13|inst|altsyncram_component|auto_generated|q_b [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ram_out2_[30]),
	.obar());
// synopsys translate_off
defparam \ram_out2_[30]~output .bus_hold = "false";
defparam \ram_out2_[30]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ram_out2_[29]~output (
	.i(\inst13|inst|altsyncram_component|auto_generated|q_b [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ram_out2_[29]),
	.obar());
// synopsys translate_off
defparam \ram_out2_[29]~output .bus_hold = "false";
defparam \ram_out2_[29]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ram_out2_[28]~output (
	.i(\inst13|inst|altsyncram_component|auto_generated|q_b [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ram_out2_[28]),
	.obar());
// synopsys translate_off
defparam \ram_out2_[28]~output .bus_hold = "false";
defparam \ram_out2_[28]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ram_out2_[27]~output (
	.i(\inst13|inst|altsyncram_component|auto_generated|q_b [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ram_out2_[27]),
	.obar());
// synopsys translate_off
defparam \ram_out2_[27]~output .bus_hold = "false";
defparam \ram_out2_[27]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ram_out2_[26]~output (
	.i(\inst13|inst|altsyncram_component|auto_generated|q_b [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ram_out2_[26]),
	.obar());
// synopsys translate_off
defparam \ram_out2_[26]~output .bus_hold = "false";
defparam \ram_out2_[26]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ram_out2_[25]~output (
	.i(\inst13|inst|altsyncram_component|auto_generated|q_b [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ram_out2_[25]),
	.obar());
// synopsys translate_off
defparam \ram_out2_[25]~output .bus_hold = "false";
defparam \ram_out2_[25]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ram_out2_[24]~output (
	.i(\inst13|inst|altsyncram_component|auto_generated|q_b [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ram_out2_[24]),
	.obar());
// synopsys translate_off
defparam \ram_out2_[24]~output .bus_hold = "false";
defparam \ram_out2_[24]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ram_out2_[23]~output (
	.i(\inst13|inst|altsyncram_component|auto_generated|q_b [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ram_out2_[23]),
	.obar());
// synopsys translate_off
defparam \ram_out2_[23]~output .bus_hold = "false";
defparam \ram_out2_[23]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ram_out2_[22]~output (
	.i(\inst13|inst|altsyncram_component|auto_generated|q_b [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ram_out2_[22]),
	.obar());
// synopsys translate_off
defparam \ram_out2_[22]~output .bus_hold = "false";
defparam \ram_out2_[22]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ram_out2_[21]~output (
	.i(\inst13|inst|altsyncram_component|auto_generated|q_b [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ram_out2_[21]),
	.obar());
// synopsys translate_off
defparam \ram_out2_[21]~output .bus_hold = "false";
defparam \ram_out2_[21]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ram_out2_[20]~output (
	.i(\inst13|inst|altsyncram_component|auto_generated|q_b [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ram_out2_[20]),
	.obar());
// synopsys translate_off
defparam \ram_out2_[20]~output .bus_hold = "false";
defparam \ram_out2_[20]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ram_out2_[19]~output (
	.i(\inst13|inst|altsyncram_component|auto_generated|q_b [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ram_out2_[19]),
	.obar());
// synopsys translate_off
defparam \ram_out2_[19]~output .bus_hold = "false";
defparam \ram_out2_[19]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ram_out2_[18]~output (
	.i(\inst13|inst|altsyncram_component|auto_generated|q_b [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ram_out2_[18]),
	.obar());
// synopsys translate_off
defparam \ram_out2_[18]~output .bus_hold = "false";
defparam \ram_out2_[18]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ram_out2_[17]~output (
	.i(\inst13|inst|altsyncram_component|auto_generated|q_b [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ram_out2_[17]),
	.obar());
// synopsys translate_off
defparam \ram_out2_[17]~output .bus_hold = "false";
defparam \ram_out2_[17]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ram_out2_[16]~output (
	.i(\inst13|inst|altsyncram_component|auto_generated|q_b [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ram_out2_[16]),
	.obar());
// synopsys translate_off
defparam \ram_out2_[16]~output .bus_hold = "false";
defparam \ram_out2_[16]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ram_out2_[15]~output (
	.i(\inst13|inst|altsyncram_component|auto_generated|q_b [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ram_out2_[15]),
	.obar());
// synopsys translate_off
defparam \ram_out2_[15]~output .bus_hold = "false";
defparam \ram_out2_[15]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ram_out2_[14]~output (
	.i(\inst13|inst|altsyncram_component|auto_generated|q_b [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ram_out2_[14]),
	.obar());
// synopsys translate_off
defparam \ram_out2_[14]~output .bus_hold = "false";
defparam \ram_out2_[14]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ram_out2_[13]~output (
	.i(\inst13|inst|altsyncram_component|auto_generated|q_b [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ram_out2_[13]),
	.obar());
// synopsys translate_off
defparam \ram_out2_[13]~output .bus_hold = "false";
defparam \ram_out2_[13]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ram_out2_[12]~output (
	.i(\inst13|inst|altsyncram_component|auto_generated|q_b [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ram_out2_[12]),
	.obar());
// synopsys translate_off
defparam \ram_out2_[12]~output .bus_hold = "false";
defparam \ram_out2_[12]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ram_out2_[11]~output (
	.i(\inst13|inst|altsyncram_component|auto_generated|q_b [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ram_out2_[11]),
	.obar());
// synopsys translate_off
defparam \ram_out2_[11]~output .bus_hold = "false";
defparam \ram_out2_[11]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ram_out2_[10]~output (
	.i(\inst13|inst|altsyncram_component|auto_generated|q_b [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ram_out2_[10]),
	.obar());
// synopsys translate_off
defparam \ram_out2_[10]~output .bus_hold = "false";
defparam \ram_out2_[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ram_out2_[9]~output (
	.i(\inst13|inst|altsyncram_component|auto_generated|q_b [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ram_out2_[9]),
	.obar());
// synopsys translate_off
defparam \ram_out2_[9]~output .bus_hold = "false";
defparam \ram_out2_[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ram_out2_[8]~output (
	.i(\inst13|inst|altsyncram_component|auto_generated|q_b [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ram_out2_[8]),
	.obar());
// synopsys translate_off
defparam \ram_out2_[8]~output .bus_hold = "false";
defparam \ram_out2_[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ram_out2_[7]~output (
	.i(\inst13|inst|altsyncram_component|auto_generated|q_b [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ram_out2_[7]),
	.obar());
// synopsys translate_off
defparam \ram_out2_[7]~output .bus_hold = "false";
defparam \ram_out2_[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ram_out2_[6]~output (
	.i(\inst13|inst|altsyncram_component|auto_generated|q_b [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ram_out2_[6]),
	.obar());
// synopsys translate_off
defparam \ram_out2_[6]~output .bus_hold = "false";
defparam \ram_out2_[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ram_out2_[5]~output (
	.i(\inst13|inst|altsyncram_component|auto_generated|q_b [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ram_out2_[5]),
	.obar());
// synopsys translate_off
defparam \ram_out2_[5]~output .bus_hold = "false";
defparam \ram_out2_[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ram_out2_[4]~output (
	.i(\inst13|inst|altsyncram_component|auto_generated|q_b [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ram_out2_[4]),
	.obar());
// synopsys translate_off
defparam \ram_out2_[4]~output .bus_hold = "false";
defparam \ram_out2_[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ram_out2_[3]~output (
	.i(\inst13|inst|altsyncram_component|auto_generated|q_b [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ram_out2_[3]),
	.obar());
// synopsys translate_off
defparam \ram_out2_[3]~output .bus_hold = "false";
defparam \ram_out2_[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ram_out2_[2]~output (
	.i(\inst13|inst|altsyncram_component|auto_generated|q_b [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ram_out2_[2]),
	.obar());
// synopsys translate_off
defparam \ram_out2_[2]~output .bus_hold = "false";
defparam \ram_out2_[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ram_out2_[1]~output (
	.i(\inst13|inst|altsyncram_component|auto_generated|q_b [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ram_out2_[1]),
	.obar());
// synopsys translate_off
defparam \ram_out2_[1]~output .bus_hold = "false";
defparam \ram_out2_[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ram_out2_[0]~output (
	.i(\inst13|inst|altsyncram_component|auto_generated|q_b [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ram_out2_[0]),
	.obar());
// synopsys translate_off
defparam \ram_out2_[0]~output .bus_hold = "false";
defparam \ram_out2_[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \wr_data2_[31]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wr_data2_[31]),
	.obar());
// synopsys translate_off
defparam \wr_data2_[31]~output .bus_hold = "false";
defparam \wr_data2_[31]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \wr_data2_[30]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wr_data2_[30]),
	.obar());
// synopsys translate_off
defparam \wr_data2_[30]~output .bus_hold = "false";
defparam \wr_data2_[30]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \wr_data2_[29]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wr_data2_[29]),
	.obar());
// synopsys translate_off
defparam \wr_data2_[29]~output .bus_hold = "false";
defparam \wr_data2_[29]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \wr_data2_[28]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wr_data2_[28]),
	.obar());
// synopsys translate_off
defparam \wr_data2_[28]~output .bus_hold = "false";
defparam \wr_data2_[28]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \wr_data2_[27]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wr_data2_[27]),
	.obar());
// synopsys translate_off
defparam \wr_data2_[27]~output .bus_hold = "false";
defparam \wr_data2_[27]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \wr_data2_[26]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wr_data2_[26]),
	.obar());
// synopsys translate_off
defparam \wr_data2_[26]~output .bus_hold = "false";
defparam \wr_data2_[26]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \wr_data2_[25]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wr_data2_[25]),
	.obar());
// synopsys translate_off
defparam \wr_data2_[25]~output .bus_hold = "false";
defparam \wr_data2_[25]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \wr_data2_[24]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wr_data2_[24]),
	.obar());
// synopsys translate_off
defparam \wr_data2_[24]~output .bus_hold = "false";
defparam \wr_data2_[24]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \wr_data2_[23]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wr_data2_[23]),
	.obar());
// synopsys translate_off
defparam \wr_data2_[23]~output .bus_hold = "false";
defparam \wr_data2_[23]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \wr_data2_[22]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wr_data2_[22]),
	.obar());
// synopsys translate_off
defparam \wr_data2_[22]~output .bus_hold = "false";
defparam \wr_data2_[22]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \wr_data2_[21]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wr_data2_[21]),
	.obar());
// synopsys translate_off
defparam \wr_data2_[21]~output .bus_hold = "false";
defparam \wr_data2_[21]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \wr_data2_[20]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wr_data2_[20]),
	.obar());
// synopsys translate_off
defparam \wr_data2_[20]~output .bus_hold = "false";
defparam \wr_data2_[20]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \wr_data2_[19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wr_data2_[19]),
	.obar());
// synopsys translate_off
defparam \wr_data2_[19]~output .bus_hold = "false";
defparam \wr_data2_[19]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \wr_data2_[18]~output (
	.i(\inst13|inst6|wr_data2_[18]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wr_data2_[18]),
	.obar());
// synopsys translate_off
defparam \wr_data2_[18]~output .bus_hold = "false";
defparam \wr_data2_[18]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \wr_data2_[17]~output (
	.i(\inst13|inst6|wr_data2_[17]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wr_data2_[17]),
	.obar());
// synopsys translate_off
defparam \wr_data2_[17]~output .bus_hold = "false";
defparam \wr_data2_[17]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \wr_data2_[16]~output (
	.i(\inst13|inst6|wr_estado~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wr_data2_[16]),
	.obar());
// synopsys translate_off
defparam \wr_data2_[16]~output .bus_hold = "false";
defparam \wr_data2_[16]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \wr_data2_[15]~output (
	.i(\inst13|inst6|wr_data2_[15]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wr_data2_[15]),
	.obar());
// synopsys translate_off
defparam \wr_data2_[15]~output .bus_hold = "false";
defparam \wr_data2_[15]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \wr_data2_[14]~output (
	.i(\inst13|inst6|wr_data2_[14]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wr_data2_[14]),
	.obar());
// synopsys translate_off
defparam \wr_data2_[14]~output .bus_hold = "false";
defparam \wr_data2_[14]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \wr_data2_[13]~output (
	.i(\inst13|inst6|wr_data2_[13]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wr_data2_[13]),
	.obar());
// synopsys translate_off
defparam \wr_data2_[13]~output .bus_hold = "false";
defparam \wr_data2_[13]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \wr_data2_[12]~output (
	.i(\inst13|inst6|wr_data2_[12]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wr_data2_[12]),
	.obar());
// synopsys translate_off
defparam \wr_data2_[12]~output .bus_hold = "false";
defparam \wr_data2_[12]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \wr_data2_[11]~output (
	.i(\inst13|inst6|wr_data2_[11]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wr_data2_[11]),
	.obar());
// synopsys translate_off
defparam \wr_data2_[11]~output .bus_hold = "false";
defparam \wr_data2_[11]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \wr_data2_[10]~output (
	.i(\inst13|inst6|wr_data2_[10]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wr_data2_[10]),
	.obar());
// synopsys translate_off
defparam \wr_data2_[10]~output .bus_hold = "false";
defparam \wr_data2_[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \wr_data2_[9]~output (
	.i(\inst13|inst6|wr_data2_[9]~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wr_data2_[9]),
	.obar());
// synopsys translate_off
defparam \wr_data2_[9]~output .bus_hold = "false";
defparam \wr_data2_[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \wr_data2_[8]~output (
	.i(\inst13|inst6|wr_data2_[8]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wr_data2_[8]),
	.obar());
// synopsys translate_off
defparam \wr_data2_[8]~output .bus_hold = "false";
defparam \wr_data2_[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \wr_data2_[7]~output (
	.i(\inst13|inst6|wr_data2_[7]~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wr_data2_[7]),
	.obar());
// synopsys translate_off
defparam \wr_data2_[7]~output .bus_hold = "false";
defparam \wr_data2_[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \wr_data2_[6]~output (
	.i(\inst13|inst6|wr_data2_[6]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wr_data2_[6]),
	.obar());
// synopsys translate_off
defparam \wr_data2_[6]~output .bus_hold = "false";
defparam \wr_data2_[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \wr_data2_[5]~output (
	.i(\inst13|inst6|wr_data2_[5]~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wr_data2_[5]),
	.obar());
// synopsys translate_off
defparam \wr_data2_[5]~output .bus_hold = "false";
defparam \wr_data2_[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \wr_data2_[4]~output (
	.i(\inst13|inst6|wr_data2_[4]~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wr_data2_[4]),
	.obar());
// synopsys translate_off
defparam \wr_data2_[4]~output .bus_hold = "false";
defparam \wr_data2_[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \wr_data2_[3]~output (
	.i(\inst13|inst6|wr_data2_[3]~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wr_data2_[3]),
	.obar());
// synopsys translate_off
defparam \wr_data2_[3]~output .bus_hold = "false";
defparam \wr_data2_[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \wr_data2_[2]~output (
	.i(\inst13|inst6|wr_data2_[2]~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wr_data2_[2]),
	.obar());
// synopsys translate_off
defparam \wr_data2_[2]~output .bus_hold = "false";
defparam \wr_data2_[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \wr_data2_[1]~output (
	.i(\inst13|inst6|wr_data2_[1]~16_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wr_data2_[1]),
	.obar());
// synopsys translate_off
defparam \wr_data2_[1]~output .bus_hold = "false";
defparam \wr_data2_[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \wr_data2_[0]~output (
	.i(\inst13|inst6|wr_data2_[0]~17_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wr_data2_[0]),
	.obar());
// synopsys translate_off
defparam \wr_data2_[0]~output .bus_hold = "false";
defparam \wr_data2_[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_ibuf \pc_fetch[6]~input (
	.i(pc_fetch[6]),
	.ibar(gnd),
	.o(\pc_fetch[6]~input_o ));
// synopsys translate_off
defparam \pc_fetch[6]~input .bus_hold = "false";
defparam \pc_fetch[6]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \pc_fetch[7]~input (
	.i(pc_fetch[7]),
	.ibar(gnd),
	.o(\pc_fetch[7]~input_o ));
// synopsys translate_off
defparam \pc_fetch[7]~input .bus_hold = "false";
defparam \pc_fetch[7]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

cycloneive_io_ibuf \is_branch~input (
	.i(is_branch),
	.ibar(gnd),
	.o(\is_branch~input_o ));
// synopsys translate_off
defparam \is_branch~input .bus_hold = "false";
defparam \is_branch~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst6|next_wr_estado~0 (
// Equation(s):
// \inst13|inst6|next_wr_estado~0_combout  = (\is_branch~input_o  & !\inst13|inst6|wr_estado~q )

	.dataa(\is_branch~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst13|inst6|wr_estado~q ),
	.cin(gnd),
	.combout(\inst13|inst6|next_wr_estado~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|inst6|next_wr_estado~0 .lut_mask = 16'h00AA;
defparam \inst13|inst6|next_wr_estado~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_clkctrl \reset~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\reset~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\reset~inputclkctrl_outclk ));
// synopsys translate_off
defparam \reset~inputclkctrl .clock_type = "global clock";
defparam \reset~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

dffeas \inst13|inst6|wr_estado (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst13|inst6|next_wr_estado~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|inst6|wr_estado~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|inst6|wr_estado .is_wysiwyg = "true";
defparam \inst13|inst6|wr_estado .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \pc_fetch[0]~input (
	.i(pc_fetch[0]),
	.ibar(gnd),
	.o(\pc_fetch[0]~input_o ));
// synopsys translate_off
defparam \pc_fetch[0]~input .bus_hold = "false";
defparam \pc_fetch[0]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \pc_fetch[1]~input (
	.i(pc_fetch[1]),
	.ibar(gnd),
	.o(\pc_fetch[1]~input_o ));
// synopsys translate_off
defparam \pc_fetch[1]~input .bus_hold = "false";
defparam \pc_fetch[1]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \pc_fetch[2]~input (
	.i(pc_fetch[2]),
	.ibar(gnd),
	.o(\pc_fetch[2]~input_o ));
// synopsys translate_off
defparam \pc_fetch[2]~input .bus_hold = "false";
defparam \pc_fetch[2]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \pc_fetch[3]~input (
	.i(pc_fetch[3]),
	.ibar(gnd),
	.o(\pc_fetch[3]~input_o ));
// synopsys translate_off
defparam \pc_fetch[3]~input .bus_hold = "false";
defparam \pc_fetch[3]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \pc_fetch[4]~input (
	.i(pc_fetch[4]),
	.ibar(gnd),
	.o(\pc_fetch[4]~input_o ));
// synopsys translate_off
defparam \pc_fetch[4]~input .bus_hold = "false";
defparam \pc_fetch[4]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \pc_fetch[5]~input (
	.i(pc_fetch[5]),
	.ibar(gnd),
	.o(\pc_fetch[5]~input_o ));
// synopsys translate_off
defparam \pc_fetch[5]~input .bus_hold = "false";
defparam \pc_fetch[5]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \pc_fetch_update[7]~input (
	.i(pc_fetch_update[7]),
	.ibar(gnd),
	.o(\pc_fetch_update[7]~input_o ));
// synopsys translate_off
defparam \pc_fetch_update[7]~input .bus_hold = "false";
defparam \pc_fetch_update[7]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \inst13|inst6|wr_tag_prev[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc_fetch_update[7]~input_o ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|inst6|wr_tag_prev [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|inst6|wr_tag_prev[1] .is_wysiwyg = "true";
defparam \inst13|inst6|wr_tag_prev[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst6|wr_data2_[12]~5 (
// Equation(s):
// \inst13|inst6|wr_data2_[12]~5_combout  = (\inst13|inst6|wr_estado~q  & \inst13|inst6|wr_tag_prev [1])

	.dataa(\inst13|inst6|wr_estado~q ),
	.datab(\inst13|inst6|wr_tag_prev [1]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst13|inst6|wr_data2_[12]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|inst6|wr_data2_[12]~5 .lut_mask = 16'h8888;
defparam \inst13|inst6|wr_data2_[12]~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \pc_fetch_update[0]~input (
	.i(pc_fetch_update[0]),
	.ibar(gnd),
	.o(\pc_fetch_update[0]~input_o ));
// synopsys translate_off
defparam \pc_fetch_update[0]~input .bus_hold = "false";
defparam \pc_fetch_update[0]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \inst13|inst6|address2_prev[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc_fetch_update[0]~input_o ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|inst6|address2_prev [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|inst6|address2_prev[0] .is_wysiwyg = "true";
defparam \inst13|inst6|address2_prev[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst6|address2_[0]~5 (
// Equation(s):
// \inst13|inst6|address2_[0]~5_combout  = (\inst13|inst6|wr_estado~q  & (\inst13|inst6|address2_prev [0])) # (!\inst13|inst6|wr_estado~q  & ((\pc_fetch_update[0]~input_o )))

	.dataa(\inst13|inst6|address2_prev [0]),
	.datab(\pc_fetch_update[0]~input_o ),
	.datac(gnd),
	.datad(\inst13|inst6|wr_estado~q ),
	.cin(gnd),
	.combout(\inst13|inst6|address2_[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|inst6|address2_[0]~5 .lut_mask = 16'hAACC;
defparam \inst13|inst6|address2_[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \pc_fetch_update[1]~input (
	.i(pc_fetch_update[1]),
	.ibar(gnd),
	.o(\pc_fetch_update[1]~input_o ));
// synopsys translate_off
defparam \pc_fetch_update[1]~input .bus_hold = "false";
defparam \pc_fetch_update[1]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \inst13|inst6|address2_prev[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc_fetch_update[1]~input_o ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|inst6|address2_prev [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|inst6|address2_prev[1] .is_wysiwyg = "true";
defparam \inst13|inst6|address2_prev[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst6|address2_[1]~4 (
// Equation(s):
// \inst13|inst6|address2_[1]~4_combout  = (\inst13|inst6|wr_estado~q  & (\inst13|inst6|address2_prev [1])) # (!\inst13|inst6|wr_estado~q  & ((\pc_fetch_update[1]~input_o )))

	.dataa(\inst13|inst6|address2_prev [1]),
	.datab(\pc_fetch_update[1]~input_o ),
	.datac(gnd),
	.datad(\inst13|inst6|wr_estado~q ),
	.cin(gnd),
	.combout(\inst13|inst6|address2_[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|inst6|address2_[1]~4 .lut_mask = 16'hAACC;
defparam \inst13|inst6|address2_[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \pc_fetch_update[2]~input (
	.i(pc_fetch_update[2]),
	.ibar(gnd),
	.o(\pc_fetch_update[2]~input_o ));
// synopsys translate_off
defparam \pc_fetch_update[2]~input .bus_hold = "false";
defparam \pc_fetch_update[2]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \inst13|inst6|address2_prev[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc_fetch_update[2]~input_o ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|inst6|address2_prev [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|inst6|address2_prev[2] .is_wysiwyg = "true";
defparam \inst13|inst6|address2_prev[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst6|address2_[2]~3 (
// Equation(s):
// \inst13|inst6|address2_[2]~3_combout  = (\inst13|inst6|wr_estado~q  & (\inst13|inst6|address2_prev [2])) # (!\inst13|inst6|wr_estado~q  & ((\pc_fetch_update[2]~input_o )))

	.dataa(\inst13|inst6|address2_prev [2]),
	.datab(\pc_fetch_update[2]~input_o ),
	.datac(gnd),
	.datad(\inst13|inst6|wr_estado~q ),
	.cin(gnd),
	.combout(\inst13|inst6|address2_[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|inst6|address2_[2]~3 .lut_mask = 16'hAACC;
defparam \inst13|inst6|address2_[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \pc_fetch_update[3]~input (
	.i(pc_fetch_update[3]),
	.ibar(gnd),
	.o(\pc_fetch_update[3]~input_o ));
// synopsys translate_off
defparam \pc_fetch_update[3]~input .bus_hold = "false";
defparam \pc_fetch_update[3]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \inst13|inst6|address2_prev[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc_fetch_update[3]~input_o ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|inst6|address2_prev [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|inst6|address2_prev[3] .is_wysiwyg = "true";
defparam \inst13|inst6|address2_prev[3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst6|address2_[3]~2 (
// Equation(s):
// \inst13|inst6|address2_[3]~2_combout  = (\inst13|inst6|wr_estado~q  & (\inst13|inst6|address2_prev [3])) # (!\inst13|inst6|wr_estado~q  & ((\pc_fetch_update[3]~input_o )))

	.dataa(\inst13|inst6|address2_prev [3]),
	.datab(\pc_fetch_update[3]~input_o ),
	.datac(gnd),
	.datad(\inst13|inst6|wr_estado~q ),
	.cin(gnd),
	.combout(\inst13|inst6|address2_[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|inst6|address2_[3]~2 .lut_mask = 16'hAACC;
defparam \inst13|inst6|address2_[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \pc_fetch_update[4]~input (
	.i(pc_fetch_update[4]),
	.ibar(gnd),
	.o(\pc_fetch_update[4]~input_o ));
// synopsys translate_off
defparam \pc_fetch_update[4]~input .bus_hold = "false";
defparam \pc_fetch_update[4]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \inst13|inst6|address2_prev[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc_fetch_update[4]~input_o ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|inst6|address2_prev [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|inst6|address2_prev[4] .is_wysiwyg = "true";
defparam \inst13|inst6|address2_prev[4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst6|address2_[4]~1 (
// Equation(s):
// \inst13|inst6|address2_[4]~1_combout  = (\inst13|inst6|wr_estado~q  & (\inst13|inst6|address2_prev [4])) # (!\inst13|inst6|wr_estado~q  & ((\pc_fetch_update[4]~input_o )))

	.dataa(\inst13|inst6|address2_prev [4]),
	.datab(\pc_fetch_update[4]~input_o ),
	.datac(gnd),
	.datad(\inst13|inst6|wr_estado~q ),
	.cin(gnd),
	.combout(\inst13|inst6|address2_[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|inst6|address2_[4]~1 .lut_mask = 16'hAACC;
defparam \inst13|inst6|address2_[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \pc_fetch_update[5]~input (
	.i(pc_fetch_update[5]),
	.ibar(gnd),
	.o(\pc_fetch_update[5]~input_o ));
// synopsys translate_off
defparam \pc_fetch_update[5]~input .bus_hold = "false";
defparam \pc_fetch_update[5]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \inst13|inst6|address2_prev[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc_fetch_update[5]~input_o ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|inst6|address2_prev [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|inst6|address2_prev[5] .is_wysiwyg = "true";
defparam \inst13|inst6|address2_prev[5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst6|address2_[5]~0 (
// Equation(s):
// \inst13|inst6|address2_[5]~0_combout  = (\inst13|inst6|wr_estado~q  & (\inst13|inst6|address2_prev [5])) # (!\inst13|inst6|wr_estado~q  & ((\pc_fetch_update[5]~input_o )))

	.dataa(\inst13|inst6|address2_prev [5]),
	.datab(\pc_fetch_update[5]~input_o ),
	.datac(gnd),
	.datad(\inst13|inst6|wr_estado~q ),
	.cin(gnd),
	.combout(\inst13|inst6|address2_[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|inst6|address2_[5]~0 .lut_mask = 16'hAACC;
defparam \inst13|inst6|address2_[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst13|inst|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst13|inst6|wr_estado~q ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pc_fetch[5]~input_o ,\pc_fetch[4]~input_o ,\pc_fetch[3]~input_o ,\pc_fetch[2]~input_o ,\pc_fetch[1]~input_o ,\pc_fetch[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst13|inst6|wr_data2_[12]~5_combout }),
	.portbaddr({\inst13|inst6|address2_[5]~0_combout ,\inst13|inst6|address2_[4]~1_combout ,\inst13|inst6|address2_[3]~2_combout ,\inst13|inst6|address2_[2]~3_combout ,\inst13|inst6|address2_[1]~4_combout ,\inst13|inst6|address2_[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(\inst13|inst|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "bht_btb_module:inst13|bht_btb_ram:inst|altsyncram:altsyncram_component|altsyncram_kph2:auto_generated|ALTSYNCRAM";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "bidir_dual_port";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 6;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 63;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 64;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clock = "clock0";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 6;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_in_clock = "clock0";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_bit_number = 12;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_last_address = 63;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 64;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_width = 32;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock0";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_write_enable_clock = "clock0";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_io_ibuf \pc_fetch_update[6]~input (
	.i(pc_fetch_update[6]),
	.ibar(gnd),
	.o(\pc_fetch_update[6]~input_o ));
// synopsys translate_off
defparam \pc_fetch_update[6]~input .bus_hold = "false";
defparam \pc_fetch_update[6]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \inst13|inst6|wr_tag_prev[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc_fetch_update[6]~input_o ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|inst6|wr_tag_prev [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|inst6|wr_tag_prev[0] .is_wysiwyg = "true";
defparam \inst13|inst6|wr_tag_prev[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst6|wr_data2_[11]~6 (
// Equation(s):
// \inst13|inst6|wr_data2_[11]~6_combout  = (\inst13|inst6|wr_estado~q  & \inst13|inst6|wr_tag_prev [0])

	.dataa(\inst13|inst6|wr_estado~q ),
	.datab(\inst13|inst6|wr_tag_prev [0]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst13|inst6|wr_data2_[11]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|inst6|wr_data2_[11]~6 .lut_mask = 16'h8888;
defparam \inst13|inst6|wr_data2_[11]~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst13|inst|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst13|inst6|wr_estado~q ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pc_fetch[5]~input_o ,\pc_fetch[4]~input_o ,\pc_fetch[3]~input_o ,\pc_fetch[2]~input_o ,\pc_fetch[1]~input_o ,\pc_fetch[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst13|inst6|wr_data2_[11]~6_combout }),
	.portbaddr({\inst13|inst6|address2_[5]~0_combout ,\inst13|inst6|address2_[4]~1_combout ,\inst13|inst6|address2_[3]~2_combout ,\inst13|inst6|address2_[2]~3_combout ,\inst13|inst6|address2_[1]~4_combout ,\inst13|inst6|address2_[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(\inst13|inst|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "bht_btb_module:inst13|bht_btb_ram:inst|altsyncram:altsyncram_component|altsyncram_kph2:auto_generated|ALTSYNCRAM";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "bidir_dual_port";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 6;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 63;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 64;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 32;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clock = "clock0";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 6;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_in_clock = "clock0";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clock = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_bit_number = 11;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_last_address = 63;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 64;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_width = 32;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock0";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_write_enable_clock = "clock0";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst6|branch_prediction~0 (
// Equation(s):
// \inst13|inst6|branch_prediction~0_combout  = (\pc_fetch[6]~input_o  & (\inst13|inst|altsyncram_component|auto_generated|q_a [11] & (\pc_fetch[7]~input_o  $ (!\inst13|inst|altsyncram_component|auto_generated|q_a [12])))) # (!\pc_fetch[6]~input_o  & 
// (!\inst13|inst|altsyncram_component|auto_generated|q_a [11] & (\pc_fetch[7]~input_o  $ (!\inst13|inst|altsyncram_component|auto_generated|q_a [12]))))

	.dataa(\pc_fetch[6]~input_o ),
	.datab(\pc_fetch[7]~input_o ),
	.datac(\inst13|inst|altsyncram_component|auto_generated|q_a [12]),
	.datad(\inst13|inst|altsyncram_component|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\inst13|inst6|branch_prediction~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|inst6|branch_prediction~0 .lut_mask = 16'h8241;
defparam \inst13|inst6|branch_prediction~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \pc_fetch[8]~input (
	.i(pc_fetch[8]),
	.ibar(gnd),
	.o(\pc_fetch[8]~input_o ));
// synopsys translate_off
defparam \pc_fetch[8]~input .bus_hold = "false";
defparam \pc_fetch[8]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \pc_fetch[9]~input (
	.i(pc_fetch[9]),
	.ibar(gnd),
	.o(\pc_fetch[9]~input_o ));
// synopsys translate_off
defparam \pc_fetch[9]~input .bus_hold = "false";
defparam \pc_fetch[9]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \pc_fetch_update[9]~input (
	.i(pc_fetch_update[9]),
	.ibar(gnd),
	.o(\pc_fetch_update[9]~input_o ));
// synopsys translate_off
defparam \pc_fetch_update[9]~input .bus_hold = "false";
defparam \pc_fetch_update[9]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \inst13|inst6|wr_tag_prev[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc_fetch_update[9]~input_o ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|inst6|wr_tag_prev [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|inst6|wr_tag_prev[3] .is_wysiwyg = "true";
defparam \inst13|inst6|wr_tag_prev[3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst6|wr_data2_[14]~3 (
// Equation(s):
// \inst13|inst6|wr_data2_[14]~3_combout  = (\inst13|inst6|wr_estado~q  & \inst13|inst6|wr_tag_prev [3])

	.dataa(\inst13|inst6|wr_estado~q ),
	.datab(\inst13|inst6|wr_tag_prev [3]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst13|inst6|wr_data2_[14]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|inst6|wr_data2_[14]~3 .lut_mask = 16'h8888;
defparam \inst13|inst6|wr_data2_[14]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst13|inst|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst13|inst6|wr_estado~q ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pc_fetch[5]~input_o ,\pc_fetch[4]~input_o ,\pc_fetch[3]~input_o ,\pc_fetch[2]~input_o ,\pc_fetch[1]~input_o ,\pc_fetch[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst13|inst6|wr_data2_[14]~3_combout }),
	.portbaddr({\inst13|inst6|address2_[5]~0_combout ,\inst13|inst6|address2_[4]~1_combout ,\inst13|inst6|address2_[3]~2_combout ,\inst13|inst6|address2_[2]~3_combout ,\inst13|inst6|address2_[1]~4_combout ,\inst13|inst6|address2_[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(\inst13|inst|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "bht_btb_module:inst13|bht_btb_ram:inst|altsyncram:altsyncram_component|altsyncram_kph2:auto_generated|ALTSYNCRAM";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "bidir_dual_port";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 6;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 63;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 64;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clock = "clock0";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 6;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_in_clock = "clock0";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clock = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_bit_number = 14;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_last_address = 63;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 64;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_width = 32;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock0";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_write_enable_clock = "clock0";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_io_ibuf \pc_fetch_update[8]~input (
	.i(pc_fetch_update[8]),
	.ibar(gnd),
	.o(\pc_fetch_update[8]~input_o ));
// synopsys translate_off
defparam \pc_fetch_update[8]~input .bus_hold = "false";
defparam \pc_fetch_update[8]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \inst13|inst6|wr_tag_prev[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc_fetch_update[8]~input_o ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|inst6|wr_tag_prev [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|inst6|wr_tag_prev[2] .is_wysiwyg = "true";
defparam \inst13|inst6|wr_tag_prev[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst6|wr_data2_[13]~4 (
// Equation(s):
// \inst13|inst6|wr_data2_[13]~4_combout  = (\inst13|inst6|wr_estado~q  & \inst13|inst6|wr_tag_prev [2])

	.dataa(\inst13|inst6|wr_estado~q ),
	.datab(\inst13|inst6|wr_tag_prev [2]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst13|inst6|wr_data2_[13]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|inst6|wr_data2_[13]~4 .lut_mask = 16'h8888;
defparam \inst13|inst6|wr_data2_[13]~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst13|inst|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst13|inst6|wr_estado~q ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pc_fetch[5]~input_o ,\pc_fetch[4]~input_o ,\pc_fetch[3]~input_o ,\pc_fetch[2]~input_o ,\pc_fetch[1]~input_o ,\pc_fetch[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst13|inst6|wr_data2_[13]~4_combout }),
	.portbaddr({\inst13|inst6|address2_[5]~0_combout ,\inst13|inst6|address2_[4]~1_combout ,\inst13|inst6|address2_[3]~2_combout ,\inst13|inst6|address2_[2]~3_combout ,\inst13|inst6|address2_[1]~4_combout ,\inst13|inst6|address2_[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(\inst13|inst|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "bht_btb_module:inst13|bht_btb_ram:inst|altsyncram:altsyncram_component|altsyncram_kph2:auto_generated|ALTSYNCRAM";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "bidir_dual_port";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 6;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 63;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 64;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 32;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clock = "clock0";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 6;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_in_clock = "clock0";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clock = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_bit_number = 13;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_last_address = 63;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 64;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_width = 32;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock0";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_write_enable_clock = "clock0";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst6|branch_prediction~1 (
// Equation(s):
// \inst13|inst6|branch_prediction~1_combout  = (\pc_fetch[8]~input_o  & (\inst13|inst|altsyncram_component|auto_generated|q_a [13] & (\pc_fetch[9]~input_o  $ (!\inst13|inst|altsyncram_component|auto_generated|q_a [14])))) # (!\pc_fetch[8]~input_o  & 
// (!\inst13|inst|altsyncram_component|auto_generated|q_a [13] & (\pc_fetch[9]~input_o  $ (!\inst13|inst|altsyncram_component|auto_generated|q_a [14]))))

	.dataa(\pc_fetch[8]~input_o ),
	.datab(\pc_fetch[9]~input_o ),
	.datac(\inst13|inst|altsyncram_component|auto_generated|q_a [14]),
	.datad(\inst13|inst|altsyncram_component|auto_generated|q_a [13]),
	.cin(gnd),
	.combout(\inst13|inst6|branch_prediction~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|inst6|branch_prediction~1 .lut_mask = 16'h8241;
defparam \inst13|inst6|branch_prediction~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst13|inst|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst13|inst6|wr_estado~q ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pc_fetch[5]~input_o ,\pc_fetch[4]~input_o ,\pc_fetch[3]~input_o ,\pc_fetch[2]~input_o ,\pc_fetch[1]~input_o ,\pc_fetch[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst13|inst6|wr_estado~q }),
	.portbaddr({\inst13|inst6|address2_[5]~0_combout ,\inst13|inst6|address2_[4]~1_combout ,\inst13|inst6|address2_[3]~2_combout ,\inst13|inst6|address2_[2]~3_combout ,\inst13|inst6|address2_[1]~4_combout ,\inst13|inst6|address2_[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(\inst13|inst|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "bht_btb_module:inst13|bht_btb_ram:inst|altsyncram:altsyncram_component|altsyncram_kph2:auto_generated|ALTSYNCRAM";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "bidir_dual_port";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 6;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 63;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 64;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clock = "clock0";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 6;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_in_clock = "clock0";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clock = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_bit_number = 16;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_last_address = 63;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 64;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_width = 32;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock0";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_write_enable_clock = "clock0";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_ram_block \inst13|inst|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst13|inst6|wr_estado~q ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pc_fetch[5]~input_o ,\pc_fetch[4]~input_o ,\pc_fetch[3]~input_o ,\pc_fetch[2]~input_o ,\pc_fetch[1]~input_o ,\pc_fetch[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst13|inst6|wr_data2_[18]~0_combout }),
	.portbaddr({\inst13|inst6|address2_[5]~0_combout ,\inst13|inst6|address2_[4]~1_combout ,\inst13|inst6|address2_[3]~2_combout ,\inst13|inst6|address2_[2]~3_combout ,\inst13|inst6|address2_[1]~4_combout ,\inst13|inst6|address2_[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(\inst13|inst|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "bht_btb_module:inst13|bht_btb_ram:inst|altsyncram:altsyncram_component|altsyncram_kph2:auto_generated|ALTSYNCRAM";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "bidir_dual_port";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 6;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 63;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 64;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clock = "clock0";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 6;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_in_clock = "clock0";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clock = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_bit_number = 18;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_last_address = 63;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 64;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_width = 32;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock0";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_write_enable_clock = "clock0";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_io_ibuf \increment_counter~input (
	.i(increment_counter),
	.ibar(gnd),
	.o(\increment_counter~input_o ));
// synopsys translate_off
defparam \increment_counter~input .bus_hold = "false";
defparam \increment_counter~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \inst13|inst6|increment_counter_prev (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\increment_counter~input_o ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|inst6|increment_counter_prev~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|inst6|increment_counter_prev .is_wysiwyg = "true";
defparam \inst13|inst6|increment_counter_prev .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst6|wr_data2_[17]~1 (
// Equation(s):
// \inst13|inst6|wr_data2_[17]~1_combout  = (\inst13|inst6|wr_estado~q  & ((\inst13|inst|altsyncram_component|auto_generated|q_b [18] & ((\inst13|inst6|increment_counter_prev~q ) # (!\inst13|inst|altsyncram_component|auto_generated|q_b [17]))) # 
// (!\inst13|inst|altsyncram_component|auto_generated|q_b [18] & (\inst13|inst6|increment_counter_prev~q  & !\inst13|inst|altsyncram_component|auto_generated|q_b [17]))))

	.dataa(\inst13|inst6|wr_estado~q ),
	.datab(\inst13|inst|altsyncram_component|auto_generated|q_b [18]),
	.datac(\inst13|inst6|increment_counter_prev~q ),
	.datad(\inst13|inst|altsyncram_component|auto_generated|q_b [17]),
	.cin(gnd),
	.combout(\inst13|inst6|wr_data2_[17]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|inst6|wr_data2_[17]~1 .lut_mask = 16'h80A8;
defparam \inst13|inst6|wr_data2_[17]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst13|inst|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst13|inst6|wr_estado~q ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pc_fetch[5]~input_o ,\pc_fetch[4]~input_o ,\pc_fetch[3]~input_o ,\pc_fetch[2]~input_o ,\pc_fetch[1]~input_o ,\pc_fetch[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst13|inst6|wr_data2_[17]~1_combout }),
	.portbaddr({\inst13|inst6|address2_[5]~0_combout ,\inst13|inst6|address2_[4]~1_combout ,\inst13|inst6|address2_[3]~2_combout ,\inst13|inst6|address2_[2]~3_combout ,\inst13|inst6|address2_[1]~4_combout ,\inst13|inst6|address2_[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|inst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(\inst13|inst|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "bht_btb_module:inst13|bht_btb_ram:inst|altsyncram:altsyncram_component|altsyncram_kph2:auto_generated|ALTSYNCRAM";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "bidir_dual_port";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 6;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 63;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 64;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 32;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_clock = "clock0";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 6;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_in_clock = "clock0";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_out_clock = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_first_bit_number = 17;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_last_address = 63;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 64;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_logical_ram_width = 32;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock0";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_write_enable_clock = "clock0";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst6|wr_data2_[18]~0 (
// Equation(s):
// \inst13|inst6|wr_data2_[18]~0_combout  = (\inst13|inst6|wr_estado~q  & ((\inst13|inst|altsyncram_component|auto_generated|q_b [18] & ((\inst13|inst|altsyncram_component|auto_generated|q_b [17]) # (\inst13|inst6|increment_counter_prev~q ))) # 
// (!\inst13|inst|altsyncram_component|auto_generated|q_b [18] & (\inst13|inst|altsyncram_component|auto_generated|q_b [17] & \inst13|inst6|increment_counter_prev~q ))))

	.dataa(\inst13|inst6|wr_estado~q ),
	.datab(\inst13|inst|altsyncram_component|auto_generated|q_b [18]),
	.datac(\inst13|inst|altsyncram_component|auto_generated|q_b [17]),
	.datad(\inst13|inst6|increment_counter_prev~q ),
	.cin(gnd),
	.combout(\inst13|inst6|wr_data2_[18]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|inst6|wr_data2_[18]~0 .lut_mask = 16'hA880;
defparam \inst13|inst6|wr_data2_[18]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \pc_fetch[10]~input (
	.i(pc_fetch[10]),
	.ibar(gnd),
	.o(\pc_fetch[10]~input_o ));
// synopsys translate_off
defparam \pc_fetch[10]~input .bus_hold = "false";
defparam \pc_fetch[10]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \pc_fetch_update[10]~input (
	.i(pc_fetch_update[10]),
	.ibar(gnd),
	.o(\pc_fetch_update[10]~input_o ));
// synopsys translate_off
defparam \pc_fetch_update[10]~input .bus_hold = "false";
defparam \pc_fetch_update[10]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \inst13|inst6|wr_tag_prev[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc_fetch_update[10]~input_o ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|inst6|wr_tag_prev [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|inst6|wr_tag_prev[4] .is_wysiwyg = "true";
defparam \inst13|inst6|wr_tag_prev[4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst6|wr_data2_[15]~2 (
// Equation(s):
// \inst13|inst6|wr_data2_[15]~2_combout  = (\inst13|inst6|wr_estado~q  & \inst13|inst6|wr_tag_prev [4])

	.dataa(\inst13|inst6|wr_estado~q ),
	.datab(\inst13|inst6|wr_tag_prev [4]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst13|inst6|wr_data2_[15]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|inst6|wr_data2_[15]~2 .lut_mask = 16'h8888;
defparam \inst13|inst6|wr_data2_[15]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst13|inst|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst13|inst6|wr_estado~q ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pc_fetch[5]~input_o ,\pc_fetch[4]~input_o ,\pc_fetch[3]~input_o ,\pc_fetch[2]~input_o ,\pc_fetch[1]~input_o ,\pc_fetch[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst13|inst6|wr_data2_[15]~2_combout }),
	.portbaddr({\inst13|inst6|address2_[5]~0_combout ,\inst13|inst6|address2_[4]~1_combout ,\inst13|inst6|address2_[3]~2_combout ,\inst13|inst6|address2_[2]~3_combout ,\inst13|inst6|address2_[1]~4_combout ,\inst13|inst6|address2_[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(\inst13|inst|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "bht_btb_module:inst13|bht_btb_ram:inst|altsyncram:altsyncram_component|altsyncram_kph2:auto_generated|ALTSYNCRAM";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "bidir_dual_port";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 6;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 63;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 64;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 32;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clock = "clock0";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 6;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_in_clock = "clock0";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clock = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_bit_number = 15;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_last_address = 63;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 64;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_width = 32;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock0";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_write_enable_clock = "clock0";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst6|branch_prediction~2 (
// Equation(s):
// \inst13|inst6|branch_prediction~2_combout  = (\inst13|inst|altsyncram_component|auto_generated|q_a [16] & (\inst13|inst|altsyncram_component|auto_generated|q_a [18] & (\pc_fetch[10]~input_o  $ (!\inst13|inst|altsyncram_component|auto_generated|q_a 
// [15]))))

	.dataa(\inst13|inst|altsyncram_component|auto_generated|q_a [16]),
	.datab(\inst13|inst|altsyncram_component|auto_generated|q_a [18]),
	.datac(\pc_fetch[10]~input_o ),
	.datad(\inst13|inst|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\inst13|inst6|branch_prediction~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|inst6|branch_prediction~2 .lut_mask = 16'h8008;
defparam \inst13|inst6|branch_prediction~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst6|branch_prediction~3 (
// Equation(s):
// \inst13|inst6|branch_prediction~3_combout  = (\inst13|inst6|branch_prediction~0_combout  & (\inst13|inst6|branch_prediction~1_combout  & \inst13|inst6|branch_prediction~2_combout ))

	.dataa(\inst13|inst6|branch_prediction~0_combout ),
	.datab(\inst13|inst6|branch_prediction~1_combout ),
	.datac(\inst13|inst6|branch_prediction~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst13|inst6|branch_prediction~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|inst6|branch_prediction~3 .lut_mask = 16'h8080;
defparam \inst13|inst6|branch_prediction~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \pc_target_update[10]~input (
	.i(pc_target_update[10]),
	.ibar(gnd),
	.o(\pc_target_update[10]~input_o ));
// synopsys translate_off
defparam \pc_target_update[10]~input .bus_hold = "false";
defparam \pc_target_update[10]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \inst13|inst6|pc_target_update_prev[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc_target_update[10]~input_o ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|inst6|pc_target_update_prev [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|inst6|pc_target_update_prev[10] .is_wysiwyg = "true";
defparam \inst13|inst6|pc_target_update_prev[10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst6|wr_data2_[10]~7 (
// Equation(s):
// \inst13|inst6|wr_data2_[10]~7_combout  = (\inst13|inst6|wr_estado~q  & \inst13|inst6|pc_target_update_prev [10])

	.dataa(\inst13|inst6|wr_estado~q ),
	.datab(\inst13|inst6|pc_target_update_prev [10]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst13|inst6|wr_data2_[10]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|inst6|wr_data2_[10]~7 .lut_mask = 16'h8888;
defparam \inst13|inst6|wr_data2_[10]~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst13|inst|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst13|inst6|wr_estado~q ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pc_fetch[5]~input_o ,\pc_fetch[4]~input_o ,\pc_fetch[3]~input_o ,\pc_fetch[2]~input_o ,\pc_fetch[1]~input_o ,\pc_fetch[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst13|inst6|wr_data2_[10]~7_combout }),
	.portbaddr({\inst13|inst6|address2_[5]~0_combout ,\inst13|inst6|address2_[4]~1_combout ,\inst13|inst6|address2_[3]~2_combout ,\inst13|inst6|address2_[2]~3_combout ,\inst13|inst6|address2_[1]~4_combout ,\inst13|inst6|address2_[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(\inst13|inst|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "bht_btb_module:inst13|bht_btb_ram:inst|altsyncram:altsyncram_component|altsyncram_kph2:auto_generated|ALTSYNCRAM";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "bidir_dual_port";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 6;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 63;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 64;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clock = "clock0";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 6;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_in_clock = "clock0";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clock = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_bit_number = 10;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_last_address = 63;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 64;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_width = 32;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock0";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_write_enable_clock = "clock0";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_io_ibuf \pc_target_update[9]~input (
	.i(pc_target_update[9]),
	.ibar(gnd),
	.o(\pc_target_update[9]~input_o ));
// synopsys translate_off
defparam \pc_target_update[9]~input .bus_hold = "false";
defparam \pc_target_update[9]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \inst13|inst6|pc_target_update_prev[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc_target_update[9]~input_o ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|inst6|pc_target_update_prev [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|inst6|pc_target_update_prev[9] .is_wysiwyg = "true";
defparam \inst13|inst6|pc_target_update_prev[9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst6|wr_data2_[9]~8 (
// Equation(s):
// \inst13|inst6|wr_data2_[9]~8_combout  = (\inst13|inst6|wr_estado~q  & \inst13|inst6|pc_target_update_prev [9])

	.dataa(\inst13|inst6|wr_estado~q ),
	.datab(\inst13|inst6|pc_target_update_prev [9]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst13|inst6|wr_data2_[9]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|inst6|wr_data2_[9]~8 .lut_mask = 16'h8888;
defparam \inst13|inst6|wr_data2_[9]~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst13|inst|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst13|inst6|wr_estado~q ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pc_fetch[5]~input_o ,\pc_fetch[4]~input_o ,\pc_fetch[3]~input_o ,\pc_fetch[2]~input_o ,\pc_fetch[1]~input_o ,\pc_fetch[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst13|inst6|wr_data2_[9]~8_combout }),
	.portbaddr({\inst13|inst6|address2_[5]~0_combout ,\inst13|inst6|address2_[4]~1_combout ,\inst13|inst6|address2_[3]~2_combout ,\inst13|inst6|address2_[2]~3_combout ,\inst13|inst6|address2_[1]~4_combout ,\inst13|inst6|address2_[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(\inst13|inst|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "bht_btb_module:inst13|bht_btb_ram:inst|altsyncram:altsyncram_component|altsyncram_kph2:auto_generated|ALTSYNCRAM";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "bidir_dual_port";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 6;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 63;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 64;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clock = "clock0";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 6;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_in_clock = "clock0";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_last_address = 63;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 64;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_width = 32;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock0";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_write_enable_clock = "clock0";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_io_ibuf \pc_target_update[8]~input (
	.i(pc_target_update[8]),
	.ibar(gnd),
	.o(\pc_target_update[8]~input_o ));
// synopsys translate_off
defparam \pc_target_update[8]~input .bus_hold = "false";
defparam \pc_target_update[8]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \inst13|inst6|pc_target_update_prev[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc_target_update[8]~input_o ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|inst6|pc_target_update_prev [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|inst6|pc_target_update_prev[8] .is_wysiwyg = "true";
defparam \inst13|inst6|pc_target_update_prev[8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst6|wr_data2_[8]~9 (
// Equation(s):
// \inst13|inst6|wr_data2_[8]~9_combout  = (\inst13|inst6|wr_estado~q  & \inst13|inst6|pc_target_update_prev [8])

	.dataa(\inst13|inst6|wr_estado~q ),
	.datab(\inst13|inst6|pc_target_update_prev [8]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst13|inst6|wr_data2_[8]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|inst6|wr_data2_[8]~9 .lut_mask = 16'h8888;
defparam \inst13|inst6|wr_data2_[8]~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst13|inst|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst13|inst6|wr_estado~q ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pc_fetch[5]~input_o ,\pc_fetch[4]~input_o ,\pc_fetch[3]~input_o ,\pc_fetch[2]~input_o ,\pc_fetch[1]~input_o ,\pc_fetch[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst13|inst6|wr_data2_[8]~9_combout }),
	.portbaddr({\inst13|inst6|address2_[5]~0_combout ,\inst13|inst6|address2_[4]~1_combout ,\inst13|inst6|address2_[3]~2_combout ,\inst13|inst6|address2_[2]~3_combout ,\inst13|inst6|address2_[1]~4_combout ,\inst13|inst6|address2_[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(\inst13|inst|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "bht_btb_module:inst13|bht_btb_ram:inst|altsyncram:altsyncram_component|altsyncram_kph2:auto_generated|ALTSYNCRAM";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "bidir_dual_port";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 6;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 63;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 64;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clock = "clock0";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 6;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_in_clock = "clock0";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_last_address = 63;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 64;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_width = 32;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock0";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_write_enable_clock = "clock0";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_io_ibuf \pc_target_update[7]~input (
	.i(pc_target_update[7]),
	.ibar(gnd),
	.o(\pc_target_update[7]~input_o ));
// synopsys translate_off
defparam \pc_target_update[7]~input .bus_hold = "false";
defparam \pc_target_update[7]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \inst13|inst6|pc_target_update_prev[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc_target_update[7]~input_o ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|inst6|pc_target_update_prev [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|inst6|pc_target_update_prev[7] .is_wysiwyg = "true";
defparam \inst13|inst6|pc_target_update_prev[7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst6|wr_data2_[7]~10 (
// Equation(s):
// \inst13|inst6|wr_data2_[7]~10_combout  = (\inst13|inst6|wr_estado~q  & \inst13|inst6|pc_target_update_prev [7])

	.dataa(\inst13|inst6|wr_estado~q ),
	.datab(\inst13|inst6|pc_target_update_prev [7]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst13|inst6|wr_data2_[7]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|inst6|wr_data2_[7]~10 .lut_mask = 16'h8888;
defparam \inst13|inst6|wr_data2_[7]~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst13|inst|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst13|inst6|wr_estado~q ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pc_fetch[5]~input_o ,\pc_fetch[4]~input_o ,\pc_fetch[3]~input_o ,\pc_fetch[2]~input_o ,\pc_fetch[1]~input_o ,\pc_fetch[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst13|inst6|wr_data2_[7]~10_combout }),
	.portbaddr({\inst13|inst6|address2_[5]~0_combout ,\inst13|inst6|address2_[4]~1_combout ,\inst13|inst6|address2_[3]~2_combout ,\inst13|inst6|address2_[2]~3_combout ,\inst13|inst6|address2_[1]~4_combout ,\inst13|inst6|address2_[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(\inst13|inst|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "bht_btb_module:inst13|bht_btb_ram:inst|altsyncram:altsyncram_component|altsyncram_kph2:auto_generated|ALTSYNCRAM";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "bidir_dual_port";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 6;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 63;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 64;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 32;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clock = "clock0";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 6;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_in_clock = "clock0";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_last_address = 63;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 64;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_width = 32;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock0";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_write_enable_clock = "clock0";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_io_ibuf \pc_target_update[6]~input (
	.i(pc_target_update[6]),
	.ibar(gnd),
	.o(\pc_target_update[6]~input_o ));
// synopsys translate_off
defparam \pc_target_update[6]~input .bus_hold = "false";
defparam \pc_target_update[6]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \inst13|inst6|pc_target_update_prev[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc_target_update[6]~input_o ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|inst6|pc_target_update_prev [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|inst6|pc_target_update_prev[6] .is_wysiwyg = "true";
defparam \inst13|inst6|pc_target_update_prev[6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst6|wr_data2_[6]~11 (
// Equation(s):
// \inst13|inst6|wr_data2_[6]~11_combout  = (\inst13|inst6|wr_estado~q  & \inst13|inst6|pc_target_update_prev [6])

	.dataa(\inst13|inst6|wr_estado~q ),
	.datab(\inst13|inst6|pc_target_update_prev [6]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst13|inst6|wr_data2_[6]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|inst6|wr_data2_[6]~11 .lut_mask = 16'h8888;
defparam \inst13|inst6|wr_data2_[6]~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst13|inst|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst13|inst6|wr_estado~q ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pc_fetch[5]~input_o ,\pc_fetch[4]~input_o ,\pc_fetch[3]~input_o ,\pc_fetch[2]~input_o ,\pc_fetch[1]~input_o ,\pc_fetch[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst13|inst6|wr_data2_[6]~11_combout }),
	.portbaddr({\inst13|inst6|address2_[5]~0_combout ,\inst13|inst6|address2_[4]~1_combout ,\inst13|inst6|address2_[3]~2_combout ,\inst13|inst6|address2_[2]~3_combout ,\inst13|inst6|address2_[1]~4_combout ,\inst13|inst6|address2_[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(\inst13|inst|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "bht_btb_module:inst13|bht_btb_ram:inst|altsyncram:altsyncram_component|altsyncram_kph2:auto_generated|ALTSYNCRAM";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "bidir_dual_port";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 6;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 63;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 64;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clock = "clock0";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 6;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_in_clock = "clock0";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_last_address = 63;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 64;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_width = 32;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock0";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_write_enable_clock = "clock0";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_io_ibuf \pc_target_update[5]~input (
	.i(pc_target_update[5]),
	.ibar(gnd),
	.o(\pc_target_update[5]~input_o ));
// synopsys translate_off
defparam \pc_target_update[5]~input .bus_hold = "false";
defparam \pc_target_update[5]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \inst13|inst6|pc_target_update_prev[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc_target_update[5]~input_o ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|inst6|pc_target_update_prev [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|inst6|pc_target_update_prev[5] .is_wysiwyg = "true";
defparam \inst13|inst6|pc_target_update_prev[5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst6|wr_data2_[5]~12 (
// Equation(s):
// \inst13|inst6|wr_data2_[5]~12_combout  = (\inst13|inst6|wr_estado~q  & \inst13|inst6|pc_target_update_prev [5])

	.dataa(\inst13|inst6|wr_estado~q ),
	.datab(\inst13|inst6|pc_target_update_prev [5]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst13|inst6|wr_data2_[5]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|inst6|wr_data2_[5]~12 .lut_mask = 16'h8888;
defparam \inst13|inst6|wr_data2_[5]~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst13|inst|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst13|inst6|wr_estado~q ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pc_fetch[5]~input_o ,\pc_fetch[4]~input_o ,\pc_fetch[3]~input_o ,\pc_fetch[2]~input_o ,\pc_fetch[1]~input_o ,\pc_fetch[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst13|inst6|wr_data2_[5]~12_combout }),
	.portbaddr({\inst13|inst6|address2_[5]~0_combout ,\inst13|inst6|address2_[4]~1_combout ,\inst13|inst6|address2_[3]~2_combout ,\inst13|inst6|address2_[2]~3_combout ,\inst13|inst6|address2_[1]~4_combout ,\inst13|inst6|address2_[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(\inst13|inst|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "bht_btb_module:inst13|bht_btb_ram:inst|altsyncram:altsyncram_component|altsyncram_kph2:auto_generated|ALTSYNCRAM";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "bidir_dual_port";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 6;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 63;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 64;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 32;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clock = "clock0";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 6;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_in_clock = "clock0";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_last_address = 63;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 64;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_width = 32;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock0";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_write_enable_clock = "clock0";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_io_ibuf \pc_target_update[4]~input (
	.i(pc_target_update[4]),
	.ibar(gnd),
	.o(\pc_target_update[4]~input_o ));
// synopsys translate_off
defparam \pc_target_update[4]~input .bus_hold = "false";
defparam \pc_target_update[4]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \inst13|inst6|pc_target_update_prev[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc_target_update[4]~input_o ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|inst6|pc_target_update_prev [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|inst6|pc_target_update_prev[4] .is_wysiwyg = "true";
defparam \inst13|inst6|pc_target_update_prev[4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst6|wr_data2_[4]~13 (
// Equation(s):
// \inst13|inst6|wr_data2_[4]~13_combout  = (\inst13|inst6|wr_estado~q  & \inst13|inst6|pc_target_update_prev [4])

	.dataa(\inst13|inst6|wr_estado~q ),
	.datab(\inst13|inst6|pc_target_update_prev [4]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst13|inst6|wr_data2_[4]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|inst6|wr_data2_[4]~13 .lut_mask = 16'h8888;
defparam \inst13|inst6|wr_data2_[4]~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst13|inst|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst13|inst6|wr_estado~q ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pc_fetch[5]~input_o ,\pc_fetch[4]~input_o ,\pc_fetch[3]~input_o ,\pc_fetch[2]~input_o ,\pc_fetch[1]~input_o ,\pc_fetch[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst13|inst6|wr_data2_[4]~13_combout }),
	.portbaddr({\inst13|inst6|address2_[5]~0_combout ,\inst13|inst6|address2_[4]~1_combout ,\inst13|inst6|address2_[3]~2_combout ,\inst13|inst6|address2_[2]~3_combout ,\inst13|inst6|address2_[1]~4_combout ,\inst13|inst6|address2_[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(\inst13|inst|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "bht_btb_module:inst13|bht_btb_ram:inst|altsyncram:altsyncram_component|altsyncram_kph2:auto_generated|ALTSYNCRAM";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "bidir_dual_port";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 6;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 63;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 64;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clock = "clock0";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 6;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_in_clock = "clock0";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_last_address = 63;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 64;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_width = 32;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock0";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_write_enable_clock = "clock0";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_io_ibuf \pc_target_update[3]~input (
	.i(pc_target_update[3]),
	.ibar(gnd),
	.o(\pc_target_update[3]~input_o ));
// synopsys translate_off
defparam \pc_target_update[3]~input .bus_hold = "false";
defparam \pc_target_update[3]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \inst13|inst6|pc_target_update_prev[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc_target_update[3]~input_o ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|inst6|pc_target_update_prev [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|inst6|pc_target_update_prev[3] .is_wysiwyg = "true";
defparam \inst13|inst6|pc_target_update_prev[3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst6|wr_data2_[3]~14 (
// Equation(s):
// \inst13|inst6|wr_data2_[3]~14_combout  = (\inst13|inst6|wr_estado~q  & \inst13|inst6|pc_target_update_prev [3])

	.dataa(\inst13|inst6|wr_estado~q ),
	.datab(\inst13|inst6|pc_target_update_prev [3]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst13|inst6|wr_data2_[3]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|inst6|wr_data2_[3]~14 .lut_mask = 16'h8888;
defparam \inst13|inst6|wr_data2_[3]~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst13|inst|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst13|inst6|wr_estado~q ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pc_fetch[5]~input_o ,\pc_fetch[4]~input_o ,\pc_fetch[3]~input_o ,\pc_fetch[2]~input_o ,\pc_fetch[1]~input_o ,\pc_fetch[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst13|inst6|wr_data2_[3]~14_combout }),
	.portbaddr({\inst13|inst6|address2_[5]~0_combout ,\inst13|inst6|address2_[4]~1_combout ,\inst13|inst6|address2_[3]~2_combout ,\inst13|inst6|address2_[2]~3_combout ,\inst13|inst6|address2_[1]~4_combout ,\inst13|inst6|address2_[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(\inst13|inst|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "bht_btb_module:inst13|bht_btb_ram:inst|altsyncram:altsyncram_component|altsyncram_kph2:auto_generated|ALTSYNCRAM";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "bidir_dual_port";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 6;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 63;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 64;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 32;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clock = "clock0";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 6;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_in_clock = "clock0";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_last_address = 63;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 64;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_width = 32;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock0";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_write_enable_clock = "clock0";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_io_ibuf \pc_target_update[2]~input (
	.i(pc_target_update[2]),
	.ibar(gnd),
	.o(\pc_target_update[2]~input_o ));
// synopsys translate_off
defparam \pc_target_update[2]~input .bus_hold = "false";
defparam \pc_target_update[2]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \inst13|inst6|pc_target_update_prev[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc_target_update[2]~input_o ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|inst6|pc_target_update_prev [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|inst6|pc_target_update_prev[2] .is_wysiwyg = "true";
defparam \inst13|inst6|pc_target_update_prev[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst6|wr_data2_[2]~15 (
// Equation(s):
// \inst13|inst6|wr_data2_[2]~15_combout  = (\inst13|inst6|wr_estado~q  & \inst13|inst6|pc_target_update_prev [2])

	.dataa(\inst13|inst6|wr_estado~q ),
	.datab(\inst13|inst6|pc_target_update_prev [2]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst13|inst6|wr_data2_[2]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|inst6|wr_data2_[2]~15 .lut_mask = 16'h8888;
defparam \inst13|inst6|wr_data2_[2]~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst13|inst|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst13|inst6|wr_estado~q ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pc_fetch[5]~input_o ,\pc_fetch[4]~input_o ,\pc_fetch[3]~input_o ,\pc_fetch[2]~input_o ,\pc_fetch[1]~input_o ,\pc_fetch[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst13|inst6|wr_data2_[2]~15_combout }),
	.portbaddr({\inst13|inst6|address2_[5]~0_combout ,\inst13|inst6|address2_[4]~1_combout ,\inst13|inst6|address2_[3]~2_combout ,\inst13|inst6|address2_[2]~3_combout ,\inst13|inst6|address2_[1]~4_combout ,\inst13|inst6|address2_[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(\inst13|inst|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "bht_btb_module:inst13|bht_btb_ram:inst|altsyncram:altsyncram_component|altsyncram_kph2:auto_generated|ALTSYNCRAM";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "bidir_dual_port";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 6;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 63;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 64;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clock = "clock0";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 6;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_in_clock = "clock0";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_last_address = 63;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 64;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_width = 32;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock0";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_write_enable_clock = "clock0";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_io_ibuf \pc_target_update[1]~input (
	.i(pc_target_update[1]),
	.ibar(gnd),
	.o(\pc_target_update[1]~input_o ));
// synopsys translate_off
defparam \pc_target_update[1]~input .bus_hold = "false";
defparam \pc_target_update[1]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \inst13|inst6|pc_target_update_prev[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc_target_update[1]~input_o ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|inst6|pc_target_update_prev [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|inst6|pc_target_update_prev[1] .is_wysiwyg = "true";
defparam \inst13|inst6|pc_target_update_prev[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst6|wr_data2_[1]~16 (
// Equation(s):
// \inst13|inst6|wr_data2_[1]~16_combout  = (\inst13|inst6|wr_estado~q  & \inst13|inst6|pc_target_update_prev [1])

	.dataa(\inst13|inst6|wr_estado~q ),
	.datab(\inst13|inst6|pc_target_update_prev [1]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst13|inst6|wr_data2_[1]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|inst6|wr_data2_[1]~16 .lut_mask = 16'h8888;
defparam \inst13|inst6|wr_data2_[1]~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst13|inst|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst13|inst6|wr_estado~q ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pc_fetch[5]~input_o ,\pc_fetch[4]~input_o ,\pc_fetch[3]~input_o ,\pc_fetch[2]~input_o ,\pc_fetch[1]~input_o ,\pc_fetch[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst13|inst6|wr_data2_[1]~16_combout }),
	.portbaddr({\inst13|inst6|address2_[5]~0_combout ,\inst13|inst6|address2_[4]~1_combout ,\inst13|inst6|address2_[3]~2_combout ,\inst13|inst6|address2_[2]~3_combout ,\inst13|inst6|address2_[1]~4_combout ,\inst13|inst6|address2_[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(\inst13|inst|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "bht_btb_module:inst13|bht_btb_ram:inst|altsyncram:altsyncram_component|altsyncram_kph2:auto_generated|ALTSYNCRAM";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "bidir_dual_port";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 6;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 63;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 64;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 32;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clock = "clock0";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 6;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_in_clock = "clock0";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_last_address = 63;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 64;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_width = 32;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock0";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_write_enable_clock = "clock0";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_io_ibuf \pc_target_update[0]~input (
	.i(pc_target_update[0]),
	.ibar(gnd),
	.o(\pc_target_update[0]~input_o ));
// synopsys translate_off
defparam \pc_target_update[0]~input .bus_hold = "false";
defparam \pc_target_update[0]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \inst13|inst6|pc_target_update_prev[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc_target_update[0]~input_o ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|inst6|pc_target_update_prev [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|inst6|pc_target_update_prev[0] .is_wysiwyg = "true";
defparam \inst13|inst6|pc_target_update_prev[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst13|inst6|wr_data2_[0]~17 (
// Equation(s):
// \inst13|inst6|wr_data2_[0]~17_combout  = (\inst13|inst6|wr_estado~q  & \inst13|inst6|pc_target_update_prev [0])

	.dataa(\inst13|inst6|wr_estado~q ),
	.datab(\inst13|inst6|pc_target_update_prev [0]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst13|inst6|wr_data2_[0]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|inst6|wr_data2_[0]~17 .lut_mask = 16'h8888;
defparam \inst13|inst6|wr_data2_[0]~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst13|inst|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst13|inst6|wr_estado~q ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pc_fetch[5]~input_o ,\pc_fetch[4]~input_o ,\pc_fetch[3]~input_o ,\pc_fetch[2]~input_o ,\pc_fetch[1]~input_o ,\pc_fetch[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst13|inst6|wr_data2_[0]~17_combout }),
	.portbaddr({\inst13|inst6|address2_[5]~0_combout ,\inst13|inst6|address2_[4]~1_combout ,\inst13|inst6|address2_[3]~2_combout ,\inst13|inst6|address2_[2]~3_combout ,\inst13|inst6|address2_[1]~4_combout ,\inst13|inst6|address2_[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(\inst13|inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "bht_btb_module:inst13|bht_btb_ram:inst|altsyncram:altsyncram_component|altsyncram_kph2:auto_generated|ALTSYNCRAM";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "bidir_dual_port";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 6;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 63;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 64;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 6;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_in_clock = "clock0";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 63;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 64;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_write_enable_clock = "clock0";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_ram_block \inst13|inst|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst13|inst6|wr_estado~q ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pc_fetch[5]~input_o ,\pc_fetch[4]~input_o ,\pc_fetch[3]~input_o ,\pc_fetch[2]~input_o ,\pc_fetch[1]~input_o ,\pc_fetch[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst13|inst6|address2_[5]~0_combout ,\inst13|inst6|address2_[4]~1_combout ,\inst13|inst6|address2_[3]~2_combout ,\inst13|inst6|address2_[2]~3_combout ,\inst13|inst6|address2_[1]~4_combout ,\inst13|inst6|address2_[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|inst|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout(\inst13|inst|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "bht_btb_module:inst13|bht_btb_ram:inst|altsyncram:altsyncram_component|altsyncram_kph2:auto_generated|ALTSYNCRAM";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "bidir_dual_port";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 6;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 31;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 63;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 64;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 32;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_clock = "clock0";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 6;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_in_clock = "clock0";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_out_clear = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_out_clock = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_first_address = 0;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_first_bit_number = 31;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_last_address = 63;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 64;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_logical_ram_width = 32;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_read_enable_clock = "clock0";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_write_enable_clock = "clock0";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_ram_block \inst13|inst|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst13|inst6|wr_estado~q ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pc_fetch[5]~input_o ,\pc_fetch[4]~input_o ,\pc_fetch[3]~input_o ,\pc_fetch[2]~input_o ,\pc_fetch[1]~input_o ,\pc_fetch[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst13|inst6|address2_[5]~0_combout ,\inst13|inst6|address2_[4]~1_combout ,\inst13|inst6|address2_[3]~2_combout ,\inst13|inst6|address2_[2]~3_combout ,\inst13|inst6|address2_[1]~4_combout ,\inst13|inst6|address2_[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|inst|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout(\inst13|inst|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "bht_btb_module:inst13|bht_btb_ram:inst|altsyncram:altsyncram_component|altsyncram_kph2:auto_generated|ALTSYNCRAM";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "bidir_dual_port";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 6;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 63;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 64;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_clock = "clock0";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 6;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_in_clock = "clock0";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_out_clock = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_first_bit_number = 30;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_last_address = 63;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 64;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_logical_ram_width = 32;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock0";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_write_enable_clock = "clock0";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_ram_block \inst13|inst|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst13|inst6|wr_estado~q ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pc_fetch[5]~input_o ,\pc_fetch[4]~input_o ,\pc_fetch[3]~input_o ,\pc_fetch[2]~input_o ,\pc_fetch[1]~input_o ,\pc_fetch[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst13|inst6|address2_[5]~0_combout ,\inst13|inst6|address2_[4]~1_combout ,\inst13|inst6|address2_[3]~2_combout ,\inst13|inst6|address2_[2]~3_combout ,\inst13|inst6|address2_[1]~4_combout ,\inst13|inst6|address2_[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|inst|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout(\inst13|inst|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "bht_btb_module:inst13|bht_btb_ram:inst|altsyncram:altsyncram_component|altsyncram_kph2:auto_generated|ALTSYNCRAM";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "bidir_dual_port";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 6;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 29;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 63;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 64;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 32;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_clock = "clock0";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 6;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_in_clock = "clock0";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_out_clock = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_first_bit_number = 29;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_last_address = 63;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 64;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_logical_ram_width = 32;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_read_enable_clock = "clock0";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_write_enable_clock = "clock0";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_ram_block \inst13|inst|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst13|inst6|wr_estado~q ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pc_fetch[5]~input_o ,\pc_fetch[4]~input_o ,\pc_fetch[3]~input_o ,\pc_fetch[2]~input_o ,\pc_fetch[1]~input_o ,\pc_fetch[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst13|inst6|address2_[5]~0_combout ,\inst13|inst6|address2_[4]~1_combout ,\inst13|inst6|address2_[3]~2_combout ,\inst13|inst6|address2_[2]~3_combout ,\inst13|inst6|address2_[1]~4_combout ,\inst13|inst6|address2_[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|inst|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout(\inst13|inst|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "bht_btb_module:inst13|bht_btb_ram:inst|altsyncram:altsyncram_component|altsyncram_kph2:auto_generated|ALTSYNCRAM";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "bidir_dual_port";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 6;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 63;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 64;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_clock = "clock0";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 6;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_in_clock = "clock0";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_out_clock = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_first_bit_number = 28;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_last_address = 63;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 64;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_logical_ram_width = 32;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock0";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_write_enable_clock = "clock0";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_ram_block \inst13|inst|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst13|inst6|wr_estado~q ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pc_fetch[5]~input_o ,\pc_fetch[4]~input_o ,\pc_fetch[3]~input_o ,\pc_fetch[2]~input_o ,\pc_fetch[1]~input_o ,\pc_fetch[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst13|inst6|address2_[5]~0_combout ,\inst13|inst6|address2_[4]~1_combout ,\inst13|inst6|address2_[3]~2_combout ,\inst13|inst6|address2_[2]~3_combout ,\inst13|inst6|address2_[1]~4_combout ,\inst13|inst6|address2_[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout(\inst13|inst|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "bht_btb_module:inst13|bht_btb_ram:inst|altsyncram:altsyncram_component|altsyncram_kph2:auto_generated|ALTSYNCRAM";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "bidir_dual_port";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 6;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 63;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 64;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 32;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_clock = "clock0";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 6;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_in_clock = "clock0";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_out_clock = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_first_bit_number = 27;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_last_address = 63;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 64;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_logical_ram_width = 32;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock0";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_write_enable_clock = "clock0";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_ram_block \inst13|inst|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst13|inst6|wr_estado~q ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pc_fetch[5]~input_o ,\pc_fetch[4]~input_o ,\pc_fetch[3]~input_o ,\pc_fetch[2]~input_o ,\pc_fetch[1]~input_o ,\pc_fetch[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst13|inst6|address2_[5]~0_combout ,\inst13|inst6|address2_[4]~1_combout ,\inst13|inst6|address2_[3]~2_combout ,\inst13|inst6|address2_[2]~3_combout ,\inst13|inst6|address2_[1]~4_combout ,\inst13|inst6|address2_[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|inst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout(\inst13|inst|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "bht_btb_module:inst13|bht_btb_ram:inst|altsyncram:altsyncram_component|altsyncram_kph2:auto_generated|ALTSYNCRAM";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "bidir_dual_port";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 6;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 63;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 64;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 32;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_clock = "clock0";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 6;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_in_clock = "clock0";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_out_clock = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_first_bit_number = 26;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_last_address = 63;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 64;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_logical_ram_width = 32;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock0";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_write_enable_clock = "clock0";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_ram_block \inst13|inst|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst13|inst6|wr_estado~q ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pc_fetch[5]~input_o ,\pc_fetch[4]~input_o ,\pc_fetch[3]~input_o ,\pc_fetch[2]~input_o ,\pc_fetch[1]~input_o ,\pc_fetch[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst13|inst6|address2_[5]~0_combout ,\inst13|inst6|address2_[4]~1_combout ,\inst13|inst6|address2_[3]~2_combout ,\inst13|inst6|address2_[2]~3_combout ,\inst13|inst6|address2_[1]~4_combout ,\inst13|inst6|address2_[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout(\inst13|inst|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "bht_btb_module:inst13|bht_btb_ram:inst|altsyncram:altsyncram_component|altsyncram_kph2:auto_generated|ALTSYNCRAM";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "bidir_dual_port";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 6;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 25;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 63;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 64;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 32;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_clock = "clock0";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 6;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_in_clock = "clock0";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_out_clock = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_first_bit_number = 25;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_last_address = 63;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 64;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_logical_ram_width = 32;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock0";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_write_enable_clock = "clock0";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_ram_block \inst13|inst|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst13|inst6|wr_estado~q ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pc_fetch[5]~input_o ,\pc_fetch[4]~input_o ,\pc_fetch[3]~input_o ,\pc_fetch[2]~input_o ,\pc_fetch[1]~input_o ,\pc_fetch[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst13|inst6|address2_[5]~0_combout ,\inst13|inst6|address2_[4]~1_combout ,\inst13|inst6|address2_[3]~2_combout ,\inst13|inst6|address2_[2]~3_combout ,\inst13|inst6|address2_[1]~4_combout ,\inst13|inst6|address2_[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(\inst13|inst|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "bht_btb_module:inst13|bht_btb_ram:inst|altsyncram:altsyncram_component|altsyncram_kph2:auto_generated|ALTSYNCRAM";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "bidir_dual_port";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 6;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 63;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 64;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_clock = "clock0";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 6;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_in_clock = "clock0";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_out_clock = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_first_bit_number = 24;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_last_address = 63;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 64;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_logical_ram_width = 32;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock0";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_write_enable_clock = "clock0";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_ram_block \inst13|inst|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst13|inst6|wr_estado~q ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pc_fetch[5]~input_o ,\pc_fetch[4]~input_o ,\pc_fetch[3]~input_o ,\pc_fetch[2]~input_o ,\pc_fetch[1]~input_o ,\pc_fetch[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst13|inst6|address2_[5]~0_combout ,\inst13|inst6|address2_[4]~1_combout ,\inst13|inst6|address2_[3]~2_combout ,\inst13|inst6|address2_[2]~3_combout ,\inst13|inst6|address2_[1]~4_combout ,\inst13|inst6|address2_[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|inst|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout(\inst13|inst|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "bht_btb_module:inst13|bht_btb_ram:inst|altsyncram:altsyncram_component|altsyncram_kph2:auto_generated|ALTSYNCRAM";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "bidir_dual_port";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 6;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 63;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 64;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 32;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_clock = "clock0";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 6;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_in_clock = "clock0";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_out_clock = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_first_bit_number = 23;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_last_address = 63;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 64;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_logical_ram_width = 32;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock0";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_write_enable_clock = "clock0";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_ram_block \inst13|inst|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst13|inst6|wr_estado~q ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pc_fetch[5]~input_o ,\pc_fetch[4]~input_o ,\pc_fetch[3]~input_o ,\pc_fetch[2]~input_o ,\pc_fetch[1]~input_o ,\pc_fetch[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst13|inst6|address2_[5]~0_combout ,\inst13|inst6|address2_[4]~1_combout ,\inst13|inst6|address2_[3]~2_combout ,\inst13|inst6|address2_[2]~3_combout ,\inst13|inst6|address2_[1]~4_combout ,\inst13|inst6|address2_[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(\inst13|inst|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "bht_btb_module:inst13|bht_btb_ram:inst|altsyncram:altsyncram_component|altsyncram_kph2:auto_generated|ALTSYNCRAM";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "bidir_dual_port";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 6;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 63;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 64;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clock = "clock0";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 6;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_in_clock = "clock0";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clock = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_first_bit_number = 22;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_last_address = 63;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 64;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_width = 32;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock0";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_write_enable_clock = "clock0";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_ram_block \inst13|inst|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst13|inst6|wr_estado~q ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pc_fetch[5]~input_o ,\pc_fetch[4]~input_o ,\pc_fetch[3]~input_o ,\pc_fetch[2]~input_o ,\pc_fetch[1]~input_o ,\pc_fetch[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst13|inst6|address2_[5]~0_combout ,\inst13|inst6|address2_[4]~1_combout ,\inst13|inst6|address2_[3]~2_combout ,\inst13|inst6|address2_[2]~3_combout ,\inst13|inst6|address2_[1]~4_combout ,\inst13|inst6|address2_[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|inst|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout(\inst13|inst|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "bht_btb_module:inst13|bht_btb_ram:inst|altsyncram:altsyncram_component|altsyncram_kph2:auto_generated|ALTSYNCRAM";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "bidir_dual_port";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 6;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 63;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 64;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 32;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_clock = "clock0";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 6;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_in_clock = "clock0";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_out_clock = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_first_bit_number = 21;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_last_address = 63;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 64;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_logical_ram_width = 32;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock0";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_write_enable_clock = "clock0";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_ram_block \inst13|inst|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst13|inst6|wr_estado~q ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pc_fetch[5]~input_o ,\pc_fetch[4]~input_o ,\pc_fetch[3]~input_o ,\pc_fetch[2]~input_o ,\pc_fetch[1]~input_o ,\pc_fetch[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst13|inst6|address2_[5]~0_combout ,\inst13|inst6|address2_[4]~1_combout ,\inst13|inst6|address2_[3]~2_combout ,\inst13|inst6|address2_[2]~3_combout ,\inst13|inst6|address2_[1]~4_combout ,\inst13|inst6|address2_[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(\inst13|inst|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "bht_btb_module:inst13|bht_btb_ram:inst|altsyncram:altsyncram_component|altsyncram_kph2:auto_generated|ALTSYNCRAM";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "bidir_dual_port";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 6;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 63;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 64;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clock = "clock0";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 6;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_in_clock = "clock0";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clock = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_first_bit_number = 20;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_last_address = 63;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 64;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_width = 32;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock0";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_write_enable_clock = "clock0";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_ram_block \inst13|inst|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\inst13|inst6|wr_estado~q ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\pc_fetch[5]~input_o ,\pc_fetch[4]~input_o ,\pc_fetch[3]~input_o ,\pc_fetch[2]~input_o ,\pc_fetch[1]~input_o ,\pc_fetch[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\inst13|inst6|address2_[5]~0_combout ,\inst13|inst6|address2_[4]~1_combout ,\inst13|inst6|address2_[3]~2_combout ,\inst13|inst6|address2_[2]~3_combout ,\inst13|inst6|address2_[1]~4_combout ,\inst13|inst6|address2_[0]~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst13|inst|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout(\inst13|inst|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "bht_btb_module:inst13|bht_btb_ram:inst|altsyncram:altsyncram_component|altsyncram_kph2:auto_generated|ALTSYNCRAM";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "bidir_dual_port";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 6;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 63;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 64;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 32;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_clock = "clock0";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 6;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_in_clock = "clock0";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_out_clock = "none";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_first_bit_number = 19;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_last_address = 63;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 64;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_logical_ram_width = 32;
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock0";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_write_enable_clock = "clock0";
defparam \inst13|inst|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_io_ibuf \pc_fetch[31]~input (
	.i(pc_fetch[31]),
	.ibar(gnd),
	.o(\pc_fetch[31]~input_o ));
// synopsys translate_off
defparam \pc_fetch[31]~input .bus_hold = "false";
defparam \pc_fetch[31]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \pc_fetch[30]~input (
	.i(pc_fetch[30]),
	.ibar(gnd),
	.o(\pc_fetch[30]~input_o ));
// synopsys translate_off
defparam \pc_fetch[30]~input .bus_hold = "false";
defparam \pc_fetch[30]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \pc_fetch[29]~input (
	.i(pc_fetch[29]),
	.ibar(gnd),
	.o(\pc_fetch[29]~input_o ));
// synopsys translate_off
defparam \pc_fetch[29]~input .bus_hold = "false";
defparam \pc_fetch[29]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \pc_fetch[28]~input (
	.i(pc_fetch[28]),
	.ibar(gnd),
	.o(\pc_fetch[28]~input_o ));
// synopsys translate_off
defparam \pc_fetch[28]~input .bus_hold = "false";
defparam \pc_fetch[28]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \pc_fetch[27]~input (
	.i(pc_fetch[27]),
	.ibar(gnd),
	.o(\pc_fetch[27]~input_o ));
// synopsys translate_off
defparam \pc_fetch[27]~input .bus_hold = "false";
defparam \pc_fetch[27]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \pc_fetch[26]~input (
	.i(pc_fetch[26]),
	.ibar(gnd),
	.o(\pc_fetch[26]~input_o ));
// synopsys translate_off
defparam \pc_fetch[26]~input .bus_hold = "false";
defparam \pc_fetch[26]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \pc_fetch[25]~input (
	.i(pc_fetch[25]),
	.ibar(gnd),
	.o(\pc_fetch[25]~input_o ));
// synopsys translate_off
defparam \pc_fetch[25]~input .bus_hold = "false";
defparam \pc_fetch[25]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \pc_fetch[24]~input (
	.i(pc_fetch[24]),
	.ibar(gnd),
	.o(\pc_fetch[24]~input_o ));
// synopsys translate_off
defparam \pc_fetch[24]~input .bus_hold = "false";
defparam \pc_fetch[24]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \pc_fetch[23]~input (
	.i(pc_fetch[23]),
	.ibar(gnd),
	.o(\pc_fetch[23]~input_o ));
// synopsys translate_off
defparam \pc_fetch[23]~input .bus_hold = "false";
defparam \pc_fetch[23]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \pc_fetch[22]~input (
	.i(pc_fetch[22]),
	.ibar(gnd),
	.o(\pc_fetch[22]~input_o ));
// synopsys translate_off
defparam \pc_fetch[22]~input .bus_hold = "false";
defparam \pc_fetch[22]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \pc_fetch[21]~input (
	.i(pc_fetch[21]),
	.ibar(gnd),
	.o(\pc_fetch[21]~input_o ));
// synopsys translate_off
defparam \pc_fetch[21]~input .bus_hold = "false";
defparam \pc_fetch[21]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \pc_fetch[20]~input (
	.i(pc_fetch[20]),
	.ibar(gnd),
	.o(\pc_fetch[20]~input_o ));
// synopsys translate_off
defparam \pc_fetch[20]~input .bus_hold = "false";
defparam \pc_fetch[20]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \pc_fetch[19]~input (
	.i(pc_fetch[19]),
	.ibar(gnd),
	.o(\pc_fetch[19]~input_o ));
// synopsys translate_off
defparam \pc_fetch[19]~input .bus_hold = "false";
defparam \pc_fetch[19]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \pc_fetch[18]~input (
	.i(pc_fetch[18]),
	.ibar(gnd),
	.o(\pc_fetch[18]~input_o ));
// synopsys translate_off
defparam \pc_fetch[18]~input .bus_hold = "false";
defparam \pc_fetch[18]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \pc_fetch[17]~input (
	.i(pc_fetch[17]),
	.ibar(gnd),
	.o(\pc_fetch[17]~input_o ));
// synopsys translate_off
defparam \pc_fetch[17]~input .bus_hold = "false";
defparam \pc_fetch[17]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \pc_fetch[16]~input (
	.i(pc_fetch[16]),
	.ibar(gnd),
	.o(\pc_fetch[16]~input_o ));
// synopsys translate_off
defparam \pc_fetch[16]~input .bus_hold = "false";
defparam \pc_fetch[16]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \pc_fetch[15]~input (
	.i(pc_fetch[15]),
	.ibar(gnd),
	.o(\pc_fetch[15]~input_o ));
// synopsys translate_off
defparam \pc_fetch[15]~input .bus_hold = "false";
defparam \pc_fetch[15]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \pc_fetch[14]~input (
	.i(pc_fetch[14]),
	.ibar(gnd),
	.o(\pc_fetch[14]~input_o ));
// synopsys translate_off
defparam \pc_fetch[14]~input .bus_hold = "false";
defparam \pc_fetch[14]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \pc_fetch[13]~input (
	.i(pc_fetch[13]),
	.ibar(gnd),
	.o(\pc_fetch[13]~input_o ));
// synopsys translate_off
defparam \pc_fetch[13]~input .bus_hold = "false";
defparam \pc_fetch[13]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \pc_fetch[12]~input (
	.i(pc_fetch[12]),
	.ibar(gnd),
	.o(\pc_fetch[12]~input_o ));
// synopsys translate_off
defparam \pc_fetch[12]~input .bus_hold = "false";
defparam \pc_fetch[12]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \pc_fetch[11]~input (
	.i(pc_fetch[11]),
	.ibar(gnd),
	.o(\pc_fetch[11]~input_o ));
// synopsys translate_off
defparam \pc_fetch[11]~input .bus_hold = "false";
defparam \pc_fetch[11]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \pc_fetch_update[31]~input (
	.i(pc_fetch_update[31]),
	.ibar(gnd),
	.o(\pc_fetch_update[31]~input_o ));
// synopsys translate_off
defparam \pc_fetch_update[31]~input .bus_hold = "false";
defparam \pc_fetch_update[31]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \pc_fetch_update[30]~input (
	.i(pc_fetch_update[30]),
	.ibar(gnd),
	.o(\pc_fetch_update[30]~input_o ));
// synopsys translate_off
defparam \pc_fetch_update[30]~input .bus_hold = "false";
defparam \pc_fetch_update[30]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \pc_fetch_update[29]~input (
	.i(pc_fetch_update[29]),
	.ibar(gnd),
	.o(\pc_fetch_update[29]~input_o ));
// synopsys translate_off
defparam \pc_fetch_update[29]~input .bus_hold = "false";
defparam \pc_fetch_update[29]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \pc_fetch_update[28]~input (
	.i(pc_fetch_update[28]),
	.ibar(gnd),
	.o(\pc_fetch_update[28]~input_o ));
// synopsys translate_off
defparam \pc_fetch_update[28]~input .bus_hold = "false";
defparam \pc_fetch_update[28]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \pc_fetch_update[27]~input (
	.i(pc_fetch_update[27]),
	.ibar(gnd),
	.o(\pc_fetch_update[27]~input_o ));
// synopsys translate_off
defparam \pc_fetch_update[27]~input .bus_hold = "false";
defparam \pc_fetch_update[27]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \pc_fetch_update[26]~input (
	.i(pc_fetch_update[26]),
	.ibar(gnd),
	.o(\pc_fetch_update[26]~input_o ));
// synopsys translate_off
defparam \pc_fetch_update[26]~input .bus_hold = "false";
defparam \pc_fetch_update[26]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \pc_fetch_update[25]~input (
	.i(pc_fetch_update[25]),
	.ibar(gnd),
	.o(\pc_fetch_update[25]~input_o ));
// synopsys translate_off
defparam \pc_fetch_update[25]~input .bus_hold = "false";
defparam \pc_fetch_update[25]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \pc_fetch_update[24]~input (
	.i(pc_fetch_update[24]),
	.ibar(gnd),
	.o(\pc_fetch_update[24]~input_o ));
// synopsys translate_off
defparam \pc_fetch_update[24]~input .bus_hold = "false";
defparam \pc_fetch_update[24]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \pc_fetch_update[23]~input (
	.i(pc_fetch_update[23]),
	.ibar(gnd),
	.o(\pc_fetch_update[23]~input_o ));
// synopsys translate_off
defparam \pc_fetch_update[23]~input .bus_hold = "false";
defparam \pc_fetch_update[23]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \pc_fetch_update[22]~input (
	.i(pc_fetch_update[22]),
	.ibar(gnd),
	.o(\pc_fetch_update[22]~input_o ));
// synopsys translate_off
defparam \pc_fetch_update[22]~input .bus_hold = "false";
defparam \pc_fetch_update[22]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \pc_fetch_update[21]~input (
	.i(pc_fetch_update[21]),
	.ibar(gnd),
	.o(\pc_fetch_update[21]~input_o ));
// synopsys translate_off
defparam \pc_fetch_update[21]~input .bus_hold = "false";
defparam \pc_fetch_update[21]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \pc_fetch_update[20]~input (
	.i(pc_fetch_update[20]),
	.ibar(gnd),
	.o(\pc_fetch_update[20]~input_o ));
// synopsys translate_off
defparam \pc_fetch_update[20]~input .bus_hold = "false";
defparam \pc_fetch_update[20]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \pc_fetch_update[19]~input (
	.i(pc_fetch_update[19]),
	.ibar(gnd),
	.o(\pc_fetch_update[19]~input_o ));
// synopsys translate_off
defparam \pc_fetch_update[19]~input .bus_hold = "false";
defparam \pc_fetch_update[19]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \pc_fetch_update[18]~input (
	.i(pc_fetch_update[18]),
	.ibar(gnd),
	.o(\pc_fetch_update[18]~input_o ));
// synopsys translate_off
defparam \pc_fetch_update[18]~input .bus_hold = "false";
defparam \pc_fetch_update[18]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \pc_fetch_update[17]~input (
	.i(pc_fetch_update[17]),
	.ibar(gnd),
	.o(\pc_fetch_update[17]~input_o ));
// synopsys translate_off
defparam \pc_fetch_update[17]~input .bus_hold = "false";
defparam \pc_fetch_update[17]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \pc_fetch_update[16]~input (
	.i(pc_fetch_update[16]),
	.ibar(gnd),
	.o(\pc_fetch_update[16]~input_o ));
// synopsys translate_off
defparam \pc_fetch_update[16]~input .bus_hold = "false";
defparam \pc_fetch_update[16]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \pc_fetch_update[15]~input (
	.i(pc_fetch_update[15]),
	.ibar(gnd),
	.o(\pc_fetch_update[15]~input_o ));
// synopsys translate_off
defparam \pc_fetch_update[15]~input .bus_hold = "false";
defparam \pc_fetch_update[15]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \pc_fetch_update[14]~input (
	.i(pc_fetch_update[14]),
	.ibar(gnd),
	.o(\pc_fetch_update[14]~input_o ));
// synopsys translate_off
defparam \pc_fetch_update[14]~input .bus_hold = "false";
defparam \pc_fetch_update[14]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \pc_fetch_update[13]~input (
	.i(pc_fetch_update[13]),
	.ibar(gnd),
	.o(\pc_fetch_update[13]~input_o ));
// synopsys translate_off
defparam \pc_fetch_update[13]~input .bus_hold = "false";
defparam \pc_fetch_update[13]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \pc_fetch_update[12]~input (
	.i(pc_fetch_update[12]),
	.ibar(gnd),
	.o(\pc_fetch_update[12]~input_o ));
// synopsys translate_off
defparam \pc_fetch_update[12]~input .bus_hold = "false";
defparam \pc_fetch_update[12]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \pc_fetch_update[11]~input (
	.i(pc_fetch_update[11]),
	.ibar(gnd),
	.o(\pc_fetch_update[11]~input_o ));
// synopsys translate_off
defparam \pc_fetch_update[11]~input .bus_hold = "false";
defparam \pc_fetch_update[11]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \pc_target_update[31]~input (
	.i(pc_target_update[31]),
	.ibar(gnd),
	.o(\pc_target_update[31]~input_o ));
// synopsys translate_off
defparam \pc_target_update[31]~input .bus_hold = "false";
defparam \pc_target_update[31]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \pc_target_update[30]~input (
	.i(pc_target_update[30]),
	.ibar(gnd),
	.o(\pc_target_update[30]~input_o ));
// synopsys translate_off
defparam \pc_target_update[30]~input .bus_hold = "false";
defparam \pc_target_update[30]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \pc_target_update[29]~input (
	.i(pc_target_update[29]),
	.ibar(gnd),
	.o(\pc_target_update[29]~input_o ));
// synopsys translate_off
defparam \pc_target_update[29]~input .bus_hold = "false";
defparam \pc_target_update[29]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \pc_target_update[28]~input (
	.i(pc_target_update[28]),
	.ibar(gnd),
	.o(\pc_target_update[28]~input_o ));
// synopsys translate_off
defparam \pc_target_update[28]~input .bus_hold = "false";
defparam \pc_target_update[28]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \pc_target_update[27]~input (
	.i(pc_target_update[27]),
	.ibar(gnd),
	.o(\pc_target_update[27]~input_o ));
// synopsys translate_off
defparam \pc_target_update[27]~input .bus_hold = "false";
defparam \pc_target_update[27]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \pc_target_update[26]~input (
	.i(pc_target_update[26]),
	.ibar(gnd),
	.o(\pc_target_update[26]~input_o ));
// synopsys translate_off
defparam \pc_target_update[26]~input .bus_hold = "false";
defparam \pc_target_update[26]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \pc_target_update[25]~input (
	.i(pc_target_update[25]),
	.ibar(gnd),
	.o(\pc_target_update[25]~input_o ));
// synopsys translate_off
defparam \pc_target_update[25]~input .bus_hold = "false";
defparam \pc_target_update[25]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \pc_target_update[24]~input (
	.i(pc_target_update[24]),
	.ibar(gnd),
	.o(\pc_target_update[24]~input_o ));
// synopsys translate_off
defparam \pc_target_update[24]~input .bus_hold = "false";
defparam \pc_target_update[24]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \pc_target_update[23]~input (
	.i(pc_target_update[23]),
	.ibar(gnd),
	.o(\pc_target_update[23]~input_o ));
// synopsys translate_off
defparam \pc_target_update[23]~input .bus_hold = "false";
defparam \pc_target_update[23]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \pc_target_update[22]~input (
	.i(pc_target_update[22]),
	.ibar(gnd),
	.o(\pc_target_update[22]~input_o ));
// synopsys translate_off
defparam \pc_target_update[22]~input .bus_hold = "false";
defparam \pc_target_update[22]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \pc_target_update[21]~input (
	.i(pc_target_update[21]),
	.ibar(gnd),
	.o(\pc_target_update[21]~input_o ));
// synopsys translate_off
defparam \pc_target_update[21]~input .bus_hold = "false";
defparam \pc_target_update[21]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \pc_target_update[20]~input (
	.i(pc_target_update[20]),
	.ibar(gnd),
	.o(\pc_target_update[20]~input_o ));
// synopsys translate_off
defparam \pc_target_update[20]~input .bus_hold = "false";
defparam \pc_target_update[20]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \pc_target_update[19]~input (
	.i(pc_target_update[19]),
	.ibar(gnd),
	.o(\pc_target_update[19]~input_o ));
// synopsys translate_off
defparam \pc_target_update[19]~input .bus_hold = "false";
defparam \pc_target_update[19]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \pc_target_update[18]~input (
	.i(pc_target_update[18]),
	.ibar(gnd),
	.o(\pc_target_update[18]~input_o ));
// synopsys translate_off
defparam \pc_target_update[18]~input .bus_hold = "false";
defparam \pc_target_update[18]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \pc_target_update[17]~input (
	.i(pc_target_update[17]),
	.ibar(gnd),
	.o(\pc_target_update[17]~input_o ));
// synopsys translate_off
defparam \pc_target_update[17]~input .bus_hold = "false";
defparam \pc_target_update[17]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \pc_target_update[16]~input (
	.i(pc_target_update[16]),
	.ibar(gnd),
	.o(\pc_target_update[16]~input_o ));
// synopsys translate_off
defparam \pc_target_update[16]~input .bus_hold = "false";
defparam \pc_target_update[16]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \pc_target_update[15]~input (
	.i(pc_target_update[15]),
	.ibar(gnd),
	.o(\pc_target_update[15]~input_o ));
// synopsys translate_off
defparam \pc_target_update[15]~input .bus_hold = "false";
defparam \pc_target_update[15]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \pc_target_update[14]~input (
	.i(pc_target_update[14]),
	.ibar(gnd),
	.o(\pc_target_update[14]~input_o ));
// synopsys translate_off
defparam \pc_target_update[14]~input .bus_hold = "false";
defparam \pc_target_update[14]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \pc_target_update[13]~input (
	.i(pc_target_update[13]),
	.ibar(gnd),
	.o(\pc_target_update[13]~input_o ));
// synopsys translate_off
defparam \pc_target_update[13]~input .bus_hold = "false";
defparam \pc_target_update[13]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \pc_target_update[12]~input (
	.i(pc_target_update[12]),
	.ibar(gnd),
	.o(\pc_target_update[12]~input_o ));
// synopsys translate_off
defparam \pc_target_update[12]~input .bus_hold = "false";
defparam \pc_target_update[12]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \pc_target_update[11]~input (
	.i(pc_target_update[11]),
	.ibar(gnd),
	.o(\pc_target_update[11]~input_o ));
// synopsys translate_off
defparam \pc_target_update[11]~input .bus_hold = "false";
defparam \pc_target_update[11]~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
