INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 05:49:14 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : atax
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             3.663ns  (required time - arrival time)
  Source:                 buffer22/dataReg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.100ns period=14.200ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.100ns period=14.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.200ns  (clk rise@14.200ns - clk rise@0.000ns)
  Data Path Delay:        10.182ns  (logic 2.153ns (21.145%)  route 8.029ns (78.855%))
  Logic Levels:           21  (CARRY4=4 LUT2=6 LUT3=3 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 14.683 - 14.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2872, unset)         0.508     0.508    buffer22/clk
                         FDRE                                         r  buffer22/dataReg_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 r  buffer22/dataReg_reg[3]/Q
                         net (fo=4, unplaced)         0.412     1.146    buffer22/control/Memory_reg[8][6][3]
                         LUT3 (Prop_lut3_I0_O)        0.119     1.265 r  buffer22/control/Memory[0][3]_i_1__2/O
                         net (fo=32, unplaced)        0.776     2.041    buffer22/control/dataReg_reg[3]
                         LUT6 (Prop_lut6_I1_O)        0.043     2.084 r  buffer22/control/result0_i_1__0/O
                         net (fo=1, unplaced)         0.459     2.543    cmpi2/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.272     2.815 r  cmpi2/result0/CO[2]
                         net (fo=36, unplaced)        0.296     3.111    control_merge0/tehb/control/fullReg_reg_5[0]
                         LUT6 (Prop_lut6_I1_O)        0.122     3.233 f  control_merge0/tehb/control/transmitValue_i_3__20/O
                         net (fo=7, unplaced)         0.279     3.512    control_merge0/tehb/control/fullReg_reg_2
                         LUT2 (Prop_lut2_I0_O)        0.043     3.555 f  control_merge0/tehb/control/transmitValue_i_3__19/O
                         net (fo=6, unplaced)         0.276     3.831    control_merge1/tehb/control/dataReg_reg[0]_0
                         LUT3 (Prop_lut3_I2_O)        0.043     3.874 f  control_merge1/tehb/control/fullReg_i_2__24/O
                         net (fo=4, unplaced)         0.268     4.142    control_merge1/tehb/control/fullReg_reg_1
                         LUT2 (Prop_lut2_I0_O)        0.047     4.189 f  control_merge1/tehb/control/transmitValue_i_2__50/O
                         net (fo=15, unplaced)        0.297     4.486    fork14/control/generateBlocks[2].regblock/dataReg_reg[28]
                         LUT2 (Prop_lut2_I1_O)        0.043     4.529 r  fork14/control/generateBlocks[2].regblock/dataReg[28]_i_3/O
                         net (fo=7, unplaced)         0.279     4.808    buffer10/control/fork14_outs_2_valid
                         LUT6 (Prop_lut6_I0_O)        0.043     4.851 r  buffer10/control/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid317_Out0_copy318_c1[2]_i_2/O
                         net (fo=65, unplaced)        0.333     5.184    buffer11/control/gen_assignements[0].first_assignment.regs_reg[0]
                         LUT6 (Prop_lut6_I2_O)        0.043     5.227 r  buffer11/control/level4_c1[24]_i_3/O
                         net (fo=7, unplaced)         0.740     5.967    buffer11/control/buffer11_outs[21]
                         LUT5 (Prop_lut5_I0_O)        0.043     6.010 f  buffer11/control/ltOp_carry__2_i_25/O
                         net (fo=1, unplaced)         0.705     6.715    buffer11/control/ltOp_carry__2_i_25_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     6.758 r  buffer11/control/ltOp_carry__2_i_11/O
                         net (fo=9, unplaced)         0.263     7.021    buffer11/control/X[10]
                         LUT2 (Prop_lut2_I0_O)        0.043     7.064 r  buffer11/control/ltOp_carry__2_i_23/O
                         net (fo=1, unplaced)         0.244     7.308    mulf0/operator/RoundingAdder/ltOp_carry__2
                         LUT6 (Prop_lut6_I5_O)        0.043     7.351 r  mulf0/operator/RoundingAdder/ltOp_carry__2_i_5/O
                         net (fo=1, unplaced)         0.000     7.351    addf0/operator/ltOp_carry__3_1[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.173     7.524 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     7.524    addf0/operator/ltOp_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.135     7.659 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=96, unplaced)        0.271     7.930    addf0/operator/CO[0]
                         LUT2 (Prop_lut2_I0_O)        0.127     8.057 r  addf0/operator/i__carry_i_3/O
                         net (fo=1, unplaced)         0.459     8.516    addf0/operator/p_1_in_0[1]
                         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.292     8.808 r  addf0/operator/_inferred__1/i__carry/O[3]
                         net (fo=2, unplaced)         0.515     9.323    addf0/operator/RightShifterComponent/O[3]
                         LUT6 (Prop_lut6_I0_O)        0.120     9.443 r  addf0/operator/RightShifterComponent/ps_c1[4]_i_2/O
                         net (fo=5, unplaced)         0.272     9.715    addf0/operator/RightShifterComponent/ps_c1[4]_i_2_n_0
                         LUT3 (Prop_lut3_I0_O)        0.047     9.762 r  addf0/operator/RightShifterComponent/ps_c1[4]_i_1/O
                         net (fo=21, unplaced)        0.305    10.067    addf0/operator/RightShifterComponent/_inferred__1/i__carry__0
                         LUT2 (Prop_lut2_I0_O)        0.043    10.110 r  addf0/operator/RightShifterComponent/level4_c1[24]_i_1/O
                         net (fo=7, unplaced)         0.580    10.690    addf0/operator/RightShifterComponent/level4_c1[24]_i_1_n_0
                         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       14.200    14.200 r  
                                                      0.000    14.200 r  clk (IN)
                         net (fo=2872, unset)         0.483    14.683    addf0/operator/RightShifterComponent/clk
                         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[10]/C
                         clock pessimism              0.000    14.683    
                         clock uncertainty           -0.035    14.647    
                         FDRE (Setup_fdre_C_R)       -0.294    14.353    addf0/operator/RightShifterComponent/level4_c1_reg[10]
  -------------------------------------------------------------------
                         required time                         14.353    
                         arrival time                         -10.690    
  -------------------------------------------------------------------
                         slack                                  3.663    




