{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1555447854048 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1555447854049 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 16 17:50:53 2019 " "Processing started: Tue Apr 16 17:50:53 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1555447854049 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1555447854049 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processor -c processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off processor -c processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1555447854050 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1555447854443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-SYN " "Found design unit 1: ram-SYN" {  } { { "ram.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/ram.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555447854931 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/ram.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555447854931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555447854931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-SIMPLE " "Found design unit 1: reg-SIMPLE" {  } { { "reg.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/reg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555447854932 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "reg.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/reg.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555447854932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555447854932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux1-ckt " "Found design unit 1: mux1-ckt" {  } { { "mux1.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/mux1.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555447854933 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux1 " "Found entity 1: mux1" {  } { { "mux1.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/mux1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555447854933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555447854933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add.vhd 2 1 " "Found 2 design units, including 1 entities, in source file add.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add-SYN " "Found design unit 1: add-SYN" {  } { { "add.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/add.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555447854934 ""} { "Info" "ISGN_ENTITY_NAME" "1 add " "Found entity 1: add" {  } { { "add.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/add.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555447854934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555447854934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PC.vhd 2 1 " "Found 2 design units, including 1 entities, in source file PC.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-ckt " "Found design unit 1: PC-ckt" {  } { { "PC.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/PC.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555447854935 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/PC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555447854935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555447854935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SP.vhd 2 1 " "Found 2 design units, including 1 entities, in source file SP.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SP-ckt " "Found design unit 1: SP-ckt" {  } { { "SP.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/SP.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555447854936 ""} { "Info" "ISGN_ENTITY_NAME" "1 SP " "Found entity 1: SP" {  } { { "SP.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/SP.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555447854936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555447854936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_bank.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_bank.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_bank-ckt " "Found design unit 1: register_bank-ckt" {  } { { "register_bank.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/register_bank.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555447854936 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_bank " "Found entity 1: register_bank" {  } { { "register_bank.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/register_bank.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555447854936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555447854936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "B_ULA.vhd 2 1 " "Found 2 design units, including 1 entities, in source file B_ULA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 B_ULA-ckt " "Found design unit 1: B_ULA-ckt" {  } { { "B_ULA.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/B_ULA.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555447854937 ""} { "Info" "ISGN_ENTITY_NAME" "1 B_ULA " "Found entity 1: B_ULA" {  } { { "B_ULA.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/B_ULA.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555447854937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555447854937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mul.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mul-SYN " "Found design unit 1: mul-SYN" {  } { { "mul.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/mul.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555447854938 ""} { "Info" "ISGN_ENTITY_NAME" "1 mul " "Found entity 1: mul" {  } { { "mul.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/mul.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555447854938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555447854938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comp-SYN " "Found design unit 1: comp-SYN" {  } { { "comp.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/comp.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555447854939 ""} { "Info" "ISGN_ENTITY_NAME" "1 comp " "Found entity 1: comp" {  } { { "comp.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/comp.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555447854939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555447854939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-ckt " "Found design unit 1: datapath-ckt" {  } { { "datapath.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/datapath.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555447854940 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/datapath.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555447854940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555447854940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unity.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_unity.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_unity-ckt " "Found design unit 1: control_unity-ckt" {  } { { "control_unity.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/control_unity.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555447854941 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_unity " "Found entity 1: control_unity" {  } { { "control_unity.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/control_unity.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555447854941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555447854941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_block-ckt " "Found design unit 1: control_block-ckt" {  } { { "control_block.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/control_block.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555447854944 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_block " "Found entity 1: control_block" {  } { { "control_block.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/control_block.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555447854944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555447854944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decode-SYN " "Found design unit 1: decode-SYN" {  } { { "decode.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/decode.vhd" 121 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555447854946 ""} { "Info" "ISGN_ENTITY_NAME" "1 decode " "Found entity 1: decode" {  } { { "decode.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/decode.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555447854946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555447854946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file processor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 processor-ckt " "Found design unit 1: processor-ckt" {  } { { "processor.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/processor.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555447854947 ""} { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/processor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555447854947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555447854947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2-ckt " "Found design unit 1: mux2-ckt" {  } { { "mux2.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/mux2.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555447854948 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/mux2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555447854948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555447854948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ffd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ffd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ffd-ckt " "Found design unit 1: ffd-ckt" {  } { { "ffd.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/ffd.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555447854949 ""} { "Info" "ISGN_ENTITY_NAME" "1 ffd " "Found entity 1: ffd" {  } { { "ffd.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/ffd.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555447854949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555447854949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DIV.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DIV.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLK_Div-ckt " "Found design unit 1: CLK_Div-ckt" {  } { { "DIV.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/DIV.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555447854949 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLK_Div " "Found entity 1: CLK_Div" {  } { { "DIV.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/DIV.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555447854949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555447854949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BINBDC16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file BINBDC16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BINBCD16-ckt " "Found design unit 1: BINBCD16-ckt" {  } { { "BINBDC16.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/BINBDC16.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555447854951 ""} { "Info" "ISGN_ENTITY_NAME" "1 BINBCD16 " "Found entity 1: BINBCD16" {  } { { "BINBDC16.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/BINBDC16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555447854951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555447854951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ADD3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ADD3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADD3-ckt " "Found design unit 1: ADD3-ckt" {  } { { "ADD3.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/ADD3.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555447854951 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADD3 " "Found entity 1: ADD3" {  } { { "ADD3.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/ADD3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555447854951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555447854951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seg7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seg7-ckt " "Found design unit 1: seg7-ckt" {  } { { "seg7.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/seg7.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555447854952 ""} { "Info" "ISGN_ENTITY_NAME" "1 seg7 " "Found entity 1: seg7" {  } { { "seg7.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/seg7.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555447854952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555447854952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BS.vhd 2 1 " "Found 2 design units, including 1 entities, in source file BS.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 button-button " "Found design unit 1: button-button" {  } { { "BS.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/BS.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555447854953 ""} { "Info" "ISGN_ENTITY_NAME" "1 button " "Found entity 1: button" {  } { { "BS.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/BS.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555447854953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555447854953 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processor " "Elaborating entity \"processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1555447855149 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "hex4 processor.vhd(14) " "VHDL Signal Declaration warning at processor.vhd(14): used implicit default value for signal \"hex4\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "processor.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/processor.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1555447855152 "|processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PC_OUT_PROC processor.vhd(230) " "Verilog HDL or VHDL warning at processor.vhd(230): object \"PC_OUT_PROC\" assigned a value but never read" {  } { { "processor.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/processor.vhd" 230 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1555447855152 "|processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:ram1 " "Elaborating entity \"ram\" for hierarchy \"ram:ram1\"" {  } { { "processor.vhd" "ram1" { Text "/home/luiz/Documents/projects/ELE1717/processor/processor.vhd" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555447855156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram:ram1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ram:ram1\|altsyncram:altsyncram_component\"" {  } { { "ram.vhd" "altsyncram_component" { Text "/home/luiz/Documents/projects/ELE1717/processor/ram.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555447855235 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram:ram1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ram:ram1\|altsyncram:altsyncram_component\"" {  } { { "ram.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/ram.vhd" 110 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555447855236 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram:ram1\|altsyncram:altsyncram_component " "Instantiated megafunction \"ram:ram1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555447855237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555447855237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555447855237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555447855237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555447855237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555447855237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ram.mif " "Parameter \"init_file\" = \"ram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555447855237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555447855237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555447855237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555447855237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555447855237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555447855237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555447855237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555447855237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555447855237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555447855237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555447855237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555447855237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555447855237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555447855237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555447855237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555447855237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555447855237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555447855237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555447855237 ""}  } { { "ram.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/ram.vhd" 110 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1555447855237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7l82.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7l82.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7l82 " "Found entity 1: altsyncram_7l82" {  } { { "db/altsyncram_7l82.tdf" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/db/altsyncram_7l82.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555447855285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555447855285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7l82 ram:ram1\|altsyncram:altsyncram_component\|altsyncram_7l82:auto_generated " "Elaborating entity \"altsyncram_7l82\" for hierarchy \"ram:ram1\|altsyncram:altsyncram_component\|altsyncram_7l82:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/luiz/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555447855286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:DPTH " "Elaborating entity \"datapath\" for hierarchy \"datapath:DPTH\"" {  } { { "processor.vhd" "DPTH" { Text "/home/luiz/Documents/projects/ELE1717/processor/processor.vhd" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555447855307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC datapath:DPTH\|PC:ProCnt " "Elaborating entity \"PC\" for hierarchy \"datapath:DPTH\|PC:ProCnt\"" {  } { { "datapath.vhd" "ProCnt" { Text "/home/luiz/Documents/projects/ELE1717/processor/datapath.vhd" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555447855310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg datapath:DPTH\|PC:ProCnt\|reg:PC_reg " "Elaborating entity \"reg\" for hierarchy \"datapath:DPTH\|PC:ProCnt\|reg:PC_reg\"" {  } { { "PC.vhd" "PC_reg" { Text "/home/luiz/Documents/projects/ELE1717/processor/PC.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555447855311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add datapath:DPTH\|PC:ProCnt\|add:PC_adder " "Elaborating entity \"add\" for hierarchy \"datapath:DPTH\|PC:ProCnt\|add:PC_adder\"" {  } { { "PC.vhd" "PC_adder" { Text "/home/luiz/Documents/projects/ELE1717/processor/PC.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555447855314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub datapath:DPTH\|PC:ProCnt\|add:PC_adder\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"datapath:DPTH\|PC:ProCnt\|add:PC_adder\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "add.vhd" "LPM_ADD_SUB_component" { Text "/home/luiz/Documents/projects/ELE1717/processor/add.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555447855325 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:DPTH\|PC:ProCnt\|add:PC_adder\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"datapath:DPTH\|PC:ProCnt\|add:PC_adder\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "add.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/add.vhd" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555447855337 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:DPTH\|PC:ProCnt\|add:PC_adder\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"datapath:DPTH\|PC:ProCnt\|add:PC_adder\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UNUSED " "Parameter \"lpm_direction\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555447855337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555447855337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555447855337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555447855337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555447855337 ""}  } { { "add.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/add.vhd" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1555447855337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_61h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_61h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_61h " "Found entity 1: add_sub_61h" {  } { { "db/add_sub_61h.tdf" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/db/add_sub_61h.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555447855380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555447855380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_61h datapath:DPTH\|PC:ProCnt\|add:PC_adder\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_61h:auto_generated " "Elaborating entity \"add_sub_61h\" for hierarchy \"datapath:DPTH\|PC:ProCnt\|add:PC_adder\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_61h:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/luiz/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555447855381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux1 datapath:DPTH\|PC:ProCnt\|mux1:PC_mux " "Elaborating entity \"mux1\" for hierarchy \"datapath:DPTH\|PC:ProCnt\|mux1:PC_mux\"" {  } { { "PC.vhd" "PC_mux" { Text "/home/luiz/Documents/projects/ELE1717/processor/PC.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555447855383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SP datapath:DPTH\|SP:Stack " "Elaborating entity \"SP\" for hierarchy \"datapath:DPTH\|SP:Stack\"" {  } { { "datapath.vhd" "Stack" { Text "/home/luiz/Documents/projects/ELE1717/processor/datapath.vhd" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555447855384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 datapath:DPTH\|mux2:MUX_MEM " "Elaborating entity \"mux2\" for hierarchy \"datapath:DPTH\|mux2:MUX_MEM\"" {  } { { "datapath.vhd" "MUX_MEM" { Text "/home/luiz/Documents/projects/ELE1717/processor/datapath.vhd" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555447855393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_bank datapath:DPTH\|register_bank:ABCD " "Elaborating entity \"register_bank\" for hierarchy \"datapath:DPTH\|register_bank:ABCD\"" {  } { { "datapath.vhd" "ABCD" { Text "/home/luiz/Documents/projects/ELE1717/processor/datapath.vhd" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555447855396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "B_ULA datapath:DPTH\|B_ULA:LULA " "Elaborating entity \"B_ULA\" for hierarchy \"datapath:DPTH\|B_ULA:LULA\"" {  } { { "datapath.vhd" "LULA" { Text "/home/luiz/Documents/projects/ELE1717/processor/datapath.vhd" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555447855399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mul datapath:DPTH\|B_ULA:LULA\|mul:mult " "Elaborating entity \"mul\" for hierarchy \"datapath:DPTH\|B_ULA:LULA\|mul:mult\"" {  } { { "B_ULA.vhd" "mult" { Text "/home/luiz/Documents/projects/ELE1717/processor/B_ULA.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555447855412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult datapath:DPTH\|B_ULA:LULA\|mul:mult\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"datapath:DPTH\|B_ULA:LULA\|mul:mult\|lpm_mult:lpm_mult_component\"" {  } { { "mul.vhd" "lpm_mult_component" { Text "/home/luiz/Documents/projects/ELE1717/processor/mul.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555447855430 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:DPTH\|B_ULA:LULA\|mul:mult\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"datapath:DPTH\|B_ULA:LULA\|mul:mult\|lpm_mult:lpm_mult_component\"" {  } { { "mul.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/mul.vhd" 77 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555447855431 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:DPTH\|B_ULA:LULA\|mul:mult\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"datapath:DPTH\|B_ULA:LULA\|mul:mult\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555447855431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555447855431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555447855431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 8 " "Parameter \"lpm_widtha\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555447855431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 8 " "Parameter \"lpm_widthb\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555447855431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 16 " "Parameter \"lpm_widthp\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555447855431 ""}  } { { "mul.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/mul.vhd" 77 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1555447855431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_a8n.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_a8n.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_a8n " "Found entity 1: mult_a8n" {  } { { "db/mult_a8n.tdf" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/db/mult_a8n.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555447855476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555447855476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_a8n datapath:DPTH\|B_ULA:LULA\|mul:mult\|lpm_mult:lpm_mult_component\|mult_a8n:auto_generated " "Elaborating entity \"mult_a8n\" for hierarchy \"datapath:DPTH\|B_ULA:LULA\|mul:mult\|lpm_mult:lpm_mult_component\|mult_a8n:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "/home/luiz/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555447855477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comp datapath:DPTH\|B_ULA:LULA\|comp:cmpa " "Elaborating entity \"comp\" for hierarchy \"datapath:DPTH\|B_ULA:LULA\|comp:cmpa\"" {  } { { "B_ULA.vhd" "cmpa" { Text "/home/luiz/Documents/projects/ELE1717/processor/B_ULA.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555447855480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare datapath:DPTH\|B_ULA:LULA\|comp:cmpa\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"datapath:DPTH\|B_ULA:LULA\|comp:cmpa\|lpm_compare:LPM_COMPARE_component\"" {  } { { "comp.vhd" "LPM_COMPARE_component" { Text "/home/luiz/Documents/projects/ELE1717/processor/comp.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555447855488 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:DPTH\|B_ULA:LULA\|comp:cmpa\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"datapath:DPTH\|B_ULA:LULA\|comp:cmpa\|lpm_compare:LPM_COMPARE_component\"" {  } { { "comp.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/comp.vhd" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555447855489 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:DPTH\|B_ULA:LULA\|comp:cmpa\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"datapath:DPTH\|B_ULA:LULA\|comp:cmpa\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555447855489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555447855489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555447855489 ""}  } { { "comp.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/comp.vhd" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1555447855489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_dhg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_dhg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_dhg " "Found entity 1: cmpr_dhg" {  } { { "db/cmpr_dhg.tdf" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/db/cmpr_dhg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555447855531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555447855531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_dhg datapath:DPTH\|B_ULA:LULA\|comp:cmpa\|lpm_compare:LPM_COMPARE_component\|cmpr_dhg:auto_generated " "Elaborating entity \"cmpr_dhg\" for hierarchy \"datapath:DPTH\|B_ULA:LULA\|comp:cmpa\|lpm_compare:LPM_COMPARE_component\|cmpr_dhg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "/home/luiz/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555447855532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_block control_block:ctr " "Elaborating entity \"control_block\" for hierarchy \"control_block:ctr\"" {  } { { "processor.vhd" "ctr" { Text "/home/luiz/Documents/projects/ELE1717/processor/processor.vhd" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555447855536 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "const2 control_block.vhd(182) " "VHDL Process Statement warning at control_block.vhd(182): inferring latch(es) for signal or variable \"const2\", which holds its previous value in one or more paths through the process" {  } { { "control_block.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/control_block.vhd" 182 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1555447855542 "|processor|control_block:ctr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "const2\[0\] control_block.vhd(182) " "Inferred latch for \"const2\[0\]\" at control_block.vhd(182)" {  } { { "control_block.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/control_block.vhd" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555447855542 "|processor|control_block:ctr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "const2\[1\] control_block.vhd(182) " "Inferred latch for \"const2\[1\]\" at control_block.vhd(182)" {  } { { "control_block.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/control_block.vhd" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555447855542 "|processor|control_block:ctr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "const2\[2\] control_block.vhd(182) " "Inferred latch for \"const2\[2\]\" at control_block.vhd(182)" {  } { { "control_block.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/control_block.vhd" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555447855542 "|processor|control_block:ctr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "const2\[3\] control_block.vhd(182) " "Inferred latch for \"const2\[3\]\" at control_block.vhd(182)" {  } { { "control_block.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/control_block.vhd" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555447855542 "|processor|control_block:ctr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "const2\[4\] control_block.vhd(182) " "Inferred latch for \"const2\[4\]\" at control_block.vhd(182)" {  } { { "control_block.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/control_block.vhd" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555447855542 "|processor|control_block:ctr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "const2\[5\] control_block.vhd(182) " "Inferred latch for \"const2\[5\]\" at control_block.vhd(182)" {  } { { "control_block.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/control_block.vhd" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555447855542 "|processor|control_block:ctr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "const2\[6\] control_block.vhd(182) " "Inferred latch for \"const2\[6\]\" at control_block.vhd(182)" {  } { { "control_block.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/control_block.vhd" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555447855542 "|processor|control_block:ctr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "const2\[7\] control_block.vhd(182) " "Inferred latch for \"const2\[7\]\" at control_block.vhd(182)" {  } { { "control_block.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/control_block.vhd" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555447855542 "|processor|control_block:ctr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffd ffd:fili " "Elaborating entity \"ffd\" for hierarchy \"ffd:fili\"" {  } { { "processor.vhd" "fili" { Text "/home/luiz/Documents/projects/ELE1717/processor/processor.vhd" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555447855543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BINBCD16 BINBCD16:BINBDC " "Elaborating entity \"BINBCD16\" for hierarchy \"BINBCD16:BINBDC\"" {  } { { "processor.vhd" "BINBDC" { Text "/home/luiz/Documents/projects/ELE1717/processor/processor.vhd" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555447855545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD3 BINBCD16:BINBDC\|ADD3:add0 " "Elaborating entity \"ADD3\" for hierarchy \"BINBCD16:BINBDC\|ADD3:add0\"" {  } { { "BINBDC16.vhd" "add0" { Text "/home/luiz/Documents/projects/ELE1717/processor/BINBDC16.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555447855547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7 seg7:disp1 " "Elaborating entity \"seg7\" for hierarchy \"seg7:disp1\"" {  } { { "processor.vhd" "disp1" { Text "/home/luiz/Documents/projects/ELE1717/processor/processor.vhd" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555447855571 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "control_block:ctr\|clk_d~synth " "Found clock multiplexer control_block:ctr\|clk_d~synth" {  } { { "control_block.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/control_block.vhd" 8 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1555447856215 "|processor|control_block:ctr|clk_d"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "control_block:ctr\|clk_d~synth " "Found clock multiplexer control_block:ctr\|clk_d~synth" {  } { { "control_block.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/control_block.vhd" 8 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1555447856215 "|processor|control_block:ctr|clk_d"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1555447856215 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "control_block:ctr\|clk_d~synth " "Found clock multiplexer control_block:ctr\|clk_d~synth" {  } { { "control_block.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/control_block.vhd" 8 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1555447859286 "|processor|control_block:ctr|clk_d"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "control_block:ctr\|clk_d~synth " "Found clock multiplexer control_block:ctr\|clk_d~synth" {  } { { "control_block.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/control_block.vhd" 8 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1555447859286 "|processor|control_block:ctr|clk_d"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1555447859286 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1555447860016 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[1\] GND " "Pin \"hex2\[1\]\" is stuck at GND" {  } { { "processor.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/processor.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1555447861806 "|processor|hex2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[0\] GND " "Pin \"hex3\[0\]\" is stuck at GND" {  } { { "processor.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/processor.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1555447861806 "|processor|hex3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[1\] GND " "Pin \"hex3\[1\]\" is stuck at GND" {  } { { "processor.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/processor.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1555447861806 "|processor|hex3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[2\] GND " "Pin \"hex3\[2\]\" is stuck at GND" {  } { { "processor.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/processor.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1555447861806 "|processor|hex3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[3\] GND " "Pin \"hex3\[3\]\" is stuck at GND" {  } { { "processor.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/processor.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1555447861806 "|processor|hex3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[4\] GND " "Pin \"hex3\[4\]\" is stuck at GND" {  } { { "processor.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/processor.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1555447861806 "|processor|hex3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[5\] GND " "Pin \"hex3\[5\]\" is stuck at GND" {  } { { "processor.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/processor.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1555447861806 "|processor|hex3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[6\] VCC " "Pin \"hex3\[6\]\" is stuck at VCC" {  } { { "processor.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/processor.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1555447861806 "|processor|hex3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex4\[0\] GND " "Pin \"hex4\[0\]\" is stuck at GND" {  } { { "processor.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/processor.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1555447861806 "|processor|hex4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex4\[1\] GND " "Pin \"hex4\[1\]\" is stuck at GND" {  } { { "processor.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/processor.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1555447861806 "|processor|hex4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex4\[2\] GND " "Pin \"hex4\[2\]\" is stuck at GND" {  } { { "processor.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/processor.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1555447861806 "|processor|hex4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex4\[3\] GND " "Pin \"hex4\[3\]\" is stuck at GND" {  } { { "processor.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/processor.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1555447861806 "|processor|hex4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex4\[4\] GND " "Pin \"hex4\[4\]\" is stuck at GND" {  } { { "processor.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/processor.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1555447861806 "|processor|hex4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex4\[5\] GND " "Pin \"hex4\[5\]\" is stuck at GND" {  } { { "processor.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/processor.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1555447861806 "|processor|hex4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex4\[6\] GND " "Pin \"hex4\[6\]\" is stuck at GND" {  } { { "processor.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/processor.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1555447861806 "|processor|hex4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "t_sel_SP\[1\] GND " "Pin \"t_sel_SP\[1\]\" is stuck at GND" {  } { { "processor.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/processor.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1555447861806 "|processor|t_sel_SP[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "t_sel_MUX_ABCD\[0\] GND " "Pin \"t_sel_MUX_ABCD\[0\]\" is stuck at GND" {  } { { "processor.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/processor.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1555447861806 "|processor|t_sel_MUX_ABCD[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "t_sel_MUX_ABCD\[1\] GND " "Pin \"t_sel_MUX_ABCD\[1\]\" is stuck at GND" {  } { { "processor.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/processor.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1555447861806 "|processor|t_sel_MUX_ABCD[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1555447861806 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1555447864794 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555447864794 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b_bs " "No output dependent on input pin \"b_bs\"" {  } { { "processor.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/processor.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555447864924 "|processor|b_bs"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wren_b " "No output dependent on input pin \"wren_b\"" {  } { { "processor.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/processor.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555447864924 "|processor|wren_b"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1555447864924 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1310 " "Implemented 1310 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1555447864924 ""} { "Info" "ICUT_CUT_TM_OPINS" "119 " "Implemented 119 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1555447864924 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1170 " "Implemented 1170 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1555447864924 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1555447864924 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1555447864924 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1555447864924 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "694 " "Peak virtual memory: 694 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1555447864940 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 16 17:51:04 2019 " "Processing ended: Tue Apr 16 17:51:04 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1555447864940 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1555447864940 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1555447864940 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1555447864940 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1555447866583 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1555447866584 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 16 17:51:06 2019 " "Processing started: Tue Apr 16 17:51:06 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1555447866584 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1555447866584 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off processor -c processor " "Command: quartus_fit --read_settings_files=off --write_settings_files=off processor -c processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1555447866584 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1555447866610 ""}
{ "Info" "0" "" "Project  = processor" {  } {  } 0 0 "Project  = processor" 0 0 "Fitter" 0 0 1555447866611 ""}
{ "Info" "0" "" "Revision = processor" {  } {  } 0 0 "Revision = processor" 0 0 "Fitter" 0 0 1555447866611 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1555447866782 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "processor EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"processor\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1555447866792 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1555447866828 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1555447866828 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1555447867047 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1555447867061 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1555447867586 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1555447867586 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1555447867586 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~ASDO~ } } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processor/" { { 0 { 0 ""} 0 1998 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1555447867594 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~nCSO~ } } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processor/" { { 0 { 0 ""} 0 1999 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1555447867594 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processor/" { { 0 { 0 ""} 0 2000 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1555447867594 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1555447867594 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1555447867603 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "75 131 " "No exact pin location assignment(s) for 75 pins of 131 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wren_b " "Pin wren_b not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { wren_b } } } { "processor.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/processor.vhd" 10 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { wren_b } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processor/" { { 0 { 0 ""} 0 222 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555447867679 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "t_op_out\[0\] " "Pin t_op_out\[0\] not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { t_op_out[0] } } } { "processor.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/processor.vhd" 16 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { t_op_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processor/" { { 0 { 0 ""} 0 148 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555447867679 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "t_op_out\[1\] " "Pin t_op_out\[1\] not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { t_op_out[1] } } } { "processor.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/processor.vhd" 16 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { t_op_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processor/" { { 0 { 0 ""} 0 149 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555447867679 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "t_op_out\[2\] " "Pin t_op_out\[2\] not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { t_op_out[2] } } } { "processor.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/processor.vhd" 16 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { t_op_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processor/" { { 0 { 0 ""} 0 150 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555447867679 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "t_op_out\[3\] " "Pin t_op_out\[3\] not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { t_op_out[3] } } } { "processor.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/processor.vhd" 16 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { t_op_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processor/" { { 0 { 0 ""} 0 151 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555447867679 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "t_op_out\[4\] " "Pin t_op_out\[4\] not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { t_op_out[4] } } } { "processor.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/processor.vhd" 16 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { t_op_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processor/" { { 0 { 0 ""} 0 152 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555447867679 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "t_op_out\[5\] " "Pin t_op_out\[5\] not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { t_op_out[5] } } } { "processor.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/processor.vhd" 16 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { t_op_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processor/" { { 0 { 0 ""} 0 153 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555447867679 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "t_op_out\[6\] " "Pin t_op_out\[6\] not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { t_op_out[6] } } } { "processor.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/processor.vhd" 16 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { t_op_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processor/" { { 0 { 0 ""} 0 154 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555447867679 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "t_op_out\[7\] " "Pin t_op_out\[7\] not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { t_op_out[7] } } } { "processor.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/processor.vhd" 16 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { t_op_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processor/" { { 0 { 0 ""} 0 155 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555447867679 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "t_op_ld " "Pin t_op_ld not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { t_op_ld } } } { "processor.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/processor.vhd" 17 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { t_op_ld } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processor/" { { 0 { 0 ""} 0 225 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555447867679 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "t_op1_out\[0\] " "Pin t_op1_out\[0\] not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { t_op1_out[0] } } } { "processor.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/processor.vhd" 18 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { t_op1_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processor/" { { 0 { 0 ""} 0 156 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555447867679 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "t_op1_out\[1\] " "Pin t_op1_out\[1\] not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { t_op1_out[1] } } } { "processor.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/processor.vhd" 18 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { t_op1_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processor/" { { 0 { 0 ""} 0 157 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555447867679 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "t_op1_out\[2\] " "Pin t_op1_out\[2\] not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { t_op1_out[2] } } } { "processor.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/processor.vhd" 18 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { t_op1_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processor/" { { 0 { 0 ""} 0 158 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555447867679 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "t_op1_out\[3\] " "Pin t_op1_out\[3\] not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { t_op1_out[3] } } } { "processor.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/processor.vhd" 18 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { t_op1_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processor/" { { 0 { 0 ""} 0 159 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555447867679 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "t_op1_out\[4\] " "Pin t_op1_out\[4\] not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { t_op1_out[4] } } } { "processor.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/processor.vhd" 18 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { t_op1_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processor/" { { 0 { 0 ""} 0 160 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555447867679 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "t_op1_out\[5\] " "Pin t_op1_out\[5\] not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { t_op1_out[5] } } } { "processor.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/processor.vhd" 18 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { t_op1_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processor/" { { 0 { 0 ""} 0 161 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555447867679 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "t_op1_out\[6\] " "Pin t_op1_out\[6\] not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { t_op1_out[6] } } } { "processor.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/processor.vhd" 18 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { t_op1_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processor/" { { 0 { 0 ""} 0 162 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555447867679 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "t_op1_out\[7\] " "Pin t_op1_out\[7\] not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { t_op1_out[7] } } } { "processor.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/processor.vhd" 18 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { t_op1_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processor/" { { 0 { 0 ""} 0 163 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555447867679 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "t_op1_ld " "Pin t_op1_ld not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { t_op1_ld } } } { "processor.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/processor.vhd" 19 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { t_op1_ld } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processor/" { { 0 { 0 ""} 0 226 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555447867679 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "t_op2_out\[0\] " "Pin t_op2_out\[0\] not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { t_op2_out[0] } } } { "processor.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/processor.vhd" 20 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { t_op2_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processor/" { { 0 { 0 ""} 0 164 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555447867679 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "t_op2_out\[1\] " "Pin t_op2_out\[1\] not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { t_op2_out[1] } } } { "processor.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/processor.vhd" 20 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { t_op2_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processor/" { { 0 { 0 ""} 0 165 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555447867679 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "t_op2_out\[2\] " "Pin t_op2_out\[2\] not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { t_op2_out[2] } } } { "processor.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/processor.vhd" 20 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { t_op2_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processor/" { { 0 { 0 ""} 0 166 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555447867679 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "t_op2_out\[3\] " "Pin t_op2_out\[3\] not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { t_op2_out[3] } } } { "processor.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/processor.vhd" 20 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { t_op2_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processor/" { { 0 { 0 ""} 0 167 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555447867679 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "t_op2_out\[4\] " "Pin t_op2_out\[4\] not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { t_op2_out[4] } } } { "processor.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/processor.vhd" 20 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { t_op2_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processor/" { { 0 { 0 ""} 0 168 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555447867679 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "t_op2_out\[5\] " "Pin t_op2_out\[5\] not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { t_op2_out[5] } } } { "processor.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/processor.vhd" 20 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { t_op2_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processor/" { { 0 { 0 ""} 0 169 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555447867679 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "t_op2_out\[6\] " "Pin t_op2_out\[6\] not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { t_op2_out[6] } } } { "processor.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/processor.vhd" 20 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { t_op2_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processor/" { { 0 { 0 ""} 0 170 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555447867679 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "t_op2_out\[7\] " "Pin t_op2_out\[7\] not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { t_op2_out[7] } } } { "processor.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/processor.vhd" 20 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { t_op2_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processor/" { { 0 { 0 ""} 0 171 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555447867679 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "t_op2_ld " "Pin t_op2_ld not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { t_op2_ld } } } { "processor.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/processor.vhd" 21 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { t_op2_ld } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processor/" { { 0 { 0 ""} 0 227 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555447867679 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "t_Da\[0\] " "Pin t_Da\[0\] not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { t_Da[0] } } } { "processor.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/processor.vhd" 24 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { t_Da[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processor/" { { 0 { 0 ""} 0 180 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555447867679 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "t_Da\[1\] " "Pin t_Da\[1\] not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { t_Da[1] } } } { "processor.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/processor.vhd" 24 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { t_Da[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processor/" { { 0 { 0 ""} 0 181 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555447867679 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "t_Da\[2\] " "Pin t_Da\[2\] not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { t_Da[2] } } } { "processor.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/processor.vhd" 24 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { t_Da[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processor/" { { 0 { 0 ""} 0 182 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555447867679 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "t_Da\[3\] " "Pin t_Da\[3\] not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { t_Da[3] } } } { "processor.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/processor.vhd" 24 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { t_Da[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processor/" { { 0 { 0 ""} 0 183 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555447867679 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "t_Da\[4\] " "Pin t_Da\[4\] not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { t_Da[4] } } } { "processor.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/processor.vhd" 24 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { t_Da[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processor/" { { 0 { 0 ""} 0 184 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555447867679 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "t_Da\[5\] " "Pin t_Da\[5\] not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { t_Da[5] } } } { "processor.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/processor.vhd" 24 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { t_Da[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processor/" { { 0 { 0 ""} 0 185 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555447867679 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "t_Da\[6\] " "Pin t_Da\[6\] not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { t_Da[6] } } } { "processor.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/processor.vhd" 24 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { t_Da[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processor/" { { 0 { 0 ""} 0 186 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555447867679 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "t_Da\[7\] " "Pin t_Da\[7\] not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { t_Da[7] } } } { "processor.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/processor.vhd" 24 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { t_Da[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processor/" { { 0 { 0 ""} 0 187 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555447867679 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "t_mem\[0\] " "Pin t_mem\[0\] not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { t_mem[0] } } } { "processor.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/processor.vhd" 25 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { t_mem[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processor/" { { 0 { 0 ""} 0 188 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555447867679 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "t_mem\[1\] " "Pin t_mem\[1\] not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { t_mem[1] } } } { "processor.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/processor.vhd" 25 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { t_mem[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processor/" { { 0 { 0 ""} 0 189 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555447867679 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "t_mem\[2\] " "Pin t_mem\[2\] not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { t_mem[2] } } } { "processor.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/processor.vhd" 25 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { t_mem[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processor/" { { 0 { 0 ""} 0 190 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555447867679 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "t_mem\[3\] " "Pin t_mem\[3\] not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { t_mem[3] } } } { "processor.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/processor.vhd" 25 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { t_mem[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processor/" { { 0 { 0 ""} 0 191 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555447867679 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "t_mem\[4\] " "Pin t_mem\[4\] not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { t_mem[4] } } } { "processor.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/processor.vhd" 25 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { t_mem[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processor/" { { 0 { 0 ""} 0 192 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555447867679 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "t_mem\[5\] " "Pin t_mem\[5\] not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { t_mem[5] } } } { "processor.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/processor.vhd" 25 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { t_mem[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processor/" { { 0 { 0 ""} 0 193 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555447867679 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "t_mem\[6\] " "Pin t_mem\[6\] not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { t_mem[6] } } } { "processor.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/processor.vhd" 25 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { t_mem[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processor/" { { 0 { 0 ""} 0 194 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555447867679 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "t_mem\[7\] " "Pin t_mem\[7\] not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { t_mem[7] } } } { "processor.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/processor.vhd" 25 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { t_mem[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processor/" { { 0 { 0 ""} 0 195 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555447867679 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "t_Wa " "Pin t_Wa not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { t_Wa } } } { "processor.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/processor.vhd" 26 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { t_Wa } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processor/" { { 0 { 0 ""} 0 228 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555447867679 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "t_clk_d " "Pin t_clk_d not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { t_clk_d } } } { "processor.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/processor.vhd" 26 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { t_clk_d } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processor/" { { 0 { 0 ""} 0 229 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555447867679 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "t_z " "Pin t_z not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { t_z } } } { "processor.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/processor.vhd" 26 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { t_z } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processor/" { { 0 { 0 ""} 0 230 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555447867679 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "t_c " "Pin t_c not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { t_c } } } { "processor.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/processor.vhd" 26 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { t_c } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processor/" { { 0 { 0 ""} 0 231 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555447867679 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "t_count_PC " "Pin t_count_PC not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { t_count_PC } } } { "processor.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/processor.vhd" 29 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { t_count_PC } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processor/" { { 0 { 0 ""} 0 232 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555447867679 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "t_sel_PC\[0\] " "Pin t_sel_PC\[0\] not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { t_sel_PC[0] } } } { "processor.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/processor.vhd" 30 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { t_sel_PC[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processor/" { { 0 { 0 ""} 0 196 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555447867679 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "t_sel_PC\[1\] " "Pin t_sel_PC\[1\] not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { t_sel_PC[1] } } } { "processor.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/processor.vhd" 30 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { t_sel_PC[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processor/" { { 0 { 0 ""} 0 197 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555447867679 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "t_count_SP " "Pin t_count_SP not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { t_count_SP } } } { "processor.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/processor.vhd" 31 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { t_count_SP } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processor/" { { 0 { 0 ""} 0 233 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555447867679 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "t_push_pop " "Pin t_push_pop not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { t_push_pop } } } { "processor.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/processor.vhd" 32 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { t_push_pop } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processor/" { { 0 { 0 ""} 0 234 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555447867679 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "t_sel_SP\[0\] " "Pin t_sel_SP\[0\] not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { t_sel_SP[0] } } } { "processor.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/processor.vhd" 33 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { t_sel_SP[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processor/" { { 0 { 0 ""} 0 198 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555447867679 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "t_sel_SP\[1\] " "Pin t_sel_SP\[1\] not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { t_sel_SP[1] } } } { "processor.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/processor.vhd" 33 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { t_sel_SP[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processor/" { { 0 { 0 ""} 0 199 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555447867679 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "t_OP_sel\[0\] " "Pin t_OP_sel\[0\] not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { t_OP_sel[0] } } } { "processor.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/processor.vhd" 34 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { t_OP_sel[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processor/" { { 0 { 0 ""} 0 200 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555447867679 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "t_OP_sel\[1\] " "Pin t_OP_sel\[1\] not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { t_OP_sel[1] } } } { "processor.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/processor.vhd" 34 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { t_OP_sel[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processor/" { { 0 { 0 ""} 0 201 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555447867679 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "t_OP_sel\[2\] " "Pin t_OP_sel\[2\] not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { t_OP_sel[2] } } } { "processor.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/processor.vhd" 34 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { t_OP_sel[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processor/" { { 0 { 0 ""} 0 202 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555447867679 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "t_OP_sel\[3\] " "Pin t_OP_sel\[3\] not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { t_OP_sel[3] } } } { "processor.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/processor.vhd" 34 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { t_OP_sel[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processor/" { { 0 { 0 ""} 0 203 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555447867679 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "t_AB_Reg\[0\] " "Pin t_AB_Reg\[0\] not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { t_AB_Reg[0] } } } { "processor.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/processor.vhd" 35 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { t_AB_Reg[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processor/" { { 0 { 0 ""} 0 204 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555447867679 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "t_AB_Reg\[1\] " "Pin t_AB_Reg\[1\] not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { t_AB_Reg[1] } } } { "processor.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/processor.vhd" 35 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { t_AB_Reg[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processor/" { { 0 { 0 ""} 0 205 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555447867679 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "t_AB_RegX\[0\] " "Pin t_AB_RegX\[0\] not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { t_AB_RegX[0] } } } { "processor.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/processor.vhd" 36 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { t_AB_RegX[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processor/" { { 0 { 0 ""} 0 206 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555447867679 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "t_AB_RegX\[1\] " "Pin t_AB_RegX\[1\] not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { t_AB_RegX[1] } } } { "processor.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/processor.vhd" 36 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { t_AB_RegX[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processor/" { { 0 { 0 ""} 0 207 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555447867679 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "t_W_wr " "Pin t_W_wr not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { t_W_wr } } } { "processor.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/processor.vhd" 37 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { t_W_wr } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processor/" { { 0 { 0 ""} 0 235 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555447867679 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "t_sel_MUX_ABCD\[0\] " "Pin t_sel_MUX_ABCD\[0\] not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { t_sel_MUX_ABCD[0] } } } { "processor.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/processor.vhd" 38 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { t_sel_MUX_ABCD[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processor/" { { 0 { 0 ""} 0 208 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555447867679 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "t_sel_MUX_ABCD\[1\] " "Pin t_sel_MUX_ABCD\[1\] not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { t_sel_MUX_ABCD[1] } } } { "processor.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/processor.vhd" 38 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { t_sel_MUX_ABCD[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processor/" { { 0 { 0 ""} 0 209 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555447867679 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "t_sel_MUX_ABCD_IN\[0\] " "Pin t_sel_MUX_ABCD_IN\[0\] not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { t_sel_MUX_ABCD_IN[0] } } } { "processor.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/processor.vhd" 39 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { t_sel_MUX_ABCD_IN[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processor/" { { 0 { 0 ""} 0 210 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555447867679 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "t_sel_MUX_ABCD_IN\[1\] " "Pin t_sel_MUX_ABCD_IN\[1\] not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { t_sel_MUX_ABCD_IN[1] } } } { "processor.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/processor.vhd" 39 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { t_sel_MUX_ABCD_IN[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processor/" { { 0 { 0 ""} 0 211 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555447867679 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "t_sel_MUX_Da\[0\] " "Pin t_sel_MUX_Da\[0\] not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { t_sel_MUX_Da[0] } } } { "processor.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/processor.vhd" 40 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { t_sel_MUX_Da[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processor/" { { 0 { 0 ""} 0 212 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555447867679 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "t_sel_MUX_Da\[1\] " "Pin t_sel_MUX_Da\[1\] not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { t_sel_MUX_Da[1] } } } { "processor.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/processor.vhd" 40 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { t_sel_MUX_Da[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processor/" { { 0 { 0 ""} 0 213 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555447867679 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "t_sel_MUX_ULA\[0\] " "Pin t_sel_MUX_ULA\[0\] not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { t_sel_MUX_ULA[0] } } } { "processor.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/processor.vhd" 41 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { t_sel_MUX_ULA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processor/" { { 0 { 0 ""} 0 214 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555447867679 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "t_sel_MUX_ULA\[1\] " "Pin t_sel_MUX_ULA\[1\] not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { t_sel_MUX_ULA[1] } } } { "processor.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/processor.vhd" 41 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { t_sel_MUX_ULA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processor/" { { 0 { 0 ""} 0 215 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555447867679 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "t_sel_MUX_MEM\[0\] " "Pin t_sel_MUX_MEM\[0\] not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { t_sel_MUX_MEM[0] } } } { "processor.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/processor.vhd" 42 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { t_sel_MUX_MEM[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processor/" { { 0 { 0 ""} 0 216 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555447867679 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "t_sel_MUX_MEM\[1\] " "Pin t_sel_MUX_MEM\[1\] not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { t_sel_MUX_MEM[1] } } } { "processor.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/processor.vhd" 42 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { t_sel_MUX_MEM[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processor/" { { 0 { 0 ""} 0 217 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555447867679 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "t_sel_MUX_MEM\[2\] " "Pin t_sel_MUX_MEM\[2\] not assigned to an exact location on the device" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { t_sel_MUX_MEM[2] } } } { "processor.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/processor.vhd" 42 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { t_sel_MUX_MEM[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processor/" { { 0 { 0 ""} 0 218 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1555447867679 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1555447867679 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "TimeQuest Timing Analyzer is analyzing 8 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1555447867917 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "processor.sdc " "Synopsys Design Constraints File file not found: 'processor.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1555447867919 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1555447867920 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1555447867934 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN D13 (CLK11, LVDSCLK5p, Input)) " "Automatically promoted node clk (placed in PIN D13 (CLK11, LVDSCLK5p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G11 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G11" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1555447867997 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_block:ctr\|y_present.start " "Destination node control_block:ctr\|y_present.start" {  } { { "control_block.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/control_block.vhd" 54 -1 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { control_block:ctr|y_present.start } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processor/" { { 0 { 0 ""} 0 255 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1555447867997 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_block:ctr\|y_present.search2 " "Destination node control_block:ctr\|y_present.search2" {  } { { "control_block.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/control_block.vhd" 54 -1 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { control_block:ctr|y_present.search2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processor/" { { 0 { 0 ""} 0 257 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1555447867997 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_block:ctr\|y_present.STK5 " "Destination node control_block:ctr\|y_present.STK5" {  } { { "control_block.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/control_block.vhd" 54 -1 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { control_block:ctr|y_present.STK5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processor/" { { 0 { 0 ""} 0 263 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1555447867997 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_block:ctr\|y_present.MOV " "Destination node control_block:ctr\|y_present.MOV" {  } { { "control_block.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/control_block.vhd" 54 -1 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { control_block:ctr|y_present.MOV } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processor/" { { 0 { 0 ""} 0 264 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1555447867997 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_block:ctr\|y_present.ADD2 " "Destination node control_block:ctr\|y_present.ADD2" {  } { { "control_block.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/control_block.vhd" 54 -1 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { control_block:ctr|y_present.ADD2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processor/" { { 0 { 0 ""} 0 266 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1555447867997 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_block:ctr\|y_present.ADD3 " "Destination node control_block:ctr\|y_present.ADD3" {  } { { "control_block.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/control_block.vhd" 54 -1 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { control_block:ctr|y_present.ADD3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processor/" { { 0 { 0 ""} 0 267 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1555447867997 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_block:ctr\|y_present.HLT " "Destination node control_block:ctr\|y_present.HLT" {  } { { "control_block.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/control_block.vhd" 54 -1 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { control_block:ctr|y_present.HLT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processor/" { { 0 { 0 ""} 0 269 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1555447867997 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_block:ctr\|y_present.OPR_1 " "Destination node control_block:ctr\|y_present.OPR_1" {  } { { "control_block.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/control_block.vhd" 54 -1 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { control_block:ctr|y_present.OPR_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processor/" { { 0 { 0 ""} 0 271 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1555447867997 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_block:ctr\|y_present.OPR_2 " "Destination node control_block:ctr\|y_present.OPR_2" {  } { { "control_block.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/control_block.vhd" 54 -1 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { control_block:ctr|y_present.OPR_2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processor/" { { 0 { 0 ""} 0 272 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1555447867997 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_block:ctr\|y_present.RET " "Destination node control_block:ctr\|y_present.RET" {  } { { "control_block.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/control_block.vhd" 54 -1 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { control_block:ctr|y_present.RET } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processor/" { { 0 { 0 ""} 0 273 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1555447867997 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1555447867997 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1555447867997 ""}  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { clk } } } { "/home/luiz/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luiz/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "processor.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/processor.vhd" 7 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processor/" { { 0 { 0 ""} 0 220 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1555447867997 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "control_block:ctr\|Selector4~15  " "Automatically promoted node control_block:ctr\|Selector4~15 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1555447867998 ""}  } { { "control_block.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/control_block.vhd" 210 -1 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { control_block:ctr|Selector4~15 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processor/" { { 0 { 0 ""} 0 1600 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1555447867998 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "control_block:ctr\|y_present.OPR  " "Automatically promoted node control_block:ctr\|y_present.OPR " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1555447867998 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_block:ctr\|Selector24~0 " "Destination node control_block:ctr\|Selector24~0" {  } { { "control_block.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/control_block.vhd" 210 -1 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { control_block:ctr|Selector24~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processor/" { { 0 { 0 ""} 0 995 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1555447867998 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_block:ctr\|y_present.OPR_1 " "Destination node control_block:ctr\|y_present.OPR_1" {  } { { "control_block.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/control_block.vhd" 54 -1 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { control_block:ctr|y_present.OPR_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processor/" { { 0 { 0 ""} 0 271 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1555447867998 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_block:ctr\|Selector12~0 " "Destination node control_block:ctr\|Selector12~0" {  } { { "control_block.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/control_block.vhd" 210 -1 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { control_block:ctr|Selector12~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processor/" { { 0 { 0 ""} 0 1393 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1555447867998 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "t_op1_ld " "Destination node t_op1_ld" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { t_op1_ld } } } { "processor.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/processor.vhd" 19 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { t_op1_ld } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processor/" { { 0 { 0 ""} 0 226 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1555447867998 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1555447867998 ""}  } { { "control_block.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/control_block.vhd" 54 -1 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { control_block:ctr|y_present.OPR } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processor/" { { 0 { 0 ""} 0 270 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1555447867998 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "control_block:ctr\|y_present.OPR2  " "Automatically promoted node control_block:ctr\|y_present.OPR2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1555447867999 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_block:ctr\|Selector24~0 " "Destination node control_block:ctr\|Selector24~0" {  } { { "control_block.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/control_block.vhd" 210 -1 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { control_block:ctr|Selector24~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processor/" { { 0 { 0 ""} 0 995 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1555447867999 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_block:ctr\|Selector12~0 " "Destination node control_block:ctr\|Selector12~0" {  } { { "control_block.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/control_block.vhd" 210 -1 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { control_block:ctr|Selector12~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processor/" { { 0 { 0 ""} 0 1393 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1555447867999 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_block:ctr\|Selector3~0 " "Destination node control_block:ctr\|Selector3~0" {  } { { "control_block.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/control_block.vhd" 71 -1 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { control_block:ctr|Selector3~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processor/" { { 0 { 0 ""} 0 1631 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1555447867999 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "t_op2_ld " "Destination node t_op2_ld" {  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { t_op2_ld } } } { "processor.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/processor.vhd" 21 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { t_op2_ld } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processor/" { { 0 { 0 ""} 0 227 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1555447867999 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1555447867999 ""}  } { { "control_block.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/control_block.vhd" 54 -1 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { control_block:ctr|y_present.OPR2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processor/" { { 0 { 0 ""} 0 274 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1555447867999 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "r (placed in PIN B13 (CLK8, LVDSCLK4n, Input)) " "Automatically promoted node r (placed in PIN B13 (CLK8, LVDSCLK4n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G10 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G10" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1555447867999 ""}  } { { "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luiz/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { r } } } { "/home/luiz/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luiz/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "r" } } } } { "processor.vhd" "" { Text "/home/luiz/Documents/projects/ELE1717/processor/processor.vhd" 7 0 0 } } { "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luiz/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { r } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processor/" { { 0 { 0 ""} 0 219 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1555447867999 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1555447868179 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1555447868180 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1555447868180 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1555447868183 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1555447868184 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1555447868185 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1555447868256 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Embedded multiplier block " "Packed 8 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1555447868257 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "8 " "Created 8 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Quartus II" 0 -1 1555447868257 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1555447868257 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "75 unused 3.3V 1 74 0 " "Number of I/O pins in group: 75 (unused VREF, 3.3V VCCIO, 1 input, 74 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1555447868265 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1555447868265 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1555447868265 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 7 57 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 7 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1555447868266 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1555447868266 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 2 54 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  54 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1555447868266 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 1 57 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1555447868266 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 3 62 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1555447868266 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 23 36 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 23 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1555447868266 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 12 46 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 12 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1555447868266 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 9 47 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 9 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1555447868266 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1555447868266 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1555447868266 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1555447868320 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1555447869817 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1555447870328 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1555447870344 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1555447874672 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1555447874672 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1555447874915 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "8 X44_Y24 X54_Y36 " "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X44_Y24 to location X54_Y36" {  } { { "loc" "" { Generic "/home/luiz/Documents/projects/ELE1717/processor/" { { 1 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X44_Y24 to location X54_Y36"} { { 11 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X44_Y24 to location X54_Y36"} 44 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1555447878095 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1555447878095 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:07 " "Fitter routing operations ending: elapsed time is 00:00:07" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1555447883076 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1555447883079 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1555447883079 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "2.54 " "Total time spent on timing analysis during the Fitter is 2.54 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1555447883123 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1555447883130 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "119 " "Found 119 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C 0 " "Pin \"C\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1555447883173 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Z 0 " "Pin \"Z\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1555447883173 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex0\[0\] 0 " "Pin \"hex0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1555447883173 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex0\[1\] 0 " "Pin \"hex0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1555447883173 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex0\[2\] 0 " "Pin \"hex0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1555447883173 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex0\[3\] 0 " "Pin \"hex0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1555447883173 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex0\[4\] 0 " "Pin \"hex0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1555447883173 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex0\[5\] 0 " "Pin \"hex0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1555447883173 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex0\[6\] 0 " "Pin \"hex0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1555447883173 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex1\[0\] 0 " "Pin \"hex1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1555447883173 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex1\[1\] 0 " "Pin \"hex1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1555447883173 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex1\[2\] 0 " "Pin \"hex1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1555447883173 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex1\[3\] 0 " "Pin \"hex1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1555447883173 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex1\[4\] 0 " "Pin \"hex1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1555447883173 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex1\[5\] 0 " "Pin \"hex1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1555447883173 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex1\[6\] 0 " "Pin \"hex1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1555447883173 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex2\[0\] 0 " "Pin \"hex2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1555447883173 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex2\[1\] 0 " "Pin \"hex2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1555447883173 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex2\[2\] 0 " "Pin \"hex2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1555447883173 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex2\[3\] 0 " "Pin \"hex2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1555447883173 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex2\[4\] 0 " "Pin \"hex2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1555447883173 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex2\[5\] 0 " "Pin \"hex2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1555447883173 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex2\[6\] 0 " "Pin \"hex2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1555447883173 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex3\[0\] 0 " "Pin \"hex3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1555447883173 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex3\[1\] 0 " "Pin \"hex3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1555447883173 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex3\[2\] 0 " "Pin \"hex3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1555447883173 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex3\[3\] 0 " "Pin \"hex3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1555447883173 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex3\[4\] 0 " "Pin \"hex3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1555447883173 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex3\[5\] 0 " "Pin \"hex3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1555447883173 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex3\[6\] 0 " "Pin \"hex3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1555447883173 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex4\[0\] 0 " "Pin \"hex4\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1555447883173 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex4\[1\] 0 " "Pin \"hex4\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1555447883173 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex4\[2\] 0 " "Pin \"hex4\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1555447883173 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex4\[3\] 0 " "Pin \"hex4\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1555447883173 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex4\[4\] 0 " "Pin \"hex4\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1555447883173 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex4\[5\] 0 " "Pin \"hex4\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1555447883173 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex4\[6\] 0 " "Pin \"hex4\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1555447883173 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "t_op_out\[0\] 0 " "Pin \"t_op_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1555447883173 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "t_op_out\[1\] 0 " "Pin \"t_op_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1555447883173 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "t_op_out\[2\] 0 " "Pin \"t_op_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1555447883173 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "t_op_out\[3\] 0 " "Pin \"t_op_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1555447883173 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "t_op_out\[4\] 0 " "Pin \"t_op_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1555447883173 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "t_op_out\[5\] 0 " "Pin \"t_op_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1555447883173 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "t_op_out\[6\] 0 " "Pin \"t_op_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1555447883173 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "t_op_out\[7\] 0 " "Pin \"t_op_out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1555447883173 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "t_op_ld 0 " "Pin \"t_op_ld\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1555447883173 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "t_op1_out\[0\] 0 " "Pin \"t_op1_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1555447883173 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "t_op1_out\[1\] 0 " "Pin \"t_op1_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1555447883173 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "t_op1_out\[2\] 0 " "Pin \"t_op1_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1555447883173 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "t_op1_out\[3\] 0 " "Pin \"t_op1_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1555447883173 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "t_op1_out\[4\] 0 " "Pin \"t_op1_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1555447883173 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "t_op1_out\[5\] 0 " "Pin \"t_op1_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1555447883173 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "t_op1_out\[6\] 0 " "Pin \"t_op1_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1555447883173 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "t_op1_out\[7\] 0 " "Pin \"t_op1_out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1555447883173 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "t_op1_ld 0 " "Pin \"t_op1_ld\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1555447883173 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "t_op2_out\[0\] 0 " "Pin \"t_op2_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1555447883173 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "t_op2_out\[1\] 0 " "Pin \"t_op2_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1555447883173 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "t_op2_out\[2\] 0 " "Pin \"t_op2_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1555447883173 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "t_op2_out\[3\] 0 " "Pin \"t_op2_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1555447883173 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "t_op2_out\[4\] 0 " "Pin \"t_op2_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1555447883173 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "t_op2_out\[5\] 0 " "Pin \"t_op2_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1555447883173 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "t_op2_out\[6\] 0 " "Pin \"t_op2_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1555447883173 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "t_op2_out\[7\] 0 " "Pin \"t_op2_out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1555447883173 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "t_op2_ld 0 " "Pin \"t_op2_ld\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1555447883173 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "t_Aa\[0\] 0 " "Pin \"t_Aa\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1555447883173 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "t_Aa\[1\] 0 " "Pin \"t_Aa\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1555447883173 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "t_Aa\[2\] 0 " "Pin \"t_Aa\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1555447883173 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "t_Aa\[3\] 0 " "Pin \"t_Aa\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1555447883173 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "t_Aa\[4\] 0 " "Pin \"t_Aa\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1555447883173 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "t_Aa\[5\] 0 " "Pin \"t_Aa\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1555447883173 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "t_Aa\[6\] 0 " "Pin \"t_Aa\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1555447883173 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "t_Aa\[7\] 0 " "Pin \"t_Aa\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1555447883173 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "t_Da\[0\] 0 " "Pin \"t_Da\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1555447883173 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "t_Da\[1\] 0 " "Pin \"t_Da\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1555447883173 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "t_Da\[2\] 0 " "Pin \"t_Da\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1555447883173 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "t_Da\[3\] 0 " "Pin \"t_Da\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1555447883173 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "t_Da\[4\] 0 " "Pin \"t_Da\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1555447883173 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "t_Da\[5\] 0 " "Pin \"t_Da\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1555447883173 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "t_Da\[6\] 0 " "Pin \"t_Da\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1555447883173 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "t_Da\[7\] 0 " "Pin \"t_Da\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1555447883173 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "t_mem\[0\] 0 " "Pin \"t_mem\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1555447883173 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "t_mem\[1\] 0 " "Pin \"t_mem\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1555447883173 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "t_mem\[2\] 0 " "Pin \"t_mem\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1555447883173 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "t_mem\[3\] 0 " "Pin \"t_mem\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1555447883173 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "t_mem\[4\] 0 " "Pin \"t_mem\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1555447883173 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "t_mem\[5\] 0 " "Pin \"t_mem\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1555447883173 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "t_mem\[6\] 0 " "Pin \"t_mem\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1555447883173 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "t_mem\[7\] 0 " "Pin \"t_mem\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1555447883173 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "t_Wa 0 " "Pin \"t_Wa\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1555447883173 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "t_clk_d 0 " "Pin \"t_clk_d\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1555447883173 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "t_z 0 " "Pin \"t_z\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1555447883173 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "t_c 0 " "Pin \"t_c\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1555447883173 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "t_count_PC 0 " "Pin \"t_count_PC\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1555447883173 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "t_sel_PC\[0\] 0 " "Pin \"t_sel_PC\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1555447883173 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "t_sel_PC\[1\] 0 " "Pin \"t_sel_PC\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1555447883173 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "t_count_SP 0 " "Pin \"t_count_SP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1555447883173 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "t_push_pop 0 " "Pin \"t_push_pop\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1555447883173 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "t_sel_SP\[0\] 0 " "Pin \"t_sel_SP\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1555447883173 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "t_sel_SP\[1\] 0 " "Pin \"t_sel_SP\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1555447883173 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "t_OP_sel\[0\] 0 " "Pin \"t_OP_sel\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1555447883173 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "t_OP_sel\[1\] 0 " "Pin \"t_OP_sel\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1555447883173 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "t_OP_sel\[2\] 0 " "Pin \"t_OP_sel\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1555447883173 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "t_OP_sel\[3\] 0 " "Pin \"t_OP_sel\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1555447883173 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "t_AB_Reg\[0\] 0 " "Pin \"t_AB_Reg\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1555447883173 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "t_AB_Reg\[1\] 0 " "Pin \"t_AB_Reg\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1555447883173 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "t_AB_RegX\[0\] 0 " "Pin \"t_AB_RegX\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1555447883173 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "t_AB_RegX\[1\] 0 " "Pin \"t_AB_RegX\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1555447883173 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "t_W_wr 0 " "Pin \"t_W_wr\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1555447883173 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "t_sel_MUX_ABCD\[0\] 0 " "Pin \"t_sel_MUX_ABCD\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1555447883173 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "t_sel_MUX_ABCD\[1\] 0 " "Pin \"t_sel_MUX_ABCD\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1555447883173 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "t_sel_MUX_ABCD_IN\[0\] 0 " "Pin \"t_sel_MUX_ABCD_IN\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1555447883173 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "t_sel_MUX_ABCD_IN\[1\] 0 " "Pin \"t_sel_MUX_ABCD_IN\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1555447883173 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "t_sel_MUX_Da\[0\] 0 " "Pin \"t_sel_MUX_Da\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1555447883173 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "t_sel_MUX_Da\[1\] 0 " "Pin \"t_sel_MUX_Da\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1555447883173 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "t_sel_MUX_ULA\[0\] 0 " "Pin \"t_sel_MUX_ULA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1555447883173 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "t_sel_MUX_ULA\[1\] 0 " "Pin \"t_sel_MUX_ULA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1555447883173 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "t_sel_MUX_MEM\[0\] 0 " "Pin \"t_sel_MUX_MEM\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1555447883173 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "t_sel_MUX_MEM\[1\] 0 " "Pin \"t_sel_MUX_MEM\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1555447883173 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "t_sel_MUX_MEM\[2\] 0 " "Pin \"t_sel_MUX_MEM\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1555447883173 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1555447883173 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1555447883697 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1555447883765 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1555447884340 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1555447884773 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1555447884794 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1555447884848 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/luiz/Documents/projects/ELE1717/processor/output_files/processor.fit.smsg " "Generated suppressed messages file /home/luiz/Documents/projects/ELE1717/processor/output_files/processor.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1555447885018 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "738 " "Peak virtual memory: 738 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1555447885359 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 16 17:51:25 2019 " "Processing ended: Tue Apr 16 17:51:25 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1555447885359 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1555447885359 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1555447885359 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1555447885359 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1555447887080 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1555447887081 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 16 17:51:26 2019 " "Processing started: Tue Apr 16 17:51:26 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1555447887081 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1555447887081 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off processor -c processor " "Command: quartus_asm --read_settings_files=off --write_settings_files=off processor -c processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1555447887082 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1555447888568 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1555447888637 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "566 " "Peak virtual memory: 566 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1555447889083 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 16 17:51:29 2019 " "Processing ended: Tue Apr 16 17:51:29 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1555447889083 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1555447889083 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1555447889083 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1555447889083 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1555447889208 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1555447890638 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1555447890639 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 16 17:51:30 2019 " "Processing started: Tue Apr 16 17:51:30 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1555447890639 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1555447890639 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta processor -c processor " "Command: quartus_sta processor -c processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1555447890640 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1555447890677 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1555447890837 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1555447890877 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1555447890877 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "TimeQuest Timing Analyzer is analyzing 8 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1555447891028 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "processor.sdc " "Synopsys Design Constraints File file not found: 'processor.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1555447891050 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1555447891050 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1555447891056 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name control_block:ctr\|y_present.search control_block:ctr\|y_present.search " "create_clock -period 1.000 -name control_block:ctr\|y_present.search control_block:ctr\|y_present.search" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1555447891056 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name control_block:ctr\|y_present.OPR2 control_block:ctr\|y_present.OPR2 " "create_clock -period 1.000 -name control_block:ctr\|y_present.OPR2 control_block:ctr\|y_present.OPR2" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1555447891056 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name control_block:ctr\|y_present.OPR control_block:ctr\|y_present.OPR " "create_clock -period 1.000 -name control_block:ctr\|y_present.OPR control_block:ctr\|y_present.OPR" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1555447891056 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name control_block:ctr\|y_present.ERRO control_block:ctr\|y_present.ERRO " "create_clock -period 1.000 -name control_block:ctr\|y_present.ERRO control_block:ctr\|y_present.ERRO" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1555447891056 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1555447891056 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1555447891063 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1555447891073 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1555447891086 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -14.338 " "Worst-case setup slack is -14.338" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555447891087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555447891087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.338     -1082.248 clk  " "  -14.338     -1082.248 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555447891087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.102       -32.528 control_block:ctr\|y_present.search  " "   -4.102       -32.528 control_block:ctr\|y_present.search " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555447891087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.773       -21.732 control_block:ctr\|y_present.OPR2  " "   -2.773       -21.732 control_block:ctr\|y_present.OPR2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555447891087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.704       -19.295 control_block:ctr\|y_present.OPR  " "   -2.704       -19.295 control_block:ctr\|y_present.OPR " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555447891087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.121         0.000 control_block:ctr\|y_present.ERRO  " "    0.121         0.000 control_block:ctr\|y_present.ERRO " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555447891087 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1555447891087 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.799 " "Worst-case hold slack is -2.799" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555447891096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555447891096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.799        -9.246 clk  " "   -2.799        -9.246 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555447891096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.652        -4.064 control_block:ctr\|y_present.ERRO  " "   -0.652        -4.064 control_block:ctr\|y_present.ERRO " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555447891096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.934         0.000 control_block:ctr\|y_present.OPR  " "    2.934         0.000 control_block:ctr\|y_present.OPR " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555447891096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.335         0.000 control_block:ctr\|y_present.OPR2  " "    3.335         0.000 control_block:ctr\|y_present.OPR2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555447891096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.818         0.000 control_block:ctr\|y_present.search  " "    4.818         0.000 control_block:ctr\|y_present.search " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555447891096 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1555447891096 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1555447891097 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1555447891098 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.000 " "Worst-case minimum pulse width slack is -2.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555447891099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555447891099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.000      -312.148 clk  " "   -2.000      -312.148 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555447891099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -8.000 control_block:ctr\|y_present.OPR  " "   -0.500        -8.000 control_block:ctr\|y_present.OPR " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555447891099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -8.000 control_block:ctr\|y_present.OPR2  " "   -0.500        -8.000 control_block:ctr\|y_present.OPR2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555447891099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -8.000 control_block:ctr\|y_present.search  " "   -0.500        -8.000 control_block:ctr\|y_present.search " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555447891099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 control_block:ctr\|y_present.ERRO  " "    0.500         0.000 control_block:ctr\|y_present.ERRO " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555447891099 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1555447891099 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1555447891241 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1555447891243 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1555447891303 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.410 " "Worst-case setup slack is -5.410" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555447891310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555447891310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.410      -407.471 clk  " "   -5.410      -407.471 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555447891310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.279       -17.932 control_block:ctr\|y_present.search  " "   -2.279       -17.932 control_block:ctr\|y_present.search " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555447891310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.376       -10.737 control_block:ctr\|y_present.OPR2  " "   -1.376       -10.737 control_block:ctr\|y_present.OPR2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555447891310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.324        -9.511 control_block:ctr\|y_present.OPR  " "   -1.324        -9.511 control_block:ctr\|y_present.OPR " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555447891310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.554         0.000 control_block:ctr\|y_present.ERRO  " "    0.554         0.000 control_block:ctr\|y_present.ERRO " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555447891310 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1555447891310 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.497 " "Worst-case hold slack is -1.497" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555447891325 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555447891325 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.497        -5.829 clk  " "   -1.497        -5.829 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555447891325 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.203        -1.007 control_block:ctr\|y_present.ERRO  " "   -0.203        -1.007 control_block:ctr\|y_present.ERRO " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555447891325 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.970         0.000 control_block:ctr\|y_present.OPR  " "    1.970         0.000 control_block:ctr\|y_present.OPR " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555447891325 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.127         0.000 control_block:ctr\|y_present.OPR2  " "    2.127         0.000 control_block:ctr\|y_present.OPR2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555447891325 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.108         0.000 control_block:ctr\|y_present.search  " "    3.108         0.000 control_block:ctr\|y_present.search " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555447891325 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1555447891325 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1555447891329 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1555447891333 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.000 " "Worst-case minimum pulse width slack is -2.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555447891338 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555447891338 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.000      -313.684 clk  " "   -2.000      -313.684 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555447891338 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -8.000 control_block:ctr\|y_present.OPR  " "   -0.500        -8.000 control_block:ctr\|y_present.OPR " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555447891338 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -8.000 control_block:ctr\|y_present.OPR2  " "   -0.500        -8.000 control_block:ctr\|y_present.OPR2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555447891338 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -8.000 control_block:ctr\|y_present.search  " "   -0.500        -8.000 control_block:ctr\|y_present.search " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555447891338 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 control_block:ctr\|y_present.ERRO  " "    0.500         0.000 control_block:ctr\|y_present.ERRO " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1555447891338 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1555447891338 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1555447891517 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1555447891587 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1555447891590 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "534 " "Peak virtual memory: 534 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1555447891705 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 16 17:51:31 2019 " "Processing ended: Tue Apr 16 17:51:31 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1555447891705 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1555447891705 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1555447891705 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1555447891705 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1555447893782 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1555447893783 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 16 17:51:33 2019 " "Processing started: Tue Apr 16 17:51:33 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1555447893783 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1555447893783 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off processor -c processor " "Command: quartus_eda --read_settings_files=off --write_settings_files=off processor -c processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1555447893784 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "processor.vo /home/luiz/Documents/projects/ELE1717/processor/simulation/modelsim/ simulation " "Generated file processor.vo in folder \"/home/luiz/Documents/projects/ELE1717/processor/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1555447894367 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "824 " "Peak virtual memory: 824 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1555447894427 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 16 17:51:34 2019 " "Processing ended: Tue Apr 16 17:51:34 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1555447894427 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1555447894427 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1555447894427 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1555447894427 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 45 s " "Quartus II Full Compilation was successful. 0 errors, 45 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1555447894534 ""}
