INFO: [XSIM 43-3496] Using init file passed via -initfile option "/software/CAD/Xilinx/2019.2/Vivado/2019.2/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /software/CAD/Xilinx/2019.2/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_myproject_top glbl -prj myproject.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile /software/CAD/Xilinx/2019.2/Vivado/2019.2/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s myproject -debug wave 
Multi-threading is on. Using 126 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/myproject.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_myproject_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_images_V_data_0_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_images_V_data_0_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/AESL_axi_s_pos_enc_main_V_data_0_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_pos_enc_main_V_data_0_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/AESL_axi_s_pos_enc_main_V_data_1_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_pos_enc_main_V_data_1_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/AESL_axi_s_pos_enc_main_V_data_2_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_pos_enc_main_V_data_2_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/AESL_axi_s_pos_enc_main_V_data_3_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_pos_enc_main_V_data_3_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/AESL_axi_s_pos_enc_bottleneck_V_data_0_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_pos_enc_bottleneck_V_data_0_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/AESL_axi_s_pos_enc_bottleneck_V_data_1_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_pos_enc_bottleneck_V_data_1_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/AESL_axi_s_pos_enc_bottleneck_V_data_2_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_pos_enc_bottleneck_V_data_2_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/AESL_axi_s_pos_enc_bottleneck_V_data_3_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_pos_enc_bottleneck_V_data_3_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer48_out_V_data_0_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_layer48_out_V_data_0_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/AESL_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/AESL_deadlock_report_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_report_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/AESL_deadlock_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clone_stream_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_16384_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config49_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config49_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/add_array_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config5_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_array_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config5_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config53_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config53_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/shift_line_buffer_array_ap_fixed_8_2_0_0_0_1u_config6_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_line_buffer_array_ap_fixed_8_2_0_0_0_1u_config6_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/cast_ap_fixed_8_2_0_0_0_ap_fixed_8_2_0_0_0_config6_mult_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cast_ap_fixed_8_2_0_0_0_ap_fixed_8_2_0_0_0_config6_mult_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/dense_latency_ap_fixed_ap_fixed_8_2_0_0_0_config6_mult_0_0_0_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense_latency_ap_fixed_ap_fixed_8_2_0_0_0_config6_mult_0_0_0_0_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/compute_output_buffer_2d_array_array_ap_fixed_8_2_0_0_0_4u_config6_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compute_output_buffer_2d_array_array_ap_fixed_8_2_0_0_0_4u_config6_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config10_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config10_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/cast_ap_fixed_8_2_0_0_0_ap_fixed_8_2_0_0_0_config10_mult_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cast_ap_fixed_8_2_0_0_0_ap_fixed_8_2_0_0_0_config10_mult_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/dense_latency_ap_fixed_ap_fixed_8_2_0_0_0_config10_mult_0_0_0_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense_latency_ap_fixed_ap_fixed_8_2_0_0_0_config10_mult_0_0_0_0_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/compute_output_buffer_2d_array_array_ap_fixed_8_2_0_0_0_4u_config10_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compute_output_buffer_2d_array_array_ap_fixed_8_2_0_0_0_4u_config10_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config14_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config14_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/cast_ap_fixed_8_2_0_0_0_ap_fixed_8_2_0_0_0_config14_mult_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cast_ap_fixed_8_2_0_0_0_ap_fixed_8_2_0_0_0_config14_mult_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/dense_latency_ap_fixed_ap_fixed_8_2_0_0_0_config14_mult_0_0_0_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense_latency_ap_fixed_ap_fixed_8_2_0_0_0_config14_mult_0_0_0_0_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/compute_output_buffer_2d_array_array_ap_fixed_8_2_0_0_0_4u_config14_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compute_output_buffer_2d_array_array_ap_fixed_8_2_0_0_0_4u_config14_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config50_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config22_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config22_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/cast_ap_fixed_8_2_0_0_0_ap_fixed_8_2_0_0_0_config22_mult_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cast_ap_fixed_8_2_0_0_0_ap_fixed_8_2_0_0_0_config22_mult_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/dense_latency_ap_fixed_ap_fixed_config22_mult_0_0_0_0_0_0_0_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense_latency_ap_fixed_ap_fixed_config22_mult_0_0_0_0_0_0_0_0_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/compute_output_buffer_2d_array_array_ap_fixed_8_2_0_0_0_8u_config22_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compute_output_buffer_2d_array_array_ap_fixed_8_2_0_0_0_8u_config22_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config26_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/cast_ap_fixed_8_2_0_0_0_ap_fixed_8_2_0_0_0_config26_mult_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cast_ap_fixed_8_2_0_0_0_ap_fixed_8_2_0_0_0_config26_mult_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/dense_latency_ap_fixed_ap_fixed_config26_mult_0_0_0_0_0_0_0_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense_latency_ap_fixed_ap_fixed_config26_mult_0_0_0_0_0_0_0_0_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/compute_output_buffer_2d_array_array_ap_fixed_8_2_0_0_0_8u_config26_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compute_output_buffer_2d_array_array_ap_fixed_8_2_0_0_0_8u_config26_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_line_buffer_array_ap_fixed_8_2_0_0_0_8u_config31_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/cast_ap_fixed_8_2_0_0_0_ap_fixed_8_2_0_0_0_config31_mult_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cast_ap_fixed_8_2_0_0_0_ap_fixed_8_2_0_0_0_config31_mult_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/dense_latency_ap_fixed_ap_fixed_8_2_0_0_0_config31_mult_0_0_0_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense_latency_ap_fixed_ap_fixed_8_2_0_0_0_config31_mult_0_0_0_0_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/compute_output_buffer_2d_array_array_ap_fixed_8_2_0_0_0_4u_config31_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compute_output_buffer_2d_array_array_ap_fixed_8_2_0_0_0_4u_config31_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/myproject.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config38_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config38_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/cast_ap_fixed_8_2_0_0_0_ap_fixed_8_2_0_0_0_config38_mult_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cast_ap_fixed_8_2_0_0_0_ap_fixed_8_2_0_0_0_config38_mult_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/dense_latency_ap_fixed_ap_fixed_8_2_0_0_0_config38_mult_0_0_0_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense_latency_ap_fixed_ap_fixed_8_2_0_0_0_config38_mult_0_0_0_0_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/compute_output_buffer_2d_array_array_ap_fixed_8_2_0_0_0_4u_config38_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compute_output_buffer_2d_array_array_ap_fixed_8_2_0_0_0_4u_config38_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config42_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/cast_ap_fixed_8_2_0_0_0_ap_fixed_8_2_0_0_0_config42_mult_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cast_ap_fixed_8_2_0_0_0_ap_fixed_8_2_0_0_0_config42_mult_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/dense_latency_ap_fixed_ap_fixed_8_2_0_0_0_config42_mult_0_0_0_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense_latency_ap_fixed_ap_fixed_8_2_0_0_0_config42_mult_0_0_0_0_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/compute_output_buffer_2d_array_array_ap_fixed_8_2_0_0_0_4u_config42_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compute_output_buffer_2d_array_array_ap_fixed_8_2_0_0_0_4u_config42_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/relu_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_ReLU_config48_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module relu_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_ReLU_config48_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/regslice_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regslice_both
INFO: [VRFC 10-311] analyzing module regslice_forward
INFO: [VRFC 10-311] analyzing module regslice_reverse
INFO: [VRFC 10-311] analyzing module regslice_both_w1
INFO: [VRFC 10-311] analyzing module regslice_forward_w1
INFO: [VRFC 10-311] analyzing module regslice_reverse_w1
INFO: [VRFC 10-311] analyzing module ibuf
INFO: [VRFC 10-311] analyzing module obuf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/shift_line_buffer_array_ap_fixed_8_2_0_0_0_1u_config6_s_line_buffer_Array_V_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_line_buffer_array_ap_fixed_8_2_0_0_0_1u_config6_s_line_buffer_Array_V_0_0_core
INFO: [VRFC 10-311] analyzing module shift_line_buffer_array_ap_fixed_8_2_0_0_0_1u_config6_s_line_buffer_Array_V_0_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config14_s_line_buffer_Array_V_kbM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config14_s_line_buffer_Array_V_kbM_core
INFO: [VRFC 10-311] analyzing module shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config14_s_line_buffer_Array_V_kbM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config22_s_line_buffer_Array_V_sc4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config22_s_line_buffer_Array_V_sc4_core
INFO: [VRFC 10-311] analyzing module shift_line_buffer_array_ap_fixed_8_2_0_0_0_4u_config22_s_line_buffer_Array_V_sc4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/start_for_relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/fifo_w8_d4225_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w8_d4225_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_4u_config31_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/fifo_w8_d1156_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w8_d1156_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/fifo_w8_d1024_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w8_d1024_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/start_for_resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_resize_nearest_array_ap_fixed_8_2_0_0_0_8u_config30_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/fifo_w8_d4356_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w8_d4356_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/fifo_w8_d4096_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w8_d4096_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/start_for_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config49_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config49_U0_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config49_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/start_for_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_4u_config51_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/start_for_zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config53bml.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config53bml_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_config53bml
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_U0_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_4u_config6_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config9_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54bnm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54bnm_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config54bnm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config10_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config13_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55bom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55bom_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config55bom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config14_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config18_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/start_for_add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config21_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56bpm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56bpm_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config56bpm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_8u_config22_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/start_for_relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/start_for_zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57bqm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57bqm_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config57bqm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config26_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/start_for_zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58brm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58brm_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_config58brm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config34_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/start_for_add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_add_array_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config37_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59bsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59bsm_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config59bsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config38_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config41_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60btn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60btn_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config60btn
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_config42_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_relu_array_ap_fixed_4u_array_ap_fixed_8_2_0_0_0_4u_ReLU_config45_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/start_for_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_U0_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/start_for_relu_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_ReLU_config48_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_relu_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_ReLU_config48_U0_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_relu_array_ap_fixed_1u_array_ap_fixed_8_2_0_0_0_1u_ReLU_config48_U0
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ibuf(W=9)
Compiling module xil_defaultlib.obuf(W=9)
Compiling module xil_defaultlib.regslice_both(DataWidth=8)
Compiling module xil_defaultlib.clone_stream_array_ap_fixed_4u_a...
Compiling module xil_defaultlib.pointwise_conv_2d_cl_array_array...
Compiling module xil_defaultlib.add_array_array_ap_fixed_1u_arra...
Compiling module xil_defaultlib.zeropad2d_cl_array_ap_fixed_1u_a...
Compiling module xil_defaultlib.cast_ap_fixed_8_2_0_0_0_ap_fixed...
Compiling module xil_defaultlib.dense_latency_ap_fixed_ap_fixed_...
Compiling module xil_defaultlib.shift_line_buffer_array_ap_fixed...
Compiling module xil_defaultlib.shift_line_buffer_array_ap_fixed...
Compiling module xil_defaultlib.shift_line_buffer_array_ap_fixed...
Compiling module xil_defaultlib.compute_output_buffer_2d_array_a...
Compiling module xil_defaultlib.conv_2d_cl_array_ap_fixed_1u_arr...
Compiling module xil_defaultlib.relu_array_ap_fixed_4u_array_ap_...
Compiling module xil_defaultlib.zeropad2d_cl_array_ap_fixed_4u_a...
Compiling module xil_defaultlib.cast_ap_fixed_8_2_0_0_0_ap_fixed...
Compiling module xil_defaultlib.dense_latency_ap_fixed_ap_fixed_...
Compiling module xil_defaultlib.shift_line_buffer_array_ap_fixed...
Compiling module xil_defaultlib.compute_output_buffer_2d_array_a...
Compiling module xil_defaultlib.conv_2d_cl_array_ap_fixed_4u_arr...
Compiling module xil_defaultlib.relu_array_ap_fixed_4u_array_ap_...
Compiling module xil_defaultlib.zeropad2d_cl_array_ap_fixed_4u_a...
Compiling module xil_defaultlib.cast_ap_fixed_8_2_0_0_0_ap_fixed...
Compiling module xil_defaultlib.dense_latency_ap_fixed_ap_fixed_...
Compiling module xil_defaultlib.shift_line_buffer_array_ap_fixed...
Compiling module xil_defaultlib.shift_line_buffer_array_ap_fixed...
Compiling module xil_defaultlib.shift_line_buffer_array_ap_fixed...
Compiling module xil_defaultlib.compute_output_buffer_2d_array_a...
Compiling module xil_defaultlib.conv_2d_cl_array_ap_fixed_4u_arr...
Compiling module xil_defaultlib.relu_array_ap_fixed_4u_array_ap_...
Compiling module xil_defaultlib.pointwise_conv_2d_cl_array_array...
Compiling module xil_defaultlib.add_array_array_ap_fixed_4u_arra...
Compiling module xil_defaultlib.zeropad2d_cl_array_ap_fixed_4u_a...
Compiling module xil_defaultlib.cast_ap_fixed_8_2_0_0_0_ap_fixed...
Compiling module xil_defaultlib.dense_latency_ap_fixed_ap_fixed_...
Compiling module xil_defaultlib.shift_line_buffer_array_ap_fixed...
Compiling module xil_defaultlib.shift_line_buffer_array_ap_fixed...
Compiling module xil_defaultlib.shift_line_buffer_array_ap_fixed...
Compiling module xil_defaultlib.compute_output_buffer_2d_array_a...
Compiling module xil_defaultlib.conv_2d_cl_array_ap_fixed_4u_arr...
Compiling module xil_defaultlib.relu_array_ap_fixed_8u_array_ap_...
Compiling module xil_defaultlib.zeropad2d_cl_array_ap_fixed_8u_a...
Compiling module xil_defaultlib.cast_ap_fixed_8_2_0_0_0_ap_fixed...
Compiling module xil_defaultlib.dense_latency_ap_fixed_ap_fixed_...
Compiling module xil_defaultlib.shift_line_buffer_array_ap_fixed...
Compiling module xil_defaultlib.compute_output_buffer_2d_array_a...
Compiling module xil_defaultlib.conv_2d_cl_array_ap_fixed_8u_arr...
Compiling module xil_defaultlib.relu_array_ap_fixed_8u_array_ap_...
Compiling module xil_defaultlib.resize_nearest_array_ap_fixed_8_...
Compiling module xil_defaultlib.zeropad2d_cl_array_ap_fixed_8u_a...
Compiling module xil_defaultlib.cast_ap_fixed_8_2_0_0_0_ap_fixed...
Compiling module xil_defaultlib.dense_latency_ap_fixed_ap_fixed_...
Compiling module xil_defaultlib.shift_line_buffer_array_ap_fixed...
Compiling module xil_defaultlib.compute_output_buffer_2d_array_a...
Compiling module xil_defaultlib.conv_2d_cl_array_ap_fixed_8u_arr...
Compiling module xil_defaultlib.relu_array_ap_fixed_4u_array_ap_...
Compiling module xil_defaultlib.pointwise_conv_2d_cl_array_array...
Compiling module xil_defaultlib.add_array_array_ap_fixed_4u_arra...
Compiling module xil_defaultlib.zeropad2d_cl_array_ap_fixed_4u_a...
Compiling module xil_defaultlib.cast_ap_fixed_8_2_0_0_0_ap_fixed...
Compiling module xil_defaultlib.dense_latency_ap_fixed_ap_fixed_...
Compiling module xil_defaultlib.shift_line_buffer_array_ap_fixed...
Compiling module xil_defaultlib.compute_output_buffer_2d_array_a...
Compiling module xil_defaultlib.conv_2d_cl_array_ap_fixed_4u_arr...
Compiling module xil_defaultlib.relu_array_ap_fixed_4u_array_ap_...
Compiling module xil_defaultlib.zeropad2d_cl_array_ap_fixed_4u_a...
Compiling module xil_defaultlib.cast_ap_fixed_8_2_0_0_0_ap_fixed...
Compiling module xil_defaultlib.dense_latency_ap_fixed_ap_fixed_...
Compiling module xil_defaultlib.shift_line_buffer_array_ap_fixed...
Compiling module xil_defaultlib.compute_output_buffer_2d_array_a...
Compiling module xil_defaultlib.conv_2d_cl_array_ap_fixed_4u_arr...
Compiling module xil_defaultlib.relu_array_ap_fixed_4u_array_ap_...
Compiling module xil_defaultlib.pointwise_conv_2d_cl_array_array...
Compiling module xil_defaultlib.relu_array_ap_fixed_1u_array_ap_...
Compiling module xil_defaultlib.fifo_w8_d4096_A
Compiling module xil_defaultlib.fifo_w8_d4356_A
Compiling module xil_defaultlib.fifo_w8_d4225_A
Compiling module xil_defaultlib.fifo_w8_d1024_A
Compiling module xil_defaultlib.fifo_w8_d1156_A
Compiling module xil_defaultlib.start_for_pointwise_conv_2d_cl_a...
Compiling module xil_defaultlib.start_for_pointwise_conv_2d_cl_a...
Compiling module xil_defaultlib.start_for_pointwise_conv_2d_cl_a...
Compiling module xil_defaultlib.start_for_pointwise_conv_2d_cl_a...
Compiling module xil_defaultlib.start_for_zeropad2d_cl_array_ap_...
Compiling module xil_defaultlib.start_for_zeropad2d_cl_array_ap_...
Compiling module xil_defaultlib.start_for_conv_2d_cl_array_ap_fi...
Compiling module xil_defaultlib.start_for_conv_2d_cl_array_ap_fi...
Compiling module xil_defaultlib.start_for_relu_array_ap_fixed_4u...
Compiling module xil_defaultlib.start_for_relu_array_ap_fixed_4u...
Compiling module xil_defaultlib.start_for_zeropad2d_cl_array_ap_...
Compiling module xil_defaultlib.start_for_zeropad2d_cl_array_ap_...
Compiling module xil_defaultlib.start_for_conv_2d_cl_array_ap_fi...
Compiling module xil_defaultlib.start_for_conv_2d_cl_array_ap_fi...
Compiling module xil_defaultlib.start_for_relu_array_ap_fixed_4u...
Compiling module xil_defaultlib.start_for_relu_array_ap_fixed_4u...
Compiling module xil_defaultlib.start_for_zeropad2d_cl_array_ap_...
Compiling module xil_defaultlib.start_for_zeropad2d_cl_array_ap_...
Compiling module xil_defaultlib.start_for_conv_2d_cl_array_ap_fi...
Compiling module xil_defaultlib.start_for_conv_2d_cl_array_ap_fi...
Compiling module xil_defaultlib.start_for_relu_array_ap_fixed_4u...
Compiling module xil_defaultlib.start_for_relu_array_ap_fixed_4u...
Compiling module xil_defaultlib.start_for_add_array_array_ap_fix...
Compiling module xil_defaultlib.start_for_add_array_array_ap_fix...
Compiling module xil_defaultlib.start_for_zeropad2d_cl_array_ap_...
Compiling module xil_defaultlib.start_for_zeropad2d_cl_array_ap_...
Compiling module xil_defaultlib.start_for_conv_2d_cl_array_ap_fi...
Compiling module xil_defaultlib.start_for_conv_2d_cl_array_ap_fi...
Compiling module xil_defaultlib.start_for_relu_array_ap_fixed_8u...
Compiling module xil_defaultlib.start_for_relu_array_ap_fixed_8u...
Compiling module xil_defaultlib.start_for_zeropad2d_cl_array_ap_...
Compiling module xil_defaultlib.start_for_zeropad2d_cl_array_ap_...
Compiling module xil_defaultlib.start_for_conv_2d_cl_array_ap_fi...
Compiling module xil_defaultlib.start_for_conv_2d_cl_array_ap_fi...
Compiling module xil_defaultlib.start_for_relu_array_ap_fixed_8u...
Compiling module xil_defaultlib.start_for_relu_array_ap_fixed_8u...
Compiling module xil_defaultlib.start_for_resize_nearest_array_a...
Compiling module xil_defaultlib.start_for_resize_nearest_array_a...
Compiling module xil_defaultlib.start_for_zeropad2d_cl_array_ap_...
Compiling module xil_defaultlib.start_for_zeropad2d_cl_array_ap_...
Compiling module xil_defaultlib.start_for_conv_2d_cl_array_ap_fi...
Compiling module xil_defaultlib.start_for_conv_2d_cl_array_ap_fi...
Compiling module xil_defaultlib.start_for_relu_array_ap_fixed_4u...
Compiling module xil_defaultlib.start_for_relu_array_ap_fixed_4u...
Compiling module xil_defaultlib.start_for_add_array_array_ap_fix...
Compiling module xil_defaultlib.start_for_add_array_array_ap_fix...
Compiling module xil_defaultlib.start_for_zeropad2d_cl_array_ap_...
Compiling module xil_defaultlib.start_for_zeropad2d_cl_array_ap_...
Compiling module xil_defaultlib.start_for_conv_2d_cl_array_ap_fi...
Compiling module xil_defaultlib.start_for_conv_2d_cl_array_ap_fi...
Compiling module xil_defaultlib.start_for_relu_array_ap_fixed_4u...
Compiling module xil_defaultlib.start_for_relu_array_ap_fixed_4u...
Compiling module xil_defaultlib.start_for_zeropad2d_cl_array_ap_...
Compiling module xil_defaultlib.start_for_zeropad2d_cl_array_ap_...
Compiling module xil_defaultlib.start_for_conv_2d_cl_array_ap_fi...
Compiling module xil_defaultlib.start_for_conv_2d_cl_array_ap_fi...
Compiling module xil_defaultlib.start_for_relu_array_ap_fixed_4u...
Compiling module xil_defaultlib.start_for_relu_array_ap_fixed_4u...
Compiling module xil_defaultlib.start_for_pointwise_conv_2d_cl_a...
Compiling module xil_defaultlib.start_for_pointwise_conv_2d_cl_a...
Compiling module xil_defaultlib.start_for_relu_array_ap_fixed_1u...
Compiling module xil_defaultlib.start_for_relu_array_ap_fixed_1u...
Compiling module xil_defaultlib.myproject
Compiling module xil_defaultlib.fifo(DEPTH=4096)
Compiling module xil_defaultlib.AESL_axi_s_input_images_V_data_0...
Compiling module xil_defaultlib.AESL_axi_s_pos_enc_main_V_data_0...
Compiling module xil_defaultlib.AESL_axi_s_pos_enc_main_V_data_1...
Compiling module xil_defaultlib.AESL_axi_s_pos_enc_main_V_data_2...
Compiling module xil_defaultlib.AESL_axi_s_pos_enc_main_V_data_3...
Compiling module xil_defaultlib.fifo(DEPTH=1024)
Compiling module xil_defaultlib.AESL_axi_s_pos_enc_bottleneck_V_...
Compiling module xil_defaultlib.AESL_axi_s_pos_enc_bottleneck_V_...
Compiling module xil_defaultlib.AESL_axi_s_pos_enc_bottleneck_V_...
Compiling module xil_defaultlib.AESL_axi_s_pos_enc_bottleneck_V_...
Compiling module xil_defaultlib.AESL_axi_s_layer48_out_V_data_0_...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_report_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detector_1
Compiling module xil_defaultlib.apatb_myproject_top
Compiling module work.glbl
Built simulation snapshot myproject

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/xsim.dir/myproject/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Jul 30 11:26:12 2024...

****** xsim v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source xsim.dir/myproject/xsim_script.tcl
# xsim {myproject} -autoloadwcfg -tclbatch {myproject.tcl}
Vivado Simulator 2019.2
Time resolution is 1 ps
source myproject.tcl
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set layer48_out_group [add_wave_group layer48_out(axis) -into $coutputgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer48_out_V_data_0_V_TREADY -into $layer48_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer48_out_V_data_0_V_TVALID -into $layer48_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer48_out_V_data_0_V_TDATA -into $layer48_out_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set pos_enc_bottleneck_group [add_wave_group pos_enc_bottleneck(axis) -into $cinputgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/pos_enc_bottleneck_V_data_3_V_TREADY -into $pos_enc_bottleneck_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/pos_enc_bottleneck_V_data_3_V_TVALID -into $pos_enc_bottleneck_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/pos_enc_bottleneck_V_data_2_V_TREADY -into $pos_enc_bottleneck_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/pos_enc_bottleneck_V_data_2_V_TVALID -into $pos_enc_bottleneck_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/pos_enc_bottleneck_V_data_1_V_TREADY -into $pos_enc_bottleneck_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/pos_enc_bottleneck_V_data_1_V_TVALID -into $pos_enc_bottleneck_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/pos_enc_bottleneck_V_data_0_V_TREADY -into $pos_enc_bottleneck_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/pos_enc_bottleneck_V_data_0_V_TVALID -into $pos_enc_bottleneck_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/pos_enc_bottleneck_V_data_3_V_TDATA -into $pos_enc_bottleneck_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/pos_enc_bottleneck_V_data_2_V_TDATA -into $pos_enc_bottleneck_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/pos_enc_bottleneck_V_data_1_V_TDATA -into $pos_enc_bottleneck_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/pos_enc_bottleneck_V_data_0_V_TDATA -into $pos_enc_bottleneck_group -radix hex
## set pos_enc_main_group [add_wave_group pos_enc_main(axis) -into $cinputgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/pos_enc_main_V_data_3_V_TREADY -into $pos_enc_main_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/pos_enc_main_V_data_3_V_TVALID -into $pos_enc_main_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/pos_enc_main_V_data_2_V_TREADY -into $pos_enc_main_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/pos_enc_main_V_data_2_V_TVALID -into $pos_enc_main_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/pos_enc_main_V_data_1_V_TREADY -into $pos_enc_main_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/pos_enc_main_V_data_1_V_TVALID -into $pos_enc_main_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/pos_enc_main_V_data_0_V_TREADY -into $pos_enc_main_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/pos_enc_main_V_data_0_V_TVALID -into $pos_enc_main_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/pos_enc_main_V_data_3_V_TDATA -into $pos_enc_main_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/pos_enc_main_V_data_2_V_TDATA -into $pos_enc_main_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/pos_enc_main_V_data_1_V_TDATA -into $pos_enc_main_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/pos_enc_main_V_data_0_V_TDATA -into $pos_enc_main_group -radix hex
## set input_images_group [add_wave_group input_images(axis) -into $cinputgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_images_V_data_0_V_TREADY -into $input_images_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_images_V_data_0_V_TVALID -into $input_images_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_images_V_data_0_V_TDATA -into $input_images_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_start -into $blocksiggroup
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_done -into $blocksiggroup
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_ready -into $blocksiggroup
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_idle -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_rst_n -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_myproject_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_myproject_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_myproject_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_input_images_V_data_0_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_pos_enc_main_V_data_0_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_pos_enc_main_V_data_1_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_pos_enc_main_V_data_2_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_pos_enc_main_V_data_3_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_pos_enc_bottleneck_V_data_0_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_pos_enc_bottleneck_V_data_1_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_pos_enc_bottleneck_V_data_2_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_pos_enc_bottleneck_V_data_3_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer48_out_V_data_0_V -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_layer48_out_group [add_wave_group layer48_out(axis) -into $tbcoutputgroup]
## add_wave /apatb_myproject_top/layer48_out_V_data_0_V_TREADY -into $tb_layer48_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer48_out_V_data_0_V_TVALID -into $tb_layer48_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer48_out_V_data_0_V_TDATA -into $tb_layer48_out_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_pos_enc_bottleneck_group [add_wave_group pos_enc_bottleneck(axis) -into $tbcinputgroup]
## add_wave /apatb_myproject_top/pos_enc_bottleneck_V_data_3_V_TREADY -into $tb_pos_enc_bottleneck_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/pos_enc_bottleneck_V_data_3_V_TVALID -into $tb_pos_enc_bottleneck_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/pos_enc_bottleneck_V_data_2_V_TREADY -into $tb_pos_enc_bottleneck_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/pos_enc_bottleneck_V_data_2_V_TVALID -into $tb_pos_enc_bottleneck_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/pos_enc_bottleneck_V_data_1_V_TREADY -into $tb_pos_enc_bottleneck_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/pos_enc_bottleneck_V_data_1_V_TVALID -into $tb_pos_enc_bottleneck_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/pos_enc_bottleneck_V_data_0_V_TREADY -into $tb_pos_enc_bottleneck_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/pos_enc_bottleneck_V_data_0_V_TVALID -into $tb_pos_enc_bottleneck_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/pos_enc_bottleneck_V_data_3_V_TDATA -into $tb_pos_enc_bottleneck_group -radix hex
## add_wave /apatb_myproject_top/pos_enc_bottleneck_V_data_2_V_TDATA -into $tb_pos_enc_bottleneck_group -radix hex
## add_wave /apatb_myproject_top/pos_enc_bottleneck_V_data_1_V_TDATA -into $tb_pos_enc_bottleneck_group -radix hex
## add_wave /apatb_myproject_top/pos_enc_bottleneck_V_data_0_V_TDATA -into $tb_pos_enc_bottleneck_group -radix hex
## set tb_pos_enc_main_group [add_wave_group pos_enc_main(axis) -into $tbcinputgroup]
## add_wave /apatb_myproject_top/pos_enc_main_V_data_3_V_TREADY -into $tb_pos_enc_main_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/pos_enc_main_V_data_3_V_TVALID -into $tb_pos_enc_main_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/pos_enc_main_V_data_2_V_TREADY -into $tb_pos_enc_main_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/pos_enc_main_V_data_2_V_TVALID -into $tb_pos_enc_main_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/pos_enc_main_V_data_1_V_TREADY -into $tb_pos_enc_main_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/pos_enc_main_V_data_1_V_TVALID -into $tb_pos_enc_main_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/pos_enc_main_V_data_0_V_TREADY -into $tb_pos_enc_main_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/pos_enc_main_V_data_0_V_TVALID -into $tb_pos_enc_main_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/pos_enc_main_V_data_3_V_TDATA -into $tb_pos_enc_main_group -radix hex
## add_wave /apatb_myproject_top/pos_enc_main_V_data_2_V_TDATA -into $tb_pos_enc_main_group -radix hex
## add_wave /apatb_myproject_top/pos_enc_main_V_data_1_V_TDATA -into $tb_pos_enc_main_group -radix hex
## add_wave /apatb_myproject_top/pos_enc_main_V_data_0_V_TDATA -into $tb_pos_enc_main_group -radix hex
## set tb_input_images_group [add_wave_group input_images(axis) -into $tbcinputgroup]
## add_wave /apatb_myproject_top/input_images_V_data_0_V_TREADY -into $tb_input_images_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_images_V_data_0_V_TVALID -into $tb_input_images_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_images_V_data_0_V_TDATA -into $tb_input_images_group -radix hex
## save_wave_config myproject.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "107000"
// RTL Simulation : 1 / 1 [100.00%] @ "15433000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 15444290 ps : File "/storage/sa21722/stablediffusion/keras_version/hls_outputs/myproject_prj/solution1/sim/verilog/myproject.autotb.v" Line 545
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1621.320 ; gain = 128.000 ; free physical = 461697 ; free virtual = 494098
## quit
INFO: [Common 17-206] Exiting xsim at Tue Jul 30 11:26:31 2024...
