[2025-09-17 19:22:40] START suite=cs trace=nutch_phase0_core0
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/nutch_phase0_core0.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2674774 heartbeat IPC: 3.739 cumulative IPC: 3.739 (Simulation time: 00 hr 00 min 34 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 5052439 heartbeat IPC: 4.206 cumulative IPC: 3.958 (Simulation time: 00 hr 01 min 05 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 5052439 cumulative IPC: 3.958 (Simulation time: 00 hr 01 min 05 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 5052439 cumulative IPC: 3.958 (Simulation time: 00 hr 01 min 05 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 18024745 heartbeat IPC: 0.7709 cumulative IPC: 0.7709 (Simulation time: 00 hr 02 min 22 sec)
Heartbeat CPU 0 instructions: 40000005 cycles: 32217788 heartbeat IPC: 0.7046 cumulative IPC: 0.7362 (Simulation time: 00 hr 03 min 46 sec)
Heartbeat CPU 0 instructions: 50000009 cycles: 47861828 heartbeat IPC: 0.6392 cumulative IPC: 0.7008 (Simulation time: 00 hr 05 min 07 sec)
Heartbeat CPU 0 instructions: 60000010 cycles: 58562595 heartbeat IPC: 0.9345 cumulative IPC: 0.7475 (Simulation time: 00 hr 06 min 19 sec)
Heartbeat CPU 0 instructions: 70000013 cycles: 72714206 heartbeat IPC: 0.7066 cumulative IPC: 0.739 (Simulation time: 00 hr 07 min 39 sec)
Heartbeat CPU 0 instructions: 80000017 cycles: 85810256 heartbeat IPC: 0.7636 cumulative IPC: 0.743 (Simulation time: 00 hr 09 min 00 sec)
Heartbeat CPU 0 instructions: 90000017 cycles: 100905432 heartbeat IPC: 0.6625 cumulative IPC: 0.7303 (Simulation time: 00 hr 10 min 19 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/nutch_phase0_core0.trace.xz")
Heartbeat CPU 0 instructions: 100000017 cycles: 112511864 heartbeat IPC: 0.8616 cumulative IPC: 0.7445 (Simulation time: 00 hr 11 min 30 sec)
Heartbeat CPU 0 instructions: 110000018 cycles: 127622082 heartbeat IPC: 0.6618 cumulative IPC: 0.7343 (Simulation time: 00 hr 13 min 00 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 136636731 cumulative IPC: 0.7319 (Simulation time: 00 hr 14 min 26 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 136636731 cumulative IPC: 0.7319 (Simulation time: 00 hr 14 min 26 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/nutch_phase0_core0.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.7319 instructions: 100000000 cycles: 136636731
CPU 0 Branch Prediction Accuracy: 96.82% MPKI: 0.3305 Average ROB Occupancy at Mispredict: 2957
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.01923
BRANCH_INDIRECT: 0.3011
BRANCH_CONDITIONAL: 0.01011
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 1031261
LQ_STALL: 121654
SQ_STALL: 450026


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 173.59615
REPLAY_LOAD: 110.482254
NON_REPLAY_LOAD: 11.898203

== Total ==
ADDR_TRANS: 233834
REPLAY_LOAD: 255214
NON_REPLAY_LOAD: 542213

== Counts ==
ADDR_TRANS: 1347
REPLAY_LOAD: 2310
NON_REPLAY_LOAD: 45571

cpu0->cpu0_STLB TOTAL        ACCESS:     300952 HIT:     289891 MISS:      11061 MSHR_MERGE:         10
cpu0->cpu0_STLB LOAD         ACCESS:     300952 HIT:     289891 MISS:      11061 MSHR_MERGE:         10
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 370.9 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    1616985 HIT:    1156406 MISS:     460579 MSHR_MERGE:      73810
cpu0->cpu0_L2C LOAD         ACCESS:     967120 HIT:     750177 MISS:     216943 MSHR_MERGE:       8132
cpu0->cpu0_L2C RFO          ACCESS:      70084 HIT:      40635 MISS:      29449 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     294383 HIT:      99555 MISS:     194828 MSHR_MERGE:      65678
cpu0->cpu0_L2C WRITE        ACCESS:     265632 HIT:     264900 MISS:        732 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      19766 HIT:       1139 MISS:      18627 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     175282 ISSUED:     175282 USEFUL:      44016 USELESS:      15134
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 107.5 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    8217610 HIT:    7251924 MISS:     965686 MSHR_MERGE:     262110
cpu0->cpu0_L1I LOAD         ACCESS:    8217610 HIT:    7251924 MISS:     965686 MSHR_MERGE:     262110
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 18.34 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   26397152 HIT:   25513518 MISS:     883634 MSHR_MERGE:     411087
cpu0->cpu0_L1D LOAD         ACCESS:   15361360 HIT:   15007178 MISS:     354182 MSHR_MERGE:      90637
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:    1295138 HIT:    1100805 MISS:     194333 MSHR_MERGE:      75189
cpu0->cpu0_L1D WRITE        ACCESS:    9716118 HIT:    9401322 MISS:     314796 MSHR_MERGE:     244704
cpu0->cpu0_L1D TRANSLATION  ACCESS:      24536 HIT:       4213 MISS:      20323 MSHR_MERGE:        557
cpu0->cpu0_L1D PREFETCH REQUESTED:    1434261 ISSUED:    1295138 USEFUL:      96339 USELESS:      19063
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 77.82 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    6814597 HIT:    6613136 MISS:     201461 MSHR_MERGE:      91828
cpu0->cpu0_ITLB LOAD         ACCESS:    6814597 HIT:    6613136 MISS:     201461 MSHR_MERGE:      91828
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 10.88 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   24214963 HIT:   23938454 MISS:     276509 MSHR_MERGE:      85190
cpu0->cpu0_DTLB LOAD         ACCESS:   24214963 HIT:   23938454 MISS:     276509 MSHR_MERGE:      85190
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 22.94 cycles
cpu0->LLC TOTAL        ACCESS:     597133 HIT:     294379 MISS:     302754 MSHR_MERGE:       1034
cpu0->LLC LOAD         ACCESS:     208811 HIT:      58950 MISS:     149861 MSHR_MERGE:        197
cpu0->LLC RFO          ACCESS:      29449 HIT:       2636 MISS:      26813 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:     129150 HIT:      19605 MISS:     109545 MSHR_MERGE:        837
cpu0->LLC WRITE        ACCESS:     211096 HIT:     211015 MISS:         81 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      18627 HIT:       2173 MISS:      16454 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 106.1 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      18704
  ROW_BUFFER_MISS:     282933
  AVG DBUS CONGESTED CYCLE: 3.976
Channel 0 WQ ROW_BUFFER_HIT:      16481
  ROW_BUFFER_MISS:     189682
  FULL:          0
Channel 0 REFRESHES ISSUED:      11386

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       163400        24371         7033        11523
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           20          120          319         6978
  STLB miss resolved @ L2C                0           19          101          269         1248
  STLB miss resolved @ LLC                0           23          105          652         1377
  STLB miss resolved @ MEM                0           29          289         1316        11109

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level              49490         5187       113005         5171         3948
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            6           35          164          634
  STLB miss resolved @ L2C                0            3           33          104          306
  STLB miss resolved @ LLC                0            3           53          355          433
  STLB miss resolved @ MEM                3           17           99          681         3407
[2025-09-17 19:37:06] END   suite=cs trace=nutch_phase0_core0 (rc=0)
