SIM             = icarus
TOPLEVEL_LANG   = verilog
VERILOG_SOURCES = /code/rtl/deinter_block.sv
TOPLEVEL        = deinter_block
MODULE          = test_deinter_block
PYTHONPATH      = /src
HASH            = 9-debug-and-fix-deinter-block-rtl