<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="UTF-8">
<meta name="viewport" content="width=device-width, initial-scale=1, maximum-scale=2">
<meta name="theme-color" content="#222">
<meta name="generator" content="Hexo 4.2.0">
  <link rel="apple-touch-icon" sizes="180x180" href="/images/apple-touch-icon-next.png">
  <link rel="icon" type="image/png" sizes="32x32" href="/images/favicon-32x32-next.png">
  <link rel="icon" type="image/png" sizes="16x16" href="/images/favicon-16x16-next.png">
  <link rel="mask-icon" href="/images/logo.svg" color="#222">

<link rel="stylesheet" href="/css/main.css">

<link rel="stylesheet" href="//fonts.googleapis.com/css?family=Monda:300,300italic,400,400italic,700,700italic&display=swap&subset=latin,latin-ext">
<link rel="stylesheet" href="/lib/font-awesome/css/font-awesome.min.css">

<script id="hexo-configurations">
    var NexT = window.NexT || {};
    var CONFIG = {"hostname":"yoursite.com","root":"/","scheme":"Gemini","version":"7.7.1","exturl":false,"sidebar":{"position":"left","display":"post","padding":18,"offset":12,"onmobile":false},"copycode":{"enable":false,"show_result":false,"style":null},"back2top":{"enable":true,"sidebar":false,"scrollpercent":true},"bookmark":{"enable":false,"color":"#222","save":"auto"},"fancybox":false,"mediumzoom":false,"lazyload":false,"pangu":false,"comments":{"style":"tabs","active":null,"storage":true,"lazyload":false,"nav":null},"algolia":{"hits":{"per_page":10},"labels":{"input_placeholder":"Search for Posts","hits_empty":"We didn't find any results for the search: ${query}","hits_stats":"${hits} results found in ${time} ms"}},"localsearch":{"enable":true,"trigger":"auto","top_n_per_article":1,"unescape":false,"preload":false},"motion":{"enable":true,"async":false,"transition":{"post_block":"fadeIn","post_header":"slideDownIn","post_body":"slideDownIn","coll_header":"slideLeftIn","sidebar":"slideUpIn"}},"path":"./public/search.xml"};
  </script>

  <meta name="description" content="Verilog HDL 语言的特点 互连（connectivity）：网络数据类型表示结构实体（例如门）之间的物理连接，不能存储值，由驱动器（例如门或连续赋值语句，assign）驱动。常见类型包括wire型和tri型。 并发（concurrency）：可以有效地描述并行的硬件系统  时间（time）：定义了绝对和相对的时间度量，可综合操作符具有物理延迟 可综合：always、if-else、cas">
<meta property="og:type" content="article">
<meta property="og:title" content="Verilog HDL 基础">
<meta property="og:url" content="http://yoursite.com/2020/02/09/2020-02-09-Verilog%20HDL%E5%9F%BA%E7%A1%80/index.html">
<meta property="og:site_name" content="Shuang&#39;Blog">
<meta property="og:description" content="Verilog HDL 语言的特点 互连（connectivity）：网络数据类型表示结构实体（例如门）之间的物理连接，不能存储值，由驱动器（例如门或连续赋值语句，assign）驱动。常见类型包括wire型和tri型。 并发（concurrency）：可以有效地描述并行的硬件系统  时间（time）：定义了绝对和相对的时间度量，可综合操作符具有物理延迟 可综合：always、if-else、cas">
<meta property="og:locale" content="en_US">
<meta property="og:image" content="https://sliu0827.github.io/images/blog/RTL/0.Verilog%20HDL%E5%9F%BA%E7%A1%80/clip_image001.png">
<meta property="og:image" content="https://sliu0827.github.io/images/blog/RTL/0.Verilog%20HDL%E5%9F%BA%E7%A1%80/clip_image002.png">
<meta property="og:image" content="https://sliu0827.github.io/images/blog/RTL/0.Verilog%20HDL%E5%9F%BA%E7%A1%80/clip_image003.png">
<meta property="og:image" content="https://sliu0827.github.io/images/blog/RTL/0.Verilog%20HDL%E5%9F%BA%E7%A1%80/clip_image004.png">
<meta property="og:image" content="https://sliu0827.github.io/images/blog/RTL/0.Verilog%20HDL%E5%9F%BA%E7%A1%80/clip_image005.png">
<meta property="og:image" content="https://sliu0827.github.io/images/blog/RTL/0.Verilog%20HDL%E5%9F%BA%E7%A1%80/clip_image006.png">
<meta property="article:published_time" content="2020-02-08T16:00:00.000Z">
<meta property="article:modified_time" content="2020-02-23T05:06:37.579Z">
<meta property="article:author" content="Shuang Liu">
<meta property="article:tag" content="RTL">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="https://sliu0827.github.io/images/blog/RTL/0.Verilog%20HDL%E5%9F%BA%E7%A1%80/clip_image001.png">

<link rel="canonical" href="http://yoursite.com/2020/02/09/2020-02-09-Verilog%20HDL%E5%9F%BA%E7%A1%80/">


<script id="page-configurations">
  // https://hexo.io/docs/variables.html
  CONFIG.page = {
    sidebar: "",
    isHome: false,
    isPost: true
  };
</script>

  <title>Verilog HDL 基础 | Shuang'Blog</title>
  






  <noscript>
  <style>
  .use-motion .brand,
  .use-motion .menu-item,
  .sidebar-inner,
  .use-motion .post-block,
  .use-motion .pagination,
  .use-motion .comments,
  .use-motion .post-header,
  .use-motion .post-body,
  .use-motion .collection-header { opacity: initial; }

  .use-motion .site-title,
  .use-motion .site-subtitle {
    opacity: initial;
    top: initial;
  }

  .use-motion .logo-line-before i { left: initial; }
  .use-motion .logo-line-after i { right: initial; }
  </style>
</noscript>

</head>

<body itemscope itemtype="http://schema.org/WebPage">
  <div class="container use-motion">
    <div class="headband"></div>

    <header class="header" itemscope itemtype="http://schema.org/WPHeader">
      <div class="header-inner"><div class="site-brand-container">
  <div class="site-nav-toggle">
    <div class="toggle" aria-label="Toggle navigation bar">
      <span class="toggle-line toggle-line-first"></span>
      <span class="toggle-line toggle-line-middle"></span>
      <span class="toggle-line toggle-line-last"></span>
    </div>
  </div>

  <div class="site-meta">

    <div>
      <a href="/" class="brand" rel="start">
        <span class="logo-line-before"><i></i></span>
        <span class="site-title">Shuang'Blog</span>
        <span class="logo-line-after"><i></i></span>
      </a>
    </div>
  </div>

  <div class="site-nav-right"></div>
</div>


<nav class="site-nav">
  
  <ul id="menu" class="menu">
        <li class="menu-item menu-item-home">

    <a href="/" rel="section"><i class="fa fa-fw fa-home"></i>Home</a>

  </li>
        <li class="menu-item menu-item-about">

    <a href="/about/" rel="section"><i class="fa fa-fw fa-user"></i>About</a>

  </li>
        <li class="menu-item menu-item-tags">

    <a href="/tags/" rel="section"><i class="fa fa-fw fa-tags"></i>Tags<span class="badge">4</span></a>

  </li>
        <li class="menu-item menu-item-categories">

    <a href="/categories/" rel="section"><i class="fa fa-fw fa-th"></i>Categories<span class="badge">0</span></a>

  </li>
        <li class="menu-item menu-item-archives">

    <a href="/archives/" rel="section"><i class="fa fa-fw fa-archive"></i>Archives<span class="badge">8</span></a>

  </li>
      <li class="menu-item menu-item-search">
        <a role="button" class="popup-trigger"><i class="fa fa-search fa-fw"></i>Search
        </a>
      </li>
  </ul>

</nav>
  <div class="site-search">
    <div class="popup search-popup">
    <div class="search-header">
  <span class="search-icon">
    <i class="fa fa-search"></i>
  </span>
  <div class="search-input-container">
    <input autocomplete="off" autocorrect="off" autocapitalize="off"
           placeholder="Searching..." spellcheck="false"
           type="search" class="search-input">
  </div>
  <span class="popup-btn-close">
    <i class="fa fa-times-circle"></i>
  </span>
</div>
<div id="search-result"></div>

</div>
<div class="search-pop-overlay"></div>

  </div>
</div>
    </header>

    
  <div class="back-to-top">
    <i class="fa fa-arrow-up"></i>
    <span>0%</span>
  </div>


    <main class="main">
      <div class="main-inner">
        <div class="content-wrap">
          

          <div class="content">
            

  <div class="posts-expand">
      
  
  
  <article itemscope itemtype="http://schema.org/Article" class="post-block " lang="en">
    <link itemprop="mainEntityOfPage" href="http://yoursite.com/2020/02/09/2020-02-09-Verilog%20HDL%E5%9F%BA%E7%A1%80/">

    <span hidden itemprop="author" itemscope itemtype="http://schema.org/Person">
      <meta itemprop="image" content="/images/avatar.jpg">
      <meta itemprop="name" content="Shuang Liu">
      <meta itemprop="description" content="">
    </span>

    <span hidden itemprop="publisher" itemscope itemtype="http://schema.org/Organization">
      <meta itemprop="name" content="Shuang'Blog">
    </span>
      <header class="post-header">
        <h1 class="post-title" itemprop="name headline">
          Verilog HDL 基础
        </h1>

        <div class="post-meta">
            <span class="post-meta-item">
              <span class="post-meta-item-icon">
                <i class="fa fa-calendar-o"></i>
              </span>
              <span class="post-meta-item-text">Posted on</span>

              <time title="Created: 2020-02-09 00:00:00" itemprop="dateCreated datePublished" datetime="2020-02-09T00:00:00+08:00">2020-02-09</time>
            </span>
              <span class="post-meta-item">
                <span class="post-meta-item-icon">
                  <i class="fa fa-calendar-check-o"></i>
                </span>
                <span class="post-meta-item-text">Edited on</span>
                <time title="Modified: 2020-02-23 13:06:37" itemprop="dateModified" datetime="2020-02-23T13:06:37+08:00">2020-02-23</time>
              </span>

          

        </div>
      </header>

    
    
    
    <div class="post-body" itemprop="articleBody">

      
        <h2 id="Verilog-HDL-语言的特点"><a href="#Verilog-HDL-语言的特点" class="headerlink" title="Verilog HDL 语言的特点"></a>Verilog HDL 语言的特点</h2><hr>
<p><strong>互连（connectivity）</strong>：网络数据类型表示结构实体（例如门）之间的物理连接，不能存储值，由驱动器（例如门或连续赋值语句，assign）驱动。常见类型包括wire型和tri型。</p>
<p><strong>并发</strong>（concurrency）：可以有效地描述并行的硬件系统 </p>
<p><strong>时间</strong>（time）：定义了绝对和相对的时间度量，可综合操作符具有物理延迟</p>
<p><strong>可综合</strong>：always、if-else、case、assgin</p>
<p><strong>不可综合</strong>：function、for、fork-join、while</p>
<a id="more"></a>

<h2 id="常见可综合语法与硬件电路的关系"><a href="#常见可综合语法与硬件电路的关系" class="headerlink" title="常见可综合语法与硬件电路的关系"></a>常见可综合语法与硬件电路的关系</h2><hr>
<h3 id="1-if-else相关语句的硬件结构映射及优化"><a href="#1-if-else相关语句的硬件结构映射及优化" class="headerlink" title="1. if-else相关语句的硬件结构映射及优化"></a>1. if-else相关语句的硬件结构映射及优化</h3><p>对应的硬件结构是多路选择器（Multiplexing Hardware）</p>
<ul>
<li>需要根据输入约束，小心设计：先“加”后“选”，先“选”后“加”</li>
</ul>
<img src="https://sliu0827.github.io/images/blog/RTL/0.Verilog HDL基础/clip_image001.png" alt="img" style="zoom:80%;" />

<ul>
<li><p>单if语句，无优先级的判断结构</p>
</li>
<li><p>多if语句，具有优先级的判断结构</p>
<p>  最后一级选择信号具有最高优先权；<br>  具有优先级的多选择结构会消耗组合逻辑</p>
</li>
</ul>
<img src="https://sliu0827.github.io/images/blog/RTL/0.Verilog HDL基础/clip_image002.png" alt="img" style="zoom: 150%;" />

<h3 id="2-case相关语句的硬件结构映射及优化"><a href="#2-case相关语句的硬件结构映射及优化" class="headerlink" title="2. case相关语句的硬件结构映射及优化"></a>2. case相关语句的硬件结构映射及优化</h3><p>对应的硬件结构是无优先级的判断结构，与单if语句的区别在于各条件互斥，多用于指令译码电路</p>
<h3 id="3-慎用latch"><a href="#3-慎用latch" class="headerlink" title="3. 慎用latch"></a>3. 慎用latch</h3><ul>
<li><p>综合器很难解释latch，因此，除非特殊用途，一般避免引入latch。</p>
<img src="https://sliu0827.github.io/images/blog/RTL/0.Verilog HDL基础/clip_image003.png" alt="img"  />
latch由电平触发，非同步控制。DFF由时钟边沿触发，同步控制。
</li>
<li><p>在使能信号有效时，latch相当于通路，无效时latch保持输出数据的当前值。因此latch容易产生毛刺（glitch），DFF则不易产生毛刺。latch将静态时序分析变得极为复杂。<br> 一般的设计规则是：在绝大多数设计中避免产生latch。latch最大的危害在于不能过滤毛刺，这对于下一级电路是极其危险的，所以只要能用DFF的地方，就不用latch。</p>
</li>
<li><p>易引入latch的途径：使用不完备的条件判断语句</p>
</li>
<li><p>防止产生非目的性latch的措施： </p>
<pre><code>使用完备的if…else语句
  为每个输入条件设计输出操作，为case语句设置default操作
  仔细检查综合器生成的报告，latch会以warning的形式报告</code></pre></li>
<li><p>综合器指令，full-case和parallel-case</p>
<p>Full-case：告诉综合器，当前case结构所列条件已完备</p>
<p>Parallel-case：告诉DC，所有条件互斥，且并行，无优先权</p>
</li>
</ul>
<h3 id="4-逻辑复制，均衡负载"><a href="#4-逻辑复制，均衡负载" class="headerlink" title="4.逻辑复制，均衡负载"></a>4.逻辑复制，均衡负载</h3><p>通过逻辑复制，降低关键信号的扇出，进而降低该信号的传播延迟，提高电路性能。</p>
<img src="https://sliu0827.github.io/images/blog/RTL/0.Verilog HDL基础/clip_image004.png" alt="img " style="zoom:80%;" />

<h3 id="5-资源共享，减小面积"><a href="#5-资源共享，减小面积" class="headerlink" title="5.资源共享，减小面积"></a>5.资源共享，减小面积</h3><img src="https://sliu0827.github.io/images/blog/RTL/0.Verilog HDL基础/clip_image005.png" alt="img " style="zoom:80%;" />

<h3 id="6-资源顺序重排，降低传播延时"><a href="#6-资源顺序重排，降低传播延时" class="headerlink" title="6.资源顺序重排，降低传播延时"></a>6.资源顺序重排，降低传播延时</h3><img src="https://sliu0827.github.io/images/blog/RTL/0.Verilog HDL基础/clip_image006.png" alt="img" style="zoom:80%;" />

<h3 id="7-同步复位与异步复位"><a href="#7-同步复位与异步复位" class="headerlink" title="7.同步复位与异步复位"></a>7.同步复位与异步复位</h3><h3 id="8-少用“：？”赋值语句"><a href="#8-少用“：？”赋值语句" class="headerlink" title="8.少用“：？”赋值语句"></a>8.少用“：？”赋值语句</h3><p>使用always用于逻辑运算，关于assign，仅用于信号连接，难以阅读，且多层嵌套后很难被综合其解释</p>
<h2 id="可综合风格"><a href="#可综合风格" class="headerlink" title="可综合风格"></a>可综合风格</h2><hr>
<h3 id="1-完整的always敏感信号列表"><a href="#1-完整的always敏感信号列表" class="headerlink" title="1.完整的always敏感信号列表"></a>1.完整的always敏感信号列表</h3><p>所有的组合逻辑或锁存的always结构必须有敏感信号列表。这个敏感信号列表必须包含所有的输入信号</p>
<p><em>原因：综合过程将产生一个取决于除开敏感信号列表中所有其他值的结构，将可能在行为仿真和门级仿真间产生潜在的适配。</em></p>
<h3 id="2-每个always敏感信号列表对应一个时钟"><a href="#2-每个always敏感信号列表对应一个时钟" class="headerlink" title="2.每个always敏感信号列表对应一个时钟"></a>2.每个always敏感信号列表对应一个时钟</h3><p>在综合过程中，每个Verilog always敏感信号列表只能对应一个时钟。</p>
<p><em>原因：这是将每一个过程限制在单一寄存器类型的要求。</em></p>
<h3 id="3-在时序电路中必须使用非阻塞赋值（-lt-），组合逻辑电路必须使用阻塞赋值（-）。"><a href="#3-在时序电路中必须使用非阻塞赋值（-lt-），组合逻辑电路必须使用阻塞赋值（-）。" class="headerlink" title="3.在时序电路中必须使用非阻塞赋值（&lt;=），组合逻辑电路必须使用阻塞赋值（=）。"></a>3.在时序电路中必须使用非阻塞赋值（&lt;=），组合逻辑电路必须使用阻塞赋值（=）。</h3><h2 id="模块划分"><a href="#模块划分" class="headerlink" title="模块划分"></a>模块划分</h2><hr>
<h3 id="1-分开异步逻辑与同步逻辑"><a href="#1-分开异步逻辑与同步逻辑" class="headerlink" title="1.分开异步逻辑与同步逻辑"></a>1.分开异步逻辑与同步逻辑</h3><p>建议分开异步逻辑与同步逻辑</p>
<p><em>原因：避免综合时的问题，简化约束和编码难度。</em></p>
<h3 id="2-分开控制逻辑和存储器"><a href="#2-分开控制逻辑和存储器" class="headerlink" title="2.分开控制逻辑和存储器"></a>2.分开控制逻辑和存储器</h3><p>建议控制逻辑和存储器逻辑分成独立的模块</p>
<p><em>原因：便于高层的存储器模块的使用和便于重新描述为不同的存储器类型。</em></p>
<blockquote>
<p>参考：<a href="https://www.icourse163.org/course/SWJTU-1207492806?tid=1207824209" target="_blank" rel="noopener" title="芯动力--硬件加速设计方法">芯动力–硬件加速设计方法</a></p>
</blockquote>

    </div>

    
    
    

      <footer class="post-footer">
          
          <div class="post-tags">
              <a href="/tags/RTL/" rel="tag"><i class="fa fa-tag"></i> RTL</a>
          </div>

        


        
    <div class="post-nav">
      <div class="post-nav-item">
    <a href="/2020/02/08/2020-02-08-CMOS%E5%8F%8D%E7%9B%B8%E5%99%A8%E4%BB%8B%E7%BB%8D/" rel="prev" title="CMOS反相器介绍">
      <i class="fa fa-chevron-left"></i> CMOS反相器介绍
    </a></div>
      <div class="post-nav-item">
    <a href="/2020/02/10/2020-02-10-CMOS%E5%8F%8D%E7%9B%B8%E5%99%A8%E4%B9%8B%E5%8A%A8%E6%80%81%E7%89%B9%E6%80%A7/" rel="next" title="CMOS反相器之动态特性">
      CMOS反相器之动态特性 <i class="fa fa-chevron-right"></i>
    </a></div>
    </div>
      </footer>
    
  </article>
  
  
  

  </div>


          </div>
          

<script>
  window.addEventListener('tabs:register', () => {
    let activeClass = CONFIG.comments.activeClass;
    if (CONFIG.comments.storage) {
      activeClass = localStorage.getItem('comments_active') || activeClass;
    }
    if (activeClass) {
      let activeTab = document.querySelector(`a[href="#comment-${activeClass}"]`);
      if (activeTab) {
        activeTab.click();
      }
    }
  });
  if (CONFIG.comments.storage) {
    window.addEventListener('tabs:click', event => {
      if (!event.target.matches('.tabs-comment .tab-content .tab-pane')) return;
      let commentClass = event.target.classList[1];
      localStorage.setItem('comments_active', commentClass);
    });
  }
</script>

        </div>
          
  
  <div class="toggle sidebar-toggle">
    <span class="toggle-line toggle-line-first"></span>
    <span class="toggle-line toggle-line-middle"></span>
    <span class="toggle-line toggle-line-last"></span>
  </div>

  <aside class="sidebar">
    <div class="sidebar-inner">

      <ul class="sidebar-nav motion-element">
        <li class="sidebar-nav-toc">
          Table of Contents
        </li>
        <li class="sidebar-nav-overview">
          Overview
        </li>
      </ul>

      <!--noindex-->
      <div class="post-toc-wrap sidebar-panel">
          <div class="post-toc motion-element"><ol class="nav"><li class="nav-item nav-level-2"><a class="nav-link" href="#Verilog-HDL-语言的特点"><span class="nav-number">1.</span> <span class="nav-text">Verilog HDL 语言的特点</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#常见可综合语法与硬件电路的关系"><span class="nav-number">2.</span> <span class="nav-text">常见可综合语法与硬件电路的关系</span></a><ol class="nav-child"><li class="nav-item nav-level-3"><a class="nav-link" href="#1-if-else相关语句的硬件结构映射及优化"><span class="nav-number">2.1.</span> <span class="nav-text">1. if-else相关语句的硬件结构映射及优化</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#2-case相关语句的硬件结构映射及优化"><span class="nav-number">2.2.</span> <span class="nav-text">2. case相关语句的硬件结构映射及优化</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#3-慎用latch"><span class="nav-number">2.3.</span> <span class="nav-text">3. 慎用latch</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#4-逻辑复制，均衡负载"><span class="nav-number">2.4.</span> <span class="nav-text">4.逻辑复制，均衡负载</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#5-资源共享，减小面积"><span class="nav-number">2.5.</span> <span class="nav-text">5.资源共享，减小面积</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#6-资源顺序重排，降低传播延时"><span class="nav-number">2.6.</span> <span class="nav-text">6.资源顺序重排，降低传播延时</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#7-同步复位与异步复位"><span class="nav-number">2.7.</span> <span class="nav-text">7.同步复位与异步复位</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#8-少用“：？”赋值语句"><span class="nav-number">2.8.</span> <span class="nav-text">8.少用“：？”赋值语句</span></a></li></ol></li><li class="nav-item nav-level-2"><a class="nav-link" href="#可综合风格"><span class="nav-number">3.</span> <span class="nav-text">可综合风格</span></a><ol class="nav-child"><li class="nav-item nav-level-3"><a class="nav-link" href="#1-完整的always敏感信号列表"><span class="nav-number">3.1.</span> <span class="nav-text">1.完整的always敏感信号列表</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#2-每个always敏感信号列表对应一个时钟"><span class="nav-number">3.2.</span> <span class="nav-text">2.每个always敏感信号列表对应一个时钟</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#3-在时序电路中必须使用非阻塞赋值（-lt-），组合逻辑电路必须使用阻塞赋值（-）。"><span class="nav-number">3.3.</span> <span class="nav-text">3.在时序电路中必须使用非阻塞赋值（&lt;&#x3D;），组合逻辑电路必须使用阻塞赋值（&#x3D;）。</span></a></li></ol></li><li class="nav-item nav-level-2"><a class="nav-link" href="#模块划分"><span class="nav-number">4.</span> <span class="nav-text">模块划分</span></a><ol class="nav-child"><li class="nav-item nav-level-3"><a class="nav-link" href="#1-分开异步逻辑与同步逻辑"><span class="nav-number">4.1.</span> <span class="nav-text">1.分开异步逻辑与同步逻辑</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#2-分开控制逻辑和存储器"><span class="nav-number">4.2.</span> <span class="nav-text">2.分开控制逻辑和存储器</span></a></li></ol></li></ol></div>
      </div>
      <!--/noindex-->

      <div class="site-overview-wrap sidebar-panel">
        <div class="site-author motion-element" itemprop="author" itemscope itemtype="http://schema.org/Person">
    <img class="site-author-image" itemprop="image" alt="Shuang Liu"
      src="/images/avatar.jpg">
  <p class="site-author-name" itemprop="name">Shuang Liu</p>
  <div class="site-description" itemprop="description"></div>
</div>
<div class="site-state-wrap motion-element">
  <nav class="site-state">
      <div class="site-state-item site-state-posts">
          <a href="/archives/">
        
          <span class="site-state-item-count">8</span>
          <span class="site-state-item-name">posts</span>
        </a>
      </div>
      <div class="site-state-item site-state-tags">
            <a href="/tags/">
          
        <span class="site-state-item-count">4</span>
        <span class="site-state-item-name">tags</span></a>
      </div>
  </nav>
</div>
  <div class="links-of-author motion-element">
      <span class="links-of-author-item">
        <a href="https://github.com/sliu0827" title="GitHub → https:&#x2F;&#x2F;github.com&#x2F;sliu0827" rel="noopener" target="_blank"><i class="fa fa-fw fa-github"></i>GitHub</a>
      </span>
      <span class="links-of-author-item">
        <a href="mailto:striveleos@gmail.com" title="E-Mail → mailto:striveleos@gmail.com" rel="noopener" target="_blank"><i class="fa fa-fw fa-envelope"></i>E-Mail</a>
      </span>
  </div>



      </div>

    </div>
  </aside>
  <div id="sidebar-dimmer"></div>


      </div>
    </main>

    <footer class="footer">
      <div class="footer-inner">
        

<div class="copyright">
  
  &copy; 
  <span itemprop="copyrightYear">2020</span>
  <span class="with-love">
    <i class="fa fa-user"></i>
  </span>
  <span class="author" itemprop="copyrightHolder">Shuang Liu</span>
</div>
  <div class="powered-by">Powered by <a href="https://hexo.io/" class="theme-link" rel="noopener" target="_blank">Hexo</a> v4.2.0
  </div>
  <span class="post-meta-divider">|</span>
  <div class="theme-info">Theme – <a href="https://theme-next.org/" class="theme-link" rel="noopener" target="_blank">NexT.Gemini</a> v7.7.1
  </div>

        








      </div>
    </footer>
  </div>

  
  
  <script color='0,0,255' opacity='0.5' zIndex='-1' count='99' src="/lib/canvas-nest/canvas-nest.min.js"></script>
  <script size="300" alpha="0.6" zIndex="-1" src="/lib/canvas-ribbon/canvas-ribbon.js"></script>
  <script src="/lib/anime.min.js"></script>
  <script src="/lib/velocity/velocity.min.js"></script>
  <script src="/lib/velocity/velocity.ui.min.js"></script>

<script src="/js/utils.js"></script>

<script src="/js/motion.js"></script>


<script src="/js/schemes/pisces.js"></script>


<script src="/js/next-boot.js"></script>




  




  
<script src="/js/local-search.js"></script>













  

  

</body>
</html>
