ARM GAS  C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s 			page 1


   1              		.cpu cortex-m7
   2              		.arch armv7e-m
   3              		.fpu fpv5-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32f7xx_hal_msp.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/stm32f7xx_hal_msp.c"
  20              		.section	.text.HAL_FMC_MspInit,"ax",%progbits
  21              		.align	1
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	HAL_FMC_MspInit:
  27              	.LFB157:
   1:Core/Src/stm32f7xx_hal_msp.c **** 
   2:Core/Src/stm32f7xx_hal_msp.c **** /* USER CODE BEGIN Header */
   3:Core/Src/stm32f7xx_hal_msp.c **** /**
   4:Core/Src/stm32f7xx_hal_msp.c ****   ******************************************************************************
   5:Core/Src/stm32f7xx_hal_msp.c ****   * @file         stm32f7xx_hal_msp.c
   6:Core/Src/stm32f7xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   7:Core/Src/stm32f7xx_hal_msp.c ****   *               and de-Initialization codes.
   8:Core/Src/stm32f7xx_hal_msp.c ****   ******************************************************************************
   9:Core/Src/stm32f7xx_hal_msp.c ****   * @attention
  10:Core/Src/stm32f7xx_hal_msp.c ****   *
  11:Core/Src/stm32f7xx_hal_msp.c ****   * Copyright (c) 2024 STMicroelectronics.
  12:Core/Src/stm32f7xx_hal_msp.c ****   * All rights reserved.
  13:Core/Src/stm32f7xx_hal_msp.c ****   *
  14:Core/Src/stm32f7xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  15:Core/Src/stm32f7xx_hal_msp.c ****   * in the root directory of this software component.
  16:Core/Src/stm32f7xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  17:Core/Src/stm32f7xx_hal_msp.c ****   *
  18:Core/Src/stm32f7xx_hal_msp.c ****   ******************************************************************************
  19:Core/Src/stm32f7xx_hal_msp.c ****   */
  20:Core/Src/stm32f7xx_hal_msp.c **** /* USER CODE END Header */
  21:Core/Src/stm32f7xx_hal_msp.c **** 
  22:Core/Src/stm32f7xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  23:Core/Src/stm32f7xx_hal_msp.c **** #include "main.h"
  24:Core/Src/stm32f7xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32f7xx_hal_msp.c **** 
  26:Core/Src/stm32f7xx_hal_msp.c **** /* USER CODE END Includes */
  27:Core/Src/stm32f7xx_hal_msp.c **** 
  28:Core/Src/stm32f7xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/stm32f7xx_hal_msp.c **** /* USER CODE BEGIN TD */
  30:Core/Src/stm32f7xx_hal_msp.c **** 
  31:Core/Src/stm32f7xx_hal_msp.c **** /* USER CODE END TD */
ARM GAS  C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s 			page 2


  32:Core/Src/stm32f7xx_hal_msp.c **** 
  33:Core/Src/stm32f7xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/stm32f7xx_hal_msp.c **** /* USER CODE BEGIN Define */
  35:Core/Src/stm32f7xx_hal_msp.c **** 
  36:Core/Src/stm32f7xx_hal_msp.c **** /* USER CODE END Define */
  37:Core/Src/stm32f7xx_hal_msp.c **** 
  38:Core/Src/stm32f7xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/stm32f7xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  40:Core/Src/stm32f7xx_hal_msp.c **** 
  41:Core/Src/stm32f7xx_hal_msp.c **** /* USER CODE END Macro */
  42:Core/Src/stm32f7xx_hal_msp.c **** 
  43:Core/Src/stm32f7xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/stm32f7xx_hal_msp.c **** /* USER CODE BEGIN PV */
  45:Core/Src/stm32f7xx_hal_msp.c **** 
  46:Core/Src/stm32f7xx_hal_msp.c **** /* USER CODE END PV */
  47:Core/Src/stm32f7xx_hal_msp.c **** 
  48:Core/Src/stm32f7xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/stm32f7xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  50:Core/Src/stm32f7xx_hal_msp.c **** 
  51:Core/Src/stm32f7xx_hal_msp.c **** /* USER CODE END PFP */
  52:Core/Src/stm32f7xx_hal_msp.c **** 
  53:Core/Src/stm32f7xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  54:Core/Src/stm32f7xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  55:Core/Src/stm32f7xx_hal_msp.c **** 
  56:Core/Src/stm32f7xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  57:Core/Src/stm32f7xx_hal_msp.c **** 
  58:Core/Src/stm32f7xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  59:Core/Src/stm32f7xx_hal_msp.c **** 
  60:Core/Src/stm32f7xx_hal_msp.c **** /* USER CODE END 0 */
  61:Core/Src/stm32f7xx_hal_msp.c **** 
  62:Core/Src/stm32f7xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
  63:Core/Src/stm32f7xx_hal_msp.c ****                                                                                 /**
  64:Core/Src/stm32f7xx_hal_msp.c ****   * Initializes the Global MSP.
  65:Core/Src/stm32f7xx_hal_msp.c ****   */
  66:Core/Src/stm32f7xx_hal_msp.c **** void HAL_MspInit(void)
  67:Core/Src/stm32f7xx_hal_msp.c **** {
  68:Core/Src/stm32f7xx_hal_msp.c **** 
  69:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  70:Core/Src/stm32f7xx_hal_msp.c **** 
  71:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  72:Core/Src/stm32f7xx_hal_msp.c **** 
  73:Core/Src/stm32f7xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  74:Core/Src/stm32f7xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  75:Core/Src/stm32f7xx_hal_msp.c **** 
  76:Core/Src/stm32f7xx_hal_msp.c ****   /* System interrupt init*/
  77:Core/Src/stm32f7xx_hal_msp.c **** 
  78:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  79:Core/Src/stm32f7xx_hal_msp.c **** 
  80:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  81:Core/Src/stm32f7xx_hal_msp.c **** }
  82:Core/Src/stm32f7xx_hal_msp.c **** 
  83:Core/Src/stm32f7xx_hal_msp.c **** /**
  84:Core/Src/stm32f7xx_hal_msp.c **** * @brief ADC MSP Initialization
  85:Core/Src/stm32f7xx_hal_msp.c **** * This function configures the hardware resources used in this example
  86:Core/Src/stm32f7xx_hal_msp.c **** * @param hadc: ADC handle pointer
  87:Core/Src/stm32f7xx_hal_msp.c **** * @retval None
  88:Core/Src/stm32f7xx_hal_msp.c **** */
ARM GAS  C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s 			page 3


  89:Core/Src/stm32f7xx_hal_msp.c **** void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
  90:Core/Src/stm32f7xx_hal_msp.c **** {
  91:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  92:Core/Src/stm32f7xx_hal_msp.c ****   if(hadc->Instance==ADC1)
  93:Core/Src/stm32f7xx_hal_msp.c ****   {
  94:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 0 */
  95:Core/Src/stm32f7xx_hal_msp.c **** 
  96:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 0 */
  97:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock enable */
  98:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_ADC1_CLK_ENABLE();
  99:Core/Src/stm32f7xx_hal_msp.c **** 
 100:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 101:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 102:Core/Src/stm32f7xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 103:Core/Src/stm32f7xx_hal_msp.c ****     PC0     ------> ADC1_IN10
 104:Core/Src/stm32f7xx_hal_msp.c ****     PC1     ------> ADC1_IN11
 105:Core/Src/stm32f7xx_hal_msp.c ****     PA4     ------> ADC1_IN4
 106:Core/Src/stm32f7xx_hal_msp.c ****     PC4     ------> ADC1_IN14
 107:Core/Src/stm32f7xx_hal_msp.c ****     PA6     ------> ADC1_IN6
 108:Core/Src/stm32f7xx_hal_msp.c ****     */
 109:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pin = ARD_A4_Pin|ARD_A5_Pin|ARD_A2_Pin;
 110:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 111:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 112:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 113:Core/Src/stm32f7xx_hal_msp.c **** 
 114:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pin = ARD_A1_Pin|ARD_A0_Pin;
 115:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 116:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 117:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 118:Core/Src/stm32f7xx_hal_msp.c **** 
 119:Core/Src/stm32f7xx_hal_msp.c ****     /* ADC1 interrupt Init */
 120:Core/Src/stm32f7xx_hal_msp.c ****     HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 121:Core/Src/stm32f7xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(ADC_IRQn);
 122:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 1 */
 123:Core/Src/stm32f7xx_hal_msp.c **** 
 124:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 1 */
 125:Core/Src/stm32f7xx_hal_msp.c ****   }
 126:Core/Src/stm32f7xx_hal_msp.c ****   else if(hadc->Instance==ADC2)
 127:Core/Src/stm32f7xx_hal_msp.c ****   {
 128:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN ADC2_MspInit 0 */
 129:Core/Src/stm32f7xx_hal_msp.c **** 
 130:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END ADC2_MspInit 0 */
 131:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock enable */
 132:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_ADC2_CLK_ENABLE();
 133:Core/Src/stm32f7xx_hal_msp.c **** 
 134:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 135:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 136:Core/Src/stm32f7xx_hal_msp.c ****     /**ADC2 GPIO Configuration
 137:Core/Src/stm32f7xx_hal_msp.c ****     PC0     ------> ADC2_IN10
 138:Core/Src/stm32f7xx_hal_msp.c ****     PC1     ------> ADC2_IN11
 139:Core/Src/stm32f7xx_hal_msp.c ****     PA4     ------> ADC2_IN4
 140:Core/Src/stm32f7xx_hal_msp.c ****     PC4     ------> ADC2_IN14
 141:Core/Src/stm32f7xx_hal_msp.c ****     PA6     ------> ADC2_IN6
 142:Core/Src/stm32f7xx_hal_msp.c ****     */
 143:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pin = ARD_A4_Pin|ARD_A5_Pin|ARD_A2_Pin;
 144:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 145:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
ARM GAS  C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s 			page 4


 146:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 147:Core/Src/stm32f7xx_hal_msp.c **** 
 148:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pin = ARD_A1_Pin|ARD_A0_Pin;
 149:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 150:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 151:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 152:Core/Src/stm32f7xx_hal_msp.c **** 
 153:Core/Src/stm32f7xx_hal_msp.c ****     /* ADC2 interrupt Init */
 154:Core/Src/stm32f7xx_hal_msp.c ****     HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 155:Core/Src/stm32f7xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(ADC_IRQn);
 156:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN ADC2_MspInit 1 */
 157:Core/Src/stm32f7xx_hal_msp.c **** 
 158:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END ADC2_MspInit 1 */
 159:Core/Src/stm32f7xx_hal_msp.c ****   }
 160:Core/Src/stm32f7xx_hal_msp.c ****   else if(hadc->Instance==ADC3)
 161:Core/Src/stm32f7xx_hal_msp.c ****   {
 162:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN ADC3_MspInit 0 */
 163:Core/Src/stm32f7xx_hal_msp.c **** 
 164:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END ADC3_MspInit 0 */
 165:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock enable */
 166:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_ADC3_CLK_ENABLE();
 167:Core/Src/stm32f7xx_hal_msp.c **** 
 168:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOF_CLK_ENABLE();
 169:Core/Src/stm32f7xx_hal_msp.c ****     /**ADC3 GPIO Configuration
 170:Core/Src/stm32f7xx_hal_msp.c ****     PF10     ------> ADC3_IN8
 171:Core/Src/stm32f7xx_hal_msp.c ****     */
 172:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pin = ARD_A3_ADC3_IN8_Pin;
 173:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 174:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 175:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(ARD_A3_ADC3_IN8_GPIO_Port, &GPIO_InitStruct);
 176:Core/Src/stm32f7xx_hal_msp.c **** 
 177:Core/Src/stm32f7xx_hal_msp.c ****     /* ADC3 interrupt Init */
 178:Core/Src/stm32f7xx_hal_msp.c ****     HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 179:Core/Src/stm32f7xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(ADC_IRQn);
 180:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN ADC3_MspInit 1 */
 181:Core/Src/stm32f7xx_hal_msp.c **** 
 182:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END ADC3_MspInit 1 */
 183:Core/Src/stm32f7xx_hal_msp.c ****   }
 184:Core/Src/stm32f7xx_hal_msp.c **** 
 185:Core/Src/stm32f7xx_hal_msp.c **** }
 186:Core/Src/stm32f7xx_hal_msp.c **** 
 187:Core/Src/stm32f7xx_hal_msp.c **** /**
 188:Core/Src/stm32f7xx_hal_msp.c **** * @brief ADC MSP De-Initialization
 189:Core/Src/stm32f7xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 190:Core/Src/stm32f7xx_hal_msp.c **** * @param hadc: ADC handle pointer
 191:Core/Src/stm32f7xx_hal_msp.c **** * @retval None
 192:Core/Src/stm32f7xx_hal_msp.c **** */
 193:Core/Src/stm32f7xx_hal_msp.c **** void HAL_ADC_MspDeInit(ADC_HandleTypeDef* hadc)
 194:Core/Src/stm32f7xx_hal_msp.c **** {
 195:Core/Src/stm32f7xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 196:Core/Src/stm32f7xx_hal_msp.c ****   {
 197:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 0 */
 198:Core/Src/stm32f7xx_hal_msp.c **** 
 199:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 0 */
 200:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock disable */
 201:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_ADC1_CLK_DISABLE();
 202:Core/Src/stm32f7xx_hal_msp.c **** 
ARM GAS  C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s 			page 5


 203:Core/Src/stm32f7xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 204:Core/Src/stm32f7xx_hal_msp.c ****     PC0     ------> ADC1_IN10
 205:Core/Src/stm32f7xx_hal_msp.c ****     PC1     ------> ADC1_IN11
 206:Core/Src/stm32f7xx_hal_msp.c ****     PA4     ------> ADC1_IN4
 207:Core/Src/stm32f7xx_hal_msp.c ****     PC4     ------> ADC1_IN14
 208:Core/Src/stm32f7xx_hal_msp.c ****     PA6     ------> ADC1_IN6
 209:Core/Src/stm32f7xx_hal_msp.c ****     */
 210:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOC, ARD_A4_Pin|ARD_A5_Pin|ARD_A2_Pin);
 211:Core/Src/stm32f7xx_hal_msp.c **** 
 212:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, ARD_A1_Pin|ARD_A0_Pin);
 213:Core/Src/stm32f7xx_hal_msp.c **** 
 214:Core/Src/stm32f7xx_hal_msp.c ****     /* ADC1 interrupt DeInit */
 215:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN ADC1:ADC_IRQn disable */
 216:Core/Src/stm32f7xx_hal_msp.c ****     /**
 217:Core/Src/stm32f7xx_hal_msp.c ****     * Uncomment the line below to disable the "ADC_IRQn" interrupt
 218:Core/Src/stm32f7xx_hal_msp.c ****     * Be aware, disabling shared interrupt may affect other IPs
 219:Core/Src/stm32f7xx_hal_msp.c ****     */
 220:Core/Src/stm32f7xx_hal_msp.c ****     /* HAL_NVIC_DisableIRQ(ADC_IRQn); */
 221:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END ADC1:ADC_IRQn disable */
 222:Core/Src/stm32f7xx_hal_msp.c **** 
 223:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 1 */
 224:Core/Src/stm32f7xx_hal_msp.c **** 
 225:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 1 */
 226:Core/Src/stm32f7xx_hal_msp.c ****   }
 227:Core/Src/stm32f7xx_hal_msp.c ****   else if(hadc->Instance==ADC2)
 228:Core/Src/stm32f7xx_hal_msp.c ****   {
 229:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN ADC2_MspDeInit 0 */
 230:Core/Src/stm32f7xx_hal_msp.c **** 
 231:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END ADC2_MspDeInit 0 */
 232:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock disable */
 233:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_ADC2_CLK_DISABLE();
 234:Core/Src/stm32f7xx_hal_msp.c **** 
 235:Core/Src/stm32f7xx_hal_msp.c ****     /**ADC2 GPIO Configuration
 236:Core/Src/stm32f7xx_hal_msp.c ****     PC0     ------> ADC2_IN10
 237:Core/Src/stm32f7xx_hal_msp.c ****     PC1     ------> ADC2_IN11
 238:Core/Src/stm32f7xx_hal_msp.c ****     PA4     ------> ADC2_IN4
 239:Core/Src/stm32f7xx_hal_msp.c ****     PC4     ------> ADC2_IN14
 240:Core/Src/stm32f7xx_hal_msp.c ****     PA6     ------> ADC2_IN6
 241:Core/Src/stm32f7xx_hal_msp.c ****     */
 242:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOC, ARD_A4_Pin|ARD_A5_Pin|ARD_A2_Pin);
 243:Core/Src/stm32f7xx_hal_msp.c **** 
 244:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, ARD_A1_Pin|ARD_A0_Pin);
 245:Core/Src/stm32f7xx_hal_msp.c **** 
 246:Core/Src/stm32f7xx_hal_msp.c ****     /* ADC2 interrupt DeInit */
 247:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN ADC2:ADC_IRQn disable */
 248:Core/Src/stm32f7xx_hal_msp.c ****     /**
 249:Core/Src/stm32f7xx_hal_msp.c ****     * Uncomment the line below to disable the "ADC_IRQn" interrupt
 250:Core/Src/stm32f7xx_hal_msp.c ****     * Be aware, disabling shared interrupt may affect other IPs
 251:Core/Src/stm32f7xx_hal_msp.c ****     */
 252:Core/Src/stm32f7xx_hal_msp.c ****     /* HAL_NVIC_DisableIRQ(ADC_IRQn); */
 253:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END ADC2:ADC_IRQn disable */
 254:Core/Src/stm32f7xx_hal_msp.c **** 
 255:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN ADC2_MspDeInit 1 */
 256:Core/Src/stm32f7xx_hal_msp.c **** 
 257:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END ADC2_MspDeInit 1 */
 258:Core/Src/stm32f7xx_hal_msp.c ****   }
 259:Core/Src/stm32f7xx_hal_msp.c ****   else if(hadc->Instance==ADC3)
ARM GAS  C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s 			page 6


 260:Core/Src/stm32f7xx_hal_msp.c ****   {
 261:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN ADC3_MspDeInit 0 */
 262:Core/Src/stm32f7xx_hal_msp.c **** 
 263:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END ADC3_MspDeInit 0 */
 264:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock disable */
 265:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_ADC3_CLK_DISABLE();
 266:Core/Src/stm32f7xx_hal_msp.c **** 
 267:Core/Src/stm32f7xx_hal_msp.c ****     /**ADC3 GPIO Configuration
 268:Core/Src/stm32f7xx_hal_msp.c ****     PF10     ------> ADC3_IN8
 269:Core/Src/stm32f7xx_hal_msp.c ****     */
 270:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_DeInit(ARD_A3_ADC3_IN8_GPIO_Port, ARD_A3_ADC3_IN8_Pin);
 271:Core/Src/stm32f7xx_hal_msp.c **** 
 272:Core/Src/stm32f7xx_hal_msp.c ****     /* ADC3 interrupt DeInit */
 273:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN ADC3:ADC_IRQn disable */
 274:Core/Src/stm32f7xx_hal_msp.c ****     /**
 275:Core/Src/stm32f7xx_hal_msp.c ****     * Uncomment the line below to disable the "ADC_IRQn" interrupt
 276:Core/Src/stm32f7xx_hal_msp.c ****     * Be aware, disabling shared interrupt may affect other IPs
 277:Core/Src/stm32f7xx_hal_msp.c ****     */
 278:Core/Src/stm32f7xx_hal_msp.c ****     /* HAL_NVIC_DisableIRQ(ADC_IRQn); */
 279:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END ADC3:ADC_IRQn disable */
 280:Core/Src/stm32f7xx_hal_msp.c **** 
 281:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN ADC3_MspDeInit 1 */
 282:Core/Src/stm32f7xx_hal_msp.c **** 
 283:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END ADC3_MspDeInit 1 */
 284:Core/Src/stm32f7xx_hal_msp.c ****   }
 285:Core/Src/stm32f7xx_hal_msp.c **** 
 286:Core/Src/stm32f7xx_hal_msp.c **** }
 287:Core/Src/stm32f7xx_hal_msp.c **** 
 288:Core/Src/stm32f7xx_hal_msp.c **** /**
 289:Core/Src/stm32f7xx_hal_msp.c **** * @brief I2C MSP Initialization
 290:Core/Src/stm32f7xx_hal_msp.c **** * This function configures the hardware resources used in this example
 291:Core/Src/stm32f7xx_hal_msp.c **** * @param hi2c: I2C handle pointer
 292:Core/Src/stm32f7xx_hal_msp.c **** * @retval None
 293:Core/Src/stm32f7xx_hal_msp.c **** */
 294:Core/Src/stm32f7xx_hal_msp.c **** void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
 295:Core/Src/stm32f7xx_hal_msp.c **** {
 296:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 297:Core/Src/stm32f7xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 298:Core/Src/stm32f7xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 299:Core/Src/stm32f7xx_hal_msp.c ****   {
 300:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 0 */
 301:Core/Src/stm32f7xx_hal_msp.c **** 
 302:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END I2C1_MspInit 0 */
 303:Core/Src/stm32f7xx_hal_msp.c **** 
 304:Core/Src/stm32f7xx_hal_msp.c ****   /** Initializes the peripherals clock
 305:Core/Src/stm32f7xx_hal_msp.c ****   */
 306:Core/Src/stm32f7xx_hal_msp.c ****     PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 307:Core/Src/stm32f7xx_hal_msp.c ****     PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 308:Core/Src/stm32f7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 309:Core/Src/stm32f7xx_hal_msp.c ****     {
 310:Core/Src/stm32f7xx_hal_msp.c ****       Error_Handler();
 311:Core/Src/stm32f7xx_hal_msp.c ****     }
 312:Core/Src/stm32f7xx_hal_msp.c **** 
 313:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 314:Core/Src/stm32f7xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 315:Core/Src/stm32f7xx_hal_msp.c ****     PB8     ------> I2C1_SCL
 316:Core/Src/stm32f7xx_hal_msp.c ****     PB9     ------> I2C1_SDA
ARM GAS  C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s 			page 7


 317:Core/Src/stm32f7xx_hal_msp.c ****     */
 318:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pin = SAI2_I2C1_SCL_Pin|SAI2_I2C1_SDA_Pin;
 319:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 320:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 321:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 322:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 323:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 324:Core/Src/stm32f7xx_hal_msp.c **** 
 325:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock enable */
 326:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_I2C1_CLK_ENABLE();
 327:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 328:Core/Src/stm32f7xx_hal_msp.c **** 
 329:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END I2C1_MspInit 1 */
 330:Core/Src/stm32f7xx_hal_msp.c ****   }
 331:Core/Src/stm32f7xx_hal_msp.c ****   else if(hi2c->Instance==I2C2)
 332:Core/Src/stm32f7xx_hal_msp.c ****   {
 333:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN I2C2_MspInit 0 */
 334:Core/Src/stm32f7xx_hal_msp.c **** 
 335:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END I2C2_MspInit 0 */
 336:Core/Src/stm32f7xx_hal_msp.c **** 
 337:Core/Src/stm32f7xx_hal_msp.c ****   /** Initializes the peripherals clock
 338:Core/Src/stm32f7xx_hal_msp.c ****   */
 339:Core/Src/stm32f7xx_hal_msp.c ****     PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 340:Core/Src/stm32f7xx_hal_msp.c ****     PeriphClkInitStruct.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 341:Core/Src/stm32f7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 342:Core/Src/stm32f7xx_hal_msp.c ****     {
 343:Core/Src/stm32f7xx_hal_msp.c ****       Error_Handler();
 344:Core/Src/stm32f7xx_hal_msp.c ****     }
 345:Core/Src/stm32f7xx_hal_msp.c **** 
 346:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOH_CLK_ENABLE();
 347:Core/Src/stm32f7xx_hal_msp.c ****     /**I2C2 GPIO Configuration
 348:Core/Src/stm32f7xx_hal_msp.c ****     PH4     ------> I2C2_SCL
 349:Core/Src/stm32f7xx_hal_msp.c ****     PH5     ------> I2C2_SDA
 350:Core/Src/stm32f7xx_hal_msp.c ****     */
 351:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 352:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 353:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 354:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 355:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 356:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 357:Core/Src/stm32f7xx_hal_msp.c **** 
 358:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock enable */
 359:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_I2C2_CLK_ENABLE();
 360:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN I2C2_MspInit 1 */
 361:Core/Src/stm32f7xx_hal_msp.c **** 
 362:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END I2C2_MspInit 1 */
 363:Core/Src/stm32f7xx_hal_msp.c ****   }
 364:Core/Src/stm32f7xx_hal_msp.c ****   else if(hi2c->Instance==I2C3)
 365:Core/Src/stm32f7xx_hal_msp.c ****   {
 366:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN I2C3_MspInit 0 */
 367:Core/Src/stm32f7xx_hal_msp.c **** 
 368:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END I2C3_MspInit 0 */
 369:Core/Src/stm32f7xx_hal_msp.c **** 
 370:Core/Src/stm32f7xx_hal_msp.c ****   /** Initializes the peripherals clock
 371:Core/Src/stm32f7xx_hal_msp.c ****   */
 372:Core/Src/stm32f7xx_hal_msp.c ****     PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C3;
 373:Core/Src/stm32f7xx_hal_msp.c ****     PeriphClkInitStruct.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK1;
ARM GAS  C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s 			page 8


 374:Core/Src/stm32f7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 375:Core/Src/stm32f7xx_hal_msp.c ****     {
 376:Core/Src/stm32f7xx_hal_msp.c ****       Error_Handler();
 377:Core/Src/stm32f7xx_hal_msp.c ****     }
 378:Core/Src/stm32f7xx_hal_msp.c **** 
 379:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 380:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOH_CLK_ENABLE();
 381:Core/Src/stm32f7xx_hal_msp.c ****     /**I2C3 GPIO Configuration
 382:Core/Src/stm32f7xx_hal_msp.c ****     PA8     ------> I2C3_SCL
 383:Core/Src/stm32f7xx_hal_msp.c ****     PH8     ------> I2C3_SDA
 384:Core/Src/stm32f7xx_hal_msp.c ****     */
 385:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pin = CTP_SCL_Pin;
 386:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 387:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 388:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 389:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 390:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(CTP_SCL_GPIO_Port, &GPIO_InitStruct);
 391:Core/Src/stm32f7xx_hal_msp.c **** 
 392:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pin = CTP_SDA_Pin;
 393:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 394:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 395:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 396:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 397:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(CTP_SDA_GPIO_Port, &GPIO_InitStruct);
 398:Core/Src/stm32f7xx_hal_msp.c **** 
 399:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock enable */
 400:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_I2C3_CLK_ENABLE();
 401:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN I2C3_MspInit 1 */
 402:Core/Src/stm32f7xx_hal_msp.c **** 
 403:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END I2C3_MspInit 1 */
 404:Core/Src/stm32f7xx_hal_msp.c ****   }
 405:Core/Src/stm32f7xx_hal_msp.c **** 
 406:Core/Src/stm32f7xx_hal_msp.c **** }
 407:Core/Src/stm32f7xx_hal_msp.c **** 
 408:Core/Src/stm32f7xx_hal_msp.c **** /**
 409:Core/Src/stm32f7xx_hal_msp.c **** * @brief I2C MSP De-Initialization
 410:Core/Src/stm32f7xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 411:Core/Src/stm32f7xx_hal_msp.c **** * @param hi2c: I2C handle pointer
 412:Core/Src/stm32f7xx_hal_msp.c **** * @retval None
 413:Core/Src/stm32f7xx_hal_msp.c **** */
 414:Core/Src/stm32f7xx_hal_msp.c **** void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
 415:Core/Src/stm32f7xx_hal_msp.c **** {
 416:Core/Src/stm32f7xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 417:Core/Src/stm32f7xx_hal_msp.c ****   {
 418:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspDeInit 0 */
 419:Core/Src/stm32f7xx_hal_msp.c **** 
 420:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END I2C1_MspDeInit 0 */
 421:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock disable */
 422:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_I2C1_CLK_DISABLE();
 423:Core/Src/stm32f7xx_hal_msp.c **** 
 424:Core/Src/stm32f7xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 425:Core/Src/stm32f7xx_hal_msp.c ****     PB8     ------> I2C1_SCL
 426:Core/Src/stm32f7xx_hal_msp.c ****     PB9     ------> I2C1_SDA
 427:Core/Src/stm32f7xx_hal_msp.c ****     */
 428:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_DeInit(SAI2_I2C1_SCL_GPIO_Port, SAI2_I2C1_SCL_Pin);
 429:Core/Src/stm32f7xx_hal_msp.c **** 
 430:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_DeInit(SAI2_I2C1_SDA_GPIO_Port, SAI2_I2C1_SDA_Pin);
ARM GAS  C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s 			page 9


 431:Core/Src/stm32f7xx_hal_msp.c **** 
 432:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspDeInit 1 */
 433:Core/Src/stm32f7xx_hal_msp.c **** 
 434:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END I2C1_MspDeInit 1 */
 435:Core/Src/stm32f7xx_hal_msp.c ****   }
 436:Core/Src/stm32f7xx_hal_msp.c ****   else if(hi2c->Instance==I2C2)
 437:Core/Src/stm32f7xx_hal_msp.c ****   {
 438:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN I2C2_MspDeInit 0 */
 439:Core/Src/stm32f7xx_hal_msp.c **** 
 440:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END I2C2_MspDeInit 0 */
 441:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock disable */
 442:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_I2C2_CLK_DISABLE();
 443:Core/Src/stm32f7xx_hal_msp.c **** 
 444:Core/Src/stm32f7xx_hal_msp.c ****     /**I2C2 GPIO Configuration
 445:Core/Src/stm32f7xx_hal_msp.c ****     PH4     ------> I2C2_SCL
 446:Core/Src/stm32f7xx_hal_msp.c ****     PH5     ------> I2C2_SDA
 447:Core/Src/stm32f7xx_hal_msp.c ****     */
 448:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOH, GPIO_PIN_4);
 449:Core/Src/stm32f7xx_hal_msp.c **** 
 450:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOH, GPIO_PIN_5);
 451:Core/Src/stm32f7xx_hal_msp.c **** 
 452:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN I2C2_MspDeInit 1 */
 453:Core/Src/stm32f7xx_hal_msp.c **** 
 454:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END I2C2_MspDeInit 1 */
 455:Core/Src/stm32f7xx_hal_msp.c ****   }
 456:Core/Src/stm32f7xx_hal_msp.c ****   else if(hi2c->Instance==I2C3)
 457:Core/Src/stm32f7xx_hal_msp.c ****   {
 458:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN I2C3_MspDeInit 0 */
 459:Core/Src/stm32f7xx_hal_msp.c **** 
 460:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END I2C3_MspDeInit 0 */
 461:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock disable */
 462:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_I2C3_CLK_DISABLE();
 463:Core/Src/stm32f7xx_hal_msp.c **** 
 464:Core/Src/stm32f7xx_hal_msp.c ****     /**I2C3 GPIO Configuration
 465:Core/Src/stm32f7xx_hal_msp.c ****     PA8     ------> I2C3_SCL
 466:Core/Src/stm32f7xx_hal_msp.c ****     PH8     ------> I2C3_SDA
 467:Core/Src/stm32f7xx_hal_msp.c ****     */
 468:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_DeInit(CTP_SCL_GPIO_Port, CTP_SCL_Pin);
 469:Core/Src/stm32f7xx_hal_msp.c **** 
 470:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_DeInit(CTP_SDA_GPIO_Port, CTP_SDA_Pin);
 471:Core/Src/stm32f7xx_hal_msp.c **** 
 472:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN I2C3_MspDeInit 1 */
 473:Core/Src/stm32f7xx_hal_msp.c **** 
 474:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END I2C3_MspDeInit 1 */
 475:Core/Src/stm32f7xx_hal_msp.c ****   }
 476:Core/Src/stm32f7xx_hal_msp.c **** 
 477:Core/Src/stm32f7xx_hal_msp.c **** }
 478:Core/Src/stm32f7xx_hal_msp.c **** 
 479:Core/Src/stm32f7xx_hal_msp.c **** /**
 480:Core/Src/stm32f7xx_hal_msp.c **** * @brief QSPI MSP Initialization
 481:Core/Src/stm32f7xx_hal_msp.c **** * This function configures the hardware resources used in this example
 482:Core/Src/stm32f7xx_hal_msp.c **** * @param hqspi: QSPI handle pointer
 483:Core/Src/stm32f7xx_hal_msp.c **** * @retval None
 484:Core/Src/stm32f7xx_hal_msp.c **** */
 485:Core/Src/stm32f7xx_hal_msp.c **** void HAL_QSPI_MspInit(QSPI_HandleTypeDef* hqspi)
 486:Core/Src/stm32f7xx_hal_msp.c **** {
 487:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
ARM GAS  C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s 			page 10


 488:Core/Src/stm32f7xx_hal_msp.c ****   if(hqspi->Instance==QUADSPI)
 489:Core/Src/stm32f7xx_hal_msp.c ****   {
 490:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN QUADSPI_MspInit 0 */
 491:Core/Src/stm32f7xx_hal_msp.c **** 
 492:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END QUADSPI_MspInit 0 */
 493:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock enable */
 494:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_QSPI_CLK_ENABLE();
 495:Core/Src/stm32f7xx_hal_msp.c **** 
 496:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOE_CLK_ENABLE();
 497:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 498:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 499:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 500:Core/Src/stm32f7xx_hal_msp.c ****     /**QUADSPI GPIO Configuration
 501:Core/Src/stm32f7xx_hal_msp.c ****     PE2     ------> QUADSPI_BK1_IO2
 502:Core/Src/stm32f7xx_hal_msp.c ****     PB6     ------> QUADSPI_BK1_NCS
 503:Core/Src/stm32f7xx_hal_msp.c ****     PC10     ------> QUADSPI_BK1_IO1
 504:Core/Src/stm32f7xx_hal_msp.c ****     PC9     ------> QUADSPI_BK1_IO0
 505:Core/Src/stm32f7xx_hal_msp.c ****     PB2     ------> QUADSPI_CLK
 506:Core/Src/stm32f7xx_hal_msp.c ****     PD13     ------> QUADSPI_BK1_IO3
 507:Core/Src/stm32f7xx_hal_msp.c ****     */
 508:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pin = QSPI_D2_Pin;
 509:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 510:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 511:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 512:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 513:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(QSPI_D2_GPIO_Port, &GPIO_InitStruct);
 514:Core/Src/stm32f7xx_hal_msp.c **** 
 515:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pin = QSPI_NCS_Pin;
 516:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 517:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 518:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 519:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 520:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(QSPI_NCS_GPIO_Port, &GPIO_InitStruct);
 521:Core/Src/stm32f7xx_hal_msp.c **** 
 522:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pin = QSPI_D1_Pin|QSPI_D0_Pin;
 523:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 524:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 525:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 526:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 527:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 528:Core/Src/stm32f7xx_hal_msp.c **** 
 529:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pin = QSPI_CLK_Pin;
 530:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 531:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 532:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 533:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 534:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(QSPI_CLK_GPIO_Port, &GPIO_InitStruct);
 535:Core/Src/stm32f7xx_hal_msp.c **** 
 536:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pin = QSPI_D3_Pin;
 537:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 538:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 539:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 540:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 541:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(QSPI_D3_GPIO_Port, &GPIO_InitStruct);
 542:Core/Src/stm32f7xx_hal_msp.c **** 
 543:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN QUADSPI_MspInit 1 */
 544:Core/Src/stm32f7xx_hal_msp.c **** 
ARM GAS  C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s 			page 11


 545:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END QUADSPI_MspInit 1 */
 546:Core/Src/stm32f7xx_hal_msp.c **** 
 547:Core/Src/stm32f7xx_hal_msp.c ****   }
 548:Core/Src/stm32f7xx_hal_msp.c **** 
 549:Core/Src/stm32f7xx_hal_msp.c **** }
 550:Core/Src/stm32f7xx_hal_msp.c **** 
 551:Core/Src/stm32f7xx_hal_msp.c **** /**
 552:Core/Src/stm32f7xx_hal_msp.c **** * @brief QSPI MSP De-Initialization
 553:Core/Src/stm32f7xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 554:Core/Src/stm32f7xx_hal_msp.c **** * @param hqspi: QSPI handle pointer
 555:Core/Src/stm32f7xx_hal_msp.c **** * @retval None
 556:Core/Src/stm32f7xx_hal_msp.c **** */
 557:Core/Src/stm32f7xx_hal_msp.c **** void HAL_QSPI_MspDeInit(QSPI_HandleTypeDef* hqspi)
 558:Core/Src/stm32f7xx_hal_msp.c **** {
 559:Core/Src/stm32f7xx_hal_msp.c ****   if(hqspi->Instance==QUADSPI)
 560:Core/Src/stm32f7xx_hal_msp.c ****   {
 561:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN QUADSPI_MspDeInit 0 */
 562:Core/Src/stm32f7xx_hal_msp.c **** 
 563:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END QUADSPI_MspDeInit 0 */
 564:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock disable */
 565:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_QSPI_CLK_DISABLE();
 566:Core/Src/stm32f7xx_hal_msp.c **** 
 567:Core/Src/stm32f7xx_hal_msp.c ****     /**QUADSPI GPIO Configuration
 568:Core/Src/stm32f7xx_hal_msp.c ****     PE2     ------> QUADSPI_BK1_IO2
 569:Core/Src/stm32f7xx_hal_msp.c ****     PB6     ------> QUADSPI_BK1_NCS
 570:Core/Src/stm32f7xx_hal_msp.c ****     PC10     ------> QUADSPI_BK1_IO1
 571:Core/Src/stm32f7xx_hal_msp.c ****     PC9     ------> QUADSPI_BK1_IO0
 572:Core/Src/stm32f7xx_hal_msp.c ****     PB2     ------> QUADSPI_CLK
 573:Core/Src/stm32f7xx_hal_msp.c ****     PD13     ------> QUADSPI_BK1_IO3
 574:Core/Src/stm32f7xx_hal_msp.c ****     */
 575:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_DeInit(QSPI_D2_GPIO_Port, QSPI_D2_Pin);
 576:Core/Src/stm32f7xx_hal_msp.c **** 
 577:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, QSPI_NCS_Pin|QSPI_CLK_Pin);
 578:Core/Src/stm32f7xx_hal_msp.c **** 
 579:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOC, QSPI_D1_Pin|QSPI_D0_Pin);
 580:Core/Src/stm32f7xx_hal_msp.c **** 
 581:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_DeInit(QSPI_D3_GPIO_Port, QSPI_D3_Pin);
 582:Core/Src/stm32f7xx_hal_msp.c **** 
 583:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN QUADSPI_MspDeInit 1 */
 584:Core/Src/stm32f7xx_hal_msp.c **** 
 585:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END QUADSPI_MspDeInit 1 */
 586:Core/Src/stm32f7xx_hal_msp.c ****   }
 587:Core/Src/stm32f7xx_hal_msp.c **** 
 588:Core/Src/stm32f7xx_hal_msp.c **** }
 589:Core/Src/stm32f7xx_hal_msp.c **** 
 590:Core/Src/stm32f7xx_hal_msp.c **** /**
 591:Core/Src/stm32f7xx_hal_msp.c **** * @brief SPI MSP Initialization
 592:Core/Src/stm32f7xx_hal_msp.c **** * This function configures the hardware resources used in this example
 593:Core/Src/stm32f7xx_hal_msp.c **** * @param hspi: SPI handle pointer
 594:Core/Src/stm32f7xx_hal_msp.c **** * @retval None
 595:Core/Src/stm32f7xx_hal_msp.c **** */
 596:Core/Src/stm32f7xx_hal_msp.c **** void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
 597:Core/Src/stm32f7xx_hal_msp.c **** {
 598:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 599:Core/Src/stm32f7xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 600:Core/Src/stm32f7xx_hal_msp.c ****   {
 601:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspInit 0 */
ARM GAS  C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s 			page 12


 602:Core/Src/stm32f7xx_hal_msp.c **** 
 603:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END SPI1_MspInit 0 */
 604:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock enable */
 605:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_ENABLE();
 606:Core/Src/stm32f7xx_hal_msp.c **** 
 607:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 608:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 609:Core/Src/stm32f7xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 610:Core/Src/stm32f7xx_hal_msp.c ****     PB5     ------> SPI1_MOSI
 611:Core/Src/stm32f7xx_hal_msp.c ****     PB4     ------> SPI1_MISO
 612:Core/Src/stm32f7xx_hal_msp.c ****     PA5     ------> SPI1_SCK
 613:Core/Src/stm32f7xx_hal_msp.c ****     */
 614:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pin = ARD_D11_TIM3_CH2_SPI1_MOSI_Pin|ARD_D12_SPI1_MISO_Pin;
 615:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 616:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 617:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 618:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 619:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 620:Core/Src/stm32f7xx_hal_msp.c **** 
 621:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pin = ARD_D13_SPI1_SCK_Pin;
 622:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 623:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 624:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 625:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 626:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(ARD_D13_SPI1_SCK_GPIO_Port, &GPIO_InitStruct);
 627:Core/Src/stm32f7xx_hal_msp.c **** 
 628:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspInit 1 */
 629:Core/Src/stm32f7xx_hal_msp.c **** 
 630:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END SPI1_MspInit 1 */
 631:Core/Src/stm32f7xx_hal_msp.c ****   }
 632:Core/Src/stm32f7xx_hal_msp.c ****   else if(hspi->Instance==SPI2)
 633:Core/Src/stm32f7xx_hal_msp.c ****   {
 634:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspInit 0 */
 635:Core/Src/stm32f7xx_hal_msp.c **** 
 636:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END SPI2_MspInit 0 */
 637:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock enable */
 638:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_SPI2_CLK_ENABLE();
 639:Core/Src/stm32f7xx_hal_msp.c **** 
 640:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOI_CLK_ENABLE();
 641:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 642:Core/Src/stm32f7xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 643:Core/Src/stm32f7xx_hal_msp.c ****     PI1     ------> SPI2_SCK
 644:Core/Src/stm32f7xx_hal_msp.c ****     PI0     ------> SPI2_NSS
 645:Core/Src/stm32f7xx_hal_msp.c ****     PC2     ------> SPI2_MISO
 646:Core/Src/stm32f7xx_hal_msp.c ****     PC3     ------> SPI2_MOSI
 647:Core/Src/stm32f7xx_hal_msp.c ****     */
 648:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pin = PMOD_SPI2_SCK_Pin|PMOD_SPI2_NSS_Pin;
 649:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 650:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 651:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 652:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 653:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 654:Core/Src/stm32f7xx_hal_msp.c **** 
 655:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pin = STMOD_SPI2_MISOs_Pin|STMOD__SPI2_MOSIs_Pin;
 656:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 657:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 658:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
ARM GAS  C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s 			page 13


 659:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 660:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 661:Core/Src/stm32f7xx_hal_msp.c **** 
 662:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspInit 1 */
 663:Core/Src/stm32f7xx_hal_msp.c **** 
 664:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END SPI2_MspInit 1 */
 665:Core/Src/stm32f7xx_hal_msp.c ****   }
 666:Core/Src/stm32f7xx_hal_msp.c **** 
 667:Core/Src/stm32f7xx_hal_msp.c **** }
 668:Core/Src/stm32f7xx_hal_msp.c **** 
 669:Core/Src/stm32f7xx_hal_msp.c **** /**
 670:Core/Src/stm32f7xx_hal_msp.c **** * @brief SPI MSP De-Initialization
 671:Core/Src/stm32f7xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 672:Core/Src/stm32f7xx_hal_msp.c **** * @param hspi: SPI handle pointer
 673:Core/Src/stm32f7xx_hal_msp.c **** * @retval None
 674:Core/Src/stm32f7xx_hal_msp.c **** */
 675:Core/Src/stm32f7xx_hal_msp.c **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
 676:Core/Src/stm32f7xx_hal_msp.c **** {
 677:Core/Src/stm32f7xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 678:Core/Src/stm32f7xx_hal_msp.c ****   {
 679:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspDeInit 0 */
 680:Core/Src/stm32f7xx_hal_msp.c **** 
 681:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END SPI1_MspDeInit 0 */
 682:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock disable */
 683:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_DISABLE();
 684:Core/Src/stm32f7xx_hal_msp.c **** 
 685:Core/Src/stm32f7xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 686:Core/Src/stm32f7xx_hal_msp.c ****     PB5     ------> SPI1_MOSI
 687:Core/Src/stm32f7xx_hal_msp.c ****     PB4     ------> SPI1_MISO
 688:Core/Src/stm32f7xx_hal_msp.c ****     PA5     ------> SPI1_SCK
 689:Core/Src/stm32f7xx_hal_msp.c ****     */
 690:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, ARD_D11_TIM3_CH2_SPI1_MOSI_Pin|ARD_D12_SPI1_MISO_Pin);
 691:Core/Src/stm32f7xx_hal_msp.c **** 
 692:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_DeInit(ARD_D13_SPI1_SCK_GPIO_Port, ARD_D13_SPI1_SCK_Pin);
 693:Core/Src/stm32f7xx_hal_msp.c **** 
 694:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspDeInit 1 */
 695:Core/Src/stm32f7xx_hal_msp.c **** 
 696:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END SPI1_MspDeInit 1 */
 697:Core/Src/stm32f7xx_hal_msp.c ****   }
 698:Core/Src/stm32f7xx_hal_msp.c ****   else if(hspi->Instance==SPI2)
 699:Core/Src/stm32f7xx_hal_msp.c ****   {
 700:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspDeInit 0 */
 701:Core/Src/stm32f7xx_hal_msp.c **** 
 702:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END SPI2_MspDeInit 0 */
 703:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock disable */
 704:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_SPI2_CLK_DISABLE();
 705:Core/Src/stm32f7xx_hal_msp.c **** 
 706:Core/Src/stm32f7xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 707:Core/Src/stm32f7xx_hal_msp.c ****     PI1     ------> SPI2_SCK
 708:Core/Src/stm32f7xx_hal_msp.c ****     PI0     ------> SPI2_NSS
 709:Core/Src/stm32f7xx_hal_msp.c ****     PC2     ------> SPI2_MISO
 710:Core/Src/stm32f7xx_hal_msp.c ****     PC3     ------> SPI2_MOSI
 711:Core/Src/stm32f7xx_hal_msp.c ****     */
 712:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOI, PMOD_SPI2_SCK_Pin|PMOD_SPI2_NSS_Pin);
 713:Core/Src/stm32f7xx_hal_msp.c **** 
 714:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOC, STMOD_SPI2_MISOs_Pin|STMOD__SPI2_MOSIs_Pin);
 715:Core/Src/stm32f7xx_hal_msp.c **** 
ARM GAS  C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s 			page 14


 716:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspDeInit 1 */
 717:Core/Src/stm32f7xx_hal_msp.c **** 
 718:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END SPI2_MspDeInit 1 */
 719:Core/Src/stm32f7xx_hal_msp.c ****   }
 720:Core/Src/stm32f7xx_hal_msp.c **** 
 721:Core/Src/stm32f7xx_hal_msp.c **** }
 722:Core/Src/stm32f7xx_hal_msp.c **** 
 723:Core/Src/stm32f7xx_hal_msp.c **** /**
 724:Core/Src/stm32f7xx_hal_msp.c **** * @brief TIM_PWM MSP Initialization
 725:Core/Src/stm32f7xx_hal_msp.c **** * This function configures the hardware resources used in this example
 726:Core/Src/stm32f7xx_hal_msp.c **** * @param htim_pwm: TIM_PWM handle pointer
 727:Core/Src/stm32f7xx_hal_msp.c **** * @retval None
 728:Core/Src/stm32f7xx_hal_msp.c **** */
 729:Core/Src/stm32f7xx_hal_msp.c **** void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
 730:Core/Src/stm32f7xx_hal_msp.c **** {
 731:Core/Src/stm32f7xx_hal_msp.c ****   if(htim_pwm->Instance==TIM2)
 732:Core/Src/stm32f7xx_hal_msp.c ****   {
 733:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
 734:Core/Src/stm32f7xx_hal_msp.c **** 
 735:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 0 */
 736:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock enable */
 737:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 738:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 739:Core/Src/stm32f7xx_hal_msp.c **** 
 740:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 1 */
 741:Core/Src/stm32f7xx_hal_msp.c ****   }
 742:Core/Src/stm32f7xx_hal_msp.c ****   else if(htim_pwm->Instance==TIM3)
 743:Core/Src/stm32f7xx_hal_msp.c ****   {
 744:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 0 */
 745:Core/Src/stm32f7xx_hal_msp.c **** 
 746:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END TIM3_MspInit 0 */
 747:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock enable */
 748:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_ENABLE();
 749:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 750:Core/Src/stm32f7xx_hal_msp.c **** 
 751:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END TIM3_MspInit 1 */
 752:Core/Src/stm32f7xx_hal_msp.c ****   }
 753:Core/Src/stm32f7xx_hal_msp.c ****   else if(htim_pwm->Instance==TIM9)
 754:Core/Src/stm32f7xx_hal_msp.c ****   {
 755:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM9_MspInit 0 */
 756:Core/Src/stm32f7xx_hal_msp.c **** 
 757:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END TIM9_MspInit 0 */
 758:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock enable */
 759:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_TIM9_CLK_ENABLE();
 760:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM9_MspInit 1 */
 761:Core/Src/stm32f7xx_hal_msp.c **** 
 762:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END TIM9_MspInit 1 */
 763:Core/Src/stm32f7xx_hal_msp.c ****   }
 764:Core/Src/stm32f7xx_hal_msp.c ****   else if(htim_pwm->Instance==TIM12)
 765:Core/Src/stm32f7xx_hal_msp.c ****   {
 766:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM12_MspInit 0 */
 767:Core/Src/stm32f7xx_hal_msp.c **** 
 768:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END TIM12_MspInit 0 */
 769:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock enable */
 770:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_TIM12_CLK_ENABLE();
 771:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM12_MspInit 1 */
 772:Core/Src/stm32f7xx_hal_msp.c **** 
ARM GAS  C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s 			page 15


 773:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END TIM12_MspInit 1 */
 774:Core/Src/stm32f7xx_hal_msp.c ****   }
 775:Core/Src/stm32f7xx_hal_msp.c **** 
 776:Core/Src/stm32f7xx_hal_msp.c **** }
 777:Core/Src/stm32f7xx_hal_msp.c **** 
 778:Core/Src/stm32f7xx_hal_msp.c **** /**
 779:Core/Src/stm32f7xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
 780:Core/Src/stm32f7xx_hal_msp.c **** * This function configures the hardware resources used in this example
 781:Core/Src/stm32f7xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 782:Core/Src/stm32f7xx_hal_msp.c **** * @retval None
 783:Core/Src/stm32f7xx_hal_msp.c **** */
 784:Core/Src/stm32f7xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
 785:Core/Src/stm32f7xx_hal_msp.c **** {
 786:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 787:Core/Src/stm32f7xx_hal_msp.c ****   if(htim_base->Instance==TIM5)
 788:Core/Src/stm32f7xx_hal_msp.c ****   {
 789:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspInit 0 */
 790:Core/Src/stm32f7xx_hal_msp.c **** 
 791:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END TIM5_MspInit 0 */
 792:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock enable */
 793:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_TIM5_CLK_ENABLE();
 794:Core/Src/stm32f7xx_hal_msp.c **** 
 795:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOH_CLK_ENABLE();
 796:Core/Src/stm32f7xx_hal_msp.c ****     /**TIM5 GPIO Configuration
 797:Core/Src/stm32f7xx_hal_msp.c ****     PH11     ------> TIM5_CH2
 798:Core/Src/stm32f7xx_hal_msp.c ****     */
 799:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pin = LCD_BL_Pin;
 800:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 801:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 802:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 803:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 804:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(LCD_BL_GPIO_Port, &GPIO_InitStruct);
 805:Core/Src/stm32f7xx_hal_msp.c **** 
 806:Core/Src/stm32f7xx_hal_msp.c ****     /* TIM5 interrupt Init */
 807:Core/Src/stm32f7xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 808:Core/Src/stm32f7xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM5_IRQn);
 809:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 810:Core/Src/stm32f7xx_hal_msp.c **** 
 811:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END TIM5_MspInit 1 */
 812:Core/Src/stm32f7xx_hal_msp.c **** 
 813:Core/Src/stm32f7xx_hal_msp.c ****   }
 814:Core/Src/stm32f7xx_hal_msp.c **** 
 815:Core/Src/stm32f7xx_hal_msp.c **** }
 816:Core/Src/stm32f7xx_hal_msp.c **** 
 817:Core/Src/stm32f7xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
 818:Core/Src/stm32f7xx_hal_msp.c **** {
 819:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 820:Core/Src/stm32f7xx_hal_msp.c ****   if(htim->Instance==TIM2)
 821:Core/Src/stm32f7xx_hal_msp.c ****   {
 822:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspPostInit 0 */
 823:Core/Src/stm32f7xx_hal_msp.c **** 
 824:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END TIM2_MspPostInit 0 */
 825:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 826:Core/Src/stm32f7xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 827:Core/Src/stm32f7xx_hal_msp.c ****     PA15     ------> TIM2_CH1
 828:Core/Src/stm32f7xx_hal_msp.c ****     */
 829:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pin = STMOD__TIM2_CH1_2_ETR_Pin;
ARM GAS  C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s 			page 16


 830:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 831:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 832:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 833:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 834:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(STMOD__TIM2_CH1_2_ETR_GPIO_Port, &GPIO_InitStruct);
 835:Core/Src/stm32f7xx_hal_msp.c **** 
 836:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspPostInit 1 */
 837:Core/Src/stm32f7xx_hal_msp.c **** 
 838:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END TIM2_MspPostInit 1 */
 839:Core/Src/stm32f7xx_hal_msp.c ****   }
 840:Core/Src/stm32f7xx_hal_msp.c ****   else if(htim->Instance==TIM3)
 841:Core/Src/stm32f7xx_hal_msp.c ****   {
 842:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspPostInit 0 */
 843:Core/Src/stm32f7xx_hal_msp.c **** 
 844:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END TIM3_MspPostInit 0 */
 845:Core/Src/stm32f7xx_hal_msp.c **** 
 846:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 847:Core/Src/stm32f7xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 848:Core/Src/stm32f7xx_hal_msp.c ****     PB0     ------> TIM3_CH3
 849:Core/Src/stm32f7xx_hal_msp.c ****     */
 850:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pin = ARD_D5_STMOD_TIM3_CH3_Pin;
 851:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 852:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 853:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 854:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 855:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(ARD_D5_STMOD_TIM3_CH3_GPIO_Port, &GPIO_InitStruct);
 856:Core/Src/stm32f7xx_hal_msp.c **** 
 857:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspPostInit 1 */
 858:Core/Src/stm32f7xx_hal_msp.c **** 
 859:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END TIM3_MspPostInit 1 */
 860:Core/Src/stm32f7xx_hal_msp.c ****   }
 861:Core/Src/stm32f7xx_hal_msp.c ****   else if(htim->Instance==TIM9)
 862:Core/Src/stm32f7xx_hal_msp.c ****   {
 863:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM9_MspPostInit 0 */
 864:Core/Src/stm32f7xx_hal_msp.c **** 
 865:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END TIM9_MspPostInit 0 */
 866:Core/Src/stm32f7xx_hal_msp.c **** 
 867:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOE_CLK_ENABLE();
 868:Core/Src/stm32f7xx_hal_msp.c ****     /**TIM9 GPIO Configuration
 869:Core/Src/stm32f7xx_hal_msp.c ****     PE5     ------> TIM9_CH1
 870:Core/Src/stm32f7xx_hal_msp.c ****     PE6     ------> TIM9_CH2
 871:Core/Src/stm32f7xx_hal_msp.c ****     */
 872:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pin = ARD_D3_TIM9_CH1_Pin|ARD_D6_TIM9_CH2_Pin;
 873:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 874:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 875:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 876:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 877:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 878:Core/Src/stm32f7xx_hal_msp.c **** 
 879:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM9_MspPostInit 1 */
 880:Core/Src/stm32f7xx_hal_msp.c **** 
 881:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END TIM9_MspPostInit 1 */
 882:Core/Src/stm32f7xx_hal_msp.c ****   }
 883:Core/Src/stm32f7xx_hal_msp.c ****   else if(htim->Instance==TIM12)
 884:Core/Src/stm32f7xx_hal_msp.c ****   {
 885:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM12_MspPostInit 0 */
 886:Core/Src/stm32f7xx_hal_msp.c **** 
ARM GAS  C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s 			page 17


 887:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END TIM12_MspPostInit 0 */
 888:Core/Src/stm32f7xx_hal_msp.c **** 
 889:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOH_CLK_ENABLE();
 890:Core/Src/stm32f7xx_hal_msp.c ****     /**TIM12 GPIO Configuration
 891:Core/Src/stm32f7xx_hal_msp.c ****     PH6     ------> TIM12_CH1
 892:Core/Src/stm32f7xx_hal_msp.c ****     */
 893:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pin = ARD_D9_TIM12_CH1_Pin;
 894:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 895:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 896:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 897:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 898:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(ARD_D9_TIM12_CH1_GPIO_Port, &GPIO_InitStruct);
 899:Core/Src/stm32f7xx_hal_msp.c **** 
 900:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM12_MspPostInit 1 */
 901:Core/Src/stm32f7xx_hal_msp.c **** 
 902:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END TIM12_MspPostInit 1 */
 903:Core/Src/stm32f7xx_hal_msp.c ****   }
 904:Core/Src/stm32f7xx_hal_msp.c **** 
 905:Core/Src/stm32f7xx_hal_msp.c **** }
 906:Core/Src/stm32f7xx_hal_msp.c **** /**
 907:Core/Src/stm32f7xx_hal_msp.c **** * @brief TIM_PWM MSP De-Initialization
 908:Core/Src/stm32f7xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 909:Core/Src/stm32f7xx_hal_msp.c **** * @param htim_pwm: TIM_PWM handle pointer
 910:Core/Src/stm32f7xx_hal_msp.c **** * @retval None
 911:Core/Src/stm32f7xx_hal_msp.c **** */
 912:Core/Src/stm32f7xx_hal_msp.c **** void HAL_TIM_PWM_MspDeInit(TIM_HandleTypeDef* htim_pwm)
 913:Core/Src/stm32f7xx_hal_msp.c **** {
 914:Core/Src/stm32f7xx_hal_msp.c ****   if(htim_pwm->Instance==TIM2)
 915:Core/Src/stm32f7xx_hal_msp.c ****   {
 916:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 917:Core/Src/stm32f7xx_hal_msp.c **** 
 918:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 919:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock disable */
 920:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 921:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 922:Core/Src/stm32f7xx_hal_msp.c **** 
 923:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 924:Core/Src/stm32f7xx_hal_msp.c ****   }
 925:Core/Src/stm32f7xx_hal_msp.c ****   else if(htim_pwm->Instance==TIM3)
 926:Core/Src/stm32f7xx_hal_msp.c ****   {
 927:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 0 */
 928:Core/Src/stm32f7xx_hal_msp.c **** 
 929:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END TIM3_MspDeInit 0 */
 930:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock disable */
 931:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_DISABLE();
 932:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 933:Core/Src/stm32f7xx_hal_msp.c **** 
 934:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END TIM3_MspDeInit 1 */
 935:Core/Src/stm32f7xx_hal_msp.c ****   }
 936:Core/Src/stm32f7xx_hal_msp.c ****   else if(htim_pwm->Instance==TIM9)
 937:Core/Src/stm32f7xx_hal_msp.c ****   {
 938:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM9_MspDeInit 0 */
 939:Core/Src/stm32f7xx_hal_msp.c **** 
 940:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END TIM9_MspDeInit 0 */
 941:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock disable */
 942:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_TIM9_CLK_DISABLE();
 943:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM9_MspDeInit 1 */
ARM GAS  C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s 			page 18


 944:Core/Src/stm32f7xx_hal_msp.c **** 
 945:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END TIM9_MspDeInit 1 */
 946:Core/Src/stm32f7xx_hal_msp.c ****   }
 947:Core/Src/stm32f7xx_hal_msp.c ****   else if(htim_pwm->Instance==TIM12)
 948:Core/Src/stm32f7xx_hal_msp.c ****   {
 949:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM12_MspDeInit 0 */
 950:Core/Src/stm32f7xx_hal_msp.c **** 
 951:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END TIM12_MspDeInit 0 */
 952:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock disable */
 953:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_TIM12_CLK_DISABLE();
 954:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM12_MspDeInit 1 */
 955:Core/Src/stm32f7xx_hal_msp.c **** 
 956:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END TIM12_MspDeInit 1 */
 957:Core/Src/stm32f7xx_hal_msp.c ****   }
 958:Core/Src/stm32f7xx_hal_msp.c **** 
 959:Core/Src/stm32f7xx_hal_msp.c **** }
 960:Core/Src/stm32f7xx_hal_msp.c **** 
 961:Core/Src/stm32f7xx_hal_msp.c **** /**
 962:Core/Src/stm32f7xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 963:Core/Src/stm32f7xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 964:Core/Src/stm32f7xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 965:Core/Src/stm32f7xx_hal_msp.c **** * @retval None
 966:Core/Src/stm32f7xx_hal_msp.c **** */
 967:Core/Src/stm32f7xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 968:Core/Src/stm32f7xx_hal_msp.c **** {
 969:Core/Src/stm32f7xx_hal_msp.c ****   if(htim_base->Instance==TIM5)
 970:Core/Src/stm32f7xx_hal_msp.c ****   {
 971:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspDeInit 0 */
 972:Core/Src/stm32f7xx_hal_msp.c **** 
 973:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END TIM5_MspDeInit 0 */
 974:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock disable */
 975:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_TIM5_CLK_DISABLE();
 976:Core/Src/stm32f7xx_hal_msp.c **** 
 977:Core/Src/stm32f7xx_hal_msp.c ****     /**TIM5 GPIO Configuration
 978:Core/Src/stm32f7xx_hal_msp.c ****     PH11     ------> TIM5_CH2
 979:Core/Src/stm32f7xx_hal_msp.c ****     */
 980:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_DeInit(LCD_BL_GPIO_Port, LCD_BL_Pin);
 981:Core/Src/stm32f7xx_hal_msp.c **** 
 982:Core/Src/stm32f7xx_hal_msp.c ****     /* TIM5 interrupt DeInit */
 983:Core/Src/stm32f7xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM5_IRQn);
 984:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspDeInit 1 */
 985:Core/Src/stm32f7xx_hal_msp.c **** 
 986:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END TIM5_MspDeInit 1 */
 987:Core/Src/stm32f7xx_hal_msp.c ****   }
 988:Core/Src/stm32f7xx_hal_msp.c **** 
 989:Core/Src/stm32f7xx_hal_msp.c **** }
 990:Core/Src/stm32f7xx_hal_msp.c **** 
 991:Core/Src/stm32f7xx_hal_msp.c **** /**
 992:Core/Src/stm32f7xx_hal_msp.c **** * @brief UART MSP Initialization
 993:Core/Src/stm32f7xx_hal_msp.c **** * This function configures the hardware resources used in this example
 994:Core/Src/stm32f7xx_hal_msp.c **** * @param huart: UART handle pointer
 995:Core/Src/stm32f7xx_hal_msp.c **** * @retval None
 996:Core/Src/stm32f7xx_hal_msp.c **** */
 997:Core/Src/stm32f7xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 998:Core/Src/stm32f7xx_hal_msp.c **** {
 999:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
1000:Core/Src/stm32f7xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
ARM GAS  C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s 			page 19


1001:Core/Src/stm32f7xx_hal_msp.c ****   if(huart->Instance==UART4)
1002:Core/Src/stm32f7xx_hal_msp.c ****   {
1003:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN UART4_MspInit 0 */
1004:Core/Src/stm32f7xx_hal_msp.c **** 
1005:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END UART4_MspInit 0 */
1006:Core/Src/stm32f7xx_hal_msp.c **** 
1007:Core/Src/stm32f7xx_hal_msp.c ****   /** Initializes the peripherals clock
1008:Core/Src/stm32f7xx_hal_msp.c ****   */
1009:Core/Src/stm32f7xx_hal_msp.c ****     PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART4;
1010:Core/Src/stm32f7xx_hal_msp.c ****     PeriphClkInitStruct.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
1011:Core/Src/stm32f7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
1012:Core/Src/stm32f7xx_hal_msp.c ****     {
1013:Core/Src/stm32f7xx_hal_msp.c ****       Error_Handler();
1014:Core/Src/stm32f7xx_hal_msp.c ****     }
1015:Core/Src/stm32f7xx_hal_msp.c **** 
1016:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock enable */
1017:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_UART4_CLK_ENABLE();
1018:Core/Src/stm32f7xx_hal_msp.c **** 
1019:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
1020:Core/Src/stm32f7xx_hal_msp.c ****     /**UART4 GPIO Configuration
1021:Core/Src/stm32f7xx_hal_msp.c ****     PA1     ------> UART4_RX
1022:Core/Src/stm32f7xx_hal_msp.c ****     PA0-WKUP     ------> UART4_TX
1023:Core/Src/stm32f7xx_hal_msp.c ****     */
1024:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_0;
1025:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
1026:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
1027:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
1028:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
1029:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
1030:Core/Src/stm32f7xx_hal_msp.c **** 
1031:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN UART4_MspInit 1 */
1032:Core/Src/stm32f7xx_hal_msp.c **** 
1033:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END UART4_MspInit 1 */
1034:Core/Src/stm32f7xx_hal_msp.c ****   }
1035:Core/Src/stm32f7xx_hal_msp.c ****   else if(huart->Instance==UART5)
1036:Core/Src/stm32f7xx_hal_msp.c ****   {
1037:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN UART5_MspInit 0 */
1038:Core/Src/stm32f7xx_hal_msp.c **** 
1039:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END UART5_MspInit 0 */
1040:Core/Src/stm32f7xx_hal_msp.c **** 
1041:Core/Src/stm32f7xx_hal_msp.c ****   /** Initializes the peripherals clock
1042:Core/Src/stm32f7xx_hal_msp.c ****   */
1043:Core/Src/stm32f7xx_hal_msp.c ****     PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART5;
1044:Core/Src/stm32f7xx_hal_msp.c ****     PeriphClkInitStruct.Uart5ClockSelection = RCC_UART5CLKSOURCE_PCLK1;
1045:Core/Src/stm32f7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
1046:Core/Src/stm32f7xx_hal_msp.c ****     {
1047:Core/Src/stm32f7xx_hal_msp.c ****       Error_Handler();
1048:Core/Src/stm32f7xx_hal_msp.c ****     }
1049:Core/Src/stm32f7xx_hal_msp.c **** 
1050:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock enable */
1051:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_UART5_CLK_ENABLE();
1052:Core/Src/stm32f7xx_hal_msp.c **** 
1053:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
1054:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
1055:Core/Src/stm32f7xx_hal_msp.c ****     /**UART5 GPIO Configuration
1056:Core/Src/stm32f7xx_hal_msp.c ****     PC12     ------> UART5_TX
1057:Core/Src/stm32f7xx_hal_msp.c ****     PD2     ------> UART5_RX
ARM GAS  C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s 			page 20


1058:Core/Src/stm32f7xx_hal_msp.c ****     */
1059:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pin = UART_TXD_WIFI_RX_Pin;
1060:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
1061:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
1062:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
1063:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
1064:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(UART_TXD_WIFI_RX_GPIO_Port, &GPIO_InitStruct);
1065:Core/Src/stm32f7xx_hal_msp.c **** 
1066:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pin = UART_RXD_WIFI_TX_Pin;
1067:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
1068:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
1069:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
1070:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
1071:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(UART_RXD_WIFI_TX_GPIO_Port, &GPIO_InitStruct);
1072:Core/Src/stm32f7xx_hal_msp.c **** 
1073:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN UART5_MspInit 1 */
1074:Core/Src/stm32f7xx_hal_msp.c **** 
1075:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END UART5_MspInit 1 */
1076:Core/Src/stm32f7xx_hal_msp.c ****   }
1077:Core/Src/stm32f7xx_hal_msp.c ****   else if(huart->Instance==UART7)
1078:Core/Src/stm32f7xx_hal_msp.c ****   {
1079:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN UART7_MspInit 0 */
1080:Core/Src/stm32f7xx_hal_msp.c **** 
1081:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END UART7_MspInit 0 */
1082:Core/Src/stm32f7xx_hal_msp.c **** 
1083:Core/Src/stm32f7xx_hal_msp.c ****   /** Initializes the peripherals clock
1084:Core/Src/stm32f7xx_hal_msp.c ****   */
1085:Core/Src/stm32f7xx_hal_msp.c ****     PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART7;
1086:Core/Src/stm32f7xx_hal_msp.c ****     PeriphClkInitStruct.Uart7ClockSelection = RCC_UART7CLKSOURCE_PCLK1;
1087:Core/Src/stm32f7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
1088:Core/Src/stm32f7xx_hal_msp.c ****     {
1089:Core/Src/stm32f7xx_hal_msp.c ****       Error_Handler();
1090:Core/Src/stm32f7xx_hal_msp.c ****     }
1091:Core/Src/stm32f7xx_hal_msp.c **** 
1092:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock enable */
1093:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_UART7_CLK_ENABLE();
1094:Core/Src/stm32f7xx_hal_msp.c **** 
1095:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOF_CLK_ENABLE();
1096:Core/Src/stm32f7xx_hal_msp.c ****     /**UART7 GPIO Configuration
1097:Core/Src/stm32f7xx_hal_msp.c ****     PF7     ------> UART7_TX
1098:Core/Src/stm32f7xx_hal_msp.c ****     PF6     ------> UART7_RX
1099:Core/Src/stm32f7xx_hal_msp.c ****     PF9     ------> UART7_CTS
1100:Core/Src/stm32f7xx_hal_msp.c ****     PF8     ------> UART7_RTS
1101:Core/Src/stm32f7xx_hal_msp.c ****     */
1102:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pin = PMOD_UART7_TXD_Pin|PMOD_UART7_RXD_Pin|PMOD_UART7_CTS_Pin|PMOD_UART7_RTS_P
1103:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
1104:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
1105:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
1106:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF8_UART7;
1107:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
1108:Core/Src/stm32f7xx_hal_msp.c **** 
1109:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN UART7_MspInit 1 */
1110:Core/Src/stm32f7xx_hal_msp.c **** 
1111:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END UART7_MspInit 1 */
1112:Core/Src/stm32f7xx_hal_msp.c ****   }
1113:Core/Src/stm32f7xx_hal_msp.c ****   else if(huart->Instance==USART2)
1114:Core/Src/stm32f7xx_hal_msp.c ****   {
ARM GAS  C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s 			page 21


1115:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 0 */
1116:Core/Src/stm32f7xx_hal_msp.c **** 
1117:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 0 */
1118:Core/Src/stm32f7xx_hal_msp.c **** 
1119:Core/Src/stm32f7xx_hal_msp.c ****   /** Initializes the peripherals clock
1120:Core/Src/stm32f7xx_hal_msp.c ****   */
1121:Core/Src/stm32f7xx_hal_msp.c ****     PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
1122:Core/Src/stm32f7xx_hal_msp.c ****     PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
1123:Core/Src/stm32f7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
1124:Core/Src/stm32f7xx_hal_msp.c ****     {
1125:Core/Src/stm32f7xx_hal_msp.c ****       Error_Handler();
1126:Core/Src/stm32f7xx_hal_msp.c ****     }
1127:Core/Src/stm32f7xx_hal_msp.c **** 
1128:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock enable */
1129:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_ENABLE();
1130:Core/Src/stm32f7xx_hal_msp.c **** 
1131:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
1132:Core/Src/stm32f7xx_hal_msp.c ****     /**USART2 GPIO Configuration
1133:Core/Src/stm32f7xx_hal_msp.c ****     PA2     ------> USART2_TX
1134:Core/Src/stm32f7xx_hal_msp.c ****     PA3     ------> USART2_RX
1135:Core/Src/stm32f7xx_hal_msp.c ****     */
1136:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pin = ARD_D1_USART2_TX_Pin|ARD_D0_USART2_RX_Pin;
1137:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
1138:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
1139:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
1140:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
1141:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
1142:Core/Src/stm32f7xx_hal_msp.c **** 
1143:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 1 */
1144:Core/Src/stm32f7xx_hal_msp.c **** 
1145:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 1 */
1146:Core/Src/stm32f7xx_hal_msp.c ****   }
1147:Core/Src/stm32f7xx_hal_msp.c ****   else if(huart->Instance==USART6)
1148:Core/Src/stm32f7xx_hal_msp.c ****   {
1149:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN USART6_MspInit 0 */
1150:Core/Src/stm32f7xx_hal_msp.c **** 
1151:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END USART6_MspInit 0 */
1152:Core/Src/stm32f7xx_hal_msp.c **** 
1153:Core/Src/stm32f7xx_hal_msp.c ****   /** Initializes the peripherals clock
1154:Core/Src/stm32f7xx_hal_msp.c ****   */
1155:Core/Src/stm32f7xx_hal_msp.c ****     PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART6;
1156:Core/Src/stm32f7xx_hal_msp.c ****     PeriphClkInitStruct.Usart6ClockSelection = RCC_USART6CLKSOURCE_PCLK2;
1157:Core/Src/stm32f7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
1158:Core/Src/stm32f7xx_hal_msp.c ****     {
1159:Core/Src/stm32f7xx_hal_msp.c ****       Error_Handler();
1160:Core/Src/stm32f7xx_hal_msp.c ****     }
1161:Core/Src/stm32f7xx_hal_msp.c **** 
1162:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock enable */
1163:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_USART6_CLK_ENABLE();
1164:Core/Src/stm32f7xx_hal_msp.c **** 
1165:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
1166:Core/Src/stm32f7xx_hal_msp.c ****     /**USART6 GPIO Configuration
1167:Core/Src/stm32f7xx_hal_msp.c ****     PC7     ------> USART6_RX
1168:Core/Src/stm32f7xx_hal_msp.c ****     PC6     ------> USART6_TX
1169:Core/Src/stm32f7xx_hal_msp.c ****     */
1170:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pin = VCP_RX_Pin|VCP_TX_Pin;
1171:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
ARM GAS  C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s 			page 22


1172:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
1173:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
1174:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
1175:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
1176:Core/Src/stm32f7xx_hal_msp.c **** 
1177:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN USART6_MspInit 1 */
1178:Core/Src/stm32f7xx_hal_msp.c **** 
1179:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END USART6_MspInit 1 */
1180:Core/Src/stm32f7xx_hal_msp.c ****   }
1181:Core/Src/stm32f7xx_hal_msp.c **** 
1182:Core/Src/stm32f7xx_hal_msp.c **** }
1183:Core/Src/stm32f7xx_hal_msp.c **** 
1184:Core/Src/stm32f7xx_hal_msp.c **** /**
1185:Core/Src/stm32f7xx_hal_msp.c **** * @brief UART MSP De-Initialization
1186:Core/Src/stm32f7xx_hal_msp.c **** * This function freeze the hardware resources used in this example
1187:Core/Src/stm32f7xx_hal_msp.c **** * @param huart: UART handle pointer
1188:Core/Src/stm32f7xx_hal_msp.c **** * @retval None
1189:Core/Src/stm32f7xx_hal_msp.c **** */
1190:Core/Src/stm32f7xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
1191:Core/Src/stm32f7xx_hal_msp.c **** {
1192:Core/Src/stm32f7xx_hal_msp.c ****   if(huart->Instance==UART4)
1193:Core/Src/stm32f7xx_hal_msp.c ****   {
1194:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN UART4_MspDeInit 0 */
1195:Core/Src/stm32f7xx_hal_msp.c **** 
1196:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END UART4_MspDeInit 0 */
1197:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock disable */
1198:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_UART4_CLK_DISABLE();
1199:Core/Src/stm32f7xx_hal_msp.c **** 
1200:Core/Src/stm32f7xx_hal_msp.c ****     /**UART4 GPIO Configuration
1201:Core/Src/stm32f7xx_hal_msp.c ****     PA1     ------> UART4_RX
1202:Core/Src/stm32f7xx_hal_msp.c ****     PA0-WKUP     ------> UART4_TX
1203:Core/Src/stm32f7xx_hal_msp.c ****     */
1204:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_1|GPIO_PIN_0);
1205:Core/Src/stm32f7xx_hal_msp.c **** 
1206:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN UART4_MspDeInit 1 */
1207:Core/Src/stm32f7xx_hal_msp.c **** 
1208:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END UART4_MspDeInit 1 */
1209:Core/Src/stm32f7xx_hal_msp.c ****   }
1210:Core/Src/stm32f7xx_hal_msp.c ****   else if(huart->Instance==UART5)
1211:Core/Src/stm32f7xx_hal_msp.c ****   {
1212:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN UART5_MspDeInit 0 */
1213:Core/Src/stm32f7xx_hal_msp.c **** 
1214:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END UART5_MspDeInit 0 */
1215:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock disable */
1216:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_UART5_CLK_DISABLE();
1217:Core/Src/stm32f7xx_hal_msp.c **** 
1218:Core/Src/stm32f7xx_hal_msp.c ****     /**UART5 GPIO Configuration
1219:Core/Src/stm32f7xx_hal_msp.c ****     PC12     ------> UART5_TX
1220:Core/Src/stm32f7xx_hal_msp.c ****     PD2     ------> UART5_RX
1221:Core/Src/stm32f7xx_hal_msp.c ****     */
1222:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_DeInit(UART_TXD_WIFI_RX_GPIO_Port, UART_TXD_WIFI_RX_Pin);
1223:Core/Src/stm32f7xx_hal_msp.c **** 
1224:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_DeInit(UART_RXD_WIFI_TX_GPIO_Port, UART_RXD_WIFI_TX_Pin);
1225:Core/Src/stm32f7xx_hal_msp.c **** 
1226:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN UART5_MspDeInit 1 */
1227:Core/Src/stm32f7xx_hal_msp.c **** 
1228:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END UART5_MspDeInit 1 */
ARM GAS  C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s 			page 23


1229:Core/Src/stm32f7xx_hal_msp.c ****   }
1230:Core/Src/stm32f7xx_hal_msp.c ****   else if(huart->Instance==UART7)
1231:Core/Src/stm32f7xx_hal_msp.c ****   {
1232:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN UART7_MspDeInit 0 */
1233:Core/Src/stm32f7xx_hal_msp.c **** 
1234:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END UART7_MspDeInit 0 */
1235:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock disable */
1236:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_UART7_CLK_DISABLE();
1237:Core/Src/stm32f7xx_hal_msp.c **** 
1238:Core/Src/stm32f7xx_hal_msp.c ****     /**UART7 GPIO Configuration
1239:Core/Src/stm32f7xx_hal_msp.c ****     PF7     ------> UART7_TX
1240:Core/Src/stm32f7xx_hal_msp.c ****     PF6     ------> UART7_RX
1241:Core/Src/stm32f7xx_hal_msp.c ****     PF9     ------> UART7_CTS
1242:Core/Src/stm32f7xx_hal_msp.c ****     PF8     ------> UART7_RTS
1243:Core/Src/stm32f7xx_hal_msp.c ****     */
1244:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOF, PMOD_UART7_TXD_Pin|PMOD_UART7_RXD_Pin|PMOD_UART7_CTS_Pin|PMOD_UART7_RTS_
1245:Core/Src/stm32f7xx_hal_msp.c **** 
1246:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN UART7_MspDeInit 1 */
1247:Core/Src/stm32f7xx_hal_msp.c **** 
1248:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END UART7_MspDeInit 1 */
1249:Core/Src/stm32f7xx_hal_msp.c ****   }
1250:Core/Src/stm32f7xx_hal_msp.c ****   else if(huart->Instance==USART2)
1251:Core/Src/stm32f7xx_hal_msp.c ****   {
1252:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 0 */
1253:Core/Src/stm32f7xx_hal_msp.c **** 
1254:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 0 */
1255:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock disable */
1256:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_DISABLE();
1257:Core/Src/stm32f7xx_hal_msp.c **** 
1258:Core/Src/stm32f7xx_hal_msp.c ****     /**USART2 GPIO Configuration
1259:Core/Src/stm32f7xx_hal_msp.c ****     PA2     ------> USART2_TX
1260:Core/Src/stm32f7xx_hal_msp.c ****     PA3     ------> USART2_RX
1261:Core/Src/stm32f7xx_hal_msp.c ****     */
1262:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, ARD_D1_USART2_TX_Pin|ARD_D0_USART2_RX_Pin);
1263:Core/Src/stm32f7xx_hal_msp.c **** 
1264:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 1 */
1265:Core/Src/stm32f7xx_hal_msp.c **** 
1266:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 1 */
1267:Core/Src/stm32f7xx_hal_msp.c ****   }
1268:Core/Src/stm32f7xx_hal_msp.c ****   else if(huart->Instance==USART6)
1269:Core/Src/stm32f7xx_hal_msp.c ****   {
1270:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN USART6_MspDeInit 0 */
1271:Core/Src/stm32f7xx_hal_msp.c **** 
1272:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END USART6_MspDeInit 0 */
1273:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock disable */
1274:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_USART6_CLK_DISABLE();
1275:Core/Src/stm32f7xx_hal_msp.c **** 
1276:Core/Src/stm32f7xx_hal_msp.c ****     /**USART6 GPIO Configuration
1277:Core/Src/stm32f7xx_hal_msp.c ****     PC7     ------> USART6_RX
1278:Core/Src/stm32f7xx_hal_msp.c ****     PC6     ------> USART6_TX
1279:Core/Src/stm32f7xx_hal_msp.c ****     */
1280:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOC, VCP_RX_Pin|VCP_TX_Pin);
1281:Core/Src/stm32f7xx_hal_msp.c **** 
1282:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN USART6_MspDeInit 1 */
1283:Core/Src/stm32f7xx_hal_msp.c **** 
1284:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END USART6_MspDeInit 1 */
1285:Core/Src/stm32f7xx_hal_msp.c ****   }
ARM GAS  C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s 			page 24


1286:Core/Src/stm32f7xx_hal_msp.c **** 
1287:Core/Src/stm32f7xx_hal_msp.c **** }
1288:Core/Src/stm32f7xx_hal_msp.c **** 
1289:Core/Src/stm32f7xx_hal_msp.c **** static uint32_t FMC_Initialized = 0;
1290:Core/Src/stm32f7xx_hal_msp.c **** 
1291:Core/Src/stm32f7xx_hal_msp.c **** static void HAL_FMC_MspInit(void){
  28              		.loc 1 1291 34 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 24
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 F0B5     		push	{r4, r5, r6, r7, lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 20
  35              		.cfi_offset 4, -20
  36              		.cfi_offset 5, -16
  37              		.cfi_offset 6, -12
  38              		.cfi_offset 7, -8
  39              		.cfi_offset 14, -4
  40 0002 87B0     		sub	sp, sp, #28
  41              	.LCFI1:
  42              		.cfi_def_cfa_offset 48
1292:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN FMC_MspInit 0 */
1293:Core/Src/stm32f7xx_hal_msp.c **** 
1294:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END FMC_MspInit 0 */
1295:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct ={0};
  43              		.loc 1 1295 3 view .LVU1
  44              		.loc 1 1295 20 is_stmt 0 view .LVU2
  45 0004 0023     		movs	r3, #0
  46 0006 0193     		str	r3, [sp, #4]
  47 0008 0293     		str	r3, [sp, #8]
  48 000a 0393     		str	r3, [sp, #12]
  49 000c 0493     		str	r3, [sp, #16]
  50 000e 0593     		str	r3, [sp, #20]
1296:Core/Src/stm32f7xx_hal_msp.c ****   if (FMC_Initialized) {
  51              		.loc 1 1296 3 is_stmt 1 view .LVU3
  52              		.loc 1 1296 7 is_stmt 0 view .LVU4
  53 0010 254B     		ldr	r3, .L6
  54 0012 1B68     		ldr	r3, [r3]
  55              		.loc 1 1296 6 view .LVU5
  56 0014 0BB1     		cbz	r3, .L5
  57              	.L1:
1297:Core/Src/stm32f7xx_hal_msp.c ****     return;
1298:Core/Src/stm32f7xx_hal_msp.c ****   }
1299:Core/Src/stm32f7xx_hal_msp.c ****   FMC_Initialized = 1;
1300:Core/Src/stm32f7xx_hal_msp.c **** 
1301:Core/Src/stm32f7xx_hal_msp.c ****   /* Peripheral clock enable */
1302:Core/Src/stm32f7xx_hal_msp.c ****   __HAL_RCC_FMC_CLK_ENABLE();
1303:Core/Src/stm32f7xx_hal_msp.c **** 
1304:Core/Src/stm32f7xx_hal_msp.c ****   /** FMC GPIO Configuration
1305:Core/Src/stm32f7xx_hal_msp.c ****   PE1   ------> FMC_NBL1
1306:Core/Src/stm32f7xx_hal_msp.c ****   PE0   ------> FMC_NBL0
1307:Core/Src/stm32f7xx_hal_msp.c ****   PD7   ------> FMC_NE1
1308:Core/Src/stm32f7xx_hal_msp.c ****   PB7   ------> FMC_NL
1309:Core/Src/stm32f7xx_hal_msp.c ****   PD0   ------> FMC_D2
1310:Core/Src/stm32f7xx_hal_msp.c ****   PG9   ------> FMC_NE2
1311:Core/Src/stm32f7xx_hal_msp.c ****   PD5   ------> FMC_NWE
1312:Core/Src/stm32f7xx_hal_msp.c ****   PD1   ------> FMC_D3
ARM GAS  C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s 			page 25


1313:Core/Src/stm32f7xx_hal_msp.c ****   PD4   ------> FMC_NOE
1314:Core/Src/stm32f7xx_hal_msp.c ****   PF0   ------> FMC_A0
1315:Core/Src/stm32f7xx_hal_msp.c ****   PF2   ------> FMC_A2
1316:Core/Src/stm32f7xx_hal_msp.c ****   PF3   ------> FMC_A3
1317:Core/Src/stm32f7xx_hal_msp.c ****   PF4   ------> FMC_A4
1318:Core/Src/stm32f7xx_hal_msp.c ****   PF5   ------> FMC_A5
1319:Core/Src/stm32f7xx_hal_msp.c ****   PG5   ------> FMC_A15
1320:Core/Src/stm32f7xx_hal_msp.c ****   PG4   ------> FMC_A14
1321:Core/Src/stm32f7xx_hal_msp.c ****   PG3   ------> FMC_A13
1322:Core/Src/stm32f7xx_hal_msp.c ****   PD15   ------> FMC_D1
1323:Core/Src/stm32f7xx_hal_msp.c ****   PG2   ------> FMC_A12
1324:Core/Src/stm32f7xx_hal_msp.c ****   PG1   ------> FMC_A11
1325:Core/Src/stm32f7xx_hal_msp.c ****   PD14   ------> FMC_D0
1326:Core/Src/stm32f7xx_hal_msp.c ****   PF13   ------> FMC_A7
1327:Core/Src/stm32f7xx_hal_msp.c ****   PG0   ------> FMC_A10
1328:Core/Src/stm32f7xx_hal_msp.c ****   PE13   ------> FMC_D10
1329:Core/Src/stm32f7xx_hal_msp.c ****   PD12   ------> FMC_A17
1330:Core/Src/stm32f7xx_hal_msp.c ****   PD11   ------> FMC_A16
1331:Core/Src/stm32f7xx_hal_msp.c ****   PD10   ------> FMC_D15
1332:Core/Src/stm32f7xx_hal_msp.c ****   PF12   ------> FMC_A6
1333:Core/Src/stm32f7xx_hal_msp.c ****   PF15   ------> FMC_A9
1334:Core/Src/stm32f7xx_hal_msp.c ****   PE8   ------> FMC_D5
1335:Core/Src/stm32f7xx_hal_msp.c ****   PE9   ------> FMC_D6
1336:Core/Src/stm32f7xx_hal_msp.c ****   PE11   ------> FMC_D8
1337:Core/Src/stm32f7xx_hal_msp.c ****   PE14   ------> FMC_D11
1338:Core/Src/stm32f7xx_hal_msp.c ****   PD9   ------> FMC_D14
1339:Core/Src/stm32f7xx_hal_msp.c ****   PD8   ------> FMC_D13
1340:Core/Src/stm32f7xx_hal_msp.c ****   PF14   ------> FMC_A8
1341:Core/Src/stm32f7xx_hal_msp.c ****   PE7   ------> FMC_D4
1342:Core/Src/stm32f7xx_hal_msp.c ****   PE10   ------> FMC_D7
1343:Core/Src/stm32f7xx_hal_msp.c ****   PE12   ------> FMC_D9
1344:Core/Src/stm32f7xx_hal_msp.c ****   PE15   ------> FMC_D12
1345:Core/Src/stm32f7xx_hal_msp.c ****   */
1346:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Pin = PSRAM_NBL1_Pin|PSRAM_NBL0_Pin|LCD_PSRAM_D10_Pin|LCD_PSRAM_D5_Pin
1347:Core/Src/stm32f7xx_hal_msp.c ****                           |LCD_PSRAM_D6_Pin|LCD_PSRAM_D8_Pin|LCD_PSRAM_D11_Pin|LCD_PSRAM_D4_Pin
1348:Core/Src/stm32f7xx_hal_msp.c ****                           |LCD_PSRAM_D7_Pin|LCD_PSRAM_D9_Pin|LCD_PSRAM_D12_Pin;
1349:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
1350:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
1351:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
1352:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
1353:Core/Src/stm32f7xx_hal_msp.c ****   HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
1354:Core/Src/stm32f7xx_hal_msp.c **** 
1355:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Pin = PSRAM_NE1_Pin|LCD_PSRAM_D2_Pin|LCD_PSRAM_NWE_Pin|LCD_PSRAM_D3_Pin
1356:Core/Src/stm32f7xx_hal_msp.c ****                           |LCD_PSRAM_NWED4_Pin|LCD_PSRAM_D1_Pin|LCD_PSRAM_D0_Pin|PSRAM_A17_Pin
1357:Core/Src/stm32f7xx_hal_msp.c ****                           |PSRAM_A16_Pin|LCD_PSRAM_D15_Pin|LCD_PSRAM_D14_Pin|LCD_PSRAM_D13_Pin;
1358:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
1359:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
1360:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
1361:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
1362:Core/Src/stm32f7xx_hal_msp.c ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
1363:Core/Src/stm32f7xx_hal_msp.c **** 
1364:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Pin = NC1_Pin;
1365:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
1366:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
1367:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
1368:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
1369:Core/Src/stm32f7xx_hal_msp.c ****   HAL_GPIO_Init(NC1_GPIO_Port, &GPIO_InitStruct);
ARM GAS  C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s 			page 26


1370:Core/Src/stm32f7xx_hal_msp.c **** 
1371:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Pin = LCD_NE_Pin|PSRAM_A15_Pin|PSRAM_A14_Pin|PSRAM_A13_Pin
1372:Core/Src/stm32f7xx_hal_msp.c ****                           |PSRAM_A12_Pin|PSRAM_A11_Pin|PSRAM_A10_Pin;
1373:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
1374:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
1375:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
1376:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
1377:Core/Src/stm32f7xx_hal_msp.c ****   HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
1378:Core/Src/stm32f7xx_hal_msp.c **** 
1379:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Pin = PSRAM_A0_Pin|PSRAM_A2_Pin|PSRAM_A3_Pin|PSRAM_A4_Pin
1380:Core/Src/stm32f7xx_hal_msp.c ****                           |PSRAM_A5_Pin|PSRAM_A7_Pin|PSRAM_A6_Pin|PSRAM_A9_Pin
1381:Core/Src/stm32f7xx_hal_msp.c ****                           |PSRAM_A8_Pin;
1382:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
1383:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
1384:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
1385:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
1386:Core/Src/stm32f7xx_hal_msp.c ****   HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
1387:Core/Src/stm32f7xx_hal_msp.c **** 
1388:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN FMC_MspInit 1 */
1389:Core/Src/stm32f7xx_hal_msp.c **** 
1390:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END FMC_MspInit 1 */
1391:Core/Src/stm32f7xx_hal_msp.c **** }
  58              		.loc 1 1391 1 view .LVU6
  59 0016 07B0     		add	sp, sp, #28
  60              	.LCFI2:
  61              		.cfi_remember_state
  62              		.cfi_def_cfa_offset 20
  63              		@ sp needed
  64 0018 F0BD     		pop	{r4, r5, r6, r7, pc}
  65              	.L5:
  66              	.LCFI3:
  67              		.cfi_restore_state
1299:Core/Src/stm32f7xx_hal_msp.c **** 
  68              		.loc 1 1299 3 is_stmt 1 view .LVU7
1299:Core/Src/stm32f7xx_hal_msp.c **** 
  69              		.loc 1 1299 19 is_stmt 0 view .LVU8
  70 001a 234B     		ldr	r3, .L6
  71 001c 0122     		movs	r2, #1
  72 001e 1A60     		str	r2, [r3]
1302:Core/Src/stm32f7xx_hal_msp.c **** 
  73              		.loc 1 1302 3 is_stmt 1 view .LVU9
  74              	.LBB2:
1302:Core/Src/stm32f7xx_hal_msp.c **** 
  75              		.loc 1 1302 3 view .LVU10
1302:Core/Src/stm32f7xx_hal_msp.c **** 
  76              		.loc 1 1302 3 view .LVU11
  77 0020 224B     		ldr	r3, .L6+4
  78 0022 9A6B     		ldr	r2, [r3, #56]
  79 0024 42F00102 		orr	r2, r2, #1
  80 0028 9A63     		str	r2, [r3, #56]
1302:Core/Src/stm32f7xx_hal_msp.c **** 
  81              		.loc 1 1302 3 view .LVU12
  82 002a 9B6B     		ldr	r3, [r3, #56]
  83 002c 03F00103 		and	r3, r3, #1
  84 0030 0093     		str	r3, [sp]
1302:Core/Src/stm32f7xx_hal_msp.c **** 
  85              		.loc 1 1302 3 view .LVU13
ARM GAS  C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s 			page 27


  86 0032 009B     		ldr	r3, [sp]
  87              	.LBE2:
1302:Core/Src/stm32f7xx_hal_msp.c **** 
  88              		.loc 1 1302 3 view .LVU14
1346:Core/Src/stm32f7xx_hal_msp.c ****                           |LCD_PSRAM_D6_Pin|LCD_PSRAM_D8_Pin|LCD_PSRAM_D11_Pin|LCD_PSRAM_D4_Pin
  89              		.loc 1 1346 3 view .LVU15
1346:Core/Src/stm32f7xx_hal_msp.c ****                           |LCD_PSRAM_D6_Pin|LCD_PSRAM_D8_Pin|LCD_PSRAM_D11_Pin|LCD_PSRAM_D4_Pin
  90              		.loc 1 1346 23 is_stmt 0 view .LVU16
  91 0034 4FF68373 		movw	r3, #65411
  92 0038 0193     		str	r3, [sp, #4]
1349:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
  93              		.loc 1 1349 3 is_stmt 1 view .LVU17
1349:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
  94              		.loc 1 1349 24 is_stmt 0 view .LVU18
  95 003a 0226     		movs	r6, #2
  96 003c 0296     		str	r6, [sp, #8]
1350:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  97              		.loc 1 1350 3 is_stmt 1 view .LVU19
1351:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
  98              		.loc 1 1351 3 view .LVU20
1351:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
  99              		.loc 1 1351 25 is_stmt 0 view .LVU21
 100 003e 0325     		movs	r5, #3
 101 0040 0495     		str	r5, [sp, #16]
1352:Core/Src/stm32f7xx_hal_msp.c ****   HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 102              		.loc 1 1352 3 is_stmt 1 view .LVU22
1352:Core/Src/stm32f7xx_hal_msp.c ****   HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 103              		.loc 1 1352 29 is_stmt 0 view .LVU23
 104 0042 0C24     		movs	r4, #12
 105 0044 0594     		str	r4, [sp, #20]
1353:Core/Src/stm32f7xx_hal_msp.c **** 
 106              		.loc 1 1353 3 is_stmt 1 view .LVU24
 107 0046 01A9     		add	r1, sp, #4
 108 0048 1948     		ldr	r0, .L6+8
 109 004a FFF7FEFF 		bl	HAL_GPIO_Init
 110              	.LVL0:
1355:Core/Src/stm32f7xx_hal_msp.c ****                           |LCD_PSRAM_NWED4_Pin|LCD_PSRAM_D1_Pin|LCD_PSRAM_D0_Pin|PSRAM_A17_Pin
 111              		.loc 1 1355 3 view .LVU25
1355:Core/Src/stm32f7xx_hal_msp.c ****                           |LCD_PSRAM_NWED4_Pin|LCD_PSRAM_D1_Pin|LCD_PSRAM_D0_Pin|PSRAM_A17_Pin
 112              		.loc 1 1355 23 is_stmt 0 view .LVU26
 113 004e 4DF6B373 		movw	r3, #57267
 114 0052 0193     		str	r3, [sp, #4]
1358:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 115              		.loc 1 1358 3 is_stmt 1 view .LVU27
1358:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 116              		.loc 1 1358 24 is_stmt 0 view .LVU28
 117 0054 0296     		str	r6, [sp, #8]
1359:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 118              		.loc 1 1359 3 is_stmt 1 view .LVU29
1359:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 119              		.loc 1 1359 24 is_stmt 0 view .LVU30
 120 0056 0027     		movs	r7, #0
 121 0058 0397     		str	r7, [sp, #12]
1360:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 122              		.loc 1 1360 3 is_stmt 1 view .LVU31
1360:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 123              		.loc 1 1360 25 is_stmt 0 view .LVU32
ARM GAS  C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s 			page 28


 124 005a 0495     		str	r5, [sp, #16]
1361:Core/Src/stm32f7xx_hal_msp.c ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 125              		.loc 1 1361 3 is_stmt 1 view .LVU33
1361:Core/Src/stm32f7xx_hal_msp.c ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 126              		.loc 1 1361 29 is_stmt 0 view .LVU34
 127 005c 0594     		str	r4, [sp, #20]
1362:Core/Src/stm32f7xx_hal_msp.c **** 
 128              		.loc 1 1362 3 is_stmt 1 view .LVU35
 129 005e 01A9     		add	r1, sp, #4
 130 0060 1448     		ldr	r0, .L6+12
 131 0062 FFF7FEFF 		bl	HAL_GPIO_Init
 132              	.LVL1:
1364:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 133              		.loc 1 1364 3 view .LVU36
1364:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 134              		.loc 1 1364 23 is_stmt 0 view .LVU37
 135 0066 8023     		movs	r3, #128
 136 0068 0193     		str	r3, [sp, #4]
1365:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 137              		.loc 1 1365 3 is_stmt 1 view .LVU38
1365:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 138              		.loc 1 1365 24 is_stmt 0 view .LVU39
 139 006a 0296     		str	r6, [sp, #8]
1366:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 140              		.loc 1 1366 3 is_stmt 1 view .LVU40
1366:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 141              		.loc 1 1366 24 is_stmt 0 view .LVU41
 142 006c 0397     		str	r7, [sp, #12]
1367:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 143              		.loc 1 1367 3 is_stmt 1 view .LVU42
1367:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 144              		.loc 1 1367 25 is_stmt 0 view .LVU43
 145 006e 0495     		str	r5, [sp, #16]
1368:Core/Src/stm32f7xx_hal_msp.c ****   HAL_GPIO_Init(NC1_GPIO_Port, &GPIO_InitStruct);
 146              		.loc 1 1368 3 is_stmt 1 view .LVU44
1368:Core/Src/stm32f7xx_hal_msp.c ****   HAL_GPIO_Init(NC1_GPIO_Port, &GPIO_InitStruct);
 147              		.loc 1 1368 29 is_stmt 0 view .LVU45
 148 0070 0594     		str	r4, [sp, #20]
1369:Core/Src/stm32f7xx_hal_msp.c **** 
 149              		.loc 1 1369 3 is_stmt 1 view .LVU46
 150 0072 01A9     		add	r1, sp, #4
 151 0074 1048     		ldr	r0, .L6+16
 152 0076 FFF7FEFF 		bl	HAL_GPIO_Init
 153              	.LVL2:
1371:Core/Src/stm32f7xx_hal_msp.c ****                           |PSRAM_A12_Pin|PSRAM_A11_Pin|PSRAM_A10_Pin;
 154              		.loc 1 1371 3 view .LVU47
1371:Core/Src/stm32f7xx_hal_msp.c ****                           |PSRAM_A12_Pin|PSRAM_A11_Pin|PSRAM_A10_Pin;
 155              		.loc 1 1371 23 is_stmt 0 view .LVU48
 156 007a 40F23F23 		movw	r3, #575
 157 007e 0193     		str	r3, [sp, #4]
1373:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 158              		.loc 1 1373 3 is_stmt 1 view .LVU49
1373:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 159              		.loc 1 1373 24 is_stmt 0 view .LVU50
 160 0080 0296     		str	r6, [sp, #8]
1374:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 161              		.loc 1 1374 3 is_stmt 1 view .LVU51
ARM GAS  C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s 			page 29


1374:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 162              		.loc 1 1374 24 is_stmt 0 view .LVU52
 163 0082 0397     		str	r7, [sp, #12]
1375:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 164              		.loc 1 1375 3 is_stmt 1 view .LVU53
1375:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 165              		.loc 1 1375 25 is_stmt 0 view .LVU54
 166 0084 0495     		str	r5, [sp, #16]
1376:Core/Src/stm32f7xx_hal_msp.c ****   HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 167              		.loc 1 1376 3 is_stmt 1 view .LVU55
1376:Core/Src/stm32f7xx_hal_msp.c ****   HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 168              		.loc 1 1376 29 is_stmt 0 view .LVU56
 169 0086 0594     		str	r4, [sp, #20]
1377:Core/Src/stm32f7xx_hal_msp.c **** 
 170              		.loc 1 1377 3 is_stmt 1 view .LVU57
 171 0088 01A9     		add	r1, sp, #4
 172 008a 0C48     		ldr	r0, .L6+20
 173 008c FFF7FEFF 		bl	HAL_GPIO_Init
 174              	.LVL3:
1379:Core/Src/stm32f7xx_hal_msp.c ****                           |PSRAM_A5_Pin|PSRAM_A7_Pin|PSRAM_A6_Pin|PSRAM_A9_Pin
 175              		.loc 1 1379 3 view .LVU58
1379:Core/Src/stm32f7xx_hal_msp.c ****                           |PSRAM_A5_Pin|PSRAM_A7_Pin|PSRAM_A6_Pin|PSRAM_A9_Pin
 176              		.loc 1 1379 23 is_stmt 0 view .LVU59
 177 0090 4FF23D03 		movw	r3, #61501
 178 0094 0193     		str	r3, [sp, #4]
1382:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 179              		.loc 1 1382 3 is_stmt 1 view .LVU60
1382:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 180              		.loc 1 1382 24 is_stmt 0 view .LVU61
 181 0096 0296     		str	r6, [sp, #8]
1383:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 182              		.loc 1 1383 3 is_stmt 1 view .LVU62
1383:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 183              		.loc 1 1383 24 is_stmt 0 view .LVU63
 184 0098 0397     		str	r7, [sp, #12]
1384:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 185              		.loc 1 1384 3 is_stmt 1 view .LVU64
1384:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 186              		.loc 1 1384 25 is_stmt 0 view .LVU65
 187 009a 0495     		str	r5, [sp, #16]
1385:Core/Src/stm32f7xx_hal_msp.c ****   HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 188              		.loc 1 1385 3 is_stmt 1 view .LVU66
1385:Core/Src/stm32f7xx_hal_msp.c ****   HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 189              		.loc 1 1385 29 is_stmt 0 view .LVU67
 190 009c 0594     		str	r4, [sp, #20]
1386:Core/Src/stm32f7xx_hal_msp.c **** 
 191              		.loc 1 1386 3 is_stmt 1 view .LVU68
 192 009e 01A9     		add	r1, sp, #4
 193 00a0 0748     		ldr	r0, .L6+24
 194 00a2 FFF7FEFF 		bl	HAL_GPIO_Init
 195              	.LVL4:
 196 00a6 B6E7     		b	.L1
 197              	.L7:
 198              		.align	2
 199              	.L6:
 200 00a8 00000000 		.word	FMC_Initialized
 201 00ac 00380240 		.word	1073887232
ARM GAS  C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s 			page 30


 202 00b0 00100240 		.word	1073876992
 203 00b4 000C0240 		.word	1073875968
 204 00b8 00040240 		.word	1073873920
 205 00bc 00180240 		.word	1073879040
 206 00c0 00140240 		.word	1073878016
 207              		.cfi_endproc
 208              	.LFE157:
 210              		.section	.text.HAL_FMC_MspDeInit,"ax",%progbits
 211              		.align	1
 212              		.syntax unified
 213              		.thumb
 214              		.thumb_func
 216              	HAL_FMC_MspDeInit:
 217              	.LFB159:
1392:Core/Src/stm32f7xx_hal_msp.c **** 
1393:Core/Src/stm32f7xx_hal_msp.c **** void HAL_SRAM_MspInit(SRAM_HandleTypeDef* hsram){
1394:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN SRAM_MspInit 0 */
1395:Core/Src/stm32f7xx_hal_msp.c **** 
1396:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END SRAM_MspInit 0 */
1397:Core/Src/stm32f7xx_hal_msp.c ****   HAL_FMC_MspInit();
1398:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN SRAM_MspInit 1 */
1399:Core/Src/stm32f7xx_hal_msp.c **** 
1400:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END SRAM_MspInit 1 */
1401:Core/Src/stm32f7xx_hal_msp.c **** }
1402:Core/Src/stm32f7xx_hal_msp.c **** 
1403:Core/Src/stm32f7xx_hal_msp.c **** static uint32_t FMC_DeInitialized = 0;
1404:Core/Src/stm32f7xx_hal_msp.c **** 
1405:Core/Src/stm32f7xx_hal_msp.c **** static void HAL_FMC_MspDeInit(void){
 218              		.loc 1 1405 36 view -0
 219              		.cfi_startproc
 220              		@ args = 0, pretend = 0, frame = 0
 221              		@ frame_needed = 0, uses_anonymous_args = 0
 222 0000 08B5     		push	{r3, lr}
 223              	.LCFI4:
 224              		.cfi_def_cfa_offset 8
 225              		.cfi_offset 3, -8
 226              		.cfi_offset 14, -4
1406:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN FMC_MspDeInit 0 */
1407:Core/Src/stm32f7xx_hal_msp.c **** 
1408:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END FMC_MspDeInit 0 */
1409:Core/Src/stm32f7xx_hal_msp.c ****   if (FMC_DeInitialized) {
 227              		.loc 1 1409 3 view .LVU70
 228              		.loc 1 1409 7 is_stmt 0 view .LVU71
 229 0002 124B     		ldr	r3, .L12
 230 0004 1B68     		ldr	r3, [r3]
 231              		.loc 1 1409 6 view .LVU72
 232 0006 03B1     		cbz	r3, .L11
 233              	.L8:
1410:Core/Src/stm32f7xx_hal_msp.c ****     return;
1411:Core/Src/stm32f7xx_hal_msp.c ****   }
1412:Core/Src/stm32f7xx_hal_msp.c ****   FMC_DeInitialized = 1;
1413:Core/Src/stm32f7xx_hal_msp.c ****   /* Peripheral clock enable */
1414:Core/Src/stm32f7xx_hal_msp.c ****   __HAL_RCC_FMC_CLK_DISABLE();
1415:Core/Src/stm32f7xx_hal_msp.c **** 
1416:Core/Src/stm32f7xx_hal_msp.c ****   /** FMC GPIO Configuration
1417:Core/Src/stm32f7xx_hal_msp.c ****   PE1   ------> FMC_NBL1
1418:Core/Src/stm32f7xx_hal_msp.c ****   PE0   ------> FMC_NBL0
ARM GAS  C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s 			page 31


1419:Core/Src/stm32f7xx_hal_msp.c ****   PD7   ------> FMC_NE1
1420:Core/Src/stm32f7xx_hal_msp.c ****   PB7   ------> FMC_NL
1421:Core/Src/stm32f7xx_hal_msp.c ****   PD0   ------> FMC_D2
1422:Core/Src/stm32f7xx_hal_msp.c ****   PG9   ------> FMC_NE2
1423:Core/Src/stm32f7xx_hal_msp.c ****   PD5   ------> FMC_NWE
1424:Core/Src/stm32f7xx_hal_msp.c ****   PD1   ------> FMC_D3
1425:Core/Src/stm32f7xx_hal_msp.c ****   PD4   ------> FMC_NOE
1426:Core/Src/stm32f7xx_hal_msp.c ****   PF0   ------> FMC_A0
1427:Core/Src/stm32f7xx_hal_msp.c ****   PF2   ------> FMC_A2
1428:Core/Src/stm32f7xx_hal_msp.c ****   PF3   ------> FMC_A3
1429:Core/Src/stm32f7xx_hal_msp.c ****   PF4   ------> FMC_A4
1430:Core/Src/stm32f7xx_hal_msp.c ****   PF5   ------> FMC_A5
1431:Core/Src/stm32f7xx_hal_msp.c ****   PG5   ------> FMC_A15
1432:Core/Src/stm32f7xx_hal_msp.c ****   PG4   ------> FMC_A14
1433:Core/Src/stm32f7xx_hal_msp.c ****   PG3   ------> FMC_A13
1434:Core/Src/stm32f7xx_hal_msp.c ****   PD15   ------> FMC_D1
1435:Core/Src/stm32f7xx_hal_msp.c ****   PG2   ------> FMC_A12
1436:Core/Src/stm32f7xx_hal_msp.c ****   PG1   ------> FMC_A11
1437:Core/Src/stm32f7xx_hal_msp.c ****   PD14   ------> FMC_D0
1438:Core/Src/stm32f7xx_hal_msp.c ****   PF13   ------> FMC_A7
1439:Core/Src/stm32f7xx_hal_msp.c ****   PG0   ------> FMC_A10
1440:Core/Src/stm32f7xx_hal_msp.c ****   PE13   ------> FMC_D10
1441:Core/Src/stm32f7xx_hal_msp.c ****   PD12   ------> FMC_A17
1442:Core/Src/stm32f7xx_hal_msp.c ****   PD11   ------> FMC_A16
1443:Core/Src/stm32f7xx_hal_msp.c ****   PD10   ------> FMC_D15
1444:Core/Src/stm32f7xx_hal_msp.c ****   PF12   ------> FMC_A6
1445:Core/Src/stm32f7xx_hal_msp.c ****   PF15   ------> FMC_A9
1446:Core/Src/stm32f7xx_hal_msp.c ****   PE8   ------> FMC_D5
1447:Core/Src/stm32f7xx_hal_msp.c ****   PE9   ------> FMC_D6
1448:Core/Src/stm32f7xx_hal_msp.c ****   PE11   ------> FMC_D8
1449:Core/Src/stm32f7xx_hal_msp.c ****   PE14   ------> FMC_D11
1450:Core/Src/stm32f7xx_hal_msp.c ****   PD9   ------> FMC_D14
1451:Core/Src/stm32f7xx_hal_msp.c ****   PD8   ------> FMC_D13
1452:Core/Src/stm32f7xx_hal_msp.c ****   PF14   ------> FMC_A8
1453:Core/Src/stm32f7xx_hal_msp.c ****   PE7   ------> FMC_D4
1454:Core/Src/stm32f7xx_hal_msp.c ****   PE10   ------> FMC_D7
1455:Core/Src/stm32f7xx_hal_msp.c ****   PE12   ------> FMC_D9
1456:Core/Src/stm32f7xx_hal_msp.c ****   PE15   ------> FMC_D12
1457:Core/Src/stm32f7xx_hal_msp.c ****   */
1458:Core/Src/stm32f7xx_hal_msp.c ****   HAL_GPIO_DeInit(GPIOE, PSRAM_NBL1_Pin|PSRAM_NBL0_Pin|LCD_PSRAM_D10_Pin|LCD_PSRAM_D5_Pin
1459:Core/Src/stm32f7xx_hal_msp.c ****                           |LCD_PSRAM_D6_Pin|LCD_PSRAM_D8_Pin|LCD_PSRAM_D11_Pin|LCD_PSRAM_D4_Pin
1460:Core/Src/stm32f7xx_hal_msp.c ****                           |LCD_PSRAM_D7_Pin|LCD_PSRAM_D9_Pin|LCD_PSRAM_D12_Pin);
1461:Core/Src/stm32f7xx_hal_msp.c **** 
1462:Core/Src/stm32f7xx_hal_msp.c ****   HAL_GPIO_DeInit(GPIOD, PSRAM_NE1_Pin|LCD_PSRAM_D2_Pin|LCD_PSRAM_NWE_Pin|LCD_PSRAM_D3_Pin
1463:Core/Src/stm32f7xx_hal_msp.c ****                           |LCD_PSRAM_NWED4_Pin|LCD_PSRAM_D1_Pin|LCD_PSRAM_D0_Pin|PSRAM_A17_Pin
1464:Core/Src/stm32f7xx_hal_msp.c ****                           |PSRAM_A16_Pin|LCD_PSRAM_D15_Pin|LCD_PSRAM_D14_Pin|LCD_PSRAM_D13_Pin);
1465:Core/Src/stm32f7xx_hal_msp.c **** 
1466:Core/Src/stm32f7xx_hal_msp.c ****   HAL_GPIO_DeInit(NC1_GPIO_Port, NC1_Pin);
1467:Core/Src/stm32f7xx_hal_msp.c **** 
1468:Core/Src/stm32f7xx_hal_msp.c ****   HAL_GPIO_DeInit(GPIOG, LCD_NE_Pin|PSRAM_A15_Pin|PSRAM_A14_Pin|PSRAM_A13_Pin
1469:Core/Src/stm32f7xx_hal_msp.c ****                           |PSRAM_A12_Pin|PSRAM_A11_Pin|PSRAM_A10_Pin);
1470:Core/Src/stm32f7xx_hal_msp.c **** 
1471:Core/Src/stm32f7xx_hal_msp.c ****   HAL_GPIO_DeInit(GPIOF, PSRAM_A0_Pin|PSRAM_A2_Pin|PSRAM_A3_Pin|PSRAM_A4_Pin
1472:Core/Src/stm32f7xx_hal_msp.c ****                           |PSRAM_A5_Pin|PSRAM_A7_Pin|PSRAM_A6_Pin|PSRAM_A9_Pin
1473:Core/Src/stm32f7xx_hal_msp.c ****                           |PSRAM_A8_Pin);
1474:Core/Src/stm32f7xx_hal_msp.c **** 
1475:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN FMC_MspDeInit 1 */
ARM GAS  C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s 			page 32


1476:Core/Src/stm32f7xx_hal_msp.c **** 
1477:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END FMC_MspDeInit 1 */
1478:Core/Src/stm32f7xx_hal_msp.c **** }
 234              		.loc 1 1478 1 view .LVU73
 235 0008 08BD     		pop	{r3, pc}
 236              	.L11:
1412:Core/Src/stm32f7xx_hal_msp.c ****   /* Peripheral clock enable */
 237              		.loc 1 1412 3 is_stmt 1 view .LVU74
1412:Core/Src/stm32f7xx_hal_msp.c ****   /* Peripheral clock enable */
 238              		.loc 1 1412 21 is_stmt 0 view .LVU75
 239 000a 104B     		ldr	r3, .L12
 240 000c 0122     		movs	r2, #1
 241 000e 1A60     		str	r2, [r3]
1414:Core/Src/stm32f7xx_hal_msp.c **** 
 242              		.loc 1 1414 3 is_stmt 1 view .LVU76
 243 0010 0F4A     		ldr	r2, .L12+4
 244 0012 936B     		ldr	r3, [r2, #56]
 245 0014 23F00103 		bic	r3, r3, #1
 246 0018 9363     		str	r3, [r2, #56]
1458:Core/Src/stm32f7xx_hal_msp.c ****                           |LCD_PSRAM_D6_Pin|LCD_PSRAM_D8_Pin|LCD_PSRAM_D11_Pin|LCD_PSRAM_D4_Pin
 247              		.loc 1 1458 3 view .LVU77
 248 001a 4FF68371 		movw	r1, #65411
 249 001e 0D48     		ldr	r0, .L12+8
 250 0020 FFF7FEFF 		bl	HAL_GPIO_DeInit
 251              	.LVL5:
1462:Core/Src/stm32f7xx_hal_msp.c ****                           |LCD_PSRAM_NWED4_Pin|LCD_PSRAM_D1_Pin|LCD_PSRAM_D0_Pin|PSRAM_A17_Pin
 252              		.loc 1 1462 3 view .LVU78
 253 0024 4DF6B371 		movw	r1, #57267
 254 0028 0B48     		ldr	r0, .L12+12
 255 002a FFF7FEFF 		bl	HAL_GPIO_DeInit
 256              	.LVL6:
1466:Core/Src/stm32f7xx_hal_msp.c **** 
 257              		.loc 1 1466 3 view .LVU79
 258 002e 8021     		movs	r1, #128
 259 0030 0A48     		ldr	r0, .L12+16
 260 0032 FFF7FEFF 		bl	HAL_GPIO_DeInit
 261              	.LVL7:
1468:Core/Src/stm32f7xx_hal_msp.c ****                           |PSRAM_A12_Pin|PSRAM_A11_Pin|PSRAM_A10_Pin);
 262              		.loc 1 1468 3 view .LVU80
 263 0036 40F23F21 		movw	r1, #575
 264 003a 0948     		ldr	r0, .L12+20
 265 003c FFF7FEFF 		bl	HAL_GPIO_DeInit
 266              	.LVL8:
1471:Core/Src/stm32f7xx_hal_msp.c ****                           |PSRAM_A5_Pin|PSRAM_A7_Pin|PSRAM_A6_Pin|PSRAM_A9_Pin
 267              		.loc 1 1471 3 view .LVU81
 268 0040 4FF23D01 		movw	r1, #61501
 269 0044 0748     		ldr	r0, .L12+24
 270 0046 FFF7FEFF 		bl	HAL_GPIO_DeInit
 271              	.LVL9:
 272 004a DDE7     		b	.L8
 273              	.L13:
 274              		.align	2
 275              	.L12:
 276 004c 00000000 		.word	FMC_DeInitialized
 277 0050 00380240 		.word	1073887232
 278 0054 00100240 		.word	1073876992
 279 0058 000C0240 		.word	1073875968
ARM GAS  C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s 			page 33


 280 005c 00040240 		.word	1073873920
 281 0060 00180240 		.word	1073879040
 282 0064 00140240 		.word	1073878016
 283              		.cfi_endproc
 284              	.LFE159:
 286              		.section	.text.HAL_MspInit,"ax",%progbits
 287              		.align	1
 288              		.global	HAL_MspInit
 289              		.syntax unified
 290              		.thumb
 291              		.thumb_func
 293              	HAL_MspInit:
 294              	.LFB141:
  67:Core/Src/stm32f7xx_hal_msp.c **** 
 295              		.loc 1 67 1 view -0
 296              		.cfi_startproc
 297              		@ args = 0, pretend = 0, frame = 8
 298              		@ frame_needed = 0, uses_anonymous_args = 0
 299              		@ link register save eliminated.
 300 0000 82B0     		sub	sp, sp, #8
 301              	.LCFI5:
 302              		.cfi_def_cfa_offset 8
  73:Core/Src/stm32f7xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
 303              		.loc 1 73 3 view .LVU83
 304              	.LBB3:
  73:Core/Src/stm32f7xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
 305              		.loc 1 73 3 view .LVU84
  73:Core/Src/stm32f7xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
 306              		.loc 1 73 3 view .LVU85
 307 0002 0A4B     		ldr	r3, .L16
 308 0004 1A6C     		ldr	r2, [r3, #64]
 309 0006 42F08052 		orr	r2, r2, #268435456
 310 000a 1A64     		str	r2, [r3, #64]
  73:Core/Src/stm32f7xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
 311              		.loc 1 73 3 view .LVU86
 312 000c 1A6C     		ldr	r2, [r3, #64]
 313 000e 02F08052 		and	r2, r2, #268435456
 314 0012 0092     		str	r2, [sp]
  73:Core/Src/stm32f7xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
 315              		.loc 1 73 3 view .LVU87
 316 0014 009A     		ldr	r2, [sp]
 317              	.LBE3:
  73:Core/Src/stm32f7xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
 318              		.loc 1 73 3 view .LVU88
  74:Core/Src/stm32f7xx_hal_msp.c **** 
 319              		.loc 1 74 3 view .LVU89
 320              	.LBB4:
  74:Core/Src/stm32f7xx_hal_msp.c **** 
 321              		.loc 1 74 3 view .LVU90
  74:Core/Src/stm32f7xx_hal_msp.c **** 
 322              		.loc 1 74 3 view .LVU91
 323 0016 5A6C     		ldr	r2, [r3, #68]
 324 0018 42F48042 		orr	r2, r2, #16384
 325 001c 5A64     		str	r2, [r3, #68]
  74:Core/Src/stm32f7xx_hal_msp.c **** 
 326              		.loc 1 74 3 view .LVU92
 327 001e 5B6C     		ldr	r3, [r3, #68]
ARM GAS  C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s 			page 34


 328 0020 03F48043 		and	r3, r3, #16384
 329 0024 0193     		str	r3, [sp, #4]
  74:Core/Src/stm32f7xx_hal_msp.c **** 
 330              		.loc 1 74 3 view .LVU93
 331 0026 019B     		ldr	r3, [sp, #4]
 332              	.LBE4:
  74:Core/Src/stm32f7xx_hal_msp.c **** 
 333              		.loc 1 74 3 view .LVU94
  81:Core/Src/stm32f7xx_hal_msp.c **** 
 334              		.loc 1 81 1 is_stmt 0 view .LVU95
 335 0028 02B0     		add	sp, sp, #8
 336              	.LCFI6:
 337              		.cfi_def_cfa_offset 0
 338              		@ sp needed
 339 002a 7047     		bx	lr
 340              	.L17:
 341              		.align	2
 342              	.L16:
 343 002c 00380240 		.word	1073887232
 344              		.cfi_endproc
 345              	.LFE141:
 347              		.section	.text.HAL_ADC_MspInit,"ax",%progbits
 348              		.align	1
 349              		.global	HAL_ADC_MspInit
 350              		.syntax unified
 351              		.thumb
 352              		.thumb_func
 354              	HAL_ADC_MspInit:
 355              	.LVL10:
 356              	.LFB142:
  90:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 357              		.loc 1 90 1 is_stmt 1 view -0
 358              		.cfi_startproc
 359              		@ args = 0, pretend = 0, frame = 56
 360              		@ frame_needed = 0, uses_anonymous_args = 0
  90:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 361              		.loc 1 90 1 is_stmt 0 view .LVU97
 362 0000 10B5     		push	{r4, lr}
 363              	.LCFI7:
 364              		.cfi_def_cfa_offset 8
 365              		.cfi_offset 4, -8
 366              		.cfi_offset 14, -4
 367 0002 8EB0     		sub	sp, sp, #56
 368              	.LCFI8:
 369              		.cfi_def_cfa_offset 64
  91:Core/Src/stm32f7xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 370              		.loc 1 91 3 is_stmt 1 view .LVU98
  91:Core/Src/stm32f7xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 371              		.loc 1 91 20 is_stmt 0 view .LVU99
 372 0004 0023     		movs	r3, #0
 373 0006 0993     		str	r3, [sp, #36]
 374 0008 0A93     		str	r3, [sp, #40]
 375 000a 0B93     		str	r3, [sp, #44]
 376 000c 0C93     		str	r3, [sp, #48]
 377 000e 0D93     		str	r3, [sp, #52]
  92:Core/Src/stm32f7xx_hal_msp.c ****   {
 378              		.loc 1 92 3 is_stmt 1 view .LVU100
ARM GAS  C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s 			page 35


  92:Core/Src/stm32f7xx_hal_msp.c ****   {
 379              		.loc 1 92 10 is_stmt 0 view .LVU101
 380 0010 0368     		ldr	r3, [r0]
  92:Core/Src/stm32f7xx_hal_msp.c ****   {
 381              		.loc 1 92 5 view .LVU102
 382 0012 4E4A     		ldr	r2, .L26
 383 0014 9342     		cmp	r3, r2
 384 0016 07D0     		beq	.L23
 126:Core/Src/stm32f7xx_hal_msp.c ****   {
 385              		.loc 1 126 8 is_stmt 1 view .LVU103
 126:Core/Src/stm32f7xx_hal_msp.c ****   {
 386              		.loc 1 126 10 is_stmt 0 view .LVU104
 387 0018 4D4A     		ldr	r2, .L26+4
 388 001a 9342     		cmp	r3, r2
 389 001c 3AD0     		beq	.L24
 160:Core/Src/stm32f7xx_hal_msp.c ****   {
 390              		.loc 1 160 8 is_stmt 1 view .LVU105
 160:Core/Src/stm32f7xx_hal_msp.c ****   {
 391              		.loc 1 160 10 is_stmt 0 view .LVU106
 392 001e 4D4A     		ldr	r2, .L26+8
 393 0020 9342     		cmp	r3, r2
 394 0022 6DD0     		beq	.L25
 395              	.LVL11:
 396              	.L18:
 185:Core/Src/stm32f7xx_hal_msp.c **** 
 397              		.loc 1 185 1 view .LVU107
 398 0024 0EB0     		add	sp, sp, #56
 399              	.LCFI9:
 400              		.cfi_remember_state
 401              		.cfi_def_cfa_offset 8
 402              		@ sp needed
 403 0026 10BD     		pop	{r4, pc}
 404              	.LVL12:
 405              	.L23:
 406              	.LCFI10:
 407              		.cfi_restore_state
  98:Core/Src/stm32f7xx_hal_msp.c **** 
 408              		.loc 1 98 5 is_stmt 1 view .LVU108
 409              	.LBB5:
  98:Core/Src/stm32f7xx_hal_msp.c **** 
 410              		.loc 1 98 5 view .LVU109
  98:Core/Src/stm32f7xx_hal_msp.c **** 
 411              		.loc 1 98 5 view .LVU110
 412 0028 4B4B     		ldr	r3, .L26+12
 413 002a 5A6C     		ldr	r2, [r3, #68]
 414 002c 42F48072 		orr	r2, r2, #256
 415 0030 5A64     		str	r2, [r3, #68]
  98:Core/Src/stm32f7xx_hal_msp.c **** 
 416              		.loc 1 98 5 view .LVU111
 417 0032 5A6C     		ldr	r2, [r3, #68]
 418 0034 02F48072 		and	r2, r2, #256
 419 0038 0192     		str	r2, [sp, #4]
  98:Core/Src/stm32f7xx_hal_msp.c **** 
 420              		.loc 1 98 5 view .LVU112
 421 003a 019A     		ldr	r2, [sp, #4]
 422              	.LBE5:
  98:Core/Src/stm32f7xx_hal_msp.c **** 
ARM GAS  C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s 			page 36


 423              		.loc 1 98 5 view .LVU113
 100:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 424              		.loc 1 100 5 view .LVU114
 425              	.LBB6:
 100:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 426              		.loc 1 100 5 view .LVU115
 100:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 427              		.loc 1 100 5 view .LVU116
 428 003c 1A6B     		ldr	r2, [r3, #48]
 429 003e 42F00402 		orr	r2, r2, #4
 430 0042 1A63     		str	r2, [r3, #48]
 100:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 431              		.loc 1 100 5 view .LVU117
 432 0044 1A6B     		ldr	r2, [r3, #48]
 433 0046 02F00402 		and	r2, r2, #4
 434 004a 0292     		str	r2, [sp, #8]
 100:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 435              		.loc 1 100 5 view .LVU118
 436 004c 029A     		ldr	r2, [sp, #8]
 437              	.LBE6:
 100:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 438              		.loc 1 100 5 view .LVU119
 101:Core/Src/stm32f7xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 439              		.loc 1 101 5 view .LVU120
 440              	.LBB7:
 101:Core/Src/stm32f7xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 441              		.loc 1 101 5 view .LVU121
 101:Core/Src/stm32f7xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 442              		.loc 1 101 5 view .LVU122
 443 004e 1A6B     		ldr	r2, [r3, #48]
 444 0050 42F00102 		orr	r2, r2, #1
 445 0054 1A63     		str	r2, [r3, #48]
 101:Core/Src/stm32f7xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 446              		.loc 1 101 5 view .LVU123
 447 0056 1B6B     		ldr	r3, [r3, #48]
 448 0058 03F00103 		and	r3, r3, #1
 449 005c 0393     		str	r3, [sp, #12]
 101:Core/Src/stm32f7xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 450              		.loc 1 101 5 view .LVU124
 451 005e 039B     		ldr	r3, [sp, #12]
 452              	.LBE7:
 101:Core/Src/stm32f7xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 453              		.loc 1 101 5 view .LVU125
 109:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 454              		.loc 1 109 5 view .LVU126
 109:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 455              		.loc 1 109 25 is_stmt 0 view .LVU127
 456 0060 1323     		movs	r3, #19
 457 0062 0993     		str	r3, [sp, #36]
 110:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 458              		.loc 1 110 5 is_stmt 1 view .LVU128
 110:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 459              		.loc 1 110 26 is_stmt 0 view .LVU129
 460 0064 0324     		movs	r4, #3
 461 0066 0A94     		str	r4, [sp, #40]
 111:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 462              		.loc 1 111 5 is_stmt 1 view .LVU130
ARM GAS  C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s 			page 37


 112:Core/Src/stm32f7xx_hal_msp.c **** 
 463              		.loc 1 112 5 view .LVU131
 464 0068 09A9     		add	r1, sp, #36
 465 006a 3C48     		ldr	r0, .L26+16
 466              	.LVL13:
 112:Core/Src/stm32f7xx_hal_msp.c **** 
 467              		.loc 1 112 5 is_stmt 0 view .LVU132
 468 006c FFF7FEFF 		bl	HAL_GPIO_Init
 469              	.LVL14:
 114:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 470              		.loc 1 114 5 is_stmt 1 view .LVU133
 114:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 471              		.loc 1 114 25 is_stmt 0 view .LVU134
 472 0070 5023     		movs	r3, #80
 473 0072 0993     		str	r3, [sp, #36]
 115:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 474              		.loc 1 115 5 is_stmt 1 view .LVU135
 115:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 475              		.loc 1 115 26 is_stmt 0 view .LVU136
 476 0074 0A94     		str	r4, [sp, #40]
 116:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 477              		.loc 1 116 5 is_stmt 1 view .LVU137
 116:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 478              		.loc 1 116 26 is_stmt 0 view .LVU138
 479 0076 0024     		movs	r4, #0
 480 0078 0B94     		str	r4, [sp, #44]
 117:Core/Src/stm32f7xx_hal_msp.c **** 
 481              		.loc 1 117 5 is_stmt 1 view .LVU139
 482 007a 09A9     		add	r1, sp, #36
 483 007c 3848     		ldr	r0, .L26+20
 484 007e FFF7FEFF 		bl	HAL_GPIO_Init
 485              	.LVL15:
 120:Core/Src/stm32f7xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(ADC_IRQn);
 486              		.loc 1 120 5 view .LVU140
 487 0082 2246     		mov	r2, r4
 488 0084 2146     		mov	r1, r4
 489 0086 1220     		movs	r0, #18
 490 0088 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 491              	.LVL16:
 121:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 1 */
 492              		.loc 1 121 5 view .LVU141
 493 008c 1220     		movs	r0, #18
 494 008e FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 495              	.LVL17:
 496 0092 C7E7     		b	.L18
 497              	.LVL18:
 498              	.L24:
 132:Core/Src/stm32f7xx_hal_msp.c **** 
 499              		.loc 1 132 5 view .LVU142
 500              	.LBB8:
 132:Core/Src/stm32f7xx_hal_msp.c **** 
 501              		.loc 1 132 5 view .LVU143
 132:Core/Src/stm32f7xx_hal_msp.c **** 
 502              		.loc 1 132 5 view .LVU144
 503 0094 304B     		ldr	r3, .L26+12
 504 0096 5A6C     		ldr	r2, [r3, #68]
 505 0098 42F40072 		orr	r2, r2, #512
ARM GAS  C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s 			page 38


 506 009c 5A64     		str	r2, [r3, #68]
 132:Core/Src/stm32f7xx_hal_msp.c **** 
 507              		.loc 1 132 5 view .LVU145
 508 009e 5A6C     		ldr	r2, [r3, #68]
 509 00a0 02F40072 		and	r2, r2, #512
 510 00a4 0492     		str	r2, [sp, #16]
 132:Core/Src/stm32f7xx_hal_msp.c **** 
 511              		.loc 1 132 5 view .LVU146
 512 00a6 049A     		ldr	r2, [sp, #16]
 513              	.LBE8:
 132:Core/Src/stm32f7xx_hal_msp.c **** 
 514              		.loc 1 132 5 view .LVU147
 134:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 515              		.loc 1 134 5 view .LVU148
 516              	.LBB9:
 134:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 517              		.loc 1 134 5 view .LVU149
 134:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 518              		.loc 1 134 5 view .LVU150
 519 00a8 1A6B     		ldr	r2, [r3, #48]
 520 00aa 42F00402 		orr	r2, r2, #4
 521 00ae 1A63     		str	r2, [r3, #48]
 134:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 522              		.loc 1 134 5 view .LVU151
 523 00b0 1A6B     		ldr	r2, [r3, #48]
 524 00b2 02F00402 		and	r2, r2, #4
 525 00b6 0592     		str	r2, [sp, #20]
 134:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 526              		.loc 1 134 5 view .LVU152
 527 00b8 059A     		ldr	r2, [sp, #20]
 528              	.LBE9:
 134:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 529              		.loc 1 134 5 view .LVU153
 135:Core/Src/stm32f7xx_hal_msp.c ****     /**ADC2 GPIO Configuration
 530              		.loc 1 135 5 view .LVU154
 531              	.LBB10:
 135:Core/Src/stm32f7xx_hal_msp.c ****     /**ADC2 GPIO Configuration
 532              		.loc 1 135 5 view .LVU155
 135:Core/Src/stm32f7xx_hal_msp.c ****     /**ADC2 GPIO Configuration
 533              		.loc 1 135 5 view .LVU156
 534 00ba 1A6B     		ldr	r2, [r3, #48]
 535 00bc 42F00102 		orr	r2, r2, #1
 536 00c0 1A63     		str	r2, [r3, #48]
 135:Core/Src/stm32f7xx_hal_msp.c ****     /**ADC2 GPIO Configuration
 537              		.loc 1 135 5 view .LVU157
 538 00c2 1B6B     		ldr	r3, [r3, #48]
 539 00c4 03F00103 		and	r3, r3, #1
 540 00c8 0693     		str	r3, [sp, #24]
 135:Core/Src/stm32f7xx_hal_msp.c ****     /**ADC2 GPIO Configuration
 541              		.loc 1 135 5 view .LVU158
 542 00ca 069B     		ldr	r3, [sp, #24]
 543              	.LBE10:
 135:Core/Src/stm32f7xx_hal_msp.c ****     /**ADC2 GPIO Configuration
 544              		.loc 1 135 5 view .LVU159
 143:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 545              		.loc 1 143 5 view .LVU160
 143:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
ARM GAS  C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s 			page 39


 546              		.loc 1 143 25 is_stmt 0 view .LVU161
 547 00cc 1323     		movs	r3, #19
 548 00ce 0993     		str	r3, [sp, #36]
 144:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 549              		.loc 1 144 5 is_stmt 1 view .LVU162
 144:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 550              		.loc 1 144 26 is_stmt 0 view .LVU163
 551 00d0 0324     		movs	r4, #3
 552 00d2 0A94     		str	r4, [sp, #40]
 145:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 553              		.loc 1 145 5 is_stmt 1 view .LVU164
 146:Core/Src/stm32f7xx_hal_msp.c **** 
 554              		.loc 1 146 5 view .LVU165
 555 00d4 09A9     		add	r1, sp, #36
 556 00d6 2148     		ldr	r0, .L26+16
 557              	.LVL19:
 146:Core/Src/stm32f7xx_hal_msp.c **** 
 558              		.loc 1 146 5 is_stmt 0 view .LVU166
 559 00d8 FFF7FEFF 		bl	HAL_GPIO_Init
 560              	.LVL20:
 148:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 561              		.loc 1 148 5 is_stmt 1 view .LVU167
 148:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 562              		.loc 1 148 25 is_stmt 0 view .LVU168
 563 00dc 5023     		movs	r3, #80
 564 00de 0993     		str	r3, [sp, #36]
 149:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 565              		.loc 1 149 5 is_stmt 1 view .LVU169
 149:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 566              		.loc 1 149 26 is_stmt 0 view .LVU170
 567 00e0 0A94     		str	r4, [sp, #40]
 150:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 568              		.loc 1 150 5 is_stmt 1 view .LVU171
 150:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 569              		.loc 1 150 26 is_stmt 0 view .LVU172
 570 00e2 0024     		movs	r4, #0
 571 00e4 0B94     		str	r4, [sp, #44]
 151:Core/Src/stm32f7xx_hal_msp.c **** 
 572              		.loc 1 151 5 is_stmt 1 view .LVU173
 573 00e6 09A9     		add	r1, sp, #36
 574 00e8 1D48     		ldr	r0, .L26+20
 575 00ea FFF7FEFF 		bl	HAL_GPIO_Init
 576              	.LVL21:
 154:Core/Src/stm32f7xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(ADC_IRQn);
 577              		.loc 1 154 5 view .LVU174
 578 00ee 2246     		mov	r2, r4
 579 00f0 2146     		mov	r1, r4
 580 00f2 1220     		movs	r0, #18
 581 00f4 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 582              	.LVL22:
 155:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN ADC2_MspInit 1 */
 583              		.loc 1 155 5 view .LVU175
 584 00f8 1220     		movs	r0, #18
 585 00fa FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 586              	.LVL23:
 587 00fe 91E7     		b	.L18
 588              	.LVL24:
ARM GAS  C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s 			page 40


 589              	.L25:
 166:Core/Src/stm32f7xx_hal_msp.c **** 
 590              		.loc 1 166 5 view .LVU176
 591              	.LBB11:
 166:Core/Src/stm32f7xx_hal_msp.c **** 
 592              		.loc 1 166 5 view .LVU177
 166:Core/Src/stm32f7xx_hal_msp.c **** 
 593              		.loc 1 166 5 view .LVU178
 594 0100 154B     		ldr	r3, .L26+12
 595 0102 5A6C     		ldr	r2, [r3, #68]
 596 0104 42F48062 		orr	r2, r2, #1024
 597 0108 5A64     		str	r2, [r3, #68]
 166:Core/Src/stm32f7xx_hal_msp.c **** 
 598              		.loc 1 166 5 view .LVU179
 599 010a 5A6C     		ldr	r2, [r3, #68]
 600 010c 02F48062 		and	r2, r2, #1024
 601 0110 0792     		str	r2, [sp, #28]
 166:Core/Src/stm32f7xx_hal_msp.c **** 
 602              		.loc 1 166 5 view .LVU180
 603 0112 079A     		ldr	r2, [sp, #28]
 604              	.LBE11:
 166:Core/Src/stm32f7xx_hal_msp.c **** 
 605              		.loc 1 166 5 view .LVU181
 168:Core/Src/stm32f7xx_hal_msp.c ****     /**ADC3 GPIO Configuration
 606              		.loc 1 168 5 view .LVU182
 607              	.LBB12:
 168:Core/Src/stm32f7xx_hal_msp.c ****     /**ADC3 GPIO Configuration
 608              		.loc 1 168 5 view .LVU183
 168:Core/Src/stm32f7xx_hal_msp.c ****     /**ADC3 GPIO Configuration
 609              		.loc 1 168 5 view .LVU184
 610 0114 1A6B     		ldr	r2, [r3, #48]
 611 0116 42F02002 		orr	r2, r2, #32
 612 011a 1A63     		str	r2, [r3, #48]
 168:Core/Src/stm32f7xx_hal_msp.c ****     /**ADC3 GPIO Configuration
 613              		.loc 1 168 5 view .LVU185
 614 011c 1B6B     		ldr	r3, [r3, #48]
 615 011e 03F02003 		and	r3, r3, #32
 616 0122 0893     		str	r3, [sp, #32]
 168:Core/Src/stm32f7xx_hal_msp.c ****     /**ADC3 GPIO Configuration
 617              		.loc 1 168 5 view .LVU186
 618 0124 089B     		ldr	r3, [sp, #32]
 619              	.LBE12:
 168:Core/Src/stm32f7xx_hal_msp.c ****     /**ADC3 GPIO Configuration
 620              		.loc 1 168 5 view .LVU187
 172:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 621              		.loc 1 172 5 view .LVU188
 172:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 622              		.loc 1 172 25 is_stmt 0 view .LVU189
 623 0126 4FF48063 		mov	r3, #1024
 624 012a 0993     		str	r3, [sp, #36]
 173:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 625              		.loc 1 173 5 is_stmt 1 view .LVU190
 173:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 626              		.loc 1 173 26 is_stmt 0 view .LVU191
 627 012c 0323     		movs	r3, #3
 628 012e 0A93     		str	r3, [sp, #40]
 174:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(ARD_A3_ADC3_IN8_GPIO_Port, &GPIO_InitStruct);
ARM GAS  C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s 			page 41


 629              		.loc 1 174 5 is_stmt 1 view .LVU192
 175:Core/Src/stm32f7xx_hal_msp.c **** 
 630              		.loc 1 175 5 view .LVU193
 631 0130 09A9     		add	r1, sp, #36
 632 0132 0C48     		ldr	r0, .L26+24
 633              	.LVL25:
 175:Core/Src/stm32f7xx_hal_msp.c **** 
 634              		.loc 1 175 5 is_stmt 0 view .LVU194
 635 0134 FFF7FEFF 		bl	HAL_GPIO_Init
 636              	.LVL26:
 178:Core/Src/stm32f7xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(ADC_IRQn);
 637              		.loc 1 178 5 is_stmt 1 view .LVU195
 638 0138 0022     		movs	r2, #0
 639 013a 1146     		mov	r1, r2
 640 013c 1220     		movs	r0, #18
 641 013e FFF7FEFF 		bl	HAL_NVIC_SetPriority
 642              	.LVL27:
 179:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN ADC3_MspInit 1 */
 643              		.loc 1 179 5 view .LVU196
 644 0142 1220     		movs	r0, #18
 645 0144 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 646              	.LVL28:
 185:Core/Src/stm32f7xx_hal_msp.c **** 
 647              		.loc 1 185 1 is_stmt 0 view .LVU197
 648 0148 6CE7     		b	.L18
 649              	.L27:
 650 014a 00BF     		.align	2
 651              	.L26:
 652 014c 00200140 		.word	1073815552
 653 0150 00210140 		.word	1073815808
 654 0154 00220140 		.word	1073816064
 655 0158 00380240 		.word	1073887232
 656 015c 00080240 		.word	1073874944
 657 0160 00000240 		.word	1073872896
 658 0164 00140240 		.word	1073878016
 659              		.cfi_endproc
 660              	.LFE142:
 662              		.section	.text.HAL_ADC_MspDeInit,"ax",%progbits
 663              		.align	1
 664              		.global	HAL_ADC_MspDeInit
 665              		.syntax unified
 666              		.thumb
 667              		.thumb_func
 669              	HAL_ADC_MspDeInit:
 670              	.LVL29:
 671              	.LFB143:
 194:Core/Src/stm32f7xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 672              		.loc 1 194 1 is_stmt 1 view -0
 673              		.cfi_startproc
 674              		@ args = 0, pretend = 0, frame = 0
 675              		@ frame_needed = 0, uses_anonymous_args = 0
 194:Core/Src/stm32f7xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 676              		.loc 1 194 1 is_stmt 0 view .LVU199
 677 0000 08B5     		push	{r3, lr}
 678              	.LCFI11:
 679              		.cfi_def_cfa_offset 8
 680              		.cfi_offset 3, -8
ARM GAS  C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s 			page 42


 681              		.cfi_offset 14, -4
 195:Core/Src/stm32f7xx_hal_msp.c ****   {
 682              		.loc 1 195 3 is_stmt 1 view .LVU200
 195:Core/Src/stm32f7xx_hal_msp.c ****   {
 683              		.loc 1 195 10 is_stmt 0 view .LVU201
 684 0002 0368     		ldr	r3, [r0]
 195:Core/Src/stm32f7xx_hal_msp.c ****   {
 685              		.loc 1 195 5 view .LVU202
 686 0004 194A     		ldr	r2, .L36
 687 0006 9342     		cmp	r3, r2
 688 0008 06D0     		beq	.L33
 227:Core/Src/stm32f7xx_hal_msp.c ****   {
 689              		.loc 1 227 8 is_stmt 1 view .LVU203
 227:Core/Src/stm32f7xx_hal_msp.c ****   {
 690              		.loc 1 227 10 is_stmt 0 view .LVU204
 691 000a 194A     		ldr	r2, .L36+4
 692 000c 9342     		cmp	r3, r2
 693 000e 12D0     		beq	.L34
 259:Core/Src/stm32f7xx_hal_msp.c ****   {
 694              		.loc 1 259 8 is_stmt 1 view .LVU205
 259:Core/Src/stm32f7xx_hal_msp.c ****   {
 695              		.loc 1 259 10 is_stmt 0 view .LVU206
 696 0010 184A     		ldr	r2, .L36+8
 697 0012 9342     		cmp	r3, r2
 698 0014 1DD0     		beq	.L35
 699              	.LVL30:
 700              	.L28:
 286:Core/Src/stm32f7xx_hal_msp.c **** 
 701              		.loc 1 286 1 view .LVU207
 702 0016 08BD     		pop	{r3, pc}
 703              	.LVL31:
 704              	.L33:
 201:Core/Src/stm32f7xx_hal_msp.c **** 
 705              		.loc 1 201 5 is_stmt 1 view .LVU208
 706 0018 02F58C32 		add	r2, r2, #71680
 707 001c 536C     		ldr	r3, [r2, #68]
 708 001e 23F48073 		bic	r3, r3, #256
 709 0022 5364     		str	r3, [r2, #68]
 210:Core/Src/stm32f7xx_hal_msp.c **** 
 710              		.loc 1 210 5 view .LVU209
 711 0024 1321     		movs	r1, #19
 712 0026 1448     		ldr	r0, .L36+12
 713              	.LVL32:
 210:Core/Src/stm32f7xx_hal_msp.c **** 
 714              		.loc 1 210 5 is_stmt 0 view .LVU210
 715 0028 FFF7FEFF 		bl	HAL_GPIO_DeInit
 716              	.LVL33:
 212:Core/Src/stm32f7xx_hal_msp.c **** 
 717              		.loc 1 212 5 is_stmt 1 view .LVU211
 718 002c 5021     		movs	r1, #80
 719 002e 1348     		ldr	r0, .L36+16
 720 0030 FFF7FEFF 		bl	HAL_GPIO_DeInit
 721              	.LVL34:
 722 0034 EFE7     		b	.L28
 723              	.LVL35:
 724              	.L34:
 233:Core/Src/stm32f7xx_hal_msp.c **** 
ARM GAS  C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s 			page 43


 725              		.loc 1 233 5 view .LVU212
 726 0036 124A     		ldr	r2, .L36+20
 727 0038 536C     		ldr	r3, [r2, #68]
 728 003a 23F40073 		bic	r3, r3, #512
 729 003e 5364     		str	r3, [r2, #68]
 242:Core/Src/stm32f7xx_hal_msp.c **** 
 730              		.loc 1 242 5 view .LVU213
 731 0040 1321     		movs	r1, #19
 732 0042 0D48     		ldr	r0, .L36+12
 733              	.LVL36:
 242:Core/Src/stm32f7xx_hal_msp.c **** 
 734              		.loc 1 242 5 is_stmt 0 view .LVU214
 735 0044 FFF7FEFF 		bl	HAL_GPIO_DeInit
 736              	.LVL37:
 244:Core/Src/stm32f7xx_hal_msp.c **** 
 737              		.loc 1 244 5 is_stmt 1 view .LVU215
 738 0048 5021     		movs	r1, #80
 739 004a 0C48     		ldr	r0, .L36+16
 740 004c FFF7FEFF 		bl	HAL_GPIO_DeInit
 741              	.LVL38:
 742 0050 E1E7     		b	.L28
 743              	.LVL39:
 744              	.L35:
 265:Core/Src/stm32f7xx_hal_msp.c **** 
 745              		.loc 1 265 5 view .LVU216
 746 0052 02F58B32 		add	r2, r2, #71168
 747 0056 536C     		ldr	r3, [r2, #68]
 748 0058 23F48063 		bic	r3, r3, #1024
 749 005c 5364     		str	r3, [r2, #68]
 270:Core/Src/stm32f7xx_hal_msp.c **** 
 750              		.loc 1 270 5 view .LVU217
 751 005e 4FF48061 		mov	r1, #1024
 752 0062 0848     		ldr	r0, .L36+24
 753              	.LVL40:
 270:Core/Src/stm32f7xx_hal_msp.c **** 
 754              		.loc 1 270 5 is_stmt 0 view .LVU218
 755 0064 FFF7FEFF 		bl	HAL_GPIO_DeInit
 756              	.LVL41:
 286:Core/Src/stm32f7xx_hal_msp.c **** 
 757              		.loc 1 286 1 view .LVU219
 758 0068 D5E7     		b	.L28
 759              	.L37:
 760 006a 00BF     		.align	2
 761              	.L36:
 762 006c 00200140 		.word	1073815552
 763 0070 00210140 		.word	1073815808
 764 0074 00220140 		.word	1073816064
 765 0078 00080240 		.word	1073874944
 766 007c 00000240 		.word	1073872896
 767 0080 00380240 		.word	1073887232
 768 0084 00140240 		.word	1073878016
 769              		.cfi_endproc
 770              	.LFE143:
 772              		.section	.text.HAL_I2C_MspInit,"ax",%progbits
 773              		.align	1
 774              		.global	HAL_I2C_MspInit
 775              		.syntax unified
ARM GAS  C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s 			page 44


 776              		.thumb
 777              		.thumb_func
 779              	HAL_I2C_MspInit:
 780              	.LVL42:
 781              	.LFB144:
 295:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 782              		.loc 1 295 1 is_stmt 1 view -0
 783              		.cfi_startproc
 784              		@ args = 0, pretend = 0, frame = 176
 785              		@ frame_needed = 0, uses_anonymous_args = 0
 295:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 786              		.loc 1 295 1 is_stmt 0 view .LVU221
 787 0000 2DE9F043 		push	{r4, r5, r6, r7, r8, r9, lr}
 788              	.LCFI12:
 789              		.cfi_def_cfa_offset 28
 790              		.cfi_offset 4, -28
 791              		.cfi_offset 5, -24
 792              		.cfi_offset 6, -20
 793              		.cfi_offset 7, -16
 794              		.cfi_offset 8, -12
 795              		.cfi_offset 9, -8
 796              		.cfi_offset 14, -4
 797 0004 ADB0     		sub	sp, sp, #180
 798              	.LCFI13:
 799              		.cfi_def_cfa_offset 208
 800 0006 0446     		mov	r4, r0
 296:Core/Src/stm32f7xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 801              		.loc 1 296 3 is_stmt 1 view .LVU222
 296:Core/Src/stm32f7xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 802              		.loc 1 296 20 is_stmt 0 view .LVU223
 803 0008 0021     		movs	r1, #0
 804 000a 2791     		str	r1, [sp, #156]
 805 000c 2891     		str	r1, [sp, #160]
 806 000e 2991     		str	r1, [sp, #164]
 807 0010 2A91     		str	r1, [sp, #168]
 808 0012 2B91     		str	r1, [sp, #172]
 297:Core/Src/stm32f7xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 809              		.loc 1 297 3 is_stmt 1 view .LVU224
 297:Core/Src/stm32f7xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 810              		.loc 1 297 28 is_stmt 0 view .LVU225
 811 0014 8022     		movs	r2, #128
 812 0016 07A8     		add	r0, sp, #28
 813              	.LVL43:
 297:Core/Src/stm32f7xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 814              		.loc 1 297 28 view .LVU226
 815 0018 FFF7FEFF 		bl	memset
 816              	.LVL44:
 298:Core/Src/stm32f7xx_hal_msp.c ****   {
 817              		.loc 1 298 3 is_stmt 1 view .LVU227
 298:Core/Src/stm32f7xx_hal_msp.c ****   {
 818              		.loc 1 298 10 is_stmt 0 view .LVU228
 819 001c 2368     		ldr	r3, [r4]
 298:Core/Src/stm32f7xx_hal_msp.c ****   {
 820              		.loc 1 298 5 view .LVU229
 821 001e 554A     		ldr	r2, .L52
 822 0020 9342     		cmp	r3, r2
 823 0022 08D0     		beq	.L46
ARM GAS  C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s 			page 45


 331:Core/Src/stm32f7xx_hal_msp.c ****   {
 824              		.loc 1 331 8 is_stmt 1 view .LVU230
 331:Core/Src/stm32f7xx_hal_msp.c ****   {
 825              		.loc 1 331 10 is_stmt 0 view .LVU231
 826 0024 544A     		ldr	r2, .L52+4
 827 0026 9342     		cmp	r3, r2
 828 0028 32D0     		beq	.L47
 364:Core/Src/stm32f7xx_hal_msp.c ****   {
 829              		.loc 1 364 8 is_stmt 1 view .LVU232
 364:Core/Src/stm32f7xx_hal_msp.c ****   {
 830              		.loc 1 364 10 is_stmt 0 view .LVU233
 831 002a 544A     		ldr	r2, .L52+8
 832 002c 9342     		cmp	r3, r2
 833 002e 5BD0     		beq	.L48
 834              	.LVL45:
 835              	.L38:
 406:Core/Src/stm32f7xx_hal_msp.c **** 
 836              		.loc 1 406 1 view .LVU234
 837 0030 2DB0     		add	sp, sp, #180
 838              	.LCFI14:
 839              		.cfi_remember_state
 840              		.cfi_def_cfa_offset 28
 841              		@ sp needed
 842 0032 BDE8F083 		pop	{r4, r5, r6, r7, r8, r9, pc}
 843              	.LVL46:
 844              	.L46:
 845              	.LCFI15:
 846              		.cfi_restore_state
 306:Core/Src/stm32f7xx_hal_msp.c ****     PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 847              		.loc 1 306 5 is_stmt 1 view .LVU235
 306:Core/Src/stm32f7xx_hal_msp.c ****     PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 848              		.loc 1 306 46 is_stmt 0 view .LVU236
 849 0036 4FF48043 		mov	r3, #16384
 850 003a 0793     		str	r3, [sp, #28]
 307:Core/Src/stm32f7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 851              		.loc 1 307 5 is_stmt 1 view .LVU237
 308:Core/Src/stm32f7xx_hal_msp.c ****     {
 852              		.loc 1 308 5 view .LVU238
 308:Core/Src/stm32f7xx_hal_msp.c ****     {
 853              		.loc 1 308 9 is_stmt 0 view .LVU239
 854 003c 07A8     		add	r0, sp, #28
 855 003e FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 856              	.LVL47:
 308:Core/Src/stm32f7xx_hal_msp.c ****     {
 857              		.loc 1 308 8 view .LVU240
 858 0042 10BB     		cbnz	r0, .L49
 859              	.L40:
 313:Core/Src/stm32f7xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 860              		.loc 1 313 5 is_stmt 1 view .LVU241
 861              	.LBB13:
 313:Core/Src/stm32f7xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 862              		.loc 1 313 5 view .LVU242
 313:Core/Src/stm32f7xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 863              		.loc 1 313 5 view .LVU243
 864 0044 4E4C     		ldr	r4, .L52+12
 865              	.LVL48:
 313:Core/Src/stm32f7xx_hal_msp.c ****     /**I2C1 GPIO Configuration
ARM GAS  C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s 			page 46


 866              		.loc 1 313 5 is_stmt 0 view .LVU244
 867 0046 236B     		ldr	r3, [r4, #48]
 868 0048 43F00203 		orr	r3, r3, #2
 869 004c 2363     		str	r3, [r4, #48]
 313:Core/Src/stm32f7xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 870              		.loc 1 313 5 is_stmt 1 view .LVU245
 871 004e 236B     		ldr	r3, [r4, #48]
 872 0050 03F00203 		and	r3, r3, #2
 873 0054 0093     		str	r3, [sp]
 313:Core/Src/stm32f7xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 874              		.loc 1 313 5 view .LVU246
 875 0056 009B     		ldr	r3, [sp]
 876              	.LBE13:
 313:Core/Src/stm32f7xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 877              		.loc 1 313 5 view .LVU247
 318:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 878              		.loc 1 318 5 view .LVU248
 318:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 879              		.loc 1 318 25 is_stmt 0 view .LVU249
 880 0058 4FF44073 		mov	r3, #768
 881 005c 2793     		str	r3, [sp, #156]
 319:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 882              		.loc 1 319 5 is_stmt 1 view .LVU250
 319:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 883              		.loc 1 319 26 is_stmt 0 view .LVU251
 884 005e 1223     		movs	r3, #18
 885 0060 2893     		str	r3, [sp, #160]
 320:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 886              		.loc 1 320 5 is_stmt 1 view .LVU252
 320:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 887              		.loc 1 320 26 is_stmt 0 view .LVU253
 888 0062 0123     		movs	r3, #1
 889 0064 2993     		str	r3, [sp, #164]
 321:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 890              		.loc 1 321 5 is_stmt 1 view .LVU254
 321:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 891              		.loc 1 321 27 is_stmt 0 view .LVU255
 892 0066 0323     		movs	r3, #3
 893 0068 2A93     		str	r3, [sp, #168]
 322:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 894              		.loc 1 322 5 is_stmt 1 view .LVU256
 322:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 895              		.loc 1 322 31 is_stmt 0 view .LVU257
 896 006a 0423     		movs	r3, #4
 897 006c 2B93     		str	r3, [sp, #172]
 323:Core/Src/stm32f7xx_hal_msp.c **** 
 898              		.loc 1 323 5 is_stmt 1 view .LVU258
 899 006e 27A9     		add	r1, sp, #156
 900 0070 4448     		ldr	r0, .L52+16
 901 0072 FFF7FEFF 		bl	HAL_GPIO_Init
 902              	.LVL49:
 326:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 903              		.loc 1 326 5 view .LVU259
 904              	.LBB14:
 326:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 905              		.loc 1 326 5 view .LVU260
 326:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
ARM GAS  C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s 			page 47


 906              		.loc 1 326 5 view .LVU261
 907 0076 236C     		ldr	r3, [r4, #64]
 908 0078 43F40013 		orr	r3, r3, #2097152
 909 007c 2364     		str	r3, [r4, #64]
 326:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 910              		.loc 1 326 5 view .LVU262
 911 007e 236C     		ldr	r3, [r4, #64]
 912 0080 03F40013 		and	r3, r3, #2097152
 913 0084 0193     		str	r3, [sp, #4]
 326:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 914              		.loc 1 326 5 view .LVU263
 915 0086 019B     		ldr	r3, [sp, #4]
 916              	.LBE14:
 326:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 917              		.loc 1 326 5 view .LVU264
 918 0088 D2E7     		b	.L38
 919              	.LVL50:
 920              	.L49:
 310:Core/Src/stm32f7xx_hal_msp.c ****     }
 921              		.loc 1 310 7 view .LVU265
 922 008a FFF7FEFF 		bl	Error_Handler
 923              	.LVL51:
 924 008e D9E7     		b	.L40
 925              	.L47:
 339:Core/Src/stm32f7xx_hal_msp.c ****     PeriphClkInitStruct.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 926              		.loc 1 339 5 view .LVU266
 339:Core/Src/stm32f7xx_hal_msp.c ****     PeriphClkInitStruct.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 927              		.loc 1 339 46 is_stmt 0 view .LVU267
 928 0090 4FF40043 		mov	r3, #32768
 929 0094 0793     		str	r3, [sp, #28]
 340:Core/Src/stm32f7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 930              		.loc 1 340 5 is_stmt 1 view .LVU268
 341:Core/Src/stm32f7xx_hal_msp.c ****     {
 931              		.loc 1 341 5 view .LVU269
 341:Core/Src/stm32f7xx_hal_msp.c ****     {
 932              		.loc 1 341 9 is_stmt 0 view .LVU270
 933 0096 07A8     		add	r0, sp, #28
 934 0098 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 935              	.LVL52:
 341:Core/Src/stm32f7xx_hal_msp.c ****     {
 936              		.loc 1 341 8 view .LVU271
 937 009c 08BB     		cbnz	r0, .L50
 938              	.L43:
 346:Core/Src/stm32f7xx_hal_msp.c ****     /**I2C2 GPIO Configuration
 939              		.loc 1 346 5 is_stmt 1 view .LVU272
 940              	.LBB15:
 346:Core/Src/stm32f7xx_hal_msp.c ****     /**I2C2 GPIO Configuration
 941              		.loc 1 346 5 view .LVU273
 346:Core/Src/stm32f7xx_hal_msp.c ****     /**I2C2 GPIO Configuration
 942              		.loc 1 346 5 view .LVU274
 943 009e 384C     		ldr	r4, .L52+12
 944              	.LVL53:
 346:Core/Src/stm32f7xx_hal_msp.c ****     /**I2C2 GPIO Configuration
 945              		.loc 1 346 5 is_stmt 0 view .LVU275
 946 00a0 236B     		ldr	r3, [r4, #48]
 947 00a2 43F08003 		orr	r3, r3, #128
 948 00a6 2363     		str	r3, [r4, #48]
ARM GAS  C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s 			page 48


 346:Core/Src/stm32f7xx_hal_msp.c ****     /**I2C2 GPIO Configuration
 949              		.loc 1 346 5 is_stmt 1 view .LVU276
 950 00a8 236B     		ldr	r3, [r4, #48]
 951 00aa 03F08003 		and	r3, r3, #128
 952 00ae 0293     		str	r3, [sp, #8]
 346:Core/Src/stm32f7xx_hal_msp.c ****     /**I2C2 GPIO Configuration
 953              		.loc 1 346 5 view .LVU277
 954 00b0 029B     		ldr	r3, [sp, #8]
 955              	.LBE15:
 346:Core/Src/stm32f7xx_hal_msp.c ****     /**I2C2 GPIO Configuration
 956              		.loc 1 346 5 view .LVU278
 351:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 957              		.loc 1 351 5 view .LVU279
 351:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 958              		.loc 1 351 25 is_stmt 0 view .LVU280
 959 00b2 3023     		movs	r3, #48
 960 00b4 2793     		str	r3, [sp, #156]
 352:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 961              		.loc 1 352 5 is_stmt 1 view .LVU281
 352:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 962              		.loc 1 352 26 is_stmt 0 view .LVU282
 963 00b6 1223     		movs	r3, #18
 964 00b8 2893     		str	r3, [sp, #160]
 353:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 965              		.loc 1 353 5 is_stmt 1 view .LVU283
 353:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 966              		.loc 1 353 26 is_stmt 0 view .LVU284
 967 00ba 0023     		movs	r3, #0
 968 00bc 2993     		str	r3, [sp, #164]
 354:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 969              		.loc 1 354 5 is_stmt 1 view .LVU285
 354:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 970              		.loc 1 354 27 is_stmt 0 view .LVU286
 971 00be 0323     		movs	r3, #3
 972 00c0 2A93     		str	r3, [sp, #168]
 355:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 973              		.loc 1 355 5 is_stmt 1 view .LVU287
 355:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 974              		.loc 1 355 31 is_stmt 0 view .LVU288
 975 00c2 0423     		movs	r3, #4
 976 00c4 2B93     		str	r3, [sp, #172]
 356:Core/Src/stm32f7xx_hal_msp.c **** 
 977              		.loc 1 356 5 is_stmt 1 view .LVU289
 978 00c6 27A9     		add	r1, sp, #156
 979 00c8 2F48     		ldr	r0, .L52+20
 980 00ca FFF7FEFF 		bl	HAL_GPIO_Init
 981              	.LVL54:
 359:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN I2C2_MspInit 1 */
 982              		.loc 1 359 5 view .LVU290
 983              	.LBB16:
 359:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN I2C2_MspInit 1 */
 984              		.loc 1 359 5 view .LVU291
 359:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN I2C2_MspInit 1 */
 985              		.loc 1 359 5 view .LVU292
 986 00ce 236C     		ldr	r3, [r4, #64]
 987 00d0 43F48003 		orr	r3, r3, #4194304
 988 00d4 2364     		str	r3, [r4, #64]
ARM GAS  C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s 			page 49


 359:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN I2C2_MspInit 1 */
 989              		.loc 1 359 5 view .LVU293
 990 00d6 236C     		ldr	r3, [r4, #64]
 991 00d8 03F48003 		and	r3, r3, #4194304
 992 00dc 0393     		str	r3, [sp, #12]
 359:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN I2C2_MspInit 1 */
 993              		.loc 1 359 5 view .LVU294
 994 00de 039B     		ldr	r3, [sp, #12]
 995              	.LBE16:
 359:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN I2C2_MspInit 1 */
 996              		.loc 1 359 5 view .LVU295
 997 00e0 A6E7     		b	.L38
 998              	.LVL55:
 999              	.L50:
 343:Core/Src/stm32f7xx_hal_msp.c ****     }
 1000              		.loc 1 343 7 view .LVU296
 1001 00e2 FFF7FEFF 		bl	Error_Handler
 1002              	.LVL56:
 1003 00e6 DAE7     		b	.L43
 1004              	.L48:
 372:Core/Src/stm32f7xx_hal_msp.c ****     PeriphClkInitStruct.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK1;
 1005              		.loc 1 372 5 view .LVU297
 372:Core/Src/stm32f7xx_hal_msp.c ****     PeriphClkInitStruct.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK1;
 1006              		.loc 1 372 46 is_stmt 0 view .LVU298
 1007 00e8 4FF48033 		mov	r3, #65536
 1008 00ec 0793     		str	r3, [sp, #28]
 373:Core/Src/stm32f7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 1009              		.loc 1 373 5 is_stmt 1 view .LVU299
 374:Core/Src/stm32f7xx_hal_msp.c ****     {
 1010              		.loc 1 374 5 view .LVU300
 374:Core/Src/stm32f7xx_hal_msp.c ****     {
 1011              		.loc 1 374 9 is_stmt 0 view .LVU301
 1012 00ee 07A8     		add	r0, sp, #28
 1013 00f0 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 1014              	.LVL57:
 374:Core/Src/stm32f7xx_hal_msp.c ****     {
 1015              		.loc 1 374 8 view .LVU302
 1016 00f4 0028     		cmp	r0, #0
 1017 00f6 39D1     		bne	.L51
 1018              	.L44:
 379:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOH_CLK_ENABLE();
 1019              		.loc 1 379 5 is_stmt 1 view .LVU303
 1020              	.LBB17:
 379:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOH_CLK_ENABLE();
 1021              		.loc 1 379 5 view .LVU304
 379:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOH_CLK_ENABLE();
 1022              		.loc 1 379 5 view .LVU305
 1023 00f8 214C     		ldr	r4, .L52+12
 1024              	.LVL58:
 379:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOH_CLK_ENABLE();
 1025              		.loc 1 379 5 is_stmt 0 view .LVU306
 1026 00fa 236B     		ldr	r3, [r4, #48]
 1027 00fc 43F00103 		orr	r3, r3, #1
 1028 0100 2363     		str	r3, [r4, #48]
 379:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOH_CLK_ENABLE();
 1029              		.loc 1 379 5 is_stmt 1 view .LVU307
 1030 0102 236B     		ldr	r3, [r4, #48]
ARM GAS  C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s 			page 50


 1031 0104 03F00103 		and	r3, r3, #1
 1032 0108 0493     		str	r3, [sp, #16]
 379:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOH_CLK_ENABLE();
 1033              		.loc 1 379 5 view .LVU308
 1034 010a 049B     		ldr	r3, [sp, #16]
 1035              	.LBE17:
 379:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOH_CLK_ENABLE();
 1036              		.loc 1 379 5 view .LVU309
 380:Core/Src/stm32f7xx_hal_msp.c ****     /**I2C3 GPIO Configuration
 1037              		.loc 1 380 5 view .LVU310
 1038              	.LBB18:
 380:Core/Src/stm32f7xx_hal_msp.c ****     /**I2C3 GPIO Configuration
 1039              		.loc 1 380 5 view .LVU311
 380:Core/Src/stm32f7xx_hal_msp.c ****     /**I2C3 GPIO Configuration
 1040              		.loc 1 380 5 view .LVU312
 1041 010c 236B     		ldr	r3, [r4, #48]
 1042 010e 43F08003 		orr	r3, r3, #128
 1043 0112 2363     		str	r3, [r4, #48]
 380:Core/Src/stm32f7xx_hal_msp.c ****     /**I2C3 GPIO Configuration
 1044              		.loc 1 380 5 view .LVU313
 1045 0114 236B     		ldr	r3, [r4, #48]
 1046 0116 03F08003 		and	r3, r3, #128
 1047 011a 0593     		str	r3, [sp, #20]
 380:Core/Src/stm32f7xx_hal_msp.c ****     /**I2C3 GPIO Configuration
 1048              		.loc 1 380 5 view .LVU314
 1049 011c 059B     		ldr	r3, [sp, #20]
 1050              	.LBE18:
 380:Core/Src/stm32f7xx_hal_msp.c ****     /**I2C3 GPIO Configuration
 1051              		.loc 1 380 5 view .LVU315
 385:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 1052              		.loc 1 385 5 view .LVU316
 385:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 1053              		.loc 1 385 25 is_stmt 0 view .LVU317
 1054 011e 4FF48079 		mov	r9, #256
 1055 0122 CDF89C90 		str	r9, [sp, #156]
 386:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 1056              		.loc 1 386 5 is_stmt 1 view .LVU318
 386:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 1057              		.loc 1 386 26 is_stmt 0 view .LVU319
 1058 0126 4FF01208 		mov	r8, #18
 1059 012a CDF8A080 		str	r8, [sp, #160]
 387:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1060              		.loc 1 387 5 is_stmt 1 view .LVU320
 387:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1061              		.loc 1 387 26 is_stmt 0 view .LVU321
 1062 012e 0127     		movs	r7, #1
 1063 0130 2997     		str	r7, [sp, #164]
 388:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 1064              		.loc 1 388 5 is_stmt 1 view .LVU322
 388:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 1065              		.loc 1 388 27 is_stmt 0 view .LVU323
 1066 0132 0326     		movs	r6, #3
 1067 0134 2A96     		str	r6, [sp, #168]
 389:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(CTP_SCL_GPIO_Port, &GPIO_InitStruct);
 1068              		.loc 1 389 5 is_stmt 1 view .LVU324
 389:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(CTP_SCL_GPIO_Port, &GPIO_InitStruct);
 1069              		.loc 1 389 31 is_stmt 0 view .LVU325
ARM GAS  C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s 			page 51


 1070 0136 0425     		movs	r5, #4
 1071 0138 2B95     		str	r5, [sp, #172]
 390:Core/Src/stm32f7xx_hal_msp.c **** 
 1072              		.loc 1 390 5 is_stmt 1 view .LVU326
 1073 013a 27A9     		add	r1, sp, #156
 1074 013c 1348     		ldr	r0, .L52+24
 1075 013e FFF7FEFF 		bl	HAL_GPIO_Init
 1076              	.LVL59:
 392:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 1077              		.loc 1 392 5 view .LVU327
 392:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 1078              		.loc 1 392 25 is_stmt 0 view .LVU328
 1079 0142 CDF89C90 		str	r9, [sp, #156]
 393:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 1080              		.loc 1 393 5 is_stmt 1 view .LVU329
 393:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 1081              		.loc 1 393 26 is_stmt 0 view .LVU330
 1082 0146 CDF8A080 		str	r8, [sp, #160]
 394:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1083              		.loc 1 394 5 is_stmt 1 view .LVU331
 394:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1084              		.loc 1 394 26 is_stmt 0 view .LVU332
 1085 014a 2997     		str	r7, [sp, #164]
 395:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 1086              		.loc 1 395 5 is_stmt 1 view .LVU333
 395:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 1087              		.loc 1 395 27 is_stmt 0 view .LVU334
 1088 014c 2A96     		str	r6, [sp, #168]
 396:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(CTP_SDA_GPIO_Port, &GPIO_InitStruct);
 1089              		.loc 1 396 5 is_stmt 1 view .LVU335
 396:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(CTP_SDA_GPIO_Port, &GPIO_InitStruct);
 1090              		.loc 1 396 31 is_stmt 0 view .LVU336
 1091 014e 2B95     		str	r5, [sp, #172]
 397:Core/Src/stm32f7xx_hal_msp.c **** 
 1092              		.loc 1 397 5 is_stmt 1 view .LVU337
 1093 0150 27A9     		add	r1, sp, #156
 1094 0152 0D48     		ldr	r0, .L52+20
 1095 0154 FFF7FEFF 		bl	HAL_GPIO_Init
 1096              	.LVL60:
 400:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN I2C3_MspInit 1 */
 1097              		.loc 1 400 5 view .LVU338
 1098              	.LBB19:
 400:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN I2C3_MspInit 1 */
 1099              		.loc 1 400 5 view .LVU339
 400:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN I2C3_MspInit 1 */
 1100              		.loc 1 400 5 view .LVU340
 1101 0158 236C     		ldr	r3, [r4, #64]
 1102 015a 43F40003 		orr	r3, r3, #8388608
 1103 015e 2364     		str	r3, [r4, #64]
 400:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN I2C3_MspInit 1 */
 1104              		.loc 1 400 5 view .LVU341
 1105 0160 236C     		ldr	r3, [r4, #64]
 1106 0162 03F40003 		and	r3, r3, #8388608
 1107 0166 0693     		str	r3, [sp, #24]
 400:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN I2C3_MspInit 1 */
 1108              		.loc 1 400 5 view .LVU342
 1109 0168 069B     		ldr	r3, [sp, #24]
ARM GAS  C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s 			page 52


 1110              	.LBE19:
 400:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN I2C3_MspInit 1 */
 1111              		.loc 1 400 5 view .LVU343
 406:Core/Src/stm32f7xx_hal_msp.c **** 
 1112              		.loc 1 406 1 is_stmt 0 view .LVU344
 1113 016a 61E7     		b	.L38
 1114              	.LVL61:
 1115              	.L51:
 376:Core/Src/stm32f7xx_hal_msp.c ****     }
 1116              		.loc 1 376 7 is_stmt 1 view .LVU345
 1117 016c FFF7FEFF 		bl	Error_Handler
 1118              	.LVL62:
 1119 0170 C2E7     		b	.L44
 1120              	.L53:
 1121 0172 00BF     		.align	2
 1122              	.L52:
 1123 0174 00540040 		.word	1073763328
 1124 0178 00580040 		.word	1073764352
 1125 017c 005C0040 		.word	1073765376
 1126 0180 00380240 		.word	1073887232
 1127 0184 00040240 		.word	1073873920
 1128 0188 001C0240 		.word	1073880064
 1129 018c 00000240 		.word	1073872896
 1130              		.cfi_endproc
 1131              	.LFE144:
 1133              		.section	.text.HAL_I2C_MspDeInit,"ax",%progbits
 1134              		.align	1
 1135              		.global	HAL_I2C_MspDeInit
 1136              		.syntax unified
 1137              		.thumb
 1138              		.thumb_func
 1140              	HAL_I2C_MspDeInit:
 1141              	.LVL63:
 1142              	.LFB145:
 415:Core/Src/stm32f7xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 1143              		.loc 1 415 1 view -0
 1144              		.cfi_startproc
 1145              		@ args = 0, pretend = 0, frame = 0
 1146              		@ frame_needed = 0, uses_anonymous_args = 0
 415:Core/Src/stm32f7xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 1147              		.loc 1 415 1 is_stmt 0 view .LVU347
 1148 0000 10B5     		push	{r4, lr}
 1149              	.LCFI16:
 1150              		.cfi_def_cfa_offset 8
 1151              		.cfi_offset 4, -8
 1152              		.cfi_offset 14, -4
 416:Core/Src/stm32f7xx_hal_msp.c ****   {
 1153              		.loc 1 416 3 is_stmt 1 view .LVU348
 416:Core/Src/stm32f7xx_hal_msp.c ****   {
 1154              		.loc 1 416 10 is_stmt 0 view .LVU349
 1155 0002 0368     		ldr	r3, [r0]
 416:Core/Src/stm32f7xx_hal_msp.c ****   {
 1156              		.loc 1 416 5 view .LVU350
 1157 0004 1E4A     		ldr	r2, .L62
 1158 0006 9342     		cmp	r3, r2
 1159 0008 06D0     		beq	.L59
 436:Core/Src/stm32f7xx_hal_msp.c ****   {
ARM GAS  C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s 			page 53


 1160              		.loc 1 436 8 is_stmt 1 view .LVU351
 436:Core/Src/stm32f7xx_hal_msp.c ****   {
 1161              		.loc 1 436 10 is_stmt 0 view .LVU352
 1162 000a 1E4A     		ldr	r2, .L62+4
 1163 000c 9342     		cmp	r3, r2
 1164 000e 15D0     		beq	.L60
 456:Core/Src/stm32f7xx_hal_msp.c ****   {
 1165              		.loc 1 456 8 is_stmt 1 view .LVU353
 456:Core/Src/stm32f7xx_hal_msp.c ****   {
 1166              		.loc 1 456 10 is_stmt 0 view .LVU354
 1167 0010 1D4A     		ldr	r2, .L62+8
 1168 0012 9342     		cmp	r3, r2
 1169 0014 22D0     		beq	.L61
 1170              	.LVL64:
 1171              	.L54:
 477:Core/Src/stm32f7xx_hal_msp.c **** 
 1172              		.loc 1 477 1 view .LVU355
 1173 0016 10BD     		pop	{r4, pc}
 1174              	.LVL65:
 1175              	.L59:
 422:Core/Src/stm32f7xx_hal_msp.c **** 
 1176              		.loc 1 422 5 is_stmt 1 view .LVU356
 1177 0018 02F5F232 		add	r2, r2, #123904
 1178 001c 136C     		ldr	r3, [r2, #64]
 1179 001e 23F40013 		bic	r3, r3, #2097152
 1180 0022 1364     		str	r3, [r2, #64]
 428:Core/Src/stm32f7xx_hal_msp.c **** 
 1181              		.loc 1 428 5 view .LVU357
 1182 0024 194C     		ldr	r4, .L62+12
 1183 0026 4FF48071 		mov	r1, #256
 1184 002a 2046     		mov	r0, r4
 1185              	.LVL66:
 428:Core/Src/stm32f7xx_hal_msp.c **** 
 1186              		.loc 1 428 5 is_stmt 0 view .LVU358
 1187 002c FFF7FEFF 		bl	HAL_GPIO_DeInit
 1188              	.LVL67:
 430:Core/Src/stm32f7xx_hal_msp.c **** 
 1189              		.loc 1 430 5 is_stmt 1 view .LVU359
 1190 0030 4FF40071 		mov	r1, #512
 1191 0034 2046     		mov	r0, r4
 1192 0036 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1193              	.LVL68:
 1194 003a ECE7     		b	.L54
 1195              	.LVL69:
 1196              	.L60:
 442:Core/Src/stm32f7xx_hal_msp.c **** 
 1197              		.loc 1 442 5 view .LVU360
 1198 003c 02F5F032 		add	r2, r2, #122880
 1199 0040 136C     		ldr	r3, [r2, #64]
 1200 0042 23F48003 		bic	r3, r3, #4194304
 1201 0046 1364     		str	r3, [r2, #64]
 448:Core/Src/stm32f7xx_hal_msp.c **** 
 1202              		.loc 1 448 5 view .LVU361
 1203 0048 114C     		ldr	r4, .L62+16
 1204 004a 1021     		movs	r1, #16
 1205 004c 2046     		mov	r0, r4
 1206              	.LVL70:
ARM GAS  C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s 			page 54


 448:Core/Src/stm32f7xx_hal_msp.c **** 
 1207              		.loc 1 448 5 is_stmt 0 view .LVU362
 1208 004e FFF7FEFF 		bl	HAL_GPIO_DeInit
 1209              	.LVL71:
 450:Core/Src/stm32f7xx_hal_msp.c **** 
 1210              		.loc 1 450 5 is_stmt 1 view .LVU363
 1211 0052 2021     		movs	r1, #32
 1212 0054 2046     		mov	r0, r4
 1213 0056 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1214              	.LVL72:
 1215 005a DCE7     		b	.L54
 1216              	.LVL73:
 1217              	.L61:
 462:Core/Src/stm32f7xx_hal_msp.c **** 
 1218              		.loc 1 462 5 view .LVU364
 1219 005c 02F5EE32 		add	r2, r2, #121856
 1220 0060 136C     		ldr	r3, [r2, #64]
 1221 0062 23F40003 		bic	r3, r3, #8388608
 1222 0066 1364     		str	r3, [r2, #64]
 468:Core/Src/stm32f7xx_hal_msp.c **** 
 1223              		.loc 1 468 5 view .LVU365
 1224 0068 4FF48071 		mov	r1, #256
 1225 006c 0948     		ldr	r0, .L62+20
 1226              	.LVL74:
 468:Core/Src/stm32f7xx_hal_msp.c **** 
 1227              		.loc 1 468 5 is_stmt 0 view .LVU366
 1228 006e FFF7FEFF 		bl	HAL_GPIO_DeInit
 1229              	.LVL75:
 470:Core/Src/stm32f7xx_hal_msp.c **** 
 1230              		.loc 1 470 5 is_stmt 1 view .LVU367
 1231 0072 4FF48071 		mov	r1, #256
 1232 0076 0648     		ldr	r0, .L62+16
 1233 0078 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1234              	.LVL76:
 477:Core/Src/stm32f7xx_hal_msp.c **** 
 1235              		.loc 1 477 1 is_stmt 0 view .LVU368
 1236 007c CBE7     		b	.L54
 1237              	.L63:
 1238 007e 00BF     		.align	2
 1239              	.L62:
 1240 0080 00540040 		.word	1073763328
 1241 0084 00580040 		.word	1073764352
 1242 0088 005C0040 		.word	1073765376
 1243 008c 00040240 		.word	1073873920
 1244 0090 001C0240 		.word	1073880064
 1245 0094 00000240 		.word	1073872896
 1246              		.cfi_endproc
 1247              	.LFE145:
 1249              		.section	.text.HAL_QSPI_MspInit,"ax",%progbits
 1250              		.align	1
 1251              		.global	HAL_QSPI_MspInit
 1252              		.syntax unified
 1253              		.thumb
 1254              		.thumb_func
 1256              	HAL_QSPI_MspInit:
 1257              	.LVL77:
 1258              	.LFB146:
ARM GAS  C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s 			page 55


 486:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 1259              		.loc 1 486 1 is_stmt 1 view -0
 1260              		.cfi_startproc
 1261              		@ args = 0, pretend = 0, frame = 40
 1262              		@ frame_needed = 0, uses_anonymous_args = 0
 486:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 1263              		.loc 1 486 1 is_stmt 0 view .LVU370
 1264 0000 2DE9F043 		push	{r4, r5, r6, r7, r8, r9, lr}
 1265              	.LCFI17:
 1266              		.cfi_def_cfa_offset 28
 1267              		.cfi_offset 4, -28
 1268              		.cfi_offset 5, -24
 1269              		.cfi_offset 6, -20
 1270              		.cfi_offset 7, -16
 1271              		.cfi_offset 8, -12
 1272              		.cfi_offset 9, -8
 1273              		.cfi_offset 14, -4
 1274 0004 8BB0     		sub	sp, sp, #44
 1275              	.LCFI18:
 1276              		.cfi_def_cfa_offset 72
 487:Core/Src/stm32f7xx_hal_msp.c ****   if(hqspi->Instance==QUADSPI)
 1277              		.loc 1 487 3 is_stmt 1 view .LVU371
 487:Core/Src/stm32f7xx_hal_msp.c ****   if(hqspi->Instance==QUADSPI)
 1278              		.loc 1 487 20 is_stmt 0 view .LVU372
 1279 0006 0023     		movs	r3, #0
 1280 0008 0593     		str	r3, [sp, #20]
 1281 000a 0693     		str	r3, [sp, #24]
 1282 000c 0793     		str	r3, [sp, #28]
 1283 000e 0893     		str	r3, [sp, #32]
 1284 0010 0993     		str	r3, [sp, #36]
 488:Core/Src/stm32f7xx_hal_msp.c ****   {
 1285              		.loc 1 488 3 is_stmt 1 view .LVU373
 488:Core/Src/stm32f7xx_hal_msp.c ****   {
 1286              		.loc 1 488 11 is_stmt 0 view .LVU374
 1287 0012 0268     		ldr	r2, [r0]
 488:Core/Src/stm32f7xx_hal_msp.c ****   {
 1288              		.loc 1 488 5 view .LVU375
 1289 0014 384B     		ldr	r3, .L68
 1290 0016 9A42     		cmp	r2, r3
 1291 0018 02D0     		beq	.L67
 1292              	.LVL78:
 1293              	.L64:
 549:Core/Src/stm32f7xx_hal_msp.c **** 
 1294              		.loc 1 549 1 view .LVU376
 1295 001a 0BB0     		add	sp, sp, #44
 1296              	.LCFI19:
 1297              		.cfi_remember_state
 1298              		.cfi_def_cfa_offset 28
 1299              		@ sp needed
 1300 001c BDE8F083 		pop	{r4, r5, r6, r7, r8, r9, pc}
 1301              	.LVL79:
 1302              	.L67:
 1303              	.LCFI20:
 1304              		.cfi_restore_state
 494:Core/Src/stm32f7xx_hal_msp.c **** 
 1305              		.loc 1 494 5 is_stmt 1 view .LVU377
 1306              	.LBB20:
ARM GAS  C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s 			page 56


 494:Core/Src/stm32f7xx_hal_msp.c **** 
 1307              		.loc 1 494 5 view .LVU378
 494:Core/Src/stm32f7xx_hal_msp.c **** 
 1308              		.loc 1 494 5 view .LVU379
 1309 0020 364B     		ldr	r3, .L68+4
 1310 0022 9A6B     		ldr	r2, [r3, #56]
 1311 0024 42F00202 		orr	r2, r2, #2
 1312 0028 9A63     		str	r2, [r3, #56]
 494:Core/Src/stm32f7xx_hal_msp.c **** 
 1313              		.loc 1 494 5 view .LVU380
 1314 002a 9A6B     		ldr	r2, [r3, #56]
 1315 002c 02F00202 		and	r2, r2, #2
 1316 0030 0092     		str	r2, [sp]
 494:Core/Src/stm32f7xx_hal_msp.c **** 
 1317              		.loc 1 494 5 view .LVU381
 1318 0032 009A     		ldr	r2, [sp]
 1319              	.LBE20:
 494:Core/Src/stm32f7xx_hal_msp.c **** 
 1320              		.loc 1 494 5 view .LVU382
 496:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 1321              		.loc 1 496 5 view .LVU383
 1322              	.LBB21:
 496:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 1323              		.loc 1 496 5 view .LVU384
 496:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 1324              		.loc 1 496 5 view .LVU385
 1325 0034 1A6B     		ldr	r2, [r3, #48]
 1326 0036 42F01002 		orr	r2, r2, #16
 1327 003a 1A63     		str	r2, [r3, #48]
 496:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 1328              		.loc 1 496 5 view .LVU386
 1329 003c 1A6B     		ldr	r2, [r3, #48]
 1330 003e 02F01002 		and	r2, r2, #16
 1331 0042 0192     		str	r2, [sp, #4]
 496:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 1332              		.loc 1 496 5 view .LVU387
 1333 0044 019A     		ldr	r2, [sp, #4]
 1334              	.LBE21:
 496:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 1335              		.loc 1 496 5 view .LVU388
 497:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 1336              		.loc 1 497 5 view .LVU389
 1337              	.LBB22:
 497:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 1338              		.loc 1 497 5 view .LVU390
 497:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 1339              		.loc 1 497 5 view .LVU391
 1340 0046 1A6B     		ldr	r2, [r3, #48]
 1341 0048 42F00202 		orr	r2, r2, #2
 1342 004c 1A63     		str	r2, [r3, #48]
 497:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 1343              		.loc 1 497 5 view .LVU392
 1344 004e 1A6B     		ldr	r2, [r3, #48]
 1345 0050 02F00202 		and	r2, r2, #2
 1346 0054 0292     		str	r2, [sp, #8]
 497:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 1347              		.loc 1 497 5 view .LVU393
ARM GAS  C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s 			page 57


 1348 0056 029A     		ldr	r2, [sp, #8]
 1349              	.LBE22:
 497:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 1350              		.loc 1 497 5 view .LVU394
 498:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 1351              		.loc 1 498 5 view .LVU395
 1352              	.LBB23:
 498:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 1353              		.loc 1 498 5 view .LVU396
 498:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 1354              		.loc 1 498 5 view .LVU397
 1355 0058 1A6B     		ldr	r2, [r3, #48]
 1356 005a 42F00402 		orr	r2, r2, #4
 1357 005e 1A63     		str	r2, [r3, #48]
 498:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 1358              		.loc 1 498 5 view .LVU398
 1359 0060 1A6B     		ldr	r2, [r3, #48]
 1360 0062 02F00402 		and	r2, r2, #4
 1361 0066 0392     		str	r2, [sp, #12]
 498:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 1362              		.loc 1 498 5 view .LVU399
 1363 0068 039A     		ldr	r2, [sp, #12]
 1364              	.LBE23:
 498:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 1365              		.loc 1 498 5 view .LVU400
 499:Core/Src/stm32f7xx_hal_msp.c ****     /**QUADSPI GPIO Configuration
 1366              		.loc 1 499 5 view .LVU401
 1367              	.LBB24:
 499:Core/Src/stm32f7xx_hal_msp.c ****     /**QUADSPI GPIO Configuration
 1368              		.loc 1 499 5 view .LVU402
 499:Core/Src/stm32f7xx_hal_msp.c ****     /**QUADSPI GPIO Configuration
 1369              		.loc 1 499 5 view .LVU403
 1370 006a 1A6B     		ldr	r2, [r3, #48]
 1371 006c 42F00802 		orr	r2, r2, #8
 1372 0070 1A63     		str	r2, [r3, #48]
 499:Core/Src/stm32f7xx_hal_msp.c ****     /**QUADSPI GPIO Configuration
 1373              		.loc 1 499 5 view .LVU404
 1374 0072 1B6B     		ldr	r3, [r3, #48]
 1375 0074 03F00803 		and	r3, r3, #8
 1376 0078 0493     		str	r3, [sp, #16]
 499:Core/Src/stm32f7xx_hal_msp.c ****     /**QUADSPI GPIO Configuration
 1377              		.loc 1 499 5 view .LVU405
 1378 007a 049B     		ldr	r3, [sp, #16]
 1379              	.LBE24:
 499:Core/Src/stm32f7xx_hal_msp.c ****     /**QUADSPI GPIO Configuration
 1380              		.loc 1 499 5 view .LVU406
 508:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1381              		.loc 1 508 5 view .LVU407
 508:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1382              		.loc 1 508 25 is_stmt 0 view .LVU408
 1383 007c 4FF00409 		mov	r9, #4
 1384 0080 CDF81490 		str	r9, [sp, #20]
 509:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1385              		.loc 1 509 5 is_stmt 1 view .LVU409
 509:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1386              		.loc 1 509 26 is_stmt 0 view .LVU410
 1387 0084 0225     		movs	r5, #2
ARM GAS  C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s 			page 58


 1388 0086 0695     		str	r5, [sp, #24]
 510:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1389              		.loc 1 510 5 is_stmt 1 view .LVU411
 511:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 1390              		.loc 1 511 5 view .LVU412
 511:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 1391              		.loc 1 511 27 is_stmt 0 view .LVU413
 1392 0088 0324     		movs	r4, #3
 1393 008a 0894     		str	r4, [sp, #32]
 512:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(QSPI_D2_GPIO_Port, &GPIO_InitStruct);
 1394              		.loc 1 512 5 is_stmt 1 view .LVU414
 512:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(QSPI_D2_GPIO_Port, &GPIO_InitStruct);
 1395              		.loc 1 512 31 is_stmt 0 view .LVU415
 1396 008c 0926     		movs	r6, #9
 1397 008e 0996     		str	r6, [sp, #36]
 513:Core/Src/stm32f7xx_hal_msp.c **** 
 1398              		.loc 1 513 5 is_stmt 1 view .LVU416
 1399 0090 05A9     		add	r1, sp, #20
 1400 0092 1B48     		ldr	r0, .L68+8
 1401              	.LVL80:
 513:Core/Src/stm32f7xx_hal_msp.c **** 
 1402              		.loc 1 513 5 is_stmt 0 view .LVU417
 1403 0094 FFF7FEFF 		bl	HAL_GPIO_Init
 1404              	.LVL81:
 515:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1405              		.loc 1 515 5 is_stmt 1 view .LVU418
 515:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1406              		.loc 1 515 25 is_stmt 0 view .LVU419
 1407 0098 4023     		movs	r3, #64
 1408 009a 0593     		str	r3, [sp, #20]
 516:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1409              		.loc 1 516 5 is_stmt 1 view .LVU420
 516:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1410              		.loc 1 516 26 is_stmt 0 view .LVU421
 1411 009c 0695     		str	r5, [sp, #24]
 517:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1412              		.loc 1 517 5 is_stmt 1 view .LVU422
 517:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1413              		.loc 1 517 26 is_stmt 0 view .LVU423
 1414 009e 0027     		movs	r7, #0
 1415 00a0 0797     		str	r7, [sp, #28]
 518:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 1416              		.loc 1 518 5 is_stmt 1 view .LVU424
 518:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 1417              		.loc 1 518 27 is_stmt 0 view .LVU425
 1418 00a2 0894     		str	r4, [sp, #32]
 519:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(QSPI_NCS_GPIO_Port, &GPIO_InitStruct);
 1419              		.loc 1 519 5 is_stmt 1 view .LVU426
 519:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(QSPI_NCS_GPIO_Port, &GPIO_InitStruct);
 1420              		.loc 1 519 31 is_stmt 0 view .LVU427
 1421 00a4 0A23     		movs	r3, #10
 1422 00a6 0993     		str	r3, [sp, #36]
 520:Core/Src/stm32f7xx_hal_msp.c **** 
 1423              		.loc 1 520 5 is_stmt 1 view .LVU428
 1424 00a8 DFF86080 		ldr	r8, .L68+20
 1425 00ac 05A9     		add	r1, sp, #20
 1426 00ae 4046     		mov	r0, r8
ARM GAS  C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s 			page 59


 1427 00b0 FFF7FEFF 		bl	HAL_GPIO_Init
 1428              	.LVL82:
 522:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1429              		.loc 1 522 5 view .LVU429
 522:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1430              		.loc 1 522 25 is_stmt 0 view .LVU430
 1431 00b4 4FF4C063 		mov	r3, #1536
 1432 00b8 0593     		str	r3, [sp, #20]
 523:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1433              		.loc 1 523 5 is_stmt 1 view .LVU431
 523:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1434              		.loc 1 523 26 is_stmt 0 view .LVU432
 1435 00ba 0695     		str	r5, [sp, #24]
 524:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1436              		.loc 1 524 5 is_stmt 1 view .LVU433
 524:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1437              		.loc 1 524 26 is_stmt 0 view .LVU434
 1438 00bc 0797     		str	r7, [sp, #28]
 525:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 1439              		.loc 1 525 5 is_stmt 1 view .LVU435
 525:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 1440              		.loc 1 525 27 is_stmt 0 view .LVU436
 1441 00be 0894     		str	r4, [sp, #32]
 526:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 1442              		.loc 1 526 5 is_stmt 1 view .LVU437
 526:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 1443              		.loc 1 526 31 is_stmt 0 view .LVU438
 1444 00c0 0996     		str	r6, [sp, #36]
 527:Core/Src/stm32f7xx_hal_msp.c **** 
 1445              		.loc 1 527 5 is_stmt 1 view .LVU439
 1446 00c2 05A9     		add	r1, sp, #20
 1447 00c4 0F48     		ldr	r0, .L68+12
 1448 00c6 FFF7FEFF 		bl	HAL_GPIO_Init
 1449              	.LVL83:
 529:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1450              		.loc 1 529 5 view .LVU440
 529:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1451              		.loc 1 529 25 is_stmt 0 view .LVU441
 1452 00ca CDF81490 		str	r9, [sp, #20]
 530:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1453              		.loc 1 530 5 is_stmt 1 view .LVU442
 530:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1454              		.loc 1 530 26 is_stmt 0 view .LVU443
 1455 00ce 0695     		str	r5, [sp, #24]
 531:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1456              		.loc 1 531 5 is_stmt 1 view .LVU444
 531:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1457              		.loc 1 531 26 is_stmt 0 view .LVU445
 1458 00d0 0797     		str	r7, [sp, #28]
 532:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 1459              		.loc 1 532 5 is_stmt 1 view .LVU446
 532:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 1460              		.loc 1 532 27 is_stmt 0 view .LVU447
 1461 00d2 0894     		str	r4, [sp, #32]
 533:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(QSPI_CLK_GPIO_Port, &GPIO_InitStruct);
 1462              		.loc 1 533 5 is_stmt 1 view .LVU448
 533:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(QSPI_CLK_GPIO_Port, &GPIO_InitStruct);
ARM GAS  C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s 			page 60


 1463              		.loc 1 533 31 is_stmt 0 view .LVU449
 1464 00d4 0996     		str	r6, [sp, #36]
 534:Core/Src/stm32f7xx_hal_msp.c **** 
 1465              		.loc 1 534 5 is_stmt 1 view .LVU450
 1466 00d6 05A9     		add	r1, sp, #20
 1467 00d8 4046     		mov	r0, r8
 1468 00da FFF7FEFF 		bl	HAL_GPIO_Init
 1469              	.LVL84:
 536:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1470              		.loc 1 536 5 view .LVU451
 536:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1471              		.loc 1 536 25 is_stmt 0 view .LVU452
 1472 00de 4FF40053 		mov	r3, #8192
 1473 00e2 0593     		str	r3, [sp, #20]
 537:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1474              		.loc 1 537 5 is_stmt 1 view .LVU453
 537:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1475              		.loc 1 537 26 is_stmt 0 view .LVU454
 1476 00e4 0695     		str	r5, [sp, #24]
 538:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1477              		.loc 1 538 5 is_stmt 1 view .LVU455
 538:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1478              		.loc 1 538 26 is_stmt 0 view .LVU456
 1479 00e6 0797     		str	r7, [sp, #28]
 539:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 1480              		.loc 1 539 5 is_stmt 1 view .LVU457
 539:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 1481              		.loc 1 539 27 is_stmt 0 view .LVU458
 1482 00e8 0894     		str	r4, [sp, #32]
 540:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(QSPI_D3_GPIO_Port, &GPIO_InitStruct);
 1483              		.loc 1 540 5 is_stmt 1 view .LVU459
 540:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(QSPI_D3_GPIO_Port, &GPIO_InitStruct);
 1484              		.loc 1 540 31 is_stmt 0 view .LVU460
 1485 00ea 0996     		str	r6, [sp, #36]
 541:Core/Src/stm32f7xx_hal_msp.c **** 
 1486              		.loc 1 541 5 is_stmt 1 view .LVU461
 1487 00ec 05A9     		add	r1, sp, #20
 1488 00ee 0648     		ldr	r0, .L68+16
 1489 00f0 FFF7FEFF 		bl	HAL_GPIO_Init
 1490              	.LVL85:
 549:Core/Src/stm32f7xx_hal_msp.c **** 
 1491              		.loc 1 549 1 is_stmt 0 view .LVU462
 1492 00f4 91E7     		b	.L64
 1493              	.L69:
 1494 00f6 00BF     		.align	2
 1495              	.L68:
 1496 00f8 001000A0 		.word	-1610608640
 1497 00fc 00380240 		.word	1073887232
 1498 0100 00100240 		.word	1073876992
 1499 0104 00080240 		.word	1073874944
 1500 0108 000C0240 		.word	1073875968
 1501 010c 00040240 		.word	1073873920
 1502              		.cfi_endproc
 1503              	.LFE146:
 1505              		.section	.text.HAL_QSPI_MspDeInit,"ax",%progbits
 1506              		.align	1
 1507              		.global	HAL_QSPI_MspDeInit
ARM GAS  C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s 			page 61


 1508              		.syntax unified
 1509              		.thumb
 1510              		.thumb_func
 1512              	HAL_QSPI_MspDeInit:
 1513              	.LVL86:
 1514              	.LFB147:
 558:Core/Src/stm32f7xx_hal_msp.c ****   if(hqspi->Instance==QUADSPI)
 1515              		.loc 1 558 1 is_stmt 1 view -0
 1516              		.cfi_startproc
 1517              		@ args = 0, pretend = 0, frame = 0
 1518              		@ frame_needed = 0, uses_anonymous_args = 0
 558:Core/Src/stm32f7xx_hal_msp.c ****   if(hqspi->Instance==QUADSPI)
 1519              		.loc 1 558 1 is_stmt 0 view .LVU464
 1520 0000 08B5     		push	{r3, lr}
 1521              	.LCFI21:
 1522              		.cfi_def_cfa_offset 8
 1523              		.cfi_offset 3, -8
 1524              		.cfi_offset 14, -4
 559:Core/Src/stm32f7xx_hal_msp.c ****   {
 1525              		.loc 1 559 3 is_stmt 1 view .LVU465
 559:Core/Src/stm32f7xx_hal_msp.c ****   {
 1526              		.loc 1 559 11 is_stmt 0 view .LVU466
 1527 0002 0268     		ldr	r2, [r0]
 559:Core/Src/stm32f7xx_hal_msp.c ****   {
 1528              		.loc 1 559 5 view .LVU467
 1529 0004 0D4B     		ldr	r3, .L74
 1530 0006 9A42     		cmp	r2, r3
 1531 0008 00D0     		beq	.L73
 1532              	.LVL87:
 1533              	.L70:
 588:Core/Src/stm32f7xx_hal_msp.c **** 
 1534              		.loc 1 588 1 view .LVU468
 1535 000a 08BD     		pop	{r3, pc}
 1536              	.LVL88:
 1537              	.L73:
 565:Core/Src/stm32f7xx_hal_msp.c **** 
 1538              		.loc 1 565 5 is_stmt 1 view .LVU469
 1539 000c 0C4A     		ldr	r2, .L74+4
 1540 000e 936B     		ldr	r3, [r2, #56]
 1541 0010 23F00203 		bic	r3, r3, #2
 1542 0014 9363     		str	r3, [r2, #56]
 575:Core/Src/stm32f7xx_hal_msp.c **** 
 1543              		.loc 1 575 5 view .LVU470
 1544 0016 0421     		movs	r1, #4
 1545 0018 0A48     		ldr	r0, .L74+8
 1546              	.LVL89:
 575:Core/Src/stm32f7xx_hal_msp.c **** 
 1547              		.loc 1 575 5 is_stmt 0 view .LVU471
 1548 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 1549              	.LVL90:
 577:Core/Src/stm32f7xx_hal_msp.c **** 
 1550              		.loc 1 577 5 is_stmt 1 view .LVU472
 1551 001e 4421     		movs	r1, #68
 1552 0020 0948     		ldr	r0, .L74+12
 1553 0022 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1554              	.LVL91:
 579:Core/Src/stm32f7xx_hal_msp.c **** 
ARM GAS  C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s 			page 62


 1555              		.loc 1 579 5 view .LVU473
 1556 0026 4FF4C061 		mov	r1, #1536
 1557 002a 0848     		ldr	r0, .L74+16
 1558 002c FFF7FEFF 		bl	HAL_GPIO_DeInit
 1559              	.LVL92:
 581:Core/Src/stm32f7xx_hal_msp.c **** 
 1560              		.loc 1 581 5 view .LVU474
 1561 0030 4FF40051 		mov	r1, #8192
 1562 0034 0648     		ldr	r0, .L74+20
 1563 0036 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1564              	.LVL93:
 588:Core/Src/stm32f7xx_hal_msp.c **** 
 1565              		.loc 1 588 1 is_stmt 0 view .LVU475
 1566 003a E6E7     		b	.L70
 1567              	.L75:
 1568              		.align	2
 1569              	.L74:
 1570 003c 001000A0 		.word	-1610608640
 1571 0040 00380240 		.word	1073887232
 1572 0044 00100240 		.word	1073876992
 1573 0048 00040240 		.word	1073873920
 1574 004c 00080240 		.word	1073874944
 1575 0050 000C0240 		.word	1073875968
 1576              		.cfi_endproc
 1577              	.LFE147:
 1579              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
 1580              		.align	1
 1581              		.global	HAL_SPI_MspInit
 1582              		.syntax unified
 1583              		.thumb
 1584              		.thumb_func
 1586              	HAL_SPI_MspInit:
 1587              	.LVL94:
 1588              	.LFB148:
 597:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 1589              		.loc 1 597 1 is_stmt 1 view -0
 1590              		.cfi_startproc
 1591              		@ args = 0, pretend = 0, frame = 48
 1592              		@ frame_needed = 0, uses_anonymous_args = 0
 597:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 1593              		.loc 1 597 1 is_stmt 0 view .LVU477
 1594 0000 70B5     		push	{r4, r5, r6, lr}
 1595              	.LCFI22:
 1596              		.cfi_def_cfa_offset 16
 1597              		.cfi_offset 4, -16
 1598              		.cfi_offset 5, -12
 1599              		.cfi_offset 6, -8
 1600              		.cfi_offset 14, -4
 1601 0002 8CB0     		sub	sp, sp, #48
 1602              	.LCFI23:
 1603              		.cfi_def_cfa_offset 64
 598:Core/Src/stm32f7xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 1604              		.loc 1 598 3 is_stmt 1 view .LVU478
 598:Core/Src/stm32f7xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 1605              		.loc 1 598 20 is_stmt 0 view .LVU479
 1606 0004 0023     		movs	r3, #0
 1607 0006 0793     		str	r3, [sp, #28]
ARM GAS  C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s 			page 63


 1608 0008 0893     		str	r3, [sp, #32]
 1609 000a 0993     		str	r3, [sp, #36]
 1610 000c 0A93     		str	r3, [sp, #40]
 1611 000e 0B93     		str	r3, [sp, #44]
 599:Core/Src/stm32f7xx_hal_msp.c ****   {
 1612              		.loc 1 599 3 is_stmt 1 view .LVU480
 599:Core/Src/stm32f7xx_hal_msp.c ****   {
 1613              		.loc 1 599 10 is_stmt 0 view .LVU481
 1614 0010 0368     		ldr	r3, [r0]
 599:Core/Src/stm32f7xx_hal_msp.c ****   {
 1615              		.loc 1 599 5 view .LVU482
 1616 0012 374A     		ldr	r2, .L82
 1617 0014 9342     		cmp	r3, r2
 1618 0016 04D0     		beq	.L80
 632:Core/Src/stm32f7xx_hal_msp.c ****   {
 1619              		.loc 1 632 8 is_stmt 1 view .LVU483
 632:Core/Src/stm32f7xx_hal_msp.c ****   {
 1620              		.loc 1 632 10 is_stmt 0 view .LVU484
 1621 0018 364A     		ldr	r2, .L82+4
 1622 001a 9342     		cmp	r3, r2
 1623 001c 35D0     		beq	.L81
 1624              	.LVL95:
 1625              	.L76:
 667:Core/Src/stm32f7xx_hal_msp.c **** 
 1626              		.loc 1 667 1 view .LVU485
 1627 001e 0CB0     		add	sp, sp, #48
 1628              	.LCFI24:
 1629              		.cfi_remember_state
 1630              		.cfi_def_cfa_offset 16
 1631              		@ sp needed
 1632 0020 70BD     		pop	{r4, r5, r6, pc}
 1633              	.LVL96:
 1634              	.L80:
 1635              	.LCFI25:
 1636              		.cfi_restore_state
 605:Core/Src/stm32f7xx_hal_msp.c **** 
 1637              		.loc 1 605 5 is_stmt 1 view .LVU486
 1638              	.LBB25:
 605:Core/Src/stm32f7xx_hal_msp.c **** 
 1639              		.loc 1 605 5 view .LVU487
 605:Core/Src/stm32f7xx_hal_msp.c **** 
 1640              		.loc 1 605 5 view .LVU488
 1641 0022 354B     		ldr	r3, .L82+8
 1642 0024 5A6C     		ldr	r2, [r3, #68]
 1643 0026 42F48052 		orr	r2, r2, #4096
 1644 002a 5A64     		str	r2, [r3, #68]
 605:Core/Src/stm32f7xx_hal_msp.c **** 
 1645              		.loc 1 605 5 view .LVU489
 1646 002c 5A6C     		ldr	r2, [r3, #68]
 1647 002e 02F48052 		and	r2, r2, #4096
 1648 0032 0192     		str	r2, [sp, #4]
 605:Core/Src/stm32f7xx_hal_msp.c **** 
 1649              		.loc 1 605 5 view .LVU490
 1650 0034 019A     		ldr	r2, [sp, #4]
 1651              	.LBE25:
 605:Core/Src/stm32f7xx_hal_msp.c **** 
 1652              		.loc 1 605 5 view .LVU491
ARM GAS  C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s 			page 64


 607:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 1653              		.loc 1 607 5 view .LVU492
 1654              	.LBB26:
 607:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 1655              		.loc 1 607 5 view .LVU493
 607:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 1656              		.loc 1 607 5 view .LVU494
 1657 0036 1A6B     		ldr	r2, [r3, #48]
 1658 0038 42F00202 		orr	r2, r2, #2
 1659 003c 1A63     		str	r2, [r3, #48]
 607:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 1660              		.loc 1 607 5 view .LVU495
 1661 003e 1A6B     		ldr	r2, [r3, #48]
 1662 0040 02F00202 		and	r2, r2, #2
 1663 0044 0292     		str	r2, [sp, #8]
 607:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 1664              		.loc 1 607 5 view .LVU496
 1665 0046 029A     		ldr	r2, [sp, #8]
 1666              	.LBE26:
 607:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 1667              		.loc 1 607 5 view .LVU497
 608:Core/Src/stm32f7xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 1668              		.loc 1 608 5 view .LVU498
 1669              	.LBB27:
 608:Core/Src/stm32f7xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 1670              		.loc 1 608 5 view .LVU499
 608:Core/Src/stm32f7xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 1671              		.loc 1 608 5 view .LVU500
 1672 0048 1A6B     		ldr	r2, [r3, #48]
 1673 004a 42F00102 		orr	r2, r2, #1
 1674 004e 1A63     		str	r2, [r3, #48]
 608:Core/Src/stm32f7xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 1675              		.loc 1 608 5 view .LVU501
 1676 0050 1B6B     		ldr	r3, [r3, #48]
 1677 0052 03F00103 		and	r3, r3, #1
 1678 0056 0393     		str	r3, [sp, #12]
 608:Core/Src/stm32f7xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 1679              		.loc 1 608 5 view .LVU502
 1680 0058 039B     		ldr	r3, [sp, #12]
 1681              	.LBE27:
 608:Core/Src/stm32f7xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 1682              		.loc 1 608 5 view .LVU503
 614:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1683              		.loc 1 614 5 view .LVU504
 614:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1684              		.loc 1 614 25 is_stmt 0 view .LVU505
 1685 005a 3023     		movs	r3, #48
 1686 005c 0793     		str	r3, [sp, #28]
 615:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1687              		.loc 1 615 5 is_stmt 1 view .LVU506
 615:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1688              		.loc 1 615 26 is_stmt 0 view .LVU507
 1689 005e 0226     		movs	r6, #2
 1690 0060 0896     		str	r6, [sp, #32]
 616:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1691              		.loc 1 616 5 is_stmt 1 view .LVU508
 617:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
ARM GAS  C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s 			page 65


 1692              		.loc 1 617 5 view .LVU509
 617:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 1693              		.loc 1 617 27 is_stmt 0 view .LVU510
 1694 0062 0325     		movs	r5, #3
 1695 0064 0A95     		str	r5, [sp, #40]
 618:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 1696              		.loc 1 618 5 is_stmt 1 view .LVU511
 618:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 1697              		.loc 1 618 31 is_stmt 0 view .LVU512
 1698 0066 0524     		movs	r4, #5
 1699 0068 0B94     		str	r4, [sp, #44]
 619:Core/Src/stm32f7xx_hal_msp.c **** 
 1700              		.loc 1 619 5 is_stmt 1 view .LVU513
 1701 006a 07A9     		add	r1, sp, #28
 1702 006c 2348     		ldr	r0, .L82+12
 1703              	.LVL97:
 619:Core/Src/stm32f7xx_hal_msp.c **** 
 1704              		.loc 1 619 5 is_stmt 0 view .LVU514
 1705 006e FFF7FEFF 		bl	HAL_GPIO_Init
 1706              	.LVL98:
 621:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1707              		.loc 1 621 5 is_stmt 1 view .LVU515
 621:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1708              		.loc 1 621 25 is_stmt 0 view .LVU516
 1709 0072 2023     		movs	r3, #32
 1710 0074 0793     		str	r3, [sp, #28]
 622:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1711              		.loc 1 622 5 is_stmt 1 view .LVU517
 622:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1712              		.loc 1 622 26 is_stmt 0 view .LVU518
 1713 0076 0896     		str	r6, [sp, #32]
 623:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1714              		.loc 1 623 5 is_stmt 1 view .LVU519
 623:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1715              		.loc 1 623 26 is_stmt 0 view .LVU520
 1716 0078 0023     		movs	r3, #0
 1717 007a 0993     		str	r3, [sp, #36]
 624:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 1718              		.loc 1 624 5 is_stmt 1 view .LVU521
 624:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 1719              		.loc 1 624 27 is_stmt 0 view .LVU522
 1720 007c 0A95     		str	r5, [sp, #40]
 625:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(ARD_D13_SPI1_SCK_GPIO_Port, &GPIO_InitStruct);
 1721              		.loc 1 625 5 is_stmt 1 view .LVU523
 625:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(ARD_D13_SPI1_SCK_GPIO_Port, &GPIO_InitStruct);
 1722              		.loc 1 625 31 is_stmt 0 view .LVU524
 1723 007e 0B94     		str	r4, [sp, #44]
 626:Core/Src/stm32f7xx_hal_msp.c **** 
 1724              		.loc 1 626 5 is_stmt 1 view .LVU525
 1725 0080 07A9     		add	r1, sp, #28
 1726 0082 1F48     		ldr	r0, .L82+16
 1727 0084 FFF7FEFF 		bl	HAL_GPIO_Init
 1728              	.LVL99:
 1729 0088 C9E7     		b	.L76
 1730              	.LVL100:
 1731              	.L81:
 638:Core/Src/stm32f7xx_hal_msp.c **** 
ARM GAS  C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s 			page 66


 1732              		.loc 1 638 5 view .LVU526
 1733              	.LBB28:
 638:Core/Src/stm32f7xx_hal_msp.c **** 
 1734              		.loc 1 638 5 view .LVU527
 638:Core/Src/stm32f7xx_hal_msp.c **** 
 1735              		.loc 1 638 5 view .LVU528
 1736 008a 1B4B     		ldr	r3, .L82+8
 1737 008c 1A6C     		ldr	r2, [r3, #64]
 1738 008e 42F48042 		orr	r2, r2, #16384
 1739 0092 1A64     		str	r2, [r3, #64]
 638:Core/Src/stm32f7xx_hal_msp.c **** 
 1740              		.loc 1 638 5 view .LVU529
 1741 0094 1A6C     		ldr	r2, [r3, #64]
 1742 0096 02F48042 		and	r2, r2, #16384
 1743 009a 0492     		str	r2, [sp, #16]
 638:Core/Src/stm32f7xx_hal_msp.c **** 
 1744              		.loc 1 638 5 view .LVU530
 1745 009c 049A     		ldr	r2, [sp, #16]
 1746              	.LBE28:
 638:Core/Src/stm32f7xx_hal_msp.c **** 
 1747              		.loc 1 638 5 view .LVU531
 640:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 1748              		.loc 1 640 5 view .LVU532
 1749              	.LBB29:
 640:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 1750              		.loc 1 640 5 view .LVU533
 640:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 1751              		.loc 1 640 5 view .LVU534
 1752 009e 1A6B     		ldr	r2, [r3, #48]
 1753 00a0 42F48072 		orr	r2, r2, #256
 1754 00a4 1A63     		str	r2, [r3, #48]
 640:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 1755              		.loc 1 640 5 view .LVU535
 1756 00a6 1A6B     		ldr	r2, [r3, #48]
 1757 00a8 02F48072 		and	r2, r2, #256
 1758 00ac 0592     		str	r2, [sp, #20]
 640:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 1759              		.loc 1 640 5 view .LVU536
 1760 00ae 059A     		ldr	r2, [sp, #20]
 1761              	.LBE29:
 640:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 1762              		.loc 1 640 5 view .LVU537
 641:Core/Src/stm32f7xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 1763              		.loc 1 641 5 view .LVU538
 1764              	.LBB30:
 641:Core/Src/stm32f7xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 1765              		.loc 1 641 5 view .LVU539
 641:Core/Src/stm32f7xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 1766              		.loc 1 641 5 view .LVU540
 1767 00b0 1A6B     		ldr	r2, [r3, #48]
 1768 00b2 42F00402 		orr	r2, r2, #4
 1769 00b6 1A63     		str	r2, [r3, #48]
 641:Core/Src/stm32f7xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 1770              		.loc 1 641 5 view .LVU541
 1771 00b8 1B6B     		ldr	r3, [r3, #48]
 1772 00ba 03F00403 		and	r3, r3, #4
 1773 00be 0693     		str	r3, [sp, #24]
ARM GAS  C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s 			page 67


 641:Core/Src/stm32f7xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 1774              		.loc 1 641 5 view .LVU542
 1775 00c0 069B     		ldr	r3, [sp, #24]
 1776              	.LBE30:
 641:Core/Src/stm32f7xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 1777              		.loc 1 641 5 view .LVU543
 648:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1778              		.loc 1 648 5 view .LVU544
 648:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1779              		.loc 1 648 25 is_stmt 0 view .LVU545
 1780 00c2 0324     		movs	r4, #3
 1781 00c4 0794     		str	r4, [sp, #28]
 649:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1782              		.loc 1 649 5 is_stmt 1 view .LVU546
 649:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1783              		.loc 1 649 26 is_stmt 0 view .LVU547
 1784 00c6 0226     		movs	r6, #2
 1785 00c8 0896     		str	r6, [sp, #32]
 650:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1786              		.loc 1 650 5 is_stmt 1 view .LVU548
 651:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 1787              		.loc 1 651 5 view .LVU549
 651:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 1788              		.loc 1 651 27 is_stmt 0 view .LVU550
 1789 00ca 0A94     		str	r4, [sp, #40]
 652:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 1790              		.loc 1 652 5 is_stmt 1 view .LVU551
 652:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 1791              		.loc 1 652 31 is_stmt 0 view .LVU552
 1792 00cc 0525     		movs	r5, #5
 1793 00ce 0B95     		str	r5, [sp, #44]
 653:Core/Src/stm32f7xx_hal_msp.c **** 
 1794              		.loc 1 653 5 is_stmt 1 view .LVU553
 1795 00d0 07A9     		add	r1, sp, #28
 1796 00d2 0C48     		ldr	r0, .L82+20
 1797              	.LVL101:
 653:Core/Src/stm32f7xx_hal_msp.c **** 
 1798              		.loc 1 653 5 is_stmt 0 view .LVU554
 1799 00d4 FFF7FEFF 		bl	HAL_GPIO_Init
 1800              	.LVL102:
 655:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1801              		.loc 1 655 5 is_stmt 1 view .LVU555
 655:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1802              		.loc 1 655 25 is_stmt 0 view .LVU556
 1803 00d8 0C23     		movs	r3, #12
 1804 00da 0793     		str	r3, [sp, #28]
 656:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1805              		.loc 1 656 5 is_stmt 1 view .LVU557
 656:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1806              		.loc 1 656 26 is_stmt 0 view .LVU558
 1807 00dc 0896     		str	r6, [sp, #32]
 657:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1808              		.loc 1 657 5 is_stmt 1 view .LVU559
 657:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1809              		.loc 1 657 26 is_stmt 0 view .LVU560
 1810 00de 0023     		movs	r3, #0
 1811 00e0 0993     		str	r3, [sp, #36]
ARM GAS  C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s 			page 68


 658:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 1812              		.loc 1 658 5 is_stmt 1 view .LVU561
 658:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 1813              		.loc 1 658 27 is_stmt 0 view .LVU562
 1814 00e2 0A94     		str	r4, [sp, #40]
 659:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 1815              		.loc 1 659 5 is_stmt 1 view .LVU563
 659:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 1816              		.loc 1 659 31 is_stmt 0 view .LVU564
 1817 00e4 0B95     		str	r5, [sp, #44]
 660:Core/Src/stm32f7xx_hal_msp.c **** 
 1818              		.loc 1 660 5 is_stmt 1 view .LVU565
 1819 00e6 07A9     		add	r1, sp, #28
 1820 00e8 0748     		ldr	r0, .L82+24
 1821 00ea FFF7FEFF 		bl	HAL_GPIO_Init
 1822              	.LVL103:
 667:Core/Src/stm32f7xx_hal_msp.c **** 
 1823              		.loc 1 667 1 is_stmt 0 view .LVU566
 1824 00ee 96E7     		b	.L76
 1825              	.L83:
 1826              		.align	2
 1827              	.L82:
 1828 00f0 00300140 		.word	1073819648
 1829 00f4 00380040 		.word	1073756160
 1830 00f8 00380240 		.word	1073887232
 1831 00fc 00040240 		.word	1073873920
 1832 0100 00000240 		.word	1073872896
 1833 0104 00200240 		.word	1073881088
 1834 0108 00080240 		.word	1073874944
 1835              		.cfi_endproc
 1836              	.LFE148:
 1838              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
 1839              		.align	1
 1840              		.global	HAL_SPI_MspDeInit
 1841              		.syntax unified
 1842              		.thumb
 1843              		.thumb_func
 1845              	HAL_SPI_MspDeInit:
 1846              	.LVL104:
 1847              	.LFB149:
 676:Core/Src/stm32f7xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 1848              		.loc 1 676 1 is_stmt 1 view -0
 1849              		.cfi_startproc
 1850              		@ args = 0, pretend = 0, frame = 0
 1851              		@ frame_needed = 0, uses_anonymous_args = 0
 676:Core/Src/stm32f7xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 1852              		.loc 1 676 1 is_stmt 0 view .LVU568
 1853 0000 08B5     		push	{r3, lr}
 1854              	.LCFI26:
 1855              		.cfi_def_cfa_offset 8
 1856              		.cfi_offset 3, -8
 1857              		.cfi_offset 14, -4
 677:Core/Src/stm32f7xx_hal_msp.c ****   {
 1858              		.loc 1 677 3 is_stmt 1 view .LVU569
 677:Core/Src/stm32f7xx_hal_msp.c ****   {
 1859              		.loc 1 677 10 is_stmt 0 view .LVU570
 1860 0002 0368     		ldr	r3, [r0]
ARM GAS  C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s 			page 69


 677:Core/Src/stm32f7xx_hal_msp.c ****   {
 1861              		.loc 1 677 5 view .LVU571
 1862 0004 124A     		ldr	r2, .L90
 1863 0006 9342     		cmp	r3, r2
 1864 0008 03D0     		beq	.L88
 698:Core/Src/stm32f7xx_hal_msp.c ****   {
 1865              		.loc 1 698 8 is_stmt 1 view .LVU572
 698:Core/Src/stm32f7xx_hal_msp.c ****   {
 1866              		.loc 1 698 10 is_stmt 0 view .LVU573
 1867 000a 124A     		ldr	r2, .L90+4
 1868 000c 9342     		cmp	r3, r2
 1869 000e 0FD0     		beq	.L89
 1870              	.LVL105:
 1871              	.L84:
 721:Core/Src/stm32f7xx_hal_msp.c **** 
 1872              		.loc 1 721 1 view .LVU574
 1873 0010 08BD     		pop	{r3, pc}
 1874              	.LVL106:
 1875              	.L88:
 683:Core/Src/stm32f7xx_hal_msp.c **** 
 1876              		.loc 1 683 5 is_stmt 1 view .LVU575
 1877 0012 02F58432 		add	r2, r2, #67584
 1878 0016 536C     		ldr	r3, [r2, #68]
 1879 0018 23F48053 		bic	r3, r3, #4096
 1880 001c 5364     		str	r3, [r2, #68]
 690:Core/Src/stm32f7xx_hal_msp.c **** 
 1881              		.loc 1 690 5 view .LVU576
 1882 001e 3021     		movs	r1, #48
 1883 0020 0D48     		ldr	r0, .L90+8
 1884              	.LVL107:
 690:Core/Src/stm32f7xx_hal_msp.c **** 
 1885              		.loc 1 690 5 is_stmt 0 view .LVU577
 1886 0022 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1887              	.LVL108:
 692:Core/Src/stm32f7xx_hal_msp.c **** 
 1888              		.loc 1 692 5 is_stmt 1 view .LVU578
 1889 0026 2021     		movs	r1, #32
 1890 0028 0C48     		ldr	r0, .L90+12
 1891 002a FFF7FEFF 		bl	HAL_GPIO_DeInit
 1892              	.LVL109:
 1893 002e EFE7     		b	.L84
 1894              	.LVL110:
 1895              	.L89:
 704:Core/Src/stm32f7xx_hal_msp.c **** 
 1896              		.loc 1 704 5 view .LVU579
 1897 0030 02F50032 		add	r2, r2, #131072
 1898 0034 136C     		ldr	r3, [r2, #64]
 1899 0036 23F48043 		bic	r3, r3, #16384
 1900 003a 1364     		str	r3, [r2, #64]
 712:Core/Src/stm32f7xx_hal_msp.c **** 
 1901              		.loc 1 712 5 view .LVU580
 1902 003c 0321     		movs	r1, #3
 1903 003e 0848     		ldr	r0, .L90+16
 1904              	.LVL111:
 712:Core/Src/stm32f7xx_hal_msp.c **** 
 1905              		.loc 1 712 5 is_stmt 0 view .LVU581
 1906 0040 FFF7FEFF 		bl	HAL_GPIO_DeInit
ARM GAS  C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s 			page 70


 1907              	.LVL112:
 714:Core/Src/stm32f7xx_hal_msp.c **** 
 1908              		.loc 1 714 5 is_stmt 1 view .LVU582
 1909 0044 0C21     		movs	r1, #12
 1910 0046 0748     		ldr	r0, .L90+20
 1911 0048 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1912              	.LVL113:
 721:Core/Src/stm32f7xx_hal_msp.c **** 
 1913              		.loc 1 721 1 is_stmt 0 view .LVU583
 1914 004c E0E7     		b	.L84
 1915              	.L91:
 1916 004e 00BF     		.align	2
 1917              	.L90:
 1918 0050 00300140 		.word	1073819648
 1919 0054 00380040 		.word	1073756160
 1920 0058 00040240 		.word	1073873920
 1921 005c 00000240 		.word	1073872896
 1922 0060 00200240 		.word	1073881088
 1923 0064 00080240 		.word	1073874944
 1924              		.cfi_endproc
 1925              	.LFE149:
 1927              		.section	.text.HAL_TIM_PWM_MspInit,"ax",%progbits
 1928              		.align	1
 1929              		.global	HAL_TIM_PWM_MspInit
 1930              		.syntax unified
 1931              		.thumb
 1932              		.thumb_func
 1934              	HAL_TIM_PWM_MspInit:
 1935              	.LVL114:
 1936              	.LFB150:
 730:Core/Src/stm32f7xx_hal_msp.c ****   if(htim_pwm->Instance==TIM2)
 1937              		.loc 1 730 1 is_stmt 1 view -0
 1938              		.cfi_startproc
 1939              		@ args = 0, pretend = 0, frame = 16
 1940              		@ frame_needed = 0, uses_anonymous_args = 0
 1941              		@ link register save eliminated.
 730:Core/Src/stm32f7xx_hal_msp.c ****   if(htim_pwm->Instance==TIM2)
 1942              		.loc 1 730 1 is_stmt 0 view .LVU585
 1943 0000 84B0     		sub	sp, sp, #16
 1944              	.LCFI27:
 1945              		.cfi_def_cfa_offset 16
 731:Core/Src/stm32f7xx_hal_msp.c ****   {
 1946              		.loc 1 731 3 is_stmt 1 view .LVU586
 731:Core/Src/stm32f7xx_hal_msp.c ****   {
 1947              		.loc 1 731 14 is_stmt 0 view .LVU587
 1948 0002 0368     		ldr	r3, [r0]
 731:Core/Src/stm32f7xx_hal_msp.c ****   {
 1949              		.loc 1 731 5 view .LVU588
 1950 0004 B3F1804F 		cmp	r3, #1073741824
 1951 0008 13D0     		beq	.L98
 742:Core/Src/stm32f7xx_hal_msp.c ****   {
 1952              		.loc 1 742 8 is_stmt 1 view .LVU589
 742:Core/Src/stm32f7xx_hal_msp.c ****   {
 1953              		.loc 1 742 10 is_stmt 0 view .LVU590
 1954 000a 1B4A     		ldr	r2, .L101
 1955 000c 9342     		cmp	r3, r2
 1956 000e 1DD0     		beq	.L99
ARM GAS  C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s 			page 71


 753:Core/Src/stm32f7xx_hal_msp.c ****   {
 1957              		.loc 1 753 8 is_stmt 1 view .LVU591
 753:Core/Src/stm32f7xx_hal_msp.c ****   {
 1958              		.loc 1 753 10 is_stmt 0 view .LVU592
 1959 0010 1A4A     		ldr	r2, .L101+4
 1960 0012 9342     		cmp	r3, r2
 1961 0014 25D0     		beq	.L100
 764:Core/Src/stm32f7xx_hal_msp.c ****   {
 1962              		.loc 1 764 8 is_stmt 1 view .LVU593
 764:Core/Src/stm32f7xx_hal_msp.c ****   {
 1963              		.loc 1 764 10 is_stmt 0 view .LVU594
 1964 0016 1A4A     		ldr	r2, .L101+8
 1965 0018 9342     		cmp	r3, r2
 1966 001a 15D1     		bne	.L92
 770:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM12_MspInit 1 */
 1967              		.loc 1 770 5 is_stmt 1 view .LVU595
 1968              	.LBB31:
 770:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM12_MspInit 1 */
 1969              		.loc 1 770 5 view .LVU596
 770:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM12_MspInit 1 */
 1970              		.loc 1 770 5 view .LVU597
 1971 001c 194B     		ldr	r3, .L101+12
 1972 001e 1A6C     		ldr	r2, [r3, #64]
 1973 0020 42F04002 		orr	r2, r2, #64
 1974 0024 1A64     		str	r2, [r3, #64]
 770:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM12_MspInit 1 */
 1975              		.loc 1 770 5 view .LVU598
 1976 0026 1B6C     		ldr	r3, [r3, #64]
 1977 0028 03F04003 		and	r3, r3, #64
 1978 002c 0393     		str	r3, [sp, #12]
 770:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM12_MspInit 1 */
 1979              		.loc 1 770 5 view .LVU599
 1980 002e 039B     		ldr	r3, [sp, #12]
 1981              	.LBE31:
 770:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM12_MspInit 1 */
 1982              		.loc 1 770 5 view .LVU600
 776:Core/Src/stm32f7xx_hal_msp.c **** 
 1983              		.loc 1 776 1 is_stmt 0 view .LVU601
 1984 0030 0AE0     		b	.L92
 1985              	.L98:
 737:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 1986              		.loc 1 737 5 is_stmt 1 view .LVU602
 1987              	.LBB32:
 737:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 1988              		.loc 1 737 5 view .LVU603
 737:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 1989              		.loc 1 737 5 view .LVU604
 1990 0032 03F50E33 		add	r3, r3, #145408
 1991 0036 1A6C     		ldr	r2, [r3, #64]
 1992 0038 42F00102 		orr	r2, r2, #1
 1993 003c 1A64     		str	r2, [r3, #64]
 737:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 1994              		.loc 1 737 5 view .LVU605
 1995 003e 1B6C     		ldr	r3, [r3, #64]
 1996 0040 03F00103 		and	r3, r3, #1
 1997 0044 0093     		str	r3, [sp]
 737:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
ARM GAS  C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s 			page 72


 1998              		.loc 1 737 5 view .LVU606
 1999 0046 009B     		ldr	r3, [sp]
 2000              	.LBE32:
 737:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 2001              		.loc 1 737 5 view .LVU607
 2002              	.L92:
 776:Core/Src/stm32f7xx_hal_msp.c **** 
 2003              		.loc 1 776 1 is_stmt 0 view .LVU608
 2004 0048 04B0     		add	sp, sp, #16
 2005              	.LCFI28:
 2006              		.cfi_remember_state
 2007              		.cfi_def_cfa_offset 0
 2008              		@ sp needed
 2009 004a 7047     		bx	lr
 2010              	.L99:
 2011              	.LCFI29:
 2012              		.cfi_restore_state
 748:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 2013              		.loc 1 748 5 is_stmt 1 view .LVU609
 2014              	.LBB33:
 748:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 2015              		.loc 1 748 5 view .LVU610
 748:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 2016              		.loc 1 748 5 view .LVU611
 2017 004c 0D4B     		ldr	r3, .L101+12
 2018 004e 1A6C     		ldr	r2, [r3, #64]
 2019 0050 42F00202 		orr	r2, r2, #2
 2020 0054 1A64     		str	r2, [r3, #64]
 748:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 2021              		.loc 1 748 5 view .LVU612
 2022 0056 1B6C     		ldr	r3, [r3, #64]
 2023 0058 03F00203 		and	r3, r3, #2
 2024 005c 0193     		str	r3, [sp, #4]
 748:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 2025              		.loc 1 748 5 view .LVU613
 2026 005e 019B     		ldr	r3, [sp, #4]
 2027              	.LBE33:
 748:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 2028              		.loc 1 748 5 view .LVU614
 2029 0060 F2E7     		b	.L92
 2030              	.L100:
 759:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM9_MspInit 1 */
 2031              		.loc 1 759 5 view .LVU615
 2032              	.LBB34:
 759:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM9_MspInit 1 */
 2033              		.loc 1 759 5 view .LVU616
 759:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM9_MspInit 1 */
 2034              		.loc 1 759 5 view .LVU617
 2035 0062 084B     		ldr	r3, .L101+12
 2036 0064 5A6C     		ldr	r2, [r3, #68]
 2037 0066 42F48032 		orr	r2, r2, #65536
 2038 006a 5A64     		str	r2, [r3, #68]
 759:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM9_MspInit 1 */
 2039              		.loc 1 759 5 view .LVU618
 2040 006c 5B6C     		ldr	r3, [r3, #68]
 2041 006e 03F48033 		and	r3, r3, #65536
 2042 0072 0293     		str	r3, [sp, #8]
ARM GAS  C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s 			page 73


 759:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM9_MspInit 1 */
 2043              		.loc 1 759 5 view .LVU619
 2044 0074 029B     		ldr	r3, [sp, #8]
 2045              	.LBE34:
 759:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM9_MspInit 1 */
 2046              		.loc 1 759 5 view .LVU620
 2047 0076 E7E7     		b	.L92
 2048              	.L102:
 2049              		.align	2
 2050              	.L101:
 2051 0078 00040040 		.word	1073742848
 2052 007c 00400140 		.word	1073823744
 2053 0080 00180040 		.word	1073747968
 2054 0084 00380240 		.word	1073887232
 2055              		.cfi_endproc
 2056              	.LFE150:
 2058              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 2059              		.align	1
 2060              		.global	HAL_TIM_Base_MspInit
 2061              		.syntax unified
 2062              		.thumb
 2063              		.thumb_func
 2065              	HAL_TIM_Base_MspInit:
 2066              	.LVL115:
 2067              	.LFB151:
 785:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 2068              		.loc 1 785 1 view -0
 2069              		.cfi_startproc
 2070              		@ args = 0, pretend = 0, frame = 32
 2071              		@ frame_needed = 0, uses_anonymous_args = 0
 785:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 2072              		.loc 1 785 1 is_stmt 0 view .LVU622
 2073 0000 00B5     		push	{lr}
 2074              	.LCFI30:
 2075              		.cfi_def_cfa_offset 4
 2076              		.cfi_offset 14, -4
 2077 0002 89B0     		sub	sp, sp, #36
 2078              	.LCFI31:
 2079              		.cfi_def_cfa_offset 40
 786:Core/Src/stm32f7xx_hal_msp.c ****   if(htim_base->Instance==TIM5)
 2080              		.loc 1 786 3 is_stmt 1 view .LVU623
 786:Core/Src/stm32f7xx_hal_msp.c ****   if(htim_base->Instance==TIM5)
 2081              		.loc 1 786 20 is_stmt 0 view .LVU624
 2082 0004 0023     		movs	r3, #0
 2083 0006 0393     		str	r3, [sp, #12]
 2084 0008 0493     		str	r3, [sp, #16]
 2085 000a 0593     		str	r3, [sp, #20]
 2086 000c 0693     		str	r3, [sp, #24]
 2087 000e 0793     		str	r3, [sp, #28]
 787:Core/Src/stm32f7xx_hal_msp.c ****   {
 2088              		.loc 1 787 3 is_stmt 1 view .LVU625
 787:Core/Src/stm32f7xx_hal_msp.c ****   {
 2089              		.loc 1 787 15 is_stmt 0 view .LVU626
 2090 0010 0268     		ldr	r2, [r0]
 787:Core/Src/stm32f7xx_hal_msp.c ****   {
 2091              		.loc 1 787 5 view .LVU627
 2092 0012 164B     		ldr	r3, .L107
ARM GAS  C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s 			page 74


 2093 0014 9A42     		cmp	r2, r3
 2094 0016 02D0     		beq	.L106
 2095              	.LVL116:
 2096              	.L103:
 815:Core/Src/stm32f7xx_hal_msp.c **** 
 2097              		.loc 1 815 1 view .LVU628
 2098 0018 09B0     		add	sp, sp, #36
 2099              	.LCFI32:
 2100              		.cfi_remember_state
 2101              		.cfi_def_cfa_offset 4
 2102              		@ sp needed
 2103 001a 5DF804FB 		ldr	pc, [sp], #4
 2104              	.LVL117:
 2105              	.L106:
 2106              	.LCFI33:
 2107              		.cfi_restore_state
 793:Core/Src/stm32f7xx_hal_msp.c **** 
 2108              		.loc 1 793 5 is_stmt 1 view .LVU629
 2109              	.LBB35:
 793:Core/Src/stm32f7xx_hal_msp.c **** 
 2110              		.loc 1 793 5 view .LVU630
 793:Core/Src/stm32f7xx_hal_msp.c **** 
 2111              		.loc 1 793 5 view .LVU631
 2112 001e 03F50B33 		add	r3, r3, #142336
 2113 0022 1A6C     		ldr	r2, [r3, #64]
 2114 0024 42F00802 		orr	r2, r2, #8
 2115 0028 1A64     		str	r2, [r3, #64]
 793:Core/Src/stm32f7xx_hal_msp.c **** 
 2116              		.loc 1 793 5 view .LVU632
 2117 002a 1A6C     		ldr	r2, [r3, #64]
 2118 002c 02F00802 		and	r2, r2, #8
 2119 0030 0192     		str	r2, [sp, #4]
 793:Core/Src/stm32f7xx_hal_msp.c **** 
 2120              		.loc 1 793 5 view .LVU633
 2121 0032 019A     		ldr	r2, [sp, #4]
 2122              	.LBE35:
 793:Core/Src/stm32f7xx_hal_msp.c **** 
 2123              		.loc 1 793 5 view .LVU634
 795:Core/Src/stm32f7xx_hal_msp.c ****     /**TIM5 GPIO Configuration
 2124              		.loc 1 795 5 view .LVU635
 2125              	.LBB36:
 795:Core/Src/stm32f7xx_hal_msp.c ****     /**TIM5 GPIO Configuration
 2126              		.loc 1 795 5 view .LVU636
 795:Core/Src/stm32f7xx_hal_msp.c ****     /**TIM5 GPIO Configuration
 2127              		.loc 1 795 5 view .LVU637
 2128 0034 1A6B     		ldr	r2, [r3, #48]
 2129 0036 42F08002 		orr	r2, r2, #128
 2130 003a 1A63     		str	r2, [r3, #48]
 795:Core/Src/stm32f7xx_hal_msp.c ****     /**TIM5 GPIO Configuration
 2131              		.loc 1 795 5 view .LVU638
 2132 003c 1B6B     		ldr	r3, [r3, #48]
 2133 003e 03F08003 		and	r3, r3, #128
 2134 0042 0293     		str	r3, [sp, #8]
 795:Core/Src/stm32f7xx_hal_msp.c ****     /**TIM5 GPIO Configuration
 2135              		.loc 1 795 5 view .LVU639
 2136 0044 029B     		ldr	r3, [sp, #8]
 2137              	.LBE36:
ARM GAS  C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s 			page 75


 795:Core/Src/stm32f7xx_hal_msp.c ****     /**TIM5 GPIO Configuration
 2138              		.loc 1 795 5 view .LVU640
 799:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 2139              		.loc 1 799 5 view .LVU641
 799:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 2140              		.loc 1 799 25 is_stmt 0 view .LVU642
 2141 0046 4FF40063 		mov	r3, #2048
 2142 004a 0393     		str	r3, [sp, #12]
 800:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 2143              		.loc 1 800 5 is_stmt 1 view .LVU643
 800:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 2144              		.loc 1 800 26 is_stmt 0 view .LVU644
 2145 004c 0223     		movs	r3, #2
 2146 004e 0493     		str	r3, [sp, #16]
 801:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 2147              		.loc 1 801 5 is_stmt 1 view .LVU645
 802:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 2148              		.loc 1 802 5 view .LVU646
 803:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(LCD_BL_GPIO_Port, &GPIO_InitStruct);
 2149              		.loc 1 803 5 view .LVU647
 803:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(LCD_BL_GPIO_Port, &GPIO_InitStruct);
 2150              		.loc 1 803 31 is_stmt 0 view .LVU648
 2151 0050 0793     		str	r3, [sp, #28]
 804:Core/Src/stm32f7xx_hal_msp.c **** 
 2152              		.loc 1 804 5 is_stmt 1 view .LVU649
 2153 0052 03A9     		add	r1, sp, #12
 2154 0054 0648     		ldr	r0, .L107+4
 2155              	.LVL118:
 804:Core/Src/stm32f7xx_hal_msp.c **** 
 2156              		.loc 1 804 5 is_stmt 0 view .LVU650
 2157 0056 FFF7FEFF 		bl	HAL_GPIO_Init
 2158              	.LVL119:
 807:Core/Src/stm32f7xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM5_IRQn);
 2159              		.loc 1 807 5 is_stmt 1 view .LVU651
 2160 005a 0022     		movs	r2, #0
 2161 005c 1146     		mov	r1, r2
 2162 005e 3220     		movs	r0, #50
 2163 0060 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 2164              	.LVL120:
 808:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 2165              		.loc 1 808 5 view .LVU652
 2166 0064 3220     		movs	r0, #50
 2167 0066 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 2168              	.LVL121:
 815:Core/Src/stm32f7xx_hal_msp.c **** 
 2169              		.loc 1 815 1 is_stmt 0 view .LVU653
 2170 006a D5E7     		b	.L103
 2171              	.L108:
 2172              		.align	2
 2173              	.L107:
 2174 006c 000C0040 		.word	1073744896
 2175 0070 001C0240 		.word	1073880064
 2176              		.cfi_endproc
 2177              	.LFE151:
 2179              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 2180              		.align	1
 2181              		.global	HAL_TIM_MspPostInit
ARM GAS  C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s 			page 76


 2182              		.syntax unified
 2183              		.thumb
 2184              		.thumb_func
 2186              	HAL_TIM_MspPostInit:
 2187              	.LVL122:
 2188              	.LFB152:
 818:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 2189              		.loc 1 818 1 is_stmt 1 view -0
 2190              		.cfi_startproc
 2191              		@ args = 0, pretend = 0, frame = 40
 2192              		@ frame_needed = 0, uses_anonymous_args = 0
 818:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 2193              		.loc 1 818 1 is_stmt 0 view .LVU655
 2194 0000 00B5     		push	{lr}
 2195              	.LCFI34:
 2196              		.cfi_def_cfa_offset 4
 2197              		.cfi_offset 14, -4
 2198 0002 8BB0     		sub	sp, sp, #44
 2199              	.LCFI35:
 2200              		.cfi_def_cfa_offset 48
 819:Core/Src/stm32f7xx_hal_msp.c ****   if(htim->Instance==TIM2)
 2201              		.loc 1 819 3 is_stmt 1 view .LVU656
 819:Core/Src/stm32f7xx_hal_msp.c ****   if(htim->Instance==TIM2)
 2202              		.loc 1 819 20 is_stmt 0 view .LVU657
 2203 0004 0023     		movs	r3, #0
 2204 0006 0593     		str	r3, [sp, #20]
 2205 0008 0693     		str	r3, [sp, #24]
 2206 000a 0793     		str	r3, [sp, #28]
 2207 000c 0893     		str	r3, [sp, #32]
 2208 000e 0993     		str	r3, [sp, #36]
 820:Core/Src/stm32f7xx_hal_msp.c ****   {
 2209              		.loc 1 820 3 is_stmt 1 view .LVU658
 820:Core/Src/stm32f7xx_hal_msp.c ****   {
 2210              		.loc 1 820 10 is_stmt 0 view .LVU659
 2211 0010 0368     		ldr	r3, [r0]
 820:Core/Src/stm32f7xx_hal_msp.c ****   {
 2212              		.loc 1 820 5 view .LVU660
 2213 0012 B3F1804F 		cmp	r3, #1073741824
 2214 0016 0BD0     		beq	.L115
 840:Core/Src/stm32f7xx_hal_msp.c ****   {
 2215              		.loc 1 840 8 is_stmt 1 view .LVU661
 840:Core/Src/stm32f7xx_hal_msp.c ****   {
 2216              		.loc 1 840 10 is_stmt 0 view .LVU662
 2217 0018 304A     		ldr	r2, .L119
 2218 001a 9342     		cmp	r3, r2
 2219 001c 1FD0     		beq	.L116
 861:Core/Src/stm32f7xx_hal_msp.c ****   {
 2220              		.loc 1 861 8 is_stmt 1 view .LVU663
 861:Core/Src/stm32f7xx_hal_msp.c ****   {
 2221              		.loc 1 861 10 is_stmt 0 view .LVU664
 2222 001e 304A     		ldr	r2, .L119+4
 2223 0020 9342     		cmp	r3, r2
 2224 0022 30D0     		beq	.L117
 883:Core/Src/stm32f7xx_hal_msp.c ****   {
 2225              		.loc 1 883 8 is_stmt 1 view .LVU665
 883:Core/Src/stm32f7xx_hal_msp.c ****   {
 2226              		.loc 1 883 10 is_stmt 0 view .LVU666
ARM GAS  C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s 			page 77


 2227 0024 2F4A     		ldr	r2, .L119+8
 2228 0026 9342     		cmp	r3, r2
 2229 0028 42D0     		beq	.L118
 2230              	.LVL123:
 2231              	.L109:
 905:Core/Src/stm32f7xx_hal_msp.c **** /**
 2232              		.loc 1 905 1 view .LVU667
 2233 002a 0BB0     		add	sp, sp, #44
 2234              	.LCFI36:
 2235              		.cfi_remember_state
 2236              		.cfi_def_cfa_offset 4
 2237              		@ sp needed
 2238 002c 5DF804FB 		ldr	pc, [sp], #4
 2239              	.LVL124:
 2240              	.L115:
 2241              	.LCFI37:
 2242              		.cfi_restore_state
 825:Core/Src/stm32f7xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 2243              		.loc 1 825 5 is_stmt 1 view .LVU668
 2244              	.LBB37:
 825:Core/Src/stm32f7xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 2245              		.loc 1 825 5 view .LVU669
 825:Core/Src/stm32f7xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 2246              		.loc 1 825 5 view .LVU670
 2247 0030 03F50E33 		add	r3, r3, #145408
 2248 0034 1A6B     		ldr	r2, [r3, #48]
 2249 0036 42F00102 		orr	r2, r2, #1
 2250 003a 1A63     		str	r2, [r3, #48]
 825:Core/Src/stm32f7xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 2251              		.loc 1 825 5 view .LVU671
 2252 003c 1B6B     		ldr	r3, [r3, #48]
 2253 003e 03F00103 		and	r3, r3, #1
 2254 0042 0193     		str	r3, [sp, #4]
 825:Core/Src/stm32f7xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 2255              		.loc 1 825 5 view .LVU672
 2256 0044 019B     		ldr	r3, [sp, #4]
 2257              	.LBE37:
 825:Core/Src/stm32f7xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 2258              		.loc 1 825 5 view .LVU673
 829:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 2259              		.loc 1 829 5 view .LVU674
 829:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 2260              		.loc 1 829 25 is_stmt 0 view .LVU675
 2261 0046 4FF40043 		mov	r3, #32768
 2262 004a 0593     		str	r3, [sp, #20]
 830:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 2263              		.loc 1 830 5 is_stmt 1 view .LVU676
 830:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 2264              		.loc 1 830 26 is_stmt 0 view .LVU677
 2265 004c 0223     		movs	r3, #2
 2266 004e 0693     		str	r3, [sp, #24]
 831:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 2267              		.loc 1 831 5 is_stmt 1 view .LVU678
 832:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 2268              		.loc 1 832 5 view .LVU679
 833:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(STMOD__TIM2_CH1_2_ETR_GPIO_Port, &GPIO_InitStruct);
 2269              		.loc 1 833 5 view .LVU680
ARM GAS  C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s 			page 78


 833:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(STMOD__TIM2_CH1_2_ETR_GPIO_Port, &GPIO_InitStruct);
 2270              		.loc 1 833 31 is_stmt 0 view .LVU681
 2271 0050 0123     		movs	r3, #1
 2272 0052 0993     		str	r3, [sp, #36]
 834:Core/Src/stm32f7xx_hal_msp.c **** 
 2273              		.loc 1 834 5 is_stmt 1 view .LVU682
 2274 0054 05A9     		add	r1, sp, #20
 2275 0056 2448     		ldr	r0, .L119+12
 2276              	.LVL125:
 834:Core/Src/stm32f7xx_hal_msp.c **** 
 2277              		.loc 1 834 5 is_stmt 0 view .LVU683
 2278 0058 FFF7FEFF 		bl	HAL_GPIO_Init
 2279              	.LVL126:
 2280 005c E5E7     		b	.L109
 2281              	.LVL127:
 2282              	.L116:
 846:Core/Src/stm32f7xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 2283              		.loc 1 846 5 is_stmt 1 view .LVU684
 2284              	.LBB38:
 846:Core/Src/stm32f7xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 2285              		.loc 1 846 5 view .LVU685
 846:Core/Src/stm32f7xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 2286              		.loc 1 846 5 view .LVU686
 2287 005e 234B     		ldr	r3, .L119+16
 2288 0060 1A6B     		ldr	r2, [r3, #48]
 2289 0062 42F00202 		orr	r2, r2, #2
 2290 0066 1A63     		str	r2, [r3, #48]
 846:Core/Src/stm32f7xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 2291              		.loc 1 846 5 view .LVU687
 2292 0068 1B6B     		ldr	r3, [r3, #48]
 2293 006a 03F00203 		and	r3, r3, #2
 2294 006e 0293     		str	r3, [sp, #8]
 846:Core/Src/stm32f7xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 2295              		.loc 1 846 5 view .LVU688
 2296 0070 029B     		ldr	r3, [sp, #8]
 2297              	.LBE38:
 846:Core/Src/stm32f7xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 2298              		.loc 1 846 5 view .LVU689
 850:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 2299              		.loc 1 850 5 view .LVU690
 850:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 2300              		.loc 1 850 25 is_stmt 0 view .LVU691
 2301 0072 0123     		movs	r3, #1
 2302 0074 0593     		str	r3, [sp, #20]
 851:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 2303              		.loc 1 851 5 is_stmt 1 view .LVU692
 851:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 2304              		.loc 1 851 26 is_stmt 0 view .LVU693
 2305 0076 0223     		movs	r3, #2
 2306 0078 0693     		str	r3, [sp, #24]
 852:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 2307              		.loc 1 852 5 is_stmt 1 view .LVU694
 853:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 2308              		.loc 1 853 5 view .LVU695
 854:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(ARD_D5_STMOD_TIM3_CH3_GPIO_Port, &GPIO_InitStruct);
 2309              		.loc 1 854 5 view .LVU696
 854:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(ARD_D5_STMOD_TIM3_CH3_GPIO_Port, &GPIO_InitStruct);
ARM GAS  C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s 			page 79


 2310              		.loc 1 854 31 is_stmt 0 view .LVU697
 2311 007a 0993     		str	r3, [sp, #36]
 855:Core/Src/stm32f7xx_hal_msp.c **** 
 2312              		.loc 1 855 5 is_stmt 1 view .LVU698
 2313 007c 05A9     		add	r1, sp, #20
 2314 007e 1C48     		ldr	r0, .L119+20
 2315              	.LVL128:
 855:Core/Src/stm32f7xx_hal_msp.c **** 
 2316              		.loc 1 855 5 is_stmt 0 view .LVU699
 2317 0080 FFF7FEFF 		bl	HAL_GPIO_Init
 2318              	.LVL129:
 2319 0084 D1E7     		b	.L109
 2320              	.LVL130:
 2321              	.L117:
 867:Core/Src/stm32f7xx_hal_msp.c ****     /**TIM9 GPIO Configuration
 2322              		.loc 1 867 5 is_stmt 1 view .LVU700
 2323              	.LBB39:
 867:Core/Src/stm32f7xx_hal_msp.c ****     /**TIM9 GPIO Configuration
 2324              		.loc 1 867 5 view .LVU701
 867:Core/Src/stm32f7xx_hal_msp.c ****     /**TIM9 GPIO Configuration
 2325              		.loc 1 867 5 view .LVU702
 2326 0086 194B     		ldr	r3, .L119+16
 2327 0088 1A6B     		ldr	r2, [r3, #48]
 2328 008a 42F01002 		orr	r2, r2, #16
 2329 008e 1A63     		str	r2, [r3, #48]
 867:Core/Src/stm32f7xx_hal_msp.c ****     /**TIM9 GPIO Configuration
 2330              		.loc 1 867 5 view .LVU703
 2331 0090 1B6B     		ldr	r3, [r3, #48]
 2332 0092 03F01003 		and	r3, r3, #16
 2333 0096 0393     		str	r3, [sp, #12]
 867:Core/Src/stm32f7xx_hal_msp.c ****     /**TIM9 GPIO Configuration
 2334              		.loc 1 867 5 view .LVU704
 2335 0098 039B     		ldr	r3, [sp, #12]
 2336              	.LBE39:
 867:Core/Src/stm32f7xx_hal_msp.c ****     /**TIM9 GPIO Configuration
 2337              		.loc 1 867 5 view .LVU705
 872:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 2338              		.loc 1 872 5 view .LVU706
 872:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 2339              		.loc 1 872 25 is_stmt 0 view .LVU707
 2340 009a 6023     		movs	r3, #96
 2341 009c 0593     		str	r3, [sp, #20]
 873:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 2342              		.loc 1 873 5 is_stmt 1 view .LVU708
 873:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 2343              		.loc 1 873 26 is_stmt 0 view .LVU709
 2344 009e 0223     		movs	r3, #2
 2345 00a0 0693     		str	r3, [sp, #24]
 874:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 2346              		.loc 1 874 5 is_stmt 1 view .LVU710
 875:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 2347              		.loc 1 875 5 view .LVU711
 876:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 2348              		.loc 1 876 5 view .LVU712
 876:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 2349              		.loc 1 876 31 is_stmt 0 view .LVU713
 2350 00a2 0323     		movs	r3, #3
ARM GAS  C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s 			page 80


 2351 00a4 0993     		str	r3, [sp, #36]
 877:Core/Src/stm32f7xx_hal_msp.c **** 
 2352              		.loc 1 877 5 is_stmt 1 view .LVU714
 2353 00a6 05A9     		add	r1, sp, #20
 2354 00a8 1248     		ldr	r0, .L119+24
 2355              	.LVL131:
 877:Core/Src/stm32f7xx_hal_msp.c **** 
 2356              		.loc 1 877 5 is_stmt 0 view .LVU715
 2357 00aa FFF7FEFF 		bl	HAL_GPIO_Init
 2358              	.LVL132:
 2359 00ae BCE7     		b	.L109
 2360              	.LVL133:
 2361              	.L118:
 889:Core/Src/stm32f7xx_hal_msp.c ****     /**TIM12 GPIO Configuration
 2362              		.loc 1 889 5 is_stmt 1 view .LVU716
 2363              	.LBB40:
 889:Core/Src/stm32f7xx_hal_msp.c ****     /**TIM12 GPIO Configuration
 2364              		.loc 1 889 5 view .LVU717
 889:Core/Src/stm32f7xx_hal_msp.c ****     /**TIM12 GPIO Configuration
 2365              		.loc 1 889 5 view .LVU718
 2366 00b0 0E4B     		ldr	r3, .L119+16
 2367 00b2 1A6B     		ldr	r2, [r3, #48]
 2368 00b4 42F08002 		orr	r2, r2, #128
 2369 00b8 1A63     		str	r2, [r3, #48]
 889:Core/Src/stm32f7xx_hal_msp.c ****     /**TIM12 GPIO Configuration
 2370              		.loc 1 889 5 view .LVU719
 2371 00ba 1B6B     		ldr	r3, [r3, #48]
 2372 00bc 03F08003 		and	r3, r3, #128
 2373 00c0 0493     		str	r3, [sp, #16]
 889:Core/Src/stm32f7xx_hal_msp.c ****     /**TIM12 GPIO Configuration
 2374              		.loc 1 889 5 view .LVU720
 2375 00c2 049B     		ldr	r3, [sp, #16]
 2376              	.LBE40:
 889:Core/Src/stm32f7xx_hal_msp.c ****     /**TIM12 GPIO Configuration
 2377              		.loc 1 889 5 view .LVU721
 893:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 2378              		.loc 1 893 5 view .LVU722
 893:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 2379              		.loc 1 893 25 is_stmt 0 view .LVU723
 2380 00c4 4023     		movs	r3, #64
 2381 00c6 0593     		str	r3, [sp, #20]
 894:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 2382              		.loc 1 894 5 is_stmt 1 view .LVU724
 894:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 2383              		.loc 1 894 26 is_stmt 0 view .LVU725
 2384 00c8 0223     		movs	r3, #2
 2385 00ca 0693     		str	r3, [sp, #24]
 895:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 2386              		.loc 1 895 5 is_stmt 1 view .LVU726
 896:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 2387              		.loc 1 896 5 view .LVU727
 897:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(ARD_D9_TIM12_CH1_GPIO_Port, &GPIO_InitStruct);
 2388              		.loc 1 897 5 view .LVU728
 897:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(ARD_D9_TIM12_CH1_GPIO_Port, &GPIO_InitStruct);
 2389              		.loc 1 897 31 is_stmt 0 view .LVU729
 2390 00cc 0923     		movs	r3, #9
 2391 00ce 0993     		str	r3, [sp, #36]
ARM GAS  C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s 			page 81


 898:Core/Src/stm32f7xx_hal_msp.c **** 
 2392              		.loc 1 898 5 is_stmt 1 view .LVU730
 2393 00d0 05A9     		add	r1, sp, #20
 2394 00d2 0948     		ldr	r0, .L119+28
 2395              	.LVL134:
 898:Core/Src/stm32f7xx_hal_msp.c **** 
 2396              		.loc 1 898 5 is_stmt 0 view .LVU731
 2397 00d4 FFF7FEFF 		bl	HAL_GPIO_Init
 2398              	.LVL135:
 905:Core/Src/stm32f7xx_hal_msp.c **** /**
 2399              		.loc 1 905 1 view .LVU732
 2400 00d8 A7E7     		b	.L109
 2401              	.L120:
 2402 00da 00BF     		.align	2
 2403              	.L119:
 2404 00dc 00040040 		.word	1073742848
 2405 00e0 00400140 		.word	1073823744
 2406 00e4 00180040 		.word	1073747968
 2407 00e8 00000240 		.word	1073872896
 2408 00ec 00380240 		.word	1073887232
 2409 00f0 00040240 		.word	1073873920
 2410 00f4 00100240 		.word	1073876992
 2411 00f8 001C0240 		.word	1073880064
 2412              		.cfi_endproc
 2413              	.LFE152:
 2415              		.section	.text.HAL_TIM_PWM_MspDeInit,"ax",%progbits
 2416              		.align	1
 2417              		.global	HAL_TIM_PWM_MspDeInit
 2418              		.syntax unified
 2419              		.thumb
 2420              		.thumb_func
 2422              	HAL_TIM_PWM_MspDeInit:
 2423              	.LVL136:
 2424              	.LFB153:
 913:Core/Src/stm32f7xx_hal_msp.c ****   if(htim_pwm->Instance==TIM2)
 2425              		.loc 1 913 1 is_stmt 1 view -0
 2426              		.cfi_startproc
 2427              		@ args = 0, pretend = 0, frame = 0
 2428              		@ frame_needed = 0, uses_anonymous_args = 0
 2429              		@ link register save eliminated.
 914:Core/Src/stm32f7xx_hal_msp.c ****   {
 2430              		.loc 1 914 3 view .LVU734
 914:Core/Src/stm32f7xx_hal_msp.c ****   {
 2431              		.loc 1 914 14 is_stmt 0 view .LVU735
 2432 0000 0368     		ldr	r3, [r0]
 914:Core/Src/stm32f7xx_hal_msp.c ****   {
 2433              		.loc 1 914 5 view .LVU736
 2434 0002 B3F1804F 		cmp	r3, #1073741824
 2435 0006 09D0     		beq	.L126
 925:Core/Src/stm32f7xx_hal_msp.c ****   {
 2436              		.loc 1 925 8 is_stmt 1 view .LVU737
 925:Core/Src/stm32f7xx_hal_msp.c ****   {
 2437              		.loc 1 925 10 is_stmt 0 view .LVU738
 2438 0008 124A     		ldr	r2, .L130
 2439 000a 9342     		cmp	r3, r2
 2440 000c 0CD0     		beq	.L127
 936:Core/Src/stm32f7xx_hal_msp.c ****   {
ARM GAS  C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s 			page 82


 2441              		.loc 1 936 8 is_stmt 1 view .LVU739
 936:Core/Src/stm32f7xx_hal_msp.c ****   {
 2442              		.loc 1 936 10 is_stmt 0 view .LVU740
 2443 000e 124A     		ldr	r2, .L130+4
 2444 0010 9342     		cmp	r3, r2
 2445 0012 10D0     		beq	.L128
 947:Core/Src/stm32f7xx_hal_msp.c ****   {
 2446              		.loc 1 947 8 is_stmt 1 view .LVU741
 947:Core/Src/stm32f7xx_hal_msp.c ****   {
 2447              		.loc 1 947 10 is_stmt 0 view .LVU742
 2448 0014 114A     		ldr	r2, .L130+8
 2449 0016 9342     		cmp	r3, r2
 2450 0018 14D0     		beq	.L129
 2451              	.L121:
 959:Core/Src/stm32f7xx_hal_msp.c **** 
 2452              		.loc 1 959 1 view .LVU743
 2453 001a 7047     		bx	lr
 2454              	.L126:
 920:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 2455              		.loc 1 920 5 is_stmt 1 view .LVU744
 2456 001c 104A     		ldr	r2, .L130+12
 2457 001e 136C     		ldr	r3, [r2, #64]
 2458 0020 23F00103 		bic	r3, r3, #1
 2459 0024 1364     		str	r3, [r2, #64]
 2460 0026 7047     		bx	lr
 2461              	.L127:
 931:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 2462              		.loc 1 931 5 view .LVU745
 2463 0028 02F50D32 		add	r2, r2, #144384
 2464 002c 136C     		ldr	r3, [r2, #64]
 2465 002e 23F00203 		bic	r3, r3, #2
 2466 0032 1364     		str	r3, [r2, #64]
 2467 0034 7047     		bx	lr
 2468              	.L128:
 942:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM9_MspDeInit 1 */
 2469              		.loc 1 942 5 view .LVU746
 2470 0036 02F57842 		add	r2, r2, #63488
 2471 003a 536C     		ldr	r3, [r2, #68]
 2472 003c 23F48033 		bic	r3, r3, #65536
 2473 0040 5364     		str	r3, [r2, #68]
 2474 0042 7047     		bx	lr
 2475              	.L129:
 953:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM12_MspDeInit 1 */
 2476              		.loc 1 953 5 view .LVU747
 2477 0044 02F50832 		add	r2, r2, #139264
 2478 0048 136C     		ldr	r3, [r2, #64]
 2479 004a 23F04003 		bic	r3, r3, #64
 2480 004e 1364     		str	r3, [r2, #64]
 959:Core/Src/stm32f7xx_hal_msp.c **** 
 2481              		.loc 1 959 1 is_stmt 0 view .LVU748
 2482 0050 E3E7     		b	.L121
 2483              	.L131:
 2484 0052 00BF     		.align	2
 2485              	.L130:
 2486 0054 00040040 		.word	1073742848
 2487 0058 00400140 		.word	1073823744
 2488 005c 00180040 		.word	1073747968
ARM GAS  C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s 			page 83


 2489 0060 00380240 		.word	1073887232
 2490              		.cfi_endproc
 2491              	.LFE153:
 2493              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 2494              		.align	1
 2495              		.global	HAL_TIM_Base_MspDeInit
 2496              		.syntax unified
 2497              		.thumb
 2498              		.thumb_func
 2500              	HAL_TIM_Base_MspDeInit:
 2501              	.LVL137:
 2502              	.LFB154:
 968:Core/Src/stm32f7xx_hal_msp.c ****   if(htim_base->Instance==TIM5)
 2503              		.loc 1 968 1 is_stmt 1 view -0
 2504              		.cfi_startproc
 2505              		@ args = 0, pretend = 0, frame = 0
 2506              		@ frame_needed = 0, uses_anonymous_args = 0
 968:Core/Src/stm32f7xx_hal_msp.c ****   if(htim_base->Instance==TIM5)
 2507              		.loc 1 968 1 is_stmt 0 view .LVU750
 2508 0000 08B5     		push	{r3, lr}
 2509              	.LCFI38:
 2510              		.cfi_def_cfa_offset 8
 2511              		.cfi_offset 3, -8
 2512              		.cfi_offset 14, -4
 969:Core/Src/stm32f7xx_hal_msp.c ****   {
 2513              		.loc 1 969 3 is_stmt 1 view .LVU751
 969:Core/Src/stm32f7xx_hal_msp.c ****   {
 2514              		.loc 1 969 15 is_stmt 0 view .LVU752
 2515 0002 0268     		ldr	r2, [r0]
 969:Core/Src/stm32f7xx_hal_msp.c ****   {
 2516              		.loc 1 969 5 view .LVU753
 2517 0004 084B     		ldr	r3, .L136
 2518 0006 9A42     		cmp	r2, r3
 2519 0008 00D0     		beq	.L135
 2520              	.LVL138:
 2521              	.L132:
 989:Core/Src/stm32f7xx_hal_msp.c **** 
 2522              		.loc 1 989 1 view .LVU754
 2523 000a 08BD     		pop	{r3, pc}
 2524              	.LVL139:
 2525              	.L135:
 975:Core/Src/stm32f7xx_hal_msp.c **** 
 2526              		.loc 1 975 5 is_stmt 1 view .LVU755
 2527 000c 074A     		ldr	r2, .L136+4
 2528 000e 136C     		ldr	r3, [r2, #64]
 2529 0010 23F00803 		bic	r3, r3, #8
 2530 0014 1364     		str	r3, [r2, #64]
 980:Core/Src/stm32f7xx_hal_msp.c **** 
 2531              		.loc 1 980 5 view .LVU756
 2532 0016 4FF40061 		mov	r1, #2048
 2533 001a 0548     		ldr	r0, .L136+8
 2534              	.LVL140:
 980:Core/Src/stm32f7xx_hal_msp.c **** 
 2535              		.loc 1 980 5 is_stmt 0 view .LVU757
 2536 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 2537              	.LVL141:
 983:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspDeInit 1 */
ARM GAS  C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s 			page 84


 2538              		.loc 1 983 5 is_stmt 1 view .LVU758
 2539 0020 3220     		movs	r0, #50
 2540 0022 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 2541              	.LVL142:
 989:Core/Src/stm32f7xx_hal_msp.c **** 
 2542              		.loc 1 989 1 is_stmt 0 view .LVU759
 2543 0026 F0E7     		b	.L132
 2544              	.L137:
 2545              		.align	2
 2546              	.L136:
 2547 0028 000C0040 		.word	1073744896
 2548 002c 00380240 		.word	1073887232
 2549 0030 001C0240 		.word	1073880064
 2550              		.cfi_endproc
 2551              	.LFE154:
 2553              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 2554              		.align	1
 2555              		.global	HAL_UART_MspInit
 2556              		.syntax unified
 2557              		.thumb
 2558              		.thumb_func
 2560              	HAL_UART_MspInit:
 2561              	.LVL143:
 2562              	.LFB155:
 998:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 2563              		.loc 1 998 1 is_stmt 1 view -0
 2564              		.cfi_startproc
 2565              		@ args = 0, pretend = 0, frame = 192
 2566              		@ frame_needed = 0, uses_anonymous_args = 0
 998:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 2567              		.loc 1 998 1 is_stmt 0 view .LVU761
 2568 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 2569              	.LCFI39:
 2570              		.cfi_def_cfa_offset 20
 2571              		.cfi_offset 4, -20
 2572              		.cfi_offset 5, -16
 2573              		.cfi_offset 6, -12
 2574              		.cfi_offset 7, -8
 2575              		.cfi_offset 14, -4
 2576 0002 B1B0     		sub	sp, sp, #196
 2577              	.LCFI40:
 2578              		.cfi_def_cfa_offset 216
 2579 0004 0446     		mov	r4, r0
 999:Core/Src/stm32f7xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 2580              		.loc 1 999 3 is_stmt 1 view .LVU762
 999:Core/Src/stm32f7xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 2581              		.loc 1 999 20 is_stmt 0 view .LVU763
 2582 0006 0021     		movs	r1, #0
 2583 0008 2B91     		str	r1, [sp, #172]
 2584 000a 2C91     		str	r1, [sp, #176]
 2585 000c 2D91     		str	r1, [sp, #180]
 2586 000e 2E91     		str	r1, [sp, #184]
 2587 0010 2F91     		str	r1, [sp, #188]
1000:Core/Src/stm32f7xx_hal_msp.c ****   if(huart->Instance==UART4)
 2588              		.loc 1 1000 3 is_stmt 1 view .LVU764
1000:Core/Src/stm32f7xx_hal_msp.c ****   if(huart->Instance==UART4)
 2589              		.loc 1 1000 28 is_stmt 0 view .LVU765
ARM GAS  C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s 			page 85


 2590 0012 8022     		movs	r2, #128
 2591 0014 0BA8     		add	r0, sp, #44
 2592              	.LVL144:
1000:Core/Src/stm32f7xx_hal_msp.c ****   if(huart->Instance==UART4)
 2593              		.loc 1 1000 28 view .LVU766
 2594 0016 FFF7FEFF 		bl	memset
 2595              	.LVL145:
1001:Core/Src/stm32f7xx_hal_msp.c ****   {
 2596              		.loc 1 1001 3 is_stmt 1 view .LVU767
1001:Core/Src/stm32f7xx_hal_msp.c ****   {
 2597              		.loc 1 1001 11 is_stmt 0 view .LVU768
 2598 001a 2368     		ldr	r3, [r4]
1001:Core/Src/stm32f7xx_hal_msp.c ****   {
 2599              		.loc 1 1001 5 view .LVU769
 2600 001c 814A     		ldr	r2, .L160
 2601 001e 9342     		cmp	r3, r2
 2602 0020 0FD0     		beq	.L150
1035:Core/Src/stm32f7xx_hal_msp.c ****   {
 2603              		.loc 1 1035 8 is_stmt 1 view .LVU770
1035:Core/Src/stm32f7xx_hal_msp.c ****   {
 2604              		.loc 1 1035 10 is_stmt 0 view .LVU771
 2605 0022 814A     		ldr	r2, .L160+4
 2606 0024 9342     		cmp	r3, r2
 2607 0026 37D0     		beq	.L151
1077:Core/Src/stm32f7xx_hal_msp.c ****   {
 2608              		.loc 1 1077 8 is_stmt 1 view .LVU772
1077:Core/Src/stm32f7xx_hal_msp.c ****   {
 2609              		.loc 1 1077 10 is_stmt 0 view .LVU773
 2610 0028 804A     		ldr	r2, .L160+8
 2611 002a 9342     		cmp	r3, r2
 2612 002c 75D0     		beq	.L152
1113:Core/Src/stm32f7xx_hal_msp.c ****   {
 2613              		.loc 1 1113 8 is_stmt 1 view .LVU774
1113:Core/Src/stm32f7xx_hal_msp.c ****   {
 2614              		.loc 1 1113 10 is_stmt 0 view .LVU775
 2615 002e 804A     		ldr	r2, .L160+12
 2616 0030 9342     		cmp	r3, r2
 2617 0032 00F09F80 		beq	.L153
1147:Core/Src/stm32f7xx_hal_msp.c ****   {
 2618              		.loc 1 1147 8 is_stmt 1 view .LVU776
1147:Core/Src/stm32f7xx_hal_msp.c ****   {
 2619              		.loc 1 1147 10 is_stmt 0 view .LVU777
 2620 0036 7F4A     		ldr	r2, .L160+16
 2621 0038 9342     		cmp	r3, r2
 2622 003a 00F0C680 		beq	.L154
 2623              	.LVL146:
 2624              	.L138:
1182:Core/Src/stm32f7xx_hal_msp.c **** 
 2625              		.loc 1 1182 1 view .LVU778
 2626 003e 31B0     		add	sp, sp, #196
 2627              	.LCFI41:
 2628              		.cfi_remember_state
 2629              		.cfi_def_cfa_offset 20
 2630              		@ sp needed
 2631 0040 F0BD     		pop	{r4, r5, r6, r7, pc}
 2632              	.LVL147:
 2633              	.L150:
ARM GAS  C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s 			page 86


 2634              	.LCFI42:
 2635              		.cfi_restore_state
1009:Core/Src/stm32f7xx_hal_msp.c ****     PeriphClkInitStruct.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 2636              		.loc 1 1009 5 is_stmt 1 view .LVU779
1009:Core/Src/stm32f7xx_hal_msp.c ****     PeriphClkInitStruct.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 2637              		.loc 1 1009 46 is_stmt 0 view .LVU780
 2638 0042 4FF40073 		mov	r3, #512
 2639 0046 0B93     		str	r3, [sp, #44]
1010:Core/Src/stm32f7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 2640              		.loc 1 1010 5 is_stmt 1 view .LVU781
1011:Core/Src/stm32f7xx_hal_msp.c ****     {
 2641              		.loc 1 1011 5 view .LVU782
1011:Core/Src/stm32f7xx_hal_msp.c ****     {
 2642              		.loc 1 1011 9 is_stmt 0 view .LVU783
 2643 0048 0BA8     		add	r0, sp, #44
 2644 004a FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 2645              	.LVL148:
1011:Core/Src/stm32f7xx_hal_msp.c ****     {
 2646              		.loc 1 1011 8 view .LVU784
 2647 004e 00BB     		cbnz	r0, .L155
 2648              	.L140:
1017:Core/Src/stm32f7xx_hal_msp.c **** 
 2649              		.loc 1 1017 5 is_stmt 1 view .LVU785
 2650              	.LBB41:
1017:Core/Src/stm32f7xx_hal_msp.c **** 
 2651              		.loc 1 1017 5 view .LVU786
1017:Core/Src/stm32f7xx_hal_msp.c **** 
 2652              		.loc 1 1017 5 view .LVU787
 2653 0050 794B     		ldr	r3, .L160+20
 2654 0052 1A6C     		ldr	r2, [r3, #64]
 2655 0054 42F40022 		orr	r2, r2, #524288
 2656 0058 1A64     		str	r2, [r3, #64]
1017:Core/Src/stm32f7xx_hal_msp.c **** 
 2657              		.loc 1 1017 5 view .LVU788
 2658 005a 1A6C     		ldr	r2, [r3, #64]
 2659 005c 02F40022 		and	r2, r2, #524288
 2660 0060 0092     		str	r2, [sp]
1017:Core/Src/stm32f7xx_hal_msp.c **** 
 2661              		.loc 1 1017 5 view .LVU789
 2662 0062 009A     		ldr	r2, [sp]
 2663              	.LBE41:
1017:Core/Src/stm32f7xx_hal_msp.c **** 
 2664              		.loc 1 1017 5 view .LVU790
1019:Core/Src/stm32f7xx_hal_msp.c ****     /**UART4 GPIO Configuration
 2665              		.loc 1 1019 5 view .LVU791
 2666              	.LBB42:
1019:Core/Src/stm32f7xx_hal_msp.c ****     /**UART4 GPIO Configuration
 2667              		.loc 1 1019 5 view .LVU792
1019:Core/Src/stm32f7xx_hal_msp.c ****     /**UART4 GPIO Configuration
 2668              		.loc 1 1019 5 view .LVU793
 2669 0064 1A6B     		ldr	r2, [r3, #48]
 2670 0066 42F00102 		orr	r2, r2, #1
 2671 006a 1A63     		str	r2, [r3, #48]
1019:Core/Src/stm32f7xx_hal_msp.c ****     /**UART4 GPIO Configuration
 2672              		.loc 1 1019 5 view .LVU794
 2673 006c 1B6B     		ldr	r3, [r3, #48]
 2674 006e 03F00103 		and	r3, r3, #1
ARM GAS  C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s 			page 87


 2675 0072 0193     		str	r3, [sp, #4]
1019:Core/Src/stm32f7xx_hal_msp.c ****     /**UART4 GPIO Configuration
 2676              		.loc 1 1019 5 view .LVU795
 2677 0074 019B     		ldr	r3, [sp, #4]
 2678              	.LBE42:
1019:Core/Src/stm32f7xx_hal_msp.c ****     /**UART4 GPIO Configuration
 2679              		.loc 1 1019 5 view .LVU796
1024:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 2680              		.loc 1 1024 5 view .LVU797
1024:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 2681              		.loc 1 1024 25 is_stmt 0 view .LVU798
 2682 0076 0323     		movs	r3, #3
 2683 0078 2B93     		str	r3, [sp, #172]
1025:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 2684              		.loc 1 1025 5 is_stmt 1 view .LVU799
1025:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 2685              		.loc 1 1025 26 is_stmt 0 view .LVU800
 2686 007a 0222     		movs	r2, #2
 2687 007c 2C92     		str	r2, [sp, #176]
1026:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 2688              		.loc 1 1026 5 is_stmt 1 view .LVU801
1026:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 2689              		.loc 1 1026 26 is_stmt 0 view .LVU802
 2690 007e 0022     		movs	r2, #0
 2691 0080 2D92     		str	r2, [sp, #180]
1027:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 2692              		.loc 1 1027 5 is_stmt 1 view .LVU803
1027:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 2693              		.loc 1 1027 27 is_stmt 0 view .LVU804
 2694 0082 2E93     		str	r3, [sp, #184]
1028:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 2695              		.loc 1 1028 5 is_stmt 1 view .LVU805
1028:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 2696              		.loc 1 1028 31 is_stmt 0 view .LVU806
 2697 0084 0823     		movs	r3, #8
 2698 0086 2F93     		str	r3, [sp, #188]
1029:Core/Src/stm32f7xx_hal_msp.c **** 
 2699              		.loc 1 1029 5 is_stmt 1 view .LVU807
 2700 0088 2BA9     		add	r1, sp, #172
 2701 008a 6C48     		ldr	r0, .L160+24
 2702 008c FFF7FEFF 		bl	HAL_GPIO_Init
 2703              	.LVL149:
 2704 0090 D5E7     		b	.L138
 2705              	.L155:
1013:Core/Src/stm32f7xx_hal_msp.c ****     }
 2706              		.loc 1 1013 7 view .LVU808
 2707 0092 FFF7FEFF 		bl	Error_Handler
 2708              	.LVL150:
 2709 0096 DBE7     		b	.L140
 2710              	.L151:
1043:Core/Src/stm32f7xx_hal_msp.c ****     PeriphClkInitStruct.Uart5ClockSelection = RCC_UART5CLKSOURCE_PCLK1;
 2711              		.loc 1 1043 5 view .LVU809
1043:Core/Src/stm32f7xx_hal_msp.c ****     PeriphClkInitStruct.Uart5ClockSelection = RCC_UART5CLKSOURCE_PCLK1;
 2712              		.loc 1 1043 46 is_stmt 0 view .LVU810
 2713 0098 4FF48063 		mov	r3, #1024
 2714 009c 0B93     		str	r3, [sp, #44]
1044:Core/Src/stm32f7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
ARM GAS  C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s 			page 88


 2715              		.loc 1 1044 5 is_stmt 1 view .LVU811
1045:Core/Src/stm32f7xx_hal_msp.c ****     {
 2716              		.loc 1 1045 5 view .LVU812
1045:Core/Src/stm32f7xx_hal_msp.c ****     {
 2717              		.loc 1 1045 9 is_stmt 0 view .LVU813
 2718 009e 0BA8     		add	r0, sp, #44
 2719 00a0 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 2720              	.LVL151:
1045:Core/Src/stm32f7xx_hal_msp.c ****     {
 2721              		.loc 1 1045 8 view .LVU814
 2722 00a4 0028     		cmp	r0, #0
 2723 00a6 35D1     		bne	.L156
 2724              	.L143:
1051:Core/Src/stm32f7xx_hal_msp.c **** 
 2725              		.loc 1 1051 5 is_stmt 1 view .LVU815
 2726              	.LBB43:
1051:Core/Src/stm32f7xx_hal_msp.c **** 
 2727              		.loc 1 1051 5 view .LVU816
1051:Core/Src/stm32f7xx_hal_msp.c **** 
 2728              		.loc 1 1051 5 view .LVU817
 2729 00a8 634B     		ldr	r3, .L160+20
 2730 00aa 1A6C     		ldr	r2, [r3, #64]
 2731 00ac 42F48012 		orr	r2, r2, #1048576
 2732 00b0 1A64     		str	r2, [r3, #64]
1051:Core/Src/stm32f7xx_hal_msp.c **** 
 2733              		.loc 1 1051 5 view .LVU818
 2734 00b2 1A6C     		ldr	r2, [r3, #64]
 2735 00b4 02F48012 		and	r2, r2, #1048576
 2736 00b8 0292     		str	r2, [sp, #8]
1051:Core/Src/stm32f7xx_hal_msp.c **** 
 2737              		.loc 1 1051 5 view .LVU819
 2738 00ba 029A     		ldr	r2, [sp, #8]
 2739              	.LBE43:
1051:Core/Src/stm32f7xx_hal_msp.c **** 
 2740              		.loc 1 1051 5 view .LVU820
1053:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 2741              		.loc 1 1053 5 view .LVU821
 2742              	.LBB44:
1053:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 2743              		.loc 1 1053 5 view .LVU822
1053:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 2744              		.loc 1 1053 5 view .LVU823
 2745 00bc 1A6B     		ldr	r2, [r3, #48]
 2746 00be 42F00402 		orr	r2, r2, #4
 2747 00c2 1A63     		str	r2, [r3, #48]
1053:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 2748              		.loc 1 1053 5 view .LVU824
 2749 00c4 1A6B     		ldr	r2, [r3, #48]
 2750 00c6 02F00402 		and	r2, r2, #4
 2751 00ca 0392     		str	r2, [sp, #12]
1053:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 2752              		.loc 1 1053 5 view .LVU825
 2753 00cc 039A     		ldr	r2, [sp, #12]
 2754              	.LBE44:
1053:Core/Src/stm32f7xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 2755              		.loc 1 1053 5 view .LVU826
1054:Core/Src/stm32f7xx_hal_msp.c ****     /**UART5 GPIO Configuration
ARM GAS  C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s 			page 89


 2756              		.loc 1 1054 5 view .LVU827
 2757              	.LBB45:
1054:Core/Src/stm32f7xx_hal_msp.c ****     /**UART5 GPIO Configuration
 2758              		.loc 1 1054 5 view .LVU828
1054:Core/Src/stm32f7xx_hal_msp.c ****     /**UART5 GPIO Configuration
 2759              		.loc 1 1054 5 view .LVU829
 2760 00ce 1A6B     		ldr	r2, [r3, #48]
 2761 00d0 42F00802 		orr	r2, r2, #8
 2762 00d4 1A63     		str	r2, [r3, #48]
1054:Core/Src/stm32f7xx_hal_msp.c ****     /**UART5 GPIO Configuration
 2763              		.loc 1 1054 5 view .LVU830
 2764 00d6 1B6B     		ldr	r3, [r3, #48]
 2765 00d8 03F00803 		and	r3, r3, #8
 2766 00dc 0493     		str	r3, [sp, #16]
1054:Core/Src/stm32f7xx_hal_msp.c ****     /**UART5 GPIO Configuration
 2767              		.loc 1 1054 5 view .LVU831
 2768 00de 049B     		ldr	r3, [sp, #16]
 2769              	.LBE45:
1054:Core/Src/stm32f7xx_hal_msp.c ****     /**UART5 GPIO Configuration
 2770              		.loc 1 1054 5 view .LVU832
1059:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 2771              		.loc 1 1059 5 view .LVU833
1059:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 2772              		.loc 1 1059 25 is_stmt 0 view .LVU834
 2773 00e0 4FF48053 		mov	r3, #4096
 2774 00e4 2B93     		str	r3, [sp, #172]
1060:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 2775              		.loc 1 1060 5 is_stmt 1 view .LVU835
1060:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 2776              		.loc 1 1060 26 is_stmt 0 view .LVU836
 2777 00e6 0227     		movs	r7, #2
 2778 00e8 2C97     		str	r7, [sp, #176]
1061:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 2779              		.loc 1 1061 5 is_stmt 1 view .LVU837
1061:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 2780              		.loc 1 1061 26 is_stmt 0 view .LVU838
 2781 00ea 0026     		movs	r6, #0
 2782 00ec 2D96     		str	r6, [sp, #180]
1062:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 2783              		.loc 1 1062 5 is_stmt 1 view .LVU839
1062:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 2784              		.loc 1 1062 27 is_stmt 0 view .LVU840
 2785 00ee 0325     		movs	r5, #3
 2786 00f0 2E95     		str	r5, [sp, #184]
1063:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(UART_TXD_WIFI_RX_GPIO_Port, &GPIO_InitStruct);
 2787              		.loc 1 1063 5 is_stmt 1 view .LVU841
1063:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(UART_TXD_WIFI_RX_GPIO_Port, &GPIO_InitStruct);
 2788              		.loc 1 1063 31 is_stmt 0 view .LVU842
 2789 00f2 0824     		movs	r4, #8
 2790              	.LVL152:
1063:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(UART_TXD_WIFI_RX_GPIO_Port, &GPIO_InitStruct);
 2791              		.loc 1 1063 31 view .LVU843
 2792 00f4 2F94     		str	r4, [sp, #188]
1064:Core/Src/stm32f7xx_hal_msp.c **** 
 2793              		.loc 1 1064 5 is_stmt 1 view .LVU844
 2794 00f6 2BA9     		add	r1, sp, #172
 2795 00f8 5148     		ldr	r0, .L160+28
ARM GAS  C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s 			page 90


 2796 00fa FFF7FEFF 		bl	HAL_GPIO_Init
 2797              	.LVL153:
1066:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 2798              		.loc 1 1066 5 view .LVU845
1066:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 2799              		.loc 1 1066 25 is_stmt 0 view .LVU846
 2800 00fe 0423     		movs	r3, #4
 2801 0100 2B93     		str	r3, [sp, #172]
1067:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 2802              		.loc 1 1067 5 is_stmt 1 view .LVU847
1067:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 2803              		.loc 1 1067 26 is_stmt 0 view .LVU848
 2804 0102 2C97     		str	r7, [sp, #176]
1068:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 2805              		.loc 1 1068 5 is_stmt 1 view .LVU849
1068:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 2806              		.loc 1 1068 26 is_stmt 0 view .LVU850
 2807 0104 2D96     		str	r6, [sp, #180]
1069:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 2808              		.loc 1 1069 5 is_stmt 1 view .LVU851
1069:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 2809              		.loc 1 1069 27 is_stmt 0 view .LVU852
 2810 0106 2E95     		str	r5, [sp, #184]
1070:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(UART_RXD_WIFI_TX_GPIO_Port, &GPIO_InitStruct);
 2811              		.loc 1 1070 5 is_stmt 1 view .LVU853
1070:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(UART_RXD_WIFI_TX_GPIO_Port, &GPIO_InitStruct);
 2812              		.loc 1 1070 31 is_stmt 0 view .LVU854
 2813 0108 2F94     		str	r4, [sp, #188]
1071:Core/Src/stm32f7xx_hal_msp.c **** 
 2814              		.loc 1 1071 5 is_stmt 1 view .LVU855
 2815 010a 2BA9     		add	r1, sp, #172
 2816 010c 4D48     		ldr	r0, .L160+32
 2817 010e FFF7FEFF 		bl	HAL_GPIO_Init
 2818              	.LVL154:
 2819 0112 94E7     		b	.L138
 2820              	.LVL155:
 2821              	.L156:
1047:Core/Src/stm32f7xx_hal_msp.c ****     }
 2822              		.loc 1 1047 7 view .LVU856
 2823 0114 FFF7FEFF 		bl	Error_Handler
 2824              	.LVL156:
 2825 0118 C6E7     		b	.L143
 2826              	.L152:
1085:Core/Src/stm32f7xx_hal_msp.c ****     PeriphClkInitStruct.Uart7ClockSelection = RCC_UART7CLKSOURCE_PCLK1;
 2827              		.loc 1 1085 5 view .LVU857
1085:Core/Src/stm32f7xx_hal_msp.c ****     PeriphClkInitStruct.Uart7ClockSelection = RCC_UART7CLKSOURCE_PCLK1;
 2828              		.loc 1 1085 46 is_stmt 0 view .LVU858
 2829 011a 4FF48053 		mov	r3, #4096
 2830 011e 0B93     		str	r3, [sp, #44]
1086:Core/Src/stm32f7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 2831              		.loc 1 1086 5 is_stmt 1 view .LVU859
1087:Core/Src/stm32f7xx_hal_msp.c ****     {
 2832              		.loc 1 1087 5 view .LVU860
1087:Core/Src/stm32f7xx_hal_msp.c ****     {
 2833              		.loc 1 1087 9 is_stmt 0 view .LVU861
 2834 0120 0BA8     		add	r0, sp, #44
 2835 0122 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
ARM GAS  C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s 			page 91


 2836              	.LVL157:
1087:Core/Src/stm32f7xx_hal_msp.c ****     {
 2837              		.loc 1 1087 8 view .LVU862
 2838 0126 10BB     		cbnz	r0, .L157
 2839              	.L145:
1093:Core/Src/stm32f7xx_hal_msp.c **** 
 2840              		.loc 1 1093 5 is_stmt 1 view .LVU863
 2841              	.LBB46:
1093:Core/Src/stm32f7xx_hal_msp.c **** 
 2842              		.loc 1 1093 5 view .LVU864
1093:Core/Src/stm32f7xx_hal_msp.c **** 
 2843              		.loc 1 1093 5 view .LVU865
 2844 0128 434B     		ldr	r3, .L160+20
 2845 012a 1A6C     		ldr	r2, [r3, #64]
 2846 012c 42F08042 		orr	r2, r2, #1073741824
 2847 0130 1A64     		str	r2, [r3, #64]
1093:Core/Src/stm32f7xx_hal_msp.c **** 
 2848              		.loc 1 1093 5 view .LVU866
 2849 0132 1A6C     		ldr	r2, [r3, #64]
 2850 0134 02F08042 		and	r2, r2, #1073741824
 2851 0138 0592     		str	r2, [sp, #20]
1093:Core/Src/stm32f7xx_hal_msp.c **** 
 2852              		.loc 1 1093 5 view .LVU867
 2853 013a 059A     		ldr	r2, [sp, #20]
 2854              	.LBE46:
1093:Core/Src/stm32f7xx_hal_msp.c **** 
 2855              		.loc 1 1093 5 view .LVU868
1095:Core/Src/stm32f7xx_hal_msp.c ****     /**UART7 GPIO Configuration
 2856              		.loc 1 1095 5 view .LVU869
 2857              	.LBB47:
1095:Core/Src/stm32f7xx_hal_msp.c ****     /**UART7 GPIO Configuration
 2858              		.loc 1 1095 5 view .LVU870
1095:Core/Src/stm32f7xx_hal_msp.c ****     /**UART7 GPIO Configuration
 2859              		.loc 1 1095 5 view .LVU871
 2860 013c 1A6B     		ldr	r2, [r3, #48]
 2861 013e 42F02002 		orr	r2, r2, #32
 2862 0142 1A63     		str	r2, [r3, #48]
1095:Core/Src/stm32f7xx_hal_msp.c ****     /**UART7 GPIO Configuration
 2863              		.loc 1 1095 5 view .LVU872
 2864 0144 1B6B     		ldr	r3, [r3, #48]
 2865 0146 03F02003 		and	r3, r3, #32
 2866 014a 0693     		str	r3, [sp, #24]
1095:Core/Src/stm32f7xx_hal_msp.c ****     /**UART7 GPIO Configuration
 2867              		.loc 1 1095 5 view .LVU873
 2868 014c 069B     		ldr	r3, [sp, #24]
 2869              	.LBE47:
1095:Core/Src/stm32f7xx_hal_msp.c ****     /**UART7 GPIO Configuration
 2870              		.loc 1 1095 5 view .LVU874
1102:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 2871              		.loc 1 1102 5 view .LVU875
1102:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 2872              		.loc 1 1102 25 is_stmt 0 view .LVU876
 2873 014e 4FF47073 		mov	r3, #960
 2874 0152 2B93     		str	r3, [sp, #172]
1103:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 2875              		.loc 1 1103 5 is_stmt 1 view .LVU877
1103:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
ARM GAS  C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s 			page 92


 2876              		.loc 1 1103 26 is_stmt 0 view .LVU878
 2877 0154 0223     		movs	r3, #2
 2878 0156 2C93     		str	r3, [sp, #176]
1104:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 2879              		.loc 1 1104 5 is_stmt 1 view .LVU879
1104:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 2880              		.loc 1 1104 26 is_stmt 0 view .LVU880
 2881 0158 0023     		movs	r3, #0
 2882 015a 2D93     		str	r3, [sp, #180]
1105:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF8_UART7;
 2883              		.loc 1 1105 5 is_stmt 1 view .LVU881
1105:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF8_UART7;
 2884              		.loc 1 1105 27 is_stmt 0 view .LVU882
 2885 015c 0323     		movs	r3, #3
 2886 015e 2E93     		str	r3, [sp, #184]
1106:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 2887              		.loc 1 1106 5 is_stmt 1 view .LVU883
1106:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 2888              		.loc 1 1106 31 is_stmt 0 view .LVU884
 2889 0160 0823     		movs	r3, #8
 2890 0162 2F93     		str	r3, [sp, #188]
1107:Core/Src/stm32f7xx_hal_msp.c **** 
 2891              		.loc 1 1107 5 is_stmt 1 view .LVU885
 2892 0164 2BA9     		add	r1, sp, #172
 2893 0166 3848     		ldr	r0, .L160+36
 2894 0168 FFF7FEFF 		bl	HAL_GPIO_Init
 2895              	.LVL158:
 2896 016c 67E7     		b	.L138
 2897              	.L157:
1089:Core/Src/stm32f7xx_hal_msp.c ****     }
 2898              		.loc 1 1089 7 view .LVU886
 2899 016e FFF7FEFF 		bl	Error_Handler
 2900              	.LVL159:
 2901 0172 D9E7     		b	.L145
 2902              	.L153:
1121:Core/Src/stm32f7xx_hal_msp.c ****     PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 2903              		.loc 1 1121 5 view .LVU887
1121:Core/Src/stm32f7xx_hal_msp.c ****     PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 2904              		.loc 1 1121 46 is_stmt 0 view .LVU888
 2905 0174 8023     		movs	r3, #128
 2906 0176 0B93     		str	r3, [sp, #44]
1122:Core/Src/stm32f7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 2907              		.loc 1 1122 5 is_stmt 1 view .LVU889
1123:Core/Src/stm32f7xx_hal_msp.c ****     {
 2908              		.loc 1 1123 5 view .LVU890
1123:Core/Src/stm32f7xx_hal_msp.c ****     {
 2909              		.loc 1 1123 9 is_stmt 0 view .LVU891
 2910 0178 0BA8     		add	r0, sp, #44
 2911 017a FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 2912              	.LVL160:
1123:Core/Src/stm32f7xx_hal_msp.c ****     {
 2913              		.loc 1 1123 8 view .LVU892
 2914 017e 08BB     		cbnz	r0, .L158
 2915              	.L147:
1129:Core/Src/stm32f7xx_hal_msp.c **** 
 2916              		.loc 1 1129 5 is_stmt 1 view .LVU893
 2917              	.LBB48:
ARM GAS  C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s 			page 93


1129:Core/Src/stm32f7xx_hal_msp.c **** 
 2918              		.loc 1 1129 5 view .LVU894
1129:Core/Src/stm32f7xx_hal_msp.c **** 
 2919              		.loc 1 1129 5 view .LVU895
 2920 0180 2D4B     		ldr	r3, .L160+20
 2921 0182 1A6C     		ldr	r2, [r3, #64]
 2922 0184 42F40032 		orr	r2, r2, #131072
 2923 0188 1A64     		str	r2, [r3, #64]
1129:Core/Src/stm32f7xx_hal_msp.c **** 
 2924              		.loc 1 1129 5 view .LVU896
 2925 018a 1A6C     		ldr	r2, [r3, #64]
 2926 018c 02F40032 		and	r2, r2, #131072
 2927 0190 0792     		str	r2, [sp, #28]
1129:Core/Src/stm32f7xx_hal_msp.c **** 
 2928              		.loc 1 1129 5 view .LVU897
 2929 0192 079A     		ldr	r2, [sp, #28]
 2930              	.LBE48:
1129:Core/Src/stm32f7xx_hal_msp.c **** 
 2931              		.loc 1 1129 5 view .LVU898
1131:Core/Src/stm32f7xx_hal_msp.c ****     /**USART2 GPIO Configuration
 2932              		.loc 1 1131 5 view .LVU899
 2933              	.LBB49:
1131:Core/Src/stm32f7xx_hal_msp.c ****     /**USART2 GPIO Configuration
 2934              		.loc 1 1131 5 view .LVU900
1131:Core/Src/stm32f7xx_hal_msp.c ****     /**USART2 GPIO Configuration
 2935              		.loc 1 1131 5 view .LVU901
 2936 0194 1A6B     		ldr	r2, [r3, #48]
 2937 0196 42F00102 		orr	r2, r2, #1
 2938 019a 1A63     		str	r2, [r3, #48]
1131:Core/Src/stm32f7xx_hal_msp.c ****     /**USART2 GPIO Configuration
 2939              		.loc 1 1131 5 view .LVU902
 2940 019c 1B6B     		ldr	r3, [r3, #48]
 2941 019e 03F00103 		and	r3, r3, #1
 2942 01a2 0893     		str	r3, [sp, #32]
1131:Core/Src/stm32f7xx_hal_msp.c ****     /**USART2 GPIO Configuration
 2943              		.loc 1 1131 5 view .LVU903
 2944 01a4 089B     		ldr	r3, [sp, #32]
 2945              	.LBE49:
1131:Core/Src/stm32f7xx_hal_msp.c ****     /**USART2 GPIO Configuration
 2946              		.loc 1 1131 5 view .LVU904
1136:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 2947              		.loc 1 1136 5 view .LVU905
1136:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 2948              		.loc 1 1136 25 is_stmt 0 view .LVU906
 2949 01a6 0C23     		movs	r3, #12
 2950 01a8 2B93     		str	r3, [sp, #172]
1137:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 2951              		.loc 1 1137 5 is_stmt 1 view .LVU907
1137:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 2952              		.loc 1 1137 26 is_stmt 0 view .LVU908
 2953 01aa 0223     		movs	r3, #2
 2954 01ac 2C93     		str	r3, [sp, #176]
1138:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 2955              		.loc 1 1138 5 is_stmt 1 view .LVU909
1138:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 2956              		.loc 1 1138 26 is_stmt 0 view .LVU910
 2957 01ae 0023     		movs	r3, #0
ARM GAS  C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s 			page 94


 2958 01b0 2D93     		str	r3, [sp, #180]
1139:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 2959              		.loc 1 1139 5 is_stmt 1 view .LVU911
1139:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 2960              		.loc 1 1139 27 is_stmt 0 view .LVU912
 2961 01b2 0323     		movs	r3, #3
 2962 01b4 2E93     		str	r3, [sp, #184]
1140:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 2963              		.loc 1 1140 5 is_stmt 1 view .LVU913
1140:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 2964              		.loc 1 1140 31 is_stmt 0 view .LVU914
 2965 01b6 0723     		movs	r3, #7
 2966 01b8 2F93     		str	r3, [sp, #188]
1141:Core/Src/stm32f7xx_hal_msp.c **** 
 2967              		.loc 1 1141 5 is_stmt 1 view .LVU915
 2968 01ba 2BA9     		add	r1, sp, #172
 2969 01bc 1F48     		ldr	r0, .L160+24
 2970 01be FFF7FEFF 		bl	HAL_GPIO_Init
 2971              	.LVL161:
 2972 01c2 3CE7     		b	.L138
 2973              	.L158:
1125:Core/Src/stm32f7xx_hal_msp.c ****     }
 2974              		.loc 1 1125 7 view .LVU916
 2975 01c4 FFF7FEFF 		bl	Error_Handler
 2976              	.LVL162:
 2977 01c8 DAE7     		b	.L147
 2978              	.L154:
1155:Core/Src/stm32f7xx_hal_msp.c ****     PeriphClkInitStruct.Usart6ClockSelection = RCC_USART6CLKSOURCE_PCLK2;
 2979              		.loc 1 1155 5 view .LVU917
1155:Core/Src/stm32f7xx_hal_msp.c ****     PeriphClkInitStruct.Usart6ClockSelection = RCC_USART6CLKSOURCE_PCLK2;
 2980              		.loc 1 1155 46 is_stmt 0 view .LVU918
 2981 01ca 4FF40063 		mov	r3, #2048
 2982 01ce 0B93     		str	r3, [sp, #44]
1156:Core/Src/stm32f7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 2983              		.loc 1 1156 5 is_stmt 1 view .LVU919
1157:Core/Src/stm32f7xx_hal_msp.c ****     {
 2984              		.loc 1 1157 5 view .LVU920
1157:Core/Src/stm32f7xx_hal_msp.c ****     {
 2985              		.loc 1 1157 9 is_stmt 0 view .LVU921
 2986 01d0 0BA8     		add	r0, sp, #44
 2987 01d2 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 2988              	.LVL163:
1157:Core/Src/stm32f7xx_hal_msp.c ****     {
 2989              		.loc 1 1157 8 view .LVU922
 2990 01d6 08BB     		cbnz	r0, .L159
 2991              	.L148:
1163:Core/Src/stm32f7xx_hal_msp.c **** 
 2992              		.loc 1 1163 5 is_stmt 1 view .LVU923
 2993              	.LBB50:
1163:Core/Src/stm32f7xx_hal_msp.c **** 
 2994              		.loc 1 1163 5 view .LVU924
1163:Core/Src/stm32f7xx_hal_msp.c **** 
 2995              		.loc 1 1163 5 view .LVU925
 2996 01d8 174B     		ldr	r3, .L160+20
 2997 01da 5A6C     		ldr	r2, [r3, #68]
 2998 01dc 42F02002 		orr	r2, r2, #32
 2999 01e0 5A64     		str	r2, [r3, #68]
ARM GAS  C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s 			page 95


1163:Core/Src/stm32f7xx_hal_msp.c **** 
 3000              		.loc 1 1163 5 view .LVU926
 3001 01e2 5A6C     		ldr	r2, [r3, #68]
 3002 01e4 02F02002 		and	r2, r2, #32
 3003 01e8 0992     		str	r2, [sp, #36]
1163:Core/Src/stm32f7xx_hal_msp.c **** 
 3004              		.loc 1 1163 5 view .LVU927
 3005 01ea 099A     		ldr	r2, [sp, #36]
 3006              	.LBE50:
1163:Core/Src/stm32f7xx_hal_msp.c **** 
 3007              		.loc 1 1163 5 view .LVU928
1165:Core/Src/stm32f7xx_hal_msp.c ****     /**USART6 GPIO Configuration
 3008              		.loc 1 1165 5 view .LVU929
 3009              	.LBB51:
1165:Core/Src/stm32f7xx_hal_msp.c ****     /**USART6 GPIO Configuration
 3010              		.loc 1 1165 5 view .LVU930
1165:Core/Src/stm32f7xx_hal_msp.c ****     /**USART6 GPIO Configuration
 3011              		.loc 1 1165 5 view .LVU931
 3012 01ec 1A6B     		ldr	r2, [r3, #48]
 3013 01ee 42F00402 		orr	r2, r2, #4
 3014 01f2 1A63     		str	r2, [r3, #48]
1165:Core/Src/stm32f7xx_hal_msp.c ****     /**USART6 GPIO Configuration
 3015              		.loc 1 1165 5 view .LVU932
 3016 01f4 1B6B     		ldr	r3, [r3, #48]
 3017 01f6 03F00403 		and	r3, r3, #4
 3018 01fa 0A93     		str	r3, [sp, #40]
1165:Core/Src/stm32f7xx_hal_msp.c ****     /**USART6 GPIO Configuration
 3019              		.loc 1 1165 5 view .LVU933
 3020 01fc 0A9B     		ldr	r3, [sp, #40]
 3021              	.LBE51:
1165:Core/Src/stm32f7xx_hal_msp.c ****     /**USART6 GPIO Configuration
 3022              		.loc 1 1165 5 view .LVU934
1170:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 3023              		.loc 1 1170 5 view .LVU935
1170:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 3024              		.loc 1 1170 25 is_stmt 0 view .LVU936
 3025 01fe C023     		movs	r3, #192
 3026 0200 2B93     		str	r3, [sp, #172]
1171:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 3027              		.loc 1 1171 5 is_stmt 1 view .LVU937
1171:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 3028              		.loc 1 1171 26 is_stmt 0 view .LVU938
 3029 0202 0223     		movs	r3, #2
 3030 0204 2C93     		str	r3, [sp, #176]
1172:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 3031              		.loc 1 1172 5 is_stmt 1 view .LVU939
1172:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 3032              		.loc 1 1172 26 is_stmt 0 view .LVU940
 3033 0206 0023     		movs	r3, #0
 3034 0208 2D93     		str	r3, [sp, #180]
1173:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 3035              		.loc 1 1173 5 is_stmt 1 view .LVU941
1173:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 3036              		.loc 1 1173 27 is_stmt 0 view .LVU942
 3037 020a 0323     		movs	r3, #3
 3038 020c 2E93     		str	r3, [sp, #184]
1174:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
ARM GAS  C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s 			page 96


 3039              		.loc 1 1174 5 is_stmt 1 view .LVU943
1174:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 3040              		.loc 1 1174 31 is_stmt 0 view .LVU944
 3041 020e 0823     		movs	r3, #8
 3042 0210 2F93     		str	r3, [sp, #188]
1175:Core/Src/stm32f7xx_hal_msp.c **** 
 3043              		.loc 1 1175 5 is_stmt 1 view .LVU945
 3044 0212 2BA9     		add	r1, sp, #172
 3045 0214 0A48     		ldr	r0, .L160+28
 3046 0216 FFF7FEFF 		bl	HAL_GPIO_Init
 3047              	.LVL164:
1182:Core/Src/stm32f7xx_hal_msp.c **** 
 3048              		.loc 1 1182 1 is_stmt 0 view .LVU946
 3049 021a 10E7     		b	.L138
 3050              	.L159:
1159:Core/Src/stm32f7xx_hal_msp.c ****     }
 3051              		.loc 1 1159 7 is_stmt 1 view .LVU947
 3052 021c FFF7FEFF 		bl	Error_Handler
 3053              	.LVL165:
 3054 0220 DAE7     		b	.L148
 3055              	.L161:
 3056 0222 00BF     		.align	2
 3057              	.L160:
 3058 0224 004C0040 		.word	1073761280
 3059 0228 00500040 		.word	1073762304
 3060 022c 00780040 		.word	1073772544
 3061 0230 00440040 		.word	1073759232
 3062 0234 00140140 		.word	1073812480
 3063 0238 00380240 		.word	1073887232
 3064 023c 00000240 		.word	1073872896
 3065 0240 00080240 		.word	1073874944
 3066 0244 000C0240 		.word	1073875968
 3067 0248 00140240 		.word	1073878016
 3068              		.cfi_endproc
 3069              	.LFE155:
 3071              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 3072              		.align	1
 3073              		.global	HAL_UART_MspDeInit
 3074              		.syntax unified
 3075              		.thumb
 3076              		.thumb_func
 3078              	HAL_UART_MspDeInit:
 3079              	.LVL166:
 3080              	.LFB156:
1191:Core/Src/stm32f7xx_hal_msp.c ****   if(huart->Instance==UART4)
 3081              		.loc 1 1191 1 view -0
 3082              		.cfi_startproc
 3083              		@ args = 0, pretend = 0, frame = 0
 3084              		@ frame_needed = 0, uses_anonymous_args = 0
1191:Core/Src/stm32f7xx_hal_msp.c ****   if(huart->Instance==UART4)
 3085              		.loc 1 1191 1 is_stmt 0 view .LVU949
 3086 0000 08B5     		push	{r3, lr}
 3087              	.LCFI43:
 3088              		.cfi_def_cfa_offset 8
 3089              		.cfi_offset 3, -8
 3090              		.cfi_offset 14, -4
1192:Core/Src/stm32f7xx_hal_msp.c ****   {
ARM GAS  C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s 			page 97


 3091              		.loc 1 1192 3 is_stmt 1 view .LVU950
1192:Core/Src/stm32f7xx_hal_msp.c ****   {
 3092              		.loc 1 1192 11 is_stmt 0 view .LVU951
 3093 0002 0368     		ldr	r3, [r0]
1192:Core/Src/stm32f7xx_hal_msp.c ****   {
 3094              		.loc 1 1192 5 view .LVU952
 3095 0004 264A     		ldr	r2, .L174
 3096 0006 9342     		cmp	r3, r2
 3097 0008 0CD0     		beq	.L169
1210:Core/Src/stm32f7xx_hal_msp.c ****   {
 3098              		.loc 1 1210 8 is_stmt 1 view .LVU953
1210:Core/Src/stm32f7xx_hal_msp.c ****   {
 3099              		.loc 1 1210 10 is_stmt 0 view .LVU954
 3100 000a 264A     		ldr	r2, .L174+4
 3101 000c 9342     		cmp	r3, r2
 3102 000e 14D0     		beq	.L170
1230:Core/Src/stm32f7xx_hal_msp.c ****   {
 3103              		.loc 1 1230 8 is_stmt 1 view .LVU955
1230:Core/Src/stm32f7xx_hal_msp.c ****   {
 3104              		.loc 1 1230 10 is_stmt 0 view .LVU956
 3105 0010 254A     		ldr	r2, .L174+8
 3106 0012 9342     		cmp	r3, r2
 3107 0014 21D0     		beq	.L171
1250:Core/Src/stm32f7xx_hal_msp.c ****   {
 3108              		.loc 1 1250 8 is_stmt 1 view .LVU957
1250:Core/Src/stm32f7xx_hal_msp.c ****   {
 3109              		.loc 1 1250 10 is_stmt 0 view .LVU958
 3110 0016 254A     		ldr	r2, .L174+12
 3111 0018 9342     		cmp	r3, r2
 3112 001a 2AD0     		beq	.L172
1268:Core/Src/stm32f7xx_hal_msp.c ****   {
 3113              		.loc 1 1268 8 is_stmt 1 view .LVU959
1268:Core/Src/stm32f7xx_hal_msp.c ****   {
 3114              		.loc 1 1268 10 is_stmt 0 view .LVU960
 3115 001c 244A     		ldr	r2, .L174+16
 3116 001e 9342     		cmp	r3, r2
 3117 0020 32D0     		beq	.L173
 3118              	.LVL167:
 3119              	.L162:
1287:Core/Src/stm32f7xx_hal_msp.c **** 
 3120              		.loc 1 1287 1 view .LVU961
 3121 0022 08BD     		pop	{r3, pc}
 3122              	.LVL168:
 3123              	.L169:
1198:Core/Src/stm32f7xx_hal_msp.c **** 
 3124              		.loc 1 1198 5 is_stmt 1 view .LVU962
 3125 0024 02F5F632 		add	r2, r2, #125952
 3126 0028 136C     		ldr	r3, [r2, #64]
 3127 002a 23F40023 		bic	r3, r3, #524288
 3128 002e 1364     		str	r3, [r2, #64]
1204:Core/Src/stm32f7xx_hal_msp.c **** 
 3129              		.loc 1 1204 5 view .LVU963
 3130 0030 0321     		movs	r1, #3
 3131 0032 2048     		ldr	r0, .L174+20
 3132              	.LVL169:
1204:Core/Src/stm32f7xx_hal_msp.c **** 
 3133              		.loc 1 1204 5 is_stmt 0 view .LVU964
ARM GAS  C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s 			page 98


 3134 0034 FFF7FEFF 		bl	HAL_GPIO_DeInit
 3135              	.LVL170:
 3136 0038 F3E7     		b	.L162
 3137              	.LVL171:
 3138              	.L170:
1216:Core/Src/stm32f7xx_hal_msp.c **** 
 3139              		.loc 1 1216 5 is_stmt 1 view .LVU965
 3140 003a 02F5F432 		add	r2, r2, #124928
 3141 003e 136C     		ldr	r3, [r2, #64]
 3142 0040 23F48013 		bic	r3, r3, #1048576
 3143 0044 1364     		str	r3, [r2, #64]
1222:Core/Src/stm32f7xx_hal_msp.c **** 
 3144              		.loc 1 1222 5 view .LVU966
 3145 0046 4FF48051 		mov	r1, #4096
 3146 004a 1B48     		ldr	r0, .L174+24
 3147              	.LVL172:
1222:Core/Src/stm32f7xx_hal_msp.c **** 
 3148              		.loc 1 1222 5 is_stmt 0 view .LVU967
 3149 004c FFF7FEFF 		bl	HAL_GPIO_DeInit
 3150              	.LVL173:
1224:Core/Src/stm32f7xx_hal_msp.c **** 
 3151              		.loc 1 1224 5 is_stmt 1 view .LVU968
 3152 0050 0421     		movs	r1, #4
 3153 0052 1A48     		ldr	r0, .L174+28
 3154 0054 FFF7FEFF 		bl	HAL_GPIO_DeInit
 3155              	.LVL174:
 3156 0058 E3E7     		b	.L162
 3157              	.LVL175:
 3158              	.L171:
1236:Core/Src/stm32f7xx_hal_msp.c **** 
 3159              		.loc 1 1236 5 view .LVU969
 3160 005a 02F5E032 		add	r2, r2, #114688
 3161 005e 136C     		ldr	r3, [r2, #64]
 3162 0060 23F08043 		bic	r3, r3, #1073741824
 3163 0064 1364     		str	r3, [r2, #64]
1244:Core/Src/stm32f7xx_hal_msp.c **** 
 3164              		.loc 1 1244 5 view .LVU970
 3165 0066 4FF47071 		mov	r1, #960
 3166 006a 1548     		ldr	r0, .L174+32
 3167              	.LVL176:
1244:Core/Src/stm32f7xx_hal_msp.c **** 
 3168              		.loc 1 1244 5 is_stmt 0 view .LVU971
 3169 006c FFF7FEFF 		bl	HAL_GPIO_DeInit
 3170              	.LVL177:
 3171 0070 D7E7     		b	.L162
 3172              	.LVL178:
 3173              	.L172:
1256:Core/Src/stm32f7xx_hal_msp.c **** 
 3174              		.loc 1 1256 5 is_stmt 1 view .LVU972
 3175 0072 02F5FA32 		add	r2, r2, #128000
 3176 0076 136C     		ldr	r3, [r2, #64]
 3177 0078 23F40033 		bic	r3, r3, #131072
 3178 007c 1364     		str	r3, [r2, #64]
1262:Core/Src/stm32f7xx_hal_msp.c **** 
 3179              		.loc 1 1262 5 view .LVU973
 3180 007e 0C21     		movs	r1, #12
 3181 0080 0C48     		ldr	r0, .L174+20
ARM GAS  C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s 			page 99


 3182              	.LVL179:
1262:Core/Src/stm32f7xx_hal_msp.c **** 
 3183              		.loc 1 1262 5 is_stmt 0 view .LVU974
 3184 0082 FFF7FEFF 		bl	HAL_GPIO_DeInit
 3185              	.LVL180:
 3186 0086 CCE7     		b	.L162
 3187              	.LVL181:
 3188              	.L173:
1274:Core/Src/stm32f7xx_hal_msp.c **** 
 3189              		.loc 1 1274 5 is_stmt 1 view .LVU975
 3190 0088 02F59232 		add	r2, r2, #74752
 3191 008c 536C     		ldr	r3, [r2, #68]
 3192 008e 23F02003 		bic	r3, r3, #32
 3193 0092 5364     		str	r3, [r2, #68]
1280:Core/Src/stm32f7xx_hal_msp.c **** 
 3194              		.loc 1 1280 5 view .LVU976
 3195 0094 C021     		movs	r1, #192
 3196 0096 0848     		ldr	r0, .L174+24
 3197              	.LVL182:
1280:Core/Src/stm32f7xx_hal_msp.c **** 
 3198              		.loc 1 1280 5 is_stmt 0 view .LVU977
 3199 0098 FFF7FEFF 		bl	HAL_GPIO_DeInit
 3200              	.LVL183:
1287:Core/Src/stm32f7xx_hal_msp.c **** 
 3201              		.loc 1 1287 1 view .LVU978
 3202 009c C1E7     		b	.L162
 3203              	.L175:
 3204 009e 00BF     		.align	2
 3205              	.L174:
 3206 00a0 004C0040 		.word	1073761280
 3207 00a4 00500040 		.word	1073762304
 3208 00a8 00780040 		.word	1073772544
 3209 00ac 00440040 		.word	1073759232
 3210 00b0 00140140 		.word	1073812480
 3211 00b4 00000240 		.word	1073872896
 3212 00b8 00080240 		.word	1073874944
 3213 00bc 000C0240 		.word	1073875968
 3214 00c0 00140240 		.word	1073878016
 3215              		.cfi_endproc
 3216              	.LFE156:
 3218              		.section	.text.HAL_SRAM_MspInit,"ax",%progbits
 3219              		.align	1
 3220              		.global	HAL_SRAM_MspInit
 3221              		.syntax unified
 3222              		.thumb
 3223              		.thumb_func
 3225              	HAL_SRAM_MspInit:
 3226              	.LVL184:
 3227              	.LFB158:
1393:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN SRAM_MspInit 0 */
 3228              		.loc 1 1393 49 is_stmt 1 view -0
 3229              		.cfi_startproc
 3230              		@ args = 0, pretend = 0, frame = 0
 3231              		@ frame_needed = 0, uses_anonymous_args = 0
1393:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN SRAM_MspInit 0 */
 3232              		.loc 1 1393 49 is_stmt 0 view .LVU980
 3233 0000 08B5     		push	{r3, lr}
ARM GAS  C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s 			page 100


 3234              	.LCFI44:
 3235              		.cfi_def_cfa_offset 8
 3236              		.cfi_offset 3, -8
 3237              		.cfi_offset 14, -4
1397:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN SRAM_MspInit 1 */
 3238              		.loc 1 1397 3 is_stmt 1 view .LVU981
 3239 0002 FFF7FEFF 		bl	HAL_FMC_MspInit
 3240              	.LVL185:
1401:Core/Src/stm32f7xx_hal_msp.c **** 
 3241              		.loc 1 1401 1 is_stmt 0 view .LVU982
 3242 0006 08BD     		pop	{r3, pc}
 3243              		.cfi_endproc
 3244              	.LFE158:
 3246              		.section	.text.HAL_SRAM_MspDeInit,"ax",%progbits
 3247              		.align	1
 3248              		.global	HAL_SRAM_MspDeInit
 3249              		.syntax unified
 3250              		.thumb
 3251              		.thumb_func
 3253              	HAL_SRAM_MspDeInit:
 3254              	.LVL186:
 3255              	.LFB160:
1479:Core/Src/stm32f7xx_hal_msp.c **** 
1480:Core/Src/stm32f7xx_hal_msp.c **** void HAL_SRAM_MspDeInit(SRAM_HandleTypeDef* hsram){
 3256              		.loc 1 1480 51 is_stmt 1 view -0
 3257              		.cfi_startproc
 3258              		@ args = 0, pretend = 0, frame = 0
 3259              		@ frame_needed = 0, uses_anonymous_args = 0
 3260              		.loc 1 1480 51 is_stmt 0 view .LVU984
 3261 0000 08B5     		push	{r3, lr}
 3262              	.LCFI45:
 3263              		.cfi_def_cfa_offset 8
 3264              		.cfi_offset 3, -8
 3265              		.cfi_offset 14, -4
1481:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN SRAM_MspDeInit 0 */
1482:Core/Src/stm32f7xx_hal_msp.c **** 
1483:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END SRAM_MspDeInit 0 */
1484:Core/Src/stm32f7xx_hal_msp.c ****   HAL_FMC_MspDeInit();
 3266              		.loc 1 1484 3 is_stmt 1 view .LVU985
 3267 0002 FFF7FEFF 		bl	HAL_FMC_MspDeInit
 3268              	.LVL187:
1485:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE BEGIN SRAM_MspDeInit 1 */
1486:Core/Src/stm32f7xx_hal_msp.c **** 
1487:Core/Src/stm32f7xx_hal_msp.c ****   /* USER CODE END SRAM_MspDeInit 1 */
1488:Core/Src/stm32f7xx_hal_msp.c **** }
 3269              		.loc 1 1488 1 is_stmt 0 view .LVU986
 3270 0006 08BD     		pop	{r3, pc}
 3271              		.cfi_endproc
 3272              	.LFE160:
 3274              		.section	.text.HAL_SAI_MspInit,"ax",%progbits
 3275              		.align	1
 3276              		.global	HAL_SAI_MspInit
 3277              		.syntax unified
 3278              		.thumb
 3279              		.thumb_func
 3281              	HAL_SAI_MspInit:
 3282              	.LVL188:
ARM GAS  C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s 			page 101


 3283              	.LFB161:
1489:Core/Src/stm32f7xx_hal_msp.c **** 
1490:Core/Src/stm32f7xx_hal_msp.c **** static uint32_t SAI2_client =0;
1491:Core/Src/stm32f7xx_hal_msp.c **** 
1492:Core/Src/stm32f7xx_hal_msp.c **** void HAL_SAI_MspInit(SAI_HandleTypeDef* hsai)
1493:Core/Src/stm32f7xx_hal_msp.c **** {
 3284              		.loc 1 1493 1 is_stmt 1 view -0
 3285              		.cfi_startproc
 3286              		@ args = 0, pretend = 0, frame = 32
 3287              		@ frame_needed = 0, uses_anonymous_args = 0
 3288              		.loc 1 1493 1 is_stmt 0 view .LVU988
 3289 0000 10B5     		push	{r4, lr}
 3290              	.LCFI46:
 3291              		.cfi_def_cfa_offset 8
 3292              		.cfi_offset 4, -8
 3293              		.cfi_offset 14, -4
 3294 0002 88B0     		sub	sp, sp, #32
 3295              	.LCFI47:
 3296              		.cfi_def_cfa_offset 40
 3297 0004 0446     		mov	r4, r0
1494:Core/Src/stm32f7xx_hal_msp.c **** 
1495:Core/Src/stm32f7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct;
 3298              		.loc 1 1495 3 is_stmt 1 view .LVU989
1496:Core/Src/stm32f7xx_hal_msp.c **** /* SAI2 */
1497:Core/Src/stm32f7xx_hal_msp.c ****     if(hsai->Instance==SAI2_Block_A)
 3299              		.loc 1 1497 5 view .LVU990
 3300              		.loc 1 1497 12 is_stmt 0 view .LVU991
 3301 0006 0268     		ldr	r2, [r0]
 3302              		.loc 1 1497 7 view .LVU992
 3303 0008 224B     		ldr	r3, .L188
 3304 000a 9A42     		cmp	r2, r3
 3305 000c 05D0     		beq	.L186
 3306              	.LVL189:
 3307              	.L181:
1498:Core/Src/stm32f7xx_hal_msp.c ****     {
1499:Core/Src/stm32f7xx_hal_msp.c ****     /* Peripheral clock enable */
1500:Core/Src/stm32f7xx_hal_msp.c ****     if (SAI2_client == 0)
1501:Core/Src/stm32f7xx_hal_msp.c ****     {
1502:Core/Src/stm32f7xx_hal_msp.c ****        __HAL_RCC_SAI2_CLK_ENABLE();
1503:Core/Src/stm32f7xx_hal_msp.c ****     }
1504:Core/Src/stm32f7xx_hal_msp.c ****     SAI2_client ++;
1505:Core/Src/stm32f7xx_hal_msp.c **** 
1506:Core/Src/stm32f7xx_hal_msp.c ****     /**SAI2_A_Block_A GPIO Configuration
1507:Core/Src/stm32f7xx_hal_msp.c ****     PI7     ------> SAI2_FS_A
1508:Core/Src/stm32f7xx_hal_msp.c ****     PI6     ------> SAI2_SD_A
1509:Core/Src/stm32f7xx_hal_msp.c ****     PI5     ------> SAI2_SCK_A
1510:Core/Src/stm32f7xx_hal_msp.c ****     PI4     ------> SAI2_MCLK_A
1511:Core/Src/stm32f7xx_hal_msp.c ****     */
1512:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pin = SAI2_FS_A_Pin|SAI2_SD_A_Pin|SAI2_SCK_A_Pin|SAI2_MCLK_A_Pin;
1513:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
1514:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
1515:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
1516:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
1517:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
1518:Core/Src/stm32f7xx_hal_msp.c **** 
1519:Core/Src/stm32f7xx_hal_msp.c ****     }
1520:Core/Src/stm32f7xx_hal_msp.c ****     if(hsai->Instance==SAI2_Block_B)
ARM GAS  C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s 			page 102


 3308              		.loc 1 1520 5 is_stmt 1 view .LVU993
 3309              		.loc 1 1520 12 is_stmt 0 view .LVU994
 3310 000e 2268     		ldr	r2, [r4]
 3311              		.loc 1 1520 7 view .LVU995
 3312 0010 214B     		ldr	r3, .L188+4
 3313 0012 9A42     		cmp	r2, r3
 3314 0014 1FD0     		beq	.L187
 3315              	.L180:
1521:Core/Src/stm32f7xx_hal_msp.c ****     {
1522:Core/Src/stm32f7xx_hal_msp.c ****       /* Peripheral clock enable */
1523:Core/Src/stm32f7xx_hal_msp.c ****       if (SAI2_client == 0)
1524:Core/Src/stm32f7xx_hal_msp.c ****       {
1525:Core/Src/stm32f7xx_hal_msp.c ****        __HAL_RCC_SAI2_CLK_ENABLE();
1526:Core/Src/stm32f7xx_hal_msp.c ****       }
1527:Core/Src/stm32f7xx_hal_msp.c ****     SAI2_client ++;
1528:Core/Src/stm32f7xx_hal_msp.c **** 
1529:Core/Src/stm32f7xx_hal_msp.c ****     /**SAI2_B_Block_B GPIO Configuration
1530:Core/Src/stm32f7xx_hal_msp.c ****     PG10     ------> SAI2_SD_B
1531:Core/Src/stm32f7xx_hal_msp.c ****     */
1532:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pin = SAI2_SD_B_Pin;
1533:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
1534:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
1535:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
1536:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
1537:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(SAI2_SD_B_GPIO_Port, &GPIO_InitStruct);
1538:Core/Src/stm32f7xx_hal_msp.c **** 
1539:Core/Src/stm32f7xx_hal_msp.c ****     }
1540:Core/Src/stm32f7xx_hal_msp.c **** }
 3316              		.loc 1 1540 1 view .LVU996
 3317 0016 08B0     		add	sp, sp, #32
 3318              	.LCFI48:
 3319              		.cfi_remember_state
 3320              		.cfi_def_cfa_offset 8
 3321              		@ sp needed
 3322 0018 10BD     		pop	{r4, pc}
 3323              	.LVL190:
 3324              	.L186:
 3325              	.LCFI49:
 3326              		.cfi_restore_state
1500:Core/Src/stm32f7xx_hal_msp.c ****     {
 3327              		.loc 1 1500 5 is_stmt 1 view .LVU997
1500:Core/Src/stm32f7xx_hal_msp.c ****     {
 3328              		.loc 1 1500 21 is_stmt 0 view .LVU998
 3329 001a 204B     		ldr	r3, .L188+8
 3330 001c 1B68     		ldr	r3, [r3]
1500:Core/Src/stm32f7xx_hal_msp.c ****     {
 3331              		.loc 1 1500 8 view .LVU999
 3332 001e 4BB9     		cbnz	r3, .L182
1502:Core/Src/stm32f7xx_hal_msp.c ****     }
 3333              		.loc 1 1502 8 is_stmt 1 view .LVU1000
 3334              	.LBB52:
1502:Core/Src/stm32f7xx_hal_msp.c ****     }
 3335              		.loc 1 1502 8 view .LVU1001
1502:Core/Src/stm32f7xx_hal_msp.c ****     }
 3336              		.loc 1 1502 8 view .LVU1002
 3337 0020 1F4A     		ldr	r2, .L188+12
 3338 0022 516C     		ldr	r1, [r2, #68]
ARM GAS  C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s 			page 103


 3339 0024 41F40001 		orr	r1, r1, #8388608
 3340 0028 5164     		str	r1, [r2, #68]
1502:Core/Src/stm32f7xx_hal_msp.c ****     }
 3341              		.loc 1 1502 8 view .LVU1003
 3342 002a 526C     		ldr	r2, [r2, #68]
 3343 002c 02F40002 		and	r2, r2, #8388608
 3344 0030 0192     		str	r2, [sp, #4]
1502:Core/Src/stm32f7xx_hal_msp.c ****     }
 3345              		.loc 1 1502 8 view .LVU1004
 3346 0032 019A     		ldr	r2, [sp, #4]
 3347              	.L182:
 3348              	.LBE52:
1502:Core/Src/stm32f7xx_hal_msp.c ****     }
 3349              		.loc 1 1502 8 discriminator 1 view .LVU1005
1504:Core/Src/stm32f7xx_hal_msp.c **** 
 3350              		.loc 1 1504 5 discriminator 1 view .LVU1006
1504:Core/Src/stm32f7xx_hal_msp.c **** 
 3351              		.loc 1 1504 17 is_stmt 0 discriminator 1 view .LVU1007
 3352 0034 0133     		adds	r3, r3, #1
 3353 0036 194A     		ldr	r2, .L188+8
 3354 0038 1360     		str	r3, [r2]
1512:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 3355              		.loc 1 1512 5 is_stmt 1 discriminator 1 view .LVU1008
1512:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 3356              		.loc 1 1512 25 is_stmt 0 discriminator 1 view .LVU1009
 3357 003a F023     		movs	r3, #240
 3358 003c 0393     		str	r3, [sp, #12]
1513:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 3359              		.loc 1 1513 5 is_stmt 1 discriminator 1 view .LVU1010
1513:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 3360              		.loc 1 1513 26 is_stmt 0 discriminator 1 view .LVU1011
 3361 003e 0223     		movs	r3, #2
 3362 0040 0493     		str	r3, [sp, #16]
1514:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 3363              		.loc 1 1514 5 is_stmt 1 discriminator 1 view .LVU1012
1514:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 3364              		.loc 1 1514 26 is_stmt 0 discriminator 1 view .LVU1013
 3365 0042 0023     		movs	r3, #0
 3366 0044 0593     		str	r3, [sp, #20]
1515:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 3367              		.loc 1 1515 5 is_stmt 1 discriminator 1 view .LVU1014
1515:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 3368              		.loc 1 1515 27 is_stmt 0 discriminator 1 view .LVU1015
 3369 0046 0693     		str	r3, [sp, #24]
1516:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 3370              		.loc 1 1516 5 is_stmt 1 discriminator 1 view .LVU1016
1516:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 3371              		.loc 1 1516 31 is_stmt 0 discriminator 1 view .LVU1017
 3372 0048 0A23     		movs	r3, #10
 3373 004a 0793     		str	r3, [sp, #28]
1517:Core/Src/stm32f7xx_hal_msp.c **** 
 3374              		.loc 1 1517 5 is_stmt 1 discriminator 1 view .LVU1018
 3375 004c 03A9     		add	r1, sp, #12
 3376 004e 1548     		ldr	r0, .L188+16
 3377              	.LVL191:
1517:Core/Src/stm32f7xx_hal_msp.c **** 
 3378              		.loc 1 1517 5 is_stmt 0 discriminator 1 view .LVU1019
ARM GAS  C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s 			page 104


 3379 0050 FFF7FEFF 		bl	HAL_GPIO_Init
 3380              	.LVL192:
 3381 0054 DBE7     		b	.L181
 3382              	.L187:
1523:Core/Src/stm32f7xx_hal_msp.c ****       {
 3383              		.loc 1 1523 7 is_stmt 1 view .LVU1020
1523:Core/Src/stm32f7xx_hal_msp.c ****       {
 3384              		.loc 1 1523 23 is_stmt 0 view .LVU1021
 3385 0056 114B     		ldr	r3, .L188+8
 3386 0058 1B68     		ldr	r3, [r3]
1523:Core/Src/stm32f7xx_hal_msp.c ****       {
 3387              		.loc 1 1523 10 view .LVU1022
 3388 005a 4BB9     		cbnz	r3, .L184
1525:Core/Src/stm32f7xx_hal_msp.c ****       }
 3389              		.loc 1 1525 8 is_stmt 1 view .LVU1023
 3390              	.LBB53:
1525:Core/Src/stm32f7xx_hal_msp.c ****       }
 3391              		.loc 1 1525 8 view .LVU1024
1525:Core/Src/stm32f7xx_hal_msp.c ****       }
 3392              		.loc 1 1525 8 view .LVU1025
 3393 005c 104A     		ldr	r2, .L188+12
 3394 005e 516C     		ldr	r1, [r2, #68]
 3395 0060 41F40001 		orr	r1, r1, #8388608
 3396 0064 5164     		str	r1, [r2, #68]
1525:Core/Src/stm32f7xx_hal_msp.c ****       }
 3397              		.loc 1 1525 8 view .LVU1026
 3398 0066 526C     		ldr	r2, [r2, #68]
 3399 0068 02F40002 		and	r2, r2, #8388608
 3400 006c 0292     		str	r2, [sp, #8]
1525:Core/Src/stm32f7xx_hal_msp.c ****       }
 3401              		.loc 1 1525 8 view .LVU1027
 3402 006e 029A     		ldr	r2, [sp, #8]
 3403              	.L184:
 3404              	.LBE53:
1525:Core/Src/stm32f7xx_hal_msp.c ****       }
 3405              		.loc 1 1525 8 discriminator 1 view .LVU1028
1527:Core/Src/stm32f7xx_hal_msp.c **** 
 3406              		.loc 1 1527 5 discriminator 1 view .LVU1029
1527:Core/Src/stm32f7xx_hal_msp.c **** 
 3407              		.loc 1 1527 17 is_stmt 0 discriminator 1 view .LVU1030
 3408 0070 0133     		adds	r3, r3, #1
 3409 0072 0A4A     		ldr	r2, .L188+8
 3410 0074 1360     		str	r3, [r2]
1532:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 3411              		.loc 1 1532 5 is_stmt 1 discriminator 1 view .LVU1031
1532:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 3412              		.loc 1 1532 25 is_stmt 0 discriminator 1 view .LVU1032
 3413 0076 4FF48063 		mov	r3, #1024
 3414 007a 0393     		str	r3, [sp, #12]
1533:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 3415              		.loc 1 1533 5 is_stmt 1 discriminator 1 view .LVU1033
1533:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 3416              		.loc 1 1533 26 is_stmt 0 discriminator 1 view .LVU1034
 3417 007c 0223     		movs	r3, #2
 3418 007e 0493     		str	r3, [sp, #16]
1534:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 3419              		.loc 1 1534 5 is_stmt 1 discriminator 1 view .LVU1035
ARM GAS  C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s 			page 105


1534:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 3420              		.loc 1 1534 26 is_stmt 0 discriminator 1 view .LVU1036
 3421 0080 0023     		movs	r3, #0
 3422 0082 0593     		str	r3, [sp, #20]
1535:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 3423              		.loc 1 1535 5 is_stmt 1 discriminator 1 view .LVU1037
1535:Core/Src/stm32f7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 3424              		.loc 1 1535 27 is_stmt 0 discriminator 1 view .LVU1038
 3425 0084 0693     		str	r3, [sp, #24]
1536:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(SAI2_SD_B_GPIO_Port, &GPIO_InitStruct);
 3426              		.loc 1 1536 5 is_stmt 1 discriminator 1 view .LVU1039
1536:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_Init(SAI2_SD_B_GPIO_Port, &GPIO_InitStruct);
 3427              		.loc 1 1536 31 is_stmt 0 discriminator 1 view .LVU1040
 3428 0086 0A23     		movs	r3, #10
 3429 0088 0793     		str	r3, [sp, #28]
1537:Core/Src/stm32f7xx_hal_msp.c **** 
 3430              		.loc 1 1537 5 is_stmt 1 discriminator 1 view .LVU1041
 3431 008a 03A9     		add	r1, sp, #12
 3432 008c 0648     		ldr	r0, .L188+20
 3433 008e FFF7FEFF 		bl	HAL_GPIO_Init
 3434              	.LVL193:
 3435              		.loc 1 1540 1 is_stmt 0 discriminator 1 view .LVU1042
 3436 0092 C0E7     		b	.L180
 3437              	.L189:
 3438              		.align	2
 3439              	.L188:
 3440 0094 045C0140 		.word	1073830916
 3441 0098 245C0140 		.word	1073830948
 3442 009c 00000000 		.word	SAI2_client
 3443 00a0 00380240 		.word	1073887232
 3444 00a4 00200240 		.word	1073881088
 3445 00a8 00180240 		.word	1073879040
 3446              		.cfi_endproc
 3447              	.LFE161:
 3449              		.section	.text.HAL_SAI_MspDeInit,"ax",%progbits
 3450              		.align	1
 3451              		.global	HAL_SAI_MspDeInit
 3452              		.syntax unified
 3453              		.thumb
 3454              		.thumb_func
 3456              	HAL_SAI_MspDeInit:
 3457              	.LVL194:
 3458              	.LFB162:
1541:Core/Src/stm32f7xx_hal_msp.c **** 
1542:Core/Src/stm32f7xx_hal_msp.c **** void HAL_SAI_MspDeInit(SAI_HandleTypeDef* hsai)
1543:Core/Src/stm32f7xx_hal_msp.c **** {
 3459              		.loc 1 1543 1 is_stmt 1 view -0
 3460              		.cfi_startproc
 3461              		@ args = 0, pretend = 0, frame = 0
 3462              		@ frame_needed = 0, uses_anonymous_args = 0
 3463              		.loc 1 1543 1 is_stmt 0 view .LVU1044
 3464 0000 10B5     		push	{r4, lr}
 3465              	.LCFI50:
 3466              		.cfi_def_cfa_offset 8
 3467              		.cfi_offset 4, -8
 3468              		.cfi_offset 14, -4
 3469 0002 0446     		mov	r4, r0
ARM GAS  C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s 			page 106


1544:Core/Src/stm32f7xx_hal_msp.c **** /* SAI2 */
1545:Core/Src/stm32f7xx_hal_msp.c ****     if(hsai->Instance==SAI2_Block_A)
 3470              		.loc 1 1545 5 is_stmt 1 view .LVU1045
 3471              		.loc 1 1545 12 is_stmt 0 view .LVU1046
 3472 0004 0268     		ldr	r2, [r0]
 3473              		.loc 1 1545 7 view .LVU1047
 3474 0006 134B     		ldr	r3, .L198
 3475 0008 9A42     		cmp	r2, r3
 3476 000a 04D0     		beq	.L196
 3477              	.LVL195:
 3478              	.L191:
1546:Core/Src/stm32f7xx_hal_msp.c ****     {
1547:Core/Src/stm32f7xx_hal_msp.c ****     SAI2_client --;
1548:Core/Src/stm32f7xx_hal_msp.c ****     if (SAI2_client == 0)
1549:Core/Src/stm32f7xx_hal_msp.c ****       {
1550:Core/Src/stm32f7xx_hal_msp.c ****       /* Peripheral clock disable */
1551:Core/Src/stm32f7xx_hal_msp.c ****        __HAL_RCC_SAI2_CLK_DISABLE();
1552:Core/Src/stm32f7xx_hal_msp.c ****       }
1553:Core/Src/stm32f7xx_hal_msp.c **** 
1554:Core/Src/stm32f7xx_hal_msp.c ****     /**SAI2_A_Block_A GPIO Configuration
1555:Core/Src/stm32f7xx_hal_msp.c ****     PI7     ------> SAI2_FS_A
1556:Core/Src/stm32f7xx_hal_msp.c ****     PI6     ------> SAI2_SD_A
1557:Core/Src/stm32f7xx_hal_msp.c ****     PI5     ------> SAI2_SCK_A
1558:Core/Src/stm32f7xx_hal_msp.c ****     PI4     ------> SAI2_MCLK_A
1559:Core/Src/stm32f7xx_hal_msp.c ****     */
1560:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOI, SAI2_FS_A_Pin|SAI2_SD_A_Pin|SAI2_SCK_A_Pin|SAI2_MCLK_A_Pin);
1561:Core/Src/stm32f7xx_hal_msp.c **** 
1562:Core/Src/stm32f7xx_hal_msp.c ****     }
1563:Core/Src/stm32f7xx_hal_msp.c ****     if(hsai->Instance==SAI2_Block_B)
 3479              		.loc 1 1563 5 is_stmt 1 view .LVU1048
 3480              		.loc 1 1563 12 is_stmt 0 view .LVU1049
 3481 000c 2268     		ldr	r2, [r4]
 3482              		.loc 1 1563 7 view .LVU1050
 3483 000e 124B     		ldr	r3, .L198+4
 3484 0010 9A42     		cmp	r2, r3
 3485 0012 0FD0     		beq	.L197
 3486              	.L190:
1564:Core/Src/stm32f7xx_hal_msp.c ****     {
1565:Core/Src/stm32f7xx_hal_msp.c ****     SAI2_client --;
1566:Core/Src/stm32f7xx_hal_msp.c ****       if (SAI2_client == 0)
1567:Core/Src/stm32f7xx_hal_msp.c ****       {
1568:Core/Src/stm32f7xx_hal_msp.c ****       /* Peripheral clock disable */
1569:Core/Src/stm32f7xx_hal_msp.c ****       __HAL_RCC_SAI2_CLK_DISABLE();
1570:Core/Src/stm32f7xx_hal_msp.c ****       }
1571:Core/Src/stm32f7xx_hal_msp.c **** 
1572:Core/Src/stm32f7xx_hal_msp.c ****     /**SAI2_B_Block_B GPIO Configuration
1573:Core/Src/stm32f7xx_hal_msp.c ****     PG10     ------> SAI2_SD_B
1574:Core/Src/stm32f7xx_hal_msp.c ****     */
1575:Core/Src/stm32f7xx_hal_msp.c ****     HAL_GPIO_DeInit(SAI2_SD_B_GPIO_Port, SAI2_SD_B_Pin);
1576:Core/Src/stm32f7xx_hal_msp.c **** 
1577:Core/Src/stm32f7xx_hal_msp.c ****     }
1578:Core/Src/stm32f7xx_hal_msp.c **** }
 3487              		.loc 1 1578 1 view .LVU1051
 3488 0014 10BD     		pop	{r4, pc}
 3489              	.LVL196:
 3490              	.L196:
1547:Core/Src/stm32f7xx_hal_msp.c ****     if (SAI2_client == 0)
ARM GAS  C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s 			page 107


 3491              		.loc 1 1547 5 is_stmt 1 view .LVU1052
1547:Core/Src/stm32f7xx_hal_msp.c ****     if (SAI2_client == 0)
 3492              		.loc 1 1547 17 is_stmt 0 view .LVU1053
 3493 0016 114A     		ldr	r2, .L198+8
 3494 0018 1368     		ldr	r3, [r2]
 3495 001a 013B     		subs	r3, r3, #1
 3496 001c 1360     		str	r3, [r2]
1548:Core/Src/stm32f7xx_hal_msp.c ****       {
 3497              		.loc 1 1548 5 is_stmt 1 view .LVU1054
1548:Core/Src/stm32f7xx_hal_msp.c ****       {
 3498              		.loc 1 1548 8 is_stmt 0 view .LVU1055
 3499 001e 23B9     		cbnz	r3, .L192
1551:Core/Src/stm32f7xx_hal_msp.c ****       }
 3500              		.loc 1 1551 8 is_stmt 1 view .LVU1056
 3501 0020 0F4A     		ldr	r2, .L198+12
 3502 0022 536C     		ldr	r3, [r2, #68]
 3503 0024 23F40003 		bic	r3, r3, #8388608
 3504 0028 5364     		str	r3, [r2, #68]
 3505              	.L192:
1560:Core/Src/stm32f7xx_hal_msp.c **** 
 3506              		.loc 1 1560 5 view .LVU1057
 3507 002a F021     		movs	r1, #240
 3508 002c 0D48     		ldr	r0, .L198+16
 3509              	.LVL197:
1560:Core/Src/stm32f7xx_hal_msp.c **** 
 3510              		.loc 1 1560 5 is_stmt 0 view .LVU1058
 3511 002e FFF7FEFF 		bl	HAL_GPIO_DeInit
 3512              	.LVL198:
 3513 0032 EBE7     		b	.L191
 3514              	.L197:
1565:Core/Src/stm32f7xx_hal_msp.c ****       if (SAI2_client == 0)
 3515              		.loc 1 1565 5 is_stmt 1 view .LVU1059
1565:Core/Src/stm32f7xx_hal_msp.c ****       if (SAI2_client == 0)
 3516              		.loc 1 1565 17 is_stmt 0 view .LVU1060
 3517 0034 094A     		ldr	r2, .L198+8
 3518 0036 1368     		ldr	r3, [r2]
 3519 0038 013B     		subs	r3, r3, #1
 3520 003a 1360     		str	r3, [r2]
1566:Core/Src/stm32f7xx_hal_msp.c ****       {
 3521              		.loc 1 1566 7 is_stmt 1 view .LVU1061
1566:Core/Src/stm32f7xx_hal_msp.c ****       {
 3522              		.loc 1 1566 10 is_stmt 0 view .LVU1062
 3523 003c 23B9     		cbnz	r3, .L194
1569:Core/Src/stm32f7xx_hal_msp.c ****       }
 3524              		.loc 1 1569 7 is_stmt 1 view .LVU1063
 3525 003e 084A     		ldr	r2, .L198+12
 3526 0040 536C     		ldr	r3, [r2, #68]
 3527 0042 23F40003 		bic	r3, r3, #8388608
 3528 0046 5364     		str	r3, [r2, #68]
 3529              	.L194:
1575:Core/Src/stm32f7xx_hal_msp.c **** 
 3530              		.loc 1 1575 5 view .LVU1064
 3531 0048 4FF48061 		mov	r1, #1024
 3532 004c 0648     		ldr	r0, .L198+20
 3533 004e FFF7FEFF 		bl	HAL_GPIO_DeInit
 3534              	.LVL199:
 3535              		.loc 1 1578 1 is_stmt 0 view .LVU1065
ARM GAS  C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s 			page 108


 3536 0052 DFE7     		b	.L190
 3537              	.L199:
 3538              		.align	2
 3539              	.L198:
 3540 0054 045C0140 		.word	1073830916
 3541 0058 245C0140 		.word	1073830948
 3542 005c 00000000 		.word	SAI2_client
 3543 0060 00380240 		.word	1073887232
 3544 0064 00200240 		.word	1073881088
 3545 0068 00180240 		.word	1073879040
 3546              		.cfi_endproc
 3547              	.LFE162:
 3549              		.section	.bss.SAI2_client,"aw",%nobits
 3550              		.align	2
 3553              	SAI2_client:
 3554 0000 00000000 		.space	4
 3555              		.section	.bss.FMC_DeInitialized,"aw",%nobits
 3556              		.align	2
 3559              	FMC_DeInitialized:
 3560 0000 00000000 		.space	4
 3561              		.section	.bss.FMC_Initialized,"aw",%nobits
 3562              		.align	2
 3565              	FMC_Initialized:
 3566 0000 00000000 		.space	4
 3567              		.text
 3568              	.Letext0:
 3569              		.file 2 "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f723xx.h"
 3570              		.file 3 "C:\\ST\\STM32CubeCLT_1.17.0\\GNU-tools-for-STM32\\bin/../lib/gcc/arm-none-eabi/12.3.1/../
 3571              		.file 4 "C:\\ST\\STM32CubeCLT_1.17.0\\GNU-tools-for-STM32\\bin/../lib/gcc/arm-none-eabi/12.3.1/../
 3572              		.file 5 "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h"
 3573              		.file 6 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_def.h"
 3574              		.file 7 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_rcc_ex.h"
 3575              		.file 8 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_gpio.h"
 3576              		.file 9 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_dma.h"
 3577              		.file 10 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_adc.h"
 3578              		.file 11 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_ll_fmc.h"
 3579              		.file 12 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_sram.h"
 3580              		.file 13 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_i2c.h"
 3581              		.file 14 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_qspi.h"
 3582              		.file 15 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_sai.h"
 3583              		.file 16 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_spi.h"
 3584              		.file 17 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_tim.h"
 3585              		.file 18 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_uart.h"
 3586              		.file 19 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_cortex.h"
 3587              		.file 20 "Core/Inc/main.h"
 3588              		.file 21 "<built-in>"
ARM GAS  C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s 			page 109


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f7xx_hal_msp.c
C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s:21     .text.HAL_FMC_MspInit:00000000 $t
C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s:26     .text.HAL_FMC_MspInit:00000000 HAL_FMC_MspInit
C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s:200    .text.HAL_FMC_MspInit:000000a8 $d
C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s:3565   .bss.FMC_Initialized:00000000 FMC_Initialized
C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s:211    .text.HAL_FMC_MspDeInit:00000000 $t
C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s:216    .text.HAL_FMC_MspDeInit:00000000 HAL_FMC_MspDeInit
C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s:276    .text.HAL_FMC_MspDeInit:0000004c $d
C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s:3559   .bss.FMC_DeInitialized:00000000 FMC_DeInitialized
C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s:287    .text.HAL_MspInit:00000000 $t
C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s:293    .text.HAL_MspInit:00000000 HAL_MspInit
C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s:343    .text.HAL_MspInit:0000002c $d
C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s:348    .text.HAL_ADC_MspInit:00000000 $t
C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s:354    .text.HAL_ADC_MspInit:00000000 HAL_ADC_MspInit
C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s:652    .text.HAL_ADC_MspInit:0000014c $d
C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s:663    .text.HAL_ADC_MspDeInit:00000000 $t
C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s:669    .text.HAL_ADC_MspDeInit:00000000 HAL_ADC_MspDeInit
C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s:762    .text.HAL_ADC_MspDeInit:0000006c $d
C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s:773    .text.HAL_I2C_MspInit:00000000 $t
C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s:779    .text.HAL_I2C_MspInit:00000000 HAL_I2C_MspInit
C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s:1123   .text.HAL_I2C_MspInit:00000174 $d
C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s:1134   .text.HAL_I2C_MspDeInit:00000000 $t
C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s:1140   .text.HAL_I2C_MspDeInit:00000000 HAL_I2C_MspDeInit
C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s:1240   .text.HAL_I2C_MspDeInit:00000080 $d
C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s:1250   .text.HAL_QSPI_MspInit:00000000 $t
C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s:1256   .text.HAL_QSPI_MspInit:00000000 HAL_QSPI_MspInit
C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s:1496   .text.HAL_QSPI_MspInit:000000f8 $d
C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s:1506   .text.HAL_QSPI_MspDeInit:00000000 $t
C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s:1512   .text.HAL_QSPI_MspDeInit:00000000 HAL_QSPI_MspDeInit
C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s:1570   .text.HAL_QSPI_MspDeInit:0000003c $d
C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s:1580   .text.HAL_SPI_MspInit:00000000 $t
C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s:1586   .text.HAL_SPI_MspInit:00000000 HAL_SPI_MspInit
C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s:1828   .text.HAL_SPI_MspInit:000000f0 $d
C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s:1839   .text.HAL_SPI_MspDeInit:00000000 $t
C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s:1845   .text.HAL_SPI_MspDeInit:00000000 HAL_SPI_MspDeInit
C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s:1918   .text.HAL_SPI_MspDeInit:00000050 $d
C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s:1928   .text.HAL_TIM_PWM_MspInit:00000000 $t
C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s:1934   .text.HAL_TIM_PWM_MspInit:00000000 HAL_TIM_PWM_MspInit
C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s:2051   .text.HAL_TIM_PWM_MspInit:00000078 $d
C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s:2059   .text.HAL_TIM_Base_MspInit:00000000 $t
C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s:2065   .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s:2174   .text.HAL_TIM_Base_MspInit:0000006c $d
C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s:2180   .text.HAL_TIM_MspPostInit:00000000 $t
C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s:2186   .text.HAL_TIM_MspPostInit:00000000 HAL_TIM_MspPostInit
C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s:2404   .text.HAL_TIM_MspPostInit:000000dc $d
C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s:2416   .text.HAL_TIM_PWM_MspDeInit:00000000 $t
C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s:2422   .text.HAL_TIM_PWM_MspDeInit:00000000 HAL_TIM_PWM_MspDeInit
C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s:2486   .text.HAL_TIM_PWM_MspDeInit:00000054 $d
C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s:2494   .text.HAL_TIM_Base_MspDeInit:00000000 $t
C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s:2500   .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s:2547   .text.HAL_TIM_Base_MspDeInit:00000028 $d
C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s:2554   .text.HAL_UART_MspInit:00000000 $t
C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s:2560   .text.HAL_UART_MspInit:00000000 HAL_UART_MspInit
C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s:3058   .text.HAL_UART_MspInit:00000224 $d
C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s:3072   .text.HAL_UART_MspDeInit:00000000 $t
C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s:3078   .text.HAL_UART_MspDeInit:00000000 HAL_UART_MspDeInit
ARM GAS  C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s 			page 110


C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s:3206   .text.HAL_UART_MspDeInit:000000a0 $d
C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s:3219   .text.HAL_SRAM_MspInit:00000000 $t
C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s:3225   .text.HAL_SRAM_MspInit:00000000 HAL_SRAM_MspInit
C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s:3247   .text.HAL_SRAM_MspDeInit:00000000 $t
C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s:3253   .text.HAL_SRAM_MspDeInit:00000000 HAL_SRAM_MspDeInit
C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s:3275   .text.HAL_SAI_MspInit:00000000 $t
C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s:3281   .text.HAL_SAI_MspInit:00000000 HAL_SAI_MspInit
C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s:3440   .text.HAL_SAI_MspInit:00000094 $d
C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s:3553   .bss.SAI2_client:00000000 SAI2_client
C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s:3450   .text.HAL_SAI_MspDeInit:00000000 $t
C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s:3456   .text.HAL_SAI_MspDeInit:00000000 HAL_SAI_MspDeInit
C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s:3540   .text.HAL_SAI_MspDeInit:00000054 $d
C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s:3550   .bss.SAI2_client:00000000 $d
C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s:3556   .bss.FMC_DeInitialized:00000000 $d
C:\Users\benny\AppData\Local\Temp\cc2Xsv3U.s:3562   .bss.FMC_Initialized:00000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_GPIO_DeInit
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
memset
HAL_RCCEx_PeriphCLKConfig
Error_Handler
HAL_NVIC_DisableIRQ
