# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../project_1.srcs/sources_1/new/ALU.v" \
"../../../../project_1.srcs/sources_1/new/ALUControl.v" \
"../../../../project_1.srcs/sources_1/new/BranchCtrl.v" \
"../../../../project_1.srcs/sources_1/new/CPU.v" \
"../../../../project_1.srcs/sources_1/new/Control.v" \
"../../../../project_1.srcs/sources_1/new/DataMemory.v" \
"../../../../project_1.srcs/sources_1/new/EX_forward.v" \
"../../../../project_1.srcs/sources_1/new/IDforward.v" \
"../../../../project_1.srcs/sources_1/new/InstrucitonMemory.v" \
"../../../../project_1.srcs/sources_1/new/RegisterFile.v" \
"../../../../project_1.srcs/sources_1/new/loadanduse.v" \
"../../../../project_1.srcs/sim_1/new/cpu_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
