xrun: 22.09-s004: (c) Copyright 1995-2022 Cadence Design Systems, Inc.
TOOL:	xrun	22.09-s004: Started on Mar 06, 2025 at 09:25:08 +07
xrun
	-access +rwc
	-define CIPHER
	-uvm
	-sv
	+incdir+../env
	+incdir+../AES_CORE
	-sv_lib /home/DN04/Phuoc/AES-IP/Test/../AES128-C-master/_sv_export.so
	aes_tb.sv
	-input run_wave.tcl
Loading snapshot worklib.aes_tb:sv .................... Done
SVSEED default: 1
xmsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
xcelium> source /mnt/CADENCE/xcelium_2209/tools/xcelium/files/xmsimrc
xcelium> source /mnt/CADENCE/xcelium_2209/tools/methodology/UVM/CDNS-1.1d/additions/sv/files/tcl/uvm_sim.tcl
xcelium> database -open waves -into waves.shm -default
Created default SHM database waves
xcelium> probe -create aes_tb -shm -all -depth all
Created probe 1
xcelium> 
xcelium> run
----------------------------------------------------------------
CDNS-UVM-1.1d (22.09-s004)
(C) 2007-2013 Mentor Graphics Corporation
(C) 2007-2013 Cadence Design Systems, Inc.
(C) 2006-2013 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.
  See http://www.eda.org/svdb/view.php?id=3313 for more details.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
  See http://www.eda.org/svdb/view.php?id=3770 for more details.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

UVM_INFO @ 0: reporter [RNTST] Running test aes_test_basic_cipher...
UVM_INFO test.sv(27) @ 0: uvm_test_top [aes_test_basic_cipher] Printing the test topology :
--------------------------------------------------------------------------
Name                             Type                          Size  Value
--------------------------------------------------------------------------
uvm_test_top                     aes_test_basic_cipher         -     @2630
  aes_env0                       aes_env                       -     @2690
    driver                       aes_driver                    -     @2741
      rsp_port                   uvm_analysis_port             -     @2841
      seq_item_port              uvm_seq_item_pull_port        -     @2790
    monitor                      aes_monitor                   -     @2872
      analysis_port              uvm_analysis_port             -     @2922
      rst_port                   uvm_analysis_port             -     @2971
    scoreboard                   aes_scoreboard                -     @3002
      rst_port                   uvm_analysis_imp_rst          -     @3747
      transaction_analysis_port  uvm_analysis_imp_frm_Monitor  -     @3698
    sequencer                    uvm_sequencer                 -     @3033
      rsp_export                 uvm_analysis_export           -     @3092
      seq_item_export            uvm_seq_item_pull_imp         -     @3640
      arbitration_queue          array                         0     -    
      lock_queue                 array                         0     -    
      num_last_reqs              integral                      32    'd1  
      num_last_rsps              integral                      32    'd1  
--------------------------------------------------------------------------

UVM_INFO test.sv(41) @ 0: uvm_test_top [aes_test_basic_cipher] Starting test
UVM_INFO ../env/aes_sequence.sv(16) @ 0: uvm_test_top.aes_env0.sequencer@@aes_seq [aes_sequence] Starting aes_sequence
UVM_INFO ../env/aes_monitor.sv(36) @ 0: uvm_test_top.aes_env0.monitor [aes_monitor] Reset signal is asserted
UVM_INFO ../env/aes_monitor.sv(36) @ 10: uvm_test_top.aes_env0.monitor [aes_monitor] Reset signal is asserted
UVM_INFO ../env/aes_monitor.sv(36) @ 20: uvm_test_top.aes_env0.monitor [aes_monitor] Reset signal is asserted
UVM_INFO ../env/aes_monitor.sv(36) @ 30: uvm_test_top.aes_env0.monitor [aes_monitor] Reset signal is asserted
UVM_INFO ../env/aes_monitor.sv(36) @ 40: uvm_test_top.aes_env0.monitor [aes_monitor] Reset signal is asserted
UVM_INFO ../env/aes_monitor.sv(36) @ 50: uvm_test_top.aes_env0.monitor [aes_monitor] Reset signal is asserted
UVM_INFO ../env/aes_driver.sv(27) @ 51: uvm_test_top.aes_env0.driver [aes_driver] Received transaction: in[21b5b8ccceb0d577b29554efd573becf], key[9faaa5bb6d2497441d789102b8f1e14d]
UVM_INFO ../env/aes_monitor.sv(48) @ 60: uvm_test_top.aes_env0.monitor [aes_monitor] Collecting data
UVM_INFO ../env/aes_driver.sv(27) @ 150: uvm_test_top.aes_env0.driver [aes_driver] Received transaction: in[47484f0c6e55b352c8b6e2a38f0d83b1], key[6724f2498618ab19396d1843c89ace31]
UVM_INFO ../env/aes_monitor.sv(78) @ 170: uvm_test_top.aes_env0.monitor [aes_monitor] Finished signal is asserted
UVM_INFO ../env/aes_monitor.sv(57) @ 170: uvm_test_top.aes_env0.monitor [aes_monitor] Send transaction to scb: in[21b5b8ccceb0d577b29554efd573becf], key[9faaa5bb6d2497441d789102b8f1e14d], out[ba1048bb8f0f7b01f2ae598a6fcc7994]
UVM_INFO ../env/aes_scoreboard.sv(50) @ 170: uvm_test_top.aes_env0.scoreboard [aes_scoreboard] Received transaction: in[21b5b8ccceb0d577b29554efd573becf], key[9faaa5bb6d2497441d789102b8f1e14d], out[ba1048bb8f0f7b01f2ae598a6fcc7994] 
UVM_INFO ../env/aes_scoreboard.sv(57) @ 170: uvm_test_top.aes_env0.scoreboard [aes_scoreboard] Encrypting
UVM_INFO ../env/aes_scoreboard.sv(67) @ 170: uvm_test_top.aes_env0.scoreboard [aes_scoreboard] AES Encryption match
UVM_INFO ../env/aes_monitor.sv(48) @ 170: uvm_test_top.aes_env0.monitor [aes_monitor] Collecting data
UVM_INFO ../env/aes_driver.sv(27) @ 250: uvm_test_top.aes_env0.driver [aes_driver] Received transaction: in[296bc16da57a955d2215b96aa9ef1949], key[f3402d2aaae5b51b514525f1d09f97b4]
UVM_INFO ../env/aes_monitor.sv(78) @ 280: uvm_test_top.aes_env0.monitor [aes_monitor] Finished signal is asserted
UVM_INFO ../env/aes_monitor.sv(57) @ 280: uvm_test_top.aes_env0.monitor [aes_monitor] Send transaction to scb: in[47484f0c6e55b352c8b6e2a38f0d83b1], key[6724f2498618ab19396d1843c89ace31], out[1debdd6aaa2c30fd0e5f237468349634]
UVM_INFO ../env/aes_scoreboard.sv(50) @ 280: uvm_test_top.aes_env0.scoreboard [aes_scoreboard] Received transaction: in[47484f0c6e55b352c8b6e2a38f0d83b1], key[6724f2498618ab19396d1843c89ace31], out[1debdd6aaa2c30fd0e5f237468349634] 
UVM_INFO ../env/aes_scoreboard.sv(57) @ 280: uvm_test_top.aes_env0.scoreboard [aes_scoreboard] Encrypting
UVM_INFO ../env/aes_scoreboard.sv(67) @ 280: uvm_test_top.aes_env0.scoreboard [aes_scoreboard] AES Encryption match
UVM_INFO ../env/aes_monitor.sv(48) @ 280: uvm_test_top.aes_env0.monitor [aes_monitor] Collecting data
UVM_INFO ../env/aes_driver.sv(27) @ 350: uvm_test_top.aes_env0.driver [aes_driver] Received transaction: in[caf67d840a30350d19ca65ec26187f96], key[2a76a655d99f3820a538b833434044e0]
UVM_INFO ../env/aes_monitor.sv(78) @ 390: uvm_test_top.aes_env0.monitor [aes_monitor] Finished signal is asserted
UVM_INFO ../env/aes_monitor.sv(57) @ 390: uvm_test_top.aes_env0.monitor [aes_monitor] Send transaction to scb: in[296bc16da57a955d2215b96aa9ef1949], key[f3402d2aaae5b51b514525f1d09f97b4], out[d3b143d94edcee9287b1bc805d1e8aa8]
UVM_INFO ../env/aes_scoreboard.sv(50) @ 390: uvm_test_top.aes_env0.scoreboard [aes_scoreboard] Received transaction: in[296bc16da57a955d2215b96aa9ef1949], key[f3402d2aaae5b51b514525f1d09f97b4], out[d3b143d94edcee9287b1bc805d1e8aa8] 
UVM_INFO ../env/aes_scoreboard.sv(57) @ 390: uvm_test_top.aes_env0.scoreboard [aes_scoreboard] Encrypting
UVM_INFO ../env/aes_scoreboard.sv(67) @ 390: uvm_test_top.aes_env0.scoreboard [aes_scoreboard] AES Encryption match
UVM_INFO ../env/aes_monitor.sv(48) @ 390: uvm_test_top.aes_env0.monitor [aes_monitor] Collecting data
UVM_INFO ../env/aes_driver.sv(27) @ 450: uvm_test_top.aes_env0.driver [aes_driver] Received transaction: in[1e0dac469e06404cfc6a67550389b698], key[acbfec0f23a4aea28ba2a707b2ef93c7]
UVM_INFO ../env/aes_monitor.sv(78) @ 500: uvm_test_top.aes_env0.monitor [aes_monitor] Finished signal is asserted
UVM_INFO ../env/aes_monitor.sv(57) @ 500: uvm_test_top.aes_env0.monitor [aes_monitor] Send transaction to scb: in[caf67d840a30350d19ca65ec26187f96], key[2a76a655d99f3820a538b833434044e0], out[95dba688c71a6959300bf1c0ab93a437]
UVM_INFO ../env/aes_scoreboard.sv(50) @ 500: uvm_test_top.aes_env0.scoreboard [aes_scoreboard] Received transaction: in[caf67d840a30350d19ca65ec26187f96], key[2a76a655d99f3820a538b833434044e0], out[95dba688c71a6959300bf1c0ab93a437] 
UVM_INFO ../env/aes_scoreboard.sv(57) @ 500: uvm_test_top.aes_env0.scoreboard [aes_scoreboard] Encrypting
UVM_INFO ../env/aes_scoreboard.sv(67) @ 500: uvm_test_top.aes_env0.scoreboard [aes_scoreboard] AES Encryption match
UVM_INFO ../env/aes_monitor.sv(48) @ 500: uvm_test_top.aes_env0.monitor [aes_monitor] Collecting data
UVM_INFO /mnt/CADENCE/xcelium_2209/tools/methodology/UVM/CDNS-1.1d/sv/src/base/uvm_objection.svh(1268) @ 550: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
UVM_INFO ../env/aes_scoreboard.sv(78) @ 550: uvm_test_top.aes_env0.scoreboard [aes_scoreboard] ***** ERROR_NUM = 0 *****
UVM_INFO ../env/aes_scoreboard.sv(84) @ 550: uvm_test_top.aes_env0.scoreboard [aes_scoreboard] Test passed

--- UVM Report catcher Summary ---


Number of demoted UVM_FATAL reports  :    0
Number of demoted UVM_ERROR reports  :    0
Number of demoted UVM_WARNING reports:    0
Number of caught UVM_FATAL reports   :    0
Number of caught UVM_ERROR reports   :    0
Number of caught UVM_WARNING reports :    0

--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :   43
UVM_WARNING :    0
UVM_ERROR :    0
UVM_FATAL :    0
** Report counts by id
[RNTST]     1
[TEST_DONE]     1
[aes_driver]     5
[aes_monitor]    19
[aes_scoreboard]    14
[aes_sequence]     1
[aes_test_basic_cipher]     2
Simulation complete via $finish(1) at time 550 NS + 60
/mnt/CADENCE/xcelium_2209/tools/methodology/UVM/CDNS-1.1d/sv/src/base/uvm_root.svh:457     $finish;
xcelium> database -close waves
xcelium> exit
TOOL:	xrun	22.09-s004: Exiting on Mar 06, 2025 at 09:25:10 +07  (total: 00:00:02)
