// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.4
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _fir2dim_hwa_HH_
#define _fir2dim_hwa_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "fir2dim_hwa_mul_3bkb.h"

namespace ap_rtl {

struct fir2dim_hwa : public sc_module {
    // Port declarations 20
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<32> > fir2dim_input_Addr_A;
    sc_out< sc_logic > fir2dim_input_EN_A;
    sc_out< sc_lv<4> > fir2dim_input_WEN_A;
    sc_out< sc_lv<32> > fir2dim_input_Din_A;
    sc_in< sc_lv<32> > fir2dim_input_Dout_A;
    sc_out< sc_logic > fir2dim_input_Clk_A;
    sc_out< sc_logic > fir2dim_input_Rst_A;
    sc_out< sc_lv<32> > fir2dim_output_Addr_A;
    sc_out< sc_logic > fir2dim_output_EN_A;
    sc_out< sc_lv<4> > fir2dim_output_WEN_A;
    sc_out< sc_lv<32> > fir2dim_output_Din_A;
    sc_in< sc_lv<32> > fir2dim_output_Dout_A;
    sc_out< sc_logic > fir2dim_output_Clk_A;
    sc_out< sc_logic > fir2dim_output_Rst_A;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    fir2dim_hwa(sc_module_name name);
    SC_HAS_PROCESS(fir2dim_hwa);

    ~fir2dim_hwa();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    fir2dim_hwa_mul_3bkb<1,6,32,32,32>* fir2dim_hwa_mul_3bkb_U1;
    fir2dim_hwa_mul_3bkb<1,6,32,32,32>* fir2dim_hwa_mul_3bkb_U2;
    sc_signal< sc_lv<29> > ap_CS_fsm;
    sc_signal< sc_lv<1> > ap_CS_fsm_state1;
    sc_signal< sc_lv<3> > k_reg_370;
    sc_signal< sc_lv<5> > poutput_0_idx_reg_382;
    sc_signal< sc_lv<5> > ap_pipeline_reg_pp0_iter1_poutput_0_idx_reg_382;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage16;
    sc_signal< sc_lv<32> > grp_fu_394_p2;
    sc_signal< sc_lv<7> > reg_420;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<1> > exitcond1_fu_966_p2;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage1;
    sc_signal< sc_lv<1> > exitcond1_reg_1200;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage6;
    sc_signal< sc_lv<32> > grp_fu_395_p2;
    sc_signal< sc_lv<6> > reg_424;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage5;
    sc_signal< sc_lv<6> > reg_435;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage7;
    sc_signal< sc_lv<32> > reg_445;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage2;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage11;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage18;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter1_exitcond1_reg_1200;
    sc_signal< sc_lv<32> > reg_449;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage13;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage21;
    sc_signal< sc_lv<32> > reg_459;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage3;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage15;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage17;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage23;
    sc_signal< sc_lv<6> > sum8_0_2_reg_463;
    sc_signal< sc_lv<6> > sum_1_2_reg_473;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage4;
    sc_signal< sc_lv<6> > sum4_1_2_reg_477;
    sc_signal< sc_lv<7> > sum8_1_2_reg_488;
    sc_signal< sc_lv<6> > sum4_2_2_reg_497;
    sc_signal< sc_lv<6> > sum_3_2_reg_508;
    sc_signal< sc_lv<7> > sum8_3_2_reg_513;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage8;
    sc_signal< sc_lv<32> > tmp9_reg_519;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter1_tmp9_reg_519;
    sc_signal< sc_lv<3> > k_1_reg_536;
    sc_signal< sc_lv<5> > tmp_2_reg_541;
    sc_signal< sc_lv<32> > tmp1_reg_552;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter1_tmp1_reg_552;
    sc_signal< sc_lv<32> > tmp5_reg_556;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage19;
    sc_signal< sc_lv<32> > reg_560;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage25;
    sc_signal< sc_lv<32> > reg_567;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage26;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage20;
    sc_signal< sc_lv<32> > tmp16_reg_571;
    sc_signal< sc_lv<32> > tmp12_reg_575;
    sc_signal< sc_lv<32> > reg_579;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage9;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage22;
    sc_signal< sc_lv<32> > reg_584;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage10;
    sc_signal< sc_lv<32> > tmp19_reg_588;
    sc_signal< sc_lv<32> > reg_592;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage12;
    sc_signal< sc_lv<32> > tmp20_reg_600;
    sc_signal< sc_lv<32> > tmp26_reg_606;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage14;
    sc_signal< sc_lv<32> > reg_610;
    sc_signal< sc_lv<32> > reg_897;
    sc_signal< sc_lv<32> > reg_902;
    sc_signal< sc_lv<32> > reg_908;
    sc_signal< sc_lv<32> > grp_fu_768_p2;
    sc_signal< sc_lv<32> > reg_916;
    sc_signal< sc_lv<32> > reg_922;
    sc_signal< sc_lv<32> > grp_fu_769_p2;
    sc_signal< sc_lv<32> > reg_929;
    sc_signal< sc_lv<32> > reg_935;
    sc_signal< sc_lv<32> > reg_941;
    sc_signal< sc_lv<32> > reg_948;
    sc_signal< sc_lv<32> > reg_954;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage24;
    sc_signal< sc_lv<32> > reg_960;
    sc_signal< sc_lv<6> > tmp_fu_998_p2;
    sc_signal< sc_lv<6> > tmp_reg_1204;
    sc_signal< sc_lv<32> > fir2dim_input_load_reg_1216;
    sc_signal< sc_lv<32> > fir2dim_input_load_2_reg_1227;
    sc_signal< sc_lv<32> > fir2dim_input_load_4_reg_1238;
    sc_signal< sc_lv<32> > fir2dim_input_load_6_reg_1248;
    sc_signal< sc_lv<32> > fir2dim_input_load_8_reg_1259;
    sc_signal< sc_lv<32> > fir2dim_input_load_10_reg_1270;
    sc_signal< sc_lv<32> > fir2dim_input_load_14_reg_1286;
    sc_signal< sc_lv<32> > fir2dim_input_load_16_reg_1297;
    sc_signal< sc_lv<32> > tmp_8_1_1_reg_1308;
    sc_signal< sc_lv<32> > tmp_8_2_reg_1318;
    sc_signal< sc_lv<32> > fir2dim_input_load_19_reg_1323;
    sc_signal< sc_lv<32> > fir2dim_input_load_20_reg_1334;
    sc_signal< sc_lv<32> > tmp_1_2_reg_1345;
    sc_signal< sc_lv<32> > fir2dim_input_load_22_reg_1355;
    sc_signal< sc_lv<32> > tmp_1_1_reg_1365;
    sc_signal< sc_lv<32> > fir2dim_input_load_23_reg_1370;
    sc_signal< sc_lv<32> > fir2dim_input_load_24_reg_1381;
    sc_signal< sc_lv<32> > fir2dim_input_load_25_reg_1391;
    sc_signal< sc_lv<32> > tmp_8_2_2_reg_1401;
    sc_signal< sc_lv<32> > tmp_6_3_reg_1406;
    sc_signal< sc_lv<32> > tmp_2_2_reg_1411;
    sc_signal< sc_lv<32> > tmp_6_3_1_reg_1416;
    sc_signal< sc_lv<32> > tmp_6_3_2_reg_1421;
    sc_signal< sc_lv<32> > tmp_8_3_reg_1426;
    sc_signal< sc_lv<32> > tmp_8_3_1_reg_1431;
    sc_signal< sc_lv<32> > tmp_8_3_2_reg_1436;
    sc_signal< sc_lv<32> > tmp_3_5_reg_1441;
    sc_signal< sc_lv<32> > tmp_3_1_reg_1446;
    sc_signal< sc_lv<32> > tmp_3_2_reg_1451;
    sc_signal< sc_lv<4> > tmp_5_fu_1116_p1;
    sc_signal< sc_lv<4> > tmp_5_reg_1456;
    sc_signal< sc_lv<3> > k_phi_fu_374_p4;
    sc_signal< sc_lv<5> > poutput_0_idx_phi_fu_386_p4;
    sc_signal< sc_lv<64> > tmp_4_fu_1006_p1;
    sc_signal< sc_lv<64> > sum_0_1_cast_fu_1011_p1;
    sc_signal< sc_lv<64> > sum_0_2_cast_fu_1016_p1;
    sc_signal< sc_lv<64> > sum4_cast_fu_1031_p1;
    sc_signal< sc_lv<64> > sum4_0_1_cast_fu_1046_p1;
    sc_signal< sc_lv<64> > sum4_0_2_cast_fu_1051_p1;
    sc_signal< sc_lv<64> > sum8_cast_fu_1056_p1;
    sc_signal< sc_lv<64> > sum8_0_1_cast_fu_1061_p1;
    sc_signal< sc_lv<64> > sum8_0_2_cast_fu_1066_p1;
    sc_signal< sc_lv<64> > sum_1_2_cast_fu_1071_p1;
    sc_signal< sc_lv<64> > sum4_1_2_cast_fu_1076_p1;
    sc_signal< sc_lv<64> > sum8_1_2_cast_fu_1081_p1;
    sc_signal< sc_lv<64> > sum_2_2_cast_fu_1086_p1;
    sc_signal< sc_lv<64> > sum4_2_2_cast_fu_1091_p1;
    sc_signal< sc_lv<64> > sum8_2_2_cast_fu_1096_p1;
    sc_signal< sc_lv<64> > sum_3_2_cast_fu_1101_p1;
    sc_signal< sc_lv<64> > sum4_3_2_cast_fu_1106_p1;
    sc_signal< sc_lv<64> > sum8_3_2_cast_fu_1111_p1;
    sc_signal< sc_lv<64> > poutput_0_idx_cast_fu_1120_p1;
    sc_signal< sc_lv<64> > poutput_0_idx1_cast_fu_1130_p1;
    sc_signal< sc_lv<64> > poutput_0_idx1_1_cas_fu_1140_p1;
    sc_signal< sc_lv<64> > poutput_0_idx1_2_cas_fu_1150_p1;
    sc_signal< sc_lv<32> > fir2dim_input_Addr_A_orig;
    sc_signal< sc_lv<32> > fir2dim_output_Addr_A_orig;
    sc_signal< sc_lv<32> > grp_fu_394_p0;
    sc_signal< sc_lv<32> > grp_fu_394_p1;
    sc_signal< sc_lv<7> > tmp_4_1_cast_fu_1021_p1;
    sc_signal< sc_lv<7> > tmp_4_2_cast_fu_1026_p1;
    sc_signal< sc_lv<7> > tmp_4_3_cast_fu_1036_p1;
    sc_signal< sc_lv<32> > grp_fu_395_p0;
    sc_signal< sc_lv<32> > grp_fu_395_p1;
    sc_signal< sc_lv<32> > grp_fu_768_p0;
    sc_signal< sc_lv<32> > grp_fu_768_p1;
    sc_signal< sc_lv<32> > grp_fu_769_p0;
    sc_signal< sc_lv<32> > grp_fu_769_p1;
    sc_signal< sc_lv<2> > tmp_7_fu_972_p1;
    sc_signal< sc_lv<5> > p_shl_fu_976_p3;
    sc_signal< sc_lv<3> > tmp_9_fu_988_p2;
    sc_signal< sc_lv<6> > p_shl_cast_fu_984_p1;
    sc_signal< sc_lv<6> > p_shl1_cast_fu_994_p1;
    sc_signal< sc_lv<6> > tmp_4_fu_1006_p0;
    sc_signal< sc_lv<6> > sum_0_2_cast_fu_1016_p0;
    sc_signal< sc_lv<6> > tmp_4_2_cast_fu_1026_p0;
    sc_signal< sc_lv<6> > sum4_0_1_fu_1041_p2;
    sc_signal< sc_lv<6> > sum4_0_2_cast_fu_1051_p0;
    sc_signal< sc_lv<6> > sum8_cast_fu_1056_p0;
    sc_signal< sc_lv<6> > sum8_0_1_cast_fu_1061_p0;
    sc_signal< sc_lv<4> > poutput_0_idx1_s_fu_1125_p2;
    sc_signal< sc_lv<4> > poutput_0_idx1_1_fu_1135_p2;
    sc_signal< sc_lv<4> > poutput_0_idx1_2_fu_1145_p2;
    sc_signal< sc_lv<1> > ap_CS_fsm_state54;
    sc_signal< sc_lv<29> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<29> ap_ST_fsm_state1;
    static const sc_lv<29> ap_ST_fsm_pp0_stage0;
    static const sc_lv<29> ap_ST_fsm_pp0_stage1;
    static const sc_lv<29> ap_ST_fsm_pp0_stage2;
    static const sc_lv<29> ap_ST_fsm_pp0_stage3;
    static const sc_lv<29> ap_ST_fsm_pp0_stage4;
    static const sc_lv<29> ap_ST_fsm_pp0_stage5;
    static const sc_lv<29> ap_ST_fsm_pp0_stage6;
    static const sc_lv<29> ap_ST_fsm_pp0_stage7;
    static const sc_lv<29> ap_ST_fsm_pp0_stage8;
    static const sc_lv<29> ap_ST_fsm_pp0_stage9;
    static const sc_lv<29> ap_ST_fsm_pp0_stage10;
    static const sc_lv<29> ap_ST_fsm_pp0_stage11;
    static const sc_lv<29> ap_ST_fsm_pp0_stage12;
    static const sc_lv<29> ap_ST_fsm_pp0_stage13;
    static const sc_lv<29> ap_ST_fsm_pp0_stage14;
    static const sc_lv<29> ap_ST_fsm_pp0_stage15;
    static const sc_lv<29> ap_ST_fsm_pp0_stage16;
    static const sc_lv<29> ap_ST_fsm_pp0_stage17;
    static const sc_lv<29> ap_ST_fsm_pp0_stage18;
    static const sc_lv<29> ap_ST_fsm_pp0_stage19;
    static const sc_lv<29> ap_ST_fsm_pp0_stage20;
    static const sc_lv<29> ap_ST_fsm_pp0_stage21;
    static const sc_lv<29> ap_ST_fsm_pp0_stage22;
    static const sc_lv<29> ap_ST_fsm_pp0_stage23;
    static const sc_lv<29> ap_ST_fsm_pp0_stage24;
    static const sc_lv<29> ap_ST_fsm_pp0_stage25;
    static const sc_lv<29> ap_ST_fsm_pp0_stage26;
    static const sc_lv<29> ap_ST_fsm_state54;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_16;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<32> ap_const_lv32_1A;
    static const sc_lv<32> ap_const_lv32_1B;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_19;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<64> ap_const_lv64_1;
    static const sc_lv<64> ap_const_lv64_2;
    static const sc_lv<64> ap_const_lv64_3;
    static const sc_lv<64> ap_const_lv64_4;
    static const sc_lv<64> ap_const_lv64_5;
    static const sc_lv<64> ap_const_lv64_6;
    static const sc_lv<64> ap_const_lv64_7;
    static const sc_lv<64> ap_const_lv64_8;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<4> ap_const_lv4_F;
    static const sc_lv<6> ap_const_lv6_19;
    static const sc_lv<6> ap_const_lv6_1B;
    static const sc_lv<6> ap_const_lv6_21;
    static const sc_lv<6> ap_const_lv6_26;
    static const sc_lv<6> ap_const_lv6_1C;
    static const sc_lv<7> ap_const_lv7_E;
    static const sc_lv<6> ap_const_lv6_1E;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<6> ap_const_lv6_1A;
    static const sc_lv<6> ap_const_lv6_1F;
    static const sc_lv<6> ap_const_lv6_25;
    static const sc_lv<6> ap_const_lv6_27;
    static const sc_lv<6> ap_const_lv6_22;
    static const sc_lv<6> ap_const_lv6_1D;
    static const sc_lv<6> ap_const_lv6_23;
    static const sc_lv<6> ap_const_lv6_24;
    static const sc_lv<5> ap_const_lv5_4;
    static const sc_lv<3> ap_const_lv3_4;
    static const sc_lv<6> ap_const_lv6_20;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<4> ap_const_lv4_2;
    static const sc_lv<4> ap_const_lv4_3;
    static const sc_lv<32> ap_const_lv32_1C;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage10();
    void thread_ap_CS_fsm_pp0_stage11();
    void thread_ap_CS_fsm_pp0_stage12();
    void thread_ap_CS_fsm_pp0_stage13();
    void thread_ap_CS_fsm_pp0_stage14();
    void thread_ap_CS_fsm_pp0_stage15();
    void thread_ap_CS_fsm_pp0_stage16();
    void thread_ap_CS_fsm_pp0_stage17();
    void thread_ap_CS_fsm_pp0_stage18();
    void thread_ap_CS_fsm_pp0_stage19();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage20();
    void thread_ap_CS_fsm_pp0_stage21();
    void thread_ap_CS_fsm_pp0_stage22();
    void thread_ap_CS_fsm_pp0_stage23();
    void thread_ap_CS_fsm_pp0_stage24();
    void thread_ap_CS_fsm_pp0_stage25();
    void thread_ap_CS_fsm_pp0_stage26();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_CS_fsm_pp0_stage4();
    void thread_ap_CS_fsm_pp0_stage5();
    void thread_ap_CS_fsm_pp0_stage6();
    void thread_ap_CS_fsm_pp0_stage7();
    void thread_ap_CS_fsm_pp0_stage8();
    void thread_ap_CS_fsm_pp0_stage9();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state54();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_exitcond1_fu_966_p2();
    void thread_fir2dim_input_Addr_A();
    void thread_fir2dim_input_Addr_A_orig();
    void thread_fir2dim_input_Clk_A();
    void thread_fir2dim_input_Din_A();
    void thread_fir2dim_input_EN_A();
    void thread_fir2dim_input_Rst_A();
    void thread_fir2dim_input_WEN_A();
    void thread_fir2dim_output_Addr_A();
    void thread_fir2dim_output_Addr_A_orig();
    void thread_fir2dim_output_Clk_A();
    void thread_fir2dim_output_Din_A();
    void thread_fir2dim_output_EN_A();
    void thread_fir2dim_output_Rst_A();
    void thread_fir2dim_output_WEN_A();
    void thread_grp_fu_394_p0();
    void thread_grp_fu_394_p1();
    void thread_grp_fu_394_p2();
    void thread_grp_fu_395_p0();
    void thread_grp_fu_395_p1();
    void thread_grp_fu_395_p2();
    void thread_grp_fu_768_p0();
    void thread_grp_fu_768_p1();
    void thread_grp_fu_769_p0();
    void thread_grp_fu_769_p1();
    void thread_k_phi_fu_374_p4();
    void thread_p_shl1_cast_fu_994_p1();
    void thread_p_shl_cast_fu_984_p1();
    void thread_p_shl_fu_976_p3();
    void thread_poutput_0_idx1_1_cas_fu_1140_p1();
    void thread_poutput_0_idx1_1_fu_1135_p2();
    void thread_poutput_0_idx1_2_cas_fu_1150_p1();
    void thread_poutput_0_idx1_2_fu_1145_p2();
    void thread_poutput_0_idx1_cast_fu_1130_p1();
    void thread_poutput_0_idx1_s_fu_1125_p2();
    void thread_poutput_0_idx_cast_fu_1120_p1();
    void thread_poutput_0_idx_phi_fu_386_p4();
    void thread_sum4_0_1_cast_fu_1046_p1();
    void thread_sum4_0_1_fu_1041_p2();
    void thread_sum4_0_2_cast_fu_1051_p0();
    void thread_sum4_0_2_cast_fu_1051_p1();
    void thread_sum4_1_2_cast_fu_1076_p1();
    void thread_sum4_2_2_cast_fu_1091_p1();
    void thread_sum4_3_2_cast_fu_1106_p1();
    void thread_sum4_cast_fu_1031_p1();
    void thread_sum8_0_1_cast_fu_1061_p0();
    void thread_sum8_0_1_cast_fu_1061_p1();
    void thread_sum8_0_2_cast_fu_1066_p1();
    void thread_sum8_1_2_cast_fu_1081_p1();
    void thread_sum8_2_2_cast_fu_1096_p1();
    void thread_sum8_3_2_cast_fu_1111_p1();
    void thread_sum8_cast_fu_1056_p0();
    void thread_sum8_cast_fu_1056_p1();
    void thread_sum_0_1_cast_fu_1011_p1();
    void thread_sum_0_2_cast_fu_1016_p0();
    void thread_sum_0_2_cast_fu_1016_p1();
    void thread_sum_1_2_cast_fu_1071_p1();
    void thread_sum_2_2_cast_fu_1086_p1();
    void thread_sum_3_2_cast_fu_1101_p1();
    void thread_tmp_4_1_cast_fu_1021_p1();
    void thread_tmp_4_2_cast_fu_1026_p0();
    void thread_tmp_4_2_cast_fu_1026_p1();
    void thread_tmp_4_3_cast_fu_1036_p1();
    void thread_tmp_4_fu_1006_p0();
    void thread_tmp_4_fu_1006_p1();
    void thread_tmp_5_fu_1116_p1();
    void thread_tmp_7_fu_972_p1();
    void thread_tmp_9_fu_988_p2();
    void thread_tmp_fu_998_p2();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
