# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../tdc_1.0/src/data_recorder.v" \
"../../../../tdc_1.0/src/trig_arbiter.v" \
"../../../../edit_tdc_v1_0.srcs/sim_1/new/data_trig_test.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
