

================================================================
== Vivado HLS Report for 'calcLayerDetAndTrace'
================================================================
* Date:           Thu Aug 27 17:05:59 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        HLS_SURF_Simplified
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.221|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+-----------+---------+-----------+---------+
    |       Latency       |       Interval      | Pipeline|
    |   min   |    max    |   min   |    max    |   Type  |
    +---------+-----------+---------+-----------+---------+
    |  5296614|  145384305|  5296614|  145384305|   none  |
    +---------+-----------+---------+-----------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------+---------------------+-----+-----+-----+-----+---------+
        |                                |                     |  Latency  |  Interval | Pipeline|
        |            Instance            |        Module       | min | max | min | max |   Type  |
        +--------------------------------+---------------------+-----+-----+-----+-----+---------+
        |grp_calcHaarPattern_x_y_fu_466  |calcHaarPattern_x_y  |   28|   28|   28|   28|   none  |
        +--------------------------------+---------------------+-----+-----+-----+-----+---------+

        * Loop: 
        +---------------------------------+---------+-----------+---------------+-----------+-----------+------+----------+
        |                                 |       Latency       |   Iteration   |  Initiation Interval  | Trip |          |
        |            Loop Name            |   min   |    max    |    Latency    |  achieved |   target  | Count| Pipelined|
        +---------------------------------+---------+-----------+---------------+-----------+-----------+------+----------+
        |- calcLayerDetAndTrace_row       |  5296613|  145384304| 8813 ~ 241904 |          -|          -|   601|    no    |
        | + calcLayerDetAndTrace_col      |     8811|     241902|    11 ~ 302   |          -|          -|   801|    no    |
        |  ++ calcLayerDetAndTrace_layer  |        9|        300|    3 ~ 100    |          -|          -|     3|    no    |
        |   +++ calcHaarPattern_kn        |       36|         36|              9|          -|          -|     4|    no    |
        +---------------------------------+---------+-----------+---------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1_i_i_i_i_i_s)
3 --> 
	4  / (!exitcond2_i_i_i_i_i_s)
	2  / (exitcond2_i_i_i_i_i_s)
4 --> 
	5  / (!exitcond_i_i_i_i_i_i)
	3  / (exitcond_i_i_i_i_i_i)
5 --> 
	6  / (or_cond_i_i_i_i_i_i_s)
	19  / (!or_cond_i_i_i_i_i_i_s)
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / (!exitcond_i_i_i_i)
	18  / (exitcond_i_i_i_i)
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	9  / true
18 --> 
	19  / true
19 --> 
	4  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.80>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_Val2_s = alloca i176"   --->   Operation 20 'alloca' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %det0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %det0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %det0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %det0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %det1_V_V3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 25 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %det1_V_V3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 26 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %det1_V_V3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 27 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %det1_V_V3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 28 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %det2_V_V6, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 29 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %det2_V_V6, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 30 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %det2_V_V6, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 31 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %det2_V_V6, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 32 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %this_assign_1_reload, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 33 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %this_assign_1_reload, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 34 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %this_assign_1_reload, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 35 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %this_assign_1_reload, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 36 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %this_assign_1_reload_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 37 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %this_assign_1_reload_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 38 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %this_assign_1_reload_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 39 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %this_assign_1_reload_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 40 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %this_assign_1_reload_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 41 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %this_assign_1_reload_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 42 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %this_assign_1_reload_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 43 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %this_assign_1_reload_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 44 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %keyPoints_V_offset_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 45 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %pointNumber_offset_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 46 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %pointNumber_offset, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 47 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %keyPoints_V_offset, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 48 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (3.40ns)   --->   "%keyPoints_V_offset_r = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %keyPoints_V_offset)"   --->   Operation 49 'read' 'keyPoints_V_offset_r' <Predicate = true> <Delay = 3.40> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 50 [1/1] (3.40ns)   --->   "%pointNumber_offset_r = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %pointNumber_offset)"   --->   Operation 50 'read' 'pointNumber_offset_r' <Predicate = true> <Delay = 3.40> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %det0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 51 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %det0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 52 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %det1_V_V3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 53 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %det1_V_V3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 54 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %det2_V_V6, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 55 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %det2_V_V6, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 56 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %this_assign_1_reload, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 57 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %this_assign_1_reload, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 58 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %this_assign_1_reload_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 59 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %this_assign_1_reload_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 60 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %this_assign_1_reload_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 61 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %this_assign_1_reload_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 62 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %keyPoints_V_offset_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 63 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (3.40ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %keyPoints_V_offset_out, i32 %keyPoints_V_offset_r)"   --->   Operation 64 'write' <Predicate = true> <Delay = 3.40> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %pointNumber_offset_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 65 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (3.40ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %pointNumber_offset_out, i32 %pointNumber_offset_r)"   --->   Operation 66 'write' <Predicate = true> <Delay = 3.40> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %det0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 67 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %det1_V_V3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 68 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %det2_V_V6, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 69 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %this_assign_1_reload, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 70 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %this_assign_1_reload_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 71 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %this_assign_1_reload_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 72 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %det2_V_V6, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 73 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %det1_V_V3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 74 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %det0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 75 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @sum_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 76 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @sum_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 77 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @sum_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 78 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @sum_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 79 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %this_assign_1_reload_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 80 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %this_assign_1_reload, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 81 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (3.40ns)   --->   "%this_assign_1_reload_1 = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %this_assign_1_reload)"   --->   Operation 82 'read' 'this_assign_1_reload_1' <Predicate = true> <Delay = 3.40> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @sum_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 83 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @sum_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 84 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %this_assign_1_reload_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 85 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (3.40ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %this_assign_1_reload_out, i32 %this_assign_1_reload_1)"   --->   Operation 86 'write' <Predicate = true> <Delay = 3.40> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @sum_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 87 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @sum_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 88 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.46ns)   --->   "br label %0" [mSURF.cpp:203]   --->   Operation 89 'br' <Predicate = true> <Delay = 0.46>

State 2 <SV = 1> <Delay = 8.22>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%rIndex_i_i_i_i_i_i_i = phi i32 [ -1, %entry ], [ %rIndex_1, %12 ]"   --->   Operation 90 'phi' 'rIndex_i_i_i_i_i_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%val_assign_i_i_i = phi i10 [ 0, %entry ], [ %r, %12 ]"   --->   Operation 91 'phi' 'val_assign_i_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%tmp = trunc i10 %val_assign_i_i_i to i5" [mSURF.cpp:203]   --->   Operation 92 'trunc' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (1.94ns)   --->   "%exitcond1_i_i_i_i_i_s = icmp eq i10 %val_assign_i_i_i, -423" [mSURF.cpp:203]   --->   Operation 93 'icmp' 'exitcond1_i_i_i_i_i_s' <Predicate = true> <Delay = 1.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 601, i64 601, i64 601)"   --->   Operation 94 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (1.41ns)   --->   "%r = add i10 1, %val_assign_i_i_i" [mSURF.cpp:203]   --->   Operation 95 'add' 'r' <Predicate = true> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "br i1 %exitcond1_i_i_i_i_i_s, label %.exit, label %1" [mSURF.cpp:203]   --->   Operation 96 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str7) nounwind" [mSURF.cpp:204]   --->   Operation 97 'specloopname' <Predicate = (!exitcond1_i_i_i_i_i_s)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_23_i_i_i_i_i_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([25 x i8]* @p_str7)" [mSURF.cpp:204]   --->   Operation 98 'specregionbegin' 'tmp_23_i_i_i_i_i_i_i' <Predicate = (!exitcond1_i_i_i_i_i_s)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (1.96ns)   --->   "%tmp_i_i_i_i_i_i_i = icmp slt i32 %rIndex_i_i_i_i_i_i_i, 21" [mSURF.cpp:205]   --->   Operation 99 'icmp' 'tmp_i_i_i_i_i_i_i' <Predicate = (!exitcond1_i_i_i_i_i_s)> <Delay = 1.96> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 100 [1/1] (1.89ns)   --->   "%rIndex = add nsw i32 %rIndex_i_i_i_i_i_i_i, 1" [mSURF.cpp:207]   --->   Operation 100 'add' 'rIndex' <Predicate = (!exitcond1_i_i_i_i_i_s)> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (0.70ns)   --->   "%rIndex_1 = select i1 %tmp_i_i_i_i_i_i_i, i32 %rIndex, i32 0" [mSURF.cpp:205]   --->   Operation 101 'select' 'rIndex_1' <Predicate = (!exitcond1_i_i_i_i_i_s)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (1.94ns)   --->   "%tmp_i_i_i_i_i_i_i_38 = icmp ult i10 %val_assign_i_i_i, 22" [mSURF.cpp:218]   --->   Operation 102 'icmp' 'tmp_i_i_i_i_i_i_i_38' <Predicate = (!exitcond1_i_i_i_i_i_s)> <Delay = 1.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%p_Val2_load = load i176* %p_Val2_s" [mSURF.cpp:220]   --->   Operation 103 'load' 'p_Val2_load' <Predicate = (!exitcond1_i_i_i_i_i_s)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "br i1 %tmp_i_i_i_i_i_i_i_38, label %2, label %_ZrsILi176ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit.i.i.i.i.i.i.i" [mSURF.cpp:218]   --->   Operation 104 'br' <Predicate = (!exitcond1_i_i_i_i_i_s)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_54 = trunc i176 %p_Val2_load to i8" [mSURF.cpp:229]   --->   Operation 105 'trunc' 'tmp_54' <Predicate = (!exitcond1_i_i_i_i_i_s & !tmp_i_i_i_i_i_i_i_38)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%p_Val2_1 = load i176* @MSB_V, align 16" [mSURF.cpp:229]   --->   Operation 106 'load' 'p_Val2_1' <Predicate = (!exitcond1_i_i_i_i_i_s & !tmp_i_i_i_i_i_i_i_38)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%p_Result_3 = call i176 @llvm.part.set.i176.i8(i176 %p_Val2_1, i8 %tmp_54, i32 168, i32 175)" [mSURF.cpp:229]   --->   Operation 107 'partset' 'p_Result_3' <Predicate = (!exitcond1_i_i_i_i_i_s & !tmp_i_i_i_i_i_i_i_38)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "store i176 %p_Result_3, i176* @MSB_V, align 16" [mSURF.cpp:229]   --->   Operation 108 'store' <Predicate = (!exitcond1_i_i_i_i_i_s & !tmp_i_i_i_i_i_i_i_38)> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%r_V_8_i_i_i = call i168 @_ssdm_op_PartSelect.i168.i176.i32.i32(i176 %p_Val2_load, i32 8, i32 175)" [mSURF.cpp:230]   --->   Operation 109 'partselect' 'r_V_8_i_i_i' <Predicate = (!exitcond1_i_i_i_i_i_s & !tmp_i_i_i_i_i_i_i_38)> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_55 = trunc i176 %p_Val2_1 to i168" [mSURF.cpp:229]   --->   Operation 110 'trunc' 'tmp_55' <Predicate = (!exitcond1_i_i_i_i_i_s & !tmp_i_i_i_i_i_i_i_38)> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.84ns)   --->   "%tmp_55_i_i_i = or i168 %tmp_55, %r_V_8_i_i_i" [mSURF.cpp:229]   --->   Operation 111 'or' 'tmp_55_i_i_i' <Predicate = (!exitcond1_i_i_i_i_i_s & !tmp_i_i_i_i_i_i_i_38)> <Delay = 0.84> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%ret_V = call i176 @_ssdm_op_BitConcatenate.i176.i8.i168(i8 %tmp_54, i168 %tmp_55_i_i_i)" [mSURF.cpp:230]   --->   Operation 112 'bitconcatenate' 'ret_V' <Predicate = (!exitcond1_i_i_i_i_i_s & !tmp_i_i_i_i_i_i_i_38)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.46ns)   --->   "store i176 %ret_V, i176* %p_Val2_s" [mSURF.cpp:230]   --->   Operation 113 'store' <Predicate = (!exitcond1_i_i_i_i_i_s & !tmp_i_i_i_i_i_i_i_38)> <Delay = 0.46>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "br label %3"   --->   Operation 114 'br' <Predicate = (!exitcond1_i_i_i_i_i_s & !tmp_i_i_i_i_i_i_i_38)> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%Lo_assign_i_i_i = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %tmp, i3 0)" [mSURF.cpp:220]   --->   Operation 115 'bitconcatenate' 'Lo_assign_i_i_i' <Predicate = (!exitcond1_i_i_i_i_i_s & tmp_i_i_i_i_i_i_i_38)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%Hi_assign_i_i_i = or i8 %Lo_assign_i_i_i, 7" [mSURF.cpp:220]   --->   Operation 116 'or' 'Hi_assign_i_i_i' <Predicate = (!exitcond1_i_i_i_i_i_s & tmp_i_i_i_i_i_i_i_38)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node tmp_45)   --->   "%tmp_V_4 = zext i10 %val_assign_i_i_i to i176" [mSURF.cpp:220]   --->   Operation 117 'zext' 'tmp_V_4' <Predicate = (!exitcond1_i_i_i_i_i_s & tmp_i_i_i_i_i_i_i_38)> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (1.31ns)   --->   "%tmp_36 = icmp ugt i8 %Lo_assign_i_i_i, %Hi_assign_i_i_i" [mSURF.cpp:220]   --->   Operation 118 'icmp' 'tmp_36' <Predicate = (!exitcond1_i_i_i_i_i_s & tmp_i_i_i_i_i_i_i_38)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 119 [1/1] (1.30ns)   --->   "%tmp_37 = sub i8 -81, %Lo_assign_i_i_i" [mSURF.cpp:220]   --->   Operation 119 'sub' 'tmp_37' <Predicate = (!exitcond1_i_i_i_i_i_s & tmp_i_i_i_i_i_i_i_38)> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node tmp_41)   --->   "%tmp_38 = select i1 %tmp_36, i8 %Lo_assign_i_i_i, i8 %Hi_assign_i_i_i" [mSURF.cpp:220]   --->   Operation 120 'select' 'tmp_38' <Predicate = (!exitcond1_i_i_i_i_i_s & tmp_i_i_i_i_i_i_i_38)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node p_demorgan)   --->   "%tmp_39 = select i1 %tmp_36, i8 %Hi_assign_i_i_i, i8 %Lo_assign_i_i_i" [mSURF.cpp:220]   --->   Operation 121 'select' 'tmp_39' <Predicate = (!exitcond1_i_i_i_i_i_s & tmp_i_i_i_i_i_i_i_38)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node tmp_45)   --->   "%tmp_40 = select i1 %tmp_36, i8 %tmp_37, i8 %Lo_assign_i_i_i" [mSURF.cpp:220]   --->   Operation 122 'select' 'tmp_40' <Predicate = (!exitcond1_i_i_i_i_i_s & tmp_i_i_i_i_i_i_i_38)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 123 [1/1] (1.30ns) (out node of the LUT)   --->   "%tmp_41 = sub i8 -81, %tmp_38" [mSURF.cpp:220]   --->   Operation 123 'sub' 'tmp_41' <Predicate = (!exitcond1_i_i_i_i_i_s & tmp_i_i_i_i_i_i_i_38)> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node tmp_45)   --->   "%tmp_42 = zext i8 %tmp_40 to i176" [mSURF.cpp:220]   --->   Operation 124 'zext' 'tmp_42' <Predicate = (!exitcond1_i_i_i_i_i_s & tmp_i_i_i_i_i_i_i_38)> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node p_demorgan)   --->   "%tmp_43 = zext i8 %tmp_39 to i176" [mSURF.cpp:220]   --->   Operation 125 'zext' 'tmp_43' <Predicate = (!exitcond1_i_i_i_i_i_s & tmp_i_i_i_i_i_i_i_38)> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node p_demorgan)   --->   "%tmp_44 = zext i8 %tmp_41 to i176" [mSURF.cpp:220]   --->   Operation 126 'zext' 'tmp_44' <Predicate = (!exitcond1_i_i_i_i_i_s & tmp_i_i_i_i_i_i_i_38)> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (2.69ns) (out node of the LUT)   --->   "%tmp_45 = shl i176 %tmp_V_4, %tmp_42" [mSURF.cpp:220]   --->   Operation 127 'shl' 'tmp_45' <Predicate = (!exitcond1_i_i_i_i_i_s & tmp_i_i_i_i_i_i_i_38)> <Delay = 2.69> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node p_Result_2)   --->   "%tmp_46 = call i176 @llvm.part.select.i176(i176 %tmp_45, i32 175, i32 0)" [mSURF.cpp:220]   --->   Operation 128 'partselect' 'tmp_46' <Predicate = (!exitcond1_i_i_i_i_i_s & tmp_i_i_i_i_i_i_i_38)> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node p_Result_2)   --->   "%tmp_47 = select i1 %tmp_36, i176 %tmp_46, i176 %tmp_45" [mSURF.cpp:220]   --->   Operation 129 'select' 'tmp_47' <Predicate = (!exitcond1_i_i_i_i_i_s & tmp_i_i_i_i_i_i_i_38)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node p_demorgan)   --->   "%tmp_48 = shl i176 -1, %tmp_43" [mSURF.cpp:220]   --->   Operation 130 'shl' 'tmp_48' <Predicate = (!exitcond1_i_i_i_i_i_s & tmp_i_i_i_i_i_i_i_38)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node p_demorgan)   --->   "%tmp_49 = lshr i176 -1, %tmp_44" [mSURF.cpp:220]   --->   Operation 131 'lshr' 'tmp_49' <Predicate = (!exitcond1_i_i_i_i_i_s & tmp_i_i_i_i_i_i_i_38)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 132 [1/1] (2.55ns) (out node of the LUT)   --->   "%p_demorgan = and i176 %tmp_48, %tmp_49" [mSURF.cpp:220]   --->   Operation 132 'and' 'p_demorgan' <Predicate = (!exitcond1_i_i_i_i_i_s & tmp_i_i_i_i_i_i_i_38)> <Delay = 2.55> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node p_Result_2)   --->   "%tmp_50 = xor i176 %p_demorgan, -1" [mSURF.cpp:220]   --->   Operation 133 'xor' 'tmp_50' <Predicate = (!exitcond1_i_i_i_i_i_s & tmp_i_i_i_i_i_i_i_38)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node p_Result_2)   --->   "%tmp_51 = and i176 %p_Val2_load, %tmp_50" [mSURF.cpp:220]   --->   Operation 134 'and' 'tmp_51' <Predicate = (!exitcond1_i_i_i_i_i_s & tmp_i_i_i_i_i_i_i_38)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node p_Result_2)   --->   "%tmp_52 = and i176 %tmp_47, %p_demorgan" [mSURF.cpp:220]   --->   Operation 135 'and' 'tmp_52' <Predicate = (!exitcond1_i_i_i_i_i_s & tmp_i_i_i_i_i_i_i_38)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 136 [1/1] (1.02ns) (out node of the LUT)   --->   "%p_Result_2 = or i176 %tmp_51, %tmp_52" [mSURF.cpp:220]   --->   Operation 136 'or' 'p_Result_2' <Predicate = (!exitcond1_i_i_i_i_i_s & tmp_i_i_i_i_i_i_i_38)> <Delay = 1.02> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 137 [1/1] (0.46ns)   --->   "store i176 %p_Result_2, i176* %p_Val2_s" [mSURF.cpp:220]   --->   Operation 137 'store' <Predicate = (!exitcond1_i_i_i_i_i_s & tmp_i_i_i_i_i_i_i_38)> <Delay = 0.46>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "br label %3" [mSURF.cpp:224]   --->   Operation 138 'br' <Predicate = (!exitcond1_i_i_i_i_i_s & tmp_i_i_i_i_i_i_i_38)> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_56 = trunc i32 %rIndex_1 to i16" [mSURF.cpp:242]   --->   Operation 139 'trunc' 'tmp_56' <Predicate = (!exitcond1_i_i_i_i_i_s)> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (5.55ns) (root node of the DSP)   --->   "%tmp_57_i_i_i = mul i16 801, %tmp_56" [mSURF.cpp:242]   --->   Operation 140 'mul' 'tmp_57_i_i_i' <Predicate = (!exitcond1_i_i_i_i_i_s)> <Delay = 5.55> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 141 [1/1] (0.97ns)   --->   "%val_assign_i_i_i_i_s = select i1 %tmp_i_i_i_i_i_i_i_38, i5 %tmp, i5 -11" [mSURF.cpp:218]   --->   Operation 141 'select' 'val_assign_i_i_i_i_s' <Predicate = (!exitcond1_i_i_i_i_i_s)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%val_assign_cast_i_i = zext i5 %val_assign_i_i_i_i_s to i6" [mSURF.cpp:218]   --->   Operation 142 'zext' 'val_assign_cast_i_i' <Predicate = (!exitcond1_i_i_i_i_i_s)> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.46ns)   --->   "br label %4" [mSURF.cpp:238]   --->   Operation 143 'br' <Predicate = (!exitcond1_i_i_i_i_i_s)> <Delay = 0.46>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 144 'ret' <Predicate = (exitcond1_i_i_i_i_i_s)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.17>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%c_i_i_i_i_i_i_i = phi i10 [ 0, %3 ], [ %c, %11 ]"   --->   Operation 145 'phi' 'c_i_i_i_i_i_i_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 146 [1/1] (0.00ns)   --->   "%c_cast_i_i_i_i_i_i_i = zext i10 %c_i_i_i_i_i_i_i to i11" [mSURF.cpp:238]   --->   Operation 146 'zext' 'c_cast_i_i_i_i_i_i_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 147 [1/1] (1.94ns)   --->   "%exitcond2_i_i_i_i_i_s = icmp eq i10 %c_i_i_i_i_i_i_i, -223" [mSURF.cpp:238]   --->   Operation 147 'icmp' 'exitcond2_i_i_i_i_i_s' <Predicate = true> <Delay = 1.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 148 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 801, i64 801, i64 801)"   --->   Operation 148 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 149 [1/1] (1.41ns)   --->   "%c = add i10 %c_i_i_i_i_i_i_i, 1" [mSURF.cpp:238]   --->   Operation 149 'add' 'c' <Predicate = true> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 150 [1/1] (0.00ns)   --->   "br i1 %exitcond2_i_i_i_i_i_s, label %12, label %codeRepl13.i.i.i.i.i.i.i" [mSURF.cpp:238]   --->   Operation 150 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 151 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str8) nounwind" [mSURF.cpp:239]   --->   Operation 151 'specloopname' <Predicate = (!exitcond2_i_i_i_i_i_s)> <Delay = 0.00>
ST_3 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_24_i_i_i_i_i_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([25 x i8]* @p_str8)" [mSURF.cpp:239]   --->   Operation 152 'specregionbegin' 'tmp_24_i_i_i_i_i_i_i' <Predicate = (!exitcond2_i_i_i_i_i_s)> <Delay = 0.00>
ST_3 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_19_i_i_i_i_cast_s = zext i10 %c_i_i_i_i_i_i_i to i16" [mSURF.cpp:242]   --->   Operation 153 'zext' 'tmp_19_i_i_i_i_cast_s' <Predicate = (!exitcond2_i_i_i_i_i_s)> <Delay = 0.00>
ST_3 : Operation 154 [1/1] (1.54ns)   --->   "%tmp_58_i_i_i = add i16 %tmp_57_i_i_i, %tmp_19_i_i_i_i_cast_s" [mSURF.cpp:242]   --->   Operation 154 'add' 'tmp_58_i_i_i' <Predicate = (!exitcond2_i_i_i_i_i_s)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_58_cast_i_i_i = sext i16 %tmp_58_i_i_i to i64" [mSURF.cpp:242]   --->   Operation 155 'sext' 'tmp_58_cast_i_i_i' <Predicate = (!exitcond2_i_i_i_i_i_s)> <Delay = 0.00>
ST_3 : Operation 156 [1/1] (0.00ns)   --->   "%sumBuf_addr = getelementptr [17622 x i32]* @sumBuf, i64 0, i64 %tmp_58_cast_i_i_i" [mSURF.cpp:242]   --->   Operation 156 'getelementptr' 'sumBuf_addr' <Predicate = (!exitcond2_i_i_i_i_i_s)> <Delay = 0.00>
ST_3 : Operation 157 [1/1] (3.40ns)   --->   "%tmp_57 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* @sum_V)" [mSURF.cpp:242]   --->   Operation 157 'read' 'tmp_57' <Predicate = (!exitcond2_i_i_i_i_i_s)> <Delay = 3.40> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_3 : Operation 158 [1/1] (2.77ns)   --->   "store i32 %tmp_57, i32* %sumBuf_addr, align 4" [mSURF.cpp:242]   --->   Operation 158 'store' <Predicate = (!exitcond2_i_i_i_i_i_s)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 17622> <RAM>
ST_3 : Operation 159 [1/1] (0.46ns)   --->   "br label %5" [mSURF.cpp:245]   --->   Operation 159 'br' <Predicate = (!exitcond2_i_i_i_i_i_s)> <Delay = 0.46>
ST_3 : Operation 160 [1/1] (0.00ns)   --->   "%empty_40 = call i32 (...)* @_ssdm_op_SpecRegionEnd([25 x i8]* @p_str7, i32 %tmp_23_i_i_i_i_i_i_i)" [mSURF.cpp:355]   --->   Operation 160 'specregionend' 'empty_40' <Predicate = (exitcond2_i_i_i_i_i_s)> <Delay = 0.00>
ST_3 : Operation 161 [1/1] (0.00ns)   --->   "br label %0" [mSURF.cpp:203]   --->   Operation 161 'br' <Predicate = (exitcond2_i_i_i_i_i_s)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.77>
ST_4 : Operation 162 [1/1] (0.00ns)   --->   "%k_i_i_i_i_i_i_i = phi i2 [ 0, %codeRepl13.i.i.i.i.i.i.i ], [ %k, %._crit_edge9.i.i.i.i.i.i.i ]"   --->   Operation 162 'phi' 'k_i_i_i_i_i_i_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 163 [1/1] (0.50ns)   --->   "%exitcond_i_i_i_i_i_i = icmp eq i2 %k_i_i_i_i_i_i_i, -1" [mSURF.cpp:245]   --->   Operation 163 'icmp' 'exitcond_i_i_i_i_i_i' <Predicate = true> <Delay = 0.50> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 164 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 164 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 165 [1/1] (0.63ns)   --->   "%k = add i2 %k_i_i_i_i_i_i_i, 1" [mSURF.cpp:245]   --->   Operation 165 'add' 'k' <Predicate = true> <Delay = 0.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 166 [1/1] (0.00ns)   --->   "br i1 %exitcond_i_i_i_i_i_i, label %11, label %6" [mSURF.cpp:245]   --->   Operation 166 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 167 [1/1] (0.00ns)   --->   "%tmp_21_i_i_i_i_i_i_i = zext i2 %k_i_i_i_i_i_i_i to i64" [mSURF.cpp:250]   --->   Operation 167 'zext' 'tmp_21_i_i_i_i_i_i_i' <Predicate = (!exitcond_i_i_i_i_i_i)> <Delay = 0.00>
ST_4 : Operation 168 [1/1] (0.00ns)   --->   "%sizes_addr = getelementptr [3 x i5]* @sizes, i64 0, i64 %tmp_21_i_i_i_i_i_i_i" [mSURF.cpp:250]   --->   Operation 168 'getelementptr' 'sizes_addr' <Predicate = (!exitcond_i_i_i_i_i_i)> <Delay = 0.00>
ST_4 : Operation 169 [2/2] (2.77ns)   --->   "%sizes_load = load i5* %sizes_addr, align 1" [mSURF.cpp:250]   --->   Operation 169 'load' 'sizes_load' <Predicate = (!exitcond_i_i_i_i_i_i)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 12> <ROM>
ST_4 : Operation 170 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([25 x i8]* @p_str8, i32 %tmp_24_i_i_i_i_i_i_i)" [mSURF.cpp:333]   --->   Operation 170 'specregionend' 'empty' <Predicate = (exitcond_i_i_i_i_i_i)> <Delay = 0.00>
ST_4 : Operation 171 [1/1] (0.00ns)   --->   "br label %4" [mSURF.cpp:238]   --->   Operation 171 'br' <Predicate = (exitcond_i_i_i_i_i_i)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 6.87>
ST_5 : Operation 172 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([27 x i8]* @p_str9) nounwind" [mSURF.cpp:246]   --->   Operation 172 'specloopname' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 173 [1/2] (2.77ns)   --->   "%sizes_load = load i5* %sizes_addr, align 1" [mSURF.cpp:250]   --->   Operation 173 'load' 'sizes_load' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 12> <ROM>
ST_5 : Operation 174 [1/1] (0.00ns)   --->   "%sizes_load_cast3_i_i = zext i5 %sizes_load to i6" [mSURF.cpp:250]   --->   Operation 174 'zext' 'sizes_load_cast3_i_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 175 [1/1] (0.00ns)   --->   "%sizes_load_cast2_i_i = zext i5 %sizes_load to i11" [mSURF.cpp:250]   --->   Operation 175 'zext' 'sizes_load_cast2_i_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 176 [1/1] (0.00ns)   --->   "%sizes_load_cast2_i_i_1 = zext i5 %sizes_load to i10" [mSURF.cpp:250]   --->   Operation 176 'zext' 'sizes_load_cast2_i_i_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 177 [1/1] (1.41ns)   --->   "%cOffset = sub i11 %c_cast_i_i_i_i_i_i_i, %sizes_load_cast2_i_i" [mSURF.cpp:250]   --->   Operation 177 'sub' 'cOffset' <Predicate = true> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 178 [1/1] (1.94ns)   --->   "%tmp_22_i_i_i_i_i_i_i = icmp ugt i10 %val_assign_i_i_i, %sizes_load_cast2_i_i_1" [mSURF.cpp:252]   --->   Operation 178 'icmp' 'tmp_22_i_i_i_i_i_i_i' <Predicate = true> <Delay = 1.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 179 [1/1] (1.88ns)   --->   "%tmp_25_i_i_i_i_i_i_i = icmp sgt i11 %cOffset, 0" [mSURF.cpp:252]   --->   Operation 179 'icmp' 'tmp_25_i_i_i_i_i_i_i' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 180 [1/1] (0.80ns)   --->   "%or_cond_i_i_i_i_i_i_s = and i1 %tmp_22_i_i_i_i_i_i_i, %tmp_25_i_i_i_i_i_i_i" [mSURF.cpp:252]   --->   Operation 180 'and' 'or_cond_i_i_i_i_i_i_s' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 181 [1/1] (0.00ns)   --->   "br i1 %or_cond_i_i_i_i_i_i_s, label %_ZN13ap_fixed_baseILi97ELi67ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi44ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.i.i.i.i, label %._crit_edge9.i.i.i.i.i.i.i" [mSURF.cpp:252]   --->   Operation 181 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 182 [1/1] (0.00ns)   --->   "%p_Val2_load_1 = load i176* %p_Val2_s" [mSURF.cpp:283]   --->   Operation 182 'load' 'p_Val2_load_1' <Predicate = (or_cond_i_i_i_i_i_i_s)> <Delay = 0.00>
ST_5 : Operation 183 [1/1] (1.02ns)   --->   "%rOffset = sub i6 %val_assign_cast_i_i, %sizes_load_cast3_i_i" [mSURF.cpp:257]   --->   Operation 183 'sub' 'rOffset' <Predicate = (or_cond_i_i_i_i_i_i_s)> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 184 [2/2] (1.74ns)   --->   "%tmp_26_i_i_i_i2_i_i_s = call fastcc i32 @calcHaarPattern_x_y([17622 x i32]* @sumBuf, [9 x i32]* @Dx_V_0, [9 x i32]* @Dx_V_1, [9 x i32]* @Dx_V_2, [9 x i32]* @Dx_V_3, [9 x i32]* @Dx_V_4, i2 %k_i_i_i_i_i_i_i, i176 %p_Val2_load_1, i6 %rOffset, i11 %cOffset)" [mSURF.cpp:282]   --->   Operation 184 'call' 'tmp_26_i_i_i_i2_i_i_s' <Predicate = (or_cond_i_i_i_i_i_i_s)> <Delay = 1.74> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 185 [1/2] (0.00ns)   --->   "%tmp_26_i_i_i_i2_i_i_s = call fastcc i32 @calcHaarPattern_x_y([17622 x i32]* @sumBuf, [9 x i32]* @Dx_V_0, [9 x i32]* @Dx_V_1, [9 x i32]* @Dx_V_2, [9 x i32]* @Dx_V_3, [9 x i32]* @Dx_V_4, i2 %k_i_i_i_i_i_i_i, i176 %p_Val2_load_1, i6 %rOffset, i11 %cOffset)" [mSURF.cpp:282]   --->   Operation 185 'call' 'tmp_26_i_i_i_i2_i_i_s' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 1.74>
ST_7 : Operation 186 [2/2] (1.74ns)   --->   "%tmp_27_i_i_i_i1_i_i_s = call fastcc i32 @calcHaarPattern_x_y([17622 x i32]* @sumBuf, [9 x i32]* @Dy_V_0, [9 x i32]* @Dy_V_1, [9 x i32]* @Dy_V_2, [9 x i32]* @Dy_V_3, [9 x i32]* @Dy_V_4, i2 %k_i_i_i_i_i_i_i, i176 %p_Val2_load_1, i6 %rOffset, i11 %cOffset)" [mSURF.cpp:283]   --->   Operation 186 'call' 'tmp_27_i_i_i_i1_i_i_s' <Predicate = true> <Delay = 1.74> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 1.28>
ST_8 : Operation 187 [1/2] (0.00ns)   --->   "%tmp_27_i_i_i_i1_i_i_s = call fastcc i32 @calcHaarPattern_x_y([17622 x i32]* @sumBuf, [9 x i32]* @Dy_V_0, [9 x i32]* @Dy_V_1, [9 x i32]* @Dy_V_2, [9 x i32]* @Dy_V_3, [9 x i32]* @Dy_V_4, i2 %k_i_i_i_i_i_i_i, i176 %p_Val2_load_1, i6 %rOffset, i11 %cOffset)" [mSURF.cpp:283]   --->   Operation 187 'call' 'tmp_27_i_i_i_i1_i_i_s' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 188 [1/1] (0.00ns)   --->   "%tmp_59_i_i_i = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %k_i_i_i_i_i_i_i, i2 0)" [mSURF.cpp:245]   --->   Operation 188 'bitconcatenate' 'tmp_59_i_i_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 189 [1/1] (0.00ns)   --->   "%tmp_60_cast_i_i_i = zext i4 %tmp_59_i_i_i to i5" [mSURF.cpp:116->mSURF.cpp:284]   --->   Operation 189 'zext' 'tmp_60_cast_i_i_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 190 [1/1] (0.00ns)   --->   "%tmp_i_cast1_i_i_i = sext i6 %rOffset to i23" [mSURF.cpp:123->mSURF.cpp:284]   --->   Operation 190 'sext' 'tmp_i_cast1_i_i_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 191 [1/1] (0.00ns)   --->   "%tmp_i_cast_i_i_i = sext i6 %rOffset to i7" [mSURF.cpp:123->mSURF.cpp:284]   --->   Operation 191 'sext' 'tmp_i_cast_i_i_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 192 [1/1] (1.28ns)   --->   "%tmp_1_i_i_i_i = add i7 %tmp_i_cast_i_i_i, 1" [mSURF.cpp:123->mSURF.cpp:284]   --->   Operation 192 'add' 'tmp_1_i_i_i_i' <Predicate = true> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 193 [1/1] (0.00ns)   --->   "%tmp_1_i_cast_i_i_i = sext i7 %tmp_1_i_i_i_i to i23" [mSURF.cpp:123->mSURF.cpp:284]   --->   Operation 193 'sext' 'tmp_1_i_cast_i_i_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 194 [1/1] (0.46ns)   --->   "br label %7" [mSURF.cpp:120->mSURF.cpp:284]   --->   Operation 194 'br' <Predicate = true> <Delay = 0.46>

State 9 <SV = 8> <Delay = 7.05>
ST_9 : Operation 195 [1/1] (0.00ns)   --->   "%p_Val2_11 = phi i32 [ 0, %_ZN13ap_fixed_baseILi97ELi67ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi44ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.i.i.i.i ], [ %d_V, %_ZNK13ap_fixed_baseILi32ELi22ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEcviEv.exit86.i.i.i.i ]"   --->   Operation 195 'phi' 'p_Val2_11' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 196 [1/1] (0.00ns)   --->   "%kn_i_i_i_i = phi i3 [ 0, %_ZN13ap_fixed_baseILi97ELi67ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi44ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.i.i.i.i ], [ %kn, %_ZNK13ap_fixed_baseILi32ELi22ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEcviEv.exit86.i.i.i.i ]"   --->   Operation 196 'phi' 'kn_i_i_i_i' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 197 [1/1] (0.98ns)   --->   "%exitcond_i_i_i_i = icmp eq i3 %kn_i_i_i_i, -4" [mSURF.cpp:120->mSURF.cpp:284]   --->   Operation 197 'icmp' 'exitcond_i_i_i_i' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 198 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 198 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 199 [1/1] (0.76ns)   --->   "%kn = add i3 %kn_i_i_i_i, 1" [mSURF.cpp:120->mSURF.cpp:284]   --->   Operation 199 'add' 'kn' <Predicate = true> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 200 [1/1] (0.00ns)   --->   "br i1 %exitcond_i_i_i_i, label %calcHaarPattern_xy.exit.i.i.i, label %_ZNK13ap_fixed_baseILi32ELi22ELb1EL9ap_q_mode0EL9ap_o_mode3ELi0EEcviEv.exit86.i.i.i.i" [mSURF.cpp:120->mSURF.cpp:284]   --->   Operation 200 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 201 [1/1] (0.00ns)   --->   "%tmp_i_cast_i_i_i_39 = zext i3 %kn_i_i_i_i to i5" [mSURF.cpp:124->mSURF.cpp:284]   --->   Operation 201 'zext' 'tmp_i_cast_i_i_i_39' <Predicate = (!exitcond_i_i_i_i)> <Delay = 0.00>
ST_9 : Operation 202 [1/1] (0.99ns)   --->   "%tmp_61_i_i_i = add i5 %tmp_60_cast_i_i_i, %tmp_i_cast_i_i_i_39" [mSURF.cpp:124->mSURF.cpp:284]   --->   Operation 202 'add' 'tmp_61_i_i_i' <Predicate = (!exitcond_i_i_i_i)> <Delay = 0.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 203 [1/1] (0.00ns)   --->   "%tmp_61_cast_i_i_i = zext i5 %tmp_61_i_i_i to i64" [mSURF.cpp:124->mSURF.cpp:284]   --->   Operation 203 'zext' 'tmp_61_cast_i_i_i' <Predicate = (!exitcond_i_i_i_i)> <Delay = 0.00>
ST_9 : Operation 204 [1/1] (0.00ns)   --->   "%Dxy_V_0_addr = getelementptr [12 x i14]* @Dxy_V_0, i64 0, i64 %tmp_61_cast_i_i_i" [mSURF.cpp:124->mSURF.cpp:284]   --->   Operation 204 'getelementptr' 'Dxy_V_0_addr' <Predicate = (!exitcond_i_i_i_i)> <Delay = 0.00>
ST_9 : Operation 205 [1/1] (0.00ns)   --->   "%Dxy_V_1_addr = getelementptr [12 x i14]* @Dxy_V_1, i64 0, i64 %tmp_61_cast_i_i_i" [mSURF.cpp:125->mSURF.cpp:284]   --->   Operation 205 'getelementptr' 'Dxy_V_1_addr' <Predicate = (!exitcond_i_i_i_i)> <Delay = 0.00>
ST_9 : Operation 206 [1/1] (0.00ns)   --->   "%Dxy_V_2_addr = getelementptr [12 x i15]* @Dxy_V_2, i64 0, i64 %tmp_61_cast_i_i_i" [mSURF.cpp:123->mSURF.cpp:284]   --->   Operation 206 'getelementptr' 'Dxy_V_2_addr' <Predicate = (!exitcond_i_i_i_i)> <Delay = 0.00>
ST_9 : Operation 207 [1/1] (0.00ns)   --->   "%Dxy_V_3_addr = getelementptr [12 x i15]* @Dxy_V_3, i64 0, i64 %tmp_61_cast_i_i_i" [mSURF.cpp:123->mSURF.cpp:284]   --->   Operation 207 'getelementptr' 'Dxy_V_3_addr' <Predicate = (!exitcond_i_i_i_i)> <Delay = 0.00>
ST_9 : Operation 208 [1/1] (0.00ns)   --->   "%Dxy_V_4_addr = getelementptr [12 x i8]* @Dxy_V_4, i64 0, i64 %tmp_61_cast_i_i_i" [mSURF.cpp:126->mSURF.cpp:284]   --->   Operation 208 'getelementptr' 'Dxy_V_4_addr' <Predicate = (!exitcond_i_i_i_i)> <Delay = 0.00>
ST_9 : Operation 209 [2/2] (2.77ns)   --->   "%p_Val2_7 = load i15* %Dxy_V_2_addr, align 2" [mSURF.cpp:123->mSURF.cpp:284]   --->   Operation 209 'load' 'p_Val2_7' <Predicate = (!exitcond_i_i_i_i)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 12> <ROM>
ST_9 : Operation 210 [2/2] (2.77ns)   --->   "%p_Val2_8 = load i15* %Dxy_V_3_addr, align 2" [mSURF.cpp:123->mSURF.cpp:284]   --->   Operation 210 'load' 'p_Val2_8' <Predicate = (!exitcond_i_i_i_i)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 12> <ROM>
ST_9 : Operation 211 [2/2] (2.77ns)   --->   "%p_Val2_9 = load i14* %Dxy_V_0_addr, align 2" [mSURF.cpp:124->mSURF.cpp:284]   --->   Operation 211 'load' 'p_Val2_9' <Predicate = (!exitcond_i_i_i_i)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 12> <ROM>
ST_9 : Operation 212 [2/2] (2.77ns)   --->   "%p_Val2_10 = load i14* %Dxy_V_1_addr, align 2" [mSURF.cpp:125->mSURF.cpp:284]   --->   Operation 212 'load' 'p_Val2_10' <Predicate = (!exitcond_i_i_i_i)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 12> <ROM>
ST_9 : Operation 213 [2/2] (2.77ns)   --->   "%Dxy_V_4_load = load i8* %Dxy_V_4_addr, align 1" [mSURF.cpp:126->mSURF.cpp:284]   --->   Operation 213 'load' 'Dxy_V_4_load' <Predicate = (!exitcond_i_i_i_i)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 12> <ROM>
ST_9 : Operation 214 [1/1] (0.00ns)   --->   "%tmp_30_cast_i_i_i_i_s = sext i32 %p_Val2_11 to i43" [mSURF.cpp:285]   --->   Operation 214 'sext' 'tmp_30_cast_i_i_i_i_s' <Predicate = (exitcond_i_i_i_i)> <Delay = 0.00>
ST_9 : Operation 215 [1/1] (7.05ns)   --->   "%r_V_6 = mul i43 %tmp_30_cast_i_i_i_i_s, 922" [mSURF.cpp:285]   --->   Operation 215 'mul' 'r_V_6' <Predicate = (exitcond_i_i_i_i)> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.79>
ST_10 : Operation 216 [1/2] (2.77ns)   --->   "%p_Val2_7 = load i15* %Dxy_V_2_addr, align 2" [mSURF.cpp:123->mSURF.cpp:284]   --->   Operation 216 'load' 'p_Val2_7' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 12> <ROM>
ST_10 : Operation 217 [1/1] (0.00ns)   --->   "%tmp_59 = call i5 @_ssdm_op_PartSelect.i5.i15.i32.i32(i15 %p_Val2_7, i32 10, i32 14)" [mSURF.cpp:123->mSURF.cpp:284]   --->   Operation 217 'partselect' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 218 [1/2] (2.77ns)   --->   "%p_Val2_8 = load i15* %Dxy_V_3_addr, align 2" [mSURF.cpp:123->mSURF.cpp:284]   --->   Operation 218 'load' 'p_Val2_8' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 12> <ROM>
ST_10 : Operation 219 [1/1] (0.00ns)   --->   "%tmp_63 = call i5 @_ssdm_op_PartSelect.i5.i15.i32.i32(i15 %p_Val2_8, i32 10, i32 14)" [mSURF.cpp:123->mSURF.cpp:284]   --->   Operation 219 'partselect' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 220 [1/1] (0.00ns)   --->   "%tmp_4_i_cast_i_i_i = zext i5 %tmp_63 to i23" [mSURF.cpp:123->mSURF.cpp:284]   --->   Operation 220 'zext' 'tmp_4_i_cast_i_i_i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 221 [1/1] (1.31ns)   --->   "%tmp_5_i_i_i_i = add i23 %tmp_4_i_cast_i_i_i, %tmp_1_i_cast_i_i_i" [mSURF.cpp:123->mSURF.cpp:284]   --->   Operation 221 'add' 'tmp_5_i_i_i_i' <Predicate = true> <Delay = 1.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 222 [1/1] (0.00ns)   --->   "%tmp_62_i_i_i = call i26 @_ssdm_op_BitConcatenate.i26.i23.i3(i23 %tmp_5_i_i_i_i, i3 0)" [mSURF.cpp:123->mSURF.cpp:284]   --->   Operation 222 'bitconcatenate' 'tmp_62_i_i_i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 223 [1/1] (0.00ns)   --->   "%tmp_7_i_cast_i_i_i = sext i26 %tmp_62_i_i_i to i27" [mSURF.cpp:123->mSURF.cpp:284]   --->   Operation 223 'sext' 'tmp_7_i_cast_i_i_i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 224 [1/1] (1.74ns)   --->   "%Hi_assign_1_i_i_i = add i27 %tmp_7_i_cast_i_i_i, -1" [mSURF.cpp:123->mSURF.cpp:284]   --->   Operation 224 'add' 'Hi_assign_1_i_i_i' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 225 [1/1] (0.00ns)   --->   "%Hi_assign_1_cast_i_i = sext i27 %Hi_assign_1_i_i_i to i32" [mSURF.cpp:123->mSURF.cpp:284]   --->   Operation 225 'sext' 'Hi_assign_1_cast_i_i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 226 [1/1] (1.28ns)   --->   "%tmp_8_i_i_i_i = add i23 %tmp_i_cast1_i_i_i, %tmp_4_i_cast_i_i_i" [mSURF.cpp:123->mSURF.cpp:284]   --->   Operation 226 'add' 'tmp_8_i_i_i_i' <Predicate = true> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 227 [1/1] (0.00ns)   --->   "%tmp_64 = trunc i23 %tmp_8_i_i_i_i to i5" [mSURF.cpp:123->mSURF.cpp:284]   --->   Operation 227 'trunc' 'tmp_64' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 228 [1/1] (0.00ns)   --->   "%tmp_63_i_i_i = call i26 @_ssdm_op_BitConcatenate.i26.i23.i3(i23 %tmp_8_i_i_i_i, i3 0)" [mSURF.cpp:123->mSURF.cpp:284]   --->   Operation 228 'bitconcatenate' 'tmp_63_i_i_i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 229 [1/1] (0.00ns)   --->   "%Lo_assign_1_i_i_i = sext i26 %tmp_63_i_i_i to i32" [mSURF.cpp:123->mSURF.cpp:284]   --->   Operation 229 'sext' 'Lo_assign_1_i_i_i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 230 [1/1] (1.96ns)   --->   "%tmp_65 = icmp ugt i32 %Lo_assign_1_i_i_i, %Hi_assign_1_cast_i_i" [mSURF.cpp:123->mSURF.cpp:284]   --->   Operation 230 'icmp' 'tmp_65' <Predicate = true> <Delay = 1.96> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 231 [1/1] (0.00ns)   --->   "%tmp_67 = trunc i27 %Hi_assign_1_i_i_i to i8" [mSURF.cpp:123->mSURF.cpp:284]   --->   Operation 231 'trunc' 'tmp_67' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 232 [1/2] (2.77ns)   --->   "%p_Val2_9 = load i14* %Dxy_V_0_addr, align 2" [mSURF.cpp:124->mSURF.cpp:284]   --->   Operation 232 'load' 'p_Val2_9' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 12> <ROM>
ST_10 : Operation 233 [1/1] (0.00ns)   --->   "%tmp_82 = call i4 @_ssdm_op_PartSelect.i4.i14.i32.i32(i14 %p_Val2_9, i32 10, i32 13)" [mSURF.cpp:124->mSURF.cpp:284]   --->   Operation 233 'partselect' 'tmp_82' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 234 [1/2] (2.77ns)   --->   "%p_Val2_10 = load i14* %Dxy_V_1_addr, align 2" [mSURF.cpp:125->mSURF.cpp:284]   --->   Operation 234 'load' 'p_Val2_10' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 12> <ROM>
ST_10 : Operation 235 [1/1] (0.00ns)   --->   "%tmp_86 = call i4 @_ssdm_op_PartSelect.i4.i14.i32.i32(i14 %p_Val2_10, i32 10, i32 13)" [mSURF.cpp:125->mSURF.cpp:284]   --->   Operation 235 'partselect' 'tmp_86' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 236 [1/1] (0.00ns)   --->   "%tmp_13_i_cast_i_i_i = zext i4 %tmp_86 to i23" [mSURF.cpp:125->mSURF.cpp:284]   --->   Operation 236 'zext' 'tmp_13_i_cast_i_i_i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 237 [1/1] (1.31ns)   --->   "%tmp_14_i_i_i_i = add i23 %tmp_13_i_cast_i_i_i, %tmp_1_i_cast_i_i_i" [mSURF.cpp:125->mSURF.cpp:284]   --->   Operation 237 'add' 'tmp_14_i_i_i_i' <Predicate = true> <Delay = 1.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 238 [1/1] (0.00ns)   --->   "%tmp_67_i_i_i = call i26 @_ssdm_op_BitConcatenate.i26.i23.i3(i23 %tmp_14_i_i_i_i, i3 0)" [mSURF.cpp:125->mSURF.cpp:284]   --->   Operation 238 'bitconcatenate' 'tmp_67_i_i_i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 239 [1/1] (0.00ns)   --->   "%tmp_16_i_cast_i_i_i = sext i26 %tmp_67_i_i_i to i27" [mSURF.cpp:125->mSURF.cpp:284]   --->   Operation 239 'sext' 'tmp_16_i_cast_i_i_i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 240 [1/1] (1.74ns)   --->   "%Hi_assign_2_i_i_i = add i27 %tmp_16_i_cast_i_i_i, -1" [mSURF.cpp:125->mSURF.cpp:284]   --->   Operation 240 'add' 'Hi_assign_2_i_i_i' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 241 [1/1] (0.00ns)   --->   "%Hi_assign_2_cast_i_i = sext i27 %Hi_assign_2_i_i_i to i32" [mSURF.cpp:125->mSURF.cpp:284]   --->   Operation 241 'sext' 'Hi_assign_2_cast_i_i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 242 [1/1] (1.28ns)   --->   "%tmp_17_i_i_i_i = add i23 %tmp_i_cast1_i_i_i, %tmp_13_i_cast_i_i_i" [mSURF.cpp:125->mSURF.cpp:284]   --->   Operation 242 'add' 'tmp_17_i_i_i_i' <Predicate = true> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 243 [1/1] (0.00ns)   --->   "%tmp_87 = trunc i23 %tmp_17_i_i_i_i to i5" [mSURF.cpp:125->mSURF.cpp:284]   --->   Operation 243 'trunc' 'tmp_87' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 244 [1/1] (0.00ns)   --->   "%tmp_68_i_i_i = call i26 @_ssdm_op_BitConcatenate.i26.i23.i3(i23 %tmp_17_i_i_i_i, i3 0)" [mSURF.cpp:125->mSURF.cpp:284]   --->   Operation 244 'bitconcatenate' 'tmp_68_i_i_i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 245 [1/1] (0.00ns)   --->   "%Lo_assign_2_i_i_i = sext i26 %tmp_68_i_i_i to i32" [mSURF.cpp:125->mSURF.cpp:284]   --->   Operation 245 'sext' 'Lo_assign_2_i_i_i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 246 [1/1] (1.96ns)   --->   "%tmp_88 = icmp ugt i32 %Lo_assign_2_i_i_i, %Hi_assign_2_cast_i_i" [mSURF.cpp:125->mSURF.cpp:284]   --->   Operation 246 'icmp' 'tmp_88' <Predicate = true> <Delay = 1.96> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 247 [1/1] (0.00ns)   --->   "%tmp_90 = trunc i27 %Hi_assign_2_i_i_i to i8" [mSURF.cpp:125->mSURF.cpp:284]   --->   Operation 247 'trunc' 'tmp_90' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 248 [1/2] (2.77ns)   --->   "%Dxy_V_4_load = load i8* %Dxy_V_4_addr, align 1" [mSURF.cpp:126->mSURF.cpp:284]   --->   Operation 248 'load' 'Dxy_V_4_load' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 12> <ROM>

State 11 <SV = 10> <Delay = 7.49>
ST_11 : Operation 249 [1/1] (0.00ns)   --->   "%p_Val2_load_2 = load i176* %p_Val2_s" [mSURF.cpp:125->mSURF.cpp:284]   --->   Operation 249 'load' 'p_Val2_load_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 250 [1/1] (0.00ns)   --->   "%tmp_66 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %tmp_64, i3 0)" [mSURF.cpp:123->mSURF.cpp:284]   --->   Operation 250 'bitconcatenate' 'tmp_66' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node tmp_78)   --->   "%tmp_68 = call i176 @llvm.part.select.i176(i176 %p_Val2_load_2, i32 175, i32 0)" [mSURF.cpp:123->mSURF.cpp:284]   --->   Operation 251 'partselect' 'tmp_68' <Predicate = (tmp_65)> <Delay = 0.00>
ST_11 : Operation 252 [1/1] (1.30ns)   --->   "%tmp_69 = sub i8 %tmp_66, %tmp_67" [mSURF.cpp:123->mSURF.cpp:284]   --->   Operation 252 'sub' 'tmp_69' <Predicate = (tmp_65)> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 253 [1/1] (1.30ns)   --->   "%tmp_70 = sub i8 -81, %tmp_66" [mSURF.cpp:123->mSURF.cpp:284]   --->   Operation 253 'sub' 'tmp_70' <Predicate = (tmp_65)> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 254 [1/1] (1.30ns)   --->   "%tmp_71 = sub i8 %tmp_67, %tmp_66" [mSURF.cpp:123->mSURF.cpp:284]   --->   Operation 254 'sub' 'tmp_71' <Predicate = (!tmp_65)> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node tmp_75)   --->   "%tmp_72 = select i1 %tmp_65, i8 %tmp_69, i8 %tmp_71" [mSURF.cpp:123->mSURF.cpp:284]   --->   Operation 255 'select' 'tmp_72' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node tmp_78)   --->   "%tmp_73 = select i1 %tmp_65, i176 %tmp_68, i176 %p_Val2_load_2" [mSURF.cpp:123->mSURF.cpp:284]   --->   Operation 256 'select' 'tmp_73' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node tmp_78)   --->   "%tmp_74 = select i1 %tmp_65, i8 %tmp_70, i8 %tmp_66" [mSURF.cpp:123->mSURF.cpp:284]   --->   Operation 257 'select' 'tmp_74' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 258 [1/1] (1.30ns) (out node of the LUT)   --->   "%tmp_75 = sub i8 -81, %tmp_72" [mSURF.cpp:123->mSURF.cpp:284]   --->   Operation 258 'sub' 'tmp_75' <Predicate = true> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node tmp_78)   --->   "%tmp_76 = zext i8 %tmp_74 to i176" [mSURF.cpp:123->mSURF.cpp:284]   --->   Operation 259 'zext' 'tmp_76' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%tmp_77 = zext i8 %tmp_75 to i176" [mSURF.cpp:123->mSURF.cpp:284]   --->   Operation 260 'zext' 'tmp_77' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 261 [1/1] (3.63ns) (out node of the LUT)   --->   "%tmp_78 = lshr i176 %tmp_73, %tmp_76" [mSURF.cpp:123->mSURF.cpp:284]   --->   Operation 261 'lshr' 'tmp_78' <Predicate = true> <Delay = 3.63> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%tmp_79 = lshr i176 -1, %tmp_77" [mSURF.cpp:123->mSURF.cpp:284]   --->   Operation 262 'lshr' 'tmp_79' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 263 [1/1] (2.55ns) (out node of the LUT)   --->   "%p_Result_s = and i176 %tmp_78, %tmp_79" [mSURF.cpp:123->mSURF.cpp:284]   --->   Operation 263 'and' 'p_Result_s' <Predicate = true> <Delay = 2.55> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 264 [1/1] (0.00ns)   --->   "%tmp_81 = trunc i176 %p_Result_s to i16" [mSURF.cpp:123->mSURF.cpp:284]   --->   Operation 264 'trunc' 'tmp_81' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 265 [1/1] (0.00ns)   --->   "%tmp_89 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %tmp_87, i3 0)" [mSURF.cpp:125->mSURF.cpp:284]   --->   Operation 265 'bitconcatenate' 'tmp_89' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node tmp_101)   --->   "%tmp_91 = call i176 @llvm.part.select.i176(i176 %p_Val2_load_2, i32 175, i32 0)" [mSURF.cpp:125->mSURF.cpp:284]   --->   Operation 266 'partselect' 'tmp_91' <Predicate = (tmp_88)> <Delay = 0.00>
ST_11 : Operation 267 [1/1] (1.30ns)   --->   "%tmp_92 = sub i8 %tmp_89, %tmp_90" [mSURF.cpp:125->mSURF.cpp:284]   --->   Operation 267 'sub' 'tmp_92' <Predicate = (tmp_88)> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 268 [1/1] (1.30ns)   --->   "%tmp_93 = sub i8 -81, %tmp_89" [mSURF.cpp:125->mSURF.cpp:284]   --->   Operation 268 'sub' 'tmp_93' <Predicate = (tmp_88)> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 269 [1/1] (1.30ns)   --->   "%tmp_94 = sub i8 %tmp_90, %tmp_89" [mSURF.cpp:125->mSURF.cpp:284]   --->   Operation 269 'sub' 'tmp_94' <Predicate = (!tmp_88)> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node tmp_98)   --->   "%tmp_95 = select i1 %tmp_88, i8 %tmp_92, i8 %tmp_94" [mSURF.cpp:125->mSURF.cpp:284]   --->   Operation 270 'select' 'tmp_95' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 271 [1/1] (0.00ns) (grouped into LUT with out node tmp_101)   --->   "%tmp_96 = select i1 %tmp_88, i176 %tmp_91, i176 %p_Val2_load_2" [mSURF.cpp:125->mSURF.cpp:284]   --->   Operation 271 'select' 'tmp_96' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 272 [1/1] (0.00ns) (grouped into LUT with out node tmp_101)   --->   "%tmp_97 = select i1 %tmp_88, i8 %tmp_93, i8 %tmp_89" [mSURF.cpp:125->mSURF.cpp:284]   --->   Operation 272 'select' 'tmp_97' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 273 [1/1] (1.30ns) (out node of the LUT)   --->   "%tmp_98 = sub i8 -81, %tmp_95" [mSURF.cpp:125->mSURF.cpp:284]   --->   Operation 273 'sub' 'tmp_98' <Predicate = true> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node tmp_101)   --->   "%tmp_99 = zext i8 %tmp_97 to i176" [mSURF.cpp:125->mSURF.cpp:284]   --->   Operation 274 'zext' 'tmp_99' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node p_Result_1)   --->   "%tmp_100 = zext i8 %tmp_98 to i176" [mSURF.cpp:125->mSURF.cpp:284]   --->   Operation 275 'zext' 'tmp_100' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 276 [1/1] (3.63ns) (out node of the LUT)   --->   "%tmp_101 = lshr i176 %tmp_96, %tmp_99" [mSURF.cpp:125->mSURF.cpp:284]   --->   Operation 276 'lshr' 'tmp_101' <Predicate = true> <Delay = 3.63> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 277 [1/1] (0.00ns) (grouped into LUT with out node p_Result_1)   --->   "%tmp_102 = lshr i176 -1, %tmp_100" [mSURF.cpp:125->mSURF.cpp:284]   --->   Operation 277 'lshr' 'tmp_102' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 278 [1/1] (2.55ns) (out node of the LUT)   --->   "%p_Result_1 = and i176 %tmp_101, %tmp_102" [mSURF.cpp:125->mSURF.cpp:284]   --->   Operation 278 'and' 'p_Result_1' <Predicate = true> <Delay = 2.55> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 279 [1/1] (0.00ns)   --->   "%tmp_104 = trunc i176 %p_Result_1 to i16" [mSURF.cpp:125->mSURF.cpp:284]   --->   Operation 279 'trunc' 'tmp_104' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 5.55>
ST_12 : Operation 280 [1/1] (5.55ns) (root node of the DSP)   --->   "%tmp_64_i_i_i = mul i16 %tmp_81, 801" [mSURF.cpp:123->mSURF.cpp:284]   --->   Operation 280 'mul' 'tmp_64_i_i_i' <Predicate = true> <Delay = 5.55> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 13 <SV = 12> <Delay = 7.09>
ST_13 : Operation 281 [1/1] (0.00ns)   --->   "%tmp_60 = zext i11 %cOffset to i16" [mSURF.cpp:123->mSURF.cpp:284]   --->   Operation 281 'zext' 'tmp_60' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 282 [1/1] (0.00ns)   --->   "%tmp_61 = zext i5 %tmp_59 to i16" [mSURF.cpp:123->mSURF.cpp:284]   --->   Operation 282 'zext' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 283 [1/1] (1.48ns)   --->   "%tmp_62 = add i16 %tmp_60, %tmp_61" [mSURF.cpp:123->mSURF.cpp:284]   --->   Operation 283 'add' 'tmp_62' <Predicate = true> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 284 [1/1] (1.54ns)   --->   "%tmp_65_i_i_i = add i16 %tmp_64_i_i_i, %tmp_62" [mSURF.cpp:123->mSURF.cpp:284]   --->   Operation 284 'add' 'tmp_65_i_i_i' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 285 [1/1] (0.00ns)   --->   "%tmp_65_cast_i_i_i = zext i16 %tmp_65_i_i_i to i64" [mSURF.cpp:123->mSURF.cpp:284]   --->   Operation 285 'zext' 'tmp_65_cast_i_i_i' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 286 [1/1] (0.00ns)   --->   "%sumBuf_addr_1 = getelementptr [17622 x i32]* @sumBuf, i64 0, i64 %tmp_65_cast_i_i_i" [mSURF.cpp:123->mSURF.cpp:284]   --->   Operation 286 'getelementptr' 'sumBuf_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 287 [2/2] (2.77ns)   --->   "%sumBuf_load = load i32* %sumBuf_addr_1, align 4" [mSURF.cpp:123->mSURF.cpp:284]   --->   Operation 287 'load' 'sumBuf_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 17622> <RAM>
ST_13 : Operation 288 [1/1] (0.00ns)   --->   "%tmp_83 = zext i11 %cOffset to i16" [mSURF.cpp:124->mSURF.cpp:284]   --->   Operation 288 'zext' 'tmp_83' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 289 [1/1] (0.00ns)   --->   "%tmp_84 = zext i4 %tmp_82 to i16" [mSURF.cpp:124->mSURF.cpp:284]   --->   Operation 289 'zext' 'tmp_84' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 290 [1/1] (1.48ns)   --->   "%tmp_85 = add i16 %tmp_83, %tmp_84" [mSURF.cpp:124->mSURF.cpp:284]   --->   Operation 290 'add' 'tmp_85' <Predicate = true> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 291 [1/1] (1.54ns)   --->   "%tmp_66_i_i_i = add i16 %tmp_64_i_i_i, %tmp_85" [mSURF.cpp:124->mSURF.cpp:284]   --->   Operation 291 'add' 'tmp_66_i_i_i' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 292 [1/1] (0.00ns)   --->   "%tmp_66_cast_i_i_i = zext i16 %tmp_66_i_i_i to i64" [mSURF.cpp:124->mSURF.cpp:284]   --->   Operation 292 'zext' 'tmp_66_cast_i_i_i' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 293 [1/1] (0.00ns)   --->   "%sumBuf_addr_2 = getelementptr [17622 x i32]* @sumBuf, i64 0, i64 %tmp_66_cast_i_i_i" [mSURF.cpp:124->mSURF.cpp:284]   --->   Operation 293 'getelementptr' 'sumBuf_addr_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 294 [2/2] (2.77ns)   --->   "%sumBuf_load_1 = load i32* %sumBuf_addr_2, align 4" [mSURF.cpp:124->mSURF.cpp:284]   --->   Operation 294 'load' 'sumBuf_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 17622> <RAM>
ST_13 : Operation 295 [1/1] (5.55ns) (root node of the DSP)   --->   "%tmp_69_i_i_i = mul i16 %tmp_104, 801" [mSURF.cpp:125->mSURF.cpp:284]   --->   Operation 295 'mul' 'tmp_69_i_i_i' <Predicate = true> <Delay = 5.55> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 296 [1/1] (1.54ns)   --->   "%tmp_70_i_i_i = add i16 %tmp_69_i_i_i, %tmp_62" [mSURF.cpp:125->mSURF.cpp:284]   --->   Operation 296 'add' 'tmp_70_i_i_i' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 297 [1/1] (1.54ns)   --->   "%tmp_71_i_i_i = add i16 %tmp_69_i_i_i, %tmp_85" [mSURF.cpp:126->mSURF.cpp:284]   --->   Operation 297 'add' 'tmp_71_i_i_i' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 4.66>
ST_14 : Operation 298 [1/2] (2.77ns)   --->   "%sumBuf_load = load i32* %sumBuf_addr_1, align 4" [mSURF.cpp:123->mSURF.cpp:284]   --->   Operation 298 'load' 'sumBuf_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 17622> <RAM>
ST_14 : Operation 299 [1/2] (2.77ns)   --->   "%sumBuf_load_1 = load i32* %sumBuf_addr_2, align 4" [mSURF.cpp:124->mSURF.cpp:284]   --->   Operation 299 'load' 'sumBuf_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 17622> <RAM>
ST_14 : Operation 300 [1/1] (0.00ns)   --->   "%tmp_70_cast_i_i_i = zext i16 %tmp_70_i_i_i to i64" [mSURF.cpp:125->mSURF.cpp:284]   --->   Operation 300 'zext' 'tmp_70_cast_i_i_i' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 301 [1/1] (0.00ns)   --->   "%sumBuf_addr_3 = getelementptr [17622 x i32]* @sumBuf, i64 0, i64 %tmp_70_cast_i_i_i" [mSURF.cpp:125->mSURF.cpp:284]   --->   Operation 301 'getelementptr' 'sumBuf_addr_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 302 [1/1] (0.00ns)   --->   "%tmp_71_cast_i_i_i = zext i16 %tmp_71_i_i_i to i64" [mSURF.cpp:126->mSURF.cpp:284]   --->   Operation 302 'zext' 'tmp_71_cast_i_i_i' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 303 [1/1] (0.00ns)   --->   "%sumBuf_addr_4 = getelementptr [17622 x i32]* @sumBuf, i64 0, i64 %tmp_71_cast_i_i_i" [mSURF.cpp:126->mSURF.cpp:284]   --->   Operation 303 'getelementptr' 'sumBuf_addr_4' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 304 [2/2] (2.77ns)   --->   "%sumBuf_load_2 = load i32* %sumBuf_addr_3, align 4" [mSURF.cpp:125->mSURF.cpp:284]   --->   Operation 304 'load' 'sumBuf_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 17622> <RAM>
ST_14 : Operation 305 [2/2] (2.77ns)   --->   "%sumBuf_load_3 = load i32* %sumBuf_addr_4, align 4" [mSURF.cpp:126->mSURF.cpp:284]   --->   Operation 305 'load' 'sumBuf_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 17622> <RAM>
ST_14 : Operation 306 [1/1] (1.89ns)   --->   "%tmp_20_i_i_i_i = sub i32 %sumBuf_load, %sumBuf_load_1" [mSURF.cpp:124->mSURF.cpp:284]   --->   Operation 306 'sub' 'tmp_20_i_i_i_i' <Predicate = true> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.35>
ST_15 : Operation 307 [1/2] (2.77ns)   --->   "%sumBuf_load_2 = load i32* %sumBuf_addr_3, align 4" [mSURF.cpp:125->mSURF.cpp:284]   --->   Operation 307 'load' 'sumBuf_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 17622> <RAM>
ST_15 : Operation 308 [1/2] (2.77ns)   --->   "%sumBuf_load_3 = load i32* %sumBuf_addr_4, align 4" [mSURF.cpp:126->mSURF.cpp:284]   --->   Operation 308 'load' 'sumBuf_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 17622> <RAM>
ST_15 : Operation 309 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_21_i_i_i_i = sub i32 %tmp_20_i_i_i_i, %sumBuf_load_2" [mSURF.cpp:125->mSURF.cpp:284]   --->   Operation 309 'sub' 'tmp_21_i_i_i_i' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 310 [1/1] (3.58ns) (root node of TernaryAdder)   --->   "%tmp_V = add i32 %tmp_21_i_i_i_i, %sumBuf_load_3" [mSURF.cpp:126->mSURF.cpp:284]   --->   Operation 310 'add' 'tmp_V' <Predicate = true> <Delay = 3.58> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 16 <SV = 15> <Delay = 7.05>
ST_16 : Operation 311 [1/1] (0.00ns)   --->   "%Dxy_V_4_load_cast_i_s = sext i8 %Dxy_V_4_load to i32" [mSURF.cpp:126->mSURF.cpp:284]   --->   Operation 311 'sext' 'Dxy_V_4_load_cast_i_s' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 312 [1/1] (7.05ns)   --->   "%r_V_i_i_i_i = mul i32 %tmp_V, %Dxy_V_4_load_cast_i_s" [mSURF.cpp:126->mSURF.cpp:284]   --->   Operation 312 'mul' 'r_V_i_i_i_i' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 1.89>
ST_17 : Operation 313 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @p_str5) nounwind" [mSURF.cpp:121->mSURF.cpp:284]   --->   Operation 313 'specloopname' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 314 [1/1] (1.89ns)   --->   "%d_V = add i32 %p_Val2_11, %r_V_i_i_i_i" [mSURF.cpp:126->mSURF.cpp:284]   --->   Operation 314 'add' 'd_V' <Predicate = true> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 315 [1/1] (0.00ns)   --->   "br label %7" [mSURF.cpp:120->mSURF.cpp:284]   --->   Operation 315 'br' <Predicate = true> <Delay = 0.00>

State 18 <SV = 9> <Delay = 8.08>
ST_18 : Operation 316 [1/1] (0.00ns)   --->   "%r_V = sext i32 %tmp_26_i_i_i_i2_i_i_s to i64" [mSURF.cpp:285]   --->   Operation 316 'sext' 'r_V' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 317 [1/1] (0.00ns)   --->   "%tmp_29_i_i_i_i_i_i_i = sext i32 %tmp_27_i_i_i_i1_i_i_s to i64" [mSURF.cpp:285]   --->   Operation 317 'sext' 'tmp_29_i_i_i_i_i_i_i' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 318 [1/1] (7.05ns)   --->   "%r_V_8 = mul nsw i64 %tmp_29_i_i_i_i_i_i_i, %r_V" [mSURF.cpp:285]   --->   Operation 318 'mul' 'r_V_8' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 319 [1/1] (0.00ns)   --->   "%r_V_6_cast_i_i_i_i_i = sext i43 %r_V_6 to i73" [mSURF.cpp:285]   --->   Operation 319 'sext' 'r_V_6_cast_i_i_i_i_i' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 320 [1/1] (0.00ns)   --->   "%tmp_31_cast_i_i_i_i_s = sext i32 %p_Val2_11 to i73" [mSURF.cpp:285]   --->   Operation 320 'sext' 'tmp_31_cast_i_i_i_i_s' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 321 [1/1] (8.08ns)   --->   "%r_V_9 = mul i73 %tmp_31_cast_i_i_i_i_s, %r_V_6_cast_i_i_i_i_i" [mSURF.cpp:285]   --->   Operation 321 'mul' 'r_V_9' <Predicate = true> <Delay = 8.08> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 10> <Delay = 8.14>
ST_19 : Operation 322 [1/1] (0.00ns)   --->   "%lhs_V = call i74 @_ssdm_op_BitConcatenate.i74.i64.i10(i64 %r_V_8, i10 0)" [mSURF.cpp:285]   --->   Operation 322 'bitconcatenate' 'lhs_V' <Predicate = (or_cond_i_i_i_i_i_i_s)> <Delay = 0.00>
ST_19 : Operation 323 [1/1] (0.00ns)   --->   "%rhs_V_1_cast_i_i_i_i = sext i73 %r_V_9 to i74" [mSURF.cpp:285]   --->   Operation 323 'sext' 'rhs_V_1_cast_i_i_i_i' <Predicate = (or_cond_i_i_i_i_i_i_s)> <Delay = 0.00>
ST_19 : Operation 324 [1/1] (2.85ns)   --->   "%ret_V_1 = sub i74 %lhs_V, %rhs_V_1_cast_i_i_i_i" [mSURF.cpp:285]   --->   Operation 324 'sub' 'ret_V_1' <Predicate = (or_cond_i_i_i_i_i_i_s)> <Delay = 2.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 325 [1/1] (0.00ns)   --->   "%p_Val2_5 = call i32 @_ssdm_op_PartSelect.i32.i74.i32.i32(i74 %ret_V_1, i32 20, i32 51)" [mSURF.cpp:285]   --->   Operation 325 'partselect' 'p_Val2_5' <Predicate = (or_cond_i_i_i_i_i_i_s)> <Delay = 0.00>
ST_19 : Operation 326 [1/1] (0.00ns)   --->   "%tmp_58 = call i1 @_ssdm_op_BitSelect.i1.i74.i32(i74 %ret_V_1, i32 19)" [mSURF.cpp:285]   --->   Operation 326 'bitselect' 'tmp_58' <Predicate = (or_cond_i_i_i_i_i_i_s)> <Delay = 0.00>
ST_19 : Operation 327 [1/1] (0.00ns)   --->   "%tmp_35_cast_i_i_i_i_s = zext i1 %tmp_58 to i32" [mSURF.cpp:285]   --->   Operation 327 'zext' 'tmp_35_cast_i_i_i_i_s' <Predicate = (or_cond_i_i_i_i_i_i_s)> <Delay = 0.00>
ST_19 : Operation 328 [1/1] (1.89ns)   --->   "%p_Val2_12 = add nsw i32 %tmp_35_cast_i_i_i_i_s, %p_Val2_5" [mSURF.cpp:285]   --->   Operation 328 'add' 'p_Val2_12' <Predicate = (or_cond_i_i_i_i_i_i_s)> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 329 [1/1] (0.96ns)   --->   "switch i2 %k_i_i_i_i_i_i_i, label %_ZN13ap_fixed_baseILi97ELi67ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi44ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i._crit_edge.i.i.i.i.i.i.i [
    i2 0, label %8
    i2 1, label %9
    i2 -2, label %10
  ]" [mSURF.cpp:287]   --->   Operation 329 'switch' <Predicate = (or_cond_i_i_i_i_i_i_s)> <Delay = 0.96>
ST_19 : Operation 330 [1/1] (3.40ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %det2_V_V6, i32 %p_Val2_12)" [mSURF.cpp:301]   --->   Operation 330 'write' <Predicate = (or_cond_i_i_i_i_i_i_s & k_i_i_i_i_i_i_i == 2)> <Delay = 3.40> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_19 : Operation 331 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi97ELi67ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi44ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i._crit_edge.i.i.i.i.i.i.i" [mSURF.cpp:305]   --->   Operation 331 'br' <Predicate = (or_cond_i_i_i_i_i_i_s & k_i_i_i_i_i_i_i == 2)> <Delay = 0.00>
ST_19 : Operation 332 [1/1] (3.40ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %det1_V_V3, i32 %p_Val2_12)" [mSURF.cpp:295]   --->   Operation 332 'write' <Predicate = (or_cond_i_i_i_i_i_i_s & k_i_i_i_i_i_i_i == 1)> <Delay = 3.40> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_19 : Operation 333 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi97ELi67ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi44ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i._crit_edge.i.i.i.i.i.i.i" [mSURF.cpp:299]   --->   Operation 333 'br' <Predicate = (or_cond_i_i_i_i_i_i_s & k_i_i_i_i_i_i_i == 1)> <Delay = 0.00>
ST_19 : Operation 334 [1/1] (3.40ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %det0_V_V, i32 %p_Val2_12)" [mSURF.cpp:289]   --->   Operation 334 'write' <Predicate = (or_cond_i_i_i_i_i_i_s & k_i_i_i_i_i_i_i == 0)> <Delay = 3.40> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_19 : Operation 335 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi97ELi67ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi44ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i._crit_edge.i.i.i.i.i.i.i" [mSURF.cpp:293]   --->   Operation 335 'br' <Predicate = (or_cond_i_i_i_i_i_i_s & k_i_i_i_i_i_i_i == 0)> <Delay = 0.00>
ST_19 : Operation 336 [1/1] (0.00ns)   --->   "br label %._crit_edge9.i.i.i.i.i.i.i" [mSURF.cpp:330]   --->   Operation 336 'br' <Predicate = (or_cond_i_i_i_i_i_i_s)> <Delay = 0.00>
ST_19 : Operation 337 [1/1] (0.00ns)   --->   "br label %5" [mSURF.cpp:245]   --->   Operation 337 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ det0_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ det1_V_V3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ det2_V_V6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ this_assign_1_reload]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ this_assign_1_reload_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ keyPoints_V_offset]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ pointNumber_offset]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ keyPoints_V_offset_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ pointNumber_offset_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ MSB_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ sum_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ sumBuf]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ sizes]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ Dx_V_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Dx_V_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Dx_V_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Dx_V_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Dx_V_4]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Dy_V_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Dy_V_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Dy_V_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Dy_V_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Dy_V_4]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Dxy_V_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ Dxy_V_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ Dxy_V_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ Dxy_V_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ Dxy_V_4]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_Val2_s               (alloca           ) [ 00111111111111111111]
StgValue_21            (specinterface    ) [ 00000000000000000000]
StgValue_22            (specinterface    ) [ 00000000000000000000]
StgValue_23            (specinterface    ) [ 00000000000000000000]
StgValue_24            (specinterface    ) [ 00000000000000000000]
StgValue_25            (specinterface    ) [ 00000000000000000000]
StgValue_26            (specinterface    ) [ 00000000000000000000]
StgValue_27            (specinterface    ) [ 00000000000000000000]
StgValue_28            (specinterface    ) [ 00000000000000000000]
StgValue_29            (specinterface    ) [ 00000000000000000000]
StgValue_30            (specinterface    ) [ 00000000000000000000]
StgValue_31            (specinterface    ) [ 00000000000000000000]
StgValue_32            (specinterface    ) [ 00000000000000000000]
StgValue_33            (specinterface    ) [ 00000000000000000000]
StgValue_34            (specinterface    ) [ 00000000000000000000]
StgValue_35            (specinterface    ) [ 00000000000000000000]
StgValue_36            (specinterface    ) [ 00000000000000000000]
StgValue_37            (specinterface    ) [ 00000000000000000000]
StgValue_38            (specinterface    ) [ 00000000000000000000]
StgValue_39            (specinterface    ) [ 00000000000000000000]
StgValue_40            (specinterface    ) [ 00000000000000000000]
StgValue_41            (specinterface    ) [ 00000000000000000000]
StgValue_42            (specinterface    ) [ 00000000000000000000]
StgValue_43            (specinterface    ) [ 00000000000000000000]
StgValue_44            (specinterface    ) [ 00000000000000000000]
StgValue_45            (specinterface    ) [ 00000000000000000000]
StgValue_46            (specinterface    ) [ 00000000000000000000]
StgValue_47            (specinterface    ) [ 00000000000000000000]
StgValue_48            (specinterface    ) [ 00000000000000000000]
keyPoints_V_offset_r   (read             ) [ 00000000000000000000]
pointNumber_offset_r   (read             ) [ 00000000000000000000]
StgValue_51            (specinterface    ) [ 00000000000000000000]
StgValue_52            (specinterface    ) [ 00000000000000000000]
StgValue_53            (specinterface    ) [ 00000000000000000000]
StgValue_54            (specinterface    ) [ 00000000000000000000]
StgValue_55            (specinterface    ) [ 00000000000000000000]
StgValue_56            (specinterface    ) [ 00000000000000000000]
StgValue_57            (specinterface    ) [ 00000000000000000000]
StgValue_58            (specinterface    ) [ 00000000000000000000]
StgValue_59            (specinterface    ) [ 00000000000000000000]
StgValue_60            (specinterface    ) [ 00000000000000000000]
StgValue_61            (specinterface    ) [ 00000000000000000000]
StgValue_62            (specinterface    ) [ 00000000000000000000]
StgValue_63            (specinterface    ) [ 00000000000000000000]
StgValue_64            (write            ) [ 00000000000000000000]
StgValue_65            (specinterface    ) [ 00000000000000000000]
StgValue_66            (write            ) [ 00000000000000000000]
StgValue_67            (specinterface    ) [ 00000000000000000000]
StgValue_68            (specinterface    ) [ 00000000000000000000]
StgValue_69            (specinterface    ) [ 00000000000000000000]
StgValue_70            (specinterface    ) [ 00000000000000000000]
StgValue_71            (specinterface    ) [ 00000000000000000000]
StgValue_72            (specinterface    ) [ 00000000000000000000]
StgValue_73            (specinterface    ) [ 00000000000000000000]
StgValue_74            (specinterface    ) [ 00000000000000000000]
StgValue_75            (specinterface    ) [ 00000000000000000000]
StgValue_76            (specinterface    ) [ 00000000000000000000]
StgValue_77            (specinterface    ) [ 00000000000000000000]
StgValue_78            (specinterface    ) [ 00000000000000000000]
StgValue_79            (specinterface    ) [ 00000000000000000000]
StgValue_80            (specinterface    ) [ 00000000000000000000]
StgValue_81            (specinterface    ) [ 00000000000000000000]
this_assign_1_reload_1 (read             ) [ 00000000000000000000]
StgValue_83            (specinterface    ) [ 00000000000000000000]
StgValue_84            (specinterface    ) [ 00000000000000000000]
StgValue_85            (specinterface    ) [ 00000000000000000000]
StgValue_86            (write            ) [ 00000000000000000000]
StgValue_87            (specinterface    ) [ 00000000000000000000]
StgValue_88            (specinterface    ) [ 00000000000000000000]
StgValue_89            (br               ) [ 01111111111111111111]
rIndex_i_i_i_i_i_i_i   (phi              ) [ 00100000000000000000]
val_assign_i_i_i       (phi              ) [ 00101111111111111111]
tmp                    (trunc            ) [ 00000000000000000000]
exitcond1_i_i_i_i_i_s  (icmp             ) [ 00111111111111111111]
StgValue_94            (speclooptripcount) [ 00000000000000000000]
r                      (add              ) [ 01111111111111111111]
StgValue_96            (br               ) [ 00000000000000000000]
StgValue_97            (specloopname     ) [ 00000000000000000000]
tmp_23_i_i_i_i_i_i_i   (specregionbegin  ) [ 00011111111111111111]
tmp_i_i_i_i_i_i_i      (icmp             ) [ 00000000000000000000]
rIndex                 (add              ) [ 00000000000000000000]
rIndex_1               (select           ) [ 01111111111111111111]
tmp_i_i_i_i_i_i_i_38   (icmp             ) [ 00111111111111111111]
p_Val2_load            (load             ) [ 00000000000000000000]
StgValue_104           (br               ) [ 00000000000000000000]
tmp_54                 (trunc            ) [ 00000000000000000000]
p_Val2_1               (load             ) [ 00000000000000000000]
p_Result_3             (partset          ) [ 00000000000000000000]
StgValue_108           (store            ) [ 00000000000000000000]
r_V_8_i_i_i            (partselect       ) [ 00000000000000000000]
tmp_55                 (trunc            ) [ 00000000000000000000]
tmp_55_i_i_i           (or               ) [ 00000000000000000000]
ret_V                  (bitconcatenate   ) [ 00000000000000000000]
StgValue_113           (store            ) [ 00000000000000000000]
StgValue_114           (br               ) [ 00000000000000000000]
Lo_assign_i_i_i        (bitconcatenate   ) [ 00000000000000000000]
Hi_assign_i_i_i        (or               ) [ 00000000000000000000]
tmp_V_4                (zext             ) [ 00000000000000000000]
tmp_36                 (icmp             ) [ 00000000000000000000]
tmp_37                 (sub              ) [ 00000000000000000000]
tmp_38                 (select           ) [ 00000000000000000000]
tmp_39                 (select           ) [ 00000000000000000000]
tmp_40                 (select           ) [ 00000000000000000000]
tmp_41                 (sub              ) [ 00000000000000000000]
tmp_42                 (zext             ) [ 00000000000000000000]
tmp_43                 (zext             ) [ 00000000000000000000]
tmp_44                 (zext             ) [ 00000000000000000000]
tmp_45                 (shl              ) [ 00000000000000000000]
tmp_46                 (partselect       ) [ 00000000000000000000]
tmp_47                 (select           ) [ 00000000000000000000]
tmp_48                 (shl              ) [ 00000000000000000000]
tmp_49                 (lshr             ) [ 00000000000000000000]
p_demorgan             (and              ) [ 00000000000000000000]
tmp_50                 (xor              ) [ 00000000000000000000]
tmp_51                 (and              ) [ 00000000000000000000]
tmp_52                 (and              ) [ 00000000000000000000]
p_Result_2             (or               ) [ 00000000000000000000]
StgValue_137           (store            ) [ 00000000000000000000]
StgValue_138           (br               ) [ 00000000000000000000]
tmp_56                 (trunc            ) [ 00000000000000000000]
tmp_57_i_i_i           (mul              ) [ 00011111111111111111]
val_assign_i_i_i_i_s   (select           ) [ 00000000000000000000]
val_assign_cast_i_i    (zext             ) [ 00011111111111111111]
StgValue_143           (br               ) [ 00111111111111111111]
StgValue_144           (ret              ) [ 00000000000000000000]
c_i_i_i_i_i_i_i        (phi              ) [ 00010000000000000000]
c_cast_i_i_i_i_i_i_i   (zext             ) [ 00001111111111111111]
exitcond2_i_i_i_i_i_s  (icmp             ) [ 00111111111111111111]
StgValue_148           (speclooptripcount) [ 00000000000000000000]
c                      (add              ) [ 00111111111111111111]
StgValue_150           (br               ) [ 00000000000000000000]
StgValue_151           (specloopname     ) [ 00000000000000000000]
tmp_24_i_i_i_i_i_i_i   (specregionbegin  ) [ 00001111111111111111]
tmp_19_i_i_i_i_cast_s  (zext             ) [ 00000000000000000000]
tmp_58_i_i_i           (add              ) [ 00000000000000000000]
tmp_58_cast_i_i_i      (sext             ) [ 00000000000000000000]
sumBuf_addr            (getelementptr    ) [ 00000000000000000000]
tmp_57                 (read             ) [ 00000000000000000000]
StgValue_158           (store            ) [ 00000000000000000000]
StgValue_159           (br               ) [ 00111111111111111111]
empty_40               (specregionend    ) [ 00000000000000000000]
StgValue_161           (br               ) [ 01111111111111111111]
k_i_i_i_i_i_i_i        (phi              ) [ 00001111111111111111]
exitcond_i_i_i_i_i_i   (icmp             ) [ 00111111111111111111]
StgValue_164           (speclooptripcount) [ 00000000000000000000]
k                      (add              ) [ 00111111111111111111]
StgValue_166           (br               ) [ 00000000000000000000]
tmp_21_i_i_i_i_i_i_i   (zext             ) [ 00000000000000000000]
sizes_addr             (getelementptr    ) [ 00000100000000000000]
empty                  (specregionend    ) [ 00000000000000000000]
StgValue_171           (br               ) [ 00111111111111111111]
StgValue_172           (specloopname     ) [ 00000000000000000000]
sizes_load             (load             ) [ 00000000000000000000]
sizes_load_cast3_i_i   (zext             ) [ 00000000000000000000]
sizes_load_cast2_i_i   (zext             ) [ 00000000000000000000]
sizes_load_cast2_i_i_1 (zext             ) [ 00000000000000000000]
cOffset                (sub              ) [ 00000011111111111100]
tmp_22_i_i_i_i_i_i_i   (icmp             ) [ 00000000000000000000]
tmp_25_i_i_i_i_i_i_i   (icmp             ) [ 00000000000000000000]
or_cond_i_i_i_i_i_i_s  (and              ) [ 00111111111111111111]
StgValue_181           (br               ) [ 00000000000000000000]
p_Val2_load_1          (load             ) [ 00000011100000000000]
rOffset                (sub              ) [ 00000011100000000000]
tmp_26_i_i_i_i2_i_i_s  (call             ) [ 00000001111111111110]
tmp_27_i_i_i_i1_i_i_s  (call             ) [ 00000000011111111110]
tmp_59_i_i_i           (bitconcatenate   ) [ 00000000000000000000]
tmp_60_cast_i_i_i      (zext             ) [ 00000000011111111100]
tmp_i_cast1_i_i_i      (sext             ) [ 00000000011111111100]
tmp_i_cast_i_i_i       (sext             ) [ 00000000000000000000]
tmp_1_i_i_i_i          (add              ) [ 00000000000000000000]
tmp_1_i_cast_i_i_i     (sext             ) [ 00000000011111111100]
StgValue_194           (br               ) [ 00111111111111111111]
p_Val2_11              (phi              ) [ 00000000011111111110]
kn_i_i_i_i             (phi              ) [ 00000000010000000000]
exitcond_i_i_i_i       (icmp             ) [ 00111111111111111111]
StgValue_198           (speclooptripcount) [ 00000000000000000000]
kn                     (add              ) [ 00111111111111111111]
StgValue_200           (br               ) [ 00000000000000000000]
tmp_i_cast_i_i_i_39    (zext             ) [ 00000000000000000000]
tmp_61_i_i_i           (add              ) [ 00000000000000000000]
tmp_61_cast_i_i_i      (zext             ) [ 00000000000000000000]
Dxy_V_0_addr           (getelementptr    ) [ 00000000001000000000]
Dxy_V_1_addr           (getelementptr    ) [ 00000000001000000000]
Dxy_V_2_addr           (getelementptr    ) [ 00000000001000000000]
Dxy_V_3_addr           (getelementptr    ) [ 00000000001000000000]
Dxy_V_4_addr           (getelementptr    ) [ 00000000001000000000]
tmp_30_cast_i_i_i_i_s  (sext             ) [ 00000000000000000000]
r_V_6                  (mul              ) [ 00000000000000000010]
p_Val2_7               (load             ) [ 00000000000000000000]
tmp_59                 (partselect       ) [ 00000000000111000000]
p_Val2_8               (load             ) [ 00000000000000000000]
tmp_63                 (partselect       ) [ 00000000000000000000]
tmp_4_i_cast_i_i_i     (zext             ) [ 00000000000000000000]
tmp_5_i_i_i_i          (add              ) [ 00000000000000000000]
tmp_62_i_i_i           (bitconcatenate   ) [ 00000000000000000000]
tmp_7_i_cast_i_i_i     (sext             ) [ 00000000000000000000]
Hi_assign_1_i_i_i      (add              ) [ 00000000000000000000]
Hi_assign_1_cast_i_i   (sext             ) [ 00000000000000000000]
tmp_8_i_i_i_i          (add              ) [ 00000000000000000000]
tmp_64                 (trunc            ) [ 00000000000100000000]
tmp_63_i_i_i           (bitconcatenate   ) [ 00000000000000000000]
Lo_assign_1_i_i_i      (sext             ) [ 00000000000000000000]
tmp_65                 (icmp             ) [ 00000000000100000000]
tmp_67                 (trunc            ) [ 00000000000100000000]
p_Val2_9               (load             ) [ 00000000000000000000]
tmp_82                 (partselect       ) [ 00000000000111000000]
p_Val2_10              (load             ) [ 00000000000000000000]
tmp_86                 (partselect       ) [ 00000000000000000000]
tmp_13_i_cast_i_i_i    (zext             ) [ 00000000000000000000]
tmp_14_i_i_i_i         (add              ) [ 00000000000000000000]
tmp_67_i_i_i           (bitconcatenate   ) [ 00000000000000000000]
tmp_16_i_cast_i_i_i    (sext             ) [ 00000000000000000000]
Hi_assign_2_i_i_i      (add              ) [ 00000000000000000000]
Hi_assign_2_cast_i_i   (sext             ) [ 00000000000000000000]
tmp_17_i_i_i_i         (add              ) [ 00000000000000000000]
tmp_87                 (trunc            ) [ 00000000000100000000]
tmp_68_i_i_i           (bitconcatenate   ) [ 00000000000000000000]
Lo_assign_2_i_i_i      (sext             ) [ 00000000000000000000]
tmp_88                 (icmp             ) [ 00000000000100000000]
tmp_90                 (trunc            ) [ 00000000000100000000]
Dxy_V_4_load           (load             ) [ 00000000000111111000]
p_Val2_load_2          (load             ) [ 00000000000000000000]
tmp_66                 (bitconcatenate   ) [ 00000000000000000000]
tmp_68                 (partselect       ) [ 00000000000000000000]
tmp_69                 (sub              ) [ 00000000000000000000]
tmp_70                 (sub              ) [ 00000000000000000000]
tmp_71                 (sub              ) [ 00000000000000000000]
tmp_72                 (select           ) [ 00000000000000000000]
tmp_73                 (select           ) [ 00000000000000000000]
tmp_74                 (select           ) [ 00000000000000000000]
tmp_75                 (sub              ) [ 00000000000000000000]
tmp_76                 (zext             ) [ 00000000000000000000]
tmp_77                 (zext             ) [ 00000000000000000000]
tmp_78                 (lshr             ) [ 00000000000000000000]
tmp_79                 (lshr             ) [ 00000000000000000000]
p_Result_s             (and              ) [ 00000000000000000000]
tmp_81                 (trunc            ) [ 00000000000010000000]
tmp_89                 (bitconcatenate   ) [ 00000000000000000000]
tmp_91                 (partselect       ) [ 00000000000000000000]
tmp_92                 (sub              ) [ 00000000000000000000]
tmp_93                 (sub              ) [ 00000000000000000000]
tmp_94                 (sub              ) [ 00000000000000000000]
tmp_95                 (select           ) [ 00000000000000000000]
tmp_96                 (select           ) [ 00000000000000000000]
tmp_97                 (select           ) [ 00000000000000000000]
tmp_98                 (sub              ) [ 00000000000000000000]
tmp_99                 (zext             ) [ 00000000000000000000]
tmp_100                (zext             ) [ 00000000000000000000]
tmp_101                (lshr             ) [ 00000000000000000000]
tmp_102                (lshr             ) [ 00000000000000000000]
p_Result_1             (and              ) [ 00000000000000000000]
tmp_104                (trunc            ) [ 00000000000011000000]
tmp_64_i_i_i           (mul              ) [ 00000000000001000000]
tmp_60                 (zext             ) [ 00000000000000000000]
tmp_61                 (zext             ) [ 00000000000000000000]
tmp_62                 (add              ) [ 00000000000000000000]
tmp_65_i_i_i           (add              ) [ 00000000000000000000]
tmp_65_cast_i_i_i      (zext             ) [ 00000000000000000000]
sumBuf_addr_1          (getelementptr    ) [ 00000000000000100000]
tmp_83                 (zext             ) [ 00000000000000000000]
tmp_84                 (zext             ) [ 00000000000000000000]
tmp_85                 (add              ) [ 00000000000000000000]
tmp_66_i_i_i           (add              ) [ 00000000000000000000]
tmp_66_cast_i_i_i      (zext             ) [ 00000000000000000000]
sumBuf_addr_2          (getelementptr    ) [ 00000000000000100000]
tmp_69_i_i_i           (mul              ) [ 00000000000000000000]
tmp_70_i_i_i           (add              ) [ 00000000000000100000]
tmp_71_i_i_i           (add              ) [ 00000000000000100000]
sumBuf_load            (load             ) [ 00000000000000000000]
sumBuf_load_1          (load             ) [ 00000000000000000000]
tmp_70_cast_i_i_i      (zext             ) [ 00000000000000000000]
sumBuf_addr_3          (getelementptr    ) [ 00000000000000010000]
tmp_71_cast_i_i_i      (zext             ) [ 00000000000000000000]
sumBuf_addr_4          (getelementptr    ) [ 00000000000000010000]
tmp_20_i_i_i_i         (sub              ) [ 00000000000000010000]
sumBuf_load_2          (load             ) [ 00000000000000000000]
sumBuf_load_3          (load             ) [ 00000000000000000000]
tmp_21_i_i_i_i         (sub              ) [ 00000000000000000000]
tmp_V                  (add              ) [ 00000000000000001000]
Dxy_V_4_load_cast_i_s  (sext             ) [ 00000000000000000000]
r_V_i_i_i_i            (mul              ) [ 00000000000000000100]
StgValue_313           (specloopname     ) [ 00000000000000000000]
d_V                    (add              ) [ 00111111111111111111]
StgValue_315           (br               ) [ 00111111111111111111]
r_V                    (sext             ) [ 00000000000000000000]
tmp_29_i_i_i_i_i_i_i   (sext             ) [ 00000000000000000000]
r_V_8                  (mul              ) [ 00111100000000000001]
r_V_6_cast_i_i_i_i_i   (sext             ) [ 00000000000000000000]
tmp_31_cast_i_i_i_i_s  (sext             ) [ 00000000000000000000]
r_V_9                  (mul              ) [ 00111100000000000001]
lhs_V                  (bitconcatenate   ) [ 00000000000000000000]
rhs_V_1_cast_i_i_i_i   (sext             ) [ 00000000000000000000]
ret_V_1                (sub              ) [ 00000000000000000000]
p_Val2_5               (partselect       ) [ 00000000000000000000]
tmp_58                 (bitselect        ) [ 00000000000000000000]
tmp_35_cast_i_i_i_i_s  (zext             ) [ 00000000000000000000]
p_Val2_12              (add              ) [ 00000000000000000000]
StgValue_329           (switch           ) [ 00000000000000000000]
StgValue_330           (write            ) [ 00000000000000000000]
StgValue_331           (br               ) [ 00000000000000000000]
StgValue_332           (write            ) [ 00000000000000000000]
StgValue_333           (br               ) [ 00000000000000000000]
StgValue_334           (write            ) [ 00000000000000000000]
StgValue_335           (br               ) [ 00000000000000000000]
StgValue_336           (br               ) [ 00000000000000000000]
StgValue_337           (br               ) [ 00111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="det0_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="det0_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="det1_V_V3">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="det1_V_V3"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="det2_V_V6">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="det2_V_V6"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="this_assign_1_reload">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_assign_1_reload"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="this_assign_1_reload_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_assign_1_reload_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="keyPoints_V_offset">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="keyPoints_V_offset"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="pointNumber_offset">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pointNumber_offset"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="keyPoints_V_offset_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="keyPoints_V_offset_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="pointNumber_offset_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pointNumber_offset_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="MSB_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MSB_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="sum_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="sumBuf">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sumBuf"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="sizes">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sizes"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="Dx_V_0">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Dx_V_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="Dx_V_1">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Dx_V_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="Dx_V_2">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Dx_V_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="Dx_V_3">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Dx_V_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="Dx_V_4">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Dx_V_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="Dy_V_0">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Dy_V_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="Dy_V_1">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Dy_V_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="Dy_V_2">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Dy_V_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="Dy_V_3">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Dy_V_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="Dy_V_4">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Dy_V_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="Dxy_V_2">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Dxy_V_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="Dxy_V_3">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Dxy_V_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="Dxy_V_0">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Dxy_V_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="Dxy_V_1">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Dxy_V_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="Dxy_V_4">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Dxy_V_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.set.i176.i8"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i168.i176.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i176.i8.i168"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i5.i3"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i176"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="calcHaarPattern_x_y"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i15.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i26.i23.i3"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i14.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i74.i64.i10"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i74.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i74.i32"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="196" class="1004" name="p_Val2_s_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="1" index="1" bw="176" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="keyPoints_V_offset_r_read_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="0"/>
<pin id="202" dir="0" index="1" bw="32" slack="0"/>
<pin id="203" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="keyPoints_V_offset_r/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="pointNumber_offset_r_read_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="0"/>
<pin id="208" dir="0" index="1" bw="32" slack="0"/>
<pin id="209" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="pointNumber_offset_r/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="StgValue_64_write_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="0" slack="0"/>
<pin id="214" dir="0" index="1" bw="32" slack="0"/>
<pin id="215" dir="0" index="2" bw="32" slack="0"/>
<pin id="216" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_64/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="StgValue_66_write_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="0" slack="0"/>
<pin id="222" dir="0" index="1" bw="32" slack="0"/>
<pin id="223" dir="0" index="2" bw="32" slack="0"/>
<pin id="224" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_66/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="this_assign_1_reload_1_read_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="0"/>
<pin id="230" dir="0" index="1" bw="32" slack="0"/>
<pin id="231" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="this_assign_1_reload_1/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="StgValue_86_write_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="0" slack="0"/>
<pin id="236" dir="0" index="1" bw="32" slack="0"/>
<pin id="237" dir="0" index="2" bw="32" slack="0"/>
<pin id="238" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_86/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="tmp_57_read_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="0"/>
<pin id="244" dir="0" index="1" bw="32" slack="0"/>
<pin id="245" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_57/3 "/>
</bind>
</comp>

<comp id="248" class="1004" name="StgValue_330_write_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="0" slack="0"/>
<pin id="250" dir="0" index="1" bw="32" slack="0"/>
<pin id="251" dir="0" index="2" bw="32" slack="0"/>
<pin id="252" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_330/19 "/>
</bind>
</comp>

<comp id="255" class="1004" name="StgValue_332_write_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="0" slack="0"/>
<pin id="257" dir="0" index="1" bw="32" slack="0"/>
<pin id="258" dir="0" index="2" bw="32" slack="0"/>
<pin id="259" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_332/19 "/>
</bind>
</comp>

<comp id="262" class="1004" name="StgValue_334_write_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="0" slack="0"/>
<pin id="264" dir="0" index="1" bw="32" slack="0"/>
<pin id="265" dir="0" index="2" bw="32" slack="0"/>
<pin id="266" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_334/19 "/>
</bind>
</comp>

<comp id="269" class="1004" name="sumBuf_addr_gep_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="0"/>
<pin id="271" dir="0" index="1" bw="1" slack="0"/>
<pin id="272" dir="0" index="2" bw="16" slack="0"/>
<pin id="273" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sumBuf_addr/3 "/>
</bind>
</comp>

<comp id="276" class="1004" name="grp_access_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="15" slack="0"/>
<pin id="278" dir="0" index="1" bw="32" slack="0"/>
<pin id="279" dir="0" index="2" bw="0" slack="0"/>
<pin id="376" dir="0" index="4" bw="15" slack="2147483647"/>
<pin id="377" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="378" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="280" dir="1" index="3" bw="32" slack="0"/>
<pin id="379" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_158/3 sumBuf_load/13 sumBuf_load_1/13 sumBuf_load_2/14 sumBuf_load_3/14 "/>
</bind>
</comp>

<comp id="283" class="1004" name="sizes_addr_gep_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="5" slack="0"/>
<pin id="285" dir="0" index="1" bw="1" slack="0"/>
<pin id="286" dir="0" index="2" bw="2" slack="0"/>
<pin id="287" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sizes_addr/4 "/>
</bind>
</comp>

<comp id="290" class="1004" name="grp_access_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="2" slack="0"/>
<pin id="292" dir="0" index="1" bw="5" slack="2147483647"/>
<pin id="293" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="294" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sizes_load/4 "/>
</bind>
</comp>

<comp id="296" class="1004" name="Dxy_V_0_addr_gep_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="14" slack="0"/>
<pin id="298" dir="0" index="1" bw="1" slack="0"/>
<pin id="299" dir="0" index="2" bw="5" slack="0"/>
<pin id="300" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Dxy_V_0_addr/9 "/>
</bind>
</comp>

<comp id="303" class="1004" name="Dxy_V_1_addr_gep_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="14" slack="0"/>
<pin id="305" dir="0" index="1" bw="1" slack="0"/>
<pin id="306" dir="0" index="2" bw="5" slack="0"/>
<pin id="307" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Dxy_V_1_addr/9 "/>
</bind>
</comp>

<comp id="310" class="1004" name="Dxy_V_2_addr_gep_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="15" slack="0"/>
<pin id="312" dir="0" index="1" bw="1" slack="0"/>
<pin id="313" dir="0" index="2" bw="5" slack="0"/>
<pin id="314" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Dxy_V_2_addr/9 "/>
</bind>
</comp>

<comp id="317" class="1004" name="Dxy_V_3_addr_gep_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="15" slack="0"/>
<pin id="319" dir="0" index="1" bw="1" slack="0"/>
<pin id="320" dir="0" index="2" bw="5" slack="0"/>
<pin id="321" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Dxy_V_3_addr/9 "/>
</bind>
</comp>

<comp id="324" class="1004" name="Dxy_V_4_addr_gep_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="8" slack="0"/>
<pin id="326" dir="0" index="1" bw="1" slack="0"/>
<pin id="327" dir="0" index="2" bw="5" slack="0"/>
<pin id="328" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Dxy_V_4_addr/9 "/>
</bind>
</comp>

<comp id="331" class="1004" name="grp_access_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="4" slack="0"/>
<pin id="333" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="334" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="335" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_7/9 "/>
</bind>
</comp>

<comp id="337" class="1004" name="grp_access_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="4" slack="0"/>
<pin id="339" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="340" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="341" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_8/9 "/>
</bind>
</comp>

<comp id="343" class="1004" name="grp_access_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="4" slack="0"/>
<pin id="345" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="346" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="347" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_9/9 "/>
</bind>
</comp>

<comp id="349" class="1004" name="grp_access_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="4" slack="0"/>
<pin id="351" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="352" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="353" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_10/9 "/>
</bind>
</comp>

<comp id="355" class="1004" name="grp_access_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="4" slack="0"/>
<pin id="357" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="358" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="359" dir="1" index="3" bw="8" slack="6"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Dxy_V_4_load/9 "/>
</bind>
</comp>

<comp id="361" class="1004" name="sumBuf_addr_1_gep_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="32" slack="0"/>
<pin id="363" dir="0" index="1" bw="1" slack="0"/>
<pin id="364" dir="0" index="2" bw="16" slack="0"/>
<pin id="365" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sumBuf_addr_1/13 "/>
</bind>
</comp>

<comp id="369" class="1004" name="sumBuf_addr_2_gep_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="32" slack="0"/>
<pin id="371" dir="0" index="1" bw="1" slack="0"/>
<pin id="372" dir="0" index="2" bw="16" slack="0"/>
<pin id="373" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sumBuf_addr_2/13 "/>
</bind>
</comp>

<comp id="381" class="1004" name="sumBuf_addr_3_gep_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="32" slack="0"/>
<pin id="383" dir="0" index="1" bw="1" slack="0"/>
<pin id="384" dir="0" index="2" bw="16" slack="0"/>
<pin id="385" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sumBuf_addr_3/14 "/>
</bind>
</comp>

<comp id="388" class="1004" name="sumBuf_addr_4_gep_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="32" slack="0"/>
<pin id="390" dir="0" index="1" bw="1" slack="0"/>
<pin id="391" dir="0" index="2" bw="16" slack="0"/>
<pin id="392" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sumBuf_addr_4/14 "/>
</bind>
</comp>

<comp id="397" class="1005" name="rIndex_i_i_i_i_i_i_i_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="32" slack="1"/>
<pin id="399" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="rIndex_i_i_i_i_i_i_i (phireg) "/>
</bind>
</comp>

<comp id="401" class="1004" name="rIndex_i_i_i_i_i_i_i_phi_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="1" slack="1"/>
<pin id="403" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="404" dir="0" index="2" bw="32" slack="0"/>
<pin id="405" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="406" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="rIndex_i_i_i_i_i_i_i/2 "/>
</bind>
</comp>

<comp id="408" class="1005" name="val_assign_i_i_i_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="10" slack="1"/>
<pin id="410" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="val_assign_i_i_i (phireg) "/>
</bind>
</comp>

<comp id="412" class="1004" name="val_assign_i_i_i_phi_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="1" slack="1"/>
<pin id="414" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="415" dir="0" index="2" bw="10" slack="0"/>
<pin id="416" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="417" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="val_assign_i_i_i/2 "/>
</bind>
</comp>

<comp id="420" class="1005" name="c_i_i_i_i_i_i_i_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="10" slack="1"/>
<pin id="422" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="c_i_i_i_i_i_i_i (phireg) "/>
</bind>
</comp>

<comp id="424" class="1004" name="c_i_i_i_i_i_i_i_phi_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="1" slack="1"/>
<pin id="426" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="427" dir="0" index="2" bw="10" slack="0"/>
<pin id="428" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="429" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_i_i_i_i_i_i_i/3 "/>
</bind>
</comp>

<comp id="431" class="1005" name="k_i_i_i_i_i_i_i_reg_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="2" slack="1"/>
<pin id="433" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="k_i_i_i_i_i_i_i (phireg) "/>
</bind>
</comp>

<comp id="435" class="1004" name="k_i_i_i_i_i_i_i_phi_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="1" slack="1"/>
<pin id="437" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="438" dir="0" index="2" bw="2" slack="0"/>
<pin id="439" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="440" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_i_i_i_i_i_i_i/4 "/>
</bind>
</comp>

<comp id="443" class="1005" name="p_Val2_11_reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="32" slack="1"/>
<pin id="445" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_11 (phireg) "/>
</bind>
</comp>

<comp id="447" class="1004" name="p_Val2_11_phi_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="1" slack="1"/>
<pin id="449" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="450" dir="0" index="2" bw="32" slack="1"/>
<pin id="451" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="452" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_11/9 "/>
</bind>
</comp>

<comp id="455" class="1005" name="kn_i_i_i_i_reg_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="3" slack="1"/>
<pin id="457" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="kn_i_i_i_i (phireg) "/>
</bind>
</comp>

<comp id="459" class="1004" name="kn_i_i_i_i_phi_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="1" slack="1"/>
<pin id="461" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="462" dir="0" index="2" bw="3" slack="0"/>
<pin id="463" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="464" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="kn_i_i_i_i/9 "/>
</bind>
</comp>

<comp id="466" class="1004" name="grp_calcHaarPattern_x_y_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="32" slack="0"/>
<pin id="468" dir="0" index="1" bw="32" slack="0"/>
<pin id="469" dir="0" index="2" bw="32" slack="0"/>
<pin id="470" dir="0" index="3" bw="32" slack="0"/>
<pin id="471" dir="0" index="4" bw="32" slack="0"/>
<pin id="472" dir="0" index="5" bw="32" slack="0"/>
<pin id="473" dir="0" index="6" bw="32" slack="0"/>
<pin id="474" dir="0" index="7" bw="2" slack="1"/>
<pin id="475" dir="0" index="8" bw="176" slack="0"/>
<pin id="476" dir="0" index="9" bw="6" slack="0"/>
<pin id="477" dir="0" index="10" bw="11" slack="0"/>
<pin id="478" dir="1" index="11" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_26_i_i_i_i2_i_i_s/5 tmp_27_i_i_i_i1_i_i_s/7 "/>
</bind>
</comp>

<comp id="492" class="1004" name="grp_load_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="176" slack="1"/>
<pin id="494" dir="1" index="1" bw="176" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_load/2 p_Val2_load_1/5 p_Val2_load_2/11 "/>
</bind>
</comp>

<comp id="496" class="1004" name="tmp_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="10" slack="0"/>
<pin id="498" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="500" class="1004" name="exitcond1_i_i_i_i_i_s_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="10" slack="0"/>
<pin id="502" dir="0" index="1" bw="10" slack="0"/>
<pin id="503" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1_i_i_i_i_i_s/2 "/>
</bind>
</comp>

<comp id="506" class="1004" name="r_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="1" slack="0"/>
<pin id="508" dir="0" index="1" bw="10" slack="0"/>
<pin id="509" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="512" class="1004" name="tmp_i_i_i_i_i_i_i_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="32" slack="0"/>
<pin id="514" dir="0" index="1" bw="6" slack="0"/>
<pin id="515" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i_i_i_i_i_i_i/2 "/>
</bind>
</comp>

<comp id="518" class="1004" name="rIndex_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="32" slack="0"/>
<pin id="520" dir="0" index="1" bw="1" slack="0"/>
<pin id="521" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="rIndex/2 "/>
</bind>
</comp>

<comp id="524" class="1004" name="rIndex_1_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="1" slack="0"/>
<pin id="526" dir="0" index="1" bw="32" slack="0"/>
<pin id="527" dir="0" index="2" bw="1" slack="0"/>
<pin id="528" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="rIndex_1/2 "/>
</bind>
</comp>

<comp id="532" class="1004" name="tmp_i_i_i_i_i_i_i_38_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="10" slack="0"/>
<pin id="534" dir="0" index="1" bw="6" slack="0"/>
<pin id="535" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i_i_i_i_i_i_i_38/2 "/>
</bind>
</comp>

<comp id="538" class="1004" name="tmp_54_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="176" slack="0"/>
<pin id="540" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_54/2 "/>
</bind>
</comp>

<comp id="542" class="1004" name="p_Val2_1_load_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="176" slack="0"/>
<pin id="544" dir="1" index="1" bw="176" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_1/2 "/>
</bind>
</comp>

<comp id="546" class="1004" name="p_Result_3_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="176" slack="0"/>
<pin id="548" dir="0" index="1" bw="176" slack="0"/>
<pin id="549" dir="0" index="2" bw="8" slack="0"/>
<pin id="550" dir="0" index="3" bw="9" slack="0"/>
<pin id="551" dir="0" index="4" bw="9" slack="0"/>
<pin id="552" dir="1" index="5" bw="176" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_3/2 "/>
</bind>
</comp>

<comp id="558" class="1004" name="StgValue_108_store_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="176" slack="0"/>
<pin id="560" dir="0" index="1" bw="176" slack="0"/>
<pin id="561" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_108/2 "/>
</bind>
</comp>

<comp id="564" class="1004" name="r_V_8_i_i_i_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="168" slack="0"/>
<pin id="566" dir="0" index="1" bw="176" slack="0"/>
<pin id="567" dir="0" index="2" bw="5" slack="0"/>
<pin id="568" dir="0" index="3" bw="9" slack="0"/>
<pin id="569" dir="1" index="4" bw="168" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r_V_8_i_i_i/2 "/>
</bind>
</comp>

<comp id="574" class="1004" name="tmp_55_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="176" slack="0"/>
<pin id="576" dir="1" index="1" bw="168" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_55/2 "/>
</bind>
</comp>

<comp id="578" class="1004" name="tmp_55_i_i_i_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="168" slack="0"/>
<pin id="580" dir="0" index="1" bw="168" slack="0"/>
<pin id="581" dir="1" index="2" bw="168" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_55_i_i_i/2 "/>
</bind>
</comp>

<comp id="584" class="1004" name="ret_V_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="176" slack="0"/>
<pin id="586" dir="0" index="1" bw="8" slack="0"/>
<pin id="587" dir="0" index="2" bw="168" slack="0"/>
<pin id="588" dir="1" index="3" bw="176" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="ret_V/2 "/>
</bind>
</comp>

<comp id="592" class="1004" name="StgValue_113_store_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="176" slack="0"/>
<pin id="594" dir="0" index="1" bw="176" slack="1"/>
<pin id="595" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_113/2 "/>
</bind>
</comp>

<comp id="597" class="1004" name="Lo_assign_i_i_i_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="8" slack="0"/>
<pin id="599" dir="0" index="1" bw="5" slack="0"/>
<pin id="600" dir="0" index="2" bw="1" slack="0"/>
<pin id="601" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="Lo_assign_i_i_i/2 "/>
</bind>
</comp>

<comp id="605" class="1004" name="Hi_assign_i_i_i_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="8" slack="0"/>
<pin id="607" dir="0" index="1" bw="4" slack="0"/>
<pin id="608" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="Hi_assign_i_i_i/2 "/>
</bind>
</comp>

<comp id="611" class="1004" name="tmp_V_4_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="10" slack="0"/>
<pin id="613" dir="1" index="1" bw="176" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_V_4/2 "/>
</bind>
</comp>

<comp id="615" class="1004" name="tmp_36_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="8" slack="0"/>
<pin id="617" dir="0" index="1" bw="8" slack="0"/>
<pin id="618" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_36/2 "/>
</bind>
</comp>

<comp id="621" class="1004" name="tmp_37_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="8" slack="0"/>
<pin id="623" dir="0" index="1" bw="8" slack="0"/>
<pin id="624" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_37/2 "/>
</bind>
</comp>

<comp id="627" class="1004" name="tmp_38_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="1" slack="0"/>
<pin id="629" dir="0" index="1" bw="8" slack="0"/>
<pin id="630" dir="0" index="2" bw="8" slack="0"/>
<pin id="631" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_38/2 "/>
</bind>
</comp>

<comp id="635" class="1004" name="tmp_39_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="1" slack="0"/>
<pin id="637" dir="0" index="1" bw="8" slack="0"/>
<pin id="638" dir="0" index="2" bw="8" slack="0"/>
<pin id="639" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_39/2 "/>
</bind>
</comp>

<comp id="643" class="1004" name="tmp_40_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="1" slack="0"/>
<pin id="645" dir="0" index="1" bw="8" slack="0"/>
<pin id="646" dir="0" index="2" bw="8" slack="0"/>
<pin id="647" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_40/2 "/>
</bind>
</comp>

<comp id="651" class="1004" name="tmp_41_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="8" slack="0"/>
<pin id="653" dir="0" index="1" bw="8" slack="0"/>
<pin id="654" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_41/2 "/>
</bind>
</comp>

<comp id="657" class="1004" name="tmp_42_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="8" slack="0"/>
<pin id="659" dir="1" index="1" bw="176" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_42/2 "/>
</bind>
</comp>

<comp id="661" class="1004" name="tmp_43_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="8" slack="0"/>
<pin id="663" dir="1" index="1" bw="176" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_43/2 "/>
</bind>
</comp>

<comp id="665" class="1004" name="tmp_44_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="8" slack="0"/>
<pin id="667" dir="1" index="1" bw="176" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_44/2 "/>
</bind>
</comp>

<comp id="669" class="1004" name="tmp_45_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="10" slack="0"/>
<pin id="671" dir="0" index="1" bw="8" slack="0"/>
<pin id="672" dir="1" index="2" bw="176" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_45/2 "/>
</bind>
</comp>

<comp id="675" class="1004" name="tmp_46_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="176" slack="0"/>
<pin id="677" dir="0" index="1" bw="176" slack="0"/>
<pin id="678" dir="0" index="2" bw="9" slack="0"/>
<pin id="679" dir="0" index="3" bw="1" slack="0"/>
<pin id="680" dir="1" index="4" bw="176" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_46/2 "/>
</bind>
</comp>

<comp id="685" class="1004" name="tmp_47_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="1" slack="0"/>
<pin id="687" dir="0" index="1" bw="176" slack="0"/>
<pin id="688" dir="0" index="2" bw="176" slack="0"/>
<pin id="689" dir="1" index="3" bw="176" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_47/2 "/>
</bind>
</comp>

<comp id="693" class="1004" name="tmp_48_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="1" slack="0"/>
<pin id="695" dir="0" index="1" bw="8" slack="0"/>
<pin id="696" dir="1" index="2" bw="176" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_48/2 "/>
</bind>
</comp>

<comp id="699" class="1004" name="tmp_49_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="1" slack="0"/>
<pin id="701" dir="0" index="1" bw="8" slack="0"/>
<pin id="702" dir="1" index="2" bw="176" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_49/2 "/>
</bind>
</comp>

<comp id="705" class="1004" name="p_demorgan_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="176" slack="0"/>
<pin id="707" dir="0" index="1" bw="176" slack="0"/>
<pin id="708" dir="1" index="2" bw="176" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_demorgan/2 "/>
</bind>
</comp>

<comp id="711" class="1004" name="tmp_50_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="176" slack="0"/>
<pin id="713" dir="0" index="1" bw="1" slack="0"/>
<pin id="714" dir="1" index="2" bw="176" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_50/2 "/>
</bind>
</comp>

<comp id="717" class="1004" name="tmp_51_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="176" slack="0"/>
<pin id="719" dir="0" index="1" bw="176" slack="0"/>
<pin id="720" dir="1" index="2" bw="176" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_51/2 "/>
</bind>
</comp>

<comp id="723" class="1004" name="tmp_52_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="176" slack="0"/>
<pin id="725" dir="0" index="1" bw="176" slack="0"/>
<pin id="726" dir="1" index="2" bw="176" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_52/2 "/>
</bind>
</comp>

<comp id="729" class="1004" name="p_Result_2_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="176" slack="0"/>
<pin id="731" dir="0" index="1" bw="176" slack="0"/>
<pin id="732" dir="1" index="2" bw="176" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_Result_2/2 "/>
</bind>
</comp>

<comp id="735" class="1004" name="StgValue_137_store_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="176" slack="0"/>
<pin id="737" dir="0" index="1" bw="176" slack="1"/>
<pin id="738" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_137/2 "/>
</bind>
</comp>

<comp id="740" class="1004" name="tmp_56_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="32" slack="0"/>
<pin id="742" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_56/2 "/>
</bind>
</comp>

<comp id="744" class="1004" name="val_assign_i_i_i_i_s_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="1" slack="0"/>
<pin id="746" dir="0" index="1" bw="5" slack="0"/>
<pin id="747" dir="0" index="2" bw="5" slack="0"/>
<pin id="748" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="val_assign_i_i_i_i_s/2 "/>
</bind>
</comp>

<comp id="752" class="1004" name="val_assign_cast_i_i_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="5" slack="0"/>
<pin id="754" dir="1" index="1" bw="6" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="val_assign_cast_i_i/2 "/>
</bind>
</comp>

<comp id="756" class="1004" name="c_cast_i_i_i_i_i_i_i_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="10" slack="0"/>
<pin id="758" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="c_cast_i_i_i_i_i_i_i/3 "/>
</bind>
</comp>

<comp id="760" class="1004" name="exitcond2_i_i_i_i_i_s_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="10" slack="0"/>
<pin id="762" dir="0" index="1" bw="9" slack="0"/>
<pin id="763" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2_i_i_i_i_i_s/3 "/>
</bind>
</comp>

<comp id="766" class="1004" name="c_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="10" slack="0"/>
<pin id="768" dir="0" index="1" bw="1" slack="0"/>
<pin id="769" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/3 "/>
</bind>
</comp>

<comp id="772" class="1004" name="tmp_19_i_i_i_i_cast_s_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="10" slack="0"/>
<pin id="774" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_19_i_i_i_i_cast_s/3 "/>
</bind>
</comp>

<comp id="776" class="1004" name="tmp_58_i_i_i_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="16" slack="1"/>
<pin id="778" dir="0" index="1" bw="10" slack="0"/>
<pin id="779" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_58_i_i_i/3 "/>
</bind>
</comp>

<comp id="781" class="1004" name="tmp_58_cast_i_i_i_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="16" slack="0"/>
<pin id="783" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_58_cast_i_i_i/3 "/>
</bind>
</comp>

<comp id="786" class="1004" name="exitcond_i_i_i_i_i_i_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="2" slack="0"/>
<pin id="788" dir="0" index="1" bw="1" slack="0"/>
<pin id="789" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i_i_i_i_i_i/4 "/>
</bind>
</comp>

<comp id="792" class="1004" name="k_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="2" slack="0"/>
<pin id="794" dir="0" index="1" bw="1" slack="0"/>
<pin id="795" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k/4 "/>
</bind>
</comp>

<comp id="798" class="1004" name="tmp_21_i_i_i_i_i_i_i_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="2" slack="0"/>
<pin id="800" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_21_i_i_i_i_i_i_i/4 "/>
</bind>
</comp>

<comp id="803" class="1004" name="sizes_load_cast3_i_i_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="5" slack="0"/>
<pin id="805" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sizes_load_cast3_i_i/5 "/>
</bind>
</comp>

<comp id="807" class="1004" name="sizes_load_cast2_i_i_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="5" slack="0"/>
<pin id="809" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sizes_load_cast2_i_i/5 "/>
</bind>
</comp>

<comp id="811" class="1004" name="sizes_load_cast2_i_i_1_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="5" slack="0"/>
<pin id="813" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sizes_load_cast2_i_i_1/5 "/>
</bind>
</comp>

<comp id="815" class="1004" name="cOffset_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="10" slack="2"/>
<pin id="817" dir="0" index="1" bw="5" slack="0"/>
<pin id="818" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="cOffset/5 "/>
</bind>
</comp>

<comp id="821" class="1004" name="tmp_22_i_i_i_i_i_i_i_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="10" slack="3"/>
<pin id="823" dir="0" index="1" bw="5" slack="0"/>
<pin id="824" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_22_i_i_i_i_i_i_i/5 "/>
</bind>
</comp>

<comp id="827" class="1004" name="tmp_25_i_i_i_i_i_i_i_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="11" slack="0"/>
<pin id="829" dir="0" index="1" bw="1" slack="0"/>
<pin id="830" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_25_i_i_i_i_i_i_i/5 "/>
</bind>
</comp>

<comp id="833" class="1004" name="or_cond_i_i_i_i_i_i_s_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="1" slack="0"/>
<pin id="835" dir="0" index="1" bw="1" slack="0"/>
<pin id="836" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_i_i_i_i_i_i_s/5 "/>
</bind>
</comp>

<comp id="839" class="1004" name="rOffset_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="5" slack="3"/>
<pin id="841" dir="0" index="1" bw="5" slack="0"/>
<pin id="842" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="rOffset/5 "/>
</bind>
</comp>

<comp id="845" class="1004" name="tmp_59_i_i_i_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="4" slack="0"/>
<pin id="847" dir="0" index="1" bw="2" slack="4"/>
<pin id="848" dir="0" index="2" bw="1" slack="0"/>
<pin id="849" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_59_i_i_i/8 "/>
</bind>
</comp>

<comp id="853" class="1004" name="tmp_60_cast_i_i_i_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="4" slack="0"/>
<pin id="855" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_60_cast_i_i_i/8 "/>
</bind>
</comp>

<comp id="857" class="1004" name="tmp_i_cast1_i_i_i_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="6" slack="3"/>
<pin id="859" dir="1" index="1" bw="23" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_i_cast1_i_i_i/8 "/>
</bind>
</comp>

<comp id="860" class="1004" name="tmp_i_cast_i_i_i_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="6" slack="3"/>
<pin id="862" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_i_cast_i_i_i/8 "/>
</bind>
</comp>

<comp id="863" class="1004" name="tmp_1_i_i_i_i_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="6" slack="0"/>
<pin id="865" dir="0" index="1" bw="1" slack="0"/>
<pin id="866" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_1_i_i_i_i/8 "/>
</bind>
</comp>

<comp id="869" class="1004" name="tmp_1_i_cast_i_i_i_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="7" slack="0"/>
<pin id="871" dir="1" index="1" bw="23" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_1_i_cast_i_i_i/8 "/>
</bind>
</comp>

<comp id="873" class="1004" name="exitcond_i_i_i_i_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="3" slack="0"/>
<pin id="875" dir="0" index="1" bw="3" slack="0"/>
<pin id="876" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i_i_i_i/9 "/>
</bind>
</comp>

<comp id="879" class="1004" name="kn_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="3" slack="0"/>
<pin id="881" dir="0" index="1" bw="1" slack="0"/>
<pin id="882" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="kn/9 "/>
</bind>
</comp>

<comp id="885" class="1004" name="tmp_i_cast_i_i_i_39_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="3" slack="0"/>
<pin id="887" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_cast_i_i_i_39/9 "/>
</bind>
</comp>

<comp id="889" class="1004" name="tmp_61_i_i_i_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="4" slack="1"/>
<pin id="891" dir="0" index="1" bw="3" slack="0"/>
<pin id="892" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_61_i_i_i/9 "/>
</bind>
</comp>

<comp id="894" class="1004" name="tmp_61_cast_i_i_i_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="5" slack="0"/>
<pin id="896" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_61_cast_i_i_i/9 "/>
</bind>
</comp>

<comp id="903" class="1004" name="tmp_30_cast_i_i_i_i_s_fu_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="32" slack="0"/>
<pin id="905" dir="1" index="1" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_30_cast_i_i_i_i_s/9 "/>
</bind>
</comp>

<comp id="907" class="1004" name="r_V_6_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="32" slack="0"/>
<pin id="909" dir="0" index="1" bw="11" slack="0"/>
<pin id="910" dir="1" index="2" bw="43" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_6/9 "/>
</bind>
</comp>

<comp id="913" class="1004" name="tmp_59_fu_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="5" slack="0"/>
<pin id="915" dir="0" index="1" bw="15" slack="0"/>
<pin id="916" dir="0" index="2" bw="5" slack="0"/>
<pin id="917" dir="0" index="3" bw="5" slack="0"/>
<pin id="918" dir="1" index="4" bw="5" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_59/10 "/>
</bind>
</comp>

<comp id="923" class="1004" name="tmp_63_fu_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="5" slack="0"/>
<pin id="925" dir="0" index="1" bw="15" slack="0"/>
<pin id="926" dir="0" index="2" bw="5" slack="0"/>
<pin id="927" dir="0" index="3" bw="5" slack="0"/>
<pin id="928" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_63/10 "/>
</bind>
</comp>

<comp id="933" class="1004" name="tmp_4_i_cast_i_i_i_fu_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="5" slack="0"/>
<pin id="935" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4_i_cast_i_i_i/10 "/>
</bind>
</comp>

<comp id="937" class="1004" name="tmp_5_i_i_i_i_fu_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="5" slack="0"/>
<pin id="939" dir="0" index="1" bw="7" slack="2"/>
<pin id="940" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_5_i_i_i_i/10 "/>
</bind>
</comp>

<comp id="942" class="1004" name="tmp_62_i_i_i_fu_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="26" slack="0"/>
<pin id="944" dir="0" index="1" bw="9" slack="0"/>
<pin id="945" dir="0" index="2" bw="1" slack="0"/>
<pin id="946" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_62_i_i_i/10 "/>
</bind>
</comp>

<comp id="950" class="1004" name="tmp_7_i_cast_i_i_i_fu_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="26" slack="0"/>
<pin id="952" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_7_i_cast_i_i_i/10 "/>
</bind>
</comp>

<comp id="954" class="1004" name="Hi_assign_1_i_i_i_fu_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="26" slack="0"/>
<pin id="956" dir="0" index="1" bw="1" slack="0"/>
<pin id="957" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="Hi_assign_1_i_i_i/10 "/>
</bind>
</comp>

<comp id="960" class="1004" name="Hi_assign_1_cast_i_i_fu_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="27" slack="0"/>
<pin id="962" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="Hi_assign_1_cast_i_i/10 "/>
</bind>
</comp>

<comp id="964" class="1004" name="tmp_8_i_i_i_i_fu_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="6" slack="2"/>
<pin id="966" dir="0" index="1" bw="5" slack="0"/>
<pin id="967" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_8_i_i_i_i/10 "/>
</bind>
</comp>

<comp id="969" class="1004" name="tmp_64_fu_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="8" slack="0"/>
<pin id="971" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_64/10 "/>
</bind>
</comp>

<comp id="973" class="1004" name="tmp_63_i_i_i_fu_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="26" slack="0"/>
<pin id="975" dir="0" index="1" bw="8" slack="0"/>
<pin id="976" dir="0" index="2" bw="1" slack="0"/>
<pin id="977" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_63_i_i_i/10 "/>
</bind>
</comp>

<comp id="981" class="1004" name="Lo_assign_1_i_i_i_fu_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="26" slack="0"/>
<pin id="983" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="Lo_assign_1_i_i_i/10 "/>
</bind>
</comp>

<comp id="985" class="1004" name="tmp_65_fu_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="26" slack="0"/>
<pin id="987" dir="0" index="1" bw="27" slack="0"/>
<pin id="988" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_65/10 "/>
</bind>
</comp>

<comp id="991" class="1004" name="tmp_67_fu_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="27" slack="0"/>
<pin id="993" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_67/10 "/>
</bind>
</comp>

<comp id="995" class="1004" name="tmp_82_fu_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="4" slack="0"/>
<pin id="997" dir="0" index="1" bw="14" slack="0"/>
<pin id="998" dir="0" index="2" bw="5" slack="0"/>
<pin id="999" dir="0" index="3" bw="5" slack="0"/>
<pin id="1000" dir="1" index="4" bw="4" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_82/10 "/>
</bind>
</comp>

<comp id="1005" class="1004" name="tmp_86_fu_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="4" slack="0"/>
<pin id="1007" dir="0" index="1" bw="14" slack="0"/>
<pin id="1008" dir="0" index="2" bw="5" slack="0"/>
<pin id="1009" dir="0" index="3" bw="5" slack="0"/>
<pin id="1010" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_86/10 "/>
</bind>
</comp>

<comp id="1015" class="1004" name="tmp_13_i_cast_i_i_i_fu_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="4" slack="0"/>
<pin id="1017" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_13_i_cast_i_i_i/10 "/>
</bind>
</comp>

<comp id="1019" class="1004" name="tmp_14_i_i_i_i_fu_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="4" slack="0"/>
<pin id="1021" dir="0" index="1" bw="7" slack="2"/>
<pin id="1022" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_14_i_i_i_i/10 "/>
</bind>
</comp>

<comp id="1024" class="1004" name="tmp_67_i_i_i_fu_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="26" slack="0"/>
<pin id="1026" dir="0" index="1" bw="9" slack="0"/>
<pin id="1027" dir="0" index="2" bw="1" slack="0"/>
<pin id="1028" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_67_i_i_i/10 "/>
</bind>
</comp>

<comp id="1032" class="1004" name="tmp_16_i_cast_i_i_i_fu_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="26" slack="0"/>
<pin id="1034" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_16_i_cast_i_i_i/10 "/>
</bind>
</comp>

<comp id="1036" class="1004" name="Hi_assign_2_i_i_i_fu_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="26" slack="0"/>
<pin id="1038" dir="0" index="1" bw="1" slack="0"/>
<pin id="1039" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="Hi_assign_2_i_i_i/10 "/>
</bind>
</comp>

<comp id="1042" class="1004" name="Hi_assign_2_cast_i_i_fu_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="27" slack="0"/>
<pin id="1044" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="Hi_assign_2_cast_i_i/10 "/>
</bind>
</comp>

<comp id="1046" class="1004" name="tmp_17_i_i_i_i_fu_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="6" slack="2"/>
<pin id="1048" dir="0" index="1" bw="4" slack="0"/>
<pin id="1049" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_17_i_i_i_i/10 "/>
</bind>
</comp>

<comp id="1051" class="1004" name="tmp_87_fu_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="8" slack="0"/>
<pin id="1053" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_87/10 "/>
</bind>
</comp>

<comp id="1055" class="1004" name="tmp_68_i_i_i_fu_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="26" slack="0"/>
<pin id="1057" dir="0" index="1" bw="8" slack="0"/>
<pin id="1058" dir="0" index="2" bw="1" slack="0"/>
<pin id="1059" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_68_i_i_i/10 "/>
</bind>
</comp>

<comp id="1063" class="1004" name="Lo_assign_2_i_i_i_fu_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="26" slack="0"/>
<pin id="1065" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="Lo_assign_2_i_i_i/10 "/>
</bind>
</comp>

<comp id="1067" class="1004" name="tmp_88_fu_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="26" slack="0"/>
<pin id="1069" dir="0" index="1" bw="27" slack="0"/>
<pin id="1070" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_88/10 "/>
</bind>
</comp>

<comp id="1073" class="1004" name="tmp_90_fu_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="27" slack="0"/>
<pin id="1075" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_90/10 "/>
</bind>
</comp>

<comp id="1077" class="1004" name="tmp_66_fu_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="8" slack="0"/>
<pin id="1079" dir="0" index="1" bw="5" slack="1"/>
<pin id="1080" dir="0" index="2" bw="1" slack="0"/>
<pin id="1081" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_66/11 "/>
</bind>
</comp>

<comp id="1084" class="1004" name="tmp_68_fu_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="176" slack="0"/>
<pin id="1086" dir="0" index="1" bw="176" slack="0"/>
<pin id="1087" dir="0" index="2" bw="9" slack="0"/>
<pin id="1088" dir="0" index="3" bw="1" slack="0"/>
<pin id="1089" dir="1" index="4" bw="176" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_68/11 "/>
</bind>
</comp>

<comp id="1094" class="1004" name="tmp_69_fu_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="8" slack="0"/>
<pin id="1096" dir="0" index="1" bw="8" slack="1"/>
<pin id="1097" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_69/11 "/>
</bind>
</comp>

<comp id="1099" class="1004" name="tmp_70_fu_1099">
<pin_list>
<pin id="1100" dir="0" index="0" bw="8" slack="0"/>
<pin id="1101" dir="0" index="1" bw="8" slack="0"/>
<pin id="1102" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_70/11 "/>
</bind>
</comp>

<comp id="1105" class="1004" name="tmp_71_fu_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="8" slack="1"/>
<pin id="1107" dir="0" index="1" bw="8" slack="0"/>
<pin id="1108" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_71/11 "/>
</bind>
</comp>

<comp id="1110" class="1004" name="tmp_72_fu_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="1" slack="1"/>
<pin id="1112" dir="0" index="1" bw="8" slack="0"/>
<pin id="1113" dir="0" index="2" bw="8" slack="0"/>
<pin id="1114" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_72/11 "/>
</bind>
</comp>

<comp id="1117" class="1004" name="tmp_73_fu_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="1" slack="1"/>
<pin id="1119" dir="0" index="1" bw="176" slack="0"/>
<pin id="1120" dir="0" index="2" bw="176" slack="0"/>
<pin id="1121" dir="1" index="3" bw="176" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_73/11 "/>
</bind>
</comp>

<comp id="1124" class="1004" name="tmp_74_fu_1124">
<pin_list>
<pin id="1125" dir="0" index="0" bw="1" slack="1"/>
<pin id="1126" dir="0" index="1" bw="8" slack="0"/>
<pin id="1127" dir="0" index="2" bw="8" slack="0"/>
<pin id="1128" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_74/11 "/>
</bind>
</comp>

<comp id="1131" class="1004" name="tmp_75_fu_1131">
<pin_list>
<pin id="1132" dir="0" index="0" bw="8" slack="0"/>
<pin id="1133" dir="0" index="1" bw="8" slack="0"/>
<pin id="1134" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_75/11 "/>
</bind>
</comp>

<comp id="1137" class="1004" name="tmp_76_fu_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="8" slack="0"/>
<pin id="1139" dir="1" index="1" bw="176" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_76/11 "/>
</bind>
</comp>

<comp id="1141" class="1004" name="tmp_77_fu_1141">
<pin_list>
<pin id="1142" dir="0" index="0" bw="8" slack="0"/>
<pin id="1143" dir="1" index="1" bw="176" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_77/11 "/>
</bind>
</comp>

<comp id="1145" class="1004" name="tmp_78_fu_1145">
<pin_list>
<pin id="1146" dir="0" index="0" bw="176" slack="0"/>
<pin id="1147" dir="0" index="1" bw="8" slack="0"/>
<pin id="1148" dir="1" index="2" bw="176" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_78/11 "/>
</bind>
</comp>

<comp id="1151" class="1004" name="tmp_79_fu_1151">
<pin_list>
<pin id="1152" dir="0" index="0" bw="1" slack="0"/>
<pin id="1153" dir="0" index="1" bw="8" slack="0"/>
<pin id="1154" dir="1" index="2" bw="176" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_79/11 "/>
</bind>
</comp>

<comp id="1157" class="1004" name="p_Result_s_fu_1157">
<pin_list>
<pin id="1158" dir="0" index="0" bw="176" slack="0"/>
<pin id="1159" dir="0" index="1" bw="176" slack="0"/>
<pin id="1160" dir="1" index="2" bw="176" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_s/11 "/>
</bind>
</comp>

<comp id="1163" class="1004" name="tmp_81_fu_1163">
<pin_list>
<pin id="1164" dir="0" index="0" bw="176" slack="0"/>
<pin id="1165" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_81/11 "/>
</bind>
</comp>

<comp id="1167" class="1004" name="tmp_89_fu_1167">
<pin_list>
<pin id="1168" dir="0" index="0" bw="8" slack="0"/>
<pin id="1169" dir="0" index="1" bw="5" slack="1"/>
<pin id="1170" dir="0" index="2" bw="1" slack="0"/>
<pin id="1171" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_89/11 "/>
</bind>
</comp>

<comp id="1174" class="1004" name="tmp_91_fu_1174">
<pin_list>
<pin id="1175" dir="0" index="0" bw="176" slack="0"/>
<pin id="1176" dir="0" index="1" bw="176" slack="0"/>
<pin id="1177" dir="0" index="2" bw="9" slack="0"/>
<pin id="1178" dir="0" index="3" bw="1" slack="0"/>
<pin id="1179" dir="1" index="4" bw="176" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_91/11 "/>
</bind>
</comp>

<comp id="1184" class="1004" name="tmp_92_fu_1184">
<pin_list>
<pin id="1185" dir="0" index="0" bw="8" slack="0"/>
<pin id="1186" dir="0" index="1" bw="8" slack="1"/>
<pin id="1187" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_92/11 "/>
</bind>
</comp>

<comp id="1189" class="1004" name="tmp_93_fu_1189">
<pin_list>
<pin id="1190" dir="0" index="0" bw="8" slack="0"/>
<pin id="1191" dir="0" index="1" bw="8" slack="0"/>
<pin id="1192" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_93/11 "/>
</bind>
</comp>

<comp id="1195" class="1004" name="tmp_94_fu_1195">
<pin_list>
<pin id="1196" dir="0" index="0" bw="8" slack="1"/>
<pin id="1197" dir="0" index="1" bw="8" slack="0"/>
<pin id="1198" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_94/11 "/>
</bind>
</comp>

<comp id="1200" class="1004" name="tmp_95_fu_1200">
<pin_list>
<pin id="1201" dir="0" index="0" bw="1" slack="1"/>
<pin id="1202" dir="0" index="1" bw="8" slack="0"/>
<pin id="1203" dir="0" index="2" bw="8" slack="0"/>
<pin id="1204" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_95/11 "/>
</bind>
</comp>

<comp id="1207" class="1004" name="tmp_96_fu_1207">
<pin_list>
<pin id="1208" dir="0" index="0" bw="1" slack="1"/>
<pin id="1209" dir="0" index="1" bw="176" slack="0"/>
<pin id="1210" dir="0" index="2" bw="176" slack="0"/>
<pin id="1211" dir="1" index="3" bw="176" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_96/11 "/>
</bind>
</comp>

<comp id="1214" class="1004" name="tmp_97_fu_1214">
<pin_list>
<pin id="1215" dir="0" index="0" bw="1" slack="1"/>
<pin id="1216" dir="0" index="1" bw="8" slack="0"/>
<pin id="1217" dir="0" index="2" bw="8" slack="0"/>
<pin id="1218" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_97/11 "/>
</bind>
</comp>

<comp id="1221" class="1004" name="tmp_98_fu_1221">
<pin_list>
<pin id="1222" dir="0" index="0" bw="8" slack="0"/>
<pin id="1223" dir="0" index="1" bw="8" slack="0"/>
<pin id="1224" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_98/11 "/>
</bind>
</comp>

<comp id="1227" class="1004" name="tmp_99_fu_1227">
<pin_list>
<pin id="1228" dir="0" index="0" bw="8" slack="0"/>
<pin id="1229" dir="1" index="1" bw="176" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_99/11 "/>
</bind>
</comp>

<comp id="1231" class="1004" name="tmp_100_fu_1231">
<pin_list>
<pin id="1232" dir="0" index="0" bw="8" slack="0"/>
<pin id="1233" dir="1" index="1" bw="176" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_100/11 "/>
</bind>
</comp>

<comp id="1235" class="1004" name="tmp_101_fu_1235">
<pin_list>
<pin id="1236" dir="0" index="0" bw="176" slack="0"/>
<pin id="1237" dir="0" index="1" bw="8" slack="0"/>
<pin id="1238" dir="1" index="2" bw="176" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_101/11 "/>
</bind>
</comp>

<comp id="1241" class="1004" name="tmp_102_fu_1241">
<pin_list>
<pin id="1242" dir="0" index="0" bw="1" slack="0"/>
<pin id="1243" dir="0" index="1" bw="8" slack="0"/>
<pin id="1244" dir="1" index="2" bw="176" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_102/11 "/>
</bind>
</comp>

<comp id="1247" class="1004" name="p_Result_1_fu_1247">
<pin_list>
<pin id="1248" dir="0" index="0" bw="176" slack="0"/>
<pin id="1249" dir="0" index="1" bw="176" slack="0"/>
<pin id="1250" dir="1" index="2" bw="176" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_1/11 "/>
</bind>
</comp>

<comp id="1253" class="1004" name="tmp_104_fu_1253">
<pin_list>
<pin id="1254" dir="0" index="0" bw="176" slack="0"/>
<pin id="1255" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_104/11 "/>
</bind>
</comp>

<comp id="1257" class="1004" name="tmp_60_fu_1257">
<pin_list>
<pin id="1258" dir="0" index="0" bw="11" slack="8"/>
<pin id="1259" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_60/13 "/>
</bind>
</comp>

<comp id="1260" class="1004" name="tmp_61_fu_1260">
<pin_list>
<pin id="1261" dir="0" index="0" bw="5" slack="3"/>
<pin id="1262" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_61/13 "/>
</bind>
</comp>

<comp id="1263" class="1004" name="tmp_62_fu_1263">
<pin_list>
<pin id="1264" dir="0" index="0" bw="11" slack="0"/>
<pin id="1265" dir="0" index="1" bw="5" slack="0"/>
<pin id="1266" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_62/13 "/>
</bind>
</comp>

<comp id="1269" class="1004" name="tmp_65_i_i_i_fu_1269">
<pin_list>
<pin id="1270" dir="0" index="0" bw="16" slack="1"/>
<pin id="1271" dir="0" index="1" bw="12" slack="0"/>
<pin id="1272" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_65_i_i_i/13 "/>
</bind>
</comp>

<comp id="1274" class="1004" name="tmp_65_cast_i_i_i_fu_1274">
<pin_list>
<pin id="1275" dir="0" index="0" bw="16" slack="0"/>
<pin id="1276" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_65_cast_i_i_i/13 "/>
</bind>
</comp>

<comp id="1279" class="1004" name="tmp_83_fu_1279">
<pin_list>
<pin id="1280" dir="0" index="0" bw="11" slack="8"/>
<pin id="1281" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_83/13 "/>
</bind>
</comp>

<comp id="1282" class="1004" name="tmp_84_fu_1282">
<pin_list>
<pin id="1283" dir="0" index="0" bw="4" slack="3"/>
<pin id="1284" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_84/13 "/>
</bind>
</comp>

<comp id="1285" class="1004" name="tmp_85_fu_1285">
<pin_list>
<pin id="1286" dir="0" index="0" bw="11" slack="0"/>
<pin id="1287" dir="0" index="1" bw="4" slack="0"/>
<pin id="1288" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_85/13 "/>
</bind>
</comp>

<comp id="1291" class="1004" name="tmp_66_i_i_i_fu_1291">
<pin_list>
<pin id="1292" dir="0" index="0" bw="16" slack="1"/>
<pin id="1293" dir="0" index="1" bw="12" slack="0"/>
<pin id="1294" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_66_i_i_i/13 "/>
</bind>
</comp>

<comp id="1296" class="1004" name="tmp_66_cast_i_i_i_fu_1296">
<pin_list>
<pin id="1297" dir="0" index="0" bw="16" slack="0"/>
<pin id="1298" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_66_cast_i_i_i/13 "/>
</bind>
</comp>

<comp id="1301" class="1004" name="tmp_70_i_i_i_fu_1301">
<pin_list>
<pin id="1302" dir="0" index="0" bw="16" slack="0"/>
<pin id="1303" dir="0" index="1" bw="12" slack="0"/>
<pin id="1304" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_70_i_i_i/13 "/>
</bind>
</comp>

<comp id="1306" class="1004" name="tmp_71_i_i_i_fu_1306">
<pin_list>
<pin id="1307" dir="0" index="0" bw="16" slack="0"/>
<pin id="1308" dir="0" index="1" bw="12" slack="0"/>
<pin id="1309" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_71_i_i_i/13 "/>
</bind>
</comp>

<comp id="1311" class="1004" name="tmp_70_cast_i_i_i_fu_1311">
<pin_list>
<pin id="1312" dir="0" index="0" bw="16" slack="1"/>
<pin id="1313" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_70_cast_i_i_i/14 "/>
</bind>
</comp>

<comp id="1315" class="1004" name="tmp_71_cast_i_i_i_fu_1315">
<pin_list>
<pin id="1316" dir="0" index="0" bw="16" slack="1"/>
<pin id="1317" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_71_cast_i_i_i/14 "/>
</bind>
</comp>

<comp id="1319" class="1004" name="tmp_20_i_i_i_i_fu_1319">
<pin_list>
<pin id="1320" dir="0" index="0" bw="32" slack="0"/>
<pin id="1321" dir="0" index="1" bw="32" slack="0"/>
<pin id="1322" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_20_i_i_i_i/14 "/>
</bind>
</comp>

<comp id="1325" class="1004" name="tmp_21_i_i_i_i_fu_1325">
<pin_list>
<pin id="1326" dir="0" index="0" bw="32" slack="1"/>
<pin id="1327" dir="0" index="1" bw="32" slack="0"/>
<pin id="1328" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_21_i_i_i_i/15 "/>
</bind>
</comp>

<comp id="1330" class="1004" name="tmp_V_fu_1330">
<pin_list>
<pin id="1331" dir="0" index="0" bw="32" slack="0"/>
<pin id="1332" dir="0" index="1" bw="32" slack="0"/>
<pin id="1333" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_V/15 "/>
</bind>
</comp>

<comp id="1336" class="1004" name="Dxy_V_4_load_cast_i_s_fu_1336">
<pin_list>
<pin id="1337" dir="0" index="0" bw="8" slack="6"/>
<pin id="1338" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="Dxy_V_4_load_cast_i_s/16 "/>
</bind>
</comp>

<comp id="1339" class="1004" name="r_V_i_i_i_i_fu_1339">
<pin_list>
<pin id="1340" dir="0" index="0" bw="32" slack="1"/>
<pin id="1341" dir="0" index="1" bw="8" slack="0"/>
<pin id="1342" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_i_i_i_i/16 "/>
</bind>
</comp>

<comp id="1344" class="1004" name="d_V_fu_1344">
<pin_list>
<pin id="1345" dir="0" index="0" bw="32" slack="8"/>
<pin id="1346" dir="0" index="1" bw="32" slack="1"/>
<pin id="1347" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="d_V/17 "/>
</bind>
</comp>

<comp id="1349" class="1004" name="r_V_fu_1349">
<pin_list>
<pin id="1350" dir="0" index="0" bw="32" slack="4"/>
<pin id="1351" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V/18 "/>
</bind>
</comp>

<comp id="1352" class="1004" name="tmp_29_i_i_i_i_i_i_i_fu_1352">
<pin_list>
<pin id="1353" dir="0" index="0" bw="32" slack="2"/>
<pin id="1354" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_29_i_i_i_i_i_i_i/18 "/>
</bind>
</comp>

<comp id="1355" class="1004" name="r_V_8_fu_1355">
<pin_list>
<pin id="1356" dir="0" index="0" bw="32" slack="0"/>
<pin id="1357" dir="0" index="1" bw="32" slack="0"/>
<pin id="1358" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_8/18 "/>
</bind>
</comp>

<comp id="1361" class="1004" name="r_V_6_cast_i_i_i_i_i_fu_1361">
<pin_list>
<pin id="1362" dir="0" index="0" bw="43" slack="1"/>
<pin id="1363" dir="1" index="1" bw="73" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_6_cast_i_i_i_i_i/18 "/>
</bind>
</comp>

<comp id="1364" class="1004" name="tmp_31_cast_i_i_i_i_s_fu_1364">
<pin_list>
<pin id="1365" dir="0" index="0" bw="32" slack="1"/>
<pin id="1366" dir="1" index="1" bw="73" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_31_cast_i_i_i_i_s/18 "/>
</bind>
</comp>

<comp id="1368" class="1004" name="r_V_9_fu_1368">
<pin_list>
<pin id="1369" dir="0" index="0" bw="32" slack="0"/>
<pin id="1370" dir="0" index="1" bw="43" slack="0"/>
<pin id="1371" dir="1" index="2" bw="73" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_9/18 "/>
</bind>
</comp>

<comp id="1374" class="1004" name="lhs_V_fu_1374">
<pin_list>
<pin id="1375" dir="0" index="0" bw="74" slack="0"/>
<pin id="1376" dir="0" index="1" bw="64" slack="1"/>
<pin id="1377" dir="0" index="2" bw="1" slack="0"/>
<pin id="1378" dir="1" index="3" bw="74" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V/19 "/>
</bind>
</comp>

<comp id="1381" class="1004" name="rhs_V_1_cast_i_i_i_i_fu_1381">
<pin_list>
<pin id="1382" dir="0" index="0" bw="73" slack="1"/>
<pin id="1383" dir="1" index="1" bw="74" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_1_cast_i_i_i_i/19 "/>
</bind>
</comp>

<comp id="1384" class="1004" name="ret_V_1_fu_1384">
<pin_list>
<pin id="1385" dir="0" index="0" bw="74" slack="0"/>
<pin id="1386" dir="0" index="1" bw="73" slack="0"/>
<pin id="1387" dir="1" index="2" bw="74" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_1/19 "/>
</bind>
</comp>

<comp id="1390" class="1004" name="p_Val2_5_fu_1390">
<pin_list>
<pin id="1391" dir="0" index="0" bw="32" slack="0"/>
<pin id="1392" dir="0" index="1" bw="74" slack="0"/>
<pin id="1393" dir="0" index="2" bw="6" slack="0"/>
<pin id="1394" dir="0" index="3" bw="7" slack="0"/>
<pin id="1395" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_5/19 "/>
</bind>
</comp>

<comp id="1400" class="1004" name="tmp_58_fu_1400">
<pin_list>
<pin id="1401" dir="0" index="0" bw="1" slack="0"/>
<pin id="1402" dir="0" index="1" bw="74" slack="0"/>
<pin id="1403" dir="0" index="2" bw="6" slack="0"/>
<pin id="1404" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_58/19 "/>
</bind>
</comp>

<comp id="1408" class="1004" name="tmp_35_cast_i_i_i_i_s_fu_1408">
<pin_list>
<pin id="1409" dir="0" index="0" bw="1" slack="0"/>
<pin id="1410" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_35_cast_i_i_i_i_s/19 "/>
</bind>
</comp>

<comp id="1412" class="1004" name="p_Val2_12_fu_1412">
<pin_list>
<pin id="1413" dir="0" index="0" bw="1" slack="0"/>
<pin id="1414" dir="0" index="1" bw="32" slack="0"/>
<pin id="1415" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_12/19 "/>
</bind>
</comp>

<comp id="1421" class="1007" name="tmp_57_i_i_i_fu_1421">
<pin_list>
<pin id="1422" dir="0" index="0" bw="16" slack="0"/>
<pin id="1423" dir="0" index="1" bw="16" slack="0"/>
<pin id="1424" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_57_i_i_i/2 "/>
</bind>
</comp>

<comp id="1427" class="1007" name="tmp_64_i_i_i_fu_1427">
<pin_list>
<pin id="1428" dir="0" index="0" bw="16" slack="1"/>
<pin id="1429" dir="0" index="1" bw="16" slack="0"/>
<pin id="1430" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_64_i_i_i/12 "/>
</bind>
</comp>

<comp id="1432" class="1007" name="tmp_69_i_i_i_fu_1432">
<pin_list>
<pin id="1433" dir="0" index="0" bw="16" slack="2"/>
<pin id="1434" dir="0" index="1" bw="16" slack="0"/>
<pin id="1435" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_69_i_i_i/13 "/>
</bind>
</comp>

<comp id="1439" class="1005" name="p_Val2_s_reg_1439">
<pin_list>
<pin id="1440" dir="0" index="0" bw="176" slack="1"/>
<pin id="1441" dir="1" index="1" bw="176" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="1449" class="1005" name="r_reg_1449">
<pin_list>
<pin id="1450" dir="0" index="0" bw="10" slack="0"/>
<pin id="1451" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="1454" class="1005" name="rIndex_1_reg_1454">
<pin_list>
<pin id="1455" dir="0" index="0" bw="32" slack="0"/>
<pin id="1456" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="rIndex_1 "/>
</bind>
</comp>

<comp id="1462" class="1005" name="tmp_57_i_i_i_reg_1462">
<pin_list>
<pin id="1463" dir="0" index="0" bw="16" slack="1"/>
<pin id="1464" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_57_i_i_i "/>
</bind>
</comp>

<comp id="1467" class="1005" name="val_assign_cast_i_i_reg_1467">
<pin_list>
<pin id="1468" dir="0" index="0" bw="6" slack="3"/>
<pin id="1469" dir="1" index="1" bw="6" slack="3"/>
</pin_list>
<bind>
<opset="val_assign_cast_i_i "/>
</bind>
</comp>

<comp id="1472" class="1005" name="c_cast_i_i_i_i_i_i_i_reg_1472">
<pin_list>
<pin id="1473" dir="0" index="0" bw="11" slack="2"/>
<pin id="1474" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="c_cast_i_i_i_i_i_i_i "/>
</bind>
</comp>

<comp id="1480" class="1005" name="c_reg_1480">
<pin_list>
<pin id="1481" dir="0" index="0" bw="10" slack="0"/>
<pin id="1482" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="1488" class="1005" name="k_reg_1488">
<pin_list>
<pin id="1489" dir="0" index="0" bw="2" slack="0"/>
<pin id="1490" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="1493" class="1005" name="sizes_addr_reg_1493">
<pin_list>
<pin id="1494" dir="0" index="0" bw="2" slack="1"/>
<pin id="1495" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="sizes_addr "/>
</bind>
</comp>

<comp id="1498" class="1005" name="cOffset_reg_1498">
<pin_list>
<pin id="1499" dir="0" index="0" bw="11" slack="1"/>
<pin id="1500" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="cOffset "/>
</bind>
</comp>

<comp id="1505" class="1005" name="or_cond_i_i_i_i_i_i_s_reg_1505">
<pin_list>
<pin id="1506" dir="0" index="0" bw="1" slack="6"/>
<pin id="1507" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond_i_i_i_i_i_i_s "/>
</bind>
</comp>

<comp id="1509" class="1005" name="p_Val2_load_1_reg_1509">
<pin_list>
<pin id="1510" dir="0" index="0" bw="176" slack="1"/>
<pin id="1511" dir="1" index="1" bw="176" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_load_1 "/>
</bind>
</comp>

<comp id="1514" class="1005" name="rOffset_reg_1514">
<pin_list>
<pin id="1515" dir="0" index="0" bw="6" slack="1"/>
<pin id="1516" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="rOffset "/>
</bind>
</comp>

<comp id="1521" class="1005" name="tmp_26_i_i_i_i2_i_i_s_reg_1521">
<pin_list>
<pin id="1522" dir="0" index="0" bw="32" slack="4"/>
<pin id="1523" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="tmp_26_i_i_i_i2_i_i_s "/>
</bind>
</comp>

<comp id="1526" class="1005" name="tmp_27_i_i_i_i1_i_i_s_reg_1526">
<pin_list>
<pin id="1527" dir="0" index="0" bw="32" slack="2"/>
<pin id="1528" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_27_i_i_i_i1_i_i_s "/>
</bind>
</comp>

<comp id="1531" class="1005" name="tmp_60_cast_i_i_i_reg_1531">
<pin_list>
<pin id="1532" dir="0" index="0" bw="5" slack="1"/>
<pin id="1533" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_60_cast_i_i_i "/>
</bind>
</comp>

<comp id="1536" class="1005" name="tmp_i_cast1_i_i_i_reg_1536">
<pin_list>
<pin id="1537" dir="0" index="0" bw="23" slack="2"/>
<pin id="1538" dir="1" index="1" bw="23" slack="2"/>
</pin_list>
<bind>
<opset="tmp_i_cast1_i_i_i "/>
</bind>
</comp>

<comp id="1542" class="1005" name="tmp_1_i_cast_i_i_i_reg_1542">
<pin_list>
<pin id="1543" dir="0" index="0" bw="23" slack="2"/>
<pin id="1544" dir="1" index="1" bw="23" slack="2"/>
</pin_list>
<bind>
<opset="tmp_1_i_cast_i_i_i "/>
</bind>
</comp>

<comp id="1551" class="1005" name="kn_reg_1551">
<pin_list>
<pin id="1552" dir="0" index="0" bw="3" slack="0"/>
<pin id="1553" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="kn "/>
</bind>
</comp>

<comp id="1556" class="1005" name="Dxy_V_0_addr_reg_1556">
<pin_list>
<pin id="1557" dir="0" index="0" bw="4" slack="1"/>
<pin id="1558" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="Dxy_V_0_addr "/>
</bind>
</comp>

<comp id="1561" class="1005" name="Dxy_V_1_addr_reg_1561">
<pin_list>
<pin id="1562" dir="0" index="0" bw="4" slack="1"/>
<pin id="1563" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="Dxy_V_1_addr "/>
</bind>
</comp>

<comp id="1566" class="1005" name="Dxy_V_2_addr_reg_1566">
<pin_list>
<pin id="1567" dir="0" index="0" bw="4" slack="1"/>
<pin id="1568" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="Dxy_V_2_addr "/>
</bind>
</comp>

<comp id="1571" class="1005" name="Dxy_V_3_addr_reg_1571">
<pin_list>
<pin id="1572" dir="0" index="0" bw="4" slack="1"/>
<pin id="1573" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="Dxy_V_3_addr "/>
</bind>
</comp>

<comp id="1576" class="1005" name="Dxy_V_4_addr_reg_1576">
<pin_list>
<pin id="1577" dir="0" index="0" bw="4" slack="1"/>
<pin id="1578" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="Dxy_V_4_addr "/>
</bind>
</comp>

<comp id="1581" class="1005" name="r_V_6_reg_1581">
<pin_list>
<pin id="1582" dir="0" index="0" bw="43" slack="1"/>
<pin id="1583" dir="1" index="1" bw="43" slack="1"/>
</pin_list>
<bind>
<opset="r_V_6 "/>
</bind>
</comp>

<comp id="1586" class="1005" name="tmp_59_reg_1586">
<pin_list>
<pin id="1587" dir="0" index="0" bw="5" slack="3"/>
<pin id="1588" dir="1" index="1" bw="5" slack="3"/>
</pin_list>
<bind>
<opset="tmp_59 "/>
</bind>
</comp>

<comp id="1591" class="1005" name="tmp_64_reg_1591">
<pin_list>
<pin id="1592" dir="0" index="0" bw="5" slack="1"/>
<pin id="1593" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_64 "/>
</bind>
</comp>

<comp id="1596" class="1005" name="tmp_65_reg_1596">
<pin_list>
<pin id="1597" dir="0" index="0" bw="1" slack="1"/>
<pin id="1598" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_65 "/>
</bind>
</comp>

<comp id="1603" class="1005" name="tmp_67_reg_1603">
<pin_list>
<pin id="1604" dir="0" index="0" bw="8" slack="1"/>
<pin id="1605" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_67 "/>
</bind>
</comp>

<comp id="1609" class="1005" name="tmp_82_reg_1609">
<pin_list>
<pin id="1610" dir="0" index="0" bw="4" slack="3"/>
<pin id="1611" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="tmp_82 "/>
</bind>
</comp>

<comp id="1614" class="1005" name="tmp_87_reg_1614">
<pin_list>
<pin id="1615" dir="0" index="0" bw="5" slack="1"/>
<pin id="1616" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_87 "/>
</bind>
</comp>

<comp id="1619" class="1005" name="tmp_88_reg_1619">
<pin_list>
<pin id="1620" dir="0" index="0" bw="1" slack="1"/>
<pin id="1621" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_88 "/>
</bind>
</comp>

<comp id="1626" class="1005" name="tmp_90_reg_1626">
<pin_list>
<pin id="1627" dir="0" index="0" bw="8" slack="1"/>
<pin id="1628" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_90 "/>
</bind>
</comp>

<comp id="1632" class="1005" name="Dxy_V_4_load_reg_1632">
<pin_list>
<pin id="1633" dir="0" index="0" bw="8" slack="6"/>
<pin id="1634" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="Dxy_V_4_load "/>
</bind>
</comp>

<comp id="1637" class="1005" name="tmp_81_reg_1637">
<pin_list>
<pin id="1638" dir="0" index="0" bw="16" slack="1"/>
<pin id="1639" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_81 "/>
</bind>
</comp>

<comp id="1642" class="1005" name="tmp_104_reg_1642">
<pin_list>
<pin id="1643" dir="0" index="0" bw="16" slack="2"/>
<pin id="1644" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="tmp_104 "/>
</bind>
</comp>

<comp id="1647" class="1005" name="tmp_64_i_i_i_reg_1647">
<pin_list>
<pin id="1648" dir="0" index="0" bw="16" slack="1"/>
<pin id="1649" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_64_i_i_i "/>
</bind>
</comp>

<comp id="1653" class="1005" name="sumBuf_addr_1_reg_1653">
<pin_list>
<pin id="1654" dir="0" index="0" bw="15" slack="1"/>
<pin id="1655" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="sumBuf_addr_1 "/>
</bind>
</comp>

<comp id="1658" class="1005" name="sumBuf_addr_2_reg_1658">
<pin_list>
<pin id="1659" dir="0" index="0" bw="15" slack="1"/>
<pin id="1660" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="sumBuf_addr_2 "/>
</bind>
</comp>

<comp id="1663" class="1005" name="tmp_70_i_i_i_reg_1663">
<pin_list>
<pin id="1664" dir="0" index="0" bw="16" slack="1"/>
<pin id="1665" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_70_i_i_i "/>
</bind>
</comp>

<comp id="1668" class="1005" name="tmp_71_i_i_i_reg_1668">
<pin_list>
<pin id="1669" dir="0" index="0" bw="16" slack="1"/>
<pin id="1670" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_71_i_i_i "/>
</bind>
</comp>

<comp id="1673" class="1005" name="sumBuf_addr_3_reg_1673">
<pin_list>
<pin id="1674" dir="0" index="0" bw="15" slack="1"/>
<pin id="1675" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="sumBuf_addr_3 "/>
</bind>
</comp>

<comp id="1678" class="1005" name="sumBuf_addr_4_reg_1678">
<pin_list>
<pin id="1679" dir="0" index="0" bw="15" slack="1"/>
<pin id="1680" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="sumBuf_addr_4 "/>
</bind>
</comp>

<comp id="1683" class="1005" name="tmp_20_i_i_i_i_reg_1683">
<pin_list>
<pin id="1684" dir="0" index="0" bw="32" slack="1"/>
<pin id="1685" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_20_i_i_i_i "/>
</bind>
</comp>

<comp id="1688" class="1005" name="tmp_V_reg_1688">
<pin_list>
<pin id="1689" dir="0" index="0" bw="32" slack="1"/>
<pin id="1690" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V "/>
</bind>
</comp>

<comp id="1693" class="1005" name="r_V_i_i_i_i_reg_1693">
<pin_list>
<pin id="1694" dir="0" index="0" bw="32" slack="1"/>
<pin id="1695" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="r_V_i_i_i_i "/>
</bind>
</comp>

<comp id="1698" class="1005" name="d_V_reg_1698">
<pin_list>
<pin id="1699" dir="0" index="0" bw="32" slack="1"/>
<pin id="1700" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d_V "/>
</bind>
</comp>

<comp id="1703" class="1005" name="r_V_8_reg_1703">
<pin_list>
<pin id="1704" dir="0" index="0" bw="64" slack="1"/>
<pin id="1705" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="r_V_8 "/>
</bind>
</comp>

<comp id="1708" class="1005" name="r_V_9_reg_1708">
<pin_list>
<pin id="1709" dir="0" index="0" bw="73" slack="1"/>
<pin id="1710" dir="1" index="1" bw="73" slack="1"/>
</pin_list>
<bind>
<opset="r_V_9 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="199"><net_src comp="56" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="204"><net_src comp="72" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="10" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="72" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="12" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="217"><net_src comp="74" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="14" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="219"><net_src comp="200" pin="2"/><net_sink comp="212" pin=2"/></net>

<net id="225"><net_src comp="74" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="226"><net_src comp="16" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="227"><net_src comp="206" pin="2"/><net_sink comp="220" pin=2"/></net>

<net id="232"><net_src comp="72" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="6" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="239"><net_src comp="74" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="240"><net_src comp="8" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="241"><net_src comp="228" pin="2"/><net_sink comp="234" pin=2"/></net>

<net id="246"><net_src comp="134" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="20" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="253"><net_src comp="194" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="4" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="260"><net_src comp="194" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="261"><net_src comp="2" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="267"><net_src comp="194" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="268"><net_src comp="0" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="274"><net_src comp="22" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="275"><net_src comp="132" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="281"><net_src comp="242" pin="2"/><net_sink comp="276" pin=1"/></net>

<net id="282"><net_src comp="269" pin="3"/><net_sink comp="276" pin=0"/></net>

<net id="288"><net_src comp="24" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="289"><net_src comp="132" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="295"><net_src comp="283" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="301"><net_src comp="50" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="302"><net_src comp="132" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="308"><net_src comp="52" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="309"><net_src comp="132" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="315"><net_src comp="46" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="316"><net_src comp="132" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="322"><net_src comp="48" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="323"><net_src comp="132" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="329"><net_src comp="54" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="330"><net_src comp="132" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="336"><net_src comp="310" pin="3"/><net_sink comp="331" pin=0"/></net>

<net id="342"><net_src comp="317" pin="3"/><net_sink comp="337" pin=0"/></net>

<net id="348"><net_src comp="296" pin="3"/><net_sink comp="343" pin=0"/></net>

<net id="354"><net_src comp="303" pin="3"/><net_sink comp="349" pin=0"/></net>

<net id="360"><net_src comp="324" pin="3"/><net_sink comp="355" pin=0"/></net>

<net id="366"><net_src comp="22" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="367"><net_src comp="132" pin="0"/><net_sink comp="361" pin=1"/></net>

<net id="368"><net_src comp="361" pin="3"/><net_sink comp="276" pin=0"/></net>

<net id="374"><net_src comp="22" pin="0"/><net_sink comp="369" pin=0"/></net>

<net id="375"><net_src comp="132" pin="0"/><net_sink comp="369" pin=1"/></net>

<net id="380"><net_src comp="369" pin="3"/><net_sink comp="276" pin=2"/></net>

<net id="386"><net_src comp="22" pin="0"/><net_sink comp="381" pin=0"/></net>

<net id="387"><net_src comp="132" pin="0"/><net_sink comp="381" pin=1"/></net>

<net id="393"><net_src comp="22" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="394"><net_src comp="132" pin="0"/><net_sink comp="388" pin=1"/></net>

<net id="395"><net_src comp="381" pin="3"/><net_sink comp="276" pin=2"/></net>

<net id="396"><net_src comp="388" pin="3"/><net_sink comp="276" pin=0"/></net>

<net id="400"><net_src comp="76" pin="0"/><net_sink comp="397" pin=0"/></net>

<net id="407"><net_src comp="397" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="411"><net_src comp="78" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="418"><net_src comp="408" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="419"><net_src comp="412" pin="4"/><net_sink comp="408" pin=0"/></net>

<net id="423"><net_src comp="78" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="430"><net_src comp="420" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="434"><net_src comp="138" pin="0"/><net_sink comp="431" pin=0"/></net>

<net id="441"><net_src comp="431" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="442"><net_src comp="435" pin="4"/><net_sink comp="431" pin=0"/></net>

<net id="446"><net_src comp="62" pin="0"/><net_sink comp="443" pin=0"/></net>

<net id="453"><net_src comp="443" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="454"><net_src comp="447" pin="4"/><net_sink comp="443" pin=0"/></net>

<net id="458"><net_src comp="112" pin="0"/><net_sink comp="455" pin=0"/></net>

<net id="465"><net_src comp="455" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="479"><net_src comp="150" pin="0"/><net_sink comp="466" pin=0"/></net>

<net id="480"><net_src comp="22" pin="0"/><net_sink comp="466" pin=1"/></net>

<net id="481"><net_src comp="26" pin="0"/><net_sink comp="466" pin=2"/></net>

<net id="482"><net_src comp="28" pin="0"/><net_sink comp="466" pin=3"/></net>

<net id="483"><net_src comp="30" pin="0"/><net_sink comp="466" pin=4"/></net>

<net id="484"><net_src comp="32" pin="0"/><net_sink comp="466" pin=5"/></net>

<net id="485"><net_src comp="34" pin="0"/><net_sink comp="466" pin=6"/></net>

<net id="486"><net_src comp="431" pin="1"/><net_sink comp="466" pin=7"/></net>

<net id="487"><net_src comp="36" pin="0"/><net_sink comp="466" pin=2"/></net>

<net id="488"><net_src comp="38" pin="0"/><net_sink comp="466" pin=3"/></net>

<net id="489"><net_src comp="40" pin="0"/><net_sink comp="466" pin=4"/></net>

<net id="490"><net_src comp="42" pin="0"/><net_sink comp="466" pin=5"/></net>

<net id="491"><net_src comp="44" pin="0"/><net_sink comp="466" pin=6"/></net>

<net id="495"><net_src comp="492" pin="1"/><net_sink comp="466" pin=8"/></net>

<net id="499"><net_src comp="412" pin="4"/><net_sink comp="496" pin=0"/></net>

<net id="504"><net_src comp="412" pin="4"/><net_sink comp="500" pin=0"/></net>

<net id="505"><net_src comp="80" pin="0"/><net_sink comp="500" pin=1"/></net>

<net id="510"><net_src comp="86" pin="0"/><net_sink comp="506" pin=0"/></net>

<net id="511"><net_src comp="412" pin="4"/><net_sink comp="506" pin=1"/></net>

<net id="516"><net_src comp="401" pin="4"/><net_sink comp="512" pin=0"/></net>

<net id="517"><net_src comp="94" pin="0"/><net_sink comp="512" pin=1"/></net>

<net id="522"><net_src comp="401" pin="4"/><net_sink comp="518" pin=0"/></net>

<net id="523"><net_src comp="56" pin="0"/><net_sink comp="518" pin=1"/></net>

<net id="529"><net_src comp="512" pin="2"/><net_sink comp="524" pin=0"/></net>

<net id="530"><net_src comp="518" pin="2"/><net_sink comp="524" pin=1"/></net>

<net id="531"><net_src comp="62" pin="0"/><net_sink comp="524" pin=2"/></net>

<net id="536"><net_src comp="412" pin="4"/><net_sink comp="532" pin=0"/></net>

<net id="537"><net_src comp="96" pin="0"/><net_sink comp="532" pin=1"/></net>

<net id="541"><net_src comp="492" pin="1"/><net_sink comp="538" pin=0"/></net>

<net id="545"><net_src comp="18" pin="0"/><net_sink comp="542" pin=0"/></net>

<net id="553"><net_src comp="98" pin="0"/><net_sink comp="546" pin=0"/></net>

<net id="554"><net_src comp="542" pin="1"/><net_sink comp="546" pin=1"/></net>

<net id="555"><net_src comp="538" pin="1"/><net_sink comp="546" pin=2"/></net>

<net id="556"><net_src comp="100" pin="0"/><net_sink comp="546" pin=3"/></net>

<net id="557"><net_src comp="102" pin="0"/><net_sink comp="546" pin=4"/></net>

<net id="562"><net_src comp="546" pin="5"/><net_sink comp="558" pin=0"/></net>

<net id="563"><net_src comp="18" pin="0"/><net_sink comp="558" pin=1"/></net>

<net id="570"><net_src comp="104" pin="0"/><net_sink comp="564" pin=0"/></net>

<net id="571"><net_src comp="492" pin="1"/><net_sink comp="564" pin=1"/></net>

<net id="572"><net_src comp="106" pin="0"/><net_sink comp="564" pin=2"/></net>

<net id="573"><net_src comp="102" pin="0"/><net_sink comp="564" pin=3"/></net>

<net id="577"><net_src comp="542" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="582"><net_src comp="574" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="583"><net_src comp="564" pin="4"/><net_sink comp="578" pin=1"/></net>

<net id="589"><net_src comp="108" pin="0"/><net_sink comp="584" pin=0"/></net>

<net id="590"><net_src comp="538" pin="1"/><net_sink comp="584" pin=1"/></net>

<net id="591"><net_src comp="578" pin="2"/><net_sink comp="584" pin=2"/></net>

<net id="596"><net_src comp="584" pin="3"/><net_sink comp="592" pin=0"/></net>

<net id="602"><net_src comp="110" pin="0"/><net_sink comp="597" pin=0"/></net>

<net id="603"><net_src comp="496" pin="1"/><net_sink comp="597" pin=1"/></net>

<net id="604"><net_src comp="112" pin="0"/><net_sink comp="597" pin=2"/></net>

<net id="609"><net_src comp="597" pin="3"/><net_sink comp="605" pin=0"/></net>

<net id="610"><net_src comp="114" pin="0"/><net_sink comp="605" pin=1"/></net>

<net id="614"><net_src comp="412" pin="4"/><net_sink comp="611" pin=0"/></net>

<net id="619"><net_src comp="597" pin="3"/><net_sink comp="615" pin=0"/></net>

<net id="620"><net_src comp="605" pin="2"/><net_sink comp="615" pin=1"/></net>

<net id="625"><net_src comp="116" pin="0"/><net_sink comp="621" pin=0"/></net>

<net id="626"><net_src comp="597" pin="3"/><net_sink comp="621" pin=1"/></net>

<net id="632"><net_src comp="615" pin="2"/><net_sink comp="627" pin=0"/></net>

<net id="633"><net_src comp="597" pin="3"/><net_sink comp="627" pin=1"/></net>

<net id="634"><net_src comp="605" pin="2"/><net_sink comp="627" pin=2"/></net>

<net id="640"><net_src comp="615" pin="2"/><net_sink comp="635" pin=0"/></net>

<net id="641"><net_src comp="605" pin="2"/><net_sink comp="635" pin=1"/></net>

<net id="642"><net_src comp="597" pin="3"/><net_sink comp="635" pin=2"/></net>

<net id="648"><net_src comp="615" pin="2"/><net_sink comp="643" pin=0"/></net>

<net id="649"><net_src comp="621" pin="2"/><net_sink comp="643" pin=1"/></net>

<net id="650"><net_src comp="597" pin="3"/><net_sink comp="643" pin=2"/></net>

<net id="655"><net_src comp="116" pin="0"/><net_sink comp="651" pin=0"/></net>

<net id="656"><net_src comp="627" pin="3"/><net_sink comp="651" pin=1"/></net>

<net id="660"><net_src comp="643" pin="3"/><net_sink comp="657" pin=0"/></net>

<net id="664"><net_src comp="635" pin="3"/><net_sink comp="661" pin=0"/></net>

<net id="668"><net_src comp="651" pin="2"/><net_sink comp="665" pin=0"/></net>

<net id="673"><net_src comp="611" pin="1"/><net_sink comp="669" pin=0"/></net>

<net id="674"><net_src comp="657" pin="1"/><net_sink comp="669" pin=1"/></net>

<net id="681"><net_src comp="118" pin="0"/><net_sink comp="675" pin=0"/></net>

<net id="682"><net_src comp="669" pin="2"/><net_sink comp="675" pin=1"/></net>

<net id="683"><net_src comp="102" pin="0"/><net_sink comp="675" pin=2"/></net>

<net id="684"><net_src comp="62" pin="0"/><net_sink comp="675" pin=3"/></net>

<net id="690"><net_src comp="615" pin="2"/><net_sink comp="685" pin=0"/></net>

<net id="691"><net_src comp="675" pin="4"/><net_sink comp="685" pin=1"/></net>

<net id="692"><net_src comp="669" pin="2"/><net_sink comp="685" pin=2"/></net>

<net id="697"><net_src comp="120" pin="0"/><net_sink comp="693" pin=0"/></net>

<net id="698"><net_src comp="661" pin="1"/><net_sink comp="693" pin=1"/></net>

<net id="703"><net_src comp="120" pin="0"/><net_sink comp="699" pin=0"/></net>

<net id="704"><net_src comp="665" pin="1"/><net_sink comp="699" pin=1"/></net>

<net id="709"><net_src comp="693" pin="2"/><net_sink comp="705" pin=0"/></net>

<net id="710"><net_src comp="699" pin="2"/><net_sink comp="705" pin=1"/></net>

<net id="715"><net_src comp="705" pin="2"/><net_sink comp="711" pin=0"/></net>

<net id="716"><net_src comp="120" pin="0"/><net_sink comp="711" pin=1"/></net>

<net id="721"><net_src comp="492" pin="1"/><net_sink comp="717" pin=0"/></net>

<net id="722"><net_src comp="711" pin="2"/><net_sink comp="717" pin=1"/></net>

<net id="727"><net_src comp="685" pin="3"/><net_sink comp="723" pin=0"/></net>

<net id="728"><net_src comp="705" pin="2"/><net_sink comp="723" pin=1"/></net>

<net id="733"><net_src comp="717" pin="2"/><net_sink comp="729" pin=0"/></net>

<net id="734"><net_src comp="723" pin="2"/><net_sink comp="729" pin=1"/></net>

<net id="739"><net_src comp="729" pin="2"/><net_sink comp="735" pin=0"/></net>

<net id="743"><net_src comp="524" pin="3"/><net_sink comp="740" pin=0"/></net>

<net id="749"><net_src comp="532" pin="2"/><net_sink comp="744" pin=0"/></net>

<net id="750"><net_src comp="496" pin="1"/><net_sink comp="744" pin=1"/></net>

<net id="751"><net_src comp="124" pin="0"/><net_sink comp="744" pin=2"/></net>

<net id="755"><net_src comp="744" pin="3"/><net_sink comp="752" pin=0"/></net>

<net id="759"><net_src comp="424" pin="4"/><net_sink comp="756" pin=0"/></net>

<net id="764"><net_src comp="424" pin="4"/><net_sink comp="760" pin=0"/></net>

<net id="765"><net_src comp="126" pin="0"/><net_sink comp="760" pin=1"/></net>

<net id="770"><net_src comp="424" pin="4"/><net_sink comp="766" pin=0"/></net>

<net id="771"><net_src comp="86" pin="0"/><net_sink comp="766" pin=1"/></net>

<net id="775"><net_src comp="424" pin="4"/><net_sink comp="772" pin=0"/></net>

<net id="780"><net_src comp="772" pin="1"/><net_sink comp="776" pin=1"/></net>

<net id="784"><net_src comp="776" pin="2"/><net_sink comp="781" pin=0"/></net>

<net id="785"><net_src comp="781" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="790"><net_src comp="435" pin="4"/><net_sink comp="786" pin=0"/></net>

<net id="791"><net_src comp="140" pin="0"/><net_sink comp="786" pin=1"/></net>

<net id="796"><net_src comp="435" pin="4"/><net_sink comp="792" pin=0"/></net>

<net id="797"><net_src comp="144" pin="0"/><net_sink comp="792" pin=1"/></net>

<net id="801"><net_src comp="435" pin="4"/><net_sink comp="798" pin=0"/></net>

<net id="802"><net_src comp="798" pin="1"/><net_sink comp="283" pin=2"/></net>

<net id="806"><net_src comp="290" pin="3"/><net_sink comp="803" pin=0"/></net>

<net id="810"><net_src comp="290" pin="3"/><net_sink comp="807" pin=0"/></net>

<net id="814"><net_src comp="290" pin="3"/><net_sink comp="811" pin=0"/></net>

<net id="819"><net_src comp="807" pin="1"/><net_sink comp="815" pin=1"/></net>

<net id="820"><net_src comp="815" pin="2"/><net_sink comp="466" pin=10"/></net>

<net id="825"><net_src comp="408" pin="1"/><net_sink comp="821" pin=0"/></net>

<net id="826"><net_src comp="811" pin="1"/><net_sink comp="821" pin=1"/></net>

<net id="831"><net_src comp="815" pin="2"/><net_sink comp="827" pin=0"/></net>

<net id="832"><net_src comp="148" pin="0"/><net_sink comp="827" pin=1"/></net>

<net id="837"><net_src comp="821" pin="2"/><net_sink comp="833" pin=0"/></net>

<net id="838"><net_src comp="827" pin="2"/><net_sink comp="833" pin=1"/></net>

<net id="843"><net_src comp="803" pin="1"/><net_sink comp="839" pin=1"/></net>

<net id="844"><net_src comp="839" pin="2"/><net_sink comp="466" pin=9"/></net>

<net id="850"><net_src comp="152" pin="0"/><net_sink comp="845" pin=0"/></net>

<net id="851"><net_src comp="431" pin="1"/><net_sink comp="845" pin=1"/></net>

<net id="852"><net_src comp="138" pin="0"/><net_sink comp="845" pin=2"/></net>

<net id="856"><net_src comp="845" pin="3"/><net_sink comp="853" pin=0"/></net>

<net id="867"><net_src comp="860" pin="1"/><net_sink comp="863" pin=0"/></net>

<net id="868"><net_src comp="154" pin="0"/><net_sink comp="863" pin=1"/></net>

<net id="872"><net_src comp="863" pin="2"/><net_sink comp="869" pin=0"/></net>

<net id="877"><net_src comp="459" pin="4"/><net_sink comp="873" pin=0"/></net>

<net id="878"><net_src comp="156" pin="0"/><net_sink comp="873" pin=1"/></net>

<net id="883"><net_src comp="459" pin="4"/><net_sink comp="879" pin=0"/></net>

<net id="884"><net_src comp="160" pin="0"/><net_sink comp="879" pin=1"/></net>

<net id="888"><net_src comp="459" pin="4"/><net_sink comp="885" pin=0"/></net>

<net id="893"><net_src comp="885" pin="1"/><net_sink comp="889" pin=1"/></net>

<net id="897"><net_src comp="889" pin="2"/><net_sink comp="894" pin=0"/></net>

<net id="898"><net_src comp="894" pin="1"/><net_sink comp="296" pin=2"/></net>

<net id="899"><net_src comp="894" pin="1"/><net_sink comp="303" pin=2"/></net>

<net id="900"><net_src comp="894" pin="1"/><net_sink comp="310" pin=2"/></net>

<net id="901"><net_src comp="894" pin="1"/><net_sink comp="317" pin=2"/></net>

<net id="902"><net_src comp="894" pin="1"/><net_sink comp="324" pin=2"/></net>

<net id="906"><net_src comp="447" pin="4"/><net_sink comp="903" pin=0"/></net>

<net id="911"><net_src comp="903" pin="1"/><net_sink comp="907" pin=0"/></net>

<net id="912"><net_src comp="162" pin="0"/><net_sink comp="907" pin=1"/></net>

<net id="919"><net_src comp="164" pin="0"/><net_sink comp="913" pin=0"/></net>

<net id="920"><net_src comp="331" pin="3"/><net_sink comp="913" pin=1"/></net>

<net id="921"><net_src comp="166" pin="0"/><net_sink comp="913" pin=2"/></net>

<net id="922"><net_src comp="168" pin="0"/><net_sink comp="913" pin=3"/></net>

<net id="929"><net_src comp="164" pin="0"/><net_sink comp="923" pin=0"/></net>

<net id="930"><net_src comp="337" pin="3"/><net_sink comp="923" pin=1"/></net>

<net id="931"><net_src comp="166" pin="0"/><net_sink comp="923" pin=2"/></net>

<net id="932"><net_src comp="168" pin="0"/><net_sink comp="923" pin=3"/></net>

<net id="936"><net_src comp="923" pin="4"/><net_sink comp="933" pin=0"/></net>

<net id="941"><net_src comp="933" pin="1"/><net_sink comp="937" pin=0"/></net>

<net id="947"><net_src comp="170" pin="0"/><net_sink comp="942" pin=0"/></net>

<net id="948"><net_src comp="937" pin="2"/><net_sink comp="942" pin=1"/></net>

<net id="949"><net_src comp="112" pin="0"/><net_sink comp="942" pin=2"/></net>

<net id="953"><net_src comp="942" pin="3"/><net_sink comp="950" pin=0"/></net>

<net id="958"><net_src comp="950" pin="1"/><net_sink comp="954" pin=0"/></net>

<net id="959"><net_src comp="172" pin="0"/><net_sink comp="954" pin=1"/></net>

<net id="963"><net_src comp="954" pin="2"/><net_sink comp="960" pin=0"/></net>

<net id="968"><net_src comp="933" pin="1"/><net_sink comp="964" pin=1"/></net>

<net id="972"><net_src comp="964" pin="2"/><net_sink comp="969" pin=0"/></net>

<net id="978"><net_src comp="170" pin="0"/><net_sink comp="973" pin=0"/></net>

<net id="979"><net_src comp="964" pin="2"/><net_sink comp="973" pin=1"/></net>

<net id="980"><net_src comp="112" pin="0"/><net_sink comp="973" pin=2"/></net>

<net id="984"><net_src comp="973" pin="3"/><net_sink comp="981" pin=0"/></net>

<net id="989"><net_src comp="981" pin="1"/><net_sink comp="985" pin=0"/></net>

<net id="990"><net_src comp="960" pin="1"/><net_sink comp="985" pin=1"/></net>

<net id="994"><net_src comp="954" pin="2"/><net_sink comp="991" pin=0"/></net>

<net id="1001"><net_src comp="174" pin="0"/><net_sink comp="995" pin=0"/></net>

<net id="1002"><net_src comp="343" pin="3"/><net_sink comp="995" pin=1"/></net>

<net id="1003"><net_src comp="166" pin="0"/><net_sink comp="995" pin=2"/></net>

<net id="1004"><net_src comp="176" pin="0"/><net_sink comp="995" pin=3"/></net>

<net id="1011"><net_src comp="174" pin="0"/><net_sink comp="1005" pin=0"/></net>

<net id="1012"><net_src comp="349" pin="3"/><net_sink comp="1005" pin=1"/></net>

<net id="1013"><net_src comp="166" pin="0"/><net_sink comp="1005" pin=2"/></net>

<net id="1014"><net_src comp="176" pin="0"/><net_sink comp="1005" pin=3"/></net>

<net id="1018"><net_src comp="1005" pin="4"/><net_sink comp="1015" pin=0"/></net>

<net id="1023"><net_src comp="1015" pin="1"/><net_sink comp="1019" pin=0"/></net>

<net id="1029"><net_src comp="170" pin="0"/><net_sink comp="1024" pin=0"/></net>

<net id="1030"><net_src comp="1019" pin="2"/><net_sink comp="1024" pin=1"/></net>

<net id="1031"><net_src comp="112" pin="0"/><net_sink comp="1024" pin=2"/></net>

<net id="1035"><net_src comp="1024" pin="3"/><net_sink comp="1032" pin=0"/></net>

<net id="1040"><net_src comp="1032" pin="1"/><net_sink comp="1036" pin=0"/></net>

<net id="1041"><net_src comp="172" pin="0"/><net_sink comp="1036" pin=1"/></net>

<net id="1045"><net_src comp="1036" pin="2"/><net_sink comp="1042" pin=0"/></net>

<net id="1050"><net_src comp="1015" pin="1"/><net_sink comp="1046" pin=1"/></net>

<net id="1054"><net_src comp="1046" pin="2"/><net_sink comp="1051" pin=0"/></net>

<net id="1060"><net_src comp="170" pin="0"/><net_sink comp="1055" pin=0"/></net>

<net id="1061"><net_src comp="1046" pin="2"/><net_sink comp="1055" pin=1"/></net>

<net id="1062"><net_src comp="112" pin="0"/><net_sink comp="1055" pin=2"/></net>

<net id="1066"><net_src comp="1055" pin="3"/><net_sink comp="1063" pin=0"/></net>

<net id="1071"><net_src comp="1063" pin="1"/><net_sink comp="1067" pin=0"/></net>

<net id="1072"><net_src comp="1042" pin="1"/><net_sink comp="1067" pin=1"/></net>

<net id="1076"><net_src comp="1036" pin="2"/><net_sink comp="1073" pin=0"/></net>

<net id="1082"><net_src comp="110" pin="0"/><net_sink comp="1077" pin=0"/></net>

<net id="1083"><net_src comp="112" pin="0"/><net_sink comp="1077" pin=2"/></net>

<net id="1090"><net_src comp="118" pin="0"/><net_sink comp="1084" pin=0"/></net>

<net id="1091"><net_src comp="492" pin="1"/><net_sink comp="1084" pin=1"/></net>

<net id="1092"><net_src comp="102" pin="0"/><net_sink comp="1084" pin=2"/></net>

<net id="1093"><net_src comp="62" pin="0"/><net_sink comp="1084" pin=3"/></net>

<net id="1098"><net_src comp="1077" pin="3"/><net_sink comp="1094" pin=0"/></net>

<net id="1103"><net_src comp="116" pin="0"/><net_sink comp="1099" pin=0"/></net>

<net id="1104"><net_src comp="1077" pin="3"/><net_sink comp="1099" pin=1"/></net>

<net id="1109"><net_src comp="1077" pin="3"/><net_sink comp="1105" pin=1"/></net>

<net id="1115"><net_src comp="1094" pin="2"/><net_sink comp="1110" pin=1"/></net>

<net id="1116"><net_src comp="1105" pin="2"/><net_sink comp="1110" pin=2"/></net>

<net id="1122"><net_src comp="1084" pin="4"/><net_sink comp="1117" pin=1"/></net>

<net id="1123"><net_src comp="492" pin="1"/><net_sink comp="1117" pin=2"/></net>

<net id="1129"><net_src comp="1099" pin="2"/><net_sink comp="1124" pin=1"/></net>

<net id="1130"><net_src comp="1077" pin="3"/><net_sink comp="1124" pin=2"/></net>

<net id="1135"><net_src comp="116" pin="0"/><net_sink comp="1131" pin=0"/></net>

<net id="1136"><net_src comp="1110" pin="3"/><net_sink comp="1131" pin=1"/></net>

<net id="1140"><net_src comp="1124" pin="3"/><net_sink comp="1137" pin=0"/></net>

<net id="1144"><net_src comp="1131" pin="2"/><net_sink comp="1141" pin=0"/></net>

<net id="1149"><net_src comp="1117" pin="3"/><net_sink comp="1145" pin=0"/></net>

<net id="1150"><net_src comp="1137" pin="1"/><net_sink comp="1145" pin=1"/></net>

<net id="1155"><net_src comp="120" pin="0"/><net_sink comp="1151" pin=0"/></net>

<net id="1156"><net_src comp="1141" pin="1"/><net_sink comp="1151" pin=1"/></net>

<net id="1161"><net_src comp="1145" pin="2"/><net_sink comp="1157" pin=0"/></net>

<net id="1162"><net_src comp="1151" pin="2"/><net_sink comp="1157" pin=1"/></net>

<net id="1166"><net_src comp="1157" pin="2"/><net_sink comp="1163" pin=0"/></net>

<net id="1172"><net_src comp="110" pin="0"/><net_sink comp="1167" pin=0"/></net>

<net id="1173"><net_src comp="112" pin="0"/><net_sink comp="1167" pin=2"/></net>

<net id="1180"><net_src comp="118" pin="0"/><net_sink comp="1174" pin=0"/></net>

<net id="1181"><net_src comp="492" pin="1"/><net_sink comp="1174" pin=1"/></net>

<net id="1182"><net_src comp="102" pin="0"/><net_sink comp="1174" pin=2"/></net>

<net id="1183"><net_src comp="62" pin="0"/><net_sink comp="1174" pin=3"/></net>

<net id="1188"><net_src comp="1167" pin="3"/><net_sink comp="1184" pin=0"/></net>

<net id="1193"><net_src comp="116" pin="0"/><net_sink comp="1189" pin=0"/></net>

<net id="1194"><net_src comp="1167" pin="3"/><net_sink comp="1189" pin=1"/></net>

<net id="1199"><net_src comp="1167" pin="3"/><net_sink comp="1195" pin=1"/></net>

<net id="1205"><net_src comp="1184" pin="2"/><net_sink comp="1200" pin=1"/></net>

<net id="1206"><net_src comp="1195" pin="2"/><net_sink comp="1200" pin=2"/></net>

<net id="1212"><net_src comp="1174" pin="4"/><net_sink comp="1207" pin=1"/></net>

<net id="1213"><net_src comp="492" pin="1"/><net_sink comp="1207" pin=2"/></net>

<net id="1219"><net_src comp="1189" pin="2"/><net_sink comp="1214" pin=1"/></net>

<net id="1220"><net_src comp="1167" pin="3"/><net_sink comp="1214" pin=2"/></net>

<net id="1225"><net_src comp="116" pin="0"/><net_sink comp="1221" pin=0"/></net>

<net id="1226"><net_src comp="1200" pin="3"/><net_sink comp="1221" pin=1"/></net>

<net id="1230"><net_src comp="1214" pin="3"/><net_sink comp="1227" pin=0"/></net>

<net id="1234"><net_src comp="1221" pin="2"/><net_sink comp="1231" pin=0"/></net>

<net id="1239"><net_src comp="1207" pin="3"/><net_sink comp="1235" pin=0"/></net>

<net id="1240"><net_src comp="1227" pin="1"/><net_sink comp="1235" pin=1"/></net>

<net id="1245"><net_src comp="120" pin="0"/><net_sink comp="1241" pin=0"/></net>

<net id="1246"><net_src comp="1231" pin="1"/><net_sink comp="1241" pin=1"/></net>

<net id="1251"><net_src comp="1235" pin="2"/><net_sink comp="1247" pin=0"/></net>

<net id="1252"><net_src comp="1241" pin="2"/><net_sink comp="1247" pin=1"/></net>

<net id="1256"><net_src comp="1247" pin="2"/><net_sink comp="1253" pin=0"/></net>

<net id="1267"><net_src comp="1257" pin="1"/><net_sink comp="1263" pin=0"/></net>

<net id="1268"><net_src comp="1260" pin="1"/><net_sink comp="1263" pin=1"/></net>

<net id="1273"><net_src comp="1263" pin="2"/><net_sink comp="1269" pin=1"/></net>

<net id="1277"><net_src comp="1269" pin="2"/><net_sink comp="1274" pin=0"/></net>

<net id="1278"><net_src comp="1274" pin="1"/><net_sink comp="361" pin=2"/></net>

<net id="1289"><net_src comp="1279" pin="1"/><net_sink comp="1285" pin=0"/></net>

<net id="1290"><net_src comp="1282" pin="1"/><net_sink comp="1285" pin=1"/></net>

<net id="1295"><net_src comp="1285" pin="2"/><net_sink comp="1291" pin=1"/></net>

<net id="1299"><net_src comp="1291" pin="2"/><net_sink comp="1296" pin=0"/></net>

<net id="1300"><net_src comp="1296" pin="1"/><net_sink comp="369" pin=2"/></net>

<net id="1305"><net_src comp="1263" pin="2"/><net_sink comp="1301" pin=1"/></net>

<net id="1310"><net_src comp="1285" pin="2"/><net_sink comp="1306" pin=1"/></net>

<net id="1314"><net_src comp="1311" pin="1"/><net_sink comp="381" pin=2"/></net>

<net id="1318"><net_src comp="1315" pin="1"/><net_sink comp="388" pin=2"/></net>

<net id="1323"><net_src comp="276" pin="3"/><net_sink comp="1319" pin=0"/></net>

<net id="1324"><net_src comp="276" pin="7"/><net_sink comp="1319" pin=1"/></net>

<net id="1329"><net_src comp="276" pin="7"/><net_sink comp="1325" pin=1"/></net>

<net id="1334"><net_src comp="1325" pin="2"/><net_sink comp="1330" pin=0"/></net>

<net id="1335"><net_src comp="276" pin="3"/><net_sink comp="1330" pin=1"/></net>

<net id="1343"><net_src comp="1336" pin="1"/><net_sink comp="1339" pin=1"/></net>

<net id="1348"><net_src comp="443" pin="1"/><net_sink comp="1344" pin=0"/></net>

<net id="1359"><net_src comp="1352" pin="1"/><net_sink comp="1355" pin=0"/></net>

<net id="1360"><net_src comp="1349" pin="1"/><net_sink comp="1355" pin=1"/></net>

<net id="1367"><net_src comp="443" pin="1"/><net_sink comp="1364" pin=0"/></net>

<net id="1372"><net_src comp="1364" pin="1"/><net_sink comp="1368" pin=0"/></net>

<net id="1373"><net_src comp="1361" pin="1"/><net_sink comp="1368" pin=1"/></net>

<net id="1379"><net_src comp="180" pin="0"/><net_sink comp="1374" pin=0"/></net>

<net id="1380"><net_src comp="78" pin="0"/><net_sink comp="1374" pin=2"/></net>

<net id="1388"><net_src comp="1374" pin="3"/><net_sink comp="1384" pin=0"/></net>

<net id="1389"><net_src comp="1381" pin="1"/><net_sink comp="1384" pin=1"/></net>

<net id="1396"><net_src comp="182" pin="0"/><net_sink comp="1390" pin=0"/></net>

<net id="1397"><net_src comp="1384" pin="2"/><net_sink comp="1390" pin=1"/></net>

<net id="1398"><net_src comp="184" pin="0"/><net_sink comp="1390" pin=2"/></net>

<net id="1399"><net_src comp="186" pin="0"/><net_sink comp="1390" pin=3"/></net>

<net id="1405"><net_src comp="188" pin="0"/><net_sink comp="1400" pin=0"/></net>

<net id="1406"><net_src comp="1384" pin="2"/><net_sink comp="1400" pin=1"/></net>

<net id="1407"><net_src comp="190" pin="0"/><net_sink comp="1400" pin=2"/></net>

<net id="1411"><net_src comp="1400" pin="3"/><net_sink comp="1408" pin=0"/></net>

<net id="1416"><net_src comp="1408" pin="1"/><net_sink comp="1412" pin=0"/></net>

<net id="1417"><net_src comp="1390" pin="4"/><net_sink comp="1412" pin=1"/></net>

<net id="1418"><net_src comp="1412" pin="2"/><net_sink comp="248" pin=2"/></net>

<net id="1419"><net_src comp="1412" pin="2"/><net_sink comp="255" pin=2"/></net>

<net id="1420"><net_src comp="1412" pin="2"/><net_sink comp="262" pin=2"/></net>

<net id="1425"><net_src comp="122" pin="0"/><net_sink comp="1421" pin=0"/></net>

<net id="1426"><net_src comp="740" pin="1"/><net_sink comp="1421" pin=1"/></net>

<net id="1431"><net_src comp="122" pin="0"/><net_sink comp="1427" pin=1"/></net>

<net id="1436"><net_src comp="122" pin="0"/><net_sink comp="1432" pin=1"/></net>

<net id="1437"><net_src comp="1432" pin="2"/><net_sink comp="1301" pin=0"/></net>

<net id="1438"><net_src comp="1432" pin="2"/><net_sink comp="1306" pin=0"/></net>

<net id="1442"><net_src comp="196" pin="1"/><net_sink comp="1439" pin=0"/></net>

<net id="1443"><net_src comp="1439" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="1444"><net_src comp="1439" pin="1"/><net_sink comp="592" pin=1"/></net>

<net id="1445"><net_src comp="1439" pin="1"/><net_sink comp="735" pin=1"/></net>

<net id="1452"><net_src comp="506" pin="2"/><net_sink comp="1449" pin=0"/></net>

<net id="1453"><net_src comp="1449" pin="1"/><net_sink comp="412" pin=2"/></net>

<net id="1457"><net_src comp="524" pin="3"/><net_sink comp="1454" pin=0"/></net>

<net id="1458"><net_src comp="1454" pin="1"/><net_sink comp="401" pin=2"/></net>

<net id="1465"><net_src comp="1421" pin="2"/><net_sink comp="1462" pin=0"/></net>

<net id="1466"><net_src comp="1462" pin="1"/><net_sink comp="776" pin=0"/></net>

<net id="1470"><net_src comp="752" pin="1"/><net_sink comp="1467" pin=0"/></net>

<net id="1471"><net_src comp="1467" pin="1"/><net_sink comp="839" pin=0"/></net>

<net id="1475"><net_src comp="756" pin="1"/><net_sink comp="1472" pin=0"/></net>

<net id="1476"><net_src comp="1472" pin="1"/><net_sink comp="815" pin=0"/></net>

<net id="1483"><net_src comp="766" pin="2"/><net_sink comp="1480" pin=0"/></net>

<net id="1484"><net_src comp="1480" pin="1"/><net_sink comp="424" pin=2"/></net>

<net id="1491"><net_src comp="792" pin="2"/><net_sink comp="1488" pin=0"/></net>

<net id="1492"><net_src comp="1488" pin="1"/><net_sink comp="435" pin=2"/></net>

<net id="1496"><net_src comp="283" pin="3"/><net_sink comp="1493" pin=0"/></net>

<net id="1497"><net_src comp="1493" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="1501"><net_src comp="815" pin="2"/><net_sink comp="1498" pin=0"/></net>

<net id="1502"><net_src comp="1498" pin="1"/><net_sink comp="466" pin=10"/></net>

<net id="1503"><net_src comp="1498" pin="1"/><net_sink comp="1257" pin=0"/></net>

<net id="1504"><net_src comp="1498" pin="1"/><net_sink comp="1279" pin=0"/></net>

<net id="1508"><net_src comp="833" pin="2"/><net_sink comp="1505" pin=0"/></net>

<net id="1512"><net_src comp="492" pin="1"/><net_sink comp="1509" pin=0"/></net>

<net id="1513"><net_src comp="1509" pin="1"/><net_sink comp="466" pin=8"/></net>

<net id="1517"><net_src comp="839" pin="2"/><net_sink comp="1514" pin=0"/></net>

<net id="1518"><net_src comp="1514" pin="1"/><net_sink comp="466" pin=9"/></net>

<net id="1519"><net_src comp="1514" pin="1"/><net_sink comp="857" pin=0"/></net>

<net id="1520"><net_src comp="1514" pin="1"/><net_sink comp="860" pin=0"/></net>

<net id="1524"><net_src comp="466" pin="11"/><net_sink comp="1521" pin=0"/></net>

<net id="1525"><net_src comp="1521" pin="1"/><net_sink comp="1349" pin=0"/></net>

<net id="1529"><net_src comp="466" pin="11"/><net_sink comp="1526" pin=0"/></net>

<net id="1530"><net_src comp="1526" pin="1"/><net_sink comp="1352" pin=0"/></net>

<net id="1534"><net_src comp="853" pin="1"/><net_sink comp="1531" pin=0"/></net>

<net id="1535"><net_src comp="1531" pin="1"/><net_sink comp="889" pin=0"/></net>

<net id="1539"><net_src comp="857" pin="1"/><net_sink comp="1536" pin=0"/></net>

<net id="1540"><net_src comp="1536" pin="1"/><net_sink comp="964" pin=0"/></net>

<net id="1541"><net_src comp="1536" pin="1"/><net_sink comp="1046" pin=0"/></net>

<net id="1545"><net_src comp="869" pin="1"/><net_sink comp="1542" pin=0"/></net>

<net id="1546"><net_src comp="1542" pin="1"/><net_sink comp="937" pin=1"/></net>

<net id="1547"><net_src comp="1542" pin="1"/><net_sink comp="1019" pin=1"/></net>

<net id="1554"><net_src comp="879" pin="2"/><net_sink comp="1551" pin=0"/></net>

<net id="1555"><net_src comp="1551" pin="1"/><net_sink comp="459" pin=2"/></net>

<net id="1559"><net_src comp="296" pin="3"/><net_sink comp="1556" pin=0"/></net>

<net id="1560"><net_src comp="1556" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="1564"><net_src comp="303" pin="3"/><net_sink comp="1561" pin=0"/></net>

<net id="1565"><net_src comp="1561" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="1569"><net_src comp="310" pin="3"/><net_sink comp="1566" pin=0"/></net>

<net id="1570"><net_src comp="1566" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="1574"><net_src comp="317" pin="3"/><net_sink comp="1571" pin=0"/></net>

<net id="1575"><net_src comp="1571" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="1579"><net_src comp="324" pin="3"/><net_sink comp="1576" pin=0"/></net>

<net id="1580"><net_src comp="1576" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="1584"><net_src comp="907" pin="2"/><net_sink comp="1581" pin=0"/></net>

<net id="1585"><net_src comp="1581" pin="1"/><net_sink comp="1361" pin=0"/></net>

<net id="1589"><net_src comp="913" pin="4"/><net_sink comp="1586" pin=0"/></net>

<net id="1590"><net_src comp="1586" pin="1"/><net_sink comp="1260" pin=0"/></net>

<net id="1594"><net_src comp="969" pin="1"/><net_sink comp="1591" pin=0"/></net>

<net id="1595"><net_src comp="1591" pin="1"/><net_sink comp="1077" pin=1"/></net>

<net id="1599"><net_src comp="985" pin="2"/><net_sink comp="1596" pin=0"/></net>

<net id="1600"><net_src comp="1596" pin="1"/><net_sink comp="1110" pin=0"/></net>

<net id="1601"><net_src comp="1596" pin="1"/><net_sink comp="1117" pin=0"/></net>

<net id="1602"><net_src comp="1596" pin="1"/><net_sink comp="1124" pin=0"/></net>

<net id="1606"><net_src comp="991" pin="1"/><net_sink comp="1603" pin=0"/></net>

<net id="1607"><net_src comp="1603" pin="1"/><net_sink comp="1094" pin=1"/></net>

<net id="1608"><net_src comp="1603" pin="1"/><net_sink comp="1105" pin=0"/></net>

<net id="1612"><net_src comp="995" pin="4"/><net_sink comp="1609" pin=0"/></net>

<net id="1613"><net_src comp="1609" pin="1"/><net_sink comp="1282" pin=0"/></net>

<net id="1617"><net_src comp="1051" pin="1"/><net_sink comp="1614" pin=0"/></net>

<net id="1618"><net_src comp="1614" pin="1"/><net_sink comp="1167" pin=1"/></net>

<net id="1622"><net_src comp="1067" pin="2"/><net_sink comp="1619" pin=0"/></net>

<net id="1623"><net_src comp="1619" pin="1"/><net_sink comp="1200" pin=0"/></net>

<net id="1624"><net_src comp="1619" pin="1"/><net_sink comp="1207" pin=0"/></net>

<net id="1625"><net_src comp="1619" pin="1"/><net_sink comp="1214" pin=0"/></net>

<net id="1629"><net_src comp="1073" pin="1"/><net_sink comp="1626" pin=0"/></net>

<net id="1630"><net_src comp="1626" pin="1"/><net_sink comp="1184" pin=1"/></net>

<net id="1631"><net_src comp="1626" pin="1"/><net_sink comp="1195" pin=0"/></net>

<net id="1635"><net_src comp="355" pin="3"/><net_sink comp="1632" pin=0"/></net>

<net id="1636"><net_src comp="1632" pin="1"/><net_sink comp="1336" pin=0"/></net>

<net id="1640"><net_src comp="1163" pin="1"/><net_sink comp="1637" pin=0"/></net>

<net id="1641"><net_src comp="1637" pin="1"/><net_sink comp="1427" pin=0"/></net>

<net id="1645"><net_src comp="1253" pin="1"/><net_sink comp="1642" pin=0"/></net>

<net id="1646"><net_src comp="1642" pin="1"/><net_sink comp="1432" pin=0"/></net>

<net id="1650"><net_src comp="1427" pin="2"/><net_sink comp="1647" pin=0"/></net>

<net id="1651"><net_src comp="1647" pin="1"/><net_sink comp="1269" pin=0"/></net>

<net id="1652"><net_src comp="1647" pin="1"/><net_sink comp="1291" pin=0"/></net>

<net id="1656"><net_src comp="361" pin="3"/><net_sink comp="1653" pin=0"/></net>

<net id="1657"><net_src comp="1653" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="1661"><net_src comp="369" pin="3"/><net_sink comp="1658" pin=0"/></net>

<net id="1662"><net_src comp="1658" pin="1"/><net_sink comp="276" pin=2"/></net>

<net id="1666"><net_src comp="1301" pin="2"/><net_sink comp="1663" pin=0"/></net>

<net id="1667"><net_src comp="1663" pin="1"/><net_sink comp="1311" pin=0"/></net>

<net id="1671"><net_src comp="1306" pin="2"/><net_sink comp="1668" pin=0"/></net>

<net id="1672"><net_src comp="1668" pin="1"/><net_sink comp="1315" pin=0"/></net>

<net id="1676"><net_src comp="381" pin="3"/><net_sink comp="1673" pin=0"/></net>

<net id="1677"><net_src comp="1673" pin="1"/><net_sink comp="276" pin=2"/></net>

<net id="1681"><net_src comp="388" pin="3"/><net_sink comp="1678" pin=0"/></net>

<net id="1682"><net_src comp="1678" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="1686"><net_src comp="1319" pin="2"/><net_sink comp="1683" pin=0"/></net>

<net id="1687"><net_src comp="1683" pin="1"/><net_sink comp="1325" pin=0"/></net>

<net id="1691"><net_src comp="1330" pin="2"/><net_sink comp="1688" pin=0"/></net>

<net id="1692"><net_src comp="1688" pin="1"/><net_sink comp="1339" pin=0"/></net>

<net id="1696"><net_src comp="1339" pin="2"/><net_sink comp="1693" pin=0"/></net>

<net id="1697"><net_src comp="1693" pin="1"/><net_sink comp="1344" pin=1"/></net>

<net id="1701"><net_src comp="1344" pin="2"/><net_sink comp="1698" pin=0"/></net>

<net id="1702"><net_src comp="1698" pin="1"/><net_sink comp="447" pin=2"/></net>

<net id="1706"><net_src comp="1355" pin="2"/><net_sink comp="1703" pin=0"/></net>

<net id="1707"><net_src comp="1703" pin="1"/><net_sink comp="1374" pin=1"/></net>

<net id="1711"><net_src comp="1368" pin="2"/><net_sink comp="1708" pin=0"/></net>

<net id="1712"><net_src comp="1708" pin="1"/><net_sink comp="1381" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: det0_V_V | {19 }
	Port: det1_V_V3 | {19 }
	Port: det2_V_V6 | {19 }
	Port: this_assign_1_reload_out | {1 }
	Port: keyPoints_V_offset_out | {1 }
	Port: pointNumber_offset_out | {1 }
	Port: MSB_V | {2 }
	Port: sumBuf | {3 }
 - Input state : 
	Port: calcLayerDetAndTrace : this_assign_1_reload | {1 }
	Port: calcLayerDetAndTrace : keyPoints_V_offset | {1 }
	Port: calcLayerDetAndTrace : pointNumber_offset | {1 }
	Port: calcLayerDetAndTrace : MSB_V | {2 }
	Port: calcLayerDetAndTrace : sum_V | {3 }
	Port: calcLayerDetAndTrace : sumBuf | {5 6 7 8 13 14 15 }
	Port: calcLayerDetAndTrace : sizes | {4 5 }
	Port: calcLayerDetAndTrace : Dx_V_0 | {5 6 }
	Port: calcLayerDetAndTrace : Dx_V_1 | {5 6 }
	Port: calcLayerDetAndTrace : Dx_V_2 | {5 6 }
	Port: calcLayerDetAndTrace : Dx_V_3 | {5 6 }
	Port: calcLayerDetAndTrace : Dx_V_4 | {5 6 }
	Port: calcLayerDetAndTrace : Dy_V_0 | {7 8 }
	Port: calcLayerDetAndTrace : Dy_V_1 | {7 8 }
	Port: calcLayerDetAndTrace : Dy_V_2 | {7 8 }
	Port: calcLayerDetAndTrace : Dy_V_3 | {7 8 }
	Port: calcLayerDetAndTrace : Dy_V_4 | {7 8 }
	Port: calcLayerDetAndTrace : Dxy_V_2 | {9 10 }
	Port: calcLayerDetAndTrace : Dxy_V_3 | {9 10 }
	Port: calcLayerDetAndTrace : Dxy_V_0 | {9 10 }
	Port: calcLayerDetAndTrace : Dxy_V_1 | {9 10 }
	Port: calcLayerDetAndTrace : Dxy_V_4 | {9 10 }
  - Chain level:
	State 1
	State 2
		tmp : 1
		exitcond1_i_i_i_i_i_s : 1
		r : 1
		StgValue_96 : 2
		tmp_i_i_i_i_i_i_i : 1
		rIndex : 1
		rIndex_1 : 2
		tmp_i_i_i_i_i_i_i_38 : 1
		StgValue_104 : 2
		tmp_54 : 1
		p_Result_3 : 2
		StgValue_108 : 3
		r_V_8_i_i_i : 1
		tmp_55 : 1
		tmp_55_i_i_i : 2
		ret_V : 2
		StgValue_113 : 3
		Lo_assign_i_i_i : 2
		Hi_assign_i_i_i : 3
		tmp_V_4 : 1
		tmp_36 : 3
		tmp_37 : 3
		tmp_38 : 4
		tmp_39 : 4
		tmp_40 : 4
		tmp_41 : 5
		tmp_42 : 5
		tmp_43 : 5
		tmp_44 : 6
		tmp_45 : 6
		tmp_46 : 7
		tmp_47 : 8
		tmp_48 : 6
		tmp_49 : 7
		p_demorgan : 8
		tmp_50 : 8
		tmp_51 : 8
		tmp_52 : 9
		p_Result_2 : 8
		StgValue_137 : 8
		tmp_56 : 3
		tmp_57_i_i_i : 4
		val_assign_i_i_i_i_s : 2
		val_assign_cast_i_i : 3
	State 3
		c_cast_i_i_i_i_i_i_i : 1
		exitcond2_i_i_i_i_i_s : 1
		c : 1
		StgValue_150 : 2
		tmp_19_i_i_i_i_cast_s : 1
		tmp_58_i_i_i : 2
		tmp_58_cast_i_i_i : 3
		sumBuf_addr : 4
		StgValue_158 : 5
	State 4
		exitcond_i_i_i_i_i_i : 1
		k : 1
		StgValue_166 : 2
		tmp_21_i_i_i_i_i_i_i : 1
		sizes_addr : 2
		sizes_load : 3
	State 5
		sizes_load_cast3_i_i : 1
		sizes_load_cast2_i_i : 1
		sizes_load_cast2_i_i_1 : 1
		cOffset : 2
		tmp_22_i_i_i_i_i_i_i : 2
		tmp_25_i_i_i_i_i_i_i : 3
		or_cond_i_i_i_i_i_i_s : 4
		StgValue_181 : 4
		rOffset : 2
		tmp_26_i_i_i_i2_i_i_s : 3
	State 6
	State 7
	State 8
		tmp_60_cast_i_i_i : 1
		tmp_1_i_i_i_i : 1
		tmp_1_i_cast_i_i_i : 2
	State 9
		exitcond_i_i_i_i : 1
		kn : 1
		StgValue_200 : 2
		tmp_i_cast_i_i_i_39 : 1
		tmp_61_i_i_i : 2
		tmp_61_cast_i_i_i : 3
		Dxy_V_0_addr : 4
		Dxy_V_1_addr : 4
		Dxy_V_2_addr : 4
		Dxy_V_3_addr : 4
		Dxy_V_4_addr : 4
		p_Val2_7 : 5
		p_Val2_8 : 5
		p_Val2_9 : 5
		p_Val2_10 : 5
		Dxy_V_4_load : 5
		tmp_30_cast_i_i_i_i_s : 1
		r_V_6 : 2
	State 10
		tmp_59 : 1
		tmp_63 : 1
		tmp_4_i_cast_i_i_i : 2
		tmp_5_i_i_i_i : 3
		tmp_62_i_i_i : 4
		tmp_7_i_cast_i_i_i : 5
		Hi_assign_1_i_i_i : 6
		Hi_assign_1_cast_i_i : 7
		tmp_8_i_i_i_i : 3
		tmp_64 : 4
		tmp_63_i_i_i : 4
		Lo_assign_1_i_i_i : 5
		tmp_65 : 8
		tmp_67 : 7
		tmp_82 : 1
		tmp_86 : 1
		tmp_13_i_cast_i_i_i : 2
		tmp_14_i_i_i_i : 3
		tmp_67_i_i_i : 4
		tmp_16_i_cast_i_i_i : 5
		Hi_assign_2_i_i_i : 6
		Hi_assign_2_cast_i_i : 7
		tmp_17_i_i_i_i : 3
		tmp_87 : 4
		tmp_68_i_i_i : 4
		Lo_assign_2_i_i_i : 5
		tmp_88 : 8
		tmp_90 : 7
	State 11
		tmp_68 : 1
		tmp_69 : 1
		tmp_70 : 1
		tmp_71 : 1
		tmp_72 : 2
		tmp_73 : 2
		tmp_74 : 2
		tmp_75 : 3
		tmp_76 : 3
		tmp_77 : 4
		tmp_78 : 4
		tmp_79 : 5
		p_Result_s : 6
		tmp_81 : 6
		tmp_91 : 1
		tmp_92 : 1
		tmp_93 : 1
		tmp_94 : 1
		tmp_95 : 2
		tmp_96 : 2
		tmp_97 : 2
		tmp_98 : 3
		tmp_99 : 3
		tmp_100 : 4
		tmp_101 : 4
		tmp_102 : 5
		p_Result_1 : 6
		tmp_104 : 6
	State 12
	State 13
		tmp_62 : 1
		tmp_65_i_i_i : 2
		tmp_65_cast_i_i_i : 3
		sumBuf_addr_1 : 4
		sumBuf_load : 5
		tmp_85 : 1
		tmp_66_i_i_i : 2
		tmp_66_cast_i_i_i : 3
		sumBuf_addr_2 : 4
		sumBuf_load_1 : 5
		tmp_70_i_i_i : 2
		tmp_71_i_i_i : 2
	State 14
		sumBuf_addr_3 : 1
		sumBuf_addr_4 : 1
		sumBuf_load_2 : 2
		sumBuf_load_3 : 2
		tmp_20_i_i_i_i : 1
	State 15
		tmp_21_i_i_i_i : 1
		tmp_V : 2
	State 16
		r_V_i_i_i_i : 1
	State 17
	State 18
		r_V_8 : 1
		r_V_9 : 1
	State 19
		ret_V_1 : 1
		p_Val2_5 : 2
		tmp_58 : 2
		tmp_35_cast_i_i_i_i_s : 3
		p_Val2_12 : 4
		StgValue_330 : 5
		StgValue_332 : 5
		StgValue_334 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------|---------|---------|---------|---------|
| Operation|           Functional Unit          |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|------------------------------------|---------|---------|---------|---------|
|   call   |   grp_calcHaarPattern_x_y_fu_466   |    6    |  4.966  |   752   |   2812  |
|----------|------------------------------------|---------|---------|---------|---------|
|          |            tmp_49_fu_699           |    0    |    0    |    0    |    19   |
|          |           tmp_78_fu_1145           |    0    |    0    |    0    |   630   |
|   lshr   |           tmp_79_fu_1151           |    0    |    0    |    0    |    19   |
|          |           tmp_101_fu_1235          |    0    |    0    |    0    |   630   |
|          |           tmp_102_fu_1241          |    0    |    0    |    0    |    19   |
|----------|------------------------------------|---------|---------|---------|---------|
|          |          p_demorgan_fu_705         |    0    |    0    |    0    |   176   |
|          |            tmp_51_fu_717           |    0    |    0    |    0    |   176   |
|    and   |            tmp_52_fu_723           |    0    |    0    |    0    |   176   |
|          |    or_cond_i_i_i_i_i_i_s_fu_833    |    0    |    0    |    0    |    1    |
|          |         p_Result_s_fu_1157         |    0    |    0    |    0    |   176   |
|          |         p_Result_1_fu_1247         |    0    |    0    |    0    |   176   |
|----------|------------------------------------|---------|---------|---------|---------|
|          |           rIndex_1_fu_524          |    0    |    0    |    0    |    32   |
|          |            tmp_38_fu_627           |    0    |    0    |    0    |    8    |
|          |            tmp_39_fu_635           |    0    |    0    |    0    |    8    |
|          |            tmp_40_fu_643           |    0    |    0    |    0    |    8    |
|          |            tmp_47_fu_685           |    0    |    0    |    0    |   176   |
|  select  |     val_assign_i_i_i_i_s_fu_744    |    0    |    0    |    0    |    5    |
|          |           tmp_72_fu_1110           |    0    |    0    |    0    |    8    |
|          |           tmp_73_fu_1117           |    0    |    0    |    0    |   176   |
|          |           tmp_74_fu_1124           |    0    |    0    |    0    |    8    |
|          |           tmp_95_fu_1200           |    0    |    0    |    0    |    8    |
|          |           tmp_96_fu_1207           |    0    |    0    |    0    |   176   |
|          |           tmp_97_fu_1214           |    0    |    0    |    0    |    8    |
|----------|------------------------------------|---------|---------|---------|---------|
|          |              r_fu_506              |    0    |    0    |    0    |    10   |
|          |            rIndex_fu_518           |    0    |    0    |    0    |    32   |
|          |              c_fu_766              |    0    |    0    |    0    |    10   |
|          |         tmp_58_i_i_i_fu_776        |    0    |    0    |    0    |    16   |
|          |              k_fu_792              |    0    |    0    |    0    |    3    |
|          |        tmp_1_i_i_i_i_fu_863        |    0    |    0    |    0    |    6    |
|          |              kn_fu_879             |    0    |    0    |    0    |    4    |
|          |         tmp_61_i_i_i_fu_889        |    0    |    0    |    0    |    6    |
|          |        tmp_5_i_i_i_i_fu_937        |    0    |    0    |    0    |    7    |
|          |      Hi_assign_1_i_i_i_fu_954      |    0    |    0    |    0    |    26   |
|          |        tmp_8_i_i_i_i_fu_964        |    0    |    0    |    0    |    6    |
|    add   |       tmp_14_i_i_i_i_fu_1019       |    0    |    0    |    0    |    7    |
|          |      Hi_assign_2_i_i_i_fu_1036     |    0    |    0    |    0    |    26   |
|          |       tmp_17_i_i_i_i_fu_1046       |    0    |    0    |    0    |    6    |
|          |           tmp_62_fu_1263           |    0    |    0    |    0    |    11   |
|          |        tmp_65_i_i_i_fu_1269        |    0    |    0    |    0    |    16   |
|          |           tmp_85_fu_1285           |    0    |    0    |    0    |    11   |
|          |        tmp_66_i_i_i_fu_1291        |    0    |    0    |    0    |    16   |
|          |        tmp_70_i_i_i_fu_1301        |    0    |    0    |    0    |    16   |
|          |        tmp_71_i_i_i_fu_1306        |    0    |    0    |    0    |    16   |
|          |            tmp_V_fu_1330           |    0    |    0    |    0    |    32   |
|          |             d_V_fu_1344            |    0    |    0    |    0    |    32   |
|          |          p_Val2_12_fu_1412         |    0    |    0    |    0    |    32   |
|----------|------------------------------------|---------|---------|---------|---------|
|          |         tmp_55_i_i_i_fu_578        |    0    |    0    |    0    |   168   |
|    or    |       Hi_assign_i_i_i_fu_605       |    0    |    0    |    0    |    0    |
|          |          p_Result_2_fu_729         |    0    |    0    |    0    |   176   |
|----------|------------------------------------|---------|---------|---------|---------|
|          |            tmp_37_fu_621           |    0    |    0    |    0    |    8    |
|          |            tmp_41_fu_651           |    0    |    0    |    0    |    8    |
|          |           cOffset_fu_815           |    0    |    0    |    0    |    10   |
|          |           rOffset_fu_839           |    0    |    0    |    0    |    7    |
|          |           tmp_69_fu_1094           |    0    |    0    |    0    |    8    |
|          |           tmp_70_fu_1099           |    0    |    0    |    0    |    8    |
|          |           tmp_71_fu_1105           |    0    |    0    |    0    |    8    |
|    sub   |           tmp_75_fu_1131           |    0    |    0    |    0    |    8    |
|          |           tmp_92_fu_1184           |    0    |    0    |    0    |    8    |
|          |           tmp_93_fu_1189           |    0    |    0    |    0    |    8    |
|          |           tmp_94_fu_1195           |    0    |    0    |    0    |    8    |
|          |           tmp_98_fu_1221           |    0    |    0    |    0    |    8    |
|          |       tmp_20_i_i_i_i_fu_1319       |    0    |    0    |    0    |    32   |
|          |       tmp_21_i_i_i_i_fu_1325       |    0    |    0    |    0    |    32   |
|          |           ret_V_1_fu_1384          |    0    |    0    |    0    |    74   |
|----------|------------------------------------|---------|---------|---------|---------|
|    xor   |            tmp_50_fu_711           |    0    |    0    |    0    |   176   |
|----------|------------------------------------|---------|---------|---------|---------|
|          |            r_V_6_fu_907            |    2    |    0    |    0    |    21   |
|          |         r_V_i_i_i_i_fu_1339        |    2    |    0    |    0    |    21   |
|          |            r_V_8_fu_1355           |    4    |    0    |    0    |    21   |
|    mul   |            r_V_9_fu_1368           |    6    |    0    |    0    |    23   |
|          |        tmp_57_i_i_i_fu_1421        |    1    |    0    |    0    |    0    |
|          |        tmp_64_i_i_i_fu_1427        |    1    |    0    |    0    |    0    |
|          |        tmp_69_i_i_i_fu_1432        |    1    |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|---------|
|          |    exitcond1_i_i_i_i_i_s_fu_500    |    0    |    0    |    0    |    5    |
|          |      tmp_i_i_i_i_i_i_i_fu_512      |    0    |    0    |    0    |    12   |
|          |     tmp_i_i_i_i_i_i_i_38_fu_532    |    0    |    0    |    0    |    5    |
|          |            tmp_36_fu_615           |    0    |    0    |    0    |    4    |
|          |    exitcond2_i_i_i_i_i_s_fu_760    |    0    |    0    |    0    |    5    |
|   icmp   |     exitcond_i_i_i_i_i_i_fu_786    |    0    |    0    |    0    |    1    |
|          |     tmp_22_i_i_i_i_i_i_i_fu_821    |    0    |    0    |    0    |    5    |
|          |     tmp_25_i_i_i_i_i_i_i_fu_827    |    0    |    0    |    0    |    5    |
|          |       exitcond_i_i_i_i_fu_873      |    0    |    0    |    0    |    2    |
|          |            tmp_65_fu_985           |    0    |    0    |    0    |    11   |
|          |           tmp_88_fu_1067           |    0    |    0    |    0    |    11   |
|----------|------------------------------------|---------|---------|---------|---------|
|    shl   |            tmp_45_fu_669           |    0    |    0    |    0    |    23   |
|          |            tmp_48_fu_693           |    0    |    0    |    0    |    19   |
|----------|------------------------------------|---------|---------|---------|---------|
|          |  keyPoints_V_offset_r_read_fu_200  |    0    |    0    |    0    |    0    |
|   read   |  pointNumber_offset_r_read_fu_206  |    0    |    0    |    0    |    0    |
|          | this_assign_1_reload_1_read_fu_228 |    0    |    0    |    0    |    0    |
|          |         tmp_57_read_fu_242         |    0    |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|---------|
|          |      StgValue_64_write_fu_212      |    0    |    0    |    0    |    0    |
|          |      StgValue_66_write_fu_220      |    0    |    0    |    0    |    0    |
|   write  |      StgValue_86_write_fu_234      |    0    |    0    |    0    |    0    |
|          |      StgValue_330_write_fu_248     |    0    |    0    |    0    |    0    |
|          |      StgValue_332_write_fu_255     |    0    |    0    |    0    |    0    |
|          |      StgValue_334_write_fu_262     |    0    |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|---------|
|          |             tmp_fu_496             |    0    |    0    |    0    |    0    |
|          |            tmp_54_fu_538           |    0    |    0    |    0    |    0    |
|          |            tmp_55_fu_574           |    0    |    0    |    0    |    0    |
|          |            tmp_56_fu_740           |    0    |    0    |    0    |    0    |
|   trunc  |            tmp_64_fu_969           |    0    |    0    |    0    |    0    |
|          |            tmp_67_fu_991           |    0    |    0    |    0    |    0    |
|          |           tmp_87_fu_1051           |    0    |    0    |    0    |    0    |
|          |           tmp_90_fu_1073           |    0    |    0    |    0    |    0    |
|          |           tmp_81_fu_1163           |    0    |    0    |    0    |    0    |
|          |           tmp_104_fu_1253          |    0    |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|---------|
|  partset |          p_Result_3_fu_546         |    0    |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|---------|
|          |         r_V_8_i_i_i_fu_564         |    0    |    0    |    0    |    0    |
|          |            tmp_46_fu_675           |    0    |    0    |    0    |    0    |
|          |            tmp_59_fu_913           |    0    |    0    |    0    |    0    |
|          |            tmp_63_fu_923           |    0    |    0    |    0    |    0    |
|partselect|            tmp_82_fu_995           |    0    |    0    |    0    |    0    |
|          |           tmp_86_fu_1005           |    0    |    0    |    0    |    0    |
|          |           tmp_68_fu_1084           |    0    |    0    |    0    |    0    |
|          |           tmp_91_fu_1174           |    0    |    0    |    0    |    0    |
|          |          p_Val2_5_fu_1390          |    0    |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|---------|
|          |            ret_V_fu_584            |    0    |    0    |    0    |    0    |
|          |       Lo_assign_i_i_i_fu_597       |    0    |    0    |    0    |    0    |
|          |         tmp_59_i_i_i_fu_845        |    0    |    0    |    0    |    0    |
|          |         tmp_62_i_i_i_fu_942        |    0    |    0    |    0    |    0    |
|bitconcatenate|         tmp_63_i_i_i_fu_973        |    0    |    0    |    0    |    0    |
|          |        tmp_67_i_i_i_fu_1024        |    0    |    0    |    0    |    0    |
|          |        tmp_68_i_i_i_fu_1055        |    0    |    0    |    0    |    0    |
|          |           tmp_66_fu_1077           |    0    |    0    |    0    |    0    |
|          |           tmp_89_fu_1167           |    0    |    0    |    0    |    0    |
|          |            lhs_V_fu_1374           |    0    |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|---------|
|          |           tmp_V_4_fu_611           |    0    |    0    |    0    |    0    |
|          |            tmp_42_fu_657           |    0    |    0    |    0    |    0    |
|          |            tmp_43_fu_661           |    0    |    0    |    0    |    0    |
|          |            tmp_44_fu_665           |    0    |    0    |    0    |    0    |
|          |     val_assign_cast_i_i_fu_752     |    0    |    0    |    0    |    0    |
|          |     c_cast_i_i_i_i_i_i_i_fu_756    |    0    |    0    |    0    |    0    |
|          |    tmp_19_i_i_i_i_cast_s_fu_772    |    0    |    0    |    0    |    0    |
|          |     tmp_21_i_i_i_i_i_i_i_fu_798    |    0    |    0    |    0    |    0    |
|          |     sizes_load_cast3_i_i_fu_803    |    0    |    0    |    0    |    0    |
|          |     sizes_load_cast2_i_i_fu_807    |    0    |    0    |    0    |    0    |
|          |    sizes_load_cast2_i_i_1_fu_811   |    0    |    0    |    0    |    0    |
|          |      tmp_60_cast_i_i_i_fu_853      |    0    |    0    |    0    |    0    |
|          |     tmp_i_cast_i_i_i_39_fu_885     |    0    |    0    |    0    |    0    |
|          |      tmp_61_cast_i_i_i_fu_894      |    0    |    0    |    0    |    0    |
|   zext   |      tmp_4_i_cast_i_i_i_fu_933     |    0    |    0    |    0    |    0    |
|          |     tmp_13_i_cast_i_i_i_fu_1015    |    0    |    0    |    0    |    0    |
|          |           tmp_76_fu_1137           |    0    |    0    |    0    |    0    |
|          |           tmp_77_fu_1141           |    0    |    0    |    0    |    0    |
|          |           tmp_99_fu_1227           |    0    |    0    |    0    |    0    |
|          |           tmp_100_fu_1231          |    0    |    0    |    0    |    0    |
|          |           tmp_60_fu_1257           |    0    |    0    |    0    |    0    |
|          |           tmp_61_fu_1260           |    0    |    0    |    0    |    0    |
|          |      tmp_65_cast_i_i_i_fu_1274     |    0    |    0    |    0    |    0    |
|          |           tmp_83_fu_1279           |    0    |    0    |    0    |    0    |
|          |           tmp_84_fu_1282           |    0    |    0    |    0    |    0    |
|          |      tmp_66_cast_i_i_i_fu_1296     |    0    |    0    |    0    |    0    |
|          |      tmp_70_cast_i_i_i_fu_1311     |    0    |    0    |    0    |    0    |
|          |      tmp_71_cast_i_i_i_fu_1315     |    0    |    0    |    0    |    0    |
|          |    tmp_35_cast_i_i_i_i_s_fu_1408   |    0    |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|---------|
|          |      tmp_58_cast_i_i_i_fu_781      |    0    |    0    |    0    |    0    |
|          |      tmp_i_cast1_i_i_i_fu_857      |    0    |    0    |    0    |    0    |
|          |       tmp_i_cast_i_i_i_fu_860      |    0    |    0    |    0    |    0    |
|          |      tmp_1_i_cast_i_i_i_fu_869     |    0    |    0    |    0    |    0    |
|          |    tmp_30_cast_i_i_i_i_s_fu_903    |    0    |    0    |    0    |    0    |
|          |      tmp_7_i_cast_i_i_i_fu_950     |    0    |    0    |    0    |    0    |
|          |     Hi_assign_1_cast_i_i_fu_960    |    0    |    0    |    0    |    0    |
|          |      Lo_assign_1_i_i_i_fu_981      |    0    |    0    |    0    |    0    |
|   sext   |     tmp_16_i_cast_i_i_i_fu_1032    |    0    |    0    |    0    |    0    |
|          |    Hi_assign_2_cast_i_i_fu_1042    |    0    |    0    |    0    |    0    |
|          |      Lo_assign_2_i_i_i_fu_1063     |    0    |    0    |    0    |    0    |
|          |    Dxy_V_4_load_cast_i_s_fu_1336   |    0    |    0    |    0    |    0    |
|          |             r_V_fu_1349            |    0    |    0    |    0    |    0    |
|          |    tmp_29_i_i_i_i_i_i_i_fu_1352    |    0    |    0    |    0    |    0    |
|          |    r_V_6_cast_i_i_i_i_i_fu_1361    |    0    |    0    |    0    |    0    |
|          |    tmp_31_cast_i_i_i_i_s_fu_1364   |    0    |    0    |    0    |    0    |
|          |    rhs_V_1_cast_i_i_i_i_fu_1381    |    0    |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|---------|
| bitselect|           tmp_58_fu_1400           |    0    |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|---------|
|   Total  |                                    |    23   |  4.966  |   752   |   6927  |
|----------|------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|     Dxy_V_0_addr_reg_1556    |    4   |
|     Dxy_V_1_addr_reg_1561    |    4   |
|     Dxy_V_2_addr_reg_1566    |    4   |
|     Dxy_V_3_addr_reg_1571    |    4   |
|     Dxy_V_4_addr_reg_1576    |    4   |
|     Dxy_V_4_load_reg_1632    |    8   |
|       cOffset_reg_1498       |   11   |
| c_cast_i_i_i_i_i_i_i_reg_1472|   11   |
|    c_i_i_i_i_i_i_i_reg_420   |   10   |
|          c_reg_1480          |   10   |
|         d_V_reg_1698         |   32   |
|    k_i_i_i_i_i_i_i_reg_431   |    2   |
|          k_reg_1488          |    2   |
|      kn_i_i_i_i_reg_455      |    3   |
|          kn_reg_1551         |    3   |
|or_cond_i_i_i_i_i_i_s_reg_1505|    1   |
|       p_Val2_11_reg_443      |   32   |
|    p_Val2_load_1_reg_1509    |   176  |
|       p_Val2_s_reg_1439      |   176  |
|       rIndex_1_reg_1454      |   32   |
| rIndex_i_i_i_i_i_i_i_reg_397 |   32   |
|       rOffset_reg_1514       |    6   |
|        r_V_6_reg_1581        |   43   |
|        r_V_8_reg_1703        |   64   |
|        r_V_9_reg_1708        |   73   |
|     r_V_i_i_i_i_reg_1693     |   32   |
|          r_reg_1449          |   10   |
|      sizes_addr_reg_1493     |    2   |
|    sumBuf_addr_1_reg_1653    |   15   |
|    sumBuf_addr_2_reg_1658    |   15   |
|    sumBuf_addr_3_reg_1673    |   15   |
|    sumBuf_addr_4_reg_1678    |   15   |
|       tmp_104_reg_1642       |   16   |
|  tmp_1_i_cast_i_i_i_reg_1542 |   23   |
|    tmp_20_i_i_i_i_reg_1683   |   32   |
|tmp_26_i_i_i_i2_i_i_s_reg_1521|   32   |
|tmp_27_i_i_i_i1_i_i_s_reg_1526|   32   |
|     tmp_57_i_i_i_reg_1462    |   16   |
|        tmp_59_reg_1586       |    5   |
|  tmp_60_cast_i_i_i_reg_1531  |    5   |
|     tmp_64_i_i_i_reg_1647    |   16   |
|        tmp_64_reg_1591       |    5   |
|        tmp_65_reg_1596       |    1   |
|        tmp_67_reg_1603       |    8   |
|     tmp_70_i_i_i_reg_1663    |   16   |
|     tmp_71_i_i_i_reg_1668    |   16   |
|        tmp_81_reg_1637       |   16   |
|        tmp_82_reg_1609       |    4   |
|        tmp_87_reg_1614       |    5   |
|        tmp_88_reg_1619       |    1   |
|        tmp_90_reg_1626       |    8   |
|        tmp_V_reg_1688        |   32   |
|  tmp_i_cast1_i_i_i_reg_1536  |   23   |
| val_assign_cast_i_i_reg_1467 |    6   |
|   val_assign_i_i_i_reg_408   |   10   |
+------------------------------+--------+
|             Total            |  1179  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------|------|------|------|--------||---------||---------|
|              Comp              |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------------|------|------|------|--------||---------||---------|
|        grp_access_fu_276       |  p0  |   5  |  15  |   75   ||    4    |
|        grp_access_fu_276       |  p2  |   4  |   0  |    0   ||    3    |
|        grp_access_fu_290       |  p0  |   2  |   2  |    4   ||    3    |
|        grp_access_fu_331       |  p0  |   2  |   4  |    8   ||    3    |
|        grp_access_fu_337       |  p0  |   2  |   4  |    8   ||    3    |
|        grp_access_fu_343       |  p0  |   2  |   4  |    8   ||    3    |
|        grp_access_fu_349       |  p0  |   2  |   4  |    8   ||    3    |
|        grp_access_fu_355       |  p0  |   2  |   4  |    8   ||    3    |
|    val_assign_i_i_i_reg_408    |  p0  |   2  |  10  |   20   ||    3    |
|     k_i_i_i_i_i_i_i_reg_431    |  p0  |   2  |   2  |    4   ||    3    |
|        p_Val2_11_reg_443       |  p0  |   2  |  32  |   64   ||    3    |
| grp_calcHaarPattern_x_y_fu_466 |  p2  |   2  |  32  |   64   ||    3    |
| grp_calcHaarPattern_x_y_fu_466 |  p3  |   2  |  32  |   64   ||    3    |
| grp_calcHaarPattern_x_y_fu_466 |  p4  |   2  |  32  |   64   ||    3    |
| grp_calcHaarPattern_x_y_fu_466 |  p5  |   2  |  32  |   64   ||    3    |
| grp_calcHaarPattern_x_y_fu_466 |  p6  |   2  |  32  |   64   ||    3    |
| grp_calcHaarPattern_x_y_fu_466 |  p8  |   2  |  176 |   352  ||    3    |
| grp_calcHaarPattern_x_y_fu_466 |  p9  |   2  |   6  |   12   ||    3    |
| grp_calcHaarPattern_x_y_fu_466 |  p10 |   2  |  11  |   22   ||    3    |
|--------------------------------|------|------|------|--------||---------||---------|
|              Total             |      |      |      |   913  ||  10.491 ||    58   |
|--------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   23   |    4   |   752  |  6927  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   10   |    -   |   58   |
|  Register |    -   |    -   |  1179  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   23   |   15   |  1931  |  6985  |
+-----------+--------+--------+--------+--------+
