
****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M200_W9_N9/run.tcl
# read_verilog -sv /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M200_W9_N9/design.sv
# read_xdc /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M200_W9_N9/design.xdc
# synth_design -top dotprod -part xczu7ev-ffvc1156-2-e
Command: synth_design -top dotprod -part xczu7ev-ffvc1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3582412
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3037.324 ; gain = 239.832 ; free physical = 81493 ; free virtual = 191942
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.507; parent = 2372.408; children = 254.099
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4013.379; parent = 3040.297; children = 973.082
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'dotprod' [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M200_W9_N9/design.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'dotprod' (0#1) [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M200_W9_N9/design.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3124.262 ; gain = 326.770 ; free physical = 82053 ; free virtual = 192506
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.507; parent = 2372.408; children = 254.099
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4097.348; parent = 3124.266; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3142.074 ; gain = 344.582 ; free physical = 82037 ; free virtual = 192490
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.507; parent = 2372.408; children = 254.099
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4115.160; parent = 3142.078; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3142.074 ; gain = 344.582 ; free physical = 82044 ; free virtual = 192498
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.507; parent = 2372.408; children = 254.099
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4115.160; parent = 3142.078; children = 973.082
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3142.074 ; gain = 0.000 ; free physical = 82070 ; free virtual = 192523
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M200_W9_N9/design.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M200_W9_N9/design.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3310.793 ; gain = 0.000 ; free physical = 82204 ; free virtual = 192625
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3310.793 ; gain = 0.000 ; free physical = 82221 ; free virtual = 192643
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 3310.793 ; gain = 513.301 ; free physical = 83035 ; free virtual = 193472
Synthesis current peak Physical Memory [PSS] (MB): peak = 2666.761; parent = 2412.662; children = 254.099
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4283.879; parent = 3310.797; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 3310.793 ; gain = 513.301 ; free physical = 83065 ; free virtual = 193511
Synthesis current peak Physical Memory [PSS] (MB): peak = 2666.761; parent = 2412.662; children = 254.099
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4283.879; parent = 3310.797; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 3310.793 ; gain = 513.301 ; free physical = 83067 ; free virtual = 193515
Synthesis current peak Physical Memory [PSS] (MB): peak = 2666.761; parent = 2412.662; children = 254.099
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4283.879; parent = 3310.797; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 3310.793 ; gain = 513.301 ; free physical = 85975 ; free virtual = 196427
Synthesis current peak Physical Memory [PSS] (MB): peak = 2666.761; parent = 2412.662; children = 254.099
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4283.879; parent = 3310.797; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   26 Bit       Adders := 99    
+---Registers : 
	               26 Bit    Registers := 102   
	               19 Bit    Registers := 100   
	                1 Bit    Registers := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 3310.793 ; gain = 513.301 ; free physical = 84885 ; free virtual = 195321
Synthesis current peak Physical Memory [PSS] (MB): peak = 2666.761; parent = 2412.662; children = 254.099
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4283.879; parent = 3310.797; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:41 . Memory (MB): peak = 3717.996 ; gain = 920.504 ; free physical = 80189 ; free virtual = 190295
Synthesis current peak Physical Memory [PSS] (MB): peak = 3254.814; parent = 3000.739; children = 254.099
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4691.082; parent = 3718.000; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:43 . Memory (MB): peak = 3752.137 ; gain = 954.645 ; free physical = 80184 ; free virtual = 190291
Synthesis current peak Physical Memory [PSS] (MB): peak = 3284.588; parent = 3030.513; children = 254.099
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4725.223; parent = 3752.141; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:40 ; elapsed = 00:00:48 . Memory (MB): peak = 4007.301 ; gain = 1209.809 ; free physical = 79990 ; free virtual = 190097
Synthesis current peak Physical Memory [PSS] (MB): peak = 3306.924; parent = 3052.849; children = 254.099
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4980.387; parent = 4007.305; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:43 ; elapsed = 00:00:52 . Memory (MB): peak = 4007.301 ; gain = 1209.809 ; free physical = 79937 ; free virtual = 190044
Synthesis current peak Physical Memory [PSS] (MB): peak = 3309.541; parent = 3055.466; children = 254.099
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4980.387; parent = 4007.305; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:43 ; elapsed = 00:00:52 . Memory (MB): peak = 4007.301 ; gain = 1209.809 ; free physical = 79918 ; free virtual = 190025
Synthesis current peak Physical Memory [PSS] (MB): peak = 3309.541; parent = 3055.466; children = 254.099
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4980.387; parent = 4007.305; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:44 ; elapsed = 00:00:53 . Memory (MB): peak = 4007.301 ; gain = 1209.809 ; free physical = 79892 ; free virtual = 189998
Synthesis current peak Physical Memory [PSS] (MB): peak = 3311.092; parent = 3057.017; children = 254.099
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4980.387; parent = 4007.305; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:44 ; elapsed = 00:00:53 . Memory (MB): peak = 4007.301 ; gain = 1209.809 ; free physical = 79881 ; free virtual = 189988
Synthesis current peak Physical Memory [PSS] (MB): peak = 3311.146; parent = 3057.071; children = 254.099
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4980.387; parent = 4007.305; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:44 ; elapsed = 00:00:53 . Memory (MB): peak = 4007.301 ; gain = 1209.809 ; free physical = 79923 ; free virtual = 190030
Synthesis current peak Physical Memory [PSS] (MB): peak = 3311.857; parent = 3057.782; children = 254.099
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4980.387; parent = 4007.305; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:44 ; elapsed = 00:00:53 . Memory (MB): peak = 4007.301 ; gain = 1209.809 ; free physical = 79949 ; free virtual = 190056
Synthesis current peak Physical Memory [PSS] (MB): peak = 3311.857; parent = 3057.782; children = 254.099
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4980.387; parent = 4007.305; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name          | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|dotprod     | stage6_reg[3][20] | 4      | 21    | YES          | NO                 | YES               | 21     | 0       | 
|dotprod     | vld_layer8_reg    | 8      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+-------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |  2200|
|3     |LUT2   |  9595|
|4     |LUT3   |  1400|
|5     |LUT4   |  4500|
|6     |LUT5   |   200|
|7     |LUT6   |  9000|
|8     |SRL16E |    22|
|9     |FDRE   |  4005|
|10    |IBUF   |  3603|
|11    |OBUF   |    27|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:44 ; elapsed = 00:00:53 . Memory (MB): peak = 4007.301 ; gain = 1209.809 ; free physical = 79958 ; free virtual = 190065
Synthesis current peak Physical Memory [PSS] (MB): peak = 3311.857; parent = 3057.782; children = 254.099
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4980.387; parent = 4007.305; children = 973.082
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:40 ; elapsed = 00:00:49 . Memory (MB): peak = 4007.301 ; gain = 1041.090 ; free physical = 79935 ; free virtual = 190042
Synthesis Optimization Complete : Time (s): cpu = 00:00:44 ; elapsed = 00:00:53 . Memory (MB): peak = 4007.309 ; gain = 1209.809 ; free physical = 79937 ; free virtual = 190044
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.17 . Memory (MB): peak = 4007.309 ; gain = 0.000 ; free physical = 80008 ; free virtual = 190115
INFO: [Netlist 29-17] Analyzing 5804 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'dotprod' is not ideal for floorplanning, since the cellview 'dotprod' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M200_W9_N9/design.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M200_W9_N9/design.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4031.312 ; gain = 0.000 ; free physical = 80010 ; free virtual = 190117
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3604 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 3603 instances

Synth Design complete, checksum: 7f59a393
INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:58 ; elapsed = 00:01:07 . Memory (MB): peak = 4031.312 ; gain = 2326.641 ; free physical = 80175 ; free virtual = 190282
# report_utilization -file /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M200_W9_N9/util.rpt
# report_timing_summary -file /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M200_W9_N9/timing.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 4656.504 ; gain = 625.191 ; free physical = 79934 ; free virtual = 190041
# exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov  6 19:01:31 2025...
