// Seed: 1423105043
`timescale 1 ps / 1ps
module module_0 ();
  logic id_1, id_2;
  logic id_3, id_4 = 1'b0, id_5;
  reg
      id_6,
      id_7,
      id_8,
      id_9,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22,
      id_23,
      id_24,
      id_25,
      id_26,
      id_27,
      id_28,
      id_29,
      id_30,
      id_31,
      id_32,
      id_33,
      id_34,
      id_35,
      id_36,
      id_37 = 1 ? id_27 : id_33;
  logic id_38;
  type_44 id_39 (
      .id_0 (id_33),
      .id_1 (""),
      .id_2 (id_11),
      .id_3 (1),
      .id_4 (id_2),
      .id_5 (id_30),
      .id_6 (),
      .id_7 (id_9),
      .id_8 (1),
      .id_9 (1),
      .id_10(1),
      .id_11(id_16),
      .id_12(1'b0),
      .id_13(id_6)
  );
  type_45(
      1, id_36
  );
  assign id_22 = id_26 > id_27;
  always @(1 or id_33) begin
    id_34 <= 1'b0;
  end
endmodule
