# hades.models.Design file
#  
[name] unnamed
[components]
hades.models.Design Decoder 11100 33900 @N 1001 /home/kelley/workspace/P-P-CPU/decoder.hds
hades.models.rtlib.io.OpinVector flagdata 29400 42000 @N 1001 4 1.0E-9 2
hades.models.Design Tester1 41700 21300 @N 1001 /home/kelley/workspace/P-P-CPU/tester.hds
hades.models.rtlib.io.OpinVector condition 29400 44400 @N 1001 4 1.0E-9 2
hades.models.rtlib.io.Merge3 i9 -15600 61200 @N 1001 13 5 1 7 1111101111111_B 1.0E-8
hades.models.gates.InvSmall i8 -18900 50400 @N 1001 5.0E-9
hades.models.rtlib.logic.N1And i7 -24900 55800 @N 1001 16 0000000000000000_B 1.0E-8
hades.models.rtlib.logic.N1And i6 -1200 2700 @N 1001 16 0000000000000000_B 1.0E-8
hades.models.rtlib.logic.BitwiseOr i5 25500 9000 @N 1001 4 0000_B 1.0E-8
hades.models.rtlib.logic.BitwiseOr i4 2400 20100 @N 1001 16 0000000000011011_B 1.0E-8
hades.models.gates.And2 i3 18600 9600 @N 1001 1.0E-8
hades.models.gates.And3 i2 0 10200 @N 1001 1.0E-8
hades.models.rtlib.logic.BitwiseOr i1 -1800 7200 @N 1001 16 0000000000011011_B 1.0E-8
hades.models.rtlib.logic.N1And i0 5400 50700 @N 1001 16 0000000000000000_B 1.0E-8
hades.models.rtlib.muxes.Mux21 i18 -24900 64800 @N 1001 16 0000000000000000_B 1.0E-8
hades.models.rtlib.logic.N1And i17 -25500 60600 @N 1001 16 0000000000000000_B 1.0E-8
hades.models.rtlib.io.ExpandBit i16 -13200 58200 @N 1001 3 1.0E-8
hades.models.rtlib.io.ExpandBit i15 -17400 58200 @N 1001 1 1.0E-8
hades.models.gates.Or2 i14 -30900 59100 @N 1001 1.0E-8
hades.models.rtlib.io.IpinVectorLarge Data_in1 -28800 54600 @N 1001 16 0011001001101011_B 1.0E-9 2
hades.models.io.LED Reg:_read_from_Ram\u003f 28500 49200 @N 1001 0
hades.models.rtlib.io.OpinVector Addr_B 21000 46800 @N 1001 3 1.0E-9 2
hades.models.rtlib.io.ExpandBit i13 -9600 52200 @N 1001 7 1.0E-8
hades.models.rtlib.io.OpinVector Addr_A 21000 45600 @N 1001 3 1.0E-9 2
hades.models.rtlib.io.ExpandBit i12 -13800 52200 @N 1001 5 1.0E-8
hades.models.gates.InvSmall i11 -15900 51300 @N 1001 5.0E-9
hades.models.Design Timer -27600 50400 @N 1001 /home/kelley/workspace/P-P-CPU/timer.hds
hades.models.rtlib.io.Merge i10 -13200 62400 @N 1001 16 13 3 1111101111111000_B 1.0E-8
hades.models.io.LED load_b\u003f 21000 48000 @N 1001 0
hades.models.rtlib.io.OpinVectorLarge adresbus 1800 57600 @N 1001 16 1.0E-9 2
hades.models.io.LED uf\u003f 26400 42000 @N 1001 0
hades.models.io.Opin RE 1800 63000 @N 1001 5.0E-9
hades.models.io.Ipin RESET_on_1\u003e0 -28800 49800 @N 1001  1
hades.models.io.Opin HALTED 1800 64800 @N 1001 5.0E-9
hades.models.rtlib.io.OpinVector constant 21000 44400 @N 1001 16 1.0E-9 2
hades.models.Design Registerbank 9300 4800 @N 1001 /home/kelley/workspace/P-P-CPU/registerbank.hds
hades.models.rtlib.io.OpinVectorLarge databus 1800 59400 @N 1001 16 1.0E-9 2
hades.models.Design Vlaggenbank 26100 11400 @N 1001 /home/kelley/workspace/P-P-CPU/vlaggenbank.hds
hades.models.io.Ipin Clock -28800 51000 @N 1001  0
hades.models.rtlib.io.OpinVector opcode 29400 43200 @N 1001 3 1.0E-9 2
hades.models.io.LED alu_out\u003f 21000 43200 @N 1001 0
hades.models.io.LED sf\u003f 23700 42000 @N 1001 0
hades.models.Design ALU 17400 19800 @N 1001 /home/kelley/workspace/P-P-CPU/PP_ALU.hds
hades.models.io.LED sr\u003f 21000 42000 @N 1001 0
hades.models.io.Opin WE 1800 61200 @N 1001 5.0E-9
hades.models.io.LED inv_b\u003f 21000 49200 @N 1001 0
[end components]
[signals]
hades.signals.SignalStdLogicVector n9_3 16 2 Data_in1 Y i7 B 2 2 -28800 54600 -22500 54600 2 -22500 54600 -22500 55800 0 
hades.signals.SignalStdLogic1164 n9_1 6 RESET_on_1>0 Y i0 A Registerbank Reset_on_1_->_0 Registerbank Enable Vlaggenbank ResetOn1>0 Timer ResetOn1>0 14 2 -9000 49800 6600 49800 2 6600 49800 6600 50700 2 -26400 49800 -9000 49800 2 -9000 13200 -9000 6000 2 8700 6000 9300 6000 2 -9000 6000 8700 6000 2 8700 6000 8700 5400 2 8700 5400 9300 5400 2 -9000 49800 -9000 13200 2 -9000 13200 26100 13200 2 -28200 49800 -26400 49800 2 -28800 49800 -28200 49800 2 -28200 49800 -28200 51600 2 -28200 51600 -27600 51600 4 8700 6000 -9000 13200 -28200 49800 -9000 49800 
hades.signals.SignalStdLogic1164 n9_0 3 Decoder Reg:_Invert_B? Registerbank not_B? inv_b? A 10 2 18600 38700 24000 38700 2 24000 38700 24000 28800 2 24000 28800 -2400 28800 2 -2400 28800 -2400 14700 2 -2400 14700 7800 14700 2 7800 14700 7800 9600 2 7800 9600 9300 9600 2 18600 38700 18600 49200 2 18600 49200 21000 49200 2 18600 38700 15900 38700 1 18600 38700 
hades.signals.SignalStdLogicVector n35 16 2 i10 Y i18 A1 3 2 -23700 64800 -23700 64200 2 -23700 64200 -13200 64200 2 -13200 64200 -13200 63000 0 
hades.signals.SignalStdLogicVector n34 16 2 i17 Y i18 A0 1 2 -22500 64800 -23700 62400 0 
hades.signals.SignalStdLogic1164 n33 2 i14 Y i17 A 2 2 -27300 60300 -24300 60300 2 -24300 60300 -24300 60600 0 
hades.signals.SignalStdLogicVector n32 16 2 i7 Y i17 B 1 2 -23100 57600 -23100 60600 0 
hades.signals.SignalStdLogic1164 n31 2 Timer state=DEC_EXEC i14 A 7 2 -22800 52200 -22500 52200 2 -22500 52200 -22500 54300 2 -22500 54300 -28200 54300 2 -28200 54300 -28200 58500 2 -28200 58500 -31500 58500 2 -31500 58500 -31500 59700 2 -31500 59700 -30900 59700 0 
hades.signals.SignalStdLogicVector n30 3 2 i16 Y i10 B 1 2 -11400 60000 -12600 62400 0 
hades.signals.SignalStdLogic1164 n8_1 3 Decoder Reg:_Read_from_RAM? Reg:_read_from_Ram? A i6 A 10 2 18300 41700 18300 50100 2 18300 50100 27600 50100 2 27600 50100 27600 49200 2 27600 49200 28500 49200 2 18300 50100 18300 55500 2 18300 55500 -19500 55500 2 -19500 55500 -19500 900 2 -19500 900 0 900 2 0 900 0 2700 2 18300 41700 15900 41700 1 18300 50100 
hades.signals.SignalStdLogic1164 n8_0 3 Decoder Reg:_load_B? Registerbank B? load_b? A 11 2 18900 37500 23700 37500 2 23700 37500 23700 29100 2 23700 29100 -2700 29100 2 -2700 29100 -2700 14400 2 -2700 14400 7500 14400 2 7500 14400 7500 9000 2 7500 9000 9300 9000 2 18900 37500 18900 47700 2 18900 47700 18900 48000 2 18900 48000 21000 48000 2 18900 37500 15900 37500 1 18900 37500 
hades.signals.SignalStdLogicVector n29 1 2 i15 Y i9 B 1 2 -15600 60000 -15600 61200 0 
hades.signals.SignalStdLogicVector n28 5 2 i12 Y i9 A 3 2 -12000 54000 -12000 56400 2 -12000 56400 -16200 56400 2 -16200 56400 -16200 61200 0 
hades.signals.SignalStdLogicVector n15_0 16 2 ALU Output i1 A 7 2 24300 30600 -4200 30600 2 -4200 30600 -4200 6300 2 -4200 6300 -600 6300 2 -600 6300 -600 7200 2 24300 30600 25800 30600 2 25800 30600 25800 21000 2 25800 21000 22200 21000 0 
hades.signals.SignalStdLogicVector n27 7 2 i13 Y i9 C 3 2 -7800 54000 -7800 57000 2 -7800 57000 -15000 57000 2 -15000 57000 -15000 61200 0 
hades.signals.SignalStdLogic1164 n26 5 Timer state=FETCH i11 A i15 A i16 A i18 S 11 2 -16200 51900 -15900 51900 2 -20400 51600 -16200 51900 2 -15600 57600 -15600 58200 2 -15900 51900 -15600 57600 2 -15600 57600 -11400 57600 2 -11400 57600 -11400 58200 2 -22800 51600 -20400 51600 2 -20400 51600 -20400 63600 2 -20400 63600 -25800 63600 2 -25800 63600 -25800 66000 2 -25800 66000 -24900 66000 3 -20400 51600 -15600 57600 -15900 51900 
hades.signals.SignalStdLogicVector n25 13 2 i9 Y i10 A 1 2 -15600 61800 -13800 62400 0 
hades.signals.SignalStdLogic1164 n24 2 i8 Y i7 A 4 2 -17100 51000 -16500 51000 2 -16500 51000 -16500 55200 2 -16500 55200 -23700 55200 2 -23700 55200 -23700 55800 0 
hades.signals.SignalStdLogic1164 n23 2 Clock Y Timer clock 1 2 -28800 51000 -27600 51000 0 
hades.signals.SignalStdLogic1164 n22 2 Tester1 Tests_true? i2 B 6 2 48000 19800 48000 15900 2 48000 15900 -1200 15900 2 -1200 15900 -1200 11400 2 -1200 11400 0 11400 2 48000 19800 48000 21900 2 48000 21900 46500 21900 0 
hades.signals.SignalStdLogicVector n21 4 3 Decoder Flags i5 A flagdata A 7 2 24900 38100 24900 8700 2 24900 8700 26700 8700 2 26700 8700 26700 9000 2 24900 38100 28800 38100 2 28800 38100 28800 42000 2 28800 42000 29400 42000 2 24900 38100 15900 38100 1 24900 38100 
hades.signals.SignalStdLogicVector n20 4 2 ALU Flags_out i5 B 4 2 22200 20400 24300 20400 2 24300 20400 24300 8100 2 24300 8100 27900 8100 2 27900 8100 27900 9000 0 
hades.signals.SignalStdLogic1164 n14_0 3 Decoder Save_to_flags? sf? A i3 A 8 2 23100 35700 31800 35700 2 31800 35700 31800 16500 2 31800 16500 17100 16500 2 23100 35700 23100 42000 2 23100 42000 23700 42000 2 17100 16500 17100 10200 2 17100 10200 18600 10200 2 23100 35700 15900 35700 1 23100 35700 
hades.signals.SignalStdLogic1164 n9 3 Timer state=HALTED i8 A HALTED A 6 2 -21000 51000 -18900 51000 2 -22800 51000 -21000 51000 2 -21000 51000 -21000 50100 2 -21000 50100 -900 50100 2 -900 50100 -900 64800 2 -900 64800 1800 64800 1 -21000 51000 
hades.signals.SignalStdLogicVector n8 16 2 i6 Y i1 B 1 2 600 4500 600 7200 0 
hades.signals.SignalStdLogic1164 n5_0 3 Decoder Save_to_register? i2 A sr? A 8 2 0 10800 -3600 10800 2 -3600 10800 -3600 30000 2 -3600 30000 22800 30000 2 22800 30000 22800 34500 2 22800 34500 20400 34500 2 20400 34500 20400 42000 2 20400 42000 21000 42000 2 20400 34500 15900 34500 1 20400 34500 
hades.signals.SignalStdLogicVector n7 3 3 Decoder Reg:_Address_B Registerbank B Addr_B A 11 2 7200 8400 7200 14100 2 7200 14100 -3000 14100 2 -3000 14100 -3000 29400 2 -3000 29400 23400 29400 2 23400 29400 23400 36300 2 7200 8400 9300 8400 2 23400 36300 19800 36300 2 19800 36300 19200 36300 2 19200 36300 19200 46800 2 19200 46800 21000 46800 2 19200 36300 15900 36300 1 19200 36300 
hades.signals.SignalStdLogicVector n6 3 3 Decoder Reg:_Address_A Registerbank A Addr_A A 12 2 21900 35100 23100 35100 2 23100 35100 23100 29700 2 23100 29700 -3300 29700 2 -3300 29700 -3300 13800 2 -3300 13800 6900 13800 2 20100 35100 21900 35100 2 6900 13800 6900 7800 2 6900 7800 9300 7800 2 19500 35100 20100 35100 2 19500 35100 19500 45600 2 19500 45600 21000 45600 2 19500 35100 15900 35100 1 19500 35100 
hades.signals.SignalStdLogic1164 n27_1 3 i11 Y i12 A i13 A 4 2 -14100 51900 -12000 51900 2 -12000 51900 -12000 52200 2 -12000 51900 -7800 51900 2 -7800 51900 -7800 52200 1 -12000 51900 
hades.signals.SignalStdLogicVector n5 16 2 i0 Y Decoder Instruction 4 2 11100 34500 10200 34500 2 10200 34500 10200 53400 2 10200 53400 7200 53400 2 7200 53400 7200 52500 0 
hades.signals.SignalStdLogic1164 n4 2 i2 Y Registerbank Read_to_A? 4 2 5700 9000 5700 11400 2 5700 11400 3600 11400 2 5700 9000 5700 7200 2 5700 7200 9300 7200 0 
hades.signals.SignalStdLogicVector n3 16 2 i1 Y Registerbank Data 4 2 0 9000 0 9600 2 0 9600 3900 9600 2 3900 9600 3900 6600 2 3900 6600 9300 6600 0 
hades.signals.SignalStdLogic1164 n2 4 Timer state=SAVE i2 C i3 B i14 B 15 2 0 12000 -6000 12000 2 -6000 12900 -6000 46800 2 -6000 12000 -6000 12900 2 -6000 12900 18000 12900 2 18000 12900 18000 11400 2 18000 11400 18600 11400 2 -6000 46800 -22200 46800 2 -22200 46800 -22200 52800 2 -22200 52800 -22800 52800 2 -22200 52800 -22200 54000 2 -22200 54000 -27900 54000 2 -27900 54000 -27900 58200 2 -27900 58200 -31800 58200 2 -31800 58200 -31800 60900 2 -31800 60900 -30900 60900 2 -22200 52800 -6000 12900 
hades.signals.SignalStdLogic1164 n1 2 i3 Y Vlaggenbank Lezen? 3 2 22200 10800 23400 10800 2 23400 10800 23400 12600 2 23400 12600 26100 12600 0 
hades.signals.SignalStdLogicVector n0 4 3 Vlaggenbank Vlaggen_output ALU Flags Tester1 Flags 9 2 32400 12000 41100 12000 2 41100 12000 41100 20400 2 32400 12000 32400 14400 2 32400 14400 14100 14400 2 14100 14400 14100 21600 2 14100 21600 17400 21600 2 41100 20400 41100 22500 2 41100 22500 41700 22500 2 32400 12000 30900 12000 1 32400 12000 
hades.signals.SignalStdLogic1164 n19 3 Decoder ALU:_Use_flags? ALU Use_flags? uf? A 8 2 25800 36900 27900 36900 2 27900 36900 27900 26700 2 27900 26700 10500 26700 2 10500 26700 10500 22200 2 10500 22200 17400 22200 2 25800 36900 25800 42000 2 25800 42000 26400 42000 2 25800 36900 15900 36900 1 25800 36900 
hades.signals.SignalStdLogicVector n18 16 3 Registerbank Data_out_A ALU Data_in_A databus A 8 2 17400 22800 16200 22800 2 16200 22800 16200 5400 2 15000 5400 14100 5400 2 16200 5400 15000 5400 2 15000 5400 15000 16800 2 15000 16800 1200 16800 2 1200 16800 1200 59400 2 1200 59400 1800 59400 1 15000 5400 
hades.signals.SignalStdLogicVector n17 16 3 i4 Y ALU Data_in_B adresbus A 6 2 4200 21900 4200 23400 2 4200 23400 17400 23400 2 4200 23400 4200 45600 2 4200 45600 0 45600 2 0 45600 0 57600 2 0 57600 1800 57600 1 4200 23400 
hades.signals.SignalStdLogicVector n16 16 2 Registerbank Data_out_B i4 B 4 2 15900 6000 15900 17400 2 15900 17400 4800 17400 2 4800 17400 4800 20100 2 15900 6000 14100 6000 0 
hades.signals.SignalStdLogicVector n15 16 3 Decoder Constant i4 A constant A 9 2 19800 41100 28200 41100 2 28200 41100 28200 26400 2 28200 26400 10800 26400 2 10800 26400 10800 19200 2 10800 19200 3600 19200 2 3600 19200 3600 20100 2 19800 41100 19800 44400 2 19800 44400 21000 44400 2 19800 41100 15900 41100 1 19800 41100 
hades.signals.SignalStdLogic1164 n14 2 Decoder nWE1 RE A 5 2 15900 42900 17700 42900 2 17700 42900 17700 46500 2 17700 46500 600 46500 2 600 46500 600 63000 2 600 63000 1800 63000 0 
hades.signals.SignalStdLogic1164 n13 2 Decoder nWE WE A 5 2 15900 42300 18000 42300 2 18000 42300 18000 46800 2 18000 46800 900 46800 2 900 46800 900 61200 2 900 61200 1800 61200 0 
hades.signals.SignalStdLogicVector n12 4 2 i5 Y Vlaggenbank Vlaggen 5 2 25500 12000 25200 12000 2 25200 12000 25200 11100 2 25200 11100 27300 11100 2 27300 11100 27300 10800 2 25500 12000 26100 12000 0 
hades.signals.SignalStdLogicVector n11 3 3 Decoder ALU:_Opcode ALU Opcode opcode A 8 2 27600 39900 27600 27000 2 27600 27000 10200 27000 2 10200 27000 10200 21000 2 10200 21000 17400 21000 2 27600 39900 28500 39900 2 28500 39900 28500 43200 2 28500 43200 29400 43200 2 27600 39900 15900 39900 1 27600 39900 
hades.signals.SignalStdLogic1164 n10 3 Decoder ALU:_Output? ALU Enable alu_out? A 8 2 17400 20400 9900 20400 2 9900 20400 9900 27300 2 9900 27300 27300 27300 2 27300 27300 27300 39300 2 27300 39300 20100 39300 2 20100 39300 20100 43200 2 20100 43200 21000 43200 2 20100 39300 15900 39300 1 20100 39300 
hades.signals.SignalStdLogicVector n9_2_0 16 3 i18 Y i6 B i0 B 10 2 -19800 54600 -19800 600 2 -19800 600 1200 600 2 1200 600 1200 2700 2 -19800 54600 -3300 54600 2 -3300 54600 -3300 48300 2 -3300 48300 7800 48300 2 7800 48300 7800 50700 2 -19800 54600 -19800 67200 2 -19800 67200 -23100 67200 2 -23100 67200 -23100 66600 1 -19800 54600 
hades.signals.SignalStdLogicVector n1_1 4 3 Decoder Tester:_Condition Tester1 Condition condition A 6 2 29100 40500 38100 40500 2 38100 40500 38100 21900 2 38100 21900 41700 21900 2 29100 40500 29100 44400 2 29100 44400 29400 44400 2 29100 40500 15900 40500 1 29100 40500 
[end signals]
[end]
