$date
	Fri Oct 31 17:50:47 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 1 ! f $end
$var reg 1 " w $end
$var reg 1 # x $end
$var reg 1 $ y $end
$var reg 1 % z $end
$scope module F $end
$var wire 1 & a $end
$var wire 1 ' b $end
$var wire 1 ( c $end
$var wire 1 ! f $end
$var wire 1 " w $end
$var wire 1 ) wn $end
$var wire 1 # x $end
$var wire 1 * xn $end
$var wire 1 $ y $end
$var wire 1 + yn $end
$var wire 1 % z $end
$var wire 1 , zn $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1,
1+
1*
1)
0(
0'
1&
0%
0$
0#
0"
1!
$end
#10
0!
0&
0,
1%
#20
1,
0+
0%
1$
#30
0,
1%
#40
1!
1&
1,
1+
0*
0%
0$
1#
#50
0&
0,
1'
1%
#60
0!
1,
0'
0+
0%
1$
#70
1!
0,
1'
1%
#80
1(
1!
1,
1+
1*
0'
0)
0%
0$
0#
1"
#90
0,
1%
#100
0!
0(
1,
0+
0%
1$
#110
0,
1%
#120
1,
1+
0*
0%
0$
1#
#130
1!
0,
1'
1%
#140
0!
1,
0'
0+
0%
1$
#150
1!
0,
1'
1%
#160
