import {
  createBitVectorValue,
  createFloatValue,
  createIntrinsicEffectSummary,
  createMachineEffectBundle,
  createMachineOperation,
  createRegisterValue,
  createTemporaryValue,
} from '../../../../semantics/effects/index.js';

const ARCHITECTURE_ID = 'arm64';
const MODE = 'a64';
const FPCR = 'fpcr';
const FPSR = 'fpsr';
const NZCV = 'nzcv';

const FP_ENV_INTRINSICS = new Set([
  'fadd','fsub','fmul','fdiv','fsqrt','fmadd','fmsub','fnmadd','fnmsub',
  'fmax','fmin','fmaxnm','fminnm','frecpe','frecps','frsqrte','frsqrts',
  'fcvt','scvtf','ucvtf',
  'fcvtas','fcvtau','fcvtms','fcvtmu','fcvtns','fcvtnu','fcvtps','fcvtpu','fcvtzs','fcvtzu',
  'frinta','frintm','frintn','frintp','frintx','frinti','frintz',
]);
const FP_COMPARE = new Set(['fcmp','fcmpe','fccmp','fccmpe']);
const FP_BITWISE = new Set(['fmov','fabs','fneg']);
const FP_SELECT = new Set(['fcsel']);
const OWNED = new Set([...FP_ENV_INTRINSICS, ...FP_COMPARE, ...FP_BITWISE, ...FP_SELECT]);
export const ARM64_FP_EFFECT_MNEMONICS = Object.freeze(new Set(OWNED));
const FP_TERNARY = new Set(['fmadd','fmsub','fnmadd','fnmsub']);
const FP_BINARY = new Set(['fadd','fsub','fmul','fdiv','fmax','fmin','fmaxnm','fminnm','frecps','frsqrts']);

const FLOAT_FORMAT = Object.freeze({
  16: 'ieee754-binary16',
  32: 'ieee754-binary32',
  64: 'ieee754-binary64',
});

function mnemonicOf(instruction) {
  return String(instruction?.mnemonic || '').trim().toLowerCase();
}

function operandsOf(instruction) {
  if (Array.isArray(instruction?.ops)) return instruction.ops;
  if (Array.isArray(instruction?.parsed)) return instruction.parsed;
  if (Array.isArray(instruction?.operandsParsed)) return instruction.operandsParsed;
  return [];
}

function isSve(instruction) {
  const text = `${instruction?.operands || ''} ${instruction?.opStr || ''}`.toLowerCase();
  return /(?:^|[\s,{])(?:z|p)\d+(?:\.|\b)/.test(text) || /\bffr\b/.test(text);
}

function isVectorOperand(op) {
  return op?.k === 'elem' || op?.k === 'list' || (op?.k === 'reg' && op?.cls === 'vec' && op?.arr);
}

function instructionIdOf(instruction, context) {
  const id = instruction?.instructionId ?? context?.instructionId;
  if (!id) throw new TypeError('arm64-fp-machine-effects-instruction-id-required');
  return String(id);
}

function originOf(instruction, context, instructionId) {
  return instruction?.origin ?? context?.origin ?? { instructionIds: [instructionId] };
}

function bundle(instruction, context, fields) {
  const instructionId = instructionIdOf(instruction, context);
  return createMachineEffectBundle({
    instructionId,
    architectureId: ARCHITECTURE_ID,
    mode: MODE,
    operations: fields.operations,
    controlEffect: fields.controlEffect || { kind: 'fallthrough' },
    possibleFaults: fields.possibleFaults || [],
    origin: originOf(instruction, context, instructionId),
    completeness: fields.completeness,
    ...(fields.unknownEffects ? { unknownEffects: fields.unknownEffects } : {}),
    ...(fields.statePreservation ? { statePreservation: fields.statePreservation } : {}),
    metadata: { family: 'arm64-fp', mnemonic: mnemonicOf(instruction), ...(fields.metadata || {}) },
  }, context?.machineEffectsOptions || {});
}

function partial(instruction, context, reason, categories = ['registers','flags','other'], operations = []) {
  return bundle(instruction, context, {
    operations: [
      ...operations,
      createMachineOperation({ kind: 'unknown', reason, categories }),
    ],
    completeness: 'partial',
    unknownEffects: { categories, reason },
  });
}

function scalarWidth(op) {
  const bits = op?.bits;
  return typeof bits === 'number' && Number.isSafeInteger(bits) && bits > 0 ? bits : null;
}

function floatType(bits) {
  const format = FLOAT_FORMAT[bits];
  return format ? createFloatValue(bits, format) : null;
}

function bitType(bits) {
  return createBitVectorValue(bits);
}

function physicalRegisterId(op) {
  if (!op || op.k !== 'reg') return null;
  if (op.cls === 'zr') return null;
  if (op.cls === 'sp') return 'sp';
  if (op.cls === 'gp') return `x${op.num}`;
  if (op.cls === 'fp' || op.cls === 'vec') return `v${op.num}`;
  return null;
}

function registerValue(op, width = scalarWidth(op)) {
  const id = physicalRegisterId(op);
  if (!id || !width) return null;
  return createRegisterValue(id, width, { view: String(op.text || id).toLowerCase() });
}

function temp(id, valueType) {
  return createTemporaryValue(id, valueType);
}

function appendRegisterRead(operations, op, valueType, id) {
  const widthBits = valueType?.widthBits || scalarWidth(op);
  if (op?.k === 'reg' && op.cls === 'zr' && widthBits && valueType?.kind === 'bitvector') {
    return createBitVectorValue(widthBits, 0n);
  }
  const physicalId = physicalRegisterId(op);
  if (!physicalId || !widthBits || !valueType) return null;

  if (op?.cls !== 'fp' && op?.cls !== 'vec') {
    if (op?.cls !== 'gp') return null;
    const viewBits = scalarWidth(op);
    if ((viewBits !== 32 && viewBits !== 64) || widthBits > viewBits || valueType.kind !== 'bitvector') return null;
    const physical = temp(`${id}:physical`, bitType(64));
    operations.push(createMachineOperation({
      kind: 'register-read', register: createRegisterValue(physicalId, 64, { view:physicalId }), value:physical,
      metadata: { architecturalViewRead:String(op.text || physicalId).toLowerCase(), physicalWidthBits:64 },
    }));
    let value = physical;
    if (viewBits < 64) {
      value = temp(`${id}:view`, bitType(viewBits));
      operations.push(createMachineOperation({
        kind:'value', opcode:'truncate', inputs:[physical], outputs:[value],
        metadata:{ purpose:'arm64-gp-register-view', fromBits:64, toBits:viewBits, readPolicy:'low-bits' },
      }));
    }
    if (widthBits < viewBits) {
      const narrowed = temp(id, valueType);
      operations.push(createMachineOperation({
        kind:'value', opcode:'truncate', inputs:[value], outputs:[narrowed],
        metadata:{ purpose:'arm64-fp-transfer-width', fromBits:viewBits, toBits:widthBits },
      }));
      value = narrowed;
    }
    return value;
  }

  if (widthBits > 128) return null;
  const physical = temp(`${id}:physical`, bitType(128));
  operations.push(createMachineOperation({
    kind: 'register-read',
    register: createRegisterValue(physicalId, 128, { view: physicalId }),
    value: physical,
    metadata: { architecturalViewRead: String(op.text || physicalId).toLowerCase(), physicalWidthBits: 128 },
  }));

  let view = physical;
  if (widthBits < 128) {
    view = temp(`${id}:view`, bitType(widthBits));
    operations.push(createMachineOperation({
      kind: 'value', opcode: 'truncate', inputs: [physical], outputs: [view],
      metadata: { purpose: 'arm64-fp-register-view', fromBits: 128, toBits: widthBits, readPolicy: 'low-bits' },
    }));
  }

  if (valueType.kind === 'bitvector' && valueType.widthBits === widthBits) return view;
  const value = temp(id, valueType);
  operations.push(createMachineOperation({
    kind: 'value', opcode: 'bitcast', inputs: [view], outputs: [value],
    metadata: { purpose: 'arm64-fp-register-view-type', widthBits },
  }));
  return value;
}

function appendNamedRegisterRead(operations, registerId, widthBits, id) {
  const value = temp(id, bitType(widthBits));
  operations.push(createMachineOperation({
    kind: 'register-read',
    register: createRegisterValue(registerId, widthBits),
    value,
  }));
  return value;
}

function appendNamedRegisterWrite(operations, registerId, widthBits, value) {
  operations.push(createMachineOperation({
    kind: 'register-write',
    register: createRegisterValue(registerId, widthBits),
    value,
  }));
}

function appendDestinationWrite(operations, dst, semanticValue, idPrefix) {
  if (!dst || dst.k !== 'reg' || dst.cls === 'zr') return;
  if (dst.cls === 'gp') {
    const id = physicalRegisterId(dst);
    const bits = scalarWidth(dst);
    if (bits === 32) {
      const physical = temp(`${idPrefix}:w-write`, bitType(64));
      operations.push(createMachineOperation({
        kind: 'value',
        opcode: 'arm64.zero-extend-w-write',
        inputs: [semanticValue],
        outputs: [physical],
        metadata: { sourceWidthBits: 32, destinationWidthBits: 64 },
      }));
      operations.push(createMachineOperation({
        kind: 'register-write',
        register: createRegisterValue(id, 64, { view: id }),
        value: physical,
        metadata: { architecturalViewWritten: String(dst.text || `w${dst.num}`).toLowerCase() },
      }));
      return;
    }
    operations.push(createMachineOperation({
      kind: 'register-write',
      register: registerValue(dst, bits),
      value: semanticValue,
    }));
    return;
  }
  if (dst.cls === 'fp' || dst.cls === 'vec') {
    const id = physicalRegisterId(dst);
    const viewBits = scalarWidth(dst);
    if (!id || !viewBits || viewBits > 128) return;

    const semanticType = semanticValue?.kind === 'temporary' ? semanticValue.valueType : semanticValue;
    let physicalValue = semanticValue;
    if (semanticType?.kind !== 'bitvector' || semanticType?.widthBits !== viewBits) {
      const bits = temp(`${idPrefix}:bits`, bitType(viewBits));
      operations.push(createMachineOperation({
        kind: 'value', opcode: 'bitcast', inputs: [semanticValue], outputs: [bits],
        metadata: { purpose: 'arm64-fp-destination-bit-pattern', widthBits: viewBits },
      }));
      physicalValue = bits;
    }

    if (viewBits < 128) {
      const widened = temp(`${idPrefix}:physical`, bitType(128));
      operations.push(createMachineOperation({
        kind: 'value', opcode: 'zero-extend', inputs: [physicalValue], outputs: [widened],
        metadata: { fromBits: viewBits, toBits: 128, writePolicy: 'zero-upper-vector-bits' },
      }));
      physicalValue = widened;
    }

    operations.push(createMachineOperation({
      kind: 'register-write',
      register: createRegisterValue(id, 128, { view: id }),
      value: physicalValue,
      metadata: {
        architecturalViewWritten: String(dst.text || id).toLowerCase(),
        physicalWidthBits: 128,
        writePolicy: viewBits < 128 ? 'zero-upper-vector-bits' : 'full-width',
      },
    }));
    return;
  }

  operations.push(createMachineOperation({
    kind: 'register-write',
    register: registerValue(dst, scalarWidth(dst)),
    value: semanticValue,
  }));
}

function immediateValue(op, widthBits, asFloat) {
  if (!op || op.k !== 'imm') return null;
  if (asFloat) {
    const format = FLOAT_FORMAT[widthBits];
    if (!format) return null;
    if (op.bitPattern != null) return createFloatValue(widthBits, format, { bitPattern: op.bitPattern });
    if (op.float === 0 || op.float === 0.0) return createFloatValue(widthBits, format, { bitPattern: 0n });
    if (op.float != null) return createFloatValue(widthBits, format, { semanticValue: String(op.float) });
    return null;
  }
  if (op.value == null) return null;
  const value = BigInt.asUintN(widthBits, BigInt(op.value));
  return createBitVectorValue(widthBits, value);
}

export function decodeArm64FpImmediate(imm8Value, widthBits) {
  const imm8 = Number(imm8Value);
  const shape = { 16:[5,10], 32:[8,23], 64:[11,52] }[widthBits];
  if (!shape || !Number.isInteger(imm8) || imm8 < 0 || imm8 > 0xff) return null;
  const [exponentBits,fractionBits] = shape;
  const sign = (imm8 >>> 7) & 1;
  const b6 = (imm8 >>> 6) & 1;
  const repeated = b6 ? (1 << (exponentBits - 3)) - 1 : 0;
  const exponent = ((b6 ^ 1) << (exponentBits - 1)) | (repeated << 2) | ((imm8 >>> 4) & 3);
  const fraction = BigInt(imm8 & 0xf) << BigInt(fractionBits - 4);
  return (BigInt(sign) << BigInt(widthBits - 1)) | (BigInt(exponent) << BigInt(fractionBits)) | fraction;
}

function fpBitsAsNumber(bitsValue, widthBits) {
  const bits = BigInt(bitsValue);
  const [exponentBits,fractionBits] = { 16:[5,10], 32:[8,23], 64:[11,52] }[widthBits] || [];
  if (!exponentBits) return null;
  const sign = Number((bits >> BigInt(widthBits - 1)) & 1n) ? -1 : 1;
  const exponentMask = (1n << BigInt(exponentBits)) - 1n;
  const exponent = Number((bits >> BigInt(fractionBits)) & exponentMask);
  const fractionMask = (1n << BigInt(fractionBits)) - 1n;
  const fraction = Number(bits & fractionMask) / (2 ** fractionBits);
  return sign * (1 + fraction) * (2 ** (exponent - ((1 << (exponentBits - 1)) - 1)));
}

export function arm64FpImmediateBitPattern(op, widthBits) {
  if (!op || op.k !== 'imm') return null;
  if (op.bitPattern != null) {
    let candidate;
    try { candidate = BigInt.asUintN(widthBits, BigInt(op.bitPattern)); } catch { return null; }
    for (let imm8=0; imm8<256; imm8++) if (decodeArm64FpImmediate(imm8,widthBits) === candidate) return candidate;
    return null;
  }
  if (op.float == null || !Number.isFinite(Number(op.float))) return null;
  const numeric = Number(op.float);
  let match = null;
  for (let imm8=0; imm8<256; imm8++) {
    const bits = decodeArm64FpImmediate(imm8,widthBits);
    if (Object.is(fpBitsAsNumber(bits,widthBits),numeric)) {
      if (match != null && match !== bits) return null;
      match = bits;
    }
  }
  return match;
}

function sourceValue(operations, op, valueType, id) {
  if (!op) return null;
  if (op.k === 'reg') return appendRegisterRead(operations, op, valueType, id);
  if (op.k === 'imm') return immediateValue(op, valueType.widthBits, valueType.kind === 'float');
  return null;
}

function registerIdsOf(ops) {
  return [...new Set(ops.map(physicalRegisterId).filter(Boolean))];
}

function roundingMode(mnemonic) {
  if (/^fcvt[azmnp][su]$/.test(mnemonic)) {
    const mode = mnemonic[4];
    return { a:'ties-away', z:'toward-zero', m:'toward-minus-infinity', n:'ties-to-even', p:'toward-plus-infinity' }[mode] || 'encoded';
  }
  if (/^frint[amnpz]$/.test(mnemonic)) {
    const mode = mnemonic[5];
    return { a:'ties-away', z:'toward-zero', m:'toward-minus-infinity', n:'ties-to-even', p:'toward-plus-infinity' }[mode] || 'encoded';
  }
  return 'fpcr';
}

function exactBitwise(instruction, context, mnemonic, ops) {
  const dst = ops[0];
  const src = ops[1];
  const dstBits = scalarWidth(dst);
  const srcBits = scalarWidth(src) || dstBits;
  const dstGp = dst?.cls === 'gp' || dst?.cls === 'zr';
  const srcGp = src?.cls === 'gp' || src?.cls === 'zr';
  const fpToGpHalf = mnemonic === 'fmov' && src?.cls === 'fp' && srcBits === 16 && dstGp && dstBits === 32;
  const gpToFpHalf = mnemonic === 'fmov' && srcGp && srcBits === 32 && dst?.cls === 'fp' && dstBits === 16;
  const sameWidthFp = dst?.cls === 'fp' && src?.cls === 'fp' && dstBits === srcBits && [16,32,64].includes(dstBits);
  const sameWidthTransfer = mnemonic === 'fmov'
    && ((dstGp && src?.cls === 'fp') || (dst?.cls === 'fp' && srcGp))
    && dstBits === srcBits && [32,64].includes(dstBits);
  const fpImmediate = mnemonic === 'fmov' && dst?.cls === 'fp' && src?.k === 'imm' && [16,32,64].includes(dstBits);
  if (!dst || !dstBits || !src
    || (mnemonic === 'fmov' ? !(sameWidthFp || sameWidthTransfer || fpToGpHalf || gpToFpHalf || fpImmediate) : !sameWidthFp)) {
    return partial(instruction, context, `${mnemonic}-operand-width-unavailable`, ['registers','other']);
  }

  const operations = [];
  const transferBits = Math.min(dstBits,srcBits);
  const type = bitType(transferBits);
  let input;
  if (src.k === 'imm') {
    const bitPattern = arm64FpImmediateBitPattern(src,dstBits);
    if (bitPattern == null) {
      const unknownFloat = FLOAT_FORMAT[dstBits] ? createFloatValue(dstBits, FLOAT_FORMAT[dstBits], { semanticValue: String(src.float ?? src.text ?? 'unknown') }) : type;
      appendDestinationWrite(operations, dst, unknownFloat, `${mnemonic}:dst`);
      return partial(instruction, context, 'fp-immediate-bit-pattern-unavailable', ['other'], operations);
    }
    input = createBitVectorValue(dstBits,bitPattern);
  } else {
    input = sourceValue(operations, src, type, `${mnemonic}:src0`);
  }
  if (!input) return partial(instruction, context, `${mnemonic}-source-unavailable`, ['registers','other'], operations);

  const output = temp(`${mnemonic}:result`, type);
  const opcode = mnemonic === 'fabs' ? 'arm64.fp.clear-sign-bit'
    : mnemonic === 'fneg' ? 'arm64.fp.toggle-sign-bit'
      : 'arm64.fp.bitcopy';
  operations.push(createMachineOperation({ kind: 'value', opcode, inputs: [input], outputs: [output] }));
  let destinationValue = output;
  if (dstBits > transferBits) {
    destinationValue = temp(`${mnemonic}:result-extended`, bitType(dstBits));
    operations.push(createMachineOperation({
      kind:'value', opcode:'zero-extend', inputs:[output], outputs:[destinationValue],
      metadata:{ purpose:'arm64-fmov-half-to-w', fromBits:transferBits, toBits:dstBits },
    }));
  }
  appendDestinationWrite(operations, dst, destinationValue, `${mnemonic}:dst`);
  return bundle(instruction, context, { operations, completeness: 'exact', metadata: { widthBits: dstBits } });
}

function exactSelect(instruction, context, mnemonic, ops) {
  const dst = ops[0];
  const a = ops[1];
  const b = ops[2];
  const width = scalarWidth(dst);
  const type = width ? floatType(width) : null;
  const condition = ops.find((op) => op?.k === 'cond')?.text;
  if (!type || dst?.cls !== 'fp' || a?.cls !== 'fp' || b?.cls !== 'fp'
    || scalarWidth(a) !== width || scalarWidth(b) !== width
    || !/^(?:eq|ne|cs|hs|cc|lo|mi|pl|vs|vc|hi|ls|ge|lt|gt|le|al|nv)$/.test(String(condition || '').toLowerCase())) {
    return partial(instruction, context, 'fcsel-width-or-operands-unavailable', ['registers','flags','other']);
  }
  const operations = [];
  const av = sourceValue(operations, a, type, 'fcsel:src0');
  const bv = sourceValue(operations, b, type, 'fcsel:src1');
  const flags = appendNamedRegisterRead(operations, NZCV, 4, 'fcsel:nzcv');
  const result = temp('fcsel:result', type);
  const summary = createIntrinsicEffectSummary({
    inputs: [av, bv, flags],
    outputs: [result],
    registersRead: [...registerIdsOf([a,b]), NZCV],
    registersWritten: registerIdsOf([dst]),
    memoryRead: { scope: 'none' },
    memoryWrite: { scope: 'none' },
    controlEffects: [],
    determinism: 'deterministic',
    symbolicDetail: 'summary-only',
  });
  operations.push(createMachineOperation({
    kind: 'intrinsic', intrinsicId: 'arm64.fp.fcsel', effectSummary: summary,
    metadata: { condition, widthBits: width },
  }));
  appendDestinationWrite(operations, dst, result, 'fcsel:dst');
  return bundle(instruction, context, { operations, completeness: 'exact-with-intrinsic', metadata: { widthBits: width } });
}

function compare(instruction, context, mnemonic, ops) {
  const lhs = ops[0];
  const width = scalarWidth(lhs);
  const type = width ? floatType(width) : null;
  if (!type || lhs?.cls !== 'fp') return partial(instruction, context, `${mnemonic}-float-width-unavailable`, ['registers','flags','other']);

  const rhs = ops[1];
  const condition = ops.find((op) => op?.k === 'cond')?.text;
  const nzcv = ops.find((op,index) => index >= 2 && op?.k === 'imm' && op?.value != null)?.value;
  const conditional = mnemonic.startsWith('fccmp');
  const rhsIsZero = rhs?.k === 'imm' && (Number(rhs.float) === 0 || rhs.bitPattern === 0n || rhs.bitPattern === '0');
  if ((!rhsIsZero && (rhs?.k !== 'reg' || scalarWidth(rhs) !== width))
    || (conditional && (!/^(?:eq|ne|cs|hs|cc|lo|mi|pl|vs|vc|hi|ls|ge|lt|gt|le|al|nv)$/.test(String(condition || '').toLowerCase())
      || nzcv == null || nzcv < 0n || nzcv > 15n))) {
    return partial(instruction, context, `${mnemonic}-operand-shape-unavailable`, ['registers','flags','other']);
  }
  const operations = [];
  const inputs = [];
  const left = sourceValue(operations, lhs, type, `${mnemonic}:src0`);
  const right = sourceValue(operations, rhs, type, `${mnemonic}:src1`);
  if (!left || !right) return partial(instruction, context, `${mnemonic}-operands-unavailable`, ['registers','flags','other'], operations);
  inputs.push(left, right);

  if (mnemonic.startsWith('fccmp')) {
    inputs.push(appendNamedRegisterRead(operations, NZCV, 4, `${mnemonic}:old-nzcv`));
  }
  inputs.push(appendNamedRegisterRead(operations, FPCR, 32, `${mnemonic}:fpcr`));
  inputs.push(appendNamedRegisterRead(operations, FPSR, 32, `${mnemonic}:fpsr`));

  const nzcvOut = temp(`${mnemonic}:nzcv`, bitType(4));
  const fpsr = temp(`${mnemonic}:fpsr-out`, bitType(32));
  const outputs = [nzcvOut, fpsr];
  const reads = [...registerIdsOf([lhs, rhs]), FPCR, FPSR];
  if (mnemonic.startsWith('fccmp')) reads.push(NZCV);
  const summary = createIntrinsicEffectSummary({
    inputs,
    outputs,
    registersRead: reads,
    registersWritten: [NZCV, FPSR],
    memoryRead: { scope: 'none' },
    memoryWrite: { scope: 'none' },
    controlEffects: [],
    determinism: 'input-dependent',
    symbolicDetail: 'summary-only',
  });
  operations.push(createMachineOperation({
    kind: 'intrinsic', intrinsicId: `arm64.fp.${mnemonic}`, effectSummary: summary,
    metadata: {
      widthBits: width,
      signalingNaN: mnemonic.endsWith('e'),
      condition: condition || null,
      fallbackNzcv: nzcv ?? null,
    },
  }));
  appendNamedRegisterWrite(operations, NZCV, 4, nzcvOut);
  appendNamedRegisterWrite(operations, FPSR, 32, fpsr);
  return bundle(instruction, context, { operations, completeness: 'exact-with-intrinsic', metadata: { widthBits: width } });
}

function envIntrinsic(instruction, context, mnemonic, ops) {
  const dst = ops[0];
  const sourceOps = ops.slice(1).filter((op) => op?.k === 'reg' || op?.k === 'imm');
  const dstWidth = scalarWidth(dst);
  if (!dst || !dstWidth) return partial(instruction, context, `${mnemonic}-destination-width-unavailable`, ['registers','other']);

  const conversionToInteger = /^fcvt[a-z]*[su]$/.test(mnemonic);
  const integerToFloat = mnemonic === 'scvtf' || mnemonic === 'ucvtf';
  const floatToFloat = mnemonic === 'fcvt';
  const resultType = conversionToInteger ? bitType(dstWidth) : floatType(dstWidth);
  if (!resultType) return partial(instruction, context, `${mnemonic}-result-type-unavailable`, ['registers','other']);

  const operations = [];
  const inputs = [];
  const fixedPoint = sourceOps.length === 2 && sourceOps[1]?.k === 'imm';
  const fixedPointMnemonic = ['scvtf','ucvtf','fcvtzs','fcvtzu'].includes(mnemonic);
  const expectedSources = FP_TERNARY.has(mnemonic) ? 3 : FP_BINARY.has(mnemonic) ? 2 : 1;
  if ((sourceOps.length !== expectedSources && !(fixedPoint && expectedSources === 1)) || (fixedPoint && !fixedPointMnemonic)) {
    return partial(instruction, context, `${mnemonic}-operand-count-unavailable`, ['registers','other'], operations);
  }
  const dataSources = fixedPoint ? sourceOps.slice(0,1) : sourceOps;
  if (floatToFloat) {
    if (dst?.cls !== 'fp' || dataSources[0]?.cls !== 'fp' || scalarWidth(dataSources[0]) === dstWidth
      || ![16,32,64].includes(scalarWidth(dataSources[0]))) {
      return partial(instruction, context, `${mnemonic}-conversion-width-invalid`, ['registers','other'], operations);
    }
  } else if (integerToFloat) {
    if (dst?.cls !== 'fp' || !['gp','zr'].includes(dataSources[0]?.cls) || ![32,64].includes(scalarWidth(dataSources[0]))) {
      return partial(instruction, context, `${mnemonic}-integer-source-invalid`, ['registers','other'], operations);
    }
  } else if (conversionToInteger) {
    if (!['gp','zr'].includes(dst?.cls) || dataSources[0]?.cls !== 'fp' || ![16,32,64].includes(scalarWidth(dataSources[0]))) {
      return partial(instruction, context, `${mnemonic}-conversion-operands-invalid`, ['registers','other'], operations);
    }
  } else if (dst?.cls !== 'fp' || dataSources.some((op)=>op?.cls !== 'fp' || scalarWidth(op) !== dstWidth)) {
    return partial(instruction, context, `${mnemonic}-scalar-width-mismatch`, ['registers','other'], operations);
  }
  for (let i = 0; i < sourceOps.length; i++) {
    const op = sourceOps[i];
    let valueType;
    if (i > 0 && op.k === 'imm') valueType = bitType(7);
    else if (integerToFloat && i === 0) valueType = bitType(scalarWidth(op) || 64);
    else valueType = floatType(scalarWidth(op) || dstWidth);
    if (!valueType) return partial(instruction, context, `${mnemonic}-source-type-unavailable`, ['registers','other'], operations);
    const value = sourceValue(operations, op, valueType, `${mnemonic}:src${i}`);
    if (!value) return partial(instruction, context, `${mnemonic}-source-unavailable`, ['registers','other'], operations);
    if (i > 0 && op.k === 'imm') {
      const integerWidth = integerToFloat ? scalarWidth(sourceOps[0]) : dstWidth;
      if (op.value == null || op.value < 1n || op.value > BigInt(integerWidth || 0)) {
        return partial(instruction, context, `${mnemonic}-fixed-point-scale-out-of-range`, ['other'], operations);
      }
    } else if (op.k === 'imm' && value.kind === 'float' && value.bitPattern == null && op.float != null && op.float !== 0) {
      return partial(instruction, context, `${mnemonic}-immediate-bit-pattern-unavailable`, ['other'], operations);
    }
    inputs.push(value);
  }
  if (inputs.length === 0) {
    return partial(instruction, context, `${mnemonic}-source-unavailable`, ['registers','other'], operations);
  }

  const fpcr = appendNamedRegisterRead(operations, FPCR, 32, `${mnemonic}:fpcr`);
  const oldFpsr = appendNamedRegisterRead(operations, FPSR, 32, `${mnemonic}:fpsr`);
  inputs.push(fpcr, oldFpsr);

  const result = temp(`${mnemonic}:result`, resultType);
  const newFpsr = temp(`${mnemonic}:fpsr-out`, bitType(32));
  const outputs = [result, newFpsr];
  const registersRead = [...registerIdsOf(sourceOps), FPCR, FPSR];
  const registersWritten = [...registerIdsOf([dst]), FPSR];
  const summary = createIntrinsicEffectSummary({
    inputs,
    outputs,
    registersRead,
    registersWritten,
    memoryRead: { scope: 'none' },
    memoryWrite: { scope: 'none' },
    controlEffects: [],
    determinism: 'input-dependent',
    symbolicDetail: 'summary-only',
  });
  operations.push(createMachineOperation({
    kind: 'intrinsic', intrinsicId: `arm64.fp.${mnemonic}`, effectSummary: summary,
    metadata: {
      destinationWidthBits: dstWidth,
      sourceWidthBits: sourceOps.map(scalarWidth),
      roundingMode: roundingMode(mnemonic),
      fused: /^(?:fmadd|fmsub|fnmadd|fnmsub)$/.test(mnemonic),
      nanAndExceptionSemantics: 'architectural-intrinsic',
    },
  }));
  appendDestinationWrite(operations, dst, result, `${mnemonic}:dst`);
  appendNamedRegisterWrite(operations, FPSR, 32, newFpsr);

  return bundle(instruction, context, {
    operations,
    completeness: 'exact-with-intrinsic',
    metadata: { destinationWidthBits: dstWidth, roundingMode: roundingMode(mnemonic) },
  });
}

export function liftArm64FpEffects(instruction, context = {}) {
  const mnemonic = mnemonicOf(instruction);
  const ops = operandsOf(instruction);

  if (isSve(instruction)) return null;

  if (ops.some(isVectorOperand)) return null;
  if (!OWNED.has(mnemonic)) {
    return null;
  }

  if (FP_BITWISE.has(mnemonic)) return exactBitwise(instruction, context, mnemonic, ops);
  if (FP_SELECT.has(mnemonic)) return exactSelect(instruction, context, mnemonic, ops);
  if (FP_COMPARE.has(mnemonic)) return compare(instruction, context, mnemonic, ops);
  return envIntrinsic(instruction, context, mnemonic, ops);
}

export const arm64FpMachineEffects = liftArm64FpEffects;
