

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-11ac537fd01c73811e579b20a207b478373ab13e_modified_8.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   62 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,32 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   20 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          1,1,1,1,4,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          8,8,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    4 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           1 # Interconnection network mode
-inter_config_file   config_pascal_islip.icnt # Interconnection network config file
-icnt_in_buffer_limit                   64 # in_buffer_limit
-icnt_out_buffer_limit                   64 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   61 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:16:128:24,L:R:m:N:L,T:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:2,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:8:128:4,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:96,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         2 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      82 # L1 Hit Latency
-gpgpu_smem_latency                    24 # smem Latency
-gpgpu_cache:dl1PrefL1 S:4:128:96,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared S:4:128:96,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                 8192 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    1 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      28 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config                    0 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   61 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,0,0,4,4,4,0,0,4,4,8 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    0 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     0 # Number of DP units (default=0)
-gpgpu_num_int_units                    0 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    0 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    8 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-gpgpu_enable_kernel_aware_warp_scheduling                    1 # Enable kernel-aware warp scheduling
-gpgpu_enable_warp_sharing                    1 # Enable warp sharing
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          32:32:32:32 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:256:64,16:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           12 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=8:RCD=16:RAS=37:RP=16:RC=52: CL=16:WL=6:CDLR=7:WR=16:nbkgrp=4:CCDL=4:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    4 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    6 # Major compute capability version number
-gpgpu_compute_capability_minor                    1 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1417.0:1417.0:1417.0:2500.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     8 # minimal delay between activation of rows in different banks
RCD                                    16 # row to column delay
RAS                                    37 # time needed to activate row
RP                                     16 # time needed to precharge (deactivate) row
RC                                     52 # row cycle time
CDLR                                    7 # switching from write to read (changes tWTR)
WR                                     16 # last data-in to row precharge
CL                                     16 # CAS latency
WL                                      6 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    4 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 24
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1417000000.000000:1417000000.000000:1417000000.000000:2500000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000070571630205:0.00000000070571630205:0.00000000070571630205:0.00000000040000000000
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49  50  51
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49  50  51
c1852226bfd7accdbd6c1ba83a7a6787  /home/shlok/Desktop/COA_Lab/EndSem_Proj/testing/a.out
Extracting PTX file and ptxas options    1: a.1.sm_52.ptx -arch=sm_52
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/shlok/Desktop/COA_Lab/EndSem_Proj/testing/a.out
self exe links to: /home/shlok/Desktop/COA_Lab/EndSem_Proj/testing/a.out
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/shlok/Desktop/COA_Lab/EndSem_Proj/testing/a.out
Running md5sum using "md5sum /home/shlok/Desktop/COA_Lab/EndSem_Proj/testing/a.out "
self exe links to: /home/shlok/Desktop/COA_Lab/EndSem_Proj/testing/a.out
Extracting specific PTX file named a.1.sm_52.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z9matrixMulPKiS0_Pii : hostFun 0x0x560fbfabd9b4, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing a.1.sm_52.ptx
GPGPU-Sim PTX: instruction assembly for function '_Z9matrixMulPKiS0_Pii'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file a.1.sm_52.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from a.1.sm_52.ptx
GPGPU-Sim PTX: Kernel '_Z9matrixMulPKiS0_Pii' : regs=21, lmem=0, smem=0, cmem=348
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffda6fb0d08..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffda6fb0d00..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffda6fb0cf8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffda6fb0cf4..

GPGPU-Sim PTX: cudaLaunch for 0x0x560fbfabd9b4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z9matrixMulPKiS0_Pii'...
GPGPU-Sim PTX: Finding dominators for '_Z9matrixMulPKiS0_Pii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z9matrixMulPKiS0_Pii'...
GPGPU-Sim PTX: Finding postdominators for '_Z9matrixMulPKiS0_Pii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z9matrixMulPKiS0_Pii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z9matrixMulPKiS0_Pii'...
GPGPU-Sim PTX: reconvergence points for _Z9matrixMulPKiS0_Pii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x0a8 (a.1.sm_52.ptx:48) @%p1 bra BB0_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x350 (a.1.sm_52.ptx:153) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0c0 (a.1.sm_52.ptx:52) @%p2 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x238 (a.1.sm_52.ptx:113) setp.lt.u32%p5, %r29, 4;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0d0 (a.1.sm_52.ptx:55) @%p3 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d8 (a.1.sm_52.ptx:99) add.s32 %r49, %r70, %r8;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x0d8 (a.1.sm_52.ptx:56) bra.uni BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x100 (a.1.sm_52.ptx:67) setp.eq.s32%p4, %r39, 2;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x0e8 (a.1.sm_52.ptx:60) bra.uni BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d8 (a.1.sm_52.ptx:99) add.s32 %r49, %r70, %r8;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x0f8 (a.1.sm_52.ptx:64) bra.uni BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x238 (a.1.sm_52.ptx:113) setp.lt.u32%p5, %r29, 4;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x110 (a.1.sm_52.ptx:69) @%p4 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x168 (a.1.sm_52.ptx:83) add.s32 %r43, %r68, %r8;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x240 (a.1.sm_52.ptx:114) @%p5 bra BB0_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x350 (a.1.sm_52.ptx:153) ret;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x348 (a.1.sm_52.ptx:150) @%p6 bra BB0_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x350 (a.1.sm_52.ptx:153) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z9matrixMulPKiS0_Pii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z9matrixMulPKiS0_Pii'.
GPGPU-Sim PTX: pushing kernel '_Z9matrixMulPKiS0_Pii' to stream 0, gridDim= (28,32,1) blockDim = (8,8,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z9matrixMulPKiS0_Pii'
GPGPU-Sim uArch: CTA/core = 32, limited by: threads cta_limit
!@#$NEW_CTA_ISSUED
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z9matrixMulPKiS0_Pii'
!@#$NEW_CTA_ISSUED
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z9matrixMulPKiS0_Pii'
!@#$NEW_CTA_ISSUED
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z9matrixMulPKiS0_Pii'
!@#$NEW_CTA_ISSUED
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z9matrixMulPKiS0_Pii'
!@#$NEW_CTA_ISSUED
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z9matrixMulPKiS0_Pii'
!@#$NEW_CTA_ISSUED
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z9matrixMulPKiS0_Pii'
!@#$NEW_CTA_ISSUED
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z9matrixMulPKiS0_Pii'
!@#$NEW_CTA_ISSUED
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z9matrixMulPKiS0_Pii'
!@#$NEW_CTA_ISSUED
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z9matrixMulPKiS0_Pii'
!@#$NEW_CTA_ISSUED
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z9matrixMulPKiS0_Pii'
!@#$NEW_CTA_ISSUED
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z9matrixMulPKiS0_Pii'
!@#$NEW_CTA_ISSUED
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z9matrixMulPKiS0_Pii'
!@#$NEW_CTA_ISSUED
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z9matrixMulPKiS0_Pii'
!@#$NEW_CTA_ISSUED
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z9matrixMulPKiS0_Pii'
!@#$NEW_CTA_ISSUED
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z9matrixMulPKiS0_Pii'
!@#$NEW_CTA_ISSUED
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z9matrixMulPKiS0_Pii'
!@#$NEW_CTA_ISSUED
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z9matrixMulPKiS0_Pii'
!@#$NEW_CTA_ISSUED
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z9matrixMulPKiS0_Pii'
!@#$NEW_CTA_ISSUED
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z9matrixMulPKiS0_Pii'
!@#$NEW_CTA_ISSUED
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z9matrixMulPKiS0_Pii'
!@#$NEW_CTA_ISSUED
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z9matrixMulPKiS0_Pii'
!@#$NEW_CTA_ISSUED
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z9matrixMulPKiS0_Pii'
!@#$NEW_CTA_ISSUED
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z9matrixMulPKiS0_Pii'
!@#$NEW_CTA_ISSUED
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z9matrixMulPKiS0_Pii'
!@#$NEW_CTA_ISSUED
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z9matrixMulPKiS0_Pii'
!@#$NEW_CTA_ISSUED
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z9matrixMulPKiS0_Pii'
!@#$NEW_CTA_ISSUED
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z9matrixMulPKiS0_Pii'
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$NEW_CTA_ISSUED
!@#$Max CTAs issued for Shader 0
!@#$Max CTAs issued for Shader 1
!@#$Max CTAs issued for Shader 2
!@#$Max CTAs issued for Shader 3
!@#$Max CTAs issued for Shader 4
!@#$Max CTAs issued for Shader 5
!@#$Max CTAs issued for Shader 6
!@#$Max CTAs issued for Shader 7
!@#$Max CTAs issued for Shader 8
!@#$Max CTAs issued for Shader 9
!@#$Max CTAs issued for Shader 10
!@#$Max CTAs issued for Shader 11
!@#$Max CTAs issued for Shader 12
!@#$Max CTAs issued for Shader 13
!@#$Max CTAs issued for Shader 14
!@#$Max CTAs issued for Shader 15
!@#$Max CTAs issued for Shader 16
!@#$Max CTAs issued for Shader 17
!@#$Max CTAs issued for Shader 18
!@#$Max CTAs issued for Shader 19
!@#$Max CTAs issued for Shader 20
!@#$Max CTAs issued for Shader 21
!@#$Max CTAs issued for Shader 22
!@#$Max CTAs issued for Shader 23
!@#$Max CTAs issued for Shader 24
!@#$Max CTAs issued for Shader 25
!@#$Max CTAs issued for Shader 26
!@#$Max CTAs issued for Shader 27
!@#$Last CTA cycles for Shader 15 : 144699
!@#$Last CTA cycles for Shader 11 : 144767
!@#$Last CTA cycles for Shader 26 : 144845
!@#$Last CTA cycles for Shader 12 : 144883
!@#$Last CTA cycles for Shader 13 : 144912
!@#$Last CTA cycles for Shader 14 : 144970
!@#$Last CTA cycles for Shader 0 : 145170
!@#$Last CTA cycles for Shader 8 : 145448
!@#$Last CTA cycles for Shader 10 : 145500
!@#$Last CTA cycles for Shader 24 : 145517
!@#$Last CTA cycles for Shader 9 : 145584
!@#$Last CTA cycles for Shader 17 : 145596
!@#$Last CTA cycles for Shader 27 : 145648
!@#$Last CTA cycles for Shader 16 : 145734
!@#$Last CTA cycles for Shader 25 : 145903
!@#$Last CTA cycles for Shader 1 : 146142
!@#$Last CTA cycles for Shader 19 : 146228
!@#$Last CTA cycles for Shader 3 : 146249
!@#$Last CTA cycles for Shader 18 : 146523
!@#$Last CTA cycles for Shader 2 : 146525
!@#$Last CTA cycles for Shader 21 : 146926
!@#$Last CTA cycles for Shader 4 : 147005
!@#$Last CTA cycles for Shader 7 : 147091
!@#$Last CTA cycles for Shader 6 : 147208
!@#$Last CTA cycles for Shader 20 : 147407
!@#$Last CTA cycles for Shader 23 : 147865
!@#$Last CTA cycles for Shader 5 : 147983
!@#$Last CTA cycles for Shader 22 : 148107
Destroy streams for kernel 1: size 0
kernel_name = _Z9matrixMulPKiS0_Pii 
kernel_launch_uid = 1 
gpu_sim_cycle = 153139
gpu_sim_insn = 51437568
gpu_ipc =     335.8881
gpu_tot_sim_cycle = 153139
gpu_tot_sim_insn = 51437568
gpu_tot_ipc =     335.8881
gpu_tot_issued_cta = 896
gpu_occupancy = 97.4824% 
gpu_tot_occupancy = 97.4824% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =      13.5273
partiton_level_parallism_total  =      13.5273
partiton_level_parallism_util =      14.1018
partiton_level_parallism_util_total  =      14.1018
L2_BW  =     613.3804 GB/Sec
L2_BW_total  =     613.3804 GB/Sec
gpu_total_sim_rate=189108

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0

Total_core_cache_fail_stats:
ctas_completed 896, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
932, 930, 931, 931, 931, 931, 931, 932, 932, 932, 931, 932, 932, 932, 932, 931, 931, 932, 932, 932, 932, 932, 932, 932, 932, 932, 932, 931, 930, 932, 932, 932, 931, 929, 932, 932, 930, 930, 932, 932, 930, 931, 932, 930, 932, 932, 930, 931, 931, 932, 931, 932, 932, 932, 932, 931, 930, 932, 931, 930, 932, 932, 932, 932, 
gpgpu_n_tot_thrd_icount = 51609600
gpgpu_n_tot_w_icount = 1612800
gpgpu_n_stall_shd_mem = 3300180
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1146880
gpgpu_n_mem_write_global = 924672
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 14680064
gpgpu_n_store_insn = 7397376
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 229376
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1381632
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:13313407	W0_Idle:35544	W0_Scoreboard:1459420	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1612800
single_issue_nums: WS0:357879	WS1:364445	WS2:380620	WS3:397938	
dual_issue_nums: WS0:13971	WS1:13908	WS2:14063	WS3:14017	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9175040 {8:1146880,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 36986880 {40:924672,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 45875200 {40:1146880,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 7397376 {8:924672,}
maxmflatency = 1405 
max_icnt2mem_latency = 1276 
maxmrqlatency = 0 
max_icnt2sh_latency = 9 
averagemflatency = 747 
avg_icnt2mem_latency = 618 
avg_icnt2sh_latency = 7 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	18426 	22280 	2012976 	17870 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	3960 	5039 	1742 	2649 	5117 	11151 	25128 	2012622 	4144 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	2071437 	115 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4 	7 	284 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1395       916      1405       921      1331      1326      1188      1320      1204      1267      1111      1345         0         0         0         0
dram[1]:       1387       911      1334      1389      1339      1326      1252      1320      1175      1378      1180      1277         0         0         0         0
dram[2]:       1394       946      1370      1046      1334      1295      1190      1338      1165      1295      1141      1382         0         0         0         0
dram[3]:       1404       952      1341       917      1320      1299      1252      1327      1207      1282      1205      1102         0         0         0         0
dram[4]:       1395       922      1339      1074      1338      1306      1185      1307      1157      1391      1221      1262         0         0         0         0
dram[5]:       1403       953      1342       913      1319      1326      1249      1338      1176      1392      1250      1346         0         0         0         0
dram[6]:       1403       951      1339      1026      1332      1288      1253      1339      1205      1286      1117      1382         0         0         0         0
dram[7]:       1391       907      1338      1142      1335      1283      1177      1338      1167      1295      1011      1129         0         0         0         0
dram[8]:       1403       908      1404      1370      1331      1298      1251      1339      1202      1286      1243      1279         0         0         0         0
dram[9]:       1403       908      1405      1276      1319      1289      1253      1345      1178      1354      1204      1383         0         0         0         0
dram[10]:       1339       923      1405      1015      1317      1295      1175      1334      1205      1276      1135      1136         0         0         0         0
dram[11]:       1338       922      1371      1230      1290      1289      1185      1316      1252      1273      1013      1277         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=270180 n_nop=270180 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 270180i bk1: 0a 270180i bk2: 0a 270180i bk3: 0a 270180i bk4: 0a 270180i bk5: 0a 270180i bk6: 0a 270180i bk7: 0a 270180i bk8: 0a 270180i bk9: 0a 270180i bk10: 0a 270180i bk11: 0a 270180i bk12: 0a 270180i bk13: 0a 270180i bk14: 0a 270180i bk15: 0a 270180i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 270180 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 270180 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 270180 
n_nop = 270180 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=270180 n_nop=270180 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 270180i bk1: 0a 270180i bk2: 0a 270180i bk3: 0a 270180i bk4: 0a 270180i bk5: 0a 270180i bk6: 0a 270180i bk7: 0a 270180i bk8: 0a 270180i bk9: 0a 270180i bk10: 0a 270180i bk11: 0a 270180i bk12: 0a 270180i bk13: 0a 270180i bk14: 0a 270180i bk15: 0a 270180i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 270180 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 270180 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 270180 
n_nop = 270180 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=270180 n_nop=270180 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 270180i bk1: 0a 270180i bk2: 0a 270180i bk3: 0a 270180i bk4: 0a 270180i bk5: 0a 270180i bk6: 0a 270180i bk7: 0a 270180i bk8: 0a 270180i bk9: 0a 270180i bk10: 0a 270180i bk11: 0a 270180i bk12: 0a 270180i bk13: 0a 270180i bk14: 0a 270180i bk15: 0a 270180i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 270180 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 270180 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 270180 
n_nop = 270180 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=270180 n_nop=270180 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 270180i bk1: 0a 270180i bk2: 0a 270180i bk3: 0a 270180i bk4: 0a 270180i bk5: 0a 270180i bk6: 0a 270180i bk7: 0a 270180i bk8: 0a 270180i bk9: 0a 270180i bk10: 0a 270180i bk11: 0a 270180i bk12: 0a 270180i bk13: 0a 270180i bk14: 0a 270180i bk15: 0a 270180i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 270180 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 270180 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 270180 
n_nop = 270180 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=270180 n_nop=270180 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 270180i bk1: 0a 270180i bk2: 0a 270180i bk3: 0a 270180i bk4: 0a 270180i bk5: 0a 270180i bk6: 0a 270180i bk7: 0a 270180i bk8: 0a 270180i bk9: 0a 270180i bk10: 0a 270180i bk11: 0a 270180i bk12: 0a 270180i bk13: 0a 270180i bk14: 0a 270180i bk15: 0a 270180i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 270180 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 270180 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 270180 
n_nop = 270180 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=270180 n_nop=270180 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 270180i bk1: 0a 270180i bk2: 0a 270180i bk3: 0a 270180i bk4: 0a 270180i bk5: 0a 270180i bk6: 0a 270180i bk7: 0a 270180i bk8: 0a 270180i bk9: 0a 270180i bk10: 0a 270180i bk11: 0a 270180i bk12: 0a 270180i bk13: 0a 270180i bk14: 0a 270180i bk15: 0a 270180i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 270180 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 270180 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 270180 
n_nop = 270180 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=270180 n_nop=270180 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 270180i bk1: 0a 270180i bk2: 0a 270180i bk3: 0a 270180i bk4: 0a 270180i bk5: 0a 270180i bk6: 0a 270180i bk7: 0a 270180i bk8: 0a 270180i bk9: 0a 270180i bk10: 0a 270180i bk11: 0a 270180i bk12: 0a 270180i bk13: 0a 270180i bk14: 0a 270180i bk15: 0a 270180i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 270180 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 270180 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 270180 
n_nop = 270180 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=270180 n_nop=270180 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 270180i bk1: 0a 270180i bk2: 0a 270180i bk3: 0a 270180i bk4: 0a 270180i bk5: 0a 270180i bk6: 0a 270180i bk7: 0a 270180i bk8: 0a 270180i bk9: 0a 270180i bk10: 0a 270180i bk11: 0a 270180i bk12: 0a 270180i bk13: 0a 270180i bk14: 0a 270180i bk15: 0a 270180i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 270180 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 270180 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 270180 
n_nop = 270180 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=270180 n_nop=270180 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 270180i bk1: 0a 270180i bk2: 0a 270180i bk3: 0a 270180i bk4: 0a 270180i bk5: 0a 270180i bk6: 0a 270180i bk7: 0a 270180i bk8: 0a 270180i bk9: 0a 270180i bk10: 0a 270180i bk11: 0a 270180i bk12: 0a 270180i bk13: 0a 270180i bk14: 0a 270180i bk15: 0a 270180i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 270180 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 270180 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 270180 
n_nop = 270180 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=270180 n_nop=270180 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 270180i bk1: 0a 270180i bk2: 0a 270180i bk3: 0a 270180i bk4: 0a 270180i bk5: 0a 270180i bk6: 0a 270180i bk7: 0a 270180i bk8: 0a 270180i bk9: 0a 270180i bk10: 0a 270180i bk11: 0a 270180i bk12: 0a 270180i bk13: 0a 270180i bk14: 0a 270180i bk15: 0a 270180i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 270180 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 270180 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 270180 
n_nop = 270180 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=270180 n_nop=270180 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 270180i bk1: 0a 270180i bk2: 0a 270180i bk3: 0a 270180i bk4: 0a 270180i bk5: 0a 270180i bk6: 0a 270180i bk7: 0a 270180i bk8: 0a 270180i bk9: 0a 270180i bk10: 0a 270180i bk11: 0a 270180i bk12: 0a 270180i bk13: 0a 270180i bk14: 0a 270180i bk15: 0a 270180i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 270180 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 270180 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 270180 
n_nop = 270180 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=270180 n_nop=270180 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 270180i bk1: 0a 270180i bk2: 0a 270180i bk3: 0a 270180i bk4: 0a 270180i bk5: 0a 270180i bk6: 0a 270180i bk7: 0a 270180i bk8: 0a 270180i bk9: 0a 270180i bk10: 0a 270180i bk11: 0a 270180i bk12: 0a 270180i bk13: 0a 270180i bk14: 0a 270180i bk15: 0a 270180i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 270180 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 270180 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 270180 
n_nop = 270180 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 82576, Miss = 164, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 81380, Miss = 128, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 86572, Miss = 168, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 75024, Miss = 152, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 74404, Miss = 164, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 84016, Miss = 176, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 91424, Miss = 172, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 76544, Miss = 164, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 77976, Miss = 168, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 86080, Miss = 192, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 85780, Miss = 152, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 88496, Miss = 168, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 106840, Miss = 196, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 88160, Miss = 200, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 78256, Miss = 180, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 81672, Miss = 152, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 111328, Miss = 200, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 72224, Miss = 160, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 90956, Miss = 192, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 99916, Miss = 180, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 75896, Miss = 144, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 115956, Miss = 208, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 77856, Miss = 156, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 82220, Miss = 172, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 2071552
L2_total_cache_misses = 4108
L2_total_cache_miss_rate = 0.0020
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1146880
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 920564
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1027
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 3081
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1146880
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 924672
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.563
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=2071552
icnt_total_pkts_simt_to_mem=2071552
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 310.909
	minimum = 5
	maximum = 1274
Network latency average = 65.3382
	minimum = 5
	maximum = 417
Slowest packet = 2631
Flit latency average = 65.3382
	minimum = 5
	maximum = 417
Slowest flit = 163941
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.520279
	minimum = 0.471624 (at node 45)
	maximum = 0.757194 (at node 49)
Accepted packet rate average = 0.520279
	minimum = 0.471624 (at node 45)
	maximum = 0.757194 (at node 49)
Injected flit rate average = 0.520279
	minimum = 0.471624 (at node 45)
	maximum = 0.757194 (at node 49)
Accepted flit rate average= 0.520279
	minimum = 0.471624 (at node 45)
	maximum = 0.757194 (at node 49)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 310.909 (1 samples)
	minimum = 5 (1 samples)
	maximum = 1274 (1 samples)
Network latency average = 65.3382 (1 samples)
	minimum = 5 (1 samples)
	maximum = 417 (1 samples)
Flit latency average = 65.3382 (1 samples)
	minimum = 5 (1 samples)
	maximum = 417 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.520279 (1 samples)
	minimum = 0.471624 (1 samples)
	maximum = 0.757194 (1 samples)
Accepted packet rate average = 0.520279 (1 samples)
	minimum = 0.471624 (1 samples)
	maximum = 0.757194 (1 samples)
Injected flit rate average = 0.520279 (1 samples)
	minimum = 0.471624 (1 samples)
	maximum = 0.757194 (1 samples)
Accepted flit rate average = 0.520279 (1 samples)
	minimum = 0.471624 (1 samples)
	maximum = 0.757194 (1 samples)
Injected packet size average = 1 (1 samples)
Accepted packet size average = 1 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


--gpgpu_simulation_time = 0 days, 0 hrs, 4 min, 32 sec (272 sec)
gpgpu_simulation_rate = 189108 (inst/sec)
gpgpu_simulation_rate = 563 (cycle/sec)
gpgpu_silicon_slowdown = 2516873x
IDLE stalls: 35544
SCOREBOARD stalls: 1459420
PIPELINE stalls: 13313407
COMPLETED SUCCESSFULLY
GPGPU-Sim: *** exit detected ***
