#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5db69beaafd0 .scope module, "top_accelerator_tb" "top_accelerator_tb" 2 4;
 .timescale -9 -12;
P_0x5db69bea40c0 .param/l "BIT_PERIOD" 1 2 14, +C4<00000000000000000000000001101110>;
P_0x5db69bea4100 .param/l "CLKS_PER_BIT" 1 2 13, +C4<00000000000000000000000000001011>;
v0x5db69bed66a0_0 .var "clk", 0 0;
v0x5db69bed6760_0 .var "received_data", 7 0;
v0x5db69bed6840_0 .var "reset_n", 0 0;
v0x5db69bed6a20_0 .var "rx_in", 0 0;
v0x5db69bed6b10_0 .net "tx_out", 0 0, v0x5db69bed4ea0_0;  1 drivers
v0x5db69bed6c50_0 .var/i "w", 31 0;
S_0x5db69be78aa0 .scope task, "send_byte_to_fpga" "send_byte_to_fpga" 2 28, 2 28 0, S_0x5db69beaafd0;
 .timescale -9 -12;
v0x5db69be98610_0 .var "data_to_send", 7 0;
v0x5db69be986b0_0 .var/i "i", 31 0;
TD_top_accelerator_tb.send_byte_to_fpga ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5db69bed6a20_0, 0, 1;
    %delay 110000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5db69be986b0_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x5db69be986b0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x5db69be98610_0;
    %load/vec4 v0x5db69be986b0_0;
    %part/s 1;
    %store/vec4 v0x5db69bed6a20_0, 0, 1;
    %delay 110000, 0;
    %load/vec4 v0x5db69be986b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5db69be986b0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5db69bed6a20_0, 0, 1;
    %delay 110000, 0;
    %end;
S_0x5db69bec6980 .scope module, "u_dut" "top_accelerator" 2 17, 3 3 0, S_0x5db69beaafd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 1 "rx_in";
    .port_info 3 /OUTPUT 1 "tx_out";
v0x5db69bed5140_0 .net "clk", 0 0, v0x5db69bed66a0_0;  1 drivers
v0x5db69bed5200_0 .net "layer_read_addr", 7 0, v0x5db69bed29b0_0;  1 drivers
v0x5db69bed52c0_0 .net/s "n0_out", 7 0, v0x5db69becd2d0_0;  1 drivers
v0x5db69bed5360_0 .net/s "n1_out", 7 0, v0x5db69becd9b0_0;  1 drivers
v0x5db69bed5420_0 .net/s "n2_out", 7 0, v0x5db69bece110_0;  1 drivers
v0x5db69bed5580_0 .net/s "n3_out", 7 0, v0x5db69bece840_0;  1 drivers
v0x5db69bed5690_0 .net "reset_n", 0 0, v0x5db69bed6840_0;  1 drivers
o0x73abf0837a58 .functor BUFZ 1, C4<z>; HiZ drive
v0x5db69bed5730_0 .net "rst_n", 0 0, o0x73abf0837a58;  0 drivers
v0x5db69bed57d0_0 .net "rx_data", 7 0, v0x5db69bed3cc0_0;  1 drivers
v0x5db69bed5900_0 .net "rx_done", 0 0, v0x5db69bed3d80_0;  1 drivers
v0x5db69bed59a0_0 .net "rx_in", 0 0, v0x5db69bed6a20_0;  1 drivers
v0x5db69bed5a40_0 .net "start_compute", 0 0, v0x5db69becc490_0;  1 drivers
v0x5db69bed5ae0_0 .net "tx_active", 0 0, v0x5db69bed4c10_0;  1 drivers
v0x5db69bed5b80_0 .var "tx_delay_cnt", 1 0;
v0x5db69bed5c20_0 .net "tx_done_sig", 0 0, v0x5db69bed4de0_0;  1 drivers
v0x5db69bed5cc0_0 .net "tx_out", 0 0, v0x5db69bed4ea0_0;  alias, 1 drivers
v0x5db69bed5d60_0 .var "tx_start_reg", 0 0;
v0x5db69bed5f40_0 .net/s "w0", 7 0, v0x5db69be92250_0;  1 drivers
v0x5db69bed5fe0_0 .net/s "w1", 7 0, v0x5db69bec8cf0_0;  1 drivers
v0x5db69bed6080_0 .net/s "w2", 7 0, v0x5db69beca2b0_0;  1 drivers
v0x5db69bed6120_0 .net/s "w3", 7 0, v0x5db69becb910_0;  1 drivers
v0x5db69bed61e0_0 .net "write_addr", 7 0, v0x5db69becc630_0;  1 drivers
v0x5db69bed62a0_0 .net "write_enable_mem", 0 0, v0x5db69becc780_0;  1 drivers
S_0x5db69bec6b80 .scope module, "bank0" "weight_memory" 3 47, 4 3 0, S_0x5db69bec6980;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "write_en";
    .port_info 2 /INPUT 8 "write_addr";
    .port_info 3 /INPUT 8 "write_data";
    .port_info 4 /INPUT 8 "read_addr";
    .port_info 5 /OUTPUT 8 "read_data";
v0x5db69be9a580_0 .net "clk", 0 0, v0x5db69bed66a0_0;  alias, 1 drivers
v0x5db69be96f70 .array/s "mem_array", 63 0, 7 0;
v0x5db69be948e0_0 .net "read_addr", 7 0, v0x5db69bed29b0_0;  alias, 1 drivers
v0x5db69be92250_0 .var/s "read_data", 7 0;
v0x5db69bec7870_0 .net "write_addr", 7 0, v0x5db69becc630_0;  alias, 1 drivers
v0x5db69bec79a0_0 .net/s "write_data", 7 0, v0x5db69bed3cc0_0;  alias, 1 drivers
v0x5db69bec7a80_0 .net "write_en", 0 0, v0x5db69becc780_0;  alias, 1 drivers
v0x5db69be96f70_0 .array/port v0x5db69be96f70, 0;
v0x5db69be96f70_1 .array/port v0x5db69be96f70, 1;
v0x5db69be96f70_2 .array/port v0x5db69be96f70, 2;
E_0x5db69be50b50/0 .event edge, v0x5db69be948e0_0, v0x5db69be96f70_0, v0x5db69be96f70_1, v0x5db69be96f70_2;
v0x5db69be96f70_3 .array/port v0x5db69be96f70, 3;
v0x5db69be96f70_4 .array/port v0x5db69be96f70, 4;
v0x5db69be96f70_5 .array/port v0x5db69be96f70, 5;
v0x5db69be96f70_6 .array/port v0x5db69be96f70, 6;
E_0x5db69be50b50/1 .event edge, v0x5db69be96f70_3, v0x5db69be96f70_4, v0x5db69be96f70_5, v0x5db69be96f70_6;
v0x5db69be96f70_7 .array/port v0x5db69be96f70, 7;
v0x5db69be96f70_8 .array/port v0x5db69be96f70, 8;
v0x5db69be96f70_9 .array/port v0x5db69be96f70, 9;
v0x5db69be96f70_10 .array/port v0x5db69be96f70, 10;
E_0x5db69be50b50/2 .event edge, v0x5db69be96f70_7, v0x5db69be96f70_8, v0x5db69be96f70_9, v0x5db69be96f70_10;
v0x5db69be96f70_11 .array/port v0x5db69be96f70, 11;
v0x5db69be96f70_12 .array/port v0x5db69be96f70, 12;
v0x5db69be96f70_13 .array/port v0x5db69be96f70, 13;
v0x5db69be96f70_14 .array/port v0x5db69be96f70, 14;
E_0x5db69be50b50/3 .event edge, v0x5db69be96f70_11, v0x5db69be96f70_12, v0x5db69be96f70_13, v0x5db69be96f70_14;
v0x5db69be96f70_15 .array/port v0x5db69be96f70, 15;
v0x5db69be96f70_16 .array/port v0x5db69be96f70, 16;
v0x5db69be96f70_17 .array/port v0x5db69be96f70, 17;
v0x5db69be96f70_18 .array/port v0x5db69be96f70, 18;
E_0x5db69be50b50/4 .event edge, v0x5db69be96f70_15, v0x5db69be96f70_16, v0x5db69be96f70_17, v0x5db69be96f70_18;
v0x5db69be96f70_19 .array/port v0x5db69be96f70, 19;
v0x5db69be96f70_20 .array/port v0x5db69be96f70, 20;
v0x5db69be96f70_21 .array/port v0x5db69be96f70, 21;
v0x5db69be96f70_22 .array/port v0x5db69be96f70, 22;
E_0x5db69be50b50/5 .event edge, v0x5db69be96f70_19, v0x5db69be96f70_20, v0x5db69be96f70_21, v0x5db69be96f70_22;
v0x5db69be96f70_23 .array/port v0x5db69be96f70, 23;
v0x5db69be96f70_24 .array/port v0x5db69be96f70, 24;
v0x5db69be96f70_25 .array/port v0x5db69be96f70, 25;
v0x5db69be96f70_26 .array/port v0x5db69be96f70, 26;
E_0x5db69be50b50/6 .event edge, v0x5db69be96f70_23, v0x5db69be96f70_24, v0x5db69be96f70_25, v0x5db69be96f70_26;
v0x5db69be96f70_27 .array/port v0x5db69be96f70, 27;
v0x5db69be96f70_28 .array/port v0x5db69be96f70, 28;
v0x5db69be96f70_29 .array/port v0x5db69be96f70, 29;
v0x5db69be96f70_30 .array/port v0x5db69be96f70, 30;
E_0x5db69be50b50/7 .event edge, v0x5db69be96f70_27, v0x5db69be96f70_28, v0x5db69be96f70_29, v0x5db69be96f70_30;
v0x5db69be96f70_31 .array/port v0x5db69be96f70, 31;
v0x5db69be96f70_32 .array/port v0x5db69be96f70, 32;
v0x5db69be96f70_33 .array/port v0x5db69be96f70, 33;
v0x5db69be96f70_34 .array/port v0x5db69be96f70, 34;
E_0x5db69be50b50/8 .event edge, v0x5db69be96f70_31, v0x5db69be96f70_32, v0x5db69be96f70_33, v0x5db69be96f70_34;
v0x5db69be96f70_35 .array/port v0x5db69be96f70, 35;
v0x5db69be96f70_36 .array/port v0x5db69be96f70, 36;
v0x5db69be96f70_37 .array/port v0x5db69be96f70, 37;
v0x5db69be96f70_38 .array/port v0x5db69be96f70, 38;
E_0x5db69be50b50/9 .event edge, v0x5db69be96f70_35, v0x5db69be96f70_36, v0x5db69be96f70_37, v0x5db69be96f70_38;
v0x5db69be96f70_39 .array/port v0x5db69be96f70, 39;
v0x5db69be96f70_40 .array/port v0x5db69be96f70, 40;
v0x5db69be96f70_41 .array/port v0x5db69be96f70, 41;
v0x5db69be96f70_42 .array/port v0x5db69be96f70, 42;
E_0x5db69be50b50/10 .event edge, v0x5db69be96f70_39, v0x5db69be96f70_40, v0x5db69be96f70_41, v0x5db69be96f70_42;
v0x5db69be96f70_43 .array/port v0x5db69be96f70, 43;
v0x5db69be96f70_44 .array/port v0x5db69be96f70, 44;
v0x5db69be96f70_45 .array/port v0x5db69be96f70, 45;
v0x5db69be96f70_46 .array/port v0x5db69be96f70, 46;
E_0x5db69be50b50/11 .event edge, v0x5db69be96f70_43, v0x5db69be96f70_44, v0x5db69be96f70_45, v0x5db69be96f70_46;
v0x5db69be96f70_47 .array/port v0x5db69be96f70, 47;
v0x5db69be96f70_48 .array/port v0x5db69be96f70, 48;
v0x5db69be96f70_49 .array/port v0x5db69be96f70, 49;
v0x5db69be96f70_50 .array/port v0x5db69be96f70, 50;
E_0x5db69be50b50/12 .event edge, v0x5db69be96f70_47, v0x5db69be96f70_48, v0x5db69be96f70_49, v0x5db69be96f70_50;
v0x5db69be96f70_51 .array/port v0x5db69be96f70, 51;
v0x5db69be96f70_52 .array/port v0x5db69be96f70, 52;
v0x5db69be96f70_53 .array/port v0x5db69be96f70, 53;
v0x5db69be96f70_54 .array/port v0x5db69be96f70, 54;
E_0x5db69be50b50/13 .event edge, v0x5db69be96f70_51, v0x5db69be96f70_52, v0x5db69be96f70_53, v0x5db69be96f70_54;
v0x5db69be96f70_55 .array/port v0x5db69be96f70, 55;
v0x5db69be96f70_56 .array/port v0x5db69be96f70, 56;
v0x5db69be96f70_57 .array/port v0x5db69be96f70, 57;
v0x5db69be96f70_58 .array/port v0x5db69be96f70, 58;
E_0x5db69be50b50/14 .event edge, v0x5db69be96f70_55, v0x5db69be96f70_56, v0x5db69be96f70_57, v0x5db69be96f70_58;
v0x5db69be96f70_59 .array/port v0x5db69be96f70, 59;
v0x5db69be96f70_60 .array/port v0x5db69be96f70, 60;
v0x5db69be96f70_61 .array/port v0x5db69be96f70, 61;
v0x5db69be96f70_62 .array/port v0x5db69be96f70, 62;
E_0x5db69be50b50/15 .event edge, v0x5db69be96f70_59, v0x5db69be96f70_60, v0x5db69be96f70_61, v0x5db69be96f70_62;
v0x5db69be96f70_63 .array/port v0x5db69be96f70, 63;
E_0x5db69be50b50/16 .event edge, v0x5db69be96f70_63;
E_0x5db69be50b50 .event/or E_0x5db69be50b50/0, E_0x5db69be50b50/1, E_0x5db69be50b50/2, E_0x5db69be50b50/3, E_0x5db69be50b50/4, E_0x5db69be50b50/5, E_0x5db69be50b50/6, E_0x5db69be50b50/7, E_0x5db69be50b50/8, E_0x5db69be50b50/9, E_0x5db69be50b50/10, E_0x5db69be50b50/11, E_0x5db69be50b50/12, E_0x5db69be50b50/13, E_0x5db69be50b50/14, E_0x5db69be50b50/15, E_0x5db69be50b50/16;
E_0x5db69be51090 .event posedge, v0x5db69be9a580_0;
S_0x5db69bec7c00 .scope module, "bank1" "weight_memory" 3 48, 4 3 0, S_0x5db69bec6980;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "write_en";
    .port_info 2 /INPUT 8 "write_addr";
    .port_info 3 /INPUT 8 "write_data";
    .port_info 4 /INPUT 8 "read_addr";
    .port_info 5 /OUTPUT 8 "read_data";
v0x5db69bec80b0_0 .net "clk", 0 0, v0x5db69bed66a0_0;  alias, 1 drivers
v0x5db69bec8170 .array/s "mem_array", 63 0, 7 0;
v0x5db69bec8c20_0 .net "read_addr", 7 0, v0x5db69bed29b0_0;  alias, 1 drivers
v0x5db69bec8cf0_0 .var/s "read_data", 7 0;
v0x5db69bec8db0_0 .net "write_addr", 7 0, v0x5db69becc630_0;  alias, 1 drivers
v0x5db69bec8ec0_0 .net/s "write_data", 7 0, v0x5db69bed3cc0_0;  alias, 1 drivers
v0x5db69bec8f90_0 .net "write_en", 0 0, v0x5db69becc780_0;  alias, 1 drivers
v0x5db69bec8170_0 .array/port v0x5db69bec8170, 0;
v0x5db69bec8170_1 .array/port v0x5db69bec8170, 1;
v0x5db69bec8170_2 .array/port v0x5db69bec8170, 2;
E_0x5db69be24b70/0 .event edge, v0x5db69be948e0_0, v0x5db69bec8170_0, v0x5db69bec8170_1, v0x5db69bec8170_2;
v0x5db69bec8170_3 .array/port v0x5db69bec8170, 3;
v0x5db69bec8170_4 .array/port v0x5db69bec8170, 4;
v0x5db69bec8170_5 .array/port v0x5db69bec8170, 5;
v0x5db69bec8170_6 .array/port v0x5db69bec8170, 6;
E_0x5db69be24b70/1 .event edge, v0x5db69bec8170_3, v0x5db69bec8170_4, v0x5db69bec8170_5, v0x5db69bec8170_6;
v0x5db69bec8170_7 .array/port v0x5db69bec8170, 7;
v0x5db69bec8170_8 .array/port v0x5db69bec8170, 8;
v0x5db69bec8170_9 .array/port v0x5db69bec8170, 9;
v0x5db69bec8170_10 .array/port v0x5db69bec8170, 10;
E_0x5db69be24b70/2 .event edge, v0x5db69bec8170_7, v0x5db69bec8170_8, v0x5db69bec8170_9, v0x5db69bec8170_10;
v0x5db69bec8170_11 .array/port v0x5db69bec8170, 11;
v0x5db69bec8170_12 .array/port v0x5db69bec8170, 12;
v0x5db69bec8170_13 .array/port v0x5db69bec8170, 13;
v0x5db69bec8170_14 .array/port v0x5db69bec8170, 14;
E_0x5db69be24b70/3 .event edge, v0x5db69bec8170_11, v0x5db69bec8170_12, v0x5db69bec8170_13, v0x5db69bec8170_14;
v0x5db69bec8170_15 .array/port v0x5db69bec8170, 15;
v0x5db69bec8170_16 .array/port v0x5db69bec8170, 16;
v0x5db69bec8170_17 .array/port v0x5db69bec8170, 17;
v0x5db69bec8170_18 .array/port v0x5db69bec8170, 18;
E_0x5db69be24b70/4 .event edge, v0x5db69bec8170_15, v0x5db69bec8170_16, v0x5db69bec8170_17, v0x5db69bec8170_18;
v0x5db69bec8170_19 .array/port v0x5db69bec8170, 19;
v0x5db69bec8170_20 .array/port v0x5db69bec8170, 20;
v0x5db69bec8170_21 .array/port v0x5db69bec8170, 21;
v0x5db69bec8170_22 .array/port v0x5db69bec8170, 22;
E_0x5db69be24b70/5 .event edge, v0x5db69bec8170_19, v0x5db69bec8170_20, v0x5db69bec8170_21, v0x5db69bec8170_22;
v0x5db69bec8170_23 .array/port v0x5db69bec8170, 23;
v0x5db69bec8170_24 .array/port v0x5db69bec8170, 24;
v0x5db69bec8170_25 .array/port v0x5db69bec8170, 25;
v0x5db69bec8170_26 .array/port v0x5db69bec8170, 26;
E_0x5db69be24b70/6 .event edge, v0x5db69bec8170_23, v0x5db69bec8170_24, v0x5db69bec8170_25, v0x5db69bec8170_26;
v0x5db69bec8170_27 .array/port v0x5db69bec8170, 27;
v0x5db69bec8170_28 .array/port v0x5db69bec8170, 28;
v0x5db69bec8170_29 .array/port v0x5db69bec8170, 29;
v0x5db69bec8170_30 .array/port v0x5db69bec8170, 30;
E_0x5db69be24b70/7 .event edge, v0x5db69bec8170_27, v0x5db69bec8170_28, v0x5db69bec8170_29, v0x5db69bec8170_30;
v0x5db69bec8170_31 .array/port v0x5db69bec8170, 31;
v0x5db69bec8170_32 .array/port v0x5db69bec8170, 32;
v0x5db69bec8170_33 .array/port v0x5db69bec8170, 33;
v0x5db69bec8170_34 .array/port v0x5db69bec8170, 34;
E_0x5db69be24b70/8 .event edge, v0x5db69bec8170_31, v0x5db69bec8170_32, v0x5db69bec8170_33, v0x5db69bec8170_34;
v0x5db69bec8170_35 .array/port v0x5db69bec8170, 35;
v0x5db69bec8170_36 .array/port v0x5db69bec8170, 36;
v0x5db69bec8170_37 .array/port v0x5db69bec8170, 37;
v0x5db69bec8170_38 .array/port v0x5db69bec8170, 38;
E_0x5db69be24b70/9 .event edge, v0x5db69bec8170_35, v0x5db69bec8170_36, v0x5db69bec8170_37, v0x5db69bec8170_38;
v0x5db69bec8170_39 .array/port v0x5db69bec8170, 39;
v0x5db69bec8170_40 .array/port v0x5db69bec8170, 40;
v0x5db69bec8170_41 .array/port v0x5db69bec8170, 41;
v0x5db69bec8170_42 .array/port v0x5db69bec8170, 42;
E_0x5db69be24b70/10 .event edge, v0x5db69bec8170_39, v0x5db69bec8170_40, v0x5db69bec8170_41, v0x5db69bec8170_42;
v0x5db69bec8170_43 .array/port v0x5db69bec8170, 43;
v0x5db69bec8170_44 .array/port v0x5db69bec8170, 44;
v0x5db69bec8170_45 .array/port v0x5db69bec8170, 45;
v0x5db69bec8170_46 .array/port v0x5db69bec8170, 46;
E_0x5db69be24b70/11 .event edge, v0x5db69bec8170_43, v0x5db69bec8170_44, v0x5db69bec8170_45, v0x5db69bec8170_46;
v0x5db69bec8170_47 .array/port v0x5db69bec8170, 47;
v0x5db69bec8170_48 .array/port v0x5db69bec8170, 48;
v0x5db69bec8170_49 .array/port v0x5db69bec8170, 49;
v0x5db69bec8170_50 .array/port v0x5db69bec8170, 50;
E_0x5db69be24b70/12 .event edge, v0x5db69bec8170_47, v0x5db69bec8170_48, v0x5db69bec8170_49, v0x5db69bec8170_50;
v0x5db69bec8170_51 .array/port v0x5db69bec8170, 51;
v0x5db69bec8170_52 .array/port v0x5db69bec8170, 52;
v0x5db69bec8170_53 .array/port v0x5db69bec8170, 53;
v0x5db69bec8170_54 .array/port v0x5db69bec8170, 54;
E_0x5db69be24b70/13 .event edge, v0x5db69bec8170_51, v0x5db69bec8170_52, v0x5db69bec8170_53, v0x5db69bec8170_54;
v0x5db69bec8170_55 .array/port v0x5db69bec8170, 55;
v0x5db69bec8170_56 .array/port v0x5db69bec8170, 56;
v0x5db69bec8170_57 .array/port v0x5db69bec8170, 57;
v0x5db69bec8170_58 .array/port v0x5db69bec8170, 58;
E_0x5db69be24b70/14 .event edge, v0x5db69bec8170_55, v0x5db69bec8170_56, v0x5db69bec8170_57, v0x5db69bec8170_58;
v0x5db69bec8170_59 .array/port v0x5db69bec8170, 59;
v0x5db69bec8170_60 .array/port v0x5db69bec8170, 60;
v0x5db69bec8170_61 .array/port v0x5db69bec8170, 61;
v0x5db69bec8170_62 .array/port v0x5db69bec8170, 62;
E_0x5db69be24b70/15 .event edge, v0x5db69bec8170_59, v0x5db69bec8170_60, v0x5db69bec8170_61, v0x5db69bec8170_62;
v0x5db69bec8170_63 .array/port v0x5db69bec8170, 63;
E_0x5db69be24b70/16 .event edge, v0x5db69bec8170_63;
E_0x5db69be24b70 .event/or E_0x5db69be24b70/0, E_0x5db69be24b70/1, E_0x5db69be24b70/2, E_0x5db69be24b70/3, E_0x5db69be24b70/4, E_0x5db69be24b70/5, E_0x5db69be24b70/6, E_0x5db69be24b70/7, E_0x5db69be24b70/8, E_0x5db69be24b70/9, E_0x5db69be24b70/10, E_0x5db69be24b70/11, E_0x5db69be24b70/12, E_0x5db69be24b70/13, E_0x5db69be24b70/14, E_0x5db69be24b70/15, E_0x5db69be24b70/16;
S_0x5db69bec90e0 .scope module, "bank2" "weight_memory" 3 49, 4 3 0, S_0x5db69bec6980;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "write_en";
    .port_info 2 /INPUT 8 "write_addr";
    .port_info 3 /INPUT 8 "write_data";
    .port_info 4 /INPUT 8 "read_addr";
    .port_info 5 /OUTPUT 8 "read_data";
v0x5db69bec95e0_0 .net "clk", 0 0, v0x5db69bed66a0_0;  alias, 1 drivers
v0x5db69bec96f0 .array/s "mem_array", 63 0, 7 0;
v0x5db69beca1c0_0 .net "read_addr", 7 0, v0x5db69bed29b0_0;  alias, 1 drivers
v0x5db69beca2b0_0 .var/s "read_data", 7 0;
v0x5db69beca390_0 .net "write_addr", 7 0, v0x5db69becc630_0;  alias, 1 drivers
v0x5db69beca4f0_0 .net/s "write_data", 7 0, v0x5db69bed3cc0_0;  alias, 1 drivers
v0x5db69beca600_0 .net "write_en", 0 0, v0x5db69becc780_0;  alias, 1 drivers
v0x5db69bec96f0_0 .array/port v0x5db69bec96f0, 0;
v0x5db69bec96f0_1 .array/port v0x5db69bec96f0, 1;
v0x5db69bec96f0_2 .array/port v0x5db69bec96f0, 2;
E_0x5db69bec9390/0 .event edge, v0x5db69be948e0_0, v0x5db69bec96f0_0, v0x5db69bec96f0_1, v0x5db69bec96f0_2;
v0x5db69bec96f0_3 .array/port v0x5db69bec96f0, 3;
v0x5db69bec96f0_4 .array/port v0x5db69bec96f0, 4;
v0x5db69bec96f0_5 .array/port v0x5db69bec96f0, 5;
v0x5db69bec96f0_6 .array/port v0x5db69bec96f0, 6;
E_0x5db69bec9390/1 .event edge, v0x5db69bec96f0_3, v0x5db69bec96f0_4, v0x5db69bec96f0_5, v0x5db69bec96f0_6;
v0x5db69bec96f0_7 .array/port v0x5db69bec96f0, 7;
v0x5db69bec96f0_8 .array/port v0x5db69bec96f0, 8;
v0x5db69bec96f0_9 .array/port v0x5db69bec96f0, 9;
v0x5db69bec96f0_10 .array/port v0x5db69bec96f0, 10;
E_0x5db69bec9390/2 .event edge, v0x5db69bec96f0_7, v0x5db69bec96f0_8, v0x5db69bec96f0_9, v0x5db69bec96f0_10;
v0x5db69bec96f0_11 .array/port v0x5db69bec96f0, 11;
v0x5db69bec96f0_12 .array/port v0x5db69bec96f0, 12;
v0x5db69bec96f0_13 .array/port v0x5db69bec96f0, 13;
v0x5db69bec96f0_14 .array/port v0x5db69bec96f0, 14;
E_0x5db69bec9390/3 .event edge, v0x5db69bec96f0_11, v0x5db69bec96f0_12, v0x5db69bec96f0_13, v0x5db69bec96f0_14;
v0x5db69bec96f0_15 .array/port v0x5db69bec96f0, 15;
v0x5db69bec96f0_16 .array/port v0x5db69bec96f0, 16;
v0x5db69bec96f0_17 .array/port v0x5db69bec96f0, 17;
v0x5db69bec96f0_18 .array/port v0x5db69bec96f0, 18;
E_0x5db69bec9390/4 .event edge, v0x5db69bec96f0_15, v0x5db69bec96f0_16, v0x5db69bec96f0_17, v0x5db69bec96f0_18;
v0x5db69bec96f0_19 .array/port v0x5db69bec96f0, 19;
v0x5db69bec96f0_20 .array/port v0x5db69bec96f0, 20;
v0x5db69bec96f0_21 .array/port v0x5db69bec96f0, 21;
v0x5db69bec96f0_22 .array/port v0x5db69bec96f0, 22;
E_0x5db69bec9390/5 .event edge, v0x5db69bec96f0_19, v0x5db69bec96f0_20, v0x5db69bec96f0_21, v0x5db69bec96f0_22;
v0x5db69bec96f0_23 .array/port v0x5db69bec96f0, 23;
v0x5db69bec96f0_24 .array/port v0x5db69bec96f0, 24;
v0x5db69bec96f0_25 .array/port v0x5db69bec96f0, 25;
v0x5db69bec96f0_26 .array/port v0x5db69bec96f0, 26;
E_0x5db69bec9390/6 .event edge, v0x5db69bec96f0_23, v0x5db69bec96f0_24, v0x5db69bec96f0_25, v0x5db69bec96f0_26;
v0x5db69bec96f0_27 .array/port v0x5db69bec96f0, 27;
v0x5db69bec96f0_28 .array/port v0x5db69bec96f0, 28;
v0x5db69bec96f0_29 .array/port v0x5db69bec96f0, 29;
v0x5db69bec96f0_30 .array/port v0x5db69bec96f0, 30;
E_0x5db69bec9390/7 .event edge, v0x5db69bec96f0_27, v0x5db69bec96f0_28, v0x5db69bec96f0_29, v0x5db69bec96f0_30;
v0x5db69bec96f0_31 .array/port v0x5db69bec96f0, 31;
v0x5db69bec96f0_32 .array/port v0x5db69bec96f0, 32;
v0x5db69bec96f0_33 .array/port v0x5db69bec96f0, 33;
v0x5db69bec96f0_34 .array/port v0x5db69bec96f0, 34;
E_0x5db69bec9390/8 .event edge, v0x5db69bec96f0_31, v0x5db69bec96f0_32, v0x5db69bec96f0_33, v0x5db69bec96f0_34;
v0x5db69bec96f0_35 .array/port v0x5db69bec96f0, 35;
v0x5db69bec96f0_36 .array/port v0x5db69bec96f0, 36;
v0x5db69bec96f0_37 .array/port v0x5db69bec96f0, 37;
v0x5db69bec96f0_38 .array/port v0x5db69bec96f0, 38;
E_0x5db69bec9390/9 .event edge, v0x5db69bec96f0_35, v0x5db69bec96f0_36, v0x5db69bec96f0_37, v0x5db69bec96f0_38;
v0x5db69bec96f0_39 .array/port v0x5db69bec96f0, 39;
v0x5db69bec96f0_40 .array/port v0x5db69bec96f0, 40;
v0x5db69bec96f0_41 .array/port v0x5db69bec96f0, 41;
v0x5db69bec96f0_42 .array/port v0x5db69bec96f0, 42;
E_0x5db69bec9390/10 .event edge, v0x5db69bec96f0_39, v0x5db69bec96f0_40, v0x5db69bec96f0_41, v0x5db69bec96f0_42;
v0x5db69bec96f0_43 .array/port v0x5db69bec96f0, 43;
v0x5db69bec96f0_44 .array/port v0x5db69bec96f0, 44;
v0x5db69bec96f0_45 .array/port v0x5db69bec96f0, 45;
v0x5db69bec96f0_46 .array/port v0x5db69bec96f0, 46;
E_0x5db69bec9390/11 .event edge, v0x5db69bec96f0_43, v0x5db69bec96f0_44, v0x5db69bec96f0_45, v0x5db69bec96f0_46;
v0x5db69bec96f0_47 .array/port v0x5db69bec96f0, 47;
v0x5db69bec96f0_48 .array/port v0x5db69bec96f0, 48;
v0x5db69bec96f0_49 .array/port v0x5db69bec96f0, 49;
v0x5db69bec96f0_50 .array/port v0x5db69bec96f0, 50;
E_0x5db69bec9390/12 .event edge, v0x5db69bec96f0_47, v0x5db69bec96f0_48, v0x5db69bec96f0_49, v0x5db69bec96f0_50;
v0x5db69bec96f0_51 .array/port v0x5db69bec96f0, 51;
v0x5db69bec96f0_52 .array/port v0x5db69bec96f0, 52;
v0x5db69bec96f0_53 .array/port v0x5db69bec96f0, 53;
v0x5db69bec96f0_54 .array/port v0x5db69bec96f0, 54;
E_0x5db69bec9390/13 .event edge, v0x5db69bec96f0_51, v0x5db69bec96f0_52, v0x5db69bec96f0_53, v0x5db69bec96f0_54;
v0x5db69bec96f0_55 .array/port v0x5db69bec96f0, 55;
v0x5db69bec96f0_56 .array/port v0x5db69bec96f0, 56;
v0x5db69bec96f0_57 .array/port v0x5db69bec96f0, 57;
v0x5db69bec96f0_58 .array/port v0x5db69bec96f0, 58;
E_0x5db69bec9390/14 .event edge, v0x5db69bec96f0_55, v0x5db69bec96f0_56, v0x5db69bec96f0_57, v0x5db69bec96f0_58;
v0x5db69bec96f0_59 .array/port v0x5db69bec96f0, 59;
v0x5db69bec96f0_60 .array/port v0x5db69bec96f0, 60;
v0x5db69bec96f0_61 .array/port v0x5db69bec96f0, 61;
v0x5db69bec96f0_62 .array/port v0x5db69bec96f0, 62;
E_0x5db69bec9390/15 .event edge, v0x5db69bec96f0_59, v0x5db69bec96f0_60, v0x5db69bec96f0_61, v0x5db69bec96f0_62;
v0x5db69bec96f0_63 .array/port v0x5db69bec96f0, 63;
E_0x5db69bec9390/16 .event edge, v0x5db69bec96f0_63;
E_0x5db69bec9390 .event/or E_0x5db69bec9390/0, E_0x5db69bec9390/1, E_0x5db69bec9390/2, E_0x5db69bec9390/3, E_0x5db69bec9390/4, E_0x5db69bec9390/5, E_0x5db69bec9390/6, E_0x5db69bec9390/7, E_0x5db69bec9390/8, E_0x5db69bec9390/9, E_0x5db69bec9390/10, E_0x5db69bec9390/11, E_0x5db69bec9390/12, E_0x5db69bec9390/13, E_0x5db69bec9390/14, E_0x5db69bec9390/15, E_0x5db69bec9390/16;
S_0x5db69beca7f0 .scope module, "bank3" "weight_memory" 3 50, 4 3 0, S_0x5db69bec6980;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "write_en";
    .port_info 2 /INPUT 8 "write_addr";
    .port_info 3 /INPUT 8 "write_data";
    .port_info 4 /INPUT 8 "read_addr";
    .port_info 5 /OUTPUT 8 "read_data";
v0x5db69becace0_0 .net "clk", 0 0, v0x5db69bed66a0_0;  alias, 1 drivers
v0x5db69becada0 .array/s "mem_array", 63 0, 7 0;
v0x5db69becb870_0 .net "read_addr", 7 0, v0x5db69bed29b0_0;  alias, 1 drivers
v0x5db69becb910_0 .var/s "read_data", 7 0;
v0x5db69becb9f0_0 .net "write_addr", 7 0, v0x5db69becc630_0;  alias, 1 drivers
v0x5db69becbb00_0 .net/s "write_data", 7 0, v0x5db69bed3cc0_0;  alias, 1 drivers
v0x5db69becbbc0_0 .net "write_en", 0 0, v0x5db69becc780_0;  alias, 1 drivers
v0x5db69becada0_0 .array/port v0x5db69becada0, 0;
v0x5db69becada0_1 .array/port v0x5db69becada0, 1;
v0x5db69becada0_2 .array/port v0x5db69becada0, 2;
E_0x5db69becaa70/0 .event edge, v0x5db69be948e0_0, v0x5db69becada0_0, v0x5db69becada0_1, v0x5db69becada0_2;
v0x5db69becada0_3 .array/port v0x5db69becada0, 3;
v0x5db69becada0_4 .array/port v0x5db69becada0, 4;
v0x5db69becada0_5 .array/port v0x5db69becada0, 5;
v0x5db69becada0_6 .array/port v0x5db69becada0, 6;
E_0x5db69becaa70/1 .event edge, v0x5db69becada0_3, v0x5db69becada0_4, v0x5db69becada0_5, v0x5db69becada0_6;
v0x5db69becada0_7 .array/port v0x5db69becada0, 7;
v0x5db69becada0_8 .array/port v0x5db69becada0, 8;
v0x5db69becada0_9 .array/port v0x5db69becada0, 9;
v0x5db69becada0_10 .array/port v0x5db69becada0, 10;
E_0x5db69becaa70/2 .event edge, v0x5db69becada0_7, v0x5db69becada0_8, v0x5db69becada0_9, v0x5db69becada0_10;
v0x5db69becada0_11 .array/port v0x5db69becada0, 11;
v0x5db69becada0_12 .array/port v0x5db69becada0, 12;
v0x5db69becada0_13 .array/port v0x5db69becada0, 13;
v0x5db69becada0_14 .array/port v0x5db69becada0, 14;
E_0x5db69becaa70/3 .event edge, v0x5db69becada0_11, v0x5db69becada0_12, v0x5db69becada0_13, v0x5db69becada0_14;
v0x5db69becada0_15 .array/port v0x5db69becada0, 15;
v0x5db69becada0_16 .array/port v0x5db69becada0, 16;
v0x5db69becada0_17 .array/port v0x5db69becada0, 17;
v0x5db69becada0_18 .array/port v0x5db69becada0, 18;
E_0x5db69becaa70/4 .event edge, v0x5db69becada0_15, v0x5db69becada0_16, v0x5db69becada0_17, v0x5db69becada0_18;
v0x5db69becada0_19 .array/port v0x5db69becada0, 19;
v0x5db69becada0_20 .array/port v0x5db69becada0, 20;
v0x5db69becada0_21 .array/port v0x5db69becada0, 21;
v0x5db69becada0_22 .array/port v0x5db69becada0, 22;
E_0x5db69becaa70/5 .event edge, v0x5db69becada0_19, v0x5db69becada0_20, v0x5db69becada0_21, v0x5db69becada0_22;
v0x5db69becada0_23 .array/port v0x5db69becada0, 23;
v0x5db69becada0_24 .array/port v0x5db69becada0, 24;
v0x5db69becada0_25 .array/port v0x5db69becada0, 25;
v0x5db69becada0_26 .array/port v0x5db69becada0, 26;
E_0x5db69becaa70/6 .event edge, v0x5db69becada0_23, v0x5db69becada0_24, v0x5db69becada0_25, v0x5db69becada0_26;
v0x5db69becada0_27 .array/port v0x5db69becada0, 27;
v0x5db69becada0_28 .array/port v0x5db69becada0, 28;
v0x5db69becada0_29 .array/port v0x5db69becada0, 29;
v0x5db69becada0_30 .array/port v0x5db69becada0, 30;
E_0x5db69becaa70/7 .event edge, v0x5db69becada0_27, v0x5db69becada0_28, v0x5db69becada0_29, v0x5db69becada0_30;
v0x5db69becada0_31 .array/port v0x5db69becada0, 31;
v0x5db69becada0_32 .array/port v0x5db69becada0, 32;
v0x5db69becada0_33 .array/port v0x5db69becada0, 33;
v0x5db69becada0_34 .array/port v0x5db69becada0, 34;
E_0x5db69becaa70/8 .event edge, v0x5db69becada0_31, v0x5db69becada0_32, v0x5db69becada0_33, v0x5db69becada0_34;
v0x5db69becada0_35 .array/port v0x5db69becada0, 35;
v0x5db69becada0_36 .array/port v0x5db69becada0, 36;
v0x5db69becada0_37 .array/port v0x5db69becada0, 37;
v0x5db69becada0_38 .array/port v0x5db69becada0, 38;
E_0x5db69becaa70/9 .event edge, v0x5db69becada0_35, v0x5db69becada0_36, v0x5db69becada0_37, v0x5db69becada0_38;
v0x5db69becada0_39 .array/port v0x5db69becada0, 39;
v0x5db69becada0_40 .array/port v0x5db69becada0, 40;
v0x5db69becada0_41 .array/port v0x5db69becada0, 41;
v0x5db69becada0_42 .array/port v0x5db69becada0, 42;
E_0x5db69becaa70/10 .event edge, v0x5db69becada0_39, v0x5db69becada0_40, v0x5db69becada0_41, v0x5db69becada0_42;
v0x5db69becada0_43 .array/port v0x5db69becada0, 43;
v0x5db69becada0_44 .array/port v0x5db69becada0, 44;
v0x5db69becada0_45 .array/port v0x5db69becada0, 45;
v0x5db69becada0_46 .array/port v0x5db69becada0, 46;
E_0x5db69becaa70/11 .event edge, v0x5db69becada0_43, v0x5db69becada0_44, v0x5db69becada0_45, v0x5db69becada0_46;
v0x5db69becada0_47 .array/port v0x5db69becada0, 47;
v0x5db69becada0_48 .array/port v0x5db69becada0, 48;
v0x5db69becada0_49 .array/port v0x5db69becada0, 49;
v0x5db69becada0_50 .array/port v0x5db69becada0, 50;
E_0x5db69becaa70/12 .event edge, v0x5db69becada0_47, v0x5db69becada0_48, v0x5db69becada0_49, v0x5db69becada0_50;
v0x5db69becada0_51 .array/port v0x5db69becada0, 51;
v0x5db69becada0_52 .array/port v0x5db69becada0, 52;
v0x5db69becada0_53 .array/port v0x5db69becada0, 53;
v0x5db69becada0_54 .array/port v0x5db69becada0, 54;
E_0x5db69becaa70/13 .event edge, v0x5db69becada0_51, v0x5db69becada0_52, v0x5db69becada0_53, v0x5db69becada0_54;
v0x5db69becada0_55 .array/port v0x5db69becada0, 55;
v0x5db69becada0_56 .array/port v0x5db69becada0, 56;
v0x5db69becada0_57 .array/port v0x5db69becada0, 57;
v0x5db69becada0_58 .array/port v0x5db69becada0, 58;
E_0x5db69becaa70/14 .event edge, v0x5db69becada0_55, v0x5db69becada0_56, v0x5db69becada0_57, v0x5db69becada0_58;
v0x5db69becada0_59 .array/port v0x5db69becada0, 59;
v0x5db69becada0_60 .array/port v0x5db69becada0, 60;
v0x5db69becada0_61 .array/port v0x5db69becada0, 61;
v0x5db69becada0_62 .array/port v0x5db69becada0, 62;
E_0x5db69becaa70/15 .event edge, v0x5db69becada0_59, v0x5db69becada0_60, v0x5db69becada0_61, v0x5db69becada0_62;
v0x5db69becada0_63 .array/port v0x5db69becada0, 63;
E_0x5db69becaa70/16 .event edge, v0x5db69becada0_63;
E_0x5db69becaa70 .event/or E_0x5db69becaa70/0, E_0x5db69becaa70/1, E_0x5db69becaa70/2, E_0x5db69becaa70/3, E_0x5db69becaa70/4, E_0x5db69becaa70/5, E_0x5db69becaa70/6, E_0x5db69becaa70/7, E_0x5db69becaa70/8, E_0x5db69becaa70/9, E_0x5db69becaa70/10, E_0x5db69becaa70/11, E_0x5db69becaa70/12, E_0x5db69becaa70/13, E_0x5db69becaa70/14, E_0x5db69becaa70/15, E_0x5db69becaa70/16;
S_0x5db69becbd60 .scope module, "u_fsm" "control_fsm" 3 38, 5 3 0, S_0x5db69bec6980;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 1 "rx_done";
    .port_info 3 /OUTPUT 1 "write_en";
    .port_info 4 /OUTPUT 8 "write_addr";
    .port_info 5 /OUTPUT 1 "start_compute";
P_0x5db69be850d0 .param/l "STATE_LOAD_WEIGHTS" 1 5 14, C4<00>;
P_0x5db69be85110 .param/l "STATE_RUNNING" 1 5 16, C4<10>;
P_0x5db69be85150 .param/l "STATE_START_COMPUTE" 1 5 15, C4<01>;
P_0x5db69be85190 .param/l "TOTAL_WEIGHTS" 1 5 23, C4<01000000>;
v0x5db69becc270_0 .net "clk", 0 0, v0x5db69bed66a0_0;  alias, 1 drivers
v0x5db69becc330_0 .net "reset_n", 0 0, v0x5db69bed6840_0;  alias, 1 drivers
v0x5db69becc3f0_0 .net "rx_done", 0 0, v0x5db69bed3d80_0;  alias, 1 drivers
v0x5db69becc490_0 .var "start_compute", 0 0;
v0x5db69becc550_0 .var "state", 1 0;
v0x5db69becc630_0 .var "write_addr", 7 0;
v0x5db69becc780_0 .var "write_en", 0 0;
E_0x5db69becc1f0/0 .event negedge, v0x5db69becc330_0;
E_0x5db69becc1f0/1 .event posedge, v0x5db69be9a580_0;
E_0x5db69becc1f0 .event/or E_0x5db69becc1f0/0, E_0x5db69becc1f0/1;
S_0x5db69becc9b0 .scope module, "u_layer2" "hidden_layer" 3 53, 6 3 0, S_0x5db69bec6980;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 1 "start_layer";
    .port_info 3 /INPUT 1 "data_valid";
    .port_info 4 /INPUT 8 "input_pixel";
    .port_info 5 /OUTPUT 8 "weight_address_base";
    .port_info 6 /INPUT 8 "weight_n0";
    .port_info 7 /INPUT 8 "weight_n1";
    .port_info 8 /INPUT 8 "weight_n2";
    .port_info 9 /INPUT 8 "weight_n3";
    .port_info 10 /INPUT 2 "activation_type";
    .port_info 11 /OUTPUT 8 "out_n0";
    .port_info 12 /OUTPUT 8 "out_n1";
    .port_info 13 /OUTPUT 8 "out_n2";
    .port_info 14 /OUTPUT 8 "out_n3";
v0x5db69bed1e20_0 .net/s "acc_n0", 19 0, L_0x5db69be9a380;  1 drivers
v0x5db69bed1f00_0 .net/s "acc_n1", 19 0, L_0x5db69be96e50;  1 drivers
v0x5db69bed1fc0_0 .net/s "acc_n2", 19 0, L_0x5db69be947c0;  1 drivers
v0x5db69bed2060_0 .net/s "acc_n3", 19 0, L_0x5db69be92130;  1 drivers
L_0x73abf04d0018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5db69bed2120_0 .net "activation_type", 1 0, L_0x73abf04d0018;  1 drivers
v0x5db69bed22c0_0 .net "clk", 0 0, v0x5db69bed66a0_0;  alias, 1 drivers
v0x5db69bed2360_0 .net "data_valid", 0 0, v0x5db69bed3d80_0;  alias, 1 drivers
v0x5db69bed2400_0 .net/s "input_pixel", 7 0, v0x5db69bed3cc0_0;  alias, 1 drivers
v0x5db69bed25d0_0 .net/s "out_n0", 7 0, v0x5db69becd2d0_0;  alias, 1 drivers
v0x5db69bed2690_0 .net/s "out_n1", 7 0, v0x5db69becd9b0_0;  alias, 1 drivers
v0x5db69bed2730_0 .net/s "out_n2", 7 0, v0x5db69bece110_0;  alias, 1 drivers
v0x5db69bed27d0_0 .net/s "out_n3", 7 0, v0x5db69bece840_0;  alias, 1 drivers
v0x5db69bed2870_0 .net "reset_n", 0 0, v0x5db69bed6840_0;  alias, 1 drivers
v0x5db69bed2910_0 .net "start_layer", 0 0, v0x5db69becc490_0;  alias, 1 drivers
v0x5db69bed29b0_0 .var "weight_address_base", 7 0;
v0x5db69bed2ae0_0 .net/s "weight_n0", 7 0, v0x5db69be92250_0;  alias, 1 drivers
v0x5db69bed2ba0_0 .net/s "weight_n1", 7 0, v0x5db69bec8cf0_0;  alias, 1 drivers
v0x5db69bed2d70_0 .net/s "weight_n2", 7 0, v0x5db69beca2b0_0;  alias, 1 drivers
v0x5db69bed2e30_0 .net/s "weight_n3", 7 0, v0x5db69becb910_0;  alias, 1 drivers
S_0x5db69becccb0 .scope module, "act0" "activation_unit" 6 71, 7 3 0, S_0x5db69becc9b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "activation_type";
    .port_info 1 /INPUT 20 "data_in";
    .port_info 2 /OUTPUT 8 "data_out";
P_0x5db69becce60 .param/l "MAX_VAL" 0 7 12, +C4<01111111>;
P_0x5db69beccea0 .param/l "SIGNED_THRESHOLD" 0 7 9, +C4<00000000000000000000000000000000>;
v0x5db69becd0f0_0 .net "activation_type", 1 0, L_0x73abf04d0018;  alias, 1 drivers
v0x5db69becd1f0_0 .net/s "data_in", 19 0, L_0x5db69be9a380;  alias, 1 drivers
v0x5db69becd2d0_0 .var/s "data_out", 7 0;
E_0x5db69be51750 .event edge, v0x5db69becd0f0_0, v0x5db69becd1f0_0;
S_0x5db69becd410 .scope module, "act1" "activation_unit" 6 72, 7 3 0, S_0x5db69becc9b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "activation_type";
    .port_info 1 /INPUT 20 "data_in";
    .port_info 2 /OUTPUT 8 "data_out";
P_0x5db69beccfb0 .param/l "MAX_VAL" 0 7 12, +C4<01111111>;
P_0x5db69beccff0 .param/l "SIGNED_THRESHOLD" 0 7 9, +C4<00000000000000000000000000000000>;
v0x5db69becd810_0 .net "activation_type", 1 0, L_0x73abf04d0018;  alias, 1 drivers
v0x5db69becd8f0_0 .net/s "data_in", 19 0, L_0x5db69be96e50;  alias, 1 drivers
v0x5db69becd9b0_0 .var/s "data_out", 7 0;
E_0x5db69becd790 .event edge, v0x5db69becd0f0_0, v0x5db69becd8f0_0;
S_0x5db69becdaf0 .scope module, "act2" "activation_unit" 6 73, 7 3 0, S_0x5db69becc9b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "activation_type";
    .port_info 1 /INPUT 20 "data_in";
    .port_info 2 /OUTPUT 8 "data_out";
P_0x5db69becd690 .param/l "MAX_VAL" 0 7 12, +C4<01111111>;
P_0x5db69becd6d0 .param/l "SIGNED_THRESHOLD" 0 7 9, +C4<00000000000000000000000000000000>;
v0x5db69becdf00_0 .net "activation_type", 1 0, L_0x73abf04d0018;  alias, 1 drivers
v0x5db69bece030_0 .net/s "data_in", 19 0, L_0x5db69be947c0;  alias, 1 drivers
v0x5db69bece110_0 .var/s "data_out", 7 0;
E_0x5db69becde80 .event edge, v0x5db69becd0f0_0, v0x5db69bece030_0;
S_0x5db69bece250 .scope module, "act3" "activation_unit" 6 74, 7 3 0, S_0x5db69becc9b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "activation_type";
    .port_info 1 /INPUT 20 "data_in";
    .port_info 2 /OUTPUT 8 "data_out";
P_0x5db69becdda0 .param/l "MAX_VAL" 0 7 12, +C4<01111111>;
P_0x5db69becdde0 .param/l "SIGNED_THRESHOLD" 0 7 9, +C4<00000000000000000000000000000000>;
v0x5db69bece680_0 .net "activation_type", 1 0, L_0x73abf04d0018;  alias, 1 drivers
v0x5db69bece760_0 .net/s "data_in", 19 0, L_0x5db69be92130;  alias, 1 drivers
v0x5db69bece840_0 .var/s "data_out", 7 0;
E_0x5db69bece600 .event edge, v0x5db69becd0f0_0, v0x5db69bece760_0;
S_0x5db69bece9b0 .scope module, "mac0" "mac_unit" 6 47, 8 3 0, S_0x5db69becc9b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 1 "clear_acc";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /INPUT 8 "weight_val";
    .port_info 5 /INPUT 8 "input_val";
    .port_info 6 /OUTPUT 20 "accumulated_result";
L_0x5db69be9a380 .functor BUFZ 20, v0x5db69becef60_0, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
v0x5db69bececd0_0 .net/s *"_ivl_0", 15 0, L_0x5db69bed6d10;  1 drivers
v0x5db69becedb0_0 .net/s *"_ivl_2", 15 0, L_0x5db69bed6db0;  1 drivers
v0x5db69becee90_0 .net/s "accumulated_result", 19 0, L_0x5db69be9a380;  alias, 1 drivers
v0x5db69becef60_0 .var/s "accumulator", 19 0;
v0x5db69becf020_0 .net "clear_acc", 0 0, v0x5db69becc490_0;  alias, 1 drivers
v0x5db69becf110_0 .net "clk", 0 0, v0x5db69bed66a0_0;  alias, 1 drivers
v0x5db69becf1b0_0 .net "enable", 0 0, v0x5db69bed3d80_0;  alias, 1 drivers
v0x5db69becf280_0 .net/s "input_val", 7 0, v0x5db69bed3cc0_0;  alias, 1 drivers
v0x5db69becf320_0 .net/s "product", 15 0, L_0x5db69bed6e50;  1 drivers
v0x5db69becf470_0 .net "reset_n", 0 0, v0x5db69bed6840_0;  alias, 1 drivers
v0x5db69becf540_0 .net/s "weight_val", 7 0, v0x5db69be92250_0;  alias, 1 drivers
L_0x5db69bed6d10 .extend/s 16, v0x5db69be92250_0;
L_0x5db69bed6db0 .extend/s 16, v0x5db69bed3cc0_0;
L_0x5db69bed6e50 .arith/mult 16, L_0x5db69bed6d10, L_0x5db69bed6db0;
S_0x5db69becf710 .scope module, "mac1" "mac_unit" 6 53, 8 3 0, S_0x5db69becc9b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 1 "clear_acc";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /INPUT 8 "weight_val";
    .port_info 5 /INPUT 8 "input_val";
    .port_info 6 /OUTPUT 20 "accumulated_result";
L_0x5db69be96e50 .functor BUFZ 20, v0x5db69becfc30_0, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
v0x5db69becf950_0 .net/s *"_ivl_0", 15 0, L_0x5db69bed6f40;  1 drivers
v0x5db69becfa50_0 .net/s *"_ivl_2", 15 0, L_0x5db69bed6fe0;  1 drivers
v0x5db69becfb30_0 .net/s "accumulated_result", 19 0, L_0x5db69be96e50;  alias, 1 drivers
v0x5db69becfc30_0 .var/s "accumulator", 19 0;
v0x5db69becfcf0_0 .net "clear_acc", 0 0, v0x5db69becc490_0;  alias, 1 drivers
v0x5db69becfde0_0 .net "clk", 0 0, v0x5db69bed66a0_0;  alias, 1 drivers
v0x5db69becfe80_0 .net "enable", 0 0, v0x5db69bed3d80_0;  alias, 1 drivers
v0x5db69becff70_0 .net/s "input_val", 7 0, v0x5db69bed3cc0_0;  alias, 1 drivers
v0x5db69bed0030_0 .net/s "product", 15 0, L_0x5db69bed70b0;  1 drivers
v0x5db69bed01a0_0 .net "reset_n", 0 0, v0x5db69bed6840_0;  alias, 1 drivers
v0x5db69bed0240_0 .net/s "weight_val", 7 0, v0x5db69bec8cf0_0;  alias, 1 drivers
L_0x5db69bed6f40 .extend/s 16, v0x5db69bec8cf0_0;
L_0x5db69bed6fe0 .extend/s 16, v0x5db69bed3cc0_0;
L_0x5db69bed70b0 .arith/mult 16, L_0x5db69bed6f40, L_0x5db69bed6fe0;
S_0x5db69bed0400 .scope module, "mac2" "mac_unit" 6 58, 8 3 0, S_0x5db69becc9b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 1 "clear_acc";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /INPUT 8 "weight_val";
    .port_info 5 /INPUT 8 "input_val";
    .port_info 6 /OUTPUT 20 "accumulated_result";
L_0x5db69be947c0 .functor BUFZ 20, v0x5db69bed0910_0, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
v0x5db69bed0690_0 .net/s *"_ivl_0", 15 0, L_0x5db69bed71d0;  1 drivers
v0x5db69bed0790_0 .net/s *"_ivl_2", 15 0, L_0x5db69bed7300;  1 drivers
v0x5db69bed0870_0 .net/s "accumulated_result", 19 0, L_0x5db69be947c0;  alias, 1 drivers
v0x5db69bed0910_0 .var/s "accumulator", 19 0;
v0x5db69bed09d0_0 .net "clear_acc", 0 0, v0x5db69becc490_0;  alias, 1 drivers
v0x5db69bed0ac0_0 .net "clk", 0 0, v0x5db69bed66a0_0;  alias, 1 drivers
v0x5db69bed0b60_0 .net "enable", 0 0, v0x5db69bed3d80_0;  alias, 1 drivers
v0x5db69bed0c00_0 .net/s "input_val", 7 0, v0x5db69bed3cc0_0;  alias, 1 drivers
v0x5db69bed0cc0_0 .net/s "product", 15 0, L_0x5db69bed73d0;  1 drivers
v0x5db69bed0e30_0 .net "reset_n", 0 0, v0x5db69bed6840_0;  alias, 1 drivers
v0x5db69bed0ed0_0 .net/s "weight_val", 7 0, v0x5db69beca2b0_0;  alias, 1 drivers
L_0x5db69bed71d0 .extend/s 16, v0x5db69beca2b0_0;
L_0x5db69bed7300 .extend/s 16, v0x5db69bed3cc0_0;
L_0x5db69bed73d0 .arith/mult 16, L_0x5db69bed71d0, L_0x5db69bed7300;
S_0x5db69bed1090 .scope module, "mac3" "mac_unit" 6 63, 8 3 0, S_0x5db69becc9b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 1 "clear_acc";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /INPUT 8 "weight_val";
    .port_info 5 /INPUT 8 "input_val";
    .port_info 6 /OUTPUT 20 "accumulated_result";
L_0x5db69be92130 .functor BUFZ 20, v0x5db69bed1580_0, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
v0x5db69bed12d0_0 .net/s *"_ivl_0", 15 0, L_0x5db69bed74f0;  1 drivers
v0x5db69bed13d0_0 .net/s *"_ivl_2", 15 0, L_0x5db69bed7620;  1 drivers
v0x5db69bed14b0_0 .net/s "accumulated_result", 19 0, L_0x5db69be92130;  alias, 1 drivers
v0x5db69bed1580_0 .var/s "accumulator", 19 0;
v0x5db69bed1640_0 .net "clear_acc", 0 0, v0x5db69becc490_0;  alias, 1 drivers
v0x5db69bed17c0_0 .net "clk", 0 0, v0x5db69bed66a0_0;  alias, 1 drivers
v0x5db69bed1860_0 .net "enable", 0 0, v0x5db69bed3d80_0;  alias, 1 drivers
v0x5db69bed1900_0 .net/s "input_val", 7 0, v0x5db69bed3cc0_0;  alias, 1 drivers
v0x5db69bed19c0_0 .net/s "product", 15 0, L_0x5db69bed76f0;  1 drivers
v0x5db69bed1b30_0 .net "reset_n", 0 0, v0x5db69bed6840_0;  alias, 1 drivers
v0x5db69bed1c60_0 .net/s "weight_val", 7 0, v0x5db69becb910_0;  alias, 1 drivers
L_0x5db69bed74f0 .extend/s 16, v0x5db69becb910_0;
L_0x5db69bed7620 .extend/s 16, v0x5db69bed3cc0_0;
L_0x5db69bed76f0 .arith/mult 16, L_0x5db69bed74f0, L_0x5db69bed7620;
S_0x5db69bed3120 .scope module, "u_rx" "uart_rx" 3 30, 9 1 0, S_0x5db69bec6980;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 1 "rx_in";
    .port_info 3 /OUTPUT 8 "rx_data";
    .port_info 4 /OUTPUT 1 "rx_done";
P_0x5db69bed3300 .param/l "CLKS_PER_BIT" 0 9 2, +C4<00000000000000000000000000001011>;
P_0x5db69bed3340 .param/l "s_CLEANUP" 1 9 15, C4<100>;
P_0x5db69bed3380 .param/l "s_IDLE" 1 9 11, C4<000>;
P_0x5db69bed33c0 .param/l "s_RX_DATA_BITS" 1 9 13, C4<010>;
P_0x5db69bed3400 .param/l "s_RX_START_BIT" 1 9 12, C4<001>;
P_0x5db69bed3440 .param/l "s_RX_STOP_BIT" 1 9 14, C4<011>;
v0x5db69bed3730_0 .net "clk", 0 0, v0x5db69bed66a0_0;  alias, 1 drivers
v0x5db69bed37d0_0 .var "r_Bit_Index", 2 0;
v0x5db69bed38b0_0 .var "r_Clock_Count", 13 0;
v0x5db69bed3970_0 .var "r_Rx_Data", 0 0;
v0x5db69bed3a30_0 .var "r_Rx_Data_R", 0 0;
v0x5db69bed3b40_0 .var "r_SM_Main", 2 0;
v0x5db69bed3c20_0 .net "reset_n", 0 0, v0x5db69bed6840_0;  alias, 1 drivers
v0x5db69bed3cc0_0 .var "rx_data", 7 0;
v0x5db69bed3d80_0 .var "rx_done", 0 0;
v0x5db69bed3e20_0 .net "rx_in", 0 0, v0x5db69bed6a20_0;  alias, 1 drivers
S_0x5db69bed3f80 .scope module, "u_tx" "uart_tx" 3 92, 10 1 0, S_0x5db69bec6980;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 1 "tx_start";
    .port_info 3 /INPUT 8 "tx_data";
    .port_info 4 /OUTPUT 1 "tx_active";
    .port_info 5 /OUTPUT 1 "tx_serial";
    .port_info 6 /OUTPUT 1 "tx_done";
P_0x5db69bed4110 .param/l "CLKS_PER_BIT" 0 10 2, +C4<00000000000000000000000000001011>;
P_0x5db69bed4150 .param/l "s_CLEANUP" 1 10 17, C4<100>;
P_0x5db69bed4190 .param/l "s_IDLE" 1 10 13, C4<000>;
P_0x5db69bed41d0 .param/l "s_TX_DATA_BITS" 1 10 15, C4<010>;
P_0x5db69bed4210 .param/l "s_TX_START_BIT" 1 10 14, C4<001>;
P_0x5db69bed4250 .param/l "s_TX_STOP_BIT" 1 10 16, C4<011>;
v0x5db69bed46e0_0 .net "clk", 0 0, v0x5db69bed66a0_0;  alias, 1 drivers
v0x5db69bed47a0_0 .var "r_Bit_Index", 2 0;
v0x5db69bed4880_0 .var "r_Clock_Count", 13 0;
v0x5db69bed4940_0 .var "r_SM_Main", 2 0;
v0x5db69bed4a20_0 .var "r_Tx_Data", 7 0;
v0x5db69bed4b50_0 .net "reset_n", 0 0, o0x73abf0837a58;  alias, 0 drivers
v0x5db69bed4c10_0 .var "tx_active", 0 0;
v0x5db69bed4cd0_0 .net "tx_data", 7 0, v0x5db69becd2d0_0;  alias, 1 drivers
v0x5db69bed4de0_0 .var "tx_done", 0 0;
v0x5db69bed4ea0_0 .var "tx_serial", 0 0;
v0x5db69bed4f60_0 .net "tx_start", 0 0, v0x5db69bed5d60_0;  1 drivers
E_0x5db69bed4680/0 .event negedge, v0x5db69bed4b50_0;
E_0x5db69bed4680/1 .event posedge, v0x5db69be9a580_0;
E_0x5db69bed4680 .event/or E_0x5db69bed4680/0, E_0x5db69bed4680/1;
S_0x5db69bed63f0 .scope task, "wait_and_receive_byte" "wait_and_receive_byte" 2 42, 2 42 0, S_0x5db69beaafd0;
 .timescale -9 -12;
v0x5db69bed65a0_0 .var/i "i", 31 0;
E_0x5db69becebe0 .event negedge, v0x5db69bed4ea0_0;
TD_top_accelerator_tb.wait_and_receive_byte ;
    %wait E_0x5db69becebe0;
    %delay 165000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5db69bed65a0_0, 0, 32;
T_1.2 ;
    %load/vec4 v0x5db69bed65a0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_1.3, 5;
    %load/vec4 v0x5db69bed6b10_0;
    %ix/getv/s 4, v0x5db69bed65a0_0;
    %store/vec4 v0x5db69bed6760_0, 4, 1;
    %delay 110000, 0;
    %load/vec4 v0x5db69bed65a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5db69bed65a0_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %vpi_call 2 58 "$display", "\012------------------------------------------------" {0 0 0};
    %vpi_call 2 59 "$display", "PYTHON RECEIVED: %d (Binary: %b)", v0x5db69bed6760_0, v0x5db69bed6760_0 {0 0 0};
    %vpi_call 2 60 "$display", "------------------------------------------------\012" {0 0 0};
    %end;
    .scope S_0x5db69bed3120;
T_2 ;
    %wait E_0x5db69be51090;
    %load/vec4 v0x5db69bed3e20_0;
    %assign/vec4 v0x5db69bed3a30_0, 0;
    %load/vec4 v0x5db69bed3a30_0;
    %assign/vec4 v0x5db69bed3970_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5db69bed3120;
T_3 ;
    %wait E_0x5db69becc1f0;
    %load/vec4 v0x5db69bed3c20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5db69bed3b40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5db69bed3d80_0, 0;
    %pushi/vec4 0, 0, 14;
    %assign/vec4 v0x5db69bed38b0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5db69bed37d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5db69bed3cc0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5db69bed3b40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5db69bed3b40_0, 0;
    %jmp T_3.8;
T_3.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5db69bed3d80_0, 0;
    %pushi/vec4 0, 0, 14;
    %assign/vec4 v0x5db69bed38b0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5db69bed37d0_0, 0;
    %load/vec4 v0x5db69bed3970_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_3.9, 4;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x5db69bed3b40_0, 0;
T_3.9 ;
    %jmp T_3.8;
T_3.3 ;
    %load/vec4 v0x5db69bed38b0_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_3.11, 4;
    %load/vec4 v0x5db69bed3970_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_3.13, 4;
    %pushi/vec4 0, 0, 14;
    %assign/vec4 v0x5db69bed38b0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5db69bed3b40_0, 0;
    %jmp T_3.14;
T_3.13 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5db69bed3b40_0, 0;
T_3.14 ;
    %jmp T_3.12;
T_3.11 ;
    %load/vec4 v0x5db69bed38b0_0;
    %addi 1, 0, 14;
    %assign/vec4 v0x5db69bed38b0_0, 0;
T_3.12 ;
    %jmp T_3.8;
T_3.4 ;
    %load/vec4 v0x5db69bed38b0_0;
    %pad/u 32;
    %cmpi/u 10, 0, 32;
    %jmp/0xz  T_3.15, 5;
    %load/vec4 v0x5db69bed38b0_0;
    %addi 1, 0, 14;
    %assign/vec4 v0x5db69bed38b0_0, 0;
    %jmp T_3.16;
T_3.15 ;
    %pushi/vec4 0, 0, 14;
    %assign/vec4 v0x5db69bed38b0_0, 0;
    %load/vec4 v0x5db69bed3970_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x5db69bed37d0_0;
    %assign/vec4/off/d v0x5db69bed3cc0_0, 4, 5;
    %load/vec4 v0x5db69bed37d0_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %jmp/0xz  T_3.17, 5;
    %load/vec4 v0x5db69bed37d0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x5db69bed37d0_0, 0;
    %jmp T_3.18;
T_3.17 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5db69bed37d0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x5db69bed3b40_0, 0;
T_3.18 ;
T_3.16 ;
    %jmp T_3.8;
T_3.5 ;
    %load/vec4 v0x5db69bed38b0_0;
    %pad/u 32;
    %cmpi/u 10, 0, 32;
    %jmp/0xz  T_3.19, 5;
    %load/vec4 v0x5db69bed38b0_0;
    %addi 1, 0, 14;
    %assign/vec4 v0x5db69bed38b0_0, 0;
    %jmp T_3.20;
T_3.19 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5db69bed3d80_0, 0;
    %pushi/vec4 0, 0, 14;
    %assign/vec4 v0x5db69bed38b0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x5db69bed3b40_0, 0;
T_3.20 ;
    %jmp T_3.8;
T_3.6 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5db69bed3b40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5db69bed3d80_0, 0;
    %jmp T_3.8;
T_3.8 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5db69becbd60;
T_4 ;
    %wait E_0x5db69becc1f0;
    %load/vec4 v0x5db69becc330_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5db69becc550_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5db69becc630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5db69becc780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5db69becc490_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5db69becc550_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %jmp T_4.5;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5db69becc490_0, 0;
    %load/vec4 v0x5db69becc3f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5db69becc780_0, 0;
    %load/vec4 v0x5db69becc630_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %jmp/0xz  T_4.8, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x5db69becc550_0, 0;
    %jmp T_4.9;
T_4.8 ;
    %load/vec4 v0x5db69becc630_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5db69becc630_0, 0;
T_4.9 ;
    %jmp T_4.7;
T_4.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5db69becc780_0, 0;
T_4.7 ;
    %jmp T_4.5;
T_4.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5db69becc780_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5db69becc490_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x5db69becc550_0, 0;
    %jmp T_4.5;
T_4.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5db69becc490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5db69becc780_0, 0;
    %jmp T_4.5;
T_4.5 ;
    %pop/vec4 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5db69bec6b80;
T_5 ;
    %wait E_0x5db69be51090;
    %load/vec4 v0x5db69bec7a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x5db69bec79a0_0;
    %ix/getv 3, v0x5db69bec7870_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5db69be96f70, 0, 4;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5db69bec6b80;
T_6 ;
    %wait E_0x5db69be50b50;
    %ix/getv 4, v0x5db69be948e0_0;
    %load/vec4a v0x5db69be96f70, 4;
    %store/vec4 v0x5db69be92250_0, 0, 8;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x5db69bec7c00;
T_7 ;
    %wait E_0x5db69be51090;
    %load/vec4 v0x5db69bec8f90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x5db69bec8ec0_0;
    %ix/getv 3, v0x5db69bec8db0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5db69bec8170, 0, 4;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5db69bec7c00;
T_8 ;
    %wait E_0x5db69be24b70;
    %ix/getv 4, v0x5db69bec8c20_0;
    %load/vec4a v0x5db69bec8170, 4;
    %store/vec4 v0x5db69bec8cf0_0, 0, 8;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x5db69bec90e0;
T_9 ;
    %wait E_0x5db69be51090;
    %load/vec4 v0x5db69beca600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x5db69beca4f0_0;
    %ix/getv 3, v0x5db69beca390_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5db69bec96f0, 0, 4;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5db69bec90e0;
T_10 ;
    %wait E_0x5db69bec9390;
    %ix/getv 4, v0x5db69beca1c0_0;
    %load/vec4a v0x5db69bec96f0, 4;
    %store/vec4 v0x5db69beca2b0_0, 0, 8;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x5db69beca7f0;
T_11 ;
    %wait E_0x5db69be51090;
    %load/vec4 v0x5db69becbbc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x5db69becbb00_0;
    %ix/getv 3, v0x5db69becb9f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5db69becada0, 0, 4;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x5db69beca7f0;
T_12 ;
    %wait E_0x5db69becaa70;
    %ix/getv 4, v0x5db69becb870_0;
    %load/vec4a v0x5db69becada0, 4;
    %store/vec4 v0x5db69becb910_0, 0, 8;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x5db69bece9b0;
T_13 ;
    %wait E_0x5db69becc1f0;
    %load/vec4 v0x5db69becf470_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x5db69becef60_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x5db69becf020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x5db69becef60_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0x5db69becf1b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %load/vec4 v0x5db69becef60_0;
    %load/vec4 v0x5db69becf320_0;
    %pad/s 20;
    %add;
    %assign/vec4 v0x5db69becef60_0, 0;
T_13.4 ;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x5db69becf710;
T_14 ;
    %wait E_0x5db69becc1f0;
    %load/vec4 v0x5db69bed01a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x5db69becfc30_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x5db69becfcf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x5db69becfc30_0, 0;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0x5db69becfe80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %load/vec4 v0x5db69becfc30_0;
    %load/vec4 v0x5db69bed0030_0;
    %pad/s 20;
    %add;
    %assign/vec4 v0x5db69becfc30_0, 0;
T_14.4 ;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x5db69bed0400;
T_15 ;
    %wait E_0x5db69becc1f0;
    %load/vec4 v0x5db69bed0e30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x5db69bed0910_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x5db69bed09d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x5db69bed0910_0, 0;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0x5db69bed0b60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %load/vec4 v0x5db69bed0910_0;
    %load/vec4 v0x5db69bed0cc0_0;
    %pad/s 20;
    %add;
    %assign/vec4 v0x5db69bed0910_0, 0;
T_15.4 ;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x5db69bed1090;
T_16 ;
    %wait E_0x5db69becc1f0;
    %load/vec4 v0x5db69bed1b30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x5db69bed1580_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x5db69bed1640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x5db69bed1580_0, 0;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v0x5db69bed1860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %load/vec4 v0x5db69bed1580_0;
    %load/vec4 v0x5db69bed19c0_0;
    %pad/s 20;
    %add;
    %assign/vec4 v0x5db69bed1580_0, 0;
T_16.4 ;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x5db69becccb0;
T_17 ;
    %wait E_0x5db69be51750;
    %load/vec4 v0x5db69becd0f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %load/vec4 v0x5db69becd1f0_0;
    %cmpi/s 127, 0, 20;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_17.4, 5;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x5db69becd2d0_0, 0, 8;
    %jmp T_17.5;
T_17.4 ;
    %load/vec4 v0x5db69becd1f0_0;
    %pad/s 32;
    %cmpi/s 4294967168, 0, 32;
    %jmp/0xz  T_17.6, 5;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x5db69becd2d0_0, 0, 8;
    %jmp T_17.7;
T_17.6 ;
    %load/vec4 v0x5db69becd1f0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5db69becd2d0_0, 0, 8;
T_17.7 ;
T_17.5 ;
    %jmp T_17.3;
T_17.0 ;
    %load/vec4 v0x5db69becd1f0_0;
    %pad/s 32;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_17.8, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5db69becd2d0_0, 0, 8;
    %jmp T_17.9;
T_17.8 ;
    %load/vec4 v0x5db69becd1f0_0;
    %cmpi/s 127, 0, 20;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_17.10, 5;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x5db69becd2d0_0, 0, 8;
    %jmp T_17.11;
T_17.10 ;
    %load/vec4 v0x5db69becd1f0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5db69becd2d0_0, 0, 8;
T_17.11 ;
T_17.9 ;
    %jmp T_17.3;
T_17.1 ;
    %load/vec4 v0x5db69becd1f0_0;
    %pad/s 32;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_17.12, 5;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x5db69becd2d0_0, 0, 8;
    %jmp T_17.13;
T_17.12 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5db69becd2d0_0, 0, 8;
T_17.13 ;
    %jmp T_17.3;
T_17.3 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x5db69becd410;
T_18 ;
    %wait E_0x5db69becd790;
    %load/vec4 v0x5db69becd810_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_18.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_18.1, 6;
    %load/vec4 v0x5db69becd8f0_0;
    %cmpi/s 127, 0, 20;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_18.4, 5;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x5db69becd9b0_0, 0, 8;
    %jmp T_18.5;
T_18.4 ;
    %load/vec4 v0x5db69becd8f0_0;
    %pad/s 32;
    %cmpi/s 4294967168, 0, 32;
    %jmp/0xz  T_18.6, 5;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x5db69becd9b0_0, 0, 8;
    %jmp T_18.7;
T_18.6 ;
    %load/vec4 v0x5db69becd8f0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5db69becd9b0_0, 0, 8;
T_18.7 ;
T_18.5 ;
    %jmp T_18.3;
T_18.0 ;
    %load/vec4 v0x5db69becd8f0_0;
    %pad/s 32;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_18.8, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5db69becd9b0_0, 0, 8;
    %jmp T_18.9;
T_18.8 ;
    %load/vec4 v0x5db69becd8f0_0;
    %cmpi/s 127, 0, 20;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_18.10, 5;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x5db69becd9b0_0, 0, 8;
    %jmp T_18.11;
T_18.10 ;
    %load/vec4 v0x5db69becd8f0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5db69becd9b0_0, 0, 8;
T_18.11 ;
T_18.9 ;
    %jmp T_18.3;
T_18.1 ;
    %load/vec4 v0x5db69becd8f0_0;
    %pad/s 32;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_18.12, 5;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x5db69becd9b0_0, 0, 8;
    %jmp T_18.13;
T_18.12 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5db69becd9b0_0, 0, 8;
T_18.13 ;
    %jmp T_18.3;
T_18.3 ;
    %pop/vec4 1;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x5db69becdaf0;
T_19 ;
    %wait E_0x5db69becde80;
    %load/vec4 v0x5db69becdf00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_19.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_19.1, 6;
    %load/vec4 v0x5db69bece030_0;
    %cmpi/s 127, 0, 20;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_19.4, 5;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x5db69bece110_0, 0, 8;
    %jmp T_19.5;
T_19.4 ;
    %load/vec4 v0x5db69bece030_0;
    %pad/s 32;
    %cmpi/s 4294967168, 0, 32;
    %jmp/0xz  T_19.6, 5;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x5db69bece110_0, 0, 8;
    %jmp T_19.7;
T_19.6 ;
    %load/vec4 v0x5db69bece030_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5db69bece110_0, 0, 8;
T_19.7 ;
T_19.5 ;
    %jmp T_19.3;
T_19.0 ;
    %load/vec4 v0x5db69bece030_0;
    %pad/s 32;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_19.8, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5db69bece110_0, 0, 8;
    %jmp T_19.9;
T_19.8 ;
    %load/vec4 v0x5db69bece030_0;
    %cmpi/s 127, 0, 20;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_19.10, 5;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x5db69bece110_0, 0, 8;
    %jmp T_19.11;
T_19.10 ;
    %load/vec4 v0x5db69bece030_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5db69bece110_0, 0, 8;
T_19.11 ;
T_19.9 ;
    %jmp T_19.3;
T_19.1 ;
    %load/vec4 v0x5db69bece030_0;
    %pad/s 32;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_19.12, 5;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x5db69bece110_0, 0, 8;
    %jmp T_19.13;
T_19.12 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5db69bece110_0, 0, 8;
T_19.13 ;
    %jmp T_19.3;
T_19.3 ;
    %pop/vec4 1;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x5db69bece250;
T_20 ;
    %wait E_0x5db69bece600;
    %load/vec4 v0x5db69bece680_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_20.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_20.1, 6;
    %load/vec4 v0x5db69bece760_0;
    %cmpi/s 127, 0, 20;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_20.4, 5;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x5db69bece840_0, 0, 8;
    %jmp T_20.5;
T_20.4 ;
    %load/vec4 v0x5db69bece760_0;
    %pad/s 32;
    %cmpi/s 4294967168, 0, 32;
    %jmp/0xz  T_20.6, 5;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x5db69bece840_0, 0, 8;
    %jmp T_20.7;
T_20.6 ;
    %load/vec4 v0x5db69bece760_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5db69bece840_0, 0, 8;
T_20.7 ;
T_20.5 ;
    %jmp T_20.3;
T_20.0 ;
    %load/vec4 v0x5db69bece760_0;
    %pad/s 32;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_20.8, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5db69bece840_0, 0, 8;
    %jmp T_20.9;
T_20.8 ;
    %load/vec4 v0x5db69bece760_0;
    %cmpi/s 127, 0, 20;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_20.10, 5;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x5db69bece840_0, 0, 8;
    %jmp T_20.11;
T_20.10 ;
    %load/vec4 v0x5db69bece760_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5db69bece840_0, 0, 8;
T_20.11 ;
T_20.9 ;
    %jmp T_20.3;
T_20.1 ;
    %load/vec4 v0x5db69bece760_0;
    %pad/s 32;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_20.12, 5;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x5db69bece840_0, 0, 8;
    %jmp T_20.13;
T_20.12 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5db69bece840_0, 0, 8;
T_20.13 ;
    %jmp T_20.3;
T_20.3 ;
    %pop/vec4 1;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x5db69becc9b0;
T_21 ;
    %wait E_0x5db69becc1f0;
    %load/vec4 v0x5db69bed2870_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5db69bed29b0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x5db69bed2910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5db69bed29b0_0, 0;
    %jmp T_21.3;
T_21.2 ;
    %load/vec4 v0x5db69bed2360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.4, 8;
    %load/vec4 v0x5db69bed29b0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5db69bed29b0_0, 0;
T_21.4 ;
T_21.3 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x5db69bed3f80;
T_22 ;
    %wait E_0x5db69bed4680;
    %load/vec4 v0x5db69bed4b50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5db69bed4940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5db69bed4c10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5db69bed4ea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5db69bed4de0_0, 0;
    %pushi/vec4 0, 0, 14;
    %assign/vec4 v0x5db69bed4880_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5db69bed47a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5db69bed4a20_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x5db69bed4940_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_22.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_22.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_22.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_22.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_22.6, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5db69bed4940_0, 0;
    %jmp T_22.8;
T_22.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5db69bed4c10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5db69bed4ea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5db69bed4de0_0, 0;
    %pushi/vec4 0, 0, 14;
    %assign/vec4 v0x5db69bed4880_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5db69bed47a0_0, 0;
    %load/vec4 v0x5db69bed4f60_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_22.9, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5db69bed4c10_0, 0;
    %load/vec4 v0x5db69bed4cd0_0;
    %assign/vec4 v0x5db69bed4a20_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x5db69bed4940_0, 0;
T_22.9 ;
    %jmp T_22.8;
T_22.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5db69bed4ea0_0, 0;
    %load/vec4 v0x5db69bed4880_0;
    %pad/u 32;
    %cmpi/u 10, 0, 32;
    %jmp/0xz  T_22.11, 5;
    %load/vec4 v0x5db69bed4880_0;
    %addi 1, 0, 14;
    %assign/vec4 v0x5db69bed4880_0, 0;
    %jmp T_22.12;
T_22.11 ;
    %pushi/vec4 0, 0, 14;
    %assign/vec4 v0x5db69bed4880_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5db69bed4940_0, 0;
T_22.12 ;
    %jmp T_22.8;
T_22.4 ;
    %load/vec4 v0x5db69bed4a20_0;
    %load/vec4 v0x5db69bed47a0_0;
    %part/u 1;
    %assign/vec4 v0x5db69bed4ea0_0, 0;
    %load/vec4 v0x5db69bed4880_0;
    %pad/u 32;
    %cmpi/u 10, 0, 32;
    %jmp/0xz  T_22.13, 5;
    %load/vec4 v0x5db69bed4880_0;
    %addi 1, 0, 14;
    %assign/vec4 v0x5db69bed4880_0, 0;
    %jmp T_22.14;
T_22.13 ;
    %pushi/vec4 0, 0, 14;
    %assign/vec4 v0x5db69bed4880_0, 0;
    %load/vec4 v0x5db69bed47a0_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %jmp/0xz  T_22.15, 5;
    %load/vec4 v0x5db69bed47a0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x5db69bed47a0_0, 0;
    %jmp T_22.16;
T_22.15 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5db69bed47a0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x5db69bed4940_0, 0;
T_22.16 ;
T_22.14 ;
    %jmp T_22.8;
T_22.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5db69bed4ea0_0, 0;
    %load/vec4 v0x5db69bed4880_0;
    %pad/u 32;
    %cmpi/u 10, 0, 32;
    %jmp/0xz  T_22.17, 5;
    %load/vec4 v0x5db69bed4880_0;
    %addi 1, 0, 14;
    %assign/vec4 v0x5db69bed4880_0, 0;
    %jmp T_22.18;
T_22.17 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5db69bed4de0_0, 0;
    %pushi/vec4 0, 0, 14;
    %assign/vec4 v0x5db69bed4880_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x5db69bed4940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5db69bed4c10_0, 0;
T_22.18 ;
    %jmp T_22.8;
T_22.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5db69bed4de0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5db69bed4940_0, 0;
    %jmp T_22.8;
T_22.8 ;
    %pop/vec4 1;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x5db69bec6980;
T_23 ;
    %wait E_0x5db69becc1f0;
    %load/vec4 v0x5db69bed5690_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5db69bed5d60_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5db69bed5b80_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5db69bed5d60_0, 0;
    %load/vec4 v0x5db69bed5900_0;
    %load/vec4 v0x5db69bed62a0_0;
    %nor/r;
    %and;
    %load/vec4 v0x5db69bed5a40_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x5db69bed5b80_0, 0;
T_23.2 ;
    %load/vec4 v0x5db69bed5b80_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_23.4, 4;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x5db69bed5b80_0, 0;
    %jmp T_23.5;
T_23.4 ;
    %load/vec4 v0x5db69bed5b80_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_23.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5db69bed5d60_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5db69bed5b80_0, 0;
T_23.6 ;
T_23.5 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x5db69beaafd0;
T_24 ;
    %delay 5000, 0;
    %load/vec4 v0x5db69bed66a0_0;
    %inv;
    %store/vec4 v0x5db69bed66a0_0, 0, 1;
    %jmp T_24;
    .thread T_24;
    .scope S_0x5db69beaafd0;
T_25 ;
    %vpi_call 2 67 "$dumpfile", "full_system.vcd" {0 0 0};
    %vpi_call 2 68 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5db69beaafd0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5db69bed66a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5db69bed6840_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5db69bed6a20_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5db69bed6840_0, 0, 1;
    %delay 100000, 0;
    %vpi_call 2 79 "$display", "--- PHASE 1: Loading Weights (Simulating Python) ---" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5db69bed6c50_0, 0, 32;
T_25.0 ;
    %load/vec4 v0x5db69bed6c50_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_25.1, 5;
    %load/vec4 v0x5db69bed6c50_0;
    %addi 1, 0, 32;
    %pad/s 8;
    %store/vec4 v0x5db69be98610_0, 0, 8;
    %fork TD_top_accelerator_tb.send_byte_to_fpga, S_0x5db69be78aa0;
    %join;
    %delay 1000000, 0;
    %load/vec4 v0x5db69bed6c50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5db69bed6c50_0, 0, 32;
    %jmp T_25.0;
T_25.1 ;
    %vpi_call 2 87 "$display", "Weights Loaded!" {0 0 0};
    %vpi_call 2 90 "$display", "--- PHASE 2: Sending Pixel Data & Listening ---" {0 0 0};
    %fork t_1, S_0x5db69beaafd0;
    %fork t_2, S_0x5db69beaafd0;
    %join;
    %join;
    %jmp t_0;
t_1 ;
    %delay 100000, 0;
    %pushi/vec4 10, 0, 8;
    %store/vec4 v0x5db69be98610_0, 0, 8;
    %fork TD_top_accelerator_tb.send_byte_to_fpga, S_0x5db69be78aa0;
    %join;
    %end;
t_2 ;
    %fork TD_top_accelerator_tb.wait_and_receive_byte, S_0x5db69bed63f0;
    %join;
    %end;
    .scope S_0x5db69beaafd0;
t_0 ;
    %delay 1000000, 0;
    %vpi_call 2 111 "$finish" {0 0 0};
    %end;
    .thread T_25;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "top_accelerator_tb.v";
    "top_accelerator.v";
    "weight_memory.v";
    "control_fsm.v";
    "hidden_layer.v";
    "activation_unit.v";
    "mac_unit.v";
    "uart_rx.v";
    "uart_tx.v";
