// Seed: 2989254147
module module_0;
  logic [-1 : -1 'h0] id_1;
  ;
  wire id_2;
endmodule
module module_1 #(
    parameter id_4 = 32'd73
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5
);
  input wire id_5;
  inout wire _id_4;
  output wire id_3;
  output logic [7:0] id_2;
  output wire id_1;
  logic [id_4 : -1] id_6;
  assign id_2[-1] = ~id_6;
  assign id_6[1]  = -1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input  wand  id_0,
    output uwire id_1
);
endmodule
module module_3 (
    input wire id_0,
    output wand id_1,
    output wire id_2,
    input tri0 id_3,
    input tri id_4,
    input tri0 id_5,
    input wand id_6,
    output supply1 id_7,
    input wor id_8,
    input supply0 id_9,
    output wand id_10,
    input wand id_11,
    output supply1 id_12,
    output supply0 id_13,
    input wand id_14,
    input wire id_15,
    input wor id_16,
    output supply0 id_17,
    input supply1 id_18,
    input tri id_19,
    output wire id_20,
    output wor id_21,
    input wor id_22,
    input uwire id_23,
    output tri1 id_24,
    input supply0 id_25,
    output uwire id_26,
    input tri0 id_27,
    input supply1 id_28,
    output wor id_29,
    output wire id_30,
    input tri0 id_31,
    output wire id_32,
    output tri0 id_33
);
  module_2 modCall_1 (
      id_4,
      id_12
  );
  assign modCall_1.id_0 = 0;
  id_35 :
  assert property (@(negedge id_0) id_4)
  else $unsigned(16);
  ;
  wire [1 : 1 'h0] id_36;
endmodule
