INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andre/OneDrive - AP Hogeschool Antwerpen/school 2021-2022/dsd/project_1/project_1.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_1_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andre/OneDrive - AP Hogeschool Antwerpen/school 2021-2022/dsd/project_1/project_1.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andre/OneDrive - AP Hogeschool Antwerpen/school 2021-2022/dsd/project_1/project_1.srcs/sources_1/new/BCD_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andre/OneDrive - AP Hogeschool Antwerpen/school 2021-2022/dsd/project_1/project_1.srcs/sources_1/new/anode_controler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module anode_controler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andre/OneDrive - AP Hogeschool Antwerpen/school 2021-2022/dsd/project_1/project_1.srcs/sources_1/new/button_select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module button_select
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andre/OneDrive - AP Hogeschool Antwerpen/school 2021-2022/dsd/project_1/project_1.srcs/sources_1/new/buttonpress.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buttonpress
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andre/OneDrive - AP Hogeschool Antwerpen/school 2021-2022/dsd/project_1/project_1.srcs/sources_1/new/refreshcounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module refreshcounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andre/OneDrive - AP Hogeschool Antwerpen/school 2021-2022/dsd/project_1/project_1.srcs/sources_1/new/segment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andre/OneDrive - AP Hogeschool Antwerpen/school 2021-2022/dsd/project_1/project_1.srcs/sources_1/new/vga_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGA_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andre/OneDrive - AP Hogeschool Antwerpen/school 2021-2022/dsd/project_1/project_1.srcs/sources_1/new/vga_img.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_img
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andre/OneDrive - AP Hogeschool Antwerpen/school 2021-2022/dsd/project_1/project_1.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
