{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1725301841441 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1725301841444 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep  2 15:30:41 2024 " "Processing started: Mon Sep  2 15:30:41 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1725301841444 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725301841444 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off de0n-neorv32-sdram-qsys -c de0n-neorv32-sdram-qsys " "Command: quartus_map --read_settings_files=on --write_settings_files=off de0n-neorv32-sdram-qsys -c de0n-neorv32-sdram-qsys" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725301841444 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1725301841639 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1725301841639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/pll/pll_sys.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/pll/pll_sys.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_sys-SYN " "Found design unit 1: pll_sys-SYN" {  } { { "src/pll/pll_sys.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/src/pll/pll_sys.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725301846242 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll_sys " "Found entity 1: pll_sys" {  } { { "src/pll/pll_sys.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/src/pll/pll_sys.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725301846242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725301846242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_package.vhd 4 0 " "Found 4 design units, including 0 entities, in source file /home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_package (neorv32) " "Found design unit 1: neorv32_package (neorv32)" {  } { { "../../../neorv32/rtl/core/neorv32_package.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_package.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725301846244 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 neorv32_package-body " "Found design unit 2: neorv32_package-body" {  } { { "../../../neorv32/rtl/core/neorv32_package.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_package.vhd" 926 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725301846244 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 neorv32_bootloader_image (neorv32) " "Found design unit 3: neorv32_bootloader_image (neorv32)" {  } { { "../../../neorv32/rtl/core/neorv32_package.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_package.vhd" 1200 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725301846244 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 neorv32_application_image (neorv32) " "Found design unit 4: neorv32_application_image (neorv32)" {  } { { "../../../neorv32/rtl/core/neorv32_package.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_package.vhd" 1217 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725301846244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725301846244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_application_image.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_application_image.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_application_image-body " "Found design unit 1: neorv32_application_image-body" {  } { { "../../../neorv32/rtl/core/neorv32_application_image.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_application_image.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725301846244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725301846244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_bootloader_image.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_bootloader_image.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_bootloader_image-body " "Found design unit 1: neorv32_bootloader_image-body" {  } { { "../../../neorv32/rtl/core/neorv32_bootloader_image.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_bootloader_image.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725301846245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725301846245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_dmem.entity.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_dmem.entity.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 neorv32_dmem " "Found entity 1: neorv32_dmem" {  } { { "../../../neorv32/rtl/core/neorv32_dmem.entity.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_dmem.entity.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725301846245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725301846245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_imem.entity.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_imem.entity.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 neorv32_imem " "Found entity 1: neorv32_imem" {  } { { "../../../neorv32/rtl/core/neorv32_imem.entity.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_imem.entity.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725301846245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725301846245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/mem/neorv32_dmem.default.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/mem/neorv32_dmem.default.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_dmem-neorv32_dmem_rtl " "Found design unit 1: neorv32_dmem-neorv32_dmem_rtl" {  } { { "../../../neorv32/rtl/core/mem/neorv32_dmem.default.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/mem/neorv32_dmem.default.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725301846245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725301846245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/mem/neorv32_imem.default.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/mem/neorv32_imem.default.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_imem-neorv32_imem_rtl " "Found design unit 1: neorv32_imem-neorv32_imem_rtl" {  } { { "../../../neorv32/rtl/core/mem/neorv32_imem.default.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/mem/neorv32_imem.default.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725301846246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725301846246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_top-neorv32_top_rtl " "Found design unit 1: neorv32_top-neorv32_top_rtl" {  } { { "../../../neorv32/rtl/core/neorv32_top.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_top.vhd" 253 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725301846247 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_top " "Found entity 1: neorv32_top" {  } { { "../../../neorv32/rtl/core/neorv32_top.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_top.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725301846247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725301846247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_boot_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_boot_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_boot_rom-neorv32_boot_rom_rtl " "Found design unit 1: neorv32_boot_rom-neorv32_boot_rom_rtl" {  } { { "../../../neorv32/rtl/core/neorv32_boot_rom.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_boot_rom.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725301846248 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_boot_rom " "Found entity 1: neorv32_boot_rom" {  } { { "../../../neorv32/rtl/core/neorv32_boot_rom.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_boot_rom.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725301846248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725301846248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_cfs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_cfs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cfs-neorv32_cfs_rtl " "Found design unit 1: neorv32_cfs-neorv32_cfs_rtl" {  } { { "../../../neorv32/rtl/core/neorv32_cfs.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_cfs.vhd" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725301846248 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cfs " "Found entity 1: neorv32_cfs" {  } { { "../../../neorv32/rtl/core/neorv32_cfs.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_cfs.vhd" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725301846248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725301846248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cpu-neorv32_cpu_rtl " "Found design unit 1: neorv32_cpu-neorv32_cpu_rtl" {  } { { "../../../neorv32/rtl/core/neorv32_cpu.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_cpu.vhd" 98 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725301846249 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cpu " "Found entity 1: neorv32_cpu" {  } { { "../../../neorv32/rtl/core/neorv32_cpu.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_cpu.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725301846249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725301846249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_cpu_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_cpu_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cpu_alu-neorv32_cpu_cpu_rtl " "Found design unit 1: neorv32_cpu_alu-neorv32_cpu_cpu_rtl" {  } { { "../../../neorv32/rtl/core/neorv32_cpu_alu.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_cpu_alu.vhd" 82 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725301846249 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cpu_alu " "Found entity 1: neorv32_cpu_alu" {  } { { "../../../neorv32/rtl/core/neorv32_cpu_alu.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_cpu_alu.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725301846249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725301846249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_cpu_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_cpu_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cpu_control-neorv32_cpu_control_rtl " "Found design unit 1: neorv32_cpu_control-neorv32_cpu_control_rtl" {  } { { "../../../neorv32/rtl/core/neorv32_cpu_control.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_cpu_control.vhd" 127 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725301846252 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cpu_control " "Found entity 1: neorv32_cpu_control" {  } { { "../../../neorv32/rtl/core/neorv32_cpu_control.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_cpu_control.vhd" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725301846252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725301846252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_cpu_cp_bitmanip.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_cpu_cp_bitmanip.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cpu_cp_bitmanip-neorv32_cpu_cp_bitmanip_rtl " "Found design unit 1: neorv32_cpu_cp_bitmanip-neorv32_cpu_cp_bitmanip_rtl" {  } { { "../../../neorv32/rtl/core/neorv32_cpu_cp_bitmanip.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_cpu_cp_bitmanip.vhd" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725301846253 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cpu_cp_bitmanip " "Found entity 1: neorv32_cpu_cp_bitmanip" {  } { { "../../../neorv32/rtl/core/neorv32_cpu_cp_bitmanip.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_cpu_cp_bitmanip.vhd" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725301846253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725301846253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_cpu_cp_cfu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_cpu_cp_cfu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cpu_cp_cfu-neorv32_cpu_cp_cfu_rtl " "Found design unit 1: neorv32_cpu_cp_cfu-neorv32_cpu_cp_cfu_rtl" {  } { { "../../../neorv32/rtl/core/neorv32_cpu_cp_cfu.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_cpu_cp_cfu.vhd" 69 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725301846254 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cpu_cp_cfu " "Found entity 1: neorv32_cpu_cp_cfu" {  } { { "../../../neorv32/rtl/core/neorv32_cpu_cp_cfu.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_cpu_cp_cfu.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725301846254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725301846254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd 6 3 " "Found 6 design units, including 3 entities, in source file /home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cpu_cp_fpu-neorv32_cpu_cp_fpu_rtl " "Found design unit 1: neorv32_cpu_cp_fpu-neorv32_cpu_cp_fpu_rtl" {  } { { "../../../neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd" 81 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725301846256 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 neorv32_cpu_cp_fpu_normalizer-neorv32_cpu_cp_fpu_normalizer_rtl " "Found design unit 2: neorv32_cpu_cp_fpu_normalizer-neorv32_cpu_cp_fpu_normalizer_rtl" {  } { { "../../../neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd" 1272 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725301846256 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 neorv32_cpu_cp_fpu_f2i-neorv32_cpu_cp_fpu_f2i_rtl " "Found design unit 3: neorv32_cpu_cp_fpu_f2i-neorv32_cpu_cp_fpu_f2i_rtl" {  } { { "../../../neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd" 1671 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725301846256 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cpu_cp_fpu " "Found entity 1: neorv32_cpu_cp_fpu" {  } { { "../../../neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725301846256 ""} { "Info" "ISGN_ENTITY_NAME" "2 neorv32_cpu_cp_fpu_normalizer " "Found entity 2: neorv32_cpu_cp_fpu_normalizer" {  } { { "../../../neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd" 1249 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725301846256 ""} { "Info" "ISGN_ENTITY_NAME" "3 neorv32_cpu_cp_fpu_f2i " "Found entity 3: neorv32_cpu_cp_fpu_f2i" {  } { { "../../../neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd" 1650 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725301846256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725301846256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_cpu_cp_muldiv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_cpu_cp_muldiv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cpu_cp_muldiv-neorv32_cpu_cp_muldiv_rtl " "Found design unit 1: neorv32_cpu_cp_muldiv-neorv32_cpu_cp_muldiv_rtl" {  } { { "../../../neorv32/rtl/core/neorv32_cpu_cp_muldiv.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_cpu_cp_muldiv.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725301846257 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cpu_cp_muldiv " "Found entity 1: neorv32_cpu_cp_muldiv" {  } { { "../../../neorv32/rtl/core/neorv32_cpu_cp_muldiv.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_cpu_cp_muldiv.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725301846257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725301846257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_cpu_cp_shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_cpu_cp_shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cpu_cp_shifter-neorv32_cpu_cp_shifter_rtl " "Found design unit 1: neorv32_cpu_cp_shifter-neorv32_cpu_cp_shifter_rtl" {  } { { "../../../neorv32/rtl/core/neorv32_cpu_cp_shifter.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_cpu_cp_shifter.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725301846257 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cpu_cp_shifter " "Found entity 1: neorv32_cpu_cp_shifter" {  } { { "../../../neorv32/rtl/core/neorv32_cpu_cp_shifter.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_cpu_cp_shifter.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725301846257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725301846257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_cpu_decompressor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_cpu_decompressor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cpu_decompressor-neorv32_cpu_decompressor_rtl " "Found design unit 1: neorv32_cpu_decompressor-neorv32_cpu_decompressor_rtl" {  } { { "../../../neorv32/rtl/core/neorv32_cpu_decompressor.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_cpu_decompressor.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725301846258 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cpu_decompressor " "Found entity 1: neorv32_cpu_decompressor" {  } { { "../../../neorv32/rtl/core/neorv32_cpu_decompressor.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_cpu_decompressor.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725301846258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725301846258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_cpu_lsu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_cpu_lsu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cpu_lsu-neorv32_cpu_lsu_rtl " "Found design unit 1: neorv32_cpu_lsu-neorv32_cpu_lsu_rtl" {  } { { "../../../neorv32/rtl/core/neorv32_cpu_lsu.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_cpu_lsu.vhd" 69 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725301846258 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cpu_lsu " "Found entity 1: neorv32_cpu_lsu" {  } { { "../../../neorv32/rtl/core/neorv32_cpu_lsu.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_cpu_lsu.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725301846258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725301846258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_cpu_pmp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_cpu_pmp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cpu_pmp-neorv32_cpu_pmp_rtl " "Found design unit 1: neorv32_cpu_pmp-neorv32_cpu_pmp_rtl" {  } { { "../../../neorv32/rtl/core/neorv32_cpu_pmp.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_cpu_pmp.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725301846259 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cpu_pmp " "Found entity 1: neorv32_cpu_pmp" {  } { { "../../../neorv32/rtl/core/neorv32_cpu_pmp.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_cpu_pmp.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725301846259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725301846259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_cpu_regfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_cpu_regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cpu_regfile-neorv32_cpu_regfile_rtl " "Found design unit 1: neorv32_cpu_regfile-neorv32_cpu_regfile_rtl" {  } { { "../../../neorv32/rtl/core/neorv32_cpu_regfile.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_cpu_regfile.vhd" 77 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725301846260 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cpu_regfile " "Found entity 1: neorv32_cpu_regfile" {  } { { "../../../neorv32/rtl/core/neorv32_cpu_regfile.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_cpu_regfile.vhd" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725301846260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725301846260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_crc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_crc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_crc-neorv32_crc_rtl " "Found design unit 1: neorv32_crc-neorv32_crc_rtl" {  } { { "../../../neorv32/rtl/core/neorv32_crc.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_crc.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725301846260 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_crc " "Found entity 1: neorv32_crc" {  } { { "../../../neorv32/rtl/core/neorv32_crc.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_crc.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725301846260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725301846260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_dcache.vhd 4 2 " "Found 4 design units, including 2 entities, in source file /home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_dcache.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_dcache-neorv32_dcache_rtl " "Found design unit 1: neorv32_dcache-neorv32_dcache_rtl" {  } { { "../../../neorv32/rtl/core/neorv32_dcache.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_dcache.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725301846261 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 neorv32_dcache_memory-neorv32_dcache_memory_rtl " "Found design unit 2: neorv32_dcache_memory-neorv32_dcache_memory_rtl" {  } { { "../../../neorv32/rtl/core/neorv32_dcache.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_dcache.vhd" 403 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725301846261 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_dcache " "Found entity 1: neorv32_dcache" {  } { { "../../../neorv32/rtl/core/neorv32_dcache.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_dcache.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725301846261 ""} { "Info" "ISGN_ENTITY_NAME" "2 neorv32_dcache_memory " "Found entity 2: neorv32_dcache_memory" {  } { { "../../../neorv32/rtl/core/neorv32_dcache.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_dcache.vhd" 379 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725301846261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725301846261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_debug_dm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_debug_dm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_debug_dm-neorv32_debug_dm_rtl " "Found design unit 1: neorv32_debug_dm-neorv32_debug_dm_rtl" {  } { { "../../../neorv32/rtl/core/neorv32_debug_dm.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_debug_dm.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725301846262 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_debug_dm " "Found entity 1: neorv32_debug_dm" {  } { { "../../../neorv32/rtl/core/neorv32_debug_dm.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_debug_dm.vhd" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725301846262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725301846262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_debug_dtm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_debug_dtm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_debug_dtm-neorv32_debug_dtm_rtl " "Found design unit 1: neorv32_debug_dtm-neorv32_debug_dtm_rtl" {  } { { "../../../neorv32/rtl/core/neorv32_debug_dtm.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_debug_dtm.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725301846262 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_debug_dtm " "Found entity 1: neorv32_debug_dtm" {  } { { "../../../neorv32/rtl/core/neorv32_debug_dtm.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_debug_dtm.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725301846262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725301846262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_dma.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_dma.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_dma-neorv32_dma_rtl " "Found design unit 1: neorv32_dma-neorv32_dma_rtl" {  } { { "../../../neorv32/rtl/core/neorv32_dma.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_dma.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725301846263 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_dma " "Found entity 1: neorv32_dma" {  } { { "../../../neorv32/rtl/core/neorv32_dma.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_dma.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725301846263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725301846263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_fifo-neorv32_fifo_rtl " "Found design unit 1: neorv32_fifo-neorv32_fifo_rtl" {  } { { "../../../neorv32/rtl/core/neorv32_fifo.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_fifo.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725301846263 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_fifo " "Found entity 1: neorv32_fifo" {  } { { "../../../neorv32/rtl/core/neorv32_fifo.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_fifo.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725301846263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725301846263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_gpio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_gpio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_gpio-neorv32_gpio_rtl " "Found design unit 1: neorv32_gpio-neorv32_gpio_rtl" {  } { { "../../../neorv32/rtl/core/neorv32_gpio.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_gpio.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725301846264 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_gpio " "Found entity 1: neorv32_gpio" {  } { { "../../../neorv32/rtl/core/neorv32_gpio.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_gpio.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725301846264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725301846264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_gptmr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_gptmr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_gptmr-neorv32_gptmr_rtl " "Found design unit 1: neorv32_gptmr-neorv32_gptmr_rtl" {  } { { "../../../neorv32/rtl/core/neorv32_gptmr.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_gptmr.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725301846264 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_gptmr " "Found entity 1: neorv32_gptmr" {  } { { "../../../neorv32/rtl/core/neorv32_gptmr.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_gptmr.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725301846264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725301846264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_icache.vhd 4 2 " "Found 4 design units, including 2 entities, in source file /home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_icache.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_icache-neorv32_icache_rtl " "Found design unit 1: neorv32_icache-neorv32_icache_rtl" {  } { { "../../../neorv32/rtl/core/neorv32_icache.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_icache.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725301846265 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 neorv32_icache_memory-neorv32_icache_memory_rtl " "Found design unit 2: neorv32_icache_memory-neorv32_icache_memory_rtl" {  } { { "../../../neorv32/rtl/core/neorv32_icache.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_icache.vhd" 376 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725301846265 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_icache " "Found entity 1: neorv32_icache" {  } { { "../../../neorv32/rtl/core/neorv32_icache.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_icache.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725301846265 ""} { "Info" "ISGN_ENTITY_NAME" "2 neorv32_icache_memory " "Found entity 2: neorv32_icache_memory" {  } { { "../../../neorv32/rtl/core/neorv32_icache.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_icache.vhd" 351 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725301846265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725301846265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_intercon.vhd 8 4 " "Found 8 design units, including 4 entities, in source file /home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_intercon.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_bus_switch-neorv32_bus_switch_rtl " "Found design unit 1: neorv32_bus_switch-neorv32_bus_switch_rtl" {  } { { "../../../neorv32/rtl/core/neorv32_intercon.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_intercon.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725301846266 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 neorv32_bus_gateway-neorv32_bus_gateway_rtl " "Found design unit 2: neorv32_bus_gateway-neorv32_bus_gateway_rtl" {  } { { "../../../neorv32/rtl/core/neorv32_intercon.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_intercon.vhd" 308 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725301846266 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 neorv32_bus_io_switch-neorv32_bus_io_switch_rtl " "Found design unit 3: neorv32_bus_io_switch-neorv32_bus_io_switch_rtl" {  } { { "../../../neorv32/rtl/core/neorv32_intercon.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_intercon.vhd" 574 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725301846266 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 neorv32_bus_reservation_set-neorv32_bus_reservation_set_rtl " "Found design unit 4: neorv32_bus_reservation_set-neorv32_bus_reservation_set_rtl" {  } { { "../../../neorv32/rtl/core/neorv32_intercon.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_intercon.vhd" 770 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725301846266 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_bus_switch " "Found entity 1: neorv32_bus_switch" {  } { { "../../../neorv32/rtl/core/neorv32_intercon.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_intercon.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725301846266 ""} { "Info" "ISGN_ENTITY_NAME" "2 neorv32_bus_gateway " "Found entity 2: neorv32_bus_gateway" {  } { { "../../../neorv32/rtl/core/neorv32_intercon.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_intercon.vhd" 259 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725301846266 ""} { "Info" "ISGN_ENTITY_NAME" "3 neorv32_bus_io_switch " "Found entity 3: neorv32_bus_io_switch" {  } { { "../../../neorv32/rtl/core/neorv32_intercon.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_intercon.vhd" 519 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725301846266 ""} { "Info" "ISGN_ENTITY_NAME" "4 neorv32_bus_reservation_set " "Found entity 4: neorv32_bus_reservation_set" {  } { { "../../../neorv32/rtl/core/neorv32_intercon.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_intercon.vhd" 749 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725301846266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725301846266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_mtime.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_mtime.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_mtime-neorv32_mtime_rtl " "Found design unit 1: neorv32_mtime-neorv32_mtime_rtl" {  } { { "../../../neorv32/rtl/core/neorv32_mtime.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_mtime.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725301846266 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_mtime " "Found entity 1: neorv32_mtime" {  } { { "../../../neorv32/rtl/core/neorv32_mtime.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_mtime.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725301846266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725301846266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_neoled.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_neoled.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_neoled-neorv32_neoled_rtl " "Found design unit 1: neorv32_neoled-neorv32_neoled_rtl" {  } { { "../../../neorv32/rtl/core/neorv32_neoled.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_neoled.vhd" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725301846267 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_neoled " "Found entity 1: neorv32_neoled" {  } { { "../../../neorv32/rtl/core/neorv32_neoled.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_neoled.vhd" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725301846267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725301846267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_onewire.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_onewire.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_onewire-neorv32_onewire_rtl " "Found design unit 1: neorv32_onewire-neorv32_onewire_rtl" {  } { { "../../../neorv32/rtl/core/neorv32_onewire.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_onewire.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725301846268 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_onewire " "Found entity 1: neorv32_onewire" {  } { { "../../../neorv32/rtl/core/neorv32_onewire.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_onewire.vhd" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725301846268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725301846268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_pwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_pwm-neorv32_pwm_rtl " "Found design unit 1: neorv32_pwm-neorv32_pwm_rtl" {  } { { "../../../neorv32/rtl/core/neorv32_pwm.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_pwm.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725301846268 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_pwm " "Found entity 1: neorv32_pwm" {  } { { "../../../neorv32/rtl/core/neorv32_pwm.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_pwm.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725301846268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725301846268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_sdi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_sdi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_sdi-neorv32_sdi_rtl " "Found design unit 1: neorv32_sdi-neorv32_sdi_rtl" {  } { { "../../../neorv32/rtl/core/neorv32_sdi.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_sdi.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725301846269 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_sdi " "Found entity 1: neorv32_sdi" {  } { { "../../../neorv32/rtl/core/neorv32_sdi.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_sdi.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725301846269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725301846269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_slink.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_slink.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_slink-neorv32_slink_rtl " "Found design unit 1: neorv32_slink-neorv32_slink_rtl" {  } { { "../../../neorv32/rtl/core/neorv32_slink.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_slink.vhd" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725301846269 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_slink " "Found entity 1: neorv32_slink" {  } { { "../../../neorv32/rtl/core/neorv32_slink.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_slink.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725301846269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725301846269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_spi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_spi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_spi-neorv32_spi_rtl " "Found design unit 1: neorv32_spi-neorv32_spi_rtl" {  } { { "../../../neorv32/rtl/core/neorv32_spi.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_spi.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725301846270 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_spi " "Found entity 1: neorv32_spi" {  } { { "../../../neorv32/rtl/core/neorv32_spi.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_spi.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725301846270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725301846270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_sysinfo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_sysinfo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_sysinfo-neorv32_sysinfo_rtl " "Found design unit 1: neorv32_sysinfo-neorv32_sysinfo_rtl" {  } { { "../../../neorv32/rtl/core/neorv32_sysinfo.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_sysinfo.vhd" 100 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725301846270 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_sysinfo " "Found entity 1: neorv32_sysinfo" {  } { { "../../../neorv32/rtl/core/neorv32_sysinfo.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_sysinfo.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725301846270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725301846270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_trng.vhd 6 3 " "Found 6 design units, including 3 entities, in source file /home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_trng.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_trng-neorv32_trng_rtl " "Found design unit 1: neorv32_trng-neorv32_trng_rtl" {  } { { "../../../neorv32/rtl/core/neorv32_trng.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_trng.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725301846271 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 neoTRNG-neoTRNG_rtl " "Found design unit 2: neoTRNG-neoTRNG_rtl" {  } { { "../../../neorv32/rtl/core/neorv32_trng.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_trng.vhd" 323 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725301846271 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 neoTRNG_cell-neoTRNG_cell_rtl " "Found design unit 3: neoTRNG_cell-neoTRNG_cell_rtl" {  } { { "../../../neorv32/rtl/core/neorv32_trng.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_trng.vhd" 650 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725301846271 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_trng " "Found entity 1: neorv32_trng" {  } { { "../../../neorv32/rtl/core/neorv32_trng.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_trng.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725301846271 ""} { "Info" "ISGN_ENTITY_NAME" "2 neoTRNG " "Found entity 2: neoTRNG" {  } { { "../../../neorv32/rtl/core/neorv32_trng.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_trng.vhd" 305 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725301846271 ""} { "Info" "ISGN_ENTITY_NAME" "3 neoTRNG_cell " "Found entity 3: neoTRNG_cell" {  } { { "../../../neorv32/rtl/core/neorv32_trng.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_trng.vhd" 634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725301846271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725301846271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_twi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_twi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_twi-neorv32_twi_rtl " "Found design unit 1: neorv32_twi-neorv32_twi_rtl" {  } { { "../../../neorv32/rtl/core/neorv32_twi.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_twi.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725301846272 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_twi " "Found entity 1: neorv32_twi" {  } { { "../../../neorv32/rtl/core/neorv32_twi.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_twi.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725301846272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725301846272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_uart-neorv32_uart_rtl " "Found design unit 1: neorv32_uart-neorv32_uart_rtl" {  } { { "../../../neorv32/rtl/core/neorv32_uart.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_uart.vhd" 82 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725301846273 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_uart " "Found entity 1: neorv32_uart" {  } { { "../../../neorv32/rtl/core/neorv32_uart.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_uart.vhd" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725301846273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725301846273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_wdt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_wdt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_wdt-neorv32_wdt_rtl " "Found design unit 1: neorv32_wdt-neorv32_wdt_rtl" {  } { { "../../../neorv32/rtl/core/neorv32_wdt.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_wdt.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725301846273 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_wdt " "Found entity 1: neorv32_wdt" {  } { { "../../../neorv32/rtl/core/neorv32_wdt.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_wdt.vhd" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725301846273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725301846273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_wishbone.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_wishbone.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_wishbone-neorv32_wishbone_rtl " "Found design unit 1: neorv32_wishbone-neorv32_wishbone_rtl" {  } { { "../../../neorv32/rtl/core/neorv32_wishbone.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_wishbone.vhd" 77 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725301846274 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_wishbone " "Found entity 1: neorv32_wishbone" {  } { { "../../../neorv32/rtl/core/neorv32_wishbone.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_wishbone.vhd" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725301846274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725301846274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_xip.vhd 4 2 " "Found 4 design units, including 2 entities, in source file /home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_xip.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_xip-neorv32_xip_rtl " "Found design unit 1: neorv32_xip-neorv32_xip_rtl" {  } { { "../../../neorv32/rtl/core/neorv32_xip.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_xip.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725301846275 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 neorv32_xip_phy-neorv32_xip_phy_rtl " "Found design unit 2: neorv32_xip_phy-neorv32_xip_phy_rtl" {  } { { "../../../neorv32/rtl/core/neorv32_xip.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_xip.vhd" 461 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725301846275 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_xip " "Found entity 1: neorv32_xip" {  } { { "../../../neorv32/rtl/core/neorv32_xip.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_xip.vhd" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725301846275 ""} { "Info" "ISGN_ENTITY_NAME" "2 neorv32_xip_phy " "Found entity 2: neorv32_xip_phy" {  } { { "../../../neorv32/rtl/core/neorv32_xip.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_xip.vhd" 436 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725301846275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725301846275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_xirq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_xirq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_xirq-neorv32_xirq_rtl " "Found design unit 1: neorv32_xirq-neorv32_xirq_rtl" {  } { { "../../../neorv32/rtl/core/neorv32_xirq.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_xirq.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725301846275 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_xirq " "Found entity 1: neorv32_xirq" {  } { { "../../../neorv32/rtl/core/neorv32_xirq.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_xirq.vhd" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725301846275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725301846275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_core/synthesis/qsys_core.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_core/synthesis/qsys_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_core " "Found entity 1: qsys_core" {  } { { "qsys_core/synthesis/qsys_core.v" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/qsys_core/synthesis/qsys_core.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725301846276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725301846276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_core/synthesis/submodules/qsys_core_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_core/synthesis/submodules/qsys_core_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_core_mm_interconnect_0 " "Found entity 1: qsys_core_mm_interconnect_0" {  } { { "qsys_core/synthesis/submodules/qsys_core_mm_interconnect_0.v" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/qsys_core_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725301846277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725301846277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_core/synthesis/submodules/qsys_core_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_core/synthesis/submodules/qsys_core_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_core_mm_interconnect_0_avalon_st_adapter " "Found entity 1: qsys_core_mm_interconnect_0_avalon_st_adapter" {  } { { "qsys_core/synthesis/submodules/qsys_core_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/qsys_core_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725301846278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725301846278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_core/synthesis/submodules/qsys_core_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_core/synthesis/submodules/qsys_core_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_core_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: qsys_core_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "qsys_core/synthesis/submodules/qsys_core_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/qsys_core_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725301846278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725301846278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_core/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_core/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "qsys_core/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725301846280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725301846280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_core/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_core/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "qsys_core/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725301846280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725301846280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_core/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_core/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "qsys_core/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725301846281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725301846281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_core/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys_core/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "qsys_core/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725301846282 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "qsys_core/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725301846282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725301846282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_core/synthesis/submodules/qsys_core_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_core/synthesis/submodules/qsys_core_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_core_mm_interconnect_0_rsp_mux " "Found entity 1: qsys_core_mm_interconnect_0_rsp_mux" {  } { { "qsys_core/synthesis/submodules/qsys_core_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/qsys_core_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725301846282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725301846282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_core/synthesis/submodules/qsys_core_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_core/synthesis/submodules/qsys_core_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_core_mm_interconnect_0_cmd_mux " "Found entity 1: qsys_core_mm_interconnect_0_cmd_mux" {  } { { "qsys_core/synthesis/submodules/qsys_core_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/qsys_core_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725301846282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725301846282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_core/synthesis/submodules/qsys_core_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_core/synthesis/submodules/qsys_core_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_core_mm_interconnect_0_cmd_demux " "Found entity 1: qsys_core_mm_interconnect_0_cmd_demux" {  } { { "qsys_core/synthesis/submodules/qsys_core_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/qsys_core_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725301846283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725301846283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_core/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_core/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "qsys_core/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725301846283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725301846283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_core/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_core/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "qsys_core/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725301846284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725301846284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_core/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file qsys_core/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "qsys_core/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725301846285 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "qsys_core/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725301846285 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "qsys_core/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725301846285 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "qsys_core/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725301846285 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "qsys_core/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725301846285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725301846285 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "qsys_core/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1725301846288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_core/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_core/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "qsys_core/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725301846289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725301846289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_core/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_core/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "qsys_core/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725301846289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725301846289 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "qsys_core/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1725301846290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_core/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_core/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "qsys_core/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725301846290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725301846290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_core/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_core/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "qsys_core/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725301846290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725301846290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_core/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_core/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "qsys_core/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725301846291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725301846291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_core/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_core/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "qsys_core/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725301846291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725301846291 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_core_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at qsys_core_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qsys_core/synthesis/submodules/qsys_core_mm_interconnect_0_router_001.sv" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/qsys_core_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1725301846292 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_core_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at qsys_core_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qsys_core/synthesis/submodules/qsys_core_mm_interconnect_0_router_001.sv" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/qsys_core_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1725301846292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_core/synthesis/submodules/qsys_core_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys_core/synthesis/submodules/qsys_core_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_core_mm_interconnect_0_router_001_default_decode " "Found entity 1: qsys_core_mm_interconnect_0_router_001_default_decode" {  } { { "qsys_core/synthesis/submodules/qsys_core_mm_interconnect_0_router_001.sv" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/qsys_core_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725301846292 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_core_mm_interconnect_0_router_001 " "Found entity 2: qsys_core_mm_interconnect_0_router_001" {  } { { "qsys_core/synthesis/submodules/qsys_core_mm_interconnect_0_router_001.sv" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/qsys_core_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725301846292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725301846292 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_core_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at qsys_core_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qsys_core/synthesis/submodules/qsys_core_mm_interconnect_0_router.sv" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/qsys_core_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1725301846292 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_core_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at qsys_core_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qsys_core/synthesis/submodules/qsys_core_mm_interconnect_0_router.sv" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/qsys_core_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1725301846292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_core/synthesis/submodules/qsys_core_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys_core/synthesis/submodules/qsys_core_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_core_mm_interconnect_0_router_default_decode " "Found entity 1: qsys_core_mm_interconnect_0_router_default_decode" {  } { { "qsys_core/synthesis/submodules/qsys_core_mm_interconnect_0_router.sv" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/qsys_core_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725301846293 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_core_mm_interconnect_0_router " "Found entity 2: qsys_core_mm_interconnect_0_router" {  } { { "qsys_core/synthesis/submodules/qsys_core_mm_interconnect_0_router.sv" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/qsys_core_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725301846293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725301846293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_core/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_core/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "qsys_core/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725301846294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725301846294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_core/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_core/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "qsys_core/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725301846295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725301846295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_core/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_core/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "qsys_core/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725301846296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725301846296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_core/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_core/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "qsys_core/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725301846296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725301846296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_core/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_core/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "qsys_core/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725301846297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725301846297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_core/synthesis/submodules/wb_avm_bridge_if.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys_core/synthesis/submodules/wb_avm_bridge_if.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_avm_bridge_if-syn " "Found design unit 1: wb_avm_bridge_if-syn" {  } { { "qsys_core/synthesis/submodules/wb_avm_bridge_if.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/wb_avm_bridge_if.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725301846297 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_avm_bridge_if " "Found entity 1: wb_avm_bridge_if" {  } { { "qsys_core/synthesis/submodules/wb_avm_bridge_if.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/wb_avm_bridge_if.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725301846297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725301846297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_core/synthesis/submodules/qsys_core_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file qsys_core/synthesis/submodules/qsys_core_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_core_sdram_input_efifo_module " "Found entity 1: qsys_core_sdram_input_efifo_module" {  } { { "qsys_core/synthesis/submodules/qsys_core_sdram.v" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/qsys_core_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725301846299 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_core_sdram " "Found entity 2: qsys_core_sdram" {  } { { "qsys_core/synthesis/submodules/qsys_core_sdram.v" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/qsys_core_sdram.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725301846299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725301846299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/wb_intercon/wb_intercon.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/wb_intercon/wb_intercon.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_intercon-syn " "Found design unit 1: wb_intercon-syn" {  } { { "src/wb_intercon/wb_intercon.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/src/wb_intercon/wb_intercon.vhd" 79 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725301846299 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_intercon " "Found entity 1: wb_intercon" {  } { { "src/wb_intercon/wb_intercon.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/src/wb_intercon/wb_intercon.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725301846299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725301846299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/wb_av_master/wb_av_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/wb_av_master/wb_av_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_av_master-syn " "Found design unit 1: wb_av_master-syn" {  } { { "src/wb_av_master/wb_av_master.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/src/wb_av_master/wb_av_master.vhd" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725301846300 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_av_master " "Found entity 1: wb_av_master" {  } { { "src/wb_av_master/wb_av_master.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/src/wb_av_master/wb_av_master.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725301846300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725301846300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-syn " "Found design unit 1: top-syn" {  } { { "src/top.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/src/top.vhd" 120 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725301846301 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "src/top.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/src/top.vhd" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725301846301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725301846301 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "qsys_core_sdram.v(316) " "Verilog HDL or VHDL warning at qsys_core_sdram.v(316): conditional expression evaluates to a constant" {  } { { "qsys_core/synthesis/submodules/qsys_core_sdram.v" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/qsys_core_sdram.v" 316 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1725301846362 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "qsys_core_sdram.v(326) " "Verilog HDL or VHDL warning at qsys_core_sdram.v(326): conditional expression evaluates to a constant" {  } { { "qsys_core/synthesis/submodules/qsys_core_sdram.v" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/qsys_core_sdram.v" 326 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1725301846362 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "qsys_core_sdram.v(336) " "Verilog HDL or VHDL warning at qsys_core_sdram.v(336): conditional expression evaluates to a constant" {  } { { "qsys_core/synthesis/submodules/qsys_core_sdram.v" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/qsys_core_sdram.v" 336 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1725301846362 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "qsys_core_sdram.v(680) " "Verilog HDL or VHDL warning at qsys_core_sdram.v(680): conditional expression evaluates to a constant" {  } { { "qsys_core/synthesis/submodules/qsys_core_sdram.v" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/qsys_core_sdram.v" 680 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1725301846363 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1725301846414 ""}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "gpio_o 48 64 top.vhd(558) " "VHDL Incomplete Partial Association warning at top.vhd(558): port or argument \"gpio_o\" has 48/64 unassociated elements" {  } { { "src/top.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/src/top.vhd" 558 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Analysis & Synthesis" 0 -1 1725301846415 "|top"}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "gpio_i 48 64 top.vhd(558) " "VHDL Incomplete Partial Association warning at top.vhd(558): port or argument \"gpio_i\" has 48/64 unassociated elements" {  } { { "src/top.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/src/top.vhd" 558 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Analysis & Synthesis" 0 -1 1725301846415 "|top"}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "pwm_o 8 12 top.vhd(558) " "VHDL Incomplete Partial Association warning at top.vhd(558): port or argument \"pwm_o\" has 8/12 unassociated elements" {  } { { "src/top.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/src/top.vhd" 558 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Analysis & Synthesis" 0 -1 1725301846415 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_sys pll_sys:inst_pll_sys " "Elaborating entity \"pll_sys\" for hierarchy \"pll_sys:inst_pll_sys\"" {  } { { "src/top.vhd" "inst_pll_sys" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/src/top.vhd" 516 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725301846419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll_sys:inst_pll_sys\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll_sys:inst_pll_sys\|altpll:altpll_component\"" {  } { { "src/pll/pll_sys.vhd" "altpll_component" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/src/pll/pll_sys.vhd" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725301846438 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_sys:inst_pll_sys\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll_sys:inst_pll_sys\|altpll:altpll_component\"" {  } { { "src/pll/pll_sys.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/src/pll/pll_sys.vhd" 149 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725301846439 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_sys:inst_pll_sys\|altpll:altpll_component " "Instantiated megafunction \"pll_sys:inst_pll_sys\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725301846439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725301846439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725301846439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725301846439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725301846439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725301846439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725301846439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725301846439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -1500 " "Parameter \"clk1_phase_shift\" = \"-1500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725301846439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725301846439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725301846439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725301846439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_sys " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_sys\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725301846439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725301846439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725301846439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725301846439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725301846439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725301846439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725301846439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725301846439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725301846439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725301846439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725301846439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725301846439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725301846439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725301846439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725301846439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725301846439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725301846439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725301846439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725301846439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725301846439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725301846439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725301846439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725301846439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725301846439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725301846439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725301846439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725301846439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725301846439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725301846439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725301846439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725301846439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725301846439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725301846439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725301846439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725301846439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725301846439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725301846439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725301846439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725301846439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725301846439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725301846439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725301846439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725301846439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725301846439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725301846439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock ON " "Parameter \"self_reset_on_loss_lock\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725301846439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725301846439 ""}  } { { "src/pll/pll_sys.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/src/pll/pll_sys.vhd" 149 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1725301846439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_sys_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_sys_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_sys_altpll " "Found entity 1: pll_sys_altpll" {  } { { "db/pll_sys_altpll.v" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/db/pll_sys_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725301846460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725301846460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_sys_altpll pll_sys:inst_pll_sys\|altpll:altpll_component\|pll_sys_altpll:auto_generated " "Elaborating entity \"pll_sys_altpll\" for hierarchy \"pll_sys:inst_pll_sys\|altpll:altpll_component\|pll_sys_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/victor/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725301846461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_top neorv32_top:neorv32_top_inst " "Elaborating entity \"neorv32_top\" for hierarchy \"neorv32_top:neorv32_top_inst\"" {  } { { "src/top.vhd" "neorv32_top_inst" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/src/top.vhd" 558 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725301846463 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rst_cause neorv32_top.vhd(275) " "Verilog HDL or VHDL warning at neorv32_top.vhd(275): object \"rst_cause\" assigned a value but never read" {  } { { "../../../neorv32/rtl/core/neorv32_top.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_top.vhd" 275 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "Analysis & Synthesis" 0 -1 1725301846468 "|top|neorv32_top:neorv32_top_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cpu_sleep neorv32_top.vhd(289) " "Verilog HDL or VHDL warning at neorv32_top.vhd(289): object \"cpu_sleep\" assigned a value but never read" {  } { { "../../../neorv32/rtl/core/neorv32_top.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_top.vhd" 289 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "Analysis & Synthesis" 0 -1 1725301846468 "|top|neorv32_top:neorv32_top_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "xip_req neorv32_top.vhd(313) " "Verilog HDL or VHDL warning at neorv32_top.vhd(313): object \"xip_req\" assigned a value but never read" {  } { { "../../../neorv32/rtl/core/neorv32_top.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_top.vhd" 313 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "Analysis & Synthesis" 0 -1 1725301846468 "|top|neorv32_top:neorv32_top_inst"}
{ "Info" "IVRFX_VHDL_ASSERT_ALWAYS_OCCURS_INFO" "\"NEORV32 Processor Configuration: IMEM DMEM BOOTROM WISHBONE GPIO MTIME UART0 TWI PWM SYSINFO OCD \" neorv32_top.vhd(343) " "VHDL Assertion Statement at neorv32_top.vhd(343): assertion is false - report \"NEORV32 Processor Configuration: IMEM DMEM BOOTROM WISHBONE GPIO MTIME UART0 TWI PWM SYSINFO OCD \" (NOTE)" {  } { { "../../../neorv32/rtl/core/neorv32_top.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_top.vhd" 343 0 0 } }  } 0 10544 "VHDL Assertion Statement at %2!s!: assertion is false - report %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1725301846468 "|top|neorv32_top:neorv32_top_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_cpu neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst " "Elaborating entity \"neorv32_cpu\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\"" {  } { { "../../../neorv32/rtl/core/neorv32_top.vhd" "\\core_complex:neorv32_cpu_inst" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_top.vhd" 480 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725301846470 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fetch_pc neorv32_cpu.vhd(132) " "Verilog HDL or VHDL warning at neorv32_cpu.vhd(132): object \"fetch_pc\" assigned a value but never read" {  } { { "../../../neorv32/rtl/core/neorv32_cpu.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_cpu.vhd" 132 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "Analysis & Synthesis" 0 -1 1725301846471 "|top|neorv32_top:neorv32_top_inst|neorv32_cpu:core_complex:neorv32_cpu_inst"}
{ "Info" "IVRFX_VHDL_ASSERT_ALWAYS_OCCURS_INFO" "\"The NEORV32 RISC-V Processor, Version 0x01080906 - github.com/stnolting/neorv32\" neorv32_cpu.vhd(144) " "VHDL Assertion Statement at neorv32_cpu.vhd(144): assertion is false - report \"The NEORV32 RISC-V Processor, Version 0x01080906 - github.com/stnolting/neorv32\" (NOTE)" {  } { { "../../../neorv32/rtl/core/neorv32_cpu.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_cpu.vhd" 144 0 0 } }  } 0 10544 "VHDL Assertion Statement at %2!s!: assertion is false - report %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1725301846471 "|top|neorv32_top:neorv32_top_inst|neorv32_cpu:core_complex:neorv32_cpu_inst"}
{ "Info" "IVRFX_VHDL_ASSERT_ALWAYS_OCCURS_INFO" "\"NEORV32 CPU Configuration: RV32IMC_Zicsr_Zicntr_Zifencei_Zfinx_Sdext\" neorv32_cpu.vhd(148) " "VHDL Assertion Statement at neorv32_cpu.vhd(148): assertion is false - report \"NEORV32 CPU Configuration: RV32IMC_Zicsr_Zicntr_Zifencei_Zfinx_Sdext\" (NOTE)" {  } { { "../../../neorv32/rtl/core/neorv32_cpu.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_cpu.vhd" 148 0 0 } }  } 0 10544 "VHDL Assertion Statement at %2!s!: assertion is false - report %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1725301846472 "|top|neorv32_top:neorv32_top_inst|neorv32_cpu:core_complex:neorv32_cpu_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_cpu_control neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_control:neorv32_cpu_control_inst " "Elaborating entity \"neorv32_cpu_control\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_control:neorv32_cpu_control_inst\"" {  } { { "../../../neorv32/rtl/core/neorv32_cpu.vhd" "neorv32_cpu_control_inst" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_cpu.vhd" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725301846472 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "neorv32_cpu_control.vhd(300) " "VHDL Subtype or Type Declaration warning at neorv32_cpu_control.vhd(300): subtype or type has null range" {  } { { "../../../neorv32/rtl/core/neorv32_cpu_control.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_cpu_control.vhd" 300 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 1 0 "Analysis & Synthesis" 0 -1 1725301846480 "|top|neorv32_top:neorv32_top_inst|neorv32_cpu:core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst"}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "neorv32_cpu_control.vhd(1030) " "Verilog HDL or VHDL warning at neorv32_cpu_control.vhd(1030): conditional expression evaluates to a constant" {  } { { "../../../neorv32/rtl/core/neorv32_cpu_control.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_cpu_control.vhd" 1030 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1725301846480 "|top|neorv32_top:neorv32_top_inst|neorv32_cpu:core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "neorv32_cpu_control.vhd(2287) " "VHDL Subtype or Type Declaration warning at neorv32_cpu_control.vhd(2287): subtype or type has null range" {  } { { "../../../neorv32/rtl/core/neorv32_cpu_control.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_cpu_control.vhd" 2287 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 1 0 "Analysis & Synthesis" 0 -1 1725301846480 "|top|neorv32_top:neorv32_top_inst|neorv32_cpu:core_complex:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_fifo neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_control:neorv32_cpu_control_inst\|neorv32_fifo:\\prefetch_buffer:0:prefetch_buffer_inst " "Elaborating entity \"neorv32_fifo\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_control:neorv32_cpu_control_inst\|neorv32_fifo:\\prefetch_buffer:0:prefetch_buffer_inst\"" {  } { { "../../../neorv32/rtl/core/neorv32_cpu_control.vhd" "\\prefetch_buffer:0:prefetch_buffer_inst" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_cpu_control.vhd" 452 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725301846480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_cpu_decompressor neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_control:neorv32_cpu_control_inst\|neorv32_cpu_decompressor:\\neorv32_cpu_decompressor_inst_true:neorv32_cpu_decompressor_inst " "Elaborating entity \"neorv32_cpu_decompressor\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_control:neorv32_cpu_control_inst\|neorv32_cpu_decompressor:\\neorv32_cpu_decompressor_inst_true:neorv32_cpu_decompressor_inst\"" {  } { { "../../../neorv32/rtl/core/neorv32_cpu_control.vhd" "\\neorv32_cpu_decompressor_inst_true:neorv32_cpu_decompressor_inst" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_cpu_control.vhd" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725301846482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_cpu_regfile neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst " "Elaborating entity \"neorv32_cpu_regfile\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\"" {  } { { "../../../neorv32/rtl/core/neorv32_cpu.vhd" "neorv32_cpu_regfile_inst" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_cpu.vhd" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725301846484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__1 " "Elaborating entity \"altsyncram\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__1\"" {  } {  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725301846501 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__1 " "Elaborated megafunction instantiation \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725301846502 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__1 " "Instantiated megafunction \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725301846502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725301846502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725301846502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725301846502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725301846502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725301846502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725301846502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725301846502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725301846502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725301846502 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1725301846502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0c81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0c81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0c81 " "Found entity 1: altsyncram_0c81" {  } { { "db/altsyncram_0c81.tdf" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/db/altsyncram_0c81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725301846524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725301846524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0c81 neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__1\|altsyncram_0c81:auto_generated " "Elaborating entity \"altsyncram_0c81\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__1\|altsyncram_0c81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/victor/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725301846524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__2 " "Elaborating entity \"altsyncram\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__2\"" {  } {  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725301846529 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__2 " "Elaborated megafunction instantiation \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__2\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725301846529 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__2 " "Instantiated megafunction \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725301846529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725301846529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725301846529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725301846529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725301846529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725301846529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725301846529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725301846529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725301846529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725301846529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725301846529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725301846529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725301846529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725301846529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725301846529 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1725301846529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_esg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_esg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_esg1 " "Found entity 1: altsyncram_esg1" {  } { { "db/altsyncram_esg1.tdf" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/db/altsyncram_esg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725301846551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725301846551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_esg1 neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__2\|altsyncram_esg1:auto_generated " "Elaborating entity \"altsyncram_esg1\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__2\|altsyncram_esg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/victor/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725301846551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_cpu_alu neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_alu:neorv32_cpu_alu_inst " "Elaborating entity \"neorv32_cpu_alu\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_alu:neorv32_cpu_alu_inst\"" {  } { { "../../../neorv32/rtl/core/neorv32_cpu.vhd" "neorv32_cpu_alu_inst" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_cpu.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725301846557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_cpu_cp_shifter neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_alu:neorv32_cpu_alu_inst\|neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst " "Elaborating entity \"neorv32_cpu_cp_shifter\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_alu:neorv32_cpu_alu_inst\|neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst\"" {  } { { "../../../neorv32/rtl/core/neorv32_cpu_alu.vhd" "neorv32_cpu_cp_shifter_inst" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_cpu_alu.vhd" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725301846559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_cpu_cp_muldiv neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_alu:neorv32_cpu_alu_inst\|neorv32_cpu_cp_muldiv:\\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst " "Elaborating entity \"neorv32_cpu_cp_muldiv\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_alu:neorv32_cpu_alu_inst\|neorv32_cpu_cp_muldiv:\\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst\"" {  } { { "../../../neorv32/rtl/core/neorv32_cpu_alu.vhd" "\\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_cpu_alu.vhd" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725301846560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_cpu_cp_fpu neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_alu:neorv32_cpu_alu_inst\|neorv32_cpu_cp_fpu:\\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst " "Elaborating entity \"neorv32_cpu_cp_fpu\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_alu:neorv32_cpu_alu_inst\|neorv32_cpu_cp_fpu:\\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst\"" {  } { { "../../../neorv32/rtl/core/neorv32_cpu_alu.vhd" "\\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_cpu_alu.vhd" 263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725301846562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_cpu_cp_fpu_f2i neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_alu:neorv32_cpu_alu_inst\|neorv32_cpu_cp_fpu:\\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst\|neorv32_cpu_cp_fpu_f2i:neorv32_cpu_cp_fpu_f2i_inst " "Elaborating entity \"neorv32_cpu_cp_fpu_f2i\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_alu:neorv32_cpu_alu_inst\|neorv32_cpu_cp_fpu:\\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst\|neorv32_cpu_cp_fpu_f2i:neorv32_cpu_cp_fpu_f2i_inst\"" {  } { { "../../../neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd" "neorv32_cpu_cp_fpu_f2i_inst" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd" 605 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725301846566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_cpu_cp_fpu_normalizer neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_alu:neorv32_cpu_alu_inst\|neorv32_cpu_cp_fpu:\\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst\|neorv32_cpu_cp_fpu_normalizer:neorv32_cpu_cp_fpu_normalizer_inst " "Elaborating entity \"neorv32_cpu_cp_fpu_normalizer\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_alu:neorv32_cpu_alu_inst\|neorv32_cpu_cp_fpu:\\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst\|neorv32_cpu_cp_fpu_normalizer:neorv32_cpu_cp_fpu_normalizer_inst\"" {  } { { "../../../neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd" "neorv32_cpu_cp_fpu_normalizer_inst" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd" 1137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725301846568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_cpu_lsu neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_lsu:neorv32_cpu_lsu_inst " "Elaborating entity \"neorv32_cpu_lsu\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_lsu:neorv32_cpu_lsu_inst\"" {  } { { "../../../neorv32/rtl/core/neorv32_cpu.vhd" "neorv32_cpu_lsu_inst" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_cpu.vhd" 341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725301846571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_bus_switch neorv32_top:neorv32_top_inst\|neorv32_bus_switch:\\core_complex:neorv32_core_bus_switch_inst " "Elaborating entity \"neorv32_bus_switch\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_bus_switch:\\core_complex:neorv32_core_bus_switch_inst\"" {  } { { "../../../neorv32/rtl/core/neorv32_top.vhd" "\\core_complex:neorv32_core_bus_switch_inst" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_top.vhd" 618 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725301846573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_bus_gateway neorv32_top:neorv32_top_inst\|neorv32_bus_gateway:neorv32_bus_gateway_inst " "Elaborating entity \"neorv32_bus_gateway\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_bus_gateway:neorv32_bus_gateway_inst\"" {  } { { "../../../neorv32/rtl/core/neorv32_top.vhd" "neorv32_bus_gateway_inst" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_top.vhd" 719 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725301846574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_imem neorv32_top:neorv32_top_inst\|neorv32_imem:\\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst " "Elaborating entity \"neorv32_imem\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_imem:\\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst\"" {  } { { "../../../neorv32/rtl/core/neorv32_top.vhd" "\\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_top.vhd" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725301846576 ""}
{ "Info" "IVRFX_VHDL_ASSERT_ALWAYS_OCCURS_INFO" "\"NEORV32 PROCESSOR CONFIG NOTE: Implementing processor-internal IMEM as blank RAM (32768 bytes).\" neorv32_imem.default.vhd(92) " "VHDL Assertion Statement at neorv32_imem.default.vhd(92): assertion is false - report \"NEORV32 PROCESSOR CONFIG NOTE: Implementing processor-internal IMEM as blank RAM (32768 bytes).\" (NOTE)" {  } { { "../../../neorv32/rtl/core/mem/neorv32_imem.default.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/mem/neorv32_imem.default.vhd" 92 0 0 } }  } 0 10544 "VHDL Assertion Statement at %2!s!: assertion is false - report %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1725301846577 "|top|neorv32_top:neorv32_top_inst|neorv32_imem:memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_dmem neorv32_top:neorv32_top_inst\|neorv32_dmem:\\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst " "Elaborating entity \"neorv32_dmem\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\"" {  } { { "../../../neorv32/rtl/core/neorv32_top.vhd" "\\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_top.vhd" 800 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725301846578 ""}
{ "Info" "IVRFX_VHDL_ASSERT_ALWAYS_OCCURS_INFO" "\"NEORV32 PROCESSOR CONFIG NOTE: Implementing DEFAULT processor-internal DMEM (RAM, 16384 bytes).\" neorv32_dmem.default.vhd(71) " "VHDL Assertion Statement at neorv32_dmem.default.vhd(71): assertion is false - report \"NEORV32 PROCESSOR CONFIG NOTE: Implementing DEFAULT processor-internal DMEM (RAM, 16384 bytes).\" (NOTE)" {  } { { "../../../neorv32/rtl/core/mem/neorv32_dmem.default.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/mem/neorv32_dmem.default.vhd" 71 0 0 } }  } 0 10544 "VHDL Assertion Statement at %2!s!: assertion is false - report %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1725301846578 "|top|neorv32_top:neorv32_top_inst|neorv32_dmem:memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_boot_rom neorv32_top:neorv32_top_inst\|neorv32_boot_rom:\\memory_system:neorv32_boot_rom_inst_true:neorv32_boot_rom_inst " "Elaborating entity \"neorv32_boot_rom\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_boot_rom:\\memory_system:neorv32_boot_rom_inst_true:neorv32_boot_rom_inst\"" {  } { { "../../../neorv32/rtl/core/neorv32_top.vhd" "\\memory_system:neorv32_boot_rom_inst_true:neorv32_boot_rom_inst" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_top.vhd" 821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725301846579 ""}
{ "Info" "IVRFX_VHDL_ASSERT_ALWAYS_OCCURS_INFO" "\"NEORV32 PROCESSOR CONFIG NOTE: Implementing internal bootloader ROM (4096 bytes).\" neorv32_boot_rom.vhd(68) " "VHDL Assertion Statement at neorv32_boot_rom.vhd(68): assertion is false - report \"NEORV32 PROCESSOR CONFIG NOTE: Implementing internal bootloader ROM (4096 bytes).\" (NOTE)" {  } { { "../../../neorv32/rtl/core/neorv32_boot_rom.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_boot_rom.vhd" 68 0 0 } }  } 0 10544 "VHDL Assertion Statement at %2!s!: assertion is false - report %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1725301846583 "|top|neorv32_top:neorv32_top_inst|neorv32_boot_rom:memory_system:neorv32_boot_rom_inst_true:neorv32_boot_rom_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_wishbone neorv32_top:neorv32_top_inst\|neorv32_wishbone:\\memory_system:neorv32_wishbone_inst_true:neorv32_wishbone_inst " "Elaborating entity \"neorv32_wishbone\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_wishbone:\\memory_system:neorv32_wishbone_inst_true:neorv32_wishbone_inst\"" {  } { { "../../../neorv32/rtl/core/neorv32_top.vhd" "\\memory_system:neorv32_wishbone_inst_true:neorv32_wishbone_inst" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_top.vhd" 872 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725301846584 ""}
{ "Info" "IVRFX_VHDL_ASSERT_ALWAYS_OCCURS_INFO" "\"NEORV32 PROCESSOR CONFIG NOTE: Ext. Bus Interface - CLASSIC/STANDARD Wishbone protocol, auto-timeout (255 cycles), LITTLE-endian byte order, registered RX, registered TX\" neorv32_wishbone.vhd(118) " "VHDL Assertion Statement at neorv32_wishbone.vhd(118): assertion is false - report \"NEORV32 PROCESSOR CONFIG NOTE: Ext. Bus Interface - CLASSIC/STANDARD Wishbone protocol, auto-timeout (255 cycles), LITTLE-endian byte order, registered RX, registered TX\" (NOTE)" {  } { { "../../../neorv32/rtl/core/neorv32_wishbone.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_wishbone.vhd" 118 0 0 } }  } 0 10544 "VHDL Assertion Statement at %2!s!: assertion is false - report %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1725301846585 "|top|neorv32_top:neorv32_top_inst|neorv32_wishbone:memory_system:neorv32_wishbone_inst_true:neorv32_wishbone_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_bus_io_switch neorv32_top:neorv32_top_inst\|neorv32_bus_io_switch:\\io_system:neorv32_bus_io_switch_inst " "Elaborating entity \"neorv32_bus_io_switch\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_bus_io_switch:\\io_system:neorv32_bus_io_switch_inst\"" {  } { { "../../../neorv32/rtl/core/neorv32_top.vhd" "\\io_system:neorv32_bus_io_switch_inst" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_top.vhd" 922 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725301846586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_gpio neorv32_top:neorv32_top_inst\|neorv32_gpio:\\io_system:neorv32_gpio_inst_true:neorv32_gpio_inst " "Elaborating entity \"neorv32_gpio\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_gpio:\\io_system:neorv32_gpio_inst_true:neorv32_gpio_inst\"" {  } { { "../../../neorv32/rtl/core/neorv32_top.vhd" "\\io_system:neorv32_gpio_inst_true:neorv32_gpio_inst" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_top.vhd" 1042 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725301846590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_mtime neorv32_top:neorv32_top_inst\|neorv32_mtime:\\io_system:neorv32_mtime_inst_true:neorv32_mtime_inst " "Elaborating entity \"neorv32_mtime\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_mtime:\\io_system:neorv32_mtime_inst_true:neorv32_mtime_inst\"" {  } { { "../../../neorv32/rtl/core/neorv32_top.vhd" "\\io_system:neorv32_mtime_inst_true:neorv32_mtime_inst" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_top.vhd" 1096 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725301846592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_uart neorv32_top:neorv32_top_inst\|neorv32_uart:\\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst " "Elaborating entity \"neorv32_uart\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_uart:\\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst\"" {  } { { "../../../neorv32/rtl/core/neorv32_top.vhd" "\\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_top.vhd" 1117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725301846593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_fifo neorv32_top:neorv32_top_inst\|neorv32_uart:\\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst\|neorv32_fifo:tx_engine_fifo_inst " "Elaborating entity \"neorv32_fifo\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_uart:\\io_system:neorv32_uart0_inst_true:neorv32_uart0_inst\|neorv32_fifo:tx_engine_fifo_inst\"" {  } { { "../../../neorv32/rtl/core/neorv32_uart.vhd" "tx_engine_fifo_inst" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_uart.vhd" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725301846595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_twi neorv32_top:neorv32_top_inst\|neorv32_twi:\\io_system:neorv32_twi_inst_true:neorv32_twi_inst " "Elaborating entity \"neorv32_twi\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_twi:\\io_system:neorv32_twi_inst_true:neorv32_twi_inst\"" {  } { { "../../../neorv32/rtl/core/neorv32_top.vhd" "\\io_system:neorv32_twi_inst_true:neorv32_twi_inst" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_top.vhd" 1225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725301846596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_pwm neorv32_top:neorv32_top_inst\|neorv32_pwm:\\io_system:neorv32_pwm_inst_true:neorv32_pwm_inst " "Elaborating entity \"neorv32_pwm\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_pwm:\\io_system:neorv32_pwm_inst_true:neorv32_pwm_inst\"" {  } { { "../../../neorv32/rtl/core/neorv32_top.vhd" "\\io_system:neorv32_pwm_inst_true:neorv32_pwm_inst" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_top.vhd" 1255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725301846597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_sysinfo neorv32_top:neorv32_top_inst\|neorv32_sysinfo:\\io_system:neorv32_sysinfo_inst " "Elaborating entity \"neorv32_sysinfo\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_sysinfo:\\io_system:neorv32_sysinfo_inst\"" {  } { { "../../../neorv32/rtl/core/neorv32_top.vhd" "\\io_system:neorv32_sysinfo_inst" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_top.vhd" 1468 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725301846599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_debug_dtm neorv32_top:neorv32_top_inst\|neorv32_debug_dtm:\\neorv32_neorv32_ocd_inst_true:neorv32_debug_dtm_inst " "Elaborating entity \"neorv32_debug_dtm\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_debug_dtm:\\neorv32_neorv32_ocd_inst_true:neorv32_debug_dtm_inst\"" {  } { { "../../../neorv32/rtl/core/neorv32_top.vhd" "\\neorv32_neorv32_ocd_inst_true:neorv32_debug_dtm_inst" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_top.vhd" 1533 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725301846600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_debug_dm neorv32_top:neorv32_top_inst\|neorv32_debug_dm:\\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst " "Elaborating entity \"neorv32_debug_dm\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_debug_dm:\\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst\"" {  } { { "../../../neorv32/rtl/core/neorv32_top.vhd" "\\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_top.vhd" 1556 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725301846603 ""}
{ "Info" "IVRFX_VHDL_ASSERT_ALWAYS_OCCURS_INFO" "\"NEORV32 \[OCD\] on-chip debugger: DM compatible to debug spec. version 1.0\" neorv32_debug_dm.vhd(228) " "VHDL Assertion Statement at neorv32_debug_dm.vhd(228): assertion is false - report \"NEORV32 \[OCD\] on-chip debugger: DM compatible to debug spec. version 1.0\" (NOTE)" {  } { { "../../../neorv32/rtl/core/neorv32_debug_dm.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_debug_dm.vhd" 228 0 0 } }  } 0 10544 "VHDL Assertion Statement at %2!s!: assertion is false - report %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1725301846605 "|top|neorv32_top:neorv32_top_inst|neorv32_debug_dm:\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_intercon wb_intercon:inst_wb_intercon " "Elaborating entity \"wb_intercon\" for hierarchy \"wb_intercon:inst_wb_intercon\"" {  } { { "src/top.vhd" "inst_wb_intercon" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/src/top.vhd" 639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725301846608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_av_master wb_av_master:inst_wb_av_master " "Elaborating entity \"wb_av_master\" for hierarchy \"wb_av_master:inst_wb_av_master\"" {  } { { "src/top.vhd" "inst_wb_av_master" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/src/top.vhd" 671 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725301846609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_core qsys_core:inst_qsys " "Elaborating entity \"qsys_core\" for hierarchy \"qsys_core:inst_qsys\"" {  } { { "src/top.vhd" "inst_qsys" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/src/top.vhd" 700 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725301846610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_core_sdram qsys_core:inst_qsys\|qsys_core_sdram:sdram " "Elaborating entity \"qsys_core_sdram\" for hierarchy \"qsys_core:inst_qsys\|qsys_core_sdram:sdram\"" {  } { { "qsys_core/synthesis/qsys_core.v" "sdram" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/qsys_core/synthesis/qsys_core.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725301846611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_core_sdram_input_efifo_module qsys_core:inst_qsys\|qsys_core_sdram:sdram\|qsys_core_sdram_input_efifo_module:the_qsys_core_sdram_input_efifo_module " "Elaborating entity \"qsys_core_sdram_input_efifo_module\" for hierarchy \"qsys_core:inst_qsys\|qsys_core_sdram:sdram\|qsys_core_sdram_input_efifo_module:the_qsys_core_sdram_input_efifo_module\"" {  } { { "qsys_core/synthesis/submodules/qsys_core_sdram.v" "the_qsys_core_sdram_input_efifo_module" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/qsys_core_sdram.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725301846614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_avm_bridge_if qsys_core:inst_qsys\|wb_avm_bridge_if:wb_avm_bridge " "Elaborating entity \"wb_avm_bridge_if\" for hierarchy \"qsys_core:inst_qsys\|wb_avm_bridge_if:wb_avm_bridge\"" {  } { { "qsys_core/synthesis/qsys_core.v" "wb_avm_bridge" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/qsys_core/synthesis/qsys_core.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725301846615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_core_mm_interconnect_0 qsys_core:inst_qsys\|qsys_core_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"qsys_core_mm_interconnect_0\" for hierarchy \"qsys_core:inst_qsys\|qsys_core_mm_interconnect_0:mm_interconnect_0\"" {  } { { "qsys_core/synthesis/qsys_core.v" "mm_interconnect_0" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/qsys_core/synthesis/qsys_core.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725301846616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator qsys_core:inst_qsys\|qsys_core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:wb_avm_bridge_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"qsys_core:inst_qsys\|qsys_core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:wb_avm_bridge_m0_translator\"" {  } { { "qsys_core/synthesis/submodules/qsys_core_mm_interconnect_0.v" "wb_avm_bridge_m0_translator" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/qsys_core_mm_interconnect_0.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725301846620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator qsys_core:inst_qsys\|qsys_core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"qsys_core:inst_qsys\|qsys_core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "qsys_core/synthesis/submodules/qsys_core_mm_interconnect_0.v" "sdram_s1_translator" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/qsys_core_mm_interconnect_0.v" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725301846621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent qsys_core:inst_qsys\|qsys_core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:wb_avm_bridge_m0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"qsys_core:inst_qsys\|qsys_core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:wb_avm_bridge_m0_agent\"" {  } { { "qsys_core/synthesis/submodules/qsys_core_mm_interconnect_0.v" "wb_avm_bridge_m0_agent" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/qsys_core_mm_interconnect_0.v" 341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725301846622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent qsys_core:inst_qsys\|qsys_core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"qsys_core:inst_qsys\|qsys_core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "qsys_core/synthesis/submodules/qsys_core_mm_interconnect_0.v" "sdram_s1_agent" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/qsys_core_mm_interconnect_0.v" 425 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725301846623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor qsys_core:inst_qsys\|qsys_core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"qsys_core:inst_qsys\|qsys_core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "qsys_core/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725301846625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo qsys_core:inst_qsys\|qsys_core_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"qsys_core:inst_qsys\|qsys_core_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "qsys_core/synthesis/submodules/qsys_core_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/qsys_core_mm_interconnect_0.v" 466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725301846626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo qsys_core:inst_qsys\|qsys_core_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"qsys_core:inst_qsys\|qsys_core_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "qsys_core/synthesis/submodules/qsys_core_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/qsys_core_mm_interconnect_0.v" 507 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725301846629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_core_mm_interconnect_0_router qsys_core:inst_qsys\|qsys_core_mm_interconnect_0:mm_interconnect_0\|qsys_core_mm_interconnect_0_router:router " "Elaborating entity \"qsys_core_mm_interconnect_0_router\" for hierarchy \"qsys_core:inst_qsys\|qsys_core_mm_interconnect_0:mm_interconnect_0\|qsys_core_mm_interconnect_0_router:router\"" {  } { { "qsys_core/synthesis/submodules/qsys_core_mm_interconnect_0.v" "router" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/qsys_core_mm_interconnect_0.v" 523 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725301846631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_core_mm_interconnect_0_router_default_decode qsys_core:inst_qsys\|qsys_core_mm_interconnect_0:mm_interconnect_0\|qsys_core_mm_interconnect_0_router:router\|qsys_core_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"qsys_core_mm_interconnect_0_router_default_decode\" for hierarchy \"qsys_core:inst_qsys\|qsys_core_mm_interconnect_0:mm_interconnect_0\|qsys_core_mm_interconnect_0_router:router\|qsys_core_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "qsys_core/synthesis/submodules/qsys_core_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/qsys_core_mm_interconnect_0_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725301846632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_core_mm_interconnect_0_router_001 qsys_core:inst_qsys\|qsys_core_mm_interconnect_0:mm_interconnect_0\|qsys_core_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"qsys_core_mm_interconnect_0_router_001\" for hierarchy \"qsys_core:inst_qsys\|qsys_core_mm_interconnect_0:mm_interconnect_0\|qsys_core_mm_interconnect_0_router_001:router_001\"" {  } { { "qsys_core/synthesis/submodules/qsys_core_mm_interconnect_0.v" "router_001" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/qsys_core_mm_interconnect_0.v" 539 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725301846632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_core_mm_interconnect_0_router_001_default_decode qsys_core:inst_qsys\|qsys_core_mm_interconnect_0:mm_interconnect_0\|qsys_core_mm_interconnect_0_router_001:router_001\|qsys_core_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"qsys_core_mm_interconnect_0_router_001_default_decode\" for hierarchy \"qsys_core:inst_qsys\|qsys_core_mm_interconnect_0:mm_interconnect_0\|qsys_core_mm_interconnect_0_router_001:router_001\|qsys_core_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "qsys_core/synthesis/submodules/qsys_core_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/qsys_core_mm_interconnect_0_router_001.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725301846633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter qsys_core:inst_qsys\|qsys_core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"qsys_core:inst_qsys\|qsys_core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "qsys_core/synthesis/submodules/qsys_core_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/qsys_core_mm_interconnect_0.v" 589 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725301846634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only qsys_core:inst_qsys\|qsys_core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"qsys_core:inst_qsys\|qsys_core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "qsys_core/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725301846635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_core_mm_interconnect_0_cmd_demux qsys_core:inst_qsys\|qsys_core_mm_interconnect_0:mm_interconnect_0\|qsys_core_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"qsys_core_mm_interconnect_0_cmd_demux\" for hierarchy \"qsys_core:inst_qsys\|qsys_core_mm_interconnect_0:mm_interconnect_0\|qsys_core_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "qsys_core/synthesis/submodules/qsys_core_mm_interconnect_0.v" "cmd_demux" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/qsys_core_mm_interconnect_0.v" 606 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725301846636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_core_mm_interconnect_0_cmd_mux qsys_core:inst_qsys\|qsys_core_mm_interconnect_0:mm_interconnect_0\|qsys_core_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"qsys_core_mm_interconnect_0_cmd_mux\" for hierarchy \"qsys_core:inst_qsys\|qsys_core_mm_interconnect_0:mm_interconnect_0\|qsys_core_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "qsys_core/synthesis/submodules/qsys_core_mm_interconnect_0.v" "cmd_mux" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/qsys_core_mm_interconnect_0.v" 623 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725301846637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_core_mm_interconnect_0_rsp_mux qsys_core:inst_qsys\|qsys_core_mm_interconnect_0:mm_interconnect_0\|qsys_core_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"qsys_core_mm_interconnect_0_rsp_mux\" for hierarchy \"qsys_core:inst_qsys\|qsys_core_mm_interconnect_0:mm_interconnect_0\|qsys_core_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "qsys_core/synthesis/submodules/qsys_core_mm_interconnect_0.v" "rsp_mux" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/qsys_core_mm_interconnect_0.v" 657 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725301846638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter qsys_core:inst_qsys\|qsys_core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"qsys_core:inst_qsys\|qsys_core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\"" {  } { { "qsys_core/synthesis/submodules/qsys_core_mm_interconnect_0.v" "sdram_s1_rsp_width_adapter" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/qsys_core_mm_interconnect_0.v" 723 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725301846639 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "qsys_core/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "Analysis & Synthesis" 0 -1 1725301846640 "|top|qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "qsys_core/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "Analysis & Synthesis" 0 -1 1725301846640 "|top|qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "qsys_core/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 1 0 "Analysis & Synthesis" 0 -1 1725301846641 "|top|qsys_core:inst_qsys|qsys_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter qsys_core:inst_qsys\|qsys_core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"qsys_core:inst_qsys\|qsys_core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\"" {  } { { "qsys_core/synthesis/submodules/qsys_core_mm_interconnect_0.v" "sdram_s1_cmd_width_adapter" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/qsys_core_mm_interconnect_0.v" 789 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725301846642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_core_mm_interconnect_0_avalon_st_adapter qsys_core:inst_qsys\|qsys_core_mm_interconnect_0:mm_interconnect_0\|qsys_core_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"qsys_core_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"qsys_core:inst_qsys\|qsys_core_mm_interconnect_0:mm_interconnect_0\|qsys_core_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "qsys_core/synthesis/submodules/qsys_core_mm_interconnect_0.v" "avalon_st_adapter" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/qsys_core_mm_interconnect_0.v" 818 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725301846645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_core_mm_interconnect_0_avalon_st_adapter_error_adapter_0 qsys_core:inst_qsys\|qsys_core_mm_interconnect_0:mm_interconnect_0\|qsys_core_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|qsys_core_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"qsys_core_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"qsys_core:inst_qsys\|qsys_core_mm_interconnect_0:mm_interconnect_0\|qsys_core_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|qsys_core_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "qsys_core/synthesis/submodules/qsys_core_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/qsys_core_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725301846647 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_esg1:auto_generated\|q_b\[0\] " "Synthesized away node \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_esg1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_esg1.tdf" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/db/altsyncram_esg1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/victor/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../neorv32/rtl/core/neorv32_cpu.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_cpu.vhd" 276 0 0 } } { "../../../neorv32/rtl/core/neorv32_top.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_top.vhd" 480 0 0 } } { "src/top.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/src/top.vhd" 558 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725301847246 "|top|neorv32_top:neorv32_top_inst|neorv32_cpu:core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_esg1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_esg1:auto_generated\|q_b\[1\] " "Synthesized away node \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_esg1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_esg1.tdf" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/db/altsyncram_esg1.tdf" 66 2 0 } } { "altsyncram.tdf" "" { Text "/home/victor/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../neorv32/rtl/core/neorv32_cpu.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_cpu.vhd" 276 0 0 } } { "../../../neorv32/rtl/core/neorv32_top.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_top.vhd" 480 0 0 } } { "src/top.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/src/top.vhd" 558 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725301847246 "|top|neorv32_top:neorv32_top_inst|neorv32_cpu:core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_esg1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_esg1:auto_generated\|q_b\[2\] " "Synthesized away node \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_esg1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_esg1.tdf" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/db/altsyncram_esg1.tdf" 94 2 0 } } { "altsyncram.tdf" "" { Text "/home/victor/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../neorv32/rtl/core/neorv32_cpu.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_cpu.vhd" 276 0 0 } } { "../../../neorv32/rtl/core/neorv32_top.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_top.vhd" 480 0 0 } } { "src/top.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/src/top.vhd" 558 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725301847246 "|top|neorv32_top:neorv32_top_inst|neorv32_cpu:core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_esg1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_esg1:auto_generated\|q_b\[3\] " "Synthesized away node \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_esg1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_esg1.tdf" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/db/altsyncram_esg1.tdf" 122 2 0 } } { "altsyncram.tdf" "" { Text "/home/victor/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../neorv32/rtl/core/neorv32_cpu.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_cpu.vhd" 276 0 0 } } { "../../../neorv32/rtl/core/neorv32_top.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_top.vhd" 480 0 0 } } { "src/top.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/src/top.vhd" 558 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725301847246 "|top|neorv32_top:neorv32_top_inst|neorv32_cpu:core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_esg1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_esg1:auto_generated\|q_b\[4\] " "Synthesized away node \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_esg1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_esg1.tdf" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/db/altsyncram_esg1.tdf" 150 2 0 } } { "altsyncram.tdf" "" { Text "/home/victor/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../neorv32/rtl/core/neorv32_cpu.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_cpu.vhd" 276 0 0 } } { "../../../neorv32/rtl/core/neorv32_top.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_top.vhd" 480 0 0 } } { "src/top.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/src/top.vhd" 558 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725301847246 "|top|neorv32_top:neorv32_top_inst|neorv32_cpu:core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_esg1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_esg1:auto_generated\|q_b\[5\] " "Synthesized away node \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_esg1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_esg1.tdf" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/db/altsyncram_esg1.tdf" 178 2 0 } } { "altsyncram.tdf" "" { Text "/home/victor/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../neorv32/rtl/core/neorv32_cpu.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_cpu.vhd" 276 0 0 } } { "../../../neorv32/rtl/core/neorv32_top.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_top.vhd" 480 0 0 } } { "src/top.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/src/top.vhd" 558 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725301847246 "|top|neorv32_top:neorv32_top_inst|neorv32_cpu:core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_esg1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_esg1:auto_generated\|q_b\[6\] " "Synthesized away node \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_esg1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_esg1.tdf" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/db/altsyncram_esg1.tdf" 206 2 0 } } { "altsyncram.tdf" "" { Text "/home/victor/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../neorv32/rtl/core/neorv32_cpu.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_cpu.vhd" 276 0 0 } } { "../../../neorv32/rtl/core/neorv32_top.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_top.vhd" 480 0 0 } } { "src/top.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/src/top.vhd" 558 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725301847246 "|top|neorv32_top:neorv32_top_inst|neorv32_cpu:core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_esg1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_esg1:auto_generated\|q_b\[7\] " "Synthesized away node \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_esg1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_esg1.tdf" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/db/altsyncram_esg1.tdf" 234 2 0 } } { "altsyncram.tdf" "" { Text "/home/victor/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../neorv32/rtl/core/neorv32_cpu.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_cpu.vhd" 276 0 0 } } { "../../../neorv32/rtl/core/neorv32_top.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_top.vhd" 480 0 0 } } { "src/top.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/src/top.vhd" 558 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725301847246 "|top|neorv32_top:neorv32_top_inst|neorv32_cpu:core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_esg1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_esg1:auto_generated\|q_b\[8\] " "Synthesized away node \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_esg1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_esg1.tdf" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/db/altsyncram_esg1.tdf" 262 2 0 } } { "altsyncram.tdf" "" { Text "/home/victor/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../neorv32/rtl/core/neorv32_cpu.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_cpu.vhd" 276 0 0 } } { "../../../neorv32/rtl/core/neorv32_top.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_top.vhd" 480 0 0 } } { "src/top.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/src/top.vhd" 558 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725301847246 "|top|neorv32_top:neorv32_top_inst|neorv32_cpu:core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_esg1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_esg1:auto_generated\|q_b\[9\] " "Synthesized away node \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_esg1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_esg1.tdf" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/db/altsyncram_esg1.tdf" 290 2 0 } } { "altsyncram.tdf" "" { Text "/home/victor/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../neorv32/rtl/core/neorv32_cpu.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_cpu.vhd" 276 0 0 } } { "../../../neorv32/rtl/core/neorv32_top.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_top.vhd" 480 0 0 } } { "src/top.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/src/top.vhd" 558 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725301847246 "|top|neorv32_top:neorv32_top_inst|neorv32_cpu:core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_esg1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_esg1:auto_generated\|q_b\[10\] " "Synthesized away node \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_esg1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_esg1.tdf" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/db/altsyncram_esg1.tdf" 318 2 0 } } { "altsyncram.tdf" "" { Text "/home/victor/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../neorv32/rtl/core/neorv32_cpu.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_cpu.vhd" 276 0 0 } } { "../../../neorv32/rtl/core/neorv32_top.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_top.vhd" 480 0 0 } } { "src/top.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/src/top.vhd" 558 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725301847246 "|top|neorv32_top:neorv32_top_inst|neorv32_cpu:core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_esg1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_esg1:auto_generated\|q_b\[11\] " "Synthesized away node \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_esg1:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_esg1.tdf" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/db/altsyncram_esg1.tdf" 346 2 0 } } { "altsyncram.tdf" "" { Text "/home/victor/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../neorv32/rtl/core/neorv32_cpu.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_cpu.vhd" 276 0 0 } } { "../../../neorv32/rtl/core/neorv32_top.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_top.vhd" 480 0 0 } } { "src/top.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/src/top.vhd" 558 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725301847246 "|top|neorv32_top:neorv32_top_inst|neorv32_cpu:core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_esg1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_esg1:auto_generated\|q_b\[12\] " "Synthesized away node \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_esg1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_esg1.tdf" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/db/altsyncram_esg1.tdf" 374 2 0 } } { "altsyncram.tdf" "" { Text "/home/victor/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../neorv32/rtl/core/neorv32_cpu.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_cpu.vhd" 276 0 0 } } { "../../../neorv32/rtl/core/neorv32_top.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_top.vhd" 480 0 0 } } { "src/top.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/src/top.vhd" 558 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725301847246 "|top|neorv32_top:neorv32_top_inst|neorv32_cpu:core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_esg1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_esg1:auto_generated\|q_b\[13\] " "Synthesized away node \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_esg1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_esg1.tdf" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/db/altsyncram_esg1.tdf" 402 2 0 } } { "altsyncram.tdf" "" { Text "/home/victor/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../neorv32/rtl/core/neorv32_cpu.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_cpu.vhd" 276 0 0 } } { "../../../neorv32/rtl/core/neorv32_top.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_top.vhd" 480 0 0 } } { "src/top.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/src/top.vhd" 558 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725301847246 "|top|neorv32_top:neorv32_top_inst|neorv32_cpu:core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_esg1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_esg1:auto_generated\|q_b\[14\] " "Synthesized away node \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_esg1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_esg1.tdf" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/db/altsyncram_esg1.tdf" 430 2 0 } } { "altsyncram.tdf" "" { Text "/home/victor/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../neorv32/rtl/core/neorv32_cpu.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_cpu.vhd" 276 0 0 } } { "../../../neorv32/rtl/core/neorv32_top.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_top.vhd" 480 0 0 } } { "src/top.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/src/top.vhd" 558 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725301847246 "|top|neorv32_top:neorv32_top_inst|neorv32_cpu:core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_esg1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_esg1:auto_generated\|q_b\[15\] " "Synthesized away node \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_esg1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_esg1.tdf" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/db/altsyncram_esg1.tdf" 458 2 0 } } { "altsyncram.tdf" "" { Text "/home/victor/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../neorv32/rtl/core/neorv32_cpu.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_cpu.vhd" 276 0 0 } } { "../../../neorv32/rtl/core/neorv32_top.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_top.vhd" 480 0 0 } } { "src/top.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/src/top.vhd" 558 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725301847246 "|top|neorv32_top:neorv32_top_inst|neorv32_cpu:core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_esg1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_esg1:auto_generated\|q_b\[16\] " "Synthesized away node \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_esg1:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_esg1.tdf" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/db/altsyncram_esg1.tdf" 486 2 0 } } { "altsyncram.tdf" "" { Text "/home/victor/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../neorv32/rtl/core/neorv32_cpu.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_cpu.vhd" 276 0 0 } } { "../../../neorv32/rtl/core/neorv32_top.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_top.vhd" 480 0 0 } } { "src/top.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/src/top.vhd" 558 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725301847246 "|top|neorv32_top:neorv32_top_inst|neorv32_cpu:core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_esg1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_esg1:auto_generated\|q_b\[17\] " "Synthesized away node \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_esg1:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_esg1.tdf" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/db/altsyncram_esg1.tdf" 514 2 0 } } { "altsyncram.tdf" "" { Text "/home/victor/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../neorv32/rtl/core/neorv32_cpu.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_cpu.vhd" 276 0 0 } } { "../../../neorv32/rtl/core/neorv32_top.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_top.vhd" 480 0 0 } } { "src/top.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/src/top.vhd" 558 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725301847246 "|top|neorv32_top:neorv32_top_inst|neorv32_cpu:core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_esg1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_esg1:auto_generated\|q_b\[18\] " "Synthesized away node \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_esg1:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_esg1.tdf" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/db/altsyncram_esg1.tdf" 542 2 0 } } { "altsyncram.tdf" "" { Text "/home/victor/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../neorv32/rtl/core/neorv32_cpu.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_cpu.vhd" 276 0 0 } } { "../../../neorv32/rtl/core/neorv32_top.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_top.vhd" 480 0 0 } } { "src/top.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/src/top.vhd" 558 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725301847246 "|top|neorv32_top:neorv32_top_inst|neorv32_cpu:core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_esg1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_esg1:auto_generated\|q_b\[19\] " "Synthesized away node \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_esg1:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_esg1.tdf" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/db/altsyncram_esg1.tdf" 570 2 0 } } { "altsyncram.tdf" "" { Text "/home/victor/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../neorv32/rtl/core/neorv32_cpu.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_cpu.vhd" 276 0 0 } } { "../../../neorv32/rtl/core/neorv32_top.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_top.vhd" 480 0 0 } } { "src/top.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/src/top.vhd" 558 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725301847246 "|top|neorv32_top:neorv32_top_inst|neorv32_cpu:core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_esg1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_esg1:auto_generated\|q_b\[20\] " "Synthesized away node \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_esg1:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_esg1.tdf" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/db/altsyncram_esg1.tdf" 598 2 0 } } { "altsyncram.tdf" "" { Text "/home/victor/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../neorv32/rtl/core/neorv32_cpu.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_cpu.vhd" 276 0 0 } } { "../../../neorv32/rtl/core/neorv32_top.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_top.vhd" 480 0 0 } } { "src/top.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/src/top.vhd" 558 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725301847246 "|top|neorv32_top:neorv32_top_inst|neorv32_cpu:core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_esg1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_esg1:auto_generated\|q_b\[21\] " "Synthesized away node \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_esg1:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_esg1.tdf" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/db/altsyncram_esg1.tdf" 626 2 0 } } { "altsyncram.tdf" "" { Text "/home/victor/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../neorv32/rtl/core/neorv32_cpu.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_cpu.vhd" 276 0 0 } } { "../../../neorv32/rtl/core/neorv32_top.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_top.vhd" 480 0 0 } } { "src/top.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/src/top.vhd" 558 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725301847246 "|top|neorv32_top:neorv32_top_inst|neorv32_cpu:core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_esg1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_esg1:auto_generated\|q_b\[22\] " "Synthesized away node \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_esg1:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_esg1.tdf" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/db/altsyncram_esg1.tdf" 654 2 0 } } { "altsyncram.tdf" "" { Text "/home/victor/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../neorv32/rtl/core/neorv32_cpu.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_cpu.vhd" 276 0 0 } } { "../../../neorv32/rtl/core/neorv32_top.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_top.vhd" 480 0 0 } } { "src/top.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/src/top.vhd" 558 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725301847246 "|top|neorv32_top:neorv32_top_inst|neorv32_cpu:core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_esg1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_esg1:auto_generated\|q_b\[23\] " "Synthesized away node \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_esg1:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_esg1.tdf" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/db/altsyncram_esg1.tdf" 682 2 0 } } { "altsyncram.tdf" "" { Text "/home/victor/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../neorv32/rtl/core/neorv32_cpu.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_cpu.vhd" 276 0 0 } } { "../../../neorv32/rtl/core/neorv32_top.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_top.vhd" 480 0 0 } } { "src/top.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/src/top.vhd" 558 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725301847246 "|top|neorv32_top:neorv32_top_inst|neorv32_cpu:core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_esg1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_esg1:auto_generated\|q_b\[24\] " "Synthesized away node \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_esg1:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_esg1.tdf" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/db/altsyncram_esg1.tdf" 710 2 0 } } { "altsyncram.tdf" "" { Text "/home/victor/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../neorv32/rtl/core/neorv32_cpu.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_cpu.vhd" 276 0 0 } } { "../../../neorv32/rtl/core/neorv32_top.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_top.vhd" 480 0 0 } } { "src/top.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/src/top.vhd" 558 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725301847246 "|top|neorv32_top:neorv32_top_inst|neorv32_cpu:core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_esg1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_esg1:auto_generated\|q_b\[25\] " "Synthesized away node \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_esg1:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_esg1.tdf" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/db/altsyncram_esg1.tdf" 738 2 0 } } { "altsyncram.tdf" "" { Text "/home/victor/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../neorv32/rtl/core/neorv32_cpu.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_cpu.vhd" 276 0 0 } } { "../../../neorv32/rtl/core/neorv32_top.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_top.vhd" 480 0 0 } } { "src/top.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/src/top.vhd" 558 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725301847246 "|top|neorv32_top:neorv32_top_inst|neorv32_cpu:core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_esg1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_esg1:auto_generated\|q_b\[26\] " "Synthesized away node \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_esg1:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_esg1.tdf" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/db/altsyncram_esg1.tdf" 766 2 0 } } { "altsyncram.tdf" "" { Text "/home/victor/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../neorv32/rtl/core/neorv32_cpu.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_cpu.vhd" 276 0 0 } } { "../../../neorv32/rtl/core/neorv32_top.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_top.vhd" 480 0 0 } } { "src/top.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/src/top.vhd" 558 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725301847246 "|top|neorv32_top:neorv32_top_inst|neorv32_cpu:core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_esg1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_esg1:auto_generated\|q_b\[27\] " "Synthesized away node \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_esg1:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_esg1.tdf" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/db/altsyncram_esg1.tdf" 794 2 0 } } { "altsyncram.tdf" "" { Text "/home/victor/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../neorv32/rtl/core/neorv32_cpu.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_cpu.vhd" 276 0 0 } } { "../../../neorv32/rtl/core/neorv32_top.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_top.vhd" 480 0 0 } } { "src/top.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/src/top.vhd" 558 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725301847246 "|top|neorv32_top:neorv32_top_inst|neorv32_cpu:core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_esg1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_esg1:auto_generated\|q_b\[28\] " "Synthesized away node \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_esg1:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_esg1.tdf" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/db/altsyncram_esg1.tdf" 822 2 0 } } { "altsyncram.tdf" "" { Text "/home/victor/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../neorv32/rtl/core/neorv32_cpu.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_cpu.vhd" 276 0 0 } } { "../../../neorv32/rtl/core/neorv32_top.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_top.vhd" 480 0 0 } } { "src/top.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/src/top.vhd" 558 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725301847246 "|top|neorv32_top:neorv32_top_inst|neorv32_cpu:core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_esg1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_esg1:auto_generated\|q_b\[29\] " "Synthesized away node \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_esg1:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_esg1.tdf" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/db/altsyncram_esg1.tdf" 850 2 0 } } { "altsyncram.tdf" "" { Text "/home/victor/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../neorv32/rtl/core/neorv32_cpu.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_cpu.vhd" 276 0 0 } } { "../../../neorv32/rtl/core/neorv32_top.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_top.vhd" 480 0 0 } } { "src/top.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/src/top.vhd" 558 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725301847246 "|top|neorv32_top:neorv32_top_inst|neorv32_cpu:core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_esg1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_esg1:auto_generated\|q_b\[30\] " "Synthesized away node \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_esg1:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_esg1.tdf" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/db/altsyncram_esg1.tdf" 878 2 0 } } { "altsyncram.tdf" "" { Text "/home/victor/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../neorv32/rtl/core/neorv32_cpu.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_cpu.vhd" 276 0 0 } } { "../../../neorv32/rtl/core/neorv32_top.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_top.vhd" 480 0 0 } } { "src/top.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/src/top.vhd" 558 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725301847246 "|top|neorv32_top:neorv32_top_inst|neorv32_cpu:core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_esg1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_esg1:auto_generated\|q_b\[31\] " "Synthesized away node \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__3\|altsyncram_esg1:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_esg1.tdf" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/db/altsyncram_esg1.tdf" 906 2 0 } } { "altsyncram.tdf" "" { Text "/home/victor/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../../neorv32/rtl/core/neorv32_cpu.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_cpu.vhd" 276 0 0 } } { "../../../neorv32/rtl/core/neorv32_top.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_top.vhd" 480 0 0 } } { "src/top.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/src/top.vhd" 558 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725301847246 "|top|neorv32_top:neorv32_top_inst|neorv32_cpu:core_complex:neorv32_cpu_inst|neorv32_cpu_regfile:neorv32_cpu_regfile_inst|altsyncram:reg_file[0][31]__3|altsyncram_esg1:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1725301847246 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1725301847246 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "qsys_core:inst_qsys\|qsys_core_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem " "RAM logic \"qsys_core:inst_qsys\|qsys_core_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "qsys_core/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1725301848671 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1725301848671 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "9 " "Inferred 9 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_imem:\\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst\|mem_ram_b0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"neorv32_top:neorv32_top_inst\|neorv32_imem:\\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst\|mem_ram_b0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725301850823 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725301850823 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725301850823 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8192 " "Parameter NUMWORDS_A set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725301850823 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725301850823 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725301850823 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725301850823 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725301850823 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725301850823 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725301850823 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1725301850823 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|mem_ram_b0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|mem_ram_b0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725301850823 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725301850823 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725301850823 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725301850823 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725301850823 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725301850823 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725301850823 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725301850823 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725301850823 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725301850823 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1725301850823 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_imem:\\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst\|mem_ram_b2_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"neorv32_top:neorv32_top_inst\|neorv32_imem:\\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst\|mem_ram_b2_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725301850823 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725301850823 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725301850823 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8192 " "Parameter NUMWORDS_A set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725301850823 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725301850823 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725301850823 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725301850823 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725301850823 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725301850823 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725301850823 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1725301850823 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|mem_ram_b2_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|mem_ram_b2_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725301850823 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725301850823 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725301850823 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725301850823 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725301850823 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725301850823 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725301850823 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725301850823 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725301850823 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725301850823 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1725301850823 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_imem:\\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst\|mem_ram_b3_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"neorv32_top:neorv32_top_inst\|neorv32_imem:\\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst\|mem_ram_b3_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725301850823 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725301850823 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725301850823 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8192 " "Parameter NUMWORDS_A set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725301850823 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725301850823 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725301850823 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725301850823 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725301850823 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725301850823 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725301850823 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1725301850823 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|mem_ram_b3_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|mem_ram_b3_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725301850823 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725301850823 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725301850823 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725301850823 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725301850823 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725301850823 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725301850823 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725301850823 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725301850823 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725301850823 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1725301850823 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_imem:\\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst\|mem_ram_b1_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"neorv32_top:neorv32_top_inst\|neorv32_imem:\\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst\|mem_ram_b1_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725301850823 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725301850823 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725301850823 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8192 " "Parameter NUMWORDS_A set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725301850823 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725301850823 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725301850823 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725301850823 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725301850823 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725301850823 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725301850823 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1725301850823 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|mem_ram_b1_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|mem_ram_b1_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725301850823 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725301850823 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725301850823 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725301850823 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725301850823 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725301850823 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725301850823 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725301850823 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725301850823 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725301850823 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1725301850823 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_boot_rom:\\memory_system:neorv32_boot_rom_inst_true:neorv32_boot_rom_inst\|Mux0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"neorv32_top:neorv32_top_inst\|neorv32_boot_rom:\\memory_system:neorv32_boot_rom_inst_true:neorv32_boot_rom_inst\|Mux0_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725301850823 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725301850823 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725301850823 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725301850823 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725301850823 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725301850823 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE de0n-neorv32-sdram-qsys.top0.rtl.mif " "Parameter INIT_FILE set to de0n-neorv32-sdram-qsys.top0.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1725301850823 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1725301850823 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1725301850823 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_alu:neorv32_cpu_alu_inst\|neorv32_cpu_cp_fpu:\\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_alu:neorv32_cpu_alu_inst\|neorv32_cpu_cp_fpu:\\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst\|Mult0\"" {  } { { "../../../neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd" "Mult0" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd" 673 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1725301850825 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1725301850825 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "neorv32_top:neorv32_top_inst\|neorv32_imem:\\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst\|altsyncram:mem_ram_b0_rtl_0 " "Elaborated megafunction instantiation \"neorv32_top:neorv32_top_inst\|neorv32_imem:\\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst\|altsyncram:mem_ram_b0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725301850839 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "neorv32_top:neorv32_top_inst\|neorv32_imem:\\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst\|altsyncram:mem_ram_b0_rtl_0 " "Instantiated megafunction \"neorv32_top:neorv32_top_inst\|neorv32_imem:\\memory_system:neorv32_int_imem_inst_true:neorv32_int_imem_inst\|altsyncram:mem_ram_b0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725301850839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725301850839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725301850839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8192 " "Parameter \"NUMWORDS_A\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725301850839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725301850839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725301850839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725301850839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725301850839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725301850839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725301850839 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1725301850839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hf81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hf81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hf81 " "Found entity 1: altsyncram_hf81" {  } { { "db/altsyncram_hf81.tdf" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/db/altsyncram_hf81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725301850860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725301850860 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0 " "Elaborated megafunction instantiation \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725301850863 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0 " "Instantiated megafunction \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\memory_system:neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725301850863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725301850863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725301850863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725301850863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725301850863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725301850863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725301850863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725301850863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725301850863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725301850863 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1725301850863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ff81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ff81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ff81 " "Found entity 1: altsyncram_ff81" {  } { { "db/altsyncram_ff81.tdf" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/db/altsyncram_ff81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725301850883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725301850883 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "neorv32_top:neorv32_top_inst\|neorv32_boot_rom:\\memory_system:neorv32_boot_rom_inst_true:neorv32_boot_rom_inst\|altsyncram:Mux0_rtl_0 " "Elaborated megafunction instantiation \"neorv32_top:neorv32_top_inst\|neorv32_boot_rom:\\memory_system:neorv32_boot_rom_inst_true:neorv32_boot_rom_inst\|altsyncram:Mux0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725301850907 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "neorv32_top:neorv32_top_inst\|neorv32_boot_rom:\\memory_system:neorv32_boot_rom_inst_true:neorv32_boot_rom_inst\|altsyncram:Mux0_rtl_0 " "Instantiated megafunction \"neorv32_top:neorv32_top_inst\|neorv32_boot_rom:\\memory_system:neorv32_boot_rom_inst_true:neorv32_boot_rom_inst\|altsyncram:Mux0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725301850907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725301850907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725301850907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725301850907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725301850907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725301850907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE de0n-neorv32-sdram-qsys.top0.rtl.mif " "Parameter \"INIT_FILE\" = \"de0n-neorv32-sdram-qsys.top0.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725301850907 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1725301850907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_em01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_em01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_em01 " "Found entity 1: altsyncram_em01" {  } { { "db/altsyncram_em01.tdf" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/db/altsyncram_em01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725301850930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725301850930 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_alu:neorv32_cpu_alu_inst\|neorv32_cpu_cp_fpu:\\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_alu:neorv32_cpu_alu_inst\|neorv32_cpu_cp_fpu:\\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst\|lpm_mult:Mult0\"" {  } { { "../../../neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd" 673 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725301850938 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_alu:neorv32_cpu_alu_inst\|neorv32_cpu_cp_fpu:\\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst\|lpm_mult:Mult0 " "Instantiated megafunction \"neorv32_top:neorv32_top_inst\|neorv32_cpu:\\core_complex:neorv32_cpu_inst\|neorv32_cpu_alu:neorv32_cpu_alu_inst\|neorv32_cpu_cp_fpu:\\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725301850938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 24 " "Parameter \"LPM_WIDTHB\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725301850938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 48 " "Parameter \"LPM_WIDTHP\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725301850938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 48 " "Parameter \"LPM_WIDTHR\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725301850938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725301850938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725301850938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725301850938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725301850938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725301850938 ""}  } { { "../../../neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd" 673 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1725301850938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_bdt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_bdt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_bdt " "Found entity 1: mult_bdt" {  } { { "db/mult_bdt.tdf" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/db/mult_bdt.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725301850958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725301850958 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1725301851313 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "128 " "Ignored 128 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "128 " "Ignored 128 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1725301851390 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1725301851390 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "qsys_core/synthesis/submodules/qsys_core_sdram.v" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/qsys_core_sdram.v" 440 -1 0 } } { "qsys_core/synthesis/submodules/qsys_core_sdram.v" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/qsys_core_sdram.v" 354 -1 0 } } { "src/top.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/src/top.vhd" 537 -1 0 } } { "qsys_core/synthesis/submodules/qsys_core_sdram.v" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/qsys_core_sdram.v" 304 -1 0 } } { "src/top.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/src/top.vhd" 459 -1 0 } } { "../../../neorv32/rtl/core/neorv32_cpu_control.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_cpu_control.vhd" 146 -1 0 } } { "../../../neorv32/rtl/core/neorv32_cpu_control.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_cpu_control.vhd" 624 -1 0 } } { "../../../neorv32/rtl/core/neorv32_debug_dtm.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_debug_dtm.vhd" 291 -1 0 } } { "src/top.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/src/top.vhd" 458 -1 0 } } { "qsys_core/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/altera_merlin_master_agent.sv" 277 -1 0 } } { "../../../neorv32/rtl/core/neorv32_cpu_control.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_cpu_control.vhd" 1622 -1 0 } } { "../../../neorv32/rtl/core/neorv32_debug_dm.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_debug_dm.vhd" 131 -1 0 } } { "../../../neorv32/rtl/core/neorv32_cpu_control.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/neorv32/rtl/core/neorv32_cpu_control.vhd" 297 -1 0 } } { "qsys_core/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/qsys_core/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1725301851422 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1725301851422 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_CKE VCC " "Pin \"SDRAM_CKE\" is stuck at VCC" {  } { { "src/top.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/src/top.vhd" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725301853047 "|top|SDRAM_CKE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1725301853047 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1725301853251 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "294 " "294 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1725301856625 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/output_files/de0n-neorv32-sdram-qsys.map.smsg " "Generated suppressed messages file /home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/output_files/de0n-neorv32-sdram-qsys.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725301856780 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1725301857113 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725301857113 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7341 " "Implemented 7341 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1725301857494 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1725301857494 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1725301857494 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7104 " "Implemented 7104 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1725301857494 ""} { "Info" "ICUT_CUT_TM_RAMS" "160 " "Implemented 160 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1725301857494 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1725301857494 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "7 " "Implemented 7 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1725301857494 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1725301857494 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 41 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "539 " "Peak virtual memory: 539 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1725301857524 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep  2 15:30:57 2024 " "Processing ended: Mon Sep  2 15:30:57 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1725301857524 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1725301857524 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1725301857524 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1725301857524 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1725301858879 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1725301858880 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep  2 15:30:58 2024 " "Processing started: Mon Sep  2 15:30:58 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1725301858880 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1725301858880 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off de0n-neorv32-sdram-qsys -c de0n-neorv32-sdram-qsys " "Command: quartus_fit --read_settings_files=off --write_settings_files=off de0n-neorv32-sdram-qsys -c de0n-neorv32-sdram-qsys" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1725301858880 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1725301858900 ""}
{ "Info" "0" "" "Project  = de0n-neorv32-sdram-qsys" {  } {  } 0 0 "Project  = de0n-neorv32-sdram-qsys" 0 0 "Fitter" 0 0 1725301858901 ""}
{ "Info" "0" "" "Revision = de0n-neorv32-sdram-qsys" {  } {  } 0 0 "Revision = de0n-neorv32-sdram-qsys" 0 0 "Fitter" 0 0 1725301858901 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1725301870373 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1725301870373 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "de0n-neorv32-sdram-qsys EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"de0n-neorv32-sdram-qsys\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1725301870421 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1725301870461 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1725301870462 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll_sys:inst_pll_sys\|altpll:altpll_component\|pll_sys_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll_sys:inst_pll_sys\|altpll:altpll_component\|pll_sys_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_sys:inst_pll_sys\|altpll:altpll_component\|pll_sys_altpll:auto_generated\|wire_pll1_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for pll_sys:inst_pll_sys\|altpll:altpll_component\|pll_sys_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_sys_altpll.v" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/db/pll_sys_altpll.v" 51 -1 0 } } { "" "" { Generic "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/" { { 0 { 0 ""} 0 5380 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1725301870494 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_sys:inst_pll_sys\|altpll:altpll_component\|pll_sys_altpll:auto_generated\|wire_pll1_clk\[1\] 2 1 -54 -1500 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of -54 degrees (-1500 ps) for pll_sys:inst_pll_sys\|altpll:altpll_component\|pll_sys_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_sys_altpll.v" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/db/pll_sys_altpll.v" 51 -1 0 } } { "" "" { Generic "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/" { { 0 { 0 ""} 0 5381 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1725301870494 ""}  } { { "db/pll_sys_altpll.v" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/db/pll_sys_altpll.v" 51 -1 0 } } { "" "" { Generic "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/" { { 0 { 0 ""} 0 5380 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1725301870494 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1725301870623 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 1 0 "Fitter" 0 -1 1725301870626 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1725301870719 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1725301870719 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1725301870719 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1725301870719 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "/home/victor/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/victor/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/" { { 0 { 0 ""} 0 15281 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1725301870727 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "/home/victor/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/victor/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/" { { 0 { 0 ""} 0 15283 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1725301870727 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "/home/victor/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/victor/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/" { { 0 { 0 ""} 0 15285 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1725301870727 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "/home/victor/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/victor/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/" { { 0 { 0 ""} 0 15287 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1725301870727 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "/home/victor/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/victor/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/" { { 0 { 0 ""} 0 15289 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1725301870727 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1725301870727 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1725301870729 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1725301870945 ""}
{ "Error" "EFIOMGR_IOSTD_DOES_NOT_SUPPORT_SLEW_RATE" "3.3-V LVTTL GPIO_o\[0\] 1 " "I/O standard 3.3-V LVTTL on the GPIO_o\[0\] I/O pin cannot have Slew Rate logic option setting 1" {  } { { "/home/victor/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/victor/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_o[0] } } } { "/home/victor/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/victor/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_o\[0\]" } } } } { "src/top.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/src/top.vhd" 111 0 0 } } { "temporary_test_loc" "" { Generic "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/" { { 0 { 0 ""} 0 127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169303 "I/O standard %1!s! on the %2!s! I/O pin cannot have Slew Rate logic option setting %3!d!" 0 0 "Fitter" 0 -1 1725301871257 ""}
{ "Error" "EFIOMGR_CURRENT_STRENGTH_DOESNT_SUPPORT_SLEW_RATE" "4mA GPIO_o\[0\] D3 1 " "Current strength 4mA on GPIO_o\[0\] I/O pin D3 cannot have Slew Rate logic option setting 1" {  } { { "/home/victor/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/victor/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_o[0] } } } { "/home/victor/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/victor/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_o\[0\]" } } } } { "src/top.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/src/top.vhd" 111 0 0 } } { "temporary_test_loc" "" { Generic "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/" { { 0 { 0 ""} 0 127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169205 "Current strength %1!s! on %2!s! I/O pin %3!s! cannot have Slew Rate logic option setting %4!d!" 0 0 "Fitter" 0 -1 1725301871257 ""}
{ "Error" "EFIOMGR_IOSTD_DOES_NOT_SUPPORT_SLEW_RATE" "3.3-V LVTTL GPIO_o\[1\] 1 " "I/O standard 3.3-V LVTTL on the GPIO_o\[1\] I/O pin cannot have Slew Rate logic option setting 1" {  } { { "/home/victor/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/victor/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_o[1] } } } { "/home/victor/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/victor/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_o\[1\]" } } } } { "src/top.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/src/top.vhd" 111 0 0 } } { "temporary_test_loc" "" { Generic "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/" { { 0 { 0 ""} 0 128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169303 "I/O standard %1!s! on the %2!s! I/O pin cannot have Slew Rate logic option setting %3!d!" 0 0 "Fitter" 0 -1 1725301871257 ""}
{ "Error" "EFIOMGR_CURRENT_STRENGTH_DOESNT_SUPPORT_SLEW_RATE" "4mA GPIO_o\[1\] C3 1 " "Current strength 4mA on GPIO_o\[1\] I/O pin C3 cannot have Slew Rate logic option setting 1" {  } { { "/home/victor/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/victor/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_o[1] } } } { "/home/victor/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/victor/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_o\[1\]" } } } } { "src/top.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/src/top.vhd" 111 0 0 } } { "temporary_test_loc" "" { Generic "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/" { { 0 { 0 ""} 0 128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169205 "Current strength %1!s! on %2!s! I/O pin %3!s! cannot have Slew Rate logic option setting %4!d!" 0 0 "Fitter" 0 -1 1725301871257 ""}
{ "Error" "EFIOMGR_IOSTD_DOES_NOT_SUPPORT_SLEW_RATE" "3.3-V LVTTL GPIO_o\[2\] 1 " "I/O standard 3.3-V LVTTL on the GPIO_o\[2\] I/O pin cannot have Slew Rate logic option setting 1" {  } { { "/home/victor/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/victor/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_o[2] } } } { "/home/victor/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/victor/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_o\[2\]" } } } } { "src/top.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/src/top.vhd" 111 0 0 } } { "temporary_test_loc" "" { Generic "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/" { { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169303 "I/O standard %1!s! on the %2!s! I/O pin cannot have Slew Rate logic option setting %3!d!" 0 0 "Fitter" 0 -1 1725301871257 ""}
{ "Error" "EFIOMGR_CURRENT_STRENGTH_DOESNT_SUPPORT_SLEW_RATE" "4mA GPIO_o\[2\] A2 1 " "Current strength 4mA on GPIO_o\[2\] I/O pin A2 cannot have Slew Rate logic option setting 1" {  } { { "/home/victor/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/victor/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_o[2] } } } { "/home/victor/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/victor/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_o\[2\]" } } } } { "src/top.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/src/top.vhd" 111 0 0 } } { "temporary_test_loc" "" { Generic "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/" { { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169205 "Current strength %1!s! on %2!s! I/O pin %3!s! cannot have Slew Rate logic option setting %4!d!" 0 0 "Fitter" 0 -1 1725301871257 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1725301871258 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1725301873507 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1725301873514 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "33 Cyclone IV E " "33 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[0\] 3.3-V LVTTL G2 " "Pin SDRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at G2" {  } { { "/home/victor/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/victor/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { SDRAM_DQ[0] } } } { "/home/victor/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/victor/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[0\]" } } } } { "src/top.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/src/top.vhd" 79 0 0 } } { "temporary_test_loc" "" { Generic "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1725301873515 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[1\] 3.3-V LVTTL G1 " "Pin SDRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at G1" {  } { { "/home/victor/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/victor/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { SDRAM_DQ[1] } } } { "/home/victor/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/victor/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[1\]" } } } } { "src/top.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/src/top.vhd" 79 0 0 } } { "temporary_test_loc" "" { Generic "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/" { { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1725301873515 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[2\] 3.3-V LVTTL L8 " "Pin SDRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at L8" {  } { { "/home/victor/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/victor/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { SDRAM_DQ[2] } } } { "/home/victor/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/victor/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[2\]" } } } } { "src/top.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/src/top.vhd" 79 0 0 } } { "temporary_test_loc" "" { Generic "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1725301873515 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[3\] 3.3-V LVTTL K5 " "Pin SDRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at K5" {  } { { "/home/victor/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/victor/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { SDRAM_DQ[3] } } } { "/home/victor/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/victor/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[3\]" } } } } { "src/top.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/src/top.vhd" 79 0 0 } } { "temporary_test_loc" "" { Generic "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1725301873515 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[4\] 3.3-V LVTTL K2 " "Pin SDRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at K2" {  } { { "/home/victor/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/victor/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { SDRAM_DQ[4] } } } { "/home/victor/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/victor/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[4\]" } } } } { "src/top.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/src/top.vhd" 79 0 0 } } { "temporary_test_loc" "" { Generic "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/" { { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1725301873515 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[5\] 3.3-V LVTTL J2 " "Pin SDRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at J2" {  } { { "/home/victor/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/victor/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { SDRAM_DQ[5] } } } { "/home/victor/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/victor/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[5\]" } } } } { "src/top.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/src/top.vhd" 79 0 0 } } { "temporary_test_loc" "" { Generic "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/" { { 0 { 0 ""} 0 84 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1725301873515 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[6\] 3.3-V LVTTL J1 " "Pin SDRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at J1" {  } { { "/home/victor/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/victor/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { SDRAM_DQ[6] } } } { "/home/victor/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/victor/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[6\]" } } } } { "src/top.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/src/top.vhd" 79 0 0 } } { "temporary_test_loc" "" { Generic "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/" { { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1725301873515 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[7\] 3.3-V LVTTL R7 " "Pin SDRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at R7" {  } { { "/home/victor/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/victor/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { SDRAM_DQ[7] } } } { "/home/victor/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/victor/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[7\]" } } } } { "src/top.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/src/top.vhd" 79 0 0 } } { "temporary_test_loc" "" { Generic "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/" { { 0 { 0 ""} 0 86 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1725301873515 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[8\] 3.3-V LVTTL T4 " "Pin SDRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at T4" {  } { { "/home/victor/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/victor/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { SDRAM_DQ[8] } } } { "/home/victor/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/victor/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[8\]" } } } } { "src/top.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/src/top.vhd" 79 0 0 } } { "temporary_test_loc" "" { Generic "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/" { { 0 { 0 ""} 0 87 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1725301873515 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[9\] 3.3-V LVTTL T2 " "Pin SDRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at T2" {  } { { "/home/victor/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/victor/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { SDRAM_DQ[9] } } } { "/home/victor/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/victor/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[9\]" } } } } { "src/top.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/src/top.vhd" 79 0 0 } } { "temporary_test_loc" "" { Generic "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/" { { 0 { 0 ""} 0 88 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1725301873515 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[10\] 3.3-V LVTTL T3 " "Pin SDRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at T3" {  } { { "/home/victor/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/victor/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { SDRAM_DQ[10] } } } { "/home/victor/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/victor/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[10\]" } } } } { "src/top.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/src/top.vhd" 79 0 0 } } { "temporary_test_loc" "" { Generic "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/" { { 0 { 0 ""} 0 89 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1725301873515 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[11\] 3.3-V LVTTL R3 " "Pin SDRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at R3" {  } { { "/home/victor/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/victor/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { SDRAM_DQ[11] } } } { "/home/victor/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/victor/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[11\]" } } } } { "src/top.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/src/top.vhd" 79 0 0 } } { "temporary_test_loc" "" { Generic "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/" { { 0 { 0 ""} 0 90 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1725301873515 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[12\] 3.3-V LVTTL R5 " "Pin SDRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at R5" {  } { { "/home/victor/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/victor/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { SDRAM_DQ[12] } } } { "/home/victor/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/victor/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[12\]" } } } } { "src/top.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/src/top.vhd" 79 0 0 } } { "temporary_test_loc" "" { Generic "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/" { { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1725301873515 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[13\] 3.3-V LVTTL P3 " "Pin SDRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at P3" {  } { { "/home/victor/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/victor/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { SDRAM_DQ[13] } } } { "/home/victor/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/victor/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[13\]" } } } } { "src/top.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/src/top.vhd" 79 0 0 } } { "temporary_test_loc" "" { Generic "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/" { { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1725301873515 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[14\] 3.3-V LVTTL N3 " "Pin SDRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at N3" {  } { { "/home/victor/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/victor/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { SDRAM_DQ[14] } } } { "/home/victor/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/victor/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[14\]" } } } } { "src/top.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/src/top.vhd" 79 0 0 } } { "temporary_test_loc" "" { Generic "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1725301873515 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[15\] 3.3-V LVTTL K1 " "Pin SDRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at K1" {  } { { "/home/victor/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/victor/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { SDRAM_DQ[15] } } } { "/home/victor/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/victor/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[15\]" } } } } { "src/top.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/src/top.vhd" 79 0 0 } } { "temporary_test_loc" "" { Generic "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1725301873515 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL R8 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at R8" {  } { { "/home/victor/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/victor/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { CLOCK_50 } } } { "/home/victor/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/victor/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "src/top.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/src/top.vhd" 56 0 0 } } { "temporary_test_loc" "" { Generic "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/" { { 0 { 0 ""} 0 130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1725301873515 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3-V LVTTL J15 " "Pin KEY\[0\] uses I/O standard 3.3-V LVTTL at J15" {  } { { "/home/victor/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/victor/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/home/victor/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/victor/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "src/top.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/src/top.vhd" 94 0 0 } } { "temporary_test_loc" "" { Generic "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1725301873515 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3-V LVTTL E1 " "Pin KEY\[1\] uses I/O standard 3.3-V LVTTL at E1" {  } { { "/home/victor/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/victor/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { KEY[1] } } } { "/home/victor/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/victor/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "src/top.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/src/top.vhd" 94 0 0 } } { "temporary_test_loc" "" { Generic "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1725301873515 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_i\[1\] 3.3-V LVTTL B3 " "Pin GPIO_i\[1\] uses I/O standard 3.3-V LVTTL at B3" {  } { { "/home/victor/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/victor/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_i[1] } } } { "/home/victor/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/victor/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_i\[1\]" } } } } { "src/top.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/src/top.vhd" 110 0 0 } } { "temporary_test_loc" "" { Generic "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/" { { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1725301873515 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_i\[0\] 3.3-V LVTTL A3 " "Pin GPIO_i\[0\] uses I/O standard 3.3-V LVTTL at A3" {  } { { "/home/victor/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/victor/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_i[0] } } } { "/home/victor/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/victor/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_i\[0\]" } } } } { "src/top.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/src/top.vhd" 110 0 0 } } { "temporary_test_loc" "" { Generic "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1725301873515 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_i\[8\] 3.3-V LVTTL A6 " "Pin GPIO_i\[8\] uses I/O standard 3.3-V LVTTL at A6" {  } { { "/home/victor/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/victor/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_i[8] } } } { "/home/victor/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/victor/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_i\[8\]" } } } } { "src/top.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/src/top.vhd" 110 0 0 } } { "temporary_test_loc" "" { Generic "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/" { { 0 { 0 ""} 0 122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1725301873515 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_i\[9\] 3.3-V LVTTL B7 " "Pin GPIO_i\[9\] uses I/O standard 3.3-V LVTTL at B7" {  } { { "/home/victor/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/victor/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_i[9] } } } { "/home/victor/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/victor/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_i\[9\]" } } } } { "src/top.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/src/top.vhd" 110 0 0 } } { "temporary_test_loc" "" { Generic "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/" { { 0 { 0 ""} 0 123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1725301873515 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_i\[11\] 3.3-V LVTTL A7 " "Pin GPIO_i\[11\] uses I/O standard 3.3-V LVTTL at A7" {  } { { "/home/victor/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/victor/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_i[11] } } } { "/home/victor/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/victor/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_i\[11\]" } } } } { "src/top.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/src/top.vhd" 110 0 0 } } { "temporary_test_loc" "" { Generic "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/" { { 0 { 0 ""} 0 125 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1725301873515 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_i\[6\] 3.3-V LVTTL D5 " "Pin GPIO_i\[6\] uses I/O standard 3.3-V LVTTL at D5" {  } { { "/home/victor/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/victor/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_i[6] } } } { "/home/victor/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/victor/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_i\[6\]" } } } } { "src/top.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/src/top.vhd" 110 0 0 } } { "temporary_test_loc" "" { Generic "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/" { { 0 { 0 ""} 0 120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1725301873515 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_i\[10\] 3.3-V LVTTL D6 " "Pin GPIO_i\[10\] uses I/O standard 3.3-V LVTTL at D6" {  } { { "/home/victor/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/victor/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_i[10] } } } { "/home/victor/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/victor/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_i\[10\]" } } } } { "src/top.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/src/top.vhd" 110 0 0 } } { "temporary_test_loc" "" { Generic "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/" { { 0 { 0 ""} 0 124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1725301873515 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_i\[12\] 3.3-V LVTTL C6 " "Pin GPIO_i\[12\] uses I/O standard 3.3-V LVTTL at C6" {  } { { "/home/victor/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/victor/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_i[12] } } } { "/home/victor/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/victor/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_i\[12\]" } } } } { "src/top.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/src/top.vhd" 110 0 0 } } { "temporary_test_loc" "" { Generic "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/" { { 0 { 0 ""} 0 126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1725301873515 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_i\[3\] 3.3-V LVTTL A4 " "Pin GPIO_i\[3\] uses I/O standard 3.3-V LVTTL at A4" {  } { { "/home/victor/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/victor/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_i[3] } } } { "/home/victor/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/victor/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_i\[3\]" } } } } { "src/top.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/src/top.vhd" 110 0 0 } } { "temporary_test_loc" "" { Generic "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1725301873515 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_i\[7\] 3.3-V LVTTL B6 " "Pin GPIO_i\[7\] uses I/O standard 3.3-V LVTTL at B6" {  } { { "/home/victor/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/victor/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_i[7] } } } { "/home/victor/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/victor/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_i\[7\]" } } } } { "src/top.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/src/top.vhd" 110 0 0 } } { "temporary_test_loc" "" { Generic "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/" { { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1725301873515 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_i\[5\] 3.3-V LVTTL A5 " "Pin GPIO_i\[5\] uses I/O standard 3.3-V LVTTL at A5" {  } { { "/home/victor/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/victor/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_i[5] } } } { "/home/victor/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/victor/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_i\[5\]" } } } } { "src/top.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/src/top.vhd" 110 0 0 } } { "temporary_test_loc" "" { Generic "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/" { { 0 { 0 ""} 0 119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1725301873515 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_i\[2\] 3.3-V LVTTL B4 " "Pin GPIO_i\[2\] uses I/O standard 3.3-V LVTTL at B4" {  } { { "/home/victor/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/victor/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_i[2] } } } { "/home/victor/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/victor/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_i\[2\]" } } } } { "src/top.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/src/top.vhd" 110 0 0 } } { "temporary_test_loc" "" { Generic "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1725301873515 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_i\[4\] 3.3-V LVTTL B5 " "Pin GPIO_i\[4\] uses I/O standard 3.3-V LVTTL at B5" {  } { { "/home/victor/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/victor/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO_i[4] } } } { "/home/victor/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/victor/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_i\[4\]" } } } } { "src/top.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/src/top.vhd" 110 0 0 } } { "temporary_test_loc" "" { Generic "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1725301873515 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UART0_RXD 3.3-V LVTTL J13 " "Pin UART0_RXD uses I/O standard 3.3-V LVTTL at J13" {  } { { "/home/victor/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/victor/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { UART0_RXD } } } { "/home/victor/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/victor/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "UART0_RXD" } } } } { "src/top.vhd" "" { Text "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/src/top.vhd" 100 0 0 } } { "temporary_test_loc" "" { Generic "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/" { { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1725301873515 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 1 0 "Fitter" 0 -1 1725301873515 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/output_files/de0n-neorv32-sdram-qsys.fit.smsg " "Generated suppressed messages file /home/victor/insper/capstone/24b-cti-riscv/hardware/de0-nano/de0n-neorv32-sdram-qsys/hw/output_files/de0n-neorv32-sdram-qsys.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1725301873721 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 7 s 3 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 7 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "409 " "Peak virtual memory: 409 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1725301873791 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Sep  2 15:31:13 2024 " "Processing ended: Mon Sep  2 15:31:13 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1725301873791 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1725301873791 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1725301873791 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1725301873791 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 9 s 44 s " "Quartus Prime Full Compilation was unsuccessful. 9 errors, 44 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1725301873871 ""}
