{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1524595647465 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1524595647471 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 24 15:47:27 2018 " "Processing started: Tue Apr 24 15:47:27 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1524595647471 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524595647471 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0_CV_Default -c DE0_CV_Default " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_CV_Default -c DE0_CV_Default" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524595647471 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1524595648466 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1524595648466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nicolas stegmann/documents/github/grupoa/z01/projetos/g-computador/src/rtl/dispositivos/pll/pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/nicolas stegmann/documents/github/grupoa/z01/projetos/g-computador/src/rtl/dispositivos/pll/pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PLL-rtl " "Found design unit 1: PLL-rtl" {  } { { "../src/rtl/Dispositivos/PLL/PLL.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/G-Computador/src/rtl/Dispositivos/PLL/PLL.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524595659654 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "../src/rtl/Dispositivos/PLL/PLL.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/G-Computador/src/rtl/Dispositivos/PLL/PLL.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524595659654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524595659654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nicolas stegmann/documents/github/grupoa/z01/projetos/g-computador/src/rtl/dispositivos/pll/pll/pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/nicolas stegmann/documents/github/grupoa/z01/projetos/g-computador/src/rtl/dispositivos/pll/pll/pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_0002 " "Found entity 1: PLL_0002" {  } { { "../src/rtl/Dispositivos/PLL/PLL/PLL_0002.v" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/G-Computador/src/rtl/Dispositivos/PLL/PLL/PLL_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524595659664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524595659664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nicolas stegmann/documents/github/grupoa/z01/projetos/g-computador/src/rtl/dispositivos/screen/fifo/fifo16x4096.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/nicolas stegmann/documents/github/grupoa/z01/projetos/g-computador/src/rtl/dispositivos/screen/fifo/fifo16x4096.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo16x4096-SYN " "Found design unit 1: fifo16x4096-SYN" {  } { { "../src/rtl/Dispositivos/Screen/FIFO/FIFO16x4096.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/G-Computador/src/rtl/Dispositivos/Screen/FIFO/FIFO16x4096.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524595659675 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIFO16x4096 " "Found entity 1: FIFO16x4096" {  } { { "../src/rtl/Dispositivos/Screen/FIFO/FIFO16x4096.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/G-Computador/src/rtl/Dispositivos/Screen/FIFO/FIFO16x4096.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524595659675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524595659675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nicolas stegmann/documents/github/grupoa/z01/projetos/g-computador/src/rtl/dispositivos/screen/screen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/nicolas stegmann/documents/github/grupoa/z01/projetos/g-computador/src/rtl/dispositivos/screen/screen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Screen-logic " "Found design unit 1: Screen-logic" {  } { { "../src/rtl/Dispositivos/Screen/Screen.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/G-Computador/src/rtl/Dispositivos/Screen/Screen.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524595659685 ""} { "Info" "ISGN_ENTITY_NAME" "1 Screen " "Found entity 1: Screen" {  } { { "../src/rtl/Dispositivos/Screen/Screen.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/G-Computador/src/rtl/Dispositivos/Screen/Screen.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524595659685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524595659685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nicolas stegmann/documents/github/grupoa/z01/projetos/g-computador/src/rtl/dispositivos/screen/ili9341.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/nicolas stegmann/documents/github/grupoa/z01/projetos/g-computador/src/rtl/dispositivos/screen/ili9341.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ILI9341-rtl " "Found design unit 1: ILI9341-rtl" {  } { { "../src/rtl/Dispositivos/Screen/ILI9341.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/G-Computador/src/rtl/Dispositivos/Screen/ILI9341.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524595659696 ""} { "Info" "ISGN_ENTITY_NAME" "1 ILI9341 " "Found entity 1: ILI9341" {  } { { "../src/rtl/Dispositivos/Screen/ILI9341.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/G-Computador/src/rtl/Dispositivos/Screen/ILI9341.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524595659696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524595659696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nicolas stegmann/documents/github/grupoa/z01/projetos/g-computador/src/rtl/dispositivos/rom/rom32k.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/nicolas stegmann/documents/github/grupoa/z01/projetos/g-computador/src/rtl/dispositivos/rom/rom32k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom32k-SYN " "Found design unit 1: rom32k-SYN" {  } { { "../src/rtl/Dispositivos/ROM/ROM32K.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/G-Computador/src/rtl/Dispositivos/ROM/ROM32K.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524595659708 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM32K " "Found entity 1: ROM32K" {  } { { "../src/rtl/Dispositivos/ROM/ROM32K.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/G-Computador/src/rtl/Dispositivos/ROM/ROM32K.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524595659708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524595659708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nicolas stegmann/documents/github/grupoa/z01/projetos/g-computador/src/rtl/dispositivos/ram/ram16k.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/nicolas stegmann/documents/github/grupoa/z01/projetos/g-computador/src/rtl/dispositivos/ram/ram16k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram16k-SYN " "Found design unit 1: ram16k-SYN" {  } { { "../src/rtl/Dispositivos/RAM/RAM16K.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/G-Computador/src/rtl/Dispositivos/RAM/RAM16K.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524595659718 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM16K " "Found entity 1: RAM16K" {  } { { "../src/rtl/Dispositivos/RAM/RAM16K.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/G-Computador/src/rtl/Dispositivos/RAM/RAM16K.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524595659718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524595659718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nicolas stegmann/documents/github/grupoa/z01/projetos/g-computador/src/rtl/memoryio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/nicolas stegmann/documents/github/grupoa/z01/projetos/g-computador/src/rtl/memoryio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MemoryIO-logic " "Found design unit 1: MemoryIO-logic" {  } { { "../src/rtl/MemoryIO.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/G-Computador/src/rtl/MemoryIO.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524595659727 ""} { "Info" "ISGN_ENTITY_NAME" "1 MemoryIO " "Found entity 1: MemoryIO" {  } { { "../src/rtl/MemoryIO.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/G-Computador/src/rtl/MemoryIO.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524595659727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524595659727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nicolas stegmann/documents/github/grupoa/z01/projetos/g-computador/src/rtl/cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/nicolas stegmann/documents/github/grupoa/z01/projetos/g-computador/src/rtl/cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU-arch " "Found design unit 1: CPU-arch" {  } { { "../src/rtl/CPU.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/G-Computador/src/rtl/CPU.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524595659737 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "../src/rtl/CPU.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/G-Computador/src/rtl/CPU.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524595659737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524595659737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nicolas stegmann/documents/github/grupoa/z01/projetos/g-computador/src/rtl/controlunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/nicolas stegmann/documents/github/grupoa/z01/projetos/g-computador/src/rtl/controlunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlUnit-arch " "Found design unit 1: ControlUnit-arch" {  } { { "../src/rtl/ControlUnit.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/G-Computador/src/rtl/ControlUnit.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524595659746 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "../src/rtl/ControlUnit.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/G-Computador/src/rtl/ControlUnit.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524595659746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524595659746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nicolas stegmann/documents/github/grupoa/z01/projetos/g-computador/src/rtl/computador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/nicolas stegmann/documents/github/grupoa/z01/projetos/g-computador/src/rtl/computador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Computador-logic " "Found design unit 1: Computador-logic" {  } { { "../src/rtl/Computador.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/G-Computador/src/rtl/Computador.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524595659756 ""} { "Info" "ISGN_ENTITY_NAME" "1 Computador " "Found entity 1: Computador" {  } { { "../src/rtl/Computador.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/G-Computador/src/rtl/Computador.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524595659756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524595659756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nicolas stegmann/documents/github/grupoa/z01/projetos/e-logicasequencial/src/rtl/register64.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/nicolas stegmann/documents/github/grupoa/z01/projetos/e-logicasequencial/src/rtl/register64.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register64-arch " "Found design unit 1: Register64-arch" {  } { { "../../E-LogicaSequencial/src/rtl/Register64.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/E-LogicaSequencial/src/rtl/Register64.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524595659765 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register64 " "Found entity 1: Register64" {  } { { "../../E-LogicaSequencial/src/rtl/Register64.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/E-LogicaSequencial/src/rtl/Register64.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524595659765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524595659765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nicolas stegmann/documents/github/grupoa/z01/projetos/e-logicasequencial/src/rtl/register32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/nicolas stegmann/documents/github/grupoa/z01/projetos/e-logicasequencial/src/rtl/register32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register32-arch " "Found design unit 1: Register32-arch" {  } { { "../../E-LogicaSequencial/src/rtl/Register32.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/E-LogicaSequencial/src/rtl/Register32.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524595659775 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register32 " "Found entity 1: Register32" {  } { { "../../E-LogicaSequencial/src/rtl/Register32.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/E-LogicaSequencial/src/rtl/Register32.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524595659775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524595659775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nicolas stegmann/documents/github/grupoa/z01/projetos/e-logicasequencial/src/rtl/register16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/nicolas stegmann/documents/github/grupoa/z01/projetos/e-logicasequencial/src/rtl/register16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register16-arch " "Found design unit 1: Register16-arch" {  } { { "../../E-LogicaSequencial/src/rtl/Register16.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/E-LogicaSequencial/src/rtl/Register16.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524595659784 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register16 " "Found entity 1: Register16" {  } { { "../../E-LogicaSequencial/src/rtl/Register16.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/E-LogicaSequencial/src/rtl/Register16.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524595659784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524595659784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nicolas stegmann/documents/github/grupoa/z01/projetos/e-logicasequencial/src/rtl/register8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/nicolas stegmann/documents/github/grupoa/z01/projetos/e-logicasequencial/src/rtl/register8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register8-arch " "Found design unit 1: Register8-arch" {  } { { "../../E-LogicaSequencial/src/rtl/Register8.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/E-LogicaSequencial/src/rtl/Register8.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524595659793 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register8 " "Found entity 1: Register8" {  } { { "../../E-LogicaSequencial/src/rtl/Register8.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/E-LogicaSequencial/src/rtl/Register8.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524595659793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524595659793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nicolas stegmann/documents/github/grupoa/z01/projetos/e-logicasequencial/src/rtl/ram512.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/nicolas stegmann/documents/github/grupoa/z01/projetos/e-logicasequencial/src/rtl/ram512.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ram512-rtl " "Found design unit 1: Ram512-rtl" {  } { { "../../E-LogicaSequencial/src/rtl/Ram512.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/E-LogicaSequencial/src/rtl/Ram512.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524595659802 ""} { "Info" "ISGN_ENTITY_NAME" "1 Ram512 " "Found entity 1: Ram512" {  } { { "../../E-LogicaSequencial/src/rtl/Ram512.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/E-LogicaSequencial/src/rtl/Ram512.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524595659802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524595659802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nicolas stegmann/documents/github/grupoa/z01/projetos/e-logicasequencial/src/rtl/ram64.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/nicolas stegmann/documents/github/grupoa/z01/projetos/e-logicasequencial/src/rtl/ram64.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ram64-rtl " "Found design unit 1: Ram64-rtl" {  } { { "../../E-LogicaSequencial/src/rtl/Ram64.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/E-LogicaSequencial/src/rtl/Ram64.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524595659814 ""} { "Info" "ISGN_ENTITY_NAME" "1 Ram64 " "Found entity 1: Ram64" {  } { { "../../E-LogicaSequencial/src/rtl/Ram64.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/E-LogicaSequencial/src/rtl/Ram64.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524595659814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524595659814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nicolas stegmann/documents/github/grupoa/z01/projetos/e-logicasequencial/src/rtl/ram8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/nicolas stegmann/documents/github/grupoa/z01/projetos/e-logicasequencial/src/rtl/ram8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ram8-rtl " "Found design unit 1: Ram8-rtl" {  } { { "../../E-LogicaSequencial/src/rtl/Ram8.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524595659823 ""} { "Info" "ISGN_ENTITY_NAME" "1 Ram8 " "Found entity 1: Ram8" {  } { { "../../E-LogicaSequencial/src/rtl/Ram8.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524595659823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524595659823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nicolas stegmann/documents/github/grupoa/z01/projetos/e-logicasequencial/src/rtl/ram4k.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/nicolas stegmann/documents/github/grupoa/z01/projetos/e-logicasequencial/src/rtl/ram4k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ram4k-rtl " "Found design unit 1: Ram4k-rtl" {  } { { "../../E-LogicaSequencial/src/rtl/Ram4K.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/E-LogicaSequencial/src/rtl/Ram4K.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524595659833 ""} { "Info" "ISGN_ENTITY_NAME" "1 Ram4K " "Found entity 1: Ram4K" {  } { { "../../E-LogicaSequencial/src/rtl/Ram4K.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/E-LogicaSequencial/src/rtl/Ram4K.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524595659833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524595659833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nicolas stegmann/documents/github/grupoa/z01/projetos/e-logicasequencial/src/rtl/pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/nicolas stegmann/documents/github/grupoa/z01/projetos/e-logicasequencial/src/rtl/pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-arch " "Found design unit 1: PC-arch" {  } { { "../../E-LogicaSequencial/src/rtl/PC.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/E-LogicaSequencial/src/rtl/PC.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524595659842 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "../../E-LogicaSequencial/src/rtl/PC.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/E-LogicaSequencial/src/rtl/PC.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524595659842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524595659842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nicolas stegmann/documents/github/grupoa/z01/projetos/e-logicasequencial/src/rtl/flipflopd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/nicolas stegmann/documents/github/grupoa/z01/projetos/e-logicasequencial/src/rtl/flipflopd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FlipFlopD-arch " "Found design unit 1: FlipFlopD-arch" {  } { { "../../E-LogicaSequencial/src/rtl/FlipFlopD.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/E-LogicaSequencial/src/rtl/FlipFlopD.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524595659852 ""} { "Info" "ISGN_ENTITY_NAME" "1 FlipFlopD " "Found entity 1: FlipFlopD" {  } { { "../../E-LogicaSequencial/src/rtl/FlipFlopD.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/E-LogicaSequencial/src/rtl/FlipFlopD.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524595659852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524595659852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nicolas stegmann/documents/github/grupoa/z01/projetos/e-logicasequencial/src/rtl/binarydigit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/nicolas stegmann/documents/github/grupoa/z01/projetos/e-logicasequencial/src/rtl/binarydigit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BinaryDigit-arch " "Found design unit 1: BinaryDigit-arch" {  } { { "../../E-LogicaSequencial/src/rtl/BinaryDigit.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/E-LogicaSequencial/src/rtl/BinaryDigit.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524595659861 ""} { "Info" "ISGN_ENTITY_NAME" "1 BinaryDigit " "Found entity 1: BinaryDigit" {  } { { "../../E-LogicaSequencial/src/rtl/BinaryDigit.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/E-LogicaSequencial/src/rtl/BinaryDigit.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524595659861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524595659861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nicolas stegmann/documents/github/grupoa/z01/projetos/d-unidadelogicaaritmetica/src/rtl/zerador16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/nicolas stegmann/documents/github/grupoa/z01/projetos/d-unidadelogicaaritmetica/src/rtl/zerador16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zerador16-rtl " "Found design unit 1: zerador16-rtl" {  } { { "../../D-UnidadeLogicaAritmetica/src/rtl/zerador16.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/D-UnidadeLogicaAritmetica/src/rtl/zerador16.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524595659871 ""} { "Info" "ISGN_ENTITY_NAME" "1 zerador16 " "Found entity 1: zerador16" {  } { { "../../D-UnidadeLogicaAritmetica/src/rtl/zerador16.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/D-UnidadeLogicaAritmetica/src/rtl/zerador16.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524595659871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524595659871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nicolas stegmann/documents/github/grupoa/z01/projetos/d-unidadelogicaaritmetica/src/rtl/inversor16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/nicolas stegmann/documents/github/grupoa/z01/projetos/d-unidadelogicaaritmetica/src/rtl/inversor16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inversor16-rtl " "Found design unit 1: inversor16-rtl" {  } { { "../../D-UnidadeLogicaAritmetica/src/rtl/inversor16.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/D-UnidadeLogicaAritmetica/src/rtl/inversor16.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524595659881 ""} { "Info" "ISGN_ENTITY_NAME" "1 inversor16 " "Found entity 1: inversor16" {  } { { "../../D-UnidadeLogicaAritmetica/src/rtl/inversor16.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/D-UnidadeLogicaAritmetica/src/rtl/inversor16.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524595659881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524595659881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nicolas stegmann/documents/github/grupoa/z01/projetos/d-unidadelogicaaritmetica/src/rtl/inc16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/nicolas stegmann/documents/github/grupoa/z01/projetos/d-unidadelogicaaritmetica/src/rtl/inc16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Inc16-rtl " "Found design unit 1: Inc16-rtl" {  } { { "../../D-UnidadeLogicaAritmetica/src/rtl/Inc16.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/D-UnidadeLogicaAritmetica/src/rtl/Inc16.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524595659891 ""} { "Info" "ISGN_ENTITY_NAME" "1 Inc16 " "Found entity 1: Inc16" {  } { { "../../D-UnidadeLogicaAritmetica/src/rtl/Inc16.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/D-UnidadeLogicaAritmetica/src/rtl/Inc16.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524595659891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524595659891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nicolas stegmann/documents/github/grupoa/z01/projetos/d-unidadelogicaaritmetica/src/rtl/halfadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/nicolas stegmann/documents/github/grupoa/z01/projetos/d-unidadelogicaaritmetica/src/rtl/halfadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HalfAdder-rtl " "Found design unit 1: HalfAdder-rtl" {  } { { "../../D-UnidadeLogicaAritmetica/src/rtl/HalfAdder.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/D-UnidadeLogicaAritmetica/src/rtl/HalfAdder.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524595659901 ""} { "Info" "ISGN_ENTITY_NAME" "1 HalfAdder " "Found entity 1: HalfAdder" {  } { { "../../D-UnidadeLogicaAritmetica/src/rtl/HalfAdder.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/D-UnidadeLogicaAritmetica/src/rtl/HalfAdder.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524595659901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524595659901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nicolas stegmann/documents/github/grupoa/z01/projetos/d-unidadelogicaaritmetica/src/rtl/fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/nicolas stegmann/documents/github/grupoa/z01/projetos/d-unidadelogicaaritmetica/src/rtl/fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FullAdder-rtl " "Found design unit 1: FullAdder-rtl" {  } { { "../../D-UnidadeLogicaAritmetica/src/rtl/FullAdder.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/D-UnidadeLogicaAritmetica/src/rtl/FullAdder.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524595659911 ""} { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "../../D-UnidadeLogicaAritmetica/src/rtl/FullAdder.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/D-UnidadeLogicaAritmetica/src/rtl/FullAdder.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524595659911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524595659911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nicolas stegmann/documents/github/grupoa/z01/projetos/d-unidadelogicaaritmetica/src/rtl/comparador16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/nicolas stegmann/documents/github/grupoa/z01/projetos/d-unidadelogicaaritmetica/src/rtl/comparador16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador16-rtl " "Found design unit 1: comparador16-rtl" {  } { { "../../D-UnidadeLogicaAritmetica/src/rtl/comparador16.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/D-UnidadeLogicaAritmetica/src/rtl/comparador16.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524595659922 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador16 " "Found entity 1: comparador16" {  } { { "../../D-UnidadeLogicaAritmetica/src/rtl/comparador16.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/D-UnidadeLogicaAritmetica/src/rtl/comparador16.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524595659922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524595659922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nicolas stegmann/documents/github/grupoa/z01/projetos/d-unidadelogicaaritmetica/src/rtl/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/nicolas stegmann/documents/github/grupoa/z01/projetos/d-unidadelogicaaritmetica/src/rtl/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-rtl " "Found design unit 1: alu-rtl" {  } { { "../../D-UnidadeLogicaAritmetica/src/rtl/ALU.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/D-UnidadeLogicaAritmetica/src/rtl/ALU.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524595659931 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../../D-UnidadeLogicaAritmetica/src/rtl/ALU.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/D-UnidadeLogicaAritmetica/src/rtl/ALU.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524595659931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524595659931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nicolas stegmann/documents/github/grupoa/z01/projetos/d-unidadelogicaaritmetica/src/rtl/add16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/nicolas stegmann/documents/github/grupoa/z01/projetos/d-unidadelogicaaritmetica/src/rtl/add16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Add16-rtl " "Found design unit 1: Add16-rtl" {  } { { "../../D-UnidadeLogicaAritmetica/src/rtl/Add16.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/D-UnidadeLogicaAritmetica/src/rtl/Add16.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524595659941 ""} { "Info" "ISGN_ENTITY_NAME" "1 Add16 " "Found entity 1: Add16" {  } { { "../../D-UnidadeLogicaAritmetica/src/rtl/Add16.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/D-UnidadeLogicaAritmetica/src/rtl/Add16.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524595659941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524595659941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nicolas stegmann/documents/github/grupoa/z01/projetos/c-logicacombinacional/src/rtl/or16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/nicolas stegmann/documents/github/grupoa/z01/projetos/c-logicacombinacional/src/rtl/or16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Or16-rtl " "Found design unit 1: Or16-rtl" {  } { { "../../C-LogicaCombinacional/src/rtl/Or16.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/C-LogicaCombinacional/src/rtl/Or16.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524595659951 ""} { "Info" "ISGN_ENTITY_NAME" "1 Or16 " "Found entity 1: Or16" {  } { { "../../C-LogicaCombinacional/src/rtl/Or16.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/C-LogicaCombinacional/src/rtl/Or16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524595659951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524595659951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nicolas stegmann/documents/github/grupoa/z01/projetos/c-logicacombinacional/src/rtl/or8way.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/nicolas stegmann/documents/github/grupoa/z01/projetos/c-logicacombinacional/src/rtl/or8way.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Or8Way-rtl " "Found design unit 1: Or8Way-rtl" {  } { { "../../C-LogicaCombinacional/src/rtl/Or8Way.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/C-LogicaCombinacional/src/rtl/Or8Way.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524595659961 ""} { "Info" "ISGN_ENTITY_NAME" "1 Or8Way " "Found entity 1: Or8Way" {  } { { "../../C-LogicaCombinacional/src/rtl/Or8Way.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/C-LogicaCombinacional/src/rtl/Or8Way.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524595659961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524595659961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nicolas stegmann/documents/github/grupoa/z01/projetos/c-logicacombinacional/src/rtl/not16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/nicolas stegmann/documents/github/grupoa/z01/projetos/c-logicacombinacional/src/rtl/not16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Not16-rtl " "Found design unit 1: Not16-rtl" {  } { { "../../C-LogicaCombinacional/src/rtl/Not16.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/C-LogicaCombinacional/src/rtl/Not16.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524595659971 ""} { "Info" "ISGN_ENTITY_NAME" "1 Not16 " "Found entity 1: Not16" {  } { { "../../C-LogicaCombinacional/src/rtl/Not16.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/C-LogicaCombinacional/src/rtl/Not16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524595659971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524595659971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nicolas stegmann/documents/github/grupoa/z01/projetos/c-logicacombinacional/src/rtl/nor8way.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/nicolas stegmann/documents/github/grupoa/z01/projetos/c-logicacombinacional/src/rtl/nor8way.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Nor8Way-rtl " "Found design unit 1: Nor8Way-rtl" {  } { { "../../C-LogicaCombinacional/src/rtl/Nor8Way.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/C-LogicaCombinacional/src/rtl/Nor8Way.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524595659981 ""} { "Info" "ISGN_ENTITY_NAME" "1 Nor8Way " "Found entity 1: Nor8Way" {  } { { "../../C-LogicaCombinacional/src/rtl/Nor8Way.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/C-LogicaCombinacional/src/rtl/Nor8Way.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524595659981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524595659981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nicolas stegmann/documents/github/grupoa/z01/projetos/c-logicacombinacional/src/rtl/nand.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/nicolas stegmann/documents/github/grupoa/z01/projetos/c-logicacombinacional/src/rtl/nand.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nand_z01-rtl " "Found design unit 1: nand_z01-rtl" {  } { { "../../C-LogicaCombinacional/src/rtl/Nand.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/C-LogicaCombinacional/src/rtl/Nand.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524595659991 ""} { "Info" "ISGN_ENTITY_NAME" "1 nand_z01 " "Found entity 1: nand_z01" {  } { { "../../C-LogicaCombinacional/src/rtl/Nand.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/C-LogicaCombinacional/src/rtl/Nand.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524595659991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524595659991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nicolas stegmann/documents/github/grupoa/z01/projetos/c-logicacombinacional/src/rtl/mux16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/nicolas stegmann/documents/github/grupoa/z01/projetos/c-logicacombinacional/src/rtl/mux16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux16-pep " "Found design unit 1: Mux16-pep" {  } { { "../../C-LogicaCombinacional/src/rtl/Mux16.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/C-LogicaCombinacional/src/rtl/Mux16.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524595660002 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux16 " "Found entity 1: Mux16" {  } { { "../../C-LogicaCombinacional/src/rtl/Mux16.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/C-LogicaCombinacional/src/rtl/Mux16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524595660002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524595660002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nicolas stegmann/documents/github/grupoa/z01/projetos/c-logicacombinacional/src/rtl/mux8way16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/nicolas stegmann/documents/github/grupoa/z01/projetos/c-logicacombinacional/src/rtl/mux8way16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux8Way16-pep " "Found design unit 1: Mux8Way16-pep" {  } { { "../../C-LogicaCombinacional/src/rtl/Mux8Way16.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/C-LogicaCombinacional/src/rtl/Mux8Way16.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524595660012 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux8Way16 " "Found entity 1: Mux8Way16" {  } { { "../../C-LogicaCombinacional/src/rtl/Mux8Way16.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/C-LogicaCombinacional/src/rtl/Mux8Way16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524595660012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524595660012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nicolas stegmann/documents/github/grupoa/z01/projetos/c-logicacombinacional/src/rtl/mux8way.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/nicolas stegmann/documents/github/grupoa/z01/projetos/c-logicacombinacional/src/rtl/mux8way.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux8Way-Behavioral " "Found design unit 1: Mux8Way-Behavioral" {  } { { "../../C-LogicaCombinacional/src/rtl/Mux8Way.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/C-LogicaCombinacional/src/rtl/Mux8Way.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524595660023 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux8Way " "Found entity 1: Mux8Way" {  } { { "../../C-LogicaCombinacional/src/rtl/Mux8Way.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/C-LogicaCombinacional/src/rtl/Mux8Way.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524595660023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524595660023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nicolas stegmann/documents/github/grupoa/z01/projetos/c-logicacombinacional/src/rtl/mux4way16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/nicolas stegmann/documents/github/grupoa/z01/projetos/c-logicacombinacional/src/rtl/mux4way16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux4Way16-pep " "Found design unit 1: Mux4Way16-pep" {  } { { "../../C-LogicaCombinacional/src/rtl/Mux4Way16.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/C-LogicaCombinacional/src/rtl/Mux4Way16.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524595660034 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux4Way16 " "Found entity 1: Mux4Way16" {  } { { "../../C-LogicaCombinacional/src/rtl/Mux4Way16.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/C-LogicaCombinacional/src/rtl/Mux4Way16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524595660034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524595660034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nicolas stegmann/documents/github/grupoa/z01/projetos/c-logicacombinacional/src/rtl/mux4way.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/nicolas stegmann/documents/github/grupoa/z01/projetos/c-logicacombinacional/src/rtl/mux4way.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux4way-Behavioral " "Found design unit 1: Mux4way-Behavioral" {  } { { "../../C-LogicaCombinacional/src/rtl/Mux4Way.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/C-LogicaCombinacional/src/rtl/Mux4Way.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524595660042 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux4Way " "Found entity 1: Mux4Way" {  } { { "../../C-LogicaCombinacional/src/rtl/Mux4Way.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/C-LogicaCombinacional/src/rtl/Mux4Way.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524595660042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524595660042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nicolas stegmann/documents/github/grupoa/z01/projetos/c-logicacombinacional/src/rtl/mux2way.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/nicolas stegmann/documents/github/grupoa/z01/projetos/c-logicacombinacional/src/rtl/mux2way.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux2Way-Behavioral " "Found design unit 1: Mux2Way-Behavioral" {  } { { "../../C-LogicaCombinacional/src/rtl/Mux2Way.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/C-LogicaCombinacional/src/rtl/Mux2Way.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524595660052 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux2Way " "Found entity 1: Mux2Way" {  } { { "../../C-LogicaCombinacional/src/rtl/Mux2Way.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/C-LogicaCombinacional/src/rtl/Mux2Way.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524595660052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524595660052 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../C-LogicaCombinacional/src/rtl/DMux8Way16.vhd " "Can't analyze file -- file ../../C-LogicaCombinacional/src/rtl/DMux8Way16.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1524595660057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nicolas stegmann/documents/github/grupoa/z01/projetos/c-logicacombinacional/src/rtl/dmux8way.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/nicolas stegmann/documents/github/grupoa/z01/projetos/c-logicacombinacional/src/rtl/dmux8way.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DMux8Way-jor " "Found design unit 1: DMux8Way-jor" {  } { { "../../C-LogicaCombinacional/src/rtl/DMux8Way.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/C-LogicaCombinacional/src/rtl/DMux8Way.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524595660066 ""} { "Info" "ISGN_ENTITY_NAME" "1 DMux8Way " "Found entity 1: DMux8Way" {  } { { "../../C-LogicaCombinacional/src/rtl/DMux8Way.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/C-LogicaCombinacional/src/rtl/DMux8Way.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524595660066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524595660066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nicolas stegmann/documents/github/grupoa/z01/projetos/c-logicacombinacional/src/rtl/dmux4way.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/nicolas stegmann/documents/github/grupoa/z01/projetos/c-logicacombinacional/src/rtl/dmux4way.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DMux4Way-rtl " "Found design unit 1: DMux4Way-rtl" {  } { { "../../C-LogicaCombinacional/src/rtl/DMux4Way.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/C-LogicaCombinacional/src/rtl/DMux4Way.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524595660076 ""} { "Info" "ISGN_ENTITY_NAME" "1 DMux4Way " "Found entity 1: DMux4Way" {  } { { "../../C-LogicaCombinacional/src/rtl/DMux4Way.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/C-LogicaCombinacional/src/rtl/DMux4Way.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524595660076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524595660076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nicolas stegmann/documents/github/grupoa/z01/projetos/c-logicacombinacional/src/rtl/dmux2way.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/nicolas stegmann/documents/github/grupoa/z01/projetos/c-logicacombinacional/src/rtl/dmux2way.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DMux2Way-dmux2 " "Found design unit 1: DMux2Way-dmux2" {  } { { "../../C-LogicaCombinacional/src/rtl/DMux2Way.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/C-LogicaCombinacional/src/rtl/DMux2Way.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524595660086 ""} { "Info" "ISGN_ENTITY_NAME" "1 DMux2Way " "Found entity 1: DMux2Way" {  } { { "../../C-LogicaCombinacional/src/rtl/DMux2Way.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/C-LogicaCombinacional/src/rtl/DMux2Way.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524595660086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524595660086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nicolas stegmann/documents/github/grupoa/z01/projetos/c-logicacombinacional/src/rtl/barrelshifter16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/nicolas stegmann/documents/github/grupoa/z01/projetos/c-logicacombinacional/src/rtl/barrelshifter16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BarrelShifter16-Barrel16 " "Found design unit 1: BarrelShifter16-Barrel16" {  } { { "../../C-LogicaCombinacional/src/rtl/BarrelShifter16.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/C-LogicaCombinacional/src/rtl/BarrelShifter16.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524595660096 ""} { "Info" "ISGN_ENTITY_NAME" "1 BarrelShifter16 " "Found entity 1: BarrelShifter16" {  } { { "../../C-LogicaCombinacional/src/rtl/BarrelShifter16.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/C-LogicaCombinacional/src/rtl/BarrelShifter16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524595660096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524595660096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nicolas stegmann/documents/github/grupoa/z01/projetos/c-logicacombinacional/src/rtl/barrelshifter8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/nicolas stegmann/documents/github/grupoa/z01/projetos/c-logicacombinacional/src/rtl/barrelshifter8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BarrelShifter8-Barrel " "Found design unit 1: BarrelShifter8-Barrel" {  } { { "../../C-LogicaCombinacional/src/rtl/BarrelShifter8.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/C-LogicaCombinacional/src/rtl/BarrelShifter8.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524595660105 ""} { "Info" "ISGN_ENTITY_NAME" "1 BarrelShifter8 " "Found entity 1: BarrelShifter8" {  } { { "../../C-LogicaCombinacional/src/rtl/BarrelShifter8.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/C-LogicaCombinacional/src/rtl/BarrelShifter8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524595660105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524595660105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nicolas stegmann/documents/github/grupoa/z01/projetos/c-logicacombinacional/src/rtl/and16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/nicolas stegmann/documents/github/grupoa/z01/projetos/c-logicacombinacional/src/rtl/and16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 And16-rtl " "Found design unit 1: And16-rtl" {  } { { "../../C-LogicaCombinacional/src/rtl/And16.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/C-LogicaCombinacional/src/rtl/And16.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524595660116 ""} { "Info" "ISGN_ENTITY_NAME" "1 And16 " "Found entity 1: And16" {  } { { "../../C-LogicaCombinacional/src/rtl/And16.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/C-LogicaCombinacional/src/rtl/And16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524595660116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524595660116 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1524595661077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux16 Mux16:muxALUI " "Elaborating entity \"Mux16\" for hierarchy \"Mux16:muxALUI\"" {  } { { "../src/rtl/CPU.vhd" "muxALUI" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/G-Computador/src/rtl/CPU.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524595661087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register16 Register16:Aregister " "Elaborating entity \"Register16\" for hierarchy \"Register16:Aregister\"" {  } { { "../src/rtl/CPU.vhd" "Aregister" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/G-Computador/src/rtl/CPU.vhd" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524595661425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register8 Register16:Aregister\|Register8:r1 " "Elaborating entity \"Register8\" for hierarchy \"Register16:Aregister\|Register8:r1\"" {  } { { "../../E-LogicaSequencial/src/rtl/Register16.vhd" "r1" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/E-LogicaSequencial/src/rtl/Register16.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524595661438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BinaryDigit Register16:Aregister\|Register8:r1\|BinaryDigit:c1 " "Elaborating entity \"BinaryDigit\" for hierarchy \"Register16:Aregister\|Register8:r1\|BinaryDigit:c1\"" {  } { { "../../E-LogicaSequencial/src/rtl/Register8.vhd" "c1" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/E-LogicaSequencial/src/rtl/Register8.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524595661453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2Way Register16:Aregister\|Register8:r1\|BinaryDigit:c1\|Mux2Way:c1 " "Elaborating entity \"Mux2Way\" for hierarchy \"Register16:Aregister\|Register8:r1\|BinaryDigit:c1\|Mux2Way:c1\"" {  } { { "../../E-LogicaSequencial/src/rtl/BinaryDigit.vhd" "c1" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/E-LogicaSequencial/src/rtl/BinaryDigit.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524595661470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FlipFlopD Register16:Aregister\|Register8:r1\|BinaryDigit:c1\|FlipFlopD:c2 " "Elaborating entity \"FlipFlopD\" for hierarchy \"Register16:Aregister\|Register8:r1\|BinaryDigit:c1\|FlipFlopD:c2\"" {  } { { "../../E-LogicaSequencial/src/rtl/BinaryDigit.vhd" "c2" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/E-LogicaSequencial/src/rtl/BinaryDigit.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524595661487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALUS " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALUS\"" {  } { { "../src/rtl/CPU.vhd" "ALUS" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/G-Computador/src/rtl/CPU.vhd" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524595662582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zerador16 ALU:ALUS\|zerador16:zx16 " "Elaborating entity \"zerador16\" for hierarchy \"ALU:ALUS\|zerador16:zx16\"" {  } { { "../../D-UnidadeLogicaAritmetica/src/rtl/ALU.vhd" "zx16" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/D-UnidadeLogicaAritmetica/src/rtl/ALU.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524595662627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inversor16 ALU:ALUS\|inversor16:ix16 " "Elaborating entity \"inversor16\" for hierarchy \"ALU:ALUS\|inversor16:ix16\"" {  } { { "../../D-UnidadeLogicaAritmetica/src/rtl/ALU.vhd" "ix16" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/D-UnidadeLogicaAritmetica/src/rtl/ALU.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524595662654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "And16 ALU:ALUS\|And16:an16 " "Elaborating entity \"And16\" for hierarchy \"ALU:ALUS\|And16:an16\"" {  } { { "../../D-UnidadeLogicaAritmetica/src/rtl/ALU.vhd" "an16" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/D-UnidadeLogicaAritmetica/src/rtl/ALU.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524595663109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Add16 ALU:ALUS\|Add16:ad16 " "Elaborating entity \"Add16\" for hierarchy \"ALU:ALUS\|Add16:ad16\"" {  } { { "../../D-UnidadeLogicaAritmetica/src/rtl/ALU.vhd" "ad16" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/D-UnidadeLogicaAritmetica/src/rtl/ALU.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524595663151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder ALU:ALUS\|Add16:ad16\|FullAdder:fullader1 " "Elaborating entity \"FullAdder\" for hierarchy \"ALU:ALUS\|Add16:ad16\|FullAdder:fullader1\"" {  } { { "../../D-UnidadeLogicaAritmetica/src/rtl/Add16.vhd" "fullader1" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/D-UnidadeLogicaAritmetica/src/rtl/Add16.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524595663172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HalfAdder ALU:ALUS\|Add16:ad16\|FullAdder:fullader1\|HalfAdder:HA1 " "Elaborating entity \"HalfAdder\" for hierarchy \"ALU:ALUS\|Add16:ad16\|FullAdder:fullader1\|HalfAdder:HA1\"" {  } { { "../../D-UnidadeLogicaAritmetica/src/rtl/FullAdder.vhd" "HA1" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/D-UnidadeLogicaAritmetica/src/rtl/FullAdder.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524595663190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador16 ALU:ALUS\|comparador16:comp16 " "Elaborating entity \"comparador16\" for hierarchy \"ALU:ALUS\|comparador16:comp16\"" {  } { { "../../D-UnidadeLogicaAritmetica/src/rtl/ALU.vhd" "comp16" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/D-UnidadeLogicaAritmetica/src/rtl/ALU.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524595663678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:pcs " "Elaborating entity \"PC\" for hierarchy \"PC:pcs\"" {  } { { "../src/rtl/CPU.vhd" "pcs" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/G-Computador/src/rtl/CPU.vhd" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524595664033 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "load PC.vhd(69) " "VHDL Process Statement warning at PC.vhd(69): signal \"load\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../E-LogicaSequencial/src/rtl/PC.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/E-LogicaSequencial/src/rtl/PC.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1524595664041 "|CPU|PC:pcs"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Inc16 PC:pcs\|Inc16:c2 " "Elaborating entity \"Inc16\" for hierarchy \"PC:pcs\|Inc16:c2\"" {  } { { "../../E-LogicaSequencial/src/rtl/PC.vhd" "c2" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/E-LogicaSequencial/src/rtl/PC.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524595664066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ControlUnit:ControlUnitS " "Elaborating entity \"ControlUnit\" for hierarchy \"ControlUnit:ControlUnitS\"" {  } { { "../src/rtl/CPU.vhd" "ControlUnitS" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/G-Computador/src/rtl/CPU.vhd" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524595664810 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "muxALUI_A ControlUnit.vhd(15) " "VHDL Signal Declaration warning at ControlUnit.vhd(15): used implicit default value for signal \"muxALUI_A\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src/rtl/ControlUnit.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/G-Computador/src/rtl/ControlUnit.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1524595664811 "|CPU|ControlUnit:ControlUnitS"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "muxAM_ALU ControlUnit.vhd(16) " "VHDL Signal Declaration warning at ControlUnit.vhd(16): used implicit default value for signal \"muxAM_ALU\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src/rtl/ControlUnit.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/G-Computador/src/rtl/ControlUnit.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1524595664811 "|CPU|ControlUnit:ControlUnitS"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "muxSD_ALU ControlUnit.vhd(17) " "VHDL Signal Declaration warning at ControlUnit.vhd(17): used implicit default value for signal \"muxSD_ALU\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src/rtl/ControlUnit.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/G-Computador/src/rtl/ControlUnit.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1524595664811 "|CPU|ControlUnit:ControlUnitS"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "zx ControlUnit.vhd(18) " "VHDL Signal Declaration warning at ControlUnit.vhd(18): used implicit default value for signal \"zx\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src/rtl/ControlUnit.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/G-Computador/src/rtl/ControlUnit.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1524595664811 "|CPU|ControlUnit:ControlUnitS"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "nx ControlUnit.vhd(18) " "VHDL Signal Declaration warning at ControlUnit.vhd(18): used implicit default value for signal \"nx\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src/rtl/ControlUnit.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/G-Computador/src/rtl/ControlUnit.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1524595664811 "|CPU|ControlUnit:ControlUnitS"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "zy ControlUnit.vhd(18) " "VHDL Signal Declaration warning at ControlUnit.vhd(18): used implicit default value for signal \"zy\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src/rtl/ControlUnit.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/G-Computador/src/rtl/ControlUnit.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1524595664811 "|CPU|ControlUnit:ControlUnitS"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ny ControlUnit.vhd(18) " "VHDL Signal Declaration warning at ControlUnit.vhd(18): used implicit default value for signal \"ny\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src/rtl/ControlUnit.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/G-Computador/src/rtl/ControlUnit.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1524595664811 "|CPU|ControlUnit:ControlUnitS"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "f ControlUnit.vhd(18) " "VHDL Signal Declaration warning at ControlUnit.vhd(18): used implicit default value for signal \"f\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src/rtl/ControlUnit.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/G-Computador/src/rtl/ControlUnit.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1524595664811 "|CPU|ControlUnit:ControlUnitS"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "no ControlUnit.vhd(18) " "VHDL Signal Declaration warning at ControlUnit.vhd(18): used implicit default value for signal \"no\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src/rtl/ControlUnit.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/G-Computador/src/rtl/ControlUnit.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1524595664811 "|CPU|ControlUnit:ControlUnitS"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "loadA ControlUnit.vhd(19) " "VHDL Signal Declaration warning at ControlUnit.vhd(19): used implicit default value for signal \"loadA\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src/rtl/ControlUnit.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/G-Computador/src/rtl/ControlUnit.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1524595664811 "|CPU|ControlUnit:ControlUnitS"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "loadD ControlUnit.vhd(19) " "VHDL Signal Declaration warning at ControlUnit.vhd(19): used implicit default value for signal \"loadD\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src/rtl/ControlUnit.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/G-Computador/src/rtl/ControlUnit.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1524595664811 "|CPU|ControlUnit:ControlUnitS"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "loadS ControlUnit.vhd(19) " "VHDL Signal Declaration warning at ControlUnit.vhd(19): used implicit default value for signal \"loadS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src/rtl/ControlUnit.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/G-Computador/src/rtl/ControlUnit.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1524595664812 "|CPU|ControlUnit:ControlUnitS"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "loadM ControlUnit.vhd(19) " "VHDL Signal Declaration warning at ControlUnit.vhd(19): used implicit default value for signal \"loadM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src/rtl/ControlUnit.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/G-Computador/src/rtl/ControlUnit.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1524595664812 "|CPU|ControlUnit:ControlUnitS"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "loadPC ControlUnit.vhd(19) " "VHDL Signal Declaration warning at ControlUnit.vhd(19): used implicit default value for signal \"loadPC\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src/rtl/ControlUnit.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/G-Computador/src/rtl/ControlUnit.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1524595664812 "|CPU|ControlUnit:ControlUnitS"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "outM\[0\] GND " "Pin \"outM\[0\]\" is stuck at GND" {  } { { "../src/rtl/CPU.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/G-Computador/src/rtl/CPU.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524595666795 "|CPU|outM[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outM\[1\] GND " "Pin \"outM\[1\]\" is stuck at GND" {  } { { "../src/rtl/CPU.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/G-Computador/src/rtl/CPU.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524595666795 "|CPU|outM[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outM\[2\] GND " "Pin \"outM\[2\]\" is stuck at GND" {  } { { "../src/rtl/CPU.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/G-Computador/src/rtl/CPU.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524595666795 "|CPU|outM[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outM\[3\] GND " "Pin \"outM\[3\]\" is stuck at GND" {  } { { "../src/rtl/CPU.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/G-Computador/src/rtl/CPU.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524595666795 "|CPU|outM[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outM\[4\] GND " "Pin \"outM\[4\]\" is stuck at GND" {  } { { "../src/rtl/CPU.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/G-Computador/src/rtl/CPU.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524595666795 "|CPU|outM[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outM\[5\] GND " "Pin \"outM\[5\]\" is stuck at GND" {  } { { "../src/rtl/CPU.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/G-Computador/src/rtl/CPU.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524595666795 "|CPU|outM[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outM\[6\] GND " "Pin \"outM\[6\]\" is stuck at GND" {  } { { "../src/rtl/CPU.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/G-Computador/src/rtl/CPU.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524595666795 "|CPU|outM[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outM\[7\] GND " "Pin \"outM\[7\]\" is stuck at GND" {  } { { "../src/rtl/CPU.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/G-Computador/src/rtl/CPU.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524595666795 "|CPU|outM[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outM\[8\] GND " "Pin \"outM\[8\]\" is stuck at GND" {  } { { "../src/rtl/CPU.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/G-Computador/src/rtl/CPU.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524595666795 "|CPU|outM[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outM\[9\] GND " "Pin \"outM\[9\]\" is stuck at GND" {  } { { "../src/rtl/CPU.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/G-Computador/src/rtl/CPU.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524595666795 "|CPU|outM[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outM\[10\] GND " "Pin \"outM\[10\]\" is stuck at GND" {  } { { "../src/rtl/CPU.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/G-Computador/src/rtl/CPU.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524595666795 "|CPU|outM[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outM\[11\] GND " "Pin \"outM\[11\]\" is stuck at GND" {  } { { "../src/rtl/CPU.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/G-Computador/src/rtl/CPU.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524595666795 "|CPU|outM[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outM\[12\] GND " "Pin \"outM\[12\]\" is stuck at GND" {  } { { "../src/rtl/CPU.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/G-Computador/src/rtl/CPU.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524595666795 "|CPU|outM[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outM\[13\] GND " "Pin \"outM\[13\]\" is stuck at GND" {  } { { "../src/rtl/CPU.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/G-Computador/src/rtl/CPU.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524595666795 "|CPU|outM[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outM\[14\] GND " "Pin \"outM\[14\]\" is stuck at GND" {  } { { "../src/rtl/CPU.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/G-Computador/src/rtl/CPU.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524595666795 "|CPU|outM[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outM\[15\] GND " "Pin \"outM\[15\]\" is stuck at GND" {  } { { "../src/rtl/CPU.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/G-Computador/src/rtl/CPU.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524595666795 "|CPU|outM[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writeM GND " "Pin \"writeM\" is stuck at GND" {  } { { "../src/rtl/CPU.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/G-Computador/src/rtl/CPU.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524595666795 "|CPU|writeM"} { "Warning" "WMLS_MLS_STUCK_PIN" "addressM\[0\] GND " "Pin \"addressM\[0\]\" is stuck at GND" {  } { { "../src/rtl/CPU.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/G-Computador/src/rtl/CPU.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524595666795 "|CPU|addressM[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "addressM\[1\] GND " "Pin \"addressM\[1\]\" is stuck at GND" {  } { { "../src/rtl/CPU.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/G-Computador/src/rtl/CPU.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524595666795 "|CPU|addressM[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "addressM\[2\] GND " "Pin \"addressM\[2\]\" is stuck at GND" {  } { { "../src/rtl/CPU.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/G-Computador/src/rtl/CPU.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524595666795 "|CPU|addressM[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "addressM\[3\] GND " "Pin \"addressM\[3\]\" is stuck at GND" {  } { { "../src/rtl/CPU.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/G-Computador/src/rtl/CPU.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524595666795 "|CPU|addressM[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "addressM\[4\] GND " "Pin \"addressM\[4\]\" is stuck at GND" {  } { { "../src/rtl/CPU.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/G-Computador/src/rtl/CPU.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524595666795 "|CPU|addressM[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "addressM\[5\] GND " "Pin \"addressM\[5\]\" is stuck at GND" {  } { { "../src/rtl/CPU.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/G-Computador/src/rtl/CPU.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524595666795 "|CPU|addressM[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "addressM\[6\] GND " "Pin \"addressM\[6\]\" is stuck at GND" {  } { { "../src/rtl/CPU.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/G-Computador/src/rtl/CPU.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524595666795 "|CPU|addressM[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "addressM\[7\] GND " "Pin \"addressM\[7\]\" is stuck at GND" {  } { { "../src/rtl/CPU.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/G-Computador/src/rtl/CPU.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524595666795 "|CPU|addressM[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "addressM\[8\] GND " "Pin \"addressM\[8\]\" is stuck at GND" {  } { { "../src/rtl/CPU.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/G-Computador/src/rtl/CPU.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524595666795 "|CPU|addressM[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "addressM\[9\] GND " "Pin \"addressM\[9\]\" is stuck at GND" {  } { { "../src/rtl/CPU.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/G-Computador/src/rtl/CPU.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524595666795 "|CPU|addressM[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "addressM\[10\] GND " "Pin \"addressM\[10\]\" is stuck at GND" {  } { { "../src/rtl/CPU.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/G-Computador/src/rtl/CPU.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524595666795 "|CPU|addressM[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "addressM\[11\] GND " "Pin \"addressM\[11\]\" is stuck at GND" {  } { { "../src/rtl/CPU.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/G-Computador/src/rtl/CPU.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524595666795 "|CPU|addressM[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "addressM\[12\] GND " "Pin \"addressM\[12\]\" is stuck at GND" {  } { { "../src/rtl/CPU.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/G-Computador/src/rtl/CPU.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524595666795 "|CPU|addressM[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "addressM\[13\] GND " "Pin \"addressM\[13\]\" is stuck at GND" {  } { { "../src/rtl/CPU.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/G-Computador/src/rtl/CPU.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524595666795 "|CPU|addressM[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "addressM\[14\] GND " "Pin \"addressM\[14\]\" is stuck at GND" {  } { { "../src/rtl/CPU.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/G-Computador/src/rtl/CPU.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524595666795 "|CPU|addressM[14]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1524595666795 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1524595667005 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "33 " "33 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1524595667513 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "PLL 13 " "Ignored 13 assignments for entity \"PLL\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1524595667741 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "PLL_0002 317 " "Ignored 317 assignments for entity \"PLL_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1524595667741 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1524595668845 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524595668845 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "32 " "Design contains 32 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inM\[0\] " "No output dependent on input pin \"inM\[0\]\"" {  } { { "../src/rtl/CPU.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/G-Computador/src/rtl/CPU.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1524595670236 "|CPU|inM[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inM\[1\] " "No output dependent on input pin \"inM\[1\]\"" {  } { { "../src/rtl/CPU.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/G-Computador/src/rtl/CPU.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1524595670236 "|CPU|inM[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inM\[2\] " "No output dependent on input pin \"inM\[2\]\"" {  } { { "../src/rtl/CPU.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/G-Computador/src/rtl/CPU.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1524595670236 "|CPU|inM[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inM\[3\] " "No output dependent on input pin \"inM\[3\]\"" {  } { { "../src/rtl/CPU.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/G-Computador/src/rtl/CPU.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1524595670236 "|CPU|inM[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inM\[4\] " "No output dependent on input pin \"inM\[4\]\"" {  } { { "../src/rtl/CPU.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/G-Computador/src/rtl/CPU.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1524595670236 "|CPU|inM[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inM\[5\] " "No output dependent on input pin \"inM\[5\]\"" {  } { { "../src/rtl/CPU.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/G-Computador/src/rtl/CPU.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1524595670236 "|CPU|inM[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inM\[6\] " "No output dependent on input pin \"inM\[6\]\"" {  } { { "../src/rtl/CPU.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/G-Computador/src/rtl/CPU.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1524595670236 "|CPU|inM[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inM\[7\] " "No output dependent on input pin \"inM\[7\]\"" {  } { { "../src/rtl/CPU.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/G-Computador/src/rtl/CPU.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1524595670236 "|CPU|inM[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inM\[8\] " "No output dependent on input pin \"inM\[8\]\"" {  } { { "../src/rtl/CPU.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/G-Computador/src/rtl/CPU.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1524595670236 "|CPU|inM[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inM\[9\] " "No output dependent on input pin \"inM\[9\]\"" {  } { { "../src/rtl/CPU.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/G-Computador/src/rtl/CPU.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1524595670236 "|CPU|inM[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inM\[10\] " "No output dependent on input pin \"inM\[10\]\"" {  } { { "../src/rtl/CPU.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/G-Computador/src/rtl/CPU.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1524595670236 "|CPU|inM[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inM\[11\] " "No output dependent on input pin \"inM\[11\]\"" {  } { { "../src/rtl/CPU.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/G-Computador/src/rtl/CPU.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1524595670236 "|CPU|inM[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inM\[12\] " "No output dependent on input pin \"inM\[12\]\"" {  } { { "../src/rtl/CPU.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/G-Computador/src/rtl/CPU.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1524595670236 "|CPU|inM[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inM\[13\] " "No output dependent on input pin \"inM\[13\]\"" {  } { { "../src/rtl/CPU.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/G-Computador/src/rtl/CPU.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1524595670236 "|CPU|inM[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inM\[14\] " "No output dependent on input pin \"inM\[14\]\"" {  } { { "../src/rtl/CPU.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/G-Computador/src/rtl/CPU.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1524595670236 "|CPU|inM[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inM\[15\] " "No output dependent on input pin \"inM\[15\]\"" {  } { { "../src/rtl/CPU.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/G-Computador/src/rtl/CPU.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1524595670236 "|CPU|inM[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[15\] " "No output dependent on input pin \"instruction\[15\]\"" {  } { { "../src/rtl/CPU.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/G-Computador/src/rtl/CPU.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1524595670236 "|CPU|instruction[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[0\] " "No output dependent on input pin \"instruction\[0\]\"" {  } { { "../src/rtl/CPU.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/G-Computador/src/rtl/CPU.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1524595670236 "|CPU|instruction[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[1\] " "No output dependent on input pin \"instruction\[1\]\"" {  } { { "../src/rtl/CPU.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/G-Computador/src/rtl/CPU.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1524595670236 "|CPU|instruction[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[2\] " "No output dependent on input pin \"instruction\[2\]\"" {  } { { "../src/rtl/CPU.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/G-Computador/src/rtl/CPU.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1524595670236 "|CPU|instruction[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[3\] " "No output dependent on input pin \"instruction\[3\]\"" {  } { { "../src/rtl/CPU.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/G-Computador/src/rtl/CPU.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1524595670236 "|CPU|instruction[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[4\] " "No output dependent on input pin \"instruction\[4\]\"" {  } { { "../src/rtl/CPU.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/G-Computador/src/rtl/CPU.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1524595670236 "|CPU|instruction[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[5\] " "No output dependent on input pin \"instruction\[5\]\"" {  } { { "../src/rtl/CPU.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/G-Computador/src/rtl/CPU.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1524595670236 "|CPU|instruction[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[6\] " "No output dependent on input pin \"instruction\[6\]\"" {  } { { "../src/rtl/CPU.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/G-Computador/src/rtl/CPU.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1524595670236 "|CPU|instruction[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[7\] " "No output dependent on input pin \"instruction\[7\]\"" {  } { { "../src/rtl/CPU.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/G-Computador/src/rtl/CPU.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1524595670236 "|CPU|instruction[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[8\] " "No output dependent on input pin \"instruction\[8\]\"" {  } { { "../src/rtl/CPU.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/G-Computador/src/rtl/CPU.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1524595670236 "|CPU|instruction[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[9\] " "No output dependent on input pin \"instruction\[9\]\"" {  } { { "../src/rtl/CPU.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/G-Computador/src/rtl/CPU.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1524595670236 "|CPU|instruction[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[10\] " "No output dependent on input pin \"instruction\[10\]\"" {  } { { "../src/rtl/CPU.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/G-Computador/src/rtl/CPU.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1524595670236 "|CPU|instruction[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[11\] " "No output dependent on input pin \"instruction\[11\]\"" {  } { { "../src/rtl/CPU.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/G-Computador/src/rtl/CPU.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1524595670236 "|CPU|instruction[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[12\] " "No output dependent on input pin \"instruction\[12\]\"" {  } { { "../src/rtl/CPU.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/G-Computador/src/rtl/CPU.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1524595670236 "|CPU|instruction[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[13\] " "No output dependent on input pin \"instruction\[13\]\"" {  } { { "../src/rtl/CPU.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/G-Computador/src/rtl/CPU.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1524595670236 "|CPU|instruction[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[14\] " "No output dependent on input pin \"instruction\[14\]\"" {  } { { "../src/rtl/CPU.vhd" "" { Text "C:/Users/Nicolas Stegmann/Documents/GitHub/grupoa/Z01/Projetos/G-Computador/src/rtl/CPU.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1524595670236 "|CPU|instruction[14]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1524595670236 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "113 " "Implemented 113 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "34 " "Implemented 34 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1524595670245 ""} { "Info" "ICUT_CUT_TM_OPINS" "47 " "Implemented 47 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1524595670245 ""} { "Info" "ICUT_CUT_TM_LCELLS" "32 " "Implemented 32 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1524595670245 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1524595670245 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 85 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 85 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "746 " "Peak virtual memory: 746 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1524595670283 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 24 15:47:50 2018 " "Processing ended: Tue Apr 24 15:47:50 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1524595670283 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1524595670283 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1524595670283 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1524595670283 ""}
