/*
 * Copyright 2008 Cisco Systems, Inc.  All rights reserved.
 * Copyright 2007 Nuova Systems, Inc.  All rights reserved.
 *
 * This program is free software; you may redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; version 2 of the License.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
 * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
 * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
 * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS
 * BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN
 * ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
 * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
 * SOFTWARE.
 */
#ifndef _FNIC_IO_H_
#define _FNIC_IO_H_

#include <scsi/fc/fc_fcp.h>

/*
 * Host SG descriptor
 */
#define PALO_MAX_SG_DESC_CNT	1024     // Maximum descriptors per sgl
#define PALO_SG_DESC_ALIGN	16      // Descriptor address alignment

struct host_sg_desc {
    u_int64_t addr;
    u_int32_t len;
    u_int32_t _resvd;
};

/*
 * Place the sense buffer after the used SG list entries in the same mapping.
 */
#ifdef SCSI_SENSE_BUFFERSIZE
#define FNIC_SENSE_SGES \
                DIV_ROUND_UP(SCSI_SENSE_BUFFERSIZE, sizeof(struct host_sg_desc))

#define FNIC_DFLT_SG_DESC_CNT   (32 - FNIC_SENSE_SGES)
#define FNIC_MAX_SG_DESC_CNT    (PALO_MAX_SG_DESC_CNT - FNIC_SENSE_SGES)

#define FNIC_SG_DESC_ALIGN	16      /* Descriptor address alignment */

struct fnic_dflt_sgl_list {
	struct host_sg_desc sg_desc[FNIC_DFLT_SG_DESC_CNT];
	u8 sg_sense_pad[SCSI_SENSE_BUFFERSIZE];
};

struct fnic_sgl_list {
	struct host_sg_desc sg_desc[FNIC_MAX_SG_DESC_CNT];
	u8 sg_sense_pad[SCSI_SENSE_BUFFERSIZE];
};

#endif /* SCSI_SENSE_BUFFERSIZE */

enum fnic_sgl_list_type {
	FNIC_SGL_CACHE_DFLT = 0,  /* cache with default size sgl */
	FNIC_SGL_CACHE_MAX,       /* cache with max size sgl */
	FNIC_SGL_NUM_CACHES       /* number of sgl caches */
};

enum fnic_ioreq_state {
	FNIC_IOREQ_CMD_PENDING = 0,
	FNIC_IOREQ_ABTS_PENDING,
	FNIC_IOREQ_ABTS_COMPLETE,
	FNIC_IOREQ_CMD_COMPLETE,
};

struct fnic_io_req {
	struct host_sg_desc *sgl_list; /* sgl list */
	void *sgl_list_alloc; /* sgl list address used for free */
	dma_addr_t sense_buf_pa; /* dma address for sense buffer*/
	dma_addr_t sgl_list_pa;	/* dma address for sgl list */
	u16 sgl_cnt;
	u8 sgl_type; /* device DMA descriptor list type */
	u8 io_completed:1; /* set to 1 when fw completes IO */
	u32 port_id; /* remote port DID */
	struct completion *abts_done; /* completion for abts */
	struct completion *dr_done; /* completion for device reset */
};

#endif /* _FNIC_IO_H_ */
