{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1747061833745 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1747061833746 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 12 08:57:13 2025 " "Processing started: Mon May 12 08:57:13 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1747061833746 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747061833746 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU_HDL -c Topmodule " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU_HDL -c Topmodule" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747061833746 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1747061834583 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1747061834583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topmodule.sv 1 1 " "Found 1 design units, including 1 entities, in source file topmodule.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Topmodule " "Found entity 1: Topmodule" {  } { { "Topmodule.sv" "" { Text "C:/Users/joseb/Documents/GitHub/CE1107_PG1/ALU/Topmodule.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747061845300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747061845300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_op.sv 1 1 " "Found 1 design units, including 1 entities, in source file and_op.sv" { { "Info" "ISGN_ENTITY_NAME" "1 and_op " "Found entity 1: and_op" {  } { { "and_op.sv" "" { Text "C:/Users/joseb/Documents/GitHub/CE1107_PG1/ALU/and_op.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747061845323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747061845323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_op.sv 1 1 " "Found 1 design units, including 1 entities, in source file xor_op.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xor_op " "Found entity 1: xor_op" {  } { { "xor_op.sv" "" { Text "C:/Users/joseb/Documents/GitHub/CE1107_PG1/ALU/xor_op.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747061845342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747061845342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_op.sv 1 1 " "Found 1 design units, including 1 entities, in source file sub_op.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sub_op " "Found entity 1: sub_op" {  } { { "sub_op.sv" "" { Text "C:/Users/joseb/Documents/GitHub/CE1107_PG1/ALU/sub_op.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747061845371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747061845371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul_op.sv 1 1 " "Found 1 design units, including 1 entities, in source file mul_op.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mul_op " "Found entity 1: mul_op" {  } { { "mul_op.sv" "" { Text "C:/Users/joseb/Documents/GitHub/CE1107_PG1/ALU/mul_op.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747061845392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747061845392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux4_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4_1 " "Found entity 1: mux4_1" {  } { { "mux4_1.sv" "" { Text "C:/Users/joseb/Documents/GitHub/CE1107_PG1/ALU/mux4_1.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747061845413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747061845413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "C:/Users/joseb/Documents/GitHub/CE1107_PG1/ALU/alu.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747061845434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747061845434 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a A HEX_SevenSeg.sv(4) " "Verilog HDL Declaration information at HEX_SevenSeg.sv(4): object \"a\" differs only in case from object \"A\" in the same scope" {  } { { "HEX_SevenSeg.sv" "" { Text "C:/Users/joseb/Documents/GitHub/CE1107_PG1/ALU/HEX_SevenSeg.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1747061845455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_sevenseg.sv 1 1 " "Found 1 design units, including 1 entities, in source file hex_sevenseg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HEX_SevenSeg " "Found entity 1: HEX_SevenSeg" {  } { { "HEX_SevenSeg.sv" "" { Text "C:/Users/joseb/Documents/GitHub/CE1107_PG1/ALU/HEX_SevenSeg.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747061845457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747061845457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_op_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file and_op_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 and_op_tb " "Found entity 1: and_op_tb" {  } { { "and_op_tb.sv" "" { Text "C:/Users/joseb/Documents/GitHub/CE1107_PG1/ALU/and_op_tb.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747061845461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747061845461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_op_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file xor_op_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xor_op_tb " "Found entity 1: xor_op_tb" {  } { { "xor_op_tb.sv" "" { Text "C:/Users/joseb/Documents/GitHub/CE1107_PG1/ALU/xor_op_tb.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747061845466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747061845466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_op_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file sub_op_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sub_op_tb " "Found entity 1: sub_op_tb" {  } { { "sub_op_tb.sv" "" { Text "C:/Users/joseb/Documents/GitHub/CE1107_PG1/ALU/sub_op_tb.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747061845471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747061845471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul_op_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file mul_op_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mul_op_tb " "Found entity 1: mul_op_tb" {  } { { "mul_op_tb.sv" "" { Text "C:/Users/joseb/Documents/GitHub/CE1107_PG1/ALU/mul_op_tb.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747061845475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747061845475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_1_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux4_1_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4_1_tb " "Found entity 1: mux4_1_tb" {  } { { "mux4_1_tb.sv" "" { Text "C:/Users/joseb/Documents/GitHub/CE1107_PG1/ALU/mux4_1_tb.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747061845480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747061845480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_tb " "Found entity 1: alu_tb" {  } { { "alu_tb.sv" "" { Text "C:/Users/joseb/Documents/GitHub/CE1107_PG1/ALU/alu_tb.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747061845485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747061845485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_sevenseg_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file hex_sevenseg_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HEX_SevenSeg_tb " "Found entity 1: HEX_SevenSeg_tb" {  } { { "HEX_SevenSeg_tb.sv" "" { Text "C:/Users/joseb/Documents/GitHub/CE1107_PG1/ALU/HEX_SevenSeg_tb.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747061845489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747061845489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topmodule_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file topmodule_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Topmodule_tb " "Found entity 1: Topmodule_tb" {  } { { "Topmodule_tb.sv" "" { Text "C:/Users/joseb/Documents/GitHub/CE1107_PG1/ALU/Topmodule_tb.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747061845494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747061845494 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Topmodule " "Elaborating entity \"Topmodule\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1747061845581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:u_alu " "Elaborating entity \"alu\" for hierarchy \"alu:u_alu\"" {  } { { "Topmodule.sv" "u_alu" { Text "C:/Users/joseb/Documents/GitHub/CE1107_PG1/ALU/Topmodule.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747061845673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_op alu:u_alu\|and_op:u_and " "Elaborating entity \"and_op\" for hierarchy \"alu:u_alu\|and_op:u_and\"" {  } { { "alu.sv" "u_and" { Text "C:/Users/joseb/Documents/GitHub/CE1107_PG1/ALU/alu.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747061845697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_op alu:u_alu\|xor_op:u_xor " "Elaborating entity \"xor_op\" for hierarchy \"alu:u_alu\|xor_op:u_xor\"" {  } { { "alu.sv" "u_xor" { Text "C:/Users/joseb/Documents/GitHub/CE1107_PG1/ALU/alu.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747061845719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_op alu:u_alu\|sub_op:u_sub " "Elaborating entity \"sub_op\" for hierarchy \"alu:u_alu\|sub_op:u_sub\"" {  } { { "alu.sv" "u_sub" { Text "C:/Users/joseb/Documents/GitHub/CE1107_PG1/ALU/alu.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747061845739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mul_op alu:u_alu\|mul_op:u_mul " "Elaborating entity \"mul_op\" for hierarchy \"alu:u_alu\|mul_op:u_mul\"" {  } { { "alu.sv" "u_mul" { Text "C:/Users/joseb/Documents/GitHub/CE1107_PG1/ALU/alu.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747061845761 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "p3c mul_op.sv(11) " "Verilog HDL or VHDL warning at mul_op.sv(11): object \"p3c\" assigned a value but never read" {  } { { "mul_op.sv" "" { Text "C:/Users/joseb/Documents/GitHub/CE1107_PG1/ALU/mul_op.sv" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1747061845785 "|Topmodule|alu:u_alu|mul_op:u_mul"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4_1 alu:u_alu\|mux4_1:u_mux " "Elaborating entity \"mux4_1\" for hierarchy \"alu:u_alu\|mux4_1:u_mux\"" {  } { { "alu.sv" "u_mux" { Text "C:/Users/joseb/Documents/GitHub/CE1107_PG1/ALU/alu.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747061845786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HEX_SevenSeg HEX_SevenSeg:u_display " "Elaborating entity \"HEX_SevenSeg\" for hierarchy \"HEX_SevenSeg:u_display\"" {  } { { "Topmodule.sv" "u_display" { Text "C:/Users/joseb/Documents/GitHub/CE1107_PG1/ALU/Topmodule.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747061845809 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[4\] GND " "Pin \"leds\[4\]\" is stuck at GND" {  } { { "Topmodule.sv" "" { Text "C:/Users/joseb/Documents/GitHub/CE1107_PG1/ALU/Topmodule.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747061847121 "|Topmodule|leds[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[5\] GND " "Pin \"leds\[5\]\" is stuck at GND" {  } { { "Topmodule.sv" "" { Text "C:/Users/joseb/Documents/GitHub/CE1107_PG1/ALU/Topmodule.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747061847121 "|Topmodule|leds[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[6\] GND " "Pin \"leds\[6\]\" is stuck at GND" {  } { { "Topmodule.sv" "" { Text "C:/Users/joseb/Documents/GitHub/CE1107_PG1/ALU/Topmodule.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747061847121 "|Topmodule|leds[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[7\] GND " "Pin \"leds\[7\]\" is stuck at GND" {  } { { "Topmodule.sv" "" { Text "C:/Users/joseb/Documents/GitHub/CE1107_PG1/ALU/Topmodule.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747061847121 "|Topmodule|leds[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[8\] GND " "Pin \"leds\[8\]\" is stuck at GND" {  } { { "Topmodule.sv" "" { Text "C:/Users/joseb/Documents/GitHub/CE1107_PG1/ALU/Topmodule.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747061847121 "|Topmodule|leds[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[9\] GND " "Pin \"leds\[9\]\" is stuck at GND" {  } { { "Topmodule.sv" "" { Text "C:/Users/joseb/Documents/GitHub/CE1107_PG1/ALU/Topmodule.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747061847121 "|Topmodule|leds[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1747061847121 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1747061847221 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/joseb/Documents/GitHub/CE1107_PG1/ALU/output_files/Topmodule.map.smsg " "Generated suppressed messages file C:/Users/joseb/Documents/GitHub/CE1107_PG1/ALU/output_files/Topmodule.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747061847792 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1747061848247 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747061848247 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[8\] " "No output dependent on input pin \"switches\[8\]\"" {  } { { "Topmodule.sv" "" { Text "C:/Users/joseb/Documents/GitHub/CE1107_PG1/ALU/Topmodule.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747061848734 "|Topmodule|switches[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[9\] " "No output dependent on input pin \"switches\[9\]\"" {  } { { "Topmodule.sv" "" { Text "C:/Users/joseb/Documents/GitHub/CE1107_PG1/ALU/Topmodule.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747061848734 "|Topmodule|switches[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1747061848734 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "44 " "Implemented 44 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1747061848736 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1747061848736 ""} { "Info" "ICUT_CUT_TM_LCELLS" "17 " "Implemented 17 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1747061848736 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1747061848736 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4844 " "Peak virtual memory: 4844 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1747061848761 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 12 08:57:28 2025 " "Processing ended: Mon May 12 08:57:28 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1747061848761 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1747061848761 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1747061848761 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1747061848761 ""}
