INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Computer Architecture/labs/lab3/Lab3_stage2/Lab3_stage2.srcs/sources_1/imports/Computer Architecture/labs/lab3/lab3_stage1/lab3.srcs/sources_1/imports/CacheSrcCode/cache.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Computer Architecture/labs/lab3/Lab3_stage2/Lab3_stage2.srcs/sources_1/imports/Computer Architecture/labs/lab3/lab3_stage1/lab3.srcs/sources_1/imports/CacheSrcCode/main_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Computer Architecture/labs/lab3/Lab3_stage2/Lab3_stage2.srcs/sources_1/imports/Computer Architecture/labs/lab3/lab3_stage1/lab3.srcs/sources_1/imports/CacheSrcCode/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
