# 1st Year

You should NOT attempt to copy this if you need to hand in a similar project.

## Project List:

- [[LABI] AP1 - LaTeX Report about LaTeX Functionalities](https://github.com/RodrigoRosmaninho/projects-ect/tree/master/1st%20Year/%5BLABI%5D%20AP1%20-%20LaTeX%20Report%20about%20LaTeX%20Functionalities)

     Grade: 18.9/20

     A +5,000 word report on LaTeX Functionalities developed in LaTeX with Jorge C. Silva in 2017
     The project objective was to demonstrate ability in LaTeX and Git


- [[LABI] Proj1 - Static Website about LaTeX](https://github.com/RodrigoRosmaninho/projects-ect/tree/master/1st%20Year/%5BLABI%5D%20Proj1%20-%20Static%20Website%20about%20LaTeX)

     Grade: 16.0/20

     A multi-page static website on LaTeX Functionalities developed with Jorge C. Silva in 2018
     The project objective was to demonstrate ability in HTML, CSS, JS and Git

- [[LABI] AP2 - TCP Client for connecting to a remote weather sensor](https://github.com/RodrigoRosmaninho/projects-ect/tree/master/1st%20Year/%5BLABI%5D%20AP2%20-%20TCP%20Client%20for%20connecting%20to%20a%20remote%20weather%20sensor)

     Grade: 18.5/20

     A python TCP client featuring Diffie-Hellman key exchange and AES encription for connecting with and saving data from a remote weather sensor.
     Developed with [Eurico Dias](https://github.com/eurico-dias) in 2018

     The project objective was to demonstrate ability in Python, Encription and hashing, CSV, JSON, and TCP sockets

- [[LSDig] MP1 - FPGA Timer in VHDL](https://github.com/RodrigoRosmaninho/projects-ect/tree/master/1st%20Year/%5BLSDig%5D%20MP1%20-%20%20FPGA%20Timer%20in%20VHDL)

     Grade: 20.0/20

     A simple timer for use in FPGAs (DE2-115 kit) developed in VHDL with [Rita Amante](https://github.com/rita-amante) in 2018.

     The project objective was to demonstrate ability in VHDL

 - [[LSDig] FinalProj - FPGA Calculator implemented with Stack in VHDL](https://github.com/RodrigoRosmaninho/projects-ect/tree/master/1st%20Year/%5BLSDig%5D%20FPGA%20Calculator%20implemented%20with%20Stack%20in%20VHDL)

     Grade: 19.6/20

     A Stack implementation of a calculator for FPGAs (DE2-115 kit) using the integrated LCD.

     Developed in VHDL with [Rita Amante](https://github.com/rita-amante) in 2018

 - [[LABI] Proj2 - Comprehensive Web App for editing music in Python](https://github.com/RodrigoRosmaninho/projects-ect/tree/master/1st%20Year/%5BLABI%5D%20Proj2%20-%20Comprehensive%20Web%20App%20for%20editing%20music%20in%20Python)

     Grade: 19.6/20

     A comprehensive web app for creating music by mixing music samples together. It's also possible to check out other user's creations.

     #### Components:
     - Server & API - Python (CherryPy Framework)
     - Database - SQLite3 and Python (for database read/write methods)
     - Music Generarion - Python w/Struct module
     - Dynamic Website - Vanilla JS w/JQuery and Bootstrap v4

     Developed with [Eurico Dias](https://github.com/eurico-dias), [Pedro Valério](https://github.com/PivZ-24), and [João Trindade](https://github.com/3ndade) in 2018


#### Subjects:
- LABI - Informatics Laboratories (1st and 2nd Semesters, 1st Year)
- LSDig - Digital Systems Laboratories (2nd Semester, 1st Year)
