# ğŸ‘‹ Hi, I'm Nguyen Phuoc Hai!

ğŸ“ I'm a final-year Electronic and Electrical Engineering student at **Ho Chi Minh University of Technology**, passionate about digital design, RTL development, and computer architecture.  
ğŸ’¡ I specialize in **Verilog/SystemVerilog** and **RISC-V architecture**.

## ğŸš€ Current Project
ğŸ§® **Capstone Project:** *Calculator on FPGA using RISC-V IF Extension*  
A custom pipelined RISC-V processor with:
- 2-bit branch prediction
- Floating-point support (F extension)
- CLA adder, Vedic multiplier, Newton-Raphson divider
- Calculator functions: `+`, `-`, `/`, `sin`, `cos`, `tan`, `sqrt`
- Implemented on DE2 FPGA kit

## ğŸ› ï¸ Skills
- ğŸ’» RTL Design (Verilog, SystemVerilog)
- ğŸ§  Computer Architecture (RISC-V, Pipelining, Branch Prediction)
- ğŸ§ª Verification (Testbenches, Simulation)
- ğŸ§° Tools: ModelSim, Quartus, Git


## ğŸ“« Get in touch
- âœ‰ï¸ Email: [hairi.nguyen4617@gmail.com]
- ğŸ’¼ LinkedIn: [linkedin.com/in/hairi67/]

---

Thanks for visiting my GitHub! Feel free to explore my repositories or reach out for collaboration, internship opportunities, or tech discussions!

