#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-533-g676b36e45)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
S_0x8cf2a50 .scope module, "tb_dynamic_clock_gating" "tb_dynamic_clock_gating" 2 3;
 .timescale -9 -12;
v0x8d1db50_0 .var "activity", 0 0;
v0x8d1dc10_0 .var "clk", 0 0;
v0x8d1dce0_0 .net "gated_clk", 0 0, L_0x8d1dee0;  1 drivers
v0x8d1dde0_0 .var "reset_n", 0 0;
E_0x8d05420 .event posedge, v0x8d1d7a0_0;
S_0x8cc5f30 .scope module, "uut" "dynamic_clock_gating" 2 13, 3 1 0, S_0x8cf2a50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 1 "activity";
    .port_info 3 /OUTPUT 1 "gated_clk";
L_0x7f1866626018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x8cc6130_0 .net/2u *"_ivl_0", 0 0, L_0x7f1866626018;  1 drivers
v0x8d1d6e0_0 .net "activity", 0 0, v0x8d1db50_0;  1 drivers
v0x8d1d7a0_0 .net "clk", 0 0, v0x8d1dc10_0;  1 drivers
v0x8d1d840_0 .var "enable", 0 0;
v0x8d1d900_0 .net "gated_clk", 0 0, L_0x8d1dee0;  alias, 1 drivers
v0x8d1da10_0 .net "reset_n", 0 0, v0x8d1dde0_0;  1 drivers
E_0x8d051a0/0 .event negedge, v0x8d1da10_0;
E_0x8d051a0/1 .event posedge, v0x8d1d7a0_0;
E_0x8d051a0 .event/or E_0x8d051a0/0, E_0x8d051a0/1;
L_0x8d1dee0 .functor MUXZ 1, L_0x7f1866626018, v0x8d1dc10_0, v0x8d1d840_0, C4<>;
    .scope S_0x8cc5f30;
T_0 ;
    %wait E_0x8d051a0;
    %load/vec4 v0x8d1da10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x8d1d840_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x8d1d6e0_0;
    %assign/vec4 v0x8d1d840_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x8cf2a50;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x8d1dc10_0, 0, 1;
T_1.0 ;
    %delay 5000, 0;
    %load/vec4 v0x8d1dc10_0;
    %inv;
    %store/vec4 v0x8d1dc10_0, 0, 1;
    %jmp T_1.0;
T_1.1 ;
    %end;
    .thread T_1;
    .scope S_0x8cf2a50;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x8d1dde0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x8d1db50_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x8d1dde0_0, 0, 1;
    %vpi_call 2 37 "$display", "[%0t] Test 1: Clock gating when inactive", $time {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x8d1db50_0, 0, 1;
    %delay 50000, 0;
    %load/vec4 v0x8d1dce0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_2.0, 6;
    %vpi_call 2 41 "$error", "Clock not gated when inactive" {0 0 0};
T_2.0 ;
    %vpi_call 2 44 "$display", "[%0t] Test 2: Clock enable when active", $time {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x8d1db50_0, 0, 1;
    %delay 50000, 0;
    %load/vec4 v0x8d1dce0_0;
    %load/vec4 v0x8d1dc10_0;
    %cmp/ne;
    %jmp/0xz  T_2.2, 6;
    %vpi_call 2 48 "$error", "Clock not enabled when active" {0 0 0};
T_2.2 ;
    %vpi_call 2 51 "$display", "[%0t] Test 3: Dynamic switching", $time {0 0 0};
    %pushi/vec4 5, 0, 32;
T_2.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.5, 5;
    %jmp/1 T_2.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x8d1db50_0;
    %inv;
    %store/vec4 v0x8d1db50_0, 0, 1;
    %delay 30000, 0;
    %load/vec4 v0x8d1db50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.8, 9;
    %load/vec4 v0x8d1dce0_0;
    %load/vec4 v0x8d1dc10_0;
    %cmp/ne;
    %flag_get/vec4 6;
    %and;
T_2.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %vpi_call 2 57 "$error", "Clock not enabled when activity high" {0 0 0};
T_2.6 ;
    %load/vec4 v0x8d1db50_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.11, 9;
    %load/vec4 v0x8d1dce0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 6;
    %and;
T_2.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.9, 8;
    %vpi_call 2 59 "$error", "Clock not gated when activity low" {0 0 0};
T_2.9 ;
    %jmp T_2.4;
T_2.5 ;
    %pop/vec4 1;
    %vpi_call 2 63 "$display", "[%0t] Test 4: Reset behavior", $time {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x8d1dde0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x8d1db50_0, 0, 1;
    %delay 20000, 0;
    %load/vec4 v0x8d1dce0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_2.12, 6;
    %vpi_call 2 68 "$error", "Clock not gated during reset" {0 0 0};
T_2.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x8d1dde0_0, 0, 1;
    %delay 10000, 0;
    %load/vec4 v0x8d1dce0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_2.14, 6;
    %vpi_call 2 74 "$error", "Clock not properly initialized after reset" {0 0 0};
T_2.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x8d1db50_0, 0, 1;
    %delay 20000, 0;
    %load/vec4 v0x8d1dce0_0;
    %load/vec4 v0x8d1dc10_0;
    %cmp/ne;
    %jmp/0xz  T_2.16, 6;
    %vpi_call 2 80 "$error", "Final enable check failed" {0 0 0};
T_2.16 ;
    %vpi_call 2 82 "$display", "[%0t] All tests completed successfully", $time {0 0 0};
    %vpi_call 2 83 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x8cf2a50;
T_3 ;
    %wait E_0x8d05420;
    %vpi_call 2 88 "$display", "[%0t] CLK: %b, Activity: %b, Gated_CLK: %b", $time, v0x8d1dc10_0, v0x8d1db50_0, v0x8d1dce0_0 {0 0 0};
    %jmp T_3;
    .thread T_3;
    .scope S_0x8cf2a50;
T_4 ;
    %vpi_call 2 94 "$dumpfile", "output/dynamic_clock_gating.vcd" {0 0 0};
    %vpi_call 2 95 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x8cf2a50 {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "/src/testbench.v";
    "/src/your_design.v";
