INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bop/Documents/GitHub/FPGAHLS/counter_test/counter_test.ip_user_files/bd/design_1/ipshared/a277/hdl/counter_v1_0_M00_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_v1_0_M00_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bop/Documents/GitHub/FPGAHLS/counter_test/counter_test.ip_user_files/bd/design_1/ipshared/a277/hdl/counter_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bop/Documents/GitHub/FPGAHLS/counter_test/counter_test.ip_user_files/bd/design_1/ip/design_1_counter_0_0/sim/design_1_counter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_counter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bop/Documents/GitHub/FPGAHLS/counter_test/counter_test.ip_user_files/bd/design_1/hdl/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bop/Documents/GitHub/FPGAHLS/counter_test/counter_test.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bop/Documents/GitHub/FPGAHLS/counter_test/counter_test.srcs/sim_1/new/design_1_wrap_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrap_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bop/Documents/GitHub/FPGAHLS/counter_test/counter_test.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
