{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 13 10:35:10 2022 " "Info: Processing started: Tue Sep 13 10:35:10 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off s -c s --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off s -c s --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "s.bdf" "" { Schematic "C:/M2 SME/S/s.bdf" { { 280 -72 96 296 "clk" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "frq:inst2\|tmp " "Info: Detected ripple clock \"frq:inst2\|tmp\" as buffer" {  } { { "../Diviseur de frequence/frq.vhd" "" { Text "C:/M2 SME/Diviseur de frequence/frq.vhd" 22 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "frq:inst2\|tmp" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register frq:inst2\|cnt\[0\] register frq:inst2\|cnt\[24\] 221.24 MHz 4.52 ns Internal " "Info: Clock \"clk\" has Internal fmax of 221.24 MHz between source register \"frq:inst2\|cnt\[0\]\" and destination register \"frq:inst2\|cnt\[24\]\" (period= 4.52 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.300 ns + Longest register register " "Info: + Longest register to register delay is 4.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns frq:inst2\|cnt\[0\] 1 REG LCFF_X3_Y23_N11 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y23_N11; Fanout = 3; REG Node = 'frq:inst2\|cnt\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { frq:inst2|cnt[0] } "NODE_NAME" } } { "../Diviseur de frequence/frq.vhd" "" { Text "C:/M2 SME/Diviseur de frequence/frq.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.791 ns) + CELL(0.414 ns) 1.205 ns frq:inst2\|Add0~1 2 COMB LCCOMB_X2_Y24_N0 2 " "Info: 2: + IC(0.791 ns) + CELL(0.414 ns) = 1.205 ns; Loc. = LCCOMB_X2_Y24_N0; Fanout = 2; COMB Node = 'frq:inst2\|Add0~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.205 ns" { frq:inst2|cnt[0] frq:inst2|Add0~1 } "NODE_NAME" } } { "../Diviseur de frequence/frq.vhd" "" { Text "C:/M2 SME/Diviseur de frequence/frq.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.276 ns frq:inst2\|Add0~3 3 COMB LCCOMB_X2_Y24_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 1.276 ns; Loc. = LCCOMB_X2_Y24_N2; Fanout = 2; COMB Node = 'frq:inst2\|Add0~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { frq:inst2|Add0~1 frq:inst2|Add0~3 } "NODE_NAME" } } { "../Diviseur de frequence/frq.vhd" "" { Text "C:/M2 SME/Diviseur de frequence/frq.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.347 ns frq:inst2\|Add0~5 4 COMB LCCOMB_X2_Y24_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.347 ns; Loc. = LCCOMB_X2_Y24_N4; Fanout = 2; COMB Node = 'frq:inst2\|Add0~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { frq:inst2|Add0~3 frq:inst2|Add0~5 } "NODE_NAME" } } { "../Diviseur de frequence/frq.vhd" "" { Text "C:/M2 SME/Diviseur de frequence/frq.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.418 ns frq:inst2\|Add0~7 5 COMB LCCOMB_X2_Y24_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.418 ns; Loc. = LCCOMB_X2_Y24_N6; Fanout = 2; COMB Node = 'frq:inst2\|Add0~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { frq:inst2|Add0~5 frq:inst2|Add0~7 } "NODE_NAME" } } { "../Diviseur de frequence/frq.vhd" "" { Text "C:/M2 SME/Diviseur de frequence/frq.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.489 ns frq:inst2\|Add0~9 6 COMB LCCOMB_X2_Y24_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.489 ns; Loc. = LCCOMB_X2_Y24_N8; Fanout = 2; COMB Node = 'frq:inst2\|Add0~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { frq:inst2|Add0~7 frq:inst2|Add0~9 } "NODE_NAME" } } { "../Diviseur de frequence/frq.vhd" "" { Text "C:/M2 SME/Diviseur de frequence/frq.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.560 ns frq:inst2\|Add0~11 7 COMB LCCOMB_X2_Y24_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.560 ns; Loc. = LCCOMB_X2_Y24_N10; Fanout = 2; COMB Node = 'frq:inst2\|Add0~11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { frq:inst2|Add0~9 frq:inst2|Add0~11 } "NODE_NAME" } } { "../Diviseur de frequence/frq.vhd" "" { Text "C:/M2 SME/Diviseur de frequence/frq.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.631 ns frq:inst2\|Add0~13 8 COMB LCCOMB_X2_Y24_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.631 ns; Loc. = LCCOMB_X2_Y24_N12; Fanout = 2; COMB Node = 'frq:inst2\|Add0~13'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { frq:inst2|Add0~11 frq:inst2|Add0~13 } "NODE_NAME" } } { "../Diviseur de frequence/frq.vhd" "" { Text "C:/M2 SME/Diviseur de frequence/frq.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.790 ns frq:inst2\|Add0~15 9 COMB LCCOMB_X2_Y24_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.159 ns) = 1.790 ns; Loc. = LCCOMB_X2_Y24_N14; Fanout = 2; COMB Node = 'frq:inst2\|Add0~15'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { frq:inst2|Add0~13 frq:inst2|Add0~15 } "NODE_NAME" } } { "../Diviseur de frequence/frq.vhd" "" { Text "C:/M2 SME/Diviseur de frequence/frq.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.861 ns frq:inst2\|Add0~17 10 COMB LCCOMB_X2_Y24_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.861 ns; Loc. = LCCOMB_X2_Y24_N16; Fanout = 2; COMB Node = 'frq:inst2\|Add0~17'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { frq:inst2|Add0~15 frq:inst2|Add0~17 } "NODE_NAME" } } { "../Diviseur de frequence/frq.vhd" "" { Text "C:/M2 SME/Diviseur de frequence/frq.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.932 ns frq:inst2\|Add0~19 11 COMB LCCOMB_X2_Y24_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.932 ns; Loc. = LCCOMB_X2_Y24_N18; Fanout = 2; COMB Node = 'frq:inst2\|Add0~19'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { frq:inst2|Add0~17 frq:inst2|Add0~19 } "NODE_NAME" } } { "../Diviseur de frequence/frq.vhd" "" { Text "C:/M2 SME/Diviseur de frequence/frq.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.003 ns frq:inst2\|Add0~21 12 COMB LCCOMB_X2_Y24_N20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 2.003 ns; Loc. = LCCOMB_X2_Y24_N20; Fanout = 2; COMB Node = 'frq:inst2\|Add0~21'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { frq:inst2|Add0~19 frq:inst2|Add0~21 } "NODE_NAME" } } { "../Diviseur de frequence/frq.vhd" "" { Text "C:/M2 SME/Diviseur de frequence/frq.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.074 ns frq:inst2\|Add0~23 13 COMB LCCOMB_X2_Y24_N22 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 2.074 ns; Loc. = LCCOMB_X2_Y24_N22; Fanout = 2; COMB Node = 'frq:inst2\|Add0~23'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { frq:inst2|Add0~21 frq:inst2|Add0~23 } "NODE_NAME" } } { "../Diviseur de frequence/frq.vhd" "" { Text "C:/M2 SME/Diviseur de frequence/frq.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.145 ns frq:inst2\|Add0~25 14 COMB LCCOMB_X2_Y24_N24 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 2.145 ns; Loc. = LCCOMB_X2_Y24_N24; Fanout = 2; COMB Node = 'frq:inst2\|Add0~25'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { frq:inst2|Add0~23 frq:inst2|Add0~25 } "NODE_NAME" } } { "../Diviseur de frequence/frq.vhd" "" { Text "C:/M2 SME/Diviseur de frequence/frq.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.216 ns frq:inst2\|Add0~27 15 COMB LCCOMB_X2_Y24_N26 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 2.216 ns; Loc. = LCCOMB_X2_Y24_N26; Fanout = 2; COMB Node = 'frq:inst2\|Add0~27'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { frq:inst2|Add0~25 frq:inst2|Add0~27 } "NODE_NAME" } } { "../Diviseur de frequence/frq.vhd" "" { Text "C:/M2 SME/Diviseur de frequence/frq.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.287 ns frq:inst2\|Add0~29 16 COMB LCCOMB_X2_Y24_N28 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 2.287 ns; Loc. = LCCOMB_X2_Y24_N28; Fanout = 2; COMB Node = 'frq:inst2\|Add0~29'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { frq:inst2|Add0~27 frq:inst2|Add0~29 } "NODE_NAME" } } { "../Diviseur de frequence/frq.vhd" "" { Text "C:/M2 SME/Diviseur de frequence/frq.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 2.433 ns frq:inst2\|Add0~31 17 COMB LCCOMB_X2_Y24_N30 2 " "Info: 17: + IC(0.000 ns) + CELL(0.146 ns) = 2.433 ns; Loc. = LCCOMB_X2_Y24_N30; Fanout = 2; COMB Node = 'frq:inst2\|Add0~31'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { frq:inst2|Add0~29 frq:inst2|Add0~31 } "NODE_NAME" } } { "../Diviseur de frequence/frq.vhd" "" { Text "C:/M2 SME/Diviseur de frequence/frq.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.504 ns frq:inst2\|Add0~33 18 COMB LCCOMB_X2_Y23_N0 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 2.504 ns; Loc. = LCCOMB_X2_Y23_N0; Fanout = 2; COMB Node = 'frq:inst2\|Add0~33'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { frq:inst2|Add0~31 frq:inst2|Add0~33 } "NODE_NAME" } } { "../Diviseur de frequence/frq.vhd" "" { Text "C:/M2 SME/Diviseur de frequence/frq.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.575 ns frq:inst2\|Add0~35 19 COMB LCCOMB_X2_Y23_N2 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 2.575 ns; Loc. = LCCOMB_X2_Y23_N2; Fanout = 2; COMB Node = 'frq:inst2\|Add0~35'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { frq:inst2|Add0~33 frq:inst2|Add0~35 } "NODE_NAME" } } { "../Diviseur de frequence/frq.vhd" "" { Text "C:/M2 SME/Diviseur de frequence/frq.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.646 ns frq:inst2\|Add0~37 20 COMB LCCOMB_X2_Y23_N4 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 2.646 ns; Loc. = LCCOMB_X2_Y23_N4; Fanout = 2; COMB Node = 'frq:inst2\|Add0~37'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { frq:inst2|Add0~35 frq:inst2|Add0~37 } "NODE_NAME" } } { "../Diviseur de frequence/frq.vhd" "" { Text "C:/M2 SME/Diviseur de frequence/frq.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.717 ns frq:inst2\|Add0~39 21 COMB LCCOMB_X2_Y23_N6 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 2.717 ns; Loc. = LCCOMB_X2_Y23_N6; Fanout = 2; COMB Node = 'frq:inst2\|Add0~39'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { frq:inst2|Add0~37 frq:inst2|Add0~39 } "NODE_NAME" } } { "../Diviseur de frequence/frq.vhd" "" { Text "C:/M2 SME/Diviseur de frequence/frq.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.788 ns frq:inst2\|Add0~41 22 COMB LCCOMB_X2_Y23_N8 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 2.788 ns; Loc. = LCCOMB_X2_Y23_N8; Fanout = 2; COMB Node = 'frq:inst2\|Add0~41'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { frq:inst2|Add0~39 frq:inst2|Add0~41 } "NODE_NAME" } } { "../Diviseur de frequence/frq.vhd" "" { Text "C:/M2 SME/Diviseur de frequence/frq.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.859 ns frq:inst2\|Add0~43 23 COMB LCCOMB_X2_Y23_N10 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 2.859 ns; Loc. = LCCOMB_X2_Y23_N10; Fanout = 2; COMB Node = 'frq:inst2\|Add0~43'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { frq:inst2|Add0~41 frq:inst2|Add0~43 } "NODE_NAME" } } { "../Diviseur de frequence/frq.vhd" "" { Text "C:/M2 SME/Diviseur de frequence/frq.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.930 ns frq:inst2\|Add0~45 24 COMB LCCOMB_X2_Y23_N12 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 2.930 ns; Loc. = LCCOMB_X2_Y23_N12; Fanout = 2; COMB Node = 'frq:inst2\|Add0~45'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { frq:inst2|Add0~43 frq:inst2|Add0~45 } "NODE_NAME" } } { "../Diviseur de frequence/frq.vhd" "" { Text "C:/M2 SME/Diviseur de frequence/frq.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 3.089 ns frq:inst2\|Add0~47 25 COMB LCCOMB_X2_Y23_N14 2 " "Info: 25: + IC(0.000 ns) + CELL(0.159 ns) = 3.089 ns; Loc. = LCCOMB_X2_Y23_N14; Fanout = 2; COMB Node = 'frq:inst2\|Add0~47'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { frq:inst2|Add0~45 frq:inst2|Add0~47 } "NODE_NAME" } } { "../Diviseur de frequence/frq.vhd" "" { Text "C:/M2 SME/Diviseur de frequence/frq.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.499 ns frq:inst2\|Add0~48 26 COMB LCCOMB_X2_Y23_N16 1 " "Info: 26: + IC(0.000 ns) + CELL(0.410 ns) = 3.499 ns; Loc. = LCCOMB_X2_Y23_N16; Fanout = 1; COMB Node = 'frq:inst2\|Add0~48'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { frq:inst2|Add0~47 frq:inst2|Add0~48 } "NODE_NAME" } } { "../Diviseur de frequence/frq.vhd" "" { Text "C:/M2 SME/Diviseur de frequence/frq.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.442 ns) + CELL(0.275 ns) 4.216 ns frq:inst2\|cnt~44 27 COMB LCCOMB_X1_Y23_N20 1 " "Info: 27: + IC(0.442 ns) + CELL(0.275 ns) = 4.216 ns; Loc. = LCCOMB_X1_Y23_N20; Fanout = 1; COMB Node = 'frq:inst2\|cnt~44'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.717 ns" { frq:inst2|Add0~48 frq:inst2|cnt~44 } "NODE_NAME" } } { "../Diviseur de frequence/frq.vhd" "" { Text "C:/M2 SME/Diviseur de frequence/frq.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 4.300 ns frq:inst2\|cnt\[24\] 28 REG LCFF_X1_Y23_N21 3 " "Info: 28: + IC(0.000 ns) + CELL(0.084 ns) = 4.300 ns; Loc. = LCFF_X1_Y23_N21; Fanout = 3; REG Node = 'frq:inst2\|cnt\[24\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { frq:inst2|cnt~44 frq:inst2|cnt[24] } "NODE_NAME" } } { "../Diviseur de frequence/frq.vhd" "" { Text "C:/M2 SME/Diviseur de frequence/frq.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.067 ns ( 71.33 % ) " "Info: Total cell delay = 3.067 ns ( 71.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.233 ns ( 28.67 % ) " "Info: Total interconnect delay = 1.233 ns ( 28.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.300 ns" { frq:inst2|cnt[0] frq:inst2|Add0~1 frq:inst2|Add0~3 frq:inst2|Add0~5 frq:inst2|Add0~7 frq:inst2|Add0~9 frq:inst2|Add0~11 frq:inst2|Add0~13 frq:inst2|Add0~15 frq:inst2|Add0~17 frq:inst2|Add0~19 frq:inst2|Add0~21 frq:inst2|Add0~23 frq:inst2|Add0~25 frq:inst2|Add0~27 frq:inst2|Add0~29 frq:inst2|Add0~31 frq:inst2|Add0~33 frq:inst2|Add0~35 frq:inst2|Add0~37 frq:inst2|Add0~39 frq:inst2|Add0~41 frq:inst2|Add0~43 frq:inst2|Add0~45 frq:inst2|Add0~47 frq:inst2|Add0~48 frq:inst2|cnt~44 frq:inst2|cnt[24] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.300 ns" { frq:inst2|cnt[0] {} frq:inst2|Add0~1 {} frq:inst2|Add0~3 {} frq:inst2|Add0~5 {} frq:inst2|Add0~7 {} frq:inst2|Add0~9 {} frq:inst2|Add0~11 {} frq:inst2|Add0~13 {} frq:inst2|Add0~15 {} frq:inst2|Add0~17 {} frq:inst2|Add0~19 {} frq:inst2|Add0~21 {} frq:inst2|Add0~23 {} frq:inst2|Add0~25 {} frq:inst2|Add0~27 {} frq:inst2|Add0~29 {} frq:inst2|Add0~31 {} frq:inst2|Add0~33 {} frq:inst2|Add0~35 {} frq:inst2|Add0~37 {} frq:inst2|Add0~39 {} frq:inst2|Add0~41 {} frq:inst2|Add0~43 {} frq:inst2|Add0~45 {} frq:inst2|Add0~47 {} frq:inst2|Add0~48 {} frq:inst2|cnt~44 {} frq:inst2|cnt[24] {} } { 0.000ns 0.791ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.442ns 0.000ns } { 0.000ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.006 ns - Smallest " "Info: - Smallest clock skew is -0.006 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.666 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.666 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "s.bdf" "" { Schematic "C:/M2 SME/S/s.bdf" { { 280 -72 96 296 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G2 32 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 32; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "s.bdf" "" { Schematic "C:/M2 SME/S/s.bdf" { { 280 -72 96 296 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.012 ns) + CELL(0.537 ns) 2.666 ns frq:inst2\|cnt\[24\] 3 REG LCFF_X1_Y23_N21 3 " "Info: 3: + IC(1.012 ns) + CELL(0.537 ns) = 2.666 ns; Loc. = LCFF_X1_Y23_N21; Fanout = 3; REG Node = 'frq:inst2\|cnt\[24\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { clk~clkctrl frq:inst2|cnt[24] } "NODE_NAME" } } { "../Diviseur de frequence/frq.vhd" "" { Text "C:/M2 SME/Diviseur de frequence/frq.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.61 % ) " "Info: Total cell delay = 1.536 ns ( 57.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.130 ns ( 42.39 % ) " "Info: Total interconnect delay = 1.130 ns ( 42.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.666 ns" { clk clk~clkctrl frq:inst2|cnt[24] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.666 ns" { clk {} clk~combout {} clk~clkctrl {} frq:inst2|cnt[24] {} } { 0.000ns 0.000ns 0.118ns 1.012ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.672 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.672 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "s.bdf" "" { Schematic "C:/M2 SME/S/s.bdf" { { 280 -72 96 296 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G2 32 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 32; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "s.bdf" "" { Schematic "C:/M2 SME/S/s.bdf" { { 280 -72 96 296 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.018 ns) + CELL(0.537 ns) 2.672 ns frq:inst2\|cnt\[0\] 3 REG LCFF_X3_Y23_N11 3 " "Info: 3: + IC(1.018 ns) + CELL(0.537 ns) = 2.672 ns; Loc. = LCFF_X3_Y23_N11; Fanout = 3; REG Node = 'frq:inst2\|cnt\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { clk~clkctrl frq:inst2|cnt[0] } "NODE_NAME" } } { "../Diviseur de frequence/frq.vhd" "" { Text "C:/M2 SME/Diviseur de frequence/frq.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.49 % ) " "Info: Total cell delay = 1.536 ns ( 57.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.136 ns ( 42.51 % ) " "Info: Total interconnect delay = 1.136 ns ( 42.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.672 ns" { clk clk~clkctrl frq:inst2|cnt[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.672 ns" { clk {} clk~combout {} clk~clkctrl {} frq:inst2|cnt[0] {} } { 0.000ns 0.000ns 0.118ns 1.018ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.666 ns" { clk clk~clkctrl frq:inst2|cnt[24] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.666 ns" { clk {} clk~combout {} clk~clkctrl {} frq:inst2|cnt[24] {} } { 0.000ns 0.000ns 0.118ns 1.012ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.672 ns" { clk clk~clkctrl frq:inst2|cnt[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.672 ns" { clk {} clk~combout {} clk~clkctrl {} frq:inst2|cnt[0] {} } { 0.000ns 0.000ns 0.118ns 1.018ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "../Diviseur de frequence/frq.vhd" "" { Text "C:/M2 SME/Diviseur de frequence/frq.vhd" 22 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "../Diviseur de frequence/frq.vhd" "" { Text "C:/M2 SME/Diviseur de frequence/frq.vhd" 22 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.300 ns" { frq:inst2|cnt[0] frq:inst2|Add0~1 frq:inst2|Add0~3 frq:inst2|Add0~5 frq:inst2|Add0~7 frq:inst2|Add0~9 frq:inst2|Add0~11 frq:inst2|Add0~13 frq:inst2|Add0~15 frq:inst2|Add0~17 frq:inst2|Add0~19 frq:inst2|Add0~21 frq:inst2|Add0~23 frq:inst2|Add0~25 frq:inst2|Add0~27 frq:inst2|Add0~29 frq:inst2|Add0~31 frq:inst2|Add0~33 frq:inst2|Add0~35 frq:inst2|Add0~37 frq:inst2|Add0~39 frq:inst2|Add0~41 frq:inst2|Add0~43 frq:inst2|Add0~45 frq:inst2|Add0~47 frq:inst2|Add0~48 frq:inst2|cnt~44 frq:inst2|cnt[24] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.300 ns" { frq:inst2|cnt[0] {} frq:inst2|Add0~1 {} frq:inst2|Add0~3 {} frq:inst2|Add0~5 {} frq:inst2|Add0~7 {} frq:inst2|Add0~9 {} frq:inst2|Add0~11 {} frq:inst2|Add0~13 {} frq:inst2|Add0~15 {} frq:inst2|Add0~17 {} frq:inst2|Add0~19 {} frq:inst2|Add0~21 {} frq:inst2|Add0~23 {} frq:inst2|Add0~25 {} frq:inst2|Add0~27 {} frq:inst2|Add0~29 {} frq:inst2|Add0~31 {} frq:inst2|Add0~33 {} frq:inst2|Add0~35 {} frq:inst2|Add0~37 {} frq:inst2|Add0~39 {} frq:inst2|Add0~41 {} frq:inst2|Add0~43 {} frq:inst2|Add0~45 {} frq:inst2|Add0~47 {} frq:inst2|Add0~48 {} frq:inst2|cnt~44 {} frq:inst2|cnt[24] {} } { 0.000ns 0.791ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.442ns 0.000ns } { 0.000ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.275ns 0.084ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.666 ns" { clk clk~clkctrl frq:inst2|cnt[24] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.666 ns" { clk {} clk~combout {} clk~clkctrl {} frq:inst2|cnt[24] {} } { 0.000ns 0.000ns 0.118ns 1.012ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.672 ns" { clk clk~clkctrl frq:inst2|cnt[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.672 ns" { clk {} clk~combout {} clk~clkctrl {} frq:inst2|cnt[0] {} } { 0.000ns 0.000ns 0.118ns 1.018ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "comp:inst1\|p\[3\] data\[3\] clk 1.827 ns register " "Info: tsu for register \"comp:inst1\|p\[3\]\" (data pin = \"data\[3\]\", clock pin = \"clk\") is 1.827 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.290 ns + Longest pin register " "Info: + Longest pin to register delay is 7.290 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns data\[3\] 1 PIN PIN_V2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 1; PIN Node = 'data\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[3] } "NODE_NAME" } } { "s.bdf" "" { Schematic "C:/M2 SME/S/s.bdf" { { 424 152 320 440 "data\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.934 ns) + CELL(0.420 ns) 7.206 ns comp:inst1\|p\[3\]~23 2 COMB LCCOMB_X24_Y4_N14 1 " "Info: 2: + IC(5.934 ns) + CELL(0.420 ns) = 7.206 ns; Loc. = LCCOMB_X24_Y4_N14; Fanout = 1; COMB Node = 'comp:inst1\|p\[3\]~23'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.354 ns" { data[3] comp:inst1|p[3]~23 } "NODE_NAME" } } { "../compteur/comp.vhd" "" { Text "C:/M2 SME/compteur/comp.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 7.290 ns comp:inst1\|p\[3\] 3 REG LCFF_X24_Y4_N15 11 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 7.290 ns; Loc. = LCFF_X24_Y4_N15; Fanout = 11; REG Node = 'comp:inst1\|p\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { comp:inst1|p[3]~23 comp:inst1|p[3] } "NODE_NAME" } } { "../compteur/comp.vhd" "" { Text "C:/M2 SME/compteur/comp.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.356 ns ( 18.60 % ) " "Info: Total cell delay = 1.356 ns ( 18.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.934 ns ( 81.40 % ) " "Info: Total interconnect delay = 5.934 ns ( 81.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.290 ns" { data[3] comp:inst1|p[3]~23 comp:inst1|p[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.290 ns" { data[3] {} data[3]~combout {} comp:inst1|p[3]~23 {} comp:inst1|p[3] {} } { 0.000ns 0.000ns 5.934ns 0.000ns } { 0.000ns 0.852ns 0.420ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "../compteur/comp.vhd" "" { Text "C:/M2 SME/compteur/comp.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 5.427 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 5.427 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "s.bdf" "" { Schematic "C:/M2 SME/S/s.bdf" { { 280 -72 96 296 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.894 ns) + CELL(0.787 ns) 2.680 ns frq:inst2\|tmp 2 REG LCFF_X1_Y23_N29 2 " "Info: 2: + IC(0.894 ns) + CELL(0.787 ns) = 2.680 ns; Loc. = LCFF_X1_Y23_N29; Fanout = 2; REG Node = 'frq:inst2\|tmp'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.681 ns" { clk frq:inst2|tmp } "NODE_NAME" } } { "../Diviseur de frequence/frq.vhd" "" { Text "C:/M2 SME/Diviseur de frequence/frq.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.168 ns) + CELL(0.000 ns) 3.848 ns frq:inst2\|tmp~clkctrl 3 COMB CLKCTRL_G3 4 " "Info: 3: + IC(1.168 ns) + CELL(0.000 ns) = 3.848 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'frq:inst2\|tmp~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.168 ns" { frq:inst2|tmp frq:inst2|tmp~clkctrl } "NODE_NAME" } } { "../Diviseur de frequence/frq.vhd" "" { Text "C:/M2 SME/Diviseur de frequence/frq.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.042 ns) + CELL(0.537 ns) 5.427 ns comp:inst1\|p\[3\] 4 REG LCFF_X24_Y4_N15 11 " "Info: 4: + IC(1.042 ns) + CELL(0.537 ns) = 5.427 ns; Loc. = LCFF_X24_Y4_N15; Fanout = 11; REG Node = 'comp:inst1\|p\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.579 ns" { frq:inst2|tmp~clkctrl comp:inst1|p[3] } "NODE_NAME" } } { "../compteur/comp.vhd" "" { Text "C:/M2 SME/compteur/comp.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 42.80 % ) " "Info: Total cell delay = 2.323 ns ( 42.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.104 ns ( 57.20 % ) " "Info: Total interconnect delay = 3.104 ns ( 57.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.427 ns" { clk frq:inst2|tmp frq:inst2|tmp~clkctrl comp:inst1|p[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.427 ns" { clk {} clk~combout {} frq:inst2|tmp {} frq:inst2|tmp~clkctrl {} comp:inst1|p[3] {} } { 0.000ns 0.000ns 0.894ns 1.168ns 1.042ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.290 ns" { data[3] comp:inst1|p[3]~23 comp:inst1|p[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.290 ns" { data[3] {} data[3]~combout {} comp:inst1|p[3]~23 {} comp:inst1|p[3] {} } { 0.000ns 0.000ns 5.934ns 0.000ns } { 0.000ns 0.852ns 0.420ns 0.084ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.427 ns" { clk frq:inst2|tmp frq:inst2|tmp~clkctrl comp:inst1|p[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.427 ns" { clk {} clk~combout {} frq:inst2|tmp {} frq:inst2|tmp~clkctrl {} comp:inst1|p[3] {} } { 0.000ns 0.000ns 0.894ns 1.168ns 1.042ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk seg\[5\] comp:inst1\|p\[0\] 10.575 ns register " "Info: tco from clock \"clk\" to destination pin \"seg\[5\]\" through register \"comp:inst1\|p\[0\]\" is 10.575 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 5.427 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 5.427 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "s.bdf" "" { Schematic "C:/M2 SME/S/s.bdf" { { 280 -72 96 296 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.894 ns) + CELL(0.787 ns) 2.680 ns frq:inst2\|tmp 2 REG LCFF_X1_Y23_N29 2 " "Info: 2: + IC(0.894 ns) + CELL(0.787 ns) = 2.680 ns; Loc. = LCFF_X1_Y23_N29; Fanout = 2; REG Node = 'frq:inst2\|tmp'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.681 ns" { clk frq:inst2|tmp } "NODE_NAME" } } { "../Diviseur de frequence/frq.vhd" "" { Text "C:/M2 SME/Diviseur de frequence/frq.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.168 ns) + CELL(0.000 ns) 3.848 ns frq:inst2\|tmp~clkctrl 3 COMB CLKCTRL_G3 4 " "Info: 3: + IC(1.168 ns) + CELL(0.000 ns) = 3.848 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'frq:inst2\|tmp~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.168 ns" { frq:inst2|tmp frq:inst2|tmp~clkctrl } "NODE_NAME" } } { "../Diviseur de frequence/frq.vhd" "" { Text "C:/M2 SME/Diviseur de frequence/frq.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.042 ns) + CELL(0.537 ns) 5.427 ns comp:inst1\|p\[0\] 4 REG LCFF_X24_Y4_N1 10 " "Info: 4: + IC(1.042 ns) + CELL(0.537 ns) = 5.427 ns; Loc. = LCFF_X24_Y4_N1; Fanout = 10; REG Node = 'comp:inst1\|p\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.579 ns" { frq:inst2|tmp~clkctrl comp:inst1|p[0] } "NODE_NAME" } } { "../compteur/comp.vhd" "" { Text "C:/M2 SME/compteur/comp.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 42.80 % ) " "Info: Total cell delay = 2.323 ns ( 42.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.104 ns ( 57.20 % ) " "Info: Total interconnect delay = 3.104 ns ( 57.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.427 ns" { clk frq:inst2|tmp frq:inst2|tmp~clkctrl comp:inst1|p[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.427 ns" { clk {} clk~combout {} frq:inst2|tmp {} frq:inst2|tmp~clkctrl {} comp:inst1|p[0] {} } { 0.000ns 0.000ns 0.894ns 1.168ns 1.042ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "../compteur/comp.vhd" "" { Text "C:/M2 SME/compteur/comp.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.898 ns + Longest register pin " "Info: + Longest register to pin delay is 4.898 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns comp:inst1\|p\[0\] 1 REG LCFF_X24_Y4_N1 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y4_N1; Fanout = 10; REG Node = 'comp:inst1\|p\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { comp:inst1|p[0] } "NODE_NAME" } } { "../compteur/comp.vhd" "" { Text "C:/M2 SME/compteur/comp.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.551 ns) + CELL(0.437 ns) 0.988 ns seg:inst\|Mux1~0 2 COMB LCCOMB_X24_Y4_N26 1 " "Info: 2: + IC(0.551 ns) + CELL(0.437 ns) = 0.988 ns; Loc. = LCCOMB_X24_Y4_N26; Fanout = 1; COMB Node = 'seg:inst\|Mux1~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.988 ns" { comp:inst1|p[0] seg:inst|Mux1~0 } "NODE_NAME" } } { "../seg/seg.vhd" "" { Text "C:/M2 SME/seg/seg.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.122 ns) + CELL(2.788 ns) 4.898 ns seg\[5\] 3 PIN PIN_V14 0 " "Info: 3: + IC(1.122 ns) + CELL(2.788 ns) = 4.898 ns; Loc. = PIN_V14; Fanout = 0; PIN Node = 'seg\[5\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.910 ns" { seg:inst|Mux1~0 seg[5] } "NODE_NAME" } } { "s.bdf" "" { Schematic "C:/M2 SME/S/s.bdf" { { 280 976 1152 296 "seg\[0\]" "" } { 312 976 1152 328 "seg\[1\]" "" } { 344 976 1152 360 "seg\[2\]" "" } { 384 976 1152 400 "seg\[3\]" "" } { 416 976 1152 432 "seg\[4\]" "" } { 496 976 1152 512 "seg\[6\]" "" } { 456 976 1152 472 "seg\[5\]" "" } { 288 856 872 376 "seg\[6..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.225 ns ( 65.84 % ) " "Info: Total cell delay = 3.225 ns ( 65.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.673 ns ( 34.16 % ) " "Info: Total interconnect delay = 1.673 ns ( 34.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.898 ns" { comp:inst1|p[0] seg:inst|Mux1~0 seg[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.898 ns" { comp:inst1|p[0] {} seg:inst|Mux1~0 {} seg[5] {} } { 0.000ns 0.551ns 1.122ns } { 0.000ns 0.437ns 2.788ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.427 ns" { clk frq:inst2|tmp frq:inst2|tmp~clkctrl comp:inst1|p[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.427 ns" { clk {} clk~combout {} frq:inst2|tmp {} frq:inst2|tmp~clkctrl {} comp:inst1|p[0] {} } { 0.000ns 0.000ns 0.894ns 1.168ns 1.042ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.898 ns" { comp:inst1|p[0] seg:inst|Mux1~0 seg[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.898 ns" { comp:inst1|p[0] {} seg:inst|Mux1~0 {} seg[5] {} } { 0.000ns 0.551ns 1.122ns } { 0.000ns 0.437ns 2.788ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "comp:inst1\|p\[3\] load clk 1.812 ns register " "Info: th for register \"comp:inst1\|p\[3\]\" (data pin = \"load\", clock pin = \"clk\") is 1.812 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 5.427 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 5.427 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "s.bdf" "" { Schematic "C:/M2 SME/S/s.bdf" { { 280 -72 96 296 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.894 ns) + CELL(0.787 ns) 2.680 ns frq:inst2\|tmp 2 REG LCFF_X1_Y23_N29 2 " "Info: 2: + IC(0.894 ns) + CELL(0.787 ns) = 2.680 ns; Loc. = LCFF_X1_Y23_N29; Fanout = 2; REG Node = 'frq:inst2\|tmp'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.681 ns" { clk frq:inst2|tmp } "NODE_NAME" } } { "../Diviseur de frequence/frq.vhd" "" { Text "C:/M2 SME/Diviseur de frequence/frq.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.168 ns) + CELL(0.000 ns) 3.848 ns frq:inst2\|tmp~clkctrl 3 COMB CLKCTRL_G3 4 " "Info: 3: + IC(1.168 ns) + CELL(0.000 ns) = 3.848 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'frq:inst2\|tmp~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.168 ns" { frq:inst2|tmp frq:inst2|tmp~clkctrl } "NODE_NAME" } } { "../Diviseur de frequence/frq.vhd" "" { Text "C:/M2 SME/Diviseur de frequence/frq.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.042 ns) + CELL(0.537 ns) 5.427 ns comp:inst1\|p\[3\] 4 REG LCFF_X24_Y4_N15 11 " "Info: 4: + IC(1.042 ns) + CELL(0.537 ns) = 5.427 ns; Loc. = LCFF_X24_Y4_N15; Fanout = 11; REG Node = 'comp:inst1\|p\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.579 ns" { frq:inst2|tmp~clkctrl comp:inst1|p[3] } "NODE_NAME" } } { "../compteur/comp.vhd" "" { Text "C:/M2 SME/compteur/comp.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 42.80 % ) " "Info: Total cell delay = 2.323 ns ( 42.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.104 ns ( 57.20 % ) " "Info: Total interconnect delay = 3.104 ns ( 57.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.427 ns" { clk frq:inst2|tmp frq:inst2|tmp~clkctrl comp:inst1|p[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.427 ns" { clk {} clk~combout {} frq:inst2|tmp {} frq:inst2|tmp~clkctrl {} comp:inst1|p[3] {} } { 0.000ns 0.000ns 0.894ns 1.168ns 1.042ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "../compteur/comp.vhd" "" { Text "C:/M2 SME/compteur/comp.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.881 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.881 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns load 1 PIN PIN_P25 6 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P25; Fanout = 6; PIN Node = 'load'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { load } "NODE_NAME" } } { "s.bdf" "" { Schematic "C:/M2 SME/S/s.bdf" { { 328 272 440 344 "load" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.361 ns) + CELL(0.437 ns) 3.797 ns comp:inst1\|p\[3\]~23 2 COMB LCCOMB_X24_Y4_N14 1 " "Info: 2: + IC(2.361 ns) + CELL(0.437 ns) = 3.797 ns; Loc. = LCCOMB_X24_Y4_N14; Fanout = 1; COMB Node = 'comp:inst1\|p\[3\]~23'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.798 ns" { load comp:inst1|p[3]~23 } "NODE_NAME" } } { "../compteur/comp.vhd" "" { Text "C:/M2 SME/compteur/comp.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.881 ns comp:inst1\|p\[3\] 3 REG LCFF_X24_Y4_N15 11 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 3.881 ns; Loc. = LCFF_X24_Y4_N15; Fanout = 11; REG Node = 'comp:inst1\|p\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { comp:inst1|p[3]~23 comp:inst1|p[3] } "NODE_NAME" } } { "../compteur/comp.vhd" "" { Text "C:/M2 SME/compteur/comp.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.520 ns ( 39.17 % ) " "Info: Total cell delay = 1.520 ns ( 39.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.361 ns ( 60.83 % ) " "Info: Total interconnect delay = 2.361 ns ( 60.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.881 ns" { load comp:inst1|p[3]~23 comp:inst1|p[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.881 ns" { load {} load~combout {} comp:inst1|p[3]~23 {} comp:inst1|p[3] {} } { 0.000ns 0.000ns 2.361ns 0.000ns } { 0.000ns 0.999ns 0.437ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.427 ns" { clk frq:inst2|tmp frq:inst2|tmp~clkctrl comp:inst1|p[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.427 ns" { clk {} clk~combout {} frq:inst2|tmp {} frq:inst2|tmp~clkctrl {} comp:inst1|p[3] {} } { 0.000ns 0.000ns 0.894ns 1.168ns 1.042ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.881 ns" { load comp:inst1|p[3]~23 comp:inst1|p[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.881 ns" { load {} load~combout {} comp:inst1|p[3]~23 {} comp:inst1|p[3] {} } { 0.000ns 0.000ns 2.361ns 0.000ns } { 0.000ns 0.999ns 0.437ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "173 " "Info: Peak virtual memory: 173 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 13 10:35:10 2022 " "Info: Processing ended: Tue Sep 13 10:35:10 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
