proc SCHEMATIC_SIP_XOR {} {
make nmos -name M0 -origin {2480 2680}
make nmos -name M1 -origin {2640 2670}
make pmos -name M2 -origin {2480 2530}
make pmos -name M3 -origin {2640 2530}
make pmos -name M4 -origin {2480 2410}
make pmos -name M5 -origin {2640 2410}
make nmos -name M6 -origin {2480 2800}
make nmos -name M7 -origin {2640 2790}
make global -orient RXY -name vdd -origin {2540 2310}
make global -name gnd -origin {2480 2840}
make global -name gnd -origin {2640 2830}
make output -name vout -origin {2640 2590}
make input -name A -origin {2160 2400}
make input -name B -origin {2160 2540}
make input -name A_N -origin {2160 2480}
make input -name B_N -origin {2160 2610}
make name_net -name B_N -origin {2420 2410}
make name_net -name A -origin {2420 2530}
make name_net -name A_N -origin {2580 2410}
make name_net -name B -origin {2580 2530}
make name_net -name A_N -origin {2420 2680}
make name_net -name B_N -origin {2420 2800}
make name_net -name A -origin {2580 2670}
make name_net -name B -origin {2580 2790}
  make_wire 2640 2710 2640 2750
  make_wire 2480 2310 2540 2310
  make_wire 2480 2310 2480 2370
  make_wire 2640 2310 2540 2310
  make_wire 2640 2310 2640 2370
  make_wire 2640 2570 2640 2590
  make_wire 2640 2590 2640 2630
  make_wire 2640 2590 2480 2590
  make_wire 2480 2570 2480 2590
  make_wire 2480 2590 2480 2640
  make_wire 2480 2720 2480 2760
  make_wire 2480 2470 2640 2470
  make_wire 2480 2470 2480 2450
  make_wire 2480 2470 2480 2490
  make_wire 2640 2470 2640 2450
  make_wire 2640 2470 2640 2490
}

