// Seed: 955181150
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  parameter id_5 = 1;
endmodule
module module_1 #(
    parameter id_12 = 32'd37,
    parameter id_3  = 32'd70,
    parameter id_6  = 32'd76,
    parameter id_8  = 32'd40
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    _id_6,
    id_7,
    _id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  input wire id_10;
  input wire id_9;
  input wire _id_8;
  output wire id_7;
  inout wire _id_6;
  output tri0 id_5;
  output wire id_4;
  inout wire _id_3;
  inout logic [7:0] id_2;
  module_0 modCall_1 (
      id_11,
      id_9,
      id_10,
      id_5
  );
  output logic [7:0] id_1;
  parameter id_12 = 1;
  always @(1 + id_2[-1+:id_6]) $unsigned(id_12);
  ;
  uwire id_13;
  assign id_13 = -1'b0 + -1'b0;
  assign id_2[""] = -1;
  assign #id_14 id_5 = 1;
  wire id_15;
  always @(-1 or posedge ~-1 - id_10 / 1) id_1[id_12#(.id_3(id_12||-1'd0||id_12)) : id_8] <= -1;
  and primCall (id_1, id_10, id_2, id_9);
  wire id_16;
  ;
endmodule
