// Seed: 1532318106
module module_0 (
    id_1#(
        .id_2(1),
        .id_3(1)
    )
);
  inout wire id_1;
  wire id_4;
endmodule
module module_1 #(
    parameter id_1 = 32'd36,
    parameter id_8 = 32'd52
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    _id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  input wire id_13;
  inout wire id_12;
  module_0 modCall_1 (id_10);
  inout wire id_11;
  inout wire id_10;
  output wire id_9;
  output wire _id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire _id_1;
  logic [id_1 : 1 'b0 ==  id_8] id_14;
endmodule
