Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (lin64) Build 1909853 Thu Jun 15 18:39:10 MDT 2017
| Date         : Tue Sep 12 00:00:05 2017
| Host         : tamamo running 64-bit Ubuntu 16.04.3 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file timing_tester_timing_summary_routed.rpt -rpx timing_tester_timing_summary_routed.rpx
| Design       : timing_tester
| Device       : 7z010-clg225
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.386        0.000                      0                    8        0.190        0.000                      0                    8        2.830        0.000                       0                    17  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.330}        6.660           150.150         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 4.386        0.000                      0                    8        0.190        0.000                      0                    8        2.830        0.000                       0                    17  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        4.386ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.190ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.830ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.386ns  (required time - arrival time)
  Source:                 r_A_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.330ns period=6.660ns})
  Destination:            r_B_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.330ns period=6.660ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.660ns  (clk rise@6.660ns - clk rise@0.000ns)
  Data Path Delay:        2.277ns  (logic 1.029ns (45.196%)  route 1.248ns (54.804%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.384ns = ( 11.044 - 6.660 ) 
    Source Clock Delay      (SCD):    4.902ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.048    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.753     4.902    clk_IBUF_BUFG
    SLICE_X43Y7          FDCE                                         r  r_A_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y7          FDCE (Prop_fdce_C_Q)         0.419     5.321 r  r_A_reg[4]/Q
                         net (fo=32, routed)          1.248     6.569    sel0[0]
    SLICE_X43Y9          LUT6 (Prop_lut6_I1_O)        0.299     6.868 r  r_B[5]_i_7/O
                         net (fo=1, routed)           0.000     6.868    r_B[5]_i_7_n_0
    SLICE_X43Y9          MUXF7 (Prop_muxf7_I1_O)      0.217     7.085 r  r_B_reg[5]_i_3/O
                         net (fo=1, routed)           0.000     7.085    r_B_reg[5]_i_3_n_0
    SLICE_X43Y9          MUXF8 (Prop_muxf8_I1_O)      0.094     7.179 r  r_B_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     7.179    inv_sub_bytes/Mother_LUT[5]
    SLICE_X43Y9          FDCE                                         r  r_B_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.660     6.660 r  
    K11                                               0.000     6.660 r  clk (IN)
                         net (fo=0)                   0.000     6.660    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.838     7.498 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     9.378    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.469 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.574    11.044    clk_IBUF_BUFG
    SLICE_X43Y9          FDCE                                         r  r_B_reg[5]/C
                         clock pessimism              0.492    11.536    
                         clock uncertainty           -0.035    11.501    
    SLICE_X43Y9          FDCE (Setup_fdce_C_D)        0.064    11.565    r_B_reg[5]
  -------------------------------------------------------------------
                         required time                         11.565    
                         arrival time                          -7.179    
  -------------------------------------------------------------------
                         slack                                  4.386    

Slack (MET) :             4.421ns  (required time - arrival time)
  Source:                 r_A_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.330ns period=6.660ns})
  Destination:            r_B_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.330ns period=6.660ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.660ns  (clk rise@6.660ns - clk rise@0.000ns)
  Data Path Delay:        2.243ns  (logic 1.024ns (45.653%)  route 1.219ns (54.347%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.385ns = ( 11.045 - 6.660 ) 
    Source Clock Delay      (SCD):    4.902ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.048    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.753     4.902    clk_IBUF_BUFG
    SLICE_X43Y7          FDCE                                         r  r_A_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y7          FDCE (Prop_fdce_C_Q)         0.419     5.321 r  r_A_reg[4]/Q
                         net (fo=32, routed)          1.219     6.540    sel0[0]
    SLICE_X41Y8          LUT6 (Prop_lut6_I1_O)        0.299     6.839 r  r_B[3]_i_6/O
                         net (fo=1, routed)           0.000     6.839    r_B[3]_i_6_n_0
    SLICE_X41Y8          MUXF7 (Prop_muxf7_I0_O)      0.212     7.051 r  r_B_reg[3]_i_3/O
                         net (fo=1, routed)           0.000     7.051    r_B_reg[3]_i_3_n_0
    SLICE_X41Y8          MUXF8 (Prop_muxf8_I1_O)      0.094     7.145 r  r_B_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     7.145    inv_sub_bytes/Mother_LUT[3]
    SLICE_X41Y8          FDCE                                         r  r_B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.660     6.660 r  
    K11                                               0.000     6.660 r  clk (IN)
                         net (fo=0)                   0.000     6.660    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.838     7.498 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     9.378    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.469 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.575    11.045    clk_IBUF_BUFG
    SLICE_X41Y8          FDCE                                         r  r_B_reg[3]/C
                         clock pessimism              0.492    11.537    
                         clock uncertainty           -0.035    11.502    
    SLICE_X41Y8          FDCE (Setup_fdce_C_D)        0.064    11.566    r_B_reg[3]
  -------------------------------------------------------------------
                         required time                         11.566    
                         arrival time                          -7.145    
  -------------------------------------------------------------------
                         slack                                  4.421    

Slack (MET) :             4.428ns  (required time - arrival time)
  Source:                 r_A_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.330ns period=6.660ns})
  Destination:            r_B_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.330ns period=6.660ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.660ns  (clk rise@6.660ns - clk rise@0.000ns)
  Data Path Delay:        2.283ns  (logic 0.882ns (38.627%)  route 1.401ns (61.373%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.384ns = ( 11.044 - 6.660 ) 
    Source Clock Delay      (SCD):    4.902ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.048    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.753     4.902    clk_IBUF_BUFG
    SLICE_X43Y7          FDCE                                         r  r_A_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y7          FDCE (Prop_fdce_C_Q)         0.456     5.358 r  r_A_reg[0]/Q
                         net (fo=32, routed)          1.401     6.759    r_A_reg_n_0_[0]
    SLICE_X42Y9          LUT6 (Prop_lut6_I5_O)        0.124     6.883 r  r_B[1]_i_7/O
                         net (fo=1, routed)           0.000     6.883    r_B[1]_i_7_n_0
    SLICE_X42Y9          MUXF7 (Prop_muxf7_I1_O)      0.214     7.097 r  r_B_reg[1]_i_3/O
                         net (fo=1, routed)           0.000     7.097    r_B_reg[1]_i_3_n_0
    SLICE_X42Y9          MUXF8 (Prop_muxf8_I1_O)      0.088     7.185 r  r_B_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     7.185    inv_sub_bytes/Mother_LUT[1]
    SLICE_X42Y9          FDCE                                         r  r_B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.660     6.660 r  
    K11                                               0.000     6.660 r  clk (IN)
                         net (fo=0)                   0.000     6.660    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.838     7.498 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     9.378    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.469 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.574    11.044    clk_IBUF_BUFG
    SLICE_X42Y9          FDCE                                         r  r_B_reg[1]/C
                         clock pessimism              0.492    11.536    
                         clock uncertainty           -0.035    11.501    
    SLICE_X42Y9          FDCE (Setup_fdce_C_D)        0.113    11.614    r_B_reg[1]
  -------------------------------------------------------------------
                         required time                         11.614    
                         arrival time                          -7.185    
  -------------------------------------------------------------------
                         slack                                  4.428    

Slack (MET) :             4.441ns  (required time - arrival time)
  Source:                 r_A_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.330ns period=6.660ns})
  Destination:            r_B_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.330ns period=6.660ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.660ns  (clk rise@6.660ns - clk rise@0.000ns)
  Data Path Delay:        2.222ns  (logic 0.922ns (41.488%)  route 1.300ns (58.512%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.385ns = ( 11.045 - 6.660 ) 
    Source Clock Delay      (SCD):    4.902ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.048    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.753     4.902    clk_IBUF_BUFG
    SLICE_X43Y7          FDCE                                         r  r_A_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y7          FDCE (Prop_fdce_C_Q)         0.456     5.358 r  r_A_reg[1]/Q
                         net (fo=32, routed)          1.300     6.658    r_A_reg_n_0_[1]
    SLICE_X43Y8          LUT6 (Prop_lut6_I4_O)        0.124     6.782 r  r_B[6]_i_4/O
                         net (fo=1, routed)           0.000     6.782    r_B[6]_i_4_n_0
    SLICE_X43Y8          MUXF7 (Prop_muxf7_I0_O)      0.238     7.020 r  r_B_reg[6]_i_2/O
                         net (fo=1, routed)           0.000     7.020    r_B_reg[6]_i_2_n_0
    SLICE_X43Y8          MUXF8 (Prop_muxf8_I0_O)      0.104     7.124 r  r_B_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     7.124    inv_sub_bytes/Mother_LUT[6]
    SLICE_X43Y8          FDCE                                         r  r_B_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.660     6.660 r  
    K11                                               0.000     6.660 r  clk (IN)
                         net (fo=0)                   0.000     6.660    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.838     7.498 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     9.378    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.469 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.575    11.045    clk_IBUF_BUFG
    SLICE_X43Y8          FDCE                                         r  r_B_reg[6]/C
                         clock pessimism              0.492    11.537    
                         clock uncertainty           -0.035    11.502    
    SLICE_X43Y8          FDCE (Setup_fdce_C_D)        0.064    11.566    r_B_reg[6]
  -------------------------------------------------------------------
                         required time                         11.566    
                         arrival time                          -7.124    
  -------------------------------------------------------------------
                         slack                                  4.441    

Slack (MET) :             4.503ns  (required time - arrival time)
  Source:                 r_A_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.330ns period=6.660ns})
  Destination:            r_B_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.330ns period=6.660ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.660ns  (clk rise@6.660ns - clk rise@0.000ns)
  Data Path Delay:        2.159ns  (logic 0.929ns (43.022%)  route 1.230ns (56.978%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.384ns = ( 11.044 - 6.660 ) 
    Source Clock Delay      (SCD):    4.902ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.048    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.753     4.902    clk_IBUF_BUFG
    SLICE_X43Y7          FDCE                                         r  r_A_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y7          FDCE (Prop_fdce_C_Q)         0.456     5.358 r  r_A_reg[0]/Q
                         net (fo=32, routed)          1.230     6.588    r_A_reg_n_0_[0]
    SLICE_X41Y9          LUT6 (Prop_lut6_I5_O)        0.124     6.712 r  r_B[7]_i_5/O
                         net (fo=1, routed)           0.000     6.712    r_B[7]_i_5_n_0
    SLICE_X41Y9          MUXF7 (Prop_muxf7_I1_O)      0.245     6.957 r  r_B_reg[7]_i_2/O
                         net (fo=1, routed)           0.000     6.957    r_B_reg[7]_i_2_n_0
    SLICE_X41Y9          MUXF8 (Prop_muxf8_I0_O)      0.104     7.061 r  r_B_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     7.061    inv_sub_bytes/Mother_LUT[7]
    SLICE_X41Y9          FDCE                                         r  r_B_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.660     6.660 r  
    K11                                               0.000     6.660 r  clk (IN)
                         net (fo=0)                   0.000     6.660    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.838     7.498 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     9.378    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.469 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.574    11.044    clk_IBUF_BUFG
    SLICE_X41Y9          FDCE                                         r  r_B_reg[7]/C
                         clock pessimism              0.492    11.536    
                         clock uncertainty           -0.035    11.501    
    SLICE_X41Y9          FDCE (Setup_fdce_C_D)        0.064    11.565    r_B_reg[7]
  -------------------------------------------------------------------
                         required time                         11.565    
                         arrival time                          -7.061    
  -------------------------------------------------------------------
                         slack                                  4.503    

Slack (MET) :             4.527ns  (required time - arrival time)
  Source:                 r_A_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.330ns period=6.660ns})
  Destination:            r_B_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.330ns period=6.660ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.660ns  (clk rise@6.660ns - clk rise@0.000ns)
  Data Path Delay:        2.137ns  (logic 1.064ns (49.787%)  route 1.073ns (50.213%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.385ns = ( 11.045 - 6.660 ) 
    Source Clock Delay      (SCD):    4.902ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.048    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.753     4.902    clk_IBUF_BUFG
    SLICE_X43Y7          FDCE                                         r  r_A_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y7          FDCE (Prop_fdce_C_Q)         0.419     5.321 r  r_A_reg[5]/Q
                         net (fo=32, routed)          1.073     6.394    sel0[1]
    SLICE_X41Y7          LUT6 (Prop_lut6_I0_O)        0.296     6.690 r  r_B[0]_i_5/O
                         net (fo=1, routed)           0.000     6.690    r_B[0]_i_5_n_0
    SLICE_X41Y7          MUXF7 (Prop_muxf7_I1_O)      0.245     6.935 r  r_B_reg[0]_i_2/O
                         net (fo=1, routed)           0.000     6.935    r_B_reg[0]_i_2_n_0
    SLICE_X41Y7          MUXF8 (Prop_muxf8_I0_O)      0.104     7.039 r  r_B_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     7.039    inv_sub_bytes/Mother_LUT[0]
    SLICE_X41Y7          FDCE                                         r  r_B_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.660     6.660 r  
    K11                                               0.000     6.660 r  clk (IN)
                         net (fo=0)                   0.000     6.660    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.838     7.498 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     9.378    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.469 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.575    11.045    clk_IBUF_BUFG
    SLICE_X41Y7          FDCE                                         r  r_B_reg[0]/C
                         clock pessimism              0.492    11.537    
                         clock uncertainty           -0.035    11.502    
    SLICE_X41Y7          FDCE (Setup_fdce_C_D)        0.064    11.566    r_B_reg[0]
  -------------------------------------------------------------------
                         required time                         11.566    
                         arrival time                          -7.039    
  -------------------------------------------------------------------
                         slack                                  4.527    

Slack (MET) :             4.625ns  (required time - arrival time)
  Source:                 r_A_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.330ns period=6.660ns})
  Destination:            r_B_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.330ns period=6.660ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.660ns  (clk rise@6.660ns - clk rise@0.000ns)
  Data Path Delay:        2.087ns  (logic 0.877ns (42.014%)  route 1.210ns (57.986%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.385ns = ( 11.045 - 6.660 ) 
    Source Clock Delay      (SCD):    4.902ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.048    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.753     4.902    clk_IBUF_BUFG
    SLICE_X43Y7          FDCE                                         r  r_A_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y7          FDCE (Prop_fdce_C_Q)         0.456     5.358 r  r_A_reg[3]/Q
                         net (fo=32, routed)          1.210     6.569    r_A_reg_n_0_[3]
    SLICE_X42Y8          LUT6 (Prop_lut6_I2_O)        0.124     6.693 r  r_B[4]_i_6/O
                         net (fo=1, routed)           0.000     6.693    r_B[4]_i_6_n_0
    SLICE_X42Y8          MUXF7 (Prop_muxf7_I0_O)      0.209     6.902 r  r_B_reg[4]_i_3/O
                         net (fo=1, routed)           0.000     6.902    r_B_reg[4]_i_3_n_0
    SLICE_X42Y8          MUXF8 (Prop_muxf8_I1_O)      0.088     6.990 r  r_B_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     6.990    inv_sub_bytes/Mother_LUT[4]
    SLICE_X42Y8          FDCE                                         r  r_B_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.660     6.660 r  
    K11                                               0.000     6.660 r  clk (IN)
                         net (fo=0)                   0.000     6.660    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.838     7.498 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     9.378    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.469 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.575    11.045    clk_IBUF_BUFG
    SLICE_X42Y8          FDCE                                         r  r_B_reg[4]/C
                         clock pessimism              0.492    11.537    
                         clock uncertainty           -0.035    11.502    
    SLICE_X42Y8          FDCE (Setup_fdce_C_D)        0.113    11.615    r_B_reg[4]
  -------------------------------------------------------------------
                         required time                         11.615    
                         arrival time                          -6.990    
  -------------------------------------------------------------------
                         slack                                  4.625    

Slack (MET) :             4.741ns  (required time - arrival time)
  Source:                 r_A_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.330ns period=6.660ns})
  Destination:            r_B_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.330ns period=6.660ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.660ns  (clk rise@6.660ns - clk rise@0.000ns)
  Data Path Delay:        1.975ns  (logic 1.017ns (51.493%)  route 0.958ns (48.507%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.385ns = ( 11.045 - 6.660 ) 
    Source Clock Delay      (SCD):    4.902ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.972     0.972 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.048    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.753     4.902    clk_IBUF_BUFG
    SLICE_X43Y7          FDCE                                         r  r_A_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y7          FDCE (Prop_fdce_C_Q)         0.419     5.321 r  r_A_reg[5]/Q
                         net (fo=32, routed)          0.958     6.279    sel0[1]
    SLICE_X42Y7          LUT6 (Prop_lut6_I0_O)        0.296     6.575 r  r_B[2]_i_7/O
                         net (fo=1, routed)           0.000     6.575    r_B[2]_i_7_n_0
    SLICE_X42Y7          MUXF7 (Prop_muxf7_I1_O)      0.214     6.789 r  r_B_reg[2]_i_3/O
                         net (fo=1, routed)           0.000     6.789    r_B_reg[2]_i_3_n_0
    SLICE_X42Y7          MUXF8 (Prop_muxf8_I1_O)      0.088     6.877 r  r_B_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     6.877    inv_sub_bytes/Mother_LUT[2]
    SLICE_X42Y7          FDCE                                         r  r_B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.660     6.660 r  
    K11                                               0.000     6.660 r  clk (IN)
                         net (fo=0)                   0.000     6.660    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.838     7.498 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     9.378    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.469 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.575    11.045    clk_IBUF_BUFG
    SLICE_X42Y7          FDCE                                         r  r_B_reg[2]/C
                         clock pessimism              0.495    11.540    
                         clock uncertainty           -0.035    11.505    
    SLICE_X42Y7          FDCE (Setup_fdce_C_D)        0.113    11.618    r_B_reg[2]
  -------------------------------------------------------------------
                         required time                         11.618    
                         arrival time                          -6.877    
  -------------------------------------------------------------------
                         slack                                  4.741    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 r_A_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.330ns period=6.660ns})
  Destination:            r_B_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.330ns period=6.660ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.262ns (77.849%)  route 0.075ns (22.151%))
  Logic Levels:           1  (MUXF8=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.828    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.854 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.591     1.445    clk_IBUF_BUFG
    SLICE_X43Y7          FDCE                                         r  r_A_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y7          FDCE (Prop_fdce_C_Q)         0.128     1.573 r  r_A_reg[7]/Q
                         net (fo=8, routed)           0.075     1.647    sel0[3]
    SLICE_X42Y7          MUXF8 (Prop_muxf8_S_O)       0.134     1.781 r  r_B_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.781    inv_sub_bytes/Mother_LUT[2]
    SLICE_X42Y7          FDCE                                         r  r_B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.390     0.390 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.073    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.860     1.962    clk_IBUF_BUFG
    SLICE_X42Y7          FDCE                                         r  r_B_reg[2]/C
                         clock pessimism             -0.504     1.458    
    SLICE_X42Y7          FDCE (Hold_fdce_C_D)         0.134     1.592    r_B_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 r_A_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.330ns period=6.660ns})
  Destination:            r_B_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.330ns period=6.660ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.262ns (63.021%)  route 0.154ns (36.979%))
  Logic Levels:           1  (MUXF8=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.828    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.854 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.591     1.445    clk_IBUF_BUFG
    SLICE_X43Y7          FDCE                                         r  r_A_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y7          FDCE (Prop_fdce_C_Q)         0.128     1.573 r  r_A_reg[7]/Q
                         net (fo=8, routed)           0.154     1.726    sel0[3]
    SLICE_X42Y9          MUXF8 (Prop_muxf8_S_O)       0.134     1.860 r  r_B_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.860    inv_sub_bytes/Mother_LUT[1]
    SLICE_X42Y9          FDCE                                         r  r_B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.390     0.390 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.073    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.860     1.962    clk_IBUF_BUFG
    SLICE_X42Y9          FDCE                                         r  r_B_reg[1]/C
                         clock pessimism             -0.501     1.461    
    SLICE_X42Y9          FDCE (Hold_fdce_C_D)         0.134     1.595    r_B_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 r_A_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.330ns period=6.660ns})
  Destination:            r_B_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.330ns period=6.660ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.285ns (65.850%)  route 0.148ns (34.150%))
  Logic Levels:           2  (MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.828    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.854 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.591     1.445    clk_IBUF_BUFG
    SLICE_X43Y7          FDCE                                         r  r_A_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y7          FDCE (Prop_fdce_C_Q)         0.128     1.573 r  r_A_reg[6]/Q
                         net (fo=16, routed)          0.148     1.720    sel0[2]
    SLICE_X41Y8          MUXF7 (Prop_muxf7_S_O)       0.138     1.858 r  r_B_reg[3]_i_3/O
                         net (fo=1, routed)           0.000     1.858    r_B_reg[3]_i_3_n_0
    SLICE_X41Y8          MUXF8 (Prop_muxf8_I1_O)      0.019     1.877 r  r_B_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.877    inv_sub_bytes/Mother_LUT[3]
    SLICE_X41Y8          FDCE                                         r  r_B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.390     0.390 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.073    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.860     1.962    clk_IBUF_BUFG
    SLICE_X41Y8          FDCE                                         r  r_B_reg[3]/C
                         clock pessimism             -0.501     1.461    
    SLICE_X41Y8          FDCE (Hold_fdce_C_D)         0.105     1.566    r_B_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 r_A_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.330ns period=6.660ns})
  Destination:            r_B_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.330ns period=6.660ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.267ns (58.719%)  route 0.188ns (41.282%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.828    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.854 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.591     1.445    clk_IBUF_BUFG
    SLICE_X43Y7          FDCE                                         r  r_A_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y7          FDCE (Prop_fdce_C_Q)         0.141     1.586 r  r_A_reg[3]/Q
                         net (fo=32, routed)          0.188     1.773    r_A_reg_n_0_[3]
    SLICE_X41Y7          LUT6 (Prop_lut6_I2_O)        0.045     1.818 r  r_B[0]_i_6/O
                         net (fo=1, routed)           0.000     1.818    r_B[0]_i_6_n_0
    SLICE_X41Y7          MUXF7 (Prop_muxf7_I0_O)      0.062     1.880 r  r_B_reg[0]_i_3/O
                         net (fo=1, routed)           0.000     1.880    r_B_reg[0]_i_3_n_0
    SLICE_X41Y7          MUXF8 (Prop_muxf8_I1_O)      0.019     1.899 r  r_B_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.899    inv_sub_bytes/Mother_LUT[0]
    SLICE_X41Y7          FDCE                                         r  r_B_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.390     0.390 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.073    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.860     1.962    clk_IBUF_BUFG
    SLICE_X41Y7          FDCE                                         r  r_B_reg[0]/C
                         clock pessimism             -0.501     1.461    
    SLICE_X41Y7          FDCE (Hold_fdce_C_D)         0.105     1.566    r_B_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 r_A_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.330ns period=6.660ns})
  Destination:            r_B_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.330ns period=6.660ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.261ns (56.912%)  route 0.198ns (43.088%))
  Logic Levels:           1  (MUXF8=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.828    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.854 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.591     1.445    clk_IBUF_BUFG
    SLICE_X43Y7          FDCE                                         r  r_A_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y7          FDCE (Prop_fdce_C_Q)         0.128     1.573 r  r_A_reg[7]/Q
                         net (fo=8, routed)           0.198     1.770    sel0[3]
    SLICE_X41Y9          MUXF8 (Prop_muxf8_S_O)       0.133     1.903 r  r_B_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.903    inv_sub_bytes/Mother_LUT[7]
    SLICE_X41Y9          FDCE                                         r  r_B_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.390     0.390 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.073    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.860     1.962    clk_IBUF_BUFG
    SLICE_X41Y9          FDCE                                         r  r_B_reg[7]/C
                         clock pessimism             -0.501     1.461    
    SLICE_X41Y9          FDCE (Hold_fdce_C_D)         0.105     1.566    r_B_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 r_A_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.330ns period=6.660ns})
  Destination:            r_B_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.330ns period=6.660ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.285ns (60.645%)  route 0.185ns (39.355%))
  Logic Levels:           2  (MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.828    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.854 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.591     1.445    clk_IBUF_BUFG
    SLICE_X43Y7          FDCE                                         r  r_A_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y7          FDCE (Prop_fdce_C_Q)         0.128     1.573 r  r_A_reg[6]/Q
                         net (fo=16, routed)          0.185     1.758    sel0[2]
    SLICE_X43Y9          MUXF7 (Prop_muxf7_S_O)       0.138     1.896 r  r_B_reg[5]_i_3/O
                         net (fo=1, routed)           0.000     1.896    r_B_reg[5]_i_3_n_0
    SLICE_X43Y9          MUXF8 (Prop_muxf8_I1_O)      0.019     1.915 r  r_B_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.915    inv_sub_bytes/Mother_LUT[5]
    SLICE_X43Y9          FDCE                                         r  r_B_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.390     0.390 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.073    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.860     1.962    clk_IBUF_BUFG
    SLICE_X43Y9          FDCE                                         r  r_B_reg[5]/C
                         clock pessimism             -0.501     1.461    
    SLICE_X43Y9          FDCE (Hold_fdce_C_D)         0.105     1.566    r_B_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 r_A_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.330ns period=6.660ns})
  Destination:            r_B_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.330ns period=6.660ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.261ns (53.440%)  route 0.227ns (46.561%))
  Logic Levels:           1  (MUXF8=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.828    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.854 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.591     1.445    clk_IBUF_BUFG
    SLICE_X43Y7          FDCE                                         r  r_A_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y7          FDCE (Prop_fdce_C_Q)         0.128     1.573 r  r_A_reg[7]/Q
                         net (fo=8, routed)           0.227     1.800    sel0[3]
    SLICE_X43Y8          MUXF8 (Prop_muxf8_S_O)       0.133     1.933 r  r_B_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.933    inv_sub_bytes/Mother_LUT[6]
    SLICE_X43Y8          FDCE                                         r  r_B_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.390     0.390 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.073    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.860     1.962    clk_IBUF_BUFG
    SLICE_X43Y8          FDCE                                         r  r_B_reg[6]/C
                         clock pessimism             -0.501     1.461    
    SLICE_X43Y8          FDCE (Hold_fdce_C_D)         0.105     1.566    r_B_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 r_A_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.330ns period=6.660ns})
  Destination:            r_B_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.330ns period=6.660ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.267ns (51.439%)  route 0.252ns (48.561%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.828    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.854 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.591     1.445    clk_IBUF_BUFG
    SLICE_X43Y7          FDCE                                         r  r_A_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y7          FDCE (Prop_fdce_C_Q)         0.141     1.586 r  r_A_reg[2]/Q
                         net (fo=32, routed)          0.252     1.838    r_A_reg_n_0_[2]
    SLICE_X42Y8          LUT6 (Prop_lut6_I3_O)        0.045     1.883 r  r_B[4]_i_6/O
                         net (fo=1, routed)           0.000     1.883    r_B[4]_i_6_n_0
    SLICE_X42Y8          MUXF7 (Prop_muxf7_I0_O)      0.062     1.945 r  r_B_reg[4]_i_3/O
                         net (fo=1, routed)           0.000     1.945    r_B_reg[4]_i_3_n_0
    SLICE_X42Y8          MUXF8 (Prop_muxf8_I1_O)      0.019     1.964 r  r_B_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.964    inv_sub_bytes/Mother_LUT[4]
    SLICE_X42Y8          FDCE                                         r  r_B_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K11                  IBUF (Prop_ibuf_I_O)         0.390     0.390 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.073    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.860     1.962    clk_IBUF_BUFG
    SLICE_X42Y8          FDCE                                         r  r_B_reg[4]/C
                         clock pessimism             -0.501     1.461    
    SLICE_X42Y8          FDCE (Hold_fdce_C_D)         0.134     1.595    r_B_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.369    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.330 }
Period(ns):         6.660
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         6.660       4.505      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         6.660       5.660      SLICE_X43Y7    r_A_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         6.660       5.660      SLICE_X43Y7    r_A_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         6.660       5.660      SLICE_X43Y7    r_A_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         6.660       5.660      SLICE_X43Y7    r_A_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         6.660       5.660      SLICE_X43Y7    r_A_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         6.660       5.660      SLICE_X43Y7    r_A_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         6.660       5.660      SLICE_X43Y7    r_A_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         6.660       5.660      SLICE_X43Y7    r_A_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         6.660       5.660      SLICE_X41Y7    r_B_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         3.330       2.830      SLICE_X43Y7    r_A_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         3.330       2.830      SLICE_X43Y7    r_A_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         3.330       2.830      SLICE_X43Y7    r_A_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         3.330       2.830      SLICE_X43Y7    r_A_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         3.330       2.830      SLICE_X43Y7    r_A_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         3.330       2.830      SLICE_X43Y7    r_A_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         3.330       2.830      SLICE_X43Y7    r_A_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         3.330       2.830      SLICE_X43Y7    r_A_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         3.330       2.830      SLICE_X41Y7    r_B_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         3.330       2.830      SLICE_X42Y7    r_B_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         3.330       2.830      SLICE_X42Y9    r_B_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         3.330       2.830      SLICE_X43Y9    r_B_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         3.330       2.830      SLICE_X41Y9    r_B_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         3.330       2.830      SLICE_X43Y7    r_A_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         3.330       2.830      SLICE_X43Y7    r_A_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         3.330       2.830      SLICE_X43Y7    r_A_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         3.330       2.830      SLICE_X43Y7    r_A_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         3.330       2.830      SLICE_X43Y7    r_A_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         3.330       2.830      SLICE_X43Y7    r_A_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         3.330       2.830      SLICE_X43Y7    r_A_reg[3]/C



