Day5:
Optimization in synthesis.

If Case constructs.
41-SKY130RTL D5SK1 L1 IF CASE Constructs part1

42-SKY130RTL D5SK1 L2 IF CASE Constructs part2

43-SKY130RTL D5SK1 L3 IF CASE Constructs part3

Labs on "Incomplete If Case"
44-SKY130RTL D5SK2 L1 Lab Incomplete IF part1
[![Day5_incomp_code_snippets](../week1_assets/Day5_incomp_code_snippets.png)](../week1_assets/Day5_incomp_code_snippets.png)

[![Day5_simulation_incomp_if](../week1_assets/Day5_simulation_incomp_if.png)](../week1_assets/Day5_simulation_incomp_if.png)

[![Day5_incomp_if_synth_report](../week1_assets/Day5_incomp_if_synth_report.png)](../week1_assets/Day5_incomp_if_synth_report.png)

[![Day5_synth_incomp_if_visual](../week1_assets/Day5_synth_incomp_if_visual.png)](../week1_assets/Day5_synth_incomp_if_visual.png)


45-SKY130RTL D5SK2 L2 Lab Incomplete IF part2

[![Day5_incomp_if2_simulation](../week1_assets/Day5_incomp_if2_simulation.png)](../week1_assets/Day5_incomp_if2_simulation.png)

[![Day5_synth_result_image_incomp_if2](../week1_assets/Day5_synth_result_image_incomp_if2.png)](../week1_assets/Day5_synth_result_image_incomp_if2.png)

Labs on "Incomplete overlapping Case"

46-SKY130RTL D5SK3 L1 Lab incomplete overlapping Case part1
[![Day5_simulation_incomp_comb](../week1_assets/Day5_simulation_incomp_comb.png)](../week1_assets/Day5_simulation_incomp_comb.png)

[![Day5_synth_result_incomplete_case](../week1_assets/Day5_synth_result_incomplete_case.png)](../week1_assets/Day5_synth_result_incomplete_case.png)

47-SKY130RTL D5SK3 L2 Lab incomplete overlapping Case part2

[![Day5_simulation_comp_case](../week1_assets/Day5_simulation_comp_case.png)](../week1_assets/Day5_simulation_comp_case.png)

[![Day5_synth_comp_case](../week1_assets/Day5_synth_comp_case.png)](../week1_assets/Day5_synth_comp_case.png)


48-SKY130RTL D5SK3 L3 Lab incomplete overlapping Case part3

[![Day5_simulation_bad_case](../week1_assets/Day5_simulation_bad_case.png)](../week1_assets/Day5_simulation_bad_case.png)

49-SKY130RTL D5SK3 L4 Lab incomplete overlapping Case part4
[![Day5_gls_Bad_case](../week1_assets/Day5_gls_Bad_case.png)](../week1_assets/Day5_gls_Bad_case.png)

for loop and for generate.

50-SKY130RTL D5SK4 L1 For Loop and For Generate part1

51-SKY130RTL D5SK4 L2 For Loop and For Generate part2

52-SKY130RTL D5SK4 L3 For Loop and For Generate part3


Labs on "for loop" and "for generate"
53-SKY130RTL D5SK5 L1 Lab For and For Generate part1
[![Day5_mux_generate_code](../week1_assets/Day5_mux_generate_code.png)](../week1_assets/Day5_mux_generate_code.png)

[![Day5_mux_generate_simulation](../week1_assets/Day5_mux_generate_simulation.png)](../week1_assets/Day5_mux_generate_simulation.png)


54-SKY130RTL D5SK5 L2 Lab For and For Generate part2
[![Day5_demux_simulation](../week1_assets/Day5_demux_simulation.png)](../week1_assets/Day5_demux_simulation.png)

[![Day5_Demux_generate_simulation](../week1_assets/Day5_Demux_generate_simulation.png)](../week1_assets/Day5_Demux_generate_simulation.png)

55-SKY130RTL D5SK5 L3 Lab For and For Generate part3

56-SKY130RTL D5SK5 L4 Lab For and For Generate part4