/* Generated by Yosys 0.33 (git sha1 2584903a060) */

(* top =  1  *)
(* src = "/home/lexo/Desktop/Practica/App/cello/library/verilogs/temp_c00297a3f8824a3aafe95fdd8e30f396.v:1.1-7.12" *)
module top(A, B, Y);
  wire _0_;
  wire _1_;
  (* src = "/home/lexo/Desktop/Practica/App/cello/library/verilogs/temp_c00297a3f8824a3aafe95fdd8e30f396.v:2.16-2.17" *)
  input A;
  wire A;
  (* src = "/home/lexo/Desktop/Practica/App/cello/library/verilogs/temp_c00297a3f8824a3aafe95fdd8e30f396.v:3.16-3.17" *)
  input B;
  wire B;
  (* src = "/home/lexo/Desktop/Practica/App/cello/library/verilogs/temp_c00297a3f8824a3aafe95fdd8e30f396.v:4.17-4.18" *)
  output Y;
  wire Y;
  \$_NOT_  _2_ (
    .A(A),
    .Y(_0_)
  );
  \$_NOT_  _3_ (
    .A(B),
    .Y(_1_)
  );
  \$_NOR_  _4_ (
    .A(_0_),
    .B(_1_),
    .Y(Y)
  );
endmodule
