---
layout: archive
title: "CV"
permalink: /files/AVDResumeJune2025.pdf
author_profile: true
redirect_from:
  - /resume
---

{% include base_path %}

Education
======
* M.Eng, Computer Engineering, Virginia Tech, 2026 (expected)
* B.S, Computer Engineering, Chip-Scale Integration, Virginia Tech, 2024

Work experience
======
* Research Group Member, BRICCS Group, Virginia Tech, March 2025 - Present
  * Researching novel Spiking Neural Network designs and their implementations on FPGAs
  
Skills
======
* RTL Design
* FPGA Development
  * Verilog
  * SystemVerilog
* Embedded C
* C++ 
* Python
* VLSI Design
  * Cadence Virtuoso
  * DRC, LVS, and PEX
* Machine Learning

Publications
======
  <ul>{% for post in site.publications reversed %}
    {% include archive-single-cv.html %}
  {% endfor %}</ul>
  
Talks
======
  <ul>{% for post in site.talks reversed %}
    {% include archive-single-talk-cv.html  %}
  {% endfor %}</ul>
  
Teaching
======
  <ul>{% for post in site.teaching reversed %}
    {% include archive-single-cv.html %}
  {% endfor %}</ul>
  
Service and leadership
======
* Currently signed in to 43 different slack teams
