Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Jun  5 23:00:24 2024
| Host         : victorsanavia running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_system_timing_summary_routed.rpt -rpx top_system_timing_summary_routed.rpx -warn_on_violation
| Design       : top_system
| Device       : 7a100ti-csg324
| Speed File   : -1L  PRODUCTION 1.20 2017-11-01
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.875        0.000                      0                  432        0.121        0.000                      0                  432        4.500        0.000                       0                   253  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.875        0.000                      0                  432        0.121        0.000                      0                  432        4.500        0.000                       0                   253  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.875ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.875ns  (required time - arrival time)
  Source:                 U_SPI/SCLK_Out_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SPI/CntOut_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        1.766ns  (logic 0.583ns (33.012%)  route 1.183ns (66.988%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns = ( 10.308 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.706    10.308    U_SPI/CLK_IBUF_BUFG
    SLICE_X5Y109         FDCE                                         r  U_SPI/SCLK_Out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y109         FDCE (Prop_fdce_C_Q)         0.459    10.767 f  U_SPI/SCLK_Out_reg/Q
                         net (fo=4, routed)           0.476    11.243    U_SPI/SCLK_OBUF
    SLICE_X5Y108         LUT3 (Prop_lut3_I0_O)        0.124    11.367 r  U_SPI/CntOut[3]_i_1/O
                         net (fo=4, routed)           0.707    12.074    U_SPI/CntOut0
    SLICE_X9Y106         FDCE                                         r  U_SPI/CntOut_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.508    14.930    U_SPI/CLK_IBUF_BUFG
    SLICE_X9Y106         FDCE                                         r  U_SPI/CntOut_reg[2]/C
                         clock pessimism              0.259    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X9Y106         FDCE (Setup_fdce_C_CE)      -0.205    14.949    U_SPI/CntOut_reg[2]
  -------------------------------------------------------------------
                         required time                         14.949    
                         arrival time                         -12.074    
  -------------------------------------------------------------------
                         slack                                  2.875    

Slack (MET) :             2.875ns  (required time - arrival time)
  Source:                 U_SPI/SCLK_Out_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SPI/CntOut_reg[3]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        1.766ns  (logic 0.583ns (33.012%)  route 1.183ns (66.988%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns = ( 10.308 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.706    10.308    U_SPI/CLK_IBUF_BUFG
    SLICE_X5Y109         FDCE                                         r  U_SPI/SCLK_Out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y109         FDCE (Prop_fdce_C_Q)         0.459    10.767 f  U_SPI/SCLK_Out_reg/Q
                         net (fo=4, routed)           0.476    11.243    U_SPI/SCLK_OBUF
    SLICE_X5Y108         LUT3 (Prop_lut3_I0_O)        0.124    11.367 r  U_SPI/CntOut[3]_i_1/O
                         net (fo=4, routed)           0.707    12.074    U_SPI/CntOut0
    SLICE_X9Y106         FDPE                                         r  U_SPI/CntOut_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.508    14.930    U_SPI/CLK_IBUF_BUFG
    SLICE_X9Y106         FDPE                                         r  U_SPI/CntOut_reg[3]/C
                         clock pessimism              0.259    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X9Y106         FDPE (Setup_fdpe_C_CE)      -0.205    14.949    U_SPI/CntOut_reg[3]
  -------------------------------------------------------------------
                         required time                         14.949    
                         arrival time                         -12.074    
  -------------------------------------------------------------------
                         slack                                  2.875    

Slack (MET) :             2.882ns  (required time - arrival time)
  Source:                 U_SPI/SCLK_Out_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SPI/CntOut_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        1.798ns  (logic 0.583ns (32.425%)  route 1.215ns (67.575%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns = ( 10.308 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.706    10.308    U_SPI/CLK_IBUF_BUFG
    SLICE_X5Y109         FDCE                                         r  U_SPI/SCLK_Out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y109         FDCE (Prop_fdce_C_Q)         0.459    10.767 f  U_SPI/SCLK_Out_reg/Q
                         net (fo=4, routed)           0.476    11.243    U_SPI/SCLK_OBUF
    SLICE_X5Y108         LUT3 (Prop_lut3_I0_O)        0.124    11.367 r  U_SPI/CntOut[3]_i_1/O
                         net (fo=4, routed)           0.739    12.106    U_SPI/CntOut0
    SLICE_X10Y106        FDCE                                         r  U_SPI/CntOut_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.511    14.933    U_SPI/CLK_IBUF_BUFG
    SLICE_X10Y106        FDCE                                         r  U_SPI/CntOut_reg[0]/C
                         clock pessimism              0.259    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X10Y106        FDCE (Setup_fdce_C_CE)      -0.169    14.988    U_SPI/CntOut_reg[0]
  -------------------------------------------------------------------
                         required time                         14.988    
                         arrival time                         -12.106    
  -------------------------------------------------------------------
                         slack                                  2.882    

Slack (MET) :             2.882ns  (required time - arrival time)
  Source:                 U_SPI/SCLK_Out_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SPI/CntOut_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        1.798ns  (logic 0.583ns (32.425%)  route 1.215ns (67.575%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns = ( 10.308 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.706    10.308    U_SPI/CLK_IBUF_BUFG
    SLICE_X5Y109         FDCE                                         r  U_SPI/SCLK_Out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y109         FDCE (Prop_fdce_C_Q)         0.459    10.767 f  U_SPI/SCLK_Out_reg/Q
                         net (fo=4, routed)           0.476    11.243    U_SPI/SCLK_OBUF
    SLICE_X5Y108         LUT3 (Prop_lut3_I0_O)        0.124    11.367 r  U_SPI/CntOut[3]_i_1/O
                         net (fo=4, routed)           0.739    12.106    U_SPI/CntOut0
    SLICE_X10Y106        FDCE                                         r  U_SPI/CntOut_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.511    14.933    U_SPI/CLK_IBUF_BUFG
    SLICE_X10Y106        FDCE                                         r  U_SPI/CntOut_reg[1]/C
                         clock pessimism              0.259    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X10Y106        FDCE (Setup_fdce_C_CE)      -0.169    14.988    U_SPI/CntOut_reg[1]
  -------------------------------------------------------------------
                         required time                         14.988    
                         arrival time                         -12.106    
  -------------------------------------------------------------------
                         slack                                  2.882    

Slack (MET) :             3.390ns  (required time - arrival time)
  Source:                 U_SPI/FC_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SPI/SCLK_Out_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.584ns  (logic 0.715ns (45.133%)  route 0.869ns (54.867%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 10.007 - 5.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.706     5.308    U_SPI/CLK_IBUF_BUFG
    SLICE_X4Y109         FDCE                                         r  U_SPI/FC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y109         FDCE (Prop_fdce_C_Q)         0.419     5.727 r  U_SPI/FC_reg/Q
                         net (fo=4, routed)           0.869     6.596    U_SPI/FC__0
    SLICE_X5Y109         LUT4 (Prop_lut4_I0_O)        0.296     6.892 r  U_SPI/SCLK_Out_i_1/O
                         net (fo=1, routed)           0.000     6.892    U_SPI/SCLK_Out_i_1_n_0
    SLICE_X5Y109         FDCE                                         r  U_SPI/SCLK_Out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.585    10.007    U_SPI/CLK_IBUF_BUFG
    SLICE_X5Y109         FDCE                                         r  U_SPI/SCLK_Out_reg/C  (IS_INVERTED)
                         clock pessimism              0.279    10.286    
                         clock uncertainty           -0.035    10.251    
    SLICE_X5Y109         FDCE (Setup_fdce_C_D)        0.032    10.283    U_SPI/SCLK_Out_reg
  -------------------------------------------------------------------
                         required time                         10.283    
                         arrival time                          -6.892    
  -------------------------------------------------------------------
                         slack                                  3.390    

Slack (MET) :             3.391ns  (required time - arrival time)
  Source:                 U_SPI/SCLK_Out_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SPI/BUSY_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        1.519ns  (logic 0.583ns (38.388%)  route 0.936ns (61.612%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns = ( 10.308 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.706    10.308    U_SPI/CLK_IBUF_BUFG
    SLICE_X5Y109         FDCE                                         r  U_SPI/SCLK_Out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y109         FDCE (Prop_fdce_C_Q)         0.459    10.767 r  U_SPI/SCLK_Out_reg/Q
                         net (fo=4, routed)           0.611    11.379    U_SPI/SCLK_OBUF
    SLICE_X4Y108         LUT5 (Prop_lut5_I3_O)        0.124    11.503 r  U_SPI/BUSY_i_1__0/O
                         net (fo=1, routed)           0.324    11.827    U_SPI/BUSY_i_1__0_n_0
    SLICE_X6Y108         FDCE                                         r  U_SPI/BUSY_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.586    15.008    U_SPI/CLK_IBUF_BUFG
    SLICE_X6Y108         FDCE                                         r  U_SPI/BUSY_reg/C
                         clock pessimism              0.276    15.284    
                         clock uncertainty           -0.035    15.249    
    SLICE_X6Y108         FDCE (Setup_fdce_C_D)       -0.031    15.218    U_SPI/BUSY_reg
  -------------------------------------------------------------------
                         required time                         15.218    
                         arrival time                         -11.827    
  -------------------------------------------------------------------
                         slack                                  3.391    

Slack (MET) :             6.104ns  (required time - arrival time)
  Source:                 U_OLED/DOUT_dec_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SPI/RegOut_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.875ns  (logic 2.578ns (66.531%)  route 1.297ns (33.469%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.274ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.671     5.274    U_OLED/CLK_IBUF_BUFG
    RAMB18_X0Y42         RAMB18E1                                     r  U_OLED/DOUT_dec_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.728 r  U_OLED/DOUT_dec_reg/DOADO[1]
                         net (fo=1, routed)           1.297     9.025    U_OLED/DOUT_dec_reg__0[1]
    SLICE_X8Y106         LUT3 (Prop_lut3_I0_O)        0.124     9.149 r  U_OLED/RegOut[1]_i_1/O
                         net (fo=1, routed)           0.000     9.149    U_SPI/D[1]
    SLICE_X8Y106         FDCE                                         r  U_SPI/RegOut_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.508    14.930    U_SPI/CLK_IBUF_BUFG
    SLICE_X8Y106         FDCE                                         r  U_SPI/RegOut_reg[1]/C
                         clock pessimism              0.277    15.207    
                         clock uncertainty           -0.035    15.172    
    SLICE_X8Y106         FDCE (Setup_fdce_C_D)        0.081    15.253    U_SPI/RegOut_reg[1]
  -------------------------------------------------------------------
                         required time                         15.253    
                         arrival time                          -9.149    
  -------------------------------------------------------------------
                         slack                                  6.104    

Slack (MET) :             6.105ns  (required time - arrival time)
  Source:                 u_rx/RDB_Out_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_rx/FSM_sequential_STD_Act_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.864ns  (logic 1.014ns (26.245%)  route 2.850ns (73.755%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.629     5.231    u_rx/CLK_IBUF_BUFG
    SLICE_X8Y108         FDCE                                         r  u_rx/RDB_Out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y108         FDCE (Prop_fdce_C_Q)         0.518     5.749 r  u_rx/RDB_Out_reg[8]/Q
                         net (fo=3, routed)           1.315     7.064    u_rx/RDB_Out_reg_n_0_[8]
    SLICE_X7Y107         LUT6 (Prop_lut6_I3_O)        0.124     7.188 r  u_rx/FSM_sequential_STD_Act[2]_i_4/O
                         net (fo=1, routed)           0.513     7.701    u_rx/FSM_sequential_STD_Act[2]_i_4_n_0
    SLICE_X8Y107         LUT6 (Prop_lut6_I3_O)        0.124     7.825 f  u_rx/FSM_sequential_STD_Act[2]_i_2/O
                         net (fo=5, routed)           0.458     8.283    u_rx/Val_Out
    SLICE_X9Y109         LUT6 (Prop_lut6_I0_O)        0.124     8.407 r  u_rx/FSM_sequential_STD_Act[2]_i_3/O
                         net (fo=3, routed)           0.564     8.971    u_rx/FSM_sequential_STD_Act[2]_i_3_n_0
    SLICE_X9Y111         LUT5 (Prop_lut5_I4_O)        0.124     9.095 r  u_rx/FSM_sequential_STD_Act[2]_i_1/O
                         net (fo=1, routed)           0.000     9.095    u_rx/FSM_sequential_STD_Act[2]_i_1_n_0
    SLICE_X9Y111         FDCE                                         r  u_rx/FSM_sequential_STD_Act_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.505    14.927    u_rx/CLK_IBUF_BUFG
    SLICE_X9Y111         FDCE                                         r  u_rx/FSM_sequential_STD_Act_reg[2]/C
                         clock pessimism              0.277    15.204    
                         clock uncertainty           -0.035    15.169    
    SLICE_X9Y111         FDCE (Setup_fdce_C_D)        0.031    15.200    u_rx/FSM_sequential_STD_Act_reg[2]
  -------------------------------------------------------------------
                         required time                         15.200    
                         arrival time                          -9.095    
  -------------------------------------------------------------------
                         slack                                  6.105    

Slack (MET) :             6.116ns  (required time - arrival time)
  Source:                 U_OLED/FSM_sequential_std_1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OLED/FSM_onehot_std_2_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.618ns  (logic 0.828ns (22.885%)  route 2.790ns (77.115%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.707     5.309    U_OLED/CLK_IBUF_BUFG
    SLICE_X0Y109         FDCE                                         r  U_OLED/FSM_sequential_std_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDCE (Prop_fdce_C_Q)         0.456     5.765 f  U_OLED/FSM_sequential_std_1_reg[2]/Q
                         net (fo=10, routed)          1.036     6.802    U_OLED/std_1[2]
    SLICE_X3Y108         LUT3 (Prop_lut3_I0_O)        0.124     6.926 r  U_OLED/FSM_onehot_std_2[7]_i_3/O
                         net (fo=1, routed)           0.554     7.480    U_OLED/FSM_onehot_std_2[7]_i_3_n_0
    SLICE_X3Y105         LUT5 (Prop_lut5_I4_O)        0.124     7.604 r  U_OLED/FSM_onehot_std_2[7]_i_2/O
                         net (fo=1, routed)           0.571     8.176    U_OLED/FSM_onehot_std_2[7]_i_2_n_0
    SLICE_X3Y104         LUT6 (Prop_lut6_I0_O)        0.124     8.300 r  U_OLED/FSM_onehot_std_2[7]_i_1/O
                         net (fo=8, routed)           0.628     8.927    U_OLED/FSM_onehot_std_2[7]_i_1_n_0
    SLICE_X3Y109         FDCE                                         r  U_OLED/FSM_onehot_std_2_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.587    15.009    U_OLED/CLK_IBUF_BUFG
    SLICE_X3Y109         FDCE                                         r  U_OLED/FSM_onehot_std_2_reg[3]/C
                         clock pessimism              0.275    15.284    
                         clock uncertainty           -0.035    15.249    
    SLICE_X3Y109         FDCE (Setup_fdce_C_CE)      -0.205    15.044    U_OLED/FSM_onehot_std_2_reg[3]
  -------------------------------------------------------------------
                         required time                         15.044    
                         arrival time                          -8.927    
  -------------------------------------------------------------------
                         slack                                  6.116    

Slack (MET) :             6.116ns  (required time - arrival time)
  Source:                 U_OLED/FSM_sequential_std_1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OLED/FSM_onehot_std_2_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.618ns  (logic 0.828ns (22.885%)  route 2.790ns (77.115%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.707     5.309    U_OLED/CLK_IBUF_BUFG
    SLICE_X0Y109         FDCE                                         r  U_OLED/FSM_sequential_std_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDCE (Prop_fdce_C_Q)         0.456     5.765 f  U_OLED/FSM_sequential_std_1_reg[2]/Q
                         net (fo=10, routed)          1.036     6.802    U_OLED/std_1[2]
    SLICE_X3Y108         LUT3 (Prop_lut3_I0_O)        0.124     6.926 r  U_OLED/FSM_onehot_std_2[7]_i_3/O
                         net (fo=1, routed)           0.554     7.480    U_OLED/FSM_onehot_std_2[7]_i_3_n_0
    SLICE_X3Y105         LUT5 (Prop_lut5_I4_O)        0.124     7.604 r  U_OLED/FSM_onehot_std_2[7]_i_2/O
                         net (fo=1, routed)           0.571     8.176    U_OLED/FSM_onehot_std_2[7]_i_2_n_0
    SLICE_X3Y104         LUT6 (Prop_lut6_I0_O)        0.124     8.300 r  U_OLED/FSM_onehot_std_2[7]_i_1/O
                         net (fo=8, routed)           0.628     8.927    U_OLED/FSM_onehot_std_2[7]_i_1_n_0
    SLICE_X3Y109         FDCE                                         r  U_OLED/FSM_onehot_std_2_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=252, routed)         1.587    15.009    U_OLED/CLK_IBUF_BUFG
    SLICE_X3Y109         FDCE                                         r  U_OLED/FSM_onehot_std_2_reg[4]/C
                         clock pessimism              0.275    15.284    
                         clock uncertainty           -0.035    15.249    
    SLICE_X3Y109         FDCE (Setup_fdce_C_CE)      -0.205    15.044    U_OLED/FSM_onehot_std_2_reg[4]
  -------------------------------------------------------------------
                         required time                         15.044    
                         arrival time                          -8.927    
  -------------------------------------------------------------------
                         slack                                  6.116    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 U_DISP/RDOut_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISP/RDOut_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=252, routed)         0.597     1.516    U_DISP/CLK_IBUF_BUFG
    SLICE_X1Y108         FDCE                                         r  U_DISP/RDOut_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDCE (Prop_fdce_C_Q)         0.141     1.657 r  U_DISP/RDOut_reg[18]/Q
                         net (fo=2, routed)           0.056     1.713    U_DISP/RDOut[18]
    SLICE_X1Y108         FDCE                                         r  U_DISP/RDOut_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=252, routed)         0.870     2.035    U_DISP/CLK_IBUF_BUFG
    SLICE_X1Y108         FDCE                                         r  U_DISP/RDOut_reg[26]/C
                         clock pessimism             -0.518     1.516    
    SLICE_X1Y108         FDCE (Hold_fdce_C_D)         0.076     1.592    U_DISP/RDOut_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 U_DISP/RDOut_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISP/RDOut_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=252, routed)         0.597     1.516    U_DISP/CLK_IBUF_BUFG
    SLICE_X1Y107         FDCE                                         r  U_DISP/RDOut_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDCE (Prop_fdce_C_Q)         0.141     1.657 r  U_DISP/RDOut_reg[20]/Q
                         net (fo=2, routed)           0.056     1.713    U_DISP/RDOut[20]
    SLICE_X1Y107         FDCE                                         r  U_DISP/RDOut_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=252, routed)         0.870     2.035    U_DISP/CLK_IBUF_BUFG
    SLICE_X1Y107         FDCE                                         r  U_DISP/RDOut_reg[28]/C
                         clock pessimism             -0.518     1.516    
    SLICE_X1Y107         FDCE (Hold_fdce_C_D)         0.076     1.592    U_DISP/RDOut_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 U_DISP/RDOut_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISP/RDOut_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=252, routed)         0.598     1.517    U_DISP/CLK_IBUF_BUFG
    SLICE_X1Y106         FDCE                                         r  U_DISP/RDOut_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  U_DISP/RDOut_reg[21]/Q
                         net (fo=2, routed)           0.056     1.714    U_DISP/RDOut[21]
    SLICE_X1Y106         FDCE                                         r  U_DISP/RDOut_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=252, routed)         0.871     2.036    U_DISP/CLK_IBUF_BUFG
    SLICE_X1Y106         FDCE                                         r  U_DISP/RDOut_reg[29]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X1Y106         FDCE (Hold_fdce_C_D)         0.076     1.593    U_DISP/RDOut_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 U_DISP/RDOut_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISP/RDOut_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.387%)  route 0.068ns (32.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=252, routed)         0.597     1.516    U_DISP/CLK_IBUF_BUFG
    SLICE_X3Y107         FDCE                                         r  U_DISP/RDOut_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y107         FDCE (Prop_fdce_C_Q)         0.141     1.657 r  U_DISP/RDOut_reg[4]/Q
                         net (fo=2, routed)           0.068     1.726    U_DISP/RDOut[4]
    SLICE_X2Y107         FDCE                                         r  U_DISP/RDOut_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=252, routed)         0.870     2.035    U_DISP/CLK_IBUF_BUFG
    SLICE_X2Y107         FDCE                                         r  U_DISP/RDOut_reg[12]/C
                         clock pessimism             -0.505     1.529    
    SLICE_X2Y107         FDCE (Hold_fdce_C_D)         0.075     1.604    U_DISP/RDOut_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 U_DISP/RDOut_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISP/RDOut_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=252, routed)         0.597     1.516    U_DISP/CLK_IBUF_BUFG
    SLICE_X0Y107         FDCE                                         r  U_DISP/RDOut_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDCE (Prop_fdce_C_Q)         0.141     1.657 r  U_DISP/RDOut_reg[19]/Q
                         net (fo=2, routed)           0.059     1.716    U_DISP/RDOut[19]
    SLICE_X0Y107         FDCE                                         r  U_DISP/RDOut_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=252, routed)         0.870     2.035    U_DISP/CLK_IBUF_BUFG
    SLICE_X0Y107         FDCE                                         r  U_DISP/RDOut_reg[27]/C
                         clock pessimism             -0.518     1.516    
    SLICE_X0Y107         FDCE (Hold_fdce_C_D)         0.076     1.592    U_DISP/RDOut_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 U_OLED/FSM_onehot_std_2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OLED/start_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.186ns (71.171%)  route 0.075ns (28.829%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=252, routed)         0.598     1.517    U_OLED/CLK_IBUF_BUFG
    SLICE_X3Y104         FDCE                                         r  U_OLED/FSM_onehot_std_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  U_OLED/FSM_onehot_std_2_reg[1]/Q
                         net (fo=5, routed)           0.075     1.734    U_OLED/FSM_onehot_std_2_reg_n_0_[1]
    SLICE_X2Y104         LUT4 (Prop_lut4_I1_O)        0.045     1.779 r  U_OLED/start_i_1/O
                         net (fo=1, routed)           0.000     1.779    U_OLED/start_i_1_n_0
    SLICE_X2Y104         FDCE                                         r  U_OLED/start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=252, routed)         0.871     2.036    U_OLED/CLK_IBUF_BUFG
    SLICE_X2Y104         FDCE                                         r  U_OLED/start_reg/C
                         clock pessimism             -0.505     1.530    
    SLICE_X2Y104         FDCE (Hold_fdce_C_D)         0.121     1.651    U_OLED/start_reg
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 U_OLED/FSM_onehot_std_2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OLED/EN_reg_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.630%)  route 0.077ns (29.370%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=252, routed)         0.598     1.517    U_OLED/CLK_IBUF_BUFG
    SLICE_X3Y104         FDCE                                         r  U_OLED/FSM_onehot_std_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  U_OLED/FSM_onehot_std_2_reg[1]/Q
                         net (fo=5, routed)           0.077     1.736    U_OLED/FSM_onehot_std_2_reg_n_0_[1]
    SLICE_X2Y104         LUT3 (Prop_lut3_I1_O)        0.045     1.781 r  U_OLED/EN_reg0/O
                         net (fo=1, routed)           0.000     1.781    U_OLED/EN
    SLICE_X2Y104         FDPE                                         r  U_OLED/EN_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=252, routed)         0.871     2.036    U_OLED/CLK_IBUF_BUFG
    SLICE_X2Y104         FDPE                                         r  U_OLED/EN_reg_reg/C
                         clock pessimism             -0.505     1.530    
    SLICE_X2Y104         FDPE (Hold_fdpe_C_D)         0.121     1.651    U_OLED/EN_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 U_DISP/RDOut_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISP/RDOut_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.855%)  route 0.067ns (32.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=252, routed)         0.597     1.516    U_DISP/CLK_IBUF_BUFG
    SLICE_X1Y108         FDCE                                         r  U_DISP/RDOut_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDCE (Prop_fdce_C_Q)         0.141     1.657 r  U_DISP/RDOut_reg[22]/Q
                         net (fo=2, routed)           0.067     1.724    U_DISP/RDOut[22]
    SLICE_X1Y108         FDCE                                         r  U_DISP/RDOut_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=252, routed)         0.870     2.035    U_DISP/CLK_IBUF_BUFG
    SLICE_X1Y108         FDCE                                         r  U_DISP/RDOut_reg[30]/C
                         clock pessimism             -0.518     1.516    
    SLICE_X1Y108         FDCE (Hold_fdce_C_D)         0.078     1.594    U_DISP/RDOut_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 U_DISP/RDOut_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISP/RDOut_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.141ns (66.022%)  route 0.073ns (33.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=252, routed)         0.597     1.516    U_DISP/CLK_IBUF_BUFG
    SLICE_X0Y107         FDCE                                         r  U_DISP/RDOut_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDCE (Prop_fdce_C_Q)         0.141     1.657 r  U_DISP/RDOut_reg[23]/Q
                         net (fo=2, routed)           0.073     1.730    U_DISP/RDOut[23]
    SLICE_X0Y107         FDCE                                         r  U_DISP/RDOut_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=252, routed)         0.870     2.035    U_DISP/CLK_IBUF_BUFG
    SLICE_X0Y107         FDCE                                         r  U_DISP/RDOut_reg[31]/C
                         clock pessimism             -0.518     1.516    
    SLICE_X0Y107         FDCE (Hold_fdce_C_D)         0.078     1.594    U_DISP/RDOut_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 U_OLED/cnt_pix_reg_rep[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OLED/DOUT_dec_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.164ns (40.702%)  route 0.239ns (59.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=252, routed)         0.569     1.488    U_OLED/CLK_IBUF_BUFG
    SLICE_X10Y105        FDCE                                         r  U_OLED/cnt_pix_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y105        FDCE (Prop_fdce_C_Q)         0.164     1.652 r  U_OLED/cnt_pix_reg_rep[0]/Q
                         net (fo=1, routed)           0.239     1.891    U_OLED/cnt_pix__0[0]
    RAMB18_X0Y42         RAMB18E1                                     r  U_OLED/DOUT_dec_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=252, routed)         0.881     2.046    U_OLED/CLK_IBUF_BUFG
    RAMB18_X0Y42         RAMB18E1                                     r  U_OLED/DOUT_dec_reg/CLKARDCLK
                         clock pessimism             -0.479     1.567    
    RAMB18_X0Y42         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.750    U_OLED/DOUT_dec_reg
  -------------------------------------------------------------------
                         required time                         -1.750    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.141    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y42    U_OLED/DOUT_dec_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X0Y103    U_DISP/AND_70_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X0Y103    U_DISP/AND_70_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X2Y104    U_DISP/PROut_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X3Y107    U_DISP/RDOut_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X1Y108    U_DISP/RDOut_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y107    U_DISP/RDOut_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X2Y107    U_DISP/RDOut_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X2Y107    U_DISP/RDOut_reg[13]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y107    U_DISP/RDOut_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y108    U_DISP/RDOut_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y107    U_DISP/RDOut_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y107    U_DISP/RDOut_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y107    U_DISP/RDOut_reg[13]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y107    U_DISP/RDOut_reg[14]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y107    U_DISP/RDOut_reg[15]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y107    U_DISP/RDOut_reg[16]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y108    U_DISP/RDOut_reg[18]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y107    U_DISP/RDOut_reg[19]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X0Y103    U_DISP/AND_70_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X0Y103    U_DISP/AND_70_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y104    U_DISP/PROut_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y107    U_DISP/RDOut_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y107    U_DISP/RDOut_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y108    U_DISP/RDOut_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y108    U_DISP/RDOut_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y107    U_DISP/RDOut_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y107    U_DISP/RDOut_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y107    U_DISP/RDOut_reg[12]/C



