###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       327171   # Number of WRITE/WRITEP commands
num_reads_done                 =       942187   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       707222   # Number of read row buffer hits
num_read_cmds                  =       942183   # Number of READ/READP commands
num_writes_done                =       327216   # Number of read requests issued
num_write_row_hits             =       281844   # Number of write row buffer hits
num_act_cmds                   =       281739   # Number of ACT commands
num_pre_cmds                   =       281708   # Number of PRE commands
num_ondemand_pres              =       255808   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9542871   # Cyles of rank active rank.0
rank_active_cycles.1           =      9317002   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       457129   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       682998   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1208423   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        17720   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3868   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1900   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2435   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         3028   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         4144   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         3973   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          744   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          540   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        22648   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           56   # Write cmd latency (cycles)
write_latency[20-39]           =          562   # Write cmd latency (cycles)
write_latency[40-59]           =          896   # Write cmd latency (cycles)
write_latency[60-79]           =         1493   # Write cmd latency (cycles)
write_latency[80-99]           =         2599   # Write cmd latency (cycles)
write_latency[100-119]         =         4138   # Write cmd latency (cycles)
write_latency[120-139]         =         6126   # Write cmd latency (cycles)
write_latency[140-159]         =         8607   # Write cmd latency (cycles)
write_latency[160-179]         =        10715   # Write cmd latency (cycles)
write_latency[180-199]         =        12727   # Write cmd latency (cycles)
write_latency[200-]            =       279252   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            5   # Read request latency (cycles)
read_latency[20-39]            =       292714   # Read request latency (cycles)
read_latency[40-59]            =       106076   # Read request latency (cycles)
read_latency[60-79]            =       130833   # Read request latency (cycles)
read_latency[80-99]            =        64753   # Read request latency (cycles)
read_latency[100-119]          =        51363   # Read request latency (cycles)
read_latency[120-139]          =        43877   # Read request latency (cycles)
read_latency[140-159]          =        29927   # Read request latency (cycles)
read_latency[160-179]          =        23285   # Read request latency (cycles)
read_latency[180-199]          =        18689   # Read request latency (cycles)
read_latency[200-]             =       180665   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.63324e+09   # Write energy
read_energy                    =  3.79888e+09   # Read energy
act_energy                     =  7.70838e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.19422e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.27839e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.95475e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.81381e+09   # Active standby energy rank.1
average_read_latency           =      147.255   # Average read request latency (cycles)
average_interarrival           =      7.87744   # Average request interarrival latency (cycles)
total_energy                   =  1.92234e+10   # Total energy (pJ)
average_power                  =      1922.34   # Average power (mW)
average_bandwidth              =      10.8322   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       326739   # Number of WRITE/WRITEP commands
num_reads_done                 =       930230   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       672472   # Number of read row buffer hits
num_read_cmds                  =       930226   # Number of READ/READP commands
num_writes_done                =       326767   # Number of read requests issued
num_write_row_hits             =       258285   # Number of write row buffer hits
num_act_cmds                   =       327942   # Number of ACT commands
num_pre_cmds                   =       327915   # Number of PRE commands
num_ondemand_pres              =       303654   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9439674   # Cyles of rank active rank.0
rank_active_cycles.1           =      9434063   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       560326   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       565937   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1195255   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        18272   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4035   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1913   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2472   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         3083   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         4204   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         3870   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          747   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          564   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        22623   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           65   # Write cmd latency (cycles)
write_latency[20-39]           =          573   # Write cmd latency (cycles)
write_latency[40-59]           =          796   # Write cmd latency (cycles)
write_latency[60-79]           =         1329   # Write cmd latency (cycles)
write_latency[80-99]           =         2250   # Write cmd latency (cycles)
write_latency[100-119]         =         3503   # Write cmd latency (cycles)
write_latency[120-139]         =         5208   # Write cmd latency (cycles)
write_latency[140-159]         =         7431   # Write cmd latency (cycles)
write_latency[160-179]         =         9667   # Write cmd latency (cycles)
write_latency[180-199]         =        11622   # Write cmd latency (cycles)
write_latency[200-]            =       284295   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            4   # Read request latency (cycles)
read_latency[20-39]            =       277870   # Read request latency (cycles)
read_latency[40-59]            =        98429   # Read request latency (cycles)
read_latency[60-79]            =       136177   # Read request latency (cycles)
read_latency[80-99]            =        64101   # Read request latency (cycles)
read_latency[100-119]          =        51791   # Read request latency (cycles)
read_latency[120-139]          =        43899   # Read request latency (cycles)
read_latency[140-159]          =        28959   # Read request latency (cycles)
read_latency[160-179]          =        23355   # Read request latency (cycles)
read_latency[180-199]          =        18575   # Read request latency (cycles)
read_latency[200-]             =       187070   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.63108e+09   # Write energy
read_energy                    =  3.75067e+09   # Read energy
act_energy                     =  8.97249e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.68956e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =   2.7165e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.89036e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.88686e+09   # Active standby energy rank.1
average_read_latency           =      154.871   # Average read request latency (cycles)
average_interarrival           =      7.95505   # Average request interarrival latency (cycles)
total_energy                   =  1.93015e+10   # Total energy (pJ)
average_power                  =      1930.15   # Average power (mW)
average_bandwidth              =      10.7264   # Average bandwidth
