// Seed: 2567194597
module module_0 (
    input supply1 id_0,
    input tri1 id_1,
    output wor id_2
    , id_12,
    input wor id_3,
    input supply0 id_4,
    input tri id_5,
    input tri0 id_6,
    input uwire id_7,
    input wor id_8,
    output wor id_9,
    output tri1 id_10
);
  assign id_10 = id_3;
  assign id_2  = id_12;
  assign id_2  = 1;
  assign id_2  = 1;
endmodule
module module_1 (
    input wand id_0,
    input logic id_1,
    output logic id_2,
    output wor id_3,
    output supply0 id_4,
    input uwire id_5,
    input tri0 id_6,
    input supply1 id_7,
    input uwire id_8,
    input wand id_9
);
  assign id_4 = 1;
  module_0(
      id_7, id_6, id_4, id_9, id_5, id_6, id_7, id_5, id_8, id_3, id_4
  );
  assign id_3 = ((1));
  always @(1'b0) begin
    id_2 <= {1{1'b0}};
  end
  assign id_2 = id_1;
endmodule
