$date
  Wed Sep 14 14:55:58 2022
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module mux8way $end
$var reg 1 ! a $end
$var reg 1 " b $end
$var reg 1 # c $end
$var reg 1 $ d $end
$var reg 1 % e $end
$var reg 1 & f $end
$var reg 1 ' g $end
$var reg 1 ( h $end
$var reg 3 ) sel[2:0] $end
$var reg 1 * q $end
$upscope $end
$enddefinitions $end
#0
1!
0"
1#
0$
1%
0&
1'
0(
b000 )
1*
#1000000
#2000000
b001 )
0*
#3000000
#4000000
b010 )
1*
#5000000
#6000000
b011 )
0*
#7000000
#8000000
b100 )
1*
#9000000
#10000000
b101 )
0*
#11000000
#12000000
b110 )
1*
#13000000
#14000000
b111 )
0*
#15000000
#16000000
0!
1"
0#
1$
0%
1&
0'
1(
b000 )
#17000000
#18000000
b001 )
1*
#19000000
#20000000
b010 )
0*
#21000000
#22000000
b011 )
1*
#23000000
#24000000
b100 )
0*
#25000000
#26000000
b101 )
1*
#27000000
#28000000
b110 )
0*
#29000000
#30000000
b111 )
1*
#31000000
#32000000
