
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+4288 (git sha1 b2e97174, x86_64-conda_cos6-linux-gnu-gcc 1.24.0.133_b0863d8_dirty -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/home/runner/work/conda-eda/conda-eda/workdir/conda-env/conda-bld/yosys_1630451134687/work=/usr/local/src/conda/yosys-0.9_5586_gb2e97174 -fdebug-prefix-map=/home/esteban/miniconda3/envs/fpga=/usr/local/src/conda-prefix -fPIC -Os -fno-merge-constants)


-- Executing script file `tarjeta_luis.ys' --

1. Executing Verilog-2005 frontend: /home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/ram/ram.v
Parsing Verilog input from `/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/ram/ram.v' to AST representation.
Storing AST representation for module `$abstract\ram'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v
Parsing Verilog input from `/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v' to AST representation.
Storing AST representation for module `$abstract\led_control'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: /home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v
Parsing Verilog input from `/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v' to AST representation.
Warning: Literal has a width of 3 bit, but value requires 4 bit. (/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2310)
Warning: Encountered `translate_off' comment! Such legacy hot comments are supported by Yosys, but are not part of any formal language specification. Using a portable and standards-compliant construct such as `ifdef is recommended!
Storing AST representation for module `$abstract\lm32_cpu'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: /home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_instruction_unit.v
Parsing Verilog input from `/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_instruction_unit.v' to AST representation.
Storing AST representation for module `$abstract\lm32_instruction_unit'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: /home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v
Parsing Verilog input from `/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v' to AST representation.
Storing AST representation for module `$abstract\lm32_decoder'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: /home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v
Parsing Verilog input from `/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v' to AST representation.
Storing AST representation for module `$abstract\lm32_load_store_unit'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: /home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_adder.v
Parsing Verilog input from `/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_adder.v' to AST representation.
Storing AST representation for module `$abstract\lm32_adder'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: /home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_addsub.v
Parsing Verilog input from `/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_addsub.v' to AST representation.
Storing AST representation for module `$abstract\lm32_addsub'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: /home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_logic_op.v
Parsing Verilog input from `/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_logic_op.v' to AST representation.
Storing AST representation for module `$abstract\lm32_logic_op'.
Successfully finished Verilog frontend.

10. Executing Verilog-2005 frontend: /home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_shifter.v
Parsing Verilog input from `/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_shifter.v' to AST representation.
Storing AST representation for module `$abstract\lm32_shifter'.
Successfully finished Verilog frontend.

11. Executing Verilog-2005 frontend: /home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_multiplier.v
Parsing Verilog input from `/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_multiplier.v' to AST representation.
Storing AST representation for module `$abstract\lm32_multiplier'.
Successfully finished Verilog frontend.

12. Executing Verilog-2005 frontend: /home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_mc_arithmetic.v
Parsing Verilog input from `/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_mc_arithmetic.v' to AST representation.
Storing AST representation for module `$abstract\lm32_mc_arithmetic'.
Successfully finished Verilog frontend.

13. Executing Verilog-2005 frontend: /home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_interrupt.v
Parsing Verilog input from `/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_interrupt.v' to AST representation.
Storing AST representation for module `$abstract\lm32_interrupt'.
Successfully finished Verilog frontend.

14. Executing Verilog-2005 frontend: /home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v
Parsing Verilog input from `/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v' to AST representation.
Storing AST representation for module `$abstract\lm32_ram'.
Successfully finished Verilog frontend.

15. Executing Verilog-2005 frontend: /home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_dp_ram.v
Parsing Verilog input from `/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_dp_ram.v' to AST representation.
Storing AST representation for module `$abstract\lm32_dp_ram'.
Successfully finished Verilog frontend.

16. Executing Verilog-2005 frontend: /home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_icache.v
Parsing Verilog input from `/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_icache.v' to AST representation.
Storing AST representation for module `$abstract\lm32_icache'.
Successfully finished Verilog frontend.

17. Executing Verilog-2005 frontend: /home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_dcache.v
Parsing Verilog input from `/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_dcache.v' to AST representation.
Storing AST representation for module `$abstract\lm32_dcache'.
Successfully finished Verilog frontend.

18. Executing Verilog-2005 frontend: /home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_debug.v
Parsing Verilog input from `/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_debug.v' to AST representation.
Successfully finished Verilog frontend.

19. Executing Verilog-2005 frontend: /home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_itlb.v
Parsing Verilog input from `/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_itlb.v' to AST representation.
Successfully finished Verilog frontend.

20. Executing Verilog-2005 frontend: /home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_dtlb.v
Parsing Verilog input from `/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_dtlb.v' to AST representation.
Successfully finished Verilog frontend.

21. Executing Verilog-2005 frontend: /home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v
Parsing Verilog input from `/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v' to AST representation.
Storing AST representation for module `$abstract\tarjeta_luis'.
Successfully finished Verilog frontend.

22. Executing ATTRMAP pass (move or copy attributes).

23. Executing SYNTH_ECP5 pass.

23.1. Executing Verilog-2005 frontend: /home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v
Parsing Verilog input from `/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\$__ABC9_LUT5'.
Generating RTLIL representation for module `\$__ABC9_LUT6'.
Generating RTLIL representation for module `\$__ABC9_LUT7'.
Generating RTLIL representation for module `\L6MUX21'.
Generating RTLIL representation for module `\CCU2C'.
Generating RTLIL representation for module `\TRELLIS_RAM16X2'.
Generating RTLIL representation for module `\PFUMX'.
Generating RTLIL representation for module `\TRELLIS_DPR16X4'.
Generating RTLIL representation for module `\DPR16X4C'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\TRELLIS_FF'.
Generating RTLIL representation for module `\TRELLIS_IO'.
Generating RTLIL representation for module `\INV'.
Generating RTLIL representation for module `\TRELLIS_SLICE'.
Generating RTLIL representation for module `\DP16KD'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Successfully finished Verilog frontend.

23.2. Executing Verilog-2005 frontend: /home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v
Parsing Verilog input from `/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v' to AST representation.
Generating RTLIL representation for module `\MULT18X18D'.
Generating RTLIL representation for module `\ALU54B'.
Generating RTLIL representation for module `\EHXPLLL'.
Generating RTLIL representation for module `\DTR'.
Generating RTLIL representation for module `\OSCG'.
Generating RTLIL representation for module `\USRMCLK'.
Generating RTLIL representation for module `\JTAGG'.
Generating RTLIL representation for module `\DELAYF'.
Generating RTLIL representation for module `\DELAYG'.
Generating RTLIL representation for module `\IDDRX1F'.
Generating RTLIL representation for module `\IDDRX2F'.
Generating RTLIL representation for module `\IDDR71B'.
Generating RTLIL representation for module `\IDDRX2DQA'.
Generating RTLIL representation for module `\ODDRX1F'.
Generating RTLIL representation for module `\ODDRX2F'.
Generating RTLIL representation for module `\ODDR71B'.
Generating RTLIL representation for module `\OSHX2A'.
Generating RTLIL representation for module `\ODDRX2DQA'.
Generating RTLIL representation for module `\ODDRX2DQSB'.
Generating RTLIL representation for module `\TSHX2DQA'.
Generating RTLIL representation for module `\TSHX2DQSA'.
Generating RTLIL representation for module `\DQSBUFM'.
Generating RTLIL representation for module `\DDRDLLA'.
Generating RTLIL representation for module `\DLLDELD'.
Generating RTLIL representation for module `\CLKDIVF'.
Generating RTLIL representation for module `\ECLKSYNCB'.
Generating RTLIL representation for module `\ECLKBRIDGECS'.
Generating RTLIL representation for module `\DCCA'.
Generating RTLIL representation for module `\DCSC'.
Generating RTLIL representation for module `\DCUA'.
Generating RTLIL representation for module `\EXTREFB'.
Generating RTLIL representation for module `\PCSCLKDIV'.
Generating RTLIL representation for module `\PUR'.
Generating RTLIL representation for module `\GSR'.
Generating RTLIL representation for module `\SGSR'.
Generating RTLIL representation for module `\PDPW16KD'.
Successfully finished Verilog frontend.

23.3. Executing HIERARCHY pass (managing design hierarchy).

23.4. Executing AST frontend in derive mode using pre-parsed AST for module `\tarjeta_luis'.
Generating RTLIL representation for module `\tarjeta_luis'.

23.4.1. Analyzing design hierarchy..
Top module:  \tarjeta_luis
Parameter \eba_reset = 0

23.4.2. Executing AST frontend in derive mode using pre-parsed AST for module `\lm32_cpu'.
Parameter \eba_reset = 0
Generating RTLIL representation for module `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000'.
/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1060: Warning: Identifier `\load_q_m' is implicitly declared.
/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1061: Warning: Identifier `\store_q_m' is implicitly declared.
/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1219: Warning: Identifier `\eret_k_q_x' is implicitly declared.
/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1225: Warning: Identifier `\csr_write_enable_k_q_x' is implicitly declared.
/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2079: Warning: Identifier `\q_d' is implicitly declared.
/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2128: Warning: Identifier `\q_m' is implicitly declared.

23.4.3. Executing AST frontend in derive mode using pre-parsed AST for module `\led_control'.
Generating RTLIL representation for module `\led_control'.
Warning: reg '\o_data_r' is assigned in a continuous assignment at /home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:110.12-110.29.
Warning: reg '\o_data_g' is assigned in a continuous assignment at /home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:111.12-111.29.
Warning: reg '\o_data_b' is assigned in a continuous assignment at /home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:112.12-112.29.
Warning: reg '\o_data_r2' is assigned in a continuous assignment at /home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:114.12-114.31.
Warning: reg '\o_data_g2' is assigned in a continuous assignment at /home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:115.12-115.31.
Warning: reg '\o_data_b2' is assigned in a continuous assignment at /home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:116.12-116.31.
Warning: reg '\o_row_select' is assigned in a continuous assignment at /home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:119.12-119.41.
Warning: wire '\requireData' is assigned in a block at /home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:162.13-162.40.
Warning: wire '\led' is assigned in a block at /home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:163.13-163.24.
Warning: wire '\enable_ram' is assigned in a block at /home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:177.13-177.25.
Warning: wire '\enable_ram' is assigned in a block at /home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:232.13-232.26.
/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:177: Warning: Identifier `\enable_ram' is implicitly declared.

23.4.4. Analyzing design hierarchy..
Top module:  \tarjeta_luis
Used module:     $paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000
Used module:     \led_control
Parameter \IMAGEN = 88'0110100101101101011000010110011101100101011011100011001000101110011101000111100001110100

23.4.5. Executing AST frontend in derive mode using pre-parsed AST for module `\ram'.
Parameter \IMAGEN = 88'0110100101101101011000010110011101100101011011100011001000101110011101000111100001110100
Generating RTLIL representation for module `$paramod$4eb2db9a0258421815c1f20a4b7668e45f9bf197\ram'.
Parameter \IMAGEN = 88'0110100101101101011000010110011101100101011011100011000100101110011101000111100001110100

23.4.6. Executing AST frontend in derive mode using pre-parsed AST for module `\ram'.
Parameter \IMAGEN = 88'0110100101101101011000010110011101100101011011100011000100101110011101000111100001110100
Generating RTLIL representation for module `$paramod$5cee180d118c714dbfe151390777587e55a27d6a\ram'.

23.4.7. Executing AST frontend in derive mode using pre-parsed AST for module `\lm32_interrupt'.
Generating RTLIL representation for module `\lm32_interrupt'.
/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_interrupt.v:166: Warning: Identifier `\ie_csr_read_data' is implicitly declared.
/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_interrupt.v:175: Warning: Identifier `\ip_csr_read_data' is implicitly declared.
/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_interrupt.v:176: Warning: Identifier `\im_csr_read_data' is implicitly declared.

23.4.8. Executing AST frontend in derive mode using pre-parsed AST for module `\lm32_mc_arithmetic'.
Generating RTLIL representation for module `\lm32_mc_arithmetic'.

23.4.9. Executing AST frontend in derive mode using pre-parsed AST for module `\lm32_multiplier'.
Generating RTLIL representation for module `\lm32_multiplier'.

23.4.10. Executing AST frontend in derive mode using pre-parsed AST for module `\lm32_shifter'.
Generating RTLIL representation for module `\lm32_shifter'.

23.4.11. Executing AST frontend in derive mode using pre-parsed AST for module `\lm32_logic_op'.
Generating RTLIL representation for module `\lm32_logic_op'.

23.4.12. Executing AST frontend in derive mode using pre-parsed AST for module `\lm32_adder'.
Generating RTLIL representation for module `\lm32_adder'.
Parameter \associativity = 1
Parameter \sets = 256
Parameter \bytes_per_line = 16
Parameter \base_address = 0
Parameter \limit = 2147483647

23.4.13. Executing AST frontend in derive mode using pre-parsed AST for module `\lm32_load_store_unit'.
Parameter \associativity = 1
Parameter \sets = 256
Parameter \bytes_per_line = 16
Parameter \base_address = 0
Parameter \limit = 2147483647
Generating RTLIL representation for module `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit'.

23.4.14. Executing AST frontend in derive mode using pre-parsed AST for module `\lm32_decoder'.
Generating RTLIL representation for module `\lm32_decoder'.
/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:341: Warning: Identifier `\op_add' is implicitly declared.
/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:342: Warning: Identifier `\op_and' is implicitly declared.
/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:343: Warning: Identifier `\op_andhi' is implicitly declared.
/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:344: Warning: Identifier `\op_b' is implicitly declared.
/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:345: Warning: Identifier `\op_bi' is implicitly declared.
/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:346: Warning: Identifier `\op_be' is implicitly declared.
/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:347: Warning: Identifier `\op_bg' is implicitly declared.
/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:348: Warning: Identifier `\op_bge' is implicitly declared.
/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:349: Warning: Identifier `\op_bgeu' is implicitly declared.
/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:350: Warning: Identifier `\op_bgu' is implicitly declared.
/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:351: Warning: Identifier `\op_bne' is implicitly declared.
/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:352: Warning: Identifier `\op_call' is implicitly declared.
/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:353: Warning: Identifier `\op_calli' is implicitly declared.
/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:354: Warning: Identifier `\op_cmpe' is implicitly declared.
/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:355: Warning: Identifier `\op_cmpg' is implicitly declared.
/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:356: Warning: Identifier `\op_cmpge' is implicitly declared.
/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:357: Warning: Identifier `\op_cmpgeu' is implicitly declared.
/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:358: Warning: Identifier `\op_cmpgu' is implicitly declared.
/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:359: Warning: Identifier `\op_cmpne' is implicitly declared.
/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:361: Warning: Identifier `\op_divu' is implicitly declared.
/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:363: Warning: Identifier `\op_lb' is implicitly declared.
/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:364: Warning: Identifier `\op_lbu' is implicitly declared.
/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:365: Warning: Identifier `\op_lh' is implicitly declared.
/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:366: Warning: Identifier `\op_lhu' is implicitly declared.
/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:367: Warning: Identifier `\op_lw' is implicitly declared.
/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:369: Warning: Identifier `\op_modu' is implicitly declared.
/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:372: Warning: Identifier `\op_mul' is implicitly declared.
/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:374: Warning: Identifier `\op_nor' is implicitly declared.
/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:375: Warning: Identifier `\op_or' is implicitly declared.
/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:376: Warning: Identifier `\op_orhi' is implicitly declared.
/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:377: Warning: Identifier `\op_raise' is implicitly declared.
/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:378: Warning: Identifier `\op_rcsr' is implicitly declared.
/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:379: Warning: Identifier `\op_sb' is implicitly declared.
/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:381: Warning: Identifier `\op_sextb' is implicitly declared.
/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:382: Warning: Identifier `\op_sexth' is implicitly declared.
/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:384: Warning: Identifier `\op_sh' is implicitly declared.
/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:386: Warning: Identifier `\op_sl' is implicitly declared.
/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:388: Warning: Identifier `\op_sr' is implicitly declared.
/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:389: Warning: Identifier `\op_sru' is implicitly declared.
/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:390: Warning: Identifier `\op_sub' is implicitly declared.
/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:391: Warning: Identifier `\op_sw' is implicitly declared.
/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:392: Warning: Identifier `\op_user' is implicitly declared.
/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:393: Warning: Identifier `\op_wcsr' is implicitly declared.
/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:394: Warning: Identifier `\op_xnor' is implicitly declared.
/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:395: Warning: Identifier `\op_xor' is implicitly declared.
/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:398: Warning: Identifier `\arith' is implicitly declared.
/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:399: Warning: Identifier `\logical' is implicitly declared.
/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:400: Warning: Identifier `\cmp' is implicitly declared.
/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:403: Warning: Identifier `\bra' is implicitly declared.
/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:404: Warning: Identifier `\call' is implicitly declared.
/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:406: Warning: Identifier `\shift' is implicitly declared.
/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:416: Warning: Identifier `\sext' is implicitly declared.
/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:419: Warning: Identifier `\multiply' is implicitly declared.
Parameter \eba_reset = 0
Parameter \associativity = 1
Parameter \sets = 256
Parameter \bytes_per_line = 16
Parameter \base_address = 0
Parameter \limit = 2147483647

23.4.15. Executing AST frontend in derive mode using pre-parsed AST for module `\lm32_instruction_unit'.
Parameter \eba_reset = 0
Parameter \associativity = 1
Parameter \sets = 256
Parameter \bytes_per_line = 16
Parameter \base_address = 0
Parameter \limit = 2147483647
Generating RTLIL representation for module `$paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit'.
/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_instruction_unit.v:0: Warning: System task `$display' outside initial block is unsupported.

23.4.16. Analyzing design hierarchy..
Top module:  \tarjeta_luis
Used module:     $paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000
Used module:         \lm32_interrupt
Used module:         \lm32_mc_arithmetic
Used module:         \lm32_multiplier
Used module:         \lm32_shifter
Used module:         \lm32_logic_op
Used module:         \lm32_adder
Used module:         $paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit
Used module:         \lm32_decoder
Used module:         $paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit
Used module:     \led_control
Used module:         $paramod$4eb2db9a0258421815c1f20a4b7668e45f9bf197\ram
Used module:         $paramod$5cee180d118c714dbfe151390777587e55a27d6a\ram

23.4.17. Executing AST frontend in derive mode using pre-parsed AST for module `\lm32_addsub'.
Generating RTLIL representation for module `\lm32_addsub'.
Parameter \associativity = 1
Parameter \sets = 256
Parameter \bytes_per_line = 16
Parameter \base_address = 0
Parameter \limit = 2147483647

23.4.18. Executing AST frontend in derive mode using pre-parsed AST for module `\lm32_dcache'.
Parameter \associativity = 1
Parameter \sets = 256
Parameter \bytes_per_line = 16
Parameter \base_address = 0
Parameter \limit = 2147483647
Generating RTLIL representation for module `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_dcache'.
Parameter \associativity = 1
Parameter \sets = 256
Parameter \bytes_per_line = 16
Parameter \base_address = 0
Parameter \limit = 2147483647

23.4.19. Executing AST frontend in derive mode using pre-parsed AST for module `\lm32_icache'.
Parameter \associativity = 1
Parameter \sets = 256
Parameter \bytes_per_line = 16
Parameter \base_address = 0
Parameter \limit = 2147483647
Generating RTLIL representation for module `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_icache'.

23.4.20. Analyzing design hierarchy..
Top module:  \tarjeta_luis
Used module:     $paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000
Used module:         \lm32_interrupt
Used module:         \lm32_mc_arithmetic
Used module:         \lm32_multiplier
Used module:         \lm32_shifter
Used module:         \lm32_logic_op
Used module:         \lm32_adder
Used module:             \lm32_addsub
Used module:         $paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit
Used module:             $paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_dcache
Used module:         \lm32_decoder
Used module:         $paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit
Used module:             $paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_icache
Used module:     \led_control
Used module:         $paramod$4eb2db9a0258421815c1f20a4b7668e45f9bf197\ram
Used module:         $paramod$5cee180d118c714dbfe151390777587e55a27d6a\ram
Parameter \data_width = 21
Parameter \address_width = 8

23.4.21. Executing AST frontend in derive mode using pre-parsed AST for module `\lm32_ram'.
Parameter \data_width = 21
Parameter \address_width = 8
Generating RTLIL representation for module `$paramod$f3303d10e1799d3cbc8660e13c29e3dbe3a7e282\lm32_ram'.
Parameter \data_width = 32
Parameter \address_width = 10

23.4.22. Executing AST frontend in derive mode using pre-parsed AST for module `\lm32_ram'.
Parameter \data_width = 32
Parameter \address_width = 10
Generating RTLIL representation for module `$paramod$4010069ac6e9a3a66f147c50990e990d300ac9d1\lm32_ram'.
Parameter \data_width = 21
Parameter \address_width = 8
Found cached RTLIL representation for module `$paramod$f3303d10e1799d3cbc8660e13c29e3dbe3a7e282\lm32_ram'.
Parameter \data_width = 32
Parameter \address_width = 10
Found cached RTLIL representation for module `$paramod$4010069ac6e9a3a66f147c50990e990d300ac9d1\lm32_ram'.

23.4.23. Analyzing design hierarchy..
Top module:  \tarjeta_luis
Used module:     $paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000
Used module:         \lm32_interrupt
Used module:         \lm32_mc_arithmetic
Used module:         \lm32_multiplier
Used module:         \lm32_shifter
Used module:         \lm32_logic_op
Used module:         \lm32_adder
Used module:             \lm32_addsub
Used module:         $paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit
Used module:             $paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_dcache
Used module:                 $paramod$f3303d10e1799d3cbc8660e13c29e3dbe3a7e282\lm32_ram
Used module:                 $paramod$4010069ac6e9a3a66f147c50990e990d300ac9d1\lm32_ram
Used module:         \lm32_decoder
Used module:         $paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit
Used module:             $paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_icache
Used module:     \led_control
Used module:         $paramod$4eb2db9a0258421815c1f20a4b7668e45f9bf197\ram
Used module:         $paramod$5cee180d118c714dbfe151390777587e55a27d6a\ram

23.4.24. Analyzing design hierarchy..
Top module:  \tarjeta_luis
Used module:     $paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000
Used module:         \lm32_interrupt
Used module:         \lm32_mc_arithmetic
Used module:         \lm32_multiplier
Used module:         \lm32_shifter
Used module:         \lm32_logic_op
Used module:         \lm32_adder
Used module:             \lm32_addsub
Used module:         $paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit
Used module:             $paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_dcache
Used module:                 $paramod$f3303d10e1799d3cbc8660e13c29e3dbe3a7e282\lm32_ram
Used module:                 $paramod$4010069ac6e9a3a66f147c50990e990d300ac9d1\lm32_ram
Used module:         \lm32_decoder
Used module:         $paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit
Used module:             $paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_icache
Used module:     \led_control
Used module:         $paramod$4eb2db9a0258421815c1f20a4b7668e45f9bf197\ram
Used module:         $paramod$5cee180d118c714dbfe151390777587e55a27d6a\ram
Removing unused module `$abstract\tarjeta_luis'.
Removing unused module `$abstract\lm32_dcache'.
Removing unused module `$abstract\lm32_icache'.
Removing unused module `$abstract\lm32_dp_ram'.
Removing unused module `$abstract\lm32_ram'.
Removing unused module `$abstract\lm32_interrupt'.
Removing unused module `$abstract\lm32_mc_arithmetic'.
Removing unused module `$abstract\lm32_multiplier'.
Removing unused module `$abstract\lm32_shifter'.
Removing unused module `$abstract\lm32_logic_op'.
Removing unused module `$abstract\lm32_addsub'.
Removing unused module `$abstract\lm32_adder'.
Removing unused module `$abstract\lm32_load_store_unit'.
Removing unused module `$abstract\lm32_decoder'.
Removing unused module `$abstract\lm32_instruction_unit'.
Removing unused module `$abstract\lm32_cpu'.
Removing unused module `$abstract\led_control'.
Removing unused module `$abstract\ram'.
Removed 18 unused modules.

23.5. Executing PROC pass (convert processes to netlists).

23.5.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:0$833'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:0$832'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:0$831'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:0$830'.
Found and cleaned up 1 empty switch in `\TRELLIS_DPR16X4.$proc$/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:213$123'.
Removing empty process `$paramod$5cee180d118c714dbfe151390777587e55a27d6a\ram.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/ram/ram.v:0$1316'.
Removing empty process `$paramod$4eb2db9a0258421815c1f20a4b7668e45f9bf197\ram.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/ram/ram.v:0$1305'.
Cleaned up 1 empty switch.

23.5.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1853$612 in module tarjeta_luis.
Marked 1 switch rules as full_case in process $proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1832$602 in module tarjeta_luis.
Marked 4 switch rules as full_case in process $proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1795$574 in module tarjeta_luis.
Marked 4 switch rules as full_case in process $proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1772$548 in module tarjeta_luis.
Marked 8 switch rules as full_case in process $proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1321$495 in module tarjeta_luis.
Marked 1 switch rules as full_case in process $proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1299$492 in module tarjeta_luis.
Marked 1 switch rules as full_case in process $proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1288$491 in module tarjeta_luis.
Marked 1 switch rules as full_case in process $proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1277$490 in module tarjeta_luis.
Marked 1 switch rules as full_case in process $proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1266$489 in module tarjeta_luis.
Marked 1 switch rules as full_case in process $proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1255$488 in module tarjeta_luis.
Marked 1 switch rules as full_case in process $proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1244$487 in module tarjeta_luis.
Marked 1 switch rules as full_case in process $proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1233$486 in module tarjeta_luis.
Marked 1 switch rules as full_case in process $proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1222$485 in module tarjeta_luis.
Marked 1 switch rules as full_case in process $proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:851$351 in module tarjeta_luis.
Marked 1 switch rules as full_case in process $proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:820$340 in module tarjeta_luis.
Marked 1 switch rules as full_case in process $proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:790$329 in module tarjeta_luis.
Marked 1 switch rules as full_case in process $proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:693$305 in module tarjeta_luis.
Marked 1 switch rules as full_case in process $proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:651$302 in module tarjeta_luis.
Marked 1 switch rules as full_case in process $proc$/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:350$223 in module TRELLIS_FF.
Marked 1 switch rules as full_case in process $proc$/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:285$182 in module DPR16X4C.
Marked 1 switch rules as full_case in process $proc$/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:221$124 in module TRELLIS_DPR16X4.
Marked 1 switch rules as full_case in process $proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:119$1767 in module $paramod$4010069ac6e9a3a66f147c50990e990d300ac9d1\lm32_ram.
Marked 1 switch rules as full_case in process $proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:119$1754 in module $paramod$f3303d10e1799d3cbc8660e13c29e3dbe3a7e282\lm32_ram.
Marked 2 switch rules as full_case in process $proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_icache.v:486$1746 in module $paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_icache.
Marked 2 switch rules as full_case in process $proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_icache.v:400$1730 in module $paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_icache.
Marked 1 switch rules as full_case in process $proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_icache.v:391$1728 in module $paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_icache.
Marked 1 switch rules as full_case in process $proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_dcache.v:509$1704 in module $paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_dcache.
Marked 1 switch rules as full_case in process $proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_dcache.v:328$1687 in module $paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_dcache.
Marked 2 switch rules as full_case in process $proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_dcache.v:450$1677 in module $paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_dcache.
Marked 1 switch rules as full_case in process $proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_dcache.v:441$1675 in module $paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_dcache.
Marked 1 switch rules as full_case in process $proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_instruction_unit.v:934$1634 in module $paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.
Marked 2 switch rules as full_case in process $proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_instruction_unit.v:743$1621 in module $paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.
Marked 2 switch rules as full_case in process $proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_instruction_unit.v:686$1613 in module $paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.
Marked 1 switch rules as full_case in process $proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_instruction_unit.v:649$1607 in module $paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.
Marked 5 switch rules as full_case in process $proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_instruction_unit.v:539$1596 in module $paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.
Marked 7 switch rules as full_case in process $proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:429$1541 in module lm32_decoder.
Marked 1 switch rules as full_case in process $proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:859$1461 in module $paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.
Marked 1 switch rules as full_case in process $proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:817$1458 in module $paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.
Marked 5 switch rules as full_case in process $proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:683$1429 in module $paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.
Marked 1 switch rules as full_case in process $proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:632$1422 in module $paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.
Marked 1 switch rules as full_case in process $proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:518$1419 in module $paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.
Marked 1 switch rules as full_case in process $proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:507$1418 in module $paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.
Marked 1 switch rules as full_case in process $proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_adder.v:123$1400 in module lm32_adder.
Marked 1 switch rules as full_case in process $proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_shifter.v:138$1363 in module lm32_shifter.
Marked 1 switch rules as full_case in process $proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_multiplier.v:98$1348 in module lm32_multiplier.
Marked 3 switch rules as full_case in process $proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_mc_arithmetic.v:169$1331 in module lm32_mc_arithmetic.
Marked 3 switch rules as full_case in process $proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_interrupt.v:232$1321 in module lm32_interrupt.
Marked 1 switch rules as full_case in process $proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_interrupt.v:181$1320 in module lm32_interrupt.
Marked 1 switch rules as full_case in process $proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/ram/ram.v:19$1307 in module $paramod$5cee180d118c714dbfe151390777587e55a27d6a\ram.
Marked 1 switch rules as full_case in process $proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/ram/ram.v:19$1296 in module $paramod$4eb2db9a0258421815c1f20a4b7668e45f9bf197\ram.
Marked 6 switch rules as full_case in process $proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:173$1223 in module led_control.
Marked 1 switch rules as full_case in process $proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:156$1217 in module led_control.
Marked 1 switch rules as full_case in process $proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:3033$1204 in module $paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.
Marked 4 switch rules as full_case in process $proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1174 in module $paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.
Marked 9 switch rules as full_case in process $proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2628$1150 in module $paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.
Marked 2 switch rules as full_case in process $proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2590$1140 in module $paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.
Marked 1 switch rules as full_case in process $proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2555$1132 in module $paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.
Marked 1 switch rules as full_case in process $proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2544$1129 in module $paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.
Marked 1 switch rules as full_case in process $proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2509$1122 in module $paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.
Removed 1 dead cases from process $proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2290$1121 in module $paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.
Marked 1 switch rules as full_case in process $proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2290$1121 in module $paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.
Marked 4 switch rules as full_case in process $proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1892$991 in module $paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.
Removed 1 dead cases from process $proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1615$893 in module $paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.
Marked 1 switch rules as full_case in process $proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1615$893 in module $paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.
Marked 1 switch rules as full_case in process $proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1581$888 in module $paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.
Marked 3 switch rules as full_case in process $proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1551$879 in module $paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.
Marked 3 switch rules as full_case in process $proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1538$875 in module $paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.
Marked 1 switch rules as full_case in process $proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1519$855 in module $paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.
Removed a total of 2 dead cases.

23.5.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 31 redundant assignments.
Promoted 511 assignments to connections.

23.5.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:535$829'.
  Set init value: \regs1 = 1'0
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:534$828'.
  Set init value: \regs0 = 1'0
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:533$827'.
  Set init value: \array_muxed7 = 2'00
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:532$826'.
  Set init value: \array_muxed6 = 3'000
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:531$825'.
  Set init value: \array_muxed5 = 1'0
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:530$824'.
  Set init value: \array_muxed4 = 1'0
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:529$823'.
  Set init value: \array_muxed3 = 1'0
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:528$822'.
  Set init value: \array_muxed2 = 4'0000
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:527$821'.
  Set init value: \array_muxed1 = 0
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:526$820'.
  Set init value: \array_muxed0 = 30'000000000000000000000000000000
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:525$819'.
  Set init value: \basesoc_next_state = 1'0
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:524$818'.
  Set init value: \basesoc_state = 1'0
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:523$817'.
  Set init value: \rx_data_rs232phyrx_next_value_ce1 = 1'0
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:522$816'.
  Set init value: \rx_data_rs232phyrx_next_value1 = 8'00000000
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:521$815'.
  Set init value: \rx_count_rs232phyrx_next_value_ce0 = 1'0
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:520$814'.
  Set init value: \rx_count_rs232phyrx_next_value0 = 4'0000
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:519$813'.
  Set init value: \basesoc_rs232phyrx_next_state = 1'0
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:518$812'.
  Set init value: \basesoc_rs232phyrx_state = 1'0
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:517$811'.
  Set init value: \tx_data_rs232phytx_next_value_ce2 = 1'0
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:516$810'.
  Set init value: \tx_data_rs232phytx_next_value2 = 8'00000000
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:515$809'.
  Set init value: \serial_tx_rs232phytx_next_value_ce1 = 1'0
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:514$808'.
  Set init value: \serial_tx_rs232phytx_next_value1 = 1'0
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:513$807'.
  Set init value: \tx_count_rs232phytx_next_value_ce0 = 1'0
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:512$806'.
  Set init value: \tx_count_rs232phytx_next_value0 = 4'0000
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:511$805'.
  Set init value: \basesoc_rs232phytx_next_state = 1'0
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:510$804'.
  Set init value: \basesoc_rs232phytx_state = 1'0
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:503$803'.
  Set init value: \csr_bankarray_csrbank4_rxfull_we = 1'0
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:501$802'.
  Set init value: \csr_bankarray_csrbank4_rxfull_re = 1'0
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:499$801'.
  Set init value: \csr_bankarray_csrbank4_txempty_we = 1'0
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:497$800'.
  Set init value: \csr_bankarray_csrbank4_txempty_re = 1'0
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:495$799'.
  Set init value: \csr_bankarray_csrbank4_ev_enable0_we = 1'0
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:493$798'.
  Set init value: \csr_bankarray_csrbank4_ev_enable0_re = 1'0
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:491$797'.
  Set init value: \csr_bankarray_csrbank4_ev_pending_we = 1'0
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:489$796'.
  Set init value: \csr_bankarray_csrbank4_ev_pending_re = 1'0
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:487$795'.
  Set init value: \csr_bankarray_csrbank4_ev_status_we = 1'0
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:485$794'.
  Set init value: \csr_bankarray_csrbank4_ev_status_re = 1'0
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:483$793'.
  Set init value: \csr_bankarray_csrbank4_rxempty_we = 1'0
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:481$792'.
  Set init value: \csr_bankarray_csrbank4_rxempty_re = 1'0
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:479$791'.
  Set init value: \csr_bankarray_csrbank4_txfull_we = 1'0
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:477$790'.
  Set init value: \csr_bankarray_csrbank4_txfull_re = 1'0
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:476$789'.
  Set init value: \csr_bankarray_interface4_bank_bus_dat_r = 0
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:470$788'.
  Set init value: \csr_bankarray_csrbank3_ev_enable0_we = 1'0
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:468$787'.
  Set init value: \csr_bankarray_csrbank3_ev_enable0_re = 1'0
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:466$786'.
  Set init value: \csr_bankarray_csrbank3_ev_pending_we = 1'0
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:464$785'.
  Set init value: \csr_bankarray_csrbank3_ev_pending_re = 1'0
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:462$784'.
  Set init value: \csr_bankarray_csrbank3_ev_status_we = 1'0
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:460$783'.
  Set init value: \csr_bankarray_csrbank3_ev_status_re = 1'0
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:458$782'.
  Set init value: \csr_bankarray_csrbank3_value_we = 1'0
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:456$781'.
  Set init value: \csr_bankarray_csrbank3_value_re = 1'0
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:454$780'.
  Set init value: \csr_bankarray_csrbank3_update_value0_we = 1'0
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:452$779'.
  Set init value: \csr_bankarray_csrbank3_update_value0_re = 1'0
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:450$778'.
  Set init value: \csr_bankarray_csrbank3_en0_we = 1'0
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:448$777'.
  Set init value: \csr_bankarray_csrbank3_en0_re = 1'0
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:446$776'.
  Set init value: \csr_bankarray_csrbank3_reload0_we = 1'0
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:444$775'.
  Set init value: \csr_bankarray_csrbank3_reload0_re = 1'0
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:442$774'.
  Set init value: \csr_bankarray_csrbank3_load0_we = 1'0
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:440$773'.
  Set init value: \csr_bankarray_csrbank3_load0_re = 1'0
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:439$772'.
  Set init value: \csr_bankarray_interface3_bank_bus_dat_r = 0
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:433$771'.
  Set init value: \csr_bankarray_csrbank2_requireData_we = 1'0
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:431$770'.
  Set init value: \csr_bankarray_csrbank2_requireData_re = 1'0
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:429$769'.
  Set init value: \csr_bankarray_csrbank2_RamTime0_we = 1'0
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:427$768'.
  Set init value: \csr_bankarray_csrbank2_RamTime0_re = 1'0
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:425$767'.
  Set init value: \csr_bankarray_csrbank2_addrWrite0_we = 1'0
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:423$766'.
  Set init value: \csr_bankarray_csrbank2_addrWrite0_re = 1'0
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:421$765'.
  Set init value: \csr_bankarray_csrbank2_dataLine20_we = 1'0
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:419$764'.
  Set init value: \csr_bankarray_csrbank2_dataLine20_re = 1'0
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:417$763'.
  Set init value: \csr_bankarray_csrbank2_dataLine21_we = 1'0
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:415$762'.
  Set init value: \csr_bankarray_csrbank2_dataLine21_re = 1'0
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:413$761'.
  Set init value: \csr_bankarray_csrbank2_dataLine10_we = 1'0
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:411$760'.
  Set init value: \csr_bankarray_csrbank2_dataLine10_re = 1'0
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:409$759'.
  Set init value: \csr_bankarray_csrbank2_dataLine11_we = 1'0
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:407$758'.
  Set init value: \csr_bankarray_csrbank2_dataLine11_re = 1'0
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:405$757'.
  Set init value: \csr_bankarray_csrbank2_wr0_we = 1'0
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:403$756'.
  Set init value: \csr_bankarray_csrbank2_wr0_re = 1'0
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:401$755'.
  Set init value: \csr_bankarray_csrbank2_enable0_we = 1'0
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:399$754'.
  Set init value: \csr_bankarray_csrbank2_enable0_re = 1'0
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:398$753'.
  Set init value: \csr_bankarray_interface2_bank_bus_dat_r = 0
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:392$752'.
  Set init value: \csr_bankarray_csrbank1_out0_we = 1'0
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:390$751'.
  Set init value: \csr_bankarray_csrbank1_out0_re = 1'0
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:389$750'.
  Set init value: \csr_bankarray_interface1_bank_bus_dat_r = 0
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:385$749'.
  Set init value: \csr_bankarray_sel_r = 1'0
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:381$748'.
  Set init value: \csr_bankarray_sram_bus_dat_r = 0
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:375$747'.
  Set init value: \csr_bankarray_csrbank0_bus_errors_we = 1'0
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:373$746'.
  Set init value: \csr_bankarray_csrbank0_bus_errors_re = 1'0
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:371$745'.
  Set init value: \csr_bankarray_csrbank0_scratch0_we = 1'0
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:369$744'.
  Set init value: \csr_bankarray_csrbank0_scratch0_re = 1'0
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:367$743'.
  Set init value: \csr_bankarray_csrbank0_reset0_we = 1'0
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:365$742'.
  Set init value: \csr_bankarray_csrbank0_reset0_re = 1'0
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:364$741'.
  Set init value: \csr_bankarray_interface0_bank_bus_dat_r = 0
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:360$740'.
  Set init value: \count = 20'11110100001001000000
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:357$739'.
  Set init value: \error = 1'0
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:356$738'.
  Set init value: \slave_sel_r = 4'0000
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:355$737'.
  Set init value: \slave_sel = 4'0000
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:354$736'.
  Set init value: \grant = 1'0
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:348$735'.
  Set init value: \shared_ack = 1'0
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:344$734'.
  Set init value: \shared_dat_r = 0
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:337$732'.
  Set init value: \basesoc_wishbone_ack = 1'0
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:333$731'.
  Set init value: \basesoc_wishbone_dat_r = 0
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:329$730'.
  Set init value: \basesoc_dat_w = 0
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:328$729'.
  Set init value: \basesoc_we = 1'0
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:327$728'.
  Set init value: \basesoc_adr = 14'00000000000000
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:326$727'.
  Set init value: \requireData_re = 1'0
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:323$726'.
  Set init value: \RamTime_re = 1'0
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:322$725'.
  Set init value: \RamTime_storage = 30'000000000000000000000000000000
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:321$724'.
  Set init value: \addrWrite_re = 1'0
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:320$723'.
  Set init value: \addrWrite_storage = 12'000000000000
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:319$722'.
  Set init value: \dataLine2_re = 1'0
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:318$721'.
  Set init value: \dataLine2_storage = 36'000000000000000000000000000000000000
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:317$720'.
  Set init value: \dataLine1_re = 1'0
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:316$719'.
  Set init value: \dataLine1_storage = 36'000000000000000000000000000000000000
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:315$718'.
  Set init value: \wr_re = 1'0
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:314$717'.
  Set init value: \wr_storage = 1'0
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:313$716'.
  Set init value: \enable_re = 1'0
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:312$715'.
  Set init value: \enable_storage = 1'0
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:311$714'.
  Set init value: \re = 1'0
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:310$713'.
  Set init value: \storage = 1'0
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:309$712'.
  Set init value: \int_rst = 1'1
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:305$711'.
  Set init value: \timer_value = 0
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:304$710'.
  Set init value: \timer_enable_re = 1'0
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:303$709'.
  Set init value: \timer_enable_storage = 1'0
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:301$708'.
  Set init value: \timer_pending_r = 1'0
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:300$707'.
  Set init value: \timer_pending_re = 1'0
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:296$706'.
  Set init value: \timer_status_re = 1'0
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:292$705'.
  Set init value: \timer_zero_trigger_d = 1'0
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:291$704'.
  Set init value: \timer_zero_clear = 1'0
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:289$703'.
  Set init value: \timer_zero_pending = 1'0
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:286$702'.
  Set init value: \timer_value_re = 1'0
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:284$701'.
  Set init value: \timer_value_status = 0
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:283$700'.
  Set init value: \timer_update_value_re = 1'0
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:282$699'.
  Set init value: \timer_update_value_storage = 1'0
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:281$698'.
  Set init value: \timer_en_re = 1'0
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:280$697'.
  Set init value: \timer_en_storage = 1'0
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:279$696'.
  Set init value: \timer_reload_re = 1'0
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:278$695'.
  Set init value: \timer_reload_storage = 0
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:277$694'.
  Set init value: \timer_load_re = 1'0
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:276$693'.
  Set init value: \timer_load_storage = 0
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:261$692'.
  Set init value: \uart_rx_fifo_wrport_adr = 4'0000
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:260$691'.
  Set init value: \uart_rx_fifo_consume = 4'0000
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:259$690'.
  Set init value: \uart_rx_fifo_produce = 4'0000
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:257$688'.
  Set init value: \uart_rx_fifo_level0 = 5'00000
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:250$687'.
  Set init value: \uart_rx_fifo_readable = 1'0
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:224$686'.
  Set init value: \uart_tx_fifo_wrport_adr = 4'0000
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:223$685'.
  Set init value: \uart_tx_fifo_consume = 4'0000
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:222$684'.
  Set init value: \uart_tx_fifo_produce = 4'0000
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:220$682'.
  Set init value: \uart_tx_fifo_level0 = 5'00000
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:213$681'.
  Set init value: \uart_tx_fifo_readable = 1'0
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:191$678'.
  Set init value: \uart_rxfull_re = 1'0
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:188$677'.
  Set init value: \uart_txempty_re = 1'0
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:185$676'.
  Set init value: \uart_enable_re = 1'0
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:184$675'.
  Set init value: \uart_enable_storage = 2'00
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:181$674'.
  Set init value: \uart_pending_r = 2'00
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:180$673'.
  Set init value: \uart_pending_re = 1'0
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:178$672'.
  Set init value: \uart_pending_status = 2'00
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:175$671'.
  Set init value: \uart_status_re = 1'0
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:173$670'.
  Set init value: \uart_status_status = 2'00
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:170$669'.
  Set init value: \uart_rx_trigger_d = 1'0
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:169$668'.
  Set init value: \uart_rx_clear = 1'0
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:167$667'.
  Set init value: \uart_rx_pending = 1'0
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:165$666'.
  Set init value: \uart_tx_trigger_d = 1'0
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:164$665'.
  Set init value: \uart_tx_clear = 1'0
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:162$664'.
  Set init value: \uart_tx_pending = 1'0
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:159$663'.
  Set init value: \uart_rxempty_re = 1'0
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:156$662'.
  Set init value: \uart_txfull_re = 1'0
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:152$661'.
  Set init value: \uart_rxtx_we = 1'0
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:150$660'.
  Set init value: \uart_rxtx_re = 1'0
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:149$659'.
  Set init value: \rx_rx_d = 1'0
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:147$658'.
  Set init value: \rx_phase = 0
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:146$657'.
  Set init value: \rx_tick = 1'0
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:145$656'.
  Set init value: \rx_enable = 1'0
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:144$655'.
  Set init value: \rx_count = 4'0000
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:143$654'.
  Set init value: \rx_data = 8'00000000
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:142$653'.
  Set init value: \rx_source_payload_data = 8'00000000
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:138$650'.
  Set init value: \rx_source_valid = 1'0
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:137$649'.
  Set init value: \tx_phase = 0
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:136$648'.
  Set init value: \tx_tick = 1'0
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:135$647'.
  Set init value: \tx_enable = 1'0
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:134$646'.
  Set init value: \tx_count = 4'0000
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:133$645'.
  Set init value: \tx_data = 8'00000000
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:129$644'.
  Set init value: \tx_sink_ready = 1'0
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:126$643'.
  Set init value: \sram1_we = 4'0000
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:118$640'.
  Set init value: \interface1_ram_bus_ack = 1'0
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:110$639'.
  Set init value: \sram0_we = 4'0000
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:102$636'.
  Set init value: \interface0_ram_bus_ack = 1'0
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:88$633'.
  Set init value: \ram_bus_ack = 1'0
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:79$632'.
  Set init value: \lm32_interrupt = 0
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:55$631'.
  Set init value: \bus_errors = 0
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:53$630'.
  Set init value: \bus_errors_re = 1'0
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:50$629'.
  Set init value: \scratch_re = 1'0
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:49$628'.
  Set init value: \scratch_storage = 305419896
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:48$627'.
  Set init value: \reset_re = 1'0
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:47$626'.
  Set init value: \reset_storage = 2'00
Found init rule in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:45$625'.
  Set init value: \soc_rst = 1'0
Found init rule in `\TRELLIS_FF.$proc$/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$227'.
  Set init value: \Q = 1'0
Found init rule in `\led_control.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:107$1294'.
  Set init value: \cleanColumns = 1'1
Found init rule in `\led_control.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:104$1293'.
  Set init value: \dataPixelB4 = 4'0000
Found init rule in `\led_control.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:103$1292'.
  Set init value: \dataPixelG4 = 4'0000
Found init rule in `\led_control.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:102$1291'.
  Set init value: \dataPixelR4 = 4'0000
Found init rule in `\led_control.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:100$1290'.
  Set init value: \dataPixelB3 = 4'0000
Found init rule in `\led_control.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:99$1289'.
  Set init value: \dataPixelG3 = 4'0000
Found init rule in `\led_control.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:98$1288'.
  Set init value: \dataPixelR3 = 4'0000
Found init rule in `\led_control.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:96$1287'.
  Set init value: \dataPixelB2 = 4'0000
Found init rule in `\led_control.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:95$1286'.
  Set init value: \dataPixelG2 = 4'0000
Found init rule in `\led_control.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:94$1285'.
  Set init value: \dataPixelR2 = 4'0000
Found init rule in `\led_control.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:92$1284'.
  Set init value: \dataPixelB = 4'0000
Found init rule in `\led_control.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:91$1283'.
  Set init value: \dataPixelG = 4'0000
Found init rule in `\led_control.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:90$1282'.
  Set init value: \dataPixelR = 4'0000
Found init rule in `\led_control.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:89$1281'.
  Set init value: \pixels_to_shift = 36'000000000000000000000000000000000000
Found init rule in `\led_control.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:86$1280'.
  Set init value: \state = 3'000
Found init rule in `\led_control.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:84$1279'.
  Set init value: \counter = 4'0001
Found init rule in `\led_control.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:82$1278'.
  Set init value: \blue_register4 = 1'0
Found init rule in `\led_control.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:81$1277'.
  Set init value: \green_register4 = 1'0
Found init rule in `\led_control.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:80$1276'.
  Set init value: \red_register4 = 1'0
Found init rule in `\led_control.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:79$1275'.
  Set init value: \blue_register3 = 1'0
Found init rule in `\led_control.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:78$1274'.
  Set init value: \green_register3 = 1'0
Found init rule in `\led_control.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:77$1273'.
  Set init value: \red_register3 = 1'0
Found init rule in `\led_control.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:75$1272'.
  Set init value: \blue_register2 = 1'0
Found init rule in `\led_control.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:74$1271'.
  Set init value: \green_register2 = 1'0
Found init rule in `\led_control.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:73$1270'.
  Set init value: \red_register2 = 1'0
Found init rule in `\led_control.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:72$1269'.
  Set init value: \blue_register = 1'0
Found init rule in `\led_control.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:71$1268'.
  Set init value: \green_register = 1'0
Found init rule in `\led_control.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:70$1267'.
  Set init value: \red_register = 1'0
Found init rule in `\led_control.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:67$1266'.
  Set init value: \w_o_row_select = 5'00000
Found init rule in `\led_control.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:64$1265'.
  Set init value: \data_b2 = 2'00
Found init rule in `\led_control.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:63$1264'.
  Set init value: \data_g2 = 2'00
Found init rule in `\led_control.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:62$1263'.
  Set init value: \data_r2 = 2'00
Found init rule in `\led_control.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:60$1262'.
  Set init value: \data_b = 2'00
Found init rule in `\led_control.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:59$1261'.
  Set init value: \data_g = 2'00
Found init rule in `\led_control.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:58$1260'.
  Set init value: \data_r = 2'00

23.5.5. Executing PROC_ARST pass (detect async resets in processes).

23.5.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:535$829'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:534$828'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:533$827'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:532$826'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:531$825'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:530$824'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:529$823'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:528$822'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:527$821'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:526$820'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:525$819'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:524$818'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:523$817'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:522$816'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:521$815'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:520$814'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:519$813'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:518$812'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:517$811'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:516$810'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:515$809'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:514$808'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:513$807'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:512$806'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:511$805'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:510$804'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:503$803'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:501$802'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:499$801'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:497$800'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:495$799'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:493$798'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:491$797'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:489$796'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:487$795'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:485$794'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:483$793'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:481$792'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:479$791'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:477$790'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:476$789'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:470$788'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:468$787'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:466$786'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:464$785'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:462$784'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:460$783'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:458$782'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:456$781'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:454$780'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:452$779'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:450$778'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:448$777'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:446$776'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:444$775'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:442$774'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:440$773'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:439$772'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:433$771'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:431$770'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:429$769'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:427$768'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:425$767'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:423$766'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:421$765'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:419$764'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:417$763'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:415$762'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:413$761'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:411$760'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:409$759'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:407$758'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:405$757'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:403$756'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:401$755'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:399$754'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:398$753'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:392$752'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:390$751'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:389$750'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:385$749'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:381$748'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:375$747'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:373$746'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:371$745'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:369$744'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:367$743'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:365$742'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:364$741'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:360$740'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:357$739'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:356$738'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:355$737'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:354$736'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:348$735'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:344$734'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:341$733'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:337$732'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:333$731'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:329$730'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:328$729'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:327$728'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:326$727'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:323$726'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:322$725'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:321$724'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:320$723'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:319$722'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:318$721'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:317$720'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:316$719'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:315$718'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:314$717'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:313$716'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:312$715'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:311$714'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:310$713'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:309$712'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:305$711'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:304$710'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:303$709'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:301$708'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:300$707'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:296$706'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:292$705'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:291$704'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:289$703'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:286$702'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:284$701'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:283$700'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:282$699'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:281$698'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:280$697'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:279$696'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:278$695'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:277$694'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:276$693'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:261$692'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:260$691'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:259$690'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:258$689'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:257$688'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:250$687'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:224$686'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:223$685'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:222$684'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:221$683'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:220$682'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:213$681'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:205$680'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:204$679'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:191$678'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:188$677'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:185$676'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:184$675'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:181$674'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:180$673'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:178$672'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:175$671'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:173$670'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:170$669'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:169$668'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:167$667'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:165$666'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:164$665'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:162$664'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:159$663'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:156$662'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:152$661'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:150$660'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:149$659'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:147$658'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:146$657'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:145$656'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:144$655'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:143$654'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:142$653'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:141$652'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:140$651'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:138$650'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:137$649'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:136$648'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:135$647'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:134$646'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:133$645'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:129$644'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:126$643'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:123$642'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:122$641'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:118$640'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:110$639'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:107$638'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:106$637'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:102$636'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:93$635'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:92$634'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:88$633'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:79$632'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:55$631'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:53$630'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:50$629'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:49$628'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:48$627'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:47$626'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:45$625'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1858$620'.
     1/1: $0\storage_2_dat1[9:0]
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1853$612'.
     1/3: $1$memwr$\storage_2$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1855$237_EN[9:0]$618
     2/3: $1$memwr$\storage_2$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1855$237_DATA[9:0]$617
     3/3: $1$memwr$\storage_2$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1855$237_ADDR[3:0]$616
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1837$610'.
     1/1: $0\storage_1_dat1[9:0]
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1832$602'.
     1/3: $1$memwr$\storage_1$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1834$236_EN[9:0]$608
     2/3: $1$memwr$\storage_1$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1834$236_DATA[9:0]$607
     3/3: $1$memwr$\storage_1$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1834$236_ADDR[3:0]$606
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1818$600'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1795$574'.
     1/12: $1$memwr$\main_ram$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1803$235_EN[31:0]$598
     2/12: $1$memwr$\main_ram$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1803$235_DATA[31:0]$597
     3/12: $1$memwr$\main_ram$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1803$235_ADDR[11:0]$596
     4/12: $1$memwr$\main_ram$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1801$234_EN[31:0]$595
     5/12: $1$memwr$\main_ram$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1801$234_DATA[31:0]$594
     6/12: $1$memwr$\main_ram$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1801$234_ADDR[11:0]$593
     7/12: $1$memwr$\main_ram$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1799$233_EN[31:0]$592
     8/12: $1$memwr$\main_ram$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1799$233_DATA[31:0]$591
     9/12: $1$memwr$\main_ram$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1799$233_ADDR[11:0]$590
    10/12: $1$memwr$\main_ram$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1797$232_EN[31:0]$589
    11/12: $1$memwr$\main_ram$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1797$232_DATA[31:0]$588
    12/12: $1$memwr$\main_ram$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1797$232_ADDR[11:0]$587
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1772$548'.
     1/12: $1$memwr$\sram$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1780$231_EN[31:0]$572
     2/12: $1$memwr$\sram$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1780$231_DATA[31:0]$571
     3/12: $1$memwr$\sram$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1780$231_ADDR[10:0]$570
     4/12: $1$memwr$\sram$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1778$230_EN[31:0]$569
     5/12: $1$memwr$\sram$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1778$230_DATA[31:0]$568
     6/12: $1$memwr$\sram$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1778$230_ADDR[10:0]$567
     7/12: $1$memwr$\sram$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1776$229_EN[31:0]$566
     8/12: $1$memwr$\sram$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1776$229_DATA[31:0]$565
     9/12: $1$memwr$\sram$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1776$229_ADDR[10:0]$564
    10/12: $1$memwr$\sram$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1774$228_EN[31:0]$563
    11/12: $1$memwr$\sram$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1774$228_DATA[31:0]$562
    12/12: $1$memwr$\sram$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1774$228_ADDR[10:0]$561
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1757$546'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1321$495'.
     1/87: $0\dataLine2_storage[35:0] [35:32]
     2/87: $0\rx_phase[31:0]
     3/87: $0\tx_phase[31:0]
     4/87: $0\dataLine1_storage[35:0] [35:32]
     5/87: $0\rx_tick[0:0]
     6/87: $0\uart_rxfull_re[0:0]
     7/87: $0\uart_txempty_re[0:0]
     8/87: $0\uart_enable_re[0:0]
     9/87: $0\uart_pending_re[0:0]
    10/87: $0\uart_status_re[0:0]
    11/87: $0\uart_rxempty_re[0:0]
    12/87: $0\uart_txfull_re[0:0]
    13/87: $0\csr_bankarray_interface4_bank_bus_dat_r[31:0]
    14/87: $0\timer_enable_re[0:0]
    15/87: $0\timer_pending_re[0:0]
    16/87: $0\timer_status_re[0:0]
    17/87: $0\timer_value_re[0:0]
    18/87: $0\timer_update_value_re[0:0]
    19/87: $0\timer_en_re[0:0]
    20/87: $0\timer_reload_re[0:0]
    21/87: $0\timer_load_re[0:0]
    22/87: $0\csr_bankarray_interface3_bank_bus_dat_r[31:0]
    23/87: $0\requireData_re[0:0]
    24/87: $0\RamTime_re[0:0]
    25/87: $0\addrWrite_re[0:0]
    26/87: $0\dataLine2_re[0:0]
    27/87: $0\dataLine1_re[0:0]
    28/87: $0\wr_re[0:0]
    29/87: $0\enable_re[0:0]
    30/87: $0\csr_bankarray_interface2_bank_bus_dat_r[31:0]
    31/87: $0\re[0:0]
    32/87: $0\csr_bankarray_interface1_bank_bus_dat_r[31:0]
    33/87: $0\csr_bankarray_sel_r[0:0]
    34/87: $0\csr_bankarray_interface0_bank_bus_dat_r[31:0]
    35/87: $0\basesoc_state[0:0]
    36/87: $0\timer_zero_trigger_d[0:0]
    37/87: $0\uart_rx_trigger_d[0:0]
    38/87: $0\uart_tx_trigger_d[0:0]
    39/87: $0\basesoc_rs232phyrx_state[0:0]
    40/87: $0\tx_tick[0:0]
    41/87: $0\rx_rx_d[0:0]
    42/87: $0\basesoc_rs232phytx_state[0:0]
    43/87: $0\dataLine2_storage[35:0] [31:0]
    44/87: $0\interface1_ram_bus_ack[0:0]
    45/87: $0\interface0_ram_bus_ack[0:0]
    46/87: $0\ram_bus_ack[0:0]
    47/87: $0\bus_errors_re[0:0]
    48/87: $0\scratch_re[0:0]
    49/87: $0\reset_re[0:0]
    50/87: $0\slave_sel_r[3:0]
    51/87: $0\count[19:0]
    52/87: $0\grant[0:0]
    53/87: $0\RamTime_storage[29:0]
    54/87: $0\addrWrite_storage[11:0]
    55/87: $0\dataLine1_storage[35:0] [31:0]
    56/87: $0\timer_value[31:0]
    57/87: $0\wr_storage[0:0]
    58/87: $0\enable_storage[0:0]
    59/87: $0\storage[0:0]
    60/87: $0\timer_enable_storage[0:0]
    61/87: $0\timer_pending_r[0:0]
    62/87: $0\timer_zero_pending[0:0]
    63/87: $0\timer_value_status[31:0]
    64/87: $0\timer_update_value_storage[0:0]
    65/87: $0\timer_en_storage[0:0]
    66/87: $0\timer_reload_storage[31:0]
    67/87: $0\timer_load_storage[31:0]
    68/87: $0\uart_rx_fifo_consume[3:0]
    69/87: $0\uart_rx_fifo_produce[3:0]
    70/87: $0\uart_rx_fifo_level0[4:0]
    71/87: $0\uart_rx_fifo_readable[0:0]
    72/87: $0\uart_tx_fifo_consume[3:0]
    73/87: $0\uart_tx_fifo_produce[3:0]
    74/87: $0\uart_tx_fifo_level0[4:0]
    75/87: $0\uart_tx_fifo_readable[0:0]
    76/87: $0\uart_enable_storage[1:0]
    77/87: $0\uart_pending_r[1:0]
    78/87: $0\uart_rx_pending[0:0]
    79/87: $0\uart_tx_pending[0:0]
    80/87: $0\rx_count[3:0]
    81/87: $0\rx_data[7:0]
    82/87: $0\tx_count[3:0]
    83/87: $0\tx_data[7:0]
    84/87: $0\bus_errors[31:0]
    85/87: $0\scratch_storage[31:0]
    86/87: $0\reset_storage[1:0]
    87/87: $0\serial_tx[0:0]
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1317$493'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1299$492'.
     1/1: $0\array_muxed7[1:0]
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1288$491'.
     1/1: $0\array_muxed6[2:0]
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1277$490'.
     1/1: $0\array_muxed5[0:0]
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1266$489'.
     1/1: $0\array_muxed4[0:0]
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1255$488'.
     1/1: $0\array_muxed3[0:0]
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1244$487'.
     1/1: $0\array_muxed2[3:0]
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1233$486'.
     1/1: $0\array_muxed1[31:0]
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1222$485'.
     1/1: $0\array_muxed0[29:0]
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1185$479'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1178$478'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1166$474'.
     1/2: $0\csr_bankarray_csrbank4_rxfull_re[0:0]
     2/2: $0\csr_bankarray_csrbank4_rxfull_we[0:0]
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1157$470'.
     1/2: $0\csr_bankarray_csrbank4_txempty_we[0:0]
     2/2: $0\csr_bankarray_csrbank4_txempty_re[0:0]
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1148$466'.
     1/2: $0\csr_bankarray_csrbank4_ev_enable0_re[0:0]
     2/2: $0\csr_bankarray_csrbank4_ev_enable0_we[0:0]
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1139$462'.
     1/2: $0\csr_bankarray_csrbank4_ev_pending_re[0:0]
     2/2: $0\csr_bankarray_csrbank4_ev_pending_we[0:0]
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1130$458'.
     1/2: $0\csr_bankarray_csrbank4_ev_status_we[0:0]
     2/2: $0\csr_bankarray_csrbank4_ev_status_re[0:0]
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1121$454'.
     1/2: $0\csr_bankarray_csrbank4_rxempty_we[0:0]
     2/2: $0\csr_bankarray_csrbank4_rxempty_re[0:0]
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1112$450'.
     1/2: $0\csr_bankarray_csrbank4_txfull_re[0:0]
     2/2: $0\csr_bankarray_csrbank4_txfull_we[0:0]
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1103$446'.
     1/2: $0\uart_rxtx_we[0:0]
     2/2: $0\uart_rxtx_re[0:0]
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1079$441'.
     1/2: $0\csr_bankarray_csrbank3_ev_enable0_re[0:0]
     2/2: $0\csr_bankarray_csrbank3_ev_enable0_we[0:0]
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1070$437'.
     1/2: $0\csr_bankarray_csrbank3_ev_pending_we[0:0]
     2/2: $0\csr_bankarray_csrbank3_ev_pending_re[0:0]
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1061$433'.
     1/2: $0\csr_bankarray_csrbank3_ev_status_re[0:0]
     2/2: $0\csr_bankarray_csrbank3_ev_status_we[0:0]
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1052$429'.
     1/2: $0\csr_bankarray_csrbank3_value_re[0:0]
     2/2: $0\csr_bankarray_csrbank3_value_we[0:0]
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1043$425'.
     1/2: $0\csr_bankarray_csrbank3_update_value0_we[0:0]
     2/2: $0\csr_bankarray_csrbank3_update_value0_re[0:0]
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1034$421'.
     1/2: $0\csr_bankarray_csrbank3_en0_re[0:0]
     2/2: $0\csr_bankarray_csrbank3_en0_we[0:0]
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1025$417'.
     1/2: $0\csr_bankarray_csrbank3_reload0_re[0:0]
     2/2: $0\csr_bankarray_csrbank3_reload0_we[0:0]
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1016$413'.
     1/2: $0\csr_bankarray_csrbank3_load0_we[0:0]
     2/2: $0\csr_bankarray_csrbank3_load0_re[0:0]
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:996$408'.
     1/2: $0\csr_bankarray_csrbank2_requireData_we[0:0]
     2/2: $0\csr_bankarray_csrbank2_requireData_re[0:0]
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:987$404'.
     1/2: $0\csr_bankarray_csrbank2_RamTime0_re[0:0]
     2/2: $0\csr_bankarray_csrbank2_RamTime0_we[0:0]
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:978$400'.
     1/2: $0\csr_bankarray_csrbank2_addrWrite0_we[0:0]
     2/2: $0\csr_bankarray_csrbank2_addrWrite0_re[0:0]
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:969$396'.
     1/2: $0\csr_bankarray_csrbank2_dataLine20_we[0:0]
     2/2: $0\csr_bankarray_csrbank2_dataLine20_re[0:0]
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:960$392'.
     1/2: $0\csr_bankarray_csrbank2_dataLine21_re[0:0]
     2/2: $0\csr_bankarray_csrbank2_dataLine21_we[0:0]
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:951$388'.
     1/2: $0\csr_bankarray_csrbank2_dataLine10_we[0:0]
     2/2: $0\csr_bankarray_csrbank2_dataLine10_re[0:0]
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:942$384'.
     1/2: $0\csr_bankarray_csrbank2_dataLine11_re[0:0]
     2/2: $0\csr_bankarray_csrbank2_dataLine11_we[0:0]
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:933$380'.
     1/2: $0\csr_bankarray_csrbank2_wr0_re[0:0]
     2/2: $0\csr_bankarray_csrbank2_wr0_we[0:0]
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:924$376'.
     1/2: $0\csr_bankarray_csrbank2_enable0_we[0:0]
     2/2: $0\csr_bankarray_csrbank2_enable0_re[0:0]
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:913$371'.
     1/2: $0\csr_bankarray_csrbank1_out0_we[0:0]
     2/2: $0\csr_bankarray_csrbank1_out0_re[0:0]
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:904$369'.
     1/1: $0\csr_bankarray_sram_bus_dat_r[31:0]
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:895$364'.
     1/2: $0\csr_bankarray_csrbank0_bus_errors_re[0:0]
     2/2: $0\csr_bankarray_csrbank0_bus_errors_we[0:0]
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:886$360'.
     1/2: $0\csr_bankarray_csrbank0_scratch0_we[0:0]
     2/2: $0\csr_bankarray_csrbank0_scratch0_re[0:0]
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:877$356'.
     1/2: $0\csr_bankarray_csrbank0_reset0_re[0:0]
     2/2: $0\csr_bankarray_csrbank0_reset0_we[0:0]
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:851$351'.
     1/6: $0\basesoc_next_state[0:0]
     2/6: $0\basesoc_we[0:0]
     3/6: $0\basesoc_adr[13:0]
     4/6: $0\basesoc_wishbone_dat_r[31:0]
     5/6: $0\basesoc_dat_w[31:0]
     6/6: $0\basesoc_wishbone_ack[0:0]
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:839$348'.
     1/1: $0\timer_zero_clear[0:0]
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:820$340'.
     1/1: $0\uart_rx_fifo_wrport_adr[3:0]
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:790$329'.
     1/1: $0\uart_tx_fifo_wrport_adr[3:0]
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:767$320'.
     1/1: $0\uart_rx_clear[0:0]
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:759$318'.
     1/1: $0\uart_tx_clear[0:0]
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:693$305'.
     1/8: $0\basesoc_rs232phyrx_next_state[0:0]
     2/8: $0\rx_count_rs232phyrx_next_value_ce0[0:0]
     3/8: $0\rx_count_rs232phyrx_next_value0[3:0]
     4/8: $0\rx_source_payload_data[7:0]
     5/8: $0\rx_enable[0:0]
     6/8: $0\rx_source_valid[0:0]
     7/8: $0\rx_data_rs232phyrx_next_value_ce1[0:0]
     8/8: $0\rx_data_rs232phyrx_next_value1[7:0]
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:651$302'.
     1/9: $0\basesoc_rs232phytx_next_state[0:0]
     2/9: $0\tx_count_rs232phytx_next_value_ce0[0:0]
     3/9: $0\tx_count_rs232phytx_next_value0[3:0]
     4/9: $0\tx_sink_ready[0:0]
     5/9: $0\tx_enable[0:0]
     6/9: $0\tx_data_rs232phytx_next_value_ce2[0:0]
     7/9: $0\tx_data_rs232phytx_next_value2[7:0]
     8/9: $0\serial_tx_rs232phytx_next_value_ce1[0:0]
     9/9: $0\serial_tx_rs232phytx_next_value1[0:0]
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:641$289'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:631$276'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:618$275'.
     1/1: $0\soc_rst[0:0]
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:604$263'.
     1/3: $0\shared_dat_r[31:0]
     2/3: $0\shared_ack[0:0]
     3/3: $0\error[0:0]
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:563$248'.
Creating decoders for process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:543$239'.
Creating decoders for process `\TRELLIS_FF.$proc$/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$227'.
Creating decoders for process `\TRELLIS_FF.$proc$/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:350$223'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DPR16X4C.$proc$/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$205'.
Creating decoders for process `\DPR16X4C.$proc$/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:285$182'.
     1/3: $1$memwr$\ram$/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:287$181_EN[3:0]$188
     2/3: $1$memwr$\ram$/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:287$181_DATA[3:0]$187
     3/3: $1$memwr$\ram$/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:287$181_ADDR[3:0]$186
Creating decoders for process `\TRELLIS_DPR16X4.$proc$/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$148'.
Creating decoders for process `\TRELLIS_DPR16X4.$proc$/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:221$124'.
     1/3: $1$memwr$\mem$/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:223$122_EN[3:0]$130
     2/3: $1$memwr$\mem$/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:223$122_DATA[3:0]$129
     3/3: $1$memwr$\mem$/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:223$122_ADDR[3:0]$128
Creating decoders for process `\TRELLIS_DPR16X4.$proc$/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:213$123'.
Creating decoders for process `$paramod$4010069ac6e9a3a66f147c50990e990d300ac9d1\lm32_ram.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:124$1777'.
     1/1: $0\ra[9:0]
Creating decoders for process `$paramod$4010069ac6e9a3a66f147c50990e990d300ac9d1\lm32_ram.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:119$1767'.
     1/3: $1$memwr$\mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1765_EN[31:0]$1776
     2/3: $1$memwr$\mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1765_DATA[31:0]$1775
     3/3: $1$memwr$\mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1765_ADDR[9:0]$1774
Creating decoders for process `$paramod$f3303d10e1799d3cbc8660e13c29e3dbe3a7e282\lm32_ram.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:124$1764'.
     1/1: $0\ra[7:0]
Creating decoders for process `$paramod$f3303d10e1799d3cbc8660e13c29e3dbe3a7e282\lm32_ram.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:119$1754'.
     1/3: $1$memwr$\mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1752_EN[20:0]$1763
     2/3: $1$memwr$\mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1752_DATA[20:0]$1762
     3/3: $1$memwr$\mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1752_ADDR[7:0]$1761
Creating decoders for process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_icache.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_icache.v:486$1746'.
     1/1: $0\refill_offset[1:0]
Creating decoders for process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_icache.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_icache.v:400$1730'.
     1/4: $0\flush_set[7:0]
     2/4: $0\refill_address[29:0]
     3/4: $0\restart_request[0:0]
     4/4: $0\state[3:0]
Creating decoders for process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_icache.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_icache.v:391$1728'.
     1/1: $0\refilling[0:0]
Creating decoders for process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_dcache.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_dcache.v:509$1704'.
     1/1: $0\refill_offset[1:0]
Creating decoders for process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_dcache.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_dcache.v:328$1687'.
     1/4: $1\dmem_write_data[31:0] [31:24]
     2/4: $1\dmem_write_data[31:0] [23:16]
     3/4: $1\dmem_write_data[31:0] [15:8]
     4/4: $1\dmem_write_data[31:0] [7:0]
Creating decoders for process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_dcache.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_dcache.v:450$1677'.
     1/5: $0\flush_set[7:0]
     2/5: $0\refill_address[31:0]
     3/5: $0\refill_request[0:0]
     4/5: $0\restart_request[0:0]
     5/5: $0\state[2:0]
Creating decoders for process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_dcache.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_dcache.v:441$1675'.
     1/1: $0\refilling[0:0]
Creating decoders for process `$paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_instruction_unit.v:934$1634'.
     1/2: $0\instruction_d[31:0]
     2/2: $0\bus_error_d[0:0]
Creating decoders for process `$paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_instruction_unit.v:743$1621'.
     1/10: $0\i_adr_o[31:0] [31:4]
     2/10: $0\i_adr_o[31:0] [1:0]
     3/10: $0\i_adr_o[31:0] [3:2]
     4/10: $0\bus_error_f[0:0]
     5/10: $0\icache_refill_data[31:0]
     6/10: $0\i_lock_o[0:0]
     7/10: $0\i_cti_o[2:0]
     8/10: $0\i_stb_o[0:0]
     9/10: $0\i_cyc_o[0:0]
    10/10: $0\icache_refill_ready[0:0]
Creating decoders for process `$paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_instruction_unit.v:686$1613'.
     1/1: $0\restart_address[29:0]
Creating decoders for process `$paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_instruction_unit.v:649$1607'.
     1/5: $0\pc_w[29:0]
     2/5: $0\pc_m[29:0]
     3/5: $0\pc_x[29:0]
     4/5: $0\pc_d[29:0]
     5/5: $0\pc_f[29:0]
Creating decoders for process `$paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_instruction_unit.v:539$1596'.
     1/5: $5\pc_a[29:0]
     2/5: $4\pc_a[29:0]
     3/5: $3\pc_a[29:0]
     4/5: $2\pc_a[29:0]
     5/5: $1\pc_a[29:0]
Creating decoders for process `\lm32_decoder.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:429$1541'.
     1/17: $4\x_result_sel_logic[0:0]
     2/17: $4\x_result_sel_add[0:0]
     3/17: $3\x_result_sel_sext[0:0]
     4/17: $3\x_result_sel_add[0:0]
     5/17: $3\x_result_sel_logic[0:0]
     6/17: $2\x_result_sel_mc_arith[0:0]
     7/17: $2\x_result_sel_add[0:0]
     8/17: $2\x_result_sel_logic[0:0]
     9/17: $2\x_result_sel_sext[0:0]
    10/17: $1\x_result_sel_csr[0:0]
    11/17: $1\x_result_sel_add[0:0]
    12/17: $1\x_result_sel_logic[0:0]
    13/17: $1\x_result_sel_sext[0:0]
    14/17: $1\x_result_sel_mc_arith[0:0]
    15/17: $2\d_result_sel_1[1:0]
    16/17: $1\d_result_sel_1[1:0]
    17/17: $1\d_result_sel_0[0:0]
Creating decoders for process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:859$1461'.
     1/3: $0\sign_extend_w[0:0]
     2/3: $0\data_w[31:0]
     3/3: $0\size_w[1:0]
Creating decoders for process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:817$1458'.
     1/6: $0\wb_select_m[0:0]
     2/6: $0\dcache_select_m[0:0]
     3/6: $0\byte_enable_m[3:0]
     4/6: $0\store_data_m[31:0]
     5/6: $0\sign_extend_m[0:0]
     6/6: $0\size_m[1:0]
Creating decoders for process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:683$1429'.
     1/14: $0\d_adr_o[31:0] [31:4]
     2/14: $0\d_adr_o[31:0] [1:0]
     3/14: $0\d_adr_o[31:0] [3:2]
     4/14: $0\wb_load_complete[0:0]
     5/14: $0\wb_data_m[31:0]
     6/14: $0\d_lock_o[0:0]
     7/14: $0\d_cti_o[2:0]
     8/14: $0\d_we_o[0:0]
     9/14: $0\d_stb_o[0:0]
    10/14: $0\d_sel_o[3:0]
    11/14: $0\d_cyc_o[0:0]
    12/14: $0\dcache_refill_ready[0:0]
    13/14: $0\d_dat_o[31:0]
    14/14: $0\stall_wb_load[0:0]
Creating decoders for process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:632$1422'.
     1/1: $1\load_data_w[31:0]
Creating decoders for process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:518$1419'.
     1/1: $1\byte_enable_x[3:0]
Creating decoders for process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:507$1418'.
     1/1: $1\store_data_x[31:0]
Creating decoders for process `\lm32_adder.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_adder.v:123$1400'.
     1/1: $1\adder_overflow_x[0:0]
Creating decoders for process `\lm32_logic_op.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_logic_op.v:90$1367'.
Creating decoders for process `\lm32_shifter.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_shifter.v:138$1363'.
     1/2: $0\right_shift_result[31:0]
     2/2: $0\direction_m[0:0]
Creating decoders for process `\lm32_shifter.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_shifter.v:124$1360'.
Creating decoders for process `\lm32_shifter.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_shifter.v:108$1353'.
Creating decoders for process `\lm32_multiplier.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_multiplier.v:98$1348'.
     1/4: $0\result[31:0]
     2/4: $0\product[31:0]
     3/4: $0\muliplicand[31:0]
     4/4: $0\multiplier[31:0]
Creating decoders for process `\lm32_mc_arithmetic.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_mc_arithmetic.v:169$1331'.
     1/7: $0\divide_by_zero_x[0:0]
     2/7: $0\cycles[5:0]
     3/7: $0\b[31:0]
     4/7: $0\a[31:0]
     5/7: $0\p[31:0]
     6/7: $0\state[2:0]
     7/7: $0\result_x[31:0]
Creating decoders for process `\lm32_interrupt.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_interrupt.v:232$1321'.
     1/3: $0\im[31:0]
     2/3: $0\eie[0:0]
     3/3: $0\ie[0:0]
Creating decoders for process `\lm32_interrupt.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_interrupt.v:181$1320'.
     1/1: $1\csr_read_data[31:0]
Creating decoders for process `$paramod$5cee180d118c714dbfe151390777587e55a27d6a\ram.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/ram/ram.v:19$1307'.
     1/4: $1$memwr$\ext_mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/ram/ram.v:26$1306_EN[35:0]$1314
     2/4: $1$memwr$\ext_mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/ram/ram.v:26$1306_DATA[35:0]$1313
     3/4: $1$memwr$\ext_mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/ram/ram.v:26$1306_ADDR[11:0]$1312
     4/4: $0\o_valor[35:0]
Creating decoders for process `$paramod$4eb2db9a0258421815c1f20a4b7668e45f9bf197\ram.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/ram/ram.v:19$1296'.
     1/4: $1$memwr$\ext_mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/ram/ram.v:26$1295_EN[35:0]$1303
     2/4: $1$memwr$\ext_mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/ram/ram.v:26$1295_DATA[35:0]$1302
     3/4: $1$memwr$\ext_mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/ram/ram.v:26$1295_ADDR[11:0]$1301
     4/4: $0\o_valor[35:0]
Creating decoders for process `\led_control.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:107$1294'.
Creating decoders for process `\led_control.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:104$1293'.
Creating decoders for process `\led_control.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:103$1292'.
Creating decoders for process `\led_control.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:102$1291'.
Creating decoders for process `\led_control.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:100$1290'.
Creating decoders for process `\led_control.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:99$1289'.
Creating decoders for process `\led_control.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:98$1288'.
Creating decoders for process `\led_control.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:96$1287'.
Creating decoders for process `\led_control.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:95$1286'.
Creating decoders for process `\led_control.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:94$1285'.
Creating decoders for process `\led_control.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:92$1284'.
Creating decoders for process `\led_control.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:91$1283'.
Creating decoders for process `\led_control.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:90$1282'.
Creating decoders for process `\led_control.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:89$1281'.
Creating decoders for process `\led_control.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:86$1280'.
Creating decoders for process `\led_control.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:84$1279'.
Creating decoders for process `\led_control.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:82$1278'.
Creating decoders for process `\led_control.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:81$1277'.
Creating decoders for process `\led_control.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:80$1276'.
Creating decoders for process `\led_control.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:79$1275'.
Creating decoders for process `\led_control.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:78$1274'.
Creating decoders for process `\led_control.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:77$1273'.
Creating decoders for process `\led_control.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:75$1272'.
Creating decoders for process `\led_control.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:74$1271'.
Creating decoders for process `\led_control.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:73$1270'.
Creating decoders for process `\led_control.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:72$1269'.
Creating decoders for process `\led_control.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:71$1268'.
Creating decoders for process `\led_control.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:70$1267'.
Creating decoders for process `\led_control.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:67$1266'.
Creating decoders for process `\led_control.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:64$1265'.
Creating decoders for process `\led_control.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:63$1264'.
Creating decoders for process `\led_control.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:62$1263'.
Creating decoders for process `\led_control.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:60$1262'.
Creating decoders for process `\led_control.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:59$1261'.
Creating decoders for process `\led_control.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:58$1260'.
Creating decoders for process `\led_control.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:173$1223'.
     1/65: $2\cleanColumns[0:0]
     2/65: $3\blue_register4[0:0]
     3/65: $3\blue_register3[0:0]
     4/65: $3\green_register4[0:0]
     5/65: $3\green_register3[0:0]
     6/65: $3\red_register4[0:0]
     7/65: $3\red_register3[0:0]
     8/65: $3\blue_register2[0:0]
     9/65: $3\blue_register[0:0]
    10/65: $3\green_register2[0:0]
    11/65: $3\green_register[0:0]
    12/65: $3\red_register2[0:0]
    13/65: $3\red_register[0:0]
    14/65: $2\blue_register4[0:0]
    15/65: $2\green_register4[0:0]
    16/65: $2\red_register4[0:0]
    17/65: $2\blue_register3[0:0]
    18/65: $2\green_register3[0:0]
    19/65: $2\red_register3[0:0]
    20/65: $2\blue_register2[0:0]
    21/65: $2\green_register2[0:0]
    22/65: $2\red_register2[0:0]
    23/65: $2\blue_register[0:0]
    24/65: $2\green_register[0:0]
    25/65: $2\red_register[0:0]
    26/65: $1\blue_register4[0:0]
    27/65: $1\green_register4[0:0]
    28/65: $1\red_register4[0:0]
    29/65: $1\blue_register3[0:0]
    30/65: $1\green_register3[0:0]
    31/65: $1\red_register3[0:0]
    32/65: $1\blue_register2[0:0]
    33/65: $1\green_register2[0:0]
    34/65: $1\red_register2[0:0]
    35/65: $1\blue_register[0:0]
    36/65: $1\green_register[0:0]
    37/65: $1\red_register[0:0]
    38/65: $1\dataPixelB4[3:0]
    39/65: $1\dataPixelG4[3:0]
    40/65: $1\dataPixelR4[3:0]
    41/65: $1\dataPixelB3[3:0]
    42/65: $1\dataPixelG3[3:0]
    43/65: $1\dataPixelR3[3:0]
    44/65: $1\dataPixelB2[3:0]
    45/65: $1\dataPixelG2[3:0]
    46/65: $1\dataPixelR2[3:0]
    47/65: $1\dataPixelB[3:0]
    48/65: $1\dataPixelG[3:0]
    49/65: $1\dataPixelR[3:0]
    50/65: $1\addrRead[11:0]
    51/65: $1\enable_ram[0:0]
    52/65: $1\cleanColumns[0:0]
    53/65: $0\pixels_to_shift[35:0]
    54/65: $0\state[2:0]
    55/65: $0\counter[3:0]
    56/65: $0\w_o_row_select[4:0]
    57/65: $0\data_b2[1:0]
    58/65: $0\data_g2[1:0]
    59/65: $0\data_r2[1:0]
    60/65: $0\data_b[1:0]
    61/65: $0\data_g[1:0]
    62/65: $0\data_r[1:0]
    63/65: $0\o_data_latch[0:0]
    64/65: $0\o_data_clock[0:0]
    65/65: $0\o_data_blank[0:0]
Creating decoders for process `\led_control.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:156$1217'.
     1/5: $0\ramSelectCounter[29:0]
     2/5: $0\ram2Select[0:0]
     3/5: $0\ram1Select[0:0]
     4/5: $0\requireData[0:0]
     5/5: $0\led[0:0]
Creating decoders for process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:3033$1204'.
     1/3: $1$memwr$\registers$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:3037$834_EN[31:0]$1211
     2/3: $1$memwr$\registers$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:3037$834_DATA[31:0]$1210
     3/3: $1$memwr$\registers$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:3037$834_ADDR[4:0]$1209
Creating decoders for process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1174'.
     1/60: $0\exception_w[0:0]
     2/60: $0\write_enable_w[0:0]
     3/60: $0\write_idx_w[4:0]
     4/60: $0\w_result_sel_mul_w[0:0]
     5/60: $0\w_result_sel_load_w[0:0]
     6/60: $0\operand_w[31:0]
     7/60: $0\exception_m[0:0]
     8/60: $0\condition_met_m[0:0]
     9/60: $0\dflush_m[0:0]
    10/60: $0\direction_x[0:0]
    11/60: $0\logic_op_x[3:0]
    12/60: $0\adder_op_x_n[0:0]
    13/60: $0\adder_op_x[0:0]
    14/60: $0\operand_m[31:0]
    15/60: $0\store_operand_x[31:0]
    16/60: $0\operand_1_x[31:0]
    17/60: $0\operand_0_x[31:0]
    18/60: $0\memop_pc_w[29:0]
    19/60: $0\data_bus_error_exception_m[0:0]
    20/60: $0\bus_error_x[0:0]
    21/60: $0\csr_write_enable_x[0:0]
    22/60: $0\eret_m[0:0]
    23/60: $0\eret_x[0:0]
    24/60: $0\scall_x[0:0]
    25/60: $0\condition_x[2:0]
    26/60: $0\csr_x[2:0]
    27/60: $0\write_idx_m[4:0]
    28/60: $0\write_idx_x[4:0]
    29/60: $0\write_enable_m[0:0]
    30/60: $0\write_enable_x[0:0]
    31/60: $0\sign_extend_x[0:0]
    32/60: $0\m_bypass_enable_m[0:0]
    33/60: $0\m_bypass_enable_x[0:0]
    34/60: $0\x_bypass_enable_x[0:0]
    35/60: $0\w_result_sel_mul_m[0:0]
    36/60: $0\w_result_sel_mul_x[0:0]
    37/60: $0\w_result_sel_load_m[0:0]
    38/60: $0\w_result_sel_load_x[0:0]
    39/60: $0\m_result_sel_shift_m[0:0]
    40/60: $0\m_result_sel_shift_x[0:0]
    41/60: $0\m_result_sel_compare_m[0:0]
    42/60: $0\m_result_sel_compare_x[0:0]
    43/60: $0\x_result_sel_add_x[0:0]
    44/60: $0\x_result_sel_logic_x[0:0]
    45/60: $0\x_result_sel_sext_x[0:0]
    46/60: $0\x_result_sel_mc_arith_x[0:0]
    47/60: $0\x_result_sel_csr_x[0:0]
    48/60: $0\branch_target_m[29:0]
    49/60: $0\branch_target_x[29:0]
    50/60: $0\branch_predict_taken_m[0:0]
    51/60: $0\branch_predict_m[0:0]
    52/60: $0\branch_m[0:0]
    53/60: $0\branch_predict_taken_x[0:0]
    54/60: $0\branch_predict_x[0:0]
    55/60: $0\branch_x[0:0]
    56/60: $0\size_x[1:0]
    57/60: $0\store_m[0:0]
    58/60: $0\store_x[0:0]
    59/60: $0\load_m[0:0]
    60/60: $0\load_x[0:0]
Creating decoders for process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2628$1150'.
     1/5: $0\valid_w[0:0]
     2/5: $0\valid_m[0:0]
     3/5: $0\valid_x[0:0]
     4/5: $0\valid_d[0:0]
     5/5: $0\valid_f[0:0]
Creating decoders for process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2590$1140'.
     1/2: $2\valid_a[0:0]
     2/2: $1\valid_a[0:0]
Creating decoders for process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2555$1132'.
     1/1: $0\data_bus_error_seen[0:0]
Creating decoders for process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2544$1129'.
     1/1: $0\cc[31:0]
Creating decoders for process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2509$1122'.
     1/1: $0\eba[22:0]
Creating decoders for process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2290$1121'.
     1/1: $1\csr_read_data_x[31:0]
Creating decoders for process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1892$991'.
     1/4: $4\eid_x[3:0]
     2/4: $3\eid_x[3:0]
     3/4: $2\eid_x[3:0]
     4/4: $1\eid_x[3:0]
Creating decoders for process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1661$909'.
Creating decoders for process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1651$906'.
Creating decoders for process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1631$901'.
Creating decoders for process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1615$893'.
     1/1: $1\condition_met_x[0:0]
Creating decoders for process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1581$888'.
     1/1: $1\d_result_1[31:0]
Creating decoders for process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1551$879'.
     1/3: $3\bypass_data_1[31:0]
     2/3: $2\bypass_data_1[31:0]
     3/3: $1\bypass_data_1[31:0]
Creating decoders for process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1538$875'.
     1/3: $3\bypass_data_0[31:0]
     2/3: $2\bypass_data_0[31:0]
     3/3: $1\bypass_data_0[31:0]
Creating decoders for process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1519$855'.
     1/1: $1\interlock[0:0]

23.5.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\tarjeta_luis.\basesoc_wishbone_err' from process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:341$733'.
No latch inferred for signal `\tarjeta_luis.\uart_rx_fifo_replace' from process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:258$689'.
No latch inferred for signal `\tarjeta_luis.\uart_tx_fifo_replace' from process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:221$683'.
No latch inferred for signal `\tarjeta_luis.\uart_tx_fifo_sink_last' from process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:205$680'.
No latch inferred for signal `\tarjeta_luis.\uart_tx_fifo_sink_first' from process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:204$679'.
No latch inferred for signal `\tarjeta_luis.\rx_source_last' from process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:141$652'.
No latch inferred for signal `\tarjeta_luis.\rx_source_first' from process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:140$651'.
No latch inferred for signal `\tarjeta_luis.\sram1_adr_burst' from process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:123$642'.
No latch inferred for signal `\tarjeta_luis.\interface1_ram_bus_err' from process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:122$641'.
No latch inferred for signal `\tarjeta_luis.\sram0_adr_burst' from process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:107$638'.
No latch inferred for signal `\tarjeta_luis.\interface0_ram_bus_err' from process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:106$637'.
No latch inferred for signal `\tarjeta_luis.\adr_burst' from process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:93$635'.
No latch inferred for signal `\tarjeta_luis.\ram_bus_err' from process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:92$634'.
No latch inferred for signal `\tarjeta_luis.\array_muxed7' from process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1299$492'.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\array_muxed7 [0]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1299$492`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\array_muxed7 [1]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1299$492`.
No latch inferred for signal `\tarjeta_luis.\array_muxed6' from process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1288$491'.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\array_muxed6 [0]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1288$491`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\array_muxed6 [1]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1288$491`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\array_muxed6 [2]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1288$491`.
No latch inferred for signal `\tarjeta_luis.\array_muxed5' from process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1277$490'.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\array_muxed5` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1277$490`.
No latch inferred for signal `\tarjeta_luis.\array_muxed4' from process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1266$489'.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\array_muxed4` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1266$489`.
No latch inferred for signal `\tarjeta_luis.\array_muxed3' from process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1255$488'.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\array_muxed3` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1255$488`.
No latch inferred for signal `\tarjeta_luis.\array_muxed2' from process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1244$487'.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\array_muxed2 [0]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1244$487`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\array_muxed2 [1]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1244$487`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\array_muxed2 [2]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1244$487`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\array_muxed2 [3]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1244$487`.
No latch inferred for signal `\tarjeta_luis.\array_muxed1' from process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1233$486'.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\array_muxed1 [0]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1233$486`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\array_muxed1 [1]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1233$486`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\array_muxed1 [2]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1233$486`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\array_muxed1 [3]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1233$486`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\array_muxed1 [4]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1233$486`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\array_muxed1 [5]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1233$486`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\array_muxed1 [6]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1233$486`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\array_muxed1 [7]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1233$486`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\array_muxed1 [8]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1233$486`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\array_muxed1 [9]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1233$486`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\array_muxed1 [10]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1233$486`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\array_muxed1 [11]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1233$486`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\array_muxed1 [12]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1233$486`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\array_muxed1 [13]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1233$486`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\array_muxed1 [14]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1233$486`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\array_muxed1 [15]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1233$486`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\array_muxed1 [16]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1233$486`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\array_muxed1 [17]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1233$486`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\array_muxed1 [18]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1233$486`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\array_muxed1 [19]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1233$486`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\array_muxed1 [20]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1233$486`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\array_muxed1 [21]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1233$486`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\array_muxed1 [22]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1233$486`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\array_muxed1 [23]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1233$486`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\array_muxed1 [24]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1233$486`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\array_muxed1 [25]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1233$486`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\array_muxed1 [26]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1233$486`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\array_muxed1 [27]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1233$486`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\array_muxed1 [28]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1233$486`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\array_muxed1 [29]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1233$486`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\array_muxed1 [30]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1233$486`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\array_muxed1 [31]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1233$486`.
No latch inferred for signal `\tarjeta_luis.\array_muxed0' from process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1222$485'.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\array_muxed0 [0]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1222$485`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\array_muxed0 [1]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1222$485`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\array_muxed0 [2]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1222$485`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\array_muxed0 [3]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1222$485`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\array_muxed0 [4]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1222$485`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\array_muxed0 [5]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1222$485`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\array_muxed0 [6]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1222$485`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\array_muxed0 [7]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1222$485`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\array_muxed0 [8]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1222$485`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\array_muxed0 [9]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1222$485`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\array_muxed0 [10]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1222$485`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\array_muxed0 [11]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1222$485`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\array_muxed0 [12]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1222$485`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\array_muxed0 [13]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1222$485`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\array_muxed0 [14]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1222$485`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\array_muxed0 [15]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1222$485`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\array_muxed0 [16]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1222$485`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\array_muxed0 [17]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1222$485`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\array_muxed0 [18]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1222$485`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\array_muxed0 [19]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1222$485`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\array_muxed0 [20]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1222$485`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\array_muxed0 [21]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1222$485`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\array_muxed0 [22]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1222$485`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\array_muxed0 [23]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1222$485`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\array_muxed0 [24]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1222$485`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\array_muxed0 [25]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1222$485`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\array_muxed0 [26]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1222$485`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\array_muxed0 [27]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1222$485`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\array_muxed0 [28]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1222$485`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\array_muxed0 [29]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1222$485`.
No latch inferred for signal `\tarjeta_luis.\uart_pending_status' from process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1185$479'.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\uart_pending_status [0]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1185$479`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\uart_pending_status [1]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1185$479`.
No latch inferred for signal `\tarjeta_luis.\uart_status_status' from process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1178$478'.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\uart_status_status [0]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1178$478`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\uart_status_status [1]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1178$478`.
No latch inferred for signal `\tarjeta_luis.\csr_bankarray_csrbank4_rxfull_re' from process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1166$474'.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\csr_bankarray_csrbank4_rxfull_re` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1166$474`.
No latch inferred for signal `\tarjeta_luis.\csr_bankarray_csrbank4_rxfull_we' from process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1166$474'.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\csr_bankarray_csrbank4_rxfull_we` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1166$474`.
No latch inferred for signal `\tarjeta_luis.\csr_bankarray_csrbank4_txempty_re' from process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1157$470'.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\csr_bankarray_csrbank4_txempty_re` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1157$470`.
No latch inferred for signal `\tarjeta_luis.\csr_bankarray_csrbank4_txempty_we' from process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1157$470'.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\csr_bankarray_csrbank4_txempty_we` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1157$470`.
No latch inferred for signal `\tarjeta_luis.\csr_bankarray_csrbank4_ev_enable0_re' from process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1148$466'.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\csr_bankarray_csrbank4_ev_enable0_re` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1148$466`.
No latch inferred for signal `\tarjeta_luis.\csr_bankarray_csrbank4_ev_enable0_we' from process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1148$466'.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\csr_bankarray_csrbank4_ev_enable0_we` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1148$466`.
No latch inferred for signal `\tarjeta_luis.\csr_bankarray_csrbank4_ev_pending_re' from process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1139$462'.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\csr_bankarray_csrbank4_ev_pending_re` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1139$462`.
No latch inferred for signal `\tarjeta_luis.\csr_bankarray_csrbank4_ev_pending_we' from process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1139$462'.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\csr_bankarray_csrbank4_ev_pending_we` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1139$462`.
No latch inferred for signal `\tarjeta_luis.\csr_bankarray_csrbank4_ev_status_re' from process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1130$458'.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\csr_bankarray_csrbank4_ev_status_re` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1130$458`.
No latch inferred for signal `\tarjeta_luis.\csr_bankarray_csrbank4_ev_status_we' from process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1130$458'.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\csr_bankarray_csrbank4_ev_status_we` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1130$458`.
No latch inferred for signal `\tarjeta_luis.\csr_bankarray_csrbank4_rxempty_re' from process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1121$454'.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\csr_bankarray_csrbank4_rxempty_re` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1121$454`.
No latch inferred for signal `\tarjeta_luis.\csr_bankarray_csrbank4_rxempty_we' from process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1121$454'.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\csr_bankarray_csrbank4_rxempty_we` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1121$454`.
No latch inferred for signal `\tarjeta_luis.\csr_bankarray_csrbank4_txfull_re' from process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1112$450'.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\csr_bankarray_csrbank4_txfull_re` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1112$450`.
No latch inferred for signal `\tarjeta_luis.\csr_bankarray_csrbank4_txfull_we' from process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1112$450'.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\csr_bankarray_csrbank4_txfull_we` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1112$450`.
No latch inferred for signal `\tarjeta_luis.\uart_rxtx_re' from process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1103$446'.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\uart_rxtx_re` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1103$446`.
No latch inferred for signal `\tarjeta_luis.\uart_rxtx_we' from process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1103$446'.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\uart_rxtx_we` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1103$446`.
No latch inferred for signal `\tarjeta_luis.\csr_bankarray_csrbank3_ev_enable0_re' from process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1079$441'.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\csr_bankarray_csrbank3_ev_enable0_re` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1079$441`.
No latch inferred for signal `\tarjeta_luis.\csr_bankarray_csrbank3_ev_enable0_we' from process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1079$441'.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\csr_bankarray_csrbank3_ev_enable0_we` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1079$441`.
No latch inferred for signal `\tarjeta_luis.\csr_bankarray_csrbank3_ev_pending_re' from process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1070$437'.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\csr_bankarray_csrbank3_ev_pending_re` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1070$437`.
No latch inferred for signal `\tarjeta_luis.\csr_bankarray_csrbank3_ev_pending_we' from process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1070$437'.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\csr_bankarray_csrbank3_ev_pending_we` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1070$437`.
No latch inferred for signal `\tarjeta_luis.\csr_bankarray_csrbank3_ev_status_re' from process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1061$433'.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\csr_bankarray_csrbank3_ev_status_re` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1061$433`.
No latch inferred for signal `\tarjeta_luis.\csr_bankarray_csrbank3_ev_status_we' from process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1061$433'.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\csr_bankarray_csrbank3_ev_status_we` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1061$433`.
No latch inferred for signal `\tarjeta_luis.\csr_bankarray_csrbank3_value_re' from process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1052$429'.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\csr_bankarray_csrbank3_value_re` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1052$429`.
No latch inferred for signal `\tarjeta_luis.\csr_bankarray_csrbank3_value_we' from process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1052$429'.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\csr_bankarray_csrbank3_value_we` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1052$429`.
No latch inferred for signal `\tarjeta_luis.\csr_bankarray_csrbank3_update_value0_re' from process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1043$425'.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\csr_bankarray_csrbank3_update_value0_re` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1043$425`.
No latch inferred for signal `\tarjeta_luis.\csr_bankarray_csrbank3_update_value0_we' from process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1043$425'.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\csr_bankarray_csrbank3_update_value0_we` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1043$425`.
No latch inferred for signal `\tarjeta_luis.\csr_bankarray_csrbank3_en0_re' from process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1034$421'.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\csr_bankarray_csrbank3_en0_re` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1034$421`.
No latch inferred for signal `\tarjeta_luis.\csr_bankarray_csrbank3_en0_we' from process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1034$421'.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\csr_bankarray_csrbank3_en0_we` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1034$421`.
No latch inferred for signal `\tarjeta_luis.\csr_bankarray_csrbank3_reload0_re' from process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1025$417'.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\csr_bankarray_csrbank3_reload0_re` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1025$417`.
No latch inferred for signal `\tarjeta_luis.\csr_bankarray_csrbank3_reload0_we' from process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1025$417'.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\csr_bankarray_csrbank3_reload0_we` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1025$417`.
No latch inferred for signal `\tarjeta_luis.\csr_bankarray_csrbank3_load0_re' from process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1016$413'.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\csr_bankarray_csrbank3_load0_re` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1016$413`.
No latch inferred for signal `\tarjeta_luis.\csr_bankarray_csrbank3_load0_we' from process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1016$413'.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\csr_bankarray_csrbank3_load0_we` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1016$413`.
No latch inferred for signal `\tarjeta_luis.\csr_bankarray_csrbank2_requireData_re' from process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:996$408'.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\csr_bankarray_csrbank2_requireData_re` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:996$408`.
No latch inferred for signal `\tarjeta_luis.\csr_bankarray_csrbank2_requireData_we' from process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:996$408'.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\csr_bankarray_csrbank2_requireData_we` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:996$408`.
No latch inferred for signal `\tarjeta_luis.\csr_bankarray_csrbank2_RamTime0_re' from process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:987$404'.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\csr_bankarray_csrbank2_RamTime0_re` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:987$404`.
No latch inferred for signal `\tarjeta_luis.\csr_bankarray_csrbank2_RamTime0_we' from process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:987$404'.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\csr_bankarray_csrbank2_RamTime0_we` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:987$404`.
No latch inferred for signal `\tarjeta_luis.\csr_bankarray_csrbank2_addrWrite0_re' from process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:978$400'.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\csr_bankarray_csrbank2_addrWrite0_re` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:978$400`.
No latch inferred for signal `\tarjeta_luis.\csr_bankarray_csrbank2_addrWrite0_we' from process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:978$400'.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\csr_bankarray_csrbank2_addrWrite0_we` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:978$400`.
No latch inferred for signal `\tarjeta_luis.\csr_bankarray_csrbank2_dataLine20_re' from process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:969$396'.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\csr_bankarray_csrbank2_dataLine20_re` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:969$396`.
No latch inferred for signal `\tarjeta_luis.\csr_bankarray_csrbank2_dataLine20_we' from process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:969$396'.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\csr_bankarray_csrbank2_dataLine20_we` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:969$396`.
No latch inferred for signal `\tarjeta_luis.\csr_bankarray_csrbank2_dataLine21_re' from process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:960$392'.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\csr_bankarray_csrbank2_dataLine21_re` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:960$392`.
No latch inferred for signal `\tarjeta_luis.\csr_bankarray_csrbank2_dataLine21_we' from process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:960$392'.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\csr_bankarray_csrbank2_dataLine21_we` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:960$392`.
No latch inferred for signal `\tarjeta_luis.\csr_bankarray_csrbank2_dataLine10_re' from process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:951$388'.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\csr_bankarray_csrbank2_dataLine10_re` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:951$388`.
No latch inferred for signal `\tarjeta_luis.\csr_bankarray_csrbank2_dataLine10_we' from process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:951$388'.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\csr_bankarray_csrbank2_dataLine10_we` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:951$388`.
No latch inferred for signal `\tarjeta_luis.\csr_bankarray_csrbank2_dataLine11_re' from process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:942$384'.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\csr_bankarray_csrbank2_dataLine11_re` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:942$384`.
No latch inferred for signal `\tarjeta_luis.\csr_bankarray_csrbank2_dataLine11_we' from process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:942$384'.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\csr_bankarray_csrbank2_dataLine11_we` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:942$384`.
No latch inferred for signal `\tarjeta_luis.\csr_bankarray_csrbank2_wr0_re' from process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:933$380'.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\csr_bankarray_csrbank2_wr0_re` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:933$380`.
No latch inferred for signal `\tarjeta_luis.\csr_bankarray_csrbank2_wr0_we' from process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:933$380'.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\csr_bankarray_csrbank2_wr0_we` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:933$380`.
No latch inferred for signal `\tarjeta_luis.\csr_bankarray_csrbank2_enable0_re' from process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:924$376'.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\csr_bankarray_csrbank2_enable0_re` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:924$376`.
No latch inferred for signal `\tarjeta_luis.\csr_bankarray_csrbank2_enable0_we' from process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:924$376'.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\csr_bankarray_csrbank2_enable0_we` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:924$376`.
No latch inferred for signal `\tarjeta_luis.\csr_bankarray_csrbank1_out0_re' from process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:913$371'.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\csr_bankarray_csrbank1_out0_re` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:913$371`.
No latch inferred for signal `\tarjeta_luis.\csr_bankarray_csrbank1_out0_we' from process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:913$371'.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\csr_bankarray_csrbank1_out0_we` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:913$371`.
No latch inferred for signal `\tarjeta_luis.\csr_bankarray_sram_bus_dat_r' from process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:904$369'.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\csr_bankarray_sram_bus_dat_r [0]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:904$369`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\csr_bankarray_sram_bus_dat_r [1]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:904$369`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\csr_bankarray_sram_bus_dat_r [2]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:904$369`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\csr_bankarray_sram_bus_dat_r [3]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:904$369`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\csr_bankarray_sram_bus_dat_r [4]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:904$369`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\csr_bankarray_sram_bus_dat_r [5]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:904$369`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\csr_bankarray_sram_bus_dat_r [6]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:904$369`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\csr_bankarray_sram_bus_dat_r [7]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:904$369`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\csr_bankarray_sram_bus_dat_r [8]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:904$369`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\csr_bankarray_sram_bus_dat_r [9]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:904$369`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\csr_bankarray_sram_bus_dat_r [10]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:904$369`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\csr_bankarray_sram_bus_dat_r [11]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:904$369`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\csr_bankarray_sram_bus_dat_r [12]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:904$369`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\csr_bankarray_sram_bus_dat_r [13]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:904$369`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\csr_bankarray_sram_bus_dat_r [14]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:904$369`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\csr_bankarray_sram_bus_dat_r [15]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:904$369`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\csr_bankarray_sram_bus_dat_r [16]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:904$369`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\csr_bankarray_sram_bus_dat_r [17]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:904$369`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\csr_bankarray_sram_bus_dat_r [18]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:904$369`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\csr_bankarray_sram_bus_dat_r [19]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:904$369`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\csr_bankarray_sram_bus_dat_r [20]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:904$369`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\csr_bankarray_sram_bus_dat_r [21]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:904$369`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\csr_bankarray_sram_bus_dat_r [22]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:904$369`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\csr_bankarray_sram_bus_dat_r [23]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:904$369`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\csr_bankarray_sram_bus_dat_r [24]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:904$369`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\csr_bankarray_sram_bus_dat_r [25]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:904$369`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\csr_bankarray_sram_bus_dat_r [26]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:904$369`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\csr_bankarray_sram_bus_dat_r [27]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:904$369`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\csr_bankarray_sram_bus_dat_r [28]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:904$369`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\csr_bankarray_sram_bus_dat_r [29]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:904$369`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\csr_bankarray_sram_bus_dat_r [30]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:904$369`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\csr_bankarray_sram_bus_dat_r [31]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:904$369`.
No latch inferred for signal `\tarjeta_luis.\csr_bankarray_csrbank0_bus_errors_re' from process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:895$364'.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\csr_bankarray_csrbank0_bus_errors_re` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:895$364`.
No latch inferred for signal `\tarjeta_luis.\csr_bankarray_csrbank0_bus_errors_we' from process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:895$364'.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\csr_bankarray_csrbank0_bus_errors_we` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:895$364`.
No latch inferred for signal `\tarjeta_luis.\csr_bankarray_csrbank0_scratch0_re' from process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:886$360'.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\csr_bankarray_csrbank0_scratch0_re` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:886$360`.
No latch inferred for signal `\tarjeta_luis.\csr_bankarray_csrbank0_scratch0_we' from process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:886$360'.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\csr_bankarray_csrbank0_scratch0_we` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:886$360`.
No latch inferred for signal `\tarjeta_luis.\csr_bankarray_csrbank0_reset0_re' from process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:877$356'.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\csr_bankarray_csrbank0_reset0_re` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:877$356`.
No latch inferred for signal `\tarjeta_luis.\csr_bankarray_csrbank0_reset0_we' from process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:877$356'.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\csr_bankarray_csrbank0_reset0_we` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:877$356`.
No latch inferred for signal `\tarjeta_luis.\basesoc_adr' from process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:851$351'.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\basesoc_adr [0]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:851$351`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\basesoc_adr [1]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:851$351`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\basesoc_adr [2]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:851$351`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\basesoc_adr [3]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:851$351`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\basesoc_adr [4]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:851$351`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\basesoc_adr [5]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:851$351`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\basesoc_adr [6]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:851$351`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\basesoc_adr [7]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:851$351`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\basesoc_adr [8]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:851$351`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\basesoc_adr [9]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:851$351`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\basesoc_adr [10]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:851$351`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\basesoc_adr [11]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:851$351`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\basesoc_adr [12]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:851$351`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\basesoc_adr [13]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:851$351`.
No latch inferred for signal `\tarjeta_luis.\basesoc_we' from process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:851$351'.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\basesoc_we` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:851$351`.
No latch inferred for signal `\tarjeta_luis.\basesoc_dat_w' from process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:851$351'.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\basesoc_dat_w [0]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:851$351`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\basesoc_dat_w [1]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:851$351`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\basesoc_dat_w [2]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:851$351`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\basesoc_dat_w [3]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:851$351`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\basesoc_dat_w [4]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:851$351`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\basesoc_dat_w [5]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:851$351`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\basesoc_dat_w [6]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:851$351`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\basesoc_dat_w [7]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:851$351`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\basesoc_dat_w [8]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:851$351`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\basesoc_dat_w [9]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:851$351`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\basesoc_dat_w [10]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:851$351`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\basesoc_dat_w [11]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:851$351`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\basesoc_dat_w [12]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:851$351`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\basesoc_dat_w [13]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:851$351`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\basesoc_dat_w [14]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:851$351`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\basesoc_dat_w [15]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:851$351`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\basesoc_dat_w [16]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:851$351`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\basesoc_dat_w [17]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:851$351`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\basesoc_dat_w [18]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:851$351`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\basesoc_dat_w [19]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:851$351`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\basesoc_dat_w [20]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:851$351`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\basesoc_dat_w [21]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:851$351`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\basesoc_dat_w [22]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:851$351`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\basesoc_dat_w [23]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:851$351`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\basesoc_dat_w [24]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:851$351`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\basesoc_dat_w [25]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:851$351`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\basesoc_dat_w [26]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:851$351`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\basesoc_dat_w [27]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:851$351`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\basesoc_dat_w [28]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:851$351`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\basesoc_dat_w [29]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:851$351`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\basesoc_dat_w [30]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:851$351`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\basesoc_dat_w [31]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:851$351`.
No latch inferred for signal `\tarjeta_luis.\basesoc_wishbone_dat_r' from process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:851$351'.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\basesoc_wishbone_dat_r [0]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:851$351`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\basesoc_wishbone_dat_r [1]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:851$351`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\basesoc_wishbone_dat_r [2]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:851$351`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\basesoc_wishbone_dat_r [3]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:851$351`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\basesoc_wishbone_dat_r [4]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:851$351`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\basesoc_wishbone_dat_r [5]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:851$351`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\basesoc_wishbone_dat_r [6]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:851$351`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\basesoc_wishbone_dat_r [7]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:851$351`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\basesoc_wishbone_dat_r [8]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:851$351`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\basesoc_wishbone_dat_r [9]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:851$351`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\basesoc_wishbone_dat_r [10]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:851$351`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\basesoc_wishbone_dat_r [11]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:851$351`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\basesoc_wishbone_dat_r [12]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:851$351`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\basesoc_wishbone_dat_r [13]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:851$351`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\basesoc_wishbone_dat_r [14]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:851$351`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\basesoc_wishbone_dat_r [15]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:851$351`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\basesoc_wishbone_dat_r [16]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:851$351`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\basesoc_wishbone_dat_r [17]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:851$351`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\basesoc_wishbone_dat_r [18]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:851$351`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\basesoc_wishbone_dat_r [19]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:851$351`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\basesoc_wishbone_dat_r [20]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:851$351`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\basesoc_wishbone_dat_r [21]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:851$351`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\basesoc_wishbone_dat_r [22]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:851$351`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\basesoc_wishbone_dat_r [23]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:851$351`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\basesoc_wishbone_dat_r [24]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:851$351`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\basesoc_wishbone_dat_r [25]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:851$351`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\basesoc_wishbone_dat_r [26]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:851$351`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\basesoc_wishbone_dat_r [27]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:851$351`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\basesoc_wishbone_dat_r [28]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:851$351`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\basesoc_wishbone_dat_r [29]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:851$351`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\basesoc_wishbone_dat_r [30]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:851$351`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\basesoc_wishbone_dat_r [31]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:851$351`.
No latch inferred for signal `\tarjeta_luis.\basesoc_wishbone_ack' from process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:851$351'.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\basesoc_wishbone_ack` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:851$351`.
No latch inferred for signal `\tarjeta_luis.\basesoc_next_state' from process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:851$351'.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\basesoc_next_state` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:851$351`.
No latch inferred for signal `\tarjeta_luis.\timer_zero_clear' from process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:839$348'.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\timer_zero_clear` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:839$348`.
No latch inferred for signal `\tarjeta_luis.\uart_rx_fifo_wrport_adr' from process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:820$340'.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\uart_rx_fifo_wrport_adr [0]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:820$340`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\uart_rx_fifo_wrport_adr [1]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:820$340`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\uart_rx_fifo_wrport_adr [2]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:820$340`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\uart_rx_fifo_wrport_adr [3]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:820$340`.
No latch inferred for signal `\tarjeta_luis.\uart_tx_fifo_wrport_adr' from process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:790$329'.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\uart_tx_fifo_wrport_adr [0]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:790$329`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\uart_tx_fifo_wrport_adr [1]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:790$329`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\uart_tx_fifo_wrport_adr [2]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:790$329`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\uart_tx_fifo_wrport_adr [3]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:790$329`.
No latch inferred for signal `\tarjeta_luis.\uart_rx_clear' from process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:767$320'.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\uart_rx_clear` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:767$320`.
No latch inferred for signal `\tarjeta_luis.\uart_tx_clear' from process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:759$318'.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\uart_tx_clear` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:759$318`.
No latch inferred for signal `\tarjeta_luis.\rx_source_valid' from process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:693$305'.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\rx_source_valid` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:693$305`.
No latch inferred for signal `\tarjeta_luis.\rx_source_payload_data' from process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:693$305'.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\rx_source_payload_data [0]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:693$305`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\rx_source_payload_data [1]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:693$305`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\rx_source_payload_data [2]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:693$305`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\rx_source_payload_data [3]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:693$305`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\rx_source_payload_data [4]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:693$305`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\rx_source_payload_data [5]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:693$305`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\rx_source_payload_data [6]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:693$305`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\rx_source_payload_data [7]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:693$305`.
No latch inferred for signal `\tarjeta_luis.\rx_enable' from process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:693$305'.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\rx_enable` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:693$305`.
No latch inferred for signal `\tarjeta_luis.\basesoc_rs232phyrx_next_state' from process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:693$305'.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\basesoc_rs232phyrx_next_state` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:693$305`.
No latch inferred for signal `\tarjeta_luis.\rx_count_rs232phyrx_next_value0' from process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:693$305'.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\rx_count_rs232phyrx_next_value0 [0]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:693$305`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\rx_count_rs232phyrx_next_value0 [1]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:693$305`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\rx_count_rs232phyrx_next_value0 [2]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:693$305`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\rx_count_rs232phyrx_next_value0 [3]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:693$305`.
No latch inferred for signal `\tarjeta_luis.\rx_count_rs232phyrx_next_value_ce0' from process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:693$305'.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\rx_count_rs232phyrx_next_value_ce0` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:693$305`.
No latch inferred for signal `\tarjeta_luis.\rx_data_rs232phyrx_next_value1' from process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:693$305'.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\rx_data_rs232phyrx_next_value1 [0]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:693$305`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\rx_data_rs232phyrx_next_value1 [1]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:693$305`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\rx_data_rs232phyrx_next_value1 [2]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:693$305`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\rx_data_rs232phyrx_next_value1 [3]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:693$305`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\rx_data_rs232phyrx_next_value1 [4]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:693$305`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\rx_data_rs232phyrx_next_value1 [5]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:693$305`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\rx_data_rs232phyrx_next_value1 [6]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:693$305`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\rx_data_rs232phyrx_next_value1 [7]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:693$305`.
No latch inferred for signal `\tarjeta_luis.\rx_data_rs232phyrx_next_value_ce1' from process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:693$305'.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\rx_data_rs232phyrx_next_value_ce1` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:693$305`.
No latch inferred for signal `\tarjeta_luis.\tx_sink_ready' from process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:651$302'.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\tx_sink_ready` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:651$302`.
No latch inferred for signal `\tarjeta_luis.\tx_enable' from process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:651$302'.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\tx_enable` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:651$302`.
No latch inferred for signal `\tarjeta_luis.\basesoc_rs232phytx_next_state' from process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:651$302'.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\basesoc_rs232phytx_next_state` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:651$302`.
No latch inferred for signal `\tarjeta_luis.\tx_count_rs232phytx_next_value0' from process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:651$302'.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\tx_count_rs232phytx_next_value0 [0]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:651$302`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\tx_count_rs232phytx_next_value0 [1]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:651$302`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\tx_count_rs232phytx_next_value0 [2]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:651$302`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\tx_count_rs232phytx_next_value0 [3]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:651$302`.
No latch inferred for signal `\tarjeta_luis.\tx_count_rs232phytx_next_value_ce0' from process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:651$302'.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\tx_count_rs232phytx_next_value_ce0` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:651$302`.
No latch inferred for signal `\tarjeta_luis.\serial_tx_rs232phytx_next_value1' from process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:651$302'.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\serial_tx_rs232phytx_next_value1` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:651$302`.
No latch inferred for signal `\tarjeta_luis.\serial_tx_rs232phytx_next_value_ce1' from process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:651$302'.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\serial_tx_rs232phytx_next_value_ce1` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:651$302`.
No latch inferred for signal `\tarjeta_luis.\tx_data_rs232phytx_next_value2' from process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:651$302'.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\tx_data_rs232phytx_next_value2 [0]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:651$302`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\tx_data_rs232phytx_next_value2 [1]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:651$302`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\tx_data_rs232phytx_next_value2 [2]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:651$302`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\tx_data_rs232phytx_next_value2 [3]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:651$302`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\tx_data_rs232phytx_next_value2 [4]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:651$302`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\tx_data_rs232phytx_next_value2 [5]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:651$302`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\tx_data_rs232phytx_next_value2 [6]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:651$302`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\tx_data_rs232phytx_next_value2 [7]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:651$302`.
No latch inferred for signal `\tarjeta_luis.\tx_data_rs232phytx_next_value_ce2' from process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:651$302'.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\tx_data_rs232phytx_next_value_ce2` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:651$302`.
No latch inferred for signal `\tarjeta_luis.\sram1_we' from process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:641$289'.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\sram1_we [0]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:641$289`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\sram1_we [1]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:641$289`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\sram1_we [2]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:641$289`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\sram1_we [3]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:641$289`.
No latch inferred for signal `\tarjeta_luis.\sram0_we' from process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:631$276'.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\sram0_we [0]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:631$276`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\sram0_we [1]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:631$276`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\sram0_we [2]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:631$276`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\sram0_we [3]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:631$276`.
No latch inferred for signal `\tarjeta_luis.\soc_rst' from process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:618$275'.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\soc_rst` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:618$275`.
No latch inferred for signal `\tarjeta_luis.\shared_dat_r' from process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:604$263'.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\shared_dat_r [0]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:604$263`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\shared_dat_r [1]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:604$263`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\shared_dat_r [2]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:604$263`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\shared_dat_r [3]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:604$263`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\shared_dat_r [4]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:604$263`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\shared_dat_r [5]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:604$263`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\shared_dat_r [6]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:604$263`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\shared_dat_r [7]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:604$263`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\shared_dat_r [8]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:604$263`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\shared_dat_r [9]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:604$263`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\shared_dat_r [10]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:604$263`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\shared_dat_r [11]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:604$263`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\shared_dat_r [12]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:604$263`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\shared_dat_r [13]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:604$263`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\shared_dat_r [14]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:604$263`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\shared_dat_r [15]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:604$263`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\shared_dat_r [16]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:604$263`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\shared_dat_r [17]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:604$263`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\shared_dat_r [18]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:604$263`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\shared_dat_r [19]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:604$263`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\shared_dat_r [20]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:604$263`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\shared_dat_r [21]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:604$263`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\shared_dat_r [22]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:604$263`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\shared_dat_r [23]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:604$263`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\shared_dat_r [24]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:604$263`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\shared_dat_r [25]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:604$263`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\shared_dat_r [26]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:604$263`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\shared_dat_r [27]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:604$263`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\shared_dat_r [28]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:604$263`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\shared_dat_r [29]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:604$263`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\shared_dat_r [30]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:604$263`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\shared_dat_r [31]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:604$263`.
No latch inferred for signal `\tarjeta_luis.\shared_ack' from process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:604$263'.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\shared_ack` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:604$263`.
No latch inferred for signal `\tarjeta_luis.\error' from process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:604$263'.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\error` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:604$263`.
No latch inferred for signal `\tarjeta_luis.\slave_sel' from process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:563$248'.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\slave_sel [0]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:563$248`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\slave_sel [1]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:563$248`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\slave_sel [2]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:563$248`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\slave_sel [3]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:563$248`.
No latch inferred for signal `\tarjeta_luis.\lm32_interrupt' from process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:543$239'.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\lm32_interrupt [0]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:543$239`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\lm32_interrupt [1]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:543$239`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\lm32_interrupt [2]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:543$239`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\lm32_interrupt [3]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:543$239`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\lm32_interrupt [4]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:543$239`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\lm32_interrupt [5]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:543$239`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\lm32_interrupt [6]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:543$239`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\lm32_interrupt [7]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:543$239`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\lm32_interrupt [8]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:543$239`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\lm32_interrupt [9]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:543$239`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\lm32_interrupt [10]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:543$239`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\lm32_interrupt [11]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:543$239`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\lm32_interrupt [12]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:543$239`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\lm32_interrupt [13]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:543$239`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\lm32_interrupt [14]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:543$239`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\lm32_interrupt [15]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:543$239`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\lm32_interrupt [16]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:543$239`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\lm32_interrupt [17]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:543$239`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\lm32_interrupt [18]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:543$239`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\lm32_interrupt [19]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:543$239`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\lm32_interrupt [20]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:543$239`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\lm32_interrupt [21]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:543$239`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\lm32_interrupt [22]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:543$239`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\lm32_interrupt [23]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:543$239`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\lm32_interrupt [24]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:543$239`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\lm32_interrupt [25]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:543$239`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\lm32_interrupt [26]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:543$239`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\lm32_interrupt [27]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:543$239`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\lm32_interrupt [28]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:543$239`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\lm32_interrupt [29]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:543$239`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\lm32_interrupt [30]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:543$239`.
Removing init bit 1'0 for non-memory siginal `\tarjeta_luis.\lm32_interrupt [31]` in process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:543$239`.
No latch inferred for signal `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_dcache.\dmem_write_data' from process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_dcache.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_dcache.v:328$1687'.
No latch inferred for signal `$paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.\pc_a' from process `$paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_instruction_unit.v:539$1596'.
No latch inferred for signal `\lm32_decoder.\d_result_sel_0' from process `\lm32_decoder.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:429$1541'.
No latch inferred for signal `\lm32_decoder.\d_result_sel_1' from process `\lm32_decoder.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:429$1541'.
No latch inferred for signal `\lm32_decoder.\x_result_sel_csr' from process `\lm32_decoder.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:429$1541'.
No latch inferred for signal `\lm32_decoder.\x_result_sel_mc_arith' from process `\lm32_decoder.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:429$1541'.
No latch inferred for signal `\lm32_decoder.\x_result_sel_sext' from process `\lm32_decoder.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:429$1541'.
No latch inferred for signal `\lm32_decoder.\x_result_sel_logic' from process `\lm32_decoder.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:429$1541'.
No latch inferred for signal `\lm32_decoder.\x_result_sel_add' from process `\lm32_decoder.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:429$1541'.
No latch inferred for signal `\lm32_decoder.\m_result_sel_compare' from process `\lm32_decoder.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:429$1541'.
No latch inferred for signal `\lm32_decoder.\m_result_sel_shift' from process `\lm32_decoder.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:429$1541'.
No latch inferred for signal `\lm32_decoder.\w_result_sel_load' from process `\lm32_decoder.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:429$1541'.
No latch inferred for signal `\lm32_decoder.\w_result_sel_mul' from process `\lm32_decoder.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:429$1541'.
No latch inferred for signal `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.\load_data_w' from process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:632$1422'.
No latch inferred for signal `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.\byte_enable_x' from process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:518$1419'.
No latch inferred for signal `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.\store_data_x' from process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:507$1418'.
No latch inferred for signal `\lm32_adder.\adder_overflow_x' from process `\lm32_adder.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_adder.v:123$1400'.
No latch inferred for signal `\lm32_logic_op.\logic_result_x' from process `\lm32_logic_op.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_logic_op.v:90$1367'.
No latch inferred for signal `\lm32_logic_op.\logic_idx' from process `\lm32_logic_op.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_logic_op.v:90$1367'.
No latch inferred for signal `\lm32_shifter.\left_shift_result' from process `\lm32_shifter.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_shifter.v:124$1360'.
No latch inferred for signal `\lm32_shifter.\shift_idx_1' from process `\lm32_shifter.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_shifter.v:124$1360'.
No latch inferred for signal `\lm32_shifter.\left_shift_operand' from process `\lm32_shifter.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_shifter.v:108$1353'.
No latch inferred for signal `\lm32_shifter.\shift_idx_0' from process `\lm32_shifter.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_shifter.v:108$1353'.
No latch inferred for signal `\lm32_interrupt.\csr_read_data' from process `\lm32_interrupt.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_interrupt.v:181$1320'.
No latch inferred for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\valid_a' from process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2590$1140'.
No latch inferred for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\csr_read_data_x' from process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2290$1121'.
No latch inferred for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\eid_x' from process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1892$991'.
No latch inferred for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\w_result' from process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1661$909'.
No latch inferred for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\m_result' from process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1651$906'.
No latch inferred for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\x_result' from process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1631$901'.
No latch inferred for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\condition_met_x' from process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1615$893'.
No latch inferred for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\d_result_0' from process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1581$888'.
No latch inferred for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\d_result_1' from process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1581$888'.
No latch inferred for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\bypass_data_1' from process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1551$879'.
No latch inferred for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\bypass_data_0' from process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1538$875'.
No latch inferred for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\interlock' from process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1519$855'.

23.5.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\tarjeta_luis.\storage_2_dat1' using process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1858$620'.
  created $dff cell `$procdff$4615' with positive edge clock.
Creating register for signal `\tarjeta_luis.\storage_2_dat0' using process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1853$612'.
  created $dff cell `$procdff$4616' with positive edge clock.
Creating register for signal `\tarjeta_luis.$memwr$\storage_2$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1855$237_ADDR' using process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1853$612'.
  created $dff cell `$procdff$4617' with positive edge clock.
Creating register for signal `\tarjeta_luis.$memwr$\storage_2$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1855$237_DATA' using process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1853$612'.
  created $dff cell `$procdff$4618' with positive edge clock.
Creating register for signal `\tarjeta_luis.$memwr$\storage_2$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1855$237_EN' using process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1853$612'.
  created $dff cell `$procdff$4619' with positive edge clock.
Creating register for signal `\tarjeta_luis.\storage_1_dat1' using process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1837$610'.
  created $dff cell `$procdff$4620' with positive edge clock.
Creating register for signal `\tarjeta_luis.\storage_1_dat0' using process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1832$602'.
  created $dff cell `$procdff$4621' with positive edge clock.
Creating register for signal `\tarjeta_luis.$memwr$\storage_1$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1834$236_ADDR' using process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1832$602'.
  created $dff cell `$procdff$4622' with positive edge clock.
Creating register for signal `\tarjeta_luis.$memwr$\storage_1$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1834$236_DATA' using process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1832$602'.
  created $dff cell `$procdff$4623' with positive edge clock.
Creating register for signal `\tarjeta_luis.$memwr$\storage_1$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1834$236_EN' using process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1832$602'.
  created $dff cell `$procdff$4624' with positive edge clock.
Creating register for signal `\tarjeta_luis.\mem_adr0' using process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1818$600'.
  created $dff cell `$procdff$4625' with positive edge clock.
Creating register for signal `\tarjeta_luis.\main_ram_adr0' using process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1795$574'.
  created $dff cell `$procdff$4626' with positive edge clock.
Creating register for signal `\tarjeta_luis.$memwr$\main_ram$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1797$232_ADDR' using process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1795$574'.
  created $dff cell `$procdff$4627' with positive edge clock.
Creating register for signal `\tarjeta_luis.$memwr$\main_ram$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1797$232_DATA' using process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1795$574'.
  created $dff cell `$procdff$4628' with positive edge clock.
Creating register for signal `\tarjeta_luis.$memwr$\main_ram$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1797$232_EN' using process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1795$574'.
  created $dff cell `$procdff$4629' with positive edge clock.
Creating register for signal `\tarjeta_luis.$memwr$\main_ram$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1799$233_ADDR' using process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1795$574'.
  created $dff cell `$procdff$4630' with positive edge clock.
Creating register for signal `\tarjeta_luis.$memwr$\main_ram$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1799$233_DATA' using process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1795$574'.
  created $dff cell `$procdff$4631' with positive edge clock.
Creating register for signal `\tarjeta_luis.$memwr$\main_ram$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1799$233_EN' using process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1795$574'.
  created $dff cell `$procdff$4632' with positive edge clock.
Creating register for signal `\tarjeta_luis.$memwr$\main_ram$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1801$234_ADDR' using process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1795$574'.
  created $dff cell `$procdff$4633' with positive edge clock.
Creating register for signal `\tarjeta_luis.$memwr$\main_ram$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1801$234_DATA' using process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1795$574'.
  created $dff cell `$procdff$4634' with positive edge clock.
Creating register for signal `\tarjeta_luis.$memwr$\main_ram$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1801$234_EN' using process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1795$574'.
  created $dff cell `$procdff$4635' with positive edge clock.
Creating register for signal `\tarjeta_luis.$memwr$\main_ram$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1803$235_ADDR' using process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1795$574'.
  created $dff cell `$procdff$4636' with positive edge clock.
Creating register for signal `\tarjeta_luis.$memwr$\main_ram$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1803$235_DATA' using process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1795$574'.
  created $dff cell `$procdff$4637' with positive edge clock.
Creating register for signal `\tarjeta_luis.$memwr$\main_ram$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1803$235_EN' using process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1795$574'.
  created $dff cell `$procdff$4638' with positive edge clock.
Creating register for signal `\tarjeta_luis.\sram_adr0' using process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1772$548'.
  created $dff cell `$procdff$4639' with positive edge clock.
Creating register for signal `\tarjeta_luis.$memwr$\sram$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1774$228_ADDR' using process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1772$548'.
  created $dff cell `$procdff$4640' with positive edge clock.
Creating register for signal `\tarjeta_luis.$memwr$\sram$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1774$228_DATA' using process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1772$548'.
  created $dff cell `$procdff$4641' with positive edge clock.
Creating register for signal `\tarjeta_luis.$memwr$\sram$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1774$228_EN' using process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1772$548'.
  created $dff cell `$procdff$4642' with positive edge clock.
Creating register for signal `\tarjeta_luis.$memwr$\sram$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1776$229_ADDR' using process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1772$548'.
  created $dff cell `$procdff$4643' with positive edge clock.
Creating register for signal `\tarjeta_luis.$memwr$\sram$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1776$229_DATA' using process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1772$548'.
  created $dff cell `$procdff$4644' with positive edge clock.
Creating register for signal `\tarjeta_luis.$memwr$\sram$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1776$229_EN' using process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1772$548'.
  created $dff cell `$procdff$4645' with positive edge clock.
Creating register for signal `\tarjeta_luis.$memwr$\sram$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1778$230_ADDR' using process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1772$548'.
  created $dff cell `$procdff$4646' with positive edge clock.
Creating register for signal `\tarjeta_luis.$memwr$\sram$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1778$230_DATA' using process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1772$548'.
  created $dff cell `$procdff$4647' with positive edge clock.
Creating register for signal `\tarjeta_luis.$memwr$\sram$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1778$230_EN' using process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1772$548'.
  created $dff cell `$procdff$4648' with positive edge clock.
Creating register for signal `\tarjeta_luis.$memwr$\sram$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1780$231_ADDR' using process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1772$548'.
  created $dff cell `$procdff$4649' with positive edge clock.
Creating register for signal `\tarjeta_luis.$memwr$\sram$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1780$231_DATA' using process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1772$548'.
  created $dff cell `$procdff$4650' with positive edge clock.
Creating register for signal `\tarjeta_luis.$memwr$\sram$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1780$231_EN' using process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1772$548'.
  created $dff cell `$procdff$4651' with positive edge clock.
Creating register for signal `\tarjeta_luis.\rom_dat0' using process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1757$546'.
  created $dff cell `$procdff$4652' with positive edge clock.
Creating register for signal `\tarjeta_luis.\serial_tx' using process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1321$495'.
  created $dff cell `$procdff$4653' with positive edge clock.
Creating register for signal `\tarjeta_luis.\reset_storage' using process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1321$495'.
  created $dff cell `$procdff$4654' with positive edge clock.
Creating register for signal `\tarjeta_luis.\reset_re' using process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1321$495'.
  created $dff cell `$procdff$4655' with positive edge clock.
Creating register for signal `\tarjeta_luis.\scratch_storage' using process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1321$495'.
  created $dff cell `$procdff$4656' with positive edge clock.
Creating register for signal `\tarjeta_luis.\scratch_re' using process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1321$495'.
  created $dff cell `$procdff$4657' with positive edge clock.
Creating register for signal `\tarjeta_luis.\bus_errors_re' using process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1321$495'.
  created $dff cell `$procdff$4658' with positive edge clock.
Creating register for signal `\tarjeta_luis.\bus_errors' using process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1321$495'.
  created $dff cell `$procdff$4659' with positive edge clock.
Creating register for signal `\tarjeta_luis.\ram_bus_ack' using process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1321$495'.
  created $dff cell `$procdff$4660' with positive edge clock.
Creating register for signal `\tarjeta_luis.\interface0_ram_bus_ack' using process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1321$495'.
  created $dff cell `$procdff$4661' with positive edge clock.
Creating register for signal `\tarjeta_luis.\interface1_ram_bus_ack' using process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1321$495'.
  created $dff cell `$procdff$4662' with positive edge clock.
Creating register for signal `\tarjeta_luis.\tx_data' using process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1321$495'.
  created $dff cell `$procdff$4663' with positive edge clock.
Creating register for signal `\tarjeta_luis.\tx_count' using process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1321$495'.
  created $dff cell `$procdff$4664' with positive edge clock.
Creating register for signal `\tarjeta_luis.\tx_tick' using process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1321$495'.
  created $dff cell `$procdff$4665' with positive edge clock.
Creating register for signal `\tarjeta_luis.\tx_phase' using process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1321$495'.
  created $dff cell `$procdff$4666' with positive edge clock.
Creating register for signal `\tarjeta_luis.\rx_data' using process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1321$495'.
  created $dff cell `$procdff$4667' with positive edge clock.
Creating register for signal `\tarjeta_luis.\rx_count' using process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1321$495'.
  created $dff cell `$procdff$4668' with positive edge clock.
Creating register for signal `\tarjeta_luis.\rx_tick' using process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1321$495'.
  created $dff cell `$procdff$4669' with positive edge clock.
Creating register for signal `\tarjeta_luis.\rx_phase' using process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1321$495'.
  created $dff cell `$procdff$4670' with positive edge clock.
Creating register for signal `\tarjeta_luis.\rx_rx_d' using process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1321$495'.
  created $dff cell `$procdff$4671' with positive edge clock.
Creating register for signal `\tarjeta_luis.\uart_txfull_re' using process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1321$495'.
  created $dff cell `$procdff$4672' with positive edge clock.
Creating register for signal `\tarjeta_luis.\uart_rxempty_re' using process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1321$495'.
  created $dff cell `$procdff$4673' with positive edge clock.
Creating register for signal `\tarjeta_luis.\uart_tx_pending' using process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1321$495'.
  created $dff cell `$procdff$4674' with positive edge clock.
Creating register for signal `\tarjeta_luis.\uart_tx_trigger_d' using process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1321$495'.
  created $dff cell `$procdff$4675' with positive edge clock.
Creating register for signal `\tarjeta_luis.\uart_rx_pending' using process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1321$495'.
  created $dff cell `$procdff$4676' with positive edge clock.
Creating register for signal `\tarjeta_luis.\uart_rx_trigger_d' using process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1321$495'.
  created $dff cell `$procdff$4677' with positive edge clock.
Creating register for signal `\tarjeta_luis.\uart_status_re' using process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1321$495'.
  created $dff cell `$procdff$4678' with positive edge clock.
Creating register for signal `\tarjeta_luis.\uart_pending_re' using process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1321$495'.
  created $dff cell `$procdff$4679' with positive edge clock.
Creating register for signal `\tarjeta_luis.\uart_pending_r' using process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1321$495'.
  created $dff cell `$procdff$4680' with positive edge clock.
Creating register for signal `\tarjeta_luis.\uart_enable_storage' using process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1321$495'.
  created $dff cell `$procdff$4681' with positive edge clock.
Creating register for signal `\tarjeta_luis.\uart_enable_re' using process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1321$495'.
  created $dff cell `$procdff$4682' with positive edge clock.
Creating register for signal `\tarjeta_luis.\uart_txempty_re' using process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1321$495'.
  created $dff cell `$procdff$4683' with positive edge clock.
Creating register for signal `\tarjeta_luis.\uart_rxfull_re' using process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1321$495'.
  created $dff cell `$procdff$4684' with positive edge clock.
Creating register for signal `\tarjeta_luis.\uart_tx_fifo_readable' using process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1321$495'.
  created $dff cell `$procdff$4685' with positive edge clock.
Creating register for signal `\tarjeta_luis.\uart_tx_fifo_level0' using process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1321$495'.
  created $dff cell `$procdff$4686' with positive edge clock.
Creating register for signal `\tarjeta_luis.\uart_tx_fifo_produce' using process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1321$495'.
  created $dff cell `$procdff$4687' with positive edge clock.
Creating register for signal `\tarjeta_luis.\uart_tx_fifo_consume' using process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1321$495'.
  created $dff cell `$procdff$4688' with positive edge clock.
Creating register for signal `\tarjeta_luis.\uart_rx_fifo_readable' using process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1321$495'.
  created $dff cell `$procdff$4689' with positive edge clock.
Creating register for signal `\tarjeta_luis.\uart_rx_fifo_level0' using process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1321$495'.
  created $dff cell `$procdff$4690' with positive edge clock.
Creating register for signal `\tarjeta_luis.\uart_rx_fifo_produce' using process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1321$495'.
  created $dff cell `$procdff$4691' with positive edge clock.
Creating register for signal `\tarjeta_luis.\uart_rx_fifo_consume' using process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1321$495'.
  created $dff cell `$procdff$4692' with positive edge clock.
Creating register for signal `\tarjeta_luis.\timer_load_storage' using process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1321$495'.
  created $dff cell `$procdff$4693' with positive edge clock.
Creating register for signal `\tarjeta_luis.\timer_load_re' using process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1321$495'.
  created $dff cell `$procdff$4694' with positive edge clock.
Creating register for signal `\tarjeta_luis.\timer_reload_storage' using process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1321$495'.
  created $dff cell `$procdff$4695' with positive edge clock.
Creating register for signal `\tarjeta_luis.\timer_reload_re' using process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1321$495'.
  created $dff cell `$procdff$4696' with positive edge clock.
Creating register for signal `\tarjeta_luis.\timer_en_storage' using process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1321$495'.
  created $dff cell `$procdff$4697' with positive edge clock.
Creating register for signal `\tarjeta_luis.\timer_en_re' using process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1321$495'.
  created $dff cell `$procdff$4698' with positive edge clock.
Creating register for signal `\tarjeta_luis.\timer_update_value_storage' using process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1321$495'.
  created $dff cell `$procdff$4699' with positive edge clock.
Creating register for signal `\tarjeta_luis.\timer_update_value_re' using process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1321$495'.
  created $dff cell `$procdff$4700' with positive edge clock.
Creating register for signal `\tarjeta_luis.\timer_value_status' using process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1321$495'.
  created $dff cell `$procdff$4701' with positive edge clock.
Creating register for signal `\tarjeta_luis.\timer_value_re' using process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1321$495'.
  created $dff cell `$procdff$4702' with positive edge clock.
Creating register for signal `\tarjeta_luis.\timer_zero_pending' using process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1321$495'.
  created $dff cell `$procdff$4703' with positive edge clock.
Creating register for signal `\tarjeta_luis.\timer_zero_trigger_d' using process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1321$495'.
  created $dff cell `$procdff$4704' with positive edge clock.
Creating register for signal `\tarjeta_luis.\timer_status_re' using process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1321$495'.
  created $dff cell `$procdff$4705' with positive edge clock.
Creating register for signal `\tarjeta_luis.\timer_pending_re' using process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1321$495'.
  created $dff cell `$procdff$4706' with positive edge clock.
Creating register for signal `\tarjeta_luis.\timer_pending_r' using process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1321$495'.
  created $dff cell `$procdff$4707' with positive edge clock.
Creating register for signal `\tarjeta_luis.\timer_enable_storage' using process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1321$495'.
  created $dff cell `$procdff$4708' with positive edge clock.
Creating register for signal `\tarjeta_luis.\timer_enable_re' using process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1321$495'.
  created $dff cell `$procdff$4709' with positive edge clock.
Creating register for signal `\tarjeta_luis.\timer_value' using process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1321$495'.
  created $dff cell `$procdff$4710' with positive edge clock.
Creating register for signal `\tarjeta_luis.\storage' using process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1321$495'.
  created $dff cell `$procdff$4711' with positive edge clock.
Creating register for signal `\tarjeta_luis.\re' using process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1321$495'.
  created $dff cell `$procdff$4712' with positive edge clock.
Creating register for signal `\tarjeta_luis.\enable_storage' using process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1321$495'.
  created $dff cell `$procdff$4713' with positive edge clock.
Creating register for signal `\tarjeta_luis.\enable_re' using process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1321$495'.
  created $dff cell `$procdff$4714' with positive edge clock.
Creating register for signal `\tarjeta_luis.\wr_storage' using process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1321$495'.
  created $dff cell `$procdff$4715' with positive edge clock.
Creating register for signal `\tarjeta_luis.\wr_re' using process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1321$495'.
  created $dff cell `$procdff$4716' with positive edge clock.
Creating register for signal `\tarjeta_luis.\dataLine1_storage' using process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1321$495'.
  created $dff cell `$procdff$4717' with positive edge clock.
Creating register for signal `\tarjeta_luis.\dataLine1_re' using process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1321$495'.
  created $dff cell `$procdff$4718' with positive edge clock.
Creating register for signal `\tarjeta_luis.\dataLine2_storage' using process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1321$495'.
  created $dff cell `$procdff$4719' with positive edge clock.
Creating register for signal `\tarjeta_luis.\dataLine2_re' using process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1321$495'.
  created $dff cell `$procdff$4720' with positive edge clock.
Creating register for signal `\tarjeta_luis.\addrWrite_storage' using process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1321$495'.
  created $dff cell `$procdff$4721' with positive edge clock.
Creating register for signal `\tarjeta_luis.\addrWrite_re' using process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1321$495'.
  created $dff cell `$procdff$4722' with positive edge clock.
Creating register for signal `\tarjeta_luis.\RamTime_storage' using process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1321$495'.
  created $dff cell `$procdff$4723' with positive edge clock.
Creating register for signal `\tarjeta_luis.\RamTime_re' using process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1321$495'.
  created $dff cell `$procdff$4724' with positive edge clock.
Creating register for signal `\tarjeta_luis.\requireData_re' using process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1321$495'.
  created $dff cell `$procdff$4725' with positive edge clock.
Creating register for signal `\tarjeta_luis.\grant' using process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1321$495'.
  created $dff cell `$procdff$4726' with positive edge clock.
Creating register for signal `\tarjeta_luis.\slave_sel_r' using process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1321$495'.
  created $dff cell `$procdff$4727' with positive edge clock.
Creating register for signal `\tarjeta_luis.\count' using process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1321$495'.
  created $dff cell `$procdff$4728' with positive edge clock.
Creating register for signal `\tarjeta_luis.\csr_bankarray_interface0_bank_bus_dat_r' using process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1321$495'.
  created $dff cell `$procdff$4729' with positive edge clock.
Creating register for signal `\tarjeta_luis.\csr_bankarray_sel_r' using process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1321$495'.
  created $dff cell `$procdff$4730' with positive edge clock.
Creating register for signal `\tarjeta_luis.\csr_bankarray_interface1_bank_bus_dat_r' using process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1321$495'.
  created $dff cell `$procdff$4731' with positive edge clock.
Creating register for signal `\tarjeta_luis.\csr_bankarray_interface2_bank_bus_dat_r' using process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1321$495'.
  created $dff cell `$procdff$4732' with positive edge clock.
Creating register for signal `\tarjeta_luis.\csr_bankarray_interface3_bank_bus_dat_r' using process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1321$495'.
  created $dff cell `$procdff$4733' with positive edge clock.
Creating register for signal `\tarjeta_luis.\csr_bankarray_interface4_bank_bus_dat_r' using process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1321$495'.
  created $dff cell `$procdff$4734' with positive edge clock.
Creating register for signal `\tarjeta_luis.\basesoc_rs232phytx_state' using process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1321$495'.
  created $dff cell `$procdff$4735' with positive edge clock.
Creating register for signal `\tarjeta_luis.\basesoc_rs232phyrx_state' using process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1321$495'.
  created $dff cell `$procdff$4736' with positive edge clock.
Creating register for signal `\tarjeta_luis.\basesoc_state' using process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1321$495'.
  created $dff cell `$procdff$4737' with positive edge clock.
Creating register for signal `\tarjeta_luis.\regs0' using process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1321$495'.
  created $dff cell `$procdff$4738' with positive edge clock.
Creating register for signal `\tarjeta_luis.\regs1' using process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1321$495'.
  created $dff cell `$procdff$4739' with positive edge clock.
Creating register for signal `\tarjeta_luis.\int_rst' using process `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1317$493'.
  created $dff cell `$procdff$4740' with positive edge clock.
Creating register for signal `\TRELLIS_FF.\Q' using process `\TRELLIS_FF.$proc$/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:350$223'.
  created $dff cell `$procdff$4741' with positive edge clock.
Creating register for signal `\DPR16X4C.\i' using process `\DPR16X4C.$proc$/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$205'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:281$166_EN' using process `\DPR16X4C.$proc$/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$205'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:281$167_EN' using process `\DPR16X4C.$proc$/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$205'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:281$168_EN' using process `\DPR16X4C.$proc$/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$205'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:281$169_EN' using process `\DPR16X4C.$proc$/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$205'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:281$170_EN' using process `\DPR16X4C.$proc$/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$205'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:281$171_EN' using process `\DPR16X4C.$proc$/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$205'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:281$172_EN' using process `\DPR16X4C.$proc$/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$205'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:281$173_EN' using process `\DPR16X4C.$proc$/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$205'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:281$174_EN' using process `\DPR16X4C.$proc$/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$205'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:281$175_EN' using process `\DPR16X4C.$proc$/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$205'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:281$176_EN' using process `\DPR16X4C.$proc$/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$205'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:281$177_EN' using process `\DPR16X4C.$proc$/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$205'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:281$178_EN' using process `\DPR16X4C.$proc$/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$205'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:281$179_EN' using process `\DPR16X4C.$proc$/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$205'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:281$180_EN' using process `\DPR16X4C.$proc$/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$205'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:287$181_ADDR' using process `\DPR16X4C.$proc$/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:285$182'.
  created $dff cell `$procdff$4742' with positive edge clock.
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:287$181_DATA' using process `\DPR16X4C.$proc$/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:285$182'.
  created $dff cell `$procdff$4743' with positive edge clock.
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:287$181_EN' using process `\DPR16X4C.$proc$/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:285$182'.
  created $dff cell `$procdff$4744' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.\i' using process `\TRELLIS_DPR16X4.$proc$/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$148'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:207$106_EN' using process `\TRELLIS_DPR16X4.$proc$/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$148'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:207$107_EN' using process `\TRELLIS_DPR16X4.$proc$/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$148'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:207$108_EN' using process `\TRELLIS_DPR16X4.$proc$/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$148'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:207$109_EN' using process `\TRELLIS_DPR16X4.$proc$/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$148'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:207$110_EN' using process `\TRELLIS_DPR16X4.$proc$/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$148'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:207$111_EN' using process `\TRELLIS_DPR16X4.$proc$/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$148'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:207$112_EN' using process `\TRELLIS_DPR16X4.$proc$/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$148'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:207$113_EN' using process `\TRELLIS_DPR16X4.$proc$/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$148'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:207$114_EN' using process `\TRELLIS_DPR16X4.$proc$/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$148'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:207$115_EN' using process `\TRELLIS_DPR16X4.$proc$/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$148'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:207$116_EN' using process `\TRELLIS_DPR16X4.$proc$/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$148'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:207$117_EN' using process `\TRELLIS_DPR16X4.$proc$/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$148'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:207$118_EN' using process `\TRELLIS_DPR16X4.$proc$/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$148'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:207$119_EN' using process `\TRELLIS_DPR16X4.$proc$/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$148'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:207$120_EN' using process `\TRELLIS_DPR16X4.$proc$/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$148'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:207$121_EN' using process `\TRELLIS_DPR16X4.$proc$/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$148'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:223$122_ADDR' using process `\TRELLIS_DPR16X4.$proc$/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:221$124'.
  created $dff cell `$procdff$4745' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:223$122_DATA' using process `\TRELLIS_DPR16X4.$proc$/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:221$124'.
  created $dff cell `$procdff$4746' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:223$122_EN' using process `\TRELLIS_DPR16X4.$proc$/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:221$124'.
  created $dff cell `$procdff$4747' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.\muxwre' using process `\TRELLIS_DPR16X4.$proc$/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:213$123'.
  created direct connection (no actual register cell created).
Creating register for signal `$paramod$4010069ac6e9a3a66f147c50990e990d300ac9d1\lm32_ram.\ra' using process `$paramod$4010069ac6e9a3a66f147c50990e990d300ac9d1\lm32_ram.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:124$1777'.
  created $dff cell `$procdff$4748' with positive edge clock.
Creating register for signal `$paramod$4010069ac6e9a3a66f147c50990e990d300ac9d1\lm32_ram.$memwr$\mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1765_ADDR' using process `$paramod$4010069ac6e9a3a66f147c50990e990d300ac9d1\lm32_ram.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:119$1767'.
  created $dff cell `$procdff$4749' with positive edge clock.
Creating register for signal `$paramod$4010069ac6e9a3a66f147c50990e990d300ac9d1\lm32_ram.$memwr$\mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1765_DATA' using process `$paramod$4010069ac6e9a3a66f147c50990e990d300ac9d1\lm32_ram.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:119$1767'.
  created $dff cell `$procdff$4750' with positive edge clock.
Creating register for signal `$paramod$4010069ac6e9a3a66f147c50990e990d300ac9d1\lm32_ram.$memwr$\mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1765_EN' using process `$paramod$4010069ac6e9a3a66f147c50990e990d300ac9d1\lm32_ram.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:119$1767'.
  created $dff cell `$procdff$4751' with positive edge clock.
Creating register for signal `$paramod$f3303d10e1799d3cbc8660e13c29e3dbe3a7e282\lm32_ram.\ra' using process `$paramod$f3303d10e1799d3cbc8660e13c29e3dbe3a7e282\lm32_ram.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:124$1764'.
  created $dff cell `$procdff$4752' with positive edge clock.
Creating register for signal `$paramod$f3303d10e1799d3cbc8660e13c29e3dbe3a7e282\lm32_ram.$memwr$\mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1752_ADDR' using process `$paramod$f3303d10e1799d3cbc8660e13c29e3dbe3a7e282\lm32_ram.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:119$1754'.
  created $dff cell `$procdff$4753' with positive edge clock.
Creating register for signal `$paramod$f3303d10e1799d3cbc8660e13c29e3dbe3a7e282\lm32_ram.$memwr$\mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1752_DATA' using process `$paramod$f3303d10e1799d3cbc8660e13c29e3dbe3a7e282\lm32_ram.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:119$1754'.
  created $dff cell `$procdff$4754' with positive edge clock.
Creating register for signal `$paramod$f3303d10e1799d3cbc8660e13c29e3dbe3a7e282\lm32_ram.$memwr$\mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1752_EN' using process `$paramod$f3303d10e1799d3cbc8660e13c29e3dbe3a7e282\lm32_ram.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:119$1754'.
  created $dff cell `$procdff$4755' with positive edge clock.
Creating register for signal `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_icache.\refill_offset' using process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_icache.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_icache.v:486$1746'.
  created $dff cell `$procdff$4756' with positive edge clock.
Creating register for signal `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_icache.\state' using process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_icache.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_icache.v:400$1730'.
  created $dff cell `$procdff$4757' with positive edge clock.
Creating register for signal `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_icache.\restart_request' using process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_icache.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_icache.v:400$1730'.
  created $dff cell `$procdff$4758' with positive edge clock.
Creating register for signal `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_icache.\refill_address' using process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_icache.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_icache.v:400$1730'.
  created $dff cell `$procdff$4759' with positive edge clock.
Creating register for signal `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_icache.\flush_set' using process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_icache.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_icache.v:400$1730'.
  created $dff cell `$procdff$4760' with positive edge clock.
Creating register for signal `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_icache.\refilling' using process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_icache.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_icache.v:391$1728'.
  created $dff cell `$procdff$4761' with positive edge clock.
Creating register for signal `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_dcache.\refill_offset' using process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_dcache.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_dcache.v:509$1704'.
  created $dff cell `$procdff$4762' with positive edge clock.
Creating register for signal `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_dcache.\state' using process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_dcache.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_dcache.v:450$1677'.
  created $dff cell `$procdff$4763' with positive edge clock.
Creating register for signal `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_dcache.\restart_request' using process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_dcache.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_dcache.v:450$1677'.
  created $dff cell `$procdff$4764' with positive edge clock.
Creating register for signal `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_dcache.\refill_request' using process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_dcache.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_dcache.v:450$1677'.
  created $dff cell `$procdff$4765' with positive edge clock.
Creating register for signal `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_dcache.\refill_address' using process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_dcache.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_dcache.v:450$1677'.
  created $dff cell `$procdff$4766' with positive edge clock.
Creating register for signal `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_dcache.\flush_set' using process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_dcache.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_dcache.v:450$1677'.
  created $dff cell `$procdff$4767' with positive edge clock.
Creating register for signal `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_dcache.\refilling' using process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_dcache.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_dcache.v:441$1675'.
  created $dff cell `$procdff$4768' with positive edge clock.
Creating register for signal `$paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.\bus_error_d' using process `$paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_instruction_unit.v:934$1634'.
  created $dff cell `$procdff$4769' with positive edge clock.
Creating register for signal `$paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.\instruction_d' using process `$paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_instruction_unit.v:934$1634'.
  created $dff cell `$procdff$4770' with positive edge clock.
Creating register for signal `$paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.\i_adr_o' using process `$paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_instruction_unit.v:743$1621'.
  created $dff cell `$procdff$4771' with positive edge clock.
Creating register for signal `$paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.\i_cyc_o' using process `$paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_instruction_unit.v:743$1621'.
  created $dff cell `$procdff$4772' with positive edge clock.
Creating register for signal `$paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.\i_stb_o' using process `$paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_instruction_unit.v:743$1621'.
  created $dff cell `$procdff$4773' with positive edge clock.
Creating register for signal `$paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.\i_cti_o' using process `$paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_instruction_unit.v:743$1621'.
  created $dff cell `$procdff$4774' with positive edge clock.
Creating register for signal `$paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.\i_lock_o' using process `$paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_instruction_unit.v:743$1621'.
  created $dff cell `$procdff$4775' with positive edge clock.
Creating register for signal `$paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.\icache_refill_ready' using process `$paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_instruction_unit.v:743$1621'.
  created $dff cell `$procdff$4776' with positive edge clock.
Creating register for signal `$paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.\icache_refill_data' using process `$paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_instruction_unit.v:743$1621'.
  created $dff cell `$procdff$4777' with positive edge clock.
Creating register for signal `$paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.\bus_error_f' using process `$paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_instruction_unit.v:743$1621'.
  created $dff cell `$procdff$4778' with positive edge clock.
Creating register for signal `$paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.\restart_address' using process `$paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_instruction_unit.v:686$1613'.
  created $dff cell `$procdff$4779' with positive edge clock.
Creating register for signal `$paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.\pc_f' using process `$paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_instruction_unit.v:649$1607'.
  created $dff cell `$procdff$4780' with positive edge clock.
Creating register for signal `$paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.\pc_d' using process `$paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_instruction_unit.v:649$1607'.
  created $dff cell `$procdff$4781' with positive edge clock.
Creating register for signal `$paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.\pc_x' using process `$paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_instruction_unit.v:649$1607'.
  created $dff cell `$procdff$4782' with positive edge clock.
Creating register for signal `$paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.\pc_m' using process `$paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_instruction_unit.v:649$1607'.
  created $dff cell `$procdff$4783' with positive edge clock.
Creating register for signal `$paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.\pc_w' using process `$paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_instruction_unit.v:649$1607'.
  created $dff cell `$procdff$4784' with positive edge clock.
Creating register for signal `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.\size_w' using process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:859$1461'.
  created $dff cell `$procdff$4785' with positive edge clock.
Creating register for signal `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.\sign_extend_w' using process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:859$1461'.
  created $dff cell `$procdff$4786' with positive edge clock.
Creating register for signal `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.\data_w' using process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:859$1461'.
  created $dff cell `$procdff$4787' with positive edge clock.
Creating register for signal `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.\size_m' using process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:817$1458'.
  created $dff cell `$procdff$4788' with positive edge clock.
Creating register for signal `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.\sign_extend_m' using process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:817$1458'.
  created $dff cell `$procdff$4789' with positive edge clock.
Creating register for signal `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.\store_data_m' using process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:817$1458'.
  created $dff cell `$procdff$4790' with positive edge clock.
Creating register for signal `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.\byte_enable_m' using process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:817$1458'.
  created $dff cell `$procdff$4791' with positive edge clock.
Creating register for signal `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.\dcache_select_m' using process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:817$1458'.
  created $dff cell `$procdff$4792' with positive edge clock.
Creating register for signal `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.\wb_select_m' using process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:817$1458'.
  created $dff cell `$procdff$4793' with positive edge clock.
Creating register for signal `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.\stall_wb_load' using process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:683$1429'.
  created $dff cell `$procdff$4794' with positive edge clock.
Creating register for signal `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.\d_dat_o' using process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:683$1429'.
  created $dff cell `$procdff$4795' with positive edge clock.
Creating register for signal `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.\d_adr_o' using process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:683$1429'.
  created $dff cell `$procdff$4796' with positive edge clock.
Creating register for signal `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.\d_cyc_o' using process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:683$1429'.
  created $dff cell `$procdff$4797' with positive edge clock.
Creating register for signal `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.\d_sel_o' using process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:683$1429'.
  created $dff cell `$procdff$4798' with positive edge clock.
Creating register for signal `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.\d_stb_o' using process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:683$1429'.
  created $dff cell `$procdff$4799' with positive edge clock.
Creating register for signal `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.\d_we_o' using process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:683$1429'.
  created $dff cell `$procdff$4800' with positive edge clock.
Creating register for signal `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.\d_cti_o' using process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:683$1429'.
  created $dff cell `$procdff$4801' with positive edge clock.
Creating register for signal `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.\d_lock_o' using process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:683$1429'.
  created $dff cell `$procdff$4802' with positive edge clock.
Creating register for signal `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.\dcache_refill_ready' using process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:683$1429'.
  created $dff cell `$procdff$4803' with positive edge clock.
Creating register for signal `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.\wb_data_m' using process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:683$1429'.
  created $dff cell `$procdff$4804' with positive edge clock.
Creating register for signal `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.\wb_load_complete' using process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:683$1429'.
  created $dff cell `$procdff$4805' with positive edge clock.
Creating register for signal `\lm32_shifter.\direction_m' using process `\lm32_shifter.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_shifter.v:138$1363'.
  created $dff cell `$procdff$4806' with positive edge clock.
Creating register for signal `\lm32_shifter.\right_shift_result' using process `\lm32_shifter.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_shifter.v:138$1363'.
  created $dff cell `$procdff$4807' with positive edge clock.
Creating register for signal `\lm32_multiplier.\multiplier' using process `\lm32_multiplier.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_multiplier.v:98$1348'.
  created $dff cell `$procdff$4808' with positive edge clock.
Creating register for signal `\lm32_multiplier.\result' using process `\lm32_multiplier.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_multiplier.v:98$1348'.
  created $dff cell `$procdff$4809' with positive edge clock.
Creating register for signal `\lm32_multiplier.\muliplicand' using process `\lm32_multiplier.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_multiplier.v:98$1348'.
  created $dff cell `$procdff$4810' with positive edge clock.
Creating register for signal `\lm32_multiplier.\product' using process `\lm32_multiplier.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_multiplier.v:98$1348'.
  created $dff cell `$procdff$4811' with positive edge clock.
Creating register for signal `\lm32_mc_arithmetic.\divide_by_zero_x' using process `\lm32_mc_arithmetic.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_mc_arithmetic.v:169$1331'.
  created $dff cell `$procdff$4812' with positive edge clock.
Creating register for signal `\lm32_mc_arithmetic.\result_x' using process `\lm32_mc_arithmetic.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_mc_arithmetic.v:169$1331'.
  created $dff cell `$procdff$4813' with positive edge clock.
Creating register for signal `\lm32_mc_arithmetic.\state' using process `\lm32_mc_arithmetic.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_mc_arithmetic.v:169$1331'.
  created $dff cell `$procdff$4814' with positive edge clock.
Creating register for signal `\lm32_mc_arithmetic.\p' using process `\lm32_mc_arithmetic.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_mc_arithmetic.v:169$1331'.
  created $dff cell `$procdff$4815' with positive edge clock.
Creating register for signal `\lm32_mc_arithmetic.\a' using process `\lm32_mc_arithmetic.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_mc_arithmetic.v:169$1331'.
  created $dff cell `$procdff$4816' with positive edge clock.
Creating register for signal `\lm32_mc_arithmetic.\b' using process `\lm32_mc_arithmetic.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_mc_arithmetic.v:169$1331'.
  created $dff cell `$procdff$4817' with positive edge clock.
Creating register for signal `\lm32_mc_arithmetic.\cycles' using process `\lm32_mc_arithmetic.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_mc_arithmetic.v:169$1331'.
  created $dff cell `$procdff$4818' with positive edge clock.
Creating register for signal `\lm32_interrupt.\ie' using process `\lm32_interrupt.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_interrupt.v:232$1321'.
  created $dff cell `$procdff$4819' with positive edge clock.
Creating register for signal `\lm32_interrupt.\eie' using process `\lm32_interrupt.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_interrupt.v:232$1321'.
  created $dff cell `$procdff$4820' with positive edge clock.
Creating register for signal `\lm32_interrupt.\im' using process `\lm32_interrupt.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_interrupt.v:232$1321'.
  created $dff cell `$procdff$4821' with positive edge clock.
Creating register for signal `$paramod$5cee180d118c714dbfe151390777587e55a27d6a\ram.\o_valor' using process `$paramod$5cee180d118c714dbfe151390777587e55a27d6a\ram.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/ram/ram.v:19$1307'.
  created $dff cell `$procdff$4822' with positive edge clock.
Creating register for signal `$paramod$5cee180d118c714dbfe151390777587e55a27d6a\ram.$memwr$\ext_mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/ram/ram.v:26$1306_ADDR' using process `$paramod$5cee180d118c714dbfe151390777587e55a27d6a\ram.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/ram/ram.v:19$1307'.
  created $dff cell `$procdff$4823' with positive edge clock.
Creating register for signal `$paramod$5cee180d118c714dbfe151390777587e55a27d6a\ram.$memwr$\ext_mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/ram/ram.v:26$1306_DATA' using process `$paramod$5cee180d118c714dbfe151390777587e55a27d6a\ram.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/ram/ram.v:19$1307'.
  created $dff cell `$procdff$4824' with positive edge clock.
Creating register for signal `$paramod$5cee180d118c714dbfe151390777587e55a27d6a\ram.$memwr$\ext_mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/ram/ram.v:26$1306_EN' using process `$paramod$5cee180d118c714dbfe151390777587e55a27d6a\ram.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/ram/ram.v:19$1307'.
  created $dff cell `$procdff$4825' with positive edge clock.
Creating register for signal `$paramod$4eb2db9a0258421815c1f20a4b7668e45f9bf197\ram.\o_valor' using process `$paramod$4eb2db9a0258421815c1f20a4b7668e45f9bf197\ram.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/ram/ram.v:19$1296'.
  created $dff cell `$procdff$4826' with positive edge clock.
Creating register for signal `$paramod$4eb2db9a0258421815c1f20a4b7668e45f9bf197\ram.$memwr$\ext_mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/ram/ram.v:26$1295_ADDR' using process `$paramod$4eb2db9a0258421815c1f20a4b7668e45f9bf197\ram.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/ram/ram.v:19$1296'.
  created $dff cell `$procdff$4827' with positive edge clock.
Creating register for signal `$paramod$4eb2db9a0258421815c1f20a4b7668e45f9bf197\ram.$memwr$\ext_mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/ram/ram.v:26$1295_DATA' using process `$paramod$4eb2db9a0258421815c1f20a4b7668e45f9bf197\ram.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/ram/ram.v:19$1296'.
  created $dff cell `$procdff$4828' with positive edge clock.
Creating register for signal `$paramod$4eb2db9a0258421815c1f20a4b7668e45f9bf197\ram.$memwr$\ext_mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/ram/ram.v:26$1295_EN' using process `$paramod$4eb2db9a0258421815c1f20a4b7668e45f9bf197\ram.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/ram/ram.v:19$1296'.
  created $dff cell `$procdff$4829' with positive edge clock.
Creating register for signal `\led_control.\o_data_blank' using process `\led_control.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:173$1223'.
  created $dff cell `$procdff$4830' with positive edge clock.
Creating register for signal `\led_control.\o_data_clock' using process `\led_control.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:173$1223'.
  created $dff cell `$procdff$4831' with positive edge clock.
Creating register for signal `\led_control.\o_data_latch' using process `\led_control.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:173$1223'.
  created $dff cell `$procdff$4832' with positive edge clock.
Creating register for signal `\led_control.\addrRead' using process `\led_control.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:173$1223'.
  created $dff cell `$procdff$4833' with positive edge clock.
Creating register for signal `\led_control.\data_r' using process `\led_control.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:173$1223'.
  created $dff cell `$procdff$4834' with positive edge clock.
Creating register for signal `\led_control.\data_g' using process `\led_control.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:173$1223'.
  created $dff cell `$procdff$4835' with positive edge clock.
Creating register for signal `\led_control.\data_b' using process `\led_control.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:173$1223'.
  created $dff cell `$procdff$4836' with positive edge clock.
Creating register for signal `\led_control.\data_r2' using process `\led_control.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:173$1223'.
  created $dff cell `$procdff$4837' with positive edge clock.
Creating register for signal `\led_control.\data_g2' using process `\led_control.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:173$1223'.
  created $dff cell `$procdff$4838' with positive edge clock.
Creating register for signal `\led_control.\data_b2' using process `\led_control.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:173$1223'.
  created $dff cell `$procdff$4839' with positive edge clock.
Creating register for signal `\led_control.\w_o_row_select' using process `\led_control.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:173$1223'.
  created $dff cell `$procdff$4840' with positive edge clock.
Creating register for signal `\led_control.\red_register' using process `\led_control.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:173$1223'.
  created $dff cell `$procdff$4841' with positive edge clock.
Creating register for signal `\led_control.\green_register' using process `\led_control.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:173$1223'.
  created $dff cell `$procdff$4842' with positive edge clock.
Creating register for signal `\led_control.\blue_register' using process `\led_control.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:173$1223'.
  created $dff cell `$procdff$4843' with positive edge clock.
Creating register for signal `\led_control.\red_register2' using process `\led_control.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:173$1223'.
  created $dff cell `$procdff$4844' with positive edge clock.
Creating register for signal `\led_control.\green_register2' using process `\led_control.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:173$1223'.
  created $dff cell `$procdff$4845' with positive edge clock.
Creating register for signal `\led_control.\blue_register2' using process `\led_control.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:173$1223'.
  created $dff cell `$procdff$4846' with positive edge clock.
Creating register for signal `\led_control.\red_register3' using process `\led_control.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:173$1223'.
  created $dff cell `$procdff$4847' with positive edge clock.
Creating register for signal `\led_control.\green_register3' using process `\led_control.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:173$1223'.
  created $dff cell `$procdff$4848' with positive edge clock.
Creating register for signal `\led_control.\blue_register3' using process `\led_control.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:173$1223'.
  created $dff cell `$procdff$4849' with positive edge clock.
Creating register for signal `\led_control.\red_register4' using process `\led_control.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:173$1223'.
  created $dff cell `$procdff$4850' with positive edge clock.
Creating register for signal `\led_control.\green_register4' using process `\led_control.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:173$1223'.
  created $dff cell `$procdff$4851' with positive edge clock.
Creating register for signal `\led_control.\blue_register4' using process `\led_control.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:173$1223'.
  created $dff cell `$procdff$4852' with positive edge clock.
Creating register for signal `\led_control.\counter' using process `\led_control.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:173$1223'.
  created $dff cell `$procdff$4853' with positive edge clock.
Creating register for signal `\led_control.\state' using process `\led_control.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:173$1223'.
  created $dff cell `$procdff$4854' with positive edge clock.
Creating register for signal `\led_control.\pixels_to_shift' using process `\led_control.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:173$1223'.
  created $dff cell `$procdff$4855' with positive edge clock.
Creating register for signal `\led_control.\dataPixelR' using process `\led_control.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:173$1223'.
  created $dff cell `$procdff$4856' with positive edge clock.
Creating register for signal `\led_control.\dataPixelG' using process `\led_control.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:173$1223'.
  created $dff cell `$procdff$4857' with positive edge clock.
Creating register for signal `\led_control.\dataPixelB' using process `\led_control.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:173$1223'.
  created $dff cell `$procdff$4858' with positive edge clock.
Creating register for signal `\led_control.\dataPixelR2' using process `\led_control.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:173$1223'.
  created $dff cell `$procdff$4859' with positive edge clock.
Creating register for signal `\led_control.\dataPixelG2' using process `\led_control.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:173$1223'.
  created $dff cell `$procdff$4860' with positive edge clock.
Creating register for signal `\led_control.\dataPixelB2' using process `\led_control.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:173$1223'.
  created $dff cell `$procdff$4861' with positive edge clock.
Creating register for signal `\led_control.\dataPixelR3' using process `\led_control.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:173$1223'.
  created $dff cell `$procdff$4862' with positive edge clock.
Creating register for signal `\led_control.\dataPixelG3' using process `\led_control.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:173$1223'.
  created $dff cell `$procdff$4863' with positive edge clock.
Creating register for signal `\led_control.\dataPixelB3' using process `\led_control.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:173$1223'.
  created $dff cell `$procdff$4864' with positive edge clock.
Creating register for signal `\led_control.\dataPixelR4' using process `\led_control.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:173$1223'.
  created $dff cell `$procdff$4865' with positive edge clock.
Creating register for signal `\led_control.\dataPixelG4' using process `\led_control.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:173$1223'.
  created $dff cell `$procdff$4866' with positive edge clock.
Creating register for signal `\led_control.\dataPixelB4' using process `\led_control.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:173$1223'.
  created $dff cell `$procdff$4867' with positive edge clock.
Creating register for signal `\led_control.\cleanColumns' using process `\led_control.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:173$1223'.
  created $dff cell `$procdff$4868' with positive edge clock.
Creating register for signal `\led_control.\enable_ram' using process `\led_control.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:173$1223'.
  created $dff cell `$procdff$4869' with positive edge clock.
Creating register for signal `\led_control.\led' using process `\led_control.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:156$1217'.
  created $dff cell `$procdff$4870' with positive edge clock.
Creating register for signal `\led_control.\requireData' using process `\led_control.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:156$1217'.
  created $dff cell `$procdff$4871' with positive edge clock.
Creating register for signal `\led_control.\ramSelectCounter' using process `\led_control.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:156$1217'.
  created $dff cell `$procdff$4872' with positive edge clock.
Creating register for signal `\led_control.\ram1Select' using process `\led_control.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:156$1217'.
  created $dff cell `$procdff$4873' with positive edge clock.
Creating register for signal `\led_control.\ram2Select' using process `\led_control.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:156$1217'.
  created $dff cell `$procdff$4874' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$memwr$\registers$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:3037$834_ADDR' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:3033$1204'.
  created $dff cell `$procdff$4875' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$memwr$\registers$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:3037$834_DATA' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:3033$1204'.
  created $dff cell `$procdff$4876' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$memwr$\registers$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:3037$834_EN' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:3033$1204'.
  created $dff cell `$procdff$4877' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\load_x' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1174'.
  created $dff cell `$procdff$4878' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\load_m' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1174'.
  created $dff cell `$procdff$4879' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\store_x' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1174'.
  created $dff cell `$procdff$4880' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\store_m' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1174'.
  created $dff cell `$procdff$4881' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\size_x' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1174'.
  created $dff cell `$procdff$4882' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\branch_x' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1174'.
  created $dff cell `$procdff$4883' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\branch_predict_x' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1174'.
  created $dff cell `$procdff$4884' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\branch_predict_taken_x' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1174'.
  created $dff cell `$procdff$4885' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\branch_m' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1174'.
  created $dff cell `$procdff$4886' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\branch_predict_m' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1174'.
  created $dff cell `$procdff$4887' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\branch_predict_taken_m' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1174'.
  created $dff cell `$procdff$4888' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\branch_target_x' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1174'.
  created $dff cell `$procdff$4889' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\branch_target_m' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1174'.
  created $dff cell `$procdff$4890' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\x_result_sel_csr_x' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1174'.
  created $dff cell `$procdff$4891' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\x_result_sel_mc_arith_x' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1174'.
  created $dff cell `$procdff$4892' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\x_result_sel_sext_x' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1174'.
  created $dff cell `$procdff$4893' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\x_result_sel_logic_x' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1174'.
  created $dff cell `$procdff$4894' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\x_result_sel_add_x' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1174'.
  created $dff cell `$procdff$4895' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\m_result_sel_compare_x' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1174'.
  created $dff cell `$procdff$4896' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\m_result_sel_compare_m' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1174'.
  created $dff cell `$procdff$4897' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\m_result_sel_shift_x' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1174'.
  created $dff cell `$procdff$4898' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\m_result_sel_shift_m' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1174'.
  created $dff cell `$procdff$4899' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\w_result_sel_load_x' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1174'.
  created $dff cell `$procdff$4900' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\w_result_sel_load_m' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1174'.
  created $dff cell `$procdff$4901' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\w_result_sel_load_w' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1174'.
  created $dff cell `$procdff$4902' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\w_result_sel_mul_x' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1174'.
  created $dff cell `$procdff$4903' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\w_result_sel_mul_m' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1174'.
  created $dff cell `$procdff$4904' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\w_result_sel_mul_w' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1174'.
  created $dff cell `$procdff$4905' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\x_bypass_enable_x' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1174'.
  created $dff cell `$procdff$4906' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\m_bypass_enable_x' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1174'.
  created $dff cell `$procdff$4907' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\m_bypass_enable_m' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1174'.
  created $dff cell `$procdff$4908' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\sign_extend_x' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1174'.
  created $dff cell `$procdff$4909' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\write_enable_x' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1174'.
  created $dff cell `$procdff$4910' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\write_enable_m' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1174'.
  created $dff cell `$procdff$4911' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\write_enable_w' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1174'.
  created $dff cell `$procdff$4912' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\write_idx_x' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1174'.
  created $dff cell `$procdff$4913' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\write_idx_m' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1174'.
  created $dff cell `$procdff$4914' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\write_idx_w' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1174'.
  created $dff cell `$procdff$4915' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\csr_x' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1174'.
  created $dff cell `$procdff$4916' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\condition_x' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1174'.
  created $dff cell `$procdff$4917' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\scall_x' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1174'.
  created $dff cell `$procdff$4918' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\eret_x' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1174'.
  created $dff cell `$procdff$4919' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\eret_m' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1174'.
  created $dff cell `$procdff$4920' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\csr_write_enable_x' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1174'.
  created $dff cell `$procdff$4921' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\bus_error_x' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1174'.
  created $dff cell `$procdff$4922' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\data_bus_error_exception_m' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1174'.
  created $dff cell `$procdff$4923' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\memop_pc_w' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1174'.
  created $dff cell `$procdff$4924' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\operand_0_x' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1174'.
  created $dff cell `$procdff$4925' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\operand_1_x' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1174'.
  created $dff cell `$procdff$4926' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\store_operand_x' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1174'.
  created $dff cell `$procdff$4927' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\operand_m' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1174'.
  created $dff cell `$procdff$4928' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\operand_w' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1174'.
  created $dff cell `$procdff$4929' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\adder_op_x' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1174'.
  created $dff cell `$procdff$4930' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\adder_op_x_n' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1174'.
  created $dff cell `$procdff$4931' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\logic_op_x' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1174'.
  created $dff cell `$procdff$4932' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\direction_x' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1174'.
  created $dff cell `$procdff$4933' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\dflush_m' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1174'.
  created $dff cell `$procdff$4934' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\condition_met_m' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1174'.
  created $dff cell `$procdff$4935' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\exception_m' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1174'.
  created $dff cell `$procdff$4936' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\exception_w' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1174'.
  created $dff cell `$procdff$4937' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\valid_f' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2628$1150'.
  created $dff cell `$procdff$4938' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\valid_d' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2628$1150'.
  created $dff cell `$procdff$4939' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\valid_x' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2628$1150'.
  created $dff cell `$procdff$4940' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\valid_m' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2628$1150'.
  created $dff cell `$procdff$4941' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\valid_w' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2628$1150'.
  created $dff cell `$procdff$4942' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\data_bus_error_seen' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2555$1132'.
  created $dff cell `$procdff$4943' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\cc' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2544$1129'.
  created $dff cell `$procdff$4944' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.\eba' using process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2509$1122'.
  created $dff cell `$procdff$4945' with positive edge clock.

23.5.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

23.5.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:535$829'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:534$828'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:533$827'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:532$826'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:531$825'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:530$824'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:529$823'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:528$822'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:527$821'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:526$820'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:525$819'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:524$818'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:523$817'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:522$816'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:521$815'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:520$814'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:519$813'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:518$812'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:517$811'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:516$810'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:515$809'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:514$808'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:513$807'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:512$806'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:511$805'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:510$804'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:503$803'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:501$802'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:499$801'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:497$800'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:495$799'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:493$798'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:491$797'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:489$796'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:487$795'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:485$794'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:483$793'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:481$792'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:479$791'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:477$790'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:476$789'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:470$788'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:468$787'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:466$786'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:464$785'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:462$784'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:460$783'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:458$782'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:456$781'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:454$780'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:452$779'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:450$778'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:448$777'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:446$776'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:444$775'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:442$774'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:440$773'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:439$772'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:433$771'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:431$770'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:429$769'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:427$768'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:425$767'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:423$766'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:421$765'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:419$764'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:417$763'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:415$762'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:413$761'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:411$760'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:409$759'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:407$758'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:405$757'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:403$756'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:401$755'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:399$754'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:398$753'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:392$752'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:390$751'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:389$750'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:385$749'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:381$748'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:375$747'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:373$746'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:371$745'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:369$744'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:367$743'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:365$742'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:364$741'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:360$740'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:357$739'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:356$738'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:355$737'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:354$736'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:348$735'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:344$734'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:341$733'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:337$732'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:333$731'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:329$730'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:328$729'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:327$728'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:326$727'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:323$726'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:322$725'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:321$724'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:320$723'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:319$722'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:318$721'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:317$720'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:316$719'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:315$718'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:314$717'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:313$716'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:312$715'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:311$714'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:310$713'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:309$712'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:305$711'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:304$710'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:303$709'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:301$708'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:300$707'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:296$706'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:292$705'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:291$704'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:289$703'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:286$702'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:284$701'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:283$700'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:282$699'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:281$698'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:280$697'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:279$696'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:278$695'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:277$694'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:276$693'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:261$692'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:260$691'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:259$690'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:258$689'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:257$688'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:250$687'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:224$686'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:223$685'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:222$684'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:221$683'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:220$682'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:213$681'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:205$680'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:204$679'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:191$678'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:188$677'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:185$676'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:184$675'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:181$674'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:180$673'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:178$672'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:175$671'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:173$670'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:170$669'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:169$668'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:167$667'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:165$666'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:164$665'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:162$664'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:159$663'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:156$662'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:152$661'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:150$660'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:149$659'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:147$658'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:146$657'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:145$656'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:144$655'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:143$654'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:142$653'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:141$652'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:140$651'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:138$650'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:137$649'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:136$648'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:135$647'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:134$646'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:133$645'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:129$644'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:126$643'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:123$642'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:122$641'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:118$640'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:110$639'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:107$638'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:106$637'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:102$636'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:93$635'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:92$634'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:88$633'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:79$632'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:55$631'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:53$630'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:50$629'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:49$628'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:48$627'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:47$626'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:45$625'.
Found and cleaned up 1 empty switch in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1858$620'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1858$620'.
Found and cleaned up 1 empty switch in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1853$612'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1853$612'.
Found and cleaned up 1 empty switch in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1837$610'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1837$610'.
Found and cleaned up 1 empty switch in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1832$602'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1832$602'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1818$600'.
Found and cleaned up 4 empty switches in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1795$574'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1795$574'.
Found and cleaned up 4 empty switches in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1772$548'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1772$548'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1757$546'.
Found and cleaned up 72 empty switches in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1321$495'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1321$495'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1317$493'.
Found and cleaned up 1 empty switch in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1299$492'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1299$492'.
Found and cleaned up 1 empty switch in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1288$491'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1288$491'.
Found and cleaned up 1 empty switch in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1277$490'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1277$490'.
Found and cleaned up 1 empty switch in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1266$489'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1266$489'.
Found and cleaned up 1 empty switch in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1255$488'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1255$488'.
Found and cleaned up 1 empty switch in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1244$487'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1244$487'.
Found and cleaned up 1 empty switch in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1233$486'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1233$486'.
Found and cleaned up 1 empty switch in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1222$485'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1222$485'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1185$479'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1178$478'.
Found and cleaned up 1 empty switch in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1166$474'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1166$474'.
Found and cleaned up 1 empty switch in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1157$470'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1157$470'.
Found and cleaned up 1 empty switch in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1148$466'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1148$466'.
Found and cleaned up 1 empty switch in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1139$462'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1139$462'.
Found and cleaned up 1 empty switch in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1130$458'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1130$458'.
Found and cleaned up 1 empty switch in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1121$454'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1121$454'.
Found and cleaned up 1 empty switch in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1112$450'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1112$450'.
Found and cleaned up 1 empty switch in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1103$446'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1103$446'.
Found and cleaned up 1 empty switch in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1079$441'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1079$441'.
Found and cleaned up 1 empty switch in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1070$437'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1070$437'.
Found and cleaned up 1 empty switch in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1061$433'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1061$433'.
Found and cleaned up 1 empty switch in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1052$429'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1052$429'.
Found and cleaned up 1 empty switch in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1043$425'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1043$425'.
Found and cleaned up 1 empty switch in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1034$421'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1034$421'.
Found and cleaned up 1 empty switch in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1025$417'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1025$417'.
Found and cleaned up 1 empty switch in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1016$413'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1016$413'.
Found and cleaned up 1 empty switch in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:996$408'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:996$408'.
Found and cleaned up 1 empty switch in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:987$404'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:987$404'.
Found and cleaned up 1 empty switch in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:978$400'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:978$400'.
Found and cleaned up 1 empty switch in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:969$396'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:969$396'.
Found and cleaned up 1 empty switch in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:960$392'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:960$392'.
Found and cleaned up 1 empty switch in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:951$388'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:951$388'.
Found and cleaned up 1 empty switch in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:942$384'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:942$384'.
Found and cleaned up 1 empty switch in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:933$380'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:933$380'.
Found and cleaned up 1 empty switch in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:924$376'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:924$376'.
Found and cleaned up 1 empty switch in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:913$371'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:913$371'.
Found and cleaned up 1 empty switch in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:904$369'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:904$369'.
Found and cleaned up 1 empty switch in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:895$364'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:895$364'.
Found and cleaned up 1 empty switch in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:886$360'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:886$360'.
Found and cleaned up 1 empty switch in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:877$356'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:877$356'.
Found and cleaned up 2 empty switches in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:851$351'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:851$351'.
Found and cleaned up 1 empty switch in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:839$348'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:839$348'.
Found and cleaned up 1 empty switch in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:820$340'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:820$340'.
Found and cleaned up 1 empty switch in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:790$329'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:790$329'.
Found and cleaned up 1 empty switch in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:767$320'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:767$320'.
Found and cleaned up 1 empty switch in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:759$318'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:759$318'.
Found and cleaned up 4 empty switches in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:693$305'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:693$305'.
Found and cleaned up 4 empty switches in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:651$302'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:651$302'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:641$289'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:631$276'.
Found and cleaned up 1 empty switch in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:618$275'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:618$275'.
Found and cleaned up 1 empty switch in `\tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:604$263'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:604$263'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:563$248'.
Removing empty process `tarjeta_luis.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:543$239'.
Removing empty process `TRELLIS_FF.$proc$/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$227'.
Found and cleaned up 2 empty switches in `\TRELLIS_FF.$proc$/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:350$223'.
Removing empty process `TRELLIS_FF.$proc$/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:350$223'.
Removing empty process `DPR16X4C.$proc$/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$205'.
Found and cleaned up 1 empty switch in `\DPR16X4C.$proc$/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:285$182'.
Removing empty process `TRELLIS_DPR16X4.$proc$/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$148'.
Found and cleaned up 1 empty switch in `\TRELLIS_DPR16X4.$proc$/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:221$124'.
Removing empty process `TRELLIS_DPR16X4.$proc$/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:213$123'.
Found and cleaned up 1 empty switch in `$paramod$4010069ac6e9a3a66f147c50990e990d300ac9d1\lm32_ram.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:124$1777'.
Removing empty process `$paramod$4010069ac6e9a3a66f147c50990e990d300ac9d1\lm32_ram.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:124$1777'.
Found and cleaned up 1 empty switch in `$paramod$4010069ac6e9a3a66f147c50990e990d300ac9d1\lm32_ram.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:119$1767'.
Removing empty process `$paramod$4010069ac6e9a3a66f147c50990e990d300ac9d1\lm32_ram.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:119$1767'.
Found and cleaned up 1 empty switch in `$paramod$f3303d10e1799d3cbc8660e13c29e3dbe3a7e282\lm32_ram.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:124$1764'.
Removing empty process `$paramod$f3303d10e1799d3cbc8660e13c29e3dbe3a7e282\lm32_ram.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:124$1764'.
Found and cleaned up 1 empty switch in `$paramod$f3303d10e1799d3cbc8660e13c29e3dbe3a7e282\lm32_ram.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:119$1754'.
Removing empty process `$paramod$f3303d10e1799d3cbc8660e13c29e3dbe3a7e282\lm32_ram.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:119$1754'.
Found and cleaned up 5 empty switches in `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_icache.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_icache.v:486$1746'.
Removing empty process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_icache.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_icache.v:486$1746'.
Found and cleaned up 9 empty switches in `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_icache.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_icache.v:400$1730'.
Removing empty process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_icache.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_icache.v:400$1730'.
Found and cleaned up 1 empty switch in `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_icache.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_icache.v:391$1728'.
Removing empty process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_icache.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_icache.v:391$1728'.
Found and cleaned up 4 empty switches in `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_dcache.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_dcache.v:509$1704'.
Removing empty process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_dcache.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_dcache.v:509$1704'.
Found and cleaned up 1 empty switch in `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_dcache.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_dcache.v:328$1687'.
Removing empty process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_dcache.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_dcache.v:328$1687'.
Found and cleaned up 8 empty switches in `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_dcache.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_dcache.v:450$1677'.
Removing empty process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_dcache.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_dcache.v:450$1677'.
Found and cleaned up 1 empty switch in `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_dcache.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_dcache.v:441$1675'.
Removing empty process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_dcache.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_dcache.v:441$1675'.
Found and cleaned up 2 empty switches in `$paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_instruction_unit.v:934$1634'.
Removing empty process `$paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_instruction_unit.v:934$1634'.
Found and cleaned up 7 empty switches in `$paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_instruction_unit.v:743$1621'.
Removing empty process `$paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_instruction_unit.v:743$1621'.
Found and cleaned up 3 empty switches in `$paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_instruction_unit.v:686$1613'.
Removing empty process `$paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_instruction_unit.v:686$1613'.
Found and cleaned up 5 empty switches in `$paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_instruction_unit.v:649$1607'.
Removing empty process `$paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_instruction_unit.v:649$1607'.
Found and cleaned up 5 empty switches in `$paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_instruction_unit.v:539$1596'.
Removing empty process `$paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_instruction_unit.v:539$1596'.
Found and cleaned up 7 empty switches in `\lm32_decoder.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:429$1541'.
Removing empty process `lm32_decoder.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:429$1541'.
Found and cleaned up 1 empty switch in `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:859$1461'.
Removing empty process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:859$1461'.
Found and cleaned up 2 empty switches in `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:817$1458'.
Removing empty process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:817$1458'.
Found and cleaned up 10 empty switches in `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:683$1429'.
Removing empty process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:683$1429'.
Found and cleaned up 1 empty switch in `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:632$1422'.
Removing empty process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:632$1422'.
Found and cleaned up 1 empty switch in `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:518$1419'.
Removing empty process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:518$1419'.
Found and cleaned up 1 empty switch in `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:507$1418'.
Removing empty process `$paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:507$1418'.
Found and cleaned up 1 empty switch in `\lm32_adder.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_adder.v:123$1400'.
Removing empty process `lm32_adder.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_adder.v:123$1400'.
Removing empty process `lm32_logic_op.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_logic_op.v:90$1367'.
Found and cleaned up 2 empty switches in `\lm32_shifter.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_shifter.v:138$1363'.
Removing empty process `lm32_shifter.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_shifter.v:138$1363'.
Removing empty process `lm32_shifter.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_shifter.v:124$1360'.
Removing empty process `lm32_shifter.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_shifter.v:108$1353'.
Found and cleaned up 3 empty switches in `\lm32_multiplier.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_multiplier.v:98$1348'.
Removing empty process `lm32_multiplier.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_multiplier.v:98$1348'.
Found and cleaned up 9 empty switches in `\lm32_mc_arithmetic.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_mc_arithmetic.v:169$1331'.
Removing empty process `lm32_mc_arithmetic.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_mc_arithmetic.v:169$1331'.
Found and cleaned up 7 empty switches in `\lm32_interrupt.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_interrupt.v:232$1321'.
Removing empty process `lm32_interrupt.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_interrupt.v:232$1321'.
Found and cleaned up 1 empty switch in `\lm32_interrupt.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_interrupt.v:181$1320'.
Removing empty process `lm32_interrupt.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_interrupt.v:181$1320'.
Found and cleaned up 2 empty switches in `$paramod$5cee180d118c714dbfe151390777587e55a27d6a\ram.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/ram/ram.v:19$1307'.
Removing empty process `$paramod$5cee180d118c714dbfe151390777587e55a27d6a\ram.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/ram/ram.v:19$1307'.
Found and cleaned up 2 empty switches in `$paramod$4eb2db9a0258421815c1f20a4b7668e45f9bf197\ram.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/ram/ram.v:19$1296'.
Removing empty process `$paramod$4eb2db9a0258421815c1f20a4b7668e45f9bf197\ram.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/ram/ram.v:19$1296'.
Removing empty process `led_control.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:107$1294'.
Removing empty process `led_control.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:104$1293'.
Removing empty process `led_control.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:103$1292'.
Removing empty process `led_control.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:102$1291'.
Removing empty process `led_control.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:100$1290'.
Removing empty process `led_control.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:99$1289'.
Removing empty process `led_control.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:98$1288'.
Removing empty process `led_control.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:96$1287'.
Removing empty process `led_control.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:95$1286'.
Removing empty process `led_control.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:94$1285'.
Removing empty process `led_control.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:92$1284'.
Removing empty process `led_control.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:91$1283'.
Removing empty process `led_control.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:90$1282'.
Removing empty process `led_control.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:89$1281'.
Removing empty process `led_control.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:86$1280'.
Removing empty process `led_control.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:84$1279'.
Removing empty process `led_control.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:82$1278'.
Removing empty process `led_control.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:81$1277'.
Removing empty process `led_control.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:80$1276'.
Removing empty process `led_control.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:79$1275'.
Removing empty process `led_control.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:78$1274'.
Removing empty process `led_control.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:77$1273'.
Removing empty process `led_control.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:75$1272'.
Removing empty process `led_control.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:74$1271'.
Removing empty process `led_control.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:73$1270'.
Removing empty process `led_control.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:72$1269'.
Removing empty process `led_control.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:71$1268'.
Removing empty process `led_control.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:70$1267'.
Removing empty process `led_control.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:67$1266'.
Removing empty process `led_control.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:64$1265'.
Removing empty process `led_control.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:63$1264'.
Removing empty process `led_control.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:62$1263'.
Removing empty process `led_control.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:60$1262'.
Removing empty process `led_control.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:59$1261'.
Removing empty process `led_control.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:58$1260'.
Found and cleaned up 6 empty switches in `\led_control.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:173$1223'.
Removing empty process `led_control.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:173$1223'.
Found and cleaned up 1 empty switch in `\led_control.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:156$1217'.
Removing empty process `led_control.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:156$1217'.
Found and cleaned up 1 empty switch in `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:3033$1204'.
Removing empty process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:3033$1204'.
Found and cleaned up 8 empty switches in `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1174'.
Removing empty process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2678$1174'.
Found and cleaned up 13 empty switches in `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2628$1150'.
Removing empty process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2628$1150'.
Found and cleaned up 2 empty switches in `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2590$1140'.
Removing empty process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2590$1140'.
Found and cleaned up 3 empty switches in `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2555$1132'.
Removing empty process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2555$1132'.
Found and cleaned up 1 empty switch in `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2544$1129'.
Removing empty process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2544$1129'.
Found and cleaned up 2 empty switches in `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2509$1122'.
Removing empty process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2509$1122'.
Found and cleaned up 1 empty switch in `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2290$1121'.
Removing empty process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2290$1121'.
Found and cleaned up 4 empty switches in `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1892$991'.
Removing empty process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1892$991'.
Removing empty process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1661$909'.
Removing empty process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1651$906'.
Removing empty process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1631$901'.
Found and cleaned up 1 empty switch in `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1615$893'.
Removing empty process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1615$893'.
Found and cleaned up 1 empty switch in `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1581$888'.
Removing empty process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1581$888'.
Found and cleaned up 3 empty switches in `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1551$879'.
Removing empty process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1551$879'.
Found and cleaned up 3 empty switches in `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1538$875'.
Removing empty process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1538$875'.
Found and cleaned up 1 empty switch in `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1519$855'.
Removing empty process `$paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.$proc$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1519$855'.
Cleaned up 299 empty switches.

23.5.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module tarjeta_luis.
Optimizing module $paramod$4010069ac6e9a3a66f147c50990e990d300ac9d1\lm32_ram.
Optimizing module $paramod$f3303d10e1799d3cbc8660e13c29e3dbe3a7e282\lm32_ram.
Optimizing module $paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_icache.
Optimizing module $paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_dcache.
Optimizing module lm32_addsub.
Optimizing module $paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.
Optimizing module lm32_decoder.
Optimizing module $paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.
Optimizing module lm32_adder.
Optimizing module lm32_logic_op.
Optimizing module lm32_shifter.
Optimizing module lm32_multiplier.
Optimizing module lm32_mc_arithmetic.
Optimizing module lm32_interrupt.
Optimizing module $paramod$5cee180d118c714dbfe151390777587e55a27d6a\ram.
Optimizing module $paramod$4eb2db9a0258421815c1f20a4b7668e45f9bf197\ram.
Optimizing module led_control.
Optimizing module $paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.

23.6. Executing FLATTEN pass (flatten design).
Deleting now unused module $paramod$4010069ac6e9a3a66f147c50990e990d300ac9d1\lm32_ram.
Deleting now unused module $paramod$f3303d10e1799d3cbc8660e13c29e3dbe3a7e282\lm32_ram.
Deleting now unused module $paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_icache.
Deleting now unused module $paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_dcache.
Deleting now unused module lm32_addsub.
Deleting now unused module $paramod$31b35bded91617e6467faa54c2d50f3b7fa24923\lm32_instruction_unit.
Deleting now unused module lm32_decoder.
Deleting now unused module $paramod$164a435f978821633aaf1d7254b962f5f6185a15\lm32_load_store_unit.
Deleting now unused module lm32_adder.
Deleting now unused module lm32_logic_op.
Deleting now unused module lm32_shifter.
Deleting now unused module lm32_multiplier.
Deleting now unused module lm32_mc_arithmetic.
Deleting now unused module lm32_interrupt.
Deleting now unused module $paramod$5cee180d118c714dbfe151390777587e55a27d6a\ram.
Deleting now unused module $paramod$4eb2db9a0258421815c1f20a4b7668e45f9bf197\ram.
Deleting now unused module led_control.
Deleting now unused module $paramod\lm32_cpu\eba_reset=32'00000000000000000000000000000000.

23.7. Executing TRIBUF pass.

23.8. Executing DEMINOUT pass (demote inout ports to input or output).

23.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module tarjeta_luis.

23.10. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tarjeta_luis..
Removed 435 unused cells and 2831 unused wires.

23.11. Executing CHECK pass (checking for obvious problems).
Checking module tarjeta_luis...
Found and reported 0 problems.

23.12. Executing OPT pass (performing simple optimizations).

23.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module tarjeta_luis.

23.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tarjeta_luis'.
Removed a total of 149 cells.

23.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tarjeta_luis..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $flatten\lm32_cpu.\instruction_unit.$procmux$2776: \lm32_cpu.instruction_unit.i_cyc_o -> 1'1
      Replacing known input bits on port A of cell $flatten\lm32_cpu.\instruction_unit.$procmux$2774: \lm32_cpu.instruction_unit.i_cyc_o -> 1'1
      Replacing known input bits on port A of cell $flatten\lm32_cpu.\instruction_unit.$procmux$2771: \lm32_cpu.instruction_unit.i_cyc_o -> 1'0
      Replacing known input bits on port A of cell $flatten\lm32_cpu.\load_store_unit.$procmux$3153: \lm32_cpu.load_store_unit.d_cyc_o -> 1'1
      Replacing known input bits on port B of cell $flatten\lm32_cpu.\load_store_unit.$procmux$3151: \lm32_cpu.load_store_unit.d_cyc_o -> 1'1
      Replacing known input bits on port A of cell $flatten\lm32_cpu.\load_store_unit.$procmux$3141: \lm32_cpu.load_store_unit.d_cyc_o -> 1'0
      Replacing known input bits on port A of cell $procmux$2344: \basesoc_state -> 1'0
      Replacing known input bits on port A of cell $procmux$2385: \basesoc_rs232phyrx_state -> 1'1
      Replacing known input bits on port A of cell $procmux$2383: \basesoc_rs232phyrx_state -> 1'1
      Replacing known input bits on port A of cell $procmux$2380: \basesoc_rs232phyrx_state -> 1'0
      Replacing known input bits on port A of cell $procmux$2431: \basesoc_rs232phytx_state -> 1'1
      Replacing known input bits on port A of cell $procmux$2429: \basesoc_rs232phytx_state -> 1'1
      Replacing known input bits on port A of cell $procmux$2426: \basesoc_rs232phytx_state -> 1'0
      Replacing known input bits on port A of cell $procmux$2033: \grant -> 1'0
      Replacing known input bits on port B of cell $procmux$2031: \grant -> 1'1
      Replacing known input bits on port A of cell $procmux$2029: \grant -> 1'1
      Replacing known input bits on port B of cell $procmux$2037: \grant -> 1'0
      Replacing known input bits on port A of cell $procmux$2035: \grant -> 1'0
  Analyzing evaluation results.
    dead port 2/2 on $mux $flatten\led_control.$procmux$3410.
    dead port 2/2 on $mux $flatten\lm32_cpu.$procmux$4483.
    dead port 1/2 on $mux $flatten\lm32_cpu.$procmux$4506.
    dead port 1/2 on $mux $flatten\lm32_cpu.$procmux$4536.
    dead port 1/2 on $mux $flatten\lm32_cpu.$procmux$4539.
    dead port 1/2 on $mux $flatten\lm32_cpu.$procmux$4542.
    dead port 1/2 on $mux $flatten\lm32_cpu.$procmux$4548.
    dead port 1/2 on $mux $flatten\lm32_cpu.$procmux$4551.
    dead port 1/2 on $mux $flatten\lm32_cpu.$procmux$4557.
    dead port 1/2 on $mux $flatten\lm32_cpu.$procmux$4580.
    dead port 1/2 on $mux $flatten\lm32_cpu.$procmux$4583.
    dead port 1/2 on $mux $flatten\lm32_cpu.$procmux$4589.
    dead port 1/2 on $mux $flatten\lm32_cpu.$procmux$4598.
    dead port 1/2 on $mux $flatten\lm32_cpu.$procmux$4601.
    dead port 1/2 on $mux $flatten\lm32_cpu.$procmux$4607.
    dead port 1/2 on $mux $flatten\lm32_cpu.\decoder.$procmux$2877.
    dead port 1/2 on $mux $flatten\lm32_cpu.\decoder.$procmux$2880.
    dead port 1/2 on $mux $flatten\lm32_cpu.\decoder.$procmux$2883.
    dead port 1/2 on $mux $flatten\lm32_cpu.\decoder.$procmux$2889.
    dead port 1/2 on $mux $flatten\lm32_cpu.\decoder.$procmux$2892.
    dead port 1/2 on $mux $flatten\lm32_cpu.\decoder.$procmux$2898.
    dead port 1/2 on $mux $flatten\lm32_cpu.\decoder.$procmux$2901.
    dead port 1/2 on $mux $flatten\lm32_cpu.\decoder.$procmux$2916.
    dead port 1/2 on $mux $flatten\lm32_cpu.\decoder.$procmux$2922.
    dead port 1/2 on $mux $flatten\lm32_cpu.\decoder.$procmux$2934.
    dead port 1/2 on $mux $flatten\lm32_cpu.\decoder.$procmux$2955.
    dead port 1/2 on $mux $flatten\lm32_cpu.\instruction_unit.$procmux$2826.
    dead port 1/2 on $mux $flatten\lm32_cpu.\instruction_unit.$procmux$2829.
    dead port 1/2 on $mux $flatten\lm32_cpu.\instruction_unit.$procmux$2832.
    dead port 1/2 on $mux $flatten\lm32_cpu.\instruction_unit.$procmux$2838.
    dead port 1/2 on $mux $flatten\lm32_cpu.\instruction_unit.$procmux$2841.
    dead port 2/2 on $mux $flatten\lm32_cpu.\instruction_unit.$procmux$2847.
    dead port 1/2 on $mux $flatten\lm32_cpu.\instruction_unit.$procmux$2850.
    dead port 1/2 on $mux $flatten\lm32_cpu.\instruction_unit.$procmux$2856.
Removed 34 multiplexer ports.

23.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tarjeta_luis.
    Consolidated identical input bits for $mux cell $flatten\led_control.\Ram1.$procmux$3384:
      Old ports: A=36'000000000000000000000000000000000000, B=36'111111111111111111111111111111111111, Y=$flatten\led_control.\Ram1.$0$memwr$\ext_mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/ram/ram.v:26$1306_EN[35:0]$1310
      New ports: A=1'0, B=1'1, Y=$flatten\led_control.\Ram1.$0$memwr$\ext_mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/ram/ram.v:26$1306_EN[35:0]$1310 [0]
      New connections: $flatten\led_control.\Ram1.$0$memwr$\ext_mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/ram/ram.v:26$1306_EN[35:0]$1310 [35:1] = { $flatten\led_control.\Ram1.$0$memwr$\ext_mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/ram/ram.v:26$1306_EN[35:0]$1310 [0] $flatten\led_control.\Ram1.$0$memwr$\ext_mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/ram/ram.v:26$1306_EN[35:0]$1310 [0] $flatten\led_control.\Ram1.$0$memwr$\ext_mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/ram/ram.v:26$1306_EN[35:0]$1310 [0] $flatten\led_control.\Ram1.$0$memwr$\ext_mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/ram/ram.v:26$1306_EN[35:0]$1310 [0] $flatten\led_control.\Ram1.$0$memwr$\ext_mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/ram/ram.v:26$1306_EN[35:0]$1310 [0] $flatten\led_control.\Ram1.$0$memwr$\ext_mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/ram/ram.v:26$1306_EN[35:0]$1310 [0] $flatten\led_control.\Ram1.$0$memwr$\ext_mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/ram/ram.v:26$1306_EN[35:0]$1310 [0] $flatten\led_control.\Ram1.$0$memwr$\ext_mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/ram/ram.v:26$1306_EN[35:0]$1310 [0] $flatten\led_control.\Ram1.$0$memwr$\ext_mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/ram/ram.v:26$1306_EN[35:0]$1310 [0] $flatten\led_control.\Ram1.$0$memwr$\ext_mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/ram/ram.v:26$1306_EN[35:0]$1310 [0] $flatten\led_control.\Ram1.$0$memwr$\ext_mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/ram/ram.v:26$1306_EN[35:0]$1310 [0] $flatten\led_control.\Ram1.$0$memwr$\ext_mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/ram/ram.v:26$1306_EN[35:0]$1310 [0] $flatten\led_control.\Ram1.$0$memwr$\ext_mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/ram/ram.v:26$1306_EN[35:0]$1310 [0] $flatten\led_control.\Ram1.$0$memwr$\ext_mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/ram/ram.v:26$1306_EN[35:0]$1310 [0] $flatten\led_control.\Ram1.$0$memwr$\ext_mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/ram/ram.v:26$1306_EN[35:0]$1310 [0] $flatten\led_control.\Ram1.$0$memwr$\ext_mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/ram/ram.v:26$1306_EN[35:0]$1310 [0] $flatten\led_control.\Ram1.$0$memwr$\ext_mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/ram/ram.v:26$1306_EN[35:0]$1310 [0] $flatten\led_control.\Ram1.$0$memwr$\ext_mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/ram/ram.v:26$1306_EN[35:0]$1310 [0] $flatten\led_control.\Ram1.$0$memwr$\ext_mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/ram/ram.v:26$1306_EN[35:0]$1310 [0] $flatten\led_control.\Ram1.$0$memwr$\ext_mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/ram/ram.v:26$1306_EN[35:0]$1310 [0] $flatten\led_control.\Ram1.$0$memwr$\ext_mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/ram/ram.v:26$1306_EN[35:0]$1310 [0] $flatten\led_control.\Ram1.$0$memwr$\ext_mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/ram/ram.v:26$1306_EN[35:0]$1310 [0] $flatten\led_control.\Ram1.$0$memwr$\ext_mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/ram/ram.v:26$1306_EN[35:0]$1310 [0] $flatten\led_control.\Ram1.$0$memwr$\ext_mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/ram/ram.v:26$1306_EN[35:0]$1310 [0] $flatten\led_control.\Ram1.$0$memwr$\ext_mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/ram/ram.v:26$1306_EN[35:0]$1310 [0] $flatten\led_control.\Ram1.$0$memwr$\ext_mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/ram/ram.v:26$1306_EN[35:0]$1310 [0] $flatten\led_control.\Ram1.$0$memwr$\ext_mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/ram/ram.v:26$1306_EN[35:0]$1310 [0] $flatten\led_control.\Ram1.$0$memwr$\ext_mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/ram/ram.v:26$1306_EN[35:0]$1310 [0] $flatten\led_control.\Ram1.$0$memwr$\ext_mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/ram/ram.v:26$1306_EN[35:0]$1310 [0] $flatten\led_control.\Ram1.$0$memwr$\ext_mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/ram/ram.v:26$1306_EN[35:0]$1310 [0] $flatten\led_control.\Ram1.$0$memwr$\ext_mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/ram/ram.v:26$1306_EN[35:0]$1310 [0] $flatten\led_control.\Ram1.$0$memwr$\ext_mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/ram/ram.v:26$1306_EN[35:0]$1310 [0] $flatten\led_control.\Ram1.$0$memwr$\ext_mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/ram/ram.v:26$1306_EN[35:0]$1310 [0] $flatten\led_control.\Ram1.$0$memwr$\ext_mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/ram/ram.v:26$1306_EN[35:0]$1310 [0] $flatten\led_control.\Ram1.$0$memwr$\ext_mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/ram/ram.v:26$1306_EN[35:0]$1310 [0] }
    Consolidated identical input bits for $mux cell $flatten\led_control.\Ram2.$procmux$3395:
      Old ports: A=36'111111111111111111111111111111111111, B=36'000000000000000000000000000000000000, Y=$flatten\led_control.\Ram2.$0$memwr$\ext_mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/ram/ram.v:26$1295_EN[35:0]$1299
      New ports: A=1'1, B=1'0, Y=$flatten\led_control.\Ram2.$0$memwr$\ext_mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/ram/ram.v:26$1295_EN[35:0]$1299 [0]
      New connections: $flatten\led_control.\Ram2.$0$memwr$\ext_mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/ram/ram.v:26$1295_EN[35:0]$1299 [35:1] = { $flatten\led_control.\Ram2.$0$memwr$\ext_mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/ram/ram.v:26$1295_EN[35:0]$1299 [0] $flatten\led_control.\Ram2.$0$memwr$\ext_mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/ram/ram.v:26$1295_EN[35:0]$1299 [0] $flatten\led_control.\Ram2.$0$memwr$\ext_mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/ram/ram.v:26$1295_EN[35:0]$1299 [0] $flatten\led_control.\Ram2.$0$memwr$\ext_mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/ram/ram.v:26$1295_EN[35:0]$1299 [0] $flatten\led_control.\Ram2.$0$memwr$\ext_mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/ram/ram.v:26$1295_EN[35:0]$1299 [0] $flatten\led_control.\Ram2.$0$memwr$\ext_mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/ram/ram.v:26$1295_EN[35:0]$1299 [0] $flatten\led_control.\Ram2.$0$memwr$\ext_mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/ram/ram.v:26$1295_EN[35:0]$1299 [0] $flatten\led_control.\Ram2.$0$memwr$\ext_mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/ram/ram.v:26$1295_EN[35:0]$1299 [0] $flatten\led_control.\Ram2.$0$memwr$\ext_mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/ram/ram.v:26$1295_EN[35:0]$1299 [0] $flatten\led_control.\Ram2.$0$memwr$\ext_mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/ram/ram.v:26$1295_EN[35:0]$1299 [0] $flatten\led_control.\Ram2.$0$memwr$\ext_mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/ram/ram.v:26$1295_EN[35:0]$1299 [0] $flatten\led_control.\Ram2.$0$memwr$\ext_mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/ram/ram.v:26$1295_EN[35:0]$1299 [0] $flatten\led_control.\Ram2.$0$memwr$\ext_mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/ram/ram.v:26$1295_EN[35:0]$1299 [0] $flatten\led_control.\Ram2.$0$memwr$\ext_mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/ram/ram.v:26$1295_EN[35:0]$1299 [0] $flatten\led_control.\Ram2.$0$memwr$\ext_mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/ram/ram.v:26$1295_EN[35:0]$1299 [0] $flatten\led_control.\Ram2.$0$memwr$\ext_mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/ram/ram.v:26$1295_EN[35:0]$1299 [0] $flatten\led_control.\Ram2.$0$memwr$\ext_mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/ram/ram.v:26$1295_EN[35:0]$1299 [0] $flatten\led_control.\Ram2.$0$memwr$\ext_mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/ram/ram.v:26$1295_EN[35:0]$1299 [0] $flatten\led_control.\Ram2.$0$memwr$\ext_mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/ram/ram.v:26$1295_EN[35:0]$1299 [0] $flatten\led_control.\Ram2.$0$memwr$\ext_mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/ram/ram.v:26$1295_EN[35:0]$1299 [0] $flatten\led_control.\Ram2.$0$memwr$\ext_mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/ram/ram.v:26$1295_EN[35:0]$1299 [0] $flatten\led_control.\Ram2.$0$memwr$\ext_mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/ram/ram.v:26$1295_EN[35:0]$1299 [0] $flatten\led_control.\Ram2.$0$memwr$\ext_mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/ram/ram.v:26$1295_EN[35:0]$1299 [0] $flatten\led_control.\Ram2.$0$memwr$\ext_mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/ram/ram.v:26$1295_EN[35:0]$1299 [0] $flatten\led_control.\Ram2.$0$memwr$\ext_mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/ram/ram.v:26$1295_EN[35:0]$1299 [0] $flatten\led_control.\Ram2.$0$memwr$\ext_mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/ram/ram.v:26$1295_EN[35:0]$1299 [0] $flatten\led_control.\Ram2.$0$memwr$\ext_mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/ram/ram.v:26$1295_EN[35:0]$1299 [0] $flatten\led_control.\Ram2.$0$memwr$\ext_mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/ram/ram.v:26$1295_EN[35:0]$1299 [0] $flatten\led_control.\Ram2.$0$memwr$\ext_mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/ram/ram.v:26$1295_EN[35:0]$1299 [0] $flatten\led_control.\Ram2.$0$memwr$\ext_mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/ram/ram.v:26$1295_EN[35:0]$1299 [0] $flatten\led_control.\Ram2.$0$memwr$\ext_mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/ram/ram.v:26$1295_EN[35:0]$1299 [0] $flatten\led_control.\Ram2.$0$memwr$\ext_mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/ram/ram.v:26$1295_EN[35:0]$1299 [0] $flatten\led_control.\Ram2.$0$memwr$\ext_mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/ram/ram.v:26$1295_EN[35:0]$1299 [0] $flatten\led_control.\Ram2.$0$memwr$\ext_mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/ram/ram.v:26$1295_EN[35:0]$1299 [0] $flatten\led_control.\Ram2.$0$memwr$\ext_mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/ram/ram.v:26$1295_EN[35:0]$1299 [0] }
    Consolidated identical input bits for $mux cell $flatten\lm32_cpu.$procmux$4147:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\lm32_cpu.$0$memwr$\registers$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:3037$834_EN[31:0]$1207
      New ports: A=1'0, B=1'1, Y=$flatten\lm32_cpu.$0$memwr$\registers$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:3037$834_EN[31:0]$1207 [0]
      New connections: $flatten\lm32_cpu.$0$memwr$\registers$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:3037$834_EN[31:0]$1207 [31:1] = { $flatten\lm32_cpu.$0$memwr$\registers$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:3037$834_EN[31:0]$1207 [0] $flatten\lm32_cpu.$0$memwr$\registers$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:3037$834_EN[31:0]$1207 [0] $flatten\lm32_cpu.$0$memwr$\registers$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:3037$834_EN[31:0]$1207 [0] $flatten\lm32_cpu.$0$memwr$\registers$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:3037$834_EN[31:0]$1207 [0] $flatten\lm32_cpu.$0$memwr$\registers$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:3037$834_EN[31:0]$1207 [0] $flatten\lm32_cpu.$0$memwr$\registers$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:3037$834_EN[31:0]$1207 [0] $flatten\lm32_cpu.$0$memwr$\registers$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:3037$834_EN[31:0]$1207 [0] $flatten\lm32_cpu.$0$memwr$\registers$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:3037$834_EN[31:0]$1207 [0] $flatten\lm32_cpu.$0$memwr$\registers$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:3037$834_EN[31:0]$1207 [0] $flatten\lm32_cpu.$0$memwr$\registers$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:3037$834_EN[31:0]$1207 [0] $flatten\lm32_cpu.$0$memwr$\registers$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:3037$834_EN[31:0]$1207 [0] $flatten\lm32_cpu.$0$memwr$\registers$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:3037$834_EN[31:0]$1207 [0] $flatten\lm32_cpu.$0$memwr$\registers$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:3037$834_EN[31:0]$1207 [0] $flatten\lm32_cpu.$0$memwr$\registers$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:3037$834_EN[31:0]$1207 [0] $flatten\lm32_cpu.$0$memwr$\registers$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:3037$834_EN[31:0]$1207 [0] $flatten\lm32_cpu.$0$memwr$\registers$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:3037$834_EN[31:0]$1207 [0] $flatten\lm32_cpu.$0$memwr$\registers$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:3037$834_EN[31:0]$1207 [0] $flatten\lm32_cpu.$0$memwr$\registers$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:3037$834_EN[31:0]$1207 [0] $flatten\lm32_cpu.$0$memwr$\registers$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:3037$834_EN[31:0]$1207 [0] $flatten\lm32_cpu.$0$memwr$\registers$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:3037$834_EN[31:0]$1207 [0] $flatten\lm32_cpu.$0$memwr$\registers$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:3037$834_EN[31:0]$1207 [0] $flatten\lm32_cpu.$0$memwr$\registers$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:3037$834_EN[31:0]$1207 [0] $flatten\lm32_cpu.$0$memwr$\registers$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:3037$834_EN[31:0]$1207 [0] $flatten\lm32_cpu.$0$memwr$\registers$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:3037$834_EN[31:0]$1207 [0] $flatten\lm32_cpu.$0$memwr$\registers$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:3037$834_EN[31:0]$1207 [0] $flatten\lm32_cpu.$0$memwr$\registers$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:3037$834_EN[31:0]$1207 [0] $flatten\lm32_cpu.$0$memwr$\registers$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:3037$834_EN[31:0]$1207 [0] $flatten\lm32_cpu.$0$memwr$\registers$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:3037$834_EN[31:0]$1207 [0] $flatten\lm32_cpu.$0$memwr$\registers$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:3037$834_EN[31:0]$1207 [0] $flatten\lm32_cpu.$0$memwr$\registers$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:3037$834_EN[31:0]$1207 [0] $flatten\lm32_cpu.$0$memwr$\registers$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:3037$834_EN[31:0]$1207 [0] }
    New ctrl vector for $pmux cell $flatten\lm32_cpu.$procmux$4562: { $auto$opt_reduce.cc:134:opt_mux$4962 $flatten\lm32_cpu.$procmux$4568_CMP $flatten\lm32_cpu.$procmux$4567_CMP $flatten\lm32_cpu.$procmux$4566_CMP $flatten\lm32_cpu.$procmux$4565_CMP $flatten\lm32_cpu.$procmux$4564_CMP $flatten\lm32_cpu.$procmux$4563_CMP }
    New ctrl vector for $pmux cell $flatten\lm32_cpu.\instruction_unit.\icache.$procmux$2550: $auto$opt_reduce.cc:134:opt_mux$4964
    Consolidated identical input bits for $mux cell $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_data_ram.$procmux$2516:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_data_ram.$0$memwr$\mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1765_EN[31:0]$1770
      New ports: A=1'0, B=1'1, Y=$flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_data_ram.$0$memwr$\mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1765_EN[31:0]$1770 [0]
      New connections: $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_data_ram.$0$memwr$\mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1765_EN[31:0]$1770 [31:1] = { $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_data_ram.$0$memwr$\mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1765_EN[31:0]$1770 [0] $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_data_ram.$0$memwr$\mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1765_EN[31:0]$1770 [0] $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_data_ram.$0$memwr$\mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1765_EN[31:0]$1770 [0] $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_data_ram.$0$memwr$\mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1765_EN[31:0]$1770 [0] $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_data_ram.$0$memwr$\mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1765_EN[31:0]$1770 [0] $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_data_ram.$0$memwr$\mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1765_EN[31:0]$1770 [0] $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_data_ram.$0$memwr$\mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1765_EN[31:0]$1770 [0] $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_data_ram.$0$memwr$\mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1765_EN[31:0]$1770 [0] $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_data_ram.$0$memwr$\mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1765_EN[31:0]$1770 [0] $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_data_ram.$0$memwr$\mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1765_EN[31:0]$1770 [0] $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_data_ram.$0$memwr$\mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1765_EN[31:0]$1770 [0] $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_data_ram.$0$memwr$\mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1765_EN[31:0]$1770 [0] $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_data_ram.$0$memwr$\mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1765_EN[31:0]$1770 [0] $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_data_ram.$0$memwr$\mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1765_EN[31:0]$1770 [0] $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_data_ram.$0$memwr$\mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1765_EN[31:0]$1770 [0] $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_data_ram.$0$memwr$\mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1765_EN[31:0]$1770 [0] $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_data_ram.$0$memwr$\mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1765_EN[31:0]$1770 [0] $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_data_ram.$0$memwr$\mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1765_EN[31:0]$1770 [0] $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_data_ram.$0$memwr$\mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1765_EN[31:0]$1770 [0] $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_data_ram.$0$memwr$\mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1765_EN[31:0]$1770 [0] $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_data_ram.$0$memwr$\mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1765_EN[31:0]$1770 [0] $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_data_ram.$0$memwr$\mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1765_EN[31:0]$1770 [0] $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_data_ram.$0$memwr$\mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1765_EN[31:0]$1770 [0] $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_data_ram.$0$memwr$\mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1765_EN[31:0]$1770 [0] $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_data_ram.$0$memwr$\mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1765_EN[31:0]$1770 [0] $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_data_ram.$0$memwr$\mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1765_EN[31:0]$1770 [0] $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_data_ram.$0$memwr$\mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1765_EN[31:0]$1770 [0] $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_data_ram.$0$memwr$\mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1765_EN[31:0]$1770 [0] $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_data_ram.$0$memwr$\mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1765_EN[31:0]$1770 [0] $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_data_ram.$0$memwr$\mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1765_EN[31:0]$1770 [0] $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_data_ram.$0$memwr$\mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1765_EN[31:0]$1770 [0] }
    Consolidated identical input bits for $mux cell $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_tag_ram.$procmux$2527:
      Old ports: A=21'000000000000000000000, B=21'111111111111111111111, Y=$flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_tag_ram.$0$memwr$\mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1752_EN[20:0]$1757
      New ports: A=1'0, B=1'1, Y=$flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_tag_ram.$0$memwr$\mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1752_EN[20:0]$1757 [0]
      New connections: $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_tag_ram.$0$memwr$\mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1752_EN[20:0]$1757 [20:1] = { $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_tag_ram.$0$memwr$\mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1752_EN[20:0]$1757 [0] $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_tag_ram.$0$memwr$\mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1752_EN[20:0]$1757 [0] $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_tag_ram.$0$memwr$\mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1752_EN[20:0]$1757 [0] $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_tag_ram.$0$memwr$\mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1752_EN[20:0]$1757 [0] $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_tag_ram.$0$memwr$\mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1752_EN[20:0]$1757 [0] $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_tag_ram.$0$memwr$\mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1752_EN[20:0]$1757 [0] $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_tag_ram.$0$memwr$\mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1752_EN[20:0]$1757 [0] $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_tag_ram.$0$memwr$\mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1752_EN[20:0]$1757 [0] $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_tag_ram.$0$memwr$\mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1752_EN[20:0]$1757 [0] $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_tag_ram.$0$memwr$\mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1752_EN[20:0]$1757 [0] $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_tag_ram.$0$memwr$\mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1752_EN[20:0]$1757 [0] $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_tag_ram.$0$memwr$\mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1752_EN[20:0]$1757 [0] $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_tag_ram.$0$memwr$\mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1752_EN[20:0]$1757 [0] $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_tag_ram.$0$memwr$\mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1752_EN[20:0]$1757 [0] $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_tag_ram.$0$memwr$\mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1752_EN[20:0]$1757 [0] $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_tag_ram.$0$memwr$\mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1752_EN[20:0]$1757 [0] $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_tag_ram.$0$memwr$\mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1752_EN[20:0]$1757 [0] $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_tag_ram.$0$memwr$\mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1752_EN[20:0]$1757 [0] $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_tag_ram.$0$memwr$\mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1752_EN[20:0]$1757 [0] $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_tag_ram.$0$memwr$\mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1752_EN[20:0]$1757 [0] }
    Consolidated identical input bits for $mux cell $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].data_memories.way_0_data_ram.$procmux$2516:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].data_memories.way_0_data_ram.$0$memwr$\mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1765_EN[31:0]$1770
      New ports: A=1'0, B=1'1, Y=$flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].data_memories.way_0_data_ram.$0$memwr$\mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1765_EN[31:0]$1770 [0]
      New connections: $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].data_memories.way_0_data_ram.$0$memwr$\mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1765_EN[31:0]$1770 [31:1] = { $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].data_memories.way_0_data_ram.$0$memwr$\mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1765_EN[31:0]$1770 [0] $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].data_memories.way_0_data_ram.$0$memwr$\mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1765_EN[31:0]$1770 [0] $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].data_memories.way_0_data_ram.$0$memwr$\mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1765_EN[31:0]$1770 [0] $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].data_memories.way_0_data_ram.$0$memwr$\mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1765_EN[31:0]$1770 [0] $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].data_memories.way_0_data_ram.$0$memwr$\mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1765_EN[31:0]$1770 [0] $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].data_memories.way_0_data_ram.$0$memwr$\mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1765_EN[31:0]$1770 [0] $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].data_memories.way_0_data_ram.$0$memwr$\mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1765_EN[31:0]$1770 [0] $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].data_memories.way_0_data_ram.$0$memwr$\mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1765_EN[31:0]$1770 [0] $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].data_memories.way_0_data_ram.$0$memwr$\mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1765_EN[31:0]$1770 [0] $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].data_memories.way_0_data_ram.$0$memwr$\mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1765_EN[31:0]$1770 [0] $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].data_memories.way_0_data_ram.$0$memwr$\mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1765_EN[31:0]$1770 [0] $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].data_memories.way_0_data_ram.$0$memwr$\mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1765_EN[31:0]$1770 [0] $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].data_memories.way_0_data_ram.$0$memwr$\mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1765_EN[31:0]$1770 [0] $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].data_memories.way_0_data_ram.$0$memwr$\mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1765_EN[31:0]$1770 [0] $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].data_memories.way_0_data_ram.$0$memwr$\mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1765_EN[31:0]$1770 [0] $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].data_memories.way_0_data_ram.$0$memwr$\mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1765_EN[31:0]$1770 [0] $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].data_memories.way_0_data_ram.$0$memwr$\mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1765_EN[31:0]$1770 [0] $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].data_memories.way_0_data_ram.$0$memwr$\mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1765_EN[31:0]$1770 [0] $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].data_memories.way_0_data_ram.$0$memwr$\mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1765_EN[31:0]$1770 [0] $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].data_memories.way_0_data_ram.$0$memwr$\mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1765_EN[31:0]$1770 [0] $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].data_memories.way_0_data_ram.$0$memwr$\mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1765_EN[31:0]$1770 [0] $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].data_memories.way_0_data_ram.$0$memwr$\mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1765_EN[31:0]$1770 [0] $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].data_memories.way_0_data_ram.$0$memwr$\mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1765_EN[31:0]$1770 [0] $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].data_memories.way_0_data_ram.$0$memwr$\mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1765_EN[31:0]$1770 [0] $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].data_memories.way_0_data_ram.$0$memwr$\mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1765_EN[31:0]$1770 [0] $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].data_memories.way_0_data_ram.$0$memwr$\mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1765_EN[31:0]$1770 [0] $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].data_memories.way_0_data_ram.$0$memwr$\mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1765_EN[31:0]$1770 [0] $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].data_memories.way_0_data_ram.$0$memwr$\mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1765_EN[31:0]$1770 [0] $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].data_memories.way_0_data_ram.$0$memwr$\mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1765_EN[31:0]$1770 [0] $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].data_memories.way_0_data_ram.$0$memwr$\mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1765_EN[31:0]$1770 [0] $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].data_memories.way_0_data_ram.$0$memwr$\mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1765_EN[31:0]$1770 [0] }
    Consolidated identical input bits for $mux cell $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].way_0_tag_ram.$procmux$2527:
      Old ports: A=21'000000000000000000000, B=21'111111111111111111111, Y=$flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].way_0_tag_ram.$0$memwr$\mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1752_EN[20:0]$1757
      New ports: A=1'0, B=1'1, Y=$flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].way_0_tag_ram.$0$memwr$\mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1752_EN[20:0]$1757 [0]
      New connections: $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].way_0_tag_ram.$0$memwr$\mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1752_EN[20:0]$1757 [20:1] = { $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].way_0_tag_ram.$0$memwr$\mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1752_EN[20:0]$1757 [0] $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].way_0_tag_ram.$0$memwr$\mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1752_EN[20:0]$1757 [0] $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].way_0_tag_ram.$0$memwr$\mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1752_EN[20:0]$1757 [0] $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].way_0_tag_ram.$0$memwr$\mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1752_EN[20:0]$1757 [0] $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].way_0_tag_ram.$0$memwr$\mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1752_EN[20:0]$1757 [0] $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].way_0_tag_ram.$0$memwr$\mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1752_EN[20:0]$1757 [0] $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].way_0_tag_ram.$0$memwr$\mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1752_EN[20:0]$1757 [0] $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].way_0_tag_ram.$0$memwr$\mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1752_EN[20:0]$1757 [0] $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].way_0_tag_ram.$0$memwr$\mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1752_EN[20:0]$1757 [0] $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].way_0_tag_ram.$0$memwr$\mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1752_EN[20:0]$1757 [0] $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].way_0_tag_ram.$0$memwr$\mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1752_EN[20:0]$1757 [0] $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].way_0_tag_ram.$0$memwr$\mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1752_EN[20:0]$1757 [0] $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].way_0_tag_ram.$0$memwr$\mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1752_EN[20:0]$1757 [0] $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].way_0_tag_ram.$0$memwr$\mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1752_EN[20:0]$1757 [0] $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].way_0_tag_ram.$0$memwr$\mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1752_EN[20:0]$1757 [0] $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].way_0_tag_ram.$0$memwr$\mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1752_EN[20:0]$1757 [0] $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].way_0_tag_ram.$0$memwr$\mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1752_EN[20:0]$1757 [0] $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].way_0_tag_ram.$0$memwr$\mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1752_EN[20:0]$1757 [0] $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].way_0_tag_ram.$0$memwr$\mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1752_EN[20:0]$1757 [0] $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].way_0_tag_ram.$0$memwr$\mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:121$1752_EN[20:0]$1757 [0] }
    New ctrl vector for $pmux cell $flatten\lm32_cpu.\mc_arithmetic.$procmux$3262: { $flatten\lm32_cpu.\mc_arithmetic.$procmux$3267_CMP $auto$opt_reduce.cc:134:opt_mux$4966 }
    Consolidated identical input bits for $mux cell $procmux$1781:
      Old ports: A=10'0000000000, B=10'1111111111, Y=$0$memwr$\storage_2$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1855$237_EN[9:0]$615
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage_2$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1855$237_EN[9:0]$615 [0]
      New connections: $0$memwr$\storage_2$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1855$237_EN[9:0]$615 [9:1] = { $0$memwr$\storage_2$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1855$237_EN[9:0]$615 [0] $0$memwr$\storage_2$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1855$237_EN[9:0]$615 [0] $0$memwr$\storage_2$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1855$237_EN[9:0]$615 [0] $0$memwr$\storage_2$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1855$237_EN[9:0]$615 [0] $0$memwr$\storage_2$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1855$237_EN[9:0]$615 [0] $0$memwr$\storage_2$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1855$237_EN[9:0]$615 [0] $0$memwr$\storage_2$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1855$237_EN[9:0]$615 [0] $0$memwr$\storage_2$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1855$237_EN[9:0]$615 [0] $0$memwr$\storage_2$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1855$237_EN[9:0]$615 [0] }
    Consolidated identical input bits for $mux cell $procmux$1792:
      Old ports: A=10'0000000000, B=10'1111111111, Y=$0$memwr$\storage_1$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1834$236_EN[9:0]$605
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage_1$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1834$236_EN[9:0]$605 [0]
      New connections: $0$memwr$\storage_1$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1834$236_EN[9:0]$605 [9:1] = { $0$memwr$\storage_1$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1834$236_EN[9:0]$605 [0] $0$memwr$\storage_1$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1834$236_EN[9:0]$605 [0] $0$memwr$\storage_1$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1834$236_EN[9:0]$605 [0] $0$memwr$\storage_1$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1834$236_EN[9:0]$605 [0] $0$memwr$\storage_1$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1834$236_EN[9:0]$605 [0] $0$memwr$\storage_1$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1834$236_EN[9:0]$605 [0] $0$memwr$\storage_1$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1834$236_EN[9:0]$605 [0] $0$memwr$\storage_1$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1834$236_EN[9:0]$605 [0] $0$memwr$\storage_1$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1834$236_EN[9:0]$605 [0] }
    Consolidated identical input bits for $mux cell $procmux$1801:
      Old ports: A=0, B=32'11111111000000000000000000000000, Y=$0$memwr$\main_ram$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1803$235_EN[31:0]$586
      New ports: A=1'0, B=1'1, Y=$0$memwr$\main_ram$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1803$235_EN[31:0]$586 [24]
      New connections: { $0$memwr$\main_ram$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1803$235_EN[31:0]$586 [31:25] $0$memwr$\main_ram$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1803$235_EN[31:0]$586 [23:0] } = { $0$memwr$\main_ram$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1803$235_EN[31:0]$586 [24] $0$memwr$\main_ram$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1803$235_EN[31:0]$586 [24] $0$memwr$\main_ram$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1803$235_EN[31:0]$586 [24] $0$memwr$\main_ram$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1803$235_EN[31:0]$586 [24] $0$memwr$\main_ram$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1803$235_EN[31:0]$586 [24] $0$memwr$\main_ram$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1803$235_EN[31:0]$586 [24] $0$memwr$\main_ram$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1803$235_EN[31:0]$586 [24] 24'000000000000000000000000 }
    Consolidated identical input bits for $mux cell $procmux$1810:
      Old ports: A=0, B=16711680, Y=$0$memwr$\main_ram$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1801$234_EN[31:0]$583
      New ports: A=1'0, B=1'1, Y=$0$memwr$\main_ram$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1801$234_EN[31:0]$583 [16]
      New connections: { $0$memwr$\main_ram$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1801$234_EN[31:0]$583 [31:17] $0$memwr$\main_ram$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1801$234_EN[31:0]$583 [15:0] } = { 8'00000000 $0$memwr$\main_ram$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1801$234_EN[31:0]$583 [16] $0$memwr$\main_ram$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1801$234_EN[31:0]$583 [16] $0$memwr$\main_ram$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1801$234_EN[31:0]$583 [16] $0$memwr$\main_ram$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1801$234_EN[31:0]$583 [16] $0$memwr$\main_ram$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1801$234_EN[31:0]$583 [16] $0$memwr$\main_ram$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1801$234_EN[31:0]$583 [16] $0$memwr$\main_ram$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1801$234_EN[31:0]$583 [16] 16'0000000000000000 }
    Consolidated identical input bits for $mux cell $procmux$1819:
      Old ports: A=0, B=65280, Y=$0$memwr$\main_ram$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1799$233_EN[31:0]$580
      New ports: A=1'0, B=1'1, Y=$0$memwr$\main_ram$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1799$233_EN[31:0]$580 [8]
      New connections: { $0$memwr$\main_ram$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1799$233_EN[31:0]$580 [31:9] $0$memwr$\main_ram$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1799$233_EN[31:0]$580 [7:0] } = { 16'0000000000000000 $0$memwr$\main_ram$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1799$233_EN[31:0]$580 [8] $0$memwr$\main_ram$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1799$233_EN[31:0]$580 [8] $0$memwr$\main_ram$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1799$233_EN[31:0]$580 [8] $0$memwr$\main_ram$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1799$233_EN[31:0]$580 [8] $0$memwr$\main_ram$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1799$233_EN[31:0]$580 [8] $0$memwr$\main_ram$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1799$233_EN[31:0]$580 [8] $0$memwr$\main_ram$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1799$233_EN[31:0]$580 [8] 8'00000000 }
    Consolidated identical input bits for $mux cell $procmux$1828:
      Old ports: A=0, B=255, Y=$0$memwr$\main_ram$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1797$232_EN[31:0]$577
      New ports: A=1'0, B=1'1, Y=$0$memwr$\main_ram$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1797$232_EN[31:0]$577 [0]
      New connections: $0$memwr$\main_ram$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1797$232_EN[31:0]$577 [31:1] = { 24'000000000000000000000000 $0$memwr$\main_ram$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1797$232_EN[31:0]$577 [0] $0$memwr$\main_ram$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1797$232_EN[31:0]$577 [0] $0$memwr$\main_ram$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1797$232_EN[31:0]$577 [0] $0$memwr$\main_ram$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1797$232_EN[31:0]$577 [0] $0$memwr$\main_ram$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1797$232_EN[31:0]$577 [0] $0$memwr$\main_ram$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1797$232_EN[31:0]$577 [0] $0$memwr$\main_ram$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1797$232_EN[31:0]$577 [0] }
    Consolidated identical input bits for $mux cell $procmux$1837:
      Old ports: A=0, B=32'11111111000000000000000000000000, Y=$0$memwr$\sram$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1780$231_EN[31:0]$560
      New ports: A=1'0, B=1'1, Y=$0$memwr$\sram$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1780$231_EN[31:0]$560 [24]
      New connections: { $0$memwr$\sram$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1780$231_EN[31:0]$560 [31:25] $0$memwr$\sram$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1780$231_EN[31:0]$560 [23:0] } = { $0$memwr$\sram$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1780$231_EN[31:0]$560 [24] $0$memwr$\sram$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1780$231_EN[31:0]$560 [24] $0$memwr$\sram$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1780$231_EN[31:0]$560 [24] $0$memwr$\sram$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1780$231_EN[31:0]$560 [24] $0$memwr$\sram$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1780$231_EN[31:0]$560 [24] $0$memwr$\sram$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1780$231_EN[31:0]$560 [24] $0$memwr$\sram$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1780$231_EN[31:0]$560 [24] 24'000000000000000000000000 }
    Consolidated identical input bits for $mux cell $procmux$1846:
      Old ports: A=0, B=16711680, Y=$0$memwr$\sram$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1778$230_EN[31:0]$557
      New ports: A=1'0, B=1'1, Y=$0$memwr$\sram$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1778$230_EN[31:0]$557 [16]
      New connections: { $0$memwr$\sram$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1778$230_EN[31:0]$557 [31:17] $0$memwr$\sram$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1778$230_EN[31:0]$557 [15:0] } = { 8'00000000 $0$memwr$\sram$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1778$230_EN[31:0]$557 [16] $0$memwr$\sram$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1778$230_EN[31:0]$557 [16] $0$memwr$\sram$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1778$230_EN[31:0]$557 [16] $0$memwr$\sram$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1778$230_EN[31:0]$557 [16] $0$memwr$\sram$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1778$230_EN[31:0]$557 [16] $0$memwr$\sram$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1778$230_EN[31:0]$557 [16] $0$memwr$\sram$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1778$230_EN[31:0]$557 [16] 16'0000000000000000 }
    Consolidated identical input bits for $mux cell $procmux$1855:
      Old ports: A=0, B=65280, Y=$0$memwr$\sram$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1776$229_EN[31:0]$554
      New ports: A=1'0, B=1'1, Y=$0$memwr$\sram$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1776$229_EN[31:0]$554 [8]
      New connections: { $0$memwr$\sram$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1776$229_EN[31:0]$554 [31:9] $0$memwr$\sram$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1776$229_EN[31:0]$554 [7:0] } = { 16'0000000000000000 $0$memwr$\sram$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1776$229_EN[31:0]$554 [8] $0$memwr$\sram$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1776$229_EN[31:0]$554 [8] $0$memwr$\sram$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1776$229_EN[31:0]$554 [8] $0$memwr$\sram$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1776$229_EN[31:0]$554 [8] $0$memwr$\sram$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1776$229_EN[31:0]$554 [8] $0$memwr$\sram$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1776$229_EN[31:0]$554 [8] $0$memwr$\sram$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1776$229_EN[31:0]$554 [8] 8'00000000 }
    Consolidated identical input bits for $mux cell $procmux$1864:
      Old ports: A=0, B=255, Y=$0$memwr$\sram$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1774$228_EN[31:0]$551
      New ports: A=1'0, B=1'1, Y=$0$memwr$\sram$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1774$228_EN[31:0]$551 [0]
      New connections: $0$memwr$\sram$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1774$228_EN[31:0]$551 [31:1] = { 24'000000000000000000000000 $0$memwr$\sram$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1774$228_EN[31:0]$551 [0] $0$memwr$\sram$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1774$228_EN[31:0]$551 [0] $0$memwr$\sram$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1774$228_EN[31:0]$551 [0] $0$memwr$\sram$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1774$228_EN[31:0]$551 [0] $0$memwr$\sram$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1774$228_EN[31:0]$551 [0] $0$memwr$\sram$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1774$228_EN[31:0]$551 [0] $0$memwr$\sram$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1774$228_EN[31:0]$551 [0] }
  Optimizing cells in module \tarjeta_luis.
Performed a total of 20 changes.

23.12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tarjeta_luis'.
Removed a total of 10 cells.

23.12.6. Executing OPT_DFF pass (perform DFF optimizations).

23.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tarjeta_luis..
Removed 0 unused cells and 197 unused wires.

23.12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module tarjeta_luis.

23.12.9. Rerunning OPT passes. (Maybe there is more to do..)

23.12.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tarjeta_luis..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

23.12.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tarjeta_luis.
    New ctrl vector for $pmux cell $flatten\lm32_cpu.\instruction_unit.\icache.$procmux$2583: { $auto$opt_reduce.cc:134:opt_mux$4968 $flatten\lm32_cpu.\instruction_unit.\icache.$procmux$2544_CMP $flatten\lm32_cpu.\instruction_unit.\icache.$procmux$2538_CMP }
    New ctrl vector for $pmux cell $flatten\lm32_cpu.\mc_arithmetic.$procmux$3254: $auto$opt_reduce.cc:134:opt_mux$4970
    New ctrl vector for $pmux cell $flatten\lm32_cpu.\mc_arithmetic.$procmux$3283: { $flatten\lm32_cpu.\mc_arithmetic.$procmux$3267_CMP $auto$opt_reduce.cc:134:opt_mux$4972 }
    New ctrl vector for $pmux cell $flatten\lm32_cpu.\mc_arithmetic.$procmux$3298: { $flatten\lm32_cpu.\mc_arithmetic.$procmux$3267_CMP $auto$opt_reduce.cc:134:opt_mux$4974 }
    New ctrl vector for $pmux cell $flatten\lm32_cpu.\mc_arithmetic.$procmux$3312: { $flatten\lm32_cpu.\mc_arithmetic.$procmux$3267_CMP $auto$opt_reduce.cc:134:opt_mux$4976 }
  Optimizing cells in module \tarjeta_luis.
Performed a total of 5 changes.

23.12.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tarjeta_luis'.
Removed a total of 5 cells.

23.12.13. Executing OPT_DFF pass (perform DFF optimizations).

23.12.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tarjeta_luis..
Removed 0 unused cells and 5 unused wires.

23.12.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module tarjeta_luis.

23.12.16. Rerunning OPT passes. (Maybe there is more to do..)

23.12.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tarjeta_luis..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

23.12.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tarjeta_luis.
Performed a total of 0 changes.

23.12.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tarjeta_luis'.
Removed a total of 0 cells.

23.12.20. Executing OPT_DFF pass (perform DFF optimizations).

23.12.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tarjeta_luis..

23.12.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module tarjeta_luis.

23.12.23. Finished OPT passes. (There is nothing left to do.)

23.13. Executing FSM pass (extract and optimize FSM).

23.13.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking tarjeta_luis.led_control.data_b as FSM state register:
    Register is connected to module port.
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
Not marking tarjeta_luis.led_control.data_b2 as FSM state register:
    Register is connected to module port.
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
Not marking tarjeta_luis.led_control.data_g as FSM state register:
    Register is connected to module port.
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
Not marking tarjeta_luis.led_control.data_g2 as FSM state register:
    Register is connected to module port.
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
Not marking tarjeta_luis.led_control.data_r as FSM state register:
    Register is connected to module port.
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
Not marking tarjeta_luis.led_control.data_r2 as FSM state register:
    Register is connected to module port.
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
Not marking tarjeta_luis.led_control.state as FSM state register:
    Register has an initialization value.
Not marking tarjeta_luis.lm32_cpu.instruction_unit.icache.state as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking tarjeta_luis.lm32_cpu.load_store_unit.byte_enable_m as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking tarjeta_luis.lm32_cpu.load_store_unit.dcache.state as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking tarjeta_luis.lm32_cpu.mc_arithmetic.state as FSM state register:
    Users of register don't seem to benefit from recoding.

23.13.2. Executing FSM_EXTRACT pass (extracting FSM from design).

23.13.3. Executing FSM_OPT pass (simple optimizations of FSMs).

23.13.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tarjeta_luis..

23.13.5. Executing FSM_OPT pass (simple optimizations of FSMs).

23.13.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

23.13.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

23.13.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

23.14. Executing OPT pass (performing simple optimizations).

23.14.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module tarjeta_luis.

23.14.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tarjeta_luis'.
Removed a total of 0 cells.

23.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tarjeta_luis..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

23.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tarjeta_luis.
Performed a total of 0 changes.

23.14.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tarjeta_luis'.
Removed a total of 0 cells.

23.14.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$4737 ($dff) from module tarjeta_luis (D = $procmux$2344_Y, Q = \basesoc_state, rval = 1'0).
Adding SRST signal on $procdff$4736 ($dff) from module tarjeta_luis (D = \basesoc_rs232phyrx_next_state, Q = \basesoc_rs232phyrx_state, rval = 1'0).
Adding SRST signal on $procdff$4735 ($dff) from module tarjeta_luis (D = \basesoc_rs232phytx_next_state, Q = \basesoc_rs232phytx_state, rval = 1'0).
Adding SRST signal on $procdff$4734 ($dff) from module tarjeta_luis (D = $procmux$1902_Y, Q = \csr_bankarray_interface4_bank_bus_dat_r, rval = 0).
Adding SRST signal on $procdff$4733 ($dff) from module tarjeta_luis (D = $procmux$1929_Y, Q = \csr_bankarray_interface3_bank_bus_dat_r, rval = 0).
Adding SRST signal on $procdff$4732 ($dff) from module tarjeta_luis (D = $procmux$1954_Y, Q = \csr_bankarray_interface2_bank_bus_dat_r, rval = 0).
Adding SRST signal on $procdff$4731 ($dff) from module tarjeta_luis (D = $procmux$1968_Y [31:1], Q = \csr_bankarray_interface1_bank_bus_dat_r [31:1], rval = 31'0000000000000000000000000000000).
Adding SRST signal on $procdff$4731 ($dff) from module tarjeta_luis (D = \storage, Q = \csr_bankarray_interface1_bank_bus_dat_r [0], rval = 1'0).
Adding SRST signal on $procdff$4730 ($dff) from module tarjeta_luis (D = \csr_bankarray_sel, Q = \csr_bankarray_sel_r, rval = 1'0).
Adding SRST signal on $procdff$4729 ($dff) from module tarjeta_luis (D = $procmux$1974_Y, Q = \csr_bankarray_interface0_bank_bus_dat_r, rval = 0).
Adding SRST signal on $procdff$4728 ($dff) from module tarjeta_luis (D = $procmux$2023_Y, Q = \count, rval = 20'11110100001001000000).
Adding EN signal on $auto$opt_dff.cc:682:run$4995 ($sdff) from module tarjeta_luis (D = $sub$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1341$499_Y, Q = \count).
Adding SRST signal on $procdff$4727 ($dff) from module tarjeta_luis (D = \slave_sel, Q = \slave_sel_r, rval = 4'0000).
Adding SRST signal on $procdff$4726 ($dff) from module tarjeta_luis (D = $procmux$2033_Y, Q = \grant, rval = 1'0).
Adding SRST signal on $procdff$4723 ($dff) from module tarjeta_luis (D = $procmux$2042_Y, Q = \RamTime_storage, rval = 30'000000000000000000000000000000).
Adding EN signal on $auto$opt_dff.cc:682:run$4999 ($sdff) from module tarjeta_luis (D = \basesoc_dat_w [29:0], Q = \RamTime_storage).
Adding SRST signal on $procdff$4721 ($dff) from module tarjeta_luis (D = $procmux$2046_Y, Q = \addrWrite_storage, rval = 12'000000000000).
Adding EN signal on $auto$opt_dff.cc:682:run$5001 ($sdff) from module tarjeta_luis (D = \basesoc_dat_w [11:0], Q = \addrWrite_storage).
Adding SRST signal on $procdff$4719 ($dff) from module tarjeta_luis (D = { $procmux$1872_Y $procmux$1998_Y }, Q = \dataLine2_storage, rval = 36'000000000000000000000000000000000000).
Adding EN signal on $auto$opt_dff.cc:682:run$5003 ($sdff) from module tarjeta_luis (D = \basesoc_dat_w [3:0], Q = \dataLine2_storage [35:32]).
Adding EN signal on $auto$opt_dff.cc:682:run$5003 ($sdff) from module tarjeta_luis (D = \basesoc_dat_w, Q = \dataLine2_storage [31:0]).
Adding SRST signal on $procdff$4717 ($dff) from module tarjeta_luis (D = { $procmux$1880_Y $procmux$2050_Y }, Q = \dataLine1_storage, rval = 36'000000000000000000000000000000000000).
Adding EN signal on $auto$opt_dff.cc:682:run$5006 ($sdff) from module tarjeta_luis (D = \basesoc_dat_w [3:0], Q = \dataLine1_storage [35:32]).
Adding EN signal on $auto$opt_dff.cc:682:run$5006 ($sdff) from module tarjeta_luis (D = \basesoc_dat_w, Q = \dataLine1_storage [31:0]).
Adding SRST signal on $procdff$4715 ($dff) from module tarjeta_luis (D = $procmux$2062_Y, Q = \wr_storage, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5009 ($sdff) from module tarjeta_luis (D = \basesoc_dat_w [0], Q = \wr_storage).
Adding SRST signal on $procdff$4713 ($dff) from module tarjeta_luis (D = $procmux$2066_Y, Q = \enable_storage, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5011 ($sdff) from module tarjeta_luis (D = \basesoc_dat_w [0], Q = \enable_storage).
Adding SRST signal on $procdff$4711 ($dff) from module tarjeta_luis (D = $procmux$2070_Y, Q = \storage, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5013 ($sdff) from module tarjeta_luis (D = \basesoc_dat_w [0], Q = \storage).
Adding SRST signal on $procdff$4710 ($dff) from module tarjeta_luis (D = $procmux$2058_Y, Q = \timer_value, rval = 0).
Adding SRST signal on $procdff$4708 ($dff) from module tarjeta_luis (D = $procmux$2074_Y, Q = \timer_enable_storage, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5016 ($sdff) from module tarjeta_luis (D = \basesoc_dat_w [0], Q = \timer_enable_storage).
Adding SRST signal on $procdff$4707 ($dff) from module tarjeta_luis (D = $procmux$2078_Y, Q = \timer_pending_r, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5018 ($sdff) from module tarjeta_luis (D = \basesoc_dat_w [0], Q = \timer_pending_r).
Adding SRST signal on $procdff$4706 ($dff) from module tarjeta_luis (D = \csr_bankarray_csrbank3_ev_pending_re, Q = \timer_pending_re, rval = 1'0).
Adding SRST signal on $procdff$4704 ($dff) from module tarjeta_luis (D = \timer_zero_trigger, Q = \timer_zero_trigger_d, rval = 1'0).
Adding SRST signal on $procdff$4703 ($dff) from module tarjeta_luis (D = $procmux$2084_Y, Q = \timer_zero_pending, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5022 ($sdff) from module tarjeta_luis (D = $procmux$2084_Y, Q = \timer_zero_pending).
Adding SRST signal on $procdff$4701 ($dff) from module tarjeta_luis (D = $procmux$2088_Y, Q = \timer_value_status, rval = 0).
Adding EN signal on $auto$opt_dff.cc:682:run$5026 ($sdff) from module tarjeta_luis (D = \timer_value, Q = \timer_value_status).
Adding SRST signal on $procdff$4700 ($dff) from module tarjeta_luis (D = \csr_bankarray_csrbank3_update_value0_re, Q = \timer_update_value_re, rval = 1'0).
Adding SRST signal on $procdff$4699 ($dff) from module tarjeta_luis (D = $procmux$2092_Y, Q = \timer_update_value_storage, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5029 ($sdff) from module tarjeta_luis (D = \basesoc_dat_w [0], Q = \timer_update_value_storage).
Adding SRST signal on $procdff$4697 ($dff) from module tarjeta_luis (D = $procmux$2096_Y, Q = \timer_en_storage, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5031 ($sdff) from module tarjeta_luis (D = \basesoc_dat_w [0], Q = \timer_en_storage).
Adding SRST signal on $procdff$4695 ($dff) from module tarjeta_luis (D = $procmux$2100_Y, Q = \timer_reload_storage, rval = 0).
Adding EN signal on $auto$opt_dff.cc:682:run$5033 ($sdff) from module tarjeta_luis (D = \basesoc_dat_w, Q = \timer_reload_storage).
Adding SRST signal on $procdff$4693 ($dff) from module tarjeta_luis (D = $procmux$2104_Y, Q = \timer_load_storage, rval = 0).
Adding EN signal on $auto$opt_dff.cc:682:run$5035 ($sdff) from module tarjeta_luis (D = \basesoc_dat_w, Q = \timer_load_storage).
Adding SRST signal on $procdff$4692 ($dff) from module tarjeta_luis (D = $procmux$2108_Y, Q = \uart_rx_fifo_consume, rval = 4'0000).
Adding EN signal on $auto$opt_dff.cc:682:run$5037 ($sdff) from module tarjeta_luis (D = $add$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1445$535_Y, Q = \uart_rx_fifo_consume).
Adding SRST signal on $procdff$4691 ($dff) from module tarjeta_luis (D = $procmux$2112_Y, Q = \uart_rx_fifo_produce, rval = 4'0000).
Adding EN signal on $auto$opt_dff.cc:682:run$5039 ($sdff) from module tarjeta_luis (D = $add$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1442$534_Y, Q = \uart_rx_fifo_produce).
Adding SRST signal on $procdff$4690 ($dff) from module tarjeta_luis (D = $procmux$2121_Y, Q = \uart_rx_fifo_level0, rval = 5'00000).
Adding EN signal on $auto$opt_dff.cc:682:run$5041 ($sdff) from module tarjeta_luis (D = $procmux$2121_Y, Q = \uart_rx_fifo_level0).
Adding SRST signal on $procdff$4689 ($dff) from module tarjeta_luis (D = $procmux$2128_Y, Q = \uart_rx_fifo_readable, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5049 ($sdff) from module tarjeta_luis (D = $procmux$2128_Y, Q = \uart_rx_fifo_readable).
Adding SRST signal on $procdff$4688 ($dff) from module tarjeta_luis (D = $procmux$2132_Y, Q = \uart_tx_fifo_consume, rval = 4'0000).
Adding EN signal on $auto$opt_dff.cc:682:run$5053 ($sdff) from module tarjeta_luis (D = $add$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1423$524_Y, Q = \uart_tx_fifo_consume).
Adding SRST signal on $procdff$4687 ($dff) from module tarjeta_luis (D = $procmux$2136_Y, Q = \uart_tx_fifo_produce, rval = 4'0000).
Adding EN signal on $auto$opt_dff.cc:682:run$5055 ($sdff) from module tarjeta_luis (D = $add$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1420$523_Y, Q = \uart_tx_fifo_produce).
Adding SRST signal on $procdff$4686 ($dff) from module tarjeta_luis (D = $procmux$2145_Y, Q = \uart_tx_fifo_level0, rval = 5'00000).
Adding EN signal on $auto$opt_dff.cc:682:run$5057 ($sdff) from module tarjeta_luis (D = $procmux$2145_Y, Q = \uart_tx_fifo_level0).
Adding SRST signal on $procdff$4685 ($dff) from module tarjeta_luis (D = $procmux$2152_Y, Q = \uart_tx_fifo_readable, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5065 ($sdff) from module tarjeta_luis (D = $procmux$2152_Y, Q = \uart_tx_fifo_readable).
Adding SRST signal on $procdff$4681 ($dff) from module tarjeta_luis (D = $procmux$2156_Y, Q = \uart_enable_storage, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:682:run$5069 ($sdff) from module tarjeta_luis (D = \basesoc_dat_w [1:0], Q = \uart_enable_storage).
Adding SRST signal on $procdff$4680 ($dff) from module tarjeta_luis (D = $procmux$2160_Y, Q = \uart_pending_r, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:682:run$5071 ($sdff) from module tarjeta_luis (D = \basesoc_dat_w [1:0], Q = \uart_pending_r).
Adding SRST signal on $procdff$4679 ($dff) from module tarjeta_luis (D = \csr_bankarray_csrbank4_ev_pending_re, Q = \uart_pending_re, rval = 1'0).
Adding SRST signal on $procdff$4677 ($dff) from module tarjeta_luis (D = \uart_rx_fifo_readable, Q = \uart_rx_trigger_d, rval = 1'0).
Adding SRST signal on $procdff$4676 ($dff) from module tarjeta_luis (D = $procmux$2166_Y, Q = \uart_rx_pending, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5075 ($sdff) from module tarjeta_luis (D = $procmux$2166_Y, Q = \uart_rx_pending).
Adding SRST signal on $procdff$4675 ($dff) from module tarjeta_luis (D = \uart_tx_fifo_sink_ready, Q = \uart_tx_trigger_d, rval = 1'0).
Adding SRST signal on $procdff$4674 ($dff) from module tarjeta_luis (D = $procmux$2172_Y, Q = \uart_tx_pending, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5080 ($sdff) from module tarjeta_luis (D = $procmux$2172_Y, Q = \uart_tx_pending).
Adding SRST signal on $procdff$4671 ($dff) from module tarjeta_luis (D = \regs1, Q = \rx_rx_d, rval = 1'0).
Adding SRST signal on $procdff$4670 ($dff) from module tarjeta_luis (D = $add$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1389$515_Y [31:0], Q = \rx_phase, rval = 32'10000000000000000000000000000000).
Adding SRST signal on $procdff$4669 ($dff) from module tarjeta_luis (D = $add$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1389$515_Y [32], Q = \rx_tick, rval = 1'0).
Adding EN signal on $procdff$4668 ($dff) from module tarjeta_luis (D = \rx_count_rs232phyrx_next_value0, Q = \rx_count).
Adding SRST signal on $auto$opt_dff.cc:744:run$5091 ($dffe) from module tarjeta_luis (D = $add$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:707$306_Y, Q = \rx_count, rval = 4'0000).
Adding EN signal on $procdff$4667 ($dff) from module tarjeta_luis (D = \rx_data_rs232phyrx_next_value1, Q = \rx_data).
Adding SRST signal on $auto$opt_dff.cc:744:run$5095 ($dffe) from module tarjeta_luis (D = { \regs1 \rx_data [7:1] }, Q = \rx_data, rval = 8'00000000).
Adding SRST signal on $procdff$4666 ($dff) from module tarjeta_luis (D = $add$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1374$514_Y [31:0], Q = \tx_phase, rval = 19791209).
Adding SRST signal on $procdff$4665 ($dff) from module tarjeta_luis (D = $add$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1374$514_Y [32], Q = \tx_tick, rval = 1'0).
Adding EN signal on $procdff$4664 ($dff) from module tarjeta_luis (D = \tx_count_rs232phytx_next_value0, Q = \tx_count).
Adding SRST signal on $auto$opt_dff.cc:744:run$5105 ($dffe) from module tarjeta_luis (D = $add$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:668$303_Y, Q = \tx_count, rval = 4'0000).
Adding EN signal on $procdff$4663 ($dff) from module tarjeta_luis (D = \tx_data_rs232phytx_next_value2, Q = \tx_data).
Adding SRST signal on $procdff$4662 ($dff) from module tarjeta_luis (D = $procmux$2002_Y, Q = \interface1_ram_bus_ack, rval = 1'0).
Adding SRST signal on $procdff$4661 ($dff) from module tarjeta_luis (D = $procmux$2006_Y, Q = \interface0_ram_bus_ack, rval = 1'0).
Adding SRST signal on $procdff$4660 ($dff) from module tarjeta_luis (D = $procmux$2010_Y, Q = \ram_bus_ack, rval = 1'0).
Adding SRST signal on $procdff$4659 ($dff) from module tarjeta_luis (D = $procmux$2186_Y, Q = \bus_errors, rval = 0).
Adding EN signal on $auto$opt_dff.cc:682:run$5113 ($sdff) from module tarjeta_luis (D = $add$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1348$501_Y, Q = \bus_errors).
Adding SRST signal on $procdff$4656 ($dff) from module tarjeta_luis (D = $procmux$2190_Y, Q = \scratch_storage, rval = 305419896).
Adding EN signal on $auto$opt_dff.cc:682:run$5117 ($sdff) from module tarjeta_luis (D = \basesoc_dat_w, Q = \scratch_storage).
Adding SRST signal on $procdff$4655 ($dff) from module tarjeta_luis (D = \csr_bankarray_csrbank0_reset0_re, Q = \reset_re, rval = 1'0).
Adding SRST signal on $procdff$4654 ($dff) from module tarjeta_luis (D = $procmux$2194_Y, Q = \reset_storage, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:682:run$5120 ($sdff) from module tarjeta_luis (D = \basesoc_dat_w [1:0], Q = \reset_storage).
Adding SRST signal on $procdff$4653 ($dff) from module tarjeta_luis (D = $procmux$2198_Y, Q = \serial_tx, rval = 1'1).
Adding EN signal on $auto$opt_dff.cc:682:run$5122 ($sdff) from module tarjeta_luis (D = \serial_tx_rs232phytx_next_value1, Q = \serial_tx).
Adding EN signal on $procdff$4620 ($dff) from module tarjeta_luis (D = $memrd$\storage_1$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1839$611_DATA, Q = \storage_1_dat1).
Adding EN signal on $procdff$4615 ($dff) from module tarjeta_luis (D = $memrd$\storage_2$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1860$621_DATA, Q = \storage_2_dat1).
Adding SRST signal on $flatten\lm32_cpu.\shifter.$procdff$4807 ($dff) from module tarjeta_luis (D = $flatten\lm32_cpu.\shifter.$procmux$3224_Y, Q = \lm32_cpu.shifter.right_shift_result, rval = 0).
Adding EN signal on $auto$opt_dff.cc:682:run$5126 ($sdff) from module tarjeta_luis (D = $flatten\lm32_cpu.\shifter.$shr$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_shifter.v:149$1366_Y [31:0], Q = \lm32_cpu.shifter.right_shift_result).
Adding SRST signal on $flatten\lm32_cpu.\shifter.$procdff$4806 ($dff) from module tarjeta_luis (D = $flatten\lm32_cpu.\shifter.$procmux$3229_Y, Q = \lm32_cpu.shifter.direction_m, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5128 ($sdff) from module tarjeta_luis (D = \lm32_cpu.direction_x, Q = \lm32_cpu.shifter.direction_m).
Adding SRST signal on $flatten\lm32_cpu.\multiplier.$procdff$4811 ($dff) from module tarjeta_luis (D = $flatten\lm32_cpu.\multiplier.$procmux$3237_Y, Q = \lm32_cpu.multiplier.product, rval = 0).
Adding EN signal on $auto$opt_dff.cc:682:run$5130 ($sdff) from module tarjeta_luis (D = $flatten\lm32_cpu.\multiplier.$mul$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_multiplier.v:115$1352_Y, Q = \lm32_cpu.multiplier.product).
Adding SRST signal on $flatten\lm32_cpu.\multiplier.$procdff$4810 ($dff) from module tarjeta_luis (D = $flatten\lm32_cpu.\multiplier.$procmux$3242_Y, Q = \lm32_cpu.multiplier.muliplicand, rval = 0).
Adding EN signal on $auto$opt_dff.cc:682:run$5132 ($sdff) from module tarjeta_luis (D = \lm32_cpu.d_result_0, Q = \lm32_cpu.multiplier.muliplicand).
Adding SRST signal on $flatten\lm32_cpu.\multiplier.$procdff$4809 ($dff) from module tarjeta_luis (D = \lm32_cpu.multiplier.product, Q = \lm32_cpu.multiplier.result, rval = 0).
Adding SRST signal on $flatten\lm32_cpu.\multiplier.$procdff$4808 ($dff) from module tarjeta_luis (D = $flatten\lm32_cpu.\multiplier.$procmux$3247_Y, Q = \lm32_cpu.multiplier.multiplier, rval = 0).
Adding EN signal on $auto$opt_dff.cc:682:run$5135 ($sdff) from module tarjeta_luis (D = \lm32_cpu.d_result_1, Q = \lm32_cpu.multiplier.multiplier).
Adding SRST signal on $flatten\lm32_cpu.\mc_arithmetic.$procdff$4818 ($dff) from module tarjeta_luis (D = $flatten\lm32_cpu.\mc_arithmetic.$procmux$3262_Y, Q = \lm32_cpu.mc_arithmetic.cycles, rval = 6'000000).
Adding EN signal on $auto$opt_dff.cc:682:run$5137 ($sdff) from module tarjeta_luis (D = $flatten\lm32_cpu.\mc_arithmetic.$procmux$3262_Y, Q = \lm32_cpu.mc_arithmetic.cycles).
Adding SRST signal on $flatten\lm32_cpu.\mc_arithmetic.$procdff$4817 ($dff) from module tarjeta_luis (D = $flatten\lm32_cpu.\mc_arithmetic.$procmux$3275_Y, Q = \lm32_cpu.mc_arithmetic.b, rval = 0).
Adding EN signal on $auto$opt_dff.cc:682:run$5145 ($sdff) from module tarjeta_luis (D = \lm32_cpu.d_result_1, Q = \lm32_cpu.mc_arithmetic.b).
Adding SRST signal on $flatten\lm32_cpu.\mc_arithmetic.$procdff$4816 ($dff) from module tarjeta_luis (D = $flatten\lm32_cpu.\mc_arithmetic.$procmux$3283_Y, Q = \lm32_cpu.mc_arithmetic.a, rval = 0).
Adding EN signal on $auto$opt_dff.cc:682:run$5151 ($sdff) from module tarjeta_luis (D = $flatten\lm32_cpu.\mc_arithmetic.$procmux$3283_Y, Q = \lm32_cpu.mc_arithmetic.a).
Adding SRST signal on $flatten\lm32_cpu.\mc_arithmetic.$procdff$4815 ($dff) from module tarjeta_luis (D = $flatten\lm32_cpu.\mc_arithmetic.$procmux$3298_Y, Q = \lm32_cpu.mc_arithmetic.p, rval = 0).
Adding EN signal on $auto$opt_dff.cc:682:run$5159 ($sdff) from module tarjeta_luis (D = $flatten\lm32_cpu.\mc_arithmetic.$procmux$3298_Y, Q = \lm32_cpu.mc_arithmetic.p).
Adding SRST signal on $flatten\lm32_cpu.\mc_arithmetic.$procdff$4814 ($dff) from module tarjeta_luis (D = $flatten\lm32_cpu.\mc_arithmetic.$procmux$3312_Y, Q = \lm32_cpu.mc_arithmetic.state, rval = 3'000).
Adding EN signal on $auto$opt_dff.cc:682:run$5167 ($sdff) from module tarjeta_luis (D = $flatten\lm32_cpu.\mc_arithmetic.$procmux$3312_Y, Q = \lm32_cpu.mc_arithmetic.state).
Adding SRST signal on $flatten\lm32_cpu.\mc_arithmetic.$procdff$4813 ($dff) from module tarjeta_luis (D = $flatten\lm32_cpu.\mc_arithmetic.$procmux$3327_Y, Q = \lm32_cpu.mc_arithmetic.result_x, rval = 0).
Adding EN signal on $auto$opt_dff.cc:682:run$5179 ($sdff) from module tarjeta_luis (D = $flatten\lm32_cpu.\mc_arithmetic.$procmux$3327_Y, Q = \lm32_cpu.mc_arithmetic.result_x).
Adding SRST signal on $flatten\lm32_cpu.\mc_arithmetic.$procdff$4812 ($dff) from module tarjeta_luis (D = $flatten\lm32_cpu.\mc_arithmetic.$eq$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_mc_arithmetic.v:247$1340_Y, Q = \lm32_cpu.mc_arithmetic.divide_by_zero_x, rval = 1'0).
Adding EN signal on $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].way_0_tag_ram.$procdff$4752 ($dff) from module tarjeta_luis (D = \lm32_cpu.adder_result_x [11:4], Q = \lm32_cpu.load_store_unit.dcache.memories[0].way_0_tag_ram.ra).
Adding EN signal on $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].data_memories.way_0_data_ram.$procdff$4748 ($dff) from module tarjeta_luis (D = \lm32_cpu.adder_result_x [11:2], Q = \lm32_cpu.load_store_unit.dcache.memories[0].data_memories.way_0_data_ram.ra).
Adding SRST signal on $flatten\lm32_cpu.\load_store_unit.\dcache.$procdff$4768 ($dff) from module tarjeta_luis (D = \lm32_cpu.load_store_unit.dcache.state [2], Q = \lm32_cpu.load_store_unit.dcache.refilling, rval = 1'0).
Adding SRST signal on $flatten\lm32_cpu.\load_store_unit.\dcache.$procdff$4767 ($dff) from module tarjeta_luis (D = $flatten\lm32_cpu.\load_store_unit.\dcache.$procmux$2627_Y, Q = \lm32_cpu.load_store_unit.dcache.flush_set, rval = 8'11111111).
Adding EN signal on $auto$opt_dff.cc:682:run$5193 ($sdff) from module tarjeta_luis (D = $flatten\lm32_cpu.\load_store_unit.\dcache.$sub$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_dcache.v:469$1680_Y, Q = \lm32_cpu.load_store_unit.dcache.flush_set).
Adding EN signal on $flatten\lm32_cpu.\load_store_unit.\dcache.$procdff$4766 ($dff) from module tarjeta_luis (D = $flatten\lm32_cpu.\load_store_unit.\dcache.$0\refill_address[31:0], Q = \lm32_cpu.load_store_unit.dcache.refill_address).
Adding SRST signal on $flatten\lm32_cpu.\load_store_unit.\dcache.$procdff$4765 ($dff) from module tarjeta_luis (D = $flatten\lm32_cpu.\load_store_unit.\dcache.$procmux$2641_Y, Q = \lm32_cpu.load_store_unit.dcache.refill_request, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5202 ($sdff) from module tarjeta_luis (D = $flatten\lm32_cpu.\load_store_unit.\dcache.$procmux$2641_Y, Q = \lm32_cpu.load_store_unit.dcache.refill_request).
Adding SRST signal on $flatten\lm32_cpu.\load_store_unit.\dcache.$procdff$4764 ($dff) from module tarjeta_luis (D = $flatten\lm32_cpu.\load_store_unit.\dcache.$procmux$2654_Y, Q = \lm32_cpu.load_store_unit.dcache.restart_request, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5210 ($sdff) from module tarjeta_luis (D = $flatten\lm32_cpu.\load_store_unit.\dcache.$procmux$2654_Y, Q = \lm32_cpu.load_store_unit.dcache.restart_request).
Adding SRST signal on $flatten\lm32_cpu.\load_store_unit.\dcache.$procdff$4763 ($dff) from module tarjeta_luis (D = $flatten\lm32_cpu.\load_store_unit.\dcache.$procmux$2666_Y, Q = \lm32_cpu.load_store_unit.dcache.state, rval = 3'001).
Adding EN signal on $auto$opt_dff.cc:682:run$5222 ($sdff) from module tarjeta_luis (D = $flatten\lm32_cpu.\load_store_unit.\dcache.$procmux$2666_Y, Q = \lm32_cpu.load_store_unit.dcache.state).
Adding SRST signal on $flatten\lm32_cpu.\load_store_unit.\dcache.$procdff$4762 ($dff) from module tarjeta_luis (D = $flatten\lm32_cpu.\load_store_unit.\dcache.$procmux$2605_Y, Q = \lm32_cpu.load_store_unit.dcache.refill_offset, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:682:run$5236 ($sdff) from module tarjeta_luis (D = $flatten\lm32_cpu.\load_store_unit.\dcache.$procmux$2605_Y, Q = \lm32_cpu.load_store_unit.dcache.refill_offset).
Adding SRST signal on $flatten\lm32_cpu.\load_store_unit.$procdff$4805 ($dff) from module tarjeta_luis (D = $flatten\lm32_cpu.\load_store_unit.$procmux$3052_Y, Q = \lm32_cpu.load_store_unit.wb_load_complete, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5250 ($sdff) from module tarjeta_luis (D = $flatten\lm32_cpu.\load_store_unit.$logic_not$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:736$1439_Y, Q = \lm32_cpu.load_store_unit.wb_load_complete).
Adding SRST signal on $flatten\lm32_cpu.\load_store_unit.$procdff$4804 ($dff) from module tarjeta_luis (D = $flatten\lm32_cpu.\load_store_unit.$procmux$3062_Y, Q = \lm32_cpu.load_store_unit.wb_data_m, rval = 0).
Adding EN signal on $auto$opt_dff.cc:682:run$5254 ($sdff) from module tarjeta_luis (D = \lm32_cpu.instruction_unit.i_dat_i, Q = \lm32_cpu.load_store_unit.wb_data_m).
Adding SRST signal on $flatten\lm32_cpu.\load_store_unit.$procdff$4803 ($dff) from module tarjeta_luis (D = \lm32_cpu.load_store_unit.dcache.refilling, Q = \lm32_cpu.load_store_unit.dcache_refill_ready, rval = 1'0).
Adding SRST signal on $flatten\lm32_cpu.\load_store_unit.$procdff$4800 ($dff) from module tarjeta_luis (D = $flatten\lm32_cpu.\load_store_unit.$procmux$3103_Y, Q = \lm32_cpu.load_store_unit.d_we_o, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5265 ($sdff) from module tarjeta_luis (D = $flatten\lm32_cpu.\load_store_unit.$procmux$3100_Y, Q = \lm32_cpu.load_store_unit.d_we_o).
Adding SRST signal on $flatten\lm32_cpu.\load_store_unit.$procdff$4799 ($dff) from module tarjeta_luis (D = $flatten\lm32_cpu.\load_store_unit.$procmux$3122_Y, Q = \lm32_cpu.load_store_unit.d_stb_o, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5273 ($sdff) from module tarjeta_luis (D = $flatten\lm32_cpu.\load_store_unit.$procmux$3122_Y, Q = \lm32_cpu.load_store_unit.d_stb_o).
Adding SRST signal on $flatten\lm32_cpu.\load_store_unit.$procdff$4798 ($dff) from module tarjeta_luis (D = $flatten\lm32_cpu.\load_store_unit.$procmux$3136_Y, Q = \lm32_cpu.load_store_unit.d_sel_o, rval = 4'0000).
Adding EN signal on $auto$opt_dff.cc:682:run$5283 ($sdff) from module tarjeta_luis (D = $flatten\lm32_cpu.\load_store_unit.$procmux$3133_Y, Q = \lm32_cpu.load_store_unit.d_sel_o).
Adding SRST signal on $flatten\lm32_cpu.\load_store_unit.$procdff$4797 ($dff) from module tarjeta_luis (D = $flatten\lm32_cpu.\load_store_unit.$procmux$3155_Y, Q = \lm32_cpu.load_store_unit.d_cyc_o, rval = 1'0).
Adding SRST signal on $flatten\lm32_cpu.\load_store_unit.$procdff$4796 ($dff) from module tarjeta_luis (D = { $flatten\lm32_cpu.\load_store_unit.$procmux$3011_Y $flatten\lm32_cpu.\load_store_unit.$procmux$3044_Y $flatten\lm32_cpu.\load_store_unit.$procmux$3025_Y }, Q = \lm32_cpu.load_store_unit.d_adr_o, rval = 0).
Adding EN signal on $auto$opt_dff.cc:682:run$5292 ($sdff) from module tarjeta_luis (D = $flatten\lm32_cpu.\load_store_unit.$procmux$3044_Y, Q = \lm32_cpu.load_store_unit.d_adr_o [3:2]).
Adding EN signal on $auto$opt_dff.cc:682:run$5292 ($sdff) from module tarjeta_luis (D = { $flatten\lm32_cpu.\load_store_unit.$procmux$3008_Y $flatten\lm32_cpu.\load_store_unit.$procmux$3022_Y }, Q = { \lm32_cpu.load_store_unit.d_adr_o [31:4] \lm32_cpu.load_store_unit.d_adr_o [1:0] }).
Adding SRST signal on $flatten\lm32_cpu.\load_store_unit.$procdff$4795 ($dff) from module tarjeta_luis (D = $flatten\lm32_cpu.\load_store_unit.$procmux$3175_Y, Q = \lm32_cpu.load_store_unit.d_dat_o, rval = 0).
Adding EN signal on $auto$opt_dff.cc:682:run$5309 ($sdff) from module tarjeta_luis (D = \lm32_cpu.load_store_unit.store_data_m, Q = \lm32_cpu.load_store_unit.d_dat_o).
Adding SRST signal on $flatten\lm32_cpu.\load_store_unit.$procdff$4794 ($dff) from module tarjeta_luis (D = $flatten\lm32_cpu.\load_store_unit.$procmux$3191_Y, Q = \lm32_cpu.load_store_unit.stall_wb_load, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5319 ($sdff) from module tarjeta_luis (D = $flatten\lm32_cpu.\load_store_unit.$procmux$3191_Y, Q = \lm32_cpu.load_store_unit.stall_wb_load).
Adding SRST signal on $flatten\lm32_cpu.\load_store_unit.$procdff$4793 ($dff) from module tarjeta_luis (D = $flatten\lm32_cpu.\load_store_unit.$procmux$2972_Y, Q = \lm32_cpu.load_store_unit.wb_select_m, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5331 ($sdff) from module tarjeta_luis (D = \lm32_cpu.load_store_unit.wb_select_x, Q = \lm32_cpu.load_store_unit.wb_select_m).
Adding SRST signal on $flatten\lm32_cpu.\load_store_unit.$procdff$4792 ($dff) from module tarjeta_luis (D = $flatten\lm32_cpu.\load_store_unit.$procmux$2977_Y, Q = \lm32_cpu.load_store_unit.dcache_select_m, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5333 ($sdff) from module tarjeta_luis (D = \lm32_cpu.load_store_unit.dcache_select_x, Q = \lm32_cpu.load_store_unit.dcache_select_m).
Adding SRST signal on $flatten\lm32_cpu.\load_store_unit.$procdff$4791 ($dff) from module tarjeta_luis (D = $flatten\lm32_cpu.\load_store_unit.$procmux$2982_Y, Q = \lm32_cpu.load_store_unit.byte_enable_m, rval = 4'0000).
Adding EN signal on $auto$opt_dff.cc:682:run$5335 ($sdff) from module tarjeta_luis (D = \lm32_cpu.load_store_unit.byte_enable_x, Q = \lm32_cpu.load_store_unit.byte_enable_m).
Adding SRST signal on $flatten\lm32_cpu.\load_store_unit.$procdff$4790 ($dff) from module tarjeta_luis (D = $flatten\lm32_cpu.\load_store_unit.$procmux$2987_Y, Q = \lm32_cpu.load_store_unit.store_data_m, rval = 0).
Adding EN signal on $auto$opt_dff.cc:682:run$5337 ($sdff) from module tarjeta_luis (D = \lm32_cpu.load_store_unit.store_data_x, Q = \lm32_cpu.load_store_unit.store_data_m).
Adding SRST signal on $flatten\lm32_cpu.\load_store_unit.$procdff$4789 ($dff) from module tarjeta_luis (D = $flatten\lm32_cpu.\load_store_unit.$procmux$2992_Y, Q = \lm32_cpu.load_store_unit.sign_extend_m, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5339 ($sdff) from module tarjeta_luis (D = \lm32_cpu.sign_extend_x, Q = \lm32_cpu.load_store_unit.sign_extend_m).
Adding SRST signal on $flatten\lm32_cpu.\load_store_unit.$procdff$4788 ($dff) from module tarjeta_luis (D = $flatten\lm32_cpu.\load_store_unit.$procmux$2997_Y, Q = \lm32_cpu.load_store_unit.size_m, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:682:run$5341 ($sdff) from module tarjeta_luis (D = \lm32_cpu.size_x, Q = \lm32_cpu.load_store_unit.size_m).
Adding SRST signal on $flatten\lm32_cpu.\load_store_unit.$procdff$4787 ($dff) from module tarjeta_luis (D = \lm32_cpu.load_store_unit.data_m, Q = \lm32_cpu.load_store_unit.data_w, rval = 0).
Adding SRST signal on $flatten\lm32_cpu.\load_store_unit.$procdff$4786 ($dff) from module tarjeta_luis (D = \lm32_cpu.load_store_unit.sign_extend_m, Q = \lm32_cpu.load_store_unit.sign_extend_w, rval = 1'0).
Adding SRST signal on $flatten\lm32_cpu.\load_store_unit.$procdff$4785 ($dff) from module tarjeta_luis (D = \lm32_cpu.load_store_unit.size_m, Q = \lm32_cpu.load_store_unit.size_w, rval = 2'00).
Adding SRST signal on $flatten\lm32_cpu.\interrupt_unit.$procdff$4821 ($dff) from module tarjeta_luis (D = $flatten\lm32_cpu.\interrupt_unit.$procmux$3343_Y, Q = \lm32_cpu.interrupt_unit.im, rval = 0).
Adding EN signal on $auto$opt_dff.cc:682:run$5346 ($sdff) from module tarjeta_luis (D = \lm32_cpu.operand_1_x, Q = \lm32_cpu.interrupt_unit.im).
Adding SRST signal on $flatten\lm32_cpu.\interrupt_unit.$procdff$4820 ($dff) from module tarjeta_luis (D = $flatten\lm32_cpu.\interrupt_unit.$procmux$3358_Y, Q = \lm32_cpu.interrupt_unit.eie, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5356 ($sdff) from module tarjeta_luis (D = $flatten\lm32_cpu.\interrupt_unit.$procmux$3358_Y, Q = \lm32_cpu.interrupt_unit.eie).
Adding SRST signal on $flatten\lm32_cpu.\interrupt_unit.$procdff$4819 ($dff) from module tarjeta_luis (D = $flatten\lm32_cpu.\interrupt_unit.$procmux$3370_Y, Q = \lm32_cpu.interrupt_unit.ie, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5370 ($sdff) from module tarjeta_luis (D = $flatten\lm32_cpu.\interrupt_unit.$procmux$3368_Y, Q = \lm32_cpu.interrupt_unit.ie).
Adding EN signal on $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_tag_ram.$procdff$4752 ($dff) from module tarjeta_luis (D = \lm32_cpu.instruction_unit.pc_a [9:2], Q = \lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.ra).
Adding EN signal on $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_data_ram.$procdff$4748 ($dff) from module tarjeta_luis (D = \lm32_cpu.instruction_unit.pc_a [9:0], Q = \lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.ra).
Adding SRST signal on $flatten\lm32_cpu.\instruction_unit.\icache.$procdff$4761 ($dff) from module tarjeta_luis (D = \lm32_cpu.instruction_unit.icache.state [3], Q = \lm32_cpu.instruction_unit.icache.refilling, rval = 1'0).
Adding SRST signal on $flatten\lm32_cpu.\instruction_unit.\icache.$procdff$4760 ($dff) from module tarjeta_luis (D = $flatten\lm32_cpu.\instruction_unit.\icache.$procmux$2550_Y, Q = \lm32_cpu.instruction_unit.icache.flush_set, rval = 8'11111111).
Adding EN signal on $auto$opt_dff.cc:682:run$5383 ($sdff) from module tarjeta_luis (D = $flatten\lm32_cpu.\instruction_unit.\icache.$sub$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_icache.v:421$1733_Y, Q = \lm32_cpu.instruction_unit.icache.flush_set).
Adding EN signal on $flatten\lm32_cpu.\instruction_unit.\icache.$procdff$4759 ($dff) from module tarjeta_luis (D = $flatten\lm32_cpu.\instruction_unit.\icache.$0\refill_address[29:0], Q = \lm32_cpu.instruction_unit.icache.refill_address).
Adding SRST signal on $flatten\lm32_cpu.\instruction_unit.\icache.$procdff$4758 ($dff) from module tarjeta_luis (D = $flatten\lm32_cpu.\instruction_unit.\icache.$procmux$2571_Y, Q = \lm32_cpu.instruction_unit.icache.restart_request, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5392 ($sdff) from module tarjeta_luis (D = $flatten\lm32_cpu.\instruction_unit.\icache.$procmux$2571_Y, Q = \lm32_cpu.instruction_unit.icache.restart_request).
Adding SRST signal on $flatten\lm32_cpu.\instruction_unit.\icache.$procdff$4757 ($dff) from module tarjeta_luis (D = $flatten\lm32_cpu.\instruction_unit.\icache.$procmux$2583_Y, Q = \lm32_cpu.instruction_unit.icache.state, rval = 4'0001).
Adding EN signal on $auto$opt_dff.cc:682:run$5404 ($sdff) from module tarjeta_luis (D = $flatten\lm32_cpu.\instruction_unit.\icache.$procmux$2583_Y, Q = \lm32_cpu.instruction_unit.icache.state).
Adding SRST signal on $flatten\lm32_cpu.\instruction_unit.\icache.$procdff$4756 ($dff) from module tarjeta_luis (D = $flatten\lm32_cpu.\instruction_unit.\icache.$procmux$2537_Y, Q = \lm32_cpu.instruction_unit.icache.refill_offset, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:682:run$5418 ($sdff) from module tarjeta_luis (D = $flatten\lm32_cpu.\instruction_unit.\icache.$procmux$2537_Y, Q = \lm32_cpu.instruction_unit.icache.refill_offset).
Adding SRST signal on $flatten\lm32_cpu.\instruction_unit.$procdff$4784 ($dff) from module tarjeta_luis (D = \lm32_cpu.instruction_unit.pc_m, Q = \lm32_cpu.instruction_unit.pc_w, rval = 30'000000000000000000000000000000).
Adding SRST signal on $flatten\lm32_cpu.\instruction_unit.$procdff$4783 ($dff) from module tarjeta_luis (D = $flatten\lm32_cpu.\instruction_unit.$procmux$2802_Y, Q = \lm32_cpu.instruction_unit.pc_m, rval = 30'000000000000000000000000000000).
Adding EN signal on $auto$opt_dff.cc:682:run$5429 ($sdff) from module tarjeta_luis (D = \lm32_cpu.instruction_unit.pc_x, Q = \lm32_cpu.instruction_unit.pc_m).
Adding SRST signal on $flatten\lm32_cpu.\instruction_unit.$procdff$4782 ($dff) from module tarjeta_luis (D = $flatten\lm32_cpu.\instruction_unit.$procmux$2807_Y, Q = \lm32_cpu.instruction_unit.pc_x, rval = 30'000000000000000000000000000000).
Adding EN signal on $auto$opt_dff.cc:682:run$5431 ($sdff) from module tarjeta_luis (D = \lm32_cpu.instruction_unit.pc_d, Q = \lm32_cpu.instruction_unit.pc_x).
Adding SRST signal on $flatten\lm32_cpu.\instruction_unit.$procdff$4781 ($dff) from module tarjeta_luis (D = $flatten\lm32_cpu.\instruction_unit.$procmux$2812_Y, Q = \lm32_cpu.instruction_unit.pc_d, rval = 30'000000000000000000000000000000).
Adding EN signal on $auto$opt_dff.cc:682:run$5433 ($sdff) from module tarjeta_luis (D = \lm32_cpu.instruction_unit.pc_f, Q = \lm32_cpu.instruction_unit.pc_d).
Adding SRST signal on $flatten\lm32_cpu.\instruction_unit.$procdff$4780 ($dff) from module tarjeta_luis (D = $flatten\lm32_cpu.\instruction_unit.$procmux$2817_Y, Q = \lm32_cpu.instruction_unit.pc_f, rval = 30'111111111111111111111111111111).
Adding EN signal on $auto$opt_dff.cc:682:run$5435 ($sdff) from module tarjeta_luis (D = \lm32_cpu.instruction_unit.pc_a [9:0], Q = \lm32_cpu.instruction_unit.pc_f [9:0]).
Adding EN signal on $auto$opt_dff.cc:682:run$5435 ($sdff) from module tarjeta_luis (D = \lm32_cpu.instruction_unit.pc_a [29:10], Q = \lm32_cpu.instruction_unit.pc_f [29:10]).
Adding SRST signal on $flatten\lm32_cpu.\instruction_unit.$procdff$4779 ($dff) from module tarjeta_luis (D = $flatten\lm32_cpu.\instruction_unit.$procmux$2794_Y, Q = \lm32_cpu.instruction_unit.restart_address, rval = 30'000000000000000000000000000000).
Adding EN signal on $auto$opt_dff.cc:682:run$5444 ($sdff) from module tarjeta_luis (D = $flatten\lm32_cpu.\instruction_unit.$procmux$2794_Y, Q = \lm32_cpu.instruction_unit.restart_address).
Adding SRST signal on $flatten\lm32_cpu.\instruction_unit.$procdff$4778 ($dff) from module tarjeta_luis (D = $flatten\lm32_cpu.\instruction_unit.$procmux$2726_Y, Q = \lm32_cpu.instruction_unit.bus_error_f, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5448 ($sdff) from module tarjeta_luis (D = $flatten\lm32_cpu.\instruction_unit.$procmux$2721_Y, Q = \lm32_cpu.instruction_unit.bus_error_f).
Adding SRST signal on $flatten\lm32_cpu.\instruction_unit.$procdff$4777 ($dff) from module tarjeta_luis (D = $flatten\lm32_cpu.\instruction_unit.$procmux$2734_Y, Q = \lm32_cpu.instruction_unit.icache_refill_data, rval = 0).
Adding EN signal on $auto$opt_dff.cc:682:run$5456 ($sdff) from module tarjeta_luis (D = \lm32_cpu.instruction_unit.i_dat_i, Q = \lm32_cpu.instruction_unit.icache_refill_data).
Adding SRST signal on $flatten\lm32_cpu.\instruction_unit.$procdff$4776 ($dff) from module tarjeta_luis (D = $flatten\lm32_cpu.\instruction_unit.$procmux$2784_Y, Q = \lm32_cpu.instruction_unit.icache_refill_ready, rval = 1'0).
Adding SRST signal on $flatten\lm32_cpu.\instruction_unit.$procdff$4773 ($dff) from module tarjeta_luis (D = $flatten\lm32_cpu.\instruction_unit.$procmux$2766_Y, Q = \lm32_cpu.instruction_unit.i_stb_o, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5465 ($sdff) from module tarjeta_luis (D = $flatten\lm32_cpu.\instruction_unit.$procmux$2766_Y, Q = \lm32_cpu.instruction_unit.i_stb_o).
Adding SRST signal on $flatten\lm32_cpu.\instruction_unit.$procdff$4772 ($dff) from module tarjeta_luis (D = $flatten\lm32_cpu.\instruction_unit.$procmux$2778_Y, Q = \lm32_cpu.instruction_unit.i_cyc_o, rval = 1'0).
Adding SRST signal on $flatten\lm32_cpu.\instruction_unit.$procdff$4771 ($dff) from module tarjeta_luis (D = { $flatten\lm32_cpu.\instruction_unit.$procmux$2696_Y $flatten\lm32_cpu.\instruction_unit.$procmux$2714_Y $flatten\lm32_cpu.\instruction_unit.$procmux$2704_Y }, Q = \lm32_cpu.instruction_unit.i_adr_o, rval = 0).
Adding EN signal on $auto$opt_dff.cc:682:run$5476 ($sdff) from module tarjeta_luis (D = { \lm32_cpu.instruction_unit.icache.refill_address [29:2] 2'00 }, Q = { \lm32_cpu.instruction_unit.i_adr_o [31:4] \lm32_cpu.instruction_unit.i_adr_o [1:0] }).
Adding EN signal on $auto$opt_dff.cc:682:run$5476 ($sdff) from module tarjeta_luis (D = $flatten\lm32_cpu.\instruction_unit.$procmux$2714_Y, Q = \lm32_cpu.instruction_unit.i_adr_o [3:2]).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:744:run$5481 ($sdffe) from module tarjeta_luis.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:744:run$5481 ($sdffe) from module tarjeta_luis.
Adding SRST signal on $flatten\lm32_cpu.\instruction_unit.$procdff$4770 ($dff) from module tarjeta_luis (D = $flatten\lm32_cpu.\instruction_unit.$procmux$2683_Y, Q = \lm32_cpu.instruction_unit.instruction_d, rval = 0).
Adding EN signal on $auto$opt_dff.cc:682:run$5489 ($sdff) from module tarjeta_luis (D = \lm32_cpu.instruction_unit.icache_data_f, Q = \lm32_cpu.instruction_unit.instruction_d).
Adding SRST signal on $flatten\lm32_cpu.\instruction_unit.$procdff$4769 ($dff) from module tarjeta_luis (D = $flatten\lm32_cpu.\instruction_unit.$procmux$2688_Y, Q = \lm32_cpu.instruction_unit.bus_error_d, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5491 ($sdff) from module tarjeta_luis (D = \lm32_cpu.instruction_unit.bus_error_f, Q = \lm32_cpu.instruction_unit.bus_error_d).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4945 ($dff) from module tarjeta_luis (D = $flatten\lm32_cpu.$procmux$4521_Y, Q = \lm32_cpu.eba, rval = 23'00000000000000000000000).
Adding EN signal on $auto$opt_dff.cc:682:run$5493 ($sdff) from module tarjeta_luis (D = \lm32_cpu.operand_1_x [31:9], Q = \lm32_cpu.eba).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4944 ($dff) from module tarjeta_luis (D = $flatten\lm32_cpu.$add$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2549$1131_Y, Q = \lm32_cpu.cc, rval = 0).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4943 ($dff) from module tarjeta_luis (D = $flatten\lm32_cpu.$procmux$4513_Y, Q = \lm32_cpu.data_bus_error_seen, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5496 ($sdff) from module tarjeta_luis (D = 1'0, Q = \lm32_cpu.data_bus_error_seen).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:744:run$5497 ($sdffe) from module tarjeta_luis.
Adding SRST signal on $flatten\lm32_cpu.$procdff$4942 ($dff) from module tarjeta_luis (D = $flatten\lm32_cpu.$and$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2671$1173_Y, Q = \lm32_cpu.valid_w, rval = 1'0).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4941 ($dff) from module tarjeta_luis (D = $flatten\lm32_cpu.$procmux$4464_Y, Q = \lm32_cpu.valid_m, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5503 ($sdff) from module tarjeta_luis (D = $flatten\lm32_cpu.$procmux$4464_Y, Q = \lm32_cpu.valid_m).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4940 ($dff) from module tarjeta_luis (D = $flatten\lm32_cpu.$procmux$4478_Y, Q = \lm32_cpu.valid_x, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5507 ($sdff) from module tarjeta_luis (D = $flatten\lm32_cpu.$procmux$4478_Y, Q = \lm32_cpu.valid_x).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4939 ($dff) from module tarjeta_luis (D = $flatten\lm32_cpu.$procmux$4486_Y, Q = \lm32_cpu.valid_d, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5513 ($sdff) from module tarjeta_luis (D = $flatten\lm32_cpu.$and$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2652$1159_Y, Q = \lm32_cpu.valid_d).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4938 ($dff) from module tarjeta_luis (D = $flatten\lm32_cpu.$procmux$4497_Y, Q = \lm32_cpu.valid_f, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5515 ($sdff) from module tarjeta_luis (D = $flatten\lm32_cpu.$procmux$4497_Y, Q = \lm32_cpu.valid_f).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4937 ($dff) from module tarjeta_luis (D = \lm32_cpu.exception_m, Q = \lm32_cpu.exception_w, rval = 1'0).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4936 ($dff) from module tarjeta_luis (D = $flatten\lm32_cpu.$procmux$4176_Y, Q = \lm32_cpu.exception_m, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5520 ($sdff) from module tarjeta_luis (D = $flatten\lm32_cpu.$procmux$4174_Y, Q = \lm32_cpu.exception_m).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4935 ($dff) from module tarjeta_luis (D = $flatten\lm32_cpu.$procmux$4181_Y, Q = \lm32_cpu.condition_met_m, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5522 ($sdff) from module tarjeta_luis (D = \lm32_cpu.condition_met_x, Q = \lm32_cpu.condition_met_m).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4934 ($dff) from module tarjeta_luis (D = $flatten\lm32_cpu.$procmux$4186_Y, Q = \lm32_cpu.dflush_m, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5524 ($sdff) from module tarjeta_luis (D = \lm32_cpu.dflush_x, Q = \lm32_cpu.dflush_m).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4933 ($dff) from module tarjeta_luis (D = $flatten\lm32_cpu.$procmux$4191_Y, Q = \lm32_cpu.direction_x, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5526 ($sdff) from module tarjeta_luis (D = \lm32_cpu.instruction_unit.instruction_d [29], Q = \lm32_cpu.direction_x).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4932 ($dff) from module tarjeta_luis (D = $flatten\lm32_cpu.$procmux$4196_Y, Q = \lm32_cpu.logic_op_x, rval = 4'0000).
Adding EN signal on $auto$opt_dff.cc:682:run$5528 ($sdff) from module tarjeta_luis (D = \lm32_cpu.instruction_unit.instruction_d [29:26], Q = \lm32_cpu.logic_op_x).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4931 ($dff) from module tarjeta_luis (D = $flatten\lm32_cpu.$procmux$4201_Y, Q = \lm32_cpu.adder_op_x_n, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5530 ($sdff) from module tarjeta_luis (D = $flatten\lm32_cpu.$not$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2836$1179_Y, Q = \lm32_cpu.adder_op_x_n).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4930 ($dff) from module tarjeta_luis (D = $flatten\lm32_cpu.$procmux$4206_Y, Q = \lm32_cpu.adder_op_x, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5532 ($sdff) from module tarjeta_luis (D = \lm32_cpu.adder_op_d, Q = \lm32_cpu.adder_op_x).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4929 ($dff) from module tarjeta_luis (D = $flatten\lm32_cpu.$ternary$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2963$1196_Y, Q = \lm32_cpu.operand_w, rval = 0).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4928 ($dff) from module tarjeta_luis (D = $flatten\lm32_cpu.$procmux$4211_Y, Q = \lm32_cpu.operand_m, rval = 0).
Adding EN signal on $auto$opt_dff.cc:682:run$5535 ($sdff) from module tarjeta_luis (D = \lm32_cpu.x_result, Q = \lm32_cpu.operand_m).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4927 ($dff) from module tarjeta_luis (D = $flatten\lm32_cpu.$procmux$4216_Y, Q = \lm32_cpu.store_operand_x, rval = 0).
Adding EN signal on $auto$opt_dff.cc:682:run$5537 ($sdff) from module tarjeta_luis (D = \lm32_cpu.bypass_data_1, Q = \lm32_cpu.store_operand_x).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4926 ($dff) from module tarjeta_luis (D = $flatten\lm32_cpu.$procmux$4221_Y, Q = \lm32_cpu.operand_1_x, rval = 0).
Adding EN signal on $auto$opt_dff.cc:682:run$5539 ($sdff) from module tarjeta_luis (D = \lm32_cpu.d_result_1, Q = \lm32_cpu.operand_1_x).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4925 ($dff) from module tarjeta_luis (D = $flatten\lm32_cpu.$procmux$4226_Y, Q = \lm32_cpu.operand_0_x, rval = 0).
Adding EN signal on $auto$opt_dff.cc:682:run$5541 ($sdff) from module tarjeta_luis (D = \lm32_cpu.d_result_0, Q = \lm32_cpu.operand_0_x).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4924 ($dff) from module tarjeta_luis (D = $flatten\lm32_cpu.$procmux$4231_Y, Q = \lm32_cpu.memop_pc_w, rval = 30'000000000000000000000000000000).
Adding EN signal on $auto$opt_dff.cc:682:run$5543 ($sdff) from module tarjeta_luis (D = \lm32_cpu.instruction_unit.pc_m, Q = \lm32_cpu.memop_pc_w).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4923 ($dff) from module tarjeta_luis (D = $flatten\lm32_cpu.$procmux$4236_Y, Q = \lm32_cpu.data_bus_error_exception_m, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5545 ($sdff) from module tarjeta_luis (D = \lm32_cpu.data_bus_error_seen, Q = \lm32_cpu.data_bus_error_exception_m).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4922 ($dff) from module tarjeta_luis (D = $flatten\lm32_cpu.$procmux$4241_Y, Q = \lm32_cpu.bus_error_x, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5547 ($sdff) from module tarjeta_luis (D = \lm32_cpu.instruction_unit.bus_error_d, Q = \lm32_cpu.bus_error_x).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4921 ($dff) from module tarjeta_luis (D = $flatten\lm32_cpu.$procmux$4246_Y, Q = \lm32_cpu.csr_write_enable_x, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5549 ($sdff) from module tarjeta_luis (D = \lm32_cpu.csr_write_enable_d, Q = \lm32_cpu.csr_write_enable_x).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4919 ($dff) from module tarjeta_luis (D = $flatten\lm32_cpu.$procmux$4256_Y, Q = \lm32_cpu.eret_x, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5551 ($sdff) from module tarjeta_luis (D = \lm32_cpu.eret_d, Q = \lm32_cpu.eret_x).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4918 ($dff) from module tarjeta_luis (D = $flatten\lm32_cpu.$procmux$4261_Y, Q = \lm32_cpu.scall_x, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5553 ($sdff) from module tarjeta_luis (D = \lm32_cpu.scall_d, Q = \lm32_cpu.scall_x).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4917 ($dff) from module tarjeta_luis (D = $flatten\lm32_cpu.$procmux$4266_Y, Q = \lm32_cpu.condition_x, rval = 3'000).
Adding EN signal on $auto$opt_dff.cc:682:run$5555 ($sdff) from module tarjeta_luis (D = \lm32_cpu.instruction_unit.instruction_d [28:26], Q = \lm32_cpu.condition_x).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4916 ($dff) from module tarjeta_luis (D = $flatten\lm32_cpu.$procmux$4271_Y, Q = \lm32_cpu.csr_x, rval = 3'000).
Adding EN signal on $auto$opt_dff.cc:682:run$5557 ($sdff) from module tarjeta_luis (D = \lm32_cpu.instruction_unit.instruction_d [23:21], Q = \lm32_cpu.csr_x).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4915 ($dff) from module tarjeta_luis (D = \lm32_cpu.write_idx_m, Q = \lm32_cpu.write_idx_w, rval = 5'00000).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4914 ($dff) from module tarjeta_luis (D = $flatten\lm32_cpu.$procmux$4279_Y, Q = \lm32_cpu.write_idx_m, rval = 5'00000).
Adding EN signal on $auto$opt_dff.cc:682:run$5560 ($sdff) from module tarjeta_luis (D = $flatten\lm32_cpu.$procmux$4277_Y, Q = \lm32_cpu.write_idx_m).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4913 ($dff) from module tarjeta_luis (D = $flatten\lm32_cpu.$procmux$4284_Y, Q = \lm32_cpu.write_idx_x, rval = 5'00000).
Adding EN signal on $auto$opt_dff.cc:682:run$5562 ($sdff) from module tarjeta_luis (D = \lm32_cpu.write_idx_d, Q = \lm32_cpu.write_idx_x).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4912 ($dff) from module tarjeta_luis (D = \lm32_cpu.write_enable_m, Q = \lm32_cpu.write_enable_w, rval = 1'0).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4911 ($dff) from module tarjeta_luis (D = $flatten\lm32_cpu.$procmux$4289_Y, Q = \lm32_cpu.write_enable_m, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5565 ($sdff) from module tarjeta_luis (D = $flatten\lm32_cpu.$ternary$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2936$1186_Y, Q = \lm32_cpu.write_enable_m).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4910 ($dff) from module tarjeta_luis (D = $flatten\lm32_cpu.$procmux$4294_Y, Q = \lm32_cpu.write_enable_x, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5567 ($sdff) from module tarjeta_luis (D = \lm32_cpu.write_enable_d, Q = \lm32_cpu.write_enable_x).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4909 ($dff) from module tarjeta_luis (D = $flatten\lm32_cpu.$procmux$4299_Y, Q = \lm32_cpu.sign_extend_x, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5569 ($sdff) from module tarjeta_luis (D = \lm32_cpu.instruction_unit.instruction_d [28], Q = \lm32_cpu.sign_extend_x).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4908 ($dff) from module tarjeta_luis (D = $flatten\lm32_cpu.$procmux$4304_Y, Q = \lm32_cpu.m_bypass_enable_m, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5571 ($sdff) from module tarjeta_luis (D = \lm32_cpu.m_bypass_enable_x, Q = \lm32_cpu.m_bypass_enable_m).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4907 ($dff) from module tarjeta_luis (D = $flatten\lm32_cpu.$procmux$4309_Y, Q = \lm32_cpu.m_bypass_enable_x, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5573 ($sdff) from module tarjeta_luis (D = \lm32_cpu.m_bypass_enable_d, Q = \lm32_cpu.m_bypass_enable_x).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4906 ($dff) from module tarjeta_luis (D = $flatten\lm32_cpu.$procmux$4314_Y, Q = \lm32_cpu.x_bypass_enable_x, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5575 ($sdff) from module tarjeta_luis (D = \lm32_cpu.decoder.x_bypass_enable, Q = \lm32_cpu.x_bypass_enable_x).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4905 ($dff) from module tarjeta_luis (D = \lm32_cpu.w_result_sel_mul_m, Q = \lm32_cpu.w_result_sel_mul_w, rval = 1'0).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4904 ($dff) from module tarjeta_luis (D = $flatten\lm32_cpu.$procmux$4322_Y, Q = \lm32_cpu.w_result_sel_mul_m, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5578 ($sdff) from module tarjeta_luis (D = $flatten\lm32_cpu.$procmux$4320_Y, Q = \lm32_cpu.w_result_sel_mul_m).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4903 ($dff) from module tarjeta_luis (D = $flatten\lm32_cpu.$procmux$4327_Y, Q = \lm32_cpu.w_result_sel_mul_x, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5580 ($sdff) from module tarjeta_luis (D = \lm32_cpu.w_result_sel_mul_d, Q = \lm32_cpu.w_result_sel_mul_x).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4902 ($dff) from module tarjeta_luis (D = \lm32_cpu.w_result_sel_load_m, Q = \lm32_cpu.w_result_sel_load_w, rval = 1'0).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4901 ($dff) from module tarjeta_luis (D = $flatten\lm32_cpu.$procmux$4335_Y, Q = \lm32_cpu.w_result_sel_load_m, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5583 ($sdff) from module tarjeta_luis (D = $flatten\lm32_cpu.$procmux$4333_Y, Q = \lm32_cpu.w_result_sel_load_m).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4900 ($dff) from module tarjeta_luis (D = $flatten\lm32_cpu.$procmux$4340_Y, Q = \lm32_cpu.w_result_sel_load_x, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5585 ($sdff) from module tarjeta_luis (D = \lm32_cpu.decoder.load, Q = \lm32_cpu.w_result_sel_load_x).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4899 ($dff) from module tarjeta_luis (D = $flatten\lm32_cpu.$procmux$4345_Y, Q = \lm32_cpu.m_result_sel_shift_m, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5587 ($sdff) from module tarjeta_luis (D = \lm32_cpu.m_result_sel_shift_x, Q = \lm32_cpu.m_result_sel_shift_m).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4898 ($dff) from module tarjeta_luis (D = $flatten\lm32_cpu.$procmux$4350_Y, Q = \lm32_cpu.m_result_sel_shift_x, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5589 ($sdff) from module tarjeta_luis (D = \lm32_cpu.decoder.shift, Q = \lm32_cpu.m_result_sel_shift_x).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4897 ($dff) from module tarjeta_luis (D = $flatten\lm32_cpu.$procmux$4355_Y, Q = \lm32_cpu.m_result_sel_compare_m, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5591 ($sdff) from module tarjeta_luis (D = \lm32_cpu.m_result_sel_compare_x, Q = \lm32_cpu.m_result_sel_compare_m).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4896 ($dff) from module tarjeta_luis (D = $flatten\lm32_cpu.$procmux$4360_Y, Q = \lm32_cpu.m_result_sel_compare_x, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5593 ($sdff) from module tarjeta_luis (D = \lm32_cpu.decoder.cmp, Q = \lm32_cpu.m_result_sel_compare_x).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4895 ($dff) from module tarjeta_luis (D = $flatten\lm32_cpu.$procmux$4365_Y, Q = \lm32_cpu.x_result_sel_add_x, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5595 ($sdff) from module tarjeta_luis (D = \lm32_cpu.x_result_sel_add_d, Q = \lm32_cpu.x_result_sel_add_x).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4893 ($dff) from module tarjeta_luis (D = $flatten\lm32_cpu.$procmux$4375_Y, Q = \lm32_cpu.x_result_sel_sext_x, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5597 ($sdff) from module tarjeta_luis (D = \lm32_cpu.x_result_sel_sext_d, Q = \lm32_cpu.x_result_sel_sext_x).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4892 ($dff) from module tarjeta_luis (D = $flatten\lm32_cpu.$procmux$4380_Y, Q = \lm32_cpu.x_result_sel_mc_arith_x, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5599 ($sdff) from module tarjeta_luis (D = \lm32_cpu.x_result_sel_mc_arith_d, Q = \lm32_cpu.x_result_sel_mc_arith_x).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4891 ($dff) from module tarjeta_luis (D = $flatten\lm32_cpu.$procmux$4385_Y, Q = \lm32_cpu.x_result_sel_csr_x, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5601 ($sdff) from module tarjeta_luis (D = \lm32_cpu.x_result_sel_csr_d, Q = \lm32_cpu.x_result_sel_csr_x).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4890 ($dff) from module tarjeta_luis (D = $flatten\lm32_cpu.$procmux$4390_Y, Q = \lm32_cpu.branch_target_m, rval = 30'000000000000000000000000000000).
Adding EN signal on $auto$opt_dff.cc:682:run$5603 ($sdff) from module tarjeta_luis (D = $flatten\lm32_cpu.$ternary$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2924$1184_Y, Q = \lm32_cpu.branch_target_m).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4889 ($dff) from module tarjeta_luis (D = $flatten\lm32_cpu.$procmux$4395_Y, Q = \lm32_cpu.branch_target_x, rval = 30'000000000000000000000000000000).
Adding EN signal on $auto$opt_dff.cc:682:run$5605 ($sdff) from module tarjeta_luis (D = $flatten\lm32_cpu.$ternary$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2800$1178_Y, Q = \lm32_cpu.branch_target_x).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4888 ($dff) from module tarjeta_luis (D = $flatten\lm32_cpu.$procmux$4400_Y, Q = \lm32_cpu.branch_predict_taken_m, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5607 ($sdff) from module tarjeta_luis (D = \lm32_cpu.branch_predict_taken_x, Q = \lm32_cpu.branch_predict_taken_m).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4887 ($dff) from module tarjeta_luis (D = $flatten\lm32_cpu.$procmux$4405_Y, Q = \lm32_cpu.branch_predict_m, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5609 ($sdff) from module tarjeta_luis (D = \lm32_cpu.branch_predict_x, Q = \lm32_cpu.branch_predict_m).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4886 ($dff) from module tarjeta_luis (D = $flatten\lm32_cpu.$procmux$4410_Y, Q = \lm32_cpu.branch_m, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5611 ($sdff) from module tarjeta_luis (D = \lm32_cpu.branch_x, Q = \lm32_cpu.branch_m).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4885 ($dff) from module tarjeta_luis (D = $flatten\lm32_cpu.$procmux$4415_Y, Q = \lm32_cpu.branch_predict_taken_x, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5613 ($sdff) from module tarjeta_luis (D = \lm32_cpu.branch_predict_taken_d, Q = \lm32_cpu.branch_predict_taken_x).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4884 ($dff) from module tarjeta_luis (D = $flatten\lm32_cpu.$procmux$4420_Y, Q = \lm32_cpu.branch_predict_x, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5615 ($sdff) from module tarjeta_luis (D = \lm32_cpu.branch_predict_d, Q = \lm32_cpu.branch_predict_x).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4883 ($dff) from module tarjeta_luis (D = $flatten\lm32_cpu.$procmux$4425_Y, Q = \lm32_cpu.branch_x, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5617 ($sdff) from module tarjeta_luis (D = \lm32_cpu.branch_d, Q = \lm32_cpu.branch_x).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4882 ($dff) from module tarjeta_luis (D = $flatten\lm32_cpu.$procmux$4430_Y, Q = \lm32_cpu.size_x, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:682:run$5619 ($sdff) from module tarjeta_luis (D = \lm32_cpu.instruction_unit.instruction_d [27:26], Q = \lm32_cpu.size_x).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4881 ($dff) from module tarjeta_luis (D = $flatten\lm32_cpu.$procmux$4435_Y, Q = \lm32_cpu.store_m, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5621 ($sdff) from module tarjeta_luis (D = \lm32_cpu.store_x, Q = \lm32_cpu.store_m).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4880 ($dff) from module tarjeta_luis (D = $flatten\lm32_cpu.$procmux$4440_Y, Q = \lm32_cpu.store_x, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5623 ($sdff) from module tarjeta_luis (D = \lm32_cpu.decoder.store, Q = \lm32_cpu.store_x).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4879 ($dff) from module tarjeta_luis (D = $flatten\lm32_cpu.$procmux$4445_Y, Q = \lm32_cpu.load_m, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5625 ($sdff) from module tarjeta_luis (D = \lm32_cpu.load_x, Q = \lm32_cpu.load_m).
Adding SRST signal on $flatten\lm32_cpu.$procdff$4878 ($dff) from module tarjeta_luis (D = $flatten\lm32_cpu.$procmux$4450_Y, Q = \lm32_cpu.load_x, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$5627 ($sdff) from module tarjeta_luis (D = \lm32_cpu.decoder.load, Q = \lm32_cpu.load_x).
Adding EN signal on $flatten\led_control.\Ram2.$procdff$4826 ($dff) from module tarjeta_luis (D = $flatten\led_control.\Ram2.$memrd$\ext_mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/ram/ram.v:22$1300_DATA, Q = \led_control.Ram2.o_valor).
Adding EN signal on $flatten\led_control.\Ram1.$procdff$4822 ($dff) from module tarjeta_luis (D = $flatten\led_control.\Ram1.$memrd$\ext_mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/ram/ram.v:22$1311_DATA, Q = \led_control.Ram1.o_valor).
Adding EN signal on $flatten\led_control.$procdff$4874 ($dff) from module tarjeta_luis (D = $flatten\led_control.$not$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:160$1219_Y, Q = \led_control.ram2Select).
Adding EN signal on $flatten\led_control.$procdff$4873 ($dff) from module tarjeta_luis (D = \led_control.ram2Select, Q = \led_control.ram1Select).
Adding EN signal on $flatten\led_control.$procdff$4871 ($dff) from module tarjeta_luis (D = $flatten\led_control.$not$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:162$1220_Y, Q = \led_control.requireData).
Adding EN signal on $flatten\led_control.$procdff$4870 ($dff) from module tarjeta_luis (D = $flatten\led_control.$not$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:163$1221_Y, Q = \led_control.led).
Adding EN signal on $flatten\led_control.$procdff$4868 ($dff) from module tarjeta_luis (D = $flatten\led_control.$0\cleanColumns[0:0], Q = \led_control.cleanColumns).
Adding EN signal on $flatten\led_control.$procdff$4855 ($dff) from module tarjeta_luis (D = $flatten\led_control.$0\pixels_to_shift[35:0], Q = \led_control.pixels_to_shift).
Adding EN signal on $flatten\led_control.$procdff$4854 ($dff) from module tarjeta_luis (D = $flatten\led_control.$0\state[2:0], Q = \led_control.state).
Adding EN signal on $flatten\led_control.$procdff$4853 ($dff) from module tarjeta_luis (D = $flatten\led_control.$procmux$4002_Y, Q = \led_control.counter).
Adding SRST signal on $auto$opt_dff.cc:744:run$5658 ($dffe) from module tarjeta_luis (D = $flatten\led_control.$add$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:277$1259_Y [3:0], Q = \led_control.counter, rval = 4'0001).
Adding EN signal on $flatten\led_control.$procdff$4840 ($dff) from module tarjeta_luis (D = $flatten\led_control.$procmux$4011_Y, Q = \led_control.w_o_row_select).
Adding SRST signal on $auto$opt_dff.cc:744:run$5660 ($dffe) from module tarjeta_luis (D = $flatten\led_control.$add$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:247$1256_Y [4:0], Q = \led_control.w_o_row_select, rval = 5'00000).
Adding EN signal on $flatten\led_control.$procdff$4839 ($dff) from module tarjeta_luis (D = { $flatten\led_control.$ternary$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:211$1253_Y $flatten\led_control.$ternary$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:210$1251_Y }, Q = \led_control.data_b2).
Adding EN signal on $flatten\led_control.$procdff$4838 ($dff) from module tarjeta_luis (D = { $flatten\led_control.$ternary$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:209$1249_Y $flatten\led_control.$ternary$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:208$1247_Y }, Q = \led_control.data_g2).
Adding EN signal on $flatten\led_control.$procdff$4837 ($dff) from module tarjeta_luis (D = { $flatten\led_control.$ternary$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:207$1245_Y $flatten\led_control.$ternary$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:206$1243_Y }, Q = \led_control.data_r2).
Adding EN signal on $flatten\led_control.$procdff$4836 ($dff) from module tarjeta_luis (D = { $flatten\led_control.$ternary$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:204$1241_Y $flatten\led_control.$ternary$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:203$1239_Y }, Q = \led_control.data_b).
Adding EN signal on $flatten\led_control.$procdff$4835 ($dff) from module tarjeta_luis (D = { $flatten\led_control.$ternary$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:202$1237_Y $flatten\led_control.$ternary$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:201$1235_Y }, Q = \led_control.data_g).
Adding EN signal on $flatten\led_control.$procdff$4834 ($dff) from module tarjeta_luis (D = { $flatten\led_control.$ternary$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:200$1233_Y $flatten\led_control.$ternary$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:199$1231_Y }, Q = \led_control.data_r).
Adding EN signal on $flatten\led_control.$procdff$4833 ($dff) from module tarjeta_luis (D = $flatten\led_control.$add$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:178$1227_Y [11:0], Q = \led_control.addrRead).
Adding EN signal on $flatten\led_control.$procdff$4832 ($dff) from module tarjeta_luis (D = $flatten\led_control.$0\o_data_latch[0:0], Q = \led_control.o_data_latch).
Adding EN signal on $flatten\led_control.$procdff$4831 ($dff) from module tarjeta_luis (D = $flatten\led_control.$procmux$4120_Y, Q = \led_control.o_data_clock).
Adding EN signal on $flatten\led_control.$procdff$4830 ($dff) from module tarjeta_luis (D = $flatten\led_control.$0\o_data_blank[0:0], Q = \led_control.o_data_blank).

23.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tarjeta_luis..
Removed 382 unused cells and 376 unused wires.

23.14.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module tarjeta_luis.

23.14.9. Rerunning OPT passes. (Maybe there is more to do..)

23.14.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tarjeta_luis..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

23.14.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tarjeta_luis.
Performed a total of 0 changes.

23.14.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tarjeta_luis'.
Removed a total of 54 cells.

23.14.13. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:744:run$5546 ($sdffe) from module tarjeta_luis.

23.14.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tarjeta_luis..
Removed 0 unused cells and 55 unused wires.

23.14.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module tarjeta_luis.

23.14.16. Rerunning OPT passes. (Maybe there is more to do..)

23.14.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tarjeta_luis..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

23.14.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tarjeta_luis.
Performed a total of 0 changes.

23.14.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tarjeta_luis'.
Removed a total of 0 cells.

23.14.20. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$opt_dff.cc:682:run$5534 ($sdff) from module tarjeta_luis (D = \lm32_cpu.m_result [1:0], Q = \lm32_cpu.operand_w [1:0], rval = 2'00).

23.14.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tarjeta_luis..
Removed 3 unused cells and 4 unused wires.

23.14.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module tarjeta_luis.

23.14.23. Rerunning OPT passes. (Maybe there is more to do..)

23.14.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tarjeta_luis..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

23.14.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tarjeta_luis.
Performed a total of 0 changes.

23.14.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tarjeta_luis'.
Removed a total of 0 cells.

23.14.27. Executing OPT_DFF pass (perform DFF optimizations).

23.14.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tarjeta_luis..

23.14.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module tarjeta_luis.

23.14.30. Finished OPT passes. (There is nothing left to do.)

23.15. Executing WREDUCE pass (reducing word size of cells).
Removed top 20 address bits (of 32) from memory init port tarjeta_luis.$flatten\led_control.\Ram1.$meminit$\ext_mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/ram/ram.v:0$1315 (led_control.Ram1.ext_mem).
Removed top 20 address bits (of 32) from memory init port tarjeta_luis.$flatten\led_control.\Ram2.$meminit$\ext_mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/ram/ram.v:0$1304 (led_control.Ram2.ext_mem).
Removed top 26 address bits (of 32) from memory init port tarjeta_luis.$meminit$\mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:0$624 (mem).
Removed top 19 address bits (of 32) from memory init port tarjeta_luis.$meminit$\rom$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:0$623 (rom).
Removed cell tarjeta_luis.$procmux$1784 ($mux).
Removed cell tarjeta_luis.$procmux$1787 ($mux).
Removed cell tarjeta_luis.$procmux$1795 ($mux).
Removed cell tarjeta_luis.$procmux$1798 ($mux).
Removed top 1 bits (of 2) from port B of cell tarjeta_luis.$auto$opt_dff.cc:198:make_patterns_logic$5327 ($ne).
Removed cell tarjeta_luis.$procmux$1804 ($mux).
Removed cell tarjeta_luis.$procmux$1807 ($mux).
Removed cell tarjeta_luis.$procmux$1813 ($mux).
Removed cell tarjeta_luis.$procmux$1816 ($mux).
Removed cell tarjeta_luis.$procmux$1822 ($mux).
Removed cell tarjeta_luis.$procmux$1825 ($mux).
Removed cell tarjeta_luis.$procmux$1831 ($mux).
Removed cell tarjeta_luis.$procmux$1834 ($mux).
Removed cell tarjeta_luis.$procmux$1840 ($mux).
Removed cell tarjeta_luis.$procmux$1843 ($mux).
Removed cell tarjeta_luis.$procmux$1849 ($mux).
Removed cell tarjeta_luis.$procmux$1852 ($mux).
Removed cell tarjeta_luis.$procmux$1858 ($mux).
Removed cell tarjeta_luis.$procmux$1861 ($mux).
Removed cell tarjeta_luis.$procmux$1867 ($mux).
Removed cell tarjeta_luis.$procmux$1870 ($mux).
Removed top 6 bits (of 9) from port B of cell tarjeta_luis.$procmux$1903_CMP0 ($eq).
Removed top 24 bits (of 32) from mux cell tarjeta_luis.$procmux$1902 ($pmux).
Removed top 6 bits (of 9) from port B of cell tarjeta_luis.$procmux$1904_CMP0 ($eq).
Removed top 6 bits (of 9) from port B of cell tarjeta_luis.$procmux$1905_CMP0 ($eq).
Removed top 6 bits (of 9) from port B of cell tarjeta_luis.$procmux$1906_CMP0 ($eq).
Removed top 7 bits (of 9) from port B of cell tarjeta_luis.$procmux$1907_CMP0 ($eq).
Removed top 7 bits (of 9) from port B of cell tarjeta_luis.$procmux$1908_CMP0 ($eq).
Removed top 8 bits (of 9) from port B of cell tarjeta_luis.$procmux$1909_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell tarjeta_luis.$auto$opt_dff.cc:198:make_patterns_logic$5412 ($ne).
Removed top 5 bits (of 9) from port B of cell tarjeta_luis.$procmux$1955_CMP0 ($eq).
Removed cell tarjeta_luis.$procmux$1968 ($mux).
Removed top 1 bits (of 3) from port B of cell tarjeta_luis.$auto$opt_dff.cc:198:make_patterns_logic$5396 ($ne).
Removed cell tarjeta_luis.$procmux$2082 ($mux).
Removed cell tarjeta_luis.$procmux$2116 ($mux).
Removed cell tarjeta_luis.$procmux$2119 ($mux).
Removed cell tarjeta_luis.$procmux$2125 ($mux).
Removed cell tarjeta_luis.$procmux$2140 ($mux).
Removed cell tarjeta_luis.$procmux$2143 ($mux).
Removed cell tarjeta_luis.$procmux$2149 ($mux).
Removed cell tarjeta_luis.$procmux$2170 ($mux).
Removed top 24 bits (of 32) from mux cell tarjeta_luis.$procmux$2330 ($mux).
Removed top 2 bits (of 4) from port B of cell tarjeta_luis.$auto$opt_dff.cc:198:make_patterns_logic$5323 ($ne).
Removed top 2 bits (of 10) from FF cell tarjeta_luis.$auto$opt_dff.cc:744:run$5125 ($dffe).
Removed top 2 bits (of 10) from FF cell tarjeta_luis.$auto$opt_dff.cc:744:run$5124 ($dffe).
Removed cell tarjeta_luis.$auto$opt_dff.cc:682:run$4985 ($sdff).
Removed top 24 bits (of 32) from FF cell tarjeta_luis.$auto$opt_dff.cc:682:run$4982 ($sdff).
Removed cell tarjeta_luis.$flatten\led_control.\Ram2.$procmux$3398 ($mux).
Removed cell tarjeta_luis.$flatten\led_control.\Ram2.$procmux$3401 ($mux).
Removed cell tarjeta_luis.$flatten\led_control.\Ram1.$procmux$3387 ($mux).
Removed cell tarjeta_luis.$flatten\led_control.\Ram1.$procmux$3390 ($mux).
Removed cell tarjeta_luis.$flatten\led_control.$procmux$3997 ($mux).
Removed top 2 bits (of 3) from port B of cell tarjeta_luis.$flatten\led_control.$procmux$3995_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell tarjeta_luis.$flatten\led_control.$procmux$3994_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell tarjeta_luis.$flatten\led_control.$procmux$3993_CMP0 ($eq).
Removed cell tarjeta_luis.$flatten\led_control.$procmux$3982 ($mux).
Removed cell tarjeta_luis.$flatten\led_control.$procmux$3980 ($mux).
Removed cell tarjeta_luis.$flatten\led_control.$procmux$3408 ($mux).
Removed top 31 bits (of 32) from port B of cell tarjeta_luis.$flatten\led_control.$add$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:277$1259 ($add).
Removed top 28 bits (of 32) from port Y of cell tarjeta_luis.$flatten\led_control.$add$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:277$1259 ($add).
Removed top 1 bits (of 4) from port B of cell tarjeta_luis.$flatten\led_control.$eq$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:274$1258 ($eq).
Removed top 31 bits (of 32) from port B of cell tarjeta_luis.$flatten\led_control.$add$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:247$1256 ($add).
Removed top 27 bits (of 32) from port Y of cell tarjeta_luis.$flatten\led_control.$add$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:247$1256 ($add).
Removed top 31 bits (of 32) from port B of cell tarjeta_luis.$flatten\led_control.$add$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:224$1254 ($add).
Removed top 1 bits (of 4) from port B of cell tarjeta_luis.$flatten\led_control.$le$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:211$1252 ($le).
Removed top 1 bits (of 4) from port B of cell tarjeta_luis.$flatten\led_control.$le$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:210$1250 ($le).
Removed top 1 bits (of 4) from port B of cell tarjeta_luis.$flatten\led_control.$le$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:209$1248 ($le).
Removed top 1 bits (of 4) from port B of cell tarjeta_luis.$flatten\led_control.$le$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:208$1246 ($le).
Removed top 1 bits (of 4) from port B of cell tarjeta_luis.$flatten\led_control.$le$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:207$1244 ($le).
Removed top 1 bits (of 4) from port B of cell tarjeta_luis.$flatten\led_control.$le$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:206$1242 ($le).
Removed top 1 bits (of 4) from port B of cell tarjeta_luis.$flatten\led_control.$le$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:204$1240 ($le).
Removed top 1 bits (of 4) from port B of cell tarjeta_luis.$flatten\led_control.$le$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:203$1238 ($le).
Removed top 1 bits (of 4) from port B of cell tarjeta_luis.$flatten\led_control.$le$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:202$1236 ($le).
Removed top 1 bits (of 4) from port B of cell tarjeta_luis.$flatten\led_control.$le$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:201$1234 ($le).
Removed top 1 bits (of 4) from port B of cell tarjeta_luis.$flatten\led_control.$le$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:200$1232 ($le).
Removed top 1 bits (of 4) from port B of cell tarjeta_luis.$flatten\led_control.$le$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:199$1230 ($le).
Removed top 24 bits (of 32) from port B of cell tarjeta_luis.$flatten\led_control.$ne$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:196$1228 ($ne).
Removed top 24 bits (of 36) from port Y of cell tarjeta_luis.$flatten\led_control.$add$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:178$1227 ($add).
Removed top 24 bits (of 36) from port A of cell tarjeta_luis.$flatten\led_control.$add$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:178$1227 ($add).
Removed top 24 bits (of 36) from port B of cell tarjeta_luis.$flatten\led_control.$add$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:178$1227 ($add).
Removed top 24 bits (of 31) from port Y of cell tarjeta_luis.$flatten\led_control.$mul$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:178$1226 ($mul).
Removed top 24 bits (of 27) from port A of cell tarjeta_luis.$flatten\led_control.$mul$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:178$1225 ($mul).
Removed top 31 bits (of 32) from port B of cell tarjeta_luis.$flatten\led_control.$add$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:178$1224 ($add).
Removed top 30 bits (of 36) from port Y of cell tarjeta_luis.$flatten\led_control.$add$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:178$1224 ($add).
Removed top 31 bits (of 32) from port B of cell tarjeta_luis.$flatten\led_control.$sub$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:165$1222 ($sub).
Removed top 2 bits (of 32) from port Y of cell tarjeta_luis.$flatten\led_control.$sub$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:165$1222 ($sub).
Removed top 1 bits (of 2) from port B of cell tarjeta_luis.$auto$opt_dff.cc:198:make_patterns_logic$5279 ($ne).
Removed top 2 bits (of 3) from port B of cell tarjeta_luis.$auto$opt_dff.cc:198:make_patterns_logic$5198 ($ne).
Removed top 1 bits (of 2) from port B of cell tarjeta_luis.$auto$opt_dff.cc:198:make_patterns_logic$5206 ($ne).
Removed top 1 bits (of 3) from port B of cell tarjeta_luis.$auto$opt_dff.cc:198:make_patterns_logic$5214 ($ne).
Removed top 2 bits (of 3) from port B of cell tarjeta_luis.$auto$opt_dff.cc:198:make_patterns_logic$5232 ($ne).
Removed top 1 bits (of 2) from port B of cell tarjeta_luis.$auto$opt_dff.cc:198:make_patterns_logic$5230 ($ne).
Removed top 2 bits (of 4) from port B of cell tarjeta_luis.$auto$opt_dff.cc:198:make_patterns_logic$5169 ($ne).
Removed cell tarjeta_luis.$flatten\lm32_cpu.\interrupt_unit.$procmux$3348 ($mux).
Removed cell tarjeta_luis.$flatten\lm32_cpu.\interrupt_unit.$procmux$3350 ($mux).
Removed cell tarjeta_luis.$flatten\lm32_cpu.\interrupt_unit.$procmux$3353 ($mux).
Removed cell tarjeta_luis.$flatten\lm32_cpu.\interrupt_unit.$procmux$3355 ($mux).
Removed cell tarjeta_luis.$flatten\lm32_cpu.\interrupt_unit.$procmux$3363 ($mux).
Removed cell tarjeta_luis.$flatten\lm32_cpu.\interrupt_unit.$procmux$3365 ($mux).
Removed top 1 bits (of 33) from port A of cell tarjeta_luis.$flatten\lm32_cpu.\mc_arithmetic.$sub$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_mc_arithmetic.v:156$1330 ($sub).
Removed top 1 bits (of 3) from port B of cell tarjeta_luis.$flatten\lm32_cpu.\mc_arithmetic.$procmux$3255_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell tarjeta_luis.$flatten\lm32_cpu.\mc_arithmetic.$procmux$3258_CMP0 ($eq).
Removed cell tarjeta_luis.$flatten\lm32_cpu.\mc_arithmetic.$procmux$3265 ($mux).
Removed top 31 bits (of 32) from mux cell tarjeta_luis.$flatten\lm32_cpu.\mc_arithmetic.$procmux$3281 ($mux).
Removed cell tarjeta_luis.$flatten\lm32_cpu.\mc_arithmetic.$procmux$3289 ($mux).
Removed cell tarjeta_luis.$flatten\lm32_cpu.\mc_arithmetic.$procmux$3304 ($mux).
Removed cell tarjeta_luis.$flatten\lm32_cpu.\mc_arithmetic.$procmux$3310 ($mux).
Removed top 2 bits (of 4) from port B of cell tarjeta_luis.$auto$opt_dff.cc:198:make_patterns_logic$5438 ($ne).
Removed cell tarjeta_luis.$flatten\lm32_cpu.\mc_arithmetic.$procmux$3317 ($mux).
Removed top 2 bits (of 3) from mux cell tarjeta_luis.$flatten\lm32_cpu.\mc_arithmetic.$procmux$3319 ($mux).
Removed cell tarjeta_luis.$flatten\lm32_cpu.\mc_arithmetic.$procmux$3321 ($mux).
Removed top 32 bits (of 64) from port Y of cell tarjeta_luis.$flatten\lm32_cpu.\shifter.$shr$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_shifter.v:149$1366 ($shr).
Removed top 32 bits (of 33) from port B of cell tarjeta_luis.$flatten\lm32_cpu.\adder.\addsub.$sub$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_addsub.v:90$1645 ($sub).
Removed top 31 bits (of 32) from port B of cell tarjeta_luis.$flatten\lm32_cpu.\load_store_unit.$ge$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:480$1413 ($ge).
Removed top 1 bits (of 32) from port B of cell tarjeta_luis.$flatten\lm32_cpu.\load_store_unit.$le$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:481$1414 ($le).
Removed top 1 bits (of 2) from port B of cell tarjeta_luis.$auto$opt_dff.cc:198:make_patterns_logic$5471 ($ne).
Removed cell tarjeta_luis.$flatten\lm32_cpu.\load_store_unit.$procmux$3002 ($mux).
Removed cell tarjeta_luis.$flatten\lm32_cpu.\load_store_unit.$procmux$3005 ($mux).
Removed cell tarjeta_luis.$flatten\lm32_cpu.\load_store_unit.$procmux$3016 ($mux).
Removed cell tarjeta_luis.$flatten\lm32_cpu.\load_store_unit.$procmux$3019 ($mux).
Removed cell tarjeta_luis.$flatten\lm32_cpu.\load_store_unit.$procmux$3030 ($mux).
Removed cell tarjeta_luis.$flatten\lm32_cpu.\load_store_unit.$procmux$3033 ($mux).
Removed cell tarjeta_luis.$flatten\lm32_cpu.\load_store_unit.$procmux$3040 ($mux).
Removed cell tarjeta_luis.$flatten\lm32_cpu.\load_store_unit.$procmux$3042 ($mux).
Removed cell tarjeta_luis.$flatten\lm32_cpu.\load_store_unit.$procmux$3094 ($mux).
Removed cell tarjeta_luis.$flatten\lm32_cpu.\load_store_unit.$procmux$3108 ($mux).
Removed cell tarjeta_luis.$flatten\lm32_cpu.\load_store_unit.$procmux$3111 ($mux).
Removed cell tarjeta_luis.$flatten\lm32_cpu.\load_store_unit.$procmux$3114 ($mux).
Removed cell tarjeta_luis.$flatten\lm32_cpu.\load_store_unit.$procmux$3118 ($mux).
Removed cell tarjeta_luis.$flatten\lm32_cpu.\load_store_unit.$procmux$3120 ($mux).
Removed cell tarjeta_luis.$flatten\lm32_cpu.\load_store_unit.$procmux$3127 ($mux).
Removed cell tarjeta_luis.$flatten\lm32_cpu.\load_store_unit.$procmux$3130 ($mux).
Removed cell tarjeta_luis.$flatten\lm32_cpu.\load_store_unit.$procmux$3183 ($mux).
Removed cell tarjeta_luis.$flatten\lm32_cpu.\load_store_unit.$procmux$3186 ($mux).
Removed cell tarjeta_luis.$flatten\lm32_cpu.\load_store_unit.$procmux$3189 ($mux).
Removed top 3 bits (of 4) from port B of cell tarjeta_luis.$flatten\lm32_cpu.\load_store_unit.$procmux$3204_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell tarjeta_luis.$flatten\lm32_cpu.\load_store_unit.$procmux$3205_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell tarjeta_luis.$flatten\lm32_cpu.\load_store_unit.$procmux$3206_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell tarjeta_luis.$flatten\lm32_cpu.\load_store_unit.$procmux$3213_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell tarjeta_luis.$flatten\lm32_cpu.\load_store_unit.$procmux$3214_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell tarjeta_luis.$flatten\lm32_cpu.\load_store_unit.$procmux$3215_CMP0 ($eq).
Removed cell tarjeta_luis.$flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].way_0_tag_ram.$procmux$2530 ($mux).
Removed cell tarjeta_luis.$flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].way_0_tag_ram.$procmux$2533 ($mux).
Removed cell tarjeta_luis.$flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].data_memories.way_0_data_ram.$procmux$2519 ($mux).
Removed cell tarjeta_luis.$flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].data_memories.way_0_data_ram.$procmux$2522 ($mux).
Removed cell tarjeta_luis.$flatten\lm32_cpu.\load_store_unit.\dcache.$procmux$2650 ($mux).
Removed cell tarjeta_luis.$flatten\lm32_cpu.\load_store_unit.\dcache.$procmux$2644 ($mux).
Removed cell tarjeta_luis.$flatten\lm32_cpu.\load_store_unit.\dcache.$procmux$2639 ($mux).
Removed cell tarjeta_luis.$flatten\lm32_cpu.\load_store_unit.\dcache.$procmux$2636 ($mux).
Removed cell tarjeta_luis.$flatten\lm32_cpu.\load_store_unit.\dcache.$procmux$2634 ($mux).
Removed top 2 bits (of 3) from port B of cell tarjeta_luis.$flatten\lm32_cpu.\load_store_unit.\dcache.$procmux$2628_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell tarjeta_luis.$flatten\lm32_cpu.\load_store_unit.\dcache.$procmux$2609_CMP0 ($eq).
Removed cell tarjeta_luis.$flatten\lm32_cpu.\load_store_unit.\dcache.$procmux$2607 ($mux).
Removed cell tarjeta_luis.$flatten\lm32_cpu.\load_store_unit.\dcache.$procmux$2603 ($mux).
Removed cell tarjeta_luis.$flatten\lm32_cpu.\load_store_unit.\dcache.$procmux$2652 ($mux).
Removed cell tarjeta_luis.$flatten\lm32_cpu.\load_store_unit.\dcache.$procmux$2662 ($mux).
Removed cell tarjeta_luis.$flatten\lm32_cpu.\load_store_unit.\dcache.$procmux$2664 ($mux).
Removed cell tarjeta_luis.$flatten\lm32_cpu.\load_store_unit.\dcache.$procmux$2668 ($mux).
Removed cell tarjeta_luis.$flatten\lm32_cpu.\load_store_unit.\dcache.$procmux$2674 ($mux).
Removed top 1 bits (of 5) from port B of cell tarjeta_luis.$flatten\lm32_cpu.\decoder.$eq$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:342$1468 ($eq).
Removed top 1 bits (of 6) from port B of cell tarjeta_luis.$flatten\lm32_cpu.\decoder.$eq$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:343$1469 ($eq).
Removed top 1 bits (of 6) from port B of cell tarjeta_luis.$flatten\lm32_cpu.\decoder.$eq$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:346$1472 ($eq).
Removed top 1 bits (of 6) from port B of cell tarjeta_luis.$flatten\lm32_cpu.\decoder.$eq$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:347$1473 ($eq).
Removed top 1 bits (of 6) from port B of cell tarjeta_luis.$flatten\lm32_cpu.\decoder.$eq$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:348$1474 ($eq).
Removed top 1 bits (of 6) from port B of cell tarjeta_luis.$flatten\lm32_cpu.\decoder.$eq$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:349$1475 ($eq).
Removed top 1 bits (of 6) from port B of cell tarjeta_luis.$flatten\lm32_cpu.\decoder.$eq$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:350$1476 ($eq).
Removed top 1 bits (of 6) from port B of cell tarjeta_luis.$flatten\lm32_cpu.\decoder.$eq$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:351$1477 ($eq).
Removed top 3 bits (of 6) from port B of cell tarjeta_luis.$flatten\lm32_cpu.\decoder.$eq$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:363$1487 ($eq).
Removed top 1 bits (of 6) from port B of cell tarjeta_luis.$flatten\lm32_cpu.\decoder.$eq$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:364$1488 ($eq).
Removed top 3 bits (of 6) from port B of cell tarjeta_luis.$flatten\lm32_cpu.\decoder.$eq$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:365$1489 ($eq).
Removed top 2 bits (of 6) from port B of cell tarjeta_luis.$flatten\lm32_cpu.\decoder.$eq$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:366$1490 ($eq).
Removed top 2 bits (of 6) from port B of cell tarjeta_luis.$flatten\lm32_cpu.\decoder.$eq$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:367$1491 ($eq).
Removed top 3 bits (of 5) from port B of cell tarjeta_luis.$flatten\lm32_cpu.\decoder.$eq$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:372$1493 ($eq).
Removed top 4 bits (of 5) from port B of cell tarjeta_luis.$flatten\lm32_cpu.\decoder.$eq$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:374$1494 ($eq).
Removed top 1 bits (of 5) from port B of cell tarjeta_luis.$flatten\lm32_cpu.\decoder.$eq$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:375$1495 ($eq).
Removed top 1 bits (of 6) from port B of cell tarjeta_luis.$flatten\lm32_cpu.\decoder.$eq$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:376$1496 ($eq).
Removed top 2 bits (of 6) from port B of cell tarjeta_luis.$flatten\lm32_cpu.\decoder.$eq$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:379$1499 ($eq).
Removed top 4 bits (of 6) from port B of cell tarjeta_luis.$flatten\lm32_cpu.\decoder.$eq$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:384$1502 ($eq).
Removed top 1 bits (of 5) from port B of cell tarjeta_luis.$flatten\lm32_cpu.\decoder.$eq$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:386$1503 ($eq).
Removed top 2 bits (of 5) from port B of cell tarjeta_luis.$flatten\lm32_cpu.\decoder.$eq$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:388$1504 ($eq).
Removed top 1 bits (of 6) from port B of cell tarjeta_luis.$flatten\lm32_cpu.\decoder.$eq$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:391$1507 ($eq).
Removed top 1 bits (of 5) from port B of cell tarjeta_luis.$flatten\lm32_cpu.\decoder.$eq$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:394$1510 ($eq).
Removed top 2 bits (of 5) from port B of cell tarjeta_luis.$flatten\lm32_cpu.\decoder.$eq$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:395$1511 ($eq).
Removed top 2 bits (of 32) from mux cell tarjeta_luis.$flatten\lm32_cpu.\decoder.$ternary$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:597$1589 ($mux).
Removed top 1 bits (of 3) from port B of cell tarjeta_luis.$auto$opt_dff.cc:198:make_patterns_logic$5372 ($ne).
Removed top 1 bits (of 2) from port B of cell tarjeta_luis.$auto$opt_dff.cc:198:make_patterns_logic$5364 ($ne).
Removed top 1 bits (of 3) from port B of cell tarjeta_luis.$auto$opt_dff.cc:198:make_patterns_logic$5362 ($ne).
Removed top 1 bits (of 3) from port B of cell tarjeta_luis.$auto$opt_dff.cc:198:make_patterns_logic$5509 ($ne).
Removed cell tarjeta_luis.$flatten\lm32_cpu.\instruction_unit.$procmux$2709 ($mux).
Removed cell tarjeta_luis.$flatten\lm32_cpu.\instruction_unit.$procmux$2712 ($mux).
Removed cell tarjeta_luis.$flatten\lm32_cpu.\instruction_unit.$procmux$2719 ($mux).
Removed cell tarjeta_luis.$flatten\lm32_cpu.\instruction_unit.$procmux$2721 ($mux).
Removed cell tarjeta_luis.$flatten\lm32_cpu.\instruction_unit.$procmux$2759 ($mux).
Removed cell tarjeta_luis.$flatten\lm32_cpu.\instruction_unit.$procmux$2762 ($mux).
Removed cell tarjeta_luis.$flatten\lm32_cpu.\instruction_unit.$procmux$2764 ($mux).
Removed cell tarjeta_luis.$flatten\lm32_cpu.\instruction_unit.$procmux$2791 ($mux).
Removed top 2 bits (of 5) from port B of cell tarjeta_luis.$auto$opt_dff.cc:198:make_patterns_logic$5358 ($ne).
Removed cell tarjeta_luis.$flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_tag_ram.$procmux$2530 ($mux).
Removed cell tarjeta_luis.$flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_tag_ram.$procmux$2533 ($mux).
Removed cell tarjeta_luis.$flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_data_ram.$procmux$2519 ($mux).
Removed cell tarjeta_luis.$flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_data_ram.$procmux$2522 ($mux).
Removed cell tarjeta_luis.$flatten\lm32_cpu.\instruction_unit.\icache.$procmux$2585 ($mux).
Removed cell tarjeta_luis.$flatten\lm32_cpu.\instruction_unit.\icache.$procmux$2581 ($mux).
Removed cell tarjeta_luis.$flatten\lm32_cpu.\instruction_unit.\icache.$procmux$2579 ($mux).
Removed cell tarjeta_luis.$flatten\lm32_cpu.\instruction_unit.\icache.$procmux$2569 ($mux).
Removed cell tarjeta_luis.$flatten\lm32_cpu.\instruction_unit.\icache.$procmux$2567 ($mux).
Removed cell tarjeta_luis.$flatten\lm32_cpu.\instruction_unit.\icache.$procmux$2565 ($mux).
Removed cell tarjeta_luis.$flatten\lm32_cpu.\instruction_unit.\icache.$procmux$2562 ($mux).
Removed cell tarjeta_luis.$flatten\lm32_cpu.\instruction_unit.\icache.$procmux$2557 ($mux).
Removed top 3 bits (of 4) from port B of cell tarjeta_luis.$flatten\lm32_cpu.\instruction_unit.\icache.$procmux$2552_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell tarjeta_luis.$flatten\lm32_cpu.\instruction_unit.\icache.$procmux$2551_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell tarjeta_luis.$flatten\lm32_cpu.\instruction_unit.\icache.$procmux$2544_CMP0 ($eq).
Removed cell tarjeta_luis.$flatten\lm32_cpu.\instruction_unit.\icache.$procmux$2539 ($mux).
Removed cell tarjeta_luis.$flatten\lm32_cpu.\instruction_unit.\icache.$procmux$2535 ($mux).
Removed cell tarjeta_luis.$flatten\lm32_cpu.\instruction_unit.\icache.$procmux$2591 ($mux).
Removed cell tarjeta_luis.$flatten\lm32_cpu.$procmux$4153 ($mux).
Removed cell tarjeta_luis.$flatten\lm32_cpu.$procmux$4150 ($mux).
Removed cell tarjeta_luis.$flatten\lm32_cpu.$procmux$4461 ($mux).
Removed top 1 bits (of 2) from port B of cell tarjeta_luis.$auto$opt_dff.cc:198:make_patterns_logic$5645 ($ne).
Removed cell tarjeta_luis.$flatten\lm32_cpu.$procmux$4472 ($mux).
Removed cell tarjeta_luis.$flatten\lm32_cpu.$procmux$4475 ($mux).
Removed cell tarjeta_luis.$flatten\lm32_cpu.$procmux$4494 ($mux).
Removed top 1 bits (of 3) from port B of cell tarjeta_luis.$flatten\lm32_cpu.$eq$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2262$1110 ($eq).
Removed top 1 bits (of 3) from port B of cell tarjeta_luis.$flatten\lm32_cpu.$procmux$4564_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell tarjeta_luis.$flatten\lm32_cpu.$procmux$4566_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell tarjeta_luis.$flatten\lm32_cpu.$procmux$4568_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell tarjeta_luis.$auto$opt_dff.cc:198:make_patterns_logic$5517 ($ne).
Removed top 2 bits (of 3) from port B of cell tarjeta_luis.$flatten\lm32_cpu.$procmux$4531_CMP1 ($eq).
Removed top 1 bits (of 3) from port B of cell tarjeta_luis.$flatten\lm32_cpu.$procmux$4531_CMP2 ($eq).
Removed top 3 bits (of 4) from mux cell tarjeta_luis.$flatten\lm32_cpu.$procmux$4533 ($mux).
Removed top 2 bits (of 4) from port B of cell tarjeta_luis.$auto$opt_dff.cc:198:make_patterns_logic$5388 ($ne).
Removed top 2 bits (of 4) from mux cell tarjeta_luis.$flatten\lm32_cpu.$procmux$4545 ($mux).
Removed top 1 bits (of 4) from mux cell tarjeta_luis.$flatten\lm32_cpu.$procmux$4554 ($mux).
Removed top 1 bits (of 2) from port B of cell tarjeta_luis.$flatten\lm32_cpu.$procmux$4574_CMP0 ($eq).
Removed top 20 bits (of 30) from mux cell tarjeta_luis.$flatten\lm32_cpu.$ternary$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1578$887 ($mux).
Removed top 30 bits (of 32) from port A of cell tarjeta_luis.$flatten\lm32_cpu.\interrupt_unit.$and$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_interrupt.v:154$1317 ($and).
Removed top 1 bits (of 5) from port B of cell tarjeta_luis.$flatten\lm32_cpu.\decoder.$eq$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:341$1467 ($eq).
Removed top 24 bits (of 32) from port B of cell tarjeta_luis.$or$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1221$483 ($or).
Removed top 24 bits (of 32) from wire tarjeta_luis.$0$memwr$\main_ram$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1797$232_DATA[31:0]$576.
Removed top 24 bits (of 32) from wire tarjeta_luis.$0$memwr$\main_ram$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1797$232_EN[31:0]$577.
Removed top 16 bits (of 32) from wire tarjeta_luis.$0$memwr$\main_ram$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1799$233_DATA[31:0]$579.
Removed top 8 bits (of 32) from wire tarjeta_luis.$0$memwr$\main_ram$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1801$234_DATA[31:0]$582.
Removed top 8 bits (of 32) from wire tarjeta_luis.$0$memwr$\main_ram$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1801$234_EN[31:0]$583.
Removed top 24 bits (of 32) from wire tarjeta_luis.$0$memwr$\sram$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1774$228_DATA[31:0]$550.
Removed top 24 bits (of 32) from wire tarjeta_luis.$0$memwr$\sram$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1774$228_EN[31:0]$551.
Removed top 16 bits (of 32) from wire tarjeta_luis.$0$memwr$\sram$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1776$229_DATA[31:0]$553.
Removed top 8 bits (of 32) from wire tarjeta_luis.$0$memwr$\sram$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1778$230_DATA[31:0]$556.
Removed top 8 bits (of 32) from wire tarjeta_luis.$0$memwr$\sram$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1778$230_EN[31:0]$557.
Removed top 30 bits (of 36) from wire tarjeta_luis.$flatten\led_control.$add$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:178$1224_Y.
Removed top 24 bits (of 36) from wire tarjeta_luis.$flatten\led_control.$add$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:178$1227_Y.
Removed top 27 bits (of 32) from wire tarjeta_luis.$flatten\led_control.$add$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:247$1256_Y.
Removed top 28 bits (of 32) from wire tarjeta_luis.$flatten\led_control.$add$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:277$1259_Y.
Removed top 2 bits (of 4) from wire tarjeta_luis.$flatten\lm32_cpu.$3\eid_x[3:0].
Removed top 3 bits (of 4) from wire tarjeta_luis.$flatten\lm32_cpu.$4\eid_x[3:0].
Removed top 32 bits (of 33) from wire tarjeta_luis.$flatten\lm32_cpu.\adder.\addsub.$logic_not$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_addsub.v:90$1644_Y.
Removed top 2 bits (of 3) from wire tarjeta_luis.$flatten\lm32_cpu.\mc_arithmetic.$procmux$3319_Y.
Removed top 32 bits (of 64) from wire tarjeta_luis.$flatten\lm32_cpu.\shifter.$shr$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_shifter.v:149$1366_Y.
Removed top 24 bits (of 32) from wire tarjeta_luis.$procmux$1902_Y.
Removed top 24 bits (of 32) from wire tarjeta_luis.csr_bankarray_sram_bus_dat_r.
Removed top 30 bits (of 32) from wire tarjeta_luis.lm32_interrupt.

23.16. Executing PEEPOPT pass (run peephole optimizers).

23.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tarjeta_luis..
Removed 0 unused cells and 136 unused wires.

23.18. Executing SHARE pass (SAT-based resource sharing).
Found 7 cells in module tarjeta_luis that may be considered for resource sharing.
  Analyzing resource sharing options for $memrd$\sram$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1783$573 ($memrd):
    Found 1 activation_patterns using ctrl signal \done.
    No candidates found.
  Analyzing resource sharing options for $memrd$\mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1821$601 ($memrd):
    Found 1 activation_patterns using ctrl signal { \basesoc_state \csr_bankarray_sel_r \done }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\main_ram$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1806$599 ($memrd):
    Found 1 activation_patterns using ctrl signal \done.
    No candidates found.
  Analyzing resource sharing options for $flatten\lm32_cpu.\load_store_unit.\dcache.\memories[0].data_memories.way_0_data_ram.$memrd$\mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:113$1766 ($memrd):
    Found 5 activation_patterns using ctrl signal { \lm32_cpu.load_store_unit.dcache.store_byte_select \lm32_cpu.load_store_unit.dcache.state [2] \lm32_cpu.load_store_unit.wb_select_m }.
    No candidates found.
  Analyzing resource sharing options for $flatten\lm32_cpu.\instruction_unit.\icache.\memories[0].way_0_data_ram.$memrd$\mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_ram.v:113$1766 ($memrd):
    Found 1 activation_patterns using ctrl signal \lm32_cpu.instruction_unit.icache.way_match.
    No candidates found.
  Analyzing resource sharing options for $flatten\lm32_cpu.$memrd$\registers$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1507$836 ($memrd):
    Found 1 activation_patterns using ctrl signal { \lm32_cpu.raw_x_1 \lm32_cpu.raw_m_1 \lm32_cpu.raw_w_1 }.
    Found 1 candidates: $flatten\lm32_cpu.$memrd$\registers$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1506$835
    Analyzing resource sharing with $flatten\lm32_cpu.$memrd$\registers$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1506$835 ($memrd):
      Found 2 activation_patterns using ctrl signal { \lm32_cpu.branch_reg_d \lm32_cpu.d_result_sel_0_d \lm32_cpu.raw_x_0 \lm32_cpu.raw_m_0 \lm32_cpu.raw_w_0 }.
      Activation pattern for cell $flatten\lm32_cpu.$memrd$\registers$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1507$836: { \lm32_cpu.raw_x_1 \lm32_cpu.raw_m_1 \lm32_cpu.raw_w_1 } = 3'000
      Activation pattern for cell $flatten\lm32_cpu.$memrd$\registers$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1506$835: { \lm32_cpu.branch_reg_d \lm32_cpu.raw_x_0 \lm32_cpu.raw_m_0 \lm32_cpu.raw_w_0 } = 4'1000
      Activation pattern for cell $flatten\lm32_cpu.$memrd$\registers$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1506$835: { \lm32_cpu.d_result_sel_0_d \lm32_cpu.raw_x_0 \lm32_cpu.raw_m_0 \lm32_cpu.raw_w_0 } = 4'0000
      Size of SAT problem: 0 cells, 635 variables, 1533 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: { \lm32_cpu.branch_reg_d \lm32_cpu.d_result_sel_0_d \lm32_cpu.raw_x_0 \lm32_cpu.raw_x_1 \lm32_cpu.raw_m_0 \lm32_cpu.raw_m_1 \lm32_cpu.raw_w_0 \lm32_cpu.raw_w_1 } = 8'00000000
  Analyzing resource sharing options for $flatten\lm32_cpu.$memrd$\registers$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1506$835 ($memrd):
    Found 2 activation_patterns using ctrl signal { \lm32_cpu.branch_reg_d \lm32_cpu.d_result_sel_0_d \lm32_cpu.raw_x_0 \lm32_cpu.raw_m_0 \lm32_cpu.raw_w_0 }.
    No candidates found.

23.19. Executing TECHMAP pass (map to technology primitives).

23.19.1. Executing Verilog-2005 frontend: /home/esteban/miniconda3/envs/fpga/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

23.19.2. Continuing TECHMAP pass.
No more expansions possible.

23.20. Executing OPT_EXPR pass (perform const folding).
Optimizing module tarjeta_luis.

23.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tarjeta_luis..
Removed 0 unused cells and 2 unused wires.

23.22. Executing TECHMAP pass (map to technology primitives).

23.22.1. Executing Verilog-2005 frontend: /home/esteban/miniconda3/envs/fpga/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

23.22.2. Executing Verilog-2005 frontend: /home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ecp5/dsp_map.v
Parsing Verilog input from `/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ecp5/dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__MUL18X18'.
Successfully finished Verilog frontend.

23.22.3. Continuing TECHMAP pass.
Using template $paramod$da2608457c24ef6f3345e2580f1466e1f54760ee\_80_mul for cells of type $mul.
Using template $paramod$179d9f404c85866d2396c44e33f38982d28ea74c\_90_soft_mul for cells of type $mul.
Using template $paramod$31052fbbb32da37efa794482d793b44d51a048f2\_90_soft_mul for cells of type $mul.
Using template $paramod$a6723094dea62072dba32ab67b56b3cb58dc0d5a\_80_mul for cells of type $mul.
Using template $paramod$d09608c1f2a4e9a72c42ea559235b7caf0903d6d\_80_mul for cells of type $mul.
Using template $paramod$20c936a0792f4d1374c5655c28d1183b326ddc16\_80_mul for cells of type $__mul.
Using template $paramod$30173b88fc90cba8390bd6907a9c1ee7b0ad6bec\_80_mul for cells of type $__mul.
Using template $paramod$dea5bd344db76a97cfc2d2ce1e3c016835e6674d\_80_mul for cells of type $__mul.
Using template $paramod$2b87aee4ebaafa612245fc7fd7616dd6042fdae6\_80_mul for cells of type $__mul.
Using template $paramod$6b575be7a871ec606b9b0767ebd93c7f3c2d2c79\_80_mul for cells of type $__mul.
Using template $paramod$dc95e055b97eb04e6897eea9793b8629dd692b8c\_80_mul for cells of type $__mul.
Using template $paramod$3997a548e99b5098d420f96b55468850a4abdd6c\_80_mul for cells of type $__mul.
Using template $paramod$aacd4926c1b96a8f087e17d4fb9861e40d108946\$__MUL18X18 for cells of type $__MUL18X18.
Using template $paramod$0f39d5e20cee34915c8863533896bdd8be1ea29e\$__MUL18X18 for cells of type $__MUL18X18.
Using template $paramod$8966f1902fe419d84ad9f3abc17827c8390a13bf\$__MUL18X18 for cells of type $__MUL18X18.
No more expansions possible.

23.23. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module tarjeta_luis:
  creating $macc model for $techmap$flatten\lm32_cpu.\multiplier.$mul$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_multiplier.v:115$1352.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.$add$/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/mul2dsp.v:230$5731 ($add).
  creating $macc model for $techmap$flatten\lm32_cpu.\multiplier.$mul$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_multiplier.v:115$1352.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last.$add$/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/mul2dsp.v:230$5728 ($add).
  creating $macc model for $techmap$flatten\led_control.$mul$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:178$1225.$add$/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/mul2dsp.v:173$5725 ($add).
  creating $macc model for $techmap$flatten\lm32_cpu.\multiplier.$mul$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_multiplier.v:115$1352.$add$/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/mul2dsp.v:173$5722 ($add).
  creating $macc model for $flatten\led_control.$mul$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:122$1213 ($mul).
  creating $macc model for $add$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1374$514 ($add).
  creating $macc model for $add$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1389$515 ($add).
  creating $macc model for $add$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1420$523 ($add).
  creating $macc model for $add$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1423$524 ($add).
  creating $macc model for $add$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1427$529 ($add).
  creating $macc model for $add$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1442$534 ($add).
  creating $macc model for $add$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1445$535 ($add).
  creating $macc model for $add$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1449$540 ($add).
  creating $macc model for $add$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:668$303 ($add).
  creating $macc model for $add$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:707$306 ($add).
  creating $macc model for $flatten\led_control.$add$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:178$1224 ($add).
  creating $macc model for $flatten\led_control.$add$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:178$1227 ($add).
  creating $macc model for $flatten\led_control.$add$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:224$1254 ($add).
  creating $macc model for $flatten\led_control.$add$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:247$1256 ($add).
  creating $macc model for $flatten\led_control.$add$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:277$1259 ($add).
  creating $macc model for $flatten\led_control.$mul$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:122$1214 ($mul).
  creating $macc model for $flatten\led_control.$mul$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:178$1226 ($mul).
  creating $macc model for $add$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1348$501 ($add).
  creating $macc model for $flatten\led_control.$sub$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:165$1222 ($sub).
  creating $macc model for $flatten\lm32_cpu.$add$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1573$886 ($add).
  creating $macc model for $flatten\lm32_cpu.$add$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2549$1131 ($add).
  creating $macc model for $flatten\lm32_cpu.\adder.\addsub.$add$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_addsub.v:89$1641 ($add).
  creating $macc model for $flatten\lm32_cpu.\adder.\addsub.$add$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_addsub.v:89$1642 ($add).
  creating $macc model for $flatten\lm32_cpu.\adder.\addsub.$sub$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_addsub.v:90$1643 ($sub).
  creating $macc model for $flatten\lm32_cpu.\adder.\addsub.$sub$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_addsub.v:90$1645 ($sub).
  creating $macc model for $flatten\lm32_cpu.\instruction_unit.$add$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_instruction_unit.v:565$1606 ($add).
  creating $macc model for $flatten\lm32_cpu.\instruction_unit.$add$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_instruction_unit.v:791$1628 ($add).
  creating $macc model for $flatten\lm32_cpu.\instruction_unit.\icache.$add$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_icache.v:507$1751 ($add).
  creating $macc model for $flatten\lm32_cpu.\instruction_unit.\icache.$sub$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_icache.v:421$1733 ($sub).
  creating $macc model for $flatten\lm32_cpu.\load_store_unit.$add$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:718$1438 ($add).
  creating $macc model for $flatten\lm32_cpu.\load_store_unit.\dcache.$add$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_dcache.v:528$1708 ($add).
  creating $macc model for $flatten\lm32_cpu.\load_store_unit.\dcache.$sub$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_dcache.v:469$1680 ($sub).
  creating $macc model for $flatten\lm32_cpu.\mc_arithmetic.$sub$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_mc_arithmetic.v:156$1330 ($sub).
  creating $macc model for $flatten\lm32_cpu.\mc_arithmetic.$sub$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_mc_arithmetic.v:250$1341 ($sub).
  creating $macc model for $sub$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1341$499 ($sub).
  creating $macc model for $sub$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1431$530 ($sub).
  creating $macc model for $sub$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1453$541 ($sub).
  creating $macc model for $sub$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1460$543 ($sub).
  merging $macc model for $flatten\lm32_cpu.\adder.\addsub.$sub$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_addsub.v:90$1643 into $flatten\lm32_cpu.\adder.\addsub.$sub$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_addsub.v:90$1645.
  merging $macc model for $flatten\lm32_cpu.\adder.\addsub.$add$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_addsub.v:89$1641 into $flatten\lm32_cpu.\adder.\addsub.$add$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_addsub.v:89$1642.
  creating $alu model for $macc $sub$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1431$530.
  creating $alu model for $macc $sub$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1341$499.
  creating $alu model for $macc $flatten\lm32_cpu.\mc_arithmetic.$sub$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_mc_arithmetic.v:250$1341.
  creating $alu model for $macc $flatten\lm32_cpu.\mc_arithmetic.$sub$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_mc_arithmetic.v:156$1330.
  creating $alu model for $macc $flatten\lm32_cpu.\load_store_unit.\dcache.$sub$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_dcache.v:469$1680.
  creating $alu model for $macc $flatten\lm32_cpu.\load_store_unit.\dcache.$add$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_dcache.v:528$1708.
  creating $alu model for $macc $flatten\lm32_cpu.\load_store_unit.$add$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:718$1438.
  creating $alu model for $macc $flatten\lm32_cpu.\instruction_unit.\icache.$sub$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_icache.v:421$1733.
  creating $alu model for $macc $flatten\lm32_cpu.\instruction_unit.\icache.$add$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_icache.v:507$1751.
  creating $alu model for $macc $flatten\lm32_cpu.\instruction_unit.$add$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_instruction_unit.v:791$1628.
  creating $alu model for $macc $flatten\lm32_cpu.\instruction_unit.$add$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_instruction_unit.v:565$1606.
  creating $alu model for $macc $sub$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1453$541.
  creating $alu model for $macc $flatten\lm32_cpu.\adder.\addsub.$add$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_addsub.v:89$1642.
  creating $alu model for $macc $sub$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1460$543.
  creating $alu model for $macc $flatten\lm32_cpu.$add$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2549$1131.
  creating $alu model for $macc $flatten\lm32_cpu.$add$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1573$886.
  creating $alu model for $macc $flatten\led_control.$sub$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:165$1222.
  creating $alu model for $macc $add$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1348$501.
  creating $alu model for $macc $flatten\led_control.$add$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:277$1259.
  creating $alu model for $macc $flatten\led_control.$add$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:247$1256.
  creating $alu model for $macc $flatten\led_control.$add$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:224$1254.
  creating $alu model for $macc $flatten\led_control.$add$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:178$1227.
  creating $alu model for $macc $flatten\led_control.$add$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:178$1224.
  creating $alu model for $macc $add$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:707$306.
  creating $alu model for $macc $add$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:668$303.
  creating $alu model for $macc $add$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1449$540.
  creating $alu model for $macc $add$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1445$535.
  creating $alu model for $macc $add$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1442$534.
  creating $alu model for $macc $add$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1427$529.
  creating $alu model for $macc $add$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1423$524.
  creating $alu model for $macc $add$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1420$523.
  creating $alu model for $macc $add$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1389$515.
  creating $alu model for $macc $add$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1374$514.
  creating $alu model for $macc $techmap$flatten\lm32_cpu.\multiplier.$mul$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_multiplier.v:115$1352.$add$/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/mul2dsp.v:173$5722.
  creating $alu model for $macc $techmap$flatten\led_control.$mul$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:178$1225.$add$/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/mul2dsp.v:173$5725.
  creating $alu model for $macc $techmap$flatten\lm32_cpu.\multiplier.$mul$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_multiplier.v:115$1352.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last.$add$/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/mul2dsp.v:230$5728.
  creating $alu model for $macc $techmap$flatten\lm32_cpu.\multiplier.$mul$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_multiplier.v:115$1352.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.$add$/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/mul2dsp.v:230$5731.
  creating $macc cell for $flatten\led_control.$mul$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:178$1226: $auto$alumacc.cc:365:replace_macc$5744
  creating $macc cell for $flatten\lm32_cpu.\adder.\addsub.$sub$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_addsub.v:90$1645: $auto$alumacc.cc:365:replace_macc$5745
  creating $macc cell for $flatten\led_control.$mul$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:122$1214: $auto$alumacc.cc:365:replace_macc$5746
  creating $macc cell for $flatten\led_control.$mul$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:122$1213: $auto$alumacc.cc:365:replace_macc$5747
  creating $alu model for $flatten\led_control.$le$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:199$1230 ($le): new $alu
  creating $alu model for $flatten\led_control.$le$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:200$1232 ($le): new $alu
  creating $alu model for $flatten\led_control.$le$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:201$1234 ($le): new $alu
  creating $alu model for $flatten\led_control.$le$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:202$1236 ($le): new $alu
  creating $alu model for $flatten\led_control.$le$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:203$1238 ($le): new $alu
  creating $alu model for $flatten\led_control.$le$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:204$1240 ($le): new $alu
  creating $alu model for $flatten\led_control.$le$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:206$1242 ($le): new $alu
  creating $alu model for $flatten\led_control.$le$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:207$1244 ($le): new $alu
  creating $alu model for $flatten\led_control.$le$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:208$1246 ($le): new $alu
  creating $alu model for $flatten\led_control.$le$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:209$1248 ($le): new $alu
  creating $alu model for $flatten\led_control.$le$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:210$1250 ($le): new $alu
  creating $alu model for $flatten\led_control.$le$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:211$1252 ($le): new $alu
  creating $alu model for $flatten\lm32_cpu.\load_store_unit.$ge$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:480$1413 ($ge): new $alu
  creating $alu model for $flatten\lm32_cpu.\load_store_unit.$le$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:481$1414 ($le): new $alu
  creating $alu cell for $flatten\lm32_cpu.\load_store_unit.$le$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:481$1414: $auto$alumacc.cc:485:replace_alu$5762
  creating $alu cell for $flatten\lm32_cpu.\load_store_unit.$ge$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:480$1413: $auto$alumacc.cc:485:replace_alu$5775
  creating $alu cell for $flatten\led_control.$le$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:211$1252: $auto$alumacc.cc:485:replace_alu$5784
  creating $alu cell for $flatten\led_control.$le$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:210$1250: $auto$alumacc.cc:485:replace_alu$5797
  creating $alu cell for $flatten\led_control.$le$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:209$1248: $auto$alumacc.cc:485:replace_alu$5810
  creating $alu cell for $flatten\led_control.$le$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:208$1246: $auto$alumacc.cc:485:replace_alu$5823
  creating $alu cell for $flatten\led_control.$le$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:207$1244: $auto$alumacc.cc:485:replace_alu$5836
  creating $alu cell for $flatten\led_control.$le$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:206$1242: $auto$alumacc.cc:485:replace_alu$5849
  creating $alu cell for $flatten\led_control.$le$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:204$1240: $auto$alumacc.cc:485:replace_alu$5862
  creating $alu cell for $flatten\led_control.$le$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:203$1238: $auto$alumacc.cc:485:replace_alu$5875
  creating $alu cell for $flatten\led_control.$le$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:202$1236: $auto$alumacc.cc:485:replace_alu$5888
  creating $alu cell for $flatten\led_control.$le$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:201$1234: $auto$alumacc.cc:485:replace_alu$5901
  creating $alu cell for $flatten\led_control.$le$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:200$1232: $auto$alumacc.cc:485:replace_alu$5914
  creating $alu cell for $flatten\led_control.$le$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:199$1230: $auto$alumacc.cc:485:replace_alu$5927
  creating $alu cell for $techmap$flatten\lm32_cpu.\multiplier.$mul$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_multiplier.v:115$1352.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.$add$/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/mul2dsp.v:230$5731: $auto$alumacc.cc:485:replace_alu$5940
  creating $alu cell for $techmap$flatten\lm32_cpu.\multiplier.$mul$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_multiplier.v:115$1352.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last.$add$/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/mul2dsp.v:230$5728: $auto$alumacc.cc:485:replace_alu$5943
  creating $alu cell for $techmap$flatten\led_control.$mul$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:178$1225.$add$/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/mul2dsp.v:173$5725: $auto$alumacc.cc:485:replace_alu$5946
  creating $alu cell for $techmap$flatten\lm32_cpu.\multiplier.$mul$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_multiplier.v:115$1352.$add$/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/mul2dsp.v:173$5722: $auto$alumacc.cc:485:replace_alu$5949
  creating $alu cell for $add$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1374$514: $auto$alumacc.cc:485:replace_alu$5952
  creating $alu cell for $add$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1389$515: $auto$alumacc.cc:485:replace_alu$5955
  creating $alu cell for $add$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1420$523: $auto$alumacc.cc:485:replace_alu$5958
  creating $alu cell for $add$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1423$524: $auto$alumacc.cc:485:replace_alu$5961
  creating $alu cell for $add$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1427$529: $auto$alumacc.cc:485:replace_alu$5964
  creating $alu cell for $add$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1442$534: $auto$alumacc.cc:485:replace_alu$5967
  creating $alu cell for $add$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1445$535: $auto$alumacc.cc:485:replace_alu$5970
  creating $alu cell for $add$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1449$540: $auto$alumacc.cc:485:replace_alu$5973
  creating $alu cell for $add$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:668$303: $auto$alumacc.cc:485:replace_alu$5976
  creating $alu cell for $add$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:707$306: $auto$alumacc.cc:485:replace_alu$5979
  creating $alu cell for $flatten\led_control.$add$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:178$1227: $auto$alumacc.cc:485:replace_alu$5982
  creating $alu cell for $flatten\led_control.$add$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:224$1254: $auto$alumacc.cc:485:replace_alu$5985
  creating $alu cell for $flatten\led_control.$add$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:178$1224: $auto$alumacc.cc:485:replace_alu$5988
  creating $alu cell for $flatten\led_control.$add$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:247$1256: $auto$alumacc.cc:485:replace_alu$5991
  creating $alu cell for $flatten\led_control.$add$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:277$1259: $auto$alumacc.cc:485:replace_alu$5994
  creating $alu cell for $add$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1348$501: $auto$alumacc.cc:485:replace_alu$5997
  creating $alu cell for $flatten\led_control.$sub$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:165$1222: $auto$alumacc.cc:485:replace_alu$6000
  creating $alu cell for $flatten\lm32_cpu.$add$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1573$886: $auto$alumacc.cc:485:replace_alu$6003
  creating $alu cell for $flatten\lm32_cpu.$add$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:2549$1131: $auto$alumacc.cc:485:replace_alu$6006
  creating $alu cell for $sub$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1460$543: $auto$alumacc.cc:485:replace_alu$6009
  creating $alu cell for $flatten\lm32_cpu.\adder.\addsub.$add$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_addsub.v:89$1642: $auto$alumacc.cc:485:replace_alu$6012
  creating $alu cell for $sub$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1453$541: $auto$alumacc.cc:485:replace_alu$6015
  creating $alu cell for $flatten\lm32_cpu.\instruction_unit.$add$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_instruction_unit.v:565$1606: $auto$alumacc.cc:485:replace_alu$6018
  creating $alu cell for $flatten\lm32_cpu.\instruction_unit.$add$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_instruction_unit.v:791$1628: $auto$alumacc.cc:485:replace_alu$6021
  creating $alu cell for $flatten\lm32_cpu.\instruction_unit.\icache.$add$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_icache.v:507$1751: $auto$alumacc.cc:485:replace_alu$6024
  creating $alu cell for $flatten\lm32_cpu.\instruction_unit.\icache.$sub$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_icache.v:421$1733: $auto$alumacc.cc:485:replace_alu$6027
  creating $alu cell for $flatten\lm32_cpu.\load_store_unit.$add$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_load_store_unit.v:718$1438: $auto$alumacc.cc:485:replace_alu$6030
  creating $alu cell for $flatten\lm32_cpu.\load_store_unit.\dcache.$add$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_dcache.v:528$1708: $auto$alumacc.cc:485:replace_alu$6033
  creating $alu cell for $flatten\lm32_cpu.\load_store_unit.\dcache.$sub$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_dcache.v:469$1680: $auto$alumacc.cc:485:replace_alu$6036
  creating $alu cell for $flatten\lm32_cpu.\mc_arithmetic.$sub$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_mc_arithmetic.v:156$1330: $auto$alumacc.cc:485:replace_alu$6039
  creating $alu cell for $flatten\lm32_cpu.\mc_arithmetic.$sub$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_mc_arithmetic.v:250$1341: $auto$alumacc.cc:485:replace_alu$6042
  creating $alu cell for $sub$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1341$499: $auto$alumacc.cc:485:replace_alu$6045
  creating $alu cell for $sub$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/build/gateware/tarjeta_luis.v:1431$530: $auto$alumacc.cc:485:replace_alu$6048
  created 51 $alu and 4 $macc cells.

23.24. Executing OPT pass (performing simple optimizations).

23.24.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module tarjeta_luis.

23.24.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tarjeta_luis'.
Removed a total of 7 cells.

23.24.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tarjeta_luis..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

23.24.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tarjeta_luis.
    New ctrl vector for $pmux cell $flatten\lm32_cpu.\instruction_unit.\icache.$procmux$2583: { $flatten\lm32_cpu.\instruction_unit.\icache.$procmux$2544_CMP $auto$opt_reduce.cc:134:opt_mux$6052 }
    New ctrl vector for $pmux cell $flatten\lm32_cpu.\load_store_unit.\dcache.$procmux$2666: { $flatten\lm32_cpu.\load_store_unit.\dcache.$procmux$2609_CMP $auto$opt_reduce.cc:134:opt_mux$6054 }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$6051: { $flatten\lm32_cpu.\instruction_unit.\icache.$procmux$2538_CMP $flatten\lm32_cpu.\instruction_unit.\icache.$procmux$2551_CMP $flatten\lm32_cpu.\instruction_unit.\icache.$procmux$2552_CMP }
  Optimizing cells in module \tarjeta_luis.
Performed a total of 3 changes.

23.24.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tarjeta_luis'.
Removed a total of 1 cells.

23.24.6. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:744:run$5455 ($sdffe) from module tarjeta_luis.

23.24.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tarjeta_luis..
Removed 4 unused cells and 110 unused wires.

23.24.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module tarjeta_luis.

23.24.9. Rerunning OPT passes. (Maybe there is more to do..)

23.24.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tarjeta_luis..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

23.24.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tarjeta_luis.
Performed a total of 0 changes.

23.24.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tarjeta_luis'.
Removed a total of 0 cells.

23.24.13. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:744:run$5492 ($sdffe) from module tarjeta_luis.

23.24.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tarjeta_luis..

23.24.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module tarjeta_luis.

23.24.16. Rerunning OPT passes. (Maybe there is more to do..)

23.24.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tarjeta_luis..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

23.24.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tarjeta_luis.
Performed a total of 0 changes.

23.24.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tarjeta_luis'.
Removed a total of 0 cells.

23.24.20. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:744:run$5548 ($sdffe) from module tarjeta_luis.

23.24.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tarjeta_luis..
Removed 0 unused cells and 1 unused wires.

23.24.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module tarjeta_luis.

23.24.23. Rerunning OPT passes. (Maybe there is more to do..)

23.24.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tarjeta_luis..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

23.24.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tarjeta_luis.
Performed a total of 0 changes.

23.24.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tarjeta_luis'.
Removed a total of 0 cells.

23.24.27. Executing OPT_DFF pass (perform DFF optimizations).

23.24.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tarjeta_luis..
Removed 0 unused cells and 2 unused wires.

23.24.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module tarjeta_luis.

23.24.30. Rerunning OPT passes. (Maybe there is more to do..)

23.24.31. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tarjeta_luis..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

23.24.32. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tarjeta_luis.
Performed a total of 0 changes.

23.24.33. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tarjeta_luis'.
Removed a total of 0 cells.

23.24.34. Executing OPT_DFF pass (perform DFF optimizations).

23.24.35. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tarjeta_luis..

23.24.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module tarjeta_luis.

23.24.37. Finished OPT passes. (There is nothing left to do.)

23.25. Executing MEMORY pass.

23.25.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

23.25.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 12 transformations.

23.25.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing tarjeta_luis.led_control.Ram1.ext_mem write port 0.
  Analyzing tarjeta_luis.led_control.Ram2.ext_mem write port 0.
  Analyzing tarjeta_luis.lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.mem write port 0.
  Analyzing tarjeta_luis.lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.mem write port 0.
  Analyzing tarjeta_luis.lm32_cpu.load_store_unit.dcache.memories[0].data_memories.way_0_data_ram.mem write port 0.
  Analyzing tarjeta_luis.lm32_cpu.load_store_unit.dcache.memories[0].way_0_tag_ram.mem write port 0.
  Analyzing tarjeta_luis.lm32_cpu.registers write port 0.
  Analyzing tarjeta_luis.main_ram write port 0.
  Analyzing tarjeta_luis.main_ram write port 1.
  Analyzing tarjeta_luis.main_ram write port 2.
  Analyzing tarjeta_luis.main_ram write port 3.
  Analyzing tarjeta_luis.sram write port 0.
  Analyzing tarjeta_luis.sram write port 1.
  Analyzing tarjeta_luis.sram write port 2.
  Analyzing tarjeta_luis.sram write port 3.
  Analyzing tarjeta_luis.storage_1 write port 0.
  Analyzing tarjeta_luis.storage_2 write port 0.

23.25.4. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\led_control.Ram1.ext_mem'[0] in module `\tarjeta_luis': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\led_control.Ram2.ext_mem'[0] in module `\tarjeta_luis': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.mem'[0] in module `\tarjeta_luis': FF found, but with a mux select that doesn't seem to correspond to transparency logic.
Checking read port `\lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.mem'[0] in module `\tarjeta_luis': no output FF found.
Checking read port `\lm32_cpu.load_store_unit.dcache.memories[0].data_memories.way_0_data_ram.mem'[0] in module `\tarjeta_luis': no output FF found.
Checking read port `\lm32_cpu.load_store_unit.dcache.memories[0].way_0_tag_ram.mem'[0] in module `\tarjeta_luis': no output FF found.
Checking read port `\lm32_cpu.registers'[0] in module `\tarjeta_luis': no output FF found.
Checking read port `\lm32_cpu.registers'[1] in module `\tarjeta_luis': no output FF found.
Checking read port `\main_ram'[0] in module `\tarjeta_luis': no output FF found.
Checking read port `\mem'[0] in module `\tarjeta_luis': no output FF found.
Checking read port `\rom'[0] in module `\tarjeta_luis': merging output FF to cell.
Checking read port `\sram'[0] in module `\tarjeta_luis': no output FF found.
Checking read port `\storage_1'[0] in module `\tarjeta_luis': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\storage_2'[0] in module `\tarjeta_luis': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port address `\lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.mem'[0] in module `\tarjeta_luis': merged address FF to cell.
Checking read port address `\lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.mem'[0] in module `\tarjeta_luis': merged address FF to cell.
Checking read port address `\lm32_cpu.load_store_unit.dcache.memories[0].data_memories.way_0_data_ram.mem'[0] in module `\tarjeta_luis': merged address FF to cell.
Checking read port address `\lm32_cpu.load_store_unit.dcache.memories[0].way_0_tag_ram.mem'[0] in module `\tarjeta_luis': merged address FF to cell.
Checking read port address `\lm32_cpu.registers'[0] in module `\tarjeta_luis': merged address FF to cell.
Checking read port address `\lm32_cpu.registers'[1] in module `\tarjeta_luis': merged address FF to cell.
Checking read port address `\main_ram'[0] in module `\tarjeta_luis': merged address FF to cell.
Checking read port address `\mem'[0] in module `\tarjeta_luis': merged address FF to cell.
Checking read port address `\sram'[0] in module `\tarjeta_luis': merged address FF to cell.

23.25.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tarjeta_luis..
Removed 8 unused cells and 126 unused wires.

23.25.6. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
Consolidating read ports of memory tarjeta_luis.lm32_cpu.registers by address:
Consolidating write ports of memory tarjeta_luis.main_ram by address:
  Merging ports 0, 1 (address \array_muxed0 [11:0]).
  Merging ports 0, 2 (address \array_muxed0 [11:0]).
  Merging ports 0, 3 (address \array_muxed0 [11:0]).
Consolidating write ports of memory tarjeta_luis.sram by address:
  Merging ports 0, 1 (address \array_muxed0 [10:0]).
  Merging ports 0, 2 (address \array_muxed0 [10:0]).
  Merging ports 0, 3 (address \array_muxed0 [10:0]).

23.25.7. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

23.25.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tarjeta_luis..

23.25.9. Executing MEMORY_COLLECT pass (generating $mem cells).

23.26. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tarjeta_luis..

23.27. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).
Processing tarjeta_luis.led_control.Ram1.ext_mem:
  Properties: ports=2 bits=115236 rports=1 wports=1 dbits=36 abits=12 words=3201
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=383 dwaste=0 bwaste=13788 waste=13788 efficiency=89
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35
      Write port #0 is in clock domain \led_control.Ram1.i_clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \led_control.Ram1.i_clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=13788 efficiency=89
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=383 dwaste=0 bwaste=13788 waste=13788 efficiency=89
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=383 dwaste=0 bwaste=13788 waste=13788 efficiency=89
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=895 dwaste=0 bwaste=16110 waste=16110 efficiency=78
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35
      Write port #0 is in clock domain \led_control.Ram1.i_clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \led_control.Ram1.i_clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=16110 efficiency=78
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=895 dwaste=0 bwaste=8055 waste=8055 efficiency=78
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35
      Write port #0 is in clock domain \led_control.Ram1.i_clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \led_control.Ram1.i_clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=8055 efficiency=78
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=895 dwaste=0 bwaste=3580 waste=3580 efficiency=78
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35
      Write port #0 is in clock domain \led_control.Ram1.i_clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \led_control.Ram1.i_clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=3580 efficiency=78
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4991 dwaste=0 bwaste=9982 waste=9982 efficiency=39
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35
      Write port #0 is in clock domain \led_control.Ram1.i_clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \led_control.Ram1.i_clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=9982 efficiency=39
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=13183 dwaste=0 bwaste=13183 waste=13183 efficiency=19
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 5):
      Write port #0 is in clock domain \led_control.Ram1.i_clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \led_control.Ram1.i_clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=13183 efficiency=19
      Storing for later selection.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=895 dwaste=0 bwaste=16110 waste=16110 efficiency=78
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=895 dwaste=0 bwaste=8055 waste=8055 efficiency=78
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=895 dwaste=0 bwaste=3580 waste=3580 efficiency=78
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4991 dwaste=0 bwaste=9982 waste=9982 efficiency=39
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=13183 dwaste=0 bwaste=13183 waste=13183 efficiency=19
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=895 dwaste=0 bwaste=16110 waste=16110 efficiency=78
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=895 dwaste=0 bwaste=8055 waste=8055 efficiency=78
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=895 dwaste=0 bwaste=3580 waste=3580 efficiency=78
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4991 dwaste=0 bwaste=9982 waste=9982 efficiency=39
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=13183 dwaste=0 bwaste=13183 waste=13183 efficiency=19
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 6 rules:
    Efficiency for rule 4.5: efficiency=19, cells=36, acells=1
    Efficiency for rule 4.4: efficiency=39, cells=18, acells=1
    Efficiency for rule 4.3: efficiency=78, cells=9, acells=1
    Efficiency for rule 4.2: efficiency=78, cells=8, acells=2
    Efficiency for rule 4.1: efficiency=78, cells=8, acells=4
    Efficiency for rule 1.1: efficiency=89, cells=7, acells=7
    Selected rule 1.1 with efficiency 89.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35
      Write port #0 is in clock domain \led_control.Ram1.i_clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \led_control.Ram1.i_clk.
        Mapped to bram port B1.1.
      Creating $__ECP5_PDPW16KD cell at grid position <0 0 0>: led_control.Ram1.ext_mem.0.0.0
      Creating $__ECP5_PDPW16KD cell at grid position <0 1 0>: led_control.Ram1.ext_mem.0.1.0
      Creating $__ECP5_PDPW16KD cell at grid position <0 2 0>: led_control.Ram1.ext_mem.0.2.0
      Creating $__ECP5_PDPW16KD cell at grid position <0 3 0>: led_control.Ram1.ext_mem.0.3.0
      Creating $__ECP5_PDPW16KD cell at grid position <0 4 0>: led_control.Ram1.ext_mem.0.4.0
      Creating $__ECP5_PDPW16KD cell at grid position <0 5 0>: led_control.Ram1.ext_mem.0.5.0
      Creating $__ECP5_PDPW16KD cell at grid position <0 6 0>: led_control.Ram1.ext_mem.0.6.0
Processing tarjeta_luis.led_control.Ram2.ext_mem:
  Properties: ports=2 bits=115236 rports=1 wports=1 dbits=36 abits=12 words=3201
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=383 dwaste=0 bwaste=13788 waste=13788 efficiency=89
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35
      Write port #0 is in clock domain \led_control.Ram1.i_clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \led_control.Ram1.i_clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=13788 efficiency=89
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=383 dwaste=0 bwaste=13788 waste=13788 efficiency=89
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=383 dwaste=0 bwaste=13788 waste=13788 efficiency=89
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=895 dwaste=0 bwaste=16110 waste=16110 efficiency=78
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35
      Write port #0 is in clock domain \led_control.Ram1.i_clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \led_control.Ram1.i_clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=16110 efficiency=78
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=895 dwaste=0 bwaste=8055 waste=8055 efficiency=78
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35
      Write port #0 is in clock domain \led_control.Ram1.i_clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \led_control.Ram1.i_clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=8055 efficiency=78
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=895 dwaste=0 bwaste=3580 waste=3580 efficiency=78
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35
      Write port #0 is in clock domain \led_control.Ram1.i_clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \led_control.Ram1.i_clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=3580 efficiency=78
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4991 dwaste=0 bwaste=9982 waste=9982 efficiency=39
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35
      Write port #0 is in clock domain \led_control.Ram1.i_clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \led_control.Ram1.i_clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=9982 efficiency=39
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=13183 dwaste=0 bwaste=13183 waste=13183 efficiency=19
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 5):
      Write port #0 is in clock domain \led_control.Ram1.i_clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \led_control.Ram1.i_clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=13183 efficiency=19
      Storing for later selection.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=895 dwaste=0 bwaste=16110 waste=16110 efficiency=78
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=895 dwaste=0 bwaste=8055 waste=8055 efficiency=78
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=895 dwaste=0 bwaste=3580 waste=3580 efficiency=78
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4991 dwaste=0 bwaste=9982 waste=9982 efficiency=39
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=13183 dwaste=0 bwaste=13183 waste=13183 efficiency=19
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=895 dwaste=0 bwaste=16110 waste=16110 efficiency=78
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=895 dwaste=0 bwaste=8055 waste=8055 efficiency=78
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=895 dwaste=0 bwaste=3580 waste=3580 efficiency=78
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4991 dwaste=0 bwaste=9982 waste=9982 efficiency=39
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=13183 dwaste=0 bwaste=13183 waste=13183 efficiency=19
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 6 rules:
    Efficiency for rule 4.5: efficiency=19, cells=36, acells=1
    Efficiency for rule 4.4: efficiency=39, cells=18, acells=1
    Efficiency for rule 4.3: efficiency=78, cells=9, acells=1
    Efficiency for rule 4.2: efficiency=78, cells=8, acells=2
    Efficiency for rule 4.1: efficiency=78, cells=8, acells=4
    Efficiency for rule 1.1: efficiency=89, cells=7, acells=7
    Selected rule 1.1 with efficiency 89.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35
      Write port #0 is in clock domain \led_control.Ram1.i_clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \led_control.Ram1.i_clk.
        Mapped to bram port B1.1.
      Creating $__ECP5_PDPW16KD cell at grid position <0 0 0>: led_control.Ram2.ext_mem.0.0.0
      Creating $__ECP5_PDPW16KD cell at grid position <0 1 0>: led_control.Ram2.ext_mem.0.1.0
      Creating $__ECP5_PDPW16KD cell at grid position <0 2 0>: led_control.Ram2.ext_mem.0.2.0
      Creating $__ECP5_PDPW16KD cell at grid position <0 3 0>: led_control.Ram2.ext_mem.0.3.0
      Creating $__ECP5_PDPW16KD cell at grid position <0 4 0>: led_control.Ram2.ext_mem.0.4.0
      Creating $__ECP5_PDPW16KD cell at grid position <0 5 0>: led_control.Ram2.ext_mem.0.5.0
      Creating $__ECP5_PDPW16KD cell at grid position <0 6 0>: led_control.Ram2.ext_mem.0.6.0
Processing tarjeta_luis.lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.mem:
  Properties: ports=2 bits=32768 rports=1 wports=1 dbits=32 abits=10 words=1024
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=4 bwaste=2048 waste=2048 efficiency=88
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 -1 -1 -1 -1
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=2048 efficiency=88
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=4 bwaste=2048 waste=2048 efficiency=88
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=4 bwaste=2048 waste=2048 efficiency=88
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=4 bwaste=4096 waste=4096 efficiency=88
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 -1 -1 -1 -1
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=4096 efficiency=88
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=4 bwaste=13312 waste=13312 efficiency=44
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 -1 -1 -1 -1
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=13312 efficiency=44
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=12288 efficiency=25
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 5):
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15360 efficiency=6
      Storing for later selection.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=4 bwaste=4096 waste=4096 efficiency=88
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=4 bwaste=13312 waste=13312 efficiency=44
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=4 bwaste=4096 waste=4096 efficiency=88
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=4 bwaste=13312 waste=13312 efficiency=44
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 6 rules:
    Efficiency for rule 4.5: efficiency=6, cells=32, acells=1
    Efficiency for rule 4.4: efficiency=12, cells=16, acells=1
    Efficiency for rule 4.3: efficiency=25, cells=8, acells=1
    Efficiency for rule 4.2: efficiency=44, cells=4, acells=1
    Efficiency for rule 4.1: efficiency=88, cells=2, acells=1
    Efficiency for rule 1.1: efficiency=88, cells=2, acells=2
    Selected rule 4.1 with efficiency 88.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 -1 -1 -1 -1
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.mem.0.0.0
      Creating $__ECP5_DP16KD cell at grid position <1 0 0>: lm32_cpu.instruction_unit.icache.memories[0].way_0_data_ram.mem.1.0.0
Processing tarjeta_luis.lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.mem:
  Properties: ports=2 bits=5376 rports=1 wports=1 dbits=21 abits=8 words=256
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=256 dwaste=15 bwaste=13056 waste=13056 efficiency=29
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 -1 -1 -1 -1 -1 -1
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=13056 efficiency=29
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=256 dwaste=15 bwaste=13056 waste=13056 efficiency=29
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=256 dwaste=15 bwaste=13056 waste=13056 efficiency=29
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=768 dwaste=15 bwaste=17664 waste=17664 efficiency=14
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 -1 -1 -1 -1 -1 -1
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=17664 efficiency=14
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1792 dwaste=6 bwaste=17664 waste=17664 efficiency=9
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 -1 -1 -1 -1 -1 -1
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=17664 efficiency=9
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3840 dwaste=3 bwaste=16128 waste=16128 efficiency=5
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 -1 -1 -1
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=16128 efficiency=5
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7936 dwaste=1 bwaste=16128 waste=16128 efficiency=2
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16128 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=768 dwaste=15 bwaste=17664 waste=17664 efficiency=14
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1792 dwaste=6 bwaste=17664 waste=17664 efficiency=9
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3840 dwaste=3 bwaste=16128 waste=16128 efficiency=5
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7936 dwaste=1 bwaste=16128 waste=16128 efficiency=2
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16128 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=768 dwaste=15 bwaste=17664 waste=17664 efficiency=14
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1792 dwaste=6 bwaste=17664 waste=17664 efficiency=9
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3840 dwaste=3 bwaste=16128 waste=16128 efficiency=5
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7936 dwaste=1 bwaste=16128 waste=16128 efficiency=2
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16128 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 4 rules:
    Efficiency for rule 4.3: efficiency=5, cells=6, acells=1
    Efficiency for rule 4.2: efficiency=9, cells=3, acells=1
    Efficiency for rule 4.1: efficiency=14, cells=2, acells=1
    Efficiency for rule 1.1: efficiency=29, cells=1, acells=1
    Selected rule 1.1 with efficiency 29.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 -1 -1 -1 -1 -1 -1
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Creating $__ECP5_PDPW16KD cell at grid position <0 0 0>: lm32_cpu.instruction_unit.icache.memories[0].way_0_tag_ram.mem.0.0.0
Processing tarjeta_luis.lm32_cpu.load_store_unit.dcache.memories[0].data_memories.way_0_data_ram.mem:
  Properties: ports=2 bits=32768 rports=1 wports=1 dbits=32 abits=10 words=1024
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=4 bwaste=2048 waste=2048 efficiency=88
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 -1 -1 -1 -1
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=2048 efficiency=88
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=4 bwaste=2048 waste=2048 efficiency=88
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=4 bwaste=2048 waste=2048 efficiency=88
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=4 bwaste=4096 waste=4096 efficiency=88
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 -1 -1 -1 -1
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=4096 efficiency=88
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=4 bwaste=13312 waste=13312 efficiency=44
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 -1 -1 -1 -1
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=13312 efficiency=44
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=12288 efficiency=25
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 5):
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15360 efficiency=6
      Storing for later selection.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=4 bwaste=4096 waste=4096 efficiency=88
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=4 bwaste=13312 waste=13312 efficiency=44
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=4 bwaste=4096 waste=4096 efficiency=88
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=4 bwaste=13312 waste=13312 efficiency=44
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 6 rules:
    Efficiency for rule 4.5: efficiency=6, cells=32, acells=1
    Efficiency for rule 4.4: efficiency=12, cells=16, acells=1
    Efficiency for rule 4.3: efficiency=25, cells=8, acells=1
    Efficiency for rule 4.2: efficiency=44, cells=4, acells=1
    Efficiency for rule 4.1: efficiency=88, cells=2, acells=1
    Efficiency for rule 1.1: efficiency=88, cells=2, acells=2
    Selected rule 4.1 with efficiency 88.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 -1 -1 -1 -1
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: lm32_cpu.load_store_unit.dcache.memories[0].data_memories.way_0_data_ram.mem.0.0.0
      Creating $__ECP5_DP16KD cell at grid position <1 0 0>: lm32_cpu.load_store_unit.dcache.memories[0].data_memories.way_0_data_ram.mem.1.0.0
Processing tarjeta_luis.lm32_cpu.load_store_unit.dcache.memories[0].way_0_tag_ram.mem:
  Properties: ports=2 bits=5376 rports=1 wports=1 dbits=21 abits=8 words=256
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=256 dwaste=15 bwaste=13056 waste=13056 efficiency=29
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 -1 -1 -1 -1 -1 -1
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=13056 efficiency=29
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=256 dwaste=15 bwaste=13056 waste=13056 efficiency=29
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=256 dwaste=15 bwaste=13056 waste=13056 efficiency=29
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=768 dwaste=15 bwaste=17664 waste=17664 efficiency=14
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 -1 -1 -1 -1 -1 -1
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=17664 efficiency=14
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1792 dwaste=6 bwaste=17664 waste=17664 efficiency=9
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 -1 -1 -1 -1 -1 -1
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=17664 efficiency=9
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3840 dwaste=3 bwaste=16128 waste=16128 efficiency=5
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 -1 -1 -1
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=16128 efficiency=5
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7936 dwaste=1 bwaste=16128 waste=16128 efficiency=2
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16128 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=768 dwaste=15 bwaste=17664 waste=17664 efficiency=14
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1792 dwaste=6 bwaste=17664 waste=17664 efficiency=9
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3840 dwaste=3 bwaste=16128 waste=16128 efficiency=5
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7936 dwaste=1 bwaste=16128 waste=16128 efficiency=2
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16128 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=768 dwaste=15 bwaste=17664 waste=17664 efficiency=14
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1792 dwaste=6 bwaste=17664 waste=17664 efficiency=9
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3840 dwaste=3 bwaste=16128 waste=16128 efficiency=5
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7936 dwaste=1 bwaste=16128 waste=16128 efficiency=2
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16128 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 4 rules:
    Efficiency for rule 4.3: efficiency=5, cells=6, acells=1
    Efficiency for rule 4.2: efficiency=9, cells=3, acells=1
    Efficiency for rule 4.1: efficiency=14, cells=2, acells=1
    Efficiency for rule 1.1: efficiency=29, cells=1, acells=1
    Selected rule 1.1 with efficiency 29.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 -1 -1 -1 -1 -1 -1
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Creating $__ECP5_PDPW16KD cell at grid position <0 0 0>: lm32_cpu.load_store_unit.dcache.memories[0].way_0_tag_ram.mem.0.0.0
Processing tarjeta_luis.lm32_cpu.registers:
  Properties: ports=3 bits=1024 rports=2 wports=1 dbits=32 abits=5 words=32
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=480 dwaste=4 bwaste=17408 waste=17408 efficiency=5
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'min bits 2048' not met.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=480 dwaste=4 bwaste=17408 waste=17408 efficiency=5
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=480 dwaste=4 bwaste=17408 waste=17408 efficiency=5
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=992 dwaste=4 bwaste=17984 waste=17984 efficiency=2
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2016 dwaste=4 bwaste=18272 waste=18272 efficiency=1
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4064 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8160 dwaste=0 bwaste=16320 waste=16320 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16352 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=992 dwaste=4 bwaste=17984 waste=17984 efficiency=2
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2016 dwaste=4 bwaste=18272 waste=18272 efficiency=1
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4064 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8160 dwaste=0 bwaste=16320 waste=16320 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16352 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=992 dwaste=4 bwaste=17984 waste=17984 efficiency=2
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2016 dwaste=4 bwaste=18272 waste=18272 efficiency=1
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4064 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8160 dwaste=0 bwaste=16320 waste=16320 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16352 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  No acceptable bram resources found.
Processing tarjeta_luis.main_ram:
  Properties: ports=2 bits=131072 rports=1 wports=1 dbits=32 abits=12 words=4096
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=4 bwaste=2048 waste=2048 efficiency=88
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1 8 9 10 11 12 13 14 15 -1 16 17 18 19 20 21 22 23 -1 24 25 26 27 28 29 30 31 -1
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=2048 efficiency=88
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=4 bwaste=2048 waste=2048 efficiency=88
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=4 bwaste=2048 waste=2048 efficiency=88
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=4 bwaste=4096 waste=4096 efficiency=88
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1 8 9 10 11 12 13 14 15 -1 16 17 18 19 20 21 22 23 -1 24 25 26 27 28 29 30 31 -1
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=4096 efficiency=88
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=4 bwaste=8192 waste=8192 efficiency=88
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1 8 9 10 11 12 13 14 15 -1 16 17 18 19 20 21 22 23 -1 24 25 26 27 28 29 30 31 -1
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=8192 efficiency=88
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4096 dwaste=0 bwaste=8192 waste=8192 efficiency=50
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=8192 efficiency=50
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=12288 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 5):
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=12288 efficiency=25
      Storing for later selection.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=4 bwaste=4096 waste=4096 efficiency=88
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=4 bwaste=8192 waste=8192 efficiency=88
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4096 dwaste=0 bwaste=8192 waste=8192 efficiency=50
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=12288 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=4 bwaste=4096 waste=4096 efficiency=88
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=4 bwaste=8192 waste=8192 efficiency=88
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4096 dwaste=0 bwaste=8192 waste=8192 efficiency=50
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=12288 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 6 rules:
    Efficiency for rule 4.5: efficiency=25, cells=32, acells=1
    Efficiency for rule 4.4: efficiency=50, cells=16, acells=1
    Efficiency for rule 4.3: efficiency=100, cells=8, acells=1
    Efficiency for rule 4.2: efficiency=88, cells=8, acells=2
    Efficiency for rule 4.1: efficiency=88, cells=8, acells=4
    Efficiency for rule 1.1: efficiency=88, cells=8, acells=8
    Selected rule 4.3 with efficiency 100.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: main_ram.0.0.0
      Creating $__ECP5_DP16KD cell at grid position <1 0 0>: main_ram.1.0.0
      Creating $__ECP5_DP16KD cell at grid position <2 0 0>: main_ram.2.0.0
      Creating $__ECP5_DP16KD cell at grid position <3 0 0>: main_ram.3.0.0
      Creating $__ECP5_DP16KD cell at grid position <4 0 0>: main_ram.4.0.0
      Creating $__ECP5_DP16KD cell at grid position <5 0 0>: main_ram.5.0.0
      Creating $__ECP5_DP16KD cell at grid position <6 0 0>: main_ram.6.0.0
      Creating $__ECP5_DP16KD cell at grid position <7 0 0>: main_ram.7.0.0
Processing tarjeta_luis.mem:
  Properties: ports=1 bits=320 rports=1 wports=0 dbits=8 abits=6 words=40
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=472 dwaste=28 bwaste=18112 waste=18112 efficiency=1
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=472 dwaste=28 bwaste=18112 waste=18112 efficiency=1
    Rule #2 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'min wports 1' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=472 dwaste=28 bwaste=18112 waste=18112 efficiency=1
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=984 dwaste=10 bwaste=18112 waste=18112 efficiency=1
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2008 dwaste=1 bwaste=18112 waste=18112 efficiency=1
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4056 dwaste=0 bwaste=16224 waste=16224 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8152 dwaste=0 bwaste=16304 waste=16304 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16344 dwaste=0 bwaste=16344 waste=16344 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=984 dwaste=10 bwaste=18112 waste=18112 efficiency=1
    Rule #5 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'min wports 1' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2008 dwaste=1 bwaste=18112 waste=18112 efficiency=1
    Rule #5 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min wports 1' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4056 dwaste=0 bwaste=16224 waste=16224 efficiency=0
    Rule #5 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min wports 1' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8152 dwaste=0 bwaste=16304 waste=16304 efficiency=0
    Rule #5 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min wports 1' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16344 dwaste=0 bwaste=16344 waste=16344 efficiency=0
    Rule #5 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min wports 1' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=984 dwaste=10 bwaste=18112 waste=18112 efficiency=1
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2008 dwaste=1 bwaste=18112 waste=18112 efficiency=1
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4056 dwaste=0 bwaste=16224 waste=16224 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8152 dwaste=0 bwaste=16304 waste=16304 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16344 dwaste=0 bwaste=16344 waste=16344 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  No acceptable bram resources found.
Processing tarjeta_luis.rom:
  Properties: ports=1 bits=216192 rports=1 wports=0 dbits=32 abits=13 words=6756
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=412 dwaste=4 bwaste=15232 waste=15232 efficiency=83
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15232 efficiency=83
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=412 dwaste=4 bwaste=15232 waste=15232 efficiency=83
    Rule #2 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'min wports 1' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=412 dwaste=4 bwaste=15232 waste=15232 efficiency=83
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=412 dwaste=4 bwaste=9864 waste=9864 efficiency=83
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=9864 efficiency=83
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1436 dwaste=4 bwaste=15372 waste=15372 efficiency=73
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15372 efficiency=73
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1436 dwaste=0 bwaste=5744 waste=5744 efficiency=82
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=5744 efficiency=82
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1436 dwaste=0 bwaste=2872 waste=2872 efficiency=82
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=2872 efficiency=82
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=9628 dwaste=0 bwaste=9628 waste=9628 efficiency=41
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 5):
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=9628 efficiency=41
      Storing for later selection.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=412 dwaste=4 bwaste=9864 waste=9864 efficiency=83
    Rule #5 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'min wports 1' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1436 dwaste=4 bwaste=15372 waste=15372 efficiency=73
    Rule #5 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min wports 1' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1436 dwaste=0 bwaste=5744 waste=5744 efficiency=82
    Rule #5 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min wports 1' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1436 dwaste=0 bwaste=2872 waste=2872 efficiency=82
    Rule #5 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min wports 1' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=9628 dwaste=0 bwaste=9628 waste=9628 efficiency=41
    Rule #5 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min wports 1' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=412 dwaste=4 bwaste=9864 waste=9864 efficiency=83
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1436 dwaste=4 bwaste=15372 waste=15372 efficiency=73
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1436 dwaste=0 bwaste=5744 waste=5744 efficiency=82
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1436 dwaste=0 bwaste=2872 waste=2872 efficiency=82
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=9628 dwaste=0 bwaste=9628 waste=9628 efficiency=41
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Selecting best of 6 rules:
    Efficiency for rule 4.5: efficiency=41, cells=32, acells=1
    Efficiency for rule 4.4: efficiency=82, cells=16, acells=1
    Efficiency for rule 4.3: efficiency=82, cells=16, acells=2
    Efficiency for rule 4.2: efficiency=73, cells=16, acells=4
    Efficiency for rule 4.1: efficiency=83, cells=14, acells=7
    Efficiency for rule 1.1: efficiency=83, cells=14, acells=14
    Selected rule 4.1 with efficiency 83.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: rom.0.0.0
      Creating $__ECP5_DP16KD cell at grid position <0 1 0>: rom.0.1.0
      Creating $__ECP5_DP16KD cell at grid position <0 2 0>: rom.0.2.0
      Creating $__ECP5_DP16KD cell at grid position <0 3 0>: rom.0.3.0
      Creating $__ECP5_DP16KD cell at grid position <0 4 0>: rom.0.4.0
      Creating $__ECP5_DP16KD cell at grid position <0 5 0>: rom.0.5.0
      Creating $__ECP5_DP16KD cell at grid position <0 6 0>: rom.0.6.0
      Creating $__ECP5_DP16KD cell at grid position <1 0 0>: rom.1.0.0
      Creating $__ECP5_DP16KD cell at grid position <1 1 0>: rom.1.1.0
      Creating $__ECP5_DP16KD cell at grid position <1 2 0>: rom.1.2.0
      Creating $__ECP5_DP16KD cell at grid position <1 3 0>: rom.1.3.0
      Creating $__ECP5_DP16KD cell at grid position <1 4 0>: rom.1.4.0
      Creating $__ECP5_DP16KD cell at grid position <1 5 0>: rom.1.5.0
      Creating $__ECP5_DP16KD cell at grid position <1 6 0>: rom.1.6.0
Processing tarjeta_luis.sram:
  Properties: ports=2 bits=65536 rports=1 wports=1 dbits=32 abits=11 words=2048
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=4 bwaste=2048 waste=2048 efficiency=88
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1 8 9 10 11 12 13 14 15 -1 16 17 18 19 20 21 22 23 -1 24 25 26 27 28 29 30 31 -1
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=2048 efficiency=88
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=4 bwaste=2048 waste=2048 efficiency=88
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=4 bwaste=2048 waste=2048 efficiency=88
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=4 bwaste=4096 waste=4096 efficiency=88
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1 8 9 10 11 12 13 14 15 -1 16 17 18 19 20 21 22 23 -1 24 25 26 27 28 29 30 31 -1
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=4096 efficiency=88
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=4 bwaste=8192 waste=8192 efficiency=88
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1 8 9 10 11 12 13 14 15 -1 16 17 18 19 20 21 22 23 -1 24 25 26 27 28 29 30 31 -1
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=8192 efficiency=88
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2048 dwaste=0 bwaste=8192 waste=8192 efficiency=50
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=8192 efficiency=50
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=6144 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=12288 efficiency=25
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=14336 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 5):
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=12
      Storing for later selection.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=4 bwaste=4096 waste=4096 efficiency=88
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=4 bwaste=8192 waste=8192 efficiency=88
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2048 dwaste=0 bwaste=8192 waste=8192 efficiency=50
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=6144 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=14336 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=4 bwaste=4096 waste=4096 efficiency=88
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=4 bwaste=8192 waste=8192 efficiency=88
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2048 dwaste=0 bwaste=8192 waste=8192 efficiency=50
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=6144 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=14336 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 6 rules:
    Efficiency for rule 4.5: efficiency=12, cells=32, acells=1
    Efficiency for rule 4.4: efficiency=25, cells=16, acells=1
    Efficiency for rule 4.3: efficiency=50, cells=8, acells=1
    Efficiency for rule 4.2: efficiency=88, cells=4, acells=1
    Efficiency for rule 4.1: efficiency=88, cells=4, acells=2
    Efficiency for rule 1.1: efficiency=88, cells=4, acells=4
    Selected rule 4.2 with efficiency 88.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1 8 9 10 11 12 13 14 15 -1 16 17 18 19 20 21 22 23 -1 24 25 26 27 28 29 30 31 -1
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: sram.0.0.0
      Creating $__ECP5_DP16KD cell at grid position <1 0 0>: sram.1.0.0
      Creating $__ECP5_DP16KD cell at grid position <2 0 0>: sram.2.0.0
      Creating $__ECP5_DP16KD cell at grid position <3 0 0>: sram.3.0.0
Processing tarjeta_luis.storage_1:
  Properties: ports=2 bits=160 rports=1 wports=1 dbits=10 abits=4 words=16
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=496 dwaste=26 bwaste=18272 waste=18272 efficiency=0
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=496 dwaste=26 bwaste=18272 waste=18272 efficiency=0
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=496 dwaste=26 bwaste=18272 waste=18272 efficiency=0
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1008 dwaste=8 bwaste=18272 waste=18272 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2032 dwaste=8 bwaste=18416 waste=18416 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4080 dwaste=2 bwaste=16352 waste=16352 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8176 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16368 dwaste=0 bwaste=16368 waste=16368 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1008 dwaste=8 bwaste=18272 waste=18272 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2032 dwaste=8 bwaste=18416 waste=18416 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4080 dwaste=2 bwaste=16352 waste=16352 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8176 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16368 dwaste=0 bwaste=16368 waste=16368 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1008 dwaste=8 bwaste=18272 waste=18272 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2032 dwaste=8 bwaste=18416 waste=18416 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4080 dwaste=2 bwaste=16352 waste=16352 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8176 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16368 dwaste=0 bwaste=16368 waste=16368 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  No acceptable bram resources found.
Processing tarjeta_luis.storage_2:
  Properties: ports=2 bits=160 rports=1 wports=1 dbits=10 abits=4 words=16
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=496 dwaste=26 bwaste=18272 waste=18272 efficiency=0
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=496 dwaste=26 bwaste=18272 waste=18272 efficiency=0
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=496 dwaste=26 bwaste=18272 waste=18272 efficiency=0
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1008 dwaste=8 bwaste=18272 waste=18272 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2032 dwaste=8 bwaste=18416 waste=18416 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4080 dwaste=2 bwaste=16352 waste=16352 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8176 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16368 dwaste=0 bwaste=16368 waste=16368 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1008 dwaste=8 bwaste=18272 waste=18272 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2032 dwaste=8 bwaste=18416 waste=18416 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4080 dwaste=2 bwaste=16352 waste=16352 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8176 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16368 dwaste=0 bwaste=16368 waste=16368 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1008 dwaste=8 bwaste=18272 waste=18272 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2032 dwaste=8 bwaste=18416 waste=18416 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4080 dwaste=2 bwaste=16352 waste=16352 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8176 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16368 dwaste=0 bwaste=16368 waste=16368 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  No acceptable bram resources found.

23.28. Executing TECHMAP pass (map to technology primitives).

23.28.1. Executing Verilog-2005 frontend: /home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ecp5/brams_map.v
Parsing Verilog input from `/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ecp5/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ECP5_DP16KD'.
Generating RTLIL representation for module `\$__ECP5_PDPW16KD'.
Successfully finished Verilog frontend.

23.28.2. Continuing TECHMAP pass.
Using template $paramod$4818dc3adbddf30c6d75814e1dbe586647280f5d\$__ECP5_PDPW16KD for cells of type $__ECP5_PDPW16KD.
Using template $paramod$65c56dd451c67446858e602fcd5dbe2d9f3215dd\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$0a019bf6356ccccf899399d072352b73127d7d6e\$__ECP5_PDPW16KD for cells of type $__ECP5_PDPW16KD.
Using template $paramod$5e3e6a04744dddcce970f756e373515d7bfe6bb6\$__ECP5_PDPW16KD for cells of type $__ECP5_PDPW16KD.
Using template $paramod$87a4ed1bb4d4cd55684bfe733bdc468201e76844\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$766c94d45431893375ef5da4b990e961ab47ab98\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$1b5745d8f15a31664e6963fae78335b47b9145ac\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$3f90e7fad964d35100306685f886d82b26c3a1a3\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$ac5efb706f18d81b1fd91be0b1a0cd2202f1035b\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$c02756d7827a67834ab474a0a7afd7b140bdfac3\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$4dd952d2dfed8b8c3d88dff7ad8fad05b324c88e\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$6ee7bb4cb48ae8f08d3f821fc025722076e2c2c8\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$6517da3e1c131224ad5be79402adca96d3e044cc\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$f93b5bd46d6c3df31b15e8ffa45466286ff698ca\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$4475f28f9e057ff33951634698b0a79b02eb9941\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$fc9a75284cfc232f767b8f87f160f300977b352a\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$71c406de4176e5fdbda0dbb407da0f8e82082574\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$27cdb43c325eccb2bb146d845eced389b81fd871\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$d0f0a1d9f0b2db085c76fa06cee7d99a1f40510e\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$2cf0e0d22dd649a782c491921086f62c183cf8bd\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
No more expansions possible.

23.29. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).
Processing tarjeta_luis.lm32_cpu.registers:
  Properties: ports=3 bits=1024 rports=2 wports=1 dbits=32 abits=5 words=32
  Checking rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1):
    Bram geometry: abits=4 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__TRELLIS_DPR16X4: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1) accepted.
    Mapping to bram type $__TRELLIS_DPR16X4 (variant 1):
      Write port #0 is in clock domain \clk25.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \clk25.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \clk25.
        Mapped to bram port A1.2.
      Updated properties: dups=2 waste=0 efficiency=50
Extracted addr FF from read port 0 of tarjeta_luis.lm32_cpu.registers: $\lm32_cpu.registers$rdreg[0]
Extracted addr FF from read port 1 of tarjeta_luis.lm32_cpu.registers: $\lm32_cpu.registers$rdreg[1]
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 0 0>: lm32_cpu.registers.0.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 0 1>: lm32_cpu.registers.0.0.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 1 0>: lm32_cpu.registers.0.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 1 1>: lm32_cpu.registers.0.1.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 0 0>: lm32_cpu.registers.1.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 0 1>: lm32_cpu.registers.1.0.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 1 0>: lm32_cpu.registers.1.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 1 1>: lm32_cpu.registers.1.1.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 0 0>: lm32_cpu.registers.2.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 0 1>: lm32_cpu.registers.2.0.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 1 0>: lm32_cpu.registers.2.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 1 1>: lm32_cpu.registers.2.1.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 0 0>: lm32_cpu.registers.3.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 0 1>: lm32_cpu.registers.3.0.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 1 0>: lm32_cpu.registers.3.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 1 1>: lm32_cpu.registers.3.1.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 0 0>: lm32_cpu.registers.4.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 0 1>: lm32_cpu.registers.4.0.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 1 0>: lm32_cpu.registers.4.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 1 1>: lm32_cpu.registers.4.1.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 0 0>: lm32_cpu.registers.5.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 0 1>: lm32_cpu.registers.5.0.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 1 0>: lm32_cpu.registers.5.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 1 1>: lm32_cpu.registers.5.1.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 0 0>: lm32_cpu.registers.6.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 0 1>: lm32_cpu.registers.6.0.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 1 0>: lm32_cpu.registers.6.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 1 1>: lm32_cpu.registers.6.1.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 0 0>: lm32_cpu.registers.7.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 0 1>: lm32_cpu.registers.7.0.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 1 0>: lm32_cpu.registers.7.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 1 1>: lm32_cpu.registers.7.1.1
Processing tarjeta_luis.mem:
  Properties: ports=1 bits=320 rports=1 wports=0 dbits=8 abits=6 words=40
  Checking rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1):
    Bram geometry: abits=4 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__TRELLIS_DPR16X4: awaste=8 dwaste=0 bwaste=32 waste=32 efficiency=83
    Rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1) rejected: requirement 'min wports 1' not met.
  No acceptable bram resources found.
Processing tarjeta_luis.storage_1:
  Properties: ports=2 bits=160 rports=1 wports=1 dbits=10 abits=4 words=16
  Checking rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1):
    Bram geometry: abits=4 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__TRELLIS_DPR16X4: awaste=0 dwaste=2 bwaste=32 waste=32 efficiency=83
    Rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1) accepted.
    Mapping to bram type $__TRELLIS_DPR16X4 (variant 1):
      Write port #0 is in clock domain \clk25.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=32 efficiency=83
Extracted data FF from read port 0 of tarjeta_luis.storage_1: $\storage_1$rdreg[0]
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 0 0>: storage_1.0.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 0 0>: storage_1.1.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 0 0>: storage_1.2.0.0
Processing tarjeta_luis.storage_2:
  Properties: ports=2 bits=160 rports=1 wports=1 dbits=10 abits=4 words=16
  Checking rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1):
    Bram geometry: abits=4 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__TRELLIS_DPR16X4: awaste=0 dwaste=2 bwaste=32 waste=32 efficiency=83
    Rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1) accepted.
    Mapping to bram type $__TRELLIS_DPR16X4 (variant 1):
      Write port #0 is in clock domain \clk25.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=32 efficiency=83
Extracted data FF from read port 0 of tarjeta_luis.storage_2: $\storage_2$rdreg[0]
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 0 0>: storage_2.0.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 0 0>: storage_2.1.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 0 0>: storage_2.2.0.0

23.30. Executing TECHMAP pass (map to technology primitives).

23.30.1. Executing Verilog-2005 frontend: /home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ecp5/lutrams_map.v
Parsing Verilog input from `/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ecp5/lutrams_map.v' to AST representation.
Generating RTLIL representation for module `\$__TRELLIS_DPR16X4'.
Successfully finished Verilog frontend.

23.30.2. Continuing TECHMAP pass.
Using template $paramod\$__TRELLIS_DPR16X4\CLKPOL2=32'00000000000000000000000000000001 for cells of type $__TRELLIS_DPR16X4.
No more expansions possible.

23.31. Executing OPT pass (performing simple optimizations).

23.31.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module tarjeta_luis.

23.31.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tarjeta_luis'.
Removed a total of 87 cells.

23.31.3. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$opt_dff.cc:744:run$5650 ($dffe) from module tarjeta_luis (D = $flatten\led_control.$add$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:224$1254_Y, Q = \led_control.pixels_to_shift, rval = 36'000000000000000000000000000000000000).
Removing always-active EN on $auto$mem.cc:1133:emulate_transparency$6353 ($dffe) from module tarjeta_luis.
Removing always-active EN on $auto$mem.cc:1133:emulate_transparency$6368 ($dffe) from module tarjeta_luis.
Adding SRST signal on $\lm32_cpu.registers$rdreg[0] ($dff) from module tarjeta_luis (D = $auto$rtlil.cc:2360:Mux$6184, Q = $\lm32_cpu.registers$rdreg[0]$q, rval = 5'00000).
Adding SRST signal on $\lm32_cpu.registers$rdreg[1] ($dff) from module tarjeta_luis (D = $auto$rtlil.cc:2360:Mux$6188, Q = $\lm32_cpu.registers$rdreg[1]$q, rval = 5'00000).
Removing always-active EN on $auto$memory_bram.cc:978:replace_memory$6470 ($dffe) from module tarjeta_luis.
Removing always-active EN on $auto$memory_bram.cc:978:replace_memory$6477 ($dffe) from module tarjeta_luis.
Removing always-active EN on $auto$memory_bram.cc:978:replace_memory$6435 ($dffe) from module tarjeta_luis.
Removing always-active EN on $auto$memory_bram.cc:978:replace_memory$6442 ($dffe) from module tarjeta_luis.
Removing always-active EN on $auto$memory_bram.cc:978:replace_memory$6449 ($dffe) from module tarjeta_luis.
Removing always-active EN on $auto$memory_bram.cc:978:replace_memory$6456 ($dffe) from module tarjeta_luis.
Removing always-active EN on $auto$memory_bram.cc:978:replace_memory$6463 ($dffe) from module tarjeta_luis.

23.31.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tarjeta_luis..
Removed 47 unused cells and 902 unused wires.

23.31.5. Rerunning OPT passes. (Removed registers in this run.)

23.31.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module tarjeta_luis.

23.31.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tarjeta_luis'.
Removed a total of 0 cells.

23.31.8. Executing OPT_DFF pass (perform DFF optimizations).

23.31.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tarjeta_luis..

23.31.10. Finished fast OPT passes.

23.32. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory \mem in module \tarjeta_luis:
  created 40 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of tarjeta_luis.mem: $\mem$rdreg[0]
  read interface: 1 $dff and 63 $mux cells.
  write interface: 0 write mux blocks.

23.33. Executing OPT pass (performing simple optimizations).

23.33.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module tarjeta_luis.

23.33.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tarjeta_luis'.
Removed a total of 0 cells.

23.33.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tarjeta_luis..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

23.33.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tarjeta_luis.
    Consolidated identical input bits for $mux cell $auto$memory_bram.cc:957:replace_memory$6194:
      Old ports: A=4'0000, B={ \wr_storage \wr_storage \wr_storage \wr_storage }, Y=$auto$rtlil.cc:2360:Mux$6195
      New ports: A=1'0, B=\wr_storage, Y=$auto$rtlil.cc:2360:Mux$6195 [0]
      New connections: $auto$rtlil.cc:2360:Mux$6195 [3:1] = { $auto$rtlil.cc:2360:Mux$6195 [0] $auto$rtlil.cc:2360:Mux$6195 [0] $auto$rtlil.cc:2360:Mux$6195 [0] }
    Consolidated identical input bits for $mux cell $auto$memory_bram.cc:957:replace_memory$6205:
      Old ports: A=4'0000, B={ \wr_storage \wr_storage \wr_storage \wr_storage }, Y=$auto$rtlil.cc:2360:Mux$6206
      New ports: A=1'0, B=\wr_storage, Y=$auto$rtlil.cc:2360:Mux$6206 [0]
      New connections: $auto$rtlil.cc:2360:Mux$6206 [3:1] = { $auto$rtlil.cc:2360:Mux$6206 [0] $auto$rtlil.cc:2360:Mux$6206 [0] $auto$rtlil.cc:2360:Mux$6206 [0] }
    Consolidated identical input bits for $mux cell $auto$memory_bram.cc:957:replace_memory$6216:
      Old ports: A=4'0000, B={ \wr_storage \wr_storage \wr_storage \wr_storage }, Y=$auto$rtlil.cc:2360:Mux$6217
      New ports: A=1'0, B=\wr_storage, Y=$auto$rtlil.cc:2360:Mux$6217 [0]
      New connections: $auto$rtlil.cc:2360:Mux$6217 [3:1] = { $auto$rtlil.cc:2360:Mux$6217 [0] $auto$rtlil.cc:2360:Mux$6217 [0] $auto$rtlil.cc:2360:Mux$6217 [0] }
    Consolidated identical input bits for $mux cell $auto$memory_bram.cc:957:replace_memory$6227:
      Old ports: A=4'0000, B={ \wr_storage \wr_storage \wr_storage \wr_storage }, Y=$auto$rtlil.cc:2360:Mux$6228
      New ports: A=1'0, B=\wr_storage, Y=$auto$rtlil.cc:2360:Mux$6228 [0]
      New connections: $auto$rtlil.cc:2360:Mux$6228 [3:1] = { $auto$rtlil.cc:2360:Mux$6228 [0] $auto$rtlil.cc:2360:Mux$6228 [0] $auto$rtlil.cc:2360:Mux$6228 [0] }
    Consolidated identical input bits for $mux cell $auto$memory_bram.cc:957:replace_memory$6238:
      Old ports: A=4'0000, B={ \wr_storage \wr_storage \wr_storage \wr_storage }, Y=$auto$rtlil.cc:2360:Mux$6239
      New ports: A=1'0, B=\wr_storage, Y=$auto$rtlil.cc:2360:Mux$6239 [0]
      New connections: $auto$rtlil.cc:2360:Mux$6239 [3:1] = { $auto$rtlil.cc:2360:Mux$6239 [0] $auto$rtlil.cc:2360:Mux$6239 [0] $auto$rtlil.cc:2360:Mux$6239 [0] }
    Consolidated identical input bits for $mux cell $auto$memory_bram.cc:957:replace_memory$6249:
      Old ports: A=4'0000, B={ \wr_storage \wr_storage \wr_storage \wr_storage }, Y=$auto$rtlil.cc:2360:Mux$6250
      New ports: A=1'0, B=\wr_storage, Y=$auto$rtlil.cc:2360:Mux$6250 [0]
      New connections: $auto$rtlil.cc:2360:Mux$6250 [3:1] = { $auto$rtlil.cc:2360:Mux$6250 [0] $auto$rtlil.cc:2360:Mux$6250 [0] $auto$rtlil.cc:2360:Mux$6250 [0] }
    Consolidated identical input bits for $mux cell $auto$memory_bram.cc:957:replace_memory$6260:
      Old ports: A=4'0000, B={ \wr_storage \wr_storage \wr_storage \wr_storage }, Y=$auto$rtlil.cc:2360:Mux$6261
      New ports: A=1'0, B=\wr_storage, Y=$auto$rtlil.cc:2360:Mux$6261 [0]
      New connections: $auto$rtlil.cc:2360:Mux$6261 [3:1] = { $auto$rtlil.cc:2360:Mux$6261 [0] $auto$rtlil.cc:2360:Mux$6261 [0] $auto$rtlil.cc:2360:Mux$6261 [0] }
    Consolidated identical input bits for $mux cell $auto$memory_bram.cc:957:replace_memory$6273:
      Old ports: A=4'0000, B={ $flatten\led_control.\Ram2.$0$memwr$\ext_mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/ram/ram.v:26$1295_EN[35:0]$1299 [35] $flatten\led_control.\Ram2.$0$memwr$\ext_mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/ram/ram.v:26$1295_EN[35:0]$1299 [35] $flatten\led_control.\Ram2.$0$memwr$\ext_mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/ram/ram.v:26$1295_EN[35:0]$1299 [35] $flatten\led_control.\Ram2.$0$memwr$\ext_mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/ram/ram.v:26$1295_EN[35:0]$1299 [35] }, Y=$auto$rtlil.cc:2360:Mux$6274
      New ports: A=1'0, B=$flatten\led_control.\Ram2.$0$memwr$\ext_mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/ram/ram.v:26$1295_EN[35:0]$1299 [35], Y=$auto$rtlil.cc:2360:Mux$6274 [0]
      New connections: $auto$rtlil.cc:2360:Mux$6274 [3:1] = { $auto$rtlil.cc:2360:Mux$6274 [0] $auto$rtlil.cc:2360:Mux$6274 [0] $auto$rtlil.cc:2360:Mux$6274 [0] }
    Consolidated identical input bits for $mux cell $auto$memory_bram.cc:957:replace_memory$6284:
      Old ports: A=4'0000, B={ $flatten\led_control.\Ram2.$0$memwr$\ext_mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/ram/ram.v:26$1295_EN[35:0]$1299 [35] $flatten\led_control.\Ram2.$0$memwr$\ext_mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/ram/ram.v:26$1295_EN[35:0]$1299 [35] $flatten\led_control.\Ram2.$0$memwr$\ext_mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/ram/ram.v:26$1295_EN[35:0]$1299 [35] $flatten\led_control.\Ram2.$0$memwr$\ext_mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/ram/ram.v:26$1295_EN[35:0]$1299 [35] }, Y=$auto$rtlil.cc:2360:Mux$6285
      New ports: A=1'0, B=$flatten\led_control.\Ram2.$0$memwr$\ext_mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/ram/ram.v:26$1295_EN[35:0]$1299 [35], Y=$auto$rtlil.cc:2360:Mux$6285 [0]
      New connections: $auto$rtlil.cc:2360:Mux$6285 [3:1] = { $auto$rtlil.cc:2360:Mux$6285 [0] $auto$rtlil.cc:2360:Mux$6285 [0] $auto$rtlil.cc:2360:Mux$6285 [0] }
    Consolidated identical input bits for $mux cell $auto$memory_bram.cc:957:replace_memory$6295:
      Old ports: A=4'0000, B={ $flatten\led_control.\Ram2.$0$memwr$\ext_mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/ram/ram.v:26$1295_EN[35:0]$1299 [35] $flatten\led_control.\Ram2.$0$memwr$\ext_mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/ram/ram.v:26$1295_EN[35:0]$1299 [35] $flatten\led_control.\Ram2.$0$memwr$\ext_mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/ram/ram.v:26$1295_EN[35:0]$1299 [35] $flatten\led_control.\Ram2.$0$memwr$\ext_mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/ram/ram.v:26$1295_EN[35:0]$1299 [35] }, Y=$auto$rtlil.cc:2360:Mux$6296
      New ports: A=1'0, B=$flatten\led_control.\Ram2.$0$memwr$\ext_mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/ram/ram.v:26$1295_EN[35:0]$1299 [35], Y=$auto$rtlil.cc:2360:Mux$6296 [0]
      New connections: $auto$rtlil.cc:2360:Mux$6296 [3:1] = { $auto$rtlil.cc:2360:Mux$6296 [0] $auto$rtlil.cc:2360:Mux$6296 [0] $auto$rtlil.cc:2360:Mux$6296 [0] }
    Consolidated identical input bits for $mux cell $auto$memory_bram.cc:957:replace_memory$6306:
      Old ports: A=4'0000, B={ $flatten\led_control.\Ram2.$0$memwr$\ext_mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/ram/ram.v:26$1295_EN[35:0]$1299 [35] $flatten\led_control.\Ram2.$0$memwr$\ext_mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/ram/ram.v:26$1295_EN[35:0]$1299 [35] $flatten\led_control.\Ram2.$0$memwr$\ext_mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/ram/ram.v:26$1295_EN[35:0]$1299 [35] $flatten\led_control.\Ram2.$0$memwr$\ext_mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/ram/ram.v:26$1295_EN[35:0]$1299 [35] }, Y=$auto$rtlil.cc:2360:Mux$6307
      New ports: A=1'0, B=$flatten\led_control.\Ram2.$0$memwr$\ext_mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/ram/ram.v:26$1295_EN[35:0]$1299 [35], Y=$auto$rtlil.cc:2360:Mux$6307 [0]
      New connections: $auto$rtlil.cc:2360:Mux$6307 [3:1] = { $auto$rtlil.cc:2360:Mux$6307 [0] $auto$rtlil.cc:2360:Mux$6307 [0] $auto$rtlil.cc:2360:Mux$6307 [0] }
    Consolidated identical input bits for $mux cell $auto$memory_bram.cc:957:replace_memory$6317:
      Old ports: A=4'0000, B={ $flatten\led_control.\Ram2.$0$memwr$\ext_mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/ram/ram.v:26$1295_EN[35:0]$1299 [35] $flatten\led_control.\Ram2.$0$memwr$\ext_mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/ram/ram.v:26$1295_EN[35:0]$1299 [35] $flatten\led_control.\Ram2.$0$memwr$\ext_mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/ram/ram.v:26$1295_EN[35:0]$1299 [35] $flatten\led_control.\Ram2.$0$memwr$\ext_mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/ram/ram.v:26$1295_EN[35:0]$1299 [35] }, Y=$auto$rtlil.cc:2360:Mux$6318
      New ports: A=1'0, B=$flatten\led_control.\Ram2.$0$memwr$\ext_mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/ram/ram.v:26$1295_EN[35:0]$1299 [35], Y=$auto$rtlil.cc:2360:Mux$6318 [0]
      New connections: $auto$rtlil.cc:2360:Mux$6318 [3:1] = { $auto$rtlil.cc:2360:Mux$6318 [0] $auto$rtlil.cc:2360:Mux$6318 [0] $auto$rtlil.cc:2360:Mux$6318 [0] }
    Consolidated identical input bits for $mux cell $auto$memory_bram.cc:957:replace_memory$6328:
      Old ports: A=4'0000, B={ $flatten\led_control.\Ram2.$0$memwr$\ext_mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/ram/ram.v:26$1295_EN[35:0]$1299 [35] $flatten\led_control.\Ram2.$0$memwr$\ext_mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/ram/ram.v:26$1295_EN[35:0]$1299 [35] $flatten\led_control.\Ram2.$0$memwr$\ext_mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/ram/ram.v:26$1295_EN[35:0]$1299 [35] $flatten\led_control.\Ram2.$0$memwr$\ext_mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/ram/ram.v:26$1295_EN[35:0]$1299 [35] }, Y=$auto$rtlil.cc:2360:Mux$6329
      New ports: A=1'0, B=$flatten\led_control.\Ram2.$0$memwr$\ext_mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/ram/ram.v:26$1295_EN[35:0]$1299 [35], Y=$auto$rtlil.cc:2360:Mux$6329 [0]
      New connections: $auto$rtlil.cc:2360:Mux$6329 [3:1] = { $auto$rtlil.cc:2360:Mux$6329 [0] $auto$rtlil.cc:2360:Mux$6329 [0] $auto$rtlil.cc:2360:Mux$6329 [0] }
    Consolidated identical input bits for $mux cell $auto$memory_bram.cc:957:replace_memory$6339:
      Old ports: A=4'0000, B={ $flatten\led_control.\Ram2.$0$memwr$\ext_mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/ram/ram.v:26$1295_EN[35:0]$1299 [35] $flatten\led_control.\Ram2.$0$memwr$\ext_mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/ram/ram.v:26$1295_EN[35:0]$1299 [35] $flatten\led_control.\Ram2.$0$memwr$\ext_mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/ram/ram.v:26$1295_EN[35:0]$1299 [35] $flatten\led_control.\Ram2.$0$memwr$\ext_mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/ram/ram.v:26$1295_EN[35:0]$1299 [35] }, Y=$auto$rtlil.cc:2360:Mux$6340
      New ports: A=1'0, B=$flatten\led_control.\Ram2.$0$memwr$\ext_mem$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/ram/ram.v:26$1295_EN[35:0]$1299 [35], Y=$auto$rtlil.cc:2360:Mux$6340 [0]
      New connections: $auto$rtlil.cc:2360:Mux$6340 [3:1] = { $auto$rtlil.cc:2360:Mux$6340 [0] $auto$rtlil.cc:2360:Mux$6340 [0] $auto$rtlil.cc:2360:Mux$6340 [0] }
    Consolidated identical input bits for $mux cell $flatten\led_control.$procmux$3989:
      Old ports: A=3'000, B=3'110, Y=$flatten\led_control.$procmux$3989_Y
      New ports: A=1'0, B=1'1, Y=$flatten\led_control.$procmux$3989_Y [1]
      New connections: { $flatten\led_control.$procmux$3989_Y [2] $flatten\led_control.$procmux$3989_Y [0] } = { $flatten\led_control.$procmux$3989_Y [1] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\lm32_cpu.$ternary$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_cpu.v:1602$891:
      Old ports: A={ \lm32_cpu.multiplier.muliplicand [15] \lm32_cpu.multiplier.muliplicand [15] \lm32_cpu.multiplier.muliplicand [15] \lm32_cpu.multiplier.muliplicand [15] \lm32_cpu.multiplier.muliplicand [15] \lm32_cpu.multiplier.muliplicand [15] \lm32_cpu.multiplier.muliplicand [15] \lm32_cpu.multiplier.muliplicand [15] \lm32_cpu.multiplier.muliplicand [15] \lm32_cpu.multiplier.muliplicand [15] \lm32_cpu.multiplier.muliplicand [15] \lm32_cpu.multiplier.muliplicand [15] \lm32_cpu.multiplier.muliplicand [15] \lm32_cpu.multiplier.muliplicand [15] \lm32_cpu.multiplier.muliplicand [15] \lm32_cpu.multiplier.muliplicand [15] \lm32_cpu.multiplier.muliplicand [15:0] }, B={ \lm32_cpu.multiplier.muliplicand [7] \lm32_cpu.multiplier.muliplicand [7] \lm32_cpu.multiplier.muliplicand [7] \lm32_cpu.multiplier.muliplicand [7] \lm32_cpu.multiplier.muliplicand [7] \lm32_cpu.multiplier.muliplicand [7] \lm32_cpu.multiplier.muliplicand [7] \lm32_cpu.multiplier.muliplicand [7] \lm32_cpu.multiplier.muliplicand [7] \lm32_cpu.multiplier.muliplicand [7] \lm32_cpu.multiplier.muliplicand [7] \lm32_cpu.multiplier.muliplicand [7] \lm32_cpu.multiplier.muliplicand [7] \lm32_cpu.multiplier.muliplicand [7] \lm32_cpu.multiplier.muliplicand [7] \lm32_cpu.multiplier.muliplicand [7] \lm32_cpu.multiplier.muliplicand [7] \lm32_cpu.multiplier.muliplicand [7] \lm32_cpu.multiplier.muliplicand [7] \lm32_cpu.multiplier.muliplicand [7] \lm32_cpu.multiplier.muliplicand [7] \lm32_cpu.multiplier.muliplicand [7] \lm32_cpu.multiplier.muliplicand [7] \lm32_cpu.multiplier.muliplicand [7] \lm32_cpu.multiplier.muliplicand [7:0] }, Y=\lm32_cpu.sext_result_x
      New ports: A=\lm32_cpu.multiplier.muliplicand [15:8], B={ \lm32_cpu.multiplier.muliplicand [7] \lm32_cpu.multiplier.muliplicand [7] \lm32_cpu.multiplier.muliplicand [7] \lm32_cpu.multiplier.muliplicand [7] \lm32_cpu.multiplier.muliplicand [7] \lm32_cpu.multiplier.muliplicand [7] \lm32_cpu.multiplier.muliplicand [7] \lm32_cpu.multiplier.muliplicand [7] }, Y=\lm32_cpu.sext_result_x [15:8]
      New connections: { \lm32_cpu.sext_result_x [31:16] \lm32_cpu.sext_result_x [7:0] } = { \lm32_cpu.sext_result_x [15] \lm32_cpu.sext_result_x [15] \lm32_cpu.sext_result_x [15] \lm32_cpu.sext_result_x [15] \lm32_cpu.sext_result_x [15] \lm32_cpu.sext_result_x [15] \lm32_cpu.sext_result_x [15] \lm32_cpu.sext_result_x [15] \lm32_cpu.sext_result_x [15] \lm32_cpu.sext_result_x [15] \lm32_cpu.sext_result_x [15] \lm32_cpu.sext_result_x [15] \lm32_cpu.sext_result_x [15] \lm32_cpu.sext_result_x [15] \lm32_cpu.sext_result_x [15] \lm32_cpu.sext_result_x [15] \lm32_cpu.multiplier.muliplicand [7:0] }
    Consolidated identical input bits for $mux cell $flatten\lm32_cpu.\decoder.$ternary$/home/esteban/DiscoDuro2/Unal/Digitales_2/litex/pythondata-cpu-lm32/pythondata_cpu_lm32/verilog/rtl/lm32_decoder.v:597$1589:
      Old ports: A={ \lm32_cpu.instruction_unit.instruction_d [15] \lm32_cpu.instruction_unit.instruction_d [15] \lm32_cpu.instruction_unit.instruction_d [15] \lm32_cpu.instruction_unit.instruction_d [15] \lm32_cpu.instruction_unit.instruction_d [15] \lm32_cpu.instruction_unit.instruction_d [15] \lm32_cpu.instruction_unit.instruction_d [15] \lm32_cpu.instruction_unit.instruction_d [15] \lm32_cpu.instruction_unit.instruction_d [15] \lm32_cpu.instruction_unit.instruction_d [15] \lm32_cpu.instruction_unit.instruction_d [15] \lm32_cpu.instruction_unit.instruction_d [15] \lm32_cpu.instruction_unit.instruction_d [15] \lm32_cpu.instruction_unit.instruction_d [15] \lm32_cpu.instruction_unit.instruction_d [15:0] }, B={ \lm32_cpu.instruction_unit.instruction_d [25] \lm32_cpu.instruction_unit.instruction_d [25] \lm32_cpu.instruction_unit.instruction_d [25] \lm32_cpu.instruction_unit.instruction_d [25] \lm32_cpu.instruction_unit.instruction_d [25:0] }, Y=\lm32_cpu.branch_offset_d
      New ports: A={ \lm32_cpu.instruction_unit.instruction_d [15] \lm32_cpu.instruction_unit.instruction_d [15] \lm32_cpu.instruction_unit.instruction_d [15] \lm32_cpu.instruction_unit.instruction_d [15] \lm32_cpu.instruction_unit.instruction_d [15] \lm32_cpu.instruction_unit.instruction_d [15] \lm32_cpu.instruction_unit.instruction_d [15] \lm32_cpu.instruction_unit.instruction_d [15] \lm32_cpu.instruction_unit.instruction_d [15] \lm32_cpu.instruction_unit.instruction_d [15] }, B=\lm32_cpu.instruction_unit.instruction_d [25:16], Y=\lm32_cpu.branch_offset_d [25:16]
      New connections: { \lm32_cpu.branch_offset_d [29:26] \lm32_cpu.branch_offset_d [15:0] } = { \lm32_cpu.branch_offset_d [25] \lm32_cpu.branch_offset_d [25] \lm32_cpu.branch_offset_d [25] \lm32_cpu.branch_offset_d [25] \lm32_cpu.instruction_unit.instruction_d [15:0] }
    Consolidated identical input bits for $mux cell $flatten\lm32_cpu.\instruction_unit.\icache.$procmux$2588:
      Old ports: A=4'1000, B=4'0010, Y=$flatten\lm32_cpu.\instruction_unit.\icache.$procmux$2588_Y
      New ports: A=2'10, B=2'01, Y={ $flatten\lm32_cpu.\instruction_unit.\icache.$procmux$2588_Y [3] $flatten\lm32_cpu.\instruction_unit.\icache.$procmux$2588_Y [1] }
      New connections: { $flatten\lm32_cpu.\instruction_unit.\icache.$procmux$2588_Y [2] $flatten\lm32_cpu.\instruction_unit.\icache.$procmux$2588_Y [0] } = 2'00
    Consolidated identical input bits for $pmux cell $flatten\lm32_cpu.\load_store_unit.$procmux$3217:
      Old ports: A={ \lm32_cpu.store_operand_x [7:0] \lm32_cpu.store_operand_x [7:0] \lm32_cpu.store_operand_x [7:0] \lm32_cpu.store_operand_x [7:0] }, B={ \lm32_cpu.store_operand_x [15:0] \lm32_cpu.store_operand_x [15:0] \lm32_cpu.store_operand_x }, Y=\lm32_cpu.load_store_unit.store_data_x
      New ports: A={ \lm32_cpu.store_operand_x [7:0] \lm32_cpu.store_operand_x [7:0] \lm32_cpu.store_operand_x [7:0] }, B={ \lm32_cpu.store_operand_x [15:0] \lm32_cpu.store_operand_x [15:8] \lm32_cpu.store_operand_x [31:8] }, Y=\lm32_cpu.load_store_unit.store_data_x [31:8]
      New connections: \lm32_cpu.load_store_unit.store_data_x [7:0] = \lm32_cpu.store_operand_x [7:0]
    Consolidated identical input bits for $mux cell $flatten\lm32_cpu.\load_store_unit.\dcache.$procmux$2671:
      Old ports: A=3'001, B=3'100, Y=$flatten\lm32_cpu.\load_store_unit.\dcache.$procmux$2671_Y
      New ports: A=2'01, B=2'10, Y={ $flatten\lm32_cpu.\load_store_unit.\dcache.$procmux$2671_Y [2] $flatten\lm32_cpu.\load_store_unit.\dcache.$procmux$2671_Y [0] }
      New connections: $flatten\lm32_cpu.\load_store_unit.\dcache.$procmux$2671_Y [1] = 1'0
    Consolidated identical input bits for $mux cell $flatten\lm32_cpu.\mc_arithmetic.$procmux$3312:
      Old ports: A={ 2'01 $auto$wreduce.cc:454:run$5710 [0] }, B=3'000, Y=$flatten\lm32_cpu.\mc_arithmetic.$procmux$3312_Y
      New ports: A={ 1'1 $auto$wreduce.cc:454:run$5710 [0] }, B=2'00, Y=$flatten\lm32_cpu.\mc_arithmetic.$procmux$3312_Y [1:0]
      New connections: $flatten\lm32_cpu.\mc_arithmetic.$procmux$3312_Y [2] = 1'0
  Optimizing cells in module \tarjeta_luis.
    Consolidated identical input bits for $mux cell $flatten\lm32_cpu.\instruction_unit.\icache.$procmux$2583:
      Old ports: A=$flatten\lm32_cpu.\instruction_unit.\icache.$procmux$2588_Y, B=4'0100, Y=$flatten\lm32_cpu.\instruction_unit.\icache.$procmux$2583_Y
      New ports: A={ $flatten\lm32_cpu.\instruction_unit.\icache.$procmux$2588_Y [3] 1'0 $flatten\lm32_cpu.\instruction_unit.\icache.$procmux$2588_Y [1] }, B=3'010, Y=$flatten\lm32_cpu.\instruction_unit.\icache.$procmux$2583_Y [3:1]
      New connections: $flatten\lm32_cpu.\instruction_unit.\icache.$procmux$2583_Y [0] = 1'0
  Optimizing cells in module \tarjeta_luis.
Performed a total of 22 changes.

23.33.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tarjeta_luis'.
Removed a total of 0 cells.

23.33.6. Executing OPT_DFF pass (perform DFF optimizations).
Handling const CLK on $memory\mem[0]$6924 ($dff) from module tarjeta_luis (removing D path).
Setting constant 0-bit at position 0 on $memory\mem[0]$6924 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 1 on $memory\mem[0]$6924 ($dff) from module tarjeta_luis.
Setting constant 1-bit at position 2 on $memory\mem[0]$6924 ($dff) from module tarjeta_luis.
Setting constant 1-bit at position 3 on $memory\mem[0]$6924 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 4 on $memory\mem[0]$6924 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 5 on $memory\mem[0]$6924 ($dff) from module tarjeta_luis.
Setting constant 1-bit at position 6 on $memory\mem[0]$6924 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 7 on $memory\mem[0]$6924 ($dff) from module tarjeta_luis.
Handling const CLK on $memory\mem[1]$6926 ($dff) from module tarjeta_luis (removing D path).
Setting constant 1-bit at position 0 on $memory\mem[1]$6926 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 1 on $memory\mem[1]$6926 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 2 on $memory\mem[1]$6926 ($dff) from module tarjeta_luis.
Setting constant 1-bit at position 3 on $memory\mem[1]$6926 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 4 on $memory\mem[1]$6926 ($dff) from module tarjeta_luis.
Setting constant 1-bit at position 5 on $memory\mem[1]$6926 ($dff) from module tarjeta_luis.
Setting constant 1-bit at position 6 on $memory\mem[1]$6926 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 7 on $memory\mem[1]$6926 ($dff) from module tarjeta_luis.
Handling const CLK on $memory\mem[2]$6928 ($dff) from module tarjeta_luis (removing D path).
Setting constant 0-bit at position 0 on $memory\mem[2]$6928 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 1 on $memory\mem[2]$6928 ($dff) from module tarjeta_luis.
Setting constant 1-bit at position 2 on $memory\mem[2]$6928 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 3 on $memory\mem[2]$6928 ($dff) from module tarjeta_luis.
Setting constant 1-bit at position 4 on $memory\mem[2]$6928 ($dff) from module tarjeta_luis.
Setting constant 1-bit at position 5 on $memory\mem[2]$6928 ($dff) from module tarjeta_luis.
Setting constant 1-bit at position 6 on $memory\mem[2]$6928 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 7 on $memory\mem[2]$6928 ($dff) from module tarjeta_luis.
Handling const CLK on $memory\mem[3]$6930 ($dff) from module tarjeta_luis (removing D path).
Setting constant 1-bit at position 0 on $memory\mem[3]$6930 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 1 on $memory\mem[3]$6930 ($dff) from module tarjeta_luis.
Setting constant 1-bit at position 2 on $memory\mem[3]$6930 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 3 on $memory\mem[3]$6930 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 4 on $memory\mem[3]$6930 ($dff) from module tarjeta_luis.
Setting constant 1-bit at position 5 on $memory\mem[3]$6930 ($dff) from module tarjeta_luis.
Setting constant 1-bit at position 6 on $memory\mem[3]$6930 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 7 on $memory\mem[3]$6930 ($dff) from module tarjeta_luis.
Handling const CLK on $memory\mem[4]$6932 ($dff) from module tarjeta_luis (removing D path).
Setting constant 0-bit at position 0 on $memory\mem[4]$6932 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 1 on $memory\mem[4]$6932 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 2 on $memory\mem[4]$6932 ($dff) from module tarjeta_luis.
Setting constant 1-bit at position 3 on $memory\mem[4]$6932 ($dff) from module tarjeta_luis.
Setting constant 1-bit at position 4 on $memory\mem[4]$6932 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 5 on $memory\mem[4]$6932 ($dff) from module tarjeta_luis.
Setting constant 1-bit at position 6 on $memory\mem[4]$6932 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 7 on $memory\mem[4]$6932 ($dff) from module tarjeta_luis.
Handling const CLK on $memory\mem[5]$6934 ($dff) from module tarjeta_luis (removing D path).
Setting constant 0-bit at position 0 on $memory\mem[5]$6934 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 1 on $memory\mem[5]$6934 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 2 on $memory\mem[5]$6934 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 3 on $memory\mem[5]$6934 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 4 on $memory\mem[5]$6934 ($dff) from module tarjeta_luis.
Setting constant 1-bit at position 5 on $memory\mem[5]$6934 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 6 on $memory\mem[5]$6934 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 7 on $memory\mem[5]$6934 ($dff) from module tarjeta_luis.
Handling const CLK on $memory\mem[6]$6936 ($dff) from module tarjeta_luis (removing D path).
Setting constant 1-bit at position 0 on $memory\mem[6]$6936 ($dff) from module tarjeta_luis.
Setting constant 1-bit at position 1 on $memory\mem[6]$6936 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 2 on $memory\mem[6]$6936 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 3 on $memory\mem[6]$6936 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 4 on $memory\mem[6]$6936 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 5 on $memory\mem[6]$6936 ($dff) from module tarjeta_luis.
Setting constant 1-bit at position 6 on $memory\mem[6]$6936 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 7 on $memory\mem[6]$6936 ($dff) from module tarjeta_luis.
Handling const CLK on $memory\mem[7]$6938 ($dff) from module tarjeta_luis (removing D path).
Setting constant 0-bit at position 0 on $memory\mem[7]$6938 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 1 on $memory\mem[7]$6938 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 2 on $memory\mem[7]$6938 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 3 on $memory\mem[7]$6938 ($dff) from module tarjeta_luis.
Setting constant 1-bit at position 4 on $memory\mem[7]$6938 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 5 on $memory\mem[7]$6938 ($dff) from module tarjeta_luis.
Setting constant 1-bit at position 6 on $memory\mem[7]$6938 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 7 on $memory\mem[7]$6938 ($dff) from module tarjeta_luis.
Handling const CLK on $memory\mem[8]$6940 ($dff) from module tarjeta_luis (removing D path).
Setting constant 1-bit at position 0 on $memory\mem[8]$6940 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 1 on $memory\mem[8]$6940 ($dff) from module tarjeta_luis.
Setting constant 1-bit at position 2 on $memory\mem[8]$6940 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 3 on $memory\mem[8]$6940 ($dff) from module tarjeta_luis.
Setting constant 1-bit at position 4 on $memory\mem[8]$6940 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 5 on $memory\mem[8]$6940 ($dff) from module tarjeta_luis.
Setting constant 1-bit at position 6 on $memory\mem[8]$6940 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 7 on $memory\mem[8]$6940 ($dff) from module tarjeta_luis.
Handling const CLK on $memory\mem[9]$6942 ($dff) from module tarjeta_luis (removing D path).
Setting constant 0-bit at position 0 on $memory\mem[9]$6942 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 1 on $memory\mem[9]$6942 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 2 on $memory\mem[9]$6942 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 3 on $memory\mem[9]$6942 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 4 on $memory\mem[9]$6942 ($dff) from module tarjeta_luis.
Setting constant 1-bit at position 5 on $memory\mem[9]$6942 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 6 on $memory\mem[9]$6942 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 7 on $memory\mem[9]$6942 ($dff) from module tarjeta_luis.
Handling const CLK on $memory\mem[10]$6944 ($dff) from module tarjeta_luis (removing D path).
Setting constant 1-bit at position 0 on $memory\mem[10]$6944 ($dff) from module tarjeta_luis.
Setting constant 1-bit at position 1 on $memory\mem[10]$6944 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 2 on $memory\mem[10]$6944 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 3 on $memory\mem[10]$6944 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 4 on $memory\mem[10]$6944 ($dff) from module tarjeta_luis.
Setting constant 1-bit at position 5 on $memory\mem[10]$6944 ($dff) from module tarjeta_luis.
Setting constant 1-bit at position 6 on $memory\mem[10]$6944 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 7 on $memory\mem[10]$6944 ($dff) from module tarjeta_luis.
Handling const CLK on $memory\mem[11]$6946 ($dff) from module tarjeta_luis (removing D path).
Setting constant 1-bit at position 0 on $memory\mem[11]$6946 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 1 on $memory\mem[11]$6946 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 2 on $memory\mem[11]$6946 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 3 on $memory\mem[11]$6946 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 4 on $memory\mem[11]$6946 ($dff) from module tarjeta_luis.
Setting constant 1-bit at position 5 on $memory\mem[11]$6946 ($dff) from module tarjeta_luis.
Setting constant 1-bit at position 6 on $memory\mem[11]$6946 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 7 on $memory\mem[11]$6946 ($dff) from module tarjeta_luis.
Handling const CLK on $memory\mem[12]$6948 ($dff) from module tarjeta_luis (removing D path).
Setting constant 1-bit at position 0 on $memory\mem[12]$6948 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 1 on $memory\mem[12]$6948 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 2 on $memory\mem[12]$6948 ($dff) from module tarjeta_luis.
Setting constant 1-bit at position 3 on $memory\mem[12]$6948 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 4 on $memory\mem[12]$6948 ($dff) from module tarjeta_luis.
Setting constant 1-bit at position 5 on $memory\mem[12]$6948 ($dff) from module tarjeta_luis.
Setting constant 1-bit at position 6 on $memory\mem[12]$6948 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 7 on $memory\mem[12]$6948 ($dff) from module tarjeta_luis.
Handling const CLK on $memory\mem[13]$6950 ($dff) from module tarjeta_luis (removing D path).
Setting constant 0-bit at position 0 on $memory\mem[13]$6950 ($dff) from module tarjeta_luis.
Setting constant 1-bit at position 1 on $memory\mem[13]$6950 ($dff) from module tarjeta_luis.
Setting constant 1-bit at position 2 on $memory\mem[13]$6950 ($dff) from module tarjeta_luis.
Setting constant 1-bit at position 3 on $memory\mem[13]$6950 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 4 on $memory\mem[13]$6950 ($dff) from module tarjeta_luis.
Setting constant 1-bit at position 5 on $memory\mem[13]$6950 ($dff) from module tarjeta_luis.
Setting constant 1-bit at position 6 on $memory\mem[13]$6950 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 7 on $memory\mem[13]$6950 ($dff) from module tarjeta_luis.
Handling const CLK on $memory\mem[14]$6952 ($dff) from module tarjeta_luis (removing D path).
Setting constant 1-bit at position 0 on $memory\mem[14]$6952 ($dff) from module tarjeta_luis.
Setting constant 1-bit at position 1 on $memory\mem[14]$6952 ($dff) from module tarjeta_luis.
Setting constant 1-bit at position 2 on $memory\mem[14]$6952 ($dff) from module tarjeta_luis.
Setting constant 1-bit at position 3 on $memory\mem[14]$6952 ($dff) from module tarjeta_luis.
Setting constant 1-bit at position 4 on $memory\mem[14]$6952 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 5 on $memory\mem[14]$6952 ($dff) from module tarjeta_luis.
Setting constant 1-bit at position 6 on $memory\mem[14]$6952 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 7 on $memory\mem[14]$6952 ($dff) from module tarjeta_luis.
Handling const CLK on $memory\mem[15]$6954 ($dff) from module tarjeta_luis (removing D path).
Setting constant 0-bit at position 0 on $memory\mem[15]$6954 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 1 on $memory\mem[15]$6954 ($dff) from module tarjeta_luis.
Setting constant 1-bit at position 2 on $memory\mem[15]$6954 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 3 on $memory\mem[15]$6954 ($dff) from module tarjeta_luis.
Setting constant 1-bit at position 4 on $memory\mem[15]$6954 ($dff) from module tarjeta_luis.
Setting constant 1-bit at position 5 on $memory\mem[15]$6954 ($dff) from module tarjeta_luis.
Setting constant 1-bit at position 6 on $memory\mem[15]$6954 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 7 on $memory\mem[15]$6954 ($dff) from module tarjeta_luis.
Handling const CLK on $memory\mem[16]$6956 ($dff) from module tarjeta_luis (removing D path).
Setting constant 1-bit at position 0 on $memory\mem[16]$6956 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 1 on $memory\mem[16]$6956 ($dff) from module tarjeta_luis.
Setting constant 1-bit at position 2 on $memory\mem[16]$6956 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 3 on $memory\mem[16]$6956 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 4 on $memory\mem[16]$6956 ($dff) from module tarjeta_luis.
Setting constant 1-bit at position 5 on $memory\mem[16]$6956 ($dff) from module tarjeta_luis.
Setting constant 1-bit at position 6 on $memory\mem[16]$6956 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 7 on $memory\mem[16]$6956 ($dff) from module tarjeta_luis.
Handling const CLK on $memory\mem[17]$6958 ($dff) from module tarjeta_luis (removing D path).
Setting constant 1-bit at position 0 on $memory\mem[17]$6958 ($dff) from module tarjeta_luis.
Setting constant 1-bit at position 1 on $memory\mem[17]$6958 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 2 on $memory\mem[17]$6958 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 3 on $memory\mem[17]$6958 ($dff) from module tarjeta_luis.
Setting constant 1-bit at position 4 on $memory\mem[17]$6958 ($dff) from module tarjeta_luis.
Setting constant 1-bit at position 5 on $memory\mem[17]$6958 ($dff) from module tarjeta_luis.
Setting constant 1-bit at position 6 on $memory\mem[17]$6958 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 7 on $memory\mem[17]$6958 ($dff) from module tarjeta_luis.
Handling const CLK on $memory\mem[18]$6960 ($dff) from module tarjeta_luis (removing D path).
Setting constant 0-bit at position 0 on $memory\mem[18]$6960 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 1 on $memory\mem[18]$6960 ($dff) from module tarjeta_luis.
Setting constant 1-bit at position 2 on $memory\mem[18]$6960 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 3 on $memory\mem[18]$6960 ($dff) from module tarjeta_luis.
Setting constant 1-bit at position 4 on $memory\mem[18]$6960 ($dff) from module tarjeta_luis.
Setting constant 1-bit at position 5 on $memory\mem[18]$6960 ($dff) from module tarjeta_luis.
Setting constant 1-bit at position 6 on $memory\mem[18]$6960 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 7 on $memory\mem[18]$6960 ($dff) from module tarjeta_luis.
Handling const CLK on $memory\mem[19]$6962 ($dff) from module tarjeta_luis (removing D path).
Setting constant 0-bit at position 0 on $memory\mem[19]$6962 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 1 on $memory\mem[19]$6962 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 2 on $memory\mem[19]$6962 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 3 on $memory\mem[19]$6962 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 4 on $memory\mem[19]$6962 ($dff) from module tarjeta_luis.
Setting constant 1-bit at position 5 on $memory\mem[19]$6962 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 6 on $memory\mem[19]$6962 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 7 on $memory\mem[19]$6962 ($dff) from module tarjeta_luis.
Handling const CLK on $memory\mem[20]$6964 ($dff) from module tarjeta_luis (removing D path).
Setting constant 0-bit at position 0 on $memory\mem[20]$6964 ($dff) from module tarjeta_luis.
Setting constant 1-bit at position 1 on $memory\mem[20]$6964 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 2 on $memory\mem[20]$6964 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 3 on $memory\mem[20]$6964 ($dff) from module tarjeta_luis.
Setting constant 1-bit at position 4 on $memory\mem[20]$6964 ($dff) from module tarjeta_luis.
Setting constant 1-bit at position 5 on $memory\mem[20]$6964 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 6 on $memory\mem[20]$6964 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 7 on $memory\mem[20]$6964 ($dff) from module tarjeta_luis.
Handling const CLK on $memory\mem[21]$6966 ($dff) from module tarjeta_luis (removing D path).
Setting constant 0-bit at position 0 on $memory\mem[21]$6966 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 1 on $memory\mem[21]$6966 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 2 on $memory\mem[21]$6966 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 3 on $memory\mem[21]$6966 ($dff) from module tarjeta_luis.
Setting constant 1-bit at position 4 on $memory\mem[21]$6966 ($dff) from module tarjeta_luis.
Setting constant 1-bit at position 5 on $memory\mem[21]$6966 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 6 on $memory\mem[21]$6966 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 7 on $memory\mem[21]$6966 ($dff) from module tarjeta_luis.
Handling const CLK on $memory\mem[22]$6968 ($dff) from module tarjeta_luis (removing D path).
Setting constant 0-bit at position 0 on $memory\mem[22]$6968 ($dff) from module tarjeta_luis.
Setting constant 1-bit at position 1 on $memory\mem[22]$6968 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 2 on $memory\mem[22]$6968 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 3 on $memory\mem[22]$6968 ($dff) from module tarjeta_luis.
Setting constant 1-bit at position 4 on $memory\mem[22]$6968 ($dff) from module tarjeta_luis.
Setting constant 1-bit at position 5 on $memory\mem[22]$6968 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 6 on $memory\mem[22]$6968 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 7 on $memory\mem[22]$6968 ($dff) from module tarjeta_luis.
Handling const CLK on $memory\mem[23]$6970 ($dff) from module tarjeta_luis (removing D path).
Setting constant 1-bit at position 0 on $memory\mem[23]$6970 ($dff) from module tarjeta_luis.
Setting constant 1-bit at position 1 on $memory\mem[23]$6970 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 2 on $memory\mem[23]$6970 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 3 on $memory\mem[23]$6970 ($dff) from module tarjeta_luis.
Setting constant 1-bit at position 4 on $memory\mem[23]$6970 ($dff) from module tarjeta_luis.
Setting constant 1-bit at position 5 on $memory\mem[23]$6970 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 6 on $memory\mem[23]$6970 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 7 on $memory\mem[23]$6970 ($dff) from module tarjeta_luis.
Handling const CLK on $memory\mem[24]$6972 ($dff) from module tarjeta_luis (removing D path).
Setting constant 1-bit at position 0 on $memory\mem[24]$6972 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 1 on $memory\mem[24]$6972 ($dff) from module tarjeta_luis.
Setting constant 1-bit at position 2 on $memory\mem[24]$6972 ($dff) from module tarjeta_luis.
Setting constant 1-bit at position 3 on $memory\mem[24]$6972 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 4 on $memory\mem[24]$6972 ($dff) from module tarjeta_luis.
Setting constant 1-bit at position 5 on $memory\mem[24]$6972 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 6 on $memory\mem[24]$6972 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 7 on $memory\mem[24]$6972 ($dff) from module tarjeta_luis.
Handling const CLK on $memory\mem[25]$6974 ($dff) from module tarjeta_luis (removing D path).
Setting constant 0-bit at position 0 on $memory\mem[25]$6974 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 1 on $memory\mem[25]$6974 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 2 on $memory\mem[25]$6974 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 3 on $memory\mem[25]$6974 ($dff) from module tarjeta_luis.
Setting constant 1-bit at position 4 on $memory\mem[25]$6974 ($dff) from module tarjeta_luis.
Setting constant 1-bit at position 5 on $memory\mem[25]$6974 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 6 on $memory\mem[25]$6974 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 7 on $memory\mem[25]$6974 ($dff) from module tarjeta_luis.
Handling const CLK on $memory\mem[26]$6976 ($dff) from module tarjeta_luis (removing D path).
Setting constant 0-bit at position 0 on $memory\mem[26]$6976 ($dff) from module tarjeta_luis.
Setting constant 1-bit at position 1 on $memory\mem[26]$6976 ($dff) from module tarjeta_luis.
Setting constant 1-bit at position 2 on $memory\mem[26]$6976 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 3 on $memory\mem[26]$6976 ($dff) from module tarjeta_luis.
Setting constant 1-bit at position 4 on $memory\mem[26]$6976 ($dff) from module tarjeta_luis.
Setting constant 1-bit at position 5 on $memory\mem[26]$6976 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 6 on $memory\mem[26]$6976 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 7 on $memory\mem[26]$6976 ($dff) from module tarjeta_luis.
Handling const CLK on $memory\mem[27]$6978 ($dff) from module tarjeta_luis (removing D path).
Setting constant 1-bit at position 0 on $memory\mem[27]$6978 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 1 on $memory\mem[27]$6978 ($dff) from module tarjeta_luis.
Setting constant 1-bit at position 2 on $memory\mem[27]$6978 ($dff) from module tarjeta_luis.
Setting constant 1-bit at position 3 on $memory\mem[27]$6978 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 4 on $memory\mem[27]$6978 ($dff) from module tarjeta_luis.
Setting constant 1-bit at position 5 on $memory\mem[27]$6978 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 6 on $memory\mem[27]$6978 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 7 on $memory\mem[27]$6978 ($dff) from module tarjeta_luis.
Handling const CLK on $memory\mem[28]$6980 ($dff) from module tarjeta_luis (removing D path).
Setting constant 0-bit at position 0 on $memory\mem[28]$6980 ($dff) from module tarjeta_luis.
Setting constant 1-bit at position 1 on $memory\mem[28]$6980 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 2 on $memory\mem[28]$6980 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 3 on $memory\mem[28]$6980 ($dff) from module tarjeta_luis.
Setting constant 1-bit at position 4 on $memory\mem[28]$6980 ($dff) from module tarjeta_luis.
Setting constant 1-bit at position 5 on $memory\mem[28]$6980 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 6 on $memory\mem[28]$6980 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 7 on $memory\mem[28]$6980 ($dff) from module tarjeta_luis.
Handling const CLK on $memory\mem[29]$6982 ($dff) from module tarjeta_luis (removing D path).
Setting constant 1-bit at position 0 on $memory\mem[29]$6982 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 1 on $memory\mem[29]$6982 ($dff) from module tarjeta_luis.
Setting constant 1-bit at position 2 on $memory\mem[29]$6982 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 3 on $memory\mem[29]$6982 ($dff) from module tarjeta_luis.
Setting constant 1-bit at position 4 on $memory\mem[29]$6982 ($dff) from module tarjeta_luis.
Setting constant 1-bit at position 5 on $memory\mem[29]$6982 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 6 on $memory\mem[29]$6982 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 7 on $memory\mem[29]$6982 ($dff) from module tarjeta_luis.
Handling const CLK on $memory\mem[30]$6984 ($dff) from module tarjeta_luis (removing D path).
Setting constant 0-bit at position 0 on $memory\mem[30]$6984 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 1 on $memory\mem[30]$6984 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 2 on $memory\mem[30]$6984 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 3 on $memory\mem[30]$6984 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 4 on $memory\mem[30]$6984 ($dff) from module tarjeta_luis.
Setting constant 1-bit at position 5 on $memory\mem[30]$6984 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 6 on $memory\mem[30]$6984 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 7 on $memory\mem[30]$6984 ($dff) from module tarjeta_luis.
Handling const CLK on $memory\mem[31]$6986 ($dff) from module tarjeta_luis (removing D path).
Setting constant 0-bit at position 0 on $memory\mem[31]$6986 ($dff) from module tarjeta_luis.
Setting constant 1-bit at position 1 on $memory\mem[31]$6986 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 2 on $memory\mem[31]$6986 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 3 on $memory\mem[31]$6986 ($dff) from module tarjeta_luis.
Setting constant 1-bit at position 4 on $memory\mem[31]$6986 ($dff) from module tarjeta_luis.
Setting constant 1-bit at position 5 on $memory\mem[31]$6986 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 6 on $memory\mem[31]$6986 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 7 on $memory\mem[31]$6986 ($dff) from module tarjeta_luis.
Handling const CLK on $memory\mem[32]$6988 ($dff) from module tarjeta_luis (removing D path).
Setting constant 0-bit at position 0 on $memory\mem[32]$6988 ($dff) from module tarjeta_luis.
Setting constant 1-bit at position 1 on $memory\mem[32]$6988 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 2 on $memory\mem[32]$6988 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 3 on $memory\mem[32]$6988 ($dff) from module tarjeta_luis.
Setting constant 1-bit at position 4 on $memory\mem[32]$6988 ($dff) from module tarjeta_luis.
Setting constant 1-bit at position 5 on $memory\mem[32]$6988 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 6 on $memory\mem[32]$6988 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 7 on $memory\mem[32]$6988 ($dff) from module tarjeta_luis.
Handling const CLK on $memory\mem[33]$6990 ($dff) from module tarjeta_luis (removing D path).
Setting constant 0-bit at position 0 on $memory\mem[33]$6990 ($dff) from module tarjeta_luis.
Setting constant 1-bit at position 1 on $memory\mem[33]$6990 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 2 on $memory\mem[33]$6990 ($dff) from module tarjeta_luis.
Setting constant 1-bit at position 3 on $memory\mem[33]$6990 ($dff) from module tarjeta_luis.
Setting constant 1-bit at position 4 on $memory\mem[33]$6990 ($dff) from module tarjeta_luis.
Setting constant 1-bit at position 5 on $memory\mem[33]$6990 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 6 on $memory\mem[33]$6990 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 7 on $memory\mem[33]$6990 ($dff) from module tarjeta_luis.
Handling const CLK on $memory\mem[34]$6992 ($dff) from module tarjeta_luis (removing D path).
Setting constant 0-bit at position 0 on $memory\mem[34]$6992 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 1 on $memory\mem[34]$6992 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 2 on $memory\mem[34]$6992 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 3 on $memory\mem[34]$6992 ($dff) from module tarjeta_luis.
Setting constant 1-bit at position 4 on $memory\mem[34]$6992 ($dff) from module tarjeta_luis.
Setting constant 1-bit at position 5 on $memory\mem[34]$6992 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 6 on $memory\mem[34]$6992 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 7 on $memory\mem[34]$6992 ($dff) from module tarjeta_luis.
Handling const CLK on $memory\mem[35]$6994 ($dff) from module tarjeta_luis (removing D path).
Setting constant 1-bit at position 0 on $memory\mem[35]$6994 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 1 on $memory\mem[35]$6994 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 2 on $memory\mem[35]$6994 ($dff) from module tarjeta_luis.
Setting constant 1-bit at position 3 on $memory\mem[35]$6994 ($dff) from module tarjeta_luis.
Setting constant 1-bit at position 4 on $memory\mem[35]$6994 ($dff) from module tarjeta_luis.
Setting constant 1-bit at position 5 on $memory\mem[35]$6994 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 6 on $memory\mem[35]$6994 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 7 on $memory\mem[35]$6994 ($dff) from module tarjeta_luis.
Handling const CLK on $memory\mem[36]$6996 ($dff) from module tarjeta_luis (removing D path).
Setting constant 0-bit at position 0 on $memory\mem[36]$6996 ($dff) from module tarjeta_luis.
Setting constant 1-bit at position 1 on $memory\mem[36]$6996 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 2 on $memory\mem[36]$6996 ($dff) from module tarjeta_luis.
Setting constant 1-bit at position 3 on $memory\mem[36]$6996 ($dff) from module tarjeta_luis.
Setting constant 1-bit at position 4 on $memory\mem[36]$6996 ($dff) from module tarjeta_luis.
Setting constant 1-bit at position 5 on $memory\mem[36]$6996 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 6 on $memory\mem[36]$6996 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 7 on $memory\mem[36]$6996 ($dff) from module tarjeta_luis.
Handling const CLK on $memory\mem[37]$6998 ($dff) from module tarjeta_luis (removing D path).
Setting constant 0-bit at position 0 on $memory\mem[37]$6998 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 1 on $memory\mem[37]$6998 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 2 on $memory\mem[37]$6998 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 3 on $memory\mem[37]$6998 ($dff) from module tarjeta_luis.
Setting constant 1-bit at position 4 on $memory\mem[37]$6998 ($dff) from module tarjeta_luis.
Setting constant 1-bit at position 5 on $memory\mem[37]$6998 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 6 on $memory\mem[37]$6998 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 7 on $memory\mem[37]$6998 ($dff) from module tarjeta_luis.
Handling const CLK on $memory\mem[38]$7000 ($dff) from module tarjeta_luis (removing D path).
Setting constant 0-bit at position 0 on $memory\mem[38]$7000 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 1 on $memory\mem[38]$7000 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 2 on $memory\mem[38]$7000 ($dff) from module tarjeta_luis.
Setting constant 1-bit at position 3 on $memory\mem[38]$7000 ($dff) from module tarjeta_luis.
Setting constant 1-bit at position 4 on $memory\mem[38]$7000 ($dff) from module tarjeta_luis.
Setting constant 1-bit at position 5 on $memory\mem[38]$7000 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 6 on $memory\mem[38]$7000 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 7 on $memory\mem[38]$7000 ($dff) from module tarjeta_luis.
Handling const CLK on $memory\mem[39]$7002 ($dff) from module tarjeta_luis (removing D path).
Setting constant 0-bit at position 0 on $memory\mem[39]$7002 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 1 on $memory\mem[39]$7002 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 2 on $memory\mem[39]$7002 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 3 on $memory\mem[39]$7002 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 4 on $memory\mem[39]$7002 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 5 on $memory\mem[39]$7002 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 6 on $memory\mem[39]$7002 ($dff) from module tarjeta_luis.
Setting constant 0-bit at position 7 on $memory\mem[39]$7002 ($dff) from module tarjeta_luis.

23.33.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tarjeta_luis..
Removed 0 unused cells and 126 unused wires.

23.33.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module tarjeta_luis.

23.33.9. Rerunning OPT passes. (Maybe there is more to do..)

23.33.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tarjeta_luis..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

23.33.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tarjeta_luis.
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][0]$7097:
      Old ports: A=8'01001100, B=8'01101001, Y=$memory\mem$rdmux[0][4][0]$a$7050
      New ports: A=2'10, B=2'01, Y={ $memory\mem$rdmux[0][4][0]$a$7050 [2] $memory\mem$rdmux[0][4][0]$a$7050 [0] }
      New connections: { $memory\mem$rdmux[0][4][0]$a$7050 [7:3] $memory\mem$rdmux[0][4][0]$a$7050 [1] } = { 2'01 $memory\mem$rdmux[0][4][0]$a$7050 [0] 3'010 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][10]$7127:
      Old ports: A=8'00110010, B=8'00110000, Y=$memory\mem$rdmux[0][4][5]$a$7065
      New ports: A=1'1, B=1'0, Y=$memory\mem$rdmux[0][4][5]$a$7065 [1]
      New connections: { $memory\mem$rdmux[0][4][5]$a$7065 [7:2] $memory\mem$rdmux[0][4][5]$a$7065 [0] } = 7'0011000
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][11]$7130:
      Old ports: A=8'00110010, B=8'00110011, Y=$memory\mem$rdmux[0][4][5]$b$7066
      New ports: A=1'0, B=1'1, Y=$memory\mem$rdmux[0][4][5]$b$7066 [0]
      New connections: $memory\mem$rdmux[0][4][5]$b$7066 [7:1] = 7'0011001
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][12]$7133:
      Old ports: A=8'00101101, B=8'00110000, Y=$memory\mem$rdmux[0][4][6]$a$7068
      New ports: A=2'01, B=2'10, Y={ $memory\mem$rdmux[0][4][6]$a$7068 [4] $memory\mem$rdmux[0][4][6]$a$7068 [0] }
      New connections: { $memory\mem$rdmux[0][4][6]$a$7068 [7:5] $memory\mem$rdmux[0][4][6]$a$7068 [3:1] } = { 3'001 $memory\mem$rdmux[0][4][6]$a$7068 [0] $memory\mem$rdmux[0][4][6]$a$7068 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][13]$7136:
      Old ports: A=8'00110110, B=8'00101101, Y=$memory\mem$rdmux[0][4][6]$b$7069
      New ports: A=2'10, B=2'01, Y=$memory\mem$rdmux[0][4][6]$b$7069 [1:0]
      New connections: $memory\mem$rdmux[0][4][6]$b$7069 [7:2] = { 3'001 $memory\mem$rdmux[0][4][6]$b$7069 [1:0] 1'1 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][14]$7139:
      Old ports: A=8'00110010, B=8'00110101, Y=$memory\mem$rdmux[0][4][7]$a$7071
      New ports: A=2'10, B=2'01, Y=$memory\mem$rdmux[0][4][7]$a$7071 [1:0]
      New connections: $memory\mem$rdmux[0][4][7]$a$7071 [7:2] = { 5'00110 $memory\mem$rdmux[0][4][7]$a$7071 [0] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][15]$7142:
      Old ports: A=8'00100000, B=8'00110010, Y=$memory\mem$rdmux[0][4][7]$b$7072
      New ports: A=1'0, B=1'1, Y=$memory\mem$rdmux[0][4][7]$b$7072 [1]
      New connections: { $memory\mem$rdmux[0][4][7]$b$7072 [7:2] $memory\mem$rdmux[0][4][7]$b$7072 [0] } = { 3'001 $memory\mem$rdmux[0][4][7]$b$7072 [1] 3'000 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][16]$7145:
      Old ports: A=8'00110010, B=8'00111010, Y=$memory\mem$rdmux[0][4][8]$a$7074
      New ports: A=1'0, B=1'1, Y=$memory\mem$rdmux[0][4][8]$a$7074 [3]
      New connections: { $memory\mem$rdmux[0][4][8]$a$7074 [7:4] $memory\mem$rdmux[0][4][8]$a$7074 [2:0] } = 7'0011010
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][17]$7148:
      Old ports: A=8'00110000, B=8'00111001, Y=$memory\mem$rdmux[0][4][8]$b$7075
      New ports: A=1'0, B=1'1, Y=$memory\mem$rdmux[0][4][8]$b$7075 [0]
      New connections: $memory\mem$rdmux[0][4][8]$b$7075 [7:1] = { 4'0011 $memory\mem$rdmux[0][4][8]$b$7075 [0] 2'00 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][18]$7151:
      Old ports: A=8'00111010, B=8'00110000, Y=$memory\mem$rdmux[0][4][9]$a$7077
      New ports: A=1'1, B=1'0, Y=$memory\mem$rdmux[0][4][9]$a$7077 [1]
      New connections: { $memory\mem$rdmux[0][4][9]$a$7077 [7:2] $memory\mem$rdmux[0][4][9]$a$7077 [0] } = { 4'0011 $memory\mem$rdmux[0][4][9]$a$7077 [1] 2'00 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][19]$7154:
      Old ports: A=8'00111000, B=8'00000000, Y=$memory\mem$rdmux[0][4][9]$b$7078
      New ports: A=1'1, B=1'0, Y=$memory\mem$rdmux[0][4][9]$b$7078 [3]
      New connections: { $memory\mem$rdmux[0][4][9]$b$7078 [7:4] $memory\mem$rdmux[0][4][9]$b$7078 [2:0] } = { 2'00 $memory\mem$rdmux[0][4][9]$b$7078 [3] $memory\mem$rdmux[0][4][9]$b$7078 [3] 3'000 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][1]$7100:
      Old ports: A=8'01110100, B=8'01100101, Y=$memory\mem$rdmux[0][4][0]$b$7051
      New ports: A=2'10, B=2'01, Y={ $memory\mem$rdmux[0][4][0]$b$7051 [4] $memory\mem$rdmux[0][4][0]$b$7051 [0] }
      New connections: { $memory\mem$rdmux[0][4][0]$b$7051 [7:5] $memory\mem$rdmux[0][4][0]$b$7051 [3:1] } = 6'011010
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][2]$7103:
      Old ports: A=8'01011000, B=8'00100000, Y=$memory\mem$rdmux[0][4][1]$a$7053
      New ports: A=2'01, B=2'10, Y={ $memory\mem$rdmux[0][4][1]$a$7053 [5] $memory\mem$rdmux[0][4][1]$a$7053 [3] }
      New connections: { $memory\mem$rdmux[0][4][1]$a$7053 [7:6] $memory\mem$rdmux[0][4][1]$a$7053 [4] $memory\mem$rdmux[0][4][1]$a$7053 [2:0] } = { 1'0 $memory\mem$rdmux[0][4][1]$a$7053 [3] $memory\mem$rdmux[0][4][1]$a$7053 [3] 3'000 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][3]$7106:
      Old ports: A=8'01000011, B=8'01010000, Y=$memory\mem$rdmux[0][4][1]$b$7054
      New ports: A=2'01, B=2'10, Y={ $memory\mem$rdmux[0][4][1]$b$7054 [4] $memory\mem$rdmux[0][4][1]$b$7054 [0] }
      New connections: { $memory\mem$rdmux[0][4][1]$b$7054 [7:5] $memory\mem$rdmux[0][4][1]$b$7054 [3:1] } = { 5'01000 $memory\mem$rdmux[0][4][1]$b$7054 [0] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][4]$7109:
      Old ports: A=8'01010101, B=8'00100000, Y=$memory\mem$rdmux[0][4][2]$a$7056
      New ports: A=2'01, B=2'10, Y={ $memory\mem$rdmux[0][4][2]$a$7056 [5] $memory\mem$rdmux[0][4][2]$a$7056 [0] }
      New connections: { $memory\mem$rdmux[0][4][2]$a$7056 [7:6] $memory\mem$rdmux[0][4][2]$a$7056 [4:1] } = { 1'0 $memory\mem$rdmux[0][4][2]$a$7056 [0] $memory\mem$rdmux[0][4][2]$a$7056 [0] 1'0 $memory\mem$rdmux[0][4][2]$a$7056 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][5]$7112:
      Old ports: A=8'01100011, B=8'01100001, Y=$memory\mem$rdmux[0][4][2]$b$7057
      New ports: A=1'1, B=1'0, Y=$memory\mem$rdmux[0][4][2]$b$7057 [1]
      New connections: { $memory\mem$rdmux[0][4][2]$b$7057 [7:2] $memory\mem$rdmux[0][4][2]$b$7057 [0] } = 7'0110001
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][6]$7115:
      Old ports: A=8'01101001, B=8'01101110, Y=$memory\mem$rdmux[0][4][3]$a$7059
      New ports: A=2'01, B=2'10, Y=$memory\mem$rdmux[0][4][3]$a$7059 [1:0]
      New connections: $memory\mem$rdmux[0][4][3]$a$7059 [7:2] = { 5'01101 $memory\mem$rdmux[0][4][3]$a$7059 [1] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][7]$7118:
      Old ports: A=8'01011111, B=8'01110100, Y=$memory\mem$rdmux[0][4][3]$b$7060
      New ports: A=2'01, B=2'10, Y={ $memory\mem$rdmux[0][4][3]$b$7060 [5] $memory\mem$rdmux[0][4][3]$b$7060 [0] }
      New connections: { $memory\mem$rdmux[0][4][3]$b$7060 [7:6] $memory\mem$rdmux[0][4][3]$b$7060 [4:1] } = { 3'011 $memory\mem$rdmux[0][4][3]$b$7060 [0] 1'1 $memory\mem$rdmux[0][4][3]$b$7060 [0] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][8]$7121:
      Old ports: A=8'01100101, B=8'01110011, Y=$memory\mem$rdmux[0][4][4]$a$7062
      New ports: A=2'10, B=2'01, Y=$memory\mem$rdmux[0][4][4]$a$7062 [2:1]
      New connections: { $memory\mem$rdmux[0][4][4]$a$7062 [7:3] $memory\mem$rdmux[0][4][4]$a$7062 [0] } = { 3'011 $memory\mem$rdmux[0][4][4]$a$7062 [1] 2'01 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][9]$7124:
      Old ports: A=8'01110100, B=8'00100000, Y=$memory\mem$rdmux[0][4][4]$b$7063
      New ports: A=1'1, B=1'0, Y=$memory\mem$rdmux[0][4][4]$b$7063 [2]
      New connections: { $memory\mem$rdmux[0][4][4]$b$7063 [7:3] $memory\mem$rdmux[0][4][4]$b$7063 [1:0] } = { 1'0 $memory\mem$rdmux[0][4][4]$b$7063 [2] 1'1 $memory\mem$rdmux[0][4][4]$b$7063 [2] 3'000 }
  Optimizing cells in module \tarjeta_luis.
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][0]$7049:
      Old ports: A=$memory\mem$rdmux[0][4][0]$a$7050, B=$memory\mem$rdmux[0][4][0]$b$7051, Y=$memory\mem$rdmux[0][3][0]$a$7026
      New ports: A={ $memory\mem$rdmux[0][4][0]$a$7050 [0] 2'01 $memory\mem$rdmux[0][4][0]$a$7050 [2] $memory\mem$rdmux[0][4][0]$a$7050 [0] }, B={ 1'1 $memory\mem$rdmux[0][4][0]$b$7051 [4] 2'01 $memory\mem$rdmux[0][4][0]$b$7051 [0] }, Y={ $memory\mem$rdmux[0][3][0]$a$7026 [5:2] $memory\mem$rdmux[0][3][0]$a$7026 [0] }
      New connections: { $memory\mem$rdmux[0][3][0]$a$7026 [7:6] $memory\mem$rdmux[0][3][0]$a$7026 [1] } = 3'010
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][1]$7052:
      Old ports: A=$memory\mem$rdmux[0][4][1]$a$7053, B=$memory\mem$rdmux[0][4][1]$b$7054, Y=$memory\mem$rdmux[0][3][0]$b$7027
      New ports: A={ $memory\mem$rdmux[0][4][1]$a$7053 [3] $memory\mem$rdmux[0][4][1]$a$7053 [5] $memory\mem$rdmux[0][4][1]$a$7053 [3] $memory\mem$rdmux[0][4][1]$a$7053 [3] 1'0 }, B={ 2'10 $memory\mem$rdmux[0][4][1]$b$7054 [4] 1'0 $memory\mem$rdmux[0][4][1]$b$7054 [0] }, Y={ $memory\mem$rdmux[0][3][0]$b$7027 [6:3] $memory\mem$rdmux[0][3][0]$b$7027 [0] }
      New connections: { $memory\mem$rdmux[0][3][0]$b$7027 [7] $memory\mem$rdmux[0][3][0]$b$7027 [2:1] } = { 2'00 $memory\mem$rdmux[0][3][0]$b$7027 [0] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][2]$7055:
      Old ports: A=$memory\mem$rdmux[0][4][2]$a$7056, B=$memory\mem$rdmux[0][4][2]$b$7057, Y=$memory\mem$rdmux[0][3][1]$a$7029
      New ports: A={ $memory\mem$rdmux[0][4][2]$a$7056 [5] $memory\mem$rdmux[0][4][2]$a$7056 [0] 1'0 $memory\mem$rdmux[0][4][2]$a$7056 [0] }, B={ 2'10 $memory\mem$rdmux[0][4][2]$b$7057 [1] 1'1 }, Y={ $memory\mem$rdmux[0][3][1]$a$7029 [5] $memory\mem$rdmux[0][3][1]$a$7029 [2:0] }
      New connections: { $memory\mem$rdmux[0][3][1]$a$7029 [7:6] $memory\mem$rdmux[0][3][1]$a$7029 [4:3] } = { 1'0 $memory\mem$rdmux[0][3][1]$a$7029 [0] $memory\mem$rdmux[0][3][1]$a$7029 [2] 1'0 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][3]$7058:
      Old ports: A=$memory\mem$rdmux[0][4][3]$a$7059, B=$memory\mem$rdmux[0][4][3]$b$7060, Y=$memory\mem$rdmux[0][3][1]$b$7030
      New ports: A={ 3'101 $memory\mem$rdmux[0][4][3]$a$7059 [1] $memory\mem$rdmux[0][4][3]$a$7059 [1:0] }, B={ $memory\mem$rdmux[0][4][3]$b$7060 [5] 1'1 $memory\mem$rdmux[0][4][3]$b$7060 [0] 1'1 $memory\mem$rdmux[0][4][3]$b$7060 [0] $memory\mem$rdmux[0][4][3]$b$7060 [0] }, Y=$memory\mem$rdmux[0][3][1]$b$7030 [5:0]
      New connections: $memory\mem$rdmux[0][3][1]$b$7030 [7:6] = 2'01
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][4]$7061:
      Old ports: A=$memory\mem$rdmux[0][4][4]$a$7062, B=$memory\mem$rdmux[0][4][4]$b$7063, Y=$memory\mem$rdmux[0][3][2]$a$7032
      New ports: A={ 1'1 $memory\mem$rdmux[0][4][4]$a$7062 [1] $memory\mem$rdmux[0][4][4]$a$7062 [2:1] 1'1 }, B={ $memory\mem$rdmux[0][4][4]$b$7063 [2] $memory\mem$rdmux[0][4][4]$b$7063 [2] $memory\mem$rdmux[0][4][4]$b$7063 [2] 2'00 }, Y={ $memory\mem$rdmux[0][3][2]$a$7032 [6] $memory\mem$rdmux[0][3][2]$a$7032 [4] $memory\mem$rdmux[0][3][2]$a$7032 [2:0] }
      New connections: { $memory\mem$rdmux[0][3][2]$a$7032 [7] $memory\mem$rdmux[0][3][2]$a$7032 [5] $memory\mem$rdmux[0][3][2]$a$7032 [3] } = 3'010
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][5]$7064:
      Old ports: A=$memory\mem$rdmux[0][4][5]$a$7065, B=$memory\mem$rdmux[0][4][5]$b$7066, Y=$memory\mem$rdmux[0][3][2]$b$7033
      New ports: A={ $memory\mem$rdmux[0][4][5]$a$7065 [1] 1'0 }, B={ 1'1 $memory\mem$rdmux[0][4][5]$b$7066 [0] }, Y=$memory\mem$rdmux[0][3][2]$b$7033 [1:0]
      New connections: $memory\mem$rdmux[0][3][2]$b$7033 [7:2] = 6'001100
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][6]$7067:
      Old ports: A=$memory\mem$rdmux[0][4][6]$a$7068, B=$memory\mem$rdmux[0][4][6]$b$7069, Y=$memory\mem$rdmux[0][3][3]$a$7035
      New ports: A={ $memory\mem$rdmux[0][4][6]$a$7068 [4] $memory\mem$rdmux[0][4][6]$a$7068 [0] 1'0 $memory\mem$rdmux[0][4][6]$a$7068 [0] }, B={ $memory\mem$rdmux[0][4][6]$b$7069 [1] 1'1 $memory\mem$rdmux[0][4][6]$b$7069 [1:0] }, Y={ $memory\mem$rdmux[0][3][3]$a$7035 [4] $memory\mem$rdmux[0][3][3]$a$7035 [2:0] }
      New connections: { $memory\mem$rdmux[0][3][3]$a$7035 [7:5] $memory\mem$rdmux[0][3][3]$a$7035 [3] } = { 3'001 $memory\mem$rdmux[0][3][3]$a$7035 [0] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][7]$7070:
      Old ports: A=$memory\mem$rdmux[0][4][7]$a$7071, B=$memory\mem$rdmux[0][4][7]$b$7072, Y=$memory\mem$rdmux[0][3][3]$b$7036
      New ports: A={ 1'1 $memory\mem$rdmux[0][4][7]$a$7071 [1:0] }, B={ $memory\mem$rdmux[0][4][7]$b$7072 [1] $memory\mem$rdmux[0][4][7]$b$7072 [1] 1'0 }, Y={ $memory\mem$rdmux[0][3][3]$b$7036 [4] $memory\mem$rdmux[0][3][3]$b$7036 [1:0] }
      New connections: { $memory\mem$rdmux[0][3][3]$b$7036 [7:5] $memory\mem$rdmux[0][3][3]$b$7036 [3:2] } = { 4'0010 $memory\mem$rdmux[0][3][3]$b$7036 [0] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][8]$7073:
      Old ports: A=$memory\mem$rdmux[0][4][8]$a$7074, B=$memory\mem$rdmux[0][4][8]$b$7075, Y=$memory\mem$rdmux[0][3][4]$a$7038
      New ports: A={ $memory\mem$rdmux[0][4][8]$a$7074 [3] 2'10 }, B={ $memory\mem$rdmux[0][4][8]$b$7075 [0] 1'0 $memory\mem$rdmux[0][4][8]$b$7075 [0] }, Y={ $memory\mem$rdmux[0][3][4]$a$7038 [3] $memory\mem$rdmux[0][3][4]$a$7038 [1:0] }
      New connections: { $memory\mem$rdmux[0][3][4]$a$7038 [7:4] $memory\mem$rdmux[0][3][4]$a$7038 [2] } = 5'00110
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][9]$7076:
      Old ports: A=$memory\mem$rdmux[0][4][9]$a$7077, B=$memory\mem$rdmux[0][4][9]$b$7078, Y=$memory\mem$rdmux[0][3][4]$b$7039
      New ports: A={ 1'1 $memory\mem$rdmux[0][4][9]$a$7077 [1] $memory\mem$rdmux[0][4][9]$a$7077 [1] }, B={ $memory\mem$rdmux[0][4][9]$b$7078 [3] $memory\mem$rdmux[0][4][9]$b$7078 [3] 1'0 }, Y={ $memory\mem$rdmux[0][3][4]$b$7039 [4:3] $memory\mem$rdmux[0][3][4]$b$7039 [1] }
      New connections: { $memory\mem$rdmux[0][3][4]$b$7039 [7:5] $memory\mem$rdmux[0][3][4]$b$7039 [2] $memory\mem$rdmux[0][3][4]$b$7039 [0] } = { 2'00 $memory\mem$rdmux[0][3][4]$b$7039 [4] 2'00 }
  Optimizing cells in module \tarjeta_luis.
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][3][0]$7025:
      Old ports: A=$memory\mem$rdmux[0][3][0]$a$7026, B=$memory\mem$rdmux[0][3][0]$b$7027, Y=$memory\mem$rdmux[0][2][0]$a$7014
      New ports: A={ 1'1 $memory\mem$rdmux[0][3][0]$a$7026 [5:2] 1'0 $memory\mem$rdmux[0][3][0]$a$7026 [0] }, B={ $memory\mem$rdmux[0][3][0]$b$7027 [6:3] 1'0 $memory\mem$rdmux[0][3][0]$b$7027 [0] $memory\mem$rdmux[0][3][0]$b$7027 [0] }, Y=$memory\mem$rdmux[0][2][0]$a$7014 [6:0]
      New connections: $memory\mem$rdmux[0][2][0]$a$7014 [7] = 1'0
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][3][1]$7028:
      Old ports: A=$memory\mem$rdmux[0][3][1]$a$7029, B=$memory\mem$rdmux[0][3][1]$b$7030, Y=$memory\mem$rdmux[0][2][0]$b$7015
      New ports: A={ $memory\mem$rdmux[0][3][1]$a$7029 [0] $memory\mem$rdmux[0][3][1]$a$7029 [5] $memory\mem$rdmux[0][3][1]$a$7029 [2] 1'0 $memory\mem$rdmux[0][3][1]$a$7029 [2:0] }, B={ 1'1 $memory\mem$rdmux[0][3][1]$b$7030 [5:0] }, Y=$memory\mem$rdmux[0][2][0]$b$7015 [6:0]
      New connections: $memory\mem$rdmux[0][2][0]$b$7015 [7] = 1'0
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][3][2]$7031:
      Old ports: A=$memory\mem$rdmux[0][3][2]$a$7032, B=$memory\mem$rdmux[0][3][2]$b$7033, Y=$memory\mem$rdmux[0][2][1]$a$7017
      New ports: A={ $memory\mem$rdmux[0][3][2]$a$7032 [6] $memory\mem$rdmux[0][3][2]$a$7032 [4] $memory\mem$rdmux[0][3][2]$a$7032 [2:0] }, B={ 3'010 $memory\mem$rdmux[0][3][2]$b$7033 [1:0] }, Y={ $memory\mem$rdmux[0][2][1]$a$7017 [6] $memory\mem$rdmux[0][2][1]$a$7017 [4] $memory\mem$rdmux[0][2][1]$a$7017 [2:0] }
      New connections: { $memory\mem$rdmux[0][2][1]$a$7017 [7] $memory\mem$rdmux[0][2][1]$a$7017 [5] $memory\mem$rdmux[0][2][1]$a$7017 [3] } = 3'010
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][3][3]$7034:
      Old ports: A=$memory\mem$rdmux[0][3][3]$a$7035, B=$memory\mem$rdmux[0][3][3]$b$7036, Y=$memory\mem$rdmux[0][2][1]$b$7018
      New ports: A={ $memory\mem$rdmux[0][3][3]$a$7035 [4] $memory\mem$rdmux[0][3][3]$a$7035 [0] $memory\mem$rdmux[0][3][3]$a$7035 [2:0] }, B={ $memory\mem$rdmux[0][3][3]$b$7036 [4] 1'0 $memory\mem$rdmux[0][3][3]$b$7036 [0] $memory\mem$rdmux[0][3][3]$b$7036 [1:0] }, Y=$memory\mem$rdmux[0][2][1]$b$7018 [4:0]
      New connections: $memory\mem$rdmux[0][2][1]$b$7018 [7:5] = 3'001
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][3][4]$7037:
      Old ports: A=$memory\mem$rdmux[0][3][4]$a$7038, B=$memory\mem$rdmux[0][3][4]$b$7039, Y=$memory\mem$rdmux[0][2][2]$a$7020
      New ports: A={ 1'1 $memory\mem$rdmux[0][3][4]$a$7038 [3] $memory\mem$rdmux[0][3][4]$a$7038 [1:0] }, B={ $memory\mem$rdmux[0][3][4]$b$7039 [4:3] $memory\mem$rdmux[0][3][4]$b$7039 [1] 1'0 }, Y={ $memory\mem$rdmux[0][2][2]$a$7020 [4:3] $memory\mem$rdmux[0][2][2]$a$7020 [1:0] }
      New connections: { $memory\mem$rdmux[0][2][2]$a$7020 [7:5] $memory\mem$rdmux[0][2][2]$a$7020 [2] } = { 2'00 $memory\mem$rdmux[0][2][2]$a$7020 [4] 1'0 }
  Optimizing cells in module \tarjeta_luis.
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][2][0]$7013:
      Old ports: A=$memory\mem$rdmux[0][2][0]$a$7014, B=$memory\mem$rdmux[0][2][0]$b$7015, Y=$memory\mem$rdmux[0][1][0]$a$7008
      New ports: A=$memory\mem$rdmux[0][2][0]$a$7014 [6:0], B=$memory\mem$rdmux[0][2][0]$b$7015 [6:0], Y=$memory\mem$rdmux[0][1][0]$a$7008 [6:0]
      New connections: $memory\mem$rdmux[0][1][0]$a$7008 [7] = 1'0
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][2][1]$7016:
      Old ports: A=$memory\mem$rdmux[0][2][1]$a$7017, B=$memory\mem$rdmux[0][2][1]$b$7018, Y=$memory\mem$rdmux[0][1][0]$b$7009
      New ports: A={ $memory\mem$rdmux[0][2][1]$a$7017 [6] $memory\mem$rdmux[0][2][1]$a$7017 [4] 1'0 $memory\mem$rdmux[0][2][1]$a$7017 [2:0] }, B={ 1'0 $memory\mem$rdmux[0][2][1]$b$7018 [4:0] }, Y={ $memory\mem$rdmux[0][1][0]$b$7009 [6] $memory\mem$rdmux[0][1][0]$b$7009 [4:0] }
      New connections: { $memory\mem$rdmux[0][1][0]$b$7009 [7] $memory\mem$rdmux[0][1][0]$b$7009 [5] } = 2'01
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][2][2]$7019:
      Old ports: A=$memory\mem$rdmux[0][2][2]$a$7020, B=8'xxxxxxxx, Y=$memory\mem$rdmux[0][1][1]$a$7011
      New ports: A={ $memory\mem$rdmux[0][2][2]$a$7020 [4:3] 1'0 $memory\mem$rdmux[0][2][2]$a$7020 [1:0] }, B=5'xxxxx, Y=$memory\mem$rdmux[0][1][1]$a$7011 [4:0]
      New connections: $memory\mem$rdmux[0][1][1]$a$7011 [7:5] = { $memory\mem$rdmux[0][1][1]$a$7011 [2] $memory\mem$rdmux[0][1][1]$a$7011 [2] $memory\mem$rdmux[0][1][1]$a$7011 [4] }
  Optimizing cells in module \tarjeta_luis.
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][1][0]$7007:
      Old ports: A=$memory\mem$rdmux[0][1][0]$a$7008, B=$memory\mem$rdmux[0][1][0]$b$7009, Y=$memory\mem$rdmux[0][0][0]$a$7005
      New ports: A=$memory\mem$rdmux[0][1][0]$a$7008 [6:0], B={ $memory\mem$rdmux[0][1][0]$b$7009 [6] 1'1 $memory\mem$rdmux[0][1][0]$b$7009 [4:0] }, Y=$memory\mem$rdmux[0][0][0]$a$7005 [6:0]
      New connections: $memory\mem$rdmux[0][0][0]$a$7005 [7] = 1'0
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][1][1]$7010:
      Old ports: A=$memory\mem$rdmux[0][1][1]$a$7011, B=8'xxxxxxxx, Y=$memory\mem$rdmux[0][0][0]$b$7006
      New ports: A=$memory\mem$rdmux[0][1][1]$a$7011 [4:0], B=5'xxxxx, Y=$memory\mem$rdmux[0][0][0]$b$7006 [4:0]
      New connections: $memory\mem$rdmux[0][0][0]$b$7006 [7:5] = { $memory\mem$rdmux[0][0][0]$b$7006 [2] $memory\mem$rdmux[0][0][0]$b$7006 [2] $memory\mem$rdmux[0][0][0]$b$7006 [4] }
  Optimizing cells in module \tarjeta_luis.
Performed a total of 40 changes.

23.33.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tarjeta_luis'.
Removed a total of 16 cells.

23.33.13. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 2 on $auto$opt_dff.cc:744:run$5178 ($sdffe) from module tarjeta_luis.

23.33.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tarjeta_luis..
Removed 0 unused cells and 16 unused wires.

23.33.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module tarjeta_luis.

23.33.16. Rerunning OPT passes. (Maybe there is more to do..)

23.33.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tarjeta_luis..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

23.33.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tarjeta_luis.
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][0]$7049:
      Old ports: A={ $memory\mem$rdmux[0][4][0]$a$7050 [5] 2'01 $memory\mem$rdmux[0][4][0]$a$7050 [2] $memory\mem$rdmux[0][4][0]$a$7050 [5] }, B={ 1'1 $memory\mem$rdmux[0][4][0]$a$7050 [2] 2'01 $memory\mem$rdmux[0][4][0]$a$7050 [5] }, Y={ $memory\mem$rdmux[0][3][0]$a$7026 [5:2] $memory\mem$rdmux[0][3][0]$a$7026 [0] }
      New ports: A={ $memory\mem$rdmux[0][4][0]$a$7050 [5] 2'01 $memory\mem$rdmux[0][4][0]$a$7050 [2] }, B={ 1'1 $memory\mem$rdmux[0][4][0]$a$7050 [2] 2'01 }, Y=$memory\mem$rdmux[0][3][0]$a$7026 [5:2]
      New connections: $memory\mem$rdmux[0][3][0]$a$7026 [0] = $memory\mem$rdmux[0][4][0]$a$7050 [5]
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][3]$7058:
      Old ports: A={ 3'101 $memory\mem$rdmux[0][4][1]$a$7053 [5] $memory\mem$rdmux[0][4][1]$a$7053 [5] $memory\mem$rdmux[0][4][1]$a$7053 [6] }, B={ $memory\mem$rdmux[0][4][1]$a$7053 [5] 1'1 $memory\mem$rdmux[0][4][1]$a$7053 [6] 1'1 $memory\mem$rdmux[0][4][1]$a$7053 [6] $memory\mem$rdmux[0][4][1]$a$7053 [6] }, Y=$memory\mem$rdmux[0][3][1]$b$7030 [5:0]
      New ports: A={ 3'101 $memory\mem$rdmux[0][4][1]$a$7053 [5] $memory\mem$rdmux[0][4][1]$a$7053 [5] }, B={ $memory\mem$rdmux[0][4][1]$a$7053 [5] 1'1 $memory\mem$rdmux[0][4][1]$a$7053 [6] 1'1 $memory\mem$rdmux[0][4][1]$a$7053 [6] }, Y=$memory\mem$rdmux[0][3][1]$b$7030 [5:1]
      New connections: $memory\mem$rdmux[0][3][1]$b$7030 [0] = $memory\mem$rdmux[0][4][1]$a$7053 [6]
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][8]$7073:
      Old ports: A={ $memory\mem$rdmux[0][4][5]$b$7066 [0] 2'10 }, B={ $memory\mem$rdmux[0][4][5]$b$7066 [0] 1'0 $memory\mem$rdmux[0][4][5]$b$7066 [0] }, Y={ $memory\mem$rdmux[0][3][4]$a$7038 [3] $memory\mem$rdmux[0][3][4]$a$7038 [1:0] }
      New ports: A=2'10, B={ 1'0 $memory\mem$rdmux[0][4][5]$b$7066 [0] }, Y=$memory\mem$rdmux[0][3][4]$a$7038 [1:0]
      New connections: $memory\mem$rdmux[0][3][4]$a$7038 [3] = $memory\mem$rdmux[0][4][5]$b$7066 [0]
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][9]$7076:
      Old ports: A={ 1'1 $memory\mem$rdmux[0][4][2]$b$7057 [1] $memory\mem$rdmux[0][4][2]$b$7057 [1] }, B={ $memory\mem$rdmux[0][4][2]$b$7057 [1] $memory\mem$rdmux[0][4][2]$b$7057 [1] 1'0 }, Y={ $memory\mem$rdmux[0][3][4]$b$7039 [5] $memory\mem$rdmux[0][3][4]$b$7039 [3] $memory\mem$rdmux[0][3][4]$b$7039 [1] }
      New ports: A={ 1'1 $memory\mem$rdmux[0][4][2]$b$7057 [1] }, B={ $memory\mem$rdmux[0][4][2]$b$7057 [1] 1'0 }, Y={ $memory\mem$rdmux[0][3][4]$b$7039 [5] $memory\mem$rdmux[0][3][4]$b$7039 [1] }
      New connections: $memory\mem$rdmux[0][3][4]$b$7039 [3] = $memory\mem$rdmux[0][4][2]$b$7057 [1]
  Optimizing cells in module \tarjeta_luis.
Performed a total of 4 changes.

23.33.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tarjeta_luis'.
Removed a total of 0 cells.

23.33.20. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $\mem$rdreg[0] ($dff) from module tarjeta_luis (D = $memory\mem$rdmux[0][0][0]$b$7006 [7], Q = \csr_bankarray_dat_r [7], rval = 1'0).

23.33.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tarjeta_luis..
Removed 0 unused cells and 2 unused wires.

23.33.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module tarjeta_luis.

23.33.23. Rerunning OPT passes. (Maybe there is more to do..)

23.33.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tarjeta_luis..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

23.33.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tarjeta_luis.
Performed a total of 0 changes.

23.33.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tarjeta_luis'.
Removed a total of 0 cells.

23.33.27. Executing OPT_DFF pass (perform DFF optimizations).

23.33.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tarjeta_luis..

23.33.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module tarjeta_luis.

23.33.30. Finished OPT passes. (There is nothing left to do.)

23.34. Executing TECHMAP pass (map to technology primitives).

23.34.1. Executing Verilog-2005 frontend: /home/esteban/miniconda3/envs/fpga/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

23.34.2. Executing Verilog-2005 frontend: /home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v
Parsing Verilog input from `/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ecp5_alu'.
Successfully finished Verilog frontend.

23.34.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $sdffe.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $reduce_and.
Using template $paramod$32a7b7b86c07519b7537abc18e96f0331f97914d\_90_alu for cells of type $alu.
Using template $paramod$dbcdc7e8aa1a4080cea2deda6fdc8772064f4d90\_80_ecp5_alu for cells of type $alu.
Using extmapper simplemap for cells of type $dff.
Using template $paramod$9dc8c681cb4b5829e602fd46e400a4010e7fdb12\_90_pmux for cells of type $pmux.
Using template $paramod$dc04b7d98e503a7bab16fce2df70e6e2c5ca34d6\_80_ecp5_alu for cells of type $alu.
Using template $paramod$861f5302217787cd55fd1a501bc728125f176580\_80_ecp5_alu for cells of type $alu.
Using template $paramod$af1685547f150b104f0f074be6fd8c9a4d1cd588\_80_ecp5_alu for cells of type $alu.
Using template $paramod$672a140277c71df8314410f22acc08d55222c3c7\_80_ecp5_alu for cells of type $alu.
Using extmapper simplemap for cells of type $sdff.
Using template $paramod$44a13d10af618e7fbe7b9aad2f6151ffcee1e2fa\_80_ecp5_alu for cells of type $alu.
Using template $paramod$857150d3a9b7fb38b73bbaa31ff652415e553f98\_80_ecp5_alu for cells of type $alu.
Using extmapper maccmap for cells of type $macc.
  add $flatten\led_control.$mul$/home/esteban/DiscoDuro2/Unal/Digitales_2/Proyectos/Circuitos/Repositorio/SoC_Display/module/led_control.v:178$1225.Y * \led_control.cleanColumns (31x1 bits, unsigned)
Using template $paramod$adbaf76fa5a3091a329503792521395f8ff4d1a4\_90_alu for cells of type $alu.
Using template $paramod$72f7795a18b8bd21d2def9f98cbb7d0e4ff65a7f\_90_pmux for cells of type $pmux.
Using template $paramod$bf8e268f26361094a16ad6650df0ad1ca719658a\_90_pmux for cells of type $pmux.
Using template $paramod$80834bdd89ff0e27a02312429a7cc3a2e63489a8\_90_pmux for cells of type $pmux.
Using template $paramod$54d740639e1393b22262823179ff783ea9f17a35\_90_pmux for cells of type $pmux.
Using template $paramod$c5c783b17ab1d780abfad8cfe6563a0a7b47a3b0\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $sdffce.
Using template $paramod$57f63e8a3282e053be0430389b09fa050ac7dca0\_90_pmux for cells of type $pmux.
Using template $paramod$6a42b6fefed750f8a1c58eab59479d960557103c\_80_ecp5_alu for cells of type $alu.
Using template $paramod$5e23d2e0f07f5403e3d2c5b606bab0c16e4174c1\_80_ecp5_alu for cells of type $alu.
Using template $paramod$1a3a0c35c4a4896fbfd612699525c057298e72d2\_90_alu for cells of type $alu.
Using template $paramod$091610cd349a68bd5539cffd7126f0d76e9bca00\_80_ecp5_alu for cells of type $alu.
Using template $paramod$c9aba486f8410160b0af05e0a7436dfd232eac6b\_80_ecp5_alu for cells of type $alu.
Using template $paramod$403d07c18de10cda2ac652a859c56aea81aaf9b5\_80_ecp5_alu for cells of type $alu.
Using template $paramod$2780480d52179e2db572a6e5133edf36e733d32e\_80_ecp5_alu for cells of type $alu.
Using template $paramod$d7c91f8d4ce389beb1bd34b271e05fae2549a2a8\_80_ecp5_alu for cells of type $alu.
  add \led_control.Ram1.o_valor * \led_control.ram1Select (36x1 bits, unsigned)
Using template $paramod$8b91520f362def1c00b670963e6efa8b0e3adf1f\_80_ecp5_alu for cells of type $alu.
Using template $paramod$92713d7c6e64986dc143f2ce76e497301f51fb80\_90_pmux for cells of type $pmux.
Using template $paramod$8fabc56b80a569262acfc42757a02ca0b8e91278\_90_pmux for cells of type $pmux.
Using template $paramod$a04dd9d4d8b430140c4ff94b50470fb380fda2a0\_80_ecp5_alu for cells of type $alu.
Using extmapper simplemap for cells of type $logic_or.
Using template $paramod$d8458b3c47920e79a4e96c2be935e3ae586a4c76\_80_ecp5_alu for cells of type $alu.
Using extmapper simplemap for cells of type $logic_and.
Using template $paramod$constmap:33b894a087f593659774904bb52656098f4c6cf0$paramod$8adf3a58680218fb6a23e758b618fb2d0a9745b2\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:1ef046be63c9541309f2f19c4ef998a798f64488$paramod$7fe1424d9d826b3a6286885bc851fafa5143be2b\_90_shift_shiftx for cells of type $shiftx.
  add \led_control.Ram2.o_valor * \led_control.ram2Select (36x1 bits, unsigned)
Using template $paramod$175e67c02b86e96b1288b9dc100122520d7240d8\_90_alu for cells of type $alu.
Using template $paramod$c96def1cdcef2eee3c62e5dfb7ba2dd09c9f74dd\_90_pmux for cells of type $pmux.
Using template $paramod$a13703aa027da371a1931fc542d213d7de559b19\_90_pmux for cells of type $pmux.
Using template $paramod$cc1e387d9d5ac1d3f6e6bed180038d9c0ac48d0c\_90_pmux for cells of type $pmux.
Using template $paramod$403a3c2fa431a154c52a6a5429d7a6260b5d144f\_80_ecp5_alu for cells of type $alu.
  add \lm32_cpu.multiplier.muliplicand (32 bits, unsigned)
  sub $auto$wreduce.cc:454:run$5709 [0] (1 bits, unsigned)
  sub \lm32_cpu.multiplier.multiplier (32 bits, unsigned)
  packed 2 (1) bits / 1 words into adder tree
Using template $paramod$c04af8dbf0e5d1d69bbccb2c7bd8a93fc9ef54dc\_80_ecp5_alu for cells of type $alu.
Using template $paramod$eaeb96106163dbf82031649d189817109fe07c69\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000001 for cells of type $lcu.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000100 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000100001 for cells of type $fa.
Using template $paramod$cc6a978c1b57cdb49efcec348c88d8e28bf1a01f\_80_ecp5_alu for cells of type $alu.
No more expansions possible.

23.35. Executing OPT pass (performing simple optimizations).

23.35.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module tarjeta_luis.

23.35.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tarjeta_luis'.
Removed a total of 939 cells.

23.35.3. Executing OPT_DFF pass (perform DFF optimizations).

23.35.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tarjeta_luis..
Removed 1482 unused cells and 5288 unused wires.

23.35.5. Finished fast OPT passes.

23.36. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tarjeta_luis..

23.37. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

23.38. Executing TECHMAP pass (map to technology primitives).

23.38.1. Executing Verilog-2005 frontend: /home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v
Parsing Verilog input from `/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0N_'.
Generating RTLIL representation for module `\$_SDFFE_NP1N_'.
Generating RTLIL representation for module `\$_SDFFE_PP0N_'.
Generating RTLIL representation for module `\$_SDFFE_PP1N_'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Successfully finished Verilog frontend.

23.38.2. Continuing TECHMAP pass.
Using template $paramod\$_DFFE_PN_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFFE_PN_.
Using template $paramod\$_DFFE_PP_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFFE_PP_.
Using template $paramod\$_DFF_P_\_TECHMAP_WIREINIT_Q_=1'1 for cells of type $_DFF_P_.
Using template \$_SDFFE_PP0P_ for cells of type $_SDFFE_PP0P_.
Using template \$_SDFFE_PP0N_ for cells of type $_SDFFE_PP0N_.
Using template $paramod\$_DFF_P_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFF_P_.
Using template \$_SDFF_PP0_ for cells of type $_SDFF_PP0_.
Using template \$_SDFFE_PP1N_ for cells of type $_SDFFE_PP1N_.
Using template \$_SDFFE_PP1P_ for cells of type $_SDFFE_PP1P_.
Using template $paramod\$_DFFE_PP_\_TECHMAP_WIREINIT_Q_=1'0 for cells of type $_DFFE_PP_.
Using template $paramod\$_DFF_P_\_TECHMAP_WIREINIT_Q_=1'0 for cells of type $_DFF_P_.
Using template $paramod\$_DFFE_PP_\_TECHMAP_WIREINIT_Q_=1'1 for cells of type $_DFFE_PP_.
No more expansions possible.

23.39. Executing OPT_EXPR pass (perform const folding).
Optimizing module tarjeta_luis.

23.40. Executing SIMPLEMAP pass (map simple cells to gate primitives).

23.41. Executing ECP5_GSR pass (implement FF init values).
Handling GSR in tarjeta_luis.

23.42. Executing ATTRMVCP pass (move or copy attributes).

23.43. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tarjeta_luis..
Removed 0 unused cells and 11065 unused wires.

23.44. Executing TECHMAP pass (map to technology primitives).

23.44.1. Executing Verilog-2005 frontend: /home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ecp5/latches_map.v
Parsing Verilog input from `/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ecp5/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

23.44.2. Continuing TECHMAP pass.
No more expansions possible.

23.45. Executing ABC pass (technology mapping using ABC).

23.45.1. Extracting gate netlist of module `\tarjeta_luis' to `<abc-temp-dir>/input.blif'..
Extracted 7432 gates and 10500 wires to a netlist network with 3066 inputs and 1509 outputs.

23.45.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + dress 
ABC: Total number of equiv classes                =    2223.
ABC: Participating nodes from both networks       =    5012.
ABC: Participating nodes from the first network   =    2336. (  68.48 % of nodes)
ABC: Participating nodes from the second network  =    2676. (  78.45 % of nodes)
ABC: Node pairs (any polarity)                    =    2335. (  68.45 % of names can be moved)
ABC: Node pairs (same polarity)                   =    1741. (  51.04 % of names can be moved)
ABC: Total runtime =     0.31 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

23.45.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:     3402
ABC RESULTS:        internal signals:     5925
ABC RESULTS:           input signals:     3066
ABC RESULTS:          output signals:     1509
Removing temp directory.
Removed 0 unused cells and 5933 unused wires.

23.46. Executing TECHMAP pass (map to technology primitives).

23.46.1. Executing Verilog-2005 frontend: /home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v
Parsing Verilog input from `/home/esteban/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0N_'.
Generating RTLIL representation for module `\$_SDFFE_NP1N_'.
Generating RTLIL representation for module `\$_SDFFE_PP0N_'.
Generating RTLIL representation for module `\$_SDFFE_PP1N_'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

23.46.2. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000000 for cells of type $lut.
Using template $paramod$608f40069c27841a5b3bdf03643a34bdc8974072\$lut for cells of type $lut.
Using template $paramod$703a13a751e631ef123f38f7d2125aeabec0f94c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0110 for cells of type $lut.
Using template $paramod$43779580bfffd5d5a9f321249a174febf1dac288\$lut for cells of type $lut.
Using template $paramod$ba05b8a1a425003df083aea0e69541f5cbdc68f2\$lut for cells of type $lut.
Using template $paramod$9bdc414229f06e785dc8fd97a243faa9336e164a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1000 for cells of type $lut.
Using template $paramod$bb59fc9d73f3ced261e3a74efef030fd29d37b76\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000001 for cells of type $lut.
Using template $paramod$3d863fa9ddfca4434b9ea99f3ee4d352a2f9d40f\$lut for cells of type $lut.
Using template $paramod$732a0c67c289313e027b1dfad25132dc1bcaf3ab\$lut for cells of type $lut.
Using template $paramod$b3996eaf69323687b39c8eb55a63a3f2e74fa6df\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0001 for cells of type $lut.
Using template $paramod$f44e1eab45e047e709d5dfed32527eb1f7745488\$lut for cells of type $lut.
Using template $paramod$6ed82a5d3084c810f3ff97e53f9bda11e08152bf\$lut for cells of type $lut.
Using template $paramod$30caa5615ac52efdf43dfbf1b1a633232eb131b1\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010000 for cells of type $lut.
Using template $paramod$b4f85a6321a00b090afc4e21d68e7b99eb94d149\$lut for cells of type $lut.
Using template $paramod$571404c0889eaf57f492cb5e37f8acb5df5852f9\$lut for cells of type $lut.
Using template $paramod$6e238df02989b317f10820a22773676e71120644\$lut for cells of type $lut.
Using template $paramod$61da7cc4908b1ad5147cedf13ab60167196d6e7d\$lut for cells of type $lut.
Using template $paramod$658b9ed803f0d3d335616d3858b53e0a2522f1e8\$lut for cells of type $lut.
Using template $paramod$179512a187da069f3b79ef6612a41e494e7d54b6\$lut for cells of type $lut.
Using template $paramod$5a621b016c894274d07edef48c49b401a15fd796\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01010011 for cells of type $lut.
Using template $paramod$a20b0c093af372402eecf32644de5f0208303079\$lut for cells of type $lut.
Using template $paramod$af763bca85949884aefa417266a961f9c91132de\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010000 for cells of type $lut.
Using template $paramod$bba54c1ef87367812b4c15f4aed5ac70773df775\$lut for cells of type $lut.
Using template $paramod$973818279bc95792902f3c09371fd2407d04a2a5\$lut for cells of type $lut.
Using template $paramod$2d8ecce5c907513cebcd38ab5efe0fc26fc03464\$lut for cells of type $lut.
Using template $paramod$774861bf9b1885d60265e6ddea1c95a32f095489\$lut for cells of type $lut.
Using template $paramod$346842b88e407bf40d83dc890111dffae3530202\$lut for cells of type $lut.
Using template $paramod$12879138d1e376f344e47ea40be66b776233be75\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001010 for cells of type $lut.
Using template $paramod$b913c930706f3b12e8cca7f74cb05622396551f7\$lut for cells of type $lut.
Using template $paramod$84bef48419505c45080a829b4c4b6379a157eb8b\$lut for cells of type $lut.
Using template $paramod$f9c112f5fe2c17715d8c265f1ad593784a1e8114\$lut for cells of type $lut.
Using template $paramod$54051743e7ad19555c019c649033245e3c5bd4c1\$lut for cells of type $lut.
Using template $paramod$7bb6a37e65823eeb4b38c370fec30ab082759a14\$lut for cells of type $lut.
Using template $paramod$1b77ea0c76e8e31ca427b99d8092c4c958c21fa2\$lut for cells of type $lut.
Using template $paramod$a7dad16c080c08c1647c7e1b9706a59a123d8bcd\$lut for cells of type $lut.
Using template $paramod$332a399730bfc61adea04021a76b1c4e4030f37d\$lut for cells of type $lut.
Using template $paramod$d14ad95bded2b667afa97670e151697087b7de83\$lut for cells of type $lut.
Using template $paramod$a7853c26ee21262b981ae0d0b74778bb403c5822\$lut for cells of type $lut.
Using template $paramod$df0b68f8e63b2deb6710e23abd8b8ff0796d4897\$lut for cells of type $lut.
Using template $paramod$478e33feeac3aa53ff57d491aada044b8aedceae\$lut for cells of type $lut.
Using template $paramod$2ea69c779d6c1b79ac5a87b0d1523c67d5628dba\$lut for cells of type $lut.
Using template $paramod$16773ebb5e5d8dbce266b8a86bb4af4574d61ffd\$lut for cells of type $lut.
Using template $paramod$4b2297966ddb718657b80566604f97685ffc0120\$lut for cells of type $lut.
Using template $paramod$f8e1bdecd38a1f2a88371fc52b96bff86506a2c7\$lut for cells of type $lut.
Using template $paramod$ab985dba9e7f1787226e68bbc9dc37bbca485012\$lut for cells of type $lut.
Using template $paramod$fc2be7cf2aa1cfc8ebe963e124f1c70016e3f0fb\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110000 for cells of type $lut.
Using template $paramod$eba7de026ff587370e320127e266317dae097a89\$lut for cells of type $lut.
Using template $paramod$a15fd389a2f54cb7b94707b25934d226e68d9e2e\$lut for cells of type $lut.
Using template $paramod$c24ed72ebb67e9ead6029e42e909ef7fc0abbb11\$lut for cells of type $lut.
Using template $paramod$6d6beead1425af15cf78b27fd9b11b41b5d4bce8\$lut for cells of type $lut.
Using template $paramod$c89ea6673f89706f8689b10bdeb79707840786fb\$lut for cells of type $lut.
Using template $paramod$e7f8bd073a753430ab4faf31e39515202502d43d\$lut for cells of type $lut.
Using template $paramod$e5e9da8fed769f971686eed8c5eea50e61f73aaa\$lut for cells of type $lut.
Using template $paramod$1a64f21ea15b05b7fc930804a66f6689ebbd6394\$lut for cells of type $lut.
Using template $paramod$272652f6c6fbe9a75eff76e45cc7e2788835518b\$lut for cells of type $lut.
Using template $paramod$6a34cd5b50e324824168b4186d0b04ba5e83b039\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110101 for cells of type $lut.
Using template $paramod$8adf7fbd410d2cc654c288d5be5f7508ee8809b0\$lut for cells of type $lut.
Using template $paramod$cf652acbfbf67d2248e3045cd0f09c58ca55886c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1011 for cells of type $lut.
Using template $paramod$a730b16ecc7c29912e1232491c485a552cc77c6d\$lut for cells of type $lut.
Using template $paramod$baa939b0bd5b3e0c8760492528669bd58f640542\$lut for cells of type $lut.
Using template $paramod$e29d77caadfafd73aa5fe633bde045cc468a68f9\$lut for cells of type $lut.
Using template $paramod$45d617c2ce0041e27b541f62b0fc3c3ce441a616\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001111 for cells of type $lut.
Using template $paramod$d53578aacfd93124244778d88be0e90eb09c1b1b\$lut for cells of type $lut.
Using template $paramod$455208d2ad7bd1740a5311be241168b0b84c92f3\$lut for cells of type $lut.
Using template $paramod$4cb97eaba15319fdf6775bbff4edef1b5c8ce027\$lut for cells of type $lut.
Using template $paramod$c1a19a87ccbbb03d43a72335db63f692ddf82cc1\$lut for cells of type $lut.
Using template $paramod$e9c77024ca501b890c641f9c0b10e27242db8730\$lut for cells of type $lut.
Using template $paramod$82b4a585d1edcb5c6e755dc9bd3392228a1c1304\$lut for cells of type $lut.
Using template $paramod$fccccf8bb2add7667329c686feec7546eb9a3ae3\$lut for cells of type $lut.
Using template $paramod$4a51864395fae58ba30115ac09ca86f922da2001\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01011100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0111 for cells of type $lut.
Using template $paramod$00746756764d25d5a1f258b38d0d2f38930b7dd3\$lut for cells of type $lut.
Using template $paramod$d119410bab96963da0139669592048db2c09198b\$lut for cells of type $lut.
Using template $paramod$97e449d15b607612c49291044eca4e2c8b59088e\$lut for cells of type $lut.
Using template $paramod$92d606332f1ee29cf1de0bfa0bc5c21b77f4493e\$lut for cells of type $lut.
Using template $paramod$cd0c2a3d5302372e3760f1a1037771a8cae61f4b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11000010 for cells of type $lut.
Using template $paramod$1e9e04083251a5d7cb063024c03d30f60c7aa7bf\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000111 for cells of type $lut.
Using template $paramod$c362ad8dedc7d166ed978091aca319ab1e81a2d4\$lut for cells of type $lut.
Using template $paramod$71d951b20e73043168c1656217d126e617052faa\$lut for cells of type $lut.
Using template $paramod$8b24407096beec47292ddeb1567a058197a320b9\$lut for cells of type $lut.
Using template $paramod$ea0d25133dbd878dba06f42703957a9f2d7dc918\$lut for cells of type $lut.
Using template $paramod$c285476abb9cd76436c09b4601701c781e9f06ad\$lut for cells of type $lut.
Using template $paramod$a55f1cd7dd899e453fe61d7ec95053334d858d41\$lut for cells of type $lut.
Using template $paramod$fedcddf7a4357754b8c2c1b3c873f3560b924a39\$lut for cells of type $lut.
Using template $paramod$74039f550c80815491e583c36febc108d15f81d6\$lut for cells of type $lut.
Using template $paramod$38f9bf4dd2329347b8471f0a98443dd323386889\$lut for cells of type $lut.
Using template $paramod$aa51cd7f3355a96dfedb3abdffb54001a8ce51b6\$lut for cells of type $lut.
Using template $paramod$b297295e19b03521716155b85537bbe86d6a9ae6\$lut for cells of type $lut.
Using template $paramod$aade59dbadae9a6e0e1c9d8049c7a7d1a1454acf\$lut for cells of type $lut.
Using template $paramod$7b62cd173b876b541e2c4046781384b8847bcb81\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001110 for cells of type $lut.
Using template $paramod$22ee2b3a317c31c6d0799100b77e264169a936d3\$lut for cells of type $lut.
Using template $paramod$e4adb5a40bce606100fc00f292ff9d4f2f55953f\$lut for cells of type $lut.
Using template $paramod$bd2edb6319a21684327d2d57ecef36f8450ca143\$lut for cells of type $lut.
Using template $paramod$e89ac58f360f774aaa6ec82384df6d4f7265bb69\$lut for cells of type $lut.
Using template $paramod$279a8d961e6b2ded8450bee8ed637cb9efa31f02\$lut for cells of type $lut.
Using template $paramod$e49f6e3576ef1a6d2f58c54414dbb786af8cc869\$lut for cells of type $lut.
Using template $paramod$933f4f3e373a784da64d137def3625bdd36d1695\$lut for cells of type $lut.
Using template $paramod$6233f7deafc826ba58f20c3e303e1507d973717a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11000101 for cells of type $lut.
Using template $paramod$0f52647588235a7349ddd3f3432c9ac1e33ad9e1\$lut for cells of type $lut.
Using template $paramod$3039c7f41767c4672f4e3f22ad78f16d42720fbf\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110000 for cells of type $lut.
Using template $paramod$619d40d0a66e7a268a74063ca4a73cd51a641c9f\$lut for cells of type $lut.
Using template $paramod$f3e1547c4b47e64c590e75cf09078b2507c8cc75\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001101 for cells of type $lut.
Using template $paramod$11ec7271d8e6e5aeaace08c13e4c601f10e31038\$lut for cells of type $lut.
Using template $paramod$6e46ec5a196ba1a24b8e69ab094cadc07c13ac1f\$lut for cells of type $lut.
Using template $paramod$d5fd29d68ec7ebe0f729e2a90f0b407dace4b64a\$lut for cells of type $lut.
Using template $paramod$67c1f7f72a3a06afad4d718c87e4ec571246f3d2\$lut for cells of type $lut.
Using template $paramod$e44c065e3d9b492a52d7c5c013d92a5058a85a54\$lut for cells of type $lut.
Using template $paramod$3a43ae741d9bb465b01fb08cc3eea950ba7e9a73\$lut for cells of type $lut.
Using template $paramod$d58eaa3a5dcb4ff3e00c2dceca3804a8edd17468\$lut for cells of type $lut.
Using template $paramod$87fd38c7410a405820f90fa2aa87a93cfe4c99ab\$lut for cells of type $lut.
Using template $paramod$aff3a645bb9f572421a4f0f49cf8987ceb4bcdc5\$lut for cells of type $lut.
Using template $paramod$9be01ca98035c711d7d8c9c637caa9caeaca30ca\$lut for cells of type $lut.
Using template $paramod$69c161a1f6cc2f2957dc1620798db7b2942f0e5e\$lut for cells of type $lut.
Using template $paramod$2cf4aef7f35744c40362f47b44527a721684e984\$lut for cells of type $lut.
Using template $paramod$ac6fd02ae68c8a0de57536eaec5ffb74f1ae8570\$lut for cells of type $lut.
Using template $paramod$2f5933953e311dffe5861a53a77e08849a1c7767\$lut for cells of type $lut.
Using template $paramod$4b23d751b3e1d7cde9cd1766bf20ceee12e38a3d\$lut for cells of type $lut.
Using template $paramod$89ebe8ef68adfc84fd1b39de085562489b6bd573\$lut for cells of type $lut.
Using template $paramod$2d07c1a6c53c7b878509360922c4fa5ebedc3011\$lut for cells of type $lut.
Using template $paramod$df196ed0a1da5c4a58c5e08a1dac304fd3fccaab\$lut for cells of type $lut.
Using template $paramod$67d95c8dd8554f849211f8f9d2fb63bb841397de\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
Using template $paramod$fb0bce7696fe49017c8c9d4b7c5e2d3074eebcdb\$lut for cells of type $lut.
Using template $paramod$a4404e742e43b8bf8bde71df8b64cbe0c6ba02bd\$lut for cells of type $lut.
Using template $paramod$e2e4d79bec18c28fa313e8bd8f4df6f8a38115b2\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01100000 for cells of type $lut.
Using template $paramod$9c6e6a10ea00e5b0682f6243b802d7839a398197\$lut for cells of type $lut.
Using template $paramod$8bb130805bdc6693bee1a55c66f5eb884b1589c8\$lut for cells of type $lut.
Using template $paramod$c5b694ec89d7629b942ccf6a9be1d39e24f8edec\$lut for cells of type $lut.
Using template $paramod$6b0849254d6c87461fb93e37cc18f089f61eb912\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101111 for cells of type $lut.
Using template $paramod$b637cf4714c2e93484bb499728e176a6ab69c910\$lut for cells of type $lut.
Using template $paramod$f532a7da35e75f91f8f4c67996f6371546345672\$lut for cells of type $lut.
Using template $paramod$94ac66a11090dca84889e55fcf03297912a5b7ec\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00111010 for cells of type $lut.
Using template $paramod$4183384cbf8cf1105604a447ce916f15d3ec7399\$lut for cells of type $lut.
Using template $paramod$441de597d9318495d3225f370c9f7379b3b0fd0d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100000 for cells of type $lut.
Using template $paramod$a50be0e6fa3a01511bb234559cb74fb8bd3e2061\$lut for cells of type $lut.
Using template $paramod$8c78c0cf41daf71d15888cfd79c7b040d2d8717b\$lut for cells of type $lut.
Using template $paramod$061e16392d12871d2637d2556be5d9c351a8d09d\$lut for cells of type $lut.
Using template $paramod$99a2a175d178a040bb1ffceb53184fb0f59423c6\$lut for cells of type $lut.
Using template $paramod$ac3786695579de66e0898ab861a2956e1db6e4b1\$lut for cells of type $lut.
Using template $paramod$b4c86683de329b1d5e65e43bb5a60d929bddd3da\$lut for cells of type $lut.
Using template $paramod$4d1a055984de6eeb68dcd05fb2e3ec22912a2372\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000111 for cells of type $lut.
Using template $paramod$ee4b98bad07bc0ced6d708127af2144fc9ba3e00\$lut for cells of type $lut.
Using template $paramod$41326ad8644342a66dfb051d050f2b6fbf15015b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00011111 for cells of type $lut.
Using template $paramod$e32eb7d1dd8c80a057a132c66c9e69f337375da2\$lut for cells of type $lut.
Using template $paramod$bf9bca7807407971e14a515132d4f0d80e05fd4f\$lut for cells of type $lut.
Using template $paramod$c10d01b143eb6141509ddde7b2692c459117f790\$lut for cells of type $lut.
Using template $paramod$722bfd9af0ae56ca9d1d12a221cb5ede16461f26\$lut for cells of type $lut.
Using template $paramod$611a71d1e1f1ceb626a480cd6a162d2f2a741a3d\$lut for cells of type $lut.
Using template $paramod$50666a8f9d622ca1f027a4587dfd5f2a7d8810c9\$lut for cells of type $lut.
Using template $paramod$53a5bbec14ab409a315106cac5250158d5e92f30\$lut for cells of type $lut.
Using template $paramod$8ed92e7843cb22ca2c42f03247c267b9da05e8af\$lut for cells of type $lut.
Using template $paramod$2741fac2d3a40a81bf5e14a77fe4147fb2bd44ac\$lut for cells of type $lut.
Using template $paramod$ac0bc5d4f1e6dcfd192559e5535468fd2bd6a006\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10100011 for cells of type $lut.
Using template $paramod$821faed1475c638687052ec0c9f7ab37407237cb\$lut for cells of type $lut.
Using template $paramod$e40dd581fe880d7f7d58fd74ce290e2c3b9050c2\$lut for cells of type $lut.
Using template $paramod$403ccd6140c8876f284b9fb81f45625ed4566784\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010000 for cells of type $lut.
Using template $paramod$33e58adf67c6b686a154c9ce8ebbc4b04b8cabc5\$lut for cells of type $lut.
Using template $paramod$1bf62ab10e48d71d6497bccacf5c70420c470fe9\$lut for cells of type $lut.
Using template $paramod$d21451c0c63373d47bf2a126868ebce85cca6bc2\$lut for cells of type $lut.
Using template $paramod$1a5404823c1b874735e6d26073db30648505e2cd\$lut for cells of type $lut.
Using template $paramod$a792011fb4d8a2102b04f0ef1a0db37ed1d6df1f\$lut for cells of type $lut.
Using template $paramod$fe13d34909a7925f84ec827ef1188abb444fb710\$lut for cells of type $lut.
Using template $paramod$069714c1fd73e337d8c746a63b3fbbe1cd3c4f62\$lut for cells of type $lut.
Using template $paramod$22810354abc4036e1e2007506656aff58827cea9\$lut for cells of type $lut.
Using template $paramod$6b6967672cddfbe12dea2c030f112bffb1ec18d1\$lut for cells of type $lut.
Using template $paramod$001d9634602f00137f774620efde4c651c7a59ca\$lut for cells of type $lut.
Using template $paramod$b21b54d381b9e174399d650a624809b82bacf9e2\$lut for cells of type $lut.
Using template $paramod$a0110ffcad984c8a190b4246c453a50168ed201c\$lut for cells of type $lut.
Using template $paramod$6bffe43b98672c156cb1c512fea9c35a2d6b112a\$lut for cells of type $lut.
Using template $paramod$19ec49f31a8d230a567aa44ce3ea81a03c101e2b\$lut for cells of type $lut.
Using template $paramod$03d6ef596ee396030a98da9e314f87fb67c644cf\$lut for cells of type $lut.
Using template $paramod$041ef43546d821978e386b55cc728391fdf08e3c\$lut for cells of type $lut.
Using template $paramod$eb453e5c4284f97a8ffea70cb552841f9d2d6223\$lut for cells of type $lut.
Using template $paramod$7d08dfd9b937ecf9bfe6e537998192ee72744678\$lut for cells of type $lut.
Using template $paramod$64669a7e87c28e39425dffff48145545533b4971\$lut for cells of type $lut.
Using template $paramod$01ef00864d545e6ee2c201bba4eada04f2b1d9b8\$lut for cells of type $lut.
Using template $paramod$ea0faad69a26c91786a25961ea149d0e0961eb1f\$lut for cells of type $lut.
Using template $paramod$04b674496422df8889c01c3744b94097628ccfbc\$lut for cells of type $lut.
Using template $paramod$b4f15f202f50520dbc381cd0880ac94f830f05a8\$lut for cells of type $lut.
Using template $paramod$e0db0dd55d00d7390abbbd77c79a2bebef4766d3\$lut for cells of type $lut.
Using template $paramod$fe9a0158d0352193457c4f5b6282ac86d35fb3ee\$lut for cells of type $lut.
Using template $paramod$7cfc5fb5c3ce86041481cd3ea09fc8be89129c97\$lut for cells of type $lut.
Using template $paramod$04538fc24f078435b83d25e0decc9dcbd8c1c860\$lut for cells of type $lut.
Using template $paramod$65399c5b8d428b222c1f4490f8eac74678ae6260\$lut for cells of type $lut.
Using template $paramod$0b31bc2ed49ad1d9875cad8dfb5137b891d0ae9e\$lut for cells of type $lut.
Using template $paramod$d45ae2b0ab1459ba82ce05b020016a5268716c2a\$lut for cells of type $lut.
Using template $paramod$8fb7c37ec975c0b3e2aaea38f185fd4d9d71fce5\$lut for cells of type $lut.
Using template $paramod$ab8bb87959c5d7cfa27886cee1355b38e054a61a\$lut for cells of type $lut.
Using template $paramod$e5759512db67494ff77fbdfc66dff4006376568f\$lut for cells of type $lut.
Using template $paramod$ed10455c824c2a3761aabdeb1e31dad905f66e6e\$lut for cells of type $lut.
Using template $paramod$7a988de7554d6c5e09a742c0a2d36472e50c73b1\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1110 for cells of type $lut.
Using template $paramod$f67ad926234c6216d005ae991aa4cfdf5a71356a\$lut for cells of type $lut.
Using template $paramod$d4fae2c0d9ad2966369cd4e39b81c71bcd1327c9\$lut for cells of type $lut.
Using template $paramod$70cf11b11d9efc158f356e43f02849cf72cf4f75\$lut for cells of type $lut.
Using template $paramod$415b9dd3a15783ae56c103f189fd8e182f997441\$lut for cells of type $lut.
Using template $paramod$17203a714e4b7936f9a8508f214a24f764722053\$lut for cells of type $lut.
Using template $paramod$7b9dc6156dd78b34b12ae10c2d6088528fc71207\$lut for cells of type $lut.
Using template $paramod$251994398653c4cf8de320f1e306e535d5d2d624\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111000 for cells of type $lut.
Using template $paramod$c5f3c57a6d466a2f42208bafb8985b96ce884440\$lut for cells of type $lut.
Using template $paramod$c139d562e7b5cd3d70a8fcfa34339d8c0b67aeef\$lut for cells of type $lut.
Using template $paramod$8d261c994c78b6383b6e94ac200a2f4b8653a775\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010100 for cells of type $lut.
Using template $paramod$4fd7b1305bda889fb7cf3da75b130d5c046d290a\$lut for cells of type $lut.
Using template $paramod$812d6fc36e110e5dddfe0998e45231ba0e361a1c\$lut for cells of type $lut.
Using template $paramod$b587e1dcd8f8a9800d395e4aeecac52c55d6f585\$lut for cells of type $lut.
Using template $paramod$1843b3c15f2447d117e2d5de9b00f791ef5f9fa3\$lut for cells of type $lut.
Using template $paramod$7177f6090c51559da958ae08aa993299af96a80a\$lut for cells of type $lut.
Using template $paramod$2b2b3565ec13859d2b24f2fa297fa46249270140\$lut for cells of type $lut.
Using template $paramod$a09c3b1f59bfdfcef88ea2365fdcf67a91ca7977\$lut for cells of type $lut.
Using template $paramod$8c24dc0cdd336b7fb88bbf7eed45cec5cbae862b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000001 for cells of type $lut.
Using template $paramod$3ea99bfdc0d0c9ae794d095dc57bc60fc9143546\$lut for cells of type $lut.
Using template $paramod$f63fe32f78d5f3c5de711945c592c8c5ec2303ae\$lut for cells of type $lut.
Using template $paramod$1de44515684aa8aea9bdebdc5793069f38e4f9c5\$lut for cells of type $lut.
Using template $paramod$9ea16d1bd95dae0a045714c7a3aded8f0d7ddfd4\$lut for cells of type $lut.
Using template $paramod$c7fe5b42dfef201b6f7027bb7715f8c06a63472d\$lut for cells of type $lut.
Using template $paramod$96ced204dc152e71a8403ffe69aaacf740c471a6\$lut for cells of type $lut.
Using template $paramod$dfcdd5187ce99d6895df1bc346d49ad1d4d704bc\$lut for cells of type $lut.
Using template $paramod$303b65b1ef12234c5571f4807616c03a3590cbc6\$lut for cells of type $lut.
Using template $paramod$cffcdcfefee28cb7804202d59fcab831562282d3\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101001 for cells of type $lut.
Using template $paramod$ebf910d4087eb067cc21d5b758d87e5b874b2f90\$lut for cells of type $lut.
Using template $paramod$d5953c0116088cc4faa3ebc27657931f32083b78\$lut for cells of type $lut.
Using template $paramod$d0bf26260eea0e8530fb2e72eb38c60e28a47da8\$lut for cells of type $lut.
Using template $paramod$565d47446cd23dadf7883972f80562abb2d037b3\$lut for cells of type $lut.
Using template $paramod$bb4fff1cc3b827238aa40993cafede1c5beecbe3\$lut for cells of type $lut.
Using template $paramod$b431bfd938e35871dd0b7668e1503c7e8b9d491c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110010 for cells of type $lut.
Using template $paramod$3d1e98847b2eafcb2febffce96b29531603fdaa7\$lut for cells of type $lut.
Using template $paramod$6db0b990494a79d755d22c84bb4f8db411b424ea\$lut for cells of type $lut.
Using template $paramod$bde4e8537033f94d8f9a80f8a1fb04d33f330a83\$lut for cells of type $lut.
Using template $paramod$2bf9bace5f073aec38261a215c1d9db686ca8f22\$lut for cells of type $lut.
Using template $paramod$b4006828b803a36d06401e5093668a1907e825ca\$lut for cells of type $lut.
Using template $paramod$29aa58ebd8592c11101c2c8007edd8c568fb4f00\$lut for cells of type $lut.
Using template $paramod$d2f5519b327a24eef88bfad432668de44f0bd8d8\$lut for cells of type $lut.
Using template $paramod$ecbb4913a15e47f2d2d6b252fa159a71843bd54c\$lut for cells of type $lut.
Using template $paramod$19932f10ed492a668000492ec9790390c6d2cc2b\$lut for cells of type $lut.
Using template $paramod$059bffa07051a424d8910fe4019e564c4e0543cd\$lut for cells of type $lut.
Using template $paramod$6d2af2c1c02cec00c036a8cb60294663f414357f\$lut for cells of type $lut.
Using template $paramod$76d5f0d2d567fe0f95d60b2a305825b3ef4b4f35\$lut for cells of type $lut.
Using template $paramod$3c17557fcd213346f7b38856ecb30fe49bafcccd\$lut for cells of type $lut.
Using template $paramod$00f8205c1e8976a3f0fc2964ed5510722caa565f\$lut for cells of type $lut.
Using template $paramod$9e397ebe328dd6e99655d7894c835c6e05d9ca3f\$lut for cells of type $lut.
Using template $paramod$86d463653ef375ddd0098c1308783d32cbc71a2f\$lut for cells of type $lut.
Using template $paramod$ad823946862e656cf7f96d606b18b8f972dc6d6c\$lut for cells of type $lut.
Using template $paramod$5fb0e6417d004c1c0ef8f8d3bdf78be4ff8ac31f\$lut for cells of type $lut.
No more expansions possible.

23.47. Executing OPT_LUT_INS pass (discard unused LUT inputs).
Optimizing LUTs in tarjeta_luis.
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31865.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31880.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31880.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31880.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31880.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31880.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31880.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31880.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31912.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31912.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31912.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31912.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31912.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31912.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31912.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31913.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31928.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31928.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31928.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31928.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31928.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31928.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31928.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31944.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31944.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31944.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31944.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31944.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31944.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31944.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31945.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31960.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31960.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31960.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31960.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31960.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31960.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31960.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31961.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31976.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31976.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31976.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31976.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31976.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31976.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31976.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32009.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32025.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32040.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32040.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32040.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32040.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32040.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32040.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32124.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32579.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32594.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32585.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32600.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32586.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32590.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32601.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32591.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32606.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32592.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32596.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32607.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32597.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32602.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32603.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31946.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31962.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32026.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32766.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32766.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32766.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32766.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32766.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32766.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32774.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32774.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32798.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32810.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32814.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32840.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32846.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32852.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32858.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32864.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32870.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32905.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32901.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31930.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31832.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31832.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31832.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31832.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31832.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31832.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31848.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31848.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31848.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31848.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31848.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31848.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31848.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31849.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31864.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31864.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31864.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31864.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31864.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31864.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31864.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31850.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32925.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32921.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32913.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32917.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32923.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32927.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32933.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32947.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32937.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32943.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32955.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32955.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32955.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32955.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32955.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32959.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32960.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32961.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32961.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31896.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31896.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31896.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31896.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31896.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31896.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31897.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31898.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32626.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32615.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32668.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32656.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32662.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32686.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32999.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32999.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32704.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33147.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33148.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33138.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33153.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33139.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33143.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33154.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33144.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33159.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33145.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33149.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33160.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33150.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33165.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33151.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33155.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33166.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33156.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33161.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33167.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33169.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31779.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31779.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31779.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31779.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31779.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31779.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33566.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33567.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33567.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33568.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32056.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32056.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32056.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32056.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32056.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32056.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32056.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33650.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33650.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33650.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33650.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33650.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33656.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32183.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32183.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32183.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32183.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32183.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32183.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 2)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32184.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32184.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32184.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32184.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32184.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32184.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32178.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32178.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32178.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32178.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32178.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32178.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32178.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31709.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31709.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31709.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31709.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31709.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31709.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31710.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31727.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31727.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31727.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31727.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31727.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31727.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31727.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31711.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33657.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33657.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33657.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33657.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33657.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33657.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32152.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32152.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32152.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32152.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32152.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32152.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32159.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32159.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32159.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32159.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32159.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32159.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32153.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32153.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32153.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32153.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32153.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32153.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32153.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32158.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32158.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32158.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32158.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32158.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 2)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32172.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32172.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32172.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32172.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32172.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32172.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 2)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32173.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32173.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32173.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32173.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32173.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32173.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32167.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32167.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32167.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32167.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32167.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32167.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32167.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32907.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32674.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32137.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32137.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32137.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32137.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32137.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 2)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32138.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32138.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32138.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32138.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32138.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32138.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32132.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32132.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32132.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32132.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32132.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32132.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32132.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31745.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31745.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31745.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31745.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31745.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31745.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31745.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31730.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31730.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31235.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31235.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31761.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31761.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31761.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31761.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31761.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31761.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31754.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31796.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31796.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31796.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31796.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31796.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31796.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$30842.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33655.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32144.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32144.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32144.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32144.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32144.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32144.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 2)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32145.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32145.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32145.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32145.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32145.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32145.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32139.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32139.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32139.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32139.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32139.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32139.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32139.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32165.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32165.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32165.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32165.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32165.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 2)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32166.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32166.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32166.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32166.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32166.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32166.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32160.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32160.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32160.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32160.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32160.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32160.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32160.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31471.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32881.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32881.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32881.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32881.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32881.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32886.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32883.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31818.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31866.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31535.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31535.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31503.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31504.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33158.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33152.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33782.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33140.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31480.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31480.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31480.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31480.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 2)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31480.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31480.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31480.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33110.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33110.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$30660.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$30665.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31026.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31026.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32785.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32787.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32767.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32767.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32695.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32659.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31748.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31748.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31712.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31712.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31712.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32599.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31882.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31781.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32581.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31553.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31553.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31586.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31586.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31586.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31586.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31586.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31586.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31586.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31794.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31618.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31617.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31617.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31617.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31617.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31617.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31617.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32174.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32174.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32174.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31691.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31693.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31693.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31690.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31690.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31690.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31690.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31690.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31690.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31690.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31654.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31654.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31654.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31654.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31654.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31654.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31654.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32151.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32151.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32151.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32151.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32151.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 2)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$30686.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$30686.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$30686.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$30686.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$30686.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$30691.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$30691.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32775.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32146.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32146.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32146.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32146.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32146.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32146.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32780.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32784.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32784.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32784.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32784.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32784.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32784.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 2)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32769.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32769.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$30724.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$30724.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$30724.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$30724.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$30724.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$30696.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$30696.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$30696.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$30696.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$30696.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31568.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31568.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31568.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31568.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31568.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31568.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31602.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31601.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31601.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31601.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31601.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31601.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31601.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31588.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31589.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31673.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31672.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31672.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31672.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31672.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31672.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31672.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31632.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31632.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31632.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31632.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31632.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31632.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31632.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31547.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31479.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$30624.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32024.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32024.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32024.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32024.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32024.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32024.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32010.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32008.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32008.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32008.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32008.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32008.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32008.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31994.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31992.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31992.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31992.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31992.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31992.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31992.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31977.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31978.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31764.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31764.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31067.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31023.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31023.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31023.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31023.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31023.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31469.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$30627.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$30627.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$30627.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$30627.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$30627.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31816.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31816.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31816.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31816.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31816.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31816.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$30719.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$30720.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$30720.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$30673.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$30673.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$30673.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$30673.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$30673.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$30673.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$30677.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$30677.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$30580.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$30611.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31816.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$30611.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$30612.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$30614.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$30614.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$30621.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$30621.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$30624.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$30627.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$30627.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$30628.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$30624.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$30643.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$30645.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$30647.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$30649.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$30656.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$30659.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$30660.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$30661.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$30665.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$30665.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$30670.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$30673.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$30674.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$30677.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$30679.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$30696.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$30682.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$30686.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$30687.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$30690.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$30691.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$30696.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$30697.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$30703.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$30706.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$30703.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$30686.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$30718.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$30719.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$30719.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$30724.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31796.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$30752.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31569.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$30724.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$30774.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$30791.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$30791.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31553.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31656.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31692.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32587.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31798.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31834.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32680.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32593.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32939.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31003.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$30871.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$30875.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$30881.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32605.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$30885.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$30891.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$30895.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$30905.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$30909.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$30944.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$30948.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$30913.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$30970.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$30977.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$30981.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$30955.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$30987.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$30995.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$30999.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31002.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32775.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31023.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31025.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31026.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31069.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31067.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31067.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31023.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31833.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31083.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31084.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31106.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31110.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31114.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31116.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31146.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31121.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31136.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31140.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31155.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31162.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31163.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31186.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31190.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31210.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31238.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31242.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31247.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31251.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31256.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31269.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31296.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31300.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31329.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31333.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31342.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31346.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31349.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31352.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31391.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31403.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31407.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31408.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33655.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31370.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31468.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31468.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31469.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31470.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31471.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31472.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31473.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31476.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31479.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31478.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31479.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31480.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31483.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31484.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31486.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31489.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31503.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31504.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31505.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31519.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31519.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31524.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31524.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31528.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31528.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31535.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31537.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31538.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31539.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31538.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31537.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31547.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31551.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31587.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31553.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31554.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31555.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31556.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31557.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31629.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31556.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31564.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31564.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31555.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31567.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31568.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31569.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31570.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31571.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31572.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31568.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31571.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31570.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31586.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31587.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31588.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31589.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31590.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31633.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31598.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31598.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31600.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31601.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31602.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31603.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31604.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31601.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31604.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31603.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31616.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31617.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31618.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31619.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31620.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31621.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31620.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31619.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31629.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31631.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31632.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31633.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31634.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31639.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31640.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31634.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31653.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31654.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31655.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31656.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31667.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31667.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31554.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31671.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31672.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31673.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31674.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31672.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31674.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31690.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31691.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31692.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31693.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31655.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31693.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31709.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31710.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31711.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31712.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31728.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31727.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31728.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31729.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31730.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31730.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31729.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31745.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31746.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31747.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31748.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32653.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31754.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31755.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31757.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31757.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31747.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31755.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31761.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31762.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31763.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31764.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31764.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31779.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31780.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31781.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31783.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31782.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31763.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31793.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31793.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31794.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31796.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31797.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31798.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31792.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31816.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31817.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31818.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32665.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32584.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31832.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31833.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31834.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31847.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31847.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31848.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31849.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31850.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32671.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31896.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31858.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31860.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31860.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31864.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31865.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31866.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31880.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31881.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31882.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31896.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31897.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31898.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31914.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31912.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31913.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31914.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32683.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31925.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31925.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31927.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31927.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31928.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31929.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31930.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31881.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32692.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31944.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31945.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31946.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32604.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31960.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31961.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31962.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32608.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31970.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31972.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31972.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32698.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31976.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31977.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31978.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31992.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31993.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31994.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31992.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32008.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32009.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32010.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32008.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32024.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32025.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32026.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32024.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32609.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32711.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32040.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32041.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32042.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32042.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32056.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32040.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31993.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32122.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32124.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32128.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32122.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32128.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32129.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32132.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32137.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32138.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32139.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32165.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32144.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32145.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32146.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32780.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32151.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32152.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32153.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32158.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33298.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32158.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32159.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32160.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32165.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32166.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32167.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32151.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32172.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32173.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32174.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32175.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32175.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32178.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32183.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32184.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31551.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32246.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32246.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32251.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31762.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31761.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31797.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31929.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32583.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32595.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32881.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32588.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32582.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32589.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32579.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32581.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32582.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32583.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32584.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32585.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32586.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32587.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32588.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32589.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32590.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32591.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32592.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32593.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32594.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32595.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32596.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32597.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32598.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32599.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32600.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32601.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32602.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32603.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32604.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32605.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32606.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32607.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32608.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32609.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32613.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32615.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32623.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32626.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32632.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32629.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32623.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32632.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32635.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32629.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32638.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32641.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32635.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32644.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32644.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32647.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32641.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32650.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32650.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32653.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32647.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32656.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32659.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31748.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32662.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32665.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32668.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32671.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32674.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32677.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32680.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32683.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32677.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32686.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32689.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32692.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32695.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32689.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32698.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32701.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32714.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32704.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32701.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32711.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32714.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32736.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32737.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32738.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32739.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32740.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32741.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32742.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32743.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32744.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32745.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32746.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32747.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32748.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32749.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32750.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32751.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32752.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32753.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32754.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32755.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32756.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32757.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32758.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32759.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32760.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32761.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32762.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32763.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32764.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32765.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32766.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32767.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32768.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32769.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32771.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32772.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32773.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32774.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32775.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32777.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32146.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32780.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32784.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32784.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32785.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32787.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32787.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32785.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32794.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32790.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31469.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32806.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32822.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32802.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32828.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32818.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32834.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32825.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32831.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32837.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32843.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32849.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32855.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32867.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32861.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32873.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32887.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32881.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32888.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32891.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32899.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32915.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32895.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31832.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32897.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32903.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32909.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32911.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32935.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32931.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32919.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32941.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32929.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32953.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32949.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32945.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32955.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32960.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32951.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32959.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32959.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32960.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32955.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32961.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32999.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33043.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33048.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33048.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33051.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33053.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33055.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33057.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33059.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33061.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33063.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33065.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33067.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33069.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33071.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33073.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33075.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33077.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33079.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$30660.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33081.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33086.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33088.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33090.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33092.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33094.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33096.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32999.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33098.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33100.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33102.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33104.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33106.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33108.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33110.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33112.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33114.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33141.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33142.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33568.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33138.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33139.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33140.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33141.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33142.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33143.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33144.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33145.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33146.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33147.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33148.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33149.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33150.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33151.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33152.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33153.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33154.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33155.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33156.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33157.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33158.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33159.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33160.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33161.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33162.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33163.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33164.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33165.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33166.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33167.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33168.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33169.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31535.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33157.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33162.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33163.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33168.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32598.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31470.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31779.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31780.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33557.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33557.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33560.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33563.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33565.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32041.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33650.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33656.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31709.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33650.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33651.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32137.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33655.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33657.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33666.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33666.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33679.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33698.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33679.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33164.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33794.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32129.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31484.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33808.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33738.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33742.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33742.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33759.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33698.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33782.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33738.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33794.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33800.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33805.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33808.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33811.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33811.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33759.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33814.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33814.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33816.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33819.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33819.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33821.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33805.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33816.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33821.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33800.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31617.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$32638.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33110.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31746.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$31817.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$30564$auto$blifparse.cc:515:parse_blif$33146.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
Removed 0 unused cells and 7652 unused wires.

23.48. Executing AUTONAME pass.
Renamed 188750 objects in module tarjeta_luis (160 iterations).

23.49. Executing HIERARCHY pass (managing design hierarchy).

23.49.1. Analyzing design hierarchy..
Top module:  \tarjeta_luis

23.49.2. Analyzing design hierarchy..
Top module:  \tarjeta_luis
Removed 0 unused modules.

23.50. Printing statistics.

=== tarjeta_luis ===

   Number of wires:               4903
   Number of wire bits:          19205
   Number of public wires:        4903
   Number of public wire bits:   19205
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               7774
     CCU2C                         269
     DP16KD                         30
     L6MUX21                       241
     LUT4                         4401
     MULT18X18D                      4
     PDPW16KD                       16
     PFUMX                         807
     TRELLIS_DPR16X4                36
     TRELLIS_FF                   1970

23.51. Executing CHECK pass (checking for obvious problems).
Checking module tarjeta_luis...
Found and reported 0 problems.

24. Executing JSON backend.

Warnings: 77 unique messages, 77 total
End of script. Logfile hash: cae86322df, CPU: user 20.21s system 0.50s, MEM: 1534.86 MB peak
Yosys 0.9+4288 (git sha1 b2e97174, x86_64-conda_cos6-linux-gnu-gcc 1.24.0.133_b0863d8_dirty -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/home/runner/work/conda-eda/conda-eda/workdir/conda-env/conda-bld/yosys_1630451134687/work=/usr/local/src/conda/yosys-0.9_5586_gb2e97174 -fdebug-prefix-map=/home/esteban/miniconda3/envs/fpga=/usr/local/src/conda-prefix -fPIC -Os -fno-merge-constants)
Time spent: 31% 8x techmap (7 sec), 14% 31x opt_clean (3 sec), ...
