<stg><name>main_Pipeline_VITIS_LOOP_362_1</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="2" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %num_aux_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="num_aux_1"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %num_aux_1_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="num_aux_1_1"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %num_aux_1_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="num_aux_1_2"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:4 %b8_num_2_0_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %b8_num_2_0_reload

]]></Node>
<StgValue><ssdm name="b8_num_2_0_reload_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:5 %b8_num_1_0_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %b8_num_1_0_reload

]]></Node>
<StgValue><ssdm name="b8_num_1_0_reload_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:6 %b8_num_0_0_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %b8_num_0_0_reload

]]></Node>
<StgValue><ssdm name="b8_num_0_0_reload_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:7 %store_ln0 = store i2 0, i2 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:8 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
:0 %i_36 = load i2 %i

]]></Node>
<StgValue><ssdm name="i_36"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:2 %icmp_ln362 = icmp_eq  i2 %i_36, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln362"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:4 %add_ln362 = add i2 %i_36, i2 1

]]></Node>
<StgValue><ssdm name="add_ln362"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln362 = br i1 %icmp_ln362, void %.split23, void %.preheader1039.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln362"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split23:0 %specloopname_ln362 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16

]]></Node>
<StgValue><ssdm name="specloopname_ln362"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
.split23:1 %num_aux_1_4 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %b8_num_0_0_reload_read, i32 %b8_num_1_0_reload_read, i32 %b8_num_2_0_reload_read, i2 %i_36

]]></Node>
<StgValue><ssdm name="num_aux_1_4"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
.split23:2 %switch_ln363 = switch i2 %i_36, void %branch2, i2 0, void %.split23..split23186_crit_edge, i2 1, void %.split23..split23186_crit_edge4

]]></Node>
<StgValue><ssdm name="switch_ln363"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="0"/>
<literal name="i_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split23..split23186_crit_edge4:0 %store_ln363 = store i32 %num_aux_1_4, i32 %num_aux_1_1

]]></Node>
<StgValue><ssdm name="store_ln363"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="0"/>
<literal name="i_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0">
<![CDATA[
.split23..split23186_crit_edge4:1 %br_ln363 = br void %.split23186

]]></Node>
<StgValue><ssdm name="br_ln363"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="0"/>
<literal name="i_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split23..split23186_crit_edge:0 %store_ln363 = store i32 %num_aux_1_4, i32 %num_aux_1

]]></Node>
<StgValue><ssdm name="store_ln363"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="0"/>
<literal name="i_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0">
<![CDATA[
.split23..split23186_crit_edge:1 %br_ln363 = br void %.split23186

]]></Node>
<StgValue><ssdm name="br_ln363"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="0"/>
<literal name="i_36" val="!0"/>
<literal name="i_36" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch2:0 %store_ln363 = store i32 %num_aux_1_4, i32 %num_aux_1_2

]]></Node>
<StgValue><ssdm name="store_ln363"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="0"/>
<literal name="i_36" val="!0"/>
<literal name="i_36" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0">
<![CDATA[
branch2:1 %br_ln363 = br void %.split23186

]]></Node>
<StgValue><ssdm name="br_ln363"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split23186:0 %store_ln362 = store i2 %add_ln362, i2 %i

]]></Node>
<StgValue><ssdm name="store_ln362"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0">
<![CDATA[
.split23186:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32">
<![CDATA[
.preheader1039.preheader.exitStub:0 %num_aux_1_load = load i32 %num_aux_1

]]></Node>
<StgValue><ssdm name="num_aux_1_load"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32">
<![CDATA[
.preheader1039.preheader.exitStub:1 %num_aux_1_1_load = load i32 %num_aux_1_1

]]></Node>
<StgValue><ssdm name="num_aux_1_1_load"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32">
<![CDATA[
.preheader1039.preheader.exitStub:2 %num_aux_1_2_load = load i32 %num_aux_1_2

]]></Node>
<StgValue><ssdm name="num_aux_1_2_load"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader1039.preheader.exitStub:3 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %num_aux_2170_0885_out, i32 %num_aux_1_2_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader1039.preheader.exitStub:4 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %num_aux_1169_0884_out, i32 %num_aux_1_1_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader1039.preheader.exitStub:5 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %num_aux_0_0883_out, i32 %num_aux_1_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0">
<![CDATA[
.preheader1039.preheader.exitStub:6 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="43" name="b8_num_0_0_reload" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="b8_num_0_0_reload"/></StgValue>
</port>
<port id="44" name="b8_num_1_0_reload" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="b8_num_1_0_reload"/></StgValue>
</port>
<port id="45" name="b8_num_2_0_reload" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="b8_num_2_0_reload"/></StgValue>
</port>
<port id="46" name="num_aux_2170_0885_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="num_aux_2170_0885_out"/></StgValue>
</port>
<port id="47" name="num_aux_1169_0884_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="num_aux_1169_0884_out"/></StgValue>
</port>
<port id="48" name="num_aux_0_0883_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="num_aux_0_0883_out"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="50" from="StgValue_49" to="i" fromId="49" toId="4">
</dataflow>
<dataflow id="51" from="StgValue_49" to="num_aux_1" fromId="49" toId="5">
</dataflow>
<dataflow id="52" from="StgValue_49" to="num_aux_1_1" fromId="49" toId="6">
</dataflow>
<dataflow id="53" from="StgValue_49" to="num_aux_1_2" fromId="49" toId="7">
</dataflow>
<dataflow id="55" from="_ssdm_op_Read.ap_auto.float" to="b8_num_2_0_reload_read" fromId="54" toId="8">
</dataflow>
<dataflow id="56" from="b8_num_2_0_reload" to="b8_num_2_0_reload_read" fromId="45" toId="8">
</dataflow>
<dataflow id="57" from="_ssdm_op_Read.ap_auto.float" to="b8_num_1_0_reload_read" fromId="54" toId="9">
</dataflow>
<dataflow id="58" from="b8_num_1_0_reload" to="b8_num_1_0_reload_read" fromId="44" toId="9">
</dataflow>
<dataflow id="59" from="_ssdm_op_Read.ap_auto.float" to="b8_num_0_0_reload_read" fromId="54" toId="10">
</dataflow>
<dataflow id="60" from="b8_num_0_0_reload" to="b8_num_0_0_reload_read" fromId="43" toId="10">
</dataflow>
<dataflow id="62" from="StgValue_61" to="store_ln0" fromId="61" toId="11">
</dataflow>
<dataflow id="63" from="i" to="store_ln0" fromId="4" toId="11">
</dataflow>
<dataflow id="64" from="i" to="i_36" fromId="4" toId="13">
</dataflow>
<dataflow id="66" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="65" toId="14">
</dataflow>
<dataflow id="68" from="StgValue_67" to="specpipeline_ln0" fromId="67" toId="14">
</dataflow>
<dataflow id="70" from="StgValue_69" to="specpipeline_ln0" fromId="69" toId="14">
</dataflow>
<dataflow id="71" from="StgValue_49" to="specpipeline_ln0" fromId="49" toId="14">
</dataflow>
<dataflow id="72" from="StgValue_69" to="specpipeline_ln0" fromId="69" toId="14">
</dataflow>
<dataflow id="74" from="p_str" to="specpipeline_ln0" fromId="73" toId="14">
</dataflow>
<dataflow id="75" from="i_36" to="icmp_ln362" fromId="13" toId="15">
</dataflow>
<dataflow id="77" from="StgValue_76" to="icmp_ln362" fromId="76" toId="15">
</dataflow>
<dataflow id="79" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="78" toId="16">
</dataflow>
<dataflow id="81" from="StgValue_80" to="empty" fromId="80" toId="16">
</dataflow>
<dataflow id="82" from="StgValue_80" to="empty" fromId="80" toId="16">
</dataflow>
<dataflow id="83" from="StgValue_80" to="empty" fromId="80" toId="16">
</dataflow>
<dataflow id="84" from="i_36" to="add_ln362" fromId="13" toId="17">
</dataflow>
<dataflow id="86" from="StgValue_85" to="add_ln362" fromId="85" toId="17">
</dataflow>
<dataflow id="87" from="icmp_ln362" to="br_ln362" fromId="15" toId="18">
</dataflow>
<dataflow id="89" from="_ssdm_op_SpecLoopName" to="specloopname_ln362" fromId="88" toId="19">
</dataflow>
<dataflow id="91" from="empty_16" to="specloopname_ln362" fromId="90" toId="19">
</dataflow>
<dataflow id="93" from="_ssdm_op_Mux.ap_auto.3float.i2" to="num_aux_1_4" fromId="92" toId="20">
</dataflow>
<dataflow id="94" from="b8_num_0_0_reload_read" to="num_aux_1_4" fromId="10" toId="20">
</dataflow>
<dataflow id="95" from="b8_num_1_0_reload_read" to="num_aux_1_4" fromId="9" toId="20">
</dataflow>
<dataflow id="96" from="b8_num_2_0_reload_read" to="num_aux_1_4" fromId="8" toId="20">
</dataflow>
<dataflow id="97" from="i_36" to="num_aux_1_4" fromId="13" toId="20">
</dataflow>
<dataflow id="98" from="i_36" to="switch_ln363" fromId="13" toId="21">
</dataflow>
<dataflow id="99" from="StgValue_61" to="switch_ln363" fromId="61" toId="21">
</dataflow>
<dataflow id="100" from="StgValue_85" to="switch_ln363" fromId="85" toId="21">
</dataflow>
<dataflow id="101" from="num_aux_1_4" to="store_ln363" fromId="20" toId="22">
</dataflow>
<dataflow id="102" from="num_aux_1_1" to="store_ln363" fromId="6" toId="22">
</dataflow>
<dataflow id="103" from="num_aux_1_4" to="store_ln363" fromId="20" toId="24">
</dataflow>
<dataflow id="104" from="num_aux_1" to="store_ln363" fromId="5" toId="24">
</dataflow>
<dataflow id="105" from="num_aux_1_4" to="store_ln363" fromId="20" toId="26">
</dataflow>
<dataflow id="106" from="num_aux_1_2" to="store_ln363" fromId="7" toId="26">
</dataflow>
<dataflow id="107" from="add_ln362" to="store_ln362" fromId="17" toId="28">
</dataflow>
<dataflow id="108" from="i" to="store_ln362" fromId="4" toId="28">
</dataflow>
<dataflow id="109" from="num_aux_1" to="num_aux_1_load" fromId="5" toId="30">
</dataflow>
<dataflow id="110" from="num_aux_1_1" to="num_aux_1_1_load" fromId="6" toId="31">
</dataflow>
<dataflow id="111" from="num_aux_1_2" to="num_aux_1_2_load" fromId="7" toId="32">
</dataflow>
<dataflow id="113" from="_ssdm_op_Write.ap_auto.floatP0A" to="write_ln0" fromId="112" toId="33">
</dataflow>
<dataflow id="114" from="num_aux_2170_0885_out" to="write_ln0" fromId="46" toId="33">
</dataflow>
<dataflow id="115" from="num_aux_1_2_load" to="write_ln0" fromId="32" toId="33">
</dataflow>
<dataflow id="116" from="_ssdm_op_Write.ap_auto.floatP0A" to="write_ln0" fromId="112" toId="34">
</dataflow>
<dataflow id="117" from="num_aux_1169_0884_out" to="write_ln0" fromId="47" toId="34">
</dataflow>
<dataflow id="118" from="num_aux_1_1_load" to="write_ln0" fromId="31" toId="34">
</dataflow>
<dataflow id="119" from="_ssdm_op_Write.ap_auto.floatP0A" to="write_ln0" fromId="112" toId="35">
</dataflow>
<dataflow id="120" from="num_aux_0_0883_out" to="write_ln0" fromId="48" toId="35">
</dataflow>
<dataflow id="121" from="num_aux_1_load" to="write_ln0" fromId="30" toId="35">
</dataflow>
<dataflow id="122" from="icmp_ln362" to="StgValue_2" fromId="15" toId="2">
</dataflow>
<dataflow id="123" from="i_36" to="StgValue_2" fromId="13" toId="2">
</dataflow>
</dataflows>


</stg>
