Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.2 (lin64) Build 2615518 Fri Aug  9 15:53:29 MDT 2019
| Date         : Mon Nov 25 22:29:24 2019
| Host         : eecs-digital-207 running 64-bit Ubuntu 14.04.6 LTS
| Command      : report_control_sets -verbose -file labkit_control_sets_placed.rpt
| Design       : labkit
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   100 |
|    Minimum number of control sets                        |   100 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   297 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   100 |
| >= 0 to < 4        |     5 |
| >= 4 to < 6        |    11 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |    30 |
| >= 10 to < 12      |    19 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |    17 |
| >= 16              |    14 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             279 |           94 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             400 |          134 |
| Yes          | No                    | No                     |             333 |          121 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1075 |          293 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+-----------------------------------------------+--------------------------------------+------------------+----------------+
|     Clock Signal     |                 Enable Signal                 |           Set/Reset Signal           | Slice Load Count | Bel Load Count |
+----------------------+-----------------------------------------------+--------------------------------------+------------------+----------------+
|  clkdivider/clk_out1 | xvga1/hreset                                  |                                      |                1 |              1 |
|  clkdivider/clk_out1 | db1/new_input_i_1_n_0                         |                                      |                1 |              1 |
|  clkdivider/clk_out1 |                                               | display/strobe_out[6]_i_1_n_0        |                1 |              2 |
|  clkdivider/clk_out1 |                                               | display/p_0_in__0[0]                 |                2 |              2 |
|  clkdivider/clk_out1 |                                               | display/strobe_out[1]_i_1_n_0        |                1 |              2 |
|  clkdivider/clk_out1 | pg/hd/digit100[3]_i_1_n_0                     | pg/hd/digit1[3]_i_1_n_0              |                1 |              4 |
|  clkdivider/clk_out1 | pg/hd/digit1000[3]_i_1_n_0                    | pg/hd/digit1[3]_i_1_n_0              |                1 |              4 |
|  clkdivider/clk_out1 | pg/hd/digit10[3]_i_1_n_0                      | pg/hd/digit1[3]_i_1_n_0              |                1 |              4 |
|  clkdivider/clk_out1 |                                               | xvga1/hcount_out_reg[8]_5            |                4 |              4 |
|  clkdivider/clk_out1 |                                               | xvga1/hcount_out_reg[7]_4            |                4 |              4 |
|  clkdivider/clk_out1 |                                               | xvga1/hcount_out_reg[3]_4            |                4 |              4 |
|  clkdivider/clk_out1 |                                               | xvga1/hcount_out_reg[10]_18          |                4 |              4 |
|  clkdivider/clk_out1 | pg/hd/digit1[3]_i_2_n_0                       | pg/hd/digit1[3]_i_1_n_0              |                1 |              4 |
|  clkdivider/clk_out1 | pg/notegen/note_buffer                        | db1/reset                            |                2 |              4 |
|  clkdivider/clk_out1 |                                               | xvga1/planet_pixel[0]                |                1 |              4 |
|  clkdivider/clk_out1 | db1/E[0]                                      |                                      |                2 |              5 |
|  clkdivider/clk_out1 | pg/notegen/note_num[3]_i_1_n_0                |                                      |                2 |              6 |
|  clkdivider/clk_out1 | pg/meter1/E[0]                                | db1/reset                            |                2 |              6 |
|  clkdivider/clk_out1 |                                               | pg/audio1/myrec/d50[7]_i_1_n_0       |                2 |              8 |
|  clkdivider/clk_out1 |                                               | pg/audio1/myrec/d49[7]_i_1_n_0       |                1 |              8 |
|  clkdivider/clk_out1 | xvga1/E[0]                                    |                                      |                2 |              8 |
|  clkdivider/clk_out1 | xvga1/hcount_out_reg[10]_4[0]                 |                                      |                2 |              8 |
|  clkdivider/clk_out1 | xvga1/hcount_out_reg[7]_0[0]                  |                                      |                2 |              8 |
|  clkdivider/clk_out1 | xvga1/hcount_out_reg[8]_0[0]                  |                                      |                2 |              8 |
|  clkdivider/clk_out1 |                                               | pg/audio1/myrec/d48[7]_i_1_n_0       |                1 |              8 |
|  clkdivider/clk_out1 |                                               | pg/audio1/myrec/d40[7]_i_1_n_0       |                1 |              8 |
|  clkdivider/clk_out1 |                                               | pg/audio1/myrec/d59[7]_i_1_n_0       |                2 |              8 |
|  clkdivider/clk_out1 |                                               | pg/audio1/myrec/d42[7]_i_1_n_0       |                1 |              8 |
|  clkdivider/clk_out1 |                                               | pg/audio1/myrec/d52[7]_i_1_n_0       |                1 |              8 |
|  clkdivider/clk_out1 |                                               | pg/audio1/myrec/d41[7]_i_1_n_0       |                2 |              8 |
|  clkdivider/clk_out1 |                                               | pg/audio1/myrec/d43[7]_i_1_n_0       |                2 |              8 |
|  clkdivider/clk_out1 |                                               | pg/audio1/myrec/d51[7]_i_1_n_0       |                1 |              8 |
|  clkdivider/clk_out1 |                                               | pg/audio1/myrec/d46[7]_i_1_n_0       |                1 |              8 |
|  clkdivider/clk_out1 |                                               | pg/audio1/myrec/d47[7]_i_1_n_0       |                5 |              8 |
|  clkdivider/clk_out1 |                                               | pg/audio1/myrec/d55[7]_i_1_n_0       |                1 |              8 |
|  clkdivider/clk_out1 |                                               | pg/audio1/myrec/d57[7]_i_1_n_0       |                1 |              8 |
|  clkdivider/clk_out1 |                                               | pg/audio1/myrec/d56[7]_i_1_n_0       |                1 |              8 |
|  clkdivider/clk_out1 |                                               | pg/audio1/myrec/d58[7]_i_1_n_0       |                3 |              8 |
|  clkdivider/clk_out1 |                                               | pg/audio1/myrec/d54[7]_i_1_n_0       |                1 |              8 |
|  clkdivider/clk_out1 |                                               | pg/audio1/myrec/d60[7]_i_1_n_0       |                1 |              8 |
|  clkdivider/clk_out1 |                                               | pg/audio1/myrec/d53[7]_i_1_n_0       |                1 |              8 |
|  clkdivider/clk_out1 |                                               | pg/audio1/myrec/d37[7]_i_1_n_0       |                1 |              8 |
|  clkdivider/clk_out1 |                                               | pg/audio1/myrec/d38[7]_i_1_n_0       |                2 |              8 |
|  clkdivider/clk_out1 |                                               | pg/audio1/myrec/d36[7]_i_1_n_0       |                3 |              8 |
|  clkdivider/clk_out1 |                                               | pg/audio1/myrec/d39[7]_i_1_n_0       |                1 |              8 |
|  clkdivider/clk_out1 | pg/meter1/beat_reg[2]_0[0]                    |                                      |                3 |              9 |
|  clkdivider/clk_out1 | xvga1/hreset                                  | xvga1/vcount_out0                    |                3 |              9 |
|  clkdivider/clk_out1 | pg/notegen/notepos/x_pos_n_0                  |                                      |                2 |              9 |
|  clkdivider/clk_out1 | pg/notegen/y14[9]_i_2_n_0                     | pg/notegen/y14[9]_i_1_n_0            |                6 |             10 |
|  clkdivider/clk_out1 | pg/notegen/y9[9]_i_2_n_0                      | pg/notegen/y9[9]_i_1_n_0             |                4 |             10 |
|  clkdivider/clk_out1 | pg/notegen/y8[9]_i_2_n_0                      | pg/notegen/y8[9]_i_1_n_0             |                4 |             10 |
|  clkdivider/clk_out1 | pg/notegen/y0[9]_i_2_n_0                      | pg/notegen/y0[9]_i_1_n_0             |                3 |             10 |
|  clkdivider/clk_out1 | pg/notegen/y10[9]_i_2_n_0                     | pg/notegen/y10[9]_i_1_n_0            |                2 |             10 |
|  clkdivider/clk_out1 | pg/notegen/y11[9]_i_2_n_0                     | pg/notegen/y11[9]_i_1_n_0            |                5 |             10 |
|  clkdivider/clk_out1 | pg/notegen/y12[9]_i_2_n_0                     | pg/notegen/y12[9]_i_1_n_0            |                3 |             10 |
|  clkdivider/clk_out1 | pg/notegen/y7[9]_i_2_n_0                      | pg/notegen/y7[9]_i_1_n_0             |                2 |             10 |
|  clkdivider/clk_out1 | pg/notegen/y13[9]_i_2_n_0                     | pg/notegen/y13[9]_i_1_n_0            |                3 |             10 |
|  clkdivider/clk_out1 | pg/notegen/y15[9]_i_2_n_0                     | pg/notegen/y15[9]_i_1_n_0            |                3 |             10 |
|  clkdivider/clk_out1 | pg/notegen/y6[9]_i_2_n_0                      | pg/notegen/y6[9]_i_1_n_0             |                2 |             10 |
|  clkdivider/clk_out1 | pg/notegen/y5[9]_i_2_n_0                      | pg/notegen/y5[9]_i_1_n_0             |                4 |             10 |
|  clkdivider/clk_out1 | pg/notegen/y4[9]_i_2_n_0                      | pg/notegen/y4[9]_i_1_n_0             |                3 |             10 |
|  clkdivider/clk_out1 | pg/notegen/y1[9]_i_2_n_0                      | pg/notegen/y1[9]_i_1_n_0             |                4 |             10 |
|  clkdivider/clk_out1 | pg/notegen/y2[9]_i_2_n_0                      | pg/notegen/y2[9]_i_1_n_0             |                5 |             10 |
|  clkdivider/clk_out1 | pg/notegen/y3[9]_i_2_n_0                      | pg/notegen/y3[9]_i_1_n_0             |                2 |             10 |
|  clkdivider/clk_out1 |                                               | xvga1/hreset                         |                7 |             11 |
|  clkdivider/clk_out1 | pg/hand2_x[10]_i_1_n_0                        | db1/reset                            |                4 |             11 |
|  clkdivider/clk_out1 | pg/hand1_x[10]_i_1_n_0                        | db1/reset                            |                4 |             11 |
|  clkdivider/clk_out1 |                                               | xvga1/hcount_out_reg[10]_17          |                4 |             12 |
|  clkdivider/clk_out1 | db1/clean_out_reg_3[0]                        |                                      |                6 |             13 |
|  clkdivider/clk_out1 | pg/notegen/nlen11[8]_i_1_n_0                  |                                      |                5 |             14 |
|  clkdivider/clk_out1 | pg/notegen/nlen0[8]_i_1_n_0                   |                                      |                5 |             14 |
|  clkdivider/clk_out1 | pg/notegen/nlen9[8]_i_1_n_0                   |                                      |                5 |             14 |
|  clkdivider/clk_out1 | pg/notegen/nlen8[8]_i_1_n_0                   |                                      |                5 |             14 |
|  clkdivider/clk_out1 | pg/notegen/nlen7[8]_i_1_n_0                   |                                      |                6 |             14 |
|  clkdivider/clk_out1 | pg/notegen/nlen6[8]_i_1_n_0                   |                                      |                6 |             14 |
|  clkdivider/clk_out1 | pg/notegen/nlen5[8]_i_1_n_0                   |                                      |                4 |             14 |
|  clkdivider/clk_out1 | pg/notegen/nlen4[8]_i_1_n_0                   |                                      |                5 |             14 |
|  clkdivider/clk_out1 | pg/notegen/nlen3[8]_i_1_n_0                   |                                      |                5 |             14 |
|  clkdivider/clk_out1 | pg/notegen/nlen2[8]_i_1_n_0                   |                                      |                5 |             14 |
|  clkdivider/clk_out1 | pg/notegen/nlen1[8]_i_1_n_0                   |                                      |                6 |             14 |
|  clkdivider/clk_out1 | pg/notegen/nlen15[8]_i_1_n_0                  |                                      |                5 |             14 |
|  clkdivider/clk_out1 | pg/notegen/nlen14[8]_i_1_n_0                  |                                      |                5 |             14 |
|  clkdivider/clk_out1 | pg/notegen/nlen13[8]_i_1_n_0                  |                                      |                6 |             14 |
|  clkdivider/clk_out1 | pg/notegen/nlen12[8]_i_1_n_0                  |                                      |                6 |             14 |
|  clkdivider/clk_out1 | pg/notegen/nlen10[8]_i_1_n_0                  |                                      |                5 |             14 |
|  clkdivider/clk_out1 |                                               | pg/audio1/sample_counter[15]_i_1_n_0 |                4 |             15 |
|  clkdivider/clk_out1 |                                               | pg/audio1/myrec/d44[7]_i_1_n_0       |                4 |             16 |
|  clkdivider/clk_out1 | pg/hd/di1[3]_i_1_n_0                          |                                      |                5 |             16 |
|  clkdivider/clk_out1 | pg/meter1/beat_reg[5]_1[0]                    | db1/reset                            |                3 |             17 |
|  clkdivider/clk_out1 | pg/hd/number[16]_i_1_n_0                      |                                      |                7 |             17 |
|  clkdivider/clk_out1 | db1/count                                     | db1/new_input_i_1_n_0                |                5 |             20 |
|  clkdivider/clk_out1 | db1/E[0]                                      | db1/SR[0]                            |                5 |             21 |
|  clkdivider/clk_out1 | db1/E[0]                                      | db1/clean_out_reg_4[0]               |                5 |             21 |
|  clkdivider/clk_out1 |                                               | db1/reset                            |               11 |             21 |
|  clkdivider/clk_out1 | xvga1/notes0                                  | db1/reset                            |               10 |             24 |
|  clkdivider/clk_out1 |                                               | db1/clean_out_reg_1                  |                7 |             27 |
|  clkdivider/clk_out1 |                                               | db1/clean_out_reg_0                  |                7 |             27 |
|  clkdivider/clk_out1 |                                               | xvga1/n_array                        |               33 |             61 |
|  clkdivider/clk_out1 |                                               |                                      |               94 |            279 |
|  clkdivider/clk_out1 | pg/audio1/myrec/tone10/sample_counter_reg[12] | db1/reset                            |              191 |            755 |
+----------------------+-----------------------------------------------+--------------------------------------+------------------+----------------+


