type:
  type: int16
  branch: avx
  raw: &raw_t sse::zint16<base_t::capability>
  vector_t: &vector_t std::array<sse::zint16<capability>, 2>
  mask_t: &mask_t std::array<sse::zint16<capability>, 2>
  scalar_t: &scalar_t int16_t
  vec_size: &vec_size 16
  alignment: 32
#-----------------------------------------------------------------------------------------------------------------------
  traits:
     external:
      - printable
      - iteratable
      - convertable
     internal:
       - io
       - arithmetic
       - bitwise
       - bitwise_shift
       - logical
       - comparison
       - conditional
#-----------------------------------------------------------------------------------------------------------------------
modules:
  construction:

    - args: "std::array<sse::zint16<base_t::capability>, 2> value"
      init: value

    - args: "sse::zint16<base_t::capability> hi, sse::zint16<base_t::capability> lo"
      init: "std::array<sse::zint16<base_t::capability>, 2> ({ hi, lo })"

    - args: [[*scalar_t, "value"]]
      init: "std::array<sse::zint16<base_t::capability>, 2> ({ _mm_set1_epi16(value), _mm_set1_epi16(value) })"

    - args: "std::array<typename base_t::scalar_t, base_t::dim> value"
      init: "std::array<sse::zint16<base_t::capability>, 2> ({ _mm_loadu_si128((__m128i*)value.data()), _mm_loadu_si128((__m128i*)(value.data() + 4)) })"

    #- args: { from: *vec_size, to: 0, type: *scalar_t }
    #  init: { args: { from: 0, to: *vec_size, type: *scalar_t }, body: _mm_set_ps }
#-----------------------------------------------------------------------------------------------------------------------
  io:
    vstore: &io_store
      args: { raw: "typename base_t::extracted_t &target, composed_t source" }
      returns: void
      body:
        - _mm_store_si128((__m128i*)(target.data()), source.get_value()[1]);
        - _mm_store_si128((__m128i*)(target.data() + base_t::dim / 2), source.get_value()[0]);
    vstream:
      <<: *io_store
      body:
       - _mm_stream_si128((__m128i*)(target.data()), source.get_value()[1]);
       - _mm_stream_si128((__m128i*)(target.data() + base_t::dim / 2), source.get_value()[0]);
#-----------------------------------------------------------------------------------------------------------------------
  arithmetic:
    vneg:
      args: one
      body: return zint16<base_t::capability> ({ -one.get_value()[1], -one.get_value()[0] });
    vadd: return zint16<base_t::capability> ({ one.get_value()[1] + other.get_value()[1], one.get_value()[0] + other.get_value()[0] });
    vsub: return zint16<base_t::capability> ({ one.get_value()[1] - other.get_value()[1], one.get_value()[0] - other.get_value()[0] });
    vmul: return zint16<base_t::capability> ({ one.get_value()[1] * other.get_value()[1], one.get_value()[0] * other.get_value()[0] });
    #vdiv: return zint16<base_t::capability> ({ one.get_value()[1] / other.get_value()[1], one.get_value()[0] / other.get_value()[0] });
#-----------------------------------------------------------------------------------------------------------------------
  bitwise:
    vbneg: &bitwise_negate
      args: one
      body: return zint16<base_t::capability> ({ ~one.get_value()[1], ~one.get_value()[1] });
    vbor:   &bitwise_or
      body: return zint16<base_t::capability> ({ one.get_value()[1] | other.get_value()[1], one.get_value()[0] | other.get_value()[0] });
    vband:  &bitwise_and
      body: return zint16<base_t::capability> ({ one.get_value()[1] & other.get_value()[1], one.get_value()[0] & other.get_value()[0] });
    vbxor:  &bitwise_xor
      body: return zint16<base_t::capability> ({ one.get_value()[1] ^ other.get_value()[1], one.get_value()[0] ^ other.get_value()[0] });
#-----------------------------------------------------------------------------------------------------------------------
  bitwise_shift:
    vbsll:  return zint16<base_t::capability> ({ one.get_value()[1] << other.get_value()[1], one.get_value()[0] << other.get_value()[0] });
    vbsrl:  return zint16<base_t::capability> ({ one.get_value()[1] >> other.get_value()[1], one.get_value()[0] >> other.get_value()[0] });
    vbslli:
      args: { raw: "const composed_t one, const size_t other" }
      body: return zint16<base_t::capability> ({ one.get_value()[1] << other, one.get_value()[0] << other });
    vbsrli:
      args: { raw: "const composed_t one, const size_t other" }
      body: return zint16<base_t::capability> ({ one.get_value()[1] >> other, one.get_value()[0] >> other });
#-----------------------------------------------------------------------------------------------------------------------
  logical:
    vlneg:
      args: one
      body: return zint16<base_t::capability> ({ !one.get_value()[1], !one.get_value()[1] });
    vlor:   return zint16<base_t::capability> ({ one.get_value()[1] || other.get_value()[1], one.get_value()[0] || other.get_value()[0] });
    vland:  return zint16<base_t::capability> ({ one.get_value()[1] && other.get_value()[1], one.get_value()[0] && other.get_value()[0] });
#-----------------------------------------------------------------------------------------------------------------------
  comparison:
    veq:   return zint16<base_t::capability> ({ one.get_value()[1] == other.get_value()[1], one.get_value()[0] == other.get_value()[0] });
    vneq:  return zint16<base_t::capability> ({ one.get_value()[1] != other.get_value()[1], one.get_value()[0] != other.get_value()[0] });
    vgt:   return zint16<base_t::capability> ({ one.get_value()[1] > other.get_value()[1], one.get_value()[0] > other.get_value()[0] });
    vlt:   return zint16<base_t::capability> ({ one.get_value()[1] < other.get_value()[1], one.get_value()[0] < other.get_value()[0] });
    vge:   return zint16<base_t::capability> ({ one.get_value()[1] >= other.get_value()[1], one.get_value()[0] >= other.get_value()[0] });
    vle:   return zint16<base_t::capability> ({ one.get_value()[1] <= other.get_value()[1], one.get_value()[0] <= other.get_value()[0] });
#-----------------------------------------------------------------------------------------------------------------------
  conditional:
    vsel:
      args: [condition, if_value, else_value]
      mangling: false
      body: return zint16<base_t::capability> ({ vsel(condition.get_value()[1], if_value.get_value()[1], else_value.get_value()[1]), vsel(condition.get_value()[0], if_value.get_value()[0], else_value.get_value()[0]) });