// Seed: 1278082799
module module_0;
  tri1 id_1;
  assign id_1 = 1;
  logic [7:0] id_2;
  logic [7:0] id_3;
  assign id_1 = 1;
  assign id_2[1+:1] = id_2;
  wire id_4;
  assign id_3[1] = id_3;
  wire id_5;
  supply1 id_6 = 1;
endmodule
module module_1 (
    input wor id_0,
    output tri id_1,
    input supply1 id_2,
    output wor id_3
);
  reg  id_5;
  wire id_6;
  always @(posedge id_0) if (id_0) id_5 <= (1'h0);
  wire id_7;
  module_0();
  tri0 id_8 = 1;
endmodule
