// Seed: 4142165789
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input logic [7:0] id_2;
  output wire id_1;
  initial assume (id_2[1]);
endmodule
module module_1 #(
    parameter id_5 = 32'd18
);
  logic [7:0] id_1, id_2, id_3, id_4, _id_5, id_6, id_7, id_8, id_9;
  assign id_1[id_5] = id_7 - id_5;
  wire id_10;
  ;
  module_0 modCall_1 (
      id_10,
      id_9,
      id_10
  );
  specify
    (id_11 => id_12) = (id_2 | id_4);
  endspecify
  assign id_3 = id_10;
endmodule
