// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2.2 (64-bit)
// Version: 2020.2.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="colordetect_accel_colordetect_accel,hls_ip_2020_2_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg484-2,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=7.300000,HLS_SYN_LAT=-1,HLS_SYN_TPT=-1,HLS_SYN_MEM=33,HLS_SYN_DSP=0,HLS_SYN_FF=10686,HLS_SYN_LUT=11260,HLS_VERSION=2020_2_2}" *)

module colordetect_accel (
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        ap_clk,
        ap_rst_n,
        interrupt,
        m_axi_gmem0_AWVALID,
        m_axi_gmem0_AWREADY,
        m_axi_gmem0_AWADDR,
        m_axi_gmem0_AWID,
        m_axi_gmem0_AWLEN,
        m_axi_gmem0_AWSIZE,
        m_axi_gmem0_AWBURST,
        m_axi_gmem0_AWLOCK,
        m_axi_gmem0_AWCACHE,
        m_axi_gmem0_AWPROT,
        m_axi_gmem0_AWQOS,
        m_axi_gmem0_AWREGION,
        m_axi_gmem0_AWUSER,
        m_axi_gmem0_WVALID,
        m_axi_gmem0_WREADY,
        m_axi_gmem0_WDATA,
        m_axi_gmem0_WSTRB,
        m_axi_gmem0_WLAST,
        m_axi_gmem0_WID,
        m_axi_gmem0_WUSER,
        m_axi_gmem0_ARVALID,
        m_axi_gmem0_ARREADY,
        m_axi_gmem0_ARADDR,
        m_axi_gmem0_ARID,
        m_axi_gmem0_ARLEN,
        m_axi_gmem0_ARSIZE,
        m_axi_gmem0_ARBURST,
        m_axi_gmem0_ARLOCK,
        m_axi_gmem0_ARCACHE,
        m_axi_gmem0_ARPROT,
        m_axi_gmem0_ARQOS,
        m_axi_gmem0_ARREGION,
        m_axi_gmem0_ARUSER,
        m_axi_gmem0_RVALID,
        m_axi_gmem0_RREADY,
        m_axi_gmem0_RDATA,
        m_axi_gmem0_RLAST,
        m_axi_gmem0_RID,
        m_axi_gmem0_RUSER,
        m_axi_gmem0_RRESP,
        m_axi_gmem0_BVALID,
        m_axi_gmem0_BREADY,
        m_axi_gmem0_BRESP,
        m_axi_gmem0_BID,
        m_axi_gmem0_BUSER,
        m_axi_gmem1_AWVALID,
        m_axi_gmem1_AWREADY,
        m_axi_gmem1_AWADDR,
        m_axi_gmem1_AWID,
        m_axi_gmem1_AWLEN,
        m_axi_gmem1_AWSIZE,
        m_axi_gmem1_AWBURST,
        m_axi_gmem1_AWLOCK,
        m_axi_gmem1_AWCACHE,
        m_axi_gmem1_AWPROT,
        m_axi_gmem1_AWQOS,
        m_axi_gmem1_AWREGION,
        m_axi_gmem1_AWUSER,
        m_axi_gmem1_WVALID,
        m_axi_gmem1_WREADY,
        m_axi_gmem1_WDATA,
        m_axi_gmem1_WSTRB,
        m_axi_gmem1_WLAST,
        m_axi_gmem1_WID,
        m_axi_gmem1_WUSER,
        m_axi_gmem1_ARVALID,
        m_axi_gmem1_ARREADY,
        m_axi_gmem1_ARADDR,
        m_axi_gmem1_ARID,
        m_axi_gmem1_ARLEN,
        m_axi_gmem1_ARSIZE,
        m_axi_gmem1_ARBURST,
        m_axi_gmem1_ARLOCK,
        m_axi_gmem1_ARCACHE,
        m_axi_gmem1_ARPROT,
        m_axi_gmem1_ARQOS,
        m_axi_gmem1_ARREGION,
        m_axi_gmem1_ARUSER,
        m_axi_gmem1_RVALID,
        m_axi_gmem1_RREADY,
        m_axi_gmem1_RDATA,
        m_axi_gmem1_RLAST,
        m_axi_gmem1_RID,
        m_axi_gmem1_RUSER,
        m_axi_gmem1_RRESP,
        m_axi_gmem1_BVALID,
        m_axi_gmem1_BREADY,
        m_axi_gmem1_BRESP,
        m_axi_gmem1_BID,
        m_axi_gmem1_BUSER,
        src_TDATA,
        src_TKEEP,
        src_TSTRB,
        src_TUSER,
        src_TLAST,
        src_TID,
        src_TDEST,
        dst_TDATA,
        dst_TKEEP,
        dst_TSTRB,
        dst_TUSER,
        dst_TLAST,
        dst_TID,
        dst_TDEST,
        src_TVALID,
        src_TREADY,
        dst_TVALID,
        dst_TREADY
);

parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 7;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_S_AXI_ADDR_WIDTH = 32;
parameter    C_M_AXI_GMEM0_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM0_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM0_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM0_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_USER_VALUE = 0;
parameter    C_M_AXI_GMEM0_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM0_CACHE_VALUE = 3;
parameter    C_M_AXI_ID_WIDTH = 1;
parameter    C_M_AXI_ADDR_WIDTH = 64;
parameter    C_M_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_AWUSER_WIDTH = 1;
parameter    C_M_AXI_ARUSER_WIDTH = 1;
parameter    C_M_AXI_WUSER_WIDTH = 1;
parameter    C_M_AXI_RUSER_WIDTH = 1;
parameter    C_M_AXI_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM1_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM1_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM1_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_USER_VALUE = 0;
parameter    C_M_AXI_GMEM1_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM1_CACHE_VALUE = 3;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM0_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM1_WSTRB_WIDTH = (32 / 8);

input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
input   ap_clk;
input   ap_rst_n;
output   interrupt;
output   m_axi_gmem0_AWVALID;
input   m_axi_gmem0_AWREADY;
output  [C_M_AXI_GMEM0_ADDR_WIDTH - 1:0] m_axi_gmem0_AWADDR;
output  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_AWID;
output  [7:0] m_axi_gmem0_AWLEN;
output  [2:0] m_axi_gmem0_AWSIZE;
output  [1:0] m_axi_gmem0_AWBURST;
output  [1:0] m_axi_gmem0_AWLOCK;
output  [3:0] m_axi_gmem0_AWCACHE;
output  [2:0] m_axi_gmem0_AWPROT;
output  [3:0] m_axi_gmem0_AWQOS;
output  [3:0] m_axi_gmem0_AWREGION;
output  [C_M_AXI_GMEM0_AWUSER_WIDTH - 1:0] m_axi_gmem0_AWUSER;
output   m_axi_gmem0_WVALID;
input   m_axi_gmem0_WREADY;
output  [C_M_AXI_GMEM0_DATA_WIDTH - 1:0] m_axi_gmem0_WDATA;
output  [C_M_AXI_GMEM0_WSTRB_WIDTH - 1:0] m_axi_gmem0_WSTRB;
output   m_axi_gmem0_WLAST;
output  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_WID;
output  [C_M_AXI_GMEM0_WUSER_WIDTH - 1:0] m_axi_gmem0_WUSER;
output   m_axi_gmem0_ARVALID;
input   m_axi_gmem0_ARREADY;
output  [C_M_AXI_GMEM0_ADDR_WIDTH - 1:0] m_axi_gmem0_ARADDR;
output  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_ARID;
output  [7:0] m_axi_gmem0_ARLEN;
output  [2:0] m_axi_gmem0_ARSIZE;
output  [1:0] m_axi_gmem0_ARBURST;
output  [1:0] m_axi_gmem0_ARLOCK;
output  [3:0] m_axi_gmem0_ARCACHE;
output  [2:0] m_axi_gmem0_ARPROT;
output  [3:0] m_axi_gmem0_ARQOS;
output  [3:0] m_axi_gmem0_ARREGION;
output  [C_M_AXI_GMEM0_ARUSER_WIDTH - 1:0] m_axi_gmem0_ARUSER;
input   m_axi_gmem0_RVALID;
output   m_axi_gmem0_RREADY;
input  [C_M_AXI_GMEM0_DATA_WIDTH - 1:0] m_axi_gmem0_RDATA;
input   m_axi_gmem0_RLAST;
input  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_RID;
input  [C_M_AXI_GMEM0_RUSER_WIDTH - 1:0] m_axi_gmem0_RUSER;
input  [1:0] m_axi_gmem0_RRESP;
input   m_axi_gmem0_BVALID;
output   m_axi_gmem0_BREADY;
input  [1:0] m_axi_gmem0_BRESP;
input  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_BID;
input  [C_M_AXI_GMEM0_BUSER_WIDTH - 1:0] m_axi_gmem0_BUSER;
output   m_axi_gmem1_AWVALID;
input   m_axi_gmem1_AWREADY;
output  [C_M_AXI_GMEM1_ADDR_WIDTH - 1:0] m_axi_gmem1_AWADDR;
output  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_AWID;
output  [7:0] m_axi_gmem1_AWLEN;
output  [2:0] m_axi_gmem1_AWSIZE;
output  [1:0] m_axi_gmem1_AWBURST;
output  [1:0] m_axi_gmem1_AWLOCK;
output  [3:0] m_axi_gmem1_AWCACHE;
output  [2:0] m_axi_gmem1_AWPROT;
output  [3:0] m_axi_gmem1_AWQOS;
output  [3:0] m_axi_gmem1_AWREGION;
output  [C_M_AXI_GMEM1_AWUSER_WIDTH - 1:0] m_axi_gmem1_AWUSER;
output   m_axi_gmem1_WVALID;
input   m_axi_gmem1_WREADY;
output  [C_M_AXI_GMEM1_DATA_WIDTH - 1:0] m_axi_gmem1_WDATA;
output  [C_M_AXI_GMEM1_WSTRB_WIDTH - 1:0] m_axi_gmem1_WSTRB;
output   m_axi_gmem1_WLAST;
output  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_WID;
output  [C_M_AXI_GMEM1_WUSER_WIDTH - 1:0] m_axi_gmem1_WUSER;
output   m_axi_gmem1_ARVALID;
input   m_axi_gmem1_ARREADY;
output  [C_M_AXI_GMEM1_ADDR_WIDTH - 1:0] m_axi_gmem1_ARADDR;
output  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_ARID;
output  [7:0] m_axi_gmem1_ARLEN;
output  [2:0] m_axi_gmem1_ARSIZE;
output  [1:0] m_axi_gmem1_ARBURST;
output  [1:0] m_axi_gmem1_ARLOCK;
output  [3:0] m_axi_gmem1_ARCACHE;
output  [2:0] m_axi_gmem1_ARPROT;
output  [3:0] m_axi_gmem1_ARQOS;
output  [3:0] m_axi_gmem1_ARREGION;
output  [C_M_AXI_GMEM1_ARUSER_WIDTH - 1:0] m_axi_gmem1_ARUSER;
input   m_axi_gmem1_RVALID;
output   m_axi_gmem1_RREADY;
input  [C_M_AXI_GMEM1_DATA_WIDTH - 1:0] m_axi_gmem1_RDATA;
input   m_axi_gmem1_RLAST;
input  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_RID;
input  [C_M_AXI_GMEM1_RUSER_WIDTH - 1:0] m_axi_gmem1_RUSER;
input  [1:0] m_axi_gmem1_RRESP;
input   m_axi_gmem1_BVALID;
output   m_axi_gmem1_BREADY;
input  [1:0] m_axi_gmem1_BRESP;
input  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_BID;
input  [C_M_AXI_GMEM1_BUSER_WIDTH - 1:0] m_axi_gmem1_BUSER;
input  [23:0] src_TDATA;
input  [2:0] src_TKEEP;
input  [2:0] src_TSTRB;
input  [0:0] src_TUSER;
input  [0:0] src_TLAST;
input  [0:0] src_TID;
input  [0:0] src_TDEST;
output  [23:0] dst_TDATA;
output  [2:0] dst_TKEEP;
output  [2:0] dst_TSTRB;
output  [0:0] dst_TUSER;
output  [0:0] dst_TLAST;
output  [0:0] dst_TID;
output  [0:0] dst_TDEST;
input   src_TVALID;
output   src_TREADY;
output   dst_TVALID;
input   dst_TREADY;

 reg    ap_rst_n_inv;
wire   [63:0] low_thresh;
wire   [63:0] high_thresh;
wire   [31:0] rows;
wire   [31:0] cols;
wire   [31:0] t1;
wire    ap_start;
wire    ap_ready;
wire    ap_done;
wire    ap_idle;
wire    gmem0_AWREADY;
wire    gmem0_WREADY;
wire    gmem0_ARREADY;
wire    gmem0_RVALID;
wire   [7:0] gmem0_RDATA;
wire    gmem0_RLAST;
wire   [0:0] gmem0_RID;
wire   [0:0] gmem0_RUSER;
wire   [1:0] gmem0_RRESP;
wire    gmem0_BVALID;
wire   [1:0] gmem0_BRESP;
wire   [0:0] gmem0_BID;
wire   [0:0] gmem0_BUSER;
wire    gmem1_AWREADY;
wire    gmem1_WREADY;
wire    gmem1_ARREADY;
wire    gmem1_RVALID;
wire   [7:0] gmem1_RDATA;
wire    gmem1_RLAST;
wire   [0:0] gmem1_RID;
wire   [0:0] gmem1_RUSER;
wire   [1:0] gmem1_RRESP;
wire    gmem1_BVALID;
wire   [1:0] gmem1_BRESP;
wire   [0:0] gmem1_BID;
wire   [0:0] gmem1_BUSER;
wire   [7:0] low_i_q0;
wire   [7:0] low_i_q1;
wire   [7:0] low_t_q0;
wire   [7:0] low_t_q1;
wire   [7:0] high_i_q0;
wire   [7:0] high_i_q1;
wire   [7:0] high_t_q0;
wire   [7:0] high_t_q1;
wire   [7:0] low_t_i_q0;
wire   [7:0] low_t_t_q0;
wire   [7:0] high_t_i_q0;
wire   [7:0] high_t_t_q0;
wire    colordetect_accel_entry31_U0_ap_start;
wire    colordetect_accel_entry31_U0_ap_done;
wire    colordetect_accel_entry31_U0_ap_continue;
wire    colordetect_accel_entry31_U0_ap_idle;
wire    colordetect_accel_entry31_U0_ap_ready;
wire    colordetect_accel_entry31_U0_start_out;
wire    colordetect_accel_entry31_U0_start_write;
wire   [63:0] colordetect_accel_entry31_U0_low_thresh_out_din;
wire    colordetect_accel_entry31_U0_low_thresh_out_write;
wire   [63:0] colordetect_accel_entry31_U0_high_thresh_out_din;
wire    colordetect_accel_entry31_U0_high_thresh_out_write;
wire   [31:0] colordetect_accel_entry31_U0_rows_out_din;
wire    colordetect_accel_entry31_U0_rows_out_write;
wire   [31:0] colordetect_accel_entry31_U0_cols_out_din;
wire    colordetect_accel_entry31_U0_cols_out_write;
wire   [31:0] colordetect_accel_entry31_U0_t1_out_din;
wire    colordetect_accel_entry31_U0_t1_out_write;
wire    Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit2_proc_U0_ap_start;
wire    Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit2_proc_U0_start_full_n;
wire    Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit2_proc_U0_ap_done;
wire    Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit2_proc_U0_ap_continue;
wire    Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit2_proc_U0_ap_idle;
wire    Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit2_proc_U0_ap_ready;
wire    Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit2_proc_U0_start_out;
wire    Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit2_proc_U0_start_write;
wire    Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit2_proc_U0_rows_read;
wire    Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit2_proc_U0_cols_read;
wire   [31:0] Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit2_proc_U0_imgInput_rows_out_din;
wire    Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit2_proc_U0_imgInput_rows_out_write;
wire   [31:0] Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit2_proc_U0_imgInput_cols_out_din;
wire    Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit2_proc_U0_imgInput_cols_out_write;
wire   [31:0] Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit2_proc_U0_rgb2hsv_rows_out_din;
wire    Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit2_proc_U0_rgb2hsv_rows_out_write;
wire   [31:0] Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit2_proc_U0_rgb2hsv_cols_out_din;
wire    Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit2_proc_U0_rgb2hsv_cols_out_write;
wire   [31:0] Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit2_proc_U0_imgHelper1_rows_out_din;
wire    Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit2_proc_U0_imgHelper1_rows_out_write;
wire   [31:0] Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit2_proc_U0_imgHelper1_cols_out_din;
wire    Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit2_proc_U0_imgHelper1_cols_out_write;
wire   [31:0] Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit2_proc_U0_imgHelper2_rows_out_din;
wire    Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit2_proc_U0_imgHelper2_rows_out_write;
wire   [31:0] Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit2_proc_U0_imgHelper2_cols_out_din;
wire    Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit2_proc_U0_imgHelper2_cols_out_write;
wire   [31:0] Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit2_proc_U0_imgHelper3_rows_out_din;
wire    Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit2_proc_U0_imgHelper3_rows_out_write;
wire   [31:0] Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit2_proc_U0_imgHelper3_cols_out_din;
wire    Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit2_proc_U0_imgHelper3_cols_out_write;
wire   [31:0] Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit2_proc_U0_imgHelper4_rows_out_din;
wire    Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit2_proc_U0_imgHelper4_rows_out_write;
wire   [31:0] Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit2_proc_U0_imgHelper4_cols_out_din;
wire    Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit2_proc_U0_imgHelper4_cols_out_write;
wire   [31:0] Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit2_proc_U0_imgOutput_rows_out_din;
wire    Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit2_proc_U0_imgOutput_rows_out_write;
wire   [31:0] Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit2_proc_U0_imgOutput_cols_out_din;
wire    Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit2_proc_U0_imgOutput_cols_out_write;
wire    Loop_VITIS_LOOP_184_2_proc_U0_ap_start;
wire    Loop_VITIS_LOOP_184_2_proc_U0_ap_done;
wire    Loop_VITIS_LOOP_184_2_proc_U0_ap_continue;
wire    Loop_VITIS_LOOP_184_2_proc_U0_ap_idle;
wire    Loop_VITIS_LOOP_184_2_proc_U0_ap_ready;
wire    Loop_VITIS_LOOP_184_2_proc_U0_low_thresh_read;
wire    Loop_VITIS_LOOP_184_2_proc_U0_m_axi_gmem0_AWVALID;
wire   [63:0] Loop_VITIS_LOOP_184_2_proc_U0_m_axi_gmem0_AWADDR;
wire   [0:0] Loop_VITIS_LOOP_184_2_proc_U0_m_axi_gmem0_AWID;
wire   [31:0] Loop_VITIS_LOOP_184_2_proc_U0_m_axi_gmem0_AWLEN;
wire   [2:0] Loop_VITIS_LOOP_184_2_proc_U0_m_axi_gmem0_AWSIZE;
wire   [1:0] Loop_VITIS_LOOP_184_2_proc_U0_m_axi_gmem0_AWBURST;
wire   [1:0] Loop_VITIS_LOOP_184_2_proc_U0_m_axi_gmem0_AWLOCK;
wire   [3:0] Loop_VITIS_LOOP_184_2_proc_U0_m_axi_gmem0_AWCACHE;
wire   [2:0] Loop_VITIS_LOOP_184_2_proc_U0_m_axi_gmem0_AWPROT;
wire   [3:0] Loop_VITIS_LOOP_184_2_proc_U0_m_axi_gmem0_AWQOS;
wire   [3:0] Loop_VITIS_LOOP_184_2_proc_U0_m_axi_gmem0_AWREGION;
wire   [0:0] Loop_VITIS_LOOP_184_2_proc_U0_m_axi_gmem0_AWUSER;
wire    Loop_VITIS_LOOP_184_2_proc_U0_m_axi_gmem0_WVALID;
wire   [7:0] Loop_VITIS_LOOP_184_2_proc_U0_m_axi_gmem0_WDATA;
wire   [0:0] Loop_VITIS_LOOP_184_2_proc_U0_m_axi_gmem0_WSTRB;
wire    Loop_VITIS_LOOP_184_2_proc_U0_m_axi_gmem0_WLAST;
wire   [0:0] Loop_VITIS_LOOP_184_2_proc_U0_m_axi_gmem0_WID;
wire   [0:0] Loop_VITIS_LOOP_184_2_proc_U0_m_axi_gmem0_WUSER;
wire    Loop_VITIS_LOOP_184_2_proc_U0_m_axi_gmem0_ARVALID;
wire   [63:0] Loop_VITIS_LOOP_184_2_proc_U0_m_axi_gmem0_ARADDR;
wire   [0:0] Loop_VITIS_LOOP_184_2_proc_U0_m_axi_gmem0_ARID;
wire   [31:0] Loop_VITIS_LOOP_184_2_proc_U0_m_axi_gmem0_ARLEN;
wire   [2:0] Loop_VITIS_LOOP_184_2_proc_U0_m_axi_gmem0_ARSIZE;
wire   [1:0] Loop_VITIS_LOOP_184_2_proc_U0_m_axi_gmem0_ARBURST;
wire   [1:0] Loop_VITIS_LOOP_184_2_proc_U0_m_axi_gmem0_ARLOCK;
wire   [3:0] Loop_VITIS_LOOP_184_2_proc_U0_m_axi_gmem0_ARCACHE;
wire   [2:0] Loop_VITIS_LOOP_184_2_proc_U0_m_axi_gmem0_ARPROT;
wire   [3:0] Loop_VITIS_LOOP_184_2_proc_U0_m_axi_gmem0_ARQOS;
wire   [3:0] Loop_VITIS_LOOP_184_2_proc_U0_m_axi_gmem0_ARREGION;
wire   [0:0] Loop_VITIS_LOOP_184_2_proc_U0_m_axi_gmem0_ARUSER;
wire    Loop_VITIS_LOOP_184_2_proc_U0_m_axi_gmem0_RREADY;
wire    Loop_VITIS_LOOP_184_2_proc_U0_m_axi_gmem0_BREADY;
wire   [3:0] Loop_VITIS_LOOP_184_2_proc_U0_low_r_address0;
wire    Loop_VITIS_LOOP_184_2_proc_U0_low_r_ce0;
wire    Loop_VITIS_LOOP_184_2_proc_U0_low_r_we0;
wire   [7:0] Loop_VITIS_LOOP_184_2_proc_U0_low_r_d0;
wire   [3:0] Loop_VITIS_LOOP_184_2_proc_U0_low_t_address0;
wire    Loop_VITIS_LOOP_184_2_proc_U0_low_t_ce0;
wire    Loop_VITIS_LOOP_184_2_proc_U0_low_t_we0;
wire   [7:0] Loop_VITIS_LOOP_184_2_proc_U0_low_t_d0;
wire    Loop_VITIS_LOOP_184_2_proc_U0_high_thresh_read;
wire    Loop_VITIS_LOOP_184_2_proc_U0_m_axi_gmem1_AWVALID;
wire   [63:0] Loop_VITIS_LOOP_184_2_proc_U0_m_axi_gmem1_AWADDR;
wire   [0:0] Loop_VITIS_LOOP_184_2_proc_U0_m_axi_gmem1_AWID;
wire   [31:0] Loop_VITIS_LOOP_184_2_proc_U0_m_axi_gmem1_AWLEN;
wire   [2:0] Loop_VITIS_LOOP_184_2_proc_U0_m_axi_gmem1_AWSIZE;
wire   [1:0] Loop_VITIS_LOOP_184_2_proc_U0_m_axi_gmem1_AWBURST;
wire   [1:0] Loop_VITIS_LOOP_184_2_proc_U0_m_axi_gmem1_AWLOCK;
wire   [3:0] Loop_VITIS_LOOP_184_2_proc_U0_m_axi_gmem1_AWCACHE;
wire   [2:0] Loop_VITIS_LOOP_184_2_proc_U0_m_axi_gmem1_AWPROT;
wire   [3:0] Loop_VITIS_LOOP_184_2_proc_U0_m_axi_gmem1_AWQOS;
wire   [3:0] Loop_VITIS_LOOP_184_2_proc_U0_m_axi_gmem1_AWREGION;
wire   [0:0] Loop_VITIS_LOOP_184_2_proc_U0_m_axi_gmem1_AWUSER;
wire    Loop_VITIS_LOOP_184_2_proc_U0_m_axi_gmem1_WVALID;
wire   [7:0] Loop_VITIS_LOOP_184_2_proc_U0_m_axi_gmem1_WDATA;
wire   [0:0] Loop_VITIS_LOOP_184_2_proc_U0_m_axi_gmem1_WSTRB;
wire    Loop_VITIS_LOOP_184_2_proc_U0_m_axi_gmem1_WLAST;
wire   [0:0] Loop_VITIS_LOOP_184_2_proc_U0_m_axi_gmem1_WID;
wire   [0:0] Loop_VITIS_LOOP_184_2_proc_U0_m_axi_gmem1_WUSER;
wire    Loop_VITIS_LOOP_184_2_proc_U0_m_axi_gmem1_ARVALID;
wire   [63:0] Loop_VITIS_LOOP_184_2_proc_U0_m_axi_gmem1_ARADDR;
wire   [0:0] Loop_VITIS_LOOP_184_2_proc_U0_m_axi_gmem1_ARID;
wire   [31:0] Loop_VITIS_LOOP_184_2_proc_U0_m_axi_gmem1_ARLEN;
wire   [2:0] Loop_VITIS_LOOP_184_2_proc_U0_m_axi_gmem1_ARSIZE;
wire   [1:0] Loop_VITIS_LOOP_184_2_proc_U0_m_axi_gmem1_ARBURST;
wire   [1:0] Loop_VITIS_LOOP_184_2_proc_U0_m_axi_gmem1_ARLOCK;
wire   [3:0] Loop_VITIS_LOOP_184_2_proc_U0_m_axi_gmem1_ARCACHE;
wire   [2:0] Loop_VITIS_LOOP_184_2_proc_U0_m_axi_gmem1_ARPROT;
wire   [3:0] Loop_VITIS_LOOP_184_2_proc_U0_m_axi_gmem1_ARQOS;
wire   [3:0] Loop_VITIS_LOOP_184_2_proc_U0_m_axi_gmem1_ARREGION;
wire   [0:0] Loop_VITIS_LOOP_184_2_proc_U0_m_axi_gmem1_ARUSER;
wire    Loop_VITIS_LOOP_184_2_proc_U0_m_axi_gmem1_RREADY;
wire    Loop_VITIS_LOOP_184_2_proc_U0_m_axi_gmem1_BREADY;
wire   [3:0] Loop_VITIS_LOOP_184_2_proc_U0_high_r_address0;
wire    Loop_VITIS_LOOP_184_2_proc_U0_high_r_ce0;
wire    Loop_VITIS_LOOP_184_2_proc_U0_high_r_we0;
wire   [7:0] Loop_VITIS_LOOP_184_2_proc_U0_high_r_d0;
wire   [3:0] Loop_VITIS_LOOP_184_2_proc_U0_high_t_address0;
wire    Loop_VITIS_LOOP_184_2_proc_U0_high_t_ce0;
wire    Loop_VITIS_LOOP_184_2_proc_U0_high_t_we0;
wire   [7:0] Loop_VITIS_LOOP_184_2_proc_U0_high_t_d0;
wire    ap_channel_done_high_t;
wire    Loop_VITIS_LOOP_184_2_proc_U0_high_t_full_n;
reg    ap_sync_reg_channel_write_high_t;
wire    ap_sync_channel_write_high_t;
wire    ap_channel_done_high;
wire    Loop_VITIS_LOOP_184_2_proc_U0_high_r_full_n;
reg    ap_sync_reg_channel_write_high;
wire    ap_sync_channel_write_high;
wire    ap_channel_done_low_t;
wire    Loop_VITIS_LOOP_184_2_proc_U0_low_t_full_n;
reg    ap_sync_reg_channel_write_low_t;
wire    ap_sync_channel_write_low_t;
wire    ap_channel_done_low;
wire    Loop_VITIS_LOOP_184_2_proc_U0_low_r_full_n;
reg    ap_sync_reg_channel_write_low;
wire    ap_sync_channel_write_low;
wire    axis2xfMat_24_9_2160_3840_1_U0_ap_start;
wire    axis2xfMat_24_9_2160_3840_1_U0_ap_done;
wire    axis2xfMat_24_9_2160_3840_1_U0_ap_continue;
wire    axis2xfMat_24_9_2160_3840_1_U0_ap_idle;
wire    axis2xfMat_24_9_2160_3840_1_U0_ap_ready;
wire    axis2xfMat_24_9_2160_3840_1_U0_start_out;
wire    axis2xfMat_24_9_2160_3840_1_U0_start_write;
wire   [23:0] axis2xfMat_24_9_2160_3840_1_U0_imgInput_499_din;
wire    axis2xfMat_24_9_2160_3840_1_U0_imgInput_499_write;
wire    axis2xfMat_24_9_2160_3840_1_U0_src_TREADY;
wire    axis2xfMat_24_9_2160_3840_1_U0_img_rows_read;
wire    axis2xfMat_24_9_2160_3840_1_U0_img_cols_read;
wire   [31:0] axis2xfMat_24_9_2160_3840_1_U0_img_rows_out_din;
wire    axis2xfMat_24_9_2160_3840_1_U0_img_rows_out_write;
wire   [31:0] axis2xfMat_24_9_2160_3840_1_U0_img_cols_out_din;
wire    axis2xfMat_24_9_2160_3840_1_U0_img_cols_out_write;
wire    bgr2hsv_9_2160_3840_1_U0_ap_start;
wire    bgr2hsv_9_2160_3840_1_U0_ap_done;
wire    bgr2hsv_9_2160_3840_1_U0_ap_continue;
wire    bgr2hsv_9_2160_3840_1_U0_ap_idle;
wire    bgr2hsv_9_2160_3840_1_U0_ap_ready;
wire    bgr2hsv_9_2160_3840_1_U0_imgInput_499_read;
wire   [23:0] bgr2hsv_9_2160_3840_1_U0_rgb2hsv_4100_din;
wire    bgr2hsv_9_2160_3840_1_U0_rgb2hsv_4100_write;
wire    bgr2hsv_9_2160_3840_1_U0_p_src_mat_rows_read;
wire    bgr2hsv_9_2160_3840_1_U0_p_src_mat_cols_read;
wire    colorthresholding_9_0_3_2160_3840_1_U0_rgb2hsv_4100_read;
wire   [7:0] colorthresholding_9_0_3_2160_3840_1_U0_imgHelper1_4101_din;
wire    colorthresholding_9_0_3_2160_3840_1_U0_imgHelper1_4101_write;
wire    colorthresholding_9_0_3_2160_3840_1_U0_p_src_mat_rows_read;
wire    colorthresholding_9_0_3_2160_3840_1_U0_p_src_mat_cols_read;
wire   [3:0] colorthresholding_9_0_3_2160_3840_1_U0_low_thresh_address0;
wire    colorthresholding_9_0_3_2160_3840_1_U0_low_thresh_ce0;
wire   [7:0] colorthresholding_9_0_3_2160_3840_1_U0_low_thresh_d0;
wire    colorthresholding_9_0_3_2160_3840_1_U0_low_thresh_we0;
wire   [3:0] colorthresholding_9_0_3_2160_3840_1_U0_low_thresh_address1;
wire    colorthresholding_9_0_3_2160_3840_1_U0_low_thresh_ce1;
wire   [7:0] colorthresholding_9_0_3_2160_3840_1_U0_low_thresh_d1;
wire    colorthresholding_9_0_3_2160_3840_1_U0_low_thresh_we1;
wire   [3:0] colorthresholding_9_0_3_2160_3840_1_U0_high_thresh_address0;
wire    colorthresholding_9_0_3_2160_3840_1_U0_high_thresh_ce0;
wire   [7:0] colorthresholding_9_0_3_2160_3840_1_U0_high_thresh_d0;
wire    colorthresholding_9_0_3_2160_3840_1_U0_high_thresh_we0;
wire   [3:0] colorthresholding_9_0_3_2160_3840_1_U0_high_thresh_address1;
wire    colorthresholding_9_0_3_2160_3840_1_U0_high_thresh_ce1;
wire   [7:0] colorthresholding_9_0_3_2160_3840_1_U0_high_thresh_d1;
wire    colorthresholding_9_0_3_2160_3840_1_U0_high_thresh_we1;
wire    colorthresholding_9_0_3_2160_3840_1_U0_ap_start;
wire    colorthresholding_9_0_3_2160_3840_1_U0_low_thresh_read;
wire    colorthresholding_9_0_3_2160_3840_1_U0_high_thresh_read;
wire    colorthresholding_9_0_3_2160_3840_1_U0_ap_done;
wire    colorthresholding_9_0_3_2160_3840_1_U0_ap_ready;
wire    colorthresholding_9_0_3_2160_3840_1_U0_ap_idle;
wire    colorthresholding_9_0_3_2160_3840_1_U0_ap_continue;
wire    Block_split5_proc_U0_ap_start;
wire    Block_split5_proc_U0_ap_done;
wire    Block_split5_proc_U0_ap_continue;
wire    Block_split5_proc_U0_ap_idle;
wire    Block_split5_proc_U0_ap_ready;
wire    Block_split5_proc_U0_t1_read;
wire   [3:0] Block_split5_proc_U0_low_t_address0;
wire    Block_split5_proc_U0_low_t_ce0;
wire   [3:0] Block_split5_proc_U0_high_t_address0;
wire    Block_split5_proc_U0_high_t_ce0;
wire   [31:0] Block_split5_proc_U0_t2;
wire    Block_split5_proc_U0_t2_ap_vld;
wire    ap_sync_continue;
wire    erode_0_0_2160_3840_0_3_3_1_1_25_U0_ap_start;
wire    erode_0_0_2160_3840_0_3_3_1_1_25_U0_ap_done;
wire    erode_0_0_2160_3840_0_3_3_1_1_25_U0_ap_continue;
wire    erode_0_0_2160_3840_0_3_3_1_1_25_U0_ap_idle;
wire    erode_0_0_2160_3840_0_3_3_1_1_25_U0_ap_ready;
wire    erode_0_0_2160_3840_0_3_3_1_1_25_U0_imgHelper1_4101_read;
wire   [7:0] erode_0_0_2160_3840_0_3_3_1_1_25_U0_imgHelper2_4102_din;
wire    erode_0_0_2160_3840_0_3_3_1_1_25_U0_imgHelper2_4102_write;
wire    erode_0_0_2160_3840_0_3_3_1_1_25_U0_p_src_rows_read;
wire    erode_0_0_2160_3840_0_3_3_1_1_25_U0_p_src_cols_read;
wire    dilate_0_0_2160_3840_0_3_3_1_1_26_U0_ap_start;
wire    dilate_0_0_2160_3840_0_3_3_1_1_26_U0_ap_done;
wire    dilate_0_0_2160_3840_0_3_3_1_1_26_U0_ap_continue;
wire    dilate_0_0_2160_3840_0_3_3_1_1_26_U0_ap_idle;
wire    dilate_0_0_2160_3840_0_3_3_1_1_26_U0_ap_ready;
wire    dilate_0_0_2160_3840_0_3_3_1_1_26_U0_imgHelper2_4102_read;
wire   [7:0] dilate_0_0_2160_3840_0_3_3_1_1_26_U0_imgHelper3_4103_din;
wire    dilate_0_0_2160_3840_0_3_3_1_1_26_U0_imgHelper3_4103_write;
wire    dilate_0_0_2160_3840_0_3_3_1_1_26_U0_p_src_rows_read;
wire    dilate_0_0_2160_3840_0_3_3_1_1_26_U0_p_src_cols_read;
wire    dilate_0_0_2160_3840_0_3_3_1_1_U0_ap_start;
wire    dilate_0_0_2160_3840_0_3_3_1_1_U0_ap_done;
wire    dilate_0_0_2160_3840_0_3_3_1_1_U0_ap_continue;
wire    dilate_0_0_2160_3840_0_3_3_1_1_U0_ap_idle;
wire    dilate_0_0_2160_3840_0_3_3_1_1_U0_ap_ready;
wire    dilate_0_0_2160_3840_0_3_3_1_1_U0_imgHelper2_4102_read;
wire   [7:0] dilate_0_0_2160_3840_0_3_3_1_1_U0_imgHelper3_4103_din;
wire    dilate_0_0_2160_3840_0_3_3_1_1_U0_imgHelper3_4103_write;
wire    dilate_0_0_2160_3840_0_3_3_1_1_U0_p_src_rows_read;
wire    dilate_0_0_2160_3840_0_3_3_1_1_U0_p_src_cols_read;
wire    erode_0_0_2160_3840_0_3_3_1_1_U0_ap_start;
wire    erode_0_0_2160_3840_0_3_3_1_1_U0_ap_done;
wire    erode_0_0_2160_3840_0_3_3_1_1_U0_ap_continue;
wire    erode_0_0_2160_3840_0_3_3_1_1_U0_ap_idle;
wire    erode_0_0_2160_3840_0_3_3_1_1_U0_ap_ready;
wire    erode_0_0_2160_3840_0_3_3_1_1_U0_imgHelper1_4101_read;
wire   [7:0] erode_0_0_2160_3840_0_3_3_1_1_U0_imgHelper2_4102_din;
wire    erode_0_0_2160_3840_0_3_3_1_1_U0_imgHelper2_4102_write;
wire    erode_0_0_2160_3840_0_3_3_1_1_U0_p_src_rows_read;
wire    erode_0_0_2160_3840_0_3_3_1_1_U0_p_src_cols_read;
wire    xfMat2axis_24_0_2160_3840_1_U0_ap_start;
wire    xfMat2axis_24_0_2160_3840_1_U0_ap_done;
wire    xfMat2axis_24_0_2160_3840_1_U0_ap_continue;
wire    xfMat2axis_24_0_2160_3840_1_U0_ap_idle;
wire    xfMat2axis_24_0_2160_3840_1_U0_ap_ready;
wire    xfMat2axis_24_0_2160_3840_1_U0_imgOutput_4105_read;
wire    xfMat2axis_24_0_2160_3840_1_U0_img_rows_read;
wire    xfMat2axis_24_0_2160_3840_1_U0_img_cols_read;
wire   [23:0] xfMat2axis_24_0_2160_3840_1_U0_dst_TDATA;
wire    xfMat2axis_24_0_2160_3840_1_U0_dst_TVALID;
wire   [2:0] xfMat2axis_24_0_2160_3840_1_U0_dst_TKEEP;
wire   [2:0] xfMat2axis_24_0_2160_3840_1_U0_dst_TSTRB;
wire   [0:0] xfMat2axis_24_0_2160_3840_1_U0_dst_TUSER;
wire   [0:0] xfMat2axis_24_0_2160_3840_1_U0_dst_TLAST;
wire   [0:0] xfMat2axis_24_0_2160_3840_1_U0_dst_TID;
wire   [0:0] xfMat2axis_24_0_2160_3840_1_U0_dst_TDEST;
wire    low_i_full_n;
wire    low_t_empty_n;
wire   [7:0] low_t_d1;
wire    low_t_we1;
wire    low_t_i_full_n;
wire    low_t_t_empty_n;
wire    high_i_full_n;
wire    high_t_empty_n;
wire   [7:0] high_t_d1;
wire    high_t_we1;
wire    high_t_i_full_n;
wire    high_t_t_empty_n;
wire    low_thresh_c_full_n;
wire   [63:0] low_thresh_c_dout;
wire    low_thresh_c_empty_n;
wire    high_thresh_c_full_n;
wire   [63:0] high_thresh_c_dout;
wire    high_thresh_c_empty_n;
wire    rows_c_full_n;
wire   [31:0] rows_c_dout;
wire    rows_c_empty_n;
wire    cols_c_full_n;
wire   [31:0] cols_c_dout;
wire    cols_c_empty_n;
wire    t1_c_full_n;
wire   [31:0] t1_c_dout;
wire    t1_c_empty_n;
wire    imgInput_rows_c_full_n;
wire   [31:0] imgInput_rows_c_dout;
wire    imgInput_rows_c_empty_n;
wire    imgInput_cols_c_full_n;
wire   [31:0] imgInput_cols_c_dout;
wire    imgInput_cols_c_empty_n;
wire    rgb2hsv_rows_c_full_n;
wire   [31:0] rgb2hsv_rows_c_dout;
wire    rgb2hsv_rows_c_empty_n;
wire    rgb2hsv_cols_c_full_n;
wire   [31:0] rgb2hsv_cols_c_dout;
wire    rgb2hsv_cols_c_empty_n;
wire    imgHelper1_rows_c_full_n;
wire   [31:0] imgHelper1_rows_c_dout;
wire    imgHelper1_rows_c_empty_n;
wire    imgHelper1_cols_c_full_n;
wire   [31:0] imgHelper1_cols_c_dout;
wire    imgHelper1_cols_c_empty_n;
wire    imgHelper2_rows_c_full_n;
wire   [31:0] imgHelper2_rows_c_dout;
wire    imgHelper2_rows_c_empty_n;
wire    imgHelper2_cols_c_full_n;
wire   [31:0] imgHelper2_cols_c_dout;
wire    imgHelper2_cols_c_empty_n;
wire    imgHelper3_rows_c_full_n;
wire   [31:0] imgHelper3_rows_c_dout;
wire    imgHelper3_rows_c_empty_n;
wire    imgHelper3_cols_c_full_n;
wire   [31:0] imgHelper3_cols_c_dout;
wire    imgHelper3_cols_c_empty_n;
wire    imgHelper4_rows_c_full_n;
wire   [31:0] imgHelper4_rows_c_dout;
wire    imgHelper4_rows_c_empty_n;
wire    imgHelper4_cols_c_full_n;
wire   [31:0] imgHelper4_cols_c_dout;
wire    imgHelper4_cols_c_empty_n;
wire    imgOutput_rows_c_full_n;
wire   [31:0] imgOutput_rows_c_dout;
wire    imgOutput_rows_c_empty_n;
wire    imgOutput_cols_c_full_n;
wire   [31:0] imgOutput_cols_c_dout;
wire    imgOutput_cols_c_empty_n;
wire    imgInput_data_full_n;
wire   [23:0] imgInput_data_dout;
wire    imgInput_data_empty_n;
wire    imgInput_rows_c22_full_n;
wire   [31:0] imgInput_rows_c22_dout;
wire    imgInput_rows_c22_empty_n;
wire    imgInput_cols_c23_full_n;
wire   [31:0] imgInput_cols_c23_dout;
wire    imgInput_cols_c23_empty_n;
wire    rgb2hsv_data_full_n;
wire   [23:0] rgb2hsv_data_dout;
wire    rgb2hsv_data_empty_n;
wire    imgHelper1_data_full_n;
wire   [7:0] imgHelper1_data_dout;
wire    imgHelper1_data_empty_n;
wire    imgHelper2_data_full_n;
wire   [7:0] imgHelper2_data_dout;
wire    imgHelper2_data_empty_n;
wire    imgHelper3_data_full_n;
wire   [7:0] imgHelper3_data_dout;
wire    imgHelper3_data_empty_n;
wire    imgHelper4_data_full_n;
wire   [7:0] imgHelper4_data_dout;
wire    imgHelper4_data_empty_n;
wire    imgOutput_data_full_n;
wire   [7:0] imgOutput_data_dout;
wire    imgOutput_data_empty_n;
wire    ap_sync_done;
wire    ap_sync_ready;
reg    ap_sync_reg_colordetect_accel_entry31_U0_ap_ready;
wire    ap_sync_colordetect_accel_entry31_U0_ap_ready;
reg    ap_sync_reg_Loop_VITIS_LOOP_184_2_proc_U0_ap_ready;
wire    ap_sync_Loop_VITIS_LOOP_184_2_proc_U0_ap_ready;
wire   [0:0] start_for_Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit2_proc_U0_din;
wire    start_for_Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit2_proc_U0_full_n;
wire   [0:0] start_for_Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit2_proc_U0_dout;
wire    start_for_Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit2_proc_U0_empty_n;
wire   [0:0] start_for_axis2xfMat_24_9_2160_3840_1_U0_din;
wire    start_for_axis2xfMat_24_9_2160_3840_1_U0_full_n;
wire   [0:0] start_for_axis2xfMat_24_9_2160_3840_1_U0_dout;
wire    start_for_axis2xfMat_24_9_2160_3840_1_U0_empty_n;
wire   [0:0] start_for_erode_0_0_2160_3840_0_3_3_1_1_25_U0_din;
wire    start_for_erode_0_0_2160_3840_0_3_3_1_1_25_U0_full_n;
wire   [0:0] start_for_erode_0_0_2160_3840_0_3_3_1_1_25_U0_dout;
wire    start_for_erode_0_0_2160_3840_0_3_3_1_1_25_U0_empty_n;
wire   [0:0] start_for_dilate_0_0_2160_3840_0_3_3_1_1_26_U0_din;
wire    start_for_dilate_0_0_2160_3840_0_3_3_1_1_26_U0_full_n;
wire   [0:0] start_for_dilate_0_0_2160_3840_0_3_3_1_1_26_U0_dout;
wire    start_for_dilate_0_0_2160_3840_0_3_3_1_1_26_U0_empty_n;
wire   [0:0] start_for_dilate_0_0_2160_3840_0_3_3_1_1_U0_din;
wire    start_for_dilate_0_0_2160_3840_0_3_3_1_1_U0_full_n;
wire   [0:0] start_for_dilate_0_0_2160_3840_0_3_3_1_1_U0_dout;
wire    start_for_dilate_0_0_2160_3840_0_3_3_1_1_U0_empty_n;
wire   [0:0] start_for_erode_0_0_2160_3840_0_3_3_1_1_U0_din;
wire    start_for_erode_0_0_2160_3840_0_3_3_1_1_U0_full_n;
wire   [0:0] start_for_erode_0_0_2160_3840_0_3_3_1_1_U0_dout;
wire    start_for_erode_0_0_2160_3840_0_3_3_1_1_U0_empty_n;
wire   [0:0] start_for_xfMat2axis_24_0_2160_3840_1_U0_din;
wire    start_for_xfMat2axis_24_0_2160_3840_1_U0_full_n;
wire   [0:0] start_for_xfMat2axis_24_0_2160_3840_1_U0_dout;
wire    start_for_xfMat2axis_24_0_2160_3840_1_U0_empty_n;
wire    Loop_VITIS_LOOP_184_2_proc_U0_start_full_n;
wire    Loop_VITIS_LOOP_184_2_proc_U0_start_write;
wire   [0:0] start_for_bgr2hsv_9_2160_3840_1_U0_din;
wire    start_for_bgr2hsv_9_2160_3840_1_U0_full_n;
wire   [0:0] start_for_bgr2hsv_9_2160_3840_1_U0_dout;
wire    start_for_bgr2hsv_9_2160_3840_1_U0_empty_n;
wire    bgr2hsv_9_2160_3840_1_U0_start_full_n;
wire    bgr2hsv_9_2160_3840_1_U0_start_write;
wire    colorthresholding_9_0_3_2160_3840_1_U0_start_full_n;
wire    colorthresholding_9_0_3_2160_3840_1_U0_start_write;
wire    Block_split5_proc_U0_start_full_n;
wire    Block_split5_proc_U0_start_write;
wire    erode_0_0_2160_3840_0_3_3_1_1_25_U0_start_full_n;
wire    erode_0_0_2160_3840_0_3_3_1_1_25_U0_start_write;
wire    dilate_0_0_2160_3840_0_3_3_1_1_26_U0_start_full_n;
wire    dilate_0_0_2160_3840_0_3_3_1_1_26_U0_start_write;
wire    dilate_0_0_2160_3840_0_3_3_1_1_U0_start_full_n;
wire    dilate_0_0_2160_3840_0_3_3_1_1_U0_start_write;
wire    erode_0_0_2160_3840_0_3_3_1_1_U0_start_full_n;
wire    erode_0_0_2160_3840_0_3_3_1_1_U0_start_write;
wire    xfMat2axis_24_0_2160_3840_1_U0_start_full_n;
wire    xfMat2axis_24_0_2160_3840_1_U0_start_write;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_sync_reg_channel_write_high_t = 1'b0;
#0 ap_sync_reg_channel_write_high = 1'b0;
#0 ap_sync_reg_channel_write_low_t = 1'b0;
#0 ap_sync_reg_channel_write_low = 1'b0;
#0 ap_sync_reg_colordetect_accel_entry31_U0_ap_ready = 1'b0;
#0 ap_sync_reg_Loop_VITIS_LOOP_184_2_proc_U0_ap_ready = 1'b0;
end

colordetect_accel_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .low_thresh(low_thresh),
    .high_thresh(high_thresh),
    .rows(rows),
    .cols(cols),
    .t1(t1),
    .t2(Block_split5_proc_U0_t2),
    .t2_ap_vld(Block_split5_proc_U0_t2_ap_vld),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle)
);

colordetect_accel_gmem0_m_axi #(
    .CONSERVATIVE( 0 ),
    .USER_DW( 8 ),
    .USER_AW( 64 ),
    .USER_MAXREQS( 5 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM0_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM0_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM0_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM0_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM0_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM0_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM0_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM0_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM0_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM0_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM0_CACHE_VALUE ))
gmem0_m_axi_U(
    .AWVALID(m_axi_gmem0_AWVALID),
    .AWREADY(m_axi_gmem0_AWREADY),
    .AWADDR(m_axi_gmem0_AWADDR),
    .AWID(m_axi_gmem0_AWID),
    .AWLEN(m_axi_gmem0_AWLEN),
    .AWSIZE(m_axi_gmem0_AWSIZE),
    .AWBURST(m_axi_gmem0_AWBURST),
    .AWLOCK(m_axi_gmem0_AWLOCK),
    .AWCACHE(m_axi_gmem0_AWCACHE),
    .AWPROT(m_axi_gmem0_AWPROT),
    .AWQOS(m_axi_gmem0_AWQOS),
    .AWREGION(m_axi_gmem0_AWREGION),
    .AWUSER(m_axi_gmem0_AWUSER),
    .WVALID(m_axi_gmem0_WVALID),
    .WREADY(m_axi_gmem0_WREADY),
    .WDATA(m_axi_gmem0_WDATA),
    .WSTRB(m_axi_gmem0_WSTRB),
    .WLAST(m_axi_gmem0_WLAST),
    .WID(m_axi_gmem0_WID),
    .WUSER(m_axi_gmem0_WUSER),
    .ARVALID(m_axi_gmem0_ARVALID),
    .ARREADY(m_axi_gmem0_ARREADY),
    .ARADDR(m_axi_gmem0_ARADDR),
    .ARID(m_axi_gmem0_ARID),
    .ARLEN(m_axi_gmem0_ARLEN),
    .ARSIZE(m_axi_gmem0_ARSIZE),
    .ARBURST(m_axi_gmem0_ARBURST),
    .ARLOCK(m_axi_gmem0_ARLOCK),
    .ARCACHE(m_axi_gmem0_ARCACHE),
    .ARPROT(m_axi_gmem0_ARPROT),
    .ARQOS(m_axi_gmem0_ARQOS),
    .ARREGION(m_axi_gmem0_ARREGION),
    .ARUSER(m_axi_gmem0_ARUSER),
    .RVALID(m_axi_gmem0_RVALID),
    .RREADY(m_axi_gmem0_RREADY),
    .RDATA(m_axi_gmem0_RDATA),
    .RLAST(m_axi_gmem0_RLAST),
    .RID(m_axi_gmem0_RID),
    .RUSER(m_axi_gmem0_RUSER),
    .RRESP(m_axi_gmem0_RRESP),
    .BVALID(m_axi_gmem0_BVALID),
    .BREADY(m_axi_gmem0_BREADY),
    .BRESP(m_axi_gmem0_BRESP),
    .BID(m_axi_gmem0_BID),
    .BUSER(m_axi_gmem0_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(Loop_VITIS_LOOP_184_2_proc_U0_m_axi_gmem0_ARVALID),
    .I_ARREADY(gmem0_ARREADY),
    .I_ARADDR(Loop_VITIS_LOOP_184_2_proc_U0_m_axi_gmem0_ARADDR),
    .I_ARID(Loop_VITIS_LOOP_184_2_proc_U0_m_axi_gmem0_ARID),
    .I_ARLEN(Loop_VITIS_LOOP_184_2_proc_U0_m_axi_gmem0_ARLEN),
    .I_ARSIZE(Loop_VITIS_LOOP_184_2_proc_U0_m_axi_gmem0_ARSIZE),
    .I_ARLOCK(Loop_VITIS_LOOP_184_2_proc_U0_m_axi_gmem0_ARLOCK),
    .I_ARCACHE(Loop_VITIS_LOOP_184_2_proc_U0_m_axi_gmem0_ARCACHE),
    .I_ARQOS(Loop_VITIS_LOOP_184_2_proc_U0_m_axi_gmem0_ARQOS),
    .I_ARPROT(Loop_VITIS_LOOP_184_2_proc_U0_m_axi_gmem0_ARPROT),
    .I_ARUSER(Loop_VITIS_LOOP_184_2_proc_U0_m_axi_gmem0_ARUSER),
    .I_ARBURST(Loop_VITIS_LOOP_184_2_proc_U0_m_axi_gmem0_ARBURST),
    .I_ARREGION(Loop_VITIS_LOOP_184_2_proc_U0_m_axi_gmem0_ARREGION),
    .I_RVALID(gmem0_RVALID),
    .I_RREADY(Loop_VITIS_LOOP_184_2_proc_U0_m_axi_gmem0_RREADY),
    .I_RDATA(gmem0_RDATA),
    .I_RID(gmem0_RID),
    .I_RUSER(gmem0_RUSER),
    .I_RRESP(gmem0_RRESP),
    .I_RLAST(gmem0_RLAST),
    .I_AWVALID(1'b0),
    .I_AWREADY(gmem0_AWREADY),
    .I_AWADDR(64'd0),
    .I_AWID(1'd0),
    .I_AWLEN(32'd0),
    .I_AWSIZE(3'd0),
    .I_AWLOCK(2'd0),
    .I_AWCACHE(4'd0),
    .I_AWQOS(4'd0),
    .I_AWPROT(3'd0),
    .I_AWUSER(1'd0),
    .I_AWBURST(2'd0),
    .I_AWREGION(4'd0),
    .I_WVALID(1'b0),
    .I_WREADY(gmem0_WREADY),
    .I_WDATA(8'd0),
    .I_WID(1'd0),
    .I_WUSER(1'd0),
    .I_WLAST(1'b0),
    .I_WSTRB(1'd0),
    .I_BVALID(gmem0_BVALID),
    .I_BREADY(1'b0),
    .I_BRESP(gmem0_BRESP),
    .I_BID(gmem0_BID),
    .I_BUSER(gmem0_BUSER)
);

colordetect_accel_gmem1_m_axi #(
    .CONSERVATIVE( 0 ),
    .USER_DW( 8 ),
    .USER_AW( 64 ),
    .USER_MAXREQS( 5 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM1_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM1_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM1_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM1_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM1_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM1_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM1_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM1_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM1_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM1_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM1_CACHE_VALUE ))
gmem1_m_axi_U(
    .AWVALID(m_axi_gmem1_AWVALID),
    .AWREADY(m_axi_gmem1_AWREADY),
    .AWADDR(m_axi_gmem1_AWADDR),
    .AWID(m_axi_gmem1_AWID),
    .AWLEN(m_axi_gmem1_AWLEN),
    .AWSIZE(m_axi_gmem1_AWSIZE),
    .AWBURST(m_axi_gmem1_AWBURST),
    .AWLOCK(m_axi_gmem1_AWLOCK),
    .AWCACHE(m_axi_gmem1_AWCACHE),
    .AWPROT(m_axi_gmem1_AWPROT),
    .AWQOS(m_axi_gmem1_AWQOS),
    .AWREGION(m_axi_gmem1_AWREGION),
    .AWUSER(m_axi_gmem1_AWUSER),
    .WVALID(m_axi_gmem1_WVALID),
    .WREADY(m_axi_gmem1_WREADY),
    .WDATA(m_axi_gmem1_WDATA),
    .WSTRB(m_axi_gmem1_WSTRB),
    .WLAST(m_axi_gmem1_WLAST),
    .WID(m_axi_gmem1_WID),
    .WUSER(m_axi_gmem1_WUSER),
    .ARVALID(m_axi_gmem1_ARVALID),
    .ARREADY(m_axi_gmem1_ARREADY),
    .ARADDR(m_axi_gmem1_ARADDR),
    .ARID(m_axi_gmem1_ARID),
    .ARLEN(m_axi_gmem1_ARLEN),
    .ARSIZE(m_axi_gmem1_ARSIZE),
    .ARBURST(m_axi_gmem1_ARBURST),
    .ARLOCK(m_axi_gmem1_ARLOCK),
    .ARCACHE(m_axi_gmem1_ARCACHE),
    .ARPROT(m_axi_gmem1_ARPROT),
    .ARQOS(m_axi_gmem1_ARQOS),
    .ARREGION(m_axi_gmem1_ARREGION),
    .ARUSER(m_axi_gmem1_ARUSER),
    .RVALID(m_axi_gmem1_RVALID),
    .RREADY(m_axi_gmem1_RREADY),
    .RDATA(m_axi_gmem1_RDATA),
    .RLAST(m_axi_gmem1_RLAST),
    .RID(m_axi_gmem1_RID),
    .RUSER(m_axi_gmem1_RUSER),
    .RRESP(m_axi_gmem1_RRESP),
    .BVALID(m_axi_gmem1_BVALID),
    .BREADY(m_axi_gmem1_BREADY),
    .BRESP(m_axi_gmem1_BRESP),
    .BID(m_axi_gmem1_BID),
    .BUSER(m_axi_gmem1_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(Loop_VITIS_LOOP_184_2_proc_U0_m_axi_gmem1_ARVALID),
    .I_ARREADY(gmem1_ARREADY),
    .I_ARADDR(Loop_VITIS_LOOP_184_2_proc_U0_m_axi_gmem1_ARADDR),
    .I_ARID(Loop_VITIS_LOOP_184_2_proc_U0_m_axi_gmem1_ARID),
    .I_ARLEN(Loop_VITIS_LOOP_184_2_proc_U0_m_axi_gmem1_ARLEN),
    .I_ARSIZE(Loop_VITIS_LOOP_184_2_proc_U0_m_axi_gmem1_ARSIZE),
    .I_ARLOCK(Loop_VITIS_LOOP_184_2_proc_U0_m_axi_gmem1_ARLOCK),
    .I_ARCACHE(Loop_VITIS_LOOP_184_2_proc_U0_m_axi_gmem1_ARCACHE),
    .I_ARQOS(Loop_VITIS_LOOP_184_2_proc_U0_m_axi_gmem1_ARQOS),
    .I_ARPROT(Loop_VITIS_LOOP_184_2_proc_U0_m_axi_gmem1_ARPROT),
    .I_ARUSER(Loop_VITIS_LOOP_184_2_proc_U0_m_axi_gmem1_ARUSER),
    .I_ARBURST(Loop_VITIS_LOOP_184_2_proc_U0_m_axi_gmem1_ARBURST),
    .I_ARREGION(Loop_VITIS_LOOP_184_2_proc_U0_m_axi_gmem1_ARREGION),
    .I_RVALID(gmem1_RVALID),
    .I_RREADY(Loop_VITIS_LOOP_184_2_proc_U0_m_axi_gmem1_RREADY),
    .I_RDATA(gmem1_RDATA),
    .I_RID(gmem1_RID),
    .I_RUSER(gmem1_RUSER),
    .I_RRESP(gmem1_RRESP),
    .I_RLAST(gmem1_RLAST),
    .I_AWVALID(1'b0),
    .I_AWREADY(gmem1_AWREADY),
    .I_AWADDR(64'd0),
    .I_AWID(1'd0),
    .I_AWLEN(32'd0),
    .I_AWSIZE(3'd0),
    .I_AWLOCK(2'd0),
    .I_AWCACHE(4'd0),
    .I_AWQOS(4'd0),
    .I_AWPROT(3'd0),
    .I_AWUSER(1'd0),
    .I_AWBURST(2'd0),
    .I_AWREGION(4'd0),
    .I_WVALID(1'b0),
    .I_WREADY(gmem1_WREADY),
    .I_WDATA(8'd0),
    .I_WID(1'd0),
    .I_WUSER(1'd0),
    .I_WLAST(1'b0),
    .I_WSTRB(1'd0),
    .I_BVALID(gmem1_BVALID),
    .I_BREADY(1'b0),
    .I_BRESP(gmem1_BRESP),
    .I_BID(gmem1_BID),
    .I_BUSER(gmem1_BUSER)
);

colordetect_accel_low #(
    .DataWidth( 8 ),
    .AddressRange( 9 ),
    .AddressWidth( 4 ))
low_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(Loop_VITIS_LOOP_184_2_proc_U0_low_r_address0),
    .i_ce0(Loop_VITIS_LOOP_184_2_proc_U0_low_r_ce0),
    .i_we0(Loop_VITIS_LOOP_184_2_proc_U0_low_r_we0),
    .i_d0(Loop_VITIS_LOOP_184_2_proc_U0_low_r_d0),
    .i_q0(low_i_q0),
    .i_address1(4'd0),
    .i_ce1(1'b0),
    .i_q1(low_i_q1),
    .t_address0(colorthresholding_9_0_3_2160_3840_1_U0_low_thresh_address0),
    .t_ce0(colorthresholding_9_0_3_2160_3840_1_U0_low_thresh_ce0),
    .t_we0(1'b0),
    .t_d0(8'd0),
    .t_q0(low_t_q0),
    .t_address1(colorthresholding_9_0_3_2160_3840_1_U0_low_thresh_address1),
    .t_ce1(colorthresholding_9_0_3_2160_3840_1_U0_low_thresh_ce1),
    .t_q1(low_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(low_i_full_n),
    .i_write(ap_channel_done_low),
    .t_empty_n(low_t_empty_n),
    .t_read(colorthresholding_9_0_3_2160_3840_1_U0_ap_ready)
);

colordetect_accel_low #(
    .DataWidth( 8 ),
    .AddressRange( 9 ),
    .AddressWidth( 4 ))
high_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(Loop_VITIS_LOOP_184_2_proc_U0_high_r_address0),
    .i_ce0(Loop_VITIS_LOOP_184_2_proc_U0_high_r_ce0),
    .i_we0(Loop_VITIS_LOOP_184_2_proc_U0_high_r_we0),
    .i_d0(Loop_VITIS_LOOP_184_2_proc_U0_high_r_d0),
    .i_q0(high_i_q0),
    .i_address1(4'd0),
    .i_ce1(1'b0),
    .i_q1(high_i_q1),
    .t_address0(colorthresholding_9_0_3_2160_3840_1_U0_high_thresh_address0),
    .t_ce0(colorthresholding_9_0_3_2160_3840_1_U0_high_thresh_ce0),
    .t_we0(1'b0),
    .t_d0(8'd0),
    .t_q0(high_t_q0),
    .t_address1(colorthresholding_9_0_3_2160_3840_1_U0_high_thresh_address1),
    .t_ce1(colorthresholding_9_0_3_2160_3840_1_U0_high_thresh_ce1),
    .t_q1(high_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(high_i_full_n),
    .i_write(ap_channel_done_high),
    .t_empty_n(high_t_empty_n),
    .t_read(colorthresholding_9_0_3_2160_3840_1_U0_ap_ready)
);

colordetect_accel_low_t #(
    .DataWidth( 8 ),
    .AddressRange( 9 ),
    .AddressWidth( 4 ))
low_t_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(Loop_VITIS_LOOP_184_2_proc_U0_low_t_address0),
    .i_ce0(Loop_VITIS_LOOP_184_2_proc_U0_low_t_ce0),
    .i_we0(Loop_VITIS_LOOP_184_2_proc_U0_low_t_we0),
    .i_d0(Loop_VITIS_LOOP_184_2_proc_U0_low_t_d0),
    .i_q0(low_t_i_q0),
    .t_address0(Block_split5_proc_U0_low_t_address0),
    .t_ce0(Block_split5_proc_U0_low_t_ce0),
    .t_we0(1'b0),
    .t_d0(8'd0),
    .t_q0(low_t_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(low_t_i_full_n),
    .i_write(ap_channel_done_low_t),
    .t_empty_n(low_t_t_empty_n),
    .t_read(Block_split5_proc_U0_ap_ready)
);

colordetect_accel_low_t #(
    .DataWidth( 8 ),
    .AddressRange( 9 ),
    .AddressWidth( 4 ))
high_t_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(Loop_VITIS_LOOP_184_2_proc_U0_high_t_address0),
    .i_ce0(Loop_VITIS_LOOP_184_2_proc_U0_high_t_ce0),
    .i_we0(Loop_VITIS_LOOP_184_2_proc_U0_high_t_we0),
    .i_d0(Loop_VITIS_LOOP_184_2_proc_U0_high_t_d0),
    .i_q0(high_t_i_q0),
    .t_address0(Block_split5_proc_U0_high_t_address0),
    .t_ce0(Block_split5_proc_U0_high_t_ce0),
    .t_we0(1'b0),
    .t_d0(8'd0),
    .t_q0(high_t_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(high_t_i_full_n),
    .i_write(ap_channel_done_high_t),
    .t_empty_n(high_t_t_empty_n),
    .t_read(Block_split5_proc_U0_ap_ready)
);

colordetect_accel_colordetect_accel_entry31 colordetect_accel_entry31_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(colordetect_accel_entry31_U0_ap_start),
    .start_full_n(start_for_Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit2_proc_U0_full_n),
    .ap_done(colordetect_accel_entry31_U0_ap_done),
    .ap_continue(colordetect_accel_entry31_U0_ap_continue),
    .ap_idle(colordetect_accel_entry31_U0_ap_idle),
    .ap_ready(colordetect_accel_entry31_U0_ap_ready),
    .start_out(colordetect_accel_entry31_U0_start_out),
    .start_write(colordetect_accel_entry31_U0_start_write),
    .low_thresh(low_thresh),
    .high_thresh(high_thresh),
    .rows(rows),
    .cols(cols),
    .t1(t1),
    .low_thresh_out_din(colordetect_accel_entry31_U0_low_thresh_out_din),
    .low_thresh_out_full_n(low_thresh_c_full_n),
    .low_thresh_out_write(colordetect_accel_entry31_U0_low_thresh_out_write),
    .high_thresh_out_din(colordetect_accel_entry31_U0_high_thresh_out_din),
    .high_thresh_out_full_n(high_thresh_c_full_n),
    .high_thresh_out_write(colordetect_accel_entry31_U0_high_thresh_out_write),
    .rows_out_din(colordetect_accel_entry31_U0_rows_out_din),
    .rows_out_full_n(rows_c_full_n),
    .rows_out_write(colordetect_accel_entry31_U0_rows_out_write),
    .cols_out_din(colordetect_accel_entry31_U0_cols_out_din),
    .cols_out_full_n(cols_c_full_n),
    .cols_out_write(colordetect_accel_entry31_U0_cols_out_write),
    .t1_out_din(colordetect_accel_entry31_U0_t1_out_din),
    .t1_out_full_n(t1_c_full_n),
    .t1_out_write(colordetect_accel_entry31_U0_t1_out_write)
);

colordetect_accel_Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit2_proc Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit2_proc_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit2_proc_U0_ap_start),
    .start_full_n(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit2_proc_U0_start_full_n),
    .ap_done(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit2_proc_U0_ap_done),
    .ap_continue(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit2_proc_U0_ap_continue),
    .ap_idle(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit2_proc_U0_ap_idle),
    .ap_ready(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit2_proc_U0_ap_ready),
    .start_out(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit2_proc_U0_start_out),
    .start_write(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit2_proc_U0_start_write),
    .rows_dout(rows_c_dout),
    .rows_empty_n(rows_c_empty_n),
    .rows_read(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit2_proc_U0_rows_read),
    .cols_dout(cols_c_dout),
    .cols_empty_n(cols_c_empty_n),
    .cols_read(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit2_proc_U0_cols_read),
    .imgInput_rows_out_din(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit2_proc_U0_imgInput_rows_out_din),
    .imgInput_rows_out_full_n(imgInput_rows_c_full_n),
    .imgInput_rows_out_write(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit2_proc_U0_imgInput_rows_out_write),
    .imgInput_cols_out_din(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit2_proc_U0_imgInput_cols_out_din),
    .imgInput_cols_out_full_n(imgInput_cols_c_full_n),
    .imgInput_cols_out_write(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit2_proc_U0_imgInput_cols_out_write),
    .rgb2hsv_rows_out_din(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit2_proc_U0_rgb2hsv_rows_out_din),
    .rgb2hsv_rows_out_full_n(rgb2hsv_rows_c_full_n),
    .rgb2hsv_rows_out_write(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit2_proc_U0_rgb2hsv_rows_out_write),
    .rgb2hsv_cols_out_din(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit2_proc_U0_rgb2hsv_cols_out_din),
    .rgb2hsv_cols_out_full_n(rgb2hsv_cols_c_full_n),
    .rgb2hsv_cols_out_write(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit2_proc_U0_rgb2hsv_cols_out_write),
    .imgHelper1_rows_out_din(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit2_proc_U0_imgHelper1_rows_out_din),
    .imgHelper1_rows_out_full_n(imgHelper1_rows_c_full_n),
    .imgHelper1_rows_out_write(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit2_proc_U0_imgHelper1_rows_out_write),
    .imgHelper1_cols_out_din(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit2_proc_U0_imgHelper1_cols_out_din),
    .imgHelper1_cols_out_full_n(imgHelper1_cols_c_full_n),
    .imgHelper1_cols_out_write(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit2_proc_U0_imgHelper1_cols_out_write),
    .imgHelper2_rows_out_din(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit2_proc_U0_imgHelper2_rows_out_din),
    .imgHelper2_rows_out_full_n(imgHelper2_rows_c_full_n),
    .imgHelper2_rows_out_write(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit2_proc_U0_imgHelper2_rows_out_write),
    .imgHelper2_cols_out_din(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit2_proc_U0_imgHelper2_cols_out_din),
    .imgHelper2_cols_out_full_n(imgHelper2_cols_c_full_n),
    .imgHelper2_cols_out_write(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit2_proc_U0_imgHelper2_cols_out_write),
    .imgHelper3_rows_out_din(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit2_proc_U0_imgHelper3_rows_out_din),
    .imgHelper3_rows_out_full_n(imgHelper3_rows_c_full_n),
    .imgHelper3_rows_out_write(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit2_proc_U0_imgHelper3_rows_out_write),
    .imgHelper3_cols_out_din(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit2_proc_U0_imgHelper3_cols_out_din),
    .imgHelper3_cols_out_full_n(imgHelper3_cols_c_full_n),
    .imgHelper3_cols_out_write(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit2_proc_U0_imgHelper3_cols_out_write),
    .imgHelper4_rows_out_din(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit2_proc_U0_imgHelper4_rows_out_din),
    .imgHelper4_rows_out_full_n(imgHelper4_rows_c_full_n),
    .imgHelper4_rows_out_write(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit2_proc_U0_imgHelper4_rows_out_write),
    .imgHelper4_cols_out_din(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit2_proc_U0_imgHelper4_cols_out_din),
    .imgHelper4_cols_out_full_n(imgHelper4_cols_c_full_n),
    .imgHelper4_cols_out_write(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit2_proc_U0_imgHelper4_cols_out_write),
    .imgOutput_rows_out_din(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit2_proc_U0_imgOutput_rows_out_din),
    .imgOutput_rows_out_full_n(imgOutput_rows_c_full_n),
    .imgOutput_rows_out_write(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit2_proc_U0_imgOutput_rows_out_write),
    .imgOutput_cols_out_din(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit2_proc_U0_imgOutput_cols_out_din),
    .imgOutput_cols_out_full_n(imgOutput_cols_c_full_n),
    .imgOutput_cols_out_write(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit2_proc_U0_imgOutput_cols_out_write)
);

colordetect_accel_Loop_VITIS_LOOP_184_2_proc Loop_VITIS_LOOP_184_2_proc_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Loop_VITIS_LOOP_184_2_proc_U0_ap_start),
    .ap_done(Loop_VITIS_LOOP_184_2_proc_U0_ap_done),
    .ap_continue(Loop_VITIS_LOOP_184_2_proc_U0_ap_continue),
    .ap_idle(Loop_VITIS_LOOP_184_2_proc_U0_ap_idle),
    .ap_ready(Loop_VITIS_LOOP_184_2_proc_U0_ap_ready),
    .low_thresh_dout(low_thresh_c_dout),
    .low_thresh_empty_n(low_thresh_c_empty_n),
    .low_thresh_read(Loop_VITIS_LOOP_184_2_proc_U0_low_thresh_read),
    .m_axi_gmem0_AWVALID(Loop_VITIS_LOOP_184_2_proc_U0_m_axi_gmem0_AWVALID),
    .m_axi_gmem0_AWREADY(1'b0),
    .m_axi_gmem0_AWADDR(Loop_VITIS_LOOP_184_2_proc_U0_m_axi_gmem0_AWADDR),
    .m_axi_gmem0_AWID(Loop_VITIS_LOOP_184_2_proc_U0_m_axi_gmem0_AWID),
    .m_axi_gmem0_AWLEN(Loop_VITIS_LOOP_184_2_proc_U0_m_axi_gmem0_AWLEN),
    .m_axi_gmem0_AWSIZE(Loop_VITIS_LOOP_184_2_proc_U0_m_axi_gmem0_AWSIZE),
    .m_axi_gmem0_AWBURST(Loop_VITIS_LOOP_184_2_proc_U0_m_axi_gmem0_AWBURST),
    .m_axi_gmem0_AWLOCK(Loop_VITIS_LOOP_184_2_proc_U0_m_axi_gmem0_AWLOCK),
    .m_axi_gmem0_AWCACHE(Loop_VITIS_LOOP_184_2_proc_U0_m_axi_gmem0_AWCACHE),
    .m_axi_gmem0_AWPROT(Loop_VITIS_LOOP_184_2_proc_U0_m_axi_gmem0_AWPROT),
    .m_axi_gmem0_AWQOS(Loop_VITIS_LOOP_184_2_proc_U0_m_axi_gmem0_AWQOS),
    .m_axi_gmem0_AWREGION(Loop_VITIS_LOOP_184_2_proc_U0_m_axi_gmem0_AWREGION),
    .m_axi_gmem0_AWUSER(Loop_VITIS_LOOP_184_2_proc_U0_m_axi_gmem0_AWUSER),
    .m_axi_gmem0_WVALID(Loop_VITIS_LOOP_184_2_proc_U0_m_axi_gmem0_WVALID),
    .m_axi_gmem0_WREADY(1'b0),
    .m_axi_gmem0_WDATA(Loop_VITIS_LOOP_184_2_proc_U0_m_axi_gmem0_WDATA),
    .m_axi_gmem0_WSTRB(Loop_VITIS_LOOP_184_2_proc_U0_m_axi_gmem0_WSTRB),
    .m_axi_gmem0_WLAST(Loop_VITIS_LOOP_184_2_proc_U0_m_axi_gmem0_WLAST),
    .m_axi_gmem0_WID(Loop_VITIS_LOOP_184_2_proc_U0_m_axi_gmem0_WID),
    .m_axi_gmem0_WUSER(Loop_VITIS_LOOP_184_2_proc_U0_m_axi_gmem0_WUSER),
    .m_axi_gmem0_ARVALID(Loop_VITIS_LOOP_184_2_proc_U0_m_axi_gmem0_ARVALID),
    .m_axi_gmem0_ARREADY(gmem0_ARREADY),
    .m_axi_gmem0_ARADDR(Loop_VITIS_LOOP_184_2_proc_U0_m_axi_gmem0_ARADDR),
    .m_axi_gmem0_ARID(Loop_VITIS_LOOP_184_2_proc_U0_m_axi_gmem0_ARID),
    .m_axi_gmem0_ARLEN(Loop_VITIS_LOOP_184_2_proc_U0_m_axi_gmem0_ARLEN),
    .m_axi_gmem0_ARSIZE(Loop_VITIS_LOOP_184_2_proc_U0_m_axi_gmem0_ARSIZE),
    .m_axi_gmem0_ARBURST(Loop_VITIS_LOOP_184_2_proc_U0_m_axi_gmem0_ARBURST),
    .m_axi_gmem0_ARLOCK(Loop_VITIS_LOOP_184_2_proc_U0_m_axi_gmem0_ARLOCK),
    .m_axi_gmem0_ARCACHE(Loop_VITIS_LOOP_184_2_proc_U0_m_axi_gmem0_ARCACHE),
    .m_axi_gmem0_ARPROT(Loop_VITIS_LOOP_184_2_proc_U0_m_axi_gmem0_ARPROT),
    .m_axi_gmem0_ARQOS(Loop_VITIS_LOOP_184_2_proc_U0_m_axi_gmem0_ARQOS),
    .m_axi_gmem0_ARREGION(Loop_VITIS_LOOP_184_2_proc_U0_m_axi_gmem0_ARREGION),
    .m_axi_gmem0_ARUSER(Loop_VITIS_LOOP_184_2_proc_U0_m_axi_gmem0_ARUSER),
    .m_axi_gmem0_RVALID(gmem0_RVALID),
    .m_axi_gmem0_RREADY(Loop_VITIS_LOOP_184_2_proc_U0_m_axi_gmem0_RREADY),
    .m_axi_gmem0_RDATA(gmem0_RDATA),
    .m_axi_gmem0_RLAST(gmem0_RLAST),
    .m_axi_gmem0_RID(gmem0_RID),
    .m_axi_gmem0_RUSER(gmem0_RUSER),
    .m_axi_gmem0_RRESP(gmem0_RRESP),
    .m_axi_gmem0_BVALID(1'b0),
    .m_axi_gmem0_BREADY(Loop_VITIS_LOOP_184_2_proc_U0_m_axi_gmem0_BREADY),
    .m_axi_gmem0_BRESP(2'd0),
    .m_axi_gmem0_BID(1'd0),
    .m_axi_gmem0_BUSER(1'd0),
    .low_r_address0(Loop_VITIS_LOOP_184_2_proc_U0_low_r_address0),
    .low_r_ce0(Loop_VITIS_LOOP_184_2_proc_U0_low_r_ce0),
    .low_r_we0(Loop_VITIS_LOOP_184_2_proc_U0_low_r_we0),
    .low_r_d0(Loop_VITIS_LOOP_184_2_proc_U0_low_r_d0),
    .low_t_address0(Loop_VITIS_LOOP_184_2_proc_U0_low_t_address0),
    .low_t_ce0(Loop_VITIS_LOOP_184_2_proc_U0_low_t_ce0),
    .low_t_we0(Loop_VITIS_LOOP_184_2_proc_U0_low_t_we0),
    .low_t_d0(Loop_VITIS_LOOP_184_2_proc_U0_low_t_d0),
    .high_thresh_dout(high_thresh_c_dout),
    .high_thresh_empty_n(high_thresh_c_empty_n),
    .high_thresh_read(Loop_VITIS_LOOP_184_2_proc_U0_high_thresh_read),
    .m_axi_gmem1_AWVALID(Loop_VITIS_LOOP_184_2_proc_U0_m_axi_gmem1_AWVALID),
    .m_axi_gmem1_AWREADY(1'b0),
    .m_axi_gmem1_AWADDR(Loop_VITIS_LOOP_184_2_proc_U0_m_axi_gmem1_AWADDR),
    .m_axi_gmem1_AWID(Loop_VITIS_LOOP_184_2_proc_U0_m_axi_gmem1_AWID),
    .m_axi_gmem1_AWLEN(Loop_VITIS_LOOP_184_2_proc_U0_m_axi_gmem1_AWLEN),
    .m_axi_gmem1_AWSIZE(Loop_VITIS_LOOP_184_2_proc_U0_m_axi_gmem1_AWSIZE),
    .m_axi_gmem1_AWBURST(Loop_VITIS_LOOP_184_2_proc_U0_m_axi_gmem1_AWBURST),
    .m_axi_gmem1_AWLOCK(Loop_VITIS_LOOP_184_2_proc_U0_m_axi_gmem1_AWLOCK),
    .m_axi_gmem1_AWCACHE(Loop_VITIS_LOOP_184_2_proc_U0_m_axi_gmem1_AWCACHE),
    .m_axi_gmem1_AWPROT(Loop_VITIS_LOOP_184_2_proc_U0_m_axi_gmem1_AWPROT),
    .m_axi_gmem1_AWQOS(Loop_VITIS_LOOP_184_2_proc_U0_m_axi_gmem1_AWQOS),
    .m_axi_gmem1_AWREGION(Loop_VITIS_LOOP_184_2_proc_U0_m_axi_gmem1_AWREGION),
    .m_axi_gmem1_AWUSER(Loop_VITIS_LOOP_184_2_proc_U0_m_axi_gmem1_AWUSER),
    .m_axi_gmem1_WVALID(Loop_VITIS_LOOP_184_2_proc_U0_m_axi_gmem1_WVALID),
    .m_axi_gmem1_WREADY(1'b0),
    .m_axi_gmem1_WDATA(Loop_VITIS_LOOP_184_2_proc_U0_m_axi_gmem1_WDATA),
    .m_axi_gmem1_WSTRB(Loop_VITIS_LOOP_184_2_proc_U0_m_axi_gmem1_WSTRB),
    .m_axi_gmem1_WLAST(Loop_VITIS_LOOP_184_2_proc_U0_m_axi_gmem1_WLAST),
    .m_axi_gmem1_WID(Loop_VITIS_LOOP_184_2_proc_U0_m_axi_gmem1_WID),
    .m_axi_gmem1_WUSER(Loop_VITIS_LOOP_184_2_proc_U0_m_axi_gmem1_WUSER),
    .m_axi_gmem1_ARVALID(Loop_VITIS_LOOP_184_2_proc_U0_m_axi_gmem1_ARVALID),
    .m_axi_gmem1_ARREADY(gmem1_ARREADY),
    .m_axi_gmem1_ARADDR(Loop_VITIS_LOOP_184_2_proc_U0_m_axi_gmem1_ARADDR),
    .m_axi_gmem1_ARID(Loop_VITIS_LOOP_184_2_proc_U0_m_axi_gmem1_ARID),
    .m_axi_gmem1_ARLEN(Loop_VITIS_LOOP_184_2_proc_U0_m_axi_gmem1_ARLEN),
    .m_axi_gmem1_ARSIZE(Loop_VITIS_LOOP_184_2_proc_U0_m_axi_gmem1_ARSIZE),
    .m_axi_gmem1_ARBURST(Loop_VITIS_LOOP_184_2_proc_U0_m_axi_gmem1_ARBURST),
    .m_axi_gmem1_ARLOCK(Loop_VITIS_LOOP_184_2_proc_U0_m_axi_gmem1_ARLOCK),
    .m_axi_gmem1_ARCACHE(Loop_VITIS_LOOP_184_2_proc_U0_m_axi_gmem1_ARCACHE),
    .m_axi_gmem1_ARPROT(Loop_VITIS_LOOP_184_2_proc_U0_m_axi_gmem1_ARPROT),
    .m_axi_gmem1_ARQOS(Loop_VITIS_LOOP_184_2_proc_U0_m_axi_gmem1_ARQOS),
    .m_axi_gmem1_ARREGION(Loop_VITIS_LOOP_184_2_proc_U0_m_axi_gmem1_ARREGION),
    .m_axi_gmem1_ARUSER(Loop_VITIS_LOOP_184_2_proc_U0_m_axi_gmem1_ARUSER),
    .m_axi_gmem1_RVALID(gmem1_RVALID),
    .m_axi_gmem1_RREADY(Loop_VITIS_LOOP_184_2_proc_U0_m_axi_gmem1_RREADY),
    .m_axi_gmem1_RDATA(gmem1_RDATA),
    .m_axi_gmem1_RLAST(gmem1_RLAST),
    .m_axi_gmem1_RID(gmem1_RID),
    .m_axi_gmem1_RUSER(gmem1_RUSER),
    .m_axi_gmem1_RRESP(gmem1_RRESP),
    .m_axi_gmem1_BVALID(1'b0),
    .m_axi_gmem1_BREADY(Loop_VITIS_LOOP_184_2_proc_U0_m_axi_gmem1_BREADY),
    .m_axi_gmem1_BRESP(2'd0),
    .m_axi_gmem1_BID(1'd0),
    .m_axi_gmem1_BUSER(1'd0),
    .high_r_address0(Loop_VITIS_LOOP_184_2_proc_U0_high_r_address0),
    .high_r_ce0(Loop_VITIS_LOOP_184_2_proc_U0_high_r_ce0),
    .high_r_we0(Loop_VITIS_LOOP_184_2_proc_U0_high_r_we0),
    .high_r_d0(Loop_VITIS_LOOP_184_2_proc_U0_high_r_d0),
    .high_t_address0(Loop_VITIS_LOOP_184_2_proc_U0_high_t_address0),
    .high_t_ce0(Loop_VITIS_LOOP_184_2_proc_U0_high_t_ce0),
    .high_t_we0(Loop_VITIS_LOOP_184_2_proc_U0_high_t_we0),
    .high_t_d0(Loop_VITIS_LOOP_184_2_proc_U0_high_t_d0)
);

colordetect_accel_axis2xfMat_24_9_2160_3840_1_s axis2xfMat_24_9_2160_3840_1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(axis2xfMat_24_9_2160_3840_1_U0_ap_start),
    .start_full_n(start_for_bgr2hsv_9_2160_3840_1_U0_full_n),
    .ap_done(axis2xfMat_24_9_2160_3840_1_U0_ap_done),
    .ap_continue(axis2xfMat_24_9_2160_3840_1_U0_ap_continue),
    .ap_idle(axis2xfMat_24_9_2160_3840_1_U0_ap_idle),
    .ap_ready(axis2xfMat_24_9_2160_3840_1_U0_ap_ready),
    .start_out(axis2xfMat_24_9_2160_3840_1_U0_start_out),
    .start_write(axis2xfMat_24_9_2160_3840_1_U0_start_write),
    .imgInput_499_din(axis2xfMat_24_9_2160_3840_1_U0_imgInput_499_din),
    .imgInput_499_full_n(imgInput_data_full_n),
    .imgInput_499_write(axis2xfMat_24_9_2160_3840_1_U0_imgInput_499_write),
    .src_TDATA(src_TDATA),
    .src_TVALID(src_TVALID),
    .src_TREADY(axis2xfMat_24_9_2160_3840_1_U0_src_TREADY),
    .src_TKEEP(src_TKEEP),
    .src_TSTRB(src_TSTRB),
    .src_TUSER(src_TUSER),
    .src_TLAST(src_TLAST),
    .src_TID(src_TID),
    .src_TDEST(src_TDEST),
    .img_rows_dout(imgInput_rows_c_dout),
    .img_rows_empty_n(imgInput_rows_c_empty_n),
    .img_rows_read(axis2xfMat_24_9_2160_3840_1_U0_img_rows_read),
    .img_cols_dout(imgInput_cols_c_dout),
    .img_cols_empty_n(imgInput_cols_c_empty_n),
    .img_cols_read(axis2xfMat_24_9_2160_3840_1_U0_img_cols_read),
    .img_rows_out_din(axis2xfMat_24_9_2160_3840_1_U0_img_rows_out_din),
    .img_rows_out_full_n(imgInput_rows_c22_full_n),
    .img_rows_out_write(axis2xfMat_24_9_2160_3840_1_U0_img_rows_out_write),
    .img_cols_out_din(axis2xfMat_24_9_2160_3840_1_U0_img_cols_out_din),
    .img_cols_out_full_n(imgInput_cols_c23_full_n),
    .img_cols_out_write(axis2xfMat_24_9_2160_3840_1_U0_img_cols_out_write)
);

colordetect_accel_bgr2hsv_9_2160_3840_1_s bgr2hsv_9_2160_3840_1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(bgr2hsv_9_2160_3840_1_U0_ap_start),
    .ap_done(bgr2hsv_9_2160_3840_1_U0_ap_done),
    .ap_continue(bgr2hsv_9_2160_3840_1_U0_ap_continue),
    .ap_idle(bgr2hsv_9_2160_3840_1_U0_ap_idle),
    .ap_ready(bgr2hsv_9_2160_3840_1_U0_ap_ready),
    .imgInput_499_dout(imgInput_data_dout),
    .imgInput_499_empty_n(imgInput_data_empty_n),
    .imgInput_499_read(bgr2hsv_9_2160_3840_1_U0_imgInput_499_read),
    .rgb2hsv_4100_din(bgr2hsv_9_2160_3840_1_U0_rgb2hsv_4100_din),
    .rgb2hsv_4100_full_n(rgb2hsv_data_full_n),
    .rgb2hsv_4100_write(bgr2hsv_9_2160_3840_1_U0_rgb2hsv_4100_write),
    .p_src_mat_rows_dout(imgInput_rows_c22_dout),
    .p_src_mat_rows_empty_n(imgInput_rows_c22_empty_n),
    .p_src_mat_rows_read(bgr2hsv_9_2160_3840_1_U0_p_src_mat_rows_read),
    .p_src_mat_cols_dout(imgInput_cols_c23_dout),
    .p_src_mat_cols_empty_n(imgInput_cols_c23_empty_n),
    .p_src_mat_cols_read(bgr2hsv_9_2160_3840_1_U0_p_src_mat_cols_read)
);

colordetect_accel_colorthresholding_9_0_3_2160_3840_1_s colorthresholding_9_0_3_2160_3840_1_U0(
    .rgb2hsv_4100_dout(rgb2hsv_data_dout),
    .rgb2hsv_4100_empty_n(rgb2hsv_data_empty_n),
    .rgb2hsv_4100_read(colorthresholding_9_0_3_2160_3840_1_U0_rgb2hsv_4100_read),
    .imgHelper1_4101_din(colorthresholding_9_0_3_2160_3840_1_U0_imgHelper1_4101_din),
    .imgHelper1_4101_full_n(imgHelper1_data_full_n),
    .imgHelper1_4101_write(colorthresholding_9_0_3_2160_3840_1_U0_imgHelper1_4101_write),
    .p_src_mat_rows_dout(rgb2hsv_rows_c_dout),
    .p_src_mat_rows_empty_n(rgb2hsv_rows_c_empty_n),
    .p_src_mat_rows_read(colorthresholding_9_0_3_2160_3840_1_U0_p_src_mat_rows_read),
    .p_src_mat_cols_dout(rgb2hsv_cols_c_dout),
    .p_src_mat_cols_empty_n(rgb2hsv_cols_c_empty_n),
    .p_src_mat_cols_read(colorthresholding_9_0_3_2160_3840_1_U0_p_src_mat_cols_read),
    .low_thresh_address0(colorthresholding_9_0_3_2160_3840_1_U0_low_thresh_address0),
    .low_thresh_ce0(colorthresholding_9_0_3_2160_3840_1_U0_low_thresh_ce0),
    .low_thresh_d0(colorthresholding_9_0_3_2160_3840_1_U0_low_thresh_d0),
    .low_thresh_q0(low_t_q0),
    .low_thresh_we0(colorthresholding_9_0_3_2160_3840_1_U0_low_thresh_we0),
    .low_thresh_address1(colorthresholding_9_0_3_2160_3840_1_U0_low_thresh_address1),
    .low_thresh_ce1(colorthresholding_9_0_3_2160_3840_1_U0_low_thresh_ce1),
    .low_thresh_d1(colorthresholding_9_0_3_2160_3840_1_U0_low_thresh_d1),
    .low_thresh_q1(low_t_q1),
    .low_thresh_we1(colorthresholding_9_0_3_2160_3840_1_U0_low_thresh_we1),
    .high_thresh_address0(colorthresholding_9_0_3_2160_3840_1_U0_high_thresh_address0),
    .high_thresh_ce0(colorthresholding_9_0_3_2160_3840_1_U0_high_thresh_ce0),
    .high_thresh_d0(colorthresholding_9_0_3_2160_3840_1_U0_high_thresh_d0),
    .high_thresh_q0(high_t_q0),
    .high_thresh_we0(colorthresholding_9_0_3_2160_3840_1_U0_high_thresh_we0),
    .high_thresh_address1(colorthresholding_9_0_3_2160_3840_1_U0_high_thresh_address1),
    .high_thresh_ce1(colorthresholding_9_0_3_2160_3840_1_U0_high_thresh_ce1),
    .high_thresh_d1(colorthresholding_9_0_3_2160_3840_1_U0_high_thresh_d1),
    .high_thresh_q1(high_t_q1),
    .high_thresh_we1(colorthresholding_9_0_3_2160_3840_1_U0_high_thresh_we1),
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(colorthresholding_9_0_3_2160_3840_1_U0_ap_start),
    .low_thresh_empty_n(1'b0),
    .low_thresh_read(colorthresholding_9_0_3_2160_3840_1_U0_low_thresh_read),
    .high_thresh_empty_n(1'b0),
    .high_thresh_read(colorthresholding_9_0_3_2160_3840_1_U0_high_thresh_read),
    .ap_done(colorthresholding_9_0_3_2160_3840_1_U0_ap_done),
    .ap_ready(colorthresholding_9_0_3_2160_3840_1_U0_ap_ready),
    .ap_idle(colorthresholding_9_0_3_2160_3840_1_U0_ap_idle),
    .ap_continue(colorthresholding_9_0_3_2160_3840_1_U0_ap_continue)
);

colordetect_accel_Block_split5_proc Block_split5_proc_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Block_split5_proc_U0_ap_start),
    .ap_done(Block_split5_proc_U0_ap_done),
    .ap_continue(Block_split5_proc_U0_ap_continue),
    .ap_idle(Block_split5_proc_U0_ap_idle),
    .ap_ready(Block_split5_proc_U0_ap_ready),
    .t1_dout(t1_c_dout),
    .t1_empty_n(t1_c_empty_n),
    .t1_read(Block_split5_proc_U0_t1_read),
    .low_t_address0(Block_split5_proc_U0_low_t_address0),
    .low_t_ce0(Block_split5_proc_U0_low_t_ce0),
    .low_t_q0(low_t_t_q0),
    .high_t_address0(Block_split5_proc_U0_high_t_address0),
    .high_t_ce0(Block_split5_proc_U0_high_t_ce0),
    .high_t_q0(high_t_t_q0),
    .t2(Block_split5_proc_U0_t2),
    .t2_ap_vld(Block_split5_proc_U0_t2_ap_vld)
);

colordetect_accel_erode_0_0_2160_3840_0_3_3_1_1_25 erode_0_0_2160_3840_0_3_3_1_1_25_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(erode_0_0_2160_3840_0_3_3_1_1_25_U0_ap_start),
    .ap_done(erode_0_0_2160_3840_0_3_3_1_1_25_U0_ap_done),
    .ap_continue(erode_0_0_2160_3840_0_3_3_1_1_25_U0_ap_continue),
    .ap_idle(erode_0_0_2160_3840_0_3_3_1_1_25_U0_ap_idle),
    .ap_ready(erode_0_0_2160_3840_0_3_3_1_1_25_U0_ap_ready),
    .imgHelper1_4101_dout(imgHelper1_data_dout),
    .imgHelper1_4101_empty_n(imgHelper1_data_empty_n),
    .imgHelper1_4101_read(erode_0_0_2160_3840_0_3_3_1_1_25_U0_imgHelper1_4101_read),
    .imgHelper2_4102_din(erode_0_0_2160_3840_0_3_3_1_1_25_U0_imgHelper2_4102_din),
    .imgHelper2_4102_full_n(imgHelper2_data_full_n),
    .imgHelper2_4102_write(erode_0_0_2160_3840_0_3_3_1_1_25_U0_imgHelper2_4102_write),
    .p_src_rows_dout(imgHelper1_rows_c_dout),
    .p_src_rows_empty_n(imgHelper1_rows_c_empty_n),
    .p_src_rows_read(erode_0_0_2160_3840_0_3_3_1_1_25_U0_p_src_rows_read),
    .p_src_cols_dout(imgHelper1_cols_c_dout),
    .p_src_cols_empty_n(imgHelper1_cols_c_empty_n),
    .p_src_cols_read(erode_0_0_2160_3840_0_3_3_1_1_25_U0_p_src_cols_read)
);

colordetect_accel_dilate_0_0_2160_3840_0_3_3_1_1_26 dilate_0_0_2160_3840_0_3_3_1_1_26_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(dilate_0_0_2160_3840_0_3_3_1_1_26_U0_ap_start),
    .ap_done(dilate_0_0_2160_3840_0_3_3_1_1_26_U0_ap_done),
    .ap_continue(dilate_0_0_2160_3840_0_3_3_1_1_26_U0_ap_continue),
    .ap_idle(dilate_0_0_2160_3840_0_3_3_1_1_26_U0_ap_idle),
    .ap_ready(dilate_0_0_2160_3840_0_3_3_1_1_26_U0_ap_ready),
    .imgHelper2_4102_dout(imgHelper2_data_dout),
    .imgHelper2_4102_empty_n(imgHelper2_data_empty_n),
    .imgHelper2_4102_read(dilate_0_0_2160_3840_0_3_3_1_1_26_U0_imgHelper2_4102_read),
    .imgHelper3_4103_din(dilate_0_0_2160_3840_0_3_3_1_1_26_U0_imgHelper3_4103_din),
    .imgHelper3_4103_full_n(imgHelper3_data_full_n),
    .imgHelper3_4103_write(dilate_0_0_2160_3840_0_3_3_1_1_26_U0_imgHelper3_4103_write),
    .p_src_rows_dout(imgHelper2_rows_c_dout),
    .p_src_rows_empty_n(imgHelper2_rows_c_empty_n),
    .p_src_rows_read(dilate_0_0_2160_3840_0_3_3_1_1_26_U0_p_src_rows_read),
    .p_src_cols_dout(imgHelper2_cols_c_dout),
    .p_src_cols_empty_n(imgHelper2_cols_c_empty_n),
    .p_src_cols_read(dilate_0_0_2160_3840_0_3_3_1_1_26_U0_p_src_cols_read)
);

colordetect_accel_dilate_0_0_2160_3840_0_3_3_1_1_s dilate_0_0_2160_3840_0_3_3_1_1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(dilate_0_0_2160_3840_0_3_3_1_1_U0_ap_start),
    .ap_done(dilate_0_0_2160_3840_0_3_3_1_1_U0_ap_done),
    .ap_continue(dilate_0_0_2160_3840_0_3_3_1_1_U0_ap_continue),
    .ap_idle(dilate_0_0_2160_3840_0_3_3_1_1_U0_ap_idle),
    .ap_ready(dilate_0_0_2160_3840_0_3_3_1_1_U0_ap_ready),
    .imgHelper2_4102_dout(imgHelper3_data_dout),
    .imgHelper2_4102_empty_n(imgHelper3_data_empty_n),
    .imgHelper2_4102_read(dilate_0_0_2160_3840_0_3_3_1_1_U0_imgHelper2_4102_read),
    .imgHelper3_4103_din(dilate_0_0_2160_3840_0_3_3_1_1_U0_imgHelper3_4103_din),
    .imgHelper3_4103_full_n(imgHelper4_data_full_n),
    .imgHelper3_4103_write(dilate_0_0_2160_3840_0_3_3_1_1_U0_imgHelper3_4103_write),
    .p_src_rows_dout(imgHelper3_rows_c_dout),
    .p_src_rows_empty_n(imgHelper3_rows_c_empty_n),
    .p_src_rows_read(dilate_0_0_2160_3840_0_3_3_1_1_U0_p_src_rows_read),
    .p_src_cols_dout(imgHelper3_cols_c_dout),
    .p_src_cols_empty_n(imgHelper3_cols_c_empty_n),
    .p_src_cols_read(dilate_0_0_2160_3840_0_3_3_1_1_U0_p_src_cols_read)
);

colordetect_accel_erode_0_0_2160_3840_0_3_3_1_1_s erode_0_0_2160_3840_0_3_3_1_1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(erode_0_0_2160_3840_0_3_3_1_1_U0_ap_start),
    .ap_done(erode_0_0_2160_3840_0_3_3_1_1_U0_ap_done),
    .ap_continue(erode_0_0_2160_3840_0_3_3_1_1_U0_ap_continue),
    .ap_idle(erode_0_0_2160_3840_0_3_3_1_1_U0_ap_idle),
    .ap_ready(erode_0_0_2160_3840_0_3_3_1_1_U0_ap_ready),
    .imgHelper1_4101_dout(imgHelper4_data_dout),
    .imgHelper1_4101_empty_n(imgHelper4_data_empty_n),
    .imgHelper1_4101_read(erode_0_0_2160_3840_0_3_3_1_1_U0_imgHelper1_4101_read),
    .imgHelper2_4102_din(erode_0_0_2160_3840_0_3_3_1_1_U0_imgHelper2_4102_din),
    .imgHelper2_4102_full_n(imgOutput_data_full_n),
    .imgHelper2_4102_write(erode_0_0_2160_3840_0_3_3_1_1_U0_imgHelper2_4102_write),
    .p_src_rows_dout(imgHelper4_rows_c_dout),
    .p_src_rows_empty_n(imgHelper4_rows_c_empty_n),
    .p_src_rows_read(erode_0_0_2160_3840_0_3_3_1_1_U0_p_src_rows_read),
    .p_src_cols_dout(imgHelper4_cols_c_dout),
    .p_src_cols_empty_n(imgHelper4_cols_c_empty_n),
    .p_src_cols_read(erode_0_0_2160_3840_0_3_3_1_1_U0_p_src_cols_read)
);

colordetect_accel_xfMat2axis_24_0_2160_3840_1_s xfMat2axis_24_0_2160_3840_1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(xfMat2axis_24_0_2160_3840_1_U0_ap_start),
    .ap_done(xfMat2axis_24_0_2160_3840_1_U0_ap_done),
    .ap_continue(xfMat2axis_24_0_2160_3840_1_U0_ap_continue),
    .ap_idle(xfMat2axis_24_0_2160_3840_1_U0_ap_idle),
    .ap_ready(xfMat2axis_24_0_2160_3840_1_U0_ap_ready),
    .imgOutput_4105_dout(imgOutput_data_dout),
    .imgOutput_4105_empty_n(imgOutput_data_empty_n),
    .imgOutput_4105_read(xfMat2axis_24_0_2160_3840_1_U0_imgOutput_4105_read),
    .img_rows_dout(imgOutput_rows_c_dout),
    .img_rows_empty_n(imgOutput_rows_c_empty_n),
    .img_rows_read(xfMat2axis_24_0_2160_3840_1_U0_img_rows_read),
    .img_cols_dout(imgOutput_cols_c_dout),
    .img_cols_empty_n(imgOutput_cols_c_empty_n),
    .img_cols_read(xfMat2axis_24_0_2160_3840_1_U0_img_cols_read),
    .dst_TDATA(xfMat2axis_24_0_2160_3840_1_U0_dst_TDATA),
    .dst_TVALID(xfMat2axis_24_0_2160_3840_1_U0_dst_TVALID),
    .dst_TREADY(dst_TREADY),
    .dst_TKEEP(xfMat2axis_24_0_2160_3840_1_U0_dst_TKEEP),
    .dst_TSTRB(xfMat2axis_24_0_2160_3840_1_U0_dst_TSTRB),
    .dst_TUSER(xfMat2axis_24_0_2160_3840_1_U0_dst_TUSER),
    .dst_TLAST(xfMat2axis_24_0_2160_3840_1_U0_dst_TLAST),
    .dst_TID(xfMat2axis_24_0_2160_3840_1_U0_dst_TID),
    .dst_TDEST(xfMat2axis_24_0_2160_3840_1_U0_dst_TDEST)
);

colordetect_accel_fifo_w64_d2_S low_thresh_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(colordetect_accel_entry31_U0_low_thresh_out_din),
    .if_full_n(low_thresh_c_full_n),
    .if_write(colordetect_accel_entry31_U0_low_thresh_out_write),
    .if_dout(low_thresh_c_dout),
    .if_empty_n(low_thresh_c_empty_n),
    .if_read(Loop_VITIS_LOOP_184_2_proc_U0_low_thresh_read)
);

colordetect_accel_fifo_w64_d2_S high_thresh_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(colordetect_accel_entry31_U0_high_thresh_out_din),
    .if_full_n(high_thresh_c_full_n),
    .if_write(colordetect_accel_entry31_U0_high_thresh_out_write),
    .if_dout(high_thresh_c_dout),
    .if_empty_n(high_thresh_c_empty_n),
    .if_read(Loop_VITIS_LOOP_184_2_proc_U0_high_thresh_read)
);

colordetect_accel_fifo_w32_d2_S rows_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(colordetect_accel_entry31_U0_rows_out_din),
    .if_full_n(rows_c_full_n),
    .if_write(colordetect_accel_entry31_U0_rows_out_write),
    .if_dout(rows_c_dout),
    .if_empty_n(rows_c_empty_n),
    .if_read(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit2_proc_U0_rows_read)
);

colordetect_accel_fifo_w32_d2_S cols_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(colordetect_accel_entry31_U0_cols_out_din),
    .if_full_n(cols_c_full_n),
    .if_write(colordetect_accel_entry31_U0_cols_out_write),
    .if_dout(cols_c_dout),
    .if_empty_n(cols_c_empty_n),
    .if_read(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit2_proc_U0_cols_read)
);

colordetect_accel_fifo_w32_d3_S t1_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(colordetect_accel_entry31_U0_t1_out_din),
    .if_full_n(t1_c_full_n),
    .if_write(colordetect_accel_entry31_U0_t1_out_write),
    .if_dout(t1_c_dout),
    .if_empty_n(t1_c_empty_n),
    .if_read(Block_split5_proc_U0_t1_read)
);

colordetect_accel_fifo_w32_d2_S imgInput_rows_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit2_proc_U0_imgInput_rows_out_din),
    .if_full_n(imgInput_rows_c_full_n),
    .if_write(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit2_proc_U0_imgInput_rows_out_write),
    .if_dout(imgInput_rows_c_dout),
    .if_empty_n(imgInput_rows_c_empty_n),
    .if_read(axis2xfMat_24_9_2160_3840_1_U0_img_rows_read)
);

colordetect_accel_fifo_w32_d2_S imgInput_cols_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit2_proc_U0_imgInput_cols_out_din),
    .if_full_n(imgInput_cols_c_full_n),
    .if_write(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit2_proc_U0_imgInput_cols_out_write),
    .if_dout(imgInput_cols_c_dout),
    .if_empty_n(imgInput_cols_c_empty_n),
    .if_read(axis2xfMat_24_9_2160_3840_1_U0_img_cols_read)
);

colordetect_accel_fifo_w32_d4_S rgb2hsv_rows_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit2_proc_U0_rgb2hsv_rows_out_din),
    .if_full_n(rgb2hsv_rows_c_full_n),
    .if_write(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit2_proc_U0_rgb2hsv_rows_out_write),
    .if_dout(rgb2hsv_rows_c_dout),
    .if_empty_n(rgb2hsv_rows_c_empty_n),
    .if_read(colorthresholding_9_0_3_2160_3840_1_U0_p_src_mat_rows_read)
);

colordetect_accel_fifo_w32_d4_S rgb2hsv_cols_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit2_proc_U0_rgb2hsv_cols_out_din),
    .if_full_n(rgb2hsv_cols_c_full_n),
    .if_write(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit2_proc_U0_rgb2hsv_cols_out_write),
    .if_dout(rgb2hsv_cols_c_dout),
    .if_empty_n(rgb2hsv_cols_c_empty_n),
    .if_read(colorthresholding_9_0_3_2160_3840_1_U0_p_src_mat_cols_read)
);

colordetect_accel_fifo_w32_d5_S imgHelper1_rows_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit2_proc_U0_imgHelper1_rows_out_din),
    .if_full_n(imgHelper1_rows_c_full_n),
    .if_write(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit2_proc_U0_imgHelper1_rows_out_write),
    .if_dout(imgHelper1_rows_c_dout),
    .if_empty_n(imgHelper1_rows_c_empty_n),
    .if_read(erode_0_0_2160_3840_0_3_3_1_1_25_U0_p_src_rows_read)
);

colordetect_accel_fifo_w32_d5_S imgHelper1_cols_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit2_proc_U0_imgHelper1_cols_out_din),
    .if_full_n(imgHelper1_cols_c_full_n),
    .if_write(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit2_proc_U0_imgHelper1_cols_out_write),
    .if_dout(imgHelper1_cols_c_dout),
    .if_empty_n(imgHelper1_cols_c_empty_n),
    .if_read(erode_0_0_2160_3840_0_3_3_1_1_25_U0_p_src_cols_read)
);

colordetect_accel_fifo_w32_d6_S imgHelper2_rows_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit2_proc_U0_imgHelper2_rows_out_din),
    .if_full_n(imgHelper2_rows_c_full_n),
    .if_write(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit2_proc_U0_imgHelper2_rows_out_write),
    .if_dout(imgHelper2_rows_c_dout),
    .if_empty_n(imgHelper2_rows_c_empty_n),
    .if_read(dilate_0_0_2160_3840_0_3_3_1_1_26_U0_p_src_rows_read)
);

colordetect_accel_fifo_w32_d6_S imgHelper2_cols_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit2_proc_U0_imgHelper2_cols_out_din),
    .if_full_n(imgHelper2_cols_c_full_n),
    .if_write(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit2_proc_U0_imgHelper2_cols_out_write),
    .if_dout(imgHelper2_cols_c_dout),
    .if_empty_n(imgHelper2_cols_c_empty_n),
    .if_read(dilate_0_0_2160_3840_0_3_3_1_1_26_U0_p_src_cols_read)
);

colordetect_accel_fifo_w32_d7_S imgHelper3_rows_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit2_proc_U0_imgHelper3_rows_out_din),
    .if_full_n(imgHelper3_rows_c_full_n),
    .if_write(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit2_proc_U0_imgHelper3_rows_out_write),
    .if_dout(imgHelper3_rows_c_dout),
    .if_empty_n(imgHelper3_rows_c_empty_n),
    .if_read(dilate_0_0_2160_3840_0_3_3_1_1_U0_p_src_rows_read)
);

colordetect_accel_fifo_w32_d7_S imgHelper3_cols_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit2_proc_U0_imgHelper3_cols_out_din),
    .if_full_n(imgHelper3_cols_c_full_n),
    .if_write(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit2_proc_U0_imgHelper3_cols_out_write),
    .if_dout(imgHelper3_cols_c_dout),
    .if_empty_n(imgHelper3_cols_c_empty_n),
    .if_read(dilate_0_0_2160_3840_0_3_3_1_1_U0_p_src_cols_read)
);

colordetect_accel_fifo_w32_d8_S imgHelper4_rows_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit2_proc_U0_imgHelper4_rows_out_din),
    .if_full_n(imgHelper4_rows_c_full_n),
    .if_write(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit2_proc_U0_imgHelper4_rows_out_write),
    .if_dout(imgHelper4_rows_c_dout),
    .if_empty_n(imgHelper4_rows_c_empty_n),
    .if_read(erode_0_0_2160_3840_0_3_3_1_1_U0_p_src_rows_read)
);

colordetect_accel_fifo_w32_d8_S imgHelper4_cols_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit2_proc_U0_imgHelper4_cols_out_din),
    .if_full_n(imgHelper4_cols_c_full_n),
    .if_write(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit2_proc_U0_imgHelper4_cols_out_write),
    .if_dout(imgHelper4_cols_c_dout),
    .if_empty_n(imgHelper4_cols_c_empty_n),
    .if_read(erode_0_0_2160_3840_0_3_3_1_1_U0_p_src_cols_read)
);

colordetect_accel_fifo_w32_d9_S imgOutput_rows_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit2_proc_U0_imgOutput_rows_out_din),
    .if_full_n(imgOutput_rows_c_full_n),
    .if_write(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit2_proc_U0_imgOutput_rows_out_write),
    .if_dout(imgOutput_rows_c_dout),
    .if_empty_n(imgOutput_rows_c_empty_n),
    .if_read(xfMat2axis_24_0_2160_3840_1_U0_img_rows_read)
);

colordetect_accel_fifo_w32_d9_S imgOutput_cols_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit2_proc_U0_imgOutput_cols_out_din),
    .if_full_n(imgOutput_cols_c_full_n),
    .if_write(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit2_proc_U0_imgOutput_cols_out_write),
    .if_dout(imgOutput_cols_c_dout),
    .if_empty_n(imgOutput_cols_c_empty_n),
    .if_read(xfMat2axis_24_0_2160_3840_1_U0_img_cols_read)
);

colordetect_accel_fifo_w24_d2_S imgInput_data_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(axis2xfMat_24_9_2160_3840_1_U0_imgInput_499_din),
    .if_full_n(imgInput_data_full_n),
    .if_write(axis2xfMat_24_9_2160_3840_1_U0_imgInput_499_write),
    .if_dout(imgInput_data_dout),
    .if_empty_n(imgInput_data_empty_n),
    .if_read(bgr2hsv_9_2160_3840_1_U0_imgInput_499_read)
);

colordetect_accel_fifo_w32_d2_S imgInput_rows_c22_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(axis2xfMat_24_9_2160_3840_1_U0_img_rows_out_din),
    .if_full_n(imgInput_rows_c22_full_n),
    .if_write(axis2xfMat_24_9_2160_3840_1_U0_img_rows_out_write),
    .if_dout(imgInput_rows_c22_dout),
    .if_empty_n(imgInput_rows_c22_empty_n),
    .if_read(bgr2hsv_9_2160_3840_1_U0_p_src_mat_rows_read)
);

colordetect_accel_fifo_w32_d2_S imgInput_cols_c23_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(axis2xfMat_24_9_2160_3840_1_U0_img_cols_out_din),
    .if_full_n(imgInput_cols_c23_full_n),
    .if_write(axis2xfMat_24_9_2160_3840_1_U0_img_cols_out_write),
    .if_dout(imgInput_cols_c23_dout),
    .if_empty_n(imgInput_cols_c23_empty_n),
    .if_read(bgr2hsv_9_2160_3840_1_U0_p_src_mat_cols_read)
);

colordetect_accel_fifo_w24_d2_S rgb2hsv_data_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(bgr2hsv_9_2160_3840_1_U0_rgb2hsv_4100_din),
    .if_full_n(rgb2hsv_data_full_n),
    .if_write(bgr2hsv_9_2160_3840_1_U0_rgb2hsv_4100_write),
    .if_dout(rgb2hsv_data_dout),
    .if_empty_n(rgb2hsv_data_empty_n),
    .if_read(colorthresholding_9_0_3_2160_3840_1_U0_rgb2hsv_4100_read)
);

colordetect_accel_fifo_w8_d2_S imgHelper1_data_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(colorthresholding_9_0_3_2160_3840_1_U0_imgHelper1_4101_din),
    .if_full_n(imgHelper1_data_full_n),
    .if_write(colorthresholding_9_0_3_2160_3840_1_U0_imgHelper1_4101_write),
    .if_dout(imgHelper1_data_dout),
    .if_empty_n(imgHelper1_data_empty_n),
    .if_read(erode_0_0_2160_3840_0_3_3_1_1_25_U0_imgHelper1_4101_read)
);

colordetect_accel_fifo_w8_d2_S imgHelper2_data_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(erode_0_0_2160_3840_0_3_3_1_1_25_U0_imgHelper2_4102_din),
    .if_full_n(imgHelper2_data_full_n),
    .if_write(erode_0_0_2160_3840_0_3_3_1_1_25_U0_imgHelper2_4102_write),
    .if_dout(imgHelper2_data_dout),
    .if_empty_n(imgHelper2_data_empty_n),
    .if_read(dilate_0_0_2160_3840_0_3_3_1_1_26_U0_imgHelper2_4102_read)
);

colordetect_accel_fifo_w8_d2_S imgHelper3_data_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dilate_0_0_2160_3840_0_3_3_1_1_26_U0_imgHelper3_4103_din),
    .if_full_n(imgHelper3_data_full_n),
    .if_write(dilate_0_0_2160_3840_0_3_3_1_1_26_U0_imgHelper3_4103_write),
    .if_dout(imgHelper3_data_dout),
    .if_empty_n(imgHelper3_data_empty_n),
    .if_read(dilate_0_0_2160_3840_0_3_3_1_1_U0_imgHelper2_4102_read)
);

colordetect_accel_fifo_w8_d2_S imgHelper4_data_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dilate_0_0_2160_3840_0_3_3_1_1_U0_imgHelper3_4103_din),
    .if_full_n(imgHelper4_data_full_n),
    .if_write(dilate_0_0_2160_3840_0_3_3_1_1_U0_imgHelper3_4103_write),
    .if_dout(imgHelper4_data_dout),
    .if_empty_n(imgHelper4_data_empty_n),
    .if_read(erode_0_0_2160_3840_0_3_3_1_1_U0_imgHelper1_4101_read)
);

colordetect_accel_fifo_w8_d2_S imgOutput_data_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(erode_0_0_2160_3840_0_3_3_1_1_U0_imgHelper2_4102_din),
    .if_full_n(imgOutput_data_full_n),
    .if_write(erode_0_0_2160_3840_0_3_3_1_1_U0_imgHelper2_4102_write),
    .if_dout(imgOutput_data_dout),
    .if_empty_n(imgOutput_data_empty_n),
    .if_read(xfMat2axis_24_0_2160_3840_1_U0_imgOutput_4105_read)
);

colordetect_accel_start_for_Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit2_proc_U0 start_for_Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit2_proc_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit2_proc_U0_din),
    .if_full_n(start_for_Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit2_proc_U0_full_n),
    .if_write(colordetect_accel_entry31_U0_start_write),
    .if_dout(start_for_Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit2_proc_U0_dout),
    .if_empty_n(start_for_Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit2_proc_U0_empty_n),
    .if_read(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit2_proc_U0_ap_ready)
);

colordetect_accel_start_for_axis2xfMat_24_9_2160_3840_1_U0 start_for_axis2xfMat_24_9_2160_3840_1_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_axis2xfMat_24_9_2160_3840_1_U0_din),
    .if_full_n(start_for_axis2xfMat_24_9_2160_3840_1_U0_full_n),
    .if_write(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit2_proc_U0_start_write),
    .if_dout(start_for_axis2xfMat_24_9_2160_3840_1_U0_dout),
    .if_empty_n(start_for_axis2xfMat_24_9_2160_3840_1_U0_empty_n),
    .if_read(axis2xfMat_24_9_2160_3840_1_U0_ap_ready)
);

colordetect_accel_start_for_erode_0_0_2160_3840_0_3_3_1_1_25_U0 start_for_erode_0_0_2160_3840_0_3_3_1_1_25_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_erode_0_0_2160_3840_0_3_3_1_1_25_U0_din),
    .if_full_n(start_for_erode_0_0_2160_3840_0_3_3_1_1_25_U0_full_n),
    .if_write(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit2_proc_U0_start_write),
    .if_dout(start_for_erode_0_0_2160_3840_0_3_3_1_1_25_U0_dout),
    .if_empty_n(start_for_erode_0_0_2160_3840_0_3_3_1_1_25_U0_empty_n),
    .if_read(erode_0_0_2160_3840_0_3_3_1_1_25_U0_ap_ready)
);

colordetect_accel_start_for_dilate_0_0_2160_3840_0_3_3_1_1_26_U0 start_for_dilate_0_0_2160_3840_0_3_3_1_1_26_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_dilate_0_0_2160_3840_0_3_3_1_1_26_U0_din),
    .if_full_n(start_for_dilate_0_0_2160_3840_0_3_3_1_1_26_U0_full_n),
    .if_write(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit2_proc_U0_start_write),
    .if_dout(start_for_dilate_0_0_2160_3840_0_3_3_1_1_26_U0_dout),
    .if_empty_n(start_for_dilate_0_0_2160_3840_0_3_3_1_1_26_U0_empty_n),
    .if_read(dilate_0_0_2160_3840_0_3_3_1_1_26_U0_ap_ready)
);

colordetect_accel_start_for_dilate_0_0_2160_3840_0_3_3_1_1_U0 start_for_dilate_0_0_2160_3840_0_3_3_1_1_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_dilate_0_0_2160_3840_0_3_3_1_1_U0_din),
    .if_full_n(start_for_dilate_0_0_2160_3840_0_3_3_1_1_U0_full_n),
    .if_write(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit2_proc_U0_start_write),
    .if_dout(start_for_dilate_0_0_2160_3840_0_3_3_1_1_U0_dout),
    .if_empty_n(start_for_dilate_0_0_2160_3840_0_3_3_1_1_U0_empty_n),
    .if_read(dilate_0_0_2160_3840_0_3_3_1_1_U0_ap_ready)
);

colordetect_accel_start_for_erode_0_0_2160_3840_0_3_3_1_1_U0 start_for_erode_0_0_2160_3840_0_3_3_1_1_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_erode_0_0_2160_3840_0_3_3_1_1_U0_din),
    .if_full_n(start_for_erode_0_0_2160_3840_0_3_3_1_1_U0_full_n),
    .if_write(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit2_proc_U0_start_write),
    .if_dout(start_for_erode_0_0_2160_3840_0_3_3_1_1_U0_dout),
    .if_empty_n(start_for_erode_0_0_2160_3840_0_3_3_1_1_U0_empty_n),
    .if_read(erode_0_0_2160_3840_0_3_3_1_1_U0_ap_ready)
);

colordetect_accel_start_for_xfMat2axis_24_0_2160_3840_1_U0 start_for_xfMat2axis_24_0_2160_3840_1_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_xfMat2axis_24_0_2160_3840_1_U0_din),
    .if_full_n(start_for_xfMat2axis_24_0_2160_3840_1_U0_full_n),
    .if_write(Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit2_proc_U0_start_write),
    .if_dout(start_for_xfMat2axis_24_0_2160_3840_1_U0_dout),
    .if_empty_n(start_for_xfMat2axis_24_0_2160_3840_1_U0_empty_n),
    .if_read(xfMat2axis_24_0_2160_3840_1_U0_ap_ready)
);

colordetect_accel_start_for_bgr2hsv_9_2160_3840_1_U0 start_for_bgr2hsv_9_2160_3840_1_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_bgr2hsv_9_2160_3840_1_U0_din),
    .if_full_n(start_for_bgr2hsv_9_2160_3840_1_U0_full_n),
    .if_write(axis2xfMat_24_9_2160_3840_1_U0_start_write),
    .if_dout(start_for_bgr2hsv_9_2160_3840_1_U0_dout),
    .if_empty_n(start_for_bgr2hsv_9_2160_3840_1_U0_empty_n),
    .if_read(bgr2hsv_9_2160_3840_1_U0_ap_ready)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_Loop_VITIS_LOOP_184_2_proc_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_Loop_VITIS_LOOP_184_2_proc_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_Loop_VITIS_LOOP_184_2_proc_U0_ap_ready <= ap_sync_Loop_VITIS_LOOP_184_2_proc_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_high <= 1'b0;
    end else begin
        if (((Loop_VITIS_LOOP_184_2_proc_U0_ap_done & Loop_VITIS_LOOP_184_2_proc_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_high <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_high <= ap_sync_channel_write_high;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_high_t <= 1'b0;
    end else begin
        if (((Loop_VITIS_LOOP_184_2_proc_U0_ap_done & Loop_VITIS_LOOP_184_2_proc_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_high_t <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_high_t <= ap_sync_channel_write_high_t;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_low <= 1'b0;
    end else begin
        if (((Loop_VITIS_LOOP_184_2_proc_U0_ap_done & Loop_VITIS_LOOP_184_2_proc_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_low <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_low <= ap_sync_channel_write_low;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_low_t <= 1'b0;
    end else begin
        if (((Loop_VITIS_LOOP_184_2_proc_U0_ap_done & Loop_VITIS_LOOP_184_2_proc_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_low_t <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_low_t <= ap_sync_channel_write_low_t;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_colordetect_accel_entry31_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_colordetect_accel_entry31_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_colordetect_accel_entry31_U0_ap_ready <= ap_sync_colordetect_accel_entry31_U0_ap_ready;
        end
    end
end

assign Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit2_proc_U0_ap_continue = 1'b1;

assign Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit2_proc_U0_ap_start = start_for_Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit2_proc_U0_empty_n;

assign Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit2_proc_U0_start_full_n = (start_for_xfMat2axis_24_0_2160_3840_1_U0_full_n & start_for_erode_0_0_2160_3840_0_3_3_1_1_U0_full_n & start_for_erode_0_0_2160_3840_0_3_3_1_1_25_U0_full_n & start_for_dilate_0_0_2160_3840_0_3_3_1_1_U0_full_n & start_for_dilate_0_0_2160_3840_0_3_3_1_1_26_U0_full_n & start_for_axis2xfMat_24_9_2160_3840_1_U0_full_n);

assign Block_split5_proc_U0_ap_continue = ap_sync_done;

assign Block_split5_proc_U0_ap_start = (low_t_t_empty_n & high_t_t_empty_n);

assign Block_split5_proc_U0_start_full_n = 1'b1;

assign Block_split5_proc_U0_start_write = 1'b0;

assign Loop_VITIS_LOOP_184_2_proc_U0_ap_continue = (ap_sync_channel_write_low_t & ap_sync_channel_write_low & ap_sync_channel_write_high_t & ap_sync_channel_write_high);

assign Loop_VITIS_LOOP_184_2_proc_U0_ap_start = ((ap_sync_reg_Loop_VITIS_LOOP_184_2_proc_U0_ap_ready ^ 1'b1) & ap_start);

assign Loop_VITIS_LOOP_184_2_proc_U0_high_r_full_n = high_i_full_n;

assign Loop_VITIS_LOOP_184_2_proc_U0_high_t_full_n = high_t_i_full_n;

assign Loop_VITIS_LOOP_184_2_proc_U0_low_r_full_n = low_i_full_n;

assign Loop_VITIS_LOOP_184_2_proc_U0_low_t_full_n = low_t_i_full_n;

assign Loop_VITIS_LOOP_184_2_proc_U0_start_full_n = 1'b1;

assign Loop_VITIS_LOOP_184_2_proc_U0_start_write = 1'b0;

assign ap_channel_done_high = ((ap_sync_reg_channel_write_high ^ 1'b1) & Loop_VITIS_LOOP_184_2_proc_U0_ap_done);

assign ap_channel_done_high_t = ((ap_sync_reg_channel_write_high_t ^ 1'b1) & Loop_VITIS_LOOP_184_2_proc_U0_ap_done);

assign ap_channel_done_low = ((ap_sync_reg_channel_write_low ^ 1'b1) & Loop_VITIS_LOOP_184_2_proc_U0_ap_done);

assign ap_channel_done_low_t = ((ap_sync_reg_channel_write_low_t ^ 1'b1) & Loop_VITIS_LOOP_184_2_proc_U0_ap_done);

assign ap_done = ap_sync_done;

assign ap_idle = (xfMat2axis_24_0_2160_3840_1_U0_ap_idle & (high_t_t_empty_n ^ 1'b1) & (high_t_empty_n ^ 1'b1) & (low_t_t_empty_n ^ 1'b1) & (low_t_empty_n ^ 1'b1) & erode_0_0_2160_3840_0_3_3_1_1_U0_ap_idle & erode_0_0_2160_3840_0_3_3_1_1_25_U0_ap_idle & dilate_0_0_2160_3840_0_3_3_1_1_U0_ap_idle & dilate_0_0_2160_3840_0_3_3_1_1_26_U0_ap_idle & colorthresholding_9_0_3_2160_3840_1_U0_ap_idle & colordetect_accel_entry31_U0_ap_idle & bgr2hsv_9_2160_3840_1_U0_ap_idle & axis2xfMat_24_9_2160_3840_1_U0_ap_idle & Loop_VITIS_LOOP_184_2_proc_U0_ap_idle & Block_split5_proc_U0_ap_idle & Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit2_proc_U0_ap_idle);

assign ap_ready = ap_sync_ready;

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign ap_sync_Loop_VITIS_LOOP_184_2_proc_U0_ap_ready = (ap_sync_reg_Loop_VITIS_LOOP_184_2_proc_U0_ap_ready | Loop_VITIS_LOOP_184_2_proc_U0_ap_ready);

assign ap_sync_channel_write_high = ((ap_channel_done_high & Loop_VITIS_LOOP_184_2_proc_U0_high_r_full_n) | ap_sync_reg_channel_write_high);

assign ap_sync_channel_write_high_t = ((ap_channel_done_high_t & Loop_VITIS_LOOP_184_2_proc_U0_high_t_full_n) | ap_sync_reg_channel_write_high_t);

assign ap_sync_channel_write_low = ((ap_channel_done_low & Loop_VITIS_LOOP_184_2_proc_U0_low_r_full_n) | ap_sync_reg_channel_write_low);

assign ap_sync_channel_write_low_t = ((ap_channel_done_low_t & Loop_VITIS_LOOP_184_2_proc_U0_low_t_full_n) | ap_sync_reg_channel_write_low_t);

assign ap_sync_colordetect_accel_entry31_U0_ap_ready = (colordetect_accel_entry31_U0_ap_ready | ap_sync_reg_colordetect_accel_entry31_U0_ap_ready);

assign ap_sync_continue = ap_sync_done;

assign ap_sync_done = (xfMat2axis_24_0_2160_3840_1_U0_ap_done & Block_split5_proc_U0_ap_done);

assign ap_sync_ready = (ap_sync_colordetect_accel_entry31_U0_ap_ready & ap_sync_Loop_VITIS_LOOP_184_2_proc_U0_ap_ready);

assign axis2xfMat_24_9_2160_3840_1_U0_ap_continue = 1'b1;

assign axis2xfMat_24_9_2160_3840_1_U0_ap_start = start_for_axis2xfMat_24_9_2160_3840_1_U0_empty_n;

assign bgr2hsv_9_2160_3840_1_U0_ap_continue = 1'b1;

assign bgr2hsv_9_2160_3840_1_U0_ap_start = start_for_bgr2hsv_9_2160_3840_1_U0_empty_n;

assign bgr2hsv_9_2160_3840_1_U0_start_full_n = 1'b1;

assign bgr2hsv_9_2160_3840_1_U0_start_write = 1'b0;

assign colordetect_accel_entry31_U0_ap_continue = 1'b1;

assign colordetect_accel_entry31_U0_ap_start = ((ap_sync_reg_colordetect_accel_entry31_U0_ap_ready ^ 1'b1) & ap_start);

assign colorthresholding_9_0_3_2160_3840_1_U0_ap_continue = 1'b1;

assign colorthresholding_9_0_3_2160_3840_1_U0_ap_start = (low_t_empty_n & high_t_empty_n);

assign colorthresholding_9_0_3_2160_3840_1_U0_start_full_n = 1'b1;

assign colorthresholding_9_0_3_2160_3840_1_U0_start_write = 1'b0;

assign dilate_0_0_2160_3840_0_3_3_1_1_26_U0_ap_continue = 1'b1;

assign dilate_0_0_2160_3840_0_3_3_1_1_26_U0_ap_start = start_for_dilate_0_0_2160_3840_0_3_3_1_1_26_U0_empty_n;

assign dilate_0_0_2160_3840_0_3_3_1_1_26_U0_start_full_n = 1'b1;

assign dilate_0_0_2160_3840_0_3_3_1_1_26_U0_start_write = 1'b0;

assign dilate_0_0_2160_3840_0_3_3_1_1_U0_ap_continue = 1'b1;

assign dilate_0_0_2160_3840_0_3_3_1_1_U0_ap_start = start_for_dilate_0_0_2160_3840_0_3_3_1_1_U0_empty_n;

assign dilate_0_0_2160_3840_0_3_3_1_1_U0_start_full_n = 1'b1;

assign dilate_0_0_2160_3840_0_3_3_1_1_U0_start_write = 1'b0;

assign dst_TDATA = xfMat2axis_24_0_2160_3840_1_U0_dst_TDATA;

assign dst_TDEST = xfMat2axis_24_0_2160_3840_1_U0_dst_TDEST;

assign dst_TID = xfMat2axis_24_0_2160_3840_1_U0_dst_TID;

assign dst_TKEEP = xfMat2axis_24_0_2160_3840_1_U0_dst_TKEEP;

assign dst_TLAST = xfMat2axis_24_0_2160_3840_1_U0_dst_TLAST;

assign dst_TSTRB = xfMat2axis_24_0_2160_3840_1_U0_dst_TSTRB;

assign dst_TUSER = xfMat2axis_24_0_2160_3840_1_U0_dst_TUSER;

assign dst_TVALID = xfMat2axis_24_0_2160_3840_1_U0_dst_TVALID;

assign erode_0_0_2160_3840_0_3_3_1_1_25_U0_ap_continue = 1'b1;

assign erode_0_0_2160_3840_0_3_3_1_1_25_U0_ap_start = start_for_erode_0_0_2160_3840_0_3_3_1_1_25_U0_empty_n;

assign erode_0_0_2160_3840_0_3_3_1_1_25_U0_start_full_n = 1'b1;

assign erode_0_0_2160_3840_0_3_3_1_1_25_U0_start_write = 1'b0;

assign erode_0_0_2160_3840_0_3_3_1_1_U0_ap_continue = 1'b1;

assign erode_0_0_2160_3840_0_3_3_1_1_U0_ap_start = start_for_erode_0_0_2160_3840_0_3_3_1_1_U0_empty_n;

assign erode_0_0_2160_3840_0_3_3_1_1_U0_start_full_n = 1'b1;

assign erode_0_0_2160_3840_0_3_3_1_1_U0_start_write = 1'b0;

assign high_t_d1 = 8'd0;

assign high_t_we1 = 1'b0;

assign low_t_d1 = 8'd0;

assign low_t_we1 = 1'b0;

assign src_TREADY = axis2xfMat_24_9_2160_3840_1_U0_src_TREADY;

assign start_for_Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit2_proc_U0_din = 1'b1;

assign start_for_axis2xfMat_24_9_2160_3840_1_U0_din = 1'b1;

assign start_for_bgr2hsv_9_2160_3840_1_U0_din = 1'b1;

assign start_for_dilate_0_0_2160_3840_0_3_3_1_1_26_U0_din = 1'b1;

assign start_for_dilate_0_0_2160_3840_0_3_3_1_1_U0_din = 1'b1;

assign start_for_erode_0_0_2160_3840_0_3_3_1_1_25_U0_din = 1'b1;

assign start_for_erode_0_0_2160_3840_0_3_3_1_1_U0_din = 1'b1;

assign start_for_xfMat2axis_24_0_2160_3840_1_U0_din = 1'b1;

assign xfMat2axis_24_0_2160_3840_1_U0_ap_continue = ap_sync_done;

assign xfMat2axis_24_0_2160_3840_1_U0_ap_start = start_for_xfMat2axis_24_0_2160_3840_1_U0_empty_n;

assign xfMat2axis_24_0_2160_3840_1_U0_start_full_n = 1'b1;

assign xfMat2axis_24_0_2160_3840_1_U0_start_write = 1'b0;

endmodule //colordetect_accel
