<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p114" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_114{left:69px;bottom:68px;letter-spacing:0.09px;}
#t2_114{left:96px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.01px;}
#t3_114{left:69px;bottom:1141px;letter-spacing:-0.14px;}
#t4_114{left:75px;bottom:1039px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t5_114{left:75px;bottom:1022px;letter-spacing:-0.14px;}
#t6_114{left:75px;bottom:1005px;letter-spacing:-0.15px;}
#t7_114{left:75px;bottom:988px;letter-spacing:-0.15px;}
#t8_114{left:258px;bottom:1039px;letter-spacing:-0.12px;}
#t9_114{left:75px;bottom:964px;letter-spacing:-0.17px;}
#ta_114{left:258px;bottom:964px;letter-spacing:-0.12px;}
#tb_114{left:75px;bottom:940px;letter-spacing:-0.11px;}
#tc_114{left:258px;bottom:940px;letter-spacing:-0.11px;word-spacing:-0.7px;}
#td_114{left:258px;bottom:923px;letter-spacing:-0.12px;word-spacing:0.01px;}
#te_114{left:75px;bottom:898px;letter-spacing:-0.16px;}
#tf_114{left:258px;bottom:898px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tg_114{left:258px;bottom:881px;letter-spacing:-0.12px;}
#th_114{left:75px;bottom:857px;letter-spacing:-0.12px;word-spacing:0.01px;}
#ti_114{left:75px;bottom:840px;letter-spacing:-0.14px;}
#tj_114{left:258px;bottom:857px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tk_114{left:258px;bottom:840px;letter-spacing:-0.11px;}
#tl_114{left:258px;bottom:823px;letter-spacing:-0.12px;}
#tm_114{left:75px;bottom:799px;letter-spacing:-0.12px;}
#tn_114{left:75px;bottom:782px;letter-spacing:-0.15px;word-spacing:0.01px;}
#to_114{left:258px;bottom:799px;letter-spacing:-0.12px;word-spacing:-0.82px;}
#tp_114{left:258px;bottom:782px;letter-spacing:-0.11px;word-spacing:-0.45px;}
#tq_114{left:258px;bottom:765px;letter-spacing:-0.12px;}
#tr_114{left:75px;bottom:741px;letter-spacing:-0.16px;}
#ts_114{left:258px;bottom:741px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#tt_114{left:258px;bottom:724px;letter-spacing:-0.11px;}
#tu_114{left:75px;bottom:700px;letter-spacing:-0.15px;}
#tv_114{left:258px;bottom:700px;letter-spacing:-0.12px;}
#tw_114{left:75px;bottom:675px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tx_114{left:140px;bottom:682px;}
#ty_114{left:258px;bottom:675px;letter-spacing:-0.12px;}
#tz_114{left:258px;bottom:658px;letter-spacing:-0.12px;}
#t10_114{left:75px;bottom:634px;letter-spacing:-0.12px;}
#t11_114{left:75px;bottom:617px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t12_114{left:258px;bottom:634px;letter-spacing:-0.12px;}
#t13_114{left:258px;bottom:617px;letter-spacing:-0.11px;}
#t14_114{left:75px;bottom:593px;letter-spacing:-0.16px;}
#t15_114{left:123px;bottom:599px;}
#t16_114{left:129px;bottom:593px;letter-spacing:-0.12px;}
#t17_114{left:258px;bottom:593px;letter-spacing:-0.12px;}
#t18_114{left:75px;bottom:568px;letter-spacing:-0.17px;}
#t19_114{left:258px;bottom:568px;letter-spacing:-0.12px;}
#t1a_114{left:75px;bottom:544px;letter-spacing:-0.11px;}
#t1b_114{left:258px;bottom:544px;letter-spacing:-0.12px;}
#t1c_114{left:258px;bottom:527px;letter-spacing:-0.11px;}
#t1d_114{left:75px;bottom:503px;letter-spacing:-0.1px;}
#t1e_114{left:75px;bottom:486px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1f_114{left:75px;bottom:469px;letter-spacing:-0.11px;}
#t1g_114{left:75px;bottom:452px;letter-spacing:-0.16px;}
#t1h_114{left:258px;bottom:503px;letter-spacing:-0.12px;}
#t1i_114{left:258px;bottom:486px;letter-spacing:-0.11px;}
#t1j_114{left:75px;bottom:428px;letter-spacing:-0.16px;}
#t1k_114{left:258px;bottom:428px;letter-spacing:-0.12px;}
#t1l_114{left:785px;bottom:434px;}
#t1m_114{left:792px;bottom:428px;letter-spacing:-0.1px;word-spacing:0.11px;}
#t1n_114{left:258px;bottom:411px;letter-spacing:-0.11px;}
#t1o_114{left:75px;bottom:386px;letter-spacing:-0.13px;}
#t1p_114{left:258px;bottom:386px;letter-spacing:-0.12px;}
#t1q_114{left:258px;bottom:370px;letter-spacing:-0.11px;}
#t1r_114{left:75px;bottom:345px;letter-spacing:-0.11px;}
#t1s_114{left:75px;bottom:328px;letter-spacing:-0.15px;}
#t1t_114{left:258px;bottom:345px;letter-spacing:-0.12px;}
#t1u_114{left:75px;bottom:304px;letter-spacing:-0.12px;word-spacing:-1.06px;}
#t1v_114{left:75px;bottom:287px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1w_114{left:258px;bottom:304px;letter-spacing:-0.12px;}
#t1x_114{left:258px;bottom:287px;letter-spacing:-0.11px;}
#t1y_114{left:75px;bottom:263px;letter-spacing:-0.12px;}
#t1z_114{left:75px;bottom:246px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t20_114{left:258px;bottom:263px;letter-spacing:-0.11px;}
#t21_114{left:75px;bottom:221px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t22_114{left:75px;bottom:205px;letter-spacing:-0.12px;}
#t23_114{left:258px;bottom:221px;letter-spacing:-0.12px;}
#t24_114{left:258px;bottom:205px;letter-spacing:-0.11px;}
#t25_114{left:75px;bottom:180px;letter-spacing:-0.11px;}
#t26_114{left:75px;bottom:163px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t27_114{left:258px;bottom:180px;letter-spacing:-0.11px;}
#t28_114{left:75px;bottom:139px;letter-spacing:-0.13px;}
#t29_114{left:75px;bottom:122px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t2a_114{left:258px;bottom:139px;letter-spacing:-0.11px;}
#t2b_114{left:144px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t2c_114{left:220px;bottom:1086px;letter-spacing:0.12px;}
#t2d_114{left:75px;bottom:1063px;letter-spacing:-0.12px;word-spacing:-0.54px;}
#t2e_114{left:258px;bottom:1063px;letter-spacing:-0.13px;word-spacing:0.01px;}

.s1_114{font-size:12px;font-family:NeoSansIntel_pgv;color:#000;}
.s2_114{font-size:14px;font-family:NeoSansIntel_pgv;color:#0860A8;}
.s3_114{font-size:14px;font-family:NeoSansIntel_pgv;color:#000;}
.s4_114{font-size:11px;font-family:NeoSansIntel_pgv;color:#000;}
.s5_114{font-size:15px;font-family:NeoSansIntelMedium_pgu;color:#0860A8;}
.s6_114{font-size:14px;font-family:NeoSansIntelMedium_pgu;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts114" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_pgu;
	src: url("fonts/NeoSansIntelMedium_pgu.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_pgv;
	src: url("fonts/NeoSansIntel_pgv.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg114Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg114" style="-webkit-user-select: none;"><object width="935" height="1210" data="114/114.svg" type="image/svg+xml" id="pdf114" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_114" class="t s1_114">5-4 </span><span id="t2_114" class="t s1_114">Vol. 1 </span>
<span id="t3_114" class="t s2_114">INSTRUCTION SET SUMMARY </span>
<span id="t4_114" class="t s3_114">VAES, GFNI (AVX/AVX512), </span>
<span id="t5_114" class="t s3_114">AVX512_VBMI2, </span>
<span id="t6_114" class="t s3_114">VPCLMULQDQ, </span>
<span id="t7_114" class="t s3_114">AVX512_BITALG </span>
<span id="t8_114" class="t s3_114">10th Generation Intel Core processor family based on Ice Lake microarchitecture. </span>
<span id="t9_114" class="t s3_114">ENCLV </span><span id="ta_114" class="t s3_114">Future processors. </span>
<span id="tb_114" class="t s3_114">Split Lock Detection </span><span id="tc_114" class="t s3_114">10th Generation Intel Core processor family based on Ice Lake microarchitecture, Intel Atom processor </span>
<span id="td_114" class="t s3_114">based on Tremont microarchitecture. </span>
<span id="te_114" class="t s3_114">CLDEMOTE </span><span id="tf_114" class="t s3_114">Intel Atom processor based on Tremont microarchitecture, 4th generation Intel® Xeon® Scalable </span>
<span id="tg_114" class="t s3_114">Processor Family based on Sapphire Rapids microarchitecture. </span>
<span id="th_114" class="t s3_114">Direct stores: MOVDIRI, </span>
<span id="ti_114" class="t s3_114">MOVDIR64B </span>
<span id="tj_114" class="t s3_114">Intel Atom processor based on Tremont microarchitecture, 11th Generation Intel Core processor </span>
<span id="tk_114" class="t s3_114">family based on Tiger Lake microarchitecture, 4th generation Intel® Xeon® Scalable Processor Family </span>
<span id="tl_114" class="t s3_114">based on Sapphire Rapids microarchitecture. </span>
<span id="tm_114" class="t s3_114">User wait: TPAUSE, </span>
<span id="tn_114" class="t s3_114">UMONITOR, UMWAIT </span>
<span id="to_114" class="t s3_114">Intel Atom processor based on Tremont microarchitecture, 12th generation Intel Core processor based </span>
<span id="tp_114" class="t s3_114">on Alder Lake performance hybrid architecture, 4th generation Intel® Xeon® Scalable Processor Family </span>
<span id="tq_114" class="t s3_114">based on Sapphire Rapids microarchitecture. </span>
<span id="tr_114" class="t s3_114">AVX512_BF16 </span><span id="ts_114" class="t s3_114">3rd Generation Intel® Xeon® Scalable Processor Family based on Cooper Lake product, 4th generation </span>
<span id="tt_114" class="t s3_114">Intel® Xeon® Scalable Processor Family based on Sapphire Rapids microarchitecture. </span>
<span id="tu_114" class="t s3_114">AVX512_VP2INTERSECT </span><span id="tv_114" class="t s3_114">11th Generation Intel Core processor family based on Tiger Lake microarchitecture. </span>
<span id="tw_114" class="t s3_114">Key Locker </span>
<span id="tx_114" class="t s4_114">1 </span>
<span id="ty_114" class="t s3_114">11th Generation Intel Core processor family based on Tiger Lake microarchitecture, 12th generation </span>
<span id="tz_114" class="t s3_114">Intel Core processor based on Alder Lake performance hybrid architecture. </span>
<span id="t10_114" class="t s3_114">Control-flow Enforcement </span>
<span id="t11_114" class="t s3_114">Technology (CET) </span>
<span id="t12_114" class="t s3_114">11th Generation Intel Core processor family based on Tiger Lake microarchitecture, 4th generation </span>
<span id="t13_114" class="t s3_114">Intel® Xeon® Scalable Processor Family based on Sapphire Rapids microarchitecture. </span>
<span id="t14_114" class="t s3_114">TME-MK </span>
<span id="t15_114" class="t s4_114">2 </span>
<span id="t16_114" class="t s3_114">, PCONFIG </span><span id="t17_114" class="t s3_114">3rd Generation Intel® Xeon® Scalable Processor Family based on Ice Lake microarchitecture. </span>
<span id="t18_114" class="t s3_114">WBNOINVD </span><span id="t19_114" class="t s3_114">3rd Generation Intel® Xeon® Scalable Processor Family based on Ice Lake microarchitecture. </span>
<span id="t1a_114" class="t s3_114">LBRs (architectural) </span><span id="t1b_114" class="t s3_114">12th generation Intel Core processor based on Alder Lake performance hybrid architecture, 4th </span>
<span id="t1c_114" class="t s3_114">generation Intel® Xeon® Scalable Processor Family based on Sapphire Rapids microarchitecture. </span>
<span id="t1d_114" class="t s3_114">Intel® Virtualization </span>
<span id="t1e_114" class="t s3_114">Technology - Redirect </span>
<span id="t1f_114" class="t s3_114">Protection (Intel® VT-rp) and </span>
<span id="t1g_114" class="t s3_114">HLAT </span>
<span id="t1h_114" class="t s3_114">12th generation Intel Core processor based on Alder Lake performance hybrid architecture, 4th </span>
<span id="t1i_114" class="t s3_114">generation Intel® Xeon® Scalable Processor Family based on Sapphire Rapids microarchitecture. </span>
<span id="t1j_114" class="t s3_114">AVX-VNNI </span><span id="t1k_114" class="t s3_114">12th generation Intel Core processor based on Alder Lake performance hybrid architecture </span>
<span id="t1l_114" class="t s4_114">3 </span>
<span id="t1m_114" class="t s3_114">, 4th </span>
<span id="t1n_114" class="t s3_114">generation Intel® Xeon® Scalable Processor Family based on Sapphire Rapids microarchitecture. </span>
<span id="t1o_114" class="t s3_114">SERIALIZE </span><span id="t1p_114" class="t s3_114">12th generation Intel Core processor based on Alder Lake performance hybrid architecture, 4th </span>
<span id="t1q_114" class="t s3_114">generation Intel® Xeon® Scalable Processor Family based on Sapphire Rapids microarchitecture. </span>
<span id="t1r_114" class="t s3_114">Intel® Thread Director and </span>
<span id="t1s_114" class="t s3_114">HRESET </span>
<span id="t1t_114" class="t s3_114">12th generation Intel Core processor based on Alder Lake performance hybrid architecture. </span>
<span id="t1u_114" class="t s3_114">Fast zero-length REP MOVSB, </span>
<span id="t1v_114" class="t s3_114">fast short REP STOSB </span>
<span id="t1w_114" class="t s3_114">12th generation Intel Core processor based on Alder Lake performance hybrid architecture, 4th </span>
<span id="t1x_114" class="t s3_114">generation Intel® Xeon® Scalable Processor Family based on Sapphire Rapids microarchitecture. </span>
<span id="t1y_114" class="t s3_114">Fast Short REP CMPSB, fast </span>
<span id="t1z_114" class="t s3_114">short REP SCASB </span>
<span id="t20_114" class="t s3_114">4th generation Intel® Xeon® Scalable Processor Family based on Sapphire Rapids microarchitecture. </span>
<span id="t21_114" class="t s3_114">Supervisor Memory </span>
<span id="t22_114" class="t s3_114">Protection Keys (PKS) </span>
<span id="t23_114" class="t s3_114">12th generation Intel Core processor based on Alder Lake performance hybrid architecture, 4th </span>
<span id="t24_114" class="t s3_114">generation Intel® Xeon® Scalable Processor Family based on Sapphire Rapids microarchitecture. </span>
<span id="t25_114" class="t s3_114">Attestation Services for </span>
<span id="t26_114" class="t s3_114">Intel® SGX </span>
<span id="t27_114" class="t s3_114">3rd Generation Intel® Xeon® Scalable Processor Family based on Ice Lake microarchitecture. </span>
<span id="t28_114" class="t s3_114">Enqueue Stores: ENQCMD </span>
<span id="t29_114" class="t s3_114">and ENQCMDS </span>
<span id="t2a_114" class="t s3_114">4th generation Intel® Xeon® Scalable Processor Family based on Sapphire Rapids microarchitecture. </span>
<span id="t2b_114" class="t s5_114">Table 5-2. </span><span id="t2c_114" class="t s5_114">Instruction Set Extensions Introduction in Intel® 64 and IA-32 Processors (Contd.) </span>
<span id="t2d_114" class="t s6_114">Instruction Set Architecture </span><span id="t2e_114" class="t s6_114">Processor Generation Introduction </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
