{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1704110094313 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1704110094314 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 01 22:54:54 2024 " "Processing started: Mon Jan 01 22:54:54 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1704110094314 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704110094314 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off riscv_single_cycle_processor -c riscv_single_cycle_processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off riscv_single_cycle_processor -c riscv_single_cycle_processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704110094314 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1704110094836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branch_target.sv 1 1 " "Found 1 design units, including 1 entities, in source file branch_target.sv" { { "Info" "ISGN_ENTITY_NAME" "1 branch_target " "Found entity 1: branch_target" {  } { { "branch_target.sv" "" { Text "C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/branch_target.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704110106827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704110106827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branch_pred.sv 1 1 " "Found 1 design units, including 1 entities, in source file branch_pred.sv" { { "Info" "ISGN_ENTITY_NAME" "1 branch_pred " "Found entity 1: branch_pred" {  } { { "branch_pred.sv" "" { Text "C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/branch_pred.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704110106830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704110106830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binary_to_7seg.sv 1 1 " "Found 1 design units, including 1 entities, in source file binary_to_7seg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 binary_to_7seg " "Found entity 1: binary_to_7seg" {  } { { "binary_to_7seg.sv" "" { Text "C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/binary_to_7seg.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704110106835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704110106835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_fpga.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor_fpga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_fpga " "Found entity 1: processor_fpga" {  } { { "processor_fpga.sv" "" { Text "C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/processor_fpga.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704110106839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704110106839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory_for_cache.sv 1 1 " "Found 1 design units, including 1 entities, in source file data_memory_for_cache.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory_for_cache " "Found entity 1: data_memory_for_cache" {  } { { "data_memory_for_cache.sv" "" { Text "C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/data_memory_for_cache.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704110106843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704110106843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "forwarding_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file forwarding_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 forwarding_unit " "Found entity 1: forwarding_unit" {  } { { "forwarding_unit.sv" "" { Text "C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/forwarding_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704110106847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704110106847 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ALU_SEL alu_sel alu.sv(6) " "Verilog HDL Declaration information at alu.sv(6): object \"ALU_SEL\" differs only in case from object \"alu_sel\" in the same scope" {  } { { "alu.sv" "" { Text "C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/alu.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1704110106850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/alu.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704110106851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704110106851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulation/alu_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file simulation/alu_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_tb " "Found entity 1: alu_tb" {  } { { "simulation/alu_tb.sv" "" { Text "C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/simulation/alu_tb.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704110106855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704110106855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controls.sv 0 0 " "Found 0 design units, including 0 entities, in source file controls.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704110106858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.sv" "" { Text "C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/mux2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704110106865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704110106865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.sv" "" { Text "C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/regfile.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704110106870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704110106870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulation/regfile_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file simulation/regfile_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile_tb " "Found entity 1: regfile_tb" {  } { { "simulation/regfile_tb.sv" "" { Text "C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/simulation/regfile_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704110106887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704110106887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "immgen.sv 1 1 " "Found 1 design units, including 1 entities, in source file immgen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 immgen " "Found entity 1: immgen" {  } { { "immgen.sv" "" { Text "C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/immgen.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704110106896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704110106896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulation/immgen_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file simulation/immgen_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 immgen_tb " "Found entity 1: immgen_tb" {  } { { "simulation/immgen_tb.sv" "" { Text "C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/simulation/immgen_tb.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704110106909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704110106909 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "data_memory.sv(45) " "Verilog HDL information at data_memory.sv(45): always construct contains both blocking and non-blocking assignments" {  } { { "data_memory.sv" "" { Text "C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/data_memory.sv" 45 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1704110106912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file data_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "data_memory.sv" "" { Text "C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/data_memory.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704110106913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704110106913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulation/data_memory_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file simulation/data_memory_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory_tb " "Found entity 1: data_memory_tb" {  } { { "simulation/data_memory_tb.sv" "" { Text "C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/simulation/data_memory_tb.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704110106919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704110106919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pccalc.sv 1 1 " "Found 1 design units, including 1 entities, in source file pccalc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pccalc " "Found entity 1: pccalc" {  } { { "pccalc.sv" "" { Text "C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/pccalc.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704110106925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704110106925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulation/pccalc_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file simulation/pccalc_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pccalc_tb " "Found entity 1: pccalc_tb" {  } { { "simulation/pccalc_tb.sv" "" { Text "C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/simulation/pccalc_tb.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704110106931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704110106931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux3 " "Found entity 1: mux3" {  } { { "mux3.sv" "" { Text "C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/mux3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704110106935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704110106935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inst_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file inst_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 inst_memory " "Found entity 1: inst_memory" {  } { { "inst_memory.sv" "" { Text "C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/inst_memory.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704110106940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704110106940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.sv" "" { Text "C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/controller.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704110106946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704110106946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.sv" "" { Text "C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/counter.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704110106950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704110106950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulation/counter_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file simulation/counter_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter_tb " "Found entity 1: counter_tb" {  } { { "simulation/counter_tb.sv" "" { Text "C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/simulation/counter_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704110106952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704110106952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "riscv_single_cycle_processor.sv 1 1 " "Found 1 design units, including 1 entities, in source file riscv_single_cycle_processor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 riscv_single_cycle_processor " "Found entity 1: riscv_single_cycle_processor" {  } { { "riscv_single_cycle_processor.sv" "" { Text "C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/riscv_single_cycle_processor.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704110106956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704110106956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulation/top_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file simulation/top_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_tb " "Found entity 1: top_tb" {  } { { "simulation/top_tb.sv" "" { Text "C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/simulation/top_tb.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704110106961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704110106961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_mem " "Found entity 1: datapath_mem" {  } { { "datapath_mem.sv" "" { Text "C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/datapath_mem.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704110106966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704110106966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch.sv 1 1 " "Found 1 design units, including 1 entities, in source file fetch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fetch " "Found entity 1: fetch" {  } { { "fetch.sv" "" { Text "C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/fetch.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704110106969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704110106969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode.sv 1 1 " "Found 1 design units, including 1 entities, in source file decode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decode " "Found entity 1: decode" {  } { { "decode.sv" "" { Text "C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/decode.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704110106974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704110106974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute.sv 1 1 " "Found 1 design units, including 1 entities, in source file execute.sv" { { "Info" "ISGN_ENTITY_NAME" "1 execute " "Found entity 1: execute" {  } { { "execute.sv" "" { Text "C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/execute.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704110106979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704110106979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.sv" "" { Text "C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/memory.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704110106982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704110106982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "writeback.sv 1 1 " "Found 1 design units, including 1 entities, in source file writeback.sv" { { "Info" "ISGN_ENTITY_NAME" "1 writeback " "Found entity 1: writeback" {  } { { "writeback.sv" "" { Text "C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/writeback.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704110106986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704110106986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "riscv_pipelined_processor.sv 1 1 " "Found 1 design units, including 1 entities, in source file riscv_pipelined_processor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 riscv_pipelined_processor " "Found entity 1: riscv_pipelined_processor" {  } { { "riscv_pipelined_processor.sv" "" { Text "C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/riscv_pipelined_processor.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704110106989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704110106989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "set_assc_cache.sv 1 1 " "Found 1 design units, including 1 entities, in source file set_assc_cache.sv" { { "Info" "ISGN_ENTITY_NAME" "1 set_assc_cache " "Found entity 1: set_assc_cache" {  } { { "set_assc_cache.sv" "" { Text "C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/set_assc_cache.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704110106993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704110106993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file data_memory_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory_controller " "Found entity 1: data_memory_controller" {  } { { "data_memory_controller.sv" "" { Text "C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/data_memory_controller.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704110106998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704110106998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pccalc_pred.sv 1 1 " "Found 1 design units, including 1 entities, in source file pccalc_pred.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pccalc_pred " "Found entity 1: pccalc_pred" {  } { { "pccalc_pred.sv" "" { Text "C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/pccalc_pred.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704110107002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704110107002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divide_half.sv 1 1 " "Found 1 design units, including 1 entities, in source file clock_divide_half.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divide_half " "Found entity 1: clock_divide_half" {  } { { "clock_divide_half.sv" "" { Text "C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/clock_divide_half.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704110107008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704110107008 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processor_fpga " "Elaborating entity \"processor_fpga\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1704110107126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divide_half clock_divide_half:clk_divide " "Elaborating entity \"clock_divide_half\" for hierarchy \"clock_divide_half:clk_divide\"" {  } { { "processor_fpga.sv" "clk_divide" { Text "C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/processor_fpga.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704110107131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "riscv_pipelined_processor riscv_pipelined_processor:proc " "Elaborating entity \"riscv_pipelined_processor\" for hierarchy \"riscv_pipelined_processor:proc\"" {  } { { "processor_fpga.sv" "proc" { Text "C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/processor_fpga.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704110107135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch riscv_pipelined_processor:proc\|fetch:fetch_stage " "Elaborating entity \"fetch\" for hierarchy \"riscv_pipelined_processor:proc\|fetch:fetch_stage\"" {  } { { "riscv_pipelined_processor.sv" "fetch_stage" { Text "C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/riscv_pipelined_processor.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704110107139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pccalc_pred riscv_pipelined_processor:proc\|fetch:fetch_stage\|pccalc_pred:pclogic_obj " "Elaborating entity \"pccalc_pred\" for hierarchy \"riscv_pipelined_processor:proc\|fetch:fetch_stage\|pccalc_pred:pclogic_obj\"" {  } { { "fetch.sv" "pclogic_obj" { Text "C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/fetch.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704110107142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch_target riscv_pipelined_processor:proc\|fetch:fetch_stage\|pccalc_pred:pclogic_obj\|branch_target:btu " "Elaborating entity \"branch_target\" for hierarchy \"riscv_pipelined_processor:proc\|fetch:fetch_stage\|pccalc_pred:pclogic_obj\|branch_target:btu\"" {  } { { "pccalc_pred.sv" "btu" { Text "C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/pccalc_pred.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704110107146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch_pred riscv_pipelined_processor:proc\|fetch:fetch_stage\|pccalc_pred:pclogic_obj\|branch_target:btu\|branch_pred:bpu " "Elaborating entity \"branch_pred\" for hierarchy \"riscv_pipelined_processor:proc\|fetch:fetch_stage\|pccalc_pred:pclogic_obj\|branch_target:btu\|branch_pred:bpu\"" {  } { { "branch_target.sv" "bpu" { Text "C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/branch_target.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704110107150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inst_memory riscv_pipelined_processor:proc\|fetch:fetch_stage\|inst_memory:instmem_obj " "Elaborating entity \"inst_memory\" for hierarchy \"riscv_pipelined_processor:proc\|fetch:fetch_stage\|inst_memory:instmem_obj\"" {  } { { "fetch.sv" "instmem_obj" { Text "C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/fetch.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704110107153 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "memory " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"memory\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1704110107155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode riscv_pipelined_processor:proc\|decode:decode_stage " "Elaborating entity \"decode\" for hierarchy \"riscv_pipelined_processor:proc\|decode:decode_stage\"" {  } { { "riscv_pipelined_processor.sv" "decode_stage" { Text "C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/riscv_pipelined_processor.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704110107157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile riscv_pipelined_processor:proc\|decode:decode_stage\|regfile:regfile_obj " "Elaborating entity \"regfile\" for hierarchy \"riscv_pipelined_processor:proc\|decode:decode_stage\|regfile:regfile_obj\"" {  } { { "decode.sv" "regfile_obj" { Text "C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/decode.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704110107163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "immgen riscv_pipelined_processor:proc\|decode:decode_stage\|immgen:immgen_obj " "Elaborating entity \"immgen\" for hierarchy \"riscv_pipelined_processor:proc\|decode:decode_stage\|immgen:immgen_obj\"" {  } { { "decode.sv" "immgen_obj" { Text "C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/decode.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704110107178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller riscv_pipelined_processor:proc\|decode:decode_stage\|controller:ctrl_obj " "Elaborating entity \"controller\" for hierarchy \"riscv_pipelined_processor:proc\|decode:decode_stage\|controller:ctrl_obj\"" {  } { { "decode.sv" "ctrl_obj" { Text "C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/decode.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704110107181 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "control_store\[511..433\] 0 controller.sv(12) " "Net \"control_store\[511..433\]\" at controller.sv(12) has no driver or initial value, using a default initial value '0'" {  } { { "controller.sv" "" { Text "C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/controller.sv" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1704110107190 "|processor_fpga|riscv_pipelined_processor:proc|decode:decode_stage|controller:ctrl_obj"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "control_store\[431..401\] 0 controller.sv(12) " "Net \"control_store\[431..401\]\" at controller.sv(12) has no driver or initial value, using a default initial value '0'" {  } { { "controller.sv" "" { Text "C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/controller.sv" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1704110107191 "|processor_fpga|riscv_pipelined_processor:proc|decode:decode_stage|controller:ctrl_obj"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "control_store\[399\] 0 controller.sv(12) " "Net \"control_store\[399\]\" at controller.sv(12) has no driver or initial value, using a default initial value '0'" {  } { { "controller.sv" "" { Text "C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/controller.sv" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1704110107192 "|processor_fpga|riscv_pipelined_processor:proc|decode:decode_stage|controller:ctrl_obj"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "control_store\[397\] 0 controller.sv(12) " "Net \"control_store\[397\]\" at controller.sv(12) has no driver or initial value, using a default initial value '0'" {  } { { "controller.sv" "" { Text "C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/controller.sv" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1704110107192 "|processor_fpga|riscv_pipelined_processor:proc|decode:decode_stage|controller:ctrl_obj"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "control_store\[395\] 0 controller.sv(12) " "Net \"control_store\[395\]\" at controller.sv(12) has no driver or initial value, using a default initial value '0'" {  } { { "controller.sv" "" { Text "C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/controller.sv" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1704110107192 "|processor_fpga|riscv_pipelined_processor:proc|decode:decode_stage|controller:ctrl_obj"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "control_store\[393\] 0 controller.sv(12) " "Net \"control_store\[393\]\" at controller.sv(12) has no driver or initial value, using a default initial value '0'" {  } { { "controller.sv" "" { Text "C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/controller.sv" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1704110107192 "|processor_fpga|riscv_pipelined_processor:proc|decode:decode_stage|controller:ctrl_obj"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "control_store\[391..387\] 0 controller.sv(12) " "Net \"control_store\[391..387\]\" at controller.sv(12) has no driver or initial value, using a default initial value '0'" {  } { { "controller.sv" "" { Text "C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/controller.sv" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1704110107192 "|processor_fpga|riscv_pipelined_processor:proc|decode:decode_stage|controller:ctrl_obj"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "control_store\[385\] 0 controller.sv(12) " "Net \"control_store\[385\]\" at controller.sv(12) has no driver or initial value, using a default initial value '0'" {  } { { "controller.sv" "" { Text "C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/controller.sv" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1704110107192 "|processor_fpga|riscv_pipelined_processor:proc|decode:decode_stage|controller:ctrl_obj"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "control_store\[383..209\] 0 controller.sv(12) " "Net \"control_store\[383..209\]\" at controller.sv(12) has no driver or initial value, using a default initial value '0'" {  } { { "controller.sv" "" { Text "C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/controller.sv" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1704110107192 "|processor_fpga|riscv_pipelined_processor:proc|decode:decode_stage|controller:ctrl_obj"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "control_store\[205\] 0 controller.sv(12) " "Net \"control_store\[205\]\" at controller.sv(12) has no driver or initial value, using a default initial value '0'" {  } { { "controller.sv" "" { Text "C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/controller.sv" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1704110107192 "|processor_fpga|riscv_pipelined_processor:proc|decode:decode_stage|controller:ctrl_obj"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "control_store\[201\] 0 controller.sv(12) " "Net \"control_store\[201\]\" at controller.sv(12) has no driver or initial value, using a default initial value '0'" {  } { { "controller.sv" "" { Text "C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/controller.sv" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1704110107192 "|processor_fpga|riscv_pipelined_processor:proc|decode:decode_stage|controller:ctrl_obj"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "control_store\[199\] 0 controller.sv(12) " "Net \"control_store\[199\]\" at controller.sv(12) has no driver or initial value, using a default initial value '0'" {  } { { "controller.sv" "" { Text "C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/controller.sv" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1704110107192 "|processor_fpga|riscv_pipelined_processor:proc|decode:decode_stage|controller:ctrl_obj"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "control_store\[197\] 0 controller.sv(12) " "Net \"control_store\[197\]\" at controller.sv(12) has no driver or initial value, using a default initial value '0'" {  } { { "controller.sv" "" { Text "C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/controller.sv" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1704110107192 "|processor_fpga|riscv_pipelined_processor:proc|decode:decode_stage|controller:ctrl_obj"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "control_store\[195\] 0 controller.sv(12) " "Net \"control_store\[195\]\" at controller.sv(12) has no driver or initial value, using a default initial value '0'" {  } { { "controller.sv" "" { Text "C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/controller.sv" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1704110107192 "|processor_fpga|riscv_pipelined_processor:proc|decode:decode_stage|controller:ctrl_obj"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "control_store\[191..134\] 0 controller.sv(12) " "Net \"control_store\[191..134\]\" at controller.sv(12) has no driver or initial value, using a default initial value '0'" {  } { { "controller.sv" "" { Text "C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/controller.sv" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1704110107193 "|processor_fpga|riscv_pipelined_processor:proc|decode:decode_stage|controller:ctrl_obj"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "control_store\[127..81\] 0 controller.sv(12) " "Net \"control_store\[127..81\]\" at controller.sv(12) has no driver or initial value, using a default initial value '0'" {  } { { "controller.sv" "" { Text "C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/controller.sv" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1704110107193 "|processor_fpga|riscv_pipelined_processor:proc|decode:decode_stage|controller:ctrl_obj"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "control_store\[79\] 0 controller.sv(12) " "Net \"control_store\[79\]\" at controller.sv(12) has no driver or initial value, using a default initial value '0'" {  } { { "controller.sv" "" { Text "C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/controller.sv" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1704110107193 "|processor_fpga|riscv_pipelined_processor:proc|decode:decode_stage|controller:ctrl_obj"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "control_store\[77\] 0 controller.sv(12) " "Net \"control_store\[77\]\" at controller.sv(12) has no driver or initial value, using a default initial value '0'" {  } { { "controller.sv" "" { Text "C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/controller.sv" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1704110107193 "|processor_fpga|riscv_pipelined_processor:proc|decode:decode_stage|controller:ctrl_obj"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "control_store\[73\] 0 controller.sv(12) " "Net \"control_store\[73\]\" at controller.sv(12) has no driver or initial value, using a default initial value '0'" {  } { { "controller.sv" "" { Text "C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/controller.sv" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1704110107193 "|processor_fpga|riscv_pipelined_processor:proc|decode:decode_stage|controller:ctrl_obj"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "control_store\[71\] 0 controller.sv(12) " "Net \"control_store\[71\]\" at controller.sv(12) has no driver or initial value, using a default initial value '0'" {  } { { "controller.sv" "" { Text "C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/controller.sv" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1704110107193 "|processor_fpga|riscv_pipelined_processor:proc|decode:decode_stage|controller:ctrl_obj"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "control_store\[69\] 0 controller.sv(12) " "Net \"control_store\[69\]\" at controller.sv(12) has no driver or initial value, using a default initial value '0'" {  } { { "controller.sv" "" { Text "C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/controller.sv" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1704110107193 "|processor_fpga|riscv_pipelined_processor:proc|decode:decode_stage|controller:ctrl_obj"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "control_store\[67\] 0 controller.sv(12) " "Net \"control_store\[67\]\" at controller.sv(12) has no driver or initial value, using a default initial value '0'" {  } { { "controller.sv" "" { Text "C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/controller.sv" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1704110107193 "|processor_fpga|riscv_pipelined_processor:proc|decode:decode_stage|controller:ctrl_obj"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "control_store\[65\] 0 controller.sv(12) " "Net \"control_store\[65\]\" at controller.sv(12) has no driver or initial value, using a default initial value '0'" {  } { { "controller.sv" "" { Text "C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/controller.sv" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1704110107193 "|processor_fpga|riscv_pipelined_processor:proc|decode:decode_stage|controller:ctrl_obj"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "control_store\[63..36\] 0 controller.sv(12) " "Net \"control_store\[63..36\]\" at controller.sv(12) has no driver or initial value, using a default initial value '0'" {  } { { "controller.sv" "" { Text "C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/controller.sv" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1704110107193 "|processor_fpga|riscv_pipelined_processor:proc|decode:decode_stage|controller:ctrl_obj"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "control_store\[31..12\] 0 controller.sv(12) " "Net \"control_store\[31..12\]\" at controller.sv(12) has no driver or initial value, using a default initial value '0'" {  } { { "controller.sv" "" { Text "C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/controller.sv" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1704110107193 "|processor_fpga|riscv_pipelined_processor:proc|decode:decode_stage|controller:ctrl_obj"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "control_store\[7..6\] 0 controller.sv(12) " "Net \"control_store\[7..6\]\" at controller.sv(12) has no driver or initial value, using a default initial value '0'" {  } { { "controller.sv" "" { Text "C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/controller.sv" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1704110107193 "|processor_fpga|riscv_pipelined_processor:proc|decode:decode_stage|controller:ctrl_obj"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "execute riscv_pipelined_processor:proc\|execute:execute_stage " "Elaborating entity \"execute\" for hierarchy \"riscv_pipelined_processor:proc\|execute:execute_stage\"" {  } { { "riscv_pipelined_processor.sv" "execute_stage" { Text "C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/riscv_pipelined_processor.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704110107195 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rs1 execute.sv(25) " "Verilog HDL or VHDL warning at execute.sv(25): object \"rs1\" assigned a value but never read" {  } { { "execute.sv" "" { Text "C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/execute.sv" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1704110107200 "|processor_fpga|riscv_pipelined_processor:proc|execute:execute_stage"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rs2 execute.sv(25) " "Verilog HDL or VHDL warning at execute.sv(25): object \"rs2\" assigned a value but never read" {  } { { "execute.sv" "" { Text "C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/execute.sv" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1704110107200 "|processor_fpga|riscv_pipelined_processor:proc|execute:execute_stage"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu riscv_pipelined_processor:proc\|execute:execute_stage\|alu:alu_obj " "Elaborating entity \"alu\" for hierarchy \"riscv_pipelined_processor:proc\|execute:execute_stage\|alu:alu_obj\"" {  } { { "execute.sv" "alu_obj" { Text "C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/execute.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704110107201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3 riscv_pipelined_processor:proc\|execute:execute_stage\|mux3:read_data1_mux " "Elaborating entity \"mux3\" for hierarchy \"riscv_pipelined_processor:proc\|execute:execute_stage\|mux3:read_data1_mux\"" {  } { { "execute.sv" "read_data1_mux" { Text "C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/execute.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704110107204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory riscv_pipelined_processor:proc\|memory:memory_stage " "Elaborating entity \"memory\" for hierarchy \"riscv_pipelined_processor:proc\|memory:memory_stage\"" {  } { { "riscv_pipelined_processor.sv" "memory_stage" { Text "C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/riscv_pipelined_processor.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704110107213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory_controller riscv_pipelined_processor:proc\|memory:memory_stage\|data_memory_controller:datamem_obj " "Elaborating entity \"data_memory_controller\" for hierarchy \"riscv_pipelined_processor:proc\|memory:memory_stage\|data_memory_controller:datamem_obj\"" {  } { { "memory.sv" "datamem_obj" { Text "C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/memory.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704110107217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "set_assc_cache riscv_pipelined_processor:proc\|memory:memory_stage\|data_memory_controller:datamem_obj\|set_assc_cache:cache_memory_obj " "Elaborating entity \"set_assc_cache\" for hierarchy \"riscv_pipelined_processor:proc\|memory:memory_stage\|data_memory_controller:datamem_obj\|set_assc_cache:cache_memory_obj\"" {  } { { "data_memory_controller.sv" "cache_memory_obj" { Text "C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/data_memory_controller.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704110107220 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "cache " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"cache\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1704110107286 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "tag_store " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"tag_store\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1704110107287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory_for_cache riscv_pipelined_processor:proc\|memory:memory_stage\|data_memory_controller:datamem_obj\|data_memory_for_cache:data_memory_obj " "Elaborating entity \"data_memory_for_cache\" for hierarchy \"riscv_pipelined_processor:proc\|memory:memory_stage\|data_memory_controller:datamem_obj\|data_memory_for_cache:data_memory_obj\"" {  } { { "data_memory_controller.sv" "data_memory_obj" { Text "C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/data_memory_controller.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704110107289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "writeback riscv_pipelined_processor:proc\|writeback:writeback_stage " "Elaborating entity \"writeback\" for hierarchy \"riscv_pipelined_processor:proc\|writeback:writeback_stage\"" {  } { { "riscv_pipelined_processor.sv" "writeback_stage" { Text "C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/riscv_pipelined_processor.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704110107359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "forwarding_unit riscv_pipelined_processor:proc\|forwarding_unit:fwd_unit " "Elaborating entity \"forwarding_unit\" for hierarchy \"riscv_pipelined_processor:proc\|forwarding_unit:fwd_unit\"" {  } { { "riscv_pipelined_processor.sv" "fwd_unit" { Text "C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/riscv_pipelined_processor.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704110107367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binary_to_7seg binary_to_7seg:ss1 " "Elaborating entity \"binary_to_7seg\" for hierarchy \"binary_to_7seg:ss1\"" {  } { { "processor_fpga.sv" "ss1" { Text "C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/processor_fpga.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704110107371 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "branch_pred.sv" "" { Text "C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/branch_pred.sv" 35 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1704110128287 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1704110128287 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1704110137637 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "9 " "9 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1704110151677 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/output_files/riscv_single_cycle_processor.map.smsg " "Generated suppressed messages file C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/output_files/riscv_single_cycle_processor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704110152018 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1704110152582 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704110152582 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "10311 " "Implemented 10311 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1704110153434 ""} { "Info" "ICUT_CUT_TM_OPINS" "49 " "Implemented 49 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1704110153434 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10260 " "Implemented 10260 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1704110153434 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1704110153434 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4862 " "Peak virtual memory: 4862 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1704110153481 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 01 22:55:53 2024 " "Processing ended: Mon Jan 01 22:55:53 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1704110153481 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:59 " "Elapsed time: 00:00:59" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1704110153481 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:11 " "Total CPU time (on all processors): 00:01:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1704110153481 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1704110153481 ""}
