//
// Copyright (c) 2016 NVIDIA Corporation.
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
// modification, are permitted provided that the following conditions
// are met:
//  * Redistributions of source code must retain the above copyright
//    notice, this list of conditions and the following disclaimer.
//  * Redistributions in binary form must reproduce the above copyright
//    notice, this list of conditions and the following disclaimer in the
//    documentation and/or other materials provided with the distribution.
//  * Neither the name of NVIDIA CORPORATION nor the names of its
//    contributors may be used to endorse or promote products derived
//    from this software without specific prior written permission.
//
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS ``AS IS'' AND ANY
// EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
// PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL THE COPYRIGHT OWNER OR
// CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
// EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
// PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
// PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
// OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
//

//
// DO NOT EDIT - generated by simspec!
//

#ifndef ___ARPMC_IMPL_H_INC_
#define ___ARPMC_IMPL_H_INC_

// Register PMC_IMPL_CNTRL_0
#define PMC_IMPL_CNTRL_0                        _MK_ADDR_CONST(0x0)
#define PMC_IMPL_CNTRL_0_SECURE                         0x0
#define PMC_IMPL_CNTRL_0_SCR                    CNTRL_SCR_0
#define PMC_IMPL_CNTRL_0_WORD_COUNT                     0x1
#define PMC_IMPL_CNTRL_0_RESET_VAL                      _MK_MASK_CONST(0x400a00)
#define PMC_IMPL_CNTRL_0_RESET_MASK                     _MK_MASK_CONST(0x447f9f)
#define PMC_IMPL_CNTRL_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define PMC_IMPL_CNTRL_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_CNTRL_0_READ_MASK                      _MK_MASK_CONST(0x447f9f)
#define PMC_IMPL_CNTRL_0_WRITE_MASK                     _MK_MASK_CONST(0x447f9f)
#define PMC_IMPL_CNTRL_0_RESERVED_1_SHIFT                       _MK_SHIFT_CONST(0)
#define PMC_IMPL_CNTRL_0_RESERVED_1_FIELD                       _MK_FIELD_CONST(0x1, PMC_IMPL_CNTRL_0_RESERVED_1_SHIFT)
#define PMC_IMPL_CNTRL_0_RESERVED_1_RANGE                       0:0
#define PMC_IMPL_CNTRL_0_RESERVED_1_WOFFSET                     0x0
#define PMC_IMPL_CNTRL_0_RESERVED_1_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_CNTRL_0_RESERVED_1_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_CNTRL_0_RESERVED_1_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_CNTRL_0_RESERVED_1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define PMC_IMPL_CNTRL_0_RTC_CLK_DIS_SHIFT                      _MK_SHIFT_CONST(1)
#define PMC_IMPL_CNTRL_0_RTC_CLK_DIS_FIELD                      _MK_FIELD_CONST(0x1, PMC_IMPL_CNTRL_0_RTC_CLK_DIS_SHIFT)
#define PMC_IMPL_CNTRL_0_RTC_CLK_DIS_RANGE                      1:1
#define PMC_IMPL_CNTRL_0_RTC_CLK_DIS_WOFFSET                    0x0
#define PMC_IMPL_CNTRL_0_RTC_CLK_DIS_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_CNTRL_0_RTC_CLK_DIS_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PMC_IMPL_CNTRL_0_RTC_CLK_DIS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_CNTRL_0_RTC_CLK_DIS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_CNTRL_0_RTC_CLK_DIS_DISABLE                    _MK_ENUM_CONST(0)
#define PMC_IMPL_CNTRL_0_RTC_CLK_DIS_ENABLE                     _MK_ENUM_CONST(1)

#define PMC_IMPL_CNTRL_0_RTC_RST_SHIFT                  _MK_SHIFT_CONST(2)
#define PMC_IMPL_CNTRL_0_RTC_RST_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_CNTRL_0_RTC_RST_SHIFT)
#define PMC_IMPL_CNTRL_0_RTC_RST_RANGE                  2:2
#define PMC_IMPL_CNTRL_0_RTC_RST_WOFFSET                        0x0
#define PMC_IMPL_CNTRL_0_RTC_RST_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_CNTRL_0_RTC_RST_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_CNTRL_0_RTC_RST_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_CNTRL_0_RTC_RST_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_CNTRL_0_RTC_RST_DISABLE                        _MK_ENUM_CONST(0)
#define PMC_IMPL_CNTRL_0_RTC_RST_ENABLE                 _MK_ENUM_CONST(1)

#define PMC_IMPL_CNTRL_0_RESERVED_2_SHIFT                       _MK_SHIFT_CONST(3)
#define PMC_IMPL_CNTRL_0_RESERVED_2_FIELD                       _MK_FIELD_CONST(0x1, PMC_IMPL_CNTRL_0_RESERVED_2_SHIFT)
#define PMC_IMPL_CNTRL_0_RESERVED_2_RANGE                       3:3
#define PMC_IMPL_CNTRL_0_RESERVED_2_WOFFSET                     0x0
#define PMC_IMPL_CNTRL_0_RESERVED_2_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_CNTRL_0_RESERVED_2_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_CNTRL_0_RESERVED_2_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_CNTRL_0_RESERVED_2_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define PMC_IMPL_CNTRL_0_MAIN_RST_SHIFT                 _MK_SHIFT_CONST(4)
#define PMC_IMPL_CNTRL_0_MAIN_RST_FIELD                 _MK_FIELD_CONST(0x1, PMC_IMPL_CNTRL_0_MAIN_RST_SHIFT)
#define PMC_IMPL_CNTRL_0_MAIN_RST_RANGE                 4:4
#define PMC_IMPL_CNTRL_0_MAIN_RST_WOFFSET                       0x0
#define PMC_IMPL_CNTRL_0_MAIN_RST_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_CNTRL_0_MAIN_RST_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_CNTRL_0_MAIN_RST_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_CNTRL_0_MAIN_RST_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_CNTRL_0_MAIN_RST_DISABLE                       _MK_ENUM_CONST(0)
#define PMC_IMPL_CNTRL_0_MAIN_RST_ENABLE                        _MK_ENUM_CONST(1)

#define PMC_IMPL_CNTRL_0_BLINK_EN_SHIFT                 _MK_SHIFT_CONST(7)
#define PMC_IMPL_CNTRL_0_BLINK_EN_FIELD                 _MK_FIELD_CONST(0x1, PMC_IMPL_CNTRL_0_BLINK_EN_SHIFT)
#define PMC_IMPL_CNTRL_0_BLINK_EN_RANGE                 7:7
#define PMC_IMPL_CNTRL_0_BLINK_EN_WOFFSET                       0x0
#define PMC_IMPL_CNTRL_0_BLINK_EN_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_CNTRL_0_BLINK_EN_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_CNTRL_0_BLINK_EN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_CNTRL_0_BLINK_EN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_CNTRL_0_BLINK_EN_DISABLE                       _MK_ENUM_CONST(0)
#define PMC_IMPL_CNTRL_0_BLINK_EN_ENABLE                        _MK_ENUM_CONST(1)

#define PMC_IMPL_CNTRL_0_PWRREQ_POLARITY_SHIFT                  _MK_SHIFT_CONST(8)
#define PMC_IMPL_CNTRL_0_PWRREQ_POLARITY_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_CNTRL_0_PWRREQ_POLARITY_SHIFT)
#define PMC_IMPL_CNTRL_0_PWRREQ_POLARITY_RANGE                  8:8
#define PMC_IMPL_CNTRL_0_PWRREQ_POLARITY_WOFFSET                        0x0
#define PMC_IMPL_CNTRL_0_PWRREQ_POLARITY_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_CNTRL_0_PWRREQ_POLARITY_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_CNTRL_0_PWRREQ_POLARITY_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_CNTRL_0_PWRREQ_POLARITY_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_CNTRL_0_PWRREQ_POLARITY_NORMAL                 _MK_ENUM_CONST(0)
#define PMC_IMPL_CNTRL_0_PWRREQ_POLARITY_INVERT                 _MK_ENUM_CONST(1)

#define PMC_IMPL_CNTRL_0_PWRREQ_OE_SHIFT                        _MK_SHIFT_CONST(9)
#define PMC_IMPL_CNTRL_0_PWRREQ_OE_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_CNTRL_0_PWRREQ_OE_SHIFT)
#define PMC_IMPL_CNTRL_0_PWRREQ_OE_RANGE                        9:9
#define PMC_IMPL_CNTRL_0_PWRREQ_OE_WOFFSET                      0x0
#define PMC_IMPL_CNTRL_0_PWRREQ_OE_DEFAULT                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_CNTRL_0_PWRREQ_OE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_CNTRL_0_PWRREQ_OE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_CNTRL_0_PWRREQ_OE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_CNTRL_0_PWRREQ_OE_DISABLE                      _MK_ENUM_CONST(0)
#define PMC_IMPL_CNTRL_0_PWRREQ_OE_ENABLE                       _MK_ENUM_CONST(1)

#define PMC_IMPL_CNTRL_0_SYSCLK_POLARITY_SHIFT                  _MK_SHIFT_CONST(10)
#define PMC_IMPL_CNTRL_0_SYSCLK_POLARITY_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_CNTRL_0_SYSCLK_POLARITY_SHIFT)
#define PMC_IMPL_CNTRL_0_SYSCLK_POLARITY_RANGE                  10:10
#define PMC_IMPL_CNTRL_0_SYSCLK_POLARITY_WOFFSET                        0x0
#define PMC_IMPL_CNTRL_0_SYSCLK_POLARITY_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_CNTRL_0_SYSCLK_POLARITY_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_CNTRL_0_SYSCLK_POLARITY_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_CNTRL_0_SYSCLK_POLARITY_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_CNTRL_0_SYSCLK_POLARITY_NORMAL                 _MK_ENUM_CONST(0)
#define PMC_IMPL_CNTRL_0_SYSCLK_POLARITY_INVERT                 _MK_ENUM_CONST(1)

#define PMC_IMPL_CNTRL_0_SYSCLK_OE_SHIFT                        _MK_SHIFT_CONST(11)
#define PMC_IMPL_CNTRL_0_SYSCLK_OE_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_CNTRL_0_SYSCLK_OE_SHIFT)
#define PMC_IMPL_CNTRL_0_SYSCLK_OE_RANGE                        11:11
#define PMC_IMPL_CNTRL_0_SYSCLK_OE_WOFFSET                      0x0
#define PMC_IMPL_CNTRL_0_SYSCLK_OE_DEFAULT                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_CNTRL_0_SYSCLK_OE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_CNTRL_0_SYSCLK_OE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_CNTRL_0_SYSCLK_OE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_CNTRL_0_SYSCLK_OE_DISABLE                      _MK_ENUM_CONST(0)
#define PMC_IMPL_CNTRL_0_SYSCLK_OE_ENABLE                       _MK_ENUM_CONST(1)

#define PMC_IMPL_CNTRL_0_PWRGATE_DIS_SHIFT                      _MK_SHIFT_CONST(12)
#define PMC_IMPL_CNTRL_0_PWRGATE_DIS_FIELD                      _MK_FIELD_CONST(0x1, PMC_IMPL_CNTRL_0_PWRGATE_DIS_SHIFT)
#define PMC_IMPL_CNTRL_0_PWRGATE_DIS_RANGE                      12:12
#define PMC_IMPL_CNTRL_0_PWRGATE_DIS_WOFFSET                    0x0
#define PMC_IMPL_CNTRL_0_PWRGATE_DIS_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_CNTRL_0_PWRGATE_DIS_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PMC_IMPL_CNTRL_0_PWRGATE_DIS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_CNTRL_0_PWRGATE_DIS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_CNTRL_0_PWRGATE_DIS_DISABLE                    _MK_ENUM_CONST(0)
#define PMC_IMPL_CNTRL_0_PWRGATE_DIS_ENABLE                     _MK_ENUM_CONST(1)

#define PMC_IMPL_CNTRL_0_AOINIT_SHIFT                   _MK_SHIFT_CONST(13)
#define PMC_IMPL_CNTRL_0_AOINIT_FIELD                   _MK_FIELD_CONST(0x1, PMC_IMPL_CNTRL_0_AOINIT_SHIFT)
#define PMC_IMPL_CNTRL_0_AOINIT_RANGE                   13:13
#define PMC_IMPL_CNTRL_0_AOINIT_WOFFSET                 0x0
#define PMC_IMPL_CNTRL_0_AOINIT_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_CNTRL_0_AOINIT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_CNTRL_0_AOINIT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_CNTRL_0_AOINIT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_CNTRL_0_AOINIT_NOTDONE                 _MK_ENUM_CONST(0)
#define PMC_IMPL_CNTRL_0_AOINIT_DONE                    _MK_ENUM_CONST(1)

#define PMC_IMPL_CNTRL_0_SIDE_EFFECT_LP0_SHIFT                  _MK_SHIFT_CONST(14)
#define PMC_IMPL_CNTRL_0_SIDE_EFFECT_LP0_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_CNTRL_0_SIDE_EFFECT_LP0_SHIFT)
#define PMC_IMPL_CNTRL_0_SIDE_EFFECT_LP0_RANGE                  14:14
#define PMC_IMPL_CNTRL_0_SIDE_EFFECT_LP0_WOFFSET                        0x0
#define PMC_IMPL_CNTRL_0_SIDE_EFFECT_LP0_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_CNTRL_0_SIDE_EFFECT_LP0_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_CNTRL_0_SIDE_EFFECT_LP0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_CNTRL_0_SIDE_EFFECT_LP0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_CNTRL_0_SIDE_EFFECT_LP0_DISABLE                        _MK_ENUM_CONST(0)
#define PMC_IMPL_CNTRL_0_SIDE_EFFECT_LP0_ENABLE                 _MK_ENUM_CONST(1)

#define PMC_IMPL_CNTRL_0_FUSE_OVERRIDE_SHIFT                    _MK_SHIFT_CONST(18)
#define PMC_IMPL_CNTRL_0_FUSE_OVERRIDE_FIELD                    _MK_FIELD_CONST(0x1, PMC_IMPL_CNTRL_0_FUSE_OVERRIDE_SHIFT)
#define PMC_IMPL_CNTRL_0_FUSE_OVERRIDE_RANGE                    18:18
#define PMC_IMPL_CNTRL_0_FUSE_OVERRIDE_WOFFSET                  0x0
#define PMC_IMPL_CNTRL_0_FUSE_OVERRIDE_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_CNTRL_0_FUSE_OVERRIDE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_CNTRL_0_FUSE_OVERRIDE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_CNTRL_0_FUSE_OVERRIDE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_CNTRL_0_FUSE_OVERRIDE_DISABLE                  _MK_ENUM_CONST(0)
#define PMC_IMPL_CNTRL_0_FUSE_OVERRIDE_ENABLE                   _MK_ENUM_CONST(1)

#define PMC_IMPL_CNTRL_0_SHUTDOWN_OE_SHIFT                      _MK_SHIFT_CONST(22)
#define PMC_IMPL_CNTRL_0_SHUTDOWN_OE_FIELD                      _MK_FIELD_CONST(0x1, PMC_IMPL_CNTRL_0_SHUTDOWN_OE_SHIFT)
#define PMC_IMPL_CNTRL_0_SHUTDOWN_OE_RANGE                      22:22
#define PMC_IMPL_CNTRL_0_SHUTDOWN_OE_WOFFSET                    0x0
#define PMC_IMPL_CNTRL_0_SHUTDOWN_OE_DEFAULT                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_CNTRL_0_SHUTDOWN_OE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PMC_IMPL_CNTRL_0_SHUTDOWN_OE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_CNTRL_0_SHUTDOWN_OE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_CNTRL_0_SHUTDOWN_OE_DISABLE                    _MK_ENUM_CONST(0)
#define PMC_IMPL_CNTRL_0_SHUTDOWN_OE_ENABLE                     _MK_ENUM_CONST(1)


// Register PMC_IMPL_SLCG_CTRL_0
#define PMC_IMPL_SLCG_CTRL_0                    _MK_ADDR_CONST(0x4)
#define PMC_IMPL_SLCG_CTRL_0_SECURE                     0x0
#define PMC_IMPL_SLCG_CTRL_0_SCR                        CNTRL_SCR_0
#define PMC_IMPL_SLCG_CTRL_0_WORD_COUNT                         0x1
#define PMC_IMPL_SLCG_CTRL_0_RESET_VAL                  _MK_MASK_CONST(0x70000)
#define PMC_IMPL_SLCG_CTRL_0_RESET_MASK                         _MK_MASK_CONST(0xff070f)
#define PMC_IMPL_SLCG_CTRL_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_SLCG_CTRL_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_SLCG_CTRL_0_READ_MASK                  _MK_MASK_CONST(0xff070f)
#define PMC_IMPL_SLCG_CTRL_0_WRITE_MASK                         _MK_MASK_CONST(0xff070f)
#define PMC_IMPL_SLCG_CTRL_0_PCLK_SLCG_EN_SHIFT                 _MK_SHIFT_CONST(0)
#define PMC_IMPL_SLCG_CTRL_0_PCLK_SLCG_EN_FIELD                 _MK_FIELD_CONST(0x1, PMC_IMPL_SLCG_CTRL_0_PCLK_SLCG_EN_SHIFT)
#define PMC_IMPL_SLCG_CTRL_0_PCLK_SLCG_EN_RANGE                 0:0
#define PMC_IMPL_SLCG_CTRL_0_PCLK_SLCG_EN_WOFFSET                       0x0
#define PMC_IMPL_SLCG_CTRL_0_PCLK_SLCG_EN_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_SLCG_CTRL_0_PCLK_SLCG_EN_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_SLCG_CTRL_0_PCLK_SLCG_EN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_SLCG_CTRL_0_PCLK_SLCG_EN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_SLCG_CTRL_0_PCLK_SLCG_EN_INIT_ENUM                     DISABLE
#define PMC_IMPL_SLCG_CTRL_0_PCLK_SLCG_EN_DISABLE                       _MK_ENUM_CONST(0)
#define PMC_IMPL_SLCG_CTRL_0_PCLK_SLCG_EN_ENABLE                        _MK_ENUM_CONST(1)

#define PMC_IMPL_SLCG_CTRL_0_CLK32_SLCG_EN_SHIFT                        _MK_SHIFT_CONST(1)
#define PMC_IMPL_SLCG_CTRL_0_CLK32_SLCG_EN_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_SLCG_CTRL_0_CLK32_SLCG_EN_SHIFT)
#define PMC_IMPL_SLCG_CTRL_0_CLK32_SLCG_EN_RANGE                        1:1
#define PMC_IMPL_SLCG_CTRL_0_CLK32_SLCG_EN_WOFFSET                      0x0
#define PMC_IMPL_SLCG_CTRL_0_CLK32_SLCG_EN_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_SLCG_CTRL_0_CLK32_SLCG_EN_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_SLCG_CTRL_0_CLK32_SLCG_EN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_SLCG_CTRL_0_CLK32_SLCG_EN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_SLCG_CTRL_0_CLK32_SLCG_EN_INIT_ENUM                    DISABLE
#define PMC_IMPL_SLCG_CTRL_0_CLK32_SLCG_EN_DISABLE                      _MK_ENUM_CONST(0)
#define PMC_IMPL_SLCG_CTRL_0_CLK32_SLCG_EN_ENABLE                       _MK_ENUM_CONST(1)

#define PMC_IMPL_SLCG_CTRL_0_FUSE_SLCG_EN_SHIFT                 _MK_SHIFT_CONST(2)
#define PMC_IMPL_SLCG_CTRL_0_FUSE_SLCG_EN_FIELD                 _MK_FIELD_CONST(0x1, PMC_IMPL_SLCG_CTRL_0_FUSE_SLCG_EN_SHIFT)
#define PMC_IMPL_SLCG_CTRL_0_FUSE_SLCG_EN_RANGE                 2:2
#define PMC_IMPL_SLCG_CTRL_0_FUSE_SLCG_EN_WOFFSET                       0x0
#define PMC_IMPL_SLCG_CTRL_0_FUSE_SLCG_EN_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_SLCG_CTRL_0_FUSE_SLCG_EN_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_SLCG_CTRL_0_FUSE_SLCG_EN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_SLCG_CTRL_0_FUSE_SLCG_EN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_SLCG_CTRL_0_FUSE_SLCG_EN_INIT_ENUM                     DISABLE
#define PMC_IMPL_SLCG_CTRL_0_FUSE_SLCG_EN_DISABLE                       _MK_ENUM_CONST(0)
#define PMC_IMPL_SLCG_CTRL_0_FUSE_SLCG_EN_ENABLE                        _MK_ENUM_CONST(1)

#define PMC_IMPL_SLCG_CTRL_0_OSC_SLCG_EN_SHIFT                  _MK_SHIFT_CONST(3)
#define PMC_IMPL_SLCG_CTRL_0_OSC_SLCG_EN_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_SLCG_CTRL_0_OSC_SLCG_EN_SHIFT)
#define PMC_IMPL_SLCG_CTRL_0_OSC_SLCG_EN_RANGE                  3:3
#define PMC_IMPL_SLCG_CTRL_0_OSC_SLCG_EN_WOFFSET                        0x0
#define PMC_IMPL_SLCG_CTRL_0_OSC_SLCG_EN_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_SLCG_CTRL_0_OSC_SLCG_EN_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_SLCG_CTRL_0_OSC_SLCG_EN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_SLCG_CTRL_0_OSC_SLCG_EN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_SLCG_CTRL_0_OSC_SLCG_EN_INIT_ENUM                      DISABLE
#define PMC_IMPL_SLCG_CTRL_0_OSC_SLCG_EN_DISABLE                        _MK_ENUM_CONST(0)
#define PMC_IMPL_SLCG_CTRL_0_OSC_SLCG_EN_ENABLE                 _MK_ENUM_CONST(1)

#define PMC_IMPL_SLCG_CTRL_0_PCLK_REG_SLCG_EN_SHIFT                     _MK_SHIFT_CONST(8)
#define PMC_IMPL_SLCG_CTRL_0_PCLK_REG_SLCG_EN_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_SLCG_CTRL_0_PCLK_REG_SLCG_EN_SHIFT)
#define PMC_IMPL_SLCG_CTRL_0_PCLK_REG_SLCG_EN_RANGE                     8:8
#define PMC_IMPL_SLCG_CTRL_0_PCLK_REG_SLCG_EN_WOFFSET                   0x0
#define PMC_IMPL_SLCG_CTRL_0_PCLK_REG_SLCG_EN_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_SLCG_CTRL_0_PCLK_REG_SLCG_EN_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_SLCG_CTRL_0_PCLK_REG_SLCG_EN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_SLCG_CTRL_0_PCLK_REG_SLCG_EN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_SLCG_CTRL_0_PCLK_REG_SLCG_EN_INIT_ENUM                 DISABLE
#define PMC_IMPL_SLCG_CTRL_0_PCLK_REG_SLCG_EN_DISABLE                   _MK_ENUM_CONST(0)
#define PMC_IMPL_SLCG_CTRL_0_PCLK_REG_SLCG_EN_ENABLE                    _MK_ENUM_CONST(1)

#define PMC_IMPL_SLCG_CTRL_0_PCLK_PG_SLCG_EN_SHIFT                      _MK_SHIFT_CONST(9)
#define PMC_IMPL_SLCG_CTRL_0_PCLK_PG_SLCG_EN_FIELD                      _MK_FIELD_CONST(0x1, PMC_IMPL_SLCG_CTRL_0_PCLK_PG_SLCG_EN_SHIFT)
#define PMC_IMPL_SLCG_CTRL_0_PCLK_PG_SLCG_EN_RANGE                      9:9
#define PMC_IMPL_SLCG_CTRL_0_PCLK_PG_SLCG_EN_WOFFSET                    0x0
#define PMC_IMPL_SLCG_CTRL_0_PCLK_PG_SLCG_EN_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_SLCG_CTRL_0_PCLK_PG_SLCG_EN_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PMC_IMPL_SLCG_CTRL_0_PCLK_PG_SLCG_EN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_SLCG_CTRL_0_PCLK_PG_SLCG_EN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_SLCG_CTRL_0_PCLK_PG_SLCG_EN_INIT_ENUM                  DISABLE
#define PMC_IMPL_SLCG_CTRL_0_PCLK_PG_SLCG_EN_DISABLE                    _MK_ENUM_CONST(0)
#define PMC_IMPL_SLCG_CTRL_0_PCLK_PG_SLCG_EN_ENABLE                     _MK_ENUM_CONST(1)

#define PMC_IMPL_SLCG_CTRL_0_PCLK_DPD_SLCG_EN_SHIFT                     _MK_SHIFT_CONST(10)
#define PMC_IMPL_SLCG_CTRL_0_PCLK_DPD_SLCG_EN_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_SLCG_CTRL_0_PCLK_DPD_SLCG_EN_SHIFT)
#define PMC_IMPL_SLCG_CTRL_0_PCLK_DPD_SLCG_EN_RANGE                     10:10
#define PMC_IMPL_SLCG_CTRL_0_PCLK_DPD_SLCG_EN_WOFFSET                   0x0
#define PMC_IMPL_SLCG_CTRL_0_PCLK_DPD_SLCG_EN_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_SLCG_CTRL_0_PCLK_DPD_SLCG_EN_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_SLCG_CTRL_0_PCLK_DPD_SLCG_EN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_SLCG_CTRL_0_PCLK_DPD_SLCG_EN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_SLCG_CTRL_0_PCLK_DPD_SLCG_EN_INIT_ENUM                 DISABLE
#define PMC_IMPL_SLCG_CTRL_0_PCLK_DPD_SLCG_EN_DISABLE                   _MK_ENUM_CONST(0)
#define PMC_IMPL_SLCG_CTRL_0_PCLK_DPD_SLCG_EN_ENABLE                    _MK_ENUM_CONST(1)

#define PMC_IMPL_SLCG_CTRL_0_PCLK_REG_SLCG_TIMER_SHIFT                  _MK_SHIFT_CONST(16)
#define PMC_IMPL_SLCG_CTRL_0_PCLK_REG_SLCG_TIMER_FIELD                  _MK_FIELD_CONST(0xff, PMC_IMPL_SLCG_CTRL_0_PCLK_REG_SLCG_TIMER_SHIFT)
#define PMC_IMPL_SLCG_CTRL_0_PCLK_REG_SLCG_TIMER_RANGE                  23:16
#define PMC_IMPL_SLCG_CTRL_0_PCLK_REG_SLCG_TIMER_WOFFSET                        0x0
#define PMC_IMPL_SLCG_CTRL_0_PCLK_REG_SLCG_TIMER_DEFAULT                        _MK_MASK_CONST(0x7)
#define PMC_IMPL_SLCG_CTRL_0_PCLK_REG_SLCG_TIMER_DEFAULT_MASK                   _MK_MASK_CONST(0xff)
#define PMC_IMPL_SLCG_CTRL_0_PCLK_REG_SLCG_TIMER_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_SLCG_CTRL_0_PCLK_REG_SLCG_TIMER_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register PMC_IMPL_DPD_PADS_ORIDE_0
#define PMC_IMPL_DPD_PADS_ORIDE_0                       _MK_ADDR_CONST(0x8)
#define PMC_IMPL_DPD_PADS_ORIDE_0_SECURE                        0x0
#define PMC_IMPL_DPD_PADS_ORIDE_0_SCR                   DPD_PADS_ORIDE_SCR_0
#define PMC_IMPL_DPD_PADS_ORIDE_0_WORD_COUNT                    0x1
#define PMC_IMPL_DPD_PADS_ORIDE_0_RESET_VAL                     _MK_MASK_CONST(0x200000)
#define PMC_IMPL_DPD_PADS_ORIDE_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define PMC_IMPL_DPD_PADS_ORIDE_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_DPD_PADS_ORIDE_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_DPD_PADS_ORIDE_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define PMC_IMPL_DPD_PADS_ORIDE_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define PMC_IMPL_DPD_PADS_ORIDE_0_RESERVED_1_SHIFT                      _MK_SHIFT_CONST(0)
#define PMC_IMPL_DPD_PADS_ORIDE_0_RESERVED_1_FIELD                      _MK_FIELD_CONST(0xfffff, PMC_IMPL_DPD_PADS_ORIDE_0_RESERVED_1_SHIFT)
#define PMC_IMPL_DPD_PADS_ORIDE_0_RESERVED_1_RANGE                      19:0
#define PMC_IMPL_DPD_PADS_ORIDE_0_RESERVED_1_WOFFSET                    0x0
#define PMC_IMPL_DPD_PADS_ORIDE_0_RESERVED_1_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_DPD_PADS_ORIDE_0_RESERVED_1_DEFAULT_MASK                       _MK_MASK_CONST(0xfffff)
#define PMC_IMPL_DPD_PADS_ORIDE_0_RESERVED_1_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_DPD_PADS_ORIDE_0_RESERVED_1_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define PMC_IMPL_DPD_PADS_ORIDE_0_BLINK_SHIFT                   _MK_SHIFT_CONST(20)
#define PMC_IMPL_DPD_PADS_ORIDE_0_BLINK_FIELD                   _MK_FIELD_CONST(0x1, PMC_IMPL_DPD_PADS_ORIDE_0_BLINK_SHIFT)
#define PMC_IMPL_DPD_PADS_ORIDE_0_BLINK_RANGE                   20:20
#define PMC_IMPL_DPD_PADS_ORIDE_0_BLINK_WOFFSET                 0x0
#define PMC_IMPL_DPD_PADS_ORIDE_0_BLINK_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_DPD_PADS_ORIDE_0_BLINK_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_DPD_PADS_ORIDE_0_BLINK_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_DPD_PADS_ORIDE_0_BLINK_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_DPD_PADS_ORIDE_0_BLINK_DISABLE                 _MK_ENUM_CONST(0)
#define PMC_IMPL_DPD_PADS_ORIDE_0_BLINK_ENABLE                  _MK_ENUM_CONST(1)

#define PMC_IMPL_DPD_PADS_ORIDE_0_SYS_CLK_SHIFT                 _MK_SHIFT_CONST(21)
#define PMC_IMPL_DPD_PADS_ORIDE_0_SYS_CLK_FIELD                 _MK_FIELD_CONST(0x1, PMC_IMPL_DPD_PADS_ORIDE_0_SYS_CLK_SHIFT)
#define PMC_IMPL_DPD_PADS_ORIDE_0_SYS_CLK_RANGE                 21:21
#define PMC_IMPL_DPD_PADS_ORIDE_0_SYS_CLK_WOFFSET                       0x0
#define PMC_IMPL_DPD_PADS_ORIDE_0_SYS_CLK_DEFAULT                       _MK_MASK_CONST(0x1)
#define PMC_IMPL_DPD_PADS_ORIDE_0_SYS_CLK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_DPD_PADS_ORIDE_0_SYS_CLK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_DPD_PADS_ORIDE_0_SYS_CLK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_DPD_PADS_ORIDE_0_SYS_CLK_DISABLE                       _MK_ENUM_CONST(0)
#define PMC_IMPL_DPD_PADS_ORIDE_0_SYS_CLK_ENABLE                        _MK_ENUM_CONST(1)

#define PMC_IMPL_DPD_PADS_ORIDE_0_RESERVED_2_SHIFT                      _MK_SHIFT_CONST(22)
#define PMC_IMPL_DPD_PADS_ORIDE_0_RESERVED_2_FIELD                      _MK_FIELD_CONST(0x3ff, PMC_IMPL_DPD_PADS_ORIDE_0_RESERVED_2_SHIFT)
#define PMC_IMPL_DPD_PADS_ORIDE_0_RESERVED_2_RANGE                      31:22
#define PMC_IMPL_DPD_PADS_ORIDE_0_RESERVED_2_WOFFSET                    0x0
#define PMC_IMPL_DPD_PADS_ORIDE_0_RESERVED_2_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_DPD_PADS_ORIDE_0_RESERVED_2_DEFAULT_MASK                       _MK_MASK_CONST(0x3ff)
#define PMC_IMPL_DPD_PADS_ORIDE_0_RESERVED_2_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_DPD_PADS_ORIDE_0_RESERVED_2_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Reserved address 12 [0xc]

// Register PMC_IMPL_DPD_ENABLE_0
#define PMC_IMPL_DPD_ENABLE_0                   _MK_ADDR_CONST(0x10)
#define PMC_IMPL_DPD_ENABLE_0_SECURE                    0x0
#define PMC_IMPL_DPD_ENABLE_0_SCR                       DPD_ENABLE_SCR_0
#define PMC_IMPL_DPD_ENABLE_0_WORD_COUNT                        0x1
#define PMC_IMPL_DPD_ENABLE_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define PMC_IMPL_DPD_ENABLE_0_RESET_MASK                        _MK_MASK_CONST(0x3)
#define PMC_IMPL_DPD_ENABLE_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_DPD_ENABLE_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_DPD_ENABLE_0_READ_MASK                         _MK_MASK_CONST(0x3)
#define PMC_IMPL_DPD_ENABLE_0_WRITE_MASK                        _MK_MASK_CONST(0x3)
#define PMC_IMPL_DPD_ENABLE_0_TSC_MULT_EN_SHIFT                 _MK_SHIFT_CONST(1)
#define PMC_IMPL_DPD_ENABLE_0_TSC_MULT_EN_FIELD                 _MK_FIELD_CONST(0x1, PMC_IMPL_DPD_ENABLE_0_TSC_MULT_EN_SHIFT)
#define PMC_IMPL_DPD_ENABLE_0_TSC_MULT_EN_RANGE                 1:1
#define PMC_IMPL_DPD_ENABLE_0_TSC_MULT_EN_WOFFSET                       0x0
#define PMC_IMPL_DPD_ENABLE_0_TSC_MULT_EN_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_DPD_ENABLE_0_TSC_MULT_EN_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_DPD_ENABLE_0_TSC_MULT_EN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_DPD_ENABLE_0_TSC_MULT_EN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_DPD_ENABLE_0_TSC_MULT_EN_DISABLE                       _MK_ENUM_CONST(0)
#define PMC_IMPL_DPD_ENABLE_0_TSC_MULT_EN_ENABLE                        _MK_ENUM_CONST(1)

#define PMC_IMPL_DPD_ENABLE_0_ON_SHIFT                  _MK_SHIFT_CONST(0)
#define PMC_IMPL_DPD_ENABLE_0_ON_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_DPD_ENABLE_0_ON_SHIFT)
#define PMC_IMPL_DPD_ENABLE_0_ON_RANGE                  0:0
#define PMC_IMPL_DPD_ENABLE_0_ON_WOFFSET                        0x0
#define PMC_IMPL_DPD_ENABLE_0_ON_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_DPD_ENABLE_0_ON_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_DPD_ENABLE_0_ON_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_DPD_ENABLE_0_ON_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_DPD_ENABLE_0_ON_DISABLE                        _MK_ENUM_CONST(0)
#define PMC_IMPL_DPD_ENABLE_0_ON_ENABLE                 _MK_ENUM_CONST(1)


// Register PMC_IMPL_SC7_CONFIG_0
#define PMC_IMPL_SC7_CONFIG_0                   _MK_ADDR_CONST(0x14)
#define PMC_IMPL_SC7_CONFIG_0_SECURE                    0x0
#define PMC_IMPL_SC7_CONFIG_0_SCR                       SC78_SCR_0
#define PMC_IMPL_SC7_CONFIG_0_WORD_COUNT                        0x1
#define PMC_IMPL_SC7_CONFIG_0_RESET_VAL                         _MK_MASK_CONST(0x40400)
#define PMC_IMPL_SC7_CONFIG_0_RESET_MASK                        _MK_MASK_CONST(0xffff03)
#define PMC_IMPL_SC7_CONFIG_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_SC7_CONFIG_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_SC7_CONFIG_0_READ_MASK                         _MK_MASK_CONST(0xffff03)
#define PMC_IMPL_SC7_CONFIG_0_WRITE_MASK                        _MK_MASK_CONST(0xffff03)
#define PMC_IMPL_SC7_CONFIG_0_SC7_TARGET_SHIFT                  _MK_SHIFT_CONST(0)
#define PMC_IMPL_SC7_CONFIG_0_SC7_TARGET_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_SC7_CONFIG_0_SC7_TARGET_SHIFT)
#define PMC_IMPL_SC7_CONFIG_0_SC7_TARGET_RANGE                  0:0
#define PMC_IMPL_SC7_CONFIG_0_SC7_TARGET_WOFFSET                        0x0
#define PMC_IMPL_SC7_CONFIG_0_SC7_TARGET_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_SC7_CONFIG_0_SC7_TARGET_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_SC7_CONFIG_0_SC7_TARGET_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_SC7_CONFIG_0_SC7_TARGET_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_SC7_CONFIG_0_SC7_TARGET_INIT_ENUM                      SC7
#define PMC_IMPL_SC7_CONFIG_0_SC7_TARGET_SC7                    _MK_ENUM_CONST(0)
#define PMC_IMPL_SC7_CONFIG_0_SC7_TARGET_SC8                    _MK_ENUM_CONST(1)

#define PMC_IMPL_SC7_CONFIG_0_SC8_HW_BYPASS_SHIFT                       _MK_SHIFT_CONST(1)
#define PMC_IMPL_SC7_CONFIG_0_SC8_HW_BYPASS_FIELD                       _MK_FIELD_CONST(0x1, PMC_IMPL_SC7_CONFIG_0_SC8_HW_BYPASS_SHIFT)
#define PMC_IMPL_SC7_CONFIG_0_SC8_HW_BYPASS_RANGE                       1:1
#define PMC_IMPL_SC7_CONFIG_0_SC8_HW_BYPASS_WOFFSET                     0x0
#define PMC_IMPL_SC7_CONFIG_0_SC8_HW_BYPASS_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_SC7_CONFIG_0_SC8_HW_BYPASS_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_SC7_CONFIG_0_SC8_HW_BYPASS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_SC7_CONFIG_0_SC8_HW_BYPASS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_SC7_CONFIG_0_SC8_HW_BYPASS_INIT_ENUM                   OFF
#define PMC_IMPL_SC7_CONFIG_0_SC8_HW_BYPASS_OFF                 _MK_ENUM_CONST(0)
#define PMC_IMPL_SC7_CONFIG_0_SC8_HW_BYPASS_ON                  _MK_ENUM_CONST(1)

#define PMC_IMPL_SC7_CONFIG_0_SC7_DPD_TIMER_SHIFT                       _MK_SHIFT_CONST(8)
#define PMC_IMPL_SC7_CONFIG_0_SC7_DPD_TIMER_FIELD                       _MK_FIELD_CONST(0xff, PMC_IMPL_SC7_CONFIG_0_SC7_DPD_TIMER_SHIFT)
#define PMC_IMPL_SC7_CONFIG_0_SC7_DPD_TIMER_RANGE                       15:8
#define PMC_IMPL_SC7_CONFIG_0_SC7_DPD_TIMER_WOFFSET                     0x0
#define PMC_IMPL_SC7_CONFIG_0_SC7_DPD_TIMER_DEFAULT                     _MK_MASK_CONST(0x4)
#define PMC_IMPL_SC7_CONFIG_0_SC7_DPD_TIMER_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define PMC_IMPL_SC7_CONFIG_0_SC7_DPD_TIMER_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_SC7_CONFIG_0_SC7_DPD_TIMER_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define PMC_IMPL_SC7_CONFIG_0_SC7_RES_TIMER_SHIFT                       _MK_SHIFT_CONST(16)
#define PMC_IMPL_SC7_CONFIG_0_SC7_RES_TIMER_FIELD                       _MK_FIELD_CONST(0xff, PMC_IMPL_SC7_CONFIG_0_SC7_RES_TIMER_SHIFT)
#define PMC_IMPL_SC7_CONFIG_0_SC7_RES_TIMER_RANGE                       23:16
#define PMC_IMPL_SC7_CONFIG_0_SC7_RES_TIMER_WOFFSET                     0x0
#define PMC_IMPL_SC7_CONFIG_0_SC7_RES_TIMER_DEFAULT                     _MK_MASK_CONST(0x4)
#define PMC_IMPL_SC7_CONFIG_0_SC7_RES_TIMER_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define PMC_IMPL_SC7_CONFIG_0_SC7_RES_TIMER_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_SC7_CONFIG_0_SC7_RES_TIMER_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register PMC_IMPL_SC7_STATUS_0
#define PMC_IMPL_SC7_STATUS_0                   _MK_ADDR_CONST(0x18)
#define PMC_IMPL_SC7_STATUS_0_SECURE                    0x0
#define PMC_IMPL_SC7_STATUS_0_SCR                       SC78_SCR_0
#define PMC_IMPL_SC7_STATUS_0_WORD_COUNT                        0x1
#define PMC_IMPL_SC7_STATUS_0_RESET_VAL                         _MK_MASK_CONST(0x10)
#define PMC_IMPL_SC7_STATUS_0_RESET_MASK                        _MK_MASK_CONST(0x1f)
#define PMC_IMPL_SC7_STATUS_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_SC7_STATUS_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_SC7_STATUS_0_READ_MASK                         _MK_MASK_CONST(0x1f)
#define PMC_IMPL_SC7_STATUS_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_SC7_STATUS_0_SC_STATE_SHIFT                    _MK_SHIFT_CONST(0)
#define PMC_IMPL_SC7_STATUS_0_SC_STATE_FIELD                    _MK_FIELD_CONST(0x3, PMC_IMPL_SC7_STATUS_0_SC_STATE_SHIFT)
#define PMC_IMPL_SC7_STATUS_0_SC_STATE_RANGE                    1:0
#define PMC_IMPL_SC7_STATUS_0_SC_STATE_WOFFSET                  0x0
#define PMC_IMPL_SC7_STATUS_0_SC_STATE_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_SC7_STATUS_0_SC_STATE_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define PMC_IMPL_SC7_STATUS_0_SC_STATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_SC7_STATUS_0_SC_STATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_SC7_STATUS_0_SC_STATE_INIT_ENUM                        NONE
#define PMC_IMPL_SC7_STATUS_0_SC_STATE_NONE                     _MK_ENUM_CONST(0)
#define PMC_IMPL_SC7_STATUS_0_SC_STATE_SC7                      _MK_ENUM_CONST(1)
#define PMC_IMPL_SC7_STATUS_0_SC_STATE_SC8                      _MK_ENUM_CONST(2)

#define PMC_IMPL_SC7_STATUS_0_SC7_FSM_BUSY_SHIFT                        _MK_SHIFT_CONST(2)
#define PMC_IMPL_SC7_STATUS_0_SC7_FSM_BUSY_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_SC7_STATUS_0_SC7_FSM_BUSY_SHIFT)
#define PMC_IMPL_SC7_STATUS_0_SC7_FSM_BUSY_RANGE                        2:2
#define PMC_IMPL_SC7_STATUS_0_SC7_FSM_BUSY_WOFFSET                      0x0
#define PMC_IMPL_SC7_STATUS_0_SC7_FSM_BUSY_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_SC7_STATUS_0_SC7_FSM_BUSY_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_SC7_STATUS_0_SC7_FSM_BUSY_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_SC7_STATUS_0_SC7_FSM_BUSY_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_SC7_STATUS_0_SC7_FSM_BUSY_INIT_ENUM                    FALSE
#define PMC_IMPL_SC7_STATUS_0_SC7_FSM_BUSY_FALSE                        _MK_ENUM_CONST(0)
#define PMC_IMPL_SC7_STATUS_0_SC7_FSM_BUSY_TRUE                 _MK_ENUM_CONST(1)

#define PMC_IMPL_SC7_STATUS_0_SC7_WAIT_DPD_DIS_SHIFT                    _MK_SHIFT_CONST(3)
#define PMC_IMPL_SC7_STATUS_0_SC7_WAIT_DPD_DIS_FIELD                    _MK_FIELD_CONST(0x1, PMC_IMPL_SC7_STATUS_0_SC7_WAIT_DPD_DIS_SHIFT)
#define PMC_IMPL_SC7_STATUS_0_SC7_WAIT_DPD_DIS_RANGE                    3:3
#define PMC_IMPL_SC7_STATUS_0_SC7_WAIT_DPD_DIS_WOFFSET                  0x0
#define PMC_IMPL_SC7_STATUS_0_SC7_WAIT_DPD_DIS_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_SC7_STATUS_0_SC7_WAIT_DPD_DIS_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_SC7_STATUS_0_SC7_WAIT_DPD_DIS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_SC7_STATUS_0_SC7_WAIT_DPD_DIS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_SC7_STATUS_0_SC7_WAIT_DPD_DIS_INIT_ENUM                        FALSE
#define PMC_IMPL_SC7_STATUS_0_SC7_WAIT_DPD_DIS_FALSE                    _MK_ENUM_CONST(0)
#define PMC_IMPL_SC7_STATUS_0_SC7_WAIT_DPD_DIS_TRUE                     _MK_ENUM_CONST(1)

#define PMC_IMPL_SC7_STATUS_0_PWRGOOD_ABS_SHIFT                 _MK_SHIFT_CONST(4)
#define PMC_IMPL_SC7_STATUS_0_PWRGOOD_ABS_FIELD                 _MK_FIELD_CONST(0x1, PMC_IMPL_SC7_STATUS_0_PWRGOOD_ABS_SHIFT)
#define PMC_IMPL_SC7_STATUS_0_PWRGOOD_ABS_RANGE                 4:4
#define PMC_IMPL_SC7_STATUS_0_PWRGOOD_ABS_WOFFSET                       0x0
#define PMC_IMPL_SC7_STATUS_0_PWRGOOD_ABS_DEFAULT                       _MK_MASK_CONST(0x1)
#define PMC_IMPL_SC7_STATUS_0_PWRGOOD_ABS_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_SC7_STATUS_0_PWRGOOD_ABS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_SC7_STATUS_0_PWRGOOD_ABS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_SC7_STATUS_0_PWRGOOD_ABS_INIT_ENUM                     TRUE
#define PMC_IMPL_SC7_STATUS_0_PWRGOOD_ABS_FALSE                 _MK_ENUM_CONST(0)
#define PMC_IMPL_SC7_STATUS_0_PWRGOOD_ABS_TRUE                  _MK_ENUM_CONST(1)


// Register PMC_IMPL_SC8_FSM_INIT_0
#define PMC_IMPL_SC8_FSM_INIT_0                 _MK_ADDR_CONST(0x1c)
#define PMC_IMPL_SC8_FSM_INIT_0_SECURE                  0x0
#define PMC_IMPL_SC8_FSM_INIT_0_SCR                     SC78_SCR_0
#define PMC_IMPL_SC8_FSM_INIT_0_WORD_COUNT                      0x1
#define PMC_IMPL_SC8_FSM_INIT_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_SC8_FSM_INIT_0_RESET_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_SC8_FSM_INIT_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_SC8_FSM_INIT_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define PMC_IMPL_SC8_FSM_INIT_0_READ_MASK                       _MK_MASK_CONST(0x1)
#define PMC_IMPL_SC8_FSM_INIT_0_WRITE_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_SC8_FSM_INIT_0_FSM_INIT_SHIFT                  _MK_SHIFT_CONST(0)
#define PMC_IMPL_SC8_FSM_INIT_0_FSM_INIT_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_SC8_FSM_INIT_0_FSM_INIT_SHIFT)
#define PMC_IMPL_SC8_FSM_INIT_0_FSM_INIT_RANGE                  0:0
#define PMC_IMPL_SC8_FSM_INIT_0_FSM_INIT_WOFFSET                        0x0
#define PMC_IMPL_SC8_FSM_INIT_0_FSM_INIT_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_SC8_FSM_INIT_0_FSM_INIT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_SC8_FSM_INIT_0_FSM_INIT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_SC8_FSM_INIT_0_FSM_INIT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_SC8_FSM_INIT_0_FSM_INIT_DONE                   _MK_ENUM_CONST(0)
#define PMC_IMPL_SC8_FSM_INIT_0_FSM_INIT_PENDING                        _MK_ENUM_CONST(1)


// Register PMC_IMPL_SC8_CONTROL_0
#define PMC_IMPL_SC8_CONTROL_0                  _MK_ADDR_CONST(0x20)
#define PMC_IMPL_SC8_CONTROL_0_SECURE                   0x0
#define PMC_IMPL_SC8_CONTROL_0_SCR                      SC78_SCR_0
#define PMC_IMPL_SC8_CONTROL_0_WORD_COUNT                       0x1
#define PMC_IMPL_SC8_CONTROL_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_SC8_CONTROL_0_RESET_MASK                       _MK_MASK_CONST(0x1f)
#define PMC_IMPL_SC8_CONTROL_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_SC8_CONTROL_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_SC8_CONTROL_0_READ_MASK                        _MK_MASK_CONST(0x1f)
#define PMC_IMPL_SC8_CONTROL_0_WRITE_MASK                       _MK_MASK_CONST(0x1f)
#define PMC_IMPL_SC8_CONTROL_0_REMOVE_RESET_SHIFT                       _MK_SHIFT_CONST(0)
#define PMC_IMPL_SC8_CONTROL_0_REMOVE_RESET_FIELD                       _MK_FIELD_CONST(0x1, PMC_IMPL_SC8_CONTROL_0_REMOVE_RESET_SHIFT)
#define PMC_IMPL_SC8_CONTROL_0_REMOVE_RESET_RANGE                       0:0
#define PMC_IMPL_SC8_CONTROL_0_REMOVE_RESET_WOFFSET                     0x0
#define PMC_IMPL_SC8_CONTROL_0_REMOVE_RESET_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_SC8_CONTROL_0_REMOVE_RESET_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_SC8_CONTROL_0_REMOVE_RESET_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_SC8_CONTROL_0_REMOVE_RESET_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_SC8_CONTROL_0_REMOVE_RESET_DONE                        _MK_ENUM_CONST(0)
#define PMC_IMPL_SC8_CONTROL_0_REMOVE_RESET_PENDING                     _MK_ENUM_CONST(1)

#define PMC_IMPL_SC8_CONTROL_0_REMOVE_CLAMP_SHIFT                       _MK_SHIFT_CONST(1)
#define PMC_IMPL_SC8_CONTROL_0_REMOVE_CLAMP_FIELD                       _MK_FIELD_CONST(0x1, PMC_IMPL_SC8_CONTROL_0_REMOVE_CLAMP_SHIFT)
#define PMC_IMPL_SC8_CONTROL_0_REMOVE_CLAMP_RANGE                       1:1
#define PMC_IMPL_SC8_CONTROL_0_REMOVE_CLAMP_WOFFSET                     0x0
#define PMC_IMPL_SC8_CONTROL_0_REMOVE_CLAMP_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_SC8_CONTROL_0_REMOVE_CLAMP_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_SC8_CONTROL_0_REMOVE_CLAMP_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_SC8_CONTROL_0_REMOVE_CLAMP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_SC8_CONTROL_0_REMOVE_CLAMP_DONE                        _MK_ENUM_CONST(0)
#define PMC_IMPL_SC8_CONTROL_0_REMOVE_CLAMP_PENDING                     _MK_ENUM_CONST(1)

#define PMC_IMPL_SC8_CONTROL_0_REMOVE_EDPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PMC_IMPL_SC8_CONTROL_0_REMOVE_EDPD_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_SC8_CONTROL_0_REMOVE_EDPD_SHIFT)
#define PMC_IMPL_SC8_CONTROL_0_REMOVE_EDPD_RANGE                        2:2
#define PMC_IMPL_SC8_CONTROL_0_REMOVE_EDPD_WOFFSET                      0x0
#define PMC_IMPL_SC8_CONTROL_0_REMOVE_EDPD_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_SC8_CONTROL_0_REMOVE_EDPD_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_SC8_CONTROL_0_REMOVE_EDPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_SC8_CONTROL_0_REMOVE_EDPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_SC8_CONTROL_0_REMOVE_EDPD_DONE                 _MK_ENUM_CONST(0)
#define PMC_IMPL_SC8_CONTROL_0_REMOVE_EDPD_PENDING                      _MK_ENUM_CONST(1)

#define PMC_IMPL_SC8_CONTROL_0_REMOVE_SELDPD_SHIFT                      _MK_SHIFT_CONST(3)
#define PMC_IMPL_SC8_CONTROL_0_REMOVE_SELDPD_FIELD                      _MK_FIELD_CONST(0x1, PMC_IMPL_SC8_CONTROL_0_REMOVE_SELDPD_SHIFT)
#define PMC_IMPL_SC8_CONTROL_0_REMOVE_SELDPD_RANGE                      3:3
#define PMC_IMPL_SC8_CONTROL_0_REMOVE_SELDPD_WOFFSET                    0x0
#define PMC_IMPL_SC8_CONTROL_0_REMOVE_SELDPD_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_SC8_CONTROL_0_REMOVE_SELDPD_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PMC_IMPL_SC8_CONTROL_0_REMOVE_SELDPD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_SC8_CONTROL_0_REMOVE_SELDPD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_SC8_CONTROL_0_REMOVE_SELDPD_DONE                       _MK_ENUM_CONST(0)
#define PMC_IMPL_SC8_CONTROL_0_REMOVE_SELDPD_PENDING                    _MK_ENUM_CONST(1)

#define PMC_IMPL_SC8_CONTROL_0_REMOVE_SD_SHIFT                  _MK_SHIFT_CONST(4)
#define PMC_IMPL_SC8_CONTROL_0_REMOVE_SD_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_SC8_CONTROL_0_REMOVE_SD_SHIFT)
#define PMC_IMPL_SC8_CONTROL_0_REMOVE_SD_RANGE                  4:4
#define PMC_IMPL_SC8_CONTROL_0_REMOVE_SD_WOFFSET                        0x0
#define PMC_IMPL_SC8_CONTROL_0_REMOVE_SD_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_SC8_CONTROL_0_REMOVE_SD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_SC8_CONTROL_0_REMOVE_SD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_SC8_CONTROL_0_REMOVE_SD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_SC8_CONTROL_0_REMOVE_SD_DONE                   _MK_ENUM_CONST(0)
#define PMC_IMPL_SC8_CONTROL_0_REMOVE_SD_PENDING                        _MK_ENUM_CONST(1)


// Register PMC_IMPL_RETENTION_CONTROL_0
#define PMC_IMPL_RETENTION_CONTROL_0                    _MK_ADDR_CONST(0x24)
#define PMC_IMPL_RETENTION_CONTROL_0_SECURE                     0x0
#define PMC_IMPL_RETENTION_CONTROL_0_SCR                        SC78_SCR_0
#define PMC_IMPL_RETENTION_CONTROL_0_WORD_COUNT                         0x1
#define PMC_IMPL_RETENTION_CONTROL_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_RETENTION_CONTROL_0_RESET_MASK                         _MK_MASK_CONST(0x1ff)
#define PMC_IMPL_RETENTION_CONTROL_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_RETENTION_CONTROL_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_RETENTION_CONTROL_0_READ_MASK                  _MK_MASK_CONST(0x1ff)
#define PMC_IMPL_RETENTION_CONTROL_0_WRITE_MASK                         _MK_MASK_CONST(0x1ff)
#define PMC_IMPL_RETENTION_CONTROL_0_RAIL_RET_EXIT_DELAY_SHIFT                  _MK_SHIFT_CONST(0)
#define PMC_IMPL_RETENTION_CONTROL_0_RAIL_RET_EXIT_DELAY_FIELD                  _MK_FIELD_CONST(0xff, PMC_IMPL_RETENTION_CONTROL_0_RAIL_RET_EXIT_DELAY_SHIFT)
#define PMC_IMPL_RETENTION_CONTROL_0_RAIL_RET_EXIT_DELAY_RANGE                  7:0
#define PMC_IMPL_RETENTION_CONTROL_0_RAIL_RET_EXIT_DELAY_WOFFSET                        0x0
#define PMC_IMPL_RETENTION_CONTROL_0_RAIL_RET_EXIT_DELAY_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_RETENTION_CONTROL_0_RAIL_RET_EXIT_DELAY_DEFAULT_MASK                   _MK_MASK_CONST(0xff)
#define PMC_IMPL_RETENTION_CONTROL_0_RAIL_RET_EXIT_DELAY_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_RETENTION_CONTROL_0_RAIL_RET_EXIT_DELAY_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define PMC_IMPL_RETENTION_CONTROL_0_GPIO_AO_RET_EN_SHIFT                       _MK_SHIFT_CONST(8)
#define PMC_IMPL_RETENTION_CONTROL_0_GPIO_AO_RET_EN_FIELD                       _MK_FIELD_CONST(0x1, PMC_IMPL_RETENTION_CONTROL_0_GPIO_AO_RET_EN_SHIFT)
#define PMC_IMPL_RETENTION_CONTROL_0_GPIO_AO_RET_EN_RANGE                       8:8
#define PMC_IMPL_RETENTION_CONTROL_0_GPIO_AO_RET_EN_WOFFSET                     0x0
#define PMC_IMPL_RETENTION_CONTROL_0_GPIO_AO_RET_EN_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_RETENTION_CONTROL_0_GPIO_AO_RET_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_RETENTION_CONTROL_0_GPIO_AO_RET_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_RETENTION_CONTROL_0_GPIO_AO_RET_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_RETENTION_CONTROL_0_GPIO_AO_RET_EN_DISABLE                     _MK_ENUM_CONST(0)
#define PMC_IMPL_RETENTION_CONTROL_0_GPIO_AO_RET_EN_ENABLE                      _MK_ENUM_CONST(1)


// Register PMC_IMPL_SC7_DEBUG_CTRL_0
#define PMC_IMPL_SC7_DEBUG_CTRL_0                       _MK_ADDR_CONST(0x28)
#define PMC_IMPL_SC7_DEBUG_CTRL_0_SECURE                        0x0
#define PMC_IMPL_SC7_DEBUG_CTRL_0_SCR                   SC7_DEBUG_SCR_0
#define PMC_IMPL_SC7_DEBUG_CTRL_0_WORD_COUNT                    0x1
#define PMC_IMPL_SC7_DEBUG_CTRL_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_SC7_DEBUG_CTRL_0_RESET_MASK                    _MK_MASK_CONST(0xff)
#define PMC_IMPL_SC7_DEBUG_CTRL_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_SC7_DEBUG_CTRL_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_SC7_DEBUG_CTRL_0_READ_MASK                     _MK_MASK_CONST(0xff)
#define PMC_IMPL_SC7_DEBUG_CTRL_0_WRITE_MASK                    _MK_MASK_CONST(0xff)
#define PMC_IMPL_SC7_DEBUG_CTRL_0_DBG_SD_SKIP_SHIFT                     _MK_SHIFT_CONST(7)
#define PMC_IMPL_SC7_DEBUG_CTRL_0_DBG_SD_SKIP_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_SC7_DEBUG_CTRL_0_DBG_SD_SKIP_SHIFT)
#define PMC_IMPL_SC7_DEBUG_CTRL_0_DBG_SD_SKIP_RANGE                     7:7
#define PMC_IMPL_SC7_DEBUG_CTRL_0_DBG_SD_SKIP_WOFFSET                   0x0
#define PMC_IMPL_SC7_DEBUG_CTRL_0_DBG_SD_SKIP_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_SC7_DEBUG_CTRL_0_DBG_SD_SKIP_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_SC7_DEBUG_CTRL_0_DBG_SD_SKIP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_SC7_DEBUG_CTRL_0_DBG_SD_SKIP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_SC7_DEBUG_CTRL_0_DBG_SD_SKIP_INIT_ENUM                 DISABLE
#define PMC_IMPL_SC7_DEBUG_CTRL_0_DBG_SD_SKIP_DISABLE                   _MK_ENUM_CONST(0)
#define PMC_IMPL_SC7_DEBUG_CTRL_0_DBG_SD_SKIP_ENABLE                    _MK_ENUM_CONST(1)

#define PMC_IMPL_SC7_DEBUG_CTRL_0_DFD_CLAMP_OVERRIDE_SHIFT                      _MK_SHIFT_CONST(6)
#define PMC_IMPL_SC7_DEBUG_CTRL_0_DFD_CLAMP_OVERRIDE_FIELD                      _MK_FIELD_CONST(0x1, PMC_IMPL_SC7_DEBUG_CTRL_0_DFD_CLAMP_OVERRIDE_SHIFT)
#define PMC_IMPL_SC7_DEBUG_CTRL_0_DFD_CLAMP_OVERRIDE_RANGE                      6:6
#define PMC_IMPL_SC7_DEBUG_CTRL_0_DFD_CLAMP_OVERRIDE_WOFFSET                    0x0
#define PMC_IMPL_SC7_DEBUG_CTRL_0_DFD_CLAMP_OVERRIDE_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_SC7_DEBUG_CTRL_0_DFD_CLAMP_OVERRIDE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PMC_IMPL_SC7_DEBUG_CTRL_0_DFD_CLAMP_OVERRIDE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_SC7_DEBUG_CTRL_0_DFD_CLAMP_OVERRIDE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define PMC_IMPL_SC7_DEBUG_CTRL_0_DBGRST_OVR_SHIFT                      _MK_SHIFT_CONST(5)
#define PMC_IMPL_SC7_DEBUG_CTRL_0_DBGRST_OVR_FIELD                      _MK_FIELD_CONST(0x1, PMC_IMPL_SC7_DEBUG_CTRL_0_DBGRST_OVR_SHIFT)
#define PMC_IMPL_SC7_DEBUG_CTRL_0_DBGRST_OVR_RANGE                      5:5
#define PMC_IMPL_SC7_DEBUG_CTRL_0_DBGRST_OVR_WOFFSET                    0x0
#define PMC_IMPL_SC7_DEBUG_CTRL_0_DBGRST_OVR_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_SC7_DEBUG_CTRL_0_DBGRST_OVR_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PMC_IMPL_SC7_DEBUG_CTRL_0_DBGRST_OVR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_SC7_DEBUG_CTRL_0_DBGRST_OVR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define PMC_IMPL_SC7_DEBUG_CTRL_0_RESET_DEBUG_SHIFT                     _MK_SHIFT_CONST(4)
#define PMC_IMPL_SC7_DEBUG_CTRL_0_RESET_DEBUG_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_SC7_DEBUG_CTRL_0_RESET_DEBUG_SHIFT)
#define PMC_IMPL_SC7_DEBUG_CTRL_0_RESET_DEBUG_RANGE                     4:4
#define PMC_IMPL_SC7_DEBUG_CTRL_0_RESET_DEBUG_WOFFSET                   0x0
#define PMC_IMPL_SC7_DEBUG_CTRL_0_RESET_DEBUG_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_SC7_DEBUG_CTRL_0_RESET_DEBUG_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_SC7_DEBUG_CTRL_0_RESET_DEBUG_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_SC7_DEBUG_CTRL_0_RESET_DEBUG_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_SC7_DEBUG_CTRL_0_RESET_DEBUG_INIT_ENUM                 OFF
#define PMC_IMPL_SC7_DEBUG_CTRL_0_RESET_DEBUG_OFF                       _MK_ENUM_CONST(0)
#define PMC_IMPL_SC7_DEBUG_CTRL_0_RESET_DEBUG_ON                        _MK_ENUM_CONST(1)

#define PMC_IMPL_SC7_DEBUG_CTRL_0_DPD_ENABLE_DEBUG_SHIFT                        _MK_SHIFT_CONST(3)
#define PMC_IMPL_SC7_DEBUG_CTRL_0_DPD_ENABLE_DEBUG_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_SC7_DEBUG_CTRL_0_DPD_ENABLE_DEBUG_SHIFT)
#define PMC_IMPL_SC7_DEBUG_CTRL_0_DPD_ENABLE_DEBUG_RANGE                        3:3
#define PMC_IMPL_SC7_DEBUG_CTRL_0_DPD_ENABLE_DEBUG_WOFFSET                      0x0
#define PMC_IMPL_SC7_DEBUG_CTRL_0_DPD_ENABLE_DEBUG_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_SC7_DEBUG_CTRL_0_DPD_ENABLE_DEBUG_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_SC7_DEBUG_CTRL_0_DPD_ENABLE_DEBUG_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_SC7_DEBUG_CTRL_0_DPD_ENABLE_DEBUG_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_SC7_DEBUG_CTRL_0_DPD_ENABLE_DEBUG_INIT_ENUM                    OFF
#define PMC_IMPL_SC7_DEBUG_CTRL_0_DPD_ENABLE_DEBUG_OFF                  _MK_ENUM_CONST(0)
#define PMC_IMPL_SC7_DEBUG_CTRL_0_DPD_ENABLE_DEBUG_ON                   _MK_ENUM_CONST(1)

#define PMC_IMPL_SC7_DEBUG_CTRL_0_MAIN_CLAMP_DEBUG_SHIFT                        _MK_SHIFT_CONST(2)
#define PMC_IMPL_SC7_DEBUG_CTRL_0_MAIN_CLAMP_DEBUG_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_SC7_DEBUG_CTRL_0_MAIN_CLAMP_DEBUG_SHIFT)
#define PMC_IMPL_SC7_DEBUG_CTRL_0_MAIN_CLAMP_DEBUG_RANGE                        2:2
#define PMC_IMPL_SC7_DEBUG_CTRL_0_MAIN_CLAMP_DEBUG_WOFFSET                      0x0
#define PMC_IMPL_SC7_DEBUG_CTRL_0_MAIN_CLAMP_DEBUG_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_SC7_DEBUG_CTRL_0_MAIN_CLAMP_DEBUG_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_SC7_DEBUG_CTRL_0_MAIN_CLAMP_DEBUG_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_SC7_DEBUG_CTRL_0_MAIN_CLAMP_DEBUG_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_SC7_DEBUG_CTRL_0_MAIN_CLAMP_DEBUG_INIT_ENUM                    OFF
#define PMC_IMPL_SC7_DEBUG_CTRL_0_MAIN_CLAMP_DEBUG_OFF                  _MK_ENUM_CONST(0)
#define PMC_IMPL_SC7_DEBUG_CTRL_0_MAIN_CLAMP_DEBUG_ON                   _MK_ENUM_CONST(1)

#define PMC_IMPL_SC7_DEBUG_CTRL_0_OP_SHIFT                      _MK_SHIFT_CONST(0)
#define PMC_IMPL_SC7_DEBUG_CTRL_0_OP_FIELD                      _MK_FIELD_CONST(0x3, PMC_IMPL_SC7_DEBUG_CTRL_0_OP_SHIFT)
#define PMC_IMPL_SC7_DEBUG_CTRL_0_OP_RANGE                      1:0
#define PMC_IMPL_SC7_DEBUG_CTRL_0_OP_WOFFSET                    0x0
#define PMC_IMPL_SC7_DEBUG_CTRL_0_OP_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_SC7_DEBUG_CTRL_0_OP_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define PMC_IMPL_SC7_DEBUG_CTRL_0_OP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_SC7_DEBUG_CTRL_0_OP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_SC7_DEBUG_CTRL_0_OP_INIT_ENUM                  NONE
#define PMC_IMPL_SC7_DEBUG_CTRL_0_OP_NONE                       _MK_ENUM_CONST(0)
#define PMC_IMPL_SC7_DEBUG_CTRL_0_OP_FORCE_ON                   _MK_ENUM_CONST(1)
#define PMC_IMPL_SC7_DEBUG_CTRL_0_OP_FORCE_OFF                  _MK_ENUM_CONST(2)


// Register PMC_IMPL_PWRGOOD_TIMER_0
#define PMC_IMPL_PWRGOOD_TIMER_0                        _MK_ADDR_CONST(0x2c)
#define PMC_IMPL_PWRGOOD_TIMER_0_SECURE                         0x0
#define PMC_IMPL_PWRGOOD_TIMER_0_SCR                    PWRGOOD_TIMER_SCR_0
#define PMC_IMPL_PWRGOOD_TIMER_0_WORD_COUNT                     0x1
#define PMC_IMPL_PWRGOOD_TIMER_0_RESET_VAL                      _MK_MASK_CONST(0x3f007f)
#define PMC_IMPL_PWRGOOD_TIMER_0_RESET_MASK                     _MK_MASK_CONST(0xffffff)
#define PMC_IMPL_PWRGOOD_TIMER_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define PMC_IMPL_PWRGOOD_TIMER_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PWRGOOD_TIMER_0_READ_MASK                      _MK_MASK_CONST(0xffffff)
#define PMC_IMPL_PWRGOOD_TIMER_0_WRITE_MASK                     _MK_MASK_CONST(0xffffff)
#define PMC_IMPL_PWRGOOD_TIMER_0_PWRGOOD_SHIFT                  _MK_SHIFT_CONST(0)
#define PMC_IMPL_PWRGOOD_TIMER_0_PWRGOOD_FIELD                  _MK_FIELD_CONST(0xff, PMC_IMPL_PWRGOOD_TIMER_0_PWRGOOD_SHIFT)
#define PMC_IMPL_PWRGOOD_TIMER_0_PWRGOOD_RANGE                  7:0
#define PMC_IMPL_PWRGOOD_TIMER_0_PWRGOOD_WOFFSET                        0x0
#define PMC_IMPL_PWRGOOD_TIMER_0_PWRGOOD_DEFAULT                        _MK_MASK_CONST(0x7f)
#define PMC_IMPL_PWRGOOD_TIMER_0_PWRGOOD_DEFAULT_MASK                   _MK_MASK_CONST(0xff)
#define PMC_IMPL_PWRGOOD_TIMER_0_PWRGOOD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PWRGOOD_TIMER_0_PWRGOOD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define PMC_IMPL_PWRGOOD_TIMER_0_OSC_POSTPWR_SHIFT                      _MK_SHIFT_CONST(8)
#define PMC_IMPL_PWRGOOD_TIMER_0_OSC_POSTPWR_FIELD                      _MK_FIELD_CONST(0xff, PMC_IMPL_PWRGOOD_TIMER_0_OSC_POSTPWR_SHIFT)
#define PMC_IMPL_PWRGOOD_TIMER_0_OSC_POSTPWR_RANGE                      15:8
#define PMC_IMPL_PWRGOOD_TIMER_0_OSC_POSTPWR_WOFFSET                    0x0
#define PMC_IMPL_PWRGOOD_TIMER_0_OSC_POSTPWR_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PWRGOOD_TIMER_0_OSC_POSTPWR_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define PMC_IMPL_PWRGOOD_TIMER_0_OSC_POSTPWR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PWRGOOD_TIMER_0_OSC_POSTPWR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define PMC_IMPL_PWRGOOD_TIMER_0_OSC_PREPWR_SHIFT                       _MK_SHIFT_CONST(16)
#define PMC_IMPL_PWRGOOD_TIMER_0_OSC_PREPWR_FIELD                       _MK_FIELD_CONST(0xff, PMC_IMPL_PWRGOOD_TIMER_0_OSC_PREPWR_SHIFT)
#define PMC_IMPL_PWRGOOD_TIMER_0_OSC_PREPWR_RANGE                       23:16
#define PMC_IMPL_PWRGOOD_TIMER_0_OSC_PREPWR_WOFFSET                     0x0
#define PMC_IMPL_PWRGOOD_TIMER_0_OSC_PREPWR_DEFAULT                     _MK_MASK_CONST(0x3f)
#define PMC_IMPL_PWRGOOD_TIMER_0_OSC_PREPWR_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define PMC_IMPL_PWRGOOD_TIMER_0_OSC_PREPWR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PWRGOOD_TIMER_0_OSC_PREPWR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register PMC_IMPL_BLINK_TIMER_0
#define PMC_IMPL_BLINK_TIMER_0                  _MK_ADDR_CONST(0x30)
#define PMC_IMPL_BLINK_TIMER_0_SECURE                   0x0
#define PMC_IMPL_BLINK_TIMER_0_SCR                      BLINK_TIMER_SCR_0
#define PMC_IMPL_BLINK_TIMER_0_WORD_COUNT                       0x1
#define PMC_IMPL_BLINK_TIMER_0_RESET_VAL                        _MK_MASK_CONST(0xffffffff)
#define PMC_IMPL_BLINK_TIMER_0_RESET_MASK                       _MK_MASK_CONST(0xffffffff)
#define PMC_IMPL_BLINK_TIMER_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_BLINK_TIMER_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_BLINK_TIMER_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define PMC_IMPL_BLINK_TIMER_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define PMC_IMPL_BLINK_TIMER_0_DATA_ON_SHIFT                    _MK_SHIFT_CONST(0)
#define PMC_IMPL_BLINK_TIMER_0_DATA_ON_FIELD                    _MK_FIELD_CONST(0x7fff, PMC_IMPL_BLINK_TIMER_0_DATA_ON_SHIFT)
#define PMC_IMPL_BLINK_TIMER_0_DATA_ON_RANGE                    14:0
#define PMC_IMPL_BLINK_TIMER_0_DATA_ON_WOFFSET                  0x0
#define PMC_IMPL_BLINK_TIMER_0_DATA_ON_DEFAULT                  _MK_MASK_CONST(0x7fff)
#define PMC_IMPL_BLINK_TIMER_0_DATA_ON_DEFAULT_MASK                     _MK_MASK_CONST(0x7fff)
#define PMC_IMPL_BLINK_TIMER_0_DATA_ON_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_BLINK_TIMER_0_DATA_ON_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define PMC_IMPL_BLINK_TIMER_0_FORCE_BLINK_SHIFT                        _MK_SHIFT_CONST(15)
#define PMC_IMPL_BLINK_TIMER_0_FORCE_BLINK_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_BLINK_TIMER_0_FORCE_BLINK_SHIFT)
#define PMC_IMPL_BLINK_TIMER_0_FORCE_BLINK_RANGE                        15:15
#define PMC_IMPL_BLINK_TIMER_0_FORCE_BLINK_WOFFSET                      0x0
#define PMC_IMPL_BLINK_TIMER_0_FORCE_BLINK_DEFAULT                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_BLINK_TIMER_0_FORCE_BLINK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_BLINK_TIMER_0_FORCE_BLINK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_BLINK_TIMER_0_FORCE_BLINK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define PMC_IMPL_BLINK_TIMER_0_DATA_OFF_SHIFT                   _MK_SHIFT_CONST(16)
#define PMC_IMPL_BLINK_TIMER_0_DATA_OFF_FIELD                   _MK_FIELD_CONST(0xffff, PMC_IMPL_BLINK_TIMER_0_DATA_OFF_SHIFT)
#define PMC_IMPL_BLINK_TIMER_0_DATA_OFF_RANGE                   31:16
#define PMC_IMPL_BLINK_TIMER_0_DATA_OFF_WOFFSET                 0x0
#define PMC_IMPL_BLINK_TIMER_0_DATA_OFF_DEFAULT                 _MK_MASK_CONST(0xffff)
#define PMC_IMPL_BLINK_TIMER_0_DATA_OFF_DEFAULT_MASK                    _MK_MASK_CONST(0xffff)
#define PMC_IMPL_BLINK_TIMER_0_DATA_OFF_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_BLINK_TIMER_0_DATA_OFF_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register PMC_IMPL_NO_IOPOWER_0
#define PMC_IMPL_NO_IOPOWER_0                   _MK_ADDR_CONST(0x34)
#define PMC_IMPL_NO_IOPOWER_0_SECURE                    0x0
#define PMC_IMPL_NO_IOPOWER_0_SCR                       NO_IOPOWER_SCR_0
#define PMC_IMPL_NO_IOPOWER_0_WORD_COUNT                        0x1
#define PMC_IMPL_NO_IOPOWER_0_RESET_VAL                         _MK_MASK_CONST(0x30180)
#define PMC_IMPL_NO_IOPOWER_0_RESET_MASK                        _MK_MASK_CONST(0xff7ffffd)
#define PMC_IMPL_NO_IOPOWER_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_NO_IOPOWER_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_NO_IOPOWER_0_READ_MASK                         _MK_MASK_CONST(0xff7ffffd)
#define PMC_IMPL_NO_IOPOWER_0_WRITE_MASK                        _MK_MASK_CONST(0xff7ffffd)
#define PMC_IMPL_NO_IOPOWER_0_SYS_SHIFT                 _MK_SHIFT_CONST(0)
#define PMC_IMPL_NO_IOPOWER_0_SYS_FIELD                 _MK_FIELD_CONST(0x1, PMC_IMPL_NO_IOPOWER_0_SYS_SHIFT)
#define PMC_IMPL_NO_IOPOWER_0_SYS_RANGE                 0:0
#define PMC_IMPL_NO_IOPOWER_0_SYS_WOFFSET                       0x0
#define PMC_IMPL_NO_IOPOWER_0_SYS_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_NO_IOPOWER_0_SYS_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_NO_IOPOWER_0_SYS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_NO_IOPOWER_0_SYS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_NO_IOPOWER_0_SYS_INIT_ENUM                     DISABLE
#define PMC_IMPL_NO_IOPOWER_0_SYS_DISABLE                       _MK_ENUM_CONST(0)
#define PMC_IMPL_NO_IOPOWER_0_SYS_ENABLE                        _MK_ENUM_CONST(1)

#define PMC_IMPL_NO_IOPOWER_0_UART_SHIFT                        _MK_SHIFT_CONST(2)
#define PMC_IMPL_NO_IOPOWER_0_UART_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_NO_IOPOWER_0_UART_SHIFT)
#define PMC_IMPL_NO_IOPOWER_0_UART_RANGE                        2:2
#define PMC_IMPL_NO_IOPOWER_0_UART_WOFFSET                      0x0
#define PMC_IMPL_NO_IOPOWER_0_UART_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_NO_IOPOWER_0_UART_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_NO_IOPOWER_0_UART_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_NO_IOPOWER_0_UART_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_NO_IOPOWER_0_UART_INIT_ENUM                    DISABLE
#define PMC_IMPL_NO_IOPOWER_0_UART_DISABLE                      _MK_ENUM_CONST(0)
#define PMC_IMPL_NO_IOPOWER_0_UART_ENABLE                       _MK_ENUM_CONST(1)

#define PMC_IMPL_NO_IOPOWER_0_CONN_SHIFT                        _MK_SHIFT_CONST(3)
#define PMC_IMPL_NO_IOPOWER_0_CONN_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_NO_IOPOWER_0_CONN_SHIFT)
#define PMC_IMPL_NO_IOPOWER_0_CONN_RANGE                        3:3
#define PMC_IMPL_NO_IOPOWER_0_CONN_WOFFSET                      0x0
#define PMC_IMPL_NO_IOPOWER_0_CONN_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_NO_IOPOWER_0_CONN_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_NO_IOPOWER_0_CONN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_NO_IOPOWER_0_CONN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_NO_IOPOWER_0_CONN_INIT_ENUM                    DISABLE
#define PMC_IMPL_NO_IOPOWER_0_CONN_DISABLE                      _MK_ENUM_CONST(0)
#define PMC_IMPL_NO_IOPOWER_0_CONN_ENABLE                       _MK_ENUM_CONST(1)

#define PMC_IMPL_NO_IOPOWER_0_EDP_SHIFT                 _MK_SHIFT_CONST(4)
#define PMC_IMPL_NO_IOPOWER_0_EDP_FIELD                 _MK_FIELD_CONST(0x1, PMC_IMPL_NO_IOPOWER_0_EDP_SHIFT)
#define PMC_IMPL_NO_IOPOWER_0_EDP_RANGE                 4:4
#define PMC_IMPL_NO_IOPOWER_0_EDP_WOFFSET                       0x0
#define PMC_IMPL_NO_IOPOWER_0_EDP_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_NO_IOPOWER_0_EDP_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_NO_IOPOWER_0_EDP_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_NO_IOPOWER_0_EDP_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_NO_IOPOWER_0_EDP_INIT_ENUM                     DISABLE
#define PMC_IMPL_NO_IOPOWER_0_EDP_DISABLE                       _MK_ENUM_CONST(0)
#define PMC_IMPL_NO_IOPOWER_0_EDP_ENABLE                        _MK_ENUM_CONST(1)

#define PMC_IMPL_NO_IOPOWER_0_AUDIO_SHIFT                       _MK_SHIFT_CONST(5)
#define PMC_IMPL_NO_IOPOWER_0_AUDIO_FIELD                       _MK_FIELD_CONST(0x1, PMC_IMPL_NO_IOPOWER_0_AUDIO_SHIFT)
#define PMC_IMPL_NO_IOPOWER_0_AUDIO_RANGE                       5:5
#define PMC_IMPL_NO_IOPOWER_0_AUDIO_WOFFSET                     0x0
#define PMC_IMPL_NO_IOPOWER_0_AUDIO_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_NO_IOPOWER_0_AUDIO_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_NO_IOPOWER_0_AUDIO_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_NO_IOPOWER_0_AUDIO_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_NO_IOPOWER_0_AUDIO_INIT_ENUM                   DISABLE
#define PMC_IMPL_NO_IOPOWER_0_AUDIO_DISABLE                     _MK_ENUM_CONST(0)
#define PMC_IMPL_NO_IOPOWER_0_AUDIO_ENABLE                      _MK_ENUM_CONST(1)

#define PMC_IMPL_NO_IOPOWER_0_UFS_SHIFT                 _MK_SHIFT_CONST(6)
#define PMC_IMPL_NO_IOPOWER_0_UFS_FIELD                 _MK_FIELD_CONST(0x1, PMC_IMPL_NO_IOPOWER_0_UFS_SHIFT)
#define PMC_IMPL_NO_IOPOWER_0_UFS_RANGE                 6:6
#define PMC_IMPL_NO_IOPOWER_0_UFS_WOFFSET                       0x0
#define PMC_IMPL_NO_IOPOWER_0_UFS_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_NO_IOPOWER_0_UFS_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_NO_IOPOWER_0_UFS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_NO_IOPOWER_0_UFS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_NO_IOPOWER_0_UFS_INIT_ENUM                     DISABLE
#define PMC_IMPL_NO_IOPOWER_0_UFS_DISABLE                       _MK_ENUM_CONST(0)
#define PMC_IMPL_NO_IOPOWER_0_UFS_ENABLE                        _MK_ENUM_CONST(1)

#define PMC_IMPL_NO_IOPOWER_0_MEM_SHIFT                 _MK_SHIFT_CONST(7)
#define PMC_IMPL_NO_IOPOWER_0_MEM_FIELD                 _MK_FIELD_CONST(0x1, PMC_IMPL_NO_IOPOWER_0_MEM_SHIFT)
#define PMC_IMPL_NO_IOPOWER_0_MEM_RANGE                 7:7
#define PMC_IMPL_NO_IOPOWER_0_MEM_WOFFSET                       0x0
#define PMC_IMPL_NO_IOPOWER_0_MEM_DEFAULT                       _MK_MASK_CONST(0x1)
#define PMC_IMPL_NO_IOPOWER_0_MEM_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_NO_IOPOWER_0_MEM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_NO_IOPOWER_0_MEM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_NO_IOPOWER_0_MEM_INIT_ENUM                     ENABLE
#define PMC_IMPL_NO_IOPOWER_0_MEM_DISABLE                       _MK_ENUM_CONST(0)
#define PMC_IMPL_NO_IOPOWER_0_MEM_ENABLE                        _MK_ENUM_CONST(1)

#define PMC_IMPL_NO_IOPOWER_0_MEM1_SHIFT                        _MK_SHIFT_CONST(8)
#define PMC_IMPL_NO_IOPOWER_0_MEM1_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_NO_IOPOWER_0_MEM1_SHIFT)
#define PMC_IMPL_NO_IOPOWER_0_MEM1_RANGE                        8:8
#define PMC_IMPL_NO_IOPOWER_0_MEM1_WOFFSET                      0x0
#define PMC_IMPL_NO_IOPOWER_0_MEM1_DEFAULT                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_NO_IOPOWER_0_MEM1_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_NO_IOPOWER_0_MEM1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_NO_IOPOWER_0_MEM1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_NO_IOPOWER_0_MEM1_INIT_ENUM                    ENABLE
#define PMC_IMPL_NO_IOPOWER_0_MEM1_DISABLE                      _MK_ENUM_CONST(0)
#define PMC_IMPL_NO_IOPOWER_0_MEM1_ENABLE                       _MK_ENUM_CONST(1)

#define PMC_IMPL_NO_IOPOWER_0_MIPI_SHIFT                        _MK_SHIFT_CONST(9)
#define PMC_IMPL_NO_IOPOWER_0_MIPI_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_NO_IOPOWER_0_MIPI_SHIFT)
#define PMC_IMPL_NO_IOPOWER_0_MIPI_RANGE                        9:9
#define PMC_IMPL_NO_IOPOWER_0_MIPI_WOFFSET                      0x0
#define PMC_IMPL_NO_IOPOWER_0_MIPI_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_NO_IOPOWER_0_MIPI_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_NO_IOPOWER_0_MIPI_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_NO_IOPOWER_0_MIPI_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_NO_IOPOWER_0_MIPI_INIT_ENUM                    DISABLE
#define PMC_IMPL_NO_IOPOWER_0_MIPI_DISABLE                      _MK_ENUM_CONST(0)
#define PMC_IMPL_NO_IOPOWER_0_MIPI_ENABLE                       _MK_ENUM_CONST(1)

#define PMC_IMPL_NO_IOPOWER_0_CAM_SHIFT                 _MK_SHIFT_CONST(10)
#define PMC_IMPL_NO_IOPOWER_0_CAM_FIELD                 _MK_FIELD_CONST(0x1, PMC_IMPL_NO_IOPOWER_0_CAM_SHIFT)
#define PMC_IMPL_NO_IOPOWER_0_CAM_RANGE                 10:10
#define PMC_IMPL_NO_IOPOWER_0_CAM_WOFFSET                       0x0
#define PMC_IMPL_NO_IOPOWER_0_CAM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_NO_IOPOWER_0_CAM_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_NO_IOPOWER_0_CAM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_NO_IOPOWER_0_CAM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_NO_IOPOWER_0_CAM_INIT_ENUM                     DISABLE
#define PMC_IMPL_NO_IOPOWER_0_CAM_DISABLE                       _MK_ENUM_CONST(0)
#define PMC_IMPL_NO_IOPOWER_0_CAM_ENABLE                        _MK_ENUM_CONST(1)

#define PMC_IMPL_NO_IOPOWER_0_PEX_CNTRL_SHIFT                   _MK_SHIFT_CONST(11)
#define PMC_IMPL_NO_IOPOWER_0_PEX_CNTRL_FIELD                   _MK_FIELD_CONST(0x1, PMC_IMPL_NO_IOPOWER_0_PEX_CNTRL_SHIFT)
#define PMC_IMPL_NO_IOPOWER_0_PEX_CNTRL_RANGE                   11:11
#define PMC_IMPL_NO_IOPOWER_0_PEX_CNTRL_WOFFSET                 0x0
#define PMC_IMPL_NO_IOPOWER_0_PEX_CNTRL_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_NO_IOPOWER_0_PEX_CNTRL_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_NO_IOPOWER_0_PEX_CNTRL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_NO_IOPOWER_0_PEX_CNTRL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_NO_IOPOWER_0_PEX_CNTRL_INIT_ENUM                       DISABLE
#define PMC_IMPL_NO_IOPOWER_0_PEX_CNTRL_DISABLE                 _MK_ENUM_CONST(0)
#define PMC_IMPL_NO_IOPOWER_0_PEX_CNTRL_ENABLE                  _MK_ENUM_CONST(1)

#define PMC_IMPL_NO_IOPOWER_0_SDMMC1_SHIFT                      _MK_SHIFT_CONST(12)
#define PMC_IMPL_NO_IOPOWER_0_SDMMC1_FIELD                      _MK_FIELD_CONST(0x1, PMC_IMPL_NO_IOPOWER_0_SDMMC1_SHIFT)
#define PMC_IMPL_NO_IOPOWER_0_SDMMC1_RANGE                      12:12
#define PMC_IMPL_NO_IOPOWER_0_SDMMC1_WOFFSET                    0x0
#define PMC_IMPL_NO_IOPOWER_0_SDMMC1_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_NO_IOPOWER_0_SDMMC1_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PMC_IMPL_NO_IOPOWER_0_SDMMC1_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_NO_IOPOWER_0_SDMMC1_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_NO_IOPOWER_0_SDMMC1_INIT_ENUM                  DISABLE
#define PMC_IMPL_NO_IOPOWER_0_SDMMC1_DISABLE                    _MK_ENUM_CONST(0)
#define PMC_IMPL_NO_IOPOWER_0_SDMMC1_ENABLE                     _MK_ENUM_CONST(1)

#define PMC_IMPL_NO_IOPOWER_0_SDMMC3_SHIFT                      _MK_SHIFT_CONST(13)
#define PMC_IMPL_NO_IOPOWER_0_SDMMC3_FIELD                      _MK_FIELD_CONST(0x1, PMC_IMPL_NO_IOPOWER_0_SDMMC3_SHIFT)
#define PMC_IMPL_NO_IOPOWER_0_SDMMC3_RANGE                      13:13
#define PMC_IMPL_NO_IOPOWER_0_SDMMC3_WOFFSET                    0x0
#define PMC_IMPL_NO_IOPOWER_0_SDMMC3_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_NO_IOPOWER_0_SDMMC3_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PMC_IMPL_NO_IOPOWER_0_SDMMC3_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_NO_IOPOWER_0_SDMMC3_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_NO_IOPOWER_0_SDMMC3_INIT_ENUM                  DISABLE
#define PMC_IMPL_NO_IOPOWER_0_SDMMC3_DISABLE                    _MK_ENUM_CONST(0)
#define PMC_IMPL_NO_IOPOWER_0_SDMMC3_ENABLE                     _MK_ENUM_CONST(1)

#define PMC_IMPL_NO_IOPOWER_0_SDMMC4_SHIFT                      _MK_SHIFT_CONST(14)
#define PMC_IMPL_NO_IOPOWER_0_SDMMC4_FIELD                      _MK_FIELD_CONST(0x1, PMC_IMPL_NO_IOPOWER_0_SDMMC4_SHIFT)
#define PMC_IMPL_NO_IOPOWER_0_SDMMC4_RANGE                      14:14
#define PMC_IMPL_NO_IOPOWER_0_SDMMC4_WOFFSET                    0x0
#define PMC_IMPL_NO_IOPOWER_0_SDMMC4_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_NO_IOPOWER_0_SDMMC4_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PMC_IMPL_NO_IOPOWER_0_SDMMC4_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_NO_IOPOWER_0_SDMMC4_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_NO_IOPOWER_0_SDMMC4_INIT_ENUM                  DISABLE
#define PMC_IMPL_NO_IOPOWER_0_SDMMC4_DISABLE                    _MK_ENUM_CONST(0)
#define PMC_IMPL_NO_IOPOWER_0_SDMMC4_ENABLE                     _MK_ENUM_CONST(1)

#define PMC_IMPL_NO_IOPOWER_0_SDMMC1_HV_SHIFT                   _MK_SHIFT_CONST(15)
#define PMC_IMPL_NO_IOPOWER_0_SDMMC1_HV_FIELD                   _MK_FIELD_CONST(0x1, PMC_IMPL_NO_IOPOWER_0_SDMMC1_HV_SHIFT)
#define PMC_IMPL_NO_IOPOWER_0_SDMMC1_HV_RANGE                   15:15
#define PMC_IMPL_NO_IOPOWER_0_SDMMC1_HV_WOFFSET                 0x0
#define PMC_IMPL_NO_IOPOWER_0_SDMMC1_HV_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_NO_IOPOWER_0_SDMMC1_HV_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_NO_IOPOWER_0_SDMMC1_HV_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_NO_IOPOWER_0_SDMMC1_HV_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_NO_IOPOWER_0_SDMMC1_HV_INIT_ENUM                       DISABLE
#define PMC_IMPL_NO_IOPOWER_0_SDMMC1_HV_DISABLE                 _MK_ENUM_CONST(0)
#define PMC_IMPL_NO_IOPOWER_0_SDMMC1_HV_ENABLE                  _MK_ENUM_CONST(1)

#define PMC_IMPL_NO_IOPOWER_0_MEM_COMP_SHIFT                    _MK_SHIFT_CONST(16)
#define PMC_IMPL_NO_IOPOWER_0_MEM_COMP_FIELD                    _MK_FIELD_CONST(0x1, PMC_IMPL_NO_IOPOWER_0_MEM_COMP_SHIFT)
#define PMC_IMPL_NO_IOPOWER_0_MEM_COMP_RANGE                    16:16
#define PMC_IMPL_NO_IOPOWER_0_MEM_COMP_WOFFSET                  0x0
#define PMC_IMPL_NO_IOPOWER_0_MEM_COMP_DEFAULT                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_NO_IOPOWER_0_MEM_COMP_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_NO_IOPOWER_0_MEM_COMP_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_NO_IOPOWER_0_MEM_COMP_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_NO_IOPOWER_0_MEM_COMP_INIT_ENUM                        ENABLE
#define PMC_IMPL_NO_IOPOWER_0_MEM_COMP_DISABLE                  _MK_ENUM_CONST(0)
#define PMC_IMPL_NO_IOPOWER_0_MEM_COMP_ENABLE                   _MK_ENUM_CONST(1)

#define PMC_IMPL_NO_IOPOWER_0_MEM1_COMP_SHIFT                   _MK_SHIFT_CONST(17)
#define PMC_IMPL_NO_IOPOWER_0_MEM1_COMP_FIELD                   _MK_FIELD_CONST(0x1, PMC_IMPL_NO_IOPOWER_0_MEM1_COMP_SHIFT)
#define PMC_IMPL_NO_IOPOWER_0_MEM1_COMP_RANGE                   17:17
#define PMC_IMPL_NO_IOPOWER_0_MEM1_COMP_WOFFSET                 0x0
#define PMC_IMPL_NO_IOPOWER_0_MEM1_COMP_DEFAULT                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_NO_IOPOWER_0_MEM1_COMP_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_NO_IOPOWER_0_MEM1_COMP_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_NO_IOPOWER_0_MEM1_COMP_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_NO_IOPOWER_0_MEM1_COMP_INIT_ENUM                       ENABLE
#define PMC_IMPL_NO_IOPOWER_0_MEM1_COMP_DISABLE                 _MK_ENUM_CONST(0)
#define PMC_IMPL_NO_IOPOWER_0_MEM1_COMP_ENABLE                  _MK_ENUM_CONST(1)

#define PMC_IMPL_NO_IOPOWER_0_AUDIO_HV_SHIFT                    _MK_SHIFT_CONST(18)
#define PMC_IMPL_NO_IOPOWER_0_AUDIO_HV_FIELD                    _MK_FIELD_CONST(0x1, PMC_IMPL_NO_IOPOWER_0_AUDIO_HV_SHIFT)
#define PMC_IMPL_NO_IOPOWER_0_AUDIO_HV_RANGE                    18:18
#define PMC_IMPL_NO_IOPOWER_0_AUDIO_HV_WOFFSET                  0x0
#define PMC_IMPL_NO_IOPOWER_0_AUDIO_HV_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_NO_IOPOWER_0_AUDIO_HV_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_NO_IOPOWER_0_AUDIO_HV_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_NO_IOPOWER_0_AUDIO_HV_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_NO_IOPOWER_0_AUDIO_HV_INIT_ENUM                        DISABLE
#define PMC_IMPL_NO_IOPOWER_0_AUDIO_HV_DISABLE                  _MK_ENUM_CONST(0)
#define PMC_IMPL_NO_IOPOWER_0_AUDIO_HV_ENABLE                   _MK_ENUM_CONST(1)

#define PMC_IMPL_NO_IOPOWER_0_DBG_SHIFT                 _MK_SHIFT_CONST(19)
#define PMC_IMPL_NO_IOPOWER_0_DBG_FIELD                 _MK_FIELD_CONST(0x1, PMC_IMPL_NO_IOPOWER_0_DBG_SHIFT)
#define PMC_IMPL_NO_IOPOWER_0_DBG_RANGE                 19:19
#define PMC_IMPL_NO_IOPOWER_0_DBG_WOFFSET                       0x0
#define PMC_IMPL_NO_IOPOWER_0_DBG_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_NO_IOPOWER_0_DBG_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_NO_IOPOWER_0_DBG_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_NO_IOPOWER_0_DBG_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_NO_IOPOWER_0_DBG_INIT_ENUM                     DISABLE
#define PMC_IMPL_NO_IOPOWER_0_DBG_DISABLE                       _MK_ENUM_CONST(0)
#define PMC_IMPL_NO_IOPOWER_0_DBG_ENABLE                        _MK_ENUM_CONST(1)

#define PMC_IMPL_NO_IOPOWER_0_DMIC_SHIFT                        _MK_SHIFT_CONST(20)
#define PMC_IMPL_NO_IOPOWER_0_DMIC_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_NO_IOPOWER_0_DMIC_SHIFT)
#define PMC_IMPL_NO_IOPOWER_0_DMIC_RANGE                        20:20
#define PMC_IMPL_NO_IOPOWER_0_DMIC_WOFFSET                      0x0
#define PMC_IMPL_NO_IOPOWER_0_DMIC_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_NO_IOPOWER_0_DMIC_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_NO_IOPOWER_0_DMIC_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_NO_IOPOWER_0_DMIC_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_NO_IOPOWER_0_DMIC_INIT_ENUM                    DISABLE
#define PMC_IMPL_NO_IOPOWER_0_DMIC_DISABLE                      _MK_ENUM_CONST(0)
#define PMC_IMPL_NO_IOPOWER_0_DMIC_ENABLE                       _MK_ENUM_CONST(1)

#define PMC_IMPL_NO_IOPOWER_0_GPIO_SHIFT                        _MK_SHIFT_CONST(21)
#define PMC_IMPL_NO_IOPOWER_0_GPIO_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_NO_IOPOWER_0_GPIO_SHIFT)
#define PMC_IMPL_NO_IOPOWER_0_GPIO_RANGE                        21:21
#define PMC_IMPL_NO_IOPOWER_0_GPIO_WOFFSET                      0x0
#define PMC_IMPL_NO_IOPOWER_0_GPIO_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_NO_IOPOWER_0_GPIO_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_NO_IOPOWER_0_GPIO_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_NO_IOPOWER_0_GPIO_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_NO_IOPOWER_0_GPIO_INIT_ENUM                    DISABLE
#define PMC_IMPL_NO_IOPOWER_0_GPIO_DISABLE                      _MK_ENUM_CONST(0)
#define PMC_IMPL_NO_IOPOWER_0_GPIO_ENABLE                       _MK_ENUM_CONST(1)

#define PMC_IMPL_NO_IOPOWER_0_SPI_SHIFT                 _MK_SHIFT_CONST(22)
#define PMC_IMPL_NO_IOPOWER_0_SPI_FIELD                 _MK_FIELD_CONST(0x1, PMC_IMPL_NO_IOPOWER_0_SPI_SHIFT)
#define PMC_IMPL_NO_IOPOWER_0_SPI_RANGE                 22:22
#define PMC_IMPL_NO_IOPOWER_0_SPI_WOFFSET                       0x0
#define PMC_IMPL_NO_IOPOWER_0_SPI_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_NO_IOPOWER_0_SPI_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_NO_IOPOWER_0_SPI_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_NO_IOPOWER_0_SPI_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_NO_IOPOWER_0_SPI_INIT_ENUM                     DISABLE
#define PMC_IMPL_NO_IOPOWER_0_SPI_DISABLE                       _MK_ENUM_CONST(0)
#define PMC_IMPL_NO_IOPOWER_0_SPI_ENABLE                        _MK_ENUM_CONST(1)

#define PMC_IMPL_NO_IOPOWER_0_SDMMC2_SHIFT                      _MK_SHIFT_CONST(24)
#define PMC_IMPL_NO_IOPOWER_0_SDMMC2_FIELD                      _MK_FIELD_CONST(0x1, PMC_IMPL_NO_IOPOWER_0_SDMMC2_SHIFT)
#define PMC_IMPL_NO_IOPOWER_0_SDMMC2_RANGE                      24:24
#define PMC_IMPL_NO_IOPOWER_0_SDMMC2_WOFFSET                    0x0
#define PMC_IMPL_NO_IOPOWER_0_SDMMC2_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_NO_IOPOWER_0_SDMMC2_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PMC_IMPL_NO_IOPOWER_0_SDMMC2_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_NO_IOPOWER_0_SDMMC2_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_NO_IOPOWER_0_SDMMC2_INIT_ENUM                  DISABLE
#define PMC_IMPL_NO_IOPOWER_0_SDMMC2_DISABLE                    _MK_ENUM_CONST(0)
#define PMC_IMPL_NO_IOPOWER_0_SDMMC2_ENABLE                     _MK_ENUM_CONST(1)

#define PMC_IMPL_NO_IOPOWER_0_DP_SHIFT                  _MK_SHIFT_CONST(25)
#define PMC_IMPL_NO_IOPOWER_0_DP_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_NO_IOPOWER_0_DP_SHIFT)
#define PMC_IMPL_NO_IOPOWER_0_DP_RANGE                  25:25
#define PMC_IMPL_NO_IOPOWER_0_DP_WOFFSET                        0x0
#define PMC_IMPL_NO_IOPOWER_0_DP_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_NO_IOPOWER_0_DP_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_NO_IOPOWER_0_DP_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_NO_IOPOWER_0_DP_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_NO_IOPOWER_0_DP_INIT_ENUM                      DISABLE
#define PMC_IMPL_NO_IOPOWER_0_DP_DISABLE                        _MK_ENUM_CONST(0)
#define PMC_IMPL_NO_IOPOWER_0_DP_ENABLE                 _MK_ENUM_CONST(1)

#define PMC_IMPL_NO_IOPOWER_0_AO_SHIFT                  _MK_SHIFT_CONST(26)
#define PMC_IMPL_NO_IOPOWER_0_AO_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_NO_IOPOWER_0_AO_SHIFT)
#define PMC_IMPL_NO_IOPOWER_0_AO_RANGE                  26:26
#define PMC_IMPL_NO_IOPOWER_0_AO_WOFFSET                        0x0
#define PMC_IMPL_NO_IOPOWER_0_AO_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_NO_IOPOWER_0_AO_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_NO_IOPOWER_0_AO_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_NO_IOPOWER_0_AO_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_NO_IOPOWER_0_AO_INIT_ENUM                      DISABLE
#define PMC_IMPL_NO_IOPOWER_0_AO_DISABLE                        _MK_ENUM_CONST(0)
#define PMC_IMPL_NO_IOPOWER_0_AO_ENABLE                 _MK_ENUM_CONST(1)

#define PMC_IMPL_NO_IOPOWER_0_AO_HV_SHIFT                       _MK_SHIFT_CONST(27)
#define PMC_IMPL_NO_IOPOWER_0_AO_HV_FIELD                       _MK_FIELD_CONST(0x1, PMC_IMPL_NO_IOPOWER_0_AO_HV_SHIFT)
#define PMC_IMPL_NO_IOPOWER_0_AO_HV_RANGE                       27:27
#define PMC_IMPL_NO_IOPOWER_0_AO_HV_WOFFSET                     0x0
#define PMC_IMPL_NO_IOPOWER_0_AO_HV_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_NO_IOPOWER_0_AO_HV_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_NO_IOPOWER_0_AO_HV_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_NO_IOPOWER_0_AO_HV_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_NO_IOPOWER_0_AO_HV_INIT_ENUM                   DISABLE
#define PMC_IMPL_NO_IOPOWER_0_AO_HV_DISABLE                     _MK_ENUM_CONST(0)
#define PMC_IMPL_NO_IOPOWER_0_AO_HV_ENABLE                      _MK_ENUM_CONST(1)

#define PMC_IMPL_NO_IOPOWER_0_DMIC_HV_SHIFT                     _MK_SHIFT_CONST(28)
#define PMC_IMPL_NO_IOPOWER_0_DMIC_HV_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_NO_IOPOWER_0_DMIC_HV_SHIFT)
#define PMC_IMPL_NO_IOPOWER_0_DMIC_HV_RANGE                     28:28
#define PMC_IMPL_NO_IOPOWER_0_DMIC_HV_WOFFSET                   0x0
#define PMC_IMPL_NO_IOPOWER_0_DMIC_HV_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_NO_IOPOWER_0_DMIC_HV_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_NO_IOPOWER_0_DMIC_HV_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_NO_IOPOWER_0_DMIC_HV_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_NO_IOPOWER_0_DMIC_HV_INIT_ENUM                 DISABLE
#define PMC_IMPL_NO_IOPOWER_0_DMIC_HV_DISABLE                   _MK_ENUM_CONST(0)
#define PMC_IMPL_NO_IOPOWER_0_DMIC_HV_ENABLE                    _MK_ENUM_CONST(1)

#define PMC_IMPL_NO_IOPOWER_0_GPIO_HV_SHIFT                     _MK_SHIFT_CONST(29)
#define PMC_IMPL_NO_IOPOWER_0_GPIO_HV_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_NO_IOPOWER_0_GPIO_HV_SHIFT)
#define PMC_IMPL_NO_IOPOWER_0_GPIO_HV_RANGE                     29:29
#define PMC_IMPL_NO_IOPOWER_0_GPIO_HV_WOFFSET                   0x0
#define PMC_IMPL_NO_IOPOWER_0_GPIO_HV_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_NO_IOPOWER_0_GPIO_HV_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_NO_IOPOWER_0_GPIO_HV_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_NO_IOPOWER_0_GPIO_HV_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_NO_IOPOWER_0_GPIO_HV_INIT_ENUM                 DISABLE
#define PMC_IMPL_NO_IOPOWER_0_GPIO_HV_DISABLE                   _MK_ENUM_CONST(0)
#define PMC_IMPL_NO_IOPOWER_0_GPIO_HV_ENABLE                    _MK_ENUM_CONST(1)

#define PMC_IMPL_NO_IOPOWER_0_SDMMC2_HV_SHIFT                   _MK_SHIFT_CONST(30)
#define PMC_IMPL_NO_IOPOWER_0_SDMMC2_HV_FIELD                   _MK_FIELD_CONST(0x1, PMC_IMPL_NO_IOPOWER_0_SDMMC2_HV_SHIFT)
#define PMC_IMPL_NO_IOPOWER_0_SDMMC2_HV_RANGE                   30:30
#define PMC_IMPL_NO_IOPOWER_0_SDMMC2_HV_WOFFSET                 0x0
#define PMC_IMPL_NO_IOPOWER_0_SDMMC2_HV_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_NO_IOPOWER_0_SDMMC2_HV_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_NO_IOPOWER_0_SDMMC2_HV_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_NO_IOPOWER_0_SDMMC2_HV_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_NO_IOPOWER_0_SDMMC2_HV_INIT_ENUM                       DISABLE
#define PMC_IMPL_NO_IOPOWER_0_SDMMC2_HV_DISABLE                 _MK_ENUM_CONST(0)
#define PMC_IMPL_NO_IOPOWER_0_SDMMC2_HV_ENABLE                  _MK_ENUM_CONST(1)

#define PMC_IMPL_NO_IOPOWER_0_SDMMC3_HV_SHIFT                   _MK_SHIFT_CONST(31)
#define PMC_IMPL_NO_IOPOWER_0_SDMMC3_HV_FIELD                   _MK_FIELD_CONST(0x1, PMC_IMPL_NO_IOPOWER_0_SDMMC3_HV_SHIFT)
#define PMC_IMPL_NO_IOPOWER_0_SDMMC3_HV_RANGE                   31:31
#define PMC_IMPL_NO_IOPOWER_0_SDMMC3_HV_WOFFSET                 0x0
#define PMC_IMPL_NO_IOPOWER_0_SDMMC3_HV_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_NO_IOPOWER_0_SDMMC3_HV_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_NO_IOPOWER_0_SDMMC3_HV_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_NO_IOPOWER_0_SDMMC3_HV_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_NO_IOPOWER_0_SDMMC3_HV_INIT_ENUM                       DISABLE
#define PMC_IMPL_NO_IOPOWER_0_SDMMC3_HV_DISABLE                 _MK_ENUM_CONST(0)
#define PMC_IMPL_NO_IOPOWER_0_SDMMC3_HV_ENABLE                  _MK_ENUM_CONST(1)


// Register PMC_IMPL_DDR_PWR_0
#define PMC_IMPL_DDR_PWR_0                      _MK_ADDR_CONST(0x38)
#define PMC_IMPL_DDR_PWR_0_SECURE                       0x0
#define PMC_IMPL_DDR_PWR_0_SCR                  DDR_PWR_SCR_0
#define PMC_IMPL_DDR_PWR_0_WORD_COUNT                   0x1
#define PMC_IMPL_DDR_PWR_0_RESET_VAL                    _MK_MASK_CONST(0xf)
#define PMC_IMPL_DDR_PWR_0_RESET_MASK                   _MK_MASK_CONST(0xf)
#define PMC_IMPL_DDR_PWR_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_DDR_PWR_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_DDR_PWR_0_READ_MASK                    _MK_MASK_CONST(0xf)
#define PMC_IMPL_DDR_PWR_0_WRITE_MASK                   _MK_MASK_CONST(0xf)
#define PMC_IMPL_DDR_PWR_0_VAL_SHIFT                    _MK_SHIFT_CONST(0)
#define PMC_IMPL_DDR_PWR_0_VAL_FIELD                    _MK_FIELD_CONST(0x1, PMC_IMPL_DDR_PWR_0_VAL_SHIFT)
#define PMC_IMPL_DDR_PWR_0_VAL_RANGE                    0:0
#define PMC_IMPL_DDR_PWR_0_VAL_WOFFSET                  0x0
#define PMC_IMPL_DDR_PWR_0_VAL_DEFAULT                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_DDR_PWR_0_VAL_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_DDR_PWR_0_VAL_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_DDR_PWR_0_VAL_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_DDR_PWR_0_VAL_E_12V                    _MK_ENUM_CONST(0)
#define PMC_IMPL_DDR_PWR_0_VAL_E_18V                    _MK_ENUM_CONST(1)

#define PMC_IMPL_DDR_PWR_0_EMMC_SHIFT                   _MK_SHIFT_CONST(1)
#define PMC_IMPL_DDR_PWR_0_EMMC_FIELD                   _MK_FIELD_CONST(0x1, PMC_IMPL_DDR_PWR_0_EMMC_SHIFT)
#define PMC_IMPL_DDR_PWR_0_EMMC_RANGE                   1:1
#define PMC_IMPL_DDR_PWR_0_EMMC_WOFFSET                 0x0
#define PMC_IMPL_DDR_PWR_0_EMMC_DEFAULT                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_DDR_PWR_0_EMMC_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_DDR_PWR_0_EMMC_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_DDR_PWR_0_EMMC_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_DDR_PWR_0_EMMC_E_12V                   _MK_ENUM_CONST(0)
#define PMC_IMPL_DDR_PWR_0_EMMC_E_18V                   _MK_ENUM_CONST(1)

#define PMC_IMPL_DDR_PWR_0_EMMC2_SHIFT                  _MK_SHIFT_CONST(2)
#define PMC_IMPL_DDR_PWR_0_EMMC2_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_DDR_PWR_0_EMMC2_SHIFT)
#define PMC_IMPL_DDR_PWR_0_EMMC2_RANGE                  2:2
#define PMC_IMPL_DDR_PWR_0_EMMC2_WOFFSET                        0x0
#define PMC_IMPL_DDR_PWR_0_EMMC2_DEFAULT                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_DDR_PWR_0_EMMC2_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_DDR_PWR_0_EMMC2_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_DDR_PWR_0_EMMC2_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_DDR_PWR_0_EMMC2_E_12V                  _MK_ENUM_CONST(0)
#define PMC_IMPL_DDR_PWR_0_EMMC2_E_18V                  _MK_ENUM_CONST(1)

#define PMC_IMPL_DDR_PWR_0_SPI_SHIFT                    _MK_SHIFT_CONST(3)
#define PMC_IMPL_DDR_PWR_0_SPI_FIELD                    _MK_FIELD_CONST(0x1, PMC_IMPL_DDR_PWR_0_SPI_SHIFT)
#define PMC_IMPL_DDR_PWR_0_SPI_RANGE                    3:3
#define PMC_IMPL_DDR_PWR_0_SPI_WOFFSET                  0x0
#define PMC_IMPL_DDR_PWR_0_SPI_DEFAULT                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_DDR_PWR_0_SPI_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_DDR_PWR_0_SPI_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_DDR_PWR_0_SPI_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_DDR_PWR_0_SPI_E_12V                    _MK_ENUM_CONST(0)
#define PMC_IMPL_DDR_PWR_0_SPI_E_18V                    _MK_ENUM_CONST(1)


// Register PMC_IMPL_E_18V_PWR_0
#define PMC_IMPL_E_18V_PWR_0                    _MK_ADDR_CONST(0x3c)
#define PMC_IMPL_E_18V_PWR_0_SECURE                     0x0
#define PMC_IMPL_E_18V_PWR_0_SCR                        E_18V_PWR_SCR_0
#define PMC_IMPL_E_18V_PWR_0_WORD_COUNT                         0x1
#define PMC_IMPL_E_18V_PWR_0_RESET_VAL                  _MK_MASK_CONST(0x3c)
#define PMC_IMPL_E_18V_PWR_0_RESET_MASK                         _MK_MASK_CONST(0x3e)
#define PMC_IMPL_E_18V_PWR_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_E_18V_PWR_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_E_18V_PWR_0_READ_MASK                  _MK_MASK_CONST(0x3e)
#define PMC_IMPL_E_18V_PWR_0_WRITE_MASK                         _MK_MASK_CONST(0x3e)
#define PMC_IMPL_E_18V_PWR_0_UFS_SHIFT                  _MK_SHIFT_CONST(1)
#define PMC_IMPL_E_18V_PWR_0_UFS_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_E_18V_PWR_0_UFS_SHIFT)
#define PMC_IMPL_E_18V_PWR_0_UFS_RANGE                  1:1
#define PMC_IMPL_E_18V_PWR_0_UFS_WOFFSET                        0x0
#define PMC_IMPL_E_18V_PWR_0_UFS_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_E_18V_PWR_0_UFS_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_E_18V_PWR_0_UFS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_E_18V_PWR_0_UFS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_E_18V_PWR_0_UFS_INIT_ENUM                      DISABLE
#define PMC_IMPL_E_18V_PWR_0_UFS_DISABLE                        _MK_ENUM_CONST(0)
#define PMC_IMPL_E_18V_PWR_0_UFS_ENABLE                 _MK_ENUM_CONST(1)

#define PMC_IMPL_E_18V_PWR_0_MEM_SHIFT                  _MK_SHIFT_CONST(2)
#define PMC_IMPL_E_18V_PWR_0_MEM_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_E_18V_PWR_0_MEM_SHIFT)
#define PMC_IMPL_E_18V_PWR_0_MEM_RANGE                  2:2
#define PMC_IMPL_E_18V_PWR_0_MEM_WOFFSET                        0x0
#define PMC_IMPL_E_18V_PWR_0_MEM_DEFAULT                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_E_18V_PWR_0_MEM_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_E_18V_PWR_0_MEM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_E_18V_PWR_0_MEM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_E_18V_PWR_0_MEM_INIT_ENUM                      ENABLE
#define PMC_IMPL_E_18V_PWR_0_MEM_DISABLE                        _MK_ENUM_CONST(0)
#define PMC_IMPL_E_18V_PWR_0_MEM_ENABLE                 _MK_ENUM_CONST(1)

#define PMC_IMPL_E_18V_PWR_0_MEM1_SHIFT                 _MK_SHIFT_CONST(3)
#define PMC_IMPL_E_18V_PWR_0_MEM1_FIELD                 _MK_FIELD_CONST(0x1, PMC_IMPL_E_18V_PWR_0_MEM1_SHIFT)
#define PMC_IMPL_E_18V_PWR_0_MEM1_RANGE                 3:3
#define PMC_IMPL_E_18V_PWR_0_MEM1_WOFFSET                       0x0
#define PMC_IMPL_E_18V_PWR_0_MEM1_DEFAULT                       _MK_MASK_CONST(0x1)
#define PMC_IMPL_E_18V_PWR_0_MEM1_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_E_18V_PWR_0_MEM1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_E_18V_PWR_0_MEM1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_E_18V_PWR_0_MEM1_INIT_ENUM                     ENABLE
#define PMC_IMPL_E_18V_PWR_0_MEM1_DISABLE                       _MK_ENUM_CONST(0)
#define PMC_IMPL_E_18V_PWR_0_MEM1_ENABLE                        _MK_ENUM_CONST(1)

#define PMC_IMPL_E_18V_PWR_0_DBG_SHIFT                  _MK_SHIFT_CONST(4)
#define PMC_IMPL_E_18V_PWR_0_DBG_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_E_18V_PWR_0_DBG_SHIFT)
#define PMC_IMPL_E_18V_PWR_0_DBG_RANGE                  4:4
#define PMC_IMPL_E_18V_PWR_0_DBG_WOFFSET                        0x0
#define PMC_IMPL_E_18V_PWR_0_DBG_DEFAULT                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_E_18V_PWR_0_DBG_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_E_18V_PWR_0_DBG_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_E_18V_PWR_0_DBG_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_E_18V_PWR_0_DBG_INIT_ENUM                      ENABLE
#define PMC_IMPL_E_18V_PWR_0_DBG_DISABLE                        _MK_ENUM_CONST(0)
#define PMC_IMPL_E_18V_PWR_0_DBG_ENABLE                 _MK_ENUM_CONST(1)

#define PMC_IMPL_E_18V_PWR_0_SPI_SHIFT                  _MK_SHIFT_CONST(5)
#define PMC_IMPL_E_18V_PWR_0_SPI_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_E_18V_PWR_0_SPI_SHIFT)
#define PMC_IMPL_E_18V_PWR_0_SPI_RANGE                  5:5
#define PMC_IMPL_E_18V_PWR_0_SPI_WOFFSET                        0x0
#define PMC_IMPL_E_18V_PWR_0_SPI_DEFAULT                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_E_18V_PWR_0_SPI_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_E_18V_PWR_0_SPI_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_E_18V_PWR_0_SPI_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_E_18V_PWR_0_SPI_INIT_ENUM                      ENABLE
#define PMC_IMPL_E_18V_PWR_0_SPI_DISABLE                        _MK_ENUM_CONST(0)
#define PMC_IMPL_E_18V_PWR_0_SPI_ENABLE                 _MK_ENUM_CONST(1)


// Register PMC_IMPL_E_33V_PWR_0
#define PMC_IMPL_E_33V_PWR_0                    _MK_ADDR_CONST(0x40)
#define PMC_IMPL_E_33V_PWR_0_SECURE                     0x0
#define PMC_IMPL_E_33V_PWR_0_SCR                        E_33V_PWR_SCR_0
#define PMC_IMPL_E_33V_PWR_0_WORD_COUNT                         0x1
#define PMC_IMPL_E_33V_PWR_0_RESET_VAL                  _MK_MASK_CONST(0x7f)
#define PMC_IMPL_E_33V_PWR_0_RESET_MASK                         _MK_MASK_CONST(0x7f)
#define PMC_IMPL_E_33V_PWR_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_E_33V_PWR_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_E_33V_PWR_0_READ_MASK                  _MK_MASK_CONST(0x7f)
#define PMC_IMPL_E_33V_PWR_0_WRITE_MASK                         _MK_MASK_CONST(0x7f)
#define PMC_IMPL_E_33V_PWR_0_AO_HV_SHIFT                        _MK_SHIFT_CONST(0)
#define PMC_IMPL_E_33V_PWR_0_AO_HV_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_E_33V_PWR_0_AO_HV_SHIFT)
#define PMC_IMPL_E_33V_PWR_0_AO_HV_RANGE                        0:0
#define PMC_IMPL_E_33V_PWR_0_AO_HV_WOFFSET                      0x0
#define PMC_IMPL_E_33V_PWR_0_AO_HV_DEFAULT                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_E_33V_PWR_0_AO_HV_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_E_33V_PWR_0_AO_HV_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_E_33V_PWR_0_AO_HV_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_E_33V_PWR_0_AO_HV_INIT_ENUM                    ENABLE
#define PMC_IMPL_E_33V_PWR_0_AO_HV_DISABLE                      _MK_ENUM_CONST(0)
#define PMC_IMPL_E_33V_PWR_0_AO_HV_ENABLE                       _MK_ENUM_CONST(1)

#define PMC_IMPL_E_33V_PWR_0_AUDIO_HV_SHIFT                     _MK_SHIFT_CONST(1)
#define PMC_IMPL_E_33V_PWR_0_AUDIO_HV_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_E_33V_PWR_0_AUDIO_HV_SHIFT)
#define PMC_IMPL_E_33V_PWR_0_AUDIO_HV_RANGE                     1:1
#define PMC_IMPL_E_33V_PWR_0_AUDIO_HV_WOFFSET                   0x0
#define PMC_IMPL_E_33V_PWR_0_AUDIO_HV_DEFAULT                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_E_33V_PWR_0_AUDIO_HV_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_E_33V_PWR_0_AUDIO_HV_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_E_33V_PWR_0_AUDIO_HV_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_E_33V_PWR_0_AUDIO_HV_INIT_ENUM                 ENABLE
#define PMC_IMPL_E_33V_PWR_0_AUDIO_HV_DISABLE                   _MK_ENUM_CONST(0)
#define PMC_IMPL_E_33V_PWR_0_AUDIO_HV_ENABLE                    _MK_ENUM_CONST(1)

#define PMC_IMPL_E_33V_PWR_0_DMIC_HV_SHIFT                      _MK_SHIFT_CONST(2)
#define PMC_IMPL_E_33V_PWR_0_DMIC_HV_FIELD                      _MK_FIELD_CONST(0x1, PMC_IMPL_E_33V_PWR_0_DMIC_HV_SHIFT)
#define PMC_IMPL_E_33V_PWR_0_DMIC_HV_RANGE                      2:2
#define PMC_IMPL_E_33V_PWR_0_DMIC_HV_WOFFSET                    0x0
#define PMC_IMPL_E_33V_PWR_0_DMIC_HV_DEFAULT                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_E_33V_PWR_0_DMIC_HV_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PMC_IMPL_E_33V_PWR_0_DMIC_HV_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_E_33V_PWR_0_DMIC_HV_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_E_33V_PWR_0_DMIC_HV_INIT_ENUM                  ENABLE
#define PMC_IMPL_E_33V_PWR_0_DMIC_HV_DISABLE                    _MK_ENUM_CONST(0)
#define PMC_IMPL_E_33V_PWR_0_DMIC_HV_ENABLE                     _MK_ENUM_CONST(1)

#define PMC_IMPL_E_33V_PWR_0_GPIO_HV_SHIFT                      _MK_SHIFT_CONST(3)
#define PMC_IMPL_E_33V_PWR_0_GPIO_HV_FIELD                      _MK_FIELD_CONST(0x1, PMC_IMPL_E_33V_PWR_0_GPIO_HV_SHIFT)
#define PMC_IMPL_E_33V_PWR_0_GPIO_HV_RANGE                      3:3
#define PMC_IMPL_E_33V_PWR_0_GPIO_HV_WOFFSET                    0x0
#define PMC_IMPL_E_33V_PWR_0_GPIO_HV_DEFAULT                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_E_33V_PWR_0_GPIO_HV_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PMC_IMPL_E_33V_PWR_0_GPIO_HV_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_E_33V_PWR_0_GPIO_HV_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_E_33V_PWR_0_GPIO_HV_INIT_ENUM                  ENABLE
#define PMC_IMPL_E_33V_PWR_0_GPIO_HV_DISABLE                    _MK_ENUM_CONST(0)
#define PMC_IMPL_E_33V_PWR_0_GPIO_HV_ENABLE                     _MK_ENUM_CONST(1)

#define PMC_IMPL_E_33V_PWR_0_SDMMC1_HV_SHIFT                    _MK_SHIFT_CONST(4)
#define PMC_IMPL_E_33V_PWR_0_SDMMC1_HV_FIELD                    _MK_FIELD_CONST(0x1, PMC_IMPL_E_33V_PWR_0_SDMMC1_HV_SHIFT)
#define PMC_IMPL_E_33V_PWR_0_SDMMC1_HV_RANGE                    4:4
#define PMC_IMPL_E_33V_PWR_0_SDMMC1_HV_WOFFSET                  0x0
#define PMC_IMPL_E_33V_PWR_0_SDMMC1_HV_DEFAULT                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_E_33V_PWR_0_SDMMC1_HV_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_E_33V_PWR_0_SDMMC1_HV_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_E_33V_PWR_0_SDMMC1_HV_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_E_33V_PWR_0_SDMMC1_HV_INIT_ENUM                        ENABLE
#define PMC_IMPL_E_33V_PWR_0_SDMMC1_HV_DISABLE                  _MK_ENUM_CONST(0)
#define PMC_IMPL_E_33V_PWR_0_SDMMC1_HV_ENABLE                   _MK_ENUM_CONST(1)

#define PMC_IMPL_E_33V_PWR_0_SDMMC2_HV_SHIFT                    _MK_SHIFT_CONST(5)
#define PMC_IMPL_E_33V_PWR_0_SDMMC2_HV_FIELD                    _MK_FIELD_CONST(0x1, PMC_IMPL_E_33V_PWR_0_SDMMC2_HV_SHIFT)
#define PMC_IMPL_E_33V_PWR_0_SDMMC2_HV_RANGE                    5:5
#define PMC_IMPL_E_33V_PWR_0_SDMMC2_HV_WOFFSET                  0x0
#define PMC_IMPL_E_33V_PWR_0_SDMMC2_HV_DEFAULT                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_E_33V_PWR_0_SDMMC2_HV_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_E_33V_PWR_0_SDMMC2_HV_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_E_33V_PWR_0_SDMMC2_HV_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_E_33V_PWR_0_SDMMC2_HV_INIT_ENUM                        ENABLE
#define PMC_IMPL_E_33V_PWR_0_SDMMC2_HV_DISABLE                  _MK_ENUM_CONST(0)
#define PMC_IMPL_E_33V_PWR_0_SDMMC2_HV_ENABLE                   _MK_ENUM_CONST(1)

#define PMC_IMPL_E_33V_PWR_0_SDMMC3_HV_SHIFT                    _MK_SHIFT_CONST(6)
#define PMC_IMPL_E_33V_PWR_0_SDMMC3_HV_FIELD                    _MK_FIELD_CONST(0x1, PMC_IMPL_E_33V_PWR_0_SDMMC3_HV_SHIFT)
#define PMC_IMPL_E_33V_PWR_0_SDMMC3_HV_RANGE                    6:6
#define PMC_IMPL_E_33V_PWR_0_SDMMC3_HV_WOFFSET                  0x0
#define PMC_IMPL_E_33V_PWR_0_SDMMC3_HV_DEFAULT                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_E_33V_PWR_0_SDMMC3_HV_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_E_33V_PWR_0_SDMMC3_HV_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_E_33V_PWR_0_SDMMC3_HV_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_E_33V_PWR_0_SDMMC3_HV_INIT_ENUM                        ENABLE
#define PMC_IMPL_E_33V_PWR_0_SDMMC3_HV_DISABLE                  _MK_ENUM_CONST(0)
#define PMC_IMPL_E_33V_PWR_0_SDMMC3_HV_ENABLE                   _MK_ENUM_CONST(1)


// Register PMC_IMPL_DISP_SECURE_CTL_0
#define PMC_IMPL_DISP_SECURE_CTL_0                      _MK_ADDR_CONST(0x44)
#define PMC_IMPL_DISP_SECURE_CTL_0_SECURE                       0x0
#define PMC_IMPL_DISP_SECURE_CTL_0_SCR                  0
#define PMC_IMPL_DISP_SECURE_CTL_0_WORD_COUNT                   0x1
#define PMC_IMPL_DISP_SECURE_CTL_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_DISP_SECURE_CTL_0_RESET_MASK                   _MK_MASK_CONST(0x7f)
#define PMC_IMPL_DISP_SECURE_CTL_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_DISP_SECURE_CTL_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_DISP_SECURE_CTL_0_READ_MASK                    _MK_MASK_CONST(0x7f)
#define PMC_IMPL_DISP_SECURE_CTL_0_WRITE_MASK                   _MK_MASK_CONST(0x7f)
#define PMC_IMPL_DISP_SECURE_CTL_0_SOR_HDCP2_2_SECURE_MODE_SHIFT                        _MK_SHIFT_CONST(0)
#define PMC_IMPL_DISP_SECURE_CTL_0_SOR_HDCP2_2_SECURE_MODE_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_DISP_SECURE_CTL_0_SOR_HDCP2_2_SECURE_MODE_SHIFT)
#define PMC_IMPL_DISP_SECURE_CTL_0_SOR_HDCP2_2_SECURE_MODE_RANGE                        0:0
#define PMC_IMPL_DISP_SECURE_CTL_0_SOR_HDCP2_2_SECURE_MODE_WOFFSET                      0x0
#define PMC_IMPL_DISP_SECURE_CTL_0_SOR_HDCP2_2_SECURE_MODE_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_DISP_SECURE_CTL_0_SOR_HDCP2_2_SECURE_MODE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_DISP_SECURE_CTL_0_SOR_HDCP2_2_SECURE_MODE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_DISP_SECURE_CTL_0_SOR_HDCP2_2_SECURE_MODE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_DISP_SECURE_CTL_0_SOR_HDCP2_2_SECURE_MODE_TSEC_SECURE                  _MK_ENUM_CONST(0)
#define PMC_IMPL_DISP_SECURE_CTL_0_SOR_HDCP2_2_SECURE_MODE_TSEC_TZ_TSECURE                      _MK_ENUM_CONST(1)

#define PMC_IMPL_DISP_SECURE_CTL_0_SOR_HDCP1_1_SECURE_SHIFT                     _MK_SHIFT_CONST(1)
#define PMC_IMPL_DISP_SECURE_CTL_0_SOR_HDCP1_1_SECURE_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_DISP_SECURE_CTL_0_SOR_HDCP1_1_SECURE_SHIFT)
#define PMC_IMPL_DISP_SECURE_CTL_0_SOR_HDCP1_1_SECURE_RANGE                     1:1
#define PMC_IMPL_DISP_SECURE_CTL_0_SOR_HDCP1_1_SECURE_WOFFSET                   0x0
#define PMC_IMPL_DISP_SECURE_CTL_0_SOR_HDCP1_1_SECURE_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_DISP_SECURE_CTL_0_SOR_HDCP1_1_SECURE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_DISP_SECURE_CTL_0_SOR_HDCP1_1_SECURE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_DISP_SECURE_CTL_0_SOR_HDCP1_1_SECURE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_DISP_SECURE_CTL_0_SOR_HDCP1_1_SECURE_DISABLE                   _MK_ENUM_CONST(0)
#define PMC_IMPL_DISP_SECURE_CTL_0_SOR_HDCP1_1_SECURE_ENABLE                    _MK_ENUM_CONST(1)

#define PMC_IMPL_DISP_SECURE_CTL_0_SOR_HDCP1_1_SECURE_MODE_SHIFT                        _MK_SHIFT_CONST(2)
#define PMC_IMPL_DISP_SECURE_CTL_0_SOR_HDCP1_1_SECURE_MODE_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_DISP_SECURE_CTL_0_SOR_HDCP1_1_SECURE_MODE_SHIFT)
#define PMC_IMPL_DISP_SECURE_CTL_0_SOR_HDCP1_1_SECURE_MODE_RANGE                        2:2
#define PMC_IMPL_DISP_SECURE_CTL_0_SOR_HDCP1_1_SECURE_MODE_WOFFSET                      0x0
#define PMC_IMPL_DISP_SECURE_CTL_0_SOR_HDCP1_1_SECURE_MODE_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_DISP_SECURE_CTL_0_SOR_HDCP1_1_SECURE_MODE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_DISP_SECURE_CTL_0_SOR_HDCP1_1_SECURE_MODE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_DISP_SECURE_CTL_0_SOR_HDCP1_1_SECURE_MODE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_DISP_SECURE_CTL_0_SOR_HDCP1_1_SECURE_MODE_TSEC_SECURE                  _MK_ENUM_CONST(0)
#define PMC_IMPL_DISP_SECURE_CTL_0_SOR_HDCP1_1_SECURE_MODE_TZ_SECURE                    _MK_ENUM_CONST(1)

#define PMC_IMPL_DISP_SECURE_CTL_0_SOR0_ASSR_FORCE_INTERNAL_SHIFT                       _MK_SHIFT_CONST(3)
#define PMC_IMPL_DISP_SECURE_CTL_0_SOR0_ASSR_FORCE_INTERNAL_FIELD                       _MK_FIELD_CONST(0x1, PMC_IMPL_DISP_SECURE_CTL_0_SOR0_ASSR_FORCE_INTERNAL_SHIFT)
#define PMC_IMPL_DISP_SECURE_CTL_0_SOR0_ASSR_FORCE_INTERNAL_RANGE                       3:3
#define PMC_IMPL_DISP_SECURE_CTL_0_SOR0_ASSR_FORCE_INTERNAL_WOFFSET                     0x0
#define PMC_IMPL_DISP_SECURE_CTL_0_SOR0_ASSR_FORCE_INTERNAL_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_DISP_SECURE_CTL_0_SOR0_ASSR_FORCE_INTERNAL_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_DISP_SECURE_CTL_0_SOR0_ASSR_FORCE_INTERNAL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_DISP_SECURE_CTL_0_SOR0_ASSR_FORCE_INTERNAL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_DISP_SECURE_CTL_0_SOR0_ASSR_FORCE_INTERNAL_FALSE                       _MK_ENUM_CONST(0)
#define PMC_IMPL_DISP_SECURE_CTL_0_SOR0_ASSR_FORCE_INTERNAL_TRUE                        _MK_ENUM_CONST(1)

#define PMC_IMPL_DISP_SECURE_CTL_0_SOR1_ASSR_FORCE_INTERNAL_SHIFT                       _MK_SHIFT_CONST(4)
#define PMC_IMPL_DISP_SECURE_CTL_0_SOR1_ASSR_FORCE_INTERNAL_FIELD                       _MK_FIELD_CONST(0x1, PMC_IMPL_DISP_SECURE_CTL_0_SOR1_ASSR_FORCE_INTERNAL_SHIFT)
#define PMC_IMPL_DISP_SECURE_CTL_0_SOR1_ASSR_FORCE_INTERNAL_RANGE                       4:4
#define PMC_IMPL_DISP_SECURE_CTL_0_SOR1_ASSR_FORCE_INTERNAL_WOFFSET                     0x0
#define PMC_IMPL_DISP_SECURE_CTL_0_SOR1_ASSR_FORCE_INTERNAL_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_DISP_SECURE_CTL_0_SOR1_ASSR_FORCE_INTERNAL_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_DISP_SECURE_CTL_0_SOR1_ASSR_FORCE_INTERNAL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_DISP_SECURE_CTL_0_SOR1_ASSR_FORCE_INTERNAL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_DISP_SECURE_CTL_0_SOR1_ASSR_FORCE_INTERNAL_FALSE                       _MK_ENUM_CONST(0)
#define PMC_IMPL_DISP_SECURE_CTL_0_SOR1_ASSR_FORCE_INTERNAL_TRUE                        _MK_ENUM_CONST(1)

#define PMC_IMPL_DISP_SECURE_CTL_0_SOR_VPR_SECURE_MODE_SHIFT                    _MK_SHIFT_CONST(5)
#define PMC_IMPL_DISP_SECURE_CTL_0_SOR_VPR_SECURE_MODE_FIELD                    _MK_FIELD_CONST(0x1, PMC_IMPL_DISP_SECURE_CTL_0_SOR_VPR_SECURE_MODE_SHIFT)
#define PMC_IMPL_DISP_SECURE_CTL_0_SOR_VPR_SECURE_MODE_RANGE                    5:5
#define PMC_IMPL_DISP_SECURE_CTL_0_SOR_VPR_SECURE_MODE_WOFFSET                  0x0
#define PMC_IMPL_DISP_SECURE_CTL_0_SOR_VPR_SECURE_MODE_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_DISP_SECURE_CTL_0_SOR_VPR_SECURE_MODE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_DISP_SECURE_CTL_0_SOR_VPR_SECURE_MODE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_DISP_SECURE_CTL_0_SOR_VPR_SECURE_MODE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_DISP_SECURE_CTL_0_SOR_VPR_SECURE_MODE_TSEC_SECURE                      _MK_ENUM_CONST(0)
#define PMC_IMPL_DISP_SECURE_CTL_0_SOR_VPR_SECURE_MODE_TZ_SECURE                        _MK_ENUM_CONST(1)

#define PMC_IMPL_DISP_SECURE_CTL_0_DSI_VPR_SECURE_MODE_SHIFT                    _MK_SHIFT_CONST(6)
#define PMC_IMPL_DISP_SECURE_CTL_0_DSI_VPR_SECURE_MODE_FIELD                    _MK_FIELD_CONST(0x1, PMC_IMPL_DISP_SECURE_CTL_0_DSI_VPR_SECURE_MODE_SHIFT)
#define PMC_IMPL_DISP_SECURE_CTL_0_DSI_VPR_SECURE_MODE_RANGE                    6:6
#define PMC_IMPL_DISP_SECURE_CTL_0_DSI_VPR_SECURE_MODE_WOFFSET                  0x0
#define PMC_IMPL_DISP_SECURE_CTL_0_DSI_VPR_SECURE_MODE_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_DISP_SECURE_CTL_0_DSI_VPR_SECURE_MODE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_DISP_SECURE_CTL_0_DSI_VPR_SECURE_MODE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_DISP_SECURE_CTL_0_DSI_VPR_SECURE_MODE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_DISP_SECURE_CTL_0_DSI_VPR_SECURE_MODE_TSEC_SECURE                      _MK_ENUM_CONST(0)
#define PMC_IMPL_DISP_SECURE_CTL_0_DSI_VPR_SECURE_MODE_TZ_SECURE                        _MK_ENUM_CONST(1)


// Register PMC_IMPL_CRYPTO_OP_0
#define PMC_IMPL_CRYPTO_OP_0                    _MK_ADDR_CONST(0x48)
#define PMC_IMPL_CRYPTO_OP_0_SECURE                     0x0
#define PMC_IMPL_CRYPTO_OP_0_SCR                        CRYPTO_OP_SCR_0
#define PMC_IMPL_CRYPTO_OP_0_WORD_COUNT                         0x1
#define PMC_IMPL_CRYPTO_OP_0_RESET_VAL                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_CRYPTO_OP_0_RESET_MASK                         _MK_MASK_CONST(0x1)
#define PMC_IMPL_CRYPTO_OP_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_CRYPTO_OP_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_CRYPTO_OP_0_READ_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_CRYPTO_OP_0_WRITE_MASK                         _MK_MASK_CONST(0x1)
#define PMC_IMPL_CRYPTO_OP_0_VAL_SHIFT                  _MK_SHIFT_CONST(0)
#define PMC_IMPL_CRYPTO_OP_0_VAL_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_CRYPTO_OP_0_VAL_SHIFT)
#define PMC_IMPL_CRYPTO_OP_0_VAL_RANGE                  0:0
#define PMC_IMPL_CRYPTO_OP_0_VAL_WOFFSET                        0x0
#define PMC_IMPL_CRYPTO_OP_0_VAL_DEFAULT                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_CRYPTO_OP_0_VAL_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_CRYPTO_OP_0_VAL_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_CRYPTO_OP_0_VAL_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_CRYPTO_OP_0_VAL_ENABLE                 _MK_ENUM_CONST(0)
#define PMC_IMPL_CRYPTO_OP_0_VAL_DISABLE                        _MK_ENUM_CONST(1)


// Register PMC_IMPL_PLLP_WB0_OVERRIDE_0
#define PMC_IMPL_PLLP_WB0_OVERRIDE_0                    _MK_ADDR_CONST(0x4c)
#define PMC_IMPL_PLLP_WB0_OVERRIDE_0_SECURE                     0x0
#define PMC_IMPL_PLLP_WB0_OVERRIDE_0_SCR                        PLL_SCR_0
#define PMC_IMPL_PLLP_WB0_OVERRIDE_0_WORD_COUNT                         0x1
#define PMC_IMPL_PLLP_WB0_OVERRIDE_0_RESET_VAL                  _MK_MASK_CONST(0x18000)
#define PMC_IMPL_PLLP_WB0_OVERRIDE_0_RESET_MASK                         _MK_MASK_CONST(0x1fffff)
#define PMC_IMPL_PLLP_WB0_OVERRIDE_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PLLP_WB0_OVERRIDE_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PLLP_WB0_OVERRIDE_0_READ_MASK                  _MK_MASK_CONST(0x1fffff)
#define PMC_IMPL_PLLP_WB0_OVERRIDE_0_WRITE_MASK                         _MK_MASK_CONST(0x1fffff)
#define PMC_IMPL_PLLP_WB0_OVERRIDE_0_PLLP_OVERRIDE_ENABLE_SHIFT                 _MK_SHIFT_CONST(0)
#define PMC_IMPL_PLLP_WB0_OVERRIDE_0_PLLP_OVERRIDE_ENABLE_FIELD                 _MK_FIELD_CONST(0x1, PMC_IMPL_PLLP_WB0_OVERRIDE_0_PLLP_OVERRIDE_ENABLE_SHIFT)
#define PMC_IMPL_PLLP_WB0_OVERRIDE_0_PLLP_OVERRIDE_ENABLE_RANGE                 0:0
#define PMC_IMPL_PLLP_WB0_OVERRIDE_0_PLLP_OVERRIDE_ENABLE_WOFFSET                       0x0
#define PMC_IMPL_PLLP_WB0_OVERRIDE_0_PLLP_OVERRIDE_ENABLE_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PLLP_WB0_OVERRIDE_0_PLLP_OVERRIDE_ENABLE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_PLLP_WB0_OVERRIDE_0_PLLP_OVERRIDE_ENABLE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PLLP_WB0_OVERRIDE_0_PLLP_OVERRIDE_ENABLE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define PMC_IMPL_PLLP_WB0_OVERRIDE_0_PLLP_ENABLE_SHIFT                  _MK_SHIFT_CONST(1)
#define PMC_IMPL_PLLP_WB0_OVERRIDE_0_PLLP_ENABLE_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_PLLP_WB0_OVERRIDE_0_PLLP_ENABLE_SHIFT)
#define PMC_IMPL_PLLP_WB0_OVERRIDE_0_PLLP_ENABLE_RANGE                  1:1
#define PMC_IMPL_PLLP_WB0_OVERRIDE_0_PLLP_ENABLE_WOFFSET                        0x0
#define PMC_IMPL_PLLP_WB0_OVERRIDE_0_PLLP_ENABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PLLP_WB0_OVERRIDE_0_PLLP_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_PLLP_WB0_OVERRIDE_0_PLLP_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PLLP_WB0_OVERRIDE_0_PLLP_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define PMC_IMPL_PLLP_WB0_OVERRIDE_0_OSC_FREQ_SHIFT                     _MK_SHIFT_CONST(2)
#define PMC_IMPL_PLLP_WB0_OVERRIDE_0_OSC_FREQ_FIELD                     _MK_FIELD_CONST(0xf, PMC_IMPL_PLLP_WB0_OVERRIDE_0_OSC_FREQ_SHIFT)
#define PMC_IMPL_PLLP_WB0_OVERRIDE_0_OSC_FREQ_RANGE                     5:2
#define PMC_IMPL_PLLP_WB0_OVERRIDE_0_OSC_FREQ_WOFFSET                   0x0
#define PMC_IMPL_PLLP_WB0_OVERRIDE_0_OSC_FREQ_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PLLP_WB0_OVERRIDE_0_OSC_FREQ_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define PMC_IMPL_PLLP_WB0_OVERRIDE_0_OSC_FREQ_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PLLP_WB0_OVERRIDE_0_OSC_FREQ_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define PMC_IMPL_PLLP_WB0_OVERRIDE_0_PLL_REF_DIV_SHIFT                  _MK_SHIFT_CONST(6)
#define PMC_IMPL_PLLP_WB0_OVERRIDE_0_PLL_REF_DIV_FIELD                  _MK_FIELD_CONST(0x3, PMC_IMPL_PLLP_WB0_OVERRIDE_0_PLL_REF_DIV_SHIFT)
#define PMC_IMPL_PLLP_WB0_OVERRIDE_0_PLL_REF_DIV_RANGE                  7:6
#define PMC_IMPL_PLLP_WB0_OVERRIDE_0_PLL_REF_DIV_WOFFSET                        0x0
#define PMC_IMPL_PLLP_WB0_OVERRIDE_0_PLL_REF_DIV_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PLLP_WB0_OVERRIDE_0_PLL_REF_DIV_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PMC_IMPL_PLLP_WB0_OVERRIDE_0_PLL_REF_DIV_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PLLP_WB0_OVERRIDE_0_PLL_REF_DIV_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define PMC_IMPL_PLLP_WB0_OVERRIDE_0_OSC_OVERRIDE_ENABLE_SHIFT                  _MK_SHIFT_CONST(8)
#define PMC_IMPL_PLLP_WB0_OVERRIDE_0_OSC_OVERRIDE_ENABLE_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_PLLP_WB0_OVERRIDE_0_OSC_OVERRIDE_ENABLE_SHIFT)
#define PMC_IMPL_PLLP_WB0_OVERRIDE_0_OSC_OVERRIDE_ENABLE_RANGE                  8:8
#define PMC_IMPL_PLLP_WB0_OVERRIDE_0_OSC_OVERRIDE_ENABLE_WOFFSET                        0x0
#define PMC_IMPL_PLLP_WB0_OVERRIDE_0_OSC_OVERRIDE_ENABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PLLP_WB0_OVERRIDE_0_OSC_OVERRIDE_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_PLLP_WB0_OVERRIDE_0_OSC_OVERRIDE_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PLLP_WB0_OVERRIDE_0_OSC_OVERRIDE_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define PMC_IMPL_PLLP_WB0_OVERRIDE_0_PLLU_OVERRIDE_ENABLE_SHIFT                 _MK_SHIFT_CONST(9)
#define PMC_IMPL_PLLP_WB0_OVERRIDE_0_PLLU_OVERRIDE_ENABLE_FIELD                 _MK_FIELD_CONST(0x1, PMC_IMPL_PLLP_WB0_OVERRIDE_0_PLLU_OVERRIDE_ENABLE_SHIFT)
#define PMC_IMPL_PLLP_WB0_OVERRIDE_0_PLLU_OVERRIDE_ENABLE_RANGE                 9:9
#define PMC_IMPL_PLLP_WB0_OVERRIDE_0_PLLU_OVERRIDE_ENABLE_WOFFSET                       0x0
#define PMC_IMPL_PLLP_WB0_OVERRIDE_0_PLLU_OVERRIDE_ENABLE_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PLLP_WB0_OVERRIDE_0_PLLU_OVERRIDE_ENABLE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_PLLP_WB0_OVERRIDE_0_PLLU_OVERRIDE_ENABLE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PLLP_WB0_OVERRIDE_0_PLLU_OVERRIDE_ENABLE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define PMC_IMPL_PLLP_WB0_OVERRIDE_0_PLLU_ENABLE_SHIFT                  _MK_SHIFT_CONST(10)
#define PMC_IMPL_PLLP_WB0_OVERRIDE_0_PLLU_ENABLE_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_PLLP_WB0_OVERRIDE_0_PLLU_ENABLE_SHIFT)
#define PMC_IMPL_PLLP_WB0_OVERRIDE_0_PLLU_ENABLE_RANGE                  10:10
#define PMC_IMPL_PLLP_WB0_OVERRIDE_0_PLLU_ENABLE_WOFFSET                        0x0
#define PMC_IMPL_PLLP_WB0_OVERRIDE_0_PLLU_ENABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PLLP_WB0_OVERRIDE_0_PLLU_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_PLLP_WB0_OVERRIDE_0_PLLU_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PLLP_WB0_OVERRIDE_0_PLLU_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define PMC_IMPL_PLLP_WB0_OVERRIDE_0_PLLM_OVERRIDE_ENABLE_SHIFT                 _MK_SHIFT_CONST(11)
#define PMC_IMPL_PLLP_WB0_OVERRIDE_0_PLLM_OVERRIDE_ENABLE_FIELD                 _MK_FIELD_CONST(0x1, PMC_IMPL_PLLP_WB0_OVERRIDE_0_PLLM_OVERRIDE_ENABLE_SHIFT)
#define PMC_IMPL_PLLP_WB0_OVERRIDE_0_PLLM_OVERRIDE_ENABLE_RANGE                 11:11
#define PMC_IMPL_PLLP_WB0_OVERRIDE_0_PLLM_OVERRIDE_ENABLE_WOFFSET                       0x0
#define PMC_IMPL_PLLP_WB0_OVERRIDE_0_PLLM_OVERRIDE_ENABLE_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PLLP_WB0_OVERRIDE_0_PLLM_OVERRIDE_ENABLE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_PLLP_WB0_OVERRIDE_0_PLLM_OVERRIDE_ENABLE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PLLP_WB0_OVERRIDE_0_PLLM_OVERRIDE_ENABLE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define PMC_IMPL_PLLP_WB0_OVERRIDE_0_PLLM_ENABLE_SHIFT                  _MK_SHIFT_CONST(12)
#define PMC_IMPL_PLLP_WB0_OVERRIDE_0_PLLM_ENABLE_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_PLLP_WB0_OVERRIDE_0_PLLM_ENABLE_SHIFT)
#define PMC_IMPL_PLLP_WB0_OVERRIDE_0_PLLM_ENABLE_RANGE                  12:12
#define PMC_IMPL_PLLP_WB0_OVERRIDE_0_PLLM_ENABLE_WOFFSET                        0x0
#define PMC_IMPL_PLLP_WB0_OVERRIDE_0_PLLM_ENABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PLLP_WB0_OVERRIDE_0_PLLM_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_PLLP_WB0_OVERRIDE_0_PLLM_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PLLP_WB0_OVERRIDE_0_PLLM_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define PMC_IMPL_PLLP_WB0_OVERRIDE_0_DUAL_PLLM_SELVCO_SHIFT                     _MK_SHIFT_CONST(13)
#define PMC_IMPL_PLLP_WB0_OVERRIDE_0_DUAL_PLLM_SELVCO_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_PLLP_WB0_OVERRIDE_0_DUAL_PLLM_SELVCO_SHIFT)
#define PMC_IMPL_PLLP_WB0_OVERRIDE_0_DUAL_PLLM_SELVCO_RANGE                     13:13
#define PMC_IMPL_PLLP_WB0_OVERRIDE_0_DUAL_PLLM_SELVCO_WOFFSET                   0x0
#define PMC_IMPL_PLLP_WB0_OVERRIDE_0_DUAL_PLLM_SELVCO_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PLLP_WB0_OVERRIDE_0_DUAL_PLLM_SELVCO_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_PLLP_WB0_OVERRIDE_0_DUAL_PLLM_SELVCO_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PLLP_WB0_OVERRIDE_0_DUAL_PLLM_SELVCO_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define PMC_IMPL_PLLP_WB0_OVERRIDE_0_DUAL_PLLM_IDDQ_SHIFT                       _MK_SHIFT_CONST(14)
#define PMC_IMPL_PLLP_WB0_OVERRIDE_0_DUAL_PLLM_IDDQ_FIELD                       _MK_FIELD_CONST(0x1, PMC_IMPL_PLLP_WB0_OVERRIDE_0_DUAL_PLLM_IDDQ_SHIFT)
#define PMC_IMPL_PLLP_WB0_OVERRIDE_0_DUAL_PLLM_IDDQ_RANGE                       14:14
#define PMC_IMPL_PLLP_WB0_OVERRIDE_0_DUAL_PLLM_IDDQ_WOFFSET                     0x0
#define PMC_IMPL_PLLP_WB0_OVERRIDE_0_DUAL_PLLM_IDDQ_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PLLP_WB0_OVERRIDE_0_DUAL_PLLM_IDDQ_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_PLLP_WB0_OVERRIDE_0_DUAL_PLLM_IDDQ_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PLLP_WB0_OVERRIDE_0_DUAL_PLLM_IDDQ_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define PMC_IMPL_PLLP_WB0_OVERRIDE_0_PLLU_IDDQ_SHIFT                    _MK_SHIFT_CONST(15)
#define PMC_IMPL_PLLP_WB0_OVERRIDE_0_PLLU_IDDQ_FIELD                    _MK_FIELD_CONST(0x1, PMC_IMPL_PLLP_WB0_OVERRIDE_0_PLLU_IDDQ_SHIFT)
#define PMC_IMPL_PLLP_WB0_OVERRIDE_0_PLLU_IDDQ_RANGE                    15:15
#define PMC_IMPL_PLLP_WB0_OVERRIDE_0_PLLU_IDDQ_WOFFSET                  0x0
#define PMC_IMPL_PLLP_WB0_OVERRIDE_0_PLLU_IDDQ_DEFAULT                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_PLLP_WB0_OVERRIDE_0_PLLU_IDDQ_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_PLLP_WB0_OVERRIDE_0_PLLU_IDDQ_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PLLP_WB0_OVERRIDE_0_PLLU_IDDQ_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define PMC_IMPL_PLLP_WB0_OVERRIDE_0_PLLP_IDDQ_SHIFT                    _MK_SHIFT_CONST(16)
#define PMC_IMPL_PLLP_WB0_OVERRIDE_0_PLLP_IDDQ_FIELD                    _MK_FIELD_CONST(0x1, PMC_IMPL_PLLP_WB0_OVERRIDE_0_PLLP_IDDQ_SHIFT)
#define PMC_IMPL_PLLP_WB0_OVERRIDE_0_PLLP_IDDQ_RANGE                    16:16
#define PMC_IMPL_PLLP_WB0_OVERRIDE_0_PLLP_IDDQ_WOFFSET                  0x0
#define PMC_IMPL_PLLP_WB0_OVERRIDE_0_PLLP_IDDQ_DEFAULT                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_PLLP_WB0_OVERRIDE_0_PLLP_IDDQ_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_PLLP_WB0_OVERRIDE_0_PLLP_IDDQ_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PLLP_WB0_OVERRIDE_0_PLLP_IDDQ_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define PMC_IMPL_PLLP_WB0_OVERRIDE_0_PLLMSB_OVERRIDE_ENABLE_SHIFT                       _MK_SHIFT_CONST(17)
#define PMC_IMPL_PLLP_WB0_OVERRIDE_0_PLLMSB_OVERRIDE_ENABLE_FIELD                       _MK_FIELD_CONST(0x1, PMC_IMPL_PLLP_WB0_OVERRIDE_0_PLLMSB_OVERRIDE_ENABLE_SHIFT)
#define PMC_IMPL_PLLP_WB0_OVERRIDE_0_PLLMSB_OVERRIDE_ENABLE_RANGE                       17:17
#define PMC_IMPL_PLLP_WB0_OVERRIDE_0_PLLMSB_OVERRIDE_ENABLE_WOFFSET                     0x0
#define PMC_IMPL_PLLP_WB0_OVERRIDE_0_PLLMSB_OVERRIDE_ENABLE_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PLLP_WB0_OVERRIDE_0_PLLMSB_OVERRIDE_ENABLE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_PLLP_WB0_OVERRIDE_0_PLLMSB_OVERRIDE_ENABLE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PLLP_WB0_OVERRIDE_0_PLLMSB_OVERRIDE_ENABLE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define PMC_IMPL_PLLP_WB0_OVERRIDE_0_PLLMSB_ENABLE_SHIFT                        _MK_SHIFT_CONST(18)
#define PMC_IMPL_PLLP_WB0_OVERRIDE_0_PLLMSB_ENABLE_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_PLLP_WB0_OVERRIDE_0_PLLMSB_ENABLE_SHIFT)
#define PMC_IMPL_PLLP_WB0_OVERRIDE_0_PLLMSB_ENABLE_RANGE                        18:18
#define PMC_IMPL_PLLP_WB0_OVERRIDE_0_PLLMSB_ENABLE_WOFFSET                      0x0
#define PMC_IMPL_PLLP_WB0_OVERRIDE_0_PLLMSB_ENABLE_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PLLP_WB0_OVERRIDE_0_PLLMSB_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_PLLP_WB0_OVERRIDE_0_PLLMSB_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PLLP_WB0_OVERRIDE_0_PLLMSB_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define PMC_IMPL_PLLP_WB0_OVERRIDE_0_DUAL_PLLMSB_SELVCO_SHIFT                   _MK_SHIFT_CONST(19)
#define PMC_IMPL_PLLP_WB0_OVERRIDE_0_DUAL_PLLMSB_SELVCO_FIELD                   _MK_FIELD_CONST(0x1, PMC_IMPL_PLLP_WB0_OVERRIDE_0_DUAL_PLLMSB_SELVCO_SHIFT)
#define PMC_IMPL_PLLP_WB0_OVERRIDE_0_DUAL_PLLMSB_SELVCO_RANGE                   19:19
#define PMC_IMPL_PLLP_WB0_OVERRIDE_0_DUAL_PLLMSB_SELVCO_WOFFSET                 0x0
#define PMC_IMPL_PLLP_WB0_OVERRIDE_0_DUAL_PLLMSB_SELVCO_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PLLP_WB0_OVERRIDE_0_DUAL_PLLMSB_SELVCO_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_PLLP_WB0_OVERRIDE_0_DUAL_PLLMSB_SELVCO_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PLLP_WB0_OVERRIDE_0_DUAL_PLLMSB_SELVCO_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define PMC_IMPL_PLLP_WB0_OVERRIDE_0_DUAL_PLLMSB_IDDQ_SHIFT                     _MK_SHIFT_CONST(20)
#define PMC_IMPL_PLLP_WB0_OVERRIDE_0_DUAL_PLLMSB_IDDQ_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_PLLP_WB0_OVERRIDE_0_DUAL_PLLMSB_IDDQ_SHIFT)
#define PMC_IMPL_PLLP_WB0_OVERRIDE_0_DUAL_PLLMSB_IDDQ_RANGE                     20:20
#define PMC_IMPL_PLLP_WB0_OVERRIDE_0_DUAL_PLLMSB_IDDQ_WOFFSET                   0x0
#define PMC_IMPL_PLLP_WB0_OVERRIDE_0_DUAL_PLLMSB_IDDQ_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PLLP_WB0_OVERRIDE_0_DUAL_PLLMSB_IDDQ_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_PLLP_WB0_OVERRIDE_0_DUAL_PLLMSB_IDDQ_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PLLP_WB0_OVERRIDE_0_DUAL_PLLMSB_IDDQ_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register PMC_IMPL_PLLM_WB0_OVERRIDE_FREQ_0
#define PMC_IMPL_PLLM_WB0_OVERRIDE_FREQ_0                       _MK_ADDR_CONST(0x50)
#define PMC_IMPL_PLLM_WB0_OVERRIDE_FREQ_0_SECURE                        0x0
#define PMC_IMPL_PLLM_WB0_OVERRIDE_FREQ_0_SCR                   PLL_SCR_0
#define PMC_IMPL_PLLM_WB0_OVERRIDE_FREQ_0_WORD_COUNT                    0x1
#define PMC_IMPL_PLLM_WB0_OVERRIDE_FREQ_0_RESET_VAL                     _MK_MASK_CONST(0x2a02)
#define PMC_IMPL_PLLM_WB0_OVERRIDE_FREQ_0_RESET_MASK                    _MK_MASK_CONST(0xffff)
#define PMC_IMPL_PLLM_WB0_OVERRIDE_FREQ_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PLLM_WB0_OVERRIDE_FREQ_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PLLM_WB0_OVERRIDE_FREQ_0_READ_MASK                     _MK_MASK_CONST(0xffff)
#define PMC_IMPL_PLLM_WB0_OVERRIDE_FREQ_0_WRITE_MASK                    _MK_MASK_CONST(0xffff)
#define PMC_IMPL_PLLM_WB0_OVERRIDE_FREQ_0_PLLM_DIVN_SHIFT                       _MK_SHIFT_CONST(8)
#define PMC_IMPL_PLLM_WB0_OVERRIDE_FREQ_0_PLLM_DIVN_FIELD                       _MK_FIELD_CONST(0xff, PMC_IMPL_PLLM_WB0_OVERRIDE_FREQ_0_PLLM_DIVN_SHIFT)
#define PMC_IMPL_PLLM_WB0_OVERRIDE_FREQ_0_PLLM_DIVN_RANGE                       15:8
#define PMC_IMPL_PLLM_WB0_OVERRIDE_FREQ_0_PLLM_DIVN_WOFFSET                     0x0
#define PMC_IMPL_PLLM_WB0_OVERRIDE_FREQ_0_PLLM_DIVN_DEFAULT                     _MK_MASK_CONST(0x2a)
#define PMC_IMPL_PLLM_WB0_OVERRIDE_FREQ_0_PLLM_DIVN_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define PMC_IMPL_PLLM_WB0_OVERRIDE_FREQ_0_PLLM_DIVN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PLLM_WB0_OVERRIDE_FREQ_0_PLLM_DIVN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define PMC_IMPL_PLLM_WB0_OVERRIDE_FREQ_0_PLLM_DIVM_SHIFT                       _MK_SHIFT_CONST(0)
#define PMC_IMPL_PLLM_WB0_OVERRIDE_FREQ_0_PLLM_DIVM_FIELD                       _MK_FIELD_CONST(0xff, PMC_IMPL_PLLM_WB0_OVERRIDE_FREQ_0_PLLM_DIVM_SHIFT)
#define PMC_IMPL_PLLM_WB0_OVERRIDE_FREQ_0_PLLM_DIVM_RANGE                       7:0
#define PMC_IMPL_PLLM_WB0_OVERRIDE_FREQ_0_PLLM_DIVM_WOFFSET                     0x0
#define PMC_IMPL_PLLM_WB0_OVERRIDE_FREQ_0_PLLM_DIVM_DEFAULT                     _MK_MASK_CONST(0x2)
#define PMC_IMPL_PLLM_WB0_OVERRIDE_FREQ_0_PLLM_DIVM_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define PMC_IMPL_PLLM_WB0_OVERRIDE_FREQ_0_PLLM_DIVM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PLLM_WB0_OVERRIDE_FREQ_0_PLLM_DIVM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register PMC_IMPL_PLLM_WB0_OVERRIDE2_0
#define PMC_IMPL_PLLM_WB0_OVERRIDE2_0                   _MK_ADDR_CONST(0x54)
#define PMC_IMPL_PLLM_WB0_OVERRIDE2_0_SECURE                    0x0
#define PMC_IMPL_PLLM_WB0_OVERRIDE2_0_SCR                       PLL_SCR_0
#define PMC_IMPL_PLLM_WB0_OVERRIDE2_0_WORD_COUNT                        0x1
#define PMC_IMPL_PLLM_WB0_OVERRIDE2_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define PMC_IMPL_PLLM_WB0_OVERRIDE2_0_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define PMC_IMPL_PLLM_WB0_OVERRIDE2_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PLLM_WB0_OVERRIDE2_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PLLM_WB0_OVERRIDE2_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define PMC_IMPL_PLLM_WB0_OVERRIDE2_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define PMC_IMPL_PLLM_WB0_OVERRIDE2_0_SETUP_SHIFT                       _MK_SHIFT_CONST(0)
#define PMC_IMPL_PLLM_WB0_OVERRIDE2_0_SETUP_FIELD                       _MK_FIELD_CONST(0xffffff, PMC_IMPL_PLLM_WB0_OVERRIDE2_0_SETUP_SHIFT)
#define PMC_IMPL_PLLM_WB0_OVERRIDE2_0_SETUP_RANGE                       23:0
#define PMC_IMPL_PLLM_WB0_OVERRIDE2_0_SETUP_WOFFSET                     0x0
#define PMC_IMPL_PLLM_WB0_OVERRIDE2_0_SETUP_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PLLM_WB0_OVERRIDE2_0_SETUP_DEFAULT_MASK                        _MK_MASK_CONST(0xffffff)
#define PMC_IMPL_PLLM_WB0_OVERRIDE2_0_SETUP_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PLLM_WB0_OVERRIDE2_0_SETUP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define PMC_IMPL_PLLM_WB0_OVERRIDE2_0_KCP_SHIFT                 _MK_SHIFT_CONST(24)
#define PMC_IMPL_PLLM_WB0_OVERRIDE2_0_KCP_FIELD                 _MK_FIELD_CONST(0x3, PMC_IMPL_PLLM_WB0_OVERRIDE2_0_KCP_SHIFT)
#define PMC_IMPL_PLLM_WB0_OVERRIDE2_0_KCP_RANGE                 25:24
#define PMC_IMPL_PLLM_WB0_OVERRIDE2_0_KCP_WOFFSET                       0x0
#define PMC_IMPL_PLLM_WB0_OVERRIDE2_0_KCP_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PLLM_WB0_OVERRIDE2_0_KCP_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PMC_IMPL_PLLM_WB0_OVERRIDE2_0_KCP_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PLLM_WB0_OVERRIDE2_0_KCP_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define PMC_IMPL_PLLM_WB0_OVERRIDE2_0_KVCO_SHIFT                        _MK_SHIFT_CONST(26)
#define PMC_IMPL_PLLM_WB0_OVERRIDE2_0_KVCO_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_PLLM_WB0_OVERRIDE2_0_KVCO_SHIFT)
#define PMC_IMPL_PLLM_WB0_OVERRIDE2_0_KVCO_RANGE                        26:26
#define PMC_IMPL_PLLM_WB0_OVERRIDE2_0_KVCO_WOFFSET                      0x0
#define PMC_IMPL_PLLM_WB0_OVERRIDE2_0_KVCO_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PLLM_WB0_OVERRIDE2_0_KVCO_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_PLLM_WB0_OVERRIDE2_0_KVCO_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PLLM_WB0_OVERRIDE2_0_KVCO_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define PMC_IMPL_PLLM_WB0_OVERRIDE2_0_DIVP_SHIFT                        _MK_SHIFT_CONST(27)
#define PMC_IMPL_PLLM_WB0_OVERRIDE2_0_DIVP_FIELD                        _MK_FIELD_CONST(0x1f, PMC_IMPL_PLLM_WB0_OVERRIDE2_0_DIVP_SHIFT)
#define PMC_IMPL_PLLM_WB0_OVERRIDE2_0_DIVP_RANGE                        31:27
#define PMC_IMPL_PLLM_WB0_OVERRIDE2_0_DIVP_WOFFSET                      0x0
#define PMC_IMPL_PLLM_WB0_OVERRIDE2_0_DIVP_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PLLM_WB0_OVERRIDE2_0_DIVP_DEFAULT_MASK                 _MK_MASK_CONST(0x1f)
#define PMC_IMPL_PLLM_WB0_OVERRIDE2_0_DIVP_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PLLM_WB0_OVERRIDE2_0_DIVP_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register PMC_IMPL_PLLMSB_WB0_OVERRIDE_FREQ_0
#define PMC_IMPL_PLLMSB_WB0_OVERRIDE_FREQ_0                     _MK_ADDR_CONST(0x58)
#define PMC_IMPL_PLLMSB_WB0_OVERRIDE_FREQ_0_SECURE                      0x0
#define PMC_IMPL_PLLMSB_WB0_OVERRIDE_FREQ_0_SCR                         PLL_SCR_0
#define PMC_IMPL_PLLMSB_WB0_OVERRIDE_FREQ_0_WORD_COUNT                  0x1
#define PMC_IMPL_PLLMSB_WB0_OVERRIDE_FREQ_0_RESET_VAL                   _MK_MASK_CONST(0x2a02)
#define PMC_IMPL_PLLMSB_WB0_OVERRIDE_FREQ_0_RESET_MASK                  _MK_MASK_CONST(0xffff)
#define PMC_IMPL_PLLMSB_WB0_OVERRIDE_FREQ_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PLLMSB_WB0_OVERRIDE_FREQ_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PLLMSB_WB0_OVERRIDE_FREQ_0_READ_MASK                   _MK_MASK_CONST(0xffff)
#define PMC_IMPL_PLLMSB_WB0_OVERRIDE_FREQ_0_WRITE_MASK                  _MK_MASK_CONST(0xffff)
#define PMC_IMPL_PLLMSB_WB0_OVERRIDE_FREQ_0_PLLMSB_DIVN_SHIFT                   _MK_SHIFT_CONST(8)
#define PMC_IMPL_PLLMSB_WB0_OVERRIDE_FREQ_0_PLLMSB_DIVN_FIELD                   _MK_FIELD_CONST(0xff, PMC_IMPL_PLLMSB_WB0_OVERRIDE_FREQ_0_PLLMSB_DIVN_SHIFT)
#define PMC_IMPL_PLLMSB_WB0_OVERRIDE_FREQ_0_PLLMSB_DIVN_RANGE                   15:8
#define PMC_IMPL_PLLMSB_WB0_OVERRIDE_FREQ_0_PLLMSB_DIVN_WOFFSET                 0x0
#define PMC_IMPL_PLLMSB_WB0_OVERRIDE_FREQ_0_PLLMSB_DIVN_DEFAULT                 _MK_MASK_CONST(0x2a)
#define PMC_IMPL_PLLMSB_WB0_OVERRIDE_FREQ_0_PLLMSB_DIVN_DEFAULT_MASK                    _MK_MASK_CONST(0xff)
#define PMC_IMPL_PLLMSB_WB0_OVERRIDE_FREQ_0_PLLMSB_DIVN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PLLMSB_WB0_OVERRIDE_FREQ_0_PLLMSB_DIVN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define PMC_IMPL_PLLMSB_WB0_OVERRIDE_FREQ_0_PLLMSB_DIVM_SHIFT                   _MK_SHIFT_CONST(0)
#define PMC_IMPL_PLLMSB_WB0_OVERRIDE_FREQ_0_PLLMSB_DIVM_FIELD                   _MK_FIELD_CONST(0xff, PMC_IMPL_PLLMSB_WB0_OVERRIDE_FREQ_0_PLLMSB_DIVM_SHIFT)
#define PMC_IMPL_PLLMSB_WB0_OVERRIDE_FREQ_0_PLLMSB_DIVM_RANGE                   7:0
#define PMC_IMPL_PLLMSB_WB0_OVERRIDE_FREQ_0_PLLMSB_DIVM_WOFFSET                 0x0
#define PMC_IMPL_PLLMSB_WB0_OVERRIDE_FREQ_0_PLLMSB_DIVM_DEFAULT                 _MK_MASK_CONST(0x2)
#define PMC_IMPL_PLLMSB_WB0_OVERRIDE_FREQ_0_PLLMSB_DIVM_DEFAULT_MASK                    _MK_MASK_CONST(0xff)
#define PMC_IMPL_PLLMSB_WB0_OVERRIDE_FREQ_0_PLLMSB_DIVM_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PLLMSB_WB0_OVERRIDE_FREQ_0_PLLMSB_DIVM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register PMC_IMPL_PLLMSB_WB0_OVERRIDE2_0
#define PMC_IMPL_PLLMSB_WB0_OVERRIDE2_0                 _MK_ADDR_CONST(0x5c)
#define PMC_IMPL_PLLMSB_WB0_OVERRIDE2_0_SECURE                  0x0
#define PMC_IMPL_PLLMSB_WB0_OVERRIDE2_0_SCR                     PLL_SCR_0
#define PMC_IMPL_PLLMSB_WB0_OVERRIDE2_0_WORD_COUNT                      0x1
#define PMC_IMPL_PLLMSB_WB0_OVERRIDE2_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PLLMSB_WB0_OVERRIDE2_0_RESET_MASK                      _MK_MASK_CONST(0xffffffff)
#define PMC_IMPL_PLLMSB_WB0_OVERRIDE2_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PLLMSB_WB0_OVERRIDE2_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define PMC_IMPL_PLLMSB_WB0_OVERRIDE2_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define PMC_IMPL_PLLMSB_WB0_OVERRIDE2_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define PMC_IMPL_PLLMSB_WB0_OVERRIDE2_0_SETUP_SHIFT                     _MK_SHIFT_CONST(0)
#define PMC_IMPL_PLLMSB_WB0_OVERRIDE2_0_SETUP_FIELD                     _MK_FIELD_CONST(0xffffff, PMC_IMPL_PLLMSB_WB0_OVERRIDE2_0_SETUP_SHIFT)
#define PMC_IMPL_PLLMSB_WB0_OVERRIDE2_0_SETUP_RANGE                     23:0
#define PMC_IMPL_PLLMSB_WB0_OVERRIDE2_0_SETUP_WOFFSET                   0x0
#define PMC_IMPL_PLLMSB_WB0_OVERRIDE2_0_SETUP_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PLLMSB_WB0_OVERRIDE2_0_SETUP_DEFAULT_MASK                      _MK_MASK_CONST(0xffffff)
#define PMC_IMPL_PLLMSB_WB0_OVERRIDE2_0_SETUP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PLLMSB_WB0_OVERRIDE2_0_SETUP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define PMC_IMPL_PLLMSB_WB0_OVERRIDE2_0_KCP_SHIFT                       _MK_SHIFT_CONST(24)
#define PMC_IMPL_PLLMSB_WB0_OVERRIDE2_0_KCP_FIELD                       _MK_FIELD_CONST(0x3, PMC_IMPL_PLLMSB_WB0_OVERRIDE2_0_KCP_SHIFT)
#define PMC_IMPL_PLLMSB_WB0_OVERRIDE2_0_KCP_RANGE                       25:24
#define PMC_IMPL_PLLMSB_WB0_OVERRIDE2_0_KCP_WOFFSET                     0x0
#define PMC_IMPL_PLLMSB_WB0_OVERRIDE2_0_KCP_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PLLMSB_WB0_OVERRIDE2_0_KCP_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PMC_IMPL_PLLMSB_WB0_OVERRIDE2_0_KCP_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PLLMSB_WB0_OVERRIDE2_0_KCP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define PMC_IMPL_PLLMSB_WB0_OVERRIDE2_0_KVCO_SHIFT                      _MK_SHIFT_CONST(26)
#define PMC_IMPL_PLLMSB_WB0_OVERRIDE2_0_KVCO_FIELD                      _MK_FIELD_CONST(0x1, PMC_IMPL_PLLMSB_WB0_OVERRIDE2_0_KVCO_SHIFT)
#define PMC_IMPL_PLLMSB_WB0_OVERRIDE2_0_KVCO_RANGE                      26:26
#define PMC_IMPL_PLLMSB_WB0_OVERRIDE2_0_KVCO_WOFFSET                    0x0
#define PMC_IMPL_PLLMSB_WB0_OVERRIDE2_0_KVCO_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PLLMSB_WB0_OVERRIDE2_0_KVCO_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PMC_IMPL_PLLMSB_WB0_OVERRIDE2_0_KVCO_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PLLMSB_WB0_OVERRIDE2_0_KVCO_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define PMC_IMPL_PLLMSB_WB0_OVERRIDE2_0_DIVP_SHIFT                      _MK_SHIFT_CONST(27)
#define PMC_IMPL_PLLMSB_WB0_OVERRIDE2_0_DIVP_FIELD                      _MK_FIELD_CONST(0x1f, PMC_IMPL_PLLMSB_WB0_OVERRIDE2_0_DIVP_SHIFT)
#define PMC_IMPL_PLLMSB_WB0_OVERRIDE2_0_DIVP_RANGE                      31:27
#define PMC_IMPL_PLLMSB_WB0_OVERRIDE2_0_DIVP_WOFFSET                    0x0
#define PMC_IMPL_PLLMSB_WB0_OVERRIDE2_0_DIVP_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PLLMSB_WB0_OVERRIDE2_0_DIVP_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define PMC_IMPL_PLLMSB_WB0_OVERRIDE2_0_DIVP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PLLMSB_WB0_OVERRIDE2_0_DIVP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register PMC_IMPL_OSC_EDPD_OVER_0
#define PMC_IMPL_OSC_EDPD_OVER_0                        _MK_ADDR_CONST(0x60)
#define PMC_IMPL_OSC_EDPD_OVER_0_SECURE                         0x0
#define PMC_IMPL_OSC_EDPD_OVER_0_SCR                    CNTRL_SCR_0
#define PMC_IMPL_OSC_EDPD_OVER_0_WORD_COUNT                     0x1
#define PMC_IMPL_OSC_EDPD_OVER_0_RESET_VAL                      _MK_MASK_CONST(0x2)
#define PMC_IMPL_OSC_EDPD_OVER_0_RESET_MASK                     _MK_MASK_CONST(0xffffff)
#define PMC_IMPL_OSC_EDPD_OVER_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define PMC_IMPL_OSC_EDPD_OVER_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_OSC_EDPD_OVER_0_READ_MASK                      _MK_MASK_CONST(0xffffff)
#define PMC_IMPL_OSC_EDPD_OVER_0_WRITE_MASK                     _MK_MASK_CONST(0xffffff)
#define PMC_IMPL_OSC_EDPD_OVER_0_CLK_OK_SHIFT                   _MK_SHIFT_CONST(23)
#define PMC_IMPL_OSC_EDPD_OVER_0_CLK_OK_FIELD                   _MK_FIELD_CONST(0x1, PMC_IMPL_OSC_EDPD_OVER_0_CLK_OK_SHIFT)
#define PMC_IMPL_OSC_EDPD_OVER_0_CLK_OK_RANGE                   23:23
#define PMC_IMPL_OSC_EDPD_OVER_0_CLK_OK_WOFFSET                 0x0
#define PMC_IMPL_OSC_EDPD_OVER_0_CLK_OK_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_OSC_EDPD_OVER_0_CLK_OK_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_OSC_EDPD_OVER_0_CLK_OK_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_OSC_EDPD_OVER_0_CLK_OK_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_OSC_EDPD_OVER_0_CLK_OK_DISABLE                 _MK_ENUM_CONST(0)
#define PMC_IMPL_OSC_EDPD_OVER_0_CLK_OK_ENABLE                  _MK_ENUM_CONST(1)

#define PMC_IMPL_OSC_EDPD_OVER_0_OSC_CTRL_SELECT_SHIFT                  _MK_SHIFT_CONST(22)
#define PMC_IMPL_OSC_EDPD_OVER_0_OSC_CTRL_SELECT_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_OSC_EDPD_OVER_0_OSC_CTRL_SELECT_SHIFT)
#define PMC_IMPL_OSC_EDPD_OVER_0_OSC_CTRL_SELECT_RANGE                  22:22
#define PMC_IMPL_OSC_EDPD_OVER_0_OSC_CTRL_SELECT_WOFFSET                        0x0
#define PMC_IMPL_OSC_EDPD_OVER_0_OSC_CTRL_SELECT_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_OSC_EDPD_OVER_0_OSC_CTRL_SELECT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_OSC_EDPD_OVER_0_OSC_CTRL_SELECT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_OSC_EDPD_OVER_0_OSC_CTRL_SELECT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_OSC_EDPD_OVER_0_OSC_CTRL_SELECT_CAR                    _MK_ENUM_CONST(0)
#define PMC_IMPL_OSC_EDPD_OVER_0_OSC_CTRL_SELECT_PMC                    _MK_ENUM_CONST(1)

#define PMC_IMPL_OSC_EDPD_OVER_0_XO_LP0_MODE_SHIFT                      _MK_SHIFT_CONST(20)
#define PMC_IMPL_OSC_EDPD_OVER_0_XO_LP0_MODE_FIELD                      _MK_FIELD_CONST(0x3, PMC_IMPL_OSC_EDPD_OVER_0_XO_LP0_MODE_SHIFT)
#define PMC_IMPL_OSC_EDPD_OVER_0_XO_LP0_MODE_RANGE                      21:20
#define PMC_IMPL_OSC_EDPD_OVER_0_XO_LP0_MODE_WOFFSET                    0x0
#define PMC_IMPL_OSC_EDPD_OVER_0_XO_LP0_MODE_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_OSC_EDPD_OVER_0_XO_LP0_MODE_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define PMC_IMPL_OSC_EDPD_OVER_0_XO_LP0_MODE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_OSC_EDPD_OVER_0_XO_LP0_MODE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_OSC_EDPD_OVER_0_XO_LP0_MODE_DPD                        _MK_ENUM_CONST(0)
#define PMC_IMPL_OSC_EDPD_OVER_0_XO_LP0_MODE_OFF                        _MK_ENUM_CONST(1)
#define PMC_IMPL_OSC_EDPD_OVER_0_XO_LP0_MODE_ON                 _MK_ENUM_CONST(2)
#define PMC_IMPL_OSC_EDPD_OVER_0_XO_LP0_MODE_EXT_REQ                    _MK_ENUM_CONST(3)

#define PMC_IMPL_OSC_EDPD_OVER_0_OSCFI_SPARE_SHIFT                      _MK_SHIFT_CONST(12)
#define PMC_IMPL_OSC_EDPD_OVER_0_OSCFI_SPARE_FIELD                      _MK_FIELD_CONST(0xff, PMC_IMPL_OSC_EDPD_OVER_0_OSCFI_SPARE_SHIFT)
#define PMC_IMPL_OSC_EDPD_OVER_0_OSCFI_SPARE_RANGE                      19:12
#define PMC_IMPL_OSC_EDPD_OVER_0_OSCFI_SPARE_WOFFSET                    0x0
#define PMC_IMPL_OSC_EDPD_OVER_0_OSCFI_SPARE_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_OSC_EDPD_OVER_0_OSCFI_SPARE_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define PMC_IMPL_OSC_EDPD_OVER_0_OSCFI_SPARE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_OSC_EDPD_OVER_0_OSCFI_SPARE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define PMC_IMPL_OSC_EDPD_OVER_0_XODS_SHIFT                     _MK_SHIFT_CONST(7)
#define PMC_IMPL_OSC_EDPD_OVER_0_XODS_FIELD                     _MK_FIELD_CONST(0x1f, PMC_IMPL_OSC_EDPD_OVER_0_XODS_SHIFT)
#define PMC_IMPL_OSC_EDPD_OVER_0_XODS_RANGE                     11:7
#define PMC_IMPL_OSC_EDPD_OVER_0_XODS_WOFFSET                   0x0
#define PMC_IMPL_OSC_EDPD_OVER_0_XODS_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_OSC_EDPD_OVER_0_XODS_DEFAULT_MASK                      _MK_MASK_CONST(0x1f)
#define PMC_IMPL_OSC_EDPD_OVER_0_XODS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_OSC_EDPD_OVER_0_XODS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define PMC_IMPL_OSC_EDPD_OVER_0_XOFS_SHIFT                     _MK_SHIFT_CONST(1)
#define PMC_IMPL_OSC_EDPD_OVER_0_XOFS_FIELD                     _MK_FIELD_CONST(0x3f, PMC_IMPL_OSC_EDPD_OVER_0_XOFS_SHIFT)
#define PMC_IMPL_OSC_EDPD_OVER_0_XOFS_RANGE                     6:1
#define PMC_IMPL_OSC_EDPD_OVER_0_XOFS_WOFFSET                   0x0
#define PMC_IMPL_OSC_EDPD_OVER_0_XOFS_DEFAULT                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_OSC_EDPD_OVER_0_XOFS_DEFAULT_MASK                      _MK_MASK_CONST(0x3f)
#define PMC_IMPL_OSC_EDPD_OVER_0_XOFS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_OSC_EDPD_OVER_0_XOFS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define PMC_IMPL_OSC_EDPD_OVER_0_XOBP_SHIFT                     _MK_SHIFT_CONST(0)
#define PMC_IMPL_OSC_EDPD_OVER_0_XOBP_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_OSC_EDPD_OVER_0_XOBP_SHIFT)
#define PMC_IMPL_OSC_EDPD_OVER_0_XOBP_RANGE                     0:0
#define PMC_IMPL_OSC_EDPD_OVER_0_XOBP_WOFFSET                   0x0
#define PMC_IMPL_OSC_EDPD_OVER_0_XOBP_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_OSC_EDPD_OVER_0_XOBP_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_OSC_EDPD_OVER_0_XOBP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_OSC_EDPD_OVER_0_XOBP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register PMC_IMPL_CLK_OUT_CNTRL_0
#define PMC_IMPL_CLK_OUT_CNTRL_0                        _MK_ADDR_CONST(0x64)
#define PMC_IMPL_CLK_OUT_CNTRL_0_SECURE                         0x0
#define PMC_IMPL_CLK_OUT_CNTRL_0_SCR                    CNTRL_SCR_0
#define PMC_IMPL_CLK_OUT_CNTRL_0_WORD_COUNT                     0x1
#define PMC_IMPL_CLK_OUT_CNTRL_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_CLK_OUT_CNTRL_0_RESET_MASK                     _MK_MASK_CONST(0xffffff)
#define PMC_IMPL_CLK_OUT_CNTRL_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define PMC_IMPL_CLK_OUT_CNTRL_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_CLK_OUT_CNTRL_0_READ_MASK                      _MK_MASK_CONST(0xffffff)
#define PMC_IMPL_CLK_OUT_CNTRL_0_WRITE_MASK                     _MK_MASK_CONST(0xffffff)
#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK1_ACCEPT_REQ_SHIFT                  _MK_SHIFT_CONST(0)
#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK1_ACCEPT_REQ_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_CLK_OUT_CNTRL_0_CLK1_ACCEPT_REQ_SHIFT)
#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK1_ACCEPT_REQ_RANGE                  0:0
#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK1_ACCEPT_REQ_WOFFSET                        0x0
#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK1_ACCEPT_REQ_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK1_ACCEPT_REQ_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK1_ACCEPT_REQ_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK1_ACCEPT_REQ_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK1_INVERT_REQ_SHIFT                  _MK_SHIFT_CONST(1)
#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK1_INVERT_REQ_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_CLK_OUT_CNTRL_0_CLK1_INVERT_REQ_SHIFT)
#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK1_INVERT_REQ_RANGE                  1:1
#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK1_INVERT_REQ_WOFFSET                        0x0
#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK1_INVERT_REQ_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK1_INVERT_REQ_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK1_INVERT_REQ_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK1_INVERT_REQ_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK1_FORCE_EN_SHIFT                    _MK_SHIFT_CONST(2)
#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK1_FORCE_EN_FIELD                    _MK_FIELD_CONST(0x1, PMC_IMPL_CLK_OUT_CNTRL_0_CLK1_FORCE_EN_SHIFT)
#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK1_FORCE_EN_RANGE                    2:2
#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK1_FORCE_EN_WOFFSET                  0x0
#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK1_FORCE_EN_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK1_FORCE_EN_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK1_FORCE_EN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK1_FORCE_EN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK1_RESERVED_SHIFT                    _MK_SHIFT_CONST(3)
#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK1_RESERVED_FIELD                    _MK_FIELD_CONST(0x1, PMC_IMPL_CLK_OUT_CNTRL_0_CLK1_RESERVED_SHIFT)
#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK1_RESERVED_RANGE                    3:3
#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK1_RESERVED_WOFFSET                  0x0
#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK1_RESERVED_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK1_RESERVED_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK1_RESERVED_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK1_RESERVED_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK1_IDLE_STATE_SHIFT                  _MK_SHIFT_CONST(4)
#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK1_IDLE_STATE_FIELD                  _MK_FIELD_CONST(0x3, PMC_IMPL_CLK_OUT_CNTRL_0_CLK1_IDLE_STATE_SHIFT)
#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK1_IDLE_STATE_RANGE                  5:4
#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK1_IDLE_STATE_WOFFSET                        0x0
#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK1_IDLE_STATE_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK1_IDLE_STATE_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK1_IDLE_STATE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK1_IDLE_STATE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK1_IDLE_STATE_LOW                    _MK_ENUM_CONST(0)
#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK1_IDLE_STATE_HIGH                   _MK_ENUM_CONST(1)
#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK1_IDLE_STATE_TRIS                   _MK_ENUM_CONST(2)

#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK1_SRC_SEL_SHIFT                     _MK_SHIFT_CONST(6)
#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK1_SRC_SEL_FIELD                     _MK_FIELD_CONST(0x3, PMC_IMPL_CLK_OUT_CNTRL_0_CLK1_SRC_SEL_SHIFT)
#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK1_SRC_SEL_RANGE                     7:6
#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK1_SRC_SEL_WOFFSET                   0x0
#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK1_SRC_SEL_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK1_SRC_SEL_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK1_SRC_SEL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK1_SRC_SEL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK1_SRC_SEL_OSC_DIV1                  _MK_ENUM_CONST(0)
#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK1_SRC_SEL_OSC_DIV2                  _MK_ENUM_CONST(1)
#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK1_SRC_SEL_OSC_DIV3                  _MK_ENUM_CONST(2)
#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK1_SRC_SEL_CAR                       _MK_ENUM_CONST(3)

#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK2_ACCEPT_REQ_SHIFT                  _MK_SHIFT_CONST(8)
#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK2_ACCEPT_REQ_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_CLK_OUT_CNTRL_0_CLK2_ACCEPT_REQ_SHIFT)
#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK2_ACCEPT_REQ_RANGE                  8:8
#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK2_ACCEPT_REQ_WOFFSET                        0x0
#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK2_ACCEPT_REQ_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK2_ACCEPT_REQ_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK2_ACCEPT_REQ_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK2_ACCEPT_REQ_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK2_INVERT_REQ_SHIFT                  _MK_SHIFT_CONST(9)
#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK2_INVERT_REQ_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_CLK_OUT_CNTRL_0_CLK2_INVERT_REQ_SHIFT)
#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK2_INVERT_REQ_RANGE                  9:9
#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK2_INVERT_REQ_WOFFSET                        0x0
#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK2_INVERT_REQ_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK2_INVERT_REQ_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK2_INVERT_REQ_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK2_INVERT_REQ_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK2_FORCE_EN_SHIFT                    _MK_SHIFT_CONST(10)
#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK2_FORCE_EN_FIELD                    _MK_FIELD_CONST(0x1, PMC_IMPL_CLK_OUT_CNTRL_0_CLK2_FORCE_EN_SHIFT)
#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK2_FORCE_EN_RANGE                    10:10
#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK2_FORCE_EN_WOFFSET                  0x0
#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK2_FORCE_EN_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK2_FORCE_EN_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK2_FORCE_EN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK2_FORCE_EN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK2_RESERVED_SHIFT                    _MK_SHIFT_CONST(11)
#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK2_RESERVED_FIELD                    _MK_FIELD_CONST(0x1, PMC_IMPL_CLK_OUT_CNTRL_0_CLK2_RESERVED_SHIFT)
#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK2_RESERVED_RANGE                    11:11
#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK2_RESERVED_WOFFSET                  0x0
#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK2_RESERVED_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK2_RESERVED_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK2_RESERVED_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK2_RESERVED_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK2_IDLE_STATE_SHIFT                  _MK_SHIFT_CONST(12)
#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK2_IDLE_STATE_FIELD                  _MK_FIELD_CONST(0x3, PMC_IMPL_CLK_OUT_CNTRL_0_CLK2_IDLE_STATE_SHIFT)
#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK2_IDLE_STATE_RANGE                  13:12
#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK2_IDLE_STATE_WOFFSET                        0x0
#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK2_IDLE_STATE_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK2_IDLE_STATE_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK2_IDLE_STATE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK2_IDLE_STATE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK2_IDLE_STATE_LOW                    _MK_ENUM_CONST(0)
#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK2_IDLE_STATE_HIGH                   _MK_ENUM_CONST(1)
#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK2_IDLE_STATE_TRIS                   _MK_ENUM_CONST(2)

#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK2_SRC_SEL_SHIFT                     _MK_SHIFT_CONST(14)
#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK2_SRC_SEL_FIELD                     _MK_FIELD_CONST(0x3, PMC_IMPL_CLK_OUT_CNTRL_0_CLK2_SRC_SEL_SHIFT)
#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK2_SRC_SEL_RANGE                     15:14
#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK2_SRC_SEL_WOFFSET                   0x0
#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK2_SRC_SEL_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK2_SRC_SEL_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK2_SRC_SEL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK2_SRC_SEL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK2_SRC_SEL_OSC_DIV1                  _MK_ENUM_CONST(0)
#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK2_SRC_SEL_OSC_DIV2                  _MK_ENUM_CONST(1)
#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK2_SRC_SEL_OSC_DIV3                  _MK_ENUM_CONST(2)
#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK2_SRC_SEL_CAR                       _MK_ENUM_CONST(3)

#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK3_ACCEPT_REQ_SHIFT                  _MK_SHIFT_CONST(16)
#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK3_ACCEPT_REQ_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_CLK_OUT_CNTRL_0_CLK3_ACCEPT_REQ_SHIFT)
#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK3_ACCEPT_REQ_RANGE                  16:16
#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK3_ACCEPT_REQ_WOFFSET                        0x0
#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK3_ACCEPT_REQ_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK3_ACCEPT_REQ_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK3_ACCEPT_REQ_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK3_ACCEPT_REQ_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK3_INVERT_REQ_SHIFT                  _MK_SHIFT_CONST(17)
#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK3_INVERT_REQ_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_CLK_OUT_CNTRL_0_CLK3_INVERT_REQ_SHIFT)
#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK3_INVERT_REQ_RANGE                  17:17
#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK3_INVERT_REQ_WOFFSET                        0x0
#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK3_INVERT_REQ_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK3_INVERT_REQ_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK3_INVERT_REQ_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK3_INVERT_REQ_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK3_FORCE_EN_SHIFT                    _MK_SHIFT_CONST(18)
#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK3_FORCE_EN_FIELD                    _MK_FIELD_CONST(0x1, PMC_IMPL_CLK_OUT_CNTRL_0_CLK3_FORCE_EN_SHIFT)
#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK3_FORCE_EN_RANGE                    18:18
#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK3_FORCE_EN_WOFFSET                  0x0
#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK3_FORCE_EN_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK3_FORCE_EN_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK3_FORCE_EN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK3_FORCE_EN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK3_RESERVED_SHIFT                    _MK_SHIFT_CONST(19)
#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK3_RESERVED_FIELD                    _MK_FIELD_CONST(0x1, PMC_IMPL_CLK_OUT_CNTRL_0_CLK3_RESERVED_SHIFT)
#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK3_RESERVED_RANGE                    19:19
#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK3_RESERVED_WOFFSET                  0x0
#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK3_RESERVED_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK3_RESERVED_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK3_RESERVED_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK3_RESERVED_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK3_IDLE_STATE_SHIFT                  _MK_SHIFT_CONST(20)
#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK3_IDLE_STATE_FIELD                  _MK_FIELD_CONST(0x3, PMC_IMPL_CLK_OUT_CNTRL_0_CLK3_IDLE_STATE_SHIFT)
#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK3_IDLE_STATE_RANGE                  21:20
#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK3_IDLE_STATE_WOFFSET                        0x0
#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK3_IDLE_STATE_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK3_IDLE_STATE_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK3_IDLE_STATE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK3_IDLE_STATE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK3_IDLE_STATE_LOW                    _MK_ENUM_CONST(0)
#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK3_IDLE_STATE_HIGH                   _MK_ENUM_CONST(1)
#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK3_IDLE_STATE_TRIS                   _MK_ENUM_CONST(2)

#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK3_SRC_SEL_SHIFT                     _MK_SHIFT_CONST(22)
#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK3_SRC_SEL_FIELD                     _MK_FIELD_CONST(0x3, PMC_IMPL_CLK_OUT_CNTRL_0_CLK3_SRC_SEL_SHIFT)
#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK3_SRC_SEL_RANGE                     23:22
#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK3_SRC_SEL_WOFFSET                   0x0
#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK3_SRC_SEL_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK3_SRC_SEL_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK3_SRC_SEL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK3_SRC_SEL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK3_SRC_SEL_OSC_DIV1                  _MK_ENUM_CONST(0)
#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK3_SRC_SEL_OSC_DIV2                  _MK_ENUM_CONST(1)
#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK3_SRC_SEL_OSC_DIV3                  _MK_ENUM_CONST(2)
#define PMC_IMPL_CLK_OUT_CNTRL_0_CLK3_SRC_SEL_CAR                       _MK_ENUM_CONST(3)


// Register PMC_IMPL_SATA_PWRGT_0
#define PMC_IMPL_SATA_PWRGT_0                   _MK_ADDR_CONST(0x68)
#define PMC_IMPL_SATA_PWRGT_0_SECURE                    0x0
#define PMC_IMPL_SATA_PWRGT_0_SCR                       SATA_PWRGT_SCR_0
#define PMC_IMPL_SATA_PWRGT_0_WORD_COUNT                        0x1
#define PMC_IMPL_SATA_PWRGT_0_RESET_VAL                         _MK_MASK_CONST(0x3f)
#define PMC_IMPL_SATA_PWRGT_0_RESET_MASK                        _MK_MASK_CONST(0xff)
#define PMC_IMPL_SATA_PWRGT_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_SATA_PWRGT_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_SATA_PWRGT_0_READ_MASK                         _MK_MASK_CONST(0xff)
#define PMC_IMPL_SATA_PWRGT_0_WRITE_MASK                        _MK_MASK_CONST(0xff)
#define PMC_IMPL_SATA_PWRGT_0_PADPLL_IDDQ_SWCTL_SHIFT                   _MK_SHIFT_CONST(0)
#define PMC_IMPL_SATA_PWRGT_0_PADPLL_IDDQ_SWCTL_FIELD                   _MK_FIELD_CONST(0x1, PMC_IMPL_SATA_PWRGT_0_PADPLL_IDDQ_SWCTL_SHIFT)
#define PMC_IMPL_SATA_PWRGT_0_PADPLL_IDDQ_SWCTL_RANGE                   0:0
#define PMC_IMPL_SATA_PWRGT_0_PADPLL_IDDQ_SWCTL_WOFFSET                 0x0
#define PMC_IMPL_SATA_PWRGT_0_PADPLL_IDDQ_SWCTL_DEFAULT                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_SATA_PWRGT_0_PADPLL_IDDQ_SWCTL_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_SATA_PWRGT_0_PADPLL_IDDQ_SWCTL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_SATA_PWRGT_0_PADPLL_IDDQ_SWCTL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_SATA_PWRGT_0_PADPLL_IDDQ_SWCTL_OFF                     _MK_ENUM_CONST(0)
#define PMC_IMPL_SATA_PWRGT_0_PADPLL_IDDQ_SWCTL_ON                      _MK_ENUM_CONST(1)

#define PMC_IMPL_SATA_PWRGT_0_PADPLL_IDDQ_OVERRIDE_VALUE_SHIFT                  _MK_SHIFT_CONST(1)
#define PMC_IMPL_SATA_PWRGT_0_PADPLL_IDDQ_OVERRIDE_VALUE_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_SATA_PWRGT_0_PADPLL_IDDQ_OVERRIDE_VALUE_SHIFT)
#define PMC_IMPL_SATA_PWRGT_0_PADPLL_IDDQ_OVERRIDE_VALUE_RANGE                  1:1
#define PMC_IMPL_SATA_PWRGT_0_PADPLL_IDDQ_OVERRIDE_VALUE_WOFFSET                        0x0
#define PMC_IMPL_SATA_PWRGT_0_PADPLL_IDDQ_OVERRIDE_VALUE_DEFAULT                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_SATA_PWRGT_0_PADPLL_IDDQ_OVERRIDE_VALUE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_SATA_PWRGT_0_PADPLL_IDDQ_OVERRIDE_VALUE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_SATA_PWRGT_0_PADPLL_IDDQ_OVERRIDE_VALUE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_SATA_PWRGT_0_PADPLL_IDDQ_OVERRIDE_VALUE_OFF                    _MK_ENUM_CONST(0)
#define PMC_IMPL_SATA_PWRGT_0_PADPLL_IDDQ_OVERRIDE_VALUE_ON                     _MK_ENUM_CONST(1)

#define PMC_IMPL_SATA_PWRGT_0_PADPHY_IDDQ_SWCTL_SHIFT                   _MK_SHIFT_CONST(2)
#define PMC_IMPL_SATA_PWRGT_0_PADPHY_IDDQ_SWCTL_FIELD                   _MK_FIELD_CONST(0x1, PMC_IMPL_SATA_PWRGT_0_PADPHY_IDDQ_SWCTL_SHIFT)
#define PMC_IMPL_SATA_PWRGT_0_PADPHY_IDDQ_SWCTL_RANGE                   2:2
#define PMC_IMPL_SATA_PWRGT_0_PADPHY_IDDQ_SWCTL_WOFFSET                 0x0
#define PMC_IMPL_SATA_PWRGT_0_PADPHY_IDDQ_SWCTL_DEFAULT                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_SATA_PWRGT_0_PADPHY_IDDQ_SWCTL_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_SATA_PWRGT_0_PADPHY_IDDQ_SWCTL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_SATA_PWRGT_0_PADPHY_IDDQ_SWCTL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_SATA_PWRGT_0_PADPHY_IDDQ_SWCTL_OFF                     _MK_ENUM_CONST(0)
#define PMC_IMPL_SATA_PWRGT_0_PADPHY_IDDQ_SWCTL_ON                      _MK_ENUM_CONST(1)

#define PMC_IMPL_SATA_PWRGT_0_PADPHY_IDDQ_OVERRIDE_VALUE_SHIFT                  _MK_SHIFT_CONST(3)
#define PMC_IMPL_SATA_PWRGT_0_PADPHY_IDDQ_OVERRIDE_VALUE_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_SATA_PWRGT_0_PADPHY_IDDQ_OVERRIDE_VALUE_SHIFT)
#define PMC_IMPL_SATA_PWRGT_0_PADPHY_IDDQ_OVERRIDE_VALUE_RANGE                  3:3
#define PMC_IMPL_SATA_PWRGT_0_PADPHY_IDDQ_OVERRIDE_VALUE_WOFFSET                        0x0
#define PMC_IMPL_SATA_PWRGT_0_PADPHY_IDDQ_OVERRIDE_VALUE_DEFAULT                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_SATA_PWRGT_0_PADPHY_IDDQ_OVERRIDE_VALUE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_SATA_PWRGT_0_PADPHY_IDDQ_OVERRIDE_VALUE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_SATA_PWRGT_0_PADPHY_IDDQ_OVERRIDE_VALUE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_SATA_PWRGT_0_PADPHY_IDDQ_OVERRIDE_VALUE_OFF                    _MK_ENUM_CONST(0)
#define PMC_IMPL_SATA_PWRGT_0_PADPHY_IDDQ_OVERRIDE_VALUE_ON                     _MK_ENUM_CONST(1)

#define PMC_IMPL_SATA_PWRGT_0_PLLE_IDDQ_SWCTL_SHIFT                     _MK_SHIFT_CONST(4)
#define PMC_IMPL_SATA_PWRGT_0_PLLE_IDDQ_SWCTL_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_SATA_PWRGT_0_PLLE_IDDQ_SWCTL_SHIFT)
#define PMC_IMPL_SATA_PWRGT_0_PLLE_IDDQ_SWCTL_RANGE                     4:4
#define PMC_IMPL_SATA_PWRGT_0_PLLE_IDDQ_SWCTL_WOFFSET                   0x0
#define PMC_IMPL_SATA_PWRGT_0_PLLE_IDDQ_SWCTL_DEFAULT                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_SATA_PWRGT_0_PLLE_IDDQ_SWCTL_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_SATA_PWRGT_0_PLLE_IDDQ_SWCTL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_SATA_PWRGT_0_PLLE_IDDQ_SWCTL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_SATA_PWRGT_0_PLLE_IDDQ_SWCTL_OFF                       _MK_ENUM_CONST(0)
#define PMC_IMPL_SATA_PWRGT_0_PLLE_IDDQ_SWCTL_ON                        _MK_ENUM_CONST(1)

#define PMC_IMPL_SATA_PWRGT_0_PLLE_IDDQ_OVERRIDE_VALUE_SHIFT                    _MK_SHIFT_CONST(5)
#define PMC_IMPL_SATA_PWRGT_0_PLLE_IDDQ_OVERRIDE_VALUE_FIELD                    _MK_FIELD_CONST(0x1, PMC_IMPL_SATA_PWRGT_0_PLLE_IDDQ_OVERRIDE_VALUE_SHIFT)
#define PMC_IMPL_SATA_PWRGT_0_PLLE_IDDQ_OVERRIDE_VALUE_RANGE                    5:5
#define PMC_IMPL_SATA_PWRGT_0_PLLE_IDDQ_OVERRIDE_VALUE_WOFFSET                  0x0
#define PMC_IMPL_SATA_PWRGT_0_PLLE_IDDQ_OVERRIDE_VALUE_DEFAULT                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_SATA_PWRGT_0_PLLE_IDDQ_OVERRIDE_VALUE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_SATA_PWRGT_0_PLLE_IDDQ_OVERRIDE_VALUE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_SATA_PWRGT_0_PLLE_IDDQ_OVERRIDE_VALUE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_SATA_PWRGT_0_PLLE_IDDQ_OVERRIDE_VALUE_OFF                      _MK_ENUM_CONST(0)
#define PMC_IMPL_SATA_PWRGT_0_PLLE_IDDQ_OVERRIDE_VALUE_ON                       _MK_ENUM_CONST(1)

#define PMC_IMPL_SATA_PWRGT_0_PG_INFO_SHIFT                     _MK_SHIFT_CONST(6)
#define PMC_IMPL_SATA_PWRGT_0_PG_INFO_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_SATA_PWRGT_0_PG_INFO_SHIFT)
#define PMC_IMPL_SATA_PWRGT_0_PG_INFO_RANGE                     6:6
#define PMC_IMPL_SATA_PWRGT_0_PG_INFO_WOFFSET                   0x0
#define PMC_IMPL_SATA_PWRGT_0_PG_INFO_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_SATA_PWRGT_0_PG_INFO_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_SATA_PWRGT_0_PG_INFO_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_SATA_PWRGT_0_PG_INFO_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define PMC_IMPL_SATA_PWRGT_0_SW_PLL_EDPD_SHIFT                 _MK_SHIFT_CONST(7)
#define PMC_IMPL_SATA_PWRGT_0_SW_PLL_EDPD_FIELD                 _MK_FIELD_CONST(0x1, PMC_IMPL_SATA_PWRGT_0_SW_PLL_EDPD_SHIFT)
#define PMC_IMPL_SATA_PWRGT_0_SW_PLL_EDPD_RANGE                 7:7
#define PMC_IMPL_SATA_PWRGT_0_SW_PLL_EDPD_WOFFSET                       0x0
#define PMC_IMPL_SATA_PWRGT_0_SW_PLL_EDPD_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_SATA_PWRGT_0_SW_PLL_EDPD_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_SATA_PWRGT_0_SW_PLL_EDPD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_SATA_PWRGT_0_SW_PLL_EDPD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_SATA_PWRGT_0_SW_PLL_EDPD_OFF                   _MK_ENUM_CONST(0)
#define PMC_IMPL_SATA_PWRGT_0_SW_PLL_EDPD_ON                    _MK_ENUM_CONST(1)


// Register PMC_IMPL_SENSOR_CTRL_0
#define PMC_IMPL_SENSOR_CTRL_0                  _MK_ADDR_CONST(0x6c)
#define PMC_IMPL_SENSOR_CTRL_0_SECURE                   0x0
#define PMC_IMPL_SENSOR_CTRL_0_SCR                      CNTRL_SCR_0
#define PMC_IMPL_SENSOR_CTRL_0_WORD_COUNT                       0x1
#define PMC_IMPL_SENSOR_CTRL_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_SENSOR_CTRL_0_RESET_MASK                       _MK_MASK_CONST(0x7)
#define PMC_IMPL_SENSOR_CTRL_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_SENSOR_CTRL_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_SENSOR_CTRL_0_READ_MASK                        _MK_MASK_CONST(0x7)
#define PMC_IMPL_SENSOR_CTRL_0_WRITE_MASK                       _MK_MASK_CONST(0x7)
#define PMC_IMPL_SENSOR_CTRL_0_ENABLE_PG_SHIFT                  _MK_SHIFT_CONST(0)
#define PMC_IMPL_SENSOR_CTRL_0_ENABLE_PG_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_SENSOR_CTRL_0_ENABLE_PG_SHIFT)
#define PMC_IMPL_SENSOR_CTRL_0_ENABLE_PG_RANGE                  0:0
#define PMC_IMPL_SENSOR_CTRL_0_ENABLE_PG_WOFFSET                        0x0
#define PMC_IMPL_SENSOR_CTRL_0_ENABLE_PG_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_SENSOR_CTRL_0_ENABLE_PG_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_SENSOR_CTRL_0_ENABLE_PG_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_SENSOR_CTRL_0_ENABLE_PG_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_SENSOR_CTRL_0_ENABLE_PG_OFF                    _MK_ENUM_CONST(0)
#define PMC_IMPL_SENSOR_CTRL_0_ENABLE_PG_ON                     _MK_ENUM_CONST(1)

#define PMC_IMPL_SENSOR_CTRL_0_ENABLE_RST_SHIFT                 _MK_SHIFT_CONST(1)
#define PMC_IMPL_SENSOR_CTRL_0_ENABLE_RST_FIELD                 _MK_FIELD_CONST(0x1, PMC_IMPL_SENSOR_CTRL_0_ENABLE_RST_SHIFT)
#define PMC_IMPL_SENSOR_CTRL_0_ENABLE_RST_RANGE                 1:1
#define PMC_IMPL_SENSOR_CTRL_0_ENABLE_RST_WOFFSET                       0x0
#define PMC_IMPL_SENSOR_CTRL_0_ENABLE_RST_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_SENSOR_CTRL_0_ENABLE_RST_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_SENSOR_CTRL_0_ENABLE_RST_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_SENSOR_CTRL_0_ENABLE_RST_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_SENSOR_CTRL_0_ENABLE_RST_OFF                   _MK_ENUM_CONST(0)
#define PMC_IMPL_SENSOR_CTRL_0_ENABLE_RST_ON                    _MK_ENUM_CONST(1)

#define PMC_IMPL_SENSOR_CTRL_0_BLOCK_SCRATCH_WRITE_SHIFT                        _MK_SHIFT_CONST(2)
#define PMC_IMPL_SENSOR_CTRL_0_BLOCK_SCRATCH_WRITE_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_SENSOR_CTRL_0_BLOCK_SCRATCH_WRITE_SHIFT)
#define PMC_IMPL_SENSOR_CTRL_0_BLOCK_SCRATCH_WRITE_RANGE                        2:2
#define PMC_IMPL_SENSOR_CTRL_0_BLOCK_SCRATCH_WRITE_WOFFSET                      0x0
#define PMC_IMPL_SENSOR_CTRL_0_BLOCK_SCRATCH_WRITE_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_SENSOR_CTRL_0_BLOCK_SCRATCH_WRITE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_SENSOR_CTRL_0_BLOCK_SCRATCH_WRITE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_SENSOR_CTRL_0_BLOCK_SCRATCH_WRITE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_SENSOR_CTRL_0_BLOCK_SCRATCH_WRITE_OFF                  _MK_ENUM_CONST(0)
#define PMC_IMPL_SENSOR_CTRL_0_BLOCK_SCRATCH_WRITE_ON                   _MK_ENUM_CONST(1)


// Register PMC_IMPL_RST_STATUS_0
#define PMC_IMPL_RST_STATUS_0                   _MK_ADDR_CONST(0x70)
#define PMC_IMPL_RST_STATUS_0_SECURE                    0x0
#define PMC_IMPL_RST_STATUS_0_SCR                       CNTRL_SCR_0
#define PMC_IMPL_RST_STATUS_0_WORD_COUNT                        0x1
#define PMC_IMPL_RST_STATUS_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define PMC_IMPL_RST_STATUS_0_RESET_MASK                        _MK_MASK_CONST(0x3f)
#define PMC_IMPL_RST_STATUS_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_RST_STATUS_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_RST_STATUS_0_READ_MASK                         _MK_MASK_CONST(0x3f)
#define PMC_IMPL_RST_STATUS_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_RST_STATUS_0_RST_LEVEL_SHIFT                   _MK_SHIFT_CONST(0)
#define PMC_IMPL_RST_STATUS_0_RST_LEVEL_FIELD                   _MK_FIELD_CONST(0x3, PMC_IMPL_RST_STATUS_0_RST_LEVEL_SHIFT)
#define PMC_IMPL_RST_STATUS_0_RST_LEVEL_RANGE                   1:0
#define PMC_IMPL_RST_STATUS_0_RST_LEVEL_WOFFSET                 0x0
#define PMC_IMPL_RST_STATUS_0_RST_LEVEL_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_RST_STATUS_0_RST_LEVEL_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define PMC_IMPL_RST_STATUS_0_RST_LEVEL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_RST_STATUS_0_RST_LEVEL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_RST_STATUS_0_RST_LEVEL_INIT_ENUM                       L0
#define PMC_IMPL_RST_STATUS_0_RST_LEVEL_L0                      _MK_ENUM_CONST(0)
#define PMC_IMPL_RST_STATUS_0_RST_LEVEL_L1                      _MK_ENUM_CONST(1)
#define PMC_IMPL_RST_STATUS_0_RST_LEVEL_L2                      _MK_ENUM_CONST(2)
#define PMC_IMPL_RST_STATUS_0_RST_LEVEL_WARM                    _MK_ENUM_CONST(3)

#define PMC_IMPL_RST_STATUS_0_RST_SOURCE_SHIFT                  _MK_SHIFT_CONST(2)
#define PMC_IMPL_RST_STATUS_0_RST_SOURCE_FIELD                  _MK_FIELD_CONST(0xf, PMC_IMPL_RST_STATUS_0_RST_SOURCE_SHIFT)
#define PMC_IMPL_RST_STATUS_0_RST_SOURCE_RANGE                  5:2
#define PMC_IMPL_RST_STATUS_0_RST_SOURCE_WOFFSET                        0x0
#define PMC_IMPL_RST_STATUS_0_RST_SOURCE_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_RST_STATUS_0_RST_SOURCE_DEFAULT_MASK                   _MK_MASK_CONST(0xf)
#define PMC_IMPL_RST_STATUS_0_RST_SOURCE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_RST_STATUS_0_RST_SOURCE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_RST_STATUS_0_RST_SOURCE_INIT_ENUM                      SYS_RESET_N
#define PMC_IMPL_RST_STATUS_0_RST_SOURCE_SYS_RESET_N                    _MK_ENUM_CONST(0)
#define PMC_IMPL_RST_STATUS_0_RST_SOURCE_AOWDT                  _MK_ENUM_CONST(1)
#define PMC_IMPL_RST_STATUS_0_RST_SOURCE_BCCPLEXWDT                     _MK_ENUM_CONST(2)
#define PMC_IMPL_RST_STATUS_0_RST_SOURCE_BPMPWDT                        _MK_ENUM_CONST(3)
#define PMC_IMPL_RST_STATUS_0_RST_SOURCE_SCEWDT                 _MK_ENUM_CONST(4)
#define PMC_IMPL_RST_STATUS_0_RST_SOURCE_SPEWDT                 _MK_ENUM_CONST(5)
#define PMC_IMPL_RST_STATUS_0_RST_SOURCE_APEWDT                 _MK_ENUM_CONST(6)
#define PMC_IMPL_RST_STATUS_0_RST_SOURCE_LCCPLEXWDT                     _MK_ENUM_CONST(7)
#define PMC_IMPL_RST_STATUS_0_RST_SOURCE_SENSOR                 _MK_ENUM_CONST(8)
#define PMC_IMPL_RST_STATUS_0_RST_SOURCE_AOTAG                  _MK_ENUM_CONST(9)
#define PMC_IMPL_RST_STATUS_0_RST_SOURCE_VFSENSOR                       _MK_ENUM_CONST(10)
#define PMC_IMPL_RST_STATUS_0_RST_SOURCE_MAINSWRST                      _MK_ENUM_CONST(11)
#define PMC_IMPL_RST_STATUS_0_RST_SOURCE_SC7                    _MK_ENUM_CONST(12)
#define PMC_IMPL_RST_STATUS_0_RST_SOURCE_HSM                    _MK_ENUM_CONST(13)
#define PMC_IMPL_RST_STATUS_0_RST_SOURCE_CSITE                  _MK_ENUM_CONST(14)


// Register PMC_IMPL_IO_DPD_REQ_0
#define PMC_IMPL_IO_DPD_REQ_0                   _MK_ADDR_CONST(0x74)
#define PMC_IMPL_IO_DPD_REQ_0_SECURE                    0x0
#define PMC_IMPL_IO_DPD_REQ_0_SCR                       IODPD1_SCR_0
#define PMC_IMPL_IO_DPD_REQ_0_WORD_COUNT                        0x1
#define PMC_IMPL_IO_DPD_REQ_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD_REQ_0_RESET_MASK                        _MK_MASK_CONST(0xfe0bdeff)
#define PMC_IMPL_IO_DPD_REQ_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD_REQ_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD_REQ_0_READ_MASK                         _MK_MASK_CONST(0xfe0bdeff)
#define PMC_IMPL_IO_DPD_REQ_0_WRITE_MASK                        _MK_MASK_CONST(0xfe0bdeff)
#define PMC_IMPL_IO_DPD_REQ_0_CSIA_SHIFT                        _MK_SHIFT_CONST(0)
#define PMC_IMPL_IO_DPD_REQ_0_CSIA_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD_REQ_0_CSIA_SHIFT)
#define PMC_IMPL_IO_DPD_REQ_0_CSIA_RANGE                        0:0
#define PMC_IMPL_IO_DPD_REQ_0_CSIA_WOFFSET                      0x0
#define PMC_IMPL_IO_DPD_REQ_0_CSIA_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD_REQ_0_CSIA_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD_REQ_0_CSIA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD_REQ_0_CSIA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD_REQ_0_CSIA_OFF                  _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD_REQ_0_CSIA_ON                   _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD_REQ_0_CSIB_SHIFT                        _MK_SHIFT_CONST(1)
#define PMC_IMPL_IO_DPD_REQ_0_CSIB_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD_REQ_0_CSIB_SHIFT)
#define PMC_IMPL_IO_DPD_REQ_0_CSIB_RANGE                        1:1
#define PMC_IMPL_IO_DPD_REQ_0_CSIB_WOFFSET                      0x0
#define PMC_IMPL_IO_DPD_REQ_0_CSIB_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD_REQ_0_CSIB_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD_REQ_0_CSIB_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD_REQ_0_CSIB_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD_REQ_0_CSIB_OFF                  _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD_REQ_0_CSIB_ON                   _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD_REQ_0_DSI_SHIFT                 _MK_SHIFT_CONST(2)
#define PMC_IMPL_IO_DPD_REQ_0_DSI_FIELD                 _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD_REQ_0_DSI_SHIFT)
#define PMC_IMPL_IO_DPD_REQ_0_DSI_RANGE                 2:2
#define PMC_IMPL_IO_DPD_REQ_0_DSI_WOFFSET                       0x0
#define PMC_IMPL_IO_DPD_REQ_0_DSI_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD_REQ_0_DSI_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD_REQ_0_DSI_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD_REQ_0_DSI_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD_REQ_0_DSI_OFF                   _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD_REQ_0_DSI_ON                    _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD_REQ_0_MIPI_BIAS_SHIFT                   _MK_SHIFT_CONST(3)
#define PMC_IMPL_IO_DPD_REQ_0_MIPI_BIAS_FIELD                   _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD_REQ_0_MIPI_BIAS_SHIFT)
#define PMC_IMPL_IO_DPD_REQ_0_MIPI_BIAS_RANGE                   3:3
#define PMC_IMPL_IO_DPD_REQ_0_MIPI_BIAS_WOFFSET                 0x0
#define PMC_IMPL_IO_DPD_REQ_0_MIPI_BIAS_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD_REQ_0_MIPI_BIAS_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD_REQ_0_MIPI_BIAS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD_REQ_0_MIPI_BIAS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD_REQ_0_MIPI_BIAS_OFF                     _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD_REQ_0_MIPI_BIAS_ON                      _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD_REQ_0_PEX_CLK_BIAS_SHIFT                        _MK_SHIFT_CONST(4)
#define PMC_IMPL_IO_DPD_REQ_0_PEX_CLK_BIAS_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD_REQ_0_PEX_CLK_BIAS_SHIFT)
#define PMC_IMPL_IO_DPD_REQ_0_PEX_CLK_BIAS_RANGE                        4:4
#define PMC_IMPL_IO_DPD_REQ_0_PEX_CLK_BIAS_WOFFSET                      0x0
#define PMC_IMPL_IO_DPD_REQ_0_PEX_CLK_BIAS_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD_REQ_0_PEX_CLK_BIAS_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD_REQ_0_PEX_CLK_BIAS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD_REQ_0_PEX_CLK_BIAS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD_REQ_0_PEX_CLK_BIAS_OFF                  _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD_REQ_0_PEX_CLK_BIAS_ON                   _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD_REQ_0_PEX_CLK3_SHIFT                    _MK_SHIFT_CONST(5)
#define PMC_IMPL_IO_DPD_REQ_0_PEX_CLK3_FIELD                    _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD_REQ_0_PEX_CLK3_SHIFT)
#define PMC_IMPL_IO_DPD_REQ_0_PEX_CLK3_RANGE                    5:5
#define PMC_IMPL_IO_DPD_REQ_0_PEX_CLK3_WOFFSET                  0x0
#define PMC_IMPL_IO_DPD_REQ_0_PEX_CLK3_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD_REQ_0_PEX_CLK3_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD_REQ_0_PEX_CLK3_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD_REQ_0_PEX_CLK3_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD_REQ_0_PEX_CLK3_OFF                      _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD_REQ_0_PEX_CLK3_ON                       _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD_REQ_0_PEX_CLK2_SHIFT                    _MK_SHIFT_CONST(6)
#define PMC_IMPL_IO_DPD_REQ_0_PEX_CLK2_FIELD                    _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD_REQ_0_PEX_CLK2_SHIFT)
#define PMC_IMPL_IO_DPD_REQ_0_PEX_CLK2_RANGE                    6:6
#define PMC_IMPL_IO_DPD_REQ_0_PEX_CLK2_WOFFSET                  0x0
#define PMC_IMPL_IO_DPD_REQ_0_PEX_CLK2_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD_REQ_0_PEX_CLK2_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD_REQ_0_PEX_CLK2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD_REQ_0_PEX_CLK2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD_REQ_0_PEX_CLK2_OFF                      _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD_REQ_0_PEX_CLK2_ON                       _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD_REQ_0_PEX_CLK1_SHIFT                    _MK_SHIFT_CONST(7)
#define PMC_IMPL_IO_DPD_REQ_0_PEX_CLK1_FIELD                    _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD_REQ_0_PEX_CLK1_SHIFT)
#define PMC_IMPL_IO_DPD_REQ_0_PEX_CLK1_RANGE                    7:7
#define PMC_IMPL_IO_DPD_REQ_0_PEX_CLK1_WOFFSET                  0x0
#define PMC_IMPL_IO_DPD_REQ_0_PEX_CLK1_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD_REQ_0_PEX_CLK1_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD_REQ_0_PEX_CLK1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD_REQ_0_PEX_CLK1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD_REQ_0_PEX_CLK1_OFF                      _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD_REQ_0_PEX_CLK1_ON                       _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD_REQ_0_USB0_SHIFT                        _MK_SHIFT_CONST(9)
#define PMC_IMPL_IO_DPD_REQ_0_USB0_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD_REQ_0_USB0_SHIFT)
#define PMC_IMPL_IO_DPD_REQ_0_USB0_RANGE                        9:9
#define PMC_IMPL_IO_DPD_REQ_0_USB0_WOFFSET                      0x0
#define PMC_IMPL_IO_DPD_REQ_0_USB0_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD_REQ_0_USB0_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD_REQ_0_USB0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD_REQ_0_USB0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD_REQ_0_USB0_OFF                  _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD_REQ_0_USB0_ON                   _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD_REQ_0_USB1_SHIFT                        _MK_SHIFT_CONST(10)
#define PMC_IMPL_IO_DPD_REQ_0_USB1_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD_REQ_0_USB1_SHIFT)
#define PMC_IMPL_IO_DPD_REQ_0_USB1_RANGE                        10:10
#define PMC_IMPL_IO_DPD_REQ_0_USB1_WOFFSET                      0x0
#define PMC_IMPL_IO_DPD_REQ_0_USB1_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD_REQ_0_USB1_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD_REQ_0_USB1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD_REQ_0_USB1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD_REQ_0_USB1_OFF                  _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD_REQ_0_USB1_ON                   _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD_REQ_0_USB2_SHIFT                        _MK_SHIFT_CONST(11)
#define PMC_IMPL_IO_DPD_REQ_0_USB2_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD_REQ_0_USB2_SHIFT)
#define PMC_IMPL_IO_DPD_REQ_0_USB2_RANGE                        11:11
#define PMC_IMPL_IO_DPD_REQ_0_USB2_WOFFSET                      0x0
#define PMC_IMPL_IO_DPD_REQ_0_USB2_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD_REQ_0_USB2_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD_REQ_0_USB2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD_REQ_0_USB2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD_REQ_0_USB2_OFF                  _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD_REQ_0_USB2_ON                   _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD_REQ_0_USB_BIAS_SHIFT                    _MK_SHIFT_CONST(12)
#define PMC_IMPL_IO_DPD_REQ_0_USB_BIAS_FIELD                    _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD_REQ_0_USB_BIAS_SHIFT)
#define PMC_IMPL_IO_DPD_REQ_0_USB_BIAS_RANGE                    12:12
#define PMC_IMPL_IO_DPD_REQ_0_USB_BIAS_WOFFSET                  0x0
#define PMC_IMPL_IO_DPD_REQ_0_USB_BIAS_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD_REQ_0_USB_BIAS_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD_REQ_0_USB_BIAS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD_REQ_0_USB_BIAS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD_REQ_0_USB_BIAS_OFF                      _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD_REQ_0_USB_BIAS_ON                       _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD_REQ_0_UART_SHIFT                        _MK_SHIFT_CONST(14)
#define PMC_IMPL_IO_DPD_REQ_0_UART_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD_REQ_0_UART_SHIFT)
#define PMC_IMPL_IO_DPD_REQ_0_UART_RANGE                        14:14
#define PMC_IMPL_IO_DPD_REQ_0_UART_WOFFSET                      0x0
#define PMC_IMPL_IO_DPD_REQ_0_UART_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD_REQ_0_UART_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD_REQ_0_UART_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD_REQ_0_UART_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD_REQ_0_UART_OFF                  _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD_REQ_0_UART_ON                   _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD_REQ_0_REVERVED_BB_SHIFT                 _MK_SHIFT_CONST(15)
#define PMC_IMPL_IO_DPD_REQ_0_REVERVED_BB_FIELD                 _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD_REQ_0_REVERVED_BB_SHIFT)
#define PMC_IMPL_IO_DPD_REQ_0_REVERVED_BB_RANGE                 15:15
#define PMC_IMPL_IO_DPD_REQ_0_REVERVED_BB_WOFFSET                       0x0
#define PMC_IMPL_IO_DPD_REQ_0_REVERVED_BB_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD_REQ_0_REVERVED_BB_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD_REQ_0_REVERVED_BB_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD_REQ_0_REVERVED_BB_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD_REQ_0_REVERVED_BB_OFF                   _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD_REQ_0_REVERVED_BB_ON                    _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD_REQ_0_REVERVED_VI_SHIFT                 _MK_SHIFT_CONST(16)
#define PMC_IMPL_IO_DPD_REQ_0_REVERVED_VI_FIELD                 _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD_REQ_0_REVERVED_VI_SHIFT)
#define PMC_IMPL_IO_DPD_REQ_0_REVERVED_VI_RANGE                 16:16
#define PMC_IMPL_IO_DPD_REQ_0_REVERVED_VI_WOFFSET                       0x0
#define PMC_IMPL_IO_DPD_REQ_0_REVERVED_VI_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD_REQ_0_REVERVED_VI_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD_REQ_0_REVERVED_VI_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD_REQ_0_REVERVED_VI_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD_REQ_0_REVERVED_VI_OFF                   _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD_REQ_0_REVERVED_VI_ON                    _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD_REQ_0_AUDIO_SHIFT                       _MK_SHIFT_CONST(17)
#define PMC_IMPL_IO_DPD_REQ_0_AUDIO_FIELD                       _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD_REQ_0_AUDIO_SHIFT)
#define PMC_IMPL_IO_DPD_REQ_0_AUDIO_RANGE                       17:17
#define PMC_IMPL_IO_DPD_REQ_0_AUDIO_WOFFSET                     0x0
#define PMC_IMPL_IO_DPD_REQ_0_AUDIO_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD_REQ_0_AUDIO_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD_REQ_0_AUDIO_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD_REQ_0_AUDIO_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD_REQ_0_AUDIO_OFF                 _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD_REQ_0_AUDIO_ON                  _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD_REQ_0_HSIC_SHIFT                        _MK_SHIFT_CONST(19)
#define PMC_IMPL_IO_DPD_REQ_0_HSIC_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD_REQ_0_HSIC_SHIFT)
#define PMC_IMPL_IO_DPD_REQ_0_HSIC_RANGE                        19:19
#define PMC_IMPL_IO_DPD_REQ_0_HSIC_WOFFSET                      0x0
#define PMC_IMPL_IO_DPD_REQ_0_HSIC_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD_REQ_0_HSIC_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD_REQ_0_HSIC_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD_REQ_0_HSIC_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD_REQ_0_HSIC_OFF                  _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD_REQ_0_HSIC_ON                   _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD_REQ_0_DBG_SHIFT                 _MK_SHIFT_CONST(25)
#define PMC_IMPL_IO_DPD_REQ_0_DBG_FIELD                 _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD_REQ_0_DBG_SHIFT)
#define PMC_IMPL_IO_DPD_REQ_0_DBG_RANGE                 25:25
#define PMC_IMPL_IO_DPD_REQ_0_DBG_WOFFSET                       0x0
#define PMC_IMPL_IO_DPD_REQ_0_DBG_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD_REQ_0_DBG_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD_REQ_0_DBG_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD_REQ_0_DBG_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD_REQ_0_DBG_OFF                   _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD_REQ_0_DBG_ON                    _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD_REQ_0_DEBUG_NONAO_SHIFT                 _MK_SHIFT_CONST(26)
#define PMC_IMPL_IO_DPD_REQ_0_DEBUG_NONAO_FIELD                 _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD_REQ_0_DEBUG_NONAO_SHIFT)
#define PMC_IMPL_IO_DPD_REQ_0_DEBUG_NONAO_RANGE                 26:26
#define PMC_IMPL_IO_DPD_REQ_0_DEBUG_NONAO_WOFFSET                       0x0
#define PMC_IMPL_IO_DPD_REQ_0_DEBUG_NONAO_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD_REQ_0_DEBUG_NONAO_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD_REQ_0_DEBUG_NONAO_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD_REQ_0_DEBUG_NONAO_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD_REQ_0_DEBUG_NONAO_OFF                   _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD_REQ_0_DEBUG_NONAO_ON                    _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD_REQ_0_GPIO_SHIFT                        _MK_SHIFT_CONST(27)
#define PMC_IMPL_IO_DPD_REQ_0_GPIO_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD_REQ_0_GPIO_SHIFT)
#define PMC_IMPL_IO_DPD_REQ_0_GPIO_RANGE                        27:27
#define PMC_IMPL_IO_DPD_REQ_0_GPIO_WOFFSET                      0x0
#define PMC_IMPL_IO_DPD_REQ_0_GPIO_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD_REQ_0_GPIO_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD_REQ_0_GPIO_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD_REQ_0_GPIO_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD_REQ_0_GPIO_OFF                  _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD_REQ_0_GPIO_ON                   _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD_REQ_0_HDMI_DP0_SHIFT                    _MK_SHIFT_CONST(28)
#define PMC_IMPL_IO_DPD_REQ_0_HDMI_DP0_FIELD                    _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD_REQ_0_HDMI_DP0_SHIFT)
#define PMC_IMPL_IO_DPD_REQ_0_HDMI_DP0_RANGE                    28:28
#define PMC_IMPL_IO_DPD_REQ_0_HDMI_DP0_WOFFSET                  0x0
#define PMC_IMPL_IO_DPD_REQ_0_HDMI_DP0_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD_REQ_0_HDMI_DP0_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD_REQ_0_HDMI_DP0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD_REQ_0_HDMI_DP0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD_REQ_0_HDMI_DP0_OFF                      _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD_REQ_0_HDMI_DP0_ON                       _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD_REQ_0_HDMI_DP1_SHIFT                    _MK_SHIFT_CONST(29)
#define PMC_IMPL_IO_DPD_REQ_0_HDMI_DP1_FIELD                    _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD_REQ_0_HDMI_DP1_SHIFT)
#define PMC_IMPL_IO_DPD_REQ_0_HDMI_DP1_RANGE                    29:29
#define PMC_IMPL_IO_DPD_REQ_0_HDMI_DP1_WOFFSET                  0x0
#define PMC_IMPL_IO_DPD_REQ_0_HDMI_DP1_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD_REQ_0_HDMI_DP1_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD_REQ_0_HDMI_DP1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD_REQ_0_HDMI_DP1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD_REQ_0_HDMI_DP1_OFF                      _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD_REQ_0_HDMI_DP1_ON                       _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD_REQ_0_CODE_SHIFT                        _MK_SHIFT_CONST(30)
#define PMC_IMPL_IO_DPD_REQ_0_CODE_FIELD                        _MK_FIELD_CONST(0x3, PMC_IMPL_IO_DPD_REQ_0_CODE_SHIFT)
#define PMC_IMPL_IO_DPD_REQ_0_CODE_RANGE                        31:30
#define PMC_IMPL_IO_DPD_REQ_0_CODE_WOFFSET                      0x0
#define PMC_IMPL_IO_DPD_REQ_0_CODE_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD_REQ_0_CODE_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PMC_IMPL_IO_DPD_REQ_0_CODE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD_REQ_0_CODE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD_REQ_0_CODE_IDLE                 _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD_REQ_0_CODE_DPD_OFF                      _MK_ENUM_CONST(1)
#define PMC_IMPL_IO_DPD_REQ_0_CODE_DPD_ON                       _MK_ENUM_CONST(2)


// Register PMC_IMPL_IO_DPD_STATUS_0
#define PMC_IMPL_IO_DPD_STATUS_0                        _MK_ADDR_CONST(0x78)
#define PMC_IMPL_IO_DPD_STATUS_0_SECURE                         0x0
#define PMC_IMPL_IO_DPD_STATUS_0_SCR                    IODPD1_SCR_0
#define PMC_IMPL_IO_DPD_STATUS_0_WORD_COUNT                     0x1
#define PMC_IMPL_IO_DPD_STATUS_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD_STATUS_0_RESET_MASK                     _MK_MASK_CONST(0x3e0a5eff)
#define PMC_IMPL_IO_DPD_STATUS_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD_STATUS_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD_STATUS_0_READ_MASK                      _MK_MASK_CONST(0x3e0a5eff)
#define PMC_IMPL_IO_DPD_STATUS_0_WRITE_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD_STATUS_0_CSIA_SHIFT                     _MK_SHIFT_CONST(0)
#define PMC_IMPL_IO_DPD_STATUS_0_CSIA_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD_STATUS_0_CSIA_SHIFT)
#define PMC_IMPL_IO_DPD_STATUS_0_CSIA_RANGE                     0:0
#define PMC_IMPL_IO_DPD_STATUS_0_CSIA_WOFFSET                   0x0
#define PMC_IMPL_IO_DPD_STATUS_0_CSIA_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD_STATUS_0_CSIA_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD_STATUS_0_CSIA_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD_STATUS_0_CSIA_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD_STATUS_0_CSIA_OFF                       _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD_STATUS_0_CSIA_ON                        _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD_STATUS_0_CSIB_SHIFT                     _MK_SHIFT_CONST(1)
#define PMC_IMPL_IO_DPD_STATUS_0_CSIB_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD_STATUS_0_CSIB_SHIFT)
#define PMC_IMPL_IO_DPD_STATUS_0_CSIB_RANGE                     1:1
#define PMC_IMPL_IO_DPD_STATUS_0_CSIB_WOFFSET                   0x0
#define PMC_IMPL_IO_DPD_STATUS_0_CSIB_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD_STATUS_0_CSIB_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD_STATUS_0_CSIB_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD_STATUS_0_CSIB_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD_STATUS_0_CSIB_OFF                       _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD_STATUS_0_CSIB_ON                        _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD_STATUS_0_DSI_SHIFT                      _MK_SHIFT_CONST(2)
#define PMC_IMPL_IO_DPD_STATUS_0_DSI_FIELD                      _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD_STATUS_0_DSI_SHIFT)
#define PMC_IMPL_IO_DPD_STATUS_0_DSI_RANGE                      2:2
#define PMC_IMPL_IO_DPD_STATUS_0_DSI_WOFFSET                    0x0
#define PMC_IMPL_IO_DPD_STATUS_0_DSI_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD_STATUS_0_DSI_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD_STATUS_0_DSI_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD_STATUS_0_DSI_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD_STATUS_0_DSI_OFF                        _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD_STATUS_0_DSI_ON                 _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD_STATUS_0_MIPI_BIAS_SHIFT                        _MK_SHIFT_CONST(3)
#define PMC_IMPL_IO_DPD_STATUS_0_MIPI_BIAS_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD_STATUS_0_MIPI_BIAS_SHIFT)
#define PMC_IMPL_IO_DPD_STATUS_0_MIPI_BIAS_RANGE                        3:3
#define PMC_IMPL_IO_DPD_STATUS_0_MIPI_BIAS_WOFFSET                      0x0
#define PMC_IMPL_IO_DPD_STATUS_0_MIPI_BIAS_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD_STATUS_0_MIPI_BIAS_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD_STATUS_0_MIPI_BIAS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD_STATUS_0_MIPI_BIAS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD_STATUS_0_MIPI_BIAS_OFF                  _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD_STATUS_0_MIPI_BIAS_ON                   _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD_STATUS_0_PEX_CLK_BIAS_SHIFT                     _MK_SHIFT_CONST(4)
#define PMC_IMPL_IO_DPD_STATUS_0_PEX_CLK_BIAS_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD_STATUS_0_PEX_CLK_BIAS_SHIFT)
#define PMC_IMPL_IO_DPD_STATUS_0_PEX_CLK_BIAS_RANGE                     4:4
#define PMC_IMPL_IO_DPD_STATUS_0_PEX_CLK_BIAS_WOFFSET                   0x0
#define PMC_IMPL_IO_DPD_STATUS_0_PEX_CLK_BIAS_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD_STATUS_0_PEX_CLK_BIAS_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD_STATUS_0_PEX_CLK_BIAS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD_STATUS_0_PEX_CLK_BIAS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD_STATUS_0_PEX_CLK_BIAS_OFF                       _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD_STATUS_0_PEX_CLK_BIAS_ON                        _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD_STATUS_0_PEX_CLK3_SHIFT                 _MK_SHIFT_CONST(5)
#define PMC_IMPL_IO_DPD_STATUS_0_PEX_CLK3_FIELD                 _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD_STATUS_0_PEX_CLK3_SHIFT)
#define PMC_IMPL_IO_DPD_STATUS_0_PEX_CLK3_RANGE                 5:5
#define PMC_IMPL_IO_DPD_STATUS_0_PEX_CLK3_WOFFSET                       0x0
#define PMC_IMPL_IO_DPD_STATUS_0_PEX_CLK3_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD_STATUS_0_PEX_CLK3_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD_STATUS_0_PEX_CLK3_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD_STATUS_0_PEX_CLK3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD_STATUS_0_PEX_CLK3_OFF                   _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD_STATUS_0_PEX_CLK3_ON                    _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD_STATUS_0_PEX_CLK2_SHIFT                 _MK_SHIFT_CONST(6)
#define PMC_IMPL_IO_DPD_STATUS_0_PEX_CLK2_FIELD                 _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD_STATUS_0_PEX_CLK2_SHIFT)
#define PMC_IMPL_IO_DPD_STATUS_0_PEX_CLK2_RANGE                 6:6
#define PMC_IMPL_IO_DPD_STATUS_0_PEX_CLK2_WOFFSET                       0x0
#define PMC_IMPL_IO_DPD_STATUS_0_PEX_CLK2_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD_STATUS_0_PEX_CLK2_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD_STATUS_0_PEX_CLK2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD_STATUS_0_PEX_CLK2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD_STATUS_0_PEX_CLK2_OFF                   _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD_STATUS_0_PEX_CLK2_ON                    _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD_STATUS_0_PEX_CLK1_SHIFT                 _MK_SHIFT_CONST(7)
#define PMC_IMPL_IO_DPD_STATUS_0_PEX_CLK1_FIELD                 _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD_STATUS_0_PEX_CLK1_SHIFT)
#define PMC_IMPL_IO_DPD_STATUS_0_PEX_CLK1_RANGE                 7:7
#define PMC_IMPL_IO_DPD_STATUS_0_PEX_CLK1_WOFFSET                       0x0
#define PMC_IMPL_IO_DPD_STATUS_0_PEX_CLK1_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD_STATUS_0_PEX_CLK1_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD_STATUS_0_PEX_CLK1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD_STATUS_0_PEX_CLK1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD_STATUS_0_PEX_CLK1_OFF                   _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD_STATUS_0_PEX_CLK1_ON                    _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD_STATUS_0_USB0_SHIFT                     _MK_SHIFT_CONST(9)
#define PMC_IMPL_IO_DPD_STATUS_0_USB0_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD_STATUS_0_USB0_SHIFT)
#define PMC_IMPL_IO_DPD_STATUS_0_USB0_RANGE                     9:9
#define PMC_IMPL_IO_DPD_STATUS_0_USB0_WOFFSET                   0x0
#define PMC_IMPL_IO_DPD_STATUS_0_USB0_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD_STATUS_0_USB0_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD_STATUS_0_USB0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD_STATUS_0_USB0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD_STATUS_0_USB0_OFF                       _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD_STATUS_0_USB0_ON                        _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD_STATUS_0_USB1_SHIFT                     _MK_SHIFT_CONST(10)
#define PMC_IMPL_IO_DPD_STATUS_0_USB1_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD_STATUS_0_USB1_SHIFT)
#define PMC_IMPL_IO_DPD_STATUS_0_USB1_RANGE                     10:10
#define PMC_IMPL_IO_DPD_STATUS_0_USB1_WOFFSET                   0x0
#define PMC_IMPL_IO_DPD_STATUS_0_USB1_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD_STATUS_0_USB1_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD_STATUS_0_USB1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD_STATUS_0_USB1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD_STATUS_0_USB1_OFF                       _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD_STATUS_0_USB1_ON                        _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD_STATUS_0_USB2_SHIFT                     _MK_SHIFT_CONST(11)
#define PMC_IMPL_IO_DPD_STATUS_0_USB2_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD_STATUS_0_USB2_SHIFT)
#define PMC_IMPL_IO_DPD_STATUS_0_USB2_RANGE                     11:11
#define PMC_IMPL_IO_DPD_STATUS_0_USB2_WOFFSET                   0x0
#define PMC_IMPL_IO_DPD_STATUS_0_USB2_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD_STATUS_0_USB2_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD_STATUS_0_USB2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD_STATUS_0_USB2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD_STATUS_0_USB2_OFF                       _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD_STATUS_0_USB2_ON                        _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD_STATUS_0_USB_BIAS_SHIFT                 _MK_SHIFT_CONST(12)
#define PMC_IMPL_IO_DPD_STATUS_0_USB_BIAS_FIELD                 _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD_STATUS_0_USB_BIAS_SHIFT)
#define PMC_IMPL_IO_DPD_STATUS_0_USB_BIAS_RANGE                 12:12
#define PMC_IMPL_IO_DPD_STATUS_0_USB_BIAS_WOFFSET                       0x0
#define PMC_IMPL_IO_DPD_STATUS_0_USB_BIAS_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD_STATUS_0_USB_BIAS_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD_STATUS_0_USB_BIAS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD_STATUS_0_USB_BIAS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD_STATUS_0_USB_BIAS_OFF                   _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD_STATUS_0_USB_BIAS_ON                    _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD_STATUS_0_UART_SHIFT                     _MK_SHIFT_CONST(14)
#define PMC_IMPL_IO_DPD_STATUS_0_UART_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD_STATUS_0_UART_SHIFT)
#define PMC_IMPL_IO_DPD_STATUS_0_UART_RANGE                     14:14
#define PMC_IMPL_IO_DPD_STATUS_0_UART_WOFFSET                   0x0
#define PMC_IMPL_IO_DPD_STATUS_0_UART_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD_STATUS_0_UART_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD_STATUS_0_UART_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD_STATUS_0_UART_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD_STATUS_0_UART_OFF                       _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD_STATUS_0_UART_ON                        _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD_STATUS_0_AUDIO_SHIFT                    _MK_SHIFT_CONST(17)
#define PMC_IMPL_IO_DPD_STATUS_0_AUDIO_FIELD                    _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD_STATUS_0_AUDIO_SHIFT)
#define PMC_IMPL_IO_DPD_STATUS_0_AUDIO_RANGE                    17:17
#define PMC_IMPL_IO_DPD_STATUS_0_AUDIO_WOFFSET                  0x0
#define PMC_IMPL_IO_DPD_STATUS_0_AUDIO_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD_STATUS_0_AUDIO_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD_STATUS_0_AUDIO_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD_STATUS_0_AUDIO_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD_STATUS_0_AUDIO_OFF                      _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD_STATUS_0_AUDIO_ON                       _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD_STATUS_0_HSIC_SHIFT                     _MK_SHIFT_CONST(19)
#define PMC_IMPL_IO_DPD_STATUS_0_HSIC_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD_STATUS_0_HSIC_SHIFT)
#define PMC_IMPL_IO_DPD_STATUS_0_HSIC_RANGE                     19:19
#define PMC_IMPL_IO_DPD_STATUS_0_HSIC_WOFFSET                   0x0
#define PMC_IMPL_IO_DPD_STATUS_0_HSIC_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD_STATUS_0_HSIC_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD_STATUS_0_HSIC_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD_STATUS_0_HSIC_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD_STATUS_0_HSIC_OFF                       _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD_STATUS_0_HSIC_ON                        _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD_STATUS_0_DBG_SHIFT                      _MK_SHIFT_CONST(25)
#define PMC_IMPL_IO_DPD_STATUS_0_DBG_FIELD                      _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD_STATUS_0_DBG_SHIFT)
#define PMC_IMPL_IO_DPD_STATUS_0_DBG_RANGE                      25:25
#define PMC_IMPL_IO_DPD_STATUS_0_DBG_WOFFSET                    0x0
#define PMC_IMPL_IO_DPD_STATUS_0_DBG_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD_STATUS_0_DBG_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD_STATUS_0_DBG_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD_STATUS_0_DBG_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD_STATUS_0_DBG_OFF                        _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD_STATUS_0_DBG_ON                 _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD_STATUS_0_DEBUG_NONAO_SHIFT                      _MK_SHIFT_CONST(26)
#define PMC_IMPL_IO_DPD_STATUS_0_DEBUG_NONAO_FIELD                      _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD_STATUS_0_DEBUG_NONAO_SHIFT)
#define PMC_IMPL_IO_DPD_STATUS_0_DEBUG_NONAO_RANGE                      26:26
#define PMC_IMPL_IO_DPD_STATUS_0_DEBUG_NONAO_WOFFSET                    0x0
#define PMC_IMPL_IO_DPD_STATUS_0_DEBUG_NONAO_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD_STATUS_0_DEBUG_NONAO_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD_STATUS_0_DEBUG_NONAO_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD_STATUS_0_DEBUG_NONAO_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD_STATUS_0_DEBUG_NONAO_OFF                        _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD_STATUS_0_DEBUG_NONAO_ON                 _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD_STATUS_0_GPIO_SHIFT                     _MK_SHIFT_CONST(27)
#define PMC_IMPL_IO_DPD_STATUS_0_GPIO_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD_STATUS_0_GPIO_SHIFT)
#define PMC_IMPL_IO_DPD_STATUS_0_GPIO_RANGE                     27:27
#define PMC_IMPL_IO_DPD_STATUS_0_GPIO_WOFFSET                   0x0
#define PMC_IMPL_IO_DPD_STATUS_0_GPIO_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD_STATUS_0_GPIO_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD_STATUS_0_GPIO_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD_STATUS_0_GPIO_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD_STATUS_0_GPIO_OFF                       _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD_STATUS_0_GPIO_ON                        _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD_STATUS_0_HDMI_DP0_SHIFT                 _MK_SHIFT_CONST(28)
#define PMC_IMPL_IO_DPD_STATUS_0_HDMI_DP0_FIELD                 _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD_STATUS_0_HDMI_DP0_SHIFT)
#define PMC_IMPL_IO_DPD_STATUS_0_HDMI_DP0_RANGE                 28:28
#define PMC_IMPL_IO_DPD_STATUS_0_HDMI_DP0_WOFFSET                       0x0
#define PMC_IMPL_IO_DPD_STATUS_0_HDMI_DP0_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD_STATUS_0_HDMI_DP0_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD_STATUS_0_HDMI_DP0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD_STATUS_0_HDMI_DP0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD_STATUS_0_HDMI_DP0_OFF                   _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD_STATUS_0_HDMI_DP0_ON                    _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD_STATUS_0_HDMI_DP1_SHIFT                 _MK_SHIFT_CONST(29)
#define PMC_IMPL_IO_DPD_STATUS_0_HDMI_DP1_FIELD                 _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD_STATUS_0_HDMI_DP1_SHIFT)
#define PMC_IMPL_IO_DPD_STATUS_0_HDMI_DP1_RANGE                 29:29
#define PMC_IMPL_IO_DPD_STATUS_0_HDMI_DP1_WOFFSET                       0x0
#define PMC_IMPL_IO_DPD_STATUS_0_HDMI_DP1_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD_STATUS_0_HDMI_DP1_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD_STATUS_0_HDMI_DP1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD_STATUS_0_HDMI_DP1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD_STATUS_0_HDMI_DP1_OFF                   _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD_STATUS_0_HDMI_DP1_ON                    _MK_ENUM_CONST(1)


// Register PMC_IMPL_IO_DPD2_REQ_0
#define PMC_IMPL_IO_DPD2_REQ_0                  _MK_ADDR_CONST(0x7c)
#define PMC_IMPL_IO_DPD2_REQ_0_SECURE                   0x0
#define PMC_IMPL_IO_DPD2_REQ_0_SCR                      IODPD2_SCR_0
#define PMC_IMPL_IO_DPD2_REQ_0_WORD_COUNT                       0x1
#define PMC_IMPL_IO_DPD2_REQ_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD2_REQ_0_RESET_MASK                       _MK_MASK_CONST(0xf1b2ff55)
#define PMC_IMPL_IO_DPD2_REQ_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD2_REQ_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD2_REQ_0_READ_MASK                        _MK_MASK_CONST(0xf1b2ff55)
#define PMC_IMPL_IO_DPD2_REQ_0_WRITE_MASK                       _MK_MASK_CONST(0xf1b2ff55)
#define PMC_IMPL_IO_DPD2_REQ_0_PEX_CNTRL_SHIFT                  _MK_SHIFT_CONST(0)
#define PMC_IMPL_IO_DPD2_REQ_0_PEX_CNTRL_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD2_REQ_0_PEX_CNTRL_SHIFT)
#define PMC_IMPL_IO_DPD2_REQ_0_PEX_CNTRL_RANGE                  0:0
#define PMC_IMPL_IO_DPD2_REQ_0_PEX_CNTRL_WOFFSET                        0x0
#define PMC_IMPL_IO_DPD2_REQ_0_PEX_CNTRL_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD2_REQ_0_PEX_CNTRL_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD2_REQ_0_PEX_CNTRL_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD2_REQ_0_PEX_CNTRL_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD2_REQ_0_PEX_CNTRL_INIT_ENUM                      OFF
#define PMC_IMPL_IO_DPD2_REQ_0_PEX_CNTRL_OFF                    _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD2_REQ_0_PEX_CNTRL_ON                     _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD2_REQ_0_SDMMC2_HV_SHIFT                  _MK_SHIFT_CONST(2)
#define PMC_IMPL_IO_DPD2_REQ_0_SDMMC2_HV_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD2_REQ_0_SDMMC2_HV_SHIFT)
#define PMC_IMPL_IO_DPD2_REQ_0_SDMMC2_HV_RANGE                  2:2
#define PMC_IMPL_IO_DPD2_REQ_0_SDMMC2_HV_WOFFSET                        0x0
#define PMC_IMPL_IO_DPD2_REQ_0_SDMMC2_HV_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD2_REQ_0_SDMMC2_HV_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD2_REQ_0_SDMMC2_HV_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD2_REQ_0_SDMMC2_HV_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD2_REQ_0_SDMMC2_HV_INIT_ENUM                      OFF
#define PMC_IMPL_IO_DPD2_REQ_0_SDMMC2_HV_OFF                    _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD2_REQ_0_SDMMC2_HV_ON                     _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD2_REQ_0_SDMMC4_SHIFT                     _MK_SHIFT_CONST(4)
#define PMC_IMPL_IO_DPD2_REQ_0_SDMMC4_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD2_REQ_0_SDMMC4_SHIFT)
#define PMC_IMPL_IO_DPD2_REQ_0_SDMMC4_RANGE                     4:4
#define PMC_IMPL_IO_DPD2_REQ_0_SDMMC4_WOFFSET                   0x0
#define PMC_IMPL_IO_DPD2_REQ_0_SDMMC4_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD2_REQ_0_SDMMC4_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD2_REQ_0_SDMMC4_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD2_REQ_0_SDMMC4_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD2_REQ_0_SDMMC4_INIT_ENUM                 OFF
#define PMC_IMPL_IO_DPD2_REQ_0_SDMMC4_OFF                       _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD2_REQ_0_SDMMC4_ON                        _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD2_REQ_0_CAM_SHIFT                        _MK_SHIFT_CONST(6)
#define PMC_IMPL_IO_DPD2_REQ_0_CAM_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD2_REQ_0_CAM_SHIFT)
#define PMC_IMPL_IO_DPD2_REQ_0_CAM_RANGE                        6:6
#define PMC_IMPL_IO_DPD2_REQ_0_CAM_WOFFSET                      0x0
#define PMC_IMPL_IO_DPD2_REQ_0_CAM_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD2_REQ_0_CAM_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD2_REQ_0_CAM_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD2_REQ_0_CAM_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD2_REQ_0_CAM_INIT_ENUM                    OFF
#define PMC_IMPL_IO_DPD2_REQ_0_CAM_OFF                  _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD2_REQ_0_CAM_ON                   _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD2_REQ_0_DSIB_SHIFT                       _MK_SHIFT_CONST(8)
#define PMC_IMPL_IO_DPD2_REQ_0_DSIB_FIELD                       _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD2_REQ_0_DSIB_SHIFT)
#define PMC_IMPL_IO_DPD2_REQ_0_DSIB_RANGE                       8:8
#define PMC_IMPL_IO_DPD2_REQ_0_DSIB_WOFFSET                     0x0
#define PMC_IMPL_IO_DPD2_REQ_0_DSIB_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD2_REQ_0_DSIB_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD2_REQ_0_DSIB_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD2_REQ_0_DSIB_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD2_REQ_0_DSIB_INIT_ENUM                   OFF
#define PMC_IMPL_IO_DPD2_REQ_0_DSIB_OFF                 _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD2_REQ_0_DSIB_ON                  _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD2_REQ_0_DSIC_SHIFT                       _MK_SHIFT_CONST(9)
#define PMC_IMPL_IO_DPD2_REQ_0_DSIC_FIELD                       _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD2_REQ_0_DSIC_SHIFT)
#define PMC_IMPL_IO_DPD2_REQ_0_DSIC_RANGE                       9:9
#define PMC_IMPL_IO_DPD2_REQ_0_DSIC_WOFFSET                     0x0
#define PMC_IMPL_IO_DPD2_REQ_0_DSIC_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD2_REQ_0_DSIC_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD2_REQ_0_DSIC_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD2_REQ_0_DSIC_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD2_REQ_0_DSIC_INIT_ENUM                   OFF
#define PMC_IMPL_IO_DPD2_REQ_0_DSIC_OFF                 _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD2_REQ_0_DSIC_ON                  _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD2_REQ_0_DSID_SHIFT                       _MK_SHIFT_CONST(10)
#define PMC_IMPL_IO_DPD2_REQ_0_DSID_FIELD                       _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD2_REQ_0_DSID_SHIFT)
#define PMC_IMPL_IO_DPD2_REQ_0_DSID_RANGE                       10:10
#define PMC_IMPL_IO_DPD2_REQ_0_DSID_WOFFSET                     0x0
#define PMC_IMPL_IO_DPD2_REQ_0_DSID_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD2_REQ_0_DSID_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD2_REQ_0_DSID_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD2_REQ_0_DSID_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD2_REQ_0_DSID_INIT_ENUM                   OFF
#define PMC_IMPL_IO_DPD2_REQ_0_DSID_OFF                 _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD2_REQ_0_DSID_ON                  _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD2_REQ_0_CSIC_SHIFT                       _MK_SHIFT_CONST(11)
#define PMC_IMPL_IO_DPD2_REQ_0_CSIC_FIELD                       _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD2_REQ_0_CSIC_SHIFT)
#define PMC_IMPL_IO_DPD2_REQ_0_CSIC_RANGE                       11:11
#define PMC_IMPL_IO_DPD2_REQ_0_CSIC_WOFFSET                     0x0
#define PMC_IMPL_IO_DPD2_REQ_0_CSIC_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD2_REQ_0_CSIC_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD2_REQ_0_CSIC_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD2_REQ_0_CSIC_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD2_REQ_0_CSIC_INIT_ENUM                   OFF
#define PMC_IMPL_IO_DPD2_REQ_0_CSIC_OFF                 _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD2_REQ_0_CSIC_ON                  _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD2_REQ_0_CSID_SHIFT                       _MK_SHIFT_CONST(12)
#define PMC_IMPL_IO_DPD2_REQ_0_CSID_FIELD                       _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD2_REQ_0_CSID_SHIFT)
#define PMC_IMPL_IO_DPD2_REQ_0_CSID_RANGE                       12:12
#define PMC_IMPL_IO_DPD2_REQ_0_CSID_WOFFSET                     0x0
#define PMC_IMPL_IO_DPD2_REQ_0_CSID_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD2_REQ_0_CSID_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD2_REQ_0_CSID_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD2_REQ_0_CSID_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD2_REQ_0_CSID_INIT_ENUM                   OFF
#define PMC_IMPL_IO_DPD2_REQ_0_CSID_OFF                 _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD2_REQ_0_CSID_ON                  _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD2_REQ_0_CSIE_SHIFT                       _MK_SHIFT_CONST(13)
#define PMC_IMPL_IO_DPD2_REQ_0_CSIE_FIELD                       _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD2_REQ_0_CSIE_SHIFT)
#define PMC_IMPL_IO_DPD2_REQ_0_CSIE_RANGE                       13:13
#define PMC_IMPL_IO_DPD2_REQ_0_CSIE_WOFFSET                     0x0
#define PMC_IMPL_IO_DPD2_REQ_0_CSIE_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD2_REQ_0_CSIE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD2_REQ_0_CSIE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD2_REQ_0_CSIE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD2_REQ_0_CSIE_INIT_ENUM                   OFF
#define PMC_IMPL_IO_DPD2_REQ_0_CSIE_OFF                 _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD2_REQ_0_CSIE_ON                  _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD2_REQ_0_CSIF_SHIFT                       _MK_SHIFT_CONST(14)
#define PMC_IMPL_IO_DPD2_REQ_0_CSIF_FIELD                       _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD2_REQ_0_CSIF_SHIFT)
#define PMC_IMPL_IO_DPD2_REQ_0_CSIF_RANGE                       14:14
#define PMC_IMPL_IO_DPD2_REQ_0_CSIF_WOFFSET                     0x0
#define PMC_IMPL_IO_DPD2_REQ_0_CSIF_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD2_REQ_0_CSIF_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD2_REQ_0_CSIF_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD2_REQ_0_CSIF_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD2_REQ_0_CSIF_INIT_ENUM                   OFF
#define PMC_IMPL_IO_DPD2_REQ_0_CSIF_OFF                 _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD2_REQ_0_CSIF_ON                  _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD2_REQ_0_SPI_SHIFT                        _MK_SHIFT_CONST(15)
#define PMC_IMPL_IO_DPD2_REQ_0_SPI_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD2_REQ_0_SPI_SHIFT)
#define PMC_IMPL_IO_DPD2_REQ_0_SPI_RANGE                        15:15
#define PMC_IMPL_IO_DPD2_REQ_0_SPI_WOFFSET                      0x0
#define PMC_IMPL_IO_DPD2_REQ_0_SPI_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD2_REQ_0_SPI_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD2_REQ_0_SPI_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD2_REQ_0_SPI_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD2_REQ_0_SPI_INIT_ENUM                    OFF
#define PMC_IMPL_IO_DPD2_REQ_0_SPI_OFF                  _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD2_REQ_0_SPI_ON                   _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD2_REQ_0_UFS_SHIFT                        _MK_SHIFT_CONST(17)
#define PMC_IMPL_IO_DPD2_REQ_0_UFS_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD2_REQ_0_UFS_SHIFT)
#define PMC_IMPL_IO_DPD2_REQ_0_UFS_RANGE                        17:17
#define PMC_IMPL_IO_DPD2_REQ_0_UFS_WOFFSET                      0x0
#define PMC_IMPL_IO_DPD2_REQ_0_UFS_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD2_REQ_0_UFS_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD2_REQ_0_UFS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD2_REQ_0_UFS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD2_REQ_0_UFS_INIT_ENUM                    OFF
#define PMC_IMPL_IO_DPD2_REQ_0_UFS_OFF                  _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD2_REQ_0_UFS_ON                   _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD2_REQ_0_DMIC_HV_SHIFT                    _MK_SHIFT_CONST(20)
#define PMC_IMPL_IO_DPD2_REQ_0_DMIC_HV_FIELD                    _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD2_REQ_0_DMIC_HV_SHIFT)
#define PMC_IMPL_IO_DPD2_REQ_0_DMIC_HV_RANGE                    20:20
#define PMC_IMPL_IO_DPD2_REQ_0_DMIC_HV_WOFFSET                  0x0
#define PMC_IMPL_IO_DPD2_REQ_0_DMIC_HV_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD2_REQ_0_DMIC_HV_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD2_REQ_0_DMIC_HV_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD2_REQ_0_DMIC_HV_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD2_REQ_0_DMIC_HV_INIT_ENUM                        OFF
#define PMC_IMPL_IO_DPD2_REQ_0_DMIC_HV_OFF                      _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD2_REQ_0_DMIC_HV_ON                       _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD2_REQ_0_EDP_SHIFT                        _MK_SHIFT_CONST(21)
#define PMC_IMPL_IO_DPD2_REQ_0_EDP_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD2_REQ_0_EDP_SHIFT)
#define PMC_IMPL_IO_DPD2_REQ_0_EDP_RANGE                        21:21
#define PMC_IMPL_IO_DPD2_REQ_0_EDP_WOFFSET                      0x0
#define PMC_IMPL_IO_DPD2_REQ_0_EDP_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD2_REQ_0_EDP_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD2_REQ_0_EDP_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD2_REQ_0_EDP_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD2_REQ_0_EDP_INIT_ENUM                    OFF
#define PMC_IMPL_IO_DPD2_REQ_0_EDP_OFF                  _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD2_REQ_0_EDP_ON                   _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD2_REQ_0_SDMMC1_HV_SHIFT                  _MK_SHIFT_CONST(23)
#define PMC_IMPL_IO_DPD2_REQ_0_SDMMC1_HV_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD2_REQ_0_SDMMC1_HV_SHIFT)
#define PMC_IMPL_IO_DPD2_REQ_0_SDMMC1_HV_RANGE                  23:23
#define PMC_IMPL_IO_DPD2_REQ_0_SDMMC1_HV_WOFFSET                        0x0
#define PMC_IMPL_IO_DPD2_REQ_0_SDMMC1_HV_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD2_REQ_0_SDMMC1_HV_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD2_REQ_0_SDMMC1_HV_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD2_REQ_0_SDMMC1_HV_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD2_REQ_0_SDMMC1_HV_INIT_ENUM                      OFF
#define PMC_IMPL_IO_DPD2_REQ_0_SDMMC1_HV_OFF                    _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD2_REQ_0_SDMMC1_HV_ON                     _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD2_REQ_0_SDMMC3_HV_SHIFT                  _MK_SHIFT_CONST(24)
#define PMC_IMPL_IO_DPD2_REQ_0_SDMMC3_HV_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD2_REQ_0_SDMMC3_HV_SHIFT)
#define PMC_IMPL_IO_DPD2_REQ_0_SDMMC3_HV_RANGE                  24:24
#define PMC_IMPL_IO_DPD2_REQ_0_SDMMC3_HV_WOFFSET                        0x0
#define PMC_IMPL_IO_DPD2_REQ_0_SDMMC3_HV_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD2_REQ_0_SDMMC3_HV_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD2_REQ_0_SDMMC3_HV_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD2_REQ_0_SDMMC3_HV_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD2_REQ_0_SDMMC3_HV_INIT_ENUM                      OFF
#define PMC_IMPL_IO_DPD2_REQ_0_SDMMC3_HV_OFF                    _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD2_REQ_0_SDMMC3_HV_ON                     _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD2_REQ_0_CONN_SHIFT                       _MK_SHIFT_CONST(28)
#define PMC_IMPL_IO_DPD2_REQ_0_CONN_FIELD                       _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD2_REQ_0_CONN_SHIFT)
#define PMC_IMPL_IO_DPD2_REQ_0_CONN_RANGE                       28:28
#define PMC_IMPL_IO_DPD2_REQ_0_CONN_WOFFSET                     0x0
#define PMC_IMPL_IO_DPD2_REQ_0_CONN_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD2_REQ_0_CONN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD2_REQ_0_CONN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD2_REQ_0_CONN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD2_REQ_0_CONN_INIT_ENUM                   OFF
#define PMC_IMPL_IO_DPD2_REQ_0_CONN_OFF                 _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD2_REQ_0_CONN_ON                  _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD2_REQ_0_AUDIO_HV_SHIFT                   _MK_SHIFT_CONST(29)
#define PMC_IMPL_IO_DPD2_REQ_0_AUDIO_HV_FIELD                   _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD2_REQ_0_AUDIO_HV_SHIFT)
#define PMC_IMPL_IO_DPD2_REQ_0_AUDIO_HV_RANGE                   29:29
#define PMC_IMPL_IO_DPD2_REQ_0_AUDIO_HV_WOFFSET                 0x0
#define PMC_IMPL_IO_DPD2_REQ_0_AUDIO_HV_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD2_REQ_0_AUDIO_HV_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD2_REQ_0_AUDIO_HV_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD2_REQ_0_AUDIO_HV_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD2_REQ_0_AUDIO_HV_INIT_ENUM                       OFF
#define PMC_IMPL_IO_DPD2_REQ_0_AUDIO_HV_OFF                     _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD2_REQ_0_AUDIO_HV_ON                      _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD2_REQ_0_CODE_SHIFT                       _MK_SHIFT_CONST(30)
#define PMC_IMPL_IO_DPD2_REQ_0_CODE_FIELD                       _MK_FIELD_CONST(0x3, PMC_IMPL_IO_DPD2_REQ_0_CODE_SHIFT)
#define PMC_IMPL_IO_DPD2_REQ_0_CODE_RANGE                       31:30
#define PMC_IMPL_IO_DPD2_REQ_0_CODE_WOFFSET                     0x0
#define PMC_IMPL_IO_DPD2_REQ_0_CODE_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD2_REQ_0_CODE_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PMC_IMPL_IO_DPD2_REQ_0_CODE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD2_REQ_0_CODE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD2_REQ_0_CODE_IDLE                        _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD2_REQ_0_CODE_DPD_OFF                     _MK_ENUM_CONST(1)
#define PMC_IMPL_IO_DPD2_REQ_0_CODE_DPD_ON                      _MK_ENUM_CONST(2)


// Register PMC_IMPL_IO_DPD2_STATUS_0
#define PMC_IMPL_IO_DPD2_STATUS_0                       _MK_ADDR_CONST(0x80)
#define PMC_IMPL_IO_DPD2_STATUS_0_SECURE                        0x0
#define PMC_IMPL_IO_DPD2_STATUS_0_SCR                   IODPD2_SCR_0
#define PMC_IMPL_IO_DPD2_STATUS_0_WORD_COUNT                    0x1
#define PMC_IMPL_IO_DPD2_STATUS_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD2_STATUS_0_RESET_MASK                    _MK_MASK_CONST(0x31b2ff55)
#define PMC_IMPL_IO_DPD2_STATUS_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD2_STATUS_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD2_STATUS_0_READ_MASK                     _MK_MASK_CONST(0x31b2ff55)
#define PMC_IMPL_IO_DPD2_STATUS_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD2_STATUS_0_PEX_CNTRL_SHIFT                       _MK_SHIFT_CONST(0)
#define PMC_IMPL_IO_DPD2_STATUS_0_PEX_CNTRL_FIELD                       _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD2_STATUS_0_PEX_CNTRL_SHIFT)
#define PMC_IMPL_IO_DPD2_STATUS_0_PEX_CNTRL_RANGE                       0:0
#define PMC_IMPL_IO_DPD2_STATUS_0_PEX_CNTRL_WOFFSET                     0x0
#define PMC_IMPL_IO_DPD2_STATUS_0_PEX_CNTRL_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD2_STATUS_0_PEX_CNTRL_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD2_STATUS_0_PEX_CNTRL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD2_STATUS_0_PEX_CNTRL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD2_STATUS_0_PEX_CNTRL_INIT_ENUM                   OFF
#define PMC_IMPL_IO_DPD2_STATUS_0_PEX_CNTRL_OFF                 _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD2_STATUS_0_PEX_CNTRL_ON                  _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD2_STATUS_0_SDMMC2_HV_SHIFT                       _MK_SHIFT_CONST(2)
#define PMC_IMPL_IO_DPD2_STATUS_0_SDMMC2_HV_FIELD                       _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD2_STATUS_0_SDMMC2_HV_SHIFT)
#define PMC_IMPL_IO_DPD2_STATUS_0_SDMMC2_HV_RANGE                       2:2
#define PMC_IMPL_IO_DPD2_STATUS_0_SDMMC2_HV_WOFFSET                     0x0
#define PMC_IMPL_IO_DPD2_STATUS_0_SDMMC2_HV_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD2_STATUS_0_SDMMC2_HV_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD2_STATUS_0_SDMMC2_HV_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD2_STATUS_0_SDMMC2_HV_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD2_STATUS_0_SDMMC2_HV_INIT_ENUM                   OFF
#define PMC_IMPL_IO_DPD2_STATUS_0_SDMMC2_HV_OFF                 _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD2_STATUS_0_SDMMC2_HV_ON                  _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD2_STATUS_0_SDMMC4_SHIFT                  _MK_SHIFT_CONST(4)
#define PMC_IMPL_IO_DPD2_STATUS_0_SDMMC4_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD2_STATUS_0_SDMMC4_SHIFT)
#define PMC_IMPL_IO_DPD2_STATUS_0_SDMMC4_RANGE                  4:4
#define PMC_IMPL_IO_DPD2_STATUS_0_SDMMC4_WOFFSET                        0x0
#define PMC_IMPL_IO_DPD2_STATUS_0_SDMMC4_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD2_STATUS_0_SDMMC4_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD2_STATUS_0_SDMMC4_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD2_STATUS_0_SDMMC4_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD2_STATUS_0_SDMMC4_INIT_ENUM                      OFF
#define PMC_IMPL_IO_DPD2_STATUS_0_SDMMC4_OFF                    _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD2_STATUS_0_SDMMC4_ON                     _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD2_STATUS_0_CAM_SHIFT                     _MK_SHIFT_CONST(6)
#define PMC_IMPL_IO_DPD2_STATUS_0_CAM_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD2_STATUS_0_CAM_SHIFT)
#define PMC_IMPL_IO_DPD2_STATUS_0_CAM_RANGE                     6:6
#define PMC_IMPL_IO_DPD2_STATUS_0_CAM_WOFFSET                   0x0
#define PMC_IMPL_IO_DPD2_STATUS_0_CAM_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD2_STATUS_0_CAM_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD2_STATUS_0_CAM_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD2_STATUS_0_CAM_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD2_STATUS_0_CAM_INIT_ENUM                 OFF
#define PMC_IMPL_IO_DPD2_STATUS_0_CAM_OFF                       _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD2_STATUS_0_CAM_ON                        _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD2_STATUS_0_DSIB_SHIFT                    _MK_SHIFT_CONST(8)
#define PMC_IMPL_IO_DPD2_STATUS_0_DSIB_FIELD                    _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD2_STATUS_0_DSIB_SHIFT)
#define PMC_IMPL_IO_DPD2_STATUS_0_DSIB_RANGE                    8:8
#define PMC_IMPL_IO_DPD2_STATUS_0_DSIB_WOFFSET                  0x0
#define PMC_IMPL_IO_DPD2_STATUS_0_DSIB_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD2_STATUS_0_DSIB_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD2_STATUS_0_DSIB_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD2_STATUS_0_DSIB_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD2_STATUS_0_DSIB_INIT_ENUM                        OFF
#define PMC_IMPL_IO_DPD2_STATUS_0_DSIB_OFF                      _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD2_STATUS_0_DSIB_ON                       _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD2_STATUS_0_DSIC_SHIFT                    _MK_SHIFT_CONST(9)
#define PMC_IMPL_IO_DPD2_STATUS_0_DSIC_FIELD                    _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD2_STATUS_0_DSIC_SHIFT)
#define PMC_IMPL_IO_DPD2_STATUS_0_DSIC_RANGE                    9:9
#define PMC_IMPL_IO_DPD2_STATUS_0_DSIC_WOFFSET                  0x0
#define PMC_IMPL_IO_DPD2_STATUS_0_DSIC_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD2_STATUS_0_DSIC_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD2_STATUS_0_DSIC_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD2_STATUS_0_DSIC_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD2_STATUS_0_DSIC_INIT_ENUM                        OFF
#define PMC_IMPL_IO_DPD2_STATUS_0_DSIC_OFF                      _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD2_STATUS_0_DSIC_ON                       _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD2_STATUS_0_DSID_SHIFT                    _MK_SHIFT_CONST(10)
#define PMC_IMPL_IO_DPD2_STATUS_0_DSID_FIELD                    _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD2_STATUS_0_DSID_SHIFT)
#define PMC_IMPL_IO_DPD2_STATUS_0_DSID_RANGE                    10:10
#define PMC_IMPL_IO_DPD2_STATUS_0_DSID_WOFFSET                  0x0
#define PMC_IMPL_IO_DPD2_STATUS_0_DSID_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD2_STATUS_0_DSID_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD2_STATUS_0_DSID_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD2_STATUS_0_DSID_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD2_STATUS_0_DSID_INIT_ENUM                        OFF
#define PMC_IMPL_IO_DPD2_STATUS_0_DSID_OFF                      _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD2_STATUS_0_DSID_ON                       _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD2_STATUS_0_CSIC_SHIFT                    _MK_SHIFT_CONST(11)
#define PMC_IMPL_IO_DPD2_STATUS_0_CSIC_FIELD                    _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD2_STATUS_0_CSIC_SHIFT)
#define PMC_IMPL_IO_DPD2_STATUS_0_CSIC_RANGE                    11:11
#define PMC_IMPL_IO_DPD2_STATUS_0_CSIC_WOFFSET                  0x0
#define PMC_IMPL_IO_DPD2_STATUS_0_CSIC_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD2_STATUS_0_CSIC_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD2_STATUS_0_CSIC_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD2_STATUS_0_CSIC_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD2_STATUS_0_CSIC_INIT_ENUM                        OFF
#define PMC_IMPL_IO_DPD2_STATUS_0_CSIC_OFF                      _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD2_STATUS_0_CSIC_ON                       _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD2_STATUS_0_CSID_SHIFT                    _MK_SHIFT_CONST(12)
#define PMC_IMPL_IO_DPD2_STATUS_0_CSID_FIELD                    _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD2_STATUS_0_CSID_SHIFT)
#define PMC_IMPL_IO_DPD2_STATUS_0_CSID_RANGE                    12:12
#define PMC_IMPL_IO_DPD2_STATUS_0_CSID_WOFFSET                  0x0
#define PMC_IMPL_IO_DPD2_STATUS_0_CSID_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD2_STATUS_0_CSID_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD2_STATUS_0_CSID_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD2_STATUS_0_CSID_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD2_STATUS_0_CSID_INIT_ENUM                        OFF
#define PMC_IMPL_IO_DPD2_STATUS_0_CSID_OFF                      _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD2_STATUS_0_CSID_ON                       _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD2_STATUS_0_CSIE_SHIFT                    _MK_SHIFT_CONST(13)
#define PMC_IMPL_IO_DPD2_STATUS_0_CSIE_FIELD                    _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD2_STATUS_0_CSIE_SHIFT)
#define PMC_IMPL_IO_DPD2_STATUS_0_CSIE_RANGE                    13:13
#define PMC_IMPL_IO_DPD2_STATUS_0_CSIE_WOFFSET                  0x0
#define PMC_IMPL_IO_DPD2_STATUS_0_CSIE_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD2_STATUS_0_CSIE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD2_STATUS_0_CSIE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD2_STATUS_0_CSIE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD2_STATUS_0_CSIE_INIT_ENUM                        OFF
#define PMC_IMPL_IO_DPD2_STATUS_0_CSIE_OFF                      _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD2_STATUS_0_CSIE_ON                       _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD2_STATUS_0_CSIF_SHIFT                    _MK_SHIFT_CONST(14)
#define PMC_IMPL_IO_DPD2_STATUS_0_CSIF_FIELD                    _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD2_STATUS_0_CSIF_SHIFT)
#define PMC_IMPL_IO_DPD2_STATUS_0_CSIF_RANGE                    14:14
#define PMC_IMPL_IO_DPD2_STATUS_0_CSIF_WOFFSET                  0x0
#define PMC_IMPL_IO_DPD2_STATUS_0_CSIF_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD2_STATUS_0_CSIF_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD2_STATUS_0_CSIF_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD2_STATUS_0_CSIF_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD2_STATUS_0_CSIF_INIT_ENUM                        OFF
#define PMC_IMPL_IO_DPD2_STATUS_0_CSIF_OFF                      _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD2_STATUS_0_CSIF_ON                       _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD2_STATUS_0_SPI_SHIFT                     _MK_SHIFT_CONST(15)
#define PMC_IMPL_IO_DPD2_STATUS_0_SPI_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD2_STATUS_0_SPI_SHIFT)
#define PMC_IMPL_IO_DPD2_STATUS_0_SPI_RANGE                     15:15
#define PMC_IMPL_IO_DPD2_STATUS_0_SPI_WOFFSET                   0x0
#define PMC_IMPL_IO_DPD2_STATUS_0_SPI_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD2_STATUS_0_SPI_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD2_STATUS_0_SPI_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD2_STATUS_0_SPI_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD2_STATUS_0_SPI_INIT_ENUM                 OFF
#define PMC_IMPL_IO_DPD2_STATUS_0_SPI_OFF                       _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD2_STATUS_0_SPI_ON                        _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD2_STATUS_0_UFS_SHIFT                     _MK_SHIFT_CONST(17)
#define PMC_IMPL_IO_DPD2_STATUS_0_UFS_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD2_STATUS_0_UFS_SHIFT)
#define PMC_IMPL_IO_DPD2_STATUS_0_UFS_RANGE                     17:17
#define PMC_IMPL_IO_DPD2_STATUS_0_UFS_WOFFSET                   0x0
#define PMC_IMPL_IO_DPD2_STATUS_0_UFS_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD2_STATUS_0_UFS_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD2_STATUS_0_UFS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD2_STATUS_0_UFS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD2_STATUS_0_UFS_INIT_ENUM                 OFF
#define PMC_IMPL_IO_DPD2_STATUS_0_UFS_OFF                       _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD2_STATUS_0_UFS_ON                        _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD2_STATUS_0_DMIC_HV_SHIFT                 _MK_SHIFT_CONST(20)
#define PMC_IMPL_IO_DPD2_STATUS_0_DMIC_HV_FIELD                 _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD2_STATUS_0_DMIC_HV_SHIFT)
#define PMC_IMPL_IO_DPD2_STATUS_0_DMIC_HV_RANGE                 20:20
#define PMC_IMPL_IO_DPD2_STATUS_0_DMIC_HV_WOFFSET                       0x0
#define PMC_IMPL_IO_DPD2_STATUS_0_DMIC_HV_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD2_STATUS_0_DMIC_HV_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD2_STATUS_0_DMIC_HV_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD2_STATUS_0_DMIC_HV_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD2_STATUS_0_DMIC_HV_INIT_ENUM                     OFF
#define PMC_IMPL_IO_DPD2_STATUS_0_DMIC_HV_OFF                   _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD2_STATUS_0_DMIC_HV_ON                    _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD2_STATUS_0_EDP_SHIFT                     _MK_SHIFT_CONST(21)
#define PMC_IMPL_IO_DPD2_STATUS_0_EDP_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD2_STATUS_0_EDP_SHIFT)
#define PMC_IMPL_IO_DPD2_STATUS_0_EDP_RANGE                     21:21
#define PMC_IMPL_IO_DPD2_STATUS_0_EDP_WOFFSET                   0x0
#define PMC_IMPL_IO_DPD2_STATUS_0_EDP_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD2_STATUS_0_EDP_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD2_STATUS_0_EDP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD2_STATUS_0_EDP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD2_STATUS_0_EDP_INIT_ENUM                 OFF
#define PMC_IMPL_IO_DPD2_STATUS_0_EDP_OFF                       _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD2_STATUS_0_EDP_ON                        _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD2_STATUS_0_SDMMC1_HV_SHIFT                       _MK_SHIFT_CONST(23)
#define PMC_IMPL_IO_DPD2_STATUS_0_SDMMC1_HV_FIELD                       _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD2_STATUS_0_SDMMC1_HV_SHIFT)
#define PMC_IMPL_IO_DPD2_STATUS_0_SDMMC1_HV_RANGE                       23:23
#define PMC_IMPL_IO_DPD2_STATUS_0_SDMMC1_HV_WOFFSET                     0x0
#define PMC_IMPL_IO_DPD2_STATUS_0_SDMMC1_HV_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD2_STATUS_0_SDMMC1_HV_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD2_STATUS_0_SDMMC1_HV_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD2_STATUS_0_SDMMC1_HV_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD2_STATUS_0_SDMMC1_HV_INIT_ENUM                   OFF
#define PMC_IMPL_IO_DPD2_STATUS_0_SDMMC1_HV_OFF                 _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD2_STATUS_0_SDMMC1_HV_ON                  _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD2_STATUS_0_SDMMC3_HV_SHIFT                       _MK_SHIFT_CONST(24)
#define PMC_IMPL_IO_DPD2_STATUS_0_SDMMC3_HV_FIELD                       _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD2_STATUS_0_SDMMC3_HV_SHIFT)
#define PMC_IMPL_IO_DPD2_STATUS_0_SDMMC3_HV_RANGE                       24:24
#define PMC_IMPL_IO_DPD2_STATUS_0_SDMMC3_HV_WOFFSET                     0x0
#define PMC_IMPL_IO_DPD2_STATUS_0_SDMMC3_HV_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD2_STATUS_0_SDMMC3_HV_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD2_STATUS_0_SDMMC3_HV_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD2_STATUS_0_SDMMC3_HV_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD2_STATUS_0_SDMMC3_HV_INIT_ENUM                   OFF
#define PMC_IMPL_IO_DPD2_STATUS_0_SDMMC3_HV_OFF                 _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD2_STATUS_0_SDMMC3_HV_ON                  _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD2_STATUS_0_CONN_SHIFT                    _MK_SHIFT_CONST(28)
#define PMC_IMPL_IO_DPD2_STATUS_0_CONN_FIELD                    _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD2_STATUS_0_CONN_SHIFT)
#define PMC_IMPL_IO_DPD2_STATUS_0_CONN_RANGE                    28:28
#define PMC_IMPL_IO_DPD2_STATUS_0_CONN_WOFFSET                  0x0
#define PMC_IMPL_IO_DPD2_STATUS_0_CONN_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD2_STATUS_0_CONN_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD2_STATUS_0_CONN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD2_STATUS_0_CONN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD2_STATUS_0_CONN_INIT_ENUM                        OFF
#define PMC_IMPL_IO_DPD2_STATUS_0_CONN_OFF                      _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD2_STATUS_0_CONN_ON                       _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD2_STATUS_0_AUDIO_HV_SHIFT                        _MK_SHIFT_CONST(29)
#define PMC_IMPL_IO_DPD2_STATUS_0_AUDIO_HV_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD2_STATUS_0_AUDIO_HV_SHIFT)
#define PMC_IMPL_IO_DPD2_STATUS_0_AUDIO_HV_RANGE                        29:29
#define PMC_IMPL_IO_DPD2_STATUS_0_AUDIO_HV_WOFFSET                      0x0
#define PMC_IMPL_IO_DPD2_STATUS_0_AUDIO_HV_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD2_STATUS_0_AUDIO_HV_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD2_STATUS_0_AUDIO_HV_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD2_STATUS_0_AUDIO_HV_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD2_STATUS_0_AUDIO_HV_INIT_ENUM                    OFF
#define PMC_IMPL_IO_DPD2_STATUS_0_AUDIO_HV_OFF                  _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD2_STATUS_0_AUDIO_HV_ON                   _MK_ENUM_CONST(1)


// Register PMC_IMPL_IO_DPD3_REQ_0
#define PMC_IMPL_IO_DPD3_REQ_0                  _MK_ADDR_CONST(0x84)
#define PMC_IMPL_IO_DPD3_REQ_0_SECURE                   0x0
#define PMC_IMPL_IO_DPD3_REQ_0_SCR                      IODPD3_SCR_0
#define PMC_IMPL_IO_DPD3_REQ_0_WORD_COUNT                       0x1
#define PMC_IMPL_IO_DPD3_REQ_0_RESET_VAL                        _MK_MASK_CONST(0x1fff0000)
#define PMC_IMPL_IO_DPD3_REQ_0_RESET_MASK                       _MK_MASK_CONST(0xdfff9fff)
#define PMC_IMPL_IO_DPD3_REQ_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD3_REQ_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD3_REQ_0_READ_MASK                        _MK_MASK_CONST(0xdfff9fff)
#define PMC_IMPL_IO_DPD3_REQ_0_WRITE_MASK                       _MK_MASK_CONST(0xdfff9fff)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR0_SHIFT                    _MK_SHIFT_CONST(0)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR0_FIELD                    _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD3_REQ_0_DDR_BR0_SHIFT)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR0_RANGE                    0:0
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR0_WOFFSET                  0x0
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR0_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR0_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR0_INIT_ENUM                        OFF
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR0_OFF                      _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR0_ON                       _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR1_SHIFT                    _MK_SHIFT_CONST(1)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR1_FIELD                    _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD3_REQ_0_DDR_BR1_SHIFT)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR1_RANGE                    1:1
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR1_WOFFSET                  0x0
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR1_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR1_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR1_INIT_ENUM                        OFF
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR1_OFF                      _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR1_ON                       _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR2_SHIFT                    _MK_SHIFT_CONST(2)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR2_FIELD                    _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD3_REQ_0_DDR_BR2_SHIFT)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR2_RANGE                    2:2
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR2_WOFFSET                  0x0
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR2_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR2_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR2_INIT_ENUM                        OFF
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR2_OFF                      _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR2_ON                       _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR3_SHIFT                    _MK_SHIFT_CONST(3)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR3_FIELD                    _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD3_REQ_0_DDR_BR3_SHIFT)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR3_RANGE                    3:3
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR3_WOFFSET                  0x0
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR3_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR3_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR3_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR3_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR3_INIT_ENUM                        OFF
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR3_OFF                      _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR3_ON                       _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR4_SHIFT                    _MK_SHIFT_CONST(4)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR4_FIELD                    _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD3_REQ_0_DDR_BR4_SHIFT)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR4_RANGE                    4:4
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR4_WOFFSET                  0x0
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR4_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR4_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR4_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR4_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR4_INIT_ENUM                        OFF
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR4_OFF                      _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR4_ON                       _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR5_SHIFT                    _MK_SHIFT_CONST(5)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR5_FIELD                    _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD3_REQ_0_DDR_BR5_SHIFT)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR5_RANGE                    5:5
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR5_WOFFSET                  0x0
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR5_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR5_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR5_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR5_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR5_INIT_ENUM                        OFF
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR5_OFF                      _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR5_ON                       _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR6_SHIFT                    _MK_SHIFT_CONST(6)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR6_FIELD                    _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD3_REQ_0_DDR_BR6_SHIFT)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR6_RANGE                    6:6
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR6_WOFFSET                  0x0
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR6_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR6_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR6_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR6_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR6_INIT_ENUM                        OFF
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR6_OFF                      _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR6_ON                       _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR7_SHIFT                    _MK_SHIFT_CONST(7)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR7_FIELD                    _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD3_REQ_0_DDR_BR7_SHIFT)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR7_RANGE                    7:7
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR7_WOFFSET                  0x0
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR7_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR7_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR7_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR7_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR7_INIT_ENUM                        OFF
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR7_OFF                      _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR7_ON                       _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR8_SHIFT                    _MK_SHIFT_CONST(8)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR8_FIELD                    _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD3_REQ_0_DDR_BR8_SHIFT)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR8_RANGE                    8:8
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR8_WOFFSET                  0x0
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR8_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR8_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR8_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR8_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR8_INIT_ENUM                        OFF
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR8_OFF                      _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR8_ON                       _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR9_SHIFT                    _MK_SHIFT_CONST(9)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR9_FIELD                    _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD3_REQ_0_DDR_BR9_SHIFT)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR9_RANGE                    9:9
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR9_WOFFSET                  0x0
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR9_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR9_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR9_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR9_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR9_INIT_ENUM                        OFF
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR9_OFF                      _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR9_ON                       _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR10_SHIFT                   _MK_SHIFT_CONST(10)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR10_FIELD                   _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD3_REQ_0_DDR_BR10_SHIFT)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR10_RANGE                   10:10
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR10_WOFFSET                 0x0
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR10_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR10_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR10_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR10_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR10_INIT_ENUM                       OFF
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR10_OFF                     _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR10_ON                      _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR11_SHIFT                   _MK_SHIFT_CONST(11)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR11_FIELD                   _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD3_REQ_0_DDR_BR11_SHIFT)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR11_RANGE                   11:11
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR11_WOFFSET                 0x0
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR11_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR11_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR11_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR11_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR11_INIT_ENUM                       OFF
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR11_OFF                     _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR11_ON                      _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD3_REQ_0_DDR_COMP_SHIFT                   _MK_SHIFT_CONST(12)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_COMP_FIELD                   _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD3_REQ_0_DDR_COMP_SHIFT)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_COMP_RANGE                   12:12
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_COMP_WOFFSET                 0x0
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_COMP_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_COMP_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_COMP_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_COMP_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_COMP_INIT_ENUM                       OFF
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_COMP_OFF                     _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_COMP_ON                      _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD3_REQ_0_DDR_DDLL_SHIFT                   _MK_SHIFT_CONST(15)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_DDLL_FIELD                   _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD3_REQ_0_DDR_DDLL_SHIFT)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_DDLL_RANGE                   15:15
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_DDLL_WOFFSET                 0x0
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_DDLL_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_DDLL_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_DDLL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_DDLL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_DDLL_INIT_ENUM                       OFF
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_DDLL_OFF                     _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_DDLL_ON                      _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR0_CMD_SHIFT                        _MK_SHIFT_CONST(16)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR0_CMD_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD3_REQ_0_DDR_BR0_CMD_SHIFT)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR0_CMD_RANGE                        16:16
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR0_CMD_WOFFSET                      0x0
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR0_CMD_DEFAULT                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR0_CMD_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR0_CMD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR0_CMD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR0_CMD_INIT_ENUM                    ON
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR0_CMD_OFF                  _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR0_CMD_ON                   _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR1_CMD_SHIFT                        _MK_SHIFT_CONST(17)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR1_CMD_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD3_REQ_0_DDR_BR1_CMD_SHIFT)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR1_CMD_RANGE                        17:17
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR1_CMD_WOFFSET                      0x0
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR1_CMD_DEFAULT                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR1_CMD_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR1_CMD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR1_CMD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR1_CMD_INIT_ENUM                    ON
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR1_CMD_OFF                  _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR1_CMD_ON                   _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR2_CMD_SHIFT                        _MK_SHIFT_CONST(18)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR2_CMD_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD3_REQ_0_DDR_BR2_CMD_SHIFT)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR2_CMD_RANGE                        18:18
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR2_CMD_WOFFSET                      0x0
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR2_CMD_DEFAULT                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR2_CMD_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR2_CMD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR2_CMD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR2_CMD_INIT_ENUM                    ON
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR2_CMD_OFF                  _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR2_CMD_ON                   _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR3_CMD_SHIFT                        _MK_SHIFT_CONST(19)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR3_CMD_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD3_REQ_0_DDR_BR3_CMD_SHIFT)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR3_CMD_RANGE                        19:19
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR3_CMD_WOFFSET                      0x0
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR3_CMD_DEFAULT                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR3_CMD_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR3_CMD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR3_CMD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR3_CMD_INIT_ENUM                    ON
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR3_CMD_OFF                  _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR3_CMD_ON                   _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR4_CMD_SHIFT                        _MK_SHIFT_CONST(20)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR4_CMD_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD3_REQ_0_DDR_BR4_CMD_SHIFT)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR4_CMD_RANGE                        20:20
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR4_CMD_WOFFSET                      0x0
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR4_CMD_DEFAULT                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR4_CMD_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR4_CMD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR4_CMD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR4_CMD_INIT_ENUM                    ON
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR4_CMD_OFF                  _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR4_CMD_ON                   _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR5_CMD_SHIFT                        _MK_SHIFT_CONST(21)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR5_CMD_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD3_REQ_0_DDR_BR5_CMD_SHIFT)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR5_CMD_RANGE                        21:21
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR5_CMD_WOFFSET                      0x0
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR5_CMD_DEFAULT                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR5_CMD_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR5_CMD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR5_CMD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR5_CMD_INIT_ENUM                    ON
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR5_CMD_OFF                  _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR5_CMD_ON                   _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR6_CMD_SHIFT                        _MK_SHIFT_CONST(22)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR6_CMD_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD3_REQ_0_DDR_BR6_CMD_SHIFT)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR6_CMD_RANGE                        22:22
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR6_CMD_WOFFSET                      0x0
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR6_CMD_DEFAULT                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR6_CMD_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR6_CMD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR6_CMD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR6_CMD_INIT_ENUM                    ON
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR6_CMD_OFF                  _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR6_CMD_ON                   _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR7_CMD_SHIFT                        _MK_SHIFT_CONST(23)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR7_CMD_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD3_REQ_0_DDR_BR7_CMD_SHIFT)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR7_CMD_RANGE                        23:23
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR7_CMD_WOFFSET                      0x0
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR7_CMD_DEFAULT                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR7_CMD_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR7_CMD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR7_CMD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR7_CMD_INIT_ENUM                    ON
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR7_CMD_OFF                  _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR7_CMD_ON                   _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR8_CMD_SHIFT                        _MK_SHIFT_CONST(24)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR8_CMD_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD3_REQ_0_DDR_BR8_CMD_SHIFT)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR8_CMD_RANGE                        24:24
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR8_CMD_WOFFSET                      0x0
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR8_CMD_DEFAULT                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR8_CMD_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR8_CMD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR8_CMD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR8_CMD_INIT_ENUM                    ON
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR8_CMD_OFF                  _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR8_CMD_ON                   _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR9_CMD_SHIFT                        _MK_SHIFT_CONST(25)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR9_CMD_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD3_REQ_0_DDR_BR9_CMD_SHIFT)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR9_CMD_RANGE                        25:25
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR9_CMD_WOFFSET                      0x0
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR9_CMD_DEFAULT                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR9_CMD_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR9_CMD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR9_CMD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR9_CMD_INIT_ENUM                    ON
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR9_CMD_OFF                  _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR9_CMD_ON                   _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR10_CMD_SHIFT                       _MK_SHIFT_CONST(26)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR10_CMD_FIELD                       _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD3_REQ_0_DDR_BR10_CMD_SHIFT)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR10_CMD_RANGE                       26:26
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR10_CMD_WOFFSET                     0x0
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR10_CMD_DEFAULT                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR10_CMD_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR10_CMD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR10_CMD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR10_CMD_INIT_ENUM                   ON
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR10_CMD_OFF                 _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR10_CMD_ON                  _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR11_CMD_SHIFT                       _MK_SHIFT_CONST(27)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR11_CMD_FIELD                       _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD3_REQ_0_DDR_BR11_CMD_SHIFT)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR11_CMD_RANGE                       27:27
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR11_CMD_WOFFSET                     0x0
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR11_CMD_DEFAULT                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR11_CMD_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR11_CMD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR11_CMD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR11_CMD_INIT_ENUM                   ON
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR11_CMD_OFF                 _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_BR11_CMD_ON                  _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD3_REQ_0_DDR_RESET_SHIFT                  _MK_SHIFT_CONST(28)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_RESET_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD3_REQ_0_DDR_RESET_SHIFT)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_RESET_RANGE                  28:28
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_RESET_WOFFSET                        0x0
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_RESET_DEFAULT                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_RESET_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_RESET_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_RESET_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_RESET_INIT_ENUM                      ON
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_RESET_OFF                    _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD3_REQ_0_DDR_RESET_ON                     _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD3_REQ_0_CODE_SHIFT                       _MK_SHIFT_CONST(30)
#define PMC_IMPL_IO_DPD3_REQ_0_CODE_FIELD                       _MK_FIELD_CONST(0x3, PMC_IMPL_IO_DPD3_REQ_0_CODE_SHIFT)
#define PMC_IMPL_IO_DPD3_REQ_0_CODE_RANGE                       31:30
#define PMC_IMPL_IO_DPD3_REQ_0_CODE_WOFFSET                     0x0
#define PMC_IMPL_IO_DPD3_REQ_0_CODE_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD3_REQ_0_CODE_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PMC_IMPL_IO_DPD3_REQ_0_CODE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD3_REQ_0_CODE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD3_REQ_0_CODE_INIT_ENUM                   IDLE
#define PMC_IMPL_IO_DPD3_REQ_0_CODE_IDLE                        _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD3_REQ_0_CODE_DPD_OFF                     _MK_ENUM_CONST(1)
#define PMC_IMPL_IO_DPD3_REQ_0_CODE_DPD_ON                      _MK_ENUM_CONST(2)


// Register PMC_IMPL_IO_DPD3_STATUS_0
#define PMC_IMPL_IO_DPD3_STATUS_0                       _MK_ADDR_CONST(0x88)
#define PMC_IMPL_IO_DPD3_STATUS_0_SECURE                        0x0
#define PMC_IMPL_IO_DPD3_STATUS_0_SCR                   IODPD3_SCR_0
#define PMC_IMPL_IO_DPD3_STATUS_0_WORD_COUNT                    0x1
#define PMC_IMPL_IO_DPD3_STATUS_0_RESET_VAL                     _MK_MASK_CONST(0x1fff0000)
#define PMC_IMPL_IO_DPD3_STATUS_0_RESET_MASK                    _MK_MASK_CONST(0x1fff9fff)
#define PMC_IMPL_IO_DPD3_STATUS_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD3_STATUS_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD3_STATUS_0_READ_MASK                     _MK_MASK_CONST(0x1fff9fff)
#define PMC_IMPL_IO_DPD3_STATUS_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR0_SHIFT                 _MK_SHIFT_CONST(0)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR0_FIELD                 _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR0_SHIFT)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR0_RANGE                 0:0
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR0_WOFFSET                       0x0
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR0_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR0_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR0_INIT_ENUM                     OFF
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR0_OFF                   _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR0_ON                    _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR1_SHIFT                 _MK_SHIFT_CONST(1)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR1_FIELD                 _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR1_SHIFT)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR1_RANGE                 1:1
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR1_WOFFSET                       0x0
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR1_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR1_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR1_INIT_ENUM                     OFF
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR1_OFF                   _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR1_ON                    _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR2_SHIFT                 _MK_SHIFT_CONST(2)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR2_FIELD                 _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR2_SHIFT)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR2_RANGE                 2:2
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR2_WOFFSET                       0x0
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR2_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR2_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR2_INIT_ENUM                     OFF
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR2_OFF                   _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR2_ON                    _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR3_SHIFT                 _MK_SHIFT_CONST(3)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR3_FIELD                 _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR3_SHIFT)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR3_RANGE                 3:3
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR3_WOFFSET                       0x0
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR3_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR3_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR3_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR3_INIT_ENUM                     OFF
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR3_OFF                   _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR3_ON                    _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR4_SHIFT                 _MK_SHIFT_CONST(4)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR4_FIELD                 _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR4_SHIFT)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR4_RANGE                 4:4
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR4_WOFFSET                       0x0
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR4_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR4_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR4_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR4_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR4_INIT_ENUM                     OFF
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR4_OFF                   _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR4_ON                    _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR5_SHIFT                 _MK_SHIFT_CONST(5)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR5_FIELD                 _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR5_SHIFT)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR5_RANGE                 5:5
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR5_WOFFSET                       0x0
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR5_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR5_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR5_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR5_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR5_INIT_ENUM                     OFF
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR5_OFF                   _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR5_ON                    _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR6_SHIFT                 _MK_SHIFT_CONST(6)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR6_FIELD                 _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR6_SHIFT)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR6_RANGE                 6:6
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR6_WOFFSET                       0x0
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR6_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR6_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR6_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR6_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR6_INIT_ENUM                     OFF
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR6_OFF                   _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR6_ON                    _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR7_SHIFT                 _MK_SHIFT_CONST(7)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR7_FIELD                 _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR7_SHIFT)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR7_RANGE                 7:7
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR7_WOFFSET                       0x0
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR7_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR7_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR7_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR7_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR7_INIT_ENUM                     OFF
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR7_OFF                   _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR7_ON                    _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR8_SHIFT                 _MK_SHIFT_CONST(8)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR8_FIELD                 _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR8_SHIFT)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR8_RANGE                 8:8
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR8_WOFFSET                       0x0
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR8_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR8_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR8_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR8_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR8_INIT_ENUM                     OFF
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR8_OFF                   _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR8_ON                    _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR9_SHIFT                 _MK_SHIFT_CONST(9)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR9_FIELD                 _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR9_SHIFT)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR9_RANGE                 9:9
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR9_WOFFSET                       0x0
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR9_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR9_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR9_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR9_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR9_INIT_ENUM                     OFF
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR9_OFF                   _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR9_ON                    _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR10_SHIFT                        _MK_SHIFT_CONST(10)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR10_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR10_SHIFT)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR10_RANGE                        10:10
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR10_WOFFSET                      0x0
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR10_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR10_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR10_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR10_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR10_INIT_ENUM                    OFF
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR10_OFF                  _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR10_ON                   _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR11_SHIFT                        _MK_SHIFT_CONST(11)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR11_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR11_SHIFT)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR11_RANGE                        11:11
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR11_WOFFSET                      0x0
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR11_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR11_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR11_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR11_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR11_INIT_ENUM                    OFF
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR11_OFF                  _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR11_ON                   _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_COMP_SHIFT                        _MK_SHIFT_CONST(12)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_COMP_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD3_STATUS_0_DDR_COMP_SHIFT)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_COMP_RANGE                        12:12
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_COMP_WOFFSET                      0x0
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_COMP_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_COMP_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_COMP_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_COMP_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_COMP_INIT_ENUM                    OFF
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_COMP_OFF                  _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_COMP_ON                   _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_DDLL_SHIFT                        _MK_SHIFT_CONST(15)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_DDLL_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD3_STATUS_0_DDR_DDLL_SHIFT)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_DDLL_RANGE                        15:15
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_DDLL_WOFFSET                      0x0
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_DDLL_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_DDLL_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_DDLL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_DDLL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_DDLL_INIT_ENUM                    OFF
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_DDLL_OFF                  _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_DDLL_ON                   _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR0_CMD_SHIFT                     _MK_SHIFT_CONST(16)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR0_CMD_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR0_CMD_SHIFT)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR0_CMD_RANGE                     16:16
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR0_CMD_WOFFSET                   0x0
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR0_CMD_DEFAULT                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR0_CMD_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR0_CMD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR0_CMD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR0_CMD_INIT_ENUM                 ON
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR0_CMD_OFF                       _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR0_CMD_ON                        _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR1_CMD_SHIFT                     _MK_SHIFT_CONST(17)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR1_CMD_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR1_CMD_SHIFT)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR1_CMD_RANGE                     17:17
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR1_CMD_WOFFSET                   0x0
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR1_CMD_DEFAULT                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR1_CMD_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR1_CMD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR1_CMD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR1_CMD_INIT_ENUM                 ON
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR1_CMD_OFF                       _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR1_CMD_ON                        _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR2_CMD_SHIFT                     _MK_SHIFT_CONST(18)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR2_CMD_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR2_CMD_SHIFT)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR2_CMD_RANGE                     18:18
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR2_CMD_WOFFSET                   0x0
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR2_CMD_DEFAULT                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR2_CMD_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR2_CMD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR2_CMD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR2_CMD_INIT_ENUM                 ON
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR2_CMD_OFF                       _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR2_CMD_ON                        _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR3_CMD_SHIFT                     _MK_SHIFT_CONST(19)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR3_CMD_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR3_CMD_SHIFT)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR3_CMD_RANGE                     19:19
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR3_CMD_WOFFSET                   0x0
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR3_CMD_DEFAULT                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR3_CMD_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR3_CMD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR3_CMD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR3_CMD_INIT_ENUM                 ON
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR3_CMD_OFF                       _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR3_CMD_ON                        _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR4_CMD_SHIFT                     _MK_SHIFT_CONST(20)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR4_CMD_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR4_CMD_SHIFT)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR4_CMD_RANGE                     20:20
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR4_CMD_WOFFSET                   0x0
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR4_CMD_DEFAULT                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR4_CMD_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR4_CMD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR4_CMD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR4_CMD_INIT_ENUM                 ON
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR4_CMD_OFF                       _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR4_CMD_ON                        _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR5_CMD_SHIFT                     _MK_SHIFT_CONST(21)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR5_CMD_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR5_CMD_SHIFT)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR5_CMD_RANGE                     21:21
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR5_CMD_WOFFSET                   0x0
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR5_CMD_DEFAULT                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR5_CMD_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR5_CMD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR5_CMD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR5_CMD_INIT_ENUM                 ON
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR5_CMD_OFF                       _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR5_CMD_ON                        _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR6_CMD_SHIFT                     _MK_SHIFT_CONST(22)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR6_CMD_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR6_CMD_SHIFT)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR6_CMD_RANGE                     22:22
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR6_CMD_WOFFSET                   0x0
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR6_CMD_DEFAULT                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR6_CMD_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR6_CMD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR6_CMD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR6_CMD_INIT_ENUM                 ON
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR6_CMD_OFF                       _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR6_CMD_ON                        _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR7_CMD_SHIFT                     _MK_SHIFT_CONST(23)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR7_CMD_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR7_CMD_SHIFT)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR7_CMD_RANGE                     23:23
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR7_CMD_WOFFSET                   0x0
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR7_CMD_DEFAULT                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR7_CMD_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR7_CMD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR7_CMD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR7_CMD_INIT_ENUM                 ON
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR7_CMD_OFF                       _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR7_CMD_ON                        _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR8_CMD_SHIFT                     _MK_SHIFT_CONST(24)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR8_CMD_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR8_CMD_SHIFT)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR8_CMD_RANGE                     24:24
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR8_CMD_WOFFSET                   0x0
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR8_CMD_DEFAULT                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR8_CMD_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR8_CMD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR8_CMD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR8_CMD_INIT_ENUM                 ON
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR8_CMD_OFF                       _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR8_CMD_ON                        _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR9_CMD_SHIFT                     _MK_SHIFT_CONST(25)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR9_CMD_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR9_CMD_SHIFT)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR9_CMD_RANGE                     25:25
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR9_CMD_WOFFSET                   0x0
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR9_CMD_DEFAULT                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR9_CMD_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR9_CMD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR9_CMD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR9_CMD_INIT_ENUM                 ON
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR9_CMD_OFF                       _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR9_CMD_ON                        _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR10_CMD_SHIFT                    _MK_SHIFT_CONST(26)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR10_CMD_FIELD                    _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR10_CMD_SHIFT)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR10_CMD_RANGE                    26:26
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR10_CMD_WOFFSET                  0x0
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR10_CMD_DEFAULT                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR10_CMD_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR10_CMD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR10_CMD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR10_CMD_INIT_ENUM                        ON
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR10_CMD_OFF                      _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR10_CMD_ON                       _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR11_CMD_SHIFT                    _MK_SHIFT_CONST(27)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR11_CMD_FIELD                    _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR11_CMD_SHIFT)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR11_CMD_RANGE                    27:27
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR11_CMD_WOFFSET                  0x0
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR11_CMD_DEFAULT                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR11_CMD_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR11_CMD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR11_CMD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR11_CMD_INIT_ENUM                        ON
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR11_CMD_OFF                      _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_BR11_CMD_ON                       _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_RESET_SHIFT                       _MK_SHIFT_CONST(28)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_RESET_FIELD                       _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD3_STATUS_0_DDR_RESET_SHIFT)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_RESET_RANGE                       28:28
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_RESET_WOFFSET                     0x0
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_RESET_DEFAULT                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_RESET_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_RESET_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_RESET_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_RESET_INIT_ENUM                   ON
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_RESET_OFF                 _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD3_STATUS_0_DDR_RESET_ON                  _MK_ENUM_CONST(1)


// Register PMC_IMPL_IO_DPD4_REQ_0
#define PMC_IMPL_IO_DPD4_REQ_0                  _MK_ADDR_CONST(0x8c)
#define PMC_IMPL_IO_DPD4_REQ_0_SECURE                   0x0
#define PMC_IMPL_IO_DPD4_REQ_0_SCR                      IODPD4_SCR_0
#define PMC_IMPL_IO_DPD4_REQ_0_WORD_COUNT                       0x1
#define PMC_IMPL_IO_DPD4_REQ_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_REQ_0_RESET_MASK                       _MK_MASK_CONST(0xffff1fff)
#define PMC_IMPL_IO_DPD4_REQ_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_REQ_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_REQ_0_READ_MASK                        _MK_MASK_CONST(0xffff1fff)
#define PMC_IMPL_IO_DPD4_REQ_0_WRITE_MASK                       _MK_MASK_CONST(0xffff1fff)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR0_BG_SHIFT                 _MK_SHIFT_CONST(0)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR0_BG_FIELD                 _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD4_REQ_0_DDR_BR0_BG_SHIFT)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR0_BG_RANGE                 0:0
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR0_BG_WOFFSET                       0x0
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR0_BG_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR0_BG_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR0_BG_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR0_BG_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR0_BG_INIT_ENUM                     OFF
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR0_BG_OFF                   _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR0_BG_ON                    _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR1_BG_SHIFT                 _MK_SHIFT_CONST(1)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR1_BG_FIELD                 _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD4_REQ_0_DDR_BR1_BG_SHIFT)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR1_BG_RANGE                 1:1
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR1_BG_WOFFSET                       0x0
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR1_BG_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR1_BG_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR1_BG_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR1_BG_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR1_BG_INIT_ENUM                     OFF
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR1_BG_OFF                   _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR1_BG_ON                    _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR2_BG_SHIFT                 _MK_SHIFT_CONST(2)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR2_BG_FIELD                 _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD4_REQ_0_DDR_BR2_BG_SHIFT)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR2_BG_RANGE                 2:2
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR2_BG_WOFFSET                       0x0
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR2_BG_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR2_BG_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR2_BG_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR2_BG_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR2_BG_INIT_ENUM                     OFF
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR2_BG_OFF                   _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR2_BG_ON                    _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR3_BG_SHIFT                 _MK_SHIFT_CONST(3)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR3_BG_FIELD                 _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD4_REQ_0_DDR_BR3_BG_SHIFT)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR3_BG_RANGE                 3:3
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR3_BG_WOFFSET                       0x0
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR3_BG_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR3_BG_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR3_BG_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR3_BG_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR3_BG_INIT_ENUM                     OFF
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR3_BG_OFF                   _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR3_BG_ON                    _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR4_BG_SHIFT                 _MK_SHIFT_CONST(4)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR4_BG_FIELD                 _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD4_REQ_0_DDR_BR4_BG_SHIFT)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR4_BG_RANGE                 4:4
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR4_BG_WOFFSET                       0x0
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR4_BG_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR4_BG_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR4_BG_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR4_BG_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR4_BG_INIT_ENUM                     OFF
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR4_BG_OFF                   _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR4_BG_ON                    _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR5_BG_SHIFT                 _MK_SHIFT_CONST(5)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR5_BG_FIELD                 _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD4_REQ_0_DDR_BR5_BG_SHIFT)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR5_BG_RANGE                 5:5
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR5_BG_WOFFSET                       0x0
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR5_BG_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR5_BG_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR5_BG_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR5_BG_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR5_BG_INIT_ENUM                     OFF
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR5_BG_OFF                   _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR5_BG_ON                    _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR6_BG_SHIFT                 _MK_SHIFT_CONST(6)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR6_BG_FIELD                 _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD4_REQ_0_DDR_BR6_BG_SHIFT)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR6_BG_RANGE                 6:6
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR6_BG_WOFFSET                       0x0
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR6_BG_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR6_BG_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR6_BG_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR6_BG_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR6_BG_INIT_ENUM                     OFF
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR6_BG_OFF                   _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR6_BG_ON                    _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR7_BG_SHIFT                 _MK_SHIFT_CONST(7)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR7_BG_FIELD                 _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD4_REQ_0_DDR_BR7_BG_SHIFT)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR7_BG_RANGE                 7:7
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR7_BG_WOFFSET                       0x0
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR7_BG_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR7_BG_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR7_BG_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR7_BG_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR7_BG_INIT_ENUM                     OFF
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR7_BG_OFF                   _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR7_BG_ON                    _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR8_BG_SHIFT                 _MK_SHIFT_CONST(8)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR8_BG_FIELD                 _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD4_REQ_0_DDR_BR8_BG_SHIFT)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR8_BG_RANGE                 8:8
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR8_BG_WOFFSET                       0x0
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR8_BG_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR8_BG_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR8_BG_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR8_BG_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR8_BG_INIT_ENUM                     OFF
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR8_BG_OFF                   _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR8_BG_ON                    _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR9_BG_SHIFT                 _MK_SHIFT_CONST(9)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR9_BG_FIELD                 _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD4_REQ_0_DDR_BR9_BG_SHIFT)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR9_BG_RANGE                 9:9
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR9_BG_WOFFSET                       0x0
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR9_BG_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR9_BG_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR9_BG_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR9_BG_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR9_BG_INIT_ENUM                     OFF
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR9_BG_OFF                   _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR9_BG_ON                    _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR10_BG_SHIFT                        _MK_SHIFT_CONST(10)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR10_BG_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD4_REQ_0_DDR_BR10_BG_SHIFT)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR10_BG_RANGE                        10:10
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR10_BG_WOFFSET                      0x0
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR10_BG_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR10_BG_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR10_BG_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR10_BG_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR10_BG_INIT_ENUM                    OFF
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR10_BG_OFF                  _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR10_BG_ON                   _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR11_BG_SHIFT                        _MK_SHIFT_CONST(11)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR11_BG_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD4_REQ_0_DDR_BR11_BG_SHIFT)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR11_BG_RANGE                        11:11
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR11_BG_WOFFSET                      0x0
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR11_BG_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR11_BG_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR11_BG_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR11_BG_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR11_BG_INIT_ENUM                    OFF
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR11_BG_OFF                  _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR11_BG_ON                   _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD4_REQ_0_DDR_COMP_BG_SHIFT                        _MK_SHIFT_CONST(12)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_COMP_BG_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD4_REQ_0_DDR_COMP_BG_SHIFT)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_COMP_BG_RANGE                        12:12
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_COMP_BG_WOFFSET                      0x0
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_COMP_BG_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_COMP_BG_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_COMP_BG_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_COMP_BG_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_COMP_BG_INIT_ENUM                    OFF
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_COMP_BG_OFF                  _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_COMP_BG_ON                   _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR0_VTTGEN_SHIFT                     _MK_SHIFT_CONST(16)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR0_VTTGEN_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD4_REQ_0_DDR_BR0_VTTGEN_SHIFT)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR0_VTTGEN_RANGE                     16:16
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR0_VTTGEN_WOFFSET                   0x0
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR0_VTTGEN_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR0_VTTGEN_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR0_VTTGEN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR0_VTTGEN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR0_VTTGEN_INIT_ENUM                 OFF
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR0_VTTGEN_OFF                       _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR0_VTTGEN_ON                        _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR1_VTTGEN_SHIFT                     _MK_SHIFT_CONST(17)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR1_VTTGEN_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD4_REQ_0_DDR_BR1_VTTGEN_SHIFT)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR1_VTTGEN_RANGE                     17:17
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR1_VTTGEN_WOFFSET                   0x0
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR1_VTTGEN_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR1_VTTGEN_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR1_VTTGEN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR1_VTTGEN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR1_VTTGEN_INIT_ENUM                 OFF
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR1_VTTGEN_OFF                       _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR1_VTTGEN_ON                        _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR2_VTTGEN_SHIFT                     _MK_SHIFT_CONST(18)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR2_VTTGEN_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD4_REQ_0_DDR_BR2_VTTGEN_SHIFT)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR2_VTTGEN_RANGE                     18:18
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR2_VTTGEN_WOFFSET                   0x0
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR2_VTTGEN_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR2_VTTGEN_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR2_VTTGEN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR2_VTTGEN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR2_VTTGEN_INIT_ENUM                 OFF
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR2_VTTGEN_OFF                       _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR2_VTTGEN_ON                        _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR3_VTTGEN_SHIFT                     _MK_SHIFT_CONST(19)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR3_VTTGEN_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD4_REQ_0_DDR_BR3_VTTGEN_SHIFT)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR3_VTTGEN_RANGE                     19:19
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR3_VTTGEN_WOFFSET                   0x0
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR3_VTTGEN_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR3_VTTGEN_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR3_VTTGEN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR3_VTTGEN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR3_VTTGEN_INIT_ENUM                 OFF
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR3_VTTGEN_OFF                       _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR3_VTTGEN_ON                        _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR4_VTTGEN_SHIFT                     _MK_SHIFT_CONST(20)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR4_VTTGEN_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD4_REQ_0_DDR_BR4_VTTGEN_SHIFT)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR4_VTTGEN_RANGE                     20:20
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR4_VTTGEN_WOFFSET                   0x0
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR4_VTTGEN_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR4_VTTGEN_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR4_VTTGEN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR4_VTTGEN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR4_VTTGEN_INIT_ENUM                 OFF
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR4_VTTGEN_OFF                       _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR4_VTTGEN_ON                        _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR5_VTTGEN_SHIFT                     _MK_SHIFT_CONST(21)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR5_VTTGEN_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD4_REQ_0_DDR_BR5_VTTGEN_SHIFT)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR5_VTTGEN_RANGE                     21:21
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR5_VTTGEN_WOFFSET                   0x0
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR5_VTTGEN_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR5_VTTGEN_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR5_VTTGEN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR5_VTTGEN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR5_VTTGEN_INIT_ENUM                 OFF
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR5_VTTGEN_OFF                       _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR5_VTTGEN_ON                        _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR6_VTTGEN_SHIFT                     _MK_SHIFT_CONST(22)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR6_VTTGEN_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD4_REQ_0_DDR_BR6_VTTGEN_SHIFT)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR6_VTTGEN_RANGE                     22:22
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR6_VTTGEN_WOFFSET                   0x0
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR6_VTTGEN_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR6_VTTGEN_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR6_VTTGEN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR6_VTTGEN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR6_VTTGEN_INIT_ENUM                 OFF
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR6_VTTGEN_OFF                       _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR6_VTTGEN_ON                        _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR7_VTTGEN_SHIFT                     _MK_SHIFT_CONST(23)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR7_VTTGEN_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD4_REQ_0_DDR_BR7_VTTGEN_SHIFT)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR7_VTTGEN_RANGE                     23:23
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR7_VTTGEN_WOFFSET                   0x0
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR7_VTTGEN_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR7_VTTGEN_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR7_VTTGEN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR7_VTTGEN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR7_VTTGEN_INIT_ENUM                 OFF
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR7_VTTGEN_OFF                       _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR7_VTTGEN_ON                        _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR8_VTTGEN_SHIFT                     _MK_SHIFT_CONST(24)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR8_VTTGEN_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD4_REQ_0_DDR_BR8_VTTGEN_SHIFT)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR8_VTTGEN_RANGE                     24:24
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR8_VTTGEN_WOFFSET                   0x0
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR8_VTTGEN_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR8_VTTGEN_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR8_VTTGEN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR8_VTTGEN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR8_VTTGEN_INIT_ENUM                 OFF
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR8_VTTGEN_OFF                       _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR8_VTTGEN_ON                        _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR9_VTTGEN_SHIFT                     _MK_SHIFT_CONST(25)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR9_VTTGEN_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD4_REQ_0_DDR_BR9_VTTGEN_SHIFT)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR9_VTTGEN_RANGE                     25:25
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR9_VTTGEN_WOFFSET                   0x0
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR9_VTTGEN_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR9_VTTGEN_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR9_VTTGEN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR9_VTTGEN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR9_VTTGEN_INIT_ENUM                 OFF
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR9_VTTGEN_OFF                       _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR9_VTTGEN_ON                        _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR10_VTTGEN_SHIFT                    _MK_SHIFT_CONST(26)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR10_VTTGEN_FIELD                    _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD4_REQ_0_DDR_BR10_VTTGEN_SHIFT)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR10_VTTGEN_RANGE                    26:26
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR10_VTTGEN_WOFFSET                  0x0
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR10_VTTGEN_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR10_VTTGEN_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR10_VTTGEN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR10_VTTGEN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR10_VTTGEN_INIT_ENUM                        OFF
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR10_VTTGEN_OFF                      _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR10_VTTGEN_ON                       _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR11_VTTGEN_SHIFT                    _MK_SHIFT_CONST(27)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR11_VTTGEN_FIELD                    _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD4_REQ_0_DDR_BR11_VTTGEN_SHIFT)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR11_VTTGEN_RANGE                    27:27
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR11_VTTGEN_WOFFSET                  0x0
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR11_VTTGEN_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR11_VTTGEN_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR11_VTTGEN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR11_VTTGEN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR11_VTTGEN_INIT_ENUM                        OFF
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR11_VTTGEN_OFF                      _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_BR11_VTTGEN_ON                       _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD4_REQ_0_DDR_COMP_VTTGEN_SHIFT                    _MK_SHIFT_CONST(28)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_COMP_VTTGEN_FIELD                    _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD4_REQ_0_DDR_COMP_VTTGEN_SHIFT)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_COMP_VTTGEN_RANGE                    28:28
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_COMP_VTTGEN_WOFFSET                  0x0
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_COMP_VTTGEN_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_COMP_VTTGEN_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_COMP_VTTGEN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_COMP_VTTGEN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_COMP_VTTGEN_INIT_ENUM                        OFF
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_COMP_VTTGEN_OFF                      _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_COMP_VTTGEN_ON                       _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD4_REQ_0_DDR_DDLL_VTTGEN_SHIFT                    _MK_SHIFT_CONST(29)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_DDLL_VTTGEN_FIELD                    _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD4_REQ_0_DDR_DDLL_VTTGEN_SHIFT)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_DDLL_VTTGEN_RANGE                    29:29
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_DDLL_VTTGEN_WOFFSET                  0x0
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_DDLL_VTTGEN_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_DDLL_VTTGEN_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_DDLL_VTTGEN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_DDLL_VTTGEN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_DDLL_VTTGEN_INIT_ENUM                        OFF
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_DDLL_VTTGEN_OFF                      _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD4_REQ_0_DDR_DDLL_VTTGEN_ON                       _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD4_REQ_0_CODE_SHIFT                       _MK_SHIFT_CONST(30)
#define PMC_IMPL_IO_DPD4_REQ_0_CODE_FIELD                       _MK_FIELD_CONST(0x3, PMC_IMPL_IO_DPD4_REQ_0_CODE_SHIFT)
#define PMC_IMPL_IO_DPD4_REQ_0_CODE_RANGE                       31:30
#define PMC_IMPL_IO_DPD4_REQ_0_CODE_WOFFSET                     0x0
#define PMC_IMPL_IO_DPD4_REQ_0_CODE_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_REQ_0_CODE_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PMC_IMPL_IO_DPD4_REQ_0_CODE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_REQ_0_CODE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_REQ_0_CODE_INIT_ENUM                   IDLE
#define PMC_IMPL_IO_DPD4_REQ_0_CODE_IDLE                        _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD4_REQ_0_CODE_DPD_OFF                     _MK_ENUM_CONST(1)
#define PMC_IMPL_IO_DPD4_REQ_0_CODE_DPD_ON                      _MK_ENUM_CONST(2)


// Register PMC_IMPL_IO_DPD4_STATUS_0
#define PMC_IMPL_IO_DPD4_STATUS_0                       _MK_ADDR_CONST(0x90)
#define PMC_IMPL_IO_DPD4_STATUS_0_SECURE                        0x0
#define PMC_IMPL_IO_DPD4_STATUS_0_SCR                   IODPD4_SCR_0
#define PMC_IMPL_IO_DPD4_STATUS_0_WORD_COUNT                    0x1
#define PMC_IMPL_IO_DPD4_STATUS_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_STATUS_0_RESET_MASK                    _MK_MASK_CONST(0x3fff1fff)
#define PMC_IMPL_IO_DPD4_STATUS_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_STATUS_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_STATUS_0_READ_MASK                     _MK_MASK_CONST(0x3fff1fff)
#define PMC_IMPL_IO_DPD4_STATUS_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR0_BG_SHIFT                      _MK_SHIFT_CONST(0)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR0_BG_FIELD                      _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR0_BG_SHIFT)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR0_BG_RANGE                      0:0
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR0_BG_WOFFSET                    0x0
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR0_BG_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR0_BG_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR0_BG_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR0_BG_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR0_BG_INIT_ENUM                  OFF
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR0_BG_OFF                        _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR0_BG_ON                 _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR1_BG_SHIFT                      _MK_SHIFT_CONST(1)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR1_BG_FIELD                      _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR1_BG_SHIFT)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR1_BG_RANGE                      1:1
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR1_BG_WOFFSET                    0x0
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR1_BG_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR1_BG_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR1_BG_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR1_BG_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR1_BG_INIT_ENUM                  OFF
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR1_BG_OFF                        _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR1_BG_ON                 _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR2_BG_SHIFT                      _MK_SHIFT_CONST(2)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR2_BG_FIELD                      _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR2_BG_SHIFT)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR2_BG_RANGE                      2:2
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR2_BG_WOFFSET                    0x0
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR2_BG_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR2_BG_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR2_BG_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR2_BG_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR2_BG_INIT_ENUM                  OFF
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR2_BG_OFF                        _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR2_BG_ON                 _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR3_BG_SHIFT                      _MK_SHIFT_CONST(3)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR3_BG_FIELD                      _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR3_BG_SHIFT)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR3_BG_RANGE                      3:3
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR3_BG_WOFFSET                    0x0
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR3_BG_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR3_BG_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR3_BG_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR3_BG_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR3_BG_INIT_ENUM                  OFF
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR3_BG_OFF                        _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR3_BG_ON                 _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR4_BG_SHIFT                      _MK_SHIFT_CONST(4)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR4_BG_FIELD                      _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR4_BG_SHIFT)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR4_BG_RANGE                      4:4
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR4_BG_WOFFSET                    0x0
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR4_BG_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR4_BG_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR4_BG_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR4_BG_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR4_BG_INIT_ENUM                  OFF
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR4_BG_OFF                        _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR4_BG_ON                 _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR5_BG_SHIFT                      _MK_SHIFT_CONST(5)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR5_BG_FIELD                      _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR5_BG_SHIFT)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR5_BG_RANGE                      5:5
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR5_BG_WOFFSET                    0x0
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR5_BG_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR5_BG_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR5_BG_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR5_BG_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR5_BG_INIT_ENUM                  OFF
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR5_BG_OFF                        _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR5_BG_ON                 _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR6_BG_SHIFT                      _MK_SHIFT_CONST(6)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR6_BG_FIELD                      _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR6_BG_SHIFT)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR6_BG_RANGE                      6:6
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR6_BG_WOFFSET                    0x0
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR6_BG_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR6_BG_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR6_BG_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR6_BG_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR6_BG_INIT_ENUM                  OFF
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR6_BG_OFF                        _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR6_BG_ON                 _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR7_BG_SHIFT                      _MK_SHIFT_CONST(7)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR7_BG_FIELD                      _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR7_BG_SHIFT)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR7_BG_RANGE                      7:7
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR7_BG_WOFFSET                    0x0
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR7_BG_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR7_BG_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR7_BG_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR7_BG_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR7_BG_INIT_ENUM                  OFF
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR7_BG_OFF                        _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR7_BG_ON                 _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR8_BG_SHIFT                      _MK_SHIFT_CONST(8)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR8_BG_FIELD                      _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR8_BG_SHIFT)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR8_BG_RANGE                      8:8
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR8_BG_WOFFSET                    0x0
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR8_BG_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR8_BG_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR8_BG_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR8_BG_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR8_BG_INIT_ENUM                  OFF
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR8_BG_OFF                        _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR8_BG_ON                 _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR9_BG_SHIFT                      _MK_SHIFT_CONST(9)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR9_BG_FIELD                      _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR9_BG_SHIFT)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR9_BG_RANGE                      9:9
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR9_BG_WOFFSET                    0x0
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR9_BG_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR9_BG_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR9_BG_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR9_BG_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR9_BG_INIT_ENUM                  OFF
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR9_BG_OFF                        _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR9_BG_ON                 _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR10_BG_SHIFT                     _MK_SHIFT_CONST(10)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR10_BG_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR10_BG_SHIFT)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR10_BG_RANGE                     10:10
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR10_BG_WOFFSET                   0x0
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR10_BG_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR10_BG_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR10_BG_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR10_BG_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR10_BG_INIT_ENUM                 OFF
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR10_BG_OFF                       _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR10_BG_ON                        _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR11_BG_SHIFT                     _MK_SHIFT_CONST(11)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR11_BG_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR11_BG_SHIFT)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR11_BG_RANGE                     11:11
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR11_BG_WOFFSET                   0x0
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR11_BG_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR11_BG_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR11_BG_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR11_BG_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR11_BG_INIT_ENUM                 OFF
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR11_BG_OFF                       _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR11_BG_ON                        _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_COMP_BG_SHIFT                     _MK_SHIFT_CONST(12)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_COMP_BG_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD4_STATUS_0_DDR_COMP_BG_SHIFT)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_COMP_BG_RANGE                     12:12
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_COMP_BG_WOFFSET                   0x0
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_COMP_BG_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_COMP_BG_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_COMP_BG_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_COMP_BG_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_COMP_BG_INIT_ENUM                 OFF
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_COMP_BG_OFF                       _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_COMP_BG_ON                        _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR0_VTTGEN_SHIFT                  _MK_SHIFT_CONST(16)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR0_VTTGEN_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR0_VTTGEN_SHIFT)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR0_VTTGEN_RANGE                  16:16
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR0_VTTGEN_WOFFSET                        0x0
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR0_VTTGEN_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR0_VTTGEN_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR0_VTTGEN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR0_VTTGEN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR0_VTTGEN_INIT_ENUM                      OFF
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR0_VTTGEN_OFF                    _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR0_VTTGEN_ON                     _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR1_VTTGEN_SHIFT                  _MK_SHIFT_CONST(17)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR1_VTTGEN_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR1_VTTGEN_SHIFT)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR1_VTTGEN_RANGE                  17:17
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR1_VTTGEN_WOFFSET                        0x0
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR1_VTTGEN_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR1_VTTGEN_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR1_VTTGEN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR1_VTTGEN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR1_VTTGEN_INIT_ENUM                      OFF
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR1_VTTGEN_OFF                    _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR1_VTTGEN_ON                     _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR2_VTTGEN_SHIFT                  _MK_SHIFT_CONST(18)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR2_VTTGEN_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR2_VTTGEN_SHIFT)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR2_VTTGEN_RANGE                  18:18
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR2_VTTGEN_WOFFSET                        0x0
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR2_VTTGEN_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR2_VTTGEN_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR2_VTTGEN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR2_VTTGEN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR2_VTTGEN_INIT_ENUM                      OFF
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR2_VTTGEN_OFF                    _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR2_VTTGEN_ON                     _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR3_VTTGEN_SHIFT                  _MK_SHIFT_CONST(19)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR3_VTTGEN_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR3_VTTGEN_SHIFT)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR3_VTTGEN_RANGE                  19:19
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR3_VTTGEN_WOFFSET                        0x0
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR3_VTTGEN_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR3_VTTGEN_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR3_VTTGEN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR3_VTTGEN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR3_VTTGEN_INIT_ENUM                      OFF
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR3_VTTGEN_OFF                    _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR3_VTTGEN_ON                     _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR4_VTTGEN_SHIFT                  _MK_SHIFT_CONST(20)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR4_VTTGEN_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR4_VTTGEN_SHIFT)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR4_VTTGEN_RANGE                  20:20
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR4_VTTGEN_WOFFSET                        0x0
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR4_VTTGEN_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR4_VTTGEN_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR4_VTTGEN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR4_VTTGEN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR4_VTTGEN_INIT_ENUM                      OFF
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR4_VTTGEN_OFF                    _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR4_VTTGEN_ON                     _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR5_VTTGEN_SHIFT                  _MK_SHIFT_CONST(21)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR5_VTTGEN_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR5_VTTGEN_SHIFT)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR5_VTTGEN_RANGE                  21:21
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR5_VTTGEN_WOFFSET                        0x0
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR5_VTTGEN_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR5_VTTGEN_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR5_VTTGEN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR5_VTTGEN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR5_VTTGEN_INIT_ENUM                      OFF
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR5_VTTGEN_OFF                    _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR5_VTTGEN_ON                     _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR6_VTTGEN_SHIFT                  _MK_SHIFT_CONST(22)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR6_VTTGEN_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR6_VTTGEN_SHIFT)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR6_VTTGEN_RANGE                  22:22
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR6_VTTGEN_WOFFSET                        0x0
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR6_VTTGEN_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR6_VTTGEN_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR6_VTTGEN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR6_VTTGEN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR6_VTTGEN_INIT_ENUM                      OFF
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR6_VTTGEN_OFF                    _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR6_VTTGEN_ON                     _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR7_VTTGEN_SHIFT                  _MK_SHIFT_CONST(23)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR7_VTTGEN_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR7_VTTGEN_SHIFT)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR7_VTTGEN_RANGE                  23:23
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR7_VTTGEN_WOFFSET                        0x0
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR7_VTTGEN_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR7_VTTGEN_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR7_VTTGEN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR7_VTTGEN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR7_VTTGEN_INIT_ENUM                      OFF
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR7_VTTGEN_OFF                    _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR7_VTTGEN_ON                     _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR8_VTTGEN_SHIFT                  _MK_SHIFT_CONST(24)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR8_VTTGEN_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR8_VTTGEN_SHIFT)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR8_VTTGEN_RANGE                  24:24
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR8_VTTGEN_WOFFSET                        0x0
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR8_VTTGEN_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR8_VTTGEN_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR8_VTTGEN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR8_VTTGEN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR8_VTTGEN_INIT_ENUM                      OFF
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR8_VTTGEN_OFF                    _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR8_VTTGEN_ON                     _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR9_VTTGEN_SHIFT                  _MK_SHIFT_CONST(25)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR9_VTTGEN_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR9_VTTGEN_SHIFT)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR9_VTTGEN_RANGE                  25:25
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR9_VTTGEN_WOFFSET                        0x0
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR9_VTTGEN_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR9_VTTGEN_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR9_VTTGEN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR9_VTTGEN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR9_VTTGEN_INIT_ENUM                      OFF
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR9_VTTGEN_OFF                    _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR9_VTTGEN_ON                     _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR10_VTTGEN_SHIFT                 _MK_SHIFT_CONST(26)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR10_VTTGEN_FIELD                 _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR10_VTTGEN_SHIFT)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR10_VTTGEN_RANGE                 26:26
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR10_VTTGEN_WOFFSET                       0x0
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR10_VTTGEN_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR10_VTTGEN_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR10_VTTGEN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR10_VTTGEN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR10_VTTGEN_INIT_ENUM                     OFF
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR10_VTTGEN_OFF                   _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR10_VTTGEN_ON                    _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR11_VTTGEN_SHIFT                 _MK_SHIFT_CONST(27)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR11_VTTGEN_FIELD                 _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR11_VTTGEN_SHIFT)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR11_VTTGEN_RANGE                 27:27
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR11_VTTGEN_WOFFSET                       0x0
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR11_VTTGEN_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR11_VTTGEN_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR11_VTTGEN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR11_VTTGEN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR11_VTTGEN_INIT_ENUM                     OFF
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR11_VTTGEN_OFF                   _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_BR11_VTTGEN_ON                    _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_COMP_VTTGEN_SHIFT                 _MK_SHIFT_CONST(28)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_COMP_VTTGEN_FIELD                 _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD4_STATUS_0_DDR_COMP_VTTGEN_SHIFT)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_COMP_VTTGEN_RANGE                 28:28
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_COMP_VTTGEN_WOFFSET                       0x0
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_COMP_VTTGEN_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_COMP_VTTGEN_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_COMP_VTTGEN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_COMP_VTTGEN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_COMP_VTTGEN_INIT_ENUM                     OFF
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_COMP_VTTGEN_OFF                   _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_COMP_VTTGEN_ON                    _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_DDLL_VTTGEN_SHIFT                 _MK_SHIFT_CONST(29)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_DDLL_VTTGEN_FIELD                 _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD4_STATUS_0_DDR_DDLL_VTTGEN_SHIFT)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_DDLL_VTTGEN_RANGE                 29:29
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_DDLL_VTTGEN_WOFFSET                       0x0
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_DDLL_VTTGEN_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_DDLL_VTTGEN_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_DDLL_VTTGEN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_DDLL_VTTGEN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_DDLL_VTTGEN_INIT_ENUM                     OFF
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_DDLL_VTTGEN_OFF                   _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD4_STATUS_0_DDR_DDLL_VTTGEN_ON                    _MK_ENUM_CONST(1)


// Register PMC_IMPL_IO_DPD5_REQ_0
#define PMC_IMPL_IO_DPD5_REQ_0                  _MK_ADDR_CONST(0x94)
#define PMC_IMPL_IO_DPD5_REQ_0_SECURE                   0x0
#define PMC_IMPL_IO_DPD5_REQ_0_SCR                      IODPD5_SCR_0
#define PMC_IMPL_IO_DPD5_REQ_0_WORD_COUNT                       0x1
#define PMC_IMPL_IO_DPD5_REQ_0_RESET_VAL                        _MK_MASK_CONST(0x1fff0000)
#define PMC_IMPL_IO_DPD5_REQ_0_RESET_MASK                       _MK_MASK_CONST(0xdfff9fff)
#define PMC_IMPL_IO_DPD5_REQ_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD5_REQ_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD5_REQ_0_READ_MASK                        _MK_MASK_CONST(0xdfff9fff)
#define PMC_IMPL_IO_DPD5_REQ_0_WRITE_MASK                       _MK_MASK_CONST(0xdfff9fff)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR0_SHIFT                   _MK_SHIFT_CONST(0)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR0_FIELD                   _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR0_SHIFT)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR0_RANGE                   0:0
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR0_WOFFSET                 0x0
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR0_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR0_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR0_INIT_ENUM                       OFF
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR0_OFF                     _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR0_ON                      _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR1_SHIFT                   _MK_SHIFT_CONST(1)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR1_FIELD                   _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR1_SHIFT)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR1_RANGE                   1:1
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR1_WOFFSET                 0x0
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR1_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR1_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR1_INIT_ENUM                       OFF
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR1_OFF                     _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR1_ON                      _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR2_SHIFT                   _MK_SHIFT_CONST(2)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR2_FIELD                   _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR2_SHIFT)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR2_RANGE                   2:2
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR2_WOFFSET                 0x0
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR2_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR2_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR2_INIT_ENUM                       OFF
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR2_OFF                     _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR2_ON                      _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR3_SHIFT                   _MK_SHIFT_CONST(3)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR3_FIELD                   _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR3_SHIFT)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR3_RANGE                   3:3
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR3_WOFFSET                 0x0
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR3_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR3_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR3_INIT_ENUM                       OFF
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR3_OFF                     _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR3_ON                      _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR4_SHIFT                   _MK_SHIFT_CONST(4)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR4_FIELD                   _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR4_SHIFT)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR4_RANGE                   4:4
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR4_WOFFSET                 0x0
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR4_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR4_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR4_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR4_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR4_INIT_ENUM                       OFF
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR4_OFF                     _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR4_ON                      _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR5_SHIFT                   _MK_SHIFT_CONST(5)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR5_FIELD                   _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR5_SHIFT)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR5_RANGE                   5:5
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR5_WOFFSET                 0x0
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR5_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR5_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR5_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR5_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR5_INIT_ENUM                       OFF
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR5_OFF                     _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR5_ON                      _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR6_SHIFT                   _MK_SHIFT_CONST(6)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR6_FIELD                   _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR6_SHIFT)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR6_RANGE                   6:6
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR6_WOFFSET                 0x0
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR6_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR6_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR6_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR6_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR6_INIT_ENUM                       OFF
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR6_OFF                     _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR6_ON                      _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR7_SHIFT                   _MK_SHIFT_CONST(7)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR7_FIELD                   _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR7_SHIFT)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR7_RANGE                   7:7
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR7_WOFFSET                 0x0
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR7_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR7_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR7_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR7_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR7_INIT_ENUM                       OFF
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR7_OFF                     _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR7_ON                      _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR8_SHIFT                   _MK_SHIFT_CONST(8)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR8_FIELD                   _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR8_SHIFT)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR8_RANGE                   8:8
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR8_WOFFSET                 0x0
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR8_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR8_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR8_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR8_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR8_INIT_ENUM                       OFF
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR8_OFF                     _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR8_ON                      _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR9_SHIFT                   _MK_SHIFT_CONST(9)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR9_FIELD                   _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR9_SHIFT)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR9_RANGE                   9:9
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR9_WOFFSET                 0x0
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR9_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR9_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR9_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR9_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR9_INIT_ENUM                       OFF
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR9_OFF                     _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR9_ON                      _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR10_SHIFT                  _MK_SHIFT_CONST(10)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR10_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR10_SHIFT)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR10_RANGE                  10:10
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR10_WOFFSET                        0x0
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR10_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR10_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR10_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR10_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR10_INIT_ENUM                      OFF
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR10_OFF                    _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR10_ON                     _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR11_SHIFT                  _MK_SHIFT_CONST(11)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR11_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR11_SHIFT)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR11_RANGE                  11:11
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR11_WOFFSET                        0x0
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR11_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR11_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR11_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR11_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR11_INIT_ENUM                      OFF
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR11_OFF                    _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR11_ON                     _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_COMP_SHIFT                  _MK_SHIFT_CONST(12)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_COMP_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD5_REQ_0_DDR1_COMP_SHIFT)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_COMP_RANGE                  12:12
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_COMP_WOFFSET                        0x0
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_COMP_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_COMP_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_COMP_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_COMP_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_COMP_INIT_ENUM                      OFF
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_COMP_OFF                    _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_COMP_ON                     _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_DDLL_SHIFT                  _MK_SHIFT_CONST(15)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_DDLL_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD5_REQ_0_DDR1_DDLL_SHIFT)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_DDLL_RANGE                  15:15
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_DDLL_WOFFSET                        0x0
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_DDLL_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_DDLL_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_DDLL_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_DDLL_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_DDLL_INIT_ENUM                      OFF
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_DDLL_OFF                    _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_DDLL_ON                     _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR0_CMD_SHIFT                       _MK_SHIFT_CONST(16)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR0_CMD_FIELD                       _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR0_CMD_SHIFT)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR0_CMD_RANGE                       16:16
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR0_CMD_WOFFSET                     0x0
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR0_CMD_DEFAULT                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR0_CMD_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR0_CMD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR0_CMD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR0_CMD_INIT_ENUM                   ON
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR0_CMD_OFF                 _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR0_CMD_ON                  _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR1_CMD_SHIFT                       _MK_SHIFT_CONST(17)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR1_CMD_FIELD                       _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR1_CMD_SHIFT)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR1_CMD_RANGE                       17:17
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR1_CMD_WOFFSET                     0x0
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR1_CMD_DEFAULT                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR1_CMD_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR1_CMD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR1_CMD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR1_CMD_INIT_ENUM                   ON
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR1_CMD_OFF                 _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR1_CMD_ON                  _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR2_CMD_SHIFT                       _MK_SHIFT_CONST(18)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR2_CMD_FIELD                       _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR2_CMD_SHIFT)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR2_CMD_RANGE                       18:18
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR2_CMD_WOFFSET                     0x0
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR2_CMD_DEFAULT                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR2_CMD_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR2_CMD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR2_CMD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR2_CMD_INIT_ENUM                   ON
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR2_CMD_OFF                 _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR2_CMD_ON                  _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR3_CMD_SHIFT                       _MK_SHIFT_CONST(19)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR3_CMD_FIELD                       _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR3_CMD_SHIFT)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR3_CMD_RANGE                       19:19
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR3_CMD_WOFFSET                     0x0
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR3_CMD_DEFAULT                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR3_CMD_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR3_CMD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR3_CMD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR3_CMD_INIT_ENUM                   ON
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR3_CMD_OFF                 _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR3_CMD_ON                  _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR4_CMD_SHIFT                       _MK_SHIFT_CONST(20)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR4_CMD_FIELD                       _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR4_CMD_SHIFT)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR4_CMD_RANGE                       20:20
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR4_CMD_WOFFSET                     0x0
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR4_CMD_DEFAULT                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR4_CMD_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR4_CMD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR4_CMD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR4_CMD_INIT_ENUM                   ON
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR4_CMD_OFF                 _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR4_CMD_ON                  _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR5_CMD_SHIFT                       _MK_SHIFT_CONST(21)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR5_CMD_FIELD                       _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR5_CMD_SHIFT)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR5_CMD_RANGE                       21:21
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR5_CMD_WOFFSET                     0x0
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR5_CMD_DEFAULT                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR5_CMD_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR5_CMD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR5_CMD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR5_CMD_INIT_ENUM                   ON
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR5_CMD_OFF                 _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR5_CMD_ON                  _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR6_CMD_SHIFT                       _MK_SHIFT_CONST(22)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR6_CMD_FIELD                       _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR6_CMD_SHIFT)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR6_CMD_RANGE                       22:22
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR6_CMD_WOFFSET                     0x0
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR6_CMD_DEFAULT                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR6_CMD_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR6_CMD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR6_CMD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR6_CMD_INIT_ENUM                   ON
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR6_CMD_OFF                 _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR6_CMD_ON                  _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR7_CMD_SHIFT                       _MK_SHIFT_CONST(23)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR7_CMD_FIELD                       _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR7_CMD_SHIFT)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR7_CMD_RANGE                       23:23
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR7_CMD_WOFFSET                     0x0
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR7_CMD_DEFAULT                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR7_CMD_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR7_CMD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR7_CMD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR7_CMD_INIT_ENUM                   ON
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR7_CMD_OFF                 _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR7_CMD_ON                  _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR8_CMD_SHIFT                       _MK_SHIFT_CONST(24)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR8_CMD_FIELD                       _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR8_CMD_SHIFT)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR8_CMD_RANGE                       24:24
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR8_CMD_WOFFSET                     0x0
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR8_CMD_DEFAULT                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR8_CMD_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR8_CMD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR8_CMD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR8_CMD_INIT_ENUM                   ON
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR8_CMD_OFF                 _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR8_CMD_ON                  _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR9_CMD_SHIFT                       _MK_SHIFT_CONST(25)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR9_CMD_FIELD                       _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR9_CMD_SHIFT)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR9_CMD_RANGE                       25:25
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR9_CMD_WOFFSET                     0x0
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR9_CMD_DEFAULT                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR9_CMD_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR9_CMD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR9_CMD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR9_CMD_INIT_ENUM                   ON
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR9_CMD_OFF                 _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR9_CMD_ON                  _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR10_CMD_SHIFT                      _MK_SHIFT_CONST(26)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR10_CMD_FIELD                      _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR10_CMD_SHIFT)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR10_CMD_RANGE                      26:26
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR10_CMD_WOFFSET                    0x0
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR10_CMD_DEFAULT                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR10_CMD_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR10_CMD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR10_CMD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR10_CMD_INIT_ENUM                  ON
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR10_CMD_OFF                        _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR10_CMD_ON                 _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR11_CMD_SHIFT                      _MK_SHIFT_CONST(27)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR11_CMD_FIELD                      _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR11_CMD_SHIFT)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR11_CMD_RANGE                      27:27
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR11_CMD_WOFFSET                    0x0
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR11_CMD_DEFAULT                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR11_CMD_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR11_CMD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR11_CMD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR11_CMD_INIT_ENUM                  ON
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR11_CMD_OFF                        _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_BR11_CMD_ON                 _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_RESET_SHIFT                 _MK_SHIFT_CONST(28)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_RESET_FIELD                 _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD5_REQ_0_DDR1_RESET_SHIFT)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_RESET_RANGE                 28:28
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_RESET_WOFFSET                       0x0
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_RESET_DEFAULT                       _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_RESET_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_RESET_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_RESET_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_RESET_INIT_ENUM                     ON
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_RESET_OFF                   _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD5_REQ_0_DDR1_RESET_ON                    _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD5_REQ_0_CODE_SHIFT                       _MK_SHIFT_CONST(30)
#define PMC_IMPL_IO_DPD5_REQ_0_CODE_FIELD                       _MK_FIELD_CONST(0x3, PMC_IMPL_IO_DPD5_REQ_0_CODE_SHIFT)
#define PMC_IMPL_IO_DPD5_REQ_0_CODE_RANGE                       31:30
#define PMC_IMPL_IO_DPD5_REQ_0_CODE_WOFFSET                     0x0
#define PMC_IMPL_IO_DPD5_REQ_0_CODE_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD5_REQ_0_CODE_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PMC_IMPL_IO_DPD5_REQ_0_CODE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD5_REQ_0_CODE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD5_REQ_0_CODE_INIT_ENUM                   IDLE
#define PMC_IMPL_IO_DPD5_REQ_0_CODE_IDLE                        _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD5_REQ_0_CODE_DPD_OFF                     _MK_ENUM_CONST(1)
#define PMC_IMPL_IO_DPD5_REQ_0_CODE_DPD_ON                      _MK_ENUM_CONST(2)


// Register PMC_IMPL_IO_DPD5_STATUS_0
#define PMC_IMPL_IO_DPD5_STATUS_0                       _MK_ADDR_CONST(0x98)
#define PMC_IMPL_IO_DPD5_STATUS_0_SECURE                        0x0
#define PMC_IMPL_IO_DPD5_STATUS_0_SCR                   IODPD5_SCR_0
#define PMC_IMPL_IO_DPD5_STATUS_0_WORD_COUNT                    0x1
#define PMC_IMPL_IO_DPD5_STATUS_0_RESET_VAL                     _MK_MASK_CONST(0x1fff0000)
#define PMC_IMPL_IO_DPD5_STATUS_0_RESET_MASK                    _MK_MASK_CONST(0x1fff9fff)
#define PMC_IMPL_IO_DPD5_STATUS_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD5_STATUS_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD5_STATUS_0_READ_MASK                     _MK_MASK_CONST(0x1fff9fff)
#define PMC_IMPL_IO_DPD5_STATUS_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR0_SHIFT                        _MK_SHIFT_CONST(0)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR0_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR0_SHIFT)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR0_RANGE                        0:0
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR0_WOFFSET                      0x0
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR0_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR0_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR0_INIT_ENUM                    OFF
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR0_OFF                  _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR0_ON                   _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR1_SHIFT                        _MK_SHIFT_CONST(1)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR1_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR1_SHIFT)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR1_RANGE                        1:1
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR1_WOFFSET                      0x0
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR1_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR1_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR1_INIT_ENUM                    OFF
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR1_OFF                  _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR1_ON                   _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR2_SHIFT                        _MK_SHIFT_CONST(2)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR2_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR2_SHIFT)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR2_RANGE                        2:2
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR2_WOFFSET                      0x0
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR2_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR2_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR2_INIT_ENUM                    OFF
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR2_OFF                  _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR2_ON                   _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR3_SHIFT                        _MK_SHIFT_CONST(3)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR3_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR3_SHIFT)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR3_RANGE                        3:3
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR3_WOFFSET                      0x0
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR3_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR3_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR3_INIT_ENUM                    OFF
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR3_OFF                  _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR3_ON                   _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR4_SHIFT                        _MK_SHIFT_CONST(4)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR4_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR4_SHIFT)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR4_RANGE                        4:4
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR4_WOFFSET                      0x0
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR4_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR4_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR4_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR4_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR4_INIT_ENUM                    OFF
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR4_OFF                  _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR4_ON                   _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR5_SHIFT                        _MK_SHIFT_CONST(5)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR5_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR5_SHIFT)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR5_RANGE                        5:5
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR5_WOFFSET                      0x0
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR5_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR5_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR5_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR5_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR5_INIT_ENUM                    OFF
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR5_OFF                  _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR5_ON                   _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR6_SHIFT                        _MK_SHIFT_CONST(6)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR6_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR6_SHIFT)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR6_RANGE                        6:6
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR6_WOFFSET                      0x0
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR6_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR6_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR6_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR6_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR6_INIT_ENUM                    OFF
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR6_OFF                  _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR6_ON                   _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR7_SHIFT                        _MK_SHIFT_CONST(7)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR7_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR7_SHIFT)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR7_RANGE                        7:7
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR7_WOFFSET                      0x0
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR7_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR7_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR7_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR7_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR7_INIT_ENUM                    OFF
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR7_OFF                  _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR7_ON                   _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR8_SHIFT                        _MK_SHIFT_CONST(8)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR8_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR8_SHIFT)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR8_RANGE                        8:8
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR8_WOFFSET                      0x0
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR8_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR8_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR8_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR8_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR8_INIT_ENUM                    OFF
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR8_OFF                  _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR8_ON                   _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR9_SHIFT                        _MK_SHIFT_CONST(9)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR9_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR9_SHIFT)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR9_RANGE                        9:9
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR9_WOFFSET                      0x0
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR9_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR9_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR9_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR9_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR9_INIT_ENUM                    OFF
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR9_OFF                  _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR9_ON                   _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR10_SHIFT                       _MK_SHIFT_CONST(10)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR10_FIELD                       _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR10_SHIFT)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR10_RANGE                       10:10
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR10_WOFFSET                     0x0
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR10_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR10_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR10_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR10_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR10_INIT_ENUM                   OFF
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR10_OFF                 _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR10_ON                  _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR11_SHIFT                       _MK_SHIFT_CONST(11)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR11_FIELD                       _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR11_SHIFT)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR11_RANGE                       11:11
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR11_WOFFSET                     0x0
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR11_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR11_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR11_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR11_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR11_INIT_ENUM                   OFF
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR11_OFF                 _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR11_ON                  _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_COMP_SHIFT                       _MK_SHIFT_CONST(12)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_COMP_FIELD                       _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD5_STATUS_0_DDR1_COMP_SHIFT)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_COMP_RANGE                       12:12
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_COMP_WOFFSET                     0x0
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_COMP_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_COMP_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_COMP_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_COMP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_COMP_INIT_ENUM                   OFF
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_COMP_OFF                 _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_COMP_ON                  _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_DDLL_SHIFT                       _MK_SHIFT_CONST(15)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_DDLL_FIELD                       _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD5_STATUS_0_DDR1_DDLL_SHIFT)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_DDLL_RANGE                       15:15
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_DDLL_WOFFSET                     0x0
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_DDLL_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_DDLL_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_DDLL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_DDLL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_DDLL_INIT_ENUM                   OFF
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_DDLL_OFF                 _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_DDLL_ON                  _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR0_CMD_SHIFT                    _MK_SHIFT_CONST(16)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR0_CMD_FIELD                    _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR0_CMD_SHIFT)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR0_CMD_RANGE                    16:16
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR0_CMD_WOFFSET                  0x0
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR0_CMD_DEFAULT                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR0_CMD_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR0_CMD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR0_CMD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR0_CMD_INIT_ENUM                        ON
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR0_CMD_OFF                      _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR0_CMD_ON                       _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR1_CMD_SHIFT                    _MK_SHIFT_CONST(17)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR1_CMD_FIELD                    _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR1_CMD_SHIFT)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR1_CMD_RANGE                    17:17
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR1_CMD_WOFFSET                  0x0
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR1_CMD_DEFAULT                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR1_CMD_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR1_CMD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR1_CMD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR1_CMD_INIT_ENUM                        ON
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR1_CMD_OFF                      _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR1_CMD_ON                       _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR2_CMD_SHIFT                    _MK_SHIFT_CONST(18)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR2_CMD_FIELD                    _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR2_CMD_SHIFT)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR2_CMD_RANGE                    18:18
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR2_CMD_WOFFSET                  0x0
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR2_CMD_DEFAULT                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR2_CMD_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR2_CMD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR2_CMD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR2_CMD_INIT_ENUM                        ON
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR2_CMD_OFF                      _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR2_CMD_ON                       _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR3_CMD_SHIFT                    _MK_SHIFT_CONST(19)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR3_CMD_FIELD                    _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR3_CMD_SHIFT)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR3_CMD_RANGE                    19:19
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR3_CMD_WOFFSET                  0x0
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR3_CMD_DEFAULT                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR3_CMD_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR3_CMD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR3_CMD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR3_CMD_INIT_ENUM                        ON
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR3_CMD_OFF                      _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR3_CMD_ON                       _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR4_CMD_SHIFT                    _MK_SHIFT_CONST(20)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR4_CMD_FIELD                    _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR4_CMD_SHIFT)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR4_CMD_RANGE                    20:20
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR4_CMD_WOFFSET                  0x0
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR4_CMD_DEFAULT                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR4_CMD_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR4_CMD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR4_CMD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR4_CMD_INIT_ENUM                        ON
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR4_CMD_OFF                      _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR4_CMD_ON                       _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR5_CMD_SHIFT                    _MK_SHIFT_CONST(21)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR5_CMD_FIELD                    _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR5_CMD_SHIFT)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR5_CMD_RANGE                    21:21
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR5_CMD_WOFFSET                  0x0
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR5_CMD_DEFAULT                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR5_CMD_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR5_CMD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR5_CMD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR5_CMD_INIT_ENUM                        ON
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR5_CMD_OFF                      _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR5_CMD_ON                       _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR6_CMD_SHIFT                    _MK_SHIFT_CONST(22)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR6_CMD_FIELD                    _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR6_CMD_SHIFT)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR6_CMD_RANGE                    22:22
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR6_CMD_WOFFSET                  0x0
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR6_CMD_DEFAULT                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR6_CMD_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR6_CMD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR6_CMD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR6_CMD_INIT_ENUM                        ON
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR6_CMD_OFF                      _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR6_CMD_ON                       _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR7_CMD_SHIFT                    _MK_SHIFT_CONST(23)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR7_CMD_FIELD                    _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR7_CMD_SHIFT)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR7_CMD_RANGE                    23:23
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR7_CMD_WOFFSET                  0x0
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR7_CMD_DEFAULT                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR7_CMD_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR7_CMD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR7_CMD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR7_CMD_INIT_ENUM                        ON
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR7_CMD_OFF                      _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR7_CMD_ON                       _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR8_CMD_SHIFT                    _MK_SHIFT_CONST(24)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR8_CMD_FIELD                    _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR8_CMD_SHIFT)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR8_CMD_RANGE                    24:24
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR8_CMD_WOFFSET                  0x0
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR8_CMD_DEFAULT                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR8_CMD_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR8_CMD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR8_CMD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR8_CMD_INIT_ENUM                        ON
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR8_CMD_OFF                      _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR8_CMD_ON                       _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR9_CMD_SHIFT                    _MK_SHIFT_CONST(25)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR9_CMD_FIELD                    _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR9_CMD_SHIFT)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR9_CMD_RANGE                    25:25
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR9_CMD_WOFFSET                  0x0
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR9_CMD_DEFAULT                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR9_CMD_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR9_CMD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR9_CMD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR9_CMD_INIT_ENUM                        ON
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR9_CMD_OFF                      _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR9_CMD_ON                       _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR10_CMD_SHIFT                   _MK_SHIFT_CONST(26)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR10_CMD_FIELD                   _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR10_CMD_SHIFT)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR10_CMD_RANGE                   26:26
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR10_CMD_WOFFSET                 0x0
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR10_CMD_DEFAULT                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR10_CMD_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR10_CMD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR10_CMD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR10_CMD_INIT_ENUM                       ON
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR10_CMD_OFF                     _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR10_CMD_ON                      _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR11_CMD_SHIFT                   _MK_SHIFT_CONST(27)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR11_CMD_FIELD                   _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR11_CMD_SHIFT)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR11_CMD_RANGE                   27:27
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR11_CMD_WOFFSET                 0x0
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR11_CMD_DEFAULT                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR11_CMD_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR11_CMD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR11_CMD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR11_CMD_INIT_ENUM                       ON
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR11_CMD_OFF                     _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_BR11_CMD_ON                      _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_RESET_SHIFT                      _MK_SHIFT_CONST(28)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_RESET_FIELD                      _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD5_STATUS_0_DDR1_RESET_SHIFT)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_RESET_RANGE                      28:28
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_RESET_WOFFSET                    0x0
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_RESET_DEFAULT                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_RESET_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_RESET_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_RESET_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_RESET_INIT_ENUM                  ON
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_RESET_OFF                        _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD5_STATUS_0_DDR1_RESET_ON                 _MK_ENUM_CONST(1)


// Register PMC_IMPL_IO_DPD6_REQ_0
#define PMC_IMPL_IO_DPD6_REQ_0                  _MK_ADDR_CONST(0x9c)
#define PMC_IMPL_IO_DPD6_REQ_0_SECURE                   0x0
#define PMC_IMPL_IO_DPD6_REQ_0_SCR                      IODPD6_SCR_0
#define PMC_IMPL_IO_DPD6_REQ_0_WORD_COUNT                       0x1
#define PMC_IMPL_IO_DPD6_REQ_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_REQ_0_RESET_MASK                       _MK_MASK_CONST(0xffff1fff)
#define PMC_IMPL_IO_DPD6_REQ_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_REQ_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_REQ_0_READ_MASK                        _MK_MASK_CONST(0xffff1fff)
#define PMC_IMPL_IO_DPD6_REQ_0_WRITE_MASK                       _MK_MASK_CONST(0xffff1fff)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR0_BG_SHIFT                        _MK_SHIFT_CONST(0)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR0_BG_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR0_BG_SHIFT)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR0_BG_RANGE                        0:0
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR0_BG_WOFFSET                      0x0
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR0_BG_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR0_BG_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR0_BG_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR0_BG_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR0_BG_INIT_ENUM                    OFF
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR0_BG_OFF                  _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR0_BG_ON                   _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR1_BG_SHIFT                        _MK_SHIFT_CONST(1)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR1_BG_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR1_BG_SHIFT)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR1_BG_RANGE                        1:1
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR1_BG_WOFFSET                      0x0
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR1_BG_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR1_BG_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR1_BG_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR1_BG_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR1_BG_INIT_ENUM                    OFF
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR1_BG_OFF                  _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR1_BG_ON                   _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR2_BG_SHIFT                        _MK_SHIFT_CONST(2)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR2_BG_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR2_BG_SHIFT)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR2_BG_RANGE                        2:2
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR2_BG_WOFFSET                      0x0
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR2_BG_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR2_BG_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR2_BG_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR2_BG_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR2_BG_INIT_ENUM                    OFF
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR2_BG_OFF                  _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR2_BG_ON                   _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR3_BG_SHIFT                        _MK_SHIFT_CONST(3)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR3_BG_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR3_BG_SHIFT)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR3_BG_RANGE                        3:3
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR3_BG_WOFFSET                      0x0
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR3_BG_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR3_BG_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR3_BG_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR3_BG_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR3_BG_INIT_ENUM                    OFF
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR3_BG_OFF                  _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR3_BG_ON                   _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR4_BG_SHIFT                        _MK_SHIFT_CONST(4)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR4_BG_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR4_BG_SHIFT)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR4_BG_RANGE                        4:4
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR4_BG_WOFFSET                      0x0
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR4_BG_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR4_BG_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR4_BG_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR4_BG_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR4_BG_INIT_ENUM                    OFF
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR4_BG_OFF                  _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR4_BG_ON                   _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR5_BG_SHIFT                        _MK_SHIFT_CONST(5)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR5_BG_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR5_BG_SHIFT)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR5_BG_RANGE                        5:5
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR5_BG_WOFFSET                      0x0
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR5_BG_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR5_BG_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR5_BG_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR5_BG_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR5_BG_INIT_ENUM                    OFF
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR5_BG_OFF                  _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR5_BG_ON                   _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR6_BG_SHIFT                        _MK_SHIFT_CONST(6)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR6_BG_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR6_BG_SHIFT)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR6_BG_RANGE                        6:6
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR6_BG_WOFFSET                      0x0
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR6_BG_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR6_BG_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR6_BG_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR6_BG_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR6_BG_INIT_ENUM                    OFF
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR6_BG_OFF                  _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR6_BG_ON                   _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR7_BG_SHIFT                        _MK_SHIFT_CONST(7)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR7_BG_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR7_BG_SHIFT)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR7_BG_RANGE                        7:7
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR7_BG_WOFFSET                      0x0
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR7_BG_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR7_BG_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR7_BG_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR7_BG_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR7_BG_INIT_ENUM                    OFF
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR7_BG_OFF                  _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR7_BG_ON                   _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR8_BG_SHIFT                        _MK_SHIFT_CONST(8)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR8_BG_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR8_BG_SHIFT)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR8_BG_RANGE                        8:8
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR8_BG_WOFFSET                      0x0
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR8_BG_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR8_BG_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR8_BG_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR8_BG_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR8_BG_INIT_ENUM                    OFF
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR8_BG_OFF                  _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR8_BG_ON                   _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR9_BG_SHIFT                        _MK_SHIFT_CONST(9)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR9_BG_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR9_BG_SHIFT)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR9_BG_RANGE                        9:9
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR9_BG_WOFFSET                      0x0
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR9_BG_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR9_BG_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR9_BG_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR9_BG_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR9_BG_INIT_ENUM                    OFF
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR9_BG_OFF                  _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR9_BG_ON                   _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR10_BG_SHIFT                       _MK_SHIFT_CONST(10)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR10_BG_FIELD                       _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR10_BG_SHIFT)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR10_BG_RANGE                       10:10
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR10_BG_WOFFSET                     0x0
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR10_BG_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR10_BG_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR10_BG_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR10_BG_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR10_BG_INIT_ENUM                   OFF
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR10_BG_OFF                 _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR10_BG_ON                  _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR11_BG_SHIFT                       _MK_SHIFT_CONST(11)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR11_BG_FIELD                       _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR11_BG_SHIFT)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR11_BG_RANGE                       11:11
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR11_BG_WOFFSET                     0x0
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR11_BG_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR11_BG_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR11_BG_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR11_BG_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR11_BG_INIT_ENUM                   OFF
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR11_BG_OFF                 _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR11_BG_ON                  _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_COMP_BG_SHIFT                       _MK_SHIFT_CONST(12)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_COMP_BG_FIELD                       _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD6_REQ_0_DDR1_COMP_BG_SHIFT)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_COMP_BG_RANGE                       12:12
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_COMP_BG_WOFFSET                     0x0
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_COMP_BG_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_COMP_BG_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_COMP_BG_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_COMP_BG_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_COMP_BG_INIT_ENUM                   OFF
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_COMP_BG_OFF                 _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_COMP_BG_ON                  _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR0_VTTGEN_SHIFT                    _MK_SHIFT_CONST(16)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR0_VTTGEN_FIELD                    _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR0_VTTGEN_SHIFT)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR0_VTTGEN_RANGE                    16:16
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR0_VTTGEN_WOFFSET                  0x0
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR0_VTTGEN_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR0_VTTGEN_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR0_VTTGEN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR0_VTTGEN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR0_VTTGEN_INIT_ENUM                        OFF
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR0_VTTGEN_OFF                      _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR0_VTTGEN_ON                       _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR1_VTTGEN_SHIFT                    _MK_SHIFT_CONST(17)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR1_VTTGEN_FIELD                    _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR1_VTTGEN_SHIFT)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR1_VTTGEN_RANGE                    17:17
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR1_VTTGEN_WOFFSET                  0x0
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR1_VTTGEN_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR1_VTTGEN_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR1_VTTGEN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR1_VTTGEN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR1_VTTGEN_INIT_ENUM                        OFF
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR1_VTTGEN_OFF                      _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR1_VTTGEN_ON                       _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR2_VTTGEN_SHIFT                    _MK_SHIFT_CONST(18)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR2_VTTGEN_FIELD                    _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR2_VTTGEN_SHIFT)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR2_VTTGEN_RANGE                    18:18
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR2_VTTGEN_WOFFSET                  0x0
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR2_VTTGEN_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR2_VTTGEN_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR2_VTTGEN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR2_VTTGEN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR2_VTTGEN_INIT_ENUM                        OFF
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR2_VTTGEN_OFF                      _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR2_VTTGEN_ON                       _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR3_VTTGEN_SHIFT                    _MK_SHIFT_CONST(19)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR3_VTTGEN_FIELD                    _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR3_VTTGEN_SHIFT)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR3_VTTGEN_RANGE                    19:19
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR3_VTTGEN_WOFFSET                  0x0
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR3_VTTGEN_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR3_VTTGEN_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR3_VTTGEN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR3_VTTGEN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR3_VTTGEN_INIT_ENUM                        OFF
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR3_VTTGEN_OFF                      _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR3_VTTGEN_ON                       _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR4_VTTGEN_SHIFT                    _MK_SHIFT_CONST(20)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR4_VTTGEN_FIELD                    _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR4_VTTGEN_SHIFT)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR4_VTTGEN_RANGE                    20:20
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR4_VTTGEN_WOFFSET                  0x0
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR4_VTTGEN_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR4_VTTGEN_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR4_VTTGEN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR4_VTTGEN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR4_VTTGEN_INIT_ENUM                        OFF
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR4_VTTGEN_OFF                      _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR4_VTTGEN_ON                       _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR5_VTTGEN_SHIFT                    _MK_SHIFT_CONST(21)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR5_VTTGEN_FIELD                    _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR5_VTTGEN_SHIFT)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR5_VTTGEN_RANGE                    21:21
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR5_VTTGEN_WOFFSET                  0x0
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR5_VTTGEN_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR5_VTTGEN_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR5_VTTGEN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR5_VTTGEN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR5_VTTGEN_INIT_ENUM                        OFF
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR5_VTTGEN_OFF                      _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR5_VTTGEN_ON                       _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR6_VTTGEN_SHIFT                    _MK_SHIFT_CONST(22)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR6_VTTGEN_FIELD                    _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR6_VTTGEN_SHIFT)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR6_VTTGEN_RANGE                    22:22
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR6_VTTGEN_WOFFSET                  0x0
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR6_VTTGEN_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR6_VTTGEN_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR6_VTTGEN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR6_VTTGEN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR6_VTTGEN_INIT_ENUM                        OFF
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR6_VTTGEN_OFF                      _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR6_VTTGEN_ON                       _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR7_VTTGEN_SHIFT                    _MK_SHIFT_CONST(23)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR7_VTTGEN_FIELD                    _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR7_VTTGEN_SHIFT)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR7_VTTGEN_RANGE                    23:23
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR7_VTTGEN_WOFFSET                  0x0
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR7_VTTGEN_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR7_VTTGEN_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR7_VTTGEN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR7_VTTGEN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR7_VTTGEN_INIT_ENUM                        OFF
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR7_VTTGEN_OFF                      _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR7_VTTGEN_ON                       _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR8_VTTGEN_SHIFT                    _MK_SHIFT_CONST(24)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR8_VTTGEN_FIELD                    _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR8_VTTGEN_SHIFT)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR8_VTTGEN_RANGE                    24:24
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR8_VTTGEN_WOFFSET                  0x0
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR8_VTTGEN_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR8_VTTGEN_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR8_VTTGEN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR8_VTTGEN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR8_VTTGEN_INIT_ENUM                        OFF
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR8_VTTGEN_OFF                      _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR8_VTTGEN_ON                       _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR9_VTTGEN_SHIFT                    _MK_SHIFT_CONST(25)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR9_VTTGEN_FIELD                    _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR9_VTTGEN_SHIFT)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR9_VTTGEN_RANGE                    25:25
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR9_VTTGEN_WOFFSET                  0x0
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR9_VTTGEN_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR9_VTTGEN_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR9_VTTGEN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR9_VTTGEN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR9_VTTGEN_INIT_ENUM                        OFF
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR9_VTTGEN_OFF                      _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR9_VTTGEN_ON                       _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR10_VTTGEN_SHIFT                   _MK_SHIFT_CONST(26)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR10_VTTGEN_FIELD                   _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR10_VTTGEN_SHIFT)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR10_VTTGEN_RANGE                   26:26
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR10_VTTGEN_WOFFSET                 0x0
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR10_VTTGEN_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR10_VTTGEN_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR10_VTTGEN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR10_VTTGEN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR10_VTTGEN_INIT_ENUM                       OFF
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR10_VTTGEN_OFF                     _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR10_VTTGEN_ON                      _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR11_VTTGEN_SHIFT                   _MK_SHIFT_CONST(27)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR11_VTTGEN_FIELD                   _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR11_VTTGEN_SHIFT)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR11_VTTGEN_RANGE                   27:27
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR11_VTTGEN_WOFFSET                 0x0
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR11_VTTGEN_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR11_VTTGEN_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR11_VTTGEN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR11_VTTGEN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR11_VTTGEN_INIT_ENUM                       OFF
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR11_VTTGEN_OFF                     _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_BR11_VTTGEN_ON                      _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_COMP_VTTGEN_SHIFT                   _MK_SHIFT_CONST(28)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_COMP_VTTGEN_FIELD                   _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD6_REQ_0_DDR1_COMP_VTTGEN_SHIFT)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_COMP_VTTGEN_RANGE                   28:28
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_COMP_VTTGEN_WOFFSET                 0x0
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_COMP_VTTGEN_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_COMP_VTTGEN_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_COMP_VTTGEN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_COMP_VTTGEN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_COMP_VTTGEN_INIT_ENUM                       OFF
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_COMP_VTTGEN_OFF                     _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_COMP_VTTGEN_ON                      _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_DDLL_VTTGEN_SHIFT                   _MK_SHIFT_CONST(29)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_DDLL_VTTGEN_FIELD                   _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD6_REQ_0_DDR1_DDLL_VTTGEN_SHIFT)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_DDLL_VTTGEN_RANGE                   29:29
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_DDLL_VTTGEN_WOFFSET                 0x0
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_DDLL_VTTGEN_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_DDLL_VTTGEN_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_DDLL_VTTGEN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_DDLL_VTTGEN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_DDLL_VTTGEN_INIT_ENUM                       OFF
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_DDLL_VTTGEN_OFF                     _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD6_REQ_0_DDR1_DDLL_VTTGEN_ON                      _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD6_REQ_0_CODE_SHIFT                       _MK_SHIFT_CONST(30)
#define PMC_IMPL_IO_DPD6_REQ_0_CODE_FIELD                       _MK_FIELD_CONST(0x3, PMC_IMPL_IO_DPD6_REQ_0_CODE_SHIFT)
#define PMC_IMPL_IO_DPD6_REQ_0_CODE_RANGE                       31:30
#define PMC_IMPL_IO_DPD6_REQ_0_CODE_WOFFSET                     0x0
#define PMC_IMPL_IO_DPD6_REQ_0_CODE_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_REQ_0_CODE_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PMC_IMPL_IO_DPD6_REQ_0_CODE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_REQ_0_CODE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_REQ_0_CODE_INIT_ENUM                   IDLE
#define PMC_IMPL_IO_DPD6_REQ_0_CODE_IDLE                        _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD6_REQ_0_CODE_DPD_OFF                     _MK_ENUM_CONST(1)
#define PMC_IMPL_IO_DPD6_REQ_0_CODE_DPD_ON                      _MK_ENUM_CONST(2)


// Register PMC_IMPL_IO_DPD6_STATUS_0
#define PMC_IMPL_IO_DPD6_STATUS_0                       _MK_ADDR_CONST(0xa0)
#define PMC_IMPL_IO_DPD6_STATUS_0_SECURE                        0x0
#define PMC_IMPL_IO_DPD6_STATUS_0_SCR                   IODPD6_SCR_0
#define PMC_IMPL_IO_DPD6_STATUS_0_WORD_COUNT                    0x1
#define PMC_IMPL_IO_DPD6_STATUS_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_STATUS_0_RESET_MASK                    _MK_MASK_CONST(0x3fff1fff)
#define PMC_IMPL_IO_DPD6_STATUS_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_STATUS_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_STATUS_0_READ_MASK                     _MK_MASK_CONST(0x3fff1fff)
#define PMC_IMPL_IO_DPD6_STATUS_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR0_BG_SHIFT                     _MK_SHIFT_CONST(0)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR0_BG_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR0_BG_SHIFT)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR0_BG_RANGE                     0:0
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR0_BG_WOFFSET                   0x0
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR0_BG_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR0_BG_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR0_BG_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR0_BG_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR0_BG_INIT_ENUM                 OFF
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR0_BG_OFF                       _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR0_BG_ON                        _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR1_BG_SHIFT                     _MK_SHIFT_CONST(1)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR1_BG_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR1_BG_SHIFT)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR1_BG_RANGE                     1:1
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR1_BG_WOFFSET                   0x0
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR1_BG_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR1_BG_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR1_BG_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR1_BG_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR1_BG_INIT_ENUM                 OFF
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR1_BG_OFF                       _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR1_BG_ON                        _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR2_BG_SHIFT                     _MK_SHIFT_CONST(2)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR2_BG_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR2_BG_SHIFT)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR2_BG_RANGE                     2:2
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR2_BG_WOFFSET                   0x0
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR2_BG_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR2_BG_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR2_BG_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR2_BG_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR2_BG_INIT_ENUM                 OFF
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR2_BG_OFF                       _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR2_BG_ON                        _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR3_BG_SHIFT                     _MK_SHIFT_CONST(3)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR3_BG_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR3_BG_SHIFT)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR3_BG_RANGE                     3:3
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR3_BG_WOFFSET                   0x0
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR3_BG_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR3_BG_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR3_BG_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR3_BG_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR3_BG_INIT_ENUM                 OFF
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR3_BG_OFF                       _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR3_BG_ON                        _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR4_BG_SHIFT                     _MK_SHIFT_CONST(4)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR4_BG_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR4_BG_SHIFT)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR4_BG_RANGE                     4:4
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR4_BG_WOFFSET                   0x0
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR4_BG_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR4_BG_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR4_BG_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR4_BG_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR4_BG_INIT_ENUM                 OFF
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR4_BG_OFF                       _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR4_BG_ON                        _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR5_BG_SHIFT                     _MK_SHIFT_CONST(5)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR5_BG_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR5_BG_SHIFT)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR5_BG_RANGE                     5:5
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR5_BG_WOFFSET                   0x0
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR5_BG_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR5_BG_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR5_BG_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR5_BG_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR5_BG_INIT_ENUM                 OFF
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR5_BG_OFF                       _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR5_BG_ON                        _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR6_BG_SHIFT                     _MK_SHIFT_CONST(6)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR6_BG_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR6_BG_SHIFT)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR6_BG_RANGE                     6:6
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR6_BG_WOFFSET                   0x0
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR6_BG_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR6_BG_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR6_BG_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR6_BG_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR6_BG_INIT_ENUM                 OFF
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR6_BG_OFF                       _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR6_BG_ON                        _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR7_BG_SHIFT                     _MK_SHIFT_CONST(7)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR7_BG_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR7_BG_SHIFT)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR7_BG_RANGE                     7:7
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR7_BG_WOFFSET                   0x0
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR7_BG_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR7_BG_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR7_BG_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR7_BG_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR7_BG_INIT_ENUM                 OFF
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR7_BG_OFF                       _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR7_BG_ON                        _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR8_BG_SHIFT                     _MK_SHIFT_CONST(8)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR8_BG_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR8_BG_SHIFT)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR8_BG_RANGE                     8:8
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR8_BG_WOFFSET                   0x0
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR8_BG_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR8_BG_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR8_BG_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR8_BG_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR8_BG_INIT_ENUM                 OFF
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR8_BG_OFF                       _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR8_BG_ON                        _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR9_BG_SHIFT                     _MK_SHIFT_CONST(9)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR9_BG_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR9_BG_SHIFT)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR9_BG_RANGE                     9:9
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR9_BG_WOFFSET                   0x0
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR9_BG_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR9_BG_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR9_BG_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR9_BG_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR9_BG_INIT_ENUM                 OFF
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR9_BG_OFF                       _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR9_BG_ON                        _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR10_BG_SHIFT                    _MK_SHIFT_CONST(10)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR10_BG_FIELD                    _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR10_BG_SHIFT)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR10_BG_RANGE                    10:10
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR10_BG_WOFFSET                  0x0
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR10_BG_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR10_BG_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR10_BG_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR10_BG_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR10_BG_INIT_ENUM                        OFF
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR10_BG_OFF                      _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR10_BG_ON                       _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR11_BG_SHIFT                    _MK_SHIFT_CONST(11)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR11_BG_FIELD                    _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR11_BG_SHIFT)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR11_BG_RANGE                    11:11
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR11_BG_WOFFSET                  0x0
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR11_BG_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR11_BG_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR11_BG_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR11_BG_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR11_BG_INIT_ENUM                        OFF
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR11_BG_OFF                      _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR11_BG_ON                       _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_COMP_BG_SHIFT                    _MK_SHIFT_CONST(12)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_COMP_BG_FIELD                    _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD6_STATUS_0_DDR1_COMP_BG_SHIFT)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_COMP_BG_RANGE                    12:12
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_COMP_BG_WOFFSET                  0x0
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_COMP_BG_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_COMP_BG_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_COMP_BG_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_COMP_BG_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_COMP_BG_INIT_ENUM                        OFF
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_COMP_BG_OFF                      _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_COMP_BG_ON                       _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR0_VTTGEN_SHIFT                 _MK_SHIFT_CONST(16)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR0_VTTGEN_FIELD                 _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR0_VTTGEN_SHIFT)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR0_VTTGEN_RANGE                 16:16
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR0_VTTGEN_WOFFSET                       0x0
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR0_VTTGEN_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR0_VTTGEN_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR0_VTTGEN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR0_VTTGEN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR0_VTTGEN_INIT_ENUM                     OFF
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR0_VTTGEN_OFF                   _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR0_VTTGEN_ON                    _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR1_VTTGEN_SHIFT                 _MK_SHIFT_CONST(17)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR1_VTTGEN_FIELD                 _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR1_VTTGEN_SHIFT)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR1_VTTGEN_RANGE                 17:17
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR1_VTTGEN_WOFFSET                       0x0
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR1_VTTGEN_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR1_VTTGEN_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR1_VTTGEN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR1_VTTGEN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR1_VTTGEN_INIT_ENUM                     OFF
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR1_VTTGEN_OFF                   _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR1_VTTGEN_ON                    _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR2_VTTGEN_SHIFT                 _MK_SHIFT_CONST(18)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR2_VTTGEN_FIELD                 _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR2_VTTGEN_SHIFT)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR2_VTTGEN_RANGE                 18:18
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR2_VTTGEN_WOFFSET                       0x0
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR2_VTTGEN_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR2_VTTGEN_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR2_VTTGEN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR2_VTTGEN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR2_VTTGEN_INIT_ENUM                     OFF
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR2_VTTGEN_OFF                   _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR2_VTTGEN_ON                    _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR3_VTTGEN_SHIFT                 _MK_SHIFT_CONST(19)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR3_VTTGEN_FIELD                 _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR3_VTTGEN_SHIFT)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR3_VTTGEN_RANGE                 19:19
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR3_VTTGEN_WOFFSET                       0x0
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR3_VTTGEN_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR3_VTTGEN_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR3_VTTGEN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR3_VTTGEN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR3_VTTGEN_INIT_ENUM                     OFF
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR3_VTTGEN_OFF                   _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR3_VTTGEN_ON                    _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR4_VTTGEN_SHIFT                 _MK_SHIFT_CONST(20)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR4_VTTGEN_FIELD                 _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR4_VTTGEN_SHIFT)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR4_VTTGEN_RANGE                 20:20
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR4_VTTGEN_WOFFSET                       0x0
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR4_VTTGEN_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR4_VTTGEN_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR4_VTTGEN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR4_VTTGEN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR4_VTTGEN_INIT_ENUM                     OFF
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR4_VTTGEN_OFF                   _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR4_VTTGEN_ON                    _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR5_VTTGEN_SHIFT                 _MK_SHIFT_CONST(21)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR5_VTTGEN_FIELD                 _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR5_VTTGEN_SHIFT)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR5_VTTGEN_RANGE                 21:21
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR5_VTTGEN_WOFFSET                       0x0
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR5_VTTGEN_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR5_VTTGEN_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR5_VTTGEN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR5_VTTGEN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR5_VTTGEN_INIT_ENUM                     OFF
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR5_VTTGEN_OFF                   _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR5_VTTGEN_ON                    _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR6_VTTGEN_SHIFT                 _MK_SHIFT_CONST(22)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR6_VTTGEN_FIELD                 _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR6_VTTGEN_SHIFT)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR6_VTTGEN_RANGE                 22:22
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR6_VTTGEN_WOFFSET                       0x0
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR6_VTTGEN_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR6_VTTGEN_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR6_VTTGEN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR6_VTTGEN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR6_VTTGEN_INIT_ENUM                     OFF
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR6_VTTGEN_OFF                   _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR6_VTTGEN_ON                    _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR7_VTTGEN_SHIFT                 _MK_SHIFT_CONST(23)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR7_VTTGEN_FIELD                 _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR7_VTTGEN_SHIFT)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR7_VTTGEN_RANGE                 23:23
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR7_VTTGEN_WOFFSET                       0x0
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR7_VTTGEN_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR7_VTTGEN_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR7_VTTGEN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR7_VTTGEN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR7_VTTGEN_INIT_ENUM                     OFF
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR7_VTTGEN_OFF                   _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR7_VTTGEN_ON                    _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR8_VTTGEN_SHIFT                 _MK_SHIFT_CONST(24)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR8_VTTGEN_FIELD                 _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR8_VTTGEN_SHIFT)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR8_VTTGEN_RANGE                 24:24
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR8_VTTGEN_WOFFSET                       0x0
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR8_VTTGEN_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR8_VTTGEN_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR8_VTTGEN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR8_VTTGEN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR8_VTTGEN_INIT_ENUM                     OFF
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR8_VTTGEN_OFF                   _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR8_VTTGEN_ON                    _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR9_VTTGEN_SHIFT                 _MK_SHIFT_CONST(25)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR9_VTTGEN_FIELD                 _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR9_VTTGEN_SHIFT)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR9_VTTGEN_RANGE                 25:25
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR9_VTTGEN_WOFFSET                       0x0
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR9_VTTGEN_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR9_VTTGEN_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR9_VTTGEN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR9_VTTGEN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR9_VTTGEN_INIT_ENUM                     OFF
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR9_VTTGEN_OFF                   _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR9_VTTGEN_ON                    _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR10_VTTGEN_SHIFT                        _MK_SHIFT_CONST(26)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR10_VTTGEN_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR10_VTTGEN_SHIFT)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR10_VTTGEN_RANGE                        26:26
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR10_VTTGEN_WOFFSET                      0x0
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR10_VTTGEN_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR10_VTTGEN_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR10_VTTGEN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR10_VTTGEN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR10_VTTGEN_INIT_ENUM                    OFF
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR10_VTTGEN_OFF                  _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR10_VTTGEN_ON                   _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR11_VTTGEN_SHIFT                        _MK_SHIFT_CONST(27)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR11_VTTGEN_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR11_VTTGEN_SHIFT)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR11_VTTGEN_RANGE                        27:27
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR11_VTTGEN_WOFFSET                      0x0
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR11_VTTGEN_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR11_VTTGEN_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR11_VTTGEN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR11_VTTGEN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR11_VTTGEN_INIT_ENUM                    OFF
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR11_VTTGEN_OFF                  _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_BR11_VTTGEN_ON                   _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_COMP_VTTGEN_SHIFT                        _MK_SHIFT_CONST(28)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_COMP_VTTGEN_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD6_STATUS_0_DDR1_COMP_VTTGEN_SHIFT)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_COMP_VTTGEN_RANGE                        28:28
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_COMP_VTTGEN_WOFFSET                      0x0
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_COMP_VTTGEN_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_COMP_VTTGEN_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_COMP_VTTGEN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_COMP_VTTGEN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_COMP_VTTGEN_INIT_ENUM                    OFF
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_COMP_VTTGEN_OFF                  _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_COMP_VTTGEN_ON                   _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_DDLL_VTTGEN_SHIFT                        _MK_SHIFT_CONST(29)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_DDLL_VTTGEN_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD6_STATUS_0_DDR1_DDLL_VTTGEN_SHIFT)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_DDLL_VTTGEN_RANGE                        29:29
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_DDLL_VTTGEN_WOFFSET                      0x0
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_DDLL_VTTGEN_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_DDLL_VTTGEN_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_DDLL_VTTGEN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_DDLL_VTTGEN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_DDLL_VTTGEN_INIT_ENUM                    OFF
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_DDLL_VTTGEN_OFF                  _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD6_STATUS_0_DDR1_DDLL_VTTGEN_ON                   _MK_ENUM_CONST(1)


// Register PMC_IMPL_IO_DPD7_REQ_0
#define PMC_IMPL_IO_DPD7_REQ_0                  _MK_ADDR_CONST(0xa4)
#define PMC_IMPL_IO_DPD7_REQ_0_SECURE                   0x0
#define PMC_IMPL_IO_DPD7_REQ_0_SCR                      IODPD7_SCR_0
#define PMC_IMPL_IO_DPD7_REQ_0_WORD_COUNT                       0x1
#define PMC_IMPL_IO_DPD7_REQ_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_REQ_0_RESET_MASK                       _MK_MASK_CONST(0xffcffffd)
#define PMC_IMPL_IO_DPD7_REQ_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_REQ_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_REQ_0_READ_MASK                        _MK_MASK_CONST(0xffcffffd)
#define PMC_IMPL_IO_DPD7_REQ_0_WRITE_MASK                       _MK_MASK_CONST(0xffcffffd)
#define PMC_IMPL_IO_DPD7_REQ_0_BATT_OC_SHIFT                    _MK_SHIFT_CONST(0)
#define PMC_IMPL_IO_DPD7_REQ_0_BATT_OC_FIELD                    _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD7_REQ_0_BATT_OC_SHIFT)
#define PMC_IMPL_IO_DPD7_REQ_0_BATT_OC_RANGE                    0:0
#define PMC_IMPL_IO_DPD7_REQ_0_BATT_OC_WOFFSET                  0x0
#define PMC_IMPL_IO_DPD7_REQ_0_BATT_OC_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_REQ_0_BATT_OC_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD7_REQ_0_BATT_OC_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_REQ_0_BATT_OC_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_REQ_0_BATT_OC_INIT_ENUM                        OFF
#define PMC_IMPL_IO_DPD7_REQ_0_BATT_OC_OFF                      _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD7_REQ_0_BATT_OC_ON                       _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD7_REQ_0_CAN0_DIN_SHIFT                   _MK_SHIFT_CONST(2)
#define PMC_IMPL_IO_DPD7_REQ_0_CAN0_DIN_FIELD                   _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD7_REQ_0_CAN0_DIN_SHIFT)
#define PMC_IMPL_IO_DPD7_REQ_0_CAN0_DIN_RANGE                   2:2
#define PMC_IMPL_IO_DPD7_REQ_0_CAN0_DIN_WOFFSET                 0x0
#define PMC_IMPL_IO_DPD7_REQ_0_CAN0_DIN_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_REQ_0_CAN0_DIN_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD7_REQ_0_CAN0_DIN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_REQ_0_CAN0_DIN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_REQ_0_CAN0_DIN_INIT_ENUM                       OFF
#define PMC_IMPL_IO_DPD7_REQ_0_CAN0_DIN_OFF                     _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD7_REQ_0_CAN0_DIN_ON                      _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD7_REQ_0_CAN0_DOUT_SHIFT                  _MK_SHIFT_CONST(3)
#define PMC_IMPL_IO_DPD7_REQ_0_CAN0_DOUT_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD7_REQ_0_CAN0_DOUT_SHIFT)
#define PMC_IMPL_IO_DPD7_REQ_0_CAN0_DOUT_RANGE                  3:3
#define PMC_IMPL_IO_DPD7_REQ_0_CAN0_DOUT_WOFFSET                        0x0
#define PMC_IMPL_IO_DPD7_REQ_0_CAN0_DOUT_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_REQ_0_CAN0_DOUT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD7_REQ_0_CAN0_DOUT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_REQ_0_CAN0_DOUT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_REQ_0_CAN0_DOUT_INIT_ENUM                      OFF
#define PMC_IMPL_IO_DPD7_REQ_0_CAN0_DOUT_OFF                    _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD7_REQ_0_CAN0_DOUT_ON                     _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD7_REQ_0_CAN1_DIN_SHIFT                   _MK_SHIFT_CONST(4)
#define PMC_IMPL_IO_DPD7_REQ_0_CAN1_DIN_FIELD                   _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD7_REQ_0_CAN1_DIN_SHIFT)
#define PMC_IMPL_IO_DPD7_REQ_0_CAN1_DIN_RANGE                   4:4
#define PMC_IMPL_IO_DPD7_REQ_0_CAN1_DIN_WOFFSET                 0x0
#define PMC_IMPL_IO_DPD7_REQ_0_CAN1_DIN_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_REQ_0_CAN1_DIN_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD7_REQ_0_CAN1_DIN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_REQ_0_CAN1_DIN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_REQ_0_CAN1_DIN_INIT_ENUM                       OFF
#define PMC_IMPL_IO_DPD7_REQ_0_CAN1_DIN_OFF                     _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD7_REQ_0_CAN1_DIN_ON                      _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD7_REQ_0_CAN1_DOUT_SHIFT                  _MK_SHIFT_CONST(5)
#define PMC_IMPL_IO_DPD7_REQ_0_CAN1_DOUT_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD7_REQ_0_CAN1_DOUT_SHIFT)
#define PMC_IMPL_IO_DPD7_REQ_0_CAN1_DOUT_RANGE                  5:5
#define PMC_IMPL_IO_DPD7_REQ_0_CAN1_DOUT_WOFFSET                        0x0
#define PMC_IMPL_IO_DPD7_REQ_0_CAN1_DOUT_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_REQ_0_CAN1_DOUT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD7_REQ_0_CAN1_DOUT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_REQ_0_CAN1_DOUT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_REQ_0_CAN1_DOUT_INIT_ENUM                      OFF
#define PMC_IMPL_IO_DPD7_REQ_0_CAN1_DOUT_OFF                    _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD7_REQ_0_CAN1_DOUT_ON                     _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD7_REQ_0_CAN_GPIO0_SHIFT                  _MK_SHIFT_CONST(6)
#define PMC_IMPL_IO_DPD7_REQ_0_CAN_GPIO0_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD7_REQ_0_CAN_GPIO0_SHIFT)
#define PMC_IMPL_IO_DPD7_REQ_0_CAN_GPIO0_RANGE                  6:6
#define PMC_IMPL_IO_DPD7_REQ_0_CAN_GPIO0_WOFFSET                        0x0
#define PMC_IMPL_IO_DPD7_REQ_0_CAN_GPIO0_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_REQ_0_CAN_GPIO0_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD7_REQ_0_CAN_GPIO0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_REQ_0_CAN_GPIO0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_REQ_0_CAN_GPIO0_INIT_ENUM                      OFF
#define PMC_IMPL_IO_DPD7_REQ_0_CAN_GPIO0_OFF                    _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD7_REQ_0_CAN_GPIO0_ON                     _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD7_REQ_0_CAN_GPIO1_SHIFT                  _MK_SHIFT_CONST(7)
#define PMC_IMPL_IO_DPD7_REQ_0_CAN_GPIO1_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD7_REQ_0_CAN_GPIO1_SHIFT)
#define PMC_IMPL_IO_DPD7_REQ_0_CAN_GPIO1_RANGE                  7:7
#define PMC_IMPL_IO_DPD7_REQ_0_CAN_GPIO1_WOFFSET                        0x0
#define PMC_IMPL_IO_DPD7_REQ_0_CAN_GPIO1_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_REQ_0_CAN_GPIO1_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD7_REQ_0_CAN_GPIO1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_REQ_0_CAN_GPIO1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_REQ_0_CAN_GPIO1_INIT_ENUM                      OFF
#define PMC_IMPL_IO_DPD7_REQ_0_CAN_GPIO1_OFF                    _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD7_REQ_0_CAN_GPIO1_ON                     _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD7_REQ_0_GPIO_SEN0_SHIFT                  _MK_SHIFT_CONST(8)
#define PMC_IMPL_IO_DPD7_REQ_0_GPIO_SEN0_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD7_REQ_0_GPIO_SEN0_SHIFT)
#define PMC_IMPL_IO_DPD7_REQ_0_GPIO_SEN0_RANGE                  8:8
#define PMC_IMPL_IO_DPD7_REQ_0_GPIO_SEN0_WOFFSET                        0x0
#define PMC_IMPL_IO_DPD7_REQ_0_GPIO_SEN0_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_REQ_0_GPIO_SEN0_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD7_REQ_0_GPIO_SEN0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_REQ_0_GPIO_SEN0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_REQ_0_GPIO_SEN0_INIT_ENUM                      OFF
#define PMC_IMPL_IO_DPD7_REQ_0_GPIO_SEN0_OFF                    _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD7_REQ_0_GPIO_SEN0_ON                     _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD7_REQ_0_GPIO_SEN1_SHIFT                  _MK_SHIFT_CONST(9)
#define PMC_IMPL_IO_DPD7_REQ_0_GPIO_SEN1_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD7_REQ_0_GPIO_SEN1_SHIFT)
#define PMC_IMPL_IO_DPD7_REQ_0_GPIO_SEN1_RANGE                  9:9
#define PMC_IMPL_IO_DPD7_REQ_0_GPIO_SEN1_WOFFSET                        0x0
#define PMC_IMPL_IO_DPD7_REQ_0_GPIO_SEN1_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_REQ_0_GPIO_SEN1_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD7_REQ_0_GPIO_SEN1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_REQ_0_GPIO_SEN1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_REQ_0_GPIO_SEN1_INIT_ENUM                      OFF
#define PMC_IMPL_IO_DPD7_REQ_0_GPIO_SEN1_OFF                    _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD7_REQ_0_GPIO_SEN1_ON                     _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD7_REQ_0_GPIO_SEN2_SHIFT                  _MK_SHIFT_CONST(10)
#define PMC_IMPL_IO_DPD7_REQ_0_GPIO_SEN2_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD7_REQ_0_GPIO_SEN2_SHIFT)
#define PMC_IMPL_IO_DPD7_REQ_0_GPIO_SEN2_RANGE                  10:10
#define PMC_IMPL_IO_DPD7_REQ_0_GPIO_SEN2_WOFFSET                        0x0
#define PMC_IMPL_IO_DPD7_REQ_0_GPIO_SEN2_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_REQ_0_GPIO_SEN2_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD7_REQ_0_GPIO_SEN2_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_REQ_0_GPIO_SEN2_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_REQ_0_GPIO_SEN2_INIT_ENUM                      OFF
#define PMC_IMPL_IO_DPD7_REQ_0_GPIO_SEN2_OFF                    _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD7_REQ_0_GPIO_SEN2_ON                     _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD7_REQ_0_GPIO_SEN3_SHIFT                  _MK_SHIFT_CONST(11)
#define PMC_IMPL_IO_DPD7_REQ_0_GPIO_SEN3_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD7_REQ_0_GPIO_SEN3_SHIFT)
#define PMC_IMPL_IO_DPD7_REQ_0_GPIO_SEN3_RANGE                  11:11
#define PMC_IMPL_IO_DPD7_REQ_0_GPIO_SEN3_WOFFSET                        0x0
#define PMC_IMPL_IO_DPD7_REQ_0_GPIO_SEN3_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_REQ_0_GPIO_SEN3_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD7_REQ_0_GPIO_SEN3_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_REQ_0_GPIO_SEN3_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_REQ_0_GPIO_SEN3_INIT_ENUM                      OFF
#define PMC_IMPL_IO_DPD7_REQ_0_GPIO_SEN3_OFF                    _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD7_REQ_0_GPIO_SEN3_ON                     _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD7_REQ_0_GPIO_SEN4_SHIFT                  _MK_SHIFT_CONST(12)
#define PMC_IMPL_IO_DPD7_REQ_0_GPIO_SEN4_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD7_REQ_0_GPIO_SEN4_SHIFT)
#define PMC_IMPL_IO_DPD7_REQ_0_GPIO_SEN4_RANGE                  12:12
#define PMC_IMPL_IO_DPD7_REQ_0_GPIO_SEN4_WOFFSET                        0x0
#define PMC_IMPL_IO_DPD7_REQ_0_GPIO_SEN4_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_REQ_0_GPIO_SEN4_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD7_REQ_0_GPIO_SEN4_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_REQ_0_GPIO_SEN4_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_REQ_0_GPIO_SEN4_INIT_ENUM                      OFF
#define PMC_IMPL_IO_DPD7_REQ_0_GPIO_SEN4_OFF                    _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD7_REQ_0_GPIO_SEN4_ON                     _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD7_REQ_0_GPIO_SEN5_SHIFT                  _MK_SHIFT_CONST(13)
#define PMC_IMPL_IO_DPD7_REQ_0_GPIO_SEN5_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD7_REQ_0_GPIO_SEN5_SHIFT)
#define PMC_IMPL_IO_DPD7_REQ_0_GPIO_SEN5_RANGE                  13:13
#define PMC_IMPL_IO_DPD7_REQ_0_GPIO_SEN5_WOFFSET                        0x0
#define PMC_IMPL_IO_DPD7_REQ_0_GPIO_SEN5_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_REQ_0_GPIO_SEN5_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD7_REQ_0_GPIO_SEN5_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_REQ_0_GPIO_SEN5_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_REQ_0_GPIO_SEN5_INIT_ENUM                      OFF
#define PMC_IMPL_IO_DPD7_REQ_0_GPIO_SEN5_OFF                    _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD7_REQ_0_GPIO_SEN5_ON                     _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD7_REQ_0_GPIO_SEN6_SHIFT                  _MK_SHIFT_CONST(14)
#define PMC_IMPL_IO_DPD7_REQ_0_GPIO_SEN6_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD7_REQ_0_GPIO_SEN6_SHIFT)
#define PMC_IMPL_IO_DPD7_REQ_0_GPIO_SEN6_RANGE                  14:14
#define PMC_IMPL_IO_DPD7_REQ_0_GPIO_SEN6_WOFFSET                        0x0
#define PMC_IMPL_IO_DPD7_REQ_0_GPIO_SEN6_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_REQ_0_GPIO_SEN6_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD7_REQ_0_GPIO_SEN6_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_REQ_0_GPIO_SEN6_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_REQ_0_GPIO_SEN6_INIT_ENUM                      OFF
#define PMC_IMPL_IO_DPD7_REQ_0_GPIO_SEN6_OFF                    _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD7_REQ_0_GPIO_SEN6_ON                     _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD7_REQ_0_GPIO_SEN7_SHIFT                  _MK_SHIFT_CONST(15)
#define PMC_IMPL_IO_DPD7_REQ_0_GPIO_SEN7_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD7_REQ_0_GPIO_SEN7_SHIFT)
#define PMC_IMPL_IO_DPD7_REQ_0_GPIO_SEN7_RANGE                  15:15
#define PMC_IMPL_IO_DPD7_REQ_0_GPIO_SEN7_WOFFSET                        0x0
#define PMC_IMPL_IO_DPD7_REQ_0_GPIO_SEN7_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_REQ_0_GPIO_SEN7_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD7_REQ_0_GPIO_SEN7_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_REQ_0_GPIO_SEN7_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_REQ_0_GPIO_SEN7_INIT_ENUM                      OFF
#define PMC_IMPL_IO_DPD7_REQ_0_GPIO_SEN7_OFF                    _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD7_REQ_0_GPIO_SEN7_ON                     _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD7_REQ_0_GPIO_SEN8_SHIFT                  _MK_SHIFT_CONST(16)
#define PMC_IMPL_IO_DPD7_REQ_0_GPIO_SEN8_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD7_REQ_0_GPIO_SEN8_SHIFT)
#define PMC_IMPL_IO_DPD7_REQ_0_GPIO_SEN8_RANGE                  16:16
#define PMC_IMPL_IO_DPD7_REQ_0_GPIO_SEN8_WOFFSET                        0x0
#define PMC_IMPL_IO_DPD7_REQ_0_GPIO_SEN8_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_REQ_0_GPIO_SEN8_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD7_REQ_0_GPIO_SEN8_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_REQ_0_GPIO_SEN8_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_REQ_0_GPIO_SEN8_INIT_ENUM                      OFF
#define PMC_IMPL_IO_DPD7_REQ_0_GPIO_SEN8_OFF                    _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD7_REQ_0_GPIO_SEN8_ON                     _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD7_REQ_0_GPIO_SEN9_SHIFT                  _MK_SHIFT_CONST(17)
#define PMC_IMPL_IO_DPD7_REQ_0_GPIO_SEN9_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD7_REQ_0_GPIO_SEN9_SHIFT)
#define PMC_IMPL_IO_DPD7_REQ_0_GPIO_SEN9_RANGE                  17:17
#define PMC_IMPL_IO_DPD7_REQ_0_GPIO_SEN9_WOFFSET                        0x0
#define PMC_IMPL_IO_DPD7_REQ_0_GPIO_SEN9_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_REQ_0_GPIO_SEN9_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD7_REQ_0_GPIO_SEN9_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_REQ_0_GPIO_SEN9_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_REQ_0_GPIO_SEN9_INIT_ENUM                      OFF
#define PMC_IMPL_IO_DPD7_REQ_0_GPIO_SEN9_OFF                    _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD7_REQ_0_GPIO_SEN9_ON                     _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD7_REQ_0_GPIO_SW2_SHIFT                   _MK_SHIFT_CONST(18)
#define PMC_IMPL_IO_DPD7_REQ_0_GPIO_SW2_FIELD                   _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD7_REQ_0_GPIO_SW2_SHIFT)
#define PMC_IMPL_IO_DPD7_REQ_0_GPIO_SW2_RANGE                   18:18
#define PMC_IMPL_IO_DPD7_REQ_0_GPIO_SW2_WOFFSET                 0x0
#define PMC_IMPL_IO_DPD7_REQ_0_GPIO_SW2_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_REQ_0_GPIO_SW2_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD7_REQ_0_GPIO_SW2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_REQ_0_GPIO_SW2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_REQ_0_GPIO_SW2_INIT_ENUM                       OFF
#define PMC_IMPL_IO_DPD7_REQ_0_GPIO_SW2_OFF                     _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD7_REQ_0_GPIO_SW2_ON                      _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD7_REQ_0_GPIO_SW3_SHIFT                   _MK_SHIFT_CONST(19)
#define PMC_IMPL_IO_DPD7_REQ_0_GPIO_SW3_FIELD                   _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD7_REQ_0_GPIO_SW3_SHIFT)
#define PMC_IMPL_IO_DPD7_REQ_0_GPIO_SW3_RANGE                   19:19
#define PMC_IMPL_IO_DPD7_REQ_0_GPIO_SW3_WOFFSET                 0x0
#define PMC_IMPL_IO_DPD7_REQ_0_GPIO_SW3_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_REQ_0_GPIO_SW3_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD7_REQ_0_GPIO_SW3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_REQ_0_GPIO_SW3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_REQ_0_GPIO_SW3_INIT_ENUM                       OFF
#define PMC_IMPL_IO_DPD7_REQ_0_GPIO_SW3_OFF                     _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD7_REQ_0_GPIO_SW3_ON                      _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD7_REQ_0_CAN_GPIO2_SHIFT                  _MK_SHIFT_CONST(22)
#define PMC_IMPL_IO_DPD7_REQ_0_CAN_GPIO2_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD7_REQ_0_CAN_GPIO2_SHIFT)
#define PMC_IMPL_IO_DPD7_REQ_0_CAN_GPIO2_RANGE                  22:22
#define PMC_IMPL_IO_DPD7_REQ_0_CAN_GPIO2_WOFFSET                        0x0
#define PMC_IMPL_IO_DPD7_REQ_0_CAN_GPIO2_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_REQ_0_CAN_GPIO2_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD7_REQ_0_CAN_GPIO2_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_REQ_0_CAN_GPIO2_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_REQ_0_CAN_GPIO2_INIT_ENUM                      OFF
#define PMC_IMPL_IO_DPD7_REQ_0_CAN_GPIO2_OFF                    _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD7_REQ_0_CAN_GPIO2_ON                     _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD7_REQ_0_CAN_GPIO3_SHIFT                  _MK_SHIFT_CONST(23)
#define PMC_IMPL_IO_DPD7_REQ_0_CAN_GPIO3_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD7_REQ_0_CAN_GPIO3_SHIFT)
#define PMC_IMPL_IO_DPD7_REQ_0_CAN_GPIO3_RANGE                  23:23
#define PMC_IMPL_IO_DPD7_REQ_0_CAN_GPIO3_WOFFSET                        0x0
#define PMC_IMPL_IO_DPD7_REQ_0_CAN_GPIO3_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_REQ_0_CAN_GPIO3_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD7_REQ_0_CAN_GPIO3_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_REQ_0_CAN_GPIO3_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_REQ_0_CAN_GPIO3_INIT_ENUM                      OFF
#define PMC_IMPL_IO_DPD7_REQ_0_CAN_GPIO3_OFF                    _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD7_REQ_0_CAN_GPIO3_ON                     _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD7_REQ_0_CAN_GPIO4_SHIFT                  _MK_SHIFT_CONST(24)
#define PMC_IMPL_IO_DPD7_REQ_0_CAN_GPIO4_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD7_REQ_0_CAN_GPIO4_SHIFT)
#define PMC_IMPL_IO_DPD7_REQ_0_CAN_GPIO4_RANGE                  24:24
#define PMC_IMPL_IO_DPD7_REQ_0_CAN_GPIO4_WOFFSET                        0x0
#define PMC_IMPL_IO_DPD7_REQ_0_CAN_GPIO4_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_REQ_0_CAN_GPIO4_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD7_REQ_0_CAN_GPIO4_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_REQ_0_CAN_GPIO4_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_REQ_0_CAN_GPIO4_INIT_ENUM                      OFF
#define PMC_IMPL_IO_DPD7_REQ_0_CAN_GPIO4_OFF                    _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD7_REQ_0_CAN_GPIO4_ON                     _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD7_REQ_0_CAN_GPIO5_SHIFT                  _MK_SHIFT_CONST(25)
#define PMC_IMPL_IO_DPD7_REQ_0_CAN_GPIO5_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD7_REQ_0_CAN_GPIO5_SHIFT)
#define PMC_IMPL_IO_DPD7_REQ_0_CAN_GPIO5_RANGE                  25:25
#define PMC_IMPL_IO_DPD7_REQ_0_CAN_GPIO5_WOFFSET                        0x0
#define PMC_IMPL_IO_DPD7_REQ_0_CAN_GPIO5_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_REQ_0_CAN_GPIO5_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD7_REQ_0_CAN_GPIO5_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_REQ_0_CAN_GPIO5_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_REQ_0_CAN_GPIO5_INIT_ENUM                      OFF
#define PMC_IMPL_IO_DPD7_REQ_0_CAN_GPIO5_OFF                    _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD7_REQ_0_CAN_GPIO5_ON                     _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD7_REQ_0_UART3_CTS_SHIFT                  _MK_SHIFT_CONST(26)
#define PMC_IMPL_IO_DPD7_REQ_0_UART3_CTS_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD7_REQ_0_UART3_CTS_SHIFT)
#define PMC_IMPL_IO_DPD7_REQ_0_UART3_CTS_RANGE                  26:26
#define PMC_IMPL_IO_DPD7_REQ_0_UART3_CTS_WOFFSET                        0x0
#define PMC_IMPL_IO_DPD7_REQ_0_UART3_CTS_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_REQ_0_UART3_CTS_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD7_REQ_0_UART3_CTS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_REQ_0_UART3_CTS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_REQ_0_UART3_CTS_INIT_ENUM                      OFF
#define PMC_IMPL_IO_DPD7_REQ_0_UART3_CTS_OFF                    _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD7_REQ_0_UART3_CTS_ON                     _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD7_REQ_0_UART3_RTS_SHIFT                  _MK_SHIFT_CONST(27)
#define PMC_IMPL_IO_DPD7_REQ_0_UART3_RTS_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD7_REQ_0_UART3_RTS_SHIFT)
#define PMC_IMPL_IO_DPD7_REQ_0_UART3_RTS_RANGE                  27:27
#define PMC_IMPL_IO_DPD7_REQ_0_UART3_RTS_WOFFSET                        0x0
#define PMC_IMPL_IO_DPD7_REQ_0_UART3_RTS_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_REQ_0_UART3_RTS_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD7_REQ_0_UART3_RTS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_REQ_0_UART3_RTS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_REQ_0_UART3_RTS_INIT_ENUM                      OFF
#define PMC_IMPL_IO_DPD7_REQ_0_UART3_RTS_OFF                    _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD7_REQ_0_UART3_RTS_ON                     _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD7_REQ_0_UART3_RX_SHIFT                   _MK_SHIFT_CONST(28)
#define PMC_IMPL_IO_DPD7_REQ_0_UART3_RX_FIELD                   _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD7_REQ_0_UART3_RX_SHIFT)
#define PMC_IMPL_IO_DPD7_REQ_0_UART3_RX_RANGE                   28:28
#define PMC_IMPL_IO_DPD7_REQ_0_UART3_RX_WOFFSET                 0x0
#define PMC_IMPL_IO_DPD7_REQ_0_UART3_RX_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_REQ_0_UART3_RX_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD7_REQ_0_UART3_RX_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_REQ_0_UART3_RX_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_REQ_0_UART3_RX_INIT_ENUM                       OFF
#define PMC_IMPL_IO_DPD7_REQ_0_UART3_RX_OFF                     _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD7_REQ_0_UART3_RX_ON                      _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD7_REQ_0_UART3_TX_SHIFT                   _MK_SHIFT_CONST(29)
#define PMC_IMPL_IO_DPD7_REQ_0_UART3_TX_FIELD                   _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD7_REQ_0_UART3_TX_SHIFT)
#define PMC_IMPL_IO_DPD7_REQ_0_UART3_TX_RANGE                   29:29
#define PMC_IMPL_IO_DPD7_REQ_0_UART3_TX_WOFFSET                 0x0
#define PMC_IMPL_IO_DPD7_REQ_0_UART3_TX_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_REQ_0_UART3_TX_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD7_REQ_0_UART3_TX_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_REQ_0_UART3_TX_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_REQ_0_UART3_TX_INIT_ENUM                       OFF
#define PMC_IMPL_IO_DPD7_REQ_0_UART3_TX_OFF                     _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD7_REQ_0_UART3_TX_ON                      _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD7_REQ_0_CODE_SHIFT                       _MK_SHIFT_CONST(30)
#define PMC_IMPL_IO_DPD7_REQ_0_CODE_FIELD                       _MK_FIELD_CONST(0x3, PMC_IMPL_IO_DPD7_REQ_0_CODE_SHIFT)
#define PMC_IMPL_IO_DPD7_REQ_0_CODE_RANGE                       31:30
#define PMC_IMPL_IO_DPD7_REQ_0_CODE_WOFFSET                     0x0
#define PMC_IMPL_IO_DPD7_REQ_0_CODE_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_REQ_0_CODE_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PMC_IMPL_IO_DPD7_REQ_0_CODE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_REQ_0_CODE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_REQ_0_CODE_INIT_ENUM                   IDLE
#define PMC_IMPL_IO_DPD7_REQ_0_CODE_IDLE                        _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD7_REQ_0_CODE_DPD_OFF                     _MK_ENUM_CONST(1)
#define PMC_IMPL_IO_DPD7_REQ_0_CODE_DPD_ON                      _MK_ENUM_CONST(2)


// Register PMC_IMPL_IO_DPD7_STATUS_0
#define PMC_IMPL_IO_DPD7_STATUS_0                       _MK_ADDR_CONST(0xa8)
#define PMC_IMPL_IO_DPD7_STATUS_0_SECURE                        0x0
#define PMC_IMPL_IO_DPD7_STATUS_0_SCR                   IODPD7_SCR_0
#define PMC_IMPL_IO_DPD7_STATUS_0_WORD_COUNT                    0x1
#define PMC_IMPL_IO_DPD7_STATUS_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_STATUS_0_RESET_MASK                    _MK_MASK_CONST(0x3fcffffd)
#define PMC_IMPL_IO_DPD7_STATUS_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_STATUS_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_STATUS_0_READ_MASK                     _MK_MASK_CONST(0x3fcffffd)
#define PMC_IMPL_IO_DPD7_STATUS_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_STATUS_0_BATT_OC_SHIFT                 _MK_SHIFT_CONST(0)
#define PMC_IMPL_IO_DPD7_STATUS_0_BATT_OC_FIELD                 _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD7_STATUS_0_BATT_OC_SHIFT)
#define PMC_IMPL_IO_DPD7_STATUS_0_BATT_OC_RANGE                 0:0
#define PMC_IMPL_IO_DPD7_STATUS_0_BATT_OC_WOFFSET                       0x0
#define PMC_IMPL_IO_DPD7_STATUS_0_BATT_OC_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_STATUS_0_BATT_OC_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD7_STATUS_0_BATT_OC_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_STATUS_0_BATT_OC_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_STATUS_0_BATT_OC_INIT_ENUM                     OFF
#define PMC_IMPL_IO_DPD7_STATUS_0_BATT_OC_OFF                   _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD7_STATUS_0_BATT_OC_ON                    _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD7_STATUS_0_CAN0_DIN_SHIFT                        _MK_SHIFT_CONST(2)
#define PMC_IMPL_IO_DPD7_STATUS_0_CAN0_DIN_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD7_STATUS_0_CAN0_DIN_SHIFT)
#define PMC_IMPL_IO_DPD7_STATUS_0_CAN0_DIN_RANGE                        2:2
#define PMC_IMPL_IO_DPD7_STATUS_0_CAN0_DIN_WOFFSET                      0x0
#define PMC_IMPL_IO_DPD7_STATUS_0_CAN0_DIN_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_STATUS_0_CAN0_DIN_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD7_STATUS_0_CAN0_DIN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_STATUS_0_CAN0_DIN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_STATUS_0_CAN0_DIN_INIT_ENUM                    OFF
#define PMC_IMPL_IO_DPD7_STATUS_0_CAN0_DIN_OFF                  _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD7_STATUS_0_CAN0_DIN_ON                   _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD7_STATUS_0_CAN0_DOUT_SHIFT                       _MK_SHIFT_CONST(3)
#define PMC_IMPL_IO_DPD7_STATUS_0_CAN0_DOUT_FIELD                       _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD7_STATUS_0_CAN0_DOUT_SHIFT)
#define PMC_IMPL_IO_DPD7_STATUS_0_CAN0_DOUT_RANGE                       3:3
#define PMC_IMPL_IO_DPD7_STATUS_0_CAN0_DOUT_WOFFSET                     0x0
#define PMC_IMPL_IO_DPD7_STATUS_0_CAN0_DOUT_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_STATUS_0_CAN0_DOUT_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD7_STATUS_0_CAN0_DOUT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_STATUS_0_CAN0_DOUT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_STATUS_0_CAN0_DOUT_INIT_ENUM                   OFF
#define PMC_IMPL_IO_DPD7_STATUS_0_CAN0_DOUT_OFF                 _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD7_STATUS_0_CAN0_DOUT_ON                  _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD7_STATUS_0_CAN1_DIN_SHIFT                        _MK_SHIFT_CONST(4)
#define PMC_IMPL_IO_DPD7_STATUS_0_CAN1_DIN_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD7_STATUS_0_CAN1_DIN_SHIFT)
#define PMC_IMPL_IO_DPD7_STATUS_0_CAN1_DIN_RANGE                        4:4
#define PMC_IMPL_IO_DPD7_STATUS_0_CAN1_DIN_WOFFSET                      0x0
#define PMC_IMPL_IO_DPD7_STATUS_0_CAN1_DIN_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_STATUS_0_CAN1_DIN_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD7_STATUS_0_CAN1_DIN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_STATUS_0_CAN1_DIN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_STATUS_0_CAN1_DIN_INIT_ENUM                    OFF
#define PMC_IMPL_IO_DPD7_STATUS_0_CAN1_DIN_OFF                  _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD7_STATUS_0_CAN1_DIN_ON                   _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD7_STATUS_0_CAN1_DOUT_SHIFT                       _MK_SHIFT_CONST(5)
#define PMC_IMPL_IO_DPD7_STATUS_0_CAN1_DOUT_FIELD                       _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD7_STATUS_0_CAN1_DOUT_SHIFT)
#define PMC_IMPL_IO_DPD7_STATUS_0_CAN1_DOUT_RANGE                       5:5
#define PMC_IMPL_IO_DPD7_STATUS_0_CAN1_DOUT_WOFFSET                     0x0
#define PMC_IMPL_IO_DPD7_STATUS_0_CAN1_DOUT_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_STATUS_0_CAN1_DOUT_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD7_STATUS_0_CAN1_DOUT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_STATUS_0_CAN1_DOUT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_STATUS_0_CAN1_DOUT_INIT_ENUM                   OFF
#define PMC_IMPL_IO_DPD7_STATUS_0_CAN1_DOUT_OFF                 _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD7_STATUS_0_CAN1_DOUT_ON                  _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD7_STATUS_0_CAN_GPIO0_SHIFT                       _MK_SHIFT_CONST(6)
#define PMC_IMPL_IO_DPD7_STATUS_0_CAN_GPIO0_FIELD                       _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD7_STATUS_0_CAN_GPIO0_SHIFT)
#define PMC_IMPL_IO_DPD7_STATUS_0_CAN_GPIO0_RANGE                       6:6
#define PMC_IMPL_IO_DPD7_STATUS_0_CAN_GPIO0_WOFFSET                     0x0
#define PMC_IMPL_IO_DPD7_STATUS_0_CAN_GPIO0_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_STATUS_0_CAN_GPIO0_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD7_STATUS_0_CAN_GPIO0_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_STATUS_0_CAN_GPIO0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_STATUS_0_CAN_GPIO0_INIT_ENUM                   OFF
#define PMC_IMPL_IO_DPD7_STATUS_0_CAN_GPIO0_OFF                 _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD7_STATUS_0_CAN_GPIO0_ON                  _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD7_STATUS_0_CAN_GPIO1_SHIFT                       _MK_SHIFT_CONST(7)
#define PMC_IMPL_IO_DPD7_STATUS_0_CAN_GPIO1_FIELD                       _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD7_STATUS_0_CAN_GPIO1_SHIFT)
#define PMC_IMPL_IO_DPD7_STATUS_0_CAN_GPIO1_RANGE                       7:7
#define PMC_IMPL_IO_DPD7_STATUS_0_CAN_GPIO1_WOFFSET                     0x0
#define PMC_IMPL_IO_DPD7_STATUS_0_CAN_GPIO1_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_STATUS_0_CAN_GPIO1_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD7_STATUS_0_CAN_GPIO1_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_STATUS_0_CAN_GPIO1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_STATUS_0_CAN_GPIO1_INIT_ENUM                   OFF
#define PMC_IMPL_IO_DPD7_STATUS_0_CAN_GPIO1_OFF                 _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD7_STATUS_0_CAN_GPIO1_ON                  _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD7_STATUS_0_GPIO_SEN0_SHIFT                       _MK_SHIFT_CONST(8)
#define PMC_IMPL_IO_DPD7_STATUS_0_GPIO_SEN0_FIELD                       _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD7_STATUS_0_GPIO_SEN0_SHIFT)
#define PMC_IMPL_IO_DPD7_STATUS_0_GPIO_SEN0_RANGE                       8:8
#define PMC_IMPL_IO_DPD7_STATUS_0_GPIO_SEN0_WOFFSET                     0x0
#define PMC_IMPL_IO_DPD7_STATUS_0_GPIO_SEN0_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_STATUS_0_GPIO_SEN0_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD7_STATUS_0_GPIO_SEN0_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_STATUS_0_GPIO_SEN0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_STATUS_0_GPIO_SEN0_INIT_ENUM                   OFF
#define PMC_IMPL_IO_DPD7_STATUS_0_GPIO_SEN0_OFF                 _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD7_STATUS_0_GPIO_SEN0_ON                  _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD7_STATUS_0_GPIO_SEN1_SHIFT                       _MK_SHIFT_CONST(9)
#define PMC_IMPL_IO_DPD7_STATUS_0_GPIO_SEN1_FIELD                       _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD7_STATUS_0_GPIO_SEN1_SHIFT)
#define PMC_IMPL_IO_DPD7_STATUS_0_GPIO_SEN1_RANGE                       9:9
#define PMC_IMPL_IO_DPD7_STATUS_0_GPIO_SEN1_WOFFSET                     0x0
#define PMC_IMPL_IO_DPD7_STATUS_0_GPIO_SEN1_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_STATUS_0_GPIO_SEN1_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD7_STATUS_0_GPIO_SEN1_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_STATUS_0_GPIO_SEN1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_STATUS_0_GPIO_SEN1_INIT_ENUM                   OFF
#define PMC_IMPL_IO_DPD7_STATUS_0_GPIO_SEN1_OFF                 _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD7_STATUS_0_GPIO_SEN1_ON                  _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD7_STATUS_0_GPIO_SEN2_SHIFT                       _MK_SHIFT_CONST(10)
#define PMC_IMPL_IO_DPD7_STATUS_0_GPIO_SEN2_FIELD                       _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD7_STATUS_0_GPIO_SEN2_SHIFT)
#define PMC_IMPL_IO_DPD7_STATUS_0_GPIO_SEN2_RANGE                       10:10
#define PMC_IMPL_IO_DPD7_STATUS_0_GPIO_SEN2_WOFFSET                     0x0
#define PMC_IMPL_IO_DPD7_STATUS_0_GPIO_SEN2_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_STATUS_0_GPIO_SEN2_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD7_STATUS_0_GPIO_SEN2_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_STATUS_0_GPIO_SEN2_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_STATUS_0_GPIO_SEN2_INIT_ENUM                   OFF
#define PMC_IMPL_IO_DPD7_STATUS_0_GPIO_SEN2_OFF                 _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD7_STATUS_0_GPIO_SEN2_ON                  _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD7_STATUS_0_GPIO_SEN3_SHIFT                       _MK_SHIFT_CONST(11)
#define PMC_IMPL_IO_DPD7_STATUS_0_GPIO_SEN3_FIELD                       _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD7_STATUS_0_GPIO_SEN3_SHIFT)
#define PMC_IMPL_IO_DPD7_STATUS_0_GPIO_SEN3_RANGE                       11:11
#define PMC_IMPL_IO_DPD7_STATUS_0_GPIO_SEN3_WOFFSET                     0x0
#define PMC_IMPL_IO_DPD7_STATUS_0_GPIO_SEN3_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_STATUS_0_GPIO_SEN3_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD7_STATUS_0_GPIO_SEN3_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_STATUS_0_GPIO_SEN3_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_STATUS_0_GPIO_SEN3_INIT_ENUM                   OFF
#define PMC_IMPL_IO_DPD7_STATUS_0_GPIO_SEN3_OFF                 _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD7_STATUS_0_GPIO_SEN3_ON                  _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD7_STATUS_0_GPIO_SEN4_SHIFT                       _MK_SHIFT_CONST(12)
#define PMC_IMPL_IO_DPD7_STATUS_0_GPIO_SEN4_FIELD                       _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD7_STATUS_0_GPIO_SEN4_SHIFT)
#define PMC_IMPL_IO_DPD7_STATUS_0_GPIO_SEN4_RANGE                       12:12
#define PMC_IMPL_IO_DPD7_STATUS_0_GPIO_SEN4_WOFFSET                     0x0
#define PMC_IMPL_IO_DPD7_STATUS_0_GPIO_SEN4_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_STATUS_0_GPIO_SEN4_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD7_STATUS_0_GPIO_SEN4_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_STATUS_0_GPIO_SEN4_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_STATUS_0_GPIO_SEN4_INIT_ENUM                   OFF
#define PMC_IMPL_IO_DPD7_STATUS_0_GPIO_SEN4_OFF                 _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD7_STATUS_0_GPIO_SEN4_ON                  _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD7_STATUS_0_GPIO_SEN5_SHIFT                       _MK_SHIFT_CONST(13)
#define PMC_IMPL_IO_DPD7_STATUS_0_GPIO_SEN5_FIELD                       _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD7_STATUS_0_GPIO_SEN5_SHIFT)
#define PMC_IMPL_IO_DPD7_STATUS_0_GPIO_SEN5_RANGE                       13:13
#define PMC_IMPL_IO_DPD7_STATUS_0_GPIO_SEN5_WOFFSET                     0x0
#define PMC_IMPL_IO_DPD7_STATUS_0_GPIO_SEN5_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_STATUS_0_GPIO_SEN5_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD7_STATUS_0_GPIO_SEN5_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_STATUS_0_GPIO_SEN5_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_STATUS_0_GPIO_SEN5_INIT_ENUM                   OFF
#define PMC_IMPL_IO_DPD7_STATUS_0_GPIO_SEN5_OFF                 _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD7_STATUS_0_GPIO_SEN5_ON                  _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD7_STATUS_0_GPIO_SEN6_SHIFT                       _MK_SHIFT_CONST(14)
#define PMC_IMPL_IO_DPD7_STATUS_0_GPIO_SEN6_FIELD                       _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD7_STATUS_0_GPIO_SEN6_SHIFT)
#define PMC_IMPL_IO_DPD7_STATUS_0_GPIO_SEN6_RANGE                       14:14
#define PMC_IMPL_IO_DPD7_STATUS_0_GPIO_SEN6_WOFFSET                     0x0
#define PMC_IMPL_IO_DPD7_STATUS_0_GPIO_SEN6_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_STATUS_0_GPIO_SEN6_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD7_STATUS_0_GPIO_SEN6_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_STATUS_0_GPIO_SEN6_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_STATUS_0_GPIO_SEN6_INIT_ENUM                   OFF
#define PMC_IMPL_IO_DPD7_STATUS_0_GPIO_SEN6_OFF                 _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD7_STATUS_0_GPIO_SEN6_ON                  _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD7_STATUS_0_GPIO_SEN7_SHIFT                       _MK_SHIFT_CONST(15)
#define PMC_IMPL_IO_DPD7_STATUS_0_GPIO_SEN7_FIELD                       _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD7_STATUS_0_GPIO_SEN7_SHIFT)
#define PMC_IMPL_IO_DPD7_STATUS_0_GPIO_SEN7_RANGE                       15:15
#define PMC_IMPL_IO_DPD7_STATUS_0_GPIO_SEN7_WOFFSET                     0x0
#define PMC_IMPL_IO_DPD7_STATUS_0_GPIO_SEN7_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_STATUS_0_GPIO_SEN7_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD7_STATUS_0_GPIO_SEN7_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_STATUS_0_GPIO_SEN7_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_STATUS_0_GPIO_SEN7_INIT_ENUM                   OFF
#define PMC_IMPL_IO_DPD7_STATUS_0_GPIO_SEN7_OFF                 _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD7_STATUS_0_GPIO_SEN7_ON                  _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD7_STATUS_0_GPIO_SEN8_SHIFT                       _MK_SHIFT_CONST(16)
#define PMC_IMPL_IO_DPD7_STATUS_0_GPIO_SEN8_FIELD                       _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD7_STATUS_0_GPIO_SEN8_SHIFT)
#define PMC_IMPL_IO_DPD7_STATUS_0_GPIO_SEN8_RANGE                       16:16
#define PMC_IMPL_IO_DPD7_STATUS_0_GPIO_SEN8_WOFFSET                     0x0
#define PMC_IMPL_IO_DPD7_STATUS_0_GPIO_SEN8_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_STATUS_0_GPIO_SEN8_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD7_STATUS_0_GPIO_SEN8_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_STATUS_0_GPIO_SEN8_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_STATUS_0_GPIO_SEN8_INIT_ENUM                   OFF
#define PMC_IMPL_IO_DPD7_STATUS_0_GPIO_SEN8_OFF                 _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD7_STATUS_0_GPIO_SEN8_ON                  _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD7_STATUS_0_GPIO_SEN9_SHIFT                       _MK_SHIFT_CONST(17)
#define PMC_IMPL_IO_DPD7_STATUS_0_GPIO_SEN9_FIELD                       _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD7_STATUS_0_GPIO_SEN9_SHIFT)
#define PMC_IMPL_IO_DPD7_STATUS_0_GPIO_SEN9_RANGE                       17:17
#define PMC_IMPL_IO_DPD7_STATUS_0_GPIO_SEN9_WOFFSET                     0x0
#define PMC_IMPL_IO_DPD7_STATUS_0_GPIO_SEN9_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_STATUS_0_GPIO_SEN9_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD7_STATUS_0_GPIO_SEN9_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_STATUS_0_GPIO_SEN9_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_STATUS_0_GPIO_SEN9_INIT_ENUM                   OFF
#define PMC_IMPL_IO_DPD7_STATUS_0_GPIO_SEN9_OFF                 _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD7_STATUS_0_GPIO_SEN9_ON                  _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD7_STATUS_0_GPIO_SW2_SHIFT                        _MK_SHIFT_CONST(18)
#define PMC_IMPL_IO_DPD7_STATUS_0_GPIO_SW2_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD7_STATUS_0_GPIO_SW2_SHIFT)
#define PMC_IMPL_IO_DPD7_STATUS_0_GPIO_SW2_RANGE                        18:18
#define PMC_IMPL_IO_DPD7_STATUS_0_GPIO_SW2_WOFFSET                      0x0
#define PMC_IMPL_IO_DPD7_STATUS_0_GPIO_SW2_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_STATUS_0_GPIO_SW2_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD7_STATUS_0_GPIO_SW2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_STATUS_0_GPIO_SW2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_STATUS_0_GPIO_SW2_INIT_ENUM                    OFF
#define PMC_IMPL_IO_DPD7_STATUS_0_GPIO_SW2_OFF                  _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD7_STATUS_0_GPIO_SW2_ON                   _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD7_STATUS_0_GPIO_SW3_SHIFT                        _MK_SHIFT_CONST(19)
#define PMC_IMPL_IO_DPD7_STATUS_0_GPIO_SW3_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD7_STATUS_0_GPIO_SW3_SHIFT)
#define PMC_IMPL_IO_DPD7_STATUS_0_GPIO_SW3_RANGE                        19:19
#define PMC_IMPL_IO_DPD7_STATUS_0_GPIO_SW3_WOFFSET                      0x0
#define PMC_IMPL_IO_DPD7_STATUS_0_GPIO_SW3_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_STATUS_0_GPIO_SW3_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD7_STATUS_0_GPIO_SW3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_STATUS_0_GPIO_SW3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_STATUS_0_GPIO_SW3_INIT_ENUM                    OFF
#define PMC_IMPL_IO_DPD7_STATUS_0_GPIO_SW3_OFF                  _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD7_STATUS_0_GPIO_SW3_ON                   _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD7_STATUS_0_CAN_GPIO2_SHIFT                       _MK_SHIFT_CONST(22)
#define PMC_IMPL_IO_DPD7_STATUS_0_CAN_GPIO2_FIELD                       _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD7_STATUS_0_CAN_GPIO2_SHIFT)
#define PMC_IMPL_IO_DPD7_STATUS_0_CAN_GPIO2_RANGE                       22:22
#define PMC_IMPL_IO_DPD7_STATUS_0_CAN_GPIO2_WOFFSET                     0x0
#define PMC_IMPL_IO_DPD7_STATUS_0_CAN_GPIO2_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_STATUS_0_CAN_GPIO2_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD7_STATUS_0_CAN_GPIO2_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_STATUS_0_CAN_GPIO2_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_STATUS_0_CAN_GPIO2_INIT_ENUM                   OFF
#define PMC_IMPL_IO_DPD7_STATUS_0_CAN_GPIO2_OFF                 _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD7_STATUS_0_CAN_GPIO2_ON                  _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD7_STATUS_0_CAN_GPIO3_SHIFT                       _MK_SHIFT_CONST(23)
#define PMC_IMPL_IO_DPD7_STATUS_0_CAN_GPIO3_FIELD                       _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD7_STATUS_0_CAN_GPIO3_SHIFT)
#define PMC_IMPL_IO_DPD7_STATUS_0_CAN_GPIO3_RANGE                       23:23
#define PMC_IMPL_IO_DPD7_STATUS_0_CAN_GPIO3_WOFFSET                     0x0
#define PMC_IMPL_IO_DPD7_STATUS_0_CAN_GPIO3_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_STATUS_0_CAN_GPIO3_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD7_STATUS_0_CAN_GPIO3_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_STATUS_0_CAN_GPIO3_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_STATUS_0_CAN_GPIO3_INIT_ENUM                   OFF
#define PMC_IMPL_IO_DPD7_STATUS_0_CAN_GPIO3_OFF                 _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD7_STATUS_0_CAN_GPIO3_ON                  _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD7_STATUS_0_CAN_GPIO4_SHIFT                       _MK_SHIFT_CONST(24)
#define PMC_IMPL_IO_DPD7_STATUS_0_CAN_GPIO4_FIELD                       _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD7_STATUS_0_CAN_GPIO4_SHIFT)
#define PMC_IMPL_IO_DPD7_STATUS_0_CAN_GPIO4_RANGE                       24:24
#define PMC_IMPL_IO_DPD7_STATUS_0_CAN_GPIO4_WOFFSET                     0x0
#define PMC_IMPL_IO_DPD7_STATUS_0_CAN_GPIO4_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_STATUS_0_CAN_GPIO4_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD7_STATUS_0_CAN_GPIO4_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_STATUS_0_CAN_GPIO4_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_STATUS_0_CAN_GPIO4_INIT_ENUM                   OFF
#define PMC_IMPL_IO_DPD7_STATUS_0_CAN_GPIO4_OFF                 _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD7_STATUS_0_CAN_GPIO4_ON                  _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD7_STATUS_0_CAN_GPIO5_SHIFT                       _MK_SHIFT_CONST(25)
#define PMC_IMPL_IO_DPD7_STATUS_0_CAN_GPIO5_FIELD                       _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD7_STATUS_0_CAN_GPIO5_SHIFT)
#define PMC_IMPL_IO_DPD7_STATUS_0_CAN_GPIO5_RANGE                       25:25
#define PMC_IMPL_IO_DPD7_STATUS_0_CAN_GPIO5_WOFFSET                     0x0
#define PMC_IMPL_IO_DPD7_STATUS_0_CAN_GPIO5_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_STATUS_0_CAN_GPIO5_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD7_STATUS_0_CAN_GPIO5_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_STATUS_0_CAN_GPIO5_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_STATUS_0_CAN_GPIO5_INIT_ENUM                   OFF
#define PMC_IMPL_IO_DPD7_STATUS_0_CAN_GPIO5_OFF                 _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD7_STATUS_0_CAN_GPIO5_ON                  _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD7_STATUS_0_UART3_CTS_SHIFT                       _MK_SHIFT_CONST(26)
#define PMC_IMPL_IO_DPD7_STATUS_0_UART3_CTS_FIELD                       _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD7_STATUS_0_UART3_CTS_SHIFT)
#define PMC_IMPL_IO_DPD7_STATUS_0_UART3_CTS_RANGE                       26:26
#define PMC_IMPL_IO_DPD7_STATUS_0_UART3_CTS_WOFFSET                     0x0
#define PMC_IMPL_IO_DPD7_STATUS_0_UART3_CTS_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_STATUS_0_UART3_CTS_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD7_STATUS_0_UART3_CTS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_STATUS_0_UART3_CTS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_STATUS_0_UART3_CTS_INIT_ENUM                   OFF
#define PMC_IMPL_IO_DPD7_STATUS_0_UART3_CTS_OFF                 _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD7_STATUS_0_UART3_CTS_ON                  _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD7_STATUS_0_UART3_RTS_SHIFT                       _MK_SHIFT_CONST(27)
#define PMC_IMPL_IO_DPD7_STATUS_0_UART3_RTS_FIELD                       _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD7_STATUS_0_UART3_RTS_SHIFT)
#define PMC_IMPL_IO_DPD7_STATUS_0_UART3_RTS_RANGE                       27:27
#define PMC_IMPL_IO_DPD7_STATUS_0_UART3_RTS_WOFFSET                     0x0
#define PMC_IMPL_IO_DPD7_STATUS_0_UART3_RTS_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_STATUS_0_UART3_RTS_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD7_STATUS_0_UART3_RTS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_STATUS_0_UART3_RTS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_STATUS_0_UART3_RTS_INIT_ENUM                   OFF
#define PMC_IMPL_IO_DPD7_STATUS_0_UART3_RTS_OFF                 _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD7_STATUS_0_UART3_RTS_ON                  _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD7_STATUS_0_UART3_RX_SHIFT                        _MK_SHIFT_CONST(28)
#define PMC_IMPL_IO_DPD7_STATUS_0_UART3_RX_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD7_STATUS_0_UART3_RX_SHIFT)
#define PMC_IMPL_IO_DPD7_STATUS_0_UART3_RX_RANGE                        28:28
#define PMC_IMPL_IO_DPD7_STATUS_0_UART3_RX_WOFFSET                      0x0
#define PMC_IMPL_IO_DPD7_STATUS_0_UART3_RX_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_STATUS_0_UART3_RX_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD7_STATUS_0_UART3_RX_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_STATUS_0_UART3_RX_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_STATUS_0_UART3_RX_INIT_ENUM                    OFF
#define PMC_IMPL_IO_DPD7_STATUS_0_UART3_RX_OFF                  _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD7_STATUS_0_UART3_RX_ON                   _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD7_STATUS_0_UART3_TX_SHIFT                        _MK_SHIFT_CONST(29)
#define PMC_IMPL_IO_DPD7_STATUS_0_UART3_TX_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD7_STATUS_0_UART3_TX_SHIFT)
#define PMC_IMPL_IO_DPD7_STATUS_0_UART3_TX_RANGE                        29:29
#define PMC_IMPL_IO_DPD7_STATUS_0_UART3_TX_WOFFSET                      0x0
#define PMC_IMPL_IO_DPD7_STATUS_0_UART3_TX_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_STATUS_0_UART3_TX_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD7_STATUS_0_UART3_TX_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_STATUS_0_UART3_TX_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_STATUS_0_UART3_TX_INIT_ENUM                    OFF
#define PMC_IMPL_IO_DPD7_STATUS_0_UART3_TX_OFF                  _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD7_STATUS_0_UART3_TX_ON                   _MK_ENUM_CONST(1)


// Register PMC_IMPL_IO_DPD8_REQ_0
#define PMC_IMPL_IO_DPD8_REQ_0                  _MK_ADDR_CONST(0xac)
#define PMC_IMPL_IO_DPD8_REQ_0_SECURE                   0x0
#define PMC_IMPL_IO_DPD8_REQ_0_SCR                      IODPD8_SCR_0
#define PMC_IMPL_IO_DPD8_REQ_0_WORD_COUNT                       0x1
#define PMC_IMPL_IO_DPD8_REQ_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_REQ_0_RESET_MASK                       _MK_MASK_CONST(0xc7877ff3)
#define PMC_IMPL_IO_DPD8_REQ_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_REQ_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_REQ_0_READ_MASK                        _MK_MASK_CONST(0xc7877ff3)
#define PMC_IMPL_IO_DPD8_REQ_0_WRITE_MASK                       _MK_MASK_CONST(0xc7877ff3)
#define PMC_IMPL_IO_DPD8_REQ_0_GPIO_SW1_SHIFT                   _MK_SHIFT_CONST(0)
#define PMC_IMPL_IO_DPD8_REQ_0_GPIO_SW1_FIELD                   _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD8_REQ_0_GPIO_SW1_SHIFT)
#define PMC_IMPL_IO_DPD8_REQ_0_GPIO_SW1_RANGE                   0:0
#define PMC_IMPL_IO_DPD8_REQ_0_GPIO_SW1_WOFFSET                 0x0
#define PMC_IMPL_IO_DPD8_REQ_0_GPIO_SW1_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_REQ_0_GPIO_SW1_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD8_REQ_0_GPIO_SW1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_REQ_0_GPIO_SW1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_REQ_0_GPIO_SW1_INIT_ENUM                       OFF
#define PMC_IMPL_IO_DPD8_REQ_0_GPIO_SW1_OFF                     _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD8_REQ_0_GPIO_SW1_ON                      _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD8_REQ_0_SAFE_STATE_SHIFT                 _MK_SHIFT_CONST(1)
#define PMC_IMPL_IO_DPD8_REQ_0_SAFE_STATE_FIELD                 _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD8_REQ_0_SAFE_STATE_SHIFT)
#define PMC_IMPL_IO_DPD8_REQ_0_SAFE_STATE_RANGE                 1:1
#define PMC_IMPL_IO_DPD8_REQ_0_SAFE_STATE_WOFFSET                       0x0
#define PMC_IMPL_IO_DPD8_REQ_0_SAFE_STATE_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_REQ_0_SAFE_STATE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD8_REQ_0_SAFE_STATE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_REQ_0_SAFE_STATE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_REQ_0_SAFE_STATE_INIT_ENUM                     OFF
#define PMC_IMPL_IO_DPD8_REQ_0_SAFE_STATE_OFF                   _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD8_REQ_0_SAFE_STATE_ON                    _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD8_REQ_0_UART7_RX_SHIFT                   _MK_SHIFT_CONST(4)
#define PMC_IMPL_IO_DPD8_REQ_0_UART7_RX_FIELD                   _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD8_REQ_0_UART7_RX_SHIFT)
#define PMC_IMPL_IO_DPD8_REQ_0_UART7_RX_RANGE                   4:4
#define PMC_IMPL_IO_DPD8_REQ_0_UART7_RX_WOFFSET                 0x0
#define PMC_IMPL_IO_DPD8_REQ_0_UART7_RX_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_REQ_0_UART7_RX_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD8_REQ_0_UART7_RX_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_REQ_0_UART7_RX_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_REQ_0_UART7_RX_INIT_ENUM                       OFF
#define PMC_IMPL_IO_DPD8_REQ_0_UART7_RX_OFF                     _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD8_REQ_0_UART7_RX_ON                      _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD8_REQ_0_UART7_TX_SHIFT                   _MK_SHIFT_CONST(5)
#define PMC_IMPL_IO_DPD8_REQ_0_UART7_TX_FIELD                   _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD8_REQ_0_UART7_TX_SHIFT)
#define PMC_IMPL_IO_DPD8_REQ_0_UART7_TX_RANGE                   5:5
#define PMC_IMPL_IO_DPD8_REQ_0_UART7_TX_WOFFSET                 0x0
#define PMC_IMPL_IO_DPD8_REQ_0_UART7_TX_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_REQ_0_UART7_TX_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD8_REQ_0_UART7_TX_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_REQ_0_UART7_TX_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_REQ_0_UART7_TX_INIT_ENUM                       OFF
#define PMC_IMPL_IO_DPD8_REQ_0_UART7_TX_OFF                     _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD8_REQ_0_UART7_TX_ON                      _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD8_REQ_0_GEN8_I2C_SCL_SHIFT                       _MK_SHIFT_CONST(6)
#define PMC_IMPL_IO_DPD8_REQ_0_GEN8_I2C_SCL_FIELD                       _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD8_REQ_0_GEN8_I2C_SCL_SHIFT)
#define PMC_IMPL_IO_DPD8_REQ_0_GEN8_I2C_SCL_RANGE                       6:6
#define PMC_IMPL_IO_DPD8_REQ_0_GEN8_I2C_SCL_WOFFSET                     0x0
#define PMC_IMPL_IO_DPD8_REQ_0_GEN8_I2C_SCL_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_REQ_0_GEN8_I2C_SCL_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD8_REQ_0_GEN8_I2C_SCL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_REQ_0_GEN8_I2C_SCL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_REQ_0_GEN8_I2C_SCL_INIT_ENUM                   OFF
#define PMC_IMPL_IO_DPD8_REQ_0_GEN8_I2C_SCL_OFF                 _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD8_REQ_0_GEN8_I2C_SCL_ON                  _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD8_REQ_0_GEN8_I2C_SDA_SHIFT                       _MK_SHIFT_CONST(7)
#define PMC_IMPL_IO_DPD8_REQ_0_GEN8_I2C_SDA_FIELD                       _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD8_REQ_0_GEN8_I2C_SDA_SHIFT)
#define PMC_IMPL_IO_DPD8_REQ_0_GEN8_I2C_SDA_RANGE                       7:7
#define PMC_IMPL_IO_DPD8_REQ_0_GEN8_I2C_SDA_WOFFSET                     0x0
#define PMC_IMPL_IO_DPD8_REQ_0_GEN8_I2C_SDA_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_REQ_0_GEN8_I2C_SDA_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD8_REQ_0_GEN8_I2C_SDA_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_REQ_0_GEN8_I2C_SDA_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_REQ_0_GEN8_I2C_SDA_INIT_ENUM                   OFF
#define PMC_IMPL_IO_DPD8_REQ_0_GEN8_I2C_SDA_OFF                 _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD8_REQ_0_GEN8_I2C_SDA_ON                  _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD8_REQ_0_GPIO_DIS0_SHIFT                  _MK_SHIFT_CONST(8)
#define PMC_IMPL_IO_DPD8_REQ_0_GPIO_DIS0_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD8_REQ_0_GPIO_DIS0_SHIFT)
#define PMC_IMPL_IO_DPD8_REQ_0_GPIO_DIS0_RANGE                  8:8
#define PMC_IMPL_IO_DPD8_REQ_0_GPIO_DIS0_WOFFSET                        0x0
#define PMC_IMPL_IO_DPD8_REQ_0_GPIO_DIS0_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_REQ_0_GPIO_DIS0_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD8_REQ_0_GPIO_DIS0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_REQ_0_GPIO_DIS0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_REQ_0_GPIO_DIS0_INIT_ENUM                      OFF
#define PMC_IMPL_IO_DPD8_REQ_0_GPIO_DIS0_OFF                    _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD8_REQ_0_GPIO_DIS0_ON                     _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD8_REQ_0_GPIO_DIS1_SHIFT                  _MK_SHIFT_CONST(9)
#define PMC_IMPL_IO_DPD8_REQ_0_GPIO_DIS1_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD8_REQ_0_GPIO_DIS1_SHIFT)
#define PMC_IMPL_IO_DPD8_REQ_0_GPIO_DIS1_RANGE                  9:9
#define PMC_IMPL_IO_DPD8_REQ_0_GPIO_DIS1_WOFFSET                        0x0
#define PMC_IMPL_IO_DPD8_REQ_0_GPIO_DIS1_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_REQ_0_GPIO_DIS1_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD8_REQ_0_GPIO_DIS1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_REQ_0_GPIO_DIS1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_REQ_0_GPIO_DIS1_INIT_ENUM                      OFF
#define PMC_IMPL_IO_DPD8_REQ_0_GPIO_DIS1_OFF                    _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD8_REQ_0_GPIO_DIS1_ON                     _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD8_REQ_0_GPIO_DIS2_SHIFT                  _MK_SHIFT_CONST(10)
#define PMC_IMPL_IO_DPD8_REQ_0_GPIO_DIS2_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD8_REQ_0_GPIO_DIS2_SHIFT)
#define PMC_IMPL_IO_DPD8_REQ_0_GPIO_DIS2_RANGE                  10:10
#define PMC_IMPL_IO_DPD8_REQ_0_GPIO_DIS2_WOFFSET                        0x0
#define PMC_IMPL_IO_DPD8_REQ_0_GPIO_DIS2_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_REQ_0_GPIO_DIS2_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD8_REQ_0_GPIO_DIS2_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_REQ_0_GPIO_DIS2_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_REQ_0_GPIO_DIS2_INIT_ENUM                      OFF
#define PMC_IMPL_IO_DPD8_REQ_0_GPIO_DIS2_OFF                    _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD8_REQ_0_GPIO_DIS2_ON                     _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD8_REQ_0_GPIO_DIS3_SHIFT                  _MK_SHIFT_CONST(11)
#define PMC_IMPL_IO_DPD8_REQ_0_GPIO_DIS3_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD8_REQ_0_GPIO_DIS3_SHIFT)
#define PMC_IMPL_IO_DPD8_REQ_0_GPIO_DIS3_RANGE                  11:11
#define PMC_IMPL_IO_DPD8_REQ_0_GPIO_DIS3_WOFFSET                        0x0
#define PMC_IMPL_IO_DPD8_REQ_0_GPIO_DIS3_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_REQ_0_GPIO_DIS3_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD8_REQ_0_GPIO_DIS3_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_REQ_0_GPIO_DIS3_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_REQ_0_GPIO_DIS3_INIT_ENUM                      OFF
#define PMC_IMPL_IO_DPD8_REQ_0_GPIO_DIS3_OFF                    _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD8_REQ_0_GPIO_DIS3_ON                     _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD8_REQ_0_GPIO_DIS4_SHIFT                  _MK_SHIFT_CONST(12)
#define PMC_IMPL_IO_DPD8_REQ_0_GPIO_DIS4_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD8_REQ_0_GPIO_DIS4_SHIFT)
#define PMC_IMPL_IO_DPD8_REQ_0_GPIO_DIS4_RANGE                  12:12
#define PMC_IMPL_IO_DPD8_REQ_0_GPIO_DIS4_WOFFSET                        0x0
#define PMC_IMPL_IO_DPD8_REQ_0_GPIO_DIS4_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_REQ_0_GPIO_DIS4_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD8_REQ_0_GPIO_DIS4_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_REQ_0_GPIO_DIS4_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_REQ_0_GPIO_DIS4_INIT_ENUM                      OFF
#define PMC_IMPL_IO_DPD8_REQ_0_GPIO_DIS4_OFF                    _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD8_REQ_0_GPIO_DIS4_ON                     _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD8_REQ_0_GPIO_DIS5_SHIFT                  _MK_SHIFT_CONST(13)
#define PMC_IMPL_IO_DPD8_REQ_0_GPIO_DIS5_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD8_REQ_0_GPIO_DIS5_SHIFT)
#define PMC_IMPL_IO_DPD8_REQ_0_GPIO_DIS5_RANGE                  13:13
#define PMC_IMPL_IO_DPD8_REQ_0_GPIO_DIS5_WOFFSET                        0x0
#define PMC_IMPL_IO_DPD8_REQ_0_GPIO_DIS5_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_REQ_0_GPIO_DIS5_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD8_REQ_0_GPIO_DIS5_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_REQ_0_GPIO_DIS5_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_REQ_0_GPIO_DIS5_INIT_ENUM                      OFF
#define PMC_IMPL_IO_DPD8_REQ_0_GPIO_DIS5_OFF                    _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD8_REQ_0_GPIO_DIS5_ON                     _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD8_REQ_0_GPIO_SW4_SHIFT                   _MK_SHIFT_CONST(14)
#define PMC_IMPL_IO_DPD8_REQ_0_GPIO_SW4_FIELD                   _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD8_REQ_0_GPIO_SW4_SHIFT)
#define PMC_IMPL_IO_DPD8_REQ_0_GPIO_SW4_RANGE                   14:14
#define PMC_IMPL_IO_DPD8_REQ_0_GPIO_SW4_WOFFSET                 0x0
#define PMC_IMPL_IO_DPD8_REQ_0_GPIO_SW4_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_REQ_0_GPIO_SW4_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD8_REQ_0_GPIO_SW4_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_REQ_0_GPIO_SW4_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_REQ_0_GPIO_SW4_INIT_ENUM                       OFF
#define PMC_IMPL_IO_DPD8_REQ_0_GPIO_SW4_OFF                     _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD8_REQ_0_GPIO_SW4_ON                      _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD8_REQ_0_POWER_ON_SHIFT                   _MK_SHIFT_CONST(16)
#define PMC_IMPL_IO_DPD8_REQ_0_POWER_ON_FIELD                   _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD8_REQ_0_POWER_ON_SHIFT)
#define PMC_IMPL_IO_DPD8_REQ_0_POWER_ON_RANGE                   16:16
#define PMC_IMPL_IO_DPD8_REQ_0_POWER_ON_WOFFSET                 0x0
#define PMC_IMPL_IO_DPD8_REQ_0_POWER_ON_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_REQ_0_POWER_ON_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD8_REQ_0_POWER_ON_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_REQ_0_POWER_ON_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_REQ_0_POWER_ON_INIT_ENUM                       OFF
#define PMC_IMPL_IO_DPD8_REQ_0_POWER_ON_OFF                     _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD8_REQ_0_POWER_ON_ON                      _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD8_REQ_0_PWR_I2C_SCL_SHIFT                        _MK_SHIFT_CONST(17)
#define PMC_IMPL_IO_DPD8_REQ_0_PWR_I2C_SCL_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD8_REQ_0_PWR_I2C_SCL_SHIFT)
#define PMC_IMPL_IO_DPD8_REQ_0_PWR_I2C_SCL_RANGE                        17:17
#define PMC_IMPL_IO_DPD8_REQ_0_PWR_I2C_SCL_WOFFSET                      0x0
#define PMC_IMPL_IO_DPD8_REQ_0_PWR_I2C_SCL_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_REQ_0_PWR_I2C_SCL_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD8_REQ_0_PWR_I2C_SCL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_REQ_0_PWR_I2C_SCL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_REQ_0_PWR_I2C_SCL_INIT_ENUM                    OFF
#define PMC_IMPL_IO_DPD8_REQ_0_PWR_I2C_SCL_OFF                  _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD8_REQ_0_PWR_I2C_SCL_ON                   _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD8_REQ_0_PWR_I2C_SDA_SHIFT                        _MK_SHIFT_CONST(18)
#define PMC_IMPL_IO_DPD8_REQ_0_PWR_I2C_SDA_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD8_REQ_0_PWR_I2C_SDA_SHIFT)
#define PMC_IMPL_IO_DPD8_REQ_0_PWR_I2C_SDA_RANGE                        18:18
#define PMC_IMPL_IO_DPD8_REQ_0_PWR_I2C_SDA_WOFFSET                      0x0
#define PMC_IMPL_IO_DPD8_REQ_0_PWR_I2C_SDA_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_REQ_0_PWR_I2C_SDA_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD8_REQ_0_PWR_I2C_SDA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_REQ_0_PWR_I2C_SDA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_REQ_0_PWR_I2C_SDA_INIT_ENUM                    OFF
#define PMC_IMPL_IO_DPD8_REQ_0_PWR_I2C_SDA_OFF                  _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD8_REQ_0_PWR_I2C_SDA_ON                   _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD8_REQ_0_TOUCH_CLK_SHIFT                  _MK_SHIFT_CONST(23)
#define PMC_IMPL_IO_DPD8_REQ_0_TOUCH_CLK_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD8_REQ_0_TOUCH_CLK_SHIFT)
#define PMC_IMPL_IO_DPD8_REQ_0_TOUCH_CLK_RANGE                  23:23
#define PMC_IMPL_IO_DPD8_REQ_0_TOUCH_CLK_WOFFSET                        0x0
#define PMC_IMPL_IO_DPD8_REQ_0_TOUCH_CLK_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_REQ_0_TOUCH_CLK_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD8_REQ_0_TOUCH_CLK_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_REQ_0_TOUCH_CLK_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_REQ_0_TOUCH_CLK_INIT_ENUM                      OFF
#define PMC_IMPL_IO_DPD8_REQ_0_TOUCH_CLK_OFF                    _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD8_REQ_0_TOUCH_CLK_ON                     _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD8_REQ_0_VCOMP_ALERT_SHIFT                        _MK_SHIFT_CONST(24)
#define PMC_IMPL_IO_DPD8_REQ_0_VCOMP_ALERT_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD8_REQ_0_VCOMP_ALERT_SHIFT)
#define PMC_IMPL_IO_DPD8_REQ_0_VCOMP_ALERT_RANGE                        24:24
#define PMC_IMPL_IO_DPD8_REQ_0_VCOMP_ALERT_WOFFSET                      0x0
#define PMC_IMPL_IO_DPD8_REQ_0_VCOMP_ALERT_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_REQ_0_VCOMP_ALERT_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD8_REQ_0_VCOMP_ALERT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_REQ_0_VCOMP_ALERT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_REQ_0_VCOMP_ALERT_INIT_ENUM                    OFF
#define PMC_IMPL_IO_DPD8_REQ_0_VCOMP_ALERT_OFF                  _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD8_REQ_0_VCOMP_ALERT_ON                   _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD8_REQ_0_CAN_GPIO6_SHIFT                  _MK_SHIFT_CONST(25)
#define PMC_IMPL_IO_DPD8_REQ_0_CAN_GPIO6_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD8_REQ_0_CAN_GPIO6_SHIFT)
#define PMC_IMPL_IO_DPD8_REQ_0_CAN_GPIO6_RANGE                  25:25
#define PMC_IMPL_IO_DPD8_REQ_0_CAN_GPIO6_WOFFSET                        0x0
#define PMC_IMPL_IO_DPD8_REQ_0_CAN_GPIO6_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_REQ_0_CAN_GPIO6_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD8_REQ_0_CAN_GPIO6_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_REQ_0_CAN_GPIO6_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_REQ_0_CAN_GPIO6_INIT_ENUM                      OFF
#define PMC_IMPL_IO_DPD8_REQ_0_CAN_GPIO6_OFF                    _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD8_REQ_0_CAN_GPIO6_ON                     _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD8_REQ_0_CAN_GPIO7_SHIFT                  _MK_SHIFT_CONST(26)
#define PMC_IMPL_IO_DPD8_REQ_0_CAN_GPIO7_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD8_REQ_0_CAN_GPIO7_SHIFT)
#define PMC_IMPL_IO_DPD8_REQ_0_CAN_GPIO7_RANGE                  26:26
#define PMC_IMPL_IO_DPD8_REQ_0_CAN_GPIO7_WOFFSET                        0x0
#define PMC_IMPL_IO_DPD8_REQ_0_CAN_GPIO7_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_REQ_0_CAN_GPIO7_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD8_REQ_0_CAN_GPIO7_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_REQ_0_CAN_GPIO7_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_REQ_0_CAN_GPIO7_INIT_ENUM                      OFF
#define PMC_IMPL_IO_DPD8_REQ_0_CAN_GPIO7_OFF                    _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD8_REQ_0_CAN_GPIO7_ON                     _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD8_REQ_0_CODE_SHIFT                       _MK_SHIFT_CONST(30)
#define PMC_IMPL_IO_DPD8_REQ_0_CODE_FIELD                       _MK_FIELD_CONST(0x3, PMC_IMPL_IO_DPD8_REQ_0_CODE_SHIFT)
#define PMC_IMPL_IO_DPD8_REQ_0_CODE_RANGE                       31:30
#define PMC_IMPL_IO_DPD8_REQ_0_CODE_WOFFSET                     0x0
#define PMC_IMPL_IO_DPD8_REQ_0_CODE_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_REQ_0_CODE_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PMC_IMPL_IO_DPD8_REQ_0_CODE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_REQ_0_CODE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_REQ_0_CODE_INIT_ENUM                   IDLE
#define PMC_IMPL_IO_DPD8_REQ_0_CODE_IDLE                        _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD8_REQ_0_CODE_DPD_OFF                     _MK_ENUM_CONST(1)
#define PMC_IMPL_IO_DPD8_REQ_0_CODE_DPD_ON                      _MK_ENUM_CONST(2)


// Register PMC_IMPL_IO_DPD8_STATUS_0
#define PMC_IMPL_IO_DPD8_STATUS_0                       _MK_ADDR_CONST(0xb0)
#define PMC_IMPL_IO_DPD8_STATUS_0_SECURE                        0x0
#define PMC_IMPL_IO_DPD8_STATUS_0_SCR                   IODPD8_SCR_0
#define PMC_IMPL_IO_DPD8_STATUS_0_WORD_COUNT                    0x1
#define PMC_IMPL_IO_DPD8_STATUS_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_STATUS_0_RESET_MASK                    _MK_MASK_CONST(0x7877ff3)
#define PMC_IMPL_IO_DPD8_STATUS_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_STATUS_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_STATUS_0_READ_MASK                     _MK_MASK_CONST(0x7877ff3)
#define PMC_IMPL_IO_DPD8_STATUS_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_STATUS_0_GPIO_SW1_SHIFT                        _MK_SHIFT_CONST(0)
#define PMC_IMPL_IO_DPD8_STATUS_0_GPIO_SW1_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD8_STATUS_0_GPIO_SW1_SHIFT)
#define PMC_IMPL_IO_DPD8_STATUS_0_GPIO_SW1_RANGE                        0:0
#define PMC_IMPL_IO_DPD8_STATUS_0_GPIO_SW1_WOFFSET                      0x0
#define PMC_IMPL_IO_DPD8_STATUS_0_GPIO_SW1_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_STATUS_0_GPIO_SW1_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD8_STATUS_0_GPIO_SW1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_STATUS_0_GPIO_SW1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_STATUS_0_GPIO_SW1_INIT_ENUM                    OFF
#define PMC_IMPL_IO_DPD8_STATUS_0_GPIO_SW1_OFF                  _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD8_STATUS_0_GPIO_SW1_ON                   _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD8_STATUS_0_SAFE_STATE_SHIFT                      _MK_SHIFT_CONST(1)
#define PMC_IMPL_IO_DPD8_STATUS_0_SAFE_STATE_FIELD                      _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD8_STATUS_0_SAFE_STATE_SHIFT)
#define PMC_IMPL_IO_DPD8_STATUS_0_SAFE_STATE_RANGE                      1:1
#define PMC_IMPL_IO_DPD8_STATUS_0_SAFE_STATE_WOFFSET                    0x0
#define PMC_IMPL_IO_DPD8_STATUS_0_SAFE_STATE_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_STATUS_0_SAFE_STATE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD8_STATUS_0_SAFE_STATE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_STATUS_0_SAFE_STATE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_STATUS_0_SAFE_STATE_INIT_ENUM                  OFF
#define PMC_IMPL_IO_DPD8_STATUS_0_SAFE_STATE_OFF                        _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD8_STATUS_0_SAFE_STATE_ON                 _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD8_STATUS_0_UART7_RX_SHIFT                        _MK_SHIFT_CONST(4)
#define PMC_IMPL_IO_DPD8_STATUS_0_UART7_RX_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD8_STATUS_0_UART7_RX_SHIFT)
#define PMC_IMPL_IO_DPD8_STATUS_0_UART7_RX_RANGE                        4:4
#define PMC_IMPL_IO_DPD8_STATUS_0_UART7_RX_WOFFSET                      0x0
#define PMC_IMPL_IO_DPD8_STATUS_0_UART7_RX_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_STATUS_0_UART7_RX_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD8_STATUS_0_UART7_RX_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_STATUS_0_UART7_RX_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_STATUS_0_UART7_RX_INIT_ENUM                    OFF
#define PMC_IMPL_IO_DPD8_STATUS_0_UART7_RX_OFF                  _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD8_STATUS_0_UART7_RX_ON                   _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD8_STATUS_0_UART7_TX_SHIFT                        _MK_SHIFT_CONST(5)
#define PMC_IMPL_IO_DPD8_STATUS_0_UART7_TX_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD8_STATUS_0_UART7_TX_SHIFT)
#define PMC_IMPL_IO_DPD8_STATUS_0_UART7_TX_RANGE                        5:5
#define PMC_IMPL_IO_DPD8_STATUS_0_UART7_TX_WOFFSET                      0x0
#define PMC_IMPL_IO_DPD8_STATUS_0_UART7_TX_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_STATUS_0_UART7_TX_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD8_STATUS_0_UART7_TX_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_STATUS_0_UART7_TX_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_STATUS_0_UART7_TX_INIT_ENUM                    OFF
#define PMC_IMPL_IO_DPD8_STATUS_0_UART7_TX_OFF                  _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD8_STATUS_0_UART7_TX_ON                   _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD8_STATUS_0_GEN8_I2C_SCL_SHIFT                    _MK_SHIFT_CONST(6)
#define PMC_IMPL_IO_DPD8_STATUS_0_GEN8_I2C_SCL_FIELD                    _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD8_STATUS_0_GEN8_I2C_SCL_SHIFT)
#define PMC_IMPL_IO_DPD8_STATUS_0_GEN8_I2C_SCL_RANGE                    6:6
#define PMC_IMPL_IO_DPD8_STATUS_0_GEN8_I2C_SCL_WOFFSET                  0x0
#define PMC_IMPL_IO_DPD8_STATUS_0_GEN8_I2C_SCL_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_STATUS_0_GEN8_I2C_SCL_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD8_STATUS_0_GEN8_I2C_SCL_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_STATUS_0_GEN8_I2C_SCL_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_STATUS_0_GEN8_I2C_SCL_INIT_ENUM                        OFF
#define PMC_IMPL_IO_DPD8_STATUS_0_GEN8_I2C_SCL_OFF                      _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD8_STATUS_0_GEN8_I2C_SCL_ON                       _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD8_STATUS_0_GEN8_I2C_SDA_SHIFT                    _MK_SHIFT_CONST(7)
#define PMC_IMPL_IO_DPD8_STATUS_0_GEN8_I2C_SDA_FIELD                    _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD8_STATUS_0_GEN8_I2C_SDA_SHIFT)
#define PMC_IMPL_IO_DPD8_STATUS_0_GEN8_I2C_SDA_RANGE                    7:7
#define PMC_IMPL_IO_DPD8_STATUS_0_GEN8_I2C_SDA_WOFFSET                  0x0
#define PMC_IMPL_IO_DPD8_STATUS_0_GEN8_I2C_SDA_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_STATUS_0_GEN8_I2C_SDA_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD8_STATUS_0_GEN8_I2C_SDA_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_STATUS_0_GEN8_I2C_SDA_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_STATUS_0_GEN8_I2C_SDA_INIT_ENUM                        OFF
#define PMC_IMPL_IO_DPD8_STATUS_0_GEN8_I2C_SDA_OFF                      _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD8_STATUS_0_GEN8_I2C_SDA_ON                       _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD8_STATUS_0_GPIO_DIS0_SHIFT                       _MK_SHIFT_CONST(8)
#define PMC_IMPL_IO_DPD8_STATUS_0_GPIO_DIS0_FIELD                       _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD8_STATUS_0_GPIO_DIS0_SHIFT)
#define PMC_IMPL_IO_DPD8_STATUS_0_GPIO_DIS0_RANGE                       8:8
#define PMC_IMPL_IO_DPD8_STATUS_0_GPIO_DIS0_WOFFSET                     0x0
#define PMC_IMPL_IO_DPD8_STATUS_0_GPIO_DIS0_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_STATUS_0_GPIO_DIS0_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD8_STATUS_0_GPIO_DIS0_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_STATUS_0_GPIO_DIS0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_STATUS_0_GPIO_DIS0_INIT_ENUM                   OFF
#define PMC_IMPL_IO_DPD8_STATUS_0_GPIO_DIS0_OFF                 _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD8_STATUS_0_GPIO_DIS0_ON                  _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD8_STATUS_0_GPIO_DIS1_SHIFT                       _MK_SHIFT_CONST(9)
#define PMC_IMPL_IO_DPD8_STATUS_0_GPIO_DIS1_FIELD                       _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD8_STATUS_0_GPIO_DIS1_SHIFT)
#define PMC_IMPL_IO_DPD8_STATUS_0_GPIO_DIS1_RANGE                       9:9
#define PMC_IMPL_IO_DPD8_STATUS_0_GPIO_DIS1_WOFFSET                     0x0
#define PMC_IMPL_IO_DPD8_STATUS_0_GPIO_DIS1_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_STATUS_0_GPIO_DIS1_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD8_STATUS_0_GPIO_DIS1_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_STATUS_0_GPIO_DIS1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_STATUS_0_GPIO_DIS1_INIT_ENUM                   OFF
#define PMC_IMPL_IO_DPD8_STATUS_0_GPIO_DIS1_OFF                 _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD8_STATUS_0_GPIO_DIS1_ON                  _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD8_STATUS_0_GPIO_DIS2_SHIFT                       _MK_SHIFT_CONST(10)
#define PMC_IMPL_IO_DPD8_STATUS_0_GPIO_DIS2_FIELD                       _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD8_STATUS_0_GPIO_DIS2_SHIFT)
#define PMC_IMPL_IO_DPD8_STATUS_0_GPIO_DIS2_RANGE                       10:10
#define PMC_IMPL_IO_DPD8_STATUS_0_GPIO_DIS2_WOFFSET                     0x0
#define PMC_IMPL_IO_DPD8_STATUS_0_GPIO_DIS2_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_STATUS_0_GPIO_DIS2_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD8_STATUS_0_GPIO_DIS2_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_STATUS_0_GPIO_DIS2_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_STATUS_0_GPIO_DIS2_INIT_ENUM                   OFF
#define PMC_IMPL_IO_DPD8_STATUS_0_GPIO_DIS2_OFF                 _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD8_STATUS_0_GPIO_DIS2_ON                  _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD8_STATUS_0_GPIO_DIS3_SHIFT                       _MK_SHIFT_CONST(11)
#define PMC_IMPL_IO_DPD8_STATUS_0_GPIO_DIS3_FIELD                       _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD8_STATUS_0_GPIO_DIS3_SHIFT)
#define PMC_IMPL_IO_DPD8_STATUS_0_GPIO_DIS3_RANGE                       11:11
#define PMC_IMPL_IO_DPD8_STATUS_0_GPIO_DIS3_WOFFSET                     0x0
#define PMC_IMPL_IO_DPD8_STATUS_0_GPIO_DIS3_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_STATUS_0_GPIO_DIS3_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD8_STATUS_0_GPIO_DIS3_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_STATUS_0_GPIO_DIS3_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_STATUS_0_GPIO_DIS3_INIT_ENUM                   OFF
#define PMC_IMPL_IO_DPD8_STATUS_0_GPIO_DIS3_OFF                 _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD8_STATUS_0_GPIO_DIS3_ON                  _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD8_STATUS_0_GPIO_DIS4_SHIFT                       _MK_SHIFT_CONST(12)
#define PMC_IMPL_IO_DPD8_STATUS_0_GPIO_DIS4_FIELD                       _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD8_STATUS_0_GPIO_DIS4_SHIFT)
#define PMC_IMPL_IO_DPD8_STATUS_0_GPIO_DIS4_RANGE                       12:12
#define PMC_IMPL_IO_DPD8_STATUS_0_GPIO_DIS4_WOFFSET                     0x0
#define PMC_IMPL_IO_DPD8_STATUS_0_GPIO_DIS4_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_STATUS_0_GPIO_DIS4_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD8_STATUS_0_GPIO_DIS4_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_STATUS_0_GPIO_DIS4_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_STATUS_0_GPIO_DIS4_INIT_ENUM                   OFF
#define PMC_IMPL_IO_DPD8_STATUS_0_GPIO_DIS4_OFF                 _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD8_STATUS_0_GPIO_DIS4_ON                  _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD8_STATUS_0_GPIO_DIS5_SHIFT                       _MK_SHIFT_CONST(13)
#define PMC_IMPL_IO_DPD8_STATUS_0_GPIO_DIS5_FIELD                       _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD8_STATUS_0_GPIO_DIS5_SHIFT)
#define PMC_IMPL_IO_DPD8_STATUS_0_GPIO_DIS5_RANGE                       13:13
#define PMC_IMPL_IO_DPD8_STATUS_0_GPIO_DIS5_WOFFSET                     0x0
#define PMC_IMPL_IO_DPD8_STATUS_0_GPIO_DIS5_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_STATUS_0_GPIO_DIS5_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD8_STATUS_0_GPIO_DIS5_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_STATUS_0_GPIO_DIS5_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_STATUS_0_GPIO_DIS5_INIT_ENUM                   OFF
#define PMC_IMPL_IO_DPD8_STATUS_0_GPIO_DIS5_OFF                 _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD8_STATUS_0_GPIO_DIS5_ON                  _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD8_STATUS_0_GPIO_SW4_SHIFT                        _MK_SHIFT_CONST(14)
#define PMC_IMPL_IO_DPD8_STATUS_0_GPIO_SW4_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD8_STATUS_0_GPIO_SW4_SHIFT)
#define PMC_IMPL_IO_DPD8_STATUS_0_GPIO_SW4_RANGE                        14:14
#define PMC_IMPL_IO_DPD8_STATUS_0_GPIO_SW4_WOFFSET                      0x0
#define PMC_IMPL_IO_DPD8_STATUS_0_GPIO_SW4_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_STATUS_0_GPIO_SW4_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD8_STATUS_0_GPIO_SW4_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_STATUS_0_GPIO_SW4_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_STATUS_0_GPIO_SW4_INIT_ENUM                    OFF
#define PMC_IMPL_IO_DPD8_STATUS_0_GPIO_SW4_OFF                  _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD8_STATUS_0_GPIO_SW4_ON                   _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD8_STATUS_0_POWER_ON_SHIFT                        _MK_SHIFT_CONST(16)
#define PMC_IMPL_IO_DPD8_STATUS_0_POWER_ON_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD8_STATUS_0_POWER_ON_SHIFT)
#define PMC_IMPL_IO_DPD8_STATUS_0_POWER_ON_RANGE                        16:16
#define PMC_IMPL_IO_DPD8_STATUS_0_POWER_ON_WOFFSET                      0x0
#define PMC_IMPL_IO_DPD8_STATUS_0_POWER_ON_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_STATUS_0_POWER_ON_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD8_STATUS_0_POWER_ON_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_STATUS_0_POWER_ON_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_STATUS_0_POWER_ON_INIT_ENUM                    OFF
#define PMC_IMPL_IO_DPD8_STATUS_0_POWER_ON_OFF                  _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD8_STATUS_0_POWER_ON_ON                   _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD8_STATUS_0_PWR_I2C_SCL_SHIFT                     _MK_SHIFT_CONST(17)
#define PMC_IMPL_IO_DPD8_STATUS_0_PWR_I2C_SCL_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD8_STATUS_0_PWR_I2C_SCL_SHIFT)
#define PMC_IMPL_IO_DPD8_STATUS_0_PWR_I2C_SCL_RANGE                     17:17
#define PMC_IMPL_IO_DPD8_STATUS_0_PWR_I2C_SCL_WOFFSET                   0x0
#define PMC_IMPL_IO_DPD8_STATUS_0_PWR_I2C_SCL_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_STATUS_0_PWR_I2C_SCL_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD8_STATUS_0_PWR_I2C_SCL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_STATUS_0_PWR_I2C_SCL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_STATUS_0_PWR_I2C_SCL_INIT_ENUM                 OFF
#define PMC_IMPL_IO_DPD8_STATUS_0_PWR_I2C_SCL_OFF                       _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD8_STATUS_0_PWR_I2C_SCL_ON                        _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD8_STATUS_0_PWR_I2C_SDA_SHIFT                     _MK_SHIFT_CONST(18)
#define PMC_IMPL_IO_DPD8_STATUS_0_PWR_I2C_SDA_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD8_STATUS_0_PWR_I2C_SDA_SHIFT)
#define PMC_IMPL_IO_DPD8_STATUS_0_PWR_I2C_SDA_RANGE                     18:18
#define PMC_IMPL_IO_DPD8_STATUS_0_PWR_I2C_SDA_WOFFSET                   0x0
#define PMC_IMPL_IO_DPD8_STATUS_0_PWR_I2C_SDA_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_STATUS_0_PWR_I2C_SDA_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD8_STATUS_0_PWR_I2C_SDA_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_STATUS_0_PWR_I2C_SDA_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_STATUS_0_PWR_I2C_SDA_INIT_ENUM                 OFF
#define PMC_IMPL_IO_DPD8_STATUS_0_PWR_I2C_SDA_OFF                       _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD8_STATUS_0_PWR_I2C_SDA_ON                        _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD8_STATUS_0_TOUCH_CLK_SHIFT                       _MK_SHIFT_CONST(23)
#define PMC_IMPL_IO_DPD8_STATUS_0_TOUCH_CLK_FIELD                       _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD8_STATUS_0_TOUCH_CLK_SHIFT)
#define PMC_IMPL_IO_DPD8_STATUS_0_TOUCH_CLK_RANGE                       23:23
#define PMC_IMPL_IO_DPD8_STATUS_0_TOUCH_CLK_WOFFSET                     0x0
#define PMC_IMPL_IO_DPD8_STATUS_0_TOUCH_CLK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_STATUS_0_TOUCH_CLK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD8_STATUS_0_TOUCH_CLK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_STATUS_0_TOUCH_CLK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_STATUS_0_TOUCH_CLK_INIT_ENUM                   OFF
#define PMC_IMPL_IO_DPD8_STATUS_0_TOUCH_CLK_OFF                 _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD8_STATUS_0_TOUCH_CLK_ON                  _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD8_STATUS_0_VCOMP_ALERT_SHIFT                     _MK_SHIFT_CONST(24)
#define PMC_IMPL_IO_DPD8_STATUS_0_VCOMP_ALERT_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD8_STATUS_0_VCOMP_ALERT_SHIFT)
#define PMC_IMPL_IO_DPD8_STATUS_0_VCOMP_ALERT_RANGE                     24:24
#define PMC_IMPL_IO_DPD8_STATUS_0_VCOMP_ALERT_WOFFSET                   0x0
#define PMC_IMPL_IO_DPD8_STATUS_0_VCOMP_ALERT_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_STATUS_0_VCOMP_ALERT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD8_STATUS_0_VCOMP_ALERT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_STATUS_0_VCOMP_ALERT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_STATUS_0_VCOMP_ALERT_INIT_ENUM                 OFF
#define PMC_IMPL_IO_DPD8_STATUS_0_VCOMP_ALERT_OFF                       _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD8_STATUS_0_VCOMP_ALERT_ON                        _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD8_STATUS_0_CAN_GPIO6_SHIFT                       _MK_SHIFT_CONST(25)
#define PMC_IMPL_IO_DPD8_STATUS_0_CAN_GPIO6_FIELD                       _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD8_STATUS_0_CAN_GPIO6_SHIFT)
#define PMC_IMPL_IO_DPD8_STATUS_0_CAN_GPIO6_RANGE                       25:25
#define PMC_IMPL_IO_DPD8_STATUS_0_CAN_GPIO6_WOFFSET                     0x0
#define PMC_IMPL_IO_DPD8_STATUS_0_CAN_GPIO6_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_STATUS_0_CAN_GPIO6_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD8_STATUS_0_CAN_GPIO6_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_STATUS_0_CAN_GPIO6_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_STATUS_0_CAN_GPIO6_INIT_ENUM                   OFF
#define PMC_IMPL_IO_DPD8_STATUS_0_CAN_GPIO6_OFF                 _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD8_STATUS_0_CAN_GPIO6_ON                  _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD8_STATUS_0_CAN_GPIO7_SHIFT                       _MK_SHIFT_CONST(26)
#define PMC_IMPL_IO_DPD8_STATUS_0_CAN_GPIO7_FIELD                       _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD8_STATUS_0_CAN_GPIO7_SHIFT)
#define PMC_IMPL_IO_DPD8_STATUS_0_CAN_GPIO7_RANGE                       26:26
#define PMC_IMPL_IO_DPD8_STATUS_0_CAN_GPIO7_WOFFSET                     0x0
#define PMC_IMPL_IO_DPD8_STATUS_0_CAN_GPIO7_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_STATUS_0_CAN_GPIO7_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD8_STATUS_0_CAN_GPIO7_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_STATUS_0_CAN_GPIO7_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_STATUS_0_CAN_GPIO7_INIT_ENUM                   OFF
#define PMC_IMPL_IO_DPD8_STATUS_0_CAN_GPIO7_OFF                 _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD8_STATUS_0_CAN_GPIO7_ON                  _MK_ENUM_CONST(1)


// Register PMC_IMPL_IO_DPD7_OFF_MASK_0
#define PMC_IMPL_IO_DPD7_OFF_MASK_0                     _MK_ADDR_CONST(0xb4)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_SECURE                      0x0
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_SCR                         IODPD7_SCR_0
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_WORD_COUNT                  0x1
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_RESET_VAL                   _MK_MASK_CONST(0x3fcffffd)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_RESET_MASK                  _MK_MASK_CONST(0x3fcffffd)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_READ_MASK                   _MK_MASK_CONST(0x3fcffffd)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_WRITE_MASK                  _MK_MASK_CONST(0x3fcffffd)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_BATT_OC_SHIFT                       _MK_SHIFT_CONST(0)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_BATT_OC_FIELD                       _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD7_OFF_MASK_0_BATT_OC_SHIFT)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_BATT_OC_RANGE                       0:0
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_BATT_OC_WOFFSET                     0x0
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_BATT_OC_DEFAULT                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_BATT_OC_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_BATT_OC_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_BATT_OC_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_BATT_OC_INIT_ENUM                   ON
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_BATT_OC_OFF                 _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_BATT_OC_ON                  _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD7_OFF_MASK_0_CAN0_DIN_SHIFT                      _MK_SHIFT_CONST(2)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_CAN0_DIN_FIELD                      _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD7_OFF_MASK_0_CAN0_DIN_SHIFT)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_CAN0_DIN_RANGE                      2:2
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_CAN0_DIN_WOFFSET                    0x0
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_CAN0_DIN_DEFAULT                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_CAN0_DIN_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_CAN0_DIN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_CAN0_DIN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_CAN0_DIN_INIT_ENUM                  ON
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_CAN0_DIN_OFF                        _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_CAN0_DIN_ON                 _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD7_OFF_MASK_0_CAN0_DOUT_SHIFT                     _MK_SHIFT_CONST(3)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_CAN0_DOUT_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD7_OFF_MASK_0_CAN0_DOUT_SHIFT)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_CAN0_DOUT_RANGE                     3:3
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_CAN0_DOUT_WOFFSET                   0x0
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_CAN0_DOUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_CAN0_DOUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_CAN0_DOUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_CAN0_DOUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_CAN0_DOUT_INIT_ENUM                 ON
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_CAN0_DOUT_OFF                       _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_CAN0_DOUT_ON                        _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD7_OFF_MASK_0_CAN1_DIN_SHIFT                      _MK_SHIFT_CONST(4)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_CAN1_DIN_FIELD                      _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD7_OFF_MASK_0_CAN1_DIN_SHIFT)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_CAN1_DIN_RANGE                      4:4
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_CAN1_DIN_WOFFSET                    0x0
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_CAN1_DIN_DEFAULT                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_CAN1_DIN_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_CAN1_DIN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_CAN1_DIN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_CAN1_DIN_INIT_ENUM                  ON
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_CAN1_DIN_OFF                        _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_CAN1_DIN_ON                 _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD7_OFF_MASK_0_CAN1_DOUT_SHIFT                     _MK_SHIFT_CONST(5)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_CAN1_DOUT_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD7_OFF_MASK_0_CAN1_DOUT_SHIFT)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_CAN1_DOUT_RANGE                     5:5
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_CAN1_DOUT_WOFFSET                   0x0
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_CAN1_DOUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_CAN1_DOUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_CAN1_DOUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_CAN1_DOUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_CAN1_DOUT_INIT_ENUM                 ON
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_CAN1_DOUT_OFF                       _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_CAN1_DOUT_ON                        _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD7_OFF_MASK_0_CAN_GPIO0_SHIFT                     _MK_SHIFT_CONST(6)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_CAN_GPIO0_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD7_OFF_MASK_0_CAN_GPIO0_SHIFT)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_CAN_GPIO0_RANGE                     6:6
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_CAN_GPIO0_WOFFSET                   0x0
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_CAN_GPIO0_DEFAULT                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_CAN_GPIO0_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_CAN_GPIO0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_CAN_GPIO0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_CAN_GPIO0_INIT_ENUM                 ON
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_CAN_GPIO0_OFF                       _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_CAN_GPIO0_ON                        _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD7_OFF_MASK_0_CAN_GPIO1_SHIFT                     _MK_SHIFT_CONST(7)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_CAN_GPIO1_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD7_OFF_MASK_0_CAN_GPIO1_SHIFT)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_CAN_GPIO1_RANGE                     7:7
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_CAN_GPIO1_WOFFSET                   0x0
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_CAN_GPIO1_DEFAULT                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_CAN_GPIO1_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_CAN_GPIO1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_CAN_GPIO1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_CAN_GPIO1_INIT_ENUM                 ON
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_CAN_GPIO1_OFF                       _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_CAN_GPIO1_ON                        _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD7_OFF_MASK_0_GPIO_SEN0_SHIFT                     _MK_SHIFT_CONST(8)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_GPIO_SEN0_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD7_OFF_MASK_0_GPIO_SEN0_SHIFT)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_GPIO_SEN0_RANGE                     8:8
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_GPIO_SEN0_WOFFSET                   0x0
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_GPIO_SEN0_DEFAULT                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_GPIO_SEN0_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_GPIO_SEN0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_GPIO_SEN0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_GPIO_SEN0_INIT_ENUM                 ON
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_GPIO_SEN0_OFF                       _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_GPIO_SEN0_ON                        _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD7_OFF_MASK_0_GPIO_SEN1_SHIFT                     _MK_SHIFT_CONST(9)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_GPIO_SEN1_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD7_OFF_MASK_0_GPIO_SEN1_SHIFT)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_GPIO_SEN1_RANGE                     9:9
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_GPIO_SEN1_WOFFSET                   0x0
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_GPIO_SEN1_DEFAULT                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_GPIO_SEN1_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_GPIO_SEN1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_GPIO_SEN1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_GPIO_SEN1_INIT_ENUM                 ON
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_GPIO_SEN1_OFF                       _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_GPIO_SEN1_ON                        _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD7_OFF_MASK_0_GPIO_SEN2_SHIFT                     _MK_SHIFT_CONST(10)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_GPIO_SEN2_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD7_OFF_MASK_0_GPIO_SEN2_SHIFT)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_GPIO_SEN2_RANGE                     10:10
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_GPIO_SEN2_WOFFSET                   0x0
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_GPIO_SEN2_DEFAULT                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_GPIO_SEN2_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_GPIO_SEN2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_GPIO_SEN2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_GPIO_SEN2_INIT_ENUM                 ON
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_GPIO_SEN2_OFF                       _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_GPIO_SEN2_ON                        _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD7_OFF_MASK_0_GPIO_SEN3_SHIFT                     _MK_SHIFT_CONST(11)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_GPIO_SEN3_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD7_OFF_MASK_0_GPIO_SEN3_SHIFT)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_GPIO_SEN3_RANGE                     11:11
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_GPIO_SEN3_WOFFSET                   0x0
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_GPIO_SEN3_DEFAULT                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_GPIO_SEN3_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_GPIO_SEN3_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_GPIO_SEN3_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_GPIO_SEN3_INIT_ENUM                 ON
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_GPIO_SEN3_OFF                       _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_GPIO_SEN3_ON                        _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD7_OFF_MASK_0_GPIO_SEN4_SHIFT                     _MK_SHIFT_CONST(12)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_GPIO_SEN4_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD7_OFF_MASK_0_GPIO_SEN4_SHIFT)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_GPIO_SEN4_RANGE                     12:12
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_GPIO_SEN4_WOFFSET                   0x0
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_GPIO_SEN4_DEFAULT                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_GPIO_SEN4_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_GPIO_SEN4_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_GPIO_SEN4_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_GPIO_SEN4_INIT_ENUM                 ON
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_GPIO_SEN4_OFF                       _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_GPIO_SEN4_ON                        _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD7_OFF_MASK_0_GPIO_SEN5_SHIFT                     _MK_SHIFT_CONST(13)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_GPIO_SEN5_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD7_OFF_MASK_0_GPIO_SEN5_SHIFT)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_GPIO_SEN5_RANGE                     13:13
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_GPIO_SEN5_WOFFSET                   0x0
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_GPIO_SEN5_DEFAULT                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_GPIO_SEN5_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_GPIO_SEN5_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_GPIO_SEN5_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_GPIO_SEN5_INIT_ENUM                 ON
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_GPIO_SEN5_OFF                       _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_GPIO_SEN5_ON                        _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD7_OFF_MASK_0_GPIO_SEN6_SHIFT                     _MK_SHIFT_CONST(14)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_GPIO_SEN6_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD7_OFF_MASK_0_GPIO_SEN6_SHIFT)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_GPIO_SEN6_RANGE                     14:14
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_GPIO_SEN6_WOFFSET                   0x0
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_GPIO_SEN6_DEFAULT                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_GPIO_SEN6_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_GPIO_SEN6_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_GPIO_SEN6_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_GPIO_SEN6_INIT_ENUM                 ON
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_GPIO_SEN6_OFF                       _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_GPIO_SEN6_ON                        _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD7_OFF_MASK_0_GPIO_SEN7_SHIFT                     _MK_SHIFT_CONST(15)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_GPIO_SEN7_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD7_OFF_MASK_0_GPIO_SEN7_SHIFT)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_GPIO_SEN7_RANGE                     15:15
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_GPIO_SEN7_WOFFSET                   0x0
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_GPIO_SEN7_DEFAULT                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_GPIO_SEN7_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_GPIO_SEN7_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_GPIO_SEN7_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_GPIO_SEN7_INIT_ENUM                 ON
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_GPIO_SEN7_OFF                       _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_GPIO_SEN7_ON                        _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD7_OFF_MASK_0_GPIO_SEN8_SHIFT                     _MK_SHIFT_CONST(16)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_GPIO_SEN8_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD7_OFF_MASK_0_GPIO_SEN8_SHIFT)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_GPIO_SEN8_RANGE                     16:16
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_GPIO_SEN8_WOFFSET                   0x0
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_GPIO_SEN8_DEFAULT                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_GPIO_SEN8_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_GPIO_SEN8_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_GPIO_SEN8_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_GPIO_SEN8_INIT_ENUM                 ON
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_GPIO_SEN8_OFF                       _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_GPIO_SEN8_ON                        _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD7_OFF_MASK_0_GPIO_SEN9_SHIFT                     _MK_SHIFT_CONST(17)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_GPIO_SEN9_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD7_OFF_MASK_0_GPIO_SEN9_SHIFT)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_GPIO_SEN9_RANGE                     17:17
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_GPIO_SEN9_WOFFSET                   0x0
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_GPIO_SEN9_DEFAULT                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_GPIO_SEN9_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_GPIO_SEN9_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_GPIO_SEN9_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_GPIO_SEN9_INIT_ENUM                 ON
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_GPIO_SEN9_OFF                       _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_GPIO_SEN9_ON                        _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD7_OFF_MASK_0_GPIO_SW2_SHIFT                      _MK_SHIFT_CONST(18)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_GPIO_SW2_FIELD                      _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD7_OFF_MASK_0_GPIO_SW2_SHIFT)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_GPIO_SW2_RANGE                      18:18
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_GPIO_SW2_WOFFSET                    0x0
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_GPIO_SW2_DEFAULT                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_GPIO_SW2_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_GPIO_SW2_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_GPIO_SW2_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_GPIO_SW2_INIT_ENUM                  ON
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_GPIO_SW2_OFF                        _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_GPIO_SW2_ON                 _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD7_OFF_MASK_0_GPIO_SW3_SHIFT                      _MK_SHIFT_CONST(19)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_GPIO_SW3_FIELD                      _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD7_OFF_MASK_0_GPIO_SW3_SHIFT)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_GPIO_SW3_RANGE                      19:19
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_GPIO_SW3_WOFFSET                    0x0
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_GPIO_SW3_DEFAULT                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_GPIO_SW3_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_GPIO_SW3_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_GPIO_SW3_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_GPIO_SW3_INIT_ENUM                  ON
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_GPIO_SW3_OFF                        _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_GPIO_SW3_ON                 _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD7_OFF_MASK_0_CAN_GPIO2_SHIFT                     _MK_SHIFT_CONST(22)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_CAN_GPIO2_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD7_OFF_MASK_0_CAN_GPIO2_SHIFT)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_CAN_GPIO2_RANGE                     22:22
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_CAN_GPIO2_WOFFSET                   0x0
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_CAN_GPIO2_DEFAULT                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_CAN_GPIO2_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_CAN_GPIO2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_CAN_GPIO2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_CAN_GPIO2_INIT_ENUM                 ON
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_CAN_GPIO2_OFF                       _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_CAN_GPIO2_ON                        _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD7_OFF_MASK_0_CAN_GPIO3_SHIFT                     _MK_SHIFT_CONST(23)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_CAN_GPIO3_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD7_OFF_MASK_0_CAN_GPIO3_SHIFT)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_CAN_GPIO3_RANGE                     23:23
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_CAN_GPIO3_WOFFSET                   0x0
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_CAN_GPIO3_DEFAULT                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_CAN_GPIO3_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_CAN_GPIO3_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_CAN_GPIO3_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_CAN_GPIO3_INIT_ENUM                 ON
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_CAN_GPIO3_OFF                       _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_CAN_GPIO3_ON                        _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD7_OFF_MASK_0_CAN_GPIO4_SHIFT                     _MK_SHIFT_CONST(24)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_CAN_GPIO4_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD7_OFF_MASK_0_CAN_GPIO4_SHIFT)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_CAN_GPIO4_RANGE                     24:24
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_CAN_GPIO4_WOFFSET                   0x0
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_CAN_GPIO4_DEFAULT                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_CAN_GPIO4_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_CAN_GPIO4_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_CAN_GPIO4_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_CAN_GPIO4_INIT_ENUM                 ON
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_CAN_GPIO4_OFF                       _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_CAN_GPIO4_ON                        _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD7_OFF_MASK_0_CAN_GPIO5_SHIFT                     _MK_SHIFT_CONST(25)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_CAN_GPIO5_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD7_OFF_MASK_0_CAN_GPIO5_SHIFT)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_CAN_GPIO5_RANGE                     25:25
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_CAN_GPIO5_WOFFSET                   0x0
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_CAN_GPIO5_DEFAULT                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_CAN_GPIO5_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_CAN_GPIO5_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_CAN_GPIO5_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_CAN_GPIO5_INIT_ENUM                 ON
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_CAN_GPIO5_OFF                       _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_CAN_GPIO5_ON                        _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD7_OFF_MASK_0_UART3_CTS_SHIFT                     _MK_SHIFT_CONST(26)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_UART3_CTS_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD7_OFF_MASK_0_UART3_CTS_SHIFT)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_UART3_CTS_RANGE                     26:26
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_UART3_CTS_WOFFSET                   0x0
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_UART3_CTS_DEFAULT                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_UART3_CTS_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_UART3_CTS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_UART3_CTS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_UART3_CTS_INIT_ENUM                 ON
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_UART3_CTS_OFF                       _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_UART3_CTS_ON                        _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD7_OFF_MASK_0_UART3_RTS_SHIFT                     _MK_SHIFT_CONST(27)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_UART3_RTS_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD7_OFF_MASK_0_UART3_RTS_SHIFT)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_UART3_RTS_RANGE                     27:27
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_UART3_RTS_WOFFSET                   0x0
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_UART3_RTS_DEFAULT                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_UART3_RTS_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_UART3_RTS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_UART3_RTS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_UART3_RTS_INIT_ENUM                 ON
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_UART3_RTS_OFF                       _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_UART3_RTS_ON                        _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD7_OFF_MASK_0_UART3_RX_SHIFT                      _MK_SHIFT_CONST(28)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_UART3_RX_FIELD                      _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD7_OFF_MASK_0_UART3_RX_SHIFT)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_UART3_RX_RANGE                      28:28
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_UART3_RX_WOFFSET                    0x0
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_UART3_RX_DEFAULT                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_UART3_RX_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_UART3_RX_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_UART3_RX_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_UART3_RX_INIT_ENUM                  ON
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_UART3_RX_OFF                        _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_UART3_RX_ON                 _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD7_OFF_MASK_0_UART3_TX_SHIFT                      _MK_SHIFT_CONST(29)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_UART3_TX_FIELD                      _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD7_OFF_MASK_0_UART3_TX_SHIFT)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_UART3_TX_RANGE                      29:29
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_UART3_TX_WOFFSET                    0x0
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_UART3_TX_DEFAULT                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_UART3_TX_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_UART3_TX_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_UART3_TX_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_UART3_TX_INIT_ENUM                  ON
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_UART3_TX_OFF                        _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD7_OFF_MASK_0_UART3_TX_ON                 _MK_ENUM_CONST(1)


// Register PMC_IMPL_IO_DPD8_OFF_MASK_0
#define PMC_IMPL_IO_DPD8_OFF_MASK_0                     _MK_ADDR_CONST(0xb8)
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_SECURE                      0x0
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_SCR                         IODPD8_SCR_0
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_WORD_COUNT                  0x1
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_RESET_VAL                   _MK_MASK_CONST(0x7877ff3)
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_RESET_MASK                  _MK_MASK_CONST(0x7877ff3)
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_READ_MASK                   _MK_MASK_CONST(0x7877ff3)
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_WRITE_MASK                  _MK_MASK_CONST(0x7877ff3)
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_GPIO_SW1_SHIFT                      _MK_SHIFT_CONST(0)
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_GPIO_SW1_FIELD                      _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD8_OFF_MASK_0_GPIO_SW1_SHIFT)
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_GPIO_SW1_RANGE                      0:0
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_GPIO_SW1_WOFFSET                    0x0
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_GPIO_SW1_DEFAULT                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_GPIO_SW1_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_GPIO_SW1_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_GPIO_SW1_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_GPIO_SW1_INIT_ENUM                  ON
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_GPIO_SW1_OFF                        _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_GPIO_SW1_ON                 _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD8_OFF_MASK_0_SAFE_STATE_SHIFT                    _MK_SHIFT_CONST(1)
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_SAFE_STATE_FIELD                    _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD8_OFF_MASK_0_SAFE_STATE_SHIFT)
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_SAFE_STATE_RANGE                    1:1
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_SAFE_STATE_WOFFSET                  0x0
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_SAFE_STATE_DEFAULT                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_SAFE_STATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_SAFE_STATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_SAFE_STATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_SAFE_STATE_INIT_ENUM                        ON
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_SAFE_STATE_OFF                      _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_SAFE_STATE_ON                       _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD8_OFF_MASK_0_UART7_RX_SHIFT                      _MK_SHIFT_CONST(4)
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_UART7_RX_FIELD                      _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD8_OFF_MASK_0_UART7_RX_SHIFT)
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_UART7_RX_RANGE                      4:4
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_UART7_RX_WOFFSET                    0x0
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_UART7_RX_DEFAULT                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_UART7_RX_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_UART7_RX_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_UART7_RX_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_UART7_RX_INIT_ENUM                  ON
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_UART7_RX_OFF                        _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_UART7_RX_ON                 _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD8_OFF_MASK_0_UART7_TX_SHIFT                      _MK_SHIFT_CONST(5)
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_UART7_TX_FIELD                      _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD8_OFF_MASK_0_UART7_TX_SHIFT)
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_UART7_TX_RANGE                      5:5
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_UART7_TX_WOFFSET                    0x0
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_UART7_TX_DEFAULT                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_UART7_TX_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_UART7_TX_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_UART7_TX_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_UART7_TX_INIT_ENUM                  ON
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_UART7_TX_OFF                        _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_UART7_TX_ON                 _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD8_OFF_MASK_0_GEN8_I2C_SCL_SHIFT                  _MK_SHIFT_CONST(6)
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_GEN8_I2C_SCL_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD8_OFF_MASK_0_GEN8_I2C_SCL_SHIFT)
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_GEN8_I2C_SCL_RANGE                  6:6
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_GEN8_I2C_SCL_WOFFSET                        0x0
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_GEN8_I2C_SCL_DEFAULT                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_GEN8_I2C_SCL_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_GEN8_I2C_SCL_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_GEN8_I2C_SCL_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_GEN8_I2C_SCL_INIT_ENUM                      ON
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_GEN8_I2C_SCL_OFF                    _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_GEN8_I2C_SCL_ON                     _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD8_OFF_MASK_0_GEN8_I2C_SDA_SHIFT                  _MK_SHIFT_CONST(7)
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_GEN8_I2C_SDA_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD8_OFF_MASK_0_GEN8_I2C_SDA_SHIFT)
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_GEN8_I2C_SDA_RANGE                  7:7
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_GEN8_I2C_SDA_WOFFSET                        0x0
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_GEN8_I2C_SDA_DEFAULT                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_GEN8_I2C_SDA_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_GEN8_I2C_SDA_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_GEN8_I2C_SDA_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_GEN8_I2C_SDA_INIT_ENUM                      ON
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_GEN8_I2C_SDA_OFF                    _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_GEN8_I2C_SDA_ON                     _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD8_OFF_MASK_0_GPIO_DIS0_SHIFT                     _MK_SHIFT_CONST(8)
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_GPIO_DIS0_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD8_OFF_MASK_0_GPIO_DIS0_SHIFT)
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_GPIO_DIS0_RANGE                     8:8
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_GPIO_DIS0_WOFFSET                   0x0
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_GPIO_DIS0_DEFAULT                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_GPIO_DIS0_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_GPIO_DIS0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_GPIO_DIS0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_GPIO_DIS0_INIT_ENUM                 ON
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_GPIO_DIS0_OFF                       _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_GPIO_DIS0_ON                        _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD8_OFF_MASK_0_GPIO_DIS1_SHIFT                     _MK_SHIFT_CONST(9)
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_GPIO_DIS1_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD8_OFF_MASK_0_GPIO_DIS1_SHIFT)
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_GPIO_DIS1_RANGE                     9:9
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_GPIO_DIS1_WOFFSET                   0x0
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_GPIO_DIS1_DEFAULT                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_GPIO_DIS1_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_GPIO_DIS1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_GPIO_DIS1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_GPIO_DIS1_INIT_ENUM                 ON
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_GPIO_DIS1_OFF                       _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_GPIO_DIS1_ON                        _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD8_OFF_MASK_0_GPIO_DIS2_SHIFT                     _MK_SHIFT_CONST(10)
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_GPIO_DIS2_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD8_OFF_MASK_0_GPIO_DIS2_SHIFT)
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_GPIO_DIS2_RANGE                     10:10
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_GPIO_DIS2_WOFFSET                   0x0
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_GPIO_DIS2_DEFAULT                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_GPIO_DIS2_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_GPIO_DIS2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_GPIO_DIS2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_GPIO_DIS2_INIT_ENUM                 ON
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_GPIO_DIS2_OFF                       _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_GPIO_DIS2_ON                        _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD8_OFF_MASK_0_GPIO_DIS3_SHIFT                     _MK_SHIFT_CONST(11)
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_GPIO_DIS3_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD8_OFF_MASK_0_GPIO_DIS3_SHIFT)
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_GPIO_DIS3_RANGE                     11:11
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_GPIO_DIS3_WOFFSET                   0x0
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_GPIO_DIS3_DEFAULT                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_GPIO_DIS3_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_GPIO_DIS3_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_GPIO_DIS3_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_GPIO_DIS3_INIT_ENUM                 ON
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_GPIO_DIS3_OFF                       _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_GPIO_DIS3_ON                        _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD8_OFF_MASK_0_GPIO_DIS4_SHIFT                     _MK_SHIFT_CONST(12)
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_GPIO_DIS4_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD8_OFF_MASK_0_GPIO_DIS4_SHIFT)
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_GPIO_DIS4_RANGE                     12:12
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_GPIO_DIS4_WOFFSET                   0x0
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_GPIO_DIS4_DEFAULT                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_GPIO_DIS4_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_GPIO_DIS4_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_GPIO_DIS4_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_GPIO_DIS4_INIT_ENUM                 ON
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_GPIO_DIS4_OFF                       _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_GPIO_DIS4_ON                        _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD8_OFF_MASK_0_GPIO_DIS5_SHIFT                     _MK_SHIFT_CONST(13)
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_GPIO_DIS5_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD8_OFF_MASK_0_GPIO_DIS5_SHIFT)
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_GPIO_DIS5_RANGE                     13:13
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_GPIO_DIS5_WOFFSET                   0x0
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_GPIO_DIS5_DEFAULT                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_GPIO_DIS5_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_GPIO_DIS5_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_GPIO_DIS5_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_GPIO_DIS5_INIT_ENUM                 ON
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_GPIO_DIS5_OFF                       _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_GPIO_DIS5_ON                        _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD8_OFF_MASK_0_GPIO_SW4_SHIFT                      _MK_SHIFT_CONST(14)
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_GPIO_SW4_FIELD                      _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD8_OFF_MASK_0_GPIO_SW4_SHIFT)
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_GPIO_SW4_RANGE                      14:14
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_GPIO_SW4_WOFFSET                    0x0
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_GPIO_SW4_DEFAULT                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_GPIO_SW4_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_GPIO_SW4_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_GPIO_SW4_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_GPIO_SW4_INIT_ENUM                  ON
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_GPIO_SW4_OFF                        _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_GPIO_SW4_ON                 _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD8_OFF_MASK_0_POWER_ON_SHIFT                      _MK_SHIFT_CONST(16)
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_POWER_ON_FIELD                      _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD8_OFF_MASK_0_POWER_ON_SHIFT)
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_POWER_ON_RANGE                      16:16
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_POWER_ON_WOFFSET                    0x0
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_POWER_ON_DEFAULT                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_POWER_ON_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_POWER_ON_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_POWER_ON_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_POWER_ON_INIT_ENUM                  ON
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_POWER_ON_OFF                        _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_POWER_ON_ON                 _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD8_OFF_MASK_0_PWR_I2C_SCL_SHIFT                   _MK_SHIFT_CONST(17)
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_PWR_I2C_SCL_FIELD                   _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD8_OFF_MASK_0_PWR_I2C_SCL_SHIFT)
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_PWR_I2C_SCL_RANGE                   17:17
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_PWR_I2C_SCL_WOFFSET                 0x0
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_PWR_I2C_SCL_DEFAULT                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_PWR_I2C_SCL_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_PWR_I2C_SCL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_PWR_I2C_SCL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_PWR_I2C_SCL_INIT_ENUM                       ON
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_PWR_I2C_SCL_OFF                     _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_PWR_I2C_SCL_ON                      _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD8_OFF_MASK_0_PWR_I2C_SDA_SHIFT                   _MK_SHIFT_CONST(18)
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_PWR_I2C_SDA_FIELD                   _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD8_OFF_MASK_0_PWR_I2C_SDA_SHIFT)
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_PWR_I2C_SDA_RANGE                   18:18
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_PWR_I2C_SDA_WOFFSET                 0x0
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_PWR_I2C_SDA_DEFAULT                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_PWR_I2C_SDA_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_PWR_I2C_SDA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_PWR_I2C_SDA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_PWR_I2C_SDA_INIT_ENUM                       ON
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_PWR_I2C_SDA_OFF                     _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_PWR_I2C_SDA_ON                      _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD8_OFF_MASK_0_TOUCH_CLK_SHIFT                     _MK_SHIFT_CONST(23)
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_TOUCH_CLK_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD8_OFF_MASK_0_TOUCH_CLK_SHIFT)
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_TOUCH_CLK_RANGE                     23:23
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_TOUCH_CLK_WOFFSET                   0x0
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_TOUCH_CLK_DEFAULT                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_TOUCH_CLK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_TOUCH_CLK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_TOUCH_CLK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_TOUCH_CLK_INIT_ENUM                 ON
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_TOUCH_CLK_OFF                       _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_TOUCH_CLK_ON                        _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD8_OFF_MASK_0_VCOMP_ALERT_SHIFT                   _MK_SHIFT_CONST(24)
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_VCOMP_ALERT_FIELD                   _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD8_OFF_MASK_0_VCOMP_ALERT_SHIFT)
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_VCOMP_ALERT_RANGE                   24:24
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_VCOMP_ALERT_WOFFSET                 0x0
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_VCOMP_ALERT_DEFAULT                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_VCOMP_ALERT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_VCOMP_ALERT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_VCOMP_ALERT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_VCOMP_ALERT_INIT_ENUM                       ON
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_VCOMP_ALERT_OFF                     _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_VCOMP_ALERT_ON                      _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD8_OFF_MASK_0_CAN_GPIO6_SHIFT                     _MK_SHIFT_CONST(25)
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_CAN_GPIO6_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD8_OFF_MASK_0_CAN_GPIO6_SHIFT)
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_CAN_GPIO6_RANGE                     25:25
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_CAN_GPIO6_WOFFSET                   0x0
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_CAN_GPIO6_DEFAULT                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_CAN_GPIO6_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_CAN_GPIO6_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_CAN_GPIO6_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_CAN_GPIO6_INIT_ENUM                 ON
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_CAN_GPIO6_OFF                       _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_CAN_GPIO6_ON                        _MK_ENUM_CONST(1)

#define PMC_IMPL_IO_DPD8_OFF_MASK_0_CAN_GPIO7_SHIFT                     _MK_SHIFT_CONST(26)
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_CAN_GPIO7_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_IO_DPD8_OFF_MASK_0_CAN_GPIO7_SHIFT)
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_CAN_GPIO7_RANGE                     26:26
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_CAN_GPIO7_WOFFSET                   0x0
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_CAN_GPIO7_DEFAULT                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_CAN_GPIO7_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_CAN_GPIO7_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_CAN_GPIO7_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_CAN_GPIO7_INIT_ENUM                 ON
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_CAN_GPIO7_OFF                       _MK_ENUM_CONST(0)
#define PMC_IMPL_IO_DPD8_OFF_MASK_0_CAN_GPIO7_ON                        _MK_ENUM_CONST(1)


// Register PMC_IMPL_SEL_DPD_TIM_0
#define PMC_IMPL_SEL_DPD_TIM_0                  _MK_ADDR_CONST(0xbc)
#define PMC_IMPL_SEL_DPD_TIM_0_SECURE                   0x0
#define PMC_IMPL_SEL_DPD_TIM_0_SCR                      SEL_DPD_TIM_SCR_0
#define PMC_IMPL_SEL_DPD_TIM_0_WORD_COUNT                       0x1
#define PMC_IMPL_SEL_DPD_TIM_0_RESET_VAL                        _MK_MASK_CONST(0x7f)
#define PMC_IMPL_SEL_DPD_TIM_0_RESET_MASK                       _MK_MASK_CONST(0x7f)
#define PMC_IMPL_SEL_DPD_TIM_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_SEL_DPD_TIM_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_SEL_DPD_TIM_0_READ_MASK                        _MK_MASK_CONST(0x7f)
#define PMC_IMPL_SEL_DPD_TIM_0_WRITE_MASK                       _MK_MASK_CONST(0x7f)
#define PMC_IMPL_SEL_DPD_TIM_0_SEL_DPD_TIM_SHIFT                        _MK_SHIFT_CONST(0)
#define PMC_IMPL_SEL_DPD_TIM_0_SEL_DPD_TIM_FIELD                        _MK_FIELD_CONST(0x7f, PMC_IMPL_SEL_DPD_TIM_0_SEL_DPD_TIM_SHIFT)
#define PMC_IMPL_SEL_DPD_TIM_0_SEL_DPD_TIM_RANGE                        6:0
#define PMC_IMPL_SEL_DPD_TIM_0_SEL_DPD_TIM_WOFFSET                      0x0
#define PMC_IMPL_SEL_DPD_TIM_0_SEL_DPD_TIM_DEFAULT                      _MK_MASK_CONST(0x7f)
#define PMC_IMPL_SEL_DPD_TIM_0_SEL_DPD_TIM_DEFAULT_MASK                 _MK_MASK_CONST(0x7f)
#define PMC_IMPL_SEL_DPD_TIM_0_SEL_DPD_TIM_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_SEL_DPD_TIM_0_SEL_DPD_TIM_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register PMC_IMPL_VDDP_SEL_0
#define PMC_IMPL_VDDP_SEL_0                     _MK_ADDR_CONST(0xc0)
#define PMC_IMPL_VDDP_SEL_0_SECURE                      0x0
#define PMC_IMPL_VDDP_SEL_0_SCR                         VDDP_SEL_SCR_0
#define PMC_IMPL_VDDP_SEL_0_WORD_COUNT                  0x1
#define PMC_IMPL_VDDP_SEL_0_RESET_VAL                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_VDDP_SEL_0_RESET_MASK                  _MK_MASK_CONST(0x3)
#define PMC_IMPL_VDDP_SEL_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_VDDP_SEL_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_VDDP_SEL_0_READ_MASK                   _MK_MASK_CONST(0x3)
#define PMC_IMPL_VDDP_SEL_0_WRITE_MASK                  _MK_MASK_CONST(0x3)
#define PMC_IMPL_VDDP_SEL_0_DATA_SHIFT                  _MK_SHIFT_CONST(0)
#define PMC_IMPL_VDDP_SEL_0_DATA_FIELD                  _MK_FIELD_CONST(0x3, PMC_IMPL_VDDP_SEL_0_DATA_SHIFT)
#define PMC_IMPL_VDDP_SEL_0_DATA_RANGE                  1:0
#define PMC_IMPL_VDDP_SEL_0_DATA_WOFFSET                        0x0
#define PMC_IMPL_VDDP_SEL_0_DATA_DEFAULT                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_VDDP_SEL_0_DATA_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PMC_IMPL_VDDP_SEL_0_DATA_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_VDDP_SEL_0_DATA_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register PMC_IMPL_VDDP_SEL_MEM1_0
#define PMC_IMPL_VDDP_SEL_MEM1_0                        _MK_ADDR_CONST(0xc4)
#define PMC_IMPL_VDDP_SEL_MEM1_0_SECURE                         0x0
#define PMC_IMPL_VDDP_SEL_MEM1_0_SCR                    VDDP_SEL_SCR_0
#define PMC_IMPL_VDDP_SEL_MEM1_0_WORD_COUNT                     0x1
#define PMC_IMPL_VDDP_SEL_MEM1_0_RESET_VAL                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_VDDP_SEL_MEM1_0_RESET_MASK                     _MK_MASK_CONST(0x3)
#define PMC_IMPL_VDDP_SEL_MEM1_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define PMC_IMPL_VDDP_SEL_MEM1_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_VDDP_SEL_MEM1_0_READ_MASK                      _MK_MASK_CONST(0x3)
#define PMC_IMPL_VDDP_SEL_MEM1_0_WRITE_MASK                     _MK_MASK_CONST(0x3)
#define PMC_IMPL_VDDP_SEL_MEM1_0_DATA_SHIFT                     _MK_SHIFT_CONST(0)
#define PMC_IMPL_VDDP_SEL_MEM1_0_DATA_FIELD                     _MK_FIELD_CONST(0x3, PMC_IMPL_VDDP_SEL_MEM1_0_DATA_SHIFT)
#define PMC_IMPL_VDDP_SEL_MEM1_0_DATA_RANGE                     1:0
#define PMC_IMPL_VDDP_SEL_MEM1_0_DATA_WOFFSET                   0x0
#define PMC_IMPL_VDDP_SEL_MEM1_0_DATA_DEFAULT                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_VDDP_SEL_MEM1_0_DATA_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define PMC_IMPL_VDDP_SEL_MEM1_0_DATA_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_VDDP_SEL_MEM1_0_DATA_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register PMC_IMPL_DDR_CFG_0
#define PMC_IMPL_DDR_CFG_0                      _MK_ADDR_CONST(0xc8)
#define PMC_IMPL_DDR_CFG_0_SECURE                       0x0
#define PMC_IMPL_DDR_CFG_0_SCR                  DDR_CFG_SCR_0
#define PMC_IMPL_DDR_CFG_0_WORD_COUNT                   0x1
#define PMC_IMPL_DDR_CFG_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_DDR_CFG_0_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define PMC_IMPL_DDR_CFG_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_DDR_CFG_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_DDR_CFG_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define PMC_IMPL_DDR_CFG_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define PMC_IMPL_DDR_CFG_0_RESERVED_PKG_SHIFT                   _MK_SHIFT_CONST(0)
#define PMC_IMPL_DDR_CFG_0_RESERVED_PKG_FIELD                   _MK_FIELD_CONST(0x1, PMC_IMPL_DDR_CFG_0_RESERVED_PKG_SHIFT)
#define PMC_IMPL_DDR_CFG_0_RESERVED_PKG_RANGE                   0:0
#define PMC_IMPL_DDR_CFG_0_RESERVED_PKG_WOFFSET                 0x0
#define PMC_IMPL_DDR_CFG_0_RESERVED_PKG_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_DDR_CFG_0_RESERVED_PKG_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_DDR_CFG_0_RESERVED_PKG_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_DDR_CFG_0_RESERVED_PKG_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define PMC_IMPL_DDR_CFG_0_IF_SHIFT                     _MK_SHIFT_CONST(1)
#define PMC_IMPL_DDR_CFG_0_IF_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_DDR_CFG_0_IF_SHIFT)
#define PMC_IMPL_DDR_CFG_0_IF_RANGE                     1:1
#define PMC_IMPL_DDR_CFG_0_IF_WOFFSET                   0x0
#define PMC_IMPL_DDR_CFG_0_IF_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_DDR_CFG_0_IF_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_DDR_CFG_0_IF_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_DDR_CFG_0_IF_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_DDR_CFG_0_IF_LPDDR2                    _MK_ENUM_CONST(0)
#define PMC_IMPL_DDR_CFG_0_IF_DDR3                      _MK_ENUM_CONST(1)

#define PMC_IMPL_DDR_CFG_0_CHAN_SWIZZLE_SHIFT                   _MK_SHIFT_CONST(2)
#define PMC_IMPL_DDR_CFG_0_CHAN_SWIZZLE_FIELD                   _MK_FIELD_CONST(0x1, PMC_IMPL_DDR_CFG_0_CHAN_SWIZZLE_SHIFT)
#define PMC_IMPL_DDR_CFG_0_CHAN_SWIZZLE_RANGE                   2:2
#define PMC_IMPL_DDR_CFG_0_CHAN_SWIZZLE_WOFFSET                 0x0
#define PMC_IMPL_DDR_CFG_0_CHAN_SWIZZLE_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_DDR_CFG_0_CHAN_SWIZZLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_DDR_CFG_0_CHAN_SWIZZLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_DDR_CFG_0_CHAN_SWIZZLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_DDR_CFG_0_CHAN_SWIZZLE_DISABLE                 _MK_ENUM_CONST(0)
#define PMC_IMPL_DDR_CFG_0_CHAN_SWIZZLE_ENABLE                  _MK_ENUM_CONST(1)

#define PMC_IMPL_DDR_CFG_0_DDR_SPARE_SHIFT                      _MK_SHIFT_CONST(3)
#define PMC_IMPL_DDR_CFG_0_DDR_SPARE_FIELD                      _MK_FIELD_CONST(0x1, PMC_IMPL_DDR_CFG_0_DDR_SPARE_SHIFT)
#define PMC_IMPL_DDR_CFG_0_DDR_SPARE_RANGE                      3:3
#define PMC_IMPL_DDR_CFG_0_DDR_SPARE_WOFFSET                    0x0
#define PMC_IMPL_DDR_CFG_0_DDR_SPARE_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_DDR_CFG_0_DDR_SPARE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PMC_IMPL_DDR_CFG_0_DDR_SPARE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_DDR_CFG_0_DDR_SPARE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define PMC_IMPL_DDR_CFG_0_RESET_SWIZZLE_SHIFT                  _MK_SHIFT_CONST(4)
#define PMC_IMPL_DDR_CFG_0_RESET_SWIZZLE_FIELD                  _MK_FIELD_CONST(0xf, PMC_IMPL_DDR_CFG_0_RESET_SWIZZLE_SHIFT)
#define PMC_IMPL_DDR_CFG_0_RESET_SWIZZLE_RANGE                  7:4
#define PMC_IMPL_DDR_CFG_0_RESET_SWIZZLE_WOFFSET                        0x0
#define PMC_IMPL_DDR_CFG_0_RESET_SWIZZLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_DDR_CFG_0_RESET_SWIZZLE_DEFAULT_MASK                   _MK_MASK_CONST(0xf)
#define PMC_IMPL_DDR_CFG_0_RESET_SWIZZLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_DDR_CFG_0_RESET_SWIZZLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_DDR_CFG_0_RESET_SWIZZLE_XM0_RESET                      _MK_ENUM_CONST(0)
#define PMC_IMPL_DDR_CFG_0_RESET_SWIZZLE_XM0_MBA0                       _MK_ENUM_CONST(1)
#define PMC_IMPL_DDR_CFG_0_RESET_SWIZZLE_XM0_MBA1                       _MK_ENUM_CONST(2)
#define PMC_IMPL_DDR_CFG_0_RESET_SWIZZLE_XM0_MBA2                       _MK_ENUM_CONST(3)
#define PMC_IMPL_DDR_CFG_0_RESET_SWIZZLE_XM0_MA0                        _MK_ENUM_CONST(4)
#define PMC_IMPL_DDR_CFG_0_RESET_SWIZZLE_XM0_MA1                        _MK_ENUM_CONST(5)
#define PMC_IMPL_DDR_CFG_0_RESET_SWIZZLE_XM0_MA2                        _MK_ENUM_CONST(6)
#define PMC_IMPL_DDR_CFG_0_RESET_SWIZZLE_XM0_MA3                        _MK_ENUM_CONST(7)
#define PMC_IMPL_DDR_CFG_0_RESET_SWIZZLE_XM0_MA10                       _MK_ENUM_CONST(8)
#define PMC_IMPL_DDR_CFG_0_RESET_SWIZZLE_XM0_MA11                       _MK_ENUM_CONST(9)
#define PMC_IMPL_DDR_CFG_0_RESET_SWIZZLE_XM0_MA12                       _MK_ENUM_CONST(10)
#define PMC_IMPL_DDR_CFG_0_RESET_SWIZZLE_XM0_MA13                       _MK_ENUM_CONST(11)
#define PMC_IMPL_DDR_CFG_0_RESET_SWIZZLE_NONE                   _MK_ENUM_CONST(12)

#define PMC_IMPL_DDR_CFG_0_BR0_DPD_IO_CMD_SHIFT                 _MK_SHIFT_CONST(8)
#define PMC_IMPL_DDR_CFG_0_BR0_DPD_IO_CMD_FIELD                 _MK_FIELD_CONST(0x3, PMC_IMPL_DDR_CFG_0_BR0_DPD_IO_CMD_SHIFT)
#define PMC_IMPL_DDR_CFG_0_BR0_DPD_IO_CMD_RANGE                 9:8
#define PMC_IMPL_DDR_CFG_0_BR0_DPD_IO_CMD_WOFFSET                       0x0
#define PMC_IMPL_DDR_CFG_0_BR0_DPD_IO_CMD_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_DDR_CFG_0_BR0_DPD_IO_CMD_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PMC_IMPL_DDR_CFG_0_BR0_DPD_IO_CMD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_DDR_CFG_0_BR0_DPD_IO_CMD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_DDR_CFG_0_BR0_DPD_IO_CMD_HOLD_LOW                      _MK_ENUM_CONST(0)
#define PMC_IMPL_DDR_CFG_0_BR0_DPD_IO_CMD_HOLD_HIGH                     _MK_ENUM_CONST(1)
#define PMC_IMPL_DDR_CFG_0_BR0_DPD_IO_CMD_HOLD_HIZ                      _MK_ENUM_CONST(2)

#define PMC_IMPL_DDR_CFG_0_BR1_DPD_IO_CMD_SHIFT                 _MK_SHIFT_CONST(10)
#define PMC_IMPL_DDR_CFG_0_BR1_DPD_IO_CMD_FIELD                 _MK_FIELD_CONST(0x3, PMC_IMPL_DDR_CFG_0_BR1_DPD_IO_CMD_SHIFT)
#define PMC_IMPL_DDR_CFG_0_BR1_DPD_IO_CMD_RANGE                 11:10
#define PMC_IMPL_DDR_CFG_0_BR1_DPD_IO_CMD_WOFFSET                       0x0
#define PMC_IMPL_DDR_CFG_0_BR1_DPD_IO_CMD_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_DDR_CFG_0_BR1_DPD_IO_CMD_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PMC_IMPL_DDR_CFG_0_BR1_DPD_IO_CMD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_DDR_CFG_0_BR1_DPD_IO_CMD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_DDR_CFG_0_BR1_DPD_IO_CMD_HOLD_LOW                      _MK_ENUM_CONST(0)
#define PMC_IMPL_DDR_CFG_0_BR1_DPD_IO_CMD_HOLD_HIGH                     _MK_ENUM_CONST(1)
#define PMC_IMPL_DDR_CFG_0_BR1_DPD_IO_CMD_HOLD_HIZ                      _MK_ENUM_CONST(2)

#define PMC_IMPL_DDR_CFG_0_BR2_DPD_IO_CMD_SHIFT                 _MK_SHIFT_CONST(12)
#define PMC_IMPL_DDR_CFG_0_BR2_DPD_IO_CMD_FIELD                 _MK_FIELD_CONST(0x3, PMC_IMPL_DDR_CFG_0_BR2_DPD_IO_CMD_SHIFT)
#define PMC_IMPL_DDR_CFG_0_BR2_DPD_IO_CMD_RANGE                 13:12
#define PMC_IMPL_DDR_CFG_0_BR2_DPD_IO_CMD_WOFFSET                       0x0
#define PMC_IMPL_DDR_CFG_0_BR2_DPD_IO_CMD_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_DDR_CFG_0_BR2_DPD_IO_CMD_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PMC_IMPL_DDR_CFG_0_BR2_DPD_IO_CMD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_DDR_CFG_0_BR2_DPD_IO_CMD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_DDR_CFG_0_BR2_DPD_IO_CMD_HOLD_LOW                      _MK_ENUM_CONST(0)
#define PMC_IMPL_DDR_CFG_0_BR2_DPD_IO_CMD_HOLD_HIGH                     _MK_ENUM_CONST(1)
#define PMC_IMPL_DDR_CFG_0_BR2_DPD_IO_CMD_HOLD_HIZ                      _MK_ENUM_CONST(2)

#define PMC_IMPL_DDR_CFG_0_BR3_DPD_IO_CMD_SHIFT                 _MK_SHIFT_CONST(14)
#define PMC_IMPL_DDR_CFG_0_BR3_DPD_IO_CMD_FIELD                 _MK_FIELD_CONST(0x3, PMC_IMPL_DDR_CFG_0_BR3_DPD_IO_CMD_SHIFT)
#define PMC_IMPL_DDR_CFG_0_BR3_DPD_IO_CMD_RANGE                 15:14
#define PMC_IMPL_DDR_CFG_0_BR3_DPD_IO_CMD_WOFFSET                       0x0
#define PMC_IMPL_DDR_CFG_0_BR3_DPD_IO_CMD_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_DDR_CFG_0_BR3_DPD_IO_CMD_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PMC_IMPL_DDR_CFG_0_BR3_DPD_IO_CMD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_DDR_CFG_0_BR3_DPD_IO_CMD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_DDR_CFG_0_BR3_DPD_IO_CMD_HOLD_LOW                      _MK_ENUM_CONST(0)
#define PMC_IMPL_DDR_CFG_0_BR3_DPD_IO_CMD_HOLD_HIGH                     _MK_ENUM_CONST(1)
#define PMC_IMPL_DDR_CFG_0_BR3_DPD_IO_CMD_HOLD_HIZ                      _MK_ENUM_CONST(2)

#define PMC_IMPL_DDR_CFG_0_BR4_DPD_IO_CMD_SHIFT                 _MK_SHIFT_CONST(16)
#define PMC_IMPL_DDR_CFG_0_BR4_DPD_IO_CMD_FIELD                 _MK_FIELD_CONST(0x3, PMC_IMPL_DDR_CFG_0_BR4_DPD_IO_CMD_SHIFT)
#define PMC_IMPL_DDR_CFG_0_BR4_DPD_IO_CMD_RANGE                 17:16
#define PMC_IMPL_DDR_CFG_0_BR4_DPD_IO_CMD_WOFFSET                       0x0
#define PMC_IMPL_DDR_CFG_0_BR4_DPD_IO_CMD_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_DDR_CFG_0_BR4_DPD_IO_CMD_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PMC_IMPL_DDR_CFG_0_BR4_DPD_IO_CMD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_DDR_CFG_0_BR4_DPD_IO_CMD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_DDR_CFG_0_BR4_DPD_IO_CMD_HOLD_LOW                      _MK_ENUM_CONST(0)
#define PMC_IMPL_DDR_CFG_0_BR4_DPD_IO_CMD_HOLD_HIGH                     _MK_ENUM_CONST(1)
#define PMC_IMPL_DDR_CFG_0_BR4_DPD_IO_CMD_HOLD_HIZ                      _MK_ENUM_CONST(2)

#define PMC_IMPL_DDR_CFG_0_BR5_DPD_IO_CMD_SHIFT                 _MK_SHIFT_CONST(18)
#define PMC_IMPL_DDR_CFG_0_BR5_DPD_IO_CMD_FIELD                 _MK_FIELD_CONST(0x3, PMC_IMPL_DDR_CFG_0_BR5_DPD_IO_CMD_SHIFT)
#define PMC_IMPL_DDR_CFG_0_BR5_DPD_IO_CMD_RANGE                 19:18
#define PMC_IMPL_DDR_CFG_0_BR5_DPD_IO_CMD_WOFFSET                       0x0
#define PMC_IMPL_DDR_CFG_0_BR5_DPD_IO_CMD_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_DDR_CFG_0_BR5_DPD_IO_CMD_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PMC_IMPL_DDR_CFG_0_BR5_DPD_IO_CMD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_DDR_CFG_0_BR5_DPD_IO_CMD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_DDR_CFG_0_BR5_DPD_IO_CMD_HOLD_LOW                      _MK_ENUM_CONST(0)
#define PMC_IMPL_DDR_CFG_0_BR5_DPD_IO_CMD_HOLD_HIGH                     _MK_ENUM_CONST(1)
#define PMC_IMPL_DDR_CFG_0_BR5_DPD_IO_CMD_HOLD_HIZ                      _MK_ENUM_CONST(2)

#define PMC_IMPL_DDR_CFG_0_BR6_DPD_IO_CMD_SHIFT                 _MK_SHIFT_CONST(20)
#define PMC_IMPL_DDR_CFG_0_BR6_DPD_IO_CMD_FIELD                 _MK_FIELD_CONST(0x3, PMC_IMPL_DDR_CFG_0_BR6_DPD_IO_CMD_SHIFT)
#define PMC_IMPL_DDR_CFG_0_BR6_DPD_IO_CMD_RANGE                 21:20
#define PMC_IMPL_DDR_CFG_0_BR6_DPD_IO_CMD_WOFFSET                       0x0
#define PMC_IMPL_DDR_CFG_0_BR6_DPD_IO_CMD_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_DDR_CFG_0_BR6_DPD_IO_CMD_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PMC_IMPL_DDR_CFG_0_BR6_DPD_IO_CMD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_DDR_CFG_0_BR6_DPD_IO_CMD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_DDR_CFG_0_BR6_DPD_IO_CMD_HOLD_LOW                      _MK_ENUM_CONST(0)
#define PMC_IMPL_DDR_CFG_0_BR6_DPD_IO_CMD_HOLD_HIGH                     _MK_ENUM_CONST(1)
#define PMC_IMPL_DDR_CFG_0_BR6_DPD_IO_CMD_HOLD_HIZ                      _MK_ENUM_CONST(2)

#define PMC_IMPL_DDR_CFG_0_BR7_DPD_IO_CMD_SHIFT                 _MK_SHIFT_CONST(22)
#define PMC_IMPL_DDR_CFG_0_BR7_DPD_IO_CMD_FIELD                 _MK_FIELD_CONST(0x3, PMC_IMPL_DDR_CFG_0_BR7_DPD_IO_CMD_SHIFT)
#define PMC_IMPL_DDR_CFG_0_BR7_DPD_IO_CMD_RANGE                 23:22
#define PMC_IMPL_DDR_CFG_0_BR7_DPD_IO_CMD_WOFFSET                       0x0
#define PMC_IMPL_DDR_CFG_0_BR7_DPD_IO_CMD_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_DDR_CFG_0_BR7_DPD_IO_CMD_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PMC_IMPL_DDR_CFG_0_BR7_DPD_IO_CMD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_DDR_CFG_0_BR7_DPD_IO_CMD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_DDR_CFG_0_BR7_DPD_IO_CMD_HOLD_LOW                      _MK_ENUM_CONST(0)
#define PMC_IMPL_DDR_CFG_0_BR7_DPD_IO_CMD_HOLD_HIGH                     _MK_ENUM_CONST(1)
#define PMC_IMPL_DDR_CFG_0_BR7_DPD_IO_CMD_HOLD_HIZ                      _MK_ENUM_CONST(2)

#define PMC_IMPL_DDR_CFG_0_BR8_DPD_IO_CMD_SHIFT                 _MK_SHIFT_CONST(24)
#define PMC_IMPL_DDR_CFG_0_BR8_DPD_IO_CMD_FIELD                 _MK_FIELD_CONST(0x3, PMC_IMPL_DDR_CFG_0_BR8_DPD_IO_CMD_SHIFT)
#define PMC_IMPL_DDR_CFG_0_BR8_DPD_IO_CMD_RANGE                 25:24
#define PMC_IMPL_DDR_CFG_0_BR8_DPD_IO_CMD_WOFFSET                       0x0
#define PMC_IMPL_DDR_CFG_0_BR8_DPD_IO_CMD_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_DDR_CFG_0_BR8_DPD_IO_CMD_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PMC_IMPL_DDR_CFG_0_BR8_DPD_IO_CMD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_DDR_CFG_0_BR8_DPD_IO_CMD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_DDR_CFG_0_BR8_DPD_IO_CMD_HOLD_LOW                      _MK_ENUM_CONST(0)
#define PMC_IMPL_DDR_CFG_0_BR8_DPD_IO_CMD_HOLD_HIGH                     _MK_ENUM_CONST(1)
#define PMC_IMPL_DDR_CFG_0_BR8_DPD_IO_CMD_HOLD_HIZ                      _MK_ENUM_CONST(2)

#define PMC_IMPL_DDR_CFG_0_BR9_DPD_IO_CMD_SHIFT                 _MK_SHIFT_CONST(26)
#define PMC_IMPL_DDR_CFG_0_BR9_DPD_IO_CMD_FIELD                 _MK_FIELD_CONST(0x3, PMC_IMPL_DDR_CFG_0_BR9_DPD_IO_CMD_SHIFT)
#define PMC_IMPL_DDR_CFG_0_BR9_DPD_IO_CMD_RANGE                 27:26
#define PMC_IMPL_DDR_CFG_0_BR9_DPD_IO_CMD_WOFFSET                       0x0
#define PMC_IMPL_DDR_CFG_0_BR9_DPD_IO_CMD_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_DDR_CFG_0_BR9_DPD_IO_CMD_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PMC_IMPL_DDR_CFG_0_BR9_DPD_IO_CMD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_DDR_CFG_0_BR9_DPD_IO_CMD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_DDR_CFG_0_BR9_DPD_IO_CMD_HOLD_LOW                      _MK_ENUM_CONST(0)
#define PMC_IMPL_DDR_CFG_0_BR9_DPD_IO_CMD_HOLD_HIGH                     _MK_ENUM_CONST(1)
#define PMC_IMPL_DDR_CFG_0_BR9_DPD_IO_CMD_HOLD_HIZ                      _MK_ENUM_CONST(2)

#define PMC_IMPL_DDR_CFG_0_BR10_DPD_IO_CMD_SHIFT                        _MK_SHIFT_CONST(28)
#define PMC_IMPL_DDR_CFG_0_BR10_DPD_IO_CMD_FIELD                        _MK_FIELD_CONST(0x3, PMC_IMPL_DDR_CFG_0_BR10_DPD_IO_CMD_SHIFT)
#define PMC_IMPL_DDR_CFG_0_BR10_DPD_IO_CMD_RANGE                        29:28
#define PMC_IMPL_DDR_CFG_0_BR10_DPD_IO_CMD_WOFFSET                      0x0
#define PMC_IMPL_DDR_CFG_0_BR10_DPD_IO_CMD_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_DDR_CFG_0_BR10_DPD_IO_CMD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PMC_IMPL_DDR_CFG_0_BR10_DPD_IO_CMD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_DDR_CFG_0_BR10_DPD_IO_CMD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_DDR_CFG_0_BR10_DPD_IO_CMD_HOLD_LOW                     _MK_ENUM_CONST(0)
#define PMC_IMPL_DDR_CFG_0_BR10_DPD_IO_CMD_HOLD_HIGH                    _MK_ENUM_CONST(1)
#define PMC_IMPL_DDR_CFG_0_BR10_DPD_IO_CMD_HOLD_HIZ                     _MK_ENUM_CONST(2)

#define PMC_IMPL_DDR_CFG_0_BR11_DPD_IO_CMD_SHIFT                        _MK_SHIFT_CONST(30)
#define PMC_IMPL_DDR_CFG_0_BR11_DPD_IO_CMD_FIELD                        _MK_FIELD_CONST(0x3, PMC_IMPL_DDR_CFG_0_BR11_DPD_IO_CMD_SHIFT)
#define PMC_IMPL_DDR_CFG_0_BR11_DPD_IO_CMD_RANGE                        31:30
#define PMC_IMPL_DDR_CFG_0_BR11_DPD_IO_CMD_WOFFSET                      0x0
#define PMC_IMPL_DDR_CFG_0_BR11_DPD_IO_CMD_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_DDR_CFG_0_BR11_DPD_IO_CMD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PMC_IMPL_DDR_CFG_0_BR11_DPD_IO_CMD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_DDR_CFG_0_BR11_DPD_IO_CMD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_DDR_CFG_0_BR11_DPD_IO_CMD_HOLD_LOW                     _MK_ENUM_CONST(0)
#define PMC_IMPL_DDR_CFG_0_BR11_DPD_IO_CMD_HOLD_HIGH                    _MK_ENUM_CONST(1)
#define PMC_IMPL_DDR_CFG_0_BR11_DPD_IO_CMD_HOLD_HIZ                     _MK_ENUM_CONST(2)


// Register PMC_IMPL_DDR_CFG_MEM1_0
#define PMC_IMPL_DDR_CFG_MEM1_0                 _MK_ADDR_CONST(0xcc)
#define PMC_IMPL_DDR_CFG_MEM1_0_SECURE                  0x0
#define PMC_IMPL_DDR_CFG_MEM1_0_SCR                     DDR_CFG_SCR_0
#define PMC_IMPL_DDR_CFG_MEM1_0_WORD_COUNT                      0x1
#define PMC_IMPL_DDR_CFG_MEM1_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_DDR_CFG_MEM1_0_RESET_MASK                      _MK_MASK_CONST(0xffffff00)
#define PMC_IMPL_DDR_CFG_MEM1_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_DDR_CFG_MEM1_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define PMC_IMPL_DDR_CFG_MEM1_0_READ_MASK                       _MK_MASK_CONST(0xffffff00)
#define PMC_IMPL_DDR_CFG_MEM1_0_WRITE_MASK                      _MK_MASK_CONST(0xffffff00)
#define PMC_IMPL_DDR_CFG_MEM1_0_BR0_DPD_IO_CMD_SHIFT                    _MK_SHIFT_CONST(8)
#define PMC_IMPL_DDR_CFG_MEM1_0_BR0_DPD_IO_CMD_FIELD                    _MK_FIELD_CONST(0x3, PMC_IMPL_DDR_CFG_MEM1_0_BR0_DPD_IO_CMD_SHIFT)
#define PMC_IMPL_DDR_CFG_MEM1_0_BR0_DPD_IO_CMD_RANGE                    9:8
#define PMC_IMPL_DDR_CFG_MEM1_0_BR0_DPD_IO_CMD_WOFFSET                  0x0
#define PMC_IMPL_DDR_CFG_MEM1_0_BR0_DPD_IO_CMD_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_DDR_CFG_MEM1_0_BR0_DPD_IO_CMD_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define PMC_IMPL_DDR_CFG_MEM1_0_BR0_DPD_IO_CMD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_DDR_CFG_MEM1_0_BR0_DPD_IO_CMD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_DDR_CFG_MEM1_0_BR0_DPD_IO_CMD_HOLD_LOW                 _MK_ENUM_CONST(0)
#define PMC_IMPL_DDR_CFG_MEM1_0_BR0_DPD_IO_CMD_HOLD_HIGH                        _MK_ENUM_CONST(1)
#define PMC_IMPL_DDR_CFG_MEM1_0_BR0_DPD_IO_CMD_HOLD_HIZ                 _MK_ENUM_CONST(2)

#define PMC_IMPL_DDR_CFG_MEM1_0_BR1_DPD_IO_CMD_SHIFT                    _MK_SHIFT_CONST(10)
#define PMC_IMPL_DDR_CFG_MEM1_0_BR1_DPD_IO_CMD_FIELD                    _MK_FIELD_CONST(0x3, PMC_IMPL_DDR_CFG_MEM1_0_BR1_DPD_IO_CMD_SHIFT)
#define PMC_IMPL_DDR_CFG_MEM1_0_BR1_DPD_IO_CMD_RANGE                    11:10
#define PMC_IMPL_DDR_CFG_MEM1_0_BR1_DPD_IO_CMD_WOFFSET                  0x0
#define PMC_IMPL_DDR_CFG_MEM1_0_BR1_DPD_IO_CMD_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_DDR_CFG_MEM1_0_BR1_DPD_IO_CMD_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define PMC_IMPL_DDR_CFG_MEM1_0_BR1_DPD_IO_CMD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_DDR_CFG_MEM1_0_BR1_DPD_IO_CMD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_DDR_CFG_MEM1_0_BR1_DPD_IO_CMD_HOLD_LOW                 _MK_ENUM_CONST(0)
#define PMC_IMPL_DDR_CFG_MEM1_0_BR1_DPD_IO_CMD_HOLD_HIGH                        _MK_ENUM_CONST(1)
#define PMC_IMPL_DDR_CFG_MEM1_0_BR1_DPD_IO_CMD_HOLD_HIZ                 _MK_ENUM_CONST(2)

#define PMC_IMPL_DDR_CFG_MEM1_0_BR2_DPD_IO_CMD_SHIFT                    _MK_SHIFT_CONST(12)
#define PMC_IMPL_DDR_CFG_MEM1_0_BR2_DPD_IO_CMD_FIELD                    _MK_FIELD_CONST(0x3, PMC_IMPL_DDR_CFG_MEM1_0_BR2_DPD_IO_CMD_SHIFT)
#define PMC_IMPL_DDR_CFG_MEM1_0_BR2_DPD_IO_CMD_RANGE                    13:12
#define PMC_IMPL_DDR_CFG_MEM1_0_BR2_DPD_IO_CMD_WOFFSET                  0x0
#define PMC_IMPL_DDR_CFG_MEM1_0_BR2_DPD_IO_CMD_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_DDR_CFG_MEM1_0_BR2_DPD_IO_CMD_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define PMC_IMPL_DDR_CFG_MEM1_0_BR2_DPD_IO_CMD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_DDR_CFG_MEM1_0_BR2_DPD_IO_CMD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_DDR_CFG_MEM1_0_BR2_DPD_IO_CMD_HOLD_LOW                 _MK_ENUM_CONST(0)
#define PMC_IMPL_DDR_CFG_MEM1_0_BR2_DPD_IO_CMD_HOLD_HIGH                        _MK_ENUM_CONST(1)
#define PMC_IMPL_DDR_CFG_MEM1_0_BR2_DPD_IO_CMD_HOLD_HIZ                 _MK_ENUM_CONST(2)

#define PMC_IMPL_DDR_CFG_MEM1_0_BR3_DPD_IO_CMD_SHIFT                    _MK_SHIFT_CONST(14)
#define PMC_IMPL_DDR_CFG_MEM1_0_BR3_DPD_IO_CMD_FIELD                    _MK_FIELD_CONST(0x3, PMC_IMPL_DDR_CFG_MEM1_0_BR3_DPD_IO_CMD_SHIFT)
#define PMC_IMPL_DDR_CFG_MEM1_0_BR3_DPD_IO_CMD_RANGE                    15:14
#define PMC_IMPL_DDR_CFG_MEM1_0_BR3_DPD_IO_CMD_WOFFSET                  0x0
#define PMC_IMPL_DDR_CFG_MEM1_0_BR3_DPD_IO_CMD_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_DDR_CFG_MEM1_0_BR3_DPD_IO_CMD_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define PMC_IMPL_DDR_CFG_MEM1_0_BR3_DPD_IO_CMD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_DDR_CFG_MEM1_0_BR3_DPD_IO_CMD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_DDR_CFG_MEM1_0_BR3_DPD_IO_CMD_HOLD_LOW                 _MK_ENUM_CONST(0)
#define PMC_IMPL_DDR_CFG_MEM1_0_BR3_DPD_IO_CMD_HOLD_HIGH                        _MK_ENUM_CONST(1)
#define PMC_IMPL_DDR_CFG_MEM1_0_BR3_DPD_IO_CMD_HOLD_HIZ                 _MK_ENUM_CONST(2)

#define PMC_IMPL_DDR_CFG_MEM1_0_BR4_DPD_IO_CMD_SHIFT                    _MK_SHIFT_CONST(16)
#define PMC_IMPL_DDR_CFG_MEM1_0_BR4_DPD_IO_CMD_FIELD                    _MK_FIELD_CONST(0x3, PMC_IMPL_DDR_CFG_MEM1_0_BR4_DPD_IO_CMD_SHIFT)
#define PMC_IMPL_DDR_CFG_MEM1_0_BR4_DPD_IO_CMD_RANGE                    17:16
#define PMC_IMPL_DDR_CFG_MEM1_0_BR4_DPD_IO_CMD_WOFFSET                  0x0
#define PMC_IMPL_DDR_CFG_MEM1_0_BR4_DPD_IO_CMD_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_DDR_CFG_MEM1_0_BR4_DPD_IO_CMD_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define PMC_IMPL_DDR_CFG_MEM1_0_BR4_DPD_IO_CMD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_DDR_CFG_MEM1_0_BR4_DPD_IO_CMD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_DDR_CFG_MEM1_0_BR4_DPD_IO_CMD_HOLD_LOW                 _MK_ENUM_CONST(0)
#define PMC_IMPL_DDR_CFG_MEM1_0_BR4_DPD_IO_CMD_HOLD_HIGH                        _MK_ENUM_CONST(1)
#define PMC_IMPL_DDR_CFG_MEM1_0_BR4_DPD_IO_CMD_HOLD_HIZ                 _MK_ENUM_CONST(2)

#define PMC_IMPL_DDR_CFG_MEM1_0_BR5_DPD_IO_CMD_SHIFT                    _MK_SHIFT_CONST(18)
#define PMC_IMPL_DDR_CFG_MEM1_0_BR5_DPD_IO_CMD_FIELD                    _MK_FIELD_CONST(0x3, PMC_IMPL_DDR_CFG_MEM1_0_BR5_DPD_IO_CMD_SHIFT)
#define PMC_IMPL_DDR_CFG_MEM1_0_BR5_DPD_IO_CMD_RANGE                    19:18
#define PMC_IMPL_DDR_CFG_MEM1_0_BR5_DPD_IO_CMD_WOFFSET                  0x0
#define PMC_IMPL_DDR_CFG_MEM1_0_BR5_DPD_IO_CMD_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_DDR_CFG_MEM1_0_BR5_DPD_IO_CMD_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define PMC_IMPL_DDR_CFG_MEM1_0_BR5_DPD_IO_CMD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_DDR_CFG_MEM1_0_BR5_DPD_IO_CMD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_DDR_CFG_MEM1_0_BR5_DPD_IO_CMD_HOLD_LOW                 _MK_ENUM_CONST(0)
#define PMC_IMPL_DDR_CFG_MEM1_0_BR5_DPD_IO_CMD_HOLD_HIGH                        _MK_ENUM_CONST(1)
#define PMC_IMPL_DDR_CFG_MEM1_0_BR5_DPD_IO_CMD_HOLD_HIZ                 _MK_ENUM_CONST(2)

#define PMC_IMPL_DDR_CFG_MEM1_0_BR6_DPD_IO_CMD_SHIFT                    _MK_SHIFT_CONST(20)
#define PMC_IMPL_DDR_CFG_MEM1_0_BR6_DPD_IO_CMD_FIELD                    _MK_FIELD_CONST(0x3, PMC_IMPL_DDR_CFG_MEM1_0_BR6_DPD_IO_CMD_SHIFT)
#define PMC_IMPL_DDR_CFG_MEM1_0_BR6_DPD_IO_CMD_RANGE                    21:20
#define PMC_IMPL_DDR_CFG_MEM1_0_BR6_DPD_IO_CMD_WOFFSET                  0x0
#define PMC_IMPL_DDR_CFG_MEM1_0_BR6_DPD_IO_CMD_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_DDR_CFG_MEM1_0_BR6_DPD_IO_CMD_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define PMC_IMPL_DDR_CFG_MEM1_0_BR6_DPD_IO_CMD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_DDR_CFG_MEM1_0_BR6_DPD_IO_CMD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_DDR_CFG_MEM1_0_BR6_DPD_IO_CMD_HOLD_LOW                 _MK_ENUM_CONST(0)
#define PMC_IMPL_DDR_CFG_MEM1_0_BR6_DPD_IO_CMD_HOLD_HIGH                        _MK_ENUM_CONST(1)
#define PMC_IMPL_DDR_CFG_MEM1_0_BR6_DPD_IO_CMD_HOLD_HIZ                 _MK_ENUM_CONST(2)

#define PMC_IMPL_DDR_CFG_MEM1_0_BR7_DPD_IO_CMD_SHIFT                    _MK_SHIFT_CONST(22)
#define PMC_IMPL_DDR_CFG_MEM1_0_BR7_DPD_IO_CMD_FIELD                    _MK_FIELD_CONST(0x3, PMC_IMPL_DDR_CFG_MEM1_0_BR7_DPD_IO_CMD_SHIFT)
#define PMC_IMPL_DDR_CFG_MEM1_0_BR7_DPD_IO_CMD_RANGE                    23:22
#define PMC_IMPL_DDR_CFG_MEM1_0_BR7_DPD_IO_CMD_WOFFSET                  0x0
#define PMC_IMPL_DDR_CFG_MEM1_0_BR7_DPD_IO_CMD_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_DDR_CFG_MEM1_0_BR7_DPD_IO_CMD_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define PMC_IMPL_DDR_CFG_MEM1_0_BR7_DPD_IO_CMD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_DDR_CFG_MEM1_0_BR7_DPD_IO_CMD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_DDR_CFG_MEM1_0_BR7_DPD_IO_CMD_HOLD_LOW                 _MK_ENUM_CONST(0)
#define PMC_IMPL_DDR_CFG_MEM1_0_BR7_DPD_IO_CMD_HOLD_HIGH                        _MK_ENUM_CONST(1)
#define PMC_IMPL_DDR_CFG_MEM1_0_BR7_DPD_IO_CMD_HOLD_HIZ                 _MK_ENUM_CONST(2)

#define PMC_IMPL_DDR_CFG_MEM1_0_BR8_DPD_IO_CMD_SHIFT                    _MK_SHIFT_CONST(24)
#define PMC_IMPL_DDR_CFG_MEM1_0_BR8_DPD_IO_CMD_FIELD                    _MK_FIELD_CONST(0x3, PMC_IMPL_DDR_CFG_MEM1_0_BR8_DPD_IO_CMD_SHIFT)
#define PMC_IMPL_DDR_CFG_MEM1_0_BR8_DPD_IO_CMD_RANGE                    25:24
#define PMC_IMPL_DDR_CFG_MEM1_0_BR8_DPD_IO_CMD_WOFFSET                  0x0
#define PMC_IMPL_DDR_CFG_MEM1_0_BR8_DPD_IO_CMD_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_DDR_CFG_MEM1_0_BR8_DPD_IO_CMD_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define PMC_IMPL_DDR_CFG_MEM1_0_BR8_DPD_IO_CMD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_DDR_CFG_MEM1_0_BR8_DPD_IO_CMD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_DDR_CFG_MEM1_0_BR8_DPD_IO_CMD_HOLD_LOW                 _MK_ENUM_CONST(0)
#define PMC_IMPL_DDR_CFG_MEM1_0_BR8_DPD_IO_CMD_HOLD_HIGH                        _MK_ENUM_CONST(1)
#define PMC_IMPL_DDR_CFG_MEM1_0_BR8_DPD_IO_CMD_HOLD_HIZ                 _MK_ENUM_CONST(2)

#define PMC_IMPL_DDR_CFG_MEM1_0_BR9_DPD_IO_CMD_SHIFT                    _MK_SHIFT_CONST(26)
#define PMC_IMPL_DDR_CFG_MEM1_0_BR9_DPD_IO_CMD_FIELD                    _MK_FIELD_CONST(0x3, PMC_IMPL_DDR_CFG_MEM1_0_BR9_DPD_IO_CMD_SHIFT)
#define PMC_IMPL_DDR_CFG_MEM1_0_BR9_DPD_IO_CMD_RANGE                    27:26
#define PMC_IMPL_DDR_CFG_MEM1_0_BR9_DPD_IO_CMD_WOFFSET                  0x0
#define PMC_IMPL_DDR_CFG_MEM1_0_BR9_DPD_IO_CMD_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_DDR_CFG_MEM1_0_BR9_DPD_IO_CMD_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define PMC_IMPL_DDR_CFG_MEM1_0_BR9_DPD_IO_CMD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_DDR_CFG_MEM1_0_BR9_DPD_IO_CMD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_DDR_CFG_MEM1_0_BR9_DPD_IO_CMD_HOLD_LOW                 _MK_ENUM_CONST(0)
#define PMC_IMPL_DDR_CFG_MEM1_0_BR9_DPD_IO_CMD_HOLD_HIGH                        _MK_ENUM_CONST(1)
#define PMC_IMPL_DDR_CFG_MEM1_0_BR9_DPD_IO_CMD_HOLD_HIZ                 _MK_ENUM_CONST(2)

#define PMC_IMPL_DDR_CFG_MEM1_0_BR10_DPD_IO_CMD_SHIFT                   _MK_SHIFT_CONST(28)
#define PMC_IMPL_DDR_CFG_MEM1_0_BR10_DPD_IO_CMD_FIELD                   _MK_FIELD_CONST(0x3, PMC_IMPL_DDR_CFG_MEM1_0_BR10_DPD_IO_CMD_SHIFT)
#define PMC_IMPL_DDR_CFG_MEM1_0_BR10_DPD_IO_CMD_RANGE                   29:28
#define PMC_IMPL_DDR_CFG_MEM1_0_BR10_DPD_IO_CMD_WOFFSET                 0x0
#define PMC_IMPL_DDR_CFG_MEM1_0_BR10_DPD_IO_CMD_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_DDR_CFG_MEM1_0_BR10_DPD_IO_CMD_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define PMC_IMPL_DDR_CFG_MEM1_0_BR10_DPD_IO_CMD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_DDR_CFG_MEM1_0_BR10_DPD_IO_CMD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_DDR_CFG_MEM1_0_BR10_DPD_IO_CMD_HOLD_LOW                        _MK_ENUM_CONST(0)
#define PMC_IMPL_DDR_CFG_MEM1_0_BR10_DPD_IO_CMD_HOLD_HIGH                       _MK_ENUM_CONST(1)
#define PMC_IMPL_DDR_CFG_MEM1_0_BR10_DPD_IO_CMD_HOLD_HIZ                        _MK_ENUM_CONST(2)

#define PMC_IMPL_DDR_CFG_MEM1_0_BR11_DPD_IO_CMD_SHIFT                   _MK_SHIFT_CONST(30)
#define PMC_IMPL_DDR_CFG_MEM1_0_BR11_DPD_IO_CMD_FIELD                   _MK_FIELD_CONST(0x3, PMC_IMPL_DDR_CFG_MEM1_0_BR11_DPD_IO_CMD_SHIFT)
#define PMC_IMPL_DDR_CFG_MEM1_0_BR11_DPD_IO_CMD_RANGE                   31:30
#define PMC_IMPL_DDR_CFG_MEM1_0_BR11_DPD_IO_CMD_WOFFSET                 0x0
#define PMC_IMPL_DDR_CFG_MEM1_0_BR11_DPD_IO_CMD_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_DDR_CFG_MEM1_0_BR11_DPD_IO_CMD_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define PMC_IMPL_DDR_CFG_MEM1_0_BR11_DPD_IO_CMD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_DDR_CFG_MEM1_0_BR11_DPD_IO_CMD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_DDR_CFG_MEM1_0_BR11_DPD_IO_CMD_HOLD_LOW                        _MK_ENUM_CONST(0)
#define PMC_IMPL_DDR_CFG_MEM1_0_BR11_DPD_IO_CMD_HOLD_HIGH                       _MK_ENUM_CONST(1)
#define PMC_IMPL_DDR_CFG_MEM1_0_BR11_DPD_IO_CMD_HOLD_HIZ                        _MK_ENUM_CONST(2)


// Register PMC_IMPL_DSI_SEL_DPD_0
#define PMC_IMPL_DSI_SEL_DPD_0                  _MK_ADDR_CONST(0xd0)
#define PMC_IMPL_DSI_SEL_DPD_0_SECURE                   0x0
#define PMC_IMPL_DSI_SEL_DPD_0_SCR                      DSI_SEL_DPD_SCR_0
#define PMC_IMPL_DSI_SEL_DPD_0_WORD_COUNT                       0x1
#define PMC_IMPL_DSI_SEL_DPD_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_DSI_SEL_DPD_0_RESET_MASK                       _MK_MASK_CONST(0xf)
#define PMC_IMPL_DSI_SEL_DPD_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_DSI_SEL_DPD_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_DSI_SEL_DPD_0_READ_MASK                        _MK_MASK_CONST(0xf)
#define PMC_IMPL_DSI_SEL_DPD_0_WRITE_MASK                       _MK_MASK_CONST(0xf)
#define PMC_IMPL_DSI_SEL_DPD_0_SET_DSIA_SHIFT                   _MK_SHIFT_CONST(0)
#define PMC_IMPL_DSI_SEL_DPD_0_SET_DSIA_FIELD                   _MK_FIELD_CONST(0x1, PMC_IMPL_DSI_SEL_DPD_0_SET_DSIA_SHIFT)
#define PMC_IMPL_DSI_SEL_DPD_0_SET_DSIA_RANGE                   0:0
#define PMC_IMPL_DSI_SEL_DPD_0_SET_DSIA_WOFFSET                 0x0
#define PMC_IMPL_DSI_SEL_DPD_0_SET_DSIA_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_DSI_SEL_DPD_0_SET_DSIA_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_DSI_SEL_DPD_0_SET_DSIA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_DSI_SEL_DPD_0_SET_DSIA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_DSI_SEL_DPD_0_SET_DSIA_OFF                     _MK_ENUM_CONST(0)
#define PMC_IMPL_DSI_SEL_DPD_0_SET_DSIA_ON                      _MK_ENUM_CONST(1)

#define PMC_IMPL_DSI_SEL_DPD_0_SET_DSIB_SHIFT                   _MK_SHIFT_CONST(1)
#define PMC_IMPL_DSI_SEL_DPD_0_SET_DSIB_FIELD                   _MK_FIELD_CONST(0x1, PMC_IMPL_DSI_SEL_DPD_0_SET_DSIB_SHIFT)
#define PMC_IMPL_DSI_SEL_DPD_0_SET_DSIB_RANGE                   1:1
#define PMC_IMPL_DSI_SEL_DPD_0_SET_DSIB_WOFFSET                 0x0
#define PMC_IMPL_DSI_SEL_DPD_0_SET_DSIB_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_DSI_SEL_DPD_0_SET_DSIB_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_DSI_SEL_DPD_0_SET_DSIB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_DSI_SEL_DPD_0_SET_DSIB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_DSI_SEL_DPD_0_SET_DSIB_OFF                     _MK_ENUM_CONST(0)
#define PMC_IMPL_DSI_SEL_DPD_0_SET_DSIB_ON                      _MK_ENUM_CONST(1)

#define PMC_IMPL_DSI_SEL_DPD_0_SET_DSIC_SHIFT                   _MK_SHIFT_CONST(2)
#define PMC_IMPL_DSI_SEL_DPD_0_SET_DSIC_FIELD                   _MK_FIELD_CONST(0x1, PMC_IMPL_DSI_SEL_DPD_0_SET_DSIC_SHIFT)
#define PMC_IMPL_DSI_SEL_DPD_0_SET_DSIC_RANGE                   2:2
#define PMC_IMPL_DSI_SEL_DPD_0_SET_DSIC_WOFFSET                 0x0
#define PMC_IMPL_DSI_SEL_DPD_0_SET_DSIC_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_DSI_SEL_DPD_0_SET_DSIC_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_DSI_SEL_DPD_0_SET_DSIC_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_DSI_SEL_DPD_0_SET_DSIC_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_DSI_SEL_DPD_0_SET_DSIC_OFF                     _MK_ENUM_CONST(0)
#define PMC_IMPL_DSI_SEL_DPD_0_SET_DSIC_ON                      _MK_ENUM_CONST(1)

#define PMC_IMPL_DSI_SEL_DPD_0_SET_DSID_SHIFT                   _MK_SHIFT_CONST(3)
#define PMC_IMPL_DSI_SEL_DPD_0_SET_DSID_FIELD                   _MK_FIELD_CONST(0x1, PMC_IMPL_DSI_SEL_DPD_0_SET_DSID_SHIFT)
#define PMC_IMPL_DSI_SEL_DPD_0_SET_DSID_RANGE                   3:3
#define PMC_IMPL_DSI_SEL_DPD_0_SET_DSID_WOFFSET                 0x0
#define PMC_IMPL_DSI_SEL_DPD_0_SET_DSID_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_DSI_SEL_DPD_0_SET_DSID_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_DSI_SEL_DPD_0_SET_DSID_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_DSI_SEL_DPD_0_SET_DSID_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_DSI_SEL_DPD_0_SET_DSID_OFF                     _MK_ENUM_CONST(0)
#define PMC_IMPL_DSI_SEL_DPD_0_SET_DSID_ON                      _MK_ENUM_CONST(1)


// Register PMC_IMPL_TSC_MULT_0
#define PMC_IMPL_TSC_MULT_0                     _MK_ADDR_CONST(0xd4)
#define PMC_IMPL_TSC_MULT_0_SECURE                      0x0
#define PMC_IMPL_TSC_MULT_0_SCR                         0
#define PMC_IMPL_TSC_MULT_0_WORD_COUNT                  0x1
#define PMC_IMPL_TSC_MULT_0_RESET_VAL                   _MK_MASK_CONST(0x16e0)
#define PMC_IMPL_TSC_MULT_0_RESET_MASK                  _MK_MASK_CONST(0xeffff)
#define PMC_IMPL_TSC_MULT_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_TSC_MULT_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_TSC_MULT_0_READ_MASK                   _MK_MASK_CONST(0xfffff)
#define PMC_IMPL_TSC_MULT_0_WRITE_MASK                  _MK_MASK_CONST(0xeffff)
#define PMC_IMPL_TSC_MULT_0_MULT_VAL_SHIFT                      _MK_SHIFT_CONST(0)
#define PMC_IMPL_TSC_MULT_0_MULT_VAL_FIELD                      _MK_FIELD_CONST(0xffff, PMC_IMPL_TSC_MULT_0_MULT_VAL_SHIFT)
#define PMC_IMPL_TSC_MULT_0_MULT_VAL_RANGE                      15:0
#define PMC_IMPL_TSC_MULT_0_MULT_VAL_WOFFSET                    0x0
#define PMC_IMPL_TSC_MULT_0_MULT_VAL_DEFAULT                    _MK_MASK_CONST(0x16e0)
#define PMC_IMPL_TSC_MULT_0_MULT_VAL_DEFAULT_MASK                       _MK_MASK_CONST(0xffff)
#define PMC_IMPL_TSC_MULT_0_MULT_VAL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_TSC_MULT_0_MULT_VAL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define PMC_IMPL_TSC_MULT_0_FREQ_STS_SHIFT                      _MK_SHIFT_CONST(16)
#define PMC_IMPL_TSC_MULT_0_FREQ_STS_FIELD                      _MK_FIELD_CONST(0x1, PMC_IMPL_TSC_MULT_0_FREQ_STS_SHIFT)
#define PMC_IMPL_TSC_MULT_0_FREQ_STS_RANGE                      16:16
#define PMC_IMPL_TSC_MULT_0_FREQ_STS_WOFFSET                    0x0
#define PMC_IMPL_TSC_MULT_0_FREQ_STS_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_TSC_MULT_0_FREQ_STS_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_TSC_MULT_0_FREQ_STS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_TSC_MULT_0_FREQ_STS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define PMC_IMPL_TSC_MULT_0_TICK_SEL_SHIFT                      _MK_SHIFT_CONST(17)
#define PMC_IMPL_TSC_MULT_0_TICK_SEL_FIELD                      _MK_FIELD_CONST(0x7, PMC_IMPL_TSC_MULT_0_TICK_SEL_SHIFT)
#define PMC_IMPL_TSC_MULT_0_TICK_SEL_RANGE                      19:17
#define PMC_IMPL_TSC_MULT_0_TICK_SEL_WOFFSET                    0x0
#define PMC_IMPL_TSC_MULT_0_TICK_SEL_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_TSC_MULT_0_TICK_SEL_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define PMC_IMPL_TSC_MULT_0_TICK_SEL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_TSC_MULT_0_TICK_SEL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_TSC_MULT_0_TICK_SEL_BIT0                       _MK_ENUM_CONST(0)
#define PMC_IMPL_TSC_MULT_0_TICK_SEL_BIT1                       _MK_ENUM_CONST(1)
#define PMC_IMPL_TSC_MULT_0_TICK_SEL_BIT2                       _MK_ENUM_CONST(2)
#define PMC_IMPL_TSC_MULT_0_TICK_SEL_BIT3                       _MK_ENUM_CONST(3)
#define PMC_IMPL_TSC_MULT_0_TICK_SEL_BIT4                       _MK_ENUM_CONST(4)
#define PMC_IMPL_TSC_MULT_0_TICK_SEL_BIT5                       _MK_ENUM_CONST(5)


// Register PMC_IMPL_GLB_AMAP_CFG_0
#define PMC_IMPL_GLB_AMAP_CFG_0                 _MK_ADDR_CONST(0xd8)
#define PMC_IMPL_GLB_AMAP_CFG_0_SECURE                  0x0
#define PMC_IMPL_GLB_AMAP_CFG_0_SCR                     AMAP_SCR_0
#define PMC_IMPL_GLB_AMAP_CFG_0_WORD_COUNT                      0x1
#define PMC_IMPL_GLB_AMAP_CFG_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_GLB_AMAP_CFG_0_RESET_MASK                      _MK_MASK_CONST(0x1e)
#define PMC_IMPL_GLB_AMAP_CFG_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_GLB_AMAP_CFG_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define PMC_IMPL_GLB_AMAP_CFG_0_READ_MASK                       _MK_MASK_CONST(0x1e)
#define PMC_IMPL_GLB_AMAP_CFG_0_WRITE_MASK                      _MK_MASK_CONST(0x1e)
#define PMC_IMPL_GLB_AMAP_CFG_0_PCIE_A1_SHIFT                   _MK_SHIFT_CONST(1)
#define PMC_IMPL_GLB_AMAP_CFG_0_PCIE_A1_FIELD                   _MK_FIELD_CONST(0x1, PMC_IMPL_GLB_AMAP_CFG_0_PCIE_A1_SHIFT)
#define PMC_IMPL_GLB_AMAP_CFG_0_PCIE_A1_RANGE                   1:1
#define PMC_IMPL_GLB_AMAP_CFG_0_PCIE_A1_WOFFSET                 0x0
#define PMC_IMPL_GLB_AMAP_CFG_0_PCIE_A1_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_GLB_AMAP_CFG_0_PCIE_A1_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_GLB_AMAP_CFG_0_PCIE_A1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_GLB_AMAP_CFG_0_PCIE_A1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_GLB_AMAP_CFG_0_PCIE_A1_MMIO                    _MK_ENUM_CONST(0)
#define PMC_IMPL_GLB_AMAP_CFG_0_PCIE_A1_DRAM                    _MK_ENUM_CONST(1)

#define PMC_IMPL_GLB_AMAP_CFG_0_PCIE_A2_SHIFT                   _MK_SHIFT_CONST(2)
#define PMC_IMPL_GLB_AMAP_CFG_0_PCIE_A2_FIELD                   _MK_FIELD_CONST(0x1, PMC_IMPL_GLB_AMAP_CFG_0_PCIE_A2_SHIFT)
#define PMC_IMPL_GLB_AMAP_CFG_0_PCIE_A2_RANGE                   2:2
#define PMC_IMPL_GLB_AMAP_CFG_0_PCIE_A2_WOFFSET                 0x0
#define PMC_IMPL_GLB_AMAP_CFG_0_PCIE_A2_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_GLB_AMAP_CFG_0_PCIE_A2_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_GLB_AMAP_CFG_0_PCIE_A2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_GLB_AMAP_CFG_0_PCIE_A2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_GLB_AMAP_CFG_0_PCIE_A2_MMIO                    _MK_ENUM_CONST(0)
#define PMC_IMPL_GLB_AMAP_CFG_0_PCIE_A2_DRAM                    _MK_ENUM_CONST(1)

#define PMC_IMPL_GLB_AMAP_CFG_0_PCIE_A3_SHIFT                   _MK_SHIFT_CONST(3)
#define PMC_IMPL_GLB_AMAP_CFG_0_PCIE_A3_FIELD                   _MK_FIELD_CONST(0x1, PMC_IMPL_GLB_AMAP_CFG_0_PCIE_A3_SHIFT)
#define PMC_IMPL_GLB_AMAP_CFG_0_PCIE_A3_RANGE                   3:3
#define PMC_IMPL_GLB_AMAP_CFG_0_PCIE_A3_WOFFSET                 0x0
#define PMC_IMPL_GLB_AMAP_CFG_0_PCIE_A3_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_GLB_AMAP_CFG_0_PCIE_A3_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_GLB_AMAP_CFG_0_PCIE_A3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_GLB_AMAP_CFG_0_PCIE_A3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_GLB_AMAP_CFG_0_PCIE_A3_MMIO                    _MK_ENUM_CONST(0)
#define PMC_IMPL_GLB_AMAP_CFG_0_PCIE_A3_DRAM                    _MK_ENUM_CONST(1)

#define PMC_IMPL_GLB_AMAP_CFG_0_PCIE_A4_SHIFT                   _MK_SHIFT_CONST(4)
#define PMC_IMPL_GLB_AMAP_CFG_0_PCIE_A4_FIELD                   _MK_FIELD_CONST(0x1, PMC_IMPL_GLB_AMAP_CFG_0_PCIE_A4_SHIFT)
#define PMC_IMPL_GLB_AMAP_CFG_0_PCIE_A4_RANGE                   4:4
#define PMC_IMPL_GLB_AMAP_CFG_0_PCIE_A4_WOFFSET                 0x0
#define PMC_IMPL_GLB_AMAP_CFG_0_PCIE_A4_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_GLB_AMAP_CFG_0_PCIE_A4_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_GLB_AMAP_CFG_0_PCIE_A4_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_GLB_AMAP_CFG_0_PCIE_A4_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_GLB_AMAP_CFG_0_PCIE_A4_MMIO                    _MK_ENUM_CONST(0)
#define PMC_IMPL_GLB_AMAP_CFG_0_PCIE_A4_DRAM                    _MK_ENUM_CONST(1)


// Register PMC_IMPL_STICKY_BITS_0
#define PMC_IMPL_STICKY_BITS_0                  _MK_ADDR_CONST(0xdc)
#define PMC_IMPL_STICKY_BITS_0_SECURE                   0x0
#define PMC_IMPL_STICKY_BITS_0_SCR                      STICKY_SCR_0
#define PMC_IMPL_STICKY_BITS_0_WORD_COUNT                       0x1
#define PMC_IMPL_STICKY_BITS_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_STICKY_BITS_0_RESET_MASK                       _MK_MASK_CONST(0xffffff81)
#define PMC_IMPL_STICKY_BITS_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_STICKY_BITS_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_STICKY_BITS_0_READ_MASK                        _MK_MASK_CONST(0xffffff81)
#define PMC_IMPL_STICKY_BITS_0_WRITE_MASK                       _MK_MASK_CONST(0xffffff81)
#define PMC_IMPL_STICKY_BITS_0_HDA_LPBK_DIS_SHIFT                       _MK_SHIFT_CONST(0)
#define PMC_IMPL_STICKY_BITS_0_HDA_LPBK_DIS_FIELD                       _MK_FIELD_CONST(0x1, PMC_IMPL_STICKY_BITS_0_HDA_LPBK_DIS_SHIFT)
#define PMC_IMPL_STICKY_BITS_0_HDA_LPBK_DIS_RANGE                       0:0
#define PMC_IMPL_STICKY_BITS_0_HDA_LPBK_DIS_WOFFSET                     0x0
#define PMC_IMPL_STICKY_BITS_0_HDA_LPBK_DIS_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_STICKY_BITS_0_HDA_LPBK_DIS_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_STICKY_BITS_0_HDA_LPBK_DIS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_STICKY_BITS_0_HDA_LPBK_DIS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define PMC_IMPL_STICKY_BITS_0_CDD_EN_SHIFT                     _MK_SHIFT_CONST(7)
#define PMC_IMPL_STICKY_BITS_0_CDD_EN_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_STICKY_BITS_0_CDD_EN_SHIFT)
#define PMC_IMPL_STICKY_BITS_0_CDD_EN_RANGE                     7:7
#define PMC_IMPL_STICKY_BITS_0_CDD_EN_WOFFSET                   0x0
#define PMC_IMPL_STICKY_BITS_0_CDD_EN_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_STICKY_BITS_0_CDD_EN_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_STICKY_BITS_0_CDD_EN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_STICKY_BITS_0_CDD_EN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define PMC_IMPL_STICKY_BITS_0_VI_SHIFT                 _MK_SHIFT_CONST(8)
#define PMC_IMPL_STICKY_BITS_0_VI_FIELD                 _MK_FIELD_CONST(0x1, PMC_IMPL_STICKY_BITS_0_VI_SHIFT)
#define PMC_IMPL_STICKY_BITS_0_VI_RANGE                 8:8
#define PMC_IMPL_STICKY_BITS_0_VI_WOFFSET                       0x0
#define PMC_IMPL_STICKY_BITS_0_VI_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_STICKY_BITS_0_VI_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_STICKY_BITS_0_VI_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_STICKY_BITS_0_VI_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define PMC_IMPL_STICKY_BITS_0_VI_AB_SHIFT                      _MK_SHIFT_CONST(9)
#define PMC_IMPL_STICKY_BITS_0_VI_AB_FIELD                      _MK_FIELD_CONST(0x1, PMC_IMPL_STICKY_BITS_0_VI_AB_SHIFT)
#define PMC_IMPL_STICKY_BITS_0_VI_AB_RANGE                      9:9
#define PMC_IMPL_STICKY_BITS_0_VI_AB_WOFFSET                    0x0
#define PMC_IMPL_STICKY_BITS_0_VI_AB_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_STICKY_BITS_0_VI_AB_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PMC_IMPL_STICKY_BITS_0_VI_AB_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_STICKY_BITS_0_VI_AB_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define PMC_IMPL_STICKY_BITS_0_VI_CD_SHIFT                      _MK_SHIFT_CONST(10)
#define PMC_IMPL_STICKY_BITS_0_VI_CD_FIELD                      _MK_FIELD_CONST(0x1, PMC_IMPL_STICKY_BITS_0_VI_CD_SHIFT)
#define PMC_IMPL_STICKY_BITS_0_VI_CD_RANGE                      10:10
#define PMC_IMPL_STICKY_BITS_0_VI_CD_WOFFSET                    0x0
#define PMC_IMPL_STICKY_BITS_0_VI_CD_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_STICKY_BITS_0_VI_CD_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PMC_IMPL_STICKY_BITS_0_VI_CD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_STICKY_BITS_0_VI_CD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define PMC_IMPL_STICKY_BITS_0_VI_EF_SHIFT                      _MK_SHIFT_CONST(11)
#define PMC_IMPL_STICKY_BITS_0_VI_EF_FIELD                      _MK_FIELD_CONST(0x1, PMC_IMPL_STICKY_BITS_0_VI_EF_SHIFT)
#define PMC_IMPL_STICKY_BITS_0_VI_EF_RANGE                      11:11
#define PMC_IMPL_STICKY_BITS_0_VI_EF_WOFFSET                    0x0
#define PMC_IMPL_STICKY_BITS_0_VI_EF_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_STICKY_BITS_0_VI_EF_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PMC_IMPL_STICKY_BITS_0_VI_EF_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_STICKY_BITS_0_VI_EF_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define PMC_IMPL_STICKY_BITS_0_CAMERA_SHIFT                     _MK_SHIFT_CONST(12)
#define PMC_IMPL_STICKY_BITS_0_CAMERA_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_STICKY_BITS_0_CAMERA_SHIFT)
#define PMC_IMPL_STICKY_BITS_0_CAMERA_RANGE                     12:12
#define PMC_IMPL_STICKY_BITS_0_CAMERA_WOFFSET                   0x0
#define PMC_IMPL_STICKY_BITS_0_CAMERA_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_STICKY_BITS_0_CAMERA_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_STICKY_BITS_0_CAMERA_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_STICKY_BITS_0_CAMERA_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define PMC_IMPL_STICKY_BITS_0_RESERVED_1_SHIFT                 _MK_SHIFT_CONST(13)
#define PMC_IMPL_STICKY_BITS_0_RESERVED_1_FIELD                 _MK_FIELD_CONST(0x7ffff, PMC_IMPL_STICKY_BITS_0_RESERVED_1_SHIFT)
#define PMC_IMPL_STICKY_BITS_0_RESERVED_1_RANGE                 31:13
#define PMC_IMPL_STICKY_BITS_0_RESERVED_1_WOFFSET                       0x0
#define PMC_IMPL_STICKY_BITS_0_RESERVED_1_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_STICKY_BITS_0_RESERVED_1_DEFAULT_MASK                  _MK_MASK_CONST(0x7ffff)
#define PMC_IMPL_STICKY_BITS_0_RESERVED_1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_STICKY_BITS_0_RESERVED_1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register PMC_IMPL_WEAK_BIAS_0
#define PMC_IMPL_WEAK_BIAS_0                    _MK_ADDR_CONST(0xe0)
#define PMC_IMPL_WEAK_BIAS_0_SECURE                     0x0
#define PMC_IMPL_WEAK_BIAS_0_SCR                        DDR_CFG_SCR_0
#define PMC_IMPL_WEAK_BIAS_0_WORD_COUNT                         0x1
#define PMC_IMPL_WEAK_BIAS_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_WEAK_BIAS_0_RESET_MASK                         _MK_MASK_CONST(0xfffcffff)
#define PMC_IMPL_WEAK_BIAS_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_WEAK_BIAS_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_WEAK_BIAS_0_READ_MASK                  _MK_MASK_CONST(0xfffcffff)
#define PMC_IMPL_WEAK_BIAS_0_WRITE_MASK                         _MK_MASK_CONST(0xfffcffff)
#define PMC_IMPL_WEAK_BIAS_0_XM0_CLK_SHIFT                      _MK_SHIFT_CONST(0)
#define PMC_IMPL_WEAK_BIAS_0_XM0_CLK_FIELD                      _MK_FIELD_CONST(0x3, PMC_IMPL_WEAK_BIAS_0_XM0_CLK_SHIFT)
#define PMC_IMPL_WEAK_BIAS_0_XM0_CLK_RANGE                      1:0
#define PMC_IMPL_WEAK_BIAS_0_XM0_CLK_WOFFSET                    0x0
#define PMC_IMPL_WEAK_BIAS_0_XM0_CLK_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_WEAK_BIAS_0_XM0_CLK_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define PMC_IMPL_WEAK_BIAS_0_XM0_CLK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_WEAK_BIAS_0_XM0_CLK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define PMC_IMPL_WEAK_BIAS_0_XM0_ADDR0_SHIFT                    _MK_SHIFT_CONST(2)
#define PMC_IMPL_WEAK_BIAS_0_XM0_ADDR0_FIELD                    _MK_FIELD_CONST(0x3, PMC_IMPL_WEAK_BIAS_0_XM0_ADDR0_SHIFT)
#define PMC_IMPL_WEAK_BIAS_0_XM0_ADDR0_RANGE                    3:2
#define PMC_IMPL_WEAK_BIAS_0_XM0_ADDR0_WOFFSET                  0x0
#define PMC_IMPL_WEAK_BIAS_0_XM0_ADDR0_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_WEAK_BIAS_0_XM0_ADDR0_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define PMC_IMPL_WEAK_BIAS_0_XM0_ADDR0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_WEAK_BIAS_0_XM0_ADDR0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define PMC_IMPL_WEAK_BIAS_0_XM1_CLK_SHIFT                      _MK_SHIFT_CONST(4)
#define PMC_IMPL_WEAK_BIAS_0_XM1_CLK_FIELD                      _MK_FIELD_CONST(0x3, PMC_IMPL_WEAK_BIAS_0_XM1_CLK_SHIFT)
#define PMC_IMPL_WEAK_BIAS_0_XM1_CLK_RANGE                      5:4
#define PMC_IMPL_WEAK_BIAS_0_XM1_CLK_WOFFSET                    0x0
#define PMC_IMPL_WEAK_BIAS_0_XM1_CLK_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_WEAK_BIAS_0_XM1_CLK_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define PMC_IMPL_WEAK_BIAS_0_XM1_CLK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_WEAK_BIAS_0_XM1_CLK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define PMC_IMPL_WEAK_BIAS_0_XM1_EXCLK_SHIFT                    _MK_SHIFT_CONST(6)
#define PMC_IMPL_WEAK_BIAS_0_XM1_EXCLK_FIELD                    _MK_FIELD_CONST(0x3, PMC_IMPL_WEAK_BIAS_0_XM1_EXCLK_SHIFT)
#define PMC_IMPL_WEAK_BIAS_0_XM1_EXCLK_RANGE                    7:6
#define PMC_IMPL_WEAK_BIAS_0_XM1_EXCLK_WOFFSET                  0x0
#define PMC_IMPL_WEAK_BIAS_0_XM1_EXCLK_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_WEAK_BIAS_0_XM1_EXCLK_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define PMC_IMPL_WEAK_BIAS_0_XM1_EXCLK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_WEAK_BIAS_0_XM1_EXCLK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define PMC_IMPL_WEAK_BIAS_0_EMMC_SHIFT                 _MK_SHIFT_CONST(8)
#define PMC_IMPL_WEAK_BIAS_0_EMMC_FIELD                 _MK_FIELD_CONST(0x3, PMC_IMPL_WEAK_BIAS_0_EMMC_SHIFT)
#define PMC_IMPL_WEAK_BIAS_0_EMMC_RANGE                 9:8
#define PMC_IMPL_WEAK_BIAS_0_EMMC_WOFFSET                       0x0
#define PMC_IMPL_WEAK_BIAS_0_EMMC_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_WEAK_BIAS_0_EMMC_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PMC_IMPL_WEAK_BIAS_0_EMMC_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_WEAK_BIAS_0_EMMC_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define PMC_IMPL_WEAK_BIAS_0_XM0_DATA0_SHIFT                    _MK_SHIFT_CONST(10)
#define PMC_IMPL_WEAK_BIAS_0_XM0_DATA0_FIELD                    _MK_FIELD_CONST(0x3, PMC_IMPL_WEAK_BIAS_0_XM0_DATA0_SHIFT)
#define PMC_IMPL_WEAK_BIAS_0_XM0_DATA0_RANGE                    11:10
#define PMC_IMPL_WEAK_BIAS_0_XM0_DATA0_WOFFSET                  0x0
#define PMC_IMPL_WEAK_BIAS_0_XM0_DATA0_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_WEAK_BIAS_0_XM0_DATA0_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define PMC_IMPL_WEAK_BIAS_0_XM0_DATA0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_WEAK_BIAS_0_XM0_DATA0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define PMC_IMPL_WEAK_BIAS_0_XM0_CLK_B_SHIFT                    _MK_SHIFT_CONST(12)
#define PMC_IMPL_WEAK_BIAS_0_XM0_CLK_B_FIELD                    _MK_FIELD_CONST(0x3, PMC_IMPL_WEAK_BIAS_0_XM0_CLK_B_SHIFT)
#define PMC_IMPL_WEAK_BIAS_0_XM0_CLK_B_RANGE                    13:12
#define PMC_IMPL_WEAK_BIAS_0_XM0_CLK_B_WOFFSET                  0x0
#define PMC_IMPL_WEAK_BIAS_0_XM0_CLK_B_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_WEAK_BIAS_0_XM0_CLK_B_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define PMC_IMPL_WEAK_BIAS_0_XM0_CLK_B_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_WEAK_BIAS_0_XM0_CLK_B_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define PMC_IMPL_WEAK_BIAS_0_XM0_ADDR1_SHIFT                    _MK_SHIFT_CONST(14)
#define PMC_IMPL_WEAK_BIAS_0_XM0_ADDR1_FIELD                    _MK_FIELD_CONST(0x3, PMC_IMPL_WEAK_BIAS_0_XM0_ADDR1_SHIFT)
#define PMC_IMPL_WEAK_BIAS_0_XM0_ADDR1_RANGE                    15:14
#define PMC_IMPL_WEAK_BIAS_0_XM0_ADDR1_WOFFSET                  0x0
#define PMC_IMPL_WEAK_BIAS_0_XM0_ADDR1_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_WEAK_BIAS_0_XM0_ADDR1_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define PMC_IMPL_WEAK_BIAS_0_XM0_ADDR1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_WEAK_BIAS_0_XM0_ADDR1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define PMC_IMPL_WEAK_BIAS_0_VTT_E_WB_BR0_SHIFT                 _MK_SHIFT_CONST(18)
#define PMC_IMPL_WEAK_BIAS_0_VTT_E_WB_BR0_FIELD                 _MK_FIELD_CONST(0x1, PMC_IMPL_WEAK_BIAS_0_VTT_E_WB_BR0_SHIFT)
#define PMC_IMPL_WEAK_BIAS_0_VTT_E_WB_BR0_RANGE                 18:18
#define PMC_IMPL_WEAK_BIAS_0_VTT_E_WB_BR0_WOFFSET                       0x0
#define PMC_IMPL_WEAK_BIAS_0_VTT_E_WB_BR0_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_WEAK_BIAS_0_VTT_E_WB_BR0_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_WEAK_BIAS_0_VTT_E_WB_BR0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_WEAK_BIAS_0_VTT_E_WB_BR0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define PMC_IMPL_WEAK_BIAS_0_VTT_E_WB_BR1_SHIFT                 _MK_SHIFT_CONST(19)
#define PMC_IMPL_WEAK_BIAS_0_VTT_E_WB_BR1_FIELD                 _MK_FIELD_CONST(0x1, PMC_IMPL_WEAK_BIAS_0_VTT_E_WB_BR1_SHIFT)
#define PMC_IMPL_WEAK_BIAS_0_VTT_E_WB_BR1_RANGE                 19:19
#define PMC_IMPL_WEAK_BIAS_0_VTT_E_WB_BR1_WOFFSET                       0x0
#define PMC_IMPL_WEAK_BIAS_0_VTT_E_WB_BR1_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_WEAK_BIAS_0_VTT_E_WB_BR1_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_WEAK_BIAS_0_VTT_E_WB_BR1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_WEAK_BIAS_0_VTT_E_WB_BR1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define PMC_IMPL_WEAK_BIAS_0_VTT_E_WB_BR2_SHIFT                 _MK_SHIFT_CONST(20)
#define PMC_IMPL_WEAK_BIAS_0_VTT_E_WB_BR2_FIELD                 _MK_FIELD_CONST(0x1, PMC_IMPL_WEAK_BIAS_0_VTT_E_WB_BR2_SHIFT)
#define PMC_IMPL_WEAK_BIAS_0_VTT_E_WB_BR2_RANGE                 20:20
#define PMC_IMPL_WEAK_BIAS_0_VTT_E_WB_BR2_WOFFSET                       0x0
#define PMC_IMPL_WEAK_BIAS_0_VTT_E_WB_BR2_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_WEAK_BIAS_0_VTT_E_WB_BR2_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_WEAK_BIAS_0_VTT_E_WB_BR2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_WEAK_BIAS_0_VTT_E_WB_BR2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define PMC_IMPL_WEAK_BIAS_0_VTT_E_WB_BR3_SHIFT                 _MK_SHIFT_CONST(21)
#define PMC_IMPL_WEAK_BIAS_0_VTT_E_WB_BR3_FIELD                 _MK_FIELD_CONST(0x1, PMC_IMPL_WEAK_BIAS_0_VTT_E_WB_BR3_SHIFT)
#define PMC_IMPL_WEAK_BIAS_0_VTT_E_WB_BR3_RANGE                 21:21
#define PMC_IMPL_WEAK_BIAS_0_VTT_E_WB_BR3_WOFFSET                       0x0
#define PMC_IMPL_WEAK_BIAS_0_VTT_E_WB_BR3_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_WEAK_BIAS_0_VTT_E_WB_BR3_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_WEAK_BIAS_0_VTT_E_WB_BR3_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_WEAK_BIAS_0_VTT_E_WB_BR3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define PMC_IMPL_WEAK_BIAS_0_VTT_E_WB_BR4_SHIFT                 _MK_SHIFT_CONST(22)
#define PMC_IMPL_WEAK_BIAS_0_VTT_E_WB_BR4_FIELD                 _MK_FIELD_CONST(0x1, PMC_IMPL_WEAK_BIAS_0_VTT_E_WB_BR4_SHIFT)
#define PMC_IMPL_WEAK_BIAS_0_VTT_E_WB_BR4_RANGE                 22:22
#define PMC_IMPL_WEAK_BIAS_0_VTT_E_WB_BR4_WOFFSET                       0x0
#define PMC_IMPL_WEAK_BIAS_0_VTT_E_WB_BR4_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_WEAK_BIAS_0_VTT_E_WB_BR4_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_WEAK_BIAS_0_VTT_E_WB_BR4_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_WEAK_BIAS_0_VTT_E_WB_BR4_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define PMC_IMPL_WEAK_BIAS_0_VTT_E_WB_BR5_SHIFT                 _MK_SHIFT_CONST(23)
#define PMC_IMPL_WEAK_BIAS_0_VTT_E_WB_BR5_FIELD                 _MK_FIELD_CONST(0x1, PMC_IMPL_WEAK_BIAS_0_VTT_E_WB_BR5_SHIFT)
#define PMC_IMPL_WEAK_BIAS_0_VTT_E_WB_BR5_RANGE                 23:23
#define PMC_IMPL_WEAK_BIAS_0_VTT_E_WB_BR5_WOFFSET                       0x0
#define PMC_IMPL_WEAK_BIAS_0_VTT_E_WB_BR5_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_WEAK_BIAS_0_VTT_E_WB_BR5_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_WEAK_BIAS_0_VTT_E_WB_BR5_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_WEAK_BIAS_0_VTT_E_WB_BR5_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define PMC_IMPL_WEAK_BIAS_0_VTT_E_WB_BR6_SHIFT                 _MK_SHIFT_CONST(24)
#define PMC_IMPL_WEAK_BIAS_0_VTT_E_WB_BR6_FIELD                 _MK_FIELD_CONST(0x1, PMC_IMPL_WEAK_BIAS_0_VTT_E_WB_BR6_SHIFT)
#define PMC_IMPL_WEAK_BIAS_0_VTT_E_WB_BR6_RANGE                 24:24
#define PMC_IMPL_WEAK_BIAS_0_VTT_E_WB_BR6_WOFFSET                       0x0
#define PMC_IMPL_WEAK_BIAS_0_VTT_E_WB_BR6_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_WEAK_BIAS_0_VTT_E_WB_BR6_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_WEAK_BIAS_0_VTT_E_WB_BR6_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_WEAK_BIAS_0_VTT_E_WB_BR6_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define PMC_IMPL_WEAK_BIAS_0_VTT_E_WB_BR7_SHIFT                 _MK_SHIFT_CONST(25)
#define PMC_IMPL_WEAK_BIAS_0_VTT_E_WB_BR7_FIELD                 _MK_FIELD_CONST(0x1, PMC_IMPL_WEAK_BIAS_0_VTT_E_WB_BR7_SHIFT)
#define PMC_IMPL_WEAK_BIAS_0_VTT_E_WB_BR7_RANGE                 25:25
#define PMC_IMPL_WEAK_BIAS_0_VTT_E_WB_BR7_WOFFSET                       0x0
#define PMC_IMPL_WEAK_BIAS_0_VTT_E_WB_BR7_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_WEAK_BIAS_0_VTT_E_WB_BR7_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_WEAK_BIAS_0_VTT_E_WB_BR7_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_WEAK_BIAS_0_VTT_E_WB_BR7_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define PMC_IMPL_WEAK_BIAS_0_VTT_E_WB_BR8_SHIFT                 _MK_SHIFT_CONST(26)
#define PMC_IMPL_WEAK_BIAS_0_VTT_E_WB_BR8_FIELD                 _MK_FIELD_CONST(0x1, PMC_IMPL_WEAK_BIAS_0_VTT_E_WB_BR8_SHIFT)
#define PMC_IMPL_WEAK_BIAS_0_VTT_E_WB_BR8_RANGE                 26:26
#define PMC_IMPL_WEAK_BIAS_0_VTT_E_WB_BR8_WOFFSET                       0x0
#define PMC_IMPL_WEAK_BIAS_0_VTT_E_WB_BR8_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_WEAK_BIAS_0_VTT_E_WB_BR8_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_WEAK_BIAS_0_VTT_E_WB_BR8_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_WEAK_BIAS_0_VTT_E_WB_BR8_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define PMC_IMPL_WEAK_BIAS_0_VTT_E_WB_BR9_SHIFT                 _MK_SHIFT_CONST(27)
#define PMC_IMPL_WEAK_BIAS_0_VTT_E_WB_BR9_FIELD                 _MK_FIELD_CONST(0x1, PMC_IMPL_WEAK_BIAS_0_VTT_E_WB_BR9_SHIFT)
#define PMC_IMPL_WEAK_BIAS_0_VTT_E_WB_BR9_RANGE                 27:27
#define PMC_IMPL_WEAK_BIAS_0_VTT_E_WB_BR9_WOFFSET                       0x0
#define PMC_IMPL_WEAK_BIAS_0_VTT_E_WB_BR9_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_WEAK_BIAS_0_VTT_E_WB_BR9_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_WEAK_BIAS_0_VTT_E_WB_BR9_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_WEAK_BIAS_0_VTT_E_WB_BR9_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define PMC_IMPL_WEAK_BIAS_0_VTT_E_WB_BR10_SHIFT                        _MK_SHIFT_CONST(28)
#define PMC_IMPL_WEAK_BIAS_0_VTT_E_WB_BR10_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_WEAK_BIAS_0_VTT_E_WB_BR10_SHIFT)
#define PMC_IMPL_WEAK_BIAS_0_VTT_E_WB_BR10_RANGE                        28:28
#define PMC_IMPL_WEAK_BIAS_0_VTT_E_WB_BR10_WOFFSET                      0x0
#define PMC_IMPL_WEAK_BIAS_0_VTT_E_WB_BR10_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_WEAK_BIAS_0_VTT_E_WB_BR10_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_WEAK_BIAS_0_VTT_E_WB_BR10_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_WEAK_BIAS_0_VTT_E_WB_BR10_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define PMC_IMPL_WEAK_BIAS_0_VTT_E_WB_BR11_SHIFT                        _MK_SHIFT_CONST(29)
#define PMC_IMPL_WEAK_BIAS_0_VTT_E_WB_BR11_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_WEAK_BIAS_0_VTT_E_WB_BR11_SHIFT)
#define PMC_IMPL_WEAK_BIAS_0_VTT_E_WB_BR11_RANGE                        29:29
#define PMC_IMPL_WEAK_BIAS_0_VTT_E_WB_BR11_WOFFSET                      0x0
#define PMC_IMPL_WEAK_BIAS_0_VTT_E_WB_BR11_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_WEAK_BIAS_0_VTT_E_WB_BR11_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_WEAK_BIAS_0_VTT_E_WB_BR11_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_WEAK_BIAS_0_VTT_E_WB_BR11_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define PMC_IMPL_WEAK_BIAS_0_VTTCDB_E_WB_DDLL_SHIFT                     _MK_SHIFT_CONST(30)
#define PMC_IMPL_WEAK_BIAS_0_VTTCDB_E_WB_DDLL_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_WEAK_BIAS_0_VTTCDB_E_WB_DDLL_SHIFT)
#define PMC_IMPL_WEAK_BIAS_0_VTTCDB_E_WB_DDLL_RANGE                     30:30
#define PMC_IMPL_WEAK_BIAS_0_VTTCDB_E_WB_DDLL_WOFFSET                   0x0
#define PMC_IMPL_WEAK_BIAS_0_VTTCDB_E_WB_DDLL_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_WEAK_BIAS_0_VTTCDB_E_WB_DDLL_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_WEAK_BIAS_0_VTTCDB_E_WB_DDLL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_WEAK_BIAS_0_VTTCDB_E_WB_DDLL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define PMC_IMPL_WEAK_BIAS_0_VTTLP_E_WB_COMP_SHIFT                      _MK_SHIFT_CONST(31)
#define PMC_IMPL_WEAK_BIAS_0_VTTLP_E_WB_COMP_FIELD                      _MK_FIELD_CONST(0x1, PMC_IMPL_WEAK_BIAS_0_VTTLP_E_WB_COMP_SHIFT)
#define PMC_IMPL_WEAK_BIAS_0_VTTLP_E_WB_COMP_RANGE                      31:31
#define PMC_IMPL_WEAK_BIAS_0_VTTLP_E_WB_COMP_WOFFSET                    0x0
#define PMC_IMPL_WEAK_BIAS_0_VTTLP_E_WB_COMP_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_WEAK_BIAS_0_VTTLP_E_WB_COMP_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PMC_IMPL_WEAK_BIAS_0_VTTLP_E_WB_COMP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_WEAK_BIAS_0_VTTLP_E_WB_COMP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register PMC_IMPL_WEAK_BIAS_MEM1_0
#define PMC_IMPL_WEAK_BIAS_MEM1_0                       _MK_ADDR_CONST(0xe4)
#define PMC_IMPL_WEAK_BIAS_MEM1_0_SECURE                        0x0
#define PMC_IMPL_WEAK_BIAS_MEM1_0_SCR                   DDR_CFG_SCR_0
#define PMC_IMPL_WEAK_BIAS_MEM1_0_WORD_COUNT                    0x1
#define PMC_IMPL_WEAK_BIAS_MEM1_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_WEAK_BIAS_MEM1_0_RESET_MASK                    _MK_MASK_CONST(0xfffc0000)
#define PMC_IMPL_WEAK_BIAS_MEM1_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_WEAK_BIAS_MEM1_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_WEAK_BIAS_MEM1_0_READ_MASK                     _MK_MASK_CONST(0xfffc0000)
#define PMC_IMPL_WEAK_BIAS_MEM1_0_WRITE_MASK                    _MK_MASK_CONST(0xfffc0000)
#define PMC_IMPL_WEAK_BIAS_MEM1_0_VTT_E_WB_BR0_SHIFT                    _MK_SHIFT_CONST(18)
#define PMC_IMPL_WEAK_BIAS_MEM1_0_VTT_E_WB_BR0_FIELD                    _MK_FIELD_CONST(0x1, PMC_IMPL_WEAK_BIAS_MEM1_0_VTT_E_WB_BR0_SHIFT)
#define PMC_IMPL_WEAK_BIAS_MEM1_0_VTT_E_WB_BR0_RANGE                    18:18
#define PMC_IMPL_WEAK_BIAS_MEM1_0_VTT_E_WB_BR0_WOFFSET                  0x0
#define PMC_IMPL_WEAK_BIAS_MEM1_0_VTT_E_WB_BR0_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_WEAK_BIAS_MEM1_0_VTT_E_WB_BR0_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_WEAK_BIAS_MEM1_0_VTT_E_WB_BR0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_WEAK_BIAS_MEM1_0_VTT_E_WB_BR0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define PMC_IMPL_WEAK_BIAS_MEM1_0_VTT_E_WB_BR1_SHIFT                    _MK_SHIFT_CONST(19)
#define PMC_IMPL_WEAK_BIAS_MEM1_0_VTT_E_WB_BR1_FIELD                    _MK_FIELD_CONST(0x1, PMC_IMPL_WEAK_BIAS_MEM1_0_VTT_E_WB_BR1_SHIFT)
#define PMC_IMPL_WEAK_BIAS_MEM1_0_VTT_E_WB_BR1_RANGE                    19:19
#define PMC_IMPL_WEAK_BIAS_MEM1_0_VTT_E_WB_BR1_WOFFSET                  0x0
#define PMC_IMPL_WEAK_BIAS_MEM1_0_VTT_E_WB_BR1_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_WEAK_BIAS_MEM1_0_VTT_E_WB_BR1_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_WEAK_BIAS_MEM1_0_VTT_E_WB_BR1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_WEAK_BIAS_MEM1_0_VTT_E_WB_BR1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define PMC_IMPL_WEAK_BIAS_MEM1_0_VTT_E_WB_BR2_SHIFT                    _MK_SHIFT_CONST(20)
#define PMC_IMPL_WEAK_BIAS_MEM1_0_VTT_E_WB_BR2_FIELD                    _MK_FIELD_CONST(0x1, PMC_IMPL_WEAK_BIAS_MEM1_0_VTT_E_WB_BR2_SHIFT)
#define PMC_IMPL_WEAK_BIAS_MEM1_0_VTT_E_WB_BR2_RANGE                    20:20
#define PMC_IMPL_WEAK_BIAS_MEM1_0_VTT_E_WB_BR2_WOFFSET                  0x0
#define PMC_IMPL_WEAK_BIAS_MEM1_0_VTT_E_WB_BR2_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_WEAK_BIAS_MEM1_0_VTT_E_WB_BR2_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_WEAK_BIAS_MEM1_0_VTT_E_WB_BR2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_WEAK_BIAS_MEM1_0_VTT_E_WB_BR2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define PMC_IMPL_WEAK_BIAS_MEM1_0_VTT_E_WB_BR3_SHIFT                    _MK_SHIFT_CONST(21)
#define PMC_IMPL_WEAK_BIAS_MEM1_0_VTT_E_WB_BR3_FIELD                    _MK_FIELD_CONST(0x1, PMC_IMPL_WEAK_BIAS_MEM1_0_VTT_E_WB_BR3_SHIFT)
#define PMC_IMPL_WEAK_BIAS_MEM1_0_VTT_E_WB_BR3_RANGE                    21:21
#define PMC_IMPL_WEAK_BIAS_MEM1_0_VTT_E_WB_BR3_WOFFSET                  0x0
#define PMC_IMPL_WEAK_BIAS_MEM1_0_VTT_E_WB_BR3_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_WEAK_BIAS_MEM1_0_VTT_E_WB_BR3_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_WEAK_BIAS_MEM1_0_VTT_E_WB_BR3_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_WEAK_BIAS_MEM1_0_VTT_E_WB_BR3_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define PMC_IMPL_WEAK_BIAS_MEM1_0_VTT_E_WB_BR4_SHIFT                    _MK_SHIFT_CONST(22)
#define PMC_IMPL_WEAK_BIAS_MEM1_0_VTT_E_WB_BR4_FIELD                    _MK_FIELD_CONST(0x1, PMC_IMPL_WEAK_BIAS_MEM1_0_VTT_E_WB_BR4_SHIFT)
#define PMC_IMPL_WEAK_BIAS_MEM1_0_VTT_E_WB_BR4_RANGE                    22:22
#define PMC_IMPL_WEAK_BIAS_MEM1_0_VTT_E_WB_BR4_WOFFSET                  0x0
#define PMC_IMPL_WEAK_BIAS_MEM1_0_VTT_E_WB_BR4_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_WEAK_BIAS_MEM1_0_VTT_E_WB_BR4_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_WEAK_BIAS_MEM1_0_VTT_E_WB_BR4_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_WEAK_BIAS_MEM1_0_VTT_E_WB_BR4_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define PMC_IMPL_WEAK_BIAS_MEM1_0_VTT_E_WB_BR5_SHIFT                    _MK_SHIFT_CONST(23)
#define PMC_IMPL_WEAK_BIAS_MEM1_0_VTT_E_WB_BR5_FIELD                    _MK_FIELD_CONST(0x1, PMC_IMPL_WEAK_BIAS_MEM1_0_VTT_E_WB_BR5_SHIFT)
#define PMC_IMPL_WEAK_BIAS_MEM1_0_VTT_E_WB_BR5_RANGE                    23:23
#define PMC_IMPL_WEAK_BIAS_MEM1_0_VTT_E_WB_BR5_WOFFSET                  0x0
#define PMC_IMPL_WEAK_BIAS_MEM1_0_VTT_E_WB_BR5_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_WEAK_BIAS_MEM1_0_VTT_E_WB_BR5_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_WEAK_BIAS_MEM1_0_VTT_E_WB_BR5_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_WEAK_BIAS_MEM1_0_VTT_E_WB_BR5_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define PMC_IMPL_WEAK_BIAS_MEM1_0_VTT_E_WB_BR6_SHIFT                    _MK_SHIFT_CONST(24)
#define PMC_IMPL_WEAK_BIAS_MEM1_0_VTT_E_WB_BR6_FIELD                    _MK_FIELD_CONST(0x1, PMC_IMPL_WEAK_BIAS_MEM1_0_VTT_E_WB_BR6_SHIFT)
#define PMC_IMPL_WEAK_BIAS_MEM1_0_VTT_E_WB_BR6_RANGE                    24:24
#define PMC_IMPL_WEAK_BIAS_MEM1_0_VTT_E_WB_BR6_WOFFSET                  0x0
#define PMC_IMPL_WEAK_BIAS_MEM1_0_VTT_E_WB_BR6_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_WEAK_BIAS_MEM1_0_VTT_E_WB_BR6_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_WEAK_BIAS_MEM1_0_VTT_E_WB_BR6_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_WEAK_BIAS_MEM1_0_VTT_E_WB_BR6_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define PMC_IMPL_WEAK_BIAS_MEM1_0_VTT_E_WB_BR7_SHIFT                    _MK_SHIFT_CONST(25)
#define PMC_IMPL_WEAK_BIAS_MEM1_0_VTT_E_WB_BR7_FIELD                    _MK_FIELD_CONST(0x1, PMC_IMPL_WEAK_BIAS_MEM1_0_VTT_E_WB_BR7_SHIFT)
#define PMC_IMPL_WEAK_BIAS_MEM1_0_VTT_E_WB_BR7_RANGE                    25:25
#define PMC_IMPL_WEAK_BIAS_MEM1_0_VTT_E_WB_BR7_WOFFSET                  0x0
#define PMC_IMPL_WEAK_BIAS_MEM1_0_VTT_E_WB_BR7_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_WEAK_BIAS_MEM1_0_VTT_E_WB_BR7_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_WEAK_BIAS_MEM1_0_VTT_E_WB_BR7_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_WEAK_BIAS_MEM1_0_VTT_E_WB_BR7_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define PMC_IMPL_WEAK_BIAS_MEM1_0_VTT_E_WB_BR8_SHIFT                    _MK_SHIFT_CONST(26)
#define PMC_IMPL_WEAK_BIAS_MEM1_0_VTT_E_WB_BR8_FIELD                    _MK_FIELD_CONST(0x1, PMC_IMPL_WEAK_BIAS_MEM1_0_VTT_E_WB_BR8_SHIFT)
#define PMC_IMPL_WEAK_BIAS_MEM1_0_VTT_E_WB_BR8_RANGE                    26:26
#define PMC_IMPL_WEAK_BIAS_MEM1_0_VTT_E_WB_BR8_WOFFSET                  0x0
#define PMC_IMPL_WEAK_BIAS_MEM1_0_VTT_E_WB_BR8_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_WEAK_BIAS_MEM1_0_VTT_E_WB_BR8_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_WEAK_BIAS_MEM1_0_VTT_E_WB_BR8_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_WEAK_BIAS_MEM1_0_VTT_E_WB_BR8_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define PMC_IMPL_WEAK_BIAS_MEM1_0_VTT_E_WB_BR9_SHIFT                    _MK_SHIFT_CONST(27)
#define PMC_IMPL_WEAK_BIAS_MEM1_0_VTT_E_WB_BR9_FIELD                    _MK_FIELD_CONST(0x1, PMC_IMPL_WEAK_BIAS_MEM1_0_VTT_E_WB_BR9_SHIFT)
#define PMC_IMPL_WEAK_BIAS_MEM1_0_VTT_E_WB_BR9_RANGE                    27:27
#define PMC_IMPL_WEAK_BIAS_MEM1_0_VTT_E_WB_BR9_WOFFSET                  0x0
#define PMC_IMPL_WEAK_BIAS_MEM1_0_VTT_E_WB_BR9_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_WEAK_BIAS_MEM1_0_VTT_E_WB_BR9_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_WEAK_BIAS_MEM1_0_VTT_E_WB_BR9_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_WEAK_BIAS_MEM1_0_VTT_E_WB_BR9_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define PMC_IMPL_WEAK_BIAS_MEM1_0_VTT_E_WB_BR10_SHIFT                   _MK_SHIFT_CONST(28)
#define PMC_IMPL_WEAK_BIAS_MEM1_0_VTT_E_WB_BR10_FIELD                   _MK_FIELD_CONST(0x1, PMC_IMPL_WEAK_BIAS_MEM1_0_VTT_E_WB_BR10_SHIFT)
#define PMC_IMPL_WEAK_BIAS_MEM1_0_VTT_E_WB_BR10_RANGE                   28:28
#define PMC_IMPL_WEAK_BIAS_MEM1_0_VTT_E_WB_BR10_WOFFSET                 0x0
#define PMC_IMPL_WEAK_BIAS_MEM1_0_VTT_E_WB_BR10_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_WEAK_BIAS_MEM1_0_VTT_E_WB_BR10_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_WEAK_BIAS_MEM1_0_VTT_E_WB_BR10_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_WEAK_BIAS_MEM1_0_VTT_E_WB_BR10_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define PMC_IMPL_WEAK_BIAS_MEM1_0_VTT_E_WB_BR11_SHIFT                   _MK_SHIFT_CONST(29)
#define PMC_IMPL_WEAK_BIAS_MEM1_0_VTT_E_WB_BR11_FIELD                   _MK_FIELD_CONST(0x1, PMC_IMPL_WEAK_BIAS_MEM1_0_VTT_E_WB_BR11_SHIFT)
#define PMC_IMPL_WEAK_BIAS_MEM1_0_VTT_E_WB_BR11_RANGE                   29:29
#define PMC_IMPL_WEAK_BIAS_MEM1_0_VTT_E_WB_BR11_WOFFSET                 0x0
#define PMC_IMPL_WEAK_BIAS_MEM1_0_VTT_E_WB_BR11_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_WEAK_BIAS_MEM1_0_VTT_E_WB_BR11_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_WEAK_BIAS_MEM1_0_VTT_E_WB_BR11_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_WEAK_BIAS_MEM1_0_VTT_E_WB_BR11_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define PMC_IMPL_WEAK_BIAS_MEM1_0_VTTCDB_E_WB_DDLL_SHIFT                        _MK_SHIFT_CONST(30)
#define PMC_IMPL_WEAK_BIAS_MEM1_0_VTTCDB_E_WB_DDLL_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_WEAK_BIAS_MEM1_0_VTTCDB_E_WB_DDLL_SHIFT)
#define PMC_IMPL_WEAK_BIAS_MEM1_0_VTTCDB_E_WB_DDLL_RANGE                        30:30
#define PMC_IMPL_WEAK_BIAS_MEM1_0_VTTCDB_E_WB_DDLL_WOFFSET                      0x0
#define PMC_IMPL_WEAK_BIAS_MEM1_0_VTTCDB_E_WB_DDLL_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_WEAK_BIAS_MEM1_0_VTTCDB_E_WB_DDLL_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_WEAK_BIAS_MEM1_0_VTTCDB_E_WB_DDLL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_WEAK_BIAS_MEM1_0_VTTCDB_E_WB_DDLL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define PMC_IMPL_WEAK_BIAS_MEM1_0_VTTLP_E_WB_COMP_SHIFT                 _MK_SHIFT_CONST(31)
#define PMC_IMPL_WEAK_BIAS_MEM1_0_VTTLP_E_WB_COMP_FIELD                 _MK_FIELD_CONST(0x1, PMC_IMPL_WEAK_BIAS_MEM1_0_VTTLP_E_WB_COMP_SHIFT)
#define PMC_IMPL_WEAK_BIAS_MEM1_0_VTTLP_E_WB_COMP_RANGE                 31:31
#define PMC_IMPL_WEAK_BIAS_MEM1_0_VTTLP_E_WB_COMP_WOFFSET                       0x0
#define PMC_IMPL_WEAK_BIAS_MEM1_0_VTTLP_E_WB_COMP_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_WEAK_BIAS_MEM1_0_VTTLP_E_WB_COMP_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_WEAK_BIAS_MEM1_0_VTTLP_E_WB_COMP_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_WEAK_BIAS_MEM1_0_VTTLP_E_WB_COMP_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register PMC_IMPL_GPU_RG_CNTRL_0
#define PMC_IMPL_GPU_RG_CNTRL_0                 _MK_ADDR_CONST(0xe8)
#define PMC_IMPL_GPU_RG_CNTRL_0_SECURE                  0x0
#define PMC_IMPL_GPU_RG_CNTRL_0_SCR                     GPU_SCR_0
#define PMC_IMPL_GPU_RG_CNTRL_0_WORD_COUNT                      0x1
#define PMC_IMPL_GPU_RG_CNTRL_0_RESET_VAL                       _MK_MASK_CONST(0x1)
#define PMC_IMPL_GPU_RG_CNTRL_0_RESET_MASK                      _MK_MASK_CONST(0x3)
#define PMC_IMPL_GPU_RG_CNTRL_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_GPU_RG_CNTRL_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define PMC_IMPL_GPU_RG_CNTRL_0_READ_MASK                       _MK_MASK_CONST(0x3)
#define PMC_IMPL_GPU_RG_CNTRL_0_WRITE_MASK                      _MK_MASK_CONST(0x3)
#define PMC_IMPL_GPU_RG_CNTRL_0_RAIL_CLAMP_SHIFT                        _MK_SHIFT_CONST(0)
#define PMC_IMPL_GPU_RG_CNTRL_0_RAIL_CLAMP_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_GPU_RG_CNTRL_0_RAIL_CLAMP_SHIFT)
#define PMC_IMPL_GPU_RG_CNTRL_0_RAIL_CLAMP_RANGE                        0:0
#define PMC_IMPL_GPU_RG_CNTRL_0_RAIL_CLAMP_WOFFSET                      0x0
#define PMC_IMPL_GPU_RG_CNTRL_0_RAIL_CLAMP_DEFAULT                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_GPU_RG_CNTRL_0_RAIL_CLAMP_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_GPU_RG_CNTRL_0_RAIL_CLAMP_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_GPU_RG_CNTRL_0_RAIL_CLAMP_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_GPU_RG_CNTRL_0_RAIL_CLAMP_DISABLE                      _MK_ENUM_CONST(0)
#define PMC_IMPL_GPU_RG_CNTRL_0_RAIL_CLAMP_ENABLE                       _MK_ENUM_CONST(1)

#define PMC_IMPL_GPU_RG_CNTRL_0_PWRGOOD_SHIFT                   _MK_SHIFT_CONST(1)
#define PMC_IMPL_GPU_RG_CNTRL_0_PWRGOOD_FIELD                   _MK_FIELD_CONST(0x1, PMC_IMPL_GPU_RG_CNTRL_0_PWRGOOD_SHIFT)
#define PMC_IMPL_GPU_RG_CNTRL_0_PWRGOOD_RANGE                   1:1
#define PMC_IMPL_GPU_RG_CNTRL_0_PWRGOOD_WOFFSET                 0x0
#define PMC_IMPL_GPU_RG_CNTRL_0_PWRGOOD_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_GPU_RG_CNTRL_0_PWRGOOD_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_GPU_RG_CNTRL_0_PWRGOOD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_GPU_RG_CNTRL_0_PWRGOOD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_GPU_RG_CNTRL_0_PWRGOOD_DISABLE                 _MK_ENUM_CONST(0)
#define PMC_IMPL_GPU_RG_CNTRL_0_PWRGOOD_ENABLE                  _MK_ENUM_CONST(1)


// Register PMC_IMPL_GPU_SRAM_STATUS_0
#define PMC_IMPL_GPU_SRAM_STATUS_0                      _MK_ADDR_CONST(0xec)
#define PMC_IMPL_GPU_SRAM_STATUS_0_SECURE                       0x0
#define PMC_IMPL_GPU_SRAM_STATUS_0_SCR                  GPU_SCR_0
#define PMC_IMPL_GPU_SRAM_STATUS_0_WORD_COUNT                   0x1
#define PMC_IMPL_GPU_SRAM_STATUS_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_GPU_SRAM_STATUS_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_GPU_SRAM_STATUS_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_GPU_SRAM_STATUS_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_GPU_SRAM_STATUS_0_READ_MASK                    _MK_MASK_CONST(0x3)
#define PMC_IMPL_GPU_SRAM_STATUS_0_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_GPU_SRAM_STATUS_0_RG_SD_ENTRY_DONE_SHIFT                       _MK_SHIFT_CONST(0)
#define PMC_IMPL_GPU_SRAM_STATUS_0_RG_SD_ENTRY_DONE_FIELD                       _MK_FIELD_CONST(0x1, PMC_IMPL_GPU_SRAM_STATUS_0_RG_SD_ENTRY_DONE_SHIFT)
#define PMC_IMPL_GPU_SRAM_STATUS_0_RG_SD_ENTRY_DONE_RANGE                       0:0
#define PMC_IMPL_GPU_SRAM_STATUS_0_RG_SD_ENTRY_DONE_WOFFSET                     0x0
#define PMC_IMPL_GPU_SRAM_STATUS_0_RG_SD_ENTRY_DONE_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_GPU_SRAM_STATUS_0_RG_SD_ENTRY_DONE_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_GPU_SRAM_STATUS_0_RG_SD_ENTRY_DONE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_GPU_SRAM_STATUS_0_RG_SD_ENTRY_DONE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define PMC_IMPL_GPU_SRAM_STATUS_0_RG_SD_EXIT_DONE_SHIFT                        _MK_SHIFT_CONST(1)
#define PMC_IMPL_GPU_SRAM_STATUS_0_RG_SD_EXIT_DONE_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_GPU_SRAM_STATUS_0_RG_SD_EXIT_DONE_SHIFT)
#define PMC_IMPL_GPU_SRAM_STATUS_0_RG_SD_EXIT_DONE_RANGE                        1:1
#define PMC_IMPL_GPU_SRAM_STATUS_0_RG_SD_EXIT_DONE_WOFFSET                      0x0
#define PMC_IMPL_GPU_SRAM_STATUS_0_RG_SD_EXIT_DONE_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_GPU_SRAM_STATUS_0_RG_SD_EXIT_DONE_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_GPU_SRAM_STATUS_0_RG_SD_EXIT_DONE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_GPU_SRAM_STATUS_0_RG_SD_EXIT_DONE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register PMC_IMPL_SRAM_RAIL_CLAMP_0
#define PMC_IMPL_SRAM_RAIL_CLAMP_0                      _MK_ADDR_CONST(0xf0)
#define PMC_IMPL_SRAM_RAIL_CLAMP_0_SECURE                       0x0
#define PMC_IMPL_SRAM_RAIL_CLAMP_0_SCR                  PG_COM_SCR_0
#define PMC_IMPL_SRAM_RAIL_CLAMP_0_WORD_COUNT                   0x1
#define PMC_IMPL_SRAM_RAIL_CLAMP_0_RESET_VAL                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_SRAM_RAIL_CLAMP_0_RESET_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_SRAM_RAIL_CLAMP_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_SRAM_RAIL_CLAMP_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_SRAM_RAIL_CLAMP_0_READ_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_SRAM_RAIL_CLAMP_0_WRITE_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_SRAM_RAIL_CLAMP_0_SRAM_RAIL_CLAMP_SHIFT                        _MK_SHIFT_CONST(0)
#define PMC_IMPL_SRAM_RAIL_CLAMP_0_SRAM_RAIL_CLAMP_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_SRAM_RAIL_CLAMP_0_SRAM_RAIL_CLAMP_SHIFT)
#define PMC_IMPL_SRAM_RAIL_CLAMP_0_SRAM_RAIL_CLAMP_RANGE                        0:0
#define PMC_IMPL_SRAM_RAIL_CLAMP_0_SRAM_RAIL_CLAMP_WOFFSET                      0x0
#define PMC_IMPL_SRAM_RAIL_CLAMP_0_SRAM_RAIL_CLAMP_DEFAULT                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_SRAM_RAIL_CLAMP_0_SRAM_RAIL_CLAMP_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_SRAM_RAIL_CLAMP_0_SRAM_RAIL_CLAMP_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_SRAM_RAIL_CLAMP_0_SRAM_RAIL_CLAMP_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_SRAM_RAIL_CLAMP_0_SRAM_RAIL_CLAMP_DISABLE                      _MK_ENUM_CONST(0)
#define PMC_IMPL_SRAM_RAIL_CLAMP_0_SRAM_RAIL_CLAMP_ENABLE                       _MK_ENUM_CONST(1)


// Register PMC_IMPL_UFSHC_PWR_CNTRL_0
#define PMC_IMPL_UFSHC_PWR_CNTRL_0                      _MK_ADDR_CONST(0xf4)
#define PMC_IMPL_UFSHC_PWR_CNTRL_0_SECURE                       0x0
#define PMC_IMPL_UFSHC_PWR_CNTRL_0_SCR                  CNTRL_SCR_0
#define PMC_IMPL_UFSHC_PWR_CNTRL_0_WORD_COUNT                   0x1
#define PMC_IMPL_UFSHC_PWR_CNTRL_0_RESET_VAL                    _MK_MASK_CONST(0x3)
#define PMC_IMPL_UFSHC_PWR_CNTRL_0_RESET_MASK                   _MK_MASK_CONST(0x3)
#define PMC_IMPL_UFSHC_PWR_CNTRL_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_UFSHC_PWR_CNTRL_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_UFSHC_PWR_CNTRL_0_READ_MASK                    _MK_MASK_CONST(0x3)
#define PMC_IMPL_UFSHC_PWR_CNTRL_0_WRITE_MASK                   _MK_MASK_CONST(0x3)
#define PMC_IMPL_UFSHC_PWR_CNTRL_0_LP_ISOL_EN_SHIFT                     _MK_SHIFT_CONST(0)
#define PMC_IMPL_UFSHC_PWR_CNTRL_0_LP_ISOL_EN_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_UFSHC_PWR_CNTRL_0_LP_ISOL_EN_SHIFT)
#define PMC_IMPL_UFSHC_PWR_CNTRL_0_LP_ISOL_EN_RANGE                     0:0
#define PMC_IMPL_UFSHC_PWR_CNTRL_0_LP_ISOL_EN_WOFFSET                   0x0
#define PMC_IMPL_UFSHC_PWR_CNTRL_0_LP_ISOL_EN_DEFAULT                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_UFSHC_PWR_CNTRL_0_LP_ISOL_EN_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_UFSHC_PWR_CNTRL_0_LP_ISOL_EN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_UFSHC_PWR_CNTRL_0_LP_ISOL_EN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_UFSHC_PWR_CNTRL_0_LP_ISOL_EN_INIT_ENUM                 ENABLE
#define PMC_IMPL_UFSHC_PWR_CNTRL_0_LP_ISOL_EN_DISABLE                   _MK_ENUM_CONST(0)
#define PMC_IMPL_UFSHC_PWR_CNTRL_0_LP_ISOL_EN_ENABLE                    _MK_ENUM_CONST(1)

#define PMC_IMPL_UFSHC_PWR_CNTRL_0_LP_PWR_READY_SHIFT                   _MK_SHIFT_CONST(1)
#define PMC_IMPL_UFSHC_PWR_CNTRL_0_LP_PWR_READY_FIELD                   _MK_FIELD_CONST(0x1, PMC_IMPL_UFSHC_PWR_CNTRL_0_LP_PWR_READY_SHIFT)
#define PMC_IMPL_UFSHC_PWR_CNTRL_0_LP_PWR_READY_RANGE                   1:1
#define PMC_IMPL_UFSHC_PWR_CNTRL_0_LP_PWR_READY_WOFFSET                 0x0
#define PMC_IMPL_UFSHC_PWR_CNTRL_0_LP_PWR_READY_DEFAULT                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_UFSHC_PWR_CNTRL_0_LP_PWR_READY_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_UFSHC_PWR_CNTRL_0_LP_PWR_READY_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_UFSHC_PWR_CNTRL_0_LP_PWR_READY_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_UFSHC_PWR_CNTRL_0_LP_PWR_READY_INIT_ENUM                       ENABLE
#define PMC_IMPL_UFSHC_PWR_CNTRL_0_LP_PWR_READY_DISABLE                 _MK_ENUM_CONST(0)
#define PMC_IMPL_UFSHC_PWR_CNTRL_0_LP_PWR_READY_ENABLE                  _MK_ENUM_CONST(1)


// Register PMC_IMPL_CNTRL2_0
#define PMC_IMPL_CNTRL2_0                       _MK_ADDR_CONST(0xf8)
#define PMC_IMPL_CNTRL2_0_SECURE                        0x0
#define PMC_IMPL_CNTRL2_0_SCR                   CNTRL_SCR_0
#define PMC_IMPL_CNTRL2_0_WORD_COUNT                    0x1
#define PMC_IMPL_CNTRL2_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_CNTRL2_0_RESET_MASK                    _MK_MASK_CONST(0x1c00)
#define PMC_IMPL_CNTRL2_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_CNTRL2_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_CNTRL2_0_READ_MASK                     _MK_MASK_CONST(0x1dfe)
#define PMC_IMPL_CNTRL2_0_WRITE_MASK                    _MK_MASK_CONST(0x1dfe)
#define PMC_IMPL_CNTRL2_0_HOLD_CKE_LOW_EN_SHIFT                 _MK_SHIFT_CONST(12)
#define PMC_IMPL_CNTRL2_0_HOLD_CKE_LOW_EN_FIELD                 _MK_FIELD_CONST(0x1, PMC_IMPL_CNTRL2_0_HOLD_CKE_LOW_EN_SHIFT)
#define PMC_IMPL_CNTRL2_0_HOLD_CKE_LOW_EN_RANGE                 12:12
#define PMC_IMPL_CNTRL2_0_HOLD_CKE_LOW_EN_WOFFSET                       0x0
#define PMC_IMPL_CNTRL2_0_HOLD_CKE_LOW_EN_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_CNTRL2_0_HOLD_CKE_LOW_EN_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_CNTRL2_0_HOLD_CKE_LOW_EN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_CNTRL2_0_HOLD_CKE_LOW_EN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_CNTRL2_0_HOLD_CKE_LOW_EN_DISABLE                       _MK_ENUM_CONST(0)
#define PMC_IMPL_CNTRL2_0_HOLD_CKE_LOW_EN_ENABLE                        _MK_ENUM_CONST(1)

#define PMC_IMPL_CNTRL2_0_SYSCLK_DATA_SHIFT                     _MK_SHIFT_CONST(11)
#define PMC_IMPL_CNTRL2_0_SYSCLK_DATA_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_CNTRL2_0_SYSCLK_DATA_SHIFT)
#define PMC_IMPL_CNTRL2_0_SYSCLK_DATA_RANGE                     11:11
#define PMC_IMPL_CNTRL2_0_SYSCLK_DATA_WOFFSET                   0x0
#define PMC_IMPL_CNTRL2_0_SYSCLK_DATA_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_CNTRL2_0_SYSCLK_DATA_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_CNTRL2_0_SYSCLK_DATA_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_CNTRL2_0_SYSCLK_DATA_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define PMC_IMPL_CNTRL2_0_SYSCLK_ORRIDE_SHIFT                   _MK_SHIFT_CONST(10)
#define PMC_IMPL_CNTRL2_0_SYSCLK_ORRIDE_FIELD                   _MK_FIELD_CONST(0x1, PMC_IMPL_CNTRL2_0_SYSCLK_ORRIDE_SHIFT)
#define PMC_IMPL_CNTRL2_0_SYSCLK_ORRIDE_RANGE                   10:10
#define PMC_IMPL_CNTRL2_0_SYSCLK_ORRIDE_WOFFSET                 0x0
#define PMC_IMPL_CNTRL2_0_SYSCLK_ORRIDE_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_CNTRL2_0_SYSCLK_ORRIDE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_CNTRL2_0_SYSCLK_ORRIDE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_CNTRL2_0_SYSCLK_ORRIDE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_CNTRL2_0_SYSCLK_ORRIDE_DISABLE                 _MK_ENUM_CONST(0)
#define PMC_IMPL_CNTRL2_0_SYSCLK_ORRIDE_ENABLE                  _MK_ENUM_CONST(1)

#define PMC_IMPL_CNTRL2_0_RESERVED_SHIFT                        _MK_SHIFT_CONST(1)
#define PMC_IMPL_CNTRL2_0_RESERVED_FIELD                        _MK_FIELD_CONST(0xff, PMC_IMPL_CNTRL2_0_RESERVED_SHIFT)
#define PMC_IMPL_CNTRL2_0_RESERVED_RANGE                        8:1
#define PMC_IMPL_CNTRL2_0_RESERVED_WOFFSET                      0x0
#define PMC_IMPL_CNTRL2_0_RESERVED_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_CNTRL2_0_RESERVED_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_CNTRL2_0_RESERVED_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_CNTRL2_0_RESERVED_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register PMC_IMPL_EVENT_COUNTER_0
#define PMC_IMPL_EVENT_COUNTER_0                        _MK_ADDR_CONST(0xfc)
#define PMC_IMPL_EVENT_COUNTER_0_SECURE                         0x0
#define PMC_IMPL_EVENT_COUNTER_0_SCR                    EVENT_COUNTER_SCR_0
#define PMC_IMPL_EVENT_COUNTER_0_WORD_COUNT                     0x1
#define PMC_IMPL_EVENT_COUNTER_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_EVENT_COUNTER_0_RESET_MASK                     _MK_MASK_CONST(0x1fffff)
#define PMC_IMPL_EVENT_COUNTER_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define PMC_IMPL_EVENT_COUNTER_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_EVENT_COUNTER_0_READ_MASK                      _MK_MASK_CONST(0x1fffff)
#define PMC_IMPL_EVENT_COUNTER_0_WRITE_MASK                     _MK_MASK_CONST(0x1fffff)
#define PMC_IMPL_EVENT_COUNTER_0_COUNT_SHIFT                    _MK_SHIFT_CONST(0)
#define PMC_IMPL_EVENT_COUNTER_0_COUNT_FIELD                    _MK_FIELD_CONST(0xffff, PMC_IMPL_EVENT_COUNTER_0_COUNT_SHIFT)
#define PMC_IMPL_EVENT_COUNTER_0_COUNT_RANGE                    15:0
#define PMC_IMPL_EVENT_COUNTER_0_COUNT_WOFFSET                  0x0
#define PMC_IMPL_EVENT_COUNTER_0_COUNT_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_EVENT_COUNTER_0_COUNT_DEFAULT_MASK                     _MK_MASK_CONST(0xffff)
#define PMC_IMPL_EVENT_COUNTER_0_COUNT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_EVENT_COUNTER_0_COUNT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define PMC_IMPL_EVENT_COUNTER_0_SEL_SHIFT                      _MK_SHIFT_CONST(16)
#define PMC_IMPL_EVENT_COUNTER_0_SEL_FIELD                      _MK_FIELD_CONST(0xf, PMC_IMPL_EVENT_COUNTER_0_SEL_SHIFT)
#define PMC_IMPL_EVENT_COUNTER_0_SEL_RANGE                      19:16
#define PMC_IMPL_EVENT_COUNTER_0_SEL_WOFFSET                    0x0
#define PMC_IMPL_EVENT_COUNTER_0_SEL_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_EVENT_COUNTER_0_SEL_DEFAULT_MASK                       _MK_MASK_CONST(0xf)
#define PMC_IMPL_EVENT_COUNTER_0_SEL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_EVENT_COUNTER_0_SEL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_EVENT_COUNTER_0_SEL_OFF                        _MK_ENUM_CONST(0)
#define PMC_IMPL_EVENT_COUNTER_0_SEL_ON                 _MK_ENUM_CONST(1)

#define PMC_IMPL_EVENT_COUNTER_0_EN_SHIFT                       _MK_SHIFT_CONST(20)
#define PMC_IMPL_EVENT_COUNTER_0_EN_FIELD                       _MK_FIELD_CONST(0x1, PMC_IMPL_EVENT_COUNTER_0_EN_SHIFT)
#define PMC_IMPL_EVENT_COUNTER_0_EN_RANGE                       20:20
#define PMC_IMPL_EVENT_COUNTER_0_EN_WOFFSET                     0x0
#define PMC_IMPL_EVENT_COUNTER_0_EN_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_EVENT_COUNTER_0_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_EVENT_COUNTER_0_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_EVENT_COUNTER_0_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_EVENT_COUNTER_0_EN_OFF                 _MK_ENUM_CONST(0)
#define PMC_IMPL_EVENT_COUNTER_0_EN_ON                  _MK_ENUM_CONST(1)


// Register PMC_IMPL_FUSE_CONTROL_0
#define PMC_IMPL_FUSE_CONTROL_0                 _MK_ADDR_CONST(0x100)
#define PMC_IMPL_FUSE_CONTROL_0_SECURE                  0x0
#define PMC_IMPL_FUSE_CONTROL_0_SCR                     CNTRL_SCR_0
#define PMC_IMPL_FUSE_CONTROL_0_WORD_COUNT                      0x1
#define PMC_IMPL_FUSE_CONTROL_0_RESET_VAL                       _MK_MASK_CONST(0x20200)
#define PMC_IMPL_FUSE_CONTROL_0_RESET_MASK                      _MK_MASK_CONST(0x70703)
#define PMC_IMPL_FUSE_CONTROL_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_FUSE_CONTROL_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define PMC_IMPL_FUSE_CONTROL_0_READ_MASK                       _MK_MASK_CONST(0x70703)
#define PMC_IMPL_FUSE_CONTROL_0_WRITE_MASK                      _MK_MASK_CONST(0x30303)
#define PMC_IMPL_FUSE_CONTROL_0_ENABLE_REDIRECTION_SHIFT                        _MK_SHIFT_CONST(0)
#define PMC_IMPL_FUSE_CONTROL_0_ENABLE_REDIRECTION_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_FUSE_CONTROL_0_ENABLE_REDIRECTION_SHIFT)
#define PMC_IMPL_FUSE_CONTROL_0_ENABLE_REDIRECTION_RANGE                        0:0
#define PMC_IMPL_FUSE_CONTROL_0_ENABLE_REDIRECTION_WOFFSET                      0x0
#define PMC_IMPL_FUSE_CONTROL_0_ENABLE_REDIRECTION_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_FUSE_CONTROL_0_ENABLE_REDIRECTION_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_FUSE_CONTROL_0_ENABLE_REDIRECTION_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_FUSE_CONTROL_0_ENABLE_REDIRECTION_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_FUSE_CONTROL_0_ENABLE_REDIRECTION_OFF                  _MK_ENUM_CONST(0)
#define PMC_IMPL_FUSE_CONTROL_0_ENABLE_REDIRECTION_ON                   _MK_ENUM_CONST(1)

#define PMC_IMPL_FUSE_CONTROL_0_DISABLE_REDIRECTION_SHIFT                       _MK_SHIFT_CONST(1)
#define PMC_IMPL_FUSE_CONTROL_0_DISABLE_REDIRECTION_FIELD                       _MK_FIELD_CONST(0x1, PMC_IMPL_FUSE_CONTROL_0_DISABLE_REDIRECTION_SHIFT)
#define PMC_IMPL_FUSE_CONTROL_0_DISABLE_REDIRECTION_RANGE                       1:1
#define PMC_IMPL_FUSE_CONTROL_0_DISABLE_REDIRECTION_WOFFSET                     0x0
#define PMC_IMPL_FUSE_CONTROL_0_DISABLE_REDIRECTION_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_FUSE_CONTROL_0_DISABLE_REDIRECTION_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_FUSE_CONTROL_0_DISABLE_REDIRECTION_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_FUSE_CONTROL_0_DISABLE_REDIRECTION_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_FUSE_CONTROL_0_DISABLE_REDIRECTION_OFF                 _MK_ENUM_CONST(0)
#define PMC_IMPL_FUSE_CONTROL_0_DISABLE_REDIRECTION_ON                  _MK_ENUM_CONST(1)

#define PMC_IMPL_FUSE_CONTROL_0_PS18_LATCH_SET_SHIFT                    _MK_SHIFT_CONST(8)
#define PMC_IMPL_FUSE_CONTROL_0_PS18_LATCH_SET_FIELD                    _MK_FIELD_CONST(0x1, PMC_IMPL_FUSE_CONTROL_0_PS18_LATCH_SET_SHIFT)
#define PMC_IMPL_FUSE_CONTROL_0_PS18_LATCH_SET_RANGE                    8:8
#define PMC_IMPL_FUSE_CONTROL_0_PS18_LATCH_SET_WOFFSET                  0x0
#define PMC_IMPL_FUSE_CONTROL_0_PS18_LATCH_SET_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_FUSE_CONTROL_0_PS18_LATCH_SET_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_FUSE_CONTROL_0_PS18_LATCH_SET_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_FUSE_CONTROL_0_PS18_LATCH_SET_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define PMC_IMPL_FUSE_CONTROL_0_PS18_LATCH_CLEAR_SHIFT                  _MK_SHIFT_CONST(9)
#define PMC_IMPL_FUSE_CONTROL_0_PS18_LATCH_CLEAR_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_FUSE_CONTROL_0_PS18_LATCH_CLEAR_SHIFT)
#define PMC_IMPL_FUSE_CONTROL_0_PS18_LATCH_CLEAR_RANGE                  9:9
#define PMC_IMPL_FUSE_CONTROL_0_PS18_LATCH_CLEAR_WOFFSET                        0x0
#define PMC_IMPL_FUSE_CONTROL_0_PS18_LATCH_CLEAR_DEFAULT                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_FUSE_CONTROL_0_PS18_LATCH_CLEAR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_FUSE_CONTROL_0_PS18_LATCH_CLEAR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_FUSE_CONTROL_0_PS18_LATCH_CLEAR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define PMC_IMPL_FUSE_CONTROL_0_PS18_STATE_SHIFT                        _MK_SHIFT_CONST(10)
#define PMC_IMPL_FUSE_CONTROL_0_PS18_STATE_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_FUSE_CONTROL_0_PS18_STATE_SHIFT)
#define PMC_IMPL_FUSE_CONTROL_0_PS18_STATE_RANGE                        10:10
#define PMC_IMPL_FUSE_CONTROL_0_PS18_STATE_WOFFSET                      0x0
#define PMC_IMPL_FUSE_CONTROL_0_PS18_STATE_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_FUSE_CONTROL_0_PS18_STATE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_FUSE_CONTROL_0_PS18_STATE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_FUSE_CONTROL_0_PS18_STATE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define PMC_IMPL_FUSE_CONTROL_0_KPS18_LATCH_SET_SHIFT                   _MK_SHIFT_CONST(16)
#define PMC_IMPL_FUSE_CONTROL_0_KPS18_LATCH_SET_FIELD                   _MK_FIELD_CONST(0x1, PMC_IMPL_FUSE_CONTROL_0_KPS18_LATCH_SET_SHIFT)
#define PMC_IMPL_FUSE_CONTROL_0_KPS18_LATCH_SET_RANGE                   16:16
#define PMC_IMPL_FUSE_CONTROL_0_KPS18_LATCH_SET_WOFFSET                 0x0
#define PMC_IMPL_FUSE_CONTROL_0_KPS18_LATCH_SET_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_FUSE_CONTROL_0_KPS18_LATCH_SET_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_FUSE_CONTROL_0_KPS18_LATCH_SET_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_FUSE_CONTROL_0_KPS18_LATCH_SET_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define PMC_IMPL_FUSE_CONTROL_0_KPS18_LATCH_CLEAR_SHIFT                 _MK_SHIFT_CONST(17)
#define PMC_IMPL_FUSE_CONTROL_0_KPS18_LATCH_CLEAR_FIELD                 _MK_FIELD_CONST(0x1, PMC_IMPL_FUSE_CONTROL_0_KPS18_LATCH_CLEAR_SHIFT)
#define PMC_IMPL_FUSE_CONTROL_0_KPS18_LATCH_CLEAR_RANGE                 17:17
#define PMC_IMPL_FUSE_CONTROL_0_KPS18_LATCH_CLEAR_WOFFSET                       0x0
#define PMC_IMPL_FUSE_CONTROL_0_KPS18_LATCH_CLEAR_DEFAULT                       _MK_MASK_CONST(0x1)
#define PMC_IMPL_FUSE_CONTROL_0_KPS18_LATCH_CLEAR_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_FUSE_CONTROL_0_KPS18_LATCH_CLEAR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_FUSE_CONTROL_0_KPS18_LATCH_CLEAR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define PMC_IMPL_FUSE_CONTROL_0_KPS18_LATCH_STATUS_SHIFT                        _MK_SHIFT_CONST(18)
#define PMC_IMPL_FUSE_CONTROL_0_KPS18_LATCH_STATUS_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_FUSE_CONTROL_0_KPS18_LATCH_STATUS_SHIFT)
#define PMC_IMPL_FUSE_CONTROL_0_KPS18_LATCH_STATUS_RANGE                        18:18
#define PMC_IMPL_FUSE_CONTROL_0_KPS18_LATCH_STATUS_WOFFSET                      0x0
#define PMC_IMPL_FUSE_CONTROL_0_KPS18_LATCH_STATUS_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_FUSE_CONTROL_0_KPS18_LATCH_STATUS_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_FUSE_CONTROL_0_KPS18_LATCH_STATUS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_FUSE_CONTROL_0_KPS18_LATCH_STATUS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register PMC_IMPL_DIRECT_THERMTRIP_CFG_0
#define PMC_IMPL_DIRECT_THERMTRIP_CFG_0                 _MK_ADDR_CONST(0x104)
#define PMC_IMPL_DIRECT_THERMTRIP_CFG_0_SECURE                  0x0
#define PMC_IMPL_DIRECT_THERMTRIP_CFG_0_SCR                     DIRECT_THERMTRIP_CFG_SCR_0
#define PMC_IMPL_DIRECT_THERMTRIP_CFG_0_WORD_COUNT                      0x1
#define PMC_IMPL_DIRECT_THERMTRIP_CFG_0_RESET_VAL                       _MK_MASK_CONST(0x10)
#define PMC_IMPL_DIRECT_THERMTRIP_CFG_0_RESET_MASK                      _MK_MASK_CONST(0x3f)
#define PMC_IMPL_DIRECT_THERMTRIP_CFG_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_DIRECT_THERMTRIP_CFG_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define PMC_IMPL_DIRECT_THERMTRIP_CFG_0_READ_MASK                       _MK_MASK_CONST(0x3f)
#define PMC_IMPL_DIRECT_THERMTRIP_CFG_0_WRITE_MASK                      _MK_MASK_CONST(0x3f)
#define PMC_IMPL_DIRECT_THERMTRIP_CFG_0_THERMTRIP_LOCK_SHIFT                    _MK_SHIFT_CONST(5)
#define PMC_IMPL_DIRECT_THERMTRIP_CFG_0_THERMTRIP_LOCK_FIELD                    _MK_FIELD_CONST(0x1, PMC_IMPL_DIRECT_THERMTRIP_CFG_0_THERMTRIP_LOCK_SHIFT)
#define PMC_IMPL_DIRECT_THERMTRIP_CFG_0_THERMTRIP_LOCK_RANGE                    5:5
#define PMC_IMPL_DIRECT_THERMTRIP_CFG_0_THERMTRIP_LOCK_WOFFSET                  0x0
#define PMC_IMPL_DIRECT_THERMTRIP_CFG_0_THERMTRIP_LOCK_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_DIRECT_THERMTRIP_CFG_0_THERMTRIP_LOCK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_DIRECT_THERMTRIP_CFG_0_THERMTRIP_LOCK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_DIRECT_THERMTRIP_CFG_0_THERMTRIP_LOCK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_DIRECT_THERMTRIP_CFG_0_THERMTRIP_LOCK_DISABLE                  _MK_ENUM_CONST(0)
#define PMC_IMPL_DIRECT_THERMTRIP_CFG_0_THERMTRIP_LOCK_ENABLE                   _MK_ENUM_CONST(1)

#define PMC_IMPL_DIRECT_THERMTRIP_CFG_0_THERMTRIP_EN_SHIFT                      _MK_SHIFT_CONST(4)
#define PMC_IMPL_DIRECT_THERMTRIP_CFG_0_THERMTRIP_EN_FIELD                      _MK_FIELD_CONST(0x1, PMC_IMPL_DIRECT_THERMTRIP_CFG_0_THERMTRIP_EN_SHIFT)
#define PMC_IMPL_DIRECT_THERMTRIP_CFG_0_THERMTRIP_EN_RANGE                      4:4
#define PMC_IMPL_DIRECT_THERMTRIP_CFG_0_THERMTRIP_EN_WOFFSET                    0x0
#define PMC_IMPL_DIRECT_THERMTRIP_CFG_0_THERMTRIP_EN_DEFAULT                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_DIRECT_THERMTRIP_CFG_0_THERMTRIP_EN_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PMC_IMPL_DIRECT_THERMTRIP_CFG_0_THERMTRIP_EN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_DIRECT_THERMTRIP_CFG_0_THERMTRIP_EN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_DIRECT_THERMTRIP_CFG_0_THERMTRIP_EN_DISABLE                    _MK_ENUM_CONST(0)
#define PMC_IMPL_DIRECT_THERMTRIP_CFG_0_THERMTRIP_EN_ENABLE                     _MK_ENUM_CONST(1)

#define PMC_IMPL_DIRECT_THERMTRIP_CFG_0_SHDN_ASSERT_PULSE_WIDTH_SHIFT                   _MK_SHIFT_CONST(0)
#define PMC_IMPL_DIRECT_THERMTRIP_CFG_0_SHDN_ASSERT_PULSE_WIDTH_FIELD                   _MK_FIELD_CONST(0xf, PMC_IMPL_DIRECT_THERMTRIP_CFG_0_SHDN_ASSERT_PULSE_WIDTH_SHIFT)
#define PMC_IMPL_DIRECT_THERMTRIP_CFG_0_SHDN_ASSERT_PULSE_WIDTH_RANGE                   3:0
#define PMC_IMPL_DIRECT_THERMTRIP_CFG_0_SHDN_ASSERT_PULSE_WIDTH_WOFFSET                 0x0
#define PMC_IMPL_DIRECT_THERMTRIP_CFG_0_SHDN_ASSERT_PULSE_WIDTH_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_DIRECT_THERMTRIP_CFG_0_SHDN_ASSERT_PULSE_WIDTH_DEFAULT_MASK                    _MK_MASK_CONST(0xf)
#define PMC_IMPL_DIRECT_THERMTRIP_CFG_0_SHDN_ASSERT_PULSE_WIDTH_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_DIRECT_THERMTRIP_CFG_0_SHDN_ASSERT_PULSE_WIDTH_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register PMC_IMPL_DEBUG_AUTHENTICATION_0
#define PMC_IMPL_DEBUG_AUTHENTICATION_0                 _MK_ADDR_CONST(0x108)
#define PMC_IMPL_DEBUG_AUTHENTICATION_0_SECURE                  0x0
#define PMC_IMPL_DEBUG_AUTHENTICATION_0_SCR                     0
#define PMC_IMPL_DEBUG_AUTHENTICATION_0_WORD_COUNT                      0x1
#define PMC_IMPL_DEBUG_AUTHENTICATION_0_RESET_VAL                       _MK_MASK_CONST(0x73f)
#define PMC_IMPL_DEBUG_AUTHENTICATION_0_RESET_MASK                      _MK_MASK_CONST(0x7ff)
#define PMC_IMPL_DEBUG_AUTHENTICATION_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_DEBUG_AUTHENTICATION_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define PMC_IMPL_DEBUG_AUTHENTICATION_0_READ_MASK                       _MK_MASK_CONST(0x7ff)
#define PMC_IMPL_DEBUG_AUTHENTICATION_0_WRITE_MASK                      _MK_MASK_CONST(0x7ff)
#define PMC_IMPL_DEBUG_AUTHENTICATION_0_SCE_SECURE_DEBUG_SHIFT                  _MK_SHIFT_CONST(10)
#define PMC_IMPL_DEBUG_AUTHENTICATION_0_SCE_SECURE_DEBUG_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_DEBUG_AUTHENTICATION_0_SCE_SECURE_DEBUG_SHIFT)
#define PMC_IMPL_DEBUG_AUTHENTICATION_0_SCE_SECURE_DEBUG_RANGE                  10:10
#define PMC_IMPL_DEBUG_AUTHENTICATION_0_SCE_SECURE_DEBUG_WOFFSET                        0x0
#define PMC_IMPL_DEBUG_AUTHENTICATION_0_SCE_SECURE_DEBUG_DEFAULT                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_DEBUG_AUTHENTICATION_0_SCE_SECURE_DEBUG_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_DEBUG_AUTHENTICATION_0_SCE_SECURE_DEBUG_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_DEBUG_AUTHENTICATION_0_SCE_SECURE_DEBUG_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_DEBUG_AUTHENTICATION_0_SCE_SECURE_DEBUG_INIT_ENUM                      ON
#define PMC_IMPL_DEBUG_AUTHENTICATION_0_SCE_SECURE_DEBUG_OFF                    _MK_ENUM_CONST(0)
#define PMC_IMPL_DEBUG_AUTHENTICATION_0_SCE_SECURE_DEBUG_ON                     _MK_ENUM_CONST(1)

#define PMC_IMPL_DEBUG_AUTHENTICATION_0_SPE_SECURE_DEBUG_SHIFT                  _MK_SHIFT_CONST(9)
#define PMC_IMPL_DEBUG_AUTHENTICATION_0_SPE_SECURE_DEBUG_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_DEBUG_AUTHENTICATION_0_SPE_SECURE_DEBUG_SHIFT)
#define PMC_IMPL_DEBUG_AUTHENTICATION_0_SPE_SECURE_DEBUG_RANGE                  9:9
#define PMC_IMPL_DEBUG_AUTHENTICATION_0_SPE_SECURE_DEBUG_WOFFSET                        0x0
#define PMC_IMPL_DEBUG_AUTHENTICATION_0_SPE_SECURE_DEBUG_DEFAULT                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_DEBUG_AUTHENTICATION_0_SPE_SECURE_DEBUG_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_DEBUG_AUTHENTICATION_0_SPE_SECURE_DEBUG_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_DEBUG_AUTHENTICATION_0_SPE_SECURE_DEBUG_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_DEBUG_AUTHENTICATION_0_SPE_SECURE_DEBUG_INIT_ENUM                      ON
#define PMC_IMPL_DEBUG_AUTHENTICATION_0_SPE_SECURE_DEBUG_OFF                    _MK_ENUM_CONST(0)
#define PMC_IMPL_DEBUG_AUTHENTICATION_0_SPE_SECURE_DEBUG_ON                     _MK_ENUM_CONST(1)

#define PMC_IMPL_DEBUG_AUTHENTICATION_0_BPMP_SECURE_DEBUG_SHIFT                 _MK_SHIFT_CONST(8)
#define PMC_IMPL_DEBUG_AUTHENTICATION_0_BPMP_SECURE_DEBUG_FIELD                 _MK_FIELD_CONST(0x1, PMC_IMPL_DEBUG_AUTHENTICATION_0_BPMP_SECURE_DEBUG_SHIFT)
#define PMC_IMPL_DEBUG_AUTHENTICATION_0_BPMP_SECURE_DEBUG_RANGE                 8:8
#define PMC_IMPL_DEBUG_AUTHENTICATION_0_BPMP_SECURE_DEBUG_WOFFSET                       0x0
#define PMC_IMPL_DEBUG_AUTHENTICATION_0_BPMP_SECURE_DEBUG_DEFAULT                       _MK_MASK_CONST(0x1)
#define PMC_IMPL_DEBUG_AUTHENTICATION_0_BPMP_SECURE_DEBUG_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_DEBUG_AUTHENTICATION_0_BPMP_SECURE_DEBUG_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_DEBUG_AUTHENTICATION_0_BPMP_SECURE_DEBUG_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_DEBUG_AUTHENTICATION_0_BPMP_SECURE_DEBUG_INIT_ENUM                     ON
#define PMC_IMPL_DEBUG_AUTHENTICATION_0_BPMP_SECURE_DEBUG_OFF                   _MK_ENUM_CONST(0)
#define PMC_IMPL_DEBUG_AUTHENTICATION_0_BPMP_SECURE_DEBUG_ON                    _MK_ENUM_CONST(1)

#define PMC_IMPL_DEBUG_AUTHENTICATION_0_RESERVED_SHIFT                  _MK_SHIFT_CONST(6)
#define PMC_IMPL_DEBUG_AUTHENTICATION_0_RESERVED_FIELD                  _MK_FIELD_CONST(0x3, PMC_IMPL_DEBUG_AUTHENTICATION_0_RESERVED_SHIFT)
#define PMC_IMPL_DEBUG_AUTHENTICATION_0_RESERVED_RANGE                  7:6
#define PMC_IMPL_DEBUG_AUTHENTICATION_0_RESERVED_WOFFSET                        0x0
#define PMC_IMPL_DEBUG_AUTHENTICATION_0_RESERVED_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_DEBUG_AUTHENTICATION_0_RESERVED_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PMC_IMPL_DEBUG_AUTHENTICATION_0_RESERVED_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_DEBUG_AUTHENTICATION_0_RESERVED_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define PMC_IMPL_DEBUG_AUTHENTICATION_0_DBGEN_SHIFT                     _MK_SHIFT_CONST(5)
#define PMC_IMPL_DEBUG_AUTHENTICATION_0_DBGEN_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_DEBUG_AUTHENTICATION_0_DBGEN_SHIFT)
#define PMC_IMPL_DEBUG_AUTHENTICATION_0_DBGEN_RANGE                     5:5
#define PMC_IMPL_DEBUG_AUTHENTICATION_0_DBGEN_WOFFSET                   0x0
#define PMC_IMPL_DEBUG_AUTHENTICATION_0_DBGEN_DEFAULT                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_DEBUG_AUTHENTICATION_0_DBGEN_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_DEBUG_AUTHENTICATION_0_DBGEN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_DEBUG_AUTHENTICATION_0_DBGEN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define PMC_IMPL_DEBUG_AUTHENTICATION_0_NIDEN_SHIFT                     _MK_SHIFT_CONST(4)
#define PMC_IMPL_DEBUG_AUTHENTICATION_0_NIDEN_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_DEBUG_AUTHENTICATION_0_NIDEN_SHIFT)
#define PMC_IMPL_DEBUG_AUTHENTICATION_0_NIDEN_RANGE                     4:4
#define PMC_IMPL_DEBUG_AUTHENTICATION_0_NIDEN_WOFFSET                   0x0
#define PMC_IMPL_DEBUG_AUTHENTICATION_0_NIDEN_DEFAULT                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_DEBUG_AUTHENTICATION_0_NIDEN_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_DEBUG_AUTHENTICATION_0_NIDEN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_DEBUG_AUTHENTICATION_0_NIDEN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define PMC_IMPL_DEBUG_AUTHENTICATION_0_SPIDEN_SHIFT                    _MK_SHIFT_CONST(3)
#define PMC_IMPL_DEBUG_AUTHENTICATION_0_SPIDEN_FIELD                    _MK_FIELD_CONST(0x1, PMC_IMPL_DEBUG_AUTHENTICATION_0_SPIDEN_SHIFT)
#define PMC_IMPL_DEBUG_AUTHENTICATION_0_SPIDEN_RANGE                    3:3
#define PMC_IMPL_DEBUG_AUTHENTICATION_0_SPIDEN_WOFFSET                  0x0
#define PMC_IMPL_DEBUG_AUTHENTICATION_0_SPIDEN_DEFAULT                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_DEBUG_AUTHENTICATION_0_SPIDEN_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_DEBUG_AUTHENTICATION_0_SPIDEN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_DEBUG_AUTHENTICATION_0_SPIDEN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define PMC_IMPL_DEBUG_AUTHENTICATION_0_SPNIDEN_SHIFT                   _MK_SHIFT_CONST(2)
#define PMC_IMPL_DEBUG_AUTHENTICATION_0_SPNIDEN_FIELD                   _MK_FIELD_CONST(0x1, PMC_IMPL_DEBUG_AUTHENTICATION_0_SPNIDEN_SHIFT)
#define PMC_IMPL_DEBUG_AUTHENTICATION_0_SPNIDEN_RANGE                   2:2
#define PMC_IMPL_DEBUG_AUTHENTICATION_0_SPNIDEN_WOFFSET                 0x0
#define PMC_IMPL_DEBUG_AUTHENTICATION_0_SPNIDEN_DEFAULT                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_DEBUG_AUTHENTICATION_0_SPNIDEN_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_DEBUG_AUTHENTICATION_0_SPNIDEN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_DEBUG_AUTHENTICATION_0_SPNIDEN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define PMC_IMPL_DEBUG_AUTHENTICATION_0_DEVICEEN_SHIFT                  _MK_SHIFT_CONST(1)
#define PMC_IMPL_DEBUG_AUTHENTICATION_0_DEVICEEN_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_DEBUG_AUTHENTICATION_0_DEVICEEN_SHIFT)
#define PMC_IMPL_DEBUG_AUTHENTICATION_0_DEVICEEN_RANGE                  1:1
#define PMC_IMPL_DEBUG_AUTHENTICATION_0_DEVICEEN_WOFFSET                        0x0
#define PMC_IMPL_DEBUG_AUTHENTICATION_0_DEVICEEN_DEFAULT                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_DEBUG_AUTHENTICATION_0_DEVICEEN_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_DEBUG_AUTHENTICATION_0_DEVICEEN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_DEBUG_AUTHENTICATION_0_DEVICEEN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define PMC_IMPL_DEBUG_AUTHENTICATION_0_JTAG_ENABLE_SHIFT                       _MK_SHIFT_CONST(0)
#define PMC_IMPL_DEBUG_AUTHENTICATION_0_JTAG_ENABLE_FIELD                       _MK_FIELD_CONST(0x1, PMC_IMPL_DEBUG_AUTHENTICATION_0_JTAG_ENABLE_SHIFT)
#define PMC_IMPL_DEBUG_AUTHENTICATION_0_JTAG_ENABLE_RANGE                       0:0
#define PMC_IMPL_DEBUG_AUTHENTICATION_0_JTAG_ENABLE_WOFFSET                     0x0
#define PMC_IMPL_DEBUG_AUTHENTICATION_0_JTAG_ENABLE_DEFAULT                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_DEBUG_AUTHENTICATION_0_JTAG_ENABLE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_DEBUG_AUTHENTICATION_0_JTAG_ENABLE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_DEBUG_AUTHENTICATION_0_JTAG_ENABLE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register PMC_IMPL_RAMDUMP_CTL_STATUS_0
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0                   _MK_ADDR_CONST(0x10c)
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_SECURE                    0x0
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_SCR                       0
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_WORD_COUNT                        0x1
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_RESET_MASK                        _MK_MASK_CONST(0xf0c7e703)
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_READ_MASK                         _MK_MASK_CONST(0xf0c7e7ff)
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_WRITE_MASK                        _MK_MASK_CONST(0x10c7e703)
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_RAMDUMP_CSTATE_SHIFT                      _MK_SHIFT_CONST(29)
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_RAMDUMP_CSTATE_FIELD                      _MK_FIELD_CONST(0x7, PMC_IMPL_RAMDUMP_CTL_STATUS_0_RAMDUMP_CSTATE_SHIFT)
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_RAMDUMP_CSTATE_RANGE                      31:29
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_RAMDUMP_CSTATE_WOFFSET                    0x0
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_RAMDUMP_CSTATE_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_RAMDUMP_CSTATE_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_RAMDUMP_CSTATE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_RAMDUMP_CSTATE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_RAMDUMP_CSTATE_INIT_ENUM                  IDLE
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_RAMDUMP_CSTATE_IDLE                       _MK_ENUM_CONST(0)
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_RAMDUMP_CSTATE_CACHEFLUSH                 _MK_ENUM_CONST(1)
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_RAMDUMP_CSTATE_WAIT                       _MK_ENUM_CONST(3)
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_RAMDUMP_CSTATE_DRAM_SELF_REFRESH                  _MK_ENUM_CONST(2)
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_RAMDUMP_CSTATE_ASSERT_CMD_HOLD_LOW                        _MK_ENUM_CONST(6)
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_RAMDUMP_CSTATE_ASSERT_DPD                 _MK_ENUM_CONST(7)
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_RAMDUMP_CSTATE_DEBUG_RESET_ACK                    _MK_ENUM_CONST(5)
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_RAMDUMP_CSTATE_WAIT_FOR_SW_ACK                    _MK_ENUM_CONST(4)

#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_HALT_IN_FIQ_SHIFT                 _MK_SHIFT_CONST(28)
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_HALT_IN_FIQ_FIELD                 _MK_FIELD_CONST(0x1, PMC_IMPL_RAMDUMP_CTL_STATUS_0_HALT_IN_FIQ_SHIFT)
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_HALT_IN_FIQ_RANGE                 28:28
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_HALT_IN_FIQ_WOFFSET                       0x0
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_HALT_IN_FIQ_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_HALT_IN_FIQ_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_HALT_IN_FIQ_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_HALT_IN_FIQ_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_RAMDUMP_2ND_BOOT_COMPLETE_SHIFT                   _MK_SHIFT_CONST(23)
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_RAMDUMP_2ND_BOOT_COMPLETE_FIELD                   _MK_FIELD_CONST(0x1, PMC_IMPL_RAMDUMP_CTL_STATUS_0_RAMDUMP_2ND_BOOT_COMPLETE_SHIFT)
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_RAMDUMP_2ND_BOOT_COMPLETE_RANGE                   23:23
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_RAMDUMP_2ND_BOOT_COMPLETE_WOFFSET                 0x0
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_RAMDUMP_2ND_BOOT_COMPLETE_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_RAMDUMP_2ND_BOOT_COMPLETE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_RAMDUMP_2ND_BOOT_COMPLETE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_RAMDUMP_2ND_BOOT_COMPLETE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_CCPLEX_REMOTE_EXITED_GRACEFULLY_SHIFT                     _MK_SHIFT_CONST(22)
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_CCPLEX_REMOTE_EXITED_GRACEFULLY_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_RAMDUMP_CTL_STATUS_0_CCPLEX_REMOTE_EXITED_GRACEFULLY_SHIFT)
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_CCPLEX_REMOTE_EXITED_GRACEFULLY_RANGE                     22:22
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_CCPLEX_REMOTE_EXITED_GRACEFULLY_WOFFSET                   0x0
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_CCPLEX_REMOTE_EXITED_GRACEFULLY_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_CCPLEX_REMOTE_EXITED_GRACEFULLY_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_CCPLEX_REMOTE_EXITED_GRACEFULLY_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_CCPLEX_REMOTE_EXITED_GRACEFULLY_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_SCE_FIQ_EXITED_GRACEFULLY_SHIFT                   _MK_SHIFT_CONST(18)
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_SCE_FIQ_EXITED_GRACEFULLY_FIELD                   _MK_FIELD_CONST(0x1, PMC_IMPL_RAMDUMP_CTL_STATUS_0_SCE_FIQ_EXITED_GRACEFULLY_SHIFT)
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_SCE_FIQ_EXITED_GRACEFULLY_RANGE                   18:18
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_SCE_FIQ_EXITED_GRACEFULLY_WOFFSET                 0x0
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_SCE_FIQ_EXITED_GRACEFULLY_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_SCE_FIQ_EXITED_GRACEFULLY_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_SCE_FIQ_EXITED_GRACEFULLY_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_SCE_FIQ_EXITED_GRACEFULLY_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_APE_FIQ_EXITED_GRACEFULLY_SHIFT                   _MK_SHIFT_CONST(17)
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_APE_FIQ_EXITED_GRACEFULLY_FIELD                   _MK_FIELD_CONST(0x1, PMC_IMPL_RAMDUMP_CTL_STATUS_0_APE_FIQ_EXITED_GRACEFULLY_SHIFT)
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_APE_FIQ_EXITED_GRACEFULLY_RANGE                   17:17
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_APE_FIQ_EXITED_GRACEFULLY_WOFFSET                 0x0
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_APE_FIQ_EXITED_GRACEFULLY_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_APE_FIQ_EXITED_GRACEFULLY_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_APE_FIQ_EXITED_GRACEFULLY_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_APE_FIQ_EXITED_GRACEFULLY_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_SPE_FIQ_EXITED_GRACEFULLY_SHIFT                   _MK_SHIFT_CONST(16)
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_SPE_FIQ_EXITED_GRACEFULLY_FIELD                   _MK_FIELD_CONST(0x1, PMC_IMPL_RAMDUMP_CTL_STATUS_0_SPE_FIQ_EXITED_GRACEFULLY_SHIFT)
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_SPE_FIQ_EXITED_GRACEFULLY_RANGE                   16:16
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_SPE_FIQ_EXITED_GRACEFULLY_WOFFSET                 0x0
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_SPE_FIQ_EXITED_GRACEFULLY_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_SPE_FIQ_EXITED_GRACEFULLY_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_SPE_FIQ_EXITED_GRACEFULLY_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_SPE_FIQ_EXITED_GRACEFULLY_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_BPMP_FIQ_EXITED_GRACEFULLY_SHIFT                  _MK_SHIFT_CONST(15)
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_BPMP_FIQ_EXITED_GRACEFULLY_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_RAMDUMP_CTL_STATUS_0_BPMP_FIQ_EXITED_GRACEFULLY_SHIFT)
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_BPMP_FIQ_EXITED_GRACEFULLY_RANGE                  15:15
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_BPMP_FIQ_EXITED_GRACEFULLY_WOFFSET                        0x0
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_BPMP_FIQ_EXITED_GRACEFULLY_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_BPMP_FIQ_EXITED_GRACEFULLY_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_BPMP_FIQ_EXITED_GRACEFULLY_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_BPMP_FIQ_EXITED_GRACEFULLY_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_CCPLEX_CLUSTER1_FIQ_EXITED_GRACEFULLY_SHIFT                       _MK_SHIFT_CONST(14)
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_CCPLEX_CLUSTER1_FIQ_EXITED_GRACEFULLY_FIELD                       _MK_FIELD_CONST(0x1, PMC_IMPL_RAMDUMP_CTL_STATUS_0_CCPLEX_CLUSTER1_FIQ_EXITED_GRACEFULLY_SHIFT)
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_CCPLEX_CLUSTER1_FIQ_EXITED_GRACEFULLY_RANGE                       14:14
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_CCPLEX_CLUSTER1_FIQ_EXITED_GRACEFULLY_WOFFSET                     0x0
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_CCPLEX_CLUSTER1_FIQ_EXITED_GRACEFULLY_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_CCPLEX_CLUSTER1_FIQ_EXITED_GRACEFULLY_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_CCPLEX_CLUSTER1_FIQ_EXITED_GRACEFULLY_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_CCPLEX_CLUSTER1_FIQ_EXITED_GRACEFULLY_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_CCPLEX_CLUSTER0_FIQ_EXITED_GRACEFULLY_SHIFT                       _MK_SHIFT_CONST(13)
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_CCPLEX_CLUSTER0_FIQ_EXITED_GRACEFULLY_FIELD                       _MK_FIELD_CONST(0x1, PMC_IMPL_RAMDUMP_CTL_STATUS_0_CCPLEX_CLUSTER0_FIQ_EXITED_GRACEFULLY_SHIFT)
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_CCPLEX_CLUSTER0_FIQ_EXITED_GRACEFULLY_RANGE                       13:13
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_CCPLEX_CLUSTER0_FIQ_EXITED_GRACEFULLY_WOFFSET                     0x0
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_CCPLEX_CLUSTER0_FIQ_EXITED_GRACEFULLY_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_CCPLEX_CLUSTER0_FIQ_EXITED_GRACEFULLY_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_CCPLEX_CLUSTER0_FIQ_EXITED_GRACEFULLY_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_CCPLEX_CLUSTER0_FIQ_EXITED_GRACEFULLY_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_RAMDUMP_STATUS_6_SHIFT                    _MK_SHIFT_CONST(10)
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_RAMDUMP_STATUS_6_FIELD                    _MK_FIELD_CONST(0x1, PMC_IMPL_RAMDUMP_CTL_STATUS_0_RAMDUMP_STATUS_6_SHIFT)
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_RAMDUMP_STATUS_6_RANGE                    10:10
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_RAMDUMP_STATUS_6_WOFFSET                  0x0
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_RAMDUMP_STATUS_6_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_RAMDUMP_STATUS_6_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_RAMDUMP_STATUS_6_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_RAMDUMP_STATUS_6_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_RAMDUMP_DEASSERT_DRAM_SEL_DPD_CMD_SHIFT                   _MK_SHIFT_CONST(9)
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_RAMDUMP_DEASSERT_DRAM_SEL_DPD_CMD_FIELD                   _MK_FIELD_CONST(0x1, PMC_IMPL_RAMDUMP_CTL_STATUS_0_RAMDUMP_DEASSERT_DRAM_SEL_DPD_CMD_SHIFT)
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_RAMDUMP_DEASSERT_DRAM_SEL_DPD_CMD_RANGE                   9:9
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_RAMDUMP_DEASSERT_DRAM_SEL_DPD_CMD_WOFFSET                 0x0
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_RAMDUMP_DEASSERT_DRAM_SEL_DPD_CMD_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_RAMDUMP_DEASSERT_DRAM_SEL_DPD_CMD_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_RAMDUMP_DEASSERT_DRAM_SEL_DPD_CMD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_RAMDUMP_DEASSERT_DRAM_SEL_DPD_CMD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_RAMDUMP_DEASSERT_DRAM_DPD_SHIFT                   _MK_SHIFT_CONST(8)
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_RAMDUMP_DEASSERT_DRAM_DPD_FIELD                   _MK_FIELD_CONST(0x1, PMC_IMPL_RAMDUMP_CTL_STATUS_0_RAMDUMP_DEASSERT_DRAM_DPD_SHIFT)
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_RAMDUMP_DEASSERT_DRAM_DPD_RANGE                   8:8
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_RAMDUMP_DEASSERT_DRAM_DPD_WOFFSET                 0x0
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_RAMDUMP_DEASSERT_DRAM_DPD_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_RAMDUMP_DEASSERT_DRAM_DPD_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_RAMDUMP_DEASSERT_DRAM_DPD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_RAMDUMP_DEASSERT_DRAM_DPD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_DRAM_SELF_REFRESH_REQUEST_TIMEOUT_SHIFT                   _MK_SHIFT_CONST(7)
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_DRAM_SELF_REFRESH_REQUEST_TIMEOUT_FIELD                   _MK_FIELD_CONST(0x1, PMC_IMPL_RAMDUMP_CTL_STATUS_0_DRAM_SELF_REFRESH_REQUEST_TIMEOUT_SHIFT)
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_DRAM_SELF_REFRESH_REQUEST_TIMEOUT_RANGE                   7:7
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_DRAM_SELF_REFRESH_REQUEST_TIMEOUT_WOFFSET                 0x0
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_DRAM_SELF_REFRESH_REQUEST_TIMEOUT_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_DRAM_SELF_REFRESH_REQUEST_TIMEOUT_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_DRAM_SELF_REFRESH_REQUEST_TIMEOUT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_DRAM_SELF_REFRESH_REQUEST_TIMEOUT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_DRAM_IN_SELF_REFRESH_SHIFT                        _MK_SHIFT_CONST(6)
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_DRAM_IN_SELF_REFRESH_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_RAMDUMP_CTL_STATUS_0_DRAM_IN_SELF_REFRESH_SHIFT)
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_DRAM_IN_SELF_REFRESH_RANGE                        6:6
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_DRAM_IN_SELF_REFRESH_WOFFSET                      0x0
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_DRAM_IN_SELF_REFRESH_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_DRAM_IN_SELF_REFRESH_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_DRAM_IN_SELF_REFRESH_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_DRAM_IN_SELF_REFRESH_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_CCPLEX_CACHEFLUSH_REQUEST_TIMEOUT_SHIFT                   _MK_SHIFT_CONST(5)
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_CCPLEX_CACHEFLUSH_REQUEST_TIMEOUT_FIELD                   _MK_FIELD_CONST(0x1, PMC_IMPL_RAMDUMP_CTL_STATUS_0_CCPLEX_CACHEFLUSH_REQUEST_TIMEOUT_SHIFT)
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_CCPLEX_CACHEFLUSH_REQUEST_TIMEOUT_RANGE                   5:5
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_CCPLEX_CACHEFLUSH_REQUEST_TIMEOUT_WOFFSET                 0x0
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_CCPLEX_CACHEFLUSH_REQUEST_TIMEOUT_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_CCPLEX_CACHEFLUSH_REQUEST_TIMEOUT_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_CCPLEX_CACHEFLUSH_REQUEST_TIMEOUT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_CCPLEX_CACHEFLUSH_REQUEST_TIMEOUT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_CCPLEX_CACHEFLUSH_DONE_SHIFT                      _MK_SHIFT_CONST(4)
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_CCPLEX_CACHEFLUSH_DONE_FIELD                      _MK_FIELD_CONST(0x1, PMC_IMPL_RAMDUMP_CTL_STATUS_0_CCPLEX_CACHEFLUSH_DONE_SHIFT)
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_CCPLEX_CACHEFLUSH_DONE_RANGE                      4:4
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_CCPLEX_CACHEFLUSH_DONE_WOFFSET                    0x0
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_CCPLEX_CACHEFLUSH_DONE_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_CCPLEX_CACHEFLUSH_DONE_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_CCPLEX_CACHEFLUSH_DONE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_CCPLEX_CACHEFLUSH_DONE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_WDT_DFD_RST_ACK_SHIFT                     _MK_SHIFT_CONST(3)
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_WDT_DFD_RST_ACK_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_RAMDUMP_CTL_STATUS_0_WDT_DFD_RST_ACK_SHIFT)
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_WDT_DFD_RST_ACK_RANGE                     3:3
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_WDT_DFD_RST_ACK_WOFFSET                   0x0
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_WDT_DFD_RST_ACK_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_WDT_DFD_RST_ACK_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_WDT_DFD_RST_ACK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_WDT_DFD_RST_ACK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_WDT_DFD_RST_REQ_SHIFT                     _MK_SHIFT_CONST(2)
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_WDT_DFD_RST_REQ_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_RAMDUMP_CTL_STATUS_0_WDT_DFD_RST_REQ_SHIFT)
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_WDT_DFD_RST_REQ_RANGE                     2:2
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_WDT_DFD_RST_REQ_WOFFSET                   0x0
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_WDT_DFD_RST_REQ_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_WDT_DFD_RST_REQ_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_WDT_DFD_RST_REQ_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_WDT_DFD_RST_REQ_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_CCPLEX_CACHE_RSTDISABLE_SHIFT                     _MK_SHIFT_CONST(1)
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_CCPLEX_CACHE_RSTDISABLE_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_RAMDUMP_CTL_STATUS_0_CCPLEX_CACHE_RSTDISABLE_SHIFT)
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_CCPLEX_CACHE_RSTDISABLE_RANGE                     1:1
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_CCPLEX_CACHE_RSTDISABLE_WOFFSET                   0x0
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_CCPLEX_CACHE_RSTDISABLE_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_CCPLEX_CACHE_RSTDISABLE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_CCPLEX_CACHE_RSTDISABLE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_CCPLEX_CACHE_RSTDISABLE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_RAMDUMP_EN_SHIFT                  _MK_SHIFT_CONST(0)
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_RAMDUMP_EN_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_RAMDUMP_CTL_STATUS_0_RAMDUMP_EN_SHIFT)
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_RAMDUMP_EN_RANGE                  0:0
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_RAMDUMP_EN_WOFFSET                        0x0
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_RAMDUMP_EN_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_RAMDUMP_EN_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_RAMDUMP_EN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_RAMDUMP_CTL_STATUS_0_RAMDUMP_EN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register PMC_IMPL_RAMDUMP_TIMEOUT_0
#define PMC_IMPL_RAMDUMP_TIMEOUT_0                      _MK_ADDR_CONST(0x110)
#define PMC_IMPL_RAMDUMP_TIMEOUT_0_SECURE                       0x0
#define PMC_IMPL_RAMDUMP_TIMEOUT_0_SCR                  0
#define PMC_IMPL_RAMDUMP_TIMEOUT_0_WORD_COUNT                   0x1
#define PMC_IMPL_RAMDUMP_TIMEOUT_0_RESET_VAL                    _MK_MASK_CONST(0x7d00)
#define PMC_IMPL_RAMDUMP_TIMEOUT_0_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define PMC_IMPL_RAMDUMP_TIMEOUT_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_RAMDUMP_TIMEOUT_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_RAMDUMP_TIMEOUT_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define PMC_IMPL_RAMDUMP_TIMEOUT_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define PMC_IMPL_RAMDUMP_TIMEOUT_0_RAMDUMP_TIMEOUT_SHIFT                        _MK_SHIFT_CONST(0)
#define PMC_IMPL_RAMDUMP_TIMEOUT_0_RAMDUMP_TIMEOUT_FIELD                        _MK_FIELD_CONST(0xffffffff, PMC_IMPL_RAMDUMP_TIMEOUT_0_RAMDUMP_TIMEOUT_SHIFT)
#define PMC_IMPL_RAMDUMP_TIMEOUT_0_RAMDUMP_TIMEOUT_RANGE                        31:0
#define PMC_IMPL_RAMDUMP_TIMEOUT_0_RAMDUMP_TIMEOUT_WOFFSET                      0x0
#define PMC_IMPL_RAMDUMP_TIMEOUT_0_RAMDUMP_TIMEOUT_DEFAULT                      _MK_MASK_CONST(0x7d00)
#define PMC_IMPL_RAMDUMP_TIMEOUT_0_RAMDUMP_TIMEOUT_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define PMC_IMPL_RAMDUMP_TIMEOUT_0_RAMDUMP_TIMEOUT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_RAMDUMP_TIMEOUT_0_RAMDUMP_TIMEOUT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register PMC_IMPL_RST_REQ_CONFIG_0
#define PMC_IMPL_RST_REQ_CONFIG_0                       _MK_ADDR_CONST(0x114)
#define PMC_IMPL_RST_REQ_CONFIG_0_SECURE                        0x0
#define PMC_IMPL_RST_REQ_CONFIG_0_SCR                   CNTRL_SCR_0
#define PMC_IMPL_RST_REQ_CONFIG_0_WORD_COUNT                    0x1
#define PMC_IMPL_RST_REQ_CONFIG_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_RST_REQ_CONFIG_0_RESET_MASK                    _MK_MASK_CONST(0x17f)
#define PMC_IMPL_RST_REQ_CONFIG_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_RST_REQ_CONFIG_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_RST_REQ_CONFIG_0_READ_MASK                     _MK_MASK_CONST(0x17f)
#define PMC_IMPL_RST_REQ_CONFIG_0_WRITE_MASK                    _MK_MASK_CONST(0x17f)
#define PMC_IMPL_RST_REQ_CONFIG_0_L1BWDTRST_PMIC_SEQ_EN_SHIFT                   _MK_SHIFT_CONST(0)
#define PMC_IMPL_RST_REQ_CONFIG_0_L1BWDTRST_PMIC_SEQ_EN_FIELD                   _MK_FIELD_CONST(0x1, PMC_IMPL_RST_REQ_CONFIG_0_L1BWDTRST_PMIC_SEQ_EN_SHIFT)
#define PMC_IMPL_RST_REQ_CONFIG_0_L1BWDTRST_PMIC_SEQ_EN_RANGE                   0:0
#define PMC_IMPL_RST_REQ_CONFIG_0_L1BWDTRST_PMIC_SEQ_EN_WOFFSET                 0x0
#define PMC_IMPL_RST_REQ_CONFIG_0_L1BWDTRST_PMIC_SEQ_EN_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_RST_REQ_CONFIG_0_L1BWDTRST_PMIC_SEQ_EN_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_RST_REQ_CONFIG_0_L1BWDTRST_PMIC_SEQ_EN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_RST_REQ_CONFIG_0_L1BWDTRST_PMIC_SEQ_EN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_RST_REQ_CONFIG_0_L1BWDTRST_PMIC_SEQ_EN_INIT_ENUM                       DISABLE
#define PMC_IMPL_RST_REQ_CONFIG_0_L1BWDTRST_PMIC_SEQ_EN_DISABLE                 _MK_ENUM_CONST(0)
#define PMC_IMPL_RST_REQ_CONFIG_0_L1BWDTRST_PMIC_SEQ_EN_ENABLE                  _MK_ENUM_CONST(1)

#define PMC_IMPL_RST_REQ_CONFIG_0_L1BAOWDTRST_PMIC_SEQ_EN_SHIFT                 _MK_SHIFT_CONST(1)
#define PMC_IMPL_RST_REQ_CONFIG_0_L1BAOWDTRST_PMIC_SEQ_EN_FIELD                 _MK_FIELD_CONST(0x1, PMC_IMPL_RST_REQ_CONFIG_0_L1BAOWDTRST_PMIC_SEQ_EN_SHIFT)
#define PMC_IMPL_RST_REQ_CONFIG_0_L1BAOWDTRST_PMIC_SEQ_EN_RANGE                 1:1
#define PMC_IMPL_RST_REQ_CONFIG_0_L1BAOWDTRST_PMIC_SEQ_EN_WOFFSET                       0x0
#define PMC_IMPL_RST_REQ_CONFIG_0_L1BAOWDTRST_PMIC_SEQ_EN_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_RST_REQ_CONFIG_0_L1BAOWDTRST_PMIC_SEQ_EN_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_RST_REQ_CONFIG_0_L1BAOWDTRST_PMIC_SEQ_EN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_RST_REQ_CONFIG_0_L1BAOWDTRST_PMIC_SEQ_EN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_RST_REQ_CONFIG_0_L1BAOWDTRST_PMIC_SEQ_EN_INIT_ENUM                     DISABLE
#define PMC_IMPL_RST_REQ_CONFIG_0_L1BAOWDTRST_PMIC_SEQ_EN_DISABLE                       _MK_ENUM_CONST(0)
#define PMC_IMPL_RST_REQ_CONFIG_0_L1BAOWDTRST_PMIC_SEQ_EN_ENABLE                        _MK_ENUM_CONST(1)

#define PMC_IMPL_RST_REQ_CONFIG_0_L1BHSMRST_PMIC_SEQ_EN_SHIFT                   _MK_SHIFT_CONST(2)
#define PMC_IMPL_RST_REQ_CONFIG_0_L1BHSMRST_PMIC_SEQ_EN_FIELD                   _MK_FIELD_CONST(0x1, PMC_IMPL_RST_REQ_CONFIG_0_L1BHSMRST_PMIC_SEQ_EN_SHIFT)
#define PMC_IMPL_RST_REQ_CONFIG_0_L1BHSMRST_PMIC_SEQ_EN_RANGE                   2:2
#define PMC_IMPL_RST_REQ_CONFIG_0_L1BHSMRST_PMIC_SEQ_EN_WOFFSET                 0x0
#define PMC_IMPL_RST_REQ_CONFIG_0_L1BHSMRST_PMIC_SEQ_EN_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_RST_REQ_CONFIG_0_L1BHSMRST_PMIC_SEQ_EN_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_RST_REQ_CONFIG_0_L1BHSMRST_PMIC_SEQ_EN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_RST_REQ_CONFIG_0_L1BHSMRST_PMIC_SEQ_EN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_RST_REQ_CONFIG_0_L1BHSMRST_PMIC_SEQ_EN_INIT_ENUM                       DISABLE
#define PMC_IMPL_RST_REQ_CONFIG_0_L1BHSMRST_PMIC_SEQ_EN_DISABLE                 _MK_ENUM_CONST(0)
#define PMC_IMPL_RST_REQ_CONFIG_0_L1BHSMRST_PMIC_SEQ_EN_ENABLE                  _MK_ENUM_CONST(1)

#define PMC_IMPL_RST_REQ_CONFIG_0_L1CRST_PMIC_SEQ_EN_SHIFT                      _MK_SHIFT_CONST(3)
#define PMC_IMPL_RST_REQ_CONFIG_0_L1CRST_PMIC_SEQ_EN_FIELD                      _MK_FIELD_CONST(0x1, PMC_IMPL_RST_REQ_CONFIG_0_L1CRST_PMIC_SEQ_EN_SHIFT)
#define PMC_IMPL_RST_REQ_CONFIG_0_L1CRST_PMIC_SEQ_EN_RANGE                      3:3
#define PMC_IMPL_RST_REQ_CONFIG_0_L1CRST_PMIC_SEQ_EN_WOFFSET                    0x0
#define PMC_IMPL_RST_REQ_CONFIG_0_L1CRST_PMIC_SEQ_EN_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_RST_REQ_CONFIG_0_L1CRST_PMIC_SEQ_EN_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PMC_IMPL_RST_REQ_CONFIG_0_L1CRST_PMIC_SEQ_EN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_RST_REQ_CONFIG_0_L1CRST_PMIC_SEQ_EN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_RST_REQ_CONFIG_0_L1CRST_PMIC_SEQ_EN_INIT_ENUM                  DISABLE
#define PMC_IMPL_RST_REQ_CONFIG_0_L1CRST_PMIC_SEQ_EN_DISABLE                    _MK_ENUM_CONST(0)
#define PMC_IMPL_RST_REQ_CONFIG_0_L1CRST_PMIC_SEQ_EN_ENABLE                     _MK_ENUM_CONST(1)

#define PMC_IMPL_RST_REQ_CONFIG_0_L2RST_PMIC_SEQ_EN_SHIFT                       _MK_SHIFT_CONST(4)
#define PMC_IMPL_RST_REQ_CONFIG_0_L2RST_PMIC_SEQ_EN_FIELD                       _MK_FIELD_CONST(0x1, PMC_IMPL_RST_REQ_CONFIG_0_L2RST_PMIC_SEQ_EN_SHIFT)
#define PMC_IMPL_RST_REQ_CONFIG_0_L2RST_PMIC_SEQ_EN_RANGE                       4:4
#define PMC_IMPL_RST_REQ_CONFIG_0_L2RST_PMIC_SEQ_EN_WOFFSET                     0x0
#define PMC_IMPL_RST_REQ_CONFIG_0_L2RST_PMIC_SEQ_EN_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_RST_REQ_CONFIG_0_L2RST_PMIC_SEQ_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_RST_REQ_CONFIG_0_L2RST_PMIC_SEQ_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_RST_REQ_CONFIG_0_L2RST_PMIC_SEQ_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_RST_REQ_CONFIG_0_L2RST_PMIC_SEQ_EN_INIT_ENUM                   DISABLE
#define PMC_IMPL_RST_REQ_CONFIG_0_L2RST_PMIC_SEQ_EN_DISABLE                     _MK_ENUM_CONST(0)
#define PMC_IMPL_RST_REQ_CONFIG_0_L2RST_PMIC_SEQ_EN_ENABLE                      _MK_ENUM_CONST(1)

#define PMC_IMPL_RST_REQ_CONFIG_0_L2AOWDTRST_PMIC_SEQ_EN_SHIFT                  _MK_SHIFT_CONST(5)
#define PMC_IMPL_RST_REQ_CONFIG_0_L2AOWDTRST_PMIC_SEQ_EN_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_RST_REQ_CONFIG_0_L2AOWDTRST_PMIC_SEQ_EN_SHIFT)
#define PMC_IMPL_RST_REQ_CONFIG_0_L2AOWDTRST_PMIC_SEQ_EN_RANGE                  5:5
#define PMC_IMPL_RST_REQ_CONFIG_0_L2AOWDTRST_PMIC_SEQ_EN_WOFFSET                        0x0
#define PMC_IMPL_RST_REQ_CONFIG_0_L2AOWDTRST_PMIC_SEQ_EN_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_RST_REQ_CONFIG_0_L2AOWDTRST_PMIC_SEQ_EN_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_RST_REQ_CONFIG_0_L2AOWDTRST_PMIC_SEQ_EN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_RST_REQ_CONFIG_0_L2AOWDTRST_PMIC_SEQ_EN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_RST_REQ_CONFIG_0_L2AOWDTRST_PMIC_SEQ_EN_INIT_ENUM                      DISABLE
#define PMC_IMPL_RST_REQ_CONFIG_0_L2AOWDTRST_PMIC_SEQ_EN_DISABLE                        _MK_ENUM_CONST(0)
#define PMC_IMPL_RST_REQ_CONFIG_0_L2AOWDTRST_PMIC_SEQ_EN_ENABLE                 _MK_ENUM_CONST(1)

#define PMC_IMPL_RST_REQ_CONFIG_0_L2CDBGRST_PMIC_SEQ_EN_SHIFT                   _MK_SHIFT_CONST(6)
#define PMC_IMPL_RST_REQ_CONFIG_0_L2CDBGRST_PMIC_SEQ_EN_FIELD                   _MK_FIELD_CONST(0x1, PMC_IMPL_RST_REQ_CONFIG_0_L2CDBGRST_PMIC_SEQ_EN_SHIFT)
#define PMC_IMPL_RST_REQ_CONFIG_0_L2CDBGRST_PMIC_SEQ_EN_RANGE                   6:6
#define PMC_IMPL_RST_REQ_CONFIG_0_L2CDBGRST_PMIC_SEQ_EN_WOFFSET                 0x0
#define PMC_IMPL_RST_REQ_CONFIG_0_L2CDBGRST_PMIC_SEQ_EN_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_RST_REQ_CONFIG_0_L2CDBGRST_PMIC_SEQ_EN_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_RST_REQ_CONFIG_0_L2CDBGRST_PMIC_SEQ_EN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_RST_REQ_CONFIG_0_L2CDBGRST_PMIC_SEQ_EN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_RST_REQ_CONFIG_0_L2CDBGRST_PMIC_SEQ_EN_INIT_ENUM                       DISABLE
#define PMC_IMPL_RST_REQ_CONFIG_0_L2CDBGRST_PMIC_SEQ_EN_DISABLE                 _MK_ENUM_CONST(0)
#define PMC_IMPL_RST_REQ_CONFIG_0_L2CDBGRST_PMIC_SEQ_EN_ENABLE                  _MK_ENUM_CONST(1)

#define PMC_IMPL_RST_REQ_CONFIG_0_RESET_OUT_POLARITY_SHIFT                      _MK_SHIFT_CONST(8)
#define PMC_IMPL_RST_REQ_CONFIG_0_RESET_OUT_POLARITY_FIELD                      _MK_FIELD_CONST(0x1, PMC_IMPL_RST_REQ_CONFIG_0_RESET_OUT_POLARITY_SHIFT)
#define PMC_IMPL_RST_REQ_CONFIG_0_RESET_OUT_POLARITY_RANGE                      8:8
#define PMC_IMPL_RST_REQ_CONFIG_0_RESET_OUT_POLARITY_WOFFSET                    0x0
#define PMC_IMPL_RST_REQ_CONFIG_0_RESET_OUT_POLARITY_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_RST_REQ_CONFIG_0_RESET_OUT_POLARITY_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PMC_IMPL_RST_REQ_CONFIG_0_RESET_OUT_POLARITY_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_RST_REQ_CONFIG_0_RESET_OUT_POLARITY_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_RST_REQ_CONFIG_0_RESET_OUT_POLARITY_INIT_ENUM                  ACTLO
#define PMC_IMPL_RST_REQ_CONFIG_0_RESET_OUT_POLARITY_ACTLO                      _MK_ENUM_CONST(0)
#define PMC_IMPL_RST_REQ_CONFIG_0_RESET_OUT_POLARITY_ACTHI                      _MK_ENUM_CONST(1)


// Register PMC_IMPL_RST_REQ_CNTVAL_0
#define PMC_IMPL_RST_REQ_CNTVAL_0                       _MK_ADDR_CONST(0x118)
#define PMC_IMPL_RST_REQ_CNTVAL_0_SECURE                        0x0
#define PMC_IMPL_RST_REQ_CNTVAL_0_SCR                   CNTRL_SCR_0
#define PMC_IMPL_RST_REQ_CNTVAL_0_WORD_COUNT                    0x1
#define PMC_IMPL_RST_REQ_CNTVAL_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_RST_REQ_CNTVAL_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define PMC_IMPL_RST_REQ_CNTVAL_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_RST_REQ_CNTVAL_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_RST_REQ_CNTVAL_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define PMC_IMPL_RST_REQ_CNTVAL_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define PMC_IMPL_RST_REQ_CNTVAL_0_L1ARST_SHIFT                  _MK_SHIFT_CONST(0)
#define PMC_IMPL_RST_REQ_CNTVAL_0_L1ARST_FIELD                  _MK_FIELD_CONST(0xff, PMC_IMPL_RST_REQ_CNTVAL_0_L1ARST_SHIFT)
#define PMC_IMPL_RST_REQ_CNTVAL_0_L1ARST_RANGE                  7:0
#define PMC_IMPL_RST_REQ_CNTVAL_0_L1ARST_WOFFSET                        0x0
#define PMC_IMPL_RST_REQ_CNTVAL_0_L1ARST_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_RST_REQ_CNTVAL_0_L1ARST_DEFAULT_MASK                   _MK_MASK_CONST(0xff)
#define PMC_IMPL_RST_REQ_CNTVAL_0_L1ARST_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_RST_REQ_CNTVAL_0_L1ARST_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define PMC_IMPL_RST_REQ_CNTVAL_0_L1BRST_SHIFT                  _MK_SHIFT_CONST(8)
#define PMC_IMPL_RST_REQ_CNTVAL_0_L1BRST_FIELD                  _MK_FIELD_CONST(0xff, PMC_IMPL_RST_REQ_CNTVAL_0_L1BRST_SHIFT)
#define PMC_IMPL_RST_REQ_CNTVAL_0_L1BRST_RANGE                  15:8
#define PMC_IMPL_RST_REQ_CNTVAL_0_L1BRST_WOFFSET                        0x0
#define PMC_IMPL_RST_REQ_CNTVAL_0_L1BRST_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_RST_REQ_CNTVAL_0_L1BRST_DEFAULT_MASK                   _MK_MASK_CONST(0xff)
#define PMC_IMPL_RST_REQ_CNTVAL_0_L1BRST_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_RST_REQ_CNTVAL_0_L1BRST_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define PMC_IMPL_RST_REQ_CNTVAL_0_L1CRST_SHIFT                  _MK_SHIFT_CONST(16)
#define PMC_IMPL_RST_REQ_CNTVAL_0_L1CRST_FIELD                  _MK_FIELD_CONST(0xff, PMC_IMPL_RST_REQ_CNTVAL_0_L1CRST_SHIFT)
#define PMC_IMPL_RST_REQ_CNTVAL_0_L1CRST_RANGE                  23:16
#define PMC_IMPL_RST_REQ_CNTVAL_0_L1CRST_WOFFSET                        0x0
#define PMC_IMPL_RST_REQ_CNTVAL_0_L1CRST_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_RST_REQ_CNTVAL_0_L1CRST_DEFAULT_MASK                   _MK_MASK_CONST(0xff)
#define PMC_IMPL_RST_REQ_CNTVAL_0_L1CRST_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_RST_REQ_CNTVAL_0_L1CRST_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define PMC_IMPL_RST_REQ_CNTVAL_0_L2RST_SHIFT                   _MK_SHIFT_CONST(24)
#define PMC_IMPL_RST_REQ_CNTVAL_0_L2RST_FIELD                   _MK_FIELD_CONST(0xff, PMC_IMPL_RST_REQ_CNTVAL_0_L2RST_SHIFT)
#define PMC_IMPL_RST_REQ_CNTVAL_0_L2RST_RANGE                   31:24
#define PMC_IMPL_RST_REQ_CNTVAL_0_L2RST_WOFFSET                 0x0
#define PMC_IMPL_RST_REQ_CNTVAL_0_L2RST_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_RST_REQ_CNTVAL_0_L2RST_DEFAULT_MASK                    _MK_MASK_CONST(0xff)
#define PMC_IMPL_RST_REQ_CNTVAL_0_L2RST_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_RST_REQ_CNTVAL_0_L2RST_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register PMC_IMPL_DDR_CNTRL_0
#define PMC_IMPL_DDR_CNTRL_0                    _MK_ADDR_CONST(0x11c)
#define PMC_IMPL_DDR_CNTRL_0_SECURE                     0x0
#define PMC_IMPL_DDR_CNTRL_0_SCR                        DDR_CNTRL_SCR_0
#define PMC_IMPL_DDR_CNTRL_0_WORD_COUNT                         0x1
#define PMC_IMPL_DDR_CNTRL_0_RESET_VAL                  _MK_MASK_CONST(0x3fff9f)
#define PMC_IMPL_DDR_CNTRL_0_RESET_MASK                         _MK_MASK_CONST(0x3fffff)
#define PMC_IMPL_DDR_CNTRL_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_DDR_CNTRL_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_DDR_CNTRL_0_READ_MASK                  _MK_MASK_CONST(0x3fffff)
#define PMC_IMPL_DDR_CNTRL_0_WRITE_MASK                         _MK_MASK_CONST(0x3fffff)
#define PMC_IMPL_DDR_CNTRL_0_DDR_DPD_IO_SHIFT                   _MK_SHIFT_CONST(0)
#define PMC_IMPL_DDR_CNTRL_0_DDR_DPD_IO_FIELD                   _MK_FIELD_CONST(0x3, PMC_IMPL_DDR_CNTRL_0_DDR_DPD_IO_SHIFT)
#define PMC_IMPL_DDR_CNTRL_0_DDR_DPD_IO_RANGE                   1:0
#define PMC_IMPL_DDR_CNTRL_0_DDR_DPD_IO_WOFFSET                 0x0
#define PMC_IMPL_DDR_CNTRL_0_DDR_DPD_IO_DEFAULT                 _MK_MASK_CONST(0x3)
#define PMC_IMPL_DDR_CNTRL_0_DDR_DPD_IO_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define PMC_IMPL_DDR_CNTRL_0_DDR_DPD_IO_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_DDR_CNTRL_0_DDR_DPD_IO_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define PMC_IMPL_DDR_CNTRL_0_VTT_VAUXP_E_REG_SHIFT                      _MK_SHIFT_CONST(2)
#define PMC_IMPL_DDR_CNTRL_0_VTT_VAUXP_E_REG_FIELD                      _MK_FIELD_CONST(0x1, PMC_IMPL_DDR_CNTRL_0_VTT_VAUXP_E_REG_SHIFT)
#define PMC_IMPL_DDR_CNTRL_0_VTT_VAUXP_E_REG_RANGE                      2:2
#define PMC_IMPL_DDR_CNTRL_0_VTT_VAUXP_E_REG_WOFFSET                    0x0
#define PMC_IMPL_DDR_CNTRL_0_VTT_VAUXP_E_REG_DEFAULT                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_DDR_CNTRL_0_VTT_VAUXP_E_REG_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PMC_IMPL_DDR_CNTRL_0_VTT_VAUXP_E_REG_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_DDR_CNTRL_0_VTT_VAUXP_E_REG_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define PMC_IMPL_DDR_CNTRL_0_VTT_VDA_E_REG_SHIFT                        _MK_SHIFT_CONST(3)
#define PMC_IMPL_DDR_CNTRL_0_VTT_VDA_E_REG_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_DDR_CNTRL_0_VTT_VDA_E_REG_SHIFT)
#define PMC_IMPL_DDR_CNTRL_0_VTT_VDA_E_REG_RANGE                        3:3
#define PMC_IMPL_DDR_CNTRL_0_VTT_VDA_E_REG_WOFFSET                      0x0
#define PMC_IMPL_DDR_CNTRL_0_VTT_VDA_E_REG_DEFAULT                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_DDR_CNTRL_0_VTT_VDA_E_REG_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_DDR_CNTRL_0_VTT_VDA_E_REG_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_DDR_CNTRL_0_VTT_VDA_E_REG_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define PMC_IMPL_DDR_CNTRL_0_VTT_VCLAMP_E_REG_SHIFT                     _MK_SHIFT_CONST(4)
#define PMC_IMPL_DDR_CNTRL_0_VTT_VCLAMP_E_REG_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_DDR_CNTRL_0_VTT_VCLAMP_E_REG_SHIFT)
#define PMC_IMPL_DDR_CNTRL_0_VTT_VCLAMP_E_REG_RANGE                     4:4
#define PMC_IMPL_DDR_CNTRL_0_VTT_VCLAMP_E_REG_WOFFSET                   0x0
#define PMC_IMPL_DDR_CNTRL_0_VTT_VCLAMP_E_REG_DEFAULT                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_DDR_CNTRL_0_VTT_VCLAMP_E_REG_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_DDR_CNTRL_0_VTT_VCLAMP_E_REG_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_DDR_CNTRL_0_VTT_VCLAMP_E_REG_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define PMC_IMPL_DDR_CNTRL_0_CMD_SEL_MODE_SHIFT                 _MK_SHIFT_CONST(5)
#define PMC_IMPL_DDR_CNTRL_0_CMD_SEL_MODE_FIELD                 _MK_FIELD_CONST(0x3, PMC_IMPL_DDR_CNTRL_0_CMD_SEL_MODE_SHIFT)
#define PMC_IMPL_DDR_CNTRL_0_CMD_SEL_MODE_RANGE                 6:5
#define PMC_IMPL_DDR_CNTRL_0_CMD_SEL_MODE_WOFFSET                       0x0
#define PMC_IMPL_DDR_CNTRL_0_CMD_SEL_MODE_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_DDR_CNTRL_0_CMD_SEL_MODE_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PMC_IMPL_DDR_CNTRL_0_CMD_SEL_MODE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_DDR_CNTRL_0_CMD_SEL_MODE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define PMC_IMPL_DDR_CNTRL_0_CMD_HOLD_LOW_BR0_SHIFT                     _MK_SHIFT_CONST(7)
#define PMC_IMPL_DDR_CNTRL_0_CMD_HOLD_LOW_BR0_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_DDR_CNTRL_0_CMD_HOLD_LOW_BR0_SHIFT)
#define PMC_IMPL_DDR_CNTRL_0_CMD_HOLD_LOW_BR0_RANGE                     7:7
#define PMC_IMPL_DDR_CNTRL_0_CMD_HOLD_LOW_BR0_WOFFSET                   0x0
#define PMC_IMPL_DDR_CNTRL_0_CMD_HOLD_LOW_BR0_DEFAULT                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_DDR_CNTRL_0_CMD_HOLD_LOW_BR0_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_DDR_CNTRL_0_CMD_HOLD_LOW_BR0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_DDR_CNTRL_0_CMD_HOLD_LOW_BR0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define PMC_IMPL_DDR_CNTRL_0_CMD_HOLD_LOW_BR1_SHIFT                     _MK_SHIFT_CONST(8)
#define PMC_IMPL_DDR_CNTRL_0_CMD_HOLD_LOW_BR1_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_DDR_CNTRL_0_CMD_HOLD_LOW_BR1_SHIFT)
#define PMC_IMPL_DDR_CNTRL_0_CMD_HOLD_LOW_BR1_RANGE                     8:8
#define PMC_IMPL_DDR_CNTRL_0_CMD_HOLD_LOW_BR1_WOFFSET                   0x0
#define PMC_IMPL_DDR_CNTRL_0_CMD_HOLD_LOW_BR1_DEFAULT                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_DDR_CNTRL_0_CMD_HOLD_LOW_BR1_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_DDR_CNTRL_0_CMD_HOLD_LOW_BR1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_DDR_CNTRL_0_CMD_HOLD_LOW_BR1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define PMC_IMPL_DDR_CNTRL_0_CMD_HOLD_LOW_BR2_SHIFT                     _MK_SHIFT_CONST(9)
#define PMC_IMPL_DDR_CNTRL_0_CMD_HOLD_LOW_BR2_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_DDR_CNTRL_0_CMD_HOLD_LOW_BR2_SHIFT)
#define PMC_IMPL_DDR_CNTRL_0_CMD_HOLD_LOW_BR2_RANGE                     9:9
#define PMC_IMPL_DDR_CNTRL_0_CMD_HOLD_LOW_BR2_WOFFSET                   0x0
#define PMC_IMPL_DDR_CNTRL_0_CMD_HOLD_LOW_BR2_DEFAULT                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_DDR_CNTRL_0_CMD_HOLD_LOW_BR2_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_DDR_CNTRL_0_CMD_HOLD_LOW_BR2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_DDR_CNTRL_0_CMD_HOLD_LOW_BR2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define PMC_IMPL_DDR_CNTRL_0_CMD_HOLD_LOW_BR3_SHIFT                     _MK_SHIFT_CONST(10)
#define PMC_IMPL_DDR_CNTRL_0_CMD_HOLD_LOW_BR3_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_DDR_CNTRL_0_CMD_HOLD_LOW_BR3_SHIFT)
#define PMC_IMPL_DDR_CNTRL_0_CMD_HOLD_LOW_BR3_RANGE                     10:10
#define PMC_IMPL_DDR_CNTRL_0_CMD_HOLD_LOW_BR3_WOFFSET                   0x0
#define PMC_IMPL_DDR_CNTRL_0_CMD_HOLD_LOW_BR3_DEFAULT                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_DDR_CNTRL_0_CMD_HOLD_LOW_BR3_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_DDR_CNTRL_0_CMD_HOLD_LOW_BR3_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_DDR_CNTRL_0_CMD_HOLD_LOW_BR3_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define PMC_IMPL_DDR_CNTRL_0_CMD_HOLD_LOW_BR4_SHIFT                     _MK_SHIFT_CONST(11)
#define PMC_IMPL_DDR_CNTRL_0_CMD_HOLD_LOW_BR4_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_DDR_CNTRL_0_CMD_HOLD_LOW_BR4_SHIFT)
#define PMC_IMPL_DDR_CNTRL_0_CMD_HOLD_LOW_BR4_RANGE                     11:11
#define PMC_IMPL_DDR_CNTRL_0_CMD_HOLD_LOW_BR4_WOFFSET                   0x0
#define PMC_IMPL_DDR_CNTRL_0_CMD_HOLD_LOW_BR4_DEFAULT                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_DDR_CNTRL_0_CMD_HOLD_LOW_BR4_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_DDR_CNTRL_0_CMD_HOLD_LOW_BR4_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_DDR_CNTRL_0_CMD_HOLD_LOW_BR4_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define PMC_IMPL_DDR_CNTRL_0_CMD_HOLD_LOW_BR5_SHIFT                     _MK_SHIFT_CONST(12)
#define PMC_IMPL_DDR_CNTRL_0_CMD_HOLD_LOW_BR5_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_DDR_CNTRL_0_CMD_HOLD_LOW_BR5_SHIFT)
#define PMC_IMPL_DDR_CNTRL_0_CMD_HOLD_LOW_BR5_RANGE                     12:12
#define PMC_IMPL_DDR_CNTRL_0_CMD_HOLD_LOW_BR5_WOFFSET                   0x0
#define PMC_IMPL_DDR_CNTRL_0_CMD_HOLD_LOW_BR5_DEFAULT                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_DDR_CNTRL_0_CMD_HOLD_LOW_BR5_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_DDR_CNTRL_0_CMD_HOLD_LOW_BR5_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_DDR_CNTRL_0_CMD_HOLD_LOW_BR5_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define PMC_IMPL_DDR_CNTRL_0_CMD_HOLD_LOW_BR6_SHIFT                     _MK_SHIFT_CONST(13)
#define PMC_IMPL_DDR_CNTRL_0_CMD_HOLD_LOW_BR6_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_DDR_CNTRL_0_CMD_HOLD_LOW_BR6_SHIFT)
#define PMC_IMPL_DDR_CNTRL_0_CMD_HOLD_LOW_BR6_RANGE                     13:13
#define PMC_IMPL_DDR_CNTRL_0_CMD_HOLD_LOW_BR6_WOFFSET                   0x0
#define PMC_IMPL_DDR_CNTRL_0_CMD_HOLD_LOW_BR6_DEFAULT                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_DDR_CNTRL_0_CMD_HOLD_LOW_BR6_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_DDR_CNTRL_0_CMD_HOLD_LOW_BR6_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_DDR_CNTRL_0_CMD_HOLD_LOW_BR6_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define PMC_IMPL_DDR_CNTRL_0_CMD_HOLD_LOW_BR7_SHIFT                     _MK_SHIFT_CONST(14)
#define PMC_IMPL_DDR_CNTRL_0_CMD_HOLD_LOW_BR7_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_DDR_CNTRL_0_CMD_HOLD_LOW_BR7_SHIFT)
#define PMC_IMPL_DDR_CNTRL_0_CMD_HOLD_LOW_BR7_RANGE                     14:14
#define PMC_IMPL_DDR_CNTRL_0_CMD_HOLD_LOW_BR7_WOFFSET                   0x0
#define PMC_IMPL_DDR_CNTRL_0_CMD_HOLD_LOW_BR7_DEFAULT                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_DDR_CNTRL_0_CMD_HOLD_LOW_BR7_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_DDR_CNTRL_0_CMD_HOLD_LOW_BR7_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_DDR_CNTRL_0_CMD_HOLD_LOW_BR7_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define PMC_IMPL_DDR_CNTRL_0_CMD_HOLD_LOW_BR8_SHIFT                     _MK_SHIFT_CONST(15)
#define PMC_IMPL_DDR_CNTRL_0_CMD_HOLD_LOW_BR8_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_DDR_CNTRL_0_CMD_HOLD_LOW_BR8_SHIFT)
#define PMC_IMPL_DDR_CNTRL_0_CMD_HOLD_LOW_BR8_RANGE                     15:15
#define PMC_IMPL_DDR_CNTRL_0_CMD_HOLD_LOW_BR8_WOFFSET                   0x0
#define PMC_IMPL_DDR_CNTRL_0_CMD_HOLD_LOW_BR8_DEFAULT                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_DDR_CNTRL_0_CMD_HOLD_LOW_BR8_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_DDR_CNTRL_0_CMD_HOLD_LOW_BR8_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_DDR_CNTRL_0_CMD_HOLD_LOW_BR8_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define PMC_IMPL_DDR_CNTRL_0_CMD_HOLD_LOW_BR9_SHIFT                     _MK_SHIFT_CONST(16)
#define PMC_IMPL_DDR_CNTRL_0_CMD_HOLD_LOW_BR9_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_DDR_CNTRL_0_CMD_HOLD_LOW_BR9_SHIFT)
#define PMC_IMPL_DDR_CNTRL_0_CMD_HOLD_LOW_BR9_RANGE                     16:16
#define PMC_IMPL_DDR_CNTRL_0_CMD_HOLD_LOW_BR9_WOFFSET                   0x0
#define PMC_IMPL_DDR_CNTRL_0_CMD_HOLD_LOW_BR9_DEFAULT                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_DDR_CNTRL_0_CMD_HOLD_LOW_BR9_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_DDR_CNTRL_0_CMD_HOLD_LOW_BR9_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_DDR_CNTRL_0_CMD_HOLD_LOW_BR9_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define PMC_IMPL_DDR_CNTRL_0_CMD_HOLD_LOW_BR10_SHIFT                    _MK_SHIFT_CONST(17)
#define PMC_IMPL_DDR_CNTRL_0_CMD_HOLD_LOW_BR10_FIELD                    _MK_FIELD_CONST(0x1, PMC_IMPL_DDR_CNTRL_0_CMD_HOLD_LOW_BR10_SHIFT)
#define PMC_IMPL_DDR_CNTRL_0_CMD_HOLD_LOW_BR10_RANGE                    17:17
#define PMC_IMPL_DDR_CNTRL_0_CMD_HOLD_LOW_BR10_WOFFSET                  0x0
#define PMC_IMPL_DDR_CNTRL_0_CMD_HOLD_LOW_BR10_DEFAULT                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_DDR_CNTRL_0_CMD_HOLD_LOW_BR10_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_DDR_CNTRL_0_CMD_HOLD_LOW_BR10_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_DDR_CNTRL_0_CMD_HOLD_LOW_BR10_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define PMC_IMPL_DDR_CNTRL_0_CMD_HOLD_LOW_BR11_SHIFT                    _MK_SHIFT_CONST(18)
#define PMC_IMPL_DDR_CNTRL_0_CMD_HOLD_LOW_BR11_FIELD                    _MK_FIELD_CONST(0x1, PMC_IMPL_DDR_CNTRL_0_CMD_HOLD_LOW_BR11_SHIFT)
#define PMC_IMPL_DDR_CNTRL_0_CMD_HOLD_LOW_BR11_RANGE                    18:18
#define PMC_IMPL_DDR_CNTRL_0_CMD_HOLD_LOW_BR11_WOFFSET                  0x0
#define PMC_IMPL_DDR_CNTRL_0_CMD_HOLD_LOW_BR11_DEFAULT                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_DDR_CNTRL_0_CMD_HOLD_LOW_BR11_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_DDR_CNTRL_0_CMD_HOLD_LOW_BR11_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_DDR_CNTRL_0_CMD_HOLD_LOW_BR11_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define PMC_IMPL_DDR_CNTRL_0_DDR_RESET_DPD_IO_SHIFT                     _MK_SHIFT_CONST(19)
#define PMC_IMPL_DDR_CNTRL_0_DDR_RESET_DPD_IO_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_DDR_CNTRL_0_DDR_RESET_DPD_IO_SHIFT)
#define PMC_IMPL_DDR_CNTRL_0_DDR_RESET_DPD_IO_RANGE                     19:19
#define PMC_IMPL_DDR_CNTRL_0_DDR_RESET_DPD_IO_WOFFSET                   0x0
#define PMC_IMPL_DDR_CNTRL_0_DDR_RESET_DPD_IO_DEFAULT                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_DDR_CNTRL_0_DDR_RESET_DPD_IO_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_DDR_CNTRL_0_DDR_RESET_DPD_IO_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_DDR_CNTRL_0_DDR_RESET_DPD_IO_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define PMC_IMPL_DDR_CNTRL_0_VTTLP_VDDA_E_REG_SHIFT                     _MK_SHIFT_CONST(20)
#define PMC_IMPL_DDR_CNTRL_0_VTTLP_VDDA_E_REG_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_DDR_CNTRL_0_VTTLP_VDDA_E_REG_SHIFT)
#define PMC_IMPL_DDR_CNTRL_0_VTTLP_VDDA_E_REG_RANGE                     20:20
#define PMC_IMPL_DDR_CNTRL_0_VTTLP_VDDA_E_REG_WOFFSET                   0x0
#define PMC_IMPL_DDR_CNTRL_0_VTTLP_VDDA_E_REG_DEFAULT                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_DDR_CNTRL_0_VTTLP_VDDA_E_REG_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_DDR_CNTRL_0_VTTLP_VDDA_E_REG_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_DDR_CNTRL_0_VTTLP_VDDA_E_REG_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define PMC_IMPL_DDR_CNTRL_0_VTTCDB_VDDA_E_REG_SHIFT                    _MK_SHIFT_CONST(21)
#define PMC_IMPL_DDR_CNTRL_0_VTTCDB_VDDA_E_REG_FIELD                    _MK_FIELD_CONST(0x1, PMC_IMPL_DDR_CNTRL_0_VTTCDB_VDDA_E_REG_SHIFT)
#define PMC_IMPL_DDR_CNTRL_0_VTTCDB_VDDA_E_REG_RANGE                    21:21
#define PMC_IMPL_DDR_CNTRL_0_VTTCDB_VDDA_E_REG_WOFFSET                  0x0
#define PMC_IMPL_DDR_CNTRL_0_VTTCDB_VDDA_E_REG_DEFAULT                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_DDR_CNTRL_0_VTTCDB_VDDA_E_REG_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_DDR_CNTRL_0_VTTCDB_VDDA_E_REG_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_DDR_CNTRL_0_VTTCDB_VDDA_E_REG_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register PMC_IMPL_DDR_CNTRL_MEM1_0
#define PMC_IMPL_DDR_CNTRL_MEM1_0                       _MK_ADDR_CONST(0x120)
#define PMC_IMPL_DDR_CNTRL_MEM1_0_SECURE                        0x0
#define PMC_IMPL_DDR_CNTRL_MEM1_0_SCR                   DDR_CNTRL_SCR_0
#define PMC_IMPL_DDR_CNTRL_MEM1_0_WORD_COUNT                    0x1
#define PMC_IMPL_DDR_CNTRL_MEM1_0_RESET_VAL                     _MK_MASK_CONST(0x3fff9f)
#define PMC_IMPL_DDR_CNTRL_MEM1_0_RESET_MASK                    _MK_MASK_CONST(0x3fffff)
#define PMC_IMPL_DDR_CNTRL_MEM1_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_DDR_CNTRL_MEM1_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_DDR_CNTRL_MEM1_0_READ_MASK                     _MK_MASK_CONST(0x3fffff)
#define PMC_IMPL_DDR_CNTRL_MEM1_0_WRITE_MASK                    _MK_MASK_CONST(0x3fffff)
#define PMC_IMPL_DDR_CNTRL_MEM1_0_DDR_DPD_IO_SHIFT                      _MK_SHIFT_CONST(0)
#define PMC_IMPL_DDR_CNTRL_MEM1_0_DDR_DPD_IO_FIELD                      _MK_FIELD_CONST(0x3, PMC_IMPL_DDR_CNTRL_MEM1_0_DDR_DPD_IO_SHIFT)
#define PMC_IMPL_DDR_CNTRL_MEM1_0_DDR_DPD_IO_RANGE                      1:0
#define PMC_IMPL_DDR_CNTRL_MEM1_0_DDR_DPD_IO_WOFFSET                    0x0
#define PMC_IMPL_DDR_CNTRL_MEM1_0_DDR_DPD_IO_DEFAULT                    _MK_MASK_CONST(0x3)
#define PMC_IMPL_DDR_CNTRL_MEM1_0_DDR_DPD_IO_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define PMC_IMPL_DDR_CNTRL_MEM1_0_DDR_DPD_IO_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_DDR_CNTRL_MEM1_0_DDR_DPD_IO_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define PMC_IMPL_DDR_CNTRL_MEM1_0_VTT_VAUXP_E_REG_SHIFT                 _MK_SHIFT_CONST(2)
#define PMC_IMPL_DDR_CNTRL_MEM1_0_VTT_VAUXP_E_REG_FIELD                 _MK_FIELD_CONST(0x1, PMC_IMPL_DDR_CNTRL_MEM1_0_VTT_VAUXP_E_REG_SHIFT)
#define PMC_IMPL_DDR_CNTRL_MEM1_0_VTT_VAUXP_E_REG_RANGE                 2:2
#define PMC_IMPL_DDR_CNTRL_MEM1_0_VTT_VAUXP_E_REG_WOFFSET                       0x0
#define PMC_IMPL_DDR_CNTRL_MEM1_0_VTT_VAUXP_E_REG_DEFAULT                       _MK_MASK_CONST(0x1)
#define PMC_IMPL_DDR_CNTRL_MEM1_0_VTT_VAUXP_E_REG_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_DDR_CNTRL_MEM1_0_VTT_VAUXP_E_REG_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_DDR_CNTRL_MEM1_0_VTT_VAUXP_E_REG_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define PMC_IMPL_DDR_CNTRL_MEM1_0_VTT_VDA_E_REG_SHIFT                   _MK_SHIFT_CONST(3)
#define PMC_IMPL_DDR_CNTRL_MEM1_0_VTT_VDA_E_REG_FIELD                   _MK_FIELD_CONST(0x1, PMC_IMPL_DDR_CNTRL_MEM1_0_VTT_VDA_E_REG_SHIFT)
#define PMC_IMPL_DDR_CNTRL_MEM1_0_VTT_VDA_E_REG_RANGE                   3:3
#define PMC_IMPL_DDR_CNTRL_MEM1_0_VTT_VDA_E_REG_WOFFSET                 0x0
#define PMC_IMPL_DDR_CNTRL_MEM1_0_VTT_VDA_E_REG_DEFAULT                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_DDR_CNTRL_MEM1_0_VTT_VDA_E_REG_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_DDR_CNTRL_MEM1_0_VTT_VDA_E_REG_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_DDR_CNTRL_MEM1_0_VTT_VDA_E_REG_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define PMC_IMPL_DDR_CNTRL_MEM1_0_VTT_VCLAMP_E_REG_SHIFT                        _MK_SHIFT_CONST(4)
#define PMC_IMPL_DDR_CNTRL_MEM1_0_VTT_VCLAMP_E_REG_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_DDR_CNTRL_MEM1_0_VTT_VCLAMP_E_REG_SHIFT)
#define PMC_IMPL_DDR_CNTRL_MEM1_0_VTT_VCLAMP_E_REG_RANGE                        4:4
#define PMC_IMPL_DDR_CNTRL_MEM1_0_VTT_VCLAMP_E_REG_WOFFSET                      0x0
#define PMC_IMPL_DDR_CNTRL_MEM1_0_VTT_VCLAMP_E_REG_DEFAULT                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_DDR_CNTRL_MEM1_0_VTT_VCLAMP_E_REG_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_DDR_CNTRL_MEM1_0_VTT_VCLAMP_E_REG_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_DDR_CNTRL_MEM1_0_VTT_VCLAMP_E_REG_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define PMC_IMPL_DDR_CNTRL_MEM1_0_CMD_SEL_MODE_SHIFT                    _MK_SHIFT_CONST(5)
#define PMC_IMPL_DDR_CNTRL_MEM1_0_CMD_SEL_MODE_FIELD                    _MK_FIELD_CONST(0x3, PMC_IMPL_DDR_CNTRL_MEM1_0_CMD_SEL_MODE_SHIFT)
#define PMC_IMPL_DDR_CNTRL_MEM1_0_CMD_SEL_MODE_RANGE                    6:5
#define PMC_IMPL_DDR_CNTRL_MEM1_0_CMD_SEL_MODE_WOFFSET                  0x0
#define PMC_IMPL_DDR_CNTRL_MEM1_0_CMD_SEL_MODE_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_DDR_CNTRL_MEM1_0_CMD_SEL_MODE_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define PMC_IMPL_DDR_CNTRL_MEM1_0_CMD_SEL_MODE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_DDR_CNTRL_MEM1_0_CMD_SEL_MODE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define PMC_IMPL_DDR_CNTRL_MEM1_0_CMD_HOLD_LOW_BR0_SHIFT                        _MK_SHIFT_CONST(7)
#define PMC_IMPL_DDR_CNTRL_MEM1_0_CMD_HOLD_LOW_BR0_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_DDR_CNTRL_MEM1_0_CMD_HOLD_LOW_BR0_SHIFT)
#define PMC_IMPL_DDR_CNTRL_MEM1_0_CMD_HOLD_LOW_BR0_RANGE                        7:7
#define PMC_IMPL_DDR_CNTRL_MEM1_0_CMD_HOLD_LOW_BR0_WOFFSET                      0x0
#define PMC_IMPL_DDR_CNTRL_MEM1_0_CMD_HOLD_LOW_BR0_DEFAULT                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_DDR_CNTRL_MEM1_0_CMD_HOLD_LOW_BR0_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_DDR_CNTRL_MEM1_0_CMD_HOLD_LOW_BR0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_DDR_CNTRL_MEM1_0_CMD_HOLD_LOW_BR0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define PMC_IMPL_DDR_CNTRL_MEM1_0_CMD_HOLD_LOW_BR1_SHIFT                        _MK_SHIFT_CONST(8)
#define PMC_IMPL_DDR_CNTRL_MEM1_0_CMD_HOLD_LOW_BR1_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_DDR_CNTRL_MEM1_0_CMD_HOLD_LOW_BR1_SHIFT)
#define PMC_IMPL_DDR_CNTRL_MEM1_0_CMD_HOLD_LOW_BR1_RANGE                        8:8
#define PMC_IMPL_DDR_CNTRL_MEM1_0_CMD_HOLD_LOW_BR1_WOFFSET                      0x0
#define PMC_IMPL_DDR_CNTRL_MEM1_0_CMD_HOLD_LOW_BR1_DEFAULT                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_DDR_CNTRL_MEM1_0_CMD_HOLD_LOW_BR1_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_DDR_CNTRL_MEM1_0_CMD_HOLD_LOW_BR1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_DDR_CNTRL_MEM1_0_CMD_HOLD_LOW_BR1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define PMC_IMPL_DDR_CNTRL_MEM1_0_CMD_HOLD_LOW_BR2_SHIFT                        _MK_SHIFT_CONST(9)
#define PMC_IMPL_DDR_CNTRL_MEM1_0_CMD_HOLD_LOW_BR2_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_DDR_CNTRL_MEM1_0_CMD_HOLD_LOW_BR2_SHIFT)
#define PMC_IMPL_DDR_CNTRL_MEM1_0_CMD_HOLD_LOW_BR2_RANGE                        9:9
#define PMC_IMPL_DDR_CNTRL_MEM1_0_CMD_HOLD_LOW_BR2_WOFFSET                      0x0
#define PMC_IMPL_DDR_CNTRL_MEM1_0_CMD_HOLD_LOW_BR2_DEFAULT                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_DDR_CNTRL_MEM1_0_CMD_HOLD_LOW_BR2_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_DDR_CNTRL_MEM1_0_CMD_HOLD_LOW_BR2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_DDR_CNTRL_MEM1_0_CMD_HOLD_LOW_BR2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define PMC_IMPL_DDR_CNTRL_MEM1_0_CMD_HOLD_LOW_BR3_SHIFT                        _MK_SHIFT_CONST(10)
#define PMC_IMPL_DDR_CNTRL_MEM1_0_CMD_HOLD_LOW_BR3_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_DDR_CNTRL_MEM1_0_CMD_HOLD_LOW_BR3_SHIFT)
#define PMC_IMPL_DDR_CNTRL_MEM1_0_CMD_HOLD_LOW_BR3_RANGE                        10:10
#define PMC_IMPL_DDR_CNTRL_MEM1_0_CMD_HOLD_LOW_BR3_WOFFSET                      0x0
#define PMC_IMPL_DDR_CNTRL_MEM1_0_CMD_HOLD_LOW_BR3_DEFAULT                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_DDR_CNTRL_MEM1_0_CMD_HOLD_LOW_BR3_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_DDR_CNTRL_MEM1_0_CMD_HOLD_LOW_BR3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_DDR_CNTRL_MEM1_0_CMD_HOLD_LOW_BR3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define PMC_IMPL_DDR_CNTRL_MEM1_0_CMD_HOLD_LOW_BR4_SHIFT                        _MK_SHIFT_CONST(11)
#define PMC_IMPL_DDR_CNTRL_MEM1_0_CMD_HOLD_LOW_BR4_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_DDR_CNTRL_MEM1_0_CMD_HOLD_LOW_BR4_SHIFT)
#define PMC_IMPL_DDR_CNTRL_MEM1_0_CMD_HOLD_LOW_BR4_RANGE                        11:11
#define PMC_IMPL_DDR_CNTRL_MEM1_0_CMD_HOLD_LOW_BR4_WOFFSET                      0x0
#define PMC_IMPL_DDR_CNTRL_MEM1_0_CMD_HOLD_LOW_BR4_DEFAULT                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_DDR_CNTRL_MEM1_0_CMD_HOLD_LOW_BR4_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_DDR_CNTRL_MEM1_0_CMD_HOLD_LOW_BR4_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_DDR_CNTRL_MEM1_0_CMD_HOLD_LOW_BR4_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define PMC_IMPL_DDR_CNTRL_MEM1_0_CMD_HOLD_LOW_BR5_SHIFT                        _MK_SHIFT_CONST(12)
#define PMC_IMPL_DDR_CNTRL_MEM1_0_CMD_HOLD_LOW_BR5_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_DDR_CNTRL_MEM1_0_CMD_HOLD_LOW_BR5_SHIFT)
#define PMC_IMPL_DDR_CNTRL_MEM1_0_CMD_HOLD_LOW_BR5_RANGE                        12:12
#define PMC_IMPL_DDR_CNTRL_MEM1_0_CMD_HOLD_LOW_BR5_WOFFSET                      0x0
#define PMC_IMPL_DDR_CNTRL_MEM1_0_CMD_HOLD_LOW_BR5_DEFAULT                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_DDR_CNTRL_MEM1_0_CMD_HOLD_LOW_BR5_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_DDR_CNTRL_MEM1_0_CMD_HOLD_LOW_BR5_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_DDR_CNTRL_MEM1_0_CMD_HOLD_LOW_BR5_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define PMC_IMPL_DDR_CNTRL_MEM1_0_CMD_HOLD_LOW_BR6_SHIFT                        _MK_SHIFT_CONST(13)
#define PMC_IMPL_DDR_CNTRL_MEM1_0_CMD_HOLD_LOW_BR6_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_DDR_CNTRL_MEM1_0_CMD_HOLD_LOW_BR6_SHIFT)
#define PMC_IMPL_DDR_CNTRL_MEM1_0_CMD_HOLD_LOW_BR6_RANGE                        13:13
#define PMC_IMPL_DDR_CNTRL_MEM1_0_CMD_HOLD_LOW_BR6_WOFFSET                      0x0
#define PMC_IMPL_DDR_CNTRL_MEM1_0_CMD_HOLD_LOW_BR6_DEFAULT                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_DDR_CNTRL_MEM1_0_CMD_HOLD_LOW_BR6_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_DDR_CNTRL_MEM1_0_CMD_HOLD_LOW_BR6_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_DDR_CNTRL_MEM1_0_CMD_HOLD_LOW_BR6_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define PMC_IMPL_DDR_CNTRL_MEM1_0_CMD_HOLD_LOW_BR7_SHIFT                        _MK_SHIFT_CONST(14)
#define PMC_IMPL_DDR_CNTRL_MEM1_0_CMD_HOLD_LOW_BR7_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_DDR_CNTRL_MEM1_0_CMD_HOLD_LOW_BR7_SHIFT)
#define PMC_IMPL_DDR_CNTRL_MEM1_0_CMD_HOLD_LOW_BR7_RANGE                        14:14
#define PMC_IMPL_DDR_CNTRL_MEM1_0_CMD_HOLD_LOW_BR7_WOFFSET                      0x0
#define PMC_IMPL_DDR_CNTRL_MEM1_0_CMD_HOLD_LOW_BR7_DEFAULT                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_DDR_CNTRL_MEM1_0_CMD_HOLD_LOW_BR7_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_DDR_CNTRL_MEM1_0_CMD_HOLD_LOW_BR7_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_DDR_CNTRL_MEM1_0_CMD_HOLD_LOW_BR7_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define PMC_IMPL_DDR_CNTRL_MEM1_0_CMD_HOLD_LOW_BR8_SHIFT                        _MK_SHIFT_CONST(15)
#define PMC_IMPL_DDR_CNTRL_MEM1_0_CMD_HOLD_LOW_BR8_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_DDR_CNTRL_MEM1_0_CMD_HOLD_LOW_BR8_SHIFT)
#define PMC_IMPL_DDR_CNTRL_MEM1_0_CMD_HOLD_LOW_BR8_RANGE                        15:15
#define PMC_IMPL_DDR_CNTRL_MEM1_0_CMD_HOLD_LOW_BR8_WOFFSET                      0x0
#define PMC_IMPL_DDR_CNTRL_MEM1_0_CMD_HOLD_LOW_BR8_DEFAULT                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_DDR_CNTRL_MEM1_0_CMD_HOLD_LOW_BR8_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_DDR_CNTRL_MEM1_0_CMD_HOLD_LOW_BR8_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_DDR_CNTRL_MEM1_0_CMD_HOLD_LOW_BR8_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define PMC_IMPL_DDR_CNTRL_MEM1_0_CMD_HOLD_LOW_BR9_SHIFT                        _MK_SHIFT_CONST(16)
#define PMC_IMPL_DDR_CNTRL_MEM1_0_CMD_HOLD_LOW_BR9_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_DDR_CNTRL_MEM1_0_CMD_HOLD_LOW_BR9_SHIFT)
#define PMC_IMPL_DDR_CNTRL_MEM1_0_CMD_HOLD_LOW_BR9_RANGE                        16:16
#define PMC_IMPL_DDR_CNTRL_MEM1_0_CMD_HOLD_LOW_BR9_WOFFSET                      0x0
#define PMC_IMPL_DDR_CNTRL_MEM1_0_CMD_HOLD_LOW_BR9_DEFAULT                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_DDR_CNTRL_MEM1_0_CMD_HOLD_LOW_BR9_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_DDR_CNTRL_MEM1_0_CMD_HOLD_LOW_BR9_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_DDR_CNTRL_MEM1_0_CMD_HOLD_LOW_BR9_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define PMC_IMPL_DDR_CNTRL_MEM1_0_CMD_HOLD_LOW_BR10_SHIFT                       _MK_SHIFT_CONST(17)
#define PMC_IMPL_DDR_CNTRL_MEM1_0_CMD_HOLD_LOW_BR10_FIELD                       _MK_FIELD_CONST(0x1, PMC_IMPL_DDR_CNTRL_MEM1_0_CMD_HOLD_LOW_BR10_SHIFT)
#define PMC_IMPL_DDR_CNTRL_MEM1_0_CMD_HOLD_LOW_BR10_RANGE                       17:17
#define PMC_IMPL_DDR_CNTRL_MEM1_0_CMD_HOLD_LOW_BR10_WOFFSET                     0x0
#define PMC_IMPL_DDR_CNTRL_MEM1_0_CMD_HOLD_LOW_BR10_DEFAULT                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_DDR_CNTRL_MEM1_0_CMD_HOLD_LOW_BR10_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_DDR_CNTRL_MEM1_0_CMD_HOLD_LOW_BR10_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_DDR_CNTRL_MEM1_0_CMD_HOLD_LOW_BR10_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define PMC_IMPL_DDR_CNTRL_MEM1_0_CMD_HOLD_LOW_BR11_SHIFT                       _MK_SHIFT_CONST(18)
#define PMC_IMPL_DDR_CNTRL_MEM1_0_CMD_HOLD_LOW_BR11_FIELD                       _MK_FIELD_CONST(0x1, PMC_IMPL_DDR_CNTRL_MEM1_0_CMD_HOLD_LOW_BR11_SHIFT)
#define PMC_IMPL_DDR_CNTRL_MEM1_0_CMD_HOLD_LOW_BR11_RANGE                       18:18
#define PMC_IMPL_DDR_CNTRL_MEM1_0_CMD_HOLD_LOW_BR11_WOFFSET                     0x0
#define PMC_IMPL_DDR_CNTRL_MEM1_0_CMD_HOLD_LOW_BR11_DEFAULT                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_DDR_CNTRL_MEM1_0_CMD_HOLD_LOW_BR11_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_DDR_CNTRL_MEM1_0_CMD_HOLD_LOW_BR11_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_DDR_CNTRL_MEM1_0_CMD_HOLD_LOW_BR11_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define PMC_IMPL_DDR_CNTRL_MEM1_0_DDR_RESET_DPD_IO_SHIFT                        _MK_SHIFT_CONST(19)
#define PMC_IMPL_DDR_CNTRL_MEM1_0_DDR_RESET_DPD_IO_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_DDR_CNTRL_MEM1_0_DDR_RESET_DPD_IO_SHIFT)
#define PMC_IMPL_DDR_CNTRL_MEM1_0_DDR_RESET_DPD_IO_RANGE                        19:19
#define PMC_IMPL_DDR_CNTRL_MEM1_0_DDR_RESET_DPD_IO_WOFFSET                      0x0
#define PMC_IMPL_DDR_CNTRL_MEM1_0_DDR_RESET_DPD_IO_DEFAULT                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_DDR_CNTRL_MEM1_0_DDR_RESET_DPD_IO_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_DDR_CNTRL_MEM1_0_DDR_RESET_DPD_IO_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_DDR_CNTRL_MEM1_0_DDR_RESET_DPD_IO_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define PMC_IMPL_DDR_CNTRL_MEM1_0_VTTLP_VDDA_E_REG_SHIFT                        _MK_SHIFT_CONST(20)
#define PMC_IMPL_DDR_CNTRL_MEM1_0_VTTLP_VDDA_E_REG_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_DDR_CNTRL_MEM1_0_VTTLP_VDDA_E_REG_SHIFT)
#define PMC_IMPL_DDR_CNTRL_MEM1_0_VTTLP_VDDA_E_REG_RANGE                        20:20
#define PMC_IMPL_DDR_CNTRL_MEM1_0_VTTLP_VDDA_E_REG_WOFFSET                      0x0
#define PMC_IMPL_DDR_CNTRL_MEM1_0_VTTLP_VDDA_E_REG_DEFAULT                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_DDR_CNTRL_MEM1_0_VTTLP_VDDA_E_REG_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_DDR_CNTRL_MEM1_0_VTTLP_VDDA_E_REG_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_DDR_CNTRL_MEM1_0_VTTLP_VDDA_E_REG_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define PMC_IMPL_DDR_CNTRL_MEM1_0_VTTCDB_VDDA_E_REG_SHIFT                       _MK_SHIFT_CONST(21)
#define PMC_IMPL_DDR_CNTRL_MEM1_0_VTTCDB_VDDA_E_REG_FIELD                       _MK_FIELD_CONST(0x1, PMC_IMPL_DDR_CNTRL_MEM1_0_VTTCDB_VDDA_E_REG_SHIFT)
#define PMC_IMPL_DDR_CNTRL_MEM1_0_VTTCDB_VDDA_E_REG_RANGE                       21:21
#define PMC_IMPL_DDR_CNTRL_MEM1_0_VTTCDB_VDDA_E_REG_WOFFSET                     0x0
#define PMC_IMPL_DDR_CNTRL_MEM1_0_VTTCDB_VDDA_E_REG_DEFAULT                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_DDR_CNTRL_MEM1_0_VTTCDB_VDDA_E_REG_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_DDR_CNTRL_MEM1_0_VTTCDB_VDDA_E_REG_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_DDR_CNTRL_MEM1_0_VTTCDB_VDDA_E_REG_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Reserved address 292 [0x124]

// Reserved address 296 [0x128]

// Reserved address 300 [0x12c]

// Reserved address 304 [0x130]

// Reserved address 308 [0x134]

// Reserved address 312 [0x138]

// Reserved address 316 [0x13c]

// Reserved address 320 [0x140]

// Reserved address 324 [0x144]

// Reserved address 328 [0x148]

// Reserved address 332 [0x14c]

// Reserved address 336 [0x150]

// Reserved address 340 [0x154]

// Reserved address 344 [0x158]

// Reserved address 348 [0x15c]

// Reserved address 352 [0x160]

// Reserved address 356 [0x164]

// Reserved address 360 [0x168]

// Reserved address 364 [0x16c]

// Reserved address 368 [0x170]

// Reserved address 372 [0x174]

// Reserved address 376 [0x178]

// Reserved address 380 [0x17c]

// Reserved address 384 [0x180]

// Reserved address 388 [0x184]

// Reserved address 392 [0x188]

// Reserved address 396 [0x18c]

// Reserved address 400 [0x190]

// Reserved address 404 [0x194]

// Reserved address 408 [0x198]

// Reserved address 412 [0x19c]

// Reserved address 416 [0x1a0]

// Reserved address 420 [0x1a4]

// Reserved address 424 [0x1a8]

// Reserved address 428 [0x1ac]

// Reserved address 432 [0x1b0]

// Reserved address 436 [0x1b4]

// Reserved address 440 [0x1b8]

// Reserved address 444 [0x1bc]

// Reserved address 448 [0x1c0]

// Reserved address 452 [0x1c4]

// Reserved address 456 [0x1c8]

// Reserved address 460 [0x1cc]

// Reserved address 464 [0x1d0]

// Register PMC_IMPL_VFMON_ACTION_0
#define PMC_IMPL_VFMON_ACTION_0                 _MK_ADDR_CONST(0x1d4)
#define PMC_IMPL_VFMON_ACTION_0_SECURE                  0x0
#define PMC_IMPL_VFMON_ACTION_0_SCR                     VFMON_CTRL_SCR_0
#define PMC_IMPL_VFMON_ACTION_0_WORD_COUNT                      0x1
#define PMC_IMPL_VFMON_ACTION_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_VFMON_ACTION_0_RESET_MASK                      _MK_MASK_CONST(0x3fff)
#define PMC_IMPL_VFMON_ACTION_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_VFMON_ACTION_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define PMC_IMPL_VFMON_ACTION_0_READ_MASK                       _MK_MASK_CONST(0x3fff)
#define PMC_IMPL_VFMON_ACTION_0_WRITE_MASK                      _MK_MASK_CONST(0x3fff)
#define PMC_IMPL_VFMON_ACTION_0_FOSC_FAULT_ACTION_SHIFT                 _MK_SHIFT_CONST(0)
#define PMC_IMPL_VFMON_ACTION_0_FOSC_FAULT_ACTION_FIELD                 _MK_FIELD_CONST(0x3, PMC_IMPL_VFMON_ACTION_0_FOSC_FAULT_ACTION_SHIFT)
#define PMC_IMPL_VFMON_ACTION_0_FOSC_FAULT_ACTION_RANGE                 1:0
#define PMC_IMPL_VFMON_ACTION_0_FOSC_FAULT_ACTION_WOFFSET                       0x0
#define PMC_IMPL_VFMON_ACTION_0_FOSC_FAULT_ACTION_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_VFMON_ACTION_0_FOSC_FAULT_ACTION_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PMC_IMPL_VFMON_ACTION_0_FOSC_FAULT_ACTION_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_VFMON_ACTION_0_FOSC_FAULT_ACTION_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_VFMON_ACTION_0_FOSC_FAULT_ACTION_INIT_ENUM                     NONE
#define PMC_IMPL_VFMON_ACTION_0_FOSC_FAULT_ACTION_NONE                  _MK_ENUM_CONST(0)
#define PMC_IMPL_VFMON_ACTION_0_FOSC_FAULT_ACTION_INTR                  _MK_ENUM_CONST(1)
#define PMC_IMPL_VFMON_ACTION_0_FOSC_FAULT_ACTION_RST                   _MK_ENUM_CONST(2)

#define PMC_IMPL_VFMON_ACTION_0_F32K_FAULT_ACTION_SHIFT                 _MK_SHIFT_CONST(2)
#define PMC_IMPL_VFMON_ACTION_0_F32K_FAULT_ACTION_FIELD                 _MK_FIELD_CONST(0x3, PMC_IMPL_VFMON_ACTION_0_F32K_FAULT_ACTION_SHIFT)
#define PMC_IMPL_VFMON_ACTION_0_F32K_FAULT_ACTION_RANGE                 3:2
#define PMC_IMPL_VFMON_ACTION_0_F32K_FAULT_ACTION_WOFFSET                       0x0
#define PMC_IMPL_VFMON_ACTION_0_F32K_FAULT_ACTION_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_VFMON_ACTION_0_F32K_FAULT_ACTION_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PMC_IMPL_VFMON_ACTION_0_F32K_FAULT_ACTION_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_VFMON_ACTION_0_F32K_FAULT_ACTION_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_VFMON_ACTION_0_F32K_FAULT_ACTION_INIT_ENUM                     NONE
#define PMC_IMPL_VFMON_ACTION_0_F32K_FAULT_ACTION_NONE                  _MK_ENUM_CONST(0)
#define PMC_IMPL_VFMON_ACTION_0_F32K_FAULT_ACTION_INTR                  _MK_ENUM_CONST(1)
#define PMC_IMPL_VFMON_ACTION_0_F32K_FAULT_ACTION_RST                   _MK_ENUM_CONST(2)

#define PMC_IMPL_VFMON_ACTION_0_VRAIL_0_FAULT_ACTION_SHIFT                      _MK_SHIFT_CONST(4)
#define PMC_IMPL_VFMON_ACTION_0_VRAIL_0_FAULT_ACTION_FIELD                      _MK_FIELD_CONST(0x3, PMC_IMPL_VFMON_ACTION_0_VRAIL_0_FAULT_ACTION_SHIFT)
#define PMC_IMPL_VFMON_ACTION_0_VRAIL_0_FAULT_ACTION_RANGE                      5:4
#define PMC_IMPL_VFMON_ACTION_0_VRAIL_0_FAULT_ACTION_WOFFSET                    0x0
#define PMC_IMPL_VFMON_ACTION_0_VRAIL_0_FAULT_ACTION_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_VFMON_ACTION_0_VRAIL_0_FAULT_ACTION_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define PMC_IMPL_VFMON_ACTION_0_VRAIL_0_FAULT_ACTION_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_VFMON_ACTION_0_VRAIL_0_FAULT_ACTION_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_VFMON_ACTION_0_VRAIL_0_FAULT_ACTION_INIT_ENUM                  NONE
#define PMC_IMPL_VFMON_ACTION_0_VRAIL_0_FAULT_ACTION_NONE                       _MK_ENUM_CONST(0)
#define PMC_IMPL_VFMON_ACTION_0_VRAIL_0_FAULT_ACTION_INTR                       _MK_ENUM_CONST(1)
#define PMC_IMPL_VFMON_ACTION_0_VRAIL_0_FAULT_ACTION_RST                        _MK_ENUM_CONST(2)

#define PMC_IMPL_VFMON_ACTION_0_VRAIL_1_FAULT_ACTION_SHIFT                      _MK_SHIFT_CONST(6)
#define PMC_IMPL_VFMON_ACTION_0_VRAIL_1_FAULT_ACTION_FIELD                      _MK_FIELD_CONST(0x3, PMC_IMPL_VFMON_ACTION_0_VRAIL_1_FAULT_ACTION_SHIFT)
#define PMC_IMPL_VFMON_ACTION_0_VRAIL_1_FAULT_ACTION_RANGE                      7:6
#define PMC_IMPL_VFMON_ACTION_0_VRAIL_1_FAULT_ACTION_WOFFSET                    0x0
#define PMC_IMPL_VFMON_ACTION_0_VRAIL_1_FAULT_ACTION_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_VFMON_ACTION_0_VRAIL_1_FAULT_ACTION_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define PMC_IMPL_VFMON_ACTION_0_VRAIL_1_FAULT_ACTION_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_VFMON_ACTION_0_VRAIL_1_FAULT_ACTION_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_VFMON_ACTION_0_VRAIL_1_FAULT_ACTION_INIT_ENUM                  NONE
#define PMC_IMPL_VFMON_ACTION_0_VRAIL_1_FAULT_ACTION_NONE                       _MK_ENUM_CONST(0)
#define PMC_IMPL_VFMON_ACTION_0_VRAIL_1_FAULT_ACTION_INTR                       _MK_ENUM_CONST(1)
#define PMC_IMPL_VFMON_ACTION_0_VRAIL_1_FAULT_ACTION_RST                        _MK_ENUM_CONST(2)

#define PMC_IMPL_VFMON_ACTION_0_VRAIL_2_FAULT_ACTION_SHIFT                      _MK_SHIFT_CONST(8)
#define PMC_IMPL_VFMON_ACTION_0_VRAIL_2_FAULT_ACTION_FIELD                      _MK_FIELD_CONST(0x3, PMC_IMPL_VFMON_ACTION_0_VRAIL_2_FAULT_ACTION_SHIFT)
#define PMC_IMPL_VFMON_ACTION_0_VRAIL_2_FAULT_ACTION_RANGE                      9:8
#define PMC_IMPL_VFMON_ACTION_0_VRAIL_2_FAULT_ACTION_WOFFSET                    0x0
#define PMC_IMPL_VFMON_ACTION_0_VRAIL_2_FAULT_ACTION_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_VFMON_ACTION_0_VRAIL_2_FAULT_ACTION_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define PMC_IMPL_VFMON_ACTION_0_VRAIL_2_FAULT_ACTION_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_VFMON_ACTION_0_VRAIL_2_FAULT_ACTION_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_VFMON_ACTION_0_VRAIL_2_FAULT_ACTION_INIT_ENUM                  NONE
#define PMC_IMPL_VFMON_ACTION_0_VRAIL_2_FAULT_ACTION_NONE                       _MK_ENUM_CONST(0)
#define PMC_IMPL_VFMON_ACTION_0_VRAIL_2_FAULT_ACTION_INTR                       _MK_ENUM_CONST(1)
#define PMC_IMPL_VFMON_ACTION_0_VRAIL_2_FAULT_ACTION_RST                        _MK_ENUM_CONST(2)

#define PMC_IMPL_VFMON_ACTION_0_VRAIL_3_FAULT_ACTION_SHIFT                      _MK_SHIFT_CONST(10)
#define PMC_IMPL_VFMON_ACTION_0_VRAIL_3_FAULT_ACTION_FIELD                      _MK_FIELD_CONST(0x3, PMC_IMPL_VFMON_ACTION_0_VRAIL_3_FAULT_ACTION_SHIFT)
#define PMC_IMPL_VFMON_ACTION_0_VRAIL_3_FAULT_ACTION_RANGE                      11:10
#define PMC_IMPL_VFMON_ACTION_0_VRAIL_3_FAULT_ACTION_WOFFSET                    0x0
#define PMC_IMPL_VFMON_ACTION_0_VRAIL_3_FAULT_ACTION_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_VFMON_ACTION_0_VRAIL_3_FAULT_ACTION_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define PMC_IMPL_VFMON_ACTION_0_VRAIL_3_FAULT_ACTION_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_VFMON_ACTION_0_VRAIL_3_FAULT_ACTION_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_VFMON_ACTION_0_VRAIL_3_FAULT_ACTION_INIT_ENUM                  NONE
#define PMC_IMPL_VFMON_ACTION_0_VRAIL_3_FAULT_ACTION_NONE                       _MK_ENUM_CONST(0)
#define PMC_IMPL_VFMON_ACTION_0_VRAIL_3_FAULT_ACTION_INTR                       _MK_ENUM_CONST(1)
#define PMC_IMPL_VFMON_ACTION_0_VRAIL_3_FAULT_ACTION_RST                        _MK_ENUM_CONST(2)

#define PMC_IMPL_VFMON_ACTION_0_VRAIL_4_FAULT_ACTION_SHIFT                      _MK_SHIFT_CONST(12)
#define PMC_IMPL_VFMON_ACTION_0_VRAIL_4_FAULT_ACTION_FIELD                      _MK_FIELD_CONST(0x3, PMC_IMPL_VFMON_ACTION_0_VRAIL_4_FAULT_ACTION_SHIFT)
#define PMC_IMPL_VFMON_ACTION_0_VRAIL_4_FAULT_ACTION_RANGE                      13:12
#define PMC_IMPL_VFMON_ACTION_0_VRAIL_4_FAULT_ACTION_WOFFSET                    0x0
#define PMC_IMPL_VFMON_ACTION_0_VRAIL_4_FAULT_ACTION_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_VFMON_ACTION_0_VRAIL_4_FAULT_ACTION_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define PMC_IMPL_VFMON_ACTION_0_VRAIL_4_FAULT_ACTION_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_VFMON_ACTION_0_VRAIL_4_FAULT_ACTION_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_VFMON_ACTION_0_VRAIL_4_FAULT_ACTION_INIT_ENUM                  NONE
#define PMC_IMPL_VFMON_ACTION_0_VRAIL_4_FAULT_ACTION_NONE                       _MK_ENUM_CONST(0)
#define PMC_IMPL_VFMON_ACTION_0_VRAIL_4_FAULT_ACTION_INTR                       _MK_ENUM_CONST(1)
#define PMC_IMPL_VFMON_ACTION_0_VRAIL_4_FAULT_ACTION_RST                        _MK_ENUM_CONST(2)


// Register PMC_IMPL_VFMON_INT_STATUS_0
#define PMC_IMPL_VFMON_INT_STATUS_0                     _MK_ADDR_CONST(0x1d8)
#define PMC_IMPL_VFMON_INT_STATUS_0_SECURE                      0x0
#define PMC_IMPL_VFMON_INT_STATUS_0_SCR                         VFMON_ST_SCR_0
#define PMC_IMPL_VFMON_INT_STATUS_0_WORD_COUNT                  0x1
#define PMC_IMPL_VFMON_INT_STATUS_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_VFMON_INT_STATUS_0_RESET_MASK                  _MK_MASK_CONST(0x7f)
#define PMC_IMPL_VFMON_INT_STATUS_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_VFMON_INT_STATUS_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_VFMON_INT_STATUS_0_READ_MASK                   _MK_MASK_CONST(0x7f)
#define PMC_IMPL_VFMON_INT_STATUS_0_WRITE_MASK                  _MK_MASK_CONST(0x7f)
#define PMC_IMPL_VFMON_INT_STATUS_0_FOSC_FAULT_SHIFT                    _MK_SHIFT_CONST(0)
#define PMC_IMPL_VFMON_INT_STATUS_0_FOSC_FAULT_FIELD                    _MK_FIELD_CONST(0x1, PMC_IMPL_VFMON_INT_STATUS_0_FOSC_FAULT_SHIFT)
#define PMC_IMPL_VFMON_INT_STATUS_0_FOSC_FAULT_RANGE                    0:0
#define PMC_IMPL_VFMON_INT_STATUS_0_FOSC_FAULT_WOFFSET                  0x0
#define PMC_IMPL_VFMON_INT_STATUS_0_FOSC_FAULT_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_VFMON_INT_STATUS_0_FOSC_FAULT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_VFMON_INT_STATUS_0_FOSC_FAULT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_VFMON_INT_STATUS_0_FOSC_FAULT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_VFMON_INT_STATUS_0_FOSC_FAULT_INIT_ENUM                        OFF
#define PMC_IMPL_VFMON_INT_STATUS_0_FOSC_FAULT_OFF                      _MK_ENUM_CONST(0)
#define PMC_IMPL_VFMON_INT_STATUS_0_FOSC_FAULT_ON                       _MK_ENUM_CONST(1)

#define PMC_IMPL_VFMON_INT_STATUS_0_F32K_FAULT_SHIFT                    _MK_SHIFT_CONST(1)
#define PMC_IMPL_VFMON_INT_STATUS_0_F32K_FAULT_FIELD                    _MK_FIELD_CONST(0x1, PMC_IMPL_VFMON_INT_STATUS_0_F32K_FAULT_SHIFT)
#define PMC_IMPL_VFMON_INT_STATUS_0_F32K_FAULT_RANGE                    1:1
#define PMC_IMPL_VFMON_INT_STATUS_0_F32K_FAULT_WOFFSET                  0x0
#define PMC_IMPL_VFMON_INT_STATUS_0_F32K_FAULT_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_VFMON_INT_STATUS_0_F32K_FAULT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_VFMON_INT_STATUS_0_F32K_FAULT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_VFMON_INT_STATUS_0_F32K_FAULT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_VFMON_INT_STATUS_0_F32K_FAULT_INIT_ENUM                        OFF
#define PMC_IMPL_VFMON_INT_STATUS_0_F32K_FAULT_OFF                      _MK_ENUM_CONST(0)
#define PMC_IMPL_VFMON_INT_STATUS_0_F32K_FAULT_ON                       _MK_ENUM_CONST(1)

#define PMC_IMPL_VFMON_INT_STATUS_0_VRAIL_0_FAULT_SHIFT                 _MK_SHIFT_CONST(2)
#define PMC_IMPL_VFMON_INT_STATUS_0_VRAIL_0_FAULT_FIELD                 _MK_FIELD_CONST(0x1, PMC_IMPL_VFMON_INT_STATUS_0_VRAIL_0_FAULT_SHIFT)
#define PMC_IMPL_VFMON_INT_STATUS_0_VRAIL_0_FAULT_RANGE                 2:2
#define PMC_IMPL_VFMON_INT_STATUS_0_VRAIL_0_FAULT_WOFFSET                       0x0
#define PMC_IMPL_VFMON_INT_STATUS_0_VRAIL_0_FAULT_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_VFMON_INT_STATUS_0_VRAIL_0_FAULT_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_VFMON_INT_STATUS_0_VRAIL_0_FAULT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_VFMON_INT_STATUS_0_VRAIL_0_FAULT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_VFMON_INT_STATUS_0_VRAIL_0_FAULT_INIT_ENUM                     OFF
#define PMC_IMPL_VFMON_INT_STATUS_0_VRAIL_0_FAULT_OFF                   _MK_ENUM_CONST(0)
#define PMC_IMPL_VFMON_INT_STATUS_0_VRAIL_0_FAULT_ON                    _MK_ENUM_CONST(1)

#define PMC_IMPL_VFMON_INT_STATUS_0_VRAIL_1_FAULT_SHIFT                 _MK_SHIFT_CONST(3)
#define PMC_IMPL_VFMON_INT_STATUS_0_VRAIL_1_FAULT_FIELD                 _MK_FIELD_CONST(0x1, PMC_IMPL_VFMON_INT_STATUS_0_VRAIL_1_FAULT_SHIFT)
#define PMC_IMPL_VFMON_INT_STATUS_0_VRAIL_1_FAULT_RANGE                 3:3
#define PMC_IMPL_VFMON_INT_STATUS_0_VRAIL_1_FAULT_WOFFSET                       0x0
#define PMC_IMPL_VFMON_INT_STATUS_0_VRAIL_1_FAULT_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_VFMON_INT_STATUS_0_VRAIL_1_FAULT_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_VFMON_INT_STATUS_0_VRAIL_1_FAULT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_VFMON_INT_STATUS_0_VRAIL_1_FAULT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_VFMON_INT_STATUS_0_VRAIL_1_FAULT_INIT_ENUM                     OFF
#define PMC_IMPL_VFMON_INT_STATUS_0_VRAIL_1_FAULT_OFF                   _MK_ENUM_CONST(0)
#define PMC_IMPL_VFMON_INT_STATUS_0_VRAIL_1_FAULT_ON                    _MK_ENUM_CONST(1)

#define PMC_IMPL_VFMON_INT_STATUS_0_VRAIL_2_FAULT_SHIFT                 _MK_SHIFT_CONST(4)
#define PMC_IMPL_VFMON_INT_STATUS_0_VRAIL_2_FAULT_FIELD                 _MK_FIELD_CONST(0x1, PMC_IMPL_VFMON_INT_STATUS_0_VRAIL_2_FAULT_SHIFT)
#define PMC_IMPL_VFMON_INT_STATUS_0_VRAIL_2_FAULT_RANGE                 4:4
#define PMC_IMPL_VFMON_INT_STATUS_0_VRAIL_2_FAULT_WOFFSET                       0x0
#define PMC_IMPL_VFMON_INT_STATUS_0_VRAIL_2_FAULT_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_VFMON_INT_STATUS_0_VRAIL_2_FAULT_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_VFMON_INT_STATUS_0_VRAIL_2_FAULT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_VFMON_INT_STATUS_0_VRAIL_2_FAULT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_VFMON_INT_STATUS_0_VRAIL_2_FAULT_INIT_ENUM                     OFF
#define PMC_IMPL_VFMON_INT_STATUS_0_VRAIL_2_FAULT_OFF                   _MK_ENUM_CONST(0)
#define PMC_IMPL_VFMON_INT_STATUS_0_VRAIL_2_FAULT_ON                    _MK_ENUM_CONST(1)

#define PMC_IMPL_VFMON_INT_STATUS_0_VRAIL_3_FAULT_SHIFT                 _MK_SHIFT_CONST(5)
#define PMC_IMPL_VFMON_INT_STATUS_0_VRAIL_3_FAULT_FIELD                 _MK_FIELD_CONST(0x1, PMC_IMPL_VFMON_INT_STATUS_0_VRAIL_3_FAULT_SHIFT)
#define PMC_IMPL_VFMON_INT_STATUS_0_VRAIL_3_FAULT_RANGE                 5:5
#define PMC_IMPL_VFMON_INT_STATUS_0_VRAIL_3_FAULT_WOFFSET                       0x0
#define PMC_IMPL_VFMON_INT_STATUS_0_VRAIL_3_FAULT_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_VFMON_INT_STATUS_0_VRAIL_3_FAULT_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_VFMON_INT_STATUS_0_VRAIL_3_FAULT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_VFMON_INT_STATUS_0_VRAIL_3_FAULT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_VFMON_INT_STATUS_0_VRAIL_3_FAULT_INIT_ENUM                     OFF
#define PMC_IMPL_VFMON_INT_STATUS_0_VRAIL_3_FAULT_OFF                   _MK_ENUM_CONST(0)
#define PMC_IMPL_VFMON_INT_STATUS_0_VRAIL_3_FAULT_ON                    _MK_ENUM_CONST(1)

#define PMC_IMPL_VFMON_INT_STATUS_0_VRAIL_4_FAULT_SHIFT                 _MK_SHIFT_CONST(6)
#define PMC_IMPL_VFMON_INT_STATUS_0_VRAIL_4_FAULT_FIELD                 _MK_FIELD_CONST(0x1, PMC_IMPL_VFMON_INT_STATUS_0_VRAIL_4_FAULT_SHIFT)
#define PMC_IMPL_VFMON_INT_STATUS_0_VRAIL_4_FAULT_RANGE                 6:6
#define PMC_IMPL_VFMON_INT_STATUS_0_VRAIL_4_FAULT_WOFFSET                       0x0
#define PMC_IMPL_VFMON_INT_STATUS_0_VRAIL_4_FAULT_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_VFMON_INT_STATUS_0_VRAIL_4_FAULT_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_VFMON_INT_STATUS_0_VRAIL_4_FAULT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_VFMON_INT_STATUS_0_VRAIL_4_FAULT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_VFMON_INT_STATUS_0_VRAIL_4_FAULT_INIT_ENUM                     OFF
#define PMC_IMPL_VFMON_INT_STATUS_0_VRAIL_4_FAULT_OFF                   _MK_ENUM_CONST(0)
#define PMC_IMPL_VFMON_INT_STATUS_0_VRAIL_4_FAULT_ON                    _MK_ENUM_CONST(1)


// Register PMC_IMPL_VFMON_INT_MASK_0
#define PMC_IMPL_VFMON_INT_MASK_0                       _MK_ADDR_CONST(0x1dc)
#define PMC_IMPL_VFMON_INT_MASK_0_SECURE                        0x0
#define PMC_IMPL_VFMON_INT_MASK_0_SCR                   VFMON_ST_SCR_0
#define PMC_IMPL_VFMON_INT_MASK_0_WORD_COUNT                    0x1
#define PMC_IMPL_VFMON_INT_MASK_0_RESET_VAL                     _MK_MASK_CONST(0x7f)
#define PMC_IMPL_VFMON_INT_MASK_0_RESET_MASK                    _MK_MASK_CONST(0x7f)
#define PMC_IMPL_VFMON_INT_MASK_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_VFMON_INT_MASK_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_VFMON_INT_MASK_0_READ_MASK                     _MK_MASK_CONST(0x7f)
#define PMC_IMPL_VFMON_INT_MASK_0_WRITE_MASK                    _MK_MASK_CONST(0x7f)
#define PMC_IMPL_VFMON_INT_MASK_0_FOSC_FAULT_SHIFT                      _MK_SHIFT_CONST(0)
#define PMC_IMPL_VFMON_INT_MASK_0_FOSC_FAULT_FIELD                      _MK_FIELD_CONST(0x1, PMC_IMPL_VFMON_INT_MASK_0_FOSC_FAULT_SHIFT)
#define PMC_IMPL_VFMON_INT_MASK_0_FOSC_FAULT_RANGE                      0:0
#define PMC_IMPL_VFMON_INT_MASK_0_FOSC_FAULT_WOFFSET                    0x0
#define PMC_IMPL_VFMON_INT_MASK_0_FOSC_FAULT_DEFAULT                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_VFMON_INT_MASK_0_FOSC_FAULT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PMC_IMPL_VFMON_INT_MASK_0_FOSC_FAULT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_VFMON_INT_MASK_0_FOSC_FAULT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_VFMON_INT_MASK_0_FOSC_FAULT_INIT_ENUM                  MASK
#define PMC_IMPL_VFMON_INT_MASK_0_FOSC_FAULT_UNMASK                     _MK_ENUM_CONST(0)
#define PMC_IMPL_VFMON_INT_MASK_0_FOSC_FAULT_MASK                       _MK_ENUM_CONST(1)

#define PMC_IMPL_VFMON_INT_MASK_0_F32K_FAULT_SHIFT                      _MK_SHIFT_CONST(1)
#define PMC_IMPL_VFMON_INT_MASK_0_F32K_FAULT_FIELD                      _MK_FIELD_CONST(0x1, PMC_IMPL_VFMON_INT_MASK_0_F32K_FAULT_SHIFT)
#define PMC_IMPL_VFMON_INT_MASK_0_F32K_FAULT_RANGE                      1:1
#define PMC_IMPL_VFMON_INT_MASK_0_F32K_FAULT_WOFFSET                    0x0
#define PMC_IMPL_VFMON_INT_MASK_0_F32K_FAULT_DEFAULT                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_VFMON_INT_MASK_0_F32K_FAULT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PMC_IMPL_VFMON_INT_MASK_0_F32K_FAULT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_VFMON_INT_MASK_0_F32K_FAULT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_VFMON_INT_MASK_0_F32K_FAULT_INIT_ENUM                  MASK
#define PMC_IMPL_VFMON_INT_MASK_0_F32K_FAULT_UNMASK                     _MK_ENUM_CONST(0)
#define PMC_IMPL_VFMON_INT_MASK_0_F32K_FAULT_MASK                       _MK_ENUM_CONST(1)

#define PMC_IMPL_VFMON_INT_MASK_0_VRAIL_0_FAULT_SHIFT                   _MK_SHIFT_CONST(2)
#define PMC_IMPL_VFMON_INT_MASK_0_VRAIL_0_FAULT_FIELD                   _MK_FIELD_CONST(0x1, PMC_IMPL_VFMON_INT_MASK_0_VRAIL_0_FAULT_SHIFT)
#define PMC_IMPL_VFMON_INT_MASK_0_VRAIL_0_FAULT_RANGE                   2:2
#define PMC_IMPL_VFMON_INT_MASK_0_VRAIL_0_FAULT_WOFFSET                 0x0
#define PMC_IMPL_VFMON_INT_MASK_0_VRAIL_0_FAULT_DEFAULT                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_VFMON_INT_MASK_0_VRAIL_0_FAULT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_VFMON_INT_MASK_0_VRAIL_0_FAULT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_VFMON_INT_MASK_0_VRAIL_0_FAULT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_VFMON_INT_MASK_0_VRAIL_0_FAULT_INIT_ENUM                       MASK
#define PMC_IMPL_VFMON_INT_MASK_0_VRAIL_0_FAULT_UNMASK                  _MK_ENUM_CONST(0)
#define PMC_IMPL_VFMON_INT_MASK_0_VRAIL_0_FAULT_MASK                    _MK_ENUM_CONST(1)

#define PMC_IMPL_VFMON_INT_MASK_0_VRAIL_1_FAULT_SHIFT                   _MK_SHIFT_CONST(3)
#define PMC_IMPL_VFMON_INT_MASK_0_VRAIL_1_FAULT_FIELD                   _MK_FIELD_CONST(0x1, PMC_IMPL_VFMON_INT_MASK_0_VRAIL_1_FAULT_SHIFT)
#define PMC_IMPL_VFMON_INT_MASK_0_VRAIL_1_FAULT_RANGE                   3:3
#define PMC_IMPL_VFMON_INT_MASK_0_VRAIL_1_FAULT_WOFFSET                 0x0
#define PMC_IMPL_VFMON_INT_MASK_0_VRAIL_1_FAULT_DEFAULT                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_VFMON_INT_MASK_0_VRAIL_1_FAULT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_VFMON_INT_MASK_0_VRAIL_1_FAULT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_VFMON_INT_MASK_0_VRAIL_1_FAULT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_VFMON_INT_MASK_0_VRAIL_1_FAULT_INIT_ENUM                       MASK
#define PMC_IMPL_VFMON_INT_MASK_0_VRAIL_1_FAULT_UNMASK                  _MK_ENUM_CONST(0)
#define PMC_IMPL_VFMON_INT_MASK_0_VRAIL_1_FAULT_MASK                    _MK_ENUM_CONST(1)

#define PMC_IMPL_VFMON_INT_MASK_0_VRAIL_2_FAULT_SHIFT                   _MK_SHIFT_CONST(4)
#define PMC_IMPL_VFMON_INT_MASK_0_VRAIL_2_FAULT_FIELD                   _MK_FIELD_CONST(0x1, PMC_IMPL_VFMON_INT_MASK_0_VRAIL_2_FAULT_SHIFT)
#define PMC_IMPL_VFMON_INT_MASK_0_VRAIL_2_FAULT_RANGE                   4:4
#define PMC_IMPL_VFMON_INT_MASK_0_VRAIL_2_FAULT_WOFFSET                 0x0
#define PMC_IMPL_VFMON_INT_MASK_0_VRAIL_2_FAULT_DEFAULT                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_VFMON_INT_MASK_0_VRAIL_2_FAULT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_VFMON_INT_MASK_0_VRAIL_2_FAULT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_VFMON_INT_MASK_0_VRAIL_2_FAULT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_VFMON_INT_MASK_0_VRAIL_2_FAULT_INIT_ENUM                       MASK
#define PMC_IMPL_VFMON_INT_MASK_0_VRAIL_2_FAULT_UNMASK                  _MK_ENUM_CONST(0)
#define PMC_IMPL_VFMON_INT_MASK_0_VRAIL_2_FAULT_MASK                    _MK_ENUM_CONST(1)

#define PMC_IMPL_VFMON_INT_MASK_0_VRAIL_3_FAULT_SHIFT                   _MK_SHIFT_CONST(5)
#define PMC_IMPL_VFMON_INT_MASK_0_VRAIL_3_FAULT_FIELD                   _MK_FIELD_CONST(0x1, PMC_IMPL_VFMON_INT_MASK_0_VRAIL_3_FAULT_SHIFT)
#define PMC_IMPL_VFMON_INT_MASK_0_VRAIL_3_FAULT_RANGE                   5:5
#define PMC_IMPL_VFMON_INT_MASK_0_VRAIL_3_FAULT_WOFFSET                 0x0
#define PMC_IMPL_VFMON_INT_MASK_0_VRAIL_3_FAULT_DEFAULT                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_VFMON_INT_MASK_0_VRAIL_3_FAULT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_VFMON_INT_MASK_0_VRAIL_3_FAULT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_VFMON_INT_MASK_0_VRAIL_3_FAULT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_VFMON_INT_MASK_0_VRAIL_3_FAULT_INIT_ENUM                       MASK
#define PMC_IMPL_VFMON_INT_MASK_0_VRAIL_3_FAULT_UNMASK                  _MK_ENUM_CONST(0)
#define PMC_IMPL_VFMON_INT_MASK_0_VRAIL_3_FAULT_MASK                    _MK_ENUM_CONST(1)

#define PMC_IMPL_VFMON_INT_MASK_0_VRAIL_4_FAULT_SHIFT                   _MK_SHIFT_CONST(6)
#define PMC_IMPL_VFMON_INT_MASK_0_VRAIL_4_FAULT_FIELD                   _MK_FIELD_CONST(0x1, PMC_IMPL_VFMON_INT_MASK_0_VRAIL_4_FAULT_SHIFT)
#define PMC_IMPL_VFMON_INT_MASK_0_VRAIL_4_FAULT_RANGE                   6:6
#define PMC_IMPL_VFMON_INT_MASK_0_VRAIL_4_FAULT_WOFFSET                 0x0
#define PMC_IMPL_VFMON_INT_MASK_0_VRAIL_4_FAULT_DEFAULT                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_VFMON_INT_MASK_0_VRAIL_4_FAULT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_VFMON_INT_MASK_0_VRAIL_4_FAULT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_VFMON_INT_MASK_0_VRAIL_4_FAULT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_VFMON_INT_MASK_0_VRAIL_4_FAULT_INIT_ENUM                       MASK
#define PMC_IMPL_VFMON_INT_MASK_0_VRAIL_4_FAULT_UNMASK                  _MK_ENUM_CONST(0)
#define PMC_IMPL_VFMON_INT_MASK_0_VRAIL_4_FAULT_MASK                    _MK_ENUM_CONST(1)


// Register PMC_IMPL_VFMON_CONFIG_0
#define PMC_IMPL_VFMON_CONFIG_0                 _MK_ADDR_CONST(0x1e0)
#define PMC_IMPL_VFMON_CONFIG_0_SECURE                  0x0
#define PMC_IMPL_VFMON_CONFIG_0_SCR                     VFMON_CTRL_SCR_0
#define PMC_IMPL_VFMON_CONFIG_0_WORD_COUNT                      0x1
#define PMC_IMPL_VFMON_CONFIG_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_VFMON_CONFIG_0_RESET_MASK                      _MK_MASK_CONST(0x3ffffff7)
#define PMC_IMPL_VFMON_CONFIG_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_VFMON_CONFIG_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define PMC_IMPL_VFMON_CONFIG_0_READ_MASK                       _MK_MASK_CONST(0x3ffffff7)
#define PMC_IMPL_VFMON_CONFIG_0_WRITE_MASK                      _MK_MASK_CONST(0x3ffffff7)
#define PMC_IMPL_VFMON_CONFIG_0_CLOCK_MONITOR_EN_SHIFT                  _MK_SHIFT_CONST(0)
#define PMC_IMPL_VFMON_CONFIG_0_CLOCK_MONITOR_EN_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_VFMON_CONFIG_0_CLOCK_MONITOR_EN_SHIFT)
#define PMC_IMPL_VFMON_CONFIG_0_CLOCK_MONITOR_EN_RANGE                  0:0
#define PMC_IMPL_VFMON_CONFIG_0_CLOCK_MONITOR_EN_WOFFSET                        0x0
#define PMC_IMPL_VFMON_CONFIG_0_CLOCK_MONITOR_EN_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_VFMON_CONFIG_0_CLOCK_MONITOR_EN_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_VFMON_CONFIG_0_CLOCK_MONITOR_EN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_VFMON_CONFIG_0_CLOCK_MONITOR_EN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_VFMON_CONFIG_0_CLOCK_MONITOR_EN_INIT_ENUM                      DISABLE
#define PMC_IMPL_VFMON_CONFIG_0_CLOCK_MONITOR_EN_DISABLE                        _MK_ENUM_CONST(0)
#define PMC_IMPL_VFMON_CONFIG_0_CLOCK_MONITOR_EN_ENABLE                 _MK_ENUM_CONST(1)

#define PMC_IMPL_VFMON_CONFIG_0_CLK32_MONITOR_EN_SHIFT                  _MK_SHIFT_CONST(1)
#define PMC_IMPL_VFMON_CONFIG_0_CLK32_MONITOR_EN_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_VFMON_CONFIG_0_CLK32_MONITOR_EN_SHIFT)
#define PMC_IMPL_VFMON_CONFIG_0_CLK32_MONITOR_EN_RANGE                  1:1
#define PMC_IMPL_VFMON_CONFIG_0_CLK32_MONITOR_EN_WOFFSET                        0x0
#define PMC_IMPL_VFMON_CONFIG_0_CLK32_MONITOR_EN_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_VFMON_CONFIG_0_CLK32_MONITOR_EN_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_VFMON_CONFIG_0_CLK32_MONITOR_EN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_VFMON_CONFIG_0_CLK32_MONITOR_EN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_VFMON_CONFIG_0_CLK32_MONITOR_EN_INIT_ENUM                      DISABLE
#define PMC_IMPL_VFMON_CONFIG_0_CLK32_MONITOR_EN_DISABLE                        _MK_ENUM_CONST(0)
#define PMC_IMPL_VFMON_CONFIG_0_CLK32_MONITOR_EN_ENABLE                 _MK_ENUM_CONST(1)

#define PMC_IMPL_VFMON_CONFIG_0_CLOCK_MONITOR_MODE_SHIFT                        _MK_SHIFT_CONST(2)
#define PMC_IMPL_VFMON_CONFIG_0_CLOCK_MONITOR_MODE_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_VFMON_CONFIG_0_CLOCK_MONITOR_MODE_SHIFT)
#define PMC_IMPL_VFMON_CONFIG_0_CLOCK_MONITOR_MODE_RANGE                        2:2
#define PMC_IMPL_VFMON_CONFIG_0_CLOCK_MONITOR_MODE_WOFFSET                      0x0
#define PMC_IMPL_VFMON_CONFIG_0_CLOCK_MONITOR_MODE_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_VFMON_CONFIG_0_CLOCK_MONITOR_MODE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_VFMON_CONFIG_0_CLOCK_MONITOR_MODE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_VFMON_CONFIG_0_CLOCK_MONITOR_MODE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_VFMON_CONFIG_0_CLOCK_MONITOR_MODE_INIT_ENUM                    CONT
#define PMC_IMPL_VFMON_CONFIG_0_CLOCK_MONITOR_MODE_CONT                 _MK_ENUM_CONST(0)
#define PMC_IMPL_VFMON_CONFIG_0_CLOCK_MONITOR_MODE_PERIODIC                     _MK_ENUM_CONST(1)

#define PMC_IMPL_VFMON_CONFIG_0_COMP_PERIOD_COUNT_SHIFT                 _MK_SHIFT_CONST(4)
#define PMC_IMPL_VFMON_CONFIG_0_COMP_PERIOD_COUNT_FIELD                 _MK_FIELD_CONST(0x3ff, PMC_IMPL_VFMON_CONFIG_0_COMP_PERIOD_COUNT_SHIFT)
#define PMC_IMPL_VFMON_CONFIG_0_COMP_PERIOD_COUNT_RANGE                 13:4
#define PMC_IMPL_VFMON_CONFIG_0_COMP_PERIOD_COUNT_WOFFSET                       0x0
#define PMC_IMPL_VFMON_CONFIG_0_COMP_PERIOD_COUNT_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_VFMON_CONFIG_0_COMP_PERIOD_COUNT_DEFAULT_MASK                  _MK_MASK_CONST(0x3ff)
#define PMC_IMPL_VFMON_CONFIG_0_COMP_PERIOD_COUNT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_VFMON_CONFIG_0_COMP_PERIOD_COUNT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define PMC_IMPL_VFMON_CONFIG_0_OSC_CLK_DIV_SHIFT                       _MK_SHIFT_CONST(14)
#define PMC_IMPL_VFMON_CONFIG_0_OSC_CLK_DIV_FIELD                       _MK_FIELD_CONST(0xf, PMC_IMPL_VFMON_CONFIG_0_OSC_CLK_DIV_SHIFT)
#define PMC_IMPL_VFMON_CONFIG_0_OSC_CLK_DIV_RANGE                       17:14
#define PMC_IMPL_VFMON_CONFIG_0_OSC_CLK_DIV_WOFFSET                     0x0
#define PMC_IMPL_VFMON_CONFIG_0_OSC_CLK_DIV_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_VFMON_CONFIG_0_OSC_CLK_DIV_DEFAULT_MASK                        _MK_MASK_CONST(0xf)
#define PMC_IMPL_VFMON_CONFIG_0_OSC_CLK_DIV_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_VFMON_CONFIG_0_OSC_CLK_DIV_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define PMC_IMPL_VFMON_CONFIG_0_CLOCK_MON_TMIN_SHIFT                    _MK_SHIFT_CONST(18)
#define PMC_IMPL_VFMON_CONFIG_0_CLOCK_MON_TMIN_FIELD                    _MK_FIELD_CONST(0x3f, PMC_IMPL_VFMON_CONFIG_0_CLOCK_MON_TMIN_SHIFT)
#define PMC_IMPL_VFMON_CONFIG_0_CLOCK_MON_TMIN_RANGE                    23:18
#define PMC_IMPL_VFMON_CONFIG_0_CLOCK_MON_TMIN_WOFFSET                  0x0
#define PMC_IMPL_VFMON_CONFIG_0_CLOCK_MON_TMIN_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_VFMON_CONFIG_0_CLOCK_MON_TMIN_DEFAULT_MASK                     _MK_MASK_CONST(0x3f)
#define PMC_IMPL_VFMON_CONFIG_0_CLOCK_MON_TMIN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_VFMON_CONFIG_0_CLOCK_MON_TMIN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define PMC_IMPL_VFMON_CONFIG_0_CLOCK_MON_TMAX_SHIFT                    _MK_SHIFT_CONST(24)
#define PMC_IMPL_VFMON_CONFIG_0_CLOCK_MON_TMAX_FIELD                    _MK_FIELD_CONST(0x3f, PMC_IMPL_VFMON_CONFIG_0_CLOCK_MON_TMAX_SHIFT)
#define PMC_IMPL_VFMON_CONFIG_0_CLOCK_MON_TMAX_RANGE                    29:24
#define PMC_IMPL_VFMON_CONFIG_0_CLOCK_MON_TMAX_WOFFSET                  0x0
#define PMC_IMPL_VFMON_CONFIG_0_CLOCK_MON_TMAX_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_VFMON_CONFIG_0_CLOCK_MON_TMAX_DEFAULT_MASK                     _MK_MASK_CONST(0x3f)
#define PMC_IMPL_VFMON_CONFIG_0_CLOCK_MON_TMAX_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_VFMON_CONFIG_0_CLOCK_MON_TMAX_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register PMC_IMPL_VFMON_OSC_TIMING_0
#define PMC_IMPL_VFMON_OSC_TIMING_0                     _MK_ADDR_CONST(0x1e4)
#define PMC_IMPL_VFMON_OSC_TIMING_0_SECURE                      0x0
#define PMC_IMPL_VFMON_OSC_TIMING_0_SCR                         VFMON_CTRL_SCR_0
#define PMC_IMPL_VFMON_OSC_TIMING_0_WORD_COUNT                  0x1
#define PMC_IMPL_VFMON_OSC_TIMING_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_VFMON_OSC_TIMING_0_RESET_MASK                  _MK_MASK_CONST(0xff01ff)
#define PMC_IMPL_VFMON_OSC_TIMING_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_VFMON_OSC_TIMING_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_VFMON_OSC_TIMING_0_READ_MASK                   _MK_MASK_CONST(0xff01ff)
#define PMC_IMPL_VFMON_OSC_TIMING_0_WRITE_MASK                  _MK_MASK_CONST(0xff01ff)
#define PMC_IMPL_VFMON_OSC_TIMING_0_TIDDQ_EN_SHIFT                      _MK_SHIFT_CONST(0)
#define PMC_IMPL_VFMON_OSC_TIMING_0_TIDDQ_EN_FIELD                      _MK_FIELD_CONST(0x1ff, PMC_IMPL_VFMON_OSC_TIMING_0_TIDDQ_EN_SHIFT)
#define PMC_IMPL_VFMON_OSC_TIMING_0_TIDDQ_EN_RANGE                      8:0
#define PMC_IMPL_VFMON_OSC_TIMING_0_TIDDQ_EN_WOFFSET                    0x0
#define PMC_IMPL_VFMON_OSC_TIMING_0_TIDDQ_EN_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_VFMON_OSC_TIMING_0_TIDDQ_EN_DEFAULT_MASK                       _MK_MASK_CONST(0x1ff)
#define PMC_IMPL_VFMON_OSC_TIMING_0_TIDDQ_EN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_VFMON_OSC_TIMING_0_TIDDQ_EN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define PMC_IMPL_VFMON_OSC_TIMING_0_TEN_COUNT_SHIFT                     _MK_SHIFT_CONST(16)
#define PMC_IMPL_VFMON_OSC_TIMING_0_TEN_COUNT_FIELD                     _MK_FIELD_CONST(0xff, PMC_IMPL_VFMON_OSC_TIMING_0_TEN_COUNT_SHIFT)
#define PMC_IMPL_VFMON_OSC_TIMING_0_TEN_COUNT_RANGE                     23:16
#define PMC_IMPL_VFMON_OSC_TIMING_0_TEN_COUNT_WOFFSET                   0x0
#define PMC_IMPL_VFMON_OSC_TIMING_0_TEN_COUNT_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_VFMON_OSC_TIMING_0_TEN_COUNT_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define PMC_IMPL_VFMON_OSC_TIMING_0_TEN_COUNT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_VFMON_OSC_TIMING_0_TEN_COUNT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register PMC_IMPL_VFMON_CLK32_THRESHOLD_0
#define PMC_IMPL_VFMON_CLK32_THRESHOLD_0                        _MK_ADDR_CONST(0x1e8)
#define PMC_IMPL_VFMON_CLK32_THRESHOLD_0_SECURE                         0x0
#define PMC_IMPL_VFMON_CLK32_THRESHOLD_0_SCR                    VFMON_CTRL_SCR_0
#define PMC_IMPL_VFMON_CLK32_THRESHOLD_0_WORD_COUNT                     0x1
#define PMC_IMPL_VFMON_CLK32_THRESHOLD_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_VFMON_CLK32_THRESHOLD_0_RESET_MASK                     _MK_MASK_CONST(0x7ff07ff)
#define PMC_IMPL_VFMON_CLK32_THRESHOLD_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define PMC_IMPL_VFMON_CLK32_THRESHOLD_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_VFMON_CLK32_THRESHOLD_0_READ_MASK                      _MK_MASK_CONST(0x7ff07ff)
#define PMC_IMPL_VFMON_CLK32_THRESHOLD_0_WRITE_MASK                     _MK_MASK_CONST(0x7ff07ff)
#define PMC_IMPL_VFMON_CLK32_THRESHOLD_0_CLK32_MON_TMIN_SHIFT                   _MK_SHIFT_CONST(0)
#define PMC_IMPL_VFMON_CLK32_THRESHOLD_0_CLK32_MON_TMIN_FIELD                   _MK_FIELD_CONST(0x7ff, PMC_IMPL_VFMON_CLK32_THRESHOLD_0_CLK32_MON_TMIN_SHIFT)
#define PMC_IMPL_VFMON_CLK32_THRESHOLD_0_CLK32_MON_TMIN_RANGE                   10:0
#define PMC_IMPL_VFMON_CLK32_THRESHOLD_0_CLK32_MON_TMIN_WOFFSET                 0x0
#define PMC_IMPL_VFMON_CLK32_THRESHOLD_0_CLK32_MON_TMIN_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_VFMON_CLK32_THRESHOLD_0_CLK32_MON_TMIN_DEFAULT_MASK                    _MK_MASK_CONST(0x7ff)
#define PMC_IMPL_VFMON_CLK32_THRESHOLD_0_CLK32_MON_TMIN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_VFMON_CLK32_THRESHOLD_0_CLK32_MON_TMIN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define PMC_IMPL_VFMON_CLK32_THRESHOLD_0_CLK32_MON_TMAX_SHIFT                   _MK_SHIFT_CONST(16)
#define PMC_IMPL_VFMON_CLK32_THRESHOLD_0_CLK32_MON_TMAX_FIELD                   _MK_FIELD_CONST(0x7ff, PMC_IMPL_VFMON_CLK32_THRESHOLD_0_CLK32_MON_TMAX_SHIFT)
#define PMC_IMPL_VFMON_CLK32_THRESHOLD_0_CLK32_MON_TMAX_RANGE                   26:16
#define PMC_IMPL_VFMON_CLK32_THRESHOLD_0_CLK32_MON_TMAX_WOFFSET                 0x0
#define PMC_IMPL_VFMON_CLK32_THRESHOLD_0_CLK32_MON_TMAX_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_VFMON_CLK32_THRESHOLD_0_CLK32_MON_TMAX_DEFAULT_MASK                    _MK_MASK_CONST(0x7ff)
#define PMC_IMPL_VFMON_CLK32_THRESHOLD_0_CLK32_MON_TMAX_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_VFMON_CLK32_THRESHOLD_0_CLK32_MON_TMAX_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register PMC_IMPL_POWER_GATE_TIMERS_0
#define PMC_IMPL_POWER_GATE_TIMERS_0                    _MK_ADDR_CONST(0x1ec)
#define PMC_IMPL_POWER_GATE_TIMERS_0_SECURE                     0x0
#define PMC_IMPL_POWER_GATE_TIMERS_0_SCR                        PG_COM_SCR_0
#define PMC_IMPL_POWER_GATE_TIMERS_0_WORD_COUNT                         0x1
#define PMC_IMPL_POWER_GATE_TIMERS_0_RESET_VAL                  _MK_MASK_CONST(0x101)
#define PMC_IMPL_POWER_GATE_TIMERS_0_RESET_MASK                         _MK_MASK_CONST(0xffff)
#define PMC_IMPL_POWER_GATE_TIMERS_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_POWER_GATE_TIMERS_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_POWER_GATE_TIMERS_0_READ_MASK                  _MK_MASK_CONST(0xffff)
#define PMC_IMPL_POWER_GATE_TIMERS_0_WRITE_MASK                         _MK_MASK_CONST(0xffff)
#define PMC_IMPL_POWER_GATE_TIMERS_0_TZONE2FORCE_SHIFT                  _MK_SHIFT_CONST(0)
#define PMC_IMPL_POWER_GATE_TIMERS_0_TZONE2FORCE_FIELD                  _MK_FIELD_CONST(0xff, PMC_IMPL_POWER_GATE_TIMERS_0_TZONE2FORCE_SHIFT)
#define PMC_IMPL_POWER_GATE_TIMERS_0_TZONE2FORCE_RANGE                  7:0
#define PMC_IMPL_POWER_GATE_TIMERS_0_TZONE2FORCE_WOFFSET                        0x0
#define PMC_IMPL_POWER_GATE_TIMERS_0_TZONE2FORCE_DEFAULT                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_POWER_GATE_TIMERS_0_TZONE2FORCE_DEFAULT_MASK                   _MK_MASK_CONST(0xff)
#define PMC_IMPL_POWER_GATE_TIMERS_0_TZONE2FORCE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_POWER_GATE_TIMERS_0_TZONE2FORCE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define PMC_IMPL_POWER_GATE_TIMERS_0_TFORCE2ZONE_SHIFT                  _MK_SHIFT_CONST(8)
#define PMC_IMPL_POWER_GATE_TIMERS_0_TFORCE2ZONE_FIELD                  _MK_FIELD_CONST(0xff, PMC_IMPL_POWER_GATE_TIMERS_0_TFORCE2ZONE_SHIFT)
#define PMC_IMPL_POWER_GATE_TIMERS_0_TFORCE2ZONE_RANGE                  15:8
#define PMC_IMPL_POWER_GATE_TIMERS_0_TFORCE2ZONE_WOFFSET                        0x0
#define PMC_IMPL_POWER_GATE_TIMERS_0_TFORCE2ZONE_DEFAULT                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_POWER_GATE_TIMERS_0_TFORCE2ZONE_DEFAULT_MASK                   _MK_MASK_CONST(0xff)
#define PMC_IMPL_POWER_GATE_TIMERS_0_TFORCE2ZONE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_POWER_GATE_TIMERS_0_TFORCE2ZONE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register PMC_IMPL_LOGIC_ZONE_DELAY_0
#define PMC_IMPL_LOGIC_ZONE_DELAY_0                     _MK_ADDR_CONST(0x1f0)
#define PMC_IMPL_LOGIC_ZONE_DELAY_0_SECURE                      0x0
#define PMC_IMPL_LOGIC_ZONE_DELAY_0_SCR                         PG_COM_SCR_0
#define PMC_IMPL_LOGIC_ZONE_DELAY_0_WORD_COUNT                  0x1
#define PMC_IMPL_LOGIC_ZONE_DELAY_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_LOGIC_ZONE_DELAY_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define PMC_IMPL_LOGIC_ZONE_DELAY_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_LOGIC_ZONE_DELAY_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_LOGIC_ZONE_DELAY_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define PMC_IMPL_LOGIC_ZONE_DELAY_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define PMC_IMPL_LOGIC_ZONE_DELAY_0_LZONE_TIMER0_SHIFT                  _MK_SHIFT_CONST(0)
#define PMC_IMPL_LOGIC_ZONE_DELAY_0_LZONE_TIMER0_FIELD                  _MK_FIELD_CONST(0xf, PMC_IMPL_LOGIC_ZONE_DELAY_0_LZONE_TIMER0_SHIFT)
#define PMC_IMPL_LOGIC_ZONE_DELAY_0_LZONE_TIMER0_RANGE                  3:0
#define PMC_IMPL_LOGIC_ZONE_DELAY_0_LZONE_TIMER0_WOFFSET                        0x0
#define PMC_IMPL_LOGIC_ZONE_DELAY_0_LZONE_TIMER0_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_LOGIC_ZONE_DELAY_0_LZONE_TIMER0_DEFAULT_MASK                   _MK_MASK_CONST(0xf)
#define PMC_IMPL_LOGIC_ZONE_DELAY_0_LZONE_TIMER0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_LOGIC_ZONE_DELAY_0_LZONE_TIMER0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define PMC_IMPL_LOGIC_ZONE_DELAY_0_LZONE_TIMER1_SHIFT                  _MK_SHIFT_CONST(4)
#define PMC_IMPL_LOGIC_ZONE_DELAY_0_LZONE_TIMER1_FIELD                  _MK_FIELD_CONST(0xf, PMC_IMPL_LOGIC_ZONE_DELAY_0_LZONE_TIMER1_SHIFT)
#define PMC_IMPL_LOGIC_ZONE_DELAY_0_LZONE_TIMER1_RANGE                  7:4
#define PMC_IMPL_LOGIC_ZONE_DELAY_0_LZONE_TIMER1_WOFFSET                        0x0
#define PMC_IMPL_LOGIC_ZONE_DELAY_0_LZONE_TIMER1_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_LOGIC_ZONE_DELAY_0_LZONE_TIMER1_DEFAULT_MASK                   _MK_MASK_CONST(0xf)
#define PMC_IMPL_LOGIC_ZONE_DELAY_0_LZONE_TIMER1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_LOGIC_ZONE_DELAY_0_LZONE_TIMER1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define PMC_IMPL_LOGIC_ZONE_DELAY_0_LZONE_TIMER2_SHIFT                  _MK_SHIFT_CONST(8)
#define PMC_IMPL_LOGIC_ZONE_DELAY_0_LZONE_TIMER2_FIELD                  _MK_FIELD_CONST(0xf, PMC_IMPL_LOGIC_ZONE_DELAY_0_LZONE_TIMER2_SHIFT)
#define PMC_IMPL_LOGIC_ZONE_DELAY_0_LZONE_TIMER2_RANGE                  11:8
#define PMC_IMPL_LOGIC_ZONE_DELAY_0_LZONE_TIMER2_WOFFSET                        0x0
#define PMC_IMPL_LOGIC_ZONE_DELAY_0_LZONE_TIMER2_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_LOGIC_ZONE_DELAY_0_LZONE_TIMER2_DEFAULT_MASK                   _MK_MASK_CONST(0xf)
#define PMC_IMPL_LOGIC_ZONE_DELAY_0_LZONE_TIMER2_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_LOGIC_ZONE_DELAY_0_LZONE_TIMER2_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define PMC_IMPL_LOGIC_ZONE_DELAY_0_LZONE_TIMER3_SHIFT                  _MK_SHIFT_CONST(12)
#define PMC_IMPL_LOGIC_ZONE_DELAY_0_LZONE_TIMER3_FIELD                  _MK_FIELD_CONST(0xf, PMC_IMPL_LOGIC_ZONE_DELAY_0_LZONE_TIMER3_SHIFT)
#define PMC_IMPL_LOGIC_ZONE_DELAY_0_LZONE_TIMER3_RANGE                  15:12
#define PMC_IMPL_LOGIC_ZONE_DELAY_0_LZONE_TIMER3_WOFFSET                        0x0
#define PMC_IMPL_LOGIC_ZONE_DELAY_0_LZONE_TIMER3_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_LOGIC_ZONE_DELAY_0_LZONE_TIMER3_DEFAULT_MASK                   _MK_MASK_CONST(0xf)
#define PMC_IMPL_LOGIC_ZONE_DELAY_0_LZONE_TIMER3_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_LOGIC_ZONE_DELAY_0_LZONE_TIMER3_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define PMC_IMPL_LOGIC_ZONE_DELAY_0_LZONE_TIMER4_SHIFT                  _MK_SHIFT_CONST(16)
#define PMC_IMPL_LOGIC_ZONE_DELAY_0_LZONE_TIMER4_FIELD                  _MK_FIELD_CONST(0xf, PMC_IMPL_LOGIC_ZONE_DELAY_0_LZONE_TIMER4_SHIFT)
#define PMC_IMPL_LOGIC_ZONE_DELAY_0_LZONE_TIMER4_RANGE                  19:16
#define PMC_IMPL_LOGIC_ZONE_DELAY_0_LZONE_TIMER4_WOFFSET                        0x0
#define PMC_IMPL_LOGIC_ZONE_DELAY_0_LZONE_TIMER4_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_LOGIC_ZONE_DELAY_0_LZONE_TIMER4_DEFAULT_MASK                   _MK_MASK_CONST(0xf)
#define PMC_IMPL_LOGIC_ZONE_DELAY_0_LZONE_TIMER4_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_LOGIC_ZONE_DELAY_0_LZONE_TIMER4_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define PMC_IMPL_LOGIC_ZONE_DELAY_0_LZONE_TIMER5_SHIFT                  _MK_SHIFT_CONST(20)
#define PMC_IMPL_LOGIC_ZONE_DELAY_0_LZONE_TIMER5_FIELD                  _MK_FIELD_CONST(0xf, PMC_IMPL_LOGIC_ZONE_DELAY_0_LZONE_TIMER5_SHIFT)
#define PMC_IMPL_LOGIC_ZONE_DELAY_0_LZONE_TIMER5_RANGE                  23:20
#define PMC_IMPL_LOGIC_ZONE_DELAY_0_LZONE_TIMER5_WOFFSET                        0x0
#define PMC_IMPL_LOGIC_ZONE_DELAY_0_LZONE_TIMER5_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_LOGIC_ZONE_DELAY_0_LZONE_TIMER5_DEFAULT_MASK                   _MK_MASK_CONST(0xf)
#define PMC_IMPL_LOGIC_ZONE_DELAY_0_LZONE_TIMER5_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_LOGIC_ZONE_DELAY_0_LZONE_TIMER5_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define PMC_IMPL_LOGIC_ZONE_DELAY_0_LZONE_TIMER6_SHIFT                  _MK_SHIFT_CONST(24)
#define PMC_IMPL_LOGIC_ZONE_DELAY_0_LZONE_TIMER6_FIELD                  _MK_FIELD_CONST(0xf, PMC_IMPL_LOGIC_ZONE_DELAY_0_LZONE_TIMER6_SHIFT)
#define PMC_IMPL_LOGIC_ZONE_DELAY_0_LZONE_TIMER6_RANGE                  27:24
#define PMC_IMPL_LOGIC_ZONE_DELAY_0_LZONE_TIMER6_WOFFSET                        0x0
#define PMC_IMPL_LOGIC_ZONE_DELAY_0_LZONE_TIMER6_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_LOGIC_ZONE_DELAY_0_LZONE_TIMER6_DEFAULT_MASK                   _MK_MASK_CONST(0xf)
#define PMC_IMPL_LOGIC_ZONE_DELAY_0_LZONE_TIMER6_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_LOGIC_ZONE_DELAY_0_LZONE_TIMER6_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define PMC_IMPL_LOGIC_ZONE_DELAY_0_LZONE_TIMER7_SHIFT                  _MK_SHIFT_CONST(28)
#define PMC_IMPL_LOGIC_ZONE_DELAY_0_LZONE_TIMER7_FIELD                  _MK_FIELD_CONST(0xf, PMC_IMPL_LOGIC_ZONE_DELAY_0_LZONE_TIMER7_SHIFT)
#define PMC_IMPL_LOGIC_ZONE_DELAY_0_LZONE_TIMER7_RANGE                  31:28
#define PMC_IMPL_LOGIC_ZONE_DELAY_0_LZONE_TIMER7_WOFFSET                        0x0
#define PMC_IMPL_LOGIC_ZONE_DELAY_0_LZONE_TIMER7_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_LOGIC_ZONE_DELAY_0_LZONE_TIMER7_DEFAULT_MASK                   _MK_MASK_CONST(0xf)
#define PMC_IMPL_LOGIC_ZONE_DELAY_0_LZONE_TIMER7_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_LOGIC_ZONE_DELAY_0_LZONE_TIMER7_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register PMC_IMPL_SRAM_ZONE_DELAY_0
#define PMC_IMPL_SRAM_ZONE_DELAY_0                      _MK_ADDR_CONST(0x1f4)
#define PMC_IMPL_SRAM_ZONE_DELAY_0_SECURE                       0x0
#define PMC_IMPL_SRAM_ZONE_DELAY_0_SCR                  PG_COM_SCR_0
#define PMC_IMPL_SRAM_ZONE_DELAY_0_WORD_COUNT                   0x1
#define PMC_IMPL_SRAM_ZONE_DELAY_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_SRAM_ZONE_DELAY_0_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define PMC_IMPL_SRAM_ZONE_DELAY_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_SRAM_ZONE_DELAY_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_SRAM_ZONE_DELAY_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define PMC_IMPL_SRAM_ZONE_DELAY_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define PMC_IMPL_SRAM_ZONE_DELAY_0_SZONE_TIMER0_SHIFT                   _MK_SHIFT_CONST(0)
#define PMC_IMPL_SRAM_ZONE_DELAY_0_SZONE_TIMER0_FIELD                   _MK_FIELD_CONST(0xf, PMC_IMPL_SRAM_ZONE_DELAY_0_SZONE_TIMER0_SHIFT)
#define PMC_IMPL_SRAM_ZONE_DELAY_0_SZONE_TIMER0_RANGE                   3:0
#define PMC_IMPL_SRAM_ZONE_DELAY_0_SZONE_TIMER0_WOFFSET                 0x0
#define PMC_IMPL_SRAM_ZONE_DELAY_0_SZONE_TIMER0_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_SRAM_ZONE_DELAY_0_SZONE_TIMER0_DEFAULT_MASK                    _MK_MASK_CONST(0xf)
#define PMC_IMPL_SRAM_ZONE_DELAY_0_SZONE_TIMER0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_SRAM_ZONE_DELAY_0_SZONE_TIMER0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define PMC_IMPL_SRAM_ZONE_DELAY_0_SZONE_TIMER1_SHIFT                   _MK_SHIFT_CONST(4)
#define PMC_IMPL_SRAM_ZONE_DELAY_0_SZONE_TIMER1_FIELD                   _MK_FIELD_CONST(0xf, PMC_IMPL_SRAM_ZONE_DELAY_0_SZONE_TIMER1_SHIFT)
#define PMC_IMPL_SRAM_ZONE_DELAY_0_SZONE_TIMER1_RANGE                   7:4
#define PMC_IMPL_SRAM_ZONE_DELAY_0_SZONE_TIMER1_WOFFSET                 0x0
#define PMC_IMPL_SRAM_ZONE_DELAY_0_SZONE_TIMER1_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_SRAM_ZONE_DELAY_0_SZONE_TIMER1_DEFAULT_MASK                    _MK_MASK_CONST(0xf)
#define PMC_IMPL_SRAM_ZONE_DELAY_0_SZONE_TIMER1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_SRAM_ZONE_DELAY_0_SZONE_TIMER1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define PMC_IMPL_SRAM_ZONE_DELAY_0_SZONE_TIMER2_SHIFT                   _MK_SHIFT_CONST(8)
#define PMC_IMPL_SRAM_ZONE_DELAY_0_SZONE_TIMER2_FIELD                   _MK_FIELD_CONST(0xf, PMC_IMPL_SRAM_ZONE_DELAY_0_SZONE_TIMER2_SHIFT)
#define PMC_IMPL_SRAM_ZONE_DELAY_0_SZONE_TIMER2_RANGE                   11:8
#define PMC_IMPL_SRAM_ZONE_DELAY_0_SZONE_TIMER2_WOFFSET                 0x0
#define PMC_IMPL_SRAM_ZONE_DELAY_0_SZONE_TIMER2_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_SRAM_ZONE_DELAY_0_SZONE_TIMER2_DEFAULT_MASK                    _MK_MASK_CONST(0xf)
#define PMC_IMPL_SRAM_ZONE_DELAY_0_SZONE_TIMER2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_SRAM_ZONE_DELAY_0_SZONE_TIMER2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define PMC_IMPL_SRAM_ZONE_DELAY_0_SZONE_TIMER3_SHIFT                   _MK_SHIFT_CONST(12)
#define PMC_IMPL_SRAM_ZONE_DELAY_0_SZONE_TIMER3_FIELD                   _MK_FIELD_CONST(0xf, PMC_IMPL_SRAM_ZONE_DELAY_0_SZONE_TIMER3_SHIFT)
#define PMC_IMPL_SRAM_ZONE_DELAY_0_SZONE_TIMER3_RANGE                   15:12
#define PMC_IMPL_SRAM_ZONE_DELAY_0_SZONE_TIMER3_WOFFSET                 0x0
#define PMC_IMPL_SRAM_ZONE_DELAY_0_SZONE_TIMER3_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_SRAM_ZONE_DELAY_0_SZONE_TIMER3_DEFAULT_MASK                    _MK_MASK_CONST(0xf)
#define PMC_IMPL_SRAM_ZONE_DELAY_0_SZONE_TIMER3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_SRAM_ZONE_DELAY_0_SZONE_TIMER3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define PMC_IMPL_SRAM_ZONE_DELAY_0_SZONE_TIMER4_SHIFT                   _MK_SHIFT_CONST(16)
#define PMC_IMPL_SRAM_ZONE_DELAY_0_SZONE_TIMER4_FIELD                   _MK_FIELD_CONST(0xf, PMC_IMPL_SRAM_ZONE_DELAY_0_SZONE_TIMER4_SHIFT)
#define PMC_IMPL_SRAM_ZONE_DELAY_0_SZONE_TIMER4_RANGE                   19:16
#define PMC_IMPL_SRAM_ZONE_DELAY_0_SZONE_TIMER4_WOFFSET                 0x0
#define PMC_IMPL_SRAM_ZONE_DELAY_0_SZONE_TIMER4_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_SRAM_ZONE_DELAY_0_SZONE_TIMER4_DEFAULT_MASK                    _MK_MASK_CONST(0xf)
#define PMC_IMPL_SRAM_ZONE_DELAY_0_SZONE_TIMER4_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_SRAM_ZONE_DELAY_0_SZONE_TIMER4_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define PMC_IMPL_SRAM_ZONE_DELAY_0_SZONE_TIMER5_SHIFT                   _MK_SHIFT_CONST(20)
#define PMC_IMPL_SRAM_ZONE_DELAY_0_SZONE_TIMER5_FIELD                   _MK_FIELD_CONST(0xf, PMC_IMPL_SRAM_ZONE_DELAY_0_SZONE_TIMER5_SHIFT)
#define PMC_IMPL_SRAM_ZONE_DELAY_0_SZONE_TIMER5_RANGE                   23:20
#define PMC_IMPL_SRAM_ZONE_DELAY_0_SZONE_TIMER5_WOFFSET                 0x0
#define PMC_IMPL_SRAM_ZONE_DELAY_0_SZONE_TIMER5_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_SRAM_ZONE_DELAY_0_SZONE_TIMER5_DEFAULT_MASK                    _MK_MASK_CONST(0xf)
#define PMC_IMPL_SRAM_ZONE_DELAY_0_SZONE_TIMER5_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_SRAM_ZONE_DELAY_0_SZONE_TIMER5_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define PMC_IMPL_SRAM_ZONE_DELAY_0_SZONE_TIMER6_SHIFT                   _MK_SHIFT_CONST(24)
#define PMC_IMPL_SRAM_ZONE_DELAY_0_SZONE_TIMER6_FIELD                   _MK_FIELD_CONST(0xf, PMC_IMPL_SRAM_ZONE_DELAY_0_SZONE_TIMER6_SHIFT)
#define PMC_IMPL_SRAM_ZONE_DELAY_0_SZONE_TIMER6_RANGE                   27:24
#define PMC_IMPL_SRAM_ZONE_DELAY_0_SZONE_TIMER6_WOFFSET                 0x0
#define PMC_IMPL_SRAM_ZONE_DELAY_0_SZONE_TIMER6_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_SRAM_ZONE_DELAY_0_SZONE_TIMER6_DEFAULT_MASK                    _MK_MASK_CONST(0xf)
#define PMC_IMPL_SRAM_ZONE_DELAY_0_SZONE_TIMER6_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_SRAM_ZONE_DELAY_0_SZONE_TIMER6_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define PMC_IMPL_SRAM_ZONE_DELAY_0_SZONE_TIMER7_SHIFT                   _MK_SHIFT_CONST(28)
#define PMC_IMPL_SRAM_ZONE_DELAY_0_SZONE_TIMER7_FIELD                   _MK_FIELD_CONST(0xf, PMC_IMPL_SRAM_ZONE_DELAY_0_SZONE_TIMER7_SHIFT)
#define PMC_IMPL_SRAM_ZONE_DELAY_0_SZONE_TIMER7_RANGE                   31:28
#define PMC_IMPL_SRAM_ZONE_DELAY_0_SZONE_TIMER7_WOFFSET                 0x0
#define PMC_IMPL_SRAM_ZONE_DELAY_0_SZONE_TIMER7_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_SRAM_ZONE_DELAY_0_SZONE_TIMER7_DEFAULT_MASK                    _MK_MASK_CONST(0xf)
#define PMC_IMPL_SRAM_ZONE_DELAY_0_SZONE_TIMER7_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_SRAM_ZONE_DELAY_0_SZONE_TIMER7_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register PMC_IMPL_ZONE_CONFIG_0
#define PMC_IMPL_ZONE_CONFIG_0                  _MK_ADDR_CONST(0x1f8)
#define PMC_IMPL_ZONE_CONFIG_0_SECURE                   0x0
#define PMC_IMPL_ZONE_CONFIG_0_SCR                      PG_COM_SCR_0
#define PMC_IMPL_ZONE_CONFIG_0_WORD_COUNT                       0x1
#define PMC_IMPL_ZONE_CONFIG_0_RESET_VAL                        _MK_MASK_CONST(0xf)
#define PMC_IMPL_ZONE_CONFIG_0_RESET_MASK                       _MK_MASK_CONST(0xf)
#define PMC_IMPL_ZONE_CONFIG_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_ZONE_CONFIG_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_ZONE_CONFIG_0_READ_MASK                        _MK_MASK_CONST(0xf)
#define PMC_IMPL_ZONE_CONFIG_0_WRITE_MASK                       _MK_MASK_CONST(0xf)
#define PMC_IMPL_ZONE_CONFIG_0_LOGIC_SLEEP_ZONE_EN_SHIFT                        _MK_SHIFT_CONST(0)
#define PMC_IMPL_ZONE_CONFIG_0_LOGIC_SLEEP_ZONE_EN_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_ZONE_CONFIG_0_LOGIC_SLEEP_ZONE_EN_SHIFT)
#define PMC_IMPL_ZONE_CONFIG_0_LOGIC_SLEEP_ZONE_EN_RANGE                        0:0
#define PMC_IMPL_ZONE_CONFIG_0_LOGIC_SLEEP_ZONE_EN_WOFFSET                      0x0
#define PMC_IMPL_ZONE_CONFIG_0_LOGIC_SLEEP_ZONE_EN_DEFAULT                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_ZONE_CONFIG_0_LOGIC_SLEEP_ZONE_EN_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_ZONE_CONFIG_0_LOGIC_SLEEP_ZONE_EN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_ZONE_CONFIG_0_LOGIC_SLEEP_ZONE_EN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_ZONE_CONFIG_0_LOGIC_SLEEP_ZONE_EN_INIT_ENUM                    ENABLE
#define PMC_IMPL_ZONE_CONFIG_0_LOGIC_SLEEP_ZONE_EN_DISABLE                      _MK_ENUM_CONST(0)
#define PMC_IMPL_ZONE_CONFIG_0_LOGIC_SLEEP_ZONE_EN_ENABLE                       _MK_ENUM_CONST(1)

#define PMC_IMPL_ZONE_CONFIG_0_SRAM_SD_ZONE_EN_SHIFT                    _MK_SHIFT_CONST(1)
#define PMC_IMPL_ZONE_CONFIG_0_SRAM_SD_ZONE_EN_FIELD                    _MK_FIELD_CONST(0x1, PMC_IMPL_ZONE_CONFIG_0_SRAM_SD_ZONE_EN_SHIFT)
#define PMC_IMPL_ZONE_CONFIG_0_SRAM_SD_ZONE_EN_RANGE                    1:1
#define PMC_IMPL_ZONE_CONFIG_0_SRAM_SD_ZONE_EN_WOFFSET                  0x0
#define PMC_IMPL_ZONE_CONFIG_0_SRAM_SD_ZONE_EN_DEFAULT                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_ZONE_CONFIG_0_SRAM_SD_ZONE_EN_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_ZONE_CONFIG_0_SRAM_SD_ZONE_EN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_ZONE_CONFIG_0_SRAM_SD_ZONE_EN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_ZONE_CONFIG_0_SRAM_SD_ZONE_EN_INIT_ENUM                        ENABLE
#define PMC_IMPL_ZONE_CONFIG_0_SRAM_SD_ZONE_EN_DISABLE                  _MK_ENUM_CONST(0)
#define PMC_IMPL_ZONE_CONFIG_0_SRAM_SD_ZONE_EN_ENABLE                   _MK_ENUM_CONST(1)

#define PMC_IMPL_ZONE_CONFIG_0_SRAM_SLP_ZONE_EN_SHIFT                   _MK_SHIFT_CONST(2)
#define PMC_IMPL_ZONE_CONFIG_0_SRAM_SLP_ZONE_EN_FIELD                   _MK_FIELD_CONST(0x1, PMC_IMPL_ZONE_CONFIG_0_SRAM_SLP_ZONE_EN_SHIFT)
#define PMC_IMPL_ZONE_CONFIG_0_SRAM_SLP_ZONE_EN_RANGE                   2:2
#define PMC_IMPL_ZONE_CONFIG_0_SRAM_SLP_ZONE_EN_WOFFSET                 0x0
#define PMC_IMPL_ZONE_CONFIG_0_SRAM_SLP_ZONE_EN_DEFAULT                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_ZONE_CONFIG_0_SRAM_SLP_ZONE_EN_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_ZONE_CONFIG_0_SRAM_SLP_ZONE_EN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_ZONE_CONFIG_0_SRAM_SLP_ZONE_EN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_ZONE_CONFIG_0_SRAM_SLP_ZONE_EN_INIT_ENUM                       ENABLE
#define PMC_IMPL_ZONE_CONFIG_0_SRAM_SLP_ZONE_EN_DISABLE                 _MK_ENUM_CONST(0)
#define PMC_IMPL_ZONE_CONFIG_0_SRAM_SLP_ZONE_EN_ENABLE                  _MK_ENUM_CONST(1)

#define PMC_IMPL_ZONE_CONFIG_0_SRAM_DSLP_ZONE_EN_SHIFT                  _MK_SHIFT_CONST(3)
#define PMC_IMPL_ZONE_CONFIG_0_SRAM_DSLP_ZONE_EN_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_ZONE_CONFIG_0_SRAM_DSLP_ZONE_EN_SHIFT)
#define PMC_IMPL_ZONE_CONFIG_0_SRAM_DSLP_ZONE_EN_RANGE                  3:3
#define PMC_IMPL_ZONE_CONFIG_0_SRAM_DSLP_ZONE_EN_WOFFSET                        0x0
#define PMC_IMPL_ZONE_CONFIG_0_SRAM_DSLP_ZONE_EN_DEFAULT                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_ZONE_CONFIG_0_SRAM_DSLP_ZONE_EN_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_ZONE_CONFIG_0_SRAM_DSLP_ZONE_EN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_ZONE_CONFIG_0_SRAM_DSLP_ZONE_EN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_ZONE_CONFIG_0_SRAM_DSLP_ZONE_EN_INIT_ENUM                      ENABLE
#define PMC_IMPL_ZONE_CONFIG_0_SRAM_DSLP_ZONE_EN_DISABLE                        _MK_ENUM_CONST(0)
#define PMC_IMPL_ZONE_CONFIG_0_SRAM_DSLP_ZONE_EN_ENABLE                 _MK_ENUM_CONST(1)


// Register PMC_IMPL_INTER_PARTITION_PG_DELAY_0
#define PMC_IMPL_INTER_PARTITION_PG_DELAY_0                     _MK_ADDR_CONST(0x1fc)
#define PMC_IMPL_INTER_PARTITION_PG_DELAY_0_SECURE                      0x0
#define PMC_IMPL_INTER_PARTITION_PG_DELAY_0_SCR                         PG_COM_SCR_0
#define PMC_IMPL_INTER_PARTITION_PG_DELAY_0_WORD_COUNT                  0x1
#define PMC_IMPL_INTER_PARTITION_PG_DELAY_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_INTER_PARTITION_PG_DELAY_0_RESET_MASK                  _MK_MASK_CONST(0xff)
#define PMC_IMPL_INTER_PARTITION_PG_DELAY_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_INTER_PARTITION_PG_DELAY_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_INTER_PARTITION_PG_DELAY_0_READ_MASK                   _MK_MASK_CONST(0xff)
#define PMC_IMPL_INTER_PARTITION_PG_DELAY_0_WRITE_MASK                  _MK_MASK_CONST(0xff)
#define PMC_IMPL_INTER_PARTITION_PG_DELAY_0_INTER_PART_DELAY_SHIFT                      _MK_SHIFT_CONST(0)
#define PMC_IMPL_INTER_PARTITION_PG_DELAY_0_INTER_PART_DELAY_FIELD                      _MK_FIELD_CONST(0xff, PMC_IMPL_INTER_PARTITION_PG_DELAY_0_INTER_PART_DELAY_SHIFT)
#define PMC_IMPL_INTER_PARTITION_PG_DELAY_0_INTER_PART_DELAY_RANGE                      7:0
#define PMC_IMPL_INTER_PARTITION_PG_DELAY_0_INTER_PART_DELAY_WOFFSET                    0x0
#define PMC_IMPL_INTER_PARTITION_PG_DELAY_0_INTER_PART_DELAY_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_INTER_PARTITION_PG_DELAY_0_INTER_PART_DELAY_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define PMC_IMPL_INTER_PARTITION_PG_DELAY_0_INTER_PART_DELAY_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_INTER_PARTITION_PG_DELAY_0_INTER_PART_DELAY_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register PMC_IMPL_AO_PG_TIMERS_0
#define PMC_IMPL_AO_PG_TIMERS_0                 _MK_ADDR_CONST(0x200)
#define PMC_IMPL_AO_PG_TIMERS_0_SECURE                  0x0
#define PMC_IMPL_AO_PG_TIMERS_0_SCR                     PG_COM_SCR_0
#define PMC_IMPL_AO_PG_TIMERS_0_WORD_COUNT                      0x1
#define PMC_IMPL_AO_PG_TIMERS_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_AO_PG_TIMERS_0_RESET_MASK                      _MK_MASK_CONST(0xffff)
#define PMC_IMPL_AO_PG_TIMERS_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_AO_PG_TIMERS_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define PMC_IMPL_AO_PG_TIMERS_0_READ_MASK                       _MK_MASK_CONST(0xffff)
#define PMC_IMPL_AO_PG_TIMERS_0_WRITE_MASK                      _MK_MASK_CONST(0xffff)
#define PMC_IMPL_AO_PG_TIMERS_0_CLAMP2SLEEP_DELAY_SHIFT                 _MK_SHIFT_CONST(0)
#define PMC_IMPL_AO_PG_TIMERS_0_CLAMP2SLEEP_DELAY_FIELD                 _MK_FIELD_CONST(0xff, PMC_IMPL_AO_PG_TIMERS_0_CLAMP2SLEEP_DELAY_SHIFT)
#define PMC_IMPL_AO_PG_TIMERS_0_CLAMP2SLEEP_DELAY_RANGE                 7:0
#define PMC_IMPL_AO_PG_TIMERS_0_CLAMP2SLEEP_DELAY_WOFFSET                       0x0
#define PMC_IMPL_AO_PG_TIMERS_0_CLAMP2SLEEP_DELAY_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_AO_PG_TIMERS_0_CLAMP2SLEEP_DELAY_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define PMC_IMPL_AO_PG_TIMERS_0_CLAMP2SLEEP_DELAY_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_AO_PG_TIMERS_0_CLAMP2SLEEP_DELAY_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define PMC_IMPL_AO_PG_TIMERS_0_SLEEP2CLAMP_DELAY_SHIFT                 _MK_SHIFT_CONST(8)
#define PMC_IMPL_AO_PG_TIMERS_0_SLEEP2CLAMP_DELAY_FIELD                 _MK_FIELD_CONST(0xff, PMC_IMPL_AO_PG_TIMERS_0_SLEEP2CLAMP_DELAY_SHIFT)
#define PMC_IMPL_AO_PG_TIMERS_0_SLEEP2CLAMP_DELAY_RANGE                 15:8
#define PMC_IMPL_AO_PG_TIMERS_0_SLEEP2CLAMP_DELAY_WOFFSET                       0x0
#define PMC_IMPL_AO_PG_TIMERS_0_SLEEP2CLAMP_DELAY_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_AO_PG_TIMERS_0_SLEEP2CLAMP_DELAY_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define PMC_IMPL_AO_PG_TIMERS_0_SLEEP2CLAMP_DELAY_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_AO_PG_TIMERS_0_SLEEP2CLAMP_DELAY_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register PMC_IMPL_PG_STATUS_0
#define PMC_IMPL_PG_STATUS_0                    _MK_ADDR_CONST(0x204)
#define PMC_IMPL_PG_STATUS_0_SECURE                     0x0
#define PMC_IMPL_PG_STATUS_0_SCR                        PG_COM_SCR_0
#define PMC_IMPL_PG_STATUS_0_WORD_COUNT                         0x1
#define PMC_IMPL_PG_STATUS_0_RESET_VAL                  _MK_MASK_CONST(0x2)
#define PMC_IMPL_PG_STATUS_0_RESET_MASK                         _MK_MASK_CONST(0xf)
#define PMC_IMPL_PG_STATUS_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PG_STATUS_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PG_STATUS_0_READ_MASK                  _MK_MASK_CONST(0xf)
#define PMC_IMPL_PG_STATUS_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define PMC_IMPL_PG_STATUS_0_PENDING_START_SHIFT                        _MK_SHIFT_CONST(0)
#define PMC_IMPL_PG_STATUS_0_PENDING_START_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_PG_STATUS_0_PENDING_START_SHIFT)
#define PMC_IMPL_PG_STATUS_0_PENDING_START_RANGE                        0:0
#define PMC_IMPL_PG_STATUS_0_PENDING_START_WOFFSET                      0x0
#define PMC_IMPL_PG_STATUS_0_PENDING_START_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PG_STATUS_0_PENDING_START_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_PG_STATUS_0_PENDING_START_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PG_STATUS_0_PENDING_START_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PG_STATUS_0_PENDING_START_INIT_ENUM                    DONE
#define PMC_IMPL_PG_STATUS_0_PENDING_START_DONE                 _MK_ENUM_CONST(0)
#define PMC_IMPL_PG_STATUS_0_PENDING_START_PENDING                      _MK_ENUM_CONST(1)

#define PMC_IMPL_PG_STATUS_0_PENDING_RESET_SD_START_SHIFT                       _MK_SHIFT_CONST(1)
#define PMC_IMPL_PG_STATUS_0_PENDING_RESET_SD_START_FIELD                       _MK_FIELD_CONST(0x1, PMC_IMPL_PG_STATUS_0_PENDING_RESET_SD_START_SHIFT)
#define PMC_IMPL_PG_STATUS_0_PENDING_RESET_SD_START_RANGE                       1:1
#define PMC_IMPL_PG_STATUS_0_PENDING_RESET_SD_START_WOFFSET                     0x0
#define PMC_IMPL_PG_STATUS_0_PENDING_RESET_SD_START_DEFAULT                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_PG_STATUS_0_PENDING_RESET_SD_START_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_PG_STATUS_0_PENDING_RESET_SD_START_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PG_STATUS_0_PENDING_RESET_SD_START_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PG_STATUS_0_PENDING_RESET_SD_START_INIT_ENUM                   PENDING
#define PMC_IMPL_PG_STATUS_0_PENDING_RESET_SD_START_DONE                        _MK_ENUM_CONST(0)
#define PMC_IMPL_PG_STATUS_0_PENDING_RESET_SD_START_PENDING                     _MK_ENUM_CONST(1)

#define PMC_IMPL_PG_STATUS_0_PENDING_SC7_ASSERT_SD_START_SHIFT                  _MK_SHIFT_CONST(2)
#define PMC_IMPL_PG_STATUS_0_PENDING_SC7_ASSERT_SD_START_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_PG_STATUS_0_PENDING_SC7_ASSERT_SD_START_SHIFT)
#define PMC_IMPL_PG_STATUS_0_PENDING_SC7_ASSERT_SD_START_RANGE                  2:2
#define PMC_IMPL_PG_STATUS_0_PENDING_SC7_ASSERT_SD_START_WOFFSET                        0x0
#define PMC_IMPL_PG_STATUS_0_PENDING_SC7_ASSERT_SD_START_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PG_STATUS_0_PENDING_SC7_ASSERT_SD_START_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_PG_STATUS_0_PENDING_SC7_ASSERT_SD_START_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PG_STATUS_0_PENDING_SC7_ASSERT_SD_START_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PG_STATUS_0_PENDING_SC7_ASSERT_SD_START_INIT_ENUM                      DONE
#define PMC_IMPL_PG_STATUS_0_PENDING_SC7_ASSERT_SD_START_DONE                   _MK_ENUM_CONST(0)
#define PMC_IMPL_PG_STATUS_0_PENDING_SC7_ASSERT_SD_START_PENDING                        _MK_ENUM_CONST(1)

#define PMC_IMPL_PG_STATUS_0_PENDING_SC7_REMOVE_SD_START_SHIFT                  _MK_SHIFT_CONST(3)
#define PMC_IMPL_PG_STATUS_0_PENDING_SC7_REMOVE_SD_START_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_PG_STATUS_0_PENDING_SC7_REMOVE_SD_START_SHIFT)
#define PMC_IMPL_PG_STATUS_0_PENDING_SC7_REMOVE_SD_START_RANGE                  3:3
#define PMC_IMPL_PG_STATUS_0_PENDING_SC7_REMOVE_SD_START_WOFFSET                        0x0
#define PMC_IMPL_PG_STATUS_0_PENDING_SC7_REMOVE_SD_START_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PG_STATUS_0_PENDING_SC7_REMOVE_SD_START_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_PG_STATUS_0_PENDING_SC7_REMOVE_SD_START_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PG_STATUS_0_PENDING_SC7_REMOVE_SD_START_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PG_STATUS_0_PENDING_SC7_REMOVE_SD_START_INIT_ENUM                      DONE
#define PMC_IMPL_PG_STATUS_0_PENDING_SC7_REMOVE_SD_START_DONE                   _MK_ENUM_CONST(0)
#define PMC_IMPL_PG_STATUS_0_PENDING_SC7_REMOVE_SD_START_PENDING                        _MK_ENUM_CONST(1)


// Register PMC_IMPL_PART_AUD_POWER_GATE_CONTROL_0
#define PMC_IMPL_PART_AUD_POWER_GATE_CONTROL_0                  _MK_ADDR_CONST(0x208)
#define PMC_IMPL_PART_AUD_POWER_GATE_CONTROL_0_SECURE                   0x0
#define PMC_IMPL_PART_AUD_POWER_GATE_CONTROL_0_SCR                      PG_AUD_SCR_0
#define PMC_IMPL_PART_AUD_POWER_GATE_CONTROL_0_WORD_COUNT                       0x1
#define PMC_IMPL_PART_AUD_POWER_GATE_CONTROL_0_RESET_VAL                        _MK_MASK_CONST(0x80000000)
#define PMC_IMPL_PART_AUD_POWER_GATE_CONTROL_0_RESET_MASK                       _MK_MASK_CONST(0x8000010f)
#define PMC_IMPL_PART_AUD_POWER_GATE_CONTROL_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AUD_POWER_GATE_CONTROL_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AUD_POWER_GATE_CONTROL_0_READ_MASK                        _MK_MASK_CONST(0x8000010f)
#define PMC_IMPL_PART_AUD_POWER_GATE_CONTROL_0_WRITE_MASK                       _MK_MASK_CONST(0x8000010f)
#define PMC_IMPL_PART_AUD_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SHIFT                        _MK_SHIFT_CONST(0)
#define PMC_IMPL_PART_AUD_POWER_GATE_CONTROL_0_LOGIC_SLEEP_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_PART_AUD_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SHIFT)
#define PMC_IMPL_PART_AUD_POWER_GATE_CONTROL_0_LOGIC_SLEEP_RANGE                        0:0
#define PMC_IMPL_PART_AUD_POWER_GATE_CONTROL_0_LOGIC_SLEEP_WOFFSET                      0x0
#define PMC_IMPL_PART_AUD_POWER_GATE_CONTROL_0_LOGIC_SLEEP_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AUD_POWER_GATE_CONTROL_0_LOGIC_SLEEP_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AUD_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AUD_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AUD_POWER_GATE_CONTROL_0_LOGIC_SLEEP_INIT_ENUM                    OFF
#define PMC_IMPL_PART_AUD_POWER_GATE_CONTROL_0_LOGIC_SLEEP_OFF                  _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_AUD_POWER_GATE_CONTROL_0_LOGIC_SLEEP_ON                   _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_AUD_POWER_GATE_CONTROL_0_SRAM_SD_SHIFT                    _MK_SHIFT_CONST(1)
#define PMC_IMPL_PART_AUD_POWER_GATE_CONTROL_0_SRAM_SD_FIELD                    _MK_FIELD_CONST(0x1, PMC_IMPL_PART_AUD_POWER_GATE_CONTROL_0_SRAM_SD_SHIFT)
#define PMC_IMPL_PART_AUD_POWER_GATE_CONTROL_0_SRAM_SD_RANGE                    1:1
#define PMC_IMPL_PART_AUD_POWER_GATE_CONTROL_0_SRAM_SD_WOFFSET                  0x0
#define PMC_IMPL_PART_AUD_POWER_GATE_CONTROL_0_SRAM_SD_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AUD_POWER_GATE_CONTROL_0_SRAM_SD_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AUD_POWER_GATE_CONTROL_0_SRAM_SD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AUD_POWER_GATE_CONTROL_0_SRAM_SD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AUD_POWER_GATE_CONTROL_0_SRAM_SD_INIT_ENUM                        OFF
#define PMC_IMPL_PART_AUD_POWER_GATE_CONTROL_0_SRAM_SD_OFF                      _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_AUD_POWER_GATE_CONTROL_0_SRAM_SD_ON                       _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_AUD_POWER_GATE_CONTROL_0_SRAM_SLP_SHIFT                   _MK_SHIFT_CONST(2)
#define PMC_IMPL_PART_AUD_POWER_GATE_CONTROL_0_SRAM_SLP_FIELD                   _MK_FIELD_CONST(0x1, PMC_IMPL_PART_AUD_POWER_GATE_CONTROL_0_SRAM_SLP_SHIFT)
#define PMC_IMPL_PART_AUD_POWER_GATE_CONTROL_0_SRAM_SLP_RANGE                   2:2
#define PMC_IMPL_PART_AUD_POWER_GATE_CONTROL_0_SRAM_SLP_WOFFSET                 0x0
#define PMC_IMPL_PART_AUD_POWER_GATE_CONTROL_0_SRAM_SLP_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AUD_POWER_GATE_CONTROL_0_SRAM_SLP_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AUD_POWER_GATE_CONTROL_0_SRAM_SLP_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AUD_POWER_GATE_CONTROL_0_SRAM_SLP_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AUD_POWER_GATE_CONTROL_0_SRAM_SLP_INIT_ENUM                       OFF
#define PMC_IMPL_PART_AUD_POWER_GATE_CONTROL_0_SRAM_SLP_OFF                     _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_AUD_POWER_GATE_CONTROL_0_SRAM_SLP_ON                      _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_AUD_POWER_GATE_CONTROL_0_SRAM_DSLP_SHIFT                  _MK_SHIFT_CONST(3)
#define PMC_IMPL_PART_AUD_POWER_GATE_CONTROL_0_SRAM_DSLP_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_PART_AUD_POWER_GATE_CONTROL_0_SRAM_DSLP_SHIFT)
#define PMC_IMPL_PART_AUD_POWER_GATE_CONTROL_0_SRAM_DSLP_RANGE                  3:3
#define PMC_IMPL_PART_AUD_POWER_GATE_CONTROL_0_SRAM_DSLP_WOFFSET                        0x0
#define PMC_IMPL_PART_AUD_POWER_GATE_CONTROL_0_SRAM_DSLP_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AUD_POWER_GATE_CONTROL_0_SRAM_DSLP_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AUD_POWER_GATE_CONTROL_0_SRAM_DSLP_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AUD_POWER_GATE_CONTROL_0_SRAM_DSLP_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AUD_POWER_GATE_CONTROL_0_SRAM_DSLP_INIT_ENUM                      OFF
#define PMC_IMPL_PART_AUD_POWER_GATE_CONTROL_0_SRAM_DSLP_OFF                    _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_AUD_POWER_GATE_CONTROL_0_SRAM_DSLP_ON                     _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_AUD_POWER_GATE_CONTROL_0_START_SHIFT                      _MK_SHIFT_CONST(8)
#define PMC_IMPL_PART_AUD_POWER_GATE_CONTROL_0_START_FIELD                      _MK_FIELD_CONST(0x1, PMC_IMPL_PART_AUD_POWER_GATE_CONTROL_0_START_SHIFT)
#define PMC_IMPL_PART_AUD_POWER_GATE_CONTROL_0_START_RANGE                      8:8
#define PMC_IMPL_PART_AUD_POWER_GATE_CONTROL_0_START_WOFFSET                    0x0
#define PMC_IMPL_PART_AUD_POWER_GATE_CONTROL_0_START_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AUD_POWER_GATE_CONTROL_0_START_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AUD_POWER_GATE_CONTROL_0_START_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AUD_POWER_GATE_CONTROL_0_START_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AUD_POWER_GATE_CONTROL_0_START_INIT_ENUM                  DONE
#define PMC_IMPL_PART_AUD_POWER_GATE_CONTROL_0_START_DONE                       _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_AUD_POWER_GATE_CONTROL_0_START_PENDING                    _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_AUD_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SHIFT                        _MK_SHIFT_CONST(31)
#define PMC_IMPL_PART_AUD_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_PART_AUD_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SHIFT)
#define PMC_IMPL_PART_AUD_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_RANGE                        31:31
#define PMC_IMPL_PART_AUD_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_WOFFSET                      0x0
#define PMC_IMPL_PART_AUD_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_DEFAULT                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AUD_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AUD_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AUD_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AUD_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_INIT_ENUM                    ENABLE
#define PMC_IMPL_PART_AUD_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_DISABLE                      _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_AUD_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_ENABLE                       _MK_ENUM_CONST(1)


// Register PMC_IMPL_PART_AUD_POWER_GATE_STATUS_0
#define PMC_IMPL_PART_AUD_POWER_GATE_STATUS_0                   _MK_ADDR_CONST(0x20c)
#define PMC_IMPL_PART_AUD_POWER_GATE_STATUS_0_SECURE                    0x0
#define PMC_IMPL_PART_AUD_POWER_GATE_STATUS_0_SCR                       PG_AUD_SCR_0
#define PMC_IMPL_PART_AUD_POWER_GATE_STATUS_0_WORD_COUNT                        0x1
#define PMC_IMPL_PART_AUD_POWER_GATE_STATUS_0_RESET_VAL                         _MK_MASK_CONST(0x2)
#define PMC_IMPL_PART_AUD_POWER_GATE_STATUS_0_RESET_MASK                        _MK_MASK_CONST(0xf)
#define PMC_IMPL_PART_AUD_POWER_GATE_STATUS_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AUD_POWER_GATE_STATUS_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AUD_POWER_GATE_STATUS_0_READ_MASK                         _MK_MASK_CONST(0xf)
#define PMC_IMPL_PART_AUD_POWER_GATE_STATUS_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AUD_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SHIFT                     _MK_SHIFT_CONST(0)
#define PMC_IMPL_PART_AUD_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_PART_AUD_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SHIFT)
#define PMC_IMPL_PART_AUD_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_RANGE                     0:0
#define PMC_IMPL_PART_AUD_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_WOFFSET                   0x0
#define PMC_IMPL_PART_AUD_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AUD_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AUD_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AUD_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AUD_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_INIT_ENUM                 OFF
#define PMC_IMPL_PART_AUD_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_OFF                       _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_AUD_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_ON                        _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_AUD_POWER_GATE_STATUS_0_SRAM_SD_STS_SHIFT                 _MK_SHIFT_CONST(1)
#define PMC_IMPL_PART_AUD_POWER_GATE_STATUS_0_SRAM_SD_STS_FIELD                 _MK_FIELD_CONST(0x1, PMC_IMPL_PART_AUD_POWER_GATE_STATUS_0_SRAM_SD_STS_SHIFT)
#define PMC_IMPL_PART_AUD_POWER_GATE_STATUS_0_SRAM_SD_STS_RANGE                 1:1
#define PMC_IMPL_PART_AUD_POWER_GATE_STATUS_0_SRAM_SD_STS_WOFFSET                       0x0
#define PMC_IMPL_PART_AUD_POWER_GATE_STATUS_0_SRAM_SD_STS_DEFAULT                       _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AUD_POWER_GATE_STATUS_0_SRAM_SD_STS_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AUD_POWER_GATE_STATUS_0_SRAM_SD_STS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AUD_POWER_GATE_STATUS_0_SRAM_SD_STS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AUD_POWER_GATE_STATUS_0_SRAM_SD_STS_INIT_ENUM                     ON
#define PMC_IMPL_PART_AUD_POWER_GATE_STATUS_0_SRAM_SD_STS_OFF                   _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_AUD_POWER_GATE_STATUS_0_SRAM_SD_STS_ON                    _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_AUD_POWER_GATE_STATUS_0_SRAM_SLP_STS_SHIFT                        _MK_SHIFT_CONST(2)
#define PMC_IMPL_PART_AUD_POWER_GATE_STATUS_0_SRAM_SLP_STS_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_PART_AUD_POWER_GATE_STATUS_0_SRAM_SLP_STS_SHIFT)
#define PMC_IMPL_PART_AUD_POWER_GATE_STATUS_0_SRAM_SLP_STS_RANGE                        2:2
#define PMC_IMPL_PART_AUD_POWER_GATE_STATUS_0_SRAM_SLP_STS_WOFFSET                      0x0
#define PMC_IMPL_PART_AUD_POWER_GATE_STATUS_0_SRAM_SLP_STS_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AUD_POWER_GATE_STATUS_0_SRAM_SLP_STS_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AUD_POWER_GATE_STATUS_0_SRAM_SLP_STS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AUD_POWER_GATE_STATUS_0_SRAM_SLP_STS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AUD_POWER_GATE_STATUS_0_SRAM_SLP_STS_INIT_ENUM                    OFF
#define PMC_IMPL_PART_AUD_POWER_GATE_STATUS_0_SRAM_SLP_STS_OFF                  _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_AUD_POWER_GATE_STATUS_0_SRAM_SLP_STS_ON                   _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_AUD_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SHIFT                       _MK_SHIFT_CONST(3)
#define PMC_IMPL_PART_AUD_POWER_GATE_STATUS_0_SRAM_DSLP_STS_FIELD                       _MK_FIELD_CONST(0x1, PMC_IMPL_PART_AUD_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SHIFT)
#define PMC_IMPL_PART_AUD_POWER_GATE_STATUS_0_SRAM_DSLP_STS_RANGE                       3:3
#define PMC_IMPL_PART_AUD_POWER_GATE_STATUS_0_SRAM_DSLP_STS_WOFFSET                     0x0
#define PMC_IMPL_PART_AUD_POWER_GATE_STATUS_0_SRAM_DSLP_STS_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AUD_POWER_GATE_STATUS_0_SRAM_DSLP_STS_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AUD_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AUD_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AUD_POWER_GATE_STATUS_0_SRAM_DSLP_STS_INIT_ENUM                   OFF
#define PMC_IMPL_PART_AUD_POWER_GATE_STATUS_0_SRAM_DSLP_STS_OFF                 _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_AUD_POWER_GATE_STATUS_0_SRAM_DSLP_STS_ON                  _MK_ENUM_CONST(1)


// Register PMC_IMPL_PART_AUD_CLAMP_CONTROL_0
#define PMC_IMPL_PART_AUD_CLAMP_CONTROL_0                       _MK_ADDR_CONST(0x210)
#define PMC_IMPL_PART_AUD_CLAMP_CONTROL_0_SECURE                        0x0
#define PMC_IMPL_PART_AUD_CLAMP_CONTROL_0_SCR                   PG_AUD_SCR_0
#define PMC_IMPL_PART_AUD_CLAMP_CONTROL_0_WORD_COUNT                    0x1
#define PMC_IMPL_PART_AUD_CLAMP_CONTROL_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AUD_CLAMP_CONTROL_0_RESET_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AUD_CLAMP_CONTROL_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AUD_CLAMP_CONTROL_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AUD_CLAMP_CONTROL_0_READ_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AUD_CLAMP_CONTROL_0_WRITE_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AUD_CLAMP_CONTROL_0_CLAMP_SHIFT                   _MK_SHIFT_CONST(0)
#define PMC_IMPL_PART_AUD_CLAMP_CONTROL_0_CLAMP_FIELD                   _MK_FIELD_CONST(0x1, PMC_IMPL_PART_AUD_CLAMP_CONTROL_0_CLAMP_SHIFT)
#define PMC_IMPL_PART_AUD_CLAMP_CONTROL_0_CLAMP_RANGE                   0:0
#define PMC_IMPL_PART_AUD_CLAMP_CONTROL_0_CLAMP_WOFFSET                 0x0
#define PMC_IMPL_PART_AUD_CLAMP_CONTROL_0_CLAMP_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AUD_CLAMP_CONTROL_0_CLAMP_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AUD_CLAMP_CONTROL_0_CLAMP_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AUD_CLAMP_CONTROL_0_CLAMP_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AUD_CLAMP_CONTROL_0_CLAMP_INIT_ENUM                       OFF
#define PMC_IMPL_PART_AUD_CLAMP_CONTROL_0_CLAMP_OFF                     _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_AUD_CLAMP_CONTROL_0_CLAMP_ON                      _MK_ENUM_CONST(1)


// Register PMC_IMPL_PART_DFD_POWER_GATE_CONTROL_0
#define PMC_IMPL_PART_DFD_POWER_GATE_CONTROL_0                  _MK_ADDR_CONST(0x214)
#define PMC_IMPL_PART_DFD_POWER_GATE_CONTROL_0_SECURE                   0x0
#define PMC_IMPL_PART_DFD_POWER_GATE_CONTROL_0_SCR                      PG_DFD_SCR_0
#define PMC_IMPL_PART_DFD_POWER_GATE_CONTROL_0_WORD_COUNT                       0x1
#define PMC_IMPL_PART_DFD_POWER_GATE_CONTROL_0_RESET_VAL                        _MK_MASK_CONST(0x80000000)
#define PMC_IMPL_PART_DFD_POWER_GATE_CONTROL_0_RESET_MASK                       _MK_MASK_CONST(0x8000010f)
#define PMC_IMPL_PART_DFD_POWER_GATE_CONTROL_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_DFD_POWER_GATE_CONTROL_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_DFD_POWER_GATE_CONTROL_0_READ_MASK                        _MK_MASK_CONST(0x8000010f)
#define PMC_IMPL_PART_DFD_POWER_GATE_CONTROL_0_WRITE_MASK                       _MK_MASK_CONST(0x8000010f)
#define PMC_IMPL_PART_DFD_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SHIFT                        _MK_SHIFT_CONST(0)
#define PMC_IMPL_PART_DFD_POWER_GATE_CONTROL_0_LOGIC_SLEEP_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_PART_DFD_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SHIFT)
#define PMC_IMPL_PART_DFD_POWER_GATE_CONTROL_0_LOGIC_SLEEP_RANGE                        0:0
#define PMC_IMPL_PART_DFD_POWER_GATE_CONTROL_0_LOGIC_SLEEP_WOFFSET                      0x0
#define PMC_IMPL_PART_DFD_POWER_GATE_CONTROL_0_LOGIC_SLEEP_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_DFD_POWER_GATE_CONTROL_0_LOGIC_SLEEP_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_DFD_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_DFD_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_DFD_POWER_GATE_CONTROL_0_LOGIC_SLEEP_INIT_ENUM                    OFF
#define PMC_IMPL_PART_DFD_POWER_GATE_CONTROL_0_LOGIC_SLEEP_OFF                  _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_DFD_POWER_GATE_CONTROL_0_LOGIC_SLEEP_ON                   _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_DFD_POWER_GATE_CONTROL_0_SRAM_SD_SHIFT                    _MK_SHIFT_CONST(1)
#define PMC_IMPL_PART_DFD_POWER_GATE_CONTROL_0_SRAM_SD_FIELD                    _MK_FIELD_CONST(0x1, PMC_IMPL_PART_DFD_POWER_GATE_CONTROL_0_SRAM_SD_SHIFT)
#define PMC_IMPL_PART_DFD_POWER_GATE_CONTROL_0_SRAM_SD_RANGE                    1:1
#define PMC_IMPL_PART_DFD_POWER_GATE_CONTROL_0_SRAM_SD_WOFFSET                  0x0
#define PMC_IMPL_PART_DFD_POWER_GATE_CONTROL_0_SRAM_SD_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_DFD_POWER_GATE_CONTROL_0_SRAM_SD_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_DFD_POWER_GATE_CONTROL_0_SRAM_SD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_DFD_POWER_GATE_CONTROL_0_SRAM_SD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_DFD_POWER_GATE_CONTROL_0_SRAM_SD_INIT_ENUM                        OFF
#define PMC_IMPL_PART_DFD_POWER_GATE_CONTROL_0_SRAM_SD_OFF                      _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_DFD_POWER_GATE_CONTROL_0_SRAM_SD_ON                       _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_DFD_POWER_GATE_CONTROL_0_SRAM_SLP_SHIFT                   _MK_SHIFT_CONST(2)
#define PMC_IMPL_PART_DFD_POWER_GATE_CONTROL_0_SRAM_SLP_FIELD                   _MK_FIELD_CONST(0x1, PMC_IMPL_PART_DFD_POWER_GATE_CONTROL_0_SRAM_SLP_SHIFT)
#define PMC_IMPL_PART_DFD_POWER_GATE_CONTROL_0_SRAM_SLP_RANGE                   2:2
#define PMC_IMPL_PART_DFD_POWER_GATE_CONTROL_0_SRAM_SLP_WOFFSET                 0x0
#define PMC_IMPL_PART_DFD_POWER_GATE_CONTROL_0_SRAM_SLP_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_DFD_POWER_GATE_CONTROL_0_SRAM_SLP_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_DFD_POWER_GATE_CONTROL_0_SRAM_SLP_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_DFD_POWER_GATE_CONTROL_0_SRAM_SLP_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_DFD_POWER_GATE_CONTROL_0_SRAM_SLP_INIT_ENUM                       OFF
#define PMC_IMPL_PART_DFD_POWER_GATE_CONTROL_0_SRAM_SLP_OFF                     _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_DFD_POWER_GATE_CONTROL_0_SRAM_SLP_ON                      _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_DFD_POWER_GATE_CONTROL_0_SRAM_DSLP_SHIFT                  _MK_SHIFT_CONST(3)
#define PMC_IMPL_PART_DFD_POWER_GATE_CONTROL_0_SRAM_DSLP_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_PART_DFD_POWER_GATE_CONTROL_0_SRAM_DSLP_SHIFT)
#define PMC_IMPL_PART_DFD_POWER_GATE_CONTROL_0_SRAM_DSLP_RANGE                  3:3
#define PMC_IMPL_PART_DFD_POWER_GATE_CONTROL_0_SRAM_DSLP_WOFFSET                        0x0
#define PMC_IMPL_PART_DFD_POWER_GATE_CONTROL_0_SRAM_DSLP_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_DFD_POWER_GATE_CONTROL_0_SRAM_DSLP_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_DFD_POWER_GATE_CONTROL_0_SRAM_DSLP_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_DFD_POWER_GATE_CONTROL_0_SRAM_DSLP_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_DFD_POWER_GATE_CONTROL_0_SRAM_DSLP_INIT_ENUM                      OFF
#define PMC_IMPL_PART_DFD_POWER_GATE_CONTROL_0_SRAM_DSLP_OFF                    _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_DFD_POWER_GATE_CONTROL_0_SRAM_DSLP_ON                     _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_DFD_POWER_GATE_CONTROL_0_START_SHIFT                      _MK_SHIFT_CONST(8)
#define PMC_IMPL_PART_DFD_POWER_GATE_CONTROL_0_START_FIELD                      _MK_FIELD_CONST(0x1, PMC_IMPL_PART_DFD_POWER_GATE_CONTROL_0_START_SHIFT)
#define PMC_IMPL_PART_DFD_POWER_GATE_CONTROL_0_START_RANGE                      8:8
#define PMC_IMPL_PART_DFD_POWER_GATE_CONTROL_0_START_WOFFSET                    0x0
#define PMC_IMPL_PART_DFD_POWER_GATE_CONTROL_0_START_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_DFD_POWER_GATE_CONTROL_0_START_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_DFD_POWER_GATE_CONTROL_0_START_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_DFD_POWER_GATE_CONTROL_0_START_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_DFD_POWER_GATE_CONTROL_0_START_INIT_ENUM                  DONE
#define PMC_IMPL_PART_DFD_POWER_GATE_CONTROL_0_START_DONE                       _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_DFD_POWER_GATE_CONTROL_0_START_PENDING                    _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_DFD_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SHIFT                        _MK_SHIFT_CONST(31)
#define PMC_IMPL_PART_DFD_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_PART_DFD_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SHIFT)
#define PMC_IMPL_PART_DFD_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_RANGE                        31:31
#define PMC_IMPL_PART_DFD_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_WOFFSET                      0x0
#define PMC_IMPL_PART_DFD_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_DEFAULT                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_DFD_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_DFD_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_DFD_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_DFD_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_INIT_ENUM                    ENABLE
#define PMC_IMPL_PART_DFD_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_DISABLE                      _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_DFD_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_ENABLE                       _MK_ENUM_CONST(1)


// Register PMC_IMPL_PART_DFD_POWER_GATE_STATUS_0
#define PMC_IMPL_PART_DFD_POWER_GATE_STATUS_0                   _MK_ADDR_CONST(0x218)
#define PMC_IMPL_PART_DFD_POWER_GATE_STATUS_0_SECURE                    0x0
#define PMC_IMPL_PART_DFD_POWER_GATE_STATUS_0_SCR                       PG_DFD_SCR_0
#define PMC_IMPL_PART_DFD_POWER_GATE_STATUS_0_WORD_COUNT                        0x1
#define PMC_IMPL_PART_DFD_POWER_GATE_STATUS_0_RESET_VAL                         _MK_MASK_CONST(0x2)
#define PMC_IMPL_PART_DFD_POWER_GATE_STATUS_0_RESET_MASK                        _MK_MASK_CONST(0xf)
#define PMC_IMPL_PART_DFD_POWER_GATE_STATUS_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_DFD_POWER_GATE_STATUS_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_DFD_POWER_GATE_STATUS_0_READ_MASK                         _MK_MASK_CONST(0xf)
#define PMC_IMPL_PART_DFD_POWER_GATE_STATUS_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_DFD_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SHIFT                     _MK_SHIFT_CONST(0)
#define PMC_IMPL_PART_DFD_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_PART_DFD_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SHIFT)
#define PMC_IMPL_PART_DFD_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_RANGE                     0:0
#define PMC_IMPL_PART_DFD_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_WOFFSET                   0x0
#define PMC_IMPL_PART_DFD_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_DFD_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_DFD_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_DFD_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_DFD_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_INIT_ENUM                 OFF
#define PMC_IMPL_PART_DFD_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_OFF                       _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_DFD_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_ON                        _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_DFD_POWER_GATE_STATUS_0_SRAM_SD_STS_SHIFT                 _MK_SHIFT_CONST(1)
#define PMC_IMPL_PART_DFD_POWER_GATE_STATUS_0_SRAM_SD_STS_FIELD                 _MK_FIELD_CONST(0x1, PMC_IMPL_PART_DFD_POWER_GATE_STATUS_0_SRAM_SD_STS_SHIFT)
#define PMC_IMPL_PART_DFD_POWER_GATE_STATUS_0_SRAM_SD_STS_RANGE                 1:1
#define PMC_IMPL_PART_DFD_POWER_GATE_STATUS_0_SRAM_SD_STS_WOFFSET                       0x0
#define PMC_IMPL_PART_DFD_POWER_GATE_STATUS_0_SRAM_SD_STS_DEFAULT                       _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_DFD_POWER_GATE_STATUS_0_SRAM_SD_STS_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_DFD_POWER_GATE_STATUS_0_SRAM_SD_STS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_DFD_POWER_GATE_STATUS_0_SRAM_SD_STS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_DFD_POWER_GATE_STATUS_0_SRAM_SD_STS_INIT_ENUM                     ON
#define PMC_IMPL_PART_DFD_POWER_GATE_STATUS_0_SRAM_SD_STS_OFF                   _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_DFD_POWER_GATE_STATUS_0_SRAM_SD_STS_ON                    _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_DFD_POWER_GATE_STATUS_0_SRAM_SLP_STS_SHIFT                        _MK_SHIFT_CONST(2)
#define PMC_IMPL_PART_DFD_POWER_GATE_STATUS_0_SRAM_SLP_STS_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_PART_DFD_POWER_GATE_STATUS_0_SRAM_SLP_STS_SHIFT)
#define PMC_IMPL_PART_DFD_POWER_GATE_STATUS_0_SRAM_SLP_STS_RANGE                        2:2
#define PMC_IMPL_PART_DFD_POWER_GATE_STATUS_0_SRAM_SLP_STS_WOFFSET                      0x0
#define PMC_IMPL_PART_DFD_POWER_GATE_STATUS_0_SRAM_SLP_STS_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_DFD_POWER_GATE_STATUS_0_SRAM_SLP_STS_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_DFD_POWER_GATE_STATUS_0_SRAM_SLP_STS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_DFD_POWER_GATE_STATUS_0_SRAM_SLP_STS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_DFD_POWER_GATE_STATUS_0_SRAM_SLP_STS_INIT_ENUM                    OFF
#define PMC_IMPL_PART_DFD_POWER_GATE_STATUS_0_SRAM_SLP_STS_OFF                  _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_DFD_POWER_GATE_STATUS_0_SRAM_SLP_STS_ON                   _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_DFD_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SHIFT                       _MK_SHIFT_CONST(3)
#define PMC_IMPL_PART_DFD_POWER_GATE_STATUS_0_SRAM_DSLP_STS_FIELD                       _MK_FIELD_CONST(0x1, PMC_IMPL_PART_DFD_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SHIFT)
#define PMC_IMPL_PART_DFD_POWER_GATE_STATUS_0_SRAM_DSLP_STS_RANGE                       3:3
#define PMC_IMPL_PART_DFD_POWER_GATE_STATUS_0_SRAM_DSLP_STS_WOFFSET                     0x0
#define PMC_IMPL_PART_DFD_POWER_GATE_STATUS_0_SRAM_DSLP_STS_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_DFD_POWER_GATE_STATUS_0_SRAM_DSLP_STS_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_DFD_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_DFD_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_DFD_POWER_GATE_STATUS_0_SRAM_DSLP_STS_INIT_ENUM                   OFF
#define PMC_IMPL_PART_DFD_POWER_GATE_STATUS_0_SRAM_DSLP_STS_OFF                 _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_DFD_POWER_GATE_STATUS_0_SRAM_DSLP_STS_ON                  _MK_ENUM_CONST(1)


// Register PMC_IMPL_PART_DFD_CLAMP_CONTROL_0
#define PMC_IMPL_PART_DFD_CLAMP_CONTROL_0                       _MK_ADDR_CONST(0x21c)
#define PMC_IMPL_PART_DFD_CLAMP_CONTROL_0_SECURE                        0x0
#define PMC_IMPL_PART_DFD_CLAMP_CONTROL_0_SCR                   PG_DFD_SCR_0
#define PMC_IMPL_PART_DFD_CLAMP_CONTROL_0_WORD_COUNT                    0x1
#define PMC_IMPL_PART_DFD_CLAMP_CONTROL_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_DFD_CLAMP_CONTROL_0_RESET_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_DFD_CLAMP_CONTROL_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_DFD_CLAMP_CONTROL_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_DFD_CLAMP_CONTROL_0_READ_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_DFD_CLAMP_CONTROL_0_WRITE_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_DFD_CLAMP_CONTROL_0_CLAMP_SHIFT                   _MK_SHIFT_CONST(0)
#define PMC_IMPL_PART_DFD_CLAMP_CONTROL_0_CLAMP_FIELD                   _MK_FIELD_CONST(0x1, PMC_IMPL_PART_DFD_CLAMP_CONTROL_0_CLAMP_SHIFT)
#define PMC_IMPL_PART_DFD_CLAMP_CONTROL_0_CLAMP_RANGE                   0:0
#define PMC_IMPL_PART_DFD_CLAMP_CONTROL_0_CLAMP_WOFFSET                 0x0
#define PMC_IMPL_PART_DFD_CLAMP_CONTROL_0_CLAMP_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_DFD_CLAMP_CONTROL_0_CLAMP_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_DFD_CLAMP_CONTROL_0_CLAMP_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_DFD_CLAMP_CONTROL_0_CLAMP_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_DFD_CLAMP_CONTROL_0_CLAMP_INIT_ENUM                       OFF
#define PMC_IMPL_PART_DFD_CLAMP_CONTROL_0_CLAMP_OFF                     _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_DFD_CLAMP_CONTROL_0_CLAMP_ON                      _MK_ENUM_CONST(1)


// Register PMC_IMPL_PART_DISP_POWER_GATE_CONTROL_0
#define PMC_IMPL_PART_DISP_POWER_GATE_CONTROL_0                 _MK_ADDR_CONST(0x220)
#define PMC_IMPL_PART_DISP_POWER_GATE_CONTROL_0_SECURE                  0x0
#define PMC_IMPL_PART_DISP_POWER_GATE_CONTROL_0_SCR                     PG_DISP_SCR_0
#define PMC_IMPL_PART_DISP_POWER_GATE_CONTROL_0_WORD_COUNT                      0x1
#define PMC_IMPL_PART_DISP_POWER_GATE_CONTROL_0_RESET_VAL                       _MK_MASK_CONST(0x80000000)
#define PMC_IMPL_PART_DISP_POWER_GATE_CONTROL_0_RESET_MASK                      _MK_MASK_CONST(0x8000010f)
#define PMC_IMPL_PART_DISP_POWER_GATE_CONTROL_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_DISP_POWER_GATE_CONTROL_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_DISP_POWER_GATE_CONTROL_0_READ_MASK                       _MK_MASK_CONST(0x8000010f)
#define PMC_IMPL_PART_DISP_POWER_GATE_CONTROL_0_WRITE_MASK                      _MK_MASK_CONST(0x8000010f)
#define PMC_IMPL_PART_DISP_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SHIFT                       _MK_SHIFT_CONST(0)
#define PMC_IMPL_PART_DISP_POWER_GATE_CONTROL_0_LOGIC_SLEEP_FIELD                       _MK_FIELD_CONST(0x1, PMC_IMPL_PART_DISP_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SHIFT)
#define PMC_IMPL_PART_DISP_POWER_GATE_CONTROL_0_LOGIC_SLEEP_RANGE                       0:0
#define PMC_IMPL_PART_DISP_POWER_GATE_CONTROL_0_LOGIC_SLEEP_WOFFSET                     0x0
#define PMC_IMPL_PART_DISP_POWER_GATE_CONTROL_0_LOGIC_SLEEP_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_DISP_POWER_GATE_CONTROL_0_LOGIC_SLEEP_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_DISP_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_DISP_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_DISP_POWER_GATE_CONTROL_0_LOGIC_SLEEP_INIT_ENUM                   OFF
#define PMC_IMPL_PART_DISP_POWER_GATE_CONTROL_0_LOGIC_SLEEP_OFF                 _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_DISP_POWER_GATE_CONTROL_0_LOGIC_SLEEP_ON                  _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_DISP_POWER_GATE_CONTROL_0_SRAM_SD_SHIFT                   _MK_SHIFT_CONST(1)
#define PMC_IMPL_PART_DISP_POWER_GATE_CONTROL_0_SRAM_SD_FIELD                   _MK_FIELD_CONST(0x1, PMC_IMPL_PART_DISP_POWER_GATE_CONTROL_0_SRAM_SD_SHIFT)
#define PMC_IMPL_PART_DISP_POWER_GATE_CONTROL_0_SRAM_SD_RANGE                   1:1
#define PMC_IMPL_PART_DISP_POWER_GATE_CONTROL_0_SRAM_SD_WOFFSET                 0x0
#define PMC_IMPL_PART_DISP_POWER_GATE_CONTROL_0_SRAM_SD_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_DISP_POWER_GATE_CONTROL_0_SRAM_SD_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_DISP_POWER_GATE_CONTROL_0_SRAM_SD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_DISP_POWER_GATE_CONTROL_0_SRAM_SD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_DISP_POWER_GATE_CONTROL_0_SRAM_SD_INIT_ENUM                       OFF
#define PMC_IMPL_PART_DISP_POWER_GATE_CONTROL_0_SRAM_SD_OFF                     _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_DISP_POWER_GATE_CONTROL_0_SRAM_SD_ON                      _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_DISP_POWER_GATE_CONTROL_0_SRAM_SLP_SHIFT                  _MK_SHIFT_CONST(2)
#define PMC_IMPL_PART_DISP_POWER_GATE_CONTROL_0_SRAM_SLP_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_PART_DISP_POWER_GATE_CONTROL_0_SRAM_SLP_SHIFT)
#define PMC_IMPL_PART_DISP_POWER_GATE_CONTROL_0_SRAM_SLP_RANGE                  2:2
#define PMC_IMPL_PART_DISP_POWER_GATE_CONTROL_0_SRAM_SLP_WOFFSET                        0x0
#define PMC_IMPL_PART_DISP_POWER_GATE_CONTROL_0_SRAM_SLP_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_DISP_POWER_GATE_CONTROL_0_SRAM_SLP_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_DISP_POWER_GATE_CONTROL_0_SRAM_SLP_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_DISP_POWER_GATE_CONTROL_0_SRAM_SLP_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_DISP_POWER_GATE_CONTROL_0_SRAM_SLP_INIT_ENUM                      OFF
#define PMC_IMPL_PART_DISP_POWER_GATE_CONTROL_0_SRAM_SLP_OFF                    _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_DISP_POWER_GATE_CONTROL_0_SRAM_SLP_ON                     _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_DISP_POWER_GATE_CONTROL_0_SRAM_DSLP_SHIFT                 _MK_SHIFT_CONST(3)
#define PMC_IMPL_PART_DISP_POWER_GATE_CONTROL_0_SRAM_DSLP_FIELD                 _MK_FIELD_CONST(0x1, PMC_IMPL_PART_DISP_POWER_GATE_CONTROL_0_SRAM_DSLP_SHIFT)
#define PMC_IMPL_PART_DISP_POWER_GATE_CONTROL_0_SRAM_DSLP_RANGE                 3:3
#define PMC_IMPL_PART_DISP_POWER_GATE_CONTROL_0_SRAM_DSLP_WOFFSET                       0x0
#define PMC_IMPL_PART_DISP_POWER_GATE_CONTROL_0_SRAM_DSLP_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_DISP_POWER_GATE_CONTROL_0_SRAM_DSLP_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_DISP_POWER_GATE_CONTROL_0_SRAM_DSLP_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_DISP_POWER_GATE_CONTROL_0_SRAM_DSLP_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_DISP_POWER_GATE_CONTROL_0_SRAM_DSLP_INIT_ENUM                     OFF
#define PMC_IMPL_PART_DISP_POWER_GATE_CONTROL_0_SRAM_DSLP_OFF                   _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_DISP_POWER_GATE_CONTROL_0_SRAM_DSLP_ON                    _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_DISP_POWER_GATE_CONTROL_0_START_SHIFT                     _MK_SHIFT_CONST(8)
#define PMC_IMPL_PART_DISP_POWER_GATE_CONTROL_0_START_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_PART_DISP_POWER_GATE_CONTROL_0_START_SHIFT)
#define PMC_IMPL_PART_DISP_POWER_GATE_CONTROL_0_START_RANGE                     8:8
#define PMC_IMPL_PART_DISP_POWER_GATE_CONTROL_0_START_WOFFSET                   0x0
#define PMC_IMPL_PART_DISP_POWER_GATE_CONTROL_0_START_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_DISP_POWER_GATE_CONTROL_0_START_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_DISP_POWER_GATE_CONTROL_0_START_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_DISP_POWER_GATE_CONTROL_0_START_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_DISP_POWER_GATE_CONTROL_0_START_INIT_ENUM                 DONE
#define PMC_IMPL_PART_DISP_POWER_GATE_CONTROL_0_START_DONE                      _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_DISP_POWER_GATE_CONTROL_0_START_PENDING                   _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_DISP_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SHIFT                       _MK_SHIFT_CONST(31)
#define PMC_IMPL_PART_DISP_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_FIELD                       _MK_FIELD_CONST(0x1, PMC_IMPL_PART_DISP_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SHIFT)
#define PMC_IMPL_PART_DISP_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_RANGE                       31:31
#define PMC_IMPL_PART_DISP_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_WOFFSET                     0x0
#define PMC_IMPL_PART_DISP_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_DEFAULT                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_DISP_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_DISP_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_DISP_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_DISP_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_INIT_ENUM                   ENABLE
#define PMC_IMPL_PART_DISP_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_DISABLE                     _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_DISP_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_ENABLE                      _MK_ENUM_CONST(1)


// Register PMC_IMPL_PART_DISP_POWER_GATE_STATUS_0
#define PMC_IMPL_PART_DISP_POWER_GATE_STATUS_0                  _MK_ADDR_CONST(0x224)
#define PMC_IMPL_PART_DISP_POWER_GATE_STATUS_0_SECURE                   0x0
#define PMC_IMPL_PART_DISP_POWER_GATE_STATUS_0_SCR                      PG_DISP_SCR_0
#define PMC_IMPL_PART_DISP_POWER_GATE_STATUS_0_WORD_COUNT                       0x1
#define PMC_IMPL_PART_DISP_POWER_GATE_STATUS_0_RESET_VAL                        _MK_MASK_CONST(0x2)
#define PMC_IMPL_PART_DISP_POWER_GATE_STATUS_0_RESET_MASK                       _MK_MASK_CONST(0xf)
#define PMC_IMPL_PART_DISP_POWER_GATE_STATUS_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_DISP_POWER_GATE_STATUS_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_DISP_POWER_GATE_STATUS_0_READ_MASK                        _MK_MASK_CONST(0xf)
#define PMC_IMPL_PART_DISP_POWER_GATE_STATUS_0_WRITE_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_DISP_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SHIFT                    _MK_SHIFT_CONST(0)
#define PMC_IMPL_PART_DISP_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_FIELD                    _MK_FIELD_CONST(0x1, PMC_IMPL_PART_DISP_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SHIFT)
#define PMC_IMPL_PART_DISP_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_RANGE                    0:0
#define PMC_IMPL_PART_DISP_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_WOFFSET                  0x0
#define PMC_IMPL_PART_DISP_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_DISP_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_DISP_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_DISP_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_DISP_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_INIT_ENUM                        OFF
#define PMC_IMPL_PART_DISP_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_OFF                      _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_DISP_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_ON                       _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_DISP_POWER_GATE_STATUS_0_SRAM_SD_STS_SHIFT                        _MK_SHIFT_CONST(1)
#define PMC_IMPL_PART_DISP_POWER_GATE_STATUS_0_SRAM_SD_STS_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_PART_DISP_POWER_GATE_STATUS_0_SRAM_SD_STS_SHIFT)
#define PMC_IMPL_PART_DISP_POWER_GATE_STATUS_0_SRAM_SD_STS_RANGE                        1:1
#define PMC_IMPL_PART_DISP_POWER_GATE_STATUS_0_SRAM_SD_STS_WOFFSET                      0x0
#define PMC_IMPL_PART_DISP_POWER_GATE_STATUS_0_SRAM_SD_STS_DEFAULT                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_DISP_POWER_GATE_STATUS_0_SRAM_SD_STS_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_DISP_POWER_GATE_STATUS_0_SRAM_SD_STS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_DISP_POWER_GATE_STATUS_0_SRAM_SD_STS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_DISP_POWER_GATE_STATUS_0_SRAM_SD_STS_INIT_ENUM                    ON
#define PMC_IMPL_PART_DISP_POWER_GATE_STATUS_0_SRAM_SD_STS_OFF                  _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_DISP_POWER_GATE_STATUS_0_SRAM_SD_STS_ON                   _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_DISP_POWER_GATE_STATUS_0_SRAM_SLP_STS_SHIFT                       _MK_SHIFT_CONST(2)
#define PMC_IMPL_PART_DISP_POWER_GATE_STATUS_0_SRAM_SLP_STS_FIELD                       _MK_FIELD_CONST(0x1, PMC_IMPL_PART_DISP_POWER_GATE_STATUS_0_SRAM_SLP_STS_SHIFT)
#define PMC_IMPL_PART_DISP_POWER_GATE_STATUS_0_SRAM_SLP_STS_RANGE                       2:2
#define PMC_IMPL_PART_DISP_POWER_GATE_STATUS_0_SRAM_SLP_STS_WOFFSET                     0x0
#define PMC_IMPL_PART_DISP_POWER_GATE_STATUS_0_SRAM_SLP_STS_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_DISP_POWER_GATE_STATUS_0_SRAM_SLP_STS_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_DISP_POWER_GATE_STATUS_0_SRAM_SLP_STS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_DISP_POWER_GATE_STATUS_0_SRAM_SLP_STS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_DISP_POWER_GATE_STATUS_0_SRAM_SLP_STS_INIT_ENUM                   OFF
#define PMC_IMPL_PART_DISP_POWER_GATE_STATUS_0_SRAM_SLP_STS_OFF                 _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_DISP_POWER_GATE_STATUS_0_SRAM_SLP_STS_ON                  _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_DISP_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SHIFT                      _MK_SHIFT_CONST(3)
#define PMC_IMPL_PART_DISP_POWER_GATE_STATUS_0_SRAM_DSLP_STS_FIELD                      _MK_FIELD_CONST(0x1, PMC_IMPL_PART_DISP_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SHIFT)
#define PMC_IMPL_PART_DISP_POWER_GATE_STATUS_0_SRAM_DSLP_STS_RANGE                      3:3
#define PMC_IMPL_PART_DISP_POWER_GATE_STATUS_0_SRAM_DSLP_STS_WOFFSET                    0x0
#define PMC_IMPL_PART_DISP_POWER_GATE_STATUS_0_SRAM_DSLP_STS_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_DISP_POWER_GATE_STATUS_0_SRAM_DSLP_STS_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_DISP_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_DISP_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_DISP_POWER_GATE_STATUS_0_SRAM_DSLP_STS_INIT_ENUM                  OFF
#define PMC_IMPL_PART_DISP_POWER_GATE_STATUS_0_SRAM_DSLP_STS_OFF                        _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_DISP_POWER_GATE_STATUS_0_SRAM_DSLP_STS_ON                 _MK_ENUM_CONST(1)


// Register PMC_IMPL_PART_DISP_CLAMP_CONTROL_0
#define PMC_IMPL_PART_DISP_CLAMP_CONTROL_0                      _MK_ADDR_CONST(0x228)
#define PMC_IMPL_PART_DISP_CLAMP_CONTROL_0_SECURE                       0x0
#define PMC_IMPL_PART_DISP_CLAMP_CONTROL_0_SCR                  PG_DISP_SCR_0
#define PMC_IMPL_PART_DISP_CLAMP_CONTROL_0_WORD_COUNT                   0x1
#define PMC_IMPL_PART_DISP_CLAMP_CONTROL_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_DISP_CLAMP_CONTROL_0_RESET_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_DISP_CLAMP_CONTROL_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_DISP_CLAMP_CONTROL_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_DISP_CLAMP_CONTROL_0_READ_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_DISP_CLAMP_CONTROL_0_WRITE_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_DISP_CLAMP_CONTROL_0_CLAMP_SHIFT                  _MK_SHIFT_CONST(0)
#define PMC_IMPL_PART_DISP_CLAMP_CONTROL_0_CLAMP_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_PART_DISP_CLAMP_CONTROL_0_CLAMP_SHIFT)
#define PMC_IMPL_PART_DISP_CLAMP_CONTROL_0_CLAMP_RANGE                  0:0
#define PMC_IMPL_PART_DISP_CLAMP_CONTROL_0_CLAMP_WOFFSET                        0x0
#define PMC_IMPL_PART_DISP_CLAMP_CONTROL_0_CLAMP_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_DISP_CLAMP_CONTROL_0_CLAMP_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_DISP_CLAMP_CONTROL_0_CLAMP_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_DISP_CLAMP_CONTROL_0_CLAMP_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_DISP_CLAMP_CONTROL_0_CLAMP_INIT_ENUM                      OFF
#define PMC_IMPL_PART_DISP_CLAMP_CONTROL_0_CLAMP_OFF                    _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_DISP_CLAMP_CONTROL_0_CLAMP_ON                     _MK_ENUM_CONST(1)


// Register PMC_IMPL_PART_DISPB_POWER_GATE_CONTROL_0
#define PMC_IMPL_PART_DISPB_POWER_GATE_CONTROL_0                        _MK_ADDR_CONST(0x22c)
#define PMC_IMPL_PART_DISPB_POWER_GATE_CONTROL_0_SECURE                         0x0
#define PMC_IMPL_PART_DISPB_POWER_GATE_CONTROL_0_SCR                    PG_DISPB_SCR_0
#define PMC_IMPL_PART_DISPB_POWER_GATE_CONTROL_0_WORD_COUNT                     0x1
#define PMC_IMPL_PART_DISPB_POWER_GATE_CONTROL_0_RESET_VAL                      _MK_MASK_CONST(0x80000000)
#define PMC_IMPL_PART_DISPB_POWER_GATE_CONTROL_0_RESET_MASK                     _MK_MASK_CONST(0x8000010f)
#define PMC_IMPL_PART_DISPB_POWER_GATE_CONTROL_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_DISPB_POWER_GATE_CONTROL_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_DISPB_POWER_GATE_CONTROL_0_READ_MASK                      _MK_MASK_CONST(0x8000010f)
#define PMC_IMPL_PART_DISPB_POWER_GATE_CONTROL_0_WRITE_MASK                     _MK_MASK_CONST(0x8000010f)
#define PMC_IMPL_PART_DISPB_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SHIFT                      _MK_SHIFT_CONST(0)
#define PMC_IMPL_PART_DISPB_POWER_GATE_CONTROL_0_LOGIC_SLEEP_FIELD                      _MK_FIELD_CONST(0x1, PMC_IMPL_PART_DISPB_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SHIFT)
#define PMC_IMPL_PART_DISPB_POWER_GATE_CONTROL_0_LOGIC_SLEEP_RANGE                      0:0
#define PMC_IMPL_PART_DISPB_POWER_GATE_CONTROL_0_LOGIC_SLEEP_WOFFSET                    0x0
#define PMC_IMPL_PART_DISPB_POWER_GATE_CONTROL_0_LOGIC_SLEEP_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_DISPB_POWER_GATE_CONTROL_0_LOGIC_SLEEP_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_DISPB_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_DISPB_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_DISPB_POWER_GATE_CONTROL_0_LOGIC_SLEEP_INIT_ENUM                  OFF
#define PMC_IMPL_PART_DISPB_POWER_GATE_CONTROL_0_LOGIC_SLEEP_OFF                        _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_DISPB_POWER_GATE_CONTROL_0_LOGIC_SLEEP_ON                 _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_DISPB_POWER_GATE_CONTROL_0_SRAM_SD_SHIFT                  _MK_SHIFT_CONST(1)
#define PMC_IMPL_PART_DISPB_POWER_GATE_CONTROL_0_SRAM_SD_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_PART_DISPB_POWER_GATE_CONTROL_0_SRAM_SD_SHIFT)
#define PMC_IMPL_PART_DISPB_POWER_GATE_CONTROL_0_SRAM_SD_RANGE                  1:1
#define PMC_IMPL_PART_DISPB_POWER_GATE_CONTROL_0_SRAM_SD_WOFFSET                        0x0
#define PMC_IMPL_PART_DISPB_POWER_GATE_CONTROL_0_SRAM_SD_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_DISPB_POWER_GATE_CONTROL_0_SRAM_SD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_DISPB_POWER_GATE_CONTROL_0_SRAM_SD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_DISPB_POWER_GATE_CONTROL_0_SRAM_SD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_DISPB_POWER_GATE_CONTROL_0_SRAM_SD_INIT_ENUM                      OFF
#define PMC_IMPL_PART_DISPB_POWER_GATE_CONTROL_0_SRAM_SD_OFF                    _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_DISPB_POWER_GATE_CONTROL_0_SRAM_SD_ON                     _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_DISPB_POWER_GATE_CONTROL_0_SRAM_SLP_SHIFT                 _MK_SHIFT_CONST(2)
#define PMC_IMPL_PART_DISPB_POWER_GATE_CONTROL_0_SRAM_SLP_FIELD                 _MK_FIELD_CONST(0x1, PMC_IMPL_PART_DISPB_POWER_GATE_CONTROL_0_SRAM_SLP_SHIFT)
#define PMC_IMPL_PART_DISPB_POWER_GATE_CONTROL_0_SRAM_SLP_RANGE                 2:2
#define PMC_IMPL_PART_DISPB_POWER_GATE_CONTROL_0_SRAM_SLP_WOFFSET                       0x0
#define PMC_IMPL_PART_DISPB_POWER_GATE_CONTROL_0_SRAM_SLP_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_DISPB_POWER_GATE_CONTROL_0_SRAM_SLP_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_DISPB_POWER_GATE_CONTROL_0_SRAM_SLP_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_DISPB_POWER_GATE_CONTROL_0_SRAM_SLP_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_DISPB_POWER_GATE_CONTROL_0_SRAM_SLP_INIT_ENUM                     OFF
#define PMC_IMPL_PART_DISPB_POWER_GATE_CONTROL_0_SRAM_SLP_OFF                   _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_DISPB_POWER_GATE_CONTROL_0_SRAM_SLP_ON                    _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_DISPB_POWER_GATE_CONTROL_0_SRAM_DSLP_SHIFT                        _MK_SHIFT_CONST(3)
#define PMC_IMPL_PART_DISPB_POWER_GATE_CONTROL_0_SRAM_DSLP_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_PART_DISPB_POWER_GATE_CONTROL_0_SRAM_DSLP_SHIFT)
#define PMC_IMPL_PART_DISPB_POWER_GATE_CONTROL_0_SRAM_DSLP_RANGE                        3:3
#define PMC_IMPL_PART_DISPB_POWER_GATE_CONTROL_0_SRAM_DSLP_WOFFSET                      0x0
#define PMC_IMPL_PART_DISPB_POWER_GATE_CONTROL_0_SRAM_DSLP_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_DISPB_POWER_GATE_CONTROL_0_SRAM_DSLP_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_DISPB_POWER_GATE_CONTROL_0_SRAM_DSLP_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_DISPB_POWER_GATE_CONTROL_0_SRAM_DSLP_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_DISPB_POWER_GATE_CONTROL_0_SRAM_DSLP_INIT_ENUM                    OFF
#define PMC_IMPL_PART_DISPB_POWER_GATE_CONTROL_0_SRAM_DSLP_OFF                  _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_DISPB_POWER_GATE_CONTROL_0_SRAM_DSLP_ON                   _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_DISPB_POWER_GATE_CONTROL_0_START_SHIFT                    _MK_SHIFT_CONST(8)
#define PMC_IMPL_PART_DISPB_POWER_GATE_CONTROL_0_START_FIELD                    _MK_FIELD_CONST(0x1, PMC_IMPL_PART_DISPB_POWER_GATE_CONTROL_0_START_SHIFT)
#define PMC_IMPL_PART_DISPB_POWER_GATE_CONTROL_0_START_RANGE                    8:8
#define PMC_IMPL_PART_DISPB_POWER_GATE_CONTROL_0_START_WOFFSET                  0x0
#define PMC_IMPL_PART_DISPB_POWER_GATE_CONTROL_0_START_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_DISPB_POWER_GATE_CONTROL_0_START_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_DISPB_POWER_GATE_CONTROL_0_START_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_DISPB_POWER_GATE_CONTROL_0_START_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_DISPB_POWER_GATE_CONTROL_0_START_INIT_ENUM                        DONE
#define PMC_IMPL_PART_DISPB_POWER_GATE_CONTROL_0_START_DONE                     _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_DISPB_POWER_GATE_CONTROL_0_START_PENDING                  _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_DISPB_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SHIFT                      _MK_SHIFT_CONST(31)
#define PMC_IMPL_PART_DISPB_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_FIELD                      _MK_FIELD_CONST(0x1, PMC_IMPL_PART_DISPB_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SHIFT)
#define PMC_IMPL_PART_DISPB_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_RANGE                      31:31
#define PMC_IMPL_PART_DISPB_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_WOFFSET                    0x0
#define PMC_IMPL_PART_DISPB_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_DEFAULT                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_DISPB_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_DISPB_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_DISPB_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_DISPB_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_INIT_ENUM                  ENABLE
#define PMC_IMPL_PART_DISPB_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_DISABLE                    _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_DISPB_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_ENABLE                     _MK_ENUM_CONST(1)


// Register PMC_IMPL_PART_DISPB_POWER_GATE_STATUS_0
#define PMC_IMPL_PART_DISPB_POWER_GATE_STATUS_0                 _MK_ADDR_CONST(0x230)
#define PMC_IMPL_PART_DISPB_POWER_GATE_STATUS_0_SECURE                  0x0
#define PMC_IMPL_PART_DISPB_POWER_GATE_STATUS_0_SCR                     PG_DISPB_SCR_0
#define PMC_IMPL_PART_DISPB_POWER_GATE_STATUS_0_WORD_COUNT                      0x1
#define PMC_IMPL_PART_DISPB_POWER_GATE_STATUS_0_RESET_VAL                       _MK_MASK_CONST(0x2)
#define PMC_IMPL_PART_DISPB_POWER_GATE_STATUS_0_RESET_MASK                      _MK_MASK_CONST(0xf)
#define PMC_IMPL_PART_DISPB_POWER_GATE_STATUS_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_DISPB_POWER_GATE_STATUS_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_DISPB_POWER_GATE_STATUS_0_READ_MASK                       _MK_MASK_CONST(0xf)
#define PMC_IMPL_PART_DISPB_POWER_GATE_STATUS_0_WRITE_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_DISPB_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SHIFT                   _MK_SHIFT_CONST(0)
#define PMC_IMPL_PART_DISPB_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_FIELD                   _MK_FIELD_CONST(0x1, PMC_IMPL_PART_DISPB_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SHIFT)
#define PMC_IMPL_PART_DISPB_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_RANGE                   0:0
#define PMC_IMPL_PART_DISPB_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_WOFFSET                 0x0
#define PMC_IMPL_PART_DISPB_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_DISPB_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_DISPB_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_DISPB_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_DISPB_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_INIT_ENUM                       OFF
#define PMC_IMPL_PART_DISPB_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_OFF                     _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_DISPB_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_ON                      _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_DISPB_POWER_GATE_STATUS_0_SRAM_SD_STS_SHIFT                       _MK_SHIFT_CONST(1)
#define PMC_IMPL_PART_DISPB_POWER_GATE_STATUS_0_SRAM_SD_STS_FIELD                       _MK_FIELD_CONST(0x1, PMC_IMPL_PART_DISPB_POWER_GATE_STATUS_0_SRAM_SD_STS_SHIFT)
#define PMC_IMPL_PART_DISPB_POWER_GATE_STATUS_0_SRAM_SD_STS_RANGE                       1:1
#define PMC_IMPL_PART_DISPB_POWER_GATE_STATUS_0_SRAM_SD_STS_WOFFSET                     0x0
#define PMC_IMPL_PART_DISPB_POWER_GATE_STATUS_0_SRAM_SD_STS_DEFAULT                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_DISPB_POWER_GATE_STATUS_0_SRAM_SD_STS_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_DISPB_POWER_GATE_STATUS_0_SRAM_SD_STS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_DISPB_POWER_GATE_STATUS_0_SRAM_SD_STS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_DISPB_POWER_GATE_STATUS_0_SRAM_SD_STS_INIT_ENUM                   ON
#define PMC_IMPL_PART_DISPB_POWER_GATE_STATUS_0_SRAM_SD_STS_OFF                 _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_DISPB_POWER_GATE_STATUS_0_SRAM_SD_STS_ON                  _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_DISPB_POWER_GATE_STATUS_0_SRAM_SLP_STS_SHIFT                      _MK_SHIFT_CONST(2)
#define PMC_IMPL_PART_DISPB_POWER_GATE_STATUS_0_SRAM_SLP_STS_FIELD                      _MK_FIELD_CONST(0x1, PMC_IMPL_PART_DISPB_POWER_GATE_STATUS_0_SRAM_SLP_STS_SHIFT)
#define PMC_IMPL_PART_DISPB_POWER_GATE_STATUS_0_SRAM_SLP_STS_RANGE                      2:2
#define PMC_IMPL_PART_DISPB_POWER_GATE_STATUS_0_SRAM_SLP_STS_WOFFSET                    0x0
#define PMC_IMPL_PART_DISPB_POWER_GATE_STATUS_0_SRAM_SLP_STS_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_DISPB_POWER_GATE_STATUS_0_SRAM_SLP_STS_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_DISPB_POWER_GATE_STATUS_0_SRAM_SLP_STS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_DISPB_POWER_GATE_STATUS_0_SRAM_SLP_STS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_DISPB_POWER_GATE_STATUS_0_SRAM_SLP_STS_INIT_ENUM                  OFF
#define PMC_IMPL_PART_DISPB_POWER_GATE_STATUS_0_SRAM_SLP_STS_OFF                        _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_DISPB_POWER_GATE_STATUS_0_SRAM_SLP_STS_ON                 _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_DISPB_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SHIFT                     _MK_SHIFT_CONST(3)
#define PMC_IMPL_PART_DISPB_POWER_GATE_STATUS_0_SRAM_DSLP_STS_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_PART_DISPB_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SHIFT)
#define PMC_IMPL_PART_DISPB_POWER_GATE_STATUS_0_SRAM_DSLP_STS_RANGE                     3:3
#define PMC_IMPL_PART_DISPB_POWER_GATE_STATUS_0_SRAM_DSLP_STS_WOFFSET                   0x0
#define PMC_IMPL_PART_DISPB_POWER_GATE_STATUS_0_SRAM_DSLP_STS_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_DISPB_POWER_GATE_STATUS_0_SRAM_DSLP_STS_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_DISPB_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_DISPB_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_DISPB_POWER_GATE_STATUS_0_SRAM_DSLP_STS_INIT_ENUM                 OFF
#define PMC_IMPL_PART_DISPB_POWER_GATE_STATUS_0_SRAM_DSLP_STS_OFF                       _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_DISPB_POWER_GATE_STATUS_0_SRAM_DSLP_STS_ON                        _MK_ENUM_CONST(1)


// Register PMC_IMPL_PART_DISPB_CLAMP_CONTROL_0
#define PMC_IMPL_PART_DISPB_CLAMP_CONTROL_0                     _MK_ADDR_CONST(0x234)
#define PMC_IMPL_PART_DISPB_CLAMP_CONTROL_0_SECURE                      0x0
#define PMC_IMPL_PART_DISPB_CLAMP_CONTROL_0_SCR                         PG_DISPB_SCR_0
#define PMC_IMPL_PART_DISPB_CLAMP_CONTROL_0_WORD_COUNT                  0x1
#define PMC_IMPL_PART_DISPB_CLAMP_CONTROL_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_DISPB_CLAMP_CONTROL_0_RESET_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_DISPB_CLAMP_CONTROL_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_DISPB_CLAMP_CONTROL_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_DISPB_CLAMP_CONTROL_0_READ_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_DISPB_CLAMP_CONTROL_0_WRITE_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_DISPB_CLAMP_CONTROL_0_CLAMP_SHIFT                 _MK_SHIFT_CONST(0)
#define PMC_IMPL_PART_DISPB_CLAMP_CONTROL_0_CLAMP_FIELD                 _MK_FIELD_CONST(0x1, PMC_IMPL_PART_DISPB_CLAMP_CONTROL_0_CLAMP_SHIFT)
#define PMC_IMPL_PART_DISPB_CLAMP_CONTROL_0_CLAMP_RANGE                 0:0
#define PMC_IMPL_PART_DISPB_CLAMP_CONTROL_0_CLAMP_WOFFSET                       0x0
#define PMC_IMPL_PART_DISPB_CLAMP_CONTROL_0_CLAMP_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_DISPB_CLAMP_CONTROL_0_CLAMP_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_DISPB_CLAMP_CONTROL_0_CLAMP_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_DISPB_CLAMP_CONTROL_0_CLAMP_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_DISPB_CLAMP_CONTROL_0_CLAMP_INIT_ENUM                     OFF
#define PMC_IMPL_PART_DISPB_CLAMP_CONTROL_0_CLAMP_OFF                   _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_DISPB_CLAMP_CONTROL_0_CLAMP_ON                    _MK_ENUM_CONST(1)


// Register PMC_IMPL_PART_DISPC_POWER_GATE_CONTROL_0
#define PMC_IMPL_PART_DISPC_POWER_GATE_CONTROL_0                        _MK_ADDR_CONST(0x238)
#define PMC_IMPL_PART_DISPC_POWER_GATE_CONTROL_0_SECURE                         0x0
#define PMC_IMPL_PART_DISPC_POWER_GATE_CONTROL_0_SCR                    PG_DISPC_SCR_0
#define PMC_IMPL_PART_DISPC_POWER_GATE_CONTROL_0_WORD_COUNT                     0x1
#define PMC_IMPL_PART_DISPC_POWER_GATE_CONTROL_0_RESET_VAL                      _MK_MASK_CONST(0x80000000)
#define PMC_IMPL_PART_DISPC_POWER_GATE_CONTROL_0_RESET_MASK                     _MK_MASK_CONST(0x8000010f)
#define PMC_IMPL_PART_DISPC_POWER_GATE_CONTROL_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_DISPC_POWER_GATE_CONTROL_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_DISPC_POWER_GATE_CONTROL_0_READ_MASK                      _MK_MASK_CONST(0x8000010f)
#define PMC_IMPL_PART_DISPC_POWER_GATE_CONTROL_0_WRITE_MASK                     _MK_MASK_CONST(0x8000010f)
#define PMC_IMPL_PART_DISPC_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SHIFT                      _MK_SHIFT_CONST(0)
#define PMC_IMPL_PART_DISPC_POWER_GATE_CONTROL_0_LOGIC_SLEEP_FIELD                      _MK_FIELD_CONST(0x1, PMC_IMPL_PART_DISPC_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SHIFT)
#define PMC_IMPL_PART_DISPC_POWER_GATE_CONTROL_0_LOGIC_SLEEP_RANGE                      0:0
#define PMC_IMPL_PART_DISPC_POWER_GATE_CONTROL_0_LOGIC_SLEEP_WOFFSET                    0x0
#define PMC_IMPL_PART_DISPC_POWER_GATE_CONTROL_0_LOGIC_SLEEP_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_DISPC_POWER_GATE_CONTROL_0_LOGIC_SLEEP_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_DISPC_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_DISPC_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_DISPC_POWER_GATE_CONTROL_0_LOGIC_SLEEP_INIT_ENUM                  OFF
#define PMC_IMPL_PART_DISPC_POWER_GATE_CONTROL_0_LOGIC_SLEEP_OFF                        _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_DISPC_POWER_GATE_CONTROL_0_LOGIC_SLEEP_ON                 _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_DISPC_POWER_GATE_CONTROL_0_SRAM_SD_SHIFT                  _MK_SHIFT_CONST(1)
#define PMC_IMPL_PART_DISPC_POWER_GATE_CONTROL_0_SRAM_SD_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_PART_DISPC_POWER_GATE_CONTROL_0_SRAM_SD_SHIFT)
#define PMC_IMPL_PART_DISPC_POWER_GATE_CONTROL_0_SRAM_SD_RANGE                  1:1
#define PMC_IMPL_PART_DISPC_POWER_GATE_CONTROL_0_SRAM_SD_WOFFSET                        0x0
#define PMC_IMPL_PART_DISPC_POWER_GATE_CONTROL_0_SRAM_SD_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_DISPC_POWER_GATE_CONTROL_0_SRAM_SD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_DISPC_POWER_GATE_CONTROL_0_SRAM_SD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_DISPC_POWER_GATE_CONTROL_0_SRAM_SD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_DISPC_POWER_GATE_CONTROL_0_SRAM_SD_INIT_ENUM                      OFF
#define PMC_IMPL_PART_DISPC_POWER_GATE_CONTROL_0_SRAM_SD_OFF                    _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_DISPC_POWER_GATE_CONTROL_0_SRAM_SD_ON                     _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_DISPC_POWER_GATE_CONTROL_0_SRAM_SLP_SHIFT                 _MK_SHIFT_CONST(2)
#define PMC_IMPL_PART_DISPC_POWER_GATE_CONTROL_0_SRAM_SLP_FIELD                 _MK_FIELD_CONST(0x1, PMC_IMPL_PART_DISPC_POWER_GATE_CONTROL_0_SRAM_SLP_SHIFT)
#define PMC_IMPL_PART_DISPC_POWER_GATE_CONTROL_0_SRAM_SLP_RANGE                 2:2
#define PMC_IMPL_PART_DISPC_POWER_GATE_CONTROL_0_SRAM_SLP_WOFFSET                       0x0
#define PMC_IMPL_PART_DISPC_POWER_GATE_CONTROL_0_SRAM_SLP_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_DISPC_POWER_GATE_CONTROL_0_SRAM_SLP_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_DISPC_POWER_GATE_CONTROL_0_SRAM_SLP_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_DISPC_POWER_GATE_CONTROL_0_SRAM_SLP_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_DISPC_POWER_GATE_CONTROL_0_SRAM_SLP_INIT_ENUM                     OFF
#define PMC_IMPL_PART_DISPC_POWER_GATE_CONTROL_0_SRAM_SLP_OFF                   _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_DISPC_POWER_GATE_CONTROL_0_SRAM_SLP_ON                    _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_DISPC_POWER_GATE_CONTROL_0_SRAM_DSLP_SHIFT                        _MK_SHIFT_CONST(3)
#define PMC_IMPL_PART_DISPC_POWER_GATE_CONTROL_0_SRAM_DSLP_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_PART_DISPC_POWER_GATE_CONTROL_0_SRAM_DSLP_SHIFT)
#define PMC_IMPL_PART_DISPC_POWER_GATE_CONTROL_0_SRAM_DSLP_RANGE                        3:3
#define PMC_IMPL_PART_DISPC_POWER_GATE_CONTROL_0_SRAM_DSLP_WOFFSET                      0x0
#define PMC_IMPL_PART_DISPC_POWER_GATE_CONTROL_0_SRAM_DSLP_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_DISPC_POWER_GATE_CONTROL_0_SRAM_DSLP_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_DISPC_POWER_GATE_CONTROL_0_SRAM_DSLP_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_DISPC_POWER_GATE_CONTROL_0_SRAM_DSLP_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_DISPC_POWER_GATE_CONTROL_0_SRAM_DSLP_INIT_ENUM                    OFF
#define PMC_IMPL_PART_DISPC_POWER_GATE_CONTROL_0_SRAM_DSLP_OFF                  _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_DISPC_POWER_GATE_CONTROL_0_SRAM_DSLP_ON                   _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_DISPC_POWER_GATE_CONTROL_0_START_SHIFT                    _MK_SHIFT_CONST(8)
#define PMC_IMPL_PART_DISPC_POWER_GATE_CONTROL_0_START_FIELD                    _MK_FIELD_CONST(0x1, PMC_IMPL_PART_DISPC_POWER_GATE_CONTROL_0_START_SHIFT)
#define PMC_IMPL_PART_DISPC_POWER_GATE_CONTROL_0_START_RANGE                    8:8
#define PMC_IMPL_PART_DISPC_POWER_GATE_CONTROL_0_START_WOFFSET                  0x0
#define PMC_IMPL_PART_DISPC_POWER_GATE_CONTROL_0_START_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_DISPC_POWER_GATE_CONTROL_0_START_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_DISPC_POWER_GATE_CONTROL_0_START_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_DISPC_POWER_GATE_CONTROL_0_START_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_DISPC_POWER_GATE_CONTROL_0_START_INIT_ENUM                        DONE
#define PMC_IMPL_PART_DISPC_POWER_GATE_CONTROL_0_START_DONE                     _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_DISPC_POWER_GATE_CONTROL_0_START_PENDING                  _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_DISPC_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SHIFT                      _MK_SHIFT_CONST(31)
#define PMC_IMPL_PART_DISPC_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_FIELD                      _MK_FIELD_CONST(0x1, PMC_IMPL_PART_DISPC_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SHIFT)
#define PMC_IMPL_PART_DISPC_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_RANGE                      31:31
#define PMC_IMPL_PART_DISPC_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_WOFFSET                    0x0
#define PMC_IMPL_PART_DISPC_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_DEFAULT                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_DISPC_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_DISPC_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_DISPC_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_DISPC_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_INIT_ENUM                  ENABLE
#define PMC_IMPL_PART_DISPC_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_DISABLE                    _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_DISPC_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_ENABLE                     _MK_ENUM_CONST(1)


// Register PMC_IMPL_PART_DISPC_POWER_GATE_STATUS_0
#define PMC_IMPL_PART_DISPC_POWER_GATE_STATUS_0                 _MK_ADDR_CONST(0x23c)
#define PMC_IMPL_PART_DISPC_POWER_GATE_STATUS_0_SECURE                  0x0
#define PMC_IMPL_PART_DISPC_POWER_GATE_STATUS_0_SCR                     PG_DISPC_SCR_0
#define PMC_IMPL_PART_DISPC_POWER_GATE_STATUS_0_WORD_COUNT                      0x1
#define PMC_IMPL_PART_DISPC_POWER_GATE_STATUS_0_RESET_VAL                       _MK_MASK_CONST(0x2)
#define PMC_IMPL_PART_DISPC_POWER_GATE_STATUS_0_RESET_MASK                      _MK_MASK_CONST(0xf)
#define PMC_IMPL_PART_DISPC_POWER_GATE_STATUS_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_DISPC_POWER_GATE_STATUS_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_DISPC_POWER_GATE_STATUS_0_READ_MASK                       _MK_MASK_CONST(0xf)
#define PMC_IMPL_PART_DISPC_POWER_GATE_STATUS_0_WRITE_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_DISPC_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SHIFT                   _MK_SHIFT_CONST(0)
#define PMC_IMPL_PART_DISPC_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_FIELD                   _MK_FIELD_CONST(0x1, PMC_IMPL_PART_DISPC_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SHIFT)
#define PMC_IMPL_PART_DISPC_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_RANGE                   0:0
#define PMC_IMPL_PART_DISPC_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_WOFFSET                 0x0
#define PMC_IMPL_PART_DISPC_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_DISPC_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_DISPC_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_DISPC_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_DISPC_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_INIT_ENUM                       OFF
#define PMC_IMPL_PART_DISPC_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_OFF                     _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_DISPC_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_ON                      _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_DISPC_POWER_GATE_STATUS_0_SRAM_SD_STS_SHIFT                       _MK_SHIFT_CONST(1)
#define PMC_IMPL_PART_DISPC_POWER_GATE_STATUS_0_SRAM_SD_STS_FIELD                       _MK_FIELD_CONST(0x1, PMC_IMPL_PART_DISPC_POWER_GATE_STATUS_0_SRAM_SD_STS_SHIFT)
#define PMC_IMPL_PART_DISPC_POWER_GATE_STATUS_0_SRAM_SD_STS_RANGE                       1:1
#define PMC_IMPL_PART_DISPC_POWER_GATE_STATUS_0_SRAM_SD_STS_WOFFSET                     0x0
#define PMC_IMPL_PART_DISPC_POWER_GATE_STATUS_0_SRAM_SD_STS_DEFAULT                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_DISPC_POWER_GATE_STATUS_0_SRAM_SD_STS_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_DISPC_POWER_GATE_STATUS_0_SRAM_SD_STS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_DISPC_POWER_GATE_STATUS_0_SRAM_SD_STS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_DISPC_POWER_GATE_STATUS_0_SRAM_SD_STS_INIT_ENUM                   ON
#define PMC_IMPL_PART_DISPC_POWER_GATE_STATUS_0_SRAM_SD_STS_OFF                 _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_DISPC_POWER_GATE_STATUS_0_SRAM_SD_STS_ON                  _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_DISPC_POWER_GATE_STATUS_0_SRAM_SLP_STS_SHIFT                      _MK_SHIFT_CONST(2)
#define PMC_IMPL_PART_DISPC_POWER_GATE_STATUS_0_SRAM_SLP_STS_FIELD                      _MK_FIELD_CONST(0x1, PMC_IMPL_PART_DISPC_POWER_GATE_STATUS_0_SRAM_SLP_STS_SHIFT)
#define PMC_IMPL_PART_DISPC_POWER_GATE_STATUS_0_SRAM_SLP_STS_RANGE                      2:2
#define PMC_IMPL_PART_DISPC_POWER_GATE_STATUS_0_SRAM_SLP_STS_WOFFSET                    0x0
#define PMC_IMPL_PART_DISPC_POWER_GATE_STATUS_0_SRAM_SLP_STS_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_DISPC_POWER_GATE_STATUS_0_SRAM_SLP_STS_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_DISPC_POWER_GATE_STATUS_0_SRAM_SLP_STS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_DISPC_POWER_GATE_STATUS_0_SRAM_SLP_STS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_DISPC_POWER_GATE_STATUS_0_SRAM_SLP_STS_INIT_ENUM                  OFF
#define PMC_IMPL_PART_DISPC_POWER_GATE_STATUS_0_SRAM_SLP_STS_OFF                        _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_DISPC_POWER_GATE_STATUS_0_SRAM_SLP_STS_ON                 _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_DISPC_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SHIFT                     _MK_SHIFT_CONST(3)
#define PMC_IMPL_PART_DISPC_POWER_GATE_STATUS_0_SRAM_DSLP_STS_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_PART_DISPC_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SHIFT)
#define PMC_IMPL_PART_DISPC_POWER_GATE_STATUS_0_SRAM_DSLP_STS_RANGE                     3:3
#define PMC_IMPL_PART_DISPC_POWER_GATE_STATUS_0_SRAM_DSLP_STS_WOFFSET                   0x0
#define PMC_IMPL_PART_DISPC_POWER_GATE_STATUS_0_SRAM_DSLP_STS_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_DISPC_POWER_GATE_STATUS_0_SRAM_DSLP_STS_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_DISPC_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_DISPC_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_DISPC_POWER_GATE_STATUS_0_SRAM_DSLP_STS_INIT_ENUM                 OFF
#define PMC_IMPL_PART_DISPC_POWER_GATE_STATUS_0_SRAM_DSLP_STS_OFF                       _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_DISPC_POWER_GATE_STATUS_0_SRAM_DSLP_STS_ON                        _MK_ENUM_CONST(1)


// Register PMC_IMPL_PART_DISPC_CLAMP_CONTROL_0
#define PMC_IMPL_PART_DISPC_CLAMP_CONTROL_0                     _MK_ADDR_CONST(0x240)
#define PMC_IMPL_PART_DISPC_CLAMP_CONTROL_0_SECURE                      0x0
#define PMC_IMPL_PART_DISPC_CLAMP_CONTROL_0_SCR                         PG_DISPC_SCR_0
#define PMC_IMPL_PART_DISPC_CLAMP_CONTROL_0_WORD_COUNT                  0x1
#define PMC_IMPL_PART_DISPC_CLAMP_CONTROL_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_DISPC_CLAMP_CONTROL_0_RESET_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_DISPC_CLAMP_CONTROL_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_DISPC_CLAMP_CONTROL_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_DISPC_CLAMP_CONTROL_0_READ_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_DISPC_CLAMP_CONTROL_0_WRITE_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_DISPC_CLAMP_CONTROL_0_CLAMP_SHIFT                 _MK_SHIFT_CONST(0)
#define PMC_IMPL_PART_DISPC_CLAMP_CONTROL_0_CLAMP_FIELD                 _MK_FIELD_CONST(0x1, PMC_IMPL_PART_DISPC_CLAMP_CONTROL_0_CLAMP_SHIFT)
#define PMC_IMPL_PART_DISPC_CLAMP_CONTROL_0_CLAMP_RANGE                 0:0
#define PMC_IMPL_PART_DISPC_CLAMP_CONTROL_0_CLAMP_WOFFSET                       0x0
#define PMC_IMPL_PART_DISPC_CLAMP_CONTROL_0_CLAMP_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_DISPC_CLAMP_CONTROL_0_CLAMP_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_DISPC_CLAMP_CONTROL_0_CLAMP_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_DISPC_CLAMP_CONTROL_0_CLAMP_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_DISPC_CLAMP_CONTROL_0_CLAMP_INIT_ENUM                     OFF
#define PMC_IMPL_PART_DISPC_CLAMP_CONTROL_0_CLAMP_OFF                   _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_DISPC_CLAMP_CONTROL_0_CLAMP_ON                    _MK_ENUM_CONST(1)


// Register PMC_IMPL_PART_ISPA_POWER_GATE_CONTROL_0
#define PMC_IMPL_PART_ISPA_POWER_GATE_CONTROL_0                 _MK_ADDR_CONST(0x244)
#define PMC_IMPL_PART_ISPA_POWER_GATE_CONTROL_0_SECURE                  0x0
#define PMC_IMPL_PART_ISPA_POWER_GATE_CONTROL_0_SCR                     PG_ISPA_SCR_0
#define PMC_IMPL_PART_ISPA_POWER_GATE_CONTROL_0_WORD_COUNT                      0x1
#define PMC_IMPL_PART_ISPA_POWER_GATE_CONTROL_0_RESET_VAL                       _MK_MASK_CONST(0x80000000)
#define PMC_IMPL_PART_ISPA_POWER_GATE_CONTROL_0_RESET_MASK                      _MK_MASK_CONST(0x8000010f)
#define PMC_IMPL_PART_ISPA_POWER_GATE_CONTROL_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_ISPA_POWER_GATE_CONTROL_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_ISPA_POWER_GATE_CONTROL_0_READ_MASK                       _MK_MASK_CONST(0x8000010f)
#define PMC_IMPL_PART_ISPA_POWER_GATE_CONTROL_0_WRITE_MASK                      _MK_MASK_CONST(0x8000010f)
#define PMC_IMPL_PART_ISPA_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SHIFT                       _MK_SHIFT_CONST(0)
#define PMC_IMPL_PART_ISPA_POWER_GATE_CONTROL_0_LOGIC_SLEEP_FIELD                       _MK_FIELD_CONST(0x1, PMC_IMPL_PART_ISPA_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SHIFT)
#define PMC_IMPL_PART_ISPA_POWER_GATE_CONTROL_0_LOGIC_SLEEP_RANGE                       0:0
#define PMC_IMPL_PART_ISPA_POWER_GATE_CONTROL_0_LOGIC_SLEEP_WOFFSET                     0x0
#define PMC_IMPL_PART_ISPA_POWER_GATE_CONTROL_0_LOGIC_SLEEP_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_ISPA_POWER_GATE_CONTROL_0_LOGIC_SLEEP_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_ISPA_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_ISPA_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_ISPA_POWER_GATE_CONTROL_0_LOGIC_SLEEP_INIT_ENUM                   OFF
#define PMC_IMPL_PART_ISPA_POWER_GATE_CONTROL_0_LOGIC_SLEEP_OFF                 _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_ISPA_POWER_GATE_CONTROL_0_LOGIC_SLEEP_ON                  _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_ISPA_POWER_GATE_CONTROL_0_SRAM_SD_SHIFT                   _MK_SHIFT_CONST(1)
#define PMC_IMPL_PART_ISPA_POWER_GATE_CONTROL_0_SRAM_SD_FIELD                   _MK_FIELD_CONST(0x1, PMC_IMPL_PART_ISPA_POWER_GATE_CONTROL_0_SRAM_SD_SHIFT)
#define PMC_IMPL_PART_ISPA_POWER_GATE_CONTROL_0_SRAM_SD_RANGE                   1:1
#define PMC_IMPL_PART_ISPA_POWER_GATE_CONTROL_0_SRAM_SD_WOFFSET                 0x0
#define PMC_IMPL_PART_ISPA_POWER_GATE_CONTROL_0_SRAM_SD_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_ISPA_POWER_GATE_CONTROL_0_SRAM_SD_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_ISPA_POWER_GATE_CONTROL_0_SRAM_SD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_ISPA_POWER_GATE_CONTROL_0_SRAM_SD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_ISPA_POWER_GATE_CONTROL_0_SRAM_SD_INIT_ENUM                       OFF
#define PMC_IMPL_PART_ISPA_POWER_GATE_CONTROL_0_SRAM_SD_OFF                     _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_ISPA_POWER_GATE_CONTROL_0_SRAM_SD_ON                      _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_ISPA_POWER_GATE_CONTROL_0_SRAM_SLP_SHIFT                  _MK_SHIFT_CONST(2)
#define PMC_IMPL_PART_ISPA_POWER_GATE_CONTROL_0_SRAM_SLP_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_PART_ISPA_POWER_GATE_CONTROL_0_SRAM_SLP_SHIFT)
#define PMC_IMPL_PART_ISPA_POWER_GATE_CONTROL_0_SRAM_SLP_RANGE                  2:2
#define PMC_IMPL_PART_ISPA_POWER_GATE_CONTROL_0_SRAM_SLP_WOFFSET                        0x0
#define PMC_IMPL_PART_ISPA_POWER_GATE_CONTROL_0_SRAM_SLP_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_ISPA_POWER_GATE_CONTROL_0_SRAM_SLP_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_ISPA_POWER_GATE_CONTROL_0_SRAM_SLP_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_ISPA_POWER_GATE_CONTROL_0_SRAM_SLP_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_ISPA_POWER_GATE_CONTROL_0_SRAM_SLP_INIT_ENUM                      OFF
#define PMC_IMPL_PART_ISPA_POWER_GATE_CONTROL_0_SRAM_SLP_OFF                    _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_ISPA_POWER_GATE_CONTROL_0_SRAM_SLP_ON                     _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_ISPA_POWER_GATE_CONTROL_0_SRAM_DSLP_SHIFT                 _MK_SHIFT_CONST(3)
#define PMC_IMPL_PART_ISPA_POWER_GATE_CONTROL_0_SRAM_DSLP_FIELD                 _MK_FIELD_CONST(0x1, PMC_IMPL_PART_ISPA_POWER_GATE_CONTROL_0_SRAM_DSLP_SHIFT)
#define PMC_IMPL_PART_ISPA_POWER_GATE_CONTROL_0_SRAM_DSLP_RANGE                 3:3
#define PMC_IMPL_PART_ISPA_POWER_GATE_CONTROL_0_SRAM_DSLP_WOFFSET                       0x0
#define PMC_IMPL_PART_ISPA_POWER_GATE_CONTROL_0_SRAM_DSLP_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_ISPA_POWER_GATE_CONTROL_0_SRAM_DSLP_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_ISPA_POWER_GATE_CONTROL_0_SRAM_DSLP_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_ISPA_POWER_GATE_CONTROL_0_SRAM_DSLP_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_ISPA_POWER_GATE_CONTROL_0_SRAM_DSLP_INIT_ENUM                     OFF
#define PMC_IMPL_PART_ISPA_POWER_GATE_CONTROL_0_SRAM_DSLP_OFF                   _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_ISPA_POWER_GATE_CONTROL_0_SRAM_DSLP_ON                    _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_ISPA_POWER_GATE_CONTROL_0_START_SHIFT                     _MK_SHIFT_CONST(8)
#define PMC_IMPL_PART_ISPA_POWER_GATE_CONTROL_0_START_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_PART_ISPA_POWER_GATE_CONTROL_0_START_SHIFT)
#define PMC_IMPL_PART_ISPA_POWER_GATE_CONTROL_0_START_RANGE                     8:8
#define PMC_IMPL_PART_ISPA_POWER_GATE_CONTROL_0_START_WOFFSET                   0x0
#define PMC_IMPL_PART_ISPA_POWER_GATE_CONTROL_0_START_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_ISPA_POWER_GATE_CONTROL_0_START_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_ISPA_POWER_GATE_CONTROL_0_START_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_ISPA_POWER_GATE_CONTROL_0_START_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_ISPA_POWER_GATE_CONTROL_0_START_INIT_ENUM                 DONE
#define PMC_IMPL_PART_ISPA_POWER_GATE_CONTROL_0_START_DONE                      _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_ISPA_POWER_GATE_CONTROL_0_START_PENDING                   _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_ISPA_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SHIFT                       _MK_SHIFT_CONST(31)
#define PMC_IMPL_PART_ISPA_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_FIELD                       _MK_FIELD_CONST(0x1, PMC_IMPL_PART_ISPA_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SHIFT)
#define PMC_IMPL_PART_ISPA_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_RANGE                       31:31
#define PMC_IMPL_PART_ISPA_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_WOFFSET                     0x0
#define PMC_IMPL_PART_ISPA_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_DEFAULT                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_ISPA_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_ISPA_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_ISPA_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_ISPA_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_INIT_ENUM                   ENABLE
#define PMC_IMPL_PART_ISPA_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_DISABLE                     _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_ISPA_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_ENABLE                      _MK_ENUM_CONST(1)


// Register PMC_IMPL_PART_ISPA_POWER_GATE_STATUS_0
#define PMC_IMPL_PART_ISPA_POWER_GATE_STATUS_0                  _MK_ADDR_CONST(0x248)
#define PMC_IMPL_PART_ISPA_POWER_GATE_STATUS_0_SECURE                   0x0
#define PMC_IMPL_PART_ISPA_POWER_GATE_STATUS_0_SCR                      PG_ISPA_SCR_0
#define PMC_IMPL_PART_ISPA_POWER_GATE_STATUS_0_WORD_COUNT                       0x1
#define PMC_IMPL_PART_ISPA_POWER_GATE_STATUS_0_RESET_VAL                        _MK_MASK_CONST(0x2)
#define PMC_IMPL_PART_ISPA_POWER_GATE_STATUS_0_RESET_MASK                       _MK_MASK_CONST(0xf)
#define PMC_IMPL_PART_ISPA_POWER_GATE_STATUS_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_ISPA_POWER_GATE_STATUS_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_ISPA_POWER_GATE_STATUS_0_READ_MASK                        _MK_MASK_CONST(0xf)
#define PMC_IMPL_PART_ISPA_POWER_GATE_STATUS_0_WRITE_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_ISPA_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SHIFT                    _MK_SHIFT_CONST(0)
#define PMC_IMPL_PART_ISPA_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_FIELD                    _MK_FIELD_CONST(0x1, PMC_IMPL_PART_ISPA_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SHIFT)
#define PMC_IMPL_PART_ISPA_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_RANGE                    0:0
#define PMC_IMPL_PART_ISPA_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_WOFFSET                  0x0
#define PMC_IMPL_PART_ISPA_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_ISPA_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_ISPA_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_ISPA_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_ISPA_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_INIT_ENUM                        OFF
#define PMC_IMPL_PART_ISPA_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_OFF                      _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_ISPA_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_ON                       _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_ISPA_POWER_GATE_STATUS_0_SRAM_SD_STS_SHIFT                        _MK_SHIFT_CONST(1)
#define PMC_IMPL_PART_ISPA_POWER_GATE_STATUS_0_SRAM_SD_STS_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_PART_ISPA_POWER_GATE_STATUS_0_SRAM_SD_STS_SHIFT)
#define PMC_IMPL_PART_ISPA_POWER_GATE_STATUS_0_SRAM_SD_STS_RANGE                        1:1
#define PMC_IMPL_PART_ISPA_POWER_GATE_STATUS_0_SRAM_SD_STS_WOFFSET                      0x0
#define PMC_IMPL_PART_ISPA_POWER_GATE_STATUS_0_SRAM_SD_STS_DEFAULT                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_ISPA_POWER_GATE_STATUS_0_SRAM_SD_STS_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_ISPA_POWER_GATE_STATUS_0_SRAM_SD_STS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_ISPA_POWER_GATE_STATUS_0_SRAM_SD_STS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_ISPA_POWER_GATE_STATUS_0_SRAM_SD_STS_INIT_ENUM                    ON
#define PMC_IMPL_PART_ISPA_POWER_GATE_STATUS_0_SRAM_SD_STS_OFF                  _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_ISPA_POWER_GATE_STATUS_0_SRAM_SD_STS_ON                   _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_ISPA_POWER_GATE_STATUS_0_SRAM_SLP_STS_SHIFT                       _MK_SHIFT_CONST(2)
#define PMC_IMPL_PART_ISPA_POWER_GATE_STATUS_0_SRAM_SLP_STS_FIELD                       _MK_FIELD_CONST(0x1, PMC_IMPL_PART_ISPA_POWER_GATE_STATUS_0_SRAM_SLP_STS_SHIFT)
#define PMC_IMPL_PART_ISPA_POWER_GATE_STATUS_0_SRAM_SLP_STS_RANGE                       2:2
#define PMC_IMPL_PART_ISPA_POWER_GATE_STATUS_0_SRAM_SLP_STS_WOFFSET                     0x0
#define PMC_IMPL_PART_ISPA_POWER_GATE_STATUS_0_SRAM_SLP_STS_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_ISPA_POWER_GATE_STATUS_0_SRAM_SLP_STS_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_ISPA_POWER_GATE_STATUS_0_SRAM_SLP_STS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_ISPA_POWER_GATE_STATUS_0_SRAM_SLP_STS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_ISPA_POWER_GATE_STATUS_0_SRAM_SLP_STS_INIT_ENUM                   OFF
#define PMC_IMPL_PART_ISPA_POWER_GATE_STATUS_0_SRAM_SLP_STS_OFF                 _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_ISPA_POWER_GATE_STATUS_0_SRAM_SLP_STS_ON                  _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_ISPA_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SHIFT                      _MK_SHIFT_CONST(3)
#define PMC_IMPL_PART_ISPA_POWER_GATE_STATUS_0_SRAM_DSLP_STS_FIELD                      _MK_FIELD_CONST(0x1, PMC_IMPL_PART_ISPA_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SHIFT)
#define PMC_IMPL_PART_ISPA_POWER_GATE_STATUS_0_SRAM_DSLP_STS_RANGE                      3:3
#define PMC_IMPL_PART_ISPA_POWER_GATE_STATUS_0_SRAM_DSLP_STS_WOFFSET                    0x0
#define PMC_IMPL_PART_ISPA_POWER_GATE_STATUS_0_SRAM_DSLP_STS_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_ISPA_POWER_GATE_STATUS_0_SRAM_DSLP_STS_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_ISPA_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_ISPA_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_ISPA_POWER_GATE_STATUS_0_SRAM_DSLP_STS_INIT_ENUM                  OFF
#define PMC_IMPL_PART_ISPA_POWER_GATE_STATUS_0_SRAM_DSLP_STS_OFF                        _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_ISPA_POWER_GATE_STATUS_0_SRAM_DSLP_STS_ON                 _MK_ENUM_CONST(1)


// Register PMC_IMPL_PART_ISPA_CLAMP_CONTROL_0
#define PMC_IMPL_PART_ISPA_CLAMP_CONTROL_0                      _MK_ADDR_CONST(0x24c)
#define PMC_IMPL_PART_ISPA_CLAMP_CONTROL_0_SECURE                       0x0
#define PMC_IMPL_PART_ISPA_CLAMP_CONTROL_0_SCR                  PG_ISPA_SCR_0
#define PMC_IMPL_PART_ISPA_CLAMP_CONTROL_0_WORD_COUNT                   0x1
#define PMC_IMPL_PART_ISPA_CLAMP_CONTROL_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_ISPA_CLAMP_CONTROL_0_RESET_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_ISPA_CLAMP_CONTROL_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_ISPA_CLAMP_CONTROL_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_ISPA_CLAMP_CONTROL_0_READ_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_ISPA_CLAMP_CONTROL_0_WRITE_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_ISPA_CLAMP_CONTROL_0_CLAMP_SHIFT                  _MK_SHIFT_CONST(0)
#define PMC_IMPL_PART_ISPA_CLAMP_CONTROL_0_CLAMP_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_PART_ISPA_CLAMP_CONTROL_0_CLAMP_SHIFT)
#define PMC_IMPL_PART_ISPA_CLAMP_CONTROL_0_CLAMP_RANGE                  0:0
#define PMC_IMPL_PART_ISPA_CLAMP_CONTROL_0_CLAMP_WOFFSET                        0x0
#define PMC_IMPL_PART_ISPA_CLAMP_CONTROL_0_CLAMP_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_ISPA_CLAMP_CONTROL_0_CLAMP_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_ISPA_CLAMP_CONTROL_0_CLAMP_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_ISPA_CLAMP_CONTROL_0_CLAMP_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_ISPA_CLAMP_CONTROL_0_CLAMP_INIT_ENUM                      OFF
#define PMC_IMPL_PART_ISPA_CLAMP_CONTROL_0_CLAMP_OFF                    _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_ISPA_CLAMP_CONTROL_0_CLAMP_ON                     _MK_ENUM_CONST(1)


// Register PMC_IMPL_PART_NVDEC_POWER_GATE_CONTROL_0
#define PMC_IMPL_PART_NVDEC_POWER_GATE_CONTROL_0                        _MK_ADDR_CONST(0x250)
#define PMC_IMPL_PART_NVDEC_POWER_GATE_CONTROL_0_SECURE                         0x0
#define PMC_IMPL_PART_NVDEC_POWER_GATE_CONTROL_0_SCR                    PG_NVDEC_SCR_0
#define PMC_IMPL_PART_NVDEC_POWER_GATE_CONTROL_0_WORD_COUNT                     0x1
#define PMC_IMPL_PART_NVDEC_POWER_GATE_CONTROL_0_RESET_VAL                      _MK_MASK_CONST(0x80000000)
#define PMC_IMPL_PART_NVDEC_POWER_GATE_CONTROL_0_RESET_MASK                     _MK_MASK_CONST(0x8000010f)
#define PMC_IMPL_PART_NVDEC_POWER_GATE_CONTROL_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_NVDEC_POWER_GATE_CONTROL_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_NVDEC_POWER_GATE_CONTROL_0_READ_MASK                      _MK_MASK_CONST(0x8000010f)
#define PMC_IMPL_PART_NVDEC_POWER_GATE_CONTROL_0_WRITE_MASK                     _MK_MASK_CONST(0x8000010f)
#define PMC_IMPL_PART_NVDEC_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SHIFT                      _MK_SHIFT_CONST(0)
#define PMC_IMPL_PART_NVDEC_POWER_GATE_CONTROL_0_LOGIC_SLEEP_FIELD                      _MK_FIELD_CONST(0x1, PMC_IMPL_PART_NVDEC_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SHIFT)
#define PMC_IMPL_PART_NVDEC_POWER_GATE_CONTROL_0_LOGIC_SLEEP_RANGE                      0:0
#define PMC_IMPL_PART_NVDEC_POWER_GATE_CONTROL_0_LOGIC_SLEEP_WOFFSET                    0x0
#define PMC_IMPL_PART_NVDEC_POWER_GATE_CONTROL_0_LOGIC_SLEEP_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_NVDEC_POWER_GATE_CONTROL_0_LOGIC_SLEEP_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_NVDEC_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_NVDEC_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_NVDEC_POWER_GATE_CONTROL_0_LOGIC_SLEEP_INIT_ENUM                  OFF
#define PMC_IMPL_PART_NVDEC_POWER_GATE_CONTROL_0_LOGIC_SLEEP_OFF                        _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_NVDEC_POWER_GATE_CONTROL_0_LOGIC_SLEEP_ON                 _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_NVDEC_POWER_GATE_CONTROL_0_SRAM_SD_SHIFT                  _MK_SHIFT_CONST(1)
#define PMC_IMPL_PART_NVDEC_POWER_GATE_CONTROL_0_SRAM_SD_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_PART_NVDEC_POWER_GATE_CONTROL_0_SRAM_SD_SHIFT)
#define PMC_IMPL_PART_NVDEC_POWER_GATE_CONTROL_0_SRAM_SD_RANGE                  1:1
#define PMC_IMPL_PART_NVDEC_POWER_GATE_CONTROL_0_SRAM_SD_WOFFSET                        0x0
#define PMC_IMPL_PART_NVDEC_POWER_GATE_CONTROL_0_SRAM_SD_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_NVDEC_POWER_GATE_CONTROL_0_SRAM_SD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_NVDEC_POWER_GATE_CONTROL_0_SRAM_SD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_NVDEC_POWER_GATE_CONTROL_0_SRAM_SD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_NVDEC_POWER_GATE_CONTROL_0_SRAM_SD_INIT_ENUM                      OFF
#define PMC_IMPL_PART_NVDEC_POWER_GATE_CONTROL_0_SRAM_SD_OFF                    _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_NVDEC_POWER_GATE_CONTROL_0_SRAM_SD_ON                     _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_NVDEC_POWER_GATE_CONTROL_0_SRAM_SLP_SHIFT                 _MK_SHIFT_CONST(2)
#define PMC_IMPL_PART_NVDEC_POWER_GATE_CONTROL_0_SRAM_SLP_FIELD                 _MK_FIELD_CONST(0x1, PMC_IMPL_PART_NVDEC_POWER_GATE_CONTROL_0_SRAM_SLP_SHIFT)
#define PMC_IMPL_PART_NVDEC_POWER_GATE_CONTROL_0_SRAM_SLP_RANGE                 2:2
#define PMC_IMPL_PART_NVDEC_POWER_GATE_CONTROL_0_SRAM_SLP_WOFFSET                       0x0
#define PMC_IMPL_PART_NVDEC_POWER_GATE_CONTROL_0_SRAM_SLP_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_NVDEC_POWER_GATE_CONTROL_0_SRAM_SLP_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_NVDEC_POWER_GATE_CONTROL_0_SRAM_SLP_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_NVDEC_POWER_GATE_CONTROL_0_SRAM_SLP_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_NVDEC_POWER_GATE_CONTROL_0_SRAM_SLP_INIT_ENUM                     OFF
#define PMC_IMPL_PART_NVDEC_POWER_GATE_CONTROL_0_SRAM_SLP_OFF                   _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_NVDEC_POWER_GATE_CONTROL_0_SRAM_SLP_ON                    _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_NVDEC_POWER_GATE_CONTROL_0_SRAM_DSLP_SHIFT                        _MK_SHIFT_CONST(3)
#define PMC_IMPL_PART_NVDEC_POWER_GATE_CONTROL_0_SRAM_DSLP_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_PART_NVDEC_POWER_GATE_CONTROL_0_SRAM_DSLP_SHIFT)
#define PMC_IMPL_PART_NVDEC_POWER_GATE_CONTROL_0_SRAM_DSLP_RANGE                        3:3
#define PMC_IMPL_PART_NVDEC_POWER_GATE_CONTROL_0_SRAM_DSLP_WOFFSET                      0x0
#define PMC_IMPL_PART_NVDEC_POWER_GATE_CONTROL_0_SRAM_DSLP_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_NVDEC_POWER_GATE_CONTROL_0_SRAM_DSLP_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_NVDEC_POWER_GATE_CONTROL_0_SRAM_DSLP_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_NVDEC_POWER_GATE_CONTROL_0_SRAM_DSLP_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_NVDEC_POWER_GATE_CONTROL_0_SRAM_DSLP_INIT_ENUM                    OFF
#define PMC_IMPL_PART_NVDEC_POWER_GATE_CONTROL_0_SRAM_DSLP_OFF                  _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_NVDEC_POWER_GATE_CONTROL_0_SRAM_DSLP_ON                   _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_NVDEC_POWER_GATE_CONTROL_0_START_SHIFT                    _MK_SHIFT_CONST(8)
#define PMC_IMPL_PART_NVDEC_POWER_GATE_CONTROL_0_START_FIELD                    _MK_FIELD_CONST(0x1, PMC_IMPL_PART_NVDEC_POWER_GATE_CONTROL_0_START_SHIFT)
#define PMC_IMPL_PART_NVDEC_POWER_GATE_CONTROL_0_START_RANGE                    8:8
#define PMC_IMPL_PART_NVDEC_POWER_GATE_CONTROL_0_START_WOFFSET                  0x0
#define PMC_IMPL_PART_NVDEC_POWER_GATE_CONTROL_0_START_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_NVDEC_POWER_GATE_CONTROL_0_START_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_NVDEC_POWER_GATE_CONTROL_0_START_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_NVDEC_POWER_GATE_CONTROL_0_START_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_NVDEC_POWER_GATE_CONTROL_0_START_INIT_ENUM                        DONE
#define PMC_IMPL_PART_NVDEC_POWER_GATE_CONTROL_0_START_DONE                     _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_NVDEC_POWER_GATE_CONTROL_0_START_PENDING                  _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_NVDEC_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SHIFT                      _MK_SHIFT_CONST(31)
#define PMC_IMPL_PART_NVDEC_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_FIELD                      _MK_FIELD_CONST(0x1, PMC_IMPL_PART_NVDEC_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SHIFT)
#define PMC_IMPL_PART_NVDEC_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_RANGE                      31:31
#define PMC_IMPL_PART_NVDEC_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_WOFFSET                    0x0
#define PMC_IMPL_PART_NVDEC_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_DEFAULT                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_NVDEC_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_NVDEC_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_NVDEC_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_NVDEC_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_INIT_ENUM                  ENABLE
#define PMC_IMPL_PART_NVDEC_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_DISABLE                    _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_NVDEC_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_ENABLE                     _MK_ENUM_CONST(1)


// Register PMC_IMPL_PART_NVDEC_POWER_GATE_STATUS_0
#define PMC_IMPL_PART_NVDEC_POWER_GATE_STATUS_0                 _MK_ADDR_CONST(0x254)
#define PMC_IMPL_PART_NVDEC_POWER_GATE_STATUS_0_SECURE                  0x0
#define PMC_IMPL_PART_NVDEC_POWER_GATE_STATUS_0_SCR                     PG_NVDEC_SCR_0
#define PMC_IMPL_PART_NVDEC_POWER_GATE_STATUS_0_WORD_COUNT                      0x1
#define PMC_IMPL_PART_NVDEC_POWER_GATE_STATUS_0_RESET_VAL                       _MK_MASK_CONST(0x2)
#define PMC_IMPL_PART_NVDEC_POWER_GATE_STATUS_0_RESET_MASK                      _MK_MASK_CONST(0xf)
#define PMC_IMPL_PART_NVDEC_POWER_GATE_STATUS_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_NVDEC_POWER_GATE_STATUS_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_NVDEC_POWER_GATE_STATUS_0_READ_MASK                       _MK_MASK_CONST(0xf)
#define PMC_IMPL_PART_NVDEC_POWER_GATE_STATUS_0_WRITE_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_NVDEC_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SHIFT                   _MK_SHIFT_CONST(0)
#define PMC_IMPL_PART_NVDEC_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_FIELD                   _MK_FIELD_CONST(0x1, PMC_IMPL_PART_NVDEC_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SHIFT)
#define PMC_IMPL_PART_NVDEC_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_RANGE                   0:0
#define PMC_IMPL_PART_NVDEC_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_WOFFSET                 0x0
#define PMC_IMPL_PART_NVDEC_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_NVDEC_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_NVDEC_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_NVDEC_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_NVDEC_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_INIT_ENUM                       OFF
#define PMC_IMPL_PART_NVDEC_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_OFF                     _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_NVDEC_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_ON                      _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_NVDEC_POWER_GATE_STATUS_0_SRAM_SD_STS_SHIFT                       _MK_SHIFT_CONST(1)
#define PMC_IMPL_PART_NVDEC_POWER_GATE_STATUS_0_SRAM_SD_STS_FIELD                       _MK_FIELD_CONST(0x1, PMC_IMPL_PART_NVDEC_POWER_GATE_STATUS_0_SRAM_SD_STS_SHIFT)
#define PMC_IMPL_PART_NVDEC_POWER_GATE_STATUS_0_SRAM_SD_STS_RANGE                       1:1
#define PMC_IMPL_PART_NVDEC_POWER_GATE_STATUS_0_SRAM_SD_STS_WOFFSET                     0x0
#define PMC_IMPL_PART_NVDEC_POWER_GATE_STATUS_0_SRAM_SD_STS_DEFAULT                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_NVDEC_POWER_GATE_STATUS_0_SRAM_SD_STS_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_NVDEC_POWER_GATE_STATUS_0_SRAM_SD_STS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_NVDEC_POWER_GATE_STATUS_0_SRAM_SD_STS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_NVDEC_POWER_GATE_STATUS_0_SRAM_SD_STS_INIT_ENUM                   ON
#define PMC_IMPL_PART_NVDEC_POWER_GATE_STATUS_0_SRAM_SD_STS_OFF                 _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_NVDEC_POWER_GATE_STATUS_0_SRAM_SD_STS_ON                  _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_NVDEC_POWER_GATE_STATUS_0_SRAM_SLP_STS_SHIFT                      _MK_SHIFT_CONST(2)
#define PMC_IMPL_PART_NVDEC_POWER_GATE_STATUS_0_SRAM_SLP_STS_FIELD                      _MK_FIELD_CONST(0x1, PMC_IMPL_PART_NVDEC_POWER_GATE_STATUS_0_SRAM_SLP_STS_SHIFT)
#define PMC_IMPL_PART_NVDEC_POWER_GATE_STATUS_0_SRAM_SLP_STS_RANGE                      2:2
#define PMC_IMPL_PART_NVDEC_POWER_GATE_STATUS_0_SRAM_SLP_STS_WOFFSET                    0x0
#define PMC_IMPL_PART_NVDEC_POWER_GATE_STATUS_0_SRAM_SLP_STS_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_NVDEC_POWER_GATE_STATUS_0_SRAM_SLP_STS_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_NVDEC_POWER_GATE_STATUS_0_SRAM_SLP_STS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_NVDEC_POWER_GATE_STATUS_0_SRAM_SLP_STS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_NVDEC_POWER_GATE_STATUS_0_SRAM_SLP_STS_INIT_ENUM                  OFF
#define PMC_IMPL_PART_NVDEC_POWER_GATE_STATUS_0_SRAM_SLP_STS_OFF                        _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_NVDEC_POWER_GATE_STATUS_0_SRAM_SLP_STS_ON                 _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_NVDEC_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SHIFT                     _MK_SHIFT_CONST(3)
#define PMC_IMPL_PART_NVDEC_POWER_GATE_STATUS_0_SRAM_DSLP_STS_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_PART_NVDEC_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SHIFT)
#define PMC_IMPL_PART_NVDEC_POWER_GATE_STATUS_0_SRAM_DSLP_STS_RANGE                     3:3
#define PMC_IMPL_PART_NVDEC_POWER_GATE_STATUS_0_SRAM_DSLP_STS_WOFFSET                   0x0
#define PMC_IMPL_PART_NVDEC_POWER_GATE_STATUS_0_SRAM_DSLP_STS_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_NVDEC_POWER_GATE_STATUS_0_SRAM_DSLP_STS_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_NVDEC_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_NVDEC_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_NVDEC_POWER_GATE_STATUS_0_SRAM_DSLP_STS_INIT_ENUM                 OFF
#define PMC_IMPL_PART_NVDEC_POWER_GATE_STATUS_0_SRAM_DSLP_STS_OFF                       _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_NVDEC_POWER_GATE_STATUS_0_SRAM_DSLP_STS_ON                        _MK_ENUM_CONST(1)


// Register PMC_IMPL_PART_NVDEC_CLAMP_CONTROL_0
#define PMC_IMPL_PART_NVDEC_CLAMP_CONTROL_0                     _MK_ADDR_CONST(0x258)
#define PMC_IMPL_PART_NVDEC_CLAMP_CONTROL_0_SECURE                      0x0
#define PMC_IMPL_PART_NVDEC_CLAMP_CONTROL_0_SCR                         PG_NVDEC_SCR_0
#define PMC_IMPL_PART_NVDEC_CLAMP_CONTROL_0_WORD_COUNT                  0x1
#define PMC_IMPL_PART_NVDEC_CLAMP_CONTROL_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_NVDEC_CLAMP_CONTROL_0_RESET_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_NVDEC_CLAMP_CONTROL_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_NVDEC_CLAMP_CONTROL_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_NVDEC_CLAMP_CONTROL_0_READ_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_NVDEC_CLAMP_CONTROL_0_WRITE_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_NVDEC_CLAMP_CONTROL_0_CLAMP_SHIFT                 _MK_SHIFT_CONST(0)
#define PMC_IMPL_PART_NVDEC_CLAMP_CONTROL_0_CLAMP_FIELD                 _MK_FIELD_CONST(0x1, PMC_IMPL_PART_NVDEC_CLAMP_CONTROL_0_CLAMP_SHIFT)
#define PMC_IMPL_PART_NVDEC_CLAMP_CONTROL_0_CLAMP_RANGE                 0:0
#define PMC_IMPL_PART_NVDEC_CLAMP_CONTROL_0_CLAMP_WOFFSET                       0x0
#define PMC_IMPL_PART_NVDEC_CLAMP_CONTROL_0_CLAMP_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_NVDEC_CLAMP_CONTROL_0_CLAMP_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_NVDEC_CLAMP_CONTROL_0_CLAMP_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_NVDEC_CLAMP_CONTROL_0_CLAMP_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_NVDEC_CLAMP_CONTROL_0_CLAMP_INIT_ENUM                     OFF
#define PMC_IMPL_PART_NVDEC_CLAMP_CONTROL_0_CLAMP_OFF                   _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_NVDEC_CLAMP_CONTROL_0_CLAMP_ON                    _MK_ENUM_CONST(1)


// Register PMC_IMPL_PART_NVJPG_POWER_GATE_CONTROL_0
#define PMC_IMPL_PART_NVJPG_POWER_GATE_CONTROL_0                        _MK_ADDR_CONST(0x25c)
#define PMC_IMPL_PART_NVJPG_POWER_GATE_CONTROL_0_SECURE                         0x0
#define PMC_IMPL_PART_NVJPG_POWER_GATE_CONTROL_0_SCR                    PG_NVJPG_SCR_0
#define PMC_IMPL_PART_NVJPG_POWER_GATE_CONTROL_0_WORD_COUNT                     0x1
#define PMC_IMPL_PART_NVJPG_POWER_GATE_CONTROL_0_RESET_VAL                      _MK_MASK_CONST(0x80000000)
#define PMC_IMPL_PART_NVJPG_POWER_GATE_CONTROL_0_RESET_MASK                     _MK_MASK_CONST(0x8000010f)
#define PMC_IMPL_PART_NVJPG_POWER_GATE_CONTROL_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_NVJPG_POWER_GATE_CONTROL_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_NVJPG_POWER_GATE_CONTROL_0_READ_MASK                      _MK_MASK_CONST(0x8000010f)
#define PMC_IMPL_PART_NVJPG_POWER_GATE_CONTROL_0_WRITE_MASK                     _MK_MASK_CONST(0x8000010f)
#define PMC_IMPL_PART_NVJPG_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SHIFT                      _MK_SHIFT_CONST(0)
#define PMC_IMPL_PART_NVJPG_POWER_GATE_CONTROL_0_LOGIC_SLEEP_FIELD                      _MK_FIELD_CONST(0x1, PMC_IMPL_PART_NVJPG_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SHIFT)
#define PMC_IMPL_PART_NVJPG_POWER_GATE_CONTROL_0_LOGIC_SLEEP_RANGE                      0:0
#define PMC_IMPL_PART_NVJPG_POWER_GATE_CONTROL_0_LOGIC_SLEEP_WOFFSET                    0x0
#define PMC_IMPL_PART_NVJPG_POWER_GATE_CONTROL_0_LOGIC_SLEEP_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_NVJPG_POWER_GATE_CONTROL_0_LOGIC_SLEEP_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_NVJPG_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_NVJPG_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_NVJPG_POWER_GATE_CONTROL_0_LOGIC_SLEEP_INIT_ENUM                  OFF
#define PMC_IMPL_PART_NVJPG_POWER_GATE_CONTROL_0_LOGIC_SLEEP_OFF                        _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_NVJPG_POWER_GATE_CONTROL_0_LOGIC_SLEEP_ON                 _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_NVJPG_POWER_GATE_CONTROL_0_SRAM_SD_SHIFT                  _MK_SHIFT_CONST(1)
#define PMC_IMPL_PART_NVJPG_POWER_GATE_CONTROL_0_SRAM_SD_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_PART_NVJPG_POWER_GATE_CONTROL_0_SRAM_SD_SHIFT)
#define PMC_IMPL_PART_NVJPG_POWER_GATE_CONTROL_0_SRAM_SD_RANGE                  1:1
#define PMC_IMPL_PART_NVJPG_POWER_GATE_CONTROL_0_SRAM_SD_WOFFSET                        0x0
#define PMC_IMPL_PART_NVJPG_POWER_GATE_CONTROL_0_SRAM_SD_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_NVJPG_POWER_GATE_CONTROL_0_SRAM_SD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_NVJPG_POWER_GATE_CONTROL_0_SRAM_SD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_NVJPG_POWER_GATE_CONTROL_0_SRAM_SD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_NVJPG_POWER_GATE_CONTROL_0_SRAM_SD_INIT_ENUM                      OFF
#define PMC_IMPL_PART_NVJPG_POWER_GATE_CONTROL_0_SRAM_SD_OFF                    _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_NVJPG_POWER_GATE_CONTROL_0_SRAM_SD_ON                     _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_NVJPG_POWER_GATE_CONTROL_0_SRAM_SLP_SHIFT                 _MK_SHIFT_CONST(2)
#define PMC_IMPL_PART_NVJPG_POWER_GATE_CONTROL_0_SRAM_SLP_FIELD                 _MK_FIELD_CONST(0x1, PMC_IMPL_PART_NVJPG_POWER_GATE_CONTROL_0_SRAM_SLP_SHIFT)
#define PMC_IMPL_PART_NVJPG_POWER_GATE_CONTROL_0_SRAM_SLP_RANGE                 2:2
#define PMC_IMPL_PART_NVJPG_POWER_GATE_CONTROL_0_SRAM_SLP_WOFFSET                       0x0
#define PMC_IMPL_PART_NVJPG_POWER_GATE_CONTROL_0_SRAM_SLP_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_NVJPG_POWER_GATE_CONTROL_0_SRAM_SLP_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_NVJPG_POWER_GATE_CONTROL_0_SRAM_SLP_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_NVJPG_POWER_GATE_CONTROL_0_SRAM_SLP_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_NVJPG_POWER_GATE_CONTROL_0_SRAM_SLP_INIT_ENUM                     OFF
#define PMC_IMPL_PART_NVJPG_POWER_GATE_CONTROL_0_SRAM_SLP_OFF                   _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_NVJPG_POWER_GATE_CONTROL_0_SRAM_SLP_ON                    _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_NVJPG_POWER_GATE_CONTROL_0_SRAM_DSLP_SHIFT                        _MK_SHIFT_CONST(3)
#define PMC_IMPL_PART_NVJPG_POWER_GATE_CONTROL_0_SRAM_DSLP_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_PART_NVJPG_POWER_GATE_CONTROL_0_SRAM_DSLP_SHIFT)
#define PMC_IMPL_PART_NVJPG_POWER_GATE_CONTROL_0_SRAM_DSLP_RANGE                        3:3
#define PMC_IMPL_PART_NVJPG_POWER_GATE_CONTROL_0_SRAM_DSLP_WOFFSET                      0x0
#define PMC_IMPL_PART_NVJPG_POWER_GATE_CONTROL_0_SRAM_DSLP_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_NVJPG_POWER_GATE_CONTROL_0_SRAM_DSLP_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_NVJPG_POWER_GATE_CONTROL_0_SRAM_DSLP_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_NVJPG_POWER_GATE_CONTROL_0_SRAM_DSLP_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_NVJPG_POWER_GATE_CONTROL_0_SRAM_DSLP_INIT_ENUM                    OFF
#define PMC_IMPL_PART_NVJPG_POWER_GATE_CONTROL_0_SRAM_DSLP_OFF                  _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_NVJPG_POWER_GATE_CONTROL_0_SRAM_DSLP_ON                   _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_NVJPG_POWER_GATE_CONTROL_0_START_SHIFT                    _MK_SHIFT_CONST(8)
#define PMC_IMPL_PART_NVJPG_POWER_GATE_CONTROL_0_START_FIELD                    _MK_FIELD_CONST(0x1, PMC_IMPL_PART_NVJPG_POWER_GATE_CONTROL_0_START_SHIFT)
#define PMC_IMPL_PART_NVJPG_POWER_GATE_CONTROL_0_START_RANGE                    8:8
#define PMC_IMPL_PART_NVJPG_POWER_GATE_CONTROL_0_START_WOFFSET                  0x0
#define PMC_IMPL_PART_NVJPG_POWER_GATE_CONTROL_0_START_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_NVJPG_POWER_GATE_CONTROL_0_START_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_NVJPG_POWER_GATE_CONTROL_0_START_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_NVJPG_POWER_GATE_CONTROL_0_START_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_NVJPG_POWER_GATE_CONTROL_0_START_INIT_ENUM                        DONE
#define PMC_IMPL_PART_NVJPG_POWER_GATE_CONTROL_0_START_DONE                     _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_NVJPG_POWER_GATE_CONTROL_0_START_PENDING                  _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_NVJPG_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SHIFT                      _MK_SHIFT_CONST(31)
#define PMC_IMPL_PART_NVJPG_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_FIELD                      _MK_FIELD_CONST(0x1, PMC_IMPL_PART_NVJPG_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SHIFT)
#define PMC_IMPL_PART_NVJPG_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_RANGE                      31:31
#define PMC_IMPL_PART_NVJPG_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_WOFFSET                    0x0
#define PMC_IMPL_PART_NVJPG_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_DEFAULT                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_NVJPG_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_NVJPG_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_NVJPG_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_NVJPG_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_INIT_ENUM                  ENABLE
#define PMC_IMPL_PART_NVJPG_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_DISABLE                    _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_NVJPG_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_ENABLE                     _MK_ENUM_CONST(1)


// Register PMC_IMPL_PART_NVJPG_POWER_GATE_STATUS_0
#define PMC_IMPL_PART_NVJPG_POWER_GATE_STATUS_0                 _MK_ADDR_CONST(0x260)
#define PMC_IMPL_PART_NVJPG_POWER_GATE_STATUS_0_SECURE                  0x0
#define PMC_IMPL_PART_NVJPG_POWER_GATE_STATUS_0_SCR                     PG_NVJPG_SCR_0
#define PMC_IMPL_PART_NVJPG_POWER_GATE_STATUS_0_WORD_COUNT                      0x1
#define PMC_IMPL_PART_NVJPG_POWER_GATE_STATUS_0_RESET_VAL                       _MK_MASK_CONST(0x2)
#define PMC_IMPL_PART_NVJPG_POWER_GATE_STATUS_0_RESET_MASK                      _MK_MASK_CONST(0xf)
#define PMC_IMPL_PART_NVJPG_POWER_GATE_STATUS_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_NVJPG_POWER_GATE_STATUS_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_NVJPG_POWER_GATE_STATUS_0_READ_MASK                       _MK_MASK_CONST(0xf)
#define PMC_IMPL_PART_NVJPG_POWER_GATE_STATUS_0_WRITE_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_NVJPG_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SHIFT                   _MK_SHIFT_CONST(0)
#define PMC_IMPL_PART_NVJPG_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_FIELD                   _MK_FIELD_CONST(0x1, PMC_IMPL_PART_NVJPG_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SHIFT)
#define PMC_IMPL_PART_NVJPG_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_RANGE                   0:0
#define PMC_IMPL_PART_NVJPG_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_WOFFSET                 0x0
#define PMC_IMPL_PART_NVJPG_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_NVJPG_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_NVJPG_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_NVJPG_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_NVJPG_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_INIT_ENUM                       OFF
#define PMC_IMPL_PART_NVJPG_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_OFF                     _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_NVJPG_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_ON                      _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_NVJPG_POWER_GATE_STATUS_0_SRAM_SD_STS_SHIFT                       _MK_SHIFT_CONST(1)
#define PMC_IMPL_PART_NVJPG_POWER_GATE_STATUS_0_SRAM_SD_STS_FIELD                       _MK_FIELD_CONST(0x1, PMC_IMPL_PART_NVJPG_POWER_GATE_STATUS_0_SRAM_SD_STS_SHIFT)
#define PMC_IMPL_PART_NVJPG_POWER_GATE_STATUS_0_SRAM_SD_STS_RANGE                       1:1
#define PMC_IMPL_PART_NVJPG_POWER_GATE_STATUS_0_SRAM_SD_STS_WOFFSET                     0x0
#define PMC_IMPL_PART_NVJPG_POWER_GATE_STATUS_0_SRAM_SD_STS_DEFAULT                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_NVJPG_POWER_GATE_STATUS_0_SRAM_SD_STS_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_NVJPG_POWER_GATE_STATUS_0_SRAM_SD_STS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_NVJPG_POWER_GATE_STATUS_0_SRAM_SD_STS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_NVJPG_POWER_GATE_STATUS_0_SRAM_SD_STS_INIT_ENUM                   ON
#define PMC_IMPL_PART_NVJPG_POWER_GATE_STATUS_0_SRAM_SD_STS_OFF                 _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_NVJPG_POWER_GATE_STATUS_0_SRAM_SD_STS_ON                  _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_NVJPG_POWER_GATE_STATUS_0_SRAM_SLP_STS_SHIFT                      _MK_SHIFT_CONST(2)
#define PMC_IMPL_PART_NVJPG_POWER_GATE_STATUS_0_SRAM_SLP_STS_FIELD                      _MK_FIELD_CONST(0x1, PMC_IMPL_PART_NVJPG_POWER_GATE_STATUS_0_SRAM_SLP_STS_SHIFT)
#define PMC_IMPL_PART_NVJPG_POWER_GATE_STATUS_0_SRAM_SLP_STS_RANGE                      2:2
#define PMC_IMPL_PART_NVJPG_POWER_GATE_STATUS_0_SRAM_SLP_STS_WOFFSET                    0x0
#define PMC_IMPL_PART_NVJPG_POWER_GATE_STATUS_0_SRAM_SLP_STS_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_NVJPG_POWER_GATE_STATUS_0_SRAM_SLP_STS_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_NVJPG_POWER_GATE_STATUS_0_SRAM_SLP_STS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_NVJPG_POWER_GATE_STATUS_0_SRAM_SLP_STS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_NVJPG_POWER_GATE_STATUS_0_SRAM_SLP_STS_INIT_ENUM                  OFF
#define PMC_IMPL_PART_NVJPG_POWER_GATE_STATUS_0_SRAM_SLP_STS_OFF                        _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_NVJPG_POWER_GATE_STATUS_0_SRAM_SLP_STS_ON                 _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_NVJPG_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SHIFT                     _MK_SHIFT_CONST(3)
#define PMC_IMPL_PART_NVJPG_POWER_GATE_STATUS_0_SRAM_DSLP_STS_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_PART_NVJPG_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SHIFT)
#define PMC_IMPL_PART_NVJPG_POWER_GATE_STATUS_0_SRAM_DSLP_STS_RANGE                     3:3
#define PMC_IMPL_PART_NVJPG_POWER_GATE_STATUS_0_SRAM_DSLP_STS_WOFFSET                   0x0
#define PMC_IMPL_PART_NVJPG_POWER_GATE_STATUS_0_SRAM_DSLP_STS_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_NVJPG_POWER_GATE_STATUS_0_SRAM_DSLP_STS_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_NVJPG_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_NVJPG_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_NVJPG_POWER_GATE_STATUS_0_SRAM_DSLP_STS_INIT_ENUM                 OFF
#define PMC_IMPL_PART_NVJPG_POWER_GATE_STATUS_0_SRAM_DSLP_STS_OFF                       _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_NVJPG_POWER_GATE_STATUS_0_SRAM_DSLP_STS_ON                        _MK_ENUM_CONST(1)


// Register PMC_IMPL_PART_NVJPG_CLAMP_CONTROL_0
#define PMC_IMPL_PART_NVJPG_CLAMP_CONTROL_0                     _MK_ADDR_CONST(0x264)
#define PMC_IMPL_PART_NVJPG_CLAMP_CONTROL_0_SECURE                      0x0
#define PMC_IMPL_PART_NVJPG_CLAMP_CONTROL_0_SCR                         PG_NVJPG_SCR_0
#define PMC_IMPL_PART_NVJPG_CLAMP_CONTROL_0_WORD_COUNT                  0x1
#define PMC_IMPL_PART_NVJPG_CLAMP_CONTROL_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_NVJPG_CLAMP_CONTROL_0_RESET_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_NVJPG_CLAMP_CONTROL_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_NVJPG_CLAMP_CONTROL_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_NVJPG_CLAMP_CONTROL_0_READ_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_NVJPG_CLAMP_CONTROL_0_WRITE_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_NVJPG_CLAMP_CONTROL_0_CLAMP_SHIFT                 _MK_SHIFT_CONST(0)
#define PMC_IMPL_PART_NVJPG_CLAMP_CONTROL_0_CLAMP_FIELD                 _MK_FIELD_CONST(0x1, PMC_IMPL_PART_NVJPG_CLAMP_CONTROL_0_CLAMP_SHIFT)
#define PMC_IMPL_PART_NVJPG_CLAMP_CONTROL_0_CLAMP_RANGE                 0:0
#define PMC_IMPL_PART_NVJPG_CLAMP_CONTROL_0_CLAMP_WOFFSET                       0x0
#define PMC_IMPL_PART_NVJPG_CLAMP_CONTROL_0_CLAMP_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_NVJPG_CLAMP_CONTROL_0_CLAMP_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_NVJPG_CLAMP_CONTROL_0_CLAMP_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_NVJPG_CLAMP_CONTROL_0_CLAMP_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_NVJPG_CLAMP_CONTROL_0_CLAMP_INIT_ENUM                     OFF
#define PMC_IMPL_PART_NVJPG_CLAMP_CONTROL_0_CLAMP_OFF                   _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_NVJPG_CLAMP_CONTROL_0_CLAMP_ON                    _MK_ENUM_CONST(1)


// Register PMC_IMPL_PART_MPE_POWER_GATE_CONTROL_0
#define PMC_IMPL_PART_MPE_POWER_GATE_CONTROL_0                  _MK_ADDR_CONST(0x268)
#define PMC_IMPL_PART_MPE_POWER_GATE_CONTROL_0_SECURE                   0x0
#define PMC_IMPL_PART_MPE_POWER_GATE_CONTROL_0_SCR                      PG_MPE_SCR_0
#define PMC_IMPL_PART_MPE_POWER_GATE_CONTROL_0_WORD_COUNT                       0x1
#define PMC_IMPL_PART_MPE_POWER_GATE_CONTROL_0_RESET_VAL                        _MK_MASK_CONST(0x80000000)
#define PMC_IMPL_PART_MPE_POWER_GATE_CONTROL_0_RESET_MASK                       _MK_MASK_CONST(0x8000010f)
#define PMC_IMPL_PART_MPE_POWER_GATE_CONTROL_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MPE_POWER_GATE_CONTROL_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MPE_POWER_GATE_CONTROL_0_READ_MASK                        _MK_MASK_CONST(0x8000010f)
#define PMC_IMPL_PART_MPE_POWER_GATE_CONTROL_0_WRITE_MASK                       _MK_MASK_CONST(0x8000010f)
#define PMC_IMPL_PART_MPE_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SHIFT                        _MK_SHIFT_CONST(0)
#define PMC_IMPL_PART_MPE_POWER_GATE_CONTROL_0_LOGIC_SLEEP_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_PART_MPE_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SHIFT)
#define PMC_IMPL_PART_MPE_POWER_GATE_CONTROL_0_LOGIC_SLEEP_RANGE                        0:0
#define PMC_IMPL_PART_MPE_POWER_GATE_CONTROL_0_LOGIC_SLEEP_WOFFSET                      0x0
#define PMC_IMPL_PART_MPE_POWER_GATE_CONTROL_0_LOGIC_SLEEP_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MPE_POWER_GATE_CONTROL_0_LOGIC_SLEEP_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_MPE_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MPE_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MPE_POWER_GATE_CONTROL_0_LOGIC_SLEEP_INIT_ENUM                    OFF
#define PMC_IMPL_PART_MPE_POWER_GATE_CONTROL_0_LOGIC_SLEEP_OFF                  _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_MPE_POWER_GATE_CONTROL_0_LOGIC_SLEEP_ON                   _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_MPE_POWER_GATE_CONTROL_0_SRAM_SD_SHIFT                    _MK_SHIFT_CONST(1)
#define PMC_IMPL_PART_MPE_POWER_GATE_CONTROL_0_SRAM_SD_FIELD                    _MK_FIELD_CONST(0x1, PMC_IMPL_PART_MPE_POWER_GATE_CONTROL_0_SRAM_SD_SHIFT)
#define PMC_IMPL_PART_MPE_POWER_GATE_CONTROL_0_SRAM_SD_RANGE                    1:1
#define PMC_IMPL_PART_MPE_POWER_GATE_CONTROL_0_SRAM_SD_WOFFSET                  0x0
#define PMC_IMPL_PART_MPE_POWER_GATE_CONTROL_0_SRAM_SD_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MPE_POWER_GATE_CONTROL_0_SRAM_SD_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_MPE_POWER_GATE_CONTROL_0_SRAM_SD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MPE_POWER_GATE_CONTROL_0_SRAM_SD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MPE_POWER_GATE_CONTROL_0_SRAM_SD_INIT_ENUM                        OFF
#define PMC_IMPL_PART_MPE_POWER_GATE_CONTROL_0_SRAM_SD_OFF                      _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_MPE_POWER_GATE_CONTROL_0_SRAM_SD_ON                       _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_MPE_POWER_GATE_CONTROL_0_SRAM_SLP_SHIFT                   _MK_SHIFT_CONST(2)
#define PMC_IMPL_PART_MPE_POWER_GATE_CONTROL_0_SRAM_SLP_FIELD                   _MK_FIELD_CONST(0x1, PMC_IMPL_PART_MPE_POWER_GATE_CONTROL_0_SRAM_SLP_SHIFT)
#define PMC_IMPL_PART_MPE_POWER_GATE_CONTROL_0_SRAM_SLP_RANGE                   2:2
#define PMC_IMPL_PART_MPE_POWER_GATE_CONTROL_0_SRAM_SLP_WOFFSET                 0x0
#define PMC_IMPL_PART_MPE_POWER_GATE_CONTROL_0_SRAM_SLP_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MPE_POWER_GATE_CONTROL_0_SRAM_SLP_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_MPE_POWER_GATE_CONTROL_0_SRAM_SLP_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MPE_POWER_GATE_CONTROL_0_SRAM_SLP_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MPE_POWER_GATE_CONTROL_0_SRAM_SLP_INIT_ENUM                       OFF
#define PMC_IMPL_PART_MPE_POWER_GATE_CONTROL_0_SRAM_SLP_OFF                     _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_MPE_POWER_GATE_CONTROL_0_SRAM_SLP_ON                      _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_MPE_POWER_GATE_CONTROL_0_SRAM_DSLP_SHIFT                  _MK_SHIFT_CONST(3)
#define PMC_IMPL_PART_MPE_POWER_GATE_CONTROL_0_SRAM_DSLP_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_PART_MPE_POWER_GATE_CONTROL_0_SRAM_DSLP_SHIFT)
#define PMC_IMPL_PART_MPE_POWER_GATE_CONTROL_0_SRAM_DSLP_RANGE                  3:3
#define PMC_IMPL_PART_MPE_POWER_GATE_CONTROL_0_SRAM_DSLP_WOFFSET                        0x0
#define PMC_IMPL_PART_MPE_POWER_GATE_CONTROL_0_SRAM_DSLP_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MPE_POWER_GATE_CONTROL_0_SRAM_DSLP_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_MPE_POWER_GATE_CONTROL_0_SRAM_DSLP_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MPE_POWER_GATE_CONTROL_0_SRAM_DSLP_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MPE_POWER_GATE_CONTROL_0_SRAM_DSLP_INIT_ENUM                      OFF
#define PMC_IMPL_PART_MPE_POWER_GATE_CONTROL_0_SRAM_DSLP_OFF                    _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_MPE_POWER_GATE_CONTROL_0_SRAM_DSLP_ON                     _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_MPE_POWER_GATE_CONTROL_0_START_SHIFT                      _MK_SHIFT_CONST(8)
#define PMC_IMPL_PART_MPE_POWER_GATE_CONTROL_0_START_FIELD                      _MK_FIELD_CONST(0x1, PMC_IMPL_PART_MPE_POWER_GATE_CONTROL_0_START_SHIFT)
#define PMC_IMPL_PART_MPE_POWER_GATE_CONTROL_0_START_RANGE                      8:8
#define PMC_IMPL_PART_MPE_POWER_GATE_CONTROL_0_START_WOFFSET                    0x0
#define PMC_IMPL_PART_MPE_POWER_GATE_CONTROL_0_START_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MPE_POWER_GATE_CONTROL_0_START_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_MPE_POWER_GATE_CONTROL_0_START_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MPE_POWER_GATE_CONTROL_0_START_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MPE_POWER_GATE_CONTROL_0_START_INIT_ENUM                  DONE
#define PMC_IMPL_PART_MPE_POWER_GATE_CONTROL_0_START_DONE                       _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_MPE_POWER_GATE_CONTROL_0_START_PENDING                    _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_MPE_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SHIFT                        _MK_SHIFT_CONST(31)
#define PMC_IMPL_PART_MPE_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_PART_MPE_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SHIFT)
#define PMC_IMPL_PART_MPE_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_RANGE                        31:31
#define PMC_IMPL_PART_MPE_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_WOFFSET                      0x0
#define PMC_IMPL_PART_MPE_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_DEFAULT                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_MPE_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_MPE_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MPE_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MPE_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_INIT_ENUM                    ENABLE
#define PMC_IMPL_PART_MPE_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_DISABLE                      _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_MPE_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_ENABLE                       _MK_ENUM_CONST(1)


// Register PMC_IMPL_PART_MPE_POWER_GATE_STATUS_0
#define PMC_IMPL_PART_MPE_POWER_GATE_STATUS_0                   _MK_ADDR_CONST(0x26c)
#define PMC_IMPL_PART_MPE_POWER_GATE_STATUS_0_SECURE                    0x0
#define PMC_IMPL_PART_MPE_POWER_GATE_STATUS_0_SCR                       PG_MPE_SCR_0
#define PMC_IMPL_PART_MPE_POWER_GATE_STATUS_0_WORD_COUNT                        0x1
#define PMC_IMPL_PART_MPE_POWER_GATE_STATUS_0_RESET_VAL                         _MK_MASK_CONST(0x2)
#define PMC_IMPL_PART_MPE_POWER_GATE_STATUS_0_RESET_MASK                        _MK_MASK_CONST(0xf)
#define PMC_IMPL_PART_MPE_POWER_GATE_STATUS_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MPE_POWER_GATE_STATUS_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MPE_POWER_GATE_STATUS_0_READ_MASK                         _MK_MASK_CONST(0xf)
#define PMC_IMPL_PART_MPE_POWER_GATE_STATUS_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MPE_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SHIFT                     _MK_SHIFT_CONST(0)
#define PMC_IMPL_PART_MPE_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_PART_MPE_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SHIFT)
#define PMC_IMPL_PART_MPE_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_RANGE                     0:0
#define PMC_IMPL_PART_MPE_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_WOFFSET                   0x0
#define PMC_IMPL_PART_MPE_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MPE_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_MPE_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MPE_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MPE_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_INIT_ENUM                 OFF
#define PMC_IMPL_PART_MPE_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_OFF                       _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_MPE_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_ON                        _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_MPE_POWER_GATE_STATUS_0_SRAM_SD_STS_SHIFT                 _MK_SHIFT_CONST(1)
#define PMC_IMPL_PART_MPE_POWER_GATE_STATUS_0_SRAM_SD_STS_FIELD                 _MK_FIELD_CONST(0x1, PMC_IMPL_PART_MPE_POWER_GATE_STATUS_0_SRAM_SD_STS_SHIFT)
#define PMC_IMPL_PART_MPE_POWER_GATE_STATUS_0_SRAM_SD_STS_RANGE                 1:1
#define PMC_IMPL_PART_MPE_POWER_GATE_STATUS_0_SRAM_SD_STS_WOFFSET                       0x0
#define PMC_IMPL_PART_MPE_POWER_GATE_STATUS_0_SRAM_SD_STS_DEFAULT                       _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_MPE_POWER_GATE_STATUS_0_SRAM_SD_STS_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_MPE_POWER_GATE_STATUS_0_SRAM_SD_STS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MPE_POWER_GATE_STATUS_0_SRAM_SD_STS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MPE_POWER_GATE_STATUS_0_SRAM_SD_STS_INIT_ENUM                     ON
#define PMC_IMPL_PART_MPE_POWER_GATE_STATUS_0_SRAM_SD_STS_OFF                   _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_MPE_POWER_GATE_STATUS_0_SRAM_SD_STS_ON                    _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_MPE_POWER_GATE_STATUS_0_SRAM_SLP_STS_SHIFT                        _MK_SHIFT_CONST(2)
#define PMC_IMPL_PART_MPE_POWER_GATE_STATUS_0_SRAM_SLP_STS_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_PART_MPE_POWER_GATE_STATUS_0_SRAM_SLP_STS_SHIFT)
#define PMC_IMPL_PART_MPE_POWER_GATE_STATUS_0_SRAM_SLP_STS_RANGE                        2:2
#define PMC_IMPL_PART_MPE_POWER_GATE_STATUS_0_SRAM_SLP_STS_WOFFSET                      0x0
#define PMC_IMPL_PART_MPE_POWER_GATE_STATUS_0_SRAM_SLP_STS_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MPE_POWER_GATE_STATUS_0_SRAM_SLP_STS_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_MPE_POWER_GATE_STATUS_0_SRAM_SLP_STS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MPE_POWER_GATE_STATUS_0_SRAM_SLP_STS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MPE_POWER_GATE_STATUS_0_SRAM_SLP_STS_INIT_ENUM                    OFF
#define PMC_IMPL_PART_MPE_POWER_GATE_STATUS_0_SRAM_SLP_STS_OFF                  _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_MPE_POWER_GATE_STATUS_0_SRAM_SLP_STS_ON                   _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_MPE_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SHIFT                       _MK_SHIFT_CONST(3)
#define PMC_IMPL_PART_MPE_POWER_GATE_STATUS_0_SRAM_DSLP_STS_FIELD                       _MK_FIELD_CONST(0x1, PMC_IMPL_PART_MPE_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SHIFT)
#define PMC_IMPL_PART_MPE_POWER_GATE_STATUS_0_SRAM_DSLP_STS_RANGE                       3:3
#define PMC_IMPL_PART_MPE_POWER_GATE_STATUS_0_SRAM_DSLP_STS_WOFFSET                     0x0
#define PMC_IMPL_PART_MPE_POWER_GATE_STATUS_0_SRAM_DSLP_STS_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MPE_POWER_GATE_STATUS_0_SRAM_DSLP_STS_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_MPE_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MPE_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MPE_POWER_GATE_STATUS_0_SRAM_DSLP_STS_INIT_ENUM                   OFF
#define PMC_IMPL_PART_MPE_POWER_GATE_STATUS_0_SRAM_DSLP_STS_OFF                 _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_MPE_POWER_GATE_STATUS_0_SRAM_DSLP_STS_ON                  _MK_ENUM_CONST(1)


// Register PMC_IMPL_PART_MPE_CLAMP_CONTROL_0
#define PMC_IMPL_PART_MPE_CLAMP_CONTROL_0                       _MK_ADDR_CONST(0x270)
#define PMC_IMPL_PART_MPE_CLAMP_CONTROL_0_SECURE                        0x0
#define PMC_IMPL_PART_MPE_CLAMP_CONTROL_0_SCR                   PG_MPE_SCR_0
#define PMC_IMPL_PART_MPE_CLAMP_CONTROL_0_WORD_COUNT                    0x1
#define PMC_IMPL_PART_MPE_CLAMP_CONTROL_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MPE_CLAMP_CONTROL_0_RESET_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_MPE_CLAMP_CONTROL_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MPE_CLAMP_CONTROL_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MPE_CLAMP_CONTROL_0_READ_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_MPE_CLAMP_CONTROL_0_WRITE_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_MPE_CLAMP_CONTROL_0_CLAMP_SHIFT                   _MK_SHIFT_CONST(0)
#define PMC_IMPL_PART_MPE_CLAMP_CONTROL_0_CLAMP_FIELD                   _MK_FIELD_CONST(0x1, PMC_IMPL_PART_MPE_CLAMP_CONTROL_0_CLAMP_SHIFT)
#define PMC_IMPL_PART_MPE_CLAMP_CONTROL_0_CLAMP_RANGE                   0:0
#define PMC_IMPL_PART_MPE_CLAMP_CONTROL_0_CLAMP_WOFFSET                 0x0
#define PMC_IMPL_PART_MPE_CLAMP_CONTROL_0_CLAMP_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MPE_CLAMP_CONTROL_0_CLAMP_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_MPE_CLAMP_CONTROL_0_CLAMP_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MPE_CLAMP_CONTROL_0_CLAMP_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MPE_CLAMP_CONTROL_0_CLAMP_INIT_ENUM                       OFF
#define PMC_IMPL_PART_MPE_CLAMP_CONTROL_0_CLAMP_OFF                     _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_MPE_CLAMP_CONTROL_0_CLAMP_ON                      _MK_ENUM_CONST(1)


// Register PMC_IMPL_PART_PCX_POWER_GATE_CONTROL_0
#define PMC_IMPL_PART_PCX_POWER_GATE_CONTROL_0                  _MK_ADDR_CONST(0x274)
#define PMC_IMPL_PART_PCX_POWER_GATE_CONTROL_0_SECURE                   0x0
#define PMC_IMPL_PART_PCX_POWER_GATE_CONTROL_0_SCR                      PG_PCX_SCR_0
#define PMC_IMPL_PART_PCX_POWER_GATE_CONTROL_0_WORD_COUNT                       0x1
#define PMC_IMPL_PART_PCX_POWER_GATE_CONTROL_0_RESET_VAL                        _MK_MASK_CONST(0x80000000)
#define PMC_IMPL_PART_PCX_POWER_GATE_CONTROL_0_RESET_MASK                       _MK_MASK_CONST(0x8000010f)
#define PMC_IMPL_PART_PCX_POWER_GATE_CONTROL_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_PCX_POWER_GATE_CONTROL_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_PCX_POWER_GATE_CONTROL_0_READ_MASK                        _MK_MASK_CONST(0x8000010f)
#define PMC_IMPL_PART_PCX_POWER_GATE_CONTROL_0_WRITE_MASK                       _MK_MASK_CONST(0x8000010f)
#define PMC_IMPL_PART_PCX_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SHIFT                        _MK_SHIFT_CONST(0)
#define PMC_IMPL_PART_PCX_POWER_GATE_CONTROL_0_LOGIC_SLEEP_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_PART_PCX_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SHIFT)
#define PMC_IMPL_PART_PCX_POWER_GATE_CONTROL_0_LOGIC_SLEEP_RANGE                        0:0
#define PMC_IMPL_PART_PCX_POWER_GATE_CONTROL_0_LOGIC_SLEEP_WOFFSET                      0x0
#define PMC_IMPL_PART_PCX_POWER_GATE_CONTROL_0_LOGIC_SLEEP_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_PCX_POWER_GATE_CONTROL_0_LOGIC_SLEEP_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_PCX_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_PCX_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_PCX_POWER_GATE_CONTROL_0_LOGIC_SLEEP_INIT_ENUM                    OFF
#define PMC_IMPL_PART_PCX_POWER_GATE_CONTROL_0_LOGIC_SLEEP_OFF                  _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_PCX_POWER_GATE_CONTROL_0_LOGIC_SLEEP_ON                   _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_PCX_POWER_GATE_CONTROL_0_SRAM_SD_SHIFT                    _MK_SHIFT_CONST(1)
#define PMC_IMPL_PART_PCX_POWER_GATE_CONTROL_0_SRAM_SD_FIELD                    _MK_FIELD_CONST(0x1, PMC_IMPL_PART_PCX_POWER_GATE_CONTROL_0_SRAM_SD_SHIFT)
#define PMC_IMPL_PART_PCX_POWER_GATE_CONTROL_0_SRAM_SD_RANGE                    1:1
#define PMC_IMPL_PART_PCX_POWER_GATE_CONTROL_0_SRAM_SD_WOFFSET                  0x0
#define PMC_IMPL_PART_PCX_POWER_GATE_CONTROL_0_SRAM_SD_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_PCX_POWER_GATE_CONTROL_0_SRAM_SD_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_PCX_POWER_GATE_CONTROL_0_SRAM_SD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_PCX_POWER_GATE_CONTROL_0_SRAM_SD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_PCX_POWER_GATE_CONTROL_0_SRAM_SD_INIT_ENUM                        OFF
#define PMC_IMPL_PART_PCX_POWER_GATE_CONTROL_0_SRAM_SD_OFF                      _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_PCX_POWER_GATE_CONTROL_0_SRAM_SD_ON                       _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_PCX_POWER_GATE_CONTROL_0_SRAM_SLP_SHIFT                   _MK_SHIFT_CONST(2)
#define PMC_IMPL_PART_PCX_POWER_GATE_CONTROL_0_SRAM_SLP_FIELD                   _MK_FIELD_CONST(0x1, PMC_IMPL_PART_PCX_POWER_GATE_CONTROL_0_SRAM_SLP_SHIFT)
#define PMC_IMPL_PART_PCX_POWER_GATE_CONTROL_0_SRAM_SLP_RANGE                   2:2
#define PMC_IMPL_PART_PCX_POWER_GATE_CONTROL_0_SRAM_SLP_WOFFSET                 0x0
#define PMC_IMPL_PART_PCX_POWER_GATE_CONTROL_0_SRAM_SLP_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_PCX_POWER_GATE_CONTROL_0_SRAM_SLP_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_PCX_POWER_GATE_CONTROL_0_SRAM_SLP_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_PCX_POWER_GATE_CONTROL_0_SRAM_SLP_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_PCX_POWER_GATE_CONTROL_0_SRAM_SLP_INIT_ENUM                       OFF
#define PMC_IMPL_PART_PCX_POWER_GATE_CONTROL_0_SRAM_SLP_OFF                     _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_PCX_POWER_GATE_CONTROL_0_SRAM_SLP_ON                      _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_PCX_POWER_GATE_CONTROL_0_SRAM_DSLP_SHIFT                  _MK_SHIFT_CONST(3)
#define PMC_IMPL_PART_PCX_POWER_GATE_CONTROL_0_SRAM_DSLP_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_PART_PCX_POWER_GATE_CONTROL_0_SRAM_DSLP_SHIFT)
#define PMC_IMPL_PART_PCX_POWER_GATE_CONTROL_0_SRAM_DSLP_RANGE                  3:3
#define PMC_IMPL_PART_PCX_POWER_GATE_CONTROL_0_SRAM_DSLP_WOFFSET                        0x0
#define PMC_IMPL_PART_PCX_POWER_GATE_CONTROL_0_SRAM_DSLP_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_PCX_POWER_GATE_CONTROL_0_SRAM_DSLP_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_PCX_POWER_GATE_CONTROL_0_SRAM_DSLP_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_PCX_POWER_GATE_CONTROL_0_SRAM_DSLP_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_PCX_POWER_GATE_CONTROL_0_SRAM_DSLP_INIT_ENUM                      OFF
#define PMC_IMPL_PART_PCX_POWER_GATE_CONTROL_0_SRAM_DSLP_OFF                    _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_PCX_POWER_GATE_CONTROL_0_SRAM_DSLP_ON                     _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_PCX_POWER_GATE_CONTROL_0_START_SHIFT                      _MK_SHIFT_CONST(8)
#define PMC_IMPL_PART_PCX_POWER_GATE_CONTROL_0_START_FIELD                      _MK_FIELD_CONST(0x1, PMC_IMPL_PART_PCX_POWER_GATE_CONTROL_0_START_SHIFT)
#define PMC_IMPL_PART_PCX_POWER_GATE_CONTROL_0_START_RANGE                      8:8
#define PMC_IMPL_PART_PCX_POWER_GATE_CONTROL_0_START_WOFFSET                    0x0
#define PMC_IMPL_PART_PCX_POWER_GATE_CONTROL_0_START_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_PCX_POWER_GATE_CONTROL_0_START_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_PCX_POWER_GATE_CONTROL_0_START_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_PCX_POWER_GATE_CONTROL_0_START_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_PCX_POWER_GATE_CONTROL_0_START_INIT_ENUM                  DONE
#define PMC_IMPL_PART_PCX_POWER_GATE_CONTROL_0_START_DONE                       _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_PCX_POWER_GATE_CONTROL_0_START_PENDING                    _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_PCX_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SHIFT                        _MK_SHIFT_CONST(31)
#define PMC_IMPL_PART_PCX_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_PART_PCX_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SHIFT)
#define PMC_IMPL_PART_PCX_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_RANGE                        31:31
#define PMC_IMPL_PART_PCX_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_WOFFSET                      0x0
#define PMC_IMPL_PART_PCX_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_DEFAULT                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_PCX_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_PCX_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_PCX_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_PCX_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_INIT_ENUM                    ENABLE
#define PMC_IMPL_PART_PCX_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_DISABLE                      _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_PCX_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_ENABLE                       _MK_ENUM_CONST(1)


// Register PMC_IMPL_PART_PCX_POWER_GATE_STATUS_0
#define PMC_IMPL_PART_PCX_POWER_GATE_STATUS_0                   _MK_ADDR_CONST(0x278)
#define PMC_IMPL_PART_PCX_POWER_GATE_STATUS_0_SECURE                    0x0
#define PMC_IMPL_PART_PCX_POWER_GATE_STATUS_0_SCR                       PG_PCX_SCR_0
#define PMC_IMPL_PART_PCX_POWER_GATE_STATUS_0_WORD_COUNT                        0x1
#define PMC_IMPL_PART_PCX_POWER_GATE_STATUS_0_RESET_VAL                         _MK_MASK_CONST(0x2)
#define PMC_IMPL_PART_PCX_POWER_GATE_STATUS_0_RESET_MASK                        _MK_MASK_CONST(0xf)
#define PMC_IMPL_PART_PCX_POWER_GATE_STATUS_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_PCX_POWER_GATE_STATUS_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_PCX_POWER_GATE_STATUS_0_READ_MASK                         _MK_MASK_CONST(0xf)
#define PMC_IMPL_PART_PCX_POWER_GATE_STATUS_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_PCX_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SHIFT                     _MK_SHIFT_CONST(0)
#define PMC_IMPL_PART_PCX_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_PART_PCX_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SHIFT)
#define PMC_IMPL_PART_PCX_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_RANGE                     0:0
#define PMC_IMPL_PART_PCX_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_WOFFSET                   0x0
#define PMC_IMPL_PART_PCX_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_PCX_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_PCX_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_PCX_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_PCX_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_INIT_ENUM                 OFF
#define PMC_IMPL_PART_PCX_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_OFF                       _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_PCX_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_ON                        _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_PCX_POWER_GATE_STATUS_0_SRAM_SD_STS_SHIFT                 _MK_SHIFT_CONST(1)
#define PMC_IMPL_PART_PCX_POWER_GATE_STATUS_0_SRAM_SD_STS_FIELD                 _MK_FIELD_CONST(0x1, PMC_IMPL_PART_PCX_POWER_GATE_STATUS_0_SRAM_SD_STS_SHIFT)
#define PMC_IMPL_PART_PCX_POWER_GATE_STATUS_0_SRAM_SD_STS_RANGE                 1:1
#define PMC_IMPL_PART_PCX_POWER_GATE_STATUS_0_SRAM_SD_STS_WOFFSET                       0x0
#define PMC_IMPL_PART_PCX_POWER_GATE_STATUS_0_SRAM_SD_STS_DEFAULT                       _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_PCX_POWER_GATE_STATUS_0_SRAM_SD_STS_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_PCX_POWER_GATE_STATUS_0_SRAM_SD_STS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_PCX_POWER_GATE_STATUS_0_SRAM_SD_STS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_PCX_POWER_GATE_STATUS_0_SRAM_SD_STS_INIT_ENUM                     ON
#define PMC_IMPL_PART_PCX_POWER_GATE_STATUS_0_SRAM_SD_STS_OFF                   _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_PCX_POWER_GATE_STATUS_0_SRAM_SD_STS_ON                    _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_PCX_POWER_GATE_STATUS_0_SRAM_SLP_STS_SHIFT                        _MK_SHIFT_CONST(2)
#define PMC_IMPL_PART_PCX_POWER_GATE_STATUS_0_SRAM_SLP_STS_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_PART_PCX_POWER_GATE_STATUS_0_SRAM_SLP_STS_SHIFT)
#define PMC_IMPL_PART_PCX_POWER_GATE_STATUS_0_SRAM_SLP_STS_RANGE                        2:2
#define PMC_IMPL_PART_PCX_POWER_GATE_STATUS_0_SRAM_SLP_STS_WOFFSET                      0x0
#define PMC_IMPL_PART_PCX_POWER_GATE_STATUS_0_SRAM_SLP_STS_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_PCX_POWER_GATE_STATUS_0_SRAM_SLP_STS_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_PCX_POWER_GATE_STATUS_0_SRAM_SLP_STS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_PCX_POWER_GATE_STATUS_0_SRAM_SLP_STS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_PCX_POWER_GATE_STATUS_0_SRAM_SLP_STS_INIT_ENUM                    OFF
#define PMC_IMPL_PART_PCX_POWER_GATE_STATUS_0_SRAM_SLP_STS_OFF                  _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_PCX_POWER_GATE_STATUS_0_SRAM_SLP_STS_ON                   _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_PCX_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SHIFT                       _MK_SHIFT_CONST(3)
#define PMC_IMPL_PART_PCX_POWER_GATE_STATUS_0_SRAM_DSLP_STS_FIELD                       _MK_FIELD_CONST(0x1, PMC_IMPL_PART_PCX_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SHIFT)
#define PMC_IMPL_PART_PCX_POWER_GATE_STATUS_0_SRAM_DSLP_STS_RANGE                       3:3
#define PMC_IMPL_PART_PCX_POWER_GATE_STATUS_0_SRAM_DSLP_STS_WOFFSET                     0x0
#define PMC_IMPL_PART_PCX_POWER_GATE_STATUS_0_SRAM_DSLP_STS_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_PCX_POWER_GATE_STATUS_0_SRAM_DSLP_STS_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_PCX_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_PCX_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_PCX_POWER_GATE_STATUS_0_SRAM_DSLP_STS_INIT_ENUM                   OFF
#define PMC_IMPL_PART_PCX_POWER_GATE_STATUS_0_SRAM_DSLP_STS_OFF                 _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_PCX_POWER_GATE_STATUS_0_SRAM_DSLP_STS_ON                  _MK_ENUM_CONST(1)


// Register PMC_IMPL_PART_PCX_CLAMP_CONTROL_0
#define PMC_IMPL_PART_PCX_CLAMP_CONTROL_0                       _MK_ADDR_CONST(0x27c)
#define PMC_IMPL_PART_PCX_CLAMP_CONTROL_0_SECURE                        0x0
#define PMC_IMPL_PART_PCX_CLAMP_CONTROL_0_SCR                   PG_PCX_SCR_0
#define PMC_IMPL_PART_PCX_CLAMP_CONTROL_0_WORD_COUNT                    0x1
#define PMC_IMPL_PART_PCX_CLAMP_CONTROL_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_PCX_CLAMP_CONTROL_0_RESET_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_PCX_CLAMP_CONTROL_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_PCX_CLAMP_CONTROL_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_PCX_CLAMP_CONTROL_0_READ_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_PCX_CLAMP_CONTROL_0_WRITE_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_PCX_CLAMP_CONTROL_0_CLAMP_SHIFT                   _MK_SHIFT_CONST(0)
#define PMC_IMPL_PART_PCX_CLAMP_CONTROL_0_CLAMP_FIELD                   _MK_FIELD_CONST(0x1, PMC_IMPL_PART_PCX_CLAMP_CONTROL_0_CLAMP_SHIFT)
#define PMC_IMPL_PART_PCX_CLAMP_CONTROL_0_CLAMP_RANGE                   0:0
#define PMC_IMPL_PART_PCX_CLAMP_CONTROL_0_CLAMP_WOFFSET                 0x0
#define PMC_IMPL_PART_PCX_CLAMP_CONTROL_0_CLAMP_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_PCX_CLAMP_CONTROL_0_CLAMP_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_PCX_CLAMP_CONTROL_0_CLAMP_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_PCX_CLAMP_CONTROL_0_CLAMP_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_PCX_CLAMP_CONTROL_0_CLAMP_INIT_ENUM                       OFF
#define PMC_IMPL_PART_PCX_CLAMP_CONTROL_0_CLAMP_OFF                     _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_PCX_CLAMP_CONTROL_0_CLAMP_ON                      _MK_ENUM_CONST(1)


// Register PMC_IMPL_PART_SAX_POWER_GATE_CONTROL_0
#define PMC_IMPL_PART_SAX_POWER_GATE_CONTROL_0                  _MK_ADDR_CONST(0x280)
#define PMC_IMPL_PART_SAX_POWER_GATE_CONTROL_0_SECURE                   0x0
#define PMC_IMPL_PART_SAX_POWER_GATE_CONTROL_0_SCR                      PG_SAX_SCR_0
#define PMC_IMPL_PART_SAX_POWER_GATE_CONTROL_0_WORD_COUNT                       0x1
#define PMC_IMPL_PART_SAX_POWER_GATE_CONTROL_0_RESET_VAL                        _MK_MASK_CONST(0x80000000)
#define PMC_IMPL_PART_SAX_POWER_GATE_CONTROL_0_RESET_MASK                       _MK_MASK_CONST(0x8000010f)
#define PMC_IMPL_PART_SAX_POWER_GATE_CONTROL_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_SAX_POWER_GATE_CONTROL_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_SAX_POWER_GATE_CONTROL_0_READ_MASK                        _MK_MASK_CONST(0x8000010f)
#define PMC_IMPL_PART_SAX_POWER_GATE_CONTROL_0_WRITE_MASK                       _MK_MASK_CONST(0x8000010f)
#define PMC_IMPL_PART_SAX_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SHIFT                        _MK_SHIFT_CONST(0)
#define PMC_IMPL_PART_SAX_POWER_GATE_CONTROL_0_LOGIC_SLEEP_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_PART_SAX_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SHIFT)
#define PMC_IMPL_PART_SAX_POWER_GATE_CONTROL_0_LOGIC_SLEEP_RANGE                        0:0
#define PMC_IMPL_PART_SAX_POWER_GATE_CONTROL_0_LOGIC_SLEEP_WOFFSET                      0x0
#define PMC_IMPL_PART_SAX_POWER_GATE_CONTROL_0_LOGIC_SLEEP_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_SAX_POWER_GATE_CONTROL_0_LOGIC_SLEEP_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_SAX_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_SAX_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_SAX_POWER_GATE_CONTROL_0_LOGIC_SLEEP_INIT_ENUM                    OFF
#define PMC_IMPL_PART_SAX_POWER_GATE_CONTROL_0_LOGIC_SLEEP_OFF                  _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_SAX_POWER_GATE_CONTROL_0_LOGIC_SLEEP_ON                   _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_SAX_POWER_GATE_CONTROL_0_SRAM_SD_SHIFT                    _MK_SHIFT_CONST(1)
#define PMC_IMPL_PART_SAX_POWER_GATE_CONTROL_0_SRAM_SD_FIELD                    _MK_FIELD_CONST(0x1, PMC_IMPL_PART_SAX_POWER_GATE_CONTROL_0_SRAM_SD_SHIFT)
#define PMC_IMPL_PART_SAX_POWER_GATE_CONTROL_0_SRAM_SD_RANGE                    1:1
#define PMC_IMPL_PART_SAX_POWER_GATE_CONTROL_0_SRAM_SD_WOFFSET                  0x0
#define PMC_IMPL_PART_SAX_POWER_GATE_CONTROL_0_SRAM_SD_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_SAX_POWER_GATE_CONTROL_0_SRAM_SD_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_SAX_POWER_GATE_CONTROL_0_SRAM_SD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_SAX_POWER_GATE_CONTROL_0_SRAM_SD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_SAX_POWER_GATE_CONTROL_0_SRAM_SD_INIT_ENUM                        OFF
#define PMC_IMPL_PART_SAX_POWER_GATE_CONTROL_0_SRAM_SD_OFF                      _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_SAX_POWER_GATE_CONTROL_0_SRAM_SD_ON                       _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_SAX_POWER_GATE_CONTROL_0_SRAM_SLP_SHIFT                   _MK_SHIFT_CONST(2)
#define PMC_IMPL_PART_SAX_POWER_GATE_CONTROL_0_SRAM_SLP_FIELD                   _MK_FIELD_CONST(0x1, PMC_IMPL_PART_SAX_POWER_GATE_CONTROL_0_SRAM_SLP_SHIFT)
#define PMC_IMPL_PART_SAX_POWER_GATE_CONTROL_0_SRAM_SLP_RANGE                   2:2
#define PMC_IMPL_PART_SAX_POWER_GATE_CONTROL_0_SRAM_SLP_WOFFSET                 0x0
#define PMC_IMPL_PART_SAX_POWER_GATE_CONTROL_0_SRAM_SLP_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_SAX_POWER_GATE_CONTROL_0_SRAM_SLP_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_SAX_POWER_GATE_CONTROL_0_SRAM_SLP_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_SAX_POWER_GATE_CONTROL_0_SRAM_SLP_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_SAX_POWER_GATE_CONTROL_0_SRAM_SLP_INIT_ENUM                       OFF
#define PMC_IMPL_PART_SAX_POWER_GATE_CONTROL_0_SRAM_SLP_OFF                     _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_SAX_POWER_GATE_CONTROL_0_SRAM_SLP_ON                      _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_SAX_POWER_GATE_CONTROL_0_SRAM_DSLP_SHIFT                  _MK_SHIFT_CONST(3)
#define PMC_IMPL_PART_SAX_POWER_GATE_CONTROL_0_SRAM_DSLP_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_PART_SAX_POWER_GATE_CONTROL_0_SRAM_DSLP_SHIFT)
#define PMC_IMPL_PART_SAX_POWER_GATE_CONTROL_0_SRAM_DSLP_RANGE                  3:3
#define PMC_IMPL_PART_SAX_POWER_GATE_CONTROL_0_SRAM_DSLP_WOFFSET                        0x0
#define PMC_IMPL_PART_SAX_POWER_GATE_CONTROL_0_SRAM_DSLP_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_SAX_POWER_GATE_CONTROL_0_SRAM_DSLP_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_SAX_POWER_GATE_CONTROL_0_SRAM_DSLP_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_SAX_POWER_GATE_CONTROL_0_SRAM_DSLP_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_SAX_POWER_GATE_CONTROL_0_SRAM_DSLP_INIT_ENUM                      OFF
#define PMC_IMPL_PART_SAX_POWER_GATE_CONTROL_0_SRAM_DSLP_OFF                    _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_SAX_POWER_GATE_CONTROL_0_SRAM_DSLP_ON                     _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_SAX_POWER_GATE_CONTROL_0_START_SHIFT                      _MK_SHIFT_CONST(8)
#define PMC_IMPL_PART_SAX_POWER_GATE_CONTROL_0_START_FIELD                      _MK_FIELD_CONST(0x1, PMC_IMPL_PART_SAX_POWER_GATE_CONTROL_0_START_SHIFT)
#define PMC_IMPL_PART_SAX_POWER_GATE_CONTROL_0_START_RANGE                      8:8
#define PMC_IMPL_PART_SAX_POWER_GATE_CONTROL_0_START_WOFFSET                    0x0
#define PMC_IMPL_PART_SAX_POWER_GATE_CONTROL_0_START_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_SAX_POWER_GATE_CONTROL_0_START_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_SAX_POWER_GATE_CONTROL_0_START_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_SAX_POWER_GATE_CONTROL_0_START_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_SAX_POWER_GATE_CONTROL_0_START_INIT_ENUM                  DONE
#define PMC_IMPL_PART_SAX_POWER_GATE_CONTROL_0_START_DONE                       _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_SAX_POWER_GATE_CONTROL_0_START_PENDING                    _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_SAX_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SHIFT                        _MK_SHIFT_CONST(31)
#define PMC_IMPL_PART_SAX_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_PART_SAX_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SHIFT)
#define PMC_IMPL_PART_SAX_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_RANGE                        31:31
#define PMC_IMPL_PART_SAX_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_WOFFSET                      0x0
#define PMC_IMPL_PART_SAX_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_DEFAULT                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_SAX_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_SAX_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_SAX_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_SAX_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_INIT_ENUM                    ENABLE
#define PMC_IMPL_PART_SAX_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_DISABLE                      _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_SAX_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_ENABLE                       _MK_ENUM_CONST(1)


// Register PMC_IMPL_PART_SAX_POWER_GATE_STATUS_0
#define PMC_IMPL_PART_SAX_POWER_GATE_STATUS_0                   _MK_ADDR_CONST(0x284)
#define PMC_IMPL_PART_SAX_POWER_GATE_STATUS_0_SECURE                    0x0
#define PMC_IMPL_PART_SAX_POWER_GATE_STATUS_0_SCR                       PG_SAX_SCR_0
#define PMC_IMPL_PART_SAX_POWER_GATE_STATUS_0_WORD_COUNT                        0x1
#define PMC_IMPL_PART_SAX_POWER_GATE_STATUS_0_RESET_VAL                         _MK_MASK_CONST(0x2)
#define PMC_IMPL_PART_SAX_POWER_GATE_STATUS_0_RESET_MASK                        _MK_MASK_CONST(0xf)
#define PMC_IMPL_PART_SAX_POWER_GATE_STATUS_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_SAX_POWER_GATE_STATUS_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_SAX_POWER_GATE_STATUS_0_READ_MASK                         _MK_MASK_CONST(0xf)
#define PMC_IMPL_PART_SAX_POWER_GATE_STATUS_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_SAX_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SHIFT                     _MK_SHIFT_CONST(0)
#define PMC_IMPL_PART_SAX_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_PART_SAX_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SHIFT)
#define PMC_IMPL_PART_SAX_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_RANGE                     0:0
#define PMC_IMPL_PART_SAX_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_WOFFSET                   0x0
#define PMC_IMPL_PART_SAX_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_SAX_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_SAX_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_SAX_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_SAX_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_INIT_ENUM                 OFF
#define PMC_IMPL_PART_SAX_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_OFF                       _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_SAX_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_ON                        _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_SAX_POWER_GATE_STATUS_0_SRAM_SD_STS_SHIFT                 _MK_SHIFT_CONST(1)
#define PMC_IMPL_PART_SAX_POWER_GATE_STATUS_0_SRAM_SD_STS_FIELD                 _MK_FIELD_CONST(0x1, PMC_IMPL_PART_SAX_POWER_GATE_STATUS_0_SRAM_SD_STS_SHIFT)
#define PMC_IMPL_PART_SAX_POWER_GATE_STATUS_0_SRAM_SD_STS_RANGE                 1:1
#define PMC_IMPL_PART_SAX_POWER_GATE_STATUS_0_SRAM_SD_STS_WOFFSET                       0x0
#define PMC_IMPL_PART_SAX_POWER_GATE_STATUS_0_SRAM_SD_STS_DEFAULT                       _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_SAX_POWER_GATE_STATUS_0_SRAM_SD_STS_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_SAX_POWER_GATE_STATUS_0_SRAM_SD_STS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_SAX_POWER_GATE_STATUS_0_SRAM_SD_STS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_SAX_POWER_GATE_STATUS_0_SRAM_SD_STS_INIT_ENUM                     ON
#define PMC_IMPL_PART_SAX_POWER_GATE_STATUS_0_SRAM_SD_STS_OFF                   _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_SAX_POWER_GATE_STATUS_0_SRAM_SD_STS_ON                    _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_SAX_POWER_GATE_STATUS_0_SRAM_SLP_STS_SHIFT                        _MK_SHIFT_CONST(2)
#define PMC_IMPL_PART_SAX_POWER_GATE_STATUS_0_SRAM_SLP_STS_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_PART_SAX_POWER_GATE_STATUS_0_SRAM_SLP_STS_SHIFT)
#define PMC_IMPL_PART_SAX_POWER_GATE_STATUS_0_SRAM_SLP_STS_RANGE                        2:2
#define PMC_IMPL_PART_SAX_POWER_GATE_STATUS_0_SRAM_SLP_STS_WOFFSET                      0x0
#define PMC_IMPL_PART_SAX_POWER_GATE_STATUS_0_SRAM_SLP_STS_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_SAX_POWER_GATE_STATUS_0_SRAM_SLP_STS_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_SAX_POWER_GATE_STATUS_0_SRAM_SLP_STS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_SAX_POWER_GATE_STATUS_0_SRAM_SLP_STS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_SAX_POWER_GATE_STATUS_0_SRAM_SLP_STS_INIT_ENUM                    OFF
#define PMC_IMPL_PART_SAX_POWER_GATE_STATUS_0_SRAM_SLP_STS_OFF                  _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_SAX_POWER_GATE_STATUS_0_SRAM_SLP_STS_ON                   _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_SAX_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SHIFT                       _MK_SHIFT_CONST(3)
#define PMC_IMPL_PART_SAX_POWER_GATE_STATUS_0_SRAM_DSLP_STS_FIELD                       _MK_FIELD_CONST(0x1, PMC_IMPL_PART_SAX_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SHIFT)
#define PMC_IMPL_PART_SAX_POWER_GATE_STATUS_0_SRAM_DSLP_STS_RANGE                       3:3
#define PMC_IMPL_PART_SAX_POWER_GATE_STATUS_0_SRAM_DSLP_STS_WOFFSET                     0x0
#define PMC_IMPL_PART_SAX_POWER_GATE_STATUS_0_SRAM_DSLP_STS_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_SAX_POWER_GATE_STATUS_0_SRAM_DSLP_STS_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_SAX_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_SAX_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_SAX_POWER_GATE_STATUS_0_SRAM_DSLP_STS_INIT_ENUM                   OFF
#define PMC_IMPL_PART_SAX_POWER_GATE_STATUS_0_SRAM_DSLP_STS_OFF                 _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_SAX_POWER_GATE_STATUS_0_SRAM_DSLP_STS_ON                  _MK_ENUM_CONST(1)


// Register PMC_IMPL_PART_SAX_CLAMP_CONTROL_0
#define PMC_IMPL_PART_SAX_CLAMP_CONTROL_0                       _MK_ADDR_CONST(0x288)
#define PMC_IMPL_PART_SAX_CLAMP_CONTROL_0_SECURE                        0x0
#define PMC_IMPL_PART_SAX_CLAMP_CONTROL_0_SCR                   PG_SAX_SCR_0
#define PMC_IMPL_PART_SAX_CLAMP_CONTROL_0_WORD_COUNT                    0x1
#define PMC_IMPL_PART_SAX_CLAMP_CONTROL_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_SAX_CLAMP_CONTROL_0_RESET_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_SAX_CLAMP_CONTROL_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_SAX_CLAMP_CONTROL_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_SAX_CLAMP_CONTROL_0_READ_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_SAX_CLAMP_CONTROL_0_WRITE_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_SAX_CLAMP_CONTROL_0_CLAMP_SHIFT                   _MK_SHIFT_CONST(0)
#define PMC_IMPL_PART_SAX_CLAMP_CONTROL_0_CLAMP_FIELD                   _MK_FIELD_CONST(0x1, PMC_IMPL_PART_SAX_CLAMP_CONTROL_0_CLAMP_SHIFT)
#define PMC_IMPL_PART_SAX_CLAMP_CONTROL_0_CLAMP_RANGE                   0:0
#define PMC_IMPL_PART_SAX_CLAMP_CONTROL_0_CLAMP_WOFFSET                 0x0
#define PMC_IMPL_PART_SAX_CLAMP_CONTROL_0_CLAMP_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_SAX_CLAMP_CONTROL_0_CLAMP_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_SAX_CLAMP_CONTROL_0_CLAMP_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_SAX_CLAMP_CONTROL_0_CLAMP_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_SAX_CLAMP_CONTROL_0_CLAMP_INIT_ENUM                       OFF
#define PMC_IMPL_PART_SAX_CLAMP_CONTROL_0_CLAMP_OFF                     _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_SAX_CLAMP_CONTROL_0_CLAMP_ON                      _MK_ENUM_CONST(1)


// Register PMC_IMPL_PART_VE_POWER_GATE_CONTROL_0
#define PMC_IMPL_PART_VE_POWER_GATE_CONTROL_0                   _MK_ADDR_CONST(0x28c)
#define PMC_IMPL_PART_VE_POWER_GATE_CONTROL_0_SECURE                    0x0
#define PMC_IMPL_PART_VE_POWER_GATE_CONTROL_0_SCR                       PG_VE_SCR_0
#define PMC_IMPL_PART_VE_POWER_GATE_CONTROL_0_WORD_COUNT                        0x1
#define PMC_IMPL_PART_VE_POWER_GATE_CONTROL_0_RESET_VAL                         _MK_MASK_CONST(0x80000000)
#define PMC_IMPL_PART_VE_POWER_GATE_CONTROL_0_RESET_MASK                        _MK_MASK_CONST(0x8000010f)
#define PMC_IMPL_PART_VE_POWER_GATE_CONTROL_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_VE_POWER_GATE_CONTROL_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_VE_POWER_GATE_CONTROL_0_READ_MASK                         _MK_MASK_CONST(0x8000010f)
#define PMC_IMPL_PART_VE_POWER_GATE_CONTROL_0_WRITE_MASK                        _MK_MASK_CONST(0x8000010f)
#define PMC_IMPL_PART_VE_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SHIFT                 _MK_SHIFT_CONST(0)
#define PMC_IMPL_PART_VE_POWER_GATE_CONTROL_0_LOGIC_SLEEP_FIELD                 _MK_FIELD_CONST(0x1, PMC_IMPL_PART_VE_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SHIFT)
#define PMC_IMPL_PART_VE_POWER_GATE_CONTROL_0_LOGIC_SLEEP_RANGE                 0:0
#define PMC_IMPL_PART_VE_POWER_GATE_CONTROL_0_LOGIC_SLEEP_WOFFSET                       0x0
#define PMC_IMPL_PART_VE_POWER_GATE_CONTROL_0_LOGIC_SLEEP_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_VE_POWER_GATE_CONTROL_0_LOGIC_SLEEP_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_VE_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_VE_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_VE_POWER_GATE_CONTROL_0_LOGIC_SLEEP_INIT_ENUM                     OFF
#define PMC_IMPL_PART_VE_POWER_GATE_CONTROL_0_LOGIC_SLEEP_OFF                   _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_VE_POWER_GATE_CONTROL_0_LOGIC_SLEEP_ON                    _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_VE_POWER_GATE_CONTROL_0_SRAM_SD_SHIFT                     _MK_SHIFT_CONST(1)
#define PMC_IMPL_PART_VE_POWER_GATE_CONTROL_0_SRAM_SD_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_PART_VE_POWER_GATE_CONTROL_0_SRAM_SD_SHIFT)
#define PMC_IMPL_PART_VE_POWER_GATE_CONTROL_0_SRAM_SD_RANGE                     1:1
#define PMC_IMPL_PART_VE_POWER_GATE_CONTROL_0_SRAM_SD_WOFFSET                   0x0
#define PMC_IMPL_PART_VE_POWER_GATE_CONTROL_0_SRAM_SD_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_VE_POWER_GATE_CONTROL_0_SRAM_SD_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_VE_POWER_GATE_CONTROL_0_SRAM_SD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_VE_POWER_GATE_CONTROL_0_SRAM_SD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_VE_POWER_GATE_CONTROL_0_SRAM_SD_INIT_ENUM                 OFF
#define PMC_IMPL_PART_VE_POWER_GATE_CONTROL_0_SRAM_SD_OFF                       _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_VE_POWER_GATE_CONTROL_0_SRAM_SD_ON                        _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_VE_POWER_GATE_CONTROL_0_SRAM_SLP_SHIFT                    _MK_SHIFT_CONST(2)
#define PMC_IMPL_PART_VE_POWER_GATE_CONTROL_0_SRAM_SLP_FIELD                    _MK_FIELD_CONST(0x1, PMC_IMPL_PART_VE_POWER_GATE_CONTROL_0_SRAM_SLP_SHIFT)
#define PMC_IMPL_PART_VE_POWER_GATE_CONTROL_0_SRAM_SLP_RANGE                    2:2
#define PMC_IMPL_PART_VE_POWER_GATE_CONTROL_0_SRAM_SLP_WOFFSET                  0x0
#define PMC_IMPL_PART_VE_POWER_GATE_CONTROL_0_SRAM_SLP_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_VE_POWER_GATE_CONTROL_0_SRAM_SLP_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_VE_POWER_GATE_CONTROL_0_SRAM_SLP_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_VE_POWER_GATE_CONTROL_0_SRAM_SLP_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_VE_POWER_GATE_CONTROL_0_SRAM_SLP_INIT_ENUM                        OFF
#define PMC_IMPL_PART_VE_POWER_GATE_CONTROL_0_SRAM_SLP_OFF                      _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_VE_POWER_GATE_CONTROL_0_SRAM_SLP_ON                       _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_VE_POWER_GATE_CONTROL_0_SRAM_DSLP_SHIFT                   _MK_SHIFT_CONST(3)
#define PMC_IMPL_PART_VE_POWER_GATE_CONTROL_0_SRAM_DSLP_FIELD                   _MK_FIELD_CONST(0x1, PMC_IMPL_PART_VE_POWER_GATE_CONTROL_0_SRAM_DSLP_SHIFT)
#define PMC_IMPL_PART_VE_POWER_GATE_CONTROL_0_SRAM_DSLP_RANGE                   3:3
#define PMC_IMPL_PART_VE_POWER_GATE_CONTROL_0_SRAM_DSLP_WOFFSET                 0x0
#define PMC_IMPL_PART_VE_POWER_GATE_CONTROL_0_SRAM_DSLP_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_VE_POWER_GATE_CONTROL_0_SRAM_DSLP_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_VE_POWER_GATE_CONTROL_0_SRAM_DSLP_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_VE_POWER_GATE_CONTROL_0_SRAM_DSLP_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_VE_POWER_GATE_CONTROL_0_SRAM_DSLP_INIT_ENUM                       OFF
#define PMC_IMPL_PART_VE_POWER_GATE_CONTROL_0_SRAM_DSLP_OFF                     _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_VE_POWER_GATE_CONTROL_0_SRAM_DSLP_ON                      _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_VE_POWER_GATE_CONTROL_0_START_SHIFT                       _MK_SHIFT_CONST(8)
#define PMC_IMPL_PART_VE_POWER_GATE_CONTROL_0_START_FIELD                       _MK_FIELD_CONST(0x1, PMC_IMPL_PART_VE_POWER_GATE_CONTROL_0_START_SHIFT)
#define PMC_IMPL_PART_VE_POWER_GATE_CONTROL_0_START_RANGE                       8:8
#define PMC_IMPL_PART_VE_POWER_GATE_CONTROL_0_START_WOFFSET                     0x0
#define PMC_IMPL_PART_VE_POWER_GATE_CONTROL_0_START_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_VE_POWER_GATE_CONTROL_0_START_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_VE_POWER_GATE_CONTROL_0_START_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_VE_POWER_GATE_CONTROL_0_START_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_VE_POWER_GATE_CONTROL_0_START_INIT_ENUM                   DONE
#define PMC_IMPL_PART_VE_POWER_GATE_CONTROL_0_START_DONE                        _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_VE_POWER_GATE_CONTROL_0_START_PENDING                     _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_VE_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SHIFT                 _MK_SHIFT_CONST(31)
#define PMC_IMPL_PART_VE_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_FIELD                 _MK_FIELD_CONST(0x1, PMC_IMPL_PART_VE_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SHIFT)
#define PMC_IMPL_PART_VE_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_RANGE                 31:31
#define PMC_IMPL_PART_VE_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_WOFFSET                       0x0
#define PMC_IMPL_PART_VE_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_DEFAULT                       _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_VE_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_VE_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_VE_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_VE_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_INIT_ENUM                     ENABLE
#define PMC_IMPL_PART_VE_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_DISABLE                       _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_VE_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_ENABLE                        _MK_ENUM_CONST(1)


// Register PMC_IMPL_PART_VE_POWER_GATE_STATUS_0
#define PMC_IMPL_PART_VE_POWER_GATE_STATUS_0                    _MK_ADDR_CONST(0x290)
#define PMC_IMPL_PART_VE_POWER_GATE_STATUS_0_SECURE                     0x0
#define PMC_IMPL_PART_VE_POWER_GATE_STATUS_0_SCR                        PG_VE_SCR_0
#define PMC_IMPL_PART_VE_POWER_GATE_STATUS_0_WORD_COUNT                         0x1
#define PMC_IMPL_PART_VE_POWER_GATE_STATUS_0_RESET_VAL                  _MK_MASK_CONST(0x2)
#define PMC_IMPL_PART_VE_POWER_GATE_STATUS_0_RESET_MASK                         _MK_MASK_CONST(0xf)
#define PMC_IMPL_PART_VE_POWER_GATE_STATUS_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_VE_POWER_GATE_STATUS_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_VE_POWER_GATE_STATUS_0_READ_MASK                  _MK_MASK_CONST(0xf)
#define PMC_IMPL_PART_VE_POWER_GATE_STATUS_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_VE_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SHIFT                      _MK_SHIFT_CONST(0)
#define PMC_IMPL_PART_VE_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_FIELD                      _MK_FIELD_CONST(0x1, PMC_IMPL_PART_VE_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SHIFT)
#define PMC_IMPL_PART_VE_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_RANGE                      0:0
#define PMC_IMPL_PART_VE_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_WOFFSET                    0x0
#define PMC_IMPL_PART_VE_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_VE_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_VE_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_VE_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_VE_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_INIT_ENUM                  OFF
#define PMC_IMPL_PART_VE_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_OFF                        _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_VE_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_ON                 _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_VE_POWER_GATE_STATUS_0_SRAM_SD_STS_SHIFT                  _MK_SHIFT_CONST(1)
#define PMC_IMPL_PART_VE_POWER_GATE_STATUS_0_SRAM_SD_STS_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_PART_VE_POWER_GATE_STATUS_0_SRAM_SD_STS_SHIFT)
#define PMC_IMPL_PART_VE_POWER_GATE_STATUS_0_SRAM_SD_STS_RANGE                  1:1
#define PMC_IMPL_PART_VE_POWER_GATE_STATUS_0_SRAM_SD_STS_WOFFSET                        0x0
#define PMC_IMPL_PART_VE_POWER_GATE_STATUS_0_SRAM_SD_STS_DEFAULT                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_VE_POWER_GATE_STATUS_0_SRAM_SD_STS_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_VE_POWER_GATE_STATUS_0_SRAM_SD_STS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_VE_POWER_GATE_STATUS_0_SRAM_SD_STS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_VE_POWER_GATE_STATUS_0_SRAM_SD_STS_INIT_ENUM                      ON
#define PMC_IMPL_PART_VE_POWER_GATE_STATUS_0_SRAM_SD_STS_OFF                    _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_VE_POWER_GATE_STATUS_0_SRAM_SD_STS_ON                     _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_VE_POWER_GATE_STATUS_0_SRAM_SLP_STS_SHIFT                 _MK_SHIFT_CONST(2)
#define PMC_IMPL_PART_VE_POWER_GATE_STATUS_0_SRAM_SLP_STS_FIELD                 _MK_FIELD_CONST(0x1, PMC_IMPL_PART_VE_POWER_GATE_STATUS_0_SRAM_SLP_STS_SHIFT)
#define PMC_IMPL_PART_VE_POWER_GATE_STATUS_0_SRAM_SLP_STS_RANGE                 2:2
#define PMC_IMPL_PART_VE_POWER_GATE_STATUS_0_SRAM_SLP_STS_WOFFSET                       0x0
#define PMC_IMPL_PART_VE_POWER_GATE_STATUS_0_SRAM_SLP_STS_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_VE_POWER_GATE_STATUS_0_SRAM_SLP_STS_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_VE_POWER_GATE_STATUS_0_SRAM_SLP_STS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_VE_POWER_GATE_STATUS_0_SRAM_SLP_STS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_VE_POWER_GATE_STATUS_0_SRAM_SLP_STS_INIT_ENUM                     OFF
#define PMC_IMPL_PART_VE_POWER_GATE_STATUS_0_SRAM_SLP_STS_OFF                   _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_VE_POWER_GATE_STATUS_0_SRAM_SLP_STS_ON                    _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_VE_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SHIFT                        _MK_SHIFT_CONST(3)
#define PMC_IMPL_PART_VE_POWER_GATE_STATUS_0_SRAM_DSLP_STS_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_PART_VE_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SHIFT)
#define PMC_IMPL_PART_VE_POWER_GATE_STATUS_0_SRAM_DSLP_STS_RANGE                        3:3
#define PMC_IMPL_PART_VE_POWER_GATE_STATUS_0_SRAM_DSLP_STS_WOFFSET                      0x0
#define PMC_IMPL_PART_VE_POWER_GATE_STATUS_0_SRAM_DSLP_STS_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_VE_POWER_GATE_STATUS_0_SRAM_DSLP_STS_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_VE_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_VE_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_VE_POWER_GATE_STATUS_0_SRAM_DSLP_STS_INIT_ENUM                    OFF
#define PMC_IMPL_PART_VE_POWER_GATE_STATUS_0_SRAM_DSLP_STS_OFF                  _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_VE_POWER_GATE_STATUS_0_SRAM_DSLP_STS_ON                   _MK_ENUM_CONST(1)


// Register PMC_IMPL_PART_VE_CLAMP_CONTROL_0
#define PMC_IMPL_PART_VE_CLAMP_CONTROL_0                        _MK_ADDR_CONST(0x294)
#define PMC_IMPL_PART_VE_CLAMP_CONTROL_0_SECURE                         0x0
#define PMC_IMPL_PART_VE_CLAMP_CONTROL_0_SCR                    PG_VE_SCR_0
#define PMC_IMPL_PART_VE_CLAMP_CONTROL_0_WORD_COUNT                     0x1
#define PMC_IMPL_PART_VE_CLAMP_CONTROL_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_VE_CLAMP_CONTROL_0_RESET_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_VE_CLAMP_CONTROL_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_VE_CLAMP_CONTROL_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_VE_CLAMP_CONTROL_0_READ_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_VE_CLAMP_CONTROL_0_WRITE_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_VE_CLAMP_CONTROL_0_CLAMP_SHIFT                    _MK_SHIFT_CONST(0)
#define PMC_IMPL_PART_VE_CLAMP_CONTROL_0_CLAMP_FIELD                    _MK_FIELD_CONST(0x1, PMC_IMPL_PART_VE_CLAMP_CONTROL_0_CLAMP_SHIFT)
#define PMC_IMPL_PART_VE_CLAMP_CONTROL_0_CLAMP_RANGE                    0:0
#define PMC_IMPL_PART_VE_CLAMP_CONTROL_0_CLAMP_WOFFSET                  0x0
#define PMC_IMPL_PART_VE_CLAMP_CONTROL_0_CLAMP_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_VE_CLAMP_CONTROL_0_CLAMP_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_VE_CLAMP_CONTROL_0_CLAMP_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_VE_CLAMP_CONTROL_0_CLAMP_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_VE_CLAMP_CONTROL_0_CLAMP_INIT_ENUM                        OFF
#define PMC_IMPL_PART_VE_CLAMP_CONTROL_0_CLAMP_OFF                      _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_VE_CLAMP_CONTROL_0_CLAMP_ON                       _MK_ENUM_CONST(1)


// Register PMC_IMPL_PART_VIC_POWER_GATE_CONTROL_0
#define PMC_IMPL_PART_VIC_POWER_GATE_CONTROL_0                  _MK_ADDR_CONST(0x298)
#define PMC_IMPL_PART_VIC_POWER_GATE_CONTROL_0_SECURE                   0x0
#define PMC_IMPL_PART_VIC_POWER_GATE_CONTROL_0_SCR                      PG_VIC_SCR_0
#define PMC_IMPL_PART_VIC_POWER_GATE_CONTROL_0_WORD_COUNT                       0x1
#define PMC_IMPL_PART_VIC_POWER_GATE_CONTROL_0_RESET_VAL                        _MK_MASK_CONST(0x80000000)
#define PMC_IMPL_PART_VIC_POWER_GATE_CONTROL_0_RESET_MASK                       _MK_MASK_CONST(0x8000010f)
#define PMC_IMPL_PART_VIC_POWER_GATE_CONTROL_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_VIC_POWER_GATE_CONTROL_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_VIC_POWER_GATE_CONTROL_0_READ_MASK                        _MK_MASK_CONST(0x8000010f)
#define PMC_IMPL_PART_VIC_POWER_GATE_CONTROL_0_WRITE_MASK                       _MK_MASK_CONST(0x8000010f)
#define PMC_IMPL_PART_VIC_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SHIFT                        _MK_SHIFT_CONST(0)
#define PMC_IMPL_PART_VIC_POWER_GATE_CONTROL_0_LOGIC_SLEEP_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_PART_VIC_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SHIFT)
#define PMC_IMPL_PART_VIC_POWER_GATE_CONTROL_0_LOGIC_SLEEP_RANGE                        0:0
#define PMC_IMPL_PART_VIC_POWER_GATE_CONTROL_0_LOGIC_SLEEP_WOFFSET                      0x0
#define PMC_IMPL_PART_VIC_POWER_GATE_CONTROL_0_LOGIC_SLEEP_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_VIC_POWER_GATE_CONTROL_0_LOGIC_SLEEP_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_VIC_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_VIC_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_VIC_POWER_GATE_CONTROL_0_LOGIC_SLEEP_INIT_ENUM                    OFF
#define PMC_IMPL_PART_VIC_POWER_GATE_CONTROL_0_LOGIC_SLEEP_OFF                  _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_VIC_POWER_GATE_CONTROL_0_LOGIC_SLEEP_ON                   _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_VIC_POWER_GATE_CONTROL_0_SRAM_SD_SHIFT                    _MK_SHIFT_CONST(1)
#define PMC_IMPL_PART_VIC_POWER_GATE_CONTROL_0_SRAM_SD_FIELD                    _MK_FIELD_CONST(0x1, PMC_IMPL_PART_VIC_POWER_GATE_CONTROL_0_SRAM_SD_SHIFT)
#define PMC_IMPL_PART_VIC_POWER_GATE_CONTROL_0_SRAM_SD_RANGE                    1:1
#define PMC_IMPL_PART_VIC_POWER_GATE_CONTROL_0_SRAM_SD_WOFFSET                  0x0
#define PMC_IMPL_PART_VIC_POWER_GATE_CONTROL_0_SRAM_SD_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_VIC_POWER_GATE_CONTROL_0_SRAM_SD_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_VIC_POWER_GATE_CONTROL_0_SRAM_SD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_VIC_POWER_GATE_CONTROL_0_SRAM_SD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_VIC_POWER_GATE_CONTROL_0_SRAM_SD_INIT_ENUM                        OFF
#define PMC_IMPL_PART_VIC_POWER_GATE_CONTROL_0_SRAM_SD_OFF                      _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_VIC_POWER_GATE_CONTROL_0_SRAM_SD_ON                       _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_VIC_POWER_GATE_CONTROL_0_SRAM_SLP_SHIFT                   _MK_SHIFT_CONST(2)
#define PMC_IMPL_PART_VIC_POWER_GATE_CONTROL_0_SRAM_SLP_FIELD                   _MK_FIELD_CONST(0x1, PMC_IMPL_PART_VIC_POWER_GATE_CONTROL_0_SRAM_SLP_SHIFT)
#define PMC_IMPL_PART_VIC_POWER_GATE_CONTROL_0_SRAM_SLP_RANGE                   2:2
#define PMC_IMPL_PART_VIC_POWER_GATE_CONTROL_0_SRAM_SLP_WOFFSET                 0x0
#define PMC_IMPL_PART_VIC_POWER_GATE_CONTROL_0_SRAM_SLP_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_VIC_POWER_GATE_CONTROL_0_SRAM_SLP_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_VIC_POWER_GATE_CONTROL_0_SRAM_SLP_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_VIC_POWER_GATE_CONTROL_0_SRAM_SLP_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_VIC_POWER_GATE_CONTROL_0_SRAM_SLP_INIT_ENUM                       OFF
#define PMC_IMPL_PART_VIC_POWER_GATE_CONTROL_0_SRAM_SLP_OFF                     _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_VIC_POWER_GATE_CONTROL_0_SRAM_SLP_ON                      _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_VIC_POWER_GATE_CONTROL_0_SRAM_DSLP_SHIFT                  _MK_SHIFT_CONST(3)
#define PMC_IMPL_PART_VIC_POWER_GATE_CONTROL_0_SRAM_DSLP_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_PART_VIC_POWER_GATE_CONTROL_0_SRAM_DSLP_SHIFT)
#define PMC_IMPL_PART_VIC_POWER_GATE_CONTROL_0_SRAM_DSLP_RANGE                  3:3
#define PMC_IMPL_PART_VIC_POWER_GATE_CONTROL_0_SRAM_DSLP_WOFFSET                        0x0
#define PMC_IMPL_PART_VIC_POWER_GATE_CONTROL_0_SRAM_DSLP_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_VIC_POWER_GATE_CONTROL_0_SRAM_DSLP_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_VIC_POWER_GATE_CONTROL_0_SRAM_DSLP_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_VIC_POWER_GATE_CONTROL_0_SRAM_DSLP_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_VIC_POWER_GATE_CONTROL_0_SRAM_DSLP_INIT_ENUM                      OFF
#define PMC_IMPL_PART_VIC_POWER_GATE_CONTROL_0_SRAM_DSLP_OFF                    _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_VIC_POWER_GATE_CONTROL_0_SRAM_DSLP_ON                     _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_VIC_POWER_GATE_CONTROL_0_START_SHIFT                      _MK_SHIFT_CONST(8)
#define PMC_IMPL_PART_VIC_POWER_GATE_CONTROL_0_START_FIELD                      _MK_FIELD_CONST(0x1, PMC_IMPL_PART_VIC_POWER_GATE_CONTROL_0_START_SHIFT)
#define PMC_IMPL_PART_VIC_POWER_GATE_CONTROL_0_START_RANGE                      8:8
#define PMC_IMPL_PART_VIC_POWER_GATE_CONTROL_0_START_WOFFSET                    0x0
#define PMC_IMPL_PART_VIC_POWER_GATE_CONTROL_0_START_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_VIC_POWER_GATE_CONTROL_0_START_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_VIC_POWER_GATE_CONTROL_0_START_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_VIC_POWER_GATE_CONTROL_0_START_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_VIC_POWER_GATE_CONTROL_0_START_INIT_ENUM                  DONE
#define PMC_IMPL_PART_VIC_POWER_GATE_CONTROL_0_START_DONE                       _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_VIC_POWER_GATE_CONTROL_0_START_PENDING                    _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_VIC_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SHIFT                        _MK_SHIFT_CONST(31)
#define PMC_IMPL_PART_VIC_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_PART_VIC_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SHIFT)
#define PMC_IMPL_PART_VIC_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_RANGE                        31:31
#define PMC_IMPL_PART_VIC_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_WOFFSET                      0x0
#define PMC_IMPL_PART_VIC_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_DEFAULT                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_VIC_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_VIC_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_VIC_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_VIC_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_INIT_ENUM                    ENABLE
#define PMC_IMPL_PART_VIC_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_DISABLE                      _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_VIC_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_ENABLE                       _MK_ENUM_CONST(1)


// Register PMC_IMPL_PART_VIC_POWER_GATE_STATUS_0
#define PMC_IMPL_PART_VIC_POWER_GATE_STATUS_0                   _MK_ADDR_CONST(0x29c)
#define PMC_IMPL_PART_VIC_POWER_GATE_STATUS_0_SECURE                    0x0
#define PMC_IMPL_PART_VIC_POWER_GATE_STATUS_0_SCR                       PG_VIC_SCR_0
#define PMC_IMPL_PART_VIC_POWER_GATE_STATUS_0_WORD_COUNT                        0x1
#define PMC_IMPL_PART_VIC_POWER_GATE_STATUS_0_RESET_VAL                         _MK_MASK_CONST(0x2)
#define PMC_IMPL_PART_VIC_POWER_GATE_STATUS_0_RESET_MASK                        _MK_MASK_CONST(0xf)
#define PMC_IMPL_PART_VIC_POWER_GATE_STATUS_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_VIC_POWER_GATE_STATUS_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_VIC_POWER_GATE_STATUS_0_READ_MASK                         _MK_MASK_CONST(0xf)
#define PMC_IMPL_PART_VIC_POWER_GATE_STATUS_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_VIC_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SHIFT                     _MK_SHIFT_CONST(0)
#define PMC_IMPL_PART_VIC_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_PART_VIC_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SHIFT)
#define PMC_IMPL_PART_VIC_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_RANGE                     0:0
#define PMC_IMPL_PART_VIC_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_WOFFSET                   0x0
#define PMC_IMPL_PART_VIC_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_VIC_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_VIC_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_VIC_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_VIC_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_INIT_ENUM                 OFF
#define PMC_IMPL_PART_VIC_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_OFF                       _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_VIC_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_ON                        _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_VIC_POWER_GATE_STATUS_0_SRAM_SD_STS_SHIFT                 _MK_SHIFT_CONST(1)
#define PMC_IMPL_PART_VIC_POWER_GATE_STATUS_0_SRAM_SD_STS_FIELD                 _MK_FIELD_CONST(0x1, PMC_IMPL_PART_VIC_POWER_GATE_STATUS_0_SRAM_SD_STS_SHIFT)
#define PMC_IMPL_PART_VIC_POWER_GATE_STATUS_0_SRAM_SD_STS_RANGE                 1:1
#define PMC_IMPL_PART_VIC_POWER_GATE_STATUS_0_SRAM_SD_STS_WOFFSET                       0x0
#define PMC_IMPL_PART_VIC_POWER_GATE_STATUS_0_SRAM_SD_STS_DEFAULT                       _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_VIC_POWER_GATE_STATUS_0_SRAM_SD_STS_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_VIC_POWER_GATE_STATUS_0_SRAM_SD_STS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_VIC_POWER_GATE_STATUS_0_SRAM_SD_STS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_VIC_POWER_GATE_STATUS_0_SRAM_SD_STS_INIT_ENUM                     ON
#define PMC_IMPL_PART_VIC_POWER_GATE_STATUS_0_SRAM_SD_STS_OFF                   _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_VIC_POWER_GATE_STATUS_0_SRAM_SD_STS_ON                    _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_VIC_POWER_GATE_STATUS_0_SRAM_SLP_STS_SHIFT                        _MK_SHIFT_CONST(2)
#define PMC_IMPL_PART_VIC_POWER_GATE_STATUS_0_SRAM_SLP_STS_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_PART_VIC_POWER_GATE_STATUS_0_SRAM_SLP_STS_SHIFT)
#define PMC_IMPL_PART_VIC_POWER_GATE_STATUS_0_SRAM_SLP_STS_RANGE                        2:2
#define PMC_IMPL_PART_VIC_POWER_GATE_STATUS_0_SRAM_SLP_STS_WOFFSET                      0x0
#define PMC_IMPL_PART_VIC_POWER_GATE_STATUS_0_SRAM_SLP_STS_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_VIC_POWER_GATE_STATUS_0_SRAM_SLP_STS_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_VIC_POWER_GATE_STATUS_0_SRAM_SLP_STS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_VIC_POWER_GATE_STATUS_0_SRAM_SLP_STS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_VIC_POWER_GATE_STATUS_0_SRAM_SLP_STS_INIT_ENUM                    OFF
#define PMC_IMPL_PART_VIC_POWER_GATE_STATUS_0_SRAM_SLP_STS_OFF                  _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_VIC_POWER_GATE_STATUS_0_SRAM_SLP_STS_ON                   _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_VIC_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SHIFT                       _MK_SHIFT_CONST(3)
#define PMC_IMPL_PART_VIC_POWER_GATE_STATUS_0_SRAM_DSLP_STS_FIELD                       _MK_FIELD_CONST(0x1, PMC_IMPL_PART_VIC_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SHIFT)
#define PMC_IMPL_PART_VIC_POWER_GATE_STATUS_0_SRAM_DSLP_STS_RANGE                       3:3
#define PMC_IMPL_PART_VIC_POWER_GATE_STATUS_0_SRAM_DSLP_STS_WOFFSET                     0x0
#define PMC_IMPL_PART_VIC_POWER_GATE_STATUS_0_SRAM_DSLP_STS_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_VIC_POWER_GATE_STATUS_0_SRAM_DSLP_STS_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_VIC_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_VIC_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_VIC_POWER_GATE_STATUS_0_SRAM_DSLP_STS_INIT_ENUM                   OFF
#define PMC_IMPL_PART_VIC_POWER_GATE_STATUS_0_SRAM_DSLP_STS_OFF                 _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_VIC_POWER_GATE_STATUS_0_SRAM_DSLP_STS_ON                  _MK_ENUM_CONST(1)


// Register PMC_IMPL_PART_VIC_CLAMP_CONTROL_0
#define PMC_IMPL_PART_VIC_CLAMP_CONTROL_0                       _MK_ADDR_CONST(0x2a0)
#define PMC_IMPL_PART_VIC_CLAMP_CONTROL_0_SECURE                        0x0
#define PMC_IMPL_PART_VIC_CLAMP_CONTROL_0_SCR                   PG_VIC_SCR_0
#define PMC_IMPL_PART_VIC_CLAMP_CONTROL_0_WORD_COUNT                    0x1
#define PMC_IMPL_PART_VIC_CLAMP_CONTROL_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_VIC_CLAMP_CONTROL_0_RESET_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_VIC_CLAMP_CONTROL_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_VIC_CLAMP_CONTROL_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_VIC_CLAMP_CONTROL_0_READ_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_VIC_CLAMP_CONTROL_0_WRITE_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_VIC_CLAMP_CONTROL_0_CLAMP_SHIFT                   _MK_SHIFT_CONST(0)
#define PMC_IMPL_PART_VIC_CLAMP_CONTROL_0_CLAMP_FIELD                   _MK_FIELD_CONST(0x1, PMC_IMPL_PART_VIC_CLAMP_CONTROL_0_CLAMP_SHIFT)
#define PMC_IMPL_PART_VIC_CLAMP_CONTROL_0_CLAMP_RANGE                   0:0
#define PMC_IMPL_PART_VIC_CLAMP_CONTROL_0_CLAMP_WOFFSET                 0x0
#define PMC_IMPL_PART_VIC_CLAMP_CONTROL_0_CLAMP_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_VIC_CLAMP_CONTROL_0_CLAMP_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_VIC_CLAMP_CONTROL_0_CLAMP_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_VIC_CLAMP_CONTROL_0_CLAMP_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_VIC_CLAMP_CONTROL_0_CLAMP_INIT_ENUM                       OFF
#define PMC_IMPL_PART_VIC_CLAMP_CONTROL_0_CLAMP_OFF                     _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_VIC_CLAMP_CONTROL_0_CLAMP_ON                      _MK_ENUM_CONST(1)


// Register PMC_IMPL_PART_XUSBA_POWER_GATE_CONTROL_0
#define PMC_IMPL_PART_XUSBA_POWER_GATE_CONTROL_0                        _MK_ADDR_CONST(0x2a4)
#define PMC_IMPL_PART_XUSBA_POWER_GATE_CONTROL_0_SECURE                         0x0
#define PMC_IMPL_PART_XUSBA_POWER_GATE_CONTROL_0_SCR                    PG_XUSBA_SCR_0
#define PMC_IMPL_PART_XUSBA_POWER_GATE_CONTROL_0_WORD_COUNT                     0x1
#define PMC_IMPL_PART_XUSBA_POWER_GATE_CONTROL_0_RESET_VAL                      _MK_MASK_CONST(0x80000000)
#define PMC_IMPL_PART_XUSBA_POWER_GATE_CONTROL_0_RESET_MASK                     _MK_MASK_CONST(0x8000010f)
#define PMC_IMPL_PART_XUSBA_POWER_GATE_CONTROL_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_XUSBA_POWER_GATE_CONTROL_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_XUSBA_POWER_GATE_CONTROL_0_READ_MASK                      _MK_MASK_CONST(0x8000010f)
#define PMC_IMPL_PART_XUSBA_POWER_GATE_CONTROL_0_WRITE_MASK                     _MK_MASK_CONST(0x8000010f)
#define PMC_IMPL_PART_XUSBA_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SHIFT                      _MK_SHIFT_CONST(0)
#define PMC_IMPL_PART_XUSBA_POWER_GATE_CONTROL_0_LOGIC_SLEEP_FIELD                      _MK_FIELD_CONST(0x1, PMC_IMPL_PART_XUSBA_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SHIFT)
#define PMC_IMPL_PART_XUSBA_POWER_GATE_CONTROL_0_LOGIC_SLEEP_RANGE                      0:0
#define PMC_IMPL_PART_XUSBA_POWER_GATE_CONTROL_0_LOGIC_SLEEP_WOFFSET                    0x0
#define PMC_IMPL_PART_XUSBA_POWER_GATE_CONTROL_0_LOGIC_SLEEP_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_XUSBA_POWER_GATE_CONTROL_0_LOGIC_SLEEP_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_XUSBA_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_XUSBA_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_XUSBA_POWER_GATE_CONTROL_0_LOGIC_SLEEP_INIT_ENUM                  OFF
#define PMC_IMPL_PART_XUSBA_POWER_GATE_CONTROL_0_LOGIC_SLEEP_OFF                        _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_XUSBA_POWER_GATE_CONTROL_0_LOGIC_SLEEP_ON                 _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_XUSBA_POWER_GATE_CONTROL_0_SRAM_SD_SHIFT                  _MK_SHIFT_CONST(1)
#define PMC_IMPL_PART_XUSBA_POWER_GATE_CONTROL_0_SRAM_SD_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_PART_XUSBA_POWER_GATE_CONTROL_0_SRAM_SD_SHIFT)
#define PMC_IMPL_PART_XUSBA_POWER_GATE_CONTROL_0_SRAM_SD_RANGE                  1:1
#define PMC_IMPL_PART_XUSBA_POWER_GATE_CONTROL_0_SRAM_SD_WOFFSET                        0x0
#define PMC_IMPL_PART_XUSBA_POWER_GATE_CONTROL_0_SRAM_SD_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_XUSBA_POWER_GATE_CONTROL_0_SRAM_SD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_XUSBA_POWER_GATE_CONTROL_0_SRAM_SD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_XUSBA_POWER_GATE_CONTROL_0_SRAM_SD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_XUSBA_POWER_GATE_CONTROL_0_SRAM_SD_INIT_ENUM                      OFF
#define PMC_IMPL_PART_XUSBA_POWER_GATE_CONTROL_0_SRAM_SD_OFF                    _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_XUSBA_POWER_GATE_CONTROL_0_SRAM_SD_ON                     _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_XUSBA_POWER_GATE_CONTROL_0_SRAM_SLP_SHIFT                 _MK_SHIFT_CONST(2)
#define PMC_IMPL_PART_XUSBA_POWER_GATE_CONTROL_0_SRAM_SLP_FIELD                 _MK_FIELD_CONST(0x1, PMC_IMPL_PART_XUSBA_POWER_GATE_CONTROL_0_SRAM_SLP_SHIFT)
#define PMC_IMPL_PART_XUSBA_POWER_GATE_CONTROL_0_SRAM_SLP_RANGE                 2:2
#define PMC_IMPL_PART_XUSBA_POWER_GATE_CONTROL_0_SRAM_SLP_WOFFSET                       0x0
#define PMC_IMPL_PART_XUSBA_POWER_GATE_CONTROL_0_SRAM_SLP_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_XUSBA_POWER_GATE_CONTROL_0_SRAM_SLP_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_XUSBA_POWER_GATE_CONTROL_0_SRAM_SLP_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_XUSBA_POWER_GATE_CONTROL_0_SRAM_SLP_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_XUSBA_POWER_GATE_CONTROL_0_SRAM_SLP_INIT_ENUM                     OFF
#define PMC_IMPL_PART_XUSBA_POWER_GATE_CONTROL_0_SRAM_SLP_OFF                   _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_XUSBA_POWER_GATE_CONTROL_0_SRAM_SLP_ON                    _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_XUSBA_POWER_GATE_CONTROL_0_SRAM_DSLP_SHIFT                        _MK_SHIFT_CONST(3)
#define PMC_IMPL_PART_XUSBA_POWER_GATE_CONTROL_0_SRAM_DSLP_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_PART_XUSBA_POWER_GATE_CONTROL_0_SRAM_DSLP_SHIFT)
#define PMC_IMPL_PART_XUSBA_POWER_GATE_CONTROL_0_SRAM_DSLP_RANGE                        3:3
#define PMC_IMPL_PART_XUSBA_POWER_GATE_CONTROL_0_SRAM_DSLP_WOFFSET                      0x0
#define PMC_IMPL_PART_XUSBA_POWER_GATE_CONTROL_0_SRAM_DSLP_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_XUSBA_POWER_GATE_CONTROL_0_SRAM_DSLP_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_XUSBA_POWER_GATE_CONTROL_0_SRAM_DSLP_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_XUSBA_POWER_GATE_CONTROL_0_SRAM_DSLP_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_XUSBA_POWER_GATE_CONTROL_0_SRAM_DSLP_INIT_ENUM                    OFF
#define PMC_IMPL_PART_XUSBA_POWER_GATE_CONTROL_0_SRAM_DSLP_OFF                  _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_XUSBA_POWER_GATE_CONTROL_0_SRAM_DSLP_ON                   _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_XUSBA_POWER_GATE_CONTROL_0_START_SHIFT                    _MK_SHIFT_CONST(8)
#define PMC_IMPL_PART_XUSBA_POWER_GATE_CONTROL_0_START_FIELD                    _MK_FIELD_CONST(0x1, PMC_IMPL_PART_XUSBA_POWER_GATE_CONTROL_0_START_SHIFT)
#define PMC_IMPL_PART_XUSBA_POWER_GATE_CONTROL_0_START_RANGE                    8:8
#define PMC_IMPL_PART_XUSBA_POWER_GATE_CONTROL_0_START_WOFFSET                  0x0
#define PMC_IMPL_PART_XUSBA_POWER_GATE_CONTROL_0_START_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_XUSBA_POWER_GATE_CONTROL_0_START_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_XUSBA_POWER_GATE_CONTROL_0_START_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_XUSBA_POWER_GATE_CONTROL_0_START_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_XUSBA_POWER_GATE_CONTROL_0_START_INIT_ENUM                        DONE
#define PMC_IMPL_PART_XUSBA_POWER_GATE_CONTROL_0_START_DONE                     _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_XUSBA_POWER_GATE_CONTROL_0_START_PENDING                  _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_XUSBA_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SHIFT                      _MK_SHIFT_CONST(31)
#define PMC_IMPL_PART_XUSBA_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_FIELD                      _MK_FIELD_CONST(0x1, PMC_IMPL_PART_XUSBA_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SHIFT)
#define PMC_IMPL_PART_XUSBA_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_RANGE                      31:31
#define PMC_IMPL_PART_XUSBA_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_WOFFSET                    0x0
#define PMC_IMPL_PART_XUSBA_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_DEFAULT                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_XUSBA_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_XUSBA_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_XUSBA_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_XUSBA_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_INIT_ENUM                  ENABLE
#define PMC_IMPL_PART_XUSBA_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_DISABLE                    _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_XUSBA_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_ENABLE                     _MK_ENUM_CONST(1)


// Register PMC_IMPL_PART_XUSBA_POWER_GATE_STATUS_0
#define PMC_IMPL_PART_XUSBA_POWER_GATE_STATUS_0                 _MK_ADDR_CONST(0x2a8)
#define PMC_IMPL_PART_XUSBA_POWER_GATE_STATUS_0_SECURE                  0x0
#define PMC_IMPL_PART_XUSBA_POWER_GATE_STATUS_0_SCR                     PG_XUSBA_SCR_0
#define PMC_IMPL_PART_XUSBA_POWER_GATE_STATUS_0_WORD_COUNT                      0x1
#define PMC_IMPL_PART_XUSBA_POWER_GATE_STATUS_0_RESET_VAL                       _MK_MASK_CONST(0x2)
#define PMC_IMPL_PART_XUSBA_POWER_GATE_STATUS_0_RESET_MASK                      _MK_MASK_CONST(0xf)
#define PMC_IMPL_PART_XUSBA_POWER_GATE_STATUS_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_XUSBA_POWER_GATE_STATUS_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_XUSBA_POWER_GATE_STATUS_0_READ_MASK                       _MK_MASK_CONST(0xf)
#define PMC_IMPL_PART_XUSBA_POWER_GATE_STATUS_0_WRITE_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_XUSBA_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SHIFT                   _MK_SHIFT_CONST(0)
#define PMC_IMPL_PART_XUSBA_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_FIELD                   _MK_FIELD_CONST(0x1, PMC_IMPL_PART_XUSBA_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SHIFT)
#define PMC_IMPL_PART_XUSBA_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_RANGE                   0:0
#define PMC_IMPL_PART_XUSBA_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_WOFFSET                 0x0
#define PMC_IMPL_PART_XUSBA_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_XUSBA_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_XUSBA_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_XUSBA_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_XUSBA_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_INIT_ENUM                       OFF
#define PMC_IMPL_PART_XUSBA_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_OFF                     _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_XUSBA_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_ON                      _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_XUSBA_POWER_GATE_STATUS_0_SRAM_SD_STS_SHIFT                       _MK_SHIFT_CONST(1)
#define PMC_IMPL_PART_XUSBA_POWER_GATE_STATUS_0_SRAM_SD_STS_FIELD                       _MK_FIELD_CONST(0x1, PMC_IMPL_PART_XUSBA_POWER_GATE_STATUS_0_SRAM_SD_STS_SHIFT)
#define PMC_IMPL_PART_XUSBA_POWER_GATE_STATUS_0_SRAM_SD_STS_RANGE                       1:1
#define PMC_IMPL_PART_XUSBA_POWER_GATE_STATUS_0_SRAM_SD_STS_WOFFSET                     0x0
#define PMC_IMPL_PART_XUSBA_POWER_GATE_STATUS_0_SRAM_SD_STS_DEFAULT                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_XUSBA_POWER_GATE_STATUS_0_SRAM_SD_STS_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_XUSBA_POWER_GATE_STATUS_0_SRAM_SD_STS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_XUSBA_POWER_GATE_STATUS_0_SRAM_SD_STS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_XUSBA_POWER_GATE_STATUS_0_SRAM_SD_STS_INIT_ENUM                   ON
#define PMC_IMPL_PART_XUSBA_POWER_GATE_STATUS_0_SRAM_SD_STS_OFF                 _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_XUSBA_POWER_GATE_STATUS_0_SRAM_SD_STS_ON                  _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_XUSBA_POWER_GATE_STATUS_0_SRAM_SLP_STS_SHIFT                      _MK_SHIFT_CONST(2)
#define PMC_IMPL_PART_XUSBA_POWER_GATE_STATUS_0_SRAM_SLP_STS_FIELD                      _MK_FIELD_CONST(0x1, PMC_IMPL_PART_XUSBA_POWER_GATE_STATUS_0_SRAM_SLP_STS_SHIFT)
#define PMC_IMPL_PART_XUSBA_POWER_GATE_STATUS_0_SRAM_SLP_STS_RANGE                      2:2
#define PMC_IMPL_PART_XUSBA_POWER_GATE_STATUS_0_SRAM_SLP_STS_WOFFSET                    0x0
#define PMC_IMPL_PART_XUSBA_POWER_GATE_STATUS_0_SRAM_SLP_STS_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_XUSBA_POWER_GATE_STATUS_0_SRAM_SLP_STS_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_XUSBA_POWER_GATE_STATUS_0_SRAM_SLP_STS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_XUSBA_POWER_GATE_STATUS_0_SRAM_SLP_STS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_XUSBA_POWER_GATE_STATUS_0_SRAM_SLP_STS_INIT_ENUM                  OFF
#define PMC_IMPL_PART_XUSBA_POWER_GATE_STATUS_0_SRAM_SLP_STS_OFF                        _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_XUSBA_POWER_GATE_STATUS_0_SRAM_SLP_STS_ON                 _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_XUSBA_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SHIFT                     _MK_SHIFT_CONST(3)
#define PMC_IMPL_PART_XUSBA_POWER_GATE_STATUS_0_SRAM_DSLP_STS_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_PART_XUSBA_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SHIFT)
#define PMC_IMPL_PART_XUSBA_POWER_GATE_STATUS_0_SRAM_DSLP_STS_RANGE                     3:3
#define PMC_IMPL_PART_XUSBA_POWER_GATE_STATUS_0_SRAM_DSLP_STS_WOFFSET                   0x0
#define PMC_IMPL_PART_XUSBA_POWER_GATE_STATUS_0_SRAM_DSLP_STS_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_XUSBA_POWER_GATE_STATUS_0_SRAM_DSLP_STS_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_XUSBA_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_XUSBA_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_XUSBA_POWER_GATE_STATUS_0_SRAM_DSLP_STS_INIT_ENUM                 OFF
#define PMC_IMPL_PART_XUSBA_POWER_GATE_STATUS_0_SRAM_DSLP_STS_OFF                       _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_XUSBA_POWER_GATE_STATUS_0_SRAM_DSLP_STS_ON                        _MK_ENUM_CONST(1)


// Register PMC_IMPL_PART_XUSBA_CLAMP_CONTROL_0
#define PMC_IMPL_PART_XUSBA_CLAMP_CONTROL_0                     _MK_ADDR_CONST(0x2ac)
#define PMC_IMPL_PART_XUSBA_CLAMP_CONTROL_0_SECURE                      0x0
#define PMC_IMPL_PART_XUSBA_CLAMP_CONTROL_0_SCR                         PG_XUSBA_SCR_0
#define PMC_IMPL_PART_XUSBA_CLAMP_CONTROL_0_WORD_COUNT                  0x1
#define PMC_IMPL_PART_XUSBA_CLAMP_CONTROL_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_XUSBA_CLAMP_CONTROL_0_RESET_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_XUSBA_CLAMP_CONTROL_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_XUSBA_CLAMP_CONTROL_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_XUSBA_CLAMP_CONTROL_0_READ_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_XUSBA_CLAMP_CONTROL_0_WRITE_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_XUSBA_CLAMP_CONTROL_0_CLAMP_SHIFT                 _MK_SHIFT_CONST(0)
#define PMC_IMPL_PART_XUSBA_CLAMP_CONTROL_0_CLAMP_FIELD                 _MK_FIELD_CONST(0x1, PMC_IMPL_PART_XUSBA_CLAMP_CONTROL_0_CLAMP_SHIFT)
#define PMC_IMPL_PART_XUSBA_CLAMP_CONTROL_0_CLAMP_RANGE                 0:0
#define PMC_IMPL_PART_XUSBA_CLAMP_CONTROL_0_CLAMP_WOFFSET                       0x0
#define PMC_IMPL_PART_XUSBA_CLAMP_CONTROL_0_CLAMP_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_XUSBA_CLAMP_CONTROL_0_CLAMP_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_XUSBA_CLAMP_CONTROL_0_CLAMP_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_XUSBA_CLAMP_CONTROL_0_CLAMP_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_XUSBA_CLAMP_CONTROL_0_CLAMP_INIT_ENUM                     OFF
#define PMC_IMPL_PART_XUSBA_CLAMP_CONTROL_0_CLAMP_OFF                   _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_XUSBA_CLAMP_CONTROL_0_CLAMP_ON                    _MK_ENUM_CONST(1)


// Register PMC_IMPL_PART_XUSBB_POWER_GATE_CONTROL_0
#define PMC_IMPL_PART_XUSBB_POWER_GATE_CONTROL_0                        _MK_ADDR_CONST(0x2b0)
#define PMC_IMPL_PART_XUSBB_POWER_GATE_CONTROL_0_SECURE                         0x0
#define PMC_IMPL_PART_XUSBB_POWER_GATE_CONTROL_0_SCR                    PG_XUSBB_SCR_0
#define PMC_IMPL_PART_XUSBB_POWER_GATE_CONTROL_0_WORD_COUNT                     0x1
#define PMC_IMPL_PART_XUSBB_POWER_GATE_CONTROL_0_RESET_VAL                      _MK_MASK_CONST(0x80000000)
#define PMC_IMPL_PART_XUSBB_POWER_GATE_CONTROL_0_RESET_MASK                     _MK_MASK_CONST(0x8000010f)
#define PMC_IMPL_PART_XUSBB_POWER_GATE_CONTROL_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_XUSBB_POWER_GATE_CONTROL_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_XUSBB_POWER_GATE_CONTROL_0_READ_MASK                      _MK_MASK_CONST(0x8000010f)
#define PMC_IMPL_PART_XUSBB_POWER_GATE_CONTROL_0_WRITE_MASK                     _MK_MASK_CONST(0x8000010f)
#define PMC_IMPL_PART_XUSBB_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SHIFT                      _MK_SHIFT_CONST(0)
#define PMC_IMPL_PART_XUSBB_POWER_GATE_CONTROL_0_LOGIC_SLEEP_FIELD                      _MK_FIELD_CONST(0x1, PMC_IMPL_PART_XUSBB_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SHIFT)
#define PMC_IMPL_PART_XUSBB_POWER_GATE_CONTROL_0_LOGIC_SLEEP_RANGE                      0:0
#define PMC_IMPL_PART_XUSBB_POWER_GATE_CONTROL_0_LOGIC_SLEEP_WOFFSET                    0x0
#define PMC_IMPL_PART_XUSBB_POWER_GATE_CONTROL_0_LOGIC_SLEEP_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_XUSBB_POWER_GATE_CONTROL_0_LOGIC_SLEEP_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_XUSBB_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_XUSBB_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_XUSBB_POWER_GATE_CONTROL_0_LOGIC_SLEEP_INIT_ENUM                  OFF
#define PMC_IMPL_PART_XUSBB_POWER_GATE_CONTROL_0_LOGIC_SLEEP_OFF                        _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_XUSBB_POWER_GATE_CONTROL_0_LOGIC_SLEEP_ON                 _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_XUSBB_POWER_GATE_CONTROL_0_SRAM_SD_SHIFT                  _MK_SHIFT_CONST(1)
#define PMC_IMPL_PART_XUSBB_POWER_GATE_CONTROL_0_SRAM_SD_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_PART_XUSBB_POWER_GATE_CONTROL_0_SRAM_SD_SHIFT)
#define PMC_IMPL_PART_XUSBB_POWER_GATE_CONTROL_0_SRAM_SD_RANGE                  1:1
#define PMC_IMPL_PART_XUSBB_POWER_GATE_CONTROL_0_SRAM_SD_WOFFSET                        0x0
#define PMC_IMPL_PART_XUSBB_POWER_GATE_CONTROL_0_SRAM_SD_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_XUSBB_POWER_GATE_CONTROL_0_SRAM_SD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_XUSBB_POWER_GATE_CONTROL_0_SRAM_SD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_XUSBB_POWER_GATE_CONTROL_0_SRAM_SD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_XUSBB_POWER_GATE_CONTROL_0_SRAM_SD_INIT_ENUM                      OFF
#define PMC_IMPL_PART_XUSBB_POWER_GATE_CONTROL_0_SRAM_SD_OFF                    _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_XUSBB_POWER_GATE_CONTROL_0_SRAM_SD_ON                     _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_XUSBB_POWER_GATE_CONTROL_0_SRAM_SLP_SHIFT                 _MK_SHIFT_CONST(2)
#define PMC_IMPL_PART_XUSBB_POWER_GATE_CONTROL_0_SRAM_SLP_FIELD                 _MK_FIELD_CONST(0x1, PMC_IMPL_PART_XUSBB_POWER_GATE_CONTROL_0_SRAM_SLP_SHIFT)
#define PMC_IMPL_PART_XUSBB_POWER_GATE_CONTROL_0_SRAM_SLP_RANGE                 2:2
#define PMC_IMPL_PART_XUSBB_POWER_GATE_CONTROL_0_SRAM_SLP_WOFFSET                       0x0
#define PMC_IMPL_PART_XUSBB_POWER_GATE_CONTROL_0_SRAM_SLP_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_XUSBB_POWER_GATE_CONTROL_0_SRAM_SLP_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_XUSBB_POWER_GATE_CONTROL_0_SRAM_SLP_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_XUSBB_POWER_GATE_CONTROL_0_SRAM_SLP_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_XUSBB_POWER_GATE_CONTROL_0_SRAM_SLP_INIT_ENUM                     OFF
#define PMC_IMPL_PART_XUSBB_POWER_GATE_CONTROL_0_SRAM_SLP_OFF                   _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_XUSBB_POWER_GATE_CONTROL_0_SRAM_SLP_ON                    _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_XUSBB_POWER_GATE_CONTROL_0_SRAM_DSLP_SHIFT                        _MK_SHIFT_CONST(3)
#define PMC_IMPL_PART_XUSBB_POWER_GATE_CONTROL_0_SRAM_DSLP_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_PART_XUSBB_POWER_GATE_CONTROL_0_SRAM_DSLP_SHIFT)
#define PMC_IMPL_PART_XUSBB_POWER_GATE_CONTROL_0_SRAM_DSLP_RANGE                        3:3
#define PMC_IMPL_PART_XUSBB_POWER_GATE_CONTROL_0_SRAM_DSLP_WOFFSET                      0x0
#define PMC_IMPL_PART_XUSBB_POWER_GATE_CONTROL_0_SRAM_DSLP_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_XUSBB_POWER_GATE_CONTROL_0_SRAM_DSLP_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_XUSBB_POWER_GATE_CONTROL_0_SRAM_DSLP_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_XUSBB_POWER_GATE_CONTROL_0_SRAM_DSLP_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_XUSBB_POWER_GATE_CONTROL_0_SRAM_DSLP_INIT_ENUM                    OFF
#define PMC_IMPL_PART_XUSBB_POWER_GATE_CONTROL_0_SRAM_DSLP_OFF                  _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_XUSBB_POWER_GATE_CONTROL_0_SRAM_DSLP_ON                   _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_XUSBB_POWER_GATE_CONTROL_0_START_SHIFT                    _MK_SHIFT_CONST(8)
#define PMC_IMPL_PART_XUSBB_POWER_GATE_CONTROL_0_START_FIELD                    _MK_FIELD_CONST(0x1, PMC_IMPL_PART_XUSBB_POWER_GATE_CONTROL_0_START_SHIFT)
#define PMC_IMPL_PART_XUSBB_POWER_GATE_CONTROL_0_START_RANGE                    8:8
#define PMC_IMPL_PART_XUSBB_POWER_GATE_CONTROL_0_START_WOFFSET                  0x0
#define PMC_IMPL_PART_XUSBB_POWER_GATE_CONTROL_0_START_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_XUSBB_POWER_GATE_CONTROL_0_START_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_XUSBB_POWER_GATE_CONTROL_0_START_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_XUSBB_POWER_GATE_CONTROL_0_START_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_XUSBB_POWER_GATE_CONTROL_0_START_INIT_ENUM                        DONE
#define PMC_IMPL_PART_XUSBB_POWER_GATE_CONTROL_0_START_DONE                     _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_XUSBB_POWER_GATE_CONTROL_0_START_PENDING                  _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_XUSBB_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SHIFT                      _MK_SHIFT_CONST(31)
#define PMC_IMPL_PART_XUSBB_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_FIELD                      _MK_FIELD_CONST(0x1, PMC_IMPL_PART_XUSBB_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SHIFT)
#define PMC_IMPL_PART_XUSBB_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_RANGE                      31:31
#define PMC_IMPL_PART_XUSBB_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_WOFFSET                    0x0
#define PMC_IMPL_PART_XUSBB_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_DEFAULT                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_XUSBB_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_XUSBB_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_XUSBB_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_XUSBB_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_INIT_ENUM                  ENABLE
#define PMC_IMPL_PART_XUSBB_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_DISABLE                    _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_XUSBB_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_ENABLE                     _MK_ENUM_CONST(1)


// Register PMC_IMPL_PART_XUSBB_POWER_GATE_STATUS_0
#define PMC_IMPL_PART_XUSBB_POWER_GATE_STATUS_0                 _MK_ADDR_CONST(0x2b4)
#define PMC_IMPL_PART_XUSBB_POWER_GATE_STATUS_0_SECURE                  0x0
#define PMC_IMPL_PART_XUSBB_POWER_GATE_STATUS_0_SCR                     PG_XUSBB_SCR_0
#define PMC_IMPL_PART_XUSBB_POWER_GATE_STATUS_0_WORD_COUNT                      0x1
#define PMC_IMPL_PART_XUSBB_POWER_GATE_STATUS_0_RESET_VAL                       _MK_MASK_CONST(0x2)
#define PMC_IMPL_PART_XUSBB_POWER_GATE_STATUS_0_RESET_MASK                      _MK_MASK_CONST(0xf)
#define PMC_IMPL_PART_XUSBB_POWER_GATE_STATUS_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_XUSBB_POWER_GATE_STATUS_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_XUSBB_POWER_GATE_STATUS_0_READ_MASK                       _MK_MASK_CONST(0xf)
#define PMC_IMPL_PART_XUSBB_POWER_GATE_STATUS_0_WRITE_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_XUSBB_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SHIFT                   _MK_SHIFT_CONST(0)
#define PMC_IMPL_PART_XUSBB_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_FIELD                   _MK_FIELD_CONST(0x1, PMC_IMPL_PART_XUSBB_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SHIFT)
#define PMC_IMPL_PART_XUSBB_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_RANGE                   0:0
#define PMC_IMPL_PART_XUSBB_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_WOFFSET                 0x0
#define PMC_IMPL_PART_XUSBB_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_XUSBB_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_XUSBB_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_XUSBB_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_XUSBB_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_INIT_ENUM                       OFF
#define PMC_IMPL_PART_XUSBB_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_OFF                     _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_XUSBB_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_ON                      _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_XUSBB_POWER_GATE_STATUS_0_SRAM_SD_STS_SHIFT                       _MK_SHIFT_CONST(1)
#define PMC_IMPL_PART_XUSBB_POWER_GATE_STATUS_0_SRAM_SD_STS_FIELD                       _MK_FIELD_CONST(0x1, PMC_IMPL_PART_XUSBB_POWER_GATE_STATUS_0_SRAM_SD_STS_SHIFT)
#define PMC_IMPL_PART_XUSBB_POWER_GATE_STATUS_0_SRAM_SD_STS_RANGE                       1:1
#define PMC_IMPL_PART_XUSBB_POWER_GATE_STATUS_0_SRAM_SD_STS_WOFFSET                     0x0
#define PMC_IMPL_PART_XUSBB_POWER_GATE_STATUS_0_SRAM_SD_STS_DEFAULT                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_XUSBB_POWER_GATE_STATUS_0_SRAM_SD_STS_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_XUSBB_POWER_GATE_STATUS_0_SRAM_SD_STS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_XUSBB_POWER_GATE_STATUS_0_SRAM_SD_STS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_XUSBB_POWER_GATE_STATUS_0_SRAM_SD_STS_INIT_ENUM                   ON
#define PMC_IMPL_PART_XUSBB_POWER_GATE_STATUS_0_SRAM_SD_STS_OFF                 _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_XUSBB_POWER_GATE_STATUS_0_SRAM_SD_STS_ON                  _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_XUSBB_POWER_GATE_STATUS_0_SRAM_SLP_STS_SHIFT                      _MK_SHIFT_CONST(2)
#define PMC_IMPL_PART_XUSBB_POWER_GATE_STATUS_0_SRAM_SLP_STS_FIELD                      _MK_FIELD_CONST(0x1, PMC_IMPL_PART_XUSBB_POWER_GATE_STATUS_0_SRAM_SLP_STS_SHIFT)
#define PMC_IMPL_PART_XUSBB_POWER_GATE_STATUS_0_SRAM_SLP_STS_RANGE                      2:2
#define PMC_IMPL_PART_XUSBB_POWER_GATE_STATUS_0_SRAM_SLP_STS_WOFFSET                    0x0
#define PMC_IMPL_PART_XUSBB_POWER_GATE_STATUS_0_SRAM_SLP_STS_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_XUSBB_POWER_GATE_STATUS_0_SRAM_SLP_STS_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_XUSBB_POWER_GATE_STATUS_0_SRAM_SLP_STS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_XUSBB_POWER_GATE_STATUS_0_SRAM_SLP_STS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_XUSBB_POWER_GATE_STATUS_0_SRAM_SLP_STS_INIT_ENUM                  OFF
#define PMC_IMPL_PART_XUSBB_POWER_GATE_STATUS_0_SRAM_SLP_STS_OFF                        _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_XUSBB_POWER_GATE_STATUS_0_SRAM_SLP_STS_ON                 _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_XUSBB_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SHIFT                     _MK_SHIFT_CONST(3)
#define PMC_IMPL_PART_XUSBB_POWER_GATE_STATUS_0_SRAM_DSLP_STS_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_PART_XUSBB_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SHIFT)
#define PMC_IMPL_PART_XUSBB_POWER_GATE_STATUS_0_SRAM_DSLP_STS_RANGE                     3:3
#define PMC_IMPL_PART_XUSBB_POWER_GATE_STATUS_0_SRAM_DSLP_STS_WOFFSET                   0x0
#define PMC_IMPL_PART_XUSBB_POWER_GATE_STATUS_0_SRAM_DSLP_STS_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_XUSBB_POWER_GATE_STATUS_0_SRAM_DSLP_STS_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_XUSBB_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_XUSBB_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_XUSBB_POWER_GATE_STATUS_0_SRAM_DSLP_STS_INIT_ENUM                 OFF
#define PMC_IMPL_PART_XUSBB_POWER_GATE_STATUS_0_SRAM_DSLP_STS_OFF                       _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_XUSBB_POWER_GATE_STATUS_0_SRAM_DSLP_STS_ON                        _MK_ENUM_CONST(1)


// Register PMC_IMPL_PART_XUSBB_CLAMP_CONTROL_0
#define PMC_IMPL_PART_XUSBB_CLAMP_CONTROL_0                     _MK_ADDR_CONST(0x2b8)
#define PMC_IMPL_PART_XUSBB_CLAMP_CONTROL_0_SECURE                      0x0
#define PMC_IMPL_PART_XUSBB_CLAMP_CONTROL_0_SCR                         PG_XUSBB_SCR_0
#define PMC_IMPL_PART_XUSBB_CLAMP_CONTROL_0_WORD_COUNT                  0x1
#define PMC_IMPL_PART_XUSBB_CLAMP_CONTROL_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_XUSBB_CLAMP_CONTROL_0_RESET_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_XUSBB_CLAMP_CONTROL_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_XUSBB_CLAMP_CONTROL_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_XUSBB_CLAMP_CONTROL_0_READ_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_XUSBB_CLAMP_CONTROL_0_WRITE_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_XUSBB_CLAMP_CONTROL_0_CLAMP_SHIFT                 _MK_SHIFT_CONST(0)
#define PMC_IMPL_PART_XUSBB_CLAMP_CONTROL_0_CLAMP_FIELD                 _MK_FIELD_CONST(0x1, PMC_IMPL_PART_XUSBB_CLAMP_CONTROL_0_CLAMP_SHIFT)
#define PMC_IMPL_PART_XUSBB_CLAMP_CONTROL_0_CLAMP_RANGE                 0:0
#define PMC_IMPL_PART_XUSBB_CLAMP_CONTROL_0_CLAMP_WOFFSET                       0x0
#define PMC_IMPL_PART_XUSBB_CLAMP_CONTROL_0_CLAMP_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_XUSBB_CLAMP_CONTROL_0_CLAMP_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_XUSBB_CLAMP_CONTROL_0_CLAMP_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_XUSBB_CLAMP_CONTROL_0_CLAMP_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_XUSBB_CLAMP_CONTROL_0_CLAMP_INIT_ENUM                     OFF
#define PMC_IMPL_PART_XUSBB_CLAMP_CONTROL_0_CLAMP_OFF                   _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_XUSBB_CLAMP_CONTROL_0_CLAMP_ON                    _MK_ENUM_CONST(1)


// Register PMC_IMPL_PART_XUSBC_POWER_GATE_CONTROL_0
#define PMC_IMPL_PART_XUSBC_POWER_GATE_CONTROL_0                        _MK_ADDR_CONST(0x2bc)
#define PMC_IMPL_PART_XUSBC_POWER_GATE_CONTROL_0_SECURE                         0x0
#define PMC_IMPL_PART_XUSBC_POWER_GATE_CONTROL_0_SCR                    PG_XUSBC_SCR_0
#define PMC_IMPL_PART_XUSBC_POWER_GATE_CONTROL_0_WORD_COUNT                     0x1
#define PMC_IMPL_PART_XUSBC_POWER_GATE_CONTROL_0_RESET_VAL                      _MK_MASK_CONST(0x80000000)
#define PMC_IMPL_PART_XUSBC_POWER_GATE_CONTROL_0_RESET_MASK                     _MK_MASK_CONST(0x8000010f)
#define PMC_IMPL_PART_XUSBC_POWER_GATE_CONTROL_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_XUSBC_POWER_GATE_CONTROL_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_XUSBC_POWER_GATE_CONTROL_0_READ_MASK                      _MK_MASK_CONST(0x8000010f)
#define PMC_IMPL_PART_XUSBC_POWER_GATE_CONTROL_0_WRITE_MASK                     _MK_MASK_CONST(0x8000010f)
#define PMC_IMPL_PART_XUSBC_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SHIFT                      _MK_SHIFT_CONST(0)
#define PMC_IMPL_PART_XUSBC_POWER_GATE_CONTROL_0_LOGIC_SLEEP_FIELD                      _MK_FIELD_CONST(0x1, PMC_IMPL_PART_XUSBC_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SHIFT)
#define PMC_IMPL_PART_XUSBC_POWER_GATE_CONTROL_0_LOGIC_SLEEP_RANGE                      0:0
#define PMC_IMPL_PART_XUSBC_POWER_GATE_CONTROL_0_LOGIC_SLEEP_WOFFSET                    0x0
#define PMC_IMPL_PART_XUSBC_POWER_GATE_CONTROL_0_LOGIC_SLEEP_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_XUSBC_POWER_GATE_CONTROL_0_LOGIC_SLEEP_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_XUSBC_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_XUSBC_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_XUSBC_POWER_GATE_CONTROL_0_LOGIC_SLEEP_INIT_ENUM                  OFF
#define PMC_IMPL_PART_XUSBC_POWER_GATE_CONTROL_0_LOGIC_SLEEP_OFF                        _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_XUSBC_POWER_GATE_CONTROL_0_LOGIC_SLEEP_ON                 _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_XUSBC_POWER_GATE_CONTROL_0_SRAM_SD_SHIFT                  _MK_SHIFT_CONST(1)
#define PMC_IMPL_PART_XUSBC_POWER_GATE_CONTROL_0_SRAM_SD_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_PART_XUSBC_POWER_GATE_CONTROL_0_SRAM_SD_SHIFT)
#define PMC_IMPL_PART_XUSBC_POWER_GATE_CONTROL_0_SRAM_SD_RANGE                  1:1
#define PMC_IMPL_PART_XUSBC_POWER_GATE_CONTROL_0_SRAM_SD_WOFFSET                        0x0
#define PMC_IMPL_PART_XUSBC_POWER_GATE_CONTROL_0_SRAM_SD_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_XUSBC_POWER_GATE_CONTROL_0_SRAM_SD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_XUSBC_POWER_GATE_CONTROL_0_SRAM_SD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_XUSBC_POWER_GATE_CONTROL_0_SRAM_SD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_XUSBC_POWER_GATE_CONTROL_0_SRAM_SD_INIT_ENUM                      OFF
#define PMC_IMPL_PART_XUSBC_POWER_GATE_CONTROL_0_SRAM_SD_OFF                    _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_XUSBC_POWER_GATE_CONTROL_0_SRAM_SD_ON                     _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_XUSBC_POWER_GATE_CONTROL_0_SRAM_SLP_SHIFT                 _MK_SHIFT_CONST(2)
#define PMC_IMPL_PART_XUSBC_POWER_GATE_CONTROL_0_SRAM_SLP_FIELD                 _MK_FIELD_CONST(0x1, PMC_IMPL_PART_XUSBC_POWER_GATE_CONTROL_0_SRAM_SLP_SHIFT)
#define PMC_IMPL_PART_XUSBC_POWER_GATE_CONTROL_0_SRAM_SLP_RANGE                 2:2
#define PMC_IMPL_PART_XUSBC_POWER_GATE_CONTROL_0_SRAM_SLP_WOFFSET                       0x0
#define PMC_IMPL_PART_XUSBC_POWER_GATE_CONTROL_0_SRAM_SLP_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_XUSBC_POWER_GATE_CONTROL_0_SRAM_SLP_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_XUSBC_POWER_GATE_CONTROL_0_SRAM_SLP_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_XUSBC_POWER_GATE_CONTROL_0_SRAM_SLP_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_XUSBC_POWER_GATE_CONTROL_0_SRAM_SLP_INIT_ENUM                     OFF
#define PMC_IMPL_PART_XUSBC_POWER_GATE_CONTROL_0_SRAM_SLP_OFF                   _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_XUSBC_POWER_GATE_CONTROL_0_SRAM_SLP_ON                    _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_XUSBC_POWER_GATE_CONTROL_0_SRAM_DSLP_SHIFT                        _MK_SHIFT_CONST(3)
#define PMC_IMPL_PART_XUSBC_POWER_GATE_CONTROL_0_SRAM_DSLP_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_PART_XUSBC_POWER_GATE_CONTROL_0_SRAM_DSLP_SHIFT)
#define PMC_IMPL_PART_XUSBC_POWER_GATE_CONTROL_0_SRAM_DSLP_RANGE                        3:3
#define PMC_IMPL_PART_XUSBC_POWER_GATE_CONTROL_0_SRAM_DSLP_WOFFSET                      0x0
#define PMC_IMPL_PART_XUSBC_POWER_GATE_CONTROL_0_SRAM_DSLP_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_XUSBC_POWER_GATE_CONTROL_0_SRAM_DSLP_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_XUSBC_POWER_GATE_CONTROL_0_SRAM_DSLP_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_XUSBC_POWER_GATE_CONTROL_0_SRAM_DSLP_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_XUSBC_POWER_GATE_CONTROL_0_SRAM_DSLP_INIT_ENUM                    OFF
#define PMC_IMPL_PART_XUSBC_POWER_GATE_CONTROL_0_SRAM_DSLP_OFF                  _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_XUSBC_POWER_GATE_CONTROL_0_SRAM_DSLP_ON                   _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_XUSBC_POWER_GATE_CONTROL_0_START_SHIFT                    _MK_SHIFT_CONST(8)
#define PMC_IMPL_PART_XUSBC_POWER_GATE_CONTROL_0_START_FIELD                    _MK_FIELD_CONST(0x1, PMC_IMPL_PART_XUSBC_POWER_GATE_CONTROL_0_START_SHIFT)
#define PMC_IMPL_PART_XUSBC_POWER_GATE_CONTROL_0_START_RANGE                    8:8
#define PMC_IMPL_PART_XUSBC_POWER_GATE_CONTROL_0_START_WOFFSET                  0x0
#define PMC_IMPL_PART_XUSBC_POWER_GATE_CONTROL_0_START_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_XUSBC_POWER_GATE_CONTROL_0_START_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_XUSBC_POWER_GATE_CONTROL_0_START_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_XUSBC_POWER_GATE_CONTROL_0_START_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_XUSBC_POWER_GATE_CONTROL_0_START_INIT_ENUM                        DONE
#define PMC_IMPL_PART_XUSBC_POWER_GATE_CONTROL_0_START_DONE                     _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_XUSBC_POWER_GATE_CONTROL_0_START_PENDING                  _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_XUSBC_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SHIFT                      _MK_SHIFT_CONST(31)
#define PMC_IMPL_PART_XUSBC_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_FIELD                      _MK_FIELD_CONST(0x1, PMC_IMPL_PART_XUSBC_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SHIFT)
#define PMC_IMPL_PART_XUSBC_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_RANGE                      31:31
#define PMC_IMPL_PART_XUSBC_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_WOFFSET                    0x0
#define PMC_IMPL_PART_XUSBC_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_DEFAULT                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_XUSBC_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_XUSBC_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_XUSBC_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_XUSBC_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_INIT_ENUM                  ENABLE
#define PMC_IMPL_PART_XUSBC_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_DISABLE                    _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_XUSBC_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_ENABLE                     _MK_ENUM_CONST(1)


// Register PMC_IMPL_PART_XUSBC_POWER_GATE_STATUS_0
#define PMC_IMPL_PART_XUSBC_POWER_GATE_STATUS_0                 _MK_ADDR_CONST(0x2c0)
#define PMC_IMPL_PART_XUSBC_POWER_GATE_STATUS_0_SECURE                  0x0
#define PMC_IMPL_PART_XUSBC_POWER_GATE_STATUS_0_SCR                     PG_XUSBC_SCR_0
#define PMC_IMPL_PART_XUSBC_POWER_GATE_STATUS_0_WORD_COUNT                      0x1
#define PMC_IMPL_PART_XUSBC_POWER_GATE_STATUS_0_RESET_VAL                       _MK_MASK_CONST(0x2)
#define PMC_IMPL_PART_XUSBC_POWER_GATE_STATUS_0_RESET_MASK                      _MK_MASK_CONST(0xf)
#define PMC_IMPL_PART_XUSBC_POWER_GATE_STATUS_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_XUSBC_POWER_GATE_STATUS_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_XUSBC_POWER_GATE_STATUS_0_READ_MASK                       _MK_MASK_CONST(0xf)
#define PMC_IMPL_PART_XUSBC_POWER_GATE_STATUS_0_WRITE_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_XUSBC_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SHIFT                   _MK_SHIFT_CONST(0)
#define PMC_IMPL_PART_XUSBC_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_FIELD                   _MK_FIELD_CONST(0x1, PMC_IMPL_PART_XUSBC_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SHIFT)
#define PMC_IMPL_PART_XUSBC_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_RANGE                   0:0
#define PMC_IMPL_PART_XUSBC_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_WOFFSET                 0x0
#define PMC_IMPL_PART_XUSBC_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_XUSBC_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_XUSBC_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_XUSBC_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_XUSBC_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_INIT_ENUM                       OFF
#define PMC_IMPL_PART_XUSBC_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_OFF                     _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_XUSBC_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_ON                      _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_XUSBC_POWER_GATE_STATUS_0_SRAM_SD_STS_SHIFT                       _MK_SHIFT_CONST(1)
#define PMC_IMPL_PART_XUSBC_POWER_GATE_STATUS_0_SRAM_SD_STS_FIELD                       _MK_FIELD_CONST(0x1, PMC_IMPL_PART_XUSBC_POWER_GATE_STATUS_0_SRAM_SD_STS_SHIFT)
#define PMC_IMPL_PART_XUSBC_POWER_GATE_STATUS_0_SRAM_SD_STS_RANGE                       1:1
#define PMC_IMPL_PART_XUSBC_POWER_GATE_STATUS_0_SRAM_SD_STS_WOFFSET                     0x0
#define PMC_IMPL_PART_XUSBC_POWER_GATE_STATUS_0_SRAM_SD_STS_DEFAULT                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_XUSBC_POWER_GATE_STATUS_0_SRAM_SD_STS_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_XUSBC_POWER_GATE_STATUS_0_SRAM_SD_STS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_XUSBC_POWER_GATE_STATUS_0_SRAM_SD_STS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_XUSBC_POWER_GATE_STATUS_0_SRAM_SD_STS_INIT_ENUM                   ON
#define PMC_IMPL_PART_XUSBC_POWER_GATE_STATUS_0_SRAM_SD_STS_OFF                 _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_XUSBC_POWER_GATE_STATUS_0_SRAM_SD_STS_ON                  _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_XUSBC_POWER_GATE_STATUS_0_SRAM_SLP_STS_SHIFT                      _MK_SHIFT_CONST(2)
#define PMC_IMPL_PART_XUSBC_POWER_GATE_STATUS_0_SRAM_SLP_STS_FIELD                      _MK_FIELD_CONST(0x1, PMC_IMPL_PART_XUSBC_POWER_GATE_STATUS_0_SRAM_SLP_STS_SHIFT)
#define PMC_IMPL_PART_XUSBC_POWER_GATE_STATUS_0_SRAM_SLP_STS_RANGE                      2:2
#define PMC_IMPL_PART_XUSBC_POWER_GATE_STATUS_0_SRAM_SLP_STS_WOFFSET                    0x0
#define PMC_IMPL_PART_XUSBC_POWER_GATE_STATUS_0_SRAM_SLP_STS_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_XUSBC_POWER_GATE_STATUS_0_SRAM_SLP_STS_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_XUSBC_POWER_GATE_STATUS_0_SRAM_SLP_STS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_XUSBC_POWER_GATE_STATUS_0_SRAM_SLP_STS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_XUSBC_POWER_GATE_STATUS_0_SRAM_SLP_STS_INIT_ENUM                  OFF
#define PMC_IMPL_PART_XUSBC_POWER_GATE_STATUS_0_SRAM_SLP_STS_OFF                        _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_XUSBC_POWER_GATE_STATUS_0_SRAM_SLP_STS_ON                 _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_XUSBC_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SHIFT                     _MK_SHIFT_CONST(3)
#define PMC_IMPL_PART_XUSBC_POWER_GATE_STATUS_0_SRAM_DSLP_STS_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_PART_XUSBC_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SHIFT)
#define PMC_IMPL_PART_XUSBC_POWER_GATE_STATUS_0_SRAM_DSLP_STS_RANGE                     3:3
#define PMC_IMPL_PART_XUSBC_POWER_GATE_STATUS_0_SRAM_DSLP_STS_WOFFSET                   0x0
#define PMC_IMPL_PART_XUSBC_POWER_GATE_STATUS_0_SRAM_DSLP_STS_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_XUSBC_POWER_GATE_STATUS_0_SRAM_DSLP_STS_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_XUSBC_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_XUSBC_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_XUSBC_POWER_GATE_STATUS_0_SRAM_DSLP_STS_INIT_ENUM                 OFF
#define PMC_IMPL_PART_XUSBC_POWER_GATE_STATUS_0_SRAM_DSLP_STS_OFF                       _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_XUSBC_POWER_GATE_STATUS_0_SRAM_DSLP_STS_ON                        _MK_ENUM_CONST(1)


// Register PMC_IMPL_PART_XUSBC_CLAMP_CONTROL_0
#define PMC_IMPL_PART_XUSBC_CLAMP_CONTROL_0                     _MK_ADDR_CONST(0x2c4)
#define PMC_IMPL_PART_XUSBC_CLAMP_CONTROL_0_SECURE                      0x0
#define PMC_IMPL_PART_XUSBC_CLAMP_CONTROL_0_SCR                         PG_XUSBC_SCR_0
#define PMC_IMPL_PART_XUSBC_CLAMP_CONTROL_0_WORD_COUNT                  0x1
#define PMC_IMPL_PART_XUSBC_CLAMP_CONTROL_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_XUSBC_CLAMP_CONTROL_0_RESET_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_XUSBC_CLAMP_CONTROL_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_XUSBC_CLAMP_CONTROL_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_XUSBC_CLAMP_CONTROL_0_READ_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_XUSBC_CLAMP_CONTROL_0_WRITE_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_XUSBC_CLAMP_CONTROL_0_CLAMP_SHIFT                 _MK_SHIFT_CONST(0)
#define PMC_IMPL_PART_XUSBC_CLAMP_CONTROL_0_CLAMP_FIELD                 _MK_FIELD_CONST(0x1, PMC_IMPL_PART_XUSBC_CLAMP_CONTROL_0_CLAMP_SHIFT)
#define PMC_IMPL_PART_XUSBC_CLAMP_CONTROL_0_CLAMP_RANGE                 0:0
#define PMC_IMPL_PART_XUSBC_CLAMP_CONTROL_0_CLAMP_WOFFSET                       0x0
#define PMC_IMPL_PART_XUSBC_CLAMP_CONTROL_0_CLAMP_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_XUSBC_CLAMP_CONTROL_0_CLAMP_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_XUSBC_CLAMP_CONTROL_0_CLAMP_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_XUSBC_CLAMP_CONTROL_0_CLAMP_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_XUSBC_CLAMP_CONTROL_0_CLAMP_INIT_ENUM                     OFF
#define PMC_IMPL_PART_XUSBC_CLAMP_CONTROL_0_CLAMP_OFF                   _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_XUSBC_CLAMP_CONTROL_0_CLAMP_ON                    _MK_ENUM_CONST(1)


// Register PMC_IMPL_PART_SCRATCH_POWER_GATE_CONTROL_0
#define PMC_IMPL_PART_SCRATCH_POWER_GATE_CONTROL_0                      _MK_ADDR_CONST(0x2c8)
#define PMC_IMPL_PART_SCRATCH_POWER_GATE_CONTROL_0_SECURE                       0x0
#define PMC_IMPL_PART_SCRATCH_POWER_GATE_CONTROL_0_SCR                  PG_SCRATCH_SCR_0
#define PMC_IMPL_PART_SCRATCH_POWER_GATE_CONTROL_0_WORD_COUNT                   0x1
#define PMC_IMPL_PART_SCRATCH_POWER_GATE_CONTROL_0_RESET_VAL                    _MK_MASK_CONST(0x80000000)
#define PMC_IMPL_PART_SCRATCH_POWER_GATE_CONTROL_0_RESET_MASK                   _MK_MASK_CONST(0x8000010f)
#define PMC_IMPL_PART_SCRATCH_POWER_GATE_CONTROL_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_SCRATCH_POWER_GATE_CONTROL_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_SCRATCH_POWER_GATE_CONTROL_0_READ_MASK                    _MK_MASK_CONST(0x8000010f)
#define PMC_IMPL_PART_SCRATCH_POWER_GATE_CONTROL_0_WRITE_MASK                   _MK_MASK_CONST(0x8000010f)
#define PMC_IMPL_PART_SCRATCH_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SHIFT                    _MK_SHIFT_CONST(0)
#define PMC_IMPL_PART_SCRATCH_POWER_GATE_CONTROL_0_LOGIC_SLEEP_FIELD                    _MK_FIELD_CONST(0x1, PMC_IMPL_PART_SCRATCH_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SHIFT)
#define PMC_IMPL_PART_SCRATCH_POWER_GATE_CONTROL_0_LOGIC_SLEEP_RANGE                    0:0
#define PMC_IMPL_PART_SCRATCH_POWER_GATE_CONTROL_0_LOGIC_SLEEP_WOFFSET                  0x0
#define PMC_IMPL_PART_SCRATCH_POWER_GATE_CONTROL_0_LOGIC_SLEEP_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_SCRATCH_POWER_GATE_CONTROL_0_LOGIC_SLEEP_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_SCRATCH_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_SCRATCH_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_SCRATCH_POWER_GATE_CONTROL_0_LOGIC_SLEEP_INIT_ENUM                        OFF
#define PMC_IMPL_PART_SCRATCH_POWER_GATE_CONTROL_0_LOGIC_SLEEP_OFF                      _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_SCRATCH_POWER_GATE_CONTROL_0_LOGIC_SLEEP_ON                       _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_SCRATCH_POWER_GATE_CONTROL_0_SRAM_SD_SHIFT                        _MK_SHIFT_CONST(1)
#define PMC_IMPL_PART_SCRATCH_POWER_GATE_CONTROL_0_SRAM_SD_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_PART_SCRATCH_POWER_GATE_CONTROL_0_SRAM_SD_SHIFT)
#define PMC_IMPL_PART_SCRATCH_POWER_GATE_CONTROL_0_SRAM_SD_RANGE                        1:1
#define PMC_IMPL_PART_SCRATCH_POWER_GATE_CONTROL_0_SRAM_SD_WOFFSET                      0x0
#define PMC_IMPL_PART_SCRATCH_POWER_GATE_CONTROL_0_SRAM_SD_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_SCRATCH_POWER_GATE_CONTROL_0_SRAM_SD_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_SCRATCH_POWER_GATE_CONTROL_0_SRAM_SD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_SCRATCH_POWER_GATE_CONTROL_0_SRAM_SD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_SCRATCH_POWER_GATE_CONTROL_0_SRAM_SD_INIT_ENUM                    OFF
#define PMC_IMPL_PART_SCRATCH_POWER_GATE_CONTROL_0_SRAM_SD_OFF                  _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_SCRATCH_POWER_GATE_CONTROL_0_SRAM_SD_ON                   _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_SCRATCH_POWER_GATE_CONTROL_0_SRAM_SLP_SHIFT                       _MK_SHIFT_CONST(2)
#define PMC_IMPL_PART_SCRATCH_POWER_GATE_CONTROL_0_SRAM_SLP_FIELD                       _MK_FIELD_CONST(0x1, PMC_IMPL_PART_SCRATCH_POWER_GATE_CONTROL_0_SRAM_SLP_SHIFT)
#define PMC_IMPL_PART_SCRATCH_POWER_GATE_CONTROL_0_SRAM_SLP_RANGE                       2:2
#define PMC_IMPL_PART_SCRATCH_POWER_GATE_CONTROL_0_SRAM_SLP_WOFFSET                     0x0
#define PMC_IMPL_PART_SCRATCH_POWER_GATE_CONTROL_0_SRAM_SLP_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_SCRATCH_POWER_GATE_CONTROL_0_SRAM_SLP_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_SCRATCH_POWER_GATE_CONTROL_0_SRAM_SLP_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_SCRATCH_POWER_GATE_CONTROL_0_SRAM_SLP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_SCRATCH_POWER_GATE_CONTROL_0_SRAM_SLP_INIT_ENUM                   OFF
#define PMC_IMPL_PART_SCRATCH_POWER_GATE_CONTROL_0_SRAM_SLP_OFF                 _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_SCRATCH_POWER_GATE_CONTROL_0_SRAM_SLP_ON                  _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_SCRATCH_POWER_GATE_CONTROL_0_SRAM_DSLP_SHIFT                      _MK_SHIFT_CONST(3)
#define PMC_IMPL_PART_SCRATCH_POWER_GATE_CONTROL_0_SRAM_DSLP_FIELD                      _MK_FIELD_CONST(0x1, PMC_IMPL_PART_SCRATCH_POWER_GATE_CONTROL_0_SRAM_DSLP_SHIFT)
#define PMC_IMPL_PART_SCRATCH_POWER_GATE_CONTROL_0_SRAM_DSLP_RANGE                      3:3
#define PMC_IMPL_PART_SCRATCH_POWER_GATE_CONTROL_0_SRAM_DSLP_WOFFSET                    0x0
#define PMC_IMPL_PART_SCRATCH_POWER_GATE_CONTROL_0_SRAM_DSLP_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_SCRATCH_POWER_GATE_CONTROL_0_SRAM_DSLP_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_SCRATCH_POWER_GATE_CONTROL_0_SRAM_DSLP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_SCRATCH_POWER_GATE_CONTROL_0_SRAM_DSLP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_SCRATCH_POWER_GATE_CONTROL_0_SRAM_DSLP_INIT_ENUM                  OFF
#define PMC_IMPL_PART_SCRATCH_POWER_GATE_CONTROL_0_SRAM_DSLP_OFF                        _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_SCRATCH_POWER_GATE_CONTROL_0_SRAM_DSLP_ON                 _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_SCRATCH_POWER_GATE_CONTROL_0_START_SHIFT                  _MK_SHIFT_CONST(8)
#define PMC_IMPL_PART_SCRATCH_POWER_GATE_CONTROL_0_START_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_PART_SCRATCH_POWER_GATE_CONTROL_0_START_SHIFT)
#define PMC_IMPL_PART_SCRATCH_POWER_GATE_CONTROL_0_START_RANGE                  8:8
#define PMC_IMPL_PART_SCRATCH_POWER_GATE_CONTROL_0_START_WOFFSET                        0x0
#define PMC_IMPL_PART_SCRATCH_POWER_GATE_CONTROL_0_START_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_SCRATCH_POWER_GATE_CONTROL_0_START_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_SCRATCH_POWER_GATE_CONTROL_0_START_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_SCRATCH_POWER_GATE_CONTROL_0_START_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_SCRATCH_POWER_GATE_CONTROL_0_START_INIT_ENUM                      DONE
#define PMC_IMPL_PART_SCRATCH_POWER_GATE_CONTROL_0_START_DONE                   _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_SCRATCH_POWER_GATE_CONTROL_0_START_PENDING                        _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_SCRATCH_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SHIFT                    _MK_SHIFT_CONST(31)
#define PMC_IMPL_PART_SCRATCH_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_FIELD                    _MK_FIELD_CONST(0x1, PMC_IMPL_PART_SCRATCH_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SHIFT)
#define PMC_IMPL_PART_SCRATCH_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_RANGE                    31:31
#define PMC_IMPL_PART_SCRATCH_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_WOFFSET                  0x0
#define PMC_IMPL_PART_SCRATCH_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_DEFAULT                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_SCRATCH_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_SCRATCH_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_SCRATCH_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_SCRATCH_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_INIT_ENUM                        ENABLE
#define PMC_IMPL_PART_SCRATCH_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_DISABLE                  _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_SCRATCH_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_ENABLE                   _MK_ENUM_CONST(1)


// Register PMC_IMPL_PART_SCRATCH_POWER_GATE_STATUS_0
#define PMC_IMPL_PART_SCRATCH_POWER_GATE_STATUS_0                       _MK_ADDR_CONST(0x2cc)
#define PMC_IMPL_PART_SCRATCH_POWER_GATE_STATUS_0_SECURE                        0x0
#define PMC_IMPL_PART_SCRATCH_POWER_GATE_STATUS_0_SCR                   PG_SCRATCH_SCR_0
#define PMC_IMPL_PART_SCRATCH_POWER_GATE_STATUS_0_WORD_COUNT                    0x1
#define PMC_IMPL_PART_SCRATCH_POWER_GATE_STATUS_0_RESET_VAL                     _MK_MASK_CONST(0x2)
#define PMC_IMPL_PART_SCRATCH_POWER_GATE_STATUS_0_RESET_MASK                    _MK_MASK_CONST(0xf)
#define PMC_IMPL_PART_SCRATCH_POWER_GATE_STATUS_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_SCRATCH_POWER_GATE_STATUS_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_SCRATCH_POWER_GATE_STATUS_0_READ_MASK                     _MK_MASK_CONST(0xf)
#define PMC_IMPL_PART_SCRATCH_POWER_GATE_STATUS_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_SCRATCH_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SHIFT                 _MK_SHIFT_CONST(0)
#define PMC_IMPL_PART_SCRATCH_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_FIELD                 _MK_FIELD_CONST(0x1, PMC_IMPL_PART_SCRATCH_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SHIFT)
#define PMC_IMPL_PART_SCRATCH_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_RANGE                 0:0
#define PMC_IMPL_PART_SCRATCH_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_WOFFSET                       0x0
#define PMC_IMPL_PART_SCRATCH_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_SCRATCH_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_SCRATCH_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_SCRATCH_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_SCRATCH_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_INIT_ENUM                     OFF
#define PMC_IMPL_PART_SCRATCH_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_OFF                   _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_SCRATCH_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_ON                    _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_SCRATCH_POWER_GATE_STATUS_0_SRAM_SD_STS_SHIFT                     _MK_SHIFT_CONST(1)
#define PMC_IMPL_PART_SCRATCH_POWER_GATE_STATUS_0_SRAM_SD_STS_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_PART_SCRATCH_POWER_GATE_STATUS_0_SRAM_SD_STS_SHIFT)
#define PMC_IMPL_PART_SCRATCH_POWER_GATE_STATUS_0_SRAM_SD_STS_RANGE                     1:1
#define PMC_IMPL_PART_SCRATCH_POWER_GATE_STATUS_0_SRAM_SD_STS_WOFFSET                   0x0
#define PMC_IMPL_PART_SCRATCH_POWER_GATE_STATUS_0_SRAM_SD_STS_DEFAULT                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_SCRATCH_POWER_GATE_STATUS_0_SRAM_SD_STS_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_SCRATCH_POWER_GATE_STATUS_0_SRAM_SD_STS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_SCRATCH_POWER_GATE_STATUS_0_SRAM_SD_STS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_SCRATCH_POWER_GATE_STATUS_0_SRAM_SD_STS_INIT_ENUM                 ON
#define PMC_IMPL_PART_SCRATCH_POWER_GATE_STATUS_0_SRAM_SD_STS_OFF                       _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_SCRATCH_POWER_GATE_STATUS_0_SRAM_SD_STS_ON                        _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_SCRATCH_POWER_GATE_STATUS_0_SRAM_SLP_STS_SHIFT                    _MK_SHIFT_CONST(2)
#define PMC_IMPL_PART_SCRATCH_POWER_GATE_STATUS_0_SRAM_SLP_STS_FIELD                    _MK_FIELD_CONST(0x1, PMC_IMPL_PART_SCRATCH_POWER_GATE_STATUS_0_SRAM_SLP_STS_SHIFT)
#define PMC_IMPL_PART_SCRATCH_POWER_GATE_STATUS_0_SRAM_SLP_STS_RANGE                    2:2
#define PMC_IMPL_PART_SCRATCH_POWER_GATE_STATUS_0_SRAM_SLP_STS_WOFFSET                  0x0
#define PMC_IMPL_PART_SCRATCH_POWER_GATE_STATUS_0_SRAM_SLP_STS_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_SCRATCH_POWER_GATE_STATUS_0_SRAM_SLP_STS_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_SCRATCH_POWER_GATE_STATUS_0_SRAM_SLP_STS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_SCRATCH_POWER_GATE_STATUS_0_SRAM_SLP_STS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_SCRATCH_POWER_GATE_STATUS_0_SRAM_SLP_STS_INIT_ENUM                        OFF
#define PMC_IMPL_PART_SCRATCH_POWER_GATE_STATUS_0_SRAM_SLP_STS_OFF                      _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_SCRATCH_POWER_GATE_STATUS_0_SRAM_SLP_STS_ON                       _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_SCRATCH_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SHIFT                   _MK_SHIFT_CONST(3)
#define PMC_IMPL_PART_SCRATCH_POWER_GATE_STATUS_0_SRAM_DSLP_STS_FIELD                   _MK_FIELD_CONST(0x1, PMC_IMPL_PART_SCRATCH_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SHIFT)
#define PMC_IMPL_PART_SCRATCH_POWER_GATE_STATUS_0_SRAM_DSLP_STS_RANGE                   3:3
#define PMC_IMPL_PART_SCRATCH_POWER_GATE_STATUS_0_SRAM_DSLP_STS_WOFFSET                 0x0
#define PMC_IMPL_PART_SCRATCH_POWER_GATE_STATUS_0_SRAM_DSLP_STS_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_SCRATCH_POWER_GATE_STATUS_0_SRAM_DSLP_STS_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_SCRATCH_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_SCRATCH_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_SCRATCH_POWER_GATE_STATUS_0_SRAM_DSLP_STS_INIT_ENUM                       OFF
#define PMC_IMPL_PART_SCRATCH_POWER_GATE_STATUS_0_SRAM_DSLP_STS_OFF                     _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_SCRATCH_POWER_GATE_STATUS_0_SRAM_DSLP_STS_ON                      _MK_ENUM_CONST(1)


// Register PMC_IMPL_PART_SCRATCH_CLAMP_CONTROL_0
#define PMC_IMPL_PART_SCRATCH_CLAMP_CONTROL_0                   _MK_ADDR_CONST(0x2d0)
#define PMC_IMPL_PART_SCRATCH_CLAMP_CONTROL_0_SECURE                    0x0
#define PMC_IMPL_PART_SCRATCH_CLAMP_CONTROL_0_SCR                       PG_SCRATCH_SCR_0
#define PMC_IMPL_PART_SCRATCH_CLAMP_CONTROL_0_WORD_COUNT                        0x1
#define PMC_IMPL_PART_SCRATCH_CLAMP_CONTROL_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_SCRATCH_CLAMP_CONTROL_0_RESET_MASK                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_SCRATCH_CLAMP_CONTROL_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_SCRATCH_CLAMP_CONTROL_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_SCRATCH_CLAMP_CONTROL_0_READ_MASK                         _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_SCRATCH_CLAMP_CONTROL_0_WRITE_MASK                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_SCRATCH_CLAMP_CONTROL_0_CLAMP_SHIFT                       _MK_SHIFT_CONST(0)
#define PMC_IMPL_PART_SCRATCH_CLAMP_CONTROL_0_CLAMP_FIELD                       _MK_FIELD_CONST(0x1, PMC_IMPL_PART_SCRATCH_CLAMP_CONTROL_0_CLAMP_SHIFT)
#define PMC_IMPL_PART_SCRATCH_CLAMP_CONTROL_0_CLAMP_RANGE                       0:0
#define PMC_IMPL_PART_SCRATCH_CLAMP_CONTROL_0_CLAMP_WOFFSET                     0x0
#define PMC_IMPL_PART_SCRATCH_CLAMP_CONTROL_0_CLAMP_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_SCRATCH_CLAMP_CONTROL_0_CLAMP_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_SCRATCH_CLAMP_CONTROL_0_CLAMP_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_SCRATCH_CLAMP_CONTROL_0_CLAMP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_SCRATCH_CLAMP_CONTROL_0_CLAMP_INIT_ENUM                   OFF
#define PMC_IMPL_PART_SCRATCH_CLAMP_CONTROL_0_CLAMP_OFF                 _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_SCRATCH_CLAMP_CONTROL_0_CLAMP_ON                  _MK_ENUM_CONST(1)


// Register PMC_IMPL_PART_AONPG_POWER_GATE_CONTROL_0
#define PMC_IMPL_PART_AONPG_POWER_GATE_CONTROL_0                        _MK_ADDR_CONST(0x2d4)
#define PMC_IMPL_PART_AONPG_POWER_GATE_CONTROL_0_SECURE                         0x0
#define PMC_IMPL_PART_AONPG_POWER_GATE_CONTROL_0_SCR                    PG_AONPG_SCR_0
#define PMC_IMPL_PART_AONPG_POWER_GATE_CONTROL_0_WORD_COUNT                     0x1
#define PMC_IMPL_PART_AONPG_POWER_GATE_CONTROL_0_RESET_VAL                      _MK_MASK_CONST(0x80000000)
#define PMC_IMPL_PART_AONPG_POWER_GATE_CONTROL_0_RESET_MASK                     _MK_MASK_CONST(0x8000010f)
#define PMC_IMPL_PART_AONPG_POWER_GATE_CONTROL_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AONPG_POWER_GATE_CONTROL_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AONPG_POWER_GATE_CONTROL_0_READ_MASK                      _MK_MASK_CONST(0x8000010f)
#define PMC_IMPL_PART_AONPG_POWER_GATE_CONTROL_0_WRITE_MASK                     _MK_MASK_CONST(0x8000010f)
#define PMC_IMPL_PART_AONPG_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SHIFT                      _MK_SHIFT_CONST(0)
#define PMC_IMPL_PART_AONPG_POWER_GATE_CONTROL_0_LOGIC_SLEEP_FIELD                      _MK_FIELD_CONST(0x1, PMC_IMPL_PART_AONPG_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SHIFT)
#define PMC_IMPL_PART_AONPG_POWER_GATE_CONTROL_0_LOGIC_SLEEP_RANGE                      0:0
#define PMC_IMPL_PART_AONPG_POWER_GATE_CONTROL_0_LOGIC_SLEEP_WOFFSET                    0x0
#define PMC_IMPL_PART_AONPG_POWER_GATE_CONTROL_0_LOGIC_SLEEP_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AONPG_POWER_GATE_CONTROL_0_LOGIC_SLEEP_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AONPG_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AONPG_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AONPG_POWER_GATE_CONTROL_0_LOGIC_SLEEP_INIT_ENUM                  OFF
#define PMC_IMPL_PART_AONPG_POWER_GATE_CONTROL_0_LOGIC_SLEEP_OFF                        _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_AONPG_POWER_GATE_CONTROL_0_LOGIC_SLEEP_ON                 _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_AONPG_POWER_GATE_CONTROL_0_SRAM_SD_SHIFT                  _MK_SHIFT_CONST(1)
#define PMC_IMPL_PART_AONPG_POWER_GATE_CONTROL_0_SRAM_SD_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_PART_AONPG_POWER_GATE_CONTROL_0_SRAM_SD_SHIFT)
#define PMC_IMPL_PART_AONPG_POWER_GATE_CONTROL_0_SRAM_SD_RANGE                  1:1
#define PMC_IMPL_PART_AONPG_POWER_GATE_CONTROL_0_SRAM_SD_WOFFSET                        0x0
#define PMC_IMPL_PART_AONPG_POWER_GATE_CONTROL_0_SRAM_SD_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AONPG_POWER_GATE_CONTROL_0_SRAM_SD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AONPG_POWER_GATE_CONTROL_0_SRAM_SD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AONPG_POWER_GATE_CONTROL_0_SRAM_SD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AONPG_POWER_GATE_CONTROL_0_SRAM_SD_INIT_ENUM                      OFF
#define PMC_IMPL_PART_AONPG_POWER_GATE_CONTROL_0_SRAM_SD_OFF                    _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_AONPG_POWER_GATE_CONTROL_0_SRAM_SD_ON                     _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_AONPG_POWER_GATE_CONTROL_0_SRAM_SLP_SHIFT                 _MK_SHIFT_CONST(2)
#define PMC_IMPL_PART_AONPG_POWER_GATE_CONTROL_0_SRAM_SLP_FIELD                 _MK_FIELD_CONST(0x1, PMC_IMPL_PART_AONPG_POWER_GATE_CONTROL_0_SRAM_SLP_SHIFT)
#define PMC_IMPL_PART_AONPG_POWER_GATE_CONTROL_0_SRAM_SLP_RANGE                 2:2
#define PMC_IMPL_PART_AONPG_POWER_GATE_CONTROL_0_SRAM_SLP_WOFFSET                       0x0
#define PMC_IMPL_PART_AONPG_POWER_GATE_CONTROL_0_SRAM_SLP_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AONPG_POWER_GATE_CONTROL_0_SRAM_SLP_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AONPG_POWER_GATE_CONTROL_0_SRAM_SLP_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AONPG_POWER_GATE_CONTROL_0_SRAM_SLP_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AONPG_POWER_GATE_CONTROL_0_SRAM_SLP_INIT_ENUM                     OFF
#define PMC_IMPL_PART_AONPG_POWER_GATE_CONTROL_0_SRAM_SLP_OFF                   _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_AONPG_POWER_GATE_CONTROL_0_SRAM_SLP_ON                    _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_AONPG_POWER_GATE_CONTROL_0_SRAM_DSLP_SHIFT                        _MK_SHIFT_CONST(3)
#define PMC_IMPL_PART_AONPG_POWER_GATE_CONTROL_0_SRAM_DSLP_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_PART_AONPG_POWER_GATE_CONTROL_0_SRAM_DSLP_SHIFT)
#define PMC_IMPL_PART_AONPG_POWER_GATE_CONTROL_0_SRAM_DSLP_RANGE                        3:3
#define PMC_IMPL_PART_AONPG_POWER_GATE_CONTROL_0_SRAM_DSLP_WOFFSET                      0x0
#define PMC_IMPL_PART_AONPG_POWER_GATE_CONTROL_0_SRAM_DSLP_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AONPG_POWER_GATE_CONTROL_0_SRAM_DSLP_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AONPG_POWER_GATE_CONTROL_0_SRAM_DSLP_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AONPG_POWER_GATE_CONTROL_0_SRAM_DSLP_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AONPG_POWER_GATE_CONTROL_0_SRAM_DSLP_INIT_ENUM                    OFF
#define PMC_IMPL_PART_AONPG_POWER_GATE_CONTROL_0_SRAM_DSLP_OFF                  _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_AONPG_POWER_GATE_CONTROL_0_SRAM_DSLP_ON                   _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_AONPG_POWER_GATE_CONTROL_0_START_SHIFT                    _MK_SHIFT_CONST(8)
#define PMC_IMPL_PART_AONPG_POWER_GATE_CONTROL_0_START_FIELD                    _MK_FIELD_CONST(0x1, PMC_IMPL_PART_AONPG_POWER_GATE_CONTROL_0_START_SHIFT)
#define PMC_IMPL_PART_AONPG_POWER_GATE_CONTROL_0_START_RANGE                    8:8
#define PMC_IMPL_PART_AONPG_POWER_GATE_CONTROL_0_START_WOFFSET                  0x0
#define PMC_IMPL_PART_AONPG_POWER_GATE_CONTROL_0_START_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AONPG_POWER_GATE_CONTROL_0_START_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AONPG_POWER_GATE_CONTROL_0_START_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AONPG_POWER_GATE_CONTROL_0_START_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AONPG_POWER_GATE_CONTROL_0_START_INIT_ENUM                        DONE
#define PMC_IMPL_PART_AONPG_POWER_GATE_CONTROL_0_START_DONE                     _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_AONPG_POWER_GATE_CONTROL_0_START_PENDING                  _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_AONPG_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SHIFT                      _MK_SHIFT_CONST(31)
#define PMC_IMPL_PART_AONPG_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_FIELD                      _MK_FIELD_CONST(0x1, PMC_IMPL_PART_AONPG_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SHIFT)
#define PMC_IMPL_PART_AONPG_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_RANGE                      31:31
#define PMC_IMPL_PART_AONPG_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_WOFFSET                    0x0
#define PMC_IMPL_PART_AONPG_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_DEFAULT                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AONPG_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AONPG_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AONPG_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AONPG_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_INIT_ENUM                  ENABLE
#define PMC_IMPL_PART_AONPG_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_DISABLE                    _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_AONPG_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_ENABLE                     _MK_ENUM_CONST(1)


// Register PMC_IMPL_PART_AONPG_POWER_GATE_STATUS_0
#define PMC_IMPL_PART_AONPG_POWER_GATE_STATUS_0                 _MK_ADDR_CONST(0x2d8)
#define PMC_IMPL_PART_AONPG_POWER_GATE_STATUS_0_SECURE                  0x0
#define PMC_IMPL_PART_AONPG_POWER_GATE_STATUS_0_SCR                     PG_AONPG_SCR_0
#define PMC_IMPL_PART_AONPG_POWER_GATE_STATUS_0_WORD_COUNT                      0x1
#define PMC_IMPL_PART_AONPG_POWER_GATE_STATUS_0_RESET_VAL                       _MK_MASK_CONST(0x2)
#define PMC_IMPL_PART_AONPG_POWER_GATE_STATUS_0_RESET_MASK                      _MK_MASK_CONST(0xf)
#define PMC_IMPL_PART_AONPG_POWER_GATE_STATUS_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AONPG_POWER_GATE_STATUS_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AONPG_POWER_GATE_STATUS_0_READ_MASK                       _MK_MASK_CONST(0xf)
#define PMC_IMPL_PART_AONPG_POWER_GATE_STATUS_0_WRITE_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AONPG_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SHIFT                   _MK_SHIFT_CONST(0)
#define PMC_IMPL_PART_AONPG_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_FIELD                   _MK_FIELD_CONST(0x1, PMC_IMPL_PART_AONPG_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SHIFT)
#define PMC_IMPL_PART_AONPG_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_RANGE                   0:0
#define PMC_IMPL_PART_AONPG_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_WOFFSET                 0x0
#define PMC_IMPL_PART_AONPG_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AONPG_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AONPG_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AONPG_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AONPG_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_INIT_ENUM                       OFF
#define PMC_IMPL_PART_AONPG_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_OFF                     _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_AONPG_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_ON                      _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_AONPG_POWER_GATE_STATUS_0_SRAM_SD_STS_SHIFT                       _MK_SHIFT_CONST(1)
#define PMC_IMPL_PART_AONPG_POWER_GATE_STATUS_0_SRAM_SD_STS_FIELD                       _MK_FIELD_CONST(0x1, PMC_IMPL_PART_AONPG_POWER_GATE_STATUS_0_SRAM_SD_STS_SHIFT)
#define PMC_IMPL_PART_AONPG_POWER_GATE_STATUS_0_SRAM_SD_STS_RANGE                       1:1
#define PMC_IMPL_PART_AONPG_POWER_GATE_STATUS_0_SRAM_SD_STS_WOFFSET                     0x0
#define PMC_IMPL_PART_AONPG_POWER_GATE_STATUS_0_SRAM_SD_STS_DEFAULT                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AONPG_POWER_GATE_STATUS_0_SRAM_SD_STS_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AONPG_POWER_GATE_STATUS_0_SRAM_SD_STS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AONPG_POWER_GATE_STATUS_0_SRAM_SD_STS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AONPG_POWER_GATE_STATUS_0_SRAM_SD_STS_INIT_ENUM                   ON
#define PMC_IMPL_PART_AONPG_POWER_GATE_STATUS_0_SRAM_SD_STS_OFF                 _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_AONPG_POWER_GATE_STATUS_0_SRAM_SD_STS_ON                  _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_AONPG_POWER_GATE_STATUS_0_SRAM_SLP_STS_SHIFT                      _MK_SHIFT_CONST(2)
#define PMC_IMPL_PART_AONPG_POWER_GATE_STATUS_0_SRAM_SLP_STS_FIELD                      _MK_FIELD_CONST(0x1, PMC_IMPL_PART_AONPG_POWER_GATE_STATUS_0_SRAM_SLP_STS_SHIFT)
#define PMC_IMPL_PART_AONPG_POWER_GATE_STATUS_0_SRAM_SLP_STS_RANGE                      2:2
#define PMC_IMPL_PART_AONPG_POWER_GATE_STATUS_0_SRAM_SLP_STS_WOFFSET                    0x0
#define PMC_IMPL_PART_AONPG_POWER_GATE_STATUS_0_SRAM_SLP_STS_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AONPG_POWER_GATE_STATUS_0_SRAM_SLP_STS_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AONPG_POWER_GATE_STATUS_0_SRAM_SLP_STS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AONPG_POWER_GATE_STATUS_0_SRAM_SLP_STS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AONPG_POWER_GATE_STATUS_0_SRAM_SLP_STS_INIT_ENUM                  OFF
#define PMC_IMPL_PART_AONPG_POWER_GATE_STATUS_0_SRAM_SLP_STS_OFF                        _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_AONPG_POWER_GATE_STATUS_0_SRAM_SLP_STS_ON                 _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_AONPG_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SHIFT                     _MK_SHIFT_CONST(3)
#define PMC_IMPL_PART_AONPG_POWER_GATE_STATUS_0_SRAM_DSLP_STS_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_PART_AONPG_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SHIFT)
#define PMC_IMPL_PART_AONPG_POWER_GATE_STATUS_0_SRAM_DSLP_STS_RANGE                     3:3
#define PMC_IMPL_PART_AONPG_POWER_GATE_STATUS_0_SRAM_DSLP_STS_WOFFSET                   0x0
#define PMC_IMPL_PART_AONPG_POWER_GATE_STATUS_0_SRAM_DSLP_STS_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AONPG_POWER_GATE_STATUS_0_SRAM_DSLP_STS_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AONPG_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AONPG_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AONPG_POWER_GATE_STATUS_0_SRAM_DSLP_STS_INIT_ENUM                 OFF
#define PMC_IMPL_PART_AONPG_POWER_GATE_STATUS_0_SRAM_DSLP_STS_OFF                       _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_AONPG_POWER_GATE_STATUS_0_SRAM_DSLP_STS_ON                        _MK_ENUM_CONST(1)


// Register PMC_IMPL_PART_AONPG_CLAMP_CONTROL_0
#define PMC_IMPL_PART_AONPG_CLAMP_CONTROL_0                     _MK_ADDR_CONST(0x2dc)
#define PMC_IMPL_PART_AONPG_CLAMP_CONTROL_0_SECURE                      0x0
#define PMC_IMPL_PART_AONPG_CLAMP_CONTROL_0_SCR                         PG_AONPG_SCR_0
#define PMC_IMPL_PART_AONPG_CLAMP_CONTROL_0_WORD_COUNT                  0x1
#define PMC_IMPL_PART_AONPG_CLAMP_CONTROL_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AONPG_CLAMP_CONTROL_0_RESET_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AONPG_CLAMP_CONTROL_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AONPG_CLAMP_CONTROL_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AONPG_CLAMP_CONTROL_0_READ_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AONPG_CLAMP_CONTROL_0_WRITE_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AONPG_CLAMP_CONTROL_0_CLAMP_SHIFT                 _MK_SHIFT_CONST(0)
#define PMC_IMPL_PART_AONPG_CLAMP_CONTROL_0_CLAMP_FIELD                 _MK_FIELD_CONST(0x1, PMC_IMPL_PART_AONPG_CLAMP_CONTROL_0_CLAMP_SHIFT)
#define PMC_IMPL_PART_AONPG_CLAMP_CONTROL_0_CLAMP_RANGE                 0:0
#define PMC_IMPL_PART_AONPG_CLAMP_CONTROL_0_CLAMP_WOFFSET                       0x0
#define PMC_IMPL_PART_AONPG_CLAMP_CONTROL_0_CLAMP_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AONPG_CLAMP_CONTROL_0_CLAMP_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AONPG_CLAMP_CONTROL_0_CLAMP_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AONPG_CLAMP_CONTROL_0_CLAMP_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AONPG_CLAMP_CONTROL_0_CLAMP_INIT_ENUM                     OFF
#define PMC_IMPL_PART_AONPG_CLAMP_CONTROL_0_CLAMP_OFF                   _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_AONPG_CLAMP_CONTROL_0_CLAMP_ON                    _MK_ENUM_CONST(1)


// Register PMC_IMPL_PART_CAR_POWER_GATE_CONTROL_0
#define PMC_IMPL_PART_CAR_POWER_GATE_CONTROL_0                  _MK_ADDR_CONST(0x2e0)
#define PMC_IMPL_PART_CAR_POWER_GATE_CONTROL_0_SECURE                   0x0
#define PMC_IMPL_PART_CAR_POWER_GATE_CONTROL_0_SCR                      PG_CAR_SCR_0
#define PMC_IMPL_PART_CAR_POWER_GATE_CONTROL_0_WORD_COUNT                       0x1
#define PMC_IMPL_PART_CAR_POWER_GATE_CONTROL_0_RESET_VAL                        _MK_MASK_CONST(0x80000000)
#define PMC_IMPL_PART_CAR_POWER_GATE_CONTROL_0_RESET_MASK                       _MK_MASK_CONST(0x8000010f)
#define PMC_IMPL_PART_CAR_POWER_GATE_CONTROL_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_CAR_POWER_GATE_CONTROL_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_CAR_POWER_GATE_CONTROL_0_READ_MASK                        _MK_MASK_CONST(0x8000010f)
#define PMC_IMPL_PART_CAR_POWER_GATE_CONTROL_0_WRITE_MASK                       _MK_MASK_CONST(0x8000010f)
#define PMC_IMPL_PART_CAR_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SHIFT                        _MK_SHIFT_CONST(0)
#define PMC_IMPL_PART_CAR_POWER_GATE_CONTROL_0_LOGIC_SLEEP_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_PART_CAR_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SHIFT)
#define PMC_IMPL_PART_CAR_POWER_GATE_CONTROL_0_LOGIC_SLEEP_RANGE                        0:0
#define PMC_IMPL_PART_CAR_POWER_GATE_CONTROL_0_LOGIC_SLEEP_WOFFSET                      0x0
#define PMC_IMPL_PART_CAR_POWER_GATE_CONTROL_0_LOGIC_SLEEP_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_CAR_POWER_GATE_CONTROL_0_LOGIC_SLEEP_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_CAR_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_CAR_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_CAR_POWER_GATE_CONTROL_0_LOGIC_SLEEP_INIT_ENUM                    OFF
#define PMC_IMPL_PART_CAR_POWER_GATE_CONTROL_0_LOGIC_SLEEP_OFF                  _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_CAR_POWER_GATE_CONTROL_0_LOGIC_SLEEP_ON                   _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_CAR_POWER_GATE_CONTROL_0_SRAM_SD_SHIFT                    _MK_SHIFT_CONST(1)
#define PMC_IMPL_PART_CAR_POWER_GATE_CONTROL_0_SRAM_SD_FIELD                    _MK_FIELD_CONST(0x1, PMC_IMPL_PART_CAR_POWER_GATE_CONTROL_0_SRAM_SD_SHIFT)
#define PMC_IMPL_PART_CAR_POWER_GATE_CONTROL_0_SRAM_SD_RANGE                    1:1
#define PMC_IMPL_PART_CAR_POWER_GATE_CONTROL_0_SRAM_SD_WOFFSET                  0x0
#define PMC_IMPL_PART_CAR_POWER_GATE_CONTROL_0_SRAM_SD_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_CAR_POWER_GATE_CONTROL_0_SRAM_SD_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_CAR_POWER_GATE_CONTROL_0_SRAM_SD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_CAR_POWER_GATE_CONTROL_0_SRAM_SD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_CAR_POWER_GATE_CONTROL_0_SRAM_SD_INIT_ENUM                        OFF
#define PMC_IMPL_PART_CAR_POWER_GATE_CONTROL_0_SRAM_SD_OFF                      _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_CAR_POWER_GATE_CONTROL_0_SRAM_SD_ON                       _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_CAR_POWER_GATE_CONTROL_0_SRAM_SLP_SHIFT                   _MK_SHIFT_CONST(2)
#define PMC_IMPL_PART_CAR_POWER_GATE_CONTROL_0_SRAM_SLP_FIELD                   _MK_FIELD_CONST(0x1, PMC_IMPL_PART_CAR_POWER_GATE_CONTROL_0_SRAM_SLP_SHIFT)
#define PMC_IMPL_PART_CAR_POWER_GATE_CONTROL_0_SRAM_SLP_RANGE                   2:2
#define PMC_IMPL_PART_CAR_POWER_GATE_CONTROL_0_SRAM_SLP_WOFFSET                 0x0
#define PMC_IMPL_PART_CAR_POWER_GATE_CONTROL_0_SRAM_SLP_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_CAR_POWER_GATE_CONTROL_0_SRAM_SLP_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_CAR_POWER_GATE_CONTROL_0_SRAM_SLP_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_CAR_POWER_GATE_CONTROL_0_SRAM_SLP_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_CAR_POWER_GATE_CONTROL_0_SRAM_SLP_INIT_ENUM                       OFF
#define PMC_IMPL_PART_CAR_POWER_GATE_CONTROL_0_SRAM_SLP_OFF                     _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_CAR_POWER_GATE_CONTROL_0_SRAM_SLP_ON                      _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_CAR_POWER_GATE_CONTROL_0_SRAM_DSLP_SHIFT                  _MK_SHIFT_CONST(3)
#define PMC_IMPL_PART_CAR_POWER_GATE_CONTROL_0_SRAM_DSLP_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_PART_CAR_POWER_GATE_CONTROL_0_SRAM_DSLP_SHIFT)
#define PMC_IMPL_PART_CAR_POWER_GATE_CONTROL_0_SRAM_DSLP_RANGE                  3:3
#define PMC_IMPL_PART_CAR_POWER_GATE_CONTROL_0_SRAM_DSLP_WOFFSET                        0x0
#define PMC_IMPL_PART_CAR_POWER_GATE_CONTROL_0_SRAM_DSLP_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_CAR_POWER_GATE_CONTROL_0_SRAM_DSLP_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_CAR_POWER_GATE_CONTROL_0_SRAM_DSLP_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_CAR_POWER_GATE_CONTROL_0_SRAM_DSLP_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_CAR_POWER_GATE_CONTROL_0_SRAM_DSLP_INIT_ENUM                      OFF
#define PMC_IMPL_PART_CAR_POWER_GATE_CONTROL_0_SRAM_DSLP_OFF                    _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_CAR_POWER_GATE_CONTROL_0_SRAM_DSLP_ON                     _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_CAR_POWER_GATE_CONTROL_0_START_SHIFT                      _MK_SHIFT_CONST(8)
#define PMC_IMPL_PART_CAR_POWER_GATE_CONTROL_0_START_FIELD                      _MK_FIELD_CONST(0x1, PMC_IMPL_PART_CAR_POWER_GATE_CONTROL_0_START_SHIFT)
#define PMC_IMPL_PART_CAR_POWER_GATE_CONTROL_0_START_RANGE                      8:8
#define PMC_IMPL_PART_CAR_POWER_GATE_CONTROL_0_START_WOFFSET                    0x0
#define PMC_IMPL_PART_CAR_POWER_GATE_CONTROL_0_START_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_CAR_POWER_GATE_CONTROL_0_START_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_CAR_POWER_GATE_CONTROL_0_START_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_CAR_POWER_GATE_CONTROL_0_START_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_CAR_POWER_GATE_CONTROL_0_START_INIT_ENUM                  DONE
#define PMC_IMPL_PART_CAR_POWER_GATE_CONTROL_0_START_DONE                       _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_CAR_POWER_GATE_CONTROL_0_START_PENDING                    _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_CAR_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SHIFT                        _MK_SHIFT_CONST(31)
#define PMC_IMPL_PART_CAR_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_PART_CAR_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SHIFT)
#define PMC_IMPL_PART_CAR_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_RANGE                        31:31
#define PMC_IMPL_PART_CAR_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_WOFFSET                      0x0
#define PMC_IMPL_PART_CAR_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_DEFAULT                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_CAR_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_CAR_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_CAR_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_CAR_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_INIT_ENUM                    ENABLE
#define PMC_IMPL_PART_CAR_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_DISABLE                      _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_CAR_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_ENABLE                       _MK_ENUM_CONST(1)


// Register PMC_IMPL_PART_CAR_POWER_GATE_STATUS_0
#define PMC_IMPL_PART_CAR_POWER_GATE_STATUS_0                   _MK_ADDR_CONST(0x2e4)
#define PMC_IMPL_PART_CAR_POWER_GATE_STATUS_0_SECURE                    0x0
#define PMC_IMPL_PART_CAR_POWER_GATE_STATUS_0_SCR                       PG_CAR_SCR_0
#define PMC_IMPL_PART_CAR_POWER_GATE_STATUS_0_WORD_COUNT                        0x1
#define PMC_IMPL_PART_CAR_POWER_GATE_STATUS_0_RESET_VAL                         _MK_MASK_CONST(0x2)
#define PMC_IMPL_PART_CAR_POWER_GATE_STATUS_0_RESET_MASK                        _MK_MASK_CONST(0xf)
#define PMC_IMPL_PART_CAR_POWER_GATE_STATUS_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_CAR_POWER_GATE_STATUS_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_CAR_POWER_GATE_STATUS_0_READ_MASK                         _MK_MASK_CONST(0xf)
#define PMC_IMPL_PART_CAR_POWER_GATE_STATUS_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_CAR_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SHIFT                     _MK_SHIFT_CONST(0)
#define PMC_IMPL_PART_CAR_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_PART_CAR_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SHIFT)
#define PMC_IMPL_PART_CAR_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_RANGE                     0:0
#define PMC_IMPL_PART_CAR_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_WOFFSET                   0x0
#define PMC_IMPL_PART_CAR_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_CAR_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_CAR_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_CAR_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_CAR_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_INIT_ENUM                 OFF
#define PMC_IMPL_PART_CAR_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_OFF                       _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_CAR_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_ON                        _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_CAR_POWER_GATE_STATUS_0_SRAM_SD_STS_SHIFT                 _MK_SHIFT_CONST(1)
#define PMC_IMPL_PART_CAR_POWER_GATE_STATUS_0_SRAM_SD_STS_FIELD                 _MK_FIELD_CONST(0x1, PMC_IMPL_PART_CAR_POWER_GATE_STATUS_0_SRAM_SD_STS_SHIFT)
#define PMC_IMPL_PART_CAR_POWER_GATE_STATUS_0_SRAM_SD_STS_RANGE                 1:1
#define PMC_IMPL_PART_CAR_POWER_GATE_STATUS_0_SRAM_SD_STS_WOFFSET                       0x0
#define PMC_IMPL_PART_CAR_POWER_GATE_STATUS_0_SRAM_SD_STS_DEFAULT                       _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_CAR_POWER_GATE_STATUS_0_SRAM_SD_STS_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_CAR_POWER_GATE_STATUS_0_SRAM_SD_STS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_CAR_POWER_GATE_STATUS_0_SRAM_SD_STS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_CAR_POWER_GATE_STATUS_0_SRAM_SD_STS_INIT_ENUM                     ON
#define PMC_IMPL_PART_CAR_POWER_GATE_STATUS_0_SRAM_SD_STS_OFF                   _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_CAR_POWER_GATE_STATUS_0_SRAM_SD_STS_ON                    _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_CAR_POWER_GATE_STATUS_0_SRAM_SLP_STS_SHIFT                        _MK_SHIFT_CONST(2)
#define PMC_IMPL_PART_CAR_POWER_GATE_STATUS_0_SRAM_SLP_STS_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_PART_CAR_POWER_GATE_STATUS_0_SRAM_SLP_STS_SHIFT)
#define PMC_IMPL_PART_CAR_POWER_GATE_STATUS_0_SRAM_SLP_STS_RANGE                        2:2
#define PMC_IMPL_PART_CAR_POWER_GATE_STATUS_0_SRAM_SLP_STS_WOFFSET                      0x0
#define PMC_IMPL_PART_CAR_POWER_GATE_STATUS_0_SRAM_SLP_STS_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_CAR_POWER_GATE_STATUS_0_SRAM_SLP_STS_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_CAR_POWER_GATE_STATUS_0_SRAM_SLP_STS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_CAR_POWER_GATE_STATUS_0_SRAM_SLP_STS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_CAR_POWER_GATE_STATUS_0_SRAM_SLP_STS_INIT_ENUM                    OFF
#define PMC_IMPL_PART_CAR_POWER_GATE_STATUS_0_SRAM_SLP_STS_OFF                  _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_CAR_POWER_GATE_STATUS_0_SRAM_SLP_STS_ON                   _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_CAR_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SHIFT                       _MK_SHIFT_CONST(3)
#define PMC_IMPL_PART_CAR_POWER_GATE_STATUS_0_SRAM_DSLP_STS_FIELD                       _MK_FIELD_CONST(0x1, PMC_IMPL_PART_CAR_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SHIFT)
#define PMC_IMPL_PART_CAR_POWER_GATE_STATUS_0_SRAM_DSLP_STS_RANGE                       3:3
#define PMC_IMPL_PART_CAR_POWER_GATE_STATUS_0_SRAM_DSLP_STS_WOFFSET                     0x0
#define PMC_IMPL_PART_CAR_POWER_GATE_STATUS_0_SRAM_DSLP_STS_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_CAR_POWER_GATE_STATUS_0_SRAM_DSLP_STS_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_CAR_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_CAR_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_CAR_POWER_GATE_STATUS_0_SRAM_DSLP_STS_INIT_ENUM                   OFF
#define PMC_IMPL_PART_CAR_POWER_GATE_STATUS_0_SRAM_DSLP_STS_OFF                 _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_CAR_POWER_GATE_STATUS_0_SRAM_DSLP_STS_ON                  _MK_ENUM_CONST(1)


// Register PMC_IMPL_PART_CAR_CLAMP_CONTROL_0
#define PMC_IMPL_PART_CAR_CLAMP_CONTROL_0                       _MK_ADDR_CONST(0x2e8)
#define PMC_IMPL_PART_CAR_CLAMP_CONTROL_0_SECURE                        0x0
#define PMC_IMPL_PART_CAR_CLAMP_CONTROL_0_SCR                   PG_CAR_SCR_0
#define PMC_IMPL_PART_CAR_CLAMP_CONTROL_0_WORD_COUNT                    0x1
#define PMC_IMPL_PART_CAR_CLAMP_CONTROL_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_CAR_CLAMP_CONTROL_0_RESET_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_CAR_CLAMP_CONTROL_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_CAR_CLAMP_CONTROL_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_CAR_CLAMP_CONTROL_0_READ_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_CAR_CLAMP_CONTROL_0_WRITE_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_CAR_CLAMP_CONTROL_0_CLAMP_SHIFT                   _MK_SHIFT_CONST(0)
#define PMC_IMPL_PART_CAR_CLAMP_CONTROL_0_CLAMP_FIELD                   _MK_FIELD_CONST(0x1, PMC_IMPL_PART_CAR_CLAMP_CONTROL_0_CLAMP_SHIFT)
#define PMC_IMPL_PART_CAR_CLAMP_CONTROL_0_CLAMP_RANGE                   0:0
#define PMC_IMPL_PART_CAR_CLAMP_CONTROL_0_CLAMP_WOFFSET                 0x0
#define PMC_IMPL_PART_CAR_CLAMP_CONTROL_0_CLAMP_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_CAR_CLAMP_CONTROL_0_CLAMP_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_CAR_CLAMP_CONTROL_0_CLAMP_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_CAR_CLAMP_CONTROL_0_CLAMP_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_CAR_CLAMP_CONTROL_0_CLAMP_INIT_ENUM                       OFF
#define PMC_IMPL_PART_CAR_CLAMP_CONTROL_0_CLAMP_OFF                     _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_CAR_CLAMP_CONTROL_0_CLAMP_ON                      _MK_ENUM_CONST(1)


// Register PMC_IMPL_PART_EMCA_POWER_GATE_CONTROL_0
#define PMC_IMPL_PART_EMCA_POWER_GATE_CONTROL_0                 _MK_ADDR_CONST(0x2ec)
#define PMC_IMPL_PART_EMCA_POWER_GATE_CONTROL_0_SECURE                  0x0
#define PMC_IMPL_PART_EMCA_POWER_GATE_CONTROL_0_SCR                     PG_EMCA_SCR_0
#define PMC_IMPL_PART_EMCA_POWER_GATE_CONTROL_0_WORD_COUNT                      0x1
#define PMC_IMPL_PART_EMCA_POWER_GATE_CONTROL_0_RESET_VAL                       _MK_MASK_CONST(0x80000000)
#define PMC_IMPL_PART_EMCA_POWER_GATE_CONTROL_0_RESET_MASK                      _MK_MASK_CONST(0x8000010f)
#define PMC_IMPL_PART_EMCA_POWER_GATE_CONTROL_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_EMCA_POWER_GATE_CONTROL_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_EMCA_POWER_GATE_CONTROL_0_READ_MASK                       _MK_MASK_CONST(0x8000010f)
#define PMC_IMPL_PART_EMCA_POWER_GATE_CONTROL_0_WRITE_MASK                      _MK_MASK_CONST(0x8000010f)
#define PMC_IMPL_PART_EMCA_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SHIFT                       _MK_SHIFT_CONST(0)
#define PMC_IMPL_PART_EMCA_POWER_GATE_CONTROL_0_LOGIC_SLEEP_FIELD                       _MK_FIELD_CONST(0x1, PMC_IMPL_PART_EMCA_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SHIFT)
#define PMC_IMPL_PART_EMCA_POWER_GATE_CONTROL_0_LOGIC_SLEEP_RANGE                       0:0
#define PMC_IMPL_PART_EMCA_POWER_GATE_CONTROL_0_LOGIC_SLEEP_WOFFSET                     0x0
#define PMC_IMPL_PART_EMCA_POWER_GATE_CONTROL_0_LOGIC_SLEEP_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_EMCA_POWER_GATE_CONTROL_0_LOGIC_SLEEP_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_EMCA_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_EMCA_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_EMCA_POWER_GATE_CONTROL_0_LOGIC_SLEEP_INIT_ENUM                   OFF
#define PMC_IMPL_PART_EMCA_POWER_GATE_CONTROL_0_LOGIC_SLEEP_OFF                 _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_EMCA_POWER_GATE_CONTROL_0_LOGIC_SLEEP_ON                  _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_EMCA_POWER_GATE_CONTROL_0_SRAM_SD_SHIFT                   _MK_SHIFT_CONST(1)
#define PMC_IMPL_PART_EMCA_POWER_GATE_CONTROL_0_SRAM_SD_FIELD                   _MK_FIELD_CONST(0x1, PMC_IMPL_PART_EMCA_POWER_GATE_CONTROL_0_SRAM_SD_SHIFT)
#define PMC_IMPL_PART_EMCA_POWER_GATE_CONTROL_0_SRAM_SD_RANGE                   1:1
#define PMC_IMPL_PART_EMCA_POWER_GATE_CONTROL_0_SRAM_SD_WOFFSET                 0x0
#define PMC_IMPL_PART_EMCA_POWER_GATE_CONTROL_0_SRAM_SD_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_EMCA_POWER_GATE_CONTROL_0_SRAM_SD_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_EMCA_POWER_GATE_CONTROL_0_SRAM_SD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_EMCA_POWER_GATE_CONTROL_0_SRAM_SD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_EMCA_POWER_GATE_CONTROL_0_SRAM_SD_INIT_ENUM                       OFF
#define PMC_IMPL_PART_EMCA_POWER_GATE_CONTROL_0_SRAM_SD_OFF                     _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_EMCA_POWER_GATE_CONTROL_0_SRAM_SD_ON                      _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_EMCA_POWER_GATE_CONTROL_0_SRAM_SLP_SHIFT                  _MK_SHIFT_CONST(2)
#define PMC_IMPL_PART_EMCA_POWER_GATE_CONTROL_0_SRAM_SLP_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_PART_EMCA_POWER_GATE_CONTROL_0_SRAM_SLP_SHIFT)
#define PMC_IMPL_PART_EMCA_POWER_GATE_CONTROL_0_SRAM_SLP_RANGE                  2:2
#define PMC_IMPL_PART_EMCA_POWER_GATE_CONTROL_0_SRAM_SLP_WOFFSET                        0x0
#define PMC_IMPL_PART_EMCA_POWER_GATE_CONTROL_0_SRAM_SLP_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_EMCA_POWER_GATE_CONTROL_0_SRAM_SLP_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_EMCA_POWER_GATE_CONTROL_0_SRAM_SLP_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_EMCA_POWER_GATE_CONTROL_0_SRAM_SLP_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_EMCA_POWER_GATE_CONTROL_0_SRAM_SLP_INIT_ENUM                      OFF
#define PMC_IMPL_PART_EMCA_POWER_GATE_CONTROL_0_SRAM_SLP_OFF                    _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_EMCA_POWER_GATE_CONTROL_0_SRAM_SLP_ON                     _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_EMCA_POWER_GATE_CONTROL_0_SRAM_DSLP_SHIFT                 _MK_SHIFT_CONST(3)
#define PMC_IMPL_PART_EMCA_POWER_GATE_CONTROL_0_SRAM_DSLP_FIELD                 _MK_FIELD_CONST(0x1, PMC_IMPL_PART_EMCA_POWER_GATE_CONTROL_0_SRAM_DSLP_SHIFT)
#define PMC_IMPL_PART_EMCA_POWER_GATE_CONTROL_0_SRAM_DSLP_RANGE                 3:3
#define PMC_IMPL_PART_EMCA_POWER_GATE_CONTROL_0_SRAM_DSLP_WOFFSET                       0x0
#define PMC_IMPL_PART_EMCA_POWER_GATE_CONTROL_0_SRAM_DSLP_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_EMCA_POWER_GATE_CONTROL_0_SRAM_DSLP_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_EMCA_POWER_GATE_CONTROL_0_SRAM_DSLP_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_EMCA_POWER_GATE_CONTROL_0_SRAM_DSLP_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_EMCA_POWER_GATE_CONTROL_0_SRAM_DSLP_INIT_ENUM                     OFF
#define PMC_IMPL_PART_EMCA_POWER_GATE_CONTROL_0_SRAM_DSLP_OFF                   _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_EMCA_POWER_GATE_CONTROL_0_SRAM_DSLP_ON                    _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_EMCA_POWER_GATE_CONTROL_0_START_SHIFT                     _MK_SHIFT_CONST(8)
#define PMC_IMPL_PART_EMCA_POWER_GATE_CONTROL_0_START_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_PART_EMCA_POWER_GATE_CONTROL_0_START_SHIFT)
#define PMC_IMPL_PART_EMCA_POWER_GATE_CONTROL_0_START_RANGE                     8:8
#define PMC_IMPL_PART_EMCA_POWER_GATE_CONTROL_0_START_WOFFSET                   0x0
#define PMC_IMPL_PART_EMCA_POWER_GATE_CONTROL_0_START_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_EMCA_POWER_GATE_CONTROL_0_START_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_EMCA_POWER_GATE_CONTROL_0_START_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_EMCA_POWER_GATE_CONTROL_0_START_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_EMCA_POWER_GATE_CONTROL_0_START_INIT_ENUM                 DONE
#define PMC_IMPL_PART_EMCA_POWER_GATE_CONTROL_0_START_DONE                      _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_EMCA_POWER_GATE_CONTROL_0_START_PENDING                   _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_EMCA_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SHIFT                       _MK_SHIFT_CONST(31)
#define PMC_IMPL_PART_EMCA_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_FIELD                       _MK_FIELD_CONST(0x1, PMC_IMPL_PART_EMCA_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SHIFT)
#define PMC_IMPL_PART_EMCA_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_RANGE                       31:31
#define PMC_IMPL_PART_EMCA_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_WOFFSET                     0x0
#define PMC_IMPL_PART_EMCA_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_DEFAULT                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_EMCA_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_EMCA_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_EMCA_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_EMCA_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_INIT_ENUM                   ENABLE
#define PMC_IMPL_PART_EMCA_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_DISABLE                     _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_EMCA_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_ENABLE                      _MK_ENUM_CONST(1)


// Register PMC_IMPL_PART_EMCA_POWER_GATE_STATUS_0
#define PMC_IMPL_PART_EMCA_POWER_GATE_STATUS_0                  _MK_ADDR_CONST(0x2f0)
#define PMC_IMPL_PART_EMCA_POWER_GATE_STATUS_0_SECURE                   0x0
#define PMC_IMPL_PART_EMCA_POWER_GATE_STATUS_0_SCR                      PG_EMCA_SCR_0
#define PMC_IMPL_PART_EMCA_POWER_GATE_STATUS_0_WORD_COUNT                       0x1
#define PMC_IMPL_PART_EMCA_POWER_GATE_STATUS_0_RESET_VAL                        _MK_MASK_CONST(0x2)
#define PMC_IMPL_PART_EMCA_POWER_GATE_STATUS_0_RESET_MASK                       _MK_MASK_CONST(0xf)
#define PMC_IMPL_PART_EMCA_POWER_GATE_STATUS_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_EMCA_POWER_GATE_STATUS_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_EMCA_POWER_GATE_STATUS_0_READ_MASK                        _MK_MASK_CONST(0xf)
#define PMC_IMPL_PART_EMCA_POWER_GATE_STATUS_0_WRITE_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_EMCA_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SHIFT                    _MK_SHIFT_CONST(0)
#define PMC_IMPL_PART_EMCA_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_FIELD                    _MK_FIELD_CONST(0x1, PMC_IMPL_PART_EMCA_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SHIFT)
#define PMC_IMPL_PART_EMCA_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_RANGE                    0:0
#define PMC_IMPL_PART_EMCA_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_WOFFSET                  0x0
#define PMC_IMPL_PART_EMCA_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_EMCA_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_EMCA_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_EMCA_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_EMCA_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_INIT_ENUM                        OFF
#define PMC_IMPL_PART_EMCA_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_OFF                      _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_EMCA_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_ON                       _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_EMCA_POWER_GATE_STATUS_0_SRAM_SD_STS_SHIFT                        _MK_SHIFT_CONST(1)
#define PMC_IMPL_PART_EMCA_POWER_GATE_STATUS_0_SRAM_SD_STS_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_PART_EMCA_POWER_GATE_STATUS_0_SRAM_SD_STS_SHIFT)
#define PMC_IMPL_PART_EMCA_POWER_GATE_STATUS_0_SRAM_SD_STS_RANGE                        1:1
#define PMC_IMPL_PART_EMCA_POWER_GATE_STATUS_0_SRAM_SD_STS_WOFFSET                      0x0
#define PMC_IMPL_PART_EMCA_POWER_GATE_STATUS_0_SRAM_SD_STS_DEFAULT                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_EMCA_POWER_GATE_STATUS_0_SRAM_SD_STS_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_EMCA_POWER_GATE_STATUS_0_SRAM_SD_STS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_EMCA_POWER_GATE_STATUS_0_SRAM_SD_STS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_EMCA_POWER_GATE_STATUS_0_SRAM_SD_STS_INIT_ENUM                    ON
#define PMC_IMPL_PART_EMCA_POWER_GATE_STATUS_0_SRAM_SD_STS_OFF                  _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_EMCA_POWER_GATE_STATUS_0_SRAM_SD_STS_ON                   _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_EMCA_POWER_GATE_STATUS_0_SRAM_SLP_STS_SHIFT                       _MK_SHIFT_CONST(2)
#define PMC_IMPL_PART_EMCA_POWER_GATE_STATUS_0_SRAM_SLP_STS_FIELD                       _MK_FIELD_CONST(0x1, PMC_IMPL_PART_EMCA_POWER_GATE_STATUS_0_SRAM_SLP_STS_SHIFT)
#define PMC_IMPL_PART_EMCA_POWER_GATE_STATUS_0_SRAM_SLP_STS_RANGE                       2:2
#define PMC_IMPL_PART_EMCA_POWER_GATE_STATUS_0_SRAM_SLP_STS_WOFFSET                     0x0
#define PMC_IMPL_PART_EMCA_POWER_GATE_STATUS_0_SRAM_SLP_STS_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_EMCA_POWER_GATE_STATUS_0_SRAM_SLP_STS_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_EMCA_POWER_GATE_STATUS_0_SRAM_SLP_STS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_EMCA_POWER_GATE_STATUS_0_SRAM_SLP_STS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_EMCA_POWER_GATE_STATUS_0_SRAM_SLP_STS_INIT_ENUM                   OFF
#define PMC_IMPL_PART_EMCA_POWER_GATE_STATUS_0_SRAM_SLP_STS_OFF                 _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_EMCA_POWER_GATE_STATUS_0_SRAM_SLP_STS_ON                  _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_EMCA_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SHIFT                      _MK_SHIFT_CONST(3)
#define PMC_IMPL_PART_EMCA_POWER_GATE_STATUS_0_SRAM_DSLP_STS_FIELD                      _MK_FIELD_CONST(0x1, PMC_IMPL_PART_EMCA_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SHIFT)
#define PMC_IMPL_PART_EMCA_POWER_GATE_STATUS_0_SRAM_DSLP_STS_RANGE                      3:3
#define PMC_IMPL_PART_EMCA_POWER_GATE_STATUS_0_SRAM_DSLP_STS_WOFFSET                    0x0
#define PMC_IMPL_PART_EMCA_POWER_GATE_STATUS_0_SRAM_DSLP_STS_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_EMCA_POWER_GATE_STATUS_0_SRAM_DSLP_STS_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_EMCA_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_EMCA_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_EMCA_POWER_GATE_STATUS_0_SRAM_DSLP_STS_INIT_ENUM                  OFF
#define PMC_IMPL_PART_EMCA_POWER_GATE_STATUS_0_SRAM_DSLP_STS_OFF                        _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_EMCA_POWER_GATE_STATUS_0_SRAM_DSLP_STS_ON                 _MK_ENUM_CONST(1)


// Register PMC_IMPL_PART_EMCA_CLAMP_CONTROL_0
#define PMC_IMPL_PART_EMCA_CLAMP_CONTROL_0                      _MK_ADDR_CONST(0x2f4)
#define PMC_IMPL_PART_EMCA_CLAMP_CONTROL_0_SECURE                       0x0
#define PMC_IMPL_PART_EMCA_CLAMP_CONTROL_0_SCR                  PG_EMCA_SCR_0
#define PMC_IMPL_PART_EMCA_CLAMP_CONTROL_0_WORD_COUNT                   0x1
#define PMC_IMPL_PART_EMCA_CLAMP_CONTROL_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_EMCA_CLAMP_CONTROL_0_RESET_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_EMCA_CLAMP_CONTROL_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_EMCA_CLAMP_CONTROL_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_EMCA_CLAMP_CONTROL_0_READ_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_EMCA_CLAMP_CONTROL_0_WRITE_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_EMCA_CLAMP_CONTROL_0_CLAMP_SHIFT                  _MK_SHIFT_CONST(0)
#define PMC_IMPL_PART_EMCA_CLAMP_CONTROL_0_CLAMP_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_PART_EMCA_CLAMP_CONTROL_0_CLAMP_SHIFT)
#define PMC_IMPL_PART_EMCA_CLAMP_CONTROL_0_CLAMP_RANGE                  0:0
#define PMC_IMPL_PART_EMCA_CLAMP_CONTROL_0_CLAMP_WOFFSET                        0x0
#define PMC_IMPL_PART_EMCA_CLAMP_CONTROL_0_CLAMP_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_EMCA_CLAMP_CONTROL_0_CLAMP_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_EMCA_CLAMP_CONTROL_0_CLAMP_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_EMCA_CLAMP_CONTROL_0_CLAMP_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_EMCA_CLAMP_CONTROL_0_CLAMP_INIT_ENUM                      OFF
#define PMC_IMPL_PART_EMCA_CLAMP_CONTROL_0_CLAMP_OFF                    _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_EMCA_CLAMP_CONTROL_0_CLAMP_ON                     _MK_ENUM_CONST(1)


// Register PMC_IMPL_PART_EMCB_POWER_GATE_CONTROL_0
#define PMC_IMPL_PART_EMCB_POWER_GATE_CONTROL_0                 _MK_ADDR_CONST(0x2f8)
#define PMC_IMPL_PART_EMCB_POWER_GATE_CONTROL_0_SECURE                  0x0
#define PMC_IMPL_PART_EMCB_POWER_GATE_CONTROL_0_SCR                     PG_EMCB_SCR_0
#define PMC_IMPL_PART_EMCB_POWER_GATE_CONTROL_0_WORD_COUNT                      0x1
#define PMC_IMPL_PART_EMCB_POWER_GATE_CONTROL_0_RESET_VAL                       _MK_MASK_CONST(0x80000000)
#define PMC_IMPL_PART_EMCB_POWER_GATE_CONTROL_0_RESET_MASK                      _MK_MASK_CONST(0x8000010f)
#define PMC_IMPL_PART_EMCB_POWER_GATE_CONTROL_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_EMCB_POWER_GATE_CONTROL_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_EMCB_POWER_GATE_CONTROL_0_READ_MASK                       _MK_MASK_CONST(0x8000010f)
#define PMC_IMPL_PART_EMCB_POWER_GATE_CONTROL_0_WRITE_MASK                      _MK_MASK_CONST(0x8000010f)
#define PMC_IMPL_PART_EMCB_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SHIFT                       _MK_SHIFT_CONST(0)
#define PMC_IMPL_PART_EMCB_POWER_GATE_CONTROL_0_LOGIC_SLEEP_FIELD                       _MK_FIELD_CONST(0x1, PMC_IMPL_PART_EMCB_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SHIFT)
#define PMC_IMPL_PART_EMCB_POWER_GATE_CONTROL_0_LOGIC_SLEEP_RANGE                       0:0
#define PMC_IMPL_PART_EMCB_POWER_GATE_CONTROL_0_LOGIC_SLEEP_WOFFSET                     0x0
#define PMC_IMPL_PART_EMCB_POWER_GATE_CONTROL_0_LOGIC_SLEEP_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_EMCB_POWER_GATE_CONTROL_0_LOGIC_SLEEP_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_EMCB_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_EMCB_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_EMCB_POWER_GATE_CONTROL_0_LOGIC_SLEEP_INIT_ENUM                   OFF
#define PMC_IMPL_PART_EMCB_POWER_GATE_CONTROL_0_LOGIC_SLEEP_OFF                 _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_EMCB_POWER_GATE_CONTROL_0_LOGIC_SLEEP_ON                  _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_EMCB_POWER_GATE_CONTROL_0_SRAM_SD_SHIFT                   _MK_SHIFT_CONST(1)
#define PMC_IMPL_PART_EMCB_POWER_GATE_CONTROL_0_SRAM_SD_FIELD                   _MK_FIELD_CONST(0x1, PMC_IMPL_PART_EMCB_POWER_GATE_CONTROL_0_SRAM_SD_SHIFT)
#define PMC_IMPL_PART_EMCB_POWER_GATE_CONTROL_0_SRAM_SD_RANGE                   1:1
#define PMC_IMPL_PART_EMCB_POWER_GATE_CONTROL_0_SRAM_SD_WOFFSET                 0x0
#define PMC_IMPL_PART_EMCB_POWER_GATE_CONTROL_0_SRAM_SD_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_EMCB_POWER_GATE_CONTROL_0_SRAM_SD_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_EMCB_POWER_GATE_CONTROL_0_SRAM_SD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_EMCB_POWER_GATE_CONTROL_0_SRAM_SD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_EMCB_POWER_GATE_CONTROL_0_SRAM_SD_INIT_ENUM                       OFF
#define PMC_IMPL_PART_EMCB_POWER_GATE_CONTROL_0_SRAM_SD_OFF                     _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_EMCB_POWER_GATE_CONTROL_0_SRAM_SD_ON                      _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_EMCB_POWER_GATE_CONTROL_0_SRAM_SLP_SHIFT                  _MK_SHIFT_CONST(2)
#define PMC_IMPL_PART_EMCB_POWER_GATE_CONTROL_0_SRAM_SLP_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_PART_EMCB_POWER_GATE_CONTROL_0_SRAM_SLP_SHIFT)
#define PMC_IMPL_PART_EMCB_POWER_GATE_CONTROL_0_SRAM_SLP_RANGE                  2:2
#define PMC_IMPL_PART_EMCB_POWER_GATE_CONTROL_0_SRAM_SLP_WOFFSET                        0x0
#define PMC_IMPL_PART_EMCB_POWER_GATE_CONTROL_0_SRAM_SLP_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_EMCB_POWER_GATE_CONTROL_0_SRAM_SLP_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_EMCB_POWER_GATE_CONTROL_0_SRAM_SLP_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_EMCB_POWER_GATE_CONTROL_0_SRAM_SLP_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_EMCB_POWER_GATE_CONTROL_0_SRAM_SLP_INIT_ENUM                      OFF
#define PMC_IMPL_PART_EMCB_POWER_GATE_CONTROL_0_SRAM_SLP_OFF                    _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_EMCB_POWER_GATE_CONTROL_0_SRAM_SLP_ON                     _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_EMCB_POWER_GATE_CONTROL_0_SRAM_DSLP_SHIFT                 _MK_SHIFT_CONST(3)
#define PMC_IMPL_PART_EMCB_POWER_GATE_CONTROL_0_SRAM_DSLP_FIELD                 _MK_FIELD_CONST(0x1, PMC_IMPL_PART_EMCB_POWER_GATE_CONTROL_0_SRAM_DSLP_SHIFT)
#define PMC_IMPL_PART_EMCB_POWER_GATE_CONTROL_0_SRAM_DSLP_RANGE                 3:3
#define PMC_IMPL_PART_EMCB_POWER_GATE_CONTROL_0_SRAM_DSLP_WOFFSET                       0x0
#define PMC_IMPL_PART_EMCB_POWER_GATE_CONTROL_0_SRAM_DSLP_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_EMCB_POWER_GATE_CONTROL_0_SRAM_DSLP_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_EMCB_POWER_GATE_CONTROL_0_SRAM_DSLP_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_EMCB_POWER_GATE_CONTROL_0_SRAM_DSLP_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_EMCB_POWER_GATE_CONTROL_0_SRAM_DSLP_INIT_ENUM                     OFF
#define PMC_IMPL_PART_EMCB_POWER_GATE_CONTROL_0_SRAM_DSLP_OFF                   _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_EMCB_POWER_GATE_CONTROL_0_SRAM_DSLP_ON                    _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_EMCB_POWER_GATE_CONTROL_0_START_SHIFT                     _MK_SHIFT_CONST(8)
#define PMC_IMPL_PART_EMCB_POWER_GATE_CONTROL_0_START_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_PART_EMCB_POWER_GATE_CONTROL_0_START_SHIFT)
#define PMC_IMPL_PART_EMCB_POWER_GATE_CONTROL_0_START_RANGE                     8:8
#define PMC_IMPL_PART_EMCB_POWER_GATE_CONTROL_0_START_WOFFSET                   0x0
#define PMC_IMPL_PART_EMCB_POWER_GATE_CONTROL_0_START_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_EMCB_POWER_GATE_CONTROL_0_START_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_EMCB_POWER_GATE_CONTROL_0_START_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_EMCB_POWER_GATE_CONTROL_0_START_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_EMCB_POWER_GATE_CONTROL_0_START_INIT_ENUM                 DONE
#define PMC_IMPL_PART_EMCB_POWER_GATE_CONTROL_0_START_DONE                      _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_EMCB_POWER_GATE_CONTROL_0_START_PENDING                   _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_EMCB_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SHIFT                       _MK_SHIFT_CONST(31)
#define PMC_IMPL_PART_EMCB_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_FIELD                       _MK_FIELD_CONST(0x1, PMC_IMPL_PART_EMCB_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SHIFT)
#define PMC_IMPL_PART_EMCB_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_RANGE                       31:31
#define PMC_IMPL_PART_EMCB_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_WOFFSET                     0x0
#define PMC_IMPL_PART_EMCB_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_DEFAULT                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_EMCB_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_EMCB_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_EMCB_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_EMCB_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_INIT_ENUM                   ENABLE
#define PMC_IMPL_PART_EMCB_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_DISABLE                     _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_EMCB_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_ENABLE                      _MK_ENUM_CONST(1)


// Register PMC_IMPL_PART_EMCB_POWER_GATE_STATUS_0
#define PMC_IMPL_PART_EMCB_POWER_GATE_STATUS_0                  _MK_ADDR_CONST(0x2fc)
#define PMC_IMPL_PART_EMCB_POWER_GATE_STATUS_0_SECURE                   0x0
#define PMC_IMPL_PART_EMCB_POWER_GATE_STATUS_0_SCR                      PG_EMCB_SCR_0
#define PMC_IMPL_PART_EMCB_POWER_GATE_STATUS_0_WORD_COUNT                       0x1
#define PMC_IMPL_PART_EMCB_POWER_GATE_STATUS_0_RESET_VAL                        _MK_MASK_CONST(0x2)
#define PMC_IMPL_PART_EMCB_POWER_GATE_STATUS_0_RESET_MASK                       _MK_MASK_CONST(0xf)
#define PMC_IMPL_PART_EMCB_POWER_GATE_STATUS_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_EMCB_POWER_GATE_STATUS_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_EMCB_POWER_GATE_STATUS_0_READ_MASK                        _MK_MASK_CONST(0xf)
#define PMC_IMPL_PART_EMCB_POWER_GATE_STATUS_0_WRITE_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_EMCB_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SHIFT                    _MK_SHIFT_CONST(0)
#define PMC_IMPL_PART_EMCB_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_FIELD                    _MK_FIELD_CONST(0x1, PMC_IMPL_PART_EMCB_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SHIFT)
#define PMC_IMPL_PART_EMCB_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_RANGE                    0:0
#define PMC_IMPL_PART_EMCB_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_WOFFSET                  0x0
#define PMC_IMPL_PART_EMCB_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_EMCB_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_EMCB_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_EMCB_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_EMCB_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_INIT_ENUM                        OFF
#define PMC_IMPL_PART_EMCB_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_OFF                      _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_EMCB_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_ON                       _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_EMCB_POWER_GATE_STATUS_0_SRAM_SD_STS_SHIFT                        _MK_SHIFT_CONST(1)
#define PMC_IMPL_PART_EMCB_POWER_GATE_STATUS_0_SRAM_SD_STS_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_PART_EMCB_POWER_GATE_STATUS_0_SRAM_SD_STS_SHIFT)
#define PMC_IMPL_PART_EMCB_POWER_GATE_STATUS_0_SRAM_SD_STS_RANGE                        1:1
#define PMC_IMPL_PART_EMCB_POWER_GATE_STATUS_0_SRAM_SD_STS_WOFFSET                      0x0
#define PMC_IMPL_PART_EMCB_POWER_GATE_STATUS_0_SRAM_SD_STS_DEFAULT                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_EMCB_POWER_GATE_STATUS_0_SRAM_SD_STS_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_EMCB_POWER_GATE_STATUS_0_SRAM_SD_STS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_EMCB_POWER_GATE_STATUS_0_SRAM_SD_STS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_EMCB_POWER_GATE_STATUS_0_SRAM_SD_STS_INIT_ENUM                    ON
#define PMC_IMPL_PART_EMCB_POWER_GATE_STATUS_0_SRAM_SD_STS_OFF                  _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_EMCB_POWER_GATE_STATUS_0_SRAM_SD_STS_ON                   _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_EMCB_POWER_GATE_STATUS_0_SRAM_SLP_STS_SHIFT                       _MK_SHIFT_CONST(2)
#define PMC_IMPL_PART_EMCB_POWER_GATE_STATUS_0_SRAM_SLP_STS_FIELD                       _MK_FIELD_CONST(0x1, PMC_IMPL_PART_EMCB_POWER_GATE_STATUS_0_SRAM_SLP_STS_SHIFT)
#define PMC_IMPL_PART_EMCB_POWER_GATE_STATUS_0_SRAM_SLP_STS_RANGE                       2:2
#define PMC_IMPL_PART_EMCB_POWER_GATE_STATUS_0_SRAM_SLP_STS_WOFFSET                     0x0
#define PMC_IMPL_PART_EMCB_POWER_GATE_STATUS_0_SRAM_SLP_STS_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_EMCB_POWER_GATE_STATUS_0_SRAM_SLP_STS_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_EMCB_POWER_GATE_STATUS_0_SRAM_SLP_STS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_EMCB_POWER_GATE_STATUS_0_SRAM_SLP_STS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_EMCB_POWER_GATE_STATUS_0_SRAM_SLP_STS_INIT_ENUM                   OFF
#define PMC_IMPL_PART_EMCB_POWER_GATE_STATUS_0_SRAM_SLP_STS_OFF                 _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_EMCB_POWER_GATE_STATUS_0_SRAM_SLP_STS_ON                  _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_EMCB_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SHIFT                      _MK_SHIFT_CONST(3)
#define PMC_IMPL_PART_EMCB_POWER_GATE_STATUS_0_SRAM_DSLP_STS_FIELD                      _MK_FIELD_CONST(0x1, PMC_IMPL_PART_EMCB_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SHIFT)
#define PMC_IMPL_PART_EMCB_POWER_GATE_STATUS_0_SRAM_DSLP_STS_RANGE                      3:3
#define PMC_IMPL_PART_EMCB_POWER_GATE_STATUS_0_SRAM_DSLP_STS_WOFFSET                    0x0
#define PMC_IMPL_PART_EMCB_POWER_GATE_STATUS_0_SRAM_DSLP_STS_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_EMCB_POWER_GATE_STATUS_0_SRAM_DSLP_STS_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_EMCB_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_EMCB_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_EMCB_POWER_GATE_STATUS_0_SRAM_DSLP_STS_INIT_ENUM                  OFF
#define PMC_IMPL_PART_EMCB_POWER_GATE_STATUS_0_SRAM_DSLP_STS_OFF                        _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_EMCB_POWER_GATE_STATUS_0_SRAM_DSLP_STS_ON                 _MK_ENUM_CONST(1)


// Register PMC_IMPL_PART_EMCB_CLAMP_CONTROL_0
#define PMC_IMPL_PART_EMCB_CLAMP_CONTROL_0                      _MK_ADDR_CONST(0x300)
#define PMC_IMPL_PART_EMCB_CLAMP_CONTROL_0_SECURE                       0x0
#define PMC_IMPL_PART_EMCB_CLAMP_CONTROL_0_SCR                  PG_EMCB_SCR_0
#define PMC_IMPL_PART_EMCB_CLAMP_CONTROL_0_WORD_COUNT                   0x1
#define PMC_IMPL_PART_EMCB_CLAMP_CONTROL_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_EMCB_CLAMP_CONTROL_0_RESET_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_EMCB_CLAMP_CONTROL_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_EMCB_CLAMP_CONTROL_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_EMCB_CLAMP_CONTROL_0_READ_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_EMCB_CLAMP_CONTROL_0_WRITE_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_EMCB_CLAMP_CONTROL_0_CLAMP_SHIFT                  _MK_SHIFT_CONST(0)
#define PMC_IMPL_PART_EMCB_CLAMP_CONTROL_0_CLAMP_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_PART_EMCB_CLAMP_CONTROL_0_CLAMP_SHIFT)
#define PMC_IMPL_PART_EMCB_CLAMP_CONTROL_0_CLAMP_RANGE                  0:0
#define PMC_IMPL_PART_EMCB_CLAMP_CONTROL_0_CLAMP_WOFFSET                        0x0
#define PMC_IMPL_PART_EMCB_CLAMP_CONTROL_0_CLAMP_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_EMCB_CLAMP_CONTROL_0_CLAMP_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_EMCB_CLAMP_CONTROL_0_CLAMP_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_EMCB_CLAMP_CONTROL_0_CLAMP_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_EMCB_CLAMP_CONTROL_0_CLAMP_INIT_ENUM                      OFF
#define PMC_IMPL_PART_EMCB_CLAMP_CONTROL_0_CLAMP_OFF                    _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_EMCB_CLAMP_CONTROL_0_CLAMP_ON                     _MK_ENUM_CONST(1)


// Register PMC_IMPL_PART_HOST_POWER_GATE_CONTROL_0
#define PMC_IMPL_PART_HOST_POWER_GATE_CONTROL_0                 _MK_ADDR_CONST(0x304)
#define PMC_IMPL_PART_HOST_POWER_GATE_CONTROL_0_SECURE                  0x0
#define PMC_IMPL_PART_HOST_POWER_GATE_CONTROL_0_SCR                     PG_HOST_SCR_0
#define PMC_IMPL_PART_HOST_POWER_GATE_CONTROL_0_WORD_COUNT                      0x1
#define PMC_IMPL_PART_HOST_POWER_GATE_CONTROL_0_RESET_VAL                       _MK_MASK_CONST(0x80000000)
#define PMC_IMPL_PART_HOST_POWER_GATE_CONTROL_0_RESET_MASK                      _MK_MASK_CONST(0x8000010f)
#define PMC_IMPL_PART_HOST_POWER_GATE_CONTROL_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_HOST_POWER_GATE_CONTROL_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_HOST_POWER_GATE_CONTROL_0_READ_MASK                       _MK_MASK_CONST(0x8000010f)
#define PMC_IMPL_PART_HOST_POWER_GATE_CONTROL_0_WRITE_MASK                      _MK_MASK_CONST(0x8000010f)
#define PMC_IMPL_PART_HOST_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SHIFT                       _MK_SHIFT_CONST(0)
#define PMC_IMPL_PART_HOST_POWER_GATE_CONTROL_0_LOGIC_SLEEP_FIELD                       _MK_FIELD_CONST(0x1, PMC_IMPL_PART_HOST_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SHIFT)
#define PMC_IMPL_PART_HOST_POWER_GATE_CONTROL_0_LOGIC_SLEEP_RANGE                       0:0
#define PMC_IMPL_PART_HOST_POWER_GATE_CONTROL_0_LOGIC_SLEEP_WOFFSET                     0x0
#define PMC_IMPL_PART_HOST_POWER_GATE_CONTROL_0_LOGIC_SLEEP_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_HOST_POWER_GATE_CONTROL_0_LOGIC_SLEEP_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_HOST_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_HOST_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_HOST_POWER_GATE_CONTROL_0_LOGIC_SLEEP_INIT_ENUM                   OFF
#define PMC_IMPL_PART_HOST_POWER_GATE_CONTROL_0_LOGIC_SLEEP_OFF                 _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_HOST_POWER_GATE_CONTROL_0_LOGIC_SLEEP_ON                  _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_HOST_POWER_GATE_CONTROL_0_SRAM_SD_SHIFT                   _MK_SHIFT_CONST(1)
#define PMC_IMPL_PART_HOST_POWER_GATE_CONTROL_0_SRAM_SD_FIELD                   _MK_FIELD_CONST(0x1, PMC_IMPL_PART_HOST_POWER_GATE_CONTROL_0_SRAM_SD_SHIFT)
#define PMC_IMPL_PART_HOST_POWER_GATE_CONTROL_0_SRAM_SD_RANGE                   1:1
#define PMC_IMPL_PART_HOST_POWER_GATE_CONTROL_0_SRAM_SD_WOFFSET                 0x0
#define PMC_IMPL_PART_HOST_POWER_GATE_CONTROL_0_SRAM_SD_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_HOST_POWER_GATE_CONTROL_0_SRAM_SD_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_HOST_POWER_GATE_CONTROL_0_SRAM_SD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_HOST_POWER_GATE_CONTROL_0_SRAM_SD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_HOST_POWER_GATE_CONTROL_0_SRAM_SD_INIT_ENUM                       OFF
#define PMC_IMPL_PART_HOST_POWER_GATE_CONTROL_0_SRAM_SD_OFF                     _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_HOST_POWER_GATE_CONTROL_0_SRAM_SD_ON                      _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_HOST_POWER_GATE_CONTROL_0_SRAM_SLP_SHIFT                  _MK_SHIFT_CONST(2)
#define PMC_IMPL_PART_HOST_POWER_GATE_CONTROL_0_SRAM_SLP_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_PART_HOST_POWER_GATE_CONTROL_0_SRAM_SLP_SHIFT)
#define PMC_IMPL_PART_HOST_POWER_GATE_CONTROL_0_SRAM_SLP_RANGE                  2:2
#define PMC_IMPL_PART_HOST_POWER_GATE_CONTROL_0_SRAM_SLP_WOFFSET                        0x0
#define PMC_IMPL_PART_HOST_POWER_GATE_CONTROL_0_SRAM_SLP_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_HOST_POWER_GATE_CONTROL_0_SRAM_SLP_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_HOST_POWER_GATE_CONTROL_0_SRAM_SLP_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_HOST_POWER_GATE_CONTROL_0_SRAM_SLP_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_HOST_POWER_GATE_CONTROL_0_SRAM_SLP_INIT_ENUM                      OFF
#define PMC_IMPL_PART_HOST_POWER_GATE_CONTROL_0_SRAM_SLP_OFF                    _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_HOST_POWER_GATE_CONTROL_0_SRAM_SLP_ON                     _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_HOST_POWER_GATE_CONTROL_0_SRAM_DSLP_SHIFT                 _MK_SHIFT_CONST(3)
#define PMC_IMPL_PART_HOST_POWER_GATE_CONTROL_0_SRAM_DSLP_FIELD                 _MK_FIELD_CONST(0x1, PMC_IMPL_PART_HOST_POWER_GATE_CONTROL_0_SRAM_DSLP_SHIFT)
#define PMC_IMPL_PART_HOST_POWER_GATE_CONTROL_0_SRAM_DSLP_RANGE                 3:3
#define PMC_IMPL_PART_HOST_POWER_GATE_CONTROL_0_SRAM_DSLP_WOFFSET                       0x0
#define PMC_IMPL_PART_HOST_POWER_GATE_CONTROL_0_SRAM_DSLP_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_HOST_POWER_GATE_CONTROL_0_SRAM_DSLP_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_HOST_POWER_GATE_CONTROL_0_SRAM_DSLP_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_HOST_POWER_GATE_CONTROL_0_SRAM_DSLP_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_HOST_POWER_GATE_CONTROL_0_SRAM_DSLP_INIT_ENUM                     OFF
#define PMC_IMPL_PART_HOST_POWER_GATE_CONTROL_0_SRAM_DSLP_OFF                   _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_HOST_POWER_GATE_CONTROL_0_SRAM_DSLP_ON                    _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_HOST_POWER_GATE_CONTROL_0_START_SHIFT                     _MK_SHIFT_CONST(8)
#define PMC_IMPL_PART_HOST_POWER_GATE_CONTROL_0_START_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_PART_HOST_POWER_GATE_CONTROL_0_START_SHIFT)
#define PMC_IMPL_PART_HOST_POWER_GATE_CONTROL_0_START_RANGE                     8:8
#define PMC_IMPL_PART_HOST_POWER_GATE_CONTROL_0_START_WOFFSET                   0x0
#define PMC_IMPL_PART_HOST_POWER_GATE_CONTROL_0_START_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_HOST_POWER_GATE_CONTROL_0_START_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_HOST_POWER_GATE_CONTROL_0_START_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_HOST_POWER_GATE_CONTROL_0_START_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_HOST_POWER_GATE_CONTROL_0_START_INIT_ENUM                 DONE
#define PMC_IMPL_PART_HOST_POWER_GATE_CONTROL_0_START_DONE                      _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_HOST_POWER_GATE_CONTROL_0_START_PENDING                   _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_HOST_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SHIFT                       _MK_SHIFT_CONST(31)
#define PMC_IMPL_PART_HOST_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_FIELD                       _MK_FIELD_CONST(0x1, PMC_IMPL_PART_HOST_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SHIFT)
#define PMC_IMPL_PART_HOST_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_RANGE                       31:31
#define PMC_IMPL_PART_HOST_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_WOFFSET                     0x0
#define PMC_IMPL_PART_HOST_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_DEFAULT                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_HOST_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_HOST_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_HOST_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_HOST_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_INIT_ENUM                   ENABLE
#define PMC_IMPL_PART_HOST_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_DISABLE                     _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_HOST_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_ENABLE                      _MK_ENUM_CONST(1)


// Register PMC_IMPL_PART_HOST_POWER_GATE_STATUS_0
#define PMC_IMPL_PART_HOST_POWER_GATE_STATUS_0                  _MK_ADDR_CONST(0x308)
#define PMC_IMPL_PART_HOST_POWER_GATE_STATUS_0_SECURE                   0x0
#define PMC_IMPL_PART_HOST_POWER_GATE_STATUS_0_SCR                      PG_HOST_SCR_0
#define PMC_IMPL_PART_HOST_POWER_GATE_STATUS_0_WORD_COUNT                       0x1
#define PMC_IMPL_PART_HOST_POWER_GATE_STATUS_0_RESET_VAL                        _MK_MASK_CONST(0x2)
#define PMC_IMPL_PART_HOST_POWER_GATE_STATUS_0_RESET_MASK                       _MK_MASK_CONST(0xf)
#define PMC_IMPL_PART_HOST_POWER_GATE_STATUS_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_HOST_POWER_GATE_STATUS_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_HOST_POWER_GATE_STATUS_0_READ_MASK                        _MK_MASK_CONST(0xf)
#define PMC_IMPL_PART_HOST_POWER_GATE_STATUS_0_WRITE_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_HOST_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SHIFT                    _MK_SHIFT_CONST(0)
#define PMC_IMPL_PART_HOST_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_FIELD                    _MK_FIELD_CONST(0x1, PMC_IMPL_PART_HOST_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SHIFT)
#define PMC_IMPL_PART_HOST_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_RANGE                    0:0
#define PMC_IMPL_PART_HOST_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_WOFFSET                  0x0
#define PMC_IMPL_PART_HOST_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_HOST_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_HOST_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_HOST_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_HOST_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_INIT_ENUM                        OFF
#define PMC_IMPL_PART_HOST_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_OFF                      _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_HOST_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_ON                       _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_HOST_POWER_GATE_STATUS_0_SRAM_SD_STS_SHIFT                        _MK_SHIFT_CONST(1)
#define PMC_IMPL_PART_HOST_POWER_GATE_STATUS_0_SRAM_SD_STS_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_PART_HOST_POWER_GATE_STATUS_0_SRAM_SD_STS_SHIFT)
#define PMC_IMPL_PART_HOST_POWER_GATE_STATUS_0_SRAM_SD_STS_RANGE                        1:1
#define PMC_IMPL_PART_HOST_POWER_GATE_STATUS_0_SRAM_SD_STS_WOFFSET                      0x0
#define PMC_IMPL_PART_HOST_POWER_GATE_STATUS_0_SRAM_SD_STS_DEFAULT                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_HOST_POWER_GATE_STATUS_0_SRAM_SD_STS_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_HOST_POWER_GATE_STATUS_0_SRAM_SD_STS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_HOST_POWER_GATE_STATUS_0_SRAM_SD_STS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_HOST_POWER_GATE_STATUS_0_SRAM_SD_STS_INIT_ENUM                    ON
#define PMC_IMPL_PART_HOST_POWER_GATE_STATUS_0_SRAM_SD_STS_OFF                  _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_HOST_POWER_GATE_STATUS_0_SRAM_SD_STS_ON                   _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_HOST_POWER_GATE_STATUS_0_SRAM_SLP_STS_SHIFT                       _MK_SHIFT_CONST(2)
#define PMC_IMPL_PART_HOST_POWER_GATE_STATUS_0_SRAM_SLP_STS_FIELD                       _MK_FIELD_CONST(0x1, PMC_IMPL_PART_HOST_POWER_GATE_STATUS_0_SRAM_SLP_STS_SHIFT)
#define PMC_IMPL_PART_HOST_POWER_GATE_STATUS_0_SRAM_SLP_STS_RANGE                       2:2
#define PMC_IMPL_PART_HOST_POWER_GATE_STATUS_0_SRAM_SLP_STS_WOFFSET                     0x0
#define PMC_IMPL_PART_HOST_POWER_GATE_STATUS_0_SRAM_SLP_STS_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_HOST_POWER_GATE_STATUS_0_SRAM_SLP_STS_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_HOST_POWER_GATE_STATUS_0_SRAM_SLP_STS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_HOST_POWER_GATE_STATUS_0_SRAM_SLP_STS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_HOST_POWER_GATE_STATUS_0_SRAM_SLP_STS_INIT_ENUM                   OFF
#define PMC_IMPL_PART_HOST_POWER_GATE_STATUS_0_SRAM_SLP_STS_OFF                 _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_HOST_POWER_GATE_STATUS_0_SRAM_SLP_STS_ON                  _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_HOST_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SHIFT                      _MK_SHIFT_CONST(3)
#define PMC_IMPL_PART_HOST_POWER_GATE_STATUS_0_SRAM_DSLP_STS_FIELD                      _MK_FIELD_CONST(0x1, PMC_IMPL_PART_HOST_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SHIFT)
#define PMC_IMPL_PART_HOST_POWER_GATE_STATUS_0_SRAM_DSLP_STS_RANGE                      3:3
#define PMC_IMPL_PART_HOST_POWER_GATE_STATUS_0_SRAM_DSLP_STS_WOFFSET                    0x0
#define PMC_IMPL_PART_HOST_POWER_GATE_STATUS_0_SRAM_DSLP_STS_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_HOST_POWER_GATE_STATUS_0_SRAM_DSLP_STS_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_HOST_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_HOST_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_HOST_POWER_GATE_STATUS_0_SRAM_DSLP_STS_INIT_ENUM                  OFF
#define PMC_IMPL_PART_HOST_POWER_GATE_STATUS_0_SRAM_DSLP_STS_OFF                        _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_HOST_POWER_GATE_STATUS_0_SRAM_DSLP_STS_ON                 _MK_ENUM_CONST(1)


// Register PMC_IMPL_PART_HOST_CLAMP_CONTROL_0
#define PMC_IMPL_PART_HOST_CLAMP_CONTROL_0                      _MK_ADDR_CONST(0x30c)
#define PMC_IMPL_PART_HOST_CLAMP_CONTROL_0_SECURE                       0x0
#define PMC_IMPL_PART_HOST_CLAMP_CONTROL_0_SCR                  PG_HOST_SCR_0
#define PMC_IMPL_PART_HOST_CLAMP_CONTROL_0_WORD_COUNT                   0x1
#define PMC_IMPL_PART_HOST_CLAMP_CONTROL_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_HOST_CLAMP_CONTROL_0_RESET_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_HOST_CLAMP_CONTROL_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_HOST_CLAMP_CONTROL_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_HOST_CLAMP_CONTROL_0_READ_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_HOST_CLAMP_CONTROL_0_WRITE_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_HOST_CLAMP_CONTROL_0_CLAMP_SHIFT                  _MK_SHIFT_CONST(0)
#define PMC_IMPL_PART_HOST_CLAMP_CONTROL_0_CLAMP_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_PART_HOST_CLAMP_CONTROL_0_CLAMP_SHIFT)
#define PMC_IMPL_PART_HOST_CLAMP_CONTROL_0_CLAMP_RANGE                  0:0
#define PMC_IMPL_PART_HOST_CLAMP_CONTROL_0_CLAMP_WOFFSET                        0x0
#define PMC_IMPL_PART_HOST_CLAMP_CONTROL_0_CLAMP_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_HOST_CLAMP_CONTROL_0_CLAMP_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_HOST_CLAMP_CONTROL_0_CLAMP_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_HOST_CLAMP_CONTROL_0_CLAMP_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_HOST_CLAMP_CONTROL_0_CLAMP_INIT_ENUM                      OFF
#define PMC_IMPL_PART_HOST_CLAMP_CONTROL_0_CLAMP_OFF                    _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_HOST_CLAMP_CONTROL_0_CLAMP_ON                     _MK_ENUM_CONST(1)


// Register PMC_IMPL_PART_MCA_POWER_GATE_CONTROL_0
#define PMC_IMPL_PART_MCA_POWER_GATE_CONTROL_0                  _MK_ADDR_CONST(0x310)
#define PMC_IMPL_PART_MCA_POWER_GATE_CONTROL_0_SECURE                   0x0
#define PMC_IMPL_PART_MCA_POWER_GATE_CONTROL_0_SCR                      PG_MCA_SCR_0
#define PMC_IMPL_PART_MCA_POWER_GATE_CONTROL_0_WORD_COUNT                       0x1
#define PMC_IMPL_PART_MCA_POWER_GATE_CONTROL_0_RESET_VAL                        _MK_MASK_CONST(0x80000000)
#define PMC_IMPL_PART_MCA_POWER_GATE_CONTROL_0_RESET_MASK                       _MK_MASK_CONST(0x8000010f)
#define PMC_IMPL_PART_MCA_POWER_GATE_CONTROL_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCA_POWER_GATE_CONTROL_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCA_POWER_GATE_CONTROL_0_READ_MASK                        _MK_MASK_CONST(0x8000010f)
#define PMC_IMPL_PART_MCA_POWER_GATE_CONTROL_0_WRITE_MASK                       _MK_MASK_CONST(0x8000010f)
#define PMC_IMPL_PART_MCA_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SHIFT                        _MK_SHIFT_CONST(0)
#define PMC_IMPL_PART_MCA_POWER_GATE_CONTROL_0_LOGIC_SLEEP_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_PART_MCA_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SHIFT)
#define PMC_IMPL_PART_MCA_POWER_GATE_CONTROL_0_LOGIC_SLEEP_RANGE                        0:0
#define PMC_IMPL_PART_MCA_POWER_GATE_CONTROL_0_LOGIC_SLEEP_WOFFSET                      0x0
#define PMC_IMPL_PART_MCA_POWER_GATE_CONTROL_0_LOGIC_SLEEP_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCA_POWER_GATE_CONTROL_0_LOGIC_SLEEP_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_MCA_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCA_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCA_POWER_GATE_CONTROL_0_LOGIC_SLEEP_INIT_ENUM                    OFF
#define PMC_IMPL_PART_MCA_POWER_GATE_CONTROL_0_LOGIC_SLEEP_OFF                  _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_MCA_POWER_GATE_CONTROL_0_LOGIC_SLEEP_ON                   _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_MCA_POWER_GATE_CONTROL_0_SRAM_SD_SHIFT                    _MK_SHIFT_CONST(1)
#define PMC_IMPL_PART_MCA_POWER_GATE_CONTROL_0_SRAM_SD_FIELD                    _MK_FIELD_CONST(0x1, PMC_IMPL_PART_MCA_POWER_GATE_CONTROL_0_SRAM_SD_SHIFT)
#define PMC_IMPL_PART_MCA_POWER_GATE_CONTROL_0_SRAM_SD_RANGE                    1:1
#define PMC_IMPL_PART_MCA_POWER_GATE_CONTROL_0_SRAM_SD_WOFFSET                  0x0
#define PMC_IMPL_PART_MCA_POWER_GATE_CONTROL_0_SRAM_SD_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCA_POWER_GATE_CONTROL_0_SRAM_SD_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_MCA_POWER_GATE_CONTROL_0_SRAM_SD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCA_POWER_GATE_CONTROL_0_SRAM_SD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCA_POWER_GATE_CONTROL_0_SRAM_SD_INIT_ENUM                        OFF
#define PMC_IMPL_PART_MCA_POWER_GATE_CONTROL_0_SRAM_SD_OFF                      _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_MCA_POWER_GATE_CONTROL_0_SRAM_SD_ON                       _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_MCA_POWER_GATE_CONTROL_0_SRAM_SLP_SHIFT                   _MK_SHIFT_CONST(2)
#define PMC_IMPL_PART_MCA_POWER_GATE_CONTROL_0_SRAM_SLP_FIELD                   _MK_FIELD_CONST(0x1, PMC_IMPL_PART_MCA_POWER_GATE_CONTROL_0_SRAM_SLP_SHIFT)
#define PMC_IMPL_PART_MCA_POWER_GATE_CONTROL_0_SRAM_SLP_RANGE                   2:2
#define PMC_IMPL_PART_MCA_POWER_GATE_CONTROL_0_SRAM_SLP_WOFFSET                 0x0
#define PMC_IMPL_PART_MCA_POWER_GATE_CONTROL_0_SRAM_SLP_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCA_POWER_GATE_CONTROL_0_SRAM_SLP_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_MCA_POWER_GATE_CONTROL_0_SRAM_SLP_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCA_POWER_GATE_CONTROL_0_SRAM_SLP_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCA_POWER_GATE_CONTROL_0_SRAM_SLP_INIT_ENUM                       OFF
#define PMC_IMPL_PART_MCA_POWER_GATE_CONTROL_0_SRAM_SLP_OFF                     _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_MCA_POWER_GATE_CONTROL_0_SRAM_SLP_ON                      _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_MCA_POWER_GATE_CONTROL_0_SRAM_DSLP_SHIFT                  _MK_SHIFT_CONST(3)
#define PMC_IMPL_PART_MCA_POWER_GATE_CONTROL_0_SRAM_DSLP_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_PART_MCA_POWER_GATE_CONTROL_0_SRAM_DSLP_SHIFT)
#define PMC_IMPL_PART_MCA_POWER_GATE_CONTROL_0_SRAM_DSLP_RANGE                  3:3
#define PMC_IMPL_PART_MCA_POWER_GATE_CONTROL_0_SRAM_DSLP_WOFFSET                        0x0
#define PMC_IMPL_PART_MCA_POWER_GATE_CONTROL_0_SRAM_DSLP_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCA_POWER_GATE_CONTROL_0_SRAM_DSLP_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_MCA_POWER_GATE_CONTROL_0_SRAM_DSLP_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCA_POWER_GATE_CONTROL_0_SRAM_DSLP_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCA_POWER_GATE_CONTROL_0_SRAM_DSLP_INIT_ENUM                      OFF
#define PMC_IMPL_PART_MCA_POWER_GATE_CONTROL_0_SRAM_DSLP_OFF                    _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_MCA_POWER_GATE_CONTROL_0_SRAM_DSLP_ON                     _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_MCA_POWER_GATE_CONTROL_0_START_SHIFT                      _MK_SHIFT_CONST(8)
#define PMC_IMPL_PART_MCA_POWER_GATE_CONTROL_0_START_FIELD                      _MK_FIELD_CONST(0x1, PMC_IMPL_PART_MCA_POWER_GATE_CONTROL_0_START_SHIFT)
#define PMC_IMPL_PART_MCA_POWER_GATE_CONTROL_0_START_RANGE                      8:8
#define PMC_IMPL_PART_MCA_POWER_GATE_CONTROL_0_START_WOFFSET                    0x0
#define PMC_IMPL_PART_MCA_POWER_GATE_CONTROL_0_START_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCA_POWER_GATE_CONTROL_0_START_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_MCA_POWER_GATE_CONTROL_0_START_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCA_POWER_GATE_CONTROL_0_START_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCA_POWER_GATE_CONTROL_0_START_INIT_ENUM                  DONE
#define PMC_IMPL_PART_MCA_POWER_GATE_CONTROL_0_START_DONE                       _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_MCA_POWER_GATE_CONTROL_0_START_PENDING                    _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_MCA_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SHIFT                        _MK_SHIFT_CONST(31)
#define PMC_IMPL_PART_MCA_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_PART_MCA_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SHIFT)
#define PMC_IMPL_PART_MCA_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_RANGE                        31:31
#define PMC_IMPL_PART_MCA_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_WOFFSET                      0x0
#define PMC_IMPL_PART_MCA_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_DEFAULT                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_MCA_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_MCA_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCA_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCA_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_INIT_ENUM                    ENABLE
#define PMC_IMPL_PART_MCA_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_DISABLE                      _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_MCA_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_ENABLE                       _MK_ENUM_CONST(1)


// Register PMC_IMPL_PART_MCA_POWER_GATE_STATUS_0
#define PMC_IMPL_PART_MCA_POWER_GATE_STATUS_0                   _MK_ADDR_CONST(0x314)
#define PMC_IMPL_PART_MCA_POWER_GATE_STATUS_0_SECURE                    0x0
#define PMC_IMPL_PART_MCA_POWER_GATE_STATUS_0_SCR                       PG_MCA_SCR_0
#define PMC_IMPL_PART_MCA_POWER_GATE_STATUS_0_WORD_COUNT                        0x1
#define PMC_IMPL_PART_MCA_POWER_GATE_STATUS_0_RESET_VAL                         _MK_MASK_CONST(0x2)
#define PMC_IMPL_PART_MCA_POWER_GATE_STATUS_0_RESET_MASK                        _MK_MASK_CONST(0xf)
#define PMC_IMPL_PART_MCA_POWER_GATE_STATUS_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCA_POWER_GATE_STATUS_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCA_POWER_GATE_STATUS_0_READ_MASK                         _MK_MASK_CONST(0xf)
#define PMC_IMPL_PART_MCA_POWER_GATE_STATUS_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCA_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SHIFT                     _MK_SHIFT_CONST(0)
#define PMC_IMPL_PART_MCA_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_PART_MCA_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SHIFT)
#define PMC_IMPL_PART_MCA_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_RANGE                     0:0
#define PMC_IMPL_PART_MCA_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_WOFFSET                   0x0
#define PMC_IMPL_PART_MCA_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCA_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_MCA_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCA_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCA_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_INIT_ENUM                 OFF
#define PMC_IMPL_PART_MCA_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_OFF                       _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_MCA_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_ON                        _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_MCA_POWER_GATE_STATUS_0_SRAM_SD_STS_SHIFT                 _MK_SHIFT_CONST(1)
#define PMC_IMPL_PART_MCA_POWER_GATE_STATUS_0_SRAM_SD_STS_FIELD                 _MK_FIELD_CONST(0x1, PMC_IMPL_PART_MCA_POWER_GATE_STATUS_0_SRAM_SD_STS_SHIFT)
#define PMC_IMPL_PART_MCA_POWER_GATE_STATUS_0_SRAM_SD_STS_RANGE                 1:1
#define PMC_IMPL_PART_MCA_POWER_GATE_STATUS_0_SRAM_SD_STS_WOFFSET                       0x0
#define PMC_IMPL_PART_MCA_POWER_GATE_STATUS_0_SRAM_SD_STS_DEFAULT                       _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_MCA_POWER_GATE_STATUS_0_SRAM_SD_STS_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_MCA_POWER_GATE_STATUS_0_SRAM_SD_STS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCA_POWER_GATE_STATUS_0_SRAM_SD_STS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCA_POWER_GATE_STATUS_0_SRAM_SD_STS_INIT_ENUM                     ON
#define PMC_IMPL_PART_MCA_POWER_GATE_STATUS_0_SRAM_SD_STS_OFF                   _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_MCA_POWER_GATE_STATUS_0_SRAM_SD_STS_ON                    _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_MCA_POWER_GATE_STATUS_0_SRAM_SLP_STS_SHIFT                        _MK_SHIFT_CONST(2)
#define PMC_IMPL_PART_MCA_POWER_GATE_STATUS_0_SRAM_SLP_STS_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_PART_MCA_POWER_GATE_STATUS_0_SRAM_SLP_STS_SHIFT)
#define PMC_IMPL_PART_MCA_POWER_GATE_STATUS_0_SRAM_SLP_STS_RANGE                        2:2
#define PMC_IMPL_PART_MCA_POWER_GATE_STATUS_0_SRAM_SLP_STS_WOFFSET                      0x0
#define PMC_IMPL_PART_MCA_POWER_GATE_STATUS_0_SRAM_SLP_STS_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCA_POWER_GATE_STATUS_0_SRAM_SLP_STS_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_MCA_POWER_GATE_STATUS_0_SRAM_SLP_STS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCA_POWER_GATE_STATUS_0_SRAM_SLP_STS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCA_POWER_GATE_STATUS_0_SRAM_SLP_STS_INIT_ENUM                    OFF
#define PMC_IMPL_PART_MCA_POWER_GATE_STATUS_0_SRAM_SLP_STS_OFF                  _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_MCA_POWER_GATE_STATUS_0_SRAM_SLP_STS_ON                   _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_MCA_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SHIFT                       _MK_SHIFT_CONST(3)
#define PMC_IMPL_PART_MCA_POWER_GATE_STATUS_0_SRAM_DSLP_STS_FIELD                       _MK_FIELD_CONST(0x1, PMC_IMPL_PART_MCA_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SHIFT)
#define PMC_IMPL_PART_MCA_POWER_GATE_STATUS_0_SRAM_DSLP_STS_RANGE                       3:3
#define PMC_IMPL_PART_MCA_POWER_GATE_STATUS_0_SRAM_DSLP_STS_WOFFSET                     0x0
#define PMC_IMPL_PART_MCA_POWER_GATE_STATUS_0_SRAM_DSLP_STS_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCA_POWER_GATE_STATUS_0_SRAM_DSLP_STS_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_MCA_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCA_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCA_POWER_GATE_STATUS_0_SRAM_DSLP_STS_INIT_ENUM                   OFF
#define PMC_IMPL_PART_MCA_POWER_GATE_STATUS_0_SRAM_DSLP_STS_OFF                 _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_MCA_POWER_GATE_STATUS_0_SRAM_DSLP_STS_ON                  _MK_ENUM_CONST(1)


// Register PMC_IMPL_PART_MCA_CLAMP_CONTROL_0
#define PMC_IMPL_PART_MCA_CLAMP_CONTROL_0                       _MK_ADDR_CONST(0x318)
#define PMC_IMPL_PART_MCA_CLAMP_CONTROL_0_SECURE                        0x0
#define PMC_IMPL_PART_MCA_CLAMP_CONTROL_0_SCR                   PG_MCA_SCR_0
#define PMC_IMPL_PART_MCA_CLAMP_CONTROL_0_WORD_COUNT                    0x1
#define PMC_IMPL_PART_MCA_CLAMP_CONTROL_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCA_CLAMP_CONTROL_0_RESET_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_MCA_CLAMP_CONTROL_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCA_CLAMP_CONTROL_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCA_CLAMP_CONTROL_0_READ_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_MCA_CLAMP_CONTROL_0_WRITE_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_MCA_CLAMP_CONTROL_0_CLAMP_SHIFT                   _MK_SHIFT_CONST(0)
#define PMC_IMPL_PART_MCA_CLAMP_CONTROL_0_CLAMP_FIELD                   _MK_FIELD_CONST(0x1, PMC_IMPL_PART_MCA_CLAMP_CONTROL_0_CLAMP_SHIFT)
#define PMC_IMPL_PART_MCA_CLAMP_CONTROL_0_CLAMP_RANGE                   0:0
#define PMC_IMPL_PART_MCA_CLAMP_CONTROL_0_CLAMP_WOFFSET                 0x0
#define PMC_IMPL_PART_MCA_CLAMP_CONTROL_0_CLAMP_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCA_CLAMP_CONTROL_0_CLAMP_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_MCA_CLAMP_CONTROL_0_CLAMP_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCA_CLAMP_CONTROL_0_CLAMP_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCA_CLAMP_CONTROL_0_CLAMP_INIT_ENUM                       OFF
#define PMC_IMPL_PART_MCA_CLAMP_CONTROL_0_CLAMP_OFF                     _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_MCA_CLAMP_CONTROL_0_CLAMP_ON                      _MK_ENUM_CONST(1)


// Register PMC_IMPL_PART_MCB_POWER_GATE_CONTROL_0
#define PMC_IMPL_PART_MCB_POWER_GATE_CONTROL_0                  _MK_ADDR_CONST(0x31c)
#define PMC_IMPL_PART_MCB_POWER_GATE_CONTROL_0_SECURE                   0x0
#define PMC_IMPL_PART_MCB_POWER_GATE_CONTROL_0_SCR                      PG_MCB_SCR_0
#define PMC_IMPL_PART_MCB_POWER_GATE_CONTROL_0_WORD_COUNT                       0x1
#define PMC_IMPL_PART_MCB_POWER_GATE_CONTROL_0_RESET_VAL                        _MK_MASK_CONST(0x80000000)
#define PMC_IMPL_PART_MCB_POWER_GATE_CONTROL_0_RESET_MASK                       _MK_MASK_CONST(0x8000010f)
#define PMC_IMPL_PART_MCB_POWER_GATE_CONTROL_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCB_POWER_GATE_CONTROL_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCB_POWER_GATE_CONTROL_0_READ_MASK                        _MK_MASK_CONST(0x8000010f)
#define PMC_IMPL_PART_MCB_POWER_GATE_CONTROL_0_WRITE_MASK                       _MK_MASK_CONST(0x8000010f)
#define PMC_IMPL_PART_MCB_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SHIFT                        _MK_SHIFT_CONST(0)
#define PMC_IMPL_PART_MCB_POWER_GATE_CONTROL_0_LOGIC_SLEEP_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_PART_MCB_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SHIFT)
#define PMC_IMPL_PART_MCB_POWER_GATE_CONTROL_0_LOGIC_SLEEP_RANGE                        0:0
#define PMC_IMPL_PART_MCB_POWER_GATE_CONTROL_0_LOGIC_SLEEP_WOFFSET                      0x0
#define PMC_IMPL_PART_MCB_POWER_GATE_CONTROL_0_LOGIC_SLEEP_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCB_POWER_GATE_CONTROL_0_LOGIC_SLEEP_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_MCB_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCB_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCB_POWER_GATE_CONTROL_0_LOGIC_SLEEP_INIT_ENUM                    OFF
#define PMC_IMPL_PART_MCB_POWER_GATE_CONTROL_0_LOGIC_SLEEP_OFF                  _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_MCB_POWER_GATE_CONTROL_0_LOGIC_SLEEP_ON                   _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_MCB_POWER_GATE_CONTROL_0_SRAM_SD_SHIFT                    _MK_SHIFT_CONST(1)
#define PMC_IMPL_PART_MCB_POWER_GATE_CONTROL_0_SRAM_SD_FIELD                    _MK_FIELD_CONST(0x1, PMC_IMPL_PART_MCB_POWER_GATE_CONTROL_0_SRAM_SD_SHIFT)
#define PMC_IMPL_PART_MCB_POWER_GATE_CONTROL_0_SRAM_SD_RANGE                    1:1
#define PMC_IMPL_PART_MCB_POWER_GATE_CONTROL_0_SRAM_SD_WOFFSET                  0x0
#define PMC_IMPL_PART_MCB_POWER_GATE_CONTROL_0_SRAM_SD_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCB_POWER_GATE_CONTROL_0_SRAM_SD_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_MCB_POWER_GATE_CONTROL_0_SRAM_SD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCB_POWER_GATE_CONTROL_0_SRAM_SD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCB_POWER_GATE_CONTROL_0_SRAM_SD_INIT_ENUM                        OFF
#define PMC_IMPL_PART_MCB_POWER_GATE_CONTROL_0_SRAM_SD_OFF                      _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_MCB_POWER_GATE_CONTROL_0_SRAM_SD_ON                       _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_MCB_POWER_GATE_CONTROL_0_SRAM_SLP_SHIFT                   _MK_SHIFT_CONST(2)
#define PMC_IMPL_PART_MCB_POWER_GATE_CONTROL_0_SRAM_SLP_FIELD                   _MK_FIELD_CONST(0x1, PMC_IMPL_PART_MCB_POWER_GATE_CONTROL_0_SRAM_SLP_SHIFT)
#define PMC_IMPL_PART_MCB_POWER_GATE_CONTROL_0_SRAM_SLP_RANGE                   2:2
#define PMC_IMPL_PART_MCB_POWER_GATE_CONTROL_0_SRAM_SLP_WOFFSET                 0x0
#define PMC_IMPL_PART_MCB_POWER_GATE_CONTROL_0_SRAM_SLP_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCB_POWER_GATE_CONTROL_0_SRAM_SLP_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_MCB_POWER_GATE_CONTROL_0_SRAM_SLP_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCB_POWER_GATE_CONTROL_0_SRAM_SLP_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCB_POWER_GATE_CONTROL_0_SRAM_SLP_INIT_ENUM                       OFF
#define PMC_IMPL_PART_MCB_POWER_GATE_CONTROL_0_SRAM_SLP_OFF                     _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_MCB_POWER_GATE_CONTROL_0_SRAM_SLP_ON                      _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_MCB_POWER_GATE_CONTROL_0_SRAM_DSLP_SHIFT                  _MK_SHIFT_CONST(3)
#define PMC_IMPL_PART_MCB_POWER_GATE_CONTROL_0_SRAM_DSLP_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_PART_MCB_POWER_GATE_CONTROL_0_SRAM_DSLP_SHIFT)
#define PMC_IMPL_PART_MCB_POWER_GATE_CONTROL_0_SRAM_DSLP_RANGE                  3:3
#define PMC_IMPL_PART_MCB_POWER_GATE_CONTROL_0_SRAM_DSLP_WOFFSET                        0x0
#define PMC_IMPL_PART_MCB_POWER_GATE_CONTROL_0_SRAM_DSLP_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCB_POWER_GATE_CONTROL_0_SRAM_DSLP_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_MCB_POWER_GATE_CONTROL_0_SRAM_DSLP_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCB_POWER_GATE_CONTROL_0_SRAM_DSLP_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCB_POWER_GATE_CONTROL_0_SRAM_DSLP_INIT_ENUM                      OFF
#define PMC_IMPL_PART_MCB_POWER_GATE_CONTROL_0_SRAM_DSLP_OFF                    _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_MCB_POWER_GATE_CONTROL_0_SRAM_DSLP_ON                     _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_MCB_POWER_GATE_CONTROL_0_START_SHIFT                      _MK_SHIFT_CONST(8)
#define PMC_IMPL_PART_MCB_POWER_GATE_CONTROL_0_START_FIELD                      _MK_FIELD_CONST(0x1, PMC_IMPL_PART_MCB_POWER_GATE_CONTROL_0_START_SHIFT)
#define PMC_IMPL_PART_MCB_POWER_GATE_CONTROL_0_START_RANGE                      8:8
#define PMC_IMPL_PART_MCB_POWER_GATE_CONTROL_0_START_WOFFSET                    0x0
#define PMC_IMPL_PART_MCB_POWER_GATE_CONTROL_0_START_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCB_POWER_GATE_CONTROL_0_START_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_MCB_POWER_GATE_CONTROL_0_START_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCB_POWER_GATE_CONTROL_0_START_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCB_POWER_GATE_CONTROL_0_START_INIT_ENUM                  DONE
#define PMC_IMPL_PART_MCB_POWER_GATE_CONTROL_0_START_DONE                       _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_MCB_POWER_GATE_CONTROL_0_START_PENDING                    _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_MCB_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SHIFT                        _MK_SHIFT_CONST(31)
#define PMC_IMPL_PART_MCB_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_PART_MCB_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SHIFT)
#define PMC_IMPL_PART_MCB_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_RANGE                        31:31
#define PMC_IMPL_PART_MCB_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_WOFFSET                      0x0
#define PMC_IMPL_PART_MCB_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_DEFAULT                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_MCB_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_MCB_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCB_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCB_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_INIT_ENUM                    ENABLE
#define PMC_IMPL_PART_MCB_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_DISABLE                      _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_MCB_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_ENABLE                       _MK_ENUM_CONST(1)


// Register PMC_IMPL_PART_MCB_POWER_GATE_STATUS_0
#define PMC_IMPL_PART_MCB_POWER_GATE_STATUS_0                   _MK_ADDR_CONST(0x320)
#define PMC_IMPL_PART_MCB_POWER_GATE_STATUS_0_SECURE                    0x0
#define PMC_IMPL_PART_MCB_POWER_GATE_STATUS_0_SCR                       PG_MCB_SCR_0
#define PMC_IMPL_PART_MCB_POWER_GATE_STATUS_0_WORD_COUNT                        0x1
#define PMC_IMPL_PART_MCB_POWER_GATE_STATUS_0_RESET_VAL                         _MK_MASK_CONST(0x2)
#define PMC_IMPL_PART_MCB_POWER_GATE_STATUS_0_RESET_MASK                        _MK_MASK_CONST(0xf)
#define PMC_IMPL_PART_MCB_POWER_GATE_STATUS_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCB_POWER_GATE_STATUS_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCB_POWER_GATE_STATUS_0_READ_MASK                         _MK_MASK_CONST(0xf)
#define PMC_IMPL_PART_MCB_POWER_GATE_STATUS_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCB_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SHIFT                     _MK_SHIFT_CONST(0)
#define PMC_IMPL_PART_MCB_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_PART_MCB_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SHIFT)
#define PMC_IMPL_PART_MCB_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_RANGE                     0:0
#define PMC_IMPL_PART_MCB_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_WOFFSET                   0x0
#define PMC_IMPL_PART_MCB_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCB_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_MCB_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCB_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCB_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_INIT_ENUM                 OFF
#define PMC_IMPL_PART_MCB_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_OFF                       _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_MCB_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_ON                        _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_MCB_POWER_GATE_STATUS_0_SRAM_SD_STS_SHIFT                 _MK_SHIFT_CONST(1)
#define PMC_IMPL_PART_MCB_POWER_GATE_STATUS_0_SRAM_SD_STS_FIELD                 _MK_FIELD_CONST(0x1, PMC_IMPL_PART_MCB_POWER_GATE_STATUS_0_SRAM_SD_STS_SHIFT)
#define PMC_IMPL_PART_MCB_POWER_GATE_STATUS_0_SRAM_SD_STS_RANGE                 1:1
#define PMC_IMPL_PART_MCB_POWER_GATE_STATUS_0_SRAM_SD_STS_WOFFSET                       0x0
#define PMC_IMPL_PART_MCB_POWER_GATE_STATUS_0_SRAM_SD_STS_DEFAULT                       _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_MCB_POWER_GATE_STATUS_0_SRAM_SD_STS_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_MCB_POWER_GATE_STATUS_0_SRAM_SD_STS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCB_POWER_GATE_STATUS_0_SRAM_SD_STS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCB_POWER_GATE_STATUS_0_SRAM_SD_STS_INIT_ENUM                     ON
#define PMC_IMPL_PART_MCB_POWER_GATE_STATUS_0_SRAM_SD_STS_OFF                   _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_MCB_POWER_GATE_STATUS_0_SRAM_SD_STS_ON                    _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_MCB_POWER_GATE_STATUS_0_SRAM_SLP_STS_SHIFT                        _MK_SHIFT_CONST(2)
#define PMC_IMPL_PART_MCB_POWER_GATE_STATUS_0_SRAM_SLP_STS_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_PART_MCB_POWER_GATE_STATUS_0_SRAM_SLP_STS_SHIFT)
#define PMC_IMPL_PART_MCB_POWER_GATE_STATUS_0_SRAM_SLP_STS_RANGE                        2:2
#define PMC_IMPL_PART_MCB_POWER_GATE_STATUS_0_SRAM_SLP_STS_WOFFSET                      0x0
#define PMC_IMPL_PART_MCB_POWER_GATE_STATUS_0_SRAM_SLP_STS_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCB_POWER_GATE_STATUS_0_SRAM_SLP_STS_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_MCB_POWER_GATE_STATUS_0_SRAM_SLP_STS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCB_POWER_GATE_STATUS_0_SRAM_SLP_STS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCB_POWER_GATE_STATUS_0_SRAM_SLP_STS_INIT_ENUM                    OFF
#define PMC_IMPL_PART_MCB_POWER_GATE_STATUS_0_SRAM_SLP_STS_OFF                  _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_MCB_POWER_GATE_STATUS_0_SRAM_SLP_STS_ON                   _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_MCB_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SHIFT                       _MK_SHIFT_CONST(3)
#define PMC_IMPL_PART_MCB_POWER_GATE_STATUS_0_SRAM_DSLP_STS_FIELD                       _MK_FIELD_CONST(0x1, PMC_IMPL_PART_MCB_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SHIFT)
#define PMC_IMPL_PART_MCB_POWER_GATE_STATUS_0_SRAM_DSLP_STS_RANGE                       3:3
#define PMC_IMPL_PART_MCB_POWER_GATE_STATUS_0_SRAM_DSLP_STS_WOFFSET                     0x0
#define PMC_IMPL_PART_MCB_POWER_GATE_STATUS_0_SRAM_DSLP_STS_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCB_POWER_GATE_STATUS_0_SRAM_DSLP_STS_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_MCB_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCB_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCB_POWER_GATE_STATUS_0_SRAM_DSLP_STS_INIT_ENUM                   OFF
#define PMC_IMPL_PART_MCB_POWER_GATE_STATUS_0_SRAM_DSLP_STS_OFF                 _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_MCB_POWER_GATE_STATUS_0_SRAM_DSLP_STS_ON                  _MK_ENUM_CONST(1)


// Register PMC_IMPL_PART_MCB_CLAMP_CONTROL_0
#define PMC_IMPL_PART_MCB_CLAMP_CONTROL_0                       _MK_ADDR_CONST(0x324)
#define PMC_IMPL_PART_MCB_CLAMP_CONTROL_0_SECURE                        0x0
#define PMC_IMPL_PART_MCB_CLAMP_CONTROL_0_SCR                   PG_MCB_SCR_0
#define PMC_IMPL_PART_MCB_CLAMP_CONTROL_0_WORD_COUNT                    0x1
#define PMC_IMPL_PART_MCB_CLAMP_CONTROL_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCB_CLAMP_CONTROL_0_RESET_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_MCB_CLAMP_CONTROL_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCB_CLAMP_CONTROL_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCB_CLAMP_CONTROL_0_READ_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_MCB_CLAMP_CONTROL_0_WRITE_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_MCB_CLAMP_CONTROL_0_CLAMP_SHIFT                   _MK_SHIFT_CONST(0)
#define PMC_IMPL_PART_MCB_CLAMP_CONTROL_0_CLAMP_FIELD                   _MK_FIELD_CONST(0x1, PMC_IMPL_PART_MCB_CLAMP_CONTROL_0_CLAMP_SHIFT)
#define PMC_IMPL_PART_MCB_CLAMP_CONTROL_0_CLAMP_RANGE                   0:0
#define PMC_IMPL_PART_MCB_CLAMP_CONTROL_0_CLAMP_WOFFSET                 0x0
#define PMC_IMPL_PART_MCB_CLAMP_CONTROL_0_CLAMP_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCB_CLAMP_CONTROL_0_CLAMP_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_MCB_CLAMP_CONTROL_0_CLAMP_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCB_CLAMP_CONTROL_0_CLAMP_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCB_CLAMP_CONTROL_0_CLAMP_INIT_ENUM                       OFF
#define PMC_IMPL_PART_MCB_CLAMP_CONTROL_0_CLAMP_OFF                     _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_MCB_CLAMP_CONTROL_0_CLAMP_ON                      _MK_ENUM_CONST(1)


// Register PMC_IMPL_PART_MCHA_POWER_GATE_CONTROL_0
#define PMC_IMPL_PART_MCHA_POWER_GATE_CONTROL_0                 _MK_ADDR_CONST(0x328)
#define PMC_IMPL_PART_MCHA_POWER_GATE_CONTROL_0_SECURE                  0x0
#define PMC_IMPL_PART_MCHA_POWER_GATE_CONTROL_0_SCR                     PG_MCHA_SCR_0
#define PMC_IMPL_PART_MCHA_POWER_GATE_CONTROL_0_WORD_COUNT                      0x1
#define PMC_IMPL_PART_MCHA_POWER_GATE_CONTROL_0_RESET_VAL                       _MK_MASK_CONST(0x80000000)
#define PMC_IMPL_PART_MCHA_POWER_GATE_CONTROL_0_RESET_MASK                      _MK_MASK_CONST(0x8000010f)
#define PMC_IMPL_PART_MCHA_POWER_GATE_CONTROL_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCHA_POWER_GATE_CONTROL_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCHA_POWER_GATE_CONTROL_0_READ_MASK                       _MK_MASK_CONST(0x8000010f)
#define PMC_IMPL_PART_MCHA_POWER_GATE_CONTROL_0_WRITE_MASK                      _MK_MASK_CONST(0x8000010f)
#define PMC_IMPL_PART_MCHA_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SHIFT                       _MK_SHIFT_CONST(0)
#define PMC_IMPL_PART_MCHA_POWER_GATE_CONTROL_0_LOGIC_SLEEP_FIELD                       _MK_FIELD_CONST(0x1, PMC_IMPL_PART_MCHA_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SHIFT)
#define PMC_IMPL_PART_MCHA_POWER_GATE_CONTROL_0_LOGIC_SLEEP_RANGE                       0:0
#define PMC_IMPL_PART_MCHA_POWER_GATE_CONTROL_0_LOGIC_SLEEP_WOFFSET                     0x0
#define PMC_IMPL_PART_MCHA_POWER_GATE_CONTROL_0_LOGIC_SLEEP_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCHA_POWER_GATE_CONTROL_0_LOGIC_SLEEP_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_MCHA_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCHA_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCHA_POWER_GATE_CONTROL_0_LOGIC_SLEEP_INIT_ENUM                   OFF
#define PMC_IMPL_PART_MCHA_POWER_GATE_CONTROL_0_LOGIC_SLEEP_OFF                 _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_MCHA_POWER_GATE_CONTROL_0_LOGIC_SLEEP_ON                  _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_MCHA_POWER_GATE_CONTROL_0_SRAM_SD_SHIFT                   _MK_SHIFT_CONST(1)
#define PMC_IMPL_PART_MCHA_POWER_GATE_CONTROL_0_SRAM_SD_FIELD                   _MK_FIELD_CONST(0x1, PMC_IMPL_PART_MCHA_POWER_GATE_CONTROL_0_SRAM_SD_SHIFT)
#define PMC_IMPL_PART_MCHA_POWER_GATE_CONTROL_0_SRAM_SD_RANGE                   1:1
#define PMC_IMPL_PART_MCHA_POWER_GATE_CONTROL_0_SRAM_SD_WOFFSET                 0x0
#define PMC_IMPL_PART_MCHA_POWER_GATE_CONTROL_0_SRAM_SD_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCHA_POWER_GATE_CONTROL_0_SRAM_SD_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_MCHA_POWER_GATE_CONTROL_0_SRAM_SD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCHA_POWER_GATE_CONTROL_0_SRAM_SD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCHA_POWER_GATE_CONTROL_0_SRAM_SD_INIT_ENUM                       OFF
#define PMC_IMPL_PART_MCHA_POWER_GATE_CONTROL_0_SRAM_SD_OFF                     _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_MCHA_POWER_GATE_CONTROL_0_SRAM_SD_ON                      _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_MCHA_POWER_GATE_CONTROL_0_SRAM_SLP_SHIFT                  _MK_SHIFT_CONST(2)
#define PMC_IMPL_PART_MCHA_POWER_GATE_CONTROL_0_SRAM_SLP_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_PART_MCHA_POWER_GATE_CONTROL_0_SRAM_SLP_SHIFT)
#define PMC_IMPL_PART_MCHA_POWER_GATE_CONTROL_0_SRAM_SLP_RANGE                  2:2
#define PMC_IMPL_PART_MCHA_POWER_GATE_CONTROL_0_SRAM_SLP_WOFFSET                        0x0
#define PMC_IMPL_PART_MCHA_POWER_GATE_CONTROL_0_SRAM_SLP_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCHA_POWER_GATE_CONTROL_0_SRAM_SLP_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_MCHA_POWER_GATE_CONTROL_0_SRAM_SLP_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCHA_POWER_GATE_CONTROL_0_SRAM_SLP_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCHA_POWER_GATE_CONTROL_0_SRAM_SLP_INIT_ENUM                      OFF
#define PMC_IMPL_PART_MCHA_POWER_GATE_CONTROL_0_SRAM_SLP_OFF                    _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_MCHA_POWER_GATE_CONTROL_0_SRAM_SLP_ON                     _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_MCHA_POWER_GATE_CONTROL_0_SRAM_DSLP_SHIFT                 _MK_SHIFT_CONST(3)
#define PMC_IMPL_PART_MCHA_POWER_GATE_CONTROL_0_SRAM_DSLP_FIELD                 _MK_FIELD_CONST(0x1, PMC_IMPL_PART_MCHA_POWER_GATE_CONTROL_0_SRAM_DSLP_SHIFT)
#define PMC_IMPL_PART_MCHA_POWER_GATE_CONTROL_0_SRAM_DSLP_RANGE                 3:3
#define PMC_IMPL_PART_MCHA_POWER_GATE_CONTROL_0_SRAM_DSLP_WOFFSET                       0x0
#define PMC_IMPL_PART_MCHA_POWER_GATE_CONTROL_0_SRAM_DSLP_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCHA_POWER_GATE_CONTROL_0_SRAM_DSLP_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_MCHA_POWER_GATE_CONTROL_0_SRAM_DSLP_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCHA_POWER_GATE_CONTROL_0_SRAM_DSLP_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCHA_POWER_GATE_CONTROL_0_SRAM_DSLP_INIT_ENUM                     OFF
#define PMC_IMPL_PART_MCHA_POWER_GATE_CONTROL_0_SRAM_DSLP_OFF                   _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_MCHA_POWER_GATE_CONTROL_0_SRAM_DSLP_ON                    _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_MCHA_POWER_GATE_CONTROL_0_START_SHIFT                     _MK_SHIFT_CONST(8)
#define PMC_IMPL_PART_MCHA_POWER_GATE_CONTROL_0_START_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_PART_MCHA_POWER_GATE_CONTROL_0_START_SHIFT)
#define PMC_IMPL_PART_MCHA_POWER_GATE_CONTROL_0_START_RANGE                     8:8
#define PMC_IMPL_PART_MCHA_POWER_GATE_CONTROL_0_START_WOFFSET                   0x0
#define PMC_IMPL_PART_MCHA_POWER_GATE_CONTROL_0_START_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCHA_POWER_GATE_CONTROL_0_START_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_MCHA_POWER_GATE_CONTROL_0_START_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCHA_POWER_GATE_CONTROL_0_START_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCHA_POWER_GATE_CONTROL_0_START_INIT_ENUM                 DONE
#define PMC_IMPL_PART_MCHA_POWER_GATE_CONTROL_0_START_DONE                      _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_MCHA_POWER_GATE_CONTROL_0_START_PENDING                   _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_MCHA_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SHIFT                       _MK_SHIFT_CONST(31)
#define PMC_IMPL_PART_MCHA_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_FIELD                       _MK_FIELD_CONST(0x1, PMC_IMPL_PART_MCHA_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SHIFT)
#define PMC_IMPL_PART_MCHA_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_RANGE                       31:31
#define PMC_IMPL_PART_MCHA_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_WOFFSET                     0x0
#define PMC_IMPL_PART_MCHA_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_DEFAULT                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_MCHA_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_MCHA_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCHA_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCHA_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_INIT_ENUM                   ENABLE
#define PMC_IMPL_PART_MCHA_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_DISABLE                     _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_MCHA_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_ENABLE                      _MK_ENUM_CONST(1)


// Register PMC_IMPL_PART_MCHA_POWER_GATE_STATUS_0
#define PMC_IMPL_PART_MCHA_POWER_GATE_STATUS_0                  _MK_ADDR_CONST(0x32c)
#define PMC_IMPL_PART_MCHA_POWER_GATE_STATUS_0_SECURE                   0x0
#define PMC_IMPL_PART_MCHA_POWER_GATE_STATUS_0_SCR                      PG_MCHA_SCR_0
#define PMC_IMPL_PART_MCHA_POWER_GATE_STATUS_0_WORD_COUNT                       0x1
#define PMC_IMPL_PART_MCHA_POWER_GATE_STATUS_0_RESET_VAL                        _MK_MASK_CONST(0x2)
#define PMC_IMPL_PART_MCHA_POWER_GATE_STATUS_0_RESET_MASK                       _MK_MASK_CONST(0xf)
#define PMC_IMPL_PART_MCHA_POWER_GATE_STATUS_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCHA_POWER_GATE_STATUS_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCHA_POWER_GATE_STATUS_0_READ_MASK                        _MK_MASK_CONST(0xf)
#define PMC_IMPL_PART_MCHA_POWER_GATE_STATUS_0_WRITE_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCHA_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SHIFT                    _MK_SHIFT_CONST(0)
#define PMC_IMPL_PART_MCHA_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_FIELD                    _MK_FIELD_CONST(0x1, PMC_IMPL_PART_MCHA_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SHIFT)
#define PMC_IMPL_PART_MCHA_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_RANGE                    0:0
#define PMC_IMPL_PART_MCHA_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_WOFFSET                  0x0
#define PMC_IMPL_PART_MCHA_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCHA_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_MCHA_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCHA_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCHA_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_INIT_ENUM                        OFF
#define PMC_IMPL_PART_MCHA_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_OFF                      _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_MCHA_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_ON                       _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_MCHA_POWER_GATE_STATUS_0_SRAM_SD_STS_SHIFT                        _MK_SHIFT_CONST(1)
#define PMC_IMPL_PART_MCHA_POWER_GATE_STATUS_0_SRAM_SD_STS_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_PART_MCHA_POWER_GATE_STATUS_0_SRAM_SD_STS_SHIFT)
#define PMC_IMPL_PART_MCHA_POWER_GATE_STATUS_0_SRAM_SD_STS_RANGE                        1:1
#define PMC_IMPL_PART_MCHA_POWER_GATE_STATUS_0_SRAM_SD_STS_WOFFSET                      0x0
#define PMC_IMPL_PART_MCHA_POWER_GATE_STATUS_0_SRAM_SD_STS_DEFAULT                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_MCHA_POWER_GATE_STATUS_0_SRAM_SD_STS_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_MCHA_POWER_GATE_STATUS_0_SRAM_SD_STS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCHA_POWER_GATE_STATUS_0_SRAM_SD_STS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCHA_POWER_GATE_STATUS_0_SRAM_SD_STS_INIT_ENUM                    ON
#define PMC_IMPL_PART_MCHA_POWER_GATE_STATUS_0_SRAM_SD_STS_OFF                  _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_MCHA_POWER_GATE_STATUS_0_SRAM_SD_STS_ON                   _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_MCHA_POWER_GATE_STATUS_0_SRAM_SLP_STS_SHIFT                       _MK_SHIFT_CONST(2)
#define PMC_IMPL_PART_MCHA_POWER_GATE_STATUS_0_SRAM_SLP_STS_FIELD                       _MK_FIELD_CONST(0x1, PMC_IMPL_PART_MCHA_POWER_GATE_STATUS_0_SRAM_SLP_STS_SHIFT)
#define PMC_IMPL_PART_MCHA_POWER_GATE_STATUS_0_SRAM_SLP_STS_RANGE                       2:2
#define PMC_IMPL_PART_MCHA_POWER_GATE_STATUS_0_SRAM_SLP_STS_WOFFSET                     0x0
#define PMC_IMPL_PART_MCHA_POWER_GATE_STATUS_0_SRAM_SLP_STS_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCHA_POWER_GATE_STATUS_0_SRAM_SLP_STS_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_MCHA_POWER_GATE_STATUS_0_SRAM_SLP_STS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCHA_POWER_GATE_STATUS_0_SRAM_SLP_STS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCHA_POWER_GATE_STATUS_0_SRAM_SLP_STS_INIT_ENUM                   OFF
#define PMC_IMPL_PART_MCHA_POWER_GATE_STATUS_0_SRAM_SLP_STS_OFF                 _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_MCHA_POWER_GATE_STATUS_0_SRAM_SLP_STS_ON                  _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_MCHA_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SHIFT                      _MK_SHIFT_CONST(3)
#define PMC_IMPL_PART_MCHA_POWER_GATE_STATUS_0_SRAM_DSLP_STS_FIELD                      _MK_FIELD_CONST(0x1, PMC_IMPL_PART_MCHA_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SHIFT)
#define PMC_IMPL_PART_MCHA_POWER_GATE_STATUS_0_SRAM_DSLP_STS_RANGE                      3:3
#define PMC_IMPL_PART_MCHA_POWER_GATE_STATUS_0_SRAM_DSLP_STS_WOFFSET                    0x0
#define PMC_IMPL_PART_MCHA_POWER_GATE_STATUS_0_SRAM_DSLP_STS_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCHA_POWER_GATE_STATUS_0_SRAM_DSLP_STS_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_MCHA_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCHA_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCHA_POWER_GATE_STATUS_0_SRAM_DSLP_STS_INIT_ENUM                  OFF
#define PMC_IMPL_PART_MCHA_POWER_GATE_STATUS_0_SRAM_DSLP_STS_OFF                        _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_MCHA_POWER_GATE_STATUS_0_SRAM_DSLP_STS_ON                 _MK_ENUM_CONST(1)


// Register PMC_IMPL_PART_MCHA_CLAMP_CONTROL_0
#define PMC_IMPL_PART_MCHA_CLAMP_CONTROL_0                      _MK_ADDR_CONST(0x330)
#define PMC_IMPL_PART_MCHA_CLAMP_CONTROL_0_SECURE                       0x0
#define PMC_IMPL_PART_MCHA_CLAMP_CONTROL_0_SCR                  PG_MCHA_SCR_0
#define PMC_IMPL_PART_MCHA_CLAMP_CONTROL_0_WORD_COUNT                   0x1
#define PMC_IMPL_PART_MCHA_CLAMP_CONTROL_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCHA_CLAMP_CONTROL_0_RESET_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_MCHA_CLAMP_CONTROL_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCHA_CLAMP_CONTROL_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCHA_CLAMP_CONTROL_0_READ_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_MCHA_CLAMP_CONTROL_0_WRITE_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_MCHA_CLAMP_CONTROL_0_CLAMP_SHIFT                  _MK_SHIFT_CONST(0)
#define PMC_IMPL_PART_MCHA_CLAMP_CONTROL_0_CLAMP_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_PART_MCHA_CLAMP_CONTROL_0_CLAMP_SHIFT)
#define PMC_IMPL_PART_MCHA_CLAMP_CONTROL_0_CLAMP_RANGE                  0:0
#define PMC_IMPL_PART_MCHA_CLAMP_CONTROL_0_CLAMP_WOFFSET                        0x0
#define PMC_IMPL_PART_MCHA_CLAMP_CONTROL_0_CLAMP_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCHA_CLAMP_CONTROL_0_CLAMP_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_MCHA_CLAMP_CONTROL_0_CLAMP_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCHA_CLAMP_CONTROL_0_CLAMP_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCHA_CLAMP_CONTROL_0_CLAMP_INIT_ENUM                      OFF
#define PMC_IMPL_PART_MCHA_CLAMP_CONTROL_0_CLAMP_OFF                    _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_MCHA_CLAMP_CONTROL_0_CLAMP_ON                     _MK_ENUM_CONST(1)


// Register PMC_IMPL_PART_MCHB_POWER_GATE_CONTROL_0
#define PMC_IMPL_PART_MCHB_POWER_GATE_CONTROL_0                 _MK_ADDR_CONST(0x334)
#define PMC_IMPL_PART_MCHB_POWER_GATE_CONTROL_0_SECURE                  0x0
#define PMC_IMPL_PART_MCHB_POWER_GATE_CONTROL_0_SCR                     PG_MCHB_SCR_0
#define PMC_IMPL_PART_MCHB_POWER_GATE_CONTROL_0_WORD_COUNT                      0x1
#define PMC_IMPL_PART_MCHB_POWER_GATE_CONTROL_0_RESET_VAL                       _MK_MASK_CONST(0x80000000)
#define PMC_IMPL_PART_MCHB_POWER_GATE_CONTROL_0_RESET_MASK                      _MK_MASK_CONST(0x8000010f)
#define PMC_IMPL_PART_MCHB_POWER_GATE_CONTROL_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCHB_POWER_GATE_CONTROL_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCHB_POWER_GATE_CONTROL_0_READ_MASK                       _MK_MASK_CONST(0x8000010f)
#define PMC_IMPL_PART_MCHB_POWER_GATE_CONTROL_0_WRITE_MASK                      _MK_MASK_CONST(0x8000010f)
#define PMC_IMPL_PART_MCHB_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SHIFT                       _MK_SHIFT_CONST(0)
#define PMC_IMPL_PART_MCHB_POWER_GATE_CONTROL_0_LOGIC_SLEEP_FIELD                       _MK_FIELD_CONST(0x1, PMC_IMPL_PART_MCHB_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SHIFT)
#define PMC_IMPL_PART_MCHB_POWER_GATE_CONTROL_0_LOGIC_SLEEP_RANGE                       0:0
#define PMC_IMPL_PART_MCHB_POWER_GATE_CONTROL_0_LOGIC_SLEEP_WOFFSET                     0x0
#define PMC_IMPL_PART_MCHB_POWER_GATE_CONTROL_0_LOGIC_SLEEP_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCHB_POWER_GATE_CONTROL_0_LOGIC_SLEEP_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_MCHB_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCHB_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCHB_POWER_GATE_CONTROL_0_LOGIC_SLEEP_INIT_ENUM                   OFF
#define PMC_IMPL_PART_MCHB_POWER_GATE_CONTROL_0_LOGIC_SLEEP_OFF                 _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_MCHB_POWER_GATE_CONTROL_0_LOGIC_SLEEP_ON                  _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_MCHB_POWER_GATE_CONTROL_0_SRAM_SD_SHIFT                   _MK_SHIFT_CONST(1)
#define PMC_IMPL_PART_MCHB_POWER_GATE_CONTROL_0_SRAM_SD_FIELD                   _MK_FIELD_CONST(0x1, PMC_IMPL_PART_MCHB_POWER_GATE_CONTROL_0_SRAM_SD_SHIFT)
#define PMC_IMPL_PART_MCHB_POWER_GATE_CONTROL_0_SRAM_SD_RANGE                   1:1
#define PMC_IMPL_PART_MCHB_POWER_GATE_CONTROL_0_SRAM_SD_WOFFSET                 0x0
#define PMC_IMPL_PART_MCHB_POWER_GATE_CONTROL_0_SRAM_SD_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCHB_POWER_GATE_CONTROL_0_SRAM_SD_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_MCHB_POWER_GATE_CONTROL_0_SRAM_SD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCHB_POWER_GATE_CONTROL_0_SRAM_SD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCHB_POWER_GATE_CONTROL_0_SRAM_SD_INIT_ENUM                       OFF
#define PMC_IMPL_PART_MCHB_POWER_GATE_CONTROL_0_SRAM_SD_OFF                     _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_MCHB_POWER_GATE_CONTROL_0_SRAM_SD_ON                      _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_MCHB_POWER_GATE_CONTROL_0_SRAM_SLP_SHIFT                  _MK_SHIFT_CONST(2)
#define PMC_IMPL_PART_MCHB_POWER_GATE_CONTROL_0_SRAM_SLP_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_PART_MCHB_POWER_GATE_CONTROL_0_SRAM_SLP_SHIFT)
#define PMC_IMPL_PART_MCHB_POWER_GATE_CONTROL_0_SRAM_SLP_RANGE                  2:2
#define PMC_IMPL_PART_MCHB_POWER_GATE_CONTROL_0_SRAM_SLP_WOFFSET                        0x0
#define PMC_IMPL_PART_MCHB_POWER_GATE_CONTROL_0_SRAM_SLP_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCHB_POWER_GATE_CONTROL_0_SRAM_SLP_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_MCHB_POWER_GATE_CONTROL_0_SRAM_SLP_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCHB_POWER_GATE_CONTROL_0_SRAM_SLP_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCHB_POWER_GATE_CONTROL_0_SRAM_SLP_INIT_ENUM                      OFF
#define PMC_IMPL_PART_MCHB_POWER_GATE_CONTROL_0_SRAM_SLP_OFF                    _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_MCHB_POWER_GATE_CONTROL_0_SRAM_SLP_ON                     _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_MCHB_POWER_GATE_CONTROL_0_SRAM_DSLP_SHIFT                 _MK_SHIFT_CONST(3)
#define PMC_IMPL_PART_MCHB_POWER_GATE_CONTROL_0_SRAM_DSLP_FIELD                 _MK_FIELD_CONST(0x1, PMC_IMPL_PART_MCHB_POWER_GATE_CONTROL_0_SRAM_DSLP_SHIFT)
#define PMC_IMPL_PART_MCHB_POWER_GATE_CONTROL_0_SRAM_DSLP_RANGE                 3:3
#define PMC_IMPL_PART_MCHB_POWER_GATE_CONTROL_0_SRAM_DSLP_WOFFSET                       0x0
#define PMC_IMPL_PART_MCHB_POWER_GATE_CONTROL_0_SRAM_DSLP_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCHB_POWER_GATE_CONTROL_0_SRAM_DSLP_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_MCHB_POWER_GATE_CONTROL_0_SRAM_DSLP_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCHB_POWER_GATE_CONTROL_0_SRAM_DSLP_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCHB_POWER_GATE_CONTROL_0_SRAM_DSLP_INIT_ENUM                     OFF
#define PMC_IMPL_PART_MCHB_POWER_GATE_CONTROL_0_SRAM_DSLP_OFF                   _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_MCHB_POWER_GATE_CONTROL_0_SRAM_DSLP_ON                    _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_MCHB_POWER_GATE_CONTROL_0_START_SHIFT                     _MK_SHIFT_CONST(8)
#define PMC_IMPL_PART_MCHB_POWER_GATE_CONTROL_0_START_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_PART_MCHB_POWER_GATE_CONTROL_0_START_SHIFT)
#define PMC_IMPL_PART_MCHB_POWER_GATE_CONTROL_0_START_RANGE                     8:8
#define PMC_IMPL_PART_MCHB_POWER_GATE_CONTROL_0_START_WOFFSET                   0x0
#define PMC_IMPL_PART_MCHB_POWER_GATE_CONTROL_0_START_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCHB_POWER_GATE_CONTROL_0_START_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_MCHB_POWER_GATE_CONTROL_0_START_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCHB_POWER_GATE_CONTROL_0_START_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCHB_POWER_GATE_CONTROL_0_START_INIT_ENUM                 DONE
#define PMC_IMPL_PART_MCHB_POWER_GATE_CONTROL_0_START_DONE                      _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_MCHB_POWER_GATE_CONTROL_0_START_PENDING                   _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_MCHB_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SHIFT                       _MK_SHIFT_CONST(31)
#define PMC_IMPL_PART_MCHB_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_FIELD                       _MK_FIELD_CONST(0x1, PMC_IMPL_PART_MCHB_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SHIFT)
#define PMC_IMPL_PART_MCHB_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_RANGE                       31:31
#define PMC_IMPL_PART_MCHB_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_WOFFSET                     0x0
#define PMC_IMPL_PART_MCHB_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_DEFAULT                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_MCHB_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_MCHB_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCHB_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCHB_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_INIT_ENUM                   ENABLE
#define PMC_IMPL_PART_MCHB_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_DISABLE                     _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_MCHB_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_ENABLE                      _MK_ENUM_CONST(1)


// Register PMC_IMPL_PART_MCHB_POWER_GATE_STATUS_0
#define PMC_IMPL_PART_MCHB_POWER_GATE_STATUS_0                  _MK_ADDR_CONST(0x338)
#define PMC_IMPL_PART_MCHB_POWER_GATE_STATUS_0_SECURE                   0x0
#define PMC_IMPL_PART_MCHB_POWER_GATE_STATUS_0_SCR                      PG_MCHB_SCR_0
#define PMC_IMPL_PART_MCHB_POWER_GATE_STATUS_0_WORD_COUNT                       0x1
#define PMC_IMPL_PART_MCHB_POWER_GATE_STATUS_0_RESET_VAL                        _MK_MASK_CONST(0x2)
#define PMC_IMPL_PART_MCHB_POWER_GATE_STATUS_0_RESET_MASK                       _MK_MASK_CONST(0xf)
#define PMC_IMPL_PART_MCHB_POWER_GATE_STATUS_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCHB_POWER_GATE_STATUS_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCHB_POWER_GATE_STATUS_0_READ_MASK                        _MK_MASK_CONST(0xf)
#define PMC_IMPL_PART_MCHB_POWER_GATE_STATUS_0_WRITE_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCHB_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SHIFT                    _MK_SHIFT_CONST(0)
#define PMC_IMPL_PART_MCHB_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_FIELD                    _MK_FIELD_CONST(0x1, PMC_IMPL_PART_MCHB_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SHIFT)
#define PMC_IMPL_PART_MCHB_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_RANGE                    0:0
#define PMC_IMPL_PART_MCHB_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_WOFFSET                  0x0
#define PMC_IMPL_PART_MCHB_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCHB_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_MCHB_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCHB_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCHB_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_INIT_ENUM                        OFF
#define PMC_IMPL_PART_MCHB_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_OFF                      _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_MCHB_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_ON                       _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_MCHB_POWER_GATE_STATUS_0_SRAM_SD_STS_SHIFT                        _MK_SHIFT_CONST(1)
#define PMC_IMPL_PART_MCHB_POWER_GATE_STATUS_0_SRAM_SD_STS_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_PART_MCHB_POWER_GATE_STATUS_0_SRAM_SD_STS_SHIFT)
#define PMC_IMPL_PART_MCHB_POWER_GATE_STATUS_0_SRAM_SD_STS_RANGE                        1:1
#define PMC_IMPL_PART_MCHB_POWER_GATE_STATUS_0_SRAM_SD_STS_WOFFSET                      0x0
#define PMC_IMPL_PART_MCHB_POWER_GATE_STATUS_0_SRAM_SD_STS_DEFAULT                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_MCHB_POWER_GATE_STATUS_0_SRAM_SD_STS_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_MCHB_POWER_GATE_STATUS_0_SRAM_SD_STS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCHB_POWER_GATE_STATUS_0_SRAM_SD_STS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCHB_POWER_GATE_STATUS_0_SRAM_SD_STS_INIT_ENUM                    ON
#define PMC_IMPL_PART_MCHB_POWER_GATE_STATUS_0_SRAM_SD_STS_OFF                  _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_MCHB_POWER_GATE_STATUS_0_SRAM_SD_STS_ON                   _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_MCHB_POWER_GATE_STATUS_0_SRAM_SLP_STS_SHIFT                       _MK_SHIFT_CONST(2)
#define PMC_IMPL_PART_MCHB_POWER_GATE_STATUS_0_SRAM_SLP_STS_FIELD                       _MK_FIELD_CONST(0x1, PMC_IMPL_PART_MCHB_POWER_GATE_STATUS_0_SRAM_SLP_STS_SHIFT)
#define PMC_IMPL_PART_MCHB_POWER_GATE_STATUS_0_SRAM_SLP_STS_RANGE                       2:2
#define PMC_IMPL_PART_MCHB_POWER_GATE_STATUS_0_SRAM_SLP_STS_WOFFSET                     0x0
#define PMC_IMPL_PART_MCHB_POWER_GATE_STATUS_0_SRAM_SLP_STS_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCHB_POWER_GATE_STATUS_0_SRAM_SLP_STS_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_MCHB_POWER_GATE_STATUS_0_SRAM_SLP_STS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCHB_POWER_GATE_STATUS_0_SRAM_SLP_STS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCHB_POWER_GATE_STATUS_0_SRAM_SLP_STS_INIT_ENUM                   OFF
#define PMC_IMPL_PART_MCHB_POWER_GATE_STATUS_0_SRAM_SLP_STS_OFF                 _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_MCHB_POWER_GATE_STATUS_0_SRAM_SLP_STS_ON                  _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_MCHB_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SHIFT                      _MK_SHIFT_CONST(3)
#define PMC_IMPL_PART_MCHB_POWER_GATE_STATUS_0_SRAM_DSLP_STS_FIELD                      _MK_FIELD_CONST(0x1, PMC_IMPL_PART_MCHB_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SHIFT)
#define PMC_IMPL_PART_MCHB_POWER_GATE_STATUS_0_SRAM_DSLP_STS_RANGE                      3:3
#define PMC_IMPL_PART_MCHB_POWER_GATE_STATUS_0_SRAM_DSLP_STS_WOFFSET                    0x0
#define PMC_IMPL_PART_MCHB_POWER_GATE_STATUS_0_SRAM_DSLP_STS_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCHB_POWER_GATE_STATUS_0_SRAM_DSLP_STS_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_MCHB_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCHB_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCHB_POWER_GATE_STATUS_0_SRAM_DSLP_STS_INIT_ENUM                  OFF
#define PMC_IMPL_PART_MCHB_POWER_GATE_STATUS_0_SRAM_DSLP_STS_OFF                        _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_MCHB_POWER_GATE_STATUS_0_SRAM_DSLP_STS_ON                 _MK_ENUM_CONST(1)


// Register PMC_IMPL_PART_MCHB_CLAMP_CONTROL_0
#define PMC_IMPL_PART_MCHB_CLAMP_CONTROL_0                      _MK_ADDR_CONST(0x33c)
#define PMC_IMPL_PART_MCHB_CLAMP_CONTROL_0_SECURE                       0x0
#define PMC_IMPL_PART_MCHB_CLAMP_CONTROL_0_SCR                  PG_MCHB_SCR_0
#define PMC_IMPL_PART_MCHB_CLAMP_CONTROL_0_WORD_COUNT                   0x1
#define PMC_IMPL_PART_MCHB_CLAMP_CONTROL_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCHB_CLAMP_CONTROL_0_RESET_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_MCHB_CLAMP_CONTROL_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCHB_CLAMP_CONTROL_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCHB_CLAMP_CONTROL_0_READ_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_MCHB_CLAMP_CONTROL_0_WRITE_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_MCHB_CLAMP_CONTROL_0_CLAMP_SHIFT                  _MK_SHIFT_CONST(0)
#define PMC_IMPL_PART_MCHB_CLAMP_CONTROL_0_CLAMP_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_PART_MCHB_CLAMP_CONTROL_0_CLAMP_SHIFT)
#define PMC_IMPL_PART_MCHB_CLAMP_CONTROL_0_CLAMP_RANGE                  0:0
#define PMC_IMPL_PART_MCHB_CLAMP_CONTROL_0_CLAMP_WOFFSET                        0x0
#define PMC_IMPL_PART_MCHB_CLAMP_CONTROL_0_CLAMP_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCHB_CLAMP_CONTROL_0_CLAMP_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_MCHB_CLAMP_CONTROL_0_CLAMP_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCHB_CLAMP_CONTROL_0_CLAMP_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCHB_CLAMP_CONTROL_0_CLAMP_INIT_ENUM                      OFF
#define PMC_IMPL_PART_MCHB_CLAMP_CONTROL_0_CLAMP_OFF                    _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_MCHB_CLAMP_CONTROL_0_CLAMP_ON                     _MK_ENUM_CONST(1)


// Register PMC_IMPL_PART_MCHBB_POWER_GATE_CONTROL_0
#define PMC_IMPL_PART_MCHBB_POWER_GATE_CONTROL_0                        _MK_ADDR_CONST(0x340)
#define PMC_IMPL_PART_MCHBB_POWER_GATE_CONTROL_0_SECURE                         0x0
#define PMC_IMPL_PART_MCHBB_POWER_GATE_CONTROL_0_SCR                    PG_MCHBB_SCR_0
#define PMC_IMPL_PART_MCHBB_POWER_GATE_CONTROL_0_WORD_COUNT                     0x1
#define PMC_IMPL_PART_MCHBB_POWER_GATE_CONTROL_0_RESET_VAL                      _MK_MASK_CONST(0x80000000)
#define PMC_IMPL_PART_MCHBB_POWER_GATE_CONTROL_0_RESET_MASK                     _MK_MASK_CONST(0x8000010f)
#define PMC_IMPL_PART_MCHBB_POWER_GATE_CONTROL_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCHBB_POWER_GATE_CONTROL_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCHBB_POWER_GATE_CONTROL_0_READ_MASK                      _MK_MASK_CONST(0x8000010f)
#define PMC_IMPL_PART_MCHBB_POWER_GATE_CONTROL_0_WRITE_MASK                     _MK_MASK_CONST(0x8000010f)
#define PMC_IMPL_PART_MCHBB_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SHIFT                      _MK_SHIFT_CONST(0)
#define PMC_IMPL_PART_MCHBB_POWER_GATE_CONTROL_0_LOGIC_SLEEP_FIELD                      _MK_FIELD_CONST(0x1, PMC_IMPL_PART_MCHBB_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SHIFT)
#define PMC_IMPL_PART_MCHBB_POWER_GATE_CONTROL_0_LOGIC_SLEEP_RANGE                      0:0
#define PMC_IMPL_PART_MCHBB_POWER_GATE_CONTROL_0_LOGIC_SLEEP_WOFFSET                    0x0
#define PMC_IMPL_PART_MCHBB_POWER_GATE_CONTROL_0_LOGIC_SLEEP_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCHBB_POWER_GATE_CONTROL_0_LOGIC_SLEEP_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_MCHBB_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCHBB_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCHBB_POWER_GATE_CONTROL_0_LOGIC_SLEEP_INIT_ENUM                  OFF
#define PMC_IMPL_PART_MCHBB_POWER_GATE_CONTROL_0_LOGIC_SLEEP_OFF                        _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_MCHBB_POWER_GATE_CONTROL_0_LOGIC_SLEEP_ON                 _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_MCHBB_POWER_GATE_CONTROL_0_SRAM_SD_SHIFT                  _MK_SHIFT_CONST(1)
#define PMC_IMPL_PART_MCHBB_POWER_GATE_CONTROL_0_SRAM_SD_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_PART_MCHBB_POWER_GATE_CONTROL_0_SRAM_SD_SHIFT)
#define PMC_IMPL_PART_MCHBB_POWER_GATE_CONTROL_0_SRAM_SD_RANGE                  1:1
#define PMC_IMPL_PART_MCHBB_POWER_GATE_CONTROL_0_SRAM_SD_WOFFSET                        0x0
#define PMC_IMPL_PART_MCHBB_POWER_GATE_CONTROL_0_SRAM_SD_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCHBB_POWER_GATE_CONTROL_0_SRAM_SD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_MCHBB_POWER_GATE_CONTROL_0_SRAM_SD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCHBB_POWER_GATE_CONTROL_0_SRAM_SD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCHBB_POWER_GATE_CONTROL_0_SRAM_SD_INIT_ENUM                      OFF
#define PMC_IMPL_PART_MCHBB_POWER_GATE_CONTROL_0_SRAM_SD_OFF                    _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_MCHBB_POWER_GATE_CONTROL_0_SRAM_SD_ON                     _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_MCHBB_POWER_GATE_CONTROL_0_SRAM_SLP_SHIFT                 _MK_SHIFT_CONST(2)
#define PMC_IMPL_PART_MCHBB_POWER_GATE_CONTROL_0_SRAM_SLP_FIELD                 _MK_FIELD_CONST(0x1, PMC_IMPL_PART_MCHBB_POWER_GATE_CONTROL_0_SRAM_SLP_SHIFT)
#define PMC_IMPL_PART_MCHBB_POWER_GATE_CONTROL_0_SRAM_SLP_RANGE                 2:2
#define PMC_IMPL_PART_MCHBB_POWER_GATE_CONTROL_0_SRAM_SLP_WOFFSET                       0x0
#define PMC_IMPL_PART_MCHBB_POWER_GATE_CONTROL_0_SRAM_SLP_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCHBB_POWER_GATE_CONTROL_0_SRAM_SLP_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_MCHBB_POWER_GATE_CONTROL_0_SRAM_SLP_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCHBB_POWER_GATE_CONTROL_0_SRAM_SLP_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCHBB_POWER_GATE_CONTROL_0_SRAM_SLP_INIT_ENUM                     OFF
#define PMC_IMPL_PART_MCHBB_POWER_GATE_CONTROL_0_SRAM_SLP_OFF                   _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_MCHBB_POWER_GATE_CONTROL_0_SRAM_SLP_ON                    _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_MCHBB_POWER_GATE_CONTROL_0_SRAM_DSLP_SHIFT                        _MK_SHIFT_CONST(3)
#define PMC_IMPL_PART_MCHBB_POWER_GATE_CONTROL_0_SRAM_DSLP_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_PART_MCHBB_POWER_GATE_CONTROL_0_SRAM_DSLP_SHIFT)
#define PMC_IMPL_PART_MCHBB_POWER_GATE_CONTROL_0_SRAM_DSLP_RANGE                        3:3
#define PMC_IMPL_PART_MCHBB_POWER_GATE_CONTROL_0_SRAM_DSLP_WOFFSET                      0x0
#define PMC_IMPL_PART_MCHBB_POWER_GATE_CONTROL_0_SRAM_DSLP_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCHBB_POWER_GATE_CONTROL_0_SRAM_DSLP_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_MCHBB_POWER_GATE_CONTROL_0_SRAM_DSLP_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCHBB_POWER_GATE_CONTROL_0_SRAM_DSLP_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCHBB_POWER_GATE_CONTROL_0_SRAM_DSLP_INIT_ENUM                    OFF
#define PMC_IMPL_PART_MCHBB_POWER_GATE_CONTROL_0_SRAM_DSLP_OFF                  _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_MCHBB_POWER_GATE_CONTROL_0_SRAM_DSLP_ON                   _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_MCHBB_POWER_GATE_CONTROL_0_START_SHIFT                    _MK_SHIFT_CONST(8)
#define PMC_IMPL_PART_MCHBB_POWER_GATE_CONTROL_0_START_FIELD                    _MK_FIELD_CONST(0x1, PMC_IMPL_PART_MCHBB_POWER_GATE_CONTROL_0_START_SHIFT)
#define PMC_IMPL_PART_MCHBB_POWER_GATE_CONTROL_0_START_RANGE                    8:8
#define PMC_IMPL_PART_MCHBB_POWER_GATE_CONTROL_0_START_WOFFSET                  0x0
#define PMC_IMPL_PART_MCHBB_POWER_GATE_CONTROL_0_START_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCHBB_POWER_GATE_CONTROL_0_START_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_MCHBB_POWER_GATE_CONTROL_0_START_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCHBB_POWER_GATE_CONTROL_0_START_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCHBB_POWER_GATE_CONTROL_0_START_INIT_ENUM                        DONE
#define PMC_IMPL_PART_MCHBB_POWER_GATE_CONTROL_0_START_DONE                     _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_MCHBB_POWER_GATE_CONTROL_0_START_PENDING                  _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_MCHBB_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SHIFT                      _MK_SHIFT_CONST(31)
#define PMC_IMPL_PART_MCHBB_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_FIELD                      _MK_FIELD_CONST(0x1, PMC_IMPL_PART_MCHBB_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SHIFT)
#define PMC_IMPL_PART_MCHBB_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_RANGE                      31:31
#define PMC_IMPL_PART_MCHBB_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_WOFFSET                    0x0
#define PMC_IMPL_PART_MCHBB_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_DEFAULT                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_MCHBB_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_MCHBB_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCHBB_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCHBB_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_INIT_ENUM                  ENABLE
#define PMC_IMPL_PART_MCHBB_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_DISABLE                    _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_MCHBB_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_ENABLE                     _MK_ENUM_CONST(1)


// Register PMC_IMPL_PART_MCHBB_POWER_GATE_STATUS_0
#define PMC_IMPL_PART_MCHBB_POWER_GATE_STATUS_0                 _MK_ADDR_CONST(0x344)
#define PMC_IMPL_PART_MCHBB_POWER_GATE_STATUS_0_SECURE                  0x0
#define PMC_IMPL_PART_MCHBB_POWER_GATE_STATUS_0_SCR                     PG_MCHBB_SCR_0
#define PMC_IMPL_PART_MCHBB_POWER_GATE_STATUS_0_WORD_COUNT                      0x1
#define PMC_IMPL_PART_MCHBB_POWER_GATE_STATUS_0_RESET_VAL                       _MK_MASK_CONST(0x2)
#define PMC_IMPL_PART_MCHBB_POWER_GATE_STATUS_0_RESET_MASK                      _MK_MASK_CONST(0xf)
#define PMC_IMPL_PART_MCHBB_POWER_GATE_STATUS_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCHBB_POWER_GATE_STATUS_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCHBB_POWER_GATE_STATUS_0_READ_MASK                       _MK_MASK_CONST(0xf)
#define PMC_IMPL_PART_MCHBB_POWER_GATE_STATUS_0_WRITE_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCHBB_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SHIFT                   _MK_SHIFT_CONST(0)
#define PMC_IMPL_PART_MCHBB_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_FIELD                   _MK_FIELD_CONST(0x1, PMC_IMPL_PART_MCHBB_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SHIFT)
#define PMC_IMPL_PART_MCHBB_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_RANGE                   0:0
#define PMC_IMPL_PART_MCHBB_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_WOFFSET                 0x0
#define PMC_IMPL_PART_MCHBB_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCHBB_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_MCHBB_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCHBB_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCHBB_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_INIT_ENUM                       OFF
#define PMC_IMPL_PART_MCHBB_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_OFF                     _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_MCHBB_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_ON                      _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_MCHBB_POWER_GATE_STATUS_0_SRAM_SD_STS_SHIFT                       _MK_SHIFT_CONST(1)
#define PMC_IMPL_PART_MCHBB_POWER_GATE_STATUS_0_SRAM_SD_STS_FIELD                       _MK_FIELD_CONST(0x1, PMC_IMPL_PART_MCHBB_POWER_GATE_STATUS_0_SRAM_SD_STS_SHIFT)
#define PMC_IMPL_PART_MCHBB_POWER_GATE_STATUS_0_SRAM_SD_STS_RANGE                       1:1
#define PMC_IMPL_PART_MCHBB_POWER_GATE_STATUS_0_SRAM_SD_STS_WOFFSET                     0x0
#define PMC_IMPL_PART_MCHBB_POWER_GATE_STATUS_0_SRAM_SD_STS_DEFAULT                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_MCHBB_POWER_GATE_STATUS_0_SRAM_SD_STS_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_MCHBB_POWER_GATE_STATUS_0_SRAM_SD_STS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCHBB_POWER_GATE_STATUS_0_SRAM_SD_STS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCHBB_POWER_GATE_STATUS_0_SRAM_SD_STS_INIT_ENUM                   ON
#define PMC_IMPL_PART_MCHBB_POWER_GATE_STATUS_0_SRAM_SD_STS_OFF                 _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_MCHBB_POWER_GATE_STATUS_0_SRAM_SD_STS_ON                  _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_MCHBB_POWER_GATE_STATUS_0_SRAM_SLP_STS_SHIFT                      _MK_SHIFT_CONST(2)
#define PMC_IMPL_PART_MCHBB_POWER_GATE_STATUS_0_SRAM_SLP_STS_FIELD                      _MK_FIELD_CONST(0x1, PMC_IMPL_PART_MCHBB_POWER_GATE_STATUS_0_SRAM_SLP_STS_SHIFT)
#define PMC_IMPL_PART_MCHBB_POWER_GATE_STATUS_0_SRAM_SLP_STS_RANGE                      2:2
#define PMC_IMPL_PART_MCHBB_POWER_GATE_STATUS_0_SRAM_SLP_STS_WOFFSET                    0x0
#define PMC_IMPL_PART_MCHBB_POWER_GATE_STATUS_0_SRAM_SLP_STS_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCHBB_POWER_GATE_STATUS_0_SRAM_SLP_STS_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_MCHBB_POWER_GATE_STATUS_0_SRAM_SLP_STS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCHBB_POWER_GATE_STATUS_0_SRAM_SLP_STS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCHBB_POWER_GATE_STATUS_0_SRAM_SLP_STS_INIT_ENUM                  OFF
#define PMC_IMPL_PART_MCHBB_POWER_GATE_STATUS_0_SRAM_SLP_STS_OFF                        _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_MCHBB_POWER_GATE_STATUS_0_SRAM_SLP_STS_ON                 _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_MCHBB_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SHIFT                     _MK_SHIFT_CONST(3)
#define PMC_IMPL_PART_MCHBB_POWER_GATE_STATUS_0_SRAM_DSLP_STS_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_PART_MCHBB_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SHIFT)
#define PMC_IMPL_PART_MCHBB_POWER_GATE_STATUS_0_SRAM_DSLP_STS_RANGE                     3:3
#define PMC_IMPL_PART_MCHBB_POWER_GATE_STATUS_0_SRAM_DSLP_STS_WOFFSET                   0x0
#define PMC_IMPL_PART_MCHBB_POWER_GATE_STATUS_0_SRAM_DSLP_STS_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCHBB_POWER_GATE_STATUS_0_SRAM_DSLP_STS_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_MCHBB_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCHBB_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCHBB_POWER_GATE_STATUS_0_SRAM_DSLP_STS_INIT_ENUM                 OFF
#define PMC_IMPL_PART_MCHBB_POWER_GATE_STATUS_0_SRAM_DSLP_STS_OFF                       _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_MCHBB_POWER_GATE_STATUS_0_SRAM_DSLP_STS_ON                        _MK_ENUM_CONST(1)


// Register PMC_IMPL_PART_MCHBB_CLAMP_CONTROL_0
#define PMC_IMPL_PART_MCHBB_CLAMP_CONTROL_0                     _MK_ADDR_CONST(0x348)
#define PMC_IMPL_PART_MCHBB_CLAMP_CONTROL_0_SECURE                      0x0
#define PMC_IMPL_PART_MCHBB_CLAMP_CONTROL_0_SCR                         PG_MCHBB_SCR_0
#define PMC_IMPL_PART_MCHBB_CLAMP_CONTROL_0_WORD_COUNT                  0x1
#define PMC_IMPL_PART_MCHBB_CLAMP_CONTROL_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCHBB_CLAMP_CONTROL_0_RESET_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_MCHBB_CLAMP_CONTROL_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCHBB_CLAMP_CONTROL_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCHBB_CLAMP_CONTROL_0_READ_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_MCHBB_CLAMP_CONTROL_0_WRITE_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_MCHBB_CLAMP_CONTROL_0_CLAMP_SHIFT                 _MK_SHIFT_CONST(0)
#define PMC_IMPL_PART_MCHBB_CLAMP_CONTROL_0_CLAMP_FIELD                 _MK_FIELD_CONST(0x1, PMC_IMPL_PART_MCHBB_CLAMP_CONTROL_0_CLAMP_SHIFT)
#define PMC_IMPL_PART_MCHBB_CLAMP_CONTROL_0_CLAMP_RANGE                 0:0
#define PMC_IMPL_PART_MCHBB_CLAMP_CONTROL_0_CLAMP_WOFFSET                       0x0
#define PMC_IMPL_PART_MCHBB_CLAMP_CONTROL_0_CLAMP_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCHBB_CLAMP_CONTROL_0_CLAMP_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_MCHBB_CLAMP_CONTROL_0_CLAMP_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCHBB_CLAMP_CONTROL_0_CLAMP_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_MCHBB_CLAMP_CONTROL_0_CLAMP_INIT_ENUM                     OFF
#define PMC_IMPL_PART_MCHBB_CLAMP_CONTROL_0_CLAMP_OFF                   _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_MCHBB_CLAMP_CONTROL_0_CLAMP_ON                    _MK_ENUM_CONST(1)


// Register PMC_IMPL_PART_NIC_POWER_GATE_CONTROL_0
#define PMC_IMPL_PART_NIC_POWER_GATE_CONTROL_0                  _MK_ADDR_CONST(0x34c)
#define PMC_IMPL_PART_NIC_POWER_GATE_CONTROL_0_SECURE                   0x0
#define PMC_IMPL_PART_NIC_POWER_GATE_CONTROL_0_SCR                      PG_NIC_SCR_0
#define PMC_IMPL_PART_NIC_POWER_GATE_CONTROL_0_WORD_COUNT                       0x1
#define PMC_IMPL_PART_NIC_POWER_GATE_CONTROL_0_RESET_VAL                        _MK_MASK_CONST(0x80000000)
#define PMC_IMPL_PART_NIC_POWER_GATE_CONTROL_0_RESET_MASK                       _MK_MASK_CONST(0x8000010f)
#define PMC_IMPL_PART_NIC_POWER_GATE_CONTROL_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_NIC_POWER_GATE_CONTROL_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_NIC_POWER_GATE_CONTROL_0_READ_MASK                        _MK_MASK_CONST(0x8000010f)
#define PMC_IMPL_PART_NIC_POWER_GATE_CONTROL_0_WRITE_MASK                       _MK_MASK_CONST(0x8000010f)
#define PMC_IMPL_PART_NIC_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SHIFT                        _MK_SHIFT_CONST(0)
#define PMC_IMPL_PART_NIC_POWER_GATE_CONTROL_0_LOGIC_SLEEP_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_PART_NIC_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SHIFT)
#define PMC_IMPL_PART_NIC_POWER_GATE_CONTROL_0_LOGIC_SLEEP_RANGE                        0:0
#define PMC_IMPL_PART_NIC_POWER_GATE_CONTROL_0_LOGIC_SLEEP_WOFFSET                      0x0
#define PMC_IMPL_PART_NIC_POWER_GATE_CONTROL_0_LOGIC_SLEEP_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_NIC_POWER_GATE_CONTROL_0_LOGIC_SLEEP_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_NIC_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_NIC_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_NIC_POWER_GATE_CONTROL_0_LOGIC_SLEEP_INIT_ENUM                    OFF
#define PMC_IMPL_PART_NIC_POWER_GATE_CONTROL_0_LOGIC_SLEEP_OFF                  _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_NIC_POWER_GATE_CONTROL_0_LOGIC_SLEEP_ON                   _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_NIC_POWER_GATE_CONTROL_0_SRAM_SD_SHIFT                    _MK_SHIFT_CONST(1)
#define PMC_IMPL_PART_NIC_POWER_GATE_CONTROL_0_SRAM_SD_FIELD                    _MK_FIELD_CONST(0x1, PMC_IMPL_PART_NIC_POWER_GATE_CONTROL_0_SRAM_SD_SHIFT)
#define PMC_IMPL_PART_NIC_POWER_GATE_CONTROL_0_SRAM_SD_RANGE                    1:1
#define PMC_IMPL_PART_NIC_POWER_GATE_CONTROL_0_SRAM_SD_WOFFSET                  0x0
#define PMC_IMPL_PART_NIC_POWER_GATE_CONTROL_0_SRAM_SD_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_NIC_POWER_GATE_CONTROL_0_SRAM_SD_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_NIC_POWER_GATE_CONTROL_0_SRAM_SD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_NIC_POWER_GATE_CONTROL_0_SRAM_SD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_NIC_POWER_GATE_CONTROL_0_SRAM_SD_INIT_ENUM                        OFF
#define PMC_IMPL_PART_NIC_POWER_GATE_CONTROL_0_SRAM_SD_OFF                      _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_NIC_POWER_GATE_CONTROL_0_SRAM_SD_ON                       _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_NIC_POWER_GATE_CONTROL_0_SRAM_SLP_SHIFT                   _MK_SHIFT_CONST(2)
#define PMC_IMPL_PART_NIC_POWER_GATE_CONTROL_0_SRAM_SLP_FIELD                   _MK_FIELD_CONST(0x1, PMC_IMPL_PART_NIC_POWER_GATE_CONTROL_0_SRAM_SLP_SHIFT)
#define PMC_IMPL_PART_NIC_POWER_GATE_CONTROL_0_SRAM_SLP_RANGE                   2:2
#define PMC_IMPL_PART_NIC_POWER_GATE_CONTROL_0_SRAM_SLP_WOFFSET                 0x0
#define PMC_IMPL_PART_NIC_POWER_GATE_CONTROL_0_SRAM_SLP_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_NIC_POWER_GATE_CONTROL_0_SRAM_SLP_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_NIC_POWER_GATE_CONTROL_0_SRAM_SLP_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_NIC_POWER_GATE_CONTROL_0_SRAM_SLP_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_NIC_POWER_GATE_CONTROL_0_SRAM_SLP_INIT_ENUM                       OFF
#define PMC_IMPL_PART_NIC_POWER_GATE_CONTROL_0_SRAM_SLP_OFF                     _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_NIC_POWER_GATE_CONTROL_0_SRAM_SLP_ON                      _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_NIC_POWER_GATE_CONTROL_0_SRAM_DSLP_SHIFT                  _MK_SHIFT_CONST(3)
#define PMC_IMPL_PART_NIC_POWER_GATE_CONTROL_0_SRAM_DSLP_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_PART_NIC_POWER_GATE_CONTROL_0_SRAM_DSLP_SHIFT)
#define PMC_IMPL_PART_NIC_POWER_GATE_CONTROL_0_SRAM_DSLP_RANGE                  3:3
#define PMC_IMPL_PART_NIC_POWER_GATE_CONTROL_0_SRAM_DSLP_WOFFSET                        0x0
#define PMC_IMPL_PART_NIC_POWER_GATE_CONTROL_0_SRAM_DSLP_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_NIC_POWER_GATE_CONTROL_0_SRAM_DSLP_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_NIC_POWER_GATE_CONTROL_0_SRAM_DSLP_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_NIC_POWER_GATE_CONTROL_0_SRAM_DSLP_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_NIC_POWER_GATE_CONTROL_0_SRAM_DSLP_INIT_ENUM                      OFF
#define PMC_IMPL_PART_NIC_POWER_GATE_CONTROL_0_SRAM_DSLP_OFF                    _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_NIC_POWER_GATE_CONTROL_0_SRAM_DSLP_ON                     _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_NIC_POWER_GATE_CONTROL_0_START_SHIFT                      _MK_SHIFT_CONST(8)
#define PMC_IMPL_PART_NIC_POWER_GATE_CONTROL_0_START_FIELD                      _MK_FIELD_CONST(0x1, PMC_IMPL_PART_NIC_POWER_GATE_CONTROL_0_START_SHIFT)
#define PMC_IMPL_PART_NIC_POWER_GATE_CONTROL_0_START_RANGE                      8:8
#define PMC_IMPL_PART_NIC_POWER_GATE_CONTROL_0_START_WOFFSET                    0x0
#define PMC_IMPL_PART_NIC_POWER_GATE_CONTROL_0_START_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_NIC_POWER_GATE_CONTROL_0_START_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_NIC_POWER_GATE_CONTROL_0_START_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_NIC_POWER_GATE_CONTROL_0_START_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_NIC_POWER_GATE_CONTROL_0_START_INIT_ENUM                  DONE
#define PMC_IMPL_PART_NIC_POWER_GATE_CONTROL_0_START_DONE                       _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_NIC_POWER_GATE_CONTROL_0_START_PENDING                    _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_NIC_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SHIFT                        _MK_SHIFT_CONST(31)
#define PMC_IMPL_PART_NIC_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_PART_NIC_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SHIFT)
#define PMC_IMPL_PART_NIC_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_RANGE                        31:31
#define PMC_IMPL_PART_NIC_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_WOFFSET                      0x0
#define PMC_IMPL_PART_NIC_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_DEFAULT                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_NIC_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_NIC_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_NIC_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_NIC_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_INIT_ENUM                    ENABLE
#define PMC_IMPL_PART_NIC_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_DISABLE                      _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_NIC_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_ENABLE                       _MK_ENUM_CONST(1)


// Register PMC_IMPL_PART_NIC_POWER_GATE_STATUS_0
#define PMC_IMPL_PART_NIC_POWER_GATE_STATUS_0                   _MK_ADDR_CONST(0x350)
#define PMC_IMPL_PART_NIC_POWER_GATE_STATUS_0_SECURE                    0x0
#define PMC_IMPL_PART_NIC_POWER_GATE_STATUS_0_SCR                       PG_NIC_SCR_0
#define PMC_IMPL_PART_NIC_POWER_GATE_STATUS_0_WORD_COUNT                        0x1
#define PMC_IMPL_PART_NIC_POWER_GATE_STATUS_0_RESET_VAL                         _MK_MASK_CONST(0x2)
#define PMC_IMPL_PART_NIC_POWER_GATE_STATUS_0_RESET_MASK                        _MK_MASK_CONST(0xf)
#define PMC_IMPL_PART_NIC_POWER_GATE_STATUS_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_NIC_POWER_GATE_STATUS_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_NIC_POWER_GATE_STATUS_0_READ_MASK                         _MK_MASK_CONST(0xf)
#define PMC_IMPL_PART_NIC_POWER_GATE_STATUS_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_NIC_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SHIFT                     _MK_SHIFT_CONST(0)
#define PMC_IMPL_PART_NIC_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_PART_NIC_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SHIFT)
#define PMC_IMPL_PART_NIC_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_RANGE                     0:0
#define PMC_IMPL_PART_NIC_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_WOFFSET                   0x0
#define PMC_IMPL_PART_NIC_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_NIC_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_NIC_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_NIC_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_NIC_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_INIT_ENUM                 OFF
#define PMC_IMPL_PART_NIC_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_OFF                       _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_NIC_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_ON                        _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_NIC_POWER_GATE_STATUS_0_SRAM_SD_STS_SHIFT                 _MK_SHIFT_CONST(1)
#define PMC_IMPL_PART_NIC_POWER_GATE_STATUS_0_SRAM_SD_STS_FIELD                 _MK_FIELD_CONST(0x1, PMC_IMPL_PART_NIC_POWER_GATE_STATUS_0_SRAM_SD_STS_SHIFT)
#define PMC_IMPL_PART_NIC_POWER_GATE_STATUS_0_SRAM_SD_STS_RANGE                 1:1
#define PMC_IMPL_PART_NIC_POWER_GATE_STATUS_0_SRAM_SD_STS_WOFFSET                       0x0
#define PMC_IMPL_PART_NIC_POWER_GATE_STATUS_0_SRAM_SD_STS_DEFAULT                       _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_NIC_POWER_GATE_STATUS_0_SRAM_SD_STS_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_NIC_POWER_GATE_STATUS_0_SRAM_SD_STS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_NIC_POWER_GATE_STATUS_0_SRAM_SD_STS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_NIC_POWER_GATE_STATUS_0_SRAM_SD_STS_INIT_ENUM                     ON
#define PMC_IMPL_PART_NIC_POWER_GATE_STATUS_0_SRAM_SD_STS_OFF                   _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_NIC_POWER_GATE_STATUS_0_SRAM_SD_STS_ON                    _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_NIC_POWER_GATE_STATUS_0_SRAM_SLP_STS_SHIFT                        _MK_SHIFT_CONST(2)
#define PMC_IMPL_PART_NIC_POWER_GATE_STATUS_0_SRAM_SLP_STS_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_PART_NIC_POWER_GATE_STATUS_0_SRAM_SLP_STS_SHIFT)
#define PMC_IMPL_PART_NIC_POWER_GATE_STATUS_0_SRAM_SLP_STS_RANGE                        2:2
#define PMC_IMPL_PART_NIC_POWER_GATE_STATUS_0_SRAM_SLP_STS_WOFFSET                      0x0
#define PMC_IMPL_PART_NIC_POWER_GATE_STATUS_0_SRAM_SLP_STS_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_NIC_POWER_GATE_STATUS_0_SRAM_SLP_STS_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_NIC_POWER_GATE_STATUS_0_SRAM_SLP_STS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_NIC_POWER_GATE_STATUS_0_SRAM_SLP_STS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_NIC_POWER_GATE_STATUS_0_SRAM_SLP_STS_INIT_ENUM                    OFF
#define PMC_IMPL_PART_NIC_POWER_GATE_STATUS_0_SRAM_SLP_STS_OFF                  _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_NIC_POWER_GATE_STATUS_0_SRAM_SLP_STS_ON                   _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_NIC_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SHIFT                       _MK_SHIFT_CONST(3)
#define PMC_IMPL_PART_NIC_POWER_GATE_STATUS_0_SRAM_DSLP_STS_FIELD                       _MK_FIELD_CONST(0x1, PMC_IMPL_PART_NIC_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SHIFT)
#define PMC_IMPL_PART_NIC_POWER_GATE_STATUS_0_SRAM_DSLP_STS_RANGE                       3:3
#define PMC_IMPL_PART_NIC_POWER_GATE_STATUS_0_SRAM_DSLP_STS_WOFFSET                     0x0
#define PMC_IMPL_PART_NIC_POWER_GATE_STATUS_0_SRAM_DSLP_STS_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_NIC_POWER_GATE_STATUS_0_SRAM_DSLP_STS_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_NIC_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_NIC_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_NIC_POWER_GATE_STATUS_0_SRAM_DSLP_STS_INIT_ENUM                   OFF
#define PMC_IMPL_PART_NIC_POWER_GATE_STATUS_0_SRAM_DSLP_STS_OFF                 _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_NIC_POWER_GATE_STATUS_0_SRAM_DSLP_STS_ON                  _MK_ENUM_CONST(1)


// Register PMC_IMPL_PART_NIC_CLAMP_CONTROL_0
#define PMC_IMPL_PART_NIC_CLAMP_CONTROL_0                       _MK_ADDR_CONST(0x354)
#define PMC_IMPL_PART_NIC_CLAMP_CONTROL_0_SECURE                        0x0
#define PMC_IMPL_PART_NIC_CLAMP_CONTROL_0_SCR                   PG_NIC_SCR_0
#define PMC_IMPL_PART_NIC_CLAMP_CONTROL_0_WORD_COUNT                    0x1
#define PMC_IMPL_PART_NIC_CLAMP_CONTROL_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_NIC_CLAMP_CONTROL_0_RESET_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_NIC_CLAMP_CONTROL_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_NIC_CLAMP_CONTROL_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_NIC_CLAMP_CONTROL_0_READ_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_NIC_CLAMP_CONTROL_0_WRITE_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_NIC_CLAMP_CONTROL_0_CLAMP_SHIFT                   _MK_SHIFT_CONST(0)
#define PMC_IMPL_PART_NIC_CLAMP_CONTROL_0_CLAMP_FIELD                   _MK_FIELD_CONST(0x1, PMC_IMPL_PART_NIC_CLAMP_CONTROL_0_CLAMP_SHIFT)
#define PMC_IMPL_PART_NIC_CLAMP_CONTROL_0_CLAMP_RANGE                   0:0
#define PMC_IMPL_PART_NIC_CLAMP_CONTROL_0_CLAMP_WOFFSET                 0x0
#define PMC_IMPL_PART_NIC_CLAMP_CONTROL_0_CLAMP_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_NIC_CLAMP_CONTROL_0_CLAMP_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_NIC_CLAMP_CONTROL_0_CLAMP_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_NIC_CLAMP_CONTROL_0_CLAMP_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_NIC_CLAMP_CONTROL_0_CLAMP_INIT_ENUM                       OFF
#define PMC_IMPL_PART_NIC_CLAMP_CONTROL_0_CLAMP_OFF                     _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_NIC_CLAMP_CONTROL_0_CLAMP_ON                      _MK_ENUM_CONST(1)


// Register PMC_IMPL_PART_SEC_POWER_GATE_CONTROL_0
#define PMC_IMPL_PART_SEC_POWER_GATE_CONTROL_0                  _MK_ADDR_CONST(0x358)
#define PMC_IMPL_PART_SEC_POWER_GATE_CONTROL_0_SECURE                   0x0
#define PMC_IMPL_PART_SEC_POWER_GATE_CONTROL_0_SCR                      PG_SEC_SCR_0
#define PMC_IMPL_PART_SEC_POWER_GATE_CONTROL_0_WORD_COUNT                       0x1
#define PMC_IMPL_PART_SEC_POWER_GATE_CONTROL_0_RESET_VAL                        _MK_MASK_CONST(0x80000000)
#define PMC_IMPL_PART_SEC_POWER_GATE_CONTROL_0_RESET_MASK                       _MK_MASK_CONST(0x8000010f)
#define PMC_IMPL_PART_SEC_POWER_GATE_CONTROL_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_SEC_POWER_GATE_CONTROL_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_SEC_POWER_GATE_CONTROL_0_READ_MASK                        _MK_MASK_CONST(0x8000010f)
#define PMC_IMPL_PART_SEC_POWER_GATE_CONTROL_0_WRITE_MASK                       _MK_MASK_CONST(0x8000010f)
#define PMC_IMPL_PART_SEC_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SHIFT                        _MK_SHIFT_CONST(0)
#define PMC_IMPL_PART_SEC_POWER_GATE_CONTROL_0_LOGIC_SLEEP_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_PART_SEC_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SHIFT)
#define PMC_IMPL_PART_SEC_POWER_GATE_CONTROL_0_LOGIC_SLEEP_RANGE                        0:0
#define PMC_IMPL_PART_SEC_POWER_GATE_CONTROL_0_LOGIC_SLEEP_WOFFSET                      0x0
#define PMC_IMPL_PART_SEC_POWER_GATE_CONTROL_0_LOGIC_SLEEP_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_SEC_POWER_GATE_CONTROL_0_LOGIC_SLEEP_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_SEC_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_SEC_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_SEC_POWER_GATE_CONTROL_0_LOGIC_SLEEP_INIT_ENUM                    OFF
#define PMC_IMPL_PART_SEC_POWER_GATE_CONTROL_0_LOGIC_SLEEP_OFF                  _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_SEC_POWER_GATE_CONTROL_0_LOGIC_SLEEP_ON                   _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_SEC_POWER_GATE_CONTROL_0_SRAM_SD_SHIFT                    _MK_SHIFT_CONST(1)
#define PMC_IMPL_PART_SEC_POWER_GATE_CONTROL_0_SRAM_SD_FIELD                    _MK_FIELD_CONST(0x1, PMC_IMPL_PART_SEC_POWER_GATE_CONTROL_0_SRAM_SD_SHIFT)
#define PMC_IMPL_PART_SEC_POWER_GATE_CONTROL_0_SRAM_SD_RANGE                    1:1
#define PMC_IMPL_PART_SEC_POWER_GATE_CONTROL_0_SRAM_SD_WOFFSET                  0x0
#define PMC_IMPL_PART_SEC_POWER_GATE_CONTROL_0_SRAM_SD_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_SEC_POWER_GATE_CONTROL_0_SRAM_SD_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_SEC_POWER_GATE_CONTROL_0_SRAM_SD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_SEC_POWER_GATE_CONTROL_0_SRAM_SD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_SEC_POWER_GATE_CONTROL_0_SRAM_SD_INIT_ENUM                        OFF
#define PMC_IMPL_PART_SEC_POWER_GATE_CONTROL_0_SRAM_SD_OFF                      _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_SEC_POWER_GATE_CONTROL_0_SRAM_SD_ON                       _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_SEC_POWER_GATE_CONTROL_0_SRAM_SLP_SHIFT                   _MK_SHIFT_CONST(2)
#define PMC_IMPL_PART_SEC_POWER_GATE_CONTROL_0_SRAM_SLP_FIELD                   _MK_FIELD_CONST(0x1, PMC_IMPL_PART_SEC_POWER_GATE_CONTROL_0_SRAM_SLP_SHIFT)
#define PMC_IMPL_PART_SEC_POWER_GATE_CONTROL_0_SRAM_SLP_RANGE                   2:2
#define PMC_IMPL_PART_SEC_POWER_GATE_CONTROL_0_SRAM_SLP_WOFFSET                 0x0
#define PMC_IMPL_PART_SEC_POWER_GATE_CONTROL_0_SRAM_SLP_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_SEC_POWER_GATE_CONTROL_0_SRAM_SLP_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_SEC_POWER_GATE_CONTROL_0_SRAM_SLP_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_SEC_POWER_GATE_CONTROL_0_SRAM_SLP_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_SEC_POWER_GATE_CONTROL_0_SRAM_SLP_INIT_ENUM                       OFF
#define PMC_IMPL_PART_SEC_POWER_GATE_CONTROL_0_SRAM_SLP_OFF                     _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_SEC_POWER_GATE_CONTROL_0_SRAM_SLP_ON                      _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_SEC_POWER_GATE_CONTROL_0_SRAM_DSLP_SHIFT                  _MK_SHIFT_CONST(3)
#define PMC_IMPL_PART_SEC_POWER_GATE_CONTROL_0_SRAM_DSLP_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_PART_SEC_POWER_GATE_CONTROL_0_SRAM_DSLP_SHIFT)
#define PMC_IMPL_PART_SEC_POWER_GATE_CONTROL_0_SRAM_DSLP_RANGE                  3:3
#define PMC_IMPL_PART_SEC_POWER_GATE_CONTROL_0_SRAM_DSLP_WOFFSET                        0x0
#define PMC_IMPL_PART_SEC_POWER_GATE_CONTROL_0_SRAM_DSLP_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_SEC_POWER_GATE_CONTROL_0_SRAM_DSLP_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_SEC_POWER_GATE_CONTROL_0_SRAM_DSLP_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_SEC_POWER_GATE_CONTROL_0_SRAM_DSLP_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_SEC_POWER_GATE_CONTROL_0_SRAM_DSLP_INIT_ENUM                      OFF
#define PMC_IMPL_PART_SEC_POWER_GATE_CONTROL_0_SRAM_DSLP_OFF                    _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_SEC_POWER_GATE_CONTROL_0_SRAM_DSLP_ON                     _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_SEC_POWER_GATE_CONTROL_0_START_SHIFT                      _MK_SHIFT_CONST(8)
#define PMC_IMPL_PART_SEC_POWER_GATE_CONTROL_0_START_FIELD                      _MK_FIELD_CONST(0x1, PMC_IMPL_PART_SEC_POWER_GATE_CONTROL_0_START_SHIFT)
#define PMC_IMPL_PART_SEC_POWER_GATE_CONTROL_0_START_RANGE                      8:8
#define PMC_IMPL_PART_SEC_POWER_GATE_CONTROL_0_START_WOFFSET                    0x0
#define PMC_IMPL_PART_SEC_POWER_GATE_CONTROL_0_START_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_SEC_POWER_GATE_CONTROL_0_START_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_SEC_POWER_GATE_CONTROL_0_START_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_SEC_POWER_GATE_CONTROL_0_START_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_SEC_POWER_GATE_CONTROL_0_START_INIT_ENUM                  DONE
#define PMC_IMPL_PART_SEC_POWER_GATE_CONTROL_0_START_DONE                       _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_SEC_POWER_GATE_CONTROL_0_START_PENDING                    _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_SEC_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SHIFT                        _MK_SHIFT_CONST(31)
#define PMC_IMPL_PART_SEC_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_PART_SEC_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SHIFT)
#define PMC_IMPL_PART_SEC_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_RANGE                        31:31
#define PMC_IMPL_PART_SEC_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_WOFFSET                      0x0
#define PMC_IMPL_PART_SEC_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_DEFAULT                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_SEC_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_SEC_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_SEC_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_SEC_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_INIT_ENUM                    ENABLE
#define PMC_IMPL_PART_SEC_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_DISABLE                      _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_SEC_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_ENABLE                       _MK_ENUM_CONST(1)


// Register PMC_IMPL_PART_SEC_POWER_GATE_STATUS_0
#define PMC_IMPL_PART_SEC_POWER_GATE_STATUS_0                   _MK_ADDR_CONST(0x35c)
#define PMC_IMPL_PART_SEC_POWER_GATE_STATUS_0_SECURE                    0x0
#define PMC_IMPL_PART_SEC_POWER_GATE_STATUS_0_SCR                       PG_SEC_SCR_0
#define PMC_IMPL_PART_SEC_POWER_GATE_STATUS_0_WORD_COUNT                        0x1
#define PMC_IMPL_PART_SEC_POWER_GATE_STATUS_0_RESET_VAL                         _MK_MASK_CONST(0x2)
#define PMC_IMPL_PART_SEC_POWER_GATE_STATUS_0_RESET_MASK                        _MK_MASK_CONST(0xf)
#define PMC_IMPL_PART_SEC_POWER_GATE_STATUS_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_SEC_POWER_GATE_STATUS_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_SEC_POWER_GATE_STATUS_0_READ_MASK                         _MK_MASK_CONST(0xf)
#define PMC_IMPL_PART_SEC_POWER_GATE_STATUS_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_SEC_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SHIFT                     _MK_SHIFT_CONST(0)
#define PMC_IMPL_PART_SEC_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_PART_SEC_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SHIFT)
#define PMC_IMPL_PART_SEC_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_RANGE                     0:0
#define PMC_IMPL_PART_SEC_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_WOFFSET                   0x0
#define PMC_IMPL_PART_SEC_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_SEC_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_SEC_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_SEC_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_SEC_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_INIT_ENUM                 OFF
#define PMC_IMPL_PART_SEC_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_OFF                       _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_SEC_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_ON                        _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_SEC_POWER_GATE_STATUS_0_SRAM_SD_STS_SHIFT                 _MK_SHIFT_CONST(1)
#define PMC_IMPL_PART_SEC_POWER_GATE_STATUS_0_SRAM_SD_STS_FIELD                 _MK_FIELD_CONST(0x1, PMC_IMPL_PART_SEC_POWER_GATE_STATUS_0_SRAM_SD_STS_SHIFT)
#define PMC_IMPL_PART_SEC_POWER_GATE_STATUS_0_SRAM_SD_STS_RANGE                 1:1
#define PMC_IMPL_PART_SEC_POWER_GATE_STATUS_0_SRAM_SD_STS_WOFFSET                       0x0
#define PMC_IMPL_PART_SEC_POWER_GATE_STATUS_0_SRAM_SD_STS_DEFAULT                       _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_SEC_POWER_GATE_STATUS_0_SRAM_SD_STS_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_SEC_POWER_GATE_STATUS_0_SRAM_SD_STS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_SEC_POWER_GATE_STATUS_0_SRAM_SD_STS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_SEC_POWER_GATE_STATUS_0_SRAM_SD_STS_INIT_ENUM                     ON
#define PMC_IMPL_PART_SEC_POWER_GATE_STATUS_0_SRAM_SD_STS_OFF                   _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_SEC_POWER_GATE_STATUS_0_SRAM_SD_STS_ON                    _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_SEC_POWER_GATE_STATUS_0_SRAM_SLP_STS_SHIFT                        _MK_SHIFT_CONST(2)
#define PMC_IMPL_PART_SEC_POWER_GATE_STATUS_0_SRAM_SLP_STS_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_PART_SEC_POWER_GATE_STATUS_0_SRAM_SLP_STS_SHIFT)
#define PMC_IMPL_PART_SEC_POWER_GATE_STATUS_0_SRAM_SLP_STS_RANGE                        2:2
#define PMC_IMPL_PART_SEC_POWER_GATE_STATUS_0_SRAM_SLP_STS_WOFFSET                      0x0
#define PMC_IMPL_PART_SEC_POWER_GATE_STATUS_0_SRAM_SLP_STS_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_SEC_POWER_GATE_STATUS_0_SRAM_SLP_STS_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_SEC_POWER_GATE_STATUS_0_SRAM_SLP_STS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_SEC_POWER_GATE_STATUS_0_SRAM_SLP_STS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_SEC_POWER_GATE_STATUS_0_SRAM_SLP_STS_INIT_ENUM                    OFF
#define PMC_IMPL_PART_SEC_POWER_GATE_STATUS_0_SRAM_SLP_STS_OFF                  _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_SEC_POWER_GATE_STATUS_0_SRAM_SLP_STS_ON                   _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_SEC_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SHIFT                       _MK_SHIFT_CONST(3)
#define PMC_IMPL_PART_SEC_POWER_GATE_STATUS_0_SRAM_DSLP_STS_FIELD                       _MK_FIELD_CONST(0x1, PMC_IMPL_PART_SEC_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SHIFT)
#define PMC_IMPL_PART_SEC_POWER_GATE_STATUS_0_SRAM_DSLP_STS_RANGE                       3:3
#define PMC_IMPL_PART_SEC_POWER_GATE_STATUS_0_SRAM_DSLP_STS_WOFFSET                     0x0
#define PMC_IMPL_PART_SEC_POWER_GATE_STATUS_0_SRAM_DSLP_STS_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_SEC_POWER_GATE_STATUS_0_SRAM_DSLP_STS_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_SEC_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_SEC_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_SEC_POWER_GATE_STATUS_0_SRAM_DSLP_STS_INIT_ENUM                   OFF
#define PMC_IMPL_PART_SEC_POWER_GATE_STATUS_0_SRAM_DSLP_STS_OFF                 _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_SEC_POWER_GATE_STATUS_0_SRAM_DSLP_STS_ON                  _MK_ENUM_CONST(1)


// Register PMC_IMPL_PART_SEC_CLAMP_CONTROL_0
#define PMC_IMPL_PART_SEC_CLAMP_CONTROL_0                       _MK_ADDR_CONST(0x360)
#define PMC_IMPL_PART_SEC_CLAMP_CONTROL_0_SECURE                        0x0
#define PMC_IMPL_PART_SEC_CLAMP_CONTROL_0_SCR                   PG_SEC_SCR_0
#define PMC_IMPL_PART_SEC_CLAMP_CONTROL_0_WORD_COUNT                    0x1
#define PMC_IMPL_PART_SEC_CLAMP_CONTROL_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_SEC_CLAMP_CONTROL_0_RESET_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_SEC_CLAMP_CONTROL_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_SEC_CLAMP_CONTROL_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_SEC_CLAMP_CONTROL_0_READ_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_SEC_CLAMP_CONTROL_0_WRITE_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_SEC_CLAMP_CONTROL_0_CLAMP_SHIFT                   _MK_SHIFT_CONST(0)
#define PMC_IMPL_PART_SEC_CLAMP_CONTROL_0_CLAMP_FIELD                   _MK_FIELD_CONST(0x1, PMC_IMPL_PART_SEC_CLAMP_CONTROL_0_CLAMP_SHIFT)
#define PMC_IMPL_PART_SEC_CLAMP_CONTROL_0_CLAMP_RANGE                   0:0
#define PMC_IMPL_PART_SEC_CLAMP_CONTROL_0_CLAMP_WOFFSET                 0x0
#define PMC_IMPL_PART_SEC_CLAMP_CONTROL_0_CLAMP_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_SEC_CLAMP_CONTROL_0_CLAMP_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_SEC_CLAMP_CONTROL_0_CLAMP_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_SEC_CLAMP_CONTROL_0_CLAMP_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_SEC_CLAMP_CONTROL_0_CLAMP_INIT_ENUM                       OFF
#define PMC_IMPL_PART_SEC_CLAMP_CONTROL_0_CLAMP_OFF                     _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_SEC_CLAMP_CONTROL_0_CLAMP_ON                      _MK_ENUM_CONST(1)


// Register PMC_IMPL_PART_UFS_POWER_GATE_CONTROL_0
#define PMC_IMPL_PART_UFS_POWER_GATE_CONTROL_0                  _MK_ADDR_CONST(0x364)
#define PMC_IMPL_PART_UFS_POWER_GATE_CONTROL_0_SECURE                   0x0
#define PMC_IMPL_PART_UFS_POWER_GATE_CONTROL_0_SCR                      PG_UFS_SCR_0
#define PMC_IMPL_PART_UFS_POWER_GATE_CONTROL_0_WORD_COUNT                       0x1
#define PMC_IMPL_PART_UFS_POWER_GATE_CONTROL_0_RESET_VAL                        _MK_MASK_CONST(0x80000000)
#define PMC_IMPL_PART_UFS_POWER_GATE_CONTROL_0_RESET_MASK                       _MK_MASK_CONST(0x8000010f)
#define PMC_IMPL_PART_UFS_POWER_GATE_CONTROL_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_UFS_POWER_GATE_CONTROL_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_UFS_POWER_GATE_CONTROL_0_READ_MASK                        _MK_MASK_CONST(0x8000010f)
#define PMC_IMPL_PART_UFS_POWER_GATE_CONTROL_0_WRITE_MASK                       _MK_MASK_CONST(0x8000010f)
#define PMC_IMPL_PART_UFS_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SHIFT                        _MK_SHIFT_CONST(0)
#define PMC_IMPL_PART_UFS_POWER_GATE_CONTROL_0_LOGIC_SLEEP_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_PART_UFS_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SHIFT)
#define PMC_IMPL_PART_UFS_POWER_GATE_CONTROL_0_LOGIC_SLEEP_RANGE                        0:0
#define PMC_IMPL_PART_UFS_POWER_GATE_CONTROL_0_LOGIC_SLEEP_WOFFSET                      0x0
#define PMC_IMPL_PART_UFS_POWER_GATE_CONTROL_0_LOGIC_SLEEP_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_UFS_POWER_GATE_CONTROL_0_LOGIC_SLEEP_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_UFS_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_UFS_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_UFS_POWER_GATE_CONTROL_0_LOGIC_SLEEP_INIT_ENUM                    OFF
#define PMC_IMPL_PART_UFS_POWER_GATE_CONTROL_0_LOGIC_SLEEP_OFF                  _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_UFS_POWER_GATE_CONTROL_0_LOGIC_SLEEP_ON                   _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_UFS_POWER_GATE_CONTROL_0_SRAM_SD_SHIFT                    _MK_SHIFT_CONST(1)
#define PMC_IMPL_PART_UFS_POWER_GATE_CONTROL_0_SRAM_SD_FIELD                    _MK_FIELD_CONST(0x1, PMC_IMPL_PART_UFS_POWER_GATE_CONTROL_0_SRAM_SD_SHIFT)
#define PMC_IMPL_PART_UFS_POWER_GATE_CONTROL_0_SRAM_SD_RANGE                    1:1
#define PMC_IMPL_PART_UFS_POWER_GATE_CONTROL_0_SRAM_SD_WOFFSET                  0x0
#define PMC_IMPL_PART_UFS_POWER_GATE_CONTROL_0_SRAM_SD_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_UFS_POWER_GATE_CONTROL_0_SRAM_SD_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_UFS_POWER_GATE_CONTROL_0_SRAM_SD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_UFS_POWER_GATE_CONTROL_0_SRAM_SD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_UFS_POWER_GATE_CONTROL_0_SRAM_SD_INIT_ENUM                        OFF
#define PMC_IMPL_PART_UFS_POWER_GATE_CONTROL_0_SRAM_SD_OFF                      _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_UFS_POWER_GATE_CONTROL_0_SRAM_SD_ON                       _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_UFS_POWER_GATE_CONTROL_0_SRAM_SLP_SHIFT                   _MK_SHIFT_CONST(2)
#define PMC_IMPL_PART_UFS_POWER_GATE_CONTROL_0_SRAM_SLP_FIELD                   _MK_FIELD_CONST(0x1, PMC_IMPL_PART_UFS_POWER_GATE_CONTROL_0_SRAM_SLP_SHIFT)
#define PMC_IMPL_PART_UFS_POWER_GATE_CONTROL_0_SRAM_SLP_RANGE                   2:2
#define PMC_IMPL_PART_UFS_POWER_GATE_CONTROL_0_SRAM_SLP_WOFFSET                 0x0
#define PMC_IMPL_PART_UFS_POWER_GATE_CONTROL_0_SRAM_SLP_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_UFS_POWER_GATE_CONTROL_0_SRAM_SLP_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_UFS_POWER_GATE_CONTROL_0_SRAM_SLP_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_UFS_POWER_GATE_CONTROL_0_SRAM_SLP_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_UFS_POWER_GATE_CONTROL_0_SRAM_SLP_INIT_ENUM                       OFF
#define PMC_IMPL_PART_UFS_POWER_GATE_CONTROL_0_SRAM_SLP_OFF                     _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_UFS_POWER_GATE_CONTROL_0_SRAM_SLP_ON                      _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_UFS_POWER_GATE_CONTROL_0_SRAM_DSLP_SHIFT                  _MK_SHIFT_CONST(3)
#define PMC_IMPL_PART_UFS_POWER_GATE_CONTROL_0_SRAM_DSLP_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_PART_UFS_POWER_GATE_CONTROL_0_SRAM_DSLP_SHIFT)
#define PMC_IMPL_PART_UFS_POWER_GATE_CONTROL_0_SRAM_DSLP_RANGE                  3:3
#define PMC_IMPL_PART_UFS_POWER_GATE_CONTROL_0_SRAM_DSLP_WOFFSET                        0x0
#define PMC_IMPL_PART_UFS_POWER_GATE_CONTROL_0_SRAM_DSLP_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_UFS_POWER_GATE_CONTROL_0_SRAM_DSLP_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_UFS_POWER_GATE_CONTROL_0_SRAM_DSLP_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_UFS_POWER_GATE_CONTROL_0_SRAM_DSLP_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_UFS_POWER_GATE_CONTROL_0_SRAM_DSLP_INIT_ENUM                      OFF
#define PMC_IMPL_PART_UFS_POWER_GATE_CONTROL_0_SRAM_DSLP_OFF                    _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_UFS_POWER_GATE_CONTROL_0_SRAM_DSLP_ON                     _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_UFS_POWER_GATE_CONTROL_0_START_SHIFT                      _MK_SHIFT_CONST(8)
#define PMC_IMPL_PART_UFS_POWER_GATE_CONTROL_0_START_FIELD                      _MK_FIELD_CONST(0x1, PMC_IMPL_PART_UFS_POWER_GATE_CONTROL_0_START_SHIFT)
#define PMC_IMPL_PART_UFS_POWER_GATE_CONTROL_0_START_RANGE                      8:8
#define PMC_IMPL_PART_UFS_POWER_GATE_CONTROL_0_START_WOFFSET                    0x0
#define PMC_IMPL_PART_UFS_POWER_GATE_CONTROL_0_START_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_UFS_POWER_GATE_CONTROL_0_START_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_UFS_POWER_GATE_CONTROL_0_START_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_UFS_POWER_GATE_CONTROL_0_START_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_UFS_POWER_GATE_CONTROL_0_START_INIT_ENUM                  DONE
#define PMC_IMPL_PART_UFS_POWER_GATE_CONTROL_0_START_DONE                       _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_UFS_POWER_GATE_CONTROL_0_START_PENDING                    _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_UFS_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SHIFT                        _MK_SHIFT_CONST(31)
#define PMC_IMPL_PART_UFS_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_PART_UFS_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SHIFT)
#define PMC_IMPL_PART_UFS_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_RANGE                        31:31
#define PMC_IMPL_PART_UFS_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_WOFFSET                      0x0
#define PMC_IMPL_PART_UFS_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_DEFAULT                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_UFS_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_UFS_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_UFS_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_UFS_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_INIT_ENUM                    ENABLE
#define PMC_IMPL_PART_UFS_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_DISABLE                      _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_UFS_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_ENABLE                       _MK_ENUM_CONST(1)


// Register PMC_IMPL_PART_UFS_POWER_GATE_STATUS_0
#define PMC_IMPL_PART_UFS_POWER_GATE_STATUS_0                   _MK_ADDR_CONST(0x368)
#define PMC_IMPL_PART_UFS_POWER_GATE_STATUS_0_SECURE                    0x0
#define PMC_IMPL_PART_UFS_POWER_GATE_STATUS_0_SCR                       PG_UFS_SCR_0
#define PMC_IMPL_PART_UFS_POWER_GATE_STATUS_0_WORD_COUNT                        0x1
#define PMC_IMPL_PART_UFS_POWER_GATE_STATUS_0_RESET_VAL                         _MK_MASK_CONST(0x2)
#define PMC_IMPL_PART_UFS_POWER_GATE_STATUS_0_RESET_MASK                        _MK_MASK_CONST(0xf)
#define PMC_IMPL_PART_UFS_POWER_GATE_STATUS_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_UFS_POWER_GATE_STATUS_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_UFS_POWER_GATE_STATUS_0_READ_MASK                         _MK_MASK_CONST(0xf)
#define PMC_IMPL_PART_UFS_POWER_GATE_STATUS_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_UFS_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SHIFT                     _MK_SHIFT_CONST(0)
#define PMC_IMPL_PART_UFS_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_PART_UFS_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SHIFT)
#define PMC_IMPL_PART_UFS_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_RANGE                     0:0
#define PMC_IMPL_PART_UFS_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_WOFFSET                   0x0
#define PMC_IMPL_PART_UFS_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_UFS_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_UFS_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_UFS_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_UFS_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_INIT_ENUM                 OFF
#define PMC_IMPL_PART_UFS_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_OFF                       _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_UFS_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_ON                        _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_UFS_POWER_GATE_STATUS_0_SRAM_SD_STS_SHIFT                 _MK_SHIFT_CONST(1)
#define PMC_IMPL_PART_UFS_POWER_GATE_STATUS_0_SRAM_SD_STS_FIELD                 _MK_FIELD_CONST(0x1, PMC_IMPL_PART_UFS_POWER_GATE_STATUS_0_SRAM_SD_STS_SHIFT)
#define PMC_IMPL_PART_UFS_POWER_GATE_STATUS_0_SRAM_SD_STS_RANGE                 1:1
#define PMC_IMPL_PART_UFS_POWER_GATE_STATUS_0_SRAM_SD_STS_WOFFSET                       0x0
#define PMC_IMPL_PART_UFS_POWER_GATE_STATUS_0_SRAM_SD_STS_DEFAULT                       _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_UFS_POWER_GATE_STATUS_0_SRAM_SD_STS_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_UFS_POWER_GATE_STATUS_0_SRAM_SD_STS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_UFS_POWER_GATE_STATUS_0_SRAM_SD_STS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_UFS_POWER_GATE_STATUS_0_SRAM_SD_STS_INIT_ENUM                     ON
#define PMC_IMPL_PART_UFS_POWER_GATE_STATUS_0_SRAM_SD_STS_OFF                   _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_UFS_POWER_GATE_STATUS_0_SRAM_SD_STS_ON                    _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_UFS_POWER_GATE_STATUS_0_SRAM_SLP_STS_SHIFT                        _MK_SHIFT_CONST(2)
#define PMC_IMPL_PART_UFS_POWER_GATE_STATUS_0_SRAM_SLP_STS_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_PART_UFS_POWER_GATE_STATUS_0_SRAM_SLP_STS_SHIFT)
#define PMC_IMPL_PART_UFS_POWER_GATE_STATUS_0_SRAM_SLP_STS_RANGE                        2:2
#define PMC_IMPL_PART_UFS_POWER_GATE_STATUS_0_SRAM_SLP_STS_WOFFSET                      0x0
#define PMC_IMPL_PART_UFS_POWER_GATE_STATUS_0_SRAM_SLP_STS_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_UFS_POWER_GATE_STATUS_0_SRAM_SLP_STS_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_UFS_POWER_GATE_STATUS_0_SRAM_SLP_STS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_UFS_POWER_GATE_STATUS_0_SRAM_SLP_STS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_UFS_POWER_GATE_STATUS_0_SRAM_SLP_STS_INIT_ENUM                    OFF
#define PMC_IMPL_PART_UFS_POWER_GATE_STATUS_0_SRAM_SLP_STS_OFF                  _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_UFS_POWER_GATE_STATUS_0_SRAM_SLP_STS_ON                   _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_UFS_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SHIFT                       _MK_SHIFT_CONST(3)
#define PMC_IMPL_PART_UFS_POWER_GATE_STATUS_0_SRAM_DSLP_STS_FIELD                       _MK_FIELD_CONST(0x1, PMC_IMPL_PART_UFS_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SHIFT)
#define PMC_IMPL_PART_UFS_POWER_GATE_STATUS_0_SRAM_DSLP_STS_RANGE                       3:3
#define PMC_IMPL_PART_UFS_POWER_GATE_STATUS_0_SRAM_DSLP_STS_WOFFSET                     0x0
#define PMC_IMPL_PART_UFS_POWER_GATE_STATUS_0_SRAM_DSLP_STS_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_UFS_POWER_GATE_STATUS_0_SRAM_DSLP_STS_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_UFS_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_UFS_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_UFS_POWER_GATE_STATUS_0_SRAM_DSLP_STS_INIT_ENUM                   OFF
#define PMC_IMPL_PART_UFS_POWER_GATE_STATUS_0_SRAM_DSLP_STS_OFF                 _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_UFS_POWER_GATE_STATUS_0_SRAM_DSLP_STS_ON                  _MK_ENUM_CONST(1)


// Register PMC_IMPL_PART_UFS_CLAMP_CONTROL_0
#define PMC_IMPL_PART_UFS_CLAMP_CONTROL_0                       _MK_ADDR_CONST(0x36c)
#define PMC_IMPL_PART_UFS_CLAMP_CONTROL_0_SECURE                        0x0
#define PMC_IMPL_PART_UFS_CLAMP_CONTROL_0_SCR                   PG_UFS_SCR_0
#define PMC_IMPL_PART_UFS_CLAMP_CONTROL_0_WORD_COUNT                    0x1
#define PMC_IMPL_PART_UFS_CLAMP_CONTROL_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_UFS_CLAMP_CONTROL_0_RESET_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_UFS_CLAMP_CONTROL_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_UFS_CLAMP_CONTROL_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_UFS_CLAMP_CONTROL_0_READ_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_UFS_CLAMP_CONTROL_0_WRITE_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_UFS_CLAMP_CONTROL_0_CLAMP_SHIFT                   _MK_SHIFT_CONST(0)
#define PMC_IMPL_PART_UFS_CLAMP_CONTROL_0_CLAMP_FIELD                   _MK_FIELD_CONST(0x1, PMC_IMPL_PART_UFS_CLAMP_CONTROL_0_CLAMP_SHIFT)
#define PMC_IMPL_PART_UFS_CLAMP_CONTROL_0_CLAMP_RANGE                   0:0
#define PMC_IMPL_PART_UFS_CLAMP_CONTROL_0_CLAMP_WOFFSET                 0x0
#define PMC_IMPL_PART_UFS_CLAMP_CONTROL_0_CLAMP_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_UFS_CLAMP_CONTROL_0_CLAMP_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_UFS_CLAMP_CONTROL_0_CLAMP_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_UFS_CLAMP_CONTROL_0_CLAMP_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_UFS_CLAMP_CONTROL_0_CLAMP_INIT_ENUM                       OFF
#define PMC_IMPL_PART_UFS_CLAMP_CONTROL_0_CLAMP_OFF                     _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_UFS_CLAMP_CONTROL_0_CLAMP_ON                      _MK_ENUM_CONST(1)


// Register PMC_IMPL_PART_BPMP_POWER_GATE_CONTROL_0
#define PMC_IMPL_PART_BPMP_POWER_GATE_CONTROL_0                 _MK_ADDR_CONST(0x370)
#define PMC_IMPL_PART_BPMP_POWER_GATE_CONTROL_0_SECURE                  0x0
#define PMC_IMPL_PART_BPMP_POWER_GATE_CONTROL_0_SCR                     PG_BPMP_SCR_0
#define PMC_IMPL_PART_BPMP_POWER_GATE_CONTROL_0_WORD_COUNT                      0x1
#define PMC_IMPL_PART_BPMP_POWER_GATE_CONTROL_0_RESET_VAL                       _MK_MASK_CONST(0x80000000)
#define PMC_IMPL_PART_BPMP_POWER_GATE_CONTROL_0_RESET_MASK                      _MK_MASK_CONST(0x8000010f)
#define PMC_IMPL_PART_BPMP_POWER_GATE_CONTROL_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_BPMP_POWER_GATE_CONTROL_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_BPMP_POWER_GATE_CONTROL_0_READ_MASK                       _MK_MASK_CONST(0x8000010f)
#define PMC_IMPL_PART_BPMP_POWER_GATE_CONTROL_0_WRITE_MASK                      _MK_MASK_CONST(0x8000010f)
#define PMC_IMPL_PART_BPMP_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SHIFT                       _MK_SHIFT_CONST(0)
#define PMC_IMPL_PART_BPMP_POWER_GATE_CONTROL_0_LOGIC_SLEEP_FIELD                       _MK_FIELD_CONST(0x1, PMC_IMPL_PART_BPMP_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SHIFT)
#define PMC_IMPL_PART_BPMP_POWER_GATE_CONTROL_0_LOGIC_SLEEP_RANGE                       0:0
#define PMC_IMPL_PART_BPMP_POWER_GATE_CONTROL_0_LOGIC_SLEEP_WOFFSET                     0x0
#define PMC_IMPL_PART_BPMP_POWER_GATE_CONTROL_0_LOGIC_SLEEP_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_BPMP_POWER_GATE_CONTROL_0_LOGIC_SLEEP_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_BPMP_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_BPMP_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_BPMP_POWER_GATE_CONTROL_0_LOGIC_SLEEP_INIT_ENUM                   OFF
#define PMC_IMPL_PART_BPMP_POWER_GATE_CONTROL_0_LOGIC_SLEEP_OFF                 _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_BPMP_POWER_GATE_CONTROL_0_LOGIC_SLEEP_ON                  _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_BPMP_POWER_GATE_CONTROL_0_SRAM_SD_SHIFT                   _MK_SHIFT_CONST(1)
#define PMC_IMPL_PART_BPMP_POWER_GATE_CONTROL_0_SRAM_SD_FIELD                   _MK_FIELD_CONST(0x1, PMC_IMPL_PART_BPMP_POWER_GATE_CONTROL_0_SRAM_SD_SHIFT)
#define PMC_IMPL_PART_BPMP_POWER_GATE_CONTROL_0_SRAM_SD_RANGE                   1:1
#define PMC_IMPL_PART_BPMP_POWER_GATE_CONTROL_0_SRAM_SD_WOFFSET                 0x0
#define PMC_IMPL_PART_BPMP_POWER_GATE_CONTROL_0_SRAM_SD_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_BPMP_POWER_GATE_CONTROL_0_SRAM_SD_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_BPMP_POWER_GATE_CONTROL_0_SRAM_SD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_BPMP_POWER_GATE_CONTROL_0_SRAM_SD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_BPMP_POWER_GATE_CONTROL_0_SRAM_SD_INIT_ENUM                       OFF
#define PMC_IMPL_PART_BPMP_POWER_GATE_CONTROL_0_SRAM_SD_OFF                     _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_BPMP_POWER_GATE_CONTROL_0_SRAM_SD_ON                      _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_BPMP_POWER_GATE_CONTROL_0_SRAM_SLP_SHIFT                  _MK_SHIFT_CONST(2)
#define PMC_IMPL_PART_BPMP_POWER_GATE_CONTROL_0_SRAM_SLP_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_PART_BPMP_POWER_GATE_CONTROL_0_SRAM_SLP_SHIFT)
#define PMC_IMPL_PART_BPMP_POWER_GATE_CONTROL_0_SRAM_SLP_RANGE                  2:2
#define PMC_IMPL_PART_BPMP_POWER_GATE_CONTROL_0_SRAM_SLP_WOFFSET                        0x0
#define PMC_IMPL_PART_BPMP_POWER_GATE_CONTROL_0_SRAM_SLP_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_BPMP_POWER_GATE_CONTROL_0_SRAM_SLP_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_BPMP_POWER_GATE_CONTROL_0_SRAM_SLP_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_BPMP_POWER_GATE_CONTROL_0_SRAM_SLP_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_BPMP_POWER_GATE_CONTROL_0_SRAM_SLP_INIT_ENUM                      OFF
#define PMC_IMPL_PART_BPMP_POWER_GATE_CONTROL_0_SRAM_SLP_OFF                    _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_BPMP_POWER_GATE_CONTROL_0_SRAM_SLP_ON                     _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_BPMP_POWER_GATE_CONTROL_0_SRAM_DSLP_SHIFT                 _MK_SHIFT_CONST(3)
#define PMC_IMPL_PART_BPMP_POWER_GATE_CONTROL_0_SRAM_DSLP_FIELD                 _MK_FIELD_CONST(0x1, PMC_IMPL_PART_BPMP_POWER_GATE_CONTROL_0_SRAM_DSLP_SHIFT)
#define PMC_IMPL_PART_BPMP_POWER_GATE_CONTROL_0_SRAM_DSLP_RANGE                 3:3
#define PMC_IMPL_PART_BPMP_POWER_GATE_CONTROL_0_SRAM_DSLP_WOFFSET                       0x0
#define PMC_IMPL_PART_BPMP_POWER_GATE_CONTROL_0_SRAM_DSLP_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_BPMP_POWER_GATE_CONTROL_0_SRAM_DSLP_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_BPMP_POWER_GATE_CONTROL_0_SRAM_DSLP_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_BPMP_POWER_GATE_CONTROL_0_SRAM_DSLP_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_BPMP_POWER_GATE_CONTROL_0_SRAM_DSLP_INIT_ENUM                     OFF
#define PMC_IMPL_PART_BPMP_POWER_GATE_CONTROL_0_SRAM_DSLP_OFF                   _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_BPMP_POWER_GATE_CONTROL_0_SRAM_DSLP_ON                    _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_BPMP_POWER_GATE_CONTROL_0_START_SHIFT                     _MK_SHIFT_CONST(8)
#define PMC_IMPL_PART_BPMP_POWER_GATE_CONTROL_0_START_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_PART_BPMP_POWER_GATE_CONTROL_0_START_SHIFT)
#define PMC_IMPL_PART_BPMP_POWER_GATE_CONTROL_0_START_RANGE                     8:8
#define PMC_IMPL_PART_BPMP_POWER_GATE_CONTROL_0_START_WOFFSET                   0x0
#define PMC_IMPL_PART_BPMP_POWER_GATE_CONTROL_0_START_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_BPMP_POWER_GATE_CONTROL_0_START_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_BPMP_POWER_GATE_CONTROL_0_START_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_BPMP_POWER_GATE_CONTROL_0_START_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_BPMP_POWER_GATE_CONTROL_0_START_INIT_ENUM                 DONE
#define PMC_IMPL_PART_BPMP_POWER_GATE_CONTROL_0_START_DONE                      _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_BPMP_POWER_GATE_CONTROL_0_START_PENDING                   _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_BPMP_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SHIFT                       _MK_SHIFT_CONST(31)
#define PMC_IMPL_PART_BPMP_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_FIELD                       _MK_FIELD_CONST(0x1, PMC_IMPL_PART_BPMP_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SHIFT)
#define PMC_IMPL_PART_BPMP_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_RANGE                       31:31
#define PMC_IMPL_PART_BPMP_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_WOFFSET                     0x0
#define PMC_IMPL_PART_BPMP_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_DEFAULT                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_BPMP_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_BPMP_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_BPMP_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_BPMP_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_INIT_ENUM                   ENABLE
#define PMC_IMPL_PART_BPMP_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_DISABLE                     _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_BPMP_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_ENABLE                      _MK_ENUM_CONST(1)


// Register PMC_IMPL_PART_BPMP_POWER_GATE_STATUS_0
#define PMC_IMPL_PART_BPMP_POWER_GATE_STATUS_0                  _MK_ADDR_CONST(0x374)
#define PMC_IMPL_PART_BPMP_POWER_GATE_STATUS_0_SECURE                   0x0
#define PMC_IMPL_PART_BPMP_POWER_GATE_STATUS_0_SCR                      PG_BPMP_SCR_0
#define PMC_IMPL_PART_BPMP_POWER_GATE_STATUS_0_WORD_COUNT                       0x1
#define PMC_IMPL_PART_BPMP_POWER_GATE_STATUS_0_RESET_VAL                        _MK_MASK_CONST(0x2)
#define PMC_IMPL_PART_BPMP_POWER_GATE_STATUS_0_RESET_MASK                       _MK_MASK_CONST(0xf)
#define PMC_IMPL_PART_BPMP_POWER_GATE_STATUS_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_BPMP_POWER_GATE_STATUS_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_BPMP_POWER_GATE_STATUS_0_READ_MASK                        _MK_MASK_CONST(0xf)
#define PMC_IMPL_PART_BPMP_POWER_GATE_STATUS_0_WRITE_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_BPMP_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SHIFT                    _MK_SHIFT_CONST(0)
#define PMC_IMPL_PART_BPMP_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_FIELD                    _MK_FIELD_CONST(0x1, PMC_IMPL_PART_BPMP_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SHIFT)
#define PMC_IMPL_PART_BPMP_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_RANGE                    0:0
#define PMC_IMPL_PART_BPMP_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_WOFFSET                  0x0
#define PMC_IMPL_PART_BPMP_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_BPMP_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_BPMP_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_BPMP_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_BPMP_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_INIT_ENUM                        OFF
#define PMC_IMPL_PART_BPMP_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_OFF                      _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_BPMP_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_ON                       _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_BPMP_POWER_GATE_STATUS_0_SRAM_SD_STS_SHIFT                        _MK_SHIFT_CONST(1)
#define PMC_IMPL_PART_BPMP_POWER_GATE_STATUS_0_SRAM_SD_STS_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_PART_BPMP_POWER_GATE_STATUS_0_SRAM_SD_STS_SHIFT)
#define PMC_IMPL_PART_BPMP_POWER_GATE_STATUS_0_SRAM_SD_STS_RANGE                        1:1
#define PMC_IMPL_PART_BPMP_POWER_GATE_STATUS_0_SRAM_SD_STS_WOFFSET                      0x0
#define PMC_IMPL_PART_BPMP_POWER_GATE_STATUS_0_SRAM_SD_STS_DEFAULT                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_BPMP_POWER_GATE_STATUS_0_SRAM_SD_STS_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_BPMP_POWER_GATE_STATUS_0_SRAM_SD_STS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_BPMP_POWER_GATE_STATUS_0_SRAM_SD_STS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_BPMP_POWER_GATE_STATUS_0_SRAM_SD_STS_INIT_ENUM                    ON
#define PMC_IMPL_PART_BPMP_POWER_GATE_STATUS_0_SRAM_SD_STS_OFF                  _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_BPMP_POWER_GATE_STATUS_0_SRAM_SD_STS_ON                   _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_BPMP_POWER_GATE_STATUS_0_SRAM_SLP_STS_SHIFT                       _MK_SHIFT_CONST(2)
#define PMC_IMPL_PART_BPMP_POWER_GATE_STATUS_0_SRAM_SLP_STS_FIELD                       _MK_FIELD_CONST(0x1, PMC_IMPL_PART_BPMP_POWER_GATE_STATUS_0_SRAM_SLP_STS_SHIFT)
#define PMC_IMPL_PART_BPMP_POWER_GATE_STATUS_0_SRAM_SLP_STS_RANGE                       2:2
#define PMC_IMPL_PART_BPMP_POWER_GATE_STATUS_0_SRAM_SLP_STS_WOFFSET                     0x0
#define PMC_IMPL_PART_BPMP_POWER_GATE_STATUS_0_SRAM_SLP_STS_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_BPMP_POWER_GATE_STATUS_0_SRAM_SLP_STS_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_BPMP_POWER_GATE_STATUS_0_SRAM_SLP_STS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_BPMP_POWER_GATE_STATUS_0_SRAM_SLP_STS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_BPMP_POWER_GATE_STATUS_0_SRAM_SLP_STS_INIT_ENUM                   OFF
#define PMC_IMPL_PART_BPMP_POWER_GATE_STATUS_0_SRAM_SLP_STS_OFF                 _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_BPMP_POWER_GATE_STATUS_0_SRAM_SLP_STS_ON                  _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_BPMP_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SHIFT                      _MK_SHIFT_CONST(3)
#define PMC_IMPL_PART_BPMP_POWER_GATE_STATUS_0_SRAM_DSLP_STS_FIELD                      _MK_FIELD_CONST(0x1, PMC_IMPL_PART_BPMP_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SHIFT)
#define PMC_IMPL_PART_BPMP_POWER_GATE_STATUS_0_SRAM_DSLP_STS_RANGE                      3:3
#define PMC_IMPL_PART_BPMP_POWER_GATE_STATUS_0_SRAM_DSLP_STS_WOFFSET                    0x0
#define PMC_IMPL_PART_BPMP_POWER_GATE_STATUS_0_SRAM_DSLP_STS_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_BPMP_POWER_GATE_STATUS_0_SRAM_DSLP_STS_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_BPMP_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_BPMP_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_BPMP_POWER_GATE_STATUS_0_SRAM_DSLP_STS_INIT_ENUM                  OFF
#define PMC_IMPL_PART_BPMP_POWER_GATE_STATUS_0_SRAM_DSLP_STS_OFF                        _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_BPMP_POWER_GATE_STATUS_0_SRAM_DSLP_STS_ON                 _MK_ENUM_CONST(1)


// Register PMC_IMPL_PART_BPMP_CLAMP_CONTROL_0
#define PMC_IMPL_PART_BPMP_CLAMP_CONTROL_0                      _MK_ADDR_CONST(0x378)
#define PMC_IMPL_PART_BPMP_CLAMP_CONTROL_0_SECURE                       0x0
#define PMC_IMPL_PART_BPMP_CLAMP_CONTROL_0_SCR                  PG_BPMP_SCR_0
#define PMC_IMPL_PART_BPMP_CLAMP_CONTROL_0_WORD_COUNT                   0x1
#define PMC_IMPL_PART_BPMP_CLAMP_CONTROL_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_BPMP_CLAMP_CONTROL_0_RESET_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_BPMP_CLAMP_CONTROL_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_BPMP_CLAMP_CONTROL_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_BPMP_CLAMP_CONTROL_0_READ_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_BPMP_CLAMP_CONTROL_0_WRITE_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_BPMP_CLAMP_CONTROL_0_CLAMP_SHIFT                  _MK_SHIFT_CONST(0)
#define PMC_IMPL_PART_BPMP_CLAMP_CONTROL_0_CLAMP_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_PART_BPMP_CLAMP_CONTROL_0_CLAMP_SHIFT)
#define PMC_IMPL_PART_BPMP_CLAMP_CONTROL_0_CLAMP_RANGE                  0:0
#define PMC_IMPL_PART_BPMP_CLAMP_CONTROL_0_CLAMP_WOFFSET                        0x0
#define PMC_IMPL_PART_BPMP_CLAMP_CONTROL_0_CLAMP_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_BPMP_CLAMP_CONTROL_0_CLAMP_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_BPMP_CLAMP_CONTROL_0_CLAMP_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_BPMP_CLAMP_CONTROL_0_CLAMP_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_BPMP_CLAMP_CONTROL_0_CLAMP_INIT_ENUM                      OFF
#define PMC_IMPL_PART_BPMP_CLAMP_CONTROL_0_CLAMP_OFF                    _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_BPMP_CLAMP_CONTROL_0_CLAMP_ON                     _MK_ENUM_CONST(1)


// Register PMC_IMPL_PART_SCE_POWER_GATE_CONTROL_0
#define PMC_IMPL_PART_SCE_POWER_GATE_CONTROL_0                  _MK_ADDR_CONST(0x37c)
#define PMC_IMPL_PART_SCE_POWER_GATE_CONTROL_0_SECURE                   0x0
#define PMC_IMPL_PART_SCE_POWER_GATE_CONTROL_0_SCR                      PG_SCE_SCR_0
#define PMC_IMPL_PART_SCE_POWER_GATE_CONTROL_0_WORD_COUNT                       0x1
#define PMC_IMPL_PART_SCE_POWER_GATE_CONTROL_0_RESET_VAL                        _MK_MASK_CONST(0x80000000)
#define PMC_IMPL_PART_SCE_POWER_GATE_CONTROL_0_RESET_MASK                       _MK_MASK_CONST(0x8000010f)
#define PMC_IMPL_PART_SCE_POWER_GATE_CONTROL_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_SCE_POWER_GATE_CONTROL_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_SCE_POWER_GATE_CONTROL_0_READ_MASK                        _MK_MASK_CONST(0x8000010f)
#define PMC_IMPL_PART_SCE_POWER_GATE_CONTROL_0_WRITE_MASK                       _MK_MASK_CONST(0x8000010f)
#define PMC_IMPL_PART_SCE_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SHIFT                        _MK_SHIFT_CONST(0)
#define PMC_IMPL_PART_SCE_POWER_GATE_CONTROL_0_LOGIC_SLEEP_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_PART_SCE_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SHIFT)
#define PMC_IMPL_PART_SCE_POWER_GATE_CONTROL_0_LOGIC_SLEEP_RANGE                        0:0
#define PMC_IMPL_PART_SCE_POWER_GATE_CONTROL_0_LOGIC_SLEEP_WOFFSET                      0x0
#define PMC_IMPL_PART_SCE_POWER_GATE_CONTROL_0_LOGIC_SLEEP_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_SCE_POWER_GATE_CONTROL_0_LOGIC_SLEEP_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_SCE_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_SCE_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_SCE_POWER_GATE_CONTROL_0_LOGIC_SLEEP_INIT_ENUM                    OFF
#define PMC_IMPL_PART_SCE_POWER_GATE_CONTROL_0_LOGIC_SLEEP_OFF                  _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_SCE_POWER_GATE_CONTROL_0_LOGIC_SLEEP_ON                   _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_SCE_POWER_GATE_CONTROL_0_SRAM_SD_SHIFT                    _MK_SHIFT_CONST(1)
#define PMC_IMPL_PART_SCE_POWER_GATE_CONTROL_0_SRAM_SD_FIELD                    _MK_FIELD_CONST(0x1, PMC_IMPL_PART_SCE_POWER_GATE_CONTROL_0_SRAM_SD_SHIFT)
#define PMC_IMPL_PART_SCE_POWER_GATE_CONTROL_0_SRAM_SD_RANGE                    1:1
#define PMC_IMPL_PART_SCE_POWER_GATE_CONTROL_0_SRAM_SD_WOFFSET                  0x0
#define PMC_IMPL_PART_SCE_POWER_GATE_CONTROL_0_SRAM_SD_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_SCE_POWER_GATE_CONTROL_0_SRAM_SD_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_SCE_POWER_GATE_CONTROL_0_SRAM_SD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_SCE_POWER_GATE_CONTROL_0_SRAM_SD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_SCE_POWER_GATE_CONTROL_0_SRAM_SD_INIT_ENUM                        OFF
#define PMC_IMPL_PART_SCE_POWER_GATE_CONTROL_0_SRAM_SD_OFF                      _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_SCE_POWER_GATE_CONTROL_0_SRAM_SD_ON                       _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_SCE_POWER_GATE_CONTROL_0_SRAM_SLP_SHIFT                   _MK_SHIFT_CONST(2)
#define PMC_IMPL_PART_SCE_POWER_GATE_CONTROL_0_SRAM_SLP_FIELD                   _MK_FIELD_CONST(0x1, PMC_IMPL_PART_SCE_POWER_GATE_CONTROL_0_SRAM_SLP_SHIFT)
#define PMC_IMPL_PART_SCE_POWER_GATE_CONTROL_0_SRAM_SLP_RANGE                   2:2
#define PMC_IMPL_PART_SCE_POWER_GATE_CONTROL_0_SRAM_SLP_WOFFSET                 0x0
#define PMC_IMPL_PART_SCE_POWER_GATE_CONTROL_0_SRAM_SLP_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_SCE_POWER_GATE_CONTROL_0_SRAM_SLP_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_SCE_POWER_GATE_CONTROL_0_SRAM_SLP_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_SCE_POWER_GATE_CONTROL_0_SRAM_SLP_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_SCE_POWER_GATE_CONTROL_0_SRAM_SLP_INIT_ENUM                       OFF
#define PMC_IMPL_PART_SCE_POWER_GATE_CONTROL_0_SRAM_SLP_OFF                     _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_SCE_POWER_GATE_CONTROL_0_SRAM_SLP_ON                      _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_SCE_POWER_GATE_CONTROL_0_SRAM_DSLP_SHIFT                  _MK_SHIFT_CONST(3)
#define PMC_IMPL_PART_SCE_POWER_GATE_CONTROL_0_SRAM_DSLP_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_PART_SCE_POWER_GATE_CONTROL_0_SRAM_DSLP_SHIFT)
#define PMC_IMPL_PART_SCE_POWER_GATE_CONTROL_0_SRAM_DSLP_RANGE                  3:3
#define PMC_IMPL_PART_SCE_POWER_GATE_CONTROL_0_SRAM_DSLP_WOFFSET                        0x0
#define PMC_IMPL_PART_SCE_POWER_GATE_CONTROL_0_SRAM_DSLP_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_SCE_POWER_GATE_CONTROL_0_SRAM_DSLP_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_SCE_POWER_GATE_CONTROL_0_SRAM_DSLP_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_SCE_POWER_GATE_CONTROL_0_SRAM_DSLP_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_SCE_POWER_GATE_CONTROL_0_SRAM_DSLP_INIT_ENUM                      OFF
#define PMC_IMPL_PART_SCE_POWER_GATE_CONTROL_0_SRAM_DSLP_OFF                    _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_SCE_POWER_GATE_CONTROL_0_SRAM_DSLP_ON                     _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_SCE_POWER_GATE_CONTROL_0_START_SHIFT                      _MK_SHIFT_CONST(8)
#define PMC_IMPL_PART_SCE_POWER_GATE_CONTROL_0_START_FIELD                      _MK_FIELD_CONST(0x1, PMC_IMPL_PART_SCE_POWER_GATE_CONTROL_0_START_SHIFT)
#define PMC_IMPL_PART_SCE_POWER_GATE_CONTROL_0_START_RANGE                      8:8
#define PMC_IMPL_PART_SCE_POWER_GATE_CONTROL_0_START_WOFFSET                    0x0
#define PMC_IMPL_PART_SCE_POWER_GATE_CONTROL_0_START_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_SCE_POWER_GATE_CONTROL_0_START_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_SCE_POWER_GATE_CONTROL_0_START_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_SCE_POWER_GATE_CONTROL_0_START_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_SCE_POWER_GATE_CONTROL_0_START_INIT_ENUM                  DONE
#define PMC_IMPL_PART_SCE_POWER_GATE_CONTROL_0_START_DONE                       _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_SCE_POWER_GATE_CONTROL_0_START_PENDING                    _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_SCE_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SHIFT                        _MK_SHIFT_CONST(31)
#define PMC_IMPL_PART_SCE_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_PART_SCE_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SHIFT)
#define PMC_IMPL_PART_SCE_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_RANGE                        31:31
#define PMC_IMPL_PART_SCE_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_WOFFSET                      0x0
#define PMC_IMPL_PART_SCE_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_DEFAULT                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_SCE_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_SCE_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_SCE_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_SCE_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_INIT_ENUM                    ENABLE
#define PMC_IMPL_PART_SCE_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_DISABLE                      _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_SCE_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_ENABLE                       _MK_ENUM_CONST(1)


// Register PMC_IMPL_PART_SCE_POWER_GATE_STATUS_0
#define PMC_IMPL_PART_SCE_POWER_GATE_STATUS_0                   _MK_ADDR_CONST(0x380)
#define PMC_IMPL_PART_SCE_POWER_GATE_STATUS_0_SECURE                    0x0
#define PMC_IMPL_PART_SCE_POWER_GATE_STATUS_0_SCR                       PG_SCE_SCR_0
#define PMC_IMPL_PART_SCE_POWER_GATE_STATUS_0_WORD_COUNT                        0x1
#define PMC_IMPL_PART_SCE_POWER_GATE_STATUS_0_RESET_VAL                         _MK_MASK_CONST(0x2)
#define PMC_IMPL_PART_SCE_POWER_GATE_STATUS_0_RESET_MASK                        _MK_MASK_CONST(0xf)
#define PMC_IMPL_PART_SCE_POWER_GATE_STATUS_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_SCE_POWER_GATE_STATUS_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_SCE_POWER_GATE_STATUS_0_READ_MASK                         _MK_MASK_CONST(0xf)
#define PMC_IMPL_PART_SCE_POWER_GATE_STATUS_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_SCE_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SHIFT                     _MK_SHIFT_CONST(0)
#define PMC_IMPL_PART_SCE_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_PART_SCE_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SHIFT)
#define PMC_IMPL_PART_SCE_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_RANGE                     0:0
#define PMC_IMPL_PART_SCE_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_WOFFSET                   0x0
#define PMC_IMPL_PART_SCE_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_SCE_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_SCE_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_SCE_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_SCE_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_INIT_ENUM                 OFF
#define PMC_IMPL_PART_SCE_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_OFF                       _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_SCE_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_ON                        _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_SCE_POWER_GATE_STATUS_0_SRAM_SD_STS_SHIFT                 _MK_SHIFT_CONST(1)
#define PMC_IMPL_PART_SCE_POWER_GATE_STATUS_0_SRAM_SD_STS_FIELD                 _MK_FIELD_CONST(0x1, PMC_IMPL_PART_SCE_POWER_GATE_STATUS_0_SRAM_SD_STS_SHIFT)
#define PMC_IMPL_PART_SCE_POWER_GATE_STATUS_0_SRAM_SD_STS_RANGE                 1:1
#define PMC_IMPL_PART_SCE_POWER_GATE_STATUS_0_SRAM_SD_STS_WOFFSET                       0x0
#define PMC_IMPL_PART_SCE_POWER_GATE_STATUS_0_SRAM_SD_STS_DEFAULT                       _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_SCE_POWER_GATE_STATUS_0_SRAM_SD_STS_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_SCE_POWER_GATE_STATUS_0_SRAM_SD_STS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_SCE_POWER_GATE_STATUS_0_SRAM_SD_STS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_SCE_POWER_GATE_STATUS_0_SRAM_SD_STS_INIT_ENUM                     ON
#define PMC_IMPL_PART_SCE_POWER_GATE_STATUS_0_SRAM_SD_STS_OFF                   _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_SCE_POWER_GATE_STATUS_0_SRAM_SD_STS_ON                    _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_SCE_POWER_GATE_STATUS_0_SRAM_SLP_STS_SHIFT                        _MK_SHIFT_CONST(2)
#define PMC_IMPL_PART_SCE_POWER_GATE_STATUS_0_SRAM_SLP_STS_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_PART_SCE_POWER_GATE_STATUS_0_SRAM_SLP_STS_SHIFT)
#define PMC_IMPL_PART_SCE_POWER_GATE_STATUS_0_SRAM_SLP_STS_RANGE                        2:2
#define PMC_IMPL_PART_SCE_POWER_GATE_STATUS_0_SRAM_SLP_STS_WOFFSET                      0x0
#define PMC_IMPL_PART_SCE_POWER_GATE_STATUS_0_SRAM_SLP_STS_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_SCE_POWER_GATE_STATUS_0_SRAM_SLP_STS_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_SCE_POWER_GATE_STATUS_0_SRAM_SLP_STS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_SCE_POWER_GATE_STATUS_0_SRAM_SLP_STS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_SCE_POWER_GATE_STATUS_0_SRAM_SLP_STS_INIT_ENUM                    OFF
#define PMC_IMPL_PART_SCE_POWER_GATE_STATUS_0_SRAM_SLP_STS_OFF                  _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_SCE_POWER_GATE_STATUS_0_SRAM_SLP_STS_ON                   _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_SCE_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SHIFT                       _MK_SHIFT_CONST(3)
#define PMC_IMPL_PART_SCE_POWER_GATE_STATUS_0_SRAM_DSLP_STS_FIELD                       _MK_FIELD_CONST(0x1, PMC_IMPL_PART_SCE_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SHIFT)
#define PMC_IMPL_PART_SCE_POWER_GATE_STATUS_0_SRAM_DSLP_STS_RANGE                       3:3
#define PMC_IMPL_PART_SCE_POWER_GATE_STATUS_0_SRAM_DSLP_STS_WOFFSET                     0x0
#define PMC_IMPL_PART_SCE_POWER_GATE_STATUS_0_SRAM_DSLP_STS_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_SCE_POWER_GATE_STATUS_0_SRAM_DSLP_STS_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_SCE_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_SCE_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_SCE_POWER_GATE_STATUS_0_SRAM_DSLP_STS_INIT_ENUM                   OFF
#define PMC_IMPL_PART_SCE_POWER_GATE_STATUS_0_SRAM_DSLP_STS_OFF                 _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_SCE_POWER_GATE_STATUS_0_SRAM_DSLP_STS_ON                  _MK_ENUM_CONST(1)


// Register PMC_IMPL_PART_SCE_CLAMP_CONTROL_0
#define PMC_IMPL_PART_SCE_CLAMP_CONTROL_0                       _MK_ADDR_CONST(0x384)
#define PMC_IMPL_PART_SCE_CLAMP_CONTROL_0_SECURE                        0x0
#define PMC_IMPL_PART_SCE_CLAMP_CONTROL_0_SCR                   PG_SCE_SCR_0
#define PMC_IMPL_PART_SCE_CLAMP_CONTROL_0_WORD_COUNT                    0x1
#define PMC_IMPL_PART_SCE_CLAMP_CONTROL_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_SCE_CLAMP_CONTROL_0_RESET_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_SCE_CLAMP_CONTROL_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_SCE_CLAMP_CONTROL_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_SCE_CLAMP_CONTROL_0_READ_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_SCE_CLAMP_CONTROL_0_WRITE_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_SCE_CLAMP_CONTROL_0_CLAMP_SHIFT                   _MK_SHIFT_CONST(0)
#define PMC_IMPL_PART_SCE_CLAMP_CONTROL_0_CLAMP_FIELD                   _MK_FIELD_CONST(0x1, PMC_IMPL_PART_SCE_CLAMP_CONTROL_0_CLAMP_SHIFT)
#define PMC_IMPL_PART_SCE_CLAMP_CONTROL_0_CLAMP_RANGE                   0:0
#define PMC_IMPL_PART_SCE_CLAMP_CONTROL_0_CLAMP_WOFFSET                 0x0
#define PMC_IMPL_PART_SCE_CLAMP_CONTROL_0_CLAMP_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_SCE_CLAMP_CONTROL_0_CLAMP_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_SCE_CLAMP_CONTROL_0_CLAMP_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_SCE_CLAMP_CONTROL_0_CLAMP_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_SCE_CLAMP_CONTROL_0_CLAMP_INIT_ENUM                       OFF
#define PMC_IMPL_PART_SCE_CLAMP_CONTROL_0_CLAMP_OFF                     _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_SCE_CLAMP_CONTROL_0_CLAMP_ON                      _MK_ENUM_CONST(1)


// Register PMC_IMPL_PART_AOPG_TCM0_POWER_GATE_CONTROL_0
#define PMC_IMPL_PART_AOPG_TCM0_POWER_GATE_CONTROL_0                    _MK_ADDR_CONST(0x388)
#define PMC_IMPL_PART_AOPG_TCM0_POWER_GATE_CONTROL_0_SECURE                     0x0
#define PMC_IMPL_PART_AOPG_TCM0_POWER_GATE_CONTROL_0_SCR                        PG_AOPG_TCM0_SCR_0
#define PMC_IMPL_PART_AOPG_TCM0_POWER_GATE_CONTROL_0_WORD_COUNT                         0x1
#define PMC_IMPL_PART_AOPG_TCM0_POWER_GATE_CONTROL_0_RESET_VAL                  _MK_MASK_CONST(0x80000000)
#define PMC_IMPL_PART_AOPG_TCM0_POWER_GATE_CONTROL_0_RESET_MASK                         _MK_MASK_CONST(0x8000010f)
#define PMC_IMPL_PART_AOPG_TCM0_POWER_GATE_CONTROL_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM0_POWER_GATE_CONTROL_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM0_POWER_GATE_CONTROL_0_READ_MASK                  _MK_MASK_CONST(0x8000010f)
#define PMC_IMPL_PART_AOPG_TCM0_POWER_GATE_CONTROL_0_WRITE_MASK                         _MK_MASK_CONST(0x8000010f)
#define PMC_IMPL_PART_AOPG_TCM0_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SHIFT                  _MK_SHIFT_CONST(0)
#define PMC_IMPL_PART_AOPG_TCM0_POWER_GATE_CONTROL_0_LOGIC_SLEEP_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_PART_AOPG_TCM0_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SHIFT)
#define PMC_IMPL_PART_AOPG_TCM0_POWER_GATE_CONTROL_0_LOGIC_SLEEP_RANGE                  0:0
#define PMC_IMPL_PART_AOPG_TCM0_POWER_GATE_CONTROL_0_LOGIC_SLEEP_WOFFSET                        0x0
#define PMC_IMPL_PART_AOPG_TCM0_POWER_GATE_CONTROL_0_LOGIC_SLEEP_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM0_POWER_GATE_CONTROL_0_LOGIC_SLEEP_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_TCM0_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM0_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM0_POWER_GATE_CONTROL_0_LOGIC_SLEEP_INIT_ENUM                      OFF
#define PMC_IMPL_PART_AOPG_TCM0_POWER_GATE_CONTROL_0_LOGIC_SLEEP_OFF                    _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_AOPG_TCM0_POWER_GATE_CONTROL_0_LOGIC_SLEEP_ON                     _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_AOPG_TCM0_POWER_GATE_CONTROL_0_SRAM_SD_SHIFT                      _MK_SHIFT_CONST(1)
#define PMC_IMPL_PART_AOPG_TCM0_POWER_GATE_CONTROL_0_SRAM_SD_FIELD                      _MK_FIELD_CONST(0x1, PMC_IMPL_PART_AOPG_TCM0_POWER_GATE_CONTROL_0_SRAM_SD_SHIFT)
#define PMC_IMPL_PART_AOPG_TCM0_POWER_GATE_CONTROL_0_SRAM_SD_RANGE                      1:1
#define PMC_IMPL_PART_AOPG_TCM0_POWER_GATE_CONTROL_0_SRAM_SD_WOFFSET                    0x0
#define PMC_IMPL_PART_AOPG_TCM0_POWER_GATE_CONTROL_0_SRAM_SD_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM0_POWER_GATE_CONTROL_0_SRAM_SD_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_TCM0_POWER_GATE_CONTROL_0_SRAM_SD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM0_POWER_GATE_CONTROL_0_SRAM_SD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM0_POWER_GATE_CONTROL_0_SRAM_SD_INIT_ENUM                  OFF
#define PMC_IMPL_PART_AOPG_TCM0_POWER_GATE_CONTROL_0_SRAM_SD_OFF                        _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_AOPG_TCM0_POWER_GATE_CONTROL_0_SRAM_SD_ON                 _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_AOPG_TCM0_POWER_GATE_CONTROL_0_SRAM_SLP_SHIFT                     _MK_SHIFT_CONST(2)
#define PMC_IMPL_PART_AOPG_TCM0_POWER_GATE_CONTROL_0_SRAM_SLP_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_PART_AOPG_TCM0_POWER_GATE_CONTROL_0_SRAM_SLP_SHIFT)
#define PMC_IMPL_PART_AOPG_TCM0_POWER_GATE_CONTROL_0_SRAM_SLP_RANGE                     2:2
#define PMC_IMPL_PART_AOPG_TCM0_POWER_GATE_CONTROL_0_SRAM_SLP_WOFFSET                   0x0
#define PMC_IMPL_PART_AOPG_TCM0_POWER_GATE_CONTROL_0_SRAM_SLP_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM0_POWER_GATE_CONTROL_0_SRAM_SLP_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_TCM0_POWER_GATE_CONTROL_0_SRAM_SLP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM0_POWER_GATE_CONTROL_0_SRAM_SLP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM0_POWER_GATE_CONTROL_0_SRAM_SLP_INIT_ENUM                 OFF
#define PMC_IMPL_PART_AOPG_TCM0_POWER_GATE_CONTROL_0_SRAM_SLP_OFF                       _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_AOPG_TCM0_POWER_GATE_CONTROL_0_SRAM_SLP_ON                        _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_AOPG_TCM0_POWER_GATE_CONTROL_0_SRAM_DSLP_SHIFT                    _MK_SHIFT_CONST(3)
#define PMC_IMPL_PART_AOPG_TCM0_POWER_GATE_CONTROL_0_SRAM_DSLP_FIELD                    _MK_FIELD_CONST(0x1, PMC_IMPL_PART_AOPG_TCM0_POWER_GATE_CONTROL_0_SRAM_DSLP_SHIFT)
#define PMC_IMPL_PART_AOPG_TCM0_POWER_GATE_CONTROL_0_SRAM_DSLP_RANGE                    3:3
#define PMC_IMPL_PART_AOPG_TCM0_POWER_GATE_CONTROL_0_SRAM_DSLP_WOFFSET                  0x0
#define PMC_IMPL_PART_AOPG_TCM0_POWER_GATE_CONTROL_0_SRAM_DSLP_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM0_POWER_GATE_CONTROL_0_SRAM_DSLP_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_TCM0_POWER_GATE_CONTROL_0_SRAM_DSLP_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM0_POWER_GATE_CONTROL_0_SRAM_DSLP_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM0_POWER_GATE_CONTROL_0_SRAM_DSLP_INIT_ENUM                        OFF
#define PMC_IMPL_PART_AOPG_TCM0_POWER_GATE_CONTROL_0_SRAM_DSLP_OFF                      _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_AOPG_TCM0_POWER_GATE_CONTROL_0_SRAM_DSLP_ON                       _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_AOPG_TCM0_POWER_GATE_CONTROL_0_START_SHIFT                        _MK_SHIFT_CONST(8)
#define PMC_IMPL_PART_AOPG_TCM0_POWER_GATE_CONTROL_0_START_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_PART_AOPG_TCM0_POWER_GATE_CONTROL_0_START_SHIFT)
#define PMC_IMPL_PART_AOPG_TCM0_POWER_GATE_CONTROL_0_START_RANGE                        8:8
#define PMC_IMPL_PART_AOPG_TCM0_POWER_GATE_CONTROL_0_START_WOFFSET                      0x0
#define PMC_IMPL_PART_AOPG_TCM0_POWER_GATE_CONTROL_0_START_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM0_POWER_GATE_CONTROL_0_START_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_TCM0_POWER_GATE_CONTROL_0_START_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM0_POWER_GATE_CONTROL_0_START_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM0_POWER_GATE_CONTROL_0_START_INIT_ENUM                    DONE
#define PMC_IMPL_PART_AOPG_TCM0_POWER_GATE_CONTROL_0_START_DONE                 _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_AOPG_TCM0_POWER_GATE_CONTROL_0_START_PENDING                      _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_AOPG_TCM0_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SHIFT                  _MK_SHIFT_CONST(31)
#define PMC_IMPL_PART_AOPG_TCM0_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_PART_AOPG_TCM0_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SHIFT)
#define PMC_IMPL_PART_AOPG_TCM0_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_RANGE                  31:31
#define PMC_IMPL_PART_AOPG_TCM0_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_WOFFSET                        0x0
#define PMC_IMPL_PART_AOPG_TCM0_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_DEFAULT                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_TCM0_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_TCM0_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM0_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM0_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_INIT_ENUM                      ENABLE
#define PMC_IMPL_PART_AOPG_TCM0_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_DISABLE                        _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_AOPG_TCM0_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_ENABLE                 _MK_ENUM_CONST(1)


// Register PMC_IMPL_PART_AOPG_TCM0_POWER_GATE_STATUS_0
#define PMC_IMPL_PART_AOPG_TCM0_POWER_GATE_STATUS_0                     _MK_ADDR_CONST(0x38c)
#define PMC_IMPL_PART_AOPG_TCM0_POWER_GATE_STATUS_0_SECURE                      0x0
#define PMC_IMPL_PART_AOPG_TCM0_POWER_GATE_STATUS_0_SCR                         PG_AOPG_TCM0_SCR_0
#define PMC_IMPL_PART_AOPG_TCM0_POWER_GATE_STATUS_0_WORD_COUNT                  0x1
#define PMC_IMPL_PART_AOPG_TCM0_POWER_GATE_STATUS_0_RESET_VAL                   _MK_MASK_CONST(0x2)
#define PMC_IMPL_PART_AOPG_TCM0_POWER_GATE_STATUS_0_RESET_MASK                  _MK_MASK_CONST(0xf)
#define PMC_IMPL_PART_AOPG_TCM0_POWER_GATE_STATUS_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM0_POWER_GATE_STATUS_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM0_POWER_GATE_STATUS_0_READ_MASK                   _MK_MASK_CONST(0xf)
#define PMC_IMPL_PART_AOPG_TCM0_POWER_GATE_STATUS_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM0_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SHIFT                       _MK_SHIFT_CONST(0)
#define PMC_IMPL_PART_AOPG_TCM0_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_FIELD                       _MK_FIELD_CONST(0x1, PMC_IMPL_PART_AOPG_TCM0_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SHIFT)
#define PMC_IMPL_PART_AOPG_TCM0_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_RANGE                       0:0
#define PMC_IMPL_PART_AOPG_TCM0_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_WOFFSET                     0x0
#define PMC_IMPL_PART_AOPG_TCM0_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM0_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_TCM0_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM0_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM0_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_INIT_ENUM                   OFF
#define PMC_IMPL_PART_AOPG_TCM0_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_OFF                 _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_AOPG_TCM0_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_ON                  _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_AOPG_TCM0_POWER_GATE_STATUS_0_SRAM_SD_STS_SHIFT                   _MK_SHIFT_CONST(1)
#define PMC_IMPL_PART_AOPG_TCM0_POWER_GATE_STATUS_0_SRAM_SD_STS_FIELD                   _MK_FIELD_CONST(0x1, PMC_IMPL_PART_AOPG_TCM0_POWER_GATE_STATUS_0_SRAM_SD_STS_SHIFT)
#define PMC_IMPL_PART_AOPG_TCM0_POWER_GATE_STATUS_0_SRAM_SD_STS_RANGE                   1:1
#define PMC_IMPL_PART_AOPG_TCM0_POWER_GATE_STATUS_0_SRAM_SD_STS_WOFFSET                 0x0
#define PMC_IMPL_PART_AOPG_TCM0_POWER_GATE_STATUS_0_SRAM_SD_STS_DEFAULT                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_TCM0_POWER_GATE_STATUS_0_SRAM_SD_STS_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_TCM0_POWER_GATE_STATUS_0_SRAM_SD_STS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM0_POWER_GATE_STATUS_0_SRAM_SD_STS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM0_POWER_GATE_STATUS_0_SRAM_SD_STS_INIT_ENUM                       ON
#define PMC_IMPL_PART_AOPG_TCM0_POWER_GATE_STATUS_0_SRAM_SD_STS_OFF                     _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_AOPG_TCM0_POWER_GATE_STATUS_0_SRAM_SD_STS_ON                      _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_AOPG_TCM0_POWER_GATE_STATUS_0_SRAM_SLP_STS_SHIFT                  _MK_SHIFT_CONST(2)
#define PMC_IMPL_PART_AOPG_TCM0_POWER_GATE_STATUS_0_SRAM_SLP_STS_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_PART_AOPG_TCM0_POWER_GATE_STATUS_0_SRAM_SLP_STS_SHIFT)
#define PMC_IMPL_PART_AOPG_TCM0_POWER_GATE_STATUS_0_SRAM_SLP_STS_RANGE                  2:2
#define PMC_IMPL_PART_AOPG_TCM0_POWER_GATE_STATUS_0_SRAM_SLP_STS_WOFFSET                        0x0
#define PMC_IMPL_PART_AOPG_TCM0_POWER_GATE_STATUS_0_SRAM_SLP_STS_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM0_POWER_GATE_STATUS_0_SRAM_SLP_STS_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_TCM0_POWER_GATE_STATUS_0_SRAM_SLP_STS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM0_POWER_GATE_STATUS_0_SRAM_SLP_STS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM0_POWER_GATE_STATUS_0_SRAM_SLP_STS_INIT_ENUM                      OFF
#define PMC_IMPL_PART_AOPG_TCM0_POWER_GATE_STATUS_0_SRAM_SLP_STS_OFF                    _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_AOPG_TCM0_POWER_GATE_STATUS_0_SRAM_SLP_STS_ON                     _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_AOPG_TCM0_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SHIFT                 _MK_SHIFT_CONST(3)
#define PMC_IMPL_PART_AOPG_TCM0_POWER_GATE_STATUS_0_SRAM_DSLP_STS_FIELD                 _MK_FIELD_CONST(0x1, PMC_IMPL_PART_AOPG_TCM0_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SHIFT)
#define PMC_IMPL_PART_AOPG_TCM0_POWER_GATE_STATUS_0_SRAM_DSLP_STS_RANGE                 3:3
#define PMC_IMPL_PART_AOPG_TCM0_POWER_GATE_STATUS_0_SRAM_DSLP_STS_WOFFSET                       0x0
#define PMC_IMPL_PART_AOPG_TCM0_POWER_GATE_STATUS_0_SRAM_DSLP_STS_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM0_POWER_GATE_STATUS_0_SRAM_DSLP_STS_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_TCM0_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM0_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM0_POWER_GATE_STATUS_0_SRAM_DSLP_STS_INIT_ENUM                     OFF
#define PMC_IMPL_PART_AOPG_TCM0_POWER_GATE_STATUS_0_SRAM_DSLP_STS_OFF                   _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_AOPG_TCM0_POWER_GATE_STATUS_0_SRAM_DSLP_STS_ON                    _MK_ENUM_CONST(1)


// Register PMC_IMPL_PART_AOPG_TCM0_CLAMP_CONTROL_0
#define PMC_IMPL_PART_AOPG_TCM0_CLAMP_CONTROL_0                 _MK_ADDR_CONST(0x390)
#define PMC_IMPL_PART_AOPG_TCM0_CLAMP_CONTROL_0_SECURE                  0x0
#define PMC_IMPL_PART_AOPG_TCM0_CLAMP_CONTROL_0_SCR                     PG_AOPG_TCM0_SCR_0
#define PMC_IMPL_PART_AOPG_TCM0_CLAMP_CONTROL_0_WORD_COUNT                      0x1
#define PMC_IMPL_PART_AOPG_TCM0_CLAMP_CONTROL_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM0_CLAMP_CONTROL_0_RESET_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_TCM0_CLAMP_CONTROL_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM0_CLAMP_CONTROL_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM0_CLAMP_CONTROL_0_READ_MASK                       _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_TCM0_CLAMP_CONTROL_0_WRITE_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_TCM0_CLAMP_CONTROL_0_CLAMP_SHIFT                     _MK_SHIFT_CONST(0)
#define PMC_IMPL_PART_AOPG_TCM0_CLAMP_CONTROL_0_CLAMP_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_PART_AOPG_TCM0_CLAMP_CONTROL_0_CLAMP_SHIFT)
#define PMC_IMPL_PART_AOPG_TCM0_CLAMP_CONTROL_0_CLAMP_RANGE                     0:0
#define PMC_IMPL_PART_AOPG_TCM0_CLAMP_CONTROL_0_CLAMP_WOFFSET                   0x0
#define PMC_IMPL_PART_AOPG_TCM0_CLAMP_CONTROL_0_CLAMP_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM0_CLAMP_CONTROL_0_CLAMP_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_TCM0_CLAMP_CONTROL_0_CLAMP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM0_CLAMP_CONTROL_0_CLAMP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM0_CLAMP_CONTROL_0_CLAMP_INIT_ENUM                 OFF
#define PMC_IMPL_PART_AOPG_TCM0_CLAMP_CONTROL_0_CLAMP_OFF                       _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_AOPG_TCM0_CLAMP_CONTROL_0_CLAMP_ON                        _MK_ENUM_CONST(1)


// Register PMC_IMPL_PART_AOPG_TCM1_POWER_GATE_CONTROL_0
#define PMC_IMPL_PART_AOPG_TCM1_POWER_GATE_CONTROL_0                    _MK_ADDR_CONST(0x394)
#define PMC_IMPL_PART_AOPG_TCM1_POWER_GATE_CONTROL_0_SECURE                     0x0
#define PMC_IMPL_PART_AOPG_TCM1_POWER_GATE_CONTROL_0_SCR                        PG_AOPG_TCM1_SCR_0
#define PMC_IMPL_PART_AOPG_TCM1_POWER_GATE_CONTROL_0_WORD_COUNT                         0x1
#define PMC_IMPL_PART_AOPG_TCM1_POWER_GATE_CONTROL_0_RESET_VAL                  _MK_MASK_CONST(0x80000000)
#define PMC_IMPL_PART_AOPG_TCM1_POWER_GATE_CONTROL_0_RESET_MASK                         _MK_MASK_CONST(0x8000010f)
#define PMC_IMPL_PART_AOPG_TCM1_POWER_GATE_CONTROL_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM1_POWER_GATE_CONTROL_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM1_POWER_GATE_CONTROL_0_READ_MASK                  _MK_MASK_CONST(0x8000010f)
#define PMC_IMPL_PART_AOPG_TCM1_POWER_GATE_CONTROL_0_WRITE_MASK                         _MK_MASK_CONST(0x8000010f)
#define PMC_IMPL_PART_AOPG_TCM1_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SHIFT                  _MK_SHIFT_CONST(0)
#define PMC_IMPL_PART_AOPG_TCM1_POWER_GATE_CONTROL_0_LOGIC_SLEEP_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_PART_AOPG_TCM1_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SHIFT)
#define PMC_IMPL_PART_AOPG_TCM1_POWER_GATE_CONTROL_0_LOGIC_SLEEP_RANGE                  0:0
#define PMC_IMPL_PART_AOPG_TCM1_POWER_GATE_CONTROL_0_LOGIC_SLEEP_WOFFSET                        0x0
#define PMC_IMPL_PART_AOPG_TCM1_POWER_GATE_CONTROL_0_LOGIC_SLEEP_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM1_POWER_GATE_CONTROL_0_LOGIC_SLEEP_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_TCM1_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM1_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM1_POWER_GATE_CONTROL_0_LOGIC_SLEEP_INIT_ENUM                      OFF
#define PMC_IMPL_PART_AOPG_TCM1_POWER_GATE_CONTROL_0_LOGIC_SLEEP_OFF                    _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_AOPG_TCM1_POWER_GATE_CONTROL_0_LOGIC_SLEEP_ON                     _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_AOPG_TCM1_POWER_GATE_CONTROL_0_SRAM_SD_SHIFT                      _MK_SHIFT_CONST(1)
#define PMC_IMPL_PART_AOPG_TCM1_POWER_GATE_CONTROL_0_SRAM_SD_FIELD                      _MK_FIELD_CONST(0x1, PMC_IMPL_PART_AOPG_TCM1_POWER_GATE_CONTROL_0_SRAM_SD_SHIFT)
#define PMC_IMPL_PART_AOPG_TCM1_POWER_GATE_CONTROL_0_SRAM_SD_RANGE                      1:1
#define PMC_IMPL_PART_AOPG_TCM1_POWER_GATE_CONTROL_0_SRAM_SD_WOFFSET                    0x0
#define PMC_IMPL_PART_AOPG_TCM1_POWER_GATE_CONTROL_0_SRAM_SD_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM1_POWER_GATE_CONTROL_0_SRAM_SD_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_TCM1_POWER_GATE_CONTROL_0_SRAM_SD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM1_POWER_GATE_CONTROL_0_SRAM_SD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM1_POWER_GATE_CONTROL_0_SRAM_SD_INIT_ENUM                  OFF
#define PMC_IMPL_PART_AOPG_TCM1_POWER_GATE_CONTROL_0_SRAM_SD_OFF                        _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_AOPG_TCM1_POWER_GATE_CONTROL_0_SRAM_SD_ON                 _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_AOPG_TCM1_POWER_GATE_CONTROL_0_SRAM_SLP_SHIFT                     _MK_SHIFT_CONST(2)
#define PMC_IMPL_PART_AOPG_TCM1_POWER_GATE_CONTROL_0_SRAM_SLP_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_PART_AOPG_TCM1_POWER_GATE_CONTROL_0_SRAM_SLP_SHIFT)
#define PMC_IMPL_PART_AOPG_TCM1_POWER_GATE_CONTROL_0_SRAM_SLP_RANGE                     2:2
#define PMC_IMPL_PART_AOPG_TCM1_POWER_GATE_CONTROL_0_SRAM_SLP_WOFFSET                   0x0
#define PMC_IMPL_PART_AOPG_TCM1_POWER_GATE_CONTROL_0_SRAM_SLP_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM1_POWER_GATE_CONTROL_0_SRAM_SLP_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_TCM1_POWER_GATE_CONTROL_0_SRAM_SLP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM1_POWER_GATE_CONTROL_0_SRAM_SLP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM1_POWER_GATE_CONTROL_0_SRAM_SLP_INIT_ENUM                 OFF
#define PMC_IMPL_PART_AOPG_TCM1_POWER_GATE_CONTROL_0_SRAM_SLP_OFF                       _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_AOPG_TCM1_POWER_GATE_CONTROL_0_SRAM_SLP_ON                        _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_AOPG_TCM1_POWER_GATE_CONTROL_0_SRAM_DSLP_SHIFT                    _MK_SHIFT_CONST(3)
#define PMC_IMPL_PART_AOPG_TCM1_POWER_GATE_CONTROL_0_SRAM_DSLP_FIELD                    _MK_FIELD_CONST(0x1, PMC_IMPL_PART_AOPG_TCM1_POWER_GATE_CONTROL_0_SRAM_DSLP_SHIFT)
#define PMC_IMPL_PART_AOPG_TCM1_POWER_GATE_CONTROL_0_SRAM_DSLP_RANGE                    3:3
#define PMC_IMPL_PART_AOPG_TCM1_POWER_GATE_CONTROL_0_SRAM_DSLP_WOFFSET                  0x0
#define PMC_IMPL_PART_AOPG_TCM1_POWER_GATE_CONTROL_0_SRAM_DSLP_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM1_POWER_GATE_CONTROL_0_SRAM_DSLP_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_TCM1_POWER_GATE_CONTROL_0_SRAM_DSLP_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM1_POWER_GATE_CONTROL_0_SRAM_DSLP_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM1_POWER_GATE_CONTROL_0_SRAM_DSLP_INIT_ENUM                        OFF
#define PMC_IMPL_PART_AOPG_TCM1_POWER_GATE_CONTROL_0_SRAM_DSLP_OFF                      _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_AOPG_TCM1_POWER_GATE_CONTROL_0_SRAM_DSLP_ON                       _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_AOPG_TCM1_POWER_GATE_CONTROL_0_START_SHIFT                        _MK_SHIFT_CONST(8)
#define PMC_IMPL_PART_AOPG_TCM1_POWER_GATE_CONTROL_0_START_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_PART_AOPG_TCM1_POWER_GATE_CONTROL_0_START_SHIFT)
#define PMC_IMPL_PART_AOPG_TCM1_POWER_GATE_CONTROL_0_START_RANGE                        8:8
#define PMC_IMPL_PART_AOPG_TCM1_POWER_GATE_CONTROL_0_START_WOFFSET                      0x0
#define PMC_IMPL_PART_AOPG_TCM1_POWER_GATE_CONTROL_0_START_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM1_POWER_GATE_CONTROL_0_START_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_TCM1_POWER_GATE_CONTROL_0_START_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM1_POWER_GATE_CONTROL_0_START_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM1_POWER_GATE_CONTROL_0_START_INIT_ENUM                    DONE
#define PMC_IMPL_PART_AOPG_TCM1_POWER_GATE_CONTROL_0_START_DONE                 _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_AOPG_TCM1_POWER_GATE_CONTROL_0_START_PENDING                      _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_AOPG_TCM1_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SHIFT                  _MK_SHIFT_CONST(31)
#define PMC_IMPL_PART_AOPG_TCM1_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_PART_AOPG_TCM1_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SHIFT)
#define PMC_IMPL_PART_AOPG_TCM1_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_RANGE                  31:31
#define PMC_IMPL_PART_AOPG_TCM1_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_WOFFSET                        0x0
#define PMC_IMPL_PART_AOPG_TCM1_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_DEFAULT                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_TCM1_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_TCM1_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM1_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM1_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_INIT_ENUM                      ENABLE
#define PMC_IMPL_PART_AOPG_TCM1_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_DISABLE                        _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_AOPG_TCM1_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_ENABLE                 _MK_ENUM_CONST(1)


// Register PMC_IMPL_PART_AOPG_TCM1_POWER_GATE_STATUS_0
#define PMC_IMPL_PART_AOPG_TCM1_POWER_GATE_STATUS_0                     _MK_ADDR_CONST(0x398)
#define PMC_IMPL_PART_AOPG_TCM1_POWER_GATE_STATUS_0_SECURE                      0x0
#define PMC_IMPL_PART_AOPG_TCM1_POWER_GATE_STATUS_0_SCR                         PG_AOPG_TCM1_SCR_0
#define PMC_IMPL_PART_AOPG_TCM1_POWER_GATE_STATUS_0_WORD_COUNT                  0x1
#define PMC_IMPL_PART_AOPG_TCM1_POWER_GATE_STATUS_0_RESET_VAL                   _MK_MASK_CONST(0x2)
#define PMC_IMPL_PART_AOPG_TCM1_POWER_GATE_STATUS_0_RESET_MASK                  _MK_MASK_CONST(0xf)
#define PMC_IMPL_PART_AOPG_TCM1_POWER_GATE_STATUS_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM1_POWER_GATE_STATUS_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM1_POWER_GATE_STATUS_0_READ_MASK                   _MK_MASK_CONST(0xf)
#define PMC_IMPL_PART_AOPG_TCM1_POWER_GATE_STATUS_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM1_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SHIFT                       _MK_SHIFT_CONST(0)
#define PMC_IMPL_PART_AOPG_TCM1_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_FIELD                       _MK_FIELD_CONST(0x1, PMC_IMPL_PART_AOPG_TCM1_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SHIFT)
#define PMC_IMPL_PART_AOPG_TCM1_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_RANGE                       0:0
#define PMC_IMPL_PART_AOPG_TCM1_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_WOFFSET                     0x0
#define PMC_IMPL_PART_AOPG_TCM1_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM1_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_TCM1_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM1_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM1_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_INIT_ENUM                   OFF
#define PMC_IMPL_PART_AOPG_TCM1_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_OFF                 _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_AOPG_TCM1_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_ON                  _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_AOPG_TCM1_POWER_GATE_STATUS_0_SRAM_SD_STS_SHIFT                   _MK_SHIFT_CONST(1)
#define PMC_IMPL_PART_AOPG_TCM1_POWER_GATE_STATUS_0_SRAM_SD_STS_FIELD                   _MK_FIELD_CONST(0x1, PMC_IMPL_PART_AOPG_TCM1_POWER_GATE_STATUS_0_SRAM_SD_STS_SHIFT)
#define PMC_IMPL_PART_AOPG_TCM1_POWER_GATE_STATUS_0_SRAM_SD_STS_RANGE                   1:1
#define PMC_IMPL_PART_AOPG_TCM1_POWER_GATE_STATUS_0_SRAM_SD_STS_WOFFSET                 0x0
#define PMC_IMPL_PART_AOPG_TCM1_POWER_GATE_STATUS_0_SRAM_SD_STS_DEFAULT                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_TCM1_POWER_GATE_STATUS_0_SRAM_SD_STS_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_TCM1_POWER_GATE_STATUS_0_SRAM_SD_STS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM1_POWER_GATE_STATUS_0_SRAM_SD_STS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM1_POWER_GATE_STATUS_0_SRAM_SD_STS_INIT_ENUM                       ON
#define PMC_IMPL_PART_AOPG_TCM1_POWER_GATE_STATUS_0_SRAM_SD_STS_OFF                     _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_AOPG_TCM1_POWER_GATE_STATUS_0_SRAM_SD_STS_ON                      _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_AOPG_TCM1_POWER_GATE_STATUS_0_SRAM_SLP_STS_SHIFT                  _MK_SHIFT_CONST(2)
#define PMC_IMPL_PART_AOPG_TCM1_POWER_GATE_STATUS_0_SRAM_SLP_STS_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_PART_AOPG_TCM1_POWER_GATE_STATUS_0_SRAM_SLP_STS_SHIFT)
#define PMC_IMPL_PART_AOPG_TCM1_POWER_GATE_STATUS_0_SRAM_SLP_STS_RANGE                  2:2
#define PMC_IMPL_PART_AOPG_TCM1_POWER_GATE_STATUS_0_SRAM_SLP_STS_WOFFSET                        0x0
#define PMC_IMPL_PART_AOPG_TCM1_POWER_GATE_STATUS_0_SRAM_SLP_STS_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM1_POWER_GATE_STATUS_0_SRAM_SLP_STS_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_TCM1_POWER_GATE_STATUS_0_SRAM_SLP_STS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM1_POWER_GATE_STATUS_0_SRAM_SLP_STS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM1_POWER_GATE_STATUS_0_SRAM_SLP_STS_INIT_ENUM                      OFF
#define PMC_IMPL_PART_AOPG_TCM1_POWER_GATE_STATUS_0_SRAM_SLP_STS_OFF                    _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_AOPG_TCM1_POWER_GATE_STATUS_0_SRAM_SLP_STS_ON                     _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_AOPG_TCM1_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SHIFT                 _MK_SHIFT_CONST(3)
#define PMC_IMPL_PART_AOPG_TCM1_POWER_GATE_STATUS_0_SRAM_DSLP_STS_FIELD                 _MK_FIELD_CONST(0x1, PMC_IMPL_PART_AOPG_TCM1_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SHIFT)
#define PMC_IMPL_PART_AOPG_TCM1_POWER_GATE_STATUS_0_SRAM_DSLP_STS_RANGE                 3:3
#define PMC_IMPL_PART_AOPG_TCM1_POWER_GATE_STATUS_0_SRAM_DSLP_STS_WOFFSET                       0x0
#define PMC_IMPL_PART_AOPG_TCM1_POWER_GATE_STATUS_0_SRAM_DSLP_STS_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM1_POWER_GATE_STATUS_0_SRAM_DSLP_STS_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_TCM1_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM1_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM1_POWER_GATE_STATUS_0_SRAM_DSLP_STS_INIT_ENUM                     OFF
#define PMC_IMPL_PART_AOPG_TCM1_POWER_GATE_STATUS_0_SRAM_DSLP_STS_OFF                   _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_AOPG_TCM1_POWER_GATE_STATUS_0_SRAM_DSLP_STS_ON                    _MK_ENUM_CONST(1)


// Register PMC_IMPL_PART_AOPG_TCM1_CLAMP_CONTROL_0
#define PMC_IMPL_PART_AOPG_TCM1_CLAMP_CONTROL_0                 _MK_ADDR_CONST(0x39c)
#define PMC_IMPL_PART_AOPG_TCM1_CLAMP_CONTROL_0_SECURE                  0x0
#define PMC_IMPL_PART_AOPG_TCM1_CLAMP_CONTROL_0_SCR                     PG_AOPG_TCM1_SCR_0
#define PMC_IMPL_PART_AOPG_TCM1_CLAMP_CONTROL_0_WORD_COUNT                      0x1
#define PMC_IMPL_PART_AOPG_TCM1_CLAMP_CONTROL_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM1_CLAMP_CONTROL_0_RESET_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_TCM1_CLAMP_CONTROL_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM1_CLAMP_CONTROL_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM1_CLAMP_CONTROL_0_READ_MASK                       _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_TCM1_CLAMP_CONTROL_0_WRITE_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_TCM1_CLAMP_CONTROL_0_CLAMP_SHIFT                     _MK_SHIFT_CONST(0)
#define PMC_IMPL_PART_AOPG_TCM1_CLAMP_CONTROL_0_CLAMP_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_PART_AOPG_TCM1_CLAMP_CONTROL_0_CLAMP_SHIFT)
#define PMC_IMPL_PART_AOPG_TCM1_CLAMP_CONTROL_0_CLAMP_RANGE                     0:0
#define PMC_IMPL_PART_AOPG_TCM1_CLAMP_CONTROL_0_CLAMP_WOFFSET                   0x0
#define PMC_IMPL_PART_AOPG_TCM1_CLAMP_CONTROL_0_CLAMP_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM1_CLAMP_CONTROL_0_CLAMP_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_TCM1_CLAMP_CONTROL_0_CLAMP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM1_CLAMP_CONTROL_0_CLAMP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM1_CLAMP_CONTROL_0_CLAMP_INIT_ENUM                 OFF
#define PMC_IMPL_PART_AOPG_TCM1_CLAMP_CONTROL_0_CLAMP_OFF                       _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_AOPG_TCM1_CLAMP_CONTROL_0_CLAMP_ON                        _MK_ENUM_CONST(1)


// Register PMC_IMPL_PART_AOPG_TCM2_POWER_GATE_CONTROL_0
#define PMC_IMPL_PART_AOPG_TCM2_POWER_GATE_CONTROL_0                    _MK_ADDR_CONST(0x3a0)
#define PMC_IMPL_PART_AOPG_TCM2_POWER_GATE_CONTROL_0_SECURE                     0x0
#define PMC_IMPL_PART_AOPG_TCM2_POWER_GATE_CONTROL_0_SCR                        PG_AOPG_TCM2_SCR_0
#define PMC_IMPL_PART_AOPG_TCM2_POWER_GATE_CONTROL_0_WORD_COUNT                         0x1
#define PMC_IMPL_PART_AOPG_TCM2_POWER_GATE_CONTROL_0_RESET_VAL                  _MK_MASK_CONST(0x80000000)
#define PMC_IMPL_PART_AOPG_TCM2_POWER_GATE_CONTROL_0_RESET_MASK                         _MK_MASK_CONST(0x8000010f)
#define PMC_IMPL_PART_AOPG_TCM2_POWER_GATE_CONTROL_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM2_POWER_GATE_CONTROL_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM2_POWER_GATE_CONTROL_0_READ_MASK                  _MK_MASK_CONST(0x8000010f)
#define PMC_IMPL_PART_AOPG_TCM2_POWER_GATE_CONTROL_0_WRITE_MASK                         _MK_MASK_CONST(0x8000010f)
#define PMC_IMPL_PART_AOPG_TCM2_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SHIFT                  _MK_SHIFT_CONST(0)
#define PMC_IMPL_PART_AOPG_TCM2_POWER_GATE_CONTROL_0_LOGIC_SLEEP_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_PART_AOPG_TCM2_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SHIFT)
#define PMC_IMPL_PART_AOPG_TCM2_POWER_GATE_CONTROL_0_LOGIC_SLEEP_RANGE                  0:0
#define PMC_IMPL_PART_AOPG_TCM2_POWER_GATE_CONTROL_0_LOGIC_SLEEP_WOFFSET                        0x0
#define PMC_IMPL_PART_AOPG_TCM2_POWER_GATE_CONTROL_0_LOGIC_SLEEP_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM2_POWER_GATE_CONTROL_0_LOGIC_SLEEP_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_TCM2_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM2_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM2_POWER_GATE_CONTROL_0_LOGIC_SLEEP_INIT_ENUM                      OFF
#define PMC_IMPL_PART_AOPG_TCM2_POWER_GATE_CONTROL_0_LOGIC_SLEEP_OFF                    _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_AOPG_TCM2_POWER_GATE_CONTROL_0_LOGIC_SLEEP_ON                     _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_AOPG_TCM2_POWER_GATE_CONTROL_0_SRAM_SD_SHIFT                      _MK_SHIFT_CONST(1)
#define PMC_IMPL_PART_AOPG_TCM2_POWER_GATE_CONTROL_0_SRAM_SD_FIELD                      _MK_FIELD_CONST(0x1, PMC_IMPL_PART_AOPG_TCM2_POWER_GATE_CONTROL_0_SRAM_SD_SHIFT)
#define PMC_IMPL_PART_AOPG_TCM2_POWER_GATE_CONTROL_0_SRAM_SD_RANGE                      1:1
#define PMC_IMPL_PART_AOPG_TCM2_POWER_GATE_CONTROL_0_SRAM_SD_WOFFSET                    0x0
#define PMC_IMPL_PART_AOPG_TCM2_POWER_GATE_CONTROL_0_SRAM_SD_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM2_POWER_GATE_CONTROL_0_SRAM_SD_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_TCM2_POWER_GATE_CONTROL_0_SRAM_SD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM2_POWER_GATE_CONTROL_0_SRAM_SD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM2_POWER_GATE_CONTROL_0_SRAM_SD_INIT_ENUM                  OFF
#define PMC_IMPL_PART_AOPG_TCM2_POWER_GATE_CONTROL_0_SRAM_SD_OFF                        _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_AOPG_TCM2_POWER_GATE_CONTROL_0_SRAM_SD_ON                 _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_AOPG_TCM2_POWER_GATE_CONTROL_0_SRAM_SLP_SHIFT                     _MK_SHIFT_CONST(2)
#define PMC_IMPL_PART_AOPG_TCM2_POWER_GATE_CONTROL_0_SRAM_SLP_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_PART_AOPG_TCM2_POWER_GATE_CONTROL_0_SRAM_SLP_SHIFT)
#define PMC_IMPL_PART_AOPG_TCM2_POWER_GATE_CONTROL_0_SRAM_SLP_RANGE                     2:2
#define PMC_IMPL_PART_AOPG_TCM2_POWER_GATE_CONTROL_0_SRAM_SLP_WOFFSET                   0x0
#define PMC_IMPL_PART_AOPG_TCM2_POWER_GATE_CONTROL_0_SRAM_SLP_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM2_POWER_GATE_CONTROL_0_SRAM_SLP_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_TCM2_POWER_GATE_CONTROL_0_SRAM_SLP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM2_POWER_GATE_CONTROL_0_SRAM_SLP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM2_POWER_GATE_CONTROL_0_SRAM_SLP_INIT_ENUM                 OFF
#define PMC_IMPL_PART_AOPG_TCM2_POWER_GATE_CONTROL_0_SRAM_SLP_OFF                       _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_AOPG_TCM2_POWER_GATE_CONTROL_0_SRAM_SLP_ON                        _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_AOPG_TCM2_POWER_GATE_CONTROL_0_SRAM_DSLP_SHIFT                    _MK_SHIFT_CONST(3)
#define PMC_IMPL_PART_AOPG_TCM2_POWER_GATE_CONTROL_0_SRAM_DSLP_FIELD                    _MK_FIELD_CONST(0x1, PMC_IMPL_PART_AOPG_TCM2_POWER_GATE_CONTROL_0_SRAM_DSLP_SHIFT)
#define PMC_IMPL_PART_AOPG_TCM2_POWER_GATE_CONTROL_0_SRAM_DSLP_RANGE                    3:3
#define PMC_IMPL_PART_AOPG_TCM2_POWER_GATE_CONTROL_0_SRAM_DSLP_WOFFSET                  0x0
#define PMC_IMPL_PART_AOPG_TCM2_POWER_GATE_CONTROL_0_SRAM_DSLP_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM2_POWER_GATE_CONTROL_0_SRAM_DSLP_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_TCM2_POWER_GATE_CONTROL_0_SRAM_DSLP_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM2_POWER_GATE_CONTROL_0_SRAM_DSLP_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM2_POWER_GATE_CONTROL_0_SRAM_DSLP_INIT_ENUM                        OFF
#define PMC_IMPL_PART_AOPG_TCM2_POWER_GATE_CONTROL_0_SRAM_DSLP_OFF                      _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_AOPG_TCM2_POWER_GATE_CONTROL_0_SRAM_DSLP_ON                       _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_AOPG_TCM2_POWER_GATE_CONTROL_0_START_SHIFT                        _MK_SHIFT_CONST(8)
#define PMC_IMPL_PART_AOPG_TCM2_POWER_GATE_CONTROL_0_START_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_PART_AOPG_TCM2_POWER_GATE_CONTROL_0_START_SHIFT)
#define PMC_IMPL_PART_AOPG_TCM2_POWER_GATE_CONTROL_0_START_RANGE                        8:8
#define PMC_IMPL_PART_AOPG_TCM2_POWER_GATE_CONTROL_0_START_WOFFSET                      0x0
#define PMC_IMPL_PART_AOPG_TCM2_POWER_GATE_CONTROL_0_START_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM2_POWER_GATE_CONTROL_0_START_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_TCM2_POWER_GATE_CONTROL_0_START_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM2_POWER_GATE_CONTROL_0_START_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM2_POWER_GATE_CONTROL_0_START_INIT_ENUM                    DONE
#define PMC_IMPL_PART_AOPG_TCM2_POWER_GATE_CONTROL_0_START_DONE                 _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_AOPG_TCM2_POWER_GATE_CONTROL_0_START_PENDING                      _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_AOPG_TCM2_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SHIFT                  _MK_SHIFT_CONST(31)
#define PMC_IMPL_PART_AOPG_TCM2_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_PART_AOPG_TCM2_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SHIFT)
#define PMC_IMPL_PART_AOPG_TCM2_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_RANGE                  31:31
#define PMC_IMPL_PART_AOPG_TCM2_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_WOFFSET                        0x0
#define PMC_IMPL_PART_AOPG_TCM2_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_DEFAULT                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_TCM2_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_TCM2_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM2_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM2_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_INIT_ENUM                      ENABLE
#define PMC_IMPL_PART_AOPG_TCM2_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_DISABLE                        _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_AOPG_TCM2_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_ENABLE                 _MK_ENUM_CONST(1)


// Register PMC_IMPL_PART_AOPG_TCM2_POWER_GATE_STATUS_0
#define PMC_IMPL_PART_AOPG_TCM2_POWER_GATE_STATUS_0                     _MK_ADDR_CONST(0x3a4)
#define PMC_IMPL_PART_AOPG_TCM2_POWER_GATE_STATUS_0_SECURE                      0x0
#define PMC_IMPL_PART_AOPG_TCM2_POWER_GATE_STATUS_0_SCR                         PG_AOPG_TCM2_SCR_0
#define PMC_IMPL_PART_AOPG_TCM2_POWER_GATE_STATUS_0_WORD_COUNT                  0x1
#define PMC_IMPL_PART_AOPG_TCM2_POWER_GATE_STATUS_0_RESET_VAL                   _MK_MASK_CONST(0x2)
#define PMC_IMPL_PART_AOPG_TCM2_POWER_GATE_STATUS_0_RESET_MASK                  _MK_MASK_CONST(0xf)
#define PMC_IMPL_PART_AOPG_TCM2_POWER_GATE_STATUS_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM2_POWER_GATE_STATUS_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM2_POWER_GATE_STATUS_0_READ_MASK                   _MK_MASK_CONST(0xf)
#define PMC_IMPL_PART_AOPG_TCM2_POWER_GATE_STATUS_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM2_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SHIFT                       _MK_SHIFT_CONST(0)
#define PMC_IMPL_PART_AOPG_TCM2_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_FIELD                       _MK_FIELD_CONST(0x1, PMC_IMPL_PART_AOPG_TCM2_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SHIFT)
#define PMC_IMPL_PART_AOPG_TCM2_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_RANGE                       0:0
#define PMC_IMPL_PART_AOPG_TCM2_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_WOFFSET                     0x0
#define PMC_IMPL_PART_AOPG_TCM2_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM2_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_TCM2_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM2_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM2_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_INIT_ENUM                   OFF
#define PMC_IMPL_PART_AOPG_TCM2_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_OFF                 _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_AOPG_TCM2_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_ON                  _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_AOPG_TCM2_POWER_GATE_STATUS_0_SRAM_SD_STS_SHIFT                   _MK_SHIFT_CONST(1)
#define PMC_IMPL_PART_AOPG_TCM2_POWER_GATE_STATUS_0_SRAM_SD_STS_FIELD                   _MK_FIELD_CONST(0x1, PMC_IMPL_PART_AOPG_TCM2_POWER_GATE_STATUS_0_SRAM_SD_STS_SHIFT)
#define PMC_IMPL_PART_AOPG_TCM2_POWER_GATE_STATUS_0_SRAM_SD_STS_RANGE                   1:1
#define PMC_IMPL_PART_AOPG_TCM2_POWER_GATE_STATUS_0_SRAM_SD_STS_WOFFSET                 0x0
#define PMC_IMPL_PART_AOPG_TCM2_POWER_GATE_STATUS_0_SRAM_SD_STS_DEFAULT                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_TCM2_POWER_GATE_STATUS_0_SRAM_SD_STS_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_TCM2_POWER_GATE_STATUS_0_SRAM_SD_STS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM2_POWER_GATE_STATUS_0_SRAM_SD_STS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM2_POWER_GATE_STATUS_0_SRAM_SD_STS_INIT_ENUM                       ON
#define PMC_IMPL_PART_AOPG_TCM2_POWER_GATE_STATUS_0_SRAM_SD_STS_OFF                     _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_AOPG_TCM2_POWER_GATE_STATUS_0_SRAM_SD_STS_ON                      _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_AOPG_TCM2_POWER_GATE_STATUS_0_SRAM_SLP_STS_SHIFT                  _MK_SHIFT_CONST(2)
#define PMC_IMPL_PART_AOPG_TCM2_POWER_GATE_STATUS_0_SRAM_SLP_STS_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_PART_AOPG_TCM2_POWER_GATE_STATUS_0_SRAM_SLP_STS_SHIFT)
#define PMC_IMPL_PART_AOPG_TCM2_POWER_GATE_STATUS_0_SRAM_SLP_STS_RANGE                  2:2
#define PMC_IMPL_PART_AOPG_TCM2_POWER_GATE_STATUS_0_SRAM_SLP_STS_WOFFSET                        0x0
#define PMC_IMPL_PART_AOPG_TCM2_POWER_GATE_STATUS_0_SRAM_SLP_STS_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM2_POWER_GATE_STATUS_0_SRAM_SLP_STS_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_TCM2_POWER_GATE_STATUS_0_SRAM_SLP_STS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM2_POWER_GATE_STATUS_0_SRAM_SLP_STS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM2_POWER_GATE_STATUS_0_SRAM_SLP_STS_INIT_ENUM                      OFF
#define PMC_IMPL_PART_AOPG_TCM2_POWER_GATE_STATUS_0_SRAM_SLP_STS_OFF                    _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_AOPG_TCM2_POWER_GATE_STATUS_0_SRAM_SLP_STS_ON                     _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_AOPG_TCM2_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SHIFT                 _MK_SHIFT_CONST(3)
#define PMC_IMPL_PART_AOPG_TCM2_POWER_GATE_STATUS_0_SRAM_DSLP_STS_FIELD                 _MK_FIELD_CONST(0x1, PMC_IMPL_PART_AOPG_TCM2_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SHIFT)
#define PMC_IMPL_PART_AOPG_TCM2_POWER_GATE_STATUS_0_SRAM_DSLP_STS_RANGE                 3:3
#define PMC_IMPL_PART_AOPG_TCM2_POWER_GATE_STATUS_0_SRAM_DSLP_STS_WOFFSET                       0x0
#define PMC_IMPL_PART_AOPG_TCM2_POWER_GATE_STATUS_0_SRAM_DSLP_STS_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM2_POWER_GATE_STATUS_0_SRAM_DSLP_STS_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_TCM2_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM2_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM2_POWER_GATE_STATUS_0_SRAM_DSLP_STS_INIT_ENUM                     OFF
#define PMC_IMPL_PART_AOPG_TCM2_POWER_GATE_STATUS_0_SRAM_DSLP_STS_OFF                   _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_AOPG_TCM2_POWER_GATE_STATUS_0_SRAM_DSLP_STS_ON                    _MK_ENUM_CONST(1)


// Register PMC_IMPL_PART_AOPG_TCM2_CLAMP_CONTROL_0
#define PMC_IMPL_PART_AOPG_TCM2_CLAMP_CONTROL_0                 _MK_ADDR_CONST(0x3a8)
#define PMC_IMPL_PART_AOPG_TCM2_CLAMP_CONTROL_0_SECURE                  0x0
#define PMC_IMPL_PART_AOPG_TCM2_CLAMP_CONTROL_0_SCR                     PG_AOPG_TCM2_SCR_0
#define PMC_IMPL_PART_AOPG_TCM2_CLAMP_CONTROL_0_WORD_COUNT                      0x1
#define PMC_IMPL_PART_AOPG_TCM2_CLAMP_CONTROL_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM2_CLAMP_CONTROL_0_RESET_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_TCM2_CLAMP_CONTROL_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM2_CLAMP_CONTROL_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM2_CLAMP_CONTROL_0_READ_MASK                       _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_TCM2_CLAMP_CONTROL_0_WRITE_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_TCM2_CLAMP_CONTROL_0_CLAMP_SHIFT                     _MK_SHIFT_CONST(0)
#define PMC_IMPL_PART_AOPG_TCM2_CLAMP_CONTROL_0_CLAMP_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_PART_AOPG_TCM2_CLAMP_CONTROL_0_CLAMP_SHIFT)
#define PMC_IMPL_PART_AOPG_TCM2_CLAMP_CONTROL_0_CLAMP_RANGE                     0:0
#define PMC_IMPL_PART_AOPG_TCM2_CLAMP_CONTROL_0_CLAMP_WOFFSET                   0x0
#define PMC_IMPL_PART_AOPG_TCM2_CLAMP_CONTROL_0_CLAMP_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM2_CLAMP_CONTROL_0_CLAMP_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_TCM2_CLAMP_CONTROL_0_CLAMP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM2_CLAMP_CONTROL_0_CLAMP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM2_CLAMP_CONTROL_0_CLAMP_INIT_ENUM                 OFF
#define PMC_IMPL_PART_AOPG_TCM2_CLAMP_CONTROL_0_CLAMP_OFF                       _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_AOPG_TCM2_CLAMP_CONTROL_0_CLAMP_ON                        _MK_ENUM_CONST(1)


// Register PMC_IMPL_PART_AOPG_TCM3_POWER_GATE_CONTROL_0
#define PMC_IMPL_PART_AOPG_TCM3_POWER_GATE_CONTROL_0                    _MK_ADDR_CONST(0x3ac)
#define PMC_IMPL_PART_AOPG_TCM3_POWER_GATE_CONTROL_0_SECURE                     0x0
#define PMC_IMPL_PART_AOPG_TCM3_POWER_GATE_CONTROL_0_SCR                        PG_AOPG_TCM3_SCR_0
#define PMC_IMPL_PART_AOPG_TCM3_POWER_GATE_CONTROL_0_WORD_COUNT                         0x1
#define PMC_IMPL_PART_AOPG_TCM3_POWER_GATE_CONTROL_0_RESET_VAL                  _MK_MASK_CONST(0x80000000)
#define PMC_IMPL_PART_AOPG_TCM3_POWER_GATE_CONTROL_0_RESET_MASK                         _MK_MASK_CONST(0x8000010f)
#define PMC_IMPL_PART_AOPG_TCM3_POWER_GATE_CONTROL_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM3_POWER_GATE_CONTROL_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM3_POWER_GATE_CONTROL_0_READ_MASK                  _MK_MASK_CONST(0x8000010f)
#define PMC_IMPL_PART_AOPG_TCM3_POWER_GATE_CONTROL_0_WRITE_MASK                         _MK_MASK_CONST(0x8000010f)
#define PMC_IMPL_PART_AOPG_TCM3_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SHIFT                  _MK_SHIFT_CONST(0)
#define PMC_IMPL_PART_AOPG_TCM3_POWER_GATE_CONTROL_0_LOGIC_SLEEP_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_PART_AOPG_TCM3_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SHIFT)
#define PMC_IMPL_PART_AOPG_TCM3_POWER_GATE_CONTROL_0_LOGIC_SLEEP_RANGE                  0:0
#define PMC_IMPL_PART_AOPG_TCM3_POWER_GATE_CONTROL_0_LOGIC_SLEEP_WOFFSET                        0x0
#define PMC_IMPL_PART_AOPG_TCM3_POWER_GATE_CONTROL_0_LOGIC_SLEEP_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM3_POWER_GATE_CONTROL_0_LOGIC_SLEEP_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_TCM3_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM3_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM3_POWER_GATE_CONTROL_0_LOGIC_SLEEP_INIT_ENUM                      OFF
#define PMC_IMPL_PART_AOPG_TCM3_POWER_GATE_CONTROL_0_LOGIC_SLEEP_OFF                    _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_AOPG_TCM3_POWER_GATE_CONTROL_0_LOGIC_SLEEP_ON                     _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_AOPG_TCM3_POWER_GATE_CONTROL_0_SRAM_SD_SHIFT                      _MK_SHIFT_CONST(1)
#define PMC_IMPL_PART_AOPG_TCM3_POWER_GATE_CONTROL_0_SRAM_SD_FIELD                      _MK_FIELD_CONST(0x1, PMC_IMPL_PART_AOPG_TCM3_POWER_GATE_CONTROL_0_SRAM_SD_SHIFT)
#define PMC_IMPL_PART_AOPG_TCM3_POWER_GATE_CONTROL_0_SRAM_SD_RANGE                      1:1
#define PMC_IMPL_PART_AOPG_TCM3_POWER_GATE_CONTROL_0_SRAM_SD_WOFFSET                    0x0
#define PMC_IMPL_PART_AOPG_TCM3_POWER_GATE_CONTROL_0_SRAM_SD_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM3_POWER_GATE_CONTROL_0_SRAM_SD_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_TCM3_POWER_GATE_CONTROL_0_SRAM_SD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM3_POWER_GATE_CONTROL_0_SRAM_SD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM3_POWER_GATE_CONTROL_0_SRAM_SD_INIT_ENUM                  OFF
#define PMC_IMPL_PART_AOPG_TCM3_POWER_GATE_CONTROL_0_SRAM_SD_OFF                        _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_AOPG_TCM3_POWER_GATE_CONTROL_0_SRAM_SD_ON                 _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_AOPG_TCM3_POWER_GATE_CONTROL_0_SRAM_SLP_SHIFT                     _MK_SHIFT_CONST(2)
#define PMC_IMPL_PART_AOPG_TCM3_POWER_GATE_CONTROL_0_SRAM_SLP_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_PART_AOPG_TCM3_POWER_GATE_CONTROL_0_SRAM_SLP_SHIFT)
#define PMC_IMPL_PART_AOPG_TCM3_POWER_GATE_CONTROL_0_SRAM_SLP_RANGE                     2:2
#define PMC_IMPL_PART_AOPG_TCM3_POWER_GATE_CONTROL_0_SRAM_SLP_WOFFSET                   0x0
#define PMC_IMPL_PART_AOPG_TCM3_POWER_GATE_CONTROL_0_SRAM_SLP_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM3_POWER_GATE_CONTROL_0_SRAM_SLP_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_TCM3_POWER_GATE_CONTROL_0_SRAM_SLP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM3_POWER_GATE_CONTROL_0_SRAM_SLP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM3_POWER_GATE_CONTROL_0_SRAM_SLP_INIT_ENUM                 OFF
#define PMC_IMPL_PART_AOPG_TCM3_POWER_GATE_CONTROL_0_SRAM_SLP_OFF                       _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_AOPG_TCM3_POWER_GATE_CONTROL_0_SRAM_SLP_ON                        _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_AOPG_TCM3_POWER_GATE_CONTROL_0_SRAM_DSLP_SHIFT                    _MK_SHIFT_CONST(3)
#define PMC_IMPL_PART_AOPG_TCM3_POWER_GATE_CONTROL_0_SRAM_DSLP_FIELD                    _MK_FIELD_CONST(0x1, PMC_IMPL_PART_AOPG_TCM3_POWER_GATE_CONTROL_0_SRAM_DSLP_SHIFT)
#define PMC_IMPL_PART_AOPG_TCM3_POWER_GATE_CONTROL_0_SRAM_DSLP_RANGE                    3:3
#define PMC_IMPL_PART_AOPG_TCM3_POWER_GATE_CONTROL_0_SRAM_DSLP_WOFFSET                  0x0
#define PMC_IMPL_PART_AOPG_TCM3_POWER_GATE_CONTROL_0_SRAM_DSLP_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM3_POWER_GATE_CONTROL_0_SRAM_DSLP_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_TCM3_POWER_GATE_CONTROL_0_SRAM_DSLP_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM3_POWER_GATE_CONTROL_0_SRAM_DSLP_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM3_POWER_GATE_CONTROL_0_SRAM_DSLP_INIT_ENUM                        OFF
#define PMC_IMPL_PART_AOPG_TCM3_POWER_GATE_CONTROL_0_SRAM_DSLP_OFF                      _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_AOPG_TCM3_POWER_GATE_CONTROL_0_SRAM_DSLP_ON                       _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_AOPG_TCM3_POWER_GATE_CONTROL_0_START_SHIFT                        _MK_SHIFT_CONST(8)
#define PMC_IMPL_PART_AOPG_TCM3_POWER_GATE_CONTROL_0_START_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_PART_AOPG_TCM3_POWER_GATE_CONTROL_0_START_SHIFT)
#define PMC_IMPL_PART_AOPG_TCM3_POWER_GATE_CONTROL_0_START_RANGE                        8:8
#define PMC_IMPL_PART_AOPG_TCM3_POWER_GATE_CONTROL_0_START_WOFFSET                      0x0
#define PMC_IMPL_PART_AOPG_TCM3_POWER_GATE_CONTROL_0_START_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM3_POWER_GATE_CONTROL_0_START_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_TCM3_POWER_GATE_CONTROL_0_START_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM3_POWER_GATE_CONTROL_0_START_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM3_POWER_GATE_CONTROL_0_START_INIT_ENUM                    DONE
#define PMC_IMPL_PART_AOPG_TCM3_POWER_GATE_CONTROL_0_START_DONE                 _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_AOPG_TCM3_POWER_GATE_CONTROL_0_START_PENDING                      _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_AOPG_TCM3_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SHIFT                  _MK_SHIFT_CONST(31)
#define PMC_IMPL_PART_AOPG_TCM3_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_PART_AOPG_TCM3_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SHIFT)
#define PMC_IMPL_PART_AOPG_TCM3_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_RANGE                  31:31
#define PMC_IMPL_PART_AOPG_TCM3_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_WOFFSET                        0x0
#define PMC_IMPL_PART_AOPG_TCM3_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_DEFAULT                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_TCM3_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_TCM3_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM3_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM3_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_INIT_ENUM                      ENABLE
#define PMC_IMPL_PART_AOPG_TCM3_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_DISABLE                        _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_AOPG_TCM3_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_ENABLE                 _MK_ENUM_CONST(1)


// Register PMC_IMPL_PART_AOPG_TCM3_POWER_GATE_STATUS_0
#define PMC_IMPL_PART_AOPG_TCM3_POWER_GATE_STATUS_0                     _MK_ADDR_CONST(0x3b0)
#define PMC_IMPL_PART_AOPG_TCM3_POWER_GATE_STATUS_0_SECURE                      0x0
#define PMC_IMPL_PART_AOPG_TCM3_POWER_GATE_STATUS_0_SCR                         PG_AOPG_TCM3_SCR_0
#define PMC_IMPL_PART_AOPG_TCM3_POWER_GATE_STATUS_0_WORD_COUNT                  0x1
#define PMC_IMPL_PART_AOPG_TCM3_POWER_GATE_STATUS_0_RESET_VAL                   _MK_MASK_CONST(0x2)
#define PMC_IMPL_PART_AOPG_TCM3_POWER_GATE_STATUS_0_RESET_MASK                  _MK_MASK_CONST(0xf)
#define PMC_IMPL_PART_AOPG_TCM3_POWER_GATE_STATUS_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM3_POWER_GATE_STATUS_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM3_POWER_GATE_STATUS_0_READ_MASK                   _MK_MASK_CONST(0xf)
#define PMC_IMPL_PART_AOPG_TCM3_POWER_GATE_STATUS_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM3_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SHIFT                       _MK_SHIFT_CONST(0)
#define PMC_IMPL_PART_AOPG_TCM3_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_FIELD                       _MK_FIELD_CONST(0x1, PMC_IMPL_PART_AOPG_TCM3_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SHIFT)
#define PMC_IMPL_PART_AOPG_TCM3_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_RANGE                       0:0
#define PMC_IMPL_PART_AOPG_TCM3_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_WOFFSET                     0x0
#define PMC_IMPL_PART_AOPG_TCM3_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM3_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_TCM3_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM3_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM3_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_INIT_ENUM                   OFF
#define PMC_IMPL_PART_AOPG_TCM3_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_OFF                 _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_AOPG_TCM3_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_ON                  _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_AOPG_TCM3_POWER_GATE_STATUS_0_SRAM_SD_STS_SHIFT                   _MK_SHIFT_CONST(1)
#define PMC_IMPL_PART_AOPG_TCM3_POWER_GATE_STATUS_0_SRAM_SD_STS_FIELD                   _MK_FIELD_CONST(0x1, PMC_IMPL_PART_AOPG_TCM3_POWER_GATE_STATUS_0_SRAM_SD_STS_SHIFT)
#define PMC_IMPL_PART_AOPG_TCM3_POWER_GATE_STATUS_0_SRAM_SD_STS_RANGE                   1:1
#define PMC_IMPL_PART_AOPG_TCM3_POWER_GATE_STATUS_0_SRAM_SD_STS_WOFFSET                 0x0
#define PMC_IMPL_PART_AOPG_TCM3_POWER_GATE_STATUS_0_SRAM_SD_STS_DEFAULT                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_TCM3_POWER_GATE_STATUS_0_SRAM_SD_STS_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_TCM3_POWER_GATE_STATUS_0_SRAM_SD_STS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM3_POWER_GATE_STATUS_0_SRAM_SD_STS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM3_POWER_GATE_STATUS_0_SRAM_SD_STS_INIT_ENUM                       ON
#define PMC_IMPL_PART_AOPG_TCM3_POWER_GATE_STATUS_0_SRAM_SD_STS_OFF                     _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_AOPG_TCM3_POWER_GATE_STATUS_0_SRAM_SD_STS_ON                      _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_AOPG_TCM3_POWER_GATE_STATUS_0_SRAM_SLP_STS_SHIFT                  _MK_SHIFT_CONST(2)
#define PMC_IMPL_PART_AOPG_TCM3_POWER_GATE_STATUS_0_SRAM_SLP_STS_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_PART_AOPG_TCM3_POWER_GATE_STATUS_0_SRAM_SLP_STS_SHIFT)
#define PMC_IMPL_PART_AOPG_TCM3_POWER_GATE_STATUS_0_SRAM_SLP_STS_RANGE                  2:2
#define PMC_IMPL_PART_AOPG_TCM3_POWER_GATE_STATUS_0_SRAM_SLP_STS_WOFFSET                        0x0
#define PMC_IMPL_PART_AOPG_TCM3_POWER_GATE_STATUS_0_SRAM_SLP_STS_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM3_POWER_GATE_STATUS_0_SRAM_SLP_STS_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_TCM3_POWER_GATE_STATUS_0_SRAM_SLP_STS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM3_POWER_GATE_STATUS_0_SRAM_SLP_STS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM3_POWER_GATE_STATUS_0_SRAM_SLP_STS_INIT_ENUM                      OFF
#define PMC_IMPL_PART_AOPG_TCM3_POWER_GATE_STATUS_0_SRAM_SLP_STS_OFF                    _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_AOPG_TCM3_POWER_GATE_STATUS_0_SRAM_SLP_STS_ON                     _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_AOPG_TCM3_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SHIFT                 _MK_SHIFT_CONST(3)
#define PMC_IMPL_PART_AOPG_TCM3_POWER_GATE_STATUS_0_SRAM_DSLP_STS_FIELD                 _MK_FIELD_CONST(0x1, PMC_IMPL_PART_AOPG_TCM3_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SHIFT)
#define PMC_IMPL_PART_AOPG_TCM3_POWER_GATE_STATUS_0_SRAM_DSLP_STS_RANGE                 3:3
#define PMC_IMPL_PART_AOPG_TCM3_POWER_GATE_STATUS_0_SRAM_DSLP_STS_WOFFSET                       0x0
#define PMC_IMPL_PART_AOPG_TCM3_POWER_GATE_STATUS_0_SRAM_DSLP_STS_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM3_POWER_GATE_STATUS_0_SRAM_DSLP_STS_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_TCM3_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM3_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM3_POWER_GATE_STATUS_0_SRAM_DSLP_STS_INIT_ENUM                     OFF
#define PMC_IMPL_PART_AOPG_TCM3_POWER_GATE_STATUS_0_SRAM_DSLP_STS_OFF                   _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_AOPG_TCM3_POWER_GATE_STATUS_0_SRAM_DSLP_STS_ON                    _MK_ENUM_CONST(1)


// Register PMC_IMPL_PART_AOPG_TCM3_CLAMP_CONTROL_0
#define PMC_IMPL_PART_AOPG_TCM3_CLAMP_CONTROL_0                 _MK_ADDR_CONST(0x3b4)
#define PMC_IMPL_PART_AOPG_TCM3_CLAMP_CONTROL_0_SECURE                  0x0
#define PMC_IMPL_PART_AOPG_TCM3_CLAMP_CONTROL_0_SCR                     PG_AOPG_TCM3_SCR_0
#define PMC_IMPL_PART_AOPG_TCM3_CLAMP_CONTROL_0_WORD_COUNT                      0x1
#define PMC_IMPL_PART_AOPG_TCM3_CLAMP_CONTROL_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM3_CLAMP_CONTROL_0_RESET_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_TCM3_CLAMP_CONTROL_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM3_CLAMP_CONTROL_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM3_CLAMP_CONTROL_0_READ_MASK                       _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_TCM3_CLAMP_CONTROL_0_WRITE_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_TCM3_CLAMP_CONTROL_0_CLAMP_SHIFT                     _MK_SHIFT_CONST(0)
#define PMC_IMPL_PART_AOPG_TCM3_CLAMP_CONTROL_0_CLAMP_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_PART_AOPG_TCM3_CLAMP_CONTROL_0_CLAMP_SHIFT)
#define PMC_IMPL_PART_AOPG_TCM3_CLAMP_CONTROL_0_CLAMP_RANGE                     0:0
#define PMC_IMPL_PART_AOPG_TCM3_CLAMP_CONTROL_0_CLAMP_WOFFSET                   0x0
#define PMC_IMPL_PART_AOPG_TCM3_CLAMP_CONTROL_0_CLAMP_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM3_CLAMP_CONTROL_0_CLAMP_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_TCM3_CLAMP_CONTROL_0_CLAMP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM3_CLAMP_CONTROL_0_CLAMP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM3_CLAMP_CONTROL_0_CLAMP_INIT_ENUM                 OFF
#define PMC_IMPL_PART_AOPG_TCM3_CLAMP_CONTROL_0_CLAMP_OFF                       _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_AOPG_TCM3_CLAMP_CONTROL_0_CLAMP_ON                        _MK_ENUM_CONST(1)


// Register PMC_IMPL_PART_AOPG_TCM4_POWER_GATE_CONTROL_0
#define PMC_IMPL_PART_AOPG_TCM4_POWER_GATE_CONTROL_0                    _MK_ADDR_CONST(0x3b8)
#define PMC_IMPL_PART_AOPG_TCM4_POWER_GATE_CONTROL_0_SECURE                     0x0
#define PMC_IMPL_PART_AOPG_TCM4_POWER_GATE_CONTROL_0_SCR                        PG_AOPG_TCM4_SCR_0
#define PMC_IMPL_PART_AOPG_TCM4_POWER_GATE_CONTROL_0_WORD_COUNT                         0x1
#define PMC_IMPL_PART_AOPG_TCM4_POWER_GATE_CONTROL_0_RESET_VAL                  _MK_MASK_CONST(0x80000000)
#define PMC_IMPL_PART_AOPG_TCM4_POWER_GATE_CONTROL_0_RESET_MASK                         _MK_MASK_CONST(0x8000010f)
#define PMC_IMPL_PART_AOPG_TCM4_POWER_GATE_CONTROL_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM4_POWER_GATE_CONTROL_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM4_POWER_GATE_CONTROL_0_READ_MASK                  _MK_MASK_CONST(0x8000010f)
#define PMC_IMPL_PART_AOPG_TCM4_POWER_GATE_CONTROL_0_WRITE_MASK                         _MK_MASK_CONST(0x8000010f)
#define PMC_IMPL_PART_AOPG_TCM4_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SHIFT                  _MK_SHIFT_CONST(0)
#define PMC_IMPL_PART_AOPG_TCM4_POWER_GATE_CONTROL_0_LOGIC_SLEEP_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_PART_AOPG_TCM4_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SHIFT)
#define PMC_IMPL_PART_AOPG_TCM4_POWER_GATE_CONTROL_0_LOGIC_SLEEP_RANGE                  0:0
#define PMC_IMPL_PART_AOPG_TCM4_POWER_GATE_CONTROL_0_LOGIC_SLEEP_WOFFSET                        0x0
#define PMC_IMPL_PART_AOPG_TCM4_POWER_GATE_CONTROL_0_LOGIC_SLEEP_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM4_POWER_GATE_CONTROL_0_LOGIC_SLEEP_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_TCM4_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM4_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM4_POWER_GATE_CONTROL_0_LOGIC_SLEEP_INIT_ENUM                      OFF
#define PMC_IMPL_PART_AOPG_TCM4_POWER_GATE_CONTROL_0_LOGIC_SLEEP_OFF                    _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_AOPG_TCM4_POWER_GATE_CONTROL_0_LOGIC_SLEEP_ON                     _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_AOPG_TCM4_POWER_GATE_CONTROL_0_SRAM_SD_SHIFT                      _MK_SHIFT_CONST(1)
#define PMC_IMPL_PART_AOPG_TCM4_POWER_GATE_CONTROL_0_SRAM_SD_FIELD                      _MK_FIELD_CONST(0x1, PMC_IMPL_PART_AOPG_TCM4_POWER_GATE_CONTROL_0_SRAM_SD_SHIFT)
#define PMC_IMPL_PART_AOPG_TCM4_POWER_GATE_CONTROL_0_SRAM_SD_RANGE                      1:1
#define PMC_IMPL_PART_AOPG_TCM4_POWER_GATE_CONTROL_0_SRAM_SD_WOFFSET                    0x0
#define PMC_IMPL_PART_AOPG_TCM4_POWER_GATE_CONTROL_0_SRAM_SD_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM4_POWER_GATE_CONTROL_0_SRAM_SD_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_TCM4_POWER_GATE_CONTROL_0_SRAM_SD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM4_POWER_GATE_CONTROL_0_SRAM_SD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM4_POWER_GATE_CONTROL_0_SRAM_SD_INIT_ENUM                  OFF
#define PMC_IMPL_PART_AOPG_TCM4_POWER_GATE_CONTROL_0_SRAM_SD_OFF                        _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_AOPG_TCM4_POWER_GATE_CONTROL_0_SRAM_SD_ON                 _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_AOPG_TCM4_POWER_GATE_CONTROL_0_SRAM_SLP_SHIFT                     _MK_SHIFT_CONST(2)
#define PMC_IMPL_PART_AOPG_TCM4_POWER_GATE_CONTROL_0_SRAM_SLP_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_PART_AOPG_TCM4_POWER_GATE_CONTROL_0_SRAM_SLP_SHIFT)
#define PMC_IMPL_PART_AOPG_TCM4_POWER_GATE_CONTROL_0_SRAM_SLP_RANGE                     2:2
#define PMC_IMPL_PART_AOPG_TCM4_POWER_GATE_CONTROL_0_SRAM_SLP_WOFFSET                   0x0
#define PMC_IMPL_PART_AOPG_TCM4_POWER_GATE_CONTROL_0_SRAM_SLP_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM4_POWER_GATE_CONTROL_0_SRAM_SLP_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_TCM4_POWER_GATE_CONTROL_0_SRAM_SLP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM4_POWER_GATE_CONTROL_0_SRAM_SLP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM4_POWER_GATE_CONTROL_0_SRAM_SLP_INIT_ENUM                 OFF
#define PMC_IMPL_PART_AOPG_TCM4_POWER_GATE_CONTROL_0_SRAM_SLP_OFF                       _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_AOPG_TCM4_POWER_GATE_CONTROL_0_SRAM_SLP_ON                        _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_AOPG_TCM4_POWER_GATE_CONTROL_0_SRAM_DSLP_SHIFT                    _MK_SHIFT_CONST(3)
#define PMC_IMPL_PART_AOPG_TCM4_POWER_GATE_CONTROL_0_SRAM_DSLP_FIELD                    _MK_FIELD_CONST(0x1, PMC_IMPL_PART_AOPG_TCM4_POWER_GATE_CONTROL_0_SRAM_DSLP_SHIFT)
#define PMC_IMPL_PART_AOPG_TCM4_POWER_GATE_CONTROL_0_SRAM_DSLP_RANGE                    3:3
#define PMC_IMPL_PART_AOPG_TCM4_POWER_GATE_CONTROL_0_SRAM_DSLP_WOFFSET                  0x0
#define PMC_IMPL_PART_AOPG_TCM4_POWER_GATE_CONTROL_0_SRAM_DSLP_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM4_POWER_GATE_CONTROL_0_SRAM_DSLP_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_TCM4_POWER_GATE_CONTROL_0_SRAM_DSLP_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM4_POWER_GATE_CONTROL_0_SRAM_DSLP_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM4_POWER_GATE_CONTROL_0_SRAM_DSLP_INIT_ENUM                        OFF
#define PMC_IMPL_PART_AOPG_TCM4_POWER_GATE_CONTROL_0_SRAM_DSLP_OFF                      _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_AOPG_TCM4_POWER_GATE_CONTROL_0_SRAM_DSLP_ON                       _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_AOPG_TCM4_POWER_GATE_CONTROL_0_START_SHIFT                        _MK_SHIFT_CONST(8)
#define PMC_IMPL_PART_AOPG_TCM4_POWER_GATE_CONTROL_0_START_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_PART_AOPG_TCM4_POWER_GATE_CONTROL_0_START_SHIFT)
#define PMC_IMPL_PART_AOPG_TCM4_POWER_GATE_CONTROL_0_START_RANGE                        8:8
#define PMC_IMPL_PART_AOPG_TCM4_POWER_GATE_CONTROL_0_START_WOFFSET                      0x0
#define PMC_IMPL_PART_AOPG_TCM4_POWER_GATE_CONTROL_0_START_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM4_POWER_GATE_CONTROL_0_START_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_TCM4_POWER_GATE_CONTROL_0_START_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM4_POWER_GATE_CONTROL_0_START_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM4_POWER_GATE_CONTROL_0_START_INIT_ENUM                    DONE
#define PMC_IMPL_PART_AOPG_TCM4_POWER_GATE_CONTROL_0_START_DONE                 _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_AOPG_TCM4_POWER_GATE_CONTROL_0_START_PENDING                      _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_AOPG_TCM4_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SHIFT                  _MK_SHIFT_CONST(31)
#define PMC_IMPL_PART_AOPG_TCM4_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_PART_AOPG_TCM4_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SHIFT)
#define PMC_IMPL_PART_AOPG_TCM4_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_RANGE                  31:31
#define PMC_IMPL_PART_AOPG_TCM4_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_WOFFSET                        0x0
#define PMC_IMPL_PART_AOPG_TCM4_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_DEFAULT                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_TCM4_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_TCM4_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM4_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM4_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_INIT_ENUM                      ENABLE
#define PMC_IMPL_PART_AOPG_TCM4_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_DISABLE                        _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_AOPG_TCM4_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_ENABLE                 _MK_ENUM_CONST(1)


// Register PMC_IMPL_PART_AOPG_TCM4_POWER_GATE_STATUS_0
#define PMC_IMPL_PART_AOPG_TCM4_POWER_GATE_STATUS_0                     _MK_ADDR_CONST(0x3bc)
#define PMC_IMPL_PART_AOPG_TCM4_POWER_GATE_STATUS_0_SECURE                      0x0
#define PMC_IMPL_PART_AOPG_TCM4_POWER_GATE_STATUS_0_SCR                         PG_AOPG_TCM4_SCR_0
#define PMC_IMPL_PART_AOPG_TCM4_POWER_GATE_STATUS_0_WORD_COUNT                  0x1
#define PMC_IMPL_PART_AOPG_TCM4_POWER_GATE_STATUS_0_RESET_VAL                   _MK_MASK_CONST(0x2)
#define PMC_IMPL_PART_AOPG_TCM4_POWER_GATE_STATUS_0_RESET_MASK                  _MK_MASK_CONST(0xf)
#define PMC_IMPL_PART_AOPG_TCM4_POWER_GATE_STATUS_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM4_POWER_GATE_STATUS_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM4_POWER_GATE_STATUS_0_READ_MASK                   _MK_MASK_CONST(0xf)
#define PMC_IMPL_PART_AOPG_TCM4_POWER_GATE_STATUS_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM4_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SHIFT                       _MK_SHIFT_CONST(0)
#define PMC_IMPL_PART_AOPG_TCM4_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_FIELD                       _MK_FIELD_CONST(0x1, PMC_IMPL_PART_AOPG_TCM4_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SHIFT)
#define PMC_IMPL_PART_AOPG_TCM4_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_RANGE                       0:0
#define PMC_IMPL_PART_AOPG_TCM4_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_WOFFSET                     0x0
#define PMC_IMPL_PART_AOPG_TCM4_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM4_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_TCM4_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM4_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM4_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_INIT_ENUM                   OFF
#define PMC_IMPL_PART_AOPG_TCM4_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_OFF                 _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_AOPG_TCM4_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_ON                  _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_AOPG_TCM4_POWER_GATE_STATUS_0_SRAM_SD_STS_SHIFT                   _MK_SHIFT_CONST(1)
#define PMC_IMPL_PART_AOPG_TCM4_POWER_GATE_STATUS_0_SRAM_SD_STS_FIELD                   _MK_FIELD_CONST(0x1, PMC_IMPL_PART_AOPG_TCM4_POWER_GATE_STATUS_0_SRAM_SD_STS_SHIFT)
#define PMC_IMPL_PART_AOPG_TCM4_POWER_GATE_STATUS_0_SRAM_SD_STS_RANGE                   1:1
#define PMC_IMPL_PART_AOPG_TCM4_POWER_GATE_STATUS_0_SRAM_SD_STS_WOFFSET                 0x0
#define PMC_IMPL_PART_AOPG_TCM4_POWER_GATE_STATUS_0_SRAM_SD_STS_DEFAULT                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_TCM4_POWER_GATE_STATUS_0_SRAM_SD_STS_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_TCM4_POWER_GATE_STATUS_0_SRAM_SD_STS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM4_POWER_GATE_STATUS_0_SRAM_SD_STS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM4_POWER_GATE_STATUS_0_SRAM_SD_STS_INIT_ENUM                       ON
#define PMC_IMPL_PART_AOPG_TCM4_POWER_GATE_STATUS_0_SRAM_SD_STS_OFF                     _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_AOPG_TCM4_POWER_GATE_STATUS_0_SRAM_SD_STS_ON                      _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_AOPG_TCM4_POWER_GATE_STATUS_0_SRAM_SLP_STS_SHIFT                  _MK_SHIFT_CONST(2)
#define PMC_IMPL_PART_AOPG_TCM4_POWER_GATE_STATUS_0_SRAM_SLP_STS_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_PART_AOPG_TCM4_POWER_GATE_STATUS_0_SRAM_SLP_STS_SHIFT)
#define PMC_IMPL_PART_AOPG_TCM4_POWER_GATE_STATUS_0_SRAM_SLP_STS_RANGE                  2:2
#define PMC_IMPL_PART_AOPG_TCM4_POWER_GATE_STATUS_0_SRAM_SLP_STS_WOFFSET                        0x0
#define PMC_IMPL_PART_AOPG_TCM4_POWER_GATE_STATUS_0_SRAM_SLP_STS_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM4_POWER_GATE_STATUS_0_SRAM_SLP_STS_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_TCM4_POWER_GATE_STATUS_0_SRAM_SLP_STS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM4_POWER_GATE_STATUS_0_SRAM_SLP_STS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM4_POWER_GATE_STATUS_0_SRAM_SLP_STS_INIT_ENUM                      OFF
#define PMC_IMPL_PART_AOPG_TCM4_POWER_GATE_STATUS_0_SRAM_SLP_STS_OFF                    _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_AOPG_TCM4_POWER_GATE_STATUS_0_SRAM_SLP_STS_ON                     _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_AOPG_TCM4_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SHIFT                 _MK_SHIFT_CONST(3)
#define PMC_IMPL_PART_AOPG_TCM4_POWER_GATE_STATUS_0_SRAM_DSLP_STS_FIELD                 _MK_FIELD_CONST(0x1, PMC_IMPL_PART_AOPG_TCM4_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SHIFT)
#define PMC_IMPL_PART_AOPG_TCM4_POWER_GATE_STATUS_0_SRAM_DSLP_STS_RANGE                 3:3
#define PMC_IMPL_PART_AOPG_TCM4_POWER_GATE_STATUS_0_SRAM_DSLP_STS_WOFFSET                       0x0
#define PMC_IMPL_PART_AOPG_TCM4_POWER_GATE_STATUS_0_SRAM_DSLP_STS_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM4_POWER_GATE_STATUS_0_SRAM_DSLP_STS_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_TCM4_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM4_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM4_POWER_GATE_STATUS_0_SRAM_DSLP_STS_INIT_ENUM                     OFF
#define PMC_IMPL_PART_AOPG_TCM4_POWER_GATE_STATUS_0_SRAM_DSLP_STS_OFF                   _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_AOPG_TCM4_POWER_GATE_STATUS_0_SRAM_DSLP_STS_ON                    _MK_ENUM_CONST(1)


// Register PMC_IMPL_PART_AOPG_TCM4_CLAMP_CONTROL_0
#define PMC_IMPL_PART_AOPG_TCM4_CLAMP_CONTROL_0                 _MK_ADDR_CONST(0x3c0)
#define PMC_IMPL_PART_AOPG_TCM4_CLAMP_CONTROL_0_SECURE                  0x0
#define PMC_IMPL_PART_AOPG_TCM4_CLAMP_CONTROL_0_SCR                     PG_AOPG_TCM4_SCR_0
#define PMC_IMPL_PART_AOPG_TCM4_CLAMP_CONTROL_0_WORD_COUNT                      0x1
#define PMC_IMPL_PART_AOPG_TCM4_CLAMP_CONTROL_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM4_CLAMP_CONTROL_0_RESET_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_TCM4_CLAMP_CONTROL_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM4_CLAMP_CONTROL_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM4_CLAMP_CONTROL_0_READ_MASK                       _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_TCM4_CLAMP_CONTROL_0_WRITE_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_TCM4_CLAMP_CONTROL_0_CLAMP_SHIFT                     _MK_SHIFT_CONST(0)
#define PMC_IMPL_PART_AOPG_TCM4_CLAMP_CONTROL_0_CLAMP_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_PART_AOPG_TCM4_CLAMP_CONTROL_0_CLAMP_SHIFT)
#define PMC_IMPL_PART_AOPG_TCM4_CLAMP_CONTROL_0_CLAMP_RANGE                     0:0
#define PMC_IMPL_PART_AOPG_TCM4_CLAMP_CONTROL_0_CLAMP_WOFFSET                   0x0
#define PMC_IMPL_PART_AOPG_TCM4_CLAMP_CONTROL_0_CLAMP_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM4_CLAMP_CONTROL_0_CLAMP_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_TCM4_CLAMP_CONTROL_0_CLAMP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM4_CLAMP_CONTROL_0_CLAMP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM4_CLAMP_CONTROL_0_CLAMP_INIT_ENUM                 OFF
#define PMC_IMPL_PART_AOPG_TCM4_CLAMP_CONTROL_0_CLAMP_OFF                       _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_AOPG_TCM4_CLAMP_CONTROL_0_CLAMP_ON                        _MK_ENUM_CONST(1)


// Register PMC_IMPL_PART_AOPG_TCM5_POWER_GATE_CONTROL_0
#define PMC_IMPL_PART_AOPG_TCM5_POWER_GATE_CONTROL_0                    _MK_ADDR_CONST(0x3c4)
#define PMC_IMPL_PART_AOPG_TCM5_POWER_GATE_CONTROL_0_SECURE                     0x0
#define PMC_IMPL_PART_AOPG_TCM5_POWER_GATE_CONTROL_0_SCR                        PG_AOPG_TCM5_SCR_0
#define PMC_IMPL_PART_AOPG_TCM5_POWER_GATE_CONTROL_0_WORD_COUNT                         0x1
#define PMC_IMPL_PART_AOPG_TCM5_POWER_GATE_CONTROL_0_RESET_VAL                  _MK_MASK_CONST(0x80000000)
#define PMC_IMPL_PART_AOPG_TCM5_POWER_GATE_CONTROL_0_RESET_MASK                         _MK_MASK_CONST(0x8000010f)
#define PMC_IMPL_PART_AOPG_TCM5_POWER_GATE_CONTROL_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM5_POWER_GATE_CONTROL_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM5_POWER_GATE_CONTROL_0_READ_MASK                  _MK_MASK_CONST(0x8000010f)
#define PMC_IMPL_PART_AOPG_TCM5_POWER_GATE_CONTROL_0_WRITE_MASK                         _MK_MASK_CONST(0x8000010f)
#define PMC_IMPL_PART_AOPG_TCM5_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SHIFT                  _MK_SHIFT_CONST(0)
#define PMC_IMPL_PART_AOPG_TCM5_POWER_GATE_CONTROL_0_LOGIC_SLEEP_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_PART_AOPG_TCM5_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SHIFT)
#define PMC_IMPL_PART_AOPG_TCM5_POWER_GATE_CONTROL_0_LOGIC_SLEEP_RANGE                  0:0
#define PMC_IMPL_PART_AOPG_TCM5_POWER_GATE_CONTROL_0_LOGIC_SLEEP_WOFFSET                        0x0
#define PMC_IMPL_PART_AOPG_TCM5_POWER_GATE_CONTROL_0_LOGIC_SLEEP_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM5_POWER_GATE_CONTROL_0_LOGIC_SLEEP_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_TCM5_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM5_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM5_POWER_GATE_CONTROL_0_LOGIC_SLEEP_INIT_ENUM                      OFF
#define PMC_IMPL_PART_AOPG_TCM5_POWER_GATE_CONTROL_0_LOGIC_SLEEP_OFF                    _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_AOPG_TCM5_POWER_GATE_CONTROL_0_LOGIC_SLEEP_ON                     _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_AOPG_TCM5_POWER_GATE_CONTROL_0_SRAM_SD_SHIFT                      _MK_SHIFT_CONST(1)
#define PMC_IMPL_PART_AOPG_TCM5_POWER_GATE_CONTROL_0_SRAM_SD_FIELD                      _MK_FIELD_CONST(0x1, PMC_IMPL_PART_AOPG_TCM5_POWER_GATE_CONTROL_0_SRAM_SD_SHIFT)
#define PMC_IMPL_PART_AOPG_TCM5_POWER_GATE_CONTROL_0_SRAM_SD_RANGE                      1:1
#define PMC_IMPL_PART_AOPG_TCM5_POWER_GATE_CONTROL_0_SRAM_SD_WOFFSET                    0x0
#define PMC_IMPL_PART_AOPG_TCM5_POWER_GATE_CONTROL_0_SRAM_SD_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM5_POWER_GATE_CONTROL_0_SRAM_SD_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_TCM5_POWER_GATE_CONTROL_0_SRAM_SD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM5_POWER_GATE_CONTROL_0_SRAM_SD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM5_POWER_GATE_CONTROL_0_SRAM_SD_INIT_ENUM                  OFF
#define PMC_IMPL_PART_AOPG_TCM5_POWER_GATE_CONTROL_0_SRAM_SD_OFF                        _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_AOPG_TCM5_POWER_GATE_CONTROL_0_SRAM_SD_ON                 _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_AOPG_TCM5_POWER_GATE_CONTROL_0_SRAM_SLP_SHIFT                     _MK_SHIFT_CONST(2)
#define PMC_IMPL_PART_AOPG_TCM5_POWER_GATE_CONTROL_0_SRAM_SLP_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_PART_AOPG_TCM5_POWER_GATE_CONTROL_0_SRAM_SLP_SHIFT)
#define PMC_IMPL_PART_AOPG_TCM5_POWER_GATE_CONTROL_0_SRAM_SLP_RANGE                     2:2
#define PMC_IMPL_PART_AOPG_TCM5_POWER_GATE_CONTROL_0_SRAM_SLP_WOFFSET                   0x0
#define PMC_IMPL_PART_AOPG_TCM5_POWER_GATE_CONTROL_0_SRAM_SLP_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM5_POWER_GATE_CONTROL_0_SRAM_SLP_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_TCM5_POWER_GATE_CONTROL_0_SRAM_SLP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM5_POWER_GATE_CONTROL_0_SRAM_SLP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM5_POWER_GATE_CONTROL_0_SRAM_SLP_INIT_ENUM                 OFF
#define PMC_IMPL_PART_AOPG_TCM5_POWER_GATE_CONTROL_0_SRAM_SLP_OFF                       _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_AOPG_TCM5_POWER_GATE_CONTROL_0_SRAM_SLP_ON                        _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_AOPG_TCM5_POWER_GATE_CONTROL_0_SRAM_DSLP_SHIFT                    _MK_SHIFT_CONST(3)
#define PMC_IMPL_PART_AOPG_TCM5_POWER_GATE_CONTROL_0_SRAM_DSLP_FIELD                    _MK_FIELD_CONST(0x1, PMC_IMPL_PART_AOPG_TCM5_POWER_GATE_CONTROL_0_SRAM_DSLP_SHIFT)
#define PMC_IMPL_PART_AOPG_TCM5_POWER_GATE_CONTROL_0_SRAM_DSLP_RANGE                    3:3
#define PMC_IMPL_PART_AOPG_TCM5_POWER_GATE_CONTROL_0_SRAM_DSLP_WOFFSET                  0x0
#define PMC_IMPL_PART_AOPG_TCM5_POWER_GATE_CONTROL_0_SRAM_DSLP_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM5_POWER_GATE_CONTROL_0_SRAM_DSLP_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_TCM5_POWER_GATE_CONTROL_0_SRAM_DSLP_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM5_POWER_GATE_CONTROL_0_SRAM_DSLP_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM5_POWER_GATE_CONTROL_0_SRAM_DSLP_INIT_ENUM                        OFF
#define PMC_IMPL_PART_AOPG_TCM5_POWER_GATE_CONTROL_0_SRAM_DSLP_OFF                      _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_AOPG_TCM5_POWER_GATE_CONTROL_0_SRAM_DSLP_ON                       _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_AOPG_TCM5_POWER_GATE_CONTROL_0_START_SHIFT                        _MK_SHIFT_CONST(8)
#define PMC_IMPL_PART_AOPG_TCM5_POWER_GATE_CONTROL_0_START_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_PART_AOPG_TCM5_POWER_GATE_CONTROL_0_START_SHIFT)
#define PMC_IMPL_PART_AOPG_TCM5_POWER_GATE_CONTROL_0_START_RANGE                        8:8
#define PMC_IMPL_PART_AOPG_TCM5_POWER_GATE_CONTROL_0_START_WOFFSET                      0x0
#define PMC_IMPL_PART_AOPG_TCM5_POWER_GATE_CONTROL_0_START_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM5_POWER_GATE_CONTROL_0_START_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_TCM5_POWER_GATE_CONTROL_0_START_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM5_POWER_GATE_CONTROL_0_START_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM5_POWER_GATE_CONTROL_0_START_INIT_ENUM                    DONE
#define PMC_IMPL_PART_AOPG_TCM5_POWER_GATE_CONTROL_0_START_DONE                 _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_AOPG_TCM5_POWER_GATE_CONTROL_0_START_PENDING                      _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_AOPG_TCM5_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SHIFT                  _MK_SHIFT_CONST(31)
#define PMC_IMPL_PART_AOPG_TCM5_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_PART_AOPG_TCM5_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SHIFT)
#define PMC_IMPL_PART_AOPG_TCM5_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_RANGE                  31:31
#define PMC_IMPL_PART_AOPG_TCM5_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_WOFFSET                        0x0
#define PMC_IMPL_PART_AOPG_TCM5_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_DEFAULT                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_TCM5_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_TCM5_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM5_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM5_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_INIT_ENUM                      ENABLE
#define PMC_IMPL_PART_AOPG_TCM5_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_DISABLE                        _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_AOPG_TCM5_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_ENABLE                 _MK_ENUM_CONST(1)


// Register PMC_IMPL_PART_AOPG_TCM5_POWER_GATE_STATUS_0
#define PMC_IMPL_PART_AOPG_TCM5_POWER_GATE_STATUS_0                     _MK_ADDR_CONST(0x3c8)
#define PMC_IMPL_PART_AOPG_TCM5_POWER_GATE_STATUS_0_SECURE                      0x0
#define PMC_IMPL_PART_AOPG_TCM5_POWER_GATE_STATUS_0_SCR                         PG_AOPG_TCM5_SCR_0
#define PMC_IMPL_PART_AOPG_TCM5_POWER_GATE_STATUS_0_WORD_COUNT                  0x1
#define PMC_IMPL_PART_AOPG_TCM5_POWER_GATE_STATUS_0_RESET_VAL                   _MK_MASK_CONST(0x2)
#define PMC_IMPL_PART_AOPG_TCM5_POWER_GATE_STATUS_0_RESET_MASK                  _MK_MASK_CONST(0xf)
#define PMC_IMPL_PART_AOPG_TCM5_POWER_GATE_STATUS_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM5_POWER_GATE_STATUS_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM5_POWER_GATE_STATUS_0_READ_MASK                   _MK_MASK_CONST(0xf)
#define PMC_IMPL_PART_AOPG_TCM5_POWER_GATE_STATUS_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM5_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SHIFT                       _MK_SHIFT_CONST(0)
#define PMC_IMPL_PART_AOPG_TCM5_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_FIELD                       _MK_FIELD_CONST(0x1, PMC_IMPL_PART_AOPG_TCM5_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SHIFT)
#define PMC_IMPL_PART_AOPG_TCM5_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_RANGE                       0:0
#define PMC_IMPL_PART_AOPG_TCM5_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_WOFFSET                     0x0
#define PMC_IMPL_PART_AOPG_TCM5_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM5_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_TCM5_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM5_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM5_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_INIT_ENUM                   OFF
#define PMC_IMPL_PART_AOPG_TCM5_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_OFF                 _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_AOPG_TCM5_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_ON                  _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_AOPG_TCM5_POWER_GATE_STATUS_0_SRAM_SD_STS_SHIFT                   _MK_SHIFT_CONST(1)
#define PMC_IMPL_PART_AOPG_TCM5_POWER_GATE_STATUS_0_SRAM_SD_STS_FIELD                   _MK_FIELD_CONST(0x1, PMC_IMPL_PART_AOPG_TCM5_POWER_GATE_STATUS_0_SRAM_SD_STS_SHIFT)
#define PMC_IMPL_PART_AOPG_TCM5_POWER_GATE_STATUS_0_SRAM_SD_STS_RANGE                   1:1
#define PMC_IMPL_PART_AOPG_TCM5_POWER_GATE_STATUS_0_SRAM_SD_STS_WOFFSET                 0x0
#define PMC_IMPL_PART_AOPG_TCM5_POWER_GATE_STATUS_0_SRAM_SD_STS_DEFAULT                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_TCM5_POWER_GATE_STATUS_0_SRAM_SD_STS_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_TCM5_POWER_GATE_STATUS_0_SRAM_SD_STS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM5_POWER_GATE_STATUS_0_SRAM_SD_STS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM5_POWER_GATE_STATUS_0_SRAM_SD_STS_INIT_ENUM                       ON
#define PMC_IMPL_PART_AOPG_TCM5_POWER_GATE_STATUS_0_SRAM_SD_STS_OFF                     _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_AOPG_TCM5_POWER_GATE_STATUS_0_SRAM_SD_STS_ON                      _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_AOPG_TCM5_POWER_GATE_STATUS_0_SRAM_SLP_STS_SHIFT                  _MK_SHIFT_CONST(2)
#define PMC_IMPL_PART_AOPG_TCM5_POWER_GATE_STATUS_0_SRAM_SLP_STS_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_PART_AOPG_TCM5_POWER_GATE_STATUS_0_SRAM_SLP_STS_SHIFT)
#define PMC_IMPL_PART_AOPG_TCM5_POWER_GATE_STATUS_0_SRAM_SLP_STS_RANGE                  2:2
#define PMC_IMPL_PART_AOPG_TCM5_POWER_GATE_STATUS_0_SRAM_SLP_STS_WOFFSET                        0x0
#define PMC_IMPL_PART_AOPG_TCM5_POWER_GATE_STATUS_0_SRAM_SLP_STS_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM5_POWER_GATE_STATUS_0_SRAM_SLP_STS_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_TCM5_POWER_GATE_STATUS_0_SRAM_SLP_STS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM5_POWER_GATE_STATUS_0_SRAM_SLP_STS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM5_POWER_GATE_STATUS_0_SRAM_SLP_STS_INIT_ENUM                      OFF
#define PMC_IMPL_PART_AOPG_TCM5_POWER_GATE_STATUS_0_SRAM_SLP_STS_OFF                    _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_AOPG_TCM5_POWER_GATE_STATUS_0_SRAM_SLP_STS_ON                     _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_AOPG_TCM5_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SHIFT                 _MK_SHIFT_CONST(3)
#define PMC_IMPL_PART_AOPG_TCM5_POWER_GATE_STATUS_0_SRAM_DSLP_STS_FIELD                 _MK_FIELD_CONST(0x1, PMC_IMPL_PART_AOPG_TCM5_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SHIFT)
#define PMC_IMPL_PART_AOPG_TCM5_POWER_GATE_STATUS_0_SRAM_DSLP_STS_RANGE                 3:3
#define PMC_IMPL_PART_AOPG_TCM5_POWER_GATE_STATUS_0_SRAM_DSLP_STS_WOFFSET                       0x0
#define PMC_IMPL_PART_AOPG_TCM5_POWER_GATE_STATUS_0_SRAM_DSLP_STS_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM5_POWER_GATE_STATUS_0_SRAM_DSLP_STS_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_TCM5_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM5_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM5_POWER_GATE_STATUS_0_SRAM_DSLP_STS_INIT_ENUM                     OFF
#define PMC_IMPL_PART_AOPG_TCM5_POWER_GATE_STATUS_0_SRAM_DSLP_STS_OFF                   _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_AOPG_TCM5_POWER_GATE_STATUS_0_SRAM_DSLP_STS_ON                    _MK_ENUM_CONST(1)


// Register PMC_IMPL_PART_AOPG_TCM5_CLAMP_CONTROL_0
#define PMC_IMPL_PART_AOPG_TCM5_CLAMP_CONTROL_0                 _MK_ADDR_CONST(0x3cc)
#define PMC_IMPL_PART_AOPG_TCM5_CLAMP_CONTROL_0_SECURE                  0x0
#define PMC_IMPL_PART_AOPG_TCM5_CLAMP_CONTROL_0_SCR                     PG_AOPG_TCM5_SCR_0
#define PMC_IMPL_PART_AOPG_TCM5_CLAMP_CONTROL_0_WORD_COUNT                      0x1
#define PMC_IMPL_PART_AOPG_TCM5_CLAMP_CONTROL_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM5_CLAMP_CONTROL_0_RESET_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_TCM5_CLAMP_CONTROL_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM5_CLAMP_CONTROL_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM5_CLAMP_CONTROL_0_READ_MASK                       _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_TCM5_CLAMP_CONTROL_0_WRITE_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_TCM5_CLAMP_CONTROL_0_CLAMP_SHIFT                     _MK_SHIFT_CONST(0)
#define PMC_IMPL_PART_AOPG_TCM5_CLAMP_CONTROL_0_CLAMP_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_PART_AOPG_TCM5_CLAMP_CONTROL_0_CLAMP_SHIFT)
#define PMC_IMPL_PART_AOPG_TCM5_CLAMP_CONTROL_0_CLAMP_RANGE                     0:0
#define PMC_IMPL_PART_AOPG_TCM5_CLAMP_CONTROL_0_CLAMP_WOFFSET                   0x0
#define PMC_IMPL_PART_AOPG_TCM5_CLAMP_CONTROL_0_CLAMP_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM5_CLAMP_CONTROL_0_CLAMP_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_TCM5_CLAMP_CONTROL_0_CLAMP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM5_CLAMP_CONTROL_0_CLAMP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM5_CLAMP_CONTROL_0_CLAMP_INIT_ENUM                 OFF
#define PMC_IMPL_PART_AOPG_TCM5_CLAMP_CONTROL_0_CLAMP_OFF                       _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_AOPG_TCM5_CLAMP_CONTROL_0_CLAMP_ON                        _MK_ENUM_CONST(1)


// Register PMC_IMPL_PART_AOPG_TCM6_POWER_GATE_CONTROL_0
#define PMC_IMPL_PART_AOPG_TCM6_POWER_GATE_CONTROL_0                    _MK_ADDR_CONST(0x3d0)
#define PMC_IMPL_PART_AOPG_TCM6_POWER_GATE_CONTROL_0_SECURE                     0x0
#define PMC_IMPL_PART_AOPG_TCM6_POWER_GATE_CONTROL_0_SCR                        PG_AOPG_TCM6_SCR_0
#define PMC_IMPL_PART_AOPG_TCM6_POWER_GATE_CONTROL_0_WORD_COUNT                         0x1
#define PMC_IMPL_PART_AOPG_TCM6_POWER_GATE_CONTROL_0_RESET_VAL                  _MK_MASK_CONST(0x80000000)
#define PMC_IMPL_PART_AOPG_TCM6_POWER_GATE_CONTROL_0_RESET_MASK                         _MK_MASK_CONST(0x8000010f)
#define PMC_IMPL_PART_AOPG_TCM6_POWER_GATE_CONTROL_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM6_POWER_GATE_CONTROL_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM6_POWER_GATE_CONTROL_0_READ_MASK                  _MK_MASK_CONST(0x8000010f)
#define PMC_IMPL_PART_AOPG_TCM6_POWER_GATE_CONTROL_0_WRITE_MASK                         _MK_MASK_CONST(0x8000010f)
#define PMC_IMPL_PART_AOPG_TCM6_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SHIFT                  _MK_SHIFT_CONST(0)
#define PMC_IMPL_PART_AOPG_TCM6_POWER_GATE_CONTROL_0_LOGIC_SLEEP_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_PART_AOPG_TCM6_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SHIFT)
#define PMC_IMPL_PART_AOPG_TCM6_POWER_GATE_CONTROL_0_LOGIC_SLEEP_RANGE                  0:0
#define PMC_IMPL_PART_AOPG_TCM6_POWER_GATE_CONTROL_0_LOGIC_SLEEP_WOFFSET                        0x0
#define PMC_IMPL_PART_AOPG_TCM6_POWER_GATE_CONTROL_0_LOGIC_SLEEP_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM6_POWER_GATE_CONTROL_0_LOGIC_SLEEP_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_TCM6_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM6_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM6_POWER_GATE_CONTROL_0_LOGIC_SLEEP_INIT_ENUM                      OFF
#define PMC_IMPL_PART_AOPG_TCM6_POWER_GATE_CONTROL_0_LOGIC_SLEEP_OFF                    _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_AOPG_TCM6_POWER_GATE_CONTROL_0_LOGIC_SLEEP_ON                     _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_AOPG_TCM6_POWER_GATE_CONTROL_0_SRAM_SD_SHIFT                      _MK_SHIFT_CONST(1)
#define PMC_IMPL_PART_AOPG_TCM6_POWER_GATE_CONTROL_0_SRAM_SD_FIELD                      _MK_FIELD_CONST(0x1, PMC_IMPL_PART_AOPG_TCM6_POWER_GATE_CONTROL_0_SRAM_SD_SHIFT)
#define PMC_IMPL_PART_AOPG_TCM6_POWER_GATE_CONTROL_0_SRAM_SD_RANGE                      1:1
#define PMC_IMPL_PART_AOPG_TCM6_POWER_GATE_CONTROL_0_SRAM_SD_WOFFSET                    0x0
#define PMC_IMPL_PART_AOPG_TCM6_POWER_GATE_CONTROL_0_SRAM_SD_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM6_POWER_GATE_CONTROL_0_SRAM_SD_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_TCM6_POWER_GATE_CONTROL_0_SRAM_SD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM6_POWER_GATE_CONTROL_0_SRAM_SD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM6_POWER_GATE_CONTROL_0_SRAM_SD_INIT_ENUM                  OFF
#define PMC_IMPL_PART_AOPG_TCM6_POWER_GATE_CONTROL_0_SRAM_SD_OFF                        _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_AOPG_TCM6_POWER_GATE_CONTROL_0_SRAM_SD_ON                 _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_AOPG_TCM6_POWER_GATE_CONTROL_0_SRAM_SLP_SHIFT                     _MK_SHIFT_CONST(2)
#define PMC_IMPL_PART_AOPG_TCM6_POWER_GATE_CONTROL_0_SRAM_SLP_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_PART_AOPG_TCM6_POWER_GATE_CONTROL_0_SRAM_SLP_SHIFT)
#define PMC_IMPL_PART_AOPG_TCM6_POWER_GATE_CONTROL_0_SRAM_SLP_RANGE                     2:2
#define PMC_IMPL_PART_AOPG_TCM6_POWER_GATE_CONTROL_0_SRAM_SLP_WOFFSET                   0x0
#define PMC_IMPL_PART_AOPG_TCM6_POWER_GATE_CONTROL_0_SRAM_SLP_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM6_POWER_GATE_CONTROL_0_SRAM_SLP_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_TCM6_POWER_GATE_CONTROL_0_SRAM_SLP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM6_POWER_GATE_CONTROL_0_SRAM_SLP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM6_POWER_GATE_CONTROL_0_SRAM_SLP_INIT_ENUM                 OFF
#define PMC_IMPL_PART_AOPG_TCM6_POWER_GATE_CONTROL_0_SRAM_SLP_OFF                       _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_AOPG_TCM6_POWER_GATE_CONTROL_0_SRAM_SLP_ON                        _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_AOPG_TCM6_POWER_GATE_CONTROL_0_SRAM_DSLP_SHIFT                    _MK_SHIFT_CONST(3)
#define PMC_IMPL_PART_AOPG_TCM6_POWER_GATE_CONTROL_0_SRAM_DSLP_FIELD                    _MK_FIELD_CONST(0x1, PMC_IMPL_PART_AOPG_TCM6_POWER_GATE_CONTROL_0_SRAM_DSLP_SHIFT)
#define PMC_IMPL_PART_AOPG_TCM6_POWER_GATE_CONTROL_0_SRAM_DSLP_RANGE                    3:3
#define PMC_IMPL_PART_AOPG_TCM6_POWER_GATE_CONTROL_0_SRAM_DSLP_WOFFSET                  0x0
#define PMC_IMPL_PART_AOPG_TCM6_POWER_GATE_CONTROL_0_SRAM_DSLP_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM6_POWER_GATE_CONTROL_0_SRAM_DSLP_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_TCM6_POWER_GATE_CONTROL_0_SRAM_DSLP_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM6_POWER_GATE_CONTROL_0_SRAM_DSLP_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM6_POWER_GATE_CONTROL_0_SRAM_DSLP_INIT_ENUM                        OFF
#define PMC_IMPL_PART_AOPG_TCM6_POWER_GATE_CONTROL_0_SRAM_DSLP_OFF                      _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_AOPG_TCM6_POWER_GATE_CONTROL_0_SRAM_DSLP_ON                       _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_AOPG_TCM6_POWER_GATE_CONTROL_0_START_SHIFT                        _MK_SHIFT_CONST(8)
#define PMC_IMPL_PART_AOPG_TCM6_POWER_GATE_CONTROL_0_START_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_PART_AOPG_TCM6_POWER_GATE_CONTROL_0_START_SHIFT)
#define PMC_IMPL_PART_AOPG_TCM6_POWER_GATE_CONTROL_0_START_RANGE                        8:8
#define PMC_IMPL_PART_AOPG_TCM6_POWER_GATE_CONTROL_0_START_WOFFSET                      0x0
#define PMC_IMPL_PART_AOPG_TCM6_POWER_GATE_CONTROL_0_START_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM6_POWER_GATE_CONTROL_0_START_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_TCM6_POWER_GATE_CONTROL_0_START_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM6_POWER_GATE_CONTROL_0_START_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM6_POWER_GATE_CONTROL_0_START_INIT_ENUM                    DONE
#define PMC_IMPL_PART_AOPG_TCM6_POWER_GATE_CONTROL_0_START_DONE                 _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_AOPG_TCM6_POWER_GATE_CONTROL_0_START_PENDING                      _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_AOPG_TCM6_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SHIFT                  _MK_SHIFT_CONST(31)
#define PMC_IMPL_PART_AOPG_TCM6_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_PART_AOPG_TCM6_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SHIFT)
#define PMC_IMPL_PART_AOPG_TCM6_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_RANGE                  31:31
#define PMC_IMPL_PART_AOPG_TCM6_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_WOFFSET                        0x0
#define PMC_IMPL_PART_AOPG_TCM6_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_DEFAULT                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_TCM6_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_TCM6_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM6_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM6_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_INIT_ENUM                      ENABLE
#define PMC_IMPL_PART_AOPG_TCM6_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_DISABLE                        _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_AOPG_TCM6_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_ENABLE                 _MK_ENUM_CONST(1)


// Register PMC_IMPL_PART_AOPG_TCM6_POWER_GATE_STATUS_0
#define PMC_IMPL_PART_AOPG_TCM6_POWER_GATE_STATUS_0                     _MK_ADDR_CONST(0x3d4)
#define PMC_IMPL_PART_AOPG_TCM6_POWER_GATE_STATUS_0_SECURE                      0x0
#define PMC_IMPL_PART_AOPG_TCM6_POWER_GATE_STATUS_0_SCR                         PG_AOPG_TCM6_SCR_0
#define PMC_IMPL_PART_AOPG_TCM6_POWER_GATE_STATUS_0_WORD_COUNT                  0x1
#define PMC_IMPL_PART_AOPG_TCM6_POWER_GATE_STATUS_0_RESET_VAL                   _MK_MASK_CONST(0x2)
#define PMC_IMPL_PART_AOPG_TCM6_POWER_GATE_STATUS_0_RESET_MASK                  _MK_MASK_CONST(0xf)
#define PMC_IMPL_PART_AOPG_TCM6_POWER_GATE_STATUS_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM6_POWER_GATE_STATUS_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM6_POWER_GATE_STATUS_0_READ_MASK                   _MK_MASK_CONST(0xf)
#define PMC_IMPL_PART_AOPG_TCM6_POWER_GATE_STATUS_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM6_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SHIFT                       _MK_SHIFT_CONST(0)
#define PMC_IMPL_PART_AOPG_TCM6_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_FIELD                       _MK_FIELD_CONST(0x1, PMC_IMPL_PART_AOPG_TCM6_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SHIFT)
#define PMC_IMPL_PART_AOPG_TCM6_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_RANGE                       0:0
#define PMC_IMPL_PART_AOPG_TCM6_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_WOFFSET                     0x0
#define PMC_IMPL_PART_AOPG_TCM6_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM6_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_TCM6_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM6_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM6_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_INIT_ENUM                   OFF
#define PMC_IMPL_PART_AOPG_TCM6_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_OFF                 _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_AOPG_TCM6_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_ON                  _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_AOPG_TCM6_POWER_GATE_STATUS_0_SRAM_SD_STS_SHIFT                   _MK_SHIFT_CONST(1)
#define PMC_IMPL_PART_AOPG_TCM6_POWER_GATE_STATUS_0_SRAM_SD_STS_FIELD                   _MK_FIELD_CONST(0x1, PMC_IMPL_PART_AOPG_TCM6_POWER_GATE_STATUS_0_SRAM_SD_STS_SHIFT)
#define PMC_IMPL_PART_AOPG_TCM6_POWER_GATE_STATUS_0_SRAM_SD_STS_RANGE                   1:1
#define PMC_IMPL_PART_AOPG_TCM6_POWER_GATE_STATUS_0_SRAM_SD_STS_WOFFSET                 0x0
#define PMC_IMPL_PART_AOPG_TCM6_POWER_GATE_STATUS_0_SRAM_SD_STS_DEFAULT                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_TCM6_POWER_GATE_STATUS_0_SRAM_SD_STS_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_TCM6_POWER_GATE_STATUS_0_SRAM_SD_STS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM6_POWER_GATE_STATUS_0_SRAM_SD_STS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM6_POWER_GATE_STATUS_0_SRAM_SD_STS_INIT_ENUM                       ON
#define PMC_IMPL_PART_AOPG_TCM6_POWER_GATE_STATUS_0_SRAM_SD_STS_OFF                     _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_AOPG_TCM6_POWER_GATE_STATUS_0_SRAM_SD_STS_ON                      _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_AOPG_TCM6_POWER_GATE_STATUS_0_SRAM_SLP_STS_SHIFT                  _MK_SHIFT_CONST(2)
#define PMC_IMPL_PART_AOPG_TCM6_POWER_GATE_STATUS_0_SRAM_SLP_STS_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_PART_AOPG_TCM6_POWER_GATE_STATUS_0_SRAM_SLP_STS_SHIFT)
#define PMC_IMPL_PART_AOPG_TCM6_POWER_GATE_STATUS_0_SRAM_SLP_STS_RANGE                  2:2
#define PMC_IMPL_PART_AOPG_TCM6_POWER_GATE_STATUS_0_SRAM_SLP_STS_WOFFSET                        0x0
#define PMC_IMPL_PART_AOPG_TCM6_POWER_GATE_STATUS_0_SRAM_SLP_STS_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM6_POWER_GATE_STATUS_0_SRAM_SLP_STS_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_TCM6_POWER_GATE_STATUS_0_SRAM_SLP_STS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM6_POWER_GATE_STATUS_0_SRAM_SLP_STS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM6_POWER_GATE_STATUS_0_SRAM_SLP_STS_INIT_ENUM                      OFF
#define PMC_IMPL_PART_AOPG_TCM6_POWER_GATE_STATUS_0_SRAM_SLP_STS_OFF                    _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_AOPG_TCM6_POWER_GATE_STATUS_0_SRAM_SLP_STS_ON                     _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_AOPG_TCM6_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SHIFT                 _MK_SHIFT_CONST(3)
#define PMC_IMPL_PART_AOPG_TCM6_POWER_GATE_STATUS_0_SRAM_DSLP_STS_FIELD                 _MK_FIELD_CONST(0x1, PMC_IMPL_PART_AOPG_TCM6_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SHIFT)
#define PMC_IMPL_PART_AOPG_TCM6_POWER_GATE_STATUS_0_SRAM_DSLP_STS_RANGE                 3:3
#define PMC_IMPL_PART_AOPG_TCM6_POWER_GATE_STATUS_0_SRAM_DSLP_STS_WOFFSET                       0x0
#define PMC_IMPL_PART_AOPG_TCM6_POWER_GATE_STATUS_0_SRAM_DSLP_STS_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM6_POWER_GATE_STATUS_0_SRAM_DSLP_STS_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_TCM6_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM6_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM6_POWER_GATE_STATUS_0_SRAM_DSLP_STS_INIT_ENUM                     OFF
#define PMC_IMPL_PART_AOPG_TCM6_POWER_GATE_STATUS_0_SRAM_DSLP_STS_OFF                   _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_AOPG_TCM6_POWER_GATE_STATUS_0_SRAM_DSLP_STS_ON                    _MK_ENUM_CONST(1)


// Register PMC_IMPL_PART_AOPG_TCM6_CLAMP_CONTROL_0
#define PMC_IMPL_PART_AOPG_TCM6_CLAMP_CONTROL_0                 _MK_ADDR_CONST(0x3d8)
#define PMC_IMPL_PART_AOPG_TCM6_CLAMP_CONTROL_0_SECURE                  0x0
#define PMC_IMPL_PART_AOPG_TCM6_CLAMP_CONTROL_0_SCR                     PG_AOPG_TCM6_SCR_0
#define PMC_IMPL_PART_AOPG_TCM6_CLAMP_CONTROL_0_WORD_COUNT                      0x1
#define PMC_IMPL_PART_AOPG_TCM6_CLAMP_CONTROL_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM6_CLAMP_CONTROL_0_RESET_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_TCM6_CLAMP_CONTROL_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM6_CLAMP_CONTROL_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM6_CLAMP_CONTROL_0_READ_MASK                       _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_TCM6_CLAMP_CONTROL_0_WRITE_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_TCM6_CLAMP_CONTROL_0_CLAMP_SHIFT                     _MK_SHIFT_CONST(0)
#define PMC_IMPL_PART_AOPG_TCM6_CLAMP_CONTROL_0_CLAMP_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_PART_AOPG_TCM6_CLAMP_CONTROL_0_CLAMP_SHIFT)
#define PMC_IMPL_PART_AOPG_TCM6_CLAMP_CONTROL_0_CLAMP_RANGE                     0:0
#define PMC_IMPL_PART_AOPG_TCM6_CLAMP_CONTROL_0_CLAMP_WOFFSET                   0x0
#define PMC_IMPL_PART_AOPG_TCM6_CLAMP_CONTROL_0_CLAMP_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM6_CLAMP_CONTROL_0_CLAMP_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_TCM6_CLAMP_CONTROL_0_CLAMP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM6_CLAMP_CONTROL_0_CLAMP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM6_CLAMP_CONTROL_0_CLAMP_INIT_ENUM                 OFF
#define PMC_IMPL_PART_AOPG_TCM6_CLAMP_CONTROL_0_CLAMP_OFF                       _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_AOPG_TCM6_CLAMP_CONTROL_0_CLAMP_ON                        _MK_ENUM_CONST(1)


// Register PMC_IMPL_PART_AOPG_TCM7_POWER_GATE_CONTROL_0
#define PMC_IMPL_PART_AOPG_TCM7_POWER_GATE_CONTROL_0                    _MK_ADDR_CONST(0x3dc)
#define PMC_IMPL_PART_AOPG_TCM7_POWER_GATE_CONTROL_0_SECURE                     0x0
#define PMC_IMPL_PART_AOPG_TCM7_POWER_GATE_CONTROL_0_SCR                        PG_AOPG_TCM7_SCR_0
#define PMC_IMPL_PART_AOPG_TCM7_POWER_GATE_CONTROL_0_WORD_COUNT                         0x1
#define PMC_IMPL_PART_AOPG_TCM7_POWER_GATE_CONTROL_0_RESET_VAL                  _MK_MASK_CONST(0x80000000)
#define PMC_IMPL_PART_AOPG_TCM7_POWER_GATE_CONTROL_0_RESET_MASK                         _MK_MASK_CONST(0x8000010f)
#define PMC_IMPL_PART_AOPG_TCM7_POWER_GATE_CONTROL_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM7_POWER_GATE_CONTROL_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM7_POWER_GATE_CONTROL_0_READ_MASK                  _MK_MASK_CONST(0x8000010f)
#define PMC_IMPL_PART_AOPG_TCM7_POWER_GATE_CONTROL_0_WRITE_MASK                         _MK_MASK_CONST(0x8000010f)
#define PMC_IMPL_PART_AOPG_TCM7_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SHIFT                  _MK_SHIFT_CONST(0)
#define PMC_IMPL_PART_AOPG_TCM7_POWER_GATE_CONTROL_0_LOGIC_SLEEP_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_PART_AOPG_TCM7_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SHIFT)
#define PMC_IMPL_PART_AOPG_TCM7_POWER_GATE_CONTROL_0_LOGIC_SLEEP_RANGE                  0:0
#define PMC_IMPL_PART_AOPG_TCM7_POWER_GATE_CONTROL_0_LOGIC_SLEEP_WOFFSET                        0x0
#define PMC_IMPL_PART_AOPG_TCM7_POWER_GATE_CONTROL_0_LOGIC_SLEEP_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM7_POWER_GATE_CONTROL_0_LOGIC_SLEEP_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_TCM7_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM7_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM7_POWER_GATE_CONTROL_0_LOGIC_SLEEP_INIT_ENUM                      OFF
#define PMC_IMPL_PART_AOPG_TCM7_POWER_GATE_CONTROL_0_LOGIC_SLEEP_OFF                    _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_AOPG_TCM7_POWER_GATE_CONTROL_0_LOGIC_SLEEP_ON                     _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_AOPG_TCM7_POWER_GATE_CONTROL_0_SRAM_SD_SHIFT                      _MK_SHIFT_CONST(1)
#define PMC_IMPL_PART_AOPG_TCM7_POWER_GATE_CONTROL_0_SRAM_SD_FIELD                      _MK_FIELD_CONST(0x1, PMC_IMPL_PART_AOPG_TCM7_POWER_GATE_CONTROL_0_SRAM_SD_SHIFT)
#define PMC_IMPL_PART_AOPG_TCM7_POWER_GATE_CONTROL_0_SRAM_SD_RANGE                      1:1
#define PMC_IMPL_PART_AOPG_TCM7_POWER_GATE_CONTROL_0_SRAM_SD_WOFFSET                    0x0
#define PMC_IMPL_PART_AOPG_TCM7_POWER_GATE_CONTROL_0_SRAM_SD_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM7_POWER_GATE_CONTROL_0_SRAM_SD_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_TCM7_POWER_GATE_CONTROL_0_SRAM_SD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM7_POWER_GATE_CONTROL_0_SRAM_SD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM7_POWER_GATE_CONTROL_0_SRAM_SD_INIT_ENUM                  OFF
#define PMC_IMPL_PART_AOPG_TCM7_POWER_GATE_CONTROL_0_SRAM_SD_OFF                        _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_AOPG_TCM7_POWER_GATE_CONTROL_0_SRAM_SD_ON                 _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_AOPG_TCM7_POWER_GATE_CONTROL_0_SRAM_SLP_SHIFT                     _MK_SHIFT_CONST(2)
#define PMC_IMPL_PART_AOPG_TCM7_POWER_GATE_CONTROL_0_SRAM_SLP_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_PART_AOPG_TCM7_POWER_GATE_CONTROL_0_SRAM_SLP_SHIFT)
#define PMC_IMPL_PART_AOPG_TCM7_POWER_GATE_CONTROL_0_SRAM_SLP_RANGE                     2:2
#define PMC_IMPL_PART_AOPG_TCM7_POWER_GATE_CONTROL_0_SRAM_SLP_WOFFSET                   0x0
#define PMC_IMPL_PART_AOPG_TCM7_POWER_GATE_CONTROL_0_SRAM_SLP_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM7_POWER_GATE_CONTROL_0_SRAM_SLP_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_TCM7_POWER_GATE_CONTROL_0_SRAM_SLP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM7_POWER_GATE_CONTROL_0_SRAM_SLP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM7_POWER_GATE_CONTROL_0_SRAM_SLP_INIT_ENUM                 OFF
#define PMC_IMPL_PART_AOPG_TCM7_POWER_GATE_CONTROL_0_SRAM_SLP_OFF                       _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_AOPG_TCM7_POWER_GATE_CONTROL_0_SRAM_SLP_ON                        _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_AOPG_TCM7_POWER_GATE_CONTROL_0_SRAM_DSLP_SHIFT                    _MK_SHIFT_CONST(3)
#define PMC_IMPL_PART_AOPG_TCM7_POWER_GATE_CONTROL_0_SRAM_DSLP_FIELD                    _MK_FIELD_CONST(0x1, PMC_IMPL_PART_AOPG_TCM7_POWER_GATE_CONTROL_0_SRAM_DSLP_SHIFT)
#define PMC_IMPL_PART_AOPG_TCM7_POWER_GATE_CONTROL_0_SRAM_DSLP_RANGE                    3:3
#define PMC_IMPL_PART_AOPG_TCM7_POWER_GATE_CONTROL_0_SRAM_DSLP_WOFFSET                  0x0
#define PMC_IMPL_PART_AOPG_TCM7_POWER_GATE_CONTROL_0_SRAM_DSLP_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM7_POWER_GATE_CONTROL_0_SRAM_DSLP_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_TCM7_POWER_GATE_CONTROL_0_SRAM_DSLP_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM7_POWER_GATE_CONTROL_0_SRAM_DSLP_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM7_POWER_GATE_CONTROL_0_SRAM_DSLP_INIT_ENUM                        OFF
#define PMC_IMPL_PART_AOPG_TCM7_POWER_GATE_CONTROL_0_SRAM_DSLP_OFF                      _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_AOPG_TCM7_POWER_GATE_CONTROL_0_SRAM_DSLP_ON                       _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_AOPG_TCM7_POWER_GATE_CONTROL_0_START_SHIFT                        _MK_SHIFT_CONST(8)
#define PMC_IMPL_PART_AOPG_TCM7_POWER_GATE_CONTROL_0_START_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_PART_AOPG_TCM7_POWER_GATE_CONTROL_0_START_SHIFT)
#define PMC_IMPL_PART_AOPG_TCM7_POWER_GATE_CONTROL_0_START_RANGE                        8:8
#define PMC_IMPL_PART_AOPG_TCM7_POWER_GATE_CONTROL_0_START_WOFFSET                      0x0
#define PMC_IMPL_PART_AOPG_TCM7_POWER_GATE_CONTROL_0_START_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM7_POWER_GATE_CONTROL_0_START_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_TCM7_POWER_GATE_CONTROL_0_START_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM7_POWER_GATE_CONTROL_0_START_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM7_POWER_GATE_CONTROL_0_START_INIT_ENUM                    DONE
#define PMC_IMPL_PART_AOPG_TCM7_POWER_GATE_CONTROL_0_START_DONE                 _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_AOPG_TCM7_POWER_GATE_CONTROL_0_START_PENDING                      _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_AOPG_TCM7_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SHIFT                  _MK_SHIFT_CONST(31)
#define PMC_IMPL_PART_AOPG_TCM7_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_PART_AOPG_TCM7_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SHIFT)
#define PMC_IMPL_PART_AOPG_TCM7_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_RANGE                  31:31
#define PMC_IMPL_PART_AOPG_TCM7_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_WOFFSET                        0x0
#define PMC_IMPL_PART_AOPG_TCM7_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_DEFAULT                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_TCM7_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_TCM7_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM7_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM7_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_INIT_ENUM                      ENABLE
#define PMC_IMPL_PART_AOPG_TCM7_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_DISABLE                        _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_AOPG_TCM7_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_ENABLE                 _MK_ENUM_CONST(1)


// Register PMC_IMPL_PART_AOPG_TCM7_POWER_GATE_STATUS_0
#define PMC_IMPL_PART_AOPG_TCM7_POWER_GATE_STATUS_0                     _MK_ADDR_CONST(0x3e0)
#define PMC_IMPL_PART_AOPG_TCM7_POWER_GATE_STATUS_0_SECURE                      0x0
#define PMC_IMPL_PART_AOPG_TCM7_POWER_GATE_STATUS_0_SCR                         PG_AOPG_TCM7_SCR_0
#define PMC_IMPL_PART_AOPG_TCM7_POWER_GATE_STATUS_0_WORD_COUNT                  0x1
#define PMC_IMPL_PART_AOPG_TCM7_POWER_GATE_STATUS_0_RESET_VAL                   _MK_MASK_CONST(0x2)
#define PMC_IMPL_PART_AOPG_TCM7_POWER_GATE_STATUS_0_RESET_MASK                  _MK_MASK_CONST(0xf)
#define PMC_IMPL_PART_AOPG_TCM7_POWER_GATE_STATUS_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM7_POWER_GATE_STATUS_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM7_POWER_GATE_STATUS_0_READ_MASK                   _MK_MASK_CONST(0xf)
#define PMC_IMPL_PART_AOPG_TCM7_POWER_GATE_STATUS_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM7_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SHIFT                       _MK_SHIFT_CONST(0)
#define PMC_IMPL_PART_AOPG_TCM7_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_FIELD                       _MK_FIELD_CONST(0x1, PMC_IMPL_PART_AOPG_TCM7_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SHIFT)
#define PMC_IMPL_PART_AOPG_TCM7_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_RANGE                       0:0
#define PMC_IMPL_PART_AOPG_TCM7_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_WOFFSET                     0x0
#define PMC_IMPL_PART_AOPG_TCM7_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM7_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_TCM7_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM7_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM7_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_INIT_ENUM                   OFF
#define PMC_IMPL_PART_AOPG_TCM7_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_OFF                 _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_AOPG_TCM7_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_ON                  _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_AOPG_TCM7_POWER_GATE_STATUS_0_SRAM_SD_STS_SHIFT                   _MK_SHIFT_CONST(1)
#define PMC_IMPL_PART_AOPG_TCM7_POWER_GATE_STATUS_0_SRAM_SD_STS_FIELD                   _MK_FIELD_CONST(0x1, PMC_IMPL_PART_AOPG_TCM7_POWER_GATE_STATUS_0_SRAM_SD_STS_SHIFT)
#define PMC_IMPL_PART_AOPG_TCM7_POWER_GATE_STATUS_0_SRAM_SD_STS_RANGE                   1:1
#define PMC_IMPL_PART_AOPG_TCM7_POWER_GATE_STATUS_0_SRAM_SD_STS_WOFFSET                 0x0
#define PMC_IMPL_PART_AOPG_TCM7_POWER_GATE_STATUS_0_SRAM_SD_STS_DEFAULT                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_TCM7_POWER_GATE_STATUS_0_SRAM_SD_STS_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_TCM7_POWER_GATE_STATUS_0_SRAM_SD_STS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM7_POWER_GATE_STATUS_0_SRAM_SD_STS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM7_POWER_GATE_STATUS_0_SRAM_SD_STS_INIT_ENUM                       ON
#define PMC_IMPL_PART_AOPG_TCM7_POWER_GATE_STATUS_0_SRAM_SD_STS_OFF                     _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_AOPG_TCM7_POWER_GATE_STATUS_0_SRAM_SD_STS_ON                      _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_AOPG_TCM7_POWER_GATE_STATUS_0_SRAM_SLP_STS_SHIFT                  _MK_SHIFT_CONST(2)
#define PMC_IMPL_PART_AOPG_TCM7_POWER_GATE_STATUS_0_SRAM_SLP_STS_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_PART_AOPG_TCM7_POWER_GATE_STATUS_0_SRAM_SLP_STS_SHIFT)
#define PMC_IMPL_PART_AOPG_TCM7_POWER_GATE_STATUS_0_SRAM_SLP_STS_RANGE                  2:2
#define PMC_IMPL_PART_AOPG_TCM7_POWER_GATE_STATUS_0_SRAM_SLP_STS_WOFFSET                        0x0
#define PMC_IMPL_PART_AOPG_TCM7_POWER_GATE_STATUS_0_SRAM_SLP_STS_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM7_POWER_GATE_STATUS_0_SRAM_SLP_STS_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_TCM7_POWER_GATE_STATUS_0_SRAM_SLP_STS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM7_POWER_GATE_STATUS_0_SRAM_SLP_STS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM7_POWER_GATE_STATUS_0_SRAM_SLP_STS_INIT_ENUM                      OFF
#define PMC_IMPL_PART_AOPG_TCM7_POWER_GATE_STATUS_0_SRAM_SLP_STS_OFF                    _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_AOPG_TCM7_POWER_GATE_STATUS_0_SRAM_SLP_STS_ON                     _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_AOPG_TCM7_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SHIFT                 _MK_SHIFT_CONST(3)
#define PMC_IMPL_PART_AOPG_TCM7_POWER_GATE_STATUS_0_SRAM_DSLP_STS_FIELD                 _MK_FIELD_CONST(0x1, PMC_IMPL_PART_AOPG_TCM7_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SHIFT)
#define PMC_IMPL_PART_AOPG_TCM7_POWER_GATE_STATUS_0_SRAM_DSLP_STS_RANGE                 3:3
#define PMC_IMPL_PART_AOPG_TCM7_POWER_GATE_STATUS_0_SRAM_DSLP_STS_WOFFSET                       0x0
#define PMC_IMPL_PART_AOPG_TCM7_POWER_GATE_STATUS_0_SRAM_DSLP_STS_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM7_POWER_GATE_STATUS_0_SRAM_DSLP_STS_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_TCM7_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM7_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM7_POWER_GATE_STATUS_0_SRAM_DSLP_STS_INIT_ENUM                     OFF
#define PMC_IMPL_PART_AOPG_TCM7_POWER_GATE_STATUS_0_SRAM_DSLP_STS_OFF                   _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_AOPG_TCM7_POWER_GATE_STATUS_0_SRAM_DSLP_STS_ON                    _MK_ENUM_CONST(1)


// Register PMC_IMPL_PART_AOPG_TCM7_CLAMP_CONTROL_0
#define PMC_IMPL_PART_AOPG_TCM7_CLAMP_CONTROL_0                 _MK_ADDR_CONST(0x3e4)
#define PMC_IMPL_PART_AOPG_TCM7_CLAMP_CONTROL_0_SECURE                  0x0
#define PMC_IMPL_PART_AOPG_TCM7_CLAMP_CONTROL_0_SCR                     PG_AOPG_TCM7_SCR_0
#define PMC_IMPL_PART_AOPG_TCM7_CLAMP_CONTROL_0_WORD_COUNT                      0x1
#define PMC_IMPL_PART_AOPG_TCM7_CLAMP_CONTROL_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM7_CLAMP_CONTROL_0_RESET_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_TCM7_CLAMP_CONTROL_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM7_CLAMP_CONTROL_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM7_CLAMP_CONTROL_0_READ_MASK                       _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_TCM7_CLAMP_CONTROL_0_WRITE_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_TCM7_CLAMP_CONTROL_0_CLAMP_SHIFT                     _MK_SHIFT_CONST(0)
#define PMC_IMPL_PART_AOPG_TCM7_CLAMP_CONTROL_0_CLAMP_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_PART_AOPG_TCM7_CLAMP_CONTROL_0_CLAMP_SHIFT)
#define PMC_IMPL_PART_AOPG_TCM7_CLAMP_CONTROL_0_CLAMP_RANGE                     0:0
#define PMC_IMPL_PART_AOPG_TCM7_CLAMP_CONTROL_0_CLAMP_WOFFSET                   0x0
#define PMC_IMPL_PART_AOPG_TCM7_CLAMP_CONTROL_0_CLAMP_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM7_CLAMP_CONTROL_0_CLAMP_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_TCM7_CLAMP_CONTROL_0_CLAMP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM7_CLAMP_CONTROL_0_CLAMP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_TCM7_CLAMP_CONTROL_0_CLAMP_INIT_ENUM                 OFF
#define PMC_IMPL_PART_AOPG_TCM7_CLAMP_CONTROL_0_CLAMP_OFF                       _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_AOPG_TCM7_CLAMP_CONTROL_0_CLAMP_ON                        _MK_ENUM_CONST(1)


// Register PMC_IMPL_PART_AOPG_CACHE_POWER_GATE_CONTROL_0
#define PMC_IMPL_PART_AOPG_CACHE_POWER_GATE_CONTROL_0                   _MK_ADDR_CONST(0x3e8)
#define PMC_IMPL_PART_AOPG_CACHE_POWER_GATE_CONTROL_0_SECURE                    0x0
#define PMC_IMPL_PART_AOPG_CACHE_POWER_GATE_CONTROL_0_SCR                       PG_AOPG_CACHE_SCR_0
#define PMC_IMPL_PART_AOPG_CACHE_POWER_GATE_CONTROL_0_WORD_COUNT                        0x1
#define PMC_IMPL_PART_AOPG_CACHE_POWER_GATE_CONTROL_0_RESET_VAL                         _MK_MASK_CONST(0x80000000)
#define PMC_IMPL_PART_AOPG_CACHE_POWER_GATE_CONTROL_0_RESET_MASK                        _MK_MASK_CONST(0x8000010f)
#define PMC_IMPL_PART_AOPG_CACHE_POWER_GATE_CONTROL_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_CACHE_POWER_GATE_CONTROL_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_CACHE_POWER_GATE_CONTROL_0_READ_MASK                         _MK_MASK_CONST(0x8000010f)
#define PMC_IMPL_PART_AOPG_CACHE_POWER_GATE_CONTROL_0_WRITE_MASK                        _MK_MASK_CONST(0x8000010f)
#define PMC_IMPL_PART_AOPG_CACHE_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SHIFT                 _MK_SHIFT_CONST(0)
#define PMC_IMPL_PART_AOPG_CACHE_POWER_GATE_CONTROL_0_LOGIC_SLEEP_FIELD                 _MK_FIELD_CONST(0x1, PMC_IMPL_PART_AOPG_CACHE_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SHIFT)
#define PMC_IMPL_PART_AOPG_CACHE_POWER_GATE_CONTROL_0_LOGIC_SLEEP_RANGE                 0:0
#define PMC_IMPL_PART_AOPG_CACHE_POWER_GATE_CONTROL_0_LOGIC_SLEEP_WOFFSET                       0x0
#define PMC_IMPL_PART_AOPG_CACHE_POWER_GATE_CONTROL_0_LOGIC_SLEEP_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_CACHE_POWER_GATE_CONTROL_0_LOGIC_SLEEP_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_CACHE_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_CACHE_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_CACHE_POWER_GATE_CONTROL_0_LOGIC_SLEEP_INIT_ENUM                     OFF
#define PMC_IMPL_PART_AOPG_CACHE_POWER_GATE_CONTROL_0_LOGIC_SLEEP_OFF                   _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_AOPG_CACHE_POWER_GATE_CONTROL_0_LOGIC_SLEEP_ON                    _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_AOPG_CACHE_POWER_GATE_CONTROL_0_SRAM_SD_SHIFT                     _MK_SHIFT_CONST(1)
#define PMC_IMPL_PART_AOPG_CACHE_POWER_GATE_CONTROL_0_SRAM_SD_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_PART_AOPG_CACHE_POWER_GATE_CONTROL_0_SRAM_SD_SHIFT)
#define PMC_IMPL_PART_AOPG_CACHE_POWER_GATE_CONTROL_0_SRAM_SD_RANGE                     1:1
#define PMC_IMPL_PART_AOPG_CACHE_POWER_GATE_CONTROL_0_SRAM_SD_WOFFSET                   0x0
#define PMC_IMPL_PART_AOPG_CACHE_POWER_GATE_CONTROL_0_SRAM_SD_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_CACHE_POWER_GATE_CONTROL_0_SRAM_SD_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_CACHE_POWER_GATE_CONTROL_0_SRAM_SD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_CACHE_POWER_GATE_CONTROL_0_SRAM_SD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_CACHE_POWER_GATE_CONTROL_0_SRAM_SD_INIT_ENUM                 OFF
#define PMC_IMPL_PART_AOPG_CACHE_POWER_GATE_CONTROL_0_SRAM_SD_OFF                       _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_AOPG_CACHE_POWER_GATE_CONTROL_0_SRAM_SD_ON                        _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_AOPG_CACHE_POWER_GATE_CONTROL_0_SRAM_SLP_SHIFT                    _MK_SHIFT_CONST(2)
#define PMC_IMPL_PART_AOPG_CACHE_POWER_GATE_CONTROL_0_SRAM_SLP_FIELD                    _MK_FIELD_CONST(0x1, PMC_IMPL_PART_AOPG_CACHE_POWER_GATE_CONTROL_0_SRAM_SLP_SHIFT)
#define PMC_IMPL_PART_AOPG_CACHE_POWER_GATE_CONTROL_0_SRAM_SLP_RANGE                    2:2
#define PMC_IMPL_PART_AOPG_CACHE_POWER_GATE_CONTROL_0_SRAM_SLP_WOFFSET                  0x0
#define PMC_IMPL_PART_AOPG_CACHE_POWER_GATE_CONTROL_0_SRAM_SLP_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_CACHE_POWER_GATE_CONTROL_0_SRAM_SLP_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_CACHE_POWER_GATE_CONTROL_0_SRAM_SLP_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_CACHE_POWER_GATE_CONTROL_0_SRAM_SLP_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_CACHE_POWER_GATE_CONTROL_0_SRAM_SLP_INIT_ENUM                        OFF
#define PMC_IMPL_PART_AOPG_CACHE_POWER_GATE_CONTROL_0_SRAM_SLP_OFF                      _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_AOPG_CACHE_POWER_GATE_CONTROL_0_SRAM_SLP_ON                       _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_AOPG_CACHE_POWER_GATE_CONTROL_0_SRAM_DSLP_SHIFT                   _MK_SHIFT_CONST(3)
#define PMC_IMPL_PART_AOPG_CACHE_POWER_GATE_CONTROL_0_SRAM_DSLP_FIELD                   _MK_FIELD_CONST(0x1, PMC_IMPL_PART_AOPG_CACHE_POWER_GATE_CONTROL_0_SRAM_DSLP_SHIFT)
#define PMC_IMPL_PART_AOPG_CACHE_POWER_GATE_CONTROL_0_SRAM_DSLP_RANGE                   3:3
#define PMC_IMPL_PART_AOPG_CACHE_POWER_GATE_CONTROL_0_SRAM_DSLP_WOFFSET                 0x0
#define PMC_IMPL_PART_AOPG_CACHE_POWER_GATE_CONTROL_0_SRAM_DSLP_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_CACHE_POWER_GATE_CONTROL_0_SRAM_DSLP_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_CACHE_POWER_GATE_CONTROL_0_SRAM_DSLP_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_CACHE_POWER_GATE_CONTROL_0_SRAM_DSLP_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_CACHE_POWER_GATE_CONTROL_0_SRAM_DSLP_INIT_ENUM                       OFF
#define PMC_IMPL_PART_AOPG_CACHE_POWER_GATE_CONTROL_0_SRAM_DSLP_OFF                     _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_AOPG_CACHE_POWER_GATE_CONTROL_0_SRAM_DSLP_ON                      _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_AOPG_CACHE_POWER_GATE_CONTROL_0_START_SHIFT                       _MK_SHIFT_CONST(8)
#define PMC_IMPL_PART_AOPG_CACHE_POWER_GATE_CONTROL_0_START_FIELD                       _MK_FIELD_CONST(0x1, PMC_IMPL_PART_AOPG_CACHE_POWER_GATE_CONTROL_0_START_SHIFT)
#define PMC_IMPL_PART_AOPG_CACHE_POWER_GATE_CONTROL_0_START_RANGE                       8:8
#define PMC_IMPL_PART_AOPG_CACHE_POWER_GATE_CONTROL_0_START_WOFFSET                     0x0
#define PMC_IMPL_PART_AOPG_CACHE_POWER_GATE_CONTROL_0_START_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_CACHE_POWER_GATE_CONTROL_0_START_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_CACHE_POWER_GATE_CONTROL_0_START_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_CACHE_POWER_GATE_CONTROL_0_START_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_CACHE_POWER_GATE_CONTROL_0_START_INIT_ENUM                   DONE
#define PMC_IMPL_PART_AOPG_CACHE_POWER_GATE_CONTROL_0_START_DONE                        _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_AOPG_CACHE_POWER_GATE_CONTROL_0_START_PENDING                     _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_AOPG_CACHE_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SHIFT                 _MK_SHIFT_CONST(31)
#define PMC_IMPL_PART_AOPG_CACHE_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_FIELD                 _MK_FIELD_CONST(0x1, PMC_IMPL_PART_AOPG_CACHE_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SHIFT)
#define PMC_IMPL_PART_AOPG_CACHE_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_RANGE                 31:31
#define PMC_IMPL_PART_AOPG_CACHE_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_WOFFSET                       0x0
#define PMC_IMPL_PART_AOPG_CACHE_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_DEFAULT                       _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_CACHE_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_CACHE_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_CACHE_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_CACHE_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_INIT_ENUM                     ENABLE
#define PMC_IMPL_PART_AOPG_CACHE_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_DISABLE                       _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_AOPG_CACHE_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_ENABLE                        _MK_ENUM_CONST(1)


// Register PMC_IMPL_PART_AOPG_CACHE_POWER_GATE_STATUS_0
#define PMC_IMPL_PART_AOPG_CACHE_POWER_GATE_STATUS_0                    _MK_ADDR_CONST(0x3ec)
#define PMC_IMPL_PART_AOPG_CACHE_POWER_GATE_STATUS_0_SECURE                     0x0
#define PMC_IMPL_PART_AOPG_CACHE_POWER_GATE_STATUS_0_SCR                        PG_AOPG_CACHE_SCR_0
#define PMC_IMPL_PART_AOPG_CACHE_POWER_GATE_STATUS_0_WORD_COUNT                         0x1
#define PMC_IMPL_PART_AOPG_CACHE_POWER_GATE_STATUS_0_RESET_VAL                  _MK_MASK_CONST(0x2)
#define PMC_IMPL_PART_AOPG_CACHE_POWER_GATE_STATUS_0_RESET_MASK                         _MK_MASK_CONST(0xf)
#define PMC_IMPL_PART_AOPG_CACHE_POWER_GATE_STATUS_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_CACHE_POWER_GATE_STATUS_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_CACHE_POWER_GATE_STATUS_0_READ_MASK                  _MK_MASK_CONST(0xf)
#define PMC_IMPL_PART_AOPG_CACHE_POWER_GATE_STATUS_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_CACHE_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SHIFT                      _MK_SHIFT_CONST(0)
#define PMC_IMPL_PART_AOPG_CACHE_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_FIELD                      _MK_FIELD_CONST(0x1, PMC_IMPL_PART_AOPG_CACHE_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SHIFT)
#define PMC_IMPL_PART_AOPG_CACHE_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_RANGE                      0:0
#define PMC_IMPL_PART_AOPG_CACHE_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_WOFFSET                    0x0
#define PMC_IMPL_PART_AOPG_CACHE_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_CACHE_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_CACHE_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_CACHE_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_CACHE_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_INIT_ENUM                  OFF
#define PMC_IMPL_PART_AOPG_CACHE_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_OFF                        _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_AOPG_CACHE_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_ON                 _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_AOPG_CACHE_POWER_GATE_STATUS_0_SRAM_SD_STS_SHIFT                  _MK_SHIFT_CONST(1)
#define PMC_IMPL_PART_AOPG_CACHE_POWER_GATE_STATUS_0_SRAM_SD_STS_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_PART_AOPG_CACHE_POWER_GATE_STATUS_0_SRAM_SD_STS_SHIFT)
#define PMC_IMPL_PART_AOPG_CACHE_POWER_GATE_STATUS_0_SRAM_SD_STS_RANGE                  1:1
#define PMC_IMPL_PART_AOPG_CACHE_POWER_GATE_STATUS_0_SRAM_SD_STS_WOFFSET                        0x0
#define PMC_IMPL_PART_AOPG_CACHE_POWER_GATE_STATUS_0_SRAM_SD_STS_DEFAULT                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_CACHE_POWER_GATE_STATUS_0_SRAM_SD_STS_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_CACHE_POWER_GATE_STATUS_0_SRAM_SD_STS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_CACHE_POWER_GATE_STATUS_0_SRAM_SD_STS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_CACHE_POWER_GATE_STATUS_0_SRAM_SD_STS_INIT_ENUM                      ON
#define PMC_IMPL_PART_AOPG_CACHE_POWER_GATE_STATUS_0_SRAM_SD_STS_OFF                    _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_AOPG_CACHE_POWER_GATE_STATUS_0_SRAM_SD_STS_ON                     _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_AOPG_CACHE_POWER_GATE_STATUS_0_SRAM_SLP_STS_SHIFT                 _MK_SHIFT_CONST(2)
#define PMC_IMPL_PART_AOPG_CACHE_POWER_GATE_STATUS_0_SRAM_SLP_STS_FIELD                 _MK_FIELD_CONST(0x1, PMC_IMPL_PART_AOPG_CACHE_POWER_GATE_STATUS_0_SRAM_SLP_STS_SHIFT)
#define PMC_IMPL_PART_AOPG_CACHE_POWER_GATE_STATUS_0_SRAM_SLP_STS_RANGE                 2:2
#define PMC_IMPL_PART_AOPG_CACHE_POWER_GATE_STATUS_0_SRAM_SLP_STS_WOFFSET                       0x0
#define PMC_IMPL_PART_AOPG_CACHE_POWER_GATE_STATUS_0_SRAM_SLP_STS_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_CACHE_POWER_GATE_STATUS_0_SRAM_SLP_STS_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_CACHE_POWER_GATE_STATUS_0_SRAM_SLP_STS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_CACHE_POWER_GATE_STATUS_0_SRAM_SLP_STS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_CACHE_POWER_GATE_STATUS_0_SRAM_SLP_STS_INIT_ENUM                     OFF
#define PMC_IMPL_PART_AOPG_CACHE_POWER_GATE_STATUS_0_SRAM_SLP_STS_OFF                   _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_AOPG_CACHE_POWER_GATE_STATUS_0_SRAM_SLP_STS_ON                    _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_AOPG_CACHE_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SHIFT                        _MK_SHIFT_CONST(3)
#define PMC_IMPL_PART_AOPG_CACHE_POWER_GATE_STATUS_0_SRAM_DSLP_STS_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_PART_AOPG_CACHE_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SHIFT)
#define PMC_IMPL_PART_AOPG_CACHE_POWER_GATE_STATUS_0_SRAM_DSLP_STS_RANGE                        3:3
#define PMC_IMPL_PART_AOPG_CACHE_POWER_GATE_STATUS_0_SRAM_DSLP_STS_WOFFSET                      0x0
#define PMC_IMPL_PART_AOPG_CACHE_POWER_GATE_STATUS_0_SRAM_DSLP_STS_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_CACHE_POWER_GATE_STATUS_0_SRAM_DSLP_STS_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_CACHE_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_CACHE_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_CACHE_POWER_GATE_STATUS_0_SRAM_DSLP_STS_INIT_ENUM                    OFF
#define PMC_IMPL_PART_AOPG_CACHE_POWER_GATE_STATUS_0_SRAM_DSLP_STS_OFF                  _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_AOPG_CACHE_POWER_GATE_STATUS_0_SRAM_DSLP_STS_ON                   _MK_ENUM_CONST(1)


// Register PMC_IMPL_PART_AOPG_CACHE_CLAMP_CONTROL_0
#define PMC_IMPL_PART_AOPG_CACHE_CLAMP_CONTROL_0                        _MK_ADDR_CONST(0x3f0)
#define PMC_IMPL_PART_AOPG_CACHE_CLAMP_CONTROL_0_SECURE                         0x0
#define PMC_IMPL_PART_AOPG_CACHE_CLAMP_CONTROL_0_SCR                    PG_AOPG_CACHE_SCR_0
#define PMC_IMPL_PART_AOPG_CACHE_CLAMP_CONTROL_0_WORD_COUNT                     0x1
#define PMC_IMPL_PART_AOPG_CACHE_CLAMP_CONTROL_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_CACHE_CLAMP_CONTROL_0_RESET_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_CACHE_CLAMP_CONTROL_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_CACHE_CLAMP_CONTROL_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_CACHE_CLAMP_CONTROL_0_READ_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_CACHE_CLAMP_CONTROL_0_WRITE_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_CACHE_CLAMP_CONTROL_0_CLAMP_SHIFT                    _MK_SHIFT_CONST(0)
#define PMC_IMPL_PART_AOPG_CACHE_CLAMP_CONTROL_0_CLAMP_FIELD                    _MK_FIELD_CONST(0x1, PMC_IMPL_PART_AOPG_CACHE_CLAMP_CONTROL_0_CLAMP_SHIFT)
#define PMC_IMPL_PART_AOPG_CACHE_CLAMP_CONTROL_0_CLAMP_RANGE                    0:0
#define PMC_IMPL_PART_AOPG_CACHE_CLAMP_CONTROL_0_CLAMP_WOFFSET                  0x0
#define PMC_IMPL_PART_AOPG_CACHE_CLAMP_CONTROL_0_CLAMP_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_CACHE_CLAMP_CONTROL_0_CLAMP_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_CACHE_CLAMP_CONTROL_0_CLAMP_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_CACHE_CLAMP_CONTROL_0_CLAMP_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_CACHE_CLAMP_CONTROL_0_CLAMP_INIT_ENUM                        OFF
#define PMC_IMPL_PART_AOPG_CACHE_CLAMP_CONTROL_0_CLAMP_OFF                      _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_AOPG_CACHE_CLAMP_CONTROL_0_CLAMP_ON                       _MK_ENUM_CONST(1)


// Register PMC_IMPL_PART_AOPG_CAN0_POWER_GATE_CONTROL_0
#define PMC_IMPL_PART_AOPG_CAN0_POWER_GATE_CONTROL_0                    _MK_ADDR_CONST(0x3f4)
#define PMC_IMPL_PART_AOPG_CAN0_POWER_GATE_CONTROL_0_SECURE                     0x0
#define PMC_IMPL_PART_AOPG_CAN0_POWER_GATE_CONTROL_0_SCR                        PG_AOPG_CAN0_SCR_0
#define PMC_IMPL_PART_AOPG_CAN0_POWER_GATE_CONTROL_0_WORD_COUNT                         0x1
#define PMC_IMPL_PART_AOPG_CAN0_POWER_GATE_CONTROL_0_RESET_VAL                  _MK_MASK_CONST(0x80000000)
#define PMC_IMPL_PART_AOPG_CAN0_POWER_GATE_CONTROL_0_RESET_MASK                         _MK_MASK_CONST(0x8000010f)
#define PMC_IMPL_PART_AOPG_CAN0_POWER_GATE_CONTROL_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_CAN0_POWER_GATE_CONTROL_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_CAN0_POWER_GATE_CONTROL_0_READ_MASK                  _MK_MASK_CONST(0x8000010f)
#define PMC_IMPL_PART_AOPG_CAN0_POWER_GATE_CONTROL_0_WRITE_MASK                         _MK_MASK_CONST(0x8000010f)
#define PMC_IMPL_PART_AOPG_CAN0_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SHIFT                  _MK_SHIFT_CONST(0)
#define PMC_IMPL_PART_AOPG_CAN0_POWER_GATE_CONTROL_0_LOGIC_SLEEP_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_PART_AOPG_CAN0_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SHIFT)
#define PMC_IMPL_PART_AOPG_CAN0_POWER_GATE_CONTROL_0_LOGIC_SLEEP_RANGE                  0:0
#define PMC_IMPL_PART_AOPG_CAN0_POWER_GATE_CONTROL_0_LOGIC_SLEEP_WOFFSET                        0x0
#define PMC_IMPL_PART_AOPG_CAN0_POWER_GATE_CONTROL_0_LOGIC_SLEEP_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_CAN0_POWER_GATE_CONTROL_0_LOGIC_SLEEP_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_CAN0_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_CAN0_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_CAN0_POWER_GATE_CONTROL_0_LOGIC_SLEEP_INIT_ENUM                      OFF
#define PMC_IMPL_PART_AOPG_CAN0_POWER_GATE_CONTROL_0_LOGIC_SLEEP_OFF                    _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_AOPG_CAN0_POWER_GATE_CONTROL_0_LOGIC_SLEEP_ON                     _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_AOPG_CAN0_POWER_GATE_CONTROL_0_SRAM_SD_SHIFT                      _MK_SHIFT_CONST(1)
#define PMC_IMPL_PART_AOPG_CAN0_POWER_GATE_CONTROL_0_SRAM_SD_FIELD                      _MK_FIELD_CONST(0x1, PMC_IMPL_PART_AOPG_CAN0_POWER_GATE_CONTROL_0_SRAM_SD_SHIFT)
#define PMC_IMPL_PART_AOPG_CAN0_POWER_GATE_CONTROL_0_SRAM_SD_RANGE                      1:1
#define PMC_IMPL_PART_AOPG_CAN0_POWER_GATE_CONTROL_0_SRAM_SD_WOFFSET                    0x0
#define PMC_IMPL_PART_AOPG_CAN0_POWER_GATE_CONTROL_0_SRAM_SD_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_CAN0_POWER_GATE_CONTROL_0_SRAM_SD_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_CAN0_POWER_GATE_CONTROL_0_SRAM_SD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_CAN0_POWER_GATE_CONTROL_0_SRAM_SD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_CAN0_POWER_GATE_CONTROL_0_SRAM_SD_INIT_ENUM                  OFF
#define PMC_IMPL_PART_AOPG_CAN0_POWER_GATE_CONTROL_0_SRAM_SD_OFF                        _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_AOPG_CAN0_POWER_GATE_CONTROL_0_SRAM_SD_ON                 _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_AOPG_CAN0_POWER_GATE_CONTROL_0_SRAM_SLP_SHIFT                     _MK_SHIFT_CONST(2)
#define PMC_IMPL_PART_AOPG_CAN0_POWER_GATE_CONTROL_0_SRAM_SLP_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_PART_AOPG_CAN0_POWER_GATE_CONTROL_0_SRAM_SLP_SHIFT)
#define PMC_IMPL_PART_AOPG_CAN0_POWER_GATE_CONTROL_0_SRAM_SLP_RANGE                     2:2
#define PMC_IMPL_PART_AOPG_CAN0_POWER_GATE_CONTROL_0_SRAM_SLP_WOFFSET                   0x0
#define PMC_IMPL_PART_AOPG_CAN0_POWER_GATE_CONTROL_0_SRAM_SLP_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_CAN0_POWER_GATE_CONTROL_0_SRAM_SLP_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_CAN0_POWER_GATE_CONTROL_0_SRAM_SLP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_CAN0_POWER_GATE_CONTROL_0_SRAM_SLP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_CAN0_POWER_GATE_CONTROL_0_SRAM_SLP_INIT_ENUM                 OFF
#define PMC_IMPL_PART_AOPG_CAN0_POWER_GATE_CONTROL_0_SRAM_SLP_OFF                       _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_AOPG_CAN0_POWER_GATE_CONTROL_0_SRAM_SLP_ON                        _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_AOPG_CAN0_POWER_GATE_CONTROL_0_SRAM_DSLP_SHIFT                    _MK_SHIFT_CONST(3)
#define PMC_IMPL_PART_AOPG_CAN0_POWER_GATE_CONTROL_0_SRAM_DSLP_FIELD                    _MK_FIELD_CONST(0x1, PMC_IMPL_PART_AOPG_CAN0_POWER_GATE_CONTROL_0_SRAM_DSLP_SHIFT)
#define PMC_IMPL_PART_AOPG_CAN0_POWER_GATE_CONTROL_0_SRAM_DSLP_RANGE                    3:3
#define PMC_IMPL_PART_AOPG_CAN0_POWER_GATE_CONTROL_0_SRAM_DSLP_WOFFSET                  0x0
#define PMC_IMPL_PART_AOPG_CAN0_POWER_GATE_CONTROL_0_SRAM_DSLP_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_CAN0_POWER_GATE_CONTROL_0_SRAM_DSLP_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_CAN0_POWER_GATE_CONTROL_0_SRAM_DSLP_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_CAN0_POWER_GATE_CONTROL_0_SRAM_DSLP_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_CAN0_POWER_GATE_CONTROL_0_SRAM_DSLP_INIT_ENUM                        OFF
#define PMC_IMPL_PART_AOPG_CAN0_POWER_GATE_CONTROL_0_SRAM_DSLP_OFF                      _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_AOPG_CAN0_POWER_GATE_CONTROL_0_SRAM_DSLP_ON                       _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_AOPG_CAN0_POWER_GATE_CONTROL_0_START_SHIFT                        _MK_SHIFT_CONST(8)
#define PMC_IMPL_PART_AOPG_CAN0_POWER_GATE_CONTROL_0_START_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_PART_AOPG_CAN0_POWER_GATE_CONTROL_0_START_SHIFT)
#define PMC_IMPL_PART_AOPG_CAN0_POWER_GATE_CONTROL_0_START_RANGE                        8:8
#define PMC_IMPL_PART_AOPG_CAN0_POWER_GATE_CONTROL_0_START_WOFFSET                      0x0
#define PMC_IMPL_PART_AOPG_CAN0_POWER_GATE_CONTROL_0_START_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_CAN0_POWER_GATE_CONTROL_0_START_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_CAN0_POWER_GATE_CONTROL_0_START_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_CAN0_POWER_GATE_CONTROL_0_START_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_CAN0_POWER_GATE_CONTROL_0_START_INIT_ENUM                    DONE
#define PMC_IMPL_PART_AOPG_CAN0_POWER_GATE_CONTROL_0_START_DONE                 _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_AOPG_CAN0_POWER_GATE_CONTROL_0_START_PENDING                      _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_AOPG_CAN0_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SHIFT                  _MK_SHIFT_CONST(31)
#define PMC_IMPL_PART_AOPG_CAN0_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_PART_AOPG_CAN0_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SHIFT)
#define PMC_IMPL_PART_AOPG_CAN0_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_RANGE                  31:31
#define PMC_IMPL_PART_AOPG_CAN0_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_WOFFSET                        0x0
#define PMC_IMPL_PART_AOPG_CAN0_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_DEFAULT                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_CAN0_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_CAN0_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_CAN0_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_CAN0_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_INIT_ENUM                      ENABLE
#define PMC_IMPL_PART_AOPG_CAN0_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_DISABLE                        _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_AOPG_CAN0_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_ENABLE                 _MK_ENUM_CONST(1)


// Register PMC_IMPL_PART_AOPG_CAN0_POWER_GATE_STATUS_0
#define PMC_IMPL_PART_AOPG_CAN0_POWER_GATE_STATUS_0                     _MK_ADDR_CONST(0x3f8)
#define PMC_IMPL_PART_AOPG_CAN0_POWER_GATE_STATUS_0_SECURE                      0x0
#define PMC_IMPL_PART_AOPG_CAN0_POWER_GATE_STATUS_0_SCR                         PG_AOPG_CAN0_SCR_0
#define PMC_IMPL_PART_AOPG_CAN0_POWER_GATE_STATUS_0_WORD_COUNT                  0x1
#define PMC_IMPL_PART_AOPG_CAN0_POWER_GATE_STATUS_0_RESET_VAL                   _MK_MASK_CONST(0x2)
#define PMC_IMPL_PART_AOPG_CAN0_POWER_GATE_STATUS_0_RESET_MASK                  _MK_MASK_CONST(0xf)
#define PMC_IMPL_PART_AOPG_CAN0_POWER_GATE_STATUS_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_CAN0_POWER_GATE_STATUS_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_CAN0_POWER_GATE_STATUS_0_READ_MASK                   _MK_MASK_CONST(0xf)
#define PMC_IMPL_PART_AOPG_CAN0_POWER_GATE_STATUS_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_CAN0_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SHIFT                       _MK_SHIFT_CONST(0)
#define PMC_IMPL_PART_AOPG_CAN0_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_FIELD                       _MK_FIELD_CONST(0x1, PMC_IMPL_PART_AOPG_CAN0_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SHIFT)
#define PMC_IMPL_PART_AOPG_CAN0_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_RANGE                       0:0
#define PMC_IMPL_PART_AOPG_CAN0_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_WOFFSET                     0x0
#define PMC_IMPL_PART_AOPG_CAN0_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_CAN0_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_CAN0_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_CAN0_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_CAN0_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_INIT_ENUM                   OFF
#define PMC_IMPL_PART_AOPG_CAN0_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_OFF                 _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_AOPG_CAN0_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_ON                  _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_AOPG_CAN0_POWER_GATE_STATUS_0_SRAM_SD_STS_SHIFT                   _MK_SHIFT_CONST(1)
#define PMC_IMPL_PART_AOPG_CAN0_POWER_GATE_STATUS_0_SRAM_SD_STS_FIELD                   _MK_FIELD_CONST(0x1, PMC_IMPL_PART_AOPG_CAN0_POWER_GATE_STATUS_0_SRAM_SD_STS_SHIFT)
#define PMC_IMPL_PART_AOPG_CAN0_POWER_GATE_STATUS_0_SRAM_SD_STS_RANGE                   1:1
#define PMC_IMPL_PART_AOPG_CAN0_POWER_GATE_STATUS_0_SRAM_SD_STS_WOFFSET                 0x0
#define PMC_IMPL_PART_AOPG_CAN0_POWER_GATE_STATUS_0_SRAM_SD_STS_DEFAULT                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_CAN0_POWER_GATE_STATUS_0_SRAM_SD_STS_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_CAN0_POWER_GATE_STATUS_0_SRAM_SD_STS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_CAN0_POWER_GATE_STATUS_0_SRAM_SD_STS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_CAN0_POWER_GATE_STATUS_0_SRAM_SD_STS_INIT_ENUM                       ON
#define PMC_IMPL_PART_AOPG_CAN0_POWER_GATE_STATUS_0_SRAM_SD_STS_OFF                     _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_AOPG_CAN0_POWER_GATE_STATUS_0_SRAM_SD_STS_ON                      _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_AOPG_CAN0_POWER_GATE_STATUS_0_SRAM_SLP_STS_SHIFT                  _MK_SHIFT_CONST(2)
#define PMC_IMPL_PART_AOPG_CAN0_POWER_GATE_STATUS_0_SRAM_SLP_STS_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_PART_AOPG_CAN0_POWER_GATE_STATUS_0_SRAM_SLP_STS_SHIFT)
#define PMC_IMPL_PART_AOPG_CAN0_POWER_GATE_STATUS_0_SRAM_SLP_STS_RANGE                  2:2
#define PMC_IMPL_PART_AOPG_CAN0_POWER_GATE_STATUS_0_SRAM_SLP_STS_WOFFSET                        0x0
#define PMC_IMPL_PART_AOPG_CAN0_POWER_GATE_STATUS_0_SRAM_SLP_STS_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_CAN0_POWER_GATE_STATUS_0_SRAM_SLP_STS_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_CAN0_POWER_GATE_STATUS_0_SRAM_SLP_STS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_CAN0_POWER_GATE_STATUS_0_SRAM_SLP_STS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_CAN0_POWER_GATE_STATUS_0_SRAM_SLP_STS_INIT_ENUM                      OFF
#define PMC_IMPL_PART_AOPG_CAN0_POWER_GATE_STATUS_0_SRAM_SLP_STS_OFF                    _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_AOPG_CAN0_POWER_GATE_STATUS_0_SRAM_SLP_STS_ON                     _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_AOPG_CAN0_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SHIFT                 _MK_SHIFT_CONST(3)
#define PMC_IMPL_PART_AOPG_CAN0_POWER_GATE_STATUS_0_SRAM_DSLP_STS_FIELD                 _MK_FIELD_CONST(0x1, PMC_IMPL_PART_AOPG_CAN0_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SHIFT)
#define PMC_IMPL_PART_AOPG_CAN0_POWER_GATE_STATUS_0_SRAM_DSLP_STS_RANGE                 3:3
#define PMC_IMPL_PART_AOPG_CAN0_POWER_GATE_STATUS_0_SRAM_DSLP_STS_WOFFSET                       0x0
#define PMC_IMPL_PART_AOPG_CAN0_POWER_GATE_STATUS_0_SRAM_DSLP_STS_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_CAN0_POWER_GATE_STATUS_0_SRAM_DSLP_STS_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_CAN0_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_CAN0_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_CAN0_POWER_GATE_STATUS_0_SRAM_DSLP_STS_INIT_ENUM                     OFF
#define PMC_IMPL_PART_AOPG_CAN0_POWER_GATE_STATUS_0_SRAM_DSLP_STS_OFF                   _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_AOPG_CAN0_POWER_GATE_STATUS_0_SRAM_DSLP_STS_ON                    _MK_ENUM_CONST(1)


// Register PMC_IMPL_PART_AOPG_CAN0_CLAMP_CONTROL_0
#define PMC_IMPL_PART_AOPG_CAN0_CLAMP_CONTROL_0                 _MK_ADDR_CONST(0x3fc)
#define PMC_IMPL_PART_AOPG_CAN0_CLAMP_CONTROL_0_SECURE                  0x0
#define PMC_IMPL_PART_AOPG_CAN0_CLAMP_CONTROL_0_SCR                     PG_AOPG_CAN0_SCR_0
#define PMC_IMPL_PART_AOPG_CAN0_CLAMP_CONTROL_0_WORD_COUNT                      0x1
#define PMC_IMPL_PART_AOPG_CAN0_CLAMP_CONTROL_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_CAN0_CLAMP_CONTROL_0_RESET_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_CAN0_CLAMP_CONTROL_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_CAN0_CLAMP_CONTROL_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_CAN0_CLAMP_CONTROL_0_READ_MASK                       _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_CAN0_CLAMP_CONTROL_0_WRITE_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_CAN0_CLAMP_CONTROL_0_CLAMP_SHIFT                     _MK_SHIFT_CONST(0)
#define PMC_IMPL_PART_AOPG_CAN0_CLAMP_CONTROL_0_CLAMP_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_PART_AOPG_CAN0_CLAMP_CONTROL_0_CLAMP_SHIFT)
#define PMC_IMPL_PART_AOPG_CAN0_CLAMP_CONTROL_0_CLAMP_RANGE                     0:0
#define PMC_IMPL_PART_AOPG_CAN0_CLAMP_CONTROL_0_CLAMP_WOFFSET                   0x0
#define PMC_IMPL_PART_AOPG_CAN0_CLAMP_CONTROL_0_CLAMP_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_CAN0_CLAMP_CONTROL_0_CLAMP_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_CAN0_CLAMP_CONTROL_0_CLAMP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_CAN0_CLAMP_CONTROL_0_CLAMP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_CAN0_CLAMP_CONTROL_0_CLAMP_INIT_ENUM                 OFF
#define PMC_IMPL_PART_AOPG_CAN0_CLAMP_CONTROL_0_CLAMP_OFF                       _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_AOPG_CAN0_CLAMP_CONTROL_0_CLAMP_ON                        _MK_ENUM_CONST(1)


// Register PMC_IMPL_PART_AOPG_CAN1_POWER_GATE_CONTROL_0
#define PMC_IMPL_PART_AOPG_CAN1_POWER_GATE_CONTROL_0                    _MK_ADDR_CONST(0x400)
#define PMC_IMPL_PART_AOPG_CAN1_POWER_GATE_CONTROL_0_SECURE                     0x0
#define PMC_IMPL_PART_AOPG_CAN1_POWER_GATE_CONTROL_0_SCR                        PG_AOPG_CAN1_SCR_0
#define PMC_IMPL_PART_AOPG_CAN1_POWER_GATE_CONTROL_0_WORD_COUNT                         0x1
#define PMC_IMPL_PART_AOPG_CAN1_POWER_GATE_CONTROL_0_RESET_VAL                  _MK_MASK_CONST(0x80000000)
#define PMC_IMPL_PART_AOPG_CAN1_POWER_GATE_CONTROL_0_RESET_MASK                         _MK_MASK_CONST(0x8000010f)
#define PMC_IMPL_PART_AOPG_CAN1_POWER_GATE_CONTROL_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_CAN1_POWER_GATE_CONTROL_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_CAN1_POWER_GATE_CONTROL_0_READ_MASK                  _MK_MASK_CONST(0x8000010f)
#define PMC_IMPL_PART_AOPG_CAN1_POWER_GATE_CONTROL_0_WRITE_MASK                         _MK_MASK_CONST(0x8000010f)
#define PMC_IMPL_PART_AOPG_CAN1_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SHIFT                  _MK_SHIFT_CONST(0)
#define PMC_IMPL_PART_AOPG_CAN1_POWER_GATE_CONTROL_0_LOGIC_SLEEP_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_PART_AOPG_CAN1_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SHIFT)
#define PMC_IMPL_PART_AOPG_CAN1_POWER_GATE_CONTROL_0_LOGIC_SLEEP_RANGE                  0:0
#define PMC_IMPL_PART_AOPG_CAN1_POWER_GATE_CONTROL_0_LOGIC_SLEEP_WOFFSET                        0x0
#define PMC_IMPL_PART_AOPG_CAN1_POWER_GATE_CONTROL_0_LOGIC_SLEEP_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_CAN1_POWER_GATE_CONTROL_0_LOGIC_SLEEP_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_CAN1_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_CAN1_POWER_GATE_CONTROL_0_LOGIC_SLEEP_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_CAN1_POWER_GATE_CONTROL_0_LOGIC_SLEEP_INIT_ENUM                      OFF
#define PMC_IMPL_PART_AOPG_CAN1_POWER_GATE_CONTROL_0_LOGIC_SLEEP_OFF                    _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_AOPG_CAN1_POWER_GATE_CONTROL_0_LOGIC_SLEEP_ON                     _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_AOPG_CAN1_POWER_GATE_CONTROL_0_SRAM_SD_SHIFT                      _MK_SHIFT_CONST(1)
#define PMC_IMPL_PART_AOPG_CAN1_POWER_GATE_CONTROL_0_SRAM_SD_FIELD                      _MK_FIELD_CONST(0x1, PMC_IMPL_PART_AOPG_CAN1_POWER_GATE_CONTROL_0_SRAM_SD_SHIFT)
#define PMC_IMPL_PART_AOPG_CAN1_POWER_GATE_CONTROL_0_SRAM_SD_RANGE                      1:1
#define PMC_IMPL_PART_AOPG_CAN1_POWER_GATE_CONTROL_0_SRAM_SD_WOFFSET                    0x0
#define PMC_IMPL_PART_AOPG_CAN1_POWER_GATE_CONTROL_0_SRAM_SD_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_CAN1_POWER_GATE_CONTROL_0_SRAM_SD_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_CAN1_POWER_GATE_CONTROL_0_SRAM_SD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_CAN1_POWER_GATE_CONTROL_0_SRAM_SD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_CAN1_POWER_GATE_CONTROL_0_SRAM_SD_INIT_ENUM                  OFF
#define PMC_IMPL_PART_AOPG_CAN1_POWER_GATE_CONTROL_0_SRAM_SD_OFF                        _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_AOPG_CAN1_POWER_GATE_CONTROL_0_SRAM_SD_ON                 _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_AOPG_CAN1_POWER_GATE_CONTROL_0_SRAM_SLP_SHIFT                     _MK_SHIFT_CONST(2)
#define PMC_IMPL_PART_AOPG_CAN1_POWER_GATE_CONTROL_0_SRAM_SLP_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_PART_AOPG_CAN1_POWER_GATE_CONTROL_0_SRAM_SLP_SHIFT)
#define PMC_IMPL_PART_AOPG_CAN1_POWER_GATE_CONTROL_0_SRAM_SLP_RANGE                     2:2
#define PMC_IMPL_PART_AOPG_CAN1_POWER_GATE_CONTROL_0_SRAM_SLP_WOFFSET                   0x0
#define PMC_IMPL_PART_AOPG_CAN1_POWER_GATE_CONTROL_0_SRAM_SLP_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_CAN1_POWER_GATE_CONTROL_0_SRAM_SLP_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_CAN1_POWER_GATE_CONTROL_0_SRAM_SLP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_CAN1_POWER_GATE_CONTROL_0_SRAM_SLP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_CAN1_POWER_GATE_CONTROL_0_SRAM_SLP_INIT_ENUM                 OFF
#define PMC_IMPL_PART_AOPG_CAN1_POWER_GATE_CONTROL_0_SRAM_SLP_OFF                       _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_AOPG_CAN1_POWER_GATE_CONTROL_0_SRAM_SLP_ON                        _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_AOPG_CAN1_POWER_GATE_CONTROL_0_SRAM_DSLP_SHIFT                    _MK_SHIFT_CONST(3)
#define PMC_IMPL_PART_AOPG_CAN1_POWER_GATE_CONTROL_0_SRAM_DSLP_FIELD                    _MK_FIELD_CONST(0x1, PMC_IMPL_PART_AOPG_CAN1_POWER_GATE_CONTROL_0_SRAM_DSLP_SHIFT)
#define PMC_IMPL_PART_AOPG_CAN1_POWER_GATE_CONTROL_0_SRAM_DSLP_RANGE                    3:3
#define PMC_IMPL_PART_AOPG_CAN1_POWER_GATE_CONTROL_0_SRAM_DSLP_WOFFSET                  0x0
#define PMC_IMPL_PART_AOPG_CAN1_POWER_GATE_CONTROL_0_SRAM_DSLP_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_CAN1_POWER_GATE_CONTROL_0_SRAM_DSLP_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_CAN1_POWER_GATE_CONTROL_0_SRAM_DSLP_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_CAN1_POWER_GATE_CONTROL_0_SRAM_DSLP_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_CAN1_POWER_GATE_CONTROL_0_SRAM_DSLP_INIT_ENUM                        OFF
#define PMC_IMPL_PART_AOPG_CAN1_POWER_GATE_CONTROL_0_SRAM_DSLP_OFF                      _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_AOPG_CAN1_POWER_GATE_CONTROL_0_SRAM_DSLP_ON                       _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_AOPG_CAN1_POWER_GATE_CONTROL_0_START_SHIFT                        _MK_SHIFT_CONST(8)
#define PMC_IMPL_PART_AOPG_CAN1_POWER_GATE_CONTROL_0_START_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_PART_AOPG_CAN1_POWER_GATE_CONTROL_0_START_SHIFT)
#define PMC_IMPL_PART_AOPG_CAN1_POWER_GATE_CONTROL_0_START_RANGE                        8:8
#define PMC_IMPL_PART_AOPG_CAN1_POWER_GATE_CONTROL_0_START_WOFFSET                      0x0
#define PMC_IMPL_PART_AOPG_CAN1_POWER_GATE_CONTROL_0_START_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_CAN1_POWER_GATE_CONTROL_0_START_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_CAN1_POWER_GATE_CONTROL_0_START_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_CAN1_POWER_GATE_CONTROL_0_START_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_CAN1_POWER_GATE_CONTROL_0_START_INIT_ENUM                    DONE
#define PMC_IMPL_PART_AOPG_CAN1_POWER_GATE_CONTROL_0_START_DONE                 _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_AOPG_CAN1_POWER_GATE_CONTROL_0_START_PENDING                      _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_AOPG_CAN1_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SHIFT                  _MK_SHIFT_CONST(31)
#define PMC_IMPL_PART_AOPG_CAN1_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_PART_AOPG_CAN1_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SHIFT)
#define PMC_IMPL_PART_AOPG_CAN1_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_RANGE                  31:31
#define PMC_IMPL_PART_AOPG_CAN1_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_WOFFSET                        0x0
#define PMC_IMPL_PART_AOPG_CAN1_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_DEFAULT                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_CAN1_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_CAN1_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_CAN1_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_CAN1_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_INIT_ENUM                      ENABLE
#define PMC_IMPL_PART_AOPG_CAN1_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_DISABLE                        _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_AOPG_CAN1_POWER_GATE_CONTROL_0_INTER_PART_DELAY_EN_ENABLE                 _MK_ENUM_CONST(1)


// Register PMC_IMPL_PART_AOPG_CAN1_POWER_GATE_STATUS_0
#define PMC_IMPL_PART_AOPG_CAN1_POWER_GATE_STATUS_0                     _MK_ADDR_CONST(0x404)
#define PMC_IMPL_PART_AOPG_CAN1_POWER_GATE_STATUS_0_SECURE                      0x0
#define PMC_IMPL_PART_AOPG_CAN1_POWER_GATE_STATUS_0_SCR                         PG_AOPG_CAN1_SCR_0
#define PMC_IMPL_PART_AOPG_CAN1_POWER_GATE_STATUS_0_WORD_COUNT                  0x1
#define PMC_IMPL_PART_AOPG_CAN1_POWER_GATE_STATUS_0_RESET_VAL                   _MK_MASK_CONST(0x2)
#define PMC_IMPL_PART_AOPG_CAN1_POWER_GATE_STATUS_0_RESET_MASK                  _MK_MASK_CONST(0xf)
#define PMC_IMPL_PART_AOPG_CAN1_POWER_GATE_STATUS_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_CAN1_POWER_GATE_STATUS_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_CAN1_POWER_GATE_STATUS_0_READ_MASK                   _MK_MASK_CONST(0xf)
#define PMC_IMPL_PART_AOPG_CAN1_POWER_GATE_STATUS_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_CAN1_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SHIFT                       _MK_SHIFT_CONST(0)
#define PMC_IMPL_PART_AOPG_CAN1_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_FIELD                       _MK_FIELD_CONST(0x1, PMC_IMPL_PART_AOPG_CAN1_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SHIFT)
#define PMC_IMPL_PART_AOPG_CAN1_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_RANGE                       0:0
#define PMC_IMPL_PART_AOPG_CAN1_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_WOFFSET                     0x0
#define PMC_IMPL_PART_AOPG_CAN1_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_CAN1_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_CAN1_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_CAN1_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_CAN1_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_INIT_ENUM                   OFF
#define PMC_IMPL_PART_AOPG_CAN1_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_OFF                 _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_AOPG_CAN1_POWER_GATE_STATUS_0_LOGIC_SLEEP_STS_ON                  _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_AOPG_CAN1_POWER_GATE_STATUS_0_SRAM_SD_STS_SHIFT                   _MK_SHIFT_CONST(1)
#define PMC_IMPL_PART_AOPG_CAN1_POWER_GATE_STATUS_0_SRAM_SD_STS_FIELD                   _MK_FIELD_CONST(0x1, PMC_IMPL_PART_AOPG_CAN1_POWER_GATE_STATUS_0_SRAM_SD_STS_SHIFT)
#define PMC_IMPL_PART_AOPG_CAN1_POWER_GATE_STATUS_0_SRAM_SD_STS_RANGE                   1:1
#define PMC_IMPL_PART_AOPG_CAN1_POWER_GATE_STATUS_0_SRAM_SD_STS_WOFFSET                 0x0
#define PMC_IMPL_PART_AOPG_CAN1_POWER_GATE_STATUS_0_SRAM_SD_STS_DEFAULT                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_CAN1_POWER_GATE_STATUS_0_SRAM_SD_STS_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_CAN1_POWER_GATE_STATUS_0_SRAM_SD_STS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_CAN1_POWER_GATE_STATUS_0_SRAM_SD_STS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_CAN1_POWER_GATE_STATUS_0_SRAM_SD_STS_INIT_ENUM                       ON
#define PMC_IMPL_PART_AOPG_CAN1_POWER_GATE_STATUS_0_SRAM_SD_STS_OFF                     _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_AOPG_CAN1_POWER_GATE_STATUS_0_SRAM_SD_STS_ON                      _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_AOPG_CAN1_POWER_GATE_STATUS_0_SRAM_SLP_STS_SHIFT                  _MK_SHIFT_CONST(2)
#define PMC_IMPL_PART_AOPG_CAN1_POWER_GATE_STATUS_0_SRAM_SLP_STS_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_PART_AOPG_CAN1_POWER_GATE_STATUS_0_SRAM_SLP_STS_SHIFT)
#define PMC_IMPL_PART_AOPG_CAN1_POWER_GATE_STATUS_0_SRAM_SLP_STS_RANGE                  2:2
#define PMC_IMPL_PART_AOPG_CAN1_POWER_GATE_STATUS_0_SRAM_SLP_STS_WOFFSET                        0x0
#define PMC_IMPL_PART_AOPG_CAN1_POWER_GATE_STATUS_0_SRAM_SLP_STS_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_CAN1_POWER_GATE_STATUS_0_SRAM_SLP_STS_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_CAN1_POWER_GATE_STATUS_0_SRAM_SLP_STS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_CAN1_POWER_GATE_STATUS_0_SRAM_SLP_STS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_CAN1_POWER_GATE_STATUS_0_SRAM_SLP_STS_INIT_ENUM                      OFF
#define PMC_IMPL_PART_AOPG_CAN1_POWER_GATE_STATUS_0_SRAM_SLP_STS_OFF                    _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_AOPG_CAN1_POWER_GATE_STATUS_0_SRAM_SLP_STS_ON                     _MK_ENUM_CONST(1)

#define PMC_IMPL_PART_AOPG_CAN1_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SHIFT                 _MK_SHIFT_CONST(3)
#define PMC_IMPL_PART_AOPG_CAN1_POWER_GATE_STATUS_0_SRAM_DSLP_STS_FIELD                 _MK_FIELD_CONST(0x1, PMC_IMPL_PART_AOPG_CAN1_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SHIFT)
#define PMC_IMPL_PART_AOPG_CAN1_POWER_GATE_STATUS_0_SRAM_DSLP_STS_RANGE                 3:3
#define PMC_IMPL_PART_AOPG_CAN1_POWER_GATE_STATUS_0_SRAM_DSLP_STS_WOFFSET                       0x0
#define PMC_IMPL_PART_AOPG_CAN1_POWER_GATE_STATUS_0_SRAM_DSLP_STS_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_CAN1_POWER_GATE_STATUS_0_SRAM_DSLP_STS_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_CAN1_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_CAN1_POWER_GATE_STATUS_0_SRAM_DSLP_STS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_CAN1_POWER_GATE_STATUS_0_SRAM_DSLP_STS_INIT_ENUM                     OFF
#define PMC_IMPL_PART_AOPG_CAN1_POWER_GATE_STATUS_0_SRAM_DSLP_STS_OFF                   _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_AOPG_CAN1_POWER_GATE_STATUS_0_SRAM_DSLP_STS_ON                    _MK_ENUM_CONST(1)


// Register PMC_IMPL_PART_AOPG_CAN1_CLAMP_CONTROL_0
#define PMC_IMPL_PART_AOPG_CAN1_CLAMP_CONTROL_0                 _MK_ADDR_CONST(0x408)
#define PMC_IMPL_PART_AOPG_CAN1_CLAMP_CONTROL_0_SECURE                  0x0
#define PMC_IMPL_PART_AOPG_CAN1_CLAMP_CONTROL_0_SCR                     PG_AOPG_CAN1_SCR_0
#define PMC_IMPL_PART_AOPG_CAN1_CLAMP_CONTROL_0_WORD_COUNT                      0x1
#define PMC_IMPL_PART_AOPG_CAN1_CLAMP_CONTROL_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_CAN1_CLAMP_CONTROL_0_RESET_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_CAN1_CLAMP_CONTROL_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_CAN1_CLAMP_CONTROL_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_CAN1_CLAMP_CONTROL_0_READ_MASK                       _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_CAN1_CLAMP_CONTROL_0_WRITE_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_CAN1_CLAMP_CONTROL_0_CLAMP_SHIFT                     _MK_SHIFT_CONST(0)
#define PMC_IMPL_PART_AOPG_CAN1_CLAMP_CONTROL_0_CLAMP_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_PART_AOPG_CAN1_CLAMP_CONTROL_0_CLAMP_SHIFT)
#define PMC_IMPL_PART_AOPG_CAN1_CLAMP_CONTROL_0_CLAMP_RANGE                     0:0
#define PMC_IMPL_PART_AOPG_CAN1_CLAMP_CONTROL_0_CLAMP_WOFFSET                   0x0
#define PMC_IMPL_PART_AOPG_CAN1_CLAMP_CONTROL_0_CLAMP_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_CAN1_CLAMP_CONTROL_0_CLAMP_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_PART_AOPG_CAN1_CLAMP_CONTROL_0_CLAMP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_CAN1_CLAMP_CONTROL_0_CLAMP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PART_AOPG_CAN1_CLAMP_CONTROL_0_CLAMP_INIT_ENUM                 OFF
#define PMC_IMPL_PART_AOPG_CAN1_CLAMP_CONTROL_0_CLAMP_OFF                       _MK_ENUM_CONST(0)
#define PMC_IMPL_PART_AOPG_CAN1_CLAMP_CONTROL_0_CLAMP_ON                        _MK_ENUM_CONST(1)


// Register PMC_IMPL_PMC2LIC_INTR_STATUS_0
#define PMC_IMPL_PMC2LIC_INTR_STATUS_0                  _MK_ADDR_CONST(0x40c)
#define PMC_IMPL_PMC2LIC_INTR_STATUS_0_SECURE                   0x0
#define PMC_IMPL_PMC2LIC_INTR_STATUS_0_SCR                      CNTRL_SCR_0
#define PMC_IMPL_PMC2LIC_INTR_STATUS_0_WORD_COUNT                       0x1
#define PMC_IMPL_PMC2LIC_INTR_STATUS_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PMC2LIC_INTR_STATUS_0_RESET_MASK                       _MK_MASK_CONST(0x3)
#define PMC_IMPL_PMC2LIC_INTR_STATUS_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PMC2LIC_INTR_STATUS_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PMC2LIC_INTR_STATUS_0_READ_MASK                        _MK_MASK_CONST(0x3)
#define PMC_IMPL_PMC2LIC_INTR_STATUS_0_WRITE_MASK                       _MK_MASK_CONST(0x3)
#define PMC_IMPL_PMC2LIC_INTR_STATUS_0_ILLEGAL_SRAM_LOGIC_POWER_STATE_SHIFT                     _MK_SHIFT_CONST(1)
#define PMC_IMPL_PMC2LIC_INTR_STATUS_0_ILLEGAL_SRAM_LOGIC_POWER_STATE_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_PMC2LIC_INTR_STATUS_0_ILLEGAL_SRAM_LOGIC_POWER_STATE_SHIFT)
#define PMC_IMPL_PMC2LIC_INTR_STATUS_0_ILLEGAL_SRAM_LOGIC_POWER_STATE_RANGE                     1:1
#define PMC_IMPL_PMC2LIC_INTR_STATUS_0_ILLEGAL_SRAM_LOGIC_POWER_STATE_WOFFSET                   0x0
#define PMC_IMPL_PMC2LIC_INTR_STATUS_0_ILLEGAL_SRAM_LOGIC_POWER_STATE_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PMC2LIC_INTR_STATUS_0_ILLEGAL_SRAM_LOGIC_POWER_STATE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_PMC2LIC_INTR_STATUS_0_ILLEGAL_SRAM_LOGIC_POWER_STATE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PMC2LIC_INTR_STATUS_0_ILLEGAL_SRAM_LOGIC_POWER_STATE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define PMC_IMPL_PMC2LIC_INTR_STATUS_0_UNSUPPORTED_PG_REQUEST_SHIFT                     _MK_SHIFT_CONST(0)
#define PMC_IMPL_PMC2LIC_INTR_STATUS_0_UNSUPPORTED_PG_REQUEST_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_PMC2LIC_INTR_STATUS_0_UNSUPPORTED_PG_REQUEST_SHIFT)
#define PMC_IMPL_PMC2LIC_INTR_STATUS_0_UNSUPPORTED_PG_REQUEST_RANGE                     0:0
#define PMC_IMPL_PMC2LIC_INTR_STATUS_0_UNSUPPORTED_PG_REQUEST_WOFFSET                   0x0
#define PMC_IMPL_PMC2LIC_INTR_STATUS_0_UNSUPPORTED_PG_REQUEST_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PMC2LIC_INTR_STATUS_0_UNSUPPORTED_PG_REQUEST_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_PMC2LIC_INTR_STATUS_0_UNSUPPORTED_PG_REQUEST_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PMC2LIC_INTR_STATUS_0_UNSUPPORTED_PG_REQUEST_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register PMC_IMPL_PMC2LIC_INTR_ENABLE_0
#define PMC_IMPL_PMC2LIC_INTR_ENABLE_0                  _MK_ADDR_CONST(0x410)
#define PMC_IMPL_PMC2LIC_INTR_ENABLE_0_SECURE                   0x0
#define PMC_IMPL_PMC2LIC_INTR_ENABLE_0_SCR                      CNTRL_SCR_0
#define PMC_IMPL_PMC2LIC_INTR_ENABLE_0_WORD_COUNT                       0x1
#define PMC_IMPL_PMC2LIC_INTR_ENABLE_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PMC2LIC_INTR_ENABLE_0_RESET_MASK                       _MK_MASK_CONST(0x3)
#define PMC_IMPL_PMC2LIC_INTR_ENABLE_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PMC2LIC_INTR_ENABLE_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_PMC2LIC_INTR_ENABLE_0_READ_MASK                        _MK_MASK_CONST(0x3)
#define PMC_IMPL_PMC2LIC_INTR_ENABLE_0_WRITE_MASK                       _MK_MASK_CONST(0x3)
#define PMC_IMPL_PMC2LIC_INTR_ENABLE_0_ILLEGAL_SRAM_LOGIC_POWER_STATE_SHIFT                     _MK_SHIFT_CONST(1)
#define PMC_IMPL_PMC2LIC_INTR_ENABLE_0_ILLEGAL_SRAM_LOGIC_POWER_STATE_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_PMC2LIC_INTR_ENABLE_0_ILLEGAL_SRAM_LOGIC_POWER_STATE_SHIFT)
#define PMC_IMPL_PMC2LIC_INTR_ENABLE_0_ILLEGAL_SRAM_LOGIC_POWER_STATE_RANGE                     1:1
#define PMC_IMPL_PMC2LIC_INTR_ENABLE_0_ILLEGAL_SRAM_LOGIC_POWER_STATE_WOFFSET                   0x0
#define PMC_IMPL_PMC2LIC_INTR_ENABLE_0_ILLEGAL_SRAM_LOGIC_POWER_STATE_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PMC2LIC_INTR_ENABLE_0_ILLEGAL_SRAM_LOGIC_POWER_STATE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_PMC2LIC_INTR_ENABLE_0_ILLEGAL_SRAM_LOGIC_POWER_STATE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PMC2LIC_INTR_ENABLE_0_ILLEGAL_SRAM_LOGIC_POWER_STATE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PMC2LIC_INTR_ENABLE_0_ILLEGAL_SRAM_LOGIC_POWER_STATE_INIT_ENUM                 DISABLE
#define PMC_IMPL_PMC2LIC_INTR_ENABLE_0_ILLEGAL_SRAM_LOGIC_POWER_STATE_DISABLE                   _MK_ENUM_CONST(0)
#define PMC_IMPL_PMC2LIC_INTR_ENABLE_0_ILLEGAL_SRAM_LOGIC_POWER_STATE_ENABLE                    _MK_ENUM_CONST(1)

#define PMC_IMPL_PMC2LIC_INTR_ENABLE_0_UNSUPPORTED_PG_REQUEST_SHIFT                     _MK_SHIFT_CONST(0)
#define PMC_IMPL_PMC2LIC_INTR_ENABLE_0_UNSUPPORTED_PG_REQUEST_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_PMC2LIC_INTR_ENABLE_0_UNSUPPORTED_PG_REQUEST_SHIFT)
#define PMC_IMPL_PMC2LIC_INTR_ENABLE_0_UNSUPPORTED_PG_REQUEST_RANGE                     0:0
#define PMC_IMPL_PMC2LIC_INTR_ENABLE_0_UNSUPPORTED_PG_REQUEST_WOFFSET                   0x0
#define PMC_IMPL_PMC2LIC_INTR_ENABLE_0_UNSUPPORTED_PG_REQUEST_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PMC2LIC_INTR_ENABLE_0_UNSUPPORTED_PG_REQUEST_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_PMC2LIC_INTR_ENABLE_0_UNSUPPORTED_PG_REQUEST_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_PMC2LIC_INTR_ENABLE_0_UNSUPPORTED_PG_REQUEST_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_PMC2LIC_INTR_ENABLE_0_UNSUPPORTED_PG_REQUEST_INIT_ENUM                 DISABLE
#define PMC_IMPL_PMC2LIC_INTR_ENABLE_0_UNSUPPORTED_PG_REQUEST_DISABLE                   _MK_ENUM_CONST(0)
#define PMC_IMPL_PMC2LIC_INTR_ENABLE_0_UNSUPPORTED_PG_REQUEST_ENABLE                    _MK_ENUM_CONST(1)


// Register PMC_IMPL_AOVC_LOCK_CNTRL_0
#define PMC_IMPL_AOVC_LOCK_CNTRL_0                      _MK_ADDR_CONST(0x414)
#define PMC_IMPL_AOVC_LOCK_CNTRL_0_SECURE                       0x0
#define PMC_IMPL_AOVC_LOCK_CNTRL_0_SCR                  AOVC_LOCK_SCR_0
#define PMC_IMPL_AOVC_LOCK_CNTRL_0_WORD_COUNT                   0x1
#define PMC_IMPL_AOVC_LOCK_CNTRL_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_AOVC_LOCK_CNTRL_0_RESET_MASK                   _MK_MASK_CONST(0x71)
#define PMC_IMPL_AOVC_LOCK_CNTRL_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_AOVC_LOCK_CNTRL_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_AOVC_LOCK_CNTRL_0_READ_MASK                    _MK_MASK_CONST(0x71)
#define PMC_IMPL_AOVC_LOCK_CNTRL_0_WRITE_MASK                   _MK_MASK_CONST(0x71)
#define PMC_IMPL_AOVC_LOCK_CNTRL_0_SW_LOCK_REQ_SHIFT                    _MK_SHIFT_CONST(6)
#define PMC_IMPL_AOVC_LOCK_CNTRL_0_SW_LOCK_REQ_FIELD                    _MK_FIELD_CONST(0x1, PMC_IMPL_AOVC_LOCK_CNTRL_0_SW_LOCK_REQ_SHIFT)
#define PMC_IMPL_AOVC_LOCK_CNTRL_0_SW_LOCK_REQ_RANGE                    6:6
#define PMC_IMPL_AOVC_LOCK_CNTRL_0_SW_LOCK_REQ_WOFFSET                  0x0
#define PMC_IMPL_AOVC_LOCK_CNTRL_0_SW_LOCK_REQ_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_AOVC_LOCK_CNTRL_0_SW_LOCK_REQ_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_AOVC_LOCK_CNTRL_0_SW_LOCK_REQ_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_AOVC_LOCK_CNTRL_0_SW_LOCK_REQ_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define PMC_IMPL_AOVC_LOCK_CNTRL_0_SW_LOCK_REQ_ID_SHIFT                 _MK_SHIFT_CONST(4)
#define PMC_IMPL_AOVC_LOCK_CNTRL_0_SW_LOCK_REQ_ID_FIELD                 _MK_FIELD_CONST(0x3, PMC_IMPL_AOVC_LOCK_CNTRL_0_SW_LOCK_REQ_ID_SHIFT)
#define PMC_IMPL_AOVC_LOCK_CNTRL_0_SW_LOCK_REQ_ID_RANGE                 5:4
#define PMC_IMPL_AOVC_LOCK_CNTRL_0_SW_LOCK_REQ_ID_WOFFSET                       0x0
#define PMC_IMPL_AOVC_LOCK_CNTRL_0_SW_LOCK_REQ_ID_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_AOVC_LOCK_CNTRL_0_SW_LOCK_REQ_ID_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PMC_IMPL_AOVC_LOCK_CNTRL_0_SW_LOCK_REQ_ID_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_AOVC_LOCK_CNTRL_0_SW_LOCK_REQ_ID_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_AOVC_LOCK_CNTRL_0_SW_LOCK_REQ_ID_INIT_ENUM                     FREE
#define PMC_IMPL_AOVC_LOCK_CNTRL_0_SW_LOCK_REQ_ID_FREE                  _MK_ENUM_CONST(0)
#define PMC_IMPL_AOVC_LOCK_CNTRL_0_SW_LOCK_REQ_ID_AOVC                  _MK_ENUM_CONST(1)
#define PMC_IMPL_AOVC_LOCK_CNTRL_0_SW_LOCK_REQ_ID_APB_PWR_I2C                   _MK_ENUM_CONST(2)
#define PMC_IMPL_AOVC_LOCK_CNTRL_0_SW_LOCK_REQ_ID_ILLEGAL                       _MK_ENUM_CONST(3)

#define PMC_IMPL_AOVC_LOCK_CNTRL_0_RELEASE_SHIFT                        _MK_SHIFT_CONST(0)
#define PMC_IMPL_AOVC_LOCK_CNTRL_0_RELEASE_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_AOVC_LOCK_CNTRL_0_RELEASE_SHIFT)
#define PMC_IMPL_AOVC_LOCK_CNTRL_0_RELEASE_RANGE                        0:0
#define PMC_IMPL_AOVC_LOCK_CNTRL_0_RELEASE_WOFFSET                      0x0
#define PMC_IMPL_AOVC_LOCK_CNTRL_0_RELEASE_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_AOVC_LOCK_CNTRL_0_RELEASE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_AOVC_LOCK_CNTRL_0_RELEASE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_AOVC_LOCK_CNTRL_0_RELEASE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register PMC_IMPL_AOVC_LOCK_ID_STATUS_0
#define PMC_IMPL_AOVC_LOCK_ID_STATUS_0                  _MK_ADDR_CONST(0x418)
#define PMC_IMPL_AOVC_LOCK_ID_STATUS_0_SECURE                   0x0
#define PMC_IMPL_AOVC_LOCK_ID_STATUS_0_SCR                      AOVC_LOCK_SCR_0
#define PMC_IMPL_AOVC_LOCK_ID_STATUS_0_WORD_COUNT                       0x1
#define PMC_IMPL_AOVC_LOCK_ID_STATUS_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_AOVC_LOCK_ID_STATUS_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_AOVC_LOCK_ID_STATUS_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_AOVC_LOCK_ID_STATUS_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_AOVC_LOCK_ID_STATUS_0_READ_MASK                        _MK_MASK_CONST(0x3)
#define PMC_IMPL_AOVC_LOCK_ID_STATUS_0_WRITE_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_AOVC_LOCK_ID_STATUS_0_DATA_SHIFT                       _MK_SHIFT_CONST(0)
#define PMC_IMPL_AOVC_LOCK_ID_STATUS_0_DATA_FIELD                       _MK_FIELD_CONST(0x3, PMC_IMPL_AOVC_LOCK_ID_STATUS_0_DATA_SHIFT)
#define PMC_IMPL_AOVC_LOCK_ID_STATUS_0_DATA_RANGE                       1:0
#define PMC_IMPL_AOVC_LOCK_ID_STATUS_0_DATA_WOFFSET                     0x0
#define PMC_IMPL_AOVC_LOCK_ID_STATUS_0_DATA_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_AOVC_LOCK_ID_STATUS_0_DATA_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_AOVC_LOCK_ID_STATUS_0_DATA_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_AOVC_LOCK_ID_STATUS_0_DATA_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register PMC_IMPL_TEST_CLK_MUX_SEL_0
#define PMC_IMPL_TEST_CLK_MUX_SEL_0                     _MK_ADDR_CONST(0x41c)
#define PMC_IMPL_TEST_CLK_MUX_SEL_0_SECURE                      0x0
#define PMC_IMPL_TEST_CLK_MUX_SEL_0_SCR                         TEST_CLK_MUX_SCR_0
#define PMC_IMPL_TEST_CLK_MUX_SEL_0_WORD_COUNT                  0x1
#define PMC_IMPL_TEST_CLK_MUX_SEL_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_TEST_CLK_MUX_SEL_0_RESET_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_TEST_CLK_MUX_SEL_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_TEST_CLK_MUX_SEL_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_TEST_CLK_MUX_SEL_0_READ_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_TEST_CLK_MUX_SEL_0_WRITE_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_TEST_CLK_MUX_SEL_0_SEL_SHIFT                   _MK_SHIFT_CONST(0)
#define PMC_IMPL_TEST_CLK_MUX_SEL_0_SEL_FIELD                   _MK_FIELD_CONST(0x1, PMC_IMPL_TEST_CLK_MUX_SEL_0_SEL_SHIFT)
#define PMC_IMPL_TEST_CLK_MUX_SEL_0_SEL_RANGE                   0:0
#define PMC_IMPL_TEST_CLK_MUX_SEL_0_SEL_WOFFSET                 0x0
#define PMC_IMPL_TEST_CLK_MUX_SEL_0_SEL_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_TEST_CLK_MUX_SEL_0_SEL_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_TEST_CLK_MUX_SEL_0_SEL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_TEST_CLK_MUX_SEL_0_SEL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_TEST_CLK_MUX_SEL_0_SEL_INIT_ENUM                       DISABLE
#define PMC_IMPL_TEST_CLK_MUX_SEL_0_SEL_DISABLE                 _MK_ENUM_CONST(0)
#define PMC_IMPL_TEST_CLK_MUX_SEL_0_SEL_ENABLE                  _MK_ENUM_CONST(1)


// Register PMC_IMPL_DPD_FSM_STATUS_0
#define PMC_IMPL_DPD_FSM_STATUS_0                       _MK_ADDR_CONST(0x420)
#define PMC_IMPL_DPD_FSM_STATUS_0_SECURE                        0x0
#define PMC_IMPL_DPD_FSM_STATUS_0_SCR                   0
#define PMC_IMPL_DPD_FSM_STATUS_0_WORD_COUNT                    0x1
#define PMC_IMPL_DPD_FSM_STATUS_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_DPD_FSM_STATUS_0_RESET_MASK                    _MK_MASK_CONST(0xffffff)
#define PMC_IMPL_DPD_FSM_STATUS_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_DPD_FSM_STATUS_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_DPD_FSM_STATUS_0_READ_MASK                     _MK_MASK_CONST(0xffffff)
#define PMC_IMPL_DPD_FSM_STATUS_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_DPD_FSM_STATUS_0_DPD1_CSTATE_SHIFT                     _MK_SHIFT_CONST(0)
#define PMC_IMPL_DPD_FSM_STATUS_0_DPD1_CSTATE_FIELD                     _MK_FIELD_CONST(0x7, PMC_IMPL_DPD_FSM_STATUS_0_DPD1_CSTATE_SHIFT)
#define PMC_IMPL_DPD_FSM_STATUS_0_DPD1_CSTATE_RANGE                     2:0
#define PMC_IMPL_DPD_FSM_STATUS_0_DPD1_CSTATE_WOFFSET                   0x0
#define PMC_IMPL_DPD_FSM_STATUS_0_DPD1_CSTATE_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_DPD_FSM_STATUS_0_DPD1_CSTATE_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define PMC_IMPL_DPD_FSM_STATUS_0_DPD1_CSTATE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_DPD_FSM_STATUS_0_DPD1_CSTATE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_DPD_FSM_STATUS_0_DPD1_CSTATE_INIT_ENUM                 IDLE
#define PMC_IMPL_DPD_FSM_STATUS_0_DPD1_CSTATE_IDLE                      _MK_ENUM_CONST(0)
#define PMC_IMPL_DPD_FSM_STATUS_0_DPD1_CSTATE_ASSERT_WAIT                       _MK_ENUM_CONST(1)
#define PMC_IMPL_DPD_FSM_STATUS_0_DPD1_CSTATE_ASSERT                    _MK_ENUM_CONST(2)
#define PMC_IMPL_DPD_FSM_STATUS_0_DPD1_CSTATE_DEASSERT_WAIT                     _MK_ENUM_CONST(3)
#define PMC_IMPL_DPD_FSM_STATUS_0_DPD1_CSTATE_DEASSERT                  _MK_ENUM_CONST(4)

#define PMC_IMPL_DPD_FSM_STATUS_0_DPD2_CSTATE_SHIFT                     _MK_SHIFT_CONST(3)
#define PMC_IMPL_DPD_FSM_STATUS_0_DPD2_CSTATE_FIELD                     _MK_FIELD_CONST(0x7, PMC_IMPL_DPD_FSM_STATUS_0_DPD2_CSTATE_SHIFT)
#define PMC_IMPL_DPD_FSM_STATUS_0_DPD2_CSTATE_RANGE                     5:3
#define PMC_IMPL_DPD_FSM_STATUS_0_DPD2_CSTATE_WOFFSET                   0x0
#define PMC_IMPL_DPD_FSM_STATUS_0_DPD2_CSTATE_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_DPD_FSM_STATUS_0_DPD2_CSTATE_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define PMC_IMPL_DPD_FSM_STATUS_0_DPD2_CSTATE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_DPD_FSM_STATUS_0_DPD2_CSTATE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_DPD_FSM_STATUS_0_DPD2_CSTATE_INIT_ENUM                 IDLE
#define PMC_IMPL_DPD_FSM_STATUS_0_DPD2_CSTATE_IDLE                      _MK_ENUM_CONST(0)
#define PMC_IMPL_DPD_FSM_STATUS_0_DPD2_CSTATE_ASSERT_WAIT                       _MK_ENUM_CONST(1)
#define PMC_IMPL_DPD_FSM_STATUS_0_DPD2_CSTATE_ASSERT                    _MK_ENUM_CONST(2)
#define PMC_IMPL_DPD_FSM_STATUS_0_DPD2_CSTATE_DEASSERT_WAIT                     _MK_ENUM_CONST(3)
#define PMC_IMPL_DPD_FSM_STATUS_0_DPD2_CSTATE_DEASSERT                  _MK_ENUM_CONST(4)

#define PMC_IMPL_DPD_FSM_STATUS_0_DPD3_CSTATE_SHIFT                     _MK_SHIFT_CONST(6)
#define PMC_IMPL_DPD_FSM_STATUS_0_DPD3_CSTATE_FIELD                     _MK_FIELD_CONST(0x7, PMC_IMPL_DPD_FSM_STATUS_0_DPD3_CSTATE_SHIFT)
#define PMC_IMPL_DPD_FSM_STATUS_0_DPD3_CSTATE_RANGE                     8:6
#define PMC_IMPL_DPD_FSM_STATUS_0_DPD3_CSTATE_WOFFSET                   0x0
#define PMC_IMPL_DPD_FSM_STATUS_0_DPD3_CSTATE_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_DPD_FSM_STATUS_0_DPD3_CSTATE_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define PMC_IMPL_DPD_FSM_STATUS_0_DPD3_CSTATE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_DPD_FSM_STATUS_0_DPD3_CSTATE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_DPD_FSM_STATUS_0_DPD3_CSTATE_INIT_ENUM                 IDLE
#define PMC_IMPL_DPD_FSM_STATUS_0_DPD3_CSTATE_IDLE                      _MK_ENUM_CONST(0)
#define PMC_IMPL_DPD_FSM_STATUS_0_DPD3_CSTATE_ASSERT_WAIT                       _MK_ENUM_CONST(1)
#define PMC_IMPL_DPD_FSM_STATUS_0_DPD3_CSTATE_ASSERT                    _MK_ENUM_CONST(2)
#define PMC_IMPL_DPD_FSM_STATUS_0_DPD3_CSTATE_DEASSERT_WAIT                     _MK_ENUM_CONST(3)
#define PMC_IMPL_DPD_FSM_STATUS_0_DPD3_CSTATE_DEASSERT                  _MK_ENUM_CONST(4)

#define PMC_IMPL_DPD_FSM_STATUS_0_DPD4_CSTATE_SHIFT                     _MK_SHIFT_CONST(9)
#define PMC_IMPL_DPD_FSM_STATUS_0_DPD4_CSTATE_FIELD                     _MK_FIELD_CONST(0x7, PMC_IMPL_DPD_FSM_STATUS_0_DPD4_CSTATE_SHIFT)
#define PMC_IMPL_DPD_FSM_STATUS_0_DPD4_CSTATE_RANGE                     11:9
#define PMC_IMPL_DPD_FSM_STATUS_0_DPD4_CSTATE_WOFFSET                   0x0
#define PMC_IMPL_DPD_FSM_STATUS_0_DPD4_CSTATE_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_DPD_FSM_STATUS_0_DPD4_CSTATE_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define PMC_IMPL_DPD_FSM_STATUS_0_DPD4_CSTATE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_DPD_FSM_STATUS_0_DPD4_CSTATE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_DPD_FSM_STATUS_0_DPD4_CSTATE_INIT_ENUM                 IDLE
#define PMC_IMPL_DPD_FSM_STATUS_0_DPD4_CSTATE_IDLE                      _MK_ENUM_CONST(0)
#define PMC_IMPL_DPD_FSM_STATUS_0_DPD4_CSTATE_ASSERT_WAIT                       _MK_ENUM_CONST(1)
#define PMC_IMPL_DPD_FSM_STATUS_0_DPD4_CSTATE_ASSERT                    _MK_ENUM_CONST(2)
#define PMC_IMPL_DPD_FSM_STATUS_0_DPD4_CSTATE_DEASSERT_WAIT                     _MK_ENUM_CONST(3)
#define PMC_IMPL_DPD_FSM_STATUS_0_DPD4_CSTATE_DEASSERT                  _MK_ENUM_CONST(4)

#define PMC_IMPL_DPD_FSM_STATUS_0_DPD5_CSTATE_SHIFT                     _MK_SHIFT_CONST(12)
#define PMC_IMPL_DPD_FSM_STATUS_0_DPD5_CSTATE_FIELD                     _MK_FIELD_CONST(0x7, PMC_IMPL_DPD_FSM_STATUS_0_DPD5_CSTATE_SHIFT)
#define PMC_IMPL_DPD_FSM_STATUS_0_DPD5_CSTATE_RANGE                     14:12
#define PMC_IMPL_DPD_FSM_STATUS_0_DPD5_CSTATE_WOFFSET                   0x0
#define PMC_IMPL_DPD_FSM_STATUS_0_DPD5_CSTATE_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_DPD_FSM_STATUS_0_DPD5_CSTATE_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define PMC_IMPL_DPD_FSM_STATUS_0_DPD5_CSTATE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_DPD_FSM_STATUS_0_DPD5_CSTATE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_DPD_FSM_STATUS_0_DPD5_CSTATE_INIT_ENUM                 IDLE
#define PMC_IMPL_DPD_FSM_STATUS_0_DPD5_CSTATE_IDLE                      _MK_ENUM_CONST(0)
#define PMC_IMPL_DPD_FSM_STATUS_0_DPD5_CSTATE_ASSERT_WAIT                       _MK_ENUM_CONST(1)
#define PMC_IMPL_DPD_FSM_STATUS_0_DPD5_CSTATE_ASSERT                    _MK_ENUM_CONST(2)
#define PMC_IMPL_DPD_FSM_STATUS_0_DPD5_CSTATE_DEASSERT_WAIT                     _MK_ENUM_CONST(3)
#define PMC_IMPL_DPD_FSM_STATUS_0_DPD5_CSTATE_DEASSERT                  _MK_ENUM_CONST(4)

#define PMC_IMPL_DPD_FSM_STATUS_0_DPD6_CSTATE_SHIFT                     _MK_SHIFT_CONST(15)
#define PMC_IMPL_DPD_FSM_STATUS_0_DPD6_CSTATE_FIELD                     _MK_FIELD_CONST(0x7, PMC_IMPL_DPD_FSM_STATUS_0_DPD6_CSTATE_SHIFT)
#define PMC_IMPL_DPD_FSM_STATUS_0_DPD6_CSTATE_RANGE                     17:15
#define PMC_IMPL_DPD_FSM_STATUS_0_DPD6_CSTATE_WOFFSET                   0x0
#define PMC_IMPL_DPD_FSM_STATUS_0_DPD6_CSTATE_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_DPD_FSM_STATUS_0_DPD6_CSTATE_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define PMC_IMPL_DPD_FSM_STATUS_0_DPD6_CSTATE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_DPD_FSM_STATUS_0_DPD6_CSTATE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_DPD_FSM_STATUS_0_DPD6_CSTATE_INIT_ENUM                 IDLE
#define PMC_IMPL_DPD_FSM_STATUS_0_DPD6_CSTATE_IDLE                      _MK_ENUM_CONST(0)
#define PMC_IMPL_DPD_FSM_STATUS_0_DPD6_CSTATE_ASSERT_WAIT                       _MK_ENUM_CONST(1)
#define PMC_IMPL_DPD_FSM_STATUS_0_DPD6_CSTATE_ASSERT                    _MK_ENUM_CONST(2)
#define PMC_IMPL_DPD_FSM_STATUS_0_DPD6_CSTATE_DEASSERT_WAIT                     _MK_ENUM_CONST(3)
#define PMC_IMPL_DPD_FSM_STATUS_0_DPD6_CSTATE_DEASSERT                  _MK_ENUM_CONST(4)

#define PMC_IMPL_DPD_FSM_STATUS_0_DPD7_CSTATE_SHIFT                     _MK_SHIFT_CONST(18)
#define PMC_IMPL_DPD_FSM_STATUS_0_DPD7_CSTATE_FIELD                     _MK_FIELD_CONST(0x7, PMC_IMPL_DPD_FSM_STATUS_0_DPD7_CSTATE_SHIFT)
#define PMC_IMPL_DPD_FSM_STATUS_0_DPD7_CSTATE_RANGE                     20:18
#define PMC_IMPL_DPD_FSM_STATUS_0_DPD7_CSTATE_WOFFSET                   0x0
#define PMC_IMPL_DPD_FSM_STATUS_0_DPD7_CSTATE_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_DPD_FSM_STATUS_0_DPD7_CSTATE_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define PMC_IMPL_DPD_FSM_STATUS_0_DPD7_CSTATE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_DPD_FSM_STATUS_0_DPD7_CSTATE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_DPD_FSM_STATUS_0_DPD7_CSTATE_INIT_ENUM                 IDLE
#define PMC_IMPL_DPD_FSM_STATUS_0_DPD7_CSTATE_IDLE                      _MK_ENUM_CONST(0)
#define PMC_IMPL_DPD_FSM_STATUS_0_DPD7_CSTATE_ASSERT_WAIT                       _MK_ENUM_CONST(1)
#define PMC_IMPL_DPD_FSM_STATUS_0_DPD7_CSTATE_ASSERT                    _MK_ENUM_CONST(2)
#define PMC_IMPL_DPD_FSM_STATUS_0_DPD7_CSTATE_DEASSERT_WAIT                     _MK_ENUM_CONST(3)
#define PMC_IMPL_DPD_FSM_STATUS_0_DPD7_CSTATE_DEASSERT                  _MK_ENUM_CONST(4)

#define PMC_IMPL_DPD_FSM_STATUS_0_DPD8_CSTATE_SHIFT                     _MK_SHIFT_CONST(21)
#define PMC_IMPL_DPD_FSM_STATUS_0_DPD8_CSTATE_FIELD                     _MK_FIELD_CONST(0x7, PMC_IMPL_DPD_FSM_STATUS_0_DPD8_CSTATE_SHIFT)
#define PMC_IMPL_DPD_FSM_STATUS_0_DPD8_CSTATE_RANGE                     23:21
#define PMC_IMPL_DPD_FSM_STATUS_0_DPD8_CSTATE_WOFFSET                   0x0
#define PMC_IMPL_DPD_FSM_STATUS_0_DPD8_CSTATE_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_DPD_FSM_STATUS_0_DPD8_CSTATE_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define PMC_IMPL_DPD_FSM_STATUS_0_DPD8_CSTATE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_DPD_FSM_STATUS_0_DPD8_CSTATE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_DPD_FSM_STATUS_0_DPD8_CSTATE_INIT_ENUM                 IDLE
#define PMC_IMPL_DPD_FSM_STATUS_0_DPD8_CSTATE_IDLE                      _MK_ENUM_CONST(0)
#define PMC_IMPL_DPD_FSM_STATUS_0_DPD8_CSTATE_ASSERT_WAIT                       _MK_ENUM_CONST(1)
#define PMC_IMPL_DPD_FSM_STATUS_0_DPD8_CSTATE_ASSERT                    _MK_ENUM_CONST(2)
#define PMC_IMPL_DPD_FSM_STATUS_0_DPD8_CSTATE_DEASSERT_WAIT                     _MK_ENUM_CONST(3)
#define PMC_IMPL_DPD_FSM_STATUS_0_DPD8_CSTATE_DEASSERT                  _MK_ENUM_CONST(4)


// Register PMC_IMPL_SC7_FSM_STATUS_0
#define PMC_IMPL_SC7_FSM_STATUS_0                       _MK_ADDR_CONST(0x424)
#define PMC_IMPL_SC7_FSM_STATUS_0_SECURE                        0x0
#define PMC_IMPL_SC7_FSM_STATUS_0_SCR                   0
#define PMC_IMPL_SC7_FSM_STATUS_0_WORD_COUNT                    0x1
#define PMC_IMPL_SC7_FSM_STATUS_0_RESET_VAL                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_SC7_FSM_STATUS_0_RESET_MASK                    _MK_MASK_CONST(0x7ffff)
#define PMC_IMPL_SC7_FSM_STATUS_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_SC7_FSM_STATUS_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_SC7_FSM_STATUS_0_READ_MASK                     _MK_MASK_CONST(0x7ffff)
#define PMC_IMPL_SC7_FSM_STATUS_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_IDLE_SHIFT                        _MK_SHIFT_CONST(0)
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_IDLE_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_SC7_FSM_STATUS_0_SC7_IDLE_SHIFT)
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_IDLE_RANGE                        0:0
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_IDLE_WOFFSET                      0x0
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_IDLE_DEFAULT                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_IDLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_IDLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_IDLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_IDLE_INIT_ENUM                    TRUE
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_IDLE_FALSE                        _MK_ENUM_CONST(0)
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_IDLE_TRUE                 _MK_ENUM_CONST(1)

#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_ASSERT_SD_SHIFT                   _MK_SHIFT_CONST(1)
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_ASSERT_SD_FIELD                   _MK_FIELD_CONST(0x1, PMC_IMPL_SC7_FSM_STATUS_0_SC7_ASSERT_SD_SHIFT)
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_ASSERT_SD_RANGE                   1:1
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_ASSERT_SD_WOFFSET                 0x0
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_ASSERT_SD_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_ASSERT_SD_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_ASSERT_SD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_ASSERT_SD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_ASSERT_SD_INIT_ENUM                       FALSE
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_ASSERT_SD_FALSE                   _MK_ENUM_CONST(0)
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_ASSERT_SD_TRUE                    _MK_ENUM_CONST(1)

#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_ASSERT_SEL_SHIFT                  _MK_SHIFT_CONST(2)
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_ASSERT_SEL_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_SC7_FSM_STATUS_0_SC7_ASSERT_SEL_SHIFT)
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_ASSERT_SEL_RANGE                  2:2
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_ASSERT_SEL_WOFFSET                        0x0
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_ASSERT_SEL_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_ASSERT_SEL_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_ASSERT_SEL_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_ASSERT_SEL_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_ASSERT_SEL_INIT_ENUM                      FALSE
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_ASSERT_SEL_FALSE                  _MK_ENUM_CONST(0)
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_ASSERT_SEL_TRUE                   _MK_ENUM_CONST(1)

#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_ASSERT_E_SHIFT                    _MK_SHIFT_CONST(3)
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_ASSERT_E_FIELD                    _MK_FIELD_CONST(0x1, PMC_IMPL_SC7_FSM_STATUS_0_SC7_ASSERT_E_SHIFT)
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_ASSERT_E_RANGE                    3:3
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_ASSERT_E_WOFFSET                  0x0
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_ASSERT_E_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_ASSERT_E_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_ASSERT_E_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_ASSERT_E_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_ASSERT_E_INIT_ENUM                        FALSE
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_ASSERT_E_FALSE                    _MK_ENUM_CONST(0)
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_ASSERT_E_TRUE                     _MK_ENUM_CONST(1)

#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_EARLY_CLAMP_SHIFT                 _MK_SHIFT_CONST(4)
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_EARLY_CLAMP_FIELD                 _MK_FIELD_CONST(0x1, PMC_IMPL_SC7_FSM_STATUS_0_SC7_EARLY_CLAMP_SHIFT)
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_EARLY_CLAMP_RANGE                 4:4
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_EARLY_CLAMP_WOFFSET                       0x0
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_EARLY_CLAMP_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_EARLY_CLAMP_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_EARLY_CLAMP_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_EARLY_CLAMP_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_EARLY_CLAMP_INIT_ENUM                     FALSE
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_EARLY_CLAMP_FALSE                 _MK_ENUM_CONST(0)
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_EARLY_CLAMP_TRUE                  _MK_ENUM_CONST(1)

#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_MAIN_CLAMP_SHIFT                  _MK_SHIFT_CONST(5)
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_MAIN_CLAMP_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_SC7_FSM_STATUS_0_SC7_MAIN_CLAMP_SHIFT)
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_MAIN_CLAMP_RANGE                  5:5
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_MAIN_CLAMP_WOFFSET                        0x0
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_MAIN_CLAMP_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_MAIN_CLAMP_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_MAIN_CLAMP_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_MAIN_CLAMP_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_MAIN_CLAMP_INIT_ENUM                      FALSE
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_MAIN_CLAMP_FALSE                  _MK_ENUM_CONST(0)
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_MAIN_CLAMP_TRUE                   _MK_ENUM_CONST(1)

#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_PWR_OFF_SHIFT                     _MK_SHIFT_CONST(6)
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_PWR_OFF_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_SC7_FSM_STATUS_0_SC7_PWR_OFF_SHIFT)
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_PWR_OFF_RANGE                     6:6
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_PWR_OFF_WOFFSET                   0x0
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_PWR_OFF_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_PWR_OFF_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_PWR_OFF_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_PWR_OFF_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_PWR_OFF_INIT_ENUM                 FALSE
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_PWR_OFF_FALSE                     _MK_ENUM_CONST(0)
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_PWR_OFF_TRUE                      _MK_ENUM_CONST(1)

#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_ALLOW_AOPG_SHIFT                  _MK_SHIFT_CONST(7)
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_ALLOW_AOPG_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_SC7_FSM_STATUS_0_SC7_ALLOW_AOPG_SHIFT)
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_ALLOW_AOPG_RANGE                  7:7
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_ALLOW_AOPG_WOFFSET                        0x0
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_ALLOW_AOPG_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_ALLOW_AOPG_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_ALLOW_AOPG_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_ALLOW_AOPG_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_ALLOW_AOPG_INIT_ENUM                      FALSE
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_ALLOW_AOPG_FALSE                  _MK_ENUM_CONST(0)
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_ALLOW_AOPG_TRUE                   _MK_ENUM_CONST(1)

#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_OSC_OFF_SHIFT                     _MK_SHIFT_CONST(8)
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_OSC_OFF_FIELD                     _MK_FIELD_CONST(0x1, PMC_IMPL_SC7_FSM_STATUS_0_SC7_OSC_OFF_SHIFT)
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_OSC_OFF_RANGE                     8:8
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_OSC_OFF_WOFFSET                   0x0
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_OSC_OFF_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_OSC_OFF_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_OSC_OFF_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_OSC_OFF_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_OSC_OFF_INIT_ENUM                 FALSE
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_OSC_OFF_FALSE                     _MK_ENUM_CONST(0)
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_OSC_OFF_TRUE                      _MK_ENUM_CONST(1)

#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_WAIT_FOR_RET_SHIFT                        _MK_SHIFT_CONST(9)
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_WAIT_FOR_RET_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_SC7_FSM_STATUS_0_SC7_WAIT_FOR_RET_SHIFT)
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_WAIT_FOR_RET_RANGE                        9:9
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_WAIT_FOR_RET_WOFFSET                      0x0
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_WAIT_FOR_RET_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_WAIT_FOR_RET_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_WAIT_FOR_RET_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_WAIT_FOR_RET_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_WAIT_FOR_RET_INIT_ENUM                    FALSE
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_WAIT_FOR_RET_FALSE                        _MK_ENUM_CONST(0)
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_WAIT_FOR_RET_TRUE                 _MK_ENUM_CONST(1)

#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_OSC_ON_SHIFT                      _MK_SHIFT_CONST(10)
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_OSC_ON_FIELD                      _MK_FIELD_CONST(0x1, PMC_IMPL_SC7_FSM_STATUS_0_SC7_OSC_ON_SHIFT)
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_OSC_ON_RANGE                      10:10
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_OSC_ON_WOFFSET                    0x0
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_OSC_ON_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_OSC_ON_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_OSC_ON_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_OSC_ON_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_OSC_ON_INIT_ENUM                  FALSE
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_OSC_ON_FALSE                      _MK_ENUM_CONST(0)
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_OSC_ON_TRUE                       _MK_ENUM_CONST(1)

#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_ALLOW_AOUPG_SHIFT                 _MK_SHIFT_CONST(11)
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_ALLOW_AOUPG_FIELD                 _MK_FIELD_CONST(0x1, PMC_IMPL_SC7_FSM_STATUS_0_SC7_ALLOW_AOUPG_SHIFT)
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_ALLOW_AOUPG_RANGE                 11:11
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_ALLOW_AOUPG_WOFFSET                       0x0
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_ALLOW_AOUPG_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_ALLOW_AOUPG_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_ALLOW_AOUPG_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_ALLOW_AOUPG_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_ALLOW_AOUPG_INIT_ENUM                     FALSE
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_ALLOW_AOUPG_FALSE                 _MK_ENUM_CONST(0)
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_ALLOW_AOUPG_TRUE                  _MK_ENUM_CONST(1)

#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_PWR_ON_SHIFT                      _MK_SHIFT_CONST(12)
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_PWR_ON_FIELD                      _MK_FIELD_CONST(0x1, PMC_IMPL_SC7_FSM_STATUS_0_SC7_PWR_ON_SHIFT)
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_PWR_ON_RANGE                      12:12
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_PWR_ON_WOFFSET                    0x0
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_PWR_ON_DEFAULT                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_PWR_ON_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_PWR_ON_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_PWR_ON_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_PWR_ON_INIT_ENUM                  FALSE
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_PWR_ON_FALSE                      _MK_ENUM_CONST(0)
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_PWR_ON_TRUE                       _MK_ENUM_CONST(1)

#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_REMOVE_CLAMP_SHIFT                        _MK_SHIFT_CONST(13)
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_REMOVE_CLAMP_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_SC7_FSM_STATUS_0_SC7_REMOVE_CLAMP_SHIFT)
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_REMOVE_CLAMP_RANGE                        13:13
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_REMOVE_CLAMP_WOFFSET                      0x0
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_REMOVE_CLAMP_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_REMOVE_CLAMP_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_REMOVE_CLAMP_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_REMOVE_CLAMP_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_REMOVE_CLAMP_INIT_ENUM                    FALSE
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_REMOVE_CLAMP_FALSE                        _MK_ENUM_CONST(0)
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_REMOVE_CLAMP_TRUE                 _MK_ENUM_CONST(1)

#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_REMOVE_E_SHIFT                    _MK_SHIFT_CONST(14)
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_REMOVE_E_FIELD                    _MK_FIELD_CONST(0x1, PMC_IMPL_SC7_FSM_STATUS_0_SC7_REMOVE_E_SHIFT)
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_REMOVE_E_RANGE                    14:14
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_REMOVE_E_WOFFSET                  0x0
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_REMOVE_E_DEFAULT                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_REMOVE_E_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_REMOVE_E_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_REMOVE_E_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_REMOVE_E_INIT_ENUM                        FALSE
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_REMOVE_E_FALSE                    _MK_ENUM_CONST(0)
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_REMOVE_E_TRUE                     _MK_ENUM_CONST(1)

#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_REMOVE_SEL_SHIFT                  _MK_SHIFT_CONST(15)
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_REMOVE_SEL_FIELD                  _MK_FIELD_CONST(0x1, PMC_IMPL_SC7_FSM_STATUS_0_SC7_REMOVE_SEL_SHIFT)
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_REMOVE_SEL_RANGE                  15:15
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_REMOVE_SEL_WOFFSET                        0x0
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_REMOVE_SEL_DEFAULT                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_REMOVE_SEL_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_REMOVE_SEL_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_REMOVE_SEL_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_REMOVE_SEL_INIT_ENUM                      FALSE
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_REMOVE_SEL_FALSE                  _MK_ENUM_CONST(0)
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_REMOVE_SEL_TRUE                   _MK_ENUM_CONST(1)

#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_REMOVE_RESET_SHIFT                        _MK_SHIFT_CONST(16)
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_REMOVE_RESET_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_SC7_FSM_STATUS_0_SC7_REMOVE_RESET_SHIFT)
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_REMOVE_RESET_RANGE                        16:16
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_REMOVE_RESET_WOFFSET                      0x0
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_REMOVE_RESET_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_REMOVE_RESET_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_REMOVE_RESET_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_REMOVE_RESET_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_REMOVE_RESET_INIT_ENUM                    FALSE
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_REMOVE_RESET_FALSE                        _MK_ENUM_CONST(0)
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_REMOVE_RESET_TRUE                 _MK_ENUM_CONST(1)

#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_REMOVE_SD_SHIFT                   _MK_SHIFT_CONST(17)
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_REMOVE_SD_FIELD                   _MK_FIELD_CONST(0x1, PMC_IMPL_SC7_FSM_STATUS_0_SC7_REMOVE_SD_SHIFT)
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_REMOVE_SD_RANGE                   17:17
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_REMOVE_SD_WOFFSET                 0x0
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_REMOVE_SD_DEFAULT                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_REMOVE_SD_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_REMOVE_SD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_REMOVE_SD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_REMOVE_SD_INIT_ENUM                       FALSE
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_REMOVE_SD_FALSE                   _MK_ENUM_CONST(0)
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_REMOVE_SD_TRUE                    _MK_ENUM_CONST(1)

#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_WAIT_DPD_DIS_SHIFT                        _MK_SHIFT_CONST(18)
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_WAIT_DPD_DIS_FIELD                        _MK_FIELD_CONST(0x1, PMC_IMPL_SC7_FSM_STATUS_0_SC7_WAIT_DPD_DIS_SHIFT)
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_WAIT_DPD_DIS_RANGE                        18:18
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_WAIT_DPD_DIS_WOFFSET                      0x0
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_WAIT_DPD_DIS_DEFAULT                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_WAIT_DPD_DIS_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_WAIT_DPD_DIS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_WAIT_DPD_DIS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_WAIT_DPD_DIS_INIT_ENUM                    FALSE
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_WAIT_DPD_DIS_FALSE                        _MK_ENUM_CONST(0)
#define PMC_IMPL_SC7_FSM_STATUS_0_SC7_WAIT_DPD_DIS_TRUE                 _MK_ENUM_CONST(1)


//
// REGISTER LIST
//
#define LIST_ARPMC_IMPL_REGS(_op_) \
_op_(PMC_IMPL_CNTRL_0) \
_op_(PMC_IMPL_SLCG_CTRL_0) \
_op_(PMC_IMPL_DPD_PADS_ORIDE_0) \
_op_(PMC_IMPL_DPD_ENABLE_0) \
_op_(PMC_IMPL_SC7_CONFIG_0) \
_op_(PMC_IMPL_SC7_STATUS_0) \
_op_(PMC_IMPL_SC8_FSM_INIT_0) \
_op_(PMC_IMPL_SC8_CONTROL_0) \
_op_(PMC_IMPL_RETENTION_CONTROL_0) \
_op_(PMC_IMPL_SC7_DEBUG_CTRL_0) \
_op_(PMC_IMPL_PWRGOOD_TIMER_0) \
_op_(PMC_IMPL_BLINK_TIMER_0) \
_op_(PMC_IMPL_NO_IOPOWER_0) \
_op_(PMC_IMPL_DDR_PWR_0) \
_op_(PMC_IMPL_E_18V_PWR_0) \
_op_(PMC_IMPL_E_33V_PWR_0) \
_op_(PMC_IMPL_DISP_SECURE_CTL_0) \
_op_(PMC_IMPL_CRYPTO_OP_0) \
_op_(PMC_IMPL_PLLP_WB0_OVERRIDE_0) \
_op_(PMC_IMPL_PLLM_WB0_OVERRIDE_FREQ_0) \
_op_(PMC_IMPL_PLLM_WB0_OVERRIDE2_0) \
_op_(PMC_IMPL_PLLMSB_WB0_OVERRIDE_FREQ_0) \
_op_(PMC_IMPL_PLLMSB_WB0_OVERRIDE2_0) \
_op_(PMC_IMPL_OSC_EDPD_OVER_0) \
_op_(PMC_IMPL_CLK_OUT_CNTRL_0) \
_op_(PMC_IMPL_SATA_PWRGT_0) \
_op_(PMC_IMPL_SENSOR_CTRL_0) \
_op_(PMC_IMPL_RST_STATUS_0) \
_op_(PMC_IMPL_IO_DPD_REQ_0) \
_op_(PMC_IMPL_IO_DPD_STATUS_0) \
_op_(PMC_IMPL_IO_DPD2_REQ_0) \
_op_(PMC_IMPL_IO_DPD2_STATUS_0) \
_op_(PMC_IMPL_IO_DPD3_REQ_0) \
_op_(PMC_IMPL_IO_DPD3_STATUS_0) \
_op_(PMC_IMPL_IO_DPD4_REQ_0) \
_op_(PMC_IMPL_IO_DPD4_STATUS_0) \
_op_(PMC_IMPL_IO_DPD5_REQ_0) \
_op_(PMC_IMPL_IO_DPD5_STATUS_0) \
_op_(PMC_IMPL_IO_DPD6_REQ_0) \
_op_(PMC_IMPL_IO_DPD6_STATUS_0) \
_op_(PMC_IMPL_IO_DPD7_REQ_0) \
_op_(PMC_IMPL_IO_DPD7_STATUS_0) \
_op_(PMC_IMPL_IO_DPD8_REQ_0) \
_op_(PMC_IMPL_IO_DPD8_STATUS_0) \
_op_(PMC_IMPL_IO_DPD7_OFF_MASK_0) \
_op_(PMC_IMPL_IO_DPD8_OFF_MASK_0) \
_op_(PMC_IMPL_SEL_DPD_TIM_0) \
_op_(PMC_IMPL_VDDP_SEL_0) \
_op_(PMC_IMPL_VDDP_SEL_MEM1_0) \
_op_(PMC_IMPL_DDR_CFG_0) \
_op_(PMC_IMPL_DDR_CFG_MEM1_0) \
_op_(PMC_IMPL_DSI_SEL_DPD_0) \
_op_(PMC_IMPL_TSC_MULT_0) \
_op_(PMC_IMPL_GLB_AMAP_CFG_0) \
_op_(PMC_IMPL_STICKY_BITS_0) \
_op_(PMC_IMPL_WEAK_BIAS_0) \
_op_(PMC_IMPL_WEAK_BIAS_MEM1_0) \
_op_(PMC_IMPL_GPU_RG_CNTRL_0) \
_op_(PMC_IMPL_GPU_SRAM_STATUS_0) \
_op_(PMC_IMPL_SRAM_RAIL_CLAMP_0) \
_op_(PMC_IMPL_UFSHC_PWR_CNTRL_0) \
_op_(PMC_IMPL_CNTRL2_0) \
_op_(PMC_IMPL_EVENT_COUNTER_0) \
_op_(PMC_IMPL_FUSE_CONTROL_0) \
_op_(PMC_IMPL_DIRECT_THERMTRIP_CFG_0) \
_op_(PMC_IMPL_DEBUG_AUTHENTICATION_0) \
_op_(PMC_IMPL_RAMDUMP_CTL_STATUS_0) \
_op_(PMC_IMPL_RAMDUMP_TIMEOUT_0) \
_op_(PMC_IMPL_RST_REQ_CONFIG_0) \
_op_(PMC_IMPL_RST_REQ_CNTVAL_0) \
_op_(PMC_IMPL_DDR_CNTRL_0) \
_op_(PMC_IMPL_DDR_CNTRL_MEM1_0) \
_op_(PMC_IMPL_VFMON_ACTION_0) \
_op_(PMC_IMPL_VFMON_INT_STATUS_0) \
_op_(PMC_IMPL_VFMON_INT_MASK_0) \
_op_(PMC_IMPL_VFMON_CONFIG_0) \
_op_(PMC_IMPL_VFMON_OSC_TIMING_0) \
_op_(PMC_IMPL_VFMON_CLK32_THRESHOLD_0) \
_op_(PMC_IMPL_POWER_GATE_TIMERS_0) \
_op_(PMC_IMPL_LOGIC_ZONE_DELAY_0) \
_op_(PMC_IMPL_SRAM_ZONE_DELAY_0) \
_op_(PMC_IMPL_ZONE_CONFIG_0) \
_op_(PMC_IMPL_INTER_PARTITION_PG_DELAY_0) \
_op_(PMC_IMPL_AO_PG_TIMERS_0) \
_op_(PMC_IMPL_PG_STATUS_0) \
_op_(PMC_IMPL_PART_AUD_POWER_GATE_CONTROL_0) \
_op_(PMC_IMPL_PART_AUD_POWER_GATE_STATUS_0) \
_op_(PMC_IMPL_PART_AUD_CLAMP_CONTROL_0) \
_op_(PMC_IMPL_PART_DFD_POWER_GATE_CONTROL_0) \
_op_(PMC_IMPL_PART_DFD_POWER_GATE_STATUS_0) \
_op_(PMC_IMPL_PART_DFD_CLAMP_CONTROL_0) \
_op_(PMC_IMPL_PART_DISP_POWER_GATE_CONTROL_0) \
_op_(PMC_IMPL_PART_DISP_POWER_GATE_STATUS_0) \
_op_(PMC_IMPL_PART_DISP_CLAMP_CONTROL_0) \
_op_(PMC_IMPL_PART_DISPB_POWER_GATE_CONTROL_0) \
_op_(PMC_IMPL_PART_DISPB_POWER_GATE_STATUS_0) \
_op_(PMC_IMPL_PART_DISPB_CLAMP_CONTROL_0) \
_op_(PMC_IMPL_PART_DISPC_POWER_GATE_CONTROL_0) \
_op_(PMC_IMPL_PART_DISPC_POWER_GATE_STATUS_0) \
_op_(PMC_IMPL_PART_DISPC_CLAMP_CONTROL_0) \
_op_(PMC_IMPL_PART_ISPA_POWER_GATE_CONTROL_0) \
_op_(PMC_IMPL_PART_ISPA_POWER_GATE_STATUS_0) \
_op_(PMC_IMPL_PART_ISPA_CLAMP_CONTROL_0) \
_op_(PMC_IMPL_PART_NVDEC_POWER_GATE_CONTROL_0) \
_op_(PMC_IMPL_PART_NVDEC_POWER_GATE_STATUS_0) \
_op_(PMC_IMPL_PART_NVDEC_CLAMP_CONTROL_0) \
_op_(PMC_IMPL_PART_NVJPG_POWER_GATE_CONTROL_0) \
_op_(PMC_IMPL_PART_NVJPG_POWER_GATE_STATUS_0) \
_op_(PMC_IMPL_PART_NVJPG_CLAMP_CONTROL_0) \
_op_(PMC_IMPL_PART_MPE_POWER_GATE_CONTROL_0) \
_op_(PMC_IMPL_PART_MPE_POWER_GATE_STATUS_0) \
_op_(PMC_IMPL_PART_MPE_CLAMP_CONTROL_0) \
_op_(PMC_IMPL_PART_PCX_POWER_GATE_CONTROL_0) \
_op_(PMC_IMPL_PART_PCX_POWER_GATE_STATUS_0) \
_op_(PMC_IMPL_PART_PCX_CLAMP_CONTROL_0) \
_op_(PMC_IMPL_PART_SAX_POWER_GATE_CONTROL_0) \
_op_(PMC_IMPL_PART_SAX_POWER_GATE_STATUS_0) \
_op_(PMC_IMPL_PART_SAX_CLAMP_CONTROL_0) \
_op_(PMC_IMPL_PART_VE_POWER_GATE_CONTROL_0) \
_op_(PMC_IMPL_PART_VE_POWER_GATE_STATUS_0) \
_op_(PMC_IMPL_PART_VE_CLAMP_CONTROL_0) \
_op_(PMC_IMPL_PART_VIC_POWER_GATE_CONTROL_0) \
_op_(PMC_IMPL_PART_VIC_POWER_GATE_STATUS_0) \
_op_(PMC_IMPL_PART_VIC_CLAMP_CONTROL_0) \
_op_(PMC_IMPL_PART_XUSBA_POWER_GATE_CONTROL_0) \
_op_(PMC_IMPL_PART_XUSBA_POWER_GATE_STATUS_0) \
_op_(PMC_IMPL_PART_XUSBA_CLAMP_CONTROL_0) \
_op_(PMC_IMPL_PART_XUSBB_POWER_GATE_CONTROL_0) \
_op_(PMC_IMPL_PART_XUSBB_POWER_GATE_STATUS_0) \
_op_(PMC_IMPL_PART_XUSBB_CLAMP_CONTROL_0) \
_op_(PMC_IMPL_PART_XUSBC_POWER_GATE_CONTROL_0) \
_op_(PMC_IMPL_PART_XUSBC_POWER_GATE_STATUS_0) \
_op_(PMC_IMPL_PART_XUSBC_CLAMP_CONTROL_0) \
_op_(PMC_IMPL_PART_SCRATCH_POWER_GATE_CONTROL_0) \
_op_(PMC_IMPL_PART_SCRATCH_POWER_GATE_STATUS_0) \
_op_(PMC_IMPL_PART_SCRATCH_CLAMP_CONTROL_0) \
_op_(PMC_IMPL_PART_AONPG_POWER_GATE_CONTROL_0) \
_op_(PMC_IMPL_PART_AONPG_POWER_GATE_STATUS_0) \
_op_(PMC_IMPL_PART_AONPG_CLAMP_CONTROL_0) \
_op_(PMC_IMPL_PART_CAR_POWER_GATE_CONTROL_0) \
_op_(PMC_IMPL_PART_CAR_POWER_GATE_STATUS_0) \
_op_(PMC_IMPL_PART_CAR_CLAMP_CONTROL_0) \
_op_(PMC_IMPL_PART_EMCA_POWER_GATE_CONTROL_0) \
_op_(PMC_IMPL_PART_EMCA_POWER_GATE_STATUS_0) \
_op_(PMC_IMPL_PART_EMCA_CLAMP_CONTROL_0) \
_op_(PMC_IMPL_PART_EMCB_POWER_GATE_CONTROL_0) \
_op_(PMC_IMPL_PART_EMCB_POWER_GATE_STATUS_0) \
_op_(PMC_IMPL_PART_EMCB_CLAMP_CONTROL_0) \
_op_(PMC_IMPL_PART_HOST_POWER_GATE_CONTROL_0) \
_op_(PMC_IMPL_PART_HOST_POWER_GATE_STATUS_0) \
_op_(PMC_IMPL_PART_HOST_CLAMP_CONTROL_0) \
_op_(PMC_IMPL_PART_MCA_POWER_GATE_CONTROL_0) \
_op_(PMC_IMPL_PART_MCA_POWER_GATE_STATUS_0) \
_op_(PMC_IMPL_PART_MCA_CLAMP_CONTROL_0) \
_op_(PMC_IMPL_PART_MCB_POWER_GATE_CONTROL_0) \
_op_(PMC_IMPL_PART_MCB_POWER_GATE_STATUS_0) \
_op_(PMC_IMPL_PART_MCB_CLAMP_CONTROL_0) \
_op_(PMC_IMPL_PART_MCHA_POWER_GATE_CONTROL_0) \
_op_(PMC_IMPL_PART_MCHA_POWER_GATE_STATUS_0) \
_op_(PMC_IMPL_PART_MCHA_CLAMP_CONTROL_0) \
_op_(PMC_IMPL_PART_MCHB_POWER_GATE_CONTROL_0) \
_op_(PMC_IMPL_PART_MCHB_POWER_GATE_STATUS_0) \
_op_(PMC_IMPL_PART_MCHB_CLAMP_CONTROL_0) \
_op_(PMC_IMPL_PART_MCHBB_POWER_GATE_CONTROL_0) \
_op_(PMC_IMPL_PART_MCHBB_POWER_GATE_STATUS_0) \
_op_(PMC_IMPL_PART_MCHBB_CLAMP_CONTROL_0) \
_op_(PMC_IMPL_PART_NIC_POWER_GATE_CONTROL_0) \
_op_(PMC_IMPL_PART_NIC_POWER_GATE_STATUS_0) \
_op_(PMC_IMPL_PART_NIC_CLAMP_CONTROL_0) \
_op_(PMC_IMPL_PART_SEC_POWER_GATE_CONTROL_0) \
_op_(PMC_IMPL_PART_SEC_POWER_GATE_STATUS_0) \
_op_(PMC_IMPL_PART_SEC_CLAMP_CONTROL_0) \
_op_(PMC_IMPL_PART_UFS_POWER_GATE_CONTROL_0) \
_op_(PMC_IMPL_PART_UFS_POWER_GATE_STATUS_0) \
_op_(PMC_IMPL_PART_UFS_CLAMP_CONTROL_0) \
_op_(PMC_IMPL_PART_BPMP_POWER_GATE_CONTROL_0) \
_op_(PMC_IMPL_PART_BPMP_POWER_GATE_STATUS_0) \
_op_(PMC_IMPL_PART_BPMP_CLAMP_CONTROL_0) \
_op_(PMC_IMPL_PART_SCE_POWER_GATE_CONTROL_0) \
_op_(PMC_IMPL_PART_SCE_POWER_GATE_STATUS_0) \
_op_(PMC_IMPL_PART_SCE_CLAMP_CONTROL_0) \
_op_(PMC_IMPL_PART_AOPG_TCM0_POWER_GATE_CONTROL_0) \
_op_(PMC_IMPL_PART_AOPG_TCM0_POWER_GATE_STATUS_0) \
_op_(PMC_IMPL_PART_AOPG_TCM0_CLAMP_CONTROL_0) \
_op_(PMC_IMPL_PART_AOPG_TCM1_POWER_GATE_CONTROL_0) \
_op_(PMC_IMPL_PART_AOPG_TCM1_POWER_GATE_STATUS_0) \
_op_(PMC_IMPL_PART_AOPG_TCM1_CLAMP_CONTROL_0) \
_op_(PMC_IMPL_PART_AOPG_TCM2_POWER_GATE_CONTROL_0) \
_op_(PMC_IMPL_PART_AOPG_TCM2_POWER_GATE_STATUS_0) \
_op_(PMC_IMPL_PART_AOPG_TCM2_CLAMP_CONTROL_0) \
_op_(PMC_IMPL_PART_AOPG_TCM3_POWER_GATE_CONTROL_0) \
_op_(PMC_IMPL_PART_AOPG_TCM3_POWER_GATE_STATUS_0) \
_op_(PMC_IMPL_PART_AOPG_TCM3_CLAMP_CONTROL_0) \
_op_(PMC_IMPL_PART_AOPG_TCM4_POWER_GATE_CONTROL_0) \
_op_(PMC_IMPL_PART_AOPG_TCM4_POWER_GATE_STATUS_0) \
_op_(PMC_IMPL_PART_AOPG_TCM4_CLAMP_CONTROL_0) \
_op_(PMC_IMPL_PART_AOPG_TCM5_POWER_GATE_CONTROL_0) \
_op_(PMC_IMPL_PART_AOPG_TCM5_POWER_GATE_STATUS_0) \
_op_(PMC_IMPL_PART_AOPG_TCM5_CLAMP_CONTROL_0) \
_op_(PMC_IMPL_PART_AOPG_TCM6_POWER_GATE_CONTROL_0) \
_op_(PMC_IMPL_PART_AOPG_TCM6_POWER_GATE_STATUS_0) \
_op_(PMC_IMPL_PART_AOPG_TCM6_CLAMP_CONTROL_0) \
_op_(PMC_IMPL_PART_AOPG_TCM7_POWER_GATE_CONTROL_0) \
_op_(PMC_IMPL_PART_AOPG_TCM7_POWER_GATE_STATUS_0) \
_op_(PMC_IMPL_PART_AOPG_TCM7_CLAMP_CONTROL_0) \
_op_(PMC_IMPL_PART_AOPG_CACHE_POWER_GATE_CONTROL_0) \
_op_(PMC_IMPL_PART_AOPG_CACHE_POWER_GATE_STATUS_0) \
_op_(PMC_IMPL_PART_AOPG_CACHE_CLAMP_CONTROL_0) \
_op_(PMC_IMPL_PART_AOPG_CAN0_POWER_GATE_CONTROL_0) \
_op_(PMC_IMPL_PART_AOPG_CAN0_POWER_GATE_STATUS_0) \
_op_(PMC_IMPL_PART_AOPG_CAN0_CLAMP_CONTROL_0) \
_op_(PMC_IMPL_PART_AOPG_CAN1_POWER_GATE_CONTROL_0) \
_op_(PMC_IMPL_PART_AOPG_CAN1_POWER_GATE_STATUS_0) \
_op_(PMC_IMPL_PART_AOPG_CAN1_CLAMP_CONTROL_0) \
_op_(PMC_IMPL_PMC2LIC_INTR_STATUS_0) \
_op_(PMC_IMPL_PMC2LIC_INTR_ENABLE_0) \
_op_(PMC_IMPL_AOVC_LOCK_CNTRL_0) \
_op_(PMC_IMPL_AOVC_LOCK_ID_STATUS_0) \
_op_(PMC_IMPL_TEST_CLK_MUX_SEL_0) \
_op_(PMC_IMPL_DPD_FSM_STATUS_0) \
_op_(PMC_IMPL_SC7_FSM_STATUS_0)


//
// ADDRESS SPACES
//

#define BASE_ADDRESS_PMC_IMPL   0x00000000

//
// ARPMC_IMPL REGISTER BANKS
//

#define PMC_IMPL0_FIRST_REG 0x0000 // PMC_IMPL_CNTRL_0
#define PMC_IMPL0_LAST_REG 0x0008 // PMC_IMPL_DPD_PADS_ORIDE_0
#define PMC_IMPL1_FIRST_REG 0x0010 // PMC_IMPL_DPD_ENABLE_0
#define PMC_IMPL1_LAST_REG 0x0120 // PMC_IMPL_DDR_CNTRL_MEM1_0
#define PMC_IMPL2_FIRST_REG 0x01d4 // PMC_IMPL_VFMON_ACTION_0
#define PMC_IMPL2_LAST_REG 0x0424 // PMC_IMPL_SC7_FSM_STATUS_0

// To satisfy various compilers and platforms,
// we let users control the types and syntax of certain constants, using macros.
#ifndef _MK_SHIFT_CONST
  #define _MK_SHIFT_CONST(_constant_) _constant_
#endif
#ifndef _MK_MASK_CONST
  #define _MK_MASK_CONST(_constant_) _constant_
#endif
#ifndef _MK_ENUM_CONST
  #define _MK_ENUM_CONST(_constant_) (_constant_ ## UL)
#endif
#ifndef _MK_ADDR_CONST
  #define _MK_ADDR_CONST(_constant_) _constant_
#endif
#ifndef _MK_FIELD_CONST
  #define _MK_FIELD_CONST(_mask_, _shift_) (_MK_MASK_CONST(_mask_) << _MK_SHIFT_CONST(_shift_))
#endif

#endif // ifndef ___ARPMC_IMPL_H_INC_
