<dec f='llvm/build/lib/Target/AArch64/AArch64GenPostLegalizeGILowering.inc' l='18' type='SparseBitVector&lt;&gt;'/>
<use f='llvm/build/lib/Target/AArch64/AArch64GenPostLegalizeGILowering.inc' l='127' u='m' c='_ZN12_GLOBAL__N_147AArch64GenPostLegalizerLoweringHelperRuleConfig14setRuleEnabledEN4llvm9StringRefE'/>
<use f='llvm/build/lib/Target/AArch64/AArch64GenPostLegalizeGILowering.inc' l='136' u='m' c='_ZN12_GLOBAL__N_147AArch64GenPostLegalizerLoweringHelperRuleConfig15setRuleDisabledEN4llvm9StringRefE'/>
<use f='llvm/build/lib/Target/AArch64/AArch64GenPostLegalizeGILowering.inc' l='141' u='m' c='_ZNK12_GLOBAL__N_147AArch64GenPostLegalizerLoweringHelperRuleConfig14isRuleDisabledEj'/>
<offset>0</offset>
