
*** Running vivado
    with args -log aurora_8b10b_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source aurora_8b10b_0.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source aurora_8b10b_0.tcl -notrace
Command: synth_design -top aurora_8b10b_0 -part xc7a200tfbg484-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tfbg484-2
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15696 
WARNING: [Synth 8-2507] parameter declaration becomes local in aurora_8b10b_0_GT_WRAPPER with formal parameter declaration list [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/gt/aurora_8b10b_0_transceiver_wrapper.v:219]
WARNING: [Synth 8-2507] parameter declaration becomes local in aurora_8b10b_0_GT_WRAPPER with formal parameter declaration list [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/gt/aurora_8b10b_0_transceiver_wrapper.v:221]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 880.949 ; gain = 195.477
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'aurora_8b10b_0' [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0.v:54]
INFO: [Synth 8-6157] synthesizing module 'aurora_8b10b_0_core' [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0_core.v:62]
	Parameter SIM_GTRESET_SPEEDUP bound to: FALSE - type: string 
	Parameter CC_FREQ_FACTOR bound to: 5'b11000 
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'aurora_8b10b_0_cdc_sync' [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_cdc_sync.v:104]
	Parameter c_cdc_type bound to: 2'b01 
	Parameter c_flop_input bound to: 1'b0 
	Parameter c_reset_state bound to: 1'b0 
	Parameter c_single_bit bound to: 1'b1 
	Parameter c_vector_width bound to: 6'b000010 
	Parameter c_mtbf_stages bound to: 3'b011 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_cdc_sync.v:129]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_cdc_sync.v:130]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_cdc_sync.v:131]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_cdc_sync.v:132]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_cdc_sync.v:133]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_cdc_sync.v:134]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_cdc_sync.v:135]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_cdc_sync.v:138]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_cdc_sync.v:139]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_cdc_sync.v:140]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_cdc_sync.v:141]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_cdc_sync.v:142]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_cdc_sync.v:143]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_cdc_sync.v:145]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_cdc_sync.v:150]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_cdc_sync.v:151]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_cdc_sync.v:152]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_cdc_sync.v:153]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_cdc_sync.v:154]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_cdc_sync.v:155]
INFO: [Synth 8-6155] done synthesizing module 'aurora_8b10b_0_cdc_sync' (1#1) [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_cdc_sync.v:104]
INFO: [Synth 8-6157] synthesizing module 'aurora_8b10b_0_RESET_LOGIC' [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_reset_logic.v:62]
INFO: [Synth 8-6157] synthesizing module 'aurora_8b10b_0_cdc_sync__parameterized0' [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_cdc_sync.v:104]
	Parameter c_cdc_type bound to: 2'b01 
	Parameter c_flop_input bound to: 1'b1 
	Parameter c_reset_state bound to: 1'b0 
	Parameter c_single_bit bound to: 1'b1 
	Parameter c_vector_width bound to: 6'b000010 
	Parameter c_mtbf_stages bound to: 3'b011 
INFO: [Synth 8-6155] done synthesizing module 'aurora_8b10b_0_cdc_sync__parameterized0' (1#1) [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_cdc_sync.v:104]
INFO: [Synth 8-6155] done synthesizing module 'aurora_8b10b_0_RESET_LOGIC' (2#1) [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_reset_logic.v:62]
INFO: [Synth 8-6157] synthesizing module 'aurora_8b10b_0_AURORA_LANE' [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_aurora_lane.v:65]
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'aurora_8b10b_0_LANE_INIT_SM' [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_lane_init_sm.v:62]
INFO: [Synth 8-6157] synthesizing module 'FDR' [D:/FPGA_SOFT/vivado_19_1/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13651]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDR' (3#1) [D:/FPGA_SOFT/vivado_19_1/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13651]
INFO: [Synth 8-6155] done synthesizing module 'aurora_8b10b_0_LANE_INIT_SM' (4#1) [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_lane_init_sm.v:62]
INFO: [Synth 8-6157] synthesizing module 'aurora_8b10b_0_CHBOND_COUNT_DEC' [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_chbond_count_dec.v:62]
	Parameter CHANNEL_BOND_LOAD_CODE bound to: 6'b100111 
INFO: [Synth 8-6155] done synthesizing module 'aurora_8b10b_0_CHBOND_COUNT_DEC' (5#1) [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_chbond_count_dec.v:62]
INFO: [Synth 8-6157] synthesizing module 'aurora_8b10b_0_SYM_GEN' [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_sym_gen.v:77]
INFO: [Synth 8-6155] done synthesizing module 'aurora_8b10b_0_SYM_GEN' (6#1) [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_sym_gen.v:77]
INFO: [Synth 8-6157] synthesizing module 'aurora_8b10b_0_SYM_DEC' [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_sym_dec.v:64]
	Parameter K_CHAR_0 bound to: 4'b1011 
	Parameter K_CHAR_1 bound to: 4'b1100 
	Parameter SP_DATA_0 bound to: 4'b0100 
	Parameter SP_DATA_1 bound to: 4'b1010 
	Parameter SPA_DATA_0 bound to: 4'b0010 
	Parameter SPA_DATA_1 bound to: 4'b1100 
	Parameter SP_NEG_DATA_0 bound to: 4'b1011 
	Parameter SP_NEG_DATA_1 bound to: 4'b0101 
	Parameter SPA_NEG_DATA_0 bound to: 4'b1101 
	Parameter SPA_NEG_DATA_1 bound to: 4'b0011 
	Parameter PAD_0 bound to: 4'b1001 
	Parameter PAD_1 bound to: 4'b1100 
	Parameter SCP_0 bound to: 4'b0101 
	Parameter SCP_1 bound to: 4'b1100 
	Parameter SCP_2 bound to: 4'b1111 
	Parameter SCP_3 bound to: 4'b1011 
	Parameter ECP_0 bound to: 4'b1111 
	Parameter ECP_1 bound to: 4'b1101 
	Parameter ECP_2 bound to: 4'b1111 
	Parameter ECP_3 bound to: 4'b1110 
	Parameter A_CHAR_0 bound to: 4'b0111 
	Parameter A_CHAR_1 bound to: 4'b1100 
	Parameter VER_DATA_0 bound to: 4'b1110 
	Parameter VER_DATA_1 bound to: 4'b1000 
	Parameter CC_CHAR_0 bound to: 4'b1111 
	Parameter CC_CHAR_1 bound to: 4'b0111 
INFO: [Synth 8-6155] done synthesizing module 'aurora_8b10b_0_SYM_DEC' (7#1) [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_sym_dec.v:64]
INFO: [Synth 8-6157] synthesizing module 'aurora_8b10b_0_ERR_DETECT' [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_err_detect.v:65]
	Parameter ENABLE_SOFT_ERR_MONITOR bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_err_detect.v:205]
INFO: [Synth 8-6155] done synthesizing module 'aurora_8b10b_0_ERR_DETECT' (8#1) [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_err_detect.v:65]
INFO: [Synth 8-6157] synthesizing module 'aurora_8b10b_0_hotplug' [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_hotplug.v:53]
	Parameter ENABLE_HOTPLUG bound to: 1 - type: integer 
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
INFO: [Synth 8-3936] Found unconnected internal register 'link_reset_r_reg' and it is trimmed from '2' to '1' bits. [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_hotplug.v:185]
INFO: [Synth 8-6155] done synthesizing module 'aurora_8b10b_0_hotplug' (9#1) [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_hotplug.v:53]
INFO: [Synth 8-6157] synthesizing module 'aurora_8b10b_0_scrambler_top' [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_scrambler_top.v:55]
INFO: [Synth 8-6157] synthesizing module 'aurora_8b10b_0_scrambler' [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_scrambler.v:55]
	Parameter C_SEED bound to: 16'b1111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'aurora_8b10b_0_scrambler' (10#1) [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_scrambler.v:55]
INFO: [Synth 8-6155] done synthesizing module 'aurora_8b10b_0_scrambler_top' (11#1) [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_scrambler_top.v:55]
INFO: [Synth 8-6157] synthesizing module 'aurora_8b10b_0_descrambler_top' [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_descrambler_top.v:55]
INFO: [Synth 8-6155] done synthesizing module 'aurora_8b10b_0_descrambler_top' (12#1) [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_descrambler_top.v:55]
INFO: [Synth 8-6155] done synthesizing module 'aurora_8b10b_0_AURORA_LANE' (13#1) [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_aurora_lane.v:65]
INFO: [Synth 8-6157] synthesizing module 'aurora_8b10b_0_GT_WRAPPER' [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/gt/aurora_8b10b_0_transceiver_wrapper.v:57]
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
	Parameter SIM_GTRESET_SPEEDUP bound to: FALSE - type: string 
	Parameter STABLE_CLOCK_PERIOD bound to: 20 - type: integer 
	Parameter RX_CDRLOCK_TIME bound to: 40000.000000 - type: float 
	Parameter WAIT_TIME_CDRLOCK bound to: 2000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'aurora_8b10b_0_tx_startup_fsm' [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/gt/aurora_8b10b_0_tx_startup_fsm.v:76]
	Parameter GT_TYPE bound to: GTP - type: string 
	Parameter STABLE_CLOCK_PERIOD bound to: 20 - type: integer 
	Parameter RETRY_COUNTER_BITWIDTH bound to: 8 - type: integer 
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
	Parameter TX_PLL0_USED bound to: TRUE - type: string 
	Parameter RX_PLL0_USED bound to: TRUE - type: string 
	Parameter PHASE_ALIGNMENT_MANUAL bound to: FALSE - type: string 
	Parameter INIT bound to: 4'b0000 
	Parameter ASSERT_ALL_RESETS bound to: 4'b0001 
	Parameter WAIT_FOR_PLL_LOCK bound to: 4'b0010 
	Parameter RELEASE_PLL_RESET bound to: 4'b0011 
	Parameter WAIT_FOR_TXOUTCLK bound to: 4'b0100 
	Parameter RELEASE_MMCM_RESET bound to: 4'b0101 
	Parameter WAIT_FOR_TXUSRCLK bound to: 4'b0110 
	Parameter WAIT_RESET_DONE bound to: 4'b0111 
	Parameter DO_PHASE_ALIGNMENT bound to: 4'b1000 
	Parameter RESET_FSM_DONE bound to: 4'b1001 
	Parameter MMCM_LOCK_CNT_MAX bound to: 1024 - type: integer 
	Parameter STARTUP_DELAY bound to: 500 - type: integer 
	Parameter WAIT_CYCLES bound to: 25 - type: integer 
	Parameter WAIT_MAX bound to: 35 - type: integer 
	Parameter WAIT_TIMEOUT_2ms bound to: 100000 - type: integer 
	Parameter WAIT_TLOCK_MAX bound to: 5000 - type: integer 
	Parameter WAIT_TIMEOUT_500us bound to: 25000 - type: integer 
	Parameter WAIT_1us_CYCLES bound to: 50 - type: integer 
	Parameter WAIT_1us bound to: 60 - type: integer 
	Parameter WAIT_TIME_MAX bound to: 500 - type: integer 
	Parameter PORT_WIDTH bound to: 17 - type: integer 
	Parameter MAX_RETRIES bound to: 255 - type: integer 
	Parameter MAX_WAIT_BYPASS bound to: 86784 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'aurora_8b10b_0_tx_startup_fsm' (14#1) [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/gt/aurora_8b10b_0_tx_startup_fsm.v:76]
INFO: [Synth 8-6157] synthesizing module 'aurora_8b10b_0_rx_startup_fsm' [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/gt/aurora_8b10b_0_rx_startup_fsm.v:75]
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
	Parameter GT_TYPE bound to: GTP - type: string 
	Parameter STABLE_CLOCK_PERIOD bound to: 20 - type: integer 
	Parameter RETRY_COUNTER_BITWIDTH bound to: 8 - type: integer 
	Parameter TX_PLL0_USED bound to: TRUE - type: string 
	Parameter RX_PLL0_USED bound to: TRUE - type: string 
	Parameter PHASE_ALIGNMENT_MANUAL bound to: FALSE - type: string 
	Parameter INIT bound to: 4'b0000 
	Parameter ASSERT_ALL_RESETS bound to: 4'b0001 
	Parameter WAIT_FOR_PLL_LOCK bound to: 4'b0010 
	Parameter RELEASE_PLL_RESET bound to: 4'b0011 
	Parameter VERIFY_RECCLK_STABLE bound to: 4'b0100 
	Parameter RELEASE_MMCM_RESET bound to: 4'b0101 
	Parameter WAIT_FOR_RXUSRCLK bound to: 4'b0110 
	Parameter WAIT_RESET_DONE bound to: 4'b0111 
	Parameter DO_PHASE_ALIGNMENT bound to: 4'b1000 
	Parameter MONITOR_DATA_VALID bound to: 4'b1001 
	Parameter FSM_DONE bound to: 4'b1010 
	Parameter MMCM_LOCK_CNT_MAX bound to: 1024 - type: integer 
	Parameter STARTUP_DELAY bound to: 500 - type: integer 
	Parameter WAIT_CYCLES bound to: 25 - type: integer 
	Parameter WAIT_MAX bound to: 35 - type: integer 
	Parameter WAIT_TIMEOUT_2ms bound to: 250000 - type: integer 
	Parameter WAIT_TLOCK_MAX bound to: 5000 - type: integer 
	Parameter WAIT_TIMEOUT_500us bound to: 25000 - type: integer 
	Parameter WAIT_TIMEOUT_1us bound to: 50 - type: integer 
	Parameter WAIT_TIMEOUT_100us bound to: 5000 - type: integer 
	Parameter WAIT_TIME_ADAPT bound to: 1480000 - type: integer 
	Parameter WAIT_TIME_MAX bound to: 500 - type: integer 
	Parameter PORT_WIDTH bound to: 18 - type: integer 
	Parameter MAX_RETRIES bound to: 255 - type: integer 
	Parameter MAX_WAIT_BYPASS bound to: 5000 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element time_out_500us_reg was removed.  [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/gt/aurora_8b10b_0_rx_startup_fsm.v:395]
WARNING: [Synth 8-6014] Unused sequential element pll_reset_asserted_reg was removed.  [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/gt/aurora_8b10b_0_rx_startup_fsm.v:681]
INFO: [Synth 8-6155] done synthesizing module 'aurora_8b10b_0_rx_startup_fsm' (15#1) [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/gt/aurora_8b10b_0_rx_startup_fsm.v:75]
INFO: [Synth 8-6157] synthesizing module 'aurora_8b10b_0_multi_gt' [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/gt/aurora_8b10b_0_multi_gt.v:56]
	Parameter WRAPPER_SIM_GTRESET_SPEEDUP bound to: FALSE - type: string 
INFO: [Synth 8-6157] synthesizing module 'aurora_8b10b_0_gt' [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/gt/aurora_8b10b_0_gt.v:55]
	Parameter GT_SIM_GTRESET_SPEEDUP bound to: FALSE - type: string 
	Parameter TXSYNC_OVRD_IN bound to: 1'b0 
	Parameter TXSYNC_MULTILANE_IN bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'GTPE2_CHANNEL' [D:/FPGA_SOFT/vivado_19_1/Vivado/2019.1/scripts/rt/data/unisim_comp.v:19917]
	Parameter ACJTAG_DEBUG_MODE bound to: 1'b0 
	Parameter ACJTAG_MODE bound to: 1'b0 
	Parameter ACJTAG_RESET bound to: 1'b0 
	Parameter ADAPT_CFG0 bound to: 20'b00000000000000000000 
	Parameter ALIGN_COMMA_DOUBLE bound to: FALSE - type: string 
	Parameter ALIGN_COMMA_ENABLE bound to: 10'b1111111111 
	Parameter ALIGN_COMMA_WORD bound to: 2 - type: integer 
	Parameter ALIGN_MCOMMA_DET bound to: TRUE - type: string 
	Parameter ALIGN_MCOMMA_VALUE bound to: 10'b1010000011 
	Parameter ALIGN_PCOMMA_DET bound to: TRUE - type: string 
	Parameter ALIGN_PCOMMA_VALUE bound to: 10'b0101111100 
	Parameter CBCC_DATA_SOURCE_SEL bound to: DECODED - type: string 
	Parameter CFOK_CFG bound to: 43'b1001001000000000000000001000000111010000000 
	Parameter CFOK_CFG2 bound to: 7'b0100000 
	Parameter CFOK_CFG3 bound to: 7'b0100000 
	Parameter CFOK_CFG4 bound to: 1'b0 
	Parameter CFOK_CFG5 bound to: 2'b00 
	Parameter CFOK_CFG6 bound to: 4'b0000 
	Parameter CHAN_BOND_KEEP_ALIGN bound to: FALSE - type: string 
	Parameter CHAN_BOND_MAX_SKEW bound to: 7 - type: integer 
	Parameter CHAN_BOND_SEQ_1_1 bound to: 10'b0101111100 
	Parameter CHAN_BOND_SEQ_1_2 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_3 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_4 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_ENABLE bound to: 4'b0001 
	Parameter CHAN_BOND_SEQ_2_1 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_2 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_3 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_4 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_ENABLE bound to: 4'b0000 
	Parameter CHAN_BOND_SEQ_2_USE bound to: FALSE - type: string 
	Parameter CHAN_BOND_SEQ_LEN bound to: 1 - type: integer 
	Parameter CLK_COMMON_SWING bound to: 1'b0 
	Parameter CLK_CORRECT_USE bound to: TRUE - type: string 
	Parameter CLK_COR_KEEP_IDLE bound to: FALSE - type: string 
	Parameter CLK_COR_MAX_LAT bound to: 17 - type: integer 
	Parameter CLK_COR_MIN_LAT bound to: 12 - type: integer 
	Parameter CLK_COR_PRECEDENCE bound to: TRUE - type: string 
	Parameter CLK_COR_REPEAT_WAIT bound to: 0 - type: integer 
	Parameter CLK_COR_SEQ_1_1 bound to: 10'b0111110111 
	Parameter CLK_COR_SEQ_1_2 bound to: 10'b0111110111 
	Parameter CLK_COR_SEQ_1_3 bound to: 10'b0100000000 
	Parameter CLK_COR_SEQ_1_4 bound to: 10'b0100000000 
	Parameter CLK_COR_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter CLK_COR_SEQ_2_1 bound to: 10'b0100000000 
	Parameter CLK_COR_SEQ_2_2 bound to: 10'b0100000000 
	Parameter CLK_COR_SEQ_2_3 bound to: 10'b0100000000 
	Parameter CLK_COR_SEQ_2_4 bound to: 10'b0100000000 
	Parameter CLK_COR_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter CLK_COR_SEQ_2_USE bound to: FALSE - type: string 
	Parameter CLK_COR_SEQ_LEN bound to: 2 - type: integer 
	Parameter DEC_MCOMMA_DETECT bound to: TRUE - type: string 
	Parameter DEC_PCOMMA_DETECT bound to: TRUE - type: string 
	Parameter DEC_VALID_COMMA_ONLY bound to: FALSE - type: string 
	Parameter DMONITOR_CFG bound to: 24'b000000000000101000000000 
	Parameter ES_CLK_PHASE_SEL bound to: 1'b0 
	Parameter ES_CONTROL bound to: 6'b000000 
	Parameter ES_ERRDET_EN bound to: FALSE - type: string 
	Parameter ES_EYE_SCAN_EN bound to: FALSE - type: string 
	Parameter ES_HORZ_OFFSET bound to: 12'b000000010000 
	Parameter ES_PMA_CFG bound to: 10'b0000000000 
	Parameter ES_PRESCALE bound to: 5'b00000 
	Parameter ES_QUALIFIER bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ES_QUAL_MASK bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ES_SDATA_MASK bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ES_VERT_OFFSET bound to: 9'b000000000 
	Parameter FTS_DESKEW_SEQ_ENABLE bound to: 4'b1111 
	Parameter FTS_LANE_DESKEW_CFG bound to: 4'b1111 
	Parameter FTS_LANE_DESKEW_EN bound to: FALSE - type: string 
	Parameter GEARBOX_MODE bound to: 3'b000 
	Parameter IS_CLKRSVD0_INVERTED bound to: 1'b0 
	Parameter IS_CLKRSVD1_INVERTED bound to: 1'b0 
	Parameter IS_DMONITORCLK_INVERTED bound to: 1'b0 
	Parameter IS_DRPCLK_INVERTED bound to: 1'b0 
	Parameter IS_RXUSRCLK2_INVERTED bound to: 1'b0 
	Parameter IS_RXUSRCLK_INVERTED bound to: 1'b0 
	Parameter IS_SIGVALIDCLK_INVERTED bound to: 1'b0 
	Parameter IS_TXPHDLYTSTCLK_INVERTED bound to: 1'b0 
	Parameter IS_TXUSRCLK2_INVERTED bound to: 1'b0 
	Parameter IS_TXUSRCLK_INVERTED bound to: 1'b0 
	Parameter LOOPBACK_CFG bound to: 1'b0 
	Parameter OUTREFCLK_SEL_INV bound to: 2'b11 
	Parameter PCS_PCIE_EN bound to: FALSE - type: string 
	Parameter PCS_RSVD_ATTR bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PD_TRANS_TIME_FROM_P2 bound to: 12'b000000111100 
	Parameter PD_TRANS_TIME_NONE_P2 bound to: 8'b00111100 
	Parameter PD_TRANS_TIME_TO_P2 bound to: 8'b01100100 
	Parameter PMA_LOOPBACK_CFG bound to: 1'b0 
	Parameter PMA_RSV bound to: 819 - type: integer 
	Parameter PMA_RSV2 bound to: 8256 - type: integer 
	Parameter PMA_RSV3 bound to: 2'b00 
	Parameter PMA_RSV4 bound to: 4'b0000 
	Parameter PMA_RSV5 bound to: 1'b0 
	Parameter PMA_RSV6 bound to: 1'b0 
	Parameter PMA_RSV7 bound to: 1'b0 
	Parameter RXBUFRESET_TIME bound to: 5'b00001 
	Parameter RXBUF_ADDR_MODE bound to: FULL - type: string 
	Parameter RXBUF_EIDLE_HI_CNT bound to: 4'b1000 
	Parameter RXBUF_EIDLE_LO_CNT bound to: 4'b0000 
	Parameter RXBUF_EN bound to: TRUE - type: string 
	Parameter RXBUF_RESET_ON_CB_CHANGE bound to: TRUE - type: string 
	Parameter RXBUF_RESET_ON_COMMAALIGN bound to: FALSE - type: string 
	Parameter RXBUF_RESET_ON_EIDLE bound to: FALSE - type: string 
	Parameter RXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter RXBUF_THRESH_OVFLW bound to: 61 - type: integer 
	Parameter RXBUF_THRESH_OVRD bound to: FALSE - type: string 
	Parameter RXBUF_THRESH_UNDFLW bound to: 4 - type: integer 
	Parameter RXCDRFREQRESET_TIME bound to: 5'b00001 
	Parameter RXCDRPHRESET_TIME bound to: 5'b00001 
	Parameter RXCDR_CFG bound to: 83'b00000000000000000010000011111111110000100000110000000000001000001000001000000010000 
	Parameter RXCDR_FR_RESET_ON_EIDLE bound to: 1'b0 
	Parameter RXCDR_HOLD_DURING_EIDLE bound to: 1'b0 
	Parameter RXCDR_LOCK_CFG bound to: 6'b001001 
	Parameter RXCDR_PH_RESET_ON_EIDLE bound to: 1'b0 
	Parameter RXDLY_CFG bound to: 16'b0000000000011111 
	Parameter RXDLY_LCFG bound to: 9'b000110000 
	Parameter RXDLY_TAP_CFG bound to: 16'b0000000000000000 
	Parameter RXGEARBOX_EN bound to: FALSE - type: string 
	Parameter RXISCANRESET_TIME bound to: 5'b00001 
	Parameter RXLPMRESET_TIME bound to: 7'b0001111 
	Parameter RXLPM_BIAS_STARTUP_DISABLE bound to: 1'b0 
	Parameter RXLPM_CFG bound to: 4'b0110 
	Parameter RXLPM_CFG1 bound to: 1'b0 
	Parameter RXLPM_CM_CFG bound to: 1'b0 
	Parameter RXLPM_GC_CFG bound to: 9'b111100010 
	Parameter RXLPM_GC_CFG2 bound to: 3'b001 
	Parameter RXLPM_HF_CFG bound to: 14'b00001111110000 
	Parameter RXLPM_HF_CFG2 bound to: 5'b01010 
	Parameter RXLPM_HF_CFG3 bound to: 4'b0000 
	Parameter RXLPM_HOLD_DURING_EIDLE bound to: 1'b0 
	Parameter RXLPM_INCM_CFG bound to: 1'b1 
	Parameter RXLPM_IPCM_CFG bound to: 1'b0 
	Parameter RXLPM_LF_CFG bound to: 18'b000000001111110000 
	Parameter RXLPM_LF_CFG2 bound to: 5'b01010 
	Parameter RXLPM_OSINT_CFG bound to: 3'b100 
	Parameter RXOOB_CFG bound to: 7'b0000110 
	Parameter RXOOB_CLK_CFG bound to: PMA - type: string 
	Parameter RXOSCALRESET_TIME bound to: 5'b00011 
	Parameter RXOSCALRESET_TIMEOUT bound to: 5'b00000 
	Parameter RXOUT_DIV bound to: 4 - type: integer 
	Parameter RXPCSRESET_TIME bound to: 5'b00001 
	Parameter RXPHDLY_CFG bound to: 24'b000010000100000000100000 
	Parameter RXPH_CFG bound to: 24'b110000000000000000000010 
	Parameter RXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter RXPI_CFG0 bound to: 3'b000 
	Parameter RXPI_CFG1 bound to: 1'b1 
	Parameter RXPI_CFG2 bound to: 1'b1 
	Parameter RXPMARESET_TIME bound to: 5'b00011 
	Parameter RXPRBS_ERR_LOOPBACK bound to: 1'b0 
	Parameter RXSLIDE_AUTO_WAIT bound to: 7 - type: integer 
	Parameter RXSLIDE_MODE bound to: OFF - type: string 
	Parameter RXSYNC_MULTILANE bound to: 1'b0 
	Parameter RXSYNC_OVRD bound to: 1'b0 
	Parameter RXSYNC_SKIP_DA bound to: 1'b0 
	Parameter RX_BIAS_CFG bound to: 16'b0000111100110011 
	Parameter RX_BUFFER_CFG bound to: 6'b000000 
	Parameter RX_CLK25_DIV bound to: 5 - type: integer 
	Parameter RX_CLKMUX_EN bound to: 1'b1 
	Parameter RX_CM_SEL bound to: 2'b11 
	Parameter RX_CM_TRIM bound to: 4'b1010 
	Parameter RX_DATA_WIDTH bound to: 20 - type: integer 
	Parameter RX_DDI_SEL bound to: 6'b000000 
	Parameter RX_DEBUG_CFG bound to: 14'b00000000000000 
	Parameter RX_DEFER_RESET_BUF_EN bound to: TRUE - type: string 
	Parameter RX_DISPERR_SEQ_MATCH bound to: TRUE - type: string 
	Parameter RX_OS_CFG bound to: 13'b0000010000000 
	Parameter RX_SIG_VALID_DLY bound to: 10 - type: integer 
	Parameter RX_XCLK_SEL bound to: RXREC - type: string 
	Parameter SAS_MAX_COM bound to: 64 - type: integer 
	Parameter SAS_MIN_COM bound to: 36 - type: integer 
	Parameter SATA_BURST_SEQ_LEN bound to: 4'b0101 
	Parameter SATA_BURST_VAL bound to: 3'b100 
	Parameter SATA_EIDLE_VAL bound to: 3'b100 
	Parameter SATA_MAX_BURST bound to: 8 - type: integer 
	Parameter SATA_MAX_INIT bound to: 21 - type: integer 
	Parameter SATA_MAX_WAKE bound to: 7 - type: integer 
	Parameter SATA_MIN_BURST bound to: 4 - type: integer 
	Parameter SATA_MIN_INIT bound to: 12 - type: integer 
	Parameter SATA_MIN_WAKE bound to: 4 - type: integer 
	Parameter SATA_PLL_CFG bound to: VCO_3000MHZ - type: string 
	Parameter SHOW_REALIGN_COMMA bound to: TRUE - type: string 
	Parameter SIM_RECEIVER_DETECT_PASS bound to: TRUE - type: string 
	Parameter SIM_RESET_SPEEDUP bound to: FALSE - type: string 
	Parameter SIM_TX_EIDLE_DRIVE_LEVEL bound to: X - type: string 
	Parameter SIM_VERSION bound to: 2.0 - type: string 
	Parameter TERM_RCAL_CFG bound to: 15'b100001000010000 
	Parameter TERM_RCAL_OVRD bound to: 3'b000 
	Parameter TRANS_TIME_RATE bound to: 8'b00001110 
	Parameter TST_RSV bound to: 0 - type: integer 
	Parameter TXBUF_EN bound to: TRUE - type: string 
	Parameter TXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter TXDLY_CFG bound to: 16'b0000000000011111 
	Parameter TXDLY_LCFG bound to: 9'b000110000 
	Parameter TXDLY_TAP_CFG bound to: 16'b0000000000000000 
	Parameter TXGEARBOX_EN bound to: FALSE - type: string 
	Parameter TXOOB_CFG bound to: 1'b0 
	Parameter TXOUT_DIV bound to: 4 - type: integer 
	Parameter TXPCSRESET_TIME bound to: 5'b00001 
	Parameter TXPHDLY_CFG bound to: 24'b000010000100000000100000 
	Parameter TXPH_CFG bound to: 16'b0000011110000000 
	Parameter TXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter TXPI_CFG0 bound to: 2'b00 
	Parameter TXPI_CFG1 bound to: 2'b00 
	Parameter TXPI_CFG2 bound to: 2'b00 
	Parameter TXPI_CFG3 bound to: 1'b0 
	Parameter TXPI_CFG4 bound to: 1'b0 
	Parameter TXPI_CFG5 bound to: 3'b000 
	Parameter TXPI_GREY_SEL bound to: 1'b0 
	Parameter TXPI_INVSTROBE_SEL bound to: 1'b0 
	Parameter TXPI_PPMCLK_SEL bound to: TXUSRCLK2 - type: string 
	Parameter TXPI_PPM_CFG bound to: 8'b00000000 
	Parameter TXPI_SYNFREQ_PPM bound to: 3'b000 
	Parameter TXPMARESET_TIME bound to: 5'b00001 
	Parameter TXSYNC_MULTILANE bound to: 1'b0 
	Parameter TXSYNC_OVRD bound to: 1'b0 
	Parameter TXSYNC_SKIP_DA bound to: 1'b0 
	Parameter TX_CLK25_DIV bound to: 5 - type: integer 
	Parameter TX_CLKMUX_EN bound to: 1'b1 
	Parameter TX_DATA_WIDTH bound to: 20 - type: integer 
	Parameter TX_DEEMPH0 bound to: 6'b000000 
	Parameter TX_DEEMPH1 bound to: 6'b000000 
	Parameter TX_DRIVE_MODE bound to: DIRECT - type: string 
	Parameter TX_EIDLE_ASSERT_DELAY bound to: 3'b110 
	Parameter TX_EIDLE_DEASSERT_DELAY bound to: 3'b100 
	Parameter TX_LOOPBACK_DRIVE_HIZ bound to: FALSE - type: string 
	Parameter TX_MAINCURSOR_SEL bound to: 1'b0 
	Parameter TX_MARGIN_FULL_0 bound to: 7'b1001110 
	Parameter TX_MARGIN_FULL_1 bound to: 7'b1001001 
	Parameter TX_MARGIN_FULL_2 bound to: 7'b1000101 
	Parameter TX_MARGIN_FULL_3 bound to: 7'b1000010 
	Parameter TX_MARGIN_FULL_4 bound to: 7'b1000000 
	Parameter TX_MARGIN_LOW_0 bound to: 7'b1000110 
	Parameter TX_MARGIN_LOW_1 bound to: 7'b1000100 
	Parameter TX_MARGIN_LOW_2 bound to: 7'b1000010 
	Parameter TX_MARGIN_LOW_3 bound to: 7'b1000000 
	Parameter TX_MARGIN_LOW_4 bound to: 7'b1000000 
	Parameter TX_PREDRIVER_MODE bound to: 1'b0 
	Parameter TX_RXDETECT_CFG bound to: 14'b01100000110010 
	Parameter TX_RXDETECT_REF bound to: 3'b100 
	Parameter TX_XCLK_SEL bound to: TXOUT - type: string 
	Parameter UCODEER_CLR bound to: 1'b0 
	Parameter USE_PCS_CLK_PHASE_SEL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'GTPE2_CHANNEL' (16#1) [D:/FPGA_SOFT/vivado_19_1/Vivado/2019.1/scripts/rt/data/unisim_comp.v:19917]
INFO: [Synth 8-6157] synthesizing module 'aurora_8b10b_0_gtrxreset_seq' [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/gt/aurora_8b10b_0_gtrxreset_seq.v:54]
	Parameter idle bound to: 3'b000 
	Parameter drp_rd bound to: 3'b001 
	Parameter wait_rd_data bound to: 3'b010 
	Parameter wr_16 bound to: 3'b011 
	Parameter wait_wr_done1 bound to: 3'b100 
	Parameter wait_pmareset bound to: 3'b101 
	Parameter wr_20 bound to: 3'b110 
	Parameter wait_wr_done2 bound to: 3'b111 
INFO: [Synth 8-226] default block is never used [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/gt/aurora_8b10b_0_gtrxreset_seq.v:237]
INFO: [Synth 8-226] default block is never used [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/gt/aurora_8b10b_0_gtrxreset_seq.v:298]
INFO: [Synth 8-6155] done synthesizing module 'aurora_8b10b_0_gtrxreset_seq' (17#1) [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/gt/aurora_8b10b_0_gtrxreset_seq.v:54]
INFO: [Synth 8-4471] merging register 'drp_busy_i2_reg' into 'drp_busy_i1_reg' [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/gt/aurora_8b10b_0_gt.v:901]
WARNING: [Synth 8-6014] Unused sequential element drp_busy_i2_reg was removed.  [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/gt/aurora_8b10b_0_gt.v:901]
INFO: [Synth 8-6155] done synthesizing module 'aurora_8b10b_0_gt' (18#1) [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/gt/aurora_8b10b_0_gt.v:55]
INFO: [Synth 8-6155] done synthesizing module 'aurora_8b10b_0_multi_gt' (19#1) [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/gt/aurora_8b10b_0_multi_gt.v:56]
INFO: [Synth 8-4471] merging register 'rxfsm_rxresetdone_r1_reg' into 'rxfsm_rxresetdone_r_reg' [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/gt/aurora_8b10b_0_transceiver_wrapper.v:344]
WARNING: [Synth 8-6014] Unused sequential element rxfsm_rxresetdone_r1_reg was removed.  [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/gt/aurora_8b10b_0_transceiver_wrapper.v:344]
INFO: [Synth 8-6155] done synthesizing module 'aurora_8b10b_0_GT_WRAPPER' (20#1) [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/gt/aurora_8b10b_0_transceiver_wrapper.v:57]
INFO: [Synth 8-6157] synthesizing module 'aurora_8b10b_0_GLOBAL_LOGIC' [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_global_logic.v:62]
INFO: [Synth 8-6157] synthesizing module 'aurora_8b10b_0_CHANNEL_INIT_SM' [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_channel_init_sm.v:79]
	Parameter WATCHDOG_TIMEOUT bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FD' [D:/FPGA_SOFT/vivado_19_1/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13423]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'FD' (21#1) [D:/FPGA_SOFT/vivado_19_1/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13423]
INFO: [Synth 8-6155] done synthesizing module 'aurora_8b10b_0_CHANNEL_INIT_SM' (22#1) [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_channel_init_sm.v:79]
INFO: [Synth 8-6157] synthesizing module 'aurora_8b10b_0_IDLE_AND_VER_GEN' [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_idle_and_ver_gen.v:65]
INFO: [Synth 8-6157] synthesizing module 'FDR__parameterized0' [D:/FPGA_SOFT/vivado_19_1/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13651]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDR__parameterized0' (22#1) [D:/FPGA_SOFT/vivado_19_1/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13651]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [D:/FPGA_SOFT/vivado_19_1/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77684]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (23#1) [D:/FPGA_SOFT/vivado_19_1/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77684]
INFO: [Synth 8-6157] synthesizing module 'FD__parameterized0' [D:/FPGA_SOFT/vivado_19_1/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13423]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FD__parameterized0' (23#1) [D:/FPGA_SOFT/vivado_19_1/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13423]
INFO: [Synth 8-6155] done synthesizing module 'aurora_8b10b_0_IDLE_AND_VER_GEN' (24#1) [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_idle_and_ver_gen.v:65]
INFO: [Synth 8-6157] synthesizing module 'aurora_8b10b_0_CHANNEL_ERR_DETECT' [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_channel_err_detect.v:65]
INFO: [Synth 8-6155] done synthesizing module 'aurora_8b10b_0_CHANNEL_ERR_DETECT' (25#1) [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_channel_err_detect.v:65]
INFO: [Synth 8-6155] done synthesizing module 'aurora_8b10b_0_GLOBAL_LOGIC' (26#1) [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_global_logic.v:62]
INFO: [Synth 8-6157] synthesizing module 'aurora_8b10b_0_AXI_TO_LL' [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_axi_to_ll.v:62]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter STRB_WIDTH bound to: 2 - type: integer 
	Parameter BC bound to: 2 - type: integer 
	Parameter USE_4_NFC bound to: 0 - type: integer 
	Parameter REM_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'aurora_8b10b_0_AXI_TO_LL' (27#1) [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_axi_to_ll.v:62]
INFO: [Synth 8-6157] synthesizing module 'aurora_8b10b_0_STANDARD_CC_MODULE' [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_standard_cc_module.v:65]
	Parameter CC_FREQ_FACTOR bound to: 5'b11000 
INFO: [Synth 8-6155] done synthesizing module 'aurora_8b10b_0_STANDARD_CC_MODULE' (28#1) [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_standard_cc_module.v:65]
INFO: [Synth 8-6157] synthesizing module 'aurora_8b10b_0_TX_LL' [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_tx_ll.v:63]
INFO: [Synth 8-6157] synthesizing module 'aurora_8b10b_0_TX_LL_DATAPATH' [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_tx_ll_datapath.v:62]
INFO: [Synth 8-226] default block is never used [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_tx_ll_datapath.v:184]
INFO: [Synth 8-226] default block is never used [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_tx_ll_datapath.v:219]
INFO: [Synth 8-6155] done synthesizing module 'aurora_8b10b_0_TX_LL_DATAPATH' (29#1) [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_tx_ll_datapath.v:62]
INFO: [Synth 8-6157] synthesizing module 'aurora_8b10b_0_TX_LL_CONTROL' [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_tx_ll_control.v:63]
INFO: [Synth 8-6155] done synthesizing module 'aurora_8b10b_0_TX_LL_CONTROL' (30#1) [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_tx_ll_control.v:63]
INFO: [Synth 8-6155] done synthesizing module 'aurora_8b10b_0_TX_LL' (31#1) [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_tx_ll.v:63]
INFO: [Synth 8-6157] synthesizing module 'aurora_8b10b_0_LL_TO_AXI' [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_ll_to_axi.v:62]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter STRB_WIDTH bound to: 2 - type: integer 
	Parameter USE_UFC_REM bound to: 0 - type: integer 
	Parameter BC bound to: 2 - type: integer 
	Parameter REM_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'aurora_8b10b_0_LL_TO_AXI' (32#1) [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_ll_to_axi.v:62]
INFO: [Synth 8-6157] synthesizing module 'aurora_8b10b_0_RX_LL' [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_rx_ll.v:64]
INFO: [Synth 8-6157] synthesizing module 'aurora_8b10b_0_RX_LL_PDU_DATAPATH' [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_rx_ll_pdu_datapath.v:63]
INFO: [Synth 8-6155] done synthesizing module 'aurora_8b10b_0_RX_LL_PDU_DATAPATH' (33#1) [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_rx_ll_pdu_datapath.v:63]
INFO: [Synth 8-6155] done synthesizing module 'aurora_8b10b_0_RX_LL' (34#1) [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_rx_ll.v:64]
INFO: [Synth 8-6155] done synthesizing module 'aurora_8b10b_0_core' (35#1) [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0_core.v:62]
INFO: [Synth 8-6155] done synthesizing module 'aurora_8b10b_0' (36#1) [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0.v:54]
WARNING: [Synth 8-3331] design aurora_8b10b_0_LL_TO_AXI has unconnected port LL_IP_SOF_N
WARNING: [Synth 8-3331] design aurora_8b10b_0_TX_LL_CONTROL has unconnected port TX_REM
WARNING: [Synth 8-3331] design aurora_8b10b_0_TX_LL_CONTROL has unconnected port WARN_CC
WARNING: [Synth 8-3331] design aurora_8b10b_0_STANDARD_CC_MODULE has unconnected port PLL_NOT_LOCKED
WARNING: [Synth 8-3331] design aurora_8b10b_0_CHANNEL_INIT_SM has unconnected port CH_BOND_DONE
WARNING: [Synth 8-3331] design aurora_8b10b_0_CHANNEL_INIT_SM has unconnected port CHANNEL_BOND_LOAD
WARNING: [Synth 8-3331] design aurora_8b10b_0_CHANNEL_INIT_SM has unconnected port GOT_A[0]
WARNING: [Synth 8-3331] design aurora_8b10b_0_CHANNEL_INIT_SM has unconnected port GOT_A[1]
WARNING: [Synth 8-3331] design aurora_8b10b_0_cdc_sync__parameterized0 has unconnected port prmry_rst_n
WARNING: [Synth 8-3331] design aurora_8b10b_0_cdc_sync__parameterized0 has unconnected port prmry_vect_in[1]
WARNING: [Synth 8-3331] design aurora_8b10b_0_cdc_sync__parameterized0 has unconnected port prmry_vect_in[0]
WARNING: [Synth 8-3331] design aurora_8b10b_0_cdc_sync__parameterized0 has unconnected port scndry_rst_n
WARNING: [Synth 8-3331] design aurora_8b10b_0_cdc_sync has unconnected port prmry_aclk
WARNING: [Synth 8-3331] design aurora_8b10b_0_cdc_sync has unconnected port prmry_rst_n
WARNING: [Synth 8-3331] design aurora_8b10b_0_cdc_sync has unconnected port prmry_vect_in[1]
WARNING: [Synth 8-3331] design aurora_8b10b_0_cdc_sync has unconnected port prmry_vect_in[0]
WARNING: [Synth 8-3331] design aurora_8b10b_0_cdc_sync has unconnected port scndry_rst_n
WARNING: [Synth 8-3331] design aurora_8b10b_0_rx_startup_fsm has unconnected port PLL0REFCLKLOST
WARNING: [Synth 8-3331] design aurora_8b10b_0_rx_startup_fsm has unconnected port PLL1REFCLKLOST
WARNING: [Synth 8-3331] design aurora_8b10b_0_tx_startup_fsm has unconnected port PLL0REFCLKLOST
WARNING: [Synth 8-3331] design aurora_8b10b_0_tx_startup_fsm has unconnected port PLL1REFCLKLOST
WARNING: [Synth 8-3331] design aurora_8b10b_0_GT_WRAPPER has unconnected port ENCHANSYNC_IN
WARNING: [Synth 8-3331] design aurora_8b10b_0_GT_WRAPPER has unconnected port RXRESET_IN
WARNING: [Synth 8-3331] design aurora_8b10b_0_GT_WRAPPER has unconnected port REFCLK
WARNING: [Synth 8-3331] design aurora_8b10b_0_GT_WRAPPER has unconnected port TXRESET_IN
WARNING: [Synth 8-3331] design aurora_8b10b_0_GT_WRAPPER has unconnected port RXFSM_DATA_VALID
WARNING: [Synth 8-3331] design aurora_8b10b_0_descrambler_top has unconnected port CLEAR
WARNING: [Synth 8-3331] design aurora_8b10b_0_hotplug has unconnected port RX_SP
WARNING: [Synth 8-3331] design aurora_8b10b_0_hotplug has unconnected port RX_SPA
WARNING: [Synth 8-3331] design aurora_8b10b_0_hotplug has unconnected port HPCNT_RESET
WARNING: [Synth 8-3331] design aurora_8b10b_0_SYM_GEN has unconnected port RESET
WARNING: [Synth 8-3331] design aurora_8b10b_0_RESET_LOGIC has unconnected port PLL_NOT_LOCKED
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 938.152 ; gain = 252.680
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 958.965 ; gain = 273.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 958.965 ; gain = 273.492
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 15 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0_ooc.xdc] for cell 'inst'
Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0.xdc] for cell 'inst'
Finished Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0.xdc] for cell 'inst'
Parsing XDC File [E:/a000_real_side/logic_eth/project_1/project_1.runs/aurora_8b10b_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/a000_real_side/logic_eth/project_1/project_1.runs/aurora_8b10b_0_synth_1/dont_touch.xdc]
Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0_clocks.xdc] for cell 'inst'
Finished Parsing XDC File [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0_clocks.xdc] for cell 'inst'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1068.652 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 15 instances were transformed.
  FD => FDRE: 9 instances
  FDR => FDRE: 4 instances
  SRL16 => SRL16E: 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.070 . Memory (MB): peak = 1081.203 ; gain = 12.551
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 1081.203 ; gain = 395.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg484-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 1081.203 ; gain = 395.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  E:/a000_real_side/logic_eth/project_1/project_1.runs/aurora_8b10b_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 1081.203 ; gain = 395.730
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'tx_state_reg' in module 'aurora_8b10b_0_tx_startup_fsm'
INFO: [Synth 8-5544] ROM "TXUSERRDY" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gttxreset_i" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MMCM_RESET" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_fsm_reset_done_int" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "PLL0_RESET" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reset_time_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "run_phase_alignment_int" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'PLL1_RESET_reg' into 'PLL0_RESET_reg' [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/gt/aurora_8b10b_0_rx_startup_fsm.v:680]
INFO: [Synth 8-802] inferred FSM for state register 'rx_state_reg' in module 'aurora_8b10b_0_rx_startup_fsm'
INFO: [Synth 8-5544] ROM "gtrxreset_i" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mmcm_reset_i" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "run_phase_alignment_int" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'aurora_8b10b_0_gtrxreset_seq'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                             0000 |                             0000
       ASSERT_ALL_RESETS |                             0001 |                             0001
       WAIT_FOR_PLL_LOCK |                             0010 |                             0010
       RELEASE_PLL_RESET |                             0011 |                             0011
       WAIT_FOR_TXOUTCLK |                             0100 |                             0100
      RELEASE_MMCM_RESET |                             0101 |                             0101
       WAIT_FOR_TXUSRCLK |                             0110 |                             0110
         WAIT_RESET_DONE |                             0111 |                             0111
      DO_PHASE_ALIGNMENT |                             1000 |                             1000
          RESET_FSM_DONE |                             1001 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tx_state_reg' using encoding 'sequential' in module 'aurora_8b10b_0_tx_startup_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                             0000 |                             0000
       ASSERT_ALL_RESETS |                             0001 |                             0001
       WAIT_FOR_PLL_LOCK |                             0010 |                             0010
       RELEASE_PLL_RESET |                             0011 |                             0011
    VERIFY_RECCLK_STABLE |                             0100 |                             0100
      RELEASE_MMCM_RESET |                             0101 |                             0101
       WAIT_FOR_RXUSRCLK |                             0110 |                             0110
         WAIT_RESET_DONE |                             0111 |                             0111
      DO_PHASE_ALIGNMENT |                             1000 |                             1000
      MONITOR_DATA_VALID |                             1001 |                             1001
                FSM_DONE |                             1010 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rx_state_reg' using encoding 'sequential' in module 'aurora_8b10b_0_rx_startup_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                         00000010 |                              000
                  drp_rd |                         10000000 |                              001
            wait_rd_data |                         01000000 |                              010
                   wr_16 |                         00100000 |                              011
           wait_wr_done1 |                         00010000 |                              100
           wait_pmareset |                         00001000 |                              101
                   wr_20 |                         00000100 |                              110
           wait_wr_done2 |                         00000001 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'aurora_8b10b_0_gtrxreset_seq'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 1081.203 ; gain = 395.730
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 5     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 45    
	   3 Input      1 Bit         XORs := 8     
	   4 Input      1 Bit         XORs := 6     
+---Registers : 
	               32 Bit    Registers := 2     
	               23 Bit    Registers := 1     
	               16 Bit    Registers := 20    
	               15 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                8 Bit    Registers := 12    
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 13    
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 17    
	                1 Bit    Registers := 382   
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 8     
	   8 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 9     
	   8 Input      8 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 12    
	  11 Input      4 Bit        Muxes := 1     
	  26 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 18    
	  11 Input      1 Bit        Muxes := 19    
	   2 Input      1 Bit        Muxes := 36    
	   3 Input      1 Bit        Muxes := 1     
	  26 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module aurora_8b10b_0_cdc_sync 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module aurora_8b10b_0_cdc_sync__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 7     
Module aurora_8b10b_0_RESET_LOGIC 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 9     
Module aurora_8b10b_0_LANE_INIT_SM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 15    
Module aurora_8b10b_0_CHBOND_COUNT_DEC 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module aurora_8b10b_0_SYM_GEN 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 9     
+---Muxes : 
	  10 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 1     
Module aurora_8b10b_0_SYM_DEC 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 10    
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module aurora_8b10b_0_ERR_DETECT 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	  26 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	  26 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module aurora_8b10b_0_hotplug 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module aurora_8b10b_0_scrambler 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
	   3 Input      1 Bit         XORs := 4     
	   4 Input      1 Bit         XORs := 3     
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module aurora_8b10b_0_scrambler_top 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module aurora_8b10b_0_descrambler_top 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module aurora_8b10b_0_AURORA_LANE 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module aurora_8b10b_0_tx_startup_fsm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 9     
	  10 Input      1 Bit        Muxes := 17    
Module aurora_8b10b_0_rx_startup_fsm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
	  11 Input      1 Bit        Muxes := 18    
Module aurora_8b10b_0_gtrxreset_seq 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   8 Input     16 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 4     
Module aurora_8b10b_0_gt 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module aurora_8b10b_0_GT_WRAPPER 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 19    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module aurora_8b10b_0_CHANNEL_INIT_SM 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 10    
Module aurora_8b10b_0_IDLE_AND_VER_GEN 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
Module aurora_8b10b_0_CHANNEL_ERR_DETECT 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module aurora_8b10b_0_AXI_TO_LL 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module aurora_8b10b_0_STANDARD_CC_MODULE 
Detailed RTL Component Info : 
+---Registers : 
	               23 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module aurora_8b10b_0_TX_LL_DATAPATH 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module aurora_8b10b_0_TX_LL_CONTROL 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 13    
Module aurora_8b10b_0_LL_TO_AXI 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
Module aurora_8b10b_0_RX_LL_PDU_DATAPATH 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module aurora_8b10b_0_core 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'aurora_8b10b_0_scrambler_top_i/clear_nxt_reg' into 'sym_gen_i/gen_cc_r_reg' [e:/a000_real_side/logic_eth/project_1/project_1.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0/src/aurora_8b10b_0_scrambler_top.v:94]
WARNING: [Synth 8-3331] design aurora_8b10b_0_TX_LL has unconnected port WARN_CC
WARNING: [Synth 8-3331] design aurora_8b10b_0_GLOBAL_LOGIC has unconnected port CH_BOND_DONE
WARNING: [Synth 8-3331] design aurora_8b10b_0_GLOBAL_LOGIC has unconnected port CHANNEL_BOND_LOAD
WARNING: [Synth 8-3331] design aurora_8b10b_0_GLOBAL_LOGIC has unconnected port GOT_A[0]
WARNING: [Synth 8-3331] design aurora_8b10b_0_GLOBAL_LOGIC has unconnected port GOT_A[1]
WARNING: [Synth 8-3331] design aurora_8b10b_0_GT_WRAPPER has unconnected port ENCHANSYNC_IN
WARNING: [Synth 8-3331] design aurora_8b10b_0_GT_WRAPPER has unconnected port RXRESET_IN
WARNING: [Synth 8-3331] design aurora_8b10b_0_GT_WRAPPER has unconnected port REFCLK
WARNING: [Synth 8-3331] design aurora_8b10b_0_GT_WRAPPER has unconnected port TXRESET_IN
WARNING: [Synth 8-3331] design aurora_8b10b_0_GT_WRAPPER has unconnected port gt0_pll0refclklost_in
WARNING: [Synth 8-3331] design aurora_8b10b_0_GT_WRAPPER has unconnected port RXFSM_DATA_VALID
WARNING: [Synth 8-3331] design aurora_8b10b_0_AURORA_LANE has unconnected port HPCNT_RESET
WARNING: [Synth 8-3331] design aurora_8b10b_0_AURORA_LANE has unconnected port RESET_SYMGEN
INFO: [Synth 8-3886] merging instance 'inst/aurora_lane_0_i/lane_init_sm_i/counter2_r_reg[0]' (FD) to 'inst/aurora_lane_0_i/sym_gen_i/gen_spa_data_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/core_reset_logic_i/link_reset_comb_r_reg' (FD) to 'inst/gt_wrapper_i/link_reset_r_reg'
INFO: [Synth 8-3886] merging instance 'inst/aurora_lane_0_i/sym_dec_i/prev_beat_spa_d_r_reg[1]' (FD) to 'inst/aurora_lane_0_i/sym_dec_i/rx_scp_d_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/aurora_lane_0_i/sym_dec_i/got_a_d_r_reg[1]' (FD) to 'inst/aurora_lane_0_i/sym_dec_i/rx_scp_d_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/aurora_lane_0_i/sym_dec_i/prev_beat_spa_d_r_reg[0]' (FD) to 'inst/aurora_lane_0_i/sym_dec_i/prev_beat_sp_d_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/aurora_lane_0_i/sym_dec_i/prev_beat_spa_d_r_reg[2]' (FD) to 'inst/aurora_lane_0_i/sym_dec_i/rx_spa_d_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/aurora_lane_0_i/sym_dec_i/prev_beat_spa_d_r_reg[3]' (FD) to 'inst/aurora_lane_0_i/sym_dec_i/rx_pad_d_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/aurora_lane_0_i/sym_dec_i/got_a_d_r_reg[3]' (FD) to 'inst/aurora_lane_0_i/sym_dec_i/rx_pad_d_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/aurora_lane_0_i/sym_dec_i/rx_spa_d_r_reg[1]' (FD) to 'inst/aurora_lane_0_i/sym_dec_i/rx_scp_d_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/aurora_lane_0_i/sym_dec_i/rx_spa_d_r_reg[3]' (FD) to 'inst/aurora_lane_0_i/sym_dec_i/rx_pad_d_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/aurora_lane_0_i/sym_dec_i/rx_cc_r_reg[0]' (FD) to 'inst/aurora_lane_0_i/sym_dec_i/rx_ecp_d_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/aurora_lane_0_i/sym_dec_i/rx_cc_r_reg[2]' (FD) to 'inst/aurora_lane_0_i/sym_dec_i/rx_scp_d_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/aurora_lane_0_i/sym_dec_i/prev_beat_sp_d_r_reg[1]' (FD) to 'inst/aurora_lane_0_i/sym_dec_i/rx_scp_d_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/aurora_lane_0_i/sym_dec_i/prev_beat_sp_d_r_reg[0]' (FD) to 'inst/aurora_lane_0_i/sym_dec_i/prev_beat_v_d_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/aurora_lane_0_i/sym_dec_i/prev_beat_sp_d_r_reg[2]' (FD) to 'inst/aurora_lane_0_i/sym_dec_i/rx_sp_d_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/aurora_lane_0_i/sym_dec_i/prev_beat_sp_d_r_reg[3]' (FD) to 'inst/aurora_lane_0_i/sym_dec_i/rx_sp_d_r_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/aurora_lane_0_i/sym_dec_i/prev_beat_v_d_r_reg[1]' (FD) to 'inst/aurora_lane_0_i/sym_dec_i/rx_scp_d_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/aurora_lane_0_i/sym_dec_i/prev_beat_v_d_r_reg[2]' (FD) to 'inst/aurora_lane_0_i/sym_dec_i/rx_v_d_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/aurora_lane_0_i/sym_dec_i/prev_beat_v_d_r_reg[3]' (FD) to 'inst/aurora_lane_0_i/sym_dec_i/rx_v_d_r_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/rxfsm_data_valid_r_reg' (FD) to 'inst/global_logic_i/channel_err_detect_i/lane_up_r_reg'
INFO: [Synth 8-3886] merging instance 'inst/aurora_lane_0_i/sym_dec_i/rx_scp_d_r_reg[2]' (FD) to 'inst/aurora_lane_0_i/sym_dec_i/rx_ecp_d_r_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\gt_wrapper_i/gt_rxresetfsm_i/recclk_mon_restart_count_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\gt_wrapper_i/gt_rxresetfsm_i/recclk_mon_restart_count_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:22 . Memory (MB): peak = 1081.203 ; gain = 395.730
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:30 . Memory (MB): peak = 1081.203 ; gain = 395.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:31 . Memory (MB): peak = 1081.203 ; gain = 395.730
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:32 . Memory (MB): peak = 1081.203 ; gain = 395.730
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop aurora_lane_0_i/lane_init_sm_i/ENABLE_ERR_DETECT_reg is being inverted and renamed to aurora_lane_0_i/lane_init_sm_i/ENABLE_ERR_DETECT_reg_inv.
INFO: [Synth 8-5365] Flop rx_ll_i/rx_ll_pdu_datapath_i/RX_SRC_RDY_N_reg is being inverted and renamed to rx_ll_i/rx_ll_pdu_datapath_i/RX_SRC_RDY_N_reg_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:08 ; elapsed = 00:00:34 . Memory (MB): peak = 1081.203 ; gain = 395.730
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:08 ; elapsed = 00:00:34 . Memory (MB): peak = 1081.203 ; gain = 395.730
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:08 ; elapsed = 00:00:35 . Memory (MB): peak = 1081.203 ; gain = 395.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:08 ; elapsed = 00:00:35 . Memory (MB): peak = 1081.203 ; gain = 395.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:35 . Memory (MB): peak = 1081.203 ; gain = 395.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:08 ; elapsed = 00:00:35 . Memory (MB): peak = 1081.203 ; gain = 395.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+--------------------+----------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name         | RTL Name                                                       | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+--------------------+----------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|aurora_8b10b_0_core | aurora_lane_0_i/lane_init_sm_i/counter4_r_reg[15]              | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|aurora_8b10b_0_core | aurora_lane_0_i/lane_init_sm_i/counter3_r_reg[3]               | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|aurora_8b10b_0_core | aurora_lane_0_i/lane_init_sm_i/counter5_r_reg[15]              | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|aurora_8b10b_0_core | aurora_lane_0_i/lane_init_sm_i/counter2_r_reg[15]              | 15     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|aurora_8b10b_0_core | gt_wrapper_i/txfsm_txresetdone_r_reg                           | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|aurora_8b10b_0_core | gt_wrapper_i/rxfsm_rxresetdone_r_reg                           | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|aurora_8b10b_0_core | global_logic_i/channel_init_sm_i/v_count_r_reg[31]             | 32     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|aurora_8b10b_0_core | global_logic_i/channel_init_sm_i/rxver_count_r_reg[2]          | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|aurora_8b10b_0_core | global_logic_i/channel_init_sm_i/txver_count_r_reg[7]          | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|aurora_8b10b_0_core | global_logic_i/channel_init_sm_i/verify_watchdog_r_reg[15]     | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|aurora_8b10b_0_core | global_logic_i/idle_and_ver_gen_i/lfsr_shift_register_r_reg[3] | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|aurora_8b10b_0_core | global_logic_i/channel_err_detect_i/CHANNEL_SOFT_ERR_reg       | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|aurora_8b10b_0_core | standard_cc_module_i/count_13d_srl_r_reg[11]                   | 13     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|aurora_8b10b_0_core | standard_cc_module_i/prepare_count_r_reg[9]                    | 10     | 1     | YES          | NO                 | YES               | 1      | 0       | 
+--------------------+----------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |CARRY4        |    45|
|2     |GTPE2_CHANNEL |     1|
|3     |LUT1          |   637|
|4     |LUT2          |   100|
|5     |LUT3          |   124|
|6     |LUT4          |   106|
|7     |LUT5          |   119|
|8     |LUT6          |   110|
|9     |MUXF7         |     2|
|10    |SRL16         |     2|
|11    |SRL16E        |    13|
|12    |SRLC32E       |     1|
|13    |FD            |     9|
|14    |FDCE          |    25|
|15    |FDR           |     4|
|16    |FDRE          |   917|
|17    |FDSE          |    64|
+------+--------------+------+

Report Instance Areas: 
+------+----------------------------------------------+-------------------------------------------+------+
|      |Instance                                      |Module                                     |Cells |
+------+----------------------------------------------+-------------------------------------------+------+
|1     |top                                           |                                           |  2279|
|2     |  inst                                        |aurora_8b10b_0_core                        |  2279|
|3     |    aurora_lane_0_i                           |aurora_8b10b_0_AURORA_LANE                 |   585|
|4     |      aurora_8b10b_0_descrambler_top_i        |aurora_8b10b_0_descrambler_top             |    93|
|5     |        aurora_8b10b_0_descrambler0_i         |aurora_8b10b_0_scrambler_26                |    46|
|6     |      aurora_8b10b_0_hotplug_i                |aurora_8b10b_0_hotplug                     |    75|
|7     |        rx_cc_cdc_sync                        |aurora_8b10b_0_cdc_sync__parameterized0_25 |    27|
|8     |      aurora_8b10b_0_scrambler_top_i          |aurora_8b10b_0_scrambler_top               |    83|
|9     |        aurora_8b10b_0_scrambler0_i           |aurora_8b10b_0_scrambler                   |    47|
|10    |      err_detect_i                            |aurora_8b10b_0_ERR_DETECT                  |    16|
|11    |      lane_init_sm_i                          |aurora_8b10b_0_LANE_INIT_SM                |    66|
|12    |      sym_dec_i                               |aurora_8b10b_0_SYM_DEC                     |   146|
|13    |      sym_gen_i                               |aurora_8b10b_0_SYM_GEN                     |   104|
|14    |    axi_to_ll_pdu_i                           |aurora_8b10b_0_AXI_TO_LL                   |     1|
|15    |    core_reset_logic_i                        |aurora_8b10b_0_RESET_LOGIC                 |    64|
|16    |      link_reset_cdc_sync                     |aurora_8b10b_0_cdc_sync__parameterized0_23 |    27|
|17    |      tx_lock_cdc_sync                        |aurora_8b10b_0_cdc_sync__parameterized0_24 |    27|
|18    |    global_logic_i                            |aurora_8b10b_0_GLOBAL_LOGIC                |   118|
|19    |      channel_err_detect_i                    |aurora_8b10b_0_CHANNEL_ERR_DETECT          |     8|
|20    |      channel_init_sm_i                       |aurora_8b10b_0_CHANNEL_INIT_SM             |    77|
|21    |      idle_and_ver_gen_i                      |aurora_8b10b_0_IDLE_AND_VER_GEN            |    33|
|22    |    gt_reset_cdc_sync                         |aurora_8b10b_0_cdc_sync                    |    26|
|23    |    gt_wrapper_i                              |aurora_8b10b_0_GT_WRAPPER                  |  1226|
|24    |      aurora_8b10b_0_multi_gt_i               |aurora_8b10b_0_multi_gt                    |   206|
|25    |        gt0_aurora_8b10b_0_i                  |aurora_8b10b_0_gt                          |   206|
|26    |          gtrxreset_seq_i                     |aurora_8b10b_0_gtrxreset_seq               |   164|
|27    |            gtrxreset_in_cdc_sync             |aurora_8b10b_0_cdc_sync__parameterized0_20 |    27|
|28    |            rst_cdc_sync                      |aurora_8b10b_0_cdc_sync__parameterized0_21 |    27|
|29    |            rxpmaresetdone_cdc_sync           |aurora_8b10b_0_cdc_sync_22                 |    26|
|30    |      gt_rxresetfsm_i                         |aurora_8b10b_0_rx_startup_fsm              |   502|
|31    |        gtrxreset_cdc_sync                    |aurora_8b10b_0_cdc_sync__parameterized0_9  |    27|
|32    |        rxpmaresetdone_rx_cdc_sync            |aurora_8b10b_0_cdc_sync_10                 |    27|
|33    |        sync2_pmaresetdone_cdc_sync           |aurora_8b10b_0_cdc_sync__parameterized0_11 |    27|
|34    |        sync2_txpmaresetdone_cdc_sync         |aurora_8b10b_0_cdc_sync__parameterized0_12 |    27|
|35    |        sync_RXRESETDONE_cdc_sync             |aurora_8b10b_0_cdc_sync__parameterized0_13 |    27|
|36    |        sync_mmcm_lock_reclocked_cdc_sync     |aurora_8b10b_0_cdc_sync_14                 |    29|
|37    |        sync_pll0lock_cdc_sync                |aurora_8b10b_0_cdc_sync_15                 |    31|
|38    |        sync_pll1lock_cdc_sync                |aurora_8b10b_0_cdc_sync_16                 |    27|
|39    |        sync_run_phase_alignment_int_cdc_sync |aurora_8b10b_0_cdc_sync__parameterized0_17 |    27|
|40    |        sync_rx_fsm_reset_done_int_cdc_sync   |aurora_8b10b_0_cdc_sync__parameterized0_18 |    27|
|41    |        sync_time_out_wait_bypass_cdc_sync    |aurora_8b10b_0_cdc_sync__parameterized0_19 |    27|
|42    |      gt_txresetfsm_i                         |aurora_8b10b_0_tx_startup_fsm              |   392|
|43    |        sync_TXRESETDONE_cdc_sync             |aurora_8b10b_0_cdc_sync__parameterized0_2  |    27|
|44    |        sync_mmcm_lock_reclocked_cdc_sync     |aurora_8b10b_0_cdc_sync_3                  |    29|
|45    |        sync_pll0lock_cdc_sync                |aurora_8b10b_0_cdc_sync_4                  |    32|
|46    |        sync_pll1lock_cdc_sync                |aurora_8b10b_0_cdc_sync_5                  |    27|
|47    |        sync_run_phase_alignment_int_cdc_sync |aurora_8b10b_0_cdc_sync__parameterized0_6  |    27|
|48    |        sync_time_out_wait_bypass_cdc_sync    |aurora_8b10b_0_cdc_sync__parameterized0_7  |    27|
|49    |        sync_tx_fsm_reset_done_int_cdc_sync   |aurora_8b10b_0_cdc_sync__parameterized0_8  |    28|
|50    |      gtrxreset_cdc_sync                      |aurora_8b10b_0_cdc_sync__parameterized0    |    27|
|51    |    hpcnt_reset_cdc_sync                      |aurora_8b10b_0_cdc_sync_0                  |    26|
|52    |    reset_sync_user_clk_cdc_sync              |aurora_8b10b_0_cdc_sync_1                  |    26|
|53    |    rx_ll_i                                   |aurora_8b10b_0_RX_LL                       |    45|
|54    |      rx_ll_pdu_datapath_i                    |aurora_8b10b_0_RX_LL_PDU_DATAPATH          |    45|
|55    |    standard_cc_module_i                      |aurora_8b10b_0_STANDARD_CC_MODULE          |    75|
|56    |    tx_ll_i                                   |aurora_8b10b_0_TX_LL                       |    87|
|57    |      tx_ll_control_i                         |aurora_8b10b_0_TX_LL_CONTROL               |    29|
|58    |      tx_ll_datapath_i                        |aurora_8b10b_0_TX_LL_DATAPATH              |    58|
+------+----------------------------------------------+-------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:08 ; elapsed = 00:00:35 . Memory (MB): peak = 1081.203 ; gain = 395.730
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 13 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:32 . Memory (MB): peak = 1081.203 ; gain = 273.492
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:35 . Memory (MB): peak = 1081.203 ; gain = 395.730
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 62 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1088.820 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 15 instances were transformed.
  FD => FDRE: 9 instances
  FDR => FDRE: 4 instances
  SRL16 => SRL16E: 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
162 Infos, 51 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:44 . Memory (MB): peak = 1088.820 ; gain = 697.672
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1088.820 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/a000_real_side/logic_eth/project_1/project_1.runs/aurora_8b10b_0_synth_1/aurora_8b10b_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP aurora_8b10b_0, cache-ID = 5cd5f720e73b2179
INFO: [Coretcl 2-1174] Renamed 57 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1088.820 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/a000_real_side/logic_eth/project_1/project_1.runs/aurora_8b10b_0_synth_1/aurora_8b10b_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file aurora_8b10b_0_utilization_synth.rpt -pb aurora_8b10b_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Nov  7 22:06:55 2025...
