strict digraph "" {
	node [label="\N"];
	"243:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4155410cd0>",
		fillcolor=firebrick,
		label="243:NS
LinkFail <= #Tp ~ShiftReg[1];",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4155410cd0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_214:AL"	 [def_var="['ShiftReg', 'LinkFail', 'Prsd']",
		label="Leaf_214:AL"];
	"243:NS" -> "Leaf_214:AL"	 [cond="[]",
		lineno=None];
	"215:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f415554b6d0>",
		fillcolor=turquoise,
		label="215:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"216:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f415554b110>",
		fillcolor=springgreen,
		label="216:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"215:BL" -> "216:IF"	 [cond="[]",
		lineno=None];
	"229:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f41554fd350>",
		fillcolor=firebrick,
		label="229:NS
ShiftReg[7:0] <= #Tp { 2'b01, ~WriteOp, WriteOp, Fiad[4:1] };",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f41554fd350>]",
		style=filled,
		typ=NonblockingSubstitution];
	"229:NS" -> "Leaf_214:AL"	 [cond="[]",
		lineno=None];
	"233:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f4155412710>",
		fillcolor=lightcyan,
		label="233:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"233:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4155412750>",
		fillcolor=firebrick,
		label="233:NS
ShiftReg[7:0] <= #Tp 8'h0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4155412750>]",
		style=filled,
		typ=NonblockingSubstitution];
	"233:CA" -> "233:NS"	 [cond="[]",
		lineno=None];
	"224:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f415554b450>",
		fillcolor=springgreen,
		label="224:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"225:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f415554b190>",
		fillcolor=turquoise,
		label="225:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"224:IF" -> "225:BL"	 [cond="['MdcEn_n']",
		label=MdcEn_n,
		lineno=224];
	"246:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f415554b5d0>",
		fillcolor=turquoise,
		label="246:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"247:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f415554bc10>",
		fillcolor=springgreen,
		label="247:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"246:BL" -> "247:IF"	 [cond="[]",
		lineno=None];
	"231:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f415540af10>",
		fillcolor=firebrick,
		label="231:NS
ShiftReg[7:0] <= #Tp CtrlData[15:8];",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f415540af10>]",
		style=filled,
		typ=NonblockingSubstitution];
	"231:NS" -> "Leaf_214:AL"	 [cond="[]",
		lineno=None];
	"230:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f415540bd90>",
		fillcolor=lightcyan,
		label="230:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"230:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f415540b210>",
		fillcolor=firebrick,
		label="230:NS
ShiftReg[7:0] <= #Tp { Fiad[0], Rgad[4:0], 2'b10 };",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f415540b210>]",
		style=filled,
		typ=NonblockingSubstitution];
	"230:CA" -> "230:NS"	 [cond="[]",
		lineno=None];
	"228:CS"	 [ast="<pyverilog.vparser.ast.CaseStatement object at 0x7f415540bcd0>",
		fillcolor=linen,
		label="228:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"228:CS" -> "233:CA"	 [cond="['ByteSelect']",
		label="ByteSelect[3:0]",
		lineno=228];
	"228:CS" -> "230:CA"	 [cond="['ByteSelect']",
		label="ByteSelect[3:0]",
		lineno=228];
	"231:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f415540afd0>",
		fillcolor=lightcyan,
		label="231:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"228:CS" -> "231:CA"	 [cond="['ByteSelect']",
		label="ByteSelect[3:0]",
		lineno=228];
	"232:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f4155412350>",
		fillcolor=lightcyan,
		label="232:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"228:CS" -> "232:CA"	 [cond="['ByteSelect']",
		label="ByteSelect[3:0]",
		lineno=228];
	"229:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f415540be90>",
		fillcolor=lightcyan,
		label="229:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"228:CS" -> "229:CA"	 [cond="['ByteSelect']",
		label="ByteSelect[3:0]",
		lineno=228];
	"217:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f4155412a90>",
		fillcolor=turquoise,
		label="217:BL
ShiftReg[7:0] <= #Tp 8'h0;
Prsd[15:0] <= #Tp 16'h0;
LinkFail <= #Tp 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4155412ad0>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f4155412d50>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4155412fd0>]",
		style=filled,
		typ=Block];
	"217:BL" -> "Leaf_214:AL"	 [cond="[]",
		lineno=None];
	"231:CA" -> "231:NS"	 [cond="[]",
		lineno=None];
	"223:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f415554b8d0>",
		fillcolor=turquoise,
		label="223:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"223:BL" -> "224:IF"	 [cond="[]",
		lineno=None];
	"216:IF" -> "217:BL"	 [cond="['Reset']",
		label=Reset,
		lineno=216];
	"216:IF" -> "223:BL"	 [cond="['Reset']",
		label="!(Reset)",
		lineno=216];
	"240:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f41554108d0>",
		fillcolor=turquoise,
		label="240:BL
Prsd[7:0] <= #Tp { ShiftReg[6:0], Mdi };",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4155410910>]",
		style=filled,
		typ=Block];
	"242:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f4155410d10>",
		fillcolor=springgreen,
		label="242:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"240:BL" -> "242:IF"	 [cond="[]",
		lineno=None];
	"227:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f415540b190>",
		fillcolor=turquoise,
		label="227:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"227:BL" -> "228:CS"	 [cond="[]",
		lineno=None];
	"248:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f415554bd90>",
		fillcolor=firebrick,
		label="248:NS
Prsd[15:8] <= #Tp { ShiftReg[6:0], Mdi };",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f415554bd90>]",
		style=filled,
		typ=NonblockingSubstitution];
	"247:IF" -> "248:NS"	 [cond="['LatchByte']",
		label="LatchByte[1]",
		lineno=247];
	"232:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f41554123d0>",
		fillcolor=firebrick,
		label="232:NS
ShiftReg[7:0] <= #Tp CtrlData[7:0];",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f41554123d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"232:CA" -> "232:NS"	 [cond="[]",
		lineno=None];
	"242:IF" -> "243:NS"	 [cond="['Rgad']",
		label="(Rgad == 5'h01)",
		lineno=242];
	"229:CA" -> "229:NS"	 [cond="[]",
		lineno=None];
	"232:NS" -> "Leaf_214:AL"	 [cond="[]",
		lineno=None];
	"233:NS" -> "Leaf_214:AL"	 [cond="[]",
		lineno=None];
	"248:NS" -> "Leaf_214:AL"	 [cond="[]",
		lineno=None];
	"239:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f415554bb50>",
		fillcolor=springgreen,
		label="239:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"239:IF" -> "246:BL"	 [cond="['LatchByte']",
		label="!(LatchByte[0])",
		lineno=239];
	"239:IF" -> "240:BL"	 [cond="['LatchByte']",
		label="LatchByte[0]",
		lineno=239];
	"230:NS" -> "Leaf_214:AL"	 [cond="[]",
		lineno=None];
	"214:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f415541a250>",
		clk_sens=True,
		fillcolor=gold,
		label="214:AL",
		sens="['Clk', 'Reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['Reset', 'Mdi', 'WriteOp', 'MdcEn_n', 'Fiad', 'Rgad', 'LatchByte', 'ShiftReg', 'CtrlData', 'ByteSelect']"];
	"214:AL" -> "215:BL"	 [cond="[]",
		lineno=None];
	"237:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f415554b310>",
		fillcolor=turquoise,
		label="237:BL
ShiftReg[7:0] <= #Tp { ShiftReg[6:0], Mdi };",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f415554bc90>]",
		style=filled,
		typ=Block];
	"237:BL" -> "239:IF"	 [cond="[]",
		lineno=None];
	"226:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f415554b1d0>",
		fillcolor=springgreen,
		label="226:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"225:BL" -> "226:IF"	 [cond="[]",
		lineno=None];
	"226:IF" -> "227:BL"	 [cond="['ByteSelect']",
		label="(|ByteSelect)",
		lineno=226];
	"226:IF" -> "237:BL"	 [cond="['ByteSelect']",
		label="!((|ByteSelect))",
		lineno=226];
}
