<?xml version="1.0" encoding="UTF-8" standalone="yes"?>


<module description="PBIST" id="PBIST">
  
  
  <register acronym="PBIST_A0" description="Variable Address Register0" id="PBIST_A0" offset="0x100" width="32"></register>
  
  
  <register acronym="PBIST_A1" description="Variable Address Register1" id="PBIST_A1" offset="0x104" width="32"></register>
  
  
  <register acronym="PBIST_A2" description="Variable Address Register2" id="PBIST_A2" offset="0x108" width="32"></register>
  
  
  <register acronym="PBIST_A3" description="Variable Address Register3" id="PBIST_A3" offset="0x10C" width="32"></register>
  
  
  <register acronym="PBIST_L0" description="Variable Loop Count Register L0" id="PBIST_L0" offset="0x110" width="32"></register>
  
  
  <register acronym="PBIST_L1" description="Variable Loop Count Register L1" id="PBIST_L1" offset="0x114" width="32"></register>
  
  
  <register acronym="PBIST_L2" description="Variable Loop Count Register L2" id="PBIST_L2" offset="0x118" width="32"></register>
  
  
  <register acronym="PBIST_L3" description="Variable Loop Count Register L3" id="PBIST_L3" offset="0x11C" width="32"></register>
  
  
  <register acronym="PBIST_DD10" description="DD0 Data Register  16 (D0)" id="PBIST_DD10" offset="0x120" width="32"></register>
  
  
  <register acronym="PBIST_DE10" description="DE0 Data Register  16 (D0)" id="PBIST_DE10" offset="0x124" width="32"></register>
  
  
  <register acronym="PBIST_CA0" description="Constant Address Register0" id="PBIST_CA0" offset="0x130" width="32"></register>
  
  
  <register acronym="PBIST_CA1" description="Constant Address Register1" id="PBIST_CA1" offset="0x134" width="32"></register>
  
  
  <register acronym="PBIST_CA2" description="Constant Address Register2" id="PBIST_CA2" offset="0x138" width="32"></register>
  
  
  <register acronym="PBIST_CA3" description="Constant Address Register3" id="PBIST_CA3" offset="0x13C" width="32"></register>
  
  
  <register acronym="PBIST_CL0" description="Constant Loop Count Register0" id="PBIST_CL0" offset="0x140" width="32"></register>
  
  
  <register acronym="PBIST_CL1" description="Constant Loop Count Register1" id="PBIST_CL1" offset="0x144" width="32"></register>
  
  
  <register acronym="PBIST_CL2" description="Constant Loop Count Register2" id="PBIST_CL2" offset="0x148" width="32"></register>
  
  
  <register acronym="PBIST_CL3" description="Constant Loop Count Register3" id="PBIST_CL3" offset="0x14C" width="32"></register>
  
  
  <register acronym="PBIST_CI0" description="Constant Increment Register0" id="PBIST_CI0" offset="0x150" width="32"></register>
  
  
  <register acronym="PBIST_CI1" description="Constant Increment Register1" id="PBIST_CI1" offset="0x154" width="32"></register>
  
  
  <register acronym="PBIST_CI2" description="Constant Increment Register2" id="PBIST_CI2" offset="0x158" width="16">
    
  <bitfield begin="15" description="TI Internal Register.Reserved for HW RnD" end="0" id="PBIST_CI2" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PBIST_CI3" description="Constant Increment Register3" id="PBIST_CI3" offset="0x15C" width="16">
    
  <bitfield begin="15" description="TI Internal Register.Reserved for HW RnD" end="0" id="PBIST_CI3" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="PBIST_RAMT" description="RAM Configuration (RAMT -RAM)" id="PBIST_RAMT" offset="0x160" width="32">
    
  <bitfield begin="31" description="TI Internal Register.Reserved for HW RnD  These registers do not have a default value after reset." end="24" id="RGS" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="23" description="TI Internal Register.Reserved for HW RnD  These registers do not have a default value after reset." end="16" id="RDS" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="15" description="TI Internal Register.Reserved for HW RnD  These registers do not have a default value after reset." end="8" id="DWR" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="7" description="TI Internal Register.Reserved for HW RnD  These registers do not have a default value after reset." end="0" id="RAM" rwaccess="RW" width="8"></bitfield>
  </register>
  
  
  <register acronym="PBIST_DLR" description="Datalogger 0 " id="PBIST_DLR" offset="0x164" width="16">
    
  <bitfield begin="15" description="Datalogger Register [8] : Reserevd [9] : Default Testing Mode. When in this mode, ROM-based testing is kicked off. If the intention is to perform go/no-go testing via config, write to both this bit and bit [2] of the Datalogger Register simultaneously [15:10] : Reserevd" end="8" id="DLR1" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="7" description="Datalogger Register [1:0] : Reserved [2] : ROM-based testing mode. Setting this bit to 1 enables the PBIST controller to execute test algorithms that are stored in the PBIST ROM [3] : Do not change this bit from its default value of 1 [4] : Config access mode. Setting this bit allows the host processor to configure the PBIST controller registers [7:5] : Reserved" end="0" id="DLR0" rwaccess="RW" width="8"></bitfield>
  </register>
  
  
  <register acronym="PBIST_CMS" description="Clock mux select " id="PBIST_CMS" offset="0x168" width="4">
    
  <bitfield begin="3" description="TI Internal Register.Reserved for HW RnD  These registers do not have a default value after reset." end="0" id="PBIST_CMS" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="PBIST_PC" description="Program Control" id="PBIST_PC" offset="0x16C" width="5">
    
  <bitfield begin="4" description="TI Internal Register.Reserved for HW RnD" end="0" id="PBIST_PC" rwaccess="RW" width="5"></bitfield>
  </register>
  
  
  <register acronym="PBIST_SCR1" description="Address Scramble 0 -3" id="PBIST_SCR1" offset="0x170" width="32">
    
  <bitfield begin="31" description="TI Internal Register.Reserved for HW RnD" end="24" id="SCR3" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="23" description="TI Internal Register.Reserved for HW RnD" end="16" id="SCR2" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="15" description="TI Internal Register.Reserved for HW RnD" end="8" id="SCR1" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="7" description="TI Internal Register.Reserved for HW RnD" end="0" id="SCR0" rwaccess="RW" width="8"></bitfield>
  </register>
  
  
  <register acronym="PBIST_SCR4" description="Address Scramble 4-7" id="PBIST_SCR4" offset="0x174" width="32">
    
  <bitfield begin="31" description="TI Internal Register.Reserved for HW RnD" end="24" id="SCR7" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="23" description="TI Internal Register.Reserved for HW RnD" end="16" id="SCR6" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="15" description="TI Internal Register.Reserved for HW RnD" end="8" id="SCR5" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="7" description="TI Internal Register.Reserved for HW RnD" end="0" id="SCR4" rwaccess="RW" width="8"></bitfield>
  </register>
  
  
  <register acronym="PBIST_CS" description="Chip Select 0" id="PBIST_CS" offset="0x178" width="32">
    
  <bitfield begin="31" description="TI Internal Register.Reserved for HW RnD" end="24" id="CS3" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="23" description="TI Internal Register.Reserved for HW RnD" end="16" id="CS2" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="15" description="TI Internal Register.Reserved for HW RnD" end="8" id="CS1" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="7" description="TI Internal Register.Reserved for HW RnD" end="0" id="CS0" rwaccess="RW" width="8"></bitfield>
  </register>
  
  
  <register acronym="PBIST_FDLY" description="Fail Delay" id="PBIST_FDLY" offset="0x17C" width="8">
    
  <bitfield begin="7" description="TI Internal Register.Reserved for HW RnD" end="0" id="PBIST_FDLY" rwaccess="RW" width="8"></bitfield>
  </register>
  
  
  <register acronym="PBIST_PACT" description="Pbist Active" id="PBIST_PACT" offset="0x180" width="1">
    
  <bitfield begin="0" description="Pbist Active/ROM Clock Enable Register [0]: This bit must be set to turn on internal PBIST clocks. Setting this bit asserts an internal signal that is used as the clock gate enable. As long as this bit is 0, any access to PBIST will not go through, and PBIST will remain in an almost zero-power mode. Value 0  = Disable internal PBIST clocks Value 1 = Enable internal PBIST clocks" end="0" id="PBIST_PACT" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="PBIST_ID" description="PBIST ID" id="PBIST_ID" offset="0x184" width="5">
    
  <bitfield begin="4" description="PBIST ID. This is a unique ID assigned to each PBIST controller in a device with multiple PBIST controllers. The value of this register does not affect the functionality of the CPU interface." end="0" id="PBIST_ID" rwaccess="RW" width="5"></bitfield>
  </register>
  
  
  <register acronym="PBIST_OVR" description="PBIST Overrides" id="PBIST_OVR" offset="0x188" width="32"></register>
  
  
  <register acronym="PBIST_FSFR0" description="Fail status fail - port 0 " id="PBIST_FSFR0" offset="0x190" width="1">
    
  <bitfield begin="0" description="Fail Status Fail Register- Port 0  This register indicates if a failure occurred during a memory self-test. Value 0 = No failure occurred Value 1 = Indicates a failure" end="0" id="PBIST_FSFR0" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="PBIST_FSFR1" description="Fail status fail - port 1" id="PBIST_FSFR1" offset="0x194" width="1">
    
  <bitfield begin="0" description="Fail Status Fail Register- Port 1  This register indicates if a failure occurred during a memory self-test. Value 0 = No failure occurred Value 1 = Indicates a failure" end="0" id="PBIST_FSFR1" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="PBIST_FSRCR0" description="Fail Count fail - port 0 " id="PBIST_FSRCR0" offset="0x198" width="4">
    
  <bitfield begin="3" description="Fail Status Count - Port 0  These registers keep count of the number of failures observed during the memory self-test. The PBIST controller stops executing the memory self-test whenever a failure occurs in any memory instance for any of the test algorithms. The value in gets incremented by one whenever a failure occurs" end="0" id="PBIST_FSRCR0" rwaccess="R" width="4"></bitfield>
  </register>
  
  
  <register acronym="PBIST_FSRCR1" description="Fail Count fail - port 1" id="PBIST_FSRCR1" offset="0x19C" width="4">
    
  <bitfield begin="3" description="Fail Status Count - Port 1 These registers keep count of the number of failures observed during the memory self-test. The PBIST controller stops executing the memory self-test whenever a failure occurs in any memory instance for any of the test algorithms. The value in gets incremented by one whenever a failure occurs" end="0" id="PBIST_FSRCR1" rwaccess="R" width="4"></bitfield>
  </register>
  
  
  <register acronym="PBIST_FSRA0" description="Fail status address - port 0 " id="PBIST_FSRA0" offset="0x1A0" width="32"></register>
  
  
  <register acronym="PBIST_FSRA1" description="Fail status address - port 1" id="PBIST_FSRA1" offset="0x1A4" width="16">
    
  <bitfield begin="15" description="TI Internal Register.Reserved for HW RnD" end="0" id="PBIST_FSRA1" rwaccess="R" width="16"></bitfield>
  </register>
  
  
  <register acronym="PBIST_FSRDL0" description="Fail status Data - port 0 " id="PBIST_FSRDL0" offset="0x1A8" width="32">
    
  <bitfield begin="31" description="TI Internal Register.Reserved for HW RnD" end="0" id="PBIST_FSRDL0" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="PBIST_FSRDL1" description="Fail status Data - port 1" id="PBIST_FSRDL1" offset="0x1B0" width="32">
    
  <bitfield begin="31" description="TI Internal Register.Reserved for HW RnD" end="0" id="PBIST_FSRDL1" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="PBIST_MARGIN" description="Margin Mode" id="PBIST_MARGIN" offset="0x1B4" width="32"></register>
  
  
  <register acronym="PBIST_WRENZ" description="WRENZ" id="PBIST_WRENZ" offset="0x1B8" width="32"></register>
  
  
  <register acronym="PBIST_PGS" description="PAGE/PGS" id="PBIST_PGS" offset="0x1BC" width="32"></register>
  
  
  <register acronym="PBIST_ROM" description="Rom Mask " id="PBIST_ROM" offset="0x1C0" width="2">
    
  <bitfield begin="1" description="Rom Mask . This two-bit register sets appropriate ROM access modes for the PBIST controller. Value  0h = No information is used from ROM Value 1h = Only RAM Group information from ROM Vaule 2h = Only Algorithm information from ROM Value 3h = Both Algorithm and RAM information from ROM. This option should be selected for application self-test." end="0" id="PBIST_ROM" rwaccess="RW" width="2"></bitfield>
  </register>
  
  
  <register acronym="PBIST_ALGO" description="ROM Algorithm Mask 0" id="PBIST_ALGO" offset="0x1C4" width="32">
    
  <bitfield begin="31" description=" This register is used to indicate the algorithm(s) to be used for the memory self-test routine. Each bit corresponds to a specific algorithm. Writing a value 1 to the particular bit, enables the corresponding algorithm. Writing a value 0 to the particular bit, disables the corresponding algorithm. " end="24" id="ALGO3" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="23" description=" This register is used to indicate the algorithm(s) to be used for the memory self-test routine. Each bit corresponds to a specific algorithm. Writing a value 1 to the particular bit, enables the corresponding algorithm. Writing a value 0 to the particular bit, disables the corresponding algorithm. " end="16" id="ALGO2" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="15" description=" This register is used to indicate the algorithm(s) to be used for the memory self-test routine. Each bit corresponds to a specific algorithm. Writing a value 1 to the particular bit, enables the corresponding algorithm. Writing a value 0 to the particular bit, disables the corresponding algorithm. " end="8" id="ALGO1" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="7" description=" This register is used to indicate the algorithm(s) to be used for the memory self-test routine. Each bit corresponds to a specific algorithm. Writing a value 1 to the particular bit, enables the corresponding algorithm. Writing a value 0 to the particular bit, disables the corresponding algorithm. " end="0" id="ALGO0" rwaccess="RW" width="8"></bitfield>
  </register>
  
  
  <register acronym="PBIST_RINFOL" description="RAM Info Mask Lower 0" id="PBIST_RINFOL" offset="0x1C8" width="32">
    
  <bitfield begin="31" description="This register is to select memory groups to run the algorithms selected in the PBIST_ALGO register. For an algorithmto be executed on a particular memory group, the corresponding bit in this register must be set to 1. The default value of this register is all 1s, which means all the memory groups are selected. Writing a value 0 to the particular bit, disables the corresponding memory group." end="24" id="RINFOL3" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="23" description="This register is to select memory groups to run the algorithms selected in the PBIST_ALGO register. For an algorithmto be executed on a particular memory group, the corresponding bit in this register must be set to 1. The default value of this register is all 1s, which means all the memory groups are selected. Writing a value 0 to the particular bit, disables the corresponding memory group." end="16" id="RINFOL2" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="15" description="This register is to select memory groups to run the algorithms selected in the PBIST_ALGO register. For an algorithmto be executed on a particular memory group, the corresponding bit in this register must be set to 1. The default value of this register is all 1s, which means all the memory groups are selected. Writing a value 0 to the particular bit, disables the corresponding memory group." end="8" id="RINFOL1" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="7" description="This register is to select memory groups to run the algorithms selected in the PBIST_ALGO register. For an algorithmto be executed on a particular memory group, the corresponding bit in this register must be set to 1. The default value of this register is all 1s, which means all the memory groups are selected. Writing a value 0 to the particular bit, disables the corresponding memory group." end="0" id="RINFOL0" rwaccess="RW" width="8"></bitfield>
  </register>
  
  
  <register acronym="PBIST_RINFOU" description="RAM Info Mask Upper 0" id="PBIST_RINFOU" offset="0x1CC" width="32">
    
  <bitfield begin="31" description="This register is to select memory groups to run the algorithms selected in the PBIST_ALGO register. For an algorithmto be executed on a particular memory group, the corresponding bit in this register must be set to 1. The default value of this register is all 1s, which means all the memory groups are selected. Writing a value 0 to the particular bit, disables the corresponding memory group." end="24" id="RINFOU3" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="23" description="This register is to select memory groups to run the algorithms selected in the PBIST_ALGO register. For an algorithmto be executed on a particular memory group, the corresponding bit in this register must be set to 1. The default value of this register is all 1s, which means all the memory groups are selected. Writing a value 0 to the particular bit, disables the corresponding memory group." end="16" id="RINFOU2" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="15" description="This register is to select memory groups to run the algorithms selected in the PBIST_ALGO register. For an algorithmto be executed on a particular memory group, the corresponding bit in this register must be set to 1. The default value of this register is all 1s, which means all the memory groups are selected. Writing a value 0 to the particular bit, disables the corresponding memory group." end="8" id="RINFOU1" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="7" description="This register is to select memory groups to run the algorithms selected in the PBIST_ALGO register. For an algorithmto be executed on a particular memory group, the corresponding bit in this register must be set to 1. The default value of this register is all 1s, which means all the memory groups are selected. Writing a value 0 to the particular bit, disables the corresponding memory group." end="0" id="RINFOU0" rwaccess="RW" width="8"></bitfield>
  </register>
</module>
