-sverilog -replay -parse -nopython -verbose -timescale=1ps/1ps -verbose -elabuhdm -d coveruhdm --sc -O1 --x-assign fast --x-initial fast --top-module testbench  -f flist.vcs config.vlt --build --exe -o simsc -Wno-timescalemod --coverage-line --coverage-toggle --Wno-fatal --Wno-lint --Wno-style --Wno-widthconcat --Wno-unoptflat -CFLAGS -std=c++14 -I/install/include -I/install/share/verilator/include/vltstd/ -LDFLAGS -lpthread -LDFLAGS -L/install/lib -ldramsim3 -Wl,-rpath=/install/lib -LDFLAGS -L/install/lib-linux64 -Wl,-rpath=/install/lib-linux64 -LDFLAGS -L/install/lib -ldromajo_cosim -Wl,-rpath=/install/lib -CFLAGS -I/install/include -pvalue+cce_trace_p=0 -pvalue+lce_trace_p=0 -pvalue+cmt_trace_p=0 -pvalue+dram_trace_p=0 -pvalue+icache_trace_p=0 -pvalue+dcache_trace_p=0 -pvalue+vm_trace_p=0 -pvalue+core_profile_p=0 -pvalue+pc_profile_p=0 -pvalue+br_profile_p=0 -pvalue+checkpoint_p=0 -pvalue+cosim_p=0 -pvalue+cosim_memsize_p=128 -pvalue+cosim_instr_p=0 -pvalue+warmup_instr_p=0 -pvalue+amo_en_p=0 -pvalue+preload_mem_p=0 -pvalue+no_bind_p=0 +define+BP_SIM_CLK_PERIOD=5000 +define+den2048Mb+sg5+x16+FULL_MEM
