# ds1722_test
# 2019-03-31 14:38:02Z

# IO_0@[IOP=(1)][IoId=(0)] is reserved: SWDDebugEnabled
dont_use_io iocell 1 0
# IO_1@[IOP=(1)][IoId=(1)] is reserved: SWDDebugEnabled
dont_use_io iocell 1 1
# IO_3@[IOP=(1)][IoId=(3)] is reserved: SWDDebugEnabled
dont_use_io iocell 1 3
set_location "ClockBlock" clockblockcell -1 -1 0
set_io "SCLK(0)" iocell 0 5
set_io "MOSI(0)" iocell 0 6
set_io "MISO(0)" iocell 0 7
set_io "CS(0)" iocell 0 4
set_io "Tx(0)" iocell 12 7
set_location "\SPI:BSPIM:load_rx_data\" 3 3 0 2
set_location "\SPI:BSPIM:tx_status_0\" 2 3 1 2
set_location "\SPI:BSPIM:tx_status_4\" 2 3 1 3
set_location "\SPI:BSPIM:rx_status_6\" 3 3 0 3
set_location "Net_18" 3 3 1 2
set_location "Net_25" 0 0 1 1
set_location "\UART:BUART:counter_load_not\" 1 0 0 3
set_location "\UART:BUART:tx_status_0\" 0 0 0 1
set_location "\UART:BUART:tx_status_2\" 1 0 0 2
set_location "\SPI:RxInternalInterrupt\" interrupt -1 -1 0
set_location "\SPI:BSPIM:BitCounter\" 2 3 7
set_location "\SPI:BSPIM:TxStsReg\" 1 0 4
set_location "\SPI:BSPIM:RxStsReg\" 3 3 4
set_location "\SPI:BSPIM:sR8:Dp:u0\" 2 3 2
set_location "\SPI:TxInternalInterrupt\" interrupt -1 -1 1
set_location "rx_isr_spi" interrupt -1 -1 2
set_location "tx_isr_spi" interrupt -1 -1 3
set_location "\UART:BUART:sTX:TxShifter:u0\" 0 0 2
set_location "\UART:BUART:sTX:sCLOCK:TxBitClkGen\" 1 0 2
set_location "\UART:BUART:sTX:TxSts\" 0 0 4
set_location "Net_14" 3 3 1 1
set_location "\SPI:BSPIM:state_2\" 2 3 1 1
set_location "\SPI:BSPIM:state_1\" 2 3 1 0
set_location "\SPI:BSPIM:state_0\" 2 3 0 1
set_location "Net_19" 3 3 1 0
set_location "\SPI:BSPIM:load_cond\" 2 3 0 0
set_location "\SPI:BSPIM:cnt_enable\" 3 3 0 0
set_location "Net_17" 3 3 0 1
set_location "\UART:BUART:txn\" 0 0 0 0
set_location "\UART:BUART:tx_state_1\" 1 0 0 1
set_location "\UART:BUART:tx_state_0\" 0 0 1 0
set_location "\UART:BUART:tx_state_2\" 1 0 0 0
set_location "\UART:BUART:tx_bitclk\" 0 0 1 2
