 
****************************************
Report : qor
Design : FPAdder
Version: U-2022.12-SP7
Date   : Wed Dec 13 18:39:39 2023
****************************************


  Timing Path Group (none)
  -----------------------------------
  Levels of Logic:             147.00
  Critical Path Length:         25.98
  Critical Path Slack:         uninit
  Critical Path Clk Period:       n/a
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         14
  Hierarchical Port Count:        778
  Leaf Cell Count:                964
  Buf/Inv Cell Count:              99
  Buf Cell Count:                   1
  Inv Cell Count:                  98
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       964
  Sequential Cell Count:            0
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    8752.307242
  Noncombinational Area:     0.000000
  Buf/Inv Area:            547.430414
  Total Buffer Area:             5.53
  Total Inverter Area:         541.90
  Macro/Black Box Area:      0.000000
  Net Area:                716.879842
  -----------------------------------
  Cell Area:             8752.307242
  Design Area:           9469.187084


  Design Rules
  -----------------------------------
  Total Number of Nets:          1076
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: ip-172-31-17-209.ec2.internal

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    1.25
  Logic Optimization:                  0.35
  Mapping Optimization:                0.33
  -----------------------------------------
  Overall Compile Time:                2.42
  Overall Compile Wall Clock Time:     2.70

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
