Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Wed Jun 21 21:48:23 2023
| Host         : DESKTOP-VPS9LLR running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xck26
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   311 |
|    Minimum number of control sets                        |   311 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   333 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   311 |
| >= 0 to < 4        |    59 |
| >= 4 to < 6        |    16 |
| >= 6 to < 8        |    10 |
| >= 8 to < 10       |    41 |
| >= 10 to < 12      |    23 |
| >= 12 to < 14      |    12 |
| >= 14 to < 16      |     4 |
| >= 16              |   146 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1560 |          393 |
| No           | No                    | Yes                    |              42 |           13 |
| No           | Yes                   | No                     |             523 |          207 |
| Yes          | No                    | No                     |            2145 |          395 |
| Yes          | No                    | Yes                    |              60 |            9 |
| Yes          | Yes                   | No                     |            2705 |          616 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|             Clock Signal            |                                                                                                                                      Enable Signal                                                                                                                                      |                                                                                                           Set/Reset Signal                                                                                                          | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                  | design_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/grp_tpgPatternDPColorSquare_fu_1155/DPtpgBarSelYuv_709_y_U/E[0]                                                                                                 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/grp_tpgPatternDPColorSquare_fu_1155/DPtpgBarArray_U/ap_enable_reg_pp0_iter12_reg                            |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                    |                                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_937_2_fu_143/tmp_18_reg_238                                                                                                                              |                                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_ier10_out                                                                                                                                                                                                                                      | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196/and_ln1921_reg_9890                                                                                                                                             |                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/crossHairX_c_channel_U/mOutPtr[1]_i_1__7_n_3                                                                                                                                                                                        | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196/ap_block_pp0_stage0_subdone                                                                                                                                     | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196/ap_enable_reg_pp0_iter1_i_1__0_n_3                                                                          |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/src_state_inferred__0/i__n_0                                                                                                                                          | design_1_i/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[3]_0[0]                                                                                          |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/src_state_inferred__0/i__n_0                                                                                                                                          | design_1_i/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/SR[0]                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                         | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out3 | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.rdpp1_inst/gen_fwft.count_en                                                                                                             | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                       |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/barWidth_reg_15660                                                                                                                                                                                                 | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_colorFormat_reg[0]_1[0]                                                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 |                                                                                                                                                                                                                                                                                         | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/MultiPixStream2AXIvideo_U0/ap_sync_reg_grp_v_tpgHlsDataFlow_fu_319_ap_ready_reg                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/dest_state_n_0                                                                                                                                                        | design_1_i/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[3]_0[0]                                                                                          |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/maskId_c_channel_U/mOutPtr[1]_i_1__2_n_3                                                                                                                                                                                            | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                         | design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                         | design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aresetn_d_reg[0]                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/boxColorR_c_channel_U/mOutPtr[1]_i_1__3_n_3                                                                                                                                                                                         | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_en                                                                                                                                              |                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/boxSize_c_channel_U/mOutPtr[1]_i_1__4_n_3                                                                                                                                                                                           | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                       | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                        |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/src_state_inferred__0/i__n_0                                                                                                                                          | design_1_i/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/SR[0]                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                         | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg0                                                                                                  |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                                                | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/src_state_inferred__0/i__n_0                                                                                                                                          | design_1_i/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[3]_0[0]                                                                                          |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/src_state_inferred__0/i__n_0                                                                                                                                           | design_1_i/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[3]_0[0]                                                                                          |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                                                                             | design_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                     |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/p_0_in                                                                                                                                                      |                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/dest_state_n_0                                                                                                                                                         | design_1_i/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/SR[0]                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/dest_state_n_0                                                                                                                                                        | design_1_i/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/SR[0]                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/boxColorB_c_channel_U/mOutPtr[1]_i_1__6_n_3                                                                                                                                                                                         | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/dest_state_n_0                                                                                                                                                        | design_1_i/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/SR[0]                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/entry_proc_U0/ap_done_reg_reg_5[0]                                                                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/entry_proc_U0/ap_done_reg_reg_0[0]                                                                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/entry_proc_U0/E[0]                                                                                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/dest_state_n_0                                                                                                                                                        | design_1_i/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[3]_0[0]                                                                                          |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/E[0]                                                                                                                                                           | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgForeground_U0/Q[0]                                                                                                                                                                                                               | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/colorFormat_c_U/U_design_1_v_tpg_0_0_fifo_w8_d2_S_ram/SS[0]                                                                                                                     |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                                                                              | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                             | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                                              |                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/grp_tpgPatternTartanColorBars_fu_1248/vBarSel                                                                                                                   | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/grp_tpgPatternTartanColorBars_fu_1248/vBarSel[2]_i_1_n_3                                                    |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/grp_tpgPatternDPColorSquare_fu_1155/hBarSel_1                                                                                                                   | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/grp_tpgPatternDPColorSquare_fu_1155/xCount_V_1[0]                                                           |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/grp_tpgPatternDPColorSquare_fu_1155/DPtpgBarSelYuv_709_y_U/E[0]                                                                                                 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/grp_tpgPatternDPColorSquare_fu_1155/DPtpgBarArray_U/ap_enable_reg_pp0_iter12_reg_0                          |                3 |              3 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/flow_control_loop_pipe_sequential_init_U/icmp_ln1028_reg_3575_pp0_iter8_reg_reg[0]__0[0]                                                                        |                                                                                                                                                                                                                                     |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                         | design_1_i/axi_intc_0/U0/INTC_CORE_I/REG_GEN[1].IAR_NORMAL_MODE_GEN.iar[1]_i_1_n_0                                                                                                                                                  |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                         | design_1_i/axi_intc_0/U0/INTC_CORE_I/REG_GEN[0].IAR_NORMAL_MODE_GEN.iar[0]_i_1_n_0                                                                                                                                                  |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/grp_tpgPatternTartanColorBars_fu_1248/tpgTartanBarArray_U/E[0]                                                                                                  |                                                                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/grp_tpgPatternTartanColorBars_fu_1248/hBarSel                                                                                                                   | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/grp_tpgPatternTartanColorBars_fu_1248/xCount_V[9]_i_1_n_3                                                   |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/hdata_flag_3_reg_5370                                                                                                                                                                                              | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/hdata_flag_3_reg_537                                                                                                                                           |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out2 |                                                                                                                                                                                                                                                                                         | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/entry_proc_U0/ap_sync_reg_tpgBackground_U0_ap_ready                                                                                                                             |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/ap_CS_fsm_reg[2][0]                                                                                                                                             |                                                                                                                                                                                                                                     |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                         | design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aresetn_d_reg_0[0]                                                                                                                               |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out3 |                                                                                                                                                                                                                                                                                         | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/SR[0]                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/grp_tpgPatternCrossHatch_fu_1229/empty_reg_122[0]_i_1_n_3                                                                                                       |                                                                                                                                                                                                                                     |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/grp_tpgPatternDPColorSquare_fu_1155/DPtpgBarArray_U/E[0]                                                                                                        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/grp_tpgPatternDPColorSquare_fu_1155/xCount_V_1[9]                                                           |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/grp_tpgPatternDPColorSquare_fu_1155/DPtpgBarArray_U/E[0]                                                                                                        |                                                                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 |                                                                                                                                                                                                                                                                                         | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                            |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                         | design_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                   |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                         | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                         | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 |                                                                                                                                                                                                                                                                                         | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/colorFormat_c_U/ap_rst_n_0                                                                                                                                                      |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 |                                                                                                                                                                                                                                                                                         | design_1_i/proc_sys_reset_1/U0/EXT_LPF/lpf_int                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                               | design_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                     |                3 |              4 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out3 |                                                                                                                                                                                                                                                                                         | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in                                                                                                                                                                         |                3 |              4 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out3 | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_2[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                          | design_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                     |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                   | design_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                     |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196/ap_enable_reg_pp0_iter2_reg_0[0]                                                                                                                                | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_937_2_fu_143/E[0]                                                                                                                                        | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_push_block_reg_0[0]                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                1 |              6 |         6.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ar_hs                                                                                                                                                                                                                                              | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata[7]_i_1_n_3                                                                                                                                                                               |                4 |              6 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/SEQ/seq_clr                                                                                                                                                                                          |                1 |              6 |         6.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/grp_tpgPatternDPColorSquare_fu_1155/yCount_V_10                                                                                                                 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/grp_tpgPatternDPColorSquare_fu_1155/yCount_V_1                                                              |                1 |              6 |         6.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/proc_sys_reset_1/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                           | design_1_i/proc_sys_reset_1/U0/SEQ/seq_clr                                                                                                                                                                                          |                1 |              6 |         6.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                       | design_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                     |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/grp_tpgPatternDPColorSquare_fu_1155/DPtpgBarArray_U/E[0]                                                                                                        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/grp_tpgPatternDPColorSquare_fu_1155/xCount_V_1[0]                                                           |                1 |              6 |         6.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/cmd_b_push_block_reg_0[0]                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                1 |              6 |         6.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                         | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aresetn                                                                                                                              |                1 |              7 |         7.00 |
|  design_1_i/clk_wiz_0/inst/clk_out3 | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_13[0]                                                                                                                                                                                          | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                        |                4 |              7 |         1.75 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter10_reg[0]                                                                                        |                                                                                                                                                                                                                                     |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_ovrlayId[7]_i_1_n_3                                                                                                                                                                                                                            | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/p_60_in                                                                                                                                                                                                                                            | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/tpgSinTableArray_9bit_U/q0_reg_1                                                                            |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/barWidth_reg_15660                                                                                                                                                                                                 | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_colorFormat_reg[0]_4[0]                                                                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/p_60_in                                                                                                                                                                                                                                            | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/colorFormat_c_U/E[0]                                                                                                                                                                                                                | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_motionSpeed[7]_i_1_n_3                                                                                                                                                                                                                         | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/rampVal_20                                                                                                                                                                                                         |                                                                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_dpDynamicRange[7]_i_1_n_3                                                                                                                                                                                                                      | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_colorFormat[7]_i_1_n_3                                                                                                                                                                                                                         | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/ap_CS_fsm_reg[2]_0[0]                                                                                                                                           |                                                                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/p_60_in                                                                                                                                                                                                                                            | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/tpgSinTableArray_9bit_U/q1_reg_1                                                                            |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/rampVal_10                                                                                                                                                                                                         |                                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/ap_NS_fsm[4]                                                                                                                                                                                                       |                                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_bckgndId[7]_i_1_n_3                                                                                                                                                                                                                            | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_maskId[7]_i_1_n_3                                                                                                                                                                                                                              | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/zonePlateVAddr0                                                                                                                                                 |                                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/mac_muladd_8ns_8ns_15ns_16_4_1_U57/design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1_DSP48_4_U/cmp2_i210_reg_1516_reg[0]                                        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/mac_muladd_8ns_8ns_15ns_16_4_1_U57/design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1_DSP48_4_U/SS[0]        |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                 |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/hdata0                                                                                                                                                                                                             |                                                                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/zonePlateVAddr0                                                                                                                                                 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/ap_CS_fsm_reg[2]_2                                                                                          |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_en                                                                                                                                              |                                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_en                                                                                                                                              |                                                                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/waddr                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/p_0_in                                                                                                                                                      |                                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                    | design_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                     |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                        |                                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/p_0_in                                                                                                                                                      |                                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_dpYUVCoef[7]_i_1_n_3                                                                                                                                                                                                                           | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out3 | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_4[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                        |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2 |                                                                                                                                                                                                                                                                                         | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/entry_proc_U0/ap_sync_reg_channel_write_ovrlayId_c_channel                                                                                                                      |                7 |              8 |         1.14 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                               | design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                  |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out3 | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_dly                                                                                                                                                                                                                                 | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out3 | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/gen_wr_a.gen_word_narrow.mem_reg_bram_0[0]                                                                                                                                                                 | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out3 |                                                                                                                                                                                                                                                                                         | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_1[0]                                          |                2 |              9 |         4.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                     |                6 |              9 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                     |                3 |              9 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                     |                5 |              9 |         1.80 |
|  design_1_i/clk_wiz_0/inst/clk_out2 |                                                                                                                                                                                                                                                                                         | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_937_2_fu_143/ap_NS_fsm110_out                                                                        |                2 |              9 |         4.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                     |                7 |              9 |         1.29 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/grp_tpgPatternTartanColorBars_fu_1248/tpgTartanBarArray_U/E[0]                                                                                                  | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/grp_tpgPatternTartanColorBars_fu_1248/xCount_V[9]_i_1_n_3                                                   |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                1 |             10 |        10.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/add_ln1259_1_reg_3675[15]_i_1_n_3                                                                                                                               |                                                                                                                                                                                                                                     |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                1 |             10 |        10.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                3 |             10 |         3.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                1 |             10 |        10.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/grp_tpgPatternCheckerBoard_fu_1198/yCount_V_30                                                                                                                  | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/grp_tpgPatternCheckerBoard_fu_1198/yCount_V_3                                                               |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 |                                                                                                                                                                                                                                                                                         | design_1_i/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/SR[0]                                                                                                             |                5 |             10 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/grp_tpgPatternCheckerBoard_fu_1198/grp_tpgPatternCheckerBoard_fu_1198_ap_ready                                                                                  | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/grp_tpgPatternCheckerBoard_fu_1198/xCount_V_3[9]_i_1_n_3                                                    |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/grp_tpgPatternCrossHatch_fu_1229/grp_reg_ap_uint_10_s_fu_224/icmp_ln1405_1_reg_549_reg[0][0]                                                                    | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/grp_tpgPatternCrossHatch_fu_1229/grp_reg_ap_uint_10_s_fu_224/SR[0]                                          |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ar_hs                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                     |                4 |             10 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                         | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                      |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                         | design_1_i/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[3]_0[0]                                                                                          |                5 |             10 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/grp_tpgPatternTartanColorBars_fu_1248/yCount_V[9]_i_2_n_3                                                                                                       | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/grp_tpgPatternTartanColorBars_fu_1248/yCount_V                                                              |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/E[0]                                                                                                                                                                                                                                               | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/flow_control_loop_pipe_sequential_init_U/SR[0]                                                              |                2 |             11 |         5.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                3 |             11 |         3.67 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/MultiPixStream2AXIvideo_U0/ap_CS_fsm_state4                                                                                                                                                                                         | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/MultiPixStream2AXIvideo_U0/ap_NS_fsm13_out                                                                                                                                      |                3 |             11 |         3.67 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/MultiPixStream2AXIvideo_U0/ap_CS_fsm_state2                                                                                                                                                                                         |                                                                                                                                                                                                                                     |                3 |             11 |         3.67 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/grp_tpgPatternCrossHatch_fu_1229/vHatch[0]_i_2_n_3                                                                                                              | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/SR[0]                                                                                                                                                                                          |                3 |             11 |         3.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                         | design_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                     |                4 |             11 |         2.75 |
|  design_1_i/clk_wiz_0/inst/clk_out2 |                                                                                                                                                                                                                                                                                         | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                   |                4 |             11 |         2.75 |
|  design_1_i/clk_wiz_0/inst/clk_out3 | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count                                                                                                                                                                                                                            | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[11]_i_1_n_0                                                                                                                                                            |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out3 | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce                                                                                                                                                                                                                                      | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[11]_i_1_n_0                                                                                                                                                            |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                         | design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                         | design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                4 |             12 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                         | design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out3 | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/eqOp54_in                                                                                                                                                                                                                          | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                        |                5 |             12 |         2.40 |
|  design_1_i/clk_wiz_0/inst/clk_out3 | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0fp_start_count                                                                                                                                                                                                                   | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0fp_start_count[11]_i_1_n_0                                                                                                                                                   |                4 |             12 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg0                                                                                                                                                   |                                                                                                                                                                                                                                     |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                         | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                        |                6 |             13 |         2.17 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready_0[0]                                                                                                                | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                6 |             13 |         2.17 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                         | design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                          |                4 |             13 |         3.25 |
|  design_1_i/clk_wiz_0/inst/clk_out3 | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_re_dly                                                                                                                                                                                                                             | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_cnt[12]_i_1_n_0                                                                                                                                                                |                2 |             13 |         6.50 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/grp_tpgPatternTartanColorBars_fu_1248/tpgBarSelYuv_y27_U/E[0]                                                                                                   |                                                                                                                                                                                                                                     |                3 |             15 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/bckgndYUV_U/E[0]                                                                                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                |               12 |             15 |         1.25 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                                  |                                                                                                                                                                                                                                     |                5 |             15 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_0[0]                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                7 |             15 |         2.14 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_crossHairY[15]_i_1_n_3                                                                                                                                                                                                                         | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                |               11 |             16 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_bck_motion_en[15]_i_1_n_3                                                                                                                                                                                                                      | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                |               10 |             16 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                3 |             16 |         5.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_height[15]_i_1_n_3                                                                                                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                |               11 |             16 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_ap_start_reg0                                                                                                                                                   | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/colorFormat_c_U/SR[0]                                                                                                                                                           |                2 |             16 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_boxColorR[15]_i_1_n_3                                                                                                                                                                                                                          | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                |                8 |             16 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_ZplateHorContStart[15]_i_1_n_3                                                                                                                                                                                                                 | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                |                9 |             16 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_crossHairX[15]_i_1_n_3                                                                                                                                                                                                                         | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                |               11 |             16 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/add_ln1260_reg_36640                                                                                                                                            |                                                                                                                                                                                                                                     |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/y_3_reg_15970                                                                                                                                                                                                      |                                                                                                                                                                                                                                     |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196/x_1_fu_130                                                                                                                                                      | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196/flow_control_loop_pipe_sequential_init_U/SR[0]                                                              |                2 |             16 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/flow_control_loop_pipe_sequential_init_U/and_ln1293_reg_3605_pp0_iter4_reg_reg[0]__0[0]                                                                         |                                                                                                                                                                                                                                     |                6 |             16 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgForeground_U0/ap_CS_fsm_reg[1]_0                                                                                                                                                                                                 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/crossHairX_c_channel_U/tpgForeground_U0_motionSpeed_read                                                                                                                        |                3 |             16 |         5.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgForeground_U0/ap_CS_fsm_state2                                                                                                                                                                                                   |                                                                                                                                                                                                                                     |                2 |             16 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583_zonePlateVAddr_ap_vld                                                                                        |                                                                                                                                                                                                                                     |                2 |             16 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/cmd_push_block_reg_0[0]                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                3 |             16 |         5.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_field_id[15]_i_1_n_3                                                                                                                                                                                                                           | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                |               12 |             16 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_ZplateHorContDelta[15]_i_1_n_3                                                                                                                                                                                                                 | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                |                9 |             16 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_boxColorG[15]_i_1_n_3                                                                                                                                                                                                                          | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                |               10 |             16 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/phi_mul_fu_464                                                                                                                                                  | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_3[0]                                          |                2 |             16 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/entry_proc_U0/shiftReg_ce                                                                                                                                                                                                           |                                                                                                                                                                                                                                     |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_boxColorB[15]_i_1_n_3                                                                                                                                                                                                                          | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                |               10 |             16 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/entry_proc_U0/ap_done_reg_reg_2[0]                                                                                                                                                                                                  |                                                                                                                                                                                                                                     |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/entry_proc_U0/ap_done_reg_reg_3[0]                                                                                                                                                                                                  |                                                                                                                                                                                                                                     |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_boxSize[15]_i_1_n_3                                                                                                                                                                                                                            | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                |                7 |             16 |         2.29 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_width[15]_i_1_n_3                                                                                                                                                                                                                              | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                |               11 |             16 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter12_reg_1[0]                                                                                      | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter12_reg_0[0]                                  |                3 |             16 |         5.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                     |                1 |             16 |        16.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/entry_proc_U0/ap_sync_reg_channel_write_ovrlayId_c_channel_reg[0]                                                                                                                                                                   |                                                                                                                                                                                                                                     |                3 |             16 |         5.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_ZplateVerContDelta[15]_i_1_n_3                                                                                                                                                                                                                 | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                |               11 |             16 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_ZplateVerContStart[15]_i_1_n_3                                                                                                                                                                                                                 | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                |               12 |             16 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/entry_proc_U0/ap_done_reg_reg_7[0]                                                                                                                                                                                                  |                                                                                                                                                                                                                                     |                2 |             16 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter12_reg[0]                                                                                        |                                                                                                                                                                                                                                     |                7 |             17 |         2.43 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                   |                                                                                                                                                                                                                                     |                7 |             17 |         2.43 |
|  design_1_i/clk_wiz_0/inst/clk_out3 | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce                                                                                                                                                                                                                                      | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in                                                                                                                                                                         |                6 |             17 |         2.83 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/flow_control_loop_pipe_sequential_init_U/internal_full_n_reg_0[0]                                                                                               |                                                                                                                                                                                                                                     |                7 |             17 |         2.43 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_en                                                                                                                                               |                                                                                                                                                                                                                                     |                3 |             18 |         6.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/p_0_in                                                                                                                                                       |                                                                                                                                                                                                                                     |                3 |             18 |         6.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                      | design_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                     |                6 |             19 |         3.17 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/tpgBarSelYuv_y_U/E[0]                                                                                                                                           |                                                                                                                                                                                                                                     |                7 |             21 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                              |                                                                                                                                                                                                                                     |                8 |             21 |         2.62 |
|  design_1_i/clk_wiz_0/inst/clk_out3 | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                     | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                             |                5 |             21 |         4.20 |
|  design_1_i/clk_wiz_0/inst/clk_out3 | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_1[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                        |               11 |             22 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                     |                9 |             22 |         2.44 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196/shiftReg_ce                                                                                                                                                     |                                                                                                                                                                                                                                     |                2 |             24 |        12.00 |
|  design_1_i/clk_wiz_0/inst/clk_out3 | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_17[0]                                                                                                                                                                                          | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                        |               14 |             24 |         1.71 |
|  design_1_i/clk_wiz_0/inst/clk_out3 | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_351[0]                                                                                                                                                                                         | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                        |               16 |             24 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/grp_tpgPatternDPColorSquare_fu_1155/DPtpgBarSelYuv_709_y_U/E[0]                                                                                                 |                                                                                                                                                                                                                                     |               10 |             24 |         2.40 |
|  design_1_i/clk_wiz_0/inst/clk_out3 | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_16[0]                                                                                                                                                                                          | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                        |               12 |             24 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/hdata_flag_3_reg_5370                                                                                                                                                                                              |                                                                                                                                                                                                                                     |               11 |             24 |         2.18 |
|  design_1_i/clk_wiz_0/inst/clk_out3 | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_1[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                        |               15 |             24 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out3 | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_0[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                        |               14 |             24 |         1.71 |
|  design_1_i/clk_wiz_0/inst/clk_out3 | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_5[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                        |               10 |             24 |         2.40 |
|  design_1_i/clk_wiz_0/inst/clk_out3 | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_3[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                        |               15 |             24 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out3 | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_9[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                        |               16 |             24 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out3 | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_350[0]                                                                                                                                                                                         | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                        |               15 |             24 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/v_tpg_0/inst/regslice_both_m_axis_video_V_data_V_U/B_V_data_1_payload_A[23]_i_1_n_3                                                                                                                                                                                          |                                                                                                                                                                                                                                     |                6 |             24 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/v_tpg_0/inst/regslice_both_m_axis_video_V_data_V_U/B_V_data_1_payload_B[23]_i_1_n_3                                                                                                                                                                                          |                                                                                                                                                                                                                                     |                6 |             24 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out3 | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_14[0]                                                                                                                                                                                          | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                        |               13 |             24 |         1.85 |
|  design_1_i/clk_wiz_0/inst/clk_out3 | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_8[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                        |               16 |             24 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/barWidth_reg_15660                                                                                                                                                                                                 |                                                                                                                                                                                                                                     |               10 |             24 |         2.40 |
|  design_1_i/clk_wiz_0/inst/clk_out3 | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_15[0]                                                                                                                                                                                          | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                        |               14 |             24 |         1.71 |
|  design_1_i/clk_wiz_0/inst/clk_out3 | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_6[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                        |               14 |             24 |         1.71 |
|  design_1_i/clk_wiz_0/inst/clk_out3 |                                                                                                                                                                                                                                                                                         | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                             |                7 |             24 |         3.43 |
|  design_1_i/clk_wiz_0/inst/clk_out3 | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/E[0]                                                                                                                                                                                                                | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                        |               16 |             24 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/shiftReg_ce                                                                                                                                                     |                                                                                                                                                                                                                                     |                2 |             24 |        12.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/flow_control_loop_pipe_sequential_init_U/internal_full_n_reg_1[0]                                                                                               |                                                                                                                                                                                                                                     |               13 |             24 |         1.85 |
|  design_1_i/clk_wiz_0/inst/clk_out3 | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_349[0]                                                                                                                                                                                         | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                        |               14 |             24 |         1.71 |
|  design_1_i/clk_wiz_0/inst/clk_out3 | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_2[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                        |               14 |             24 |         1.71 |
|  design_1_i/clk_wiz_0/inst/clk_out3 | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_4[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                        |               17 |             24 |         1.41 |
|  design_1_i/clk_wiz_0/inst/clk_out3 | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/E[0]                                                                                                                                                                                                                                        | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/SR[0]                                                                                                                                                                                   |                5 |             24 |         4.80 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196/ap_phi_reg_pp0_iter3_pix_val_V_1_reg_375_0                                                                                                                      |                                                                                                                                                                                                                                     |                8 |             24 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out3 | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_1[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                        |               16 |             25 |         1.56 |
|  design_1_i/clk_wiz_0/inst/clk_out3 | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_12[0]                                                                                                                                                                                          | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                        |               13 |             26 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/grp_tpgPatternCrossHatch_fu_1229/grp_reg_ap_uint_10_s_fu_224/E[0]                                                                                               |                                                                                                                                                                                                                                     |                5 |             26 |         5.20 |
|  design_1_i/clk_wiz_0/inst/clk_out3 | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_2[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                        |               12 |             26 |         2.17 |
|  design_1_i/clk_wiz_0/inst/clk_out3 | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_1[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                        |                9 |             26 |         2.89 |
|  design_1_i/clk_wiz_0/inst/clk_out3 | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_11[0]                                                                                                                                                                                          | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                        |               13 |             26 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out3 | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_10[0]                                                                                                                                                                                          | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                        |               14 |             26 |         1.86 |
|  design_1_i/clk_wiz_0/inst/clk_out3 | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_0[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                        |               11 |             26 |         2.36 |
|  design_1_i/clk_wiz_0/inst/clk_out3 | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_7[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                        |                9 |             26 |         2.89 |
|  design_1_i/clk_wiz_0/inst/clk_out3 | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_0[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                        |                9 |             26 |         2.89 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196/ap_block_pp0_stage0_subdone                                                                                                                                     |                                                                                                                                                                                                                                     |               14 |             26 |         1.86 |
|  design_1_i/clk_wiz_0/inst/clk_out3 | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_2[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                        |                9 |             26 |         2.89 |
|  design_1_i/clk_wiz_0/inst/clk_out3 | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_3[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                        |               16 |             26 |         1.62 |
|  design_1_i/clk_wiz_0/inst/clk_out3 | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_4[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                        |               11 |             26 |         2.36 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                                        |                                                                                                                                                                                                                                     |                6 |             28 |         4.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                     |                3 |             28 |         9.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                     |                3 |             29 |         9.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                                          |                                                                                                                                                                                                                                     |                6 |             29 |         4.83 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                                                                          | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                   |                7 |             31 |         4.43 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/entry_proc_U0/ap_done_reg_reg_4[0]                                                                                                                                                                                                  |                                                                                                                                                                                                                                     |                5 |             32 |         6.40 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/entry_proc_U0/ap_sync_reg_channel_write_crossHairY_c_channel_reg[0]                                                                                                                                                                 |                                                                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out3 |                                                                                                                                                                                                                                                                                         | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][0]_0                                                                                                                                |               10 |             32 |         3.20 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_1[0]                                                                                                                  | design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                               |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out3 |                                                                                                                                                                                                                                                                                         | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/data_sync_reg[2][34]                                                                                                                                                |               14 |             32 |         2.29 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                  | design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/areset_d[0]                                                                                 |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_2[0]                                                                                                                  | design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                               |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_4[0]                                                                                                                  | design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                               |               22 |             32 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out3 | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_3[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                        |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter1_reg[0]                                                                                         |                                                                                                                                                                                                                                     |                9 |             32 |         3.56 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_3[0]                                                                                                                  | design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                               |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_730_2_fu_196/ap_enable_reg_pp0_iter1_reg_1[0]                                                                                                                                |                                                                                                                                                                                                                                     |                5 |             32 |         6.40 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgForeground_U0/ap_NS_fsm[1]                                                                                                                                                                                                       |                                                                                                                                                                                                                                     |                9 |             32 |         3.56 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/v_tpg_0/inst/count0                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                     |                5 |             32 |         6.40 |
|  design_1_i/clk_wiz_0/inst/clk_out3 | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag                                                                                                                                                                                                                                     | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/sof_ignore0                                                                                                                                                                             |                4 |             32 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/v_tpg_0/inst/grp_reg_unsigned_short_s_fu_535/count_new_0_reg_308                                                                                                                                                                                                             | design_1_i/v_tpg_0/inst/grp_reg_unsigned_short_s_fu_535/s                                                                                                                                                                           |                4 |             32 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/v_tpg_0/inst/grp_reg_unsigned_short_s_fu_535/E[0]                                                                                                                                                                                                                            | design_1_i/v_tpg_0/inst/grp_reg_unsigned_short_s_fu_535/count_new_0_reg_308                                                                                                                                                         |                5 |             32 |         6.40 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/entry_proc_U0/ap_done_reg_reg_8[0]                                                                                                                                                                                                  |                                                                                                                                                                                                                                     |                7 |             32 |         4.57 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_583/g_2_fu_524153_out                                                                                                                                               |                                                                                                                                                                                                                                     |                8 |             33 |         4.12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                           | design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                          |               10 |             33 |         3.30 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/p_0_in                                                                                                                                                      |                                                                                                                                                                                                                                     |                9 |             34 |         3.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/MultiPixStream2AXIvideo_U0/Q[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                     |                8 |             34 |         4.25 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_en                                                                                                                                              |                                                                                                                                                                                                                                     |               11 |             34 |         3.09 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                     |                3 |             34 |        11.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                     |                3 |             34 |        11.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                       |                                                                                                                                                                                                                                     |                6 |             34 |         5.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                     |               12 |             35 |         2.92 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                               |                                                                                                                                                                                                                                     |                8 |             35 |         4.38 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                     |                8 |             35 |         4.38 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/Q[0]                                                                                                                                                                                                               |                                                                                                                                                                                                                                     |               12 |             37 |         3.08 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                9 |             39 |         4.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |                8 |             39 |         4.88 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               17 |             40 |         2.35 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                     |               10 |             45 |         4.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                     |               11 |             45 |         4.09 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                            |                                                                                                                                                                                                                                     |               11 |             45 |         4.09 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                     |               13 |             45 |         3.46 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgBackground_U0/Q[1]                                                                                                                                                                                                               |                                                                                                                                                                                                                                     |               30 |             48 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/colorFormat_c_U/zonePlateVAddr_loc_0_fu_352                                                                                                                                                                                         |                                                                                                                                                                                                                                     |               29 |             54 |         1.86 |
|  design_1_i/clk_wiz_0/inst/clk_out2 |                                                                                                                                                                                                                                                                                         | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                |               24 |             56 |         2.33 |
|  design_1_i/clk_wiz_0/inst/clk_out3 |                                                                                                                                                                                                                                                                                         | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]                                                                                                                                              |               40 |             65 |         1.62 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              |                                                                                                                                                                                                                                     |               24 |             69 |         2.88 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            |                                                                                                                                                                                                                                     |               25 |             69 |         2.76 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/entry_proc_U0/ap_sync_reg_entry_proc_U0_ap_ready_reg                                                                                                                                                                                | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                |               21 |             88 |         4.19 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               28 |             91 |         3.25 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                |               25 |             91 |         3.64 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/colorFormat_c_U/shiftReg_ce                                                                                                                                                                                                         |                                                                                                                                                                                                                                     |               24 |             96 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/tpgForeground_U0/Q[0]                                                                                                                                                                                                               |                                                                                                                                                                                                                                     |               29 |            102 |         3.52 |
|  design_1_i/clk_wiz_0/inst/clk_out3 |                                                                                                                                                                                                                                                                                         | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                        |               61 |            114 |         1.87 |
|  design_1_i/clk_wiz_0/inst/clk_out3 | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce                                                                                                                                                                                                                                      | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/all_cfg0                                                                                                                                                                       |               30 |            145 |         4.83 |
|  design_1_i/clk_wiz_0/inst/clk_out3 | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/time_control_regs2_int[16][28]                                                                                                                                                                                                                        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                        |               53 |            173 |         3.26 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_319/bckgndYUV_U/E[0]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                     |               34 |            237 |         6.97 |
|  design_1_i/clk_wiz_0/inst/clk_out2 |                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                     |               84 |            248 |         2.95 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                     |               94 |            298 |         3.17 |
|  design_1_i/clk_wiz_0/inst/clk_out3 |                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                     |              243 |           1021 |         4.20 |
+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


