# vsim -coverage -l cnt_counting_chk.log -c test_bench -voptargs="+cover=bcesft" -assertdebug -do "coverage save -onexit cnt_counting_chk.ucdb; log -r /*;run -all" 
# Start time: 22:29:23 on Jan 04,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 linux_x86_64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading work.test_bench(fast)
# coverage save -onexit cnt_counting_chk.ucdb
#  log -r /*
# run -all
# ===============================================================
# ====== Test Case: check counter couting check =================
# ===============================================================
# check at boundary of TDR0
# t=       100 [TB_WRITE]: addr=00000004 data=ffffff00
# t=       276 [TB_WRITE]: addr=00000008 data=00000000
# t=       476 [TB_WRITE]: addr=00000000 data=00000001
# t=     13675 [TB_READ]: addr=00000004 rdata=00000003
# t=     13875 [TB_READ]: addr=00000008 rdata=00000001
# ------------------------------------------------
# t=     13875 PASSED: cnt matches expect value 
# Actual:           4294967299
# ------------------------------------------------
# t=     13875 [TB_WRITE]: addr=00000000 data=00000000
# check at boundary of TDR1
# t=     14076 [TB_WRITE]: addr=00000004 data=ffffff00
# t=     14276 [TB_WRITE]: addr=00000008 data=ffffffff
# t=     14476 [TB_WRITE]: addr=00000000 data=00000001
# t=     27675 [TB_READ]: addr=00000004 rdata=00000003
# t=     27875 [TB_READ]: addr=00000008 rdata=00000000
# ------------------------------------------------
# t=     27875 PASSED: cnt matches expect value 
# Actual:                    3
# ------------------------------------------------
# t=     27875 [TB_WRITE]: addr=00000000 data=00000000
# check writing to counter when counting
# t=     28076 [TB_WRITE]: addr=00000004 data=00000000
# t=     28276 [TB_WRITE]: addr=00000008 data=00000000
# t=     28476 [TB_WRITE]: addr=00000000 data=00000001
# t=     41675 [TB_READ]: addr=00000004 rdata=00000103
# t=     41875 [TB_READ]: addr=00000008 rdata=00000000
# t=     41875 [TB_WRITE]: addr=00000004 data=ffffff00
# t=     55075 [TB_READ]: addr=00000004 rdata=00000003
# t=     55275 [TB_READ]: addr=00000008 rdata=00000001
# ------------------------------------------------
# t=     55275 PASSED: cnt matches expect value 
# Actual:           4294967299
# ------------------------------------------------
# t=     55275 [TB_WRITE]: addr=00000000 data=00000000
# check timer_en = 0, cnt is 0
# t=     55675 [TB_READ]: addr=00000004 rdata=00000000
# t=     55875 [TB_READ]: addr=00000008 rdata=00000000
# --------------------------------------------------------
# t=     55875 PASSED: cnt is 0 when timer_en is 0 
# --------------------------------------------------------
# t=     55875 [TB_WRITE]: addr=00000000 data=00000001
# t=     69075 [TB_READ]: addr=00000004 rdata=00000103
# t=     69275 [TB_READ]: addr=00000008 rdata=00000000
# Test_result PASSED
# ** Note: $finish    : ../tb/test_bench.v(94)
#    Time: 69375 ns  Iteration: 0  Instance: /test_bench
# Saving coverage database on exit...
# End time: 22:29:24 on Jan 04,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
