library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity mcd is 
generic (	n: integer := 8
);

port (	reloj, nreset, pulsoa, pulsob: in std_logic;
			dato: in std_logic_vector(n-1 downto 0);
			fin: out std_logic;
			salida: out std_logic_vector(n-1 to 0)
);
end mcd;

architecture a of mcd is
type state is (ereset, e1, e2, e3, e4, eamayor, ebmayor, efin);
signal estado: state;
signal a,b,r: std_logic_vector(n-1 downto 0);
begin
	process(reloj,nreset)
	begin
		if nreset = '0' then
			estado <= ereset;
			fin <= '0';
			a <= (others => '0');
			b <= (others => '0');
			r <= (others => '0');
			salida <= (others => '0');
	
	
	
	
	
	
	
	
	
	
	
	
	
	
	
	
	
	