
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//xgettext_gcc_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004041d8 <.init>:
  4041d8:	stp	x29, x30, [sp, #-16]!
  4041dc:	mov	x29, sp
  4041e0:	bl	404c50 <ferror@plt+0x60>
  4041e4:	ldp	x29, x30, [sp], #16
  4041e8:	ret

Disassembly of section .plt:

00000000004041f0 <default_parse_debrief@plt-0x20>:
  4041f0:	stp	x16, x30, [sp, #-16]!
  4041f4:	adrp	x16, 45f000 <ferror@plt+0x5a410>
  4041f8:	ldr	x17, [x16, #4088]
  4041fc:	add	x16, x16, #0xff8
  404200:	br	x17
  404204:	nop
  404208:	nop
  40420c:	nop

0000000000404210 <default_parse_debrief@plt>:
  404210:	adrp	x16, 460000 <default_parse_debrief>
  404214:	ldr	x17, [x16]
  404218:	add	x16, x16, #0x0
  40421c:	br	x17

0000000000404220 <memcpy@plt>:
  404220:	adrp	x16, 460000 <default_parse_debrief>
  404224:	ldr	x17, [x16, #8]
  404228:	add	x16, x16, #0x8
  40422c:	br	x17

0000000000404230 <default_destructor@plt>:
  404230:	adrp	x16, 460000 <default_parse_debrief>
  404234:	ldr	x17, [x16, #16]
  404238:	add	x16, x16, #0x10
  40423c:	br	x17

0000000000404240 <ngettext@plt>:
  404240:	adrp	x16, 460000 <default_parse_debrief>
  404244:	ldr	x17, [x16, #24]
  404248:	add	x16, x16, #0x18
  40424c:	br	x17

0000000000404250 <message_print_style_uniforum@plt>:
  404250:	adrp	x16, 460000 <default_parse_debrief>
  404254:	ldr	x17, [x16, #32]
  404258:	add	x16, x16, #0x20
  40425c:	br	x17

0000000000404260 <default_comment_dot@plt>:
  404260:	adrp	x16, 460000 <default_parse_debrief>
  404264:	ldr	x17, [x16, #40]
  404268:	add	x16, x16, #0x28
  40426c:	br	x17

0000000000404270 <its_rule_list_free@plt>:
  404270:	adrp	x16, 460000 <default_parse_debrief>
  404274:	ldr	x17, [x16, #48]
  404278:	add	x16, x16, #0x30
  40427c:	br	x17

0000000000404280 <strlen@plt>:
  404280:	adrp	x16, 460000 <default_parse_debrief>
  404284:	ldr	x17, [x16, #56]
  404288:	add	x16, x16, #0x38
  40428c:	br	x17

0000000000404290 <message_comment_append@plt>:
  404290:	adrp	x16, 460000 <default_parse_debrief>
  404294:	ldr	x17, [x16, #64]
  404298:	add	x16, x16, #0x40
  40429c:	br	x17

00000000004042a0 <message_print_style_indent@plt>:
  4042a0:	adrp	x16, 460000 <default_parse_debrief>
  4042a4:	ldr	x17, [x16, #72]
  4042a8:	add	x16, x16, #0x48
  4042ac:	br	x17

00000000004042b0 <maybe_print_progname@plt>:
  4042b0:	adrp	x16, 460000 <default_parse_debrief>
  4042b4:	ldr	x17, [x16, #80]
  4042b8:	add	x16, x16, #0x50
  4042bc:	br	x17

00000000004042c0 <exit@plt>:
  4042c0:	adrp	x16, 460000 <default_parse_debrief>
  4042c4:	ldr	x17, [x16, #88]
  4042c8:	add	x16, x16, #0x58
  4042cc:	br	x17

00000000004042d0 <get_search_path@plt>:
  4042d0:	adrp	x16, 460000 <default_parse_debrief>
  4042d4:	ldr	x17, [x16, #96]
  4042d8:	add	x16, x16, #0x60
  4042dc:	br	x17

00000000004042e0 <c_isxdigit@plt>:
  4042e0:	adrp	x16, 460000 <default_parse_debrief>
  4042e4:	ldr	x17, [x16, #104]
  4042e8:	add	x16, x16, #0x68
  4042ec:	br	x17

00000000004042f0 <error@plt>:
  4042f0:	adrp	x16, 460000 <default_parse_debrief>
  4042f4:	ldr	x17, [x16, #112]
  4042f8:	add	x16, x16, #0x70
  4042fc:	br	x17

0000000000404300 <locating_rule_list_locate@plt>:
  404300:	adrp	x16, 460000 <default_parse_debrief>
  404304:	ldr	x17, [x16, #120]
  404308:	add	x16, x16, #0x78
  40430c:	br	x17

0000000000404310 <default_directive_message@plt>:
  404310:	adrp	x16, 460000 <default_parse_debrief>
  404314:	ldr	x17, [x16, #128]
  404318:	add	x16, x16, #0x80
  40431c:	br	x17

0000000000404320 <iconv_msgdomain_list@plt>:
  404320:	adrp	x16, 460000 <default_parse_debrief>
  404324:	ldr	x17, [x16, #136]
  404328:	add	x16, x16, #0x88
  40432c:	br	x17

0000000000404330 <default_comment_special@plt>:
  404330:	adrp	x16, 460000 <default_parse_debrief>
  404334:	ldr	x17, [x16, #144]
  404338:	add	x16, x16, #0x90
  40433c:	br	x17

0000000000404340 <string_list_destroy@plt>:
  404340:	adrp	x16, 460000 <default_parse_debrief>
  404344:	ldr	x17, [x16, #152]
  404348:	add	x16, x16, #0x98
  40434c:	br	x17

0000000000404350 <default_catalog_reader_alloc@plt>:
  404350:	adrp	x16, 460000 <default_parse_debrief>
  404354:	ldr	x17, [x16, #160]
  404358:	add	x16, x16, #0xa0
  40435c:	br	x17

0000000000404360 <iconv_close@plt>:
  404360:	adrp	x16, 460000 <default_parse_debrief>
  404364:	ldr	x17, [x16, #168]
  404368:	add	x16, x16, #0xa8
  40436c:	br	x17

0000000000404370 <hash_init@plt>:
  404370:	adrp	x16, 460000 <default_parse_debrief>
  404374:	ldr	x17, [x16, #176]
  404378:	add	x16, x16, #0xb0
  40437c:	br	x17

0000000000404380 <po_charset_canonicalize@plt>:
  404380:	adrp	x16, 460000 <default_parse_debrief>
  404384:	ldr	x17, [x16, #184]
  404388:	add	x16, x16, #0xb8
  40438c:	br	x17

0000000000404390 <c_isdigit@plt>:
  404390:	adrp	x16, 460000 <default_parse_debrief>
  404394:	ldr	x17, [x16, #192]
  404398:	add	x16, x16, #0xc0
  40439c:	br	x17

00000000004043a0 <default_parse_brief@plt>:
  4043a0:	adrp	x16, 460000 <default_parse_debrief>
  4043a4:	ldr	x17, [x16, #200]
  4043a8:	add	x16, x16, #0xc8
  4043ac:	br	x17

00000000004043b0 <set_program_name@plt>:
  4043b0:	adrp	x16, 460000 <default_parse_debrief>
  4043b4:	ldr	x17, [x16, #208]
  4043b8:	add	x16, x16, #0xd0
  4043bc:	br	x17

00000000004043c0 <message_alloc@plt>:
  4043c0:	adrp	x16, 460000 <default_parse_debrief>
  4043c4:	ldr	x17, [x16, #216]
  4043c8:	add	x16, x16, #0xd8
  4043cc:	br	x17

00000000004043d0 <locating_rule_list_free@plt>:
  4043d0:	adrp	x16, 460000 <default_parse_debrief>
  4043d4:	ldr	x17, [x16, #224]
  4043d8:	add	x16, x16, #0xe0
  4043dc:	br	x17

00000000004043e0 <ftell@plt>:
  4043e0:	adrp	x16, 460000 <default_parse_debrief>
  4043e4:	ldr	x17, [x16, #232]
  4043e8:	add	x16, x16, #0xe8
  4043ec:	br	x17

00000000004043f0 <sprintf@plt>:
  4043f0:	adrp	x16, 460000 <default_parse_debrief>
  4043f4:	ldr	x17, [x16, #240]
  4043f8:	add	x16, x16, #0xf0
  4043fc:	br	x17

0000000000404400 <string_list_append@plt>:
  404400:	adrp	x16, 460000 <default_parse_debrief>
  404404:	ldr	x17, [x16, #248]
  404408:	add	x16, x16, #0xf8
  40440c:	br	x17

0000000000404410 <__cxa_atexit@plt>:
  404410:	adrp	x16, 460000 <default_parse_debrief>
  404414:	ldr	x17, [x16, #256]
  404418:	add	x16, x16, #0x100
  40441c:	br	x17

0000000000404420 <is_ascii_message_list@plt>:
  404420:	adrp	x16, 460000 <default_parse_debrief>
  404424:	ldr	x17, [x16, #264]
  404428:	add	x16, x16, #0x108
  40442c:	br	x17

0000000000404430 <unicode_name_character@plt>:
  404430:	adrp	x16, 460000 <default_parse_debrief>
  404434:	ldr	x17, [x16, #272]
  404438:	add	x16, x16, #0x110
  40443c:	br	x17

0000000000404440 <hash_insert_entry@plt>:
  404440:	adrp	x16, 460000 <default_parse_debrief>
  404444:	ldr	x17, [x16, #280]
  404448:	add	x16, x16, #0x118
  40444c:	br	x17

0000000000404450 <handle_color_option@plt>:
  404450:	adrp	x16, 460000 <default_parse_debrief>
  404454:	ldr	x17, [x16, #288]
  404458:	add	x16, x16, #0x120
  40445c:	br	x17

0000000000404460 <desktop_add_default_keywords@plt>:
  404460:	adrp	x16, 460000 <default_parse_debrief>
  404464:	ldr	x17, [x16, #296]
  404468:	add	x16, x16, #0x128
  40446c:	br	x17

0000000000404470 <message_print_style_filepos@plt>:
  404470:	adrp	x16, 460000 <default_parse_debrief>
  404474:	ldr	x17, [x16, #304]
  404478:	add	x16, x16, #0x130
  40447c:	br	x17

0000000000404480 <iconv_message_list@plt>:
  404480:	adrp	x16, 460000 <default_parse_debrief>
  404484:	ldr	x17, [x16, #312]
  404488:	add	x16, x16, #0x138
  40448c:	br	x17

0000000000404490 <string_list_alloc@plt>:
  404490:	adrp	x16, 460000 <default_parse_debrief>
  404494:	ldr	x17, [x16, #320]
  404498:	add	x16, x16, #0x140
  40449c:	br	x17

00000000004044a0 <stpcpy@plt>:
  4044a0:	adrp	x16, 460000 <default_parse_debrief>
  4044a4:	ldr	x17, [x16, #328]
  4044a8:	add	x16, x16, #0x148
  4044ac:	br	x17

00000000004044b0 <open_catalog_file@plt>:
  4044b0:	adrp	x16, 460000 <default_parse_debrief>
  4044b4:	ldr	x17, [x16, #336]
  4044b8:	add	x16, x16, #0x150
  4044bc:	br	x17

00000000004044c0 <desktop_reader_alloc@plt>:
  4044c0:	adrp	x16, 460000 <default_parse_debrief>
  4044c4:	ldr	x17, [x16, #344]
  4044c8:	add	x16, x16, #0x158
  4044cc:	br	x17

00000000004044d0 <default_directive_domain@plt>:
  4044d0:	adrp	x16, 460000 <default_parse_debrief>
  4044d4:	ldr	x17, [x16, #352]
  4044d8:	add	x16, x16, #0x160
  4044dc:	br	x17

00000000004044e0 <fclose@plt>:
  4044e0:	adrp	x16, 460000 <default_parse_debrief>
  4044e4:	ldr	x17, [x16, #360]
  4044e8:	add	x16, x16, #0x168
  4044ec:	br	x17

00000000004044f0 <msgdomain_list_sort_by_msgid@plt>:
  4044f0:	adrp	x16, 460000 <default_parse_debrief>
  4044f4:	ldr	x17, [x16, #368]
  4044f8:	add	x16, x16, #0x170
  4044fc:	br	x17

0000000000404500 <fopen@plt>:
  404500:	adrp	x16, 460000 <default_parse_debrief>
  404504:	ldr	x17, [x16, #376]
  404508:	add	x16, x16, #0x178
  40450c:	br	x17

0000000000404510 <time@plt>:
  404510:	adrp	x16, 460000 <default_parse_debrief>
  404514:	ldr	x17, [x16, #384]
  404518:	add	x16, x16, #0x180
  40451c:	br	x17

0000000000404520 <locating_rule_list_add_from_directory@plt>:
  404520:	adrp	x16, 460000 <default_parse_debrief>
  404524:	ldr	x17, [x16, #392]
  404528:	add	x16, x16, #0x188
  40452c:	br	x17

0000000000404530 <c_isalnum@plt>:
  404530:	adrp	x16, 460000 <default_parse_debrief>
  404534:	ldr	x17, [x16, #400]
  404538:	add	x16, x16, #0x190
  40453c:	br	x17

0000000000404540 <get_python_format_unnamed_arg_count@plt>:
  404540:	adrp	x16, 460000 <default_parse_debrief>
  404544:	ldr	x17, [x16, #408]
  404548:	add	x16, x16, #0x198
  40454c:	br	x17

0000000000404550 <desktop_unescape_string@plt>:
  404550:	adrp	x16, 460000 <default_parse_debrief>
  404554:	ldr	x17, [x16, #416]
  404558:	add	x16, x16, #0x1a0
  40455c:	br	x17

0000000000404560 <xrealloc@plt>:
  404560:	adrp	x16, 460000 <default_parse_debrief>
  404564:	ldr	x17, [x16, #424]
  404568:	add	x16, x16, #0x1a8
  40456c:	br	x17

0000000000404570 <locating_rule_list_alloc@plt>:
  404570:	adrp	x16, 460000 <default_parse_debrief>
  404574:	ldr	x17, [x16, #432]
  404578:	add	x16, x16, #0x1b0
  40457c:	br	x17

0000000000404580 <strncmp@plt>:
  404580:	adrp	x16, 460000 <default_parse_debrief>
  404584:	ldr	x17, [x16, #440]
  404588:	add	x16, x16, #0x1b8
  40458c:	br	x17

0000000000404590 <bindtextdomain@plt>:
  404590:	adrp	x16, 460000 <default_parse_debrief>
  404594:	ldr	x17, [x16, #448]
  404598:	add	x16, x16, #0x1c0
  40459c:	br	x17

00000000004045a0 <xsum@plt>:
  4045a0:	adrp	x16, 460000 <default_parse_debrief>
  4045a4:	ldr	x17, [x16, #456]
  4045a8:	add	x16, x16, #0x1c8
  4045ac:	br	x17

00000000004045b0 <handle_style_option@plt>:
  4045b0:	adrp	x16, 460000 <default_parse_debrief>
  4045b4:	ldr	x17, [x16, #464]
  4045b8:	add	x16, x16, #0x1d0
  4045bc:	br	x17

00000000004045c0 <__libc_start_main@plt>:
  4045c0:	adrp	x16, 460000 <default_parse_debrief>
  4045c4:	ldr	x17, [x16, #472]
  4045c8:	add	x16, x16, #0x1d8
  4045cc:	br	x17

00000000004045d0 <hash_set_value@plt>:
  4045d0:	adrp	x16, 460000 <default_parse_debrief>
  4045d4:	ldr	x17, [x16, #480]
  4045d8:	add	x16, x16, #0x1e0
  4045dc:	br	x17

00000000004045e0 <po_gram_error_at_line@plt>:
  4045e0:	adrp	x16, 460000 <default_parse_debrief>
  4045e4:	ldr	x17, [x16, #488]
  4045e8:	add	x16, x16, #0x1e8
  4045ec:	br	x17

00000000004045f0 <strcat@plt>:
  4045f0:	adrp	x16, 460000 <default_parse_debrief>
  4045f4:	ldr	x17, [x16, #496]
  4045f8:	add	x16, x16, #0x1f0
  4045fc:	br	x17

0000000000404600 <po_parse_comment_special@plt>:
  404600:	adrp	x16, 460000 <default_parse_debrief>
  404604:	ldr	x17, [x16, #504]
  404608:	add	x16, x16, #0x1f8
  40460c:	br	x17

0000000000404610 <memset@plt>:
  404610:	adrp	x16, 460000 <default_parse_debrief>
  404614:	ldr	x17, [x16, #512]
  404618:	add	x16, x16, #0x200
  40461c:	br	x17

0000000000404620 <xmalloc@plt>:
  404620:	adrp	x16, 460000 <default_parse_debrief>
  404624:	ldr	x17, [x16, #520]
  404628:	add	x16, x16, #0x208
  40462c:	br	x17

0000000000404630 <xstrdup@plt>:
  404630:	adrp	x16, 460000 <default_parse_debrief>
  404634:	ldr	x17, [x16, #528]
  404638:	add	x16, x16, #0x210
  40463c:	br	x17

0000000000404640 <po_strftime@plt>:
  404640:	adrp	x16, 460000 <default_parse_debrief>
  404644:	ldr	x17, [x16, #536]
  404648:	add	x16, x16, #0x218
  40464c:	br	x17

0000000000404650 <hash_find_entry@plt>:
  404650:	adrp	x16, 460000 <default_parse_debrief>
  404654:	ldr	x17, [x16, #544]
  404658:	add	x16, x16, #0x220
  40465c:	br	x17

0000000000404660 <default_comment@plt>:
  404660:	adrp	x16, 460000 <default_parse_debrief>
  404664:	ldr	x17, [x16, #552]
  404668:	add	x16, x16, #0x228
  40466c:	br	x17

0000000000404670 <close_stdout@plt>:
  404670:	adrp	x16, 460000 <default_parse_debrief>
  404674:	ldr	x17, [x16, #560]
  404678:	add	x16, x16, #0x230
  40467c:	br	x17

0000000000404680 <string_list_free@plt>:
  404680:	adrp	x16, 460000 <default_parse_debrief>
  404684:	ldr	x17, [x16, #568]
  404688:	add	x16, x16, #0x238
  40468c:	br	x17

0000000000404690 <catalog_reader_alloc@plt>:
  404690:	adrp	x16, 460000 <default_parse_debrief>
  404694:	ldr	x17, [x16, #576]
  404698:	add	x16, x16, #0x240
  40469c:	br	x17

00000000004046a0 <its_rule_list_add_from_string@plt>:
  4046a0:	adrp	x16, 460000 <default_parse_debrief>
  4046a4:	ldr	x17, [x16, #584]
  4046a8:	add	x16, x16, #0x248
  4046ac:	br	x17

00000000004046b0 <string_list_append_unique@plt>:
  4046b0:	adrp	x16, 460000 <default_parse_debrief>
  4046b4:	ldr	x17, [x16, #592]
  4046b8:	add	x16, x16, #0x250
  4046bc:	br	x17

00000000004046c0 <dir_list_save_reset@plt>:
  4046c0:	adrp	x16, 460000 <default_parse_debrief>
  4046c4:	ldr	x17, [x16, #600]
  4046c8:	add	x16, x16, #0x258
  4046cc:	br	x17

00000000004046d0 <u16_mbtouc@plt>:
  4046d0:	adrp	x16, 460000 <default_parse_debrief>
  4046d4:	ldr	x17, [x16, #608]
  4046d8:	add	x16, x16, #0x260
  4046dc:	br	x17

00000000004046e0 <getc@plt>:
  4046e0:	adrp	x16, 460000 <default_parse_debrief>
  4046e4:	ldr	x17, [x16, #616]
  4046e8:	add	x16, x16, #0x268
  4046ec:	br	x17

00000000004046f0 <its_rule_list_alloc@plt>:
  4046f0:	adrp	x16, 460000 <default_parse_debrief>
  4046f4:	ldr	x17, [x16, #624]
  4046f8:	add	x16, x16, #0x270
  4046fc:	br	x17

0000000000404700 <message_print_style_escape@plt>:
  404700:	adrp	x16, 460000 <default_parse_debrief>
  404704:	ldr	x17, [x16, #632]
  404708:	add	x16, x16, #0x278
  40470c:	br	x17

0000000000404710 <strrchr@plt>:
  404710:	adrp	x16, 460000 <default_parse_debrief>
  404714:	ldr	x17, [x16, #640]
  404718:	add	x16, x16, #0x280
  40471c:	br	x17

0000000000404720 <msgdomain_list_alloc@plt>:
  404720:	adrp	x16, 460000 <default_parse_debrief>
  404724:	ldr	x17, [x16, #648]
  404728:	add	x16, x16, #0x288
  40472c:	br	x17

0000000000404730 <string_list_init@plt>:
  404730:	adrp	x16, 460000 <default_parse_debrief>
  404734:	ldr	x17, [x16, #656]
  404738:	add	x16, x16, #0x290
  40473c:	br	x17

0000000000404740 <default_set_domain@plt>:
  404740:	adrp	x16, 460000 <default_parse_debrief>
  404744:	ldr	x17, [x16, #664]
  404748:	add	x16, x16, #0x298
  40474c:	br	x17

0000000000404750 <its_rule_list_extract@plt>:
  404750:	adrp	x16, 460000 <default_parse_debrief>
  404754:	ldr	x17, [x16, #672]
  404758:	add	x16, x16, #0x2a0
  40475c:	br	x17

0000000000404760 <atol@plt>:
  404760:	adrp	x16, 460000 <default_parse_debrief>
  404764:	ldr	x17, [x16, #680]
  404768:	add	x16, x16, #0x2a8
  40476c:	br	x17

0000000000404770 <__gmon_start__@plt>:
  404770:	adrp	x16, 460000 <default_parse_debrief>
  404774:	ldr	x17, [x16, #688]
  404778:	add	x16, x16, #0x2b0
  40477c:	br	x17

0000000000404780 <default_comment_filepos@plt>:
  404780:	adrp	x16, 460000 <default_parse_debrief>
  404784:	ldr	x17, [x16, #696]
  404788:	add	x16, x16, #0x2b8
  40478c:	br	x17

0000000000404790 <dir_list_restore@plt>:
  404790:	adrp	x16, 460000 <default_parse_debrief>
  404794:	ldr	x17, [x16, #704]
  404798:	add	x16, x16, #0x2c0
  40479c:	br	x17

00000000004047a0 <is_ascii_string@plt>:
  4047a0:	adrp	x16, 460000 <default_parse_debrief>
  4047a4:	ldr	x17, [x16, #712]
  4047a8:	add	x16, x16, #0x2c8
  4047ac:	br	x17

00000000004047b0 <abort@plt>:
  4047b0:	adrp	x16, 460000 <default_parse_debrief>
  4047b4:	ldr	x17, [x16, #720]
  4047b8:	add	x16, x16, #0x2d0
  4047bc:	br	x17

00000000004047c0 <catalog_reader_free@plt>:
  4047c0:	adrp	x16, 460000 <default_parse_debrief>
  4047c4:	ldr	x17, [x16, #728]
  4047c8:	add	x16, x16, #0x2d8
  4047cc:	br	x17

00000000004047d0 <msgdomain_list_sort_by_filepos@plt>:
  4047d0:	adrp	x16, 460000 <default_parse_debrief>
  4047d4:	ldr	x17, [x16, #736]
  4047d8:	add	x16, x16, #0x2e0
  4047dc:	br	x17

00000000004047e0 <feof@plt>:
  4047e0:	adrp	x16, 460000 <default_parse_debrief>
  4047e4:	ldr	x17, [x16, #744]
  4047e8:	add	x16, x16, #0x2e8
  4047ec:	br	x17

00000000004047f0 <default_constructor@plt>:
  4047f0:	adrp	x16, 460000 <default_parse_debrief>
  4047f4:	ldr	x17, [x16, #752]
  4047f8:	add	x16, x16, #0x2f0
  4047fc:	br	x17

0000000000404800 <memcmp@plt>:
  404800:	adrp	x16, 460000 <default_parse_debrief>
  404804:	ldr	x17, [x16, #760]
  404808:	add	x16, x16, #0x2f8
  40480c:	br	x17

0000000000404810 <textdomain@plt>:
  404810:	adrp	x16, 460000 <default_parse_debrief>
  404814:	ldr	x17, [x16, #768]
  404818:	add	x16, x16, #0x300
  40481c:	br	x17

0000000000404820 <msgdomain_list_print@plt>:
  404820:	adrp	x16, 460000 <default_parse_debrief>
  404824:	ldr	x17, [x16, #776]
  404828:	add	x16, x16, #0x308
  40482c:	br	x17

0000000000404830 <getopt_long@plt>:
  404830:	adrp	x16, 460000 <default_parse_debrief>
  404834:	ldr	x17, [x16, #784]
  404838:	add	x16, x16, #0x310
  40483c:	br	x17

0000000000404840 <strcmp@plt>:
  404840:	adrp	x16, 460000 <default_parse_debrief>
  404844:	ldr	x17, [x16, #792]
  404848:	add	x16, x16, #0x318
  40484c:	br	x17

0000000000404850 <message_comment_dot_append@plt>:
  404850:	adrp	x16, 460000 <default_parse_debrief>
  404854:	ldr	x17, [x16, #800]
  404858:	add	x16, x16, #0x320
  40485c:	br	x17

0000000000404860 <basename@plt>:
  404860:	adrp	x16, 460000 <default_parse_debrief>
  404864:	ldr	x17, [x16, #808]
  404868:	add	x16, x16, #0x328
  40486c:	br	x17

0000000000404870 <iconv@plt>:
  404870:	adrp	x16, 460000 <default_parse_debrief>
  404874:	ldr	x17, [x16, #816]
  404878:	add	x16, x16, #0x330
  40487c:	br	x17

0000000000404880 <xmmalloca@plt>:
  404880:	adrp	x16, 460000 <default_parse_debrief>
  404884:	ldr	x17, [x16, #824]
  404888:	add	x16, x16, #0x338
  40488c:	br	x17

0000000000404890 <__ctype_b_loc@plt>:
  404890:	adrp	x16, 460000 <default_parse_debrief>
  404894:	ldr	x17, [x16, #832]
  404898:	add	x16, x16, #0x340
  40489c:	br	x17

00000000004048a0 <strtol@plt>:
  4048a0:	adrp	x16, 460000 <default_parse_debrief>
  4048a4:	ldr	x17, [x16, #840]
  4048a8:	add	x16, x16, #0x348
  4048ac:	br	x17

00000000004048b0 <multiline_error@plt>:
  4048b0:	adrp	x16, 460000 <default_parse_debrief>
  4048b4:	ldr	x17, [x16, #848]
  4048b8:	add	x16, x16, #0x350
  4048bc:	br	x17

00000000004048c0 <getline@plt>:
  4048c0:	adrp	x16, 460000 <default_parse_debrief>
  4048c4:	ldr	x17, [x16, #856]
  4048c8:	add	x16, x16, #0x358
  4048cc:	br	x17

00000000004048d0 <message_comment_filepos@plt>:
  4048d0:	adrp	x16, 460000 <default_parse_debrief>
  4048d4:	ldr	x17, [x16, #864]
  4048d8:	add	x16, x16, #0x360
  4048dc:	br	x17

00000000004048e0 <proper_name@plt>:
  4048e0:	adrp	x16, 460000 <default_parse_debrief>
  4048e4:	ldr	x17, [x16, #872]
  4048e8:	add	x16, x16, #0x368
  4048ec:	br	x17

00000000004048f0 <free@plt>:
  4048f0:	adrp	x16, 460000 <default_parse_debrief>
  4048f4:	ldr	x17, [x16, #880]
  4048f8:	add	x16, x16, #0x370
  4048fc:	br	x17

0000000000404900 <ungetc@plt>:
  404900:	adrp	x16, 460000 <default_parse_debrief>
  404904:	ldr	x17, [x16, #888]
  404908:	add	x16, x16, #0x378
  40490c:	br	x17

0000000000404910 <xasprintf@plt>:
  404910:	adrp	x16, 460000 <default_parse_debrief>
  404914:	ldr	x17, [x16, #896]
  404918:	add	x16, x16, #0x380
  40491c:	br	x17

0000000000404920 <syntax_check_message_list@plt>:
  404920:	adrp	x16, 460000 <default_parse_debrief>
  404924:	ldr	x17, [x16, #904]
  404928:	add	x16, x16, #0x388
  40492c:	br	x17

0000000000404930 <possible_format_p@plt>:
  404930:	adrp	x16, 460000 <default_parse_debrief>
  404934:	ldr	x17, [x16, #912]
  404938:	add	x16, x16, #0x390
  40493c:	br	x17

0000000000404940 <u8_mbtouc@plt>:
  404940:	adrp	x16, 460000 <default_parse_debrief>
  404944:	ldr	x17, [x16, #920]
  404948:	add	x16, x16, #0x398
  40494c:	br	x17

0000000000404950 <dir_list_append@plt>:
  404950:	adrp	x16, 460000 <default_parse_debrief>
  404954:	ldr	x17, [x16, #928]
  404958:	add	x16, x16, #0x3a0
  40495c:	br	x17

0000000000404960 <strchr@plt>:
  404960:	adrp	x16, 460000 <default_parse_debrief>
  404964:	ldr	x17, [x16, #936]
  404968:	add	x16, x16, #0x3a8
  40496c:	br	x17

0000000000404970 <message_page_width_ignore@plt>:
  404970:	adrp	x16, 460000 <default_parse_debrief>
  404974:	ldr	x17, [x16, #944]
  404978:	add	x16, x16, #0x3b0
  40497c:	br	x17

0000000000404980 <u8_mbtoucr@plt>:
  404980:	adrp	x16, 460000 <default_parse_debrief>
  404984:	ldr	x17, [x16, #952]
  404988:	add	x16, x16, #0x3b8
  40498c:	br	x17

0000000000404990 <u8_uctomb@plt>:
  404990:	adrp	x16, 460000 <default_parse_debrief>
  404994:	ldr	x17, [x16, #960]
  404998:	add	x16, x16, #0x3c0
  40499c:	br	x17

00000000004049a0 <multiline_warning@plt>:
  4049a0:	adrp	x16, 460000 <default_parse_debrief>
  4049a4:	ldr	x17, [x16, #968]
  4049a8:	add	x16, x16, #0x3c8
  4049ac:	br	x17

00000000004049b0 <c_isspace@plt>:
  4049b0:	adrp	x16, 460000 <default_parse_debrief>
  4049b4:	ldr	x17, [x16, #976]
  4049b8:	add	x16, x16, #0x3d0
  4049bc:	br	x17

00000000004049c0 <message_page_width_set@plt>:
  4049c0:	adrp	x16, 460000 <default_parse_debrief>
  4049c4:	ldr	x17, [x16, #984]
  4049c8:	add	x16, x16, #0x3d8
  4049cc:	br	x17

00000000004049d0 <handle_filepos_comment_option@plt>:
  4049d0:	adrp	x16, 460000 <default_parse_debrief>
  4049d4:	ldr	x17, [x16, #992]
  4049d8:	add	x16, x16, #0x3e0
  4049dc:	br	x17

00000000004049e0 <strcpy@plt>:
  4049e0:	adrp	x16, 460000 <default_parse_debrief>
  4049e4:	ldr	x17, [x16, #1000]
  4049e8:	add	x16, x16, #0x3e8
  4049ec:	br	x17

00000000004049f0 <iconv_open@plt>:
  4049f0:	adrp	x16, 460000 <default_parse_debrief>
  4049f4:	ldr	x17, [x16, #1008]
  4049f8:	add	x16, x16, #0x3f0
  4049fc:	br	x17

0000000000404a00 <its_rule_list_add_from_file@plt>:
  404a00:	adrp	x16, 460000 <default_parse_debrief>
  404a04:	ldr	x17, [x16, #1016]
  404a08:	add	x16, x16, #0x3f8
  404a0c:	br	x17

0000000000404a10 <is_ascii_msgdomain_list@plt>:
  404a10:	adrp	x16, 460000 <default_parse_debrief>
  404a14:	ldr	x17, [x16, #1024]
  404a18:	add	x16, x16, #0x400
  404a1c:	br	x17

0000000000404a20 <memchr@plt>:
  404a20:	adrp	x16, 460000 <default_parse_debrief>
  404a24:	ldr	x17, [x16, #1032]
  404a28:	add	x16, x16, #0x408
  404a2c:	br	x17

0000000000404a30 <dir_list_nth@plt>:
  404a30:	adrp	x16, 460000 <default_parse_debrief>
  404a34:	ldr	x17, [x16, #1040]
  404a38:	add	x16, x16, #0x410
  404a3c:	br	x17

0000000000404a40 <c_isascii@plt>:
  404a40:	adrp	x16, 460000 <default_parse_debrief>
  404a44:	ldr	x17, [x16, #1048]
  404a48:	add	x16, x16, #0x418
  404a4c:	br	x17

0000000000404a50 <desktop_add_keyword@plt>:
  404a50:	adrp	x16, 460000 <default_parse_debrief>
  404a54:	ldr	x17, [x16, #1056]
  404a58:	add	x16, x16, #0x420
  404a5c:	br	x17

0000000000404a60 <convert_string_directly@plt>:
  404a60:	adrp	x16, 460000 <default_parse_debrief>
  404a64:	ldr	x17, [x16, #1064]
  404a68:	add	x16, x16, #0x428
  404a6c:	br	x17

0000000000404a70 <default_add_message@plt>:
  404a70:	adrp	x16, 460000 <default_parse_debrief>
  404a74:	ldr	x17, [x16, #1072]
  404a78:	add	x16, x16, #0x430
  404a7c:	br	x17

0000000000404a80 <strstr@plt>:
  404a80:	adrp	x16, 460000 <default_parse_debrief>
  404a84:	ldr	x17, [x16, #1080]
  404a88:	add	x16, x16, #0x438
  404a8c:	br	x17

0000000000404a90 <c_strcasecmp@plt>:
  404a90:	adrp	x16, 460000 <default_parse_debrief>
  404a94:	ldr	x17, [x16, #1088]
  404a98:	add	x16, x16, #0x440
  404a9c:	br	x17

0000000000404aa0 <c_strstr@plt>:
  404aa0:	adrp	x16, 460000 <default_parse_debrief>
  404aa4:	ldr	x17, [x16, #1096]
  404aa8:	add	x16, x16, #0x448
  404aac:	br	x17

0000000000404ab0 <desktop_reader_free@plt>:
  404ab0:	adrp	x16, 460000 <default_parse_debrief>
  404ab4:	ldr	x17, [x16, #1104]
  404ab8:	add	x16, x16, #0x450
  404abc:	br	x17

0000000000404ac0 <desktop_parse@plt>:
  404ac0:	adrp	x16, 460000 <default_parse_debrief>
  404ac4:	ldr	x17, [x16, #1112]
  404ac8:	add	x16, x16, #0x458
  404acc:	br	x17

0000000000404ad0 <freea@plt>:
  404ad0:	adrp	x16, 460000 <default_parse_debrief>
  404ad4:	ldr	x17, [x16, #1120]
  404ad8:	add	x16, x16, #0x460
  404adc:	br	x17

0000000000404ae0 <strcspn@plt>:
  404ae0:	adrp	x16, 460000 <default_parse_debrief>
  404ae4:	ldr	x17, [x16, #1128]
  404ae8:	add	x16, x16, #0x468
  404aec:	br	x17

0000000000404af0 <printf@plt>:
  404af0:	adrp	x16, 460000 <default_parse_debrief>
  404af4:	ldr	x17, [x16, #1136]
  404af8:	add	x16, x16, #0x470
  404afc:	br	x17

0000000000404b00 <__assert_fail@plt>:
  404b00:	adrp	x16, 460000 <default_parse_debrief>
  404b04:	ldr	x17, [x16, #1144]
  404b08:	add	x16, x16, #0x478
  404b0c:	br	x17

0000000000404b10 <__errno_location@plt>:
  404b10:	adrp	x16, 460000 <default_parse_debrief>
  404b14:	ldr	x17, [x16, #1152]
  404b18:	add	x16, x16, #0x480
  404b1c:	br	x17

0000000000404b20 <catalog_reader_parse@plt>:
  404b20:	adrp	x16, 460000 <default_parse_debrief>
  404b24:	ldr	x17, [x16, #1160]
  404b28:	add	x16, x16, #0x488
  404b2c:	br	x17

0000000000404b30 <putchar@plt>:
  404b30:	adrp	x16, 460000 <default_parse_debrief>
  404b34:	ldr	x17, [x16, #1168]
  404b38:	add	x16, x16, #0x490
  404b3c:	br	x17

0000000000404b40 <__xstat@plt>:
  404b40:	adrp	x16, 460000 <default_parse_debrief>
  404b44:	ldr	x17, [x16, #1176]
  404b48:	add	x16, x16, #0x498
  404b4c:	br	x17

0000000000404b50 <message_list_search@plt>:
  404b50:	adrp	x16, 460000 <default_parse_debrief>
  404b54:	ldr	x17, [x16, #1184]
  404b58:	add	x16, x16, #0x4a0
  404b5c:	br	x17

0000000000404b60 <xconcatenated_filename@plt>:
  404b60:	adrp	x16, 460000 <default_parse_debrief>
  404b64:	ldr	x17, [x16, #1192]
  404b68:	add	x16, x16, #0x4a8
  404b6c:	br	x17

0000000000404b70 <message_list_append@plt>:
  404b70:	adrp	x16, 460000 <default_parse_debrief>
  404b74:	ldr	x17, [x16, #1200]
  404b78:	add	x16, x16, #0x4b0
  404b7c:	br	x17

0000000000404b80 <gettext@plt>:
  404b80:	adrp	x16, 460000 <default_parse_debrief>
  404b84:	ldr	x17, [x16, #1208]
  404b88:	add	x16, x16, #0x4b8
  404b8c:	br	x17

0000000000404b90 <error_at_line@plt>:
  404b90:	adrp	x16, 460000 <default_parse_debrief>
  404b94:	ldr	x17, [x16, #1216]
  404b98:	add	x16, x16, #0x4c0
  404b9c:	br	x17

0000000000404ba0 <fprintf@plt>:
  404ba0:	adrp	x16, 460000 <default_parse_debrief>
  404ba4:	ldr	x17, [x16, #1224]
  404ba8:	add	x16, x16, #0x4c8
  404bac:	br	x17

0000000000404bb0 <message_list_alloc@plt>:
  404bb0:	adrp	x16, 460000 <default_parse_debrief>
  404bb4:	ldr	x17, [x16, #1232]
  404bb8:	add	x16, x16, #0x4d0
  404bbc:	br	x17

0000000000404bc0 <read_names_from_file@plt>:
  404bc0:	adrp	x16, 460000 <default_parse_debrief>
  404bc4:	ldr	x17, [x16, #1240]
  404bc8:	add	x16, x16, #0x4d8
  404bcc:	br	x17

0000000000404bd0 <xnmalloc@plt>:
  404bd0:	adrp	x16, 460000 <default_parse_debrief>
  404bd4:	ldr	x17, [x16, #1248]
  404bd8:	add	x16, x16, #0x4e0
  404bdc:	br	x17

0000000000404be0 <setlocale@plt>:
  404be0:	adrp	x16, 460000 <default_parse_debrief>
  404be4:	ldr	x17, [x16, #1256]
  404be8:	add	x16, x16, #0x4e8
  404bec:	br	x17

0000000000404bf0 <ferror@plt>:
  404bf0:	adrp	x16, 460000 <default_parse_debrief>
  404bf4:	ldr	x17, [x16, #1264]
  404bf8:	add	x16, x16, #0x4f0
  404bfc:	br	x17

Disassembly of section .text:

0000000000404c00 <.text>:
  404c00:	mov	x29, #0x0                   	// #0
  404c04:	mov	x30, #0x0                   	// #0
  404c08:	mov	x5, x0
  404c0c:	ldr	x1, [sp]
  404c10:	add	x2, sp, #0x8
  404c14:	mov	x6, sp
  404c18:	movz	x0, #0x0, lsl #48
  404c1c:	movk	x0, #0x0, lsl #32
  404c20:	movk	x0, #0x40, lsl #16
  404c24:	movk	x0, #0x4e28
  404c28:	movz	x3, #0x0, lsl #48
  404c2c:	movk	x3, #0x0, lsl #32
  404c30:	movk	x3, #0x43, lsl #16
  404c34:	movk	x3, #0xda00
  404c38:	movz	x4, #0x0, lsl #48
  404c3c:	movk	x4, #0x0, lsl #32
  404c40:	movk	x4, #0x43, lsl #16
  404c44:	movk	x4, #0xda80
  404c48:	bl	4045c0 <__libc_start_main@plt>
  404c4c:	bl	4047b0 <abort@plt>
  404c50:	adrp	x0, 45f000 <ferror@plt+0x5a410>
  404c54:	ldr	x0, [x0, #4064]
  404c58:	cbz	x0, 404c60 <ferror@plt+0x70>
  404c5c:	b	404770 <__gmon_start__@plt>
  404c60:	ret
  404c64:	stp	x29, x30, [sp, #-32]!
  404c68:	mov	x29, sp
  404c6c:	adrp	x0, 460000 <default_parse_debrief>
  404c70:	add	x0, x0, #0xe50
  404c74:	str	x0, [sp, #24]
  404c78:	ldr	x0, [sp, #24]
  404c7c:	str	x0, [sp, #24]
  404c80:	ldr	x1, [sp, #24]
  404c84:	adrp	x0, 460000 <default_parse_debrief>
  404c88:	add	x0, x0, #0xe50
  404c8c:	cmp	x1, x0
  404c90:	b.eq	404ccc <ferror@plt+0xdc>  // b.none
  404c94:	adrp	x0, 43d000 <ferror@plt+0x38410>
  404c98:	add	x0, x0, #0xac0
  404c9c:	ldr	x0, [x0]
  404ca0:	str	x0, [sp, #16]
  404ca4:	ldr	x0, [sp, #16]
  404ca8:	str	x0, [sp, #16]
  404cac:	ldr	x0, [sp, #16]
  404cb0:	cmp	x0, #0x0
  404cb4:	b.eq	404cd0 <ferror@plt+0xe0>  // b.none
  404cb8:	ldr	x1, [sp, #16]
  404cbc:	adrp	x0, 460000 <default_parse_debrief>
  404cc0:	add	x0, x0, #0xe50
  404cc4:	blr	x1
  404cc8:	b	404cd0 <ferror@plt+0xe0>
  404ccc:	nop
  404cd0:	ldp	x29, x30, [sp], #32
  404cd4:	ret
  404cd8:	stp	x29, x30, [sp, #-48]!
  404cdc:	mov	x29, sp
  404ce0:	adrp	x0, 460000 <default_parse_debrief>
  404ce4:	add	x0, x0, #0xe50
  404ce8:	str	x0, [sp, #40]
  404cec:	ldr	x0, [sp, #40]
  404cf0:	str	x0, [sp, #40]
  404cf4:	ldr	x1, [sp, #40]
  404cf8:	adrp	x0, 460000 <default_parse_debrief>
  404cfc:	add	x0, x0, #0xe50
  404d00:	sub	x0, x1, x0
  404d04:	asr	x0, x0, #3
  404d08:	lsr	x1, x0, #63
  404d0c:	add	x0, x1, x0
  404d10:	asr	x0, x0, #1
  404d14:	str	x0, [sp, #32]
  404d18:	ldr	x0, [sp, #32]
  404d1c:	cmp	x0, #0x0
  404d20:	b.eq	404d60 <ferror@plt+0x170>  // b.none
  404d24:	adrp	x0, 43d000 <ferror@plt+0x38410>
  404d28:	add	x0, x0, #0xac8
  404d2c:	ldr	x0, [x0]
  404d30:	str	x0, [sp, #24]
  404d34:	ldr	x0, [sp, #24]
  404d38:	str	x0, [sp, #24]
  404d3c:	ldr	x0, [sp, #24]
  404d40:	cmp	x0, #0x0
  404d44:	b.eq	404d64 <ferror@plt+0x174>  // b.none
  404d48:	ldr	x2, [sp, #24]
  404d4c:	ldr	x1, [sp, #32]
  404d50:	adrp	x0, 460000 <default_parse_debrief>
  404d54:	add	x0, x0, #0xe50
  404d58:	blr	x2
  404d5c:	b	404d64 <ferror@plt+0x174>
  404d60:	nop
  404d64:	ldp	x29, x30, [sp], #48
  404d68:	ret
  404d6c:	stp	x29, x30, [sp, #-16]!
  404d70:	mov	x29, sp
  404d74:	adrp	x0, 461000 <sentence_end_required_spaces>
  404d78:	add	x0, x0, #0x60
  404d7c:	ldrb	w0, [x0]
  404d80:	and	x0, x0, #0xff
  404d84:	cmp	x0, #0x0
  404d88:	b.ne	404da4 <ferror@plt+0x1b4>  // b.any
  404d8c:	bl	404c64 <ferror@plt+0x74>
  404d90:	adrp	x0, 461000 <sentence_end_required_spaces>
  404d94:	add	x0, x0, #0x60
  404d98:	mov	w1, #0x1                   	// #1
  404d9c:	strb	w1, [x0]
  404da0:	b	404da8 <ferror@plt+0x1b8>
  404da4:	nop
  404da8:	ldp	x29, x30, [sp], #16
  404dac:	ret
  404db0:	stp	x29, x30, [sp, #-16]!
  404db4:	mov	x29, sp
  404db8:	bl	404cd8 <ferror@plt+0xe8>
  404dbc:	nop
  404dc0:	ldp	x29, x30, [sp], #16
  404dc4:	ret
  404dc8:	stp	x29, x30, [sp, #-32]!
  404dcc:	mov	x29, sp
  404dd0:	str	x0, [sp, #24]
  404dd4:	ldr	x0, [sp, #24]
  404dd8:	cmp	x0, #0x0
  404ddc:	b.eq	404e1c <ferror@plt+0x22c>  // b.none
  404de0:	ldr	x0, [sp, #24]
  404de4:	ldr	w0, [x0]
  404de8:	cmp	w0, #0x1
  404dec:	b.ls	404e08 <ferror@plt+0x218>  // b.plast
  404df0:	ldr	x0, [sp, #24]
  404df4:	ldr	w0, [x0]
  404df8:	sub	w1, w0, #0x1
  404dfc:	ldr	x0, [sp, #24]
  404e00:	str	w1, [x0]
  404e04:	b	404e1c <ferror@plt+0x22c>
  404e08:	ldr	x0, [sp, #24]
  404e0c:	add	x0, x0, #0x8
  404e10:	bl	404340 <string_list_destroy@plt>
  404e14:	ldr	x0, [sp, #24]
  404e18:	bl	4048f0 <free@plt>
  404e1c:	nop
  404e20:	ldp	x29, x30, [sp], #32
  404e24:	ret
  404e28:	sub	sp, sp, #0x220
  404e2c:	stp	x29, x30, [sp]
  404e30:	mov	x29, sp
  404e34:	stp	x19, x20, [sp, #16]
  404e38:	str	x21, [sp, #32]
  404e3c:	str	w0, [sp, #108]
  404e40:	str	x1, [sp, #96]
  404e44:	strb	wzr, [sp, #543]
  404e48:	strb	wzr, [sp, #542]
  404e4c:	strb	wzr, [sp, #527]
  404e50:	strb	wzr, [sp, #526]
  404e54:	strb	wzr, [sp, #525]
  404e58:	strb	wzr, [sp, #524]
  404e5c:	strb	wzr, [sp, #523]
  404e60:	str	xzr, [sp, #504]
  404e64:	str	xzr, [sp, #496]
  404e68:	str	xzr, [sp, #480]
  404e6c:	str	xzr, [sp, #464]
  404e70:	str	xzr, [sp, #456]
  404e74:	stp	xzr, xzr, [sp, #256]
  404e78:	stp	xzr, xzr, [sp, #272]
  404e7c:	str	xzr, [sp, #288]
  404e80:	ldr	x0, [sp, #96]
  404e84:	ldr	x0, [x0]
  404e88:	bl	4043b0 <set_program_name@plt>
  404e8c:	adrp	x0, 461000 <sentence_end_required_spaces>
  404e90:	add	x0, x0, #0x38
  404e94:	adrp	x1, 404000 <default_parse_debrief@plt-0x210>
  404e98:	add	x1, x1, #0x2b0
  404e9c:	str	x1, [x0]
  404ea0:	adrp	x0, 43e000 <ferror@plt+0x39410>
  404ea4:	add	x1, x0, #0x3c0
  404ea8:	mov	w0, #0x6                   	// #6
  404eac:	bl	404be0 <setlocale@plt>
  404eb0:	adrp	x0, 43e000 <ferror@plt+0x39410>
  404eb4:	add	x1, x0, #0x3c8
  404eb8:	adrp	x0, 43e000 <ferror@plt+0x39410>
  404ebc:	add	x0, x0, #0x3e0
  404ec0:	bl	404590 <bindtextdomain@plt>
  404ec4:	adrp	x0, 43e000 <ferror@plt+0x39410>
  404ec8:	add	x1, x0, #0x3c8
  404ecc:	adrp	x0, 43e000 <ferror@plt+0x39410>
  404ed0:	add	x0, x0, #0x3f0
  404ed4:	bl	404590 <bindtextdomain@plt>
  404ed8:	adrp	x0, 43e000 <ferror@plt+0x39410>
  404edc:	add	x0, x0, #0x3e0
  404ee0:	bl	404810 <textdomain@plt>
  404ee4:	adrp	x0, 404000 <default_parse_debrief@plt-0x210>
  404ee8:	add	x0, x0, #0x670
  404eec:	bl	43da88 <ferror@plt+0x38e98>
  404ef0:	adrp	x0, 461000 <sentence_end_required_spaces>
  404ef4:	add	x0, x0, #0x70
  404ef8:	adrp	x1, 43e000 <ferror@plt+0x39410>
  404efc:	add	x1, x1, #0x400
  404f00:	str	x1, [x0]
  404f04:	adrp	x0, 460000 <default_parse_debrief>
  404f08:	add	x0, x0, #0xf98
  404f0c:	ldr	x1, [x0]
  404f10:	adrp	x0, 463000 <program_name+0x1fa8>
  404f14:	add	x0, x0, #0x5b8
  404f18:	str	x1, [x0]
  404f1c:	bl	40e624 <ferror@plt+0x9a34>
  404f20:	bl	40ea34 <ferror@plt+0x9e44>
  404f24:	bl	40eb98 <ferror@plt+0x9fa8>
  404f28:	bl	40ed74 <ferror@plt+0xa184>
  404f2c:	bl	412c78 <ferror@plt+0xe088>
  404f30:	bl	4154c8 <ferror@plt+0x108d8>
  404f34:	bl	418304 <ferror@plt+0x13714>
  404f38:	bl	41a650 <ferror@plt+0x15a60>
  404f3c:	bl	41c8f0 <ferror@plt+0x17d00>
  404f40:	bl	41e900 <ferror@plt+0x19d10>
  404f44:	bl	4220b0 <ferror@plt+0x1d4c0>
  404f48:	bl	424314 <ferror@plt+0x1f724>
  404f4c:	bl	426f94 <ferror@plt+0x223a4>
  404f50:	bl	428650 <ferror@plt+0x23a60>
  404f54:	bl	429d74 <ferror@plt+0x25184>
  404f58:	bl	42ba78 <ferror@plt+0x26e88>
  404f5c:	bl	432378 <ferror@plt+0x2d788>
  404f60:	bl	435f38 <ferror@plt+0x31348>
  404f64:	bl	438024 <ferror@plt+0x33434>
  404f68:	bl	43b0c4 <ferror@plt+0x364d4>
  404f6c:	b	405814 <ferror@plt+0xc24>
  404f70:	ldr	w0, [sp, #376]
  404f74:	cmp	w0, #0x113
  404f78:	b.hi	40580c <ferror@plt+0xc1c>  // b.pmore
  404f7c:	adrp	x1, 43e000 <ferror@plt+0x39410>
  404f80:	add	x1, x1, #0x970
  404f84:	ldr	w0, [x1, w0, uxtw #2]
  404f88:	adr	x1, 404f94 <ferror@plt+0x3a4>
  404f8c:	add	x0, x1, w0, sxtw #2
  404f90:	br	x0
  404f94:	bl	40e154 <ferror@plt+0x9564>
  404f98:	bl	412b1c <ferror@plt+0xdf2c>
  404f9c:	bl	415360 <ferror@plt+0x10770>
  404fa0:	bl	4180c8 <ferror@plt+0x134d8>
  404fa4:	bl	41a530 <ferror@plt+0x15940>
  404fa8:	bl	41c7d0 <ferror@plt+0x17be0>
  404fac:	bl	41e760 <ferror@plt+0x19b70>
  404fb0:	bl	421f30 <ferror@plt+0x1d340>
  404fb4:	bl	4241d0 <ferror@plt+0x1f5e0>
  404fb8:	bl	426e68 <ferror@plt+0x22278>
  404fbc:	bl	429c3c <ferror@plt+0x2504c>
  404fc0:	bl	42b8b0 <ferror@plt+0x26cc0>
  404fc4:	bl	432210 <ferror@plt+0x2d620>
  404fc8:	bl	435dd0 <ferror@plt+0x311e0>
  404fcc:	bl	437eb0 <ferror@plt+0x332c0>
  404fd0:	bl	43af18 <ferror@plt+0x36328>
  404fd4:	b	405814 <ferror@plt+0xc24>
  404fd8:	adrp	x0, 460000 <default_parse_debrief>
  404fdc:	add	x0, x0, #0xea8
  404fe0:	ldr	x0, [x0]
  404fe4:	cmp	x0, #0x0
  404fe8:	b.ne	40500c <ferror@plt+0x41c>  // b.any
  404fec:	adrp	x0, 461000 <sentence_end_required_spaces>
  404ff0:	add	x0, x0, #0x68
  404ff4:	mov	w1, #0x1                   	// #1
  404ff8:	strb	w1, [x0]
  404ffc:	adrp	x0, 463000 <program_name+0x1fa8>
  405000:	add	x0, x0, #0x538
  405004:	str	xzr, [x0]
  405008:	b	405814 <ferror@plt+0xc24>
  40500c:	adrp	x0, 461000 <sentence_end_required_spaces>
  405010:	add	x0, x0, #0x68
  405014:	strb	wzr, [x0]
  405018:	adrp	x0, 460000 <default_parse_debrief>
  40501c:	add	x0, x0, #0xea8
  405020:	ldr	x1, [x0]
  405024:	adrp	x0, 463000 <program_name+0x1fa8>
  405028:	add	x0, x0, #0x538
  40502c:	str	x1, [x0]
  405030:	b	405050 <ferror@plt+0x460>
  405034:	adrp	x0, 463000 <program_name+0x1fa8>
  405038:	add	x0, x0, #0x538
  40503c:	ldr	x0, [x0]
  405040:	add	x1, x0, #0x1
  405044:	adrp	x0, 463000 <program_name+0x1fa8>
  405048:	add	x0, x0, #0x538
  40504c:	str	x1, [x0]
  405050:	bl	404890 <__ctype_b_loc@plt>
  405054:	ldr	x1, [x0]
  405058:	adrp	x0, 463000 <program_name+0x1fa8>
  40505c:	add	x0, x0, #0x538
  405060:	ldr	x0, [x0]
  405064:	ldrb	w0, [x0]
  405068:	and	x0, x0, #0xff
  40506c:	lsl	x0, x0, #1
  405070:	add	x0, x1, x0
  405074:	ldrh	w0, [x0]
  405078:	and	w0, w0, #0x2000
  40507c:	cmp	w0, #0x0
  405080:	b.ne	405034 <ferror@plt+0x444>  // b.any
  405084:	b	405814 <ferror@plt+0xc24>
  405088:	adrp	x0, 43e000 <ferror@plt+0x39410>
  40508c:	add	x0, x0, #0x410
  405090:	str	x0, [sp, #456]
  405094:	b	405814 <ferror@plt+0xc24>
  405098:	adrp	x0, 460000 <default_parse_debrief>
  40509c:	add	x0, x0, #0xea8
  4050a0:	ldr	x1, [x0]
  4050a4:	adrp	x0, 461000 <sentence_end_required_spaces>
  4050a8:	add	x0, x0, #0x70
  4050ac:	str	x1, [x0]
  4050b0:	b	405814 <ferror@plt+0xc24>
  4050b4:	adrp	x0, 460000 <default_parse_debrief>
  4050b8:	add	x0, x0, #0xea8
  4050bc:	ldr	x0, [x0]
  4050c0:	bl	404950 <dir_list_append@plt>
  4050c4:	b	405814 <ferror@plt+0xc24>
  4050c8:	mov	w0, #0x0                   	// #0
  4050cc:	bl	404700 <message_print_style_escape@plt>
  4050d0:	b	405814 <ferror@plt+0xc24>
  4050d4:	mov	w0, #0x1                   	// #1
  4050d8:	bl	404700 <message_print_style_escape@plt>
  4050dc:	b	405814 <ferror@plt+0xc24>
  4050e0:	adrp	x0, 460000 <default_parse_debrief>
  4050e4:	add	x0, x0, #0xea8
  4050e8:	ldr	x0, [x0]
  4050ec:	str	x0, [sp, #480]
  4050f0:	b	405814 <ferror@plt+0xc24>
  4050f4:	mov	w0, #0x1                   	// #1
  4050f8:	strb	w0, [sp, #523]
  4050fc:	b	405814 <ferror@plt+0xc24>
  405100:	mov	w0, #0x1                   	// #1
  405104:	strb	w0, [sp, #543]
  405108:	b	405814 <ferror@plt+0xc24>
  40510c:	bl	4042a0 <message_print_style_indent@plt>
  405110:	b	405814 <ferror@plt+0xc24>
  405114:	mov	w0, #0x1                   	// #1
  405118:	strb	w0, [sp, #527]
  40511c:	b	405814 <ferror@plt+0xc24>
  405120:	adrp	x0, 460000 <default_parse_debrief>
  405124:	add	x0, x0, #0xea8
  405128:	ldr	x0, [x0]
  40512c:	cmp	x0, #0x0
  405130:	b.eq	405158 <ferror@plt+0x568>  // b.none
  405134:	adrp	x0, 460000 <default_parse_debrief>
  405138:	add	x0, x0, #0xea8
  40513c:	ldr	x0, [x0]
  405140:	ldrb	w0, [x0]
  405144:	cmp	w0, #0x0
  405148:	b.ne	405158 <ferror@plt+0x568>  // b.any
  40514c:	adrp	x0, 460000 <default_parse_debrief>
  405150:	add	x0, x0, #0xea8
  405154:	str	xzr, [x0]
  405158:	adrp	x0, 460000 <default_parse_debrief>
  40515c:	add	x0, x0, #0xea8
  405160:	ldr	x0, [x0]
  405164:	bl	40e22c <ferror@plt+0x963c>
  405168:	adrp	x0, 460000 <default_parse_debrief>
  40516c:	add	x0, x0, #0xea8
  405170:	ldr	x0, [x0]
  405174:	bl	40e254 <ferror@plt+0x9664>
  405178:	adrp	x0, 460000 <default_parse_debrief>
  40517c:	add	x0, x0, #0xea8
  405180:	ldr	x0, [x0]
  405184:	bl	412b34 <ferror@plt+0xdf44>
  405188:	adrp	x0, 460000 <default_parse_debrief>
  40518c:	add	x0, x0, #0xea8
  405190:	ldr	x0, [x0]
  405194:	bl	415378 <ferror@plt+0x10788>
  405198:	adrp	x0, 460000 <default_parse_debrief>
  40519c:	add	x0, x0, #0xea8
  4051a0:	ldr	x0, [x0]
  4051a4:	bl	4180e0 <ferror@plt+0x134f0>
  4051a8:	adrp	x0, 460000 <default_parse_debrief>
  4051ac:	add	x0, x0, #0xea8
  4051b0:	ldr	x0, [x0]
  4051b4:	bl	41a548 <ferror@plt+0x15958>
  4051b8:	adrp	x0, 460000 <default_parse_debrief>
  4051bc:	add	x0, x0, #0xea8
  4051c0:	ldr	x0, [x0]
  4051c4:	bl	41c7e8 <ferror@plt+0x17bf8>
  4051c8:	adrp	x0, 460000 <default_parse_debrief>
  4051cc:	add	x0, x0, #0xea8
  4051d0:	ldr	x0, [x0]
  4051d4:	bl	41e778 <ferror@plt+0x19b88>
  4051d8:	adrp	x0, 460000 <default_parse_debrief>
  4051dc:	add	x0, x0, #0xea8
  4051e0:	ldr	x0, [x0]
  4051e4:	bl	421f48 <ferror@plt+0x1d358>
  4051e8:	adrp	x0, 460000 <default_parse_debrief>
  4051ec:	add	x0, x0, #0xea8
  4051f0:	ldr	x0, [x0]
  4051f4:	bl	4241e8 <ferror@plt+0x1f5f8>
  4051f8:	adrp	x0, 460000 <default_parse_debrief>
  4051fc:	add	x0, x0, #0xea8
  405200:	ldr	x0, [x0]
  405204:	bl	426e80 <ferror@plt+0x22290>
  405208:	adrp	x0, 460000 <default_parse_debrief>
  40520c:	add	x0, x0, #0xea8
  405210:	ldr	x0, [x0]
  405214:	bl	429c54 <ferror@plt+0x25064>
  405218:	adrp	x0, 460000 <default_parse_debrief>
  40521c:	add	x0, x0, #0xea8
  405220:	ldr	x0, [x0]
  405224:	bl	42b8c8 <ferror@plt+0x26cd8>
  405228:	adrp	x0, 460000 <default_parse_debrief>
  40522c:	add	x0, x0, #0xea8
  405230:	ldr	x0, [x0]
  405234:	bl	432228 <ferror@plt+0x2d638>
  405238:	adrp	x0, 460000 <default_parse_debrief>
  40523c:	add	x0, x0, #0xea8
  405240:	ldr	x0, [x0]
  405244:	bl	435de8 <ferror@plt+0x311f8>
  405248:	adrp	x0, 460000 <default_parse_debrief>
  40524c:	add	x0, x0, #0xea8
  405250:	ldr	x0, [x0]
  405254:	bl	437ec8 <ferror@plt+0x332d8>
  405258:	adrp	x0, 460000 <default_parse_debrief>
  40525c:	add	x0, x0, #0xea8
  405260:	ldr	x0, [x0]
  405264:	bl	43aff0 <ferror@plt+0x36400>
  405268:	adrp	x0, 460000 <default_parse_debrief>
  40526c:	add	x0, x0, #0xea8
  405270:	ldr	x0, [x0]
  405274:	bl	43d6c8 <ferror@plt+0x38ad8>
  405278:	adrp	x0, 460000 <default_parse_debrief>
  40527c:	add	x0, x0, #0xea8
  405280:	ldr	x0, [x0]
  405284:	cmp	x0, #0x0
  405288:	b.ne	405298 <ferror@plt+0x6a8>  // b.any
  40528c:	mov	w0, #0x1                   	// #1
  405290:	strb	w0, [sp, #526]
  405294:	b	405814 <ferror@plt+0xc24>
  405298:	mov	w0, #0x1                   	// #1
  40529c:	strb	w0, [sp, #525]
  4052a0:	b	405814 <ferror@plt+0xc24>
  4052a4:	adrp	x0, 460000 <default_parse_debrief>
  4052a8:	add	x0, x0, #0xea8
  4052ac:	ldr	x0, [x0]
  4052b0:	str	x0, [sp, #456]
  4052b4:	b	405814 <ferror@plt+0xc24>
  4052b8:	adrp	x0, 460000 <default_parse_debrief>
  4052bc:	add	x0, x0, #0xea8
  4052c0:	ldr	x0, [x0]
  4052c4:	cmp	x0, #0x0
  4052c8:	b.eq	4052dc <ferror@plt+0x6ec>  // b.none
  4052cc:	adrp	x0, 460000 <default_parse_debrief>
  4052d0:	add	x0, x0, #0xea8
  4052d4:	ldr	x0, [x0]
  4052d8:	b	4052e4 <ferror@plt+0x6f4>
  4052dc:	adrp	x0, 43e000 <ferror@plt+0x39410>
  4052e0:	add	x0, x0, #0x3c0
  4052e4:	adrp	x1, 463000 <program_name+0x1fa8>
  4052e8:	add	x1, x1, #0x540
  4052ec:	str	x0, [x1]
  4052f0:	b	405814 <ferror@plt+0xc24>
  4052f4:	adrp	x0, 460000 <default_parse_debrief>
  4052f8:	add	x0, x0, #0xea8
  4052fc:	ldr	x0, [x0]
  405300:	cmp	x0, #0x0
  405304:	b.eq	405318 <ferror@plt+0x728>  // b.none
  405308:	adrp	x0, 460000 <default_parse_debrief>
  40530c:	add	x0, x0, #0xea8
  405310:	ldr	x0, [x0]
  405314:	b	405320 <ferror@plt+0x730>
  405318:	adrp	x0, 43e000 <ferror@plt+0x39410>
  40531c:	add	x0, x0, #0x3c0
  405320:	adrp	x1, 463000 <program_name+0x1fa8>
  405324:	add	x1, x1, #0x548
  405328:	str	x0, [x1]
  40532c:	b	405814 <ferror@plt+0xc24>
  405330:	adrp	x0, 460000 <default_parse_debrief>
  405334:	add	x0, x0, #0xea8
  405338:	ldr	x0, [x0]
  40533c:	bl	4049d0 <handle_filepos_comment_option@plt>
  405340:	and	w0, w0, #0xff
  405344:	cmp	w0, #0x0
  405348:	b.eq	405814 <ferror@plt+0xc24>  // b.none
  40534c:	mov	w0, #0x1                   	// #1
  405350:	bl	4065b4 <ferror@plt+0x19c4>
  405354:	adrp	x0, 460000 <default_parse_debrief>
  405358:	add	x0, x0, #0xea8
  40535c:	ldr	x0, [x0]
  405360:	str	x0, [sp, #464]
  405364:	b	405814 <ferror@plt+0xc24>
  405368:	adrp	x0, 460000 <default_parse_debrief>
  40536c:	add	x0, x0, #0xea8
  405370:	ldr	x0, [x0]
  405374:	bl	404280 <strlen@plt>
  405378:	str	x0, [sp, #296]
  40537c:	adrp	x0, 461000 <sentence_end_required_spaces>
  405380:	add	x0, x0, #0x98
  405384:	ldr	x0, [x0]
  405388:	cmp	x0, #0x0
  40538c:	b.eq	4053a0 <ferror@plt+0x7b0>  // b.none
  405390:	adrp	x0, 461000 <sentence_end_required_spaces>
  405394:	add	x0, x0, #0x98
  405398:	ldr	x0, [x0]
  40539c:	bl	4048f0 <free@plt>
  4053a0:	adrp	x0, 460000 <default_parse_debrief>
  4053a4:	add	x0, x0, #0xea8
  4053a8:	ldr	x1, [x0]
  4053ac:	ldr	x0, [sp, #296]
  4053b0:	sub	x0, x0, #0x1
  4053b4:	add	x0, x1, x0
  4053b8:	ldrb	w0, [x0]
  4053bc:	cmp	w0, #0x2f
  4053c0:	b.ne	4053e8 <ferror@plt+0x7f8>  // b.any
  4053c4:	adrp	x0, 460000 <default_parse_debrief>
  4053c8:	add	x0, x0, #0xea8
  4053cc:	ldr	x0, [x0]
  4053d0:	bl	404630 <xstrdup@plt>
  4053d4:	mov	x1, x0
  4053d8:	adrp	x0, 461000 <sentence_end_required_spaces>
  4053dc:	add	x0, x0, #0x98
  4053e0:	str	x1, [x0]
  4053e4:	b	405814 <ferror@plt+0xc24>
  4053e8:	adrp	x0, 460000 <default_parse_debrief>
  4053ec:	add	x0, x0, #0xea8
  4053f0:	ldr	x0, [x0]
  4053f4:	mov	x1, x0
  4053f8:	adrp	x0, 43e000 <ferror@plt+0x39410>
  4053fc:	add	x0, x0, #0x418
  405400:	bl	404910 <xasprintf@plt>
  405404:	mov	x1, x0
  405408:	adrp	x0, 461000 <sentence_end_required_spaces>
  40540c:	add	x0, x0, #0x98
  405410:	str	x1, [x0]
  405414:	b	405814 <ferror@plt+0xc24>
  405418:	mov	w0, #0x1                   	// #1
  40541c:	strb	w0, [sp, #524]
  405420:	b	405814 <ferror@plt+0xc24>
  405424:	bl	404250 <message_print_style_uniforum@plt>
  405428:	b	405814 <ferror@plt+0xc24>
  40542c:	bl	40e13c <ferror@plt+0x954c>
  405430:	b	405814 <ferror@plt+0xc24>
  405434:	mov	w0, #0x1                   	// #1
  405438:	strb	w0, [sp, #542]
  40543c:	b	405814 <ferror@plt+0xc24>
  405440:	adrp	x0, 460000 <default_parse_debrief>
  405444:	add	x0, x0, #0xea8
  405448:	ldr	x0, [x0]
  40544c:	add	x1, sp, #0xf8
  405450:	mov	w2, #0xa                   	// #10
  405454:	bl	4048a0 <strtol@plt>
  405458:	str	w0, [sp, #308]
  40545c:	ldr	x1, [sp, #248]
  405460:	adrp	x0, 460000 <default_parse_debrief>
  405464:	add	x0, x0, #0xea8
  405468:	ldr	x0, [x0]
  40546c:	cmp	x1, x0
  405470:	b.eq	405814 <ferror@plt+0xc24>  // b.none
  405474:	ldrsw	x0, [sp, #308]
  405478:	bl	4049c0 <message_page_width_set@plt>
  40547c:	b	405814 <ferror@plt+0xc24>
  405480:	adrp	x0, 460000 <default_parse_debrief>
  405484:	add	x0, x0, #0xea8
  405488:	ldr	x0, [x0]
  40548c:	bl	406c34 <ferror@plt+0x2044>
  405490:	b	405814 <ferror@plt+0xc24>
  405494:	adrp	x0, 460000 <default_parse_debrief>
  405498:	add	x0, x0, #0xea8
  40549c:	ldr	x1, [x0]
  4054a0:	adrp	x0, 460000 <default_parse_debrief>
  4054a4:	add	x0, x0, #0x508
  4054a8:	str	x1, [x0]
  4054ac:	b	405814 <ferror@plt+0xc24>
  4054b0:	adrp	x0, 460000 <default_parse_debrief>
  4054b4:	add	x0, x0, #0x508
  4054b8:	adrp	x1, 43e000 <ferror@plt+0x39410>
  4054bc:	add	x1, x1, #0x3c0
  4054c0:	str	x1, [x0]
  4054c4:	b	405814 <ferror@plt+0xc24>
  4054c8:	adrp	x0, 460000 <default_parse_debrief>
  4054cc:	add	x0, x0, #0xea8
  4054d0:	ldr	x0, [x0]
  4054d4:	bl	404380 <po_charset_canonicalize@plt>
  4054d8:	mov	x1, x0
  4054dc:	adrp	x0, 463000 <program_name+0x1fa8>
  4054e0:	add	x0, x0, #0x5b8
  4054e4:	str	x1, [x0]
  4054e8:	adrp	x0, 463000 <program_name+0x1fa8>
  4054ec:	add	x0, x0, #0x5b8
  4054f0:	ldr	x0, [x0]
  4054f4:	cmp	x0, #0x0
  4054f8:	b.ne	405814 <ferror@plt+0xc24>  // b.any
  4054fc:	adrp	x0, 43e000 <ferror@plt+0x39410>
  405500:	add	x0, x0, #0x420
  405504:	bl	404b80 <gettext@plt>
  405508:	bl	404910 <xasprintf@plt>
  40550c:	mov	x19, x0
  405510:	adrp	x0, 43e000 <ferror@plt+0x39410>
  405514:	add	x0, x0, #0x430
  405518:	bl	404b80 <gettext@plt>
  40551c:	mov	x2, x0
  405520:	adrp	x0, 460000 <default_parse_debrief>
  405524:	add	x0, x0, #0xea8
  405528:	ldr	x0, [x0]
  40552c:	mov	x1, x0
  405530:	mov	x0, x2
  405534:	bl	404910 <xasprintf@plt>
  405538:	mov	x1, x0
  40553c:	mov	x0, x19
  405540:	bl	4049a0 <multiline_warning@plt>
  405544:	adrp	x0, 460000 <default_parse_debrief>
  405548:	add	x0, x0, #0xf98
  40554c:	ldr	x1, [x0]
  405550:	adrp	x0, 463000 <program_name+0x1fa8>
  405554:	add	x0, x0, #0x5b8
  405558:	str	x1, [x0]
  40555c:	b	405814 <ferror@plt+0xc24>
  405560:	bl	404970 <message_page_width_ignore@plt>
  405564:	b	405814 <ferror@plt+0xc24>
  405568:	adrp	x0, 460000 <default_parse_debrief>
  40556c:	add	x0, x0, #0xea8
  405570:	ldr	x1, [x0]
  405574:	adrp	x0, 461000 <sentence_end_required_spaces>
  405578:	add	x0, x0, #0x90
  40557c:	str	x1, [x0]
  405580:	b	405814 <ferror@plt+0xc24>
  405584:	adrp	x0, 460000 <default_parse_debrief>
  405588:	add	x0, x0, #0x510
  40558c:	adrp	x1, 45f000 <ferror@plt+0x5a410>
  405590:	add	x1, x1, #0xb58
  405594:	str	x1, [x0]
  405598:	b	405814 <ferror@plt+0xc24>
  40559c:	adrp	x0, 460000 <default_parse_debrief>
  4055a0:	add	x0, x0, #0x510
  4055a4:	adrp	x1, 45f000 <ferror@plt+0x5a410>
  4055a8:	add	x1, x1, #0xb68
  4055ac:	str	x1, [x0]
  4055b0:	b	405814 <ferror@plt+0xc24>
  4055b4:	adrp	x0, 460000 <default_parse_debrief>
  4055b8:	add	x0, x0, #0xea8
  4055bc:	ldr	x0, [x0]
  4055c0:	bl	406ea4 <ferror@plt+0x22b4>
  4055c4:	b	405814 <ferror@plt+0xc24>
  4055c8:	adrp	x0, 461000 <sentence_end_required_spaces>
  4055cc:	add	x0, x0, #0xaf0
  4055d0:	mov	w1, #0x1                   	// #1
  4055d4:	strb	w1, [x0]
  4055d8:	b	405814 <ferror@plt+0xc24>
  4055dc:	adrp	x0, 461000 <sentence_end_required_spaces>
  4055e0:	add	x0, x0, #0xaf1
  4055e4:	mov	w1, #0x1                   	// #1
  4055e8:	strb	w1, [x0]
  4055ec:	bl	40e27c <ferror@plt+0x968c>
  4055f0:	b	405814 <ferror@plt+0xc24>
  4055f4:	adrp	x0, 461000 <sentence_end_required_spaces>
  4055f8:	add	x0, x0, #0xaf2
  4055fc:	mov	w1, #0x1                   	// #1
  405600:	strb	w1, [x0]
  405604:	b	405814 <ferror@plt+0xc24>
  405608:	adrp	x0, 460000 <default_parse_debrief>
  40560c:	add	x0, x0, #0xea8
  405610:	ldr	x1, [x0]
  405614:	adrp	x0, 461000 <sentence_end_required_spaces>
  405618:	add	x0, x0, #0x80
  40561c:	str	x1, [x0]
  405620:	b	405814 <ferror@plt+0xc24>
  405624:	adrp	x0, 460000 <default_parse_debrief>
  405628:	add	x0, x0, #0xea8
  40562c:	ldr	x1, [x0]
  405630:	adrp	x0, 461000 <sentence_end_required_spaces>
  405634:	add	x0, x0, #0x88
  405638:	str	x1, [x0]
  40563c:	b	405814 <ferror@plt+0xc24>
  405640:	adrp	x0, 460000 <default_parse_debrief>
  405644:	add	x0, x0, #0xea8
  405648:	ldr	x0, [x0]
  40564c:	bl	404450 <handle_color_option@plt>
  405650:	and	w0, w0, #0xff
  405654:	cmp	w0, #0x0
  405658:	b.ne	405670 <ferror@plt+0xa80>  // b.any
  40565c:	adrp	x0, 461000 <sentence_end_required_spaces>
  405660:	add	x0, x0, #0x50
  405664:	ldrb	w0, [x0]
  405668:	cmp	w0, #0x0
  40566c:	b.eq	405814 <ferror@plt+0xc24>  // b.none
  405670:	mov	w0, #0x1                   	// #1
  405674:	bl	4065b4 <ferror@plt+0x19c4>
  405678:	adrp	x0, 460000 <default_parse_debrief>
  40567c:	add	x0, x0, #0xea8
  405680:	ldr	x0, [x0]
  405684:	bl	4045b0 <handle_style_option@plt>
  405688:	b	405814 <ferror@plt+0xc24>
  40568c:	mov	w0, #0x0                   	// #0
  405690:	bl	404470 <message_print_style_filepos@plt>
  405694:	b	405814 <ferror@plt+0xc24>
  405698:	str	xzr, [sp, #440]
  40569c:	b	4056f4 <ferror@plt+0xb04>
  4056a0:	adrp	x0, 460000 <default_parse_debrief>
  4056a4:	add	x0, x0, #0xea8
  4056a8:	ldr	x2, [x0]
  4056ac:	adrp	x0, 45f000 <ferror@plt+0x5a410>
  4056b0:	add	x0, x0, #0xb88
  4056b4:	ldr	x1, [sp, #440]
  4056b8:	ldr	x0, [x0, x1, lsl #3]
  4056bc:	mov	x1, x0
  4056c0:	mov	x0, x2
  4056c4:	bl	404840 <strcmp@plt>
  4056c8:	cmp	w0, #0x0
  4056cc:	b.ne	4056e8 <ferror@plt+0xaf8>  // b.any
  4056d0:	adrp	x0, 463000 <program_name+0x1fa8>
  4056d4:	add	x0, x0, #0x578
  4056d8:	ldr	x1, [sp, #440]
  4056dc:	mov	w2, #0x1                   	// #1
  4056e0:	str	w2, [x0, x1, lsl #2]
  4056e4:	b	405700 <ferror@plt+0xb10>
  4056e8:	ldr	x0, [sp, #440]
  4056ec:	add	x0, x0, #0x1
  4056f0:	str	x0, [sp, #440]
  4056f4:	ldr	x0, [sp, #440]
  4056f8:	cmp	x0, #0x3
  4056fc:	b.ls	4056a0 <ferror@plt+0xab0>  // b.plast
  405700:	ldr	x0, [sp, #440]
  405704:	cmp	x0, #0x4
  405708:	b.ne	405814 <ferror@plt+0xc24>  // b.any
  40570c:	adrp	x0, 43e000 <ferror@plt+0x39410>
  405710:	add	x0, x0, #0x470
  405714:	bl	404b80 <gettext@plt>
  405718:	mov	x1, x0
  40571c:	adrp	x0, 460000 <default_parse_debrief>
  405720:	add	x0, x0, #0xea8
  405724:	ldr	x0, [x0]
  405728:	mov	x3, x0
  40572c:	mov	x2, x1
  405730:	mov	w1, #0x0                   	// #0
  405734:	mov	w0, #0x1                   	// #1
  405738:	bl	4042f0 <error@plt>
  40573c:	b	405814 <ferror@plt+0xc24>
  405740:	adrp	x0, 460000 <default_parse_debrief>
  405744:	add	x0, x0, #0xea8
  405748:	ldr	x2, [x0]
  40574c:	adrp	x0, 43e000 <ferror@plt+0x39410>
  405750:	add	x1, x0, #0x490
  405754:	mov	x0, x2
  405758:	bl	404840 <strcmp@plt>
  40575c:	cmp	w0, #0x0
  405760:	b.ne	405778 <ferror@plt+0xb88>  // b.any
  405764:	adrp	x0, 461000 <sentence_end_required_spaces>
  405768:	add	x0, x0, #0x0
  40576c:	mov	w1, #0x1                   	// #1
  405770:	str	w1, [x0]
  405774:	b	405814 <ferror@plt+0xc24>
  405778:	adrp	x0, 460000 <default_parse_debrief>
  40577c:	add	x0, x0, #0xea8
  405780:	ldr	x2, [x0]
  405784:	adrp	x0, 43e000 <ferror@plt+0x39410>
  405788:	add	x1, x0, #0x4a0
  40578c:	mov	x0, x2
  405790:	bl	404840 <strcmp@plt>
  405794:	cmp	w0, #0x0
  405798:	b.ne	4057b0 <ferror@plt+0xbc0>  // b.any
  40579c:	adrp	x0, 461000 <sentence_end_required_spaces>
  4057a0:	add	x0, x0, #0x0
  4057a4:	mov	w1, #0x2                   	// #2
  4057a8:	str	w1, [x0]
  4057ac:	b	405814 <ferror@plt+0xc24>
  4057b0:	adrp	x0, 43e000 <ferror@plt+0x39410>
  4057b4:	add	x0, x0, #0x4b0
  4057b8:	bl	404b80 <gettext@plt>
  4057bc:	mov	x1, x0
  4057c0:	adrp	x0, 460000 <default_parse_debrief>
  4057c4:	add	x0, x0, #0xea8
  4057c8:	ldr	x0, [x0]
  4057cc:	mov	x3, x0
  4057d0:	mov	x2, x1
  4057d4:	mov	w1, #0x0                   	// #0
  4057d8:	mov	w0, #0x1                   	// #1
  4057dc:	bl	4042f0 <error@plt>
  4057e0:	b	405814 <ferror@plt+0xc24>
  4057e4:	adrp	x0, 460000 <default_parse_debrief>
  4057e8:	add	x0, x0, #0xea8
  4057ec:	ldr	x0, [x0]
  4057f0:	str	x0, [sp, #496]
  4057f4:	b	405814 <ferror@plt+0xc24>
  4057f8:	adrp	x0, 461000 <sentence_end_required_spaces>
  4057fc:	add	x0, x0, #0xb00
  405800:	mov	w1, #0x1                   	// #1
  405804:	strb	w1, [x0]
  405808:	b	405814 <ferror@plt+0xc24>
  40580c:	mov	w0, #0x1                   	// #1
  405810:	bl	4065b4 <ferror@plt+0x19c4>
  405814:	mov	x4, #0x0                   	// #0
  405818:	adrp	x0, 43d000 <ferror@plt+0x38410>
  40581c:	add	x3, x0, #0xd80
  405820:	adrp	x0, 43e000 <ferror@plt+0x39410>
  405824:	add	x2, x0, #0x4d0
  405828:	ldr	x1, [sp, #96]
  40582c:	ldr	w0, [sp, #108]
  405830:	bl	404830 <getopt_long@plt>
  405834:	str	w0, [sp, #376]
  405838:	ldr	w0, [sp, #376]
  40583c:	cmn	w0, #0x1
  405840:	b.ne	404f70 <ferror@plt+0x380>  // b.any
  405844:	ldrb	w0, [sp, #542]
  405848:	cmp	w0, #0x0
  40584c:	b.eq	4058d8 <ferror@plt+0xce8>  // b.none
  405850:	adrp	x0, 461000 <sentence_end_required_spaces>
  405854:	add	x0, x0, #0x58
  405858:	ldr	x0, [x0]
  40585c:	bl	404860 <basename@plt>
  405860:	mov	x1, x0
  405864:	adrp	x0, 43e000 <ferror@plt+0x39410>
  405868:	add	x3, x0, #0x500
  40586c:	adrp	x0, 43e000 <ferror@plt+0x39410>
  405870:	add	x2, x0, #0x3e0
  405874:	adrp	x0, 43e000 <ferror@plt+0x39410>
  405878:	add	x0, x0, #0x508
  40587c:	bl	404af0 <printf@plt>
  405880:	adrp	x0, 43e000 <ferror@plt+0x39410>
  405884:	add	x0, x0, #0x518
  405888:	bl	404b80 <gettext@plt>
  40588c:	mov	x3, x0
  405890:	adrp	x0, 43e000 <ferror@plt+0x39410>
  405894:	add	x2, x0, #0x5f8
  405898:	adrp	x0, 43e000 <ferror@plt+0x39410>
  40589c:	add	x1, x0, #0x620
  4058a0:	mov	x0, x3
  4058a4:	bl	404af0 <printf@plt>
  4058a8:	adrp	x0, 43e000 <ferror@plt+0x39410>
  4058ac:	add	x0, x0, #0x630
  4058b0:	bl	404b80 <gettext@plt>
  4058b4:	mov	x19, x0
  4058b8:	adrp	x0, 43e000 <ferror@plt+0x39410>
  4058bc:	add	x0, x0, #0x640
  4058c0:	bl	4048e0 <proper_name@plt>
  4058c4:	mov	x1, x0
  4058c8:	mov	x0, x19
  4058cc:	bl	404af0 <printf@plt>
  4058d0:	mov	w0, #0x0                   	// #0
  4058d4:	bl	4042c0 <exit@plt>
  4058d8:	ldrb	w0, [sp, #543]
  4058dc:	cmp	w0, #0x0
  4058e0:	b.eq	4058ec <ferror@plt+0xcfc>  // b.none
  4058e4:	mov	w0, #0x0                   	// #0
  4058e8:	bl	4065b4 <ferror@plt+0x19c4>
  4058ec:	ldrb	w0, [sp, #524]
  4058f0:	cmp	w0, #0x0
  4058f4:	b.eq	405934 <ferror@plt+0xd44>  // b.none
  4058f8:	ldrb	w0, [sp, #523]
  4058fc:	cmp	w0, #0x0
  405900:	b.eq	405934 <ferror@plt+0xd44>  // b.none
  405904:	adrp	x0, 43e000 <ferror@plt+0x39410>
  405908:	add	x0, x0, #0x650
  40590c:	bl	404b80 <gettext@plt>
  405910:	mov	x1, x0
  405914:	adrp	x0, 43e000 <ferror@plt+0x39410>
  405918:	add	x4, x0, #0x678
  40591c:	adrp	x0, 43e000 <ferror@plt+0x39410>
  405920:	add	x3, x0, #0x688
  405924:	mov	x2, x1
  405928:	mov	w1, #0x0                   	// #0
  40592c:	mov	w0, #0x1                   	// #1
  405930:	bl	4042f0 <error@plt>
  405934:	adrp	x0, 461000 <sentence_end_required_spaces>
  405938:	add	x0, x0, #0xaf0
  40593c:	ldrb	w0, [x0]
  405940:	cmp	w0, #0x0
  405944:	b.eq	40598c <ferror@plt+0xd9c>  // b.none
  405948:	adrp	x0, 461000 <sentence_end_required_spaces>
  40594c:	add	x0, x0, #0xaf1
  405950:	ldrb	w0, [x0]
  405954:	cmp	w0, #0x0
  405958:	b.eq	40598c <ferror@plt+0xd9c>  // b.none
  40595c:	adrp	x0, 43e000 <ferror@plt+0x39410>
  405960:	add	x0, x0, #0x650
  405964:	bl	404b80 <gettext@plt>
  405968:	mov	x1, x0
  40596c:	adrp	x0, 43e000 <ferror@plt+0x39410>
  405970:	add	x4, x0, #0x698
  405974:	adrp	x0, 43e000 <ferror@plt+0x39410>
  405978:	add	x3, x0, #0x6a0
  40597c:	mov	x2, x1
  405980:	mov	w1, #0x0                   	// #0
  405984:	mov	w0, #0x1                   	// #1
  405988:	bl	4042f0 <error@plt>
  40598c:	adrp	x0, 461000 <sentence_end_required_spaces>
  405990:	add	x0, x0, #0xaf0
  405994:	ldrb	w0, [x0]
  405998:	cmp	w0, #0x0
  40599c:	b.eq	4059e4 <ferror@plt+0xdf4>  // b.none
  4059a0:	adrp	x0, 461000 <sentence_end_required_spaces>
  4059a4:	add	x0, x0, #0xaf2
  4059a8:	ldrb	w0, [x0]
  4059ac:	cmp	w0, #0x0
  4059b0:	b.eq	4059e4 <ferror@plt+0xdf4>  // b.none
  4059b4:	adrp	x0, 43e000 <ferror@plt+0x39410>
  4059b8:	add	x0, x0, #0x650
  4059bc:	bl	404b80 <gettext@plt>
  4059c0:	mov	x1, x0
  4059c4:	adrp	x0, 43e000 <ferror@plt+0x39410>
  4059c8:	add	x4, x0, #0x6a8
  4059cc:	adrp	x0, 43e000 <ferror@plt+0x39410>
  4059d0:	add	x3, x0, #0x6a0
  4059d4:	mov	x2, x1
  4059d8:	mov	w1, #0x0                   	// #0
  4059dc:	mov	w0, #0x1                   	// #1
  4059e0:	bl	4042f0 <error@plt>
  4059e4:	adrp	x0, 461000 <sentence_end_required_spaces>
  4059e8:	add	x0, x0, #0xaf1
  4059ec:	ldrb	w0, [x0]
  4059f0:	cmp	w0, #0x0
  4059f4:	b.eq	405a3c <ferror@plt+0xe4c>  // b.none
  4059f8:	adrp	x0, 461000 <sentence_end_required_spaces>
  4059fc:	add	x0, x0, #0xaf2
  405a00:	ldrb	w0, [x0]
  405a04:	cmp	w0, #0x0
  405a08:	b.eq	405a3c <ferror@plt+0xe4c>  // b.none
  405a0c:	adrp	x0, 43e000 <ferror@plt+0x39410>
  405a10:	add	x0, x0, #0x650
  405a14:	bl	404b80 <gettext@plt>
  405a18:	mov	x1, x0
  405a1c:	adrp	x0, 43e000 <ferror@plt+0x39410>
  405a20:	add	x4, x0, #0x6a8
  405a24:	adrp	x0, 43e000 <ferror@plt+0x39410>
  405a28:	add	x3, x0, #0x698
  405a2c:	mov	x2, x1
  405a30:	mov	w1, #0x0                   	// #0
  405a34:	mov	w0, #0x1                   	// #1
  405a38:	bl	4042f0 <error@plt>
  405a3c:	ldrb	w0, [sp, #527]
  405a40:	cmp	w0, #0x0
  405a44:	b.eq	405a88 <ferror@plt+0xe98>  // b.none
  405a48:	adrp	x0, 461000 <sentence_end_required_spaces>
  405a4c:	add	x0, x0, #0x70
  405a50:	ldr	x2, [x0]
  405a54:	adrp	x0, 43e000 <ferror@plt+0x39410>
  405a58:	add	x1, x0, #0x6b0
  405a5c:	mov	x0, x2
  405a60:	bl	404840 <strcmp@plt>
  405a64:	cmp	w0, #0x0
  405a68:	b.ne	405a88 <ferror@plt+0xe98>  // b.any
  405a6c:	adrp	x0, 43e000 <ferror@plt+0x39410>
  405a70:	add	x0, x0, #0x6b8
  405a74:	bl	404b80 <gettext@plt>
  405a78:	mov	x2, x0
  405a7c:	mov	w1, #0x0                   	// #0
  405a80:	mov	w0, #0x1                   	// #1
  405a84:	bl	4042f0 <error@plt>
  405a88:	ldrb	w0, [sp, #526]
  405a8c:	cmp	w0, #0x0
  405a90:	b.eq	405acc <ferror@plt+0xedc>  // b.none
  405a94:	ldrb	w0, [sp, #525]
  405a98:	eor	w0, w0, #0x1
  405a9c:	and	w0, w0, #0xff
  405aa0:	cmp	w0, #0x0
  405aa4:	b.eq	405acc <ferror@plt+0xedc>  // b.none
  405aa8:	adrp	x0, 43e000 <ferror@plt+0x39410>
  405aac:	add	x0, x0, #0x6f8
  405ab0:	bl	404b80 <gettext@plt>
  405ab4:	mov	x2, x0
  405ab8:	mov	w1, #0x0                   	// #0
  405abc:	mov	w0, #0x0                   	// #0
  405ac0:	bl	4042f0 <error@plt>
  405ac4:	mov	w0, #0x1                   	// #1
  405ac8:	bl	4065b4 <ferror@plt+0x19c4>
  405acc:	ldr	x0, [sp, #480]
  405ad0:	cmp	x0, #0x0
  405ad4:	b.ne	405b14 <ferror@plt+0xf24>  // b.any
  405ad8:	adrp	x0, 460000 <default_parse_debrief>
  405adc:	add	x0, x0, #0xf90
  405ae0:	ldr	w0, [x0]
  405ae4:	ldr	w1, [sp, #108]
  405ae8:	cmp	w1, w0
  405aec:	b.gt	405b14 <ferror@plt+0xf24>
  405af0:	adrp	x0, 43e000 <ferror@plt+0x39410>
  405af4:	add	x0, x0, #0x730
  405af8:	bl	404b80 <gettext@plt>
  405afc:	mov	x2, x0
  405b00:	mov	w1, #0x0                   	// #0
  405b04:	mov	w0, #0x0                   	// #0
  405b08:	bl	4042f0 <error@plt>
  405b0c:	mov	w0, #0x1                   	// #1
  405b10:	bl	4065b4 <ferror@plt+0x19c4>
  405b14:	ldr	x0, [sp, #496]
  405b18:	cmp	x0, #0x0
  405b1c:	b.eq	405b5c <ferror@plt+0xf6c>  // b.none
  405b20:	ldr	x0, [sp, #456]
  405b24:	cmp	x0, #0x0
  405b28:	b.eq	405b5c <ferror@plt+0xf6c>  // b.none
  405b2c:	adrp	x0, 43e000 <ferror@plt+0x39410>
  405b30:	add	x0, x0, #0x650
  405b34:	bl	404b80 <gettext@plt>
  405b38:	mov	x1, x0
  405b3c:	adrp	x0, 43e000 <ferror@plt+0x39410>
  405b40:	add	x4, x0, #0x748
  405b44:	adrp	x0, 43e000 <ferror@plt+0x39410>
  405b48:	add	x3, x0, #0x758
  405b4c:	mov	x2, x1
  405b50:	mov	w1, #0x0                   	// #0
  405b54:	mov	w0, #0x1                   	// #1
  405b58:	bl	4042f0 <error@plt>
  405b5c:	ldr	x0, [sp, #496]
  405b60:	cmp	x0, #0x0
  405b64:	b.ne	405bd4 <ferror@plt+0xfe4>  // b.any
  405b68:	adrp	x0, 43d000 <ferror@plt+0x38410>
  405b6c:	add	x0, x0, #0xbf0
  405b70:	bl	4042d0 <get_search_path@plt>
  405b74:	str	x0, [sp, #504]
  405b78:	bl	404570 <locating_rule_list_alloc@plt>
  405b7c:	mov	x1, x0
  405b80:	adrp	x0, 461000 <sentence_end_required_spaces>
  405b84:	add	x0, x0, #0xaf8
  405b88:	str	x1, [x0]
  405b8c:	ldr	x0, [sp, #504]
  405b90:	str	x0, [sp, #512]
  405b94:	b	405bc4 <ferror@plt+0xfd4>
  405b98:	adrp	x0, 461000 <sentence_end_required_spaces>
  405b9c:	add	x0, x0, #0xaf8
  405ba0:	ldr	x2, [x0]
  405ba4:	ldr	x0, [sp, #512]
  405ba8:	ldr	x0, [x0]
  405bac:	mov	x1, x0
  405bb0:	mov	x0, x2
  405bb4:	bl	404520 <locating_rule_list_add_from_directory@plt>
  405bb8:	ldr	x0, [sp, #512]
  405bbc:	add	x0, x0, #0x8
  405bc0:	str	x0, [sp, #512]
  405bc4:	ldr	x0, [sp, #512]
  405bc8:	ldr	x0, [x0]
  405bcc:	cmp	x0, #0x0
  405bd0:	b.ne	405b98 <ferror@plt+0xfa8>  // b.any
  405bd4:	ldr	x0, [sp, #456]
  405bd8:	cmp	x0, #0x0
  405bdc:	b.eq	405bf0 <ferror@plt+0x1000>  // b.none
  405be0:	add	x0, sp, #0x100
  405be4:	mov	x8, x0
  405be8:	ldr	x0, [sp, #456]
  405bec:	bl	408410 <ferror@plt+0x3820>
  405bf0:	adrp	x0, 463000 <program_name+0x1fa8>
  405bf4:	add	x0, x0, #0x540
  405bf8:	ldr	x0, [x0]
  405bfc:	cmp	x0, #0x0
  405c00:	b.eq	405c30 <ferror@plt+0x1040>  // b.none
  405c04:	adrp	x0, 463000 <program_name+0x1fa8>
  405c08:	add	x0, x0, #0x548
  405c0c:	ldr	x0, [x0]
  405c10:	cmp	x0, #0x0
  405c14:	b.ne	405c30 <ferror@plt+0x1040>  // b.any
  405c18:	adrp	x0, 463000 <program_name+0x1fa8>
  405c1c:	add	x0, x0, #0x548
  405c20:	adrp	x1, 43e000 <ferror@plt+0x39410>
  405c24:	add	x1, x1, #0x3c0
  405c28:	str	x1, [x0]
  405c2c:	b	405c6c <ferror@plt+0x107c>
  405c30:	adrp	x0, 463000 <program_name+0x1fa8>
  405c34:	add	x0, x0, #0x540
  405c38:	ldr	x0, [x0]
  405c3c:	cmp	x0, #0x0
  405c40:	b.ne	405c6c <ferror@plt+0x107c>  // b.any
  405c44:	adrp	x0, 463000 <program_name+0x1fa8>
  405c48:	add	x0, x0, #0x548
  405c4c:	ldr	x0, [x0]
  405c50:	cmp	x0, #0x0
  405c54:	b.eq	405c6c <ferror@plt+0x107c>  // b.none
  405c58:	adrp	x0, 463000 <program_name+0x1fa8>
  405c5c:	add	x0, x0, #0x540
  405c60:	adrp	x1, 43e000 <ferror@plt+0x39410>
  405c64:	add	x1, x1, #0x3c0
  405c68:	str	x1, [x0]
  405c6c:	adrp	x0, 461000 <sentence_end_required_spaces>
  405c70:	add	x0, x0, #0x98
  405c74:	ldr	x0, [x0]
  405c78:	cmp	x0, #0x0
  405c7c:	b.ne	405c94 <ferror@plt+0x10a4>  // b.any
  405c80:	adrp	x0, 461000 <sentence_end_required_spaces>
  405c84:	add	x0, x0, #0x98
  405c88:	adrp	x1, 43e000 <ferror@plt+0x39410>
  405c8c:	add	x1, x1, #0x760
  405c90:	str	x1, [x0]
  405c94:	ldr	x0, [sp, #464]
  405c98:	cmp	x0, #0x0
  405c9c:	b.eq	405cf8 <ferror@plt+0x1108>  // b.none
  405ca0:	ldr	x0, [sp, #464]
  405ca4:	ldrb	w0, [x0]
  405ca8:	cmp	w0, #0x2f
  405cac:	b.eq	405cc8 <ferror@plt+0x10d8>  // b.none
  405cb0:	adrp	x0, 43e000 <ferror@plt+0x39410>
  405cb4:	add	x1, x0, #0x6b0
  405cb8:	ldr	x0, [sp, #464]
  405cbc:	bl	404840 <strcmp@plt>
  405cc0:	cmp	w0, #0x0
  405cc4:	b.ne	405cd8 <ferror@plt+0x10e8>  // b.any
  405cc8:	ldr	x0, [sp, #464]
  405ccc:	bl	404630 <xstrdup@plt>
  405cd0:	str	x0, [sp, #488]
  405cd4:	b	405d58 <ferror@plt+0x1168>
  405cd8:	adrp	x0, 461000 <sentence_end_required_spaces>
  405cdc:	add	x0, x0, #0x98
  405ce0:	ldr	x0, [x0]
  405ce4:	mov	x2, #0x0                   	// #0
  405ce8:	ldr	x1, [sp, #464]
  405cec:	bl	404b60 <xconcatenated_filename@plt>
  405cf0:	str	x0, [sp, #488]
  405cf4:	b	405d58 <ferror@plt+0x1168>
  405cf8:	adrp	x0, 461000 <sentence_end_required_spaces>
  405cfc:	add	x0, x0, #0x70
  405d00:	ldr	x2, [x0]
  405d04:	adrp	x0, 43e000 <ferror@plt+0x39410>
  405d08:	add	x1, x0, #0x6b0
  405d0c:	mov	x0, x2
  405d10:	bl	404840 <strcmp@plt>
  405d14:	cmp	w0, #0x0
  405d18:	b.ne	405d2c <ferror@plt+0x113c>  // b.any
  405d1c:	adrp	x0, 43e000 <ferror@plt+0x39410>
  405d20:	add	x0, x0, #0x6b0
  405d24:	str	x0, [sp, #488]
  405d28:	b	405d58 <ferror@plt+0x1168>
  405d2c:	adrp	x0, 461000 <sentence_end_required_spaces>
  405d30:	add	x0, x0, #0x98
  405d34:	ldr	x3, [x0]
  405d38:	adrp	x0, 461000 <sentence_end_required_spaces>
  405d3c:	add	x0, x0, #0x70
  405d40:	ldr	x1, [x0]
  405d44:	adrp	x0, 43e000 <ferror@plt+0x39410>
  405d48:	add	x2, x0, #0x768
  405d4c:	mov	x0, x3
  405d50:	bl	404b60 <xconcatenated_filename@plt>
  405d54:	str	x0, [sp, #488]
  405d58:	ldr	x0, [sp, #480]
  405d5c:	cmp	x0, #0x0
  405d60:	b.eq	405d74 <ferror@plt+0x1184>  // b.none
  405d64:	ldr	x0, [sp, #480]
  405d68:	bl	404bc0 <read_names_from_file@plt>
  405d6c:	str	x0, [sp, #472]
  405d70:	b	405d7c <ferror@plt+0x118c>
  405d74:	bl	404490 <string_list_alloc@plt>
  405d78:	str	x0, [sp, #472]
  405d7c:	adrp	x0, 460000 <default_parse_debrief>
  405d80:	add	x0, x0, #0xf90
  405d84:	ldr	w0, [x0]
  405d88:	str	w0, [sp, #452]
  405d8c:	b	405dbc <ferror@plt+0x11cc>
  405d90:	ldrsw	x0, [sp, #452]
  405d94:	lsl	x0, x0, #3
  405d98:	ldr	x1, [sp, #96]
  405d9c:	add	x0, x1, x0
  405da0:	ldr	x0, [x0]
  405da4:	mov	x1, x0
  405da8:	ldr	x0, [sp, #472]
  405dac:	bl	4046b0 <string_list_append_unique@plt>
  405db0:	ldr	w0, [sp, #452]
  405db4:	add	w0, w0, #0x1
  405db8:	str	w0, [sp, #452]
  405dbc:	ldr	w1, [sp, #452]
  405dc0:	ldr	w0, [sp, #108]
  405dc4:	cmp	w1, w0
  405dc8:	b.lt	405d90 <ferror@plt+0x11a0>  // b.tstop
  405dcc:	adrp	x0, 463000 <program_name+0x1fa8>
  405dd0:	add	x0, x0, #0x5b8
  405dd4:	ldr	x1, [x0]
  405dd8:	adrp	x0, 460000 <default_parse_debrief>
  405ddc:	add	x0, x0, #0xf98
  405de0:	ldr	x0, [x0]
  405de4:	cmp	x1, x0
  405de8:	b.eq	405ea4 <ferror@plt+0x12b4>  // b.none
  405dec:	adrp	x0, 463000 <program_name+0x1fa8>
  405df0:	add	x0, x0, #0x5b8
  405df4:	ldr	x1, [x0]
  405df8:	adrp	x0, 461000 <sentence_end_required_spaces>
  405dfc:	add	x0, x0, #0x30
  405e00:	ldr	x0, [x0]
  405e04:	cmp	x1, x0
  405e08:	b.eq	405ea4 <ferror@plt+0x12b4>  // b.none
  405e0c:	adrp	x0, 461000 <sentence_end_required_spaces>
  405e10:	add	x0, x0, #0x30
  405e14:	ldr	x2, [x0]
  405e18:	adrp	x0, 463000 <program_name+0x1fa8>
  405e1c:	add	x0, x0, #0x5b8
  405e20:	ldr	x0, [x0]
  405e24:	mov	x1, x0
  405e28:	mov	x0, x2
  405e2c:	bl	4049f0 <iconv_open@plt>
  405e30:	str	x0, [sp, #368]
  405e34:	ldr	x0, [sp, #368]
  405e38:	cmn	x0, #0x1
  405e3c:	b.ne	405e94 <ferror@plt+0x12a4>  // b.any
  405e40:	adrp	x0, 43e000 <ferror@plt+0x39410>
  405e44:	add	x0, x0, #0x770
  405e48:	bl	404b80 <gettext@plt>
  405e4c:	mov	x21, x0
  405e50:	adrp	x0, 463000 <program_name+0x1fa8>
  405e54:	add	x0, x0, #0x5b8
  405e58:	ldr	x19, [x0]
  405e5c:	adrp	x0, 461000 <sentence_end_required_spaces>
  405e60:	add	x0, x0, #0x30
  405e64:	ldr	x20, [x0]
  405e68:	adrp	x0, 461000 <sentence_end_required_spaces>
  405e6c:	add	x0, x0, #0x58
  405e70:	ldr	x0, [x0]
  405e74:	bl	404860 <basename@plt>
  405e78:	mov	x5, x0
  405e7c:	mov	x4, x20
  405e80:	mov	x3, x19
  405e84:	mov	x2, x21
  405e88:	mov	w1, #0x0                   	// #0
  405e8c:	mov	w0, #0x1                   	// #1
  405e90:	bl	4042f0 <error@plt>
  405e94:	adrp	x0, 463000 <program_name+0x1fa8>
  405e98:	add	x0, x0, #0x5a8
  405e9c:	ldr	x1, [sp, #368]
  405ea0:	str	x1, [x0]
  405ea4:	mov	w0, #0x1                   	// #1
  405ea8:	bl	404720 <msgdomain_list_alloc@plt>
  405eac:	str	x0, [sp, #528]
  405eb0:	adrp	x0, 463000 <program_name+0x1fa8>
  405eb4:	add	x0, x0, #0x560
  405eb8:	ldr	w0, [x0]
  405ebc:	cmp	w0, #0x0
  405ec0:	b.ne	405ee4 <ferror@plt+0x12f4>  // b.any
  405ec4:	ldr	x0, [sp, #528]
  405ec8:	ldr	x0, [x0]
  405ecc:	ldr	x0, [x0]
  405ed0:	ldr	x19, [x0, #8]
  405ed4:	bl	407ebc <ferror@plt+0x32cc>
  405ed8:	mov	x1, x0
  405edc:	mov	x0, x19
  405ee0:	bl	404b70 <message_list_append@plt>
  405ee4:	ldrb	w0, [sp, #527]
  405ee8:	cmp	w0, #0x0
  405eec:	b.eq	405f84 <ferror@plt+0x1394>  // b.none
  405ef0:	bl	4046c0 <dir_list_save_reset@plt>
  405ef4:	str	x0, [sp, #360]
  405ef8:	stp	xzr, xzr, [sp, #120]
  405efc:	stp	xzr, xzr, [sp, #136]
  405f00:	str	xzr, [sp, #152]
  405f04:	adrp	x0, 412000 <ferror@plt+0xd410>
  405f08:	add	x0, x0, #0xa50
  405f0c:	str	x0, [sp, #120]
  405f10:	add	x0, sp, #0x30
  405f14:	add	x1, sp, #0x78
  405f18:	ldp	x2, x3, [x1]
  405f1c:	stp	x2, x3, [x0]
  405f20:	ldp	x2, x3, [x1, #16]
  405f24:	stp	x2, x3, [x0, #16]
  405f28:	ldr	x1, [x1, #32]
  405f2c:	str	x1, [x0, #32]
  405f30:	add	x0, sp, #0x30
  405f34:	ldr	x2, [sp, #528]
  405f38:	mov	x1, x0
  405f3c:	ldr	x0, [sp, #488]
  405f40:	bl	407bbc <ferror@plt+0x2fcc>
  405f44:	ldr	x0, [sp, #528]
  405f48:	bl	404a10 <is_ascii_msgdomain_list@plt>
  405f4c:	and	w0, w0, #0xff
  405f50:	eor	w0, w0, #0x1
  405f54:	and	w0, w0, #0xff
  405f58:	cmp	w0, #0x0
  405f5c:	b.eq	405f7c <ferror@plt+0x138c>  // b.none
  405f60:	ldr	x3, [sp, #488]
  405f64:	mov	w2, #0x1                   	// #1
  405f68:	adrp	x0, 43e000 <ferror@plt+0x39410>
  405f6c:	add	x1, x0, #0x7d8
  405f70:	ldr	x0, [sp, #528]
  405f74:	bl	404320 <iconv_msgdomain_list@plt>
  405f78:	str	x0, [sp, #528]
  405f7c:	ldr	x0, [sp, #360]
  405f80:	bl	404790 <dir_list_restore@plt>
  405f84:	str	xzr, [sp, #440]
  405f88:	b	406390 <ferror@plt+0x17a0>
  405f8c:	str	xzr, [sp, #432]
  405f90:	ldr	x0, [sp, #472]
  405f94:	ldr	x1, [x0]
  405f98:	ldr	x0, [sp, #440]
  405f9c:	lsl	x0, x0, #3
  405fa0:	add	x0, x1, x0
  405fa4:	ldr	x0, [x0]
  405fa8:	str	x0, [sp, #344]
  405fac:	ldr	x0, [sp, #256]
  405fb0:	cmp	x0, #0x0
  405fb4:	b.eq	405fdc <ferror@plt+0x13ec>  // b.none
  405fb8:	add	x0, sp, #0x78
  405fbc:	add	x1, sp, #0x100
  405fc0:	ldp	x2, x3, [x1]
  405fc4:	stp	x2, x3, [x0]
  405fc8:	ldp	x2, x3, [x1, #16]
  405fcc:	stp	x2, x3, [x0, #16]
  405fd0:	ldr	x1, [x1, #32]
  405fd4:	str	x1, [x0, #32]
  405fd8:	b	406328 <ferror@plt+0x1738>
  405fdc:	ldr	x0, [sp, #496]
  405fe0:	cmp	x0, #0x0
  405fe4:	b.eq	406034 <ferror@plt+0x1444>  // b.none
  405fe8:	bl	4046f0 <its_rule_list_alloc@plt>
  405fec:	str	x0, [sp, #432]
  405ff0:	ldr	x1, [sp, #496]
  405ff4:	ldr	x0, [sp, #432]
  405ff8:	bl	404a00 <its_rule_list_add_from_file@plt>
  405ffc:	and	w0, w0, #0xff
  406000:	eor	w0, w0, #0x1
  406004:	and	w0, w0, #0xff
  406008:	cmp	w0, #0x0
  40600c:	b.eq	406328 <ferror@plt+0x1738>  // b.none
  406010:	adrp	x0, 43e000 <ferror@plt+0x39410>
  406014:	add	x0, x0, #0x7e0
  406018:	bl	404b80 <gettext@plt>
  40601c:	ldr	x3, [sp, #496]
  406020:	mov	x2, x0
  406024:	mov	w1, #0x0                   	// #0
  406028:	mov	w0, #0x1                   	// #1
  40602c:	bl	4042f0 <error@plt>
  406030:	b	406328 <ferror@plt+0x1738>
  406034:	str	xzr, [sp, #424]
  406038:	mov	w1, #0x2f                  	// #47
  40603c:	ldr	x0, [sp, #344]
  406040:	bl	404710 <strrchr@plt>
  406044:	str	x0, [sp, #416]
  406048:	ldr	x0, [sp, #416]
  40604c:	cmp	x0, #0x0
  406050:	b.ne	40605c <ferror@plt+0x146c>  // b.any
  406054:	ldr	x0, [sp, #344]
  406058:	str	x0, [sp, #416]
  40605c:	ldr	x0, [sp, #416]
  406060:	bl	404630 <xstrdup@plt>
  406064:	str	x0, [sp, #336]
  406068:	b	406084 <ferror@plt+0x1494>
  40606c:	ldr	x0, [sp, #336]
  406070:	bl	404280 <strlen@plt>
  406074:	sub	x0, x0, #0x3
  406078:	ldr	x1, [sp, #336]
  40607c:	add	x0, x1, x0
  406080:	strb	wzr, [x0]
  406084:	ldr	x0, [sp, #336]
  406088:	bl	404280 <strlen@plt>
  40608c:	cmp	x0, #0x2
  406090:	b.ls	4060c4 <ferror@plt+0x14d4>  // b.plast
  406094:	ldr	x0, [sp, #336]
  406098:	bl	404280 <strlen@plt>
  40609c:	sub	x0, x0, #0x3
  4060a0:	ldr	x1, [sp, #336]
  4060a4:	add	x3, x1, x0
  4060a8:	mov	x2, #0x3                   	// #3
  4060ac:	adrp	x0, 43e000 <ferror@plt+0x39410>
  4060b0:	add	x1, x0, #0x810
  4060b4:	mov	x0, x3
  4060b8:	bl	404800 <memcmp@plt>
  4060bc:	cmp	w0, #0x0
  4060c0:	b.eq	40606c <ferror@plt+0x147c>  // b.none
  4060c4:	ldr	x0, [sp, #456]
  4060c8:	cmp	x0, #0x0
  4060cc:	b.ne	40613c <ferror@plt+0x154c>  // b.any
  4060d0:	ldr	x0, [sp, #336]
  4060d4:	bl	404280 <strlen@plt>
  4060d8:	mov	x1, x0
  4060dc:	ldr	x0, [sp, #336]
  4060e0:	add	x0, x0, x1
  4060e4:	str	x0, [sp, #408]
  4060e8:	b	406120 <ferror@plt+0x1530>
  4060ec:	ldr	x0, [sp, #408]
  4060f0:	ldrb	w0, [x0]
  4060f4:	cmp	w0, #0x2e
  4060f8:	b.ne	406114 <ferror@plt+0x1524>  // b.any
  4060fc:	ldr	x0, [sp, #408]
  406100:	add	x0, x0, #0x1
  406104:	str	x0, [sp, #328]
  406108:	ldr	x0, [sp, #328]
  40610c:	bl	40861c <ferror@plt+0x3a2c>
  406110:	str	x0, [sp, #424]
  406114:	ldr	x0, [sp, #408]
  406118:	sub	x0, x0, #0x1
  40611c:	str	x0, [sp, #408]
  406120:	ldr	x1, [sp, #408]
  406124:	ldr	x0, [sp, #336]
  406128:	cmp	x1, x0
  40612c:	b.ls	40613c <ferror@plt+0x154c>  // b.plast
  406130:	ldr	x0, [sp, #424]
  406134:	cmp	x0, #0x0
  406138:	b.eq	4060ec <ferror@plt+0x14fc>  // b.none
  40613c:	ldr	x0, [sp, #424]
  406140:	cmp	x0, #0x0
  406144:	b.ne	406290 <ferror@plt+0x16a0>  // b.any
  406148:	adrp	x0, 43e000 <ferror@plt+0x39410>
  40614c:	add	x1, x0, #0x6b0
  406150:	ldr	x0, [sp, #344]
  406154:	bl	404840 <strcmp@plt>
  406158:	cmp	w0, #0x0
  40615c:	b.eq	406290 <ferror@plt+0x16a0>  // b.none
  406160:	adrp	x0, 461000 <sentence_end_required_spaces>
  406164:	add	x0, x0, #0xaf8
  406168:	ldr	x0, [x0]
  40616c:	ldr	x2, [sp, #456]
  406170:	ldr	x1, [sp, #344]
  406174:	bl	404300 <locating_rule_list_locate@plt>
  406178:	str	x0, [sp, #320]
  40617c:	ldr	x0, [sp, #320]
  406180:	cmp	x0, #0x0
  406184:	b.eq	406290 <ferror@plt+0x16a0>  // b.none
  406188:	bl	4046f0 <its_rule_list_alloc@plt>
  40618c:	str	x0, [sp, #432]
  406190:	ldr	x0, [sp, #456]
  406194:	cmp	x0, #0x0
  406198:	b.eq	4061ac <ferror@plt+0x15bc>  // b.none
  40619c:	adrp	x0, 43e000 <ferror@plt+0x39410>
  4061a0:	add	x1, x0, #0x818
  4061a4:	ldr	x0, [sp, #432]
  4061a8:	bl	4046a0 <its_rule_list_add_from_string@plt>
  4061ac:	str	xzr, [sp, #400]
  4061b0:	b	406224 <ferror@plt+0x1634>
  4061b4:	ldr	x0, [sp, #400]
  4061b8:	lsl	x0, x0, #3
  4061bc:	ldr	x1, [sp, #504]
  4061c0:	add	x0, x1, x0
  4061c4:	ldr	x0, [x0]
  4061c8:	mov	x2, #0x0                   	// #0
  4061cc:	ldr	x1, [sp, #320]
  4061d0:	bl	404b60 <xconcatenated_filename@plt>
  4061d4:	str	x0, [sp, #312]
  4061d8:	strb	wzr, [sp, #399]
  4061dc:	add	x0, sp, #0x78
  4061e0:	mov	x1, x0
  4061e4:	ldr	x0, [sp, #312]
  4061e8:	bl	43da98 <ferror@plt+0x38ea8>
  4061ec:	cmp	w0, #0x0
  4061f0:	b.ne	406204 <ferror@plt+0x1614>  // b.any
  4061f4:	ldr	x1, [sp, #312]
  4061f8:	ldr	x0, [sp, #432]
  4061fc:	bl	404a00 <its_rule_list_add_from_file@plt>
  406200:	strb	w0, [sp, #399]
  406204:	ldr	x0, [sp, #312]
  406208:	bl	4048f0 <free@plt>
  40620c:	ldrb	w0, [sp, #399]
  406210:	cmp	w0, #0x0
  406214:	b.ne	406244 <ferror@plt+0x1654>  // b.any
  406218:	ldr	x0, [sp, #400]
  40621c:	add	x0, x0, #0x1
  406220:	str	x0, [sp, #400]
  406224:	ldr	x0, [sp, #400]
  406228:	lsl	x0, x0, #3
  40622c:	ldr	x1, [sp, #504]
  406230:	add	x0, x1, x0
  406234:	ldr	x0, [x0]
  406238:	cmp	x0, #0x0
  40623c:	b.ne	4061b4 <ferror@plt+0x15c4>  // b.any
  406240:	b	406248 <ferror@plt+0x1658>
  406244:	nop
  406248:	ldr	x0, [sp, #400]
  40624c:	lsl	x0, x0, #3
  406250:	ldr	x1, [sp, #504]
  406254:	add	x0, x1, x0
  406258:	ldr	x0, [x0]
  40625c:	cmp	x0, #0x0
  406260:	b.ne	406290 <ferror@plt+0x16a0>  // b.any
  406264:	adrp	x0, 43e000 <ferror@plt+0x39410>
  406268:	add	x0, x0, #0x8a8
  40626c:	bl	404b80 <gettext@plt>
  406270:	ldr	x3, [sp, #320]
  406274:	mov	x2, x0
  406278:	mov	w1, #0x0                   	// #0
  40627c:	mov	w0, #0x0                   	// #0
  406280:	bl	4042f0 <error@plt>
  406284:	ldr	x0, [sp, #432]
  406288:	bl	404270 <its_rule_list_free@plt>
  40628c:	str	xzr, [sp, #432]
  406290:	ldr	x0, [sp, #432]
  406294:	cmp	x0, #0x0
  406298:	b.ne	406320 <ferror@plt+0x1730>  // b.any
  40629c:	ldr	x0, [sp, #424]
  4062a0:	cmp	x0, #0x0
  4062a4:	b.ne	406310 <ferror@plt+0x1720>  // b.any
  4062a8:	mov	w1, #0x2e                  	// #46
  4062ac:	ldr	x0, [sp, #336]
  4062b0:	bl	404710 <strrchr@plt>
  4062b4:	str	x0, [sp, #384]
  4062b8:	ldr	x0, [sp, #384]
  4062bc:	cmp	x0, #0x0
  4062c0:	b.ne	4062d4 <ferror@plt+0x16e4>  // b.any
  4062c4:	adrp	x0, 43e000 <ferror@plt+0x39410>
  4062c8:	add	x0, x0, #0x3c0
  4062cc:	str	x0, [sp, #384]
  4062d0:	b	4062e0 <ferror@plt+0x16f0>
  4062d4:	ldr	x0, [sp, #384]
  4062d8:	add	x0, x0, #0x1
  4062dc:	str	x0, [sp, #384]
  4062e0:	adrp	x0, 43e000 <ferror@plt+0x39410>
  4062e4:	add	x0, x0, #0x8f8
  4062e8:	bl	404b80 <gettext@plt>
  4062ec:	ldr	x4, [sp, #384]
  4062f0:	ldr	x3, [sp, #344]
  4062f4:	mov	x2, x0
  4062f8:	mov	w1, #0x0                   	// #0
  4062fc:	mov	w0, #0x0                   	// #0
  406300:	bl	4042f0 <error@plt>
  406304:	adrp	x0, 43e000 <ferror@plt+0x39410>
  406308:	add	x0, x0, #0x938
  40630c:	str	x0, [sp, #424]
  406310:	add	x0, sp, #0x78
  406314:	mov	x8, x0
  406318:	ldr	x0, [sp, #424]
  40631c:	bl	408410 <ferror@plt+0x3820>
  406320:	ldr	x0, [sp, #336]
  406324:	bl	4048f0 <free@plt>
  406328:	ldr	x0, [sp, #432]
  40632c:	cmp	x0, #0x0
  406330:	b.eq	406350 <ferror@plt+0x1760>  // b.none
  406334:	ldr	x2, [sp, #528]
  406338:	ldr	x1, [sp, #432]
  40633c:	ldr	x0, [sp, #344]
  406340:	bl	407dac <ferror@plt+0x31bc>
  406344:	ldr	x0, [sp, #432]
  406348:	bl	404270 <its_rule_list_free@plt>
  40634c:	b	406384 <ferror@plt+0x1794>
  406350:	add	x0, sp, #0x30
  406354:	add	x1, sp, #0x78
  406358:	ldp	x2, x3, [x1]
  40635c:	stp	x2, x3, [x0]
  406360:	ldp	x2, x3, [x1, #16]
  406364:	stp	x2, x3, [x0, #16]
  406368:	ldr	x1, [x1, #32]
  40636c:	str	x1, [x0, #32]
  406370:	add	x0, sp, #0x30
  406374:	ldr	x2, [sp, #528]
  406378:	mov	x1, x0
  40637c:	ldr	x0, [sp, #344]
  406380:	bl	407bbc <ferror@plt+0x2fcc>
  406384:	ldr	x0, [sp, #440]
  406388:	add	x0, x0, #0x1
  40638c:	str	x0, [sp, #440]
  406390:	ldr	x0, [sp, #472]
  406394:	ldr	x0, [x0, #8]
  406398:	ldr	x1, [sp, #440]
  40639c:	cmp	x1, x0
  4063a0:	b.cc	405f8c <ferror@plt+0x139c>  // b.lo, b.ul, b.last
  4063a4:	ldr	x0, [sp, #472]
  4063a8:	bl	404680 <string_list_free@plt>
  4063ac:	adrp	x0, 463000 <program_name+0x1fa8>
  4063b0:	add	x0, x0, #0x560
  4063b4:	ldr	w0, [x0]
  4063b8:	cmp	w0, #0x0
  4063bc:	b.ne	4063c8 <ferror@plt+0x17d8>  // b.any
  4063c0:	ldr	x0, [sp, #528]
  4063c4:	bl	4080f8 <ferror@plt+0x3508>
  4063c8:	adrp	x0, 463000 <program_name+0x1fa8>
  4063cc:	add	x0, x0, #0x5b8
  4063d0:	ldr	x1, [x0]
  4063d4:	adrp	x0, 460000 <default_parse_debrief>
  4063d8:	add	x0, x0, #0xf98
  4063dc:	ldr	x0, [x0]
  4063e0:	cmp	x1, x0
  4063e4:	b.eq	406418 <ferror@plt+0x1828>  // b.none
  4063e8:	adrp	x0, 463000 <program_name+0x1fa8>
  4063ec:	add	x0, x0, #0x5b8
  4063f0:	ldr	x1, [x0]
  4063f4:	adrp	x0, 461000 <sentence_end_required_spaces>
  4063f8:	add	x0, x0, #0x30
  4063fc:	ldr	x0, [x0]
  406400:	cmp	x1, x0
  406404:	b.eq	406418 <ferror@plt+0x1828>  // b.none
  406408:	adrp	x0, 463000 <program_name+0x1fa8>
  40640c:	add	x0, x0, #0x5a8
  406410:	ldr	x0, [x0]
  406414:	bl	404360 <iconv_close@plt>
  406418:	ldrb	w0, [sp, #523]
  40641c:	cmp	w0, #0x0
  406420:	b.eq	406430 <ferror@plt+0x1840>  // b.none
  406424:	ldr	x0, [sp, #528]
  406428:	bl	4047d0 <msgdomain_list_sort_by_filepos@plt>
  40642c:	b	406444 <ferror@plt+0x1854>
  406430:	ldrb	w0, [sp, #524]
  406434:	cmp	w0, #0x0
  406438:	b.eq	406444 <ferror@plt+0x1854>  // b.none
  40643c:	ldr	x0, [sp, #528]
  406440:	bl	4044f0 <msgdomain_list_sort_by_msgid@plt>
  406444:	str	wzr, [sp, #380]
  406448:	str	xzr, [sp, #440]
  40644c:	b	406488 <ferror@plt+0x1898>
  406450:	ldr	x0, [sp, #528]
  406454:	ldr	x1, [x0]
  406458:	ldr	x0, [sp, #440]
  40645c:	lsl	x0, x0, #3
  406460:	add	x0, x1, x0
  406464:	ldr	x0, [x0]
  406468:	ldr	x0, [x0, #8]
  40646c:	str	x0, [sp, #352]
  406470:	ldr	x0, [sp, #352]
  406474:	bl	404920 <syntax_check_message_list@plt>
  406478:	str	w0, [sp, #380]
  40647c:	ldr	x0, [sp, #440]
  406480:	add	x0, x0, #0x1
  406484:	str	x0, [sp, #440]
  406488:	ldr	x0, [sp, #528]
  40648c:	ldr	x0, [x0, #8]
  406490:	ldr	x1, [sp, #440]
  406494:	cmp	x1, x0
  406498:	b.cc	406450 <ferror@plt+0x1860>  // b.lo, b.ul, b.last
  40649c:	ldr	w0, [sp, #380]
  4064a0:	cmp	w0, #0x0
  4064a4:	b.le	4064d8 <ferror@plt+0x18e8>
  4064a8:	ldrsw	x0, [sp, #380]
  4064ac:	mov	x2, x0
  4064b0:	adrp	x0, 43e000 <ferror@plt+0x39410>
  4064b4:	add	x1, x0, #0x940
  4064b8:	adrp	x0, 43e000 <ferror@plt+0x39410>
  4064bc:	add	x0, x0, #0x958
  4064c0:	bl	404240 <ngettext@plt>
  4064c4:	ldr	w3, [sp, #380]
  4064c8:	mov	x2, x0
  4064cc:	mov	w1, #0x0                   	// #0
  4064d0:	mov	w0, #0x1                   	// #1
  4064d4:	bl	4042f0 <error@plt>
  4064d8:	adrp	x0, 460000 <default_parse_debrief>
  4064dc:	add	x0, x0, #0x510
  4064e0:	ldr	x1, [x0]
  4064e4:	adrp	x0, 461000 <sentence_end_required_spaces>
  4064e8:	add	x0, x0, #0x7c
  4064ec:	ldr	w0, [x0]
  4064f0:	cmp	w0, #0x0
  4064f4:	cset	w0, ne  // ne = any
  4064f8:	and	w2, w0, #0xff
  4064fc:	adrp	x0, 461000 <sentence_end_required_spaces>
  406500:	add	x0, x0, #0x78
  406504:	ldr	w0, [x0]
  406508:	cmp	w0, #0x0
  40650c:	cset	w0, ne  // ne = any
  406510:	and	w0, w0, #0xff
  406514:	mov	w4, w0
  406518:	mov	w3, w2
  40651c:	mov	x2, x1
  406520:	ldr	x1, [sp, #488]
  406524:	ldr	x0, [sp, #528]
  406528:	bl	404820 <msgdomain_list_print@plt>
  40652c:	adrp	x0, 461000 <sentence_end_required_spaces>
  406530:	add	x0, x0, #0xaf8
  406534:	ldr	x0, [x0]
  406538:	cmp	x0, #0x0
  40653c:	b.eq	406550 <ferror@plt+0x1960>  // b.none
  406540:	adrp	x0, 461000 <sentence_end_required_spaces>
  406544:	add	x0, x0, #0xaf8
  406548:	ldr	x0, [x0]
  40654c:	bl	4043d0 <locating_rule_list_free@plt>
  406550:	ldr	x0, [sp, #504]
  406554:	cmp	x0, #0x0
  406558:	b.eq	4065ac <ferror@plt+0x19bc>  // b.none
  40655c:	str	xzr, [sp, #440]
  406560:	b	406588 <ferror@plt+0x1998>
  406564:	ldr	x0, [sp, #440]
  406568:	lsl	x0, x0, #3
  40656c:	ldr	x1, [sp, #504]
  406570:	add	x0, x1, x0
  406574:	ldr	x0, [x0]
  406578:	bl	4048f0 <free@plt>
  40657c:	ldr	x0, [sp, #440]
  406580:	add	x0, x0, #0x1
  406584:	str	x0, [sp, #440]
  406588:	ldr	x0, [sp, #440]
  40658c:	lsl	x0, x0, #3
  406590:	ldr	x1, [sp, #504]
  406594:	add	x0, x1, x0
  406598:	ldr	x0, [x0]
  40659c:	cmp	x0, #0x0
  4065a0:	b.ne	406564 <ferror@plt+0x1974>  // b.any
  4065a4:	ldr	x0, [sp, #504]
  4065a8:	bl	4048f0 <free@plt>
  4065ac:	mov	w0, #0x0                   	// #0
  4065b0:	bl	4042c0 <exit@plt>
  4065b4:	stp	x29, x30, [sp, #-48]!
  4065b8:	mov	x29, sp
  4065bc:	str	x19, [sp, #16]
  4065c0:	str	w0, [sp, #44]
  4065c4:	ldr	w0, [sp, #44]
  4065c8:	cmp	w0, #0x0
  4065cc:	b.eq	406608 <ferror@plt+0x1a18>  // b.none
  4065d0:	adrp	x0, 460000 <default_parse_debrief>
  4065d4:	add	x0, x0, #0xe78
  4065d8:	ldr	x19, [x0]
  4065dc:	adrp	x0, 43e000 <ferror@plt+0x39410>
  4065e0:	add	x0, x0, #0xdc0
  4065e4:	bl	404b80 <gettext@plt>
  4065e8:	mov	x1, x0
  4065ec:	adrp	x0, 461000 <sentence_end_required_spaces>
  4065f0:	add	x0, x0, #0x58
  4065f4:	ldr	x0, [x0]
  4065f8:	mov	x2, x0
  4065fc:	mov	x0, x19
  406600:	bl	404ba0 <fprintf@plt>
  406604:	b	406b20 <ferror@plt+0x1f30>
  406608:	adrp	x0, 43e000 <ferror@plt+0x39410>
  40660c:	add	x0, x0, #0xde8
  406610:	bl	404b80 <gettext@plt>
  406614:	mov	x2, x0
  406618:	adrp	x0, 461000 <sentence_end_required_spaces>
  40661c:	add	x0, x0, #0x58
  406620:	ldr	x0, [x0]
  406624:	mov	x1, x0
  406628:	mov	x0, x2
  40662c:	bl	404af0 <printf@plt>
  406630:	mov	w0, #0xa                   	// #10
  406634:	bl	404b30 <putchar@plt>
  406638:	adrp	x0, 43e000 <ferror@plt+0x39410>
  40663c:	add	x0, x0, #0xe10
  406640:	bl	404b80 <gettext@plt>
  406644:	bl	404af0 <printf@plt>
  406648:	mov	w0, #0xa                   	// #10
  40664c:	bl	404b30 <putchar@plt>
  406650:	adrp	x0, 43e000 <ferror@plt+0x39410>
  406654:	add	x0, x0, #0xe48
  406658:	bl	404b80 <gettext@plt>
  40665c:	bl	404af0 <printf@plt>
  406660:	mov	w0, #0xa                   	// #10
  406664:	bl	404b30 <putchar@plt>
  406668:	adrp	x0, 43e000 <ferror@plt+0x39410>
  40666c:	add	x0, x0, #0xeb8
  406670:	bl	404b80 <gettext@plt>
  406674:	bl	404af0 <printf@plt>
  406678:	adrp	x0, 43e000 <ferror@plt+0x39410>
  40667c:	add	x0, x0, #0xed0
  406680:	bl	404b80 <gettext@plt>
  406684:	bl	404af0 <printf@plt>
  406688:	adrp	x0, 43e000 <ferror@plt+0x39410>
  40668c:	add	x0, x0, #0xf00
  406690:	bl	404b80 <gettext@plt>
  406694:	bl	404af0 <printf@plt>
  406698:	adrp	x0, 43e000 <ferror@plt+0x39410>
  40669c:	add	x0, x0, #0xf48
  4066a0:	bl	404b80 <gettext@plt>
  4066a4:	bl	404af0 <printf@plt>
  4066a8:	adrp	x0, 43e000 <ferror@plt+0x39410>
  4066ac:	add	x0, x0, #0xf98
  4066b0:	bl	404b80 <gettext@plt>
  4066b4:	bl	404af0 <printf@plt>
  4066b8:	mov	w0, #0xa                   	// #10
  4066bc:	bl	404b30 <putchar@plt>
  4066c0:	adrp	x0, 43e000 <ferror@plt+0x39410>
  4066c4:	add	x0, x0, #0xfc8
  4066c8:	bl	404b80 <gettext@plt>
  4066cc:	bl	404af0 <printf@plt>
  4066d0:	adrp	x0, 43e000 <ferror@plt+0x39410>
  4066d4:	add	x0, x0, #0xfe0
  4066d8:	bl	404b80 <gettext@plt>
  4066dc:	bl	404af0 <printf@plt>
  4066e0:	adrp	x0, 43f000 <ferror@plt+0x3a410>
  4066e4:	add	x0, x0, #0x30
  4066e8:	bl	404b80 <gettext@plt>
  4066ec:	bl	404af0 <printf@plt>
  4066f0:	adrp	x0, 43f000 <ferror@plt+0x3a410>
  4066f4:	add	x0, x0, #0x70
  4066f8:	bl	404b80 <gettext@plt>
  4066fc:	bl	404af0 <printf@plt>
  406700:	adrp	x0, 43f000 <ferror@plt+0x3a410>
  406704:	add	x0, x0, #0xc0
  406708:	bl	404b80 <gettext@plt>
  40670c:	bl	404af0 <printf@plt>
  406710:	mov	w0, #0xa                   	// #10
  406714:	bl	404b30 <putchar@plt>
  406718:	adrp	x0, 43f000 <ferror@plt+0x3a410>
  40671c:	add	x0, x0, #0x100
  406720:	bl	404b80 <gettext@plt>
  406724:	bl	404af0 <printf@plt>
  406728:	adrp	x0, 43f000 <ferror@plt+0x3a410>
  40672c:	add	x0, x0, #0x120
  406730:	bl	404b80 <gettext@plt>
  406734:	bl	404af0 <printf@plt>
  406738:	adrp	x0, 43f000 <ferror@plt+0x3a410>
  40673c:	add	x0, x0, #0x2d8
  406740:	bl	404b80 <gettext@plt>
  406744:	bl	404af0 <printf@plt>
  406748:	adrp	x0, 43f000 <ferror@plt+0x3a410>
  40674c:	add	x0, x0, #0x318
  406750:	bl	404b80 <gettext@plt>
  406754:	bl	404af0 <printf@plt>
  406758:	mov	w0, #0xa                   	// #10
  40675c:	bl	404b30 <putchar@plt>
  406760:	adrp	x0, 43f000 <ferror@plt+0x3a410>
  406764:	add	x0, x0, #0x368
  406768:	bl	404b80 <gettext@plt>
  40676c:	bl	404af0 <printf@plt>
  406770:	adrp	x0, 43f000 <ferror@plt+0x3a410>
  406774:	add	x0, x0, #0x388
  406778:	bl	404b80 <gettext@plt>
  40677c:	bl	404af0 <printf@plt>
  406780:	adrp	x0, 43f000 <ferror@plt+0x3a410>
  406784:	add	x0, x0, #0x400
  406788:	bl	404b80 <gettext@plt>
  40678c:	bl	404af0 <printf@plt>
  406790:	mov	w0, #0xa                   	// #10
  406794:	bl	404b30 <putchar@plt>
  406798:	adrp	x0, 43f000 <ferror@plt+0x3a410>
  40679c:	add	x0, x0, #0x438
  4067a0:	bl	404b80 <gettext@plt>
  4067a4:	bl	404af0 <printf@plt>
  4067a8:	adrp	x0, 43f000 <ferror@plt+0x3a410>
  4067ac:	add	x0, x0, #0x450
  4067b0:	bl	404b80 <gettext@plt>
  4067b4:	bl	404af0 <printf@plt>
  4067b8:	adrp	x0, 43f000 <ferror@plt+0x3a410>
  4067bc:	add	x0, x0, #0x490
  4067c0:	bl	404b80 <gettext@plt>
  4067c4:	bl	404af0 <printf@plt>
  4067c8:	adrp	x0, 43f000 <ferror@plt+0x3a410>
  4067cc:	add	x0, x0, #0x4d8
  4067d0:	bl	404b80 <gettext@plt>
  4067d4:	bl	404af0 <printf@plt>
  4067d8:	adrp	x0, 43f000 <ferror@plt+0x3a410>
  4067dc:	add	x0, x0, #0x5e8
  4067e0:	bl	404b80 <gettext@plt>
  4067e4:	bl	404af0 <printf@plt>
  4067e8:	adrp	x0, 43f000 <ferror@plt+0x3a410>
  4067ec:	add	x0, x0, #0x6b0
  4067f0:	bl	404b80 <gettext@plt>
  4067f4:	bl	404af0 <printf@plt>
  4067f8:	mov	w0, #0xa                   	// #10
  4067fc:	bl	404b30 <putchar@plt>
  406800:	adrp	x0, 43f000 <ferror@plt+0x3a410>
  406804:	add	x0, x0, #0x770
  406808:	bl	404b80 <gettext@plt>
  40680c:	bl	404af0 <printf@plt>
  406810:	adrp	x0, 43f000 <ferror@plt+0x3a410>
  406814:	add	x0, x0, #0x790
  406818:	bl	404b80 <gettext@plt>
  40681c:	bl	404af0 <printf@plt>
  406820:	adrp	x0, 43f000 <ferror@plt+0x3a410>
  406824:	add	x0, x0, #0x7c8
  406828:	bl	404b80 <gettext@plt>
  40682c:	bl	404af0 <printf@plt>
  406830:	adrp	x0, 43f000 <ferror@plt+0x3a410>
  406834:	add	x0, x0, #0x8e8
  406838:	bl	404b80 <gettext@plt>
  40683c:	bl	404af0 <printf@plt>
  406840:	adrp	x0, 43f000 <ferror@plt+0x3a410>
  406844:	add	x0, x0, #0x970
  406848:	bl	404b80 <gettext@plt>
  40684c:	bl	404af0 <printf@plt>
  406850:	adrp	x0, 43f000 <ferror@plt+0x3a410>
  406854:	add	x0, x0, #0xa98
  406858:	bl	404b80 <gettext@plt>
  40685c:	bl	404af0 <printf@plt>
  406860:	adrp	x0, 43f000 <ferror@plt+0x3a410>
  406864:	add	x0, x0, #0xb20
  406868:	bl	404b80 <gettext@plt>
  40686c:	bl	404af0 <printf@plt>
  406870:	adrp	x0, 43f000 <ferror@plt+0x3a410>
  406874:	add	x0, x0, #0xc40
  406878:	bl	404b80 <gettext@plt>
  40687c:	bl	404af0 <printf@plt>
  406880:	adrp	x0, 43f000 <ferror@plt+0x3a410>
  406884:	add	x0, x0, #0xc88
  406888:	bl	404b80 <gettext@plt>
  40688c:	bl	404af0 <printf@plt>
  406890:	adrp	x0, 43f000 <ferror@plt+0x3a410>
  406894:	add	x0, x0, #0xcd0
  406898:	bl	404b80 <gettext@plt>
  40689c:	bl	404af0 <printf@plt>
  4068a0:	adrp	x0, 43f000 <ferror@plt+0x3a410>
  4068a4:	add	x0, x0, #0xd10
  4068a8:	bl	404b80 <gettext@plt>
  4068ac:	bl	404af0 <printf@plt>
  4068b0:	adrp	x0, 43f000 <ferror@plt+0x3a410>
  4068b4:	add	x0, x0, #0xd50
  4068b8:	bl	404b80 <gettext@plt>
  4068bc:	bl	404af0 <printf@plt>
  4068c0:	adrp	x0, 43f000 <ferror@plt+0x3a410>
  4068c4:	add	x0, x0, #0xd90
  4068c8:	bl	404b80 <gettext@plt>
  4068cc:	bl	404af0 <printf@plt>
  4068d0:	adrp	x0, 43f000 <ferror@plt+0x3a410>
  4068d4:	add	x0, x0, #0xdc8
  4068d8:	bl	404b80 <gettext@plt>
  4068dc:	bl	404af0 <printf@plt>
  4068e0:	adrp	x0, 43f000 <ferror@plt+0x3a410>
  4068e4:	add	x0, x0, #0xd90
  4068e8:	bl	404b80 <gettext@plt>
  4068ec:	bl	404af0 <printf@plt>
  4068f0:	adrp	x0, 43f000 <ferror@plt+0x3a410>
  4068f4:	add	x0, x0, #0xe08
  4068f8:	bl	404b80 <gettext@plt>
  4068fc:	bl	404af0 <printf@plt>
  406900:	adrp	x0, 43f000 <ferror@plt+0x3a410>
  406904:	add	x0, x0, #0xd90
  406908:	bl	404b80 <gettext@plt>
  40690c:	bl	404af0 <printf@plt>
  406910:	adrp	x0, 43f000 <ferror@plt+0x3a410>
  406914:	add	x0, x0, #0xe48
  406918:	bl	404b80 <gettext@plt>
  40691c:	bl	404af0 <printf@plt>
  406920:	mov	w0, #0xa                   	// #10
  406924:	bl	404b30 <putchar@plt>
  406928:	adrp	x0, 43f000 <ferror@plt+0x3a410>
  40692c:	add	x0, x0, #0xe98
  406930:	bl	404b80 <gettext@plt>
  406934:	bl	404af0 <printf@plt>
  406938:	adrp	x0, 43f000 <ferror@plt+0x3a410>
  40693c:	add	x0, x0, #0xeb0
  406940:	bl	404b80 <gettext@plt>
  406944:	bl	404af0 <printf@plt>
  406948:	adrp	x0, 43f000 <ferror@plt+0x3a410>
  40694c:	add	x0, x0, #0xf98
  406950:	bl	404b80 <gettext@plt>
  406954:	bl	404af0 <printf@plt>
  406958:	adrp	x0, 43f000 <ferror@plt+0x3a410>
  40695c:	add	x0, x0, #0xfe0
  406960:	bl	404b80 <gettext@plt>
  406964:	bl	404af0 <printf@plt>
  406968:	adrp	x0, 440000 <ferror@plt+0x3b410>
  40696c:	add	x0, x0, #0x28
  406970:	bl	404b80 <gettext@plt>
  406974:	bl	404af0 <printf@plt>
  406978:	adrp	x0, 440000 <ferror@plt+0x3b410>
  40697c:	add	x0, x0, #0x78
  406980:	bl	404b80 <gettext@plt>
  406984:	bl	404af0 <printf@plt>
  406988:	adrp	x0, 440000 <ferror@plt+0x3b410>
  40698c:	add	x0, x0, #0xb8
  406990:	bl	404b80 <gettext@plt>
  406994:	bl	404af0 <printf@plt>
  406998:	adrp	x0, 440000 <ferror@plt+0x3b410>
  40699c:	add	x0, x0, #0x100
  4069a0:	bl	404b80 <gettext@plt>
  4069a4:	bl	404af0 <printf@plt>
  4069a8:	adrp	x0, 440000 <ferror@plt+0x3b410>
  4069ac:	add	x0, x0, #0x148
  4069b0:	bl	404b80 <gettext@plt>
  4069b4:	bl	404af0 <printf@plt>
  4069b8:	adrp	x0, 440000 <ferror@plt+0x3b410>
  4069bc:	add	x0, x0, #0x198
  4069c0:	bl	404b80 <gettext@plt>
  4069c4:	bl	404af0 <printf@plt>
  4069c8:	adrp	x0, 440000 <ferror@plt+0x3b410>
  4069cc:	add	x0, x0, #0x1e8
  4069d0:	bl	404b80 <gettext@plt>
  4069d4:	bl	404af0 <printf@plt>
  4069d8:	adrp	x0, 440000 <ferror@plt+0x3b410>
  4069dc:	add	x0, x0, #0x230
  4069e0:	bl	404b80 <gettext@plt>
  4069e4:	bl	404af0 <printf@plt>
  4069e8:	adrp	x0, 440000 <ferror@plt+0x3b410>
  4069ec:	add	x0, x0, #0x280
  4069f0:	bl	404b80 <gettext@plt>
  4069f4:	bl	404af0 <printf@plt>
  4069f8:	adrp	x0, 440000 <ferror@plt+0x3b410>
  4069fc:	add	x0, x0, #0x2c0
  406a00:	bl	404b80 <gettext@plt>
  406a04:	bl	404af0 <printf@plt>
  406a08:	adrp	x0, 440000 <ferror@plt+0x3b410>
  406a0c:	add	x0, x0, #0x2f8
  406a10:	bl	404b80 <gettext@plt>
  406a14:	bl	404af0 <printf@plt>
  406a18:	adrp	x0, 440000 <ferror@plt+0x3b410>
  406a1c:	add	x0, x0, #0x390
  406a20:	bl	404b80 <gettext@plt>
  406a24:	bl	404af0 <printf@plt>
  406a28:	adrp	x0, 440000 <ferror@plt+0x3b410>
  406a2c:	add	x0, x0, #0x3c8
  406a30:	bl	404b80 <gettext@plt>
  406a34:	bl	404af0 <printf@plt>
  406a38:	adrp	x0, 440000 <ferror@plt+0x3b410>
  406a3c:	add	x0, x0, #0x408
  406a40:	bl	404b80 <gettext@plt>
  406a44:	bl	404af0 <printf@plt>
  406a48:	adrp	x0, 440000 <ferror@plt+0x3b410>
  406a4c:	add	x0, x0, #0x450
  406a50:	bl	404b80 <gettext@plt>
  406a54:	bl	404af0 <printf@plt>
  406a58:	adrp	x0, 440000 <ferror@plt+0x3b410>
  406a5c:	add	x0, x0, #0x498
  406a60:	bl	404b80 <gettext@plt>
  406a64:	bl	404af0 <printf@plt>
  406a68:	adrp	x0, 440000 <ferror@plt+0x3b410>
  406a6c:	add	x0, x0, #0x4e8
  406a70:	bl	404b80 <gettext@plt>
  406a74:	bl	404af0 <printf@plt>
  406a78:	adrp	x0, 440000 <ferror@plt+0x3b410>
  406a7c:	add	x0, x0, #0x528
  406a80:	bl	404b80 <gettext@plt>
  406a84:	bl	404af0 <printf@plt>
  406a88:	adrp	x0, 440000 <ferror@plt+0x3b410>
  406a8c:	add	x0, x0, #0x568
  406a90:	bl	404b80 <gettext@plt>
  406a94:	bl	404af0 <printf@plt>
  406a98:	adrp	x0, 440000 <ferror@plt+0x3b410>
  406a9c:	add	x0, x0, #0x5b8
  406aa0:	bl	404b80 <gettext@plt>
  406aa4:	bl	404af0 <printf@plt>
  406aa8:	adrp	x0, 440000 <ferror@plt+0x3b410>
  406aac:	add	x0, x0, #0x630
  406ab0:	bl	404b80 <gettext@plt>
  406ab4:	bl	404af0 <printf@plt>
  406ab8:	mov	w0, #0xa                   	// #10
  406abc:	bl	404b30 <putchar@plt>
  406ac0:	adrp	x0, 440000 <ferror@plt+0x3b410>
  406ac4:	add	x0, x0, #0x6a8
  406ac8:	bl	404b80 <gettext@plt>
  406acc:	bl	404af0 <printf@plt>
  406ad0:	adrp	x0, 440000 <ferror@plt+0x3b410>
  406ad4:	add	x0, x0, #0x6c0
  406ad8:	bl	404b80 <gettext@plt>
  406adc:	bl	404af0 <printf@plt>
  406ae0:	adrp	x0, 440000 <ferror@plt+0x3b410>
  406ae4:	add	x0, x0, #0x700
  406ae8:	bl	404b80 <gettext@plt>
  406aec:	bl	404af0 <printf@plt>
  406af0:	mov	w0, #0xa                   	// #10
  406af4:	bl	404b30 <putchar@plt>
  406af8:	adrp	x0, 440000 <ferror@plt+0x3b410>
  406afc:	add	x0, x0, #0x748
  406b00:	bl	404b80 <gettext@plt>
  406b04:	mov	x3, x0
  406b08:	adrp	x0, 440000 <ferror@plt+0x3b410>
  406b0c:	add	x2, x0, #0x788
  406b10:	adrp	x0, 440000 <ferror@plt+0x3b410>
  406b14:	add	x1, x0, #0x7a0
  406b18:	mov	x0, x3
  406b1c:	bl	404af0 <printf@plt>
  406b20:	ldr	w0, [sp, #44]
  406b24:	bl	4042c0 <exit@plt>
  406b28:	stp	x29, x30, [sp, #-32]!
  406b2c:	mov	x29, sp
  406b30:	str	x0, [sp, #24]
  406b34:	str	x1, [sp, #16]
  406b38:	adrp	x0, 440000 <ferror@plt+0x3b410>
  406b3c:	add	x0, x0, #0x7d0
  406b40:	bl	404b80 <gettext@plt>
  406b44:	mov	x1, x0
  406b48:	adrp	x0, 461000 <sentence_end_required_spaces>
  406b4c:	add	x0, x0, #0x40
  406b50:	bl	4045e0 <po_gram_error_at_line@plt>
  406b54:	nop
  406b58:	ldp	x29, x30, [sp], #32
  406b5c:	ret
  406b60:	stp	x29, x30, [sp, #-96]!
  406b64:	mov	x29, sp
  406b68:	str	x0, [sp, #72]
  406b6c:	str	x1, [sp, #64]
  406b70:	str	x2, [sp, #56]
  406b74:	str	x3, [sp, #48]
  406b78:	str	x4, [sp, #40]
  406b7c:	str	x5, [sp, #32]
  406b80:	str	x6, [sp, #24]
  406b84:	str	x7, [sp, #16]
  406b88:	adrp	x0, 463000 <program_name+0x1fa8>
  406b8c:	add	x0, x0, #0x550
  406b90:	ldr	x0, [x0]
  406b94:	cmp	x0, #0x0
  406b98:	b.ne	406bb4 <ferror@plt+0x1fc4>  // b.any
  406b9c:	mov	w0, #0x1                   	// #1
  406ba0:	bl	404bb0 <message_list_alloc@plt>
  406ba4:	mov	x1, x0
  406ba8:	adrp	x0, 463000 <program_name+0x1fa8>
  406bac:	add	x0, x0, #0x550
  406bb0:	str	x1, [x0]
  406bb4:	adrp	x0, 463000 <program_name+0x1fa8>
  406bb8:	add	x0, x0, #0x550
  406bbc:	ldr	x0, [x0]
  406bc0:	ldr	x2, [sp, #56]
  406bc4:	ldr	x1, [sp, #64]
  406bc8:	bl	404b50 <message_list_search@plt>
  406bcc:	str	x0, [sp, #88]
  406bd0:	ldr	x0, [sp, #88]
  406bd4:	cmp	x0, #0x0
  406bd8:	b.eq	406be8 <ferror@plt+0x1ff8>  // b.none
  406bdc:	ldr	x0, [sp, #56]
  406be0:	bl	4048f0 <free@plt>
  406be4:	b	406c20 <ferror@plt+0x2030>
  406be8:	ldr	x5, [sp, #16]
  406bec:	mov	x4, #0x1                   	// #1
  406bf0:	adrp	x0, 43e000 <ferror@plt+0x39410>
  406bf4:	add	x3, x0, #0x3c0
  406bf8:	ldr	x2, [sp, #40]
  406bfc:	ldr	x1, [sp, #56]
  406c00:	ldr	x0, [sp, #64]
  406c04:	bl	4043c0 <message_alloc@plt>
  406c08:	str	x0, [sp, #88]
  406c0c:	adrp	x0, 463000 <program_name+0x1fa8>
  406c10:	add	x0, x0, #0x550
  406c14:	ldr	x0, [x0]
  406c18:	ldr	x1, [sp, #88]
  406c1c:	bl	404b70 <message_list_append@plt>
  406c20:	ldr	x0, [sp, #32]
  406c24:	bl	4048f0 <free@plt>
  406c28:	nop
  406c2c:	ldp	x29, x30, [sp], #96
  406c30:	ret
  406c34:	stp	x29, x30, [sp, #-64]!
  406c38:	mov	x29, sp
  406c3c:	str	x0, [sp, #24]
  406c40:	add	x0, sp, #0x28
  406c44:	mov	w2, #0x1                   	// #1
  406c48:	mov	x1, x0
  406c4c:	ldr	x0, [sp, #24]
  406c50:	bl	4044b0 <open_catalog_file@plt>
  406c54:	str	x0, [sp, #56]
  406c58:	adrp	x0, 460000 <default_parse_debrief>
  406c5c:	add	x0, x0, #0x518
  406c60:	bl	404690 <catalog_reader_alloc@plt>
  406c64:	str	x0, [sp, #48]
  406c68:	ldr	x1, [sp, #40]
  406c6c:	adrp	x0, 45f000 <ferror@plt+0x5a410>
  406c70:	add	x4, x0, #0xba8
  406c74:	ldr	x3, [sp, #24]
  406c78:	mov	x2, x1
  406c7c:	ldr	x1, [sp, #56]
  406c80:	ldr	x0, [sp, #48]
  406c84:	bl	404b20 <catalog_reader_parse@plt>
  406c88:	ldr	x0, [sp, #48]
  406c8c:	bl	4047c0 <catalog_reader_free@plt>
  406c90:	adrp	x0, 460000 <default_parse_debrief>
  406c94:	add	x0, x0, #0xfd0
  406c98:	ldr	x0, [x0]
  406c9c:	ldr	x1, [sp, #56]
  406ca0:	cmp	x1, x0
  406ca4:	b.eq	406cb0 <ferror@plt+0x20c0>  // b.none
  406ca8:	ldr	x0, [sp, #56]
  406cac:	bl	4044e0 <fclose@plt>
  406cb0:	nop
  406cb4:	ldp	x29, x30, [sp], #64
  406cb8:	ret
  406cbc:	stp	x29, x30, [sp, #-96]!
  406cc0:	mov	x29, sp
  406cc4:	str	x0, [x29, #56]
  406cc8:	str	w1, [x29, #52]
  406ccc:	str	x2, [x29, #40]
  406cd0:	str	x3, [x29, #32]
  406cd4:	str	w4, [x29, #48]
  406cd8:	str	w5, [x29, #28]
  406cdc:	strb	w6, [x29, #27]
  406ce0:	str	xzr, [x29, #88]
  406ce4:	ldr	x1, [x29, #56]
  406ce8:	adrp	x0, 461000 <sentence_end_required_spaces>
  406cec:	add	x0, x0, #0x460
  406cf0:	cmp	x1, x0
  406cf4:	b.ne	406e08 <ferror@plt+0x2218>  // b.any
  406cf8:	ldr	x1, [x29, #32]
  406cfc:	ldr	x0, [x29, #40]
  406d00:	sub	x0, x1, x0
  406d04:	str	x0, [x29, #72]
  406d08:	ldr	x0, [x29, #72]
  406d0c:	cmp	x0, #0xfa0
  406d10:	b.hi	406d48 <ferror@plt+0x2158>  // b.pmore
  406d14:	ldr	x0, [x29, #72]
  406d18:	add	x0, x0, #0x1f
  406d1c:	add	x0, x0, #0xf
  406d20:	lsr	x0, x0, #4
  406d24:	lsl	x0, x0, #4
  406d28:	sub	sp, sp, x0
  406d2c:	mov	x0, sp
  406d30:	add	x0, x0, #0xf
  406d34:	lsr	x0, x0, #4
  406d38:	lsl	x0, x0, #4
  406d3c:	add	x0, x0, #0x1f
  406d40:	and	x0, x0, #0xffffffffffffffe0
  406d44:	b	406d50 <ferror@plt+0x2160>
  406d48:	ldr	x0, [x29, #72]
  406d4c:	bl	404880 <xmmalloca@plt>
  406d50:	str	x0, [x29, #88]
  406d54:	ldr	x0, [x29, #88]
  406d58:	str	x0, [x29, #64]
  406d5c:	str	xzr, [x29, #80]
  406d60:	b	406ddc <ferror@plt+0x21ec>
  406d64:	ldr	x1, [x29, #40]
  406d68:	ldr	x0, [x29, #80]
  406d6c:	add	x0, x1, x0
  406d70:	ldrb	w0, [x0]
  406d74:	cmp	w0, #0x60
  406d78:	b.ls	406db0 <ferror@plt+0x21c0>  // b.plast
  406d7c:	ldr	x1, [x29, #40]
  406d80:	ldr	x0, [x29, #80]
  406d84:	add	x0, x1, x0
  406d88:	ldrb	w0, [x0]
  406d8c:	cmp	w0, #0x7a
  406d90:	b.hi	406db0 <ferror@plt+0x21c0>  // b.pmore
  406d94:	ldr	x1, [x29, #40]
  406d98:	ldr	x0, [x29, #80]
  406d9c:	add	x0, x1, x0
  406da0:	ldrb	w0, [x0]
  406da4:	sub	w0, w0, #0x20
  406da8:	and	w0, w0, #0xff
  406dac:	b	406dc0 <ferror@plt+0x21d0>
  406db0:	ldr	x1, [x29, #40]
  406db4:	ldr	x0, [x29, #80]
  406db8:	add	x0, x1, x0
  406dbc:	ldrb	w0, [x0]
  406dc0:	ldr	x2, [x29, #64]
  406dc4:	ldr	x1, [x29, #80]
  406dc8:	add	x1, x2, x1
  406dcc:	strb	w0, [x1]
  406dd0:	ldr	x0, [x29, #80]
  406dd4:	add	x0, x0, #0x1
  406dd8:	str	x0, [x29, #80]
  406ddc:	ldr	x1, [x29, #80]
  406de0:	ldr	x0, [x29, #72]
  406de4:	cmp	x1, x0
  406de8:	b.cc	406d64 <ferror@plt+0x2174>  // b.lo, b.ul, b.last
  406dec:	ldr	x0, [x29, #64]
  406df0:	str	x0, [x29, #40]
  406df4:	ldr	x1, [x29, #64]
  406df8:	ldr	x0, [x29, #72]
  406dfc:	add	x0, x1, x0
  406e00:	str	x0, [x29, #32]
  406e04:	b	406e60 <ferror@plt+0x2270>
  406e08:	ldr	x1, [x29, #56]
  406e0c:	adrp	x0, 461000 <sentence_end_required_spaces>
  406e10:	add	x0, x0, #0x820
  406e14:	cmp	x1, x0
  406e18:	b.ne	406e60 <ferror@plt+0x2270>  // b.any
  406e1c:	ldr	x1, [x29, #32]
  406e20:	ldr	x0, [x29, #40]
  406e24:	sub	x0, x1, x0
  406e28:	cmp	x0, #0x2
  406e2c:	b.le	406e60 <ferror@plt+0x2270>
  406e30:	ldr	x0, [x29, #40]
  406e34:	ldrb	w0, [x0]
  406e38:	cmp	w0, #0x3a
  406e3c:	b.ne	406e60 <ferror@plt+0x2270>  // b.any
  406e40:	ldr	x0, [x29, #40]
  406e44:	add	x0, x0, #0x1
  406e48:	ldrb	w0, [x0]
  406e4c:	cmp	w0, #0x3a
  406e50:	b.ne	406e60 <ferror@plt+0x2270>  // b.any
  406e54:	ldr	x0, [x29, #40]
  406e58:	add	x0, x0, #0x2
  406e5c:	str	x0, [x29, #40]
  406e60:	ldrb	w6, [x29, #27]
  406e64:	ldr	w5, [x29, #28]
  406e68:	ldr	w4, [x29, #48]
  406e6c:	ldr	x3, [x29, #32]
  406e70:	ldr	x2, [x29, #40]
  406e74:	ldr	w1, [x29, #52]
  406e78:	ldr	x0, [x29, #56]
  406e7c:	bl	40a384 <ferror@plt+0x5794>
  406e80:	ldr	x0, [x29, #88]
  406e84:	cmp	x0, #0x0
  406e88:	b.eq	406e94 <ferror@plt+0x22a4>  // b.none
  406e8c:	ldr	x0, [x29, #88]
  406e90:	bl	404ad0 <freea@plt>
  406e94:	nop
  406e98:	mov	sp, x29
  406e9c:	ldp	x29, x30, [sp], #96
  406ea0:	ret
  406ea4:	stp	x29, x30, [sp, #-144]!
  406ea8:	mov	x29, sp
  406eac:	str	x0, [sp, #24]
  406eb0:	ldr	x0, [sp, #24]
  406eb4:	bl	404280 <strlen@plt>
  406eb8:	mov	x1, x0
  406ebc:	ldr	x0, [sp, #24]
  406ec0:	add	x0, x0, x1
  406ec4:	str	x0, [sp, #128]
  406ec8:	ldr	x1, [sp, #128]
  406ecc:	ldr	x0, [sp, #24]
  406ed0:	cmp	x1, x0
  406ed4:	b.eq	40768c <ferror@plt+0x2a9c>  // b.none
  406ed8:	ldr	x0, [sp, #128]
  406edc:	sub	x0, x0, #0x1
  406ee0:	str	x0, [sp, #128]
  406ee4:	ldr	x0, [sp, #128]
  406ee8:	ldrb	w0, [x0]
  406eec:	cmp	w0, #0x3a
  406ef0:	b.eq	406ef8 <ferror@plt+0x2308>  // b.none
  406ef4:	b	406ec8 <ferror@plt+0x22d8>
  406ef8:	nop
  406efc:	ldr	x0, [sp, #128]
  406f00:	str	x0, [sp, #136]
  406f04:	ldr	x1, [sp, #136]
  406f08:	ldr	x0, [sp, #24]
  406f0c:	cmp	x1, x0
  406f10:	b.eq	407694 <ferror@plt+0x2aa4>  // b.none
  406f14:	ldr	x0, [sp, #136]
  406f18:	sub	x0, x0, #0x1
  406f1c:	str	x0, [sp, #136]
  406f20:	ldr	x0, [sp, #136]
  406f24:	ldrb	w0, [x0]
  406f28:	cmp	w0, #0x3a
  406f2c:	b.eq	406f34 <ferror@plt+0x2344>  // b.none
  406f30:	b	406f04 <ferror@plt+0x2314>
  406f34:	nop
  406f38:	ldr	x0, [sp, #24]
  406f3c:	str	x0, [sp, #72]
  406f40:	ldr	x0, [sp, #136]
  406f44:	str	x0, [sp, #64]
  406f48:	ldr	x0, [sp, #136]
  406f4c:	add	x0, x0, #0x1
  406f50:	str	x0, [sp, #56]
  406f54:	ldr	x0, [sp, #128]
  406f58:	str	x0, [sp, #48]
  406f5c:	ldr	x0, [sp, #128]
  406f60:	add	x0, x0, #0x1
  406f64:	str	x0, [sp, #120]
  406f68:	ldr	x1, [sp, #64]
  406f6c:	ldr	x0, [sp, #72]
  406f70:	cmp	x1, x0
  406f74:	b.eq	40769c <ferror@plt+0x2aac>  // b.none
  406f78:	ldr	x1, [sp, #48]
  406f7c:	ldr	x0, [sp, #56]
  406f80:	cmp	x1, x0
  406f84:	b.eq	4076a4 <ferror@plt+0x2ab4>  // b.none
  406f88:	add	x0, sp, #0x20
  406f8c:	mov	w2, #0xa                   	// #10
  406f90:	mov	x1, x0
  406f94:	ldr	x0, [sp, #56]
  406f98:	bl	4048a0 <strtol@plt>
  406f9c:	str	w0, [sp, #44]
  406fa0:	ldr	x0, [sp, #32]
  406fa4:	ldr	x1, [sp, #48]
  406fa8:	cmp	x1, x0
  406fac:	b.ne	4076ac <ferror@plt+0x2abc>  // b.any
  406fb0:	ldr	w0, [sp, #44]
  406fb4:	cmp	w0, #0x0
  406fb8:	b.le	4076b4 <ferror@plt+0x2ac4>
  406fbc:	strb	wzr, [sp, #119]
  406fc0:	ldr	x0, [sp, #120]
  406fc4:	bl	404280 <strlen@plt>
  406fc8:	cmp	x0, #0x4
  406fcc:	b.ls	407000 <ferror@plt+0x2410>  // b.plast
  406fd0:	mov	x2, #0x5                   	// #5
  406fd4:	adrp	x0, 440000 <ferror@plt+0x3b410>
  406fd8:	add	x1, x0, #0x800
  406fdc:	ldr	x0, [sp, #120]
  406fe0:	bl	404800 <memcmp@plt>
  406fe4:	cmp	w0, #0x0
  406fe8:	b.ne	407000 <ferror@plt+0x2410>  // b.any
  406fec:	mov	w0, #0x1                   	// #1
  406ff0:	strb	w0, [sp, #119]
  406ff4:	ldr	x0, [sp, #120]
  406ff8:	add	x0, x0, #0x5
  406ffc:	str	x0, [sp, #120]
  407000:	ldr	x0, [sp, #120]
  407004:	bl	404280 <strlen@plt>
  407008:	cmp	x0, #0x6
  40700c:	b.ls	4076bc <ferror@plt+0x2acc>  // b.plast
  407010:	ldr	x0, [sp, #120]
  407014:	bl	404280 <strlen@plt>
  407018:	sub	x0, x0, #0x7
  40701c:	ldr	x1, [sp, #120]
  407020:	add	x3, x1, x0
  407024:	mov	x2, #0x7                   	// #7
  407028:	adrp	x0, 440000 <ferror@plt+0x3b410>
  40702c:	add	x1, x0, #0x808
  407030:	mov	x0, x3
  407034:	bl	404800 <memcmp@plt>
  407038:	cmp	w0, #0x0
  40703c:	b.ne	4076bc <ferror@plt+0x2acc>  // b.any
  407040:	ldr	x0, [sp, #120]
  407044:	str	x0, [sp, #104]
  407048:	ldr	x0, [sp, #120]
  40704c:	bl	404280 <strlen@plt>
  407050:	sub	x0, x0, #0x7
  407054:	str	x0, [sp, #96]
  407058:	ldr	x0, [sp, #96]
  40705c:	cmp	x0, #0x2
  407060:	b.ls	4070a4 <ferror@plt+0x24b4>  // b.plast
  407064:	mov	x2, #0x3                   	// #3
  407068:	adrp	x0, 440000 <ferror@plt+0x3b410>
  40706c:	add	x1, x0, #0x810
  407070:	ldr	x0, [sp, #104]
  407074:	bl	404800 <memcmp@plt>
  407078:	cmp	w0, #0x0
  40707c:	b.ne	4070a4 <ferror@plt+0x24b4>  // b.any
  407080:	ldr	x0, [sp, #104]
  407084:	add	x0, x0, #0x3
  407088:	str	x0, [sp, #104]
  40708c:	ldr	x0, [sp, #96]
  407090:	sub	x0, x0, #0x3
  407094:	str	x0, [sp, #96]
  407098:	mov	w0, #0x2                   	// #2
  40709c:	str	w0, [sp, #92]
  4070a0:	b	407144 <ferror@plt+0x2554>
  4070a4:	ldr	x0, [sp, #96]
  4070a8:	cmp	x0, #0x8
  4070ac:	b.ls	4070f0 <ferror@plt+0x2500>  // b.plast
  4070b0:	mov	x2, #0x9                   	// #9
  4070b4:	adrp	x0, 440000 <ferror@plt+0x3b410>
  4070b8:	add	x1, x0, #0x818
  4070bc:	ldr	x0, [sp, #104]
  4070c0:	bl	404800 <memcmp@plt>
  4070c4:	cmp	w0, #0x0
  4070c8:	b.ne	4070f0 <ferror@plt+0x2500>  // b.any
  4070cc:	ldr	x0, [sp, #104]
  4070d0:	add	x0, x0, #0x9
  4070d4:	str	x0, [sp, #104]
  4070d8:	ldr	x0, [sp, #96]
  4070dc:	sub	x0, x0, #0x9
  4070e0:	str	x0, [sp, #96]
  4070e4:	mov	w0, #0x4                   	// #4
  4070e8:	str	w0, [sp, #92]
  4070ec:	b	407144 <ferror@plt+0x2554>
  4070f0:	ldr	x0, [sp, #96]
  4070f4:	cmp	x0, #0xa
  4070f8:	b.ls	40713c <ferror@plt+0x254c>  // b.plast
  4070fc:	mov	x2, #0xb                   	// #11
  407100:	adrp	x0, 440000 <ferror@plt+0x3b410>
  407104:	add	x1, x0, #0x828
  407108:	ldr	x0, [sp, #104]
  40710c:	bl	404800 <memcmp@plt>
  407110:	cmp	w0, #0x0
  407114:	b.ne	40713c <ferror@plt+0x254c>  // b.any
  407118:	ldr	x0, [sp, #104]
  40711c:	add	x0, x0, #0xb
  407120:	str	x0, [sp, #104]
  407124:	ldr	x0, [sp, #96]
  407128:	sub	x0, x0, #0xb
  40712c:	str	x0, [sp, #96]
  407130:	mov	w0, #0x5                   	// #5
  407134:	str	w0, [sp, #92]
  407138:	b	407144 <ferror@plt+0x2554>
  40713c:	mov	w0, #0x3                   	// #3
  407140:	str	w0, [sp, #92]
  407144:	str	xzr, [sp, #80]
  407148:	b	40767c <ferror@plt+0x2a8c>
  40714c:	adrp	x0, 45f000 <ferror@plt+0x5a410>
  407150:	add	x0, x0, #0xbc8
  407154:	ldr	x1, [sp, #80]
  407158:	ldr	x0, [x0, x1, lsl #3]
  40715c:	bl	404280 <strlen@plt>
  407160:	mov	x1, x0
  407164:	ldr	x0, [sp, #96]
  407168:	cmp	x0, x1
  40716c:	b.ne	407670 <ferror@plt+0x2a80>  // b.any
  407170:	adrp	x0, 45f000 <ferror@plt+0x5a410>
  407174:	add	x0, x0, #0xbc8
  407178:	ldr	x1, [sp, #80]
  40717c:	ldr	x0, [x0, x1, lsl #3]
  407180:	ldr	x2, [sp, #96]
  407184:	ldr	x1, [sp, #104]
  407188:	bl	404800 <memcmp@plt>
  40718c:	cmp	w0, #0x0
  407190:	b.ne	407670 <ferror@plt+0x2a80>  // b.any
  407194:	ldr	x0, [sp, #80]
  407198:	add	x0, x0, #0x0
  40719c:	cmp	x0, #0x1b
  4071a0:	b.hi	407664 <ferror@plt+0x2a74>  // b.pmore
  4071a4:	cmp	w0, #0x1b
  4071a8:	b.hi	407664 <ferror@plt+0x2a74>  // b.pmore
  4071ac:	adrp	x1, 440000 <ferror@plt+0x3b410>
  4071b0:	add	x1, x1, #0x888
  4071b4:	ldr	w0, [x1, w0, uxtw #2]
  4071b8:	adr	x1, 4071c4 <ferror@plt+0x25d4>
  4071bc:	add	x0, x1, w0, sxtw #2
  4071c0:	br	x0
  4071c4:	ldrb	w6, [sp, #119]
  4071c8:	ldr	w5, [sp, #92]
  4071cc:	ldr	w4, [sp, #44]
  4071d0:	ldr	x3, [sp, #64]
  4071d4:	ldr	x2, [sp, #72]
  4071d8:	mov	w1, #0x0                   	// #0
  4071dc:	adrp	x0, 461000 <sentence_end_required_spaces>
  4071e0:	add	x0, x0, #0xa0
  4071e4:	bl	406cbc <ferror@plt+0x20cc>
  4071e8:	ldrb	w6, [sp, #119]
  4071ec:	ldr	w5, [sp, #92]
  4071f0:	ldr	w4, [sp, #44]
  4071f4:	ldr	x3, [sp, #64]
  4071f8:	ldr	x2, [sp, #72]
  4071fc:	mov	w1, #0x0                   	// #0
  407200:	adrp	x0, 461000 <sentence_end_required_spaces>
  407204:	add	x0, x0, #0x118
  407208:	bl	406cbc <ferror@plt+0x20cc>
  40720c:	ldrb	w6, [sp, #119]
  407210:	ldr	w5, [sp, #92]
  407214:	ldr	w4, [sp, #44]
  407218:	ldr	x3, [sp, #64]
  40721c:	ldr	x2, [sp, #72]
  407220:	mov	w1, #0x0                   	// #0
  407224:	adrp	x0, 461000 <sentence_end_required_spaces>
  407228:	add	x0, x0, #0x190
  40722c:	bl	406cbc <ferror@plt+0x20cc>
  407230:	ldrb	w6, [sp, #119]
  407234:	ldr	w5, [sp, #92]
  407238:	ldr	w4, [sp, #44]
  40723c:	ldr	x3, [sp, #64]
  407240:	ldr	x2, [sp, #72]
  407244:	mov	w1, #0x0                   	// #0
  407248:	adrp	x0, 461000 <sentence_end_required_spaces>
  40724c:	add	x0, x0, #0x208
  407250:	bl	406cbc <ferror@plt+0x20cc>
  407254:	ldrb	w6, [sp, #119]
  407258:	ldr	w5, [sp, #92]
  40725c:	ldr	w4, [sp, #44]
  407260:	ldr	x3, [sp, #64]
  407264:	ldr	x2, [sp, #72]
  407268:	mov	w1, #0x0                   	// #0
  40726c:	adrp	x0, 461000 <sentence_end_required_spaces>
  407270:	add	x0, x0, #0x280
  407274:	bl	406cbc <ferror@plt+0x20cc>
  407278:	b	40766c <ferror@plt+0x2a7c>
  40727c:	ldrb	w6, [sp, #119]
  407280:	ldr	w5, [sp, #92]
  407284:	ldr	w4, [sp, #44]
  407288:	ldr	x3, [sp, #64]
  40728c:	ldr	x2, [sp, #72]
  407290:	mov	w1, #0x1                   	// #1
  407294:	adrp	x0, 461000 <sentence_end_required_spaces>
  407298:	add	x0, x0, #0x280
  40729c:	bl	406cbc <ferror@plt+0x20cc>
  4072a0:	b	40766c <ferror@plt+0x2a7c>
  4072a4:	ldrb	w6, [sp, #119]
  4072a8:	ldr	w5, [sp, #92]
  4072ac:	ldr	w4, [sp, #44]
  4072b0:	ldr	x3, [sp, #64]
  4072b4:	ldr	x2, [sp, #72]
  4072b8:	mov	w1, #0x0                   	// #0
  4072bc:	adrp	x0, 461000 <sentence_end_required_spaces>
  4072c0:	add	x0, x0, #0x370
  4072c4:	bl	406cbc <ferror@plt+0x20cc>
  4072c8:	b	40766c <ferror@plt+0x2a7c>
  4072cc:	ldrb	w6, [sp, #119]
  4072d0:	ldr	w5, [sp, #92]
  4072d4:	ldr	w4, [sp, #44]
  4072d8:	ldr	x3, [sp, #64]
  4072dc:	ldr	x2, [sp, #72]
  4072e0:	mov	w1, #0x0                   	// #0
  4072e4:	adrp	x0, 461000 <sentence_end_required_spaces>
  4072e8:	add	x0, x0, #0x3e8
  4072ec:	bl	406cbc <ferror@plt+0x20cc>
  4072f0:	b	40766c <ferror@plt+0x2a7c>
  4072f4:	ldrb	w6, [sp, #119]
  4072f8:	ldr	w5, [sp, #92]
  4072fc:	ldr	w4, [sp, #44]
  407300:	ldr	x3, [sp, #64]
  407304:	ldr	x2, [sp, #72]
  407308:	mov	w1, #0x0                   	// #0
  40730c:	adrp	x0, 461000 <sentence_end_required_spaces>
  407310:	add	x0, x0, #0x3e8
  407314:	bl	406cbc <ferror@plt+0x20cc>
  407318:	b	40766c <ferror@plt+0x2a7c>
  40731c:	ldrb	w6, [sp, #119]
  407320:	ldr	w5, [sp, #92]
  407324:	ldr	w4, [sp, #44]
  407328:	ldr	x3, [sp, #64]
  40732c:	ldr	x2, [sp, #72]
  407330:	mov	w1, #0x0                   	// #0
  407334:	adrp	x0, 461000 <sentence_end_required_spaces>
  407338:	add	x0, x0, #0x460
  40733c:	bl	406cbc <ferror@plt+0x20cc>
  407340:	b	40766c <ferror@plt+0x2a7c>
  407344:	ldrb	w6, [sp, #119]
  407348:	ldr	w5, [sp, #92]
  40734c:	ldr	w4, [sp, #44]
  407350:	ldr	x3, [sp, #64]
  407354:	ldr	x2, [sp, #72]
  407358:	mov	w1, #0x0                   	// #0
  40735c:	adrp	x0, 461000 <sentence_end_required_spaces>
  407360:	add	x0, x0, #0x4d8
  407364:	bl	406cbc <ferror@plt+0x20cc>
  407368:	b	40766c <ferror@plt+0x2a7c>
  40736c:	ldrb	w6, [sp, #119]
  407370:	ldr	w5, [sp, #92]
  407374:	ldr	w4, [sp, #44]
  407378:	ldr	x3, [sp, #64]
  40737c:	ldr	x2, [sp, #72]
  407380:	mov	w1, #0x0                   	// #0
  407384:	adrp	x0, 461000 <sentence_end_required_spaces>
  407388:	add	x0, x0, #0x550
  40738c:	bl	406cbc <ferror@plt+0x20cc>
  407390:	b	40766c <ferror@plt+0x2a7c>
  407394:	ldrb	w6, [sp, #119]
  407398:	ldr	w5, [sp, #92]
  40739c:	ldr	w4, [sp, #44]
  4073a0:	ldr	x3, [sp, #64]
  4073a4:	ldr	x2, [sp, #72]
  4073a8:	mov	w1, #0x0                   	// #0
  4073ac:	adrp	x0, 461000 <sentence_end_required_spaces>
  4073b0:	add	x0, x0, #0x5c8
  4073b4:	bl	406cbc <ferror@plt+0x20cc>
  4073b8:	b	40766c <ferror@plt+0x2a7c>
  4073bc:	ldrb	w6, [sp, #119]
  4073c0:	ldr	w5, [sp, #92]
  4073c4:	ldr	w4, [sp, #44]
  4073c8:	ldr	x3, [sp, #64]
  4073cc:	ldr	x2, [sp, #72]
  4073d0:	mov	w1, #0x0                   	// #0
  4073d4:	adrp	x0, 461000 <sentence_end_required_spaces>
  4073d8:	add	x0, x0, #0x640
  4073dc:	bl	406cbc <ferror@plt+0x20cc>
  4073e0:	b	40766c <ferror@plt+0x2a7c>
  4073e4:	ldrb	w6, [sp, #119]
  4073e8:	ldr	w5, [sp, #92]
  4073ec:	ldr	w4, [sp, #44]
  4073f0:	ldr	x3, [sp, #64]
  4073f4:	ldr	x2, [sp, #72]
  4073f8:	mov	w1, #0x0                   	// #0
  4073fc:	adrp	x0, 461000 <sentence_end_required_spaces>
  407400:	add	x0, x0, #0x6b8
  407404:	bl	406cbc <ferror@plt+0x20cc>
  407408:	b	40766c <ferror@plt+0x2a7c>
  40740c:	ldrb	w6, [sp, #119]
  407410:	ldr	w5, [sp, #92]
  407414:	ldr	w4, [sp, #44]
  407418:	ldr	x3, [sp, #64]
  40741c:	ldr	x2, [sp, #72]
  407420:	mov	w1, #0x0                   	// #0
  407424:	adrp	x0, 461000 <sentence_end_required_spaces>
  407428:	add	x0, x0, #0x730
  40742c:	bl	406cbc <ferror@plt+0x20cc>
  407430:	b	40766c <ferror@plt+0x2a7c>
  407434:	ldrb	w6, [sp, #119]
  407438:	ldr	w5, [sp, #92]
  40743c:	ldr	w4, [sp, #44]
  407440:	ldr	x3, [sp, #64]
  407444:	ldr	x2, [sp, #72]
  407448:	mov	w1, #0x0                   	// #0
  40744c:	adrp	x0, 461000 <sentence_end_required_spaces>
  407450:	add	x0, x0, #0x7a8
  407454:	bl	406cbc <ferror@plt+0x20cc>
  407458:	b	40766c <ferror@plt+0x2a7c>
  40745c:	ldrb	w6, [sp, #119]
  407460:	ldr	w5, [sp, #92]
  407464:	ldr	w4, [sp, #44]
  407468:	ldr	x3, [sp, #64]
  40746c:	ldr	x2, [sp, #72]
  407470:	mov	w1, #0x0                   	// #0
  407474:	adrp	x0, 461000 <sentence_end_required_spaces>
  407478:	add	x0, x0, #0x820
  40747c:	bl	406cbc <ferror@plt+0x20cc>
  407480:	b	40766c <ferror@plt+0x2a7c>
  407484:	ldrb	w6, [sp, #119]
  407488:	ldr	w5, [sp, #92]
  40748c:	ldr	w4, [sp, #44]
  407490:	ldr	x3, [sp, #64]
  407494:	ldr	x2, [sp, #72]
  407498:	mov	w1, #0x0                   	// #0
  40749c:	adrp	x0, 461000 <sentence_end_required_spaces>
  4074a0:	add	x0, x0, #0x898
  4074a4:	bl	406cbc <ferror@plt+0x20cc>
  4074a8:	b	40766c <ferror@plt+0x2a7c>
  4074ac:	ldrb	w6, [sp, #119]
  4074b0:	ldr	w5, [sp, #92]
  4074b4:	ldr	w4, [sp, #44]
  4074b8:	ldr	x3, [sp, #64]
  4074bc:	ldr	x2, [sp, #72]
  4074c0:	mov	w1, #0x1                   	// #1
  4074c4:	adrp	x0, 461000 <sentence_end_required_spaces>
  4074c8:	add	x0, x0, #0x898
  4074cc:	bl	406cbc <ferror@plt+0x20cc>
  4074d0:	b	40766c <ferror@plt+0x2a7c>
  4074d4:	ldrb	w6, [sp, #119]
  4074d8:	ldr	w5, [sp, #92]
  4074dc:	ldr	w4, [sp, #44]
  4074e0:	ldr	x3, [sp, #64]
  4074e4:	ldr	x2, [sp, #72]
  4074e8:	mov	w1, #0x0                   	// #0
  4074ec:	adrp	x0, 461000 <sentence_end_required_spaces>
  4074f0:	add	x0, x0, #0x910
  4074f4:	bl	406cbc <ferror@plt+0x20cc>
  4074f8:	b	40766c <ferror@plt+0x2a7c>
  4074fc:	ldrb	w6, [sp, #119]
  407500:	ldr	w5, [sp, #92]
  407504:	ldr	w4, [sp, #44]
  407508:	ldr	x3, [sp, #64]
  40750c:	ldr	x2, [sp, #72]
  407510:	mov	w1, #0x0                   	// #0
  407514:	adrp	x0, 461000 <sentence_end_required_spaces>
  407518:	add	x0, x0, #0x2f8
  40751c:	bl	406cbc <ferror@plt+0x20cc>
  407520:	b	40766c <ferror@plt+0x2a7c>
  407524:	ldrb	w6, [sp, #119]
  407528:	ldr	w5, [sp, #92]
  40752c:	ldr	w4, [sp, #44]
  407530:	ldr	x3, [sp, #64]
  407534:	ldr	x2, [sp, #72]
  407538:	mov	w1, #0x1                   	// #1
  40753c:	adrp	x0, 461000 <sentence_end_required_spaces>
  407540:	add	x0, x0, #0x2f8
  407544:	bl	406cbc <ferror@plt+0x20cc>
  407548:	b	40766c <ferror@plt+0x2a7c>
  40754c:	ldrb	w6, [sp, #119]
  407550:	ldr	w5, [sp, #92]
  407554:	ldr	w4, [sp, #44]
  407558:	ldr	x3, [sp, #64]
  40755c:	ldr	x2, [sp, #72]
  407560:	mov	w1, #0x1                   	// #1
  407564:	adrp	x0, 461000 <sentence_end_required_spaces>
  407568:	add	x0, x0, #0x118
  40756c:	bl	406cbc <ferror@plt+0x20cc>
  407570:	b	40766c <ferror@plt+0x2a7c>
  407574:	ldrb	w6, [sp, #119]
  407578:	ldr	w5, [sp, #92]
  40757c:	ldr	w4, [sp, #44]
  407580:	ldr	x3, [sp, #64]
  407584:	ldr	x2, [sp, #72]
  407588:	mov	w1, #0x2                   	// #2
  40758c:	adrp	x0, 461000 <sentence_end_required_spaces>
  407590:	add	x0, x0, #0x118
  407594:	bl	406cbc <ferror@plt+0x20cc>
  407598:	b	40766c <ferror@plt+0x2a7c>
  40759c:	ldrb	w6, [sp, #119]
  4075a0:	ldr	w5, [sp, #92]
  4075a4:	ldr	w4, [sp, #44]
  4075a8:	ldr	x3, [sp, #64]
  4075ac:	ldr	x2, [sp, #72]
  4075b0:	mov	w1, #0x1                   	// #1
  4075b4:	adrp	x0, 461000 <sentence_end_required_spaces>
  4075b8:	add	x0, x0, #0x190
  4075bc:	bl	406cbc <ferror@plt+0x20cc>
  4075c0:	b	40766c <ferror@plt+0x2a7c>
  4075c4:	ldrb	w6, [sp, #119]
  4075c8:	ldr	w5, [sp, #92]
  4075cc:	ldr	w4, [sp, #44]
  4075d0:	ldr	x3, [sp, #64]
  4075d4:	ldr	x2, [sp, #72]
  4075d8:	mov	w1, #0x2                   	// #2
  4075dc:	adrp	x0, 461000 <sentence_end_required_spaces>
  4075e0:	add	x0, x0, #0x190
  4075e4:	bl	406cbc <ferror@plt+0x20cc>
  4075e8:	b	40766c <ferror@plt+0x2a7c>
  4075ec:	ldrb	w6, [sp, #119]
  4075f0:	ldr	w5, [sp, #92]
  4075f4:	ldr	w4, [sp, #44]
  4075f8:	ldr	x3, [sp, #64]
  4075fc:	ldr	x2, [sp, #72]
  407600:	mov	w1, #0x1                   	// #1
  407604:	adrp	x0, 461000 <sentence_end_required_spaces>
  407608:	add	x0, x0, #0x208
  40760c:	bl	406cbc <ferror@plt+0x20cc>
  407610:	b	40766c <ferror@plt+0x2a7c>
  407614:	ldrb	w6, [sp, #119]
  407618:	ldr	w5, [sp, #92]
  40761c:	ldr	w4, [sp, #44]
  407620:	ldr	x3, [sp, #64]
  407624:	ldr	x2, [sp, #72]
  407628:	mov	w1, #0x0                   	// #0
  40762c:	adrp	x0, 461000 <sentence_end_required_spaces>
  407630:	add	x0, x0, #0x988
  407634:	bl	406cbc <ferror@plt+0x20cc>
  407638:	b	40766c <ferror@plt+0x2a7c>
  40763c:	ldrb	w6, [sp, #119]
  407640:	ldr	w5, [sp, #92]
  407644:	ldr	w4, [sp, #44]
  407648:	ldr	x3, [sp, #64]
  40764c:	ldr	x2, [sp, #72]
  407650:	mov	w1, #0x0                   	// #0
  407654:	adrp	x0, 461000 <sentence_end_required_spaces>
  407658:	add	x0, x0, #0xa00
  40765c:	bl	406cbc <ferror@plt+0x20cc>
  407660:	b	40766c <ferror@plt+0x2a7c>
  407664:	bl	4047b0 <abort@plt>
  407668:	nop
  40766c:	b	4076e0 <ferror@plt+0x2af0>
  407670:	ldr	x0, [sp, #80]
  407674:	add	x0, x0, #0x1
  407678:	str	x0, [sp, #80]
  40767c:	ldr	x0, [sp, #80]
  407680:	cmp	x0, #0x1b
  407684:	b.ls	40714c <ferror@plt+0x255c>  // b.plast
  407688:	b	4076bc <ferror@plt+0x2acc>
  40768c:	nop
  407690:	b	4076c0 <ferror@plt+0x2ad0>
  407694:	nop
  407698:	b	4076c0 <ferror@plt+0x2ad0>
  40769c:	nop
  4076a0:	b	4076c0 <ferror@plt+0x2ad0>
  4076a4:	nop
  4076a8:	b	4076c0 <ferror@plt+0x2ad0>
  4076ac:	nop
  4076b0:	b	4076c0 <ferror@plt+0x2ad0>
  4076b4:	nop
  4076b8:	b	4076c0 <ferror@plt+0x2ad0>
  4076bc:	nop
  4076c0:	adrp	x0, 440000 <ferror@plt+0x3b410>
  4076c4:	add	x0, x0, #0x838
  4076c8:	bl	404b80 <gettext@plt>
  4076cc:	ldr	x3, [sp, #24]
  4076d0:	mov	x2, x0
  4076d4:	mov	w1, #0x0                   	// #0
  4076d8:	mov	w0, #0x1                   	// #1
  4076dc:	bl	4042f0 <error@plt>
  4076e0:	ldp	x29, x30, [sp], #144
  4076e4:	ret
  4076e8:	stp	x29, x30, [sp, #-32]!
  4076ec:	mov	x29, sp
  4076f0:	str	x0, [sp, #24]
  4076f4:	adrp	x0, 461000 <sentence_end_required_spaces>
  4076f8:	add	x0, x0, #0xb08
  4076fc:	ldr	x0, [x0]
  407700:	cmp	x0, #0x0
  407704:	b.ne	40771c <ferror@plt+0x2b2c>  // b.any
  407708:	bl	404490 <string_list_alloc@plt>
  40770c:	mov	x1, x0
  407710:	adrp	x0, 461000 <sentence_end_required_spaces>
  407714:	add	x0, x0, #0xb08
  407718:	str	x1, [x0]
  40771c:	adrp	x0, 461000 <sentence_end_required_spaces>
  407720:	add	x0, x0, #0xb08
  407724:	ldr	x0, [x0]
  407728:	ldr	x1, [sp, #24]
  40772c:	bl	404400 <string_list_append@plt>
  407730:	nop
  407734:	ldp	x29, x30, [sp], #32
  407738:	ret
  40773c:	sub	sp, sp, #0x10
  407740:	str	x0, [sp, #8]
  407744:	adrp	x0, 461000 <sentence_end_required_spaces>
  407748:	add	x0, x0, #0xb08
  40774c:	ldr	x0, [x0]
  407750:	cmp	x0, #0x0
  407754:	b.eq	407774 <ferror@plt+0x2b84>  // b.none
  407758:	adrp	x0, 461000 <sentence_end_required_spaces>
  40775c:	add	x0, x0, #0xb08
  407760:	ldr	x0, [x0]
  407764:	ldr	x0, [x0, #8]
  407768:	ldr	x1, [sp, #8]
  40776c:	cmp	x1, x0
  407770:	b.cc	40777c <ferror@plt+0x2b8c>  // b.lo, b.ul, b.last
  407774:	mov	x0, #0x0                   	// #0
  407778:	b	40779c <ferror@plt+0x2bac>
  40777c:	adrp	x0, 461000 <sentence_end_required_spaces>
  407780:	add	x0, x0, #0xb08
  407784:	ldr	x0, [x0]
  407788:	ldr	x1, [x0]
  40778c:	ldr	x0, [sp, #8]
  407790:	lsl	x0, x0, #3
  407794:	add	x0, x1, x0
  407798:	ldr	x0, [x0]
  40779c:	add	sp, sp, #0x10
  4077a0:	ret
  4077a4:	stp	x29, x30, [sp, #-16]!
  4077a8:	mov	x29, sp
  4077ac:	adrp	x0, 461000 <sentence_end_required_spaces>
  4077b0:	add	x0, x0, #0xb08
  4077b4:	ldr	x0, [x0]
  4077b8:	cmp	x0, #0x0
  4077bc:	b.eq	4077dc <ferror@plt+0x2bec>  // b.none
  4077c0:	adrp	x0, 461000 <sentence_end_required_spaces>
  4077c4:	add	x0, x0, #0xb08
  4077c8:	ldr	x0, [x0]
  4077cc:	bl	404680 <string_list_free@plt>
  4077d0:	adrp	x0, 461000 <sentence_end_required_spaces>
  4077d4:	add	x0, x0, #0xb08
  4077d8:	str	xzr, [x0]
  4077dc:	nop
  4077e0:	ldp	x29, x30, [sp], #16
  4077e4:	ret
  4077e8:	stp	x29, x30, [sp, #-48]!
  4077ec:	mov	x29, sp
  4077f0:	str	x0, [sp, #24]
  4077f4:	adrp	x0, 463000 <program_name+0x1fa8>
  4077f8:	add	x0, x0, #0x558
  4077fc:	ldr	x0, [x0]
  407800:	cmp	x0, #0x0
  407804:	b.ne	40784c <ferror@plt+0x2c5c>  // b.any
  407808:	mov	x0, #0x20                  	// #32
  40780c:	bl	404620 <xmalloc@plt>
  407810:	mov	x1, x0
  407814:	adrp	x0, 463000 <program_name+0x1fa8>
  407818:	add	x0, x0, #0x558
  40781c:	str	x1, [x0]
  407820:	adrp	x0, 463000 <program_name+0x1fa8>
  407824:	add	x0, x0, #0x558
  407828:	ldr	x0, [x0]
  40782c:	mov	w1, #0x1                   	// #1
  407830:	str	w1, [x0]
  407834:	adrp	x0, 463000 <program_name+0x1fa8>
  407838:	add	x0, x0, #0x558
  40783c:	ldr	x0, [x0]
  407840:	add	x0, x0, #0x8
  407844:	bl	404730 <string_list_init@plt>
  407848:	b	40792c <ferror@plt+0x2d3c>
  40784c:	adrp	x0, 463000 <program_name+0x1fa8>
  407850:	add	x0, x0, #0x558
  407854:	ldr	x0, [x0]
  407858:	ldr	w0, [x0]
  40785c:	cmp	w0, #0x1
  407860:	b.ls	40792c <ferror@plt+0x2d3c>  // b.plast
  407864:	adrp	x0, 463000 <program_name+0x1fa8>
  407868:	add	x0, x0, #0x558
  40786c:	ldr	x0, [x0]
  407870:	ldr	w1, [x0]
  407874:	sub	w1, w1, #0x1
  407878:	str	w1, [x0]
  40787c:	adrp	x0, 463000 <program_name+0x1fa8>
  407880:	add	x0, x0, #0x558
  407884:	ldr	x0, [x0]
  407888:	add	x0, x0, #0x8
  40788c:	str	x0, [sp, #32]
  407890:	mov	x0, #0x20                  	// #32
  407894:	bl	404620 <xmalloc@plt>
  407898:	mov	x1, x0
  40789c:	adrp	x0, 463000 <program_name+0x1fa8>
  4078a0:	add	x0, x0, #0x558
  4078a4:	str	x1, [x0]
  4078a8:	adrp	x0, 463000 <program_name+0x1fa8>
  4078ac:	add	x0, x0, #0x558
  4078b0:	ldr	x0, [x0]
  4078b4:	mov	w1, #0x1                   	// #1
  4078b8:	str	w1, [x0]
  4078bc:	adrp	x0, 463000 <program_name+0x1fa8>
  4078c0:	add	x0, x0, #0x558
  4078c4:	ldr	x0, [x0]
  4078c8:	add	x0, x0, #0x8
  4078cc:	bl	404730 <string_list_init@plt>
  4078d0:	str	xzr, [sp, #40]
  4078d4:	b	407918 <ferror@plt+0x2d28>
  4078d8:	adrp	x0, 463000 <program_name+0x1fa8>
  4078dc:	add	x0, x0, #0x558
  4078e0:	ldr	x0, [x0]
  4078e4:	add	x2, x0, #0x8
  4078e8:	ldr	x0, [sp, #32]
  4078ec:	ldr	x1, [x0]
  4078f0:	ldr	x0, [sp, #40]
  4078f4:	lsl	x0, x0, #3
  4078f8:	add	x0, x1, x0
  4078fc:	ldr	x0, [x0]
  407900:	mov	x1, x0
  407904:	mov	x0, x2
  407908:	bl	404400 <string_list_append@plt>
  40790c:	ldr	x0, [sp, #40]
  407910:	add	x0, x0, #0x1
  407914:	str	x0, [sp, #40]
  407918:	ldr	x0, [sp, #32]
  40791c:	ldr	x0, [x0, #8]
  407920:	ldr	x1, [sp, #40]
  407924:	cmp	x1, x0
  407928:	b.cc	4078d8 <ferror@plt+0x2ce8>  // b.lo, b.ul, b.last
  40792c:	adrp	x0, 463000 <program_name+0x1fa8>
  407930:	add	x0, x0, #0x558
  407934:	ldr	x0, [x0]
  407938:	add	x0, x0, #0x8
  40793c:	ldr	x1, [sp, #24]
  407940:	bl	404400 <string_list_append@plt>
  407944:	nop
  407948:	ldp	x29, x30, [sp], #48
  40794c:	ret
  407950:	stp	x29, x30, [sp, #-16]!
  407954:	mov	x29, sp
  407958:	adrp	x0, 463000 <program_name+0x1fa8>
  40795c:	add	x0, x0, #0x558
  407960:	ldr	x0, [x0]
  407964:	bl	404dc8 <ferror@plt+0x1d8>
  407968:	adrp	x0, 463000 <program_name+0x1fa8>
  40796c:	add	x0, x0, #0x558
  407970:	str	xzr, [x0]
  407974:	nop
  407978:	ldp	x29, x30, [sp], #16
  40797c:	ret
  407980:	stp	x29, x30, [sp, #-48]!
  407984:	mov	x29, sp
  407988:	str	x0, [sp, #24]
  40798c:	bl	4077a4 <ferror@plt+0x2bb4>
  407990:	ldr	x0, [sp, #24]
  407994:	cmp	x0, #0x0
  407998:	b.eq	4079e0 <ferror@plt+0x2df0>  // b.none
  40799c:	str	xzr, [sp, #40]
  4079a0:	b	4079cc <ferror@plt+0x2ddc>
  4079a4:	ldr	x0, [sp, #24]
  4079a8:	ldr	x1, [x0, #8]
  4079ac:	ldr	x0, [sp, #40]
  4079b0:	lsl	x0, x0, #3
  4079b4:	add	x0, x1, x0
  4079b8:	ldr	x0, [x0]
  4079bc:	bl	4076e8 <ferror@plt+0x2af8>
  4079c0:	ldr	x0, [sp, #40]
  4079c4:	add	x0, x0, #0x1
  4079c8:	str	x0, [sp, #40]
  4079cc:	ldr	x0, [sp, #24]
  4079d0:	ldr	x0, [x0, #16]
  4079d4:	ldr	x1, [sp, #40]
  4079d8:	cmp	x1, x0
  4079dc:	b.cc	4079a4 <ferror@plt+0x2db4>  // b.lo, b.ul, b.last
  4079e0:	nop
  4079e4:	ldp	x29, x30, [sp], #48
  4079e8:	ret
  4079ec:	stp	x29, x30, [sp, #-112]!
  4079f0:	mov	x29, sp
  4079f4:	str	x19, [sp, #16]
  4079f8:	str	x0, [sp, #56]
  4079fc:	str	x1, [sp, #48]
  407a00:	str	x2, [sp, #40]
  407a04:	adrp	x0, 43e000 <ferror@plt+0x39410>
  407a08:	add	x1, x0, #0x6b0
  407a0c:	ldr	x0, [sp, #56]
  407a10:	bl	404840 <strcmp@plt>
  407a14:	cmp	w0, #0x0
  407a18:	b.ne	407a50 <ferror@plt+0x2e60>  // b.any
  407a1c:	adrp	x0, 440000 <ferror@plt+0x3b410>
  407a20:	add	x0, x0, #0x8f8
  407a24:	bl	404b80 <gettext@plt>
  407a28:	bl	404630 <xstrdup@plt>
  407a2c:	str	x0, [sp, #96]
  407a30:	ldr	x0, [sp, #96]
  407a34:	bl	404630 <xstrdup@plt>
  407a38:	str	x0, [sp, #88]
  407a3c:	adrp	x0, 460000 <default_parse_debrief>
  407a40:	add	x0, x0, #0xfd0
  407a44:	ldr	x0, [x0]
  407a48:	str	x0, [sp, #104]
  407a4c:	b	407b94 <ferror@plt+0x2fa4>
  407a50:	ldr	x0, [sp, #56]
  407a54:	ldrb	w0, [x0]
  407a58:	cmp	w0, #0x2f
  407a5c:	b.ne	407ac4 <ferror@plt+0x2ed4>  // b.any
  407a60:	ldr	x0, [sp, #56]
  407a64:	bl	404630 <xstrdup@plt>
  407a68:	str	x0, [sp, #96]
  407a6c:	adrp	x0, 440000 <ferror@plt+0x3b410>
  407a70:	add	x1, x0, #0x908
  407a74:	ldr	x0, [sp, #56]
  407a78:	bl	404500 <fopen@plt>
  407a7c:	str	x0, [sp, #104]
  407a80:	ldr	x0, [sp, #104]
  407a84:	cmp	x0, #0x0
  407a88:	b.ne	407ab4 <ferror@plt+0x2ec4>  // b.any
  407a8c:	bl	404b10 <__errno_location@plt>
  407a90:	ldr	w19, [x0]
  407a94:	adrp	x0, 440000 <ferror@plt+0x3b410>
  407a98:	add	x0, x0, #0x910
  407a9c:	bl	404b80 <gettext@plt>
  407aa0:	ldr	x3, [sp, #56]
  407aa4:	mov	x2, x0
  407aa8:	mov	w1, w19
  407aac:	mov	w0, #0x1                   	// #1
  407ab0:	bl	4042f0 <error@plt>
  407ab4:	ldr	x0, [sp, #96]
  407ab8:	bl	404630 <xstrdup@plt>
  407abc:	str	x0, [sp, #88]
  407ac0:	b	407b94 <ferror@plt+0x2fa4>
  407ac4:	str	wzr, [sp, #84]
  407ac8:	ldr	w0, [sp, #84]
  407acc:	bl	404a30 <dir_list_nth@plt>
  407ad0:	str	x0, [sp, #72]
  407ad4:	ldr	x0, [sp, #72]
  407ad8:	cmp	x0, #0x0
  407adc:	b.ne	407b00 <ferror@plt+0x2f10>  // b.any
  407ae0:	adrp	x0, 440000 <ferror@plt+0x3b410>
  407ae4:	add	x0, x0, #0x910
  407ae8:	bl	404b80 <gettext@plt>
  407aec:	ldr	x3, [sp, #56]
  407af0:	mov	x2, x0
  407af4:	mov	w1, #0x2                   	// #2
  407af8:	mov	w0, #0x1                   	// #1
  407afc:	bl	4042f0 <error@plt>
  407b00:	mov	x2, #0x0                   	// #0
  407b04:	ldr	x1, [sp, #56]
  407b08:	ldr	x0, [sp, #72]
  407b0c:	bl	404b60 <xconcatenated_filename@plt>
  407b10:	str	x0, [sp, #96]
  407b14:	adrp	x0, 440000 <ferror@plt+0x3b410>
  407b18:	add	x1, x0, #0x908
  407b1c:	ldr	x0, [sp, #96]
  407b20:	bl	404500 <fopen@plt>
  407b24:	str	x0, [sp, #104]
  407b28:	ldr	x0, [sp, #104]
  407b2c:	cmp	x0, #0x0
  407b30:	b.ne	407b84 <ferror@plt+0x2f94>  // b.any
  407b34:	bl	404b10 <__errno_location@plt>
  407b38:	ldr	w0, [x0]
  407b3c:	cmp	w0, #0x2
  407b40:	b.eq	407b6c <ferror@plt+0x2f7c>  // b.none
  407b44:	bl	404b10 <__errno_location@plt>
  407b48:	ldr	w19, [x0]
  407b4c:	adrp	x0, 440000 <ferror@plt+0x3b410>
  407b50:	add	x0, x0, #0x910
  407b54:	bl	404b80 <gettext@plt>
  407b58:	ldr	x3, [sp, #96]
  407b5c:	mov	x2, x0
  407b60:	mov	w1, w19
  407b64:	mov	w0, #0x1                   	// #1
  407b68:	bl	4042f0 <error@plt>
  407b6c:	ldr	x0, [sp, #96]
  407b70:	bl	4048f0 <free@plt>
  407b74:	ldr	w0, [sp, #84]
  407b78:	add	w0, w0, #0x1
  407b7c:	str	w0, [sp, #84]
  407b80:	b	407ac8 <ferror@plt+0x2ed8>
  407b84:	nop
  407b88:	ldr	x0, [sp, #56]
  407b8c:	bl	404630 <xstrdup@plt>
  407b90:	str	x0, [sp, #88]
  407b94:	ldr	x0, [sp, #48]
  407b98:	ldr	x1, [sp, #88]
  407b9c:	str	x1, [x0]
  407ba0:	ldr	x0, [sp, #40]
  407ba4:	ldr	x1, [sp, #96]
  407ba8:	str	x1, [x0]
  407bac:	ldr	x0, [sp, #104]
  407bb0:	ldr	x19, [sp, #16]
  407bb4:	ldp	x29, x30, [sp], #112
  407bb8:	ret
  407bbc:	stp	x29, x30, [sp, #-80]!
  407bc0:	mov	x29, sp
  407bc4:	str	x19, [sp, #16]
  407bc8:	str	x0, [sp, #40]
  407bcc:	mov	x19, x1
  407bd0:	str	x2, [sp, #32]
  407bd4:	add	x1, sp, #0x38
  407bd8:	add	x0, sp, #0x40
  407bdc:	mov	x2, x1
  407be0:	mov	x1, x0
  407be4:	ldr	x0, [sp, #40]
  407be8:	bl	4079ec <ferror@plt+0x2dfc>
  407bec:	str	x0, [sp, #72]
  407bf0:	adrp	x0, 463000 <program_name+0x1fa8>
  407bf4:	add	x0, x0, #0x5b8
  407bf8:	ldr	x1, [x0]
  407bfc:	adrp	x0, 463000 <program_name+0x1fa8>
  407c00:	add	x0, x0, #0x5b0
  407c04:	str	x1, [x0]
  407c08:	adrp	x0, 463000 <program_name+0x1fa8>
  407c0c:	add	x0, x0, #0x5a8
  407c10:	ldr	x1, [x0]
  407c14:	adrp	x0, 463000 <program_name+0x1fa8>
  407c18:	add	x0, x0, #0x5a0
  407c1c:	str	x1, [x0]
  407c20:	ldr	x1, [x19, #16]
  407c24:	adrp	x0, 463000 <program_name+0x1fa8>
  407c28:	add	x0, x0, #0x568
  407c2c:	str	x1, [x0]
  407c30:	ldr	x1, [x19, #24]
  407c34:	adrp	x0, 463000 <program_name+0x1fa8>
  407c38:	add	x0, x0, #0x530
  407c3c:	str	x1, [x0]
  407c40:	ldr	x1, [x19, #32]
  407c44:	adrp	x0, 463000 <program_name+0x1fa8>
  407c48:	add	x0, x0, #0x570
  407c4c:	str	x1, [x0]
  407c50:	ldr	x5, [x19]
  407c54:	ldr	x0, [sp, #56]
  407c58:	ldr	x1, [sp, #64]
  407c5c:	ldr	x2, [x19, #8]
  407c60:	ldr	x4, [sp, #32]
  407c64:	mov	x3, x2
  407c68:	mov	x2, x1
  407c6c:	mov	x1, x0
  407c70:	ldr	x0, [sp, #72]
  407c74:	blr	x5
  407c78:	adrp	x0, 460000 <default_parse_debrief>
  407c7c:	add	x0, x0, #0xfd0
  407c80:	ldr	x0, [x0]
  407c84:	ldr	x1, [sp, #72]
  407c88:	cmp	x1, x0
  407c8c:	b.eq	407c98 <ferror@plt+0x30a8>  // b.none
  407c90:	ldr	x0, [sp, #72]
  407c94:	bl	4044e0 <fclose@plt>
  407c98:	ldr	x0, [sp, #64]
  407c9c:	bl	4048f0 <free@plt>
  407ca0:	ldr	x0, [sp, #56]
  407ca4:	bl	4048f0 <free@plt>
  407ca8:	nop
  407cac:	ldr	x19, [sp, #16]
  407cb0:	ldp	x29, x30, [sp], #80
  407cb4:	ret
  407cb8:	sub	sp, sp, #0x80
  407cbc:	stp	x29, x30, [sp, #16]
  407cc0:	add	x29, sp, #0x10
  407cc4:	str	x19, [sp, #32]
  407cc8:	str	x0, [sp, #104]
  407ccc:	str	x1, [sp, #96]
  407cd0:	str	x2, [sp, #88]
  407cd4:	str	x3, [sp, #80]
  407cd8:	str	x4, [sp, #72]
  407cdc:	str	x5, [sp, #64]
  407ce0:	str	w6, [sp, #60]
  407ce4:	ldr	x0, [sp, #96]
  407ce8:	cmp	x0, #0x0
  407cec:	b.eq	407d00 <ferror@plt+0x3110>  // b.none
  407cf0:	ldr	x0, [sp, #96]
  407cf4:	bl	404630 <xstrdup@plt>
  407cf8:	mov	x19, x0
  407cfc:	b	407d04 <ferror@plt+0x3114>
  407d00:	mov	x19, #0x0                   	// #0
  407d04:	ldr	x0, [sp, #88]
  407d08:	bl	404630 <xstrdup@plt>
  407d0c:	mov	x1, x0
  407d10:	adrp	x0, 461000 <sentence_end_required_spaces>
  407d14:	add	x0, x0, #0xb10
  407d18:	strb	wzr, [sp]
  407d1c:	mov	x7, #0x0                   	// #0
  407d20:	ldr	x6, [sp, #72]
  407d24:	ldr	x5, [sp, #80]
  407d28:	ldr	w4, [x0]
  407d2c:	mov	w3, #0x0                   	// #0
  407d30:	mov	x2, x1
  407d34:	mov	x1, x19
  407d38:	ldr	x0, [sp, #104]
  407d3c:	bl	40ce94 <ferror@plt+0x82a4>
  407d40:	str	x0, [sp, #120]
  407d44:	adrp	x0, 461000 <sentence_end_required_spaces>
  407d48:	add	x0, x0, #0xb00
  407d4c:	ldrb	w0, [x0]
  407d50:	cmp	w0, #0x0
  407d54:	b.eq	407d98 <ferror@plt+0x31a8>  // b.none
  407d58:	ldr	x1, [sp, #64]
  407d5c:	adrp	x0, 440000 <ferror@plt+0x3b410>
  407d60:	add	x0, x0, #0x938
  407d64:	bl	404910 <xasprintf@plt>
  407d68:	str	x0, [sp, #112]
  407d6c:	ldr	x1, [sp, #112]
  407d70:	ldr	x0, [sp, #120]
  407d74:	bl	404850 <message_comment_dot_append@plt>
  407d78:	ldr	x0, [sp, #112]
  407d7c:	bl	4048f0 <free@plt>
  407d80:	ldr	w0, [sp, #60]
  407d84:	cmp	w0, #0x0
  407d88:	b.ne	407d98 <ferror@plt+0x31a8>  // b.any
  407d8c:	ldr	x0, [sp, #120]
  407d90:	mov	w1, #0x2                   	// #2
  407d94:	str	w1, [x0, #212]
  407d98:	ldr	x0, [sp, #120]
  407d9c:	ldr	x19, [sp, #32]
  407da0:	ldp	x29, x30, [sp, #16]
  407da4:	add	sp, sp, #0x80
  407da8:	ret
  407dac:	stp	x29, x30, [sp, #-80]!
  407db0:	mov	x29, sp
  407db4:	str	x0, [sp, #40]
  407db8:	str	x1, [sp, #32]
  407dbc:	str	x2, [sp, #24]
  407dc0:	add	x1, sp, #0x38
  407dc4:	add	x0, sp, #0x40
  407dc8:	mov	x2, x1
  407dcc:	mov	x1, x0
  407dd0:	ldr	x0, [sp, #40]
  407dd4:	bl	4079ec <ferror@plt+0x2dfc>
  407dd8:	str	x0, [sp, #72]
  407ddc:	adrp	x0, 461000 <sentence_end_required_spaces>
  407de0:	add	x0, x0, #0x30
  407de4:	ldr	x1, [x0]
  407de8:	adrp	x0, 463000 <program_name+0x1fa8>
  407dec:	add	x0, x0, #0x5b0
  407df0:	str	x1, [x0]
  407df4:	adrp	x0, 463000 <program_name+0x1fa8>
  407df8:	add	x0, x0, #0x5a8
  407dfc:	ldr	x1, [x0]
  407e00:	adrp	x0, 463000 <program_name+0x1fa8>
  407e04:	add	x0, x0, #0x5a0
  407e08:	str	x1, [x0]
  407e0c:	ldr	x1, [sp, #56]
  407e10:	ldr	x2, [sp, #64]
  407e14:	adrp	x0, 407000 <ferror@plt+0x2410>
  407e18:	add	x6, x0, #0xcb8
  407e1c:	ldr	x5, [sp, #24]
  407e20:	mov	x4, #0x0                   	// #0
  407e24:	mov	x3, x2
  407e28:	mov	x2, x1
  407e2c:	ldr	x1, [sp, #72]
  407e30:	ldr	x0, [sp, #32]
  407e34:	bl	404750 <its_rule_list_extract@plt>
  407e38:	adrp	x0, 460000 <default_parse_debrief>
  407e3c:	add	x0, x0, #0xfd0
  407e40:	ldr	x0, [x0]
  407e44:	ldr	x1, [sp, #72]
  407e48:	cmp	x1, x0
  407e4c:	b.eq	407e58 <ferror@plt+0x3268>  // b.none
  407e50:	ldr	x0, [sp, #72]
  407e54:	bl	4044e0 <fclose@plt>
  407e58:	ldr	x0, [sp, #64]
  407e5c:	bl	4048f0 <free@plt>
  407e60:	ldr	x0, [sp, #56]
  407e64:	bl	4048f0 <free@plt>
  407e68:	nop
  407e6c:	ldp	x29, x30, [sp], #80
  407e70:	ret
  407e74:	adrp	x0, 461000 <sentence_end_required_spaces>
  407e78:	add	x0, x0, #0xaf0
  407e7c:	ldrb	w0, [x0]
  407e80:	cmp	w0, #0x0
  407e84:	b.eq	407eac <ferror@plt+0x32bc>  // b.none
  407e88:	adrp	x0, 463000 <program_name+0x1fa8>
  407e8c:	add	x0, x0, #0x570
  407e90:	ldr	x1, [x0]
  407e94:	adrp	x0, 460000 <default_parse_debrief>
  407e98:	add	x0, x0, #0xfd8
  407e9c:	cmp	x1, x0
  407ea0:	b.ne	407eac <ferror@plt+0x32bc>  // b.any
  407ea4:	mov	w0, #0x1                   	// #1
  407ea8:	b	407eb0 <ferror@plt+0x32c0>
  407eac:	mov	w0, #0x0                   	// #0
  407eb0:	and	w0, w0, #0x1
  407eb4:	and	w0, w0, #0xff
  407eb8:	ret
  407ebc:	stp	x29, x30, [sp, #-80]!
  407ec0:	mov	x29, sp
  407ec4:	str	x19, [sp, #16]
  407ec8:	adrp	x0, 461000 <sentence_end_required_spaces>
  407ecc:	add	x0, x0, #0x80
  407ed0:	ldr	x0, [x0]
  407ed4:	cmp	x0, #0x0
  407ed8:	b.eq	407f44 <ferror@plt+0x3354>  // b.none
  407edc:	adrp	x0, 461000 <sentence_end_required_spaces>
  407ee0:	add	x0, x0, #0x88
  407ee4:	ldr	x0, [x0]
  407ee8:	cmp	x0, #0x0
  407eec:	b.eq	407f20 <ferror@plt+0x3330>  // b.none
  407ef0:	adrp	x0, 461000 <sentence_end_required_spaces>
  407ef4:	add	x0, x0, #0x80
  407ef8:	ldr	x1, [x0]
  407efc:	adrp	x0, 461000 <sentence_end_required_spaces>
  407f00:	add	x0, x0, #0x88
  407f04:	ldr	x0, [x0]
  407f08:	mov	x2, x0
  407f0c:	adrp	x0, 440000 <ferror@plt+0x3b410>
  407f10:	add	x0, x0, #0x950
  407f14:	bl	404910 <xasprintf@plt>
  407f18:	str	x0, [sp, #72]
  407f1c:	b	407f54 <ferror@plt+0x3364>
  407f20:	adrp	x0, 461000 <sentence_end_required_spaces>
  407f24:	add	x0, x0, #0x80
  407f28:	ldr	x0, [x0]
  407f2c:	mov	x1, x0
  407f30:	adrp	x0, 440000 <ferror@plt+0x3b410>
  407f34:	add	x0, x0, #0x958
  407f38:	bl	404910 <xasprintf@plt>
  407f3c:	str	x0, [sp, #72]
  407f40:	b	407f54 <ferror@plt+0x3364>
  407f44:	adrp	x0, 440000 <ferror@plt+0x3b410>
  407f48:	add	x0, x0, #0x960
  407f4c:	bl	404630 <xstrdup@plt>
  407f50:	str	x0, [sp, #72]
  407f54:	adrp	x0, 461000 <sentence_end_required_spaces>
  407f58:	add	x0, x0, #0x90
  407f5c:	ldr	x0, [x0]
  407f60:	cmp	x0, #0x0
  407f64:	b.eq	407fb0 <ferror@plt+0x33c0>  // b.none
  407f68:	adrp	x0, 461000 <sentence_end_required_spaces>
  407f6c:	add	x0, x0, #0x90
  407f70:	ldr	x0, [x0]
  407f74:	ldrb	w0, [x0]
  407f78:	cmp	w0, #0x0
  407f7c:	b.ne	407fb0 <ferror@plt+0x33c0>  // b.any
  407f80:	adrp	x0, 43e000 <ferror@plt+0x39410>
  407f84:	add	x0, x0, #0x420
  407f88:	bl	404b80 <gettext@plt>
  407f8c:	bl	404910 <xasprintf@plt>
  407f90:	mov	x19, x0
  407f94:	adrp	x0, 440000 <ferror@plt+0x3b410>
  407f98:	add	x0, x0, #0x970
  407f9c:	bl	404b80 <gettext@plt>
  407fa0:	bl	404630 <xstrdup@plt>
  407fa4:	mov	x1, x0
  407fa8:	mov	x0, x19
  407fac:	bl	4049a0 <multiline_warning@plt>
  407fb0:	add	x0, sp, #0x20
  407fb4:	bl	404510 <time@plt>
  407fb8:	add	x0, sp, #0x20
  407fbc:	bl	404640 <po_strftime@plt>
  407fc0:	str	x0, [sp, #56]
  407fc4:	adrp	x0, 461000 <sentence_end_required_spaces>
  407fc8:	add	x0, x0, #0x90
  407fcc:	ldr	x0, [x0]
  407fd0:	cmp	x0, #0x0
  407fd4:	b.eq	407fe8 <ferror@plt+0x33f8>  // b.none
  407fd8:	adrp	x0, 461000 <sentence_end_required_spaces>
  407fdc:	add	x0, x0, #0x90
  407fe0:	ldr	x0, [x0]
  407fe4:	b	407ff0 <ferror@plt+0x3400>
  407fe8:	adrp	x0, 43e000 <ferror@plt+0x39410>
  407fec:	add	x0, x0, #0x3c0
  407ff0:	ldr	x3, [sp, #56]
  407ff4:	mov	x2, x0
  407ff8:	ldr	x1, [sp, #72]
  407ffc:	adrp	x0, 440000 <ferror@plt+0x3b410>
  408000:	add	x0, x0, #0xa48
  408004:	bl	404910 <xasprintf@plt>
  408008:	str	x0, [sp, #48]
  40800c:	ldr	x0, [sp, #56]
  408010:	bl	4048f0 <free@plt>
  408014:	ldr	x0, [sp, #72]
  408018:	bl	4048f0 <free@plt>
  40801c:	ldr	x0, [sp, #48]
  408020:	bl	404280 <strlen@plt>
  408024:	add	x1, x0, #0x1
  408028:	adrp	x0, 460000 <default_parse_debrief>
  40802c:	add	x5, x0, #0x570
  408030:	mov	x4, x1
  408034:	ldr	x3, [sp, #48]
  408038:	mov	x2, #0x0                   	// #0
  40803c:	adrp	x0, 43e000 <ferror@plt+0x39410>
  408040:	add	x1, x0, #0x3c0
  408044:	mov	x0, #0x0                   	// #0
  408048:	bl	4043c0 <message_alloc@plt>
  40804c:	str	x0, [sp, #40]
  408050:	adrp	x0, 460000 <default_parse_debrief>
  408054:	add	x0, x0, #0x508
  408058:	ldr	x0, [x0]
  40805c:	ldrb	w0, [x0]
  408060:	cmp	w0, #0x0
  408064:	b.eq	4080b8 <ferror@plt+0x34c8>  // b.none
  408068:	adrp	x0, 460000 <default_parse_debrief>
  40806c:	add	x0, x0, #0x508
  408070:	ldr	x1, [x0]
  408074:	adrp	x0, 461000 <sentence_end_required_spaces>
  408078:	add	x0, x0, #0x80
  40807c:	ldr	x0, [x0]
  408080:	cmp	x0, #0x0
  408084:	b.eq	408098 <ferror@plt+0x34a8>  // b.none
  408088:	adrp	x0, 461000 <sentence_end_required_spaces>
  40808c:	add	x0, x0, #0x80
  408090:	ldr	x0, [x0]
  408094:	b	4080a0 <ferror@plt+0x34b0>
  408098:	adrp	x0, 440000 <ferror@plt+0x3b410>
  40809c:	add	x0, x0, #0xb70
  4080a0:	mov	x2, x0
  4080a4:	adrp	x0, 440000 <ferror@plt+0x3b410>
  4080a8:	add	x0, x0, #0xb78
  4080ac:	bl	404910 <xasprintf@plt>
  4080b0:	str	x0, [sp, #64]
  4080b4:	b	4080c8 <ferror@plt+0x34d8>
  4080b8:	adrp	x0, 440000 <ferror@plt+0x3b410>
  4080bc:	add	x0, x0, #0xc10
  4080c0:	bl	404630 <xstrdup@plt>
  4080c4:	str	x0, [sp, #64]
  4080c8:	ldr	x1, [sp, #64]
  4080cc:	ldr	x0, [sp, #40]
  4080d0:	bl	404290 <message_comment_append@plt>
  4080d4:	ldr	x0, [sp, #64]
  4080d8:	bl	4048f0 <free@plt>
  4080dc:	ldr	x0, [sp, #40]
  4080e0:	mov	w1, #0x1                   	// #1
  4080e4:	strb	w1, [x0, #88]
  4080e8:	ldr	x0, [sp, #40]
  4080ec:	ldr	x19, [sp, #16]
  4080f0:	ldp	x29, x30, [sp], #80
  4080f4:	ret
  4080f8:	stp	x29, x30, [sp, #-144]!
  4080fc:	mov	x29, sp
  408100:	str	x0, [sp, #24]
  408104:	strb	wzr, [sp, #143]
  408108:	str	xzr, [sp, #128]
  40810c:	b	4081a8 <ferror@plt+0x35b8>
  408110:	ldr	x0, [sp, #24]
  408114:	ldr	x1, [x0]
  408118:	ldr	x0, [sp, #128]
  40811c:	lsl	x0, x0, #3
  408120:	add	x0, x1, x0
  408124:	ldr	x0, [x0]
  408128:	ldr	x0, [x0, #8]
  40812c:	str	x0, [sp, #88]
  408130:	str	xzr, [sp, #120]
  408134:	b	40817c <ferror@plt+0x358c>
  408138:	ldr	x0, [sp, #88]
  40813c:	ldr	x1, [x0]
  408140:	ldr	x0, [sp, #120]
  408144:	lsl	x0, x0, #3
  408148:	add	x0, x1, x0
  40814c:	ldr	x0, [x0]
  408150:	str	x0, [sp, #80]
  408154:	ldr	x0, [sp, #80]
  408158:	ldr	x0, [x0, #16]
  40815c:	cmp	x0, #0x0
  408160:	b.eq	408170 <ferror@plt+0x3580>  // b.none
  408164:	mov	w0, #0x1                   	// #1
  408168:	strb	w0, [sp, #143]
  40816c:	b	408190 <ferror@plt+0x35a0>
  408170:	ldr	x0, [sp, #120]
  408174:	add	x0, x0, #0x1
  408178:	str	x0, [sp, #120]
  40817c:	ldr	x0, [sp, #88]
  408180:	ldr	x0, [x0, #8]
  408184:	ldr	x1, [sp, #120]
  408188:	cmp	x1, x0
  40818c:	b.cc	408138 <ferror@plt+0x3548>  // b.lo, b.ul, b.last
  408190:	ldrb	w0, [sp, #143]
  408194:	cmp	w0, #0x0
  408198:	b.ne	4081c0 <ferror@plt+0x35d0>  // b.any
  40819c:	ldr	x0, [sp, #128]
  4081a0:	add	x0, x0, #0x1
  4081a4:	str	x0, [sp, #128]
  4081a8:	ldr	x0, [sp, #24]
  4081ac:	ldr	x0, [x0, #8]
  4081b0:	ldr	x1, [sp, #128]
  4081b4:	cmp	x1, x0
  4081b8:	b.cc	408110 <ferror@plt+0x3520>  // b.lo, b.ul, b.last
  4081bc:	b	4081c4 <ferror@plt+0x35d4>
  4081c0:	nop
  4081c4:	ldrb	w0, [sp, #143]
  4081c8:	cmp	w0, #0x0
  4081cc:	b.eq	408334 <ferror@plt+0x3744>  // b.none
  4081d0:	ldr	x0, [sp, #24]
  4081d4:	ldr	x0, [x0]
  4081d8:	ldr	x0, [x0]
  4081dc:	ldr	x3, [x0, #8]
  4081e0:	adrp	x0, 43e000 <ferror@plt+0x39410>
  4081e4:	add	x2, x0, #0x3c0
  4081e8:	mov	x1, #0x0                   	// #0
  4081ec:	mov	x0, x3
  4081f0:	bl	404b50 <message_list_search@plt>
  4081f4:	str	x0, [sp, #72]
  4081f8:	ldr	x0, [sp, #72]
  4081fc:	cmp	x0, #0x0
  408200:	b.eq	408334 <ferror@plt+0x3744>  // b.none
  408204:	ldr	x0, [sp, #72]
  408208:	ldr	x2, [x0, #24]
  40820c:	adrp	x0, 440000 <ferror@plt+0x3b410>
  408210:	add	x1, x0, #0xc78
  408214:	mov	x0, x2
  408218:	bl	404aa0 <c_strstr@plt>
  40821c:	cmp	x0, #0x0
  408220:	b.ne	408334 <ferror@plt+0x3744>  // b.any
  408224:	ldr	x0, [sp, #72]
  408228:	ldr	x0, [x0, #24]
  40822c:	bl	404280 <strlen@plt>
  408230:	str	x0, [sp, #64]
  408234:	adrp	x0, 440000 <ferror@plt+0x3b410>
  408238:	add	x0, x0, #0xc88
  40823c:	str	x0, [sp, #112]
  408240:	ldr	x0, [sp, #64]
  408244:	cmp	x0, #0x0
  408248:	b.eq	40826c <ferror@plt+0x367c>  // b.none
  40824c:	ldr	x0, [sp, #72]
  408250:	ldr	x1, [x0, #24]
  408254:	ldr	x0, [sp, #64]
  408258:	sub	x0, x0, #0x1
  40825c:	add	x0, x1, x0
  408260:	ldrb	w0, [x0]
  408264:	cmp	w0, #0xa
  408268:	b.ne	408278 <ferror@plt+0x3688>  // b.any
  40826c:	ldr	x0, [sp, #112]
  408270:	add	x0, x0, #0x1
  408274:	str	x0, [sp, #112]
  408278:	ldr	x0, [sp, #112]
  40827c:	bl	404280 <strlen@plt>
  408280:	str	x0, [sp, #56]
  408284:	ldr	x0, [sp, #72]
  408288:	ldr	x1, [x0, #32]
  40828c:	ldr	x0, [sp, #56]
  408290:	add	x0, x1, x0
  408294:	bl	404620 <xmalloc@plt>
  408298:	str	x0, [sp, #48]
  40829c:	ldr	x0, [sp, #72]
  4082a0:	ldr	x0, [x0, #24]
  4082a4:	ldr	x2, [sp, #64]
  4082a8:	mov	x1, x0
  4082ac:	ldr	x0, [sp, #48]
  4082b0:	bl	404220 <memcpy@plt>
  4082b4:	ldr	x1, [sp, #48]
  4082b8:	ldr	x0, [sp, #64]
  4082bc:	add	x0, x1, x0
  4082c0:	ldr	x2, [sp, #56]
  4082c4:	ldr	x1, [sp, #112]
  4082c8:	bl	404220 <memcpy@plt>
  4082cc:	ldr	x1, [sp, #64]
  4082d0:	ldr	x0, [sp, #56]
  4082d4:	add	x0, x1, x0
  4082d8:	ldr	x1, [sp, #48]
  4082dc:	add	x3, x1, x0
  4082e0:	ldr	x0, [sp, #72]
  4082e4:	ldr	x1, [x0, #24]
  4082e8:	ldr	x0, [sp, #64]
  4082ec:	add	x4, x1, x0
  4082f0:	ldr	x0, [sp, #72]
  4082f4:	ldr	x1, [x0, #32]
  4082f8:	ldr	x0, [sp, #64]
  4082fc:	sub	x0, x1, x0
  408300:	mov	x2, x0
  408304:	mov	x1, x4
  408308:	mov	x0, x3
  40830c:	bl	404220 <memcpy@plt>
  408310:	ldr	x0, [sp, #72]
  408314:	ldr	x1, [sp, #48]
  408318:	str	x1, [x0, #24]
  40831c:	ldr	x0, [sp, #72]
  408320:	ldr	x1, [x0, #32]
  408324:	ldr	x0, [sp, #56]
  408328:	add	x1, x1, x0
  40832c:	ldr	x0, [sp, #72]
  408330:	str	x1, [x0, #32]
  408334:	strb	wzr, [sp, #111]
  408338:	str	xzr, [sp, #96]
  40833c:	b	408390 <ferror@plt+0x37a0>
  408340:	ldr	x0, [sp, #24]
  408344:	ldr	x1, [x0]
  408348:	ldr	x0, [sp, #96]
  40834c:	lsl	x0, x0, #3
  408350:	add	x0, x1, x0
  408354:	ldr	x0, [x0]
  408358:	ldr	x0, [x0, #8]
  40835c:	str	x0, [sp, #32]
  408360:	ldr	x0, [sp, #32]
  408364:	bl	404420 <is_ascii_message_list@plt>
  408368:	and	w0, w0, #0xff
  40836c:	eor	w0, w0, #0x1
  408370:	and	w0, w0, #0xff
  408374:	cmp	w0, #0x0
  408378:	b.eq	408384 <ferror@plt+0x3794>  // b.none
  40837c:	mov	w0, #0x1                   	// #1
  408380:	strb	w0, [sp, #111]
  408384:	ldr	x0, [sp, #96]
  408388:	add	x0, x0, #0x1
  40838c:	str	x0, [sp, #96]
  408390:	ldr	x0, [sp, #24]
  408394:	ldr	x0, [x0, #8]
  408398:	ldr	x1, [sp, #96]
  40839c:	cmp	x1, x0
  4083a0:	b.cc	408340 <ferror@plt+0x3750>  // b.lo, b.ul, b.last
  4083a4:	ldrb	w0, [sp, #111]
  4083a8:	cmp	w0, #0x0
  4083ac:	b.ne	4083c8 <ferror@plt+0x37d8>  // b.any
  4083b0:	adrp	x0, 460000 <default_parse_debrief>
  4083b4:	add	x0, x0, #0x510
  4083b8:	ldr	x0, [x0]
  4083bc:	ldrb	w0, [x0, #8]
  4083c0:	cmp	w0, #0x0
  4083c4:	b.eq	408404 <ferror@plt+0x3814>  // b.none
  4083c8:	ldr	x0, [sp, #24]
  4083cc:	ldr	x0, [x0]
  4083d0:	ldr	x0, [x0]
  4083d4:	ldr	x0, [x0, #8]
  4083d8:	str	x0, [sp, #40]
  4083dc:	adrp	x0, 461000 <sentence_end_required_spaces>
  4083e0:	add	x0, x0, #0x30
  4083e4:	ldr	x1, [x0]
  4083e8:	adrp	x0, 461000 <sentence_end_required_spaces>
  4083ec:	add	x0, x0, #0x30
  4083f0:	ldr	x0, [x0]
  4083f4:	mov	x3, #0x0                   	// #0
  4083f8:	mov	x2, x0
  4083fc:	ldr	x0, [sp, #40]
  408400:	bl	404480 <iconv_message_list@plt>
  408404:	nop
  408408:	ldp	x29, x30, [sp], #144
  40840c:	ret
  408410:	stp	x29, x30, [sp, #-96]!
  408414:	mov	x29, sp
  408418:	str	x19, [sp, #16]
  40841c:	mov	x19, x8
  408420:	str	x0, [sp, #40]
  408424:	adrp	x0, 460000 <default_parse_debrief>
  408428:	add	x0, x0, #0x580
  40842c:	str	x0, [sp, #88]
  408430:	b	4085b0 <ferror@plt+0x39c0>
  408434:	ldr	x0, [sp, #88]
  408438:	ldr	x0, [x0]
  40843c:	mov	x1, x0
  408440:	ldr	x0, [sp, #40]
  408444:	bl	404a90 <c_strcasecmp@plt>
  408448:	cmp	w0, #0x0
  40844c:	b.ne	4085a4 <ferror@plt+0x39b4>  // b.any
  408450:	ldr	x0, [sp, #88]
  408454:	ldr	x0, [x0, #8]
  408458:	str	x0, [sp, #48]
  40845c:	ldr	x0, [sp, #88]
  408460:	ldr	x0, [x0, #16]
  408464:	str	x0, [sp, #56]
  408468:	ldr	x0, [sp, #88]
  40846c:	ldr	x0, [x0, #24]
  408470:	str	x0, [sp, #64]
  408474:	ldr	x0, [sp, #88]
  408478:	ldr	x0, [x0, #32]
  40847c:	str	x0, [sp, #72]
  408480:	str	xzr, [sp, #80]
  408484:	adrp	x0, 461000 <sentence_end_required_spaces>
  408488:	add	x0, x0, #0xaf0
  40848c:	ldrb	w0, [x0]
  408490:	cmp	w0, #0x0
  408494:	b.eq	4084dc <ferror@plt+0x38ec>  // b.none
  408498:	ldr	x0, [sp, #88]
  40849c:	ldr	x2, [x0]
  4084a0:	adrp	x0, 43e000 <ferror@plt+0x39410>
  4084a4:	add	x1, x0, #0x410
  4084a8:	mov	x0, x2
  4084ac:	bl	404840 <strcmp@plt>
  4084b0:	cmp	w0, #0x0
  4084b4:	b.ne	4084dc <ferror@plt+0x38ec>  // b.any
  4084b8:	adrp	x0, 461000 <sentence_end_required_spaces>
  4084bc:	add	x0, x0, #0x118
  4084c0:	str	x0, [sp, #56]
  4084c4:	adrp	x0, 460000 <default_parse_debrief>
  4084c8:	add	x0, x0, #0xe50
  4084cc:	str	x0, [sp, #72]
  4084d0:	adrp	x0, 460000 <default_parse_debrief>
  4084d4:	add	x0, x0, #0xfd8
  4084d8:	str	x0, [sp, #80]
  4084dc:	adrp	x0, 461000 <sentence_end_required_spaces>
  4084e0:	add	x0, x0, #0xaf1
  4084e4:	ldrb	w0, [x0]
  4084e8:	cmp	w0, #0x0
  4084ec:	b.eq	408534 <ferror@plt+0x3944>  // b.none
  4084f0:	ldr	x0, [sp, #88]
  4084f4:	ldr	x2, [x0]
  4084f8:	adrp	x0, 43e000 <ferror@plt+0x39410>
  4084fc:	add	x1, x0, #0x410
  408500:	mov	x0, x2
  408504:	bl	404840 <strcmp@plt>
  408508:	cmp	w0, #0x0
  40850c:	b.ne	408534 <ferror@plt+0x3944>  // b.any
  408510:	adrp	x0, 461000 <sentence_end_required_spaces>
  408514:	add	x0, x0, #0x190
  408518:	str	x0, [sp, #56]
  40851c:	adrp	x0, 461000 <sentence_end_required_spaces>
  408520:	add	x0, x0, #0x8
  408524:	str	x0, [sp, #72]
  408528:	adrp	x0, 460000 <default_parse_debrief>
  40852c:	add	x0, x0, #0xfa0
  408530:	str	x0, [sp, #80]
  408534:	adrp	x0, 461000 <sentence_end_required_spaces>
  408538:	add	x0, x0, #0xaf2
  40853c:	ldrb	w0, [x0]
  408540:	cmp	w0, #0x0
  408544:	b.eq	408580 <ferror@plt+0x3990>  // b.none
  408548:	ldr	x0, [sp, #88]
  40854c:	ldr	x2, [x0]
  408550:	adrp	x0, 43e000 <ferror@plt+0x39410>
  408554:	add	x1, x0, #0x410
  408558:	mov	x0, x2
  40855c:	bl	404840 <strcmp@plt>
  408560:	cmp	w0, #0x0
  408564:	b.ne	408580 <ferror@plt+0x3990>  // b.any
  408568:	adrp	x0, 461000 <sentence_end_required_spaces>
  40856c:	add	x0, x0, #0x208
  408570:	str	x0, [sp, #56]
  408574:	adrp	x0, 460000 <default_parse_debrief>
  408578:	add	x0, x0, #0xe80
  40857c:	str	x0, [sp, #72]
  408580:	mov	x1, x19
  408584:	add	x0, sp, #0x30
  408588:	ldp	x2, x3, [x0]
  40858c:	stp	x2, x3, [x1]
  408590:	ldp	x2, x3, [x0, #16]
  408594:	stp	x2, x3, [x1, #16]
  408598:	ldr	x0, [x0, #32]
  40859c:	str	x0, [x1, #32]
  4085a0:	b	408610 <ferror@plt+0x3a20>
  4085a4:	ldr	x0, [sp, #88]
  4085a8:	add	x0, x0, #0x28
  4085ac:	str	x0, [sp, #88]
  4085b0:	adrp	x0, 460000 <default_parse_debrief>
  4085b4:	add	x0, x0, #0xa30
  4085b8:	ldr	x1, [sp, #88]
  4085bc:	cmp	x1, x0
  4085c0:	b.cc	408434 <ferror@plt+0x3844>  // b.lo, b.ul, b.last
  4085c4:	adrp	x0, 440000 <ferror@plt+0x3b410>
  4085c8:	add	x0, x0, #0xcc0
  4085cc:	bl	404b80 <gettext@plt>
  4085d0:	ldr	x3, [sp, #40]
  4085d4:	mov	x2, x0
  4085d8:	mov	w1, #0x0                   	// #0
  4085dc:	mov	w0, #0x1                   	// #1
  4085e0:	bl	4042f0 <error@plt>
  4085e4:	stp	xzr, xzr, [sp, #48]
  4085e8:	stp	xzr, xzr, [sp, #64]
  4085ec:	str	xzr, [sp, #80]
  4085f0:	mov	x1, x19
  4085f4:	add	x0, sp, #0x30
  4085f8:	ldp	x2, x3, [x0]
  4085fc:	stp	x2, x3, [x1]
  408600:	ldp	x2, x3, [x0, #16]
  408604:	stp	x2, x3, [x1, #16]
  408608:	ldr	x0, [x0, #32]
  40860c:	str	x0, [x1, #32]
  408610:	ldr	x19, [sp, #16]
  408614:	ldp	x29, x30, [sp], #96
  408618:	ret
  40861c:	stp	x29, x30, [sp, #-48]!
  408620:	mov	x29, sp
  408624:	str	x0, [sp, #24]
  408628:	adrp	x0, 460000 <default_parse_debrief>
  40862c:	add	x0, x0, #0xa30
  408630:	str	x0, [sp, #40]
  408634:	b	40866c <ferror@plt+0x3a7c>
  408638:	ldr	x0, [sp, #40]
  40863c:	ldr	x0, [x0]
  408640:	mov	x1, x0
  408644:	ldr	x0, [sp, #24]
  408648:	bl	404840 <strcmp@plt>
  40864c:	cmp	w0, #0x0
  408650:	b.ne	408660 <ferror@plt+0x3a70>  // b.any
  408654:	ldr	x0, [sp, #40]
  408658:	ldr	x0, [x0, #8]
  40865c:	b	408684 <ferror@plt+0x3a94>
  408660:	ldr	x0, [sp, #40]
  408664:	add	x0, x0, #0x10
  408668:	str	x0, [sp, #40]
  40866c:	adrp	x0, 460000 <default_parse_debrief>
  408670:	add	x0, x0, #0xd30
  408674:	ldr	x1, [sp, #40]
  408678:	cmp	x1, x0
  40867c:	b.cc	408638 <ferror@plt+0x3a48>  // b.lo, b.ul, b.last
  408680:	mov	x0, #0x0                   	// #0
  408684:	ldp	x29, x30, [sp], #48
  408688:	ret
  40868c:	stp	x29, x30, [sp, #-80]!
  408690:	mov	x29, sp
  408694:	str	w0, [sp, #44]
  408698:	str	x1, [sp, #32]
  40869c:	str	x2, [sp, #24]
  4086a0:	ldr	x0, [sp, #24]
  4086a4:	cmn	x0, #0x1
  4086a8:	b.ne	4086b4 <ferror@plt+0x3ac4>  // b.any
  4086ac:	strb	wzr, [sp, #48]
  4086b0:	b	4086d0 <ferror@plt+0x3ae0>
  4086b4:	ldr	x0, [sp, #24]
  4086b8:	add	x3, sp, #0x30
  4086bc:	mov	x2, x0
  4086c0:	adrp	x0, 440000 <ferror@plt+0x3b410>
  4086c4:	add	x1, x0, #0xf70
  4086c8:	mov	x0, x3
  4086cc:	bl	4043f0 <sprintf@plt>
  4086d0:	ldr	w0, [sp, #44]
  4086d4:	cmp	w0, #0x2
  4086d8:	b.eq	40875c <ferror@plt+0x3b6c>  // b.none
  4086dc:	ldr	w0, [sp, #44]
  4086e0:	cmp	w0, #0x2
  4086e4:	b.hi	408788 <ferror@plt+0x3b98>  // b.pmore
  4086e8:	ldr	w0, [sp, #44]
  4086ec:	cmp	w0, #0x0
  4086f0:	b.eq	408704 <ferror@plt+0x3b14>  // b.none
  4086f4:	ldr	w0, [sp, #44]
  4086f8:	cmp	w0, #0x1
  4086fc:	b.eq	408730 <ferror@plt+0x3b40>  // b.none
  408700:	b	408788 <ferror@plt+0x3b98>
  408704:	adrp	x0, 440000 <ferror@plt+0x3b410>
  408708:	add	x0, x0, #0xf78
  40870c:	bl	404b80 <gettext@plt>
  408710:	mov	x3, x0
  408714:	add	x0, sp, #0x30
  408718:	mov	x2, x0
  40871c:	ldr	x1, [sp, #32]
  408720:	mov	x0, x3
  408724:	bl	404910 <xasprintf@plt>
  408728:	str	x0, [sp, #72]
  40872c:	b	40878c <ferror@plt+0x3b9c>
  408730:	adrp	x0, 440000 <ferror@plt+0x3b410>
  408734:	add	x0, x0, #0xf98
  408738:	bl	404b80 <gettext@plt>
  40873c:	mov	x3, x0
  408740:	add	x0, sp, #0x30
  408744:	mov	x2, x0
  408748:	ldr	x1, [sp, #32]
  40874c:	mov	x0, x3
  408750:	bl	404910 <xasprintf@plt>
  408754:	str	x0, [sp, #72]
  408758:	b	40878c <ferror@plt+0x3b9c>
  40875c:	adrp	x0, 440000 <ferror@plt+0x3b410>
  408760:	add	x0, x0, #0xfc0
  408764:	bl	404b80 <gettext@plt>
  408768:	mov	x3, x0
  40876c:	add	x0, sp, #0x30
  408770:	mov	x2, x0
  408774:	ldr	x1, [sp, #32]
  408778:	mov	x0, x3
  40877c:	bl	404910 <xasprintf@plt>
  408780:	str	x0, [sp, #72]
  408784:	b	40878c <ferror@plt+0x3b9c>
  408788:	bl	4047b0 <abort@plt>
  40878c:	ldr	x0, [sp, #72]
  408790:	ldp	x29, x30, [sp], #80
  408794:	ret
  408798:	stp	x29, x30, [sp, #-96]!
  40879c:	mov	x29, sp
  4087a0:	stp	x19, x20, [sp, #16]
  4087a4:	str	x0, [sp, #56]
  4087a8:	str	w1, [sp, #52]
  4087ac:	str	x2, [sp, #40]
  4087b0:	str	x3, [sp, #32]
  4087b4:	adrp	x0, 463000 <program_name+0x1fa8>
  4087b8:	add	x0, x0, #0x5b0
  4087bc:	ldr	x1, [x0]
  4087c0:	adrp	x0, 460000 <default_parse_debrief>
  4087c4:	add	x0, x0, #0xf98
  4087c8:	ldr	x0, [x0]
  4087cc:	cmp	x1, x0
  4087d0:	b.ne	408848 <ferror@plt+0x3c58>  // b.any
  4087d4:	ldr	x0, [sp, #56]
  4087d8:	bl	4047a0 <is_ascii_string@plt>
  4087dc:	and	w0, w0, #0xff
  4087e0:	eor	w0, w0, #0x1
  4087e4:	and	w0, w0, #0xff
  4087e8:	cmp	w0, #0x0
  4087ec:	b.eq	4088b4 <ferror@plt+0x3cc4>  // b.none
  4087f0:	adrp	x0, 440000 <ferror@plt+0x3b410>
  4087f4:	add	x0, x0, #0xfe0
  4087f8:	bl	404630 <xstrdup@plt>
  4087fc:	mov	x19, x0
  408800:	ldr	x2, [sp, #32]
  408804:	ldr	x1, [sp, #40]
  408808:	ldr	w0, [sp, #52]
  40880c:	bl	40868c <ferror@plt+0x3a9c>
  408810:	mov	x20, x0
  408814:	adrp	x0, 440000 <ferror@plt+0x3b410>
  408818:	add	x0, x0, #0xfe8
  40881c:	bl	404b80 <gettext@plt>
  408820:	mov	x2, x0
  408824:	mov	x1, x20
  408828:	adrp	x0, 441000 <ferror@plt+0x3c410>
  40882c:	add	x0, x0, #0x20
  408830:	bl	404910 <xasprintf@plt>
  408834:	mov	x1, x0
  408838:	mov	x0, x19
  40883c:	bl	4048b0 <multiline_error@plt>
  408840:	mov	w0, #0x1                   	// #1
  408844:	bl	4042c0 <exit@plt>
  408848:	adrp	x0, 463000 <program_name+0x1fa8>
  40884c:	add	x0, x0, #0x5b0
  408850:	ldr	x1, [x0]
  408854:	adrp	x0, 461000 <sentence_end_required_spaces>
  408858:	add	x0, x0, #0x30
  40885c:	ldr	x0, [x0]
  408860:	cmp	x1, x0
  408864:	b.eq	4088b4 <ferror@plt+0x3cc4>  // b.none
  408868:	adrp	x0, 463000 <program_name+0x1fa8>
  40886c:	add	x0, x0, #0x5b0
  408870:	ldr	x0, [x0]
  408874:	str	x0, [sp, #64]
  408878:	adrp	x0, 461000 <sentence_end_required_spaces>
  40887c:	add	x0, x0, #0x30
  408880:	ldr	x0, [x0]
  408884:	str	x0, [sp, #72]
  408888:	ldr	x0, [sp, #40]
  40888c:	str	x0, [sp, #80]
  408890:	str	xzr, [sp, #88]
  408894:	adrp	x0, 463000 <program_name+0x1fa8>
  408898:	add	x0, x0, #0x5a0
  40889c:	ldr	x0, [x0]
  4088a0:	add	x1, sp, #0x40
  4088a4:	mov	x2, x1
  4088a8:	ldr	x1, [sp, #56]
  4088ac:	bl	404a60 <convert_string_directly@plt>
  4088b0:	str	x0, [sp, #56]
  4088b4:	ldr	x0, [sp, #56]
  4088b8:	ldp	x19, x20, [sp, #16]
  4088bc:	ldp	x29, x30, [sp], #96
  4088c0:	ret
  4088c4:	stp	x29, x30, [sp, #-64]!
  4088c8:	mov	x29, sp
  4088cc:	str	w0, [sp, #44]
  4088d0:	str	x1, [sp, #32]
  4088d4:	str	x2, [sp, #24]
  4088d8:	ldr	x0, [sp, #24]
  4088dc:	add	x0, x0, #0x17
  4088e0:	and	x0, x0, #0xfffffffffffffff8
  4088e4:	bl	404620 <xmalloc@plt>
  4088e8:	str	x0, [sp, #56]
  4088ec:	ldr	w0, [sp, #44]
  4088f0:	and	w1, w0, #0xff
  4088f4:	ldr	x0, [sp, #56]
  4088f8:	strb	w1, [x0]
  4088fc:	ldr	x0, [sp, #56]
  408900:	ldr	x1, [sp, #24]
  408904:	str	x1, [x0, #8]
  408908:	ldr	x0, [sp, #56]
  40890c:	add	x0, x0, #0x10
  408910:	ldr	x2, [sp, #24]
  408914:	ldr	x1, [sp, #32]
  408918:	bl	404220 <memcpy@plt>
  40891c:	ldr	x0, [sp, #56]
  408920:	ldp	x29, x30, [sp], #64
  408924:	ret
  408928:	stp	x29, x30, [sp, #-32]!
  40892c:	mov	x29, sp
  408930:	str	x0, [sp, #24]
  408934:	ldr	x0, [sp, #24]
  408938:	ldrb	w0, [x0]
  40893c:	mov	w3, w0
  408940:	ldr	x0, [sp, #24]
  408944:	add	x1, x0, #0x10
  408948:	ldr	x0, [sp, #24]
  40894c:	ldr	x0, [x0, #8]
  408950:	mov	x2, x0
  408954:	mov	w0, w3
  408958:	bl	4088c4 <ferror@plt+0x3cd4>
  40895c:	ldp	x29, x30, [sp], #32
  408960:	ret
  408964:	stp	x29, x30, [sp, #-80]!
  408968:	mov	x29, sp
  40896c:	str	x19, [sp, #16]
  408970:	str	x0, [sp, #56]
  408974:	str	w1, [sp, #52]
  408978:	str	x2, [sp, #40]
  40897c:	str	w3, [sp, #48]
  408980:	mov	x0, #0x28                  	// #40
  408984:	bl	404620 <xmalloc@plt>
  408988:	str	x0, [sp, #72]
  40898c:	ldr	x0, [sp, #56]
  408990:	ldrb	w0, [x0]
  408994:	cmp	w0, #0x0
  408998:	b.ne	4089b0 <ferror@plt+0x3dc0>  // b.any
  40899c:	ldr	x0, [sp, #72]
  4089a0:	str	xzr, [x0]
  4089a4:	ldr	x0, [sp, #72]
  4089a8:	str	xzr, [x0, #8]
  4089ac:	b	408a7c <ferror@plt+0x3e8c>
  4089b0:	mov	x1, #0x8                   	// #8
  4089b4:	mov	x0, #0x1                   	// #1
  4089b8:	bl	404bd0 <xnmalloc@plt>
  4089bc:	mov	x1, x0
  4089c0:	ldr	x0, [sp, #72]
  4089c4:	str	x1, [x0]
  4089c8:	adrp	x0, 463000 <program_name+0x1fa8>
  4089cc:	add	x0, x0, #0x5b0
  4089d0:	ldr	x1, [x0]
  4089d4:	adrp	x0, 460000 <default_parse_debrief>
  4089d8:	add	x0, x0, #0xf98
  4089dc:	ldr	x0, [x0]
  4089e0:	cmp	x1, x0
  4089e4:	b.eq	408a08 <ferror@plt+0x3e18>  // b.none
  4089e8:	adrp	x0, 463000 <program_name+0x1fa8>
  4089ec:	add	x0, x0, #0x5b0
  4089f0:	ldr	x1, [x0]
  4089f4:	adrp	x0, 461000 <sentence_end_required_spaces>
  4089f8:	add	x0, x0, #0x30
  4089fc:	ldr	x0, [x0]
  408a00:	cmp	x1, x0
  408a04:	b.ne	408a48 <ferror@plt+0x3e58>  // b.any
  408a08:	ldr	x0, [sp, #56]
  408a0c:	bl	4047a0 <is_ascii_string@plt>
  408a10:	and	w0, w0, #0xff
  408a14:	cmp	w0, #0x0
  408a18:	b.eq	408a48 <ferror@plt+0x3e58>  // b.none
  408a1c:	ldr	x0, [sp, #56]
  408a20:	bl	404280 <strlen@plt>
  408a24:	mov	x1, x0
  408a28:	ldr	x0, [sp, #72]
  408a2c:	ldr	x19, [x0]
  408a30:	mov	x2, x1
  408a34:	ldr	x1, [sp, #56]
  408a38:	mov	w0, #0x1                   	// #1
  408a3c:	bl	4088c4 <ferror@plt+0x3cd4>
  408a40:	str	x0, [x19]
  408a44:	b	408a70 <ferror@plt+0x3e80>
  408a48:	ldr	x0, [sp, #56]
  408a4c:	bl	404280 <strlen@plt>
  408a50:	mov	x1, x0
  408a54:	ldr	x0, [sp, #72]
  408a58:	ldr	x19, [x0]
  408a5c:	mov	x2, x1
  408a60:	ldr	x1, [sp, #56]
  408a64:	mov	w0, #0x0                   	// #0
  408a68:	bl	4088c4 <ferror@plt+0x3cd4>
  408a6c:	str	x0, [x19]
  408a70:	ldr	x0, [sp, #72]
  408a74:	mov	x1, #0x1                   	// #1
  408a78:	str	x1, [x0, #8]
  408a7c:	ldr	x0, [sp, #72]
  408a80:	ldr	w1, [sp, #52]
  408a84:	str	w1, [x0, #16]
  408a88:	ldr	x0, [sp, #72]
  408a8c:	ldr	x1, [sp, #40]
  408a90:	str	x1, [x0, #24]
  408a94:	ldr	x0, [sp, #72]
  408a98:	ldr	w1, [sp, #48]
  408a9c:	str	w1, [x0, #32]
  408aa0:	ldr	x0, [sp, #72]
  408aa4:	ldr	x19, [sp, #16]
  408aa8:	ldp	x29, x30, [sp], #80
  408aac:	ret
  408ab0:	stp	x29, x30, [sp, #-80]!
  408ab4:	mov	x29, sp
  408ab8:	str	x19, [sp, #16]
  408abc:	str	x0, [sp, #56]
  408ac0:	str	w1, [sp, #52]
  408ac4:	str	x2, [sp, #40]
  408ac8:	str	w3, [sp, #48]
  408acc:	mov	x0, #0x28                  	// #40
  408ad0:	bl	404620 <xmalloc@plt>
  408ad4:	str	x0, [sp, #72]
  408ad8:	ldr	x0, [sp, #56]
  408adc:	ldrb	w0, [x0]
  408ae0:	cmp	w0, #0x0
  408ae4:	b.ne	408afc <ferror@plt+0x3f0c>  // b.any
  408ae8:	ldr	x0, [sp, #72]
  408aec:	str	xzr, [x0]
  408af0:	ldr	x0, [sp, #72]
  408af4:	str	xzr, [x0, #8]
  408af8:	b	408b48 <ferror@plt+0x3f58>
  408afc:	mov	x1, #0x8                   	// #8
  408b00:	mov	x0, #0x1                   	// #1
  408b04:	bl	404bd0 <xnmalloc@plt>
  408b08:	mov	x1, x0
  408b0c:	ldr	x0, [sp, #72]
  408b10:	str	x1, [x0]
  408b14:	ldr	x0, [sp, #56]
  408b18:	bl	404280 <strlen@plt>
  408b1c:	mov	x1, x0
  408b20:	ldr	x0, [sp, #72]
  408b24:	ldr	x19, [x0]
  408b28:	mov	x2, x1
  408b2c:	ldr	x1, [sp, #56]
  408b30:	mov	w0, #0x1                   	// #1
  408b34:	bl	4088c4 <ferror@plt+0x3cd4>
  408b38:	str	x0, [x19]
  408b3c:	ldr	x0, [sp, #72]
  408b40:	mov	x1, #0x1                   	// #1
  408b44:	str	x1, [x0, #8]
  408b48:	ldr	x0, [sp, #72]
  408b4c:	ldr	w1, [sp, #52]
  408b50:	str	w1, [x0, #16]
  408b54:	ldr	x0, [sp, #72]
  408b58:	ldr	x1, [sp, #40]
  408b5c:	str	x1, [x0, #24]
  408b60:	ldr	x0, [sp, #72]
  408b64:	ldr	w1, [sp, #48]
  408b68:	str	w1, [x0, #32]
  408b6c:	ldr	x0, [sp, #72]
  408b70:	ldr	x19, [sp, #16]
  408b74:	ldp	x29, x30, [sp], #80
  408b78:	ret
  408b7c:	stp	x29, x30, [sp, #-80]!
  408b80:	mov	x29, sp
  408b84:	str	x19, [sp, #16]
  408b88:	str	x0, [sp, #40]
  408b8c:	mov	x0, #0x28                  	// #40
  408b90:	bl	404620 <xmalloc@plt>
  408b94:	str	x0, [sp, #64]
  408b98:	ldr	x0, [sp, #40]
  408b9c:	ldr	x0, [x0, #8]
  408ba0:	str	x0, [sp, #56]
  408ba4:	ldr	x0, [sp, #56]
  408ba8:	cmp	x0, #0x0
  408bac:	b.ne	408bc4 <ferror@plt+0x3fd4>  // b.any
  408bb0:	ldr	x0, [sp, #64]
  408bb4:	str	xzr, [x0]
  408bb8:	ldr	x0, [sp, #64]
  408bbc:	str	xzr, [x0, #8]
  408bc0:	b	408c44 <ferror@plt+0x4054>
  408bc4:	mov	x1, #0x8                   	// #8
  408bc8:	ldr	x0, [sp, #56]
  408bcc:	bl	404bd0 <xnmalloc@plt>
  408bd0:	mov	x1, x0
  408bd4:	ldr	x0, [sp, #64]
  408bd8:	str	x1, [x0]
  408bdc:	str	xzr, [sp, #72]
  408be0:	b	408c28 <ferror@plt+0x4038>
  408be4:	ldr	x0, [sp, #40]
  408be8:	ldr	x1, [x0]
  408bec:	ldr	x0, [sp, #72]
  408bf0:	lsl	x0, x0, #3
  408bf4:	add	x0, x1, x0
  408bf8:	ldr	x2, [x0]
  408bfc:	ldr	x0, [sp, #64]
  408c00:	ldr	x1, [x0]
  408c04:	ldr	x0, [sp, #72]
  408c08:	lsl	x0, x0, #3
  408c0c:	add	x19, x1, x0
  408c10:	mov	x0, x2
  408c14:	bl	408928 <ferror@plt+0x3d38>
  408c18:	str	x0, [x19]
  408c1c:	ldr	x0, [sp, #72]
  408c20:	add	x0, x0, #0x1
  408c24:	str	x0, [sp, #72]
  408c28:	ldr	x1, [sp, #72]
  408c2c:	ldr	x0, [sp, #56]
  408c30:	cmp	x1, x0
  408c34:	b.cc	408be4 <ferror@plt+0x3ff4>  // b.lo, b.ul, b.last
  408c38:	ldr	x0, [sp, #64]
  408c3c:	ldr	x1, [sp, #56]
  408c40:	str	x1, [x0, #8]
  408c44:	ldr	x0, [sp, #40]
  408c48:	ldr	w1, [x0, #16]
  408c4c:	ldr	x0, [sp, #64]
  408c50:	str	w1, [x0, #16]
  408c54:	ldr	x0, [sp, #40]
  408c58:	ldr	x1, [x0, #24]
  408c5c:	ldr	x0, [sp, #64]
  408c60:	str	x1, [x0, #24]
  408c64:	ldr	x0, [sp, #40]
  408c68:	ldr	w1, [x0, #32]
  408c6c:	ldr	x0, [sp, #64]
  408c70:	str	w1, [x0, #32]
  408c74:	ldr	x0, [sp, #64]
  408c78:	ldr	x19, [sp, #16]
  408c7c:	ldp	x29, x30, [sp], #80
  408c80:	ret
  408c84:	stp	x29, x30, [sp, #-144]!
  408c88:	mov	x29, sp
  408c8c:	str	x0, [sp, #24]
  408c90:	ldr	x0, [sp, #24]
  408c94:	ldr	x0, [x0, #8]
  408c98:	str	x0, [sp, #136]
  408c9c:	ldr	x0, [sp, #136]
  408ca0:	cmp	x0, #0x0
  408ca4:	b.ne	408cb8 <ferror@plt+0x40c8>  // b.any
  408ca8:	adrp	x0, 441000 <ferror@plt+0x3c410>
  408cac:	add	x0, x0, #0x28
  408cb0:	bl	404630 <xstrdup@plt>
  408cb4:	b	409084 <ferror@plt+0x4494>
  408cb8:	ldr	x0, [sp, #136]
  408cbc:	cmp	x0, #0x1
  408cc0:	b.ne	408d38 <ferror@plt+0x4148>  // b.any
  408cc4:	ldr	x0, [sp, #24]
  408cc8:	ldr	x0, [x0]
  408ccc:	ldr	x0, [x0]
  408cd0:	ldrb	w0, [x0]
  408cd4:	cmp	w0, #0x1
  408cd8:	b.ne	408d38 <ferror@plt+0x4148>  // b.any
  408cdc:	ldr	x0, [sp, #24]
  408ce0:	ldr	x0, [x0]
  408ce4:	ldr	x0, [x0]
  408ce8:	ldr	x0, [x0, #8]
  408cec:	str	x0, [sp, #88]
  408cf0:	ldr	x0, [sp, #88]
  408cf4:	add	x0, x0, #0x1
  408cf8:	bl	404620 <xmalloc@plt>
  408cfc:	str	x0, [sp, #80]
  408d00:	ldr	x0, [sp, #24]
  408d04:	ldr	x0, [x0]
  408d08:	ldr	x0, [x0]
  408d0c:	add	x0, x0, #0x10
  408d10:	ldr	x2, [sp, #88]
  408d14:	mov	x1, x0
  408d18:	ldr	x0, [sp, #80]
  408d1c:	bl	404220 <memcpy@plt>
  408d20:	ldr	x1, [sp, #80]
  408d24:	ldr	x0, [sp, #88]
  408d28:	add	x0, x1, x0
  408d2c:	strb	wzr, [x0]
  408d30:	ldr	x0, [sp, #80]
  408d34:	b	409084 <ferror@plt+0x4494>
  408d38:	str	xzr, [sp, #128]
  408d3c:	b	408dac <ferror@plt+0x41bc>
  408d40:	ldr	x0, [sp, #24]
  408d44:	ldr	x1, [x0]
  408d48:	ldr	x0, [sp, #128]
  408d4c:	lsl	x0, x0, #3
  408d50:	add	x0, x1, x0
  408d54:	ldr	x0, [x0]
  408d58:	add	x3, x0, #0x10
  408d5c:	ldr	x0, [sp, #24]
  408d60:	ldr	x1, [x0]
  408d64:	ldr	x0, [sp, #128]
  408d68:	lsl	x0, x0, #3
  408d6c:	add	x0, x1, x0
  408d70:	ldr	x0, [x0]
  408d74:	ldr	x0, [x0, #8]
  408d78:	mov	x2, x0
  408d7c:	mov	w1, #0x0                   	// #0
  408d80:	mov	x0, x3
  408d84:	bl	404a20 <memchr@plt>
  408d88:	cmp	x0, #0x0
  408d8c:	b.eq	408da0 <ferror@plt+0x41b0>  // b.none
  408d90:	ldr	x0, [sp, #128]
  408d94:	add	x0, x0, #0x1
  408d98:	str	x0, [sp, #136]
  408d9c:	b	408dc0 <ferror@plt+0x41d0>
  408da0:	ldr	x0, [sp, #128]
  408da4:	add	x0, x0, #0x1
  408da8:	str	x0, [sp, #128]
  408dac:	ldr	x0, [sp, #136]
  408db0:	sub	x0, x0, #0x1
  408db4:	ldr	x1, [sp, #128]
  408db8:	cmp	x1, x0
  408dbc:	b.cc	408d40 <ferror@plt+0x4150>  // b.lo, b.ul, b.last
  408dc0:	mov	x1, #0x8                   	// #8
  408dc4:	ldr	x0, [sp, #136]
  408dc8:	bl	404bd0 <xnmalloc@plt>
  408dcc:	str	x0, [sp, #72]
  408dd0:	str	xzr, [sp, #120]
  408dd4:	str	xzr, [sp, #112]
  408dd8:	b	408f18 <ferror@plt+0x4328>
  408ddc:	ldr	x0, [sp, #24]
  408de0:	ldr	x1, [x0]
  408de4:	ldr	x0, [sp, #112]
  408de8:	lsl	x0, x0, #3
  408dec:	add	x0, x1, x0
  408df0:	ldr	x0, [x0]
  408df4:	ldrb	w0, [x0]
  408df8:	cmp	w0, #0x0
  408dfc:	b.ne	408ee4 <ferror@plt+0x42f4>  // b.any
  408e00:	ldr	x0, [sp, #24]
  408e04:	ldr	x1, [x0]
  408e08:	ldr	x0, [sp, #112]
  408e0c:	lsl	x0, x0, #3
  408e10:	add	x0, x1, x0
  408e14:	ldr	x0, [x0]
  408e18:	ldr	x0, [x0, #8]
  408e1c:	str	x0, [sp, #56]
  408e20:	ldr	x0, [sp, #56]
  408e24:	add	x0, x0, #0x1
  408e28:	bl	404620 <xmalloc@plt>
  408e2c:	str	x0, [sp, #48]
  408e30:	ldr	x0, [sp, #24]
  408e34:	ldr	x1, [x0]
  408e38:	ldr	x0, [sp, #112]
  408e3c:	lsl	x0, x0, #3
  408e40:	add	x0, x1, x0
  408e44:	ldr	x0, [x0]
  408e48:	add	x0, x0, #0x10
  408e4c:	ldr	x2, [sp, #56]
  408e50:	mov	x1, x0
  408e54:	ldr	x0, [sp, #48]
  408e58:	bl	404220 <memcpy@plt>
  408e5c:	ldr	x1, [sp, #48]
  408e60:	ldr	x0, [sp, #56]
  408e64:	add	x0, x1, x0
  408e68:	strb	wzr, [x0]
  408e6c:	ldr	x0, [sp, #24]
  408e70:	ldr	w1, [x0, #16]
  408e74:	ldr	x0, [sp, #24]
  408e78:	ldr	x2, [x0, #24]
  408e7c:	ldr	x0, [sp, #24]
  408e80:	ldr	w0, [x0, #32]
  408e84:	sxtw	x0, w0
  408e88:	mov	x3, x0
  408e8c:	ldr	x0, [sp, #48]
  408e90:	bl	408798 <ferror@plt+0x3ba8>
  408e94:	str	x0, [sp, #40]
  408e98:	ldr	x1, [sp, #40]
  408e9c:	ldr	x0, [sp, #48]
  408ea0:	cmp	x1, x0
  408ea4:	b.eq	408eb0 <ferror@plt+0x42c0>  // b.none
  408ea8:	ldr	x0, [sp, #48]
  408eac:	bl	4048f0 <free@plt>
  408eb0:	ldr	x0, [sp, #112]
  408eb4:	lsl	x0, x0, #3
  408eb8:	ldr	x1, [sp, #72]
  408ebc:	add	x0, x1, x0
  408ec0:	ldr	x1, [sp, #40]
  408ec4:	str	x1, [x0]
  408ec8:	ldr	x0, [sp, #40]
  408ecc:	bl	404280 <strlen@plt>
  408ed0:	mov	x1, x0
  408ed4:	ldr	x0, [sp, #120]
  408ed8:	add	x0, x0, x1
  408edc:	str	x0, [sp, #120]
  408ee0:	b	408f0c <ferror@plt+0x431c>
  408ee4:	ldr	x0, [sp, #24]
  408ee8:	ldr	x1, [x0]
  408eec:	ldr	x0, [sp, #112]
  408ef0:	lsl	x0, x0, #3
  408ef4:	add	x0, x1, x0
  408ef8:	ldr	x0, [x0]
  408efc:	ldr	x0, [x0, #8]
  408f00:	ldr	x1, [sp, #120]
  408f04:	add	x0, x1, x0
  408f08:	str	x0, [sp, #120]
  408f0c:	ldr	x0, [sp, #112]
  408f10:	add	x0, x0, #0x1
  408f14:	str	x0, [sp, #112]
  408f18:	ldr	x1, [sp, #112]
  408f1c:	ldr	x0, [sp, #136]
  408f20:	cmp	x1, x0
  408f24:	b.cc	408ddc <ferror@plt+0x41ec>  // b.lo, b.ul, b.last
  408f28:	ldr	x0, [sp, #120]
  408f2c:	add	x0, x0, #0x1
  408f30:	bl	404620 <xmalloc@plt>
  408f34:	str	x0, [sp, #64]
  408f38:	ldr	x0, [sp, #64]
  408f3c:	str	x0, [sp, #104]
  408f40:	str	xzr, [sp, #96]
  408f44:	b	409028 <ferror@plt+0x4438>
  408f48:	ldr	x0, [sp, #24]
  408f4c:	ldr	x1, [x0]
  408f50:	ldr	x0, [sp, #96]
  408f54:	lsl	x0, x0, #3
  408f58:	add	x0, x1, x0
  408f5c:	ldr	x0, [x0]
  408f60:	ldrb	w0, [x0]
  408f64:	cmp	w0, #0x0
  408f68:	b.ne	408fac <ferror@plt+0x43bc>  // b.any
  408f6c:	ldr	x0, [sp, #96]
  408f70:	lsl	x0, x0, #3
  408f74:	ldr	x1, [sp, #72]
  408f78:	add	x0, x1, x0
  408f7c:	ldr	x0, [x0]
  408f80:	mov	x1, x0
  408f84:	ldr	x0, [sp, #104]
  408f88:	bl	4044a0 <stpcpy@plt>
  408f8c:	str	x0, [sp, #104]
  408f90:	ldr	x0, [sp, #96]
  408f94:	lsl	x0, x0, #3
  408f98:	ldr	x1, [sp, #72]
  408f9c:	add	x0, x1, x0
  408fa0:	ldr	x0, [x0]
  408fa4:	bl	4048f0 <free@plt>
  408fa8:	b	40901c <ferror@plt+0x442c>
  408fac:	ldr	x0, [sp, #24]
  408fb0:	ldr	x1, [x0]
  408fb4:	ldr	x0, [sp, #96]
  408fb8:	lsl	x0, x0, #3
  408fbc:	add	x0, x1, x0
  408fc0:	ldr	x0, [x0]
  408fc4:	add	x3, x0, #0x10
  408fc8:	ldr	x0, [sp, #24]
  408fcc:	ldr	x1, [x0]
  408fd0:	ldr	x0, [sp, #96]
  408fd4:	lsl	x0, x0, #3
  408fd8:	add	x0, x1, x0
  408fdc:	ldr	x0, [x0]
  408fe0:	ldr	x0, [x0, #8]
  408fe4:	mov	x2, x0
  408fe8:	mov	x1, x3
  408fec:	ldr	x0, [sp, #104]
  408ff0:	bl	404220 <memcpy@plt>
  408ff4:	ldr	x0, [sp, #24]
  408ff8:	ldr	x1, [x0]
  408ffc:	ldr	x0, [sp, #96]
  409000:	lsl	x0, x0, #3
  409004:	add	x0, x1, x0
  409008:	ldr	x0, [x0]
  40900c:	ldr	x0, [x0, #8]
  409010:	ldr	x1, [sp, #104]
  409014:	add	x0, x1, x0
  409018:	str	x0, [sp, #104]
  40901c:	ldr	x0, [sp, #96]
  409020:	add	x0, x0, #0x1
  409024:	str	x0, [sp, #96]
  409028:	ldr	x1, [sp, #96]
  40902c:	ldr	x0, [sp, #136]
  409030:	cmp	x1, x0
  409034:	b.cc	408f48 <ferror@plt+0x4358>  // b.lo, b.ul, b.last
  409038:	ldr	x1, [sp, #64]
  40903c:	ldr	x0, [sp, #120]
  409040:	add	x0, x1, x0
  409044:	ldr	x1, [sp, #104]
  409048:	cmp	x1, x0
  40904c:	b.eq	409070 <ferror@plt+0x4480>  // b.none
  409050:	adrp	x0, 441000 <ferror@plt+0x3c410>
  409054:	add	x3, x0, #0xc8
  409058:	mov	w2, #0xed                  	// #237
  40905c:	adrp	x0, 441000 <ferror@plt+0x3c410>
  409060:	add	x1, x0, #0x30
  409064:	adrp	x0, 441000 <ferror@plt+0x3c410>
  409068:	add	x0, x0, #0x48
  40906c:	bl	404b00 <__assert_fail@plt>
  409070:	ldr	x0, [sp, #104]
  409074:	strb	wzr, [x0]
  409078:	ldr	x0, [sp, #72]
  40907c:	bl	4048f0 <free@plt>
  409080:	ldr	x0, [sp, #64]
  409084:	ldp	x29, x30, [sp], #144
  409088:	ret
  40908c:	stp	x29, x30, [sp, #-64]!
  409090:	mov	x29, sp
  409094:	str	x0, [sp, #24]
  409098:	ldr	x0, [sp, #24]
  40909c:	ldr	x0, [x0]
  4090a0:	str	x0, [sp, #48]
  4090a4:	ldr	x0, [sp, #24]
  4090a8:	ldr	x0, [x0, #8]
  4090ac:	str	x0, [sp, #40]
  4090b0:	ldr	x0, [sp, #40]
  4090b4:	cmp	x0, #0x0
  4090b8:	b.eq	4090f8 <ferror@plt+0x4508>  // b.none
  4090bc:	str	xzr, [sp, #56]
  4090c0:	b	4090e8 <ferror@plt+0x44f8>
  4090c4:	ldr	x0, [sp, #56]
  4090c8:	lsl	x0, x0, #3
  4090cc:	ldr	x1, [sp, #48]
  4090d0:	add	x0, x1, x0
  4090d4:	ldr	x0, [x0]
  4090d8:	bl	4048f0 <free@plt>
  4090dc:	ldr	x0, [sp, #56]
  4090e0:	add	x0, x0, #0x1
  4090e4:	str	x0, [sp, #56]
  4090e8:	ldr	x1, [sp, #56]
  4090ec:	ldr	x0, [sp, #40]
  4090f0:	cmp	x1, x0
  4090f4:	b.cc	4090c4 <ferror@plt+0x44d4>  // b.lo, b.ul, b.last
  4090f8:	ldr	x0, [sp, #48]
  4090fc:	bl	4048f0 <free@plt>
  409100:	ldr	x0, [sp, #24]
  409104:	bl	4048f0 <free@plt>
  409108:	nop
  40910c:	ldp	x29, x30, [sp], #64
  409110:	ret
  409114:	stp	x29, x30, [sp, #-48]!
  409118:	mov	x29, sp
  40911c:	str	x0, [sp, #24]
  409120:	ldr	x0, [sp, #24]
  409124:	bl	408c84 <ferror@plt+0x4094>
  409128:	str	x0, [sp, #40]
  40912c:	ldr	x0, [sp, #24]
  409130:	bl	40908c <ferror@plt+0x449c>
  409134:	ldr	x0, [sp, #40]
  409138:	ldp	x29, x30, [sp], #48
  40913c:	ret
  409140:	stp	x29, x30, [sp, #-112]!
  409144:	mov	x29, sp
  409148:	str	x19, [sp, #16]
  40914c:	str	x0, [sp, #40]
  409150:	str	x1, [sp, #32]
  409154:	ldr	x0, [sp, #32]
  409158:	ldr	x0, [x0, #8]
  40915c:	cmp	x0, #0x0
  409160:	b.ne	409170 <ferror@plt+0x4580>  // b.any
  409164:	ldr	x0, [sp, #40]
  409168:	bl	408b7c <ferror@plt+0x3f8c>
  40916c:	b	409550 <ferror@plt+0x4960>
  409170:	ldr	x0, [sp, #40]
  409174:	ldr	x0, [x0, #8]
  409178:	cmp	x0, #0x0
  40917c:	b.ne	40918c <ferror@plt+0x459c>  // b.any
  409180:	ldr	x0, [sp, #32]
  409184:	bl	408b7c <ferror@plt+0x3f8c>
  409188:	b	409550 <ferror@plt+0x4960>
  40918c:	mov	x0, #0x28                  	// #40
  409190:	bl	404620 <xmalloc@plt>
  409194:	str	x0, [sp, #72]
  409198:	ldr	x0, [sp, #40]
  40919c:	ldr	x1, [x0, #8]
  4091a0:	ldr	x0, [sp, #32]
  4091a4:	ldr	x0, [x0, #8]
  4091a8:	add	x0, x1, x0
  4091ac:	str	x0, [sp, #104]
  4091b0:	ldr	x0, [sp, #40]
  4091b4:	ldr	x1, [x0]
  4091b8:	ldr	x0, [sp, #40]
  4091bc:	ldr	x0, [x0, #8]
  4091c0:	lsl	x0, x0, #3
  4091c4:	sub	x0, x0, #0x8
  4091c8:	add	x0, x1, x0
  4091cc:	ldr	x0, [x0]
  4091d0:	ldrb	w1, [x0]
  4091d4:	ldr	x0, [sp, #32]
  4091d8:	ldr	x0, [x0]
  4091dc:	ldr	x0, [x0]
  4091e0:	ldrb	w0, [x0]
  4091e4:	cmp	w1, w0
  4091e8:	b.ne	4093f4 <ferror@plt+0x4804>  // b.any
  4091ec:	ldr	x0, [sp, #104]
  4091f0:	sub	x0, x0, #0x1
  4091f4:	str	x0, [sp, #104]
  4091f8:	mov	x1, #0x8                   	// #8
  4091fc:	ldr	x0, [sp, #104]
  409200:	bl	404bd0 <xnmalloc@plt>
  409204:	mov	x1, x0
  409208:	ldr	x0, [sp, #72]
  40920c:	str	x1, [x0]
  409210:	str	xzr, [sp, #96]
  409214:	str	xzr, [sp, #88]
  409218:	b	409268 <ferror@plt+0x4678>
  40921c:	ldr	x0, [sp, #40]
  409220:	ldr	x1, [x0]
  409224:	ldr	x0, [sp, #88]
  409228:	lsl	x0, x0, #3
  40922c:	add	x0, x1, x0
  409230:	ldr	x3, [x0]
  409234:	ldr	x0, [sp, #72]
  409238:	ldr	x1, [x0]
  40923c:	ldr	x0, [sp, #96]
  409240:	add	x2, x0, #0x1
  409244:	str	x2, [sp, #96]
  409248:	lsl	x0, x0, #3
  40924c:	add	x19, x1, x0
  409250:	mov	x0, x3
  409254:	bl	408928 <ferror@plt+0x3d38>
  409258:	str	x0, [x19]
  40925c:	ldr	x0, [sp, #88]
  409260:	add	x0, x0, #0x1
  409264:	str	x0, [sp, #88]
  409268:	ldr	x0, [sp, #40]
  40926c:	ldr	x0, [x0, #8]
  409270:	sub	x0, x0, #0x1
  409274:	ldr	x1, [sp, #88]
  409278:	cmp	x1, x0
  40927c:	b.cc	40921c <ferror@plt+0x462c>  // b.lo, b.ul, b.last
  409280:	ldr	x0, [sp, #40]
  409284:	ldr	x1, [x0]
  409288:	ldr	x0, [sp, #88]
  40928c:	lsl	x0, x0, #3
  409290:	add	x0, x1, x0
  409294:	ldr	x0, [x0]
  409298:	ldr	x0, [x0, #8]
  40929c:	str	x0, [sp, #64]
  4092a0:	ldr	x0, [sp, #32]
  4092a4:	ldr	x0, [x0]
  4092a8:	ldr	x0, [x0]
  4092ac:	ldr	x0, [x0, #8]
  4092b0:	str	x0, [sp, #56]
  4092b4:	ldr	x1, [sp, #64]
  4092b8:	ldr	x0, [sp, #56]
  4092bc:	add	x0, x1, x0
  4092c0:	add	x0, x0, #0x17
  4092c4:	and	x0, x0, #0xfffffffffffffff8
  4092c8:	bl	404620 <xmalloc@plt>
  4092cc:	str	x0, [sp, #48]
  4092d0:	ldr	x0, [sp, #32]
  4092d4:	ldr	x0, [x0]
  4092d8:	ldr	x0, [x0]
  4092dc:	ldrb	w1, [x0]
  4092e0:	ldr	x0, [sp, #48]
  4092e4:	strb	w1, [x0]
  4092e8:	ldr	x1, [sp, #64]
  4092ec:	ldr	x0, [sp, #56]
  4092f0:	add	x1, x1, x0
  4092f4:	ldr	x0, [sp, #48]
  4092f8:	str	x1, [x0, #8]
  4092fc:	ldr	x0, [sp, #48]
  409300:	add	x3, x0, #0x10
  409304:	ldr	x0, [sp, #40]
  409308:	ldr	x1, [x0]
  40930c:	ldr	x0, [sp, #88]
  409310:	lsl	x0, x0, #3
  409314:	add	x0, x1, x0
  409318:	ldr	x0, [x0]
  40931c:	add	x0, x0, #0x10
  409320:	ldr	x2, [sp, #64]
  409324:	mov	x1, x0
  409328:	mov	x0, x3
  40932c:	bl	404220 <memcpy@plt>
  409330:	ldr	x0, [sp, #48]
  409334:	add	x1, x0, #0x10
  409338:	ldr	x0, [sp, #64]
  40933c:	add	x3, x1, x0
  409340:	ldr	x0, [sp, #32]
  409344:	ldr	x0, [x0]
  409348:	ldr	x0, [x0]
  40934c:	add	x0, x0, #0x10
  409350:	ldr	x2, [sp, #56]
  409354:	mov	x1, x0
  409358:	mov	x0, x3
  40935c:	bl	404220 <memcpy@plt>
  409360:	ldr	x0, [sp, #72]
  409364:	ldr	x1, [x0]
  409368:	ldr	x0, [sp, #96]
  40936c:	add	x2, x0, #0x1
  409370:	str	x2, [sp, #96]
  409374:	lsl	x0, x0, #3
  409378:	add	x0, x1, x0
  40937c:	ldr	x1, [sp, #48]
  409380:	str	x1, [x0]
  409384:	mov	x0, #0x1                   	// #1
  409388:	str	x0, [sp, #88]
  40938c:	b	4093dc <ferror@plt+0x47ec>
  409390:	ldr	x0, [sp, #32]
  409394:	ldr	x1, [x0]
  409398:	ldr	x0, [sp, #88]
  40939c:	lsl	x0, x0, #3
  4093a0:	add	x0, x1, x0
  4093a4:	ldr	x3, [x0]
  4093a8:	ldr	x0, [sp, #72]
  4093ac:	ldr	x1, [x0]
  4093b0:	ldr	x0, [sp, #96]
  4093b4:	add	x2, x0, #0x1
  4093b8:	str	x2, [sp, #96]
  4093bc:	lsl	x0, x0, #3
  4093c0:	add	x19, x1, x0
  4093c4:	mov	x0, x3
  4093c8:	bl	408928 <ferror@plt+0x3d38>
  4093cc:	str	x0, [x19]
  4093d0:	ldr	x0, [sp, #88]
  4093d4:	add	x0, x0, #0x1
  4093d8:	str	x0, [sp, #88]
  4093dc:	ldr	x0, [sp, #32]
  4093e0:	ldr	x0, [x0, #8]
  4093e4:	ldr	x1, [sp, #88]
  4093e8:	cmp	x1, x0
  4093ec:	b.cc	409390 <ferror@plt+0x47a0>  // b.lo, b.ul, b.last
  4093f0:	b	4094e0 <ferror@plt+0x48f0>
  4093f4:	mov	x1, #0x8                   	// #8
  4093f8:	ldr	x0, [sp, #104]
  4093fc:	bl	404bd0 <xnmalloc@plt>
  409400:	mov	x1, x0
  409404:	ldr	x0, [sp, #72]
  409408:	str	x1, [x0]
  40940c:	str	xzr, [sp, #96]
  409410:	str	xzr, [sp, #80]
  409414:	b	409464 <ferror@plt+0x4874>
  409418:	ldr	x0, [sp, #40]
  40941c:	ldr	x1, [x0]
  409420:	ldr	x0, [sp, #80]
  409424:	lsl	x0, x0, #3
  409428:	add	x0, x1, x0
  40942c:	ldr	x3, [x0]
  409430:	ldr	x0, [sp, #72]
  409434:	ldr	x1, [x0]
  409438:	ldr	x0, [sp, #96]
  40943c:	add	x2, x0, #0x1
  409440:	str	x2, [sp, #96]
  409444:	lsl	x0, x0, #3
  409448:	add	x19, x1, x0
  40944c:	mov	x0, x3
  409450:	bl	408928 <ferror@plt+0x3d38>
  409454:	str	x0, [x19]
  409458:	ldr	x0, [sp, #80]
  40945c:	add	x0, x0, #0x1
  409460:	str	x0, [sp, #80]
  409464:	ldr	x0, [sp, #40]
  409468:	ldr	x0, [x0, #8]
  40946c:	ldr	x1, [sp, #80]
  409470:	cmp	x1, x0
  409474:	b.cc	409418 <ferror@plt+0x4828>  // b.lo, b.ul, b.last
  409478:	str	xzr, [sp, #80]
  40947c:	b	4094cc <ferror@plt+0x48dc>
  409480:	ldr	x0, [sp, #32]
  409484:	ldr	x1, [x0]
  409488:	ldr	x0, [sp, #80]
  40948c:	lsl	x0, x0, #3
  409490:	add	x0, x1, x0
  409494:	ldr	x3, [x0]
  409498:	ldr	x0, [sp, #72]
  40949c:	ldr	x1, [x0]
  4094a0:	ldr	x0, [sp, #96]
  4094a4:	add	x2, x0, #0x1
  4094a8:	str	x2, [sp, #96]
  4094ac:	lsl	x0, x0, #3
  4094b0:	add	x19, x1, x0
  4094b4:	mov	x0, x3
  4094b8:	bl	408928 <ferror@plt+0x3d38>
  4094bc:	str	x0, [x19]
  4094c0:	ldr	x0, [sp, #80]
  4094c4:	add	x0, x0, #0x1
  4094c8:	str	x0, [sp, #80]
  4094cc:	ldr	x0, [sp, #32]
  4094d0:	ldr	x0, [x0, #8]
  4094d4:	ldr	x1, [sp, #80]
  4094d8:	cmp	x1, x0
  4094dc:	b.cc	409480 <ferror@plt+0x4890>  // b.lo, b.ul, b.last
  4094e0:	ldr	x1, [sp, #96]
  4094e4:	ldr	x0, [sp, #104]
  4094e8:	cmp	x1, x0
  4094ec:	b.eq	409510 <ferror@plt+0x4920>  // b.none
  4094f0:	adrp	x0, 441000 <ferror@plt+0x3c410>
  4094f4:	add	x3, x0, #0xe0
  4094f8:	mov	w2, #0x141                 	// #321
  4094fc:	adrp	x0, 441000 <ferror@plt+0x3c410>
  409500:	add	x1, x0, #0x30
  409504:	adrp	x0, 441000 <ferror@plt+0x3c410>
  409508:	add	x0, x0, #0x60
  40950c:	bl	404b00 <__assert_fail@plt>
  409510:	ldr	x0, [sp, #72]
  409514:	ldr	x1, [sp, #104]
  409518:	str	x1, [x0, #8]
  40951c:	ldr	x0, [sp, #40]
  409520:	ldr	w1, [x0, #16]
  409524:	ldr	x0, [sp, #72]
  409528:	str	w1, [x0, #16]
  40952c:	ldr	x0, [sp, #40]
  409530:	ldr	x1, [x0, #24]
  409534:	ldr	x0, [sp, #72]
  409538:	str	x1, [x0, #24]
  40953c:	ldr	x0, [sp, #40]
  409540:	ldr	w1, [x0, #32]
  409544:	ldr	x0, [sp, #72]
  409548:	str	w1, [x0, #32]
  40954c:	ldr	x0, [sp, #72]
  409550:	ldr	x19, [sp, #16]
  409554:	ldp	x29, x30, [sp], #112
  409558:	ret
  40955c:	stp	x29, x30, [sp, #-112]!
  409560:	mov	x29, sp
  409564:	str	x19, [sp, #16]
  409568:	str	x0, [sp, #40]
  40956c:	str	x1, [sp, #32]
  409570:	ldr	x0, [sp, #32]
  409574:	ldr	x0, [x0, #8]
  409578:	cmp	x0, #0x0
  40957c:	b.ne	409588 <ferror@plt+0x4998>  // b.any
  409580:	ldr	x0, [sp, #40]
  409584:	b	409990 <ferror@plt+0x4da0>
  409588:	ldr	x0, [sp, #40]
  40958c:	ldr	x0, [x0, #8]
  409590:	cmp	x0, #0x0
  409594:	b.ne	4095ac <ferror@plt+0x49bc>  // b.any
  409598:	ldr	x0, [sp, #40]
  40959c:	bl	40908c <ferror@plt+0x449c>
  4095a0:	ldr	x0, [sp, #32]
  4095a4:	bl	408b7c <ferror@plt+0x3f8c>
  4095a8:	b	409990 <ferror@plt+0x4da0>
  4095ac:	mov	x0, #0x28                  	// #40
  4095b0:	bl	404620 <xmalloc@plt>
  4095b4:	str	x0, [sp, #72]
  4095b8:	ldr	x0, [sp, #40]
  4095bc:	ldr	x1, [x0, #8]
  4095c0:	ldr	x0, [sp, #32]
  4095c4:	ldr	x0, [x0, #8]
  4095c8:	add	x0, x1, x0
  4095cc:	str	x0, [sp, #104]
  4095d0:	ldr	x0, [sp, #40]
  4095d4:	ldr	x1, [x0]
  4095d8:	ldr	x0, [sp, #40]
  4095dc:	ldr	x0, [x0, #8]
  4095e0:	lsl	x0, x0, #3
  4095e4:	sub	x0, x0, #0x8
  4095e8:	add	x0, x1, x0
  4095ec:	ldr	x0, [x0]
  4095f0:	ldrb	w1, [x0]
  4095f4:	ldr	x0, [sp, #32]
  4095f8:	ldr	x0, [x0]
  4095fc:	ldr	x0, [x0]
  409600:	ldrb	w0, [x0]
  409604:	cmp	w1, w0
  409608:	b.ne	409828 <ferror@plt+0x4c38>  // b.any
  40960c:	ldr	x0, [sp, #104]
  409610:	sub	x0, x0, #0x1
  409614:	str	x0, [sp, #104]
  409618:	mov	x1, #0x8                   	// #8
  40961c:	ldr	x0, [sp, #104]
  409620:	bl	404bd0 <xnmalloc@plt>
  409624:	mov	x1, x0
  409628:	ldr	x0, [sp, #72]
  40962c:	str	x1, [x0]
  409630:	str	xzr, [sp, #96]
  409634:	str	xzr, [sp, #88]
  409638:	b	409680 <ferror@plt+0x4a90>
  40963c:	ldr	x0, [sp, #40]
  409640:	ldr	x1, [x0]
  409644:	ldr	x0, [sp, #88]
  409648:	lsl	x0, x0, #3
  40964c:	add	x1, x1, x0
  409650:	ldr	x0, [sp, #72]
  409654:	ldr	x2, [x0]
  409658:	ldr	x0, [sp, #96]
  40965c:	add	x3, x0, #0x1
  409660:	str	x3, [sp, #96]
  409664:	lsl	x0, x0, #3
  409668:	add	x0, x2, x0
  40966c:	ldr	x1, [x1]
  409670:	str	x1, [x0]
  409674:	ldr	x0, [sp, #88]
  409678:	add	x0, x0, #0x1
  40967c:	str	x0, [sp, #88]
  409680:	ldr	x0, [sp, #40]
  409684:	ldr	x0, [x0, #8]
  409688:	sub	x0, x0, #0x1
  40968c:	ldr	x1, [sp, #88]
  409690:	cmp	x1, x0
  409694:	b.cc	40963c <ferror@plt+0x4a4c>  // b.lo, b.ul, b.last
  409698:	ldr	x0, [sp, #40]
  40969c:	ldr	x1, [x0]
  4096a0:	ldr	x0, [sp, #88]
  4096a4:	lsl	x0, x0, #3
  4096a8:	add	x0, x1, x0
  4096ac:	ldr	x0, [x0]
  4096b0:	ldr	x0, [x0, #8]
  4096b4:	str	x0, [sp, #64]
  4096b8:	ldr	x0, [sp, #32]
  4096bc:	ldr	x0, [x0]
  4096c0:	ldr	x0, [x0]
  4096c4:	ldr	x0, [x0, #8]
  4096c8:	str	x0, [sp, #56]
  4096cc:	ldr	x1, [sp, #64]
  4096d0:	ldr	x0, [sp, #56]
  4096d4:	add	x0, x1, x0
  4096d8:	add	x0, x0, #0x17
  4096dc:	and	x0, x0, #0xfffffffffffffff8
  4096e0:	bl	404620 <xmalloc@plt>
  4096e4:	str	x0, [sp, #48]
  4096e8:	ldr	x0, [sp, #32]
  4096ec:	ldr	x0, [x0]
  4096f0:	ldr	x0, [x0]
  4096f4:	ldrb	w1, [x0]
  4096f8:	ldr	x0, [sp, #48]
  4096fc:	strb	w1, [x0]
  409700:	ldr	x1, [sp, #64]
  409704:	ldr	x0, [sp, #56]
  409708:	add	x1, x1, x0
  40970c:	ldr	x0, [sp, #48]
  409710:	str	x1, [x0, #8]
  409714:	ldr	x0, [sp, #48]
  409718:	add	x3, x0, #0x10
  40971c:	ldr	x0, [sp, #40]
  409720:	ldr	x1, [x0]
  409724:	ldr	x0, [sp, #88]
  409728:	lsl	x0, x0, #3
  40972c:	add	x0, x1, x0
  409730:	ldr	x0, [x0]
  409734:	add	x0, x0, #0x10
  409738:	ldr	x2, [sp, #64]
  40973c:	mov	x1, x0
  409740:	mov	x0, x3
  409744:	bl	404220 <memcpy@plt>
  409748:	ldr	x0, [sp, #48]
  40974c:	add	x1, x0, #0x10
  409750:	ldr	x0, [sp, #64]
  409754:	add	x3, x1, x0
  409758:	ldr	x0, [sp, #32]
  40975c:	ldr	x0, [x0]
  409760:	ldr	x0, [x0]
  409764:	add	x0, x0, #0x10
  409768:	ldr	x2, [sp, #56]
  40976c:	mov	x1, x0
  409770:	mov	x0, x3
  409774:	bl	404220 <memcpy@plt>
  409778:	ldr	x0, [sp, #72]
  40977c:	ldr	x1, [x0]
  409780:	ldr	x0, [sp, #96]
  409784:	add	x2, x0, #0x1
  409788:	str	x2, [sp, #96]
  40978c:	lsl	x0, x0, #3
  409790:	add	x0, x1, x0
  409794:	ldr	x1, [sp, #48]
  409798:	str	x1, [x0]
  40979c:	ldr	x0, [sp, #40]
  4097a0:	ldr	x1, [x0]
  4097a4:	ldr	x0, [sp, #88]
  4097a8:	lsl	x0, x0, #3
  4097ac:	add	x0, x1, x0
  4097b0:	ldr	x0, [x0]
  4097b4:	bl	4048f0 <free@plt>
  4097b8:	mov	x0, #0x1                   	// #1
  4097bc:	str	x0, [sp, #88]
  4097c0:	b	409810 <ferror@plt+0x4c20>
  4097c4:	ldr	x0, [sp, #32]
  4097c8:	ldr	x1, [x0]
  4097cc:	ldr	x0, [sp, #88]
  4097d0:	lsl	x0, x0, #3
  4097d4:	add	x0, x1, x0
  4097d8:	ldr	x3, [x0]
  4097dc:	ldr	x0, [sp, #72]
  4097e0:	ldr	x1, [x0]
  4097e4:	ldr	x0, [sp, #96]
  4097e8:	add	x2, x0, #0x1
  4097ec:	str	x2, [sp, #96]
  4097f0:	lsl	x0, x0, #3
  4097f4:	add	x19, x1, x0
  4097f8:	mov	x0, x3
  4097fc:	bl	408928 <ferror@plt+0x3d38>
  409800:	str	x0, [x19]
  409804:	ldr	x0, [sp, #88]
  409808:	add	x0, x0, #0x1
  40980c:	str	x0, [sp, #88]
  409810:	ldr	x0, [sp, #32]
  409814:	ldr	x0, [x0, #8]
  409818:	ldr	x1, [sp, #88]
  40981c:	cmp	x1, x0
  409820:	b.cc	4097c4 <ferror@plt+0x4bd4>  // b.lo, b.ul, b.last
  409824:	b	40990c <ferror@plt+0x4d1c>
  409828:	mov	x1, #0x8                   	// #8
  40982c:	ldr	x0, [sp, #104]
  409830:	bl	404bd0 <xnmalloc@plt>
  409834:	mov	x1, x0
  409838:	ldr	x0, [sp, #72]
  40983c:	str	x1, [x0]
  409840:	str	xzr, [sp, #96]
  409844:	str	xzr, [sp, #80]
  409848:	b	409890 <ferror@plt+0x4ca0>
  40984c:	ldr	x0, [sp, #40]
  409850:	ldr	x1, [x0]
  409854:	ldr	x0, [sp, #80]
  409858:	lsl	x0, x0, #3
  40985c:	add	x1, x1, x0
  409860:	ldr	x0, [sp, #72]
  409864:	ldr	x2, [x0]
  409868:	ldr	x0, [sp, #96]
  40986c:	add	x3, x0, #0x1
  409870:	str	x3, [sp, #96]
  409874:	lsl	x0, x0, #3
  409878:	add	x0, x2, x0
  40987c:	ldr	x1, [x1]
  409880:	str	x1, [x0]
  409884:	ldr	x0, [sp, #80]
  409888:	add	x0, x0, #0x1
  40988c:	str	x0, [sp, #80]
  409890:	ldr	x0, [sp, #40]
  409894:	ldr	x0, [x0, #8]
  409898:	ldr	x1, [sp, #80]
  40989c:	cmp	x1, x0
  4098a0:	b.cc	40984c <ferror@plt+0x4c5c>  // b.lo, b.ul, b.last
  4098a4:	str	xzr, [sp, #80]
  4098a8:	b	4098f8 <ferror@plt+0x4d08>
  4098ac:	ldr	x0, [sp, #32]
  4098b0:	ldr	x1, [x0]
  4098b4:	ldr	x0, [sp, #80]
  4098b8:	lsl	x0, x0, #3
  4098bc:	add	x0, x1, x0
  4098c0:	ldr	x3, [x0]
  4098c4:	ldr	x0, [sp, #72]
  4098c8:	ldr	x1, [x0]
  4098cc:	ldr	x0, [sp, #96]
  4098d0:	add	x2, x0, #0x1
  4098d4:	str	x2, [sp, #96]
  4098d8:	lsl	x0, x0, #3
  4098dc:	add	x19, x1, x0
  4098e0:	mov	x0, x3
  4098e4:	bl	408928 <ferror@plt+0x3d38>
  4098e8:	str	x0, [x19]
  4098ec:	ldr	x0, [sp, #80]
  4098f0:	add	x0, x0, #0x1
  4098f4:	str	x0, [sp, #80]
  4098f8:	ldr	x0, [sp, #32]
  4098fc:	ldr	x0, [x0, #8]
  409900:	ldr	x1, [sp, #80]
  409904:	cmp	x1, x0
  409908:	b.cc	4098ac <ferror@plt+0x4cbc>  // b.lo, b.ul, b.last
  40990c:	ldr	x1, [sp, #96]
  409910:	ldr	x0, [sp, #104]
  409914:	cmp	x1, x0
  409918:	b.eq	40993c <ferror@plt+0x4d4c>  // b.none
  40991c:	adrp	x0, 441000 <ferror@plt+0x3c410>
  409920:	add	x3, x0, #0xf8
  409924:	mov	w2, #0x181                 	// #385
  409928:	adrp	x0, 441000 <ferror@plt+0x3c410>
  40992c:	add	x1, x0, #0x30
  409930:	adrp	x0, 441000 <ferror@plt+0x3c410>
  409934:	add	x0, x0, #0x60
  409938:	bl	404b00 <__assert_fail@plt>
  40993c:	ldr	x0, [sp, #40]
  409940:	ldr	x0, [x0]
  409944:	bl	4048f0 <free@plt>
  409948:	ldr	x0, [sp, #72]
  40994c:	ldr	x1, [sp, #104]
  409950:	str	x1, [x0, #8]
  409954:	ldr	x0, [sp, #40]
  409958:	ldr	w1, [x0, #16]
  40995c:	ldr	x0, [sp, #72]
  409960:	str	w1, [x0, #16]
  409964:	ldr	x0, [sp, #40]
  409968:	ldr	x1, [x0, #24]
  40996c:	ldr	x0, [sp, #72]
  409970:	str	x1, [x0, #24]
  409974:	ldr	x0, [sp, #40]
  409978:	ldr	w1, [x0, #32]
  40997c:	ldr	x0, [sp, #72]
  409980:	str	w1, [x0, #32]
  409984:	ldr	x0, [sp, #40]
  409988:	bl	4048f0 <free@plt>
  40998c:	ldr	x0, [sp, #72]
  409990:	ldr	x19, [sp, #16]
  409994:	ldp	x29, x30, [sp], #112
  409998:	ret
  40999c:	sub	sp, sp, #0x20
  4099a0:	str	x0, [sp, #24]
  4099a4:	str	w1, [sp, #20]
  4099a8:	str	x2, [sp, #8]
  4099ac:	str	w3, [sp, #16]
  4099b0:	ldr	x0, [sp, #24]
  4099b4:	str	xzr, [x0]
  4099b8:	ldr	x0, [sp, #24]
  4099bc:	str	xzr, [x0, #8]
  4099c0:	ldr	x0, [sp, #24]
  4099c4:	str	xzr, [x0, #16]
  4099c8:	ldr	x0, [sp, #24]
  4099cc:	mov	w1, #0xffffffff            	// #-1
  4099d0:	str	w1, [x0, #24]
  4099d4:	ldr	x0, [sp, #24]
  4099d8:	str	xzr, [x0, #32]
  4099dc:	ldr	x0, [sp, #24]
  4099e0:	str	xzr, [x0, #40]
  4099e4:	ldr	x0, [sp, #24]
  4099e8:	str	xzr, [x0, #48]
  4099ec:	ldr	x0, [sp, #24]
  4099f0:	strh	wzr, [x0, #56]
  4099f4:	ldr	x0, [sp, #24]
  4099f8:	ldr	w1, [sp, #20]
  4099fc:	str	w1, [x0, #60]
  409a00:	ldr	x0, [sp, #24]
  409a04:	ldr	x1, [sp, #8]
  409a08:	str	x1, [x0, #64]
  409a0c:	ldr	x0, [sp, #24]
  409a10:	ldr	w1, [sp, #16]
  409a14:	str	w1, [x0, #72]
  409a18:	nop
  409a1c:	add	sp, sp, #0x20
  409a20:	ret
  409a24:	sub	sp, sp, #0x10
  409a28:	str	x0, [sp, #8]
  409a2c:	ldr	x0, [sp, #8]
  409a30:	ldr	x0, [x0, #8]
  409a34:	cmp	x0, #0x0
  409a38:	b.ne	409a54 <ferror@plt+0x4e64>  // b.any
  409a3c:	ldr	x0, [sp, #8]
  409a40:	ldr	x0, [x0, #40]
  409a44:	cmp	x0, #0x0
  409a48:	b.ne	409a54 <ferror@plt+0x4e64>  // b.any
  409a4c:	mov	w0, #0x1                   	// #1
  409a50:	b	409a58 <ferror@plt+0x4e68>
  409a54:	mov	w0, #0x0                   	// #0
  409a58:	and	w0, w0, #0x1
  409a5c:	and	w0, w0, #0xff
  409a60:	add	sp, sp, #0x10
  409a64:	ret
  409a68:	stp	x29, x30, [sp, #-48]!
  409a6c:	mov	x29, sp
  409a70:	str	x0, [sp, #24]
  409a74:	str	x1, [sp, #16]
  409a78:	ldr	x0, [sp, #24]
  409a7c:	ldr	x1, [x0, #40]
  409a80:	ldr	x0, [sp, #16]
  409a84:	add	x1, x1, x0
  409a88:	ldr	x0, [sp, #24]
  409a8c:	ldr	x0, [x0, #48]
  409a90:	cmp	x1, x0
  409a94:	b.ls	409b04 <ferror@plt+0x4f14>  // b.plast
  409a98:	ldr	x0, [sp, #24]
  409a9c:	ldr	x0, [x0, #48]
  409aa0:	add	x0, x0, #0x5
  409aa4:	lsl	x0, x0, #1
  409aa8:	str	x0, [sp, #40]
  409aac:	ldr	x0, [sp, #24]
  409ab0:	ldr	x1, [x0, #40]
  409ab4:	ldr	x0, [sp, #16]
  409ab8:	add	x0, x1, x0
  409abc:	ldr	x1, [sp, #40]
  409ac0:	cmp	x1, x0
  409ac4:	b.cs	409adc <ferror@plt+0x4eec>  // b.hs, b.nlast
  409ac8:	ldr	x0, [sp, #24]
  409acc:	ldr	x0, [x0, #40]
  409ad0:	ldr	x1, [sp, #16]
  409ad4:	add	x0, x1, x0
  409ad8:	str	x0, [sp, #40]
  409adc:	ldr	x0, [sp, #24]
  409ae0:	ldr	x1, [sp, #40]
  409ae4:	str	x1, [x0, #48]
  409ae8:	ldr	x0, [sp, #24]
  409aec:	ldr	x0, [x0, #32]
  409af0:	ldr	x1, [sp, #40]
  409af4:	bl	404560 <xrealloc@plt>
  409af8:	mov	x1, x0
  409afc:	ldr	x0, [sp, #24]
  409b00:	str	x1, [x0, #32]
  409b04:	nop
  409b08:	ldp	x29, x30, [sp], #48
  409b0c:	ret
  409b10:	stp	x29, x30, [sp, #-32]!
  409b14:	mov	x29, sp
  409b18:	str	x0, [sp, #24]
  409b1c:	strb	w1, [sp, #23]
  409b20:	ldr	x0, [sp, #24]
  409b24:	ldr	x1, [x0, #40]
  409b28:	ldr	x0, [sp, #24]
  409b2c:	ldr	x0, [x0, #48]
  409b30:	cmp	x1, x0
  409b34:	b.ne	409b78 <ferror@plt+0x4f88>  // b.any
  409b38:	ldr	x0, [sp, #24]
  409b3c:	ldr	x0, [x0, #48]
  409b40:	add	x0, x0, #0x5
  409b44:	lsl	x1, x0, #1
  409b48:	ldr	x0, [sp, #24]
  409b4c:	str	x1, [x0, #48]
  409b50:	ldr	x0, [sp, #24]
  409b54:	ldr	x2, [x0, #32]
  409b58:	ldr	x0, [sp, #24]
  409b5c:	ldr	x0, [x0, #48]
  409b60:	mov	x1, x0
  409b64:	mov	x0, x2
  409b68:	bl	404560 <xrealloc@plt>
  409b6c:	mov	x1, x0
  409b70:	ldr	x0, [sp, #24]
  409b74:	str	x1, [x0, #32]
  409b78:	ldr	x0, [sp, #24]
  409b7c:	ldr	x1, [x0, #32]
  409b80:	ldr	x0, [sp, #24]
  409b84:	ldr	x0, [x0, #40]
  409b88:	add	x3, x0, #0x1
  409b8c:	ldr	x2, [sp, #24]
  409b90:	str	x3, [x2, #40]
  409b94:	add	x0, x1, x0
  409b98:	ldrb	w1, [sp, #23]
  409b9c:	strb	w1, [x0]
  409ba0:	nop
  409ba4:	ldp	x29, x30, [sp], #32
  409ba8:	ret
  409bac:	stp	x29, x30, [sp, #-48]!
  409bb0:	mov	x29, sp
  409bb4:	str	x0, [sp, #24]
  409bb8:	str	w1, [sp, #20]
  409bbc:	add	x0, sp, #0x20
  409bc0:	mov	w2, #0x6                   	// #6
  409bc4:	ldr	w1, [sp, #20]
  409bc8:	bl	404990 <u8_uctomb@plt>
  409bcc:	str	w0, [sp, #44]
  409bd0:	ldr	w0, [sp, #44]
  409bd4:	cmp	w0, #0x0
  409bd8:	b.ge	409be0 <ferror@plt+0x4ff0>  // b.tcont
  409bdc:	bl	4047b0 <abort@plt>
  409be0:	ldrsw	x0, [sp, #44]
  409be4:	mov	x1, x0
  409be8:	ldr	x0, [sp, #24]
  409bec:	bl	409a68 <ferror@plt+0x4e78>
  409bf0:	ldr	x0, [sp, #24]
  409bf4:	ldr	x1, [x0, #32]
  409bf8:	ldr	x0, [sp, #24]
  409bfc:	ldr	x0, [x0, #40]
  409c00:	add	x0, x1, x0
  409c04:	ldrsw	x2, [sp, #44]
  409c08:	add	x1, sp, #0x20
  409c0c:	bl	404220 <memcpy@plt>
  409c10:	ldr	x0, [sp, #24]
  409c14:	ldr	x1, [x0, #40]
  409c18:	ldrsw	x0, [sp, #44]
  409c1c:	add	x1, x1, x0
  409c20:	ldr	x0, [sp, #24]
  409c24:	str	x1, [x0, #40]
  409c28:	nop
  409c2c:	ldp	x29, x30, [sp], #48
  409c30:	ret
  409c34:	stp	x29, x30, [sp, #-32]!
  409c38:	mov	x29, sp
  409c3c:	str	x0, [sp, #24]
  409c40:	str	w1, [sp, #20]
  409c44:	adrp	x0, 460000 <default_parse_debrief>
  409c48:	add	x0, x0, #0xfc8
  409c4c:	strb	wzr, [x0]
  409c50:	adrp	x0, 441000 <ferror@plt+0x3c410>
  409c54:	add	x0, x0, #0x70
  409c58:	bl	404b80 <gettext@plt>
  409c5c:	mov	x2, x0
  409c60:	adrp	x0, 463000 <program_name+0x1fa8>
  409c64:	add	x0, x0, #0x588
  409c68:	ldr	x1, [x0]
  409c6c:	adrp	x0, 463000 <program_name+0x1fa8>
  409c70:	add	x0, x0, #0x598
  409c74:	ldr	w0, [x0]
  409c78:	ldr	w5, [sp, #20]
  409c7c:	mov	w4, w0
  409c80:	mov	x3, x1
  409c84:	mov	w1, #0x0                   	// #0
  409c88:	mov	w0, #0x0                   	// #0
  409c8c:	bl	4042f0 <error@plt>
  409c90:	adrp	x0, 460000 <default_parse_debrief>
  409c94:	add	x0, x0, #0xfc8
  409c98:	mov	w1, #0x1                   	// #1
  409c9c:	strb	w1, [x0]
  409ca0:	mov	w1, #0xfffd                	// #65533
  409ca4:	ldr	x0, [sp, #24]
  409ca8:	bl	409bac <ferror@plt+0x4fbc>
  409cac:	nop
  409cb0:	ldp	x29, x30, [sp], #32
  409cb4:	ret
  409cb8:	stp	x29, x30, [sp, #-32]!
  409cbc:	mov	x29, sp
  409cc0:	str	x0, [sp, #24]
  409cc4:	ldr	x0, [sp, #24]
  409cc8:	ldrh	w0, [x0, #56]
  409ccc:	cmp	w0, #0x0
  409cd0:	b.eq	409cf0 <ferror@plt+0x5100>  // b.none
  409cd4:	ldr	x0, [sp, #24]
  409cd8:	ldrh	w0, [x0, #56]
  409cdc:	mov	w1, w0
  409ce0:	ldr	x0, [sp, #24]
  409ce4:	bl	409c34 <ferror@plt+0x5044>
  409ce8:	ldr	x0, [sp, #24]
  409cec:	strh	wzr, [x0, #56]
  409cf0:	nop
  409cf4:	ldp	x29, x30, [sp], #32
  409cf8:	ret
  409cfc:	stp	x29, x30, [sp, #-48]!
  409d00:	mov	x29, sp
  409d04:	str	x0, [sp, #24]
  409d08:	str	x1, [sp, #16]
  409d0c:	ldr	x0, [sp, #24]
  409d10:	ldr	x1, [x0, #8]
  409d14:	ldr	x0, [sp, #24]
  409d18:	ldr	x0, [x0, #16]
  409d1c:	cmp	x1, x0
  409d20:	b.ne	409d70 <ferror@plt+0x5180>  // b.any
  409d24:	ldr	x0, [sp, #24]
  409d28:	ldr	x0, [x0, #16]
  409d2c:	lsl	x0, x0, #1
  409d30:	add	x1, x0, #0x1
  409d34:	ldr	x0, [sp, #24]
  409d38:	str	x1, [x0, #16]
  409d3c:	ldr	x0, [sp, #24]
  409d40:	ldr	x0, [x0, #16]
  409d44:	str	x0, [sp, #40]
  409d48:	ldr	x0, [sp, #24]
  409d4c:	ldr	x2, [x0]
  409d50:	ldr	x0, [sp, #40]
  409d54:	lsl	x0, x0, #3
  409d58:	mov	x1, x0
  409d5c:	mov	x0, x2
  409d60:	bl	404560 <xrealloc@plt>
  409d64:	mov	x1, x0
  409d68:	ldr	x0, [sp, #24]
  409d6c:	str	x1, [x0]
  409d70:	ldr	x0, [sp, #24]
  409d74:	ldr	x1, [x0]
  409d78:	ldr	x0, [sp, #24]
  409d7c:	ldr	x0, [x0, #8]
  409d80:	add	x3, x0, #0x1
  409d84:	ldr	x2, [sp, #24]
  409d88:	str	x3, [x2, #8]
  409d8c:	lsl	x0, x0, #3
  409d90:	add	x0, x1, x0
  409d94:	ldr	x1, [sp, #16]
  409d98:	str	x1, [x0]
  409d9c:	nop
  409da0:	ldp	x29, x30, [sp], #48
  409da4:	ret
  409da8:	stp	x29, x30, [sp, #-48]!
  409dac:	mov	x29, sp
  409db0:	str	x0, [sp, #24]
  409db4:	ldr	x0, [sp, #24]
  409db8:	ldr	w0, [x0, #24]
  409dbc:	cmp	w0, #0x1
  409dc0:	b.ne	409dcc <ferror@plt+0x51dc>  // b.any
  409dc4:	ldr	x0, [sp, #24]
  409dc8:	bl	409cb8 <ferror@plt+0x50c8>
  409dcc:	ldr	x0, [sp, #24]
  409dd0:	ldr	w0, [x0, #24]
  409dd4:	cmn	w0, #0x1
  409dd8:	b.eq	409e2c <ferror@plt+0x523c>  // b.none
  409ddc:	ldr	x0, [sp, #24]
  409de0:	ldr	x0, [x0, #40]
  409de4:	cmp	x0, #0x0
  409de8:	b.eq	409e24 <ferror@plt+0x5234>  // b.none
  409dec:	ldr	x0, [sp, #24]
  409df0:	ldr	w0, [x0, #24]
  409df4:	mov	w3, w0
  409df8:	ldr	x0, [sp, #24]
  409dfc:	ldr	x1, [x0, #32]
  409e00:	ldr	x0, [sp, #24]
  409e04:	ldr	x0, [x0, #40]
  409e08:	mov	x2, x0
  409e0c:	mov	w0, w3
  409e10:	bl	4088c4 <ferror@plt+0x3cd4>
  409e14:	str	x0, [sp, #40]
  409e18:	ldr	x1, [sp, #40]
  409e1c:	ldr	x0, [sp, #24]
  409e20:	bl	409cfc <ferror@plt+0x510c>
  409e24:	ldr	x0, [sp, #24]
  409e28:	str	xzr, [x0, #40]
  409e2c:	nop
  409e30:	ldp	x29, x30, [sp], #48
  409e34:	ret
  409e38:	stp	x29, x30, [sp, #-32]!
  409e3c:	mov	x29, sp
  409e40:	str	x0, [sp, #24]
  409e44:	str	w1, [sp, #20]
  409e48:	ldr	x0, [sp, #24]
  409e4c:	ldr	w0, [x0, #24]
  409e50:	cmp	w0, #0x0
  409e54:	b.eq	409e68 <ferror@plt+0x5278>  // b.none
  409e58:	ldr	x0, [sp, #24]
  409e5c:	bl	409da8 <ferror@plt+0x51b8>
  409e60:	ldr	x0, [sp, #24]
  409e64:	str	wzr, [x0, #24]
  409e68:	ldr	w0, [sp, #20]
  409e6c:	and	w0, w0, #0xff
  409e70:	mov	w1, w0
  409e74:	ldr	x0, [sp, #24]
  409e78:	bl	409b10 <ferror@plt+0x4f20>
  409e7c:	nop
  409e80:	ldp	x29, x30, [sp], #32
  409e84:	ret
  409e88:	stp	x29, x30, [sp, #-48]!
  409e8c:	mov	x29, sp
  409e90:	str	x0, [sp, #24]
  409e94:	str	w1, [sp, #20]
  409e98:	ldr	x0, [sp, #24]
  409e9c:	ldr	w0, [x0, #24]
  409ea0:	cmp	w0, #0x1
  409ea4:	b.eq	409eec <ferror@plt+0x52fc>  // b.none
  409ea8:	ldr	x0, [sp, #24]
  409eac:	bl	409da8 <ferror@plt+0x51b8>
  409eb0:	ldr	x0, [sp, #24]
  409eb4:	mov	w1, #0x1                   	// #1
  409eb8:	str	w1, [x0, #24]
  409ebc:	ldr	x0, [sp, #24]
  409ec0:	ldrh	w0, [x0, #56]
  409ec4:	cmp	w0, #0x0
  409ec8:	b.eq	409eec <ferror@plt+0x52fc>  // b.none
  409ecc:	adrp	x0, 441000 <ferror@plt+0x3c410>
  409ed0:	add	x3, x0, #0x118
  409ed4:	mov	w2, #0x23b                 	// #571
  409ed8:	adrp	x0, 441000 <ferror@plt+0x3c410>
  409edc:	add	x1, x0, #0x30
  409ee0:	adrp	x0, 441000 <ferror@plt+0x3c410>
  409ee4:	add	x0, x0, #0x98
  409ee8:	bl	404b00 <__assert_fail@plt>
  409eec:	ldr	x0, [sp, #24]
  409ef0:	ldrh	w0, [x0, #56]
  409ef4:	cmp	w0, #0x0
  409ef8:	b.eq	409f6c <ferror@plt+0x537c>  // b.none
  409efc:	ldr	w1, [sp, #20]
  409f00:	mov	w0, #0xdbff                	// #56319
  409f04:	cmp	w1, w0
  409f08:	b.le	409f6c <ferror@plt+0x537c>
  409f0c:	ldr	w1, [sp, #20]
  409f10:	mov	w0, #0xdfff                	// #57343
  409f14:	cmp	w1, w0
  409f18:	b.gt	409f6c <ferror@plt+0x537c>
  409f1c:	ldr	x0, [sp, #24]
  409f20:	ldrh	w0, [x0, #56]
  409f24:	strh	w0, [sp, #40]
  409f28:	ldr	w0, [sp, #20]
  409f2c:	and	w0, w0, #0xffff
  409f30:	strh	w0, [sp, #42]
  409f34:	add	x1, sp, #0x28
  409f38:	add	x0, sp, #0x24
  409f3c:	mov	x2, #0x2                   	// #2
  409f40:	bl	4046d0 <u16_mbtouc@plt>
  409f44:	cmp	w0, #0x2
  409f48:	b.eq	409f50 <ferror@plt+0x5360>  // b.none
  409f4c:	bl	4047b0 <abort@plt>
  409f50:	ldr	w0, [sp, #36]
  409f54:	mov	w1, w0
  409f58:	ldr	x0, [sp, #24]
  409f5c:	bl	409bac <ferror@plt+0x4fbc>
  409f60:	ldr	x0, [sp, #24]
  409f64:	strh	wzr, [x0, #56]
  409f68:	b	409ff0 <ferror@plt+0x5400>
  409f6c:	ldr	x0, [sp, #24]
  409f70:	bl	409cb8 <ferror@plt+0x50c8>
  409f74:	ldr	w1, [sp, #20]
  409f78:	mov	w0, #0xd7ff                	// #55295
  409f7c:	cmp	w1, w0
  409f80:	b.le	409fa8 <ferror@plt+0x53b8>
  409f84:	ldr	w1, [sp, #20]
  409f88:	mov	w0, #0xdbff                	// #56319
  409f8c:	cmp	w1, w0
  409f90:	b.gt	409fa8 <ferror@plt+0x53b8>
  409f94:	ldr	w0, [sp, #20]
  409f98:	and	w1, w0, #0xffff
  409f9c:	ldr	x0, [sp, #24]
  409fa0:	strh	w1, [x0, #56]
  409fa4:	b	409ff0 <ferror@plt+0x5400>
  409fa8:	ldr	w1, [sp, #20]
  409fac:	mov	w0, #0xdbff                	// #56319
  409fb0:	cmp	w1, w0
  409fb4:	b.le	409fdc <ferror@plt+0x53ec>
  409fb8:	ldr	w1, [sp, #20]
  409fbc:	mov	w0, #0xdfff                	// #57343
  409fc0:	cmp	w1, w0
  409fc4:	b.gt	409fdc <ferror@plt+0x53ec>
  409fc8:	ldr	w0, [sp, #20]
  409fcc:	mov	w1, w0
  409fd0:	ldr	x0, [sp, #24]
  409fd4:	bl	409c34 <ferror@plt+0x5044>
  409fd8:	b	409ff0 <ferror@plt+0x5400>
  409fdc:	ldr	w0, [sp, #20]
  409fe0:	mov	w1, w0
  409fe4:	ldr	x0, [sp, #24]
  409fe8:	bl	409bac <ferror@plt+0x4fbc>
  409fec:	nop
  409ff0:	nop
  409ff4:	ldp	x29, x30, [sp], #48
  409ff8:	ret
  409ffc:	stp	x29, x30, [sp, #-64]!
  40a000:	mov	x29, sp
  40a004:	str	x0, [sp, #24]
  40a008:	ldr	x0, [sp, #24]
  40a00c:	ldr	x0, [x0]
  40a010:	str	x0, [sp, #48]
  40a014:	ldr	x0, [sp, #24]
  40a018:	ldr	x0, [x0, #8]
  40a01c:	str	x0, [sp, #40]
  40a020:	ldr	x0, [sp, #40]
  40a024:	cmp	x0, #0x0
  40a028:	b.eq	40a068 <ferror@plt+0x5478>  // b.none
  40a02c:	str	xzr, [sp, #56]
  40a030:	b	40a058 <ferror@plt+0x5468>
  40a034:	ldr	x0, [sp, #56]
  40a038:	lsl	x0, x0, #3
  40a03c:	ldr	x1, [sp, #48]
  40a040:	add	x0, x1, x0
  40a044:	ldr	x0, [x0]
  40a048:	bl	4048f0 <free@plt>
  40a04c:	ldr	x0, [sp, #56]
  40a050:	add	x0, x0, #0x1
  40a054:	str	x0, [sp, #56]
  40a058:	ldr	x1, [sp, #56]
  40a05c:	ldr	x0, [sp, #40]
  40a060:	cmp	x1, x0
  40a064:	b.cc	40a034 <ferror@plt+0x5444>  // b.lo, b.ul, b.last
  40a068:	ldr	x0, [sp, #48]
  40a06c:	bl	4048f0 <free@plt>
  40a070:	ldr	x0, [sp, #24]
  40a074:	ldr	x0, [x0, #32]
  40a078:	bl	4048f0 <free@plt>
  40a07c:	nop
  40a080:	ldp	x29, x30, [sp], #64
  40a084:	ret
  40a088:	stp	x29, x30, [sp, #-48]!
  40a08c:	mov	x29, sp
  40a090:	str	x0, [sp, #24]
  40a094:	ldr	x0, [sp, #24]
  40a098:	bl	409da8 <ferror@plt+0x51b8>
  40a09c:	mov	x0, #0x28                  	// #40
  40a0a0:	bl	404620 <xmalloc@plt>
  40a0a4:	str	x0, [sp, #40]
  40a0a8:	ldr	x0, [sp, #24]
  40a0ac:	ldr	x0, [x0, #8]
  40a0b0:	str	x0, [sp, #32]
  40a0b4:	ldr	x0, [sp, #32]
  40a0b8:	cmp	x0, #0x0
  40a0bc:	b.eq	40a0ec <ferror@plt+0x54fc>  // b.none
  40a0c0:	ldr	x0, [sp, #24]
  40a0c4:	ldr	x2, [x0]
  40a0c8:	ldr	x0, [sp, #32]
  40a0cc:	lsl	x0, x0, #3
  40a0d0:	mov	x1, x0
  40a0d4:	mov	x0, x2
  40a0d8:	bl	404560 <xrealloc@plt>
  40a0dc:	mov	x1, x0
  40a0e0:	ldr	x0, [sp, #40]
  40a0e4:	str	x1, [x0]
  40a0e8:	b	40a124 <ferror@plt+0x5534>
  40a0ec:	ldr	x0, [sp, #24]
  40a0f0:	ldr	x0, [x0]
  40a0f4:	cmp	x0, #0x0
  40a0f8:	b.eq	40a11c <ferror@plt+0x552c>  // b.none
  40a0fc:	adrp	x0, 441000 <ferror@plt+0x3c410>
  40a100:	add	x3, x0, #0x140
  40a104:	mov	w2, #0x279                 	// #633
  40a108:	adrp	x0, 441000 <ferror@plt+0x3c410>
  40a10c:	add	x1, x0, #0x30
  40a110:	adrp	x0, 441000 <ferror@plt+0x3c410>
  40a114:	add	x0, x0, #0xb0
  40a118:	bl	404b00 <__assert_fail@plt>
  40a11c:	ldr	x0, [sp, #40]
  40a120:	str	xzr, [x0]
  40a124:	ldr	x0, [sp, #40]
  40a128:	ldr	x1, [sp, #32]
  40a12c:	str	x1, [x0, #8]
  40a130:	ldr	x0, [sp, #24]
  40a134:	ldr	w1, [x0, #60]
  40a138:	ldr	x0, [sp, #40]
  40a13c:	str	w1, [x0, #16]
  40a140:	ldr	x0, [sp, #24]
  40a144:	ldr	x1, [x0, #64]
  40a148:	ldr	x0, [sp, #40]
  40a14c:	str	x1, [x0, #24]
  40a150:	ldr	x0, [sp, #24]
  40a154:	ldr	w1, [x0, #72]
  40a158:	ldr	x0, [sp, #40]
  40a15c:	str	w1, [x0, #32]
  40a160:	ldr	x0, [sp, #24]
  40a164:	ldr	x0, [x0, #32]
  40a168:	bl	4048f0 <free@plt>
  40a16c:	ldr	x0, [sp, #40]
  40a170:	ldp	x29, x30, [sp], #48
  40a174:	ret
  40a178:	sub	sp, sp, #0x20
  40a17c:	str	w0, [sp, #8]
  40a180:	str	w1, [sp]
  40a184:	ldr	w0, [sp]
  40a188:	str	w0, [sp, #24]
  40a18c:	ldrb	w0, [sp, #24]
  40a190:	and	w0, w0, #0x8
  40a194:	and	w0, w0, #0xff
  40a198:	cmp	w0, #0x0
  40a19c:	b.eq	40a1c4 <ferror@plt+0x55d4>  // b.none
  40a1a0:	ldrb	w0, [sp, #8]
  40a1a4:	ubfx	x0, x0, #0, #3
  40a1a8:	and	w1, w0, #0xff
  40a1ac:	ldrb	w0, [sp, #24]
  40a1b0:	bfxil	w0, w1, #0, #3
  40a1b4:	strb	w0, [sp, #24]
  40a1b8:	ldrb	w0, [sp, #24]
  40a1bc:	and	w0, w0, #0xfffffff7
  40a1c0:	strb	w0, [sp, #24]
  40a1c4:	ldrb	w0, [sp, #24]
  40a1c8:	and	w0, w0, #0xffffff80
  40a1cc:	and	w0, w0, #0xff
  40a1d0:	cmp	w0, #0x0
  40a1d4:	b.eq	40a1fc <ferror@plt+0x560c>  // b.none
  40a1d8:	ldrb	w0, [sp, #8]
  40a1dc:	ubfx	x0, x0, #4, #3
  40a1e0:	and	w1, w0, #0xff
  40a1e4:	ldrb	w0, [sp, #24]
  40a1e8:	bfi	w0, w1, #4, #3
  40a1ec:	strb	w0, [sp, #24]
  40a1f0:	ldrb	w0, [sp, #24]
  40a1f4:	and	w0, w0, #0x7f
  40a1f8:	strb	w0, [sp, #24]
  40a1fc:	ldrb	w0, [sp, #25]
  40a200:	and	w0, w0, #0x8
  40a204:	and	w0, w0, #0xff
  40a208:	cmp	w0, #0x0
  40a20c:	b.eq	40a234 <ferror@plt+0x5644>  // b.none
  40a210:	ldrb	w0, [sp, #9]
  40a214:	ubfx	x0, x0, #0, #3
  40a218:	and	w1, w0, #0xff
  40a21c:	ldrb	w0, [sp, #25]
  40a220:	bfxil	w0, w1, #0, #3
  40a224:	strb	w0, [sp, #25]
  40a228:	ldrb	w0, [sp, #25]
  40a22c:	and	w0, w0, #0xfffffff7
  40a230:	strb	w0, [sp, #25]
  40a234:	ldr	w0, [sp, #24]
  40a238:	add	sp, sp, #0x20
  40a23c:	ret
  40a240:	sub	sp, sp, #0x20
  40a244:	str	x0, [sp, #8]
  40a248:	mov	w0, #0x1                   	// #1
  40a24c:	str	w0, [sp, #16]
  40a250:	ldr	x0, [sp, #8]
  40a254:	str	x0, [sp, #24]
  40a258:	ldp	x0, x1, [sp, #16]
  40a25c:	add	sp, sp, #0x20
  40a260:	ret
  40a264:	sub	sp, sp, #0x20
  40a268:	str	x0, [sp, #8]
  40a26c:	ldr	x0, [sp, #8]
  40a270:	ldr	x0, [x0, #8]
  40a274:	cmp	x0, #0x0
  40a278:	b.ne	40a28c <ferror@plt+0x569c>  // b.any
  40a27c:	adrp	x0, 461000 <sentence_end_required_spaces>
  40a280:	add	x0, x0, #0xb10
  40a284:	ldr	w0, [x0]
  40a288:	b	40a324 <ferror@plt+0x5734>
  40a28c:	ldr	x0, [sp, #8]
  40a290:	ldr	w1, [x0]
  40a294:	ldr	x0, [sp, #8]
  40a298:	ldr	x0, [x0, #8]
  40a29c:	ldr	w0, [x0]
  40a2a0:	cmp	w1, w0
  40a2a4:	b.ne	40a304 <ferror@plt+0x5714>  // b.any
  40a2a8:	ldr	x0, [sp, #8]
  40a2ac:	ldr	x0, [x0, #8]
  40a2b0:	ldr	w0, [x0, #4]
  40a2b4:	str	w0, [sp, #24]
  40a2b8:	ldr	x0, [sp, #8]
  40a2bc:	ldr	x1, [x0, #8]
  40a2c0:	ldr	x0, [sp, #8]
  40a2c4:	ldr	x0, [x0, #8]
  40a2c8:	ldr	x0, [x0, #8]
  40a2cc:	cmp	x1, x0
  40a2d0:	b.eq	40a2fc <ferror@plt+0x570c>  // b.none
  40a2d4:	ldr	x0, [sp, #8]
  40a2d8:	ldr	x0, [x0, #8]
  40a2dc:	ldr	x1, [x0, #8]
  40a2e0:	ldr	x0, [sp, #8]
  40a2e4:	str	x1, [x0, #8]
  40a2e8:	ldr	x0, [sp, #8]
  40a2ec:	ldr	w0, [x0]
  40a2f0:	add	w1, w0, #0x1
  40a2f4:	ldr	x0, [sp, #8]
  40a2f8:	str	w1, [x0]
  40a2fc:	ldr	w0, [sp, #24]
  40a300:	b	40a324 <ferror@plt+0x5734>
  40a304:	ldr	x0, [sp, #8]
  40a308:	ldr	w0, [x0]
  40a30c:	add	w1, w0, #0x1
  40a310:	ldr	x0, [sp, #8]
  40a314:	str	w1, [x0]
  40a318:	adrp	x0, 461000 <sentence_end_required_spaces>
  40a31c:	add	x0, x0, #0xb10
  40a320:	ldr	w0, [x0]
  40a324:	add	sp, sp, #0x20
  40a328:	ret
  40a32c:	stp	x29, x30, [sp, #-64]!
  40a330:	mov	x29, sp
  40a334:	str	x0, [sp, #40]
  40a338:	str	x1, [sp, #32]
  40a33c:	str	x2, [sp, #24]
  40a340:	ldr	x0, [sp, #40]
  40a344:	ldr	x0, [x0, #24]
  40a348:	cmp	x0, #0x0
  40a34c:	b.eq	40a378 <ferror@plt+0x5788>  // b.none
  40a350:	add	x0, sp, #0x38
  40a354:	mov	x3, x0
  40a358:	ldr	x2, [sp, #24]
  40a35c:	ldr	x1, [sp, #32]
  40a360:	ldr	x0, [sp, #40]
  40a364:	bl	404650 <hash_find_entry@plt>
  40a368:	cmp	w0, #0x0
  40a36c:	b.ne	40a378 <ferror@plt+0x5788>  // b.any
  40a370:	ldr	x0, [sp, #56]
  40a374:	b	40a37c <ferror@plt+0x578c>
  40a378:	mov	x0, #0x0                   	// #0
  40a37c:	ldp	x29, x30, [sp], #64
  40a380:	ret
  40a384:	stp	x29, x30, [sp, #-112]!
  40a388:	mov	x29, sp
  40a38c:	str	x0, [sp, #56]
  40a390:	str	w1, [sp, #52]
  40a394:	str	x2, [sp, #40]
  40a398:	str	x3, [sp, #32]
  40a39c:	str	w4, [sp, #48]
  40a3a0:	str	w5, [sp, #28]
  40a3a4:	strb	w6, [sp, #27]
  40a3a8:	ldr	x0, [sp, #56]
  40a3ac:	ldr	x0, [x0, #24]
  40a3b0:	cmp	x0, #0x0
  40a3b4:	b.ne	40a3c4 <ferror@plt+0x57d4>  // b.any
  40a3b8:	mov	x1, #0x64                  	// #100
  40a3bc:	ldr	x0, [sp, #56]
  40a3c0:	bl	404370 <hash_init@plt>
  40a3c4:	ldr	x1, [sp, #32]
  40a3c8:	ldr	x0, [sp, #40]
  40a3cc:	sub	x0, x1, x0
  40a3d0:	mov	x1, x0
  40a3d4:	add	x0, sp, #0x48
  40a3d8:	mov	x3, x0
  40a3dc:	mov	x2, x1
  40a3e0:	ldr	x1, [sp, #40]
  40a3e4:	ldr	x0, [sp, #56]
  40a3e8:	bl	404650 <hash_find_entry@plt>
  40a3ec:	cmp	w0, #0x0
  40a3f0:	b.eq	40a520 <ferror@plt+0x5930>  // b.none
  40a3f4:	mov	x0, #0x10                  	// #16
  40a3f8:	bl	404620 <xmalloc@plt>
  40a3fc:	str	x0, [sp, #80]
  40a400:	ldr	x0, [sp, #80]
  40a404:	ldr	w1, [sp, #48]
  40a408:	str	w1, [x0]
  40a40c:	ldr	x0, [sp, #80]
  40a410:	add	x0, x0, #0x4
  40a414:	mov	x2, #0x4                   	// #4
  40a418:	mov	w1, #0x0                   	// #0
  40a41c:	bl	404610 <memset@plt>
  40a420:	ldr	w0, [sp, #52]
  40a424:	cmp	w0, #0x2
  40a428:	b.eq	40a4bc <ferror@plt+0x58cc>  // b.none
  40a42c:	ldr	w0, [sp, #52]
  40a430:	cmp	w0, #0x2
  40a434:	b.hi	40a4f0 <ferror@plt+0x5900>  // b.pmore
  40a438:	ldr	w0, [sp, #52]
  40a43c:	cmp	w0, #0x0
  40a440:	b.eq	40a454 <ferror@plt+0x5864>  // b.none
  40a444:	ldr	w0, [sp, #52]
  40a448:	cmp	w0, #0x1
  40a44c:	b.eq	40a488 <ferror@plt+0x5898>  // b.none
  40a450:	b	40a4f0 <ferror@plt+0x5900>
  40a454:	ldr	w0, [sp, #28]
  40a458:	and	w0, w0, #0x7
  40a45c:	and	w2, w0, #0xff
  40a460:	ldr	x1, [sp, #80]
  40a464:	ldrb	w0, [x1, #4]
  40a468:	bfxil	w0, w2, #0, #3
  40a46c:	strb	w0, [x1, #4]
  40a470:	ldr	x1, [sp, #80]
  40a474:	ldrb	w0, [x1, #4]
  40a478:	ldrb	w2, [sp, #27]
  40a47c:	bfi	w0, w2, #3, #1
  40a480:	strb	w0, [x1, #4]
  40a484:	b	40a4f4 <ferror@plt+0x5904>
  40a488:	ldr	w0, [sp, #28]
  40a48c:	and	w0, w0, #0x7
  40a490:	and	w2, w0, #0xff
  40a494:	ldr	x1, [sp, #80]
  40a498:	ldrb	w0, [x1, #4]
  40a49c:	bfi	w0, w2, #4, #3
  40a4a0:	strb	w0, [x1, #4]
  40a4a4:	ldr	x1, [sp, #80]
  40a4a8:	ldrb	w0, [x1, #4]
  40a4ac:	ldrb	w2, [sp, #27]
  40a4b0:	bfi	w0, w2, #7, #1
  40a4b4:	strb	w0, [x1, #4]
  40a4b8:	b	40a4f4 <ferror@plt+0x5904>
  40a4bc:	ldr	w0, [sp, #28]
  40a4c0:	and	w0, w0, #0x7
  40a4c4:	and	w2, w0, #0xff
  40a4c8:	ldr	x1, [sp, #80]
  40a4cc:	ldrb	w0, [x1, #5]
  40a4d0:	bfxil	w0, w2, #0, #3
  40a4d4:	strb	w0, [x1, #5]
  40a4d8:	ldr	x1, [sp, #80]
  40a4dc:	ldrb	w0, [x1, #5]
  40a4e0:	ldrb	w2, [sp, #27]
  40a4e4:	bfi	w0, w2, #3, #1
  40a4e8:	strb	w0, [x1, #5]
  40a4ec:	b	40a4f4 <ferror@plt+0x5904>
  40a4f0:	bl	4047b0 <abort@plt>
  40a4f4:	ldr	x0, [sp, #80]
  40a4f8:	str	xzr, [x0, #8]
  40a4fc:	ldr	x1, [sp, #32]
  40a500:	ldr	x0, [sp, #40]
  40a504:	sub	x0, x1, x0
  40a508:	ldr	x3, [sp, #80]
  40a50c:	mov	x2, x0
  40a510:	ldr	x1, [sp, #40]
  40a514:	ldr	x0, [sp, #56]
  40a518:	bl	404440 <hash_insert_entry@plt>
  40a51c:	b	40a8ac <ferror@plt+0x5cbc>
  40a520:	ldr	x0, [sp, #72]
  40a524:	str	x0, [sp, #104]
  40a528:	str	xzr, [sp, #96]
  40a52c:	b	40a548 <ferror@plt+0x5958>
  40a530:	ldr	x0, [sp, #104]
  40a534:	add	x0, x0, #0x8
  40a538:	str	x0, [sp, #96]
  40a53c:	ldr	x0, [sp, #96]
  40a540:	ldr	x0, [x0]
  40a544:	str	x0, [sp, #104]
  40a548:	ldr	x0, [sp, #104]
  40a54c:	cmp	x0, #0x0
  40a550:	b.eq	40a568 <ferror@plt+0x5978>  // b.none
  40a554:	ldr	x0, [sp, #104]
  40a558:	ldr	w0, [x0]
  40a55c:	ldr	w1, [sp, #48]
  40a560:	cmp	w1, w0
  40a564:	b.gt	40a530 <ferror@plt+0x5940>
  40a568:	ldr	x0, [sp, #104]
  40a56c:	cmp	x0, #0x0
  40a570:	b.eq	40a664 <ferror@plt+0x5a74>  // b.none
  40a574:	ldr	x0, [sp, #104]
  40a578:	ldr	w0, [x0]
  40a57c:	ldr	w1, [sp, #48]
  40a580:	cmp	w1, w0
  40a584:	b.ne	40a664 <ferror@plt+0x5a74>  // b.any
  40a588:	ldr	w0, [sp, #52]
  40a58c:	cmp	w0, #0x2
  40a590:	b.eq	40a624 <ferror@plt+0x5a34>  // b.none
  40a594:	ldr	w0, [sp, #52]
  40a598:	cmp	w0, #0x2
  40a59c:	b.hi	40a658 <ferror@plt+0x5a68>  // b.pmore
  40a5a0:	ldr	w0, [sp, #52]
  40a5a4:	cmp	w0, #0x0
  40a5a8:	b.eq	40a5bc <ferror@plt+0x59cc>  // b.none
  40a5ac:	ldr	w0, [sp, #52]
  40a5b0:	cmp	w0, #0x1
  40a5b4:	b.eq	40a5f0 <ferror@plt+0x5a00>  // b.none
  40a5b8:	b	40a658 <ferror@plt+0x5a68>
  40a5bc:	ldr	w0, [sp, #28]
  40a5c0:	and	w0, w0, #0x7
  40a5c4:	and	w2, w0, #0xff
  40a5c8:	ldr	x1, [sp, #104]
  40a5cc:	ldrb	w0, [x1, #4]
  40a5d0:	bfxil	w0, w2, #0, #3
  40a5d4:	strb	w0, [x1, #4]
  40a5d8:	ldr	x1, [sp, #104]
  40a5dc:	ldrb	w0, [x1, #4]
  40a5e0:	ldrb	w2, [sp, #27]
  40a5e4:	bfi	w0, w2, #3, #1
  40a5e8:	strb	w0, [x1, #4]
  40a5ec:	b	40a65c <ferror@plt+0x5a6c>
  40a5f0:	ldr	w0, [sp, #28]
  40a5f4:	and	w0, w0, #0x7
  40a5f8:	and	w2, w0, #0xff
  40a5fc:	ldr	x1, [sp, #104]
  40a600:	ldrb	w0, [x1, #4]
  40a604:	bfi	w0, w2, #4, #3
  40a608:	strb	w0, [x1, #4]
  40a60c:	ldr	x1, [sp, #104]
  40a610:	ldrb	w0, [x1, #4]
  40a614:	ldrb	w2, [sp, #27]
  40a618:	bfi	w0, w2, #7, #1
  40a61c:	strb	w0, [x1, #4]
  40a620:	b	40a65c <ferror@plt+0x5a6c>
  40a624:	ldr	w0, [sp, #28]
  40a628:	and	w0, w0, #0x7
  40a62c:	and	w2, w0, #0xff
  40a630:	ldr	x1, [sp, #104]
  40a634:	ldrb	w0, [x1, #5]
  40a638:	bfxil	w0, w2, #0, #3
  40a63c:	strb	w0, [x1, #5]
  40a640:	ldr	x1, [sp, #104]
  40a644:	ldrb	w0, [x1, #5]
  40a648:	ldrb	w2, [sp, #27]
  40a64c:	bfi	w0, w2, #3, #1
  40a650:	strb	w0, [x1, #5]
  40a654:	b	40a65c <ferror@plt+0x5a6c>
  40a658:	bl	4047b0 <abort@plt>
  40a65c:	nop
  40a660:	b	40a8ac <ferror@plt+0x5cbc>
  40a664:	ldr	x0, [sp, #96]
  40a668:	cmp	x0, #0x0
  40a66c:	b.eq	40a790 <ferror@plt+0x5ba0>  // b.none
  40a670:	mov	x0, #0x10                  	// #16
  40a674:	bl	404620 <xmalloc@plt>
  40a678:	str	x0, [sp, #104]
  40a67c:	ldr	x0, [sp, #104]
  40a680:	ldr	w1, [sp, #48]
  40a684:	str	w1, [x0]
  40a688:	ldr	x0, [sp, #104]
  40a68c:	add	x0, x0, #0x4
  40a690:	mov	x2, #0x4                   	// #4
  40a694:	mov	w1, #0x0                   	// #0
  40a698:	bl	404610 <memset@plt>
  40a69c:	ldr	w0, [sp, #52]
  40a6a0:	cmp	w0, #0x2
  40a6a4:	b.eq	40a738 <ferror@plt+0x5b48>  // b.none
  40a6a8:	ldr	w0, [sp, #52]
  40a6ac:	cmp	w0, #0x2
  40a6b0:	b.hi	40a76c <ferror@plt+0x5b7c>  // b.pmore
  40a6b4:	ldr	w0, [sp, #52]
  40a6b8:	cmp	w0, #0x0
  40a6bc:	b.eq	40a6d0 <ferror@plt+0x5ae0>  // b.none
  40a6c0:	ldr	w0, [sp, #52]
  40a6c4:	cmp	w0, #0x1
  40a6c8:	b.eq	40a704 <ferror@plt+0x5b14>  // b.none
  40a6cc:	b	40a76c <ferror@plt+0x5b7c>
  40a6d0:	ldr	w0, [sp, #28]
  40a6d4:	and	w0, w0, #0x7
  40a6d8:	and	w2, w0, #0xff
  40a6dc:	ldr	x1, [sp, #104]
  40a6e0:	ldrb	w0, [x1, #4]
  40a6e4:	bfxil	w0, w2, #0, #3
  40a6e8:	strb	w0, [x1, #4]
  40a6ec:	ldr	x1, [sp, #104]
  40a6f0:	ldrb	w0, [x1, #4]
  40a6f4:	ldrb	w2, [sp, #27]
  40a6f8:	bfi	w0, w2, #3, #1
  40a6fc:	strb	w0, [x1, #4]
  40a700:	b	40a770 <ferror@plt+0x5b80>
  40a704:	ldr	w0, [sp, #28]
  40a708:	and	w0, w0, #0x7
  40a70c:	and	w2, w0, #0xff
  40a710:	ldr	x1, [sp, #104]
  40a714:	ldrb	w0, [x1, #4]
  40a718:	bfi	w0, w2, #4, #3
  40a71c:	strb	w0, [x1, #4]
  40a720:	ldr	x1, [sp, #104]
  40a724:	ldrb	w0, [x1, #4]
  40a728:	ldrb	w2, [sp, #27]
  40a72c:	bfi	w0, w2, #7, #1
  40a730:	strb	w0, [x1, #4]
  40a734:	b	40a770 <ferror@plt+0x5b80>
  40a738:	ldr	w0, [sp, #28]
  40a73c:	and	w0, w0, #0x7
  40a740:	and	w2, w0, #0xff
  40a744:	ldr	x1, [sp, #104]
  40a748:	ldrb	w0, [x1, #5]
  40a74c:	bfxil	w0, w2, #0, #3
  40a750:	strb	w0, [x1, #5]
  40a754:	ldr	x1, [sp, #104]
  40a758:	ldrb	w0, [x1, #5]
  40a75c:	ldrb	w2, [sp, #27]
  40a760:	bfi	w0, w2, #3, #1
  40a764:	strb	w0, [x1, #5]
  40a768:	b	40a770 <ferror@plt+0x5b80>
  40a76c:	bl	4047b0 <abort@plt>
  40a770:	ldr	x0, [sp, #96]
  40a774:	ldr	x1, [x0]
  40a778:	ldr	x0, [sp, #104]
  40a77c:	str	x1, [x0, #8]
  40a780:	ldr	x0, [sp, #96]
  40a784:	ldr	x1, [sp, #104]
  40a788:	str	x1, [x0]
  40a78c:	b	40a8ac <ferror@plt+0x5cbc>
  40a790:	mov	x0, #0x10                  	// #16
  40a794:	bl	404620 <xmalloc@plt>
  40a798:	str	x0, [sp, #88]
  40a79c:	ldr	x2, [sp, #88]
  40a7a0:	ldr	x0, [sp, #104]
  40a7a4:	ldp	x0, x1, [x0]
  40a7a8:	stp	x0, x1, [x2]
  40a7ac:	ldr	x0, [sp, #104]
  40a7b0:	ldr	w1, [sp, #48]
  40a7b4:	str	w1, [x0]
  40a7b8:	ldr	x0, [sp, #104]
  40a7bc:	add	x0, x0, #0x4
  40a7c0:	mov	x2, #0x4                   	// #4
  40a7c4:	mov	w1, #0x0                   	// #0
  40a7c8:	bl	404610 <memset@plt>
  40a7cc:	ldr	w0, [sp, #52]
  40a7d0:	cmp	w0, #0x2
  40a7d4:	b.eq	40a868 <ferror@plt+0x5c78>  // b.none
  40a7d8:	ldr	w0, [sp, #52]
  40a7dc:	cmp	w0, #0x2
  40a7e0:	b.hi	40a89c <ferror@plt+0x5cac>  // b.pmore
  40a7e4:	ldr	w0, [sp, #52]
  40a7e8:	cmp	w0, #0x0
  40a7ec:	b.eq	40a800 <ferror@plt+0x5c10>  // b.none
  40a7f0:	ldr	w0, [sp, #52]
  40a7f4:	cmp	w0, #0x1
  40a7f8:	b.eq	40a834 <ferror@plt+0x5c44>  // b.none
  40a7fc:	b	40a89c <ferror@plt+0x5cac>
  40a800:	ldr	w0, [sp, #28]
  40a804:	and	w0, w0, #0x7
  40a808:	and	w2, w0, #0xff
  40a80c:	ldr	x1, [sp, #104]
  40a810:	ldrb	w0, [x1, #4]
  40a814:	bfxil	w0, w2, #0, #3
  40a818:	strb	w0, [x1, #4]
  40a81c:	ldr	x1, [sp, #104]
  40a820:	ldrb	w0, [x1, #4]
  40a824:	ldrb	w2, [sp, #27]
  40a828:	bfi	w0, w2, #3, #1
  40a82c:	strb	w0, [x1, #4]
  40a830:	b	40a8a0 <ferror@plt+0x5cb0>
  40a834:	ldr	w0, [sp, #28]
  40a838:	and	w0, w0, #0x7
  40a83c:	and	w2, w0, #0xff
  40a840:	ldr	x1, [sp, #104]
  40a844:	ldrb	w0, [x1, #4]
  40a848:	bfi	w0, w2, #4, #3
  40a84c:	strb	w0, [x1, #4]
  40a850:	ldr	x1, [sp, #104]
  40a854:	ldrb	w0, [x1, #4]
  40a858:	ldrb	w2, [sp, #27]
  40a85c:	bfi	w0, w2, #7, #1
  40a860:	strb	w0, [x1, #4]
  40a864:	b	40a8a0 <ferror@plt+0x5cb0>
  40a868:	ldr	w0, [sp, #28]
  40a86c:	and	w0, w0, #0x7
  40a870:	and	w2, w0, #0xff
  40a874:	ldr	x1, [sp, #104]
  40a878:	ldrb	w0, [x1, #5]
  40a87c:	bfxil	w0, w2, #0, #3
  40a880:	strb	w0, [x1, #5]
  40a884:	ldr	x1, [sp, #104]
  40a888:	ldrb	w0, [x1, #5]
  40a88c:	ldrb	w2, [sp, #27]
  40a890:	bfi	w0, w2, #3, #1
  40a894:	strb	w0, [x1, #5]
  40a898:	b	40a8a0 <ferror@plt+0x5cb0>
  40a89c:	bl	4047b0 <abort@plt>
  40a8a0:	ldr	x0, [sp, #104]
  40a8a4:	ldr	x1, [sp, #88]
  40a8a8:	str	x1, [x0, #8]
  40a8ac:	nop
  40a8b0:	ldp	x29, x30, [sp], #112
  40a8b4:	ret
  40a8b8:	stp	x29, x30, [sp, #-160]!
  40a8bc:	mov	x29, sp
  40a8c0:	str	x0, [sp, #40]
  40a8c4:	str	x1, [sp, #32]
  40a8c8:	str	x2, [sp, #24]
  40a8cc:	str	wzr, [sp, #148]
  40a8d0:	str	wzr, [sp, #144]
  40a8d4:	str	wzr, [sp, #140]
  40a8d8:	strb	wzr, [sp, #139]
  40a8dc:	strb	wzr, [sp, #138]
  40a8e0:	str	wzr, [sp, #132]
  40a8e4:	add	x0, sp, #0x38
  40a8e8:	bl	404730 <string_list_init@plt>
  40a8ec:	ldr	x0, [sp, #40]
  40a8f0:	bl	404280 <strlen@plt>
  40a8f4:	mov	x1, x0
  40a8f8:	ldr	x0, [sp, #40]
  40a8fc:	add	x0, x0, x1
  40a900:	str	x0, [sp, #152]
  40a904:	b	40ad74 <ferror@plt+0x6184>
  40a908:	bl	404890 <__ctype_b_loc@plt>
  40a90c:	ldr	x1, [x0]
  40a910:	ldr	x0, [sp, #152]
  40a914:	sub	x0, x0, #0x1
  40a918:	ldrb	w0, [x0]
  40a91c:	and	x0, x0, #0xff
  40a920:	lsl	x0, x0, #1
  40a924:	add	x0, x1, x0
  40a928:	ldrh	w0, [x0]
  40a92c:	and	w0, w0, #0x800
  40a930:	cmp	w0, #0x0
  40a934:	b.ne	40a9b8 <ferror@plt+0x5dc8>  // b.any
  40a938:	ldr	x0, [sp, #152]
  40a93c:	sub	x0, x0, #0x1
  40a940:	ldrb	w0, [x0]
  40a944:	cmp	w0, #0x63
  40a948:	b.eq	40a974 <ferror@plt+0x5d84>  // b.none
  40a94c:	ldr	x0, [sp, #152]
  40a950:	sub	x0, x0, #0x1
  40a954:	ldrb	w0, [x0]
  40a958:	cmp	w0, #0x67
  40a95c:	b.eq	40a974 <ferror@plt+0x5d84>  // b.none
  40a960:	ldr	x0, [sp, #152]
  40a964:	sub	x0, x0, #0x1
  40a968:	ldrb	w0, [x0]
  40a96c:	cmp	w0, #0x74
  40a970:	b.ne	40ab14 <ferror@plt+0x5f24>  // b.any
  40a974:	ldr	x0, [sp, #152]
  40a978:	sub	x0, x0, #0x1
  40a97c:	ldr	x1, [sp, #40]
  40a980:	cmp	x1, x0
  40a984:	b.cs	40ab14 <ferror@plt+0x5f24>  // b.hs, b.nlast
  40a988:	bl	404890 <__ctype_b_loc@plt>
  40a98c:	ldr	x1, [x0]
  40a990:	ldr	x0, [sp, #152]
  40a994:	sub	x0, x0, #0x2
  40a998:	ldrb	w0, [x0]
  40a99c:	and	x0, x0, #0xff
  40a9a0:	lsl	x0, x0, #1
  40a9a4:	add	x0, x1, x0
  40a9a8:	ldrh	w0, [x0]
  40a9ac:	and	w0, w0, #0x800
  40a9b0:	cmp	w0, #0x0
  40a9b4:	b.eq	40ab14 <ferror@plt+0x5f24>  // b.none
  40a9b8:	ldr	x0, [sp, #152]
  40a9bc:	sub	x0, x0, #0x1
  40a9c0:	ldrb	w0, [x0]
  40a9c4:	cmp	w0, #0x63
  40a9c8:	cset	w0, eq  // eq = none
  40a9cc:	strb	w0, [sp, #87]
  40a9d0:	ldr	x0, [sp, #152]
  40a9d4:	sub	x0, x0, #0x1
  40a9d8:	ldrb	w0, [x0]
  40a9dc:	cmp	w0, #0x67
  40a9e0:	cset	w0, eq  // eq = none
  40a9e4:	strb	w0, [sp, #86]
  40a9e8:	ldr	x0, [sp, #152]
  40a9ec:	sub	x0, x0, #0x1
  40a9f0:	ldrb	w0, [x0]
  40a9f4:	cmp	w0, #0x74
  40a9f8:	cset	w0, eq  // eq = none
  40a9fc:	strb	w0, [sp, #85]
  40aa00:	ldr	x0, [sp, #152]
  40aa04:	sub	x0, x0, #0x1
  40aa08:	str	x0, [sp, #152]
  40aa0c:	ldr	x1, [sp, #152]
  40aa10:	ldr	x0, [sp, #40]
  40aa14:	cmp	x1, x0
  40aa18:	b.ls	40aa4c <ferror@plt+0x5e5c>  // b.plast
  40aa1c:	bl	404890 <__ctype_b_loc@plt>
  40aa20:	ldr	x1, [x0]
  40aa24:	ldr	x0, [sp, #152]
  40aa28:	sub	x0, x0, #0x1
  40aa2c:	ldrb	w0, [x0]
  40aa30:	and	x0, x0, #0xff
  40aa34:	lsl	x0, x0, #1
  40aa38:	add	x0, x1, x0
  40aa3c:	ldrh	w0, [x0]
  40aa40:	and	w0, w0, #0x800
  40aa44:	cmp	w0, #0x0
  40aa48:	b.ne	40aa00 <ferror@plt+0x5e10>  // b.any
  40aa4c:	ldr	x1, [sp, #152]
  40aa50:	ldr	x0, [sp, #40]
  40aa54:	cmp	x1, x0
  40aa58:	b.ls	40adb4 <ferror@plt+0x61c4>  // b.plast
  40aa5c:	ldr	x0, [sp, #152]
  40aa60:	sub	x0, x0, #0x1
  40aa64:	ldrb	w0, [x0]
  40aa68:	cmp	w0, #0x2c
  40aa6c:	b.eq	40aa84 <ferror@plt+0x5e94>  // b.none
  40aa70:	ldr	x0, [sp, #152]
  40aa74:	sub	x0, x0, #0x1
  40aa78:	ldrb	w0, [x0]
  40aa7c:	cmp	w0, #0x3a
  40aa80:	b.ne	40adb4 <ferror@plt+0x61c4>  // b.any
  40aa84:	add	x0, sp, #0x30
  40aa88:	mov	w2, #0xa                   	// #10
  40aa8c:	mov	x1, x0
  40aa90:	ldr	x0, [sp, #152]
  40aa94:	bl	4048a0 <strtol@plt>
  40aa98:	str	w0, [sp, #80]
  40aa9c:	ldrb	w0, [sp, #87]
  40aaa0:	cmp	w0, #0x0
  40aaa4:	b.eq	40aac0 <ferror@plt+0x5ed0>  // b.none
  40aaa8:	ldr	w0, [sp, #140]
  40aaac:	cmp	w0, #0x0
  40aab0:	b.ne	40ad88 <ferror@plt+0x6198>  // b.any
  40aab4:	ldr	w0, [sp, #80]
  40aab8:	str	w0, [sp, #140]
  40aabc:	b	40ac18 <ferror@plt+0x6028>
  40aac0:	ldrb	w0, [sp, #85]
  40aac4:	cmp	w0, #0x0
  40aac8:	b.eq	40aae4 <ferror@plt+0x5ef4>  // b.none
  40aacc:	ldr	w0, [sp, #132]
  40aad0:	cmp	w0, #0x0
  40aad4:	b.ne	40ad90 <ferror@plt+0x61a0>  // b.any
  40aad8:	ldr	w0, [sp, #80]
  40aadc:	str	w0, [sp, #132]
  40aae0:	b	40ac18 <ferror@plt+0x6028>
  40aae4:	ldr	w0, [sp, #144]
  40aae8:	cmp	w0, #0x0
  40aaec:	b.ne	40ad98 <ferror@plt+0x61a8>  // b.any
  40aaf0:	ldr	w0, [sp, #148]
  40aaf4:	str	w0, [sp, #144]
  40aaf8:	ldrb	w0, [sp, #139]
  40aafc:	strb	w0, [sp, #138]
  40ab00:	ldr	w0, [sp, #80]
  40ab04:	str	w0, [sp, #148]
  40ab08:	ldrb	w0, [sp, #86]
  40ab0c:	strb	w0, [sp, #139]
  40ab10:	b	40ac18 <ferror@plt+0x6028>
  40ab14:	ldr	x0, [sp, #152]
  40ab18:	sub	x0, x0, #0x1
  40ab1c:	ldrb	w0, [x0]
  40ab20:	cmp	w0, #0x22
  40ab24:	b.ne	40ada0 <ferror@plt+0x61b0>  // b.any
  40ab28:	ldr	x0, [sp, #152]
  40ab2c:	sub	x0, x0, #0x1
  40ab30:	str	x0, [sp, #152]
  40ab34:	ldr	x0, [sp, #152]
  40ab38:	str	x0, [sp, #112]
  40ab3c:	b	40ab4c <ferror@plt+0x5f5c>
  40ab40:	ldr	x0, [sp, #152]
  40ab44:	sub	x0, x0, #0x1
  40ab48:	str	x0, [sp, #152]
  40ab4c:	ldr	x1, [sp, #152]
  40ab50:	ldr	x0, [sp, #40]
  40ab54:	cmp	x1, x0
  40ab58:	b.ls	40ab70 <ferror@plt+0x5f80>  // b.plast
  40ab5c:	ldr	x0, [sp, #152]
  40ab60:	sub	x0, x0, #0x1
  40ab64:	ldrb	w0, [x0]
  40ab68:	cmp	w0, #0x22
  40ab6c:	b.ne	40ab40 <ferror@plt+0x5f50>  // b.any
  40ab70:	ldr	x1, [sp, #152]
  40ab74:	ldr	x0, [sp, #40]
  40ab78:	cmp	x1, x0
  40ab7c:	b.ls	40ada8 <ferror@plt+0x61b8>  // b.plast
  40ab80:	ldr	x0, [sp, #152]
  40ab84:	str	x0, [sp, #104]
  40ab88:	ldr	x0, [sp, #152]
  40ab8c:	sub	x0, x0, #0x1
  40ab90:	str	x0, [sp, #152]
  40ab94:	ldr	x1, [sp, #152]
  40ab98:	ldr	x0, [sp, #40]
  40ab9c:	cmp	x1, x0
  40aba0:	b.ls	40adb4 <ferror@plt+0x61c4>  // b.plast
  40aba4:	ldr	x0, [sp, #152]
  40aba8:	sub	x0, x0, #0x1
  40abac:	ldrb	w0, [x0]
  40abb0:	cmp	w0, #0x2c
  40abb4:	b.eq	40abcc <ferror@plt+0x5fdc>  // b.none
  40abb8:	ldr	x0, [sp, #152]
  40abbc:	sub	x0, x0, #0x1
  40abc0:	ldrb	w0, [x0]
  40abc4:	cmp	w0, #0x3a
  40abc8:	b.ne	40adb4 <ferror@plt+0x61c4>  // b.any
  40abcc:	ldr	x1, [sp, #112]
  40abd0:	ldr	x0, [sp, #104]
  40abd4:	sub	x0, x1, x0
  40abd8:	str	x0, [sp, #96]
  40abdc:	ldr	x0, [sp, #96]
  40abe0:	add	x0, x0, #0x1
  40abe4:	bl	404620 <xmalloc@plt>
  40abe8:	str	x0, [sp, #88]
  40abec:	ldr	x2, [sp, #96]
  40abf0:	ldr	x1, [sp, #104]
  40abf4:	ldr	x0, [sp, #88]
  40abf8:	bl	404220 <memcpy@plt>
  40abfc:	ldr	x1, [sp, #88]
  40ac00:	ldr	x0, [sp, #96]
  40ac04:	add	x0, x1, x0
  40ac08:	strb	wzr, [x0]
  40ac0c:	add	x0, sp, #0x38
  40ac10:	ldr	x1, [sp, #88]
  40ac14:	bl	404400 <string_list_append@plt>
  40ac18:	ldr	x1, [sp, #152]
  40ac1c:	ldr	x0, [sp, #40]
  40ac20:	cmp	x1, x0
  40ac24:	b.ls	40ac50 <ferror@plt+0x6060>  // b.plast
  40ac28:	ldr	x0, [sp, #152]
  40ac2c:	sub	x0, x0, #0x1
  40ac30:	ldrb	w0, [x0]
  40ac34:	cmp	w0, #0x2c
  40ac38:	b.eq	40ac54 <ferror@plt+0x6064>  // b.none
  40ac3c:	ldr	x0, [sp, #152]
  40ac40:	sub	x0, x0, #0x1
  40ac44:	ldrb	w0, [x0]
  40ac48:	cmp	w0, #0x3a
  40ac4c:	b.eq	40ac54 <ferror@plt+0x6064>  // b.none
  40ac50:	bl	4047b0 <abort@plt>
  40ac54:	ldr	x0, [sp, #152]
  40ac58:	sub	x0, x0, #0x1
  40ac5c:	str	x0, [sp, #152]
  40ac60:	ldr	x0, [sp, #152]
  40ac64:	ldrb	w0, [x0]
  40ac68:	cmp	w0, #0x3a
  40ac6c:	b.ne	40ad74 <ferror@plt+0x6184>  // b.any
  40ac70:	ldr	w0, [sp, #148]
  40ac74:	cmp	w0, #0x0
  40ac78:	b.ne	40ac88 <ferror@plt+0x6098>  // b.any
  40ac7c:	ldr	w0, [sp, #144]
  40ac80:	cmp	w0, #0x0
  40ac84:	b.eq	40adb0 <ferror@plt+0x61c0>  // b.none
  40ac88:	ldr	w0, [sp, #140]
  40ac8c:	cmp	w0, #0x0
  40ac90:	b.eq	40acac <ferror@plt+0x60bc>  // b.none
  40ac94:	ldrb	w0, [sp, #139]
  40ac98:	cmp	w0, #0x0
  40ac9c:	b.ne	40adb4 <ferror@plt+0x61c4>  // b.any
  40aca0:	ldrb	w0, [sp, #138]
  40aca4:	cmp	w0, #0x0
  40aca8:	b.ne	40adb4 <ferror@plt+0x61c4>  // b.any
  40acac:	ldr	x0, [sp, #32]
  40acb0:	ldr	x1, [sp, #152]
  40acb4:	str	x1, [x0]
  40acb8:	ldr	w2, [sp, #148]
  40acbc:	ldr	w1, [sp, #148]
  40acc0:	mov	w0, #0x1                   	// #1
  40acc4:	cmp	w2, #0x0
  40acc8:	csel	w1, w1, w0, gt
  40accc:	ldr	x0, [sp, #24]
  40acd0:	str	w1, [x0]
  40acd4:	ldr	x0, [sp, #24]
  40acd8:	ldr	w1, [sp, #144]
  40acdc:	str	w1, [x0, #4]
  40ace0:	ldr	x0, [sp, #24]
  40ace4:	ldr	w1, [sp, #140]
  40ace8:	str	w1, [x0, #8]
  40acec:	ldr	x0, [sp, #24]
  40acf0:	ldrb	w1, [sp, #139]
  40acf4:	strb	w1, [x0, #12]
  40acf8:	ldr	x0, [sp, #24]
  40acfc:	ldrb	w1, [sp, #138]
  40ad00:	strb	w1, [x0, #13]
  40ad04:	ldr	x0, [sp, #24]
  40ad08:	ldr	w1, [sp, #132]
  40ad0c:	str	w1, [x0, #16]
  40ad10:	ldr	x0, [sp, #24]
  40ad14:	add	x0, x0, #0x18
  40ad18:	bl	404730 <string_list_init@plt>
  40ad1c:	ldr	x0, [sp, #64]
  40ad20:	str	x0, [sp, #120]
  40ad24:	b	40ad5c <ferror@plt+0x616c>
  40ad28:	ldr	x0, [sp, #24]
  40ad2c:	add	x2, x0, #0x18
  40ad30:	ldr	x1, [sp, #56]
  40ad34:	ldr	x0, [sp, #120]
  40ad38:	sub	x0, x0, #0x1
  40ad3c:	str	x0, [sp, #120]
  40ad40:	ldr	x0, [sp, #120]
  40ad44:	lsl	x0, x0, #3
  40ad48:	add	x0, x1, x0
  40ad4c:	ldr	x0, [x0]
  40ad50:	mov	x1, x0
  40ad54:	mov	x0, x2
  40ad58:	bl	404400 <string_list_append@plt>
  40ad5c:	ldr	x0, [sp, #120]
  40ad60:	cmp	x0, #0x0
  40ad64:	b.ne	40ad28 <ferror@plt+0x6138>  // b.any
  40ad68:	add	x0, sp, #0x38
  40ad6c:	bl	404340 <string_list_destroy@plt>
  40ad70:	b	40ae18 <ferror@plt+0x6228>
  40ad74:	ldr	x1, [sp, #152]
  40ad78:	ldr	x0, [sp, #40]
  40ad7c:	cmp	x1, x0
  40ad80:	b.hi	40a908 <ferror@plt+0x5d18>  // b.pmore
  40ad84:	b	40adb4 <ferror@plt+0x61c4>
  40ad88:	nop
  40ad8c:	b	40adb4 <ferror@plt+0x61c4>
  40ad90:	nop
  40ad94:	b	40adb4 <ferror@plt+0x61c4>
  40ad98:	nop
  40ad9c:	b	40adb4 <ferror@plt+0x61c4>
  40ada0:	nop
  40ada4:	b	40adb4 <ferror@plt+0x61c4>
  40ada8:	nop
  40adac:	b	40adb4 <ferror@plt+0x61c4>
  40adb0:	nop
  40adb4:	ldr	x0, [sp, #40]
  40adb8:	bl	404280 <strlen@plt>
  40adbc:	mov	x1, x0
  40adc0:	ldr	x0, [sp, #40]
  40adc4:	add	x1, x0, x1
  40adc8:	ldr	x0, [sp, #32]
  40adcc:	str	x1, [x0]
  40add0:	ldr	x0, [sp, #24]
  40add4:	mov	w1, #0x1                   	// #1
  40add8:	str	w1, [x0]
  40addc:	ldr	x0, [sp, #24]
  40ade0:	str	wzr, [x0, #4]
  40ade4:	ldr	x0, [sp, #24]
  40ade8:	str	wzr, [x0, #8]
  40adec:	ldr	x0, [sp, #24]
  40adf0:	strb	wzr, [x0, #12]
  40adf4:	ldr	x0, [sp, #24]
  40adf8:	strb	wzr, [x0, #13]
  40adfc:	ldr	x0, [sp, #24]
  40ae00:	str	wzr, [x0, #16]
  40ae04:	ldr	x0, [sp, #24]
  40ae08:	add	x0, x0, #0x18
  40ae0c:	bl	404730 <string_list_init@plt>
  40ae10:	add	x0, sp, #0x38
  40ae14:	bl	404340 <string_list_destroy@plt>
  40ae18:	ldp	x29, x30, [sp], #160
  40ae1c:	ret
  40ae20:	stp	x29, x30, [sp, #-96]!
  40ae24:	mov	x29, sp
  40ae28:	str	x0, [sp, #40]
  40ae2c:	str	x1, [sp, #32]
  40ae30:	str	x2, [sp, #24]
  40ae34:	str	x3, [sp, #16]
  40ae38:	add	x0, sp, #0x30
  40ae3c:	mov	x3, x0
  40ae40:	ldr	x2, [sp, #24]
  40ae44:	ldr	x1, [sp, #32]
  40ae48:	ldr	x0, [sp, #40]
  40ae4c:	bl	404650 <hash_find_entry@plt>
  40ae50:	cmp	w0, #0x0
  40ae54:	b.eq	40aed8 <ferror@plt+0x62e8>  // b.none
  40ae58:	mov	x0, #0x48                  	// #72
  40ae5c:	bl	404620 <xmalloc@plt>
  40ae60:	str	x0, [sp, #56]
  40ae64:	ldr	x0, [sp, #56]
  40ae68:	mov	x1, #0x1                   	// #1
  40ae6c:	str	x1, [x0, #16]
  40ae70:	ldr	x0, [sp, #56]
  40ae74:	add	x0, x0, #0x18
  40ae78:	ldr	x1, [sp, #16]
  40ae7c:	ldp	x2, x3, [x1]
  40ae80:	stp	x2, x3, [x0]
  40ae84:	ldp	x2, x3, [x1, #16]
  40ae88:	stp	x2, x3, [x0, #16]
  40ae8c:	ldp	x2, x3, [x1, #32]
  40ae90:	stp	x2, x3, [x0, #32]
  40ae94:	ldr	x3, [sp, #56]
  40ae98:	ldr	x2, [sp, #24]
  40ae9c:	ldr	x1, [sp, #32]
  40aea0:	ldr	x0, [sp, #40]
  40aea4:	bl	404440 <hash_insert_entry@plt>
  40aea8:	str	x0, [sp, #32]
  40aeac:	ldr	x0, [sp, #32]
  40aeb0:	cmp	x0, #0x0
  40aeb4:	b.ne	40aebc <ferror@plt+0x62cc>  // b.any
  40aeb8:	bl	4047b0 <abort@plt>
  40aebc:	ldr	x0, [sp, #56]
  40aec0:	ldr	x1, [sp, #32]
  40aec4:	str	x1, [x0]
  40aec8:	ldr	x0, [sp, #56]
  40aecc:	ldr	x1, [sp, #24]
  40aed0:	str	x1, [x0, #8]
  40aed4:	b	40b204 <ferror@plt+0x6614>
  40aed8:	ldr	x0, [sp, #48]
  40aedc:	str	x0, [sp, #72]
  40aee0:	strb	wzr, [sp, #95]
  40aee4:	str	xzr, [sp, #80]
  40aee8:	b	40b068 <ferror@plt+0x6478>
  40aeec:	ldr	x2, [sp, #72]
  40aef0:	ldr	x1, [sp, #80]
  40aef4:	mov	x0, x1
  40aef8:	lsl	x0, x0, #1
  40aefc:	add	x0, x0, x1
  40af00:	lsl	x0, x0, #4
  40af04:	add	x0, x2, x0
  40af08:	ldr	w1, [x0, #24]
  40af0c:	ldr	x0, [sp, #16]
  40af10:	ldr	w0, [x0]
  40af14:	cmp	w1, w0
  40af18:	b.ne	40b05c <ferror@plt+0x646c>  // b.any
  40af1c:	ldr	x2, [sp, #72]
  40af20:	ldr	x1, [sp, #80]
  40af24:	mov	x0, x1
  40af28:	lsl	x0, x0, #1
  40af2c:	add	x0, x0, x1
  40af30:	lsl	x0, x0, #4
  40af34:	add	x0, x2, x0
  40af38:	ldr	w1, [x0, #28]
  40af3c:	ldr	x0, [sp, #16]
  40af40:	ldr	w0, [x0, #4]
  40af44:	cmp	w1, w0
  40af48:	b.ne	40b05c <ferror@plt+0x646c>  // b.any
  40af4c:	ldr	x2, [sp, #72]
  40af50:	ldr	x1, [sp, #80]
  40af54:	mov	x0, x1
  40af58:	lsl	x0, x0, #1
  40af5c:	add	x0, x0, x1
  40af60:	lsl	x0, x0, #4
  40af64:	add	x0, x2, x0
  40af68:	ldr	w1, [x0, #32]
  40af6c:	ldr	x0, [sp, #16]
  40af70:	ldr	w0, [x0, #8]
  40af74:	cmp	w1, w0
  40af78:	b.ne	40b05c <ferror@plt+0x646c>  // b.any
  40af7c:	ldr	x2, [sp, #72]
  40af80:	ldr	x1, [sp, #80]
  40af84:	mov	x0, x1
  40af88:	lsl	x0, x0, #1
  40af8c:	add	x0, x0, x1
  40af90:	lsl	x0, x0, #4
  40af94:	add	x0, x2, x0
  40af98:	ldrb	w1, [x0, #36]
  40af9c:	ldr	x0, [sp, #16]
  40afa0:	ldrb	w0, [x0, #12]
  40afa4:	cmp	w1, w0
  40afa8:	b.ne	40b05c <ferror@plt+0x646c>  // b.any
  40afac:	ldr	x2, [sp, #72]
  40afb0:	ldr	x1, [sp, #80]
  40afb4:	mov	x0, x1
  40afb8:	lsl	x0, x0, #1
  40afbc:	add	x0, x0, x1
  40afc0:	lsl	x0, x0, #4
  40afc4:	add	x0, x2, x0
  40afc8:	ldrb	w1, [x0, #37]
  40afcc:	ldr	x0, [sp, #16]
  40afd0:	ldrb	w0, [x0, #13]
  40afd4:	cmp	w1, w0
  40afd8:	b.ne	40b05c <ferror@plt+0x646c>  // b.any
  40afdc:	ldr	x2, [sp, #72]
  40afe0:	ldr	x1, [sp, #80]
  40afe4:	mov	x0, x1
  40afe8:	lsl	x0, x0, #1
  40afec:	add	x0, x0, x1
  40aff0:	lsl	x0, x0, #4
  40aff4:	add	x0, x2, x0
  40aff8:	ldr	w1, [x0, #40]
  40affc:	ldr	x0, [sp, #16]
  40b000:	ldr	w0, [x0, #16]
  40b004:	cmp	w1, w0
  40b008:	b.ne	40b05c <ferror@plt+0x646c>  // b.any
  40b00c:	ldr	x2, [sp, #72]
  40b010:	ldr	x1, [sp, #80]
  40b014:	mov	x0, x1
  40b018:	lsl	x0, x0, #1
  40b01c:	add	x0, x0, x1
  40b020:	lsl	x0, x0, #4
  40b024:	add	x0, x2, x0
  40b028:	add	x0, x0, #0x20
  40b02c:	add	x1, x0, #0x10
  40b030:	ldr	x0, [sp, #16]
  40b034:	add	x0, x0, #0x18
  40b038:	mov	x2, x1
  40b03c:	mov	x3, x0
  40b040:	ldp	x0, x1, [x3]
  40b044:	stp	x0, x1, [x2]
  40b048:	ldr	x0, [x3, #16]
  40b04c:	str	x0, [x2, #16]
  40b050:	mov	w0, #0x1                   	// #1
  40b054:	strb	w0, [sp, #95]
  40b058:	b	40b07c <ferror@plt+0x648c>
  40b05c:	ldr	x0, [sp, #80]
  40b060:	add	x0, x0, #0x1
  40b064:	str	x0, [sp, #80]
  40b068:	ldr	x0, [sp, #72]
  40b06c:	ldr	x0, [x0, #16]
  40b070:	ldr	x1, [sp, #80]
  40b074:	cmp	x1, x0
  40b078:	b.cc	40aeec <ferror@plt+0x62fc>  // b.lo, b.ul, b.last
  40b07c:	ldrb	w0, [sp, #95]
  40b080:	eor	w0, w0, #0x1
  40b084:	and	w0, w0, #0xff
  40b088:	cmp	w0, #0x0
  40b08c:	b.eq	40b204 <ferror@plt+0x6614>  // b.none
  40b090:	ldr	x0, [sp, #72]
  40b094:	ldr	x1, [x0, #16]
  40b098:	mov	x0, #0x5555555555555555    	// #6148914691236517205
  40b09c:	movk	x0, #0x555, lsl #48
  40b0a0:	cmp	x1, x0
  40b0a4:	b.hi	40b0c4 <ferror@plt+0x64d4>  // b.pmore
  40b0a8:	ldr	x0, [sp, #72]
  40b0ac:	ldr	x1, [x0, #16]
  40b0b0:	mov	x0, x1
  40b0b4:	lsl	x0, x0, #1
  40b0b8:	add	x0, x0, x1
  40b0bc:	lsl	x0, x0, #4
  40b0c0:	b	40b0c8 <ferror@plt+0x64d8>
  40b0c4:	mov	x0, #0xffffffffffffffff    	// #-1
  40b0c8:	mov	x1, x0
  40b0cc:	mov	x0, #0x48                  	// #72
  40b0d0:	bl	4045a0 <xsum@plt>
  40b0d4:	bl	404620 <xmalloc@plt>
  40b0d8:	str	x0, [sp, #64]
  40b0dc:	ldr	x0, [sp, #72]
  40b0e0:	ldr	x1, [x0]
  40b0e4:	ldr	x0, [sp, #64]
  40b0e8:	str	x1, [x0]
  40b0ec:	ldr	x0, [sp, #72]
  40b0f0:	ldr	x1, [x0, #8]
  40b0f4:	ldr	x0, [sp, #64]
  40b0f8:	str	x1, [x0, #8]
  40b0fc:	ldr	x0, [sp, #72]
  40b100:	ldr	x0, [x0, #16]
  40b104:	add	x1, x0, #0x1
  40b108:	ldr	x0, [sp, #64]
  40b10c:	str	x1, [x0, #16]
  40b110:	str	xzr, [sp, #80]
  40b114:	b	40b188 <ferror@plt+0x6598>
  40b118:	ldr	x2, [sp, #64]
  40b11c:	ldr	x1, [sp, #80]
  40b120:	mov	x0, x1
  40b124:	lsl	x0, x0, #1
  40b128:	add	x0, x0, x1
  40b12c:	lsl	x0, x0, #4
  40b130:	add	x0, x2, x0
  40b134:	add	x0, x0, #0x10
  40b138:	add	x3, x0, #0x8
  40b13c:	ldr	x2, [sp, #72]
  40b140:	ldr	x1, [sp, #80]
  40b144:	mov	x0, x1
  40b148:	lsl	x0, x0, #1
  40b14c:	add	x0, x0, x1
  40b150:	lsl	x0, x0, #4
  40b154:	add	x0, x2, x0
  40b158:	add	x0, x0, #0x10
  40b15c:	add	x1, x0, #0x8
  40b160:	mov	x0, x3
  40b164:	ldp	x2, x3, [x1]
  40b168:	stp	x2, x3, [x0]
  40b16c:	ldp	x2, x3, [x1, #16]
  40b170:	stp	x2, x3, [x0, #16]
  40b174:	ldp	x2, x3, [x1, #32]
  40b178:	stp	x2, x3, [x0, #32]
  40b17c:	ldr	x0, [sp, #80]
  40b180:	add	x0, x0, #0x1
  40b184:	str	x0, [sp, #80]
  40b188:	ldr	x0, [sp, #72]
  40b18c:	ldr	x0, [x0, #16]
  40b190:	ldr	x1, [sp, #80]
  40b194:	cmp	x1, x0
  40b198:	b.cc	40b118 <ferror@plt+0x6528>  // b.lo, b.ul, b.last
  40b19c:	ldr	x2, [sp, #64]
  40b1a0:	ldr	x1, [sp, #80]
  40b1a4:	mov	x0, x1
  40b1a8:	lsl	x0, x0, #1
  40b1ac:	add	x0, x0, x1
  40b1b0:	lsl	x0, x0, #4
  40b1b4:	add	x0, x2, x0
  40b1b8:	add	x0, x0, #0x10
  40b1bc:	add	x0, x0, #0x8
  40b1c0:	ldr	x1, [sp, #16]
  40b1c4:	ldp	x2, x3, [x1]
  40b1c8:	stp	x2, x3, [x0]
  40b1cc:	ldp	x2, x3, [x1, #16]
  40b1d0:	stp	x2, x3, [x0, #16]
  40b1d4:	ldp	x2, x3, [x1, #32]
  40b1d8:	stp	x2, x3, [x0, #32]
  40b1dc:	ldr	x3, [sp, #64]
  40b1e0:	ldr	x2, [sp, #24]
  40b1e4:	ldr	x1, [sp, #32]
  40b1e8:	ldr	x0, [sp, #40]
  40b1ec:	bl	4045d0 <hash_set_value@plt>
  40b1f0:	cmp	w0, #0x0
  40b1f4:	b.eq	40b1fc <ferror@plt+0x660c>  // b.none
  40b1f8:	bl	4047b0 <abort@plt>
  40b1fc:	ldr	x0, [sp, #72]
  40b200:	bl	4048f0 <free@plt>
  40b204:	nop
  40b208:	ldp	x29, x30, [sp], #96
  40b20c:	ret
  40b210:	sub	sp, sp, #0x10
  40b214:	str	x0, [sp, #8]
  40b218:	ldr	x0, [sp, #8]
  40b21c:	cmp	x0, #0x0
  40b220:	b.eq	40b238 <ferror@plt+0x6648>  // b.none
  40b224:	ldr	x0, [sp, #8]
  40b228:	ldr	w0, [x0]
  40b22c:	add	w1, w0, #0x1
  40b230:	ldr	x0, [sp, #8]
  40b234:	str	w1, [x0]
  40b238:	ldr	x0, [sp, #8]
  40b23c:	add	sp, sp, #0x10
  40b240:	ret
  40b244:	stp	x29, x30, [sp, #-32]!
  40b248:	mov	x29, sp
  40b24c:	str	x0, [sp, #24]
  40b250:	ldr	x0, [sp, #24]
  40b254:	cmp	x0, #0x0
  40b258:	b.eq	40b298 <ferror@plt+0x66a8>  // b.none
  40b25c:	ldr	x0, [sp, #24]
  40b260:	ldr	w0, [x0]
  40b264:	cmp	w0, #0x1
  40b268:	b.ls	40b284 <ferror@plt+0x6694>  // b.plast
  40b26c:	ldr	x0, [sp, #24]
  40b270:	ldr	w0, [x0]
  40b274:	sub	w1, w0, #0x1
  40b278:	ldr	x0, [sp, #24]
  40b27c:	str	w1, [x0]
  40b280:	b	40b298 <ferror@plt+0x66a8>
  40b284:	ldr	x0, [sp, #24]
  40b288:	add	x0, x0, #0x8
  40b28c:	bl	404340 <string_list_destroy@plt>
  40b290:	ldr	x0, [sp, #24]
  40b294:	bl	4048f0 <free@plt>
  40b298:	nop
  40b29c:	ldp	x29, x30, [sp], #32
  40b2a0:	ret
  40b2a4:	stp	x29, x30, [sp, #-64]!
  40b2a8:	mov	x29, sp
  40b2ac:	str	x0, [sp, #24]
  40b2b0:	str	x1, [sp, #16]
  40b2b4:	ldr	x0, [sp, #16]
  40b2b8:	cmp	x0, #0x0
  40b2bc:	b.eq	40b2d0 <ferror@plt+0x66e0>  // b.none
  40b2c0:	ldr	x0, [sp, #16]
  40b2c4:	ldr	x0, [x0, #16]
  40b2c8:	cmp	x0, #0x0
  40b2cc:	b.ne	40b310 <ferror@plt+0x6720>  // b.any
  40b2d0:	mov	x0, #0x28                  	// #40
  40b2d4:	bl	404620 <xmalloc@plt>
  40b2d8:	str	x0, [sp, #40]
  40b2dc:	ldr	x0, [sp, #40]
  40b2e0:	ldr	x1, [sp, #24]
  40b2e4:	str	x1, [x0]
  40b2e8:	ldr	x0, [sp, #40]
  40b2ec:	str	xzr, [x0, #8]
  40b2f0:	ldr	x0, [sp, #40]
  40b2f4:	str	xzr, [x0, #16]
  40b2f8:	ldr	x0, [sp, #40]
  40b2fc:	strb	wzr, [x0, #24]
  40b300:	ldr	x0, [sp, #40]
  40b304:	str	xzr, [x0, #32]
  40b308:	ldr	x0, [sp, #40]
  40b30c:	b	40b830 <ferror@plt+0x6c40>
  40b310:	ldr	x0, [sp, #16]
  40b314:	ldr	x0, [x0, #16]
  40b318:	sub	x1, x0, #0x1
  40b31c:	mov	x0, #0xf286                	// #62086
  40b320:	movk	x0, #0xca1a, lsl #16
  40b324:	movk	x0, #0x286b, lsl #32
  40b328:	movk	x0, #0x1af, lsl #48
  40b32c:	cmp	x1, x0
  40b330:	b.hi	40b35c <ferror@plt+0x676c>  // b.pmore
  40b334:	ldr	x0, [sp, #16]
  40b338:	ldr	x1, [x0, #16]
  40b33c:	mov	x0, x1
  40b340:	lsl	x0, x0, #2
  40b344:	add	x0, x0, x1
  40b348:	lsl	x0, x0, #2
  40b34c:	sub	x0, x0, x1
  40b350:	lsl	x0, x0, #3
  40b354:	sub	x0, x0, #0x98
  40b358:	b	40b360 <ferror@plt+0x6770>
  40b35c:	mov	x0, #0xffffffffffffffff    	// #-1
  40b360:	mov	x1, x0
  40b364:	mov	x0, #0xc0                  	// #192
  40b368:	bl	4045a0 <xsum@plt>
  40b36c:	bl	404620 <xmalloc@plt>
  40b370:	str	x0, [sp, #48]
  40b374:	ldr	x0, [sp, #48]
  40b378:	ldr	x1, [sp, #24]
  40b37c:	str	x1, [x0]
  40b380:	ldr	x0, [sp, #16]
  40b384:	ldr	x1, [x0]
  40b388:	ldr	x0, [sp, #48]
  40b38c:	str	x1, [x0, #8]
  40b390:	ldr	x0, [sp, #16]
  40b394:	ldr	x1, [x0, #8]
  40b398:	ldr	x0, [sp, #48]
  40b39c:	str	x1, [x0, #16]
  40b3a0:	ldr	x0, [sp, #48]
  40b3a4:	strb	wzr, [x0, #24]
  40b3a8:	ldr	x0, [sp, #16]
  40b3ac:	ldr	x1, [x0, #16]
  40b3b0:	ldr	x0, [sp, #48]
  40b3b4:	str	x1, [x0, #32]
  40b3b8:	str	xzr, [sp, #56]
  40b3bc:	b	40b818 <ferror@plt+0x6c28>
  40b3c0:	ldr	x2, [sp, #16]
  40b3c4:	ldr	x1, [sp, #56]
  40b3c8:	mov	x0, x1
  40b3cc:	lsl	x0, x0, #1
  40b3d0:	add	x0, x0, x1
  40b3d4:	lsl	x0, x0, #4
  40b3d8:	add	x0, x2, x0
  40b3dc:	ldr	w2, [x0, #32]
  40b3e0:	ldr	x3, [sp, #48]
  40b3e4:	ldr	x1, [sp, #56]
  40b3e8:	mov	x0, x1
  40b3ec:	lsl	x0, x0, #2
  40b3f0:	add	x0, x0, x1
  40b3f4:	lsl	x0, x0, #2
  40b3f8:	sub	x0, x0, x1
  40b3fc:	lsl	x0, x0, #3
  40b400:	add	x0, x3, x0
  40b404:	str	w2, [x0, #40]
  40b408:	ldr	x2, [sp, #16]
  40b40c:	ldr	x1, [sp, #56]
  40b410:	mov	x0, x1
  40b414:	lsl	x0, x0, #1
  40b418:	add	x0, x0, x1
  40b41c:	lsl	x0, x0, #4
  40b420:	add	x0, x2, x0
  40b424:	ldr	w2, [x0, #24]
  40b428:	ldr	x3, [sp, #48]
  40b42c:	ldr	x1, [sp, #56]
  40b430:	mov	x0, x1
  40b434:	lsl	x0, x0, #2
  40b438:	add	x0, x0, x1
  40b43c:	lsl	x0, x0, #2
  40b440:	sub	x0, x0, x1
  40b444:	lsl	x0, x0, #3
  40b448:	add	x0, x3, x0
  40b44c:	str	w2, [x0, #44]
  40b450:	ldr	x2, [sp, #16]
  40b454:	ldr	x1, [sp, #56]
  40b458:	mov	x0, x1
  40b45c:	lsl	x0, x0, #1
  40b460:	add	x0, x0, x1
  40b464:	lsl	x0, x0, #4
  40b468:	add	x0, x2, x0
  40b46c:	ldr	w2, [x0, #28]
  40b470:	ldr	x3, [sp, #48]
  40b474:	ldr	x1, [sp, #56]
  40b478:	mov	x0, x1
  40b47c:	lsl	x0, x0, #2
  40b480:	add	x0, x0, x1
  40b484:	lsl	x0, x0, #2
  40b488:	sub	x0, x0, x1
  40b48c:	lsl	x0, x0, #3
  40b490:	add	x0, x3, x0
  40b494:	str	w2, [x0, #48]
  40b498:	ldr	x2, [sp, #16]
  40b49c:	ldr	x1, [sp, #56]
  40b4a0:	mov	x0, x1
  40b4a4:	lsl	x0, x0, #1
  40b4a8:	add	x0, x0, x1
  40b4ac:	lsl	x0, x0, #4
  40b4b0:	add	x0, x2, x0
  40b4b4:	ldrb	w3, [x0, #36]
  40b4b8:	ldr	x2, [sp, #48]
  40b4bc:	ldr	x1, [sp, #56]
  40b4c0:	mov	x0, x1
  40b4c4:	lsl	x0, x0, #2
  40b4c8:	add	x0, x0, x1
  40b4cc:	lsl	x0, x0, #2
  40b4d0:	sub	x0, x0, x1
  40b4d4:	lsl	x0, x0, #3
  40b4d8:	add	x0, x2, x0
  40b4dc:	mov	w1, w3
  40b4e0:	strb	w1, [x0, #52]
  40b4e4:	ldr	x2, [sp, #16]
  40b4e8:	ldr	x1, [sp, #56]
  40b4ec:	mov	x0, x1
  40b4f0:	lsl	x0, x0, #1
  40b4f4:	add	x0, x0, x1
  40b4f8:	lsl	x0, x0, #4
  40b4fc:	add	x0, x2, x0
  40b500:	ldrb	w3, [x0, #37]
  40b504:	ldr	x2, [sp, #48]
  40b508:	ldr	x1, [sp, #56]
  40b50c:	mov	x0, x1
  40b510:	lsl	x0, x0, #2
  40b514:	add	x0, x0, x1
  40b518:	lsl	x0, x0, #2
  40b51c:	sub	x0, x0, x1
  40b520:	lsl	x0, x0, #3
  40b524:	add	x0, x2, x0
  40b528:	mov	w1, w3
  40b52c:	strb	w1, [x0, #53]
  40b530:	ldr	x2, [sp, #16]
  40b534:	ldr	x1, [sp, #56]
  40b538:	mov	x0, x1
  40b53c:	lsl	x0, x0, #1
  40b540:	add	x0, x0, x1
  40b544:	lsl	x0, x0, #4
  40b548:	add	x0, x2, x0
  40b54c:	ldr	w2, [x0, #40]
  40b550:	ldr	x3, [sp, #48]
  40b554:	ldr	x1, [sp, #56]
  40b558:	mov	x0, x1
  40b55c:	lsl	x0, x0, #2
  40b560:	add	x0, x0, x1
  40b564:	lsl	x0, x0, #2
  40b568:	sub	x0, x0, x1
  40b56c:	lsl	x0, x0, #3
  40b570:	add	x0, x3, x0
  40b574:	str	w2, [x0, #56]
  40b578:	ldr	x2, [sp, #48]
  40b57c:	ldr	x1, [sp, #56]
  40b580:	mov	x0, x1
  40b584:	lsl	x0, x0, #2
  40b588:	add	x0, x0, x1
  40b58c:	lsl	x0, x0, #2
  40b590:	sub	x0, x0, x1
  40b594:	lsl	x0, x0, #3
  40b598:	add	x0, x2, x0
  40b59c:	add	x0, x0, #0x30
  40b5a0:	add	x3, x0, #0x10
  40b5a4:	ldr	x2, [sp, #16]
  40b5a8:	ldr	x1, [sp, #56]
  40b5ac:	mov	x0, x1
  40b5b0:	lsl	x0, x0, #1
  40b5b4:	add	x0, x0, x1
  40b5b8:	lsl	x0, x0, #4
  40b5bc:	add	x0, x2, x0
  40b5c0:	add	x0, x0, #0x20
  40b5c4:	add	x0, x0, #0x10
  40b5c8:	mov	x2, x3
  40b5cc:	mov	x3, x0
  40b5d0:	ldp	x0, x1, [x3]
  40b5d4:	stp	x0, x1, [x2]
  40b5d8:	ldr	x0, [x3, #16]
  40b5dc:	str	x0, [x2, #16]
  40b5e0:	ldr	x2, [sp, #48]
  40b5e4:	ldr	x1, [sp, #56]
  40b5e8:	mov	x0, x1
  40b5ec:	lsl	x0, x0, #2
  40b5f0:	add	x0, x0, x1
  40b5f4:	lsl	x0, x0, #2
  40b5f8:	sub	x0, x0, x1
  40b5fc:	lsl	x0, x0, #3
  40b600:	add	x0, x2, x0
  40b604:	str	xzr, [x0, #88]
  40b608:	ldr	x2, [sp, #48]
  40b60c:	ldr	x1, [sp, #56]
  40b610:	mov	x0, x1
  40b614:	lsl	x0, x0, #2
  40b618:	add	x0, x0, x1
  40b61c:	lsl	x0, x0, #2
  40b620:	sub	x0, x0, x1
  40b624:	lsl	x0, x0, #3
  40b628:	add	x0, x2, x0
  40b62c:	str	xzr, [x0, #96]
  40b630:	ldr	x2, [sp, #48]
  40b634:	ldr	x1, [sp, #56]
  40b638:	mov	x0, x1
  40b63c:	lsl	x0, x0, #2
  40b640:	add	x0, x0, x1
  40b644:	lsl	x0, x0, #2
  40b648:	sub	x0, x0, x1
  40b64c:	lsl	x0, x0, #3
  40b650:	add	x0, x2, x0
  40b654:	mov	x1, #0xffffffffffffffff    	// #-1
  40b658:	str	x1, [x0, #104]
  40b65c:	ldr	x2, [sp, #48]
  40b660:	ldr	x1, [sp, #56]
  40b664:	mov	x0, x1
  40b668:	lsl	x0, x0, #2
  40b66c:	add	x0, x0, x1
  40b670:	lsl	x0, x0, #2
  40b674:	sub	x0, x0, x1
  40b678:	lsl	x0, x0, #3
  40b67c:	add	x0, x2, x0
  40b680:	str	xzr, [x0, #112]
  40b684:	ldr	x2, [sp, #48]
  40b688:	ldr	x1, [sp, #56]
  40b68c:	mov	x0, x1
  40b690:	lsl	x0, x0, #2
  40b694:	add	x0, x0, x1
  40b698:	lsl	x0, x0, #2
  40b69c:	sub	x0, x0, x1
  40b6a0:	lsl	x0, x0, #3
  40b6a4:	add	x0, x2, x0
  40b6a8:	adrp	x1, 461000 <sentence_end_required_spaces>
  40b6ac:	add	x1, x1, #0xb10
  40b6b0:	ldr	w1, [x1]
  40b6b4:	str	w1, [x0, #120]
  40b6b8:	ldr	x2, [sp, #48]
  40b6bc:	ldr	x1, [sp, #56]
  40b6c0:	mov	x0, x1
  40b6c4:	lsl	x0, x0, #2
  40b6c8:	add	x0, x0, x1
  40b6cc:	lsl	x0, x0, #2
  40b6d0:	sub	x0, x0, x1
  40b6d4:	lsl	x0, x0, #3
  40b6d8:	add	x0, x2, x0
  40b6dc:	str	xzr, [x0, #128]
  40b6e0:	ldr	x2, [sp, #48]
  40b6e4:	ldr	x1, [sp, #56]
  40b6e8:	mov	x0, x1
  40b6ec:	lsl	x0, x0, #2
  40b6f0:	add	x0, x0, x1
  40b6f4:	lsl	x0, x0, #2
  40b6f8:	sub	x0, x0, x1
  40b6fc:	lsl	x0, x0, #3
  40b700:	add	x0, x2, x0
  40b704:	mov	x1, #0xffffffffffffffff    	// #-1
  40b708:	str	x1, [x0, #136]
  40b70c:	ldr	x2, [sp, #48]
  40b710:	ldr	x1, [sp, #56]
  40b714:	mov	x0, x1
  40b718:	lsl	x0, x0, #2
  40b71c:	add	x0, x0, x1
  40b720:	lsl	x0, x0, #2
  40b724:	sub	x0, x0, x1
  40b728:	lsl	x0, x0, #3
  40b72c:	add	x0, x2, x0
  40b730:	str	xzr, [x0, #144]
  40b734:	ldr	x2, [sp, #48]
  40b738:	ldr	x1, [sp, #56]
  40b73c:	mov	x0, x1
  40b740:	lsl	x0, x0, #2
  40b744:	add	x0, x0, x1
  40b748:	lsl	x0, x0, #2
  40b74c:	sub	x0, x0, x1
  40b750:	lsl	x0, x0, #3
  40b754:	add	x0, x2, x0
  40b758:	strb	wzr, [x0, #152]
  40b75c:	ldr	x2, [sp, #48]
  40b760:	ldr	x1, [sp, #56]
  40b764:	mov	x0, x1
  40b768:	lsl	x0, x0, #2
  40b76c:	add	x0, x0, x1
  40b770:	lsl	x0, x0, #2
  40b774:	sub	x0, x0, x1
  40b778:	lsl	x0, x0, #3
  40b77c:	add	x0, x2, x0
  40b780:	str	xzr, [x0, #160]
  40b784:	ldr	x2, [sp, #48]
  40b788:	ldr	x1, [sp, #56]
  40b78c:	mov	x0, x1
  40b790:	lsl	x0, x0, #2
  40b794:	add	x0, x0, x1
  40b798:	lsl	x0, x0, #2
  40b79c:	sub	x0, x0, x1
  40b7a0:	lsl	x0, x0, #3
  40b7a4:	add	x0, x2, x0
  40b7a8:	adrp	x1, 461000 <sentence_end_required_spaces>
  40b7ac:	add	x1, x1, #0xb10
  40b7b0:	ldr	w1, [x1]
  40b7b4:	str	w1, [x0, #168]
  40b7b8:	ldr	x2, [sp, #48]
  40b7bc:	ldr	x1, [sp, #56]
  40b7c0:	mov	x0, x1
  40b7c4:	lsl	x0, x0, #2
  40b7c8:	add	x0, x0, x1
  40b7cc:	lsl	x0, x0, #2
  40b7d0:	sub	x0, x0, x1
  40b7d4:	lsl	x0, x0, #3
  40b7d8:	add	x0, x2, x0
  40b7dc:	str	xzr, [x0, #176]
  40b7e0:	ldr	x2, [sp, #48]
  40b7e4:	ldr	x1, [sp, #56]
  40b7e8:	mov	x0, x1
  40b7ec:	lsl	x0, x0, #2
  40b7f0:	add	x0, x0, x1
  40b7f4:	lsl	x0, x0, #2
  40b7f8:	sub	x0, x0, x1
  40b7fc:	lsl	x0, x0, #3
  40b800:	add	x0, x2, x0
  40b804:	mov	x1, #0xffffffffffffffff    	// #-1
  40b808:	str	x1, [x0, #184]
  40b80c:	ldr	x0, [sp, #56]
  40b810:	add	x0, x0, #0x1
  40b814:	str	x0, [sp, #56]
  40b818:	ldr	x0, [sp, #16]
  40b81c:	ldr	x0, [x0, #16]
  40b820:	ldr	x1, [sp, #56]
  40b824:	cmp	x1, x0
  40b828:	b.cc	40b3c0 <ferror@plt+0x67d0>  // b.lo, b.ul, b.last
  40b82c:	ldr	x0, [sp, #48]
  40b830:	ldp	x29, x30, [sp], #64
  40b834:	ret
  40b838:	stp	x29, x30, [sp, #-64]!
  40b83c:	mov	x29, sp
  40b840:	str	x0, [sp, #24]
  40b844:	ldr	x0, [sp, #24]
  40b848:	ldr	x1, [x0, #32]
  40b84c:	mov	x0, #0xf286                	// #62086
  40b850:	movk	x0, #0xca1a, lsl #16
  40b854:	movk	x0, #0x286b, lsl #32
  40b858:	movk	x0, #0x1af, lsl #48
  40b85c:	cmp	x1, x0
  40b860:	b.hi	40b888 <ferror@plt+0x6c98>  // b.pmore
  40b864:	ldr	x0, [sp, #24]
  40b868:	ldr	x1, [x0, #32]
  40b86c:	mov	x0, x1
  40b870:	lsl	x0, x0, #2
  40b874:	add	x0, x0, x1
  40b878:	lsl	x0, x0, #2
  40b87c:	sub	x0, x0, x1
  40b880:	lsl	x0, x0, #3
  40b884:	b	40b88c <ferror@plt+0x6c9c>
  40b888:	mov	x0, #0xffffffffffffffff    	// #-1
  40b88c:	mov	x1, x0
  40b890:	mov	x0, #0x28                  	// #40
  40b894:	bl	4045a0 <xsum@plt>
  40b898:	bl	404620 <xmalloc@plt>
  40b89c:	str	x0, [sp, #48]
  40b8a0:	ldr	x0, [sp, #24]
  40b8a4:	ldr	x1, [x0]
  40b8a8:	ldr	x0, [sp, #48]
  40b8ac:	str	x1, [x0]
  40b8b0:	ldr	x0, [sp, #24]
  40b8b4:	ldr	x1, [x0, #8]
  40b8b8:	ldr	x0, [sp, #48]
  40b8bc:	str	x1, [x0, #8]
  40b8c0:	ldr	x0, [sp, #24]
  40b8c4:	ldr	x1, [x0, #16]
  40b8c8:	ldr	x0, [sp, #48]
  40b8cc:	str	x1, [x0, #16]
  40b8d0:	ldr	x0, [sp, #24]
  40b8d4:	ldrb	w1, [x0, #24]
  40b8d8:	ldr	x0, [sp, #48]
  40b8dc:	strb	w1, [x0, #24]
  40b8e0:	ldr	x0, [sp, #24]
  40b8e4:	ldr	x1, [x0, #32]
  40b8e8:	ldr	x0, [sp, #48]
  40b8ec:	str	x1, [x0, #32]
  40b8f0:	str	xzr, [sp, #56]
  40b8f4:	b	40baf4 <ferror@plt+0x6f04>
  40b8f8:	ldr	x1, [sp, #56]
  40b8fc:	mov	x0, x1
  40b900:	lsl	x0, x0, #2
  40b904:	add	x0, x0, x1
  40b908:	lsl	x0, x0, #2
  40b90c:	sub	x0, x0, x1
  40b910:	lsl	x0, x0, #3
  40b914:	add	x0, x0, #0x20
  40b918:	ldr	x1, [sp, #24]
  40b91c:	add	x0, x1, x0
  40b920:	add	x0, x0, #0x8
  40b924:	str	x0, [sp, #40]
  40b928:	ldr	x1, [sp, #56]
  40b92c:	mov	x0, x1
  40b930:	lsl	x0, x0, #2
  40b934:	add	x0, x0, x1
  40b938:	lsl	x0, x0, #2
  40b93c:	sub	x0, x0, x1
  40b940:	lsl	x0, x0, #3
  40b944:	add	x0, x0, #0x20
  40b948:	ldr	x1, [sp, #48]
  40b94c:	add	x0, x1, x0
  40b950:	add	x0, x0, #0x8
  40b954:	str	x0, [sp, #32]
  40b958:	ldr	x0, [sp, #40]
  40b95c:	ldr	w1, [x0]
  40b960:	ldr	x0, [sp, #32]
  40b964:	str	w1, [x0]
  40b968:	ldr	x0, [sp, #40]
  40b96c:	ldr	w1, [x0, #4]
  40b970:	ldr	x0, [sp, #32]
  40b974:	str	w1, [x0, #4]
  40b978:	ldr	x0, [sp, #40]
  40b97c:	ldr	w1, [x0, #8]
  40b980:	ldr	x0, [sp, #32]
  40b984:	str	w1, [x0, #8]
  40b988:	ldr	x0, [sp, #40]
  40b98c:	ldrb	w1, [x0, #12]
  40b990:	ldr	x0, [sp, #32]
  40b994:	strb	w1, [x0, #12]
  40b998:	ldr	x0, [sp, #40]
  40b99c:	ldrb	w1, [x0, #13]
  40b9a0:	ldr	x0, [sp, #32]
  40b9a4:	strb	w1, [x0, #13]
  40b9a8:	ldr	x0, [sp, #40]
  40b9ac:	ldr	w1, [x0, #16]
  40b9b0:	ldr	x0, [sp, #32]
  40b9b4:	str	w1, [x0, #16]
  40b9b8:	ldr	x0, [sp, #32]
  40b9bc:	add	x1, x0, #0x18
  40b9c0:	ldr	x0, [sp, #40]
  40b9c4:	add	x0, x0, #0x18
  40b9c8:	mov	x2, x1
  40b9cc:	mov	x3, x0
  40b9d0:	ldp	x0, x1, [x3]
  40b9d4:	stp	x0, x1, [x2]
  40b9d8:	ldr	x0, [x3, #16]
  40b9dc:	str	x0, [x2, #16]
  40b9e0:	ldr	x0, [sp, #40]
  40b9e4:	ldr	x0, [x0, #48]
  40b9e8:	cmp	x0, #0x0
  40b9ec:	b.eq	40ba04 <ferror@plt+0x6e14>  // b.none
  40b9f0:	ldr	x0, [sp, #40]
  40b9f4:	ldr	x0, [x0, #48]
  40b9f8:	bl	408b7c <ferror@plt+0x3f8c>
  40b9fc:	mov	x1, x0
  40ba00:	b	40ba08 <ferror@plt+0x6e18>
  40ba04:	mov	x1, #0x0                   	// #0
  40ba08:	ldr	x0, [sp, #32]
  40ba0c:	str	x1, [x0, #48]
  40ba10:	ldr	x2, [sp, #32]
  40ba14:	ldr	x0, [sp, #40]
  40ba18:	ldp	x0, x1, [x0, #56]
  40ba1c:	stp	x0, x1, [x2, #56]
  40ba20:	ldr	x0, [sp, #40]
  40ba24:	ldr	x0, [x0, #72]
  40ba28:	cmp	x0, #0x0
  40ba2c:	b.eq	40ba44 <ferror@plt+0x6e54>  // b.none
  40ba30:	ldr	x0, [sp, #40]
  40ba34:	ldr	x0, [x0, #72]
  40ba38:	bl	408b7c <ferror@plt+0x3f8c>
  40ba3c:	mov	x1, x0
  40ba40:	b	40ba48 <ferror@plt+0x6e58>
  40ba44:	mov	x1, #0x0                   	// #0
  40ba48:	ldr	x0, [sp, #32]
  40ba4c:	str	x1, [x0, #72]
  40ba50:	ldr	x0, [sp, #32]
  40ba54:	ldr	x1, [sp, #40]
  40ba58:	ldr	w1, [x1, #80]
  40ba5c:	str	w1, [x0, #80]
  40ba60:	ldr	x2, [sp, #32]
  40ba64:	ldr	x0, [sp, #40]
  40ba68:	ldp	x0, x1, [x0, #56]
  40ba6c:	stp	x0, x1, [x2, #88]
  40ba70:	ldr	x0, [sp, #40]
  40ba74:	ldr	x0, [x0, #104]
  40ba78:	bl	40b210 <ferror@plt+0x6620>
  40ba7c:	mov	x1, x0
  40ba80:	ldr	x0, [sp, #32]
  40ba84:	str	x1, [x0, #104]
  40ba88:	ldr	x0, [sp, #40]
  40ba8c:	ldrb	w1, [x0, #112]
  40ba90:	ldr	x0, [sp, #32]
  40ba94:	strb	w1, [x0, #112]
  40ba98:	ldr	x0, [sp, #40]
  40ba9c:	ldr	x0, [x0, #120]
  40baa0:	cmp	x0, #0x0
  40baa4:	b.eq	40babc <ferror@plt+0x6ecc>  // b.none
  40baa8:	ldr	x0, [sp, #40]
  40baac:	ldr	x0, [x0, #120]
  40bab0:	bl	408b7c <ferror@plt+0x3f8c>
  40bab4:	mov	x1, x0
  40bab8:	b	40bac0 <ferror@plt+0x6ed0>
  40babc:	mov	x1, #0x0                   	// #0
  40bac0:	ldr	x0, [sp, #32]
  40bac4:	str	x1, [x0, #120]
  40bac8:	ldr	x0, [sp, #32]
  40bacc:	ldr	x1, [sp, #40]
  40bad0:	ldr	w1, [x1, #128]
  40bad4:	str	w1, [x0, #128]
  40bad8:	ldr	x2, [sp, #32]
  40badc:	ldr	x0, [sp, #40]
  40bae0:	ldp	x0, x1, [x0, #136]
  40bae4:	stp	x0, x1, [x2, #136]
  40bae8:	ldr	x0, [sp, #56]
  40baec:	add	x0, x0, #0x1
  40baf0:	str	x0, [sp, #56]
  40baf4:	ldr	x0, [sp, #24]
  40baf8:	ldr	x0, [x0, #32]
  40bafc:	ldr	x1, [sp, #56]
  40bb00:	cmp	x1, x0
  40bb04:	b.cc	40b8f8 <ferror@plt+0x6d08>  // b.lo, b.ul, b.last
  40bb08:	ldr	x0, [sp, #48]
  40bb0c:	ldp	x29, x30, [sp], #64
  40bb10:	ret
  40bb14:	stp	x29, x30, [sp, #-112]!
  40bb18:	mov	x29, sp
  40bb1c:	str	x0, [sp, #72]
  40bb20:	str	w1, [sp, #68]
  40bb24:	str	x2, [sp, #56]
  40bb28:	str	w3, [sp, #64]
  40bb2c:	str	x4, [sp, #48]
  40bb30:	str	x5, [sp, #40]
  40bb34:	str	x6, [sp, #32]
  40bb38:	strb	w7, [sp, #31]
  40bb3c:	strb	wzr, [sp, #111]
  40bb40:	ldr	x0, [sp, #72]
  40bb44:	ldr	x0, [x0, #32]
  40bb48:	str	x0, [sp, #88]
  40bb4c:	ldr	w0, [sp, #68]
  40bb50:	cmp	w0, #0x0
  40bb54:	b.gt	40bb5c <ferror@plt+0x6f6c>
  40bb58:	bl	4047b0 <abort@plt>
  40bb5c:	str	xzr, [sp, #96]
  40bb60:	b	40bcb4 <ferror@plt+0x70c4>
  40bb64:	ldr	x1, [sp, #96]
  40bb68:	mov	x0, x1
  40bb6c:	lsl	x0, x0, #2
  40bb70:	add	x0, x0, x1
  40bb74:	lsl	x0, x0, #2
  40bb78:	sub	x0, x0, x1
  40bb7c:	lsl	x0, x0, #3
  40bb80:	add	x0, x0, #0x20
  40bb84:	ldr	x1, [sp, #72]
  40bb88:	add	x0, x1, x0
  40bb8c:	add	x0, x0, #0x8
  40bb90:	str	x0, [sp, #80]
  40bb94:	ldr	x0, [sp, #80]
  40bb98:	ldr	w0, [x0]
  40bb9c:	ldr	w1, [sp, #68]
  40bba0:	cmp	w1, w0
  40bba4:	b.ne	40bbe0 <ferror@plt+0x6ff0>  // b.any
  40bba8:	ldr	x0, [sp, #80]
  40bbac:	ldr	x1, [sp, #56]
  40bbb0:	str	x1, [x0, #48]
  40bbb4:	ldr	x0, [sp, #80]
  40bbb8:	ldr	x1, [sp, #48]
  40bbbc:	str	x1, [x0, #56]
  40bbc0:	ldr	x0, [sp, #80]
  40bbc4:	ldr	x1, [sp, #40]
  40bbc8:	str	x1, [x0, #64]
  40bbcc:	mov	w0, #0x1                   	// #1
  40bbd0:	strb	w0, [sp, #111]
  40bbd4:	ldr	x0, [sp, #80]
  40bbd8:	str	wzr, [x0]
  40bbdc:	b	40bca8 <ferror@plt+0x70b8>
  40bbe0:	ldr	x0, [sp, #80]
  40bbe4:	ldr	w0, [x0, #4]
  40bbe8:	ldr	w1, [sp, #68]
  40bbec:	cmp	w1, w0
  40bbf0:	b.ne	40bc54 <ferror@plt+0x7064>  // b.any
  40bbf4:	ldr	x0, [sp, #80]
  40bbf8:	ldr	x1, [sp, #56]
  40bbfc:	str	x1, [x0, #72]
  40bc00:	ldr	x0, [sp, #80]
  40bc04:	ldr	w1, [sp, #64]
  40bc08:	str	w1, [x0, #80]
  40bc0c:	ldr	x0, [sp, #80]
  40bc10:	ldr	x1, [sp, #48]
  40bc14:	str	x1, [x0, #88]
  40bc18:	ldr	x0, [sp, #80]
  40bc1c:	ldr	x1, [sp, #40]
  40bc20:	str	x1, [x0, #96]
  40bc24:	ldr	x0, [sp, #32]
  40bc28:	bl	40b210 <ferror@plt+0x6620>
  40bc2c:	mov	x1, x0
  40bc30:	ldr	x0, [sp, #80]
  40bc34:	str	x1, [x0, #104]
  40bc38:	ldr	x0, [sp, #80]
  40bc3c:	ldrb	w1, [sp, #31]
  40bc40:	strb	w1, [x0, #112]
  40bc44:	mov	w0, #0x1                   	// #1
  40bc48:	strb	w0, [sp, #111]
  40bc4c:	ldr	x0, [sp, #80]
  40bc50:	str	wzr, [x0, #4]
  40bc54:	ldr	x0, [sp, #80]
  40bc58:	ldr	w0, [x0, #8]
  40bc5c:	ldr	w1, [sp, #68]
  40bc60:	cmp	w1, w0
  40bc64:	b.ne	40bca8 <ferror@plt+0x70b8>  // b.any
  40bc68:	ldr	x0, [sp, #80]
  40bc6c:	ldr	x1, [sp, #56]
  40bc70:	str	x1, [x0, #120]
  40bc74:	ldr	x0, [sp, #80]
  40bc78:	ldr	w1, [sp, #64]
  40bc7c:	str	w1, [x0, #128]
  40bc80:	ldr	x0, [sp, #80]
  40bc84:	ldr	x1, [sp, #48]
  40bc88:	str	x1, [x0, #136]
  40bc8c:	ldr	x0, [sp, #80]
  40bc90:	ldr	x1, [sp, #40]
  40bc94:	str	x1, [x0, #144]
  40bc98:	mov	w0, #0x1                   	// #1
  40bc9c:	strb	w0, [sp, #111]
  40bca0:	ldr	x0, [sp, #80]
  40bca4:	str	wzr, [x0, #8]
  40bca8:	ldr	x0, [sp, #96]
  40bcac:	add	x0, x0, #0x1
  40bcb0:	str	x0, [sp, #96]
  40bcb4:	ldr	x1, [sp, #96]
  40bcb8:	ldr	x0, [sp, #88]
  40bcbc:	cmp	x1, x0
  40bcc0:	b.cc	40bb64 <ferror@plt+0x6f74>  // b.lo, b.ul, b.last
  40bcc4:	ldrb	w0, [sp, #111]
  40bcc8:	eor	w0, w0, #0x1
  40bccc:	and	w0, w0, #0xff
  40bcd0:	cmp	w0, #0x0
  40bcd4:	b.eq	40bce0 <ferror@plt+0x70f0>  // b.none
  40bcd8:	ldr	x0, [sp, #56]
  40bcdc:	bl	40908c <ferror@plt+0x449c>
  40bce0:	nop
  40bce4:	ldp	x29, x30, [sp], #112
  40bce8:	ret
  40bcec:	stp	x29, x30, [sp, #-96]!
  40bcf0:	mov	x29, sp
  40bcf4:	str	x0, [sp, #56]
  40bcf8:	str	x1, [sp, #48]
  40bcfc:	str	w2, [sp, #40]
  40bd00:	str	x3, [sp, #32]
  40bd04:	str	x4, [sp, #24]
  40bd08:	strb	wzr, [sp, #95]
  40bd0c:	ldr	x0, [sp, #56]
  40bd10:	ldr	x0, [x0, #32]
  40bd14:	str	x0, [sp, #72]
  40bd18:	str	xzr, [sp, #80]
  40bd1c:	b	40bd90 <ferror@plt+0x71a0>
  40bd20:	ldr	x1, [sp, #80]
  40bd24:	mov	x0, x1
  40bd28:	lsl	x0, x0, #2
  40bd2c:	add	x0, x0, x1
  40bd30:	lsl	x0, x0, #2
  40bd34:	sub	x0, x0, x1
  40bd38:	lsl	x0, x0, #3
  40bd3c:	add	x0, x0, #0x20
  40bd40:	ldr	x1, [sp, #56]
  40bd44:	add	x0, x1, x0
  40bd48:	add	x0, x0, #0x8
  40bd4c:	str	x0, [sp, #64]
  40bd50:	ldr	x0, [sp, #64]
  40bd54:	ldr	x1, [sp, #48]
  40bd58:	str	x1, [x0, #48]
  40bd5c:	ldr	x0, [sp, #64]
  40bd60:	ldr	x1, [sp, #32]
  40bd64:	str	x1, [x0, #56]
  40bd68:	ldr	x0, [sp, #64]
  40bd6c:	ldr	x1, [sp, #24]
  40bd70:	str	x1, [x0, #64]
  40bd74:	mov	w0, #0x1                   	// #1
  40bd78:	strb	w0, [sp, #95]
  40bd7c:	ldr	x0, [sp, #64]
  40bd80:	str	wzr, [x0]
  40bd84:	ldr	x0, [sp, #80]
  40bd88:	add	x0, x0, #0x1
  40bd8c:	str	x0, [sp, #80]
  40bd90:	ldr	x1, [sp, #80]
  40bd94:	ldr	x0, [sp, #72]
  40bd98:	cmp	x1, x0
  40bd9c:	b.cc	40bd20 <ferror@plt+0x7130>  // b.lo, b.ul, b.last
  40bda0:	ldrb	w0, [sp, #95]
  40bda4:	eor	w0, w0, #0x1
  40bda8:	and	w0, w0, #0xff
  40bdac:	cmp	w0, #0x0
  40bdb0:	b.eq	40bdbc <ferror@plt+0x71cc>  // b.none
  40bdb4:	ldr	x0, [sp, #48]
  40bdb8:	bl	40908c <ferror@plt+0x449c>
  40bdbc:	nop
  40bdc0:	ldp	x29, x30, [sp], #96
  40bdc4:	ret
  40bdc8:	sub	sp, sp, #0x20
  40bdcc:	str	x0, [sp, #8]
  40bdd0:	str	w1, [sp, #4]
  40bdd4:	str	xzr, [sp, #24]
  40bdd8:	b	40be80 <ferror@plt+0x7290>
  40bddc:	ldr	x1, [sp, #24]
  40bde0:	mov	x0, x1
  40bde4:	lsl	x0, x0, #2
  40bde8:	add	x0, x0, x1
  40bdec:	lsl	x0, x0, #2
  40bdf0:	sub	x0, x0, x1
  40bdf4:	lsl	x0, x0, #3
  40bdf8:	add	x0, x0, #0x20
  40bdfc:	ldr	x1, [sp, #8]
  40be00:	add	x0, x1, x0
  40be04:	add	x0, x0, #0x8
  40be08:	str	x0, [sp, #16]
  40be0c:	ldr	x0, [sp, #16]
  40be10:	ldr	w0, [x0]
  40be14:	ldr	w1, [sp, #4]
  40be18:	cmp	w1, w0
  40be1c:	b.lt	40be48 <ferror@plt+0x7258>  // b.tstop
  40be20:	ldr	x0, [sp, #16]
  40be24:	ldr	w0, [x0, #4]
  40be28:	ldr	w1, [sp, #4]
  40be2c:	cmp	w1, w0
  40be30:	b.lt	40be48 <ferror@plt+0x7258>  // b.tstop
  40be34:	ldr	x0, [sp, #16]
  40be38:	ldr	w0, [x0, #8]
  40be3c:	ldr	w1, [sp, #4]
  40be40:	cmp	w1, w0
  40be44:	b.ge	40be74 <ferror@plt+0x7284>  // b.tcont
  40be48:	ldr	x0, [sp, #16]
  40be4c:	ldr	w0, [x0, #16]
  40be50:	cmp	w0, #0x0
  40be54:	b.le	40be6c <ferror@plt+0x727c>
  40be58:	ldr	x0, [sp, #16]
  40be5c:	ldr	w0, [x0, #16]
  40be60:	ldr	w1, [sp, #4]
  40be64:	cmp	w1, w0
  40be68:	b.gt	40be74 <ferror@plt+0x7284>
  40be6c:	mov	w0, #0x0                   	// #0
  40be70:	b	40be98 <ferror@plt+0x72a8>
  40be74:	ldr	x0, [sp, #24]
  40be78:	add	x0, x0, #0x1
  40be7c:	str	x0, [sp, #24]
  40be80:	ldr	x0, [sp, #8]
  40be84:	ldr	x0, [x0, #32]
  40be88:	ldr	x1, [sp, #24]
  40be8c:	cmp	x1, x0
  40be90:	b.cc	40bddc <ferror@plt+0x71ec>  // b.lo, b.ul, b.last
  40be94:	mov	w0, #0x1                   	// #1
  40be98:	add	sp, sp, #0x20
  40be9c:	ret
  40bea0:	sub	sp, sp, #0x120
  40bea4:	stp	x29, x30, [sp, #16]
  40bea8:	add	x29, sp, #0x10
  40beac:	stp	x19, x20, [sp, #32]
  40beb0:	str	x0, [sp, #56]
  40beb4:	str	w1, [sp, #52]
  40beb8:	str	xzr, [sp, #280]
  40bebc:	str	xzr, [sp, #272]
  40bec0:	b	40bf60 <ferror@plt+0x7370>
  40bec4:	ldr	x1, [sp, #272]
  40bec8:	mov	x0, x1
  40becc:	lsl	x0, x0, #2
  40bed0:	add	x0, x0, x1
  40bed4:	lsl	x0, x0, #2
  40bed8:	sub	x0, x0, x1
  40bedc:	lsl	x0, x0, #3
  40bee0:	add	x0, x0, #0x20
  40bee4:	ldr	x1, [sp, #56]
  40bee8:	add	x0, x1, x0
  40beec:	add	x0, x0, #0x8
  40bef0:	str	x0, [sp, #88]
  40bef4:	ldr	x0, [sp, #88]
  40bef8:	ldr	w0, [x0]
  40befc:	cmp	w0, #0x0
  40bf00:	b.ne	40bf54 <ferror@plt+0x7364>  // b.any
  40bf04:	ldr	x0, [sp, #88]
  40bf08:	ldr	w0, [x0, #4]
  40bf0c:	cmp	w0, #0x0
  40bf10:	b.ne	40bf54 <ferror@plt+0x7364>  // b.any
  40bf14:	ldr	x0, [sp, #88]
  40bf18:	ldr	w0, [x0, #8]
  40bf1c:	cmp	w0, #0x0
  40bf20:	b.ne	40bf54 <ferror@plt+0x7364>  // b.any
  40bf24:	ldr	x0, [sp, #88]
  40bf28:	ldr	w0, [x0, #16]
  40bf2c:	cmp	w0, #0x0
  40bf30:	b.eq	40bf48 <ferror@plt+0x7358>  // b.none
  40bf34:	ldr	x0, [sp, #88]
  40bf38:	ldr	w0, [x0, #16]
  40bf3c:	ldr	w1, [sp, #52]
  40bf40:	cmp	w1, w0
  40bf44:	b.ne	40bf54 <ferror@plt+0x7364>  // b.any
  40bf48:	ldr	x0, [sp, #280]
  40bf4c:	add	x0, x0, #0x1
  40bf50:	str	x0, [sp, #280]
  40bf54:	ldr	x0, [sp, #272]
  40bf58:	add	x0, x0, #0x1
  40bf5c:	str	x0, [sp, #272]
  40bf60:	ldr	x0, [sp, #56]
  40bf64:	ldr	x0, [x0, #32]
  40bf68:	ldr	x1, [sp, #272]
  40bf6c:	cmp	x1, x0
  40bf70:	b.cc	40bec4 <ferror@plt+0x72d4>  // b.lo, b.ul, b.last
  40bf74:	ldr	x0, [sp, #280]
  40bf78:	cmp	x0, #0x0
  40bf7c:	b.eq	40c960 <ferror@plt+0x7d70>  // b.none
  40bf80:	str	xzr, [sp, #264]
  40bf84:	strb	wzr, [sp, #263]
  40bf88:	str	xzr, [sp, #272]
  40bf8c:	b	40c070 <ferror@plt+0x7480>
  40bf90:	ldr	x1, [sp, #272]
  40bf94:	mov	x0, x1
  40bf98:	lsl	x0, x0, #2
  40bf9c:	add	x0, x0, x1
  40bfa0:	lsl	x0, x0, #2
  40bfa4:	sub	x0, x0, x1
  40bfa8:	lsl	x0, x0, #3
  40bfac:	add	x0, x0, #0x20
  40bfb0:	ldr	x1, [sp, #56]
  40bfb4:	add	x0, x1, x0
  40bfb8:	add	x0, x0, #0x8
  40bfbc:	str	x0, [sp, #184]
  40bfc0:	ldr	x0, [sp, #184]
  40bfc4:	ldr	w0, [x0]
  40bfc8:	cmp	w0, #0x0
  40bfcc:	b.ne	40c064 <ferror@plt+0x7474>  // b.any
  40bfd0:	ldr	x0, [sp, #184]
  40bfd4:	ldr	w0, [x0, #4]
  40bfd8:	cmp	w0, #0x0
  40bfdc:	b.ne	40c064 <ferror@plt+0x7474>  // b.any
  40bfe0:	ldr	x0, [sp, #184]
  40bfe4:	ldr	w0, [x0, #8]
  40bfe8:	cmp	w0, #0x0
  40bfec:	b.ne	40c064 <ferror@plt+0x7474>  // b.any
  40bff0:	ldr	x0, [sp, #184]
  40bff4:	ldr	w0, [x0, #16]
  40bff8:	cmp	w0, #0x0
  40bffc:	b.eq	40c014 <ferror@plt+0x7424>  // b.none
  40c000:	ldr	x0, [sp, #184]
  40c004:	ldr	w0, [x0, #16]
  40c008:	ldr	w1, [sp, #52]
  40c00c:	cmp	w1, w0
  40c010:	b.ne	40c064 <ferror@plt+0x7474>  // b.any
  40c014:	ldr	x0, [sp, #184]
  40c018:	ldr	x0, [x0, #48]
  40c01c:	cmp	x0, #0x0
  40c020:	b.eq	40c064 <ferror@plt+0x7474>  // b.none
  40c024:	ldr	x0, [sp, #184]
  40c028:	ldr	x0, [x0, #72]
  40c02c:	cmp	x0, #0x0
  40c030:	b.eq	40c064 <ferror@plt+0x7474>  // b.none
  40c034:	ldr	x0, [sp, #184]
  40c038:	ldr	x0, [x0, #120]
  40c03c:	cmp	x0, #0x0
  40c040:	b.eq	40c064 <ferror@plt+0x7474>  // b.none
  40c044:	ldr	x0, [sp, #264]
  40c048:	cmp	x0, #0x0
  40c04c:	b.eq	40c05c <ferror@plt+0x746c>  // b.none
  40c050:	mov	w0, #0x1                   	// #1
  40c054:	strb	w0, [sp, #263]
  40c058:	b	40c084 <ferror@plt+0x7494>
  40c05c:	ldr	x0, [sp, #184]
  40c060:	str	x0, [sp, #264]
  40c064:	ldr	x0, [sp, #272]
  40c068:	add	x0, x0, #0x1
  40c06c:	str	x0, [sp, #272]
  40c070:	ldr	x0, [sp, #56]
  40c074:	ldr	x0, [x0, #32]
  40c078:	ldr	x1, [sp, #272]
  40c07c:	cmp	x1, x0
  40c080:	b.cc	40bf90 <ferror@plt+0x73a0>  // b.lo, b.ul, b.last
  40c084:	ldr	x0, [sp, #264]
  40c088:	cmp	x0, #0x0
  40c08c:	b.ne	40c2b0 <ferror@plt+0x76c0>  // b.any
  40c090:	str	xzr, [sp, #248]
  40c094:	str	xzr, [sp, #240]
  40c098:	str	xzr, [sp, #272]
  40c09c:	b	40c170 <ferror@plt+0x7580>
  40c0a0:	ldr	x1, [sp, #272]
  40c0a4:	mov	x0, x1
  40c0a8:	lsl	x0, x0, #2
  40c0ac:	add	x0, x0, x1
  40c0b0:	lsl	x0, x0, #2
  40c0b4:	sub	x0, x0, x1
  40c0b8:	lsl	x0, x0, #3
  40c0bc:	add	x0, x0, #0x20
  40c0c0:	ldr	x1, [sp, #56]
  40c0c4:	add	x0, x1, x0
  40c0c8:	add	x0, x0, #0x8
  40c0cc:	str	x0, [sp, #176]
  40c0d0:	ldr	x0, [sp, #176]
  40c0d4:	ldr	w0, [x0]
  40c0d8:	cmp	w0, #0x0
  40c0dc:	b.ne	40c164 <ferror@plt+0x7574>  // b.any
  40c0e0:	ldr	x0, [sp, #176]
  40c0e4:	ldr	w0, [x0, #4]
  40c0e8:	cmp	w0, #0x0
  40c0ec:	b.ne	40c164 <ferror@plt+0x7574>  // b.any
  40c0f0:	ldr	x0, [sp, #176]
  40c0f4:	ldr	w0, [x0, #8]
  40c0f8:	cmp	w0, #0x0
  40c0fc:	b.ne	40c164 <ferror@plt+0x7574>  // b.any
  40c100:	ldr	x0, [sp, #176]
  40c104:	ldr	w0, [x0, #16]
  40c108:	cmp	w0, #0x0
  40c10c:	b.eq	40c124 <ferror@plt+0x7534>  // b.none
  40c110:	ldr	x0, [sp, #176]
  40c114:	ldr	w0, [x0, #16]
  40c118:	ldr	w1, [sp, #52]
  40c11c:	cmp	w1, w0
  40c120:	b.ne	40c164 <ferror@plt+0x7574>  // b.any
  40c124:	ldr	x0, [sp, #176]
  40c128:	ldr	x0, [x0, #48]
  40c12c:	cmp	x0, #0x0
  40c130:	b.eq	40c164 <ferror@plt+0x7574>  // b.none
  40c134:	ldr	x0, [sp, #176]
  40c138:	ldr	x0, [x0, #72]
  40c13c:	cmp	x0, #0x0
  40c140:	b.eq	40c164 <ferror@plt+0x7574>  // b.none
  40c144:	ldr	x0, [sp, #248]
  40c148:	cmp	x0, #0x0
  40c14c:	b.eq	40c15c <ferror@plt+0x756c>  // b.none
  40c150:	mov	w0, #0x1                   	// #1
  40c154:	strb	w0, [sp, #263]
  40c158:	b	40c184 <ferror@plt+0x7594>
  40c15c:	ldr	x0, [sp, #176]
  40c160:	str	x0, [sp, #248]
  40c164:	ldr	x0, [sp, #272]
  40c168:	add	x0, x0, #0x1
  40c16c:	str	x0, [sp, #272]
  40c170:	ldr	x0, [sp, #56]
  40c174:	ldr	x0, [x0, #32]
  40c178:	ldr	x1, [sp, #272]
  40c17c:	cmp	x1, x0
  40c180:	b.cc	40c0a0 <ferror@plt+0x74b0>  // b.lo, b.ul, b.last
  40c184:	str	xzr, [sp, #272]
  40c188:	b	40c25c <ferror@plt+0x766c>
  40c18c:	ldr	x1, [sp, #272]
  40c190:	mov	x0, x1
  40c194:	lsl	x0, x0, #2
  40c198:	add	x0, x0, x1
  40c19c:	lsl	x0, x0, #2
  40c1a0:	sub	x0, x0, x1
  40c1a4:	lsl	x0, x0, #3
  40c1a8:	add	x0, x0, #0x20
  40c1ac:	ldr	x1, [sp, #56]
  40c1b0:	add	x0, x1, x0
  40c1b4:	add	x0, x0, #0x8
  40c1b8:	str	x0, [sp, #168]
  40c1bc:	ldr	x0, [sp, #168]
  40c1c0:	ldr	w0, [x0]
  40c1c4:	cmp	w0, #0x0
  40c1c8:	b.ne	40c250 <ferror@plt+0x7660>  // b.any
  40c1cc:	ldr	x0, [sp, #168]
  40c1d0:	ldr	w0, [x0, #4]
  40c1d4:	cmp	w0, #0x0
  40c1d8:	b.ne	40c250 <ferror@plt+0x7660>  // b.any
  40c1dc:	ldr	x0, [sp, #168]
  40c1e0:	ldr	w0, [x0, #8]
  40c1e4:	cmp	w0, #0x0
  40c1e8:	b.ne	40c250 <ferror@plt+0x7660>  // b.any
  40c1ec:	ldr	x0, [sp, #168]
  40c1f0:	ldr	w0, [x0, #16]
  40c1f4:	cmp	w0, #0x0
  40c1f8:	b.eq	40c210 <ferror@plt+0x7620>  // b.none
  40c1fc:	ldr	x0, [sp, #168]
  40c200:	ldr	w0, [x0, #16]
  40c204:	ldr	w1, [sp, #52]
  40c208:	cmp	w1, w0
  40c20c:	b.ne	40c250 <ferror@plt+0x7660>  // b.any
  40c210:	ldr	x0, [sp, #168]
  40c214:	ldr	x0, [x0, #72]
  40c218:	cmp	x0, #0x0
  40c21c:	b.eq	40c250 <ferror@plt+0x7660>  // b.none
  40c220:	ldr	x0, [sp, #168]
  40c224:	ldr	x0, [x0, #120]
  40c228:	cmp	x0, #0x0
  40c22c:	b.eq	40c250 <ferror@plt+0x7660>  // b.none
  40c230:	ldr	x0, [sp, #240]
  40c234:	cmp	x0, #0x0
  40c238:	b.eq	40c248 <ferror@plt+0x7658>  // b.none
  40c23c:	mov	w0, #0x1                   	// #1
  40c240:	strb	w0, [sp, #263]
  40c244:	b	40c270 <ferror@plt+0x7680>
  40c248:	ldr	x0, [sp, #168]
  40c24c:	str	x0, [sp, #240]
  40c250:	ldr	x0, [sp, #272]
  40c254:	add	x0, x0, #0x1
  40c258:	str	x0, [sp, #272]
  40c25c:	ldr	x0, [sp, #56]
  40c260:	ldr	x0, [x0, #32]
  40c264:	ldr	x1, [sp, #272]
  40c268:	cmp	x1, x0
  40c26c:	b.cc	40c18c <ferror@plt+0x759c>  // b.lo, b.ul, b.last
  40c270:	ldr	x0, [sp, #248]
  40c274:	cmp	x0, #0x0
  40c278:	b.eq	40c284 <ferror@plt+0x7694>  // b.none
  40c27c:	ldr	x0, [sp, #248]
  40c280:	str	x0, [sp, #264]
  40c284:	ldr	x0, [sp, #240]
  40c288:	cmp	x0, #0x0
  40c28c:	b.eq	40c2b0 <ferror@plt+0x76c0>  // b.none
  40c290:	ldr	x0, [sp, #264]
  40c294:	cmp	x0, #0x0
  40c298:	b.eq	40c2a8 <ferror@plt+0x76b8>  // b.none
  40c29c:	mov	w0, #0x1                   	// #1
  40c2a0:	strb	w0, [sp, #263]
  40c2a4:	b	40c2b0 <ferror@plt+0x76c0>
  40c2a8:	ldr	x0, [sp, #240]
  40c2ac:	str	x0, [sp, #264]
  40c2b0:	ldr	x0, [sp, #264]
  40c2b4:	cmp	x0, #0x0
  40c2b8:	b.ne	40c398 <ferror@plt+0x77a8>  // b.any
  40c2bc:	str	xzr, [sp, #272]
  40c2c0:	b	40c384 <ferror@plt+0x7794>
  40c2c4:	ldr	x1, [sp, #272]
  40c2c8:	mov	x0, x1
  40c2cc:	lsl	x0, x0, #2
  40c2d0:	add	x0, x0, x1
  40c2d4:	lsl	x0, x0, #2
  40c2d8:	sub	x0, x0, x1
  40c2dc:	lsl	x0, x0, #3
  40c2e0:	add	x0, x0, #0x20
  40c2e4:	ldr	x1, [sp, #56]
  40c2e8:	add	x0, x1, x0
  40c2ec:	add	x0, x0, #0x8
  40c2f0:	str	x0, [sp, #160]
  40c2f4:	ldr	x0, [sp, #160]
  40c2f8:	ldr	w0, [x0]
  40c2fc:	cmp	w0, #0x0
  40c300:	b.ne	40c378 <ferror@plt+0x7788>  // b.any
  40c304:	ldr	x0, [sp, #160]
  40c308:	ldr	w0, [x0, #4]
  40c30c:	cmp	w0, #0x0
  40c310:	b.ne	40c378 <ferror@plt+0x7788>  // b.any
  40c314:	ldr	x0, [sp, #160]
  40c318:	ldr	w0, [x0, #8]
  40c31c:	cmp	w0, #0x0
  40c320:	b.ne	40c378 <ferror@plt+0x7788>  // b.any
  40c324:	ldr	x0, [sp, #160]
  40c328:	ldr	w0, [x0, #16]
  40c32c:	cmp	w0, #0x0
  40c330:	b.eq	40c348 <ferror@plt+0x7758>  // b.none
  40c334:	ldr	x0, [sp, #160]
  40c338:	ldr	w0, [x0, #16]
  40c33c:	ldr	w1, [sp, #52]
  40c340:	cmp	w1, w0
  40c344:	b.ne	40c378 <ferror@plt+0x7788>  // b.any
  40c348:	ldr	x0, [sp, #160]
  40c34c:	ldr	x0, [x0, #72]
  40c350:	cmp	x0, #0x0
  40c354:	b.eq	40c378 <ferror@plt+0x7788>  // b.none
  40c358:	ldr	x0, [sp, #264]
  40c35c:	cmp	x0, #0x0
  40c360:	b.eq	40c370 <ferror@plt+0x7780>  // b.none
  40c364:	mov	w0, #0x1                   	// #1
  40c368:	strb	w0, [sp, #263]
  40c36c:	b	40c398 <ferror@plt+0x77a8>
  40c370:	ldr	x0, [sp, #160]
  40c374:	str	x0, [sp, #264]
  40c378:	ldr	x0, [sp, #272]
  40c37c:	add	x0, x0, #0x1
  40c380:	str	x0, [sp, #272]
  40c384:	ldr	x0, [sp, #56]
  40c388:	ldr	x0, [x0, #32]
  40c38c:	ldr	x1, [sp, #272]
  40c390:	cmp	x1, x0
  40c394:	b.cc	40c2c4 <ferror@plt+0x76d4>  // b.lo, b.ul, b.last
  40c398:	ldrb	w0, [sp, #263]
  40c39c:	cmp	w0, #0x0
  40c3a0:	b.eq	40c418 <ferror@plt+0x7828>  // b.none
  40c3a4:	adrp	x0, 460000 <default_parse_debrief>
  40c3a8:	add	x0, x0, #0xfc8
  40c3ac:	strb	wzr, [x0]
  40c3b0:	ldr	x0, [sp, #264]
  40c3b4:	ldr	x19, [x0, #88]
  40c3b8:	ldr	x0, [sp, #264]
  40c3bc:	ldr	x0, [x0, #96]
  40c3c0:	mov	w20, w0
  40c3c4:	adrp	x0, 441000 <ferror@plt+0x3c410>
  40c3c8:	add	x0, x0, #0x160
  40c3cc:	bl	404b80 <gettext@plt>
  40c3d0:	mov	x1, x0
  40c3d4:	ldr	x0, [sp, #56]
  40c3d8:	ldr	x0, [x0, #16]
  40c3dc:	mov	w2, w0
  40c3e0:	ldr	x0, [sp, #56]
  40c3e4:	ldr	x0, [x0, #8]
  40c3e8:	mov	x6, x0
  40c3ec:	mov	w5, w2
  40c3f0:	mov	x4, x1
  40c3f4:	mov	w3, w20
  40c3f8:	mov	x2, x19
  40c3fc:	mov	w1, #0x0                   	// #0
  40c400:	mov	w0, #0x0                   	// #0
  40c404:	bl	404b90 <error_at_line@plt>
  40c408:	adrp	x0, 460000 <default_parse_debrief>
  40c40c:	add	x0, x0, #0xfc8
  40c410:	mov	w1, #0x1                   	// #1
  40c414:	strb	w1, [x0]
  40c418:	ldr	x0, [sp, #264]
  40c41c:	cmp	x0, #0x0
  40c420:	b.eq	40c9c4 <ferror@plt+0x7dd4>  // b.none
  40c424:	ldr	x0, [sp, #264]
  40c428:	ldr	w0, [x0, #80]
  40c42c:	str	w0, [sp, #80]
  40c430:	ldr	x0, [sp, #264]
  40c434:	ldr	w0, [x0, #128]
  40c438:	str	w0, [sp, #72]
  40c43c:	bl	407e74 <ferror@plt+0x3284>
  40c440:	and	w0, w0, #0xff
  40c444:	cmp	w0, #0x0
  40c448:	b.eq	40c484 <ferror@plt+0x7894>  // b.none
  40c44c:	ldr	x0, [sp, #264]
  40c450:	ldr	x1, [x0, #120]
  40c454:	ldr	x0, [sp, #264]
  40c458:	ldr	x0, [x0, #72]
  40c45c:	cmp	x1, x0
  40c460:	b.ne	40c484 <ferror@plt+0x7894>  // b.any
  40c464:	ldrb	w0, [sp, #81]
  40c468:	mov	w1, #0x3                   	// #3
  40c46c:	bfxil	w0, w1, #0, #3
  40c470:	strb	w0, [sp, #81]
  40c474:	ldrb	w0, [sp, #73]
  40c478:	mov	w1, #0x3                   	// #3
  40c47c:	bfxil	w0, w1, #0, #3
  40c480:	strb	w0, [sp, #73]
  40c484:	ldr	x0, [sp, #264]
  40c488:	ldr	x0, [x0, #48]
  40c48c:	cmp	x0, #0x0
  40c490:	b.eq	40c4a4 <ferror@plt+0x78b4>  // b.none
  40c494:	ldr	x0, [sp, #264]
  40c498:	ldr	x0, [x0, #48]
  40c49c:	bl	409114 <ferror@plt+0x4524>
  40c4a0:	b	40c4a8 <ferror@plt+0x78b8>
  40c4a4:	mov	x0, #0x0                   	// #0
  40c4a8:	str	x0, [sp, #232]
  40c4ac:	ldr	x0, [sp, #264]
  40c4b0:	ldr	x0, [x0, #72]
  40c4b4:	cmp	x0, #0x0
  40c4b8:	b.eq	40c4cc <ferror@plt+0x78dc>  // b.none
  40c4bc:	ldr	x0, [sp, #264]
  40c4c0:	ldr	x0, [x0, #72]
  40c4c4:	bl	409114 <ferror@plt+0x4524>
  40c4c8:	b	40c4d0 <ferror@plt+0x78e0>
  40c4cc:	mov	x0, #0x0                   	// #0
  40c4d0:	str	x0, [sp, #224]
  40c4d4:	ldr	x0, [sp, #264]
  40c4d8:	ldr	x0, [x0, #120]
  40c4dc:	cmp	x0, #0x0
  40c4e0:	b.eq	40c518 <ferror@plt+0x7928>  // b.none
  40c4e4:	ldr	x0, [sp, #264]
  40c4e8:	ldr	x1, [x0, #120]
  40c4ec:	ldr	x0, [sp, #264]
  40c4f0:	ldr	x0, [x0, #72]
  40c4f4:	cmp	x1, x0
  40c4f8:	b.ne	40c508 <ferror@plt+0x7918>  // b.any
  40c4fc:	ldr	x0, [sp, #224]
  40c500:	bl	404630 <xstrdup@plt>
  40c504:	b	40c51c <ferror@plt+0x792c>
  40c508:	ldr	x0, [sp, #264]
  40c50c:	ldr	x0, [x0, #120]
  40c510:	bl	409114 <ferror@plt+0x4524>
  40c514:	b	40c51c <ferror@plt+0x792c>
  40c518:	mov	x0, #0x0                   	// #0
  40c51c:	str	x0, [sp, #216]
  40c520:	ldr	x0, [sp, #264]
  40c524:	ldrb	w0, [x0, #12]
  40c528:	cmp	w0, #0x0
  40c52c:	b.ne	40c540 <ferror@plt+0x7950>  // b.any
  40c530:	ldr	x0, [sp, #264]
  40c534:	ldrb	w0, [x0, #13]
  40c538:	cmp	w0, #0x0
  40c53c:	b.eq	40c550 <ferror@plt+0x7960>  // b.none
  40c540:	ldr	x0, [sp, #232]
  40c544:	cmp	x0, #0x0
  40c548:	b.eq	40c550 <ferror@plt+0x7960>  // b.none
  40c54c:	bl	4047b0 <abort@plt>
  40c550:	ldr	x0, [sp, #264]
  40c554:	ldrb	w0, [x0, #12]
  40c558:	cmp	w0, #0x0
  40c55c:	b.eq	40c64c <ferror@plt+0x7a5c>  // b.none
  40c560:	mov	w1, #0x7c                  	// #124
  40c564:	ldr	x0, [sp, #224]
  40c568:	bl	404960 <strchr@plt>
  40c56c:	str	x0, [sp, #152]
  40c570:	ldr	x0, [sp, #152]
  40c574:	cmp	x0, #0x0
  40c578:	b.ne	40c5f4 <ferror@plt+0x7a04>  // b.any
  40c57c:	adrp	x0, 460000 <default_parse_debrief>
  40c580:	add	x0, x0, #0xfc8
  40c584:	strb	wzr, [x0]
  40c588:	ldr	x0, [sp, #264]
  40c58c:	ldr	x19, [x0, #88]
  40c590:	ldr	x0, [sp, #264]
  40c594:	ldr	x0, [x0, #96]
  40c598:	mov	w20, w0
  40c59c:	adrp	x0, 441000 <ferror@plt+0x3c410>
  40c5a0:	add	x0, x0, #0x198
  40c5a4:	bl	404b80 <gettext@plt>
  40c5a8:	mov	x1, x0
  40c5ac:	ldr	x0, [sp, #56]
  40c5b0:	ldr	x0, [x0, #16]
  40c5b4:	mov	w2, w0
  40c5b8:	ldr	x0, [sp, #56]
  40c5bc:	ldr	x0, [x0, #8]
  40c5c0:	mov	x6, x0
  40c5c4:	mov	w5, w2
  40c5c8:	mov	x4, x1
  40c5cc:	mov	w3, w20
  40c5d0:	mov	x2, x19
  40c5d4:	mov	w1, #0x0                   	// #0
  40c5d8:	mov	w0, #0x0                   	// #0
  40c5dc:	bl	404b90 <error_at_line@plt>
  40c5e0:	adrp	x0, 460000 <default_parse_debrief>
  40c5e4:	add	x0, x0, #0xfc8
  40c5e8:	mov	w1, #0x1                   	// #1
  40c5ec:	strb	w1, [x0]
  40c5f0:	b	40c64c <ferror@plt+0x7a5c>
  40c5f4:	ldr	x1, [sp, #152]
  40c5f8:	ldr	x0, [sp, #224]
  40c5fc:	sub	x0, x1, x0
  40c600:	str	x0, [sp, #144]
  40c604:	ldr	x0, [sp, #144]
  40c608:	add	x0, x0, #0x1
  40c60c:	bl	404620 <xmalloc@plt>
  40c610:	str	x0, [sp, #136]
  40c614:	ldr	x2, [sp, #144]
  40c618:	ldr	x1, [sp, #224]
  40c61c:	ldr	x0, [sp, #136]
  40c620:	bl	404220 <memcpy@plt>
  40c624:	ldr	x1, [sp, #136]
  40c628:	ldr	x0, [sp, #144]
  40c62c:	add	x0, x1, x0
  40c630:	strb	wzr, [x0]
  40c634:	ldr	x0, [sp, #136]
  40c638:	str	x0, [sp, #232]
  40c63c:	ldr	x0, [sp, #152]
  40c640:	add	x0, x0, #0x1
  40c644:	bl	404630 <xstrdup@plt>
  40c648:	str	x0, [sp, #224]
  40c64c:	ldr	x0, [sp, #216]
  40c650:	cmp	x0, #0x0
  40c654:	b.eq	40c7d4 <ferror@plt+0x7be4>  // b.none
  40c658:	ldr	x0, [sp, #264]
  40c65c:	ldrb	w0, [x0, #13]
  40c660:	cmp	w0, #0x0
  40c664:	b.eq	40c7d4 <ferror@plt+0x7be4>  // b.none
  40c668:	mov	w1, #0x7c                  	// #124
  40c66c:	ldr	x0, [sp, #216]
  40c670:	bl	404960 <strchr@plt>
  40c674:	str	x0, [sp, #128]
  40c678:	ldr	x0, [sp, #128]
  40c67c:	cmp	x0, #0x0
  40c680:	b.ne	40c6fc <ferror@plt+0x7b0c>  // b.any
  40c684:	adrp	x0, 460000 <default_parse_debrief>
  40c688:	add	x0, x0, #0xfc8
  40c68c:	strb	wzr, [x0]
  40c690:	ldr	x0, [sp, #264]
  40c694:	ldr	x19, [x0, #136]
  40c698:	ldr	x0, [sp, #264]
  40c69c:	ldr	x0, [x0, #144]
  40c6a0:	mov	w20, w0
  40c6a4:	adrp	x0, 441000 <ferror@plt+0x3c410>
  40c6a8:	add	x0, x0, #0x1c8
  40c6ac:	bl	404b80 <gettext@plt>
  40c6b0:	mov	x1, x0
  40c6b4:	ldr	x0, [sp, #56]
  40c6b8:	ldr	x0, [x0, #16]
  40c6bc:	mov	w2, w0
  40c6c0:	ldr	x0, [sp, #56]
  40c6c4:	ldr	x0, [x0, #8]
  40c6c8:	mov	x6, x0
  40c6cc:	mov	w5, w2
  40c6d0:	mov	x4, x1
  40c6d4:	mov	w3, w20
  40c6d8:	mov	x2, x19
  40c6dc:	mov	w1, #0x0                   	// #0
  40c6e0:	mov	w0, #0x0                   	// #0
  40c6e4:	bl	404b90 <error_at_line@plt>
  40c6e8:	adrp	x0, 460000 <default_parse_debrief>
  40c6ec:	add	x0, x0, #0xfc8
  40c6f0:	mov	w1, #0x1                   	// #1
  40c6f4:	strb	w1, [x0]
  40c6f8:	b	40c7d4 <ferror@plt+0x7be4>
  40c6fc:	ldr	x1, [sp, #128]
  40c700:	ldr	x0, [sp, #216]
  40c704:	sub	x0, x1, x0
  40c708:	str	x0, [sp, #120]
  40c70c:	ldr	x0, [sp, #120]
  40c710:	add	x0, x0, #0x1
  40c714:	bl	404620 <xmalloc@plt>
  40c718:	str	x0, [sp, #112]
  40c71c:	ldr	x2, [sp, #120]
  40c720:	ldr	x1, [sp, #216]
  40c724:	ldr	x0, [sp, #112]
  40c728:	bl	404220 <memcpy@plt>
  40c72c:	ldr	x1, [sp, #112]
  40c730:	ldr	x0, [sp, #120]
  40c734:	add	x0, x1, x0
  40c738:	strb	wzr, [x0]
  40c73c:	ldr	x0, [sp, #232]
  40c740:	cmp	x0, #0x0
  40c744:	b.ne	40c754 <ferror@plt+0x7b64>  // b.any
  40c748:	ldr	x0, [sp, #112]
  40c74c:	str	x0, [sp, #232]
  40c750:	b	40c7c4 <ferror@plt+0x7bd4>
  40c754:	ldr	x1, [sp, #232]
  40c758:	ldr	x0, [sp, #112]
  40c75c:	bl	404840 <strcmp@plt>
  40c760:	cmp	w0, #0x0
  40c764:	b.eq	40c7bc <ferror@plt+0x7bcc>  // b.none
  40c768:	adrp	x0, 460000 <default_parse_debrief>
  40c76c:	add	x0, x0, #0xfc8
  40c770:	strb	wzr, [x0]
  40c774:	ldr	x0, [sp, #264]
  40c778:	ldr	x19, [x0, #136]
  40c77c:	ldr	x0, [sp, #264]
  40c780:	ldr	x0, [x0, #144]
  40c784:	mov	w20, w0
  40c788:	adrp	x0, 441000 <ferror@plt+0x3c410>
  40c78c:	add	x0, x0, #0x208
  40c790:	bl	404b80 <gettext@plt>
  40c794:	mov	x4, x0
  40c798:	mov	w3, w20
  40c79c:	mov	x2, x19
  40c7a0:	mov	w1, #0x0                   	// #0
  40c7a4:	mov	w0, #0x0                   	// #0
  40c7a8:	bl	404b90 <error_at_line@plt>
  40c7ac:	adrp	x0, 460000 <default_parse_debrief>
  40c7b0:	add	x0, x0, #0xfc8
  40c7b4:	mov	w1, #0x1                   	// #1
  40c7b8:	strb	w1, [x0]
  40c7bc:	ldr	x0, [sp, #112]
  40c7c0:	bl	4048f0 <free@plt>
  40c7c4:	ldr	x0, [sp, #128]
  40c7c8:	add	x0, x0, #0x1
  40c7cc:	bl	404630 <xstrdup@plt>
  40c7d0:	str	x0, [sp, #216]
  40c7d4:	ldr	x0, [sp, #56]
  40c7d8:	ldr	x8, [x0]
  40c7dc:	ldr	x0, [sp, #264]
  40c7e0:	add	x1, x0, #0x58
  40c7e4:	ldr	x0, [sp, #264]
  40c7e8:	ldr	x2, [x0, #104]
  40c7ec:	ldr	x0, [sp, #264]
  40c7f0:	ldrb	w0, [x0, #112]
  40c7f4:	strb	w0, [sp]
  40c7f8:	mov	x7, x2
  40c7fc:	mov	x6, #0x0                   	// #0
  40c800:	mov	x5, x1
  40c804:	ldr	w4, [sp, #80]
  40c808:	mov	w3, #0x1                   	// #1
  40c80c:	ldr	x2, [sp, #224]
  40c810:	ldr	x1, [sp, #232]
  40c814:	mov	x0, x8
  40c818:	bl	40ce94 <ferror@plt+0x82a4>
  40c81c:	str	x0, [sp, #104]
  40c820:	ldr	x0, [sp, #104]
  40c824:	cmp	x0, #0x0
  40c828:	b.eq	40c860 <ferror@plt+0x7c70>  // b.none
  40c82c:	ldr	x0, [sp, #216]
  40c830:	cmp	x0, #0x0
  40c834:	b.eq	40c860 <ferror@plt+0x7c70>  // b.none
  40c838:	ldr	x0, [sp, #264]
  40c83c:	add	x0, x0, #0x88
  40c840:	mov	w6, #0x0                   	// #0
  40c844:	mov	x5, #0x0                   	// #0
  40c848:	mov	x4, x0
  40c84c:	ldr	w3, [sp, #72]
  40c850:	mov	w2, #0x1                   	// #1
  40c854:	ldr	x1, [sp, #216]
  40c858:	ldr	x0, [sp, #104]
  40c85c:	bl	40dba4 <ferror@plt+0x8fb4>
  40c860:	ldr	x0, [sp, #264]
  40c864:	ldr	x0, [x0, #32]
  40c868:	cmp	x0, #0x0
  40c86c:	b.eq	40c9c4 <ferror@plt+0x7dd4>  // b.none
  40c870:	str	xzr, [sp, #208]
  40c874:	b	40c948 <ferror@plt+0x7d58>
  40c878:	ldr	x0, [sp, #264]
  40c87c:	ldr	x1, [x0, #24]
  40c880:	ldr	x0, [sp, #208]
  40c884:	lsl	x0, x0, #3
  40c888:	add	x0, x1, x0
  40c88c:	ldr	x0, [x0]
  40c890:	str	x0, [sp, #96]
  40c894:	strb	wzr, [sp, #207]
  40c898:	ldr	x0, [sp, #104]
  40c89c:	cmp	x0, #0x0
  40c8a0:	b.eq	40c91c <ferror@plt+0x7d2c>  // b.none
  40c8a4:	ldr	x0, [sp, #104]
  40c8a8:	ldr	x0, [x0, #64]
  40c8ac:	cmp	x0, #0x0
  40c8b0:	b.eq	40c91c <ferror@plt+0x7d2c>  // b.none
  40c8b4:	str	xzr, [sp, #192]
  40c8b8:	b	40c904 <ferror@plt+0x7d14>
  40c8bc:	ldr	x0, [sp, #104]
  40c8c0:	ldr	x0, [x0, #64]
  40c8c4:	ldr	x1, [x0]
  40c8c8:	ldr	x0, [sp, #192]
  40c8cc:	lsl	x0, x0, #3
  40c8d0:	add	x0, x1, x0
  40c8d4:	ldr	x0, [x0]
  40c8d8:	mov	x1, x0
  40c8dc:	ldr	x0, [sp, #96]
  40c8e0:	bl	404840 <strcmp@plt>
  40c8e4:	cmp	w0, #0x0
  40c8e8:	b.ne	40c8f8 <ferror@plt+0x7d08>  // b.any
  40c8ec:	mov	w0, #0x1                   	// #1
  40c8f0:	strb	w0, [sp, #207]
  40c8f4:	b	40c91c <ferror@plt+0x7d2c>
  40c8f8:	ldr	x0, [sp, #192]
  40c8fc:	add	x0, x0, #0x1
  40c900:	str	x0, [sp, #192]
  40c904:	ldr	x0, [sp, #104]
  40c908:	ldr	x0, [x0, #64]
  40c90c:	ldr	x0, [x0, #8]
  40c910:	ldr	x1, [sp, #192]
  40c914:	cmp	x1, x0
  40c918:	b.cc	40c8bc <ferror@plt+0x7ccc>  // b.lo, b.ul, b.last
  40c91c:	ldrb	w0, [sp, #207]
  40c920:	eor	w0, w0, #0x1
  40c924:	and	w0, w0, #0xff
  40c928:	cmp	w0, #0x0
  40c92c:	b.eq	40c93c <ferror@plt+0x7d4c>  // b.none
  40c930:	ldr	x1, [sp, #96]
  40c934:	ldr	x0, [sp, #104]
  40c938:	bl	404850 <message_comment_dot_append@plt>
  40c93c:	ldr	x0, [sp, #208]
  40c940:	add	x0, x0, #0x1
  40c944:	str	x0, [sp, #208]
  40c948:	ldr	x0, [sp, #264]
  40c94c:	ldr	x0, [x0, #32]
  40c950:	ldr	x1, [sp, #208]
  40c954:	cmp	x1, x0
  40c958:	b.cc	40c878 <ferror@plt+0x7c88>  // b.lo, b.ul, b.last
  40c95c:	b	40c9c4 <ferror@plt+0x7dd4>
  40c960:	ldr	x0, [sp, #56]
  40c964:	ldr	x0, [x0, #32]
  40c968:	cmp	x0, #0x1
  40c96c:	b.ne	40c9c4 <ferror@plt+0x7dd4>  // b.any
  40c970:	ldr	x0, [sp, #56]
  40c974:	ldr	x0, [x0, #88]
  40c978:	cmp	x0, #0x0
  40c97c:	b.eq	40c98c <ferror@plt+0x7d9c>  // b.none
  40c980:	ldr	x0, [sp, #56]
  40c984:	ldr	x0, [x0, #88]
  40c988:	bl	4048f0 <free@plt>
  40c98c:	ldr	x0, [sp, #56]
  40c990:	ldr	x0, [x0, #112]
  40c994:	cmp	x0, #0x0
  40c998:	b.eq	40c9a8 <ferror@plt+0x7db8>  // b.none
  40c99c:	ldr	x0, [sp, #56]
  40c9a0:	ldr	x0, [x0, #112]
  40c9a4:	bl	4048f0 <free@plt>
  40c9a8:	ldr	x0, [sp, #56]
  40c9ac:	ldr	x0, [x0, #160]
  40c9b0:	cmp	x0, #0x0
  40c9b4:	b.eq	40c9c4 <ferror@plt+0x7dd4>  // b.none
  40c9b8:	ldr	x0, [sp, #56]
  40c9bc:	ldr	x0, [x0, #160]
  40c9c0:	bl	4048f0 <free@plt>
  40c9c4:	str	xzr, [sp, #272]
  40c9c8:	b	40ca04 <ferror@plt+0x7e14>
  40c9cc:	ldr	x2, [sp, #56]
  40c9d0:	ldr	x1, [sp, #272]
  40c9d4:	mov	x0, x1
  40c9d8:	lsl	x0, x0, #2
  40c9dc:	add	x0, x0, x1
  40c9e0:	lsl	x0, x0, #2
  40c9e4:	sub	x0, x0, x1
  40c9e8:	lsl	x0, x0, #3
  40c9ec:	add	x0, x2, x0
  40c9f0:	ldr	x0, [x0, #144]
  40c9f4:	bl	40b244 <ferror@plt+0x6654>
  40c9f8:	ldr	x0, [sp, #272]
  40c9fc:	add	x0, x0, #0x1
  40ca00:	str	x0, [sp, #272]
  40ca04:	ldr	x0, [sp, #56]
  40ca08:	ldr	x0, [x0, #32]
  40ca0c:	ldr	x1, [sp, #272]
  40ca10:	cmp	x1, x0
  40ca14:	b.cc	40c9cc <ferror@plt+0x7ddc>  // b.lo, b.ul, b.last
  40ca18:	ldr	x0, [sp, #56]
  40ca1c:	bl	4048f0 <free@plt>
  40ca20:	nop
  40ca24:	ldp	x19, x20, [sp, #32]
  40ca28:	ldp	x29, x30, [sp, #16]
  40ca2c:	add	sp, sp, #0x120
  40ca30:	ret
  40ca34:	stp	x29, x30, [sp, #-144]!
  40ca38:	mov	x29, sp
  40ca3c:	str	x19, [sp, #16]
  40ca40:	str	x0, [sp, #72]
  40ca44:	str	w1, [sp, #64]
  40ca48:	str	x2, [sp, #56]
  40ca4c:	str	x3, [sp, #48]
  40ca50:	str	x4, [sp, #40]
  40ca54:	ldrb	w0, [sp, #64]
  40ca58:	and	w0, w0, #0x7
  40ca5c:	and	w0, w0, #0xff
  40ca60:	cmp	w0, #0x0
  40ca64:	b.ne	40ca90 <ferror@plt+0x7ea0>  // b.any
  40ca68:	ldrb	w0, [sp, #64]
  40ca6c:	and	w0, w0, #0x70
  40ca70:	and	w0, w0, #0xff
  40ca74:	cmp	w0, #0x0
  40ca78:	b.ne	40ca90 <ferror@plt+0x7ea0>  // b.any
  40ca7c:	ldrb	w0, [sp, #65]
  40ca80:	and	w0, w0, #0x7
  40ca84:	and	w0, w0, #0xff
  40ca88:	cmp	w0, #0x0
  40ca8c:	b.eq	40cd88 <ferror@plt+0x8198>  // b.none
  40ca90:	str	xzr, [sp, #136]
  40ca94:	b	40cd7c <ferror@plt+0x818c>
  40ca98:	ldr	x0, [sp, #136]
  40ca9c:	lsl	x0, x0, #2
  40caa0:	ldr	x1, [sp, #72]
  40caa4:	add	x0, x1, x0
  40caa8:	ldr	w0, [x0]
  40caac:	cmp	w0, #0x0
  40cab0:	b.ne	40cbc8 <ferror@plt+0x7fd8>  // b.any
  40cab4:	adrp	x0, 460000 <default_parse_debrief>
  40cab8:	add	x0, x0, #0xeb0
  40cabc:	ldr	x1, [sp, #136]
  40cac0:	ldr	x1, [x0, x1, lsl #3]
  40cac4:	adrp	x0, 463000 <program_name+0x1fa8>
  40cac8:	add	x0, x0, #0x568
  40cacc:	ldr	x0, [x0]
  40cad0:	cmp	x1, x0
  40cad4:	b.ne	40cb10 <ferror@plt+0x7f20>  // b.any
  40cad8:	ldrb	w0, [sp, #64]
  40cadc:	and	w0, w0, #0x7
  40cae0:	and	w0, w0, #0xff
  40cae4:	cmp	w0, #0x0
  40cae8:	b.eq	40cb10 <ferror@plt+0x7f20>  // b.none
  40caec:	ldrb	w0, [sp, #64]
  40caf0:	ubfx	x0, x0, #0, #3
  40caf4:	and	w2, w0, #0xff
  40caf8:	ldr	x0, [sp, #136]
  40cafc:	lsl	x0, x0, #2
  40cb00:	ldr	x1, [sp, #72]
  40cb04:	add	x0, x1, x0
  40cb08:	mov	w1, w2
  40cb0c:	str	w1, [x0]
  40cb10:	adrp	x0, 460000 <default_parse_debrief>
  40cb14:	add	x0, x0, #0xeb0
  40cb18:	ldr	x1, [sp, #136]
  40cb1c:	ldr	x1, [x0, x1, lsl #3]
  40cb20:	adrp	x0, 463000 <program_name+0x1fa8>
  40cb24:	add	x0, x0, #0x530
  40cb28:	ldr	x0, [x0]
  40cb2c:	cmp	x1, x0
  40cb30:	b.ne	40cb6c <ferror@plt+0x7f7c>  // b.any
  40cb34:	ldrb	w0, [sp, #64]
  40cb38:	and	w0, w0, #0x70
  40cb3c:	and	w0, w0, #0xff
  40cb40:	cmp	w0, #0x0
  40cb44:	b.eq	40cb6c <ferror@plt+0x7f7c>  // b.none
  40cb48:	ldrb	w0, [sp, #64]
  40cb4c:	ubfx	x0, x0, #4, #3
  40cb50:	and	w2, w0, #0xff
  40cb54:	ldr	x0, [sp, #136]
  40cb58:	lsl	x0, x0, #2
  40cb5c:	ldr	x1, [sp, #72]
  40cb60:	add	x0, x1, x0
  40cb64:	mov	w1, w2
  40cb68:	str	w1, [x0]
  40cb6c:	adrp	x0, 460000 <default_parse_debrief>
  40cb70:	add	x0, x0, #0xeb0
  40cb74:	ldr	x1, [sp, #136]
  40cb78:	ldr	x1, [x0, x1, lsl #3]
  40cb7c:	adrp	x0, 463000 <program_name+0x1fa8>
  40cb80:	add	x0, x0, #0x570
  40cb84:	ldr	x0, [x0]
  40cb88:	cmp	x1, x0
  40cb8c:	b.ne	40cbc8 <ferror@plt+0x7fd8>  // b.any
  40cb90:	ldrb	w0, [sp, #65]
  40cb94:	and	w0, w0, #0x7
  40cb98:	and	w0, w0, #0xff
  40cb9c:	cmp	w0, #0x0
  40cba0:	b.eq	40cbc8 <ferror@plt+0x7fd8>  // b.none
  40cba4:	ldrb	w0, [sp, #65]
  40cba8:	ubfx	x0, x0, #0, #3
  40cbac:	and	w2, w0, #0xff
  40cbb0:	ldr	x0, [sp, #136]
  40cbb4:	lsl	x0, x0, #2
  40cbb8:	ldr	x1, [sp, #72]
  40cbbc:	add	x0, x1, x0
  40cbc0:	mov	w1, w2
  40cbc4:	str	w1, [x0]
  40cbc8:	ldr	x0, [sp, #136]
  40cbcc:	lsl	x0, x0, #2
  40cbd0:	ldr	x1, [sp, #72]
  40cbd4:	add	x0, x1, x0
  40cbd8:	ldr	w0, [x0]
  40cbdc:	bl	404930 <possible_format_p@plt>
  40cbe0:	and	w0, w0, #0xff
  40cbe4:	cmp	w0, #0x0
  40cbe8:	b.eq	40cd70 <ferror@plt+0x8180>  // b.none
  40cbec:	adrp	x0, 460000 <default_parse_debrief>
  40cbf0:	add	x0, x0, #0xeb0
  40cbf4:	ldr	x1, [sp, #136]
  40cbf8:	ldr	x0, [x0, x1, lsl #3]
  40cbfc:	str	x0, [sp, #128]
  40cc00:	str	xzr, [sp, #112]
  40cc04:	ldr	x0, [sp, #128]
  40cc08:	ldr	x4, [x0]
  40cc0c:	add	x0, sp, #0x70
  40cc10:	mov	x3, x0
  40cc14:	mov	x2, #0x0                   	// #0
  40cc18:	mov	w1, #0x0                   	// #0
  40cc1c:	ldr	x0, [sp, #56]
  40cc20:	blr	x4
  40cc24:	str	x0, [sp, #120]
  40cc28:	ldr	x0, [sp, #120]
  40cc2c:	cmp	x0, #0x0
  40cc30:	b.eq	40cc48 <ferror@plt+0x8058>  // b.none
  40cc34:	ldr	x0, [sp, #128]
  40cc38:	ldr	x1, [x0, #8]
  40cc3c:	ldr	x0, [sp, #120]
  40cc40:	blr	x1
  40cc44:	b	40cd70 <ferror@plt+0x8180>
  40cc48:	ldr	x0, [sp, #136]
  40cc4c:	lsl	x0, x0, #2
  40cc50:	ldr	x1, [sp, #72]
  40cc54:	add	x0, x1, x0
  40cc58:	ldr	w0, [x0]
  40cc5c:	cmp	w0, #0x4
  40cc60:	b.eq	40cd50 <ferror@plt+0x8160>  // b.none
  40cc64:	adrp	x0, 460000 <default_parse_debrief>
  40cc68:	add	x0, x0, #0xfc8
  40cc6c:	strb	wzr, [x0]
  40cc70:	ldr	x0, [sp, #48]
  40cc74:	ldr	x0, [x0, #8]
  40cc78:	cmn	x0, #0x1
  40cc7c:	b.ne	40cc88 <ferror@plt+0x8098>  // b.any
  40cc80:	strb	wzr, [sp, #88]
  40cc84:	b	40cca8 <ferror@plt+0x80b8>
  40cc88:	ldr	x0, [sp, #48]
  40cc8c:	ldr	x0, [x0, #8]
  40cc90:	add	x3, sp, #0x58
  40cc94:	mov	x2, x0
  40cc98:	adrp	x0, 441000 <ferror@plt+0x3c410>
  40cc9c:	add	x1, x0, #0x240
  40cca0:	mov	x0, x3
  40cca4:	bl	4043f0 <sprintf@plt>
  40cca8:	adrp	x0, 441000 <ferror@plt+0x3c410>
  40ccac:	add	x0, x0, #0x248
  40ccb0:	bl	404b80 <gettext@plt>
  40ccb4:	mov	x3, x0
  40ccb8:	ldr	x0, [sp, #48]
  40ccbc:	ldr	x0, [x0]
  40ccc0:	add	x1, sp, #0x58
  40ccc4:	mov	x2, x1
  40ccc8:	mov	x1, x0
  40cccc:	mov	x0, x3
  40ccd0:	bl	404910 <xasprintf@plt>
  40ccd4:	mov	x19, x0
  40ccd8:	ldr	x0, [sp, #136]
  40ccdc:	lsl	x0, x0, #2
  40cce0:	ldr	x1, [sp, #72]
  40cce4:	add	x0, x1, x0
  40cce8:	ldr	w0, [x0]
  40ccec:	cmp	w0, #0x3
  40ccf0:	b.ne	40cd04 <ferror@plt+0x8114>  // b.any
  40ccf4:	adrp	x0, 441000 <ferror@plt+0x3c410>
  40ccf8:	add	x0, x0, #0x258
  40ccfc:	bl	404b80 <gettext@plt>
  40cd00:	b	40cd10 <ferror@plt+0x8120>
  40cd04:	adrp	x0, 441000 <ferror@plt+0x3c410>
  40cd08:	add	x0, x0, #0x2c0
  40cd0c:	bl	404b80 <gettext@plt>
  40cd10:	adrp	x1, 45f000 <ferror@plt+0x5a410>
  40cd14:	add	x1, x1, #0xca8
  40cd18:	ldr	x2, [sp, #136]
  40cd1c:	ldr	x1, [x1, x2, lsl #3]
  40cd20:	ldr	x2, [sp, #112]
  40cd24:	mov	x3, x2
  40cd28:	mov	x2, x1
  40cd2c:	ldr	x1, [sp, #40]
  40cd30:	bl	404910 <xasprintf@plt>
  40cd34:	mov	x1, x0
  40cd38:	mov	x0, x19
  40cd3c:	bl	4049a0 <multiline_warning@plt>
  40cd40:	adrp	x0, 460000 <default_parse_debrief>
  40cd44:	add	x0, x0, #0xfc8
  40cd48:	mov	w1, #0x1                   	// #1
  40cd4c:	strb	w1, [x0]
  40cd50:	ldr	x0, [sp, #136]
  40cd54:	lsl	x0, x0, #2
  40cd58:	ldr	x1, [sp, #72]
  40cd5c:	add	x0, x1, x0
  40cd60:	mov	w1, #0x5                   	// #5
  40cd64:	str	w1, [x0]
  40cd68:	ldr	x0, [sp, #112]
  40cd6c:	bl	4048f0 <free@plt>
  40cd70:	ldr	x0, [sp, #136]
  40cd74:	add	x0, x0, #0x1
  40cd78:	str	x0, [sp, #136]
  40cd7c:	ldr	x0, [sp, #136]
  40cd80:	cmp	x0, #0x1b
  40cd84:	b.ls	40ca98 <ferror@plt+0x7ea8>  // b.plast
  40cd88:	nop
  40cd8c:	ldr	x19, [sp, #16]
  40cd90:	ldp	x29, x30, [sp], #144
  40cd94:	ret
  40cd98:	stp	x29, x30, [sp, #-96]!
  40cd9c:	mov	x29, sp
  40cda0:	str	x19, [sp, #16]
  40cda4:	str	x0, [sp, #56]
  40cda8:	str	x1, [sp, #48]
  40cdac:	str	x2, [sp, #40]
  40cdb0:	str	x3, [sp, #32]
  40cdb4:	ldr	x0, [sp, #56]
  40cdb8:	add	x0, x0, #0xc
  40cdbc:	ldr	w0, [x0]
  40cdc0:	bl	404930 <possible_format_p@plt>
  40cdc4:	and	w0, w0, #0xff
  40cdc8:	cmp	w0, #0x0
  40cdcc:	b.eq	40ce84 <ferror@plt+0x8294>  // b.none
  40cdd0:	ldr	x0, [sp, #48]
  40cdd4:	bl	404540 <get_python_format_unnamed_arg_count@plt>
  40cdd8:	cmp	w0, #0x1
  40cddc:	b.ls	40ce84 <ferror@plt+0x8294>  // b.plast
  40cde0:	adrp	x0, 460000 <default_parse_debrief>
  40cde4:	add	x0, x0, #0xfc8
  40cde8:	strb	wzr, [x0]
  40cdec:	ldr	x0, [sp, #40]
  40cdf0:	ldr	x0, [x0, #8]
  40cdf4:	cmn	x0, #0x1
  40cdf8:	b.ne	40ce04 <ferror@plt+0x8214>  // b.any
  40cdfc:	strb	wzr, [sp, #72]
  40ce00:	b	40ce24 <ferror@plt+0x8234>
  40ce04:	ldr	x0, [sp, #40]
  40ce08:	ldr	x0, [x0, #8]
  40ce0c:	add	x3, sp, #0x48
  40ce10:	mov	x2, x0
  40ce14:	adrp	x0, 441000 <ferror@plt+0x3c410>
  40ce18:	add	x1, x0, #0x240
  40ce1c:	mov	x0, x3
  40ce20:	bl	4043f0 <sprintf@plt>
  40ce24:	adrp	x0, 441000 <ferror@plt+0x3c410>
  40ce28:	add	x0, x0, #0x248
  40ce2c:	bl	404b80 <gettext@plt>
  40ce30:	mov	x3, x0
  40ce34:	ldr	x0, [sp, #40]
  40ce38:	ldr	x0, [x0]
  40ce3c:	add	x1, sp, #0x48
  40ce40:	mov	x2, x1
  40ce44:	mov	x1, x0
  40ce48:	mov	x0, x3
  40ce4c:	bl	404910 <xasprintf@plt>
  40ce50:	mov	x19, x0
  40ce54:	adrp	x0, 441000 <ferror@plt+0x3c410>
  40ce58:	add	x0, x0, #0x310
  40ce5c:	bl	404b80 <gettext@plt>
  40ce60:	ldr	x1, [sp, #32]
  40ce64:	bl	404910 <xasprintf@plt>
  40ce68:	mov	x1, x0
  40ce6c:	mov	x0, x19
  40ce70:	bl	4049a0 <multiline_warning@plt>
  40ce74:	adrp	x0, 460000 <default_parse_debrief>
  40ce78:	add	x0, x0, #0xfc8
  40ce7c:	mov	w1, #0x1                   	// #1
  40ce80:	strb	w1, [x0]
  40ce84:	nop
  40ce88:	ldr	x19, [sp, #16]
  40ce8c:	ldp	x29, x30, [sp], #96
  40ce90:	ret
  40ce94:	sub	sp, sp, #0x230
  40ce98:	stp	x29, x30, [sp]
  40ce9c:	mov	x29, sp
  40cea0:	str	x19, [sp, #16]
  40cea4:	str	x0, [sp, #88]
  40cea8:	str	x1, [sp, #80]
  40ceac:	str	x2, [sp, #72]
  40ceb0:	strb	w3, [sp, #71]
  40ceb4:	str	w4, [sp, #64]
  40ceb8:	str	x5, [sp, #56]
  40cebc:	str	x6, [sp, #48]
  40cec0:	str	x7, [sp, #40]
  40cec4:	adrp	x0, 463000 <program_name+0x1fa8>
  40cec8:	add	x0, x0, #0x550
  40cecc:	ldr	x0, [x0]
  40ced0:	cmp	x0, #0x0
  40ced4:	b.eq	40cf24 <ferror@plt+0x8334>  // b.none
  40ced8:	adrp	x0, 463000 <program_name+0x1fa8>
  40cedc:	add	x0, x0, #0x550
  40cee0:	ldr	x0, [x0]
  40cee4:	ldr	x2, [sp, #72]
  40cee8:	ldr	x1, [sp, #80]
  40ceec:	bl	404b50 <message_list_search@plt>
  40cef0:	cmp	x0, #0x0
  40cef4:	b.eq	40cf24 <ferror@plt+0x8334>  // b.none
  40cef8:	bl	4077a4 <ferror@plt+0x2bb4>
  40cefc:	bl	407950 <ferror@plt+0x2d60>
  40cf00:	ldr	x0, [sp, #80]
  40cf04:	cmp	x0, #0x0
  40cf08:	b.eq	40cf14 <ferror@plt+0x8324>  // b.none
  40cf0c:	ldr	x0, [sp, #80]
  40cf10:	bl	4048f0 <free@plt>
  40cf14:	ldr	x0, [sp, #72]
  40cf18:	bl	4048f0 <free@plt>
  40cf1c:	mov	x0, #0x0                   	// #0
  40cf20:	b	40db94 <ferror@plt+0x8fa4>
  40cf24:	ldr	x0, [sp, #40]
  40cf28:	bl	407980 <ferror@plt+0x2d90>
  40cf2c:	str	xzr, [sp, #528]
  40cf30:	b	40cf50 <ferror@plt+0x8360>
  40cf34:	ldr	x0, [sp, #528]
  40cf38:	lsl	x0, x0, #2
  40cf3c:	add	x1, sp, #0x130
  40cf40:	str	wzr, [x1, x0]
  40cf44:	ldr	x0, [sp, #528]
  40cf48:	add	x0, x0, #0x1
  40cf4c:	str	x0, [sp, #528]
  40cf50:	ldr	x0, [sp, #528]
  40cf54:	cmp	x0, #0x1b
  40cf58:	b.ls	40cf34 <ferror@plt+0x8344>  // b.plast
  40cf5c:	mov	w0, #0xffffffff            	// #-1
  40cf60:	str	w0, [sp, #296]
  40cf64:	mov	w0, #0xffffffff            	// #-1
  40cf68:	str	w0, [sp, #300]
  40cf6c:	str	wzr, [sp, #556]
  40cf70:	str	xzr, [sp, #528]
  40cf74:	b	40cf94 <ferror@plt+0x83a4>
  40cf78:	ldr	x0, [sp, #528]
  40cf7c:	lsl	x0, x0, #2
  40cf80:	add	x1, sp, #0x118
  40cf84:	str	wzr, [x1, x0]
  40cf88:	ldr	x0, [sp, #528]
  40cf8c:	add	x0, x0, #0x1
  40cf90:	str	x0, [sp, #528]
  40cf94:	ldr	x0, [sp, #528]
  40cf98:	cmp	x0, #0x3
  40cf9c:	b.ls	40cf78 <ferror@plt+0x8388>  // b.plast
  40cfa0:	ldrb	w0, [sp, #71]
  40cfa4:	eor	w0, w0, #0x1
  40cfa8:	and	w0, w0, #0xff
  40cfac:	cmp	w0, #0x0
  40cfb0:	b.eq	40d010 <ferror@plt+0x8420>  // b.none
  40cfb4:	ldr	x0, [sp, #80]
  40cfb8:	cmp	x0, #0x0
  40cfbc:	b.eq	40cfe8 <ferror@plt+0x83f8>  // b.none
  40cfc0:	ldr	x0, [sp, #56]
  40cfc4:	ldr	x1, [x0]
  40cfc8:	ldr	x0, [sp, #56]
  40cfcc:	ldr	x0, [x0, #8]
  40cfd0:	mov	x3, x0
  40cfd4:	mov	x2, x1
  40cfd8:	mov	w1, #0x2                   	// #2
  40cfdc:	ldr	x0, [sp, #80]
  40cfe0:	bl	408798 <ferror@plt+0x3ba8>
  40cfe4:	str	x0, [sp, #80]
  40cfe8:	ldr	x0, [sp, #56]
  40cfec:	ldr	x1, [x0]
  40cff0:	ldr	x0, [sp, #56]
  40cff4:	ldr	x0, [x0, #8]
  40cff8:	mov	x3, x0
  40cffc:	mov	x2, x1
  40d000:	mov	w1, #0x2                   	// #2
  40d004:	ldr	x0, [sp, #72]
  40d008:	bl	408798 <ferror@plt+0x3ba8>
  40d00c:	str	x0, [sp, #72]
  40d010:	ldr	x0, [sp, #80]
  40d014:	cmp	x0, #0x0
  40d018:	b.ne	40d0e0 <ferror@plt+0x84f0>  // b.any
  40d01c:	ldr	x0, [sp, #72]
  40d020:	ldrb	w0, [x0]
  40d024:	cmp	w0, #0x0
  40d028:	b.ne	40d0e0 <ferror@plt+0x84f0>  // b.any
  40d02c:	adrp	x0, 463000 <program_name+0x1fa8>
  40d030:	add	x0, x0, #0x560
  40d034:	ldr	w0, [x0]
  40d038:	cmp	w0, #0x0
  40d03c:	b.ne	40d0e0 <ferror@plt+0x84f0>  // b.any
  40d040:	adrp	x0, 460000 <default_parse_debrief>
  40d044:	add	x0, x0, #0xfc8
  40d048:	strb	wzr, [x0]
  40d04c:	ldr	x0, [sp, #56]
  40d050:	ldr	x0, [x0, #8]
  40d054:	cmn	x0, #0x1
  40d058:	b.ne	40d064 <ferror@plt+0x8474>  // b.any
  40d05c:	strb	wzr, [sp, #256]
  40d060:	b	40d084 <ferror@plt+0x8494>
  40d064:	ldr	x0, [sp, #56]
  40d068:	ldr	x0, [x0, #8]
  40d06c:	add	x3, sp, #0x100
  40d070:	mov	x2, x0
  40d074:	adrp	x0, 441000 <ferror@plt+0x3c410>
  40d078:	add	x1, x0, #0x240
  40d07c:	mov	x0, x3
  40d080:	bl	4043f0 <sprintf@plt>
  40d084:	adrp	x0, 441000 <ferror@plt+0x3c410>
  40d088:	add	x0, x0, #0x248
  40d08c:	bl	404b80 <gettext@plt>
  40d090:	mov	x3, x0
  40d094:	ldr	x0, [sp, #56]
  40d098:	ldr	x0, [x0]
  40d09c:	add	x1, sp, #0x100
  40d0a0:	mov	x2, x1
  40d0a4:	mov	x1, x0
  40d0a8:	mov	x0, x3
  40d0ac:	bl	404910 <xasprintf@plt>
  40d0b0:	mov	x19, x0
  40d0b4:	adrp	x0, 441000 <ferror@plt+0x3c410>
  40d0b8:	add	x0, x0, #0x3f8
  40d0bc:	bl	404b80 <gettext@plt>
  40d0c0:	bl	404630 <xstrdup@plt>
  40d0c4:	mov	x1, x0
  40d0c8:	mov	x0, x19
  40d0cc:	bl	4049a0 <multiline_warning@plt>
  40d0d0:	adrp	x0, 460000 <default_parse_debrief>
  40d0d4:	add	x0, x0, #0xfc8
  40d0d8:	mov	w1, #0x1                   	// #1
  40d0dc:	strb	w1, [x0]
  40d0e0:	ldr	x2, [sp, #72]
  40d0e4:	ldr	x1, [sp, #80]
  40d0e8:	ldr	x0, [sp, #88]
  40d0ec:	bl	404b50 <message_list_search@plt>
  40d0f0:	str	x0, [sp, #544]
  40d0f4:	ldr	x0, [sp, #544]
  40d0f8:	cmp	x0, #0x0
  40d0fc:	b.eq	40d1bc <ferror@plt+0x85cc>  // b.none
  40d100:	ldr	x0, [sp, #80]
  40d104:	cmp	x0, #0x0
  40d108:	b.eq	40d114 <ferror@plt+0x8524>  // b.none
  40d10c:	ldr	x0, [sp, #80]
  40d110:	bl	4048f0 <free@plt>
  40d114:	ldr	x0, [sp, #72]
  40d118:	bl	4048f0 <free@plt>
  40d11c:	str	xzr, [sp, #528]
  40d120:	b	40d158 <ferror@plt+0x8568>
  40d124:	ldr	x1, [sp, #544]
  40d128:	ldr	x0, [sp, #528]
  40d12c:	add	x0, x0, #0x14
  40d130:	lsl	x0, x0, #2
  40d134:	add	x0, x1, x0
  40d138:	ldr	w2, [x0, #12]
  40d13c:	ldr	x0, [sp, #528]
  40d140:	lsl	x0, x0, #2
  40d144:	add	x1, sp, #0x130
  40d148:	str	w2, [x1, x0]
  40d14c:	ldr	x0, [sp, #528]
  40d150:	add	x0, x0, #0x1
  40d154:	str	x0, [sp, #528]
  40d158:	ldr	x0, [sp, #528]
  40d15c:	cmp	x0, #0x1b
  40d160:	b.ls	40d124 <ferror@plt+0x8534>  // b.plast
  40d164:	ldr	x0, [sp, #544]
  40d168:	ldr	w0, [x0, #212]
  40d16c:	str	w0, [sp, #556]
  40d170:	str	xzr, [sp, #528]
  40d174:	b	40d1ac <ferror@plt+0x85bc>
  40d178:	ldr	x1, [sp, #544]
  40d17c:	ldr	x0, [sp, #528]
  40d180:	add	x0, x0, #0x34
  40d184:	lsl	x0, x0, #2
  40d188:	add	x0, x1, x0
  40d18c:	ldr	w2, [x0, #8]
  40d190:	ldr	x0, [sp, #528]
  40d194:	lsl	x0, x0, #2
  40d198:	add	x1, sp, #0x118
  40d19c:	str	w2, [x1, x0]
  40d1a0:	ldr	x0, [sp, #528]
  40d1a4:	add	x0, x0, #0x1
  40d1a8:	str	x0, [sp, #528]
  40d1ac:	ldr	x0, [sp, #528]
  40d1b0:	cmp	x0, #0x3
  40d1b4:	b.ls	40d178 <ferror@plt+0x8588>  // b.plast
  40d1b8:	b	40d248 <ferror@plt+0x8658>
  40d1bc:	adrp	x0, 463000 <program_name+0x1fa8>
  40d1c0:	add	x0, x0, #0x540
  40d1c4:	ldr	x0, [x0]
  40d1c8:	cmp	x0, #0x0
  40d1cc:	b.eq	40d204 <ferror@plt+0x8614>  // b.none
  40d1d0:	adrp	x0, 463000 <program_name+0x1fa8>
  40d1d4:	add	x0, x0, #0x540
  40d1d8:	ldr	x1, [x0]
  40d1dc:	adrp	x0, 463000 <program_name+0x1fa8>
  40d1e0:	add	x0, x0, #0x548
  40d1e4:	ldr	x0, [x0]
  40d1e8:	mov	x3, x0
  40d1ec:	ldr	x2, [sp, #72]
  40d1f0:	adrp	x0, 441000 <ferror@plt+0x3c410>
  40d1f4:	add	x0, x0, #0x478
  40d1f8:	bl	404910 <xasprintf@plt>
  40d1fc:	str	x0, [sp, #536]
  40d200:	b	40d210 <ferror@plt+0x8620>
  40d204:	adrp	x0, 441000 <ferror@plt+0x3c410>
  40d208:	add	x0, x0, #0x480
  40d20c:	str	x0, [sp, #536]
  40d210:	ldr	x0, [sp, #536]
  40d214:	bl	404280 <strlen@plt>
  40d218:	add	x0, x0, #0x1
  40d21c:	ldr	x5, [sp, #56]
  40d220:	mov	x4, x0
  40d224:	ldr	x3, [sp, #536]
  40d228:	mov	x2, #0x0                   	// #0
  40d22c:	ldr	x1, [sp, #72]
  40d230:	ldr	x0, [sp, #80]
  40d234:	bl	4043c0 <message_alloc@plt>
  40d238:	str	x0, [sp, #544]
  40d23c:	ldr	x1, [sp, #544]
  40d240:	ldr	x0, [sp, #88]
  40d244:	bl	404b70 <message_list_append@plt>
  40d248:	ldr	x0, [sp, #544]
  40d24c:	ldr	x1, [x0, #8]
  40d250:	add	x5, sp, #0x130
  40d254:	adrp	x0, 441000 <ferror@plt+0x3c410>
  40d258:	add	x4, x0, #0x488
  40d25c:	ldr	x3, [sp, #56]
  40d260:	mov	x2, x1
  40d264:	ldr	w1, [sp, #64]
  40d268:	mov	x0, x5
  40d26c:	bl	40ca34 <ferror@plt+0x7e44>
  40d270:	adrp	x0, 441000 <ferror@plt+0x3c410>
  40d274:	add	x0, x0, #0x480
  40d278:	str	x0, [sp, #512]
  40d27c:	str	xzr, [sp, #504]
  40d280:	ldr	x0, [sp, #544]
  40d284:	ldr	x0, [x0, #64]
  40d288:	cmp	x0, #0x0
  40d28c:	b.eq	40d2a0 <ferror@plt+0x86b0>  // b.none
  40d290:	ldr	x0, [sp, #544]
  40d294:	ldr	x0, [x0, #64]
  40d298:	ldr	x0, [x0, #8]
  40d29c:	b	40d2a4 <ferror@plt+0x86b4>
  40d2a0:	mov	x0, #0x0                   	// #0
  40d2a4:	str	x0, [sp, #472]
  40d2a8:	ldr	x0, [sp, #48]
  40d2ac:	cmp	x0, #0x0
  40d2b0:	b.eq	40d334 <ferror@plt+0x8744>  // b.none
  40d2b4:	ldr	x0, [sp, #48]
  40d2b8:	bl	404630 <xstrdup@plt>
  40d2bc:	str	x0, [sp, #464]
  40d2c0:	ldr	x0, [sp, #464]
  40d2c4:	str	x0, [sp, #496]
  40d2c8:	b	40d31c <ferror@plt+0x872c>
  40d2cc:	mov	w1, #0xa                   	// #10
  40d2d0:	ldr	x0, [sp, #496]
  40d2d4:	bl	404960 <strchr@plt>
  40d2d8:	str	x0, [sp, #456]
  40d2dc:	ldr	x0, [sp, #456]
  40d2e0:	cmp	x0, #0x0
  40d2e4:	b.eq	40d30c <ferror@plt+0x871c>  // b.none
  40d2e8:	ldr	x0, [sp, #456]
  40d2ec:	strb	wzr, [x0]
  40d2f0:	ldr	x1, [sp, #496]
  40d2f4:	ldr	x0, [sp, #544]
  40d2f8:	bl	404850 <message_comment_dot_append@plt>
  40d2fc:	ldr	x0, [sp, #456]
  40d300:	add	x0, x0, #0x1
  40d304:	str	x0, [sp, #496]
  40d308:	b	40d31c <ferror@plt+0x872c>
  40d30c:	ldr	x1, [sp, #496]
  40d310:	ldr	x0, [sp, #544]
  40d314:	bl	404850 <message_comment_dot_append@plt>
  40d318:	b	40d32c <ferror@plt+0x873c>
  40d31c:	ldr	x0, [sp, #496]
  40d320:	ldrb	w0, [x0]
  40d324:	cmp	w0, #0x0
  40d328:	b.ne	40d2cc <ferror@plt+0x86dc>  // b.any
  40d32c:	ldr	x0, [sp, #464]
  40d330:	bl	4048f0 <free@plt>
  40d334:	adrp	x0, 461000 <sentence_end_required_spaces>
  40d338:	add	x0, x0, #0x68
  40d33c:	ldrb	w0, [x0]
  40d340:	strb	w0, [sp, #523]
  40d344:	str	wzr, [sp, #524]
  40d348:	ldrsw	x0, [sp, #524]
  40d34c:	bl	40773c <ferror@plt+0x2b4c>
  40d350:	str	x0, [sp, #488]
  40d354:	ldr	x0, [sp, #488]
  40d358:	cmp	x0, #0x0
  40d35c:	b.eq	40d5d4 <ferror@plt+0x89e4>  // b.none
  40d360:	ldrb	w0, [sp, #560]
  40d364:	eor	w0, w0, #0x1
  40d368:	and	w0, w0, #0xff
  40d36c:	cmp	w0, #0x0
  40d370:	b.eq	40d39c <ferror@plt+0x87ac>  // b.none
  40d374:	ldr	x0, [sp, #56]
  40d378:	ldr	x1, [x0]
  40d37c:	ldr	x0, [sp, #56]
  40d380:	ldr	x0, [x0, #8]
  40d384:	mov	x3, x0
  40d388:	mov	x2, x1
  40d38c:	mov	w1, #0x1                   	// #1
  40d390:	ldr	x0, [sp, #488]
  40d394:	bl	408798 <ferror@plt+0x3ba8>
  40d398:	str	x0, [sp, #488]
  40d39c:	adrp	x0, 441000 <ferror@plt+0x3c410>
  40d3a0:	add	x1, x0, #0x490
  40d3a4:	ldr	x0, [sp, #488]
  40d3a8:	bl	404aa0 <c_strstr@plt>
  40d3ac:	str	x0, [sp, #448]
  40d3b0:	ldr	x0, [sp, #448]
  40d3b4:	cmp	x0, #0x0
  40d3b8:	b.eq	40d50c <ferror@plt+0x891c>  // b.none
  40d3bc:	ldr	x0, [sp, #448]
  40d3c0:	add	x0, x0, #0x9
  40d3c4:	str	x0, [sp, #448]
  40d3c8:	add	x4, sp, #0xd8
  40d3cc:	add	x3, sp, #0xec
  40d3d0:	add	x2, sp, #0xf0
  40d3d4:	add	x1, sp, #0x60
  40d3d8:	add	x0, sp, #0xff
  40d3dc:	mov	x5, x4
  40d3e0:	mov	x4, x3
  40d3e4:	mov	x3, x2
  40d3e8:	mov	x2, x1
  40d3ec:	mov	x1, x0
  40d3f0:	ldr	x0, [sp, #448]
  40d3f4:	bl	404600 <po_parse_comment_special@plt>
  40d3f8:	strb	wzr, [sp, #487]
  40d3fc:	str	xzr, [sp, #528]
  40d400:	b	40d450 <ferror@plt+0x8860>
  40d404:	ldr	x0, [sp, #528]
  40d408:	lsl	x0, x0, #2
  40d40c:	add	x1, sp, #0x60
  40d410:	ldr	w0, [x1, x0]
  40d414:	cmp	w0, #0x0
  40d418:	b.eq	40d444 <ferror@plt+0x8854>  // b.none
  40d41c:	ldr	x0, [sp, #528]
  40d420:	lsl	x0, x0, #2
  40d424:	add	x1, sp, #0x60
  40d428:	ldr	w2, [x1, x0]
  40d42c:	ldr	x0, [sp, #528]
  40d430:	lsl	x0, x0, #2
  40d434:	add	x1, sp, #0x130
  40d438:	str	w2, [x1, x0]
  40d43c:	mov	w0, #0x1                   	// #1
  40d440:	strb	w0, [sp, #487]
  40d444:	ldr	x0, [sp, #528]
  40d448:	add	x0, x0, #0x1
  40d44c:	str	x0, [sp, #528]
  40d450:	ldr	x0, [sp, #528]
  40d454:	cmp	x0, #0x1b
  40d458:	b.ls	40d404 <ferror@plt+0x8814>  // b.plast
  40d45c:	ldr	w0, [sp, #240]
  40d460:	cmp	w0, #0x0
  40d464:	b.lt	40d484 <ferror@plt+0x8894>  // b.tstop
  40d468:	ldr	w0, [sp, #244]
  40d46c:	cmp	w0, #0x0
  40d470:	b.lt	40d484 <ferror@plt+0x8894>  // b.tstop
  40d474:	ldr	x0, [sp, #240]
  40d478:	str	x0, [sp, #296]
  40d47c:	mov	w0, #0x1                   	// #1
  40d480:	strb	w0, [sp, #487]
  40d484:	ldr	w0, [sp, #236]
  40d488:	cmp	w0, #0x0
  40d48c:	b.eq	40d4a0 <ferror@plt+0x88b0>  // b.none
  40d490:	ldr	w0, [sp, #236]
  40d494:	str	w0, [sp, #556]
  40d498:	mov	w0, #0x1                   	// #1
  40d49c:	strb	w0, [sp, #487]
  40d4a0:	str	xzr, [sp, #528]
  40d4a4:	b	40d4f4 <ferror@plt+0x8904>
  40d4a8:	ldr	x0, [sp, #528]
  40d4ac:	lsl	x0, x0, #2
  40d4b0:	add	x1, sp, #0xd8
  40d4b4:	ldr	w0, [x1, x0]
  40d4b8:	cmp	w0, #0x0
  40d4bc:	b.eq	40d4e8 <ferror@plt+0x88f8>  // b.none
  40d4c0:	ldr	x0, [sp, #528]
  40d4c4:	lsl	x0, x0, #2
  40d4c8:	add	x1, sp, #0xd8
  40d4cc:	ldr	w2, [x1, x0]
  40d4d0:	ldr	x0, [sp, #528]
  40d4d4:	lsl	x0, x0, #2
  40d4d8:	add	x1, sp, #0x118
  40d4dc:	str	w2, [x1, x0]
  40d4e0:	mov	w0, #0x1                   	// #1
  40d4e4:	strb	w0, [sp, #487]
  40d4e8:	ldr	x0, [sp, #528]
  40d4ec:	add	x0, x0, #0x1
  40d4f0:	str	x0, [sp, #528]
  40d4f4:	ldr	x0, [sp, #528]
  40d4f8:	cmp	x0, #0x3
  40d4fc:	b.ls	40d4a8 <ferror@plt+0x88b8>  // b.plast
  40d500:	ldrb	w0, [sp, #487]
  40d504:	cmp	w0, #0x0
  40d508:	b.ne	40d5c0 <ferror@plt+0x89d0>  // b.any
  40d50c:	ldrb	w0, [sp, #523]
  40d510:	eor	w0, w0, #0x1
  40d514:	and	w0, w0, #0xff
  40d518:	cmp	w0, #0x0
  40d51c:	b.eq	40d57c <ferror@plt+0x898c>  // b.none
  40d520:	adrp	x0, 463000 <program_name+0x1fa8>
  40d524:	add	x0, x0, #0x538
  40d528:	ldr	x0, [x0]
  40d52c:	cmp	x0, #0x0
  40d530:	b.eq	40d57c <ferror@plt+0x898c>  // b.none
  40d534:	adrp	x0, 463000 <program_name+0x1fa8>
  40d538:	add	x0, x0, #0x538
  40d53c:	ldr	x0, [x0]
  40d540:	mov	x1, x0
  40d544:	ldr	x0, [sp, #488]
  40d548:	bl	404aa0 <c_strstr@plt>
  40d54c:	str	x0, [sp, #448]
  40d550:	ldr	x0, [sp, #448]
  40d554:	cmp	x0, #0x0
  40d558:	b.eq	40d57c <ferror@plt+0x898c>  // b.none
  40d55c:	mov	w0, #0x1                   	// #1
  40d560:	strb	w0, [sp, #523]
  40d564:	ldr	x0, [sp, #488]
  40d568:	str	x0, [sp, #512]
  40d56c:	ldr	x1, [sp, #448]
  40d570:	ldr	x0, [sp, #488]
  40d574:	sub	x0, x1, x0
  40d578:	str	x0, [sp, #504]
  40d57c:	ldrb	w0, [sp, #523]
  40d580:	cmp	w0, #0x0
  40d584:	b.eq	40d5c4 <ferror@plt+0x89d4>  // b.none
  40d588:	ldr	x2, [sp, #504]
  40d58c:	ldr	x1, [sp, #512]
  40d590:	ldr	x0, [sp, #488]
  40d594:	bl	404580 <strncmp@plt>
  40d598:	cmp	w0, #0x0
  40d59c:	b.ne	40d5b0 <ferror@plt+0x89c0>  // b.any
  40d5a0:	ldr	x1, [sp, #488]
  40d5a4:	ldr	x0, [sp, #504]
  40d5a8:	add	x0, x1, x0
  40d5ac:	str	x0, [sp, #488]
  40d5b0:	ldr	x1, [sp, #488]
  40d5b4:	ldr	x0, [sp, #544]
  40d5b8:	bl	404850 <message_comment_dot_append@plt>
  40d5bc:	b	40d5c4 <ferror@plt+0x89d4>
  40d5c0:	nop
  40d5c4:	ldr	w0, [sp, #524]
  40d5c8:	add	w0, w0, #0x1
  40d5cc:	str	w0, [sp, #524]
  40d5d0:	b	40d348 <ferror@plt+0x8758>
  40d5d4:	nop
  40d5d8:	ldr	x0, [sp, #544]
  40d5dc:	ldr	x0, [x0, #64]
  40d5e0:	cmp	x0, #0x0
  40d5e4:	b.eq	40d5f8 <ferror@plt+0x8a08>  // b.none
  40d5e8:	ldr	x0, [sp, #544]
  40d5ec:	ldr	x0, [x0, #64]
  40d5f0:	ldr	x0, [x0, #8]
  40d5f4:	b	40d5fc <ferror@plt+0x8a0c>
  40d5f8:	mov	x0, #0x0                   	// #0
  40d5fc:	str	x0, [sp, #440]
  40d600:	ldr	x1, [sp, #472]
  40d604:	ldr	x0, [sp, #440]
  40d608:	cmp	x1, x0
  40d60c:	b.cs	40d730 <ferror@plt+0x8b40>  // b.hs, b.nlast
  40d610:	ldr	x1, [sp, #440]
  40d614:	ldr	x0, [sp, #472]
  40d618:	sub	x0, x1, x0
  40d61c:	str	x0, [sp, #432]
  40d620:	ldr	x1, [sp, #432]
  40d624:	ldr	x0, [sp, #472]
  40d628:	cmp	x1, x0
  40d62c:	b.hi	40d730 <ferror@plt+0x8b40>  // b.pmore
  40d630:	mov	w0, #0x1                   	// #1
  40d634:	strb	w0, [sp, #486]
  40d638:	str	xzr, [sp, #528]
  40d63c:	b	40d6b8 <ferror@plt+0x8ac8>
  40d640:	ldr	x0, [sp, #544]
  40d644:	ldr	x0, [x0, #64]
  40d648:	ldr	x1, [x0]
  40d64c:	ldr	x2, [sp, #472]
  40d650:	ldr	x0, [sp, #432]
  40d654:	sub	x2, x2, x0
  40d658:	ldr	x0, [sp, #528]
  40d65c:	add	x0, x2, x0
  40d660:	lsl	x0, x0, #3
  40d664:	add	x0, x1, x0
  40d668:	ldr	x3, [x0]
  40d66c:	ldr	x0, [sp, #544]
  40d670:	ldr	x0, [x0, #64]
  40d674:	ldr	x1, [x0]
  40d678:	ldr	x2, [sp, #472]
  40d67c:	ldr	x0, [sp, #528]
  40d680:	add	x0, x2, x0
  40d684:	lsl	x0, x0, #3
  40d688:	add	x0, x1, x0
  40d68c:	ldr	x0, [x0]
  40d690:	mov	x1, x0
  40d694:	mov	x0, x3
  40d698:	bl	404840 <strcmp@plt>
  40d69c:	cmp	w0, #0x0
  40d6a0:	b.eq	40d6ac <ferror@plt+0x8abc>  // b.none
  40d6a4:	strb	wzr, [sp, #486]
  40d6a8:	b	40d6c8 <ferror@plt+0x8ad8>
  40d6ac:	ldr	x0, [sp, #528]
  40d6b0:	add	x0, x0, #0x1
  40d6b4:	str	x0, [sp, #528]
  40d6b8:	ldr	x1, [sp, #528]
  40d6bc:	ldr	x0, [sp, #432]
  40d6c0:	cmp	x1, x0
  40d6c4:	b.cc	40d640 <ferror@plt+0x8a50>  // b.lo, b.ul, b.last
  40d6c8:	ldrb	w0, [sp, #486]
  40d6cc:	cmp	w0, #0x0
  40d6d0:	b.eq	40d730 <ferror@plt+0x8b40>  // b.none
  40d6d4:	str	xzr, [sp, #528]
  40d6d8:	b	40d710 <ferror@plt+0x8b20>
  40d6dc:	ldr	x0, [sp, #544]
  40d6e0:	ldr	x0, [x0, #64]
  40d6e4:	ldr	x1, [x0]
  40d6e8:	ldr	x2, [sp, #472]
  40d6ec:	ldr	x0, [sp, #528]
  40d6f0:	add	x0, x2, x0
  40d6f4:	lsl	x0, x0, #3
  40d6f8:	add	x0, x1, x0
  40d6fc:	ldr	x0, [x0]
  40d700:	bl	4048f0 <free@plt>
  40d704:	ldr	x0, [sp, #528]
  40d708:	add	x0, x0, #0x1
  40d70c:	str	x0, [sp, #528]
  40d710:	ldr	x1, [sp, #528]
  40d714:	ldr	x0, [sp, #432]
  40d718:	cmp	x1, x0
  40d71c:	b.cc	40d6dc <ferror@plt+0x8aec>  // b.lo, b.ul, b.last
  40d720:	ldr	x0, [sp, #544]
  40d724:	ldr	x0, [x0, #64]
  40d728:	ldr	x1, [sp, #472]
  40d72c:	str	x1, [x0, #8]
  40d730:	str	xzr, [sp, #528]
  40d734:	b	40da04 <ferror@plt+0x8e14>
  40d738:	ldr	x0, [sp, #528]
  40d73c:	lsl	x0, x0, #2
  40d740:	add	x1, sp, #0x130
  40d744:	ldr	w0, [x1, x0]
  40d748:	cmp	w0, #0x0
  40d74c:	b.ne	40d9d0 <ferror@plt+0x8de0>  // b.any
  40d750:	adrp	x0, 460000 <default_parse_debrief>
  40d754:	add	x0, x0, #0xeb0
  40d758:	ldr	x1, [sp, #528]
  40d75c:	ldr	x1, [x0, x1, lsl #3]
  40d760:	adrp	x0, 463000 <program_name+0x1fa8>
  40d764:	add	x0, x0, #0x568
  40d768:	ldr	x0, [x0]
  40d76c:	cmp	x1, x0
  40d770:	b.eq	40d7bc <ferror@plt+0x8bcc>  // b.none
  40d774:	adrp	x0, 460000 <default_parse_debrief>
  40d778:	add	x0, x0, #0xeb0
  40d77c:	ldr	x1, [sp, #528]
  40d780:	ldr	x1, [x0, x1, lsl #3]
  40d784:	adrp	x0, 463000 <program_name+0x1fa8>
  40d788:	add	x0, x0, #0x530
  40d78c:	ldr	x0, [x0]
  40d790:	cmp	x1, x0
  40d794:	b.eq	40d7bc <ferror@plt+0x8bcc>  // b.none
  40d798:	adrp	x0, 460000 <default_parse_debrief>
  40d79c:	add	x0, x0, #0xeb0
  40d7a0:	ldr	x1, [sp, #528]
  40d7a4:	ldr	x1, [x0, x1, lsl #3]
  40d7a8:	adrp	x0, 463000 <program_name+0x1fa8>
  40d7ac:	add	x0, x0, #0x570
  40d7b0:	ldr	x0, [x0]
  40d7b4:	cmp	x1, x0
  40d7b8:	b.ne	40d9d0 <ferror@plt+0x8de0>  // b.any
  40d7bc:	ldr	x0, [sp, #528]
  40d7c0:	cmp	x0, #0x0
  40d7c4:	b.ne	40d7e4 <ferror@plt+0x8bf4>  // b.any
  40d7c8:	ldr	w0, [sp, #308]
  40d7cc:	bl	404930 <possible_format_p@plt>
  40d7d0:	and	w0, w0, #0xff
  40d7d4:	eor	w0, w0, #0x1
  40d7d8:	and	w0, w0, #0xff
  40d7dc:	cmp	w0, #0x0
  40d7e0:	b.eq	40d9d0 <ferror@plt+0x8de0>  // b.none
  40d7e4:	ldr	x0, [sp, #528]
  40d7e8:	cmp	x0, #0x1
  40d7ec:	b.ne	40d80c <ferror@plt+0x8c1c>  // b.any
  40d7f0:	ldr	w0, [sp, #304]
  40d7f4:	bl	404930 <possible_format_p@plt>
  40d7f8:	and	w0, w0, #0xff
  40d7fc:	eor	w0, w0, #0x1
  40d800:	and	w0, w0, #0xff
  40d804:	cmp	w0, #0x0
  40d808:	b.eq	40d9d0 <ferror@plt+0x8de0>  // b.none
  40d80c:	ldr	x0, [sp, #528]
  40d810:	cmp	x0, #0x0
  40d814:	b.ne	40d8a4 <ferror@plt+0x8cb4>  // b.any
  40d818:	ldr	w0, [sp, #388]
  40d81c:	bl	404930 <possible_format_p@plt>
  40d820:	and	w0, w0, #0xff
  40d824:	eor	w0, w0, #0x1
  40d828:	and	w0, w0, #0xff
  40d82c:	cmp	w0, #0x0
  40d830:	b.eq	40d9d0 <ferror@plt+0x8de0>  // b.none
  40d834:	ldr	w0, [sp, #392]
  40d838:	bl	404930 <possible_format_p@plt>
  40d83c:	and	w0, w0, #0xff
  40d840:	eor	w0, w0, #0x1
  40d844:	and	w0, w0, #0xff
  40d848:	cmp	w0, #0x0
  40d84c:	b.eq	40d9d0 <ferror@plt+0x8de0>  // b.none
  40d850:	ldr	w0, [sp, #396]
  40d854:	bl	404930 <possible_format_p@plt>
  40d858:	and	w0, w0, #0xff
  40d85c:	eor	w0, w0, #0x1
  40d860:	and	w0, w0, #0xff
  40d864:	cmp	w0, #0x0
  40d868:	b.eq	40d9d0 <ferror@plt+0x8de0>  // b.none
  40d86c:	ldr	w0, [sp, #400]
  40d870:	bl	404930 <possible_format_p@plt>
  40d874:	and	w0, w0, #0xff
  40d878:	eor	w0, w0, #0x1
  40d87c:	and	w0, w0, #0xff
  40d880:	cmp	w0, #0x0
  40d884:	b.eq	40d9d0 <ferror@plt+0x8de0>  // b.none
  40d888:	ldr	w0, [sp, #404]
  40d88c:	bl	404930 <possible_format_p@plt>
  40d890:	and	w0, w0, #0xff
  40d894:	eor	w0, w0, #0x1
  40d898:	and	w0, w0, #0xff
  40d89c:	cmp	w0, #0x0
  40d8a0:	b.eq	40d9d0 <ferror@plt+0x8de0>  // b.none
  40d8a4:	ldr	x0, [sp, #528]
  40d8a8:	cmp	x0, #0x17
  40d8ac:	b.ne	40d8cc <ferror@plt+0x8cdc>  // b.any
  40d8b0:	ldr	w0, [sp, #400]
  40d8b4:	bl	404930 <possible_format_p@plt>
  40d8b8:	and	w0, w0, #0xff
  40d8bc:	eor	w0, w0, #0x1
  40d8c0:	and	w0, w0, #0xff
  40d8c4:	cmp	w0, #0x0
  40d8c8:	b.eq	40d9d0 <ferror@plt+0x8de0>  // b.none
  40d8cc:	ldr	x0, [sp, #528]
  40d8d0:	cmp	x0, #0x18
  40d8d4:	b.ne	40d8f4 <ferror@plt+0x8d04>  // b.any
  40d8d8:	ldr	w0, [sp, #396]
  40d8dc:	bl	404930 <possible_format_p@plt>
  40d8e0:	and	w0, w0, #0xff
  40d8e4:	eor	w0, w0, #0x1
  40d8e8:	and	w0, w0, #0xff
  40d8ec:	cmp	w0, #0x0
  40d8f0:	b.eq	40d9d0 <ferror@plt+0x8de0>  // b.none
  40d8f4:	adrp	x0, 460000 <default_parse_debrief>
  40d8f8:	add	x0, x0, #0xeb0
  40d8fc:	ldr	x1, [sp, #528]
  40d900:	ldr	x0, [x0, x1, lsl #3]
  40d904:	str	x0, [sp, #424]
  40d908:	str	xzr, [sp, #208]
  40d90c:	ldr	x0, [sp, #424]
  40d910:	ldr	x4, [x0]
  40d914:	ldr	x0, [sp, #544]
  40d918:	ldr	x0, [x0, #8]
  40d91c:	add	x1, sp, #0xd0
  40d920:	mov	x3, x1
  40d924:	mov	x2, #0x0                   	// #0
  40d928:	mov	w1, #0x0                   	// #0
  40d92c:	blr	x4
  40d930:	str	x0, [sp, #416]
  40d934:	ldr	x0, [sp, #416]
  40d938:	cmp	x0, #0x0
  40d93c:	b.eq	40d9b4 <ferror@plt+0x8dc4>  // b.none
  40d940:	ldr	x0, [sp, #424]
  40d944:	ldr	x1, [x0, #16]
  40d948:	ldr	x0, [sp, #416]
  40d94c:	blr	x1
  40d950:	cmp	w0, #0x0
  40d954:	b.le	40d9a0 <ferror@plt+0x8db0>
  40d958:	ldr	x0, [sp, #424]
  40d95c:	ldr	x0, [x0, #24]
  40d960:	cmp	x0, #0x0
  40d964:	b.eq	40d98c <ferror@plt+0x8d9c>  // b.none
  40d968:	ldr	x0, [sp, #424]
  40d96c:	ldr	x1, [x0, #24]
  40d970:	ldr	x0, [sp, #416]
  40d974:	blr	x1
  40d978:	and	w0, w0, #0xff
  40d97c:	eor	w0, w0, #0x1
  40d980:	and	w0, w0, #0xff
  40d984:	cmp	w0, #0x0
  40d988:	b.eq	40d9a0 <ferror@plt+0x8db0>  // b.none
  40d98c:	ldr	x0, [sp, #528]
  40d990:	lsl	x0, x0, #2
  40d994:	add	x1, sp, #0x130
  40d998:	mov	w2, #0x4                   	// #4
  40d99c:	str	w2, [x1, x0]
  40d9a0:	ldr	x0, [sp, #424]
  40d9a4:	ldr	x1, [x0, #8]
  40d9a8:	ldr	x0, [sp, #416]
  40d9ac:	blr	x1
  40d9b0:	b	40d9d0 <ferror@plt+0x8de0>
  40d9b4:	ldr	x0, [sp, #528]
  40d9b8:	lsl	x0, x0, #2
  40d9bc:	add	x1, sp, #0x130
  40d9c0:	mov	w2, #0x5                   	// #5
  40d9c4:	str	w2, [x1, x0]
  40d9c8:	ldr	x0, [sp, #208]
  40d9cc:	bl	4048f0 <free@plt>
  40d9d0:	ldr	x0, [sp, #528]
  40d9d4:	lsl	x0, x0, #2
  40d9d8:	add	x1, sp, #0x130
  40d9dc:	ldr	w1, [x1, x0]
  40d9e0:	ldr	x2, [sp, #544]
  40d9e4:	ldr	x0, [sp, #528]
  40d9e8:	add	x0, x0, #0x14
  40d9ec:	lsl	x0, x0, #2
  40d9f0:	add	x0, x2, x0
  40d9f4:	str	w1, [x0, #12]
  40d9f8:	ldr	x0, [sp, #528]
  40d9fc:	add	x0, x0, #0x1
  40da00:	str	x0, [sp, #528]
  40da04:	ldr	x0, [sp, #528]
  40da08:	cmp	x0, #0x1b
  40da0c:	b.ls	40d738 <ferror@plt+0x8b48>  // b.plast
  40da10:	ldr	w0, [sp, #296]
  40da14:	cmp	w0, #0x0
  40da18:	b.lt	40da98 <ferror@plt+0x8ea8>  // b.tstop
  40da1c:	ldr	w0, [sp, #300]
  40da20:	cmp	w0, #0x0
  40da24:	b.lt	40da98 <ferror@plt+0x8ea8>  // b.tstop
  40da28:	ldr	x0, [sp, #544]
  40da2c:	ldr	w0, [x0, #204]
  40da30:	cmp	w0, #0x0
  40da34:	b.lt	40da8c <ferror@plt+0x8e9c>  // b.tstop
  40da38:	ldr	x0, [sp, #544]
  40da3c:	ldr	w0, [x0, #208]
  40da40:	cmp	w0, #0x0
  40da44:	b.lt	40da8c <ferror@plt+0x8e9c>  // b.tstop
  40da48:	ldr	w1, [sp, #296]
  40da4c:	ldr	x0, [sp, #544]
  40da50:	ldr	w0, [x0, #204]
  40da54:	cmp	w1, w0
  40da58:	b.ge	40da68 <ferror@plt+0x8e78>  // b.tcont
  40da5c:	ldr	w1, [sp, #296]
  40da60:	ldr	x0, [sp, #544]
  40da64:	str	w1, [x0, #204]
  40da68:	ldr	w1, [sp, #300]
  40da6c:	ldr	x0, [sp, #544]
  40da70:	ldr	w0, [x0, #208]
  40da74:	cmp	w1, w0
  40da78:	b.le	40da98 <ferror@plt+0x8ea8>
  40da7c:	ldr	w1, [sp, #300]
  40da80:	ldr	x0, [sp, #544]
  40da84:	str	w1, [x0, #208]
  40da88:	b	40da98 <ferror@plt+0x8ea8>
  40da8c:	ldr	x0, [sp, #544]
  40da90:	ldr	x1, [sp, #296]
  40da94:	stur	x1, [x0, #204]
  40da98:	ldr	w0, [sp, #556]
  40da9c:	cmp	w0, #0x2
  40daa0:	b.ne	40daac <ferror@plt+0x8ebc>  // b.any
  40daa4:	mov	w0, #0x2                   	// #2
  40daa8:	b	40dab0 <ferror@plt+0x8ec0>
  40daac:	mov	w0, #0x1                   	// #1
  40dab0:	ldr	x1, [sp, #544]
  40dab4:	str	w0, [x1, #212]
  40dab8:	str	xzr, [sp, #528]
  40dabc:	b	40db40 <ferror@plt+0x8f50>
  40dac0:	ldr	x0, [sp, #528]
  40dac4:	lsl	x0, x0, #2
  40dac8:	add	x1, sp, #0x118
  40dacc:	ldr	w0, [x1, x0]
  40dad0:	cmp	w0, #0x0
  40dad4:	b.ne	40db0c <ferror@plt+0x8f1c>  // b.any
  40dad8:	adrp	x0, 463000 <program_name+0x1fa8>
  40dadc:	add	x0, x0, #0x578
  40dae0:	ldr	x1, [sp, #528]
  40dae4:	ldr	w0, [x0, x1, lsl #2]
  40dae8:	cmp	w0, #0x1
  40daec:	b.ne	40daf8 <ferror@plt+0x8f08>  // b.any
  40daf0:	mov	w0, #0x1                   	// #1
  40daf4:	b	40dafc <ferror@plt+0x8f0c>
  40daf8:	mov	w0, #0x2                   	// #2
  40dafc:	ldr	x1, [sp, #528]
  40db00:	lsl	x1, x1, #2
  40db04:	add	x2, sp, #0x118
  40db08:	str	w0, [x2, x1]
  40db0c:	ldr	x0, [sp, #528]
  40db10:	lsl	x0, x0, #2
  40db14:	add	x1, sp, #0x118
  40db18:	ldr	w1, [x1, x0]
  40db1c:	ldr	x2, [sp, #544]
  40db20:	ldr	x0, [sp, #528]
  40db24:	add	x0, x0, #0x34
  40db28:	lsl	x0, x0, #2
  40db2c:	add	x0, x2, x0
  40db30:	str	w1, [x0, #8]
  40db34:	ldr	x0, [sp, #528]
  40db38:	add	x0, x0, #0x1
  40db3c:	str	x0, [sp, #528]
  40db40:	ldr	x0, [sp, #528]
  40db44:	cmp	x0, #0x3
  40db48:	b.ls	40dac0 <ferror@plt+0x8ed0>  // b.plast
  40db4c:	ldr	x0, [sp, #544]
  40db50:	ldr	x1, [x0, #8]
  40db54:	add	x4, sp, #0x130
  40db58:	adrp	x0, 441000 <ferror@plt+0x3c410>
  40db5c:	add	x3, x0, #0x488
  40db60:	ldr	x2, [sp, #56]
  40db64:	mov	x0, x4
  40db68:	bl	40cd98 <ferror@plt+0x81a8>
  40db6c:	ldr	x0, [sp, #56]
  40db70:	ldr	x1, [x0]
  40db74:	ldr	x0, [sp, #56]
  40db78:	ldr	x0, [x0, #8]
  40db7c:	mov	x2, x0
  40db80:	ldr	x0, [sp, #544]
  40db84:	bl	4048d0 <message_comment_filepos@plt>
  40db88:	bl	4077a4 <ferror@plt+0x2bb4>
  40db8c:	bl	407950 <ferror@plt+0x2d60>
  40db90:	ldr	x0, [sp, #544]
  40db94:	ldr	x19, [sp, #16]
  40db98:	ldp	x29, x30, [sp]
  40db9c:	add	sp, sp, #0x230
  40dba0:	ret
  40dba4:	stp	x29, x30, [sp, #-128]!
  40dba8:	mov	x29, sp
  40dbac:	str	x0, [sp, #56]
  40dbb0:	str	x1, [sp, #48]
  40dbb4:	strb	w2, [sp, #47]
  40dbb8:	str	w3, [sp, #40]
  40dbbc:	str	x4, [sp, #32]
  40dbc0:	str	x5, [sp, #24]
  40dbc4:	strb	w6, [sp, #46]
  40dbc8:	ldr	x0, [sp, #48]
  40dbcc:	str	x0, [sp, #120]
  40dbd0:	ldr	x0, [sp, #24]
  40dbd4:	bl	407980 <ferror@plt+0x2d90>
  40dbd8:	ldrb	w0, [sp, #47]
  40dbdc:	eor	w0, w0, #0x1
  40dbe0:	and	w0, w0, #0xff
  40dbe4:	cmp	w0, #0x0
  40dbe8:	b.eq	40dc14 <ferror@plt+0x9024>  // b.none
  40dbec:	ldr	x0, [sp, #32]
  40dbf0:	ldr	x1, [x0]
  40dbf4:	ldr	x0, [sp, #32]
  40dbf8:	ldr	x0, [x0, #8]
  40dbfc:	mov	x3, x0
  40dc00:	mov	x2, x1
  40dc04:	mov	w1, #0x2                   	// #2
  40dc08:	ldr	x0, [sp, #120]
  40dc0c:	bl	408798 <ferror@plt+0x3ba8>
  40dc10:	str	x0, [sp, #120]
  40dc14:	ldr	x0, [sp, #56]
  40dc18:	ldr	x0, [x0, #16]
  40dc1c:	cmp	x0, #0x0
  40dc20:	b.ne	40e08c <ferror@plt+0x949c>  // b.any
  40dc24:	ldr	x0, [sp, #56]
  40dc28:	ldr	x1, [sp, #120]
  40dc2c:	str	x1, [x0, #16]
  40dc30:	adrp	x0, 463000 <program_name+0x1fa8>
  40dc34:	add	x0, x0, #0x540
  40dc38:	ldr	x0, [x0]
  40dc3c:	cmp	x0, #0x0
  40dc40:	b.eq	40dc78 <ferror@plt+0x9088>  // b.none
  40dc44:	adrp	x0, 463000 <program_name+0x1fa8>
  40dc48:	add	x0, x0, #0x540
  40dc4c:	ldr	x1, [x0]
  40dc50:	adrp	x0, 463000 <program_name+0x1fa8>
  40dc54:	add	x0, x0, #0x548
  40dc58:	ldr	x0, [x0]
  40dc5c:	mov	x3, x0
  40dc60:	ldr	x2, [sp, #120]
  40dc64:	adrp	x0, 441000 <ferror@plt+0x3c410>
  40dc68:	add	x0, x0, #0x478
  40dc6c:	bl	404910 <xasprintf@plt>
  40dc70:	str	x0, [sp, #112]
  40dc74:	b	40dc84 <ferror@plt+0x9094>
  40dc78:	adrp	x0, 441000 <ferror@plt+0x3c410>
  40dc7c:	add	x0, x0, #0x480
  40dc80:	str	x0, [sp, #112]
  40dc84:	ldr	x0, [sp, #112]
  40dc88:	bl	404280 <strlen@plt>
  40dc8c:	add	x0, x0, #0x1
  40dc90:	str	x0, [sp, #96]
  40dc94:	ldr	x0, [sp, #56]
  40dc98:	ldr	x1, [x0, #32]
  40dc9c:	ldr	x0, [sp, #96]
  40dca0:	add	x0, x1, x0
  40dca4:	bl	404620 <xmalloc@plt>
  40dca8:	str	x0, [sp, #88]
  40dcac:	ldr	x0, [sp, #56]
  40dcb0:	ldr	x1, [x0, #24]
  40dcb4:	ldr	x0, [sp, #56]
  40dcb8:	ldr	x0, [x0, #32]
  40dcbc:	mov	x2, x0
  40dcc0:	ldr	x0, [sp, #88]
  40dcc4:	bl	404220 <memcpy@plt>
  40dcc8:	ldr	x0, [sp, #56]
  40dccc:	ldr	x0, [x0, #32]
  40dcd0:	ldr	x1, [sp, #88]
  40dcd4:	add	x0, x1, x0
  40dcd8:	ldr	x2, [sp, #96]
  40dcdc:	ldr	x1, [sp, #112]
  40dce0:	bl	404220 <memcpy@plt>
  40dce4:	ldr	x0, [sp, #56]
  40dce8:	ldr	x1, [sp, #88]
  40dcec:	str	x1, [x0, #24]
  40dcf0:	ldr	x0, [sp, #56]
  40dcf4:	ldr	x1, [x0, #32]
  40dcf8:	ldr	x0, [sp, #96]
  40dcfc:	add	x1, x1, x0
  40dd00:	ldr	x0, [sp, #56]
  40dd04:	str	x1, [x0, #32]
  40dd08:	adrp	x0, 463000 <program_name+0x1fa8>
  40dd0c:	add	x0, x0, #0x540
  40dd10:	ldr	x0, [x0]
  40dd14:	cmp	x0, #0x0
  40dd18:	b.eq	40dd24 <ferror@plt+0x9134>  // b.none
  40dd1c:	ldr	x0, [sp, #112]
  40dd20:	bl	4048f0 <free@plt>
  40dd24:	ldr	x0, [sp, #56]
  40dd28:	add	x5, x0, #0x5c
  40dd2c:	ldr	x0, [sp, #56]
  40dd30:	ldr	x1, [x0, #16]
  40dd34:	adrp	x0, 441000 <ferror@plt+0x3c410>
  40dd38:	add	x4, x0, #0x4a0
  40dd3c:	ldr	x3, [sp, #32]
  40dd40:	mov	x2, x1
  40dd44:	ldr	w1, [sp, #40]
  40dd48:	mov	x0, x5
  40dd4c:	bl	40ca34 <ferror@plt+0x7e44>
  40dd50:	str	xzr, [sp, #104]
  40dd54:	b	40e058 <ferror@plt+0x9468>
  40dd58:	adrp	x0, 460000 <default_parse_debrief>
  40dd5c:	add	x0, x0, #0xeb0
  40dd60:	ldr	x1, [sp, #104]
  40dd64:	ldr	x1, [x0, x1, lsl #3]
  40dd68:	adrp	x0, 463000 <program_name+0x1fa8>
  40dd6c:	add	x0, x0, #0x568
  40dd70:	ldr	x0, [x0]
  40dd74:	cmp	x1, x0
  40dd78:	b.eq	40ddc4 <ferror@plt+0x91d4>  // b.none
  40dd7c:	adrp	x0, 460000 <default_parse_debrief>
  40dd80:	add	x0, x0, #0xeb0
  40dd84:	ldr	x1, [sp, #104]
  40dd88:	ldr	x1, [x0, x1, lsl #3]
  40dd8c:	adrp	x0, 463000 <program_name+0x1fa8>
  40dd90:	add	x0, x0, #0x530
  40dd94:	ldr	x0, [x0]
  40dd98:	cmp	x1, x0
  40dd9c:	b.eq	40ddc4 <ferror@plt+0x91d4>  // b.none
  40dda0:	adrp	x0, 460000 <default_parse_debrief>
  40dda4:	add	x0, x0, #0xeb0
  40dda8:	ldr	x1, [sp, #104]
  40ddac:	ldr	x1, [x0, x1, lsl #3]
  40ddb0:	adrp	x0, 463000 <program_name+0x1fa8>
  40ddb4:	add	x0, x0, #0x570
  40ddb8:	ldr	x0, [x0]
  40ddbc:	cmp	x1, x0
  40ddc0:	b.ne	40e04c <ferror@plt+0x945c>  // b.any
  40ddc4:	ldr	x1, [sp, #56]
  40ddc8:	ldr	x0, [sp, #104]
  40ddcc:	add	x0, x0, #0x14
  40ddd0:	lsl	x0, x0, #2
  40ddd4:	add	x0, x1, x0
  40ddd8:	ldr	w0, [x0, #12]
  40dddc:	cmp	w0, #0x0
  40dde0:	b.eq	40de04 <ferror@plt+0x9214>  // b.none
  40dde4:	ldr	x1, [sp, #56]
  40dde8:	ldr	x0, [sp, #104]
  40ddec:	add	x0, x0, #0x14
  40ddf0:	lsl	x0, x0, #2
  40ddf4:	add	x0, x1, x0
  40ddf8:	ldr	w0, [x0, #12]
  40ddfc:	cmp	w0, #0x4
  40de00:	b.ne	40e04c <ferror@plt+0x945c>  // b.any
  40de04:	ldr	x0, [sp, #104]
  40de08:	cmp	x0, #0x0
  40de0c:	b.ne	40de30 <ferror@plt+0x9240>  // b.any
  40de10:	ldr	x0, [sp, #56]
  40de14:	ldr	w0, [x0, #96]
  40de18:	bl	404930 <possible_format_p@plt>
  40de1c:	and	w0, w0, #0xff
  40de20:	eor	w0, w0, #0x1
  40de24:	and	w0, w0, #0xff
  40de28:	cmp	w0, #0x0
  40de2c:	b.eq	40e04c <ferror@plt+0x945c>  // b.none
  40de30:	ldr	x0, [sp, #104]
  40de34:	cmp	x0, #0x1
  40de38:	b.ne	40de5c <ferror@plt+0x926c>  // b.any
  40de3c:	ldr	x0, [sp, #56]
  40de40:	ldr	w0, [x0, #92]
  40de44:	bl	404930 <possible_format_p@plt>
  40de48:	and	w0, w0, #0xff
  40de4c:	eor	w0, w0, #0x1
  40de50:	and	w0, w0, #0xff
  40de54:	cmp	w0, #0x0
  40de58:	b.eq	40e04c <ferror@plt+0x945c>  // b.none
  40de5c:	ldr	x0, [sp, #104]
  40de60:	cmp	x0, #0x0
  40de64:	b.ne	40df08 <ferror@plt+0x9318>  // b.any
  40de68:	ldr	x0, [sp, #56]
  40de6c:	ldr	w0, [x0, #176]
  40de70:	bl	404930 <possible_format_p@plt>
  40de74:	and	w0, w0, #0xff
  40de78:	eor	w0, w0, #0x1
  40de7c:	and	w0, w0, #0xff
  40de80:	cmp	w0, #0x0
  40de84:	b.eq	40e04c <ferror@plt+0x945c>  // b.none
  40de88:	ldr	x0, [sp, #56]
  40de8c:	ldr	w0, [x0, #180]
  40de90:	bl	404930 <possible_format_p@plt>
  40de94:	and	w0, w0, #0xff
  40de98:	eor	w0, w0, #0x1
  40de9c:	and	w0, w0, #0xff
  40dea0:	cmp	w0, #0x0
  40dea4:	b.eq	40e04c <ferror@plt+0x945c>  // b.none
  40dea8:	ldr	x0, [sp, #56]
  40deac:	ldr	w0, [x0, #184]
  40deb0:	bl	404930 <possible_format_p@plt>
  40deb4:	and	w0, w0, #0xff
  40deb8:	eor	w0, w0, #0x1
  40debc:	and	w0, w0, #0xff
  40dec0:	cmp	w0, #0x0
  40dec4:	b.eq	40e04c <ferror@plt+0x945c>  // b.none
  40dec8:	ldr	x0, [sp, #56]
  40decc:	ldr	w0, [x0, #188]
  40ded0:	bl	404930 <possible_format_p@plt>
  40ded4:	and	w0, w0, #0xff
  40ded8:	eor	w0, w0, #0x1
  40dedc:	and	w0, w0, #0xff
  40dee0:	cmp	w0, #0x0
  40dee4:	b.eq	40e04c <ferror@plt+0x945c>  // b.none
  40dee8:	ldr	x0, [sp, #56]
  40deec:	ldr	w0, [x0, #192]
  40def0:	bl	404930 <possible_format_p@plt>
  40def4:	and	w0, w0, #0xff
  40def8:	eor	w0, w0, #0x1
  40defc:	and	w0, w0, #0xff
  40df00:	cmp	w0, #0x0
  40df04:	b.eq	40e04c <ferror@plt+0x945c>  // b.none
  40df08:	ldr	x0, [sp, #104]
  40df0c:	cmp	x0, #0x17
  40df10:	b.ne	40df34 <ferror@plt+0x9344>  // b.any
  40df14:	ldr	x0, [sp, #56]
  40df18:	ldr	w0, [x0, #188]
  40df1c:	bl	404930 <possible_format_p@plt>
  40df20:	and	w0, w0, #0xff
  40df24:	eor	w0, w0, #0x1
  40df28:	and	w0, w0, #0xff
  40df2c:	cmp	w0, #0x0
  40df30:	b.eq	40e04c <ferror@plt+0x945c>  // b.none
  40df34:	ldr	x0, [sp, #104]
  40df38:	cmp	x0, #0x18
  40df3c:	b.ne	40df60 <ferror@plt+0x9370>  // b.any
  40df40:	ldr	x0, [sp, #56]
  40df44:	ldr	w0, [x0, #184]
  40df48:	bl	404930 <possible_format_p@plt>
  40df4c:	and	w0, w0, #0xff
  40df50:	eor	w0, w0, #0x1
  40df54:	and	w0, w0, #0xff
  40df58:	cmp	w0, #0x0
  40df5c:	b.eq	40e04c <ferror@plt+0x945c>  // b.none
  40df60:	adrp	x0, 460000 <default_parse_debrief>
  40df64:	add	x0, x0, #0xeb0
  40df68:	ldr	x1, [sp, #104]
  40df6c:	ldr	x0, [x0, x1, lsl #3]
  40df70:	str	x0, [sp, #80]
  40df74:	str	xzr, [sp, #64]
  40df78:	ldr	x0, [sp, #80]
  40df7c:	ldr	x4, [x0]
  40df80:	ldr	x0, [sp, #56]
  40df84:	ldr	x0, [x0, #16]
  40df88:	add	x1, sp, #0x40
  40df8c:	mov	x3, x1
  40df90:	mov	x2, #0x0                   	// #0
  40df94:	mov	w1, #0x0                   	// #0
  40df98:	blr	x4
  40df9c:	str	x0, [sp, #72]
  40dfa0:	ldr	x0, [sp, #72]
  40dfa4:	cmp	x0, #0x0
  40dfa8:	b.eq	40e028 <ferror@plt+0x9438>  // b.none
  40dfac:	ldr	x0, [sp, #80]
  40dfb0:	ldr	x1, [x0, #16]
  40dfb4:	ldr	x0, [sp, #72]
  40dfb8:	blr	x1
  40dfbc:	cmp	w0, #0x0
  40dfc0:	b.le	40e014 <ferror@plt+0x9424>
  40dfc4:	ldr	x0, [sp, #80]
  40dfc8:	ldr	x0, [x0, #24]
  40dfcc:	cmp	x0, #0x0
  40dfd0:	b.eq	40dff8 <ferror@plt+0x9408>  // b.none
  40dfd4:	ldr	x0, [sp, #80]
  40dfd8:	ldr	x1, [x0, #24]
  40dfdc:	ldr	x0, [sp, #72]
  40dfe0:	blr	x1
  40dfe4:	and	w0, w0, #0xff
  40dfe8:	eor	w0, w0, #0x1
  40dfec:	and	w0, w0, #0xff
  40dff0:	cmp	w0, #0x0
  40dff4:	b.eq	40e014 <ferror@plt+0x9424>  // b.none
  40dff8:	ldr	x1, [sp, #56]
  40dffc:	ldr	x0, [sp, #104]
  40e000:	add	x0, x0, #0x14
  40e004:	lsl	x0, x0, #2
  40e008:	add	x0, x1, x0
  40e00c:	mov	w1, #0x4                   	// #4
  40e010:	str	w1, [x0, #12]
  40e014:	ldr	x0, [sp, #80]
  40e018:	ldr	x1, [x0, #8]
  40e01c:	ldr	x0, [sp, #72]
  40e020:	blr	x1
  40e024:	b	40e04c <ferror@plt+0x945c>
  40e028:	ldr	x1, [sp, #56]
  40e02c:	ldr	x0, [sp, #104]
  40e030:	add	x0, x0, #0x14
  40e034:	lsl	x0, x0, #2
  40e038:	add	x0, x1, x0
  40e03c:	mov	w1, #0x5                   	// #5
  40e040:	str	w1, [x0, #12]
  40e044:	ldr	x0, [sp, #64]
  40e048:	bl	4048f0 <free@plt>
  40e04c:	ldr	x0, [sp, #104]
  40e050:	add	x0, x0, #0x1
  40e054:	str	x0, [sp, #104]
  40e058:	ldr	x0, [sp, #104]
  40e05c:	cmp	x0, #0x1b
  40e060:	b.ls	40dd58 <ferror@plt+0x9168>  // b.plast
  40e064:	ldr	x0, [sp, #56]
  40e068:	add	x4, x0, #0x5c
  40e06c:	ldr	x0, [sp, #56]
  40e070:	ldr	x1, [x0, #16]
  40e074:	adrp	x0, 441000 <ferror@plt+0x3c410>
  40e078:	add	x3, x0, #0x4a0
  40e07c:	ldr	x2, [sp, #32]
  40e080:	mov	x0, x4
  40e084:	bl	40cd98 <ferror@plt+0x81a8>
  40e088:	b	40e094 <ferror@plt+0x94a4>
  40e08c:	ldr	x0, [sp, #120]
  40e090:	bl	4048f0 <free@plt>
  40e094:	bl	4077a4 <ferror@plt+0x2bb4>
  40e098:	bl	407950 <ferror@plt+0x2d60>
  40e09c:	nop
  40e0a0:	ldp	x29, x30, [sp], #128
  40e0a4:	ret
  40e0a8:	sub	sp, sp, #0x10
  40e0ac:	str	x0, [sp, #8]
  40e0b0:	ldr	x0, [sp, #8]
  40e0b4:	cmp	x0, #0x0
  40e0b8:	b.eq	40e0d0 <ferror@plt+0x94e0>  // b.none
  40e0bc:	ldr	x0, [sp, #8]
  40e0c0:	ldr	w0, [x0]
  40e0c4:	add	w1, w0, #0x1
  40e0c8:	ldr	x0, [sp, #8]
  40e0cc:	str	w1, [x0]
  40e0d0:	ldr	x0, [sp, #8]
  40e0d4:	add	sp, sp, #0x10
  40e0d8:	ret
  40e0dc:	stp	x29, x30, [sp, #-32]!
  40e0e0:	mov	x29, sp
  40e0e4:	str	x0, [sp, #24]
  40e0e8:	ldr	x0, [sp, #24]
  40e0ec:	cmp	x0, #0x0
  40e0f0:	b.eq	40e130 <ferror@plt+0x9540>  // b.none
  40e0f4:	ldr	x0, [sp, #24]
  40e0f8:	ldr	w0, [x0]
  40e0fc:	cmp	w0, #0x1
  40e100:	b.ls	40e11c <ferror@plt+0x952c>  // b.plast
  40e104:	ldr	x0, [sp, #24]
  40e108:	ldr	w0, [x0]
  40e10c:	sub	w1, w0, #0x1
  40e110:	ldr	x0, [sp, #24]
  40e114:	str	w1, [x0]
  40e118:	b	40e130 <ferror@plt+0x9540>
  40e11c:	ldr	x0, [sp, #24]
  40e120:	add	x0, x0, #0x8
  40e124:	bl	404340 <string_list_destroy@plt>
  40e128:	ldr	x0, [sp, #24]
  40e12c:	bl	4048f0 <free@plt>
  40e130:	nop
  40e134:	ldp	x29, x30, [sp], #32
  40e138:	ret
  40e13c:	adrp	x0, 461000 <sentence_end_required_spaces>
  40e140:	add	x0, x0, #0xb18
  40e144:	mov	w1, #0x1                   	// #1
  40e148:	strb	w1, [x0]
  40e14c:	nop
  40e150:	ret
  40e154:	adrp	x0, 461000 <sentence_end_required_spaces>
  40e158:	add	x0, x0, #0xb19
  40e15c:	mov	w1, #0x1                   	// #1
  40e160:	strb	w1, [x0]
  40e164:	nop
  40e168:	ret
  40e16c:	stp	x29, x30, [sp, #-96]!
  40e170:	mov	x29, sp
  40e174:	str	x0, [sp, #24]
  40e178:	str	x1, [sp, #16]
  40e17c:	ldr	x0, [sp, #24]
  40e180:	cmp	x0, #0x0
  40e184:	b.ne	40e198 <ferror@plt+0x95a8>  // b.any
  40e188:	adrp	x0, 460000 <default_parse_debrief>
  40e18c:	add	x0, x0, #0xd68
  40e190:	strb	wzr, [x0]
  40e194:	b	40e220 <ferror@plt+0x9630>
  40e198:	ldr	x0, [sp, #16]
  40e19c:	ldr	x0, [x0, #24]
  40e1a0:	cmp	x0, #0x0
  40e1a4:	b.ne	40e1b4 <ferror@plt+0x95c4>  // b.any
  40e1a8:	mov	x1, #0x64                  	// #100
  40e1ac:	ldr	x0, [sp, #16]
  40e1b0:	bl	404370 <hash_init@plt>
  40e1b4:	add	x1, sp, #0x20
  40e1b8:	add	x0, sp, #0x50
  40e1bc:	mov	x2, x1
  40e1c0:	mov	x1, x0
  40e1c4:	ldr	x0, [sp, #24]
  40e1c8:	bl	40a8b8 <ferror@plt+0x5cc8>
  40e1cc:	mov	w1, #0x3a                  	// #58
  40e1d0:	ldr	x0, [sp, #24]
  40e1d4:	bl	404960 <strchr@plt>
  40e1d8:	str	x0, [sp, #88]
  40e1dc:	ldr	x0, [sp, #88]
  40e1e0:	cmp	x0, #0x0
  40e1e4:	b.eq	40e1f8 <ferror@plt+0x9608>  // b.none
  40e1e8:	ldr	x0, [sp, #80]
  40e1ec:	ldr	x1, [sp, #88]
  40e1f0:	cmp	x1, x0
  40e1f4:	b.cc	40e220 <ferror@plt+0x9630>  // b.lo, b.ul, b.last
  40e1f8:	ldr	x1, [sp, #80]
  40e1fc:	ldr	x0, [sp, #24]
  40e200:	sub	x0, x1, x0
  40e204:	mov	x1, x0
  40e208:	add	x0, sp, #0x20
  40e20c:	mov	x3, x0
  40e210:	mov	x2, x1
  40e214:	ldr	x1, [sp, #24]
  40e218:	ldr	x0, [sp, #16]
  40e21c:	bl	40ae20 <ferror@plt+0x6230>
  40e220:	nop
  40e224:	ldp	x29, x30, [sp], #96
  40e228:	ret
  40e22c:	stp	x29, x30, [sp, #-32]!
  40e230:	mov	x29, sp
  40e234:	str	x0, [sp, #24]
  40e238:	adrp	x0, 461000 <sentence_end_required_spaces>
  40e23c:	add	x1, x0, #0xb20
  40e240:	ldr	x0, [sp, #24]
  40e244:	bl	40e16c <ferror@plt+0x957c>
  40e248:	nop
  40e24c:	ldp	x29, x30, [sp], #32
  40e250:	ret
  40e254:	stp	x29, x30, [sp, #-32]!
  40e258:	mov	x29, sp
  40e25c:	str	x0, [sp, #24]
  40e260:	adrp	x0, 461000 <sentence_end_required_spaces>
  40e264:	add	x1, x0, #0xb98
  40e268:	ldr	x0, [sp, #24]
  40e26c:	bl	40e16c <ferror@plt+0x957c>
  40e270:	nop
  40e274:	ldp	x29, x30, [sp], #32
  40e278:	ret
  40e27c:	adrp	x0, 461000 <sentence_end_required_spaces>
  40e280:	add	x0, x0, #0xc10
  40e284:	mov	w1, #0x1                   	// #1
  40e288:	strb	w1, [x0]
  40e28c:	nop
  40e290:	ret
  40e294:	stp	x29, x30, [sp, #-16]!
  40e298:	mov	x29, sp
  40e29c:	adrp	x0, 460000 <default_parse_debrief>
  40e2a0:	add	x0, x0, #0xd68
  40e2a4:	ldrb	w0, [x0]
  40e2a8:	cmp	w0, #0x0
  40e2ac:	b.eq	40e618 <ferror@plt+0x9a28>  // b.none
  40e2b0:	adrp	x0, 441000 <ferror@plt+0x3c410>
  40e2b4:	add	x0, x0, #0x4b0
  40e2b8:	bl	40e22c <ferror@plt+0x963c>
  40e2bc:	adrp	x0, 441000 <ferror@plt+0x3c410>
  40e2c0:	add	x0, x0, #0x4b8
  40e2c4:	bl	40e22c <ferror@plt+0x963c>
  40e2c8:	adrp	x0, 441000 <ferror@plt+0x3c410>
  40e2cc:	add	x0, x0, #0x4c8
  40e2d0:	bl	40e22c <ferror@plt+0x963c>
  40e2d4:	adrp	x0, 441000 <ferror@plt+0x3c410>
  40e2d8:	add	x0, x0, #0x4d8
  40e2dc:	bl	40e22c <ferror@plt+0x963c>
  40e2e0:	adrp	x0, 441000 <ferror@plt+0x3c410>
  40e2e4:	add	x0, x0, #0x4e8
  40e2e8:	bl	40e22c <ferror@plt+0x963c>
  40e2ec:	adrp	x0, 441000 <ferror@plt+0x3c410>
  40e2f0:	add	x0, x0, #0x4f8
  40e2f4:	bl	40e22c <ferror@plt+0x963c>
  40e2f8:	adrp	x0, 441000 <ferror@plt+0x3c410>
  40e2fc:	add	x0, x0, #0x508
  40e300:	bl	40e22c <ferror@plt+0x963c>
  40e304:	adrp	x0, 441000 <ferror@plt+0x3c410>
  40e308:	add	x0, x0, #0x518
  40e30c:	bl	40e22c <ferror@plt+0x963c>
  40e310:	adrp	x0, 441000 <ferror@plt+0x3c410>
  40e314:	add	x0, x0, #0x528
  40e318:	bl	40e22c <ferror@plt+0x963c>
  40e31c:	adrp	x0, 441000 <ferror@plt+0x3c410>
  40e320:	add	x0, x0, #0x538
  40e324:	bl	40e22c <ferror@plt+0x963c>
  40e328:	adrp	x0, 441000 <ferror@plt+0x3c410>
  40e32c:	add	x0, x0, #0x548
  40e330:	bl	40e22c <ferror@plt+0x963c>
  40e334:	adrp	x0, 441000 <ferror@plt+0x3c410>
  40e338:	add	x0, x0, #0x560
  40e33c:	bl	40e22c <ferror@plt+0x963c>
  40e340:	adrp	x0, 441000 <ferror@plt+0x3c410>
  40e344:	add	x0, x0, #0x578
  40e348:	bl	40e22c <ferror@plt+0x963c>
  40e34c:	adrp	x0, 461000 <sentence_end_required_spaces>
  40e350:	add	x0, x0, #0xc10
  40e354:	ldrb	w0, [x0]
  40e358:	cmp	w0, #0x0
  40e35c:	b.eq	40e540 <ferror@plt+0x9950>  // b.none
  40e360:	adrp	x0, 441000 <ferror@plt+0x3c410>
  40e364:	add	x0, x0, #0x590
  40e368:	bl	40e22c <ferror@plt+0x963c>
  40e36c:	adrp	x0, 441000 <ferror@plt+0x3c410>
  40e370:	add	x0, x0, #0x598
  40e374:	bl	40e22c <ferror@plt+0x963c>
  40e378:	adrp	x0, 441000 <ferror@plt+0x3c410>
  40e37c:	add	x0, x0, #0x5a8
  40e380:	bl	40e22c <ferror@plt+0x963c>
  40e384:	adrp	x0, 441000 <ferror@plt+0x3c410>
  40e388:	add	x0, x0, #0x5b8
  40e38c:	bl	40e22c <ferror@plt+0x963c>
  40e390:	adrp	x0, 441000 <ferror@plt+0x3c410>
  40e394:	add	x0, x0, #0x5c8
  40e398:	bl	40e22c <ferror@plt+0x963c>
  40e39c:	adrp	x0, 441000 <ferror@plt+0x3c410>
  40e3a0:	add	x0, x0, #0x5d0
  40e3a4:	bl	40e22c <ferror@plt+0x963c>
  40e3a8:	adrp	x0, 441000 <ferror@plt+0x3c410>
  40e3ac:	add	x0, x0, #0x5e0
  40e3b0:	bl	40e22c <ferror@plt+0x963c>
  40e3b4:	adrp	x0, 441000 <ferror@plt+0x3c410>
  40e3b8:	add	x0, x0, #0x5f0
  40e3bc:	bl	40e22c <ferror@plt+0x963c>
  40e3c0:	adrp	x0, 441000 <ferror@plt+0x3c410>
  40e3c4:	add	x0, x0, #0x600
  40e3c8:	bl	40e22c <ferror@plt+0x963c>
  40e3cc:	adrp	x0, 441000 <ferror@plt+0x3c410>
  40e3d0:	add	x0, x0, #0x608
  40e3d4:	bl	40e22c <ferror@plt+0x963c>
  40e3d8:	adrp	x0, 441000 <ferror@plt+0x3c410>
  40e3dc:	add	x0, x0, #0x618
  40e3e0:	bl	40e22c <ferror@plt+0x963c>
  40e3e4:	adrp	x0, 441000 <ferror@plt+0x3c410>
  40e3e8:	add	x0, x0, #0x628
  40e3ec:	bl	40e22c <ferror@plt+0x963c>
  40e3f0:	adrp	x0, 441000 <ferror@plt+0x3c410>
  40e3f4:	add	x0, x0, #0x638
  40e3f8:	bl	40e22c <ferror@plt+0x963c>
  40e3fc:	adrp	x0, 441000 <ferror@plt+0x3c410>
  40e400:	add	x0, x0, #0x648
  40e404:	bl	40e22c <ferror@plt+0x963c>
  40e408:	adrp	x0, 441000 <ferror@plt+0x3c410>
  40e40c:	add	x0, x0, #0x658
  40e410:	bl	40e22c <ferror@plt+0x963c>
  40e414:	adrp	x0, 441000 <ferror@plt+0x3c410>
  40e418:	add	x0, x0, #0x668
  40e41c:	bl	40e22c <ferror@plt+0x963c>
  40e420:	adrp	x0, 441000 <ferror@plt+0x3c410>
  40e424:	add	x0, x0, #0x678
  40e428:	bl	40e22c <ferror@plt+0x963c>
  40e42c:	adrp	x0, 441000 <ferror@plt+0x3c410>
  40e430:	add	x0, x0, #0x688
  40e434:	bl	40e22c <ferror@plt+0x963c>
  40e438:	adrp	x0, 441000 <ferror@plt+0x3c410>
  40e43c:	add	x0, x0, #0x698
  40e440:	bl	40e22c <ferror@plt+0x963c>
  40e444:	adrp	x0, 441000 <ferror@plt+0x3c410>
  40e448:	add	x0, x0, #0x6a8
  40e44c:	bl	40e22c <ferror@plt+0x963c>
  40e450:	adrp	x0, 441000 <ferror@plt+0x3c410>
  40e454:	add	x0, x0, #0x6c0
  40e458:	bl	40e22c <ferror@plt+0x963c>
  40e45c:	adrp	x0, 441000 <ferror@plt+0x3c410>
  40e460:	add	x0, x0, #0x6c8
  40e464:	bl	40e22c <ferror@plt+0x963c>
  40e468:	adrp	x0, 441000 <ferror@plt+0x3c410>
  40e46c:	add	x0, x0, #0x6d8
  40e470:	bl	40e22c <ferror@plt+0x963c>
  40e474:	adrp	x0, 441000 <ferror@plt+0x3c410>
  40e478:	add	x0, x0, #0x6e8
  40e47c:	bl	40e22c <ferror@plt+0x963c>
  40e480:	adrp	x0, 441000 <ferror@plt+0x3c410>
  40e484:	add	x0, x0, #0x6f8
  40e488:	bl	40e22c <ferror@plt+0x963c>
  40e48c:	adrp	x0, 441000 <ferror@plt+0x3c410>
  40e490:	add	x0, x0, #0x708
  40e494:	bl	40e22c <ferror@plt+0x963c>
  40e498:	adrp	x0, 441000 <ferror@plt+0x3c410>
  40e49c:	add	x0, x0, #0x718
  40e4a0:	bl	40e22c <ferror@plt+0x963c>
  40e4a4:	adrp	x0, 441000 <ferror@plt+0x3c410>
  40e4a8:	add	x0, x0, #0x728
  40e4ac:	bl	40e22c <ferror@plt+0x963c>
  40e4b0:	adrp	x0, 441000 <ferror@plt+0x3c410>
  40e4b4:	add	x0, x0, #0x738
  40e4b8:	bl	40e22c <ferror@plt+0x963c>
  40e4bc:	adrp	x0, 441000 <ferror@plt+0x3c410>
  40e4c0:	add	x0, x0, #0x748
  40e4c4:	bl	40e22c <ferror@plt+0x963c>
  40e4c8:	adrp	x0, 441000 <ferror@plt+0x3c410>
  40e4cc:	add	x0, x0, #0x758
  40e4d0:	bl	40e22c <ferror@plt+0x963c>
  40e4d4:	adrp	x0, 441000 <ferror@plt+0x3c410>
  40e4d8:	add	x0, x0, #0x768
  40e4dc:	bl	40e22c <ferror@plt+0x963c>
  40e4e0:	adrp	x0, 441000 <ferror@plt+0x3c410>
  40e4e4:	add	x0, x0, #0x778
  40e4e8:	bl	40e22c <ferror@plt+0x963c>
  40e4ec:	adrp	x0, 441000 <ferror@plt+0x3c410>
  40e4f0:	add	x0, x0, #0x788
  40e4f4:	bl	40e22c <ferror@plt+0x963c>
  40e4f8:	adrp	x0, 441000 <ferror@plt+0x3c410>
  40e4fc:	add	x0, x0, #0x798
  40e500:	bl	40e22c <ferror@plt+0x963c>
  40e504:	adrp	x0, 441000 <ferror@plt+0x3c410>
  40e508:	add	x0, x0, #0x7a8
  40e50c:	bl	40e22c <ferror@plt+0x963c>
  40e510:	adrp	x0, 441000 <ferror@plt+0x3c410>
  40e514:	add	x0, x0, #0x7c0
  40e518:	bl	40e22c <ferror@plt+0x963c>
  40e51c:	adrp	x0, 441000 <ferror@plt+0x3c410>
  40e520:	add	x0, x0, #0x7d0
  40e524:	bl	40e22c <ferror@plt+0x963c>
  40e528:	adrp	x0, 441000 <ferror@plt+0x3c410>
  40e52c:	add	x0, x0, #0x7e8
  40e530:	bl	40e22c <ferror@plt+0x963c>
  40e534:	adrp	x0, 441000 <ferror@plt+0x3c410>
  40e538:	add	x0, x0, #0x800
  40e53c:	bl	40e22c <ferror@plt+0x963c>
  40e540:	adrp	x0, 441000 <ferror@plt+0x3c410>
  40e544:	add	x0, x0, #0x4b0
  40e548:	bl	40e254 <ferror@plt+0x9664>
  40e54c:	adrp	x0, 441000 <ferror@plt+0x3c410>
  40e550:	add	x0, x0, #0x4b8
  40e554:	bl	40e254 <ferror@plt+0x9664>
  40e558:	adrp	x0, 441000 <ferror@plt+0x3c410>
  40e55c:	add	x0, x0, #0x4c8
  40e560:	bl	40e254 <ferror@plt+0x9664>
  40e564:	adrp	x0, 441000 <ferror@plt+0x3c410>
  40e568:	add	x0, x0, #0x4d8
  40e56c:	bl	40e254 <ferror@plt+0x9664>
  40e570:	adrp	x0, 441000 <ferror@plt+0x3c410>
  40e574:	add	x0, x0, #0x4e8
  40e578:	bl	40e254 <ferror@plt+0x9664>
  40e57c:	adrp	x0, 441000 <ferror@plt+0x3c410>
  40e580:	add	x0, x0, #0x4f8
  40e584:	bl	40e254 <ferror@plt+0x9664>
  40e588:	adrp	x0, 441000 <ferror@plt+0x3c410>
  40e58c:	add	x0, x0, #0x508
  40e590:	bl	40e254 <ferror@plt+0x9664>
  40e594:	adrp	x0, 441000 <ferror@plt+0x3c410>
  40e598:	add	x0, x0, #0x518
  40e59c:	bl	40e254 <ferror@plt+0x9664>
  40e5a0:	adrp	x0, 441000 <ferror@plt+0x3c410>
  40e5a4:	add	x0, x0, #0x528
  40e5a8:	bl	40e254 <ferror@plt+0x9664>
  40e5ac:	adrp	x0, 441000 <ferror@plt+0x3c410>
  40e5b0:	add	x0, x0, #0x538
  40e5b4:	bl	40e254 <ferror@plt+0x9664>
  40e5b8:	adrp	x0, 441000 <ferror@plt+0x3c410>
  40e5bc:	add	x0, x0, #0x548
  40e5c0:	bl	40e254 <ferror@plt+0x9664>
  40e5c4:	adrp	x0, 441000 <ferror@plt+0x3c410>
  40e5c8:	add	x0, x0, #0x560
  40e5cc:	bl	40e254 <ferror@plt+0x9664>
  40e5d0:	adrp	x0, 441000 <ferror@plt+0x3c410>
  40e5d4:	add	x0, x0, #0x578
  40e5d8:	bl	40e254 <ferror@plt+0x9664>
  40e5dc:	adrp	x0, 441000 <ferror@plt+0x3c410>
  40e5e0:	add	x0, x0, #0x820
  40e5e4:	bl	40e254 <ferror@plt+0x9664>
  40e5e8:	adrp	x0, 441000 <ferror@plt+0x3c410>
  40e5ec:	add	x0, x0, #0x838
  40e5f0:	bl	40e254 <ferror@plt+0x9664>
  40e5f4:	adrp	x0, 441000 <ferror@plt+0x3c410>
  40e5f8:	add	x0, x0, #0x840
  40e5fc:	bl	40e254 <ferror@plt+0x9664>
  40e600:	adrp	x0, 441000 <ferror@plt+0x3c410>
  40e604:	add	x0, x0, #0x858
  40e608:	bl	40e254 <ferror@plt+0x9664>
  40e60c:	adrp	x0, 460000 <default_parse_debrief>
  40e610:	add	x0, x0, #0xd68
  40e614:	strb	wzr, [x0]
  40e618:	nop
  40e61c:	ldp	x29, x30, [sp], #16
  40e620:	ret
  40e624:	stp	x29, x30, [sp, #-16]!
  40e628:	mov	x29, sp
  40e62c:	adrp	x0, 441000 <ferror@plt+0x3c410>
  40e630:	add	x0, x0, #0x860
  40e634:	bl	406ea4 <ferror@plt+0x22b4>
  40e638:	adrp	x0, 441000 <ferror@plt+0x3c410>
  40e63c:	add	x0, x0, #0x878
  40e640:	bl	406ea4 <ferror@plt+0x22b4>
  40e644:	adrp	x0, 441000 <ferror@plt+0x3c410>
  40e648:	add	x0, x0, #0x898
  40e64c:	bl	406ea4 <ferror@plt+0x22b4>
  40e650:	adrp	x0, 441000 <ferror@plt+0x3c410>
  40e654:	add	x0, x0, #0x8b8
  40e658:	bl	406ea4 <ferror@plt+0x22b4>
  40e65c:	adrp	x0, 441000 <ferror@plt+0x3c410>
  40e660:	add	x0, x0, #0x8d8
  40e664:	bl	406ea4 <ferror@plt+0x22b4>
  40e668:	adrp	x0, 441000 <ferror@plt+0x3c410>
  40e66c:	add	x0, x0, #0x8f8
  40e670:	bl	406ea4 <ferror@plt+0x22b4>
  40e674:	adrp	x0, 441000 <ferror@plt+0x3c410>
  40e678:	add	x0, x0, #0x918
  40e67c:	bl	406ea4 <ferror@plt+0x22b4>
  40e680:	adrp	x0, 441000 <ferror@plt+0x3c410>
  40e684:	add	x0, x0, #0x938
  40e688:	bl	406ea4 <ferror@plt+0x22b4>
  40e68c:	adrp	x0, 441000 <ferror@plt+0x3c410>
  40e690:	add	x0, x0, #0x958
  40e694:	bl	406ea4 <ferror@plt+0x22b4>
  40e698:	adrp	x0, 441000 <ferror@plt+0x3c410>
  40e69c:	add	x0, x0, #0x978
  40e6a0:	bl	406ea4 <ferror@plt+0x22b4>
  40e6a4:	adrp	x0, 441000 <ferror@plt+0x3c410>
  40e6a8:	add	x0, x0, #0x998
  40e6ac:	bl	406ea4 <ferror@plt+0x22b4>
  40e6b0:	adrp	x0, 441000 <ferror@plt+0x3c410>
  40e6b4:	add	x0, x0, #0x9b8
  40e6b8:	bl	406ea4 <ferror@plt+0x22b4>
  40e6bc:	adrp	x0, 441000 <ferror@plt+0x3c410>
  40e6c0:	add	x0, x0, #0x9d8
  40e6c4:	bl	406ea4 <ferror@plt+0x22b4>
  40e6c8:	adrp	x0, 441000 <ferror@plt+0x3c410>
  40e6cc:	add	x0, x0, #0x9f8
  40e6d0:	bl	406ea4 <ferror@plt+0x22b4>
  40e6d4:	adrp	x0, 441000 <ferror@plt+0x3c410>
  40e6d8:	add	x0, x0, #0xa18
  40e6dc:	bl	406ea4 <ferror@plt+0x22b4>
  40e6e0:	adrp	x0, 441000 <ferror@plt+0x3c410>
  40e6e4:	add	x0, x0, #0xa38
  40e6e8:	bl	406ea4 <ferror@plt+0x22b4>
  40e6ec:	adrp	x0, 441000 <ferror@plt+0x3c410>
  40e6f0:	add	x0, x0, #0xa58
  40e6f4:	bl	406ea4 <ferror@plt+0x22b4>
  40e6f8:	adrp	x0, 441000 <ferror@plt+0x3c410>
  40e6fc:	add	x0, x0, #0xa78
  40e700:	bl	406ea4 <ferror@plt+0x22b4>
  40e704:	adrp	x0, 441000 <ferror@plt+0x3c410>
  40e708:	add	x0, x0, #0xa98
  40e70c:	bl	406ea4 <ferror@plt+0x22b4>
  40e710:	adrp	x0, 441000 <ferror@plt+0x3c410>
  40e714:	add	x0, x0, #0xab8
  40e718:	bl	406ea4 <ferror@plt+0x22b4>
  40e71c:	adrp	x0, 441000 <ferror@plt+0x3c410>
  40e720:	add	x0, x0, #0xad0
  40e724:	bl	406ea4 <ferror@plt+0x22b4>
  40e728:	adrp	x0, 441000 <ferror@plt+0x3c410>
  40e72c:	add	x0, x0, #0xae8
  40e730:	bl	406ea4 <ferror@plt+0x22b4>
  40e734:	adrp	x0, 441000 <ferror@plt+0x3c410>
  40e738:	add	x0, x0, #0xb00
  40e73c:	bl	406ea4 <ferror@plt+0x22b4>
  40e740:	adrp	x0, 441000 <ferror@plt+0x3c410>
  40e744:	add	x0, x0, #0xb18
  40e748:	bl	406ea4 <ferror@plt+0x22b4>
  40e74c:	adrp	x0, 441000 <ferror@plt+0x3c410>
  40e750:	add	x0, x0, #0xb30
  40e754:	bl	406ea4 <ferror@plt+0x22b4>
  40e758:	adrp	x0, 441000 <ferror@plt+0x3c410>
  40e75c:	add	x0, x0, #0xb48
  40e760:	bl	406ea4 <ferror@plt+0x22b4>
  40e764:	adrp	x0, 441000 <ferror@plt+0x3c410>
  40e768:	add	x0, x0, #0xb60
  40e76c:	bl	406ea4 <ferror@plt+0x22b4>
  40e770:	adrp	x0, 441000 <ferror@plt+0x3c410>
  40e774:	add	x0, x0, #0xb78
  40e778:	bl	406ea4 <ferror@plt+0x22b4>
  40e77c:	adrp	x0, 441000 <ferror@plt+0x3c410>
  40e780:	add	x0, x0, #0xb98
  40e784:	bl	406ea4 <ferror@plt+0x22b4>
  40e788:	adrp	x0, 441000 <ferror@plt+0x3c410>
  40e78c:	add	x0, x0, #0xbb8
  40e790:	bl	406ea4 <ferror@plt+0x22b4>
  40e794:	adrp	x0, 441000 <ferror@plt+0x3c410>
  40e798:	add	x0, x0, #0xbd8
  40e79c:	bl	406ea4 <ferror@plt+0x22b4>
  40e7a0:	adrp	x0, 441000 <ferror@plt+0x3c410>
  40e7a4:	add	x0, x0, #0xbf8
  40e7a8:	bl	406ea4 <ferror@plt+0x22b4>
  40e7ac:	adrp	x0, 441000 <ferror@plt+0x3c410>
  40e7b0:	add	x0, x0, #0xc18
  40e7b4:	bl	406ea4 <ferror@plt+0x22b4>
  40e7b8:	adrp	x0, 441000 <ferror@plt+0x3c410>
  40e7bc:	add	x0, x0, #0xc38
  40e7c0:	bl	406ea4 <ferror@plt+0x22b4>
  40e7c4:	adrp	x0, 441000 <ferror@plt+0x3c410>
  40e7c8:	add	x0, x0, #0xc58
  40e7cc:	bl	406ea4 <ferror@plt+0x22b4>
  40e7d0:	adrp	x0, 441000 <ferror@plt+0x3c410>
  40e7d4:	add	x0, x0, #0xc78
  40e7d8:	bl	406ea4 <ferror@plt+0x22b4>
  40e7dc:	adrp	x0, 441000 <ferror@plt+0x3c410>
  40e7e0:	add	x0, x0, #0xc98
  40e7e4:	bl	406ea4 <ferror@plt+0x22b4>
  40e7e8:	adrp	x0, 441000 <ferror@plt+0x3c410>
  40e7ec:	add	x0, x0, #0xcb8
  40e7f0:	bl	406ea4 <ferror@plt+0x22b4>
  40e7f4:	adrp	x0, 441000 <ferror@plt+0x3c410>
  40e7f8:	add	x0, x0, #0xcd8
  40e7fc:	bl	406ea4 <ferror@plt+0x22b4>
  40e800:	adrp	x0, 441000 <ferror@plt+0x3c410>
  40e804:	add	x0, x0, #0xcf8
  40e808:	bl	406ea4 <ferror@plt+0x22b4>
  40e80c:	adrp	x0, 441000 <ferror@plt+0x3c410>
  40e810:	add	x0, x0, #0xd18
  40e814:	bl	406ea4 <ferror@plt+0x22b4>
  40e818:	adrp	x0, 441000 <ferror@plt+0x3c410>
  40e81c:	add	x0, x0, #0xd38
  40e820:	bl	406ea4 <ferror@plt+0x22b4>
  40e824:	adrp	x0, 441000 <ferror@plt+0x3c410>
  40e828:	add	x0, x0, #0xd58
  40e82c:	bl	406ea4 <ferror@plt+0x22b4>
  40e830:	adrp	x0, 441000 <ferror@plt+0x3c410>
  40e834:	add	x0, x0, #0xd78
  40e838:	bl	406ea4 <ferror@plt+0x22b4>
  40e83c:	adrp	x0, 441000 <ferror@plt+0x3c410>
  40e840:	add	x0, x0, #0xd98
  40e844:	bl	406ea4 <ferror@plt+0x22b4>
  40e848:	adrp	x0, 441000 <ferror@plt+0x3c410>
  40e84c:	add	x0, x0, #0xdb8
  40e850:	bl	406ea4 <ferror@plt+0x22b4>
  40e854:	adrp	x0, 441000 <ferror@plt+0x3c410>
  40e858:	add	x0, x0, #0xdd8
  40e85c:	bl	406ea4 <ferror@plt+0x22b4>
  40e860:	adrp	x0, 441000 <ferror@plt+0x3c410>
  40e864:	add	x0, x0, #0xdf8
  40e868:	bl	406ea4 <ferror@plt+0x22b4>
  40e86c:	adrp	x0, 441000 <ferror@plt+0x3c410>
  40e870:	add	x0, x0, #0xe18
  40e874:	bl	406ea4 <ferror@plt+0x22b4>
  40e878:	adrp	x0, 441000 <ferror@plt+0x3c410>
  40e87c:	add	x0, x0, #0xe38
  40e880:	bl	406ea4 <ferror@plt+0x22b4>
  40e884:	adrp	x0, 441000 <ferror@plt+0x3c410>
  40e888:	add	x0, x0, #0xe58
  40e88c:	bl	406ea4 <ferror@plt+0x22b4>
  40e890:	adrp	x0, 441000 <ferror@plt+0x3c410>
  40e894:	add	x0, x0, #0xe78
  40e898:	bl	406ea4 <ferror@plt+0x22b4>
  40e89c:	adrp	x0, 441000 <ferror@plt+0x3c410>
  40e8a0:	add	x0, x0, #0xe98
  40e8a4:	bl	406ea4 <ferror@plt+0x22b4>
  40e8a8:	adrp	x0, 441000 <ferror@plt+0x3c410>
  40e8ac:	add	x0, x0, #0xeb8
  40e8b0:	bl	406ea4 <ferror@plt+0x22b4>
  40e8b4:	adrp	x0, 441000 <ferror@plt+0x3c410>
  40e8b8:	add	x0, x0, #0xed8
  40e8bc:	bl	406ea4 <ferror@plt+0x22b4>
  40e8c0:	adrp	x0, 441000 <ferror@plt+0x3c410>
  40e8c4:	add	x0, x0, #0xef8
  40e8c8:	bl	406ea4 <ferror@plt+0x22b4>
  40e8cc:	adrp	x0, 441000 <ferror@plt+0x3c410>
  40e8d0:	add	x0, x0, #0xf18
  40e8d4:	bl	406ea4 <ferror@plt+0x22b4>
  40e8d8:	adrp	x0, 441000 <ferror@plt+0x3c410>
  40e8dc:	add	x0, x0, #0xf38
  40e8e0:	bl	406ea4 <ferror@plt+0x22b4>
  40e8e4:	adrp	x0, 441000 <ferror@plt+0x3c410>
  40e8e8:	add	x0, x0, #0xf58
  40e8ec:	bl	406ea4 <ferror@plt+0x22b4>
  40e8f0:	adrp	x0, 441000 <ferror@plt+0x3c410>
  40e8f4:	add	x0, x0, #0xf78
  40e8f8:	bl	406ea4 <ferror@plt+0x22b4>
  40e8fc:	adrp	x0, 441000 <ferror@plt+0x3c410>
  40e900:	add	x0, x0, #0xf98
  40e904:	bl	406ea4 <ferror@plt+0x22b4>
  40e908:	adrp	x0, 441000 <ferror@plt+0x3c410>
  40e90c:	add	x0, x0, #0xfb8
  40e910:	bl	406ea4 <ferror@plt+0x22b4>
  40e914:	adrp	x0, 441000 <ferror@plt+0x3c410>
  40e918:	add	x0, x0, #0xfd8
  40e91c:	bl	406ea4 <ferror@plt+0x22b4>
  40e920:	adrp	x0, 441000 <ferror@plt+0x3c410>
  40e924:	add	x0, x0, #0xff8
  40e928:	bl	406ea4 <ferror@plt+0x22b4>
  40e92c:	adrp	x0, 442000 <ferror@plt+0x3d410>
  40e930:	add	x0, x0, #0x18
  40e934:	bl	406ea4 <ferror@plt+0x22b4>
  40e938:	adrp	x0, 442000 <ferror@plt+0x3d410>
  40e93c:	add	x0, x0, #0x38
  40e940:	bl	406ea4 <ferror@plt+0x22b4>
  40e944:	adrp	x0, 442000 <ferror@plt+0x3d410>
  40e948:	add	x0, x0, #0x58
  40e94c:	bl	406ea4 <ferror@plt+0x22b4>
  40e950:	adrp	x0, 442000 <ferror@plt+0x3d410>
  40e954:	add	x0, x0, #0x78
  40e958:	bl	406ea4 <ferror@plt+0x22b4>
  40e95c:	adrp	x0, 442000 <ferror@plt+0x3d410>
  40e960:	add	x0, x0, #0x98
  40e964:	bl	406ea4 <ferror@plt+0x22b4>
  40e968:	adrp	x0, 442000 <ferror@plt+0x3d410>
  40e96c:	add	x0, x0, #0xb8
  40e970:	bl	406ea4 <ferror@plt+0x22b4>
  40e974:	adrp	x0, 442000 <ferror@plt+0x3d410>
  40e978:	add	x0, x0, #0xd8
  40e97c:	bl	406ea4 <ferror@plt+0x22b4>
  40e980:	adrp	x0, 442000 <ferror@plt+0x3d410>
  40e984:	add	x0, x0, #0xf8
  40e988:	bl	406ea4 <ferror@plt+0x22b4>
  40e98c:	adrp	x0, 442000 <ferror@plt+0x3d410>
  40e990:	add	x0, x0, #0x118
  40e994:	bl	406ea4 <ferror@plt+0x22b4>
  40e998:	adrp	x0, 442000 <ferror@plt+0x3d410>
  40e99c:	add	x0, x0, #0x138
  40e9a0:	bl	406ea4 <ferror@plt+0x22b4>
  40e9a4:	adrp	x0, 442000 <ferror@plt+0x3d410>
  40e9a8:	add	x0, x0, #0x158
  40e9ac:	bl	406ea4 <ferror@plt+0x22b4>
  40e9b0:	adrp	x0, 442000 <ferror@plt+0x3d410>
  40e9b4:	add	x0, x0, #0x180
  40e9b8:	bl	406ea4 <ferror@plt+0x22b4>
  40e9bc:	adrp	x0, 442000 <ferror@plt+0x3d410>
  40e9c0:	add	x0, x0, #0x1a0
  40e9c4:	bl	406ea4 <ferror@plt+0x22b4>
  40e9c8:	adrp	x0, 442000 <ferror@plt+0x3d410>
  40e9cc:	add	x0, x0, #0x1c0
  40e9d0:	bl	406ea4 <ferror@plt+0x22b4>
  40e9d4:	adrp	x0, 442000 <ferror@plt+0x3d410>
  40e9d8:	add	x0, x0, #0x1e0
  40e9dc:	bl	406ea4 <ferror@plt+0x22b4>
  40e9e0:	adrp	x0, 442000 <ferror@plt+0x3d410>
  40e9e4:	add	x0, x0, #0x200
  40e9e8:	bl	406ea4 <ferror@plt+0x22b4>
  40e9ec:	adrp	x0, 442000 <ferror@plt+0x3d410>
  40e9f0:	add	x0, x0, #0x220
  40e9f4:	bl	406ea4 <ferror@plt+0x22b4>
  40e9f8:	adrp	x0, 442000 <ferror@plt+0x3d410>
  40e9fc:	add	x0, x0, #0x240
  40ea00:	bl	406ea4 <ferror@plt+0x22b4>
  40ea04:	adrp	x0, 442000 <ferror@plt+0x3d410>
  40ea08:	add	x0, x0, #0x260
  40ea0c:	bl	406ea4 <ferror@plt+0x22b4>
  40ea10:	adrp	x0, 442000 <ferror@plt+0x3d410>
  40ea14:	add	x0, x0, #0x280
  40ea18:	bl	406ea4 <ferror@plt+0x22b4>
  40ea1c:	adrp	x0, 442000 <ferror@plt+0x3d410>
  40ea20:	add	x0, x0, #0x2a0
  40ea24:	bl	406ea4 <ferror@plt+0x22b4>
  40ea28:	nop
  40ea2c:	ldp	x29, x30, [sp], #16
  40ea30:	ret
  40ea34:	stp	x29, x30, [sp, #-16]!
  40ea38:	mov	x29, sp
  40ea3c:	adrp	x0, 442000 <ferror@plt+0x3d410>
  40ea40:	add	x0, x0, #0x2b8
  40ea44:	bl	406ea4 <ferror@plt+0x22b4>
  40ea48:	adrp	x0, 442000 <ferror@plt+0x3d410>
  40ea4c:	add	x0, x0, #0x2d8
  40ea50:	bl	406ea4 <ferror@plt+0x22b4>
  40ea54:	adrp	x0, 442000 <ferror@plt+0x3d410>
  40ea58:	add	x0, x0, #0x2f8
  40ea5c:	bl	406ea4 <ferror@plt+0x22b4>
  40ea60:	adrp	x0, 442000 <ferror@plt+0x3d410>
  40ea64:	add	x0, x0, #0x318
  40ea68:	bl	406ea4 <ferror@plt+0x22b4>
  40ea6c:	adrp	x0, 442000 <ferror@plt+0x3d410>
  40ea70:	add	x0, x0, #0x338
  40ea74:	bl	406ea4 <ferror@plt+0x22b4>
  40ea78:	adrp	x0, 442000 <ferror@plt+0x3d410>
  40ea7c:	add	x0, x0, #0x358
  40ea80:	bl	406ea4 <ferror@plt+0x22b4>
  40ea84:	adrp	x0, 442000 <ferror@plt+0x3d410>
  40ea88:	add	x0, x0, #0x378
  40ea8c:	bl	406ea4 <ferror@plt+0x22b4>
  40ea90:	adrp	x0, 442000 <ferror@plt+0x3d410>
  40ea94:	add	x0, x0, #0x398
  40ea98:	bl	406ea4 <ferror@plt+0x22b4>
  40ea9c:	adrp	x0, 442000 <ferror@plt+0x3d410>
  40eaa0:	add	x0, x0, #0x3b8
  40eaa4:	bl	406ea4 <ferror@plt+0x22b4>
  40eaa8:	adrp	x0, 442000 <ferror@plt+0x3d410>
  40eaac:	add	x0, x0, #0x3d8
  40eab0:	bl	406ea4 <ferror@plt+0x22b4>
  40eab4:	adrp	x0, 442000 <ferror@plt+0x3d410>
  40eab8:	add	x0, x0, #0x3f8
  40eabc:	bl	406ea4 <ferror@plt+0x22b4>
  40eac0:	adrp	x0, 442000 <ferror@plt+0x3d410>
  40eac4:	add	x0, x0, #0x418
  40eac8:	bl	406ea4 <ferror@plt+0x22b4>
  40eacc:	adrp	x0, 442000 <ferror@plt+0x3d410>
  40ead0:	add	x0, x0, #0x438
  40ead4:	bl	406ea4 <ferror@plt+0x22b4>
  40ead8:	adrp	x0, 442000 <ferror@plt+0x3d410>
  40eadc:	add	x0, x0, #0x458
  40eae0:	bl	406ea4 <ferror@plt+0x22b4>
  40eae4:	adrp	x0, 442000 <ferror@plt+0x3d410>
  40eae8:	add	x0, x0, #0x478
  40eaec:	bl	406ea4 <ferror@plt+0x22b4>
  40eaf0:	adrp	x0, 442000 <ferror@plt+0x3d410>
  40eaf4:	add	x0, x0, #0x498
  40eaf8:	bl	406ea4 <ferror@plt+0x22b4>
  40eafc:	adrp	x0, 442000 <ferror@plt+0x3d410>
  40eb00:	add	x0, x0, #0x4b8
  40eb04:	bl	406ea4 <ferror@plt+0x22b4>
  40eb08:	adrp	x0, 442000 <ferror@plt+0x3d410>
  40eb0c:	add	x0, x0, #0x4d8
  40eb10:	bl	406ea4 <ferror@plt+0x22b4>
  40eb14:	adrp	x0, 442000 <ferror@plt+0x3d410>
  40eb18:	add	x0, x0, #0x4f8
  40eb1c:	bl	406ea4 <ferror@plt+0x22b4>
  40eb20:	adrp	x0, 442000 <ferror@plt+0x3d410>
  40eb24:	add	x0, x0, #0x518
  40eb28:	bl	406ea4 <ferror@plt+0x22b4>
  40eb2c:	adrp	x0, 442000 <ferror@plt+0x3d410>
  40eb30:	add	x0, x0, #0x540
  40eb34:	bl	406ea4 <ferror@plt+0x22b4>
  40eb38:	adrp	x0, 442000 <ferror@plt+0x3d410>
  40eb3c:	add	x0, x0, #0x568
  40eb40:	bl	406ea4 <ferror@plt+0x22b4>
  40eb44:	adrp	x0, 442000 <ferror@plt+0x3d410>
  40eb48:	add	x0, x0, #0x580
  40eb4c:	bl	406ea4 <ferror@plt+0x22b4>
  40eb50:	adrp	x0, 442000 <ferror@plt+0x3d410>
  40eb54:	add	x0, x0, #0x598
  40eb58:	bl	406ea4 <ferror@plt+0x22b4>
  40eb5c:	adrp	x0, 442000 <ferror@plt+0x3d410>
  40eb60:	add	x0, x0, #0x5b8
  40eb64:	bl	406ea4 <ferror@plt+0x22b4>
  40eb68:	adrp	x0, 442000 <ferror@plt+0x3d410>
  40eb6c:	add	x0, x0, #0x5d8
  40eb70:	bl	406ea4 <ferror@plt+0x22b4>
  40eb74:	adrp	x0, 442000 <ferror@plt+0x3d410>
  40eb78:	add	x0, x0, #0x600
  40eb7c:	bl	406ea4 <ferror@plt+0x22b4>
  40eb80:	adrp	x0, 442000 <ferror@plt+0x3d410>
  40eb84:	add	x0, x0, #0x630
  40eb88:	bl	406ea4 <ferror@plt+0x22b4>
  40eb8c:	nop
  40eb90:	ldp	x29, x30, [sp], #16
  40eb94:	ret
  40eb98:	stp	x29, x30, [sp, #-16]!
  40eb9c:	mov	x29, sp
  40eba0:	adrp	x0, 442000 <ferror@plt+0x3d410>
  40eba4:	add	x0, x0, #0x650
  40eba8:	bl	406ea4 <ferror@plt+0x22b4>
  40ebac:	adrp	x0, 442000 <ferror@plt+0x3d410>
  40ebb0:	add	x0, x0, #0x678
  40ebb4:	bl	406ea4 <ferror@plt+0x22b4>
  40ebb8:	adrp	x0, 442000 <ferror@plt+0x3d410>
  40ebbc:	add	x0, x0, #0x6a0
  40ebc0:	bl	406ea4 <ferror@plt+0x22b4>
  40ebc4:	adrp	x0, 442000 <ferror@plt+0x3d410>
  40ebc8:	add	x0, x0, #0x6c8
  40ebcc:	bl	406ea4 <ferror@plt+0x22b4>
  40ebd0:	adrp	x0, 442000 <ferror@plt+0x3d410>
  40ebd4:	add	x0, x0, #0x6f0
  40ebd8:	bl	406ea4 <ferror@plt+0x22b4>
  40ebdc:	adrp	x0, 442000 <ferror@plt+0x3d410>
  40ebe0:	add	x0, x0, #0x718
  40ebe4:	bl	406ea4 <ferror@plt+0x22b4>
  40ebe8:	adrp	x0, 442000 <ferror@plt+0x3d410>
  40ebec:	add	x0, x0, #0x740
  40ebf0:	bl	406ea4 <ferror@plt+0x22b4>
  40ebf4:	adrp	x0, 442000 <ferror@plt+0x3d410>
  40ebf8:	add	x0, x0, #0x768
  40ebfc:	bl	406ea4 <ferror@plt+0x22b4>
  40ec00:	adrp	x0, 442000 <ferror@plt+0x3d410>
  40ec04:	add	x0, x0, #0x790
  40ec08:	bl	406ea4 <ferror@plt+0x22b4>
  40ec0c:	adrp	x0, 442000 <ferror@plt+0x3d410>
  40ec10:	add	x0, x0, #0x7b8
  40ec14:	bl	406ea4 <ferror@plt+0x22b4>
  40ec18:	adrp	x0, 442000 <ferror@plt+0x3d410>
  40ec1c:	add	x0, x0, #0x7e0
  40ec20:	bl	406ea4 <ferror@plt+0x22b4>
  40ec24:	adrp	x0, 442000 <ferror@plt+0x3d410>
  40ec28:	add	x0, x0, #0x808
  40ec2c:	bl	406ea4 <ferror@plt+0x22b4>
  40ec30:	adrp	x0, 442000 <ferror@plt+0x3d410>
  40ec34:	add	x0, x0, #0x830
  40ec38:	bl	406ea4 <ferror@plt+0x22b4>
  40ec3c:	adrp	x0, 442000 <ferror@plt+0x3d410>
  40ec40:	add	x0, x0, #0x858
  40ec44:	bl	406ea4 <ferror@plt+0x22b4>
  40ec48:	adrp	x0, 442000 <ferror@plt+0x3d410>
  40ec4c:	add	x0, x0, #0x880
  40ec50:	bl	406ea4 <ferror@plt+0x22b4>
  40ec54:	adrp	x0, 442000 <ferror@plt+0x3d410>
  40ec58:	add	x0, x0, #0x8a8
  40ec5c:	bl	406ea4 <ferror@plt+0x22b4>
  40ec60:	adrp	x0, 442000 <ferror@plt+0x3d410>
  40ec64:	add	x0, x0, #0x8d0
  40ec68:	bl	406ea4 <ferror@plt+0x22b4>
  40ec6c:	adrp	x0, 442000 <ferror@plt+0x3d410>
  40ec70:	add	x0, x0, #0x8f8
  40ec74:	bl	406ea4 <ferror@plt+0x22b4>
  40ec78:	adrp	x0, 442000 <ferror@plt+0x3d410>
  40ec7c:	add	x0, x0, #0x920
  40ec80:	bl	406ea4 <ferror@plt+0x22b4>
  40ec84:	adrp	x0, 442000 <ferror@plt+0x3d410>
  40ec88:	add	x0, x0, #0x948
  40ec8c:	bl	406ea4 <ferror@plt+0x22b4>
  40ec90:	adrp	x0, 442000 <ferror@plt+0x3d410>
  40ec94:	add	x0, x0, #0x970
  40ec98:	bl	406ea4 <ferror@plt+0x22b4>
  40ec9c:	adrp	x0, 442000 <ferror@plt+0x3d410>
  40eca0:	add	x0, x0, #0x998
  40eca4:	bl	406ea4 <ferror@plt+0x22b4>
  40eca8:	adrp	x0, 442000 <ferror@plt+0x3d410>
  40ecac:	add	x0, x0, #0x9c0
  40ecb0:	bl	406ea4 <ferror@plt+0x22b4>
  40ecb4:	adrp	x0, 442000 <ferror@plt+0x3d410>
  40ecb8:	add	x0, x0, #0x9e8
  40ecbc:	bl	406ea4 <ferror@plt+0x22b4>
  40ecc0:	adrp	x0, 442000 <ferror@plt+0x3d410>
  40ecc4:	add	x0, x0, #0xa10
  40ecc8:	bl	406ea4 <ferror@plt+0x22b4>
  40eccc:	adrp	x0, 442000 <ferror@plt+0x3d410>
  40ecd0:	add	x0, x0, #0xa38
  40ecd4:	bl	406ea4 <ferror@plt+0x22b4>
  40ecd8:	adrp	x0, 442000 <ferror@plt+0x3d410>
  40ecdc:	add	x0, x0, #0xa60
  40ece0:	bl	406ea4 <ferror@plt+0x22b4>
  40ece4:	adrp	x0, 442000 <ferror@plt+0x3d410>
  40ece8:	add	x0, x0, #0xa88
  40ecec:	bl	406ea4 <ferror@plt+0x22b4>
  40ecf0:	adrp	x0, 442000 <ferror@plt+0x3d410>
  40ecf4:	add	x0, x0, #0xab0
  40ecf8:	bl	406ea4 <ferror@plt+0x22b4>
  40ecfc:	adrp	x0, 442000 <ferror@plt+0x3d410>
  40ed00:	add	x0, x0, #0xad8
  40ed04:	bl	406ea4 <ferror@plt+0x22b4>
  40ed08:	adrp	x0, 442000 <ferror@plt+0x3d410>
  40ed0c:	add	x0, x0, #0xb00
  40ed10:	bl	406ea4 <ferror@plt+0x22b4>
  40ed14:	adrp	x0, 442000 <ferror@plt+0x3d410>
  40ed18:	add	x0, x0, #0xb28
  40ed1c:	bl	406ea4 <ferror@plt+0x22b4>
  40ed20:	adrp	x0, 442000 <ferror@plt+0x3d410>
  40ed24:	add	x0, x0, #0xb50
  40ed28:	bl	406ea4 <ferror@plt+0x22b4>
  40ed2c:	adrp	x0, 442000 <ferror@plt+0x3d410>
  40ed30:	add	x0, x0, #0xb78
  40ed34:	bl	406ea4 <ferror@plt+0x22b4>
  40ed38:	adrp	x0, 442000 <ferror@plt+0x3d410>
  40ed3c:	add	x0, x0, #0xba0
  40ed40:	bl	406ea4 <ferror@plt+0x22b4>
  40ed44:	adrp	x0, 442000 <ferror@plt+0x3d410>
  40ed48:	add	x0, x0, #0xbc8
  40ed4c:	bl	406ea4 <ferror@plt+0x22b4>
  40ed50:	adrp	x0, 442000 <ferror@plt+0x3d410>
  40ed54:	add	x0, x0, #0xbf0
  40ed58:	bl	406ea4 <ferror@plt+0x22b4>
  40ed5c:	adrp	x0, 442000 <ferror@plt+0x3d410>
  40ed60:	add	x0, x0, #0xc18
  40ed64:	bl	406ea4 <ferror@plt+0x22b4>
  40ed68:	nop
  40ed6c:	ldp	x29, x30, [sp], #16
  40ed70:	ret
  40ed74:	stp	x29, x30, [sp, #-16]!
  40ed78:	mov	x29, sp
  40ed7c:	adrp	x0, 442000 <ferror@plt+0x3d410>
  40ed80:	add	x0, x0, #0xc40
  40ed84:	bl	406ea4 <ferror@plt+0x22b4>
  40ed88:	adrp	x0, 442000 <ferror@plt+0x3d410>
  40ed8c:	add	x0, x0, #0xc58
  40ed90:	bl	406ea4 <ferror@plt+0x22b4>
  40ed94:	adrp	x0, 442000 <ferror@plt+0x3d410>
  40ed98:	add	x0, x0, #0xc70
  40ed9c:	bl	406ea4 <ferror@plt+0x22b4>
  40eda0:	adrp	x0, 442000 <ferror@plt+0x3d410>
  40eda4:	add	x0, x0, #0xc88
  40eda8:	bl	406ea4 <ferror@plt+0x22b4>
  40edac:	adrp	x0, 442000 <ferror@plt+0x3d410>
  40edb0:	add	x0, x0, #0xca0
  40edb4:	bl	406ea4 <ferror@plt+0x22b4>
  40edb8:	adrp	x0, 442000 <ferror@plt+0x3d410>
  40edbc:	add	x0, x0, #0xcb8
  40edc0:	bl	406ea4 <ferror@plt+0x22b4>
  40edc4:	adrp	x0, 442000 <ferror@plt+0x3d410>
  40edc8:	add	x0, x0, #0xcd0
  40edcc:	bl	406ea4 <ferror@plt+0x22b4>
  40edd0:	adrp	x0, 442000 <ferror@plt+0x3d410>
  40edd4:	add	x0, x0, #0xce8
  40edd8:	bl	406ea4 <ferror@plt+0x22b4>
  40eddc:	adrp	x0, 442000 <ferror@plt+0x3d410>
  40ede0:	add	x0, x0, #0xd00
  40ede4:	bl	406ea4 <ferror@plt+0x22b4>
  40ede8:	adrp	x0, 442000 <ferror@plt+0x3d410>
  40edec:	add	x0, x0, #0xd18
  40edf0:	bl	406ea4 <ferror@plt+0x22b4>
  40edf4:	adrp	x0, 442000 <ferror@plt+0x3d410>
  40edf8:	add	x0, x0, #0xd30
  40edfc:	bl	406ea4 <ferror@plt+0x22b4>
  40ee00:	adrp	x0, 442000 <ferror@plt+0x3d410>
  40ee04:	add	x0, x0, #0xd48
  40ee08:	bl	406ea4 <ferror@plt+0x22b4>
  40ee0c:	adrp	x0, 442000 <ferror@plt+0x3d410>
  40ee10:	add	x0, x0, #0xd60
  40ee14:	bl	406ea4 <ferror@plt+0x22b4>
  40ee18:	adrp	x0, 442000 <ferror@plt+0x3d410>
  40ee1c:	add	x0, x0, #0xd78
  40ee20:	bl	406ea4 <ferror@plt+0x22b4>
  40ee24:	adrp	x0, 442000 <ferror@plt+0x3d410>
  40ee28:	add	x0, x0, #0xd90
  40ee2c:	bl	406ea4 <ferror@plt+0x22b4>
  40ee30:	adrp	x0, 442000 <ferror@plt+0x3d410>
  40ee34:	add	x0, x0, #0xda8
  40ee38:	bl	406ea4 <ferror@plt+0x22b4>
  40ee3c:	adrp	x0, 442000 <ferror@plt+0x3d410>
  40ee40:	add	x0, x0, #0xdc0
  40ee44:	bl	406ea4 <ferror@plt+0x22b4>
  40ee48:	adrp	x0, 442000 <ferror@plt+0x3d410>
  40ee4c:	add	x0, x0, #0xdd8
  40ee50:	bl	406ea4 <ferror@plt+0x22b4>
  40ee54:	adrp	x0, 442000 <ferror@plt+0x3d410>
  40ee58:	add	x0, x0, #0xdf0
  40ee5c:	bl	406ea4 <ferror@plt+0x22b4>
  40ee60:	adrp	x0, 442000 <ferror@plt+0x3d410>
  40ee64:	add	x0, x0, #0xe08
  40ee68:	bl	406ea4 <ferror@plt+0x22b4>
  40ee6c:	adrp	x0, 442000 <ferror@plt+0x3d410>
  40ee70:	add	x0, x0, #0xe28
  40ee74:	bl	406ea4 <ferror@plt+0x22b4>
  40ee78:	adrp	x0, 442000 <ferror@plt+0x3d410>
  40ee7c:	add	x0, x0, #0xe40
  40ee80:	bl	406ea4 <ferror@plt+0x22b4>
  40ee84:	adrp	x0, 442000 <ferror@plt+0x3d410>
  40ee88:	add	x0, x0, #0xe60
  40ee8c:	bl	406ea4 <ferror@plt+0x22b4>
  40ee90:	adrp	x0, 442000 <ferror@plt+0x3d410>
  40ee94:	add	x0, x0, #0xe80
  40ee98:	bl	406ea4 <ferror@plt+0x22b4>
  40ee9c:	adrp	x0, 442000 <ferror@plt+0x3d410>
  40eea0:	add	x0, x0, #0xea0
  40eea4:	bl	406ea4 <ferror@plt+0x22b4>
  40eea8:	adrp	x0, 442000 <ferror@plt+0x3d410>
  40eeac:	add	x0, x0, #0xec0
  40eeb0:	bl	406ea4 <ferror@plt+0x22b4>
  40eeb4:	adrp	x0, 442000 <ferror@plt+0x3d410>
  40eeb8:	add	x0, x0, #0xee0
  40eebc:	bl	406ea4 <ferror@plt+0x22b4>
  40eec0:	adrp	x0, 442000 <ferror@plt+0x3d410>
  40eec4:	add	x0, x0, #0xf00
  40eec8:	bl	406ea4 <ferror@plt+0x22b4>
  40eecc:	adrp	x0, 442000 <ferror@plt+0x3d410>
  40eed0:	add	x0, x0, #0xf20
  40eed4:	bl	406ea4 <ferror@plt+0x22b4>
  40eed8:	adrp	x0, 442000 <ferror@plt+0x3d410>
  40eedc:	add	x0, x0, #0xf40
  40eee0:	bl	406ea4 <ferror@plt+0x22b4>
  40eee4:	adrp	x0, 442000 <ferror@plt+0x3d410>
  40eee8:	add	x0, x0, #0xf60
  40eeec:	bl	406ea4 <ferror@plt+0x22b4>
  40eef0:	adrp	x0, 442000 <ferror@plt+0x3d410>
  40eef4:	add	x0, x0, #0xf80
  40eef8:	bl	406ea4 <ferror@plt+0x22b4>
  40eefc:	adrp	x0, 442000 <ferror@plt+0x3d410>
  40ef00:	add	x0, x0, #0xfa0
  40ef04:	bl	406ea4 <ferror@plt+0x22b4>
  40ef08:	adrp	x0, 442000 <ferror@plt+0x3d410>
  40ef0c:	add	x0, x0, #0xfc0
  40ef10:	bl	406ea4 <ferror@plt+0x22b4>
  40ef14:	adrp	x0, 442000 <ferror@plt+0x3d410>
  40ef18:	add	x0, x0, #0xfe0
  40ef1c:	bl	406ea4 <ferror@plt+0x22b4>
  40ef20:	adrp	x0, 443000 <ferror@plt+0x3e410>
  40ef24:	add	x0, x0, #0x0
  40ef28:	bl	406ea4 <ferror@plt+0x22b4>
  40ef2c:	adrp	x0, 443000 <ferror@plt+0x3e410>
  40ef30:	add	x0, x0, #0x20
  40ef34:	bl	406ea4 <ferror@plt+0x22b4>
  40ef38:	adrp	x0, 443000 <ferror@plt+0x3e410>
  40ef3c:	add	x0, x0, #0x40
  40ef40:	bl	406ea4 <ferror@plt+0x22b4>
  40ef44:	adrp	x0, 443000 <ferror@plt+0x3e410>
  40ef48:	add	x0, x0, #0x60
  40ef4c:	bl	406ea4 <ferror@plt+0x22b4>
  40ef50:	adrp	x0, 443000 <ferror@plt+0x3e410>
  40ef54:	add	x0, x0, #0x80
  40ef58:	bl	406ea4 <ferror@plt+0x22b4>
  40ef5c:	nop
  40ef60:	ldp	x29, x30, [sp], #16
  40ef64:	ret
  40ef68:	stp	x29, x30, [sp, #-48]!
  40ef6c:	mov	x29, sp
  40ef70:	str	x19, [sp, #16]
  40ef74:	adrp	x0, 461000 <sentence_end_required_spaces>
  40ef78:	add	x0, x0, #0xc18
  40ef7c:	ldr	x0, [x0]
  40ef80:	bl	4046e0 <getc@plt>
  40ef84:	str	w0, [sp, #44]
  40ef88:	ldr	w0, [sp, #44]
  40ef8c:	cmn	w0, #0x1
  40ef90:	b.ne	40efec <ferror@plt+0xa3fc>  // b.any
  40ef94:	adrp	x0, 461000 <sentence_end_required_spaces>
  40ef98:	add	x0, x0, #0xc18
  40ef9c:	ldr	x0, [x0]
  40efa0:	bl	404bf0 <ferror@plt>
  40efa4:	cmp	w0, #0x0
  40efa8:	b.eq	40efe4 <ferror@plt+0xa3f4>  // b.none
  40efac:	bl	404b10 <__errno_location@plt>
  40efb0:	ldr	w19, [x0]
  40efb4:	adrp	x0, 443000 <ferror@plt+0x3e410>
  40efb8:	add	x0, x0, #0xa8
  40efbc:	bl	404b80 <gettext@plt>
  40efc0:	mov	x1, x0
  40efc4:	adrp	x0, 463000 <program_name+0x1fa8>
  40efc8:	add	x0, x0, #0x590
  40efcc:	ldr	x0, [x0]
  40efd0:	mov	x3, x0
  40efd4:	mov	x2, x1
  40efd8:	mov	w1, w19
  40efdc:	mov	w0, #0x1                   	// #1
  40efe0:	bl	4042f0 <error@plt>
  40efe4:	mov	w0, #0xffffffff            	// #-1
  40efe8:	b	40f048 <ferror@plt+0xa458>
  40efec:	ldr	w0, [sp, #44]
  40eff0:	cmp	w0, #0xd
  40eff4:	b.ne	40f044 <ferror@plt+0xa454>  // b.any
  40eff8:	adrp	x0, 461000 <sentence_end_required_spaces>
  40effc:	add	x0, x0, #0xc18
  40f000:	ldr	x0, [x0]
  40f004:	bl	4046e0 <getc@plt>
  40f008:	str	w0, [sp, #40]
  40f00c:	ldr	w0, [sp, #40]
  40f010:	cmn	w0, #0x1
  40f014:	b.eq	40f03c <ferror@plt+0xa44c>  // b.none
  40f018:	ldr	w0, [sp, #40]
  40f01c:	cmp	w0, #0xa
  40f020:	b.eq	40f03c <ferror@plt+0xa44c>  // b.none
  40f024:	adrp	x0, 461000 <sentence_end_required_spaces>
  40f028:	add	x0, x0, #0xc18
  40f02c:	ldr	x0, [x0]
  40f030:	mov	x1, x0
  40f034:	ldr	w0, [sp, #40]
  40f038:	bl	404900 <ungetc@plt>
  40f03c:	mov	w0, #0xa                   	// #10
  40f040:	b	40f048 <ferror@plt+0xa458>
  40f044:	ldr	w0, [sp, #44]
  40f048:	ldr	x19, [sp, #16]
  40f04c:	ldp	x29, x30, [sp], #48
  40f050:	ret
  40f054:	stp	x29, x30, [sp, #-32]!
  40f058:	mov	x29, sp
  40f05c:	str	w0, [sp, #28]
  40f060:	ldr	w0, [sp, #28]
  40f064:	cmn	w0, #0x1
  40f068:	b.eq	40f084 <ferror@plt+0xa494>  // b.none
  40f06c:	adrp	x0, 461000 <sentence_end_required_spaces>
  40f070:	add	x0, x0, #0xc18
  40f074:	ldr	x0, [x0]
  40f078:	mov	x1, x0
  40f07c:	ldr	w0, [sp, #28]
  40f080:	bl	404900 <ungetc@plt>
  40f084:	nop
  40f088:	ldp	x29, x30, [sp], #32
  40f08c:	ret
  40f090:	stp	x29, x30, [sp, #-32]!
  40f094:	mov	x29, sp
  40f098:	adrp	x0, 461000 <sentence_end_required_spaces>
  40f09c:	add	x0, x0, #0xc24
  40f0a0:	ldr	w0, [x0]
  40f0a4:	cmp	w0, #0x0
  40f0a8:	b.eq	40f118 <ferror@plt+0xa528>  // b.none
  40f0ac:	adrp	x0, 461000 <sentence_end_required_spaces>
  40f0b0:	add	x0, x0, #0xc24
  40f0b4:	ldr	w0, [x0]
  40f0b8:	sub	w1, w0, #0x1
  40f0bc:	adrp	x0, 461000 <sentence_end_required_spaces>
  40f0c0:	add	x0, x0, #0xc24
  40f0c4:	str	w1, [x0]
  40f0c8:	adrp	x0, 461000 <sentence_end_required_spaces>
  40f0cc:	add	x0, x0, #0xc24
  40f0d0:	ldr	w2, [x0]
  40f0d4:	adrp	x0, 461000 <sentence_end_required_spaces>
  40f0d8:	add	x1, x0, #0xc20
  40f0dc:	sxtw	x0, w2
  40f0e0:	ldrb	w0, [x1, x0]
  40f0e4:	str	w0, [sp, #28]
  40f0e8:	ldr	w0, [sp, #28]
  40f0ec:	cmp	w0, #0xa
  40f0f0:	b.ne	40f110 <ferror@plt+0xa520>  // b.any
  40f0f4:	adrp	x0, 463000 <program_name+0x1fa8>
  40f0f8:	add	x0, x0, #0x598
  40f0fc:	ldr	w0, [x0]
  40f100:	add	w1, w0, #0x1
  40f104:	adrp	x0, 463000 <program_name+0x1fa8>
  40f108:	add	x0, x0, #0x598
  40f10c:	str	w1, [x0]
  40f110:	ldr	w0, [sp, #28]
  40f114:	b	40f1b0 <ferror@plt+0xa5c0>
  40f118:	bl	40ef68 <ferror@plt+0xa378>
  40f11c:	str	w0, [sp, #28]
  40f120:	ldr	w0, [sp, #28]
  40f124:	cmp	w0, #0xa
  40f128:	b.eq	40f13c <ferror@plt+0xa54c>  // b.none
  40f12c:	ldr	w0, [sp, #28]
  40f130:	cmp	w0, #0x5c
  40f134:	b.eq	40f160 <ferror@plt+0xa570>  // b.none
  40f138:	b	40f1a4 <ferror@plt+0xa5b4>
  40f13c:	adrp	x0, 463000 <program_name+0x1fa8>
  40f140:	add	x0, x0, #0x598
  40f144:	ldr	w0, [x0]
  40f148:	add	w1, w0, #0x1
  40f14c:	adrp	x0, 463000 <program_name+0x1fa8>
  40f150:	add	x0, x0, #0x598
  40f154:	str	w1, [x0]
  40f158:	mov	w0, #0xa                   	// #10
  40f15c:	b	40f1b0 <ferror@plt+0xa5c0>
  40f160:	bl	40ef68 <ferror@plt+0xa378>
  40f164:	str	w0, [sp, #28]
  40f168:	ldr	w0, [sp, #28]
  40f16c:	cmp	w0, #0xa
  40f170:	b.eq	40f184 <ferror@plt+0xa594>  // b.none
  40f174:	ldr	w0, [sp, #28]
  40f178:	bl	40f054 <ferror@plt+0xa464>
  40f17c:	mov	w0, #0x5c                  	// #92
  40f180:	b	40f1b0 <ferror@plt+0xa5c0>
  40f184:	adrp	x0, 463000 <program_name+0x1fa8>
  40f188:	add	x0, x0, #0x598
  40f18c:	ldr	w0, [x0]
  40f190:	add	w1, w0, #0x1
  40f194:	adrp	x0, 463000 <program_name+0x1fa8>
  40f198:	add	x0, x0, #0x598
  40f19c:	str	w1, [x0]
  40f1a0:	b	40f1ac <ferror@plt+0xa5bc>
  40f1a4:	ldr	w0, [sp, #28]
  40f1a8:	b	40f1b0 <ferror@plt+0xa5c0>
  40f1ac:	b	40f118 <ferror@plt+0xa528>
  40f1b0:	ldp	x29, x30, [sp], #32
  40f1b4:	ret
  40f1b8:	stp	x29, x30, [sp, #-32]!
  40f1bc:	mov	x29, sp
  40f1c0:	str	w0, [sp, #28]
  40f1c4:	ldr	w0, [sp, #28]
  40f1c8:	cmn	w0, #0x1
  40f1cc:	b.eq	40f248 <ferror@plt+0xa658>  // b.none
  40f1d0:	ldr	w0, [sp, #28]
  40f1d4:	cmp	w0, #0xa
  40f1d8:	b.ne	40f1f8 <ferror@plt+0xa608>  // b.any
  40f1dc:	adrp	x0, 463000 <program_name+0x1fa8>
  40f1e0:	add	x0, x0, #0x598
  40f1e4:	ldr	w0, [x0]
  40f1e8:	sub	w1, w0, #0x1
  40f1ec:	adrp	x0, 463000 <program_name+0x1fa8>
  40f1f0:	add	x0, x0, #0x598
  40f1f4:	str	w1, [x0]
  40f1f8:	adrp	x0, 461000 <sentence_end_required_spaces>
  40f1fc:	add	x0, x0, #0xc24
  40f200:	ldr	w0, [x0]
  40f204:	cmp	w0, #0x2
  40f208:	b.ne	40f210 <ferror@plt+0xa620>  // b.any
  40f20c:	bl	4047b0 <abort@plt>
  40f210:	adrp	x0, 461000 <sentence_end_required_spaces>
  40f214:	add	x0, x0, #0xc24
  40f218:	ldr	w0, [x0]
  40f21c:	add	w2, w0, #0x1
  40f220:	adrp	x1, 461000 <sentence_end_required_spaces>
  40f224:	add	x1, x1, #0xc24
  40f228:	str	w2, [x1]
  40f22c:	ldr	w1, [sp, #28]
  40f230:	and	w2, w1, #0xff
  40f234:	adrp	x1, 461000 <sentence_end_required_spaces>
  40f238:	add	x1, x1, #0xc20
  40f23c:	sxtw	x0, w0
  40f240:	strb	w2, [x1, x0]
  40f244:	b	40f24c <ferror@plt+0xa65c>
  40f248:	nop
  40f24c:	nop
  40f250:	ldp	x29, x30, [sp], #32
  40f254:	ret
  40f258:	stp	x29, x30, [sp, #-32]!
  40f25c:	mov	x29, sp
  40f260:	adrp	x0, 461000 <sentence_end_required_spaces>
  40f264:	add	x0, x0, #0xc2c
  40f268:	ldr	w0, [x0]
  40f26c:	cmp	w0, #0x0
  40f270:	b.eq	40f2b0 <ferror@plt+0xa6c0>  // b.none
  40f274:	adrp	x0, 461000 <sentence_end_required_spaces>
  40f278:	add	x0, x0, #0xc2c
  40f27c:	ldr	w0, [x0]
  40f280:	sub	w1, w0, #0x1
  40f284:	adrp	x0, 461000 <sentence_end_required_spaces>
  40f288:	add	x0, x0, #0xc2c
  40f28c:	str	w1, [x0]
  40f290:	adrp	x0, 461000 <sentence_end_required_spaces>
  40f294:	add	x0, x0, #0xc2c
  40f298:	ldr	w2, [x0]
  40f29c:	adrp	x0, 461000 <sentence_end_required_spaces>
  40f2a0:	add	x1, x0, #0xc28
  40f2a4:	sxtw	x0, w2
  40f2a8:	ldrb	w0, [x1, x0]
  40f2ac:	b	40f43c <ferror@plt+0xa84c>
  40f2b0:	adrp	x0, 461000 <sentence_end_required_spaces>
  40f2b4:	add	x0, x0, #0xb18
  40f2b8:	ldrb	w0, [x0]
  40f2bc:	eor	w0, w0, #0x1
  40f2c0:	and	w0, w0, #0xff
  40f2c4:	cmp	w0, #0x0
  40f2c8:	b.eq	40f2d4 <ferror@plt+0xa6e4>  // b.none
  40f2cc:	bl	40f090 <ferror@plt+0xa4a0>
  40f2d0:	b	40f43c <ferror@plt+0xa84c>
  40f2d4:	bl	40f090 <ferror@plt+0xa4a0>
  40f2d8:	str	w0, [sp, #28]
  40f2dc:	ldr	w0, [sp, #28]
  40f2e0:	cmp	w0, #0x3f
  40f2e4:	b.eq	40f2f0 <ferror@plt+0xa700>  // b.none
  40f2e8:	ldr	w0, [sp, #28]
  40f2ec:	b	40f43c <ferror@plt+0xa84c>
  40f2f0:	bl	40f090 <ferror@plt+0xa4a0>
  40f2f4:	str	w0, [sp, #28]
  40f2f8:	ldr	w0, [sp, #28]
  40f2fc:	cmp	w0, #0x3f
  40f300:	b.eq	40f314 <ferror@plt+0xa724>  // b.none
  40f304:	ldr	w0, [sp, #28]
  40f308:	bl	40f1b8 <ferror@plt+0xa5c8>
  40f30c:	mov	w0, #0x3f                  	// #63
  40f310:	b	40f43c <ferror@plt+0xa84c>
  40f314:	bl	40f090 <ferror@plt+0xa4a0>
  40f318:	str	w0, [sp, #28]
  40f31c:	ldr	w0, [sp, #28]
  40f320:	cmp	w0, #0x3e
  40f324:	b.eq	40f410 <ferror@plt+0xa820>  // b.none
  40f328:	ldr	w0, [sp, #28]
  40f32c:	cmp	w0, #0x3e
  40f330:	b.gt	40f428 <ferror@plt+0xa838>
  40f334:	ldr	w0, [sp, #28]
  40f338:	cmp	w0, #0x3c
  40f33c:	b.eq	40f400 <ferror@plt+0xa810>  // b.none
  40f340:	ldr	w0, [sp, #28]
  40f344:	cmp	w0, #0x3c
  40f348:	b.gt	40f428 <ferror@plt+0xa838>
  40f34c:	ldr	w0, [sp, #28]
  40f350:	cmp	w0, #0x2f
  40f354:	b.eq	40f3e8 <ferror@plt+0xa7f8>  // b.none
  40f358:	ldr	w0, [sp, #28]
  40f35c:	cmp	w0, #0x2f
  40f360:	b.gt	40f428 <ferror@plt+0xa838>
  40f364:	ldr	w0, [sp, #28]
  40f368:	cmp	w0, #0x2d
  40f36c:	b.eq	40f418 <ferror@plt+0xa828>  // b.none
  40f370:	ldr	w0, [sp, #28]
  40f374:	cmp	w0, #0x2d
  40f378:	b.gt	40f428 <ferror@plt+0xa838>
  40f37c:	ldr	w0, [sp, #28]
  40f380:	cmp	w0, #0x29
  40f384:	b.eq	40f3f0 <ferror@plt+0xa800>  // b.none
  40f388:	ldr	w0, [sp, #28]
  40f38c:	cmp	w0, #0x29
  40f390:	b.gt	40f428 <ferror@plt+0xa838>
  40f394:	ldr	w0, [sp, #28]
  40f398:	cmp	w0, #0x28
  40f39c:	b.eq	40f3e0 <ferror@plt+0xa7f0>  // b.none
  40f3a0:	ldr	w0, [sp, #28]
  40f3a4:	cmp	w0, #0x28
  40f3a8:	b.gt	40f428 <ferror@plt+0xa838>
  40f3ac:	ldr	w0, [sp, #28]
  40f3b0:	cmp	w0, #0x27
  40f3b4:	b.eq	40f3f8 <ferror@plt+0xa808>  // b.none
  40f3b8:	ldr	w0, [sp, #28]
  40f3bc:	cmp	w0, #0x27
  40f3c0:	b.gt	40f428 <ferror@plt+0xa838>
  40f3c4:	ldr	w0, [sp, #28]
  40f3c8:	cmp	w0, #0x21
  40f3cc:	b.eq	40f408 <ferror@plt+0xa818>  // b.none
  40f3d0:	ldr	w0, [sp, #28]
  40f3d4:	cmp	w0, #0x23
  40f3d8:	b.eq	40f420 <ferror@plt+0xa830>  // b.none
  40f3dc:	b	40f428 <ferror@plt+0xa838>
  40f3e0:	mov	w0, #0x5b                  	// #91
  40f3e4:	b	40f43c <ferror@plt+0xa84c>
  40f3e8:	mov	w0, #0x5c                  	// #92
  40f3ec:	b	40f43c <ferror@plt+0xa84c>
  40f3f0:	mov	w0, #0x5d                  	// #93
  40f3f4:	b	40f43c <ferror@plt+0xa84c>
  40f3f8:	mov	w0, #0x5e                  	// #94
  40f3fc:	b	40f43c <ferror@plt+0xa84c>
  40f400:	mov	w0, #0x7b                  	// #123
  40f404:	b	40f43c <ferror@plt+0xa84c>
  40f408:	mov	w0, #0x7c                  	// #124
  40f40c:	b	40f43c <ferror@plt+0xa84c>
  40f410:	mov	w0, #0x7d                  	// #125
  40f414:	b	40f43c <ferror@plt+0xa84c>
  40f418:	mov	w0, #0x7e                  	// #126
  40f41c:	b	40f43c <ferror@plt+0xa84c>
  40f420:	mov	w0, #0x3d                  	// #61
  40f424:	b	40f43c <ferror@plt+0xa84c>
  40f428:	ldr	w0, [sp, #28]
  40f42c:	bl	40f1b8 <ferror@plt+0xa5c8>
  40f430:	mov	w0, #0x3f                  	// #63
  40f434:	bl	40f1b8 <ferror@plt+0xa5c8>
  40f438:	mov	w0, #0x3f                  	// #63
  40f43c:	ldp	x29, x30, [sp], #32
  40f440:	ret
  40f444:	stp	x29, x30, [sp, #-32]!
  40f448:	mov	x29, sp
  40f44c:	str	w0, [sp, #28]
  40f450:	ldr	w0, [sp, #28]
  40f454:	cmn	w0, #0x1
  40f458:	b.eq	40f4a8 <ferror@plt+0xa8b8>  // b.none
  40f45c:	adrp	x0, 461000 <sentence_end_required_spaces>
  40f460:	add	x0, x0, #0xc2c
  40f464:	ldr	w0, [x0]
  40f468:	cmp	w0, #0x1
  40f46c:	b.ne	40f474 <ferror@plt+0xa884>  // b.any
  40f470:	bl	4047b0 <abort@plt>
  40f474:	adrp	x0, 461000 <sentence_end_required_spaces>
  40f478:	add	x0, x0, #0xc2c
  40f47c:	ldr	w0, [x0]
  40f480:	add	w2, w0, #0x1
  40f484:	adrp	x1, 461000 <sentence_end_required_spaces>
  40f488:	add	x1, x1, #0xc2c
  40f48c:	str	w2, [x1]
  40f490:	ldr	w1, [sp, #28]
  40f494:	and	w2, w1, #0xff
  40f498:	adrp	x1, 461000 <sentence_end_required_spaces>
  40f49c:	add	x1, x1, #0xc28
  40f4a0:	sxtw	x0, w0
  40f4a4:	strb	w2, [x1, x0]
  40f4a8:	nop
  40f4ac:	ldp	x29, x30, [sp], #32
  40f4b0:	ret
  40f4b4:	stp	x29, x30, [sp, #-32]!
  40f4b8:	mov	x29, sp
  40f4bc:	adrp	x0, 461000 <sentence_end_required_spaces>
  40f4c0:	add	x0, x0, #0xc3c
  40f4c4:	ldr	w0, [x0]
  40f4c8:	cmp	w0, #0x0
  40f4cc:	b.eq	40f50c <ferror@plt+0xa91c>  // b.none
  40f4d0:	adrp	x0, 461000 <sentence_end_required_spaces>
  40f4d4:	add	x0, x0, #0xc3c
  40f4d8:	ldr	w0, [x0]
  40f4dc:	sub	w1, w0, #0x1
  40f4e0:	adrp	x0, 461000 <sentence_end_required_spaces>
  40f4e4:	add	x0, x0, #0xc3c
  40f4e8:	str	w1, [x0]
  40f4ec:	adrp	x0, 461000 <sentence_end_required_spaces>
  40f4f0:	add	x0, x0, #0xc3c
  40f4f4:	ldr	w2, [x0]
  40f4f8:	adrp	x0, 461000 <sentence_end_required_spaces>
  40f4fc:	add	x1, x0, #0xc30
  40f500:	sxtw	x0, w2
  40f504:	ldrb	w0, [x1, x0]
  40f508:	b	40f548 <ferror@plt+0xa958>
  40f50c:	bl	40f258 <ferror@plt+0xa668>
  40f510:	str	w0, [sp, #28]
  40f514:	ldr	w0, [sp, #28]
  40f518:	cmp	w0, #0x5c
  40f51c:	b.eq	40f528 <ferror@plt+0xa938>  // b.none
  40f520:	ldr	w0, [sp, #28]
  40f524:	b	40f548 <ferror@plt+0xa958>
  40f528:	bl	40f258 <ferror@plt+0xa668>
  40f52c:	str	w0, [sp, #28]
  40f530:	ldr	w0, [sp, #28]
  40f534:	cmp	w0, #0xa
  40f538:	b.eq	40f50c <ferror@plt+0xa91c>  // b.none
  40f53c:	ldr	w0, [sp, #28]
  40f540:	bl	40f444 <ferror@plt+0xa854>
  40f544:	mov	w0, #0x5c                  	// #92
  40f548:	ldp	x29, x30, [sp], #32
  40f54c:	ret
  40f550:	stp	x29, x30, [sp, #-32]!
  40f554:	mov	x29, sp
  40f558:	str	w0, [sp, #28]
  40f55c:	ldr	w0, [sp, #28]
  40f560:	cmn	w0, #0x1
  40f564:	b.eq	40f5b4 <ferror@plt+0xa9c4>  // b.none
  40f568:	adrp	x0, 461000 <sentence_end_required_spaces>
  40f56c:	add	x0, x0, #0xc3c
  40f570:	ldr	w0, [x0]
  40f574:	cmp	w0, #0x9
  40f578:	b.ne	40f580 <ferror@plt+0xa990>  // b.any
  40f57c:	bl	4047b0 <abort@plt>
  40f580:	adrp	x0, 461000 <sentence_end_required_spaces>
  40f584:	add	x0, x0, #0xc3c
  40f588:	ldr	w0, [x0]
  40f58c:	add	w2, w0, #0x1
  40f590:	adrp	x1, 461000 <sentence_end_required_spaces>
  40f594:	add	x1, x1, #0xc3c
  40f598:	str	w2, [x1]
  40f59c:	ldr	w1, [sp, #28]
  40f5a0:	and	w2, w1, #0xff
  40f5a4:	adrp	x1, 461000 <sentence_end_required_spaces>
  40f5a8:	add	x1, x1, #0xc30
  40f5ac:	sxtw	x0, w0
  40f5b0:	strb	w2, [x1, x0]
  40f5b4:	nop
  40f5b8:	ldp	x29, x30, [sp], #32
  40f5bc:	ret
  40f5c0:	adrp	x0, 461000 <sentence_end_required_spaces>
  40f5c4:	add	x0, x0, #0xc50
  40f5c8:	str	xzr, [x0]
  40f5cc:	nop
  40f5d0:	ret
  40f5d4:	stp	x29, x30, [sp, #-32]!
  40f5d8:	mov	x29, sp
  40f5dc:	str	w0, [sp, #28]
  40f5e0:	adrp	x0, 461000 <sentence_end_required_spaces>
  40f5e4:	add	x0, x0, #0xc50
  40f5e8:	ldr	x1, [x0]
  40f5ec:	adrp	x0, 461000 <sentence_end_required_spaces>
  40f5f0:	add	x0, x0, #0xc48
  40f5f4:	ldr	x0, [x0]
  40f5f8:	cmp	x1, x0
  40f5fc:	b.cc	40f654 <ferror@plt+0xaa64>  // b.lo, b.ul, b.last
  40f600:	adrp	x0, 461000 <sentence_end_required_spaces>
  40f604:	add	x0, x0, #0xc48
  40f608:	ldr	x0, [x0]
  40f60c:	add	x0, x0, #0x5
  40f610:	lsl	x1, x0, #1
  40f614:	adrp	x0, 461000 <sentence_end_required_spaces>
  40f618:	add	x0, x0, #0xc48
  40f61c:	str	x1, [x0]
  40f620:	adrp	x0, 461000 <sentence_end_required_spaces>
  40f624:	add	x0, x0, #0xc40
  40f628:	ldr	x2, [x0]
  40f62c:	adrp	x0, 461000 <sentence_end_required_spaces>
  40f630:	add	x0, x0, #0xc48
  40f634:	ldr	x0, [x0]
  40f638:	mov	x1, x0
  40f63c:	mov	x0, x2
  40f640:	bl	404560 <xrealloc@plt>
  40f644:	mov	x1, x0
  40f648:	adrp	x0, 461000 <sentence_end_required_spaces>
  40f64c:	add	x0, x0, #0xc40
  40f650:	str	x1, [x0]
  40f654:	adrp	x0, 461000 <sentence_end_required_spaces>
  40f658:	add	x0, x0, #0xc40
  40f65c:	ldr	x1, [x0]
  40f660:	adrp	x0, 461000 <sentence_end_required_spaces>
  40f664:	add	x0, x0, #0xc50
  40f668:	ldr	x0, [x0]
  40f66c:	add	x3, x0, #0x1
  40f670:	adrp	x2, 461000 <sentence_end_required_spaces>
  40f674:	add	x2, x2, #0xc50
  40f678:	str	x3, [x2]
  40f67c:	add	x0, x1, x0
  40f680:	ldr	w1, [sp, #28]
  40f684:	and	w1, w1, #0xff
  40f688:	strb	w1, [x0]
  40f68c:	nop
  40f690:	ldp	x29, x30, [sp], #32
  40f694:	ret
  40f698:	stp	x29, x30, [sp, #-32]!
  40f69c:	mov	x29, sp
  40f6a0:	str	x0, [sp, #24]
  40f6a4:	adrp	x0, 461000 <sentence_end_required_spaces>
  40f6a8:	add	x0, x0, #0xc50
  40f6ac:	ldr	x1, [x0]
  40f6b0:	ldr	x0, [sp, #24]
  40f6b4:	sub	x1, x1, x0
  40f6b8:	adrp	x0, 461000 <sentence_end_required_spaces>
  40f6bc:	add	x0, x0, #0xc50
  40f6c0:	str	x1, [x0]
  40f6c4:	b	40f6e4 <ferror@plt+0xaaf4>
  40f6c8:	adrp	x0, 461000 <sentence_end_required_spaces>
  40f6cc:	add	x0, x0, #0xc50
  40f6d0:	ldr	x0, [x0]
  40f6d4:	sub	x1, x0, #0x1
  40f6d8:	adrp	x0, 461000 <sentence_end_required_spaces>
  40f6dc:	add	x0, x0, #0xc50
  40f6e0:	str	x1, [x0]
  40f6e4:	adrp	x0, 461000 <sentence_end_required_spaces>
  40f6e8:	add	x0, x0, #0xc50
  40f6ec:	ldr	x0, [x0]
  40f6f0:	cmp	x0, #0x0
  40f6f4:	b.eq	40f750 <ferror@plt+0xab60>  // b.none
  40f6f8:	adrp	x0, 461000 <sentence_end_required_spaces>
  40f6fc:	add	x0, x0, #0xc40
  40f700:	ldr	x1, [x0]
  40f704:	adrp	x0, 461000 <sentence_end_required_spaces>
  40f708:	add	x0, x0, #0xc50
  40f70c:	ldr	x0, [x0]
  40f710:	sub	x0, x0, #0x1
  40f714:	add	x0, x1, x0
  40f718:	ldrb	w0, [x0]
  40f71c:	cmp	w0, #0x20
  40f720:	b.eq	40f6c8 <ferror@plt+0xaad8>  // b.none
  40f724:	adrp	x0, 461000 <sentence_end_required_spaces>
  40f728:	add	x0, x0, #0xc40
  40f72c:	ldr	x1, [x0]
  40f730:	adrp	x0, 461000 <sentence_end_required_spaces>
  40f734:	add	x0, x0, #0xc50
  40f738:	ldr	x0, [x0]
  40f73c:	sub	x0, x0, #0x1
  40f740:	add	x0, x1, x0
  40f744:	ldrb	w0, [x0]
  40f748:	cmp	w0, #0x9
  40f74c:	b.eq	40f6c8 <ferror@plt+0xaad8>  // b.none
  40f750:	ldr	x0, [sp, #24]
  40f754:	cmp	x0, #0x0
  40f758:	b.ne	40f7d0 <ferror@plt+0xabe0>  // b.any
  40f75c:	adrp	x0, 461000 <sentence_end_required_spaces>
  40f760:	add	x0, x0, #0xc50
  40f764:	ldr	x1, [x0]
  40f768:	adrp	x0, 461000 <sentence_end_required_spaces>
  40f76c:	add	x0, x0, #0xc48
  40f770:	ldr	x0, [x0]
  40f774:	cmp	x1, x0
  40f778:	b.cc	40f7d0 <ferror@plt+0xabe0>  // b.lo, b.ul, b.last
  40f77c:	adrp	x0, 461000 <sentence_end_required_spaces>
  40f780:	add	x0, x0, #0xc48
  40f784:	ldr	x0, [x0]
  40f788:	add	x0, x0, #0x5
  40f78c:	lsl	x1, x0, #1
  40f790:	adrp	x0, 461000 <sentence_end_required_spaces>
  40f794:	add	x0, x0, #0xc48
  40f798:	str	x1, [x0]
  40f79c:	adrp	x0, 461000 <sentence_end_required_spaces>
  40f7a0:	add	x0, x0, #0xc40
  40f7a4:	ldr	x2, [x0]
  40f7a8:	adrp	x0, 461000 <sentence_end_required_spaces>
  40f7ac:	add	x0, x0, #0xc48
  40f7b0:	ldr	x0, [x0]
  40f7b4:	mov	x1, x0
  40f7b8:	mov	x0, x2
  40f7bc:	bl	404560 <xrealloc@plt>
  40f7c0:	mov	x1, x0
  40f7c4:	adrp	x0, 461000 <sentence_end_required_spaces>
  40f7c8:	add	x0, x0, #0xc40
  40f7cc:	str	x1, [x0]
  40f7d0:	adrp	x0, 461000 <sentence_end_required_spaces>
  40f7d4:	add	x0, x0, #0xc40
  40f7d8:	ldr	x1, [x0]
  40f7dc:	adrp	x0, 461000 <sentence_end_required_spaces>
  40f7e0:	add	x0, x0, #0xc50
  40f7e4:	ldr	x0, [x0]
  40f7e8:	add	x0, x1, x0
  40f7ec:	strb	wzr, [x0]
  40f7f0:	adrp	x0, 461000 <sentence_end_required_spaces>
  40f7f4:	add	x0, x0, #0xc40
  40f7f8:	ldr	x0, [x0]
  40f7fc:	bl	4077e8 <ferror@plt+0x2bf8>
  40f800:	nop
  40f804:	ldp	x29, x30, [sp], #32
  40f808:	ret
  40f80c:	stp	x29, x30, [sp, #-32]!
  40f810:	mov	x29, sp
  40f814:	bl	40f4b4 <ferror@plt+0xa8c4>
  40f818:	str	w0, [sp, #24]
  40f81c:	ldr	w0, [sp, #24]
  40f820:	cmp	w0, #0x2f
  40f824:	b.eq	40f830 <ferror@plt+0xac40>  // b.none
  40f828:	ldr	w0, [sp, #24]
  40f82c:	b	40f9d0 <ferror@plt+0xade0>
  40f830:	bl	40f4b4 <ferror@plt+0xa8c4>
  40f834:	str	w0, [sp, #24]
  40f838:	ldr	w0, [sp, #24]
  40f83c:	cmp	w0, #0x2a
  40f840:	b.eq	40f860 <ferror@plt+0xac70>  // b.none
  40f844:	ldr	w0, [sp, #24]
  40f848:	cmp	w0, #0x2f
  40f84c:	b.eq	40f950 <ferror@plt+0xad60>  // b.none
  40f850:	ldr	w0, [sp, #24]
  40f854:	bl	40f550 <ferror@plt+0xa960>
  40f858:	mov	w0, #0x2f                  	// #47
  40f85c:	b	40f9d0 <ferror@plt+0xade0>
  40f860:	bl	40f5c0 <ferror@plt+0xa9d0>
  40f864:	strb	wzr, [sp, #31]
  40f868:	bl	40f4b4 <ferror@plt+0xa8c4>
  40f86c:	str	w0, [sp, #24]
  40f870:	ldr	w0, [sp, #24]
  40f874:	cmn	w0, #0x1
  40f878:	b.eq	40f92c <ferror@plt+0xad3c>  // b.none
  40f87c:	adrp	x0, 461000 <sentence_end_required_spaces>
  40f880:	add	x0, x0, #0xc50
  40f884:	ldr	x0, [x0]
  40f888:	cmp	x0, #0x0
  40f88c:	b.ne	40f8a8 <ferror@plt+0xacb8>  // b.any
  40f890:	ldr	w0, [sp, #24]
  40f894:	cmp	w0, #0x20
  40f898:	b.eq	40f8b0 <ferror@plt+0xacc0>  // b.none
  40f89c:	ldr	w0, [sp, #24]
  40f8a0:	cmp	w0, #0x9
  40f8a4:	b.eq	40f8b0 <ferror@plt+0xacc0>  // b.none
  40f8a8:	ldr	w0, [sp, #24]
  40f8ac:	bl	40f5d4 <ferror@plt+0xa9e4>
  40f8b0:	ldr	w0, [sp, #24]
  40f8b4:	cmp	w0, #0x2f
  40f8b8:	b.eq	40f904 <ferror@plt+0xad14>  // b.none
  40f8bc:	ldr	w0, [sp, #24]
  40f8c0:	cmp	w0, #0x2f
  40f8c4:	b.gt	40f920 <ferror@plt+0xad30>
  40f8c8:	ldr	w0, [sp, #24]
  40f8cc:	cmp	w0, #0xa
  40f8d0:	b.eq	40f8e4 <ferror@plt+0xacf4>  // b.none
  40f8d4:	ldr	w0, [sp, #24]
  40f8d8:	cmp	w0, #0x2a
  40f8dc:	b.eq	40f8f8 <ferror@plt+0xad08>  // b.none
  40f8e0:	b	40f920 <ferror@plt+0xad30>
  40f8e4:	mov	x0, #0x1                   	// #1
  40f8e8:	bl	40f698 <ferror@plt+0xaaa8>
  40f8ec:	bl	40f5c0 <ferror@plt+0xa9d0>
  40f8f0:	strb	wzr, [sp, #31]
  40f8f4:	b	40f928 <ferror@plt+0xad38>
  40f8f8:	mov	w0, #0x1                   	// #1
  40f8fc:	strb	w0, [sp, #31]
  40f900:	b	40f928 <ferror@plt+0xad38>
  40f904:	ldrb	w0, [sp, #31]
  40f908:	cmp	w0, #0x0
  40f90c:	b.eq	40f920 <ferror@plt+0xad30>  // b.none
  40f910:	mov	x0, #0x2                   	// #2
  40f914:	bl	40f698 <ferror@plt+0xaaa8>
  40f918:	nop
  40f91c:	b	40f930 <ferror@plt+0xad40>
  40f920:	strb	wzr, [sp, #31]
  40f924:	nop
  40f928:	b	40f868 <ferror@plt+0xac78>
  40f92c:	nop
  40f930:	adrp	x0, 461000 <sentence_end_required_spaces>
  40f934:	add	x0, x0, #0xc60
  40f938:	ldr	w1, [x0]
  40f93c:	adrp	x0, 461000 <sentence_end_required_spaces>
  40f940:	add	x0, x0, #0xc58
  40f944:	str	w1, [x0]
  40f948:	mov	w0, #0x20                  	// #32
  40f94c:	b	40f9d0 <ferror@plt+0xade0>
  40f950:	bl	40f5c0 <ferror@plt+0xa9d0>
  40f954:	bl	40f4b4 <ferror@plt+0xa8c4>
  40f958:	str	w0, [sp, #24]
  40f95c:	ldr	w0, [sp, #24]
  40f960:	cmp	w0, #0xa
  40f964:	b.eq	40f9ac <ferror@plt+0xadbc>  // b.none
  40f968:	ldr	w0, [sp, #24]
  40f96c:	cmn	w0, #0x1
  40f970:	b.eq	40f9ac <ferror@plt+0xadbc>  // b.none
  40f974:	adrp	x0, 461000 <sentence_end_required_spaces>
  40f978:	add	x0, x0, #0xc50
  40f97c:	ldr	x0, [x0]
  40f980:	cmp	x0, #0x0
  40f984:	b.ne	40f9a0 <ferror@plt+0xadb0>  // b.any
  40f988:	ldr	w0, [sp, #24]
  40f98c:	cmp	w0, #0x20
  40f990:	b.eq	40f954 <ferror@plt+0xad64>  // b.none
  40f994:	ldr	w0, [sp, #24]
  40f998:	cmp	w0, #0x9
  40f99c:	b.eq	40f954 <ferror@plt+0xad64>  // b.none
  40f9a0:	ldr	w0, [sp, #24]
  40f9a4:	bl	40f5d4 <ferror@plt+0xa9e4>
  40f9a8:	b	40f954 <ferror@plt+0xad64>
  40f9ac:	mov	x0, #0x0                   	// #0
  40f9b0:	bl	40f698 <ferror@plt+0xaaa8>
  40f9b4:	adrp	x0, 461000 <sentence_end_required_spaces>
  40f9b8:	add	x0, x0, #0xc60
  40f9bc:	ldr	w1, [x0]
  40f9c0:	adrp	x0, 461000 <sentence_end_required_spaces>
  40f9c4:	add	x0, x0, #0xc58
  40f9c8:	str	w1, [x0]
  40f9cc:	mov	w0, #0xa                   	// #10
  40f9d0:	ldp	x29, x30, [sp], #32
  40f9d4:	ret
  40f9d8:	stp	x29, x30, [sp, #-32]!
  40f9dc:	mov	x29, sp
  40f9e0:	str	w0, [sp, #28]
  40f9e4:	ldr	w0, [sp, #28]
  40f9e8:	bl	40f550 <ferror@plt+0xa960>
  40f9ec:	nop
  40f9f0:	ldp	x29, x30, [sp], #32
  40f9f4:	ret
  40f9f8:	stp	x29, x30, [sp, #-48]!
  40f9fc:	mov	x29, sp
  40fa00:	bl	40f4b4 <ferror@plt+0xa8c4>
  40fa04:	str	w0, [sp, #44]
  40fa08:	ldr	w0, [sp, #44]
  40fa0c:	cmp	w0, #0xa
  40fa10:	b.ne	40fa1c <ferror@plt+0xae2c>  // b.any
  40fa14:	mov	w0, #0xfffffffb            	// #-5
  40fa18:	b	40ff1c <ferror@plt+0xb32c>
  40fa1c:	ldr	w0, [sp, #44]
  40fa20:	cmp	w0, #0x22
  40fa24:	b.ne	40fa30 <ferror@plt+0xae40>  // b.any
  40fa28:	mov	w0, #0xfffffffd            	// #-3
  40fa2c:	b	40ff1c <ferror@plt+0xb32c>
  40fa30:	ldr	w0, [sp, #44]
  40fa34:	cmp	w0, #0x27
  40fa38:	b.ne	40fa44 <ferror@plt+0xae54>  // b.any
  40fa3c:	mov	w0, #0xfffffffc            	// #-4
  40fa40:	b	40ff1c <ferror@plt+0xb32c>
  40fa44:	ldr	w0, [sp, #44]
  40fa48:	cmp	w0, #0x5c
  40fa4c:	b.eq	40fa58 <ferror@plt+0xae68>  // b.none
  40fa50:	ldr	w0, [sp, #44]
  40fa54:	b	40ff1c <ferror@plt+0xb32c>
  40fa58:	bl	40f4b4 <ferror@plt+0xa8c4>
  40fa5c:	str	w0, [sp, #44]
  40fa60:	ldr	w0, [sp, #44]
  40fa64:	cmp	w0, #0x78
  40fa68:	b.eq	40fba0 <ferror@plt+0xafb0>  // b.none
  40fa6c:	ldr	w0, [sp, #44]
  40fa70:	cmp	w0, #0x78
  40fa74:	b.gt	40fb60 <ferror@plt+0xaf70>
  40fa78:	ldr	w0, [sp, #44]
  40fa7c:	cmp	w0, #0x76
  40fa80:	b.eq	40fb98 <ferror@plt+0xafa8>  // b.none
  40fa84:	ldr	w0, [sp, #44]
  40fa88:	cmp	w0, #0x76
  40fa8c:	b.gt	40fb60 <ferror@plt+0xaf70>
  40fa90:	ldr	w0, [sp, #44]
  40fa94:	cmp	w0, #0x75
  40fa98:	b.eq	40fd38 <ferror@plt+0xb148>  // b.none
  40fa9c:	ldr	w0, [sp, #44]
  40faa0:	cmp	w0, #0x75
  40faa4:	b.gt	40fb60 <ferror@plt+0xaf70>
  40faa8:	ldr	w0, [sp, #44]
  40faac:	cmp	w0, #0x74
  40fab0:	b.eq	40fb90 <ferror@plt+0xafa0>  // b.none
  40fab4:	ldr	w0, [sp, #44]
  40fab8:	cmp	w0, #0x74
  40fabc:	b.gt	40fb60 <ferror@plt+0xaf70>
  40fac0:	ldr	w0, [sp, #44]
  40fac4:	cmp	w0, #0x72
  40fac8:	b.eq	40fb88 <ferror@plt+0xaf98>  // b.none
  40facc:	ldr	w0, [sp, #44]
  40fad0:	cmp	w0, #0x72
  40fad4:	b.gt	40fb60 <ferror@plt+0xaf70>
  40fad8:	ldr	w0, [sp, #44]
  40fadc:	cmp	w0, #0x6e
  40fae0:	b.eq	40fb80 <ferror@plt+0xaf90>  // b.none
  40fae4:	ldr	w0, [sp, #44]
  40fae8:	cmp	w0, #0x6e
  40faec:	b.gt	40fb60 <ferror@plt+0xaf70>
  40faf0:	ldr	w0, [sp, #44]
  40faf4:	cmp	w0, #0x66
  40faf8:	b.eq	40fb78 <ferror@plt+0xaf88>  // b.none
  40fafc:	ldr	w0, [sp, #44]
  40fb00:	cmp	w0, #0x66
  40fb04:	b.gt	40fb60 <ferror@plt+0xaf70>
  40fb08:	ldr	w0, [sp, #44]
  40fb0c:	cmp	w0, #0x62
  40fb10:	b.eq	40fb70 <ferror@plt+0xaf80>  // b.none
  40fb14:	ldr	w0, [sp, #44]
  40fb18:	cmp	w0, #0x62
  40fb1c:	b.gt	40fb60 <ferror@plt+0xaf70>
  40fb20:	ldr	w0, [sp, #44]
  40fb24:	cmp	w0, #0x61
  40fb28:	b.eq	40fb68 <ferror@plt+0xaf78>  // b.none
  40fb2c:	ldr	w0, [sp, #44]
  40fb30:	cmp	w0, #0x61
  40fb34:	b.gt	40fb60 <ferror@plt+0xaf70>
  40fb38:	ldr	w0, [sp, #44]
  40fb3c:	cmp	w0, #0x37
  40fb40:	b.gt	40fb54 <ferror@plt+0xaf64>
  40fb44:	ldr	w0, [sp, #44]
  40fb48:	cmp	w0, #0x30
  40fb4c:	b.ge	40fcc8 <ferror@plt+0xb0d8>  // b.tcont
  40fb50:	b	40fb60 <ferror@plt+0xaf70>
  40fb54:	ldr	w0, [sp, #44]
  40fb58:	cmp	w0, #0x55
  40fb5c:	b.eq	40fd38 <ferror@plt+0xb148>  // b.none
  40fb60:	ldr	w0, [sp, #44]
  40fb64:	b	40ff1c <ferror@plt+0xb32c>
  40fb68:	mov	w0, #0x7                   	// #7
  40fb6c:	b	40ff1c <ferror@plt+0xb32c>
  40fb70:	mov	w0, #0x8                   	// #8
  40fb74:	b	40ff1c <ferror@plt+0xb32c>
  40fb78:	mov	w0, #0xc                   	// #12
  40fb7c:	b	40ff1c <ferror@plt+0xb32c>
  40fb80:	mov	w0, #0xa                   	// #10
  40fb84:	b	40ff1c <ferror@plt+0xb32c>
  40fb88:	mov	w0, #0xd                   	// #13
  40fb8c:	b	40ff1c <ferror@plt+0xb32c>
  40fb90:	mov	w0, #0x9                   	// #9
  40fb94:	b	40ff1c <ferror@plt+0xb32c>
  40fb98:	mov	w0, #0xb                   	// #11
  40fb9c:	b	40ff1c <ferror@plt+0xb32c>
  40fba0:	bl	40f4b4 <ferror@plt+0xa8c4>
  40fba4:	str	w0, [sp, #44]
  40fba8:	ldr	w0, [sp, #44]
  40fbac:	sub	w0, w0, #0x30
  40fbb0:	cmp	w0, #0x36
  40fbb4:	cset	w1, hi  // hi = pmore
  40fbb8:	and	w1, w1, #0xff
  40fbbc:	cmp	w1, #0x0
  40fbc0:	b.ne	40fbec <ferror@plt+0xaffc>  // b.any
  40fbc4:	mov	x1, #0x1                   	// #1
  40fbc8:	lsl	x1, x1, x0
  40fbcc:	mov	x0, #0x7e0000007e0000      	// #35465847073800192
  40fbd0:	movk	x0, #0x3ff
  40fbd4:	and	x0, x1, x0
  40fbd8:	cmp	x0, #0x0
  40fbdc:	cset	w0, ne  // ne = any
  40fbe0:	and	w0, w0, #0xff
  40fbe4:	cmp	w0, #0x0
  40fbe8:	b.ne	40fc04 <ferror@plt+0xb014>  // b.any
  40fbec:	ldr	w0, [sp, #44]
  40fbf0:	bl	40f550 <ferror@plt+0xa960>
  40fbf4:	mov	w0, #0x78                  	// #120
  40fbf8:	bl	40f550 <ferror@plt+0xa960>
  40fbfc:	mov	w0, #0x5c                  	// #92
  40fc00:	b	40ff1c <ferror@plt+0xb32c>
  40fc04:	nop
  40fc08:	str	wzr, [sp, #40]
  40fc0c:	ldr	w0, [sp, #44]
  40fc10:	cmp	w0, #0x66
  40fc14:	b.gt	40fc50 <ferror@plt+0xb060>
  40fc18:	ldr	w0, [sp, #44]
  40fc1c:	cmp	w0, #0x61
  40fc20:	b.ge	40fc9c <ferror@plt+0xb0ac>  // b.tcont
  40fc24:	ldr	w0, [sp, #44]
  40fc28:	cmp	w0, #0x39
  40fc2c:	b.gt	40fc40 <ferror@plt+0xb050>
  40fc30:	ldr	w0, [sp, #44]
  40fc34:	cmp	w0, #0x30
  40fc38:	b.ge	40fc60 <ferror@plt+0xb070>  // b.tcont
  40fc3c:	b	40fc50 <ferror@plt+0xb060>
  40fc40:	ldr	w0, [sp, #44]
  40fc44:	sub	w0, w0, #0x41
  40fc48:	cmp	w0, #0x5
  40fc4c:	b.ls	40fc7c <ferror@plt+0xb08c>  // b.plast
  40fc50:	ldr	w0, [sp, #44]
  40fc54:	bl	40f550 <ferror@plt+0xa960>
  40fc58:	ldr	w0, [sp, #40]
  40fc5c:	b	40ff1c <ferror@plt+0xb32c>
  40fc60:	ldr	w0, [sp, #40]
  40fc64:	lsl	w1, w0, #4
  40fc68:	ldr	w0, [sp, #44]
  40fc6c:	add	w0, w1, w0
  40fc70:	sub	w0, w0, #0x30
  40fc74:	str	w0, [sp, #40]
  40fc78:	b	40fcbc <ferror@plt+0xb0cc>
  40fc7c:	ldr	w0, [sp, #40]
  40fc80:	lsl	w0, w0, #4
  40fc84:	add	w1, w0, #0xa
  40fc88:	ldr	w0, [sp, #44]
  40fc8c:	add	w0, w1, w0
  40fc90:	sub	w0, w0, #0x41
  40fc94:	str	w0, [sp, #40]
  40fc98:	b	40fcbc <ferror@plt+0xb0cc>
  40fc9c:	ldr	w0, [sp, #40]
  40fca0:	lsl	w0, w0, #4
  40fca4:	add	w1, w0, #0xa
  40fca8:	ldr	w0, [sp, #44]
  40fcac:	add	w0, w1, w0
  40fcb0:	sub	w0, w0, #0x61
  40fcb4:	str	w0, [sp, #40]
  40fcb8:	nop
  40fcbc:	bl	40f4b4 <ferror@plt+0xa8c4>
  40fcc0:	str	w0, [sp, #44]
  40fcc4:	b	40fc0c <ferror@plt+0xb01c>
  40fcc8:	str	wzr, [sp, #40]
  40fccc:	str	wzr, [sp, #36]
  40fcd0:	b	40fd1c <ferror@plt+0xb12c>
  40fcd4:	ldr	w0, [sp, #40]
  40fcd8:	lsl	w1, w0, #3
  40fcdc:	ldr	w0, [sp, #44]
  40fce0:	add	w0, w1, w0
  40fce4:	sub	w0, w0, #0x30
  40fce8:	str	w0, [sp, #40]
  40fcec:	bl	40f4b4 <ferror@plt+0xa8c4>
  40fcf0:	str	w0, [sp, #44]
  40fcf4:	ldr	w0, [sp, #44]
  40fcf8:	sub	w0, w0, #0x30
  40fcfc:	cmp	w0, #0x7
  40fd00:	b.hi	40fd14 <ferror@plt+0xb124>  // b.pmore
  40fd04:	ldr	w0, [sp, #36]
  40fd08:	add	w0, w0, #0x1
  40fd0c:	str	w0, [sp, #36]
  40fd10:	b	40fd1c <ferror@plt+0xb12c>
  40fd14:	nop
  40fd18:	b	40fd28 <ferror@plt+0xb138>
  40fd1c:	ldr	w0, [sp, #36]
  40fd20:	cmp	w0, #0x2
  40fd24:	b.le	40fcd4 <ferror@plt+0xb0e4>
  40fd28:	ldr	w0, [sp, #44]
  40fd2c:	bl	40f550 <ferror@plt+0xa960>
  40fd30:	ldr	w0, [sp, #40]
  40fd34:	b	40ff1c <ferror@plt+0xb32c>
  40fd38:	str	wzr, [sp, #40]
  40fd3c:	str	wzr, [sp, #36]
  40fd40:	b	40fe4c <ferror@plt+0xb25c>
  40fd44:	bl	40f4b4 <ferror@plt+0xa8c4>
  40fd48:	str	w0, [sp, #32]
  40fd4c:	ldr	w0, [sp, #32]
  40fd50:	cmp	w0, #0x2f
  40fd54:	b.le	40fd80 <ferror@plt+0xb190>
  40fd58:	ldr	w0, [sp, #32]
  40fd5c:	cmp	w0, #0x39
  40fd60:	b.gt	40fd80 <ferror@plt+0xb190>
  40fd64:	ldr	w0, [sp, #40]
  40fd68:	lsl	w1, w0, #4
  40fd6c:	ldr	w0, [sp, #32]
  40fd70:	sub	w0, w0, #0x30
  40fd74:	add	w0, w1, w0
  40fd78:	str	w0, [sp, #40]
  40fd7c:	b	40fe2c <ferror@plt+0xb23c>
  40fd80:	ldr	w0, [sp, #32]
  40fd84:	cmp	w0, #0x40
  40fd88:	b.le	40fdb4 <ferror@plt+0xb1c4>
  40fd8c:	ldr	w0, [sp, #32]
  40fd90:	cmp	w0, #0x46
  40fd94:	b.gt	40fdb4 <ferror@plt+0xb1c4>
  40fd98:	ldr	w0, [sp, #40]
  40fd9c:	lsl	w1, w0, #4
  40fda0:	ldr	w0, [sp, #32]
  40fda4:	sub	w0, w0, #0x37
  40fda8:	add	w0, w1, w0
  40fdac:	str	w0, [sp, #40]
  40fdb0:	b	40fe2c <ferror@plt+0xb23c>
  40fdb4:	ldr	w0, [sp, #32]
  40fdb8:	cmp	w0, #0x60
  40fdbc:	b.le	40fde8 <ferror@plt+0xb1f8>
  40fdc0:	ldr	w0, [sp, #32]
  40fdc4:	cmp	w0, #0x66
  40fdc8:	b.gt	40fde8 <ferror@plt+0xb1f8>
  40fdcc:	ldr	w0, [sp, #40]
  40fdd0:	lsl	w1, w0, #4
  40fdd4:	ldr	w0, [sp, #32]
  40fdd8:	sub	w0, w0, #0x57
  40fddc:	add	w0, w1, w0
  40fde0:	str	w0, [sp, #40]
  40fde4:	b	40fe2c <ferror@plt+0xb23c>
  40fde8:	ldr	w0, [sp, #32]
  40fdec:	bl	40f550 <ferror@plt+0xa960>
  40fdf0:	b	40fe04 <ferror@plt+0xb214>
  40fdf4:	ldrsw	x0, [sp, #36]
  40fdf8:	add	x1, sp, #0x18
  40fdfc:	ldrb	w0, [x1, x0]
  40fe00:	bl	40f550 <ferror@plt+0xa960>
  40fe04:	ldr	w0, [sp, #36]
  40fe08:	sub	w0, w0, #0x1
  40fe0c:	str	w0, [sp, #36]
  40fe10:	ldr	w0, [sp, #36]
  40fe14:	cmp	w0, #0x0
  40fe18:	b.ge	40fdf4 <ferror@plt+0xb204>  // b.tcont
  40fe1c:	ldr	w0, [sp, #44]
  40fe20:	bl	40f550 <ferror@plt+0xa960>
  40fe24:	mov	w0, #0x5c                  	// #92
  40fe28:	b	40ff1c <ferror@plt+0xb32c>
  40fe2c:	ldr	w0, [sp, #32]
  40fe30:	and	w2, w0, #0xff
  40fe34:	ldrsw	x0, [sp, #36]
  40fe38:	add	x1, sp, #0x18
  40fe3c:	strb	w2, [x1, x0]
  40fe40:	ldr	w0, [sp, #36]
  40fe44:	add	w0, w0, #0x1
  40fe48:	str	w0, [sp, #36]
  40fe4c:	ldr	w0, [sp, #44]
  40fe50:	cmp	w0, #0x75
  40fe54:	b.ne	40fe60 <ferror@plt+0xb270>  // b.any
  40fe58:	mov	w0, #0x4                   	// #4
  40fe5c:	b	40fe64 <ferror@plt+0xb274>
  40fe60:	mov	w0, #0x8                   	// #8
  40fe64:	ldr	w1, [sp, #36]
  40fe68:	cmp	w0, w1
  40fe6c:	b.gt	40fd44 <ferror@plt+0xb154>
  40fe70:	ldr	w1, [sp, #40]
  40fe74:	mov	w0, #0x10ffff              	// #1114111
  40fe78:	cmp	w1, w0
  40fe7c:	b.gt	40fe8c <ferror@plt+0xb29c>
  40fe80:	ldr	w0, [sp, #40]
  40fe84:	add	w0, w0, #0x100
  40fe88:	b	40ff1c <ferror@plt+0xb32c>
  40fe8c:	adrp	x0, 460000 <default_parse_debrief>
  40fe90:	add	x0, x0, #0xfc8
  40fe94:	strb	wzr, [x0]
  40fe98:	adrp	x0, 443000 <ferror@plt+0x3e410>
  40fe9c:	add	x0, x0, #0xc8
  40fea0:	bl	404b80 <gettext@plt>
  40fea4:	mov	x2, x0
  40fea8:	adrp	x0, 463000 <program_name+0x1fa8>
  40feac:	add	x0, x0, #0x588
  40feb0:	ldr	x1, [x0]
  40feb4:	adrp	x0, 463000 <program_name+0x1fa8>
  40feb8:	add	x0, x0, #0x598
  40febc:	ldr	w0, [x0]
  40fec0:	mov	w4, w0
  40fec4:	mov	x3, x1
  40fec8:	mov	w1, #0x0                   	// #0
  40fecc:	mov	w0, #0x0                   	// #0
  40fed0:	bl	4042f0 <error@plt>
  40fed4:	adrp	x0, 460000 <default_parse_debrief>
  40fed8:	add	x0, x0, #0xfc8
  40fedc:	mov	w1, #0x1                   	// #1
  40fee0:	strb	w1, [x0]
  40fee4:	b	40fef8 <ferror@plt+0xb308>
  40fee8:	ldrsw	x0, [sp, #36]
  40feec:	add	x1, sp, #0x18
  40fef0:	ldrb	w0, [x1, x0]
  40fef4:	bl	40f550 <ferror@plt+0xa960>
  40fef8:	ldr	w0, [sp, #36]
  40fefc:	sub	w0, w0, #0x1
  40ff00:	str	w0, [sp, #36]
  40ff04:	ldr	w0, [sp, #36]
  40ff08:	cmp	w0, #0x0
  40ff0c:	b.ge	40fee8 <ferror@plt+0xb2f8>  // b.tcont
  40ff10:	ldr	w0, [sp, #44]
  40ff14:	bl	40f550 <ferror@plt+0xa960>
  40ff18:	mov	w0, #0x5c                  	// #92
  40ff1c:	ldp	x29, x30, [sp], #48
  40ff20:	ret
  40ff24:	stp	x29, x30, [sp, #-32]!
  40ff28:	mov	x29, sp
  40ff2c:	str	w0, [sp, #28]
  40ff30:	ldr	w0, [sp, #28]
  40ff34:	bl	40f550 <ferror@plt+0xa960>
  40ff38:	nop
  40ff3c:	ldp	x29, x30, [sp], #32
  40ff40:	ret
  40ff44:	stp	x29, x30, [sp, #-32]!
  40ff48:	mov	x29, sp
  40ff4c:	str	x0, [sp, #24]
  40ff50:	ldr	x0, [sp, #24]
  40ff54:	ldr	w0, [x0]
  40ff58:	cmp	w0, #0x8
  40ff5c:	b.ne	40ff6c <ferror@plt+0xb37c>  // b.any
  40ff60:	ldr	x0, [sp, #24]
  40ff64:	ldr	x0, [x0, #8]
  40ff68:	bl	4048f0 <free@plt>
  40ff6c:	ldr	x0, [sp, #24]
  40ff70:	ldr	w0, [x0]
  40ff74:	cmp	w0, #0xa
  40ff78:	b.ne	40ff88 <ferror@plt+0xb398>  // b.any
  40ff7c:	ldr	x0, [sp, #24]
  40ff80:	ldr	x0, [x0, #16]
  40ff84:	bl	40908c <ferror@plt+0x449c>
  40ff88:	ldr	x0, [sp, #24]
  40ff8c:	ldr	w0, [x0]
  40ff90:	cmp	w0, #0xa
  40ff94:	b.eq	40ffa8 <ferror@plt+0xb3b8>  // b.none
  40ff98:	ldr	x0, [sp, #24]
  40ff9c:	ldr	w0, [x0]
  40ffa0:	cmp	w0, #0xc
  40ffa4:	b.ne	40ffb4 <ferror@plt+0xb3c4>  // b.any
  40ffa8:	ldr	x0, [sp, #24]
  40ffac:	ldr	x0, [x0, #24]
  40ffb0:	bl	40e0dc <ferror@plt+0x94ec>
  40ffb4:	nop
  40ffb8:	ldp	x29, x30, [sp], #32
  40ffbc:	ret
  40ffc0:	stp	x29, x30, [sp, #-144]!
  40ffc4:	mov	x29, sp
  40ffc8:	str	x0, [sp, #24]
  40ffcc:	adrp	x0, 461000 <sentence_end_required_spaces>
  40ffd0:	add	x0, x0, #0xc98
  40ffd4:	ldr	w0, [x0]
  40ffd8:	cmp	w0, #0x0
  40ffdc:	b.eq	41004c <ferror@plt+0xb45c>  // b.none
  40ffe0:	adrp	x0, 461000 <sentence_end_required_spaces>
  40ffe4:	add	x0, x0, #0xc98
  40ffe8:	ldr	w0, [x0]
  40ffec:	sub	w1, w0, #0x1
  40fff0:	adrp	x0, 461000 <sentence_end_required_spaces>
  40fff4:	add	x0, x0, #0xc98
  40fff8:	str	w1, [x0]
  40fffc:	adrp	x0, 461000 <sentence_end_required_spaces>
  410000:	add	x0, x0, #0xc98
  410004:	ldr	w1, [x0]
  410008:	ldr	x3, [sp, #24]
  41000c:	adrp	x0, 461000 <sentence_end_required_spaces>
  410010:	add	x2, x0, #0xc68
  410014:	sxtw	x1, w1
  410018:	mov	x0, x1
  41001c:	lsl	x0, x0, #1
  410020:	add	x0, x0, x1
  410024:	lsl	x0, x0, #4
  410028:	add	x1, x2, x0
  41002c:	mov	x0, x3
  410030:	ldp	x2, x3, [x1]
  410034:	stp	x2, x3, [x0]
  410038:	ldp	x2, x3, [x1, #16]
  41003c:	stp	x2, x3, [x0, #16]
  410040:	ldp	x2, x3, [x1, #32]
  410044:	stp	x2, x3, [x0, #32]
  410048:	b	41109c <ferror@plt+0xc4ac>
  41004c:	ldr	x0, [sp, #24]
  410050:	str	xzr, [x0, #8]
  410054:	ldr	x0, [sp, #24]
  410058:	str	xzr, [x0, #32]
  41005c:	adrp	x0, 463000 <program_name+0x1fa8>
  410060:	add	x0, x0, #0x598
  410064:	ldr	w1, [x0]
  410068:	ldr	x0, [sp, #24]
  41006c:	str	w1, [x0, #40]
  410070:	bl	40f80c <ferror@plt+0xac1c>
  410074:	str	w0, [sp, #136]
  410078:	ldr	w0, [sp, #136]
  41007c:	add	w0, w0, #0x1
  410080:	cmp	w0, #0x7b
  410084:	b.hi	41108c <ferror@plt+0xc49c>  // b.pmore
  410088:	adrp	x1, 443000 <ferror@plt+0x3e410>
  41008c:	add	x1, x1, #0x258
  410090:	ldr	w0, [x1, w0, uxtw #2]
  410094:	adr	x1, 4100a0 <ferror@plt+0xb4b0>
  410098:	add	x0, x1, w0, sxtw #2
  41009c:	br	x0
  4100a0:	ldr	x0, [sp, #24]
  4100a4:	mov	w1, #0x1                   	// #1
  4100a8:	str	w1, [x0]
  4100ac:	b	41109c <ferror@plt+0xc4ac>
  4100b0:	ldr	x0, [sp, #24]
  4100b4:	mov	w1, #0x2                   	// #2
  4100b8:	str	w1, [x0]
  4100bc:	b	41109c <ferror@plt+0xc4ac>
  4100c0:	bl	40f80c <ferror@plt+0xac1c>
  4100c4:	str	w0, [sp, #136]
  4100c8:	ldr	w0, [sp, #136]
  4100cc:	cmp	w0, #0x20
  4100d0:	cset	w1, hi  // hi = pmore
  4100d4:	and	w1, w1, #0xff
  4100d8:	cmp	w1, #0x0
  4100dc:	b.ne	41010c <ferror@plt+0xb51c>  // b.any
  4100e0:	mov	x1, #0x1                   	// #1
  4100e4:	lsl	x1, x1, x0
  4100e8:	mov	x0, #0x1200                	// #4608
  4100ec:	movk	x0, #0x1, lsl #32
  4100f0:	and	x0, x1, x0
  4100f4:	cmp	x0, #0x0
  4100f8:	cset	w0, ne  // ne = any
  4100fc:	and	w0, w0, #0xff
  410100:	cmp	w0, #0x0
  410104:	b.eq	41010c <ferror@plt+0xb51c>  // b.none
  410108:	b	4100c0 <ferror@plt+0xb4d0>
  41010c:	ldr	w0, [sp, #136]
  410110:	bl	40f9d8 <ferror@plt+0xade8>
  410114:	nop
  410118:	nop
  41011c:	ldr	x0, [sp, #24]
  410120:	mov	w1, #0xd                   	// #13
  410124:	str	w1, [x0]
  410128:	b	41109c <ferror@plt+0xc4ac>
  41012c:	str	wzr, [sp, #140]
  410130:	adrp	x0, 461000 <sentence_end_required_spaces>
  410134:	add	x0, x0, #0xd10
  410138:	ldr	w0, [x0]
  41013c:	ldr	w1, [sp, #140]
  410140:	cmp	w1, w0
  410144:	b.lt	4101a0 <ferror@plt+0xb5b0>  // b.tstop
  410148:	adrp	x0, 461000 <sentence_end_required_spaces>
  41014c:	add	x0, x0, #0xd10
  410150:	ldr	w0, [x0]
  410154:	add	w0, w0, #0x5
  410158:	lsl	w1, w0, #1
  41015c:	adrp	x0, 461000 <sentence_end_required_spaces>
  410160:	add	x0, x0, #0xd10
  410164:	str	w1, [x0]
  410168:	adrp	x0, 461000 <sentence_end_required_spaces>
  41016c:	add	x0, x0, #0xd18
  410170:	ldr	x2, [x0]
  410174:	adrp	x0, 461000 <sentence_end_required_spaces>
  410178:	add	x0, x0, #0xd10
  41017c:	ldr	w0, [x0]
  410180:	sxtw	x0, w0
  410184:	mov	x1, x0
  410188:	mov	x0, x2
  41018c:	bl	404560 <xrealloc@plt>
  410190:	mov	x1, x0
  410194:	adrp	x0, 461000 <sentence_end_required_spaces>
  410198:	add	x0, x0, #0xd18
  41019c:	str	x1, [x0]
  4101a0:	adrp	x0, 461000 <sentence_end_required_spaces>
  4101a4:	add	x0, x0, #0xd18
  4101a8:	ldr	x1, [x0]
  4101ac:	ldr	w0, [sp, #140]
  4101b0:	add	w2, w0, #0x1
  4101b4:	str	w2, [sp, #140]
  4101b8:	sxtw	x0, w0
  4101bc:	add	x0, x1, x0
  4101c0:	ldr	w1, [sp, #136]
  4101c4:	and	w1, w1, #0xff
  4101c8:	strb	w1, [x0]
  4101cc:	bl	40f80c <ferror@plt+0xac1c>
  4101d0:	str	w0, [sp, #136]
  4101d4:	ldr	w0, [sp, #136]
  4101d8:	cmp	w0, #0x7a
  4101dc:	b.gt	410850 <ferror@plt+0xbc60>
  4101e0:	ldr	w0, [sp, #136]
  4101e4:	cmp	w0, #0x41
  4101e8:	b.ge	410218 <ferror@plt+0xb628>  // b.tcont
  4101ec:	ldr	w0, [sp, #136]
  4101f0:	cmp	w0, #0x22
  4101f4:	b.eq	41024c <ferror@plt+0xb65c>  // b.none
  4101f8:	ldr	w0, [sp, #136]
  4101fc:	cmp	w0, #0x22
  410200:	b.lt	410850 <ferror@plt+0xbc60>  // b.tstop
  410204:	ldr	w0, [sp, #136]
  410208:	sub	w0, w0, #0x30
  41020c:	cmp	w0, #0x9
  410210:	b.hi	410850 <ferror@plt+0xbc60>  // b.pmore
  410214:	b	410130 <ferror@plt+0xb540>
  410218:	ldr	w0, [sp, #136]
  41021c:	sub	w0, w0, #0x41
  410220:	mov	x1, #0x1                   	// #1
  410224:	lsl	x1, x1, x0
  410228:	mov	x0, #0xffffffff43ffffff    	// #-3154116609
  41022c:	movk	x0, #0x3ff, lsl #48
  410230:	and	x0, x1, x0
  410234:	cmp	x0, #0x0
  410238:	cset	w0, ne  // ne = any
  41023c:	and	w0, w0, #0xff
  410240:	cmp	w0, #0x0
  410244:	b.eq	410850 <ferror@plt+0xbc60>  // b.none
  410248:	b	410130 <ferror@plt+0xb540>
  41024c:	ldr	w0, [sp, #140]
  410250:	cmp	w0, #0x2
  410254:	b.ne	41028c <ferror@plt+0xb69c>  // b.any
  410258:	adrp	x0, 461000 <sentence_end_required_spaces>
  41025c:	add	x0, x0, #0xd18
  410260:	ldr	x0, [x0]
  410264:	ldrb	w0, [x0]
  410268:	cmp	w0, #0x75
  41026c:	b.ne	41028c <ferror@plt+0xb69c>  // b.any
  410270:	adrp	x0, 461000 <sentence_end_required_spaces>
  410274:	add	x0, x0, #0xd18
  410278:	ldr	x0, [x0]
  41027c:	add	x0, x0, #0x1
  410280:	ldrb	w0, [x0]
  410284:	cmp	w0, #0x38
  410288:	b.eq	410e64 <ferror@plt+0xc274>  // b.none
  41028c:	adrp	x0, 461000 <sentence_end_required_spaces>
  410290:	add	x0, x0, #0xc65
  410294:	ldrb	w0, [x0]
  410298:	cmp	w0, #0x0
  41029c:	b.eq	410850 <ferror@plt+0xbc60>  // b.none
  4102a0:	ldr	w0, [sp, #140]
  4102a4:	cmp	w0, #0x1
  4102a8:	b.eq	410340 <ferror@plt+0xb750>  // b.none
  4102ac:	ldr	w0, [sp, #140]
  4102b0:	cmp	w0, #0x2
  4102b4:	b.ne	410300 <ferror@plt+0xb710>  // b.any
  4102b8:	adrp	x0, 461000 <sentence_end_required_spaces>
  4102bc:	add	x0, x0, #0xd18
  4102c0:	ldr	x0, [x0]
  4102c4:	ldrb	w0, [x0]
  4102c8:	cmp	w0, #0x75
  4102cc:	b.eq	410340 <ferror@plt+0xb750>  // b.none
  4102d0:	adrp	x0, 461000 <sentence_end_required_spaces>
  4102d4:	add	x0, x0, #0xd18
  4102d8:	ldr	x0, [x0]
  4102dc:	ldrb	w0, [x0]
  4102e0:	cmp	w0, #0x55
  4102e4:	b.eq	410340 <ferror@plt+0xb750>  // b.none
  4102e8:	adrp	x0, 461000 <sentence_end_required_spaces>
  4102ec:	add	x0, x0, #0xd18
  4102f0:	ldr	x0, [x0]
  4102f4:	ldrb	w0, [x0]
  4102f8:	cmp	w0, #0x4c
  4102fc:	b.eq	410340 <ferror@plt+0xb750>  // b.none
  410300:	ldr	w0, [sp, #140]
  410304:	cmp	w0, #0x3
  410308:	b.ne	410850 <ferror@plt+0xbc60>  // b.any
  41030c:	adrp	x0, 461000 <sentence_end_required_spaces>
  410310:	add	x0, x0, #0xd18
  410314:	ldr	x0, [x0]
  410318:	ldrb	w0, [x0]
  41031c:	cmp	w0, #0x75
  410320:	b.ne	410850 <ferror@plt+0xbc60>  // b.any
  410324:	adrp	x0, 461000 <sentence_end_required_spaces>
  410328:	add	x0, x0, #0xd18
  41032c:	ldr	x0, [x0]
  410330:	add	x0, x0, #0x1
  410334:	ldrb	w0, [x0]
  410338:	cmp	w0, #0x38
  41033c:	b.ne	410850 <ferror@plt+0xbc60>  // b.any
  410340:	adrp	x0, 461000 <sentence_end_required_spaces>
  410344:	add	x0, x0, #0xd18
  410348:	ldr	x1, [x0]
  41034c:	ldrsw	x0, [sp, #140]
  410350:	sub	x0, x0, #0x1
  410354:	add	x0, x1, x0
  410358:	ldrb	w0, [x0]
  41035c:	cmp	w0, #0x52
  410360:	b.ne	410850 <ferror@plt+0xbc60>  // b.any
  410364:	ldr	w0, [sp, #140]
  410368:	cmp	w0, #0x2
  41036c:	cset	w0, ne  // ne = any
  410370:	strb	w0, [sp, #123]
  410374:	adrp	x0, 463000 <program_name+0x1fa8>
  410378:	add	x0, x0, #0x598
  41037c:	ldr	w0, [x0]
  410380:	str	w0, [sp, #116]
  410384:	str	wzr, [sp, #140]
  410388:	adrp	x0, 461000 <sentence_end_required_spaces>
  41038c:	add	x0, x0, #0xd18
  410390:	ldr	x1, [x0]
  410394:	ldr	w0, [sp, #140]
  410398:	add	w2, w0, #0x1
  41039c:	str	w2, [sp, #140]
  4103a0:	sxtw	x0, w0
  4103a4:	add	x0, x1, x0
  4103a8:	mov	w1, #0x29                  	// #41
  4103ac:	strb	w1, [x0]
  4103b0:	bl	40f4b4 <ferror@plt+0xa8c4>
  4103b4:	str	w0, [sp, #136]
  4103b8:	ldr	w0, [sp, #136]
  4103bc:	cmp	w0, #0x3f
  4103c0:	b.gt	410450 <ferror@plt+0xb860>
  4103c4:	ldr	w0, [sp, #136]
  4103c8:	cmp	w0, #0x21
  4103cc:	b.ge	410408 <ferror@plt+0xb818>  // b.tcont
  4103d0:	b	4104c8 <ferror@plt+0xb8d8>
  4103d4:	ldr	w0, [sp, #136]
  4103d8:	sub	w0, w0, #0x41
  4103dc:	mov	x1, #0x1                   	// #1
  4103e0:	lsl	x1, x1, x0
  4103e4:	mov	x0, #0xffffffff77ffffff    	// #-2281701377
  4103e8:	movk	x0, #0x3fff, lsl #48
  4103ec:	and	x0, x1, x0
  4103f0:	cmp	x0, #0x0
  4103f4:	cset	w0, ne  // ne = any
  4103f8:	and	w0, w0, #0xff
  4103fc:	cmp	w0, #0x0
  410400:	b.ne	41046c <ferror@plt+0xb87c>  // b.any
  410404:	b	4104c8 <ferror@plt+0xb8d8>
  410408:	ldr	w0, [sp, #136]
  41040c:	mov	x1, #0x1                   	// #1
  410410:	lsl	x0, x1, x0
  410414:	mov	x1, #0xfcea00000000        	// #278081952546816
  410418:	movk	x1, #0xffff, lsl #48
  41041c:	and	x1, x0, x1
  410420:	cmp	x1, #0x0
  410424:	cset	w1, ne  // ne = any
  410428:	and	w1, w1, #0xff
  41042c:	cmp	w1, #0x0
  410430:	b.ne	41046c <ferror@plt+0xb87c>  // b.any
  410434:	and	x0, x0, #0x400000000
  410438:	cmp	x0, #0x0
  41043c:	cset	w0, ne  // ne = any
  410440:	and	w0, w0, #0xff
  410444:	cmp	w0, #0x0
  410448:	b.ne	410478 <ferror@plt+0xb888>  // b.any
  41044c:	b	4104c8 <ferror@plt+0xb8d8>
  410450:	ldr	w0, [sp, #136]
  410454:	cmp	w0, #0x7e
  410458:	b.gt	4104c8 <ferror@plt+0xb8d8>
  41045c:	ldr	w0, [sp, #136]
  410460:	cmp	w0, #0x41
  410464:	b.ge	4103d4 <ferror@plt+0xb7e4>  // b.tcont
  410468:	b	4104c8 <ferror@plt+0xb8d8>
  41046c:	mov	w0, #0x1                   	// #1
  410470:	strb	w0, [sp, #135]
  410474:	b	4104d0 <ferror@plt+0xb8e0>
  410478:	adrp	x0, 460000 <default_parse_debrief>
  41047c:	add	x0, x0, #0xfc8
  410480:	strb	wzr, [x0]
  410484:	adrp	x0, 443000 <ferror@plt+0x3e410>
  410488:	add	x0, x0, #0xf8
  41048c:	bl	404b80 <gettext@plt>
  410490:	mov	x1, x0
  410494:	adrp	x0, 463000 <program_name+0x1fa8>
  410498:	add	x0, x0, #0x588
  41049c:	ldr	x0, [x0]
  4104a0:	ldr	w4, [sp, #116]
  4104a4:	mov	x3, x0
  4104a8:	mov	x2, x1
  4104ac:	mov	w1, #0x0                   	// #0
  4104b0:	mov	w0, #0x0                   	// #0
  4104b4:	bl	4042f0 <error@plt>
  4104b8:	adrp	x0, 460000 <default_parse_debrief>
  4104bc:	add	x0, x0, #0xfc8
  4104c0:	mov	w1, #0x1                   	// #1
  4104c4:	strb	w1, [x0]
  4104c8:	strb	wzr, [sp, #135]
  4104cc:	nop
  4104d0:	ldrb	w0, [sp, #135]
  4104d4:	eor	w0, w0, #0x1
  4104d8:	and	w0, w0, #0xff
  4104dc:	cmp	w0, #0x0
  4104e0:	b.ne	410584 <ferror@plt+0xb994>  // b.any
  4104e4:	adrp	x0, 461000 <sentence_end_required_spaces>
  4104e8:	add	x0, x0, #0xd10
  4104ec:	ldr	w0, [x0]
  4104f0:	ldr	w1, [sp, #140]
  4104f4:	cmp	w1, w0
  4104f8:	b.lt	410554 <ferror@plt+0xb964>  // b.tstop
  4104fc:	adrp	x0, 461000 <sentence_end_required_spaces>
  410500:	add	x0, x0, #0xd10
  410504:	ldr	w0, [x0]
  410508:	add	w0, w0, #0x5
  41050c:	lsl	w1, w0, #1
  410510:	adrp	x0, 461000 <sentence_end_required_spaces>
  410514:	add	x0, x0, #0xd10
  410518:	str	w1, [x0]
  41051c:	adrp	x0, 461000 <sentence_end_required_spaces>
  410520:	add	x0, x0, #0xd18
  410524:	ldr	x2, [x0]
  410528:	adrp	x0, 461000 <sentence_end_required_spaces>
  41052c:	add	x0, x0, #0xd10
  410530:	ldr	w0, [x0]
  410534:	sxtw	x0, w0
  410538:	mov	x1, x0
  41053c:	mov	x0, x2
  410540:	bl	404560 <xrealloc@plt>
  410544:	mov	x1, x0
  410548:	adrp	x0, 461000 <sentence_end_required_spaces>
  41054c:	add	x0, x0, #0xd18
  410550:	str	x1, [x0]
  410554:	adrp	x0, 461000 <sentence_end_required_spaces>
  410558:	add	x0, x0, #0xd18
  41055c:	ldr	x1, [x0]
  410560:	ldr	w0, [sp, #140]
  410564:	add	w2, w0, #0x1
  410568:	str	w2, [sp, #140]
  41056c:	sxtw	x0, w0
  410570:	add	x0, x1, x0
  410574:	ldr	w1, [sp, #136]
  410578:	and	w1, w1, #0xff
  41057c:	strb	w1, [x0]
  410580:	b	4103b0 <ferror@plt+0xb7c0>
  410584:	nop
  410588:	ldr	w0, [sp, #136]
  41058c:	cmp	w0, #0x28
  410590:	b.ne	410748 <ferror@plt+0xbb58>  // b.any
  410594:	ldrb	w0, [sp, #123]
  410598:	cmp	w0, #0x0
  41059c:	b.eq	4105cc <ferror@plt+0xb9dc>  // b.none
  4105a0:	adrp	x0, 463000 <program_name+0x1fa8>
  4105a4:	add	x0, x0, #0x588
  4105a8:	ldr	x1, [x0]
  4105ac:	adrp	x0, 463000 <program_name+0x1fa8>
  4105b0:	add	x0, x0, #0x598
  4105b4:	ldr	w2, [x0]
  4105b8:	add	x0, sp, #0x20
  4105bc:	mov	w3, w2
  4105c0:	mov	x2, x1
  4105c4:	mov	w1, #0x2                   	// #2
  4105c8:	bl	40999c <ferror@plt+0x4dac>
  4105cc:	str	wzr, [sp, #128]
  4105d0:	bl	40f4b4 <ferror@plt+0xa8c4>
  4105d4:	str	w0, [sp, #136]
  4105d8:	ldrb	w0, [sp, #123]
  4105dc:	cmp	w0, #0x0
  4105e0:	b.eq	4105f4 <ferror@plt+0xba04>  // b.none
  4105e4:	adrp	x0, 463000 <program_name+0x1fa8>
  4105e8:	add	x0, x0, #0x598
  4105ec:	ldr	w0, [x0]
  4105f0:	str	w0, [sp, #104]
  4105f4:	ldr	w0, [sp, #136]
  4105f8:	cmn	w0, #0x1
  4105fc:	b.eq	410744 <ferror@plt+0xbb54>  // b.none
  410600:	ldr	w1, [sp, #128]
  410604:	ldr	w0, [sp, #140]
  410608:	cmp	w1, w0
  41060c:	b.ge	41062c <ferror@plt+0xba3c>  // b.tcont
  410610:	adrp	x0, 461000 <sentence_end_required_spaces>
  410614:	add	x0, x0, #0xd18
  410618:	ldr	x1, [x0]
  41061c:	ldrsw	x0, [sp, #128]
  410620:	add	x0, x1, x0
  410624:	ldrb	w0, [x0]
  410628:	b	410630 <ferror@plt+0xba40>
  41062c:	mov	w0, #0x22                  	// #34
  410630:	ldr	w1, [sp, #136]
  410634:	cmp	w0, w1
  410638:	b.ne	4106b8 <ferror@plt+0xbac8>  // b.any
  41063c:	ldr	w1, [sp, #128]
  410640:	ldr	w0, [sp, #140]
  410644:	cmp	w1, w0
  410648:	b.ge	41065c <ferror@plt+0xba6c>  // b.tcont
  41064c:	ldr	w0, [sp, #128]
  410650:	add	w0, w0, #0x1
  410654:	str	w0, [sp, #128]
  410658:	b	4105d0 <ferror@plt+0xb9e0>
  41065c:	ldrb	w0, [sp, #123]
  410660:	cmp	w0, #0x0
  410664:	b.eq	4106a8 <ferror@plt+0xbab8>  // b.none
  410668:	ldr	x0, [sp, #24]
  41066c:	mov	w1, #0xa                   	// #10
  410670:	str	w1, [x0]
  410674:	add	x0, sp, #0x20
  410678:	bl	40a088 <ferror@plt+0x5498>
  41067c:	mov	x1, x0
  410680:	ldr	x0, [sp, #24]
  410684:	str	x1, [x0, #16]
  410688:	adrp	x0, 463000 <program_name+0x1fa8>
  41068c:	add	x0, x0, #0x558
  410690:	ldr	x0, [x0]
  410694:	bl	40e0a8 <ferror@plt+0x94b8>
  410698:	mov	x1, x0
  41069c:	ldr	x0, [sp, #24]
  4106a0:	str	x1, [x0, #24]
  4106a4:	b	41109c <ferror@plt+0xc4ac>
  4106a8:	ldr	x0, [sp, #24]
  4106ac:	mov	w1, #0xb                   	// #11
  4106b0:	str	w1, [x0]
  4106b4:	b	41109c <ferror@plt+0xc4ac>
  4106b8:	ldrb	w0, [sp, #123]
  4106bc:	cmp	w0, #0x0
  4106c0:	b.eq	41070c <ferror@plt+0xbb1c>  // b.none
  4106c4:	str	wzr, [sp, #124]
  4106c8:	b	4106fc <ferror@plt+0xbb0c>
  4106cc:	adrp	x0, 461000 <sentence_end_required_spaces>
  4106d0:	add	x0, x0, #0xd18
  4106d4:	ldr	x1, [x0]
  4106d8:	ldrsw	x0, [sp, #124]
  4106dc:	add	x0, x1, x0
  4106e0:	ldrb	w0, [x0]
  4106e4:	mov	w1, w0
  4106e8:	add	x0, sp, #0x20
  4106ec:	bl	409e38 <ferror@plt+0x5248>
  4106f0:	ldr	w0, [sp, #124]
  4106f4:	add	w0, w0, #0x1
  4106f8:	str	w0, [sp, #124]
  4106fc:	ldr	w1, [sp, #124]
  410700:	ldr	w0, [sp, #128]
  410704:	cmp	w1, w0
  410708:	b.lt	4106cc <ferror@plt+0xbadc>  // b.tstop
  41070c:	ldr	w0, [sp, #136]
  410710:	cmp	w0, #0x29
  410714:	b.ne	410724 <ferror@plt+0xbb34>  // b.any
  410718:	mov	w0, #0x1                   	// #1
  41071c:	str	w0, [sp, #128]
  410720:	b	4105d0 <ferror@plt+0xb9e0>
  410724:	ldrb	w0, [sp, #123]
  410728:	cmp	w0, #0x0
  41072c:	b.eq	41073c <ferror@plt+0xbb4c>  // b.none
  410730:	add	x0, sp, #0x20
  410734:	ldr	w1, [sp, #136]
  410738:	bl	409e38 <ferror@plt+0x5248>
  41073c:	str	wzr, [sp, #128]
  410740:	b	4105d0 <ferror@plt+0xb9e0>
  410744:	nop
  410748:	ldr	w0, [sp, #136]
  41074c:	cmn	w0, #0x1
  410750:	b.ne	4107b4 <ferror@plt+0xbbc4>  // b.any
  410754:	adrp	x0, 460000 <default_parse_debrief>
  410758:	add	x0, x0, #0xfc8
  41075c:	strb	wzr, [x0]
  410760:	adrp	x0, 443000 <ferror@plt+0x3e410>
  410764:	add	x0, x0, #0x150
  410768:	bl	404b80 <gettext@plt>
  41076c:	mov	x1, x0
  410770:	adrp	x0, 463000 <program_name+0x1fa8>
  410774:	add	x0, x0, #0x588
  410778:	ldr	x0, [x0]
  41077c:	ldr	w4, [sp, #116]
  410780:	mov	x3, x0
  410784:	mov	x2, x1
  410788:	mov	w1, #0x0                   	// #0
  41078c:	mov	w0, #0x0                   	// #0
  410790:	bl	4042f0 <error@plt>
  410794:	adrp	x0, 460000 <default_parse_debrief>
  410798:	add	x0, x0, #0xfc8
  41079c:	mov	w1, #0x1                   	// #1
  4107a0:	strb	w1, [x0]
  4107a4:	ldr	x0, [sp, #24]
  4107a8:	mov	w1, #0x1                   	// #1
  4107ac:	str	w1, [x0]
  4107b0:	b	41109c <ferror@plt+0xc4ac>
  4107b4:	ldr	w0, [sp, #136]
  4107b8:	cmp	w0, #0x22
  4107bc:	b.eq	41081c <ferror@plt+0xbc2c>  // b.none
  4107c0:	adrp	x0, 460000 <default_parse_debrief>
  4107c4:	add	x0, x0, #0xfc8
  4107c8:	strb	wzr, [x0]
  4107cc:	adrp	x0, 443000 <ferror@plt+0x3e410>
  4107d0:	add	x0, x0, #0x180
  4107d4:	bl	404b80 <gettext@plt>
  4107d8:	mov	x1, x0
  4107dc:	adrp	x0, 463000 <program_name+0x1fa8>
  4107e0:	add	x0, x0, #0x588
  4107e4:	ldr	x0, [x0]
  4107e8:	ldr	w4, [sp, #116]
  4107ec:	mov	x3, x0
  4107f0:	mov	x2, x1
  4107f4:	mov	w1, #0x0                   	// #0
  4107f8:	mov	w0, #0x0                   	// #0
  4107fc:	bl	4042f0 <error@plt>
  410800:	adrp	x0, 460000 <default_parse_debrief>
  410804:	add	x0, x0, #0xfc8
  410808:	mov	w1, #0x1                   	// #1
  41080c:	strb	w1, [x0]
  410810:	b	41081c <ferror@plt+0xbc2c>
  410814:	bl	40f4b4 <ferror@plt+0xa8c4>
  410818:	str	w0, [sp, #136]
  41081c:	ldr	w0, [sp, #136]
  410820:	cmn	w0, #0x1
  410824:	b.eq	410840 <ferror@plt+0xbc50>  // b.none
  410828:	ldr	w0, [sp, #136]
  41082c:	cmp	w0, #0x22
  410830:	b.eq	410840 <ferror@plt+0xbc50>  // b.none
  410834:	ldr	w0, [sp, #136]
  410838:	cmp	w0, #0xa
  41083c:	b.ne	410814 <ferror@plt+0xbc24>  // b.any
  410840:	ldr	x0, [sp, #24]
  410844:	mov	w1, #0xb                   	// #11
  410848:	str	w1, [x0]
  41084c:	b	41109c <ferror@plt+0xc4ac>
  410850:	ldr	w0, [sp, #136]
  410854:	bl	40f9d8 <ferror@plt+0xade8>
  410858:	nop
  41085c:	nop
  410860:	adrp	x0, 461000 <sentence_end_required_spaces>
  410864:	add	x0, x0, #0xd10
  410868:	ldr	w0, [x0]
  41086c:	ldr	w1, [sp, #140]
  410870:	cmp	w1, w0
  410874:	b.lt	4108d0 <ferror@plt+0xbce0>  // b.tstop
  410878:	adrp	x0, 461000 <sentence_end_required_spaces>
  41087c:	add	x0, x0, #0xd10
  410880:	ldr	w0, [x0]
  410884:	add	w0, w0, #0x5
  410888:	lsl	w1, w0, #1
  41088c:	adrp	x0, 461000 <sentence_end_required_spaces>
  410890:	add	x0, x0, #0xd10
  410894:	str	w1, [x0]
  410898:	adrp	x0, 461000 <sentence_end_required_spaces>
  41089c:	add	x0, x0, #0xd18
  4108a0:	ldr	x2, [x0]
  4108a4:	adrp	x0, 461000 <sentence_end_required_spaces>
  4108a8:	add	x0, x0, #0xd10
  4108ac:	ldr	w0, [x0]
  4108b0:	sxtw	x0, w0
  4108b4:	mov	x1, x0
  4108b8:	mov	x0, x2
  4108bc:	bl	404560 <xrealloc@plt>
  4108c0:	mov	x1, x0
  4108c4:	adrp	x0, 461000 <sentence_end_required_spaces>
  4108c8:	add	x0, x0, #0xd18
  4108cc:	str	x1, [x0]
  4108d0:	adrp	x0, 461000 <sentence_end_required_spaces>
  4108d4:	add	x0, x0, #0xd18
  4108d8:	ldr	x1, [x0]
  4108dc:	ldrsw	x0, [sp, #140]
  4108e0:	add	x0, x1, x0
  4108e4:	strb	wzr, [x0]
  4108e8:	adrp	x0, 461000 <sentence_end_required_spaces>
  4108ec:	add	x0, x0, #0xd18
  4108f0:	ldr	x0, [x0]
  4108f4:	bl	404630 <xstrdup@plt>
  4108f8:	mov	x1, x0
  4108fc:	ldr	x0, [sp, #24]
  410900:	str	x1, [x0, #8]
  410904:	ldr	x0, [sp, #24]
  410908:	mov	w1, #0x8                   	// #8
  41090c:	str	w1, [x0]
  410910:	b	41109c <ferror@plt+0xc4ac>
  410914:	bl	40f80c <ferror@plt+0xac1c>
  410918:	str	w0, [sp, #136]
  41091c:	ldr	w0, [sp, #136]
  410920:	bl	40f9d8 <ferror@plt+0xade8>
  410924:	ldr	w0, [sp, #136]
  410928:	sub	w0, w0, #0x30
  41092c:	cmp	w0, #0x9
  410930:	b.ls	410944 <ferror@plt+0xbd54>  // b.plast
  410934:	ldr	x0, [sp, #24]
  410938:	mov	w1, #0xb                   	// #11
  41093c:	str	w1, [x0]
  410940:	b	41109c <ferror@plt+0xc4ac>
  410944:	mov	w0, #0x2e                  	// #46
  410948:	str	w0, [sp, #136]
  41094c:	nop
  410950:	str	wzr, [sp, #140]
  410954:	adrp	x0, 461000 <sentence_end_required_spaces>
  410958:	add	x0, x0, #0xd10
  41095c:	ldr	w0, [x0]
  410960:	ldr	w1, [sp, #140]
  410964:	cmp	w1, w0
  410968:	b.lt	4109c4 <ferror@plt+0xbdd4>  // b.tstop
  41096c:	adrp	x0, 461000 <sentence_end_required_spaces>
  410970:	add	x0, x0, #0xd10
  410974:	ldr	w0, [x0]
  410978:	add	w0, w0, #0x5
  41097c:	lsl	w1, w0, #1
  410980:	adrp	x0, 461000 <sentence_end_required_spaces>
  410984:	add	x0, x0, #0xd10
  410988:	str	w1, [x0]
  41098c:	adrp	x0, 461000 <sentence_end_required_spaces>
  410990:	add	x0, x0, #0xd18
  410994:	ldr	x2, [x0]
  410998:	adrp	x0, 461000 <sentence_end_required_spaces>
  41099c:	add	x0, x0, #0xd10
  4109a0:	ldr	w0, [x0]
  4109a4:	sxtw	x0, w0
  4109a8:	mov	x1, x0
  4109ac:	mov	x0, x2
  4109b0:	bl	404560 <xrealloc@plt>
  4109b4:	mov	x1, x0
  4109b8:	adrp	x0, 461000 <sentence_end_required_spaces>
  4109bc:	add	x0, x0, #0xd18
  4109c0:	str	x1, [x0]
  4109c4:	adrp	x0, 461000 <sentence_end_required_spaces>
  4109c8:	add	x0, x0, #0xd18
  4109cc:	ldr	x1, [x0]
  4109d0:	ldr	w0, [sp, #140]
  4109d4:	add	w2, w0, #0x1
  4109d8:	str	w2, [sp, #140]
  4109dc:	sxtw	x0, w0
  4109e0:	add	x0, x1, x0
  4109e4:	ldr	w1, [sp, #136]
  4109e8:	and	w1, w1, #0xff
  4109ec:	strb	w1, [x0]
  4109f0:	bl	40f80c <ferror@plt+0xac1c>
  4109f4:	str	w0, [sp, #136]
  4109f8:	ldr	w0, [sp, #136]
  4109fc:	cmp	w0, #0x7a
  410a00:	b.gt	410ce0 <ferror@plt+0xc0f0>
  410a04:	ldr	w0, [sp, #136]
  410a08:	cmp	w0, #0x41
  410a0c:	b.ge	410a44 <ferror@plt+0xbe54>  // b.tcont
  410a10:	ldr	w0, [sp, #136]
  410a14:	cmp	w0, #0x39
  410a18:	b.gt	410ce0 <ferror@plt+0xc0f0>
  410a1c:	ldr	w0, [sp, #136]
  410a20:	cmp	w0, #0x30
  410a24:	b.ge	410d0c <ferror@plt+0xc11c>  // b.tcont
  410a28:	ldr	w0, [sp, #136]
  410a2c:	cmp	w0, #0x27
  410a30:	b.eq	410ba0 <ferror@plt+0xbfb0>  // b.none
  410a34:	ldr	w0, [sp, #136]
  410a38:	cmp	w0, #0x2e
  410a3c:	b.eq	410d0c <ferror@plt+0xc11c>  // b.none
  410a40:	b	410ce0 <ferror@plt+0xc0f0>
  410a44:	ldr	w0, [sp, #136]
  410a48:	sub	w0, w0, #0x41
  410a4c:	mov	x1, #0x1                   	// #1
  410a50:	lsl	x0, x1, x0
  410a54:	mov	x1, #0x7fef                	// #32751
  410a58:	movk	x1, #0x3ff, lsl #16
  410a5c:	movk	x1, #0x7fef, lsl #32
  410a60:	movk	x1, #0x3ff, lsl #48
  410a64:	and	x1, x0, x1
  410a68:	cmp	x1, #0x0
  410a6c:	cset	w1, ne  // ne = any
  410a70:	and	w1, w1, #0xff
  410a74:	cmp	w1, #0x0
  410a78:	b.ne	410d0c <ferror@plt+0xc11c>  // b.any
  410a7c:	mov	x1, #0x8010                	// #32784
  410a80:	movk	x1, #0x8010, lsl #32
  410a84:	and	x1, x0, x1
  410a88:	cmp	x1, #0x0
  410a8c:	cset	w1, ne  // ne = any
  410a90:	and	w1, w1, #0xff
  410a94:	cmp	w1, #0x0
  410a98:	b.ne	410ab8 <ferror@plt+0xbec8>  // b.any
  410a9c:	and	x0, x0, #0x40000000
  410aa0:	cmp	x0, #0x0
  410aa4:	cset	w0, ne  // ne = any
  410aa8:	and	w0, w0, #0xff
  410aac:	cmp	w0, #0x0
  410ab0:	b.ne	410b80 <ferror@plt+0xbf90>  // b.any
  410ab4:	b	410ce0 <ferror@plt+0xc0f0>
  410ab8:	adrp	x0, 461000 <sentence_end_required_spaces>
  410abc:	add	x0, x0, #0xd10
  410ac0:	ldr	w0, [x0]
  410ac4:	ldr	w1, [sp, #140]
  410ac8:	cmp	w1, w0
  410acc:	b.lt	410b28 <ferror@plt+0xbf38>  // b.tstop
  410ad0:	adrp	x0, 461000 <sentence_end_required_spaces>
  410ad4:	add	x0, x0, #0xd10
  410ad8:	ldr	w0, [x0]
  410adc:	add	w0, w0, #0x5
  410ae0:	lsl	w1, w0, #1
  410ae4:	adrp	x0, 461000 <sentence_end_required_spaces>
  410ae8:	add	x0, x0, #0xd10
  410aec:	str	w1, [x0]
  410af0:	adrp	x0, 461000 <sentence_end_required_spaces>
  410af4:	add	x0, x0, #0xd18
  410af8:	ldr	x2, [x0]
  410afc:	adrp	x0, 461000 <sentence_end_required_spaces>
  410b00:	add	x0, x0, #0xd10
  410b04:	ldr	w0, [x0]
  410b08:	sxtw	x0, w0
  410b0c:	mov	x1, x0
  410b10:	mov	x0, x2
  410b14:	bl	404560 <xrealloc@plt>
  410b18:	mov	x1, x0
  410b1c:	adrp	x0, 461000 <sentence_end_required_spaces>
  410b20:	add	x0, x0, #0xd18
  410b24:	str	x1, [x0]
  410b28:	adrp	x0, 461000 <sentence_end_required_spaces>
  410b2c:	add	x0, x0, #0xd18
  410b30:	ldr	x1, [x0]
  410b34:	ldr	w0, [sp, #140]
  410b38:	add	w2, w0, #0x1
  410b3c:	str	w2, [sp, #140]
  410b40:	sxtw	x0, w0
  410b44:	add	x0, x1, x0
  410b48:	ldr	w1, [sp, #136]
  410b4c:	and	w1, w1, #0xff
  410b50:	strb	w1, [x0]
  410b54:	bl	40f80c <ferror@plt+0xac1c>
  410b58:	str	w0, [sp, #136]
  410b5c:	ldr	w0, [sp, #136]
  410b60:	cmp	w0, #0x2b
  410b64:	b.eq	410d14 <ferror@plt+0xc124>  // b.none
  410b68:	ldr	w0, [sp, #136]
  410b6c:	cmp	w0, #0x2d
  410b70:	b.eq	410d14 <ferror@plt+0xc124>  // b.none
  410b74:	ldr	w0, [sp, #136]
  410b78:	bl	40f9d8 <ferror@plt+0xade8>
  410b7c:	b	410cec <ferror@plt+0xc0fc>
  410b80:	adrp	x0, 461000 <sentence_end_required_spaces>
  410b84:	add	x0, x0, #0xc65
  410b88:	ldrb	w0, [x0]
  410b8c:	cmp	w0, #0x0
  410b90:	b.ne	410d1c <ferror@plt+0xc12c>  // b.any
  410b94:	ldr	w0, [sp, #136]
  410b98:	bl	40f9d8 <ferror@plt+0xade8>
  410b9c:	b	410cec <ferror@plt+0xc0fc>
  410ba0:	adrp	x0, 461000 <sentence_end_required_spaces>
  410ba4:	add	x0, x0, #0xc65
  410ba8:	ldrb	w0, [x0]
  410bac:	cmp	w0, #0x0
  410bb0:	b.eq	410cdc <ferror@plt+0xc0ec>  // b.none
  410bb4:	bl	40f80c <ferror@plt+0xac1c>
  410bb8:	str	w0, [sp, #112]
  410bbc:	ldr	w0, [sp, #112]
  410bc0:	cmp	w0, #0x39
  410bc4:	b.gt	410c0c <ferror@plt+0xc01c>
  410bc8:	ldr	w0, [sp, #112]
  410bcc:	cmp	w0, #0x30
  410bd0:	b.ge	410c28 <ferror@plt+0xc038>  // b.tcont
  410bd4:	b	410cd0 <ferror@plt+0xc0e0>
  410bd8:	ldr	w0, [sp, #112]
  410bdc:	sub	w0, w0, #0x41
  410be0:	mov	x1, #0x1                   	// #1
  410be4:	lsl	x1, x1, x0
  410be8:	mov	x0, #0xffffffff43ffffff    	// #-3154116609
  410bec:	movk	x0, #0x3ff, lsl #48
  410bf0:	and	x0, x1, x0
  410bf4:	cmp	x0, #0x0
  410bf8:	cset	w0, ne  // ne = any
  410bfc:	and	w0, w0, #0xff
  410c00:	cmp	w0, #0x0
  410c04:	b.ne	410c28 <ferror@plt+0xc038>  // b.any
  410c08:	b	410cd0 <ferror@plt+0xc0e0>
  410c0c:	ldr	w0, [sp, #112]
  410c10:	cmp	w0, #0x7a
  410c14:	b.gt	410cd0 <ferror@plt+0xc0e0>
  410c18:	ldr	w0, [sp, #112]
  410c1c:	cmp	w0, #0x41
  410c20:	b.ge	410bd8 <ferror@plt+0xbfe8>  // b.tcont
  410c24:	b	410cd0 <ferror@plt+0xc0e0>
  410c28:	adrp	x0, 461000 <sentence_end_required_spaces>
  410c2c:	add	x0, x0, #0xd10
  410c30:	ldr	w0, [x0]
  410c34:	ldr	w1, [sp, #140]
  410c38:	cmp	w1, w0
  410c3c:	b.lt	410c98 <ferror@plt+0xc0a8>  // b.tstop
  410c40:	adrp	x0, 461000 <sentence_end_required_spaces>
  410c44:	add	x0, x0, #0xd10
  410c48:	ldr	w0, [x0]
  410c4c:	add	w0, w0, #0x5
  410c50:	lsl	w1, w0, #1
  410c54:	adrp	x0, 461000 <sentence_end_required_spaces>
  410c58:	add	x0, x0, #0xd10
  410c5c:	str	w1, [x0]
  410c60:	adrp	x0, 461000 <sentence_end_required_spaces>
  410c64:	add	x0, x0, #0xd18
  410c68:	ldr	x2, [x0]
  410c6c:	adrp	x0, 461000 <sentence_end_required_spaces>
  410c70:	add	x0, x0, #0xd10
  410c74:	ldr	w0, [x0]
  410c78:	sxtw	x0, w0
  410c7c:	mov	x1, x0
  410c80:	mov	x0, x2
  410c84:	bl	404560 <xrealloc@plt>
  410c88:	mov	x1, x0
  410c8c:	adrp	x0, 461000 <sentence_end_required_spaces>
  410c90:	add	x0, x0, #0xd18
  410c94:	str	x1, [x0]
  410c98:	adrp	x0, 461000 <sentence_end_required_spaces>
  410c9c:	add	x0, x0, #0xd18
  410ca0:	ldr	x1, [x0]
  410ca4:	ldr	w0, [sp, #140]
  410ca8:	add	w2, w0, #0x1
  410cac:	str	w2, [sp, #140]
  410cb0:	sxtw	x0, w0
  410cb4:	add	x0, x1, x0
  410cb8:	ldr	w1, [sp, #136]
  410cbc:	and	w1, w1, #0xff
  410cc0:	strb	w1, [x0]
  410cc4:	ldr	w0, [sp, #112]
  410cc8:	str	w0, [sp, #136]
  410ccc:	b	410d20 <ferror@plt+0xc130>
  410cd0:	ldr	w0, [sp, #112]
  410cd4:	bl	40f9d8 <ferror@plt+0xade8>
  410cd8:	b	410ce0 <ferror@plt+0xc0f0>
  410cdc:	nop
  410ce0:	ldr	w0, [sp, #136]
  410ce4:	bl	40f9d8 <ferror@plt+0xade8>
  410ce8:	nop
  410cec:	nop
  410cf0:	adrp	x0, 461000 <sentence_end_required_spaces>
  410cf4:	add	x0, x0, #0xd10
  410cf8:	ldr	w0, [x0]
  410cfc:	ldr	w1, [sp, #140]
  410d00:	cmp	w1, w0
  410d04:	b.lt	410d7c <ferror@plt+0xc18c>  // b.tstop
  410d08:	b	410d24 <ferror@plt+0xc134>
  410d0c:	nop
  410d10:	b	410954 <ferror@plt+0xbd64>
  410d14:	nop
  410d18:	b	410954 <ferror@plt+0xbd64>
  410d1c:	nop
  410d20:	b	410954 <ferror@plt+0xbd64>
  410d24:	adrp	x0, 461000 <sentence_end_required_spaces>
  410d28:	add	x0, x0, #0xd10
  410d2c:	ldr	w0, [x0]
  410d30:	add	w0, w0, #0x5
  410d34:	lsl	w1, w0, #1
  410d38:	adrp	x0, 461000 <sentence_end_required_spaces>
  410d3c:	add	x0, x0, #0xd10
  410d40:	str	w1, [x0]
  410d44:	adrp	x0, 461000 <sentence_end_required_spaces>
  410d48:	add	x0, x0, #0xd18
  410d4c:	ldr	x2, [x0]
  410d50:	adrp	x0, 461000 <sentence_end_required_spaces>
  410d54:	add	x0, x0, #0xd10
  410d58:	ldr	w0, [x0]
  410d5c:	sxtw	x0, w0
  410d60:	mov	x1, x0
  410d64:	mov	x0, x2
  410d68:	bl	404560 <xrealloc@plt>
  410d6c:	mov	x1, x0
  410d70:	adrp	x0, 461000 <sentence_end_required_spaces>
  410d74:	add	x0, x0, #0xd18
  410d78:	str	x1, [x0]
  410d7c:	adrp	x0, 461000 <sentence_end_required_spaces>
  410d80:	add	x0, x0, #0xd18
  410d84:	ldr	x1, [x0]
  410d88:	ldrsw	x0, [sp, #140]
  410d8c:	add	x0, x1, x0
  410d90:	strb	wzr, [x0]
  410d94:	ldr	x0, [sp, #24]
  410d98:	mov	w1, #0x9                   	// #9
  410d9c:	str	w1, [x0]
  410da0:	adrp	x0, 461000 <sentence_end_required_spaces>
  410da4:	add	x0, x0, #0xd18
  410da8:	ldr	x0, [x0]
  410dac:	bl	404760 <atol@plt>
  410db0:	mov	x1, x0
  410db4:	ldr	x0, [sp, #24]
  410db8:	str	x1, [x0, #32]
  410dbc:	b	41109c <ferror@plt+0xc4ac>
  410dc0:	bl	40f9f8 <ferror@plt+0xae08>
  410dc4:	str	w0, [sp, #136]
  410dc8:	ldr	w0, [sp, #136]
  410dcc:	cmn	w0, #0x5
  410dd0:	b.ne	410e3c <ferror@plt+0xc24c>  // b.any
  410dd4:	adrp	x0, 460000 <default_parse_debrief>
  410dd8:	add	x0, x0, #0xfc8
  410ddc:	strb	wzr, [x0]
  410de0:	adrp	x0, 443000 <ferror@plt+0x3e410>
  410de4:	add	x0, x0, #0x1b8
  410de8:	bl	404b80 <gettext@plt>
  410dec:	mov	x2, x0
  410df0:	adrp	x0, 463000 <program_name+0x1fa8>
  410df4:	add	x0, x0, #0x588
  410df8:	ldr	x1, [x0]
  410dfc:	adrp	x0, 463000 <program_name+0x1fa8>
  410e00:	add	x0, x0, #0x598
  410e04:	ldr	w0, [x0]
  410e08:	sub	w0, w0, #0x1
  410e0c:	mov	w4, w0
  410e10:	mov	x3, x1
  410e14:	mov	w1, #0x0                   	// #0
  410e18:	mov	w0, #0x0                   	// #0
  410e1c:	bl	4042f0 <error@plt>
  410e20:	adrp	x0, 460000 <default_parse_debrief>
  410e24:	add	x0, x0, #0xfc8
  410e28:	mov	w1, #0x1                   	// #1
  410e2c:	strb	w1, [x0]
  410e30:	mov	w0, #0xa                   	// #10
  410e34:	bl	40ff24 <ferror@plt+0xb334>
  410e38:	b	410e58 <ferror@plt+0xc268>
  410e3c:	ldr	w0, [sp, #136]
  410e40:	cmn	w0, #0x1
  410e44:	b.eq	410e58 <ferror@plt+0xc268>  // b.none
  410e48:	ldr	w0, [sp, #136]
  410e4c:	cmn	w0, #0x4
  410e50:	b.eq	410e58 <ferror@plt+0xc268>  // b.none
  410e54:	b	410dc0 <ferror@plt+0xc1d0>
  410e58:	ldr	x0, [sp, #24]
  410e5c:	str	wzr, [x0]
  410e60:	b	41109c <ferror@plt+0xc4ac>
  410e64:	nop
  410e68:	adrp	x0, 463000 <program_name+0x1fa8>
  410e6c:	add	x0, x0, #0x588
  410e70:	ldr	x1, [x0]
  410e74:	adrp	x0, 463000 <program_name+0x1fa8>
  410e78:	add	x0, x0, #0x598
  410e7c:	ldr	w2, [x0]
  410e80:	add	x0, sp, #0x20
  410e84:	mov	w3, w2
  410e88:	mov	x2, x1
  410e8c:	mov	w1, #0x2                   	// #2
  410e90:	bl	40999c <ferror@plt+0x4dac>
  410e94:	bl	40f9f8 <ferror@plt+0xae08>
  410e98:	str	w0, [sp, #136]
  410e9c:	adrp	x0, 463000 <program_name+0x1fa8>
  410ea0:	add	x0, x0, #0x598
  410ea4:	ldr	w0, [x0]
  410ea8:	str	w0, [sp, #104]
  410eac:	ldr	w0, [sp, #136]
  410eb0:	cmn	w0, #0x5
  410eb4:	b.ne	410f20 <ferror@plt+0xc330>  // b.any
  410eb8:	adrp	x0, 460000 <default_parse_debrief>
  410ebc:	add	x0, x0, #0xfc8
  410ec0:	strb	wzr, [x0]
  410ec4:	adrp	x0, 443000 <ferror@plt+0x3e410>
  410ec8:	add	x0, x0, #0x1e8
  410ecc:	bl	404b80 <gettext@plt>
  410ed0:	mov	x2, x0
  410ed4:	adrp	x0, 463000 <program_name+0x1fa8>
  410ed8:	add	x0, x0, #0x588
  410edc:	ldr	x1, [x0]
  410ee0:	adrp	x0, 463000 <program_name+0x1fa8>
  410ee4:	add	x0, x0, #0x598
  410ee8:	ldr	w0, [x0]
  410eec:	sub	w0, w0, #0x1
  410ef0:	mov	w4, w0
  410ef4:	mov	x3, x1
  410ef8:	mov	w1, #0x0                   	// #0
  410efc:	mov	w0, #0x0                   	// #0
  410f00:	bl	4042f0 <error@plt>
  410f04:	adrp	x0, 460000 <default_parse_debrief>
  410f08:	add	x0, x0, #0xfc8
  410f0c:	mov	w1, #0x1                   	// #1
  410f10:	strb	w1, [x0]
  410f14:	mov	w0, #0xa                   	// #10
  410f18:	bl	40ff24 <ferror@plt+0xb334>
  410f1c:	b	410fbc <ferror@plt+0xc3cc>
  410f20:	ldr	w0, [sp, #136]
  410f24:	cmn	w0, #0x1
  410f28:	b.eq	410fbc <ferror@plt+0xc3cc>  // b.none
  410f2c:	ldr	w0, [sp, #136]
  410f30:	cmn	w0, #0x3
  410f34:	b.eq	410fbc <ferror@plt+0xc3cc>  // b.none
  410f38:	ldr	w0, [sp, #136]
  410f3c:	cmn	w0, #0x4
  410f40:	b.ne	410f4c <ferror@plt+0xc35c>  // b.any
  410f44:	mov	w0, #0x27                  	// #39
  410f48:	str	w0, [sp, #136]
  410f4c:	ldr	w0, [sp, #136]
  410f50:	cmp	w0, #0xff
  410f54:	b.le	410fac <ferror@plt+0xc3bc>
  410f58:	ldr	w0, [sp, #136]
  410f5c:	cmp	w0, #0xff
  410f60:	b.le	410f78 <ferror@plt+0xc388>
  410f64:	ldr	w1, [sp, #136]
  410f68:	mov	w0, #0xff                  	// #255
  410f6c:	movk	w0, #0x11, lsl #16
  410f70:	cmp	w1, w0
  410f74:	b.le	410f98 <ferror@plt+0xc3a8>
  410f78:	adrp	x0, 443000 <ferror@plt+0x3e410>
  410f7c:	add	x3, x0, #0x460
  410f80:	mov	w2, #0x682                 	// #1666
  410f84:	adrp	x0, 443000 <ferror@plt+0x3e410>
  410f88:	add	x1, x0, #0x218
  410f8c:	adrp	x0, 443000 <ferror@plt+0x3e410>
  410f90:	add	x0, x0, #0x220
  410f94:	bl	404b00 <__assert_fail@plt>
  410f98:	ldr	w0, [sp, #136]
  410f9c:	sub	w1, w0, #0x100
  410fa0:	add	x0, sp, #0x20
  410fa4:	bl	409e88 <ferror@plt+0x5298>
  410fa8:	b	410e94 <ferror@plt+0xc2a4>
  410fac:	add	x0, sp, #0x20
  410fb0:	ldr	w1, [sp, #136]
  410fb4:	bl	409e38 <ferror@plt+0x5248>
  410fb8:	b	410e94 <ferror@plt+0xc2a4>
  410fbc:	ldr	x0, [sp, #24]
  410fc0:	mov	w1, #0xa                   	// #10
  410fc4:	str	w1, [x0]
  410fc8:	add	x0, sp, #0x20
  410fcc:	bl	40a088 <ferror@plt+0x5498>
  410fd0:	mov	x1, x0
  410fd4:	ldr	x0, [sp, #24]
  410fd8:	str	x1, [x0, #16]
  410fdc:	adrp	x0, 463000 <program_name+0x1fa8>
  410fe0:	add	x0, x0, #0x558
  410fe4:	ldr	x0, [x0]
  410fe8:	bl	40e0a8 <ferror@plt+0x94b8>
  410fec:	mov	x1, x0
  410ff0:	ldr	x0, [sp, #24]
  410ff4:	str	x1, [x0, #24]
  410ff8:	b	41109c <ferror@plt+0xc4ac>
  410ffc:	ldr	x0, [sp, #24]
  411000:	mov	w1, #0x4                   	// #4
  411004:	str	w1, [x0]
  411008:	b	41109c <ferror@plt+0xc4ac>
  41100c:	ldr	x0, [sp, #24]
  411010:	mov	w1, #0x5                   	// #5
  411014:	str	w1, [x0]
  411018:	b	41109c <ferror@plt+0xc4ac>
  41101c:	ldr	x0, [sp, #24]
  411020:	mov	w1, #0x6                   	// #6
  411024:	str	w1, [x0]
  411028:	b	41109c <ferror@plt+0xc4ac>
  41102c:	ldr	x0, [sp, #24]
  411030:	mov	w1, #0x3                   	// #3
  411034:	str	w1, [x0]
  411038:	b	41109c <ferror@plt+0xc4ac>
  41103c:	ldr	x0, [sp, #24]
  411040:	mov	w1, #0x7                   	// #7
  411044:	str	w1, [x0]
  411048:	b	41109c <ferror@plt+0xc4ac>
  41104c:	adrp	x0, 461000 <sentence_end_required_spaces>
  411050:	add	x0, x0, #0xc64
  411054:	ldrb	w0, [x0]
  411058:	cmp	w0, #0x0
  41105c:	b.eq	41108c <ferror@plt+0xc49c>  // b.none
  411060:	ldr	x0, [sp, #24]
  411064:	mov	w1, #0xc                   	// #12
  411068:	str	w1, [x0]
  41106c:	adrp	x0, 463000 <program_name+0x1fa8>
  411070:	add	x0, x0, #0x558
  411074:	ldr	x0, [x0]
  411078:	bl	40e0a8 <ferror@plt+0x94b8>
  41107c:	mov	x1, x0
  411080:	ldr	x0, [sp, #24]
  411084:	str	x1, [x0, #24]
  411088:	b	41109c <ferror@plt+0xc4ac>
  41108c:	ldr	x0, [sp, #24]
  411090:	mov	w1, #0xb                   	// #11
  411094:	str	w1, [x0]
  411098:	nop
  41109c:	ldp	x29, x30, [sp], #144
  4110a0:	ret
  4110a4:	stp	x29, x30, [sp, #-32]!
  4110a8:	mov	x29, sp
  4110ac:	str	x0, [sp, #24]
  4110b0:	ldr	x0, [sp, #24]
  4110b4:	ldr	w0, [x0]
  4110b8:	cmp	w0, #0x1
  4110bc:	b.eq	411130 <ferror@plt+0xc540>  // b.none
  4110c0:	adrp	x0, 461000 <sentence_end_required_spaces>
  4110c4:	add	x0, x0, #0xc98
  4110c8:	ldr	w0, [x0]
  4110cc:	cmp	w0, #0x1
  4110d0:	b.ne	4110d8 <ferror@plt+0xc4e8>  // b.any
  4110d4:	bl	4047b0 <abort@plt>
  4110d8:	adrp	x0, 461000 <sentence_end_required_spaces>
  4110dc:	add	x0, x0, #0xc98
  4110e0:	ldr	w0, [x0]
  4110e4:	add	w2, w0, #0x1
  4110e8:	adrp	x1, 461000 <sentence_end_required_spaces>
  4110ec:	add	x1, x1, #0xc98
  4110f0:	str	w2, [x1]
  4110f4:	adrp	x1, 461000 <sentence_end_required_spaces>
  4110f8:	add	x2, x1, #0xc68
  4110fc:	sxtw	x1, w0
  411100:	mov	x0, x1
  411104:	lsl	x0, x0, #1
  411108:	add	x0, x0, x1
  41110c:	lsl	x0, x0, #4
  411110:	add	x0, x2, x0
  411114:	ldr	x1, [sp, #24]
  411118:	ldp	x2, x3, [x1]
  41111c:	stp	x2, x3, [x0]
  411120:	ldp	x2, x3, [x1, #16]
  411124:	stp	x2, x3, [x0, #16]
  411128:	ldp	x2, x3, [x1, #32]
  41112c:	stp	x2, x3, [x0, #32]
  411130:	nop
  411134:	ldp	x29, x30, [sp], #32
  411138:	ret
  41113c:	stp	x29, x30, [sp, #-80]!
  411140:	mov	x29, sp
  411144:	str	x0, [sp, #24]
  411148:	ldr	x0, [sp, #24]
  41114c:	bl	40ffc0 <ferror@plt+0xb3d0>
  411150:	ldr	x0, [sp, #24]
  411154:	ldr	w0, [x0]
  411158:	cmp	w0, #0x2
  41115c:	b.eq	411170 <ferror@plt+0xc580>  // b.none
  411160:	ldr	x0, [sp, #24]
  411164:	ldr	w0, [x0]
  411168:	cmp	w0, #0x1
  41116c:	b.ne	411180 <ferror@plt+0xc590>  // b.any
  411170:	adrp	x0, 461000 <sentence_end_required_spaces>
  411174:	add	x0, x0, #0xd20
  411178:	strb	wzr, [x0]
  41117c:	b	411218 <ferror@plt+0xc628>
  411180:	adrp	x0, 461000 <sentence_end_required_spaces>
  411184:	add	x0, x0, #0xd20
  411188:	ldrb	w0, [x0]
  41118c:	cmp	w0, #0x0
  411190:	b.eq	4111b4 <ferror@plt+0xc5c4>  // b.none
  411194:	ldr	x0, [sp, #24]
  411198:	ldr	w0, [x0]
  41119c:	cmp	w0, #0x3
  4111a0:	b.ne	411218 <ferror@plt+0xc628>  // b.any
  4111a4:	ldr	x0, [sp, #24]
  4111a8:	mov	w1, #0xb                   	// #11
  4111ac:	str	w1, [x0]
  4111b0:	b	411218 <ferror@plt+0xc628>
  4111b4:	ldr	x0, [sp, #24]
  4111b8:	ldr	w0, [x0]
  4111bc:	cmp	w0, #0xd
  4111c0:	b.ne	411208 <ferror@plt+0xc618>  // b.any
  4111c4:	add	x0, sp, #0x20
  4111c8:	bl	40ffc0 <ferror@plt+0xb3d0>
  4111cc:	ldr	w0, [sp, #32]
  4111d0:	cmp	w0, #0x3
  4111d4:	b.ne	411200 <ferror@plt+0xc610>  // b.any
  4111d8:	ldr	x0, [sp, #24]
  4111dc:	mov	x1, x0
  4111e0:	add	x0, sp, #0x20
  4111e4:	ldp	x2, x3, [x0]
  4111e8:	stp	x2, x3, [x1]
  4111ec:	ldp	x2, x3, [x0, #16]
  4111f0:	stp	x2, x3, [x1, #16]
  4111f4:	ldp	x2, x3, [x0, #32]
  4111f8:	stp	x2, x3, [x1, #32]
  4111fc:	b	411208 <ferror@plt+0xc618>
  411200:	add	x0, sp, #0x20
  411204:	bl	4110a4 <ferror@plt+0xc4b4>
  411208:	adrp	x0, 461000 <sentence_end_required_spaces>
  41120c:	add	x0, x0, #0xd20
  411210:	mov	w1, #0x1                   	// #1
  411214:	strb	w1, [x0]
  411218:	nop
  41121c:	ldp	x29, x30, [sp], #80
  411220:	ret
  411224:	stp	x29, x30, [sp, #-48]!
  411228:	mov	x29, sp
  41122c:	str	x0, [sp, #24]
  411230:	adrp	x0, 461000 <sentence_end_required_spaces>
  411234:	add	x0, x0, #0xd00
  411238:	ldr	w0, [x0]
  41123c:	cmp	w0, #0x0
  411240:	b.eq	4112b0 <ferror@plt+0xc6c0>  // b.none
  411244:	adrp	x0, 461000 <sentence_end_required_spaces>
  411248:	add	x0, x0, #0xd00
  41124c:	ldr	w0, [x0]
  411250:	sub	w1, w0, #0x1
  411254:	adrp	x0, 461000 <sentence_end_required_spaces>
  411258:	add	x0, x0, #0xd00
  41125c:	str	w1, [x0]
  411260:	adrp	x0, 461000 <sentence_end_required_spaces>
  411264:	add	x0, x0, #0xd00
  411268:	ldr	w1, [x0]
  41126c:	ldr	x3, [sp, #24]
  411270:	adrp	x0, 461000 <sentence_end_required_spaces>
  411274:	add	x2, x0, #0xca0
  411278:	sxtw	x1, w1
  41127c:	mov	x0, x1
  411280:	lsl	x0, x0, #1
  411284:	add	x0, x0, x1
  411288:	lsl	x0, x0, #4
  41128c:	add	x1, x2, x0
  411290:	mov	x0, x3
  411294:	ldp	x2, x3, [x1]
  411298:	stp	x2, x3, [x0]
  41129c:	ldp	x2, x3, [x1, #16]
  4112a0:	stp	x2, x3, [x0, #16]
  4112a4:	ldp	x2, x3, [x1, #32]
  4112a8:	stp	x2, x3, [x0, #32]
  4112ac:	b	4115c8 <ferror@plt+0xc9d8>
  4112b0:	ldr	x0, [sp, #24]
  4112b4:	bl	41113c <ferror@plt+0xc54c>
  4112b8:	ldr	x0, [sp, #24]
  4112bc:	ldr	w0, [x0]
  4112c0:	cmp	w0, #0x3
  4112c4:	b.ne	4115bc <ferror@plt+0xc9cc>  // b.any
  4112c8:	str	wzr, [sp, #44]
  4112cc:	ldr	x0, [sp, #24]
  4112d0:	bl	41113c <ferror@plt+0xc54c>
  4112d4:	ldr	x0, [sp, #24]
  4112d8:	ldr	w0, [x0]
  4112dc:	cmp	w0, #0x2
  4112e0:	b.eq	411410 <ferror@plt+0xc820>  // b.none
  4112e4:	ldr	x0, [sp, #24]
  4112e8:	ldr	w0, [x0]
  4112ec:	cmp	w0, #0x1
  4112f0:	b.eq	411410 <ferror@plt+0xc820>  // b.none
  4112f4:	ldr	x0, [sp, #24]
  4112f8:	ldr	w0, [x0]
  4112fc:	cmp	w0, #0xd
  411300:	b.eq	4112cc <ferror@plt+0xc6dc>  // b.none
  411304:	ldr	w0, [sp, #44]
  411308:	cmp	w0, #0x0
  41130c:	b.ne	411340 <ferror@plt+0xc750>  // b.any
  411310:	ldr	x0, [sp, #24]
  411314:	ldr	w0, [x0]
  411318:	cmp	w0, #0x8
  41131c:	b.ne	411340 <ferror@plt+0xc750>  // b.any
  411320:	ldr	x0, [sp, #24]
  411324:	ldr	x2, [x0, #8]
  411328:	adrp	x0, 443000 <ferror@plt+0x3e410>
  41132c:	add	x1, x0, #0x448
  411330:	mov	x0, x2
  411334:	bl	404840 <strcmp@plt>
  411338:	cmp	w0, #0x0
  41133c:	b.eq	4115c4 <ferror@plt+0xc9d4>  // b.none
  411340:	adrp	x0, 461000 <sentence_end_required_spaces>
  411344:	add	x0, x0, #0xd24
  411348:	ldr	w0, [x0]
  41134c:	ldr	w1, [sp, #44]
  411350:	cmp	w1, w0
  411354:	b.lt	4113c0 <ferror@plt+0xc7d0>  // b.tstop
  411358:	adrp	x0, 461000 <sentence_end_required_spaces>
  41135c:	add	x0, x0, #0xd24
  411360:	ldr	w0, [x0]
  411364:	add	w0, w0, #0x5
  411368:	lsl	w1, w0, #1
  41136c:	adrp	x0, 461000 <sentence_end_required_spaces>
  411370:	add	x0, x0, #0xd24
  411374:	str	w1, [x0]
  411378:	adrp	x0, 461000 <sentence_end_required_spaces>
  41137c:	add	x0, x0, #0xd28
  411380:	ldr	x2, [x0]
  411384:	adrp	x0, 461000 <sentence_end_required_spaces>
  411388:	add	x0, x0, #0xd24
  41138c:	ldr	w0, [x0]
  411390:	sxtw	x1, w0
  411394:	mov	x0, x1
  411398:	lsl	x0, x0, #1
  41139c:	add	x0, x0, x1
  4113a0:	lsl	x0, x0, #4
  4113a4:	mov	x1, x0
  4113a8:	mov	x0, x2
  4113ac:	bl	404560 <xrealloc@plt>
  4113b0:	mov	x1, x0
  4113b4:	adrp	x0, 461000 <sentence_end_required_spaces>
  4113b8:	add	x0, x0, #0xd28
  4113bc:	str	x1, [x0]
  4113c0:	adrp	x0, 461000 <sentence_end_required_spaces>
  4113c4:	add	x0, x0, #0xd28
  4113c8:	ldr	x2, [x0]
  4113cc:	ldr	w0, [sp, #44]
  4113d0:	add	w1, w0, #0x1
  4113d4:	str	w1, [sp, #44]
  4113d8:	sxtw	x1, w0
  4113dc:	mov	x0, x1
  4113e0:	lsl	x0, x0, #1
  4113e4:	add	x0, x0, x1
  4113e8:	lsl	x0, x0, #4
  4113ec:	add	x0, x2, x0
  4113f0:	ldr	x1, [sp, #24]
  4113f4:	ldp	x2, x3, [x1]
  4113f8:	stp	x2, x3, [x0]
  4113fc:	ldp	x2, x3, [x1, #16]
  411400:	stp	x2, x3, [x0, #16]
  411404:	ldp	x2, x3, [x1, #32]
  411408:	stp	x2, x3, [x0, #32]
  41140c:	b	4112cc <ferror@plt+0xc6dc>
  411410:	ldr	w0, [sp, #44]
  411414:	cmp	w0, #0x2
  411418:	b.le	4114e0 <ferror@plt+0xc8f0>
  41141c:	adrp	x0, 461000 <sentence_end_required_spaces>
  411420:	add	x0, x0, #0xd28
  411424:	ldr	x0, [x0]
  411428:	ldr	w0, [x0]
  41142c:	cmp	w0, #0x8
  411430:	b.ne	4114e0 <ferror@plt+0xc8f0>  // b.any
  411434:	adrp	x0, 461000 <sentence_end_required_spaces>
  411438:	add	x0, x0, #0xd28
  41143c:	ldr	x0, [x0]
  411440:	ldr	x2, [x0, #8]
  411444:	adrp	x0, 443000 <ferror@plt+0x3e410>
  411448:	add	x1, x0, #0x450
  41144c:	mov	x0, x2
  411450:	bl	404840 <strcmp@plt>
  411454:	cmp	w0, #0x0
  411458:	b.ne	4114e0 <ferror@plt+0xc8f0>  // b.any
  41145c:	adrp	x0, 461000 <sentence_end_required_spaces>
  411460:	add	x0, x0, #0xd28
  411464:	ldr	x0, [x0]
  411468:	add	x0, x0, #0x30
  41146c:	ldr	w0, [x0]
  411470:	cmp	w0, #0x9
  411474:	b.ne	4114e0 <ferror@plt+0xc8f0>  // b.any
  411478:	adrp	x0, 461000 <sentence_end_required_spaces>
  41147c:	add	x0, x0, #0xd28
  411480:	ldr	x0, [x0]
  411484:	add	x0, x0, #0x60
  411488:	ldr	w0, [x0]
  41148c:	cmp	w0, #0xa
  411490:	b.ne	4114e0 <ferror@plt+0xc8f0>  // b.any
  411494:	adrp	x0, 461000 <sentence_end_required_spaces>
  411498:	add	x0, x0, #0xd28
  41149c:	ldr	x0, [x0]
  4114a0:	add	x0, x0, #0x60
  4114a4:	ldr	x0, [x0, #16]
  4114a8:	bl	408c84 <ferror@plt+0x4094>
  4114ac:	mov	x1, x0
  4114b0:	adrp	x0, 463000 <program_name+0x1fa8>
  4114b4:	add	x0, x0, #0x588
  4114b8:	str	x1, [x0]
  4114bc:	adrp	x0, 461000 <sentence_end_required_spaces>
  4114c0:	add	x0, x0, #0xd28
  4114c4:	ldr	x0, [x0]
  4114c8:	add	x0, x0, #0x30
  4114cc:	ldr	x0, [x0, #32]
  4114d0:	mov	w1, w0
  4114d4:	adrp	x0, 463000 <program_name+0x1fa8>
  4114d8:	add	x0, x0, #0x598
  4114dc:	str	w1, [x0]
  4114e0:	ldr	w0, [sp, #44]
  4114e4:	cmp	w0, #0x1
  4114e8:	b.le	411568 <ferror@plt+0xc978>
  4114ec:	adrp	x0, 461000 <sentence_end_required_spaces>
  4114f0:	add	x0, x0, #0xd28
  4114f4:	ldr	x0, [x0]
  4114f8:	ldr	w0, [x0]
  4114fc:	cmp	w0, #0x9
  411500:	b.ne	411568 <ferror@plt+0xc978>  // b.any
  411504:	adrp	x0, 461000 <sentence_end_required_spaces>
  411508:	add	x0, x0, #0xd28
  41150c:	ldr	x0, [x0]
  411510:	add	x0, x0, #0x30
  411514:	ldr	w0, [x0]
  411518:	cmp	w0, #0xa
  41151c:	b.ne	411568 <ferror@plt+0xc978>  // b.any
  411520:	adrp	x0, 461000 <sentence_end_required_spaces>
  411524:	add	x0, x0, #0xd28
  411528:	ldr	x0, [x0]
  41152c:	add	x0, x0, #0x30
  411530:	ldr	x0, [x0, #16]
  411534:	bl	408c84 <ferror@plt+0x4094>
  411538:	mov	x1, x0
  41153c:	adrp	x0, 463000 <program_name+0x1fa8>
  411540:	add	x0, x0, #0x588
  411544:	str	x1, [x0]
  411548:	adrp	x0, 461000 <sentence_end_required_spaces>
  41154c:	add	x0, x0, #0xd28
  411550:	ldr	x0, [x0]
  411554:	ldr	x0, [x0, #32]
  411558:	mov	w1, w0
  41155c:	adrp	x0, 463000 <program_name+0x1fa8>
  411560:	add	x0, x0, #0x598
  411564:	str	w1, [x0]
  411568:	str	wzr, [sp, #40]
  41156c:	b	4115a4 <ferror@plt+0xc9b4>
  411570:	adrp	x0, 461000 <sentence_end_required_spaces>
  411574:	add	x0, x0, #0xd28
  411578:	ldr	x2, [x0]
  41157c:	ldrsw	x1, [sp, #40]
  411580:	mov	x0, x1
  411584:	lsl	x0, x0, #1
  411588:	add	x0, x0, x1
  41158c:	lsl	x0, x0, #4
  411590:	add	x0, x2, x0
  411594:	bl	40ff44 <ferror@plt+0xb354>
  411598:	ldr	w0, [sp, #40]
  41159c:	add	w0, w0, #0x1
  4115a0:	str	w0, [sp, #40]
  4115a4:	ldr	w1, [sp, #40]
  4115a8:	ldr	w0, [sp, #44]
  4115ac:	cmp	w1, w0
  4115b0:	b.lt	411570 <ferror@plt+0xc980>  // b.tstop
  4115b4:	bl	407950 <ferror@plt+0x2d60>
  4115b8:	b	4112b0 <ferror@plt+0xc6c0>
  4115bc:	nop
  4115c0:	b	4115c8 <ferror@plt+0xc9d8>
  4115c4:	nop
  4115c8:	ldp	x29, x30, [sp], #48
  4115cc:	ret
  4115d0:	stp	x29, x30, [sp, #-32]!
  4115d4:	mov	x29, sp
  4115d8:	str	x0, [sp, #24]
  4115dc:	ldr	x0, [sp, #24]
  4115e0:	ldr	w0, [x0]
  4115e4:	cmp	w0, #0x1
  4115e8:	b.eq	41165c <ferror@plt+0xca6c>  // b.none
  4115ec:	adrp	x0, 461000 <sentence_end_required_spaces>
  4115f0:	add	x0, x0, #0xd00
  4115f4:	ldr	w0, [x0]
  4115f8:	cmp	w0, #0x2
  4115fc:	b.ne	411604 <ferror@plt+0xca14>  // b.any
  411600:	bl	4047b0 <abort@plt>
  411604:	adrp	x0, 461000 <sentence_end_required_spaces>
  411608:	add	x0, x0, #0xd00
  41160c:	ldr	w0, [x0]
  411610:	add	w2, w0, #0x1
  411614:	adrp	x1, 461000 <sentence_end_required_spaces>
  411618:	add	x1, x1, #0xd00
  41161c:	str	w2, [x1]
  411620:	adrp	x1, 461000 <sentence_end_required_spaces>
  411624:	add	x2, x1, #0xca0
  411628:	sxtw	x1, w0
  41162c:	mov	x0, x1
  411630:	lsl	x0, x0, #1
  411634:	add	x0, x0, x1
  411638:	lsl	x0, x0, #4
  41163c:	add	x0, x2, x0
  411640:	ldr	x1, [sp, #24]
  411644:	ldp	x2, x3, [x1]
  411648:	stp	x2, x3, [x0]
  41164c:	ldp	x2, x3, [x1, #16]
  411650:	stp	x2, x3, [x0, #16]
  411654:	ldp	x2, x3, [x1, #32]
  411658:	stp	x2, x3, [x0, #32]
  41165c:	nop
  411660:	ldp	x29, x30, [sp], #32
  411664:	ret
  411668:	sub	sp, sp, #0x10
  41166c:	str	x0, [sp, #8]
  411670:	ldr	x0, [sp, #8]
  411674:	ldrb	w0, [x0]
  411678:	cmp	w0, #0x50
  41167c:	b.ne	41197c <ferror@plt+0xcd8c>  // b.any
  411680:	ldr	x0, [sp, #8]
  411684:	add	x0, x0, #0x1
  411688:	ldrb	w0, [x0]
  41168c:	cmp	w0, #0x52
  411690:	b.ne	41197c <ferror@plt+0xcd8c>  // b.any
  411694:	ldr	x0, [sp, #8]
  411698:	add	x0, x0, #0x2
  41169c:	ldrb	w0, [x0]
  4116a0:	cmp	w0, #0x49
  4116a4:	b.ne	41197c <ferror@plt+0xcd8c>  // b.any
  4116a8:	ldr	x0, [sp, #8]
  4116ac:	add	x0, x0, #0x3
  4116b0:	str	x0, [sp, #8]
  4116b4:	ldr	x0, [sp, #8]
  4116b8:	ldrb	w0, [x0]
  4116bc:	cmp	w0, #0x64
  4116c0:	b.eq	411714 <ferror@plt+0xcb24>  // b.none
  4116c4:	ldr	x0, [sp, #8]
  4116c8:	ldrb	w0, [x0]
  4116cc:	cmp	w0, #0x69
  4116d0:	b.eq	411714 <ferror@plt+0xcb24>  // b.none
  4116d4:	ldr	x0, [sp, #8]
  4116d8:	ldrb	w0, [x0]
  4116dc:	cmp	w0, #0x6f
  4116e0:	b.eq	411714 <ferror@plt+0xcb24>  // b.none
  4116e4:	ldr	x0, [sp, #8]
  4116e8:	ldrb	w0, [x0]
  4116ec:	cmp	w0, #0x75
  4116f0:	b.eq	411714 <ferror@plt+0xcb24>  // b.none
  4116f4:	ldr	x0, [sp, #8]
  4116f8:	ldrb	w0, [x0]
  4116fc:	cmp	w0, #0x78
  411700:	b.eq	411714 <ferror@plt+0xcb24>  // b.none
  411704:	ldr	x0, [sp, #8]
  411708:	ldrb	w0, [x0]
  41170c:	cmp	w0, #0x58
  411710:	b.ne	41197c <ferror@plt+0xcd8c>  // b.any
  411714:	ldr	x0, [sp, #8]
  411718:	add	x0, x0, #0x1
  41171c:	str	x0, [sp, #8]
  411720:	ldr	x0, [sp, #8]
  411724:	ldrb	w0, [x0]
  411728:	cmp	w0, #0x4d
  41172c:	b.ne	411774 <ferror@plt+0xcb84>  // b.any
  411730:	ldr	x0, [sp, #8]
  411734:	add	x0, x0, #0x1
  411738:	ldrb	w0, [x0]
  41173c:	cmp	w0, #0x41
  411740:	b.ne	411774 <ferror@plt+0xcb84>  // b.any
  411744:	ldr	x0, [sp, #8]
  411748:	add	x0, x0, #0x2
  41174c:	ldrb	w0, [x0]
  411750:	cmp	w0, #0x58
  411754:	b.ne	411774 <ferror@plt+0xcb84>  // b.any
  411758:	ldr	x0, [sp, #8]
  41175c:	add	x0, x0, #0x3
  411760:	ldrb	w0, [x0]
  411764:	cmp	w0, #0x0
  411768:	b.ne	411774 <ferror@plt+0xcb84>  // b.any
  41176c:	mov	w0, #0x1                   	// #1
  411770:	b	411980 <ferror@plt+0xcd90>
  411774:	ldr	x0, [sp, #8]
  411778:	ldrb	w0, [x0]
  41177c:	cmp	w0, #0x50
  411780:	b.ne	4117c8 <ferror@plt+0xcbd8>  // b.any
  411784:	ldr	x0, [sp, #8]
  411788:	add	x0, x0, #0x1
  41178c:	ldrb	w0, [x0]
  411790:	cmp	w0, #0x54
  411794:	b.ne	4117c8 <ferror@plt+0xcbd8>  // b.any
  411798:	ldr	x0, [sp, #8]
  41179c:	add	x0, x0, #0x2
  4117a0:	ldrb	w0, [x0]
  4117a4:	cmp	w0, #0x52
  4117a8:	b.ne	4117c8 <ferror@plt+0xcbd8>  // b.any
  4117ac:	ldr	x0, [sp, #8]
  4117b0:	add	x0, x0, #0x3
  4117b4:	ldrb	w0, [x0]
  4117b8:	cmp	w0, #0x0
  4117bc:	b.ne	4117c8 <ferror@plt+0xcbd8>  // b.any
  4117c0:	mov	w0, #0x1                   	// #1
  4117c4:	b	411980 <ferror@plt+0xcd90>
  4117c8:	ldr	x0, [sp, #8]
  4117cc:	ldrb	w0, [x0]
  4117d0:	cmp	w0, #0x4c
  4117d4:	b.ne	411838 <ferror@plt+0xcc48>  // b.any
  4117d8:	ldr	x0, [sp, #8]
  4117dc:	add	x0, x0, #0x1
  4117e0:	ldrb	w0, [x0]
  4117e4:	cmp	w0, #0x45
  4117e8:	b.ne	411838 <ferror@plt+0xcc48>  // b.any
  4117ec:	ldr	x0, [sp, #8]
  4117f0:	add	x0, x0, #0x2
  4117f4:	ldrb	w0, [x0]
  4117f8:	cmp	w0, #0x41
  4117fc:	b.ne	411838 <ferror@plt+0xcc48>  // b.any
  411800:	ldr	x0, [sp, #8]
  411804:	add	x0, x0, #0x3
  411808:	ldrb	w0, [x0]
  41180c:	cmp	w0, #0x53
  411810:	b.ne	411838 <ferror@plt+0xcc48>  // b.any
  411814:	ldr	x0, [sp, #8]
  411818:	add	x0, x0, #0x4
  41181c:	ldrb	w0, [x0]
  411820:	cmp	w0, #0x54
  411824:	b.ne	411838 <ferror@plt+0xcc48>  // b.any
  411828:	ldr	x0, [sp, #8]
  41182c:	add	x0, x0, #0x5
  411830:	str	x0, [sp, #8]
  411834:	b	411890 <ferror@plt+0xcca0>
  411838:	ldr	x0, [sp, #8]
  41183c:	ldrb	w0, [x0]
  411840:	cmp	w0, #0x46
  411844:	b.ne	411890 <ferror@plt+0xcca0>  // b.any
  411848:	ldr	x0, [sp, #8]
  41184c:	add	x0, x0, #0x1
  411850:	ldrb	w0, [x0]
  411854:	cmp	w0, #0x41
  411858:	b.ne	411890 <ferror@plt+0xcca0>  // b.any
  41185c:	ldr	x0, [sp, #8]
  411860:	add	x0, x0, #0x2
  411864:	ldrb	w0, [x0]
  411868:	cmp	w0, #0x53
  41186c:	b.ne	411890 <ferror@plt+0xcca0>  // b.any
  411870:	ldr	x0, [sp, #8]
  411874:	add	x0, x0, #0x3
  411878:	ldrb	w0, [x0]
  41187c:	cmp	w0, #0x54
  411880:	b.ne	411890 <ferror@plt+0xcca0>  // b.any
  411884:	ldr	x0, [sp, #8]
  411888:	add	x0, x0, #0x4
  41188c:	str	x0, [sp, #8]
  411890:	ldr	x0, [sp, #8]
  411894:	ldrb	w0, [x0]
  411898:	cmp	w0, #0x38
  41189c:	b.ne	4118bc <ferror@plt+0xcccc>  // b.any
  4118a0:	ldr	x0, [sp, #8]
  4118a4:	add	x0, x0, #0x1
  4118a8:	ldrb	w0, [x0]
  4118ac:	cmp	w0, #0x0
  4118b0:	b.ne	4118bc <ferror@plt+0xcccc>  // b.any
  4118b4:	mov	w0, #0x1                   	// #1
  4118b8:	b	411980 <ferror@plt+0xcd90>
  4118bc:	ldr	x0, [sp, #8]
  4118c0:	ldrb	w0, [x0]
  4118c4:	cmp	w0, #0x31
  4118c8:	b.ne	4118fc <ferror@plt+0xcd0c>  // b.any
  4118cc:	ldr	x0, [sp, #8]
  4118d0:	add	x0, x0, #0x1
  4118d4:	ldrb	w0, [x0]
  4118d8:	cmp	w0, #0x36
  4118dc:	b.ne	4118fc <ferror@plt+0xcd0c>  // b.any
  4118e0:	ldr	x0, [sp, #8]
  4118e4:	add	x0, x0, #0x2
  4118e8:	ldrb	w0, [x0]
  4118ec:	cmp	w0, #0x0
  4118f0:	b.ne	4118fc <ferror@plt+0xcd0c>  // b.any
  4118f4:	mov	w0, #0x1                   	// #1
  4118f8:	b	411980 <ferror@plt+0xcd90>
  4118fc:	ldr	x0, [sp, #8]
  411900:	ldrb	w0, [x0]
  411904:	cmp	w0, #0x33
  411908:	b.ne	41193c <ferror@plt+0xcd4c>  // b.any
  41190c:	ldr	x0, [sp, #8]
  411910:	add	x0, x0, #0x1
  411914:	ldrb	w0, [x0]
  411918:	cmp	w0, #0x32
  41191c:	b.ne	41193c <ferror@plt+0xcd4c>  // b.any
  411920:	ldr	x0, [sp, #8]
  411924:	add	x0, x0, #0x2
  411928:	ldrb	w0, [x0]
  41192c:	cmp	w0, #0x0
  411930:	b.ne	41193c <ferror@plt+0xcd4c>  // b.any
  411934:	mov	w0, #0x1                   	// #1
  411938:	b	411980 <ferror@plt+0xcd90>
  41193c:	ldr	x0, [sp, #8]
  411940:	ldrb	w0, [x0]
  411944:	cmp	w0, #0x36
  411948:	b.ne	41197c <ferror@plt+0xcd8c>  // b.any
  41194c:	ldr	x0, [sp, #8]
  411950:	add	x0, x0, #0x1
  411954:	ldrb	w0, [x0]
  411958:	cmp	w0, #0x34
  41195c:	b.ne	41197c <ferror@plt+0xcd8c>  // b.any
  411960:	ldr	x0, [sp, #8]
  411964:	add	x0, x0, #0x2
  411968:	ldrb	w0, [x0]
  41196c:	cmp	w0, #0x0
  411970:	b.ne	41197c <ferror@plt+0xcd8c>  // b.any
  411974:	mov	w0, #0x1                   	// #1
  411978:	b	411980 <ferror@plt+0xcd90>
  41197c:	mov	w0, #0x0                   	// #0
  411980:	add	sp, sp, #0x10
  411984:	ret
  411988:	stp	x29, x30, [sp, #-48]!
  41198c:	mov	x29, sp
  411990:	str	x0, [sp, #24]
  411994:	ldr	x0, [sp, #24]
  411998:	bl	411224 <ferror@plt+0xc634>
  41199c:	ldr	x0, [sp, #24]
  4119a0:	ldr	w0, [x0]
  4119a4:	cmp	w0, #0x8
  4119a8:	b.ne	411a4c <ferror@plt+0xce5c>  // b.any
  4119ac:	ldr	x0, [sp, #24]
  4119b0:	ldr	x0, [x0, #8]
  4119b4:	bl	411668 <ferror@plt+0xca78>
  4119b8:	and	w0, w0, #0xff
  4119bc:	cmp	w0, #0x0
  4119c0:	b.eq	411a4c <ferror@plt+0xce5c>  // b.none
  4119c4:	ldr	x0, [sp, #24]
  4119c8:	ldr	x0, [x0, #8]
  4119cc:	mov	x1, x0
  4119d0:	adrp	x0, 443000 <ferror@plt+0x3e410>
  4119d4:	add	x0, x0, #0x458
  4119d8:	bl	404910 <xasprintf@plt>
  4119dc:	str	x0, [sp, #40]
  4119e0:	ldr	x0, [sp, #24]
  4119e4:	ldr	x0, [x0, #8]
  4119e8:	bl	4048f0 <free@plt>
  4119ec:	adrp	x0, 463000 <program_name+0x1fa8>
  4119f0:	add	x0, x0, #0x588
  4119f4:	ldr	x1, [x0]
  4119f8:	adrp	x0, 463000 <program_name+0x1fa8>
  4119fc:	add	x0, x0, #0x598
  411a00:	ldr	w0, [x0]
  411a04:	mov	w3, w0
  411a08:	mov	x2, x1
  411a0c:	mov	w1, #0x2                   	// #2
  411a10:	ldr	x0, [sp, #40]
  411a14:	bl	408ab0 <ferror@plt+0x3ec0>
  411a18:	mov	x1, x0
  411a1c:	ldr	x0, [sp, #24]
  411a20:	str	x1, [x0, #16]
  411a24:	adrp	x0, 463000 <program_name+0x1fa8>
  411a28:	add	x0, x0, #0x558
  411a2c:	ldr	x0, [x0]
  411a30:	bl	40e0a8 <ferror@plt+0x94b8>
  411a34:	mov	x1, x0
  411a38:	ldr	x0, [sp, #24]
  411a3c:	str	x1, [x0, #24]
  411a40:	ldr	x0, [sp, #24]
  411a44:	mov	w1, #0xa                   	// #10
  411a48:	str	w1, [x0]
  411a4c:	nop
  411a50:	ldp	x29, x30, [sp], #48
  411a54:	ret
  411a58:	stp	x29, x30, [sp, #-32]!
  411a5c:	mov	x29, sp
  411a60:	str	x0, [sp, #24]
  411a64:	ldr	x0, [sp, #24]
  411a68:	bl	4115d0 <ferror@plt+0xc9e0>
  411a6c:	nop
  411a70:	ldp	x29, x30, [sp], #32
  411a74:	ret
  411a78:	stp	x29, x30, [sp, #-32]!
  411a7c:	mov	x29, sp
  411a80:	str	x0, [sp, #24]
  411a84:	ldr	x0, [sp, #24]
  411a88:	bl	411988 <ferror@plt+0xcd98>
  411a8c:	ldr	x0, [sp, #24]
  411a90:	ldr	w0, [x0]
  411a94:	cmp	w0, #0xd
  411a98:	b.eq	411af0 <ferror@plt+0xcf00>  // b.none
  411a9c:	ldr	x0, [sp, #24]
  411aa0:	ldr	w0, [x0]
  411aa4:	cmp	w0, #0x2
  411aa8:	b.ne	411b00 <ferror@plt+0xcf10>  // b.any
  411aac:	adrp	x0, 461000 <sentence_end_required_spaces>
  411ab0:	add	x0, x0, #0xc60
  411ab4:	ldr	w0, [x0]
  411ab8:	add	w1, w0, #0x1
  411abc:	adrp	x0, 461000 <sentence_end_required_spaces>
  411ac0:	add	x0, x0, #0xc60
  411ac4:	str	w1, [x0]
  411ac8:	adrp	x0, 461000 <sentence_end_required_spaces>
  411acc:	add	x0, x0, #0xc5c
  411ad0:	ldr	w1, [x0]
  411ad4:	adrp	x0, 461000 <sentence_end_required_spaces>
  411ad8:	add	x0, x0, #0xc58
  411adc:	ldr	w0, [x0]
  411ae0:	cmp	w1, w0
  411ae4:	b.le	411af8 <ferror@plt+0xcf08>
  411ae8:	bl	407950 <ferror@plt+0x2d60>
  411aec:	b	411af8 <ferror@plt+0xcf08>
  411af0:	nop
  411af4:	b	411a84 <ferror@plt+0xce94>
  411af8:	nop
  411afc:	b	411a84 <ferror@plt+0xce94>
  411b00:	nop
  411b04:	nop
  411b08:	ldp	x29, x30, [sp], #32
  411b0c:	ret
  411b10:	stp	x29, x30, [sp, #-32]!
  411b14:	mov	x29, sp
  411b18:	str	x0, [sp, #24]
  411b1c:	ldr	x0, [sp, #24]
  411b20:	bl	411a58 <ferror@plt+0xce68>
  411b24:	nop
  411b28:	ldp	x29, x30, [sp], #32
  411b2c:	ret
  411b30:	stp	x29, x30, [sp, #-80]!
  411b34:	mov	x29, sp
  411b38:	str	x0, [sp, #24]
  411b3c:	ldr	x0, [sp, #24]
  411b40:	bl	411a78 <ferror@plt+0xce88>
  411b44:	ldr	x0, [sp, #24]
  411b48:	ldr	w0, [x0]
  411b4c:	cmp	w0, #0xc
  411b50:	b.ne	411bb0 <ferror@plt+0xcfc0>  // b.any
  411b54:	add	x0, sp, #0x20
  411b58:	bl	411a78 <ferror@plt+0xce88>
  411b5c:	ldr	w0, [sp, #32]
  411b60:	cmp	w0, #0xa
  411b64:	b.eq	411b74 <ferror@plt+0xcf84>  // b.none
  411b68:	add	x0, sp, #0x20
  411b6c:	bl	411b10 <ferror@plt+0xcf20>
  411b70:	b	411bb4 <ferror@plt+0xcfc4>
  411b74:	ldr	x0, [sp, #56]
  411b78:	bl	40e0dc <ferror@plt+0x94ec>
  411b7c:	ldr	x0, [sp, #24]
  411b80:	ldr	x0, [x0, #24]
  411b84:	str	x0, [sp, #56]
  411b88:	ldr	x0, [sp, #24]
  411b8c:	mov	x1, x0
  411b90:	add	x0, sp, #0x20
  411b94:	ldp	x2, x3, [x0]
  411b98:	stp	x2, x3, [x1]
  411b9c:	ldp	x2, x3, [x0, #16]
  411ba0:	stp	x2, x3, [x1, #16]
  411ba4:	ldp	x2, x3, [x0, #32]
  411ba8:	stp	x2, x3, [x1, #32]
  411bac:	b	411bb4 <ferror@plt+0xcfc4>
  411bb0:	nop
  411bb4:	ldp	x29, x30, [sp], #80
  411bb8:	ret
  411bbc:	stp	x29, x30, [sp, #-32]!
  411bc0:	mov	x29, sp
  411bc4:	str	x0, [sp, #24]
  411bc8:	ldr	x0, [sp, #24]
  411bcc:	bl	411b10 <ferror@plt+0xcf20>
  411bd0:	nop
  411bd4:	ldp	x29, x30, [sp], #32
  411bd8:	ret
  411bdc:	stp	x29, x30, [sp, #-80]!
  411be0:	mov	x29, sp
  411be4:	str	x0, [sp, #24]
  411be8:	ldr	x0, [sp, #24]
  411bec:	bl	411b30 <ferror@plt+0xcf40>
  411bf0:	ldr	x0, [sp, #24]
  411bf4:	ldr	w0, [x0]
  411bf8:	cmp	w0, #0xa
  411bfc:	b.ne	411c48 <ferror@plt+0xd058>  // b.any
  411c00:	add	x0, sp, #0x20
  411c04:	bl	411b30 <ferror@plt+0xcf40>
  411c08:	ldr	w0, [sp, #32]
  411c0c:	cmp	w0, #0xa
  411c10:	b.eq	411c20 <ferror@plt+0xd030>  // b.none
  411c14:	add	x0, sp, #0x20
  411c18:	bl	411bbc <ferror@plt+0xcfcc>
  411c1c:	b	411c4c <ferror@plt+0xd05c>
  411c20:	ldr	x0, [sp, #24]
  411c24:	ldr	x0, [x0, #16]
  411c28:	ldr	x1, [sp, #48]
  411c2c:	bl	40955c <ferror@plt+0x496c>
  411c30:	mov	x1, x0
  411c34:	ldr	x0, [sp, #24]
  411c38:	str	x1, [x0, #16]
  411c3c:	add	x0, sp, #0x20
  411c40:	bl	40ff44 <ferror@plt+0xb354>
  411c44:	b	411c00 <ferror@plt+0xd010>
  411c48:	nop
  411c4c:	ldp	x29, x30, [sp], #80
  411c50:	ret
  411c54:	stp	x29, x30, [sp, #-112]!
  411c58:	mov	x29, sp
  411c5c:	stp	x19, x20, [sp, #16]
  411c60:	str	x0, [sp, #40]
  411c64:	add	x0, sp, #0x38
  411c68:	bl	411bdc <ferror@plt+0xcfec>
  411c6c:	ldr	w0, [sp, #56]
  411c70:	cmp	w0, #0xc
  411c74:	b.eq	411ec0 <ferror@plt+0xd2d0>  // b.none
  411c78:	cmp	w0, #0xc
  411c7c:	b.hi	411ec8 <ferror@plt+0xd2d8>  // b.pmore
  411c80:	cmp	w0, #0xa
  411c84:	b.eq	411e5c <ferror@plt+0xd26c>  // b.none
  411c88:	cmp	w0, #0xa
  411c8c:	b.hi	411ec8 <ferror@plt+0xd2d8>  // b.pmore
  411c90:	cmp	w0, #0x8
  411c94:	b.eq	411cf0 <ferror@plt+0xd100>  // b.none
  411c98:	cmp	w0, #0x8
  411c9c:	b.hi	411ec8 <ferror@plt+0xd2d8>  // b.pmore
  411ca0:	cmp	w0, #0x7
  411ca4:	b.eq	411e34 <ferror@plt+0xd244>  // b.none
  411ca8:	cmp	w0, #0x7
  411cac:	b.hi	411ec8 <ferror@plt+0xd2d8>  // b.pmore
  411cb0:	cmp	w0, #0x6
  411cb4:	b.eq	411e0c <ferror@plt+0xd21c>  // b.none
  411cb8:	cmp	w0, #0x6
  411cbc:	b.hi	411ec8 <ferror@plt+0xd2d8>  // b.pmore
  411cc0:	cmp	w0, #0x5
  411cc4:	b.eq	411de4 <ferror@plt+0xd1f4>  // b.none
  411cc8:	cmp	w0, #0x5
  411ccc:	b.hi	411ec8 <ferror@plt+0xd2d8>  // b.pmore
  411cd0:	cmp	w0, #0x1
  411cd4:	b.eq	411ce4 <ferror@plt+0xd0f4>  // b.none
  411cd8:	cmp	w0, #0x4
  411cdc:	b.eq	411dbc <ferror@plt+0xd1cc>  // b.none
  411ce0:	b	411ec8 <ferror@plt+0xd2d8>
  411ce4:	ldr	x0, [sp, #40]
  411ce8:	str	wzr, [x0]
  411cec:	b	411ef0 <ferror@plt+0xd300>
  411cf0:	adrp	x0, 461000 <sentence_end_required_spaces>
  411cf4:	add	x0, x0, #0xc60
  411cf8:	ldr	w1, [x0]
  411cfc:	adrp	x0, 461000 <sentence_end_required_spaces>
  411d00:	add	x0, x0, #0xc5c
  411d04:	str	w1, [x0]
  411d08:	adrp	x0, 461000 <sentence_end_required_spaces>
  411d0c:	add	x0, x0, #0xc64
  411d10:	ldrb	w0, [x0]
  411d14:	cmp	w0, #0x0
  411d18:	b.eq	411d28 <ferror@plt+0xd138>  // b.none
  411d1c:	adrp	x0, 461000 <sentence_end_required_spaces>
  411d20:	add	x19, x0, #0xb98
  411d24:	b	411d30 <ferror@plt+0xd140>
  411d28:	adrp	x0, 461000 <sentence_end_required_spaces>
  411d2c:	add	x19, x0, #0xb20
  411d30:	ldr	x20, [sp, #64]
  411d34:	ldr	x0, [sp, #64]
  411d38:	bl	404280 <strlen@plt>
  411d3c:	mov	x1, x0
  411d40:	add	x0, sp, #0x68
  411d44:	mov	x3, x0
  411d48:	mov	x2, x1
  411d4c:	mov	x1, x20
  411d50:	mov	x0, x19
  411d54:	bl	404650 <hash_find_entry@plt>
  411d58:	cmp	w0, #0x0
  411d5c:	b.ne	411da0 <ferror@plt+0xd1b0>  // b.any
  411d60:	ldr	x0, [sp, #40]
  411d64:	mov	w1, #0x1                   	// #1
  411d68:	str	w1, [x0]
  411d6c:	ldr	x1, [sp, #104]
  411d70:	ldr	x0, [sp, #40]
  411d74:	str	x1, [x0, #8]
  411d78:	adrp	x0, 463000 <program_name+0x1fa8>
  411d7c:	add	x0, x0, #0x588
  411d80:	ldr	x1, [x0]
  411d84:	ldr	x0, [sp, #40]
  411d88:	str	x1, [x0, #40]
  411d8c:	ldr	w0, [sp, #96]
  411d90:	sxtw	x1, w0
  411d94:	ldr	x0, [sp, #40]
  411d98:	str	x1, [x0, #48]
  411d9c:	b	411dac <ferror@plt+0xd1bc>
  411da0:	ldr	x0, [sp, #40]
  411da4:	mov	w1, #0x2                   	// #2
  411da8:	str	w1, [x0]
  411dac:	ldr	x1, [sp, #64]
  411db0:	ldr	x0, [sp, #40]
  411db4:	str	x1, [x0, #16]
  411db8:	b	411ef0 <ferror@plt+0xd300>
  411dbc:	adrp	x0, 461000 <sentence_end_required_spaces>
  411dc0:	add	x0, x0, #0xc60
  411dc4:	ldr	w1, [x0]
  411dc8:	adrp	x0, 461000 <sentence_end_required_spaces>
  411dcc:	add	x0, x0, #0xc5c
  411dd0:	str	w1, [x0]
  411dd4:	ldr	x0, [sp, #40]
  411dd8:	mov	w1, #0x3                   	// #3
  411ddc:	str	w1, [x0]
  411de0:	b	411ef0 <ferror@plt+0xd300>
  411de4:	adrp	x0, 461000 <sentence_end_required_spaces>
  411de8:	add	x0, x0, #0xc60
  411dec:	ldr	w1, [x0]
  411df0:	adrp	x0, 461000 <sentence_end_required_spaces>
  411df4:	add	x0, x0, #0xc5c
  411df8:	str	w1, [x0]
  411dfc:	ldr	x0, [sp, #40]
  411e00:	mov	w1, #0x4                   	// #4
  411e04:	str	w1, [x0]
  411e08:	b	411ef0 <ferror@plt+0xd300>
  411e0c:	adrp	x0, 461000 <sentence_end_required_spaces>
  411e10:	add	x0, x0, #0xc60
  411e14:	ldr	w1, [x0]
  411e18:	adrp	x0, 461000 <sentence_end_required_spaces>
  411e1c:	add	x0, x0, #0xc5c
  411e20:	str	w1, [x0]
  411e24:	ldr	x0, [sp, #40]
  411e28:	mov	w1, #0x5                   	// #5
  411e2c:	str	w1, [x0]
  411e30:	b	411ef0 <ferror@plt+0xd300>
  411e34:	adrp	x0, 461000 <sentence_end_required_spaces>
  411e38:	add	x0, x0, #0xc60
  411e3c:	ldr	w1, [x0]
  411e40:	adrp	x0, 461000 <sentence_end_required_spaces>
  411e44:	add	x0, x0, #0xc5c
  411e48:	str	w1, [x0]
  411e4c:	ldr	x0, [sp, #40]
  411e50:	mov	w1, #0x6                   	// #6
  411e54:	str	w1, [x0]
  411e58:	b	411ef0 <ferror@plt+0xd300>
  411e5c:	adrp	x0, 461000 <sentence_end_required_spaces>
  411e60:	add	x0, x0, #0xc60
  411e64:	ldr	w1, [x0]
  411e68:	adrp	x0, 461000 <sentence_end_required_spaces>
  411e6c:	add	x0, x0, #0xc5c
  411e70:	str	w1, [x0]
  411e74:	ldr	x0, [sp, #40]
  411e78:	mov	w1, #0x7                   	// #7
  411e7c:	str	w1, [x0]
  411e80:	ldr	x1, [sp, #72]
  411e84:	ldr	x0, [sp, #40]
  411e88:	str	x1, [x0, #24]
  411e8c:	ldr	x1, [sp, #80]
  411e90:	ldr	x0, [sp, #40]
  411e94:	str	x1, [x0, #32]
  411e98:	adrp	x0, 463000 <program_name+0x1fa8>
  411e9c:	add	x0, x0, #0x588
  411ea0:	ldr	x1, [x0]
  411ea4:	ldr	x0, [sp, #40]
  411ea8:	str	x1, [x0, #40]
  411eac:	ldr	w0, [sp, #96]
  411eb0:	sxtw	x1, w0
  411eb4:	ldr	x0, [sp, #40]
  411eb8:	str	x1, [x0, #48]
  411ebc:	b	411ef0 <ferror@plt+0xd300>
  411ec0:	ldr	x0, [sp, #80]
  411ec4:	bl	40e0dc <ferror@plt+0x94ec>
  411ec8:	adrp	x0, 461000 <sentence_end_required_spaces>
  411ecc:	add	x0, x0, #0xc60
  411ed0:	ldr	w1, [x0]
  411ed4:	adrp	x0, 461000 <sentence_end_required_spaces>
  411ed8:	add	x0, x0, #0xc5c
  411edc:	str	w1, [x0]
  411ee0:	ldr	x0, [sp, #40]
  411ee4:	mov	w1, #0x8                   	// #8
  411ee8:	str	w1, [x0]
  411eec:	nop
  411ef0:	ldp	x19, x20, [sp, #16]
  411ef4:	ldp	x29, x30, [sp], #112
  411ef8:	ret
  411efc:	sub	sp, sp, #0xe0
  411f00:	stp	x29, x30, [sp, #16]
  411f04:	add	x29, sp, #0x10
  411f08:	stp	x19, x20, [sp, #32]
  411f0c:	str	x0, [sp, #88]
  411f10:	str	w1, [sp, #80]
  411f14:	stp	x2, x3, [sp, #64]
  411f18:	str	x4, [sp, #56]
  411f1c:	mov	w0, #0x1                   	// #1
  411f20:	str	w0, [sp, #220]
  411f24:	str	xzr, [sp, #208]
  411f28:	adrp	x0, 460000 <default_parse_debrief>
  411f2c:	add	x0, x0, #0xd58
  411f30:	ldp	x0, x1, [x0]
  411f34:	stp	x0, x1, [sp, #176]
  411f38:	adrp	x0, 460000 <default_parse_debrief>
  411f3c:	add	x0, x0, #0xd58
  411f40:	ldp	x0, x1, [x0]
  411f44:	stp	x0, x1, [sp, #160]
  411f48:	add	x0, sp, #0x40
  411f4c:	bl	40a264 <ferror@plt+0x5674>
  411f50:	mov	w1, w0
  411f54:	ldr	w0, [sp, #80]
  411f58:	bl	40a178 <ferror@plt+0x5588>
  411f5c:	str	w0, [sp, #152]
  411f60:	str	wzr, [sp, #216]
  411f64:	add	x0, sp, #0x60
  411f68:	bl	411c54 <ferror@plt+0xd064>
  411f6c:	ldr	w0, [sp, #96]
  411f70:	cmp	w0, #0x8
  411f74:	b.eq	4122f8 <ferror@plt+0xd708>  // b.none
  411f78:	cmp	w0, #0x8
  411f7c:	b.hi	412334 <ferror@plt+0xd744>  // b.pmore
  411f80:	cmp	w0, #0x7
  411f84:	b.eq	412234 <ferror@plt+0xd644>  // b.none
  411f88:	cmp	w0, #0x7
  411f8c:	b.hi	412334 <ferror@plt+0xd744>  // b.pmore
  411f90:	cmp	w0, #0x6
  411f94:	b.eq	4121b4 <ferror@plt+0xd5c4>  // b.none
  411f98:	cmp	w0, #0x6
  411f9c:	b.hi	412334 <ferror@plt+0xd744>  // b.pmore
  411fa0:	cmp	w0, #0x5
  411fa4:	b.eq	412168 <ferror@plt+0xd578>  // b.none
  411fa8:	cmp	w0, #0x5
  411fac:	b.hi	412334 <ferror@plt+0xd744>  // b.pmore
  411fb0:	cmp	w0, #0x4
  411fb4:	b.eq	412154 <ferror@plt+0xd564>  // b.none
  411fb8:	cmp	w0, #0x4
  411fbc:	b.hi	412334 <ferror@plt+0xd744>  // b.pmore
  411fc0:	cmp	w0, #0x3
  411fc4:	b.eq	4120d4 <ferror@plt+0xd4e4>  // b.none
  411fc8:	cmp	w0, #0x3
  411fcc:	b.hi	412334 <ferror@plt+0xd744>  // b.pmore
  411fd0:	cmp	w0, #0x2
  411fd4:	b.eq	412004 <ferror@plt+0xd414>  // b.none
  411fd8:	cmp	w0, #0x2
  411fdc:	b.hi	412334 <ferror@plt+0xd744>  // b.pmore
  411fe0:	cmp	w0, #0x0
  411fe4:	b.eq	412320 <ferror@plt+0xd730>  // b.none
  411fe8:	cmp	w0, #0x1
  411fec:	b.ne	412334 <ferror@plt+0xd744>  // b.any
  411ff0:	ldr	x0, [sp, #104]
  411ff4:	str	x0, [sp, #208]
  411ff8:	mov	w0, #0x1                   	// #1
  411ffc:	str	w0, [sp, #216]
  412000:	b	412008 <ferror@plt+0xd418>
  412004:	str	wzr, [sp, #216]
  412008:	adrp	x0, 461000 <sentence_end_required_spaces>
  41200c:	add	x0, x0, #0xd08
  412010:	ldr	x19, [x0]
  412014:	ldr	x20, [sp, #112]
  412018:	ldr	x0, [sp, #112]
  41201c:	bl	404280 <strlen@plt>
  412020:	mov	x2, x0
  412024:	mov	x1, x20
  412028:	mov	x0, x19
  41202c:	bl	40a32c <ferror@plt+0x573c>
  412030:	bl	40a240 <ferror@plt+0x5650>
  412034:	stp	x0, x1, [sp, #176]
  412038:	adrp	x0, 461000 <sentence_end_required_spaces>
  41203c:	add	x0, x0, #0xc64
  412040:	ldrb	w0, [x0]
  412044:	cmp	w0, #0x0
  412048:	b.eq	4120c8 <ferror@plt+0xd4d8>  // b.none
  41204c:	ldr	x0, [sp, #112]
  412050:	bl	404280 <strlen@plt>
  412054:	str	x0, [sp, #192]
  412058:	ldr	x2, [sp, #112]
  41205c:	ldr	x0, [sp, #192]
  412060:	add	x0, x0, #0x2
  412064:	mov	x1, x0
  412068:	mov	x0, x2
  41206c:	bl	404560 <xrealloc@plt>
  412070:	str	x0, [sp, #112]
  412074:	ldr	x1, [sp, #112]
  412078:	ldr	x0, [sp, #192]
  41207c:	add	x0, x1, x0
  412080:	mov	w1, #0x3a                  	// #58
  412084:	strb	w1, [x0]
  412088:	ldr	x1, [sp, #112]
  41208c:	ldr	x0, [sp, #192]
  412090:	add	x0, x0, #0x1
  412094:	add	x0, x1, x0
  412098:	strb	wzr, [x0]
  41209c:	adrp	x0, 461000 <sentence_end_required_spaces>
  4120a0:	add	x0, x0, #0xd08
  4120a4:	ldr	x3, [x0]
  4120a8:	ldr	x1, [sp, #112]
  4120ac:	ldr	x0, [sp, #192]
  4120b0:	add	x0, x0, #0x1
  4120b4:	mov	x2, x0
  4120b8:	mov	x0, x3
  4120bc:	bl	40a32c <ferror@plt+0x573c>
  4120c0:	bl	40a240 <ferror@plt+0x5650>
  4120c4:	stp	x0, x1, [sp, #160]
  4120c8:	ldr	x0, [sp, #112]
  4120cc:	bl	4048f0 <free@plt>
  4120d0:	b	412338 <ferror@plt+0xd748>
  4120d4:	ldr	w0, [sp, #216]
  4120d8:	cmp	w0, #0x0
  4120dc:	b.eq	4120e8 <ferror@plt+0xd4f8>  // b.none
  4120e0:	ldr	x0, [sp, #208]
  4120e4:	b	4120ec <ferror@plt+0xd4fc>
  4120e8:	mov	x0, #0x0                   	// #0
  4120ec:	mov	x1, x0
  4120f0:	ldr	x0, [sp, #88]
  4120f4:	bl	40b2a4 <ferror@plt+0x66b4>
  4120f8:	mov	x4, x0
  4120fc:	ldp	x2, x3, [sp, #176]
  412100:	ldr	w1, [sp, #152]
  412104:	ldr	x0, [sp, #88]
  412108:	bl	411efc <ferror@plt+0xd30c>
  41210c:	and	w0, w0, #0xff
  412110:	cmp	w0, #0x0
  412114:	b.eq	41212c <ferror@plt+0xd53c>  // b.none
  412118:	ldr	w1, [sp, #220]
  41211c:	ldr	x0, [sp, #56]
  412120:	bl	40bea0 <ferror@plt+0x72b0>
  412124:	mov	w0, #0x1                   	// #1
  412128:	b	41233c <ferror@plt+0xd74c>
  41212c:	adrp	x0, 460000 <default_parse_debrief>
  412130:	add	x0, x0, #0xd38
  412134:	ldp	x0, x1, [x0]
  412138:	stp	x0, x1, [sp, #176]
  41213c:	adrp	x0, 460000 <default_parse_debrief>
  412140:	add	x0, x0, #0xd38
  412144:	ldp	x0, x1, [x0]
  412148:	stp	x0, x1, [sp, #160]
  41214c:	str	wzr, [sp, #216]
  412150:	b	412338 <ferror@plt+0xd748>
  412154:	ldr	w1, [sp, #220]
  412158:	ldr	x0, [sp, #56]
  41215c:	bl	40bea0 <ferror@plt+0x72b0>
  412160:	mov	w0, #0x0                   	// #0
  412164:	b	41233c <ferror@plt+0xd74c>
  412168:	ldr	w0, [sp, #220]
  41216c:	add	w0, w0, #0x1
  412170:	str	w0, [sp, #220]
  412174:	add	x0, sp, #0x40
  412178:	bl	40a264 <ferror@plt+0x5674>
  41217c:	mov	w1, w0
  412180:	ldr	w0, [sp, #80]
  412184:	bl	40a178 <ferror@plt+0x5588>
  412188:	str	w0, [sp, #152]
  41218c:	adrp	x0, 460000 <default_parse_debrief>
  412190:	add	x0, x0, #0xd58
  412194:	ldp	x0, x1, [x0]
  412198:	stp	x0, x1, [sp, #176]
  41219c:	adrp	x0, 460000 <default_parse_debrief>
  4121a0:	add	x0, x0, #0xd58
  4121a4:	ldp	x0, x1, [x0]
  4121a8:	stp	x0, x1, [sp, #160]
  4121ac:	str	wzr, [sp, #216]
  4121b0:	b	412338 <ferror@plt+0xd748>
  4121b4:	adrp	x0, 461000 <sentence_end_required_spaces>
  4121b8:	add	x0, x0, #0xc64
  4121bc:	ldrb	w0, [x0]
  4121c0:	cmp	w0, #0x0
  4121c4:	b.eq	41220c <ferror@plt+0xd61c>  // b.none
  4121c8:	ldp	x0, x1, [sp, #160]
  4121cc:	stp	x0, x1, [sp, #64]
  4121d0:	add	x0, sp, #0x40
  4121d4:	bl	40a264 <ferror@plt+0x5674>
  4121d8:	mov	w1, w0
  4121dc:	ldr	w0, [sp, #152]
  4121e0:	bl	40a178 <ferror@plt+0x5588>
  4121e4:	str	w0, [sp, #152]
  4121e8:	adrp	x0, 460000 <default_parse_debrief>
  4121ec:	add	x0, x0, #0xd58
  4121f0:	ldp	x0, x1, [x0]
  4121f4:	stp	x0, x1, [sp, #176]
  4121f8:	adrp	x0, 460000 <default_parse_debrief>
  4121fc:	add	x0, x0, #0xd58
  412200:	ldp	x0, x1, [x0]
  412204:	stp	x0, x1, [sp, #160]
  412208:	b	41222c <ferror@plt+0xd63c>
  41220c:	adrp	x0, 460000 <default_parse_debrief>
  412210:	add	x0, x0, #0xd38
  412214:	ldp	x0, x1, [x0]
  412218:	stp	x0, x1, [sp, #176]
  41221c:	adrp	x0, 460000 <default_parse_debrief>
  412220:	add	x0, x0, #0xd38
  412224:	ldp	x0, x1, [x0]
  412228:	stp	x0, x1, [sp, #160]
  41222c:	str	wzr, [sp, #216]
  412230:	b	412338 <ferror@plt+0xd748>
  412234:	adrp	x0, 461000 <sentence_end_required_spaces>
  412238:	add	x0, x0, #0xb19
  41223c:	ldrb	w0, [x0]
  412240:	cmp	w0, #0x0
  412244:	b.eq	412294 <ferror@plt+0xd6a4>  // b.none
  412248:	ldr	x0, [sp, #120]
  41224c:	bl	408c84 <ferror@plt+0x4094>
  412250:	str	x0, [sp, #200]
  412254:	ldr	x0, [sp, #120]
  412258:	bl	40908c <ferror@plt+0x449c>
  41225c:	ldr	x1, [sp, #128]
  412260:	add	x0, sp, #0x60
  412264:	add	x0, x0, #0x28
  412268:	strb	wzr, [sp]
  41226c:	mov	x7, x1
  412270:	mov	x6, #0x0                   	// #0
  412274:	mov	x5, x0
  412278:	ldr	w4, [sp, #152]
  41227c:	mov	w3, #0x1                   	// #1
  412280:	ldr	x2, [sp, #200]
  412284:	mov	x1, #0x0                   	// #0
  412288:	ldr	x0, [sp, #88]
  41228c:	bl	40ce94 <ferror@plt+0x82a4>
  412290:	b	4122c8 <ferror@plt+0xd6d8>
  412294:	ldr	x0, [sp, #120]
  412298:	ldr	x1, [sp, #136]
  41229c:	ldr	x2, [sp, #144]
  4122a0:	ldr	x3, [sp, #128]
  4122a4:	mov	w7, #0x0                   	// #0
  4122a8:	mov	x6, x3
  4122ac:	mov	x5, x2
  4122b0:	mov	x4, x1
  4122b4:	ldr	w3, [sp, #152]
  4122b8:	mov	x2, x0
  4122bc:	ldr	w1, [sp, #220]
  4122c0:	ldr	x0, [sp, #56]
  4122c4:	bl	40bb14 <ferror@plt+0x6f24>
  4122c8:	ldr	x0, [sp, #128]
  4122cc:	bl	40e0dc <ferror@plt+0x94ec>
  4122d0:	adrp	x0, 460000 <default_parse_debrief>
  4122d4:	add	x0, x0, #0xd38
  4122d8:	ldp	x0, x1, [x0]
  4122dc:	stp	x0, x1, [sp, #176]
  4122e0:	adrp	x0, 460000 <default_parse_debrief>
  4122e4:	add	x0, x0, #0xd38
  4122e8:	ldp	x0, x1, [x0]
  4122ec:	stp	x0, x1, [sp, #160]
  4122f0:	str	wzr, [sp, #216]
  4122f4:	b	412338 <ferror@plt+0xd748>
  4122f8:	adrp	x0, 460000 <default_parse_debrief>
  4122fc:	add	x0, x0, #0xd38
  412300:	ldp	x0, x1, [x0]
  412304:	stp	x0, x1, [sp, #176]
  412308:	adrp	x0, 460000 <default_parse_debrief>
  41230c:	add	x0, x0, #0xd38
  412310:	ldp	x0, x1, [x0]
  412314:	stp	x0, x1, [sp, #160]
  412318:	str	wzr, [sp, #216]
  41231c:	b	412338 <ferror@plt+0xd748>
  412320:	ldr	w1, [sp, #220]
  412324:	ldr	x0, [sp, #56]
  412328:	bl	40bea0 <ferror@plt+0x72b0>
  41232c:	mov	w0, #0x1                   	// #1
  412330:	b	41233c <ferror@plt+0xd74c>
  412334:	bl	4047b0 <abort@plt>
  412338:	b	411f64 <ferror@plt+0xd374>
  41233c:	ldp	x19, x20, [sp, #32]
  412340:	ldp	x29, x30, [sp, #16]
  412344:	add	sp, sp, #0xe0
  412348:	ret
  41234c:	stp	x29, x30, [sp, #-80]!
  412350:	mov	x29, sp
  412354:	str	x0, [sp, #56]
  412358:	str	x1, [sp, #48]
  41235c:	str	x2, [sp, #40]
  412360:	str	x3, [sp, #32]
  412364:	str	x4, [sp, #24]
  412368:	ldr	x0, [sp, #24]
  41236c:	ldr	x0, [x0]
  412370:	ldr	x0, [x0]
  412374:	ldr	x0, [x0, #8]
  412378:	str	x0, [sp, #72]
  41237c:	adrp	x0, 461000 <sentence_end_required_spaces>
  412380:	add	x0, x0, #0xc18
  412384:	ldr	x1, [sp, #56]
  412388:	str	x1, [x0]
  41238c:	adrp	x0, 463000 <program_name+0x1fa8>
  412390:	add	x0, x0, #0x590
  412394:	ldr	x1, [sp, #48]
  412398:	str	x1, [x0]
  41239c:	ldr	x0, [sp, #40]
  4123a0:	bl	404630 <xstrdup@plt>
  4123a4:	mov	x1, x0
  4123a8:	adrp	x0, 463000 <program_name+0x1fa8>
  4123ac:	add	x0, x0, #0x588
  4123b0:	str	x1, [x0]
  4123b4:	adrp	x0, 463000 <program_name+0x1fa8>
  4123b8:	add	x0, x0, #0x598
  4123bc:	mov	w1, #0x1                   	// #1
  4123c0:	str	w1, [x0]
  4123c4:	adrp	x0, 461000 <sentence_end_required_spaces>
  4123c8:	add	x0, x0, #0xc60
  4123cc:	str	wzr, [x0]
  4123d0:	adrp	x0, 461000 <sentence_end_required_spaces>
  4123d4:	add	x0, x0, #0xc58
  4123d8:	mov	w1, #0xffffffff            	// #-1
  4123dc:	str	w1, [x0]
  4123e0:	adrp	x0, 461000 <sentence_end_required_spaces>
  4123e4:	add	x0, x0, #0xc5c
  4123e8:	mov	w1, #0xffffffff            	// #-1
  4123ec:	str	w1, [x0]
  4123f0:	adrp	x0, 461000 <sentence_end_required_spaces>
  4123f4:	add	x0, x0, #0xd08
  4123f8:	ldr	x1, [sp, #32]
  4123fc:	str	x1, [x0]
  412400:	bl	40e294 <ferror@plt+0x96a4>
  412404:	nop
  412408:	mov	x1, #0x0                   	// #0
  41240c:	ldr	x0, [sp, #72]
  412410:	bl	40b2a4 <ferror@plt+0x66b4>
  412414:	mov	x2, x0
  412418:	adrp	x0, 460000 <default_parse_debrief>
  41241c:	add	x1, x0, #0xd38
  412420:	adrp	x0, 461000 <sentence_end_required_spaces>
  412424:	add	x0, x0, #0xb10
  412428:	mov	x4, x2
  41242c:	ldp	x2, x3, [x1]
  412430:	ldr	w1, [x0]
  412434:	ldr	x0, [sp, #72]
  412438:	bl	411efc <ferror@plt+0xd30c>
  41243c:	and	w0, w0, #0xff
  412440:	eor	w0, w0, #0x1
  412444:	and	w0, w0, #0xff
  412448:	cmp	w0, #0x0
  41244c:	b.ne	412408 <ferror@plt+0xd818>  // b.any
  412450:	adrp	x0, 461000 <sentence_end_required_spaces>
  412454:	add	x0, x0, #0xc18
  412458:	str	xzr, [x0]
  41245c:	adrp	x0, 463000 <program_name+0x1fa8>
  412460:	add	x0, x0, #0x590
  412464:	str	xzr, [x0]
  412468:	adrp	x0, 463000 <program_name+0x1fa8>
  41246c:	add	x0, x0, #0x588
  412470:	str	xzr, [x0]
  412474:	adrp	x0, 463000 <program_name+0x1fa8>
  412478:	add	x0, x0, #0x598
  41247c:	str	wzr, [x0]
  412480:	nop
  412484:	ldp	x29, x30, [sp], #80
  412488:	ret
  41248c:	stp	x29, x30, [sp, #-64]!
  412490:	mov	x29, sp
  412494:	str	x0, [sp, #56]
  412498:	str	x1, [sp, #48]
  41249c:	str	x2, [sp, #40]
  4124a0:	str	x3, [sp, #32]
  4124a4:	str	x4, [sp, #24]
  4124a8:	adrp	x0, 461000 <sentence_end_required_spaces>
  4124ac:	add	x0, x0, #0xc64
  4124b0:	strb	wzr, [x0]
  4124b4:	adrp	x0, 461000 <sentence_end_required_spaces>
  4124b8:	add	x0, x0, #0xc65
  4124bc:	strb	wzr, [x0]
  4124c0:	ldr	x4, [sp, #24]
  4124c4:	ldr	x3, [sp, #32]
  4124c8:	ldr	x2, [sp, #40]
  4124cc:	ldr	x1, [sp, #48]
  4124d0:	ldr	x0, [sp, #56]
  4124d4:	bl	41234c <ferror@plt+0xd75c>
  4124d8:	nop
  4124dc:	ldp	x29, x30, [sp], #64
  4124e0:	ret
  4124e4:	stp	x29, x30, [sp, #-64]!
  4124e8:	mov	x29, sp
  4124ec:	str	x0, [sp, #56]
  4124f0:	str	x1, [sp, #48]
  4124f4:	str	x2, [sp, #40]
  4124f8:	str	x3, [sp, #32]
  4124fc:	str	x4, [sp, #24]
  412500:	adrp	x0, 461000 <sentence_end_required_spaces>
  412504:	add	x0, x0, #0xc64
  412508:	strb	wzr, [x0]
  41250c:	adrp	x0, 461000 <sentence_end_required_spaces>
  412510:	add	x0, x0, #0xc65
  412514:	mov	w1, #0x1                   	// #1
  412518:	strb	w1, [x0]
  41251c:	ldr	x4, [sp, #24]
  412520:	ldr	x3, [sp, #32]
  412524:	ldr	x2, [sp, #40]
  412528:	ldr	x1, [sp, #48]
  41252c:	ldr	x0, [sp, #56]
  412530:	bl	41234c <ferror@plt+0xd75c>
  412534:	nop
  412538:	ldp	x29, x30, [sp], #64
  41253c:	ret
  412540:	stp	x29, x30, [sp, #-64]!
  412544:	mov	x29, sp
  412548:	str	x0, [sp, #56]
  41254c:	str	x1, [sp, #48]
  412550:	str	x2, [sp, #40]
  412554:	str	x3, [sp, #32]
  412558:	str	x4, [sp, #24]
  41255c:	adrp	x0, 461000 <sentence_end_required_spaces>
  412560:	add	x0, x0, #0xc64
  412564:	mov	w1, #0x1                   	// #1
  412568:	strb	w1, [x0]
  41256c:	adrp	x0, 461000 <sentence_end_required_spaces>
  412570:	add	x0, x0, #0xc65
  412574:	strb	wzr, [x0]
  412578:	ldr	x4, [sp, #24]
  41257c:	ldr	x3, [sp, #32]
  412580:	ldr	x2, [sp, #40]
  412584:	ldr	x1, [sp, #48]
  412588:	ldr	x0, [sp, #56]
  41258c:	bl	41234c <ferror@plt+0xd75c>
  412590:	nop
  412594:	ldp	x29, x30, [sp], #64
  412598:	ret
  41259c:	sub	sp, sp, #0xa0
  4125a0:	stp	x29, x30, [sp, #48]
  4125a4:	add	x29, sp, #0x30
  4125a8:	str	x0, [sp, #120]
  4125ac:	str	x1, [sp, #112]
  4125b0:	str	x2, [sp, #104]
  4125b4:	str	x3, [sp, #96]
  4125b8:	str	x4, [sp, #88]
  4125bc:	str	x5, [sp, #80]
  4125c0:	str	x6, [sp, #72]
  4125c4:	str	x7, [sp, #64]
  4125c8:	adrp	x0, 463000 <program_name+0x1fa8>
  4125cc:	add	x0, x0, #0x550
  4125d0:	ldr	x0, [x0]
  4125d4:	cmp	x0, #0x0
  4125d8:	b.eq	4125fc <ferror@plt+0xda0c>  // b.none
  4125dc:	adrp	x0, 463000 <program_name+0x1fa8>
  4125e0:	add	x0, x0, #0x550
  4125e4:	ldr	x0, [x0]
  4125e8:	ldr	x2, [sp, #104]
  4125ec:	ldr	x1, [sp, #112]
  4125f0:	bl	404b50 <message_list_search@plt>
  4125f4:	cmp	x0, #0x0
  4125f8:	b.ne	4126d4 <ferror@plt+0xdae4>  // b.any
  4125fc:	ldr	x0, [sp, #112]
  412600:	cmp	x0, #0x0
  412604:	b.ne	412758 <ferror@plt+0xdb68>  // b.any
  412608:	ldr	x0, [sp, #104]
  41260c:	ldrb	w0, [x0]
  412610:	cmp	w0, #0x0
  412614:	b.ne	412758 <ferror@plt+0xdb68>  // b.any
  412618:	adrp	x0, 463000 <program_name+0x1fa8>
  41261c:	add	x0, x0, #0x560
  412620:	ldr	w0, [x0]
  412624:	cmp	w0, #0x0
  412628:	b.ne	412758 <ferror@plt+0xdb68>  // b.any
  41262c:	adrp	x0, 443000 <ferror@plt+0x3e410>
  412630:	add	x1, x0, #0x470
  412634:	ldr	x0, [sp, #80]
  412638:	bl	404a80 <strstr@plt>
  41263c:	str	x0, [sp, #152]
  412640:	ldr	x0, [sp, #152]
  412644:	cmp	x0, #0x0
  412648:	b.eq	4126dc <ferror@plt+0xdaec>  // b.none
  41264c:	ldr	x0, [sp, #152]
  412650:	add	x0, x0, #0x8
  412654:	str	x0, [sp, #152]
  412658:	adrp	x0, 443000 <ferror@plt+0x3e410>
  41265c:	add	x1, x0, #0x480
  412660:	ldr	x0, [sp, #152]
  412664:	bl	404ae0 <strcspn@plt>
  412668:	str	x0, [sp, #144]
  41266c:	ldr	x0, [sp, #144]
  412670:	add	x0, x0, #0x1
  412674:	bl	404620 <xmalloc@plt>
  412678:	str	x0, [sp, #136]
  41267c:	ldr	x2, [sp, #144]
  412680:	ldr	x1, [sp, #152]
  412684:	ldr	x0, [sp, #136]
  412688:	bl	404220 <memcpy@plt>
  41268c:	ldr	x1, [sp, #136]
  412690:	ldr	x0, [sp, #144]
  412694:	add	x0, x1, x0
  412698:	strb	wzr, [x0]
  41269c:	adrp	x0, 461000 <sentence_end_required_spaces>
  4126a0:	add	x0, x0, #0xd30
  4126a4:	ldr	x0, [x0]
  4126a8:	cmp	x0, #0x0
  4126ac:	b.eq	4126c0 <ferror@plt+0xdad0>  // b.none
  4126b0:	adrp	x0, 461000 <sentence_end_required_spaces>
  4126b4:	add	x0, x0, #0xd30
  4126b8:	ldr	x0, [x0]
  4126bc:	bl	4048f0 <free@plt>
  4126c0:	adrp	x0, 461000 <sentence_end_required_spaces>
  4126c4:	add	x0, x0, #0xd30
  4126c8:	ldr	x1, [sp, #136]
  4126cc:	str	x1, [x0]
  4126d0:	b	4126e0 <ferror@plt+0xdaf0>
  4126d4:	nop
  4126d8:	b	4126e0 <ferror@plt+0xdaf0>
  4126dc:	nop
  4126e0:	ldr	x0, [sp, #112]
  4126e4:	cmp	x0, #0x0
  4126e8:	b.eq	4126f4 <ferror@plt+0xdb04>  // b.none
  4126ec:	ldr	x0, [sp, #112]
  4126f0:	bl	4048f0 <free@plt>
  4126f4:	ldr	x0, [sp, #104]
  4126f8:	bl	4048f0 <free@plt>
  4126fc:	ldr	x0, [sp, #88]
  412700:	cmp	x0, #0x0
  412704:	b.eq	412710 <ferror@plt+0xdb20>  // b.none
  412708:	ldr	x0, [sp, #88]
  41270c:	bl	4048f0 <free@plt>
  412710:	ldr	x0, [sp, #80]
  412714:	bl	4048f0 <free@plt>
  412718:	ldr	x0, [sp, #160]
  41271c:	cmp	x0, #0x0
  412720:	b.eq	41272c <ferror@plt+0xdb3c>  // b.none
  412724:	ldr	x0, [sp, #160]
  412728:	bl	4048f0 <free@plt>
  41272c:	ldr	x0, [sp, #168]
  412730:	cmp	x0, #0x0
  412734:	b.eq	412740 <ferror@plt+0xdb50>  // b.none
  412738:	ldr	x0, [sp, #168]
  41273c:	bl	4048f0 <free@plt>
  412740:	ldr	x0, [sp, #176]
  412744:	cmp	x0, #0x0
  412748:	b.eq	4127a8 <ferror@plt+0xdbb8>  // b.none
  41274c:	ldr	x0, [sp, #176]
  412750:	bl	4048f0 <free@plt>
  412754:	b	4127a8 <ferror@plt+0xdbb8>
  412758:	ldrb	w0, [sp, #192]
  41275c:	strb	w0, [sp, #32]
  412760:	ldrb	w0, [sp, #184]
  412764:	strb	w0, [sp, #24]
  412768:	ldr	x0, [sp, #176]
  41276c:	str	x0, [sp, #16]
  412770:	ldr	x0, [sp, #168]
  412774:	str	x0, [sp, #8]
  412778:	ldr	x0, [sp, #160]
  41277c:	str	x0, [sp]
  412780:	ldr	x7, [sp, #64]
  412784:	ldr	x6, [sp, #72]
  412788:	ldr	x5, [sp, #80]
  41278c:	ldr	x4, [sp, #88]
  412790:	ldr	x3, [sp, #96]
  412794:	ldr	x2, [sp, #104]
  412798:	ldr	x1, [sp, #112]
  41279c:	ldr	x0, [sp, #120]
  4127a0:	bl	404a70 <default_add_message@plt>
  4127a4:	b	4127ac <ferror@plt+0xdbbc>
  4127a8:	nop
  4127ac:	ldp	x29, x30, [sp, #48]
  4127b0:	add	sp, sp, #0xa0
  4127b4:	ret
  4127b8:	stp	x29, x30, [sp, #-144]!
  4127bc:	mov	x29, sp
  4127c0:	str	x0, [sp, #56]
  4127c4:	str	x1, [sp, #48]
  4127c8:	str	x2, [sp, #40]
  4127cc:	str	x3, [sp, #32]
  4127d0:	str	x4, [sp, #24]
  4127d4:	adrp	x0, 461000 <sentence_end_required_spaces>
  4127d8:	add	x0, x0, #0xd30
  4127dc:	str	xzr, [x0]
  4127e0:	adrp	x0, 460000 <default_parse_debrief>
  4127e4:	add	x0, x0, #0xd70
  4127e8:	bl	404350 <default_catalog_reader_alloc@plt>
  4127ec:	str	x0, [sp, #136]
  4127f0:	ldr	x0, [sp, #136]
  4127f4:	mov	w1, #0x1                   	// #1
  4127f8:	strb	w1, [x0, #8]
  4127fc:	ldr	x0, [sp, #136]
  412800:	strb	wzr, [x0, #9]
  412804:	ldr	x0, [sp, #136]
  412808:	strb	wzr, [x0, #10]
  41280c:	ldr	x0, [sp, #136]
  412810:	mov	w1, #0x1                   	// #1
  412814:	strb	w1, [x0, #11]
  412818:	ldr	x0, [sp, #136]
  41281c:	ldr	x1, [sp, #48]
  412820:	str	x1, [x0, #16]
  412824:	ldr	x0, [sp, #136]
  412828:	str	xzr, [x0, #24]
  41282c:	ldr	x0, [sp, #24]
  412830:	ldr	x0, [x0]
  412834:	ldr	x0, [x0]
  412838:	ldr	x1, [x0, #8]
  41283c:	ldr	x0, [sp, #136]
  412840:	str	x1, [x0, #40]
  412844:	ldr	x4, [sp, #32]
  412848:	ldr	x3, [sp, #40]
  41284c:	ldr	x2, [sp, #48]
  412850:	ldr	x1, [sp, #56]
  412854:	ldr	x0, [sp, #136]
  412858:	bl	404b20 <catalog_reader_parse@plt>
  41285c:	ldr	x0, [sp, #136]
  412860:	bl	4047c0 <catalog_reader_free@plt>
  412864:	adrp	x0, 461000 <sentence_end_required_spaces>
  412868:	add	x0, x0, #0xd30
  41286c:	ldr	x0, [x0]
  412870:	cmp	x0, #0x0
  412874:	b.eq	412a44 <ferror@plt+0xde54>  // b.none
  412878:	adrp	x0, 463000 <program_name+0x1fa8>
  41287c:	add	x0, x0, #0x560
  412880:	ldr	w0, [x0]
  412884:	cmp	w0, #0x0
  412888:	b.ne	412a34 <ferror@plt+0xde44>  // b.any
  41288c:	ldr	x0, [sp, #24]
  412890:	ldr	x0, [x0]
  412894:	ldr	x0, [x0]
  412898:	ldr	x3, [x0, #8]
  41289c:	adrp	x0, 443000 <ferror@plt+0x3e410>
  4128a0:	add	x2, x0, #0x488
  4128a4:	mov	x1, #0x0                   	// #0
  4128a8:	mov	x0, x3
  4128ac:	bl	404b50 <message_list_search@plt>
  4128b0:	str	x0, [sp, #128]
  4128b4:	ldr	x0, [sp, #128]
  4128b8:	cmp	x0, #0x0
  4128bc:	b.eq	412a34 <ferror@plt+0xde44>  // b.none
  4128c0:	ldr	x0, [sp, #128]
  4128c4:	ldrb	w0, [x0, #256]
  4128c8:	eor	w0, w0, #0x1
  4128cc:	and	w0, w0, #0xff
  4128d0:	cmp	w0, #0x0
  4128d4:	b.eq	412a34 <ferror@plt+0xde44>  // b.none
  4128d8:	ldr	x0, [sp, #128]
  4128dc:	ldr	x0, [x0, #24]
  4128e0:	str	x0, [sp, #120]
  4128e4:	ldr	x0, [sp, #120]
  4128e8:	cmp	x0, #0x0
  4128ec:	b.eq	412a34 <ferror@plt+0xde44>  // b.none
  4128f0:	adrp	x0, 443000 <ferror@plt+0x3e410>
  4128f4:	add	x1, x0, #0x470
  4128f8:	ldr	x0, [sp, #120]
  4128fc:	bl	404a80 <strstr@plt>
  412900:	str	x0, [sp, #112]
  412904:	ldr	x0, [sp, #112]
  412908:	cmp	x0, #0x0
  41290c:	b.eq	412a34 <ferror@plt+0xde44>  // b.none
  412910:	ldr	x0, [sp, #112]
  412914:	add	x0, x0, #0x8
  412918:	str	x0, [sp, #112]
  41291c:	adrp	x0, 443000 <ferror@plt+0x3e410>
  412920:	add	x1, x0, #0x480
  412924:	ldr	x0, [sp, #112]
  412928:	bl	404ae0 <strcspn@plt>
  41292c:	str	x0, [sp, #104]
  412930:	ldr	x1, [sp, #112]
  412934:	ldr	x0, [sp, #120]
  412938:	sub	x0, x1, x0
  41293c:	str	x0, [sp, #96]
  412940:	adrp	x0, 461000 <sentence_end_required_spaces>
  412944:	add	x0, x0, #0xd30
  412948:	ldr	x0, [x0]
  41294c:	bl	404280 <strlen@plt>
  412950:	str	x0, [sp, #88]
  412954:	ldr	x0, [sp, #120]
  412958:	bl	404280 <strlen@plt>
  41295c:	mov	x1, x0
  412960:	ldr	x0, [sp, #120]
  412964:	add	x1, x0, x1
  412968:	ldr	x2, [sp, #112]
  41296c:	ldr	x0, [sp, #104]
  412970:	add	x0, x2, x0
  412974:	sub	x0, x1, x0
  412978:	str	x0, [sp, #80]
  41297c:	ldr	x1, [sp, #96]
  412980:	ldr	x0, [sp, #88]
  412984:	add	x1, x1, x0
  412988:	ldr	x0, [sp, #80]
  41298c:	add	x0, x1, x0
  412990:	add	x0, x0, #0x1
  412994:	bl	404620 <xmalloc@plt>
  412998:	str	x0, [sp, #72]
  41299c:	ldr	x2, [sp, #96]
  4129a0:	ldr	x1, [sp, #120]
  4129a4:	ldr	x0, [sp, #72]
  4129a8:	bl	404220 <memcpy@plt>
  4129ac:	ldr	x1, [sp, #72]
  4129b0:	ldr	x0, [sp, #96]
  4129b4:	add	x3, x1, x0
  4129b8:	adrp	x0, 461000 <sentence_end_required_spaces>
  4129bc:	add	x0, x0, #0xd30
  4129c0:	ldr	x0, [x0]
  4129c4:	ldr	x2, [sp, #88]
  4129c8:	mov	x1, x0
  4129cc:	mov	x0, x3
  4129d0:	bl	404220 <memcpy@plt>
  4129d4:	ldr	x1, [sp, #96]
  4129d8:	ldr	x0, [sp, #88]
  4129dc:	add	x0, x1, x0
  4129e0:	ldr	x1, [sp, #72]
  4129e4:	add	x3, x1, x0
  4129e8:	ldr	x1, [sp, #112]
  4129ec:	ldr	x0, [sp, #104]
  4129f0:	add	x1, x1, x0
  4129f4:	ldr	x0, [sp, #80]
  4129f8:	add	x0, x0, #0x1
  4129fc:	mov	x2, x0
  412a00:	mov	x0, x3
  412a04:	bl	404220 <memcpy@plt>
  412a08:	ldr	x0, [sp, #128]
  412a0c:	ldr	x1, [sp, #72]
  412a10:	str	x1, [x0, #24]
  412a14:	ldr	x1, [sp, #96]
  412a18:	ldr	x0, [sp, #88]
  412a1c:	add	x1, x1, x0
  412a20:	ldr	x0, [sp, #80]
  412a24:	add	x0, x1, x0
  412a28:	add	x1, x0, #0x1
  412a2c:	ldr	x0, [sp, #128]
  412a30:	str	x1, [x0, #32]
  412a34:	adrp	x0, 461000 <sentence_end_required_spaces>
  412a38:	add	x0, x0, #0xd30
  412a3c:	ldr	x0, [x0]
  412a40:	bl	4048f0 <free@plt>
  412a44:	nop
  412a48:	ldp	x29, x30, [sp], #144
  412a4c:	ret
  412a50:	stp	x29, x30, [sp, #-64]!
  412a54:	mov	x29, sp
  412a58:	str	x0, [sp, #56]
  412a5c:	str	x1, [sp, #48]
  412a60:	str	x2, [sp, #40]
  412a64:	str	x3, [sp, #32]
  412a68:	str	x4, [sp, #24]
  412a6c:	ldr	x4, [sp, #24]
  412a70:	adrp	x0, 45f000 <ferror@plt+0x5a410>
  412a74:	add	x3, x0, #0xba8
  412a78:	ldr	x2, [sp, #40]
  412a7c:	ldr	x1, [sp, #48]
  412a80:	ldr	x0, [sp, #56]
  412a84:	bl	4127b8 <ferror@plt+0xdbc8>
  412a88:	nop
  412a8c:	ldp	x29, x30, [sp], #64
  412a90:	ret
  412a94:	stp	x29, x30, [sp, #-64]!
  412a98:	mov	x29, sp
  412a9c:	str	x0, [sp, #56]
  412aa0:	str	x1, [sp, #48]
  412aa4:	str	x2, [sp, #40]
  412aa8:	str	x3, [sp, #32]
  412aac:	str	x4, [sp, #24]
  412ab0:	ldr	x4, [sp, #24]
  412ab4:	adrp	x0, 45f000 <ferror@plt+0x5a410>
  412ab8:	add	x3, x0, #0xbb8
  412abc:	ldr	x2, [sp, #40]
  412ac0:	ldr	x1, [sp, #48]
  412ac4:	ldr	x0, [sp, #56]
  412ac8:	bl	4127b8 <ferror@plt+0xdbc8>
  412acc:	nop
  412ad0:	ldp	x29, x30, [sp], #64
  412ad4:	ret
  412ad8:	stp	x29, x30, [sp, #-64]!
  412adc:	mov	x29, sp
  412ae0:	str	x0, [sp, #56]
  412ae4:	str	x1, [sp, #48]
  412ae8:	str	x2, [sp, #40]
  412aec:	str	x3, [sp, #32]
  412af0:	str	x4, [sp, #24]
  412af4:	ldr	x4, [sp, #24]
  412af8:	adrp	x0, 45f000 <ferror@plt+0x5a410>
  412afc:	add	x3, x0, #0xb78
  412b00:	ldr	x2, [sp, #40]
  412b04:	ldr	x1, [sp, #48]
  412b08:	ldr	x0, [sp, #56]
  412b0c:	bl	4127b8 <ferror@plt+0xdbc8>
  412b10:	nop
  412b14:	ldp	x29, x30, [sp], #64
  412b18:	ret
  412b1c:	adrp	x0, 461000 <sentence_end_required_spaces>
  412b20:	add	x0, x0, #0xd38
  412b24:	mov	w1, #0x1                   	// #1
  412b28:	strb	w1, [x0]
  412b2c:	nop
  412b30:	ret
  412b34:	stp	x29, x30, [sp, #-96]!
  412b38:	mov	x29, sp
  412b3c:	str	x0, [sp, #24]
  412b40:	ldr	x0, [sp, #24]
  412b44:	cmp	x0, #0x0
  412b48:	b.ne	412b5c <ferror@plt+0xdf6c>  // b.any
  412b4c:	adrp	x0, 460000 <default_parse_debrief>
  412b50:	add	x0, x0, #0xde0
  412b54:	strb	wzr, [x0]
  412b58:	b	412bf0 <ferror@plt+0xe000>
  412b5c:	adrp	x0, 461000 <sentence_end_required_spaces>
  412b60:	add	x0, x0, #0xd40
  412b64:	ldr	x0, [x0, #24]
  412b68:	cmp	x0, #0x0
  412b6c:	b.ne	412b80 <ferror@plt+0xdf90>  // b.any
  412b70:	mov	x1, #0x64                  	// #100
  412b74:	adrp	x0, 461000 <sentence_end_required_spaces>
  412b78:	add	x0, x0, #0xd40
  412b7c:	bl	404370 <hash_init@plt>
  412b80:	add	x1, sp, #0x20
  412b84:	add	x0, sp, #0x50
  412b88:	mov	x2, x1
  412b8c:	mov	x1, x0
  412b90:	ldr	x0, [sp, #24]
  412b94:	bl	40a8b8 <ferror@plt+0x5cc8>
  412b98:	mov	w1, #0x3a                  	// #58
  412b9c:	ldr	x0, [sp, #24]
  412ba0:	bl	404960 <strchr@plt>
  412ba4:	str	x0, [sp, #88]
  412ba8:	ldr	x0, [sp, #88]
  412bac:	cmp	x0, #0x0
  412bb0:	b.eq	412bc4 <ferror@plt+0xdfd4>  // b.none
  412bb4:	ldr	x0, [sp, #80]
  412bb8:	ldr	x1, [sp, #88]
  412bbc:	cmp	x1, x0
  412bc0:	b.cc	412bf0 <ferror@plt+0xe000>  // b.lo, b.ul, b.last
  412bc4:	ldr	x1, [sp, #80]
  412bc8:	ldr	x0, [sp, #24]
  412bcc:	sub	x0, x1, x0
  412bd0:	mov	x1, x0
  412bd4:	add	x0, sp, #0x20
  412bd8:	mov	x3, x0
  412bdc:	mov	x2, x1
  412be0:	ldr	x1, [sp, #24]
  412be4:	adrp	x0, 461000 <sentence_end_required_spaces>
  412be8:	add	x0, x0, #0xd40
  412bec:	bl	40ae20 <ferror@plt+0x6230>
  412bf0:	nop
  412bf4:	ldp	x29, x30, [sp], #96
  412bf8:	ret
  412bfc:	stp	x29, x30, [sp, #-16]!
  412c00:	mov	x29, sp
  412c04:	adrp	x0, 460000 <default_parse_debrief>
  412c08:	add	x0, x0, #0xde0
  412c0c:	ldrb	w0, [x0]
  412c10:	cmp	w0, #0x0
  412c14:	b.eq	412c6c <ferror@plt+0xe07c>  // b.none
  412c18:	adrp	x0, 443000 <ferror@plt+0x3e410>
  412c1c:	add	x0, x0, #0x490
  412c20:	bl	412b34 <ferror@plt+0xdf44>
  412c24:	adrp	x0, 443000 <ferror@plt+0x3e410>
  412c28:	add	x0, x0, #0x498
  412c2c:	bl	412b34 <ferror@plt+0xdf44>
  412c30:	adrp	x0, 443000 <ferror@plt+0x3e410>
  412c34:	add	x0, x0, #0x4a8
  412c38:	bl	412b34 <ferror@plt+0xdf44>
  412c3c:	adrp	x0, 443000 <ferror@plt+0x3e410>
  412c40:	add	x0, x0, #0x4b8
  412c44:	bl	412b34 <ferror@plt+0xdf44>
  412c48:	adrp	x0, 443000 <ferror@plt+0x3e410>
  412c4c:	add	x0, x0, #0x4d0
  412c50:	bl	412b34 <ferror@plt+0xdf44>
  412c54:	adrp	x0, 443000 <ferror@plt+0x3e410>
  412c58:	add	x0, x0, #0x4e8
  412c5c:	bl	412b34 <ferror@plt+0xdf44>
  412c60:	adrp	x0, 460000 <default_parse_debrief>
  412c64:	add	x0, x0, #0xde0
  412c68:	strb	wzr, [x0]
  412c6c:	nop
  412c70:	ldp	x29, x30, [sp], #16
  412c74:	ret
  412c78:	stp	x29, x30, [sp, #-16]!
  412c7c:	mov	x29, sp
  412c80:	adrp	x0, 443000 <ferror@plt+0x3e410>
  412c84:	add	x0, x0, #0x500
  412c88:	bl	406ea4 <ferror@plt+0x22b4>
  412c8c:	adrp	x0, 443000 <ferror@plt+0x3e410>
  412c90:	add	x0, x0, #0x520
  412c94:	bl	406ea4 <ferror@plt+0x22b4>
  412c98:	adrp	x0, 443000 <ferror@plt+0x3e410>
  412c9c:	add	x0, x0, #0x540
  412ca0:	bl	406ea4 <ferror@plt+0x22b4>
  412ca4:	adrp	x0, 443000 <ferror@plt+0x3e410>
  412ca8:	add	x0, x0, #0x560
  412cac:	bl	406ea4 <ferror@plt+0x22b4>
  412cb0:	adrp	x0, 443000 <ferror@plt+0x3e410>
  412cb4:	add	x0, x0, #0x580
  412cb8:	bl	406ea4 <ferror@plt+0x22b4>
  412cbc:	adrp	x0, 443000 <ferror@plt+0x3e410>
  412cc0:	add	x0, x0, #0x5a0
  412cc4:	bl	406ea4 <ferror@plt+0x22b4>
  412cc8:	adrp	x0, 443000 <ferror@plt+0x3e410>
  412ccc:	add	x0, x0, #0x5c0
  412cd0:	bl	406ea4 <ferror@plt+0x22b4>
  412cd4:	adrp	x0, 443000 <ferror@plt+0x3e410>
  412cd8:	add	x0, x0, #0x5e0
  412cdc:	bl	406ea4 <ferror@plt+0x22b4>
  412ce0:	adrp	x0, 443000 <ferror@plt+0x3e410>
  412ce4:	add	x0, x0, #0x600
  412ce8:	bl	406ea4 <ferror@plt+0x22b4>
  412cec:	nop
  412cf0:	ldp	x29, x30, [sp], #16
  412cf4:	ret
  412cf8:	stp	x29, x30, [sp, #-48]!
  412cfc:	mov	x29, sp
  412d00:	str	x19, [sp, #16]
  412d04:	adrp	x0, 461000 <sentence_end_required_spaces>
  412d08:	add	x0, x0, #0xdb8
  412d0c:	ldr	x0, [x0]
  412d10:	bl	4046e0 <getc@plt>
  412d14:	str	w0, [sp, #44]
  412d18:	ldr	w0, [sp, #44]
  412d1c:	cmn	w0, #0x1
  412d20:	b.ne	412d78 <ferror@plt+0xe188>  // b.any
  412d24:	adrp	x0, 461000 <sentence_end_required_spaces>
  412d28:	add	x0, x0, #0xdb8
  412d2c:	ldr	x0, [x0]
  412d30:	bl	404bf0 <ferror@plt>
  412d34:	cmp	w0, #0x0
  412d38:	b.eq	412da0 <ferror@plt+0xe1b0>  // b.none
  412d3c:	bl	404b10 <__errno_location@plt>
  412d40:	ldr	w19, [x0]
  412d44:	adrp	x0, 443000 <ferror@plt+0x3e410>
  412d48:	add	x0, x0, #0x620
  412d4c:	bl	404b80 <gettext@plt>
  412d50:	mov	x1, x0
  412d54:	adrp	x0, 463000 <program_name+0x1fa8>
  412d58:	add	x0, x0, #0x590
  412d5c:	ldr	x0, [x0]
  412d60:	mov	x3, x0
  412d64:	mov	x2, x1
  412d68:	mov	w1, w19
  412d6c:	mov	w0, #0x1                   	// #1
  412d70:	bl	4042f0 <error@plt>
  412d74:	b	412da0 <ferror@plt+0xe1b0>
  412d78:	ldr	w0, [sp, #44]
  412d7c:	cmp	w0, #0xa
  412d80:	b.ne	412da0 <ferror@plt+0xe1b0>  // b.any
  412d84:	adrp	x0, 463000 <program_name+0x1fa8>
  412d88:	add	x0, x0, #0x598
  412d8c:	ldr	w0, [x0]
  412d90:	add	w1, w0, #0x1
  412d94:	adrp	x0, 463000 <program_name+0x1fa8>
  412d98:	add	x0, x0, #0x598
  412d9c:	str	w1, [x0]
  412da0:	ldr	w0, [sp, #44]
  412da4:	ldr	x19, [sp, #16]
  412da8:	ldp	x29, x30, [sp], #48
  412dac:	ret
  412db0:	stp	x29, x30, [sp, #-32]!
  412db4:	mov	x29, sp
  412db8:	str	w0, [sp, #28]
  412dbc:	ldr	w0, [sp, #28]
  412dc0:	cmp	w0, #0xa
  412dc4:	b.ne	412de4 <ferror@plt+0xe1f4>  // b.any
  412dc8:	adrp	x0, 463000 <program_name+0x1fa8>
  412dcc:	add	x0, x0, #0x598
  412dd0:	ldr	w0, [x0]
  412dd4:	sub	w1, w0, #0x1
  412dd8:	adrp	x0, 463000 <program_name+0x1fa8>
  412ddc:	add	x0, x0, #0x598
  412de0:	str	w1, [x0]
  412de4:	adrp	x0, 461000 <sentence_end_required_spaces>
  412de8:	add	x0, x0, #0xdb8
  412dec:	ldr	x0, [x0]
  412df0:	mov	x1, x0
  412df4:	ldr	w0, [sp, #28]
  412df8:	bl	404900 <ungetc@plt>
  412dfc:	nop
  412e00:	ldp	x29, x30, [sp], #32
  412e04:	ret
  412e08:	stp	x29, x30, [sp, #-32]!
  412e0c:	mov	x29, sp
  412e10:	adrp	x0, 461000 <sentence_end_required_spaces>
  412e14:	add	x0, x0, #0xdc4
  412e18:	ldr	w0, [x0]
  412e1c:	cmp	w0, #0x0
  412e20:	b.eq	412e90 <ferror@plt+0xe2a0>  // b.none
  412e24:	adrp	x0, 461000 <sentence_end_required_spaces>
  412e28:	add	x0, x0, #0xdc4
  412e2c:	ldr	w0, [x0]
  412e30:	sub	w1, w0, #0x1
  412e34:	adrp	x0, 461000 <sentence_end_required_spaces>
  412e38:	add	x0, x0, #0xdc4
  412e3c:	str	w1, [x0]
  412e40:	adrp	x0, 461000 <sentence_end_required_spaces>
  412e44:	add	x0, x0, #0xdc4
  412e48:	ldr	w1, [x0]
  412e4c:	adrp	x0, 461000 <sentence_end_required_spaces>
  412e50:	add	x0, x0, #0xdc0
  412e54:	sxtw	x1, w1
  412e58:	ldr	w0, [x0, x1, lsl #2]
  412e5c:	str	w0, [sp, #28]
  412e60:	ldr	w0, [sp, #28]
  412e64:	cmp	w0, #0xa
  412e68:	b.ne	412e88 <ferror@plt+0xe298>  // b.any
  412e6c:	adrp	x0, 463000 <program_name+0x1fa8>
  412e70:	add	x0, x0, #0x598
  412e74:	ldr	w0, [x0]
  412e78:	add	w1, w0, #0x1
  412e7c:	adrp	x0, 463000 <program_name+0x1fa8>
  412e80:	add	x0, x0, #0x598
  412e84:	str	w1, [x0]
  412e88:	ldr	w0, [sp, #28]
  412e8c:	b	412ed8 <ferror@plt+0xe2e8>
  412e90:	bl	412cf8 <ferror@plt+0xe108>
  412e94:	str	w0, [sp, #28]
  412e98:	ldr	w0, [sp, #28]
  412e9c:	cmp	w0, #0x5c
  412ea0:	b.eq	412eac <ferror@plt+0xe2bc>  // b.none
  412ea4:	ldr	w0, [sp, #28]
  412ea8:	b	412ed8 <ferror@plt+0xe2e8>
  412eac:	bl	412cf8 <ferror@plt+0xe108>
  412eb0:	str	w0, [sp, #28]
  412eb4:	ldr	w0, [sp, #28]
  412eb8:	cmp	w0, #0xa
  412ebc:	b.eq	412e90 <ferror@plt+0xe2a0>  // b.none
  412ec0:	ldr	w0, [sp, #28]
  412ec4:	cmn	w0, #0x1
  412ec8:	b.eq	412ed4 <ferror@plt+0xe2e4>  // b.none
  412ecc:	ldr	w0, [sp, #28]
  412ed0:	bl	412db0 <ferror@plt+0xe1c0>
  412ed4:	mov	w0, #0x5c                  	// #92
  412ed8:	ldp	x29, x30, [sp], #32
  412edc:	ret
  412ee0:	stp	x29, x30, [sp, #-32]!
  412ee4:	mov	x29, sp
  412ee8:	str	w0, [sp, #28]
  412eec:	ldr	w0, [sp, #28]
  412ef0:	cmn	w0, #0x1
  412ef4:	b.eq	412f6c <ferror@plt+0xe37c>  // b.none
  412ef8:	ldr	w0, [sp, #28]
  412efc:	cmp	w0, #0xa
  412f00:	b.ne	412f20 <ferror@plt+0xe330>  // b.any
  412f04:	adrp	x0, 463000 <program_name+0x1fa8>
  412f08:	add	x0, x0, #0x598
  412f0c:	ldr	w0, [x0]
  412f10:	sub	w1, w0, #0x1
  412f14:	adrp	x0, 463000 <program_name+0x1fa8>
  412f18:	add	x0, x0, #0x598
  412f1c:	str	w1, [x0]
  412f20:	adrp	x0, 461000 <sentence_end_required_spaces>
  412f24:	add	x0, x0, #0xdc4
  412f28:	ldr	w0, [x0]
  412f2c:	cmp	w0, #0x1
  412f30:	b.ne	412f38 <ferror@plt+0xe348>  // b.any
  412f34:	bl	4047b0 <abort@plt>
  412f38:	adrp	x0, 461000 <sentence_end_required_spaces>
  412f3c:	add	x0, x0, #0xdc4
  412f40:	ldr	w0, [x0]
  412f44:	add	w2, w0, #0x1
  412f48:	adrp	x1, 461000 <sentence_end_required_spaces>
  412f4c:	add	x1, x1, #0xdc4
  412f50:	str	w2, [x1]
  412f54:	adrp	x1, 461000 <sentence_end_required_spaces>
  412f58:	add	x1, x1, #0xdc0
  412f5c:	sxtw	x0, w0
  412f60:	ldr	w2, [sp, #28]
  412f64:	str	w2, [x1, x0, lsl #2]
  412f68:	b	412f70 <ferror@plt+0xe380>
  412f6c:	nop
  412f70:	nop
  412f74:	ldp	x29, x30, [sp], #32
  412f78:	ret
  412f7c:	stp	x29, x30, [sp, #-32]!
  412f80:	mov	x29, sp
  412f84:	str	x0, [sp, #24]
  412f88:	ldr	x0, [sp, #24]
  412f8c:	mov	w1, #0xa                   	// #10
  412f90:	str	w1, [x0]
  412f94:	ldr	x0, [sp, #24]
  412f98:	ldr	w0, [x0]
  412f9c:	sxtw	x0, w0
  412fa0:	bl	404620 <xmalloc@plt>
  412fa4:	mov	x1, x0
  412fa8:	ldr	x0, [sp, #24]
  412fac:	str	x1, [x0, #8]
  412fb0:	ldr	x0, [sp, #24]
  412fb4:	str	wzr, [x0, #4]
  412fb8:	nop
  412fbc:	ldp	x29, x30, [sp], #32
  412fc0:	ret
  412fc4:	stp	x29, x30, [sp, #-32]!
  412fc8:	mov	x29, sp
  412fcc:	str	x0, [sp, #24]
  412fd0:	ldr	x0, [sp, #24]
  412fd4:	ldr	x0, [x0, #8]
  412fd8:	bl	4048f0 <free@plt>
  412fdc:	nop
  412fe0:	ldp	x29, x30, [sp], #32
  412fe4:	ret
  412fe8:	stp	x29, x30, [sp, #-32]!
  412fec:	mov	x29, sp
  412ff0:	str	x0, [sp, #24]
  412ff4:	ldr	x0, [sp, #24]
  412ff8:	ldr	w1, [x0, #4]
  412ffc:	ldr	x0, [sp, #24]
  413000:	ldr	w0, [x0]
  413004:	cmp	w1, w0
  413008:	b.ne	41304c <ferror@plt+0xe45c>  // b.any
  41300c:	ldr	x0, [sp, #24]
  413010:	ldr	w0, [x0]
  413014:	lsl	w1, w0, #1
  413018:	ldr	x0, [sp, #24]
  41301c:	str	w1, [x0]
  413020:	ldr	x0, [sp, #24]
  413024:	ldr	x2, [x0, #8]
  413028:	ldr	x0, [sp, #24]
  41302c:	ldr	w0, [x0]
  413030:	sxtw	x0, w0
  413034:	mov	x1, x0
  413038:	mov	x0, x2
  41303c:	bl	404560 <xrealloc@plt>
  413040:	mov	x1, x0
  413044:	ldr	x0, [sp, #24]
  413048:	str	x1, [x0, #8]
  41304c:	nop
  413050:	ldp	x29, x30, [sp], #32
  413054:	ret
  413058:	stp	x29, x30, [sp, #-48]!
  41305c:	mov	x29, sp
  413060:	str	x0, [sp, #24]
  413064:	ldr	x0, [sp, #24]
  413068:	ldr	w0, [x0, #4]
  41306c:	str	w0, [sp, #44]
  413070:	ldr	w0, [sp, #44]
  413074:	add	w0, w0, #0x1
  413078:	sxtw	x0, w0
  41307c:	bl	404620 <xmalloc@plt>
  413080:	str	x0, [sp, #32]
  413084:	ldr	x0, [sp, #24]
  413088:	ldr	x0, [x0, #8]
  41308c:	ldrsw	x1, [sp, #44]
  413090:	mov	x2, x1
  413094:	mov	x1, x0
  413098:	ldr	x0, [sp, #32]
  41309c:	bl	404220 <memcpy@plt>
  4130a0:	ldrsw	x0, [sp, #44]
  4130a4:	ldr	x1, [sp, #32]
  4130a8:	add	x0, x1, x0
  4130ac:	strb	wzr, [x0]
  4130b0:	ldr	x0, [sp, #32]
  4130b4:	ldp	x29, x30, [sp], #48
  4130b8:	ret
  4130bc:	adrp	x0, 461000 <sentence_end_required_spaces>
  4130c0:	add	x0, x0, #0xde0
  4130c4:	str	xzr, [x0]
  4130c8:	nop
  4130cc:	ret
  4130d0:	stp	x29, x30, [sp, #-32]!
  4130d4:	mov	x29, sp
  4130d8:	str	w0, [sp, #28]
  4130dc:	adrp	x0, 461000 <sentence_end_required_spaces>
  4130e0:	add	x0, x0, #0xde0
  4130e4:	ldr	x1, [x0]
  4130e8:	adrp	x0, 461000 <sentence_end_required_spaces>
  4130ec:	add	x0, x0, #0xdd8
  4130f0:	ldr	x0, [x0]
  4130f4:	cmp	x1, x0
  4130f8:	b.cc	413150 <ferror@plt+0xe560>  // b.lo, b.ul, b.last
  4130fc:	adrp	x0, 461000 <sentence_end_required_spaces>
  413100:	add	x0, x0, #0xdd8
  413104:	ldr	x0, [x0]
  413108:	add	x0, x0, #0x5
  41310c:	lsl	x1, x0, #1
  413110:	adrp	x0, 461000 <sentence_end_required_spaces>
  413114:	add	x0, x0, #0xdd8
  413118:	str	x1, [x0]
  41311c:	adrp	x0, 461000 <sentence_end_required_spaces>
  413120:	add	x0, x0, #0xdd0
  413124:	ldr	x2, [x0]
  413128:	adrp	x0, 461000 <sentence_end_required_spaces>
  41312c:	add	x0, x0, #0xdd8
  413130:	ldr	x0, [x0]
  413134:	mov	x1, x0
  413138:	mov	x0, x2
  41313c:	bl	404560 <xrealloc@plt>
  413140:	mov	x1, x0
  413144:	adrp	x0, 461000 <sentence_end_required_spaces>
  413148:	add	x0, x0, #0xdd0
  41314c:	str	x1, [x0]
  413150:	adrp	x0, 461000 <sentence_end_required_spaces>
  413154:	add	x0, x0, #0xdd0
  413158:	ldr	x1, [x0]
  41315c:	adrp	x0, 461000 <sentence_end_required_spaces>
  413160:	add	x0, x0, #0xde0
  413164:	ldr	x0, [x0]
  413168:	add	x3, x0, #0x1
  41316c:	adrp	x2, 461000 <sentence_end_required_spaces>
  413170:	add	x2, x2, #0xde0
  413174:	str	x3, [x2]
  413178:	add	x0, x1, x0
  41317c:	ldr	w1, [sp, #28]
  413180:	and	w1, w1, #0xff
  413184:	strb	w1, [x0]
  413188:	nop
  41318c:	ldp	x29, x30, [sp], #32
  413190:	ret
  413194:	stp	x29, x30, [sp, #-16]!
  413198:	mov	x29, sp
  41319c:	b	4131bc <ferror@plt+0xe5cc>
  4131a0:	adrp	x0, 461000 <sentence_end_required_spaces>
  4131a4:	add	x0, x0, #0xde0
  4131a8:	ldr	x0, [x0]
  4131ac:	sub	x1, x0, #0x1
  4131b0:	adrp	x0, 461000 <sentence_end_required_spaces>
  4131b4:	add	x0, x0, #0xde0
  4131b8:	str	x1, [x0]
  4131bc:	adrp	x0, 461000 <sentence_end_required_spaces>
  4131c0:	add	x0, x0, #0xde0
  4131c4:	ldr	x0, [x0]
  4131c8:	cmp	x0, #0x0
  4131cc:	b.eq	413228 <ferror@plt+0xe638>  // b.none
  4131d0:	adrp	x0, 461000 <sentence_end_required_spaces>
  4131d4:	add	x0, x0, #0xdd0
  4131d8:	ldr	x1, [x0]
  4131dc:	adrp	x0, 461000 <sentence_end_required_spaces>
  4131e0:	add	x0, x0, #0xde0
  4131e4:	ldr	x0, [x0]
  4131e8:	sub	x0, x0, #0x1
  4131ec:	add	x0, x1, x0
  4131f0:	ldrb	w0, [x0]
  4131f4:	cmp	w0, #0x20
  4131f8:	b.eq	4131a0 <ferror@plt+0xe5b0>  // b.none
  4131fc:	adrp	x0, 461000 <sentence_end_required_spaces>
  413200:	add	x0, x0, #0xdd0
  413204:	ldr	x1, [x0]
  413208:	adrp	x0, 461000 <sentence_end_required_spaces>
  41320c:	add	x0, x0, #0xde0
  413210:	ldr	x0, [x0]
  413214:	sub	x0, x0, #0x1
  413218:	add	x0, x1, x0
  41321c:	ldrb	w0, [x0]
  413220:	cmp	w0, #0x9
  413224:	b.eq	4131a0 <ferror@plt+0xe5b0>  // b.none
  413228:	adrp	x0, 461000 <sentence_end_required_spaces>
  41322c:	add	x0, x0, #0xde0
  413230:	ldr	x1, [x0]
  413234:	adrp	x0, 461000 <sentence_end_required_spaces>
  413238:	add	x0, x0, #0xdd8
  41323c:	ldr	x0, [x0]
  413240:	cmp	x1, x0
  413244:	b.cc	41329c <ferror@plt+0xe6ac>  // b.lo, b.ul, b.last
  413248:	adrp	x0, 461000 <sentence_end_required_spaces>
  41324c:	add	x0, x0, #0xdd8
  413250:	ldr	x0, [x0]
  413254:	add	x0, x0, #0x5
  413258:	lsl	x1, x0, #1
  41325c:	adrp	x0, 461000 <sentence_end_required_spaces>
  413260:	add	x0, x0, #0xdd8
  413264:	str	x1, [x0]
  413268:	adrp	x0, 461000 <sentence_end_required_spaces>
  41326c:	add	x0, x0, #0xdd0
  413270:	ldr	x2, [x0]
  413274:	adrp	x0, 461000 <sentence_end_required_spaces>
  413278:	add	x0, x0, #0xdd8
  41327c:	ldr	x0, [x0]
  413280:	mov	x1, x0
  413284:	mov	x0, x2
  413288:	bl	404560 <xrealloc@plt>
  41328c:	mov	x1, x0
  413290:	adrp	x0, 461000 <sentence_end_required_spaces>
  413294:	add	x0, x0, #0xdd0
  413298:	str	x1, [x0]
  41329c:	adrp	x0, 461000 <sentence_end_required_spaces>
  4132a0:	add	x0, x0, #0xdd0
  4132a4:	ldr	x1, [x0]
  4132a8:	adrp	x0, 461000 <sentence_end_required_spaces>
  4132ac:	add	x0, x0, #0xde0
  4132b0:	ldr	x0, [x0]
  4132b4:	add	x0, x1, x0
  4132b8:	strb	wzr, [x0]
  4132bc:	adrp	x0, 461000 <sentence_end_required_spaces>
  4132c0:	add	x0, x0, #0xdd0
  4132c4:	ldr	x0, [x0]
  4132c8:	bl	4077e8 <ferror@plt+0x2bf8>
  4132cc:	nop
  4132d0:	ldp	x29, x30, [sp], #16
  4132d4:	ret
  4132d8:	stp	x29, x30, [sp, #-16]!
  4132dc:	mov	x29, sp
  4132e0:	adrp	x0, 461000 <sentence_end_required_spaces>
  4132e4:	add	x0, x0, #0xdf9
  4132e8:	ldrb	w0, [x0]
  4132ec:	cmp	w0, #0x0
  4132f0:	b.eq	4132f8 <ferror@plt+0xe708>  // b.none
  4132f4:	bl	4047b0 <abort@plt>
  4132f8:	adrp	x0, 461000 <sentence_end_required_spaces>
  4132fc:	add	x0, x0, #0xdf8
  413300:	ldrb	w0, [x0]
  413304:	cmp	w0, #0x0
  413308:	b.eq	41333c <ferror@plt+0xe74c>  // b.none
  41330c:	adrp	x0, 461000 <sentence_end_required_spaces>
  413310:	add	x0, x0, #0xdf0
  413314:	ldr	w0, [x0]
  413318:	mov	w1, #0x1                   	// #1
  41331c:	lsl	w1, w1, w0
  413320:	adrp	x0, 461000 <sentence_end_required_spaces>
  413324:	add	x0, x0, #0xdf4
  413328:	ldr	w0, [x0]
  41332c:	orr	w1, w1, w0
  413330:	adrp	x0, 461000 <sentence_end_required_spaces>
  413334:	add	x0, x0, #0xdf4
  413338:	str	w1, [x0]
  41333c:	adrp	x0, 461000 <sentence_end_required_spaces>
  413340:	add	x0, x0, #0xdf0
  413344:	ldr	w0, [x0]
  413348:	add	w1, w0, #0x1
  41334c:	adrp	x0, 461000 <sentence_end_required_spaces>
  413350:	add	x0, x0, #0xdf0
  413354:	str	w1, [x0]
  413358:	adrp	x0, 461000 <sentence_end_required_spaces>
  41335c:	add	x0, x0, #0xdf8
  413360:	strb	wzr, [x0]
  413364:	nop
  413368:	ldp	x29, x30, [sp], #16
  41336c:	ret
  413370:	adrp	x0, 461000 <sentence_end_required_spaces>
  413374:	add	x0, x0, #0xdf0
  413378:	ldr	w0, [x0]
  41337c:	sub	w1, w0, #0x1
  413380:	adrp	x0, 461000 <sentence_end_required_spaces>
  413384:	add	x0, x0, #0xdf0
  413388:	str	w1, [x0]
  41338c:	adrp	x0, 461000 <sentence_end_required_spaces>
  413390:	add	x0, x0, #0xdf4
  413394:	ldr	w1, [x0]
  413398:	adrp	x0, 461000 <sentence_end_required_spaces>
  41339c:	add	x0, x0, #0xdf0
  4133a0:	ldr	w0, [x0]
  4133a4:	lsr	w0, w1, w0
  4133a8:	and	w0, w0, #0x1
  4133ac:	cmp	w0, #0x0
  4133b0:	cset	w0, ne  // ne = any
  4133b4:	and	w1, w0, #0xff
  4133b8:	adrp	x0, 461000 <sentence_end_required_spaces>
  4133bc:	add	x0, x0, #0xdf8
  4133c0:	strb	w1, [x0]
  4133c4:	adrp	x0, 461000 <sentence_end_required_spaces>
  4133c8:	add	x0, x0, #0xdf0
  4133cc:	ldr	w0, [x0]
  4133d0:	mov	w1, #0xffffffff            	// #-1
  4133d4:	lsl	w0, w1, w0
  4133d8:	mvn	w1, w0
  4133dc:	adrp	x0, 461000 <sentence_end_required_spaces>
  4133e0:	add	x0, x0, #0xdf4
  4133e4:	ldr	w0, [x0]
  4133e8:	and	w1, w1, w0
  4133ec:	adrp	x0, 461000 <sentence_end_required_spaces>
  4133f0:	add	x0, x0, #0xdf4
  4133f4:	str	w1, [x0]
  4133f8:	adrp	x0, 461000 <sentence_end_required_spaces>
  4133fc:	add	x0, x0, #0xdf9
  413400:	strb	wzr, [x0]
  413404:	nop
  413408:	ret
  41340c:	stp	x29, x30, [sp, #-16]!
  413410:	mov	x29, sp
  413414:	adrp	x0, 461000 <sentence_end_required_spaces>
  413418:	add	x0, x0, #0xdf9
  41341c:	ldrb	w0, [x0]
  413420:	cmp	w0, #0x0
  413424:	b.ne	41343c <ferror@plt+0xe84c>  // b.any
  413428:	adrp	x0, 461000 <sentence_end_required_spaces>
  41342c:	add	x0, x0, #0xdf8
  413430:	ldrb	w0, [x0]
  413434:	cmp	w0, #0x0
  413438:	b.eq	413440 <ferror@plt+0xe850>  // b.none
  41343c:	bl	4047b0 <abort@plt>
  413440:	adrp	x0, 461000 <sentence_end_required_spaces>
  413444:	add	x0, x0, #0xdf8
  413448:	mov	w1, #0x1                   	// #1
  41344c:	strb	w1, [x0]
  413450:	nop
  413454:	ldp	x29, x30, [sp], #16
  413458:	ret
  41345c:	stp	x29, x30, [sp, #-16]!
  413460:	mov	x29, sp
  413464:	adrp	x0, 461000 <sentence_end_required_spaces>
  413468:	add	x0, x0, #0xdf9
  41346c:	ldrb	w0, [x0]
  413470:	cmp	w0, #0x0
  413474:	b.ne	413494 <ferror@plt+0xe8a4>  // b.any
  413478:	adrp	x0, 461000 <sentence_end_required_spaces>
  41347c:	add	x0, x0, #0xdf8
  413480:	ldrb	w0, [x0]
  413484:	eor	w0, w0, #0x1
  413488:	and	w0, w0, #0xff
  41348c:	cmp	w0, #0x0
  413490:	b.eq	413498 <ferror@plt+0xe8a8>  // b.none
  413494:	bl	4047b0 <abort@plt>
  413498:	adrp	x0, 461000 <sentence_end_required_spaces>
  41349c:	add	x0, x0, #0xdf8
  4134a0:	strb	wzr, [x0]
  4134a4:	nop
  4134a8:	ldp	x29, x30, [sp], #16
  4134ac:	ret
  4134b0:	stp	x29, x30, [sp, #-16]!
  4134b4:	mov	x29, sp
  4134b8:	adrp	x0, 461000 <sentence_end_required_spaces>
  4134bc:	add	x0, x0, #0xdf8
  4134c0:	ldrb	w0, [x0]
  4134c4:	cmp	w0, #0x0
  4134c8:	b.ne	4134e0 <ferror@plt+0xe8f0>  // b.any
  4134cc:	adrp	x0, 461000 <sentence_end_required_spaces>
  4134d0:	add	x0, x0, #0xdf9
  4134d4:	ldrb	w0, [x0]
  4134d8:	cmp	w0, #0x0
  4134dc:	b.eq	4134e4 <ferror@plt+0xe8f4>  // b.none
  4134e0:	bl	4047b0 <abort@plt>
  4134e4:	adrp	x0, 461000 <sentence_end_required_spaces>
  4134e8:	add	x0, x0, #0xdf9
  4134ec:	mov	w1, #0x1                   	// #1
  4134f0:	strb	w1, [x0]
  4134f4:	adrp	x0, 461000 <sentence_end_required_spaces>
  4134f8:	add	x0, x0, #0xdfa
  4134fc:	mov	w1, #0x27                  	// #39
  413500:	strb	w1, [x0]
  413504:	nop
  413508:	ldp	x29, x30, [sp], #16
  41350c:	ret
  413510:	stp	x29, x30, [sp, #-16]!
  413514:	mov	x29, sp
  413518:	adrp	x0, 461000 <sentence_end_required_spaces>
  41351c:	add	x0, x0, #0xdf8
  413520:	ldrb	w0, [x0]
  413524:	cmp	w0, #0x0
  413528:	b.ne	413548 <ferror@plt+0xe958>  // b.any
  41352c:	adrp	x0, 461000 <sentence_end_required_spaces>
  413530:	add	x0, x0, #0xdf9
  413534:	ldrb	w0, [x0]
  413538:	eor	w0, w0, #0x1
  41353c:	and	w0, w0, #0xff
  413540:	cmp	w0, #0x0
  413544:	b.eq	41354c <ferror@plt+0xe95c>  // b.none
  413548:	bl	4047b0 <abort@plt>
  41354c:	adrp	x0, 461000 <sentence_end_required_spaces>
  413550:	add	x0, x0, #0xdf9
  413554:	strb	wzr, [x0]
  413558:	nop
  41355c:	ldp	x29, x30, [sp], #16
  413560:	ret
  413564:	stp	x29, x30, [sp, #-32]!
  413568:	mov	x29, sp
  41356c:	str	x0, [sp, #24]
  413570:	ldr	x0, [sp, #24]
  413574:	ldr	w0, [x0]
  413578:	cmp	w0, #0x0
  41357c:	b.ne	413598 <ferror@plt+0xe9a8>  // b.any
  413580:	ldr	x0, [sp, #24]
  413584:	ldr	x0, [x0, #8]
  413588:	bl	412fc4 <ferror@plt+0xe3d4>
  41358c:	ldr	x0, [sp, #24]
  413590:	ldr	x0, [x0, #8]
  413594:	bl	4048f0 <free@plt>
  413598:	nop
  41359c:	ldp	x29, x30, [sp], #32
  4135a0:	ret
  4135a4:	stp	x29, x30, [sp, #-48]!
  4135a8:	mov	x29, sp
  4135ac:	str	x0, [sp, #24]
  4135b0:	ldr	x0, [sp, #24]
  4135b4:	ldr	w0, [x0]
  4135b8:	cmp	w0, #0x0
  4135bc:	b.eq	4135c4 <ferror@plt+0xe9d4>  // b.none
  4135c0:	bl	4047b0 <abort@plt>
  4135c4:	ldr	x0, [sp, #24]
  4135c8:	ldr	x0, [x0, #8]
  4135cc:	ldr	w0, [x0, #4]
  4135d0:	str	w0, [sp, #44]
  4135d4:	ldr	w0, [sp, #44]
  4135d8:	add	w0, w0, #0x1
  4135dc:	sxtw	x0, w0
  4135e0:	bl	404620 <xmalloc@plt>
  4135e4:	str	x0, [sp, #32]
  4135e8:	ldr	x0, [sp, #24]
  4135ec:	ldr	x0, [x0, #8]
  4135f0:	ldr	x0, [x0, #8]
  4135f4:	ldrsw	x1, [sp, #44]
  4135f8:	mov	x2, x1
  4135fc:	mov	x1, x0
  413600:	ldr	x0, [sp, #32]
  413604:	bl	404220 <memcpy@plt>
  413608:	ldrsw	x0, [sp, #44]
  41360c:	ldr	x1, [sp, #32]
  413610:	add	x0, x1, x0
  413614:	strb	wzr, [x0]
  413618:	ldr	x0, [sp, #32]
  41361c:	ldp	x29, x30, [sp], #48
  413620:	ret
  413624:	stp	x29, x30, [sp, #-48]!
  413628:	mov	x29, sp
  41362c:	str	x0, [sp, #24]
  413630:	str	x1, [sp, #16]
  413634:	ldr	x0, [sp, #24]
  413638:	ldr	w0, [x0]
  41363c:	cmp	w0, #0x0
  413640:	b.eq	413648 <ferror@plt+0xea58>  // b.none
  413644:	bl	4047b0 <abort@plt>
  413648:	ldr	x0, [sp, #24]
  41364c:	ldr	x0, [x0, #8]
  413650:	ldr	w0, [x0, #4]
  413654:	str	w0, [sp, #44]
  413658:	ldrsw	x0, [sp, #44]
  41365c:	ldr	x1, [sp, #16]
  413660:	cmp	x1, x0
  413664:	b.ls	41366c <ferror@plt+0xea7c>  // b.plast
  413668:	bl	4047b0 <abort@plt>
  41366c:	ldrsw	x1, [sp, #44]
  413670:	ldr	x0, [sp, #16]
  413674:	sub	x0, x1, x0
  413678:	add	x0, x0, #0x1
  41367c:	bl	404620 <xmalloc@plt>
  413680:	str	x0, [sp, #32]
  413684:	ldr	x0, [sp, #24]
  413688:	ldr	x0, [x0, #8]
  41368c:	ldr	x1, [x0, #8]
  413690:	ldr	x0, [sp, #16]
  413694:	add	x3, x1, x0
  413698:	ldrsw	x1, [sp, #44]
  41369c:	ldr	x0, [sp, #16]
  4136a0:	sub	x0, x1, x0
  4136a4:	mov	x2, x0
  4136a8:	mov	x1, x3
  4136ac:	ldr	x0, [sp, #32]
  4136b0:	bl	404220 <memcpy@plt>
  4136b4:	ldrsw	x1, [sp, #44]
  4136b8:	ldr	x0, [sp, #16]
  4136bc:	sub	x0, x1, x0
  4136c0:	ldr	x1, [sp, #32]
  4136c4:	add	x0, x1, x0
  4136c8:	strb	wzr, [x0]
  4136cc:	ldr	x0, [sp, #32]
  4136d0:	ldp	x29, x30, [sp], #48
  4136d4:	ret
  4136d8:	sub	sp, sp, #0x10
  4136dc:	str	w0, [sp, #12]
  4136e0:	ldr	w0, [sp, #12]
  4136e4:	cmp	w0, #0x20
  4136e8:	b.eq	413704 <ferror@plt+0xeb14>  // b.none
  4136ec:	ldr	w0, [sp, #12]
  4136f0:	cmp	w0, #0x9
  4136f4:	b.eq	413704 <ferror@plt+0xeb14>  // b.none
  4136f8:	ldr	w0, [sp, #12]
  4136fc:	cmp	w0, #0xa
  413700:	b.ne	41370c <ferror@plt+0xeb1c>  // b.any
  413704:	mov	w0, #0x1                   	// #1
  413708:	b	413710 <ferror@plt+0xeb20>
  41370c:	mov	w0, #0x0                   	// #0
  413710:	and	w0, w0, #0x1
  413714:	and	w0, w0, #0xff
  413718:	add	sp, sp, #0x10
  41371c:	ret
  413720:	sub	sp, sp, #0x10
  413724:	str	w0, [sp, #12]
  413728:	ldr	w0, [sp, #12]
  41372c:	cmp	w0, #0x7c
  413730:	b.eq	41377c <ferror@plt+0xeb8c>  // b.none
  413734:	ldr	w0, [sp, #12]
  413738:	cmp	w0, #0x26
  41373c:	b.eq	41377c <ferror@plt+0xeb8c>  // b.none
  413740:	ldr	w0, [sp, #12]
  413744:	cmp	w0, #0x3b
  413748:	b.eq	41377c <ferror@plt+0xeb8c>  // b.none
  41374c:	ldr	w0, [sp, #12]
  413750:	cmp	w0, #0x3c
  413754:	b.eq	41377c <ferror@plt+0xeb8c>  // b.none
  413758:	ldr	w0, [sp, #12]
  41375c:	cmp	w0, #0x3e
  413760:	b.eq	41377c <ferror@plt+0xeb8c>  // b.none
  413764:	ldr	w0, [sp, #12]
  413768:	cmp	w0, #0x28
  41376c:	b.eq	41377c <ferror@plt+0xeb8c>  // b.none
  413770:	ldr	w0, [sp, #12]
  413774:	cmp	w0, #0x29
  413778:	b.ne	413784 <ferror@plt+0xeb94>  // b.any
  41377c:	mov	w0, #0x1                   	// #1
  413780:	b	413788 <ferror@plt+0xeb98>
  413784:	mov	w0, #0x0                   	// #0
  413788:	and	w0, w0, #0x1
  41378c:	and	w0, w0, #0xff
  413790:	add	sp, sp, #0x10
  413794:	ret
  413798:	stp	x29, x30, [sp, #-32]!
  41379c:	mov	x29, sp
  4137a0:	adrp	x0, 461000 <sentence_end_required_spaces>
  4137a4:	add	x0, x0, #0xe08
  4137a8:	ldr	w0, [x0]
  4137ac:	cmp	w0, #0x0
  4137b0:	b.eq	413820 <ferror@plt+0xec30>  // b.none
  4137b4:	adrp	x0, 461000 <sentence_end_required_spaces>
  4137b8:	add	x0, x0, #0xe08
  4137bc:	ldr	w0, [x0]
  4137c0:	sub	w1, w0, #0x1
  4137c4:	adrp	x0, 461000 <sentence_end_required_spaces>
  4137c8:	add	x0, x0, #0xe08
  4137cc:	str	w1, [x0]
  4137d0:	adrp	x0, 461000 <sentence_end_required_spaces>
  4137d4:	add	x0, x0, #0xe08
  4137d8:	ldr	w1, [x0]
  4137dc:	adrp	x0, 461000 <sentence_end_required_spaces>
  4137e0:	add	x0, x0, #0xe00
  4137e4:	sxtw	x1, w1
  4137e8:	ldr	w0, [x0, x1, lsl #2]
  4137ec:	str	w0, [sp, #28]
  4137f0:	ldr	w0, [sp, #28]
  4137f4:	cmp	w0, #0xa
  4137f8:	b.ne	413818 <ferror@plt+0xec28>  // b.any
  4137fc:	adrp	x0, 463000 <program_name+0x1fa8>
  413800:	add	x0, x0, #0x598
  413804:	ldr	w0, [x0]
  413808:	add	w1, w0, #0x1
  41380c:	adrp	x0, 463000 <program_name+0x1fa8>
  413810:	add	x0, x0, #0x598
  413814:	str	w1, [x0]
  413818:	ldr	w0, [sp, #28]
  41381c:	b	413cb0 <ferror@plt+0xf0c0>
  413820:	bl	412e08 <ferror@plt+0xe218>
  413824:	str	w0, [sp, #28]
  413828:	ldr	w0, [sp, #28]
  41382c:	cmn	w0, #0x1
  413830:	b.ne	41383c <ferror@plt+0xec4c>  // b.any
  413834:	ldr	w0, [sp, #28]
  413838:	b	413cb0 <ferror@plt+0xf0c0>
  41383c:	ldr	w0, [sp, #28]
  413840:	cmp	w0, #0x27
  413844:	b.ne	4138a0 <ferror@plt+0xecb0>  // b.any
  413848:	adrp	x0, 461000 <sentence_end_required_spaces>
  41384c:	add	x0, x0, #0xdf8
  413850:	ldrb	w0, [x0]
  413854:	cmp	w0, #0x0
  413858:	b.ne	41388c <ferror@plt+0xec9c>  // b.any
  41385c:	adrp	x0, 461000 <sentence_end_required_spaces>
  413860:	add	x0, x0, #0xdf9
  413864:	ldrb	w0, [x0]
  413868:	cmp	w0, #0x0
  41386c:	b.eq	413898 <ferror@plt+0xeca8>  // b.none
  413870:	adrp	x0, 461000 <sentence_end_required_spaces>
  413874:	add	x0, x0, #0xdfa
  413878:	ldrb	w0, [x0]
  41387c:	mov	w1, w0
  413880:	ldr	w0, [sp, #28]
  413884:	cmp	w0, w1
  413888:	b.eq	413898 <ferror@plt+0xeca8>  // b.none
  41388c:	ldr	w0, [sp, #28]
  413890:	add	w0, w0, #0x100
  413894:	b	413cb0 <ferror@plt+0xf0c0>
  413898:	ldr	w0, [sp, #28]
  41389c:	b	413cb0 <ferror@plt+0xf0c0>
  4138a0:	adrp	x0, 461000 <sentence_end_required_spaces>
  4138a4:	add	x0, x0, #0xdf9
  4138a8:	ldrb	w0, [x0]
  4138ac:	cmp	w0, #0x0
  4138b0:	b.eq	4138d8 <ferror@plt+0xece8>  // b.none
  4138b4:	adrp	x0, 461000 <sentence_end_required_spaces>
  4138b8:	add	x0, x0, #0xdfa
  4138bc:	ldrb	w0, [x0]
  4138c0:	mov	w1, w0
  4138c4:	ldr	w0, [sp, #28]
  4138c8:	cmp	w0, w1
  4138cc:	b.ne	413928 <ferror@plt+0xed38>  // b.any
  4138d0:	ldr	w0, [sp, #28]
  4138d4:	b	413cb0 <ferror@plt+0xf0c0>
  4138d8:	ldr	w0, [sp, #28]
  4138dc:	cmp	w0, #0x22
  4138e0:	b.eq	4138f0 <ferror@plt+0xed00>  // b.none
  4138e4:	ldr	w0, [sp, #28]
  4138e8:	cmp	w0, #0x24
  4138ec:	b.ne	4138f8 <ferror@plt+0xed08>  // b.any
  4138f0:	ldr	w0, [sp, #28]
  4138f4:	b	413cb0 <ferror@plt+0xf0c0>
  4138f8:	ldr	w0, [sp, #28]
  4138fc:	cmp	w0, #0x60
  413900:	b.ne	413928 <ferror@plt+0xed38>  // b.any
  413904:	adrp	x0, 461000 <sentence_end_required_spaces>
  413908:	add	x0, x0, #0xdf0
  41390c:	ldr	w0, [x0]
  413910:	cmp	w0, #0x0
  413914:	b.eq	413920 <ferror@plt+0xed30>  // b.none
  413918:	mov	w0, #0x360                 	// #864
  41391c:	b	413cb0 <ferror@plt+0xf0c0>
  413920:	mov	w0, #0x260                 	// #608
  413924:	b	413cb0 <ferror@plt+0xf0c0>
  413928:	ldr	w0, [sp, #28]
  41392c:	cmp	w0, #0x5c
  413930:	b.ne	413c78 <ferror@plt+0xf088>  // b.any
  413934:	adrp	x0, 461000 <sentence_end_required_spaces>
  413938:	add	x0, x0, #0xdf9
  41393c:	ldrb	w0, [x0]
  413940:	eor	w0, w0, #0x1
  413944:	and	w0, w0, #0xff
  413948:	mov	w1, w0
  41394c:	adrp	x0, 461000 <sentence_end_required_spaces>
  413950:	add	x0, x0, #0xdf0
  413954:	ldr	w0, [x0]
  413958:	add	w0, w1, w0
  41395c:	str	w0, [sp, #20]
  413960:	ldr	w0, [sp, #20]
  413964:	mov	w1, #0x1                   	// #1
  413968:	lsl	w0, w1, w0
  41396c:	str	w0, [sp, #16]
  413970:	mov	w0, #0x1                   	// #1
  413974:	str	w0, [sp, #24]
  413978:	b	41399c <ferror@plt+0xedac>
  41397c:	bl	412e08 <ferror@plt+0xe218>
  413980:	str	w0, [sp, #28]
  413984:	ldr	w0, [sp, #28]
  413988:	cmp	w0, #0x5c
  41398c:	b.ne	4139b0 <ferror@plt+0xedc0>  // b.any
  413990:	ldr	w0, [sp, #24]
  413994:	add	w0, w0, #0x1
  413998:	str	w0, [sp, #24]
  41399c:	ldr	w1, [sp, #24]
  4139a0:	ldr	w0, [sp, #16]
  4139a4:	cmp	w1, w0
  4139a8:	b.cc	41397c <ferror@plt+0xed8c>  // b.lo, b.ul, b.last
  4139ac:	b	4139b4 <ferror@plt+0xedc4>
  4139b0:	nop
  4139b4:	ldr	w1, [sp, #24]
  4139b8:	ldr	w0, [sp, #16]
  4139bc:	cmp	w1, w0
  4139c0:	b.ne	4139cc <ferror@plt+0xeddc>  // b.any
  4139c4:	mov	w0, #0x5c                  	// #92
  4139c8:	b	413cb0 <ferror@plt+0xf0c0>
  4139cc:	ldr	w0, [sp, #28]
  4139d0:	cmp	w0, #0x27
  4139d4:	b.ne	413a70 <ferror@plt+0xee80>  // b.any
  4139d8:	adrp	x0, 461000 <sentence_end_required_spaces>
  4139dc:	add	x0, x0, #0xdf9
  4139e0:	ldrb	w0, [x0]
  4139e4:	eor	w0, w0, #0x1
  4139e8:	and	w0, w0, #0xff
  4139ec:	cmp	w0, #0x0
  4139f0:	b.eq	413a18 <ferror@plt+0xee28>  // b.none
  4139f4:	ldr	w0, [sp, #16]
  4139f8:	lsr	w0, w0, #1
  4139fc:	ldr	w1, [sp, #24]
  413a00:	cmp	w1, w0
  413a04:	b.ls	413a18 <ferror@plt+0xee28>  // b.plast
  413a08:	ldr	w0, [sp, #28]
  413a0c:	bl	412ee0 <ferror@plt+0xe2f0>
  413a10:	mov	w0, #0x5c                  	// #92
  413a14:	b	413cb0 <ferror@plt+0xf0c0>
  413a18:	adrp	x0, 461000 <sentence_end_required_spaces>
  413a1c:	add	x0, x0, #0xdf8
  413a20:	ldrb	w0, [x0]
  413a24:	cmp	w0, #0x0
  413a28:	b.ne	413a5c <ferror@plt+0xee6c>  // b.any
  413a2c:	adrp	x0, 461000 <sentence_end_required_spaces>
  413a30:	add	x0, x0, #0xdf9
  413a34:	ldrb	w0, [x0]
  413a38:	cmp	w0, #0x0
  413a3c:	b.eq	413a68 <ferror@plt+0xee78>  // b.none
  413a40:	adrp	x0, 461000 <sentence_end_required_spaces>
  413a44:	add	x0, x0, #0xdfa
  413a48:	ldrb	w0, [x0]
  413a4c:	mov	w1, w0
  413a50:	ldr	w0, [sp, #28]
  413a54:	cmp	w0, w1
  413a58:	b.eq	413a68 <ferror@plt+0xee78>  // b.none
  413a5c:	ldr	w0, [sp, #28]
  413a60:	add	w0, w0, #0x100
  413a64:	b	413cb0 <ferror@plt+0xf0c0>
  413a68:	ldr	w0, [sp, #28]
  413a6c:	b	413cb0 <ferror@plt+0xf0c0>
  413a70:	ldr	w0, [sp, #28]
  413a74:	cmp	w0, #0x22
  413a78:	b.ne	413b14 <ferror@plt+0xef24>  // b.any
  413a7c:	adrp	x0, 461000 <sentence_end_required_spaces>
  413a80:	add	x0, x0, #0xdf9
  413a84:	ldrb	w0, [x0]
  413a88:	cmp	w0, #0x0
  413a8c:	b.eq	413ae8 <ferror@plt+0xeef8>  // b.none
  413a90:	adrp	x0, 461000 <sentence_end_required_spaces>
  413a94:	add	x0, x0, #0xdf4
  413a98:	ldr	w0, [x0]
  413a9c:	ldr	w1, [sp, #24]
  413aa0:	cmp	w1, w0
  413aa4:	b.ls	413ab8 <ferror@plt+0xeec8>  // b.plast
  413aa8:	ldr	w0, [sp, #28]
  413aac:	bl	412ee0 <ferror@plt+0xe2f0>
  413ab0:	mov	w0, #0x5c                  	// #92
  413ab4:	b	413cb0 <ferror@plt+0xf0c0>
  413ab8:	adrp	x0, 461000 <sentence_end_required_spaces>
  413abc:	add	x0, x0, #0xdfa
  413ac0:	ldrb	w0, [x0]
  413ac4:	mov	w1, w0
  413ac8:	ldr	w0, [sp, #28]
  413acc:	cmp	w0, w1
  413ad0:	b.eq	413ae0 <ferror@plt+0xeef0>  // b.none
  413ad4:	ldr	w0, [sp, #28]
  413ad8:	add	w0, w0, #0x100
  413adc:	b	413cb0 <ferror@plt+0xf0c0>
  413ae0:	ldr	w0, [sp, #28]
  413ae4:	b	413cb0 <ferror@plt+0xf0c0>
  413ae8:	adrp	x0, 461000 <sentence_end_required_spaces>
  413aec:	add	x0, x0, #0xdf4
  413af0:	ldr	w0, [x0]
  413af4:	ldr	w1, [sp, #24]
  413af8:	cmp	w1, w0
  413afc:	b.ls	413b0c <ferror@plt+0xef1c>  // b.plast
  413b00:	ldr	w0, [sp, #28]
  413b04:	add	w0, w0, #0x100
  413b08:	b	413cb0 <ferror@plt+0xf0c0>
  413b0c:	ldr	w0, [sp, #28]
  413b10:	b	413cb0 <ferror@plt+0xf0c0>
  413b14:	ldr	w0, [sp, #28]
  413b18:	cmp	w0, #0x60
  413b1c:	b.ne	413b90 <ferror@plt+0xefa0>  // b.any
  413b20:	ldr	w0, [sp, #16]
  413b24:	sub	w0, w0, #0x1
  413b28:	ldr	w1, [sp, #24]
  413b2c:	cmp	w1, w0
  413b30:	b.ne	413b3c <ferror@plt+0xef4c>  // b.any
  413b34:	ldr	w0, [sp, #28]
  413b38:	b	413cb0 <ferror@plt+0xf0c0>
  413b3c:	adrp	x0, 461000 <sentence_end_required_spaces>
  413b40:	add	x0, x0, #0xdf0
  413b44:	ldr	w0, [x0]
  413b48:	cmp	w0, #0x0
  413b4c:	b.eq	413b88 <ferror@plt+0xef98>  // b.none
  413b50:	adrp	x0, 461000 <sentence_end_required_spaces>
  413b54:	add	x0, x0, #0xdf9
  413b58:	ldrb	w0, [x0]
  413b5c:	eor	w0, w0, #0x1
  413b60:	and	w0, w0, #0xff
  413b64:	cmp	w0, #0x0
  413b68:	b.eq	413b88 <ferror@plt+0xef98>  // b.none
  413b6c:	ldr	w0, [sp, #16]
  413b70:	lsr	w0, w0, #2
  413b74:	ldr	w1, [sp, #24]
  413b78:	cmp	w1, w0
  413b7c:	b.cc	413b88 <ferror@plt+0xef98>  // b.lo, b.ul, b.last
  413b80:	mov	w0, #0x260                 	// #608
  413b84:	b	413cb0 <ferror@plt+0xf0c0>
  413b88:	mov	w0, #0x360                 	// #864
  413b8c:	b	413cb0 <ferror@plt+0xf0c0>
  413b90:	ldr	w0, [sp, #28]
  413b94:	cmp	w0, #0x24
  413b98:	b.ne	413be4 <ferror@plt+0xeff4>  // b.any
  413b9c:	adrp	x0, 461000 <sentence_end_required_spaces>
  413ba0:	add	x0, x0, #0xdf9
  413ba4:	ldrb	w0, [x0]
  413ba8:	cmp	w0, #0x0
  413bac:	b.eq	413bbc <ferror@plt+0xefcc>  // b.none
  413bb0:	ldr	w0, [sp, #28]
  413bb4:	add	w0, w0, #0x100
  413bb8:	b	413cb0 <ferror@plt+0xf0c0>
  413bbc:	ldr	w0, [sp, #16]
  413bc0:	lsr	w0, w0, #1
  413bc4:	ldr	w1, [sp, #24]
  413bc8:	cmp	w1, w0
  413bcc:	b.cc	413bdc <ferror@plt+0xefec>  // b.lo, b.ul, b.last
  413bd0:	ldr	w0, [sp, #28]
  413bd4:	add	w0, w0, #0x100
  413bd8:	b	413cb0 <ferror@plt+0xf0c0>
  413bdc:	ldr	w0, [sp, #28]
  413be0:	b	413cb0 <ferror@plt+0xf0c0>
  413be4:	adrp	x0, 461000 <sentence_end_required_spaces>
  413be8:	add	x0, x0, #0xdf8
  413bec:	ldrb	w0, [x0]
  413bf0:	cmp	w0, #0x0
  413bf4:	b.ne	413c0c <ferror@plt+0xf01c>  // b.any
  413bf8:	adrp	x0, 461000 <sentence_end_required_spaces>
  413bfc:	add	x0, x0, #0xdf9
  413c00:	ldrb	w0, [x0]
  413c04:	cmp	w0, #0x0
  413c08:	b.eq	413c34 <ferror@plt+0xf044>  // b.none
  413c0c:	ldr	w0, [sp, #24]
  413c10:	cmp	w0, #0x0
  413c14:	b.eq	413c28 <ferror@plt+0xf038>  // b.none
  413c18:	ldr	w0, [sp, #28]
  413c1c:	bl	412ee0 <ferror@plt+0xe2f0>
  413c20:	mov	w0, #0x5c                  	// #92
  413c24:	b	413cb0 <ferror@plt+0xf0c0>
  413c28:	ldr	w0, [sp, #28]
  413c2c:	add	w0, w0, #0x100
  413c30:	b	413cb0 <ferror@plt+0xf0c0>
  413c34:	ldr	w0, [sp, #16]
  413c38:	lsr	w0, w0, #1
  413c3c:	ldr	w1, [sp, #24]
  413c40:	cmp	w1, w0
  413c44:	b.ls	413c58 <ferror@plt+0xf068>  // b.plast
  413c48:	ldr	w0, [sp, #28]
  413c4c:	bl	412ee0 <ferror@plt+0xe2f0>
  413c50:	mov	w0, #0x5c                  	// #92
  413c54:	b	413cb0 <ferror@plt+0xf0c0>
  413c58:	ldr	w0, [sp, #24]
  413c5c:	cmp	w0, #0x0
  413c60:	b.eq	413c70 <ferror@plt+0xf080>  // b.none
  413c64:	ldr	w0, [sp, #28]
  413c68:	add	w0, w0, #0x100
  413c6c:	b	413cb0 <ferror@plt+0xf0c0>
  413c70:	ldr	w0, [sp, #28]
  413c74:	b	413cb0 <ferror@plt+0xf0c0>
  413c78:	adrp	x0, 461000 <sentence_end_required_spaces>
  413c7c:	add	x0, x0, #0xdf9
  413c80:	ldrb	w0, [x0]
  413c84:	cmp	w0, #0x0
  413c88:	b.ne	413ca0 <ferror@plt+0xf0b0>  // b.any
  413c8c:	adrp	x0, 461000 <sentence_end_required_spaces>
  413c90:	add	x0, x0, #0xdf8
  413c94:	ldrb	w0, [x0]
  413c98:	cmp	w0, #0x0
  413c9c:	b.eq	413cac <ferror@plt+0xf0bc>  // b.none
  413ca0:	ldr	w0, [sp, #28]
  413ca4:	add	w0, w0, #0x100
  413ca8:	b	413cb0 <ferror@plt+0xf0c0>
  413cac:	ldr	w0, [sp, #28]
  413cb0:	ldp	x29, x30, [sp], #32
  413cb4:	ret
  413cb8:	stp	x29, x30, [sp, #-32]!
  413cbc:	mov	x29, sp
  413cc0:	str	w0, [sp, #28]
  413cc4:	ldr	w0, [sp, #28]
  413cc8:	cmn	w0, #0x1
  413ccc:	b.eq	413d44 <ferror@plt+0xf154>  // b.none
  413cd0:	ldr	w0, [sp, #28]
  413cd4:	cmp	w0, #0xa
  413cd8:	b.ne	413cf8 <ferror@plt+0xf108>  // b.any
  413cdc:	adrp	x0, 463000 <program_name+0x1fa8>
  413ce0:	add	x0, x0, #0x598
  413ce4:	ldr	w0, [x0]
  413ce8:	sub	w1, w0, #0x1
  413cec:	adrp	x0, 463000 <program_name+0x1fa8>
  413cf0:	add	x0, x0, #0x598
  413cf4:	str	w1, [x0]
  413cf8:	adrp	x0, 461000 <sentence_end_required_spaces>
  413cfc:	add	x0, x0, #0xe08
  413d00:	ldr	w0, [x0]
  413d04:	cmp	w0, #0x2
  413d08:	b.ne	413d10 <ferror@plt+0xf120>  // b.any
  413d0c:	bl	4047b0 <abort@plt>
  413d10:	adrp	x0, 461000 <sentence_end_required_spaces>
  413d14:	add	x0, x0, #0xe08
  413d18:	ldr	w0, [x0]
  413d1c:	add	w2, w0, #0x1
  413d20:	adrp	x1, 461000 <sentence_end_required_spaces>
  413d24:	add	x1, x1, #0xe08
  413d28:	str	w2, [x1]
  413d2c:	adrp	x1, 461000 <sentence_end_required_spaces>
  413d30:	add	x1, x1, #0xe00
  413d34:	sxtw	x0, w0
  413d38:	ldr	w2, [sp, #28]
  413d3c:	str	w2, [x1, x0, lsl #2]
  413d40:	b	413d48 <ferror@plt+0xf158>
  413d44:	nop
  413d48:	nop
  413d4c:	ldp	x29, x30, [sp], #32
  413d50:	ret
  413d54:	sub	sp, sp, #0xa0
  413d58:	stp	x29, x30, [sp, #16]
  413d5c:	add	x29, sp, #0x10
  413d60:	str	x19, [sp, #32]
  413d64:	str	x0, [sp, #56]
  413d68:	str	w1, [sp, #52]
  413d6c:	str	w2, [sp, #48]
  413d70:	bl	413798 <ferror@plt+0xeba8>
  413d74:	str	w0, [sp, #156]
  413d78:	ldr	w0, [sp, #156]
  413d7c:	cmp	w0, #0x23
  413d80:	b.ne	413dfc <ferror@plt+0xf20c>  // b.any
  413d84:	adrp	x0, 463000 <program_name+0x1fa8>
  413d88:	add	x0, x0, #0x598
  413d8c:	ldr	w1, [x0]
  413d90:	adrp	x0, 461000 <sentence_end_required_spaces>
  413d94:	add	x0, x0, #0xde8
  413d98:	str	w1, [x0]
  413d9c:	bl	4130bc <ferror@plt+0xe4cc>
  413da0:	bl	412e08 <ferror@plt+0xe218>
  413da4:	str	w0, [sp, #156]
  413da8:	ldr	w0, [sp, #156]
  413dac:	cmn	w0, #0x1
  413db0:	b.eq	413df8 <ferror@plt+0xf208>  // b.none
  413db4:	ldr	w0, [sp, #156]
  413db8:	cmp	w0, #0xa
  413dbc:	b.eq	413df8 <ferror@plt+0xf208>  // b.none
  413dc0:	adrp	x0, 461000 <sentence_end_required_spaces>
  413dc4:	add	x0, x0, #0xde0
  413dc8:	ldr	x0, [x0]
  413dcc:	cmp	x0, #0x0
  413dd0:	b.ne	413dec <ferror@plt+0xf1fc>  // b.any
  413dd4:	ldr	w0, [sp, #156]
  413dd8:	cmp	w0, #0x20
  413ddc:	b.eq	413da0 <ferror@plt+0xf1b0>  // b.none
  413de0:	ldr	w0, [sp, #156]
  413de4:	cmp	w0, #0x9
  413de8:	b.eq	413da0 <ferror@plt+0xf1b0>  // b.none
  413dec:	ldr	w0, [sp, #156]
  413df0:	bl	4130d0 <ferror@plt+0xe4e0>
  413df4:	b	413da0 <ferror@plt+0xf1b0>
  413df8:	bl	413194 <ferror@plt+0xe5a4>
  413dfc:	ldr	w0, [sp, #156]
  413e00:	cmp	w0, #0xa
  413e04:	b.ne	413e3c <ferror@plt+0xf24c>  // b.any
  413e08:	adrp	x0, 461000 <sentence_end_required_spaces>
  413e0c:	add	x0, x0, #0xdec
  413e10:	ldr	w1, [x0]
  413e14:	adrp	x0, 461000 <sentence_end_required_spaces>
  413e18:	add	x0, x0, #0xde8
  413e1c:	ldr	w0, [x0]
  413e20:	cmp	w1, w0
  413e24:	b.le	413e2c <ferror@plt+0xf23c>
  413e28:	bl	407950 <ferror@plt+0x2d60>
  413e2c:	ldr	x0, [sp, #56]
  413e30:	mov	w1, #0x2                   	// #2
  413e34:	str	w1, [x0]
  413e38:	b	414bbc <ferror@plt+0xffcc>
  413e3c:	ldr	w0, [sp, #156]
  413e40:	bl	4136d8 <ferror@plt+0xeae8>
  413e44:	and	w0, w0, #0xff
  413e48:	cmp	w0, #0x0
  413e4c:	b.ne	413d70 <ferror@plt+0xf180>  // b.any
  413e50:	ldr	w0, [sp, #156]
  413e54:	cmn	w0, #0x1
  413e58:	b.ne	413e6c <ferror@plt+0xf27c>  // b.any
  413e5c:	ldr	x0, [sp, #56]
  413e60:	mov	w1, #0x6                   	// #6
  413e64:	str	w1, [x0]
  413e68:	b	414bbc <ferror@plt+0xffcc>
  413e6c:	ldr	w0, [sp, #156]
  413e70:	cmp	w0, #0x3c
  413e74:	b.eq	413e84 <ferror@plt+0xf294>  // b.none
  413e78:	ldr	w0, [sp, #156]
  413e7c:	cmp	w0, #0x3e
  413e80:	b.ne	413f38 <ferror@plt+0xf348>  // b.any
  413e84:	bl	413798 <ferror@plt+0xeba8>
  413e88:	str	w0, [sp, #136]
  413e8c:	ldr	w0, [sp, #136]
  413e90:	cmp	w0, #0x28
  413e94:	b.eq	413f30 <ferror@plt+0xf340>  // b.none
  413e98:	ldr	w0, [sp, #156]
  413e9c:	cmp	w0, #0x3c
  413ea0:	b.ne	413eb4 <ferror@plt+0xf2c4>  // b.any
  413ea4:	ldr	w0, [sp, #136]
  413ea8:	cmp	w0, #0x3c
  413eac:	b.eq	413ed8 <ferror@plt+0xf2e8>  // b.none
  413eb0:	b	413ec0 <ferror@plt+0xf2d0>
  413eb4:	ldr	w0, [sp, #136]
  413eb8:	cmp	w0, #0x7c
  413ebc:	b.eq	413ed8 <ferror@plt+0xf2e8>  // b.none
  413ec0:	ldr	w0, [sp, #136]
  413ec4:	cmp	w0, #0x3e
  413ec8:	b.eq	413ed8 <ferror@plt+0xf2e8>  // b.none
  413ecc:	ldr	w0, [sp, #136]
  413ed0:	cmp	w0, #0x26
  413ed4:	b.ne	413f10 <ferror@plt+0xf320>  // b.any
  413ed8:	ldr	w0, [sp, #156]
  413edc:	cmp	w0, #0x3c
  413ee0:	b.ne	413f1c <ferror@plt+0xf32c>  // b.any
  413ee4:	ldr	w0, [sp, #136]
  413ee8:	cmp	w0, #0x3c
  413eec:	b.ne	413f1c <ferror@plt+0xf32c>  // b.any
  413ef0:	bl	413798 <ferror@plt+0xeba8>
  413ef4:	str	w0, [sp, #132]
  413ef8:	ldr	w0, [sp, #132]
  413efc:	cmp	w0, #0x2d
  413f00:	b.eq	413f1c <ferror@plt+0xf32c>  // b.none
  413f04:	ldr	w0, [sp, #132]
  413f08:	bl	413cb8 <ferror@plt+0xf0c8>
  413f0c:	b	413f1c <ferror@plt+0xf32c>
  413f10:	ldr	w0, [sp, #136]
  413f14:	bl	413cb8 <ferror@plt+0xf0c8>
  413f18:	b	413f20 <ferror@plt+0xf330>
  413f1c:	nop
  413f20:	ldr	x0, [sp, #56]
  413f24:	mov	w1, #0x3                   	// #3
  413f28:	str	w1, [x0]
  413f2c:	b	414bbc <ferror@plt+0xffcc>
  413f30:	ldr	w0, [sp, #136]
  413f34:	bl	413cb8 <ferror@plt+0xf0c8>
  413f38:	ldr	w0, [sp, #52]
  413f3c:	cmp	w0, #0x360
  413f40:	b.ne	413f7c <ferror@plt+0xf38c>  // b.any
  413f44:	ldr	w0, [sp, #156]
  413f48:	cmp	w0, #0x360
  413f4c:	b.ne	413f7c <ferror@plt+0xf38c>  // b.any
  413f50:	bl	413370 <ferror@plt+0xe780>
  413f54:	ldr	x0, [sp, #56]
  413f58:	mov	w1, #0x4                   	// #4
  413f5c:	str	w1, [x0]
  413f60:	adrp	x0, 463000 <program_name+0x1fa8>
  413f64:	add	x0, x0, #0x598
  413f68:	ldr	w1, [x0]
  413f6c:	adrp	x0, 461000 <sentence_end_required_spaces>
  413f70:	add	x0, x0, #0xdec
  413f74:	str	w1, [x0]
  413f78:	b	414bbc <ferror@plt+0xffcc>
  413f7c:	ldr	w0, [sp, #52]
  413f80:	cmp	w0, #0x29
  413f84:	b.ne	413fbc <ferror@plt+0xf3cc>  // b.any
  413f88:	ldr	w0, [sp, #156]
  413f8c:	cmp	w0, #0x29
  413f90:	b.ne	413fbc <ferror@plt+0xf3cc>  // b.any
  413f94:	ldr	x0, [sp, #56]
  413f98:	mov	w1, #0x5                   	// #5
  413f9c:	str	w1, [x0]
  413fa0:	adrp	x0, 463000 <program_name+0x1fa8>
  413fa4:	add	x0, x0, #0x598
  413fa8:	ldr	w1, [x0]
  413fac:	adrp	x0, 461000 <sentence_end_required_spaces>
  413fb0:	add	x0, x0, #0xdec
  413fb4:	str	w1, [x0]
  413fb8:	b	414bbc <ferror@plt+0xffcc>
  413fbc:	ldr	w0, [sp, #156]
  413fc0:	bl	413720 <ferror@plt+0xeb30>
  413fc4:	and	w0, w0, #0xff
  413fc8:	cmp	w0, #0x0
  413fcc:	b.eq	413ff4 <ferror@plt+0xf404>  // b.none
  413fd0:	ldr	w0, [sp, #156]
  413fd4:	cmp	w0, #0x3b
  413fd8:	b.ne	413fe4 <ferror@plt+0xf3f4>  // b.any
  413fdc:	mov	w0, #0x2                   	// #2
  413fe0:	b	413fe8 <ferror@plt+0xf3f8>
  413fe4:	mov	w0, #0x1                   	// #1
  413fe8:	ldr	x1, [sp, #56]
  413fec:	str	w0, [x1]
  413ff0:	b	414bbc <ferror@plt+0xffcc>
  413ff4:	ldr	x0, [sp, #56]
  413ff8:	str	wzr, [x0]
  413ffc:	mov	x0, #0x10                  	// #16
  414000:	bl	404620 <xmalloc@plt>
  414004:	mov	x1, x0
  414008:	ldr	x0, [sp, #56]
  41400c:	str	x1, [x0, #8]
  414010:	ldr	x0, [sp, #56]
  414014:	ldr	x0, [x0, #8]
  414018:	bl	412f7c <ferror@plt+0xe38c>
  41401c:	adrp	x0, 463000 <program_name+0x1fa8>
  414020:	add	x0, x0, #0x598
  414024:	ldr	w1, [x0]
  414028:	ldr	x0, [sp, #56]
  41402c:	str	w1, [x0, #16]
  414030:	mov	w0, #0x1                   	// #1
  414034:	strb	w0, [sp, #155]
  414038:	ldr	w0, [sp, #156]
  41403c:	cmn	w0, #0x1
  414040:	b.eq	414b68 <ferror@plt+0xff78>  // b.none
  414044:	ldrb	w0, [sp, #155]
  414048:	cmp	w0, #0x0
  41404c:	b.eq	414138 <ferror@plt+0xf548>  // b.none
  414050:	ldr	w0, [sp, #156]
  414054:	cmp	w0, #0x3c
  414058:	b.eq	414068 <ferror@plt+0xf478>  // b.none
  41405c:	ldr	w0, [sp, #156]
  414060:	cmp	w0, #0x3e
  414064:	b.ne	414138 <ferror@plt+0xf548>  // b.any
  414068:	bl	413798 <ferror@plt+0xeba8>
  41406c:	str	w0, [sp, #128]
  414070:	ldr	w0, [sp, #156]
  414074:	cmp	w0, #0x3c
  414078:	b.ne	41408c <ferror@plt+0xf49c>  // b.any
  41407c:	ldr	w0, [sp, #128]
  414080:	cmp	w0, #0x3c
  414084:	b.eq	4140b0 <ferror@plt+0xf4c0>  // b.none
  414088:	b	414098 <ferror@plt+0xf4a8>
  41408c:	ldr	w0, [sp, #128]
  414090:	cmp	w0, #0x7c
  414094:	b.eq	4140b0 <ferror@plt+0xf4c0>  // b.none
  414098:	ldr	w0, [sp, #128]
  41409c:	cmp	w0, #0x3e
  4140a0:	b.eq	4140b0 <ferror@plt+0xf4c0>  // b.none
  4140a4:	ldr	w0, [sp, #128]
  4140a8:	cmp	w0, #0x26
  4140ac:	b.ne	4140e8 <ferror@plt+0xf4f8>  // b.any
  4140b0:	ldr	w0, [sp, #156]
  4140b4:	cmp	w0, #0x3c
  4140b8:	b.ne	4140f4 <ferror@plt+0xf504>  // b.any
  4140bc:	ldr	w0, [sp, #128]
  4140c0:	cmp	w0, #0x3c
  4140c4:	b.ne	4140f4 <ferror@plt+0xf504>  // b.any
  4140c8:	bl	413798 <ferror@plt+0xeba8>
  4140cc:	str	w0, [sp, #124]
  4140d0:	ldr	w0, [sp, #124]
  4140d4:	cmp	w0, #0x2d
  4140d8:	b.eq	4140f4 <ferror@plt+0xf504>  // b.none
  4140dc:	ldr	w0, [sp, #124]
  4140e0:	bl	413cb8 <ferror@plt+0xf0c8>
  4140e4:	b	4140f4 <ferror@plt+0xf504>
  4140e8:	ldr	w0, [sp, #128]
  4140ec:	bl	413cb8 <ferror@plt+0xf0c8>
  4140f0:	b	4140f8 <ferror@plt+0xf508>
  4140f4:	nop
  4140f8:	ldr	x0, [sp, #56]
  4140fc:	mov	w1, #0x3                   	// #3
  414100:	str	w1, [x0]
  414104:	ldr	x0, [sp, #56]
  414108:	ldr	x0, [x0, #8]
  41410c:	bl	412fc4 <ferror@plt+0xe3d4>
  414110:	ldr	x0, [sp, #56]
  414114:	ldr	x0, [x0, #8]
  414118:	bl	4048f0 <free@plt>
  41411c:	adrp	x0, 463000 <program_name+0x1fa8>
  414120:	add	x0, x0, #0x598
  414124:	ldr	w1, [x0]
  414128:	adrp	x0, 461000 <sentence_end_required_spaces>
  41412c:	add	x0, x0, #0xdec
  414130:	str	w1, [x0]
  414134:	b	414bbc <ferror@plt+0xffcc>
  414138:	ldrb	w0, [sp, #155]
  41413c:	cmp	w0, #0x0
  414140:	b.eq	414164 <ferror@plt+0xf574>  // b.none
  414144:	ldr	w0, [sp, #156]
  414148:	cmp	w0, #0x2f
  41414c:	b.le	414164 <ferror@plt+0xf574>
  414150:	ldr	w0, [sp, #156]
  414154:	cmp	w0, #0x39
  414158:	b.gt	414164 <ferror@plt+0xf574>
  41415c:	mov	w0, #0x1                   	// #1
  414160:	b	414168 <ferror@plt+0xf578>
  414164:	mov	w0, #0x0                   	// #0
  414168:	strb	w0, [sp, #155]
  41416c:	ldrb	w0, [sp, #155]
  414170:	and	w0, w0, #0x1
  414174:	strb	w0, [sp, #155]
  414178:	ldr	w0, [sp, #156]
  41417c:	cmp	w0, #0x24
  414180:	b.ne	414958 <ferror@plt+0xfd68>  // b.any
  414184:	adrp	x0, 461000 <sentence_end_required_spaces>
  414188:	add	x0, x0, #0xdf9
  41418c:	ldrb	w0, [x0]
  414190:	cmp	w0, #0x0
  414194:	b.eq	41419c <ferror@plt+0xf5ac>  // b.none
  414198:	bl	4047b0 <abort@plt>
  41419c:	adrp	x0, 461000 <sentence_end_required_spaces>
  4141a0:	add	x0, x0, #0xe08
  4141a4:	ldr	w0, [x0]
  4141a8:	cmp	w0, #0x0
  4141ac:	b.le	4141b4 <ferror@plt+0xf5c4>
  4141b0:	bl	4047b0 <abort@plt>
  4141b4:	bl	412e08 <ferror@plt+0xe218>
  4141b8:	str	w0, [sp, #116]
  4141bc:	ldr	w0, [sp, #116]
  4141c0:	cmp	w0, #0x28
  4141c4:	b.ne	4142a8 <ferror@plt+0xf6b8>  // b.any
  4141c8:	ldr	w0, [sp, #116]
  4141cc:	bl	412ee0 <ferror@plt+0xe2f0>
  4141d0:	adrp	x0, 461000 <sentence_end_required_spaces>
  4141d4:	add	x0, x0, #0xdf8
  4141d8:	ldrb	w0, [x0]
  4141dc:	strb	w0, [sp, #115]
  4141e0:	adrp	x0, 461000 <sentence_end_required_spaces>
  4141e4:	add	x0, x0, #0xdf8
  4141e8:	strb	wzr, [x0]
  4141ec:	bl	413798 <ferror@plt+0xeba8>
  4141f0:	str	w0, [sp, #116]
  4141f4:	ldr	w0, [sp, #116]
  4141f8:	cmp	w0, #0x28
  4141fc:	b.eq	414204 <ferror@plt+0xf614>  // b.none
  414200:	bl	4047b0 <abort@plt>
  414204:	bl	413798 <ferror@plt+0xeba8>
  414208:	str	w0, [sp, #108]
  41420c:	ldr	w0, [sp, #108]
  414210:	cmp	w0, #0x28
  414214:	b.ne	414278 <ferror@plt+0xf688>  // b.any
  414218:	mov	w0, #0x2                   	// #2
  41421c:	str	w0, [sp, #148]
  414220:	bl	413798 <ferror@plt+0xeba8>
  414224:	str	w0, [sp, #156]
  414228:	ldr	w0, [sp, #156]
  41422c:	cmp	w0, #0x28
  414230:	b.ne	414244 <ferror@plt+0xf654>  // b.any
  414234:	ldr	w0, [sp, #148]
  414238:	add	w0, w0, #0x1
  41423c:	str	w0, [sp, #148]
  414240:	b	414268 <ferror@plt+0xf678>
  414244:	ldr	w0, [sp, #156]
  414248:	cmp	w0, #0x29
  41424c:	b.ne	414268 <ferror@plt+0xf678>  // b.any
  414250:	ldr	w0, [sp, #148]
  414254:	sub	w0, w0, #0x1
  414258:	str	w0, [sp, #148]
  41425c:	ldr	w0, [sp, #148]
  414260:	cmp	w0, #0x0
  414264:	b.eq	414290 <ferror@plt+0xf6a0>  // b.none
  414268:	ldr	w0, [sp, #156]
  41426c:	cmn	w0, #0x1
  414270:	b.ne	414220 <ferror@plt+0xf630>  // b.any
  414274:	b	414294 <ferror@plt+0xf6a4>
  414278:	ldr	w0, [sp, #108]
  41427c:	bl	413cb8 <ferror@plt+0xf0c8>
  414280:	ldr	w1, [sp, #48]
  414284:	mov	w0, #0x29                  	// #41
  414288:	bl	415160 <ferror@plt+0x10570>
  41428c:	b	414294 <ferror@plt+0xf6a4>
  414290:	nop
  414294:	adrp	x0, 461000 <sentence_end_required_spaces>
  414298:	add	x0, x0, #0xdf8
  41429c:	ldrb	w1, [sp, #115]
  4142a0:	strb	w1, [x0]
  4142a4:	b	414948 <ferror@plt+0xfd58>
  4142a8:	ldr	w0, [sp, #116]
  4142ac:	bl	412ee0 <ferror@plt+0xe2f0>
  4142b0:	bl	413798 <ferror@plt+0xeba8>
  4142b4:	str	w0, [sp, #116]
  4142b8:	ldr	w0, [sp, #116]
  4142bc:	cmp	w0, #0x27
  4142c0:	b.ne	4147dc <ferror@plt+0xfbec>  // b.any
  4142c4:	adrp	x0, 461000 <sentence_end_required_spaces>
  4142c8:	add	x0, x0, #0xdf9
  4142cc:	ldrb	w0, [x0]
  4142d0:	eor	w0, w0, #0x1
  4142d4:	and	w0, w0, #0xff
  4142d8:	cmp	w0, #0x0
  4142dc:	b.eq	4147dc <ferror@plt+0xfbec>  // b.none
  4142e0:	bl	412e08 <ferror@plt+0xe218>
  4142e4:	str	w0, [sp, #156]
  4142e8:	ldr	w0, [sp, #156]
  4142ec:	cmn	w0, #0x1
  4142f0:	b.eq	4147cc <ferror@plt+0xfbdc>  // b.none
  4142f4:	ldr	w0, [sp, #156]
  4142f8:	cmp	w0, #0x27
  4142fc:	b.eq	4147d4 <ferror@plt+0xfbe4>  // b.none
  414300:	ldr	w0, [sp, #156]
  414304:	cmp	w0, #0x5c
  414308:	b.ne	41475c <ferror@plt+0xfb6c>  // b.any
  41430c:	bl	412e08 <ferror@plt+0xe218>
  414310:	str	w0, [sp, #156]
  414314:	ldr	w0, [sp, #156]
  414318:	cmp	w0, #0x78
  41431c:	b.eq	4144c0 <ferror@plt+0xf8d0>  // b.none
  414320:	ldr	w0, [sp, #156]
  414324:	cmp	w0, #0x78
  414328:	b.gt	41444c <ferror@plt+0xf85c>
  41432c:	ldr	w0, [sp, #156]
  414330:	cmp	w0, #0x76
  414334:	b.eq	4144b4 <ferror@plt+0xf8c4>  // b.none
  414338:	ldr	w0, [sp, #156]
  41433c:	cmp	w0, #0x76
  414340:	b.gt	41444c <ferror@plt+0xf85c>
  414344:	ldr	w0, [sp, #156]
  414348:	cmp	w0, #0x74
  41434c:	b.eq	4144a8 <ferror@plt+0xf8b8>  // b.none
  414350:	ldr	w0, [sp, #156]
  414354:	cmp	w0, #0x74
  414358:	b.gt	41444c <ferror@plt+0xf85c>
  41435c:	ldr	w0, [sp, #156]
  414360:	cmp	w0, #0x72
  414364:	b.eq	41449c <ferror@plt+0xf8ac>  // b.none
  414368:	ldr	w0, [sp, #156]
  41436c:	cmp	w0, #0x72
  414370:	b.gt	41444c <ferror@plt+0xf85c>
  414374:	ldr	w0, [sp, #156]
  414378:	cmp	w0, #0x6e
  41437c:	b.eq	414490 <ferror@plt+0xf8a0>  // b.none
  414380:	ldr	w0, [sp, #156]
  414384:	cmp	w0, #0x6e
  414388:	b.gt	41444c <ferror@plt+0xf85c>
  41438c:	ldr	w0, [sp, #156]
  414390:	cmp	w0, #0x66
  414394:	b.eq	414484 <ferror@plt+0xf894>  // b.none
  414398:	ldr	w0, [sp, #156]
  41439c:	cmp	w0, #0x66
  4143a0:	b.gt	41444c <ferror@plt+0xf85c>
  4143a4:	ldr	w0, [sp, #156]
  4143a8:	cmp	w0, #0x65
  4143ac:	b.eq	414478 <ferror@plt+0xf888>  // b.none
  4143b0:	ldr	w0, [sp, #156]
  4143b4:	cmp	w0, #0x65
  4143b8:	b.gt	41444c <ferror@plt+0xf85c>
  4143bc:	ldr	w0, [sp, #156]
  4143c0:	cmp	w0, #0x62
  4143c4:	b.eq	41446c <ferror@plt+0xf87c>  // b.none
  4143c8:	ldr	w0, [sp, #156]
  4143cc:	cmp	w0, #0x62
  4143d0:	b.gt	41444c <ferror@plt+0xf85c>
  4143d4:	ldr	w0, [sp, #156]
  4143d8:	cmp	w0, #0x61
  4143dc:	b.eq	414460 <ferror@plt+0xf870>  // b.none
  4143e0:	ldr	w0, [sp, #156]
  4143e4:	cmp	w0, #0x61
  4143e8:	b.gt	41444c <ferror@plt+0xf85c>
  4143ec:	ldr	w0, [sp, #156]
  4143f0:	cmp	w0, #0x5c
  4143f4:	b.eq	414764 <ferror@plt+0xfb74>  // b.none
  4143f8:	ldr	w0, [sp, #156]
  4143fc:	cmp	w0, #0x5c
  414400:	b.gt	41444c <ferror@plt+0xf85c>
  414404:	ldr	w0, [sp, #156]
  414408:	cmp	w0, #0x45
  41440c:	b.eq	414478 <ferror@plt+0xf888>  // b.none
  414410:	ldr	w0, [sp, #156]
  414414:	cmp	w0, #0x45
  414418:	b.gt	41444c <ferror@plt+0xf85c>
  41441c:	ldr	w0, [sp, #156]
  414420:	cmp	w0, #0x37
  414424:	b.gt	41444c <ferror@plt+0xf85c>
  414428:	ldr	w0, [sp, #156]
  41442c:	cmp	w0, #0x30
  414430:	b.ge	4146bc <ferror@plt+0xfacc>  // b.tcont
  414434:	ldr	w0, [sp, #156]
  414438:	cmp	w0, #0x22
  41443c:	b.eq	41476c <ferror@plt+0xfb7c>  // b.none
  414440:	ldr	w0, [sp, #156]
  414444:	cmp	w0, #0x27
  414448:	b.eq	414774 <ferror@plt+0xfb84>  // b.none
  41444c:	ldr	w0, [sp, #156]
  414450:	bl	412ee0 <ferror@plt+0xe2f0>
  414454:	mov	w0, #0x5c                  	// #92
  414458:	str	w0, [sp, #156]
  41445c:	b	414778 <ferror@plt+0xfb88>
  414460:	mov	w0, #0x7                   	// #7
  414464:	str	w0, [sp, #156]
  414468:	b	414778 <ferror@plt+0xfb88>
  41446c:	mov	w0, #0x8                   	// #8
  414470:	str	w0, [sp, #156]
  414474:	b	414778 <ferror@plt+0xfb88>
  414478:	mov	w0, #0x1b                  	// #27
  41447c:	str	w0, [sp, #156]
  414480:	b	414778 <ferror@plt+0xfb88>
  414484:	mov	w0, #0xc                   	// #12
  414488:	str	w0, [sp, #156]
  41448c:	b	414778 <ferror@plt+0xfb88>
  414490:	mov	w0, #0xa                   	// #10
  414494:	str	w0, [sp, #156]
  414498:	b	414778 <ferror@plt+0xfb88>
  41449c:	mov	w0, #0xd                   	// #13
  4144a0:	str	w0, [sp, #156]
  4144a4:	b	414778 <ferror@plt+0xfb88>
  4144a8:	mov	w0, #0x9                   	// #9
  4144ac:	str	w0, [sp, #156]
  4144b0:	b	414778 <ferror@plt+0xfb88>
  4144b4:	mov	w0, #0xb                   	// #11
  4144b8:	str	w0, [sp, #156]
  4144bc:	b	414778 <ferror@plt+0xfb88>
  4144c0:	bl	412e08 <ferror@plt+0xe218>
  4144c4:	str	w0, [sp, #156]
  4144c8:	ldr	w0, [sp, #156]
  4144cc:	cmp	w0, #0x2f
  4144d0:	b.le	4144e0 <ferror@plt+0xf8f0>
  4144d4:	ldr	w0, [sp, #156]
  4144d8:	cmp	w0, #0x39
  4144dc:	b.le	414510 <ferror@plt+0xf920>
  4144e0:	ldr	w0, [sp, #156]
  4144e4:	cmp	w0, #0x40
  4144e8:	b.le	4144f8 <ferror@plt+0xf908>
  4144ec:	ldr	w0, [sp, #156]
  4144f0:	cmp	w0, #0x46
  4144f4:	b.le	414510 <ferror@plt+0xf920>
  4144f8:	ldr	w0, [sp, #156]
  4144fc:	cmp	w0, #0x60
  414500:	b.le	4146a0 <ferror@plt+0xfab0>
  414504:	ldr	w0, [sp, #156]
  414508:	cmp	w0, #0x66
  41450c:	b.gt	4146a0 <ferror@plt+0xfab0>
  414510:	ldr	w0, [sp, #156]
  414514:	cmp	w0, #0x2f
  414518:	b.le	414538 <ferror@plt+0xf948>
  41451c:	ldr	w0, [sp, #156]
  414520:	cmp	w0, #0x39
  414524:	b.gt	414538 <ferror@plt+0xf948>
  414528:	ldr	w0, [sp, #156]
  41452c:	sub	w0, w0, #0x30
  414530:	str	w0, [sp, #144]
  414534:	b	41458c <ferror@plt+0xf99c>
  414538:	ldr	w0, [sp, #156]
  41453c:	cmp	w0, #0x40
  414540:	b.le	414560 <ferror@plt+0xf970>
  414544:	ldr	w0, [sp, #156]
  414548:	cmp	w0, #0x46
  41454c:	b.gt	414560 <ferror@plt+0xf970>
  414550:	ldr	w0, [sp, #156]
  414554:	sub	w0, w0, #0x37
  414558:	str	w0, [sp, #144]
  41455c:	b	41458c <ferror@plt+0xf99c>
  414560:	ldr	w0, [sp, #156]
  414564:	cmp	w0, #0x60
  414568:	b.le	414588 <ferror@plt+0xf998>
  41456c:	ldr	w0, [sp, #156]
  414570:	cmp	w0, #0x66
  414574:	b.gt	414588 <ferror@plt+0xf998>
  414578:	ldr	w0, [sp, #156]
  41457c:	sub	w0, w0, #0x57
  414580:	str	w0, [sp, #144]
  414584:	b	41458c <ferror@plt+0xf99c>
  414588:	bl	4047b0 <abort@plt>
  41458c:	bl	412e08 <ferror@plt+0xe218>
  414590:	str	w0, [sp, #156]
  414594:	ldr	w0, [sp, #156]
  414598:	cmp	w0, #0x2f
  41459c:	b.le	4145ac <ferror@plt+0xf9bc>
  4145a0:	ldr	w0, [sp, #156]
  4145a4:	cmp	w0, #0x39
  4145a8:	b.le	4145dc <ferror@plt+0xf9ec>
  4145ac:	ldr	w0, [sp, #156]
  4145b0:	cmp	w0, #0x40
  4145b4:	b.le	4145c4 <ferror@plt+0xf9d4>
  4145b8:	ldr	w0, [sp, #156]
  4145bc:	cmp	w0, #0x46
  4145c0:	b.le	4145dc <ferror@plt+0xf9ec>
  4145c4:	ldr	w0, [sp, #156]
  4145c8:	cmp	w0, #0x60
  4145cc:	b.le	414688 <ferror@plt+0xfa98>
  4145d0:	ldr	w0, [sp, #156]
  4145d4:	cmp	w0, #0x66
  4145d8:	b.gt	414688 <ferror@plt+0xfa98>
  4145dc:	ldr	w0, [sp, #156]
  4145e0:	cmp	w0, #0x2f
  4145e4:	b.le	414610 <ferror@plt+0xfa20>
  4145e8:	ldr	w0, [sp, #156]
  4145ec:	cmp	w0, #0x39
  4145f0:	b.gt	414610 <ferror@plt+0xfa20>
  4145f4:	ldr	w0, [sp, #144]
  4145f8:	lsl	w1, w0, #4
  4145fc:	ldr	w0, [sp, #156]
  414600:	add	w0, w1, w0
  414604:	sub	w0, w0, #0x30
  414608:	str	w0, [sp, #144]
  41460c:	b	414684 <ferror@plt+0xfa94>
  414610:	ldr	w0, [sp, #156]
  414614:	cmp	w0, #0x40
  414618:	b.le	414648 <ferror@plt+0xfa58>
  41461c:	ldr	w0, [sp, #156]
  414620:	cmp	w0, #0x46
  414624:	b.gt	414648 <ferror@plt+0xfa58>
  414628:	ldr	w0, [sp, #144]
  41462c:	lsl	w0, w0, #4
  414630:	add	w1, w0, #0xa
  414634:	ldr	w0, [sp, #156]
  414638:	add	w0, w1, w0
  41463c:	sub	w0, w0, #0x41
  414640:	str	w0, [sp, #144]
  414644:	b	414684 <ferror@plt+0xfa94>
  414648:	ldr	w0, [sp, #156]
  41464c:	cmp	w0, #0x60
  414650:	b.le	414680 <ferror@plt+0xfa90>
  414654:	ldr	w0, [sp, #156]
  414658:	cmp	w0, #0x66
  41465c:	b.gt	414680 <ferror@plt+0xfa90>
  414660:	ldr	w0, [sp, #144]
  414664:	lsl	w0, w0, #4
  414668:	add	w1, w0, #0xa
  41466c:	ldr	w0, [sp, #156]
  414670:	add	w0, w1, w0
  414674:	sub	w0, w0, #0x61
  414678:	str	w0, [sp, #144]
  41467c:	b	414684 <ferror@plt+0xfa94>
  414680:	bl	4047b0 <abort@plt>
  414684:	b	414690 <ferror@plt+0xfaa0>
  414688:	ldr	w0, [sp, #156]
  41468c:	bl	412ee0 <ferror@plt+0xe2f0>
  414690:	ldr	w0, [sp, #144]
  414694:	str	w0, [sp, #156]
  414698:	nop
  41469c:	b	414778 <ferror@plt+0xfb88>
  4146a0:	ldr	w0, [sp, #156]
  4146a4:	bl	412ee0 <ferror@plt+0xe2f0>
  4146a8:	mov	w0, #0x78                  	// #120
  4146ac:	bl	412ee0 <ferror@plt+0xe2f0>
  4146b0:	mov	w0, #0x5c                  	// #92
  4146b4:	str	w0, [sp, #156]
  4146b8:	b	414778 <ferror@plt+0xfb88>
  4146bc:	ldr	w0, [sp, #156]
  4146c0:	sub	w0, w0, #0x30
  4146c4:	str	w0, [sp, #140]
  4146c8:	bl	412e08 <ferror@plt+0xe218>
  4146cc:	str	w0, [sp, #156]
  4146d0:	ldr	w0, [sp, #156]
  4146d4:	cmp	w0, #0x2f
  4146d8:	b.le	414748 <ferror@plt+0xfb58>
  4146dc:	ldr	w0, [sp, #156]
  4146e0:	cmp	w0, #0x37
  4146e4:	b.gt	414748 <ferror@plt+0xfb58>
  4146e8:	ldr	w0, [sp, #140]
  4146ec:	lsl	w1, w0, #3
  4146f0:	ldr	w0, [sp, #156]
  4146f4:	add	w0, w1, w0
  4146f8:	sub	w0, w0, #0x30
  4146fc:	str	w0, [sp, #140]
  414700:	bl	412e08 <ferror@plt+0xe218>
  414704:	str	w0, [sp, #156]
  414708:	ldr	w0, [sp, #156]
  41470c:	cmp	w0, #0x2f
  414710:	b.le	41473c <ferror@plt+0xfb4c>
  414714:	ldr	w0, [sp, #156]
  414718:	cmp	w0, #0x37
  41471c:	b.gt	41473c <ferror@plt+0xfb4c>
  414720:	ldr	w0, [sp, #140]
  414724:	lsl	w1, w0, #3
  414728:	ldr	w0, [sp, #156]
  41472c:	add	w0, w1, w0
  414730:	sub	w0, w0, #0x30
  414734:	str	w0, [sp, #140]
  414738:	b	414750 <ferror@plt+0xfb60>
  41473c:	ldr	w0, [sp, #156]
  414740:	bl	412ee0 <ferror@plt+0xe2f0>
  414744:	b	414750 <ferror@plt+0xfb60>
  414748:	ldr	w0, [sp, #156]
  41474c:	bl	412ee0 <ferror@plt+0xe2f0>
  414750:	ldr	w0, [sp, #140]
  414754:	str	w0, [sp, #156]
  414758:	b	414778 <ferror@plt+0xfb88>
  41475c:	nop
  414760:	b	414778 <ferror@plt+0xfb88>
  414764:	nop
  414768:	b	414778 <ferror@plt+0xfb88>
  41476c:	nop
  414770:	b	414778 <ferror@plt+0xfb88>
  414774:	nop
  414778:	ldr	x0, [sp, #56]
  41477c:	ldr	w0, [x0]
  414780:	cmp	w0, #0x0
  414784:	b.ne	4142e0 <ferror@plt+0xf6f0>  // b.any
  414788:	ldr	x0, [sp, #56]
  41478c:	ldr	x0, [x0, #8]
  414790:	bl	412fe8 <ferror@plt+0xe3f8>
  414794:	ldr	x0, [sp, #56]
  414798:	ldr	x0, [x0, #8]
  41479c:	ldr	x2, [x0, #8]
  4147a0:	ldr	x0, [sp, #56]
  4147a4:	ldr	x0, [x0, #8]
  4147a8:	ldr	w1, [x0, #4]
  4147ac:	add	w3, w1, #0x1
  4147b0:	str	w3, [x0, #4]
  4147b4:	sxtw	x0, w1
  4147b8:	add	x0, x2, x0
  4147bc:	ldr	w1, [sp, #156]
  4147c0:	and	w1, w1, #0xff
  4147c4:	strb	w1, [x0]
  4147c8:	b	4142e0 <ferror@plt+0xf6f0>
  4147cc:	nop
  4147d0:	b	414b5c <ferror@plt+0xff6c>
  4147d4:	nop
  4147d8:	b	414b5c <ferror@plt+0xff6c>
  4147dc:	ldr	w0, [sp, #116]
  4147e0:	cmp	w0, #0x22
  4147e4:	b.ne	414940 <ferror@plt+0xfd50>  // b.any
  4147e8:	adrp	x0, 461000 <sentence_end_required_spaces>
  4147ec:	add	x0, x0, #0xdf8
  4147f0:	ldrb	w0, [x0]
  4147f4:	eor	w0, w0, #0x1
  4147f8:	and	w0, w0, #0xff
  4147fc:	cmp	w0, #0x0
  414800:	b.eq	414940 <ferror@plt+0xfd50>  // b.none
  414804:	bl	4134b0 <ferror@plt+0xe8c0>
  414808:	adrp	x0, 461000 <sentence_end_required_spaces>
  41480c:	add	x0, x0, #0xdfa
  414810:	mov	w1, #0x22                  	// #34
  414814:	strb	w1, [x0]
  414818:	adrp	x0, 463000 <program_name+0x1fa8>
  41481c:	add	x0, x0, #0x588
  414820:	ldr	x0, [x0]
  414824:	str	x0, [sp, #88]
  414828:	adrp	x0, 463000 <program_name+0x1fa8>
  41482c:	add	x0, x0, #0x598
  414830:	ldr	w0, [x0]
  414834:	sxtw	x0, w0
  414838:	str	x0, [sp, #96]
  41483c:	add	x0, sp, #0x48
  414840:	bl	412f7c <ferror@plt+0xe38c>
  414844:	bl	413798 <ferror@plt+0xeba8>
  414848:	str	w0, [sp, #156]
  41484c:	ldr	w0, [sp, #156]
  414850:	cmn	w0, #0x1
  414854:	b.eq	41489c <ferror@plt+0xfcac>  // b.none
  414858:	ldr	w0, [sp, #156]
  41485c:	cmp	w0, #0x22
  414860:	b.ne	41486c <ferror@plt+0xfc7c>  // b.any
  414864:	bl	413510 <ferror@plt+0xe920>
  414868:	b	4148a0 <ferror@plt+0xfcb0>
  41486c:	add	x0, sp, #0x48
  414870:	bl	412fe8 <ferror@plt+0xe3f8>
  414874:	ldr	x1, [sp, #80]
  414878:	ldr	w0, [sp, #76]
  41487c:	add	w2, w0, #0x1
  414880:	str	w2, [sp, #76]
  414884:	sxtw	x0, w0
  414888:	add	x0, x1, x0
  41488c:	ldr	w1, [sp, #156]
  414890:	and	w1, w1, #0xff
  414894:	strb	w1, [x0]
  414898:	b	414844 <ferror@plt+0xfc54>
  41489c:	nop
  4148a0:	adrp	x0, 461000 <sentence_end_required_spaces>
  4148a4:	add	x0, x0, #0xdc8
  4148a8:	ldr	x19, [x0]
  4148ac:	add	x0, sp, #0x48
  4148b0:	bl	413058 <ferror@plt+0xe468>
  4148b4:	mov	x2, x0
  4148b8:	adrp	x0, 463000 <program_name+0x1fa8>
  4148bc:	add	x0, x0, #0x558
  4148c0:	ldr	x1, [x0]
  4148c4:	add	x0, sp, #0x58
  4148c8:	strb	wzr, [sp]
  4148cc:	mov	x7, x1
  4148d0:	mov	x6, #0x0                   	// #0
  4148d4:	mov	x5, x0
  4148d8:	ldr	w4, [sp, #48]
  4148dc:	mov	w3, #0x0                   	// #0
  4148e0:	mov	x1, #0x0                   	// #0
  4148e4:	mov	x0, x19
  4148e8:	bl	40ce94 <ferror@plt+0x82a4>
  4148ec:	add	x0, sp, #0x48
  4148f0:	bl	412fc4 <ferror@plt+0xe3d4>
  4148f4:	adrp	x0, 460000 <default_parse_debrief>
  4148f8:	add	x0, x0, #0xfc8
  4148fc:	strb	wzr, [x0]
  414900:	adrp	x0, 443000 <ferror@plt+0x3e410>
  414904:	add	x0, x0, #0x640
  414908:	bl	404b80 <gettext@plt>
  41490c:	mov	x2, x0
  414910:	ldr	x0, [sp, #88]
  414914:	ldr	x1, [sp, #96]
  414918:	mov	x4, x1
  41491c:	mov	x3, x0
  414920:	mov	w1, #0x0                   	// #0
  414924:	mov	w0, #0x0                   	// #0
  414928:	bl	4042f0 <error@plt>
  41492c:	adrp	x0, 460000 <default_parse_debrief>
  414930:	add	x0, x0, #0xfc8
  414934:	mov	w1, #0x1                   	// #1
  414938:	strb	w1, [x0]
  41493c:	b	414948 <ferror@plt+0xfd58>
  414940:	ldr	w0, [sp, #116]
  414944:	bl	413cb8 <ferror@plt+0xf0c8>
  414948:	ldr	x0, [sp, #56]
  41494c:	mov	w1, #0x1                   	// #1
  414950:	str	w1, [x0]
  414954:	b	414b5c <ferror@plt+0xff6c>
  414958:	ldr	w0, [sp, #156]
  41495c:	cmp	w0, #0x27
  414960:	b.ne	414990 <ferror@plt+0xfda0>  // b.any
  414964:	adrp	x0, 461000 <sentence_end_required_spaces>
  414968:	add	x0, x0, #0xdf9
  41496c:	ldrb	w0, [x0]
  414970:	eor	w0, w0, #0x1
  414974:	and	w0, w0, #0xff
  414978:	cmp	w0, #0x0
  41497c:	b.eq	414988 <ferror@plt+0xfd98>  // b.none
  414980:	bl	4134b0 <ferror@plt+0xe8c0>
  414984:	b	414b5c <ferror@plt+0xff6c>
  414988:	bl	413510 <ferror@plt+0xe920>
  41498c:	b	414b5c <ferror@plt+0xff6c>
  414990:	ldr	w0, [sp, #156]
  414994:	cmp	w0, #0x22
  414998:	b.ne	4149f8 <ferror@plt+0xfe08>  // b.any
  41499c:	adrp	x0, 461000 <sentence_end_required_spaces>
  4149a0:	add	x0, x0, #0xdf9
  4149a4:	ldrb	w0, [x0]
  4149a8:	cmp	w0, #0x0
  4149ac:	b.eq	4149cc <ferror@plt+0xfddc>  // b.none
  4149b0:	adrp	x0, 461000 <sentence_end_required_spaces>
  4149b4:	add	x0, x0, #0xdfa
  4149b8:	ldrb	w0, [x0]
  4149bc:	cmp	w0, #0x22
  4149c0:	b.ne	4149cc <ferror@plt+0xfddc>  // b.any
  4149c4:	bl	413510 <ferror@plt+0xe920>
  4149c8:	b	414b5c <ferror@plt+0xff6c>
  4149cc:	adrp	x0, 461000 <sentence_end_required_spaces>
  4149d0:	add	x0, x0, #0xdf8
  4149d4:	ldrb	w0, [x0]
  4149d8:	eor	w0, w0, #0x1
  4149dc:	and	w0, w0, #0xff
  4149e0:	cmp	w0, #0x0
  4149e4:	b.eq	4149f0 <ferror@plt+0xfe00>  // b.none
  4149e8:	bl	41340c <ferror@plt+0xe81c>
  4149ec:	b	414b5c <ferror@plt+0xff6c>
  4149f0:	bl	41345c <ferror@plt+0xe86c>
  4149f4:	b	414b5c <ferror@plt+0xff6c>
  4149f8:	ldr	w0, [sp, #156]
  4149fc:	cmp	w0, #0x260
  414a00:	b.ne	414a24 <ferror@plt+0xfe34>  // b.any
  414a04:	bl	4132d8 <ferror@plt+0xe6e8>
  414a08:	ldr	w1, [sp, #48]
  414a0c:	mov	w0, #0x360                 	// #864
  414a10:	bl	415160 <ferror@plt+0x10570>
  414a14:	ldr	x0, [sp, #56]
  414a18:	mov	w1, #0x1                   	// #1
  414a1c:	str	w1, [x0]
  414a20:	b	414b5c <ferror@plt+0xff6c>
  414a24:	ldr	w0, [sp, #156]
  414a28:	cmp	w0, #0x360
  414a2c:	b.eq	414b70 <ferror@plt+0xff80>  // b.none
  414a30:	ldr	w0, [sp, #156]
  414a34:	cmp	w0, #0x3c
  414a38:	b.eq	414a48 <ferror@plt+0xfe58>  // b.none
  414a3c:	ldr	w0, [sp, #156]
  414a40:	cmp	w0, #0x3e
  414a44:	b.ne	414aac <ferror@plt+0xfebc>  // b.any
  414a48:	adrp	x0, 461000 <sentence_end_required_spaces>
  414a4c:	add	x0, x0, #0xdf9
  414a50:	ldrb	w0, [x0]
  414a54:	cmp	w0, #0x0
  414a58:	b.ne	414a70 <ferror@plt+0xfe80>  // b.any
  414a5c:	adrp	x0, 461000 <sentence_end_required_spaces>
  414a60:	add	x0, x0, #0xdf8
  414a64:	ldrb	w0, [x0]
  414a68:	cmp	w0, #0x0
  414a6c:	b.eq	414a74 <ferror@plt+0xfe84>  // b.none
  414a70:	bl	4047b0 <abort@plt>
  414a74:	bl	413798 <ferror@plt+0xeba8>
  414a78:	str	w0, [sp, #120]
  414a7c:	ldr	w0, [sp, #120]
  414a80:	cmp	w0, #0x28
  414a84:	b.ne	414aa4 <ferror@plt+0xfeb4>  // b.any
  414a88:	ldr	w1, [sp, #48]
  414a8c:	mov	w0, #0x29                  	// #41
  414a90:	bl	415160 <ferror@plt+0x10570>
  414a94:	ldr	x0, [sp, #56]
  414a98:	mov	w1, #0x1                   	// #1
  414a9c:	str	w1, [x0]
  414aa0:	b	414b5c <ferror@plt+0xff6c>
  414aa4:	ldr	w0, [sp, #120]
  414aa8:	bl	413cb8 <ferror@plt+0xf0c8>
  414aac:	adrp	x0, 461000 <sentence_end_required_spaces>
  414ab0:	add	x0, x0, #0xdf9
  414ab4:	ldrb	w0, [x0]
  414ab8:	eor	w0, w0, #0x1
  414abc:	and	w0, w0, #0xff
  414ac0:	cmp	w0, #0x0
  414ac4:	b.eq	414b0c <ferror@plt+0xff1c>  // b.none
  414ac8:	adrp	x0, 461000 <sentence_end_required_spaces>
  414acc:	add	x0, x0, #0xdf8
  414ad0:	ldrb	w0, [x0]
  414ad4:	eor	w0, w0, #0x1
  414ad8:	and	w0, w0, #0xff
  414adc:	cmp	w0, #0x0
  414ae0:	b.eq	414b0c <ferror@plt+0xff1c>  // b.none
  414ae4:	ldr	w0, [sp, #156]
  414ae8:	bl	4136d8 <ferror@plt+0xeae8>
  414aec:	and	w0, w0, #0xff
  414af0:	cmp	w0, #0x0
  414af4:	b.ne	414b74 <ferror@plt+0xff84>  // b.any
  414af8:	ldr	w0, [sp, #156]
  414afc:	bl	413720 <ferror@plt+0xeb30>
  414b00:	and	w0, w0, #0xff
  414b04:	cmp	w0, #0x0
  414b08:	b.ne	414b74 <ferror@plt+0xff84>  // b.any
  414b0c:	ldr	x0, [sp, #56]
  414b10:	ldr	w0, [x0]
  414b14:	cmp	w0, #0x0
  414b18:	b.ne	414b5c <ferror@plt+0xff6c>  // b.any
  414b1c:	ldr	x0, [sp, #56]
  414b20:	ldr	x0, [x0, #8]
  414b24:	bl	412fe8 <ferror@plt+0xe3f8>
  414b28:	ldr	x0, [sp, #56]
  414b2c:	ldr	x0, [x0, #8]
  414b30:	ldr	x2, [x0, #8]
  414b34:	ldr	x0, [sp, #56]
  414b38:	ldr	x0, [x0, #8]
  414b3c:	ldr	w1, [x0, #4]
  414b40:	add	w3, w1, #0x1
  414b44:	str	w3, [x0, #4]
  414b48:	sxtw	x0, w1
  414b4c:	add	x0, x2, x0
  414b50:	ldr	w1, [sp, #156]
  414b54:	and	w1, w1, #0xff
  414b58:	strb	w1, [x0]
  414b5c:	bl	413798 <ferror@plt+0xeba8>
  414b60:	str	w0, [sp, #156]
  414b64:	b	414038 <ferror@plt+0xf448>
  414b68:	nop
  414b6c:	b	414b74 <ferror@plt+0xff84>
  414b70:	nop
  414b74:	ldr	w0, [sp, #156]
  414b78:	bl	413cb8 <ferror@plt+0xf0c8>
  414b7c:	ldr	x0, [sp, #56]
  414b80:	ldr	w0, [x0]
  414b84:	cmp	w0, #0x0
  414b88:	b.eq	414ba4 <ferror@plt+0xffb4>  // b.none
  414b8c:	ldr	x0, [sp, #56]
  414b90:	ldr	x0, [x0, #8]
  414b94:	bl	412fc4 <ferror@plt+0xe3d4>
  414b98:	ldr	x0, [sp, #56]
  414b9c:	ldr	x0, [x0, #8]
  414ba0:	bl	4048f0 <free@plt>
  414ba4:	adrp	x0, 463000 <program_name+0x1fa8>
  414ba8:	add	x0, x0, #0x598
  414bac:	ldr	w1, [x0]
  414bb0:	adrp	x0, 461000 <sentence_end_required_spaces>
  414bb4:	add	x0, x0, #0xdec
  414bb8:	str	w1, [x0]
  414bbc:	ldr	x19, [sp, #32]
  414bc0:	ldp	x29, x30, [sp, #16]
  414bc4:	add	sp, sp, #0xa0
  414bc8:	ret
  414bcc:	sub	sp, sp, #0xe0
  414bd0:	stp	x29, x30, [sp, #16]
  414bd4:	add	x29, sp, #0x10
  414bd8:	str	x19, [sp, #32]
  414bdc:	str	w0, [sp, #60]
  414be0:	str	w1, [sp, #56]
  414be4:	str	wzr, [sp, #220]
  414be8:	strb	wzr, [sp, #219]
  414bec:	str	xzr, [sp, #208]
  414bf0:	str	xzr, [sp, #200]
  414bf4:	ldr	w0, [sp, #220]
  414bf8:	cmp	w0, #0x0
  414bfc:	b.ne	414c14 <ferror@plt+0x10024>  // b.any
  414c00:	adrp	x0, 461000 <sentence_end_required_spaces>
  414c04:	add	x0, x0, #0xb10
  414c08:	ldr	w0, [x0]
  414c0c:	str	w0, [sp, #88]
  414c10:	b	414c2c <ferror@plt+0x1003c>
  414c14:	add	x0, sp, #0x78
  414c18:	bl	40a264 <ferror@plt+0x5674>
  414c1c:	mov	w1, w0
  414c20:	ldr	w0, [sp, #56]
  414c24:	bl	40a178 <ferror@plt+0x5588>
  414c28:	str	w0, [sp, #88]
  414c2c:	add	x0, sp, #0x60
  414c30:	ldr	w2, [sp, #88]
  414c34:	ldr	w1, [sp, #60]
  414c38:	bl	413d54 <ferror@plt+0xf164>
  414c3c:	ldr	w0, [sp, #96]
  414c40:	cmp	w0, #0x2
  414c44:	b.eq	414c6c <ferror@plt+0x1007c>  // b.none
  414c48:	ldr	w0, [sp, #96]
  414c4c:	cmp	w0, #0x4
  414c50:	b.eq	414c6c <ferror@plt+0x1007c>  // b.none
  414c54:	ldr	w0, [sp, #96]
  414c58:	cmp	w0, #0x5
  414c5c:	b.eq	414c6c <ferror@plt+0x1007c>  // b.none
  414c60:	ldr	w0, [sp, #96]
  414c64:	cmp	w0, #0x6
  414c68:	b.ne	414c8c <ferror@plt+0x1009c>  // b.any
  414c6c:	ldr	x0, [sp, #200]
  414c70:	cmp	x0, #0x0
  414c74:	b.eq	414c84 <ferror@plt+0x10094>  // b.none
  414c78:	ldr	w1, [sp, #220]
  414c7c:	ldr	x0, [sp, #200]
  414c80:	bl	40bea0 <ferror@plt+0x72b0>
  414c84:	ldr	w0, [sp, #96]
  414c88:	b	415150 <ferror@plt+0x10560>
  414c8c:	adrp	x0, 461000 <sentence_end_required_spaces>
  414c90:	add	x0, x0, #0xd38
  414c94:	ldrb	w0, [x0]
  414c98:	cmp	w0, #0x0
  414c9c:	b.eq	414d14 <ferror@plt+0x10124>  // b.none
  414ca0:	ldr	w0, [sp, #96]
  414ca4:	cmp	w0, #0x0
  414ca8:	b.ne	414d14 <ferror@plt+0x10124>  // b.any
  414cac:	adrp	x0, 463000 <program_name+0x1fa8>
  414cb0:	add	x0, x0, #0x588
  414cb4:	ldr	x0, [x0]
  414cb8:	str	x0, [sp, #72]
  414cbc:	ldr	w0, [sp, #112]
  414cc0:	sxtw	x0, w0
  414cc4:	str	x0, [sp, #80]
  414cc8:	adrp	x0, 461000 <sentence_end_required_spaces>
  414ccc:	add	x0, x0, #0xdc8
  414cd0:	ldr	x19, [x0]
  414cd4:	add	x0, sp, #0x60
  414cd8:	bl	4135a4 <ferror@plt+0xe9b4>
  414cdc:	mov	x2, x0
  414ce0:	adrp	x0, 463000 <program_name+0x1fa8>
  414ce4:	add	x0, x0, #0x558
  414ce8:	ldr	x1, [x0]
  414cec:	add	x0, sp, #0x48
  414cf0:	strb	wzr, [sp]
  414cf4:	mov	x7, x1
  414cf8:	mov	x6, #0x0                   	// #0
  414cfc:	mov	x5, x0
  414d00:	ldr	w4, [sp, #88]
  414d04:	mov	w3, #0x0                   	// #0
  414d08:	mov	x1, #0x0                   	// #0
  414d0c:	mov	x0, x19
  414d10:	bl	40ce94 <ferror@plt+0x82a4>
  414d14:	ldrb	w0, [sp, #219]
  414d18:	cmp	w0, #0x0
  414d1c:	b.eq	414d28 <ferror@plt+0x10138>  // b.none
  414d20:	strb	wzr, [sp, #219]
  414d24:	b	415144 <ferror@plt+0x10554>
  414d28:	ldr	w0, [sp, #96]
  414d2c:	cmp	w0, #0x3
  414d30:	b.ne	414d40 <ferror@plt+0x10150>  // b.any
  414d34:	mov	w0, #0x1                   	// #1
  414d38:	strb	w0, [sp, #219]
  414d3c:	b	415144 <ferror@plt+0x10554>
  414d40:	mov	w0, #0x1                   	// #1
  414d44:	strb	w0, [sp, #199]
  414d48:	ldr	x0, [sp, #200]
  414d4c:	cmp	x0, #0x0
  414d50:	b.ne	414e0c <ferror@plt+0x1021c>  // b.any
  414d54:	str	wzr, [sp, #220]
  414d58:	ldr	w0, [sp, #96]
  414d5c:	cmp	w0, #0x0
  414d60:	b.ne	414df8 <ferror@plt+0x10208>  // b.any
  414d64:	add	x0, sp, #0x60
  414d68:	bl	4135a4 <ferror@plt+0xe9b4>
  414d6c:	str	x0, [sp, #136]
  414d70:	ldr	x0, [sp, #136]
  414d74:	bl	404280 <strlen@plt>
  414d78:	mov	x1, x0
  414d7c:	add	x0, sp, #0x40
  414d80:	mov	x3, x0
  414d84:	mov	x2, x1
  414d88:	ldr	x1, [sp, #136]
  414d8c:	adrp	x0, 461000 <sentence_end_required_spaces>
  414d90:	add	x0, x0, #0xd40
  414d94:	bl	404650 <hash_find_entry@plt>
  414d98:	cmp	w0, #0x0
  414d9c:	b.ne	414da8 <ferror@plt+0x101b8>  // b.any
  414da0:	ldr	x0, [sp, #64]
  414da4:	str	x0, [sp, #208]
  414da8:	adrp	x0, 461000 <sentence_end_required_spaces>
  414dac:	add	x0, x0, #0xdc8
  414db0:	ldr	x0, [x0]
  414db4:	ldr	x1, [sp, #208]
  414db8:	bl	40b2a4 <ferror@plt+0x66b4>
  414dbc:	str	x0, [sp, #200]
  414dc0:	adrp	x0, 461000 <sentence_end_required_spaces>
  414dc4:	add	x0, x0, #0xe10
  414dc8:	ldr	x19, [x0]
  414dcc:	ldr	x0, [sp, #136]
  414dd0:	bl	404280 <strlen@plt>
  414dd4:	mov	x2, x0
  414dd8:	ldr	x1, [sp, #136]
  414ddc:	mov	x0, x19
  414de0:	bl	40a32c <ferror@plt+0x573c>
  414de4:	bl	40a240 <ferror@plt+0x5650>
  414de8:	stp	x0, x1, [sp, #120]
  414dec:	ldr	x0, [sp, #136]
  414df0:	bl	4048f0 <free@plt>
  414df4:	b	41512c <ferror@plt+0x1053c>
  414df8:	adrp	x0, 460000 <default_parse_debrief>
  414dfc:	add	x0, x0, #0xd38
  414e00:	ldp	x0, x1, [x0]
  414e04:	stp	x0, x1, [sp, #120]
  414e08:	b	41512c <ferror@plt+0x1053c>
  414e0c:	ldr	w0, [sp, #96]
  414e10:	cmp	w0, #0x0
  414e14:	b.ne	4150f4 <ferror@plt+0x10504>  // b.any
  414e18:	ldr	x0, [sp, #200]
  414e1c:	ldr	x0, [x0, #16]
  414e20:	cmp	x0, #0x7
  414e24:	b.ne	414e4c <ferror@plt+0x1025c>  // b.any
  414e28:	ldr	x0, [sp, #200]
  414e2c:	ldr	x3, [x0, #8]
  414e30:	mov	x2, #0x7                   	// #7
  414e34:	adrp	x0, 443000 <ferror@plt+0x3e410>
  414e38:	add	x1, x0, #0x490
  414e3c:	mov	x0, x3
  414e40:	bl	404800 <memcmp@plt>
  414e44:	cmp	w0, #0x0
  414e48:	b.eq	414e80 <ferror@plt+0x10290>  // b.none
  414e4c:	ldr	x0, [sp, #200]
  414e50:	ldr	x0, [x0, #16]
  414e54:	cmp	x0, #0x8
  414e58:	b.ne	414e88 <ferror@plt+0x10298>  // b.any
  414e5c:	ldr	x0, [sp, #200]
  414e60:	ldr	x3, [x0, #8]
  414e64:	mov	x2, #0x8                   	// #8
  414e68:	adrp	x0, 443000 <ferror@plt+0x3e410>
  414e6c:	add	x1, x0, #0x6a8
  414e70:	mov	x0, x3
  414e74:	bl	404800 <memcmp@plt>
  414e78:	cmp	w0, #0x0
  414e7c:	b.ne	414e88 <ferror@plt+0x10298>  // b.any
  414e80:	mov	w0, #0x1                   	// #1
  414e84:	b	414e8c <ferror@plt+0x1029c>
  414e88:	mov	w0, #0x0                   	// #0
  414e8c:	strb	w0, [sp, #198]
  414e90:	ldrb	w0, [sp, #198]
  414e94:	and	w0, w0, #0x1
  414e98:	strb	w0, [sp, #198]
  414e9c:	ldrb	w0, [sp, #198]
  414ea0:	cmp	w0, #0x0
  414ea4:	b.eq	414f30 <ferror@plt+0x10340>  // b.none
  414ea8:	ldr	x0, [sp, #200]
  414eac:	ldrb	w0, [x0, #24]
  414eb0:	cmp	w0, #0x0
  414eb4:	b.eq	414f30 <ferror@plt+0x10340>  // b.none
  414eb8:	add	x0, sp, #0x60
  414ebc:	bl	4135a4 <ferror@plt+0xe9b4>
  414ec0:	str	x0, [sp, #184]
  414ec4:	adrp	x0, 463000 <program_name+0x1fa8>
  414ec8:	add	x0, x0, #0x588
  414ecc:	ldr	x0, [x0]
  414ed0:	ldr	w1, [sp, #112]
  414ed4:	mov	w3, w1
  414ed8:	mov	x2, x0
  414edc:	mov	w1, #0x2                   	// #2
  414ee0:	ldr	x0, [sp, #184]
  414ee4:	bl	408964 <ferror@plt+0x3d74>
  414ee8:	str	x0, [sp, #176]
  414eec:	ldr	x0, [sp, #184]
  414ef0:	bl	4048f0 <free@plt>
  414ef4:	ldr	x0, [sp, #200]
  414ef8:	strb	wzr, [x0, #24]
  414efc:	adrp	x0, 463000 <program_name+0x1fa8>
  414f00:	add	x0, x0, #0x588
  414f04:	ldr	x0, [x0]
  414f08:	ldr	w1, [sp, #112]
  414f0c:	sxtw	x1, w1
  414f10:	mov	x4, x1
  414f14:	mov	x3, x0
  414f18:	ldr	w2, [sp, #88]
  414f1c:	ldr	x1, [sp, #176]
  414f20:	ldr	x0, [sp, #200]
  414f24:	bl	40bcec <ferror@plt+0x70fc>
  414f28:	strb	wzr, [sp, #199]
  414f2c:	b	4150f4 <ferror@plt+0x10504>
  414f30:	ldrb	w0, [sp, #198]
  414f34:	cmp	w0, #0x0
  414f38:	b.eq	414fb8 <ferror@plt+0x103c8>  // b.none
  414f3c:	ldr	x0, [sp, #104]
  414f40:	ldr	w0, [x0, #4]
  414f44:	cmp	w0, #0x2
  414f48:	b.ne	414f70 <ferror@plt+0x10380>  // b.any
  414f4c:	ldr	x0, [sp, #104]
  414f50:	ldr	x3, [x0, #8]
  414f54:	mov	x2, #0x2                   	// #2
  414f58:	adrp	x0, 443000 <ferror@plt+0x3e410>
  414f5c:	add	x1, x0, #0x6b8
  414f60:	mov	x0, x3
  414f64:	bl	404800 <memcmp@plt>
  414f68:	cmp	w0, #0x0
  414f6c:	b.eq	414fa4 <ferror@plt+0x103b4>  // b.none
  414f70:	ldr	x0, [sp, #104]
  414f74:	ldr	w0, [x0, #4]
  414f78:	cmp	w0, #0x9
  414f7c:	b.ne	414fb8 <ferror@plt+0x103c8>  // b.any
  414f80:	ldr	x0, [sp, #104]
  414f84:	ldr	x3, [x0, #8]
  414f88:	mov	x2, #0x9                   	// #9
  414f8c:	adrp	x0, 443000 <ferror@plt+0x3e410>
  414f90:	add	x1, x0, #0x6c0
  414f94:	mov	x0, x3
  414f98:	bl	404800 <memcmp@plt>
  414f9c:	cmp	w0, #0x0
  414fa0:	b.ne	414fb8 <ferror@plt+0x103c8>  // b.any
  414fa4:	ldr	x0, [sp, #200]
  414fa8:	mov	w1, #0x1                   	// #1
  414fac:	strb	w1, [x0, #24]
  414fb0:	strb	wzr, [sp, #199]
  414fb4:	b	4150f4 <ferror@plt+0x10504>
  414fb8:	ldrb	w0, [sp, #198]
  414fbc:	cmp	w0, #0x0
  414fc0:	b.eq	415074 <ferror@plt+0x10484>  // b.none
  414fc4:	ldr	x0, [sp, #104]
  414fc8:	ldr	w0, [x0, #4]
  414fcc:	cmp	w0, #0x9
  414fd0:	b.le	415074 <ferror@plt+0x10484>
  414fd4:	ldr	x0, [sp, #104]
  414fd8:	ldr	x3, [x0, #8]
  414fdc:	mov	x2, #0xa                   	// #10
  414fe0:	adrp	x0, 443000 <ferror@plt+0x3e410>
  414fe4:	add	x1, x0, #0x6d0
  414fe8:	mov	x0, x3
  414fec:	bl	404800 <memcmp@plt>
  414ff0:	cmp	w0, #0x0
  414ff4:	b.ne	415074 <ferror@plt+0x10484>  // b.any
  414ff8:	add	x0, sp, #0x60
  414ffc:	mov	x1, #0xa                   	// #10
  415000:	bl	413624 <ferror@plt+0xea34>
  415004:	str	x0, [sp, #168]
  415008:	adrp	x0, 463000 <program_name+0x1fa8>
  41500c:	add	x0, x0, #0x588
  415010:	ldr	x0, [x0]
  415014:	ldr	w1, [sp, #112]
  415018:	mov	w3, w1
  41501c:	mov	x2, x0
  415020:	mov	w1, #0x2                   	// #2
  415024:	ldr	x0, [sp, #168]
  415028:	bl	408964 <ferror@plt+0x3d74>
  41502c:	str	x0, [sp, #160]
  415030:	ldr	x0, [sp, #168]
  415034:	bl	4048f0 <free@plt>
  415038:	ldr	x0, [sp, #200]
  41503c:	strb	wzr, [x0, #24]
  415040:	adrp	x0, 463000 <program_name+0x1fa8>
  415044:	add	x0, x0, #0x588
  415048:	ldr	x0, [x0]
  41504c:	ldr	w1, [sp, #112]
  415050:	sxtw	x1, w1
  415054:	mov	x4, x1
  415058:	mov	x3, x0
  41505c:	ldr	w2, [sp, #88]
  415060:	ldr	x1, [sp, #160]
  415064:	ldr	x0, [sp, #200]
  415068:	bl	40bcec <ferror@plt+0x70fc>
  41506c:	strb	wzr, [sp, #199]
  415070:	b	4150f4 <ferror@plt+0x10504>
  415074:	add	x0, sp, #0x60
  415078:	bl	4135a4 <ferror@plt+0xe9b4>
  41507c:	str	x0, [sp, #152]
  415080:	adrp	x0, 463000 <program_name+0x1fa8>
  415084:	add	x0, x0, #0x588
  415088:	ldr	x0, [x0]
  41508c:	ldr	w1, [sp, #112]
  415090:	mov	w3, w1
  415094:	mov	x2, x0
  415098:	mov	w1, #0x2                   	// #2
  41509c:	ldr	x0, [sp, #152]
  4150a0:	bl	408964 <ferror@plt+0x3d74>
  4150a4:	str	x0, [sp, #144]
  4150a8:	ldr	x0, [sp, #152]
  4150ac:	bl	4048f0 <free@plt>
  4150b0:	adrp	x0, 463000 <program_name+0x1fa8>
  4150b4:	add	x0, x0, #0x588
  4150b8:	ldr	x1, [x0]
  4150bc:	ldr	w0, [sp, #112]
  4150c0:	sxtw	x2, w0
  4150c4:	adrp	x0, 463000 <program_name+0x1fa8>
  4150c8:	add	x0, x0, #0x558
  4150cc:	ldr	x0, [x0]
  4150d0:	mov	w7, #0x0                   	// #0
  4150d4:	mov	x6, x0
  4150d8:	mov	x5, x2
  4150dc:	mov	x4, x1
  4150e0:	ldr	w3, [sp, #88]
  4150e4:	ldr	x2, [sp, #144]
  4150e8:	ldr	w1, [sp, #220]
  4150ec:	ldr	x0, [sp, #200]
  4150f0:	bl	40bb14 <ferror@plt+0x6f24>
  4150f4:	ldrb	w0, [sp, #199]
  4150f8:	cmp	w0, #0x0
  4150fc:	b.eq	41512c <ferror@plt+0x1053c>  // b.none
  415100:	ldr	w1, [sp, #220]
  415104:	ldr	x0, [sp, #200]
  415108:	bl	40bdc8 <ferror@plt+0x71d8>
  41510c:	and	w0, w0, #0xff
  415110:	cmp	w0, #0x0
  415114:	b.eq	41512c <ferror@plt+0x1053c>  // b.none
  415118:	ldr	w1, [sp, #220]
  41511c:	ldr	x0, [sp, #200]
  415120:	bl	40bea0 <ferror@plt+0x72b0>
  415124:	str	xzr, [sp, #208]
  415128:	str	xzr, [sp, #200]
  41512c:	ldrb	w0, [sp, #199]
  415130:	cmp	w0, #0x0
  415134:	b.eq	415144 <ferror@plt+0x10554>  // b.none
  415138:	ldr	w0, [sp, #220]
  41513c:	add	w0, w0, #0x1
  415140:	str	w0, [sp, #220]
  415144:	add	x0, sp, #0x60
  415148:	bl	413564 <ferror@plt+0xe974>
  41514c:	b	414bf4 <ferror@plt+0x10004>
  415150:	ldr	x19, [sp, #32]
  415154:	ldp	x29, x30, [sp, #16]
  415158:	add	sp, sp, #0xe0
  41515c:	ret
  415160:	stp	x29, x30, [sp, #-48]!
  415164:	mov	x29, sp
  415168:	str	w0, [sp, #28]
  41516c:	str	w1, [sp, #24]
  415170:	ldr	w1, [sp, #24]
  415174:	ldr	w0, [sp, #28]
  415178:	bl	414bcc <ferror@plt+0xffdc>
  41517c:	str	w0, [sp, #44]
  415180:	ldr	w0, [sp, #44]
  415184:	cmp	w0, #0x2
  415188:	b.eq	415170 <ferror@plt+0x10580>  // b.none
  41518c:	ldr	w0, [sp, #44]
  415190:	ldp	x29, x30, [sp], #48
  415194:	ret
  415198:	stp	x29, x30, [sp, #-64]!
  41519c:	mov	x29, sp
  4151a0:	str	x0, [sp, #56]
  4151a4:	str	x1, [sp, #48]
  4151a8:	str	x2, [sp, #40]
  4151ac:	str	x3, [sp, #32]
  4151b0:	str	x4, [sp, #24]
  4151b4:	ldr	x0, [sp, #24]
  4151b8:	ldr	x0, [x0]
  4151bc:	ldr	x0, [x0]
  4151c0:	ldr	x1, [x0, #8]
  4151c4:	adrp	x0, 461000 <sentence_end_required_spaces>
  4151c8:	add	x0, x0, #0xdc8
  4151cc:	str	x1, [x0]
  4151d0:	adrp	x0, 461000 <sentence_end_required_spaces>
  4151d4:	add	x0, x0, #0xdb8
  4151d8:	ldr	x1, [sp, #56]
  4151dc:	str	x1, [x0]
  4151e0:	adrp	x0, 463000 <program_name+0x1fa8>
  4151e4:	add	x0, x0, #0x590
  4151e8:	ldr	x1, [sp, #48]
  4151ec:	str	x1, [x0]
  4151f0:	ldr	x0, [sp, #40]
  4151f4:	bl	404630 <xstrdup@plt>
  4151f8:	mov	x1, x0
  4151fc:	adrp	x0, 463000 <program_name+0x1fa8>
  415200:	add	x0, x0, #0x588
  415204:	str	x1, [x0]
  415208:	adrp	x0, 463000 <program_name+0x1fa8>
  41520c:	add	x0, x0, #0x598
  415210:	mov	w1, #0x1                   	// #1
  415214:	str	w1, [x0]
  415218:	adrp	x0, 461000 <sentence_end_required_spaces>
  41521c:	add	x0, x0, #0xde8
  415220:	mov	w1, #0xffffffff            	// #-1
  415224:	str	w1, [x0]
  415228:	adrp	x0, 461000 <sentence_end_required_spaces>
  41522c:	add	x0, x0, #0xdec
  415230:	mov	w1, #0xffffffff            	// #-1
  415234:	str	w1, [x0]
  415238:	adrp	x0, 461000 <sentence_end_required_spaces>
  41523c:	add	x0, x0, #0xdf0
  415240:	str	wzr, [x0]
  415244:	adrp	x0, 461000 <sentence_end_required_spaces>
  415248:	add	x0, x0, #0xdf4
  41524c:	str	wzr, [x0]
  415250:	adrp	x0, 461000 <sentence_end_required_spaces>
  415254:	add	x0, x0, #0xdf8
  415258:	strb	wzr, [x0]
  41525c:	adrp	x0, 461000 <sentence_end_required_spaces>
  415260:	add	x0, x0, #0xdf9
  415264:	strb	wzr, [x0]
  415268:	adrp	x0, 461000 <sentence_end_required_spaces>
  41526c:	add	x0, x0, #0xe10
  415270:	ldr	x1, [sp, #32]
  415274:	str	x1, [x0]
  415278:	bl	412bfc <ferror@plt+0xe00c>
  41527c:	adrp	x0, 461000 <sentence_end_required_spaces>
  415280:	add	x0, x0, #0xb10
  415284:	ldr	w1, [x0]
  415288:	mov	w0, #0x0                   	// #0
  41528c:	bl	415160 <ferror@plt+0x10570>
  415290:	adrp	x0, 461000 <sentence_end_required_spaces>
  415294:	add	x0, x0, #0xdb8
  415298:	str	xzr, [x0]
  41529c:	adrp	x0, 463000 <program_name+0x1fa8>
  4152a0:	add	x0, x0, #0x590
  4152a4:	str	xzr, [x0]
  4152a8:	adrp	x0, 463000 <program_name+0x1fa8>
  4152ac:	add	x0, x0, #0x588
  4152b0:	str	xzr, [x0]
  4152b4:	adrp	x0, 463000 <program_name+0x1fa8>
  4152b8:	add	x0, x0, #0x598
  4152bc:	str	wzr, [x0]
  4152c0:	nop
  4152c4:	ldp	x29, x30, [sp], #64
  4152c8:	ret
  4152cc:	sub	sp, sp, #0x10
  4152d0:	str	x0, [sp, #8]
  4152d4:	ldr	x0, [sp, #8]
  4152d8:	cmp	x0, #0x0
  4152dc:	b.eq	4152f4 <ferror@plt+0x10704>  // b.none
  4152e0:	ldr	x0, [sp, #8]
  4152e4:	ldr	w0, [x0]
  4152e8:	add	w1, w0, #0x1
  4152ec:	ldr	x0, [sp, #8]
  4152f0:	str	w1, [x0]
  4152f4:	ldr	x0, [sp, #8]
  4152f8:	add	sp, sp, #0x10
  4152fc:	ret
  415300:	stp	x29, x30, [sp, #-32]!
  415304:	mov	x29, sp
  415308:	str	x0, [sp, #24]
  41530c:	ldr	x0, [sp, #24]
  415310:	cmp	x0, #0x0
  415314:	b.eq	415354 <ferror@plt+0x10764>  // b.none
  415318:	ldr	x0, [sp, #24]
  41531c:	ldr	w0, [x0]
  415320:	cmp	w0, #0x1
  415324:	b.ls	415340 <ferror@plt+0x10750>  // b.plast
  415328:	ldr	x0, [sp, #24]
  41532c:	ldr	w0, [x0]
  415330:	sub	w1, w0, #0x1
  415334:	ldr	x0, [sp, #24]
  415338:	str	w1, [x0]
  41533c:	b	415354 <ferror@plt+0x10764>
  415340:	ldr	x0, [sp, #24]
  415344:	add	x0, x0, #0x8
  415348:	bl	404340 <string_list_destroy@plt>
  41534c:	ldr	x0, [sp, #24]
  415350:	bl	4048f0 <free@plt>
  415354:	nop
  415358:	ldp	x29, x30, [sp], #32
  41535c:	ret
  415360:	adrp	x0, 461000 <sentence_end_required_spaces>
  415364:	add	x0, x0, #0xe18
  415368:	mov	w1, #0x1                   	// #1
  41536c:	strb	w1, [x0]
  415370:	nop
  415374:	ret
  415378:	stp	x29, x30, [sp, #-96]!
  41537c:	mov	x29, sp
  415380:	str	x0, [sp, #24]
  415384:	ldr	x0, [sp, #24]
  415388:	cmp	x0, #0x0
  41538c:	b.ne	4153a0 <ferror@plt+0x107b0>  // b.any
  415390:	adrp	x0, 460000 <default_parse_debrief>
  415394:	add	x0, x0, #0xde1
  415398:	strb	wzr, [x0]
  41539c:	b	415434 <ferror@plt+0x10844>
  4153a0:	adrp	x0, 461000 <sentence_end_required_spaces>
  4153a4:	add	x0, x0, #0xe20
  4153a8:	ldr	x0, [x0, #24]
  4153ac:	cmp	x0, #0x0
  4153b0:	b.ne	4153c4 <ferror@plt+0x107d4>  // b.any
  4153b4:	mov	x1, #0x64                  	// #100
  4153b8:	adrp	x0, 461000 <sentence_end_required_spaces>
  4153bc:	add	x0, x0, #0xe20
  4153c0:	bl	404370 <hash_init@plt>
  4153c4:	add	x1, sp, #0x20
  4153c8:	add	x0, sp, #0x50
  4153cc:	mov	x2, x1
  4153d0:	mov	x1, x0
  4153d4:	ldr	x0, [sp, #24]
  4153d8:	bl	40a8b8 <ferror@plt+0x5cc8>
  4153dc:	mov	w1, #0x3a                  	// #58
  4153e0:	ldr	x0, [sp, #24]
  4153e4:	bl	404960 <strchr@plt>
  4153e8:	str	x0, [sp, #88]
  4153ec:	ldr	x0, [sp, #88]
  4153f0:	cmp	x0, #0x0
  4153f4:	b.eq	415408 <ferror@plt+0x10818>  // b.none
  4153f8:	ldr	x0, [sp, #80]
  4153fc:	ldr	x1, [sp, #88]
  415400:	cmp	x1, x0
  415404:	b.cc	415434 <ferror@plt+0x10844>  // b.lo, b.ul, b.last
  415408:	ldr	x1, [sp, #80]
  41540c:	ldr	x0, [sp, #24]
  415410:	sub	x0, x1, x0
  415414:	mov	x1, x0
  415418:	add	x0, sp, #0x20
  41541c:	mov	x3, x0
  415420:	mov	x2, x1
  415424:	ldr	x1, [sp, #24]
  415428:	adrp	x0, 461000 <sentence_end_required_spaces>
  41542c:	add	x0, x0, #0xe20
  415430:	bl	40ae20 <ferror@plt+0x6230>
  415434:	nop
  415438:	ldp	x29, x30, [sp], #96
  41543c:	ret
  415440:	stp	x29, x30, [sp, #-16]!
  415444:	mov	x29, sp
  415448:	adrp	x0, 460000 <default_parse_debrief>
  41544c:	add	x0, x0, #0xde1
  415450:	ldrb	w0, [x0]
  415454:	cmp	w0, #0x0
  415458:	b.eq	4154bc <ferror@plt+0x108cc>  // b.none
  41545c:	adrp	x0, 443000 <ferror@plt+0x3e410>
  415460:	add	x0, x0, #0x6e0
  415464:	bl	415378 <ferror@plt+0x10788>
  415468:	adrp	x0, 443000 <ferror@plt+0x3e410>
  41546c:	add	x0, x0, #0x6e8
  415470:	bl	415378 <ferror@plt+0x10788>
  415474:	adrp	x0, 443000 <ferror@plt+0x3e410>
  415478:	add	x0, x0, #0x6f8
  41547c:	bl	415378 <ferror@plt+0x10788>
  415480:	adrp	x0, 443000 <ferror@plt+0x3e410>
  415484:	add	x0, x0, #0x708
  415488:	bl	415378 <ferror@plt+0x10788>
  41548c:	adrp	x0, 443000 <ferror@plt+0x3e410>
  415490:	add	x0, x0, #0x718
  415494:	bl	415378 <ferror@plt+0x10788>
  415498:	adrp	x0, 443000 <ferror@plt+0x3e410>
  41549c:	add	x0, x0, #0x728
  4154a0:	bl	415378 <ferror@plt+0x10788>
  4154a4:	adrp	x0, 443000 <ferror@plt+0x3e410>
  4154a8:	add	x0, x0, #0x738
  4154ac:	bl	415378 <ferror@plt+0x10788>
  4154b0:	adrp	x0, 460000 <default_parse_debrief>
  4154b4:	add	x0, x0, #0xde1
  4154b8:	strb	wzr, [x0]
  4154bc:	nop
  4154c0:	ldp	x29, x30, [sp], #16
  4154c4:	ret
  4154c8:	stp	x29, x30, [sp, #-16]!
  4154cc:	mov	x29, sp
  4154d0:	adrp	x0, 443000 <ferror@plt+0x3e410>
  4154d4:	add	x0, x0, #0x740
  4154d8:	bl	406ea4 <ferror@plt+0x22b4>
  4154dc:	adrp	x0, 443000 <ferror@plt+0x3e410>
  4154e0:	add	x0, x0, #0x760
  4154e4:	bl	406ea4 <ferror@plt+0x22b4>
  4154e8:	adrp	x0, 443000 <ferror@plt+0x3e410>
  4154ec:	add	x0, x0, #0x780
  4154f0:	bl	406ea4 <ferror@plt+0x22b4>
  4154f4:	adrp	x0, 443000 <ferror@plt+0x3e410>
  4154f8:	add	x0, x0, #0x7a0
  4154fc:	bl	406ea4 <ferror@plt+0x22b4>
  415500:	adrp	x0, 443000 <ferror@plt+0x3e410>
  415504:	add	x0, x0, #0x7c0
  415508:	bl	406ea4 <ferror@plt+0x22b4>
  41550c:	adrp	x0, 443000 <ferror@plt+0x3e410>
  415510:	add	x0, x0, #0x7e0
  415514:	bl	406ea4 <ferror@plt+0x22b4>
  415518:	adrp	x0, 443000 <ferror@plt+0x3e410>
  41551c:	add	x0, x0, #0x800
  415520:	bl	406ea4 <ferror@plt+0x22b4>
  415524:	adrp	x0, 443000 <ferror@plt+0x3e410>
  415528:	add	x0, x0, #0x820
  41552c:	bl	406ea4 <ferror@plt+0x22b4>
  415530:	adrp	x0, 443000 <ferror@plt+0x3e410>
  415534:	add	x0, x0, #0x840
  415538:	bl	406ea4 <ferror@plt+0x22b4>
  41553c:	adrp	x0, 443000 <ferror@plt+0x3e410>
  415540:	add	x0, x0, #0x860
  415544:	bl	406ea4 <ferror@plt+0x22b4>
  415548:	adrp	x0, 443000 <ferror@plt+0x3e410>
  41554c:	add	x0, x0, #0x878
  415550:	bl	406ea4 <ferror@plt+0x22b4>
  415554:	adrp	x0, 443000 <ferror@plt+0x3e410>
  415558:	add	x0, x0, #0x8a0
  41555c:	bl	406ea4 <ferror@plt+0x22b4>
  415560:	adrp	x0, 443000 <ferror@plt+0x3e410>
  415564:	add	x0, x0, #0x8c8
  415568:	bl	406ea4 <ferror@plt+0x22b4>
  41556c:	adrp	x0, 443000 <ferror@plt+0x3e410>
  415570:	add	x0, x0, #0x8f0
  415574:	bl	406ea4 <ferror@plt+0x22b4>
  415578:	adrp	x0, 443000 <ferror@plt+0x3e410>
  41557c:	add	x0, x0, #0x918
  415580:	bl	406ea4 <ferror@plt+0x22b4>
  415584:	adrp	x0, 443000 <ferror@plt+0x3e410>
  415588:	add	x0, x0, #0x940
  41558c:	bl	406ea4 <ferror@plt+0x22b4>
  415590:	adrp	x0, 443000 <ferror@plt+0x3e410>
  415594:	add	x0, x0, #0x968
  415598:	bl	406ea4 <ferror@plt+0x22b4>
  41559c:	adrp	x0, 443000 <ferror@plt+0x3e410>
  4155a0:	add	x0, x0, #0x990
  4155a4:	bl	406ea4 <ferror@plt+0x22b4>
  4155a8:	adrp	x0, 443000 <ferror@plt+0x3e410>
  4155ac:	add	x0, x0, #0x9b8
  4155b0:	bl	406ea4 <ferror@plt+0x22b4>
  4155b4:	adrp	x0, 443000 <ferror@plt+0x3e410>
  4155b8:	add	x0, x0, #0x9e0
  4155bc:	bl	406ea4 <ferror@plt+0x22b4>
  4155c0:	nop
  4155c4:	ldp	x29, x30, [sp], #16
  4155c8:	ret
  4155cc:	stp	x29, x30, [sp, #-48]!
  4155d0:	mov	x29, sp
  4155d4:	str	x19, [sp, #16]
  4155d8:	adrp	x0, 461000 <sentence_end_required_spaces>
  4155dc:	add	x0, x0, #0xe98
  4155e0:	ldr	x0, [x0]
  4155e4:	bl	4046e0 <getc@plt>
  4155e8:	str	w0, [sp, #44]
  4155ec:	ldr	w0, [sp, #44]
  4155f0:	cmn	w0, #0x1
  4155f4:	b.ne	415650 <ferror@plt+0x10a60>  // b.any
  4155f8:	adrp	x0, 461000 <sentence_end_required_spaces>
  4155fc:	add	x0, x0, #0xe98
  415600:	ldr	x0, [x0]
  415604:	bl	404bf0 <ferror@plt>
  415608:	cmp	w0, #0x0
  41560c:	b.eq	415648 <ferror@plt+0x10a58>  // b.none
  415610:	bl	404b10 <__errno_location@plt>
  415614:	ldr	w19, [x0]
  415618:	adrp	x0, 443000 <ferror@plt+0x3e410>
  41561c:	add	x0, x0, #0xa00
  415620:	bl	404b80 <gettext@plt>
  415624:	mov	x1, x0
  415628:	adrp	x0, 463000 <program_name+0x1fa8>
  41562c:	add	x0, x0, #0x590
  415630:	ldr	x0, [x0]
  415634:	mov	x3, x0
  415638:	mov	x2, x1
  41563c:	mov	w1, w19
  415640:	mov	w0, #0x1                   	// #1
  415644:	bl	4042f0 <error@plt>
  415648:	mov	w0, #0xffffffff            	// #-1
  41564c:	b	4156ac <ferror@plt+0x10abc>
  415650:	ldr	w0, [sp, #44]
  415654:	cmp	w0, #0xd
  415658:	b.ne	4156a8 <ferror@plt+0x10ab8>  // b.any
  41565c:	adrp	x0, 461000 <sentence_end_required_spaces>
  415660:	add	x0, x0, #0xe98
  415664:	ldr	x0, [x0]
  415668:	bl	4046e0 <getc@plt>
  41566c:	str	w0, [sp, #40]
  415670:	ldr	w0, [sp, #40]
  415674:	cmn	w0, #0x1
  415678:	b.eq	4156a0 <ferror@plt+0x10ab0>  // b.none
  41567c:	ldr	w0, [sp, #40]
  415680:	cmp	w0, #0xa
  415684:	b.eq	4156a0 <ferror@plt+0x10ab0>  // b.none
  415688:	adrp	x0, 461000 <sentence_end_required_spaces>
  41568c:	add	x0, x0, #0xe98
  415690:	ldr	x0, [x0]
  415694:	mov	x1, x0
  415698:	ldr	w0, [sp, #40]
  41569c:	bl	404900 <ungetc@plt>
  4156a0:	mov	w0, #0xa                   	// #10
  4156a4:	b	4156ac <ferror@plt+0x10abc>
  4156a8:	ldr	w0, [sp, #44]
  4156ac:	ldr	x19, [sp, #16]
  4156b0:	ldp	x29, x30, [sp], #48
  4156b4:	ret
  4156b8:	stp	x29, x30, [sp, #-32]!
  4156bc:	mov	x29, sp
  4156c0:	adrp	x0, 461000 <sentence_end_required_spaces>
  4156c4:	add	x0, x0, #0xeb0
  4156c8:	ldr	w0, [x0]
  4156cc:	cmp	w0, #0x0
  4156d0:	b.eq	415714 <ferror@plt+0x10b24>  // b.none
  4156d4:	adrp	x0, 461000 <sentence_end_required_spaces>
  4156d8:	add	x0, x0, #0xeb0
  4156dc:	ldr	w0, [x0]
  4156e0:	sub	w1, w0, #0x1
  4156e4:	adrp	x0, 461000 <sentence_end_required_spaces>
  4156e8:	add	x0, x0, #0xeb0
  4156ec:	str	w1, [x0]
  4156f0:	adrp	x0, 461000 <sentence_end_required_spaces>
  4156f4:	add	x0, x0, #0xeb0
  4156f8:	ldr	w2, [x0]
  4156fc:	adrp	x0, 461000 <sentence_end_required_spaces>
  415700:	add	x1, x0, #0xea0
  415704:	sxtw	x0, w2
  415708:	ldrb	w0, [x1, x0]
  41570c:	str	w0, [sp, #28]
  415710:	b	41571c <ferror@plt+0x10b2c>
  415714:	bl	4155cc <ferror@plt+0x109dc>
  415718:	str	w0, [sp, #28]
  41571c:	ldr	w0, [sp, #28]
  415720:	cmp	w0, #0xa
  415724:	b.ne	415744 <ferror@plt+0x10b54>  // b.any
  415728:	adrp	x0, 463000 <program_name+0x1fa8>
  41572c:	add	x0, x0, #0x598
  415730:	ldr	w0, [x0]
  415734:	add	w1, w0, #0x1
  415738:	adrp	x0, 463000 <program_name+0x1fa8>
  41573c:	add	x0, x0, #0x598
  415740:	str	w1, [x0]
  415744:	ldr	w0, [sp, #28]
  415748:	ldp	x29, x30, [sp], #32
  41574c:	ret
  415750:	stp	x29, x30, [sp, #-32]!
  415754:	mov	x29, sp
  415758:	str	w0, [sp, #28]
  41575c:	ldr	w0, [sp, #28]
  415760:	cmn	w0, #0x1
  415764:	b.eq	4157dc <ferror@plt+0x10bec>  // b.none
  415768:	ldr	w0, [sp, #28]
  41576c:	cmp	w0, #0xa
  415770:	b.ne	415790 <ferror@plt+0x10ba0>  // b.any
  415774:	adrp	x0, 463000 <program_name+0x1fa8>
  415778:	add	x0, x0, #0x598
  41577c:	ldr	w0, [x0]
  415780:	sub	w1, w0, #0x1
  415784:	adrp	x0, 463000 <program_name+0x1fa8>
  415788:	add	x0, x0, #0x598
  41578c:	str	w1, [x0]
  415790:	adrp	x0, 461000 <sentence_end_required_spaces>
  415794:	add	x0, x0, #0xeb0
  415798:	ldr	w0, [x0]
  41579c:	cmp	w0, #0x10
  4157a0:	b.ne	4157a8 <ferror@plt+0x10bb8>  // b.any
  4157a4:	bl	4047b0 <abort@plt>
  4157a8:	adrp	x0, 461000 <sentence_end_required_spaces>
  4157ac:	add	x0, x0, #0xeb0
  4157b0:	ldr	w0, [x0]
  4157b4:	add	w2, w0, #0x1
  4157b8:	adrp	x1, 461000 <sentence_end_required_spaces>
  4157bc:	add	x1, x1, #0xeb0
  4157c0:	str	w2, [x1]
  4157c4:	ldr	w1, [sp, #28]
  4157c8:	and	w2, w1, #0xff
  4157cc:	adrp	x1, 461000 <sentence_end_required_spaces>
  4157d0:	add	x1, x1, #0xea0
  4157d4:	sxtw	x0, w0
  4157d8:	strb	w2, [x1, x0]
  4157dc:	nop
  4157e0:	ldp	x29, x30, [sp], #32
  4157e4:	ret
  4157e8:	stp	x29, x30, [sp, #-176]!
  4157ec:	mov	x29, sp
  4157f0:	stp	x19, x20, [sp, #16]
  4157f4:	adrp	x0, 462000 <program_name+0xfa8>
  4157f8:	add	x0, x0, #0x2c4
  4157fc:	ldr	w0, [x0]
  415800:	cmp	w0, #0x0
  415804:	b.eq	415844 <ferror@plt+0x10c54>  // b.none
  415808:	adrp	x0, 462000 <program_name+0xfa8>
  41580c:	add	x0, x0, #0x2c4
  415810:	ldr	w0, [x0]
  415814:	sub	w1, w0, #0x1
  415818:	adrp	x0, 462000 <program_name+0xfa8>
  41581c:	add	x0, x0, #0x2c4
  415820:	str	w1, [x0]
  415824:	adrp	x0, 462000 <program_name+0xfa8>
  415828:	add	x0, x0, #0x2c4
  41582c:	ldr	w1, [x0]
  415830:	adrp	x0, 461000 <sentence_end_required_spaces>
  415834:	add	x0, x0, #0xeb8
  415838:	sxtw	x1, w1
  41583c:	ldr	w0, [x0, x1, lsl #2]
  415840:	b	415f3c <ferror@plt+0x1134c>
  415844:	adrp	x0, 463000 <program_name+0x1fa8>
  415848:	add	x0, x0, #0x5b0
  41584c:	ldr	x1, [x0]
  415850:	adrp	x0, 460000 <default_parse_debrief>
  415854:	add	x0, x0, #0xf98
  415858:	ldr	x0, [x0]
  41585c:	cmp	x1, x0
  415860:	b.ne	415920 <ferror@plt+0x10d30>  // b.any
  415864:	bl	4156b8 <ferror@plt+0x10ac8>
  415868:	str	w0, [sp, #120]
  41586c:	ldr	w0, [sp, #120]
  415870:	cmn	w0, #0x1
  415874:	b.ne	415880 <ferror@plt+0x10c90>  // b.any
  415878:	mov	w0, #0xffffffff            	// #-1
  41587c:	b	415f3c <ferror@plt+0x1134c>
  415880:	ldr	w0, [sp, #120]
  415884:	bl	404a40 <c_isascii@plt>
  415888:	and	w0, w0, #0xff
  41588c:	eor	w0, w0, #0x1
  415890:	and	w0, w0, #0xff
  415894:	cmp	w0, #0x0
  415898:	b.eq	415918 <ferror@plt+0x10d28>  // b.none
  41589c:	adrp	x0, 443000 <ferror@plt+0x3e410>
  4158a0:	add	x0, x0, #0xa20
  4158a4:	bl	404630 <xstrdup@plt>
  4158a8:	mov	x19, x0
  4158ac:	adrp	x0, 461000 <sentence_end_required_spaces>
  4158b0:	add	x0, x0, #0xeb4
  4158b4:	ldr	w3, [x0]
  4158b8:	adrp	x0, 463000 <program_name+0x1fa8>
  4158bc:	add	x0, x0, #0x590
  4158c0:	ldr	x1, [x0]
  4158c4:	adrp	x0, 463000 <program_name+0x1fa8>
  4158c8:	add	x0, x0, #0x598
  4158cc:	ldr	w0, [x0]
  4158d0:	sxtw	x0, w0
  4158d4:	mov	x2, x0
  4158d8:	mov	w0, w3
  4158dc:	bl	40868c <ferror@plt+0x3a9c>
  4158e0:	mov	x20, x0
  4158e4:	adrp	x0, 443000 <ferror@plt+0x3e410>
  4158e8:	add	x0, x0, #0xa28
  4158ec:	bl	404b80 <gettext@plt>
  4158f0:	mov	x2, x0
  4158f4:	mov	x1, x20
  4158f8:	adrp	x0, 443000 <ferror@plt+0x3e410>
  4158fc:	add	x0, x0, #0xab0
  415900:	bl	404910 <xasprintf@plt>
  415904:	mov	x1, x0
  415908:	mov	x0, x19
  41590c:	bl	4048b0 <multiline_error@plt>
  415910:	mov	w0, #0x1                   	// #1
  415914:	bl	4042c0 <exit@plt>
  415918:	ldr	w0, [sp, #120]
  41591c:	b	415f3c <ferror@plt+0x1134c>
  415920:	adrp	x0, 463000 <program_name+0x1fa8>
  415924:	add	x0, x0, #0x5b0
  415928:	ldr	x1, [x0]
  41592c:	adrp	x0, 461000 <sentence_end_required_spaces>
  415930:	add	x0, x0, #0x30
  415934:	ldr	x0, [x0]
  415938:	cmp	x1, x0
  41593c:	b.eq	415d04 <ferror@plt+0x11114>  // b.none
  415940:	bl	4156b8 <ferror@plt+0x10ac8>
  415944:	str	w0, [sp, #156]
  415948:	ldr	w0, [sp, #156]
  41594c:	cmn	w0, #0x1
  415950:	b.ne	41595c <ferror@plt+0x10d6c>  // b.any
  415954:	mov	w0, #0xffffffff            	// #-1
  415958:	b	415f3c <ferror@plt+0x1134c>
  41595c:	ldr	w0, [sp, #156]
  415960:	and	w0, w0, #0xff
  415964:	strb	w0, [sp, #104]
  415968:	mov	x0, #0x1                   	// #1
  41596c:	str	x0, [sp, #168]
  415970:	add	x0, sp, #0x68
  415974:	str	x0, [sp, #88]
  415978:	ldr	x0, [sp, #168]
  41597c:	str	x0, [sp, #80]
  415980:	add	x0, sp, #0x60
  415984:	str	x0, [sp, #72]
  415988:	mov	x0, #0x6                   	// #6
  41598c:	str	x0, [sp, #64]
  415990:	adrp	x0, 463000 <program_name+0x1fa8>
  415994:	add	x0, x0, #0x5a0
  415998:	ldr	x0, [x0]
  41599c:	add	x4, sp, #0x40
  4159a0:	add	x3, sp, #0x48
  4159a4:	add	x2, sp, #0x50
  4159a8:	add	x1, sp, #0x58
  4159ac:	bl	404870 <iconv@plt>
  4159b0:	str	x0, [sp, #144]
  4159b4:	ldr	x0, [sp, #80]
  4159b8:	ldr	x1, [sp, #168]
  4159bc:	cmp	x1, x0
  4159c0:	cset	w0, hi  // hi = pmore
  4159c4:	and	w1, w0, #0xff
  4159c8:	ldr	x0, [sp, #64]
  4159cc:	cmp	x0, #0x5
  4159d0:	cset	w0, ls  // ls = plast
  4159d4:	and	w0, w0, #0xff
  4159d8:	eor	w0, w1, w0
  4159dc:	and	w0, w0, #0xff
  4159e0:	cmp	w0, #0x0
  4159e4:	b.eq	4159ec <ferror@plt+0x10dfc>  // b.none
  4159e8:	bl	4047b0 <abort@plt>
  4159ec:	ldr	x0, [sp, #64]
  4159f0:	cmp	x0, #0x6
  4159f4:	b.ne	415c20 <ferror@plt+0x11030>  // b.any
  4159f8:	ldr	x0, [sp, #144]
  4159fc:	cmn	x0, #0x1
  415a00:	b.eq	415a08 <ferror@plt+0x10e18>  // b.none
  415a04:	bl	4047b0 <abort@plt>
  415a08:	bl	404b10 <__errno_location@plt>
  415a0c:	ldr	w0, [x0]
  415a10:	cmp	w0, #0x54
  415a14:	b.ne	415a70 <ferror@plt+0x10e80>  // b.any
  415a18:	adrp	x0, 443000 <ferror@plt+0x3e410>
  415a1c:	add	x0, x0, #0xa20
  415a20:	bl	404630 <xstrdup@plt>
  415a24:	mov	x19, x0
  415a28:	adrp	x0, 443000 <ferror@plt+0x3e410>
  415a2c:	add	x0, x0, #0xab8
  415a30:	bl	404b80 <gettext@plt>
  415a34:	mov	x3, x0
  415a38:	adrp	x0, 463000 <program_name+0x1fa8>
  415a3c:	add	x0, x0, #0x590
  415a40:	ldr	x1, [x0]
  415a44:	adrp	x0, 463000 <program_name+0x1fa8>
  415a48:	add	x0, x0, #0x598
  415a4c:	ldr	w0, [x0]
  415a50:	mov	w2, w0
  415a54:	mov	x0, x3
  415a58:	bl	404910 <xasprintf@plt>
  415a5c:	mov	x1, x0
  415a60:	mov	x0, x19
  415a64:	bl	4048b0 <multiline_error@plt>
  415a68:	mov	w0, #0x1                   	// #1
  415a6c:	bl	4042c0 <exit@plt>
  415a70:	bl	404b10 <__errno_location@plt>
  415a74:	ldr	w0, [x0]
  415a78:	cmp	w0, #0x16
  415a7c:	b.ne	415bd8 <ferror@plt+0x10fe8>  // b.any
  415a80:	ldr	x0, [sp, #168]
  415a84:	cmp	x0, #0x10
  415a88:	b.ne	415ae4 <ferror@plt+0x10ef4>  // b.any
  415a8c:	adrp	x0, 443000 <ferror@plt+0x3e410>
  415a90:	add	x0, x0, #0xa20
  415a94:	bl	404630 <xstrdup@plt>
  415a98:	mov	x19, x0
  415a9c:	adrp	x0, 443000 <ferror@plt+0x3e410>
  415aa0:	add	x0, x0, #0xb70
  415aa4:	bl	404b80 <gettext@plt>
  415aa8:	mov	x3, x0
  415aac:	adrp	x0, 463000 <program_name+0x1fa8>
  415ab0:	add	x0, x0, #0x590
  415ab4:	ldr	x1, [x0]
  415ab8:	adrp	x0, 463000 <program_name+0x1fa8>
  415abc:	add	x0, x0, #0x598
  415ac0:	ldr	w0, [x0]
  415ac4:	mov	w2, w0
  415ac8:	mov	x0, x3
  415acc:	bl	404910 <xasprintf@plt>
  415ad0:	mov	x1, x0
  415ad4:	mov	x0, x19
  415ad8:	bl	4048b0 <multiline_error@plt>
  415adc:	mov	w0, #0x1                   	// #1
  415ae0:	bl	4042c0 <exit@plt>
  415ae4:	bl	4156b8 <ferror@plt+0x10ac8>
  415ae8:	str	w0, [sp, #124]
  415aec:	ldr	w0, [sp, #124]
  415af0:	cmn	w0, #0x1
  415af4:	b.ne	415b50 <ferror@plt+0x10f60>  // b.any
  415af8:	adrp	x0, 443000 <ferror@plt+0x3e410>
  415afc:	add	x0, x0, #0xa20
  415b00:	bl	404630 <xstrdup@plt>
  415b04:	mov	x19, x0
  415b08:	adrp	x0, 443000 <ferror@plt+0x3e410>
  415b0c:	add	x0, x0, #0xc30
  415b10:	bl	404b80 <gettext@plt>
  415b14:	mov	x3, x0
  415b18:	adrp	x0, 463000 <program_name+0x1fa8>
  415b1c:	add	x0, x0, #0x590
  415b20:	ldr	x1, [x0]
  415b24:	adrp	x0, 463000 <program_name+0x1fa8>
  415b28:	add	x0, x0, #0x598
  415b2c:	ldr	w0, [x0]
  415b30:	mov	w2, w0
  415b34:	mov	x0, x3
  415b38:	bl	404910 <xasprintf@plt>
  415b3c:	mov	x1, x0
  415b40:	mov	x0, x19
  415b44:	bl	4048b0 <multiline_error@plt>
  415b48:	mov	w0, #0x1                   	// #1
  415b4c:	bl	4042c0 <exit@plt>
  415b50:	ldr	w0, [sp, #124]
  415b54:	cmp	w0, #0xa
  415b58:	b.ne	415bb8 <ferror@plt+0x10fc8>  // b.any
  415b5c:	adrp	x0, 443000 <ferror@plt+0x3e410>
  415b60:	add	x0, x0, #0xa20
  415b64:	bl	404630 <xstrdup@plt>
  415b68:	mov	x19, x0
  415b6c:	adrp	x0, 443000 <ferror@plt+0x3e410>
  415b70:	add	x0, x0, #0xcf8
  415b74:	bl	404b80 <gettext@plt>
  415b78:	mov	x3, x0
  415b7c:	adrp	x0, 463000 <program_name+0x1fa8>
  415b80:	add	x0, x0, #0x590
  415b84:	ldr	x1, [x0]
  415b88:	adrp	x0, 463000 <program_name+0x1fa8>
  415b8c:	add	x0, x0, #0x598
  415b90:	ldr	w0, [x0]
  415b94:	sub	w0, w0, #0x1
  415b98:	mov	w2, w0
  415b9c:	mov	x0, x3
  415ba0:	bl	404910 <xasprintf@plt>
  415ba4:	mov	x1, x0
  415ba8:	mov	x0, x19
  415bac:	bl	4048b0 <multiline_error@plt>
  415bb0:	mov	w0, #0x1                   	// #1
  415bb4:	bl	4042c0 <exit@plt>
  415bb8:	ldr	x0, [sp, #168]
  415bbc:	add	x1, x0, #0x1
  415bc0:	str	x1, [sp, #168]
  415bc4:	ldr	w1, [sp, #124]
  415bc8:	and	w2, w1, #0xff
  415bcc:	add	x1, sp, #0x68
  415bd0:	strb	w2, [x1, x0]
  415bd4:	b	415970 <ferror@plt+0x10d80>
  415bd8:	bl	404b10 <__errno_location@plt>
  415bdc:	ldr	w19, [x0]
  415be0:	adrp	x0, 443000 <ferror@plt+0x3e410>
  415be4:	add	x0, x0, #0xdc0
  415be8:	bl	404b80 <gettext@plt>
  415bec:	mov	x2, x0
  415bf0:	adrp	x0, 463000 <program_name+0x1fa8>
  415bf4:	add	x0, x0, #0x590
  415bf8:	ldr	x1, [x0]
  415bfc:	adrp	x0, 463000 <program_name+0x1fa8>
  415c00:	add	x0, x0, #0x598
  415c04:	ldr	w0, [x0]
  415c08:	mov	w4, w0
  415c0c:	mov	x3, x1
  415c10:	mov	w1, w19
  415c14:	mov	w0, #0x1                   	// #1
  415c18:	bl	4042f0 <error@plt>
  415c1c:	b	415970 <ferror@plt+0x10d80>
  415c20:	ldr	x0, [sp, #64]
  415c24:	mov	x1, #0x6                   	// #6
  415c28:	sub	x0, x1, x0
  415c2c:	str	x0, [sp, #136]
  415c30:	ldr	x0, [sp, #80]
  415c34:	ldr	x1, [sp, #168]
  415c38:	sub	x0, x1, x0
  415c3c:	str	x0, [sp, #128]
  415c40:	ldr	x0, [sp, #128]
  415c44:	cmp	x0, #0x0
  415c48:	b.ne	415c50 <ferror@plt+0x11060>  // b.any
  415c4c:	bl	4047b0 <abort@plt>
  415c50:	ldr	x0, [sp, #136]
  415c54:	cmp	x0, #0x0
  415c58:	b.ne	415c7c <ferror@plt+0x1108c>  // b.any
  415c5c:	bl	4047b0 <abort@plt>
  415c60:	ldr	x0, [sp, #80]
  415c64:	sub	x0, x0, #0x1
  415c68:	str	x0, [sp, #80]
  415c6c:	ldr	x0, [sp, #80]
  415c70:	add	x1, sp, #0x68
  415c74:	ldrb	w0, [x1, x0]
  415c78:	bl	415750 <ferror@plt+0x10b60>
  415c7c:	ldr	x0, [sp, #80]
  415c80:	cmp	x0, #0x0
  415c84:	b.ne	415c60 <ferror@plt+0x11070>  // b.any
  415c88:	add	x1, sp, #0x60
  415c8c:	add	x0, sp, #0x3c
  415c90:	ldr	x2, [sp, #136]
  415c94:	bl	404980 <u8_mbtoucr@plt>
  415c98:	ldr	x1, [sp, #136]
  415c9c:	cmp	w0, w1
  415ca0:	b.ge	415cfc <ferror@plt+0x1110c>  // b.tcont
  415ca4:	adrp	x0, 443000 <ferror@plt+0x3e410>
  415ca8:	add	x0, x0, #0xa20
  415cac:	bl	404630 <xstrdup@plt>
  415cb0:	mov	x19, x0
  415cb4:	adrp	x0, 443000 <ferror@plt+0x3e410>
  415cb8:	add	x0, x0, #0xdd8
  415cbc:	bl	404b80 <gettext@plt>
  415cc0:	mov	x3, x0
  415cc4:	adrp	x0, 463000 <program_name+0x1fa8>
  415cc8:	add	x0, x0, #0x590
  415ccc:	ldr	x1, [x0]
  415cd0:	adrp	x0, 463000 <program_name+0x1fa8>
  415cd4:	add	x0, x0, #0x598
  415cd8:	ldr	w0, [x0]
  415cdc:	mov	w2, w0
  415ce0:	mov	x0, x3
  415ce4:	bl	404910 <xasprintf@plt>
  415ce8:	mov	x1, x0
  415cec:	mov	x0, x19
  415cf0:	bl	4048b0 <multiline_error@plt>
  415cf4:	mov	w0, #0x1                   	// #1
  415cf8:	bl	4042c0 <exit@plt>
  415cfc:	ldr	w0, [sp, #60]
  415d00:	b	415f3c <ferror@plt+0x1134c>
  415d04:	bl	4156b8 <ferror@plt+0x10ac8>
  415d08:	str	w0, [sp, #160]
  415d0c:	ldr	w0, [sp, #160]
  415d10:	cmn	w0, #0x1
  415d14:	b.ne	415d20 <ferror@plt+0x11130>  // b.any
  415d18:	mov	w0, #0xffffffff            	// #-1
  415d1c:	b	415f3c <ferror@plt+0x1134c>
  415d20:	ldr	w0, [sp, #160]
  415d24:	and	w0, w0, #0xff
  415d28:	strb	w0, [sp, #48]
  415d2c:	mov	w0, #0x1                   	// #1
  415d30:	str	w0, [sp, #164]
  415d34:	ldrb	w0, [sp, #48]
  415d38:	cmp	w0, #0xbf
  415d3c:	b.ls	415d70 <ferror@plt+0x11180>  // b.plast
  415d40:	bl	4156b8 <ferror@plt+0x10ac8>
  415d44:	str	w0, [sp, #160]
  415d48:	ldr	w0, [sp, #160]
  415d4c:	cmn	w0, #0x1
  415d50:	b.ne	415d5c <ferror@plt+0x1116c>  // b.any
  415d54:	mov	w0, #0xffffffff            	// #-1
  415d58:	b	415f3c <ferror@plt+0x1134c>
  415d5c:	ldr	w0, [sp, #160]
  415d60:	and	w0, w0, #0xff
  415d64:	strb	w0, [sp, #49]
  415d68:	mov	w0, #0x2                   	// #2
  415d6c:	str	w0, [sp, #164]
  415d70:	ldrb	w0, [sp, #48]
  415d74:	cmp	w0, #0xdf
  415d78:	b.ls	415dc0 <ferror@plt+0x111d0>  // b.plast
  415d7c:	ldrb	w0, [sp, #49]
  415d80:	eor	w0, w0, #0xffffff80
  415d84:	and	w0, w0, #0xff
  415d88:	cmp	w0, #0x3f
  415d8c:	b.hi	415dc0 <ferror@plt+0x111d0>  // b.pmore
  415d90:	bl	4156b8 <ferror@plt+0x10ac8>
  415d94:	str	w0, [sp, #160]
  415d98:	ldr	w0, [sp, #160]
  415d9c:	cmn	w0, #0x1
  415da0:	b.ne	415dac <ferror@plt+0x111bc>  // b.any
  415da4:	mov	w0, #0xffffffff            	// #-1
  415da8:	b	415f3c <ferror@plt+0x1134c>
  415dac:	ldr	w0, [sp, #160]
  415db0:	and	w0, w0, #0xff
  415db4:	strb	w0, [sp, #50]
  415db8:	mov	w0, #0x3                   	// #3
  415dbc:	str	w0, [sp, #164]
  415dc0:	ldrb	w0, [sp, #48]
  415dc4:	cmp	w0, #0xef
  415dc8:	b.ls	415e24 <ferror@plt+0x11234>  // b.plast
  415dcc:	ldrb	w0, [sp, #49]
  415dd0:	eor	w0, w0, #0xffffff80
  415dd4:	and	w0, w0, #0xff
  415dd8:	cmp	w0, #0x3f
  415ddc:	b.hi	415e24 <ferror@plt+0x11234>  // b.pmore
  415de0:	ldrb	w0, [sp, #50]
  415de4:	eor	w0, w0, #0xffffff80
  415de8:	and	w0, w0, #0xff
  415dec:	cmp	w0, #0x3f
  415df0:	b.hi	415e24 <ferror@plt+0x11234>  // b.pmore
  415df4:	bl	4156b8 <ferror@plt+0x10ac8>
  415df8:	str	w0, [sp, #160]
  415dfc:	ldr	w0, [sp, #160]
  415e00:	cmn	w0, #0x1
  415e04:	b.ne	415e10 <ferror@plt+0x11220>  // b.any
  415e08:	mov	w0, #0xffffffff            	// #-1
  415e0c:	b	415f3c <ferror@plt+0x1134c>
  415e10:	ldr	w0, [sp, #160]
  415e14:	and	w0, w0, #0xff
  415e18:	strb	w0, [sp, #51]
  415e1c:	mov	w0, #0x4                   	// #4
  415e20:	str	w0, [sp, #164]
  415e24:	ldrb	w0, [sp, #48]
  415e28:	cmp	w0, #0xf7
  415e2c:	b.ls	415e9c <ferror@plt+0x112ac>  // b.plast
  415e30:	ldrb	w0, [sp, #49]
  415e34:	eor	w0, w0, #0xffffff80
  415e38:	and	w0, w0, #0xff
  415e3c:	cmp	w0, #0x3f
  415e40:	b.hi	415e9c <ferror@plt+0x112ac>  // b.pmore
  415e44:	ldrb	w0, [sp, #50]
  415e48:	eor	w0, w0, #0xffffff80
  415e4c:	and	w0, w0, #0xff
  415e50:	cmp	w0, #0x3f
  415e54:	b.hi	415e9c <ferror@plt+0x112ac>  // b.pmore
  415e58:	ldrb	w0, [sp, #51]
  415e5c:	eor	w0, w0, #0xffffff80
  415e60:	and	w0, w0, #0xff
  415e64:	cmp	w0, #0x3f
  415e68:	b.hi	415e9c <ferror@plt+0x112ac>  // b.pmore
  415e6c:	bl	4156b8 <ferror@plt+0x10ac8>
  415e70:	str	w0, [sp, #160]
  415e74:	ldr	w0, [sp, #160]
  415e78:	cmn	w0, #0x1
  415e7c:	b.ne	415e88 <ferror@plt+0x11298>  // b.any
  415e80:	mov	w0, #0xffffffff            	// #-1
  415e84:	b	415f3c <ferror@plt+0x1134c>
  415e88:	ldr	w0, [sp, #160]
  415e8c:	and	w0, w0, #0xff
  415e90:	strb	w0, [sp, #52]
  415e94:	mov	w0, #0x5                   	// #5
  415e98:	str	w0, [sp, #164]
  415e9c:	ldrb	w0, [sp, #48]
  415ea0:	cmp	w0, #0xfb
  415ea4:	b.ls	415f28 <ferror@plt+0x11338>  // b.plast
  415ea8:	ldrb	w0, [sp, #49]
  415eac:	eor	w0, w0, #0xffffff80
  415eb0:	and	w0, w0, #0xff
  415eb4:	cmp	w0, #0x3f
  415eb8:	b.hi	415f28 <ferror@plt+0x11338>  // b.pmore
  415ebc:	ldrb	w0, [sp, #50]
  415ec0:	eor	w0, w0, #0xffffff80
  415ec4:	and	w0, w0, #0xff
  415ec8:	cmp	w0, #0x3f
  415ecc:	b.hi	415f28 <ferror@plt+0x11338>  // b.pmore
  415ed0:	ldrb	w0, [sp, #51]
  415ed4:	eor	w0, w0, #0xffffff80
  415ed8:	and	w0, w0, #0xff
  415edc:	cmp	w0, #0x3f
  415ee0:	b.hi	415f28 <ferror@plt+0x11338>  // b.pmore
  415ee4:	ldrb	w0, [sp, #52]
  415ee8:	eor	w0, w0, #0xffffff80
  415eec:	and	w0, w0, #0xff
  415ef0:	cmp	w0, #0x3f
  415ef4:	b.hi	415f28 <ferror@plt+0x11338>  // b.pmore
  415ef8:	bl	4156b8 <ferror@plt+0x10ac8>
  415efc:	str	w0, [sp, #160]
  415f00:	ldr	w0, [sp, #160]
  415f04:	cmn	w0, #0x1
  415f08:	b.ne	415f14 <ferror@plt+0x11324>  // b.any
  415f0c:	mov	w0, #0xffffffff            	// #-1
  415f10:	b	415f3c <ferror@plt+0x1134c>
  415f14:	ldr	w0, [sp, #160]
  415f18:	and	w0, w0, #0xff
  415f1c:	strb	w0, [sp, #53]
  415f20:	mov	w0, #0x6                   	// #6
  415f24:	str	w0, [sp, #164]
  415f28:	ldr	w2, [sp, #164]
  415f2c:	add	x1, sp, #0x30
  415f30:	add	x0, sp, #0x2c
  415f34:	bl	404940 <u8_mbtouc@plt>
  415f38:	ldr	w0, [sp, #44]
  415f3c:	ldp	x19, x20, [sp, #16]
  415f40:	ldp	x29, x30, [sp], #176
  415f44:	ret
  415f48:	stp	x29, x30, [sp, #-32]!
  415f4c:	mov	x29, sp
  415f50:	str	w0, [sp, #28]
  415f54:	ldr	w0, [sp, #28]
  415f58:	cmn	w0, #0x1
  415f5c:	b.eq	415fa8 <ferror@plt+0x113b8>  // b.none
  415f60:	adrp	x0, 462000 <program_name+0xfa8>
  415f64:	add	x0, x0, #0x2c4
  415f68:	ldr	w0, [x0]
  415f6c:	cmp	w0, #0x103
  415f70:	b.ne	415f78 <ferror@plt+0x11388>  // b.any
  415f74:	bl	4047b0 <abort@plt>
  415f78:	adrp	x0, 462000 <program_name+0xfa8>
  415f7c:	add	x0, x0, #0x2c4
  415f80:	ldr	w0, [x0]
  415f84:	add	w2, w0, #0x1
  415f88:	adrp	x1, 462000 <program_name+0xfa8>
  415f8c:	add	x1, x1, #0x2c4
  415f90:	str	w2, [x1]
  415f94:	adrp	x1, 461000 <sentence_end_required_spaces>
  415f98:	add	x1, x1, #0xeb8
  415f9c:	sxtw	x0, w0
  415fa0:	ldr	w2, [sp, #28]
  415fa4:	str	w2, [x1, x0, lsl #2]
  415fa8:	nop
  415fac:	ldp	x29, x30, [sp], #32
  415fb0:	ret
  415fb4:	stp	x29, x30, [sp, #-16]!
  415fb8:	mov	x29, sp
  415fbc:	adrp	x0, 463000 <program_name+0x1fa8>
  415fc0:	add	x0, x0, #0x588
  415fc4:	ldr	x1, [x0]
  415fc8:	adrp	x0, 463000 <program_name+0x1fa8>
  415fcc:	add	x0, x0, #0x598
  415fd0:	ldr	w0, [x0]
  415fd4:	mov	w3, w0
  415fd8:	mov	x2, x1
  415fdc:	mov	w1, #0x1                   	// #1
  415fe0:	adrp	x0, 462000 <program_name+0xfa8>
  415fe4:	add	x0, x0, #0x2c8
  415fe8:	bl	40999c <ferror@plt+0x4dac>
  415fec:	nop
  415ff0:	ldp	x29, x30, [sp], #16
  415ff4:	ret
  415ff8:	stp	x29, x30, [sp, #-16]!
  415ffc:	mov	x29, sp
  416000:	adrp	x0, 462000 <program_name+0xfa8>
  416004:	add	x0, x0, #0x2c8
  416008:	bl	409a24 <ferror@plt+0x4e34>
  41600c:	and	w0, w0, #0xff
  416010:	ldp	x29, x30, [sp], #16
  416014:	ret
  416018:	stp	x29, x30, [sp, #-32]!
  41601c:	mov	x29, sp
  416020:	str	w0, [sp, #28]
  416024:	ldr	w1, [sp, #28]
  416028:	adrp	x0, 462000 <program_name+0xfa8>
  41602c:	add	x0, x0, #0x2c8
  416030:	bl	409e88 <ferror@plt+0x5298>
  416034:	nop
  416038:	ldp	x29, x30, [sp], #32
  41603c:	ret
  416040:	stp	x29, x30, [sp, #-32]!
  416044:	mov	x29, sp
  416048:	adrp	x0, 462000 <program_name+0xfa8>
  41604c:	add	x0, x0, #0x2c8
  416050:	bl	40a088 <ferror@plt+0x5498>
  416054:	bl	409114 <ferror@plt+0x4524>
  416058:	str	x0, [sp, #16]
  41605c:	ldr	x0, [sp, #16]
  416060:	bl	404280 <strlen@plt>
  416064:	str	x0, [sp, #24]
  416068:	b	416078 <ferror@plt+0x11488>
  41606c:	ldr	x0, [sp, #24]
  416070:	sub	x0, x0, #0x1
  416074:	str	x0, [sp, #24]
  416078:	ldr	x0, [sp, #24]
  41607c:	cmp	x0, #0x0
  416080:	b.eq	4160bc <ferror@plt+0x114cc>  // b.none
  416084:	ldr	x0, [sp, #24]
  416088:	sub	x0, x0, #0x1
  41608c:	ldr	x1, [sp, #16]
  416090:	add	x0, x1, x0
  416094:	ldrb	w0, [x0]
  416098:	cmp	w0, #0x20
  41609c:	b.eq	41606c <ferror@plt+0x1147c>  // b.none
  4160a0:	ldr	x0, [sp, #24]
  4160a4:	sub	x0, x0, #0x1
  4160a8:	ldr	x1, [sp, #16]
  4160ac:	add	x0, x1, x0
  4160b0:	ldrb	w0, [x0]
  4160b4:	cmp	w0, #0x9
  4160b8:	b.eq	41606c <ferror@plt+0x1147c>  // b.none
  4160bc:	ldr	x1, [sp, #16]
  4160c0:	ldr	x0, [sp, #24]
  4160c4:	add	x0, x1, x0
  4160c8:	strb	wzr, [x0]
  4160cc:	ldr	x0, [sp, #16]
  4160d0:	bl	4077e8 <ferror@plt+0x2bf8>
  4160d4:	adrp	x0, 461000 <sentence_end_required_spaces>
  4160d8:	add	x0, x0, #0xeb4
  4160dc:	str	wzr, [x0]
  4160e0:	ldr	x0, [sp, #16]
  4160e4:	ldp	x29, x30, [sp], #32
  4160e8:	ret
  4160ec:	stp	x29, x30, [sp, #-96]!
  4160f0:	mov	x29, sp
  4160f4:	stp	x19, x20, [sp, #16]
  4160f8:	stp	x21, x22, [sp, #32]
  4160fc:	str	x23, [sp, #48]
  416100:	str	x0, [sp, #72]
  416104:	adrp	x0, 462000 <program_name+0xfa8>
  416108:	add	x0, x0, #0x320
  41610c:	ldr	x1, [sp, #72]
  416110:	str	x1, [x0]
  416114:	adrp	x0, 462000 <program_name+0xfa8>
  416118:	add	x0, x0, #0x320
  41611c:	ldr	x1, [x0]
  416120:	adrp	x0, 460000 <default_parse_debrief>
  416124:	add	x0, x0, #0xf98
  416128:	ldr	x0, [x0]
  41612c:	cmp	x1, x0
  416130:	b.eq	416214 <ferror@plt+0x11624>  // b.none
  416134:	adrp	x0, 462000 <program_name+0xfa8>
  416138:	add	x0, x0, #0x320
  41613c:	ldr	x1, [x0]
  416140:	adrp	x0, 461000 <sentence_end_required_spaces>
  416144:	add	x0, x0, #0x30
  416148:	ldr	x0, [x0]
  41614c:	cmp	x1, x0
  416150:	b.eq	416214 <ferror@plt+0x11624>  // b.none
  416154:	adrp	x0, 461000 <sentence_end_required_spaces>
  416158:	add	x0, x0, #0x30
  41615c:	ldr	x2, [x0]
  416160:	adrp	x0, 462000 <program_name+0xfa8>
  416164:	add	x0, x0, #0x320
  416168:	ldr	x0, [x0]
  41616c:	mov	x1, x0
  416170:	mov	x0, x2
  416174:	bl	4049f0 <iconv_open@plt>
  416178:	str	x0, [sp, #88]
  41617c:	ldr	x0, [sp, #88]
  416180:	cmn	x0, #0x1
  416184:	b.ne	416204 <ferror@plt+0x11614>  // b.any
  416188:	adrp	x0, 463000 <program_name+0x1fa8>
  41618c:	add	x0, x0, #0x588
  416190:	ldr	x19, [x0]
  416194:	adrp	x0, 463000 <program_name+0x1fa8>
  416198:	add	x0, x0, #0x598
  41619c:	ldr	w0, [x0]
  4161a0:	sub	w0, w0, #0x1
  4161a4:	mov	w23, w0
  4161a8:	adrp	x0, 443000 <ferror@plt+0x3e410>
  4161ac:	add	x0, x0, #0xe88
  4161b0:	bl	404b80 <gettext@plt>
  4161b4:	mov	x22, x0
  4161b8:	adrp	x0, 462000 <program_name+0xfa8>
  4161bc:	add	x0, x0, #0x320
  4161c0:	ldr	x20, [x0]
  4161c4:	adrp	x0, 461000 <sentence_end_required_spaces>
  4161c8:	add	x0, x0, #0x30
  4161cc:	ldr	x21, [x0]
  4161d0:	adrp	x0, 461000 <sentence_end_required_spaces>
  4161d4:	add	x0, x0, #0x58
  4161d8:	ldr	x0, [x0]
  4161dc:	bl	404860 <basename@plt>
  4161e0:	mov	x7, x0
  4161e4:	mov	x6, x21
  4161e8:	mov	x5, x20
  4161ec:	mov	x4, x22
  4161f0:	mov	w3, w23
  4161f4:	mov	x2, x19
  4161f8:	mov	w1, #0x0                   	// #0
  4161fc:	mov	w0, #0x1                   	// #1
  416200:	bl	404b90 <error_at_line@plt>
  416204:	adrp	x0, 462000 <program_name+0xfa8>
  416208:	add	x0, x0, #0x328
  41620c:	ldr	x1, [sp, #88]
  416210:	str	x1, [x0]
  416214:	adrp	x0, 462000 <program_name+0xfa8>
  416218:	add	x0, x0, #0x320
  41621c:	ldr	x1, [x0]
  416220:	adrp	x0, 463000 <program_name+0x1fa8>
  416224:	add	x0, x0, #0x5b0
  416228:	str	x1, [x0]
  41622c:	adrp	x0, 462000 <program_name+0xfa8>
  416230:	add	x0, x0, #0x328
  416234:	ldr	x1, [x0]
  416238:	adrp	x0, 463000 <program_name+0x1fa8>
  41623c:	add	x0, x0, #0x5a0
  416240:	str	x1, [x0]
  416244:	nop
  416248:	ldp	x19, x20, [sp, #16]
  41624c:	ldp	x21, x22, [sp, #32]
  416250:	ldr	x23, [sp, #48]
  416254:	ldp	x29, x30, [sp], #96
  416258:	ret
  41625c:	stp	x29, x30, [sp, #-96]!
  416260:	mov	x29, sp
  416264:	stp	x19, x20, [sp, #16]
  416268:	str	x0, [sp, #40]
  41626c:	adrp	x0, 443000 <ferror@plt+0x3e410>
  416270:	add	x1, x0, #0xef0
  416274:	ldr	x0, [sp, #40]
  416278:	bl	404aa0 <c_strstr@plt>
  41627c:	str	x0, [sp, #88]
  416280:	ldr	x0, [sp, #88]
  416284:	cmp	x0, #0x0
  416288:	b.eq	41642c <ferror@plt+0x1183c>  // b.none
  41628c:	ldr	x0, [sp, #88]
  416290:	add	x0, x0, #0x6
  416294:	str	x0, [sp, #88]
  416298:	ldr	x0, [sp, #88]
  41629c:	ldrb	w0, [x0]
  4162a0:	cmp	w0, #0x3a
  4162a4:	b.eq	4162b8 <ferror@plt+0x116c8>  // b.none
  4162a8:	ldr	x0, [sp, #88]
  4162ac:	ldrb	w0, [x0]
  4162b0:	cmp	w0, #0x3d
  4162b4:	b.ne	41642c <ferror@plt+0x1183c>  // b.any
  4162b8:	ldr	x0, [sp, #88]
  4162bc:	add	x0, x0, #0x1
  4162c0:	str	x0, [sp, #88]
  4162c4:	b	4162d4 <ferror@plt+0x116e4>
  4162c8:	ldr	x0, [sp, #88]
  4162cc:	add	x0, x0, #0x1
  4162d0:	str	x0, [sp, #88]
  4162d4:	ldr	x0, [sp, #88]
  4162d8:	ldrb	w0, [x0]
  4162dc:	cmp	w0, #0x20
  4162e0:	b.eq	4162c8 <ferror@plt+0x116d8>  // b.none
  4162e4:	ldr	x0, [sp, #88]
  4162e8:	ldrb	w0, [x0]
  4162ec:	cmp	w0, #0x9
  4162f0:	b.eq	4162c8 <ferror@plt+0x116d8>  // b.none
  4162f4:	ldr	x0, [sp, #88]
  4162f8:	str	x0, [sp, #72]
  4162fc:	b	41630c <ferror@plt+0x1171c>
  416300:	ldr	x0, [sp, #88]
  416304:	add	x0, x0, #0x1
  416308:	str	x0, [sp, #88]
  41630c:	ldr	x0, [sp, #88]
  416310:	ldrb	w0, [x0]
  416314:	bl	404530 <c_isalnum@plt>
  416318:	and	w0, w0, #0xff
  41631c:	cmp	w0, #0x0
  416320:	b.ne	416300 <ferror@plt+0x11710>  // b.any
  416324:	ldr	x0, [sp, #88]
  416328:	ldrb	w0, [x0]
  41632c:	cmp	w0, #0x2d
  416330:	b.eq	416300 <ferror@plt+0x11710>  // b.none
  416334:	ldr	x0, [sp, #88]
  416338:	ldrb	w0, [x0]
  41633c:	cmp	w0, #0x5f
  416340:	b.eq	416300 <ferror@plt+0x11710>  // b.none
  416344:	ldr	x0, [sp, #88]
  416348:	ldrb	w0, [x0]
  41634c:	cmp	w0, #0x2e
  416350:	b.eq	416300 <ferror@plt+0x11710>  // b.none
  416354:	ldr	x0, [sp, #88]
  416358:	str	x0, [sp, #64]
  41635c:	ldr	x1, [sp, #64]
  416360:	ldr	x0, [sp, #72]
  416364:	cmp	x1, x0
  416368:	b.ls	41642c <ferror@plt+0x1183c>  // b.plast
  41636c:	ldr	x1, [sp, #64]
  416370:	ldr	x0, [sp, #72]
  416374:	sub	x0, x1, x0
  416378:	str	x0, [sp, #56]
  41637c:	ldr	x0, [sp, #56]
  416380:	add	x0, x0, #0x1
  416384:	bl	404620 <xmalloc@plt>
  416388:	str	x0, [sp, #48]
  41638c:	ldr	x2, [sp, #56]
  416390:	ldr	x1, [sp, #72]
  416394:	ldr	x0, [sp, #48]
  416398:	bl	404220 <memcpy@plt>
  41639c:	ldr	x1, [sp, #48]
  4163a0:	ldr	x0, [sp, #56]
  4163a4:	add	x0, x1, x0
  4163a8:	strb	wzr, [x0]
  4163ac:	ldr	x0, [sp, #48]
  4163b0:	bl	404380 <po_charset_canonicalize@plt>
  4163b4:	str	x0, [sp, #80]
  4163b8:	ldr	x0, [sp, #80]
  4163bc:	cmp	x0, #0x0
  4163c0:	b.ne	41641c <ferror@plt+0x1182c>  // b.any
  4163c4:	adrp	x0, 463000 <program_name+0x1fa8>
  4163c8:	add	x0, x0, #0x588
  4163cc:	ldr	x19, [x0]
  4163d0:	adrp	x0, 463000 <program_name+0x1fa8>
  4163d4:	add	x0, x0, #0x598
  4163d8:	ldr	w0, [x0]
  4163dc:	sub	w0, w0, #0x1
  4163e0:	mov	w20, w0
  4163e4:	adrp	x0, 443000 <ferror@plt+0x3e410>
  4163e8:	add	x0, x0, #0xef8
  4163ec:	bl	404b80 <gettext@plt>
  4163f0:	ldr	x5, [sp, #48]
  4163f4:	mov	x4, x0
  4163f8:	mov	w3, w20
  4163fc:	mov	x2, x19
  416400:	mov	w1, #0x0                   	// #0
  416404:	mov	w0, #0x0                   	// #0
  416408:	bl	404b90 <error_at_line@plt>
  41640c:	adrp	x0, 460000 <default_parse_debrief>
  416410:	add	x0, x0, #0xf98
  416414:	ldr	x0, [x0]
  416418:	str	x0, [sp, #80]
  41641c:	ldr	x0, [sp, #80]
  416420:	bl	4160ec <ferror@plt+0x114fc>
  416424:	ldr	x0, [sp, #48]
  416428:	bl	4048f0 <free@plt>
  41642c:	nop
  416430:	ldp	x19, x20, [sp, #16]
  416434:	ldp	x29, x30, [sp], #96
  416438:	ret
  41643c:	stp	x29, x30, [sp, #-32]!
  416440:	mov	x29, sp
  416444:	bl	4157e8 <ferror@plt+0x10bf8>
  416448:	str	w0, [sp, #28]
  41644c:	ldr	w0, [sp, #28]
  416450:	cmp	w0, #0x5c
  416454:	b.ne	416490 <ferror@plt+0x118a0>  // b.any
  416458:	bl	4157e8 <ferror@plt+0x10bf8>
  41645c:	str	w0, [sp, #28]
  416460:	ldr	w0, [sp, #28]
  416464:	cmp	w0, #0xa
  416468:	b.eq	41647c <ferror@plt+0x1188c>  // b.none
  41646c:	ldr	w0, [sp, #28]
  416470:	bl	415f48 <ferror@plt+0x11358>
  416474:	mov	w0, #0x5c                  	// #92
  416478:	b	4165bc <ferror@plt+0x119cc>
  41647c:	adrp	x0, 462000 <program_name+0xfa8>
  416480:	add	x0, x0, #0x330
  416484:	mov	w1, #0x1                   	// #1
  416488:	strb	w1, [x0]
  41648c:	b	416444 <ferror@plt+0x11854>
  416490:	ldr	w0, [sp, #28]
  416494:	cmp	w0, #0x23
  416498:	b.ne	416568 <ferror@plt+0x11978>  // b.any
  41649c:	adrp	x0, 463000 <program_name+0x1fa8>
  4164a0:	add	x0, x0, #0x598
  4164a4:	ldr	w1, [x0]
  4164a8:	adrp	x0, 462000 <program_name+0xfa8>
  4164ac:	add	x0, x0, #0x318
  4164b0:	str	w1, [x0]
  4164b4:	bl	415fb4 <ferror@plt+0x113c4>
  4164b8:	bl	4157e8 <ferror@plt+0x10bf8>
  4164bc:	str	w0, [sp, #28]
  4164c0:	ldr	w0, [sp, #28]
  4164c4:	cmn	w0, #0x1
  4164c8:	b.eq	416514 <ferror@plt+0x11924>  // b.none
  4164cc:	ldr	w0, [sp, #28]
  4164d0:	cmp	w0, #0xa
  4164d4:	b.eq	416514 <ferror@plt+0x11924>  // b.none
  4164d8:	bl	415ff8 <ferror@plt+0x11408>
  4164dc:	and	w0, w0, #0xff
  4164e0:	eor	w0, w0, #0x1
  4164e4:	and	w0, w0, #0xff
  4164e8:	cmp	w0, #0x0
  4164ec:	b.ne	416508 <ferror@plt+0x11918>  // b.any
  4164f0:	ldr	w0, [sp, #28]
  4164f4:	cmp	w0, #0x20
  4164f8:	b.eq	4164b8 <ferror@plt+0x118c8>  // b.none
  4164fc:	ldr	w0, [sp, #28]
  416500:	cmp	w0, #0x9
  416504:	b.eq	4164b8 <ferror@plt+0x118c8>  // b.none
  416508:	ldr	w0, [sp, #28]
  41650c:	bl	416018 <ferror@plt+0x11428>
  416510:	b	4164b8 <ferror@plt+0x118c8>
  416514:	bl	416040 <ferror@plt+0x11450>
  416518:	str	x0, [sp, #16]
  41651c:	adrp	x0, 463000 <program_name+0x1fa8>
  416520:	add	x0, x0, #0x598
  416524:	ldr	w0, [x0]
  416528:	cmp	w0, #0x3
  41652c:	b.gt	416554 <ferror@plt+0x11964>
  416530:	adrp	x0, 462000 <program_name+0xfa8>
  416534:	add	x0, x0, #0x330
  416538:	ldrb	w0, [x0]
  41653c:	eor	w0, w0, #0x1
  416540:	and	w0, w0, #0xff
  416544:	cmp	w0, #0x0
  416548:	b.eq	416554 <ferror@plt+0x11964>  // b.none
  41654c:	ldr	x0, [sp, #16]
  416550:	bl	41625c <ferror@plt+0x1166c>
  416554:	adrp	x0, 462000 <program_name+0xfa8>
  416558:	add	x0, x0, #0x330
  41655c:	strb	wzr, [x0]
  416560:	ldr	w0, [sp, #28]
  416564:	b	4165bc <ferror@plt+0x119cc>
  416568:	ldr	w0, [sp, #28]
  41656c:	cmp	w0, #0xa
  416570:	b.ne	416584 <ferror@plt+0x11994>  // b.any
  416574:	adrp	x0, 462000 <program_name+0xfa8>
  416578:	add	x0, x0, #0x330
  41657c:	strb	wzr, [x0]
  416580:	b	4165b8 <ferror@plt+0x119c8>
  416584:	ldr	w0, [sp, #28]
  416588:	cmp	w0, #0x20
  41658c:	b.eq	4165b8 <ferror@plt+0x119c8>  // b.none
  416590:	ldr	w0, [sp, #28]
  416594:	cmp	w0, #0x9
  416598:	b.eq	4165b8 <ferror@plt+0x119c8>  // b.none
  41659c:	ldr	w0, [sp, #28]
  4165a0:	cmp	w0, #0xc
  4165a4:	b.eq	4165b8 <ferror@plt+0x119c8>  // b.none
  4165a8:	adrp	x0, 462000 <program_name+0xfa8>
  4165ac:	add	x0, x0, #0x330
  4165b0:	mov	w1, #0x1                   	// #1
  4165b4:	strb	w1, [x0]
  4165b8:	ldr	w0, [sp, #28]
  4165bc:	ldp	x29, x30, [sp], #32
  4165c0:	ret
  4165c4:	stp	x29, x30, [sp, #-32]!
  4165c8:	mov	x29, sp
  4165cc:	str	w0, [sp, #28]
  4165d0:	ldr	w0, [sp, #28]
  4165d4:	bl	415f48 <ferror@plt+0x11358>
  4165d8:	nop
  4165dc:	ldp	x29, x30, [sp], #32
  4165e0:	ret
  4165e4:	stp	x29, x30, [sp, #-32]!
  4165e8:	mov	x29, sp
  4165ec:	str	x0, [sp, #24]
  4165f0:	ldr	x0, [sp, #24]
  4165f4:	ldr	w0, [x0]
  4165f8:	cmp	w0, #0x7
  4165fc:	b.ne	41660c <ferror@plt+0x11a1c>  // b.any
  416600:	ldr	x0, [sp, #24]
  416604:	ldr	x0, [x0, #8]
  416608:	bl	4048f0 <free@plt>
  41660c:	ldr	x0, [sp, #24]
  416610:	ldr	w0, [x0]
  416614:	cmp	w0, #0x6
  416618:	b.ne	416634 <ferror@plt+0x11a44>  // b.any
  41661c:	ldr	x0, [sp, #24]
  416620:	ldr	x0, [x0, #16]
  416624:	bl	40908c <ferror@plt+0x449c>
  416628:	ldr	x0, [sp, #24]
  41662c:	ldr	x0, [x0, #24]
  416630:	bl	415300 <ferror@plt+0x10710>
  416634:	nop
  416638:	ldp	x29, x30, [sp], #32
  41663c:	ret
  416640:	stp	x29, x30, [sp, #-384]!
  416644:	mov	x29, sp
  416648:	str	w0, [sp, #28]
  41664c:	strb	w1, [sp, #27]
  416650:	strb	w2, [sp, #26]
  416654:	strb	w3, [sp, #25]
  416658:	str	x4, [sp, #16]
  41665c:	bl	4157e8 <ferror@plt+0x10bf8>
  416660:	str	w0, [sp, #348]
  416664:	ldr	w0, [sp, #348]
  416668:	cmn	w0, #0x1
  41666c:	b.ne	416678 <ferror@plt+0x11a88>  // b.any
  416670:	mov	w0, #0xffffffff            	// #-1
  416674:	b	4171d0 <ferror@plt+0x125e0>
  416678:	ldr	w1, [sp, #348]
  41667c:	ldr	w0, [sp, #28]
  416680:	cmp	w1, w0
  416684:	b.ne	416710 <ferror@plt+0x11b20>  // b.any
  416688:	ldrb	w0, [sp, #26]
  41668c:	cmp	w0, #0x0
  416690:	b.ne	4166a8 <ferror@plt+0x11ab8>  // b.any
  416694:	ldr	x0, [sp, #16]
  416698:	ldr	w0, [x0]
  41669c:	and	w0, w0, #0x1
  4166a0:	cmp	w0, #0x0
  4166a4:	b.ne	416710 <ferror@plt+0x11b20>  // b.any
  4166a8:	ldrb	w0, [sp, #27]
  4166ac:	cmp	w0, #0x0
  4166b0:	b.eq	416708 <ferror@plt+0x11b18>  // b.none
  4166b4:	bl	4157e8 <ferror@plt+0x10bf8>
  4166b8:	str	w0, [sp, #344]
  4166bc:	ldr	w1, [sp, #344]
  4166c0:	ldr	w0, [sp, #28]
  4166c4:	cmp	w1, w0
  4166c8:	b.ne	4166f4 <ferror@plt+0x11b04>  // b.any
  4166cc:	bl	4157e8 <ferror@plt+0x10bf8>
  4166d0:	str	w0, [sp, #340]
  4166d4:	ldr	w1, [sp, #340]
  4166d8:	ldr	w0, [sp, #28]
  4166dc:	cmp	w1, w0
  4166e0:	b.ne	4166ec <ferror@plt+0x11afc>  // b.any
  4166e4:	mov	w0, #0xfffffffe            	// #-2
  4166e8:	b	4171d0 <ferror@plt+0x125e0>
  4166ec:	ldr	w0, [sp, #340]
  4166f0:	bl	415f48 <ferror@plt+0x11358>
  4166f4:	ldr	w0, [sp, #344]
  4166f8:	bl	415f48 <ferror@plt+0x11358>
  4166fc:	ldr	w0, [sp, #348]
  416700:	add	w0, w0, #0x100
  416704:	b	4171d0 <ferror@plt+0x125e0>
  416708:	mov	w0, #0xfffffffe            	// #-2
  41670c:	b	4171d0 <ferror@plt+0x125e0>
  416710:	ldr	w0, [sp, #348]
  416714:	cmp	w0, #0xa
  416718:	b.ne	4167d8 <ferror@plt+0x11be8>  // b.any
  41671c:	ldrb	w0, [sp, #27]
  416720:	cmp	w0, #0x0
  416724:	b.eq	416738 <ferror@plt+0x11b48>  // b.none
  416728:	ldr	x0, [sp, #16]
  41672c:	str	wzr, [x0]
  416730:	mov	w0, #0x10a                 	// #266
  416734:	b	4171d0 <ferror@plt+0x125e0>
  416738:	ldrb	w0, [sp, #26]
  41673c:	eor	w0, w0, #0x1
  416740:	and	w0, w0, #0xff
  416744:	cmp	w0, #0x0
  416748:	b.eq	416770 <ferror@plt+0x11b80>  // b.none
  41674c:	ldr	x0, [sp, #16]
  416750:	ldr	w0, [x0]
  416754:	and	w0, w0, #0x1
  416758:	cmp	w0, #0x0
  41675c:	b.eq	416770 <ferror@plt+0x11b80>  // b.none
  416760:	ldr	x0, [sp, #16]
  416764:	str	wzr, [x0]
  416768:	mov	w0, #0x10a                 	// #266
  41676c:	b	4171d0 <ferror@plt+0x125e0>
  416770:	ldr	w0, [sp, #348]
  416774:	bl	415f48 <ferror@plt+0x11358>
  416778:	adrp	x0, 460000 <default_parse_debrief>
  41677c:	add	x0, x0, #0xfc8
  416780:	strb	wzr, [x0]
  416784:	adrp	x0, 443000 <ferror@plt+0x3e410>
  416788:	add	x0, x0, #0xf30
  41678c:	bl	404b80 <gettext@plt>
  416790:	mov	x2, x0
  416794:	adrp	x0, 463000 <program_name+0x1fa8>
  416798:	add	x0, x0, #0x588
  41679c:	ldr	x1, [x0]
  4167a0:	adrp	x0, 463000 <program_name+0x1fa8>
  4167a4:	add	x0, x0, #0x598
  4167a8:	ldr	w0, [x0]
  4167ac:	mov	w4, w0
  4167b0:	mov	x3, x1
  4167b4:	mov	w1, #0x0                   	// #0
  4167b8:	mov	w0, #0x0                   	// #0
  4167bc:	bl	4042f0 <error@plt>
  4167c0:	adrp	x0, 460000 <default_parse_debrief>
  4167c4:	add	x0, x0, #0xfc8
  4167c8:	mov	w1, #0x1                   	// #1
  4167cc:	strb	w1, [x0]
  4167d0:	mov	w0, #0xfffffffe            	// #-2
  4167d4:	b	4171d0 <ferror@plt+0x125e0>
  4167d8:	ldr	w0, [sp, #348]
  4167dc:	cmp	w0, #0x5c
  4167e0:	b.eq	4167f8 <ferror@plt+0x11c08>  // b.none
  4167e4:	ldr	x0, [sp, #16]
  4167e8:	str	wzr, [x0]
  4167ec:	ldr	w0, [sp, #348]
  4167f0:	add	w0, w0, #0x100
  4167f4:	b	4171d0 <ferror@plt+0x125e0>
  4167f8:	ldrb	w0, [sp, #26]
  4167fc:	eor	w0, w0, #0x1
  416800:	and	w0, w0, #0xff
  416804:	cmp	w0, #0x0
  416808:	b.eq	41683c <ferror@plt+0x11c4c>  // b.none
  41680c:	ldrb	w0, [sp, #25]
  416810:	eor	w0, w0, #0x1
  416814:	and	w0, w0, #0xff
  416818:	cmp	w0, #0x0
  41681c:	b.eq	41683c <ferror@plt+0x11c4c>  // b.none
  416820:	ldr	x0, [sp, #16]
  416824:	ldr	w0, [x0]
  416828:	add	w1, w0, #0x1
  41682c:	ldr	x0, [sp, #16]
  416830:	str	w1, [x0]
  416834:	mov	w0, #0x15c                 	// #348
  416838:	b	4171d0 <ferror@plt+0x125e0>
  41683c:	bl	4157e8 <ferror@plt+0x10bf8>
  416840:	str	w0, [sp, #348]
  416844:	ldr	w0, [sp, #348]
  416848:	cmn	w0, #0x1
  41684c:	b.ne	41686c <ferror@plt+0x11c7c>  // b.any
  416850:	ldr	x0, [sp, #16]
  416854:	ldr	w0, [x0]
  416858:	add	w1, w0, #0x1
  41685c:	ldr	x0, [sp, #16]
  416860:	str	w1, [x0]
  416864:	mov	w0, #0x15c                 	// #348
  416868:	b	4171d0 <ferror@plt+0x125e0>
  41686c:	ldrb	w0, [sp, #26]
  416870:	cmp	w0, #0x0
  416874:	b.eq	416cb4 <ferror@plt+0x120c4>  // b.none
  416878:	ldr	w0, [sp, #348]
  41687c:	cmp	w0, #0x78
  416880:	b.eq	416b18 <ferror@plt+0x11f28>  // b.none
  416884:	ldr	w0, [sp, #348]
  416888:	cmp	w0, #0x78
  41688c:	b.gt	416cb4 <ferror@plt+0x120c4>
  416890:	ldr	w0, [sp, #348]
  416894:	cmp	w0, #0x76
  416898:	b.eq	416a30 <ferror@plt+0x11e40>  // b.none
  41689c:	ldr	w0, [sp, #348]
  4168a0:	cmp	w0, #0x76
  4168a4:	b.gt	416cb4 <ferror@plt+0x120c4>
  4168a8:	ldr	w0, [sp, #348]
  4168ac:	cmp	w0, #0x74
  4168b0:	b.eq	416a20 <ferror@plt+0x11e30>  // b.none
  4168b4:	ldr	w0, [sp, #348]
  4168b8:	cmp	w0, #0x74
  4168bc:	b.gt	416cb4 <ferror@plt+0x120c4>
  4168c0:	ldr	w0, [sp, #348]
  4168c4:	cmp	w0, #0x72
  4168c8:	b.eq	416a10 <ferror@plt+0x11e20>  // b.none
  4168cc:	ldr	w0, [sp, #348]
  4168d0:	cmp	w0, #0x72
  4168d4:	b.gt	416cb4 <ferror@plt+0x120c4>
  4168d8:	ldr	w0, [sp, #348]
  4168dc:	cmp	w0, #0x6e
  4168e0:	b.eq	416a00 <ferror@plt+0x11e10>  // b.none
  4168e4:	ldr	w0, [sp, #348]
  4168e8:	cmp	w0, #0x6e
  4168ec:	b.gt	416cb4 <ferror@plt+0x120c4>
  4168f0:	ldr	w0, [sp, #348]
  4168f4:	cmp	w0, #0x66
  4168f8:	b.eq	4169f0 <ferror@plt+0x11e00>  // b.none
  4168fc:	ldr	w0, [sp, #348]
  416900:	cmp	w0, #0x66
  416904:	b.gt	416cb4 <ferror@plt+0x120c4>
  416908:	ldr	w0, [sp, #348]
  41690c:	cmp	w0, #0x62
  416910:	b.eq	4169e0 <ferror@plt+0x11df0>  // b.none
  416914:	ldr	w0, [sp, #348]
  416918:	cmp	w0, #0x62
  41691c:	b.gt	416cb4 <ferror@plt+0x120c4>
  416920:	ldr	w0, [sp, #348]
  416924:	cmp	w0, #0x61
  416928:	b.eq	4169d0 <ferror@plt+0x11de0>  // b.none
  41692c:	ldr	w0, [sp, #348]
  416930:	cmp	w0, #0x61
  416934:	b.gt	416cb4 <ferror@plt+0x120c4>
  416938:	ldr	w0, [sp, #348]
  41693c:	cmp	w0, #0x5c
  416940:	b.eq	41699c <ferror@plt+0x11dac>  // b.none
  416944:	ldr	w0, [sp, #348]
  416948:	cmp	w0, #0x5c
  41694c:	b.gt	416cb4 <ferror@plt+0x120c4>
  416950:	ldr	w0, [sp, #348]
  416954:	cmp	w0, #0x37
  416958:	b.gt	416cb4 <ferror@plt+0x120c4>
  41695c:	ldr	w0, [sp, #348]
  416960:	cmp	w0, #0x30
  416964:	b.ge	416a40 <ferror@plt+0x11e50>  // b.tcont
  416968:	ldr	w0, [sp, #348]
  41696c:	cmp	w0, #0x27
  416970:	b.eq	4169bc <ferror@plt+0x11dcc>  // b.none
  416974:	ldr	w0, [sp, #348]
  416978:	cmp	w0, #0x27
  41697c:	b.gt	416cb4 <ferror@plt+0x120c4>
  416980:	ldr	w0, [sp, #348]
  416984:	cmp	w0, #0xa
  416988:	b.eq	41665c <ferror@plt+0x11a6c>  // b.none
  41698c:	ldr	w0, [sp, #348]
  416990:	cmp	w0, #0x22
  416994:	b.eq	4169bc <ferror@plt+0x11dcc>  // b.none
  416998:	b	416cb4 <ferror@plt+0x120c4>
  41699c:	ldr	x0, [sp, #16]
  4169a0:	ldr	w0, [x0]
  4169a4:	add	w1, w0, #0x1
  4169a8:	ldr	x0, [sp, #16]
  4169ac:	str	w1, [x0]
  4169b0:	ldr	w0, [sp, #348]
  4169b4:	add	w0, w0, #0x100
  4169b8:	b	4171d0 <ferror@plt+0x125e0>
  4169bc:	ldr	x0, [sp, #16]
  4169c0:	str	wzr, [x0]
  4169c4:	ldr	w0, [sp, #348]
  4169c8:	add	w0, w0, #0x100
  4169cc:	b	4171d0 <ferror@plt+0x125e0>
  4169d0:	ldr	x0, [sp, #16]
  4169d4:	str	wzr, [x0]
  4169d8:	mov	w0, #0x107                 	// #263
  4169dc:	b	4171d0 <ferror@plt+0x125e0>
  4169e0:	ldr	x0, [sp, #16]
  4169e4:	str	wzr, [x0]
  4169e8:	mov	w0, #0x108                 	// #264
  4169ec:	b	4171d0 <ferror@plt+0x125e0>
  4169f0:	ldr	x0, [sp, #16]
  4169f4:	str	wzr, [x0]
  4169f8:	mov	w0, #0x10c                 	// #268
  4169fc:	b	4171d0 <ferror@plt+0x125e0>
  416a00:	ldr	x0, [sp, #16]
  416a04:	str	wzr, [x0]
  416a08:	mov	w0, #0x10a                 	// #266
  416a0c:	b	4171d0 <ferror@plt+0x125e0>
  416a10:	ldr	x0, [sp, #16]
  416a14:	str	wzr, [x0]
  416a18:	mov	w0, #0x10d                 	// #269
  416a1c:	b	4171d0 <ferror@plt+0x125e0>
  416a20:	ldr	x0, [sp, #16]
  416a24:	str	wzr, [x0]
  416a28:	mov	w0, #0x109                 	// #265
  416a2c:	b	4171d0 <ferror@plt+0x125e0>
  416a30:	ldr	x0, [sp, #16]
  416a34:	str	wzr, [x0]
  416a38:	mov	w0, #0x10b                 	// #267
  416a3c:	b	4171d0 <ferror@plt+0x125e0>
  416a40:	ldr	w0, [sp, #348]
  416a44:	sub	w0, w0, #0x30
  416a48:	str	w0, [sp, #380]
  416a4c:	bl	4157e8 <ferror@plt+0x10bf8>
  416a50:	str	w0, [sp, #348]
  416a54:	ldr	w0, [sp, #348]
  416a58:	cmn	w0, #0x1
  416a5c:	b.eq	416aec <ferror@plt+0x11efc>  // b.none
  416a60:	ldr	w0, [sp, #348]
  416a64:	cmp	w0, #0x2f
  416a68:	b.le	416ae4 <ferror@plt+0x11ef4>
  416a6c:	ldr	w0, [sp, #348]
  416a70:	cmp	w0, #0x37
  416a74:	b.gt	416ae4 <ferror@plt+0x11ef4>
  416a78:	ldr	w0, [sp, #380]
  416a7c:	lsl	w1, w0, #3
  416a80:	ldr	w0, [sp, #348]
  416a84:	sub	w0, w0, #0x30
  416a88:	add	w0, w1, w0
  416a8c:	str	w0, [sp, #380]
  416a90:	bl	4157e8 <ferror@plt+0x10bf8>
  416a94:	str	w0, [sp, #348]
  416a98:	ldr	w0, [sp, #348]
  416a9c:	cmn	w0, #0x1
  416aa0:	b.eq	416aec <ferror@plt+0x11efc>  // b.none
  416aa4:	ldr	w0, [sp, #348]
  416aa8:	cmp	w0, #0x2f
  416aac:	b.le	416ad8 <ferror@plt+0x11ee8>
  416ab0:	ldr	w0, [sp, #348]
  416ab4:	cmp	w0, #0x37
  416ab8:	b.gt	416ad8 <ferror@plt+0x11ee8>
  416abc:	ldr	w0, [sp, #380]
  416ac0:	lsl	w1, w0, #3
  416ac4:	ldr	w0, [sp, #348]
  416ac8:	sub	w0, w0, #0x30
  416acc:	add	w0, w1, w0
  416ad0:	str	w0, [sp, #380]
  416ad4:	b	416aec <ferror@plt+0x11efc>
  416ad8:	ldr	w0, [sp, #348]
  416adc:	bl	415f48 <ferror@plt+0x11358>
  416ae0:	b	416aec <ferror@plt+0x11efc>
  416ae4:	ldr	w0, [sp, #348]
  416ae8:	bl	415f48 <ferror@plt+0x11358>
  416aec:	ldr	x0, [sp, #16]
  416af0:	str	wzr, [x0]
  416af4:	ldrb	w0, [sp, #25]
  416af8:	cmp	w0, #0x0
  416afc:	b.eq	416b0c <ferror@plt+0x11f1c>  // b.none
  416b00:	ldr	w0, [sp, #380]
  416b04:	add	w0, w0, #0x100
  416b08:	b	4171d0 <ferror@plt+0x125e0>
  416b0c:	ldr	w0, [sp, #380]
  416b10:	and	w0, w0, #0xff
  416b14:	b	4171d0 <ferror@plt+0x125e0>
  416b18:	bl	4157e8 <ferror@plt+0x10bf8>
  416b1c:	str	w0, [sp, #336]
  416b20:	ldr	w0, [sp, #336]
  416b24:	cmp	w0, #0x2f
  416b28:	b.le	416b48 <ferror@plt+0x11f58>
  416b2c:	ldr	w0, [sp, #336]
  416b30:	cmp	w0, #0x39
  416b34:	b.gt	416b48 <ferror@plt+0x11f58>
  416b38:	ldr	w0, [sp, #336]
  416b3c:	sub	w0, w0, #0x30
  416b40:	str	w0, [sp, #376]
  416b44:	b	416ba0 <ferror@plt+0x11fb0>
  416b48:	ldr	w0, [sp, #336]
  416b4c:	cmp	w0, #0x40
  416b50:	b.le	416b70 <ferror@plt+0x11f80>
  416b54:	ldr	w0, [sp, #336]
  416b58:	cmp	w0, #0x46
  416b5c:	b.gt	416b70 <ferror@plt+0x11f80>
  416b60:	ldr	w0, [sp, #336]
  416b64:	sub	w0, w0, #0x37
  416b68:	str	w0, [sp, #376]
  416b6c:	b	416ba0 <ferror@plt+0x11fb0>
  416b70:	ldr	w0, [sp, #336]
  416b74:	cmp	w0, #0x60
  416b78:	b.le	416b98 <ferror@plt+0x11fa8>
  416b7c:	ldr	w0, [sp, #336]
  416b80:	cmp	w0, #0x66
  416b84:	b.gt	416b98 <ferror@plt+0x11fa8>
  416b88:	ldr	w0, [sp, #336]
  416b8c:	sub	w0, w0, #0x57
  416b90:	str	w0, [sp, #376]
  416b94:	b	416ba0 <ferror@plt+0x11fb0>
  416b98:	mov	w0, #0xffffffff            	// #-1
  416b9c:	str	w0, [sp, #376]
  416ba0:	ldr	w0, [sp, #376]
  416ba4:	cmp	w0, #0x0
  416ba8:	b.lt	416c88 <ferror@plt+0x12098>  // b.tstop
  416bac:	bl	4157e8 <ferror@plt+0x10bf8>
  416bb0:	str	w0, [sp, #332]
  416bb4:	ldr	w0, [sp, #332]
  416bb8:	cmp	w0, #0x2f
  416bbc:	b.le	416bdc <ferror@plt+0x11fec>
  416bc0:	ldr	w0, [sp, #332]
  416bc4:	cmp	w0, #0x39
  416bc8:	b.gt	416bdc <ferror@plt+0x11fec>
  416bcc:	ldr	w0, [sp, #332]
  416bd0:	sub	w0, w0, #0x30
  416bd4:	str	w0, [sp, #372]
  416bd8:	b	416c34 <ferror@plt+0x12044>
  416bdc:	ldr	w0, [sp, #332]
  416be0:	cmp	w0, #0x40
  416be4:	b.le	416c04 <ferror@plt+0x12014>
  416be8:	ldr	w0, [sp, #332]
  416bec:	cmp	w0, #0x46
  416bf0:	b.gt	416c04 <ferror@plt+0x12014>
  416bf4:	ldr	w0, [sp, #332]
  416bf8:	sub	w0, w0, #0x37
  416bfc:	str	w0, [sp, #372]
  416c00:	b	416c34 <ferror@plt+0x12044>
  416c04:	ldr	w0, [sp, #332]
  416c08:	cmp	w0, #0x60
  416c0c:	b.le	416c2c <ferror@plt+0x1203c>
  416c10:	ldr	w0, [sp, #332]
  416c14:	cmp	w0, #0x66
  416c18:	b.gt	416c2c <ferror@plt+0x1203c>
  416c1c:	ldr	w0, [sp, #332]
  416c20:	sub	w0, w0, #0x57
  416c24:	str	w0, [sp, #372]
  416c28:	b	416c34 <ferror@plt+0x12044>
  416c2c:	mov	w0, #0xffffffff            	// #-1
  416c30:	str	w0, [sp, #372]
  416c34:	ldr	w0, [sp, #372]
  416c38:	cmp	w0, #0x0
  416c3c:	b.lt	416c80 <ferror@plt+0x12090>  // b.tstop
  416c40:	ldr	w0, [sp, #376]
  416c44:	lsl	w0, w0, #4
  416c48:	ldr	w1, [sp, #372]
  416c4c:	add	w0, w1, w0
  416c50:	str	w0, [sp, #328]
  416c54:	ldr	x0, [sp, #16]
  416c58:	str	wzr, [x0]
  416c5c:	ldrb	w0, [sp, #25]
  416c60:	cmp	w0, #0x0
  416c64:	b.eq	416c74 <ferror@plt+0x12084>  // b.none
  416c68:	ldr	w0, [sp, #328]
  416c6c:	add	w0, w0, #0x100
  416c70:	b	4171d0 <ferror@plt+0x125e0>
  416c74:	ldr	w0, [sp, #328]
  416c78:	and	w0, w0, #0xff
  416c7c:	b	4171d0 <ferror@plt+0x125e0>
  416c80:	ldr	w0, [sp, #332]
  416c84:	bl	415f48 <ferror@plt+0x11358>
  416c88:	ldr	w0, [sp, #336]
  416c8c:	bl	415f48 <ferror@plt+0x11358>
  416c90:	ldr	w0, [sp, #348]
  416c94:	bl	415f48 <ferror@plt+0x11358>
  416c98:	ldr	x0, [sp, #16]
  416c9c:	ldr	w0, [x0]
  416ca0:	add	w1, w0, #0x1
  416ca4:	ldr	x0, [sp, #16]
  416ca8:	str	w1, [x0]
  416cac:	mov	w0, #0x15c                 	// #348
  416cb0:	b	4171d0 <ferror@plt+0x125e0>
  416cb4:	ldrb	w0, [sp, #25]
  416cb8:	cmp	w0, #0x0
  416cbc:	b.eq	4171b0 <ferror@plt+0x125c0>  // b.none
  416cc0:	ldr	w0, [sp, #348]
  416cc4:	cmp	w0, #0x75
  416cc8:	b.ne	416e14 <ferror@plt+0x12224>  // b.any
  416ccc:	str	wzr, [sp, #368]
  416cd0:	str	wzr, [sp, #364]
  416cd4:	b	416df4 <ferror@plt+0x12204>
  416cd8:	bl	4157e8 <ferror@plt+0x10bf8>
  416cdc:	str	w0, [sp, #308]
  416ce0:	ldr	w0, [sp, #308]
  416ce4:	cmp	w0, #0x2f
  416ce8:	b.le	416d14 <ferror@plt+0x12124>
  416cec:	ldr	w0, [sp, #308]
  416cf0:	cmp	w0, #0x39
  416cf4:	b.gt	416d14 <ferror@plt+0x12124>
  416cf8:	ldr	w0, [sp, #368]
  416cfc:	lsl	w1, w0, #4
  416d00:	ldr	w0, [sp, #308]
  416d04:	add	w0, w1, w0
  416d08:	sub	w0, w0, #0x30
  416d0c:	str	w0, [sp, #368]
  416d10:	b	416dd4 <ferror@plt+0x121e4>
  416d14:	ldr	w0, [sp, #308]
  416d18:	cmp	w0, #0x40
  416d1c:	b.le	416d48 <ferror@plt+0x12158>
  416d20:	ldr	w0, [sp, #308]
  416d24:	cmp	w0, #0x46
  416d28:	b.gt	416d48 <ferror@plt+0x12158>
  416d2c:	ldr	w0, [sp, #368]
  416d30:	lsl	w1, w0, #4
  416d34:	ldr	w0, [sp, #308]
  416d38:	add	w0, w1, w0
  416d3c:	sub	w0, w0, #0x37
  416d40:	str	w0, [sp, #368]
  416d44:	b	416dd4 <ferror@plt+0x121e4>
  416d48:	ldr	w0, [sp, #308]
  416d4c:	cmp	w0, #0x60
  416d50:	b.le	416d7c <ferror@plt+0x1218c>
  416d54:	ldr	w0, [sp, #308]
  416d58:	cmp	w0, #0x66
  416d5c:	b.gt	416d7c <ferror@plt+0x1218c>
  416d60:	ldr	w0, [sp, #368]
  416d64:	lsl	w1, w0, #4
  416d68:	ldr	w0, [sp, #308]
  416d6c:	add	w0, w1, w0
  416d70:	sub	w0, w0, #0x57
  416d74:	str	w0, [sp, #368]
  416d78:	b	416dd4 <ferror@plt+0x121e4>
  416d7c:	ldr	w0, [sp, #308]
  416d80:	bl	415f48 <ferror@plt+0x11358>
  416d84:	b	416d98 <ferror@plt+0x121a8>
  416d88:	ldrsw	x0, [sp, #364]
  416d8c:	add	x1, sp, #0x130
  416d90:	ldrb	w0, [x1, x0]
  416d94:	bl	415f48 <ferror@plt+0x11358>
  416d98:	ldr	w0, [sp, #364]
  416d9c:	sub	w0, w0, #0x1
  416da0:	str	w0, [sp, #364]
  416da4:	ldr	w0, [sp, #364]
  416da8:	cmp	w0, #0x0
  416dac:	b.ge	416d88 <ferror@plt+0x12198>  // b.tcont
  416db0:	ldr	w0, [sp, #348]
  416db4:	bl	415f48 <ferror@plt+0x11358>
  416db8:	ldr	x0, [sp, #16]
  416dbc:	ldr	w0, [x0]
  416dc0:	add	w1, w0, #0x1
  416dc4:	ldr	x0, [sp, #16]
  416dc8:	str	w1, [x0]
  416dcc:	mov	w0, #0x15c                 	// #348
  416dd0:	b	4171d0 <ferror@plt+0x125e0>
  416dd4:	ldr	w0, [sp, #308]
  416dd8:	and	w2, w0, #0xff
  416ddc:	ldrsw	x0, [sp, #364]
  416de0:	add	x1, sp, #0x130
  416de4:	strb	w2, [x1, x0]
  416de8:	ldr	w0, [sp, #364]
  416dec:	add	w0, w0, #0x1
  416df0:	str	w0, [sp, #364]
  416df4:	ldr	w0, [sp, #364]
  416df8:	cmp	w0, #0x3
  416dfc:	b.le	416cd8 <ferror@plt+0x120e8>
  416e00:	ldr	x0, [sp, #16]
  416e04:	str	wzr, [x0]
  416e08:	ldr	w0, [sp, #368]
  416e0c:	add	w0, w0, #0x100
  416e10:	b	4171d0 <ferror@plt+0x125e0>
  416e14:	ldrb	w0, [sp, #26]
  416e18:	cmp	w0, #0x0
  416e1c:	b.eq	4171b0 <ferror@plt+0x125c0>  // b.none
  416e20:	ldr	w0, [sp, #348]
  416e24:	cmp	w0, #0x55
  416e28:	b.ne	41702c <ferror@plt+0x1243c>  // b.any
  416e2c:	str	wzr, [sp, #360]
  416e30:	str	wzr, [sp, #356]
  416e34:	b	416f54 <ferror@plt+0x12364>
  416e38:	bl	4157e8 <ferror@plt+0x10bf8>
  416e3c:	str	w0, [sp, #312]
  416e40:	ldr	w0, [sp, #312]
  416e44:	cmp	w0, #0x2f
  416e48:	b.le	416e74 <ferror@plt+0x12284>
  416e4c:	ldr	w0, [sp, #312]
  416e50:	cmp	w0, #0x39
  416e54:	b.gt	416e74 <ferror@plt+0x12284>
  416e58:	ldr	w0, [sp, #360]
  416e5c:	lsl	w1, w0, #4
  416e60:	ldr	w0, [sp, #312]
  416e64:	add	w0, w1, w0
  416e68:	sub	w0, w0, #0x30
  416e6c:	str	w0, [sp, #360]
  416e70:	b	416f34 <ferror@plt+0x12344>
  416e74:	ldr	w0, [sp, #312]
  416e78:	cmp	w0, #0x40
  416e7c:	b.le	416ea8 <ferror@plt+0x122b8>
  416e80:	ldr	w0, [sp, #312]
  416e84:	cmp	w0, #0x46
  416e88:	b.gt	416ea8 <ferror@plt+0x122b8>
  416e8c:	ldr	w0, [sp, #360]
  416e90:	lsl	w1, w0, #4
  416e94:	ldr	w0, [sp, #312]
  416e98:	add	w0, w1, w0
  416e9c:	sub	w0, w0, #0x37
  416ea0:	str	w0, [sp, #360]
  416ea4:	b	416f34 <ferror@plt+0x12344>
  416ea8:	ldr	w0, [sp, #312]
  416eac:	cmp	w0, #0x60
  416eb0:	b.le	416edc <ferror@plt+0x122ec>
  416eb4:	ldr	w0, [sp, #312]
  416eb8:	cmp	w0, #0x66
  416ebc:	b.gt	416edc <ferror@plt+0x122ec>
  416ec0:	ldr	w0, [sp, #360]
  416ec4:	lsl	w1, w0, #4
  416ec8:	ldr	w0, [sp, #312]
  416ecc:	add	w0, w1, w0
  416ed0:	sub	w0, w0, #0x57
  416ed4:	str	w0, [sp, #360]
  416ed8:	b	416f34 <ferror@plt+0x12344>
  416edc:	ldr	w0, [sp, #312]
  416ee0:	bl	415f48 <ferror@plt+0x11358>
  416ee4:	b	416ef8 <ferror@plt+0x12308>
  416ee8:	ldrsw	x0, [sp, #356]
  416eec:	add	x1, sp, #0x128
  416ef0:	ldrb	w0, [x1, x0]
  416ef4:	bl	415f48 <ferror@plt+0x11358>
  416ef8:	ldr	w0, [sp, #356]
  416efc:	sub	w0, w0, #0x1
  416f00:	str	w0, [sp, #356]
  416f04:	ldr	w0, [sp, #356]
  416f08:	cmp	w0, #0x0
  416f0c:	b.ge	416ee8 <ferror@plt+0x122f8>  // b.tcont
  416f10:	ldr	w0, [sp, #348]
  416f14:	bl	415f48 <ferror@plt+0x11358>
  416f18:	ldr	x0, [sp, #16]
  416f1c:	ldr	w0, [x0]
  416f20:	add	w1, w0, #0x1
  416f24:	ldr	x0, [sp, #16]
  416f28:	str	w1, [x0]
  416f2c:	mov	w0, #0x15c                 	// #348
  416f30:	b	4171d0 <ferror@plt+0x125e0>
  416f34:	ldr	w0, [sp, #312]
  416f38:	and	w2, w0, #0xff
  416f3c:	ldrsw	x0, [sp, #356]
  416f40:	add	x1, sp, #0x128
  416f44:	strb	w2, [x1, x0]
  416f48:	ldr	w0, [sp, #356]
  416f4c:	add	w0, w0, #0x1
  416f50:	str	w0, [sp, #356]
  416f54:	ldr	w0, [sp, #356]
  416f58:	cmp	w0, #0x7
  416f5c:	b.le	416e38 <ferror@plt+0x12248>
  416f60:	ldr	w1, [sp, #360]
  416f64:	mov	w0, #0x10ffff              	// #1114111
  416f68:	cmp	w1, w0
  416f6c:	b.hi	416f84 <ferror@plt+0x12394>  // b.pmore
  416f70:	ldr	x0, [sp, #16]
  416f74:	str	wzr, [x0]
  416f78:	ldr	w0, [sp, #360]
  416f7c:	add	w0, w0, #0x100
  416f80:	b	4171d0 <ferror@plt+0x125e0>
  416f84:	adrp	x0, 460000 <default_parse_debrief>
  416f88:	add	x0, x0, #0xfc8
  416f8c:	strb	wzr, [x0]
  416f90:	adrp	x0, 443000 <ferror@plt+0x3e410>
  416f94:	add	x0, x0, #0xf58
  416f98:	bl	404b80 <gettext@plt>
  416f9c:	mov	x2, x0
  416fa0:	adrp	x0, 463000 <program_name+0x1fa8>
  416fa4:	add	x0, x0, #0x588
  416fa8:	ldr	x1, [x0]
  416fac:	adrp	x0, 463000 <program_name+0x1fa8>
  416fb0:	add	x0, x0, #0x598
  416fb4:	ldr	w0, [x0]
  416fb8:	mov	w4, w0
  416fbc:	mov	x3, x1
  416fc0:	mov	w1, #0x0                   	// #0
  416fc4:	mov	w0, #0x0                   	// #0
  416fc8:	bl	4042f0 <error@plt>
  416fcc:	adrp	x0, 460000 <default_parse_debrief>
  416fd0:	add	x0, x0, #0xfc8
  416fd4:	mov	w1, #0x1                   	// #1
  416fd8:	strb	w1, [x0]
  416fdc:	b	416ff0 <ferror@plt+0x12400>
  416fe0:	ldrsw	x0, [sp, #356]
  416fe4:	add	x1, sp, #0x128
  416fe8:	ldrb	w0, [x1, x0]
  416fec:	bl	415f48 <ferror@plt+0x11358>
  416ff0:	ldr	w0, [sp, #356]
  416ff4:	sub	w0, w0, #0x1
  416ff8:	str	w0, [sp, #356]
  416ffc:	ldr	w0, [sp, #356]
  417000:	cmp	w0, #0x0
  417004:	b.ge	416fe0 <ferror@plt+0x123f0>  // b.tcont
  417008:	ldr	w0, [sp, #348]
  41700c:	bl	415f48 <ferror@plt+0x11358>
  417010:	ldr	x0, [sp, #16]
  417014:	ldr	w0, [x0]
  417018:	add	w1, w0, #0x1
  41701c:	ldr	x0, [sp, #16]
  417020:	str	w1, [x0]
  417024:	mov	w0, #0x15c                 	// #348
  417028:	b	4171d0 <ferror@plt+0x125e0>
  41702c:	ldr	w0, [sp, #348]
  417030:	cmp	w0, #0x4e
  417034:	b.ne	4171b0 <ferror@plt+0x125c0>  // b.any
  417038:	bl	4157e8 <ferror@plt+0x10bf8>
  41703c:	str	w0, [sp, #324]
  417040:	ldr	w0, [sp, #324]
  417044:	cmp	w0, #0x7b
  417048:	b.ne	417184 <ferror@plt+0x12594>  // b.any
  41704c:	str	wzr, [sp, #352]
  417050:	b	417100 <ferror@plt+0x12510>
  417054:	bl	4157e8 <ferror@plt+0x10bf8>
  417058:	str	w0, [sp, #320]
  41705c:	ldr	w0, [sp, #320]
  417060:	cmp	w0, #0x1f
  417064:	b.le	417074 <ferror@plt+0x12484>
  417068:	ldr	w0, [sp, #320]
  41706c:	cmp	w0, #0x7e
  417070:	b.le	4170d4 <ferror@plt+0x124e4>
  417074:	ldr	w0, [sp, #320]
  417078:	bl	415f48 <ferror@plt+0x11358>
  41707c:	b	417090 <ferror@plt+0x124a0>
  417080:	ldrsw	x0, [sp, #352]
  417084:	add	x1, sp, #0x20
  417088:	ldrb	w0, [x1, x0]
  41708c:	bl	415f48 <ferror@plt+0x11358>
  417090:	ldr	w0, [sp, #352]
  417094:	sub	w0, w0, #0x1
  417098:	str	w0, [sp, #352]
  41709c:	ldr	w0, [sp, #352]
  4170a0:	cmp	w0, #0x0
  4170a4:	b.ge	417080 <ferror@plt+0x12490>  // b.tcont
  4170a8:	ldr	w0, [sp, #324]
  4170ac:	bl	415f48 <ferror@plt+0x11358>
  4170b0:	ldr	w0, [sp, #348]
  4170b4:	bl	415f48 <ferror@plt+0x11358>
  4170b8:	ldr	x0, [sp, #16]
  4170bc:	ldr	w0, [x0]
  4170c0:	add	w1, w0, #0x1
  4170c4:	ldr	x0, [sp, #16]
  4170c8:	str	w1, [x0]
  4170cc:	mov	w0, #0x15c                 	// #348
  4170d0:	b	4171d0 <ferror@plt+0x125e0>
  4170d4:	ldr	w0, [sp, #320]
  4170d8:	cmp	w0, #0x7d
  4170dc:	b.eq	417110 <ferror@plt+0x12520>  // b.none
  4170e0:	ldr	w0, [sp, #320]
  4170e4:	and	w2, w0, #0xff
  4170e8:	ldrsw	x0, [sp, #352]
  4170ec:	add	x1, sp, #0x20
  4170f0:	strb	w2, [x1, x0]
  4170f4:	ldr	w0, [sp, #352]
  4170f8:	add	w0, w0, #0x1
  4170fc:	str	w0, [sp, #352]
  417100:	ldr	w0, [sp, #352]
  417104:	cmp	w0, #0xff
  417108:	b.le	417054 <ferror@plt+0x12464>
  41710c:	b	417114 <ferror@plt+0x12524>
  417110:	nop
  417114:	ldrsw	x0, [sp, #352]
  417118:	add	x1, sp, #0x20
  41711c:	strb	wzr, [x1, x0]
  417120:	add	x0, sp, #0x20
  417124:	bl	404430 <unicode_name_character@plt>
  417128:	str	w0, [sp, #316]
  41712c:	ldr	w1, [sp, #316]
  417130:	mov	w0, #0xffff                	// #65535
  417134:	cmp	w1, w0
  417138:	b.eq	417150 <ferror@plt+0x12560>  // b.none
  41713c:	ldr	x0, [sp, #16]
  417140:	str	wzr, [x0]
  417144:	ldr	w0, [sp, #316]
  417148:	add	w0, w0, #0x100
  41714c:	b	4171d0 <ferror@plt+0x125e0>
  417150:	mov	w0, #0x7d                  	// #125
  417154:	bl	415f48 <ferror@plt+0x11358>
  417158:	b	41716c <ferror@plt+0x1257c>
  41715c:	ldrsw	x0, [sp, #352]
  417160:	add	x1, sp, #0x20
  417164:	ldrb	w0, [x1, x0]
  417168:	bl	415f48 <ferror@plt+0x11358>
  41716c:	ldr	w0, [sp, #352]
  417170:	sub	w0, w0, #0x1
  417174:	str	w0, [sp, #352]
  417178:	ldr	w0, [sp, #352]
  41717c:	cmp	w0, #0x0
  417180:	b.ge	41715c <ferror@plt+0x1256c>  // b.tcont
  417184:	ldr	w0, [sp, #324]
  417188:	bl	415f48 <ferror@plt+0x11358>
  41718c:	ldr	w0, [sp, #348]
  417190:	bl	415f48 <ferror@plt+0x11358>
  417194:	ldr	x0, [sp, #16]
  417198:	ldr	w0, [x0]
  41719c:	add	w1, w0, #0x1
  4171a0:	ldr	x0, [sp, #16]
  4171a4:	str	w1, [x0]
  4171a8:	mov	w0, #0x15c                 	// #348
  4171ac:	b	4171d0 <ferror@plt+0x125e0>
  4171b0:	ldr	w0, [sp, #348]
  4171b4:	bl	415f48 <ferror@plt+0x11358>
  4171b8:	ldr	x0, [sp, #16]
  4171bc:	ldr	w0, [x0]
  4171c0:	add	w1, w0, #0x1
  4171c4:	ldr	x0, [sp, #16]
  4171c8:	str	w1, [x0]
  4171cc:	mov	w0, #0x15c                 	// #348
  4171d0:	ldp	x29, x30, [sp], #384
  4171d4:	ret
  4171d8:	stp	x29, x30, [sp, #-160]!
  4171dc:	mov	x29, sp
  4171e0:	str	x0, [sp, #24]
  4171e4:	adrp	x0, 462000 <program_name+0xfa8>
  4171e8:	add	x0, x0, #0x388
  4171ec:	ldr	w0, [x0]
  4171f0:	cmp	w0, #0x0
  4171f4:	b.eq	417264 <ferror@plt+0x12674>  // b.none
  4171f8:	adrp	x0, 462000 <program_name+0xfa8>
  4171fc:	add	x0, x0, #0x388
  417200:	ldr	w0, [x0]
  417204:	sub	w1, w0, #0x1
  417208:	adrp	x0, 462000 <program_name+0xfa8>
  41720c:	add	x0, x0, #0x388
  417210:	str	w1, [x0]
  417214:	adrp	x0, 462000 <program_name+0xfa8>
  417218:	add	x0, x0, #0x388
  41721c:	ldr	w1, [x0]
  417220:	ldr	x3, [sp, #24]
  417224:	adrp	x0, 462000 <program_name+0xfa8>
  417228:	add	x2, x0, #0x338
  41722c:	sxtw	x1, w1
  417230:	mov	x0, x1
  417234:	lsl	x0, x0, #2
  417238:	add	x0, x0, x1
  41723c:	lsl	x0, x0, #3
  417240:	add	x1, x2, x0
  417244:	mov	x0, x3
  417248:	ldp	x2, x3, [x1]
  41724c:	stp	x2, x3, [x0]
  417250:	ldp	x2, x3, [x1, #16]
  417254:	stp	x2, x3, [x0, #16]
  417258:	ldr	x1, [x1, #32]
  41725c:	str	x1, [x0, #32]
  417260:	b	417958 <ferror@plt+0x12d68>
  417264:	adrp	x0, 463000 <program_name+0x1fa8>
  417268:	add	x0, x0, #0x598
  41726c:	ldr	w1, [x0]
  417270:	ldr	x0, [sp, #24]
  417274:	str	w1, [x0, #32]
  417278:	bl	41643c <ferror@plt+0x1184c>
  41727c:	str	w0, [sp, #156]
  417280:	ldr	w0, [sp, #156]
  417284:	cmp	w0, #0x20
  417288:	b.eq	417948 <ferror@plt+0x12d58>  // b.none
  41728c:	ldr	w0, [sp, #156]
  417290:	cmp	w0, #0x20
  417294:	b.gt	417338 <ferror@plt+0x12748>
  417298:	ldr	w0, [sp, #156]
  41729c:	cmp	w0, #0xc
  4172a0:	b.eq	417948 <ferror@plt+0x12d58>  // b.none
  4172a4:	ldr	w0, [sp, #156]
  4172a8:	cmp	w0, #0xc
  4172ac:	b.gt	417338 <ferror@plt+0x12748>
  4172b0:	ldr	w0, [sp, #156]
  4172b4:	cmp	w0, #0xa
  4172b8:	b.eq	4172f0 <ferror@plt+0x12700>  // b.none
  4172bc:	ldr	w0, [sp, #156]
  4172c0:	cmp	w0, #0xa
  4172c4:	b.gt	417338 <ferror@plt+0x12748>
  4172c8:	ldr	w0, [sp, #156]
  4172cc:	cmn	w0, #0x1
  4172d0:	b.eq	4172e4 <ferror@plt+0x126f4>  // b.none
  4172d4:	ldr	w0, [sp, #156]
  4172d8:	cmp	w0, #0x9
  4172dc:	b.eq	417948 <ferror@plt+0x12d58>  // b.none
  4172e0:	b	417338 <ferror@plt+0x12748>
  4172e4:	ldr	x0, [sp, #24]
  4172e8:	str	wzr, [x0]
  4172ec:	b	417958 <ferror@plt+0x12d68>
  4172f0:	adrp	x0, 462000 <program_name+0xfa8>
  4172f4:	add	x0, x0, #0x31c
  4172f8:	ldr	w1, [x0]
  4172fc:	adrp	x0, 462000 <program_name+0xfa8>
  417300:	add	x0, x0, #0x318
  417304:	ldr	w0, [x0]
  417308:	cmp	w1, w0
  41730c:	b.le	417314 <ferror@plt+0x12724>
  417310:	bl	407950 <ferror@plt+0x2d60>
  417314:	adrp	x0, 462000 <program_name+0xfa8>
  417318:	add	x0, x0, #0x334
  41731c:	ldr	w0, [x0]
  417320:	cmp	w0, #0x0
  417324:	b.gt	417950 <ferror@plt+0x12d60>
  417328:	ldr	x0, [sp, #24]
  41732c:	mov	w1, #0x9                   	// #9
  417330:	str	w1, [x0]
  417334:	b	417958 <ferror@plt+0x12d68>
  417338:	ldr	x0, [sp, #24]
  41733c:	ldr	w1, [x0, #32]
  417340:	adrp	x0, 462000 <program_name+0xfa8>
  417344:	add	x0, x0, #0x31c
  417348:	str	w1, [x0]
  41734c:	ldr	w0, [sp, #156]
  417350:	sub	w0, w0, #0x22
  417354:	cmp	w0, #0x5b
  417358:	b.hi	417938 <ferror@plt+0x12d48>  // b.pmore
  41735c:	adrp	x1, 443000 <ferror@plt+0x3e410>
  417360:	add	x1, x1, #0xfd4
  417364:	ldr	w0, [x1, w0, uxtw #2]
  417368:	adr	x1, 417374 <ferror@plt+0x12784>
  41736c:	add	x0, x1, w0, sxtw #2
  417370:	br	x0
  417374:	bl	41643c <ferror@plt+0x1184c>
  417378:	str	w0, [sp, #128]
  41737c:	ldr	w0, [sp, #128]
  417380:	bl	4165c4 <ferror@plt+0x119d4>
  417384:	ldr	w0, [sp, #128]
  417388:	cmp	w0, #0x2f
  41738c:	b.le	41739c <ferror@plt+0x127ac>
  417390:	ldr	w0, [sp, #128]
  417394:	cmp	w0, #0x39
  417398:	b.le	4173ac <ferror@plt+0x127bc>
  41739c:	ldr	x0, [sp, #24]
  4173a0:	mov	w1, #0x9                   	// #9
  4173a4:	str	w1, [x0]
  4173a8:	b	417958 <ferror@plt+0x12d68>
  4173ac:	nop
  4173b0:	str	wzr, [sp, #152]
  4173b4:	adrp	x0, 462000 <program_name+0xfa8>
  4173b8:	add	x0, x0, #0x398
  4173bc:	ldr	w0, [x0]
  4173c0:	ldr	w1, [sp, #152]
  4173c4:	cmp	w1, w0
  4173c8:	b.lt	417424 <ferror@plt+0x12834>  // b.tstop
  4173cc:	adrp	x0, 462000 <program_name+0xfa8>
  4173d0:	add	x0, x0, #0x398
  4173d4:	ldr	w0, [x0]
  4173d8:	add	w0, w0, #0x5
  4173dc:	lsl	w1, w0, #1
  4173e0:	adrp	x0, 462000 <program_name+0xfa8>
  4173e4:	add	x0, x0, #0x398
  4173e8:	str	w1, [x0]
  4173ec:	adrp	x0, 462000 <program_name+0xfa8>
  4173f0:	add	x0, x0, #0x3a0
  4173f4:	ldr	x2, [x0]
  4173f8:	adrp	x0, 462000 <program_name+0xfa8>
  4173fc:	add	x0, x0, #0x398
  417400:	ldr	w0, [x0]
  417404:	sxtw	x0, w0
  417408:	mov	x1, x0
  41740c:	mov	x0, x2
  417410:	bl	404560 <xrealloc@plt>
  417414:	mov	x1, x0
  417418:	adrp	x0, 462000 <program_name+0xfa8>
  41741c:	add	x0, x0, #0x3a0
  417420:	str	x1, [x0]
  417424:	adrp	x0, 462000 <program_name+0xfa8>
  417428:	add	x0, x0, #0x3a0
  41742c:	ldr	x1, [x0]
  417430:	ldr	w0, [sp, #152]
  417434:	add	w2, w0, #0x1
  417438:	str	w2, [sp, #152]
  41743c:	sxtw	x0, w0
  417440:	add	x0, x1, x0
  417444:	ldr	w1, [sp, #156]
  417448:	and	w1, w1, #0xff
  41744c:	strb	w1, [x0]
  417450:	bl	41643c <ferror@plt+0x1184c>
  417454:	str	w0, [sp, #156]
  417458:	ldr	w0, [sp, #156]
  41745c:	cmp	w0, #0x39
  417460:	b.gt	4174a8 <ferror@plt+0x128b8>
  417464:	ldr	w0, [sp, #156]
  417468:	cmp	w0, #0x30
  41746c:	b.ge	4173b4 <ferror@plt+0x127c4>  // b.tcont
  417470:	b	4174c0 <ferror@plt+0x128d0>
  417474:	ldr	w0, [sp, #156]
  417478:	sub	w0, w0, #0x41
  41747c:	mov	x1, #0x1                   	// #1
  417480:	lsl	x1, x1, x0
  417484:	mov	x0, #0xffffffff43ffffff    	// #-3154116609
  417488:	movk	x0, #0x3ff, lsl #48
  41748c:	and	x0, x1, x0
  417490:	cmp	x0, #0x0
  417494:	cset	w0, ne  // ne = any
  417498:	and	w0, w0, #0xff
  41749c:	cmp	w0, #0x0
  4174a0:	b.ne	4173b4 <ferror@plt+0x127c4>  // b.any
  4174a4:	b	4174c0 <ferror@plt+0x128d0>
  4174a8:	ldr	w0, [sp, #156]
  4174ac:	cmp	w0, #0x7a
  4174b0:	b.gt	4174c0 <ferror@plt+0x128d0>
  4174b4:	ldr	w0, [sp, #156]
  4174b8:	cmp	w0, #0x41
  4174bc:	b.ge	417474 <ferror@plt+0x12884>  // b.tcont
  4174c0:	ldr	w0, [sp, #156]
  4174c4:	bl	4165c4 <ferror@plt+0x119d4>
  4174c8:	nop
  4174cc:	nop
  4174d0:	adrp	x0, 462000 <program_name+0xfa8>
  4174d4:	add	x0, x0, #0x398
  4174d8:	ldr	w0, [x0]
  4174dc:	ldr	w1, [sp, #152]
  4174e0:	cmp	w1, w0
  4174e4:	b.lt	417540 <ferror@plt+0x12950>  // b.tstop
  4174e8:	adrp	x0, 462000 <program_name+0xfa8>
  4174ec:	add	x0, x0, #0x398
  4174f0:	ldr	w0, [x0]
  4174f4:	add	w0, w0, #0x5
  4174f8:	lsl	w1, w0, #1
  4174fc:	adrp	x0, 462000 <program_name+0xfa8>
  417500:	add	x0, x0, #0x398
  417504:	str	w1, [x0]
  417508:	adrp	x0, 462000 <program_name+0xfa8>
  41750c:	add	x0, x0, #0x3a0
  417510:	ldr	x2, [x0]
  417514:	adrp	x0, 462000 <program_name+0xfa8>
  417518:	add	x0, x0, #0x398
  41751c:	ldr	w0, [x0]
  417520:	sxtw	x0, w0
  417524:	mov	x1, x0
  417528:	mov	x0, x2
  41752c:	bl	404560 <xrealloc@plt>
  417530:	mov	x1, x0
  417534:	adrp	x0, 462000 <program_name+0xfa8>
  417538:	add	x0, x0, #0x3a0
  41753c:	str	x1, [x0]
  417540:	adrp	x0, 462000 <program_name+0xfa8>
  417544:	add	x0, x0, #0x3a0
  417548:	ldr	x1, [x0]
  41754c:	ldrsw	x0, [sp, #152]
  417550:	add	x0, x1, x0
  417554:	strb	wzr, [x0]
  417558:	adrp	x0, 462000 <program_name+0xfa8>
  41755c:	add	x0, x0, #0x3a0
  417560:	ldr	x0, [x0]
  417564:	bl	404630 <xstrdup@plt>
  417568:	mov	x1, x0
  41756c:	ldr	x0, [sp, #24]
  417570:	str	x1, [x0, #8]
  417574:	ldr	x0, [sp, #24]
  417578:	mov	w1, #0x7                   	// #7
  41757c:	str	w1, [x0]
  417580:	b	417958 <ferror@plt+0x12d68>
  417584:	bl	4157e8 <ferror@plt+0x10bf8>
  417588:	str	w0, [sp, #132]
  41758c:	ldr	w0, [sp, #132]
  417590:	cmp	w0, #0x22
  417594:	b.eq	4175a4 <ferror@plt+0x129b4>  // b.none
  417598:	ldr	w0, [sp, #132]
  41759c:	cmp	w0, #0x27
  4175a0:	b.ne	4175b8 <ferror@plt+0x129c8>  // b.any
  4175a4:	ldr	w0, [sp, #132]
  4175a8:	str	w0, [sp, #148]
  4175ac:	strb	wzr, [sp, #147]
  4175b0:	strb	wzr, [sp, #146]
  4175b4:	b	417678 <ferror@plt+0x12a88>
  4175b8:	ldr	w0, [sp, #132]
  4175bc:	bl	415f48 <ferror@plt+0x11358>
  4175c0:	b	4173b0 <ferror@plt+0x127c0>
  4175c4:	bl	4157e8 <ferror@plt+0x10bf8>
  4175c8:	str	w0, [sp, #140]
  4175cc:	ldr	w0, [sp, #140]
  4175d0:	cmp	w0, #0x22
  4175d4:	b.eq	4175e4 <ferror@plt+0x129f4>  // b.none
  4175d8:	ldr	w0, [sp, #140]
  4175dc:	cmp	w0, #0x27
  4175e0:	b.ne	417600 <ferror@plt+0x12a10>  // b.any
  4175e4:	ldr	w0, [sp, #140]
  4175e8:	str	w0, [sp, #148]
  4175ec:	mov	w0, #0x1                   	// #1
  4175f0:	strb	w0, [sp, #147]
  4175f4:	mov	w0, #0x1                   	// #1
  4175f8:	strb	w0, [sp, #146]
  4175fc:	b	417678 <ferror@plt+0x12a88>
  417600:	ldr	w0, [sp, #140]
  417604:	cmp	w0, #0x52
  417608:	b.eq	417618 <ferror@plt+0x12a28>  // b.none
  41760c:	ldr	w0, [sp, #140]
  417610:	cmp	w0, #0x72
  417614:	b.ne	417658 <ferror@plt+0x12a68>  // b.any
  417618:	bl	4157e8 <ferror@plt+0x10bf8>
  41761c:	str	w0, [sp, #136]
  417620:	ldr	w0, [sp, #136]
  417624:	cmp	w0, #0x22
  417628:	b.eq	417638 <ferror@plt+0x12a48>  // b.none
  41762c:	ldr	w0, [sp, #136]
  417630:	cmp	w0, #0x27
  417634:	b.ne	417650 <ferror@plt+0x12a60>  // b.any
  417638:	ldr	w0, [sp, #136]
  41763c:	str	w0, [sp, #148]
  417640:	strb	wzr, [sp, #147]
  417644:	mov	w0, #0x1                   	// #1
  417648:	strb	w0, [sp, #146]
  41764c:	b	417678 <ferror@plt+0x12a88>
  417650:	ldr	w0, [sp, #136]
  417654:	bl	415f48 <ferror@plt+0x11358>
  417658:	ldr	w0, [sp, #140]
  41765c:	bl	415f48 <ferror@plt+0x11358>
  417660:	b	4173b0 <ferror@plt+0x127c0>
  417664:	ldr	w0, [sp, #156]
  417668:	str	w0, [sp, #148]
  41766c:	mov	w0, #0x1                   	// #1
  417670:	strb	w0, [sp, #147]
  417674:	strb	wzr, [sp, #146]
  417678:	strb	wzr, [sp, #145]
  41767c:	adrp	x0, 461000 <sentence_end_required_spaces>
  417680:	add	x0, x0, #0xeb4
  417684:	mov	w1, #0x2                   	// #2
  417688:	str	w1, [x0]
  41768c:	bl	4157e8 <ferror@plt+0x10bf8>
  417690:	str	w0, [sp, #124]
  417694:	ldr	w1, [sp, #124]
  417698:	ldr	w0, [sp, #148]
  41769c:	cmp	w1, w0
  4176a0:	b.ne	4176dc <ferror@plt+0x12aec>  // b.any
  4176a4:	bl	4157e8 <ferror@plt+0x10bf8>
  4176a8:	str	w0, [sp, #120]
  4176ac:	ldr	w1, [sp, #120]
  4176b0:	ldr	w0, [sp, #148]
  4176b4:	cmp	w1, w0
  4176b8:	b.ne	4176c8 <ferror@plt+0x12ad8>  // b.any
  4176bc:	mov	w0, #0x1                   	// #1
  4176c0:	strb	w0, [sp, #145]
  4176c4:	b	4176e4 <ferror@plt+0x12af4>
  4176c8:	ldr	w0, [sp, #120]
  4176cc:	bl	415f48 <ferror@plt+0x11358>
  4176d0:	ldr	w0, [sp, #124]
  4176d4:	bl	415f48 <ferror@plt+0x11358>
  4176d8:	b	4176e4 <ferror@plt+0x12af4>
  4176dc:	ldr	w0, [sp, #124]
  4176e0:	bl	415f48 <ferror@plt+0x11358>
  4176e4:	str	wzr, [sp, #112]
  4176e8:	adrp	x0, 461000 <sentence_end_required_spaces>
  4176ec:	add	x0, x0, #0xeb4
  4176f0:	ldr	w1, [x0]
  4176f4:	adrp	x0, 463000 <program_name+0x1fa8>
  4176f8:	add	x0, x0, #0x588
  4176fc:	ldr	x2, [x0]
  417700:	adrp	x0, 463000 <program_name+0x1fa8>
  417704:	add	x0, x0, #0x598
  417708:	ldr	w3, [x0]
  41770c:	add	x0, sp, #0x20
  417710:	bl	40999c <ferror@plt+0x4dac>
  417714:	add	x0, sp, #0x70
  417718:	mov	x4, x0
  41771c:	ldrb	w3, [sp, #146]
  417720:	ldrb	w2, [sp, #147]
  417724:	ldrb	w1, [sp, #145]
  417728:	ldr	w0, [sp, #148]
  41772c:	bl	416640 <ferror@plt+0x11a50>
  417730:	str	w0, [sp, #116]
  417734:	adrp	x0, 463000 <program_name+0x1fa8>
  417738:	add	x0, x0, #0x598
  41773c:	ldr	w0, [x0]
  417740:	str	w0, [sp, #104]
  417744:	ldr	w0, [sp, #116]
  417748:	cmn	w0, #0x1
  41774c:	b.eq	4177cc <ferror@plt+0x12bdc>  // b.none
  417750:	ldr	w0, [sp, #116]
  417754:	cmn	w0, #0x2
  417758:	b.eq	4177cc <ferror@plt+0x12bdc>  // b.none
  41775c:	ldr	w0, [sp, #116]
  417760:	cmp	w0, #0xff
  417764:	b.le	4177bc <ferror@plt+0x12bcc>
  417768:	ldr	w0, [sp, #116]
  41776c:	cmp	w0, #0xff
  417770:	b.le	417788 <ferror@plt+0x12b98>
  417774:	ldr	w1, [sp, #116]
  417778:	mov	w0, #0xff                  	// #255
  41777c:	movk	w0, #0x11, lsl #16
  417780:	cmp	w1, w0
  417784:	b.le	4177a8 <ferror@plt+0x12bb8>
  417788:	adrp	x0, 444000 <ferror@plt+0x3f410>
  41778c:	add	x3, x0, #0x148
  417790:	mov	w2, #0x54c                 	// #1356
  417794:	adrp	x0, 443000 <ferror@plt+0x3e410>
  417798:	add	x1, x0, #0xf88
  41779c:	adrp	x0, 443000 <ferror@plt+0x3e410>
  4177a0:	add	x0, x0, #0xf98
  4177a4:	bl	404b00 <__assert_fail@plt>
  4177a8:	ldr	w0, [sp, #116]
  4177ac:	sub	w1, w0, #0x100
  4177b0:	add	x0, sp, #0x20
  4177b4:	bl	409e88 <ferror@plt+0x5298>
  4177b8:	b	417714 <ferror@plt+0x12b24>
  4177bc:	add	x0, sp, #0x20
  4177c0:	ldr	w1, [sp, #116]
  4177c4:	bl	409e38 <ferror@plt+0x5248>
  4177c8:	b	417714 <ferror@plt+0x12b24>
  4177cc:	add	x0, sp, #0x20
  4177d0:	bl	40a088 <ferror@plt+0x5498>
  4177d4:	mov	x1, x0
  4177d8:	ldr	x0, [sp, #24]
  4177dc:	str	x1, [x0, #16]
  4177e0:	adrp	x0, 463000 <program_name+0x1fa8>
  4177e4:	add	x0, x0, #0x558
  4177e8:	ldr	x0, [x0]
  4177ec:	bl	4152cc <ferror@plt+0x106dc>
  4177f0:	mov	x1, x0
  4177f4:	ldr	x0, [sp, #24]
  4177f8:	str	x1, [x0, #24]
  4177fc:	adrp	x0, 461000 <sentence_end_required_spaces>
  417800:	add	x0, x0, #0xeb4
  417804:	str	wzr, [x0]
  417808:	ldr	x0, [sp, #24]
  41780c:	mov	w1, #0x6                   	// #6
  417810:	str	w1, [x0]
  417814:	b	417958 <ferror@plt+0x12d68>
  417818:	adrp	x0, 462000 <program_name+0xfa8>
  41781c:	add	x0, x0, #0x334
  417820:	ldr	w0, [x0]
  417824:	add	w1, w0, #0x1
  417828:	adrp	x0, 462000 <program_name+0xfa8>
  41782c:	add	x0, x0, #0x334
  417830:	str	w1, [x0]
  417834:	ldr	x0, [sp, #24]
  417838:	mov	w1, #0x1                   	// #1
  41783c:	str	w1, [x0]
  417840:	b	417958 <ferror@plt+0x12d68>
  417844:	adrp	x0, 462000 <program_name+0xfa8>
  417848:	add	x0, x0, #0x334
  41784c:	ldr	w0, [x0]
  417850:	cmp	w0, #0x0
  417854:	b.le	417874 <ferror@plt+0x12c84>
  417858:	adrp	x0, 462000 <program_name+0xfa8>
  41785c:	add	x0, x0, #0x334
  417860:	ldr	w0, [x0]
  417864:	sub	w1, w0, #0x1
  417868:	adrp	x0, 462000 <program_name+0xfa8>
  41786c:	add	x0, x0, #0x334
  417870:	str	w1, [x0]
  417874:	ldr	x0, [sp, #24]
  417878:	mov	w1, #0x2                   	// #2
  41787c:	str	w1, [x0]
  417880:	b	417958 <ferror@plt+0x12d68>
  417884:	ldr	x0, [sp, #24]
  417888:	mov	w1, #0x3                   	// #3
  41788c:	str	w1, [x0]
  417890:	b	417958 <ferror@plt+0x12d68>
  417894:	adrp	x0, 462000 <program_name+0xfa8>
  417898:	add	x0, x0, #0x334
  41789c:	ldr	w0, [x0]
  4178a0:	add	w1, w0, #0x1
  4178a4:	adrp	x0, 462000 <program_name+0xfa8>
  4178a8:	add	x0, x0, #0x334
  4178ac:	str	w1, [x0]
  4178b0:	ldr	w0, [sp, #156]
  4178b4:	cmp	w0, #0x5b
  4178b8:	b.ne	4178c4 <ferror@plt+0x12cd4>  // b.any
  4178bc:	mov	w0, #0x4                   	// #4
  4178c0:	b	4178c8 <ferror@plt+0x12cd8>
  4178c4:	mov	w0, #0x9                   	// #9
  4178c8:	ldr	x1, [sp, #24]
  4178cc:	str	w0, [x1]
  4178d0:	b	417958 <ferror@plt+0x12d68>
  4178d4:	adrp	x0, 462000 <program_name+0xfa8>
  4178d8:	add	x0, x0, #0x334
  4178dc:	ldr	w0, [x0]
  4178e0:	cmp	w0, #0x0
  4178e4:	b.le	417904 <ferror@plt+0x12d14>
  4178e8:	adrp	x0, 462000 <program_name+0xfa8>
  4178ec:	add	x0, x0, #0x334
  4178f0:	ldr	w0, [x0]
  4178f4:	sub	w1, w0, #0x1
  4178f8:	adrp	x0, 462000 <program_name+0xfa8>
  4178fc:	add	x0, x0, #0x334
  417900:	str	w1, [x0]
  417904:	ldr	w0, [sp, #156]
  417908:	cmp	w0, #0x5d
  41790c:	b.ne	417918 <ferror@plt+0x12d28>  // b.any
  417910:	mov	w0, #0x5                   	// #5
  417914:	b	41791c <ferror@plt+0x12d2c>
  417918:	mov	w0, #0x9                   	// #9
  41791c:	ldr	x1, [sp, #24]
  417920:	str	w0, [x1]
  417924:	b	417958 <ferror@plt+0x12d68>
  417928:	ldr	x0, [sp, #24]
  41792c:	mov	w1, #0x8                   	// #8
  417930:	str	w1, [x0]
  417934:	b	417958 <ferror@plt+0x12d68>
  417938:	ldr	x0, [sp, #24]
  41793c:	mov	w1, #0x9                   	// #9
  417940:	str	w1, [x0]
  417944:	b	417958 <ferror@plt+0x12d68>
  417948:	nop
  41794c:	b	417264 <ferror@plt+0x12674>
  417950:	nop
  417954:	b	417264 <ferror@plt+0x12674>
  417958:	ldp	x29, x30, [sp], #160
  41795c:	ret
  417960:	stp	x29, x30, [sp, #-32]!
  417964:	mov	x29, sp
  417968:	str	x0, [sp, #24]
  41796c:	ldr	x0, [sp, #24]
  417970:	ldr	w0, [x0]
  417974:	cmp	w0, #0x0
  417978:	b.eq	4179ec <ferror@plt+0x12dfc>  // b.none
  41797c:	adrp	x0, 462000 <program_name+0xfa8>
  417980:	add	x0, x0, #0x388
  417984:	ldr	w0, [x0]
  417988:	cmp	w0, #0x2
  41798c:	b.ne	417994 <ferror@plt+0x12da4>  // b.any
  417990:	bl	4047b0 <abort@plt>
  417994:	adrp	x0, 462000 <program_name+0xfa8>
  417998:	add	x0, x0, #0x388
  41799c:	ldr	w0, [x0]
  4179a0:	add	w2, w0, #0x1
  4179a4:	adrp	x1, 462000 <program_name+0xfa8>
  4179a8:	add	x1, x1, #0x388
  4179ac:	str	w2, [x1]
  4179b0:	adrp	x1, 462000 <program_name+0xfa8>
  4179b4:	add	x2, x1, #0x338
  4179b8:	sxtw	x1, w0
  4179bc:	mov	x0, x1
  4179c0:	lsl	x0, x0, #2
  4179c4:	add	x0, x0, x1
  4179c8:	lsl	x0, x0, #3
  4179cc:	add	x0, x2, x0
  4179d0:	ldr	x1, [sp, #24]
  4179d4:	ldp	x2, x3, [x1]
  4179d8:	stp	x2, x3, [x0]
  4179dc:	ldp	x2, x3, [x1, #16]
  4179e0:	stp	x2, x3, [x0, #16]
  4179e4:	ldr	x1, [x1, #32]
  4179e8:	str	x1, [x0, #32]
  4179ec:	nop
  4179f0:	ldp	x29, x30, [sp], #32
  4179f4:	ret
  4179f8:	stp	x29, x30, [sp, #-128]!
  4179fc:	mov	x29, sp
  417a00:	str	x0, [sp, #24]
  417a04:	ldr	x0, [sp, #24]
  417a08:	bl	4171d8 <ferror@plt+0x125e8>
  417a0c:	ldr	x0, [sp, #24]
  417a10:	ldr	w0, [x0]
  417a14:	cmp	w0, #0x6
  417a18:	b.ne	417ad0 <ferror@plt+0x12ee0>  // b.any
  417a1c:	ldr	x0, [sp, #24]
  417a20:	ldr	x0, [x0, #16]
  417a24:	str	x0, [sp, #120]
  417a28:	str	xzr, [sp, #112]
  417a2c:	add	x0, sp, #0x20
  417a30:	bl	4171d8 <ferror@plt+0x125e8>
  417a34:	ldr	w0, [sp, #32]
  417a38:	cmp	w0, #0x6
  417a3c:	b.eq	417a7c <ferror@plt+0x12e8c>  // b.none
  417a40:	cmp	w0, #0x8
  417a44:	b.ne	417a88 <ferror@plt+0x12e98>  // b.any
  417a48:	add	x0, sp, #0x48
  417a4c:	bl	4171d8 <ferror@plt+0x125e8>
  417a50:	ldr	w0, [sp, #72]
  417a54:	cmp	w0, #0x6
  417a58:	b.ne	417a70 <ferror@plt+0x12e80>  // b.any
  417a5c:	add	x0, sp, #0x20
  417a60:	bl	4165e4 <ferror@plt+0x119f4>
  417a64:	add	x0, sp, #0x48
  417a68:	str	x0, [sp, #112]
  417a6c:	b	417a8c <ferror@plt+0x12e9c>
  417a70:	add	x0, sp, #0x48
  417a74:	bl	417960 <ferror@plt+0x12d70>
  417a78:	b	417a8c <ferror@plt+0x12e9c>
  417a7c:	add	x0, sp, #0x20
  417a80:	str	x0, [sp, #112]
  417a84:	b	417a8c <ferror@plt+0x12e9c>
  417a88:	nop
  417a8c:	ldr	x0, [sp, #112]
  417a90:	cmp	x0, #0x0
  417a94:	b.eq	417abc <ferror@plt+0x12ecc>  // b.none
  417a98:	ldr	x0, [sp, #112]
  417a9c:	ldr	x0, [x0, #16]
  417aa0:	mov	x1, x0
  417aa4:	ldr	x0, [sp, #120]
  417aa8:	bl	40955c <ferror@plt+0x496c>
  417aac:	str	x0, [sp, #120]
  417ab0:	ldr	x0, [sp, #112]
  417ab4:	bl	4165e4 <ferror@plt+0x119f4>
  417ab8:	b	417a28 <ferror@plt+0x12e38>
  417abc:	add	x0, sp, #0x20
  417ac0:	bl	417960 <ferror@plt+0x12d70>
  417ac4:	ldr	x0, [sp, #24]
  417ac8:	ldr	x1, [sp, #120]
  417acc:	str	x1, [x0, #16]
  417ad0:	nop
  417ad4:	ldp	x29, x30, [sp], #128
  417ad8:	ret
  417adc:	sub	sp, sp, #0xd0
  417ae0:	stp	x29, x30, [sp, #16]
  417ae4:	add	x29, sp, #0x10
  417ae8:	stp	x19, x20, [sp, #32]
  417aec:	str	x0, [sp, #88]
  417af0:	str	w1, [sp, #84]
  417af4:	str	w2, [sp, #80]
  417af8:	stp	x3, x4, [sp, #64]
  417afc:	str	x5, [sp, #56]
  417b00:	mov	w0, #0x1                   	// #1
  417b04:	str	w0, [sp, #204]
  417b08:	str	xzr, [sp, #192]
  417b0c:	adrp	x0, 460000 <default_parse_debrief>
  417b10:	add	x0, x0, #0xd58
  417b14:	ldp	x0, x1, [x0]
  417b18:	stp	x0, x1, [sp, #168]
  417b1c:	add	x0, sp, #0x40
  417b20:	bl	40a264 <ferror@plt+0x5674>
  417b24:	mov	w1, w0
  417b28:	ldr	w0, [sp, #80]
  417b2c:	bl	40a178 <ferror@plt+0x5588>
  417b30:	str	w0, [sp, #160]
  417b34:	str	wzr, [sp, #200]
  417b38:	add	x0, sp, #0x60
  417b3c:	bl	4179f8 <ferror@plt+0x12e08>
  417b40:	ldr	w0, [sp, #96]
  417b44:	cmp	w0, #0x9
  417b48:	b.hi	417ef4 <ferror@plt+0x13304>  // b.pmore
  417b4c:	cmp	w0, #0x8
  417b50:	b.cs	417edc <ferror@plt+0x132ec>  // b.hs, b.nlast
  417b54:	cmp	w0, #0x7
  417b58:	b.eq	417bc8 <ferror@plt+0x12fd8>  // b.none
  417b5c:	cmp	w0, #0x7
  417b60:	b.hi	417ef4 <ferror@plt+0x13304>  // b.pmore
  417b64:	cmp	w0, #0x6
  417b68:	b.eq	417df8 <ferror@plt+0x13208>  // b.none
  417b6c:	cmp	w0, #0x6
  417b70:	b.hi	417ef4 <ferror@plt+0x13304>  // b.pmore
  417b74:	cmp	w0, #0x5
  417b78:	b.eq	417db4 <ferror@plt+0x131c4>  // b.none
  417b7c:	cmp	w0, #0x5
  417b80:	b.hi	417ef4 <ferror@plt+0x13304>  // b.pmore
  417b84:	cmp	w0, #0x4
  417b88:	b.eq	417d44 <ferror@plt+0x13154>  // b.none
  417b8c:	cmp	w0, #0x4
  417b90:	b.hi	417ef4 <ferror@plt+0x13304>  // b.pmore
  417b94:	cmp	w0, #0x3
  417b98:	b.eq	417d08 <ferror@plt+0x13118>  // b.none
  417b9c:	cmp	w0, #0x3
  417ba0:	b.hi	417ef4 <ferror@plt+0x13304>  // b.pmore
  417ba4:	cmp	w0, #0x2
  417ba8:	b.eq	417cc4 <ferror@plt+0x130d4>  // b.none
  417bac:	cmp	w0, #0x2
  417bb0:	b.hi	417ef4 <ferror@plt+0x13304>  // b.pmore
  417bb4:	cmp	w0, #0x0
  417bb8:	b.eq	417ec8 <ferror@plt+0x132d8>  // b.none
  417bbc:	cmp	w0, #0x1
  417bc0:	b.eq	417c50 <ferror@plt+0x13060>  // b.none
  417bc4:	b	417ef4 <ferror@plt+0x13304>
  417bc8:	ldr	x19, [sp, #104]
  417bcc:	ldr	x0, [sp, #104]
  417bd0:	bl	404280 <strlen@plt>
  417bd4:	mov	x1, x0
  417bd8:	add	x0, sp, #0x98
  417bdc:	mov	x3, x0
  417be0:	mov	x2, x1
  417be4:	mov	x1, x19
  417be8:	adrp	x0, 461000 <sentence_end_required_spaces>
  417bec:	add	x0, x0, #0xe20
  417bf0:	bl	404650 <hash_find_entry@plt>
  417bf4:	cmp	w0, #0x0
  417bf8:	b.ne	417c10 <ferror@plt+0x13020>  // b.any
  417bfc:	ldr	x0, [sp, #152]
  417c00:	str	x0, [sp, #192]
  417c04:	mov	w0, #0x1                   	// #1
  417c08:	str	w0, [sp, #200]
  417c0c:	b	417c14 <ferror@plt+0x13024>
  417c10:	str	wzr, [sp, #200]
  417c14:	adrp	x0, 462000 <program_name+0xfa8>
  417c18:	add	x0, x0, #0x390
  417c1c:	ldr	x19, [x0]
  417c20:	ldr	x20, [sp, #104]
  417c24:	ldr	x0, [sp, #104]
  417c28:	bl	404280 <strlen@plt>
  417c2c:	mov	x2, x0
  417c30:	mov	x1, x20
  417c34:	mov	x0, x19
  417c38:	bl	40a32c <ferror@plt+0x573c>
  417c3c:	bl	40a240 <ferror@plt+0x5650>
  417c40:	stp	x0, x1, [sp, #168]
  417c44:	ldr	x0, [sp, #104]
  417c48:	bl	4048f0 <free@plt>
  417c4c:	b	417ef8 <ferror@plt+0x13308>
  417c50:	ldr	w0, [sp, #200]
  417c54:	cmp	w0, #0x0
  417c58:	b.eq	417c64 <ferror@plt+0x13074>  // b.none
  417c5c:	ldr	x0, [sp, #192]
  417c60:	b	417c68 <ferror@plt+0x13078>
  417c64:	mov	x0, #0x0                   	// #0
  417c68:	mov	x1, x0
  417c6c:	ldr	x0, [sp, #88]
  417c70:	bl	40b2a4 <ferror@plt+0x66b4>
  417c74:	mov	x5, x0
  417c78:	ldp	x3, x4, [sp, #168]
  417c7c:	ldr	w2, [sp, #160]
  417c80:	mov	w1, #0x2                   	// #2
  417c84:	ldr	x0, [sp, #88]
  417c88:	bl	417adc <ferror@plt+0x12eec>
  417c8c:	and	w0, w0, #0xff
  417c90:	cmp	w0, #0x0
  417c94:	b.eq	417cac <ferror@plt+0x130bc>  // b.none
  417c98:	ldr	w1, [sp, #204]
  417c9c:	ldr	x0, [sp, #56]
  417ca0:	bl	40bea0 <ferror@plt+0x72b0>
  417ca4:	mov	w0, #0x1                   	// #1
  417ca8:	b	417efc <ferror@plt+0x1330c>
  417cac:	adrp	x0, 460000 <default_parse_debrief>
  417cb0:	add	x0, x0, #0xd38
  417cb4:	ldp	x0, x1, [x0]
  417cb8:	stp	x0, x1, [sp, #168]
  417cbc:	str	wzr, [sp, #200]
  417cc0:	b	417ef8 <ferror@plt+0x13308>
  417cc4:	ldr	w0, [sp, #84]
  417cc8:	cmp	w0, #0x2
  417ccc:	b.eq	417cdc <ferror@plt+0x130ec>  // b.none
  417cd0:	ldr	w0, [sp, #84]
  417cd4:	cmp	w0, #0x0
  417cd8:	b.ne	417cf0 <ferror@plt+0x13100>  // b.any
  417cdc:	ldr	w1, [sp, #204]
  417ce0:	ldr	x0, [sp, #56]
  417ce4:	bl	40bea0 <ferror@plt+0x72b0>
  417ce8:	mov	w0, #0x0                   	// #0
  417cec:	b	417efc <ferror@plt+0x1330c>
  417cf0:	adrp	x0, 460000 <default_parse_debrief>
  417cf4:	add	x0, x0, #0xd38
  417cf8:	ldp	x0, x1, [x0]
  417cfc:	stp	x0, x1, [sp, #168]
  417d00:	str	wzr, [sp, #200]
  417d04:	b	417ef8 <ferror@plt+0x13308>
  417d08:	ldr	w0, [sp, #204]
  417d0c:	add	w0, w0, #0x1
  417d10:	str	w0, [sp, #204]
  417d14:	add	x0, sp, #0x40
  417d18:	bl	40a264 <ferror@plt+0x5674>
  417d1c:	mov	w1, w0
  417d20:	ldr	w0, [sp, #80]
  417d24:	bl	40a178 <ferror@plt+0x5588>
  417d28:	str	w0, [sp, #160]
  417d2c:	adrp	x0, 460000 <default_parse_debrief>
  417d30:	add	x0, x0, #0xd58
  417d34:	ldp	x0, x1, [x0]
  417d38:	stp	x0, x1, [sp, #168]
  417d3c:	str	wzr, [sp, #200]
  417d40:	b	417ef8 <ferror@plt+0x13308>
  417d44:	mov	x1, #0x0                   	// #0
  417d48:	ldr	x0, [sp, #88]
  417d4c:	bl	40b2a4 <ferror@plt+0x66b4>
  417d50:	mov	x2, x0
  417d54:	adrp	x0, 460000 <default_parse_debrief>
  417d58:	add	x1, x0, #0xd38
  417d5c:	adrp	x0, 461000 <sentence_end_required_spaces>
  417d60:	add	x0, x0, #0xb10
  417d64:	mov	x5, x2
  417d68:	ldp	x3, x4, [x1]
  417d6c:	ldr	w2, [x0]
  417d70:	mov	w1, #0x5                   	// #5
  417d74:	ldr	x0, [sp, #88]
  417d78:	bl	417adc <ferror@plt+0x12eec>
  417d7c:	and	w0, w0, #0xff
  417d80:	cmp	w0, #0x0
  417d84:	b.eq	417d9c <ferror@plt+0x131ac>  // b.none
  417d88:	ldr	w1, [sp, #204]
  417d8c:	ldr	x0, [sp, #56]
  417d90:	bl	40bea0 <ferror@plt+0x72b0>
  417d94:	mov	w0, #0x1                   	// #1
  417d98:	b	417efc <ferror@plt+0x1330c>
  417d9c:	adrp	x0, 460000 <default_parse_debrief>
  417da0:	add	x0, x0, #0xd38
  417da4:	ldp	x0, x1, [x0]
  417da8:	stp	x0, x1, [sp, #168]
  417dac:	str	wzr, [sp, #200]
  417db0:	b	417ef8 <ferror@plt+0x13308>
  417db4:	ldr	w0, [sp, #84]
  417db8:	cmp	w0, #0x5
  417dbc:	b.eq	417dcc <ferror@plt+0x131dc>  // b.none
  417dc0:	ldr	w0, [sp, #84]
  417dc4:	cmp	w0, #0x0
  417dc8:	b.ne	417de0 <ferror@plt+0x131f0>  // b.any
  417dcc:	ldr	w1, [sp, #204]
  417dd0:	ldr	x0, [sp, #56]
  417dd4:	bl	40bea0 <ferror@plt+0x72b0>
  417dd8:	mov	w0, #0x0                   	// #0
  417ddc:	b	417efc <ferror@plt+0x1330c>
  417de0:	adrp	x0, 460000 <default_parse_debrief>
  417de4:	add	x0, x0, #0xd38
  417de8:	ldp	x0, x1, [x0]
  417dec:	stp	x0, x1, [sp, #168]
  417df0:	str	wzr, [sp, #200]
  417df4:	b	417ef8 <ferror@plt+0x13308>
  417df8:	adrp	x0, 463000 <program_name+0x1fa8>
  417dfc:	add	x0, x0, #0x588
  417e00:	ldr	x0, [x0]
  417e04:	str	x0, [sp, #136]
  417e08:	ldr	w0, [sp, #128]
  417e0c:	sxtw	x0, w0
  417e10:	str	x0, [sp, #144]
  417e14:	adrp	x0, 461000 <sentence_end_required_spaces>
  417e18:	add	x0, x0, #0xe18
  417e1c:	ldrb	w0, [x0]
  417e20:	cmp	w0, #0x0
  417e24:	b.eq	417e74 <ferror@plt+0x13284>  // b.none
  417e28:	ldr	x0, [sp, #112]
  417e2c:	bl	408c84 <ferror@plt+0x4094>
  417e30:	str	x0, [sp, #184]
  417e34:	ldr	x0, [sp, #112]
  417e38:	bl	40908c <ferror@plt+0x449c>
  417e3c:	ldr	x2, [sp, #120]
  417e40:	add	x1, sp, #0x88
  417e44:	mov	w0, #0x1                   	// #1
  417e48:	strb	w0, [sp]
  417e4c:	mov	x7, x2
  417e50:	mov	x6, #0x0                   	// #0
  417e54:	mov	x5, x1
  417e58:	ldr	w4, [sp, #160]
  417e5c:	mov	w3, #0x1                   	// #1
  417e60:	ldr	x2, [sp, #184]
  417e64:	mov	x1, #0x0                   	// #0
  417e68:	ldr	x0, [sp, #88]
  417e6c:	bl	40ce94 <ferror@plt+0x82a4>
  417e70:	b	417ea8 <ferror@plt+0x132b8>
  417e74:	ldr	x0, [sp, #112]
  417e78:	ldr	x1, [sp, #136]
  417e7c:	ldr	x2, [sp, #144]
  417e80:	ldr	x3, [sp, #120]
  417e84:	mov	w7, #0x1                   	// #1
  417e88:	mov	x6, x3
  417e8c:	mov	x5, x2
  417e90:	mov	x4, x1
  417e94:	ldr	w3, [sp, #160]
  417e98:	mov	x2, x0
  417e9c:	ldr	w1, [sp, #204]
  417ea0:	ldr	x0, [sp, #56]
  417ea4:	bl	40bb14 <ferror@plt+0x6f24>
  417ea8:	ldr	x0, [sp, #120]
  417eac:	bl	415300 <ferror@plt+0x10710>
  417eb0:	adrp	x0, 460000 <default_parse_debrief>
  417eb4:	add	x0, x0, #0xd38
  417eb8:	ldp	x0, x1, [x0]
  417ebc:	stp	x0, x1, [sp, #168]
  417ec0:	str	wzr, [sp, #200]
  417ec4:	b	417ef8 <ferror@plt+0x13308>
  417ec8:	ldr	w1, [sp, #204]
  417ecc:	ldr	x0, [sp, #56]
  417ed0:	bl	40bea0 <ferror@plt+0x72b0>
  417ed4:	mov	w0, #0x1                   	// #1
  417ed8:	b	417efc <ferror@plt+0x1330c>
  417edc:	adrp	x0, 460000 <default_parse_debrief>
  417ee0:	add	x0, x0, #0xd38
  417ee4:	ldp	x0, x1, [x0]
  417ee8:	stp	x0, x1, [sp, #168]
  417eec:	str	wzr, [sp, #200]
  417ef0:	b	417ef8 <ferror@plt+0x13308>
  417ef4:	bl	4047b0 <abort@plt>
  417ef8:	b	417b38 <ferror@plt+0x12f48>
  417efc:	ldp	x19, x20, [sp, #32]
  417f00:	ldp	x29, x30, [sp, #16]
  417f04:	add	sp, sp, #0xd0
  417f08:	ret
  417f0c:	stp	x29, x30, [sp, #-80]!
  417f10:	mov	x29, sp
  417f14:	str	x0, [sp, #56]
  417f18:	str	x1, [sp, #48]
  417f1c:	str	x2, [sp, #40]
  417f20:	str	x3, [sp, #32]
  417f24:	str	x4, [sp, #24]
  417f28:	ldr	x0, [sp, #24]
  417f2c:	ldr	x0, [x0]
  417f30:	ldr	x0, [x0]
  417f34:	ldr	x0, [x0, #8]
  417f38:	str	x0, [sp, #72]
  417f3c:	adrp	x0, 461000 <sentence_end_required_spaces>
  417f40:	add	x0, x0, #0xe98
  417f44:	ldr	x1, [sp, #56]
  417f48:	str	x1, [x0]
  417f4c:	adrp	x0, 463000 <program_name+0x1fa8>
  417f50:	add	x0, x0, #0x590
  417f54:	ldr	x1, [sp, #48]
  417f58:	str	x1, [x0]
  417f5c:	ldr	x0, [sp, #40]
  417f60:	bl	404630 <xstrdup@plt>
  417f64:	mov	x1, x0
  417f68:	adrp	x0, 463000 <program_name+0x1fa8>
  417f6c:	add	x0, x0, #0x588
  417f70:	str	x1, [x0]
  417f74:	adrp	x0, 463000 <program_name+0x1fa8>
  417f78:	add	x0, x0, #0x598
  417f7c:	mov	w1, #0x1                   	// #1
  417f80:	str	w1, [x0]
  417f84:	adrp	x0, 461000 <sentence_end_required_spaces>
  417f88:	add	x0, x0, #0xeb4
  417f8c:	str	wzr, [x0]
  417f90:	adrp	x0, 462000 <program_name+0xfa8>
  417f94:	add	x0, x0, #0x318
  417f98:	mov	w1, #0xffffffff            	// #-1
  417f9c:	str	w1, [x0]
  417fa0:	adrp	x0, 462000 <program_name+0xfa8>
  417fa4:	add	x0, x0, #0x31c
  417fa8:	mov	w1, #0xffffffff            	// #-1
  417fac:	str	w1, [x0]
  417fb0:	adrp	x0, 463000 <program_name+0x1fa8>
  417fb4:	add	x0, x0, #0x5b8
  417fb8:	ldr	x1, [x0]
  417fbc:	adrp	x0, 462000 <program_name+0xfa8>
  417fc0:	add	x0, x0, #0x320
  417fc4:	str	x1, [x0]
  417fc8:	adrp	x0, 463000 <program_name+0x1fa8>
  417fcc:	add	x0, x0, #0x5a8
  417fd0:	ldr	x1, [x0]
  417fd4:	adrp	x0, 462000 <program_name+0xfa8>
  417fd8:	add	x0, x0, #0x328
  417fdc:	str	x1, [x0]
  417fe0:	adrp	x0, 462000 <program_name+0xfa8>
  417fe4:	add	x0, x0, #0x320
  417fe8:	ldr	x1, [x0]
  417fec:	adrp	x0, 463000 <program_name+0x1fa8>
  417ff0:	add	x0, x0, #0x5b0
  417ff4:	str	x1, [x0]
  417ff8:	adrp	x0, 462000 <program_name+0xfa8>
  417ffc:	add	x0, x0, #0x328
  418000:	ldr	x1, [x0]
  418004:	adrp	x0, 463000 <program_name+0x1fa8>
  418008:	add	x0, x0, #0x5a0
  41800c:	str	x1, [x0]
  418010:	adrp	x0, 462000 <program_name+0xfa8>
  418014:	add	x0, x0, #0x330
  418018:	strb	wzr, [x0]
  41801c:	adrp	x0, 462000 <program_name+0xfa8>
  418020:	add	x0, x0, #0x334
  418024:	str	wzr, [x0]
  418028:	adrp	x0, 462000 <program_name+0xfa8>
  41802c:	add	x0, x0, #0x390
  418030:	ldr	x1, [sp, #32]
  418034:	str	x1, [x0]
  418038:	bl	415440 <ferror@plt+0x10850>
  41803c:	nop
  418040:	mov	x1, #0x0                   	// #0
  418044:	ldr	x0, [sp, #72]
  418048:	bl	40b2a4 <ferror@plt+0x66b4>
  41804c:	mov	x2, x0
  418050:	adrp	x0, 460000 <default_parse_debrief>
  418054:	add	x1, x0, #0xd38
  418058:	adrp	x0, 461000 <sentence_end_required_spaces>
  41805c:	add	x0, x0, #0xb10
  418060:	mov	x5, x2
  418064:	ldp	x3, x4, [x1]
  418068:	ldr	w2, [x0]
  41806c:	mov	w1, #0x0                   	// #0
  418070:	ldr	x0, [sp, #72]
  418074:	bl	417adc <ferror@plt+0x12eec>
  418078:	and	w0, w0, #0xff
  41807c:	eor	w0, w0, #0x1
  418080:	and	w0, w0, #0xff
  418084:	cmp	w0, #0x0
  418088:	b.ne	418040 <ferror@plt+0x13450>  // b.any
  41808c:	adrp	x0, 461000 <sentence_end_required_spaces>
  418090:	add	x0, x0, #0xe98
  418094:	str	xzr, [x0]
  418098:	adrp	x0, 463000 <program_name+0x1fa8>
  41809c:	add	x0, x0, #0x590
  4180a0:	str	xzr, [x0]
  4180a4:	adrp	x0, 463000 <program_name+0x1fa8>
  4180a8:	add	x0, x0, #0x588
  4180ac:	str	xzr, [x0]
  4180b0:	adrp	x0, 463000 <program_name+0x1fa8>
  4180b4:	add	x0, x0, #0x598
  4180b8:	str	wzr, [x0]
  4180bc:	nop
  4180c0:	ldp	x29, x30, [sp], #80
  4180c4:	ret
  4180c8:	adrp	x0, 462000 <program_name+0xfa8>
  4180cc:	add	x0, x0, #0x3ac
  4180d0:	mov	w1, #0x1                   	// #1
  4180d4:	strb	w1, [x0]
  4180d8:	nop
  4180dc:	ret
  4180e0:	stp	x29, x30, [sp, #-128]!
  4180e4:	mov	x29, sp
  4180e8:	str	x0, [sp, #24]
  4180ec:	ldr	x0, [sp, #24]
  4180f0:	cmp	x0, #0x0
  4180f4:	b.ne	418108 <ferror@plt+0x13518>  // b.any
  4180f8:	adrp	x0, 460000 <default_parse_debrief>
  4180fc:	add	x0, x0, #0xde9
  418100:	strb	wzr, [x0]
  418104:	b	4182a4 <ferror@plt+0x136b4>
  418108:	adrp	x0, 462000 <program_name+0xfa8>
  41810c:	add	x0, x0, #0x3b0
  418110:	ldr	x0, [x0, #24]
  418114:	cmp	x0, #0x0
  418118:	b.ne	41812c <ferror@plt+0x1353c>  // b.any
  41811c:	mov	x1, #0x64                  	// #100
  418120:	adrp	x0, 462000 <program_name+0xfa8>
  418124:	add	x0, x0, #0x3b0
  418128:	bl	404370 <hash_init@plt>
  41812c:	add	x1, sp, #0x28
  418130:	add	x0, sp, #0x58
  418134:	mov	x2, x1
  418138:	mov	x1, x0
  41813c:	ldr	x0, [sp, #24]
  418140:	bl	40a8b8 <ferror@plt+0x5cc8>
  418144:	mov	w1, #0x3a                  	// #58
  418148:	ldr	x0, [sp, #24]
  41814c:	bl	404960 <strchr@plt>
  418150:	str	x0, [sp, #112]
  418154:	ldr	x0, [sp, #112]
  418158:	cmp	x0, #0x0
  41815c:	b.eq	4181d4 <ferror@plt+0x135e4>  // b.none
  418160:	ldr	x0, [sp, #88]
  418164:	ldr	x1, [sp, #112]
  418168:	cmp	x1, x0
  41816c:	b.cs	4181d4 <ferror@plt+0x135e4>  // b.hs, b.nlast
  418170:	ldr	x0, [sp, #112]
  418174:	add	x0, x0, #0x1
  418178:	str	x0, [sp, #24]
  41817c:	ldr	x0, [sp, #88]
  418180:	ldr	x1, [sp, #24]
  418184:	cmp	x1, x0
  418188:	b.cs	4181a8 <ferror@plt+0x135b8>  // b.hs, b.nlast
  41818c:	ldr	x0, [sp, #24]
  418190:	ldrb	w0, [x0]
  418194:	cmp	w0, #0x3a
  418198:	b.ne	4181a8 <ferror@plt+0x135b8>  // b.any
  41819c:	ldr	x0, [sp, #24]
  4181a0:	add	x0, x0, #0x1
  4181a4:	str	x0, [sp, #24]
  4181a8:	mov	w1, #0x3a                  	// #58
  4181ac:	ldr	x0, [sp, #24]
  4181b0:	bl	404960 <strchr@plt>
  4181b4:	str	x0, [sp, #112]
  4181b8:	ldr	x0, [sp, #112]
  4181bc:	cmp	x0, #0x0
  4181c0:	b.eq	4181d4 <ferror@plt+0x135e4>  // b.none
  4181c4:	ldr	x0, [sp, #88]
  4181c8:	ldr	x1, [sp, #112]
  4181cc:	cmp	x1, x0
  4181d0:	b.cc	4182a0 <ferror@plt+0x136b0>  // b.lo, b.ul, b.last
  4181d4:	ldr	x1, [sp, #88]
  4181d8:	ldr	x0, [sp, #24]
  4181dc:	sub	x0, x1, x0
  4181e0:	str	x0, [sp, #104]
  4181e4:	ldr	x0, [sp, #104]
  4181e8:	bl	404620 <xmalloc@plt>
  4181ec:	str	x0, [sp, #96]
  4181f0:	str	xzr, [sp, #120]
  4181f4:	b	418270 <ferror@plt+0x13680>
  4181f8:	ldr	x1, [sp, #24]
  4181fc:	ldr	x0, [sp, #120]
  418200:	add	x0, x1, x0
  418204:	ldrb	w0, [x0]
  418208:	cmp	w0, #0x60
  41820c:	b.ls	418244 <ferror@plt+0x13654>  // b.plast
  418210:	ldr	x1, [sp, #24]
  418214:	ldr	x0, [sp, #120]
  418218:	add	x0, x1, x0
  41821c:	ldrb	w0, [x0]
  418220:	cmp	w0, #0x7a
  418224:	b.hi	418244 <ferror@plt+0x13654>  // b.pmore
  418228:	ldr	x1, [sp, #24]
  41822c:	ldr	x0, [sp, #120]
  418230:	add	x0, x1, x0
  418234:	ldrb	w0, [x0]
  418238:	sub	w0, w0, #0x20
  41823c:	and	w0, w0, #0xff
  418240:	b	418254 <ferror@plt+0x13664>
  418244:	ldr	x1, [sp, #24]
  418248:	ldr	x0, [sp, #120]
  41824c:	add	x0, x1, x0
  418250:	ldrb	w0, [x0]
  418254:	ldr	x2, [sp, #96]
  418258:	ldr	x1, [sp, #120]
  41825c:	add	x1, x2, x1
  418260:	strb	w0, [x1]
  418264:	ldr	x0, [sp, #120]
  418268:	add	x0, x0, #0x1
  41826c:	str	x0, [sp, #120]
  418270:	ldr	x1, [sp, #120]
  418274:	ldr	x0, [sp, #104]
  418278:	cmp	x1, x0
  41827c:	b.cc	4181f8 <ferror@plt+0x13608>  // b.lo, b.ul, b.last
  418280:	add	x0, sp, #0x28
  418284:	mov	x3, x0
  418288:	ldr	x2, [sp, #104]
  41828c:	ldr	x1, [sp, #96]
  418290:	adrp	x0, 462000 <program_name+0xfa8>
  418294:	add	x0, x0, #0x3b0
  418298:	bl	40ae20 <ferror@plt+0x6230>
  41829c:	b	4182a4 <ferror@plt+0x136b4>
  4182a0:	nop
  4182a4:	ldp	x29, x30, [sp], #128
  4182a8:	ret
  4182ac:	stp	x29, x30, [sp, #-16]!
  4182b0:	mov	x29, sp
  4182b4:	adrp	x0, 460000 <default_parse_debrief>
  4182b8:	add	x0, x0, #0xde9
  4182bc:	ldrb	w0, [x0]
  4182c0:	cmp	w0, #0x0
  4182c4:	b.eq	4182f8 <ferror@plt+0x13708>  // b.none
  4182c8:	adrp	x0, 444000 <ferror@plt+0x3f410>
  4182cc:	add	x0, x0, #0x158
  4182d0:	bl	4180e0 <ferror@plt+0x134f0>
  4182d4:	adrp	x0, 444000 <ferror@plt+0x3f410>
  4182d8:	add	x0, x0, #0x160
  4182dc:	bl	4180e0 <ferror@plt+0x134f0>
  4182e0:	adrp	x0, 444000 <ferror@plt+0x3f410>
  4182e4:	add	x0, x0, #0x170
  4182e8:	bl	4180e0 <ferror@plt+0x134f0>
  4182ec:	adrp	x0, 460000 <default_parse_debrief>
  4182f0:	add	x0, x0, #0xde9
  4182f4:	strb	wzr, [x0]
  4182f8:	nop
  4182fc:	ldp	x29, x30, [sp], #16
  418300:	ret
  418304:	stp	x29, x30, [sp, #-16]!
  418308:	mov	x29, sp
  41830c:	adrp	x0, 444000 <ferror@plt+0x3f410>
  418310:	add	x0, x0, #0x180
  418314:	bl	406ea4 <ferror@plt+0x22b4>
  418318:	adrp	x0, 444000 <ferror@plt+0x3f410>
  41831c:	add	x0, x0, #0x1a0
  418320:	bl	406ea4 <ferror@plt+0x22b4>
  418324:	adrp	x0, 444000 <ferror@plt+0x3f410>
  418328:	add	x0, x0, #0x1c0
  41832c:	bl	406ea4 <ferror@plt+0x22b4>
  418330:	adrp	x0, 444000 <ferror@plt+0x3f410>
  418334:	add	x0, x0, #0x1e0
  418338:	bl	406ea4 <ferror@plt+0x22b4>
  41833c:	adrp	x0, 444000 <ferror@plt+0x3f410>
  418340:	add	x0, x0, #0x200
  418344:	bl	406ea4 <ferror@plt+0x22b4>
  418348:	nop
  41834c:	ldp	x29, x30, [sp], #16
  418350:	ret
  418354:	stp	x29, x30, [sp, #-48]!
  418358:	mov	x29, sp
  41835c:	str	x19, [sp, #16]
  418360:	adrp	x0, 462000 <program_name+0xfa8>
  418364:	add	x0, x0, #0x428
  418368:	ldr	x0, [x0]
  41836c:	bl	4046e0 <getc@plt>
  418370:	str	w0, [sp, #44]
  418374:	ldr	w0, [sp, #44]
  418378:	cmn	w0, #0x1
  41837c:	b.ne	4183d4 <ferror@plt+0x137e4>  // b.any
  418380:	adrp	x0, 462000 <program_name+0xfa8>
  418384:	add	x0, x0, #0x428
  418388:	ldr	x0, [x0]
  41838c:	bl	404bf0 <ferror@plt>
  418390:	cmp	w0, #0x0
  418394:	b.eq	4183fc <ferror@plt+0x1380c>  // b.none
  418398:	bl	404b10 <__errno_location@plt>
  41839c:	ldr	w19, [x0]
  4183a0:	adrp	x0, 444000 <ferror@plt+0x3f410>
  4183a4:	add	x0, x0, #0x218
  4183a8:	bl	404b80 <gettext@plt>
  4183ac:	mov	x1, x0
  4183b0:	adrp	x0, 463000 <program_name+0x1fa8>
  4183b4:	add	x0, x0, #0x590
  4183b8:	ldr	x0, [x0]
  4183bc:	mov	x3, x0
  4183c0:	mov	x2, x1
  4183c4:	mov	w1, w19
  4183c8:	mov	w0, #0x1                   	// #1
  4183cc:	bl	4042f0 <error@plt>
  4183d0:	b	4183fc <ferror@plt+0x1380c>
  4183d4:	ldr	w0, [sp, #44]
  4183d8:	cmp	w0, #0xa
  4183dc:	b.ne	4183fc <ferror@plt+0x1380c>  // b.any
  4183e0:	adrp	x0, 463000 <program_name+0x1fa8>
  4183e4:	add	x0, x0, #0x598
  4183e8:	ldr	w0, [x0]
  4183ec:	add	w1, w0, #0x1
  4183f0:	adrp	x0, 463000 <program_name+0x1fa8>
  4183f4:	add	x0, x0, #0x598
  4183f8:	str	w1, [x0]
  4183fc:	ldr	w0, [sp, #44]
  418400:	ldr	x19, [sp, #16]
  418404:	ldp	x29, x30, [sp], #48
  418408:	ret
  41840c:	stp	x29, x30, [sp, #-32]!
  418410:	mov	x29, sp
  418414:	str	w0, [sp, #28]
  418418:	ldr	w0, [sp, #28]
  41841c:	cmp	w0, #0xa
  418420:	b.ne	418440 <ferror@plt+0x13850>  // b.any
  418424:	adrp	x0, 463000 <program_name+0x1fa8>
  418428:	add	x0, x0, #0x598
  41842c:	ldr	w0, [x0]
  418430:	sub	w1, w0, #0x1
  418434:	adrp	x0, 463000 <program_name+0x1fa8>
  418438:	add	x0, x0, #0x598
  41843c:	str	w1, [x0]
  418440:	adrp	x0, 462000 <program_name+0xfa8>
  418444:	add	x0, x0, #0x428
  418448:	ldr	x0, [x0]
  41844c:	mov	x1, x0
  418450:	ldr	w0, [sp, #28]
  418454:	bl	404900 <ungetc@plt>
  418458:	nop
  41845c:	ldp	x29, x30, [sp], #32
  418460:	ret
  418464:	sub	sp, sp, #0x10
  418468:	strb	w0, [sp, #15]
  41846c:	ldrb	w0, [sp, #15]
  418470:	cmp	w0, #0x7c
  418474:	b.eq	418518 <ferror@plt+0x13928>  // b.none
  418478:	cmp	w0, #0x7c
  41847c:	b.gt	418538 <ferror@plt+0x13948>
  418480:	cmp	w0, #0x60
  418484:	b.eq	418528 <ferror@plt+0x13938>  // b.none
  418488:	cmp	w0, #0x60
  41848c:	b.gt	418538 <ferror@plt+0x13948>
  418490:	cmp	w0, #0x3b
  418494:	b.gt	418508 <ferror@plt+0x13918>
  418498:	cmp	w0, #0x9
  41849c:	b.lt	418538 <ferror@plt+0x13948>  // b.tstop
  4184a0:	mov	w1, w0
  4184a4:	mov	x0, #0x1                   	// #1
  4184a8:	lsl	x0, x0, x1
  4184ac:	mov	x1, #0x138400000000        	// #21457656610816
  4184b0:	movk	x1, #0x800, lsl #48
  4184b4:	and	x1, x0, x1
  4184b8:	cmp	x1, #0x0
  4184bc:	cset	w1, ne  // ne = any
  4184c0:	and	w1, w1, #0xff
  4184c4:	cmp	w1, #0x0
  4184c8:	b.ne	418528 <ferror@plt+0x13938>  // b.any
  4184cc:	mov	x1, #0x3600                	// #13824
  4184d0:	movk	x1, #0x1, lsl #32
  4184d4:	and	x1, x0, x1
  4184d8:	cmp	x1, #0x0
  4184dc:	cset	w1, ne  // ne = any
  4184e0:	and	w1, w1, #0xff
  4184e4:	cmp	w1, #0x0
  4184e8:	b.ne	418520 <ferror@plt+0x13930>  // b.any
  4184ec:	and	x0, x0, #0x800000000
  4184f0:	cmp	x0, #0x0
  4184f4:	cset	w0, ne  // ne = any
  4184f8:	and	w0, w0, #0xff
  4184fc:	cmp	w0, #0x0
  418500:	b.ne	418530 <ferror@plt+0x13940>  // b.any
  418504:	b	418538 <ferror@plt+0x13948>
  418508:	cmp	w0, #0x5c
  41850c:	b.ne	418538 <ferror@plt+0x13948>  // b.any
  418510:	mov	w0, #0x1                   	// #1
  418514:	b	41855c <ferror@plt+0x1396c>
  418518:	mov	w0, #0x2                   	// #2
  41851c:	b	41855c <ferror@plt+0x1396c>
  418520:	mov	w0, #0x4                   	// #4
  418524:	b	41855c <ferror@plt+0x1396c>
  418528:	mov	w0, #0x6                   	// #6
  41852c:	b	41855c <ferror@plt+0x1396c>
  418530:	mov	w0, #0x7                   	// #7
  418534:	b	41855c <ferror@plt+0x1396c>
  418538:	ldrb	w0, [sp, #15]
  41853c:	cmp	w0, #0x1f
  418540:	b.hi	418558 <ferror@plt+0x13968>  // b.pmore
  418544:	ldrb	w0, [sp, #15]
  418548:	cmp	w0, #0x8
  41854c:	b.eq	418558 <ferror@plt+0x13968>  // b.none
  418550:	mov	w0, #0x0                   	// #0
  418554:	b	41855c <ferror@plt+0x1396c>
  418558:	mov	w0, #0x3                   	// #3
  41855c:	add	sp, sp, #0x10
  418560:	ret
  418564:	stp	x29, x30, [sp, #-48]!
  418568:	mov	x29, sp
  41856c:	str	x0, [sp, #24]
  418570:	bl	418354 <ferror@plt+0x13764>
  418574:	str	w0, [sp, #44]
  418578:	ldr	x0, [sp, #24]
  41857c:	ldr	w1, [sp, #44]
  418580:	str	w1, [x0]
  418584:	ldr	w0, [sp, #44]
  418588:	cmn	w0, #0x1
  41858c:	b.eq	4185a0 <ferror@plt+0x139b0>  // b.none
  418590:	ldr	w0, [sp, #44]
  418594:	and	w0, w0, #0xff
  418598:	bl	418464 <ferror@plt+0x13874>
  41859c:	b	4185a4 <ferror@plt+0x139b4>
  4185a0:	mov	w0, #0x5                   	// #5
  4185a4:	ldr	x1, [sp, #24]
  4185a8:	str	w0, [x1, #4]
  4185ac:	nop
  4185b0:	ldp	x29, x30, [sp], #48
  4185b4:	ret
  4185b8:	sub	sp, sp, #0x10
  4185bc:	strb	w0, [sp, #15]
  4185c0:	ldrb	w0, [sp, #15]
  4185c4:	sub	w0, w0, #0x2b
  4185c8:	cmp	w0, #0x4f
  4185cc:	b.hi	418628 <ferror@plt+0x13a38>  // b.pmore
  4185d0:	adrp	x1, 444000 <ferror@plt+0x3f410>
  4185d4:	add	x1, x1, #0x234
  4185d8:	ldr	w0, [x1, w0, uxtw #2]
  4185dc:	adr	x1, 4185e8 <ferror@plt+0x139f8>
  4185e0:	add	x0, x1, w0, sxtw #2
  4185e4:	br	x0
  4185e8:	mov	w0, #0x1                   	// #1
  4185ec:	b	41862c <ferror@plt+0x13a3c>
  4185f0:	mov	w0, #0x4                   	// #4
  4185f4:	b	41862c <ferror@plt+0x13a3c>
  4185f8:	mov	w0, #0x5                   	// #5
  4185fc:	b	41862c <ferror@plt+0x13a3c>
  418600:	mov	w0, #0x6                   	// #6
  418604:	b	41862c <ferror@plt+0x13a3c>
  418608:	mov	w0, #0x7                   	// #7
  41860c:	b	41862c <ferror@plt+0x13a3c>
  418610:	mov	w0, #0x8                   	// #8
  418614:	b	41862c <ferror@plt+0x13a3c>
  418618:	mov	w0, #0xb                   	// #11
  41861c:	b	41862c <ferror@plt+0x13a3c>
  418620:	mov	w0, #0xc                   	// #12
  418624:	b	41862c <ferror@plt+0x13a3c>
  418628:	mov	w0, #0x2                   	// #2
  41862c:	add	sp, sp, #0x10
  418630:	ret
  418634:	stp	x29, x30, [sp, #-32]!
  418638:	mov	x29, sp
  41863c:	str	x0, [sp, #24]
  418640:	ldr	x0, [sp, #24]
  418644:	mov	w1, #0xa                   	// #10
  418648:	str	w1, [x0]
  41864c:	ldr	x0, [sp, #24]
  418650:	ldr	w0, [x0]
  418654:	sxtw	x0, w0
  418658:	mov	x1, #0x2                   	// #2
  41865c:	bl	404bd0 <xnmalloc@plt>
  418660:	mov	x1, x0
  418664:	ldr	x0, [sp, #24]
  418668:	str	x1, [x0, #8]
  41866c:	ldr	x0, [sp, #24]
  418670:	str	wzr, [x0, #4]
  418674:	nop
  418678:	ldp	x29, x30, [sp], #32
  41867c:	ret
  418680:	stp	x29, x30, [sp, #-32]!
  418684:	mov	x29, sp
  418688:	str	x0, [sp, #24]
  41868c:	ldr	x0, [sp, #24]
  418690:	ldr	x0, [x0, #8]
  418694:	bl	4048f0 <free@plt>
  418698:	nop
  41869c:	ldp	x29, x30, [sp], #32
  4186a0:	ret
  4186a4:	stp	x29, x30, [sp, #-32]!
  4186a8:	mov	x29, sp
  4186ac:	str	x0, [sp, #24]
  4186b0:	ldr	x0, [sp, #24]
  4186b4:	ldr	w1, [x0, #4]
  4186b8:	ldr	x0, [sp, #24]
  4186bc:	ldr	w0, [x0]
  4186c0:	cmp	w1, w0
  4186c4:	b.ne	41870c <ferror@plt+0x13b1c>  // b.any
  4186c8:	ldr	x0, [sp, #24]
  4186cc:	ldr	w0, [x0]
  4186d0:	lsl	w1, w0, #1
  4186d4:	ldr	x0, [sp, #24]
  4186d8:	str	w1, [x0]
  4186dc:	ldr	x0, [sp, #24]
  4186e0:	ldr	x2, [x0, #8]
  4186e4:	ldr	x0, [sp, #24]
  4186e8:	ldr	w0, [x0]
  4186ec:	sxtw	x0, w0
  4186f0:	lsl	x0, x0, #1
  4186f4:	mov	x1, x0
  4186f8:	mov	x0, x2
  4186fc:	bl	404560 <xrealloc@plt>
  418700:	mov	x1, x0
  418704:	ldr	x0, [sp, #24]
  418708:	str	x1, [x0, #8]
  41870c:	nop
  418710:	ldp	x29, x30, [sp], #32
  418714:	ret
  418718:	stp	x29, x30, [sp, #-48]!
  41871c:	mov	x29, sp
  418720:	str	x0, [sp, #24]
  418724:	str	x1, [sp, #16]
  418728:	ldr	x0, [sp, #24]
  41872c:	bl	418634 <ferror@plt+0x13a44>
  418730:	ldr	x0, [sp, #24]
  418734:	strb	wzr, [x0, #16]
  418738:	strb	wzr, [sp, #47]
  41873c:	ldr	x0, [sp, #16]
  418740:	cmp	x0, #0x0
  418744:	b.eq	418758 <ferror@plt+0x13b68>  // b.none
  418748:	ldr	x0, [sp, #16]
  41874c:	ldr	x0, [x0]
  418750:	str	x0, [sp, #32]
  418754:	b	418760 <ferror@plt+0x13b70>
  418758:	add	x0, sp, #0x20
  41875c:	bl	418564 <ferror@plt+0x13974>
  418760:	ldr	w0, [sp, #36]
  418764:	cmp	w0, #0x7
  418768:	b.eq	4188a8 <ferror@plt+0x13cb8>  // b.none
  41876c:	cmp	w0, #0x7
  418770:	b.hi	418a38 <ferror@plt+0x13e48>  // b.pmore
  418774:	cmp	w0, #0x6
  418778:	b.eq	418994 <ferror@plt+0x13da4>  // b.none
  41877c:	cmp	w0, #0x6
  418780:	b.hi	418a38 <ferror@plt+0x13e48>  // b.pmore
  418784:	cmp	w0, #0x5
  418788:	b.eq	418a44 <ferror@plt+0x13e54>  // b.none
  41878c:	cmp	w0, #0x5
  418790:	b.hi	418a38 <ferror@plt+0x13e48>  // b.pmore
  418794:	cmp	w0, #0x4
  418798:	b.eq	418994 <ferror@plt+0x13da4>  // b.none
  41879c:	cmp	w0, #0x4
  4187a0:	b.hi	418a38 <ferror@plt+0x13e48>  // b.pmore
  4187a4:	cmp	w0, #0x3
  4187a8:	b.eq	4188a8 <ferror@plt+0x13cb8>  // b.none
  4187ac:	cmp	w0, #0x3
  4187b0:	b.hi	418a38 <ferror@plt+0x13e48>  // b.pmore
  4187b4:	cmp	w0, #0x2
  4187b8:	b.eq	418870 <ferror@plt+0x13c80>  // b.none
  4187bc:	cmp	w0, #0x2
  4187c0:	b.hi	418a38 <ferror@plt+0x13e48>  // b.pmore
  4187c4:	cmp	w0, #0x0
  4187c8:	b.eq	4187d8 <ferror@plt+0x13be8>  // b.none
  4187cc:	cmp	w0, #0x1
  4187d0:	b.eq	4187e4 <ferror@plt+0x13bf4>  // b.none
  4187d4:	b	418a38 <ferror@plt+0x13e48>
  4187d8:	ldr	w0, [sp, #32]
  4187dc:	bl	41840c <ferror@plt+0x1381c>
  4187e0:	b	418a58 <ferror@plt+0x13e68>
  4187e4:	ldr	x0, [sp, #24]
  4187e8:	mov	w1, #0x1                   	// #1
  4187ec:	strb	w1, [x0, #16]
  4187f0:	add	x0, sp, #0x20
  4187f4:	bl	418564 <ferror@plt+0x13974>
  4187f8:	ldr	w0, [sp, #36]
  4187fc:	cmp	w0, #0x5
  418800:	b.eq	418a4c <ferror@plt+0x13e5c>  // b.none
  418804:	ldr	x0, [sp, #24]
  418808:	bl	4186a4 <ferror@plt+0x13ab4>
  41880c:	ldr	w2, [sp, #32]
  418810:	ldr	x0, [sp, #24]
  418814:	ldr	x1, [x0, #8]
  418818:	ldr	x0, [sp, #24]
  41881c:	ldr	w0, [x0, #4]
  418820:	sxtw	x0, w0
  418824:	lsl	x0, x0, #1
  418828:	add	x0, x1, x0
  41882c:	and	w1, w2, #0xff
  418830:	strb	w1, [x0]
  418834:	ldr	x0, [sp, #24]
  418838:	ldr	x1, [x0, #8]
  41883c:	ldr	x0, [sp, #24]
  418840:	ldr	w0, [x0, #4]
  418844:	sxtw	x0, w0
  418848:	lsl	x0, x0, #1
  41884c:	add	x0, x1, x0
  418850:	mov	w1, #0x3                   	// #3
  418854:	strb	w1, [x0, #1]
  418858:	ldr	x0, [sp, #24]
  41885c:	ldr	w0, [x0, #4]
  418860:	add	w1, w0, #0x1
  418864:	ldr	x0, [sp, #24]
  418868:	str	w1, [x0, #4]
  41886c:	b	418a38 <ferror@plt+0x13e48>
  418870:	ldrb	w0, [sp, #47]
  418874:	cmp	w0, #0x0
  418878:	cset	w0, ne  // ne = any
  41887c:	and	w0, w0, #0xff
  418880:	eor	w0, w0, #0x1
  418884:	and	w0, w0, #0xff
  418888:	strb	w0, [sp, #47]
  41888c:	ldrb	w0, [sp, #47]
  418890:	and	w0, w0, #0x1
  418894:	strb	w0, [sp, #47]
  418898:	ldr	x0, [sp, #24]
  41889c:	mov	w1, #0x1                   	// #1
  4188a0:	strb	w1, [x0, #16]
  4188a4:	b	418a38 <ferror@plt+0x13e48>
  4188a8:	ldr	x0, [sp, #24]
  4188ac:	bl	4186a4 <ferror@plt+0x13ab4>
  4188b0:	ldrb	w0, [sp, #47]
  4188b4:	cmp	w0, #0x0
  4188b8:	b.eq	418920 <ferror@plt+0x13d30>  // b.none
  4188bc:	ldr	w2, [sp, #32]
  4188c0:	ldr	x0, [sp, #24]
  4188c4:	ldr	x1, [x0, #8]
  4188c8:	ldr	x0, [sp, #24]
  4188cc:	ldr	w0, [x0, #4]
  4188d0:	sxtw	x0, w0
  4188d4:	lsl	x0, x0, #1
  4188d8:	add	x0, x1, x0
  4188dc:	and	w1, w2, #0xff
  4188e0:	strb	w1, [x0]
  4188e4:	ldr	x0, [sp, #24]
  4188e8:	ldr	x1, [x0, #8]
  4188ec:	ldr	x0, [sp, #24]
  4188f0:	ldr	w0, [x0, #4]
  4188f4:	sxtw	x0, w0
  4188f8:	lsl	x0, x0, #1
  4188fc:	add	x0, x1, x0
  418900:	mov	w1, #0x3                   	// #3
  418904:	strb	w1, [x0, #1]
  418908:	ldr	x0, [sp, #24]
  41890c:	ldr	w0, [x0, #4]
  418910:	add	w1, w0, #0x1
  418914:	ldr	x0, [sp, #24]
  418918:	str	w1, [x0, #4]
  41891c:	b	418a38 <ferror@plt+0x13e48>
  418920:	ldr	w2, [sp, #32]
  418924:	ldr	x0, [sp, #24]
  418928:	ldr	x1, [x0, #8]
  41892c:	ldr	x0, [sp, #24]
  418930:	ldr	w0, [x0, #4]
  418934:	sxtw	x0, w0
  418938:	lsl	x0, x0, #1
  41893c:	add	x0, x1, x0
  418940:	and	w1, w2, #0xff
  418944:	strb	w1, [x0]
  418948:	ldr	w0, [sp, #32]
  41894c:	and	w0, w0, #0xff
  418950:	bl	4185b8 <ferror@plt+0x139c8>
  418954:	mov	w2, w0
  418958:	ldr	x0, [sp, #24]
  41895c:	ldr	x1, [x0, #8]
  418960:	ldr	x0, [sp, #24]
  418964:	ldr	w0, [x0, #4]
  418968:	sxtw	x0, w0
  41896c:	lsl	x0, x0, #1
  418970:	add	x0, x1, x0
  418974:	and	w1, w2, #0xff
  418978:	strb	w1, [x0, #1]
  41897c:	ldr	x0, [sp, #24]
  418980:	ldr	w0, [x0, #4]
  418984:	add	w1, w0, #0x1
  418988:	ldr	x0, [sp, #24]
  41898c:	str	w1, [x0, #4]
  418990:	b	418a38 <ferror@plt+0x13e48>
  418994:	ldrb	w0, [sp, #47]
  418998:	cmp	w0, #0x0
  41899c:	b.eq	418a0c <ferror@plt+0x13e1c>  // b.none
  4189a0:	ldr	x0, [sp, #24]
  4189a4:	bl	4186a4 <ferror@plt+0x13ab4>
  4189a8:	ldr	w2, [sp, #32]
  4189ac:	ldr	x0, [sp, #24]
  4189b0:	ldr	x1, [x0, #8]
  4189b4:	ldr	x0, [sp, #24]
  4189b8:	ldr	w0, [x0, #4]
  4189bc:	sxtw	x0, w0
  4189c0:	lsl	x0, x0, #1
  4189c4:	add	x0, x1, x0
  4189c8:	and	w1, w2, #0xff
  4189cc:	strb	w1, [x0]
  4189d0:	ldr	x0, [sp, #24]
  4189d4:	ldr	x1, [x0, #8]
  4189d8:	ldr	x0, [sp, #24]
  4189dc:	ldr	w0, [x0, #4]
  4189e0:	sxtw	x0, w0
  4189e4:	lsl	x0, x0, #1
  4189e8:	add	x0, x1, x0
  4189ec:	mov	w1, #0x3                   	// #3
  4189f0:	strb	w1, [x0, #1]
  4189f4:	ldr	x0, [sp, #24]
  4189f8:	ldr	w0, [x0, #4]
  4189fc:	add	w1, w0, #0x1
  418a00:	ldr	x0, [sp, #24]
  418a04:	str	w1, [x0, #4]
  418a08:	b	418a38 <ferror@plt+0x13e48>
  418a0c:	ldr	w0, [sp, #36]
  418a10:	cmp	w0, #0x4
  418a14:	b.ne	418a2c <ferror@plt+0x13e3c>  // b.any
  418a18:	adrp	x0, 460000 <default_parse_debrief>
  418a1c:	add	x0, x0, #0xde8
  418a20:	ldrb	w0, [x0]
  418a24:	cmp	w0, #0x0
  418a28:	b.eq	418a54 <ferror@plt+0x13e64>  // b.none
  418a2c:	ldr	w0, [sp, #32]
  418a30:	bl	41840c <ferror@plt+0x1381c>
  418a34:	b	418a54 <ferror@plt+0x13e64>
  418a38:	add	x0, sp, #0x20
  418a3c:	bl	418564 <ferror@plt+0x13974>
  418a40:	b	418760 <ferror@plt+0x13b70>
  418a44:	nop
  418a48:	b	418a58 <ferror@plt+0x13e68>
  418a4c:	nop
  418a50:	b	418a58 <ferror@plt+0x13e68>
  418a54:	nop
  418a58:	ldp	x29, x30, [sp], #48
  418a5c:	ret
  418a60:	sub	sp, sp, #0x20
  418a64:	str	x0, [sp, #8]
  418a68:	ldr	x0, [sp, #8]
  418a6c:	ldr	w0, [x0, #4]
  418a70:	str	w0, [sp, #24]
  418a74:	str	wzr, [sp, #28]
  418a78:	b	418ab0 <ferror@plt+0x13ec0>
  418a7c:	ldr	x0, [sp, #8]
  418a80:	ldr	x1, [x0, #8]
  418a84:	ldrsw	x0, [sp, #28]
  418a88:	lsl	x0, x0, #1
  418a8c:	add	x0, x1, x0
  418a90:	ldrb	w0, [x0, #1]
  418a94:	cmp	w0, #0x5
  418a98:	b.ne	418aa4 <ferror@plt+0x13eb4>  // b.any
  418a9c:	mov	w0, #0x1                   	// #1
  418aa0:	b	418ac4 <ferror@plt+0x13ed4>
  418aa4:	ldr	w0, [sp, #28]
  418aa8:	add	w0, w0, #0x1
  418aac:	str	w0, [sp, #28]
  418ab0:	ldr	w1, [sp, #28]
  418ab4:	ldr	w0, [sp, #24]
  418ab8:	cmp	w1, w0
  418abc:	b.lt	418a7c <ferror@plt+0x13e8c>  // b.tstop
  418ac0:	mov	w0, #0x0                   	// #0
  418ac4:	add	sp, sp, #0x20
  418ac8:	ret
  418acc:	sub	sp, sp, #0x20
  418ad0:	str	x0, [sp, #8]
  418ad4:	ldr	x0, [sp, #8]
  418ad8:	ldr	w0, [x0, #4]
  418adc:	str	w0, [sp, #24]
  418ae0:	str	wzr, [sp, #28]
  418ae4:	b	418b1c <ferror@plt+0x13f2c>
  418ae8:	ldr	x0, [sp, #8]
  418aec:	ldr	x1, [x0, #8]
  418af0:	ldrsw	x0, [sp, #28]
  418af4:	lsl	x0, x0, #1
  418af8:	add	x0, x1, x0
  418afc:	ldrb	w0, [x0, #1]
  418b00:	cmp	w0, #0x3
  418b04:	b.hi	418b10 <ferror@plt+0x13f20>  // b.pmore
  418b08:	mov	w0, #0x0                   	// #0
  418b0c:	b	418b30 <ferror@plt+0x13f40>
  418b10:	ldr	w0, [sp, #28]
  418b14:	add	w0, w0, #0x1
  418b18:	str	w0, [sp, #28]
  418b1c:	ldr	w1, [sp, #28]
  418b20:	ldr	w0, [sp, #24]
  418b24:	cmp	w1, w0
  418b28:	b.lt	418ae8 <ferror@plt+0x13ef8>  // b.tstop
  418b2c:	mov	w0, #0x1                   	// #1
  418b30:	add	sp, sp, #0x20
  418b34:	ret
  418b38:	sub	sp, sp, #0x20
  418b3c:	str	x0, [sp, #8]
  418b40:	str	w1, [sp, #4]
  418b44:	ldr	x0, [sp, #8]
  418b48:	ldr	w0, [x0, #4]
  418b4c:	str	w0, [sp, #20]
  418b50:	str	wzr, [sp, #28]
  418b54:	b	418c04 <ferror@plt+0x14014>
  418b58:	ldr	x0, [sp, #8]
  418b5c:	ldr	x1, [x0, #8]
  418b60:	ldrsw	x0, [sp, #28]
  418b64:	lsl	x0, x0, #1
  418b68:	add	x0, x1, x0
  418b6c:	ldrb	w0, [x0, #1]
  418b70:	cmp	w0, #0xa
  418b74:	b.ls	418bf8 <ferror@plt+0x14008>  // b.plast
  418b78:	ldr	x0, [sp, #8]
  418b7c:	ldr	x1, [x0, #8]
  418b80:	ldrsw	x0, [sp, #28]
  418b84:	lsl	x0, x0, #1
  418b88:	add	x0, x1, x0
  418b8c:	ldrb	w0, [x0]
  418b90:	str	w0, [sp, #24]
  418b94:	ldr	w0, [sp, #24]
  418b98:	cmp	w0, #0x60
  418b9c:	b.le	418bac <ferror@plt+0x13fbc>
  418ba0:	ldr	w0, [sp, #24]
  418ba4:	sub	w0, w0, #0x20
  418ba8:	str	w0, [sp, #24]
  418bac:	ldr	w0, [sp, #24]
  418bb0:	sub	w0, w0, #0x36
  418bb4:	ldr	w1, [sp, #4]
  418bb8:	cmp	w1, w0
  418bbc:	b.lt	418bf8 <ferror@plt+0x14008>  // b.tstop
  418bc0:	ldr	x0, [sp, #8]
  418bc4:	ldr	x1, [x0, #8]
  418bc8:	ldrsw	x0, [sp, #28]
  418bcc:	lsl	x0, x0, #1
  418bd0:	add	x0, x1, x0
  418bd4:	ldrb	w1, [x0, #1]
  418bd8:	ldr	x0, [sp, #8]
  418bdc:	ldr	x2, [x0, #8]
  418be0:	ldrsw	x0, [sp, #28]
  418be4:	lsl	x0, x0, #1
  418be8:	add	x0, x2, x0
  418bec:	sub	w1, w1, #0x2
  418bf0:	and	w1, w1, #0xff
  418bf4:	strb	w1, [x0, #1]
  418bf8:	ldr	w0, [sp, #28]
  418bfc:	add	w0, w0, #0x1
  418c00:	str	w0, [sp, #28]
  418c04:	ldr	w1, [sp, #28]
  418c08:	ldr	w0, [sp, #20]
  418c0c:	cmp	w1, w0
  418c10:	b.lt	418b58 <ferror@plt+0x13f68>  // b.tstop
  418c14:	nop
  418c18:	nop
  418c1c:	add	sp, sp, #0x20
  418c20:	ret
  418c24:	sub	sp, sp, #0x20
  418c28:	str	x0, [sp, #8]
  418c2c:	ldr	x0, [sp, #8]
  418c30:	ldr	w0, [x0, #4]
  418c34:	str	w0, [sp, #24]
  418c38:	str	wzr, [sp, #28]
  418c3c:	b	418cb4 <ferror@plt+0x140c4>
  418c40:	ldr	x0, [sp, #8]
  418c44:	ldr	x1, [x0, #8]
  418c48:	ldrsw	x0, [sp, #28]
  418c4c:	lsl	x0, x0, #1
  418c50:	add	x0, x1, x0
  418c54:	ldrb	w0, [x0, #1]
  418c58:	cmp	w0, #0x8
  418c5c:	b.eq	418ca0 <ferror@plt+0x140b0>  // b.none
  418c60:	ldr	x0, [sp, #8]
  418c64:	ldr	x1, [x0, #8]
  418c68:	ldrsw	x0, [sp, #28]
  418c6c:	lsl	x0, x0, #1
  418c70:	add	x0, x1, x0
  418c74:	ldrb	w0, [x0, #1]
  418c78:	cmp	w0, #0x9
  418c7c:	b.eq	418ca0 <ferror@plt+0x140b0>  // b.none
  418c80:	ldr	x0, [sp, #8]
  418c84:	ldr	x1, [x0, #8]
  418c88:	ldrsw	x0, [sp, #28]
  418c8c:	lsl	x0, x0, #1
  418c90:	add	x0, x1, x0
  418c94:	ldrb	w0, [x0, #1]
  418c98:	cmp	w0, #0xa
  418c9c:	b.ne	418ca8 <ferror@plt+0x140b8>  // b.any
  418ca0:	mov	w0, #0x1                   	// #1
  418ca4:	b	418cc8 <ferror@plt+0x140d8>
  418ca8:	ldr	w0, [sp, #28]
  418cac:	add	w0, w0, #0x1
  418cb0:	str	w0, [sp, #28]
  418cb4:	ldr	w1, [sp, #28]
  418cb8:	ldr	w0, [sp, #24]
  418cbc:	cmp	w1, w0
  418cc0:	b.lt	418c40 <ferror@plt+0x14050>  // b.tstop
  418cc4:	mov	w0, #0x0                   	// #0
  418cc8:	add	sp, sp, #0x20
  418ccc:	ret
  418cd0:	sub	sp, sp, #0x20
  418cd4:	str	x0, [sp, #8]
  418cd8:	ldr	x0, [sp, #8]
  418cdc:	ldr	w0, [x0, #4]
  418ce0:	str	w0, [sp, #24]
  418ce4:	mov	w0, #0x1                   	// #1
  418ce8:	str	w0, [sp, #28]
  418cec:	b	418d48 <ferror@plt+0x14158>
  418cf0:	ldr	x0, [sp, #8]
  418cf4:	ldr	x1, [x0, #8]
  418cf8:	ldrsw	x0, [sp, #28]
  418cfc:	lsl	x0, x0, #1
  418d00:	sub	x0, x0, #0x2
  418d04:	add	x0, x1, x0
  418d08:	ldrb	w0, [x0, #1]
  418d0c:	cmp	w0, #0xa
  418d10:	b.ls	418d3c <ferror@plt+0x1414c>  // b.plast
  418d14:	ldr	x0, [sp, #8]
  418d18:	ldr	x1, [x0, #8]
  418d1c:	ldrsw	x0, [sp, #28]
  418d20:	lsl	x0, x0, #1
  418d24:	add	x0, x1, x0
  418d28:	ldrb	w0, [x0, #1]
  418d2c:	cmp	w0, #0xa
  418d30:	b.ls	418d3c <ferror@plt+0x1414c>  // b.plast
  418d34:	mov	w0, #0x1                   	// #1
  418d38:	b	418d5c <ferror@plt+0x1416c>
  418d3c:	ldr	w0, [sp, #28]
  418d40:	add	w0, w0, #0x1
  418d44:	str	w0, [sp, #28]
  418d48:	ldr	w1, [sp, #28]
  418d4c:	ldr	w0, [sp, #24]
  418d50:	cmp	w1, w0
  418d54:	b.lt	418cf0 <ferror@plt+0x14100>  // b.tstop
  418d58:	mov	w0, #0x0                   	// #0
  418d5c:	add	sp, sp, #0x20
  418d60:	ret
  418d64:	stp	x29, x30, [sp, #-32]!
  418d68:	mov	x29, sp
  418d6c:	str	x0, [sp, #24]
  418d70:	str	x1, [sp, #16]
  418d74:	ldr	x0, [sp, #24]
  418d78:	ldrb	w0, [x0, #16]
  418d7c:	cmp	w0, #0x0
  418d80:	b.eq	418d8c <ferror@plt+0x1419c>  // b.none
  418d84:	mov	w0, #0x0                   	// #0
  418d88:	b	418e8c <ferror@plt+0x1429c>
  418d8c:	ldr	x0, [sp, #24]
  418d90:	bl	418a60 <ferror@plt+0x13e70>
  418d94:	and	w0, w0, #0xff
  418d98:	cmp	w0, #0x0
  418d9c:	b.eq	418dac <ferror@plt+0x141bc>  // b.none
  418da0:	ldr	x0, [sp, #16]
  418da4:	mov	w1, #0xa                   	// #10
  418da8:	str	w1, [x0]
  418dac:	ldr	x0, [sp, #24]
  418db0:	bl	418acc <ferror@plt+0x13edc>
  418db4:	and	w0, w0, #0xff
  418db8:	eor	w0, w0, #0x1
  418dbc:	and	w0, w0, #0xff
  418dc0:	cmp	w0, #0x0
  418dc4:	b.eq	418dd0 <ferror@plt+0x141e0>  // b.none
  418dc8:	mov	w0, #0x0                   	// #0
  418dcc:	b	418e8c <ferror@plt+0x1429c>
  418dd0:	ldr	x0, [sp, #16]
  418dd4:	ldr	w0, [x0]
  418dd8:	mov	w1, w0
  418ddc:	ldr	x0, [sp, #24]
  418de0:	bl	418b38 <ferror@plt+0x13f48>
  418de4:	ldr	x0, [sp, #24]
  418de8:	bl	418c24 <ferror@plt+0x14034>
  418dec:	and	w0, w0, #0xff
  418df0:	eor	w0, w0, #0x1
  418df4:	and	w0, w0, #0xff
  418df8:	cmp	w0, #0x0
  418dfc:	b.eq	418e08 <ferror@plt+0x14218>  // b.none
  418e00:	mov	w0, #0x0                   	// #0
  418e04:	b	418e8c <ferror@plt+0x1429c>
  418e08:	ldr	x0, [sp, #24]
  418e0c:	bl	418cd0 <ferror@plt+0x140e0>
  418e10:	and	w0, w0, #0xff
  418e14:	cmp	w0, #0x0
  418e18:	b.eq	418e24 <ferror@plt+0x14234>  // b.none
  418e1c:	mov	w0, #0x0                   	// #0
  418e20:	b	418e8c <ferror@plt+0x1429c>
  418e24:	ldr	x0, [sp, #24]
  418e28:	ldr	x0, [x0, #8]
  418e2c:	ldrb	w0, [x0, #1]
  418e30:	cmp	w0, #0x4
  418e34:	b.ls	418e4c <ferror@plt+0x1425c>  // b.plast
  418e38:	ldr	x0, [sp, #24]
  418e3c:	ldr	x0, [x0, #8]
  418e40:	ldrb	w0, [x0, #1]
  418e44:	cmp	w0, #0xa
  418e48:	b.ls	418e54 <ferror@plt+0x14264>  // b.plast
  418e4c:	mov	w0, #0x0                   	// #0
  418e50:	b	418e8c <ferror@plt+0x1429c>
  418e54:	ldr	x0, [sp, #24]
  418e58:	ldr	x1, [x0, #8]
  418e5c:	ldr	x0, [sp, #24]
  418e60:	ldr	w0, [x0, #4]
  418e64:	sxtw	x0, w0
  418e68:	lsl	x0, x0, #1
  418e6c:	sub	x0, x0, #0x2
  418e70:	add	x0, x1, x0
  418e74:	ldrb	w0, [x0, #1]
  418e78:	cmp	w0, #0x6
  418e7c:	b.ne	418e88 <ferror@plt+0x14298>  // b.any
  418e80:	mov	w0, #0x0                   	// #0
  418e84:	b	418e8c <ferror@plt+0x1429c>
  418e88:	mov	w0, #0x1                   	// #1
  418e8c:	ldp	x29, x30, [sp], #32
  418e90:	ret
  418e94:	stp	x29, x30, [sp, #-96]!
  418e98:	mov	x29, sp
  418e9c:	str	x0, [sp, #24]
  418ea0:	str	x1, [sp, #16]
  418ea4:	ldr	x1, [sp, #16]
  418ea8:	ldr	x0, [sp, #24]
  418eac:	bl	418d64 <ferror@plt+0x14174>
  418eb0:	and	w0, w0, #0xff
  418eb4:	eor	w0, w0, #0x1
  418eb8:	and	w0, w0, #0xff
  418ebc:	cmp	w0, #0x0
  418ec0:	b.eq	418ecc <ferror@plt+0x142dc>  // b.none
  418ec4:	mov	w0, #0x0                   	// #0
  418ec8:	b	41924c <ferror@plt+0x1465c>
  418ecc:	ldr	x0, [sp, #24]
  418ed0:	ldr	x0, [x0, #8]
  418ed4:	str	x0, [sp, #88]
  418ed8:	ldr	x0, [sp, #24]
  418edc:	ldr	x1, [x0, #8]
  418ee0:	ldr	x0, [sp, #24]
  418ee4:	ldr	w0, [x0, #4]
  418ee8:	sxtw	x0, w0
  418eec:	lsl	x0, x0, #1
  418ef0:	add	x0, x1, x0
  418ef4:	str	x0, [sp, #48]
  418ef8:	ldr	x0, [sp, #88]
  418efc:	ldrb	w0, [x0, #1]
  418f00:	cmp	w0, #0x6
  418f04:	b.ne	418f14 <ferror@plt+0x14324>  // b.any
  418f08:	ldr	x0, [sp, #88]
  418f0c:	add	x0, x0, #0x2
  418f10:	str	x0, [sp, #88]
  418f14:	strb	wzr, [sp, #87]
  418f18:	strb	wzr, [sp, #86]
  418f1c:	ldr	x0, [sp, #88]
  418f20:	str	x0, [sp, #72]
  418f24:	ldr	x1, [sp, #72]
  418f28:	ldr	x0, [sp, #48]
  418f2c:	cmp	x1, x0
  418f30:	b.cc	418f64 <ferror@plt+0x14374>  // b.lo, b.ul, b.last
  418f34:	ldrb	w0, [sp, #86]
  418f38:	eor	w0, w0, #0x1
  418f3c:	and	w0, w0, #0xff
  418f40:	cmp	w0, #0x0
  418f44:	b.ne	419048 <ferror@plt+0x14458>  // b.any
  418f48:	ldrb	w0, [sp, #87]
  418f4c:	cmp	w0, #0x0
  418f50:	b.eq	418f5c <ferror@plt+0x1436c>  // b.none
  418f54:	mov	w0, #0x2                   	// #2
  418f58:	b	41924c <ferror@plt+0x1465c>
  418f5c:	mov	w0, #0x1                   	// #1
  418f60:	b	41924c <ferror@plt+0x1465c>
  418f64:	ldr	x0, [sp, #72]
  418f68:	ldrb	w0, [x0, #1]
  418f6c:	cmp	w0, #0x8
  418f70:	b.eq	418f94 <ferror@plt+0x143a4>  // b.none
  418f74:	ldr	x0, [sp, #72]
  418f78:	ldrb	w0, [x0, #1]
  418f7c:	cmp	w0, #0x9
  418f80:	b.eq	418f94 <ferror@plt+0x143a4>  // b.none
  418f84:	ldr	x0, [sp, #72]
  418f88:	ldrb	w0, [x0, #1]
  418f8c:	cmp	w0, #0xa
  418f90:	b.ne	418ffc <ferror@plt+0x1440c>  // b.any
  418f94:	ldr	x0, [sp, #72]
  418f98:	ldrb	w0, [x0]
  418f9c:	str	w0, [sp, #44]
  418fa0:	ldr	w0, [sp, #44]
  418fa4:	cmp	w0, #0x40
  418fa8:	b.gt	418fb8 <ferror@plt+0x143c8>
  418fac:	ldr	w0, [sp, #44]
  418fb0:	sub	w0, w0, #0x30
  418fb4:	b	418fd8 <ferror@plt+0x143e8>
  418fb8:	ldr	w0, [sp, #44]
  418fbc:	cmp	w0, #0x60
  418fc0:	b.gt	418fd0 <ferror@plt+0x143e0>
  418fc4:	ldr	w0, [sp, #44]
  418fc8:	sub	w0, w0, #0x37
  418fcc:	b	418fd8 <ferror@plt+0x143e8>
  418fd0:	ldr	w0, [sp, #44]
  418fd4:	sub	w0, w0, #0x57
  418fd8:	str	w0, [sp, #44]
  418fdc:	ldr	x0, [sp, #16]
  418fe0:	ldr	w0, [x0]
  418fe4:	ldr	w1, [sp, #44]
  418fe8:	cmp	w1, w0
  418fec:	b.ge	419050 <ferror@plt+0x14460>  // b.tcont
  418ff0:	mov	w0, #0x1                   	// #1
  418ff4:	strb	w0, [sp, #86]
  418ff8:	b	419038 <ferror@plt+0x14448>
  418ffc:	ldr	x0, [sp, #72]
  419000:	ldrb	w0, [x0, #1]
  419004:	cmp	w0, #0x4
  419008:	b.ne	419058 <ferror@plt+0x14468>  // b.any
  41900c:	ldrb	w0, [sp, #87]
  419010:	cmp	w0, #0x0
  419014:	b.ne	41905c <ferror@plt+0x1446c>  // b.any
  419018:	ldrb	w0, [sp, #86]
  41901c:	eor	w0, w0, #0x1
  419020:	and	w0, w0, #0xff
  419024:	cmp	w0, #0x0
  419028:	b.ne	41905c <ferror@plt+0x1446c>  // b.any
  41902c:	mov	w0, #0x1                   	// #1
  419030:	strb	w0, [sp, #87]
  419034:	strb	wzr, [sp, #86]
  419038:	ldr	x0, [sp, #72]
  41903c:	add	x0, x0, #0x2
  419040:	str	x0, [sp, #72]
  419044:	b	418f24 <ferror@plt+0x14334>
  419048:	nop
  41904c:	b	41905c <ferror@plt+0x1446c>
  419050:	nop
  419054:	b	41905c <ferror@plt+0x1446c>
  419058:	nop
  41905c:	ldr	x0, [sp, #16]
  419060:	mov	w1, #0xa                   	// #10
  419064:	str	w1, [x0]
  419068:	strb	wzr, [sp, #71]
  41906c:	strb	wzr, [sp, #70]
  419070:	strb	wzr, [sp, #69]
  419074:	ldr	x0, [sp, #88]
  419078:	str	x0, [sp, #56]
  41907c:	ldr	x1, [sp, #56]
  419080:	ldr	x0, [sp, #48]
  419084:	cmp	x1, x0
  419088:	b.cc	4190d8 <ferror@plt+0x144e8>  // b.lo, b.ul, b.last
  41908c:	ldrb	w0, [sp, #71]
  419090:	eor	w0, w0, #0x1
  419094:	and	w0, w0, #0xff
  419098:	cmp	w0, #0x0
  41909c:	b.eq	4190a8 <ferror@plt+0x144b8>  // b.none
  4190a0:	mov	w0, #0x0                   	// #0
  4190a4:	b	41924c <ferror@plt+0x1465c>
  4190a8:	ldrb	w0, [sp, #69]
  4190ac:	cmp	w0, #0x0
  4190b0:	b.eq	4190bc <ferror@plt+0x144cc>  // b.none
  4190b4:	mov	w0, #0x3                   	// #3
  4190b8:	b	41924c <ferror@plt+0x1465c>
  4190bc:	ldrb	w0, [sp, #70]
  4190c0:	cmp	w0, #0x0
  4190c4:	b.eq	4190d0 <ferror@plt+0x144e0>  // b.none
  4190c8:	mov	w0, #0x1                   	// #1
  4190cc:	b	41924c <ferror@plt+0x1465c>
  4190d0:	mov	w0, #0x0                   	// #0
  4190d4:	b	41924c <ferror@plt+0x1465c>
  4190d8:	ldr	x0, [sp, #56]
  4190dc:	ldrb	w0, [x0, #1]
  4190e0:	cmp	w0, #0x8
  4190e4:	b.ne	4190f4 <ferror@plt+0x14504>  // b.any
  4190e8:	mov	w0, #0x1                   	// #1
  4190ec:	strb	w0, [sp, #69]
  4190f0:	b	419164 <ferror@plt+0x14574>
  4190f4:	ldr	x0, [sp, #56]
  4190f8:	ldrb	w0, [x0, #1]
  4190fc:	cmp	w0, #0x5
  419100:	b.ne	41913c <ferror@plt+0x1454c>  // b.any
  419104:	ldrb	w0, [sp, #71]
  419108:	cmp	w0, #0x0
  41910c:	b.eq	419118 <ferror@plt+0x14528>  // b.none
  419110:	mov	w0, #0x0                   	// #0
  419114:	b	41924c <ferror@plt+0x1465c>
  419118:	mov	w0, #0x1                   	// #1
  41911c:	strb	w0, [sp, #71]
  419120:	ldrb	w0, [sp, #69]
  419124:	cmp	w0, #0x0
  419128:	b.eq	419134 <ferror@plt+0x14544>  // b.none
  41912c:	mov	w0, #0x1                   	// #1
  419130:	strb	w0, [sp, #70]
  419134:	strb	wzr, [sp, #69]
  419138:	b	419164 <ferror@plt+0x14574>
  41913c:	ldr	x0, [sp, #56]
  419140:	ldrb	w0, [x0, #1]
  419144:	cmp	w0, #0xc
  419148:	b.eq	419174 <ferror@plt+0x14584>  // b.none
  41914c:	ldr	x0, [sp, #56]
  419150:	ldrb	w0, [x0, #1]
  419154:	cmp	w0, #0xa
  419158:	b.eq	419174 <ferror@plt+0x14584>  // b.none
  41915c:	mov	w0, #0x0                   	// #0
  419160:	b	41924c <ferror@plt+0x1465c>
  419164:	ldr	x0, [sp, #56]
  419168:	add	x0, x0, #0x2
  41916c:	str	x0, [sp, #56]
  419170:	b	41907c <ferror@plt+0x1448c>
  419174:	ldr	x0, [sp, #56]
  419178:	add	x0, x0, #0x2
  41917c:	str	x0, [sp, #56]
  419180:	ldrb	w0, [sp, #70]
  419184:	eor	w0, w0, #0x1
  419188:	and	w0, w0, #0xff
  41918c:	cmp	w0, #0x0
  419190:	b.ne	4191a8 <ferror@plt+0x145b8>  // b.any
  419194:	ldrb	w0, [sp, #69]
  419198:	eor	w0, w0, #0x1
  41919c:	and	w0, w0, #0xff
  4191a0:	cmp	w0, #0x0
  4191a4:	b.eq	4191b0 <ferror@plt+0x145c0>  // b.none
  4191a8:	mov	w0, #0x0                   	// #0
  4191ac:	b	41924c <ferror@plt+0x1465c>
  4191b0:	ldr	x1, [sp, #56]
  4191b4:	ldr	x0, [sp, #48]
  4191b8:	cmp	x1, x0
  4191bc:	b.cc	4191c8 <ferror@plt+0x145d8>  // b.lo, b.ul, b.last
  4191c0:	mov	w0, #0x0                   	// #0
  4191c4:	b	41924c <ferror@plt+0x1465c>
  4191c8:	ldr	x0, [sp, #56]
  4191cc:	ldrb	w0, [x0, #1]
  4191d0:	cmp	w0, #0x6
  4191d4:	b.ne	4191e4 <ferror@plt+0x145f4>  // b.any
  4191d8:	ldr	x0, [sp, #56]
  4191dc:	add	x0, x0, #0x2
  4191e0:	str	x0, [sp, #56]
  4191e4:	strb	wzr, [sp, #69]
  4191e8:	ldr	x1, [sp, #56]
  4191ec:	ldr	x0, [sp, #48]
  4191f0:	cmp	x1, x0
  4191f4:	b.cs	419228 <ferror@plt+0x14638>  // b.hs, b.nlast
  4191f8:	ldr	x0, [sp, #56]
  4191fc:	ldrb	w0, [x0, #1]
  419200:	cmp	w0, #0x8
  419204:	b.eq	419210 <ferror@plt+0x14620>  // b.none
  419208:	mov	w0, #0x0                   	// #0
  41920c:	b	41924c <ferror@plt+0x1465c>
  419210:	mov	w0, #0x1                   	// #1
  419214:	strb	w0, [sp, #69]
  419218:	ldr	x0, [sp, #56]
  41921c:	add	x0, x0, #0x2
  419220:	str	x0, [sp, #56]
  419224:	b	4191e8 <ferror@plt+0x145f8>
  419228:	nop
  41922c:	ldrb	w0, [sp, #69]
  419230:	eor	w0, w0, #0x1
  419234:	and	w0, w0, #0xff
  419238:	cmp	w0, #0x0
  41923c:	b.eq	419248 <ferror@plt+0x14658>  // b.none
  419240:	mov	w0, #0x0                   	// #0
  419244:	b	41924c <ferror@plt+0x1465c>
  419248:	mov	w0, #0x3                   	// #3
  41924c:	ldp	x29, x30, [sp], #96
  419250:	ret
  419254:	sub	sp, sp, #0x20
  419258:	str	x0, [sp, #8]
  41925c:	ldr	x0, [sp, #8]
  419260:	ldr	w0, [x0, #4]
  419264:	str	w0, [sp, #24]
  419268:	str	wzr, [sp, #28]
  41926c:	b	4192f4 <ferror@plt+0x14704>
  419270:	ldr	x0, [sp, #8]
  419274:	ldr	x1, [x0, #8]
  419278:	ldrsw	x0, [sp, #28]
  41927c:	lsl	x0, x0, #1
  419280:	add	x0, x1, x0
  419284:	ldrb	w0, [x0, #1]
  419288:	cmp	w0, #0x3
  41928c:	b.eq	4192e8 <ferror@plt+0x146f8>  // b.none
  419290:	ldr	x0, [sp, #8]
  419294:	ldr	x1, [x0, #8]
  419298:	ldrsw	x0, [sp, #28]
  41929c:	lsl	x0, x0, #1
  4192a0:	add	x0, x1, x0
  4192a4:	ldrb	w0, [x0]
  4192a8:	strb	w0, [sp, #23]
  4192ac:	ldrb	w0, [sp, #23]
  4192b0:	cmp	w0, #0x60
  4192b4:	b.ls	4192e8 <ferror@plt+0x146f8>  // b.plast
  4192b8:	ldrb	w0, [sp, #23]
  4192bc:	cmp	w0, #0x7a
  4192c0:	b.hi	4192e8 <ferror@plt+0x146f8>  // b.pmore
  4192c4:	ldr	x0, [sp, #8]
  4192c8:	ldr	x1, [x0, #8]
  4192cc:	ldrsw	x0, [sp, #28]
  4192d0:	lsl	x0, x0, #1
  4192d4:	add	x0, x1, x0
  4192d8:	ldrb	w1, [sp, #23]
  4192dc:	sub	w1, w1, #0x20
  4192e0:	and	w1, w1, #0xff
  4192e4:	strb	w1, [x0]
  4192e8:	ldr	w0, [sp, #28]
  4192ec:	add	w0, w0, #0x1
  4192f0:	str	w0, [sp, #28]
  4192f4:	ldr	w1, [sp, #28]
  4192f8:	ldr	w0, [sp, #24]
  4192fc:	cmp	w1, w0
  419300:	b.lt	419270 <ferror@plt+0x14680>  // b.tstop
  419304:	nop
  419308:	nop
  41930c:	add	sp, sp, #0x20
  419310:	ret
  419314:	sub	sp, sp, #0x20
  419318:	str	x0, [sp, #8]
  41931c:	ldr	x0, [sp, #8]
  419320:	ldr	w0, [x0, #4]
  419324:	str	w0, [sp, #24]
  419328:	str	wzr, [sp, #28]
  41932c:	b	4193b4 <ferror@plt+0x147c4>
  419330:	ldr	x0, [sp, #8]
  419334:	ldr	x1, [x0, #8]
  419338:	ldrsw	x0, [sp, #28]
  41933c:	lsl	x0, x0, #1
  419340:	add	x0, x1, x0
  419344:	ldrb	w0, [x0, #1]
  419348:	cmp	w0, #0x3
  41934c:	b.eq	4193a8 <ferror@plt+0x147b8>  // b.none
  419350:	ldr	x0, [sp, #8]
  419354:	ldr	x1, [x0, #8]
  419358:	ldrsw	x0, [sp, #28]
  41935c:	lsl	x0, x0, #1
  419360:	add	x0, x1, x0
  419364:	ldrb	w0, [x0]
  419368:	strb	w0, [sp, #23]
  41936c:	ldrb	w0, [sp, #23]
  419370:	cmp	w0, #0x40
  419374:	b.ls	4193a8 <ferror@plt+0x147b8>  // b.plast
  419378:	ldrb	w0, [sp, #23]
  41937c:	cmp	w0, #0x5a
  419380:	b.hi	4193a8 <ferror@plt+0x147b8>  // b.pmore
  419384:	ldr	x0, [sp, #8]
  419388:	ldr	x1, [x0, #8]
  41938c:	ldrsw	x0, [sp, #28]
  419390:	lsl	x0, x0, #1
  419394:	add	x0, x1, x0
  419398:	ldrb	w1, [sp, #23]
  41939c:	add	w1, w1, #0x20
  4193a0:	and	w1, w1, #0xff
  4193a4:	strb	w1, [x0]
  4193a8:	ldr	w0, [sp, #28]
  4193ac:	add	w0, w0, #0x1
  4193b0:	str	w0, [sp, #28]
  4193b4:	ldr	w1, [sp, #28]
  4193b8:	ldr	w0, [sp, #24]
  4193bc:	cmp	w1, w0
  4193c0:	b.lt	419330 <ferror@plt+0x14740>  // b.tstop
  4193c4:	nop
  4193c8:	nop
  4193cc:	add	sp, sp, #0x20
  4193d0:	ret
  4193d4:	stp	x29, x30, [sp, #-48]!
  4193d8:	mov	x29, sp
  4193dc:	str	x0, [sp, #24]
  4193e0:	ldr	x0, [sp, #24]
  4193e4:	ldr	w0, [x0, #4]
  4193e8:	str	w0, [sp, #36]
  4193ec:	adrp	x0, 462000 <program_name+0xfa8>
  4193f0:	add	x0, x0, #0x3a8
  4193f4:	ldr	w0, [x0]
  4193f8:	cmp	w0, #0x3
  4193fc:	b.eq	419444 <ferror@plt+0x14854>  // b.none
  419400:	cmp	w0, #0x3
  419404:	b.hi	41953c <ferror@plt+0x1494c>  // b.pmore
  419408:	cmp	w0, #0x2
  41940c:	b.eq	419530 <ferror@plt+0x14940>  // b.none
  419410:	cmp	w0, #0x2
  419414:	b.hi	41953c <ferror@plt+0x1494c>  // b.pmore
  419418:	cmp	w0, #0x0
  41941c:	b.eq	41942c <ferror@plt+0x1483c>  // b.none
  419420:	cmp	w0, #0x1
  419424:	b.eq	419438 <ferror@plt+0x14848>  // b.none
  419428:	b	41953c <ferror@plt+0x1494c>
  41942c:	ldr	x0, [sp, #24]
  419430:	bl	419254 <ferror@plt+0x14664>
  419434:	b	41953c <ferror@plt+0x1494c>
  419438:	ldr	x0, [sp, #24]
  41943c:	bl	419314 <ferror@plt+0x14724>
  419440:	b	41953c <ferror@plt+0x1494c>
  419444:	strb	wzr, [sp, #43]
  419448:	strb	wzr, [sp, #42]
  41944c:	str	wzr, [sp, #44]
  419450:	b	4194dc <ferror@plt+0x148ec>
  419454:	ldr	x0, [sp, #24]
  419458:	ldr	x1, [x0, #8]
  41945c:	ldrsw	x0, [sp, #44]
  419460:	lsl	x0, x0, #1
  419464:	add	x0, x1, x0
  419468:	ldrb	w0, [x0, #1]
  41946c:	cmp	w0, #0x3
  419470:	b.eq	4194d0 <ferror@plt+0x148e0>  // b.none
  419474:	ldr	x0, [sp, #24]
  419478:	ldr	x1, [x0, #8]
  41947c:	ldrsw	x0, [sp, #44]
  419480:	lsl	x0, x0, #1
  419484:	add	x0, x1, x0
  419488:	ldrb	w0, [x0]
  41948c:	strb	w0, [sp, #35]
  419490:	ldrb	w0, [sp, #35]
  419494:	cmp	w0, #0x60
  419498:	b.ls	4194b0 <ferror@plt+0x148c0>  // b.plast
  41949c:	ldrb	w0, [sp, #35]
  4194a0:	cmp	w0, #0x7a
  4194a4:	b.hi	4194b0 <ferror@plt+0x148c0>  // b.pmore
  4194a8:	mov	w0, #0x1                   	// #1
  4194ac:	strb	w0, [sp, #42]
  4194b0:	ldrb	w0, [sp, #35]
  4194b4:	cmp	w0, #0x40
  4194b8:	b.ls	4194d0 <ferror@plt+0x148e0>  // b.plast
  4194bc:	ldrb	w0, [sp, #35]
  4194c0:	cmp	w0, #0x5a
  4194c4:	b.hi	4194d0 <ferror@plt+0x148e0>  // b.pmore
  4194c8:	mov	w0, #0x1                   	// #1
  4194cc:	strb	w0, [sp, #43]
  4194d0:	ldr	w0, [sp, #44]
  4194d4:	add	w0, w0, #0x1
  4194d8:	str	w0, [sp, #44]
  4194dc:	ldr	w1, [sp, #44]
  4194e0:	ldr	w0, [sp, #36]
  4194e4:	cmp	w1, w0
  4194e8:	b.lt	419454 <ferror@plt+0x14864>  // b.tstop
  4194ec:	ldrb	w0, [sp, #43]
  4194f0:	cmp	w0, #0x0
  4194f4:	b.eq	419518 <ferror@plt+0x14928>  // b.none
  4194f8:	ldrb	w0, [sp, #42]
  4194fc:	eor	w0, w0, #0x1
  419500:	and	w0, w0, #0xff
  419504:	cmp	w0, #0x0
  419508:	b.eq	419538 <ferror@plt+0x14948>  // b.none
  41950c:	ldr	x0, [sp, #24]
  419510:	bl	419314 <ferror@plt+0x14724>
  419514:	b	419538 <ferror@plt+0x14948>
  419518:	ldrb	w0, [sp, #42]
  41951c:	cmp	w0, #0x0
  419520:	b.eq	419538 <ferror@plt+0x14948>  // b.none
  419524:	ldr	x0, [sp, #24]
  419528:	bl	419254 <ferror@plt+0x14664>
  41952c:	b	419538 <ferror@plt+0x14948>
  419530:	nop
  419534:	b	41953c <ferror@plt+0x1494c>
  419538:	nop
  41953c:	nop
  419540:	ldp	x29, x30, [sp], #48
  419544:	ret
  419548:	adrp	x0, 462000 <program_name+0xfa8>
  41954c:	add	x0, x0, #0x440
  419550:	str	xzr, [x0]
  419554:	nop
  419558:	ret
  41955c:	stp	x29, x30, [sp, #-32]!
  419560:	mov	x29, sp
  419564:	str	w0, [sp, #28]
  419568:	adrp	x0, 462000 <program_name+0xfa8>
  41956c:	add	x0, x0, #0x440
  419570:	ldr	x1, [x0]
  419574:	adrp	x0, 462000 <program_name+0xfa8>
  419578:	add	x0, x0, #0x438
  41957c:	ldr	x0, [x0]
  419580:	cmp	x1, x0
  419584:	b.cc	4195dc <ferror@plt+0x149ec>  // b.lo, b.ul, b.last
  419588:	adrp	x0, 462000 <program_name+0xfa8>
  41958c:	add	x0, x0, #0x438
  419590:	ldr	x0, [x0]
  419594:	add	x0, x0, #0x5
  419598:	lsl	x1, x0, #1
  41959c:	adrp	x0, 462000 <program_name+0xfa8>
  4195a0:	add	x0, x0, #0x438
  4195a4:	str	x1, [x0]
  4195a8:	adrp	x0, 462000 <program_name+0xfa8>
  4195ac:	add	x0, x0, #0x430
  4195b0:	ldr	x2, [x0]
  4195b4:	adrp	x0, 462000 <program_name+0xfa8>
  4195b8:	add	x0, x0, #0x438
  4195bc:	ldr	x0, [x0]
  4195c0:	mov	x1, x0
  4195c4:	mov	x0, x2
  4195c8:	bl	404560 <xrealloc@plt>
  4195cc:	mov	x1, x0
  4195d0:	adrp	x0, 462000 <program_name+0xfa8>
  4195d4:	add	x0, x0, #0x430
  4195d8:	str	x1, [x0]
  4195dc:	adrp	x0, 462000 <program_name+0xfa8>
  4195e0:	add	x0, x0, #0x430
  4195e4:	ldr	x1, [x0]
  4195e8:	adrp	x0, 462000 <program_name+0xfa8>
  4195ec:	add	x0, x0, #0x440
  4195f0:	ldr	x0, [x0]
  4195f4:	add	x3, x0, #0x1
  4195f8:	adrp	x2, 462000 <program_name+0xfa8>
  4195fc:	add	x2, x2, #0x440
  419600:	str	x3, [x2]
  419604:	add	x0, x1, x0
  419608:	ldr	w1, [sp, #28]
  41960c:	and	w1, w1, #0xff
  419610:	strb	w1, [x0]
  419614:	nop
  419618:	ldp	x29, x30, [sp], #32
  41961c:	ret
  419620:	stp	x29, x30, [sp, #-32]!
  419624:	mov	x29, sp
  419628:	str	x0, [sp, #24]
  41962c:	adrp	x0, 462000 <program_name+0xfa8>
  419630:	add	x0, x0, #0x440
  419634:	ldr	x1, [x0]
  419638:	ldr	x0, [sp, #24]
  41963c:	sub	x1, x1, x0
  419640:	adrp	x0, 462000 <program_name+0xfa8>
  419644:	add	x0, x0, #0x440
  419648:	str	x1, [x0]
  41964c:	b	41966c <ferror@plt+0x14a7c>
  419650:	adrp	x0, 462000 <program_name+0xfa8>
  419654:	add	x0, x0, #0x440
  419658:	ldr	x0, [x0]
  41965c:	sub	x1, x0, #0x1
  419660:	adrp	x0, 462000 <program_name+0xfa8>
  419664:	add	x0, x0, #0x440
  419668:	str	x1, [x0]
  41966c:	adrp	x0, 462000 <program_name+0xfa8>
  419670:	add	x0, x0, #0x440
  419674:	ldr	x0, [x0]
  419678:	cmp	x0, #0x0
  41967c:	b.eq	4196d8 <ferror@plt+0x14ae8>  // b.none
  419680:	adrp	x0, 462000 <program_name+0xfa8>
  419684:	add	x0, x0, #0x430
  419688:	ldr	x1, [x0]
  41968c:	adrp	x0, 462000 <program_name+0xfa8>
  419690:	add	x0, x0, #0x440
  419694:	ldr	x0, [x0]
  419698:	sub	x0, x0, #0x1
  41969c:	add	x0, x1, x0
  4196a0:	ldrb	w0, [x0]
  4196a4:	cmp	w0, #0x20
  4196a8:	b.eq	419650 <ferror@plt+0x14a60>  // b.none
  4196ac:	adrp	x0, 462000 <program_name+0xfa8>
  4196b0:	add	x0, x0, #0x430
  4196b4:	ldr	x1, [x0]
  4196b8:	adrp	x0, 462000 <program_name+0xfa8>
  4196bc:	add	x0, x0, #0x440
  4196c0:	ldr	x0, [x0]
  4196c4:	sub	x0, x0, #0x1
  4196c8:	add	x0, x1, x0
  4196cc:	ldrb	w0, [x0]
  4196d0:	cmp	w0, #0x9
  4196d4:	b.eq	419650 <ferror@plt+0x14a60>  // b.none
  4196d8:	ldr	x0, [sp, #24]
  4196dc:	cmp	x0, #0x0
  4196e0:	b.ne	419758 <ferror@plt+0x14b68>  // b.any
  4196e4:	adrp	x0, 462000 <program_name+0xfa8>
  4196e8:	add	x0, x0, #0x440
  4196ec:	ldr	x1, [x0]
  4196f0:	adrp	x0, 462000 <program_name+0xfa8>
  4196f4:	add	x0, x0, #0x438
  4196f8:	ldr	x0, [x0]
  4196fc:	cmp	x1, x0
  419700:	b.cc	419758 <ferror@plt+0x14b68>  // b.lo, b.ul, b.last
  419704:	adrp	x0, 462000 <program_name+0xfa8>
  419708:	add	x0, x0, #0x438
  41970c:	ldr	x0, [x0]
  419710:	add	x0, x0, #0x5
  419714:	lsl	x1, x0, #1
  419718:	adrp	x0, 462000 <program_name+0xfa8>
  41971c:	add	x0, x0, #0x438
  419720:	str	x1, [x0]
  419724:	adrp	x0, 462000 <program_name+0xfa8>
  419728:	add	x0, x0, #0x430
  41972c:	ldr	x2, [x0]
  419730:	adrp	x0, 462000 <program_name+0xfa8>
  419734:	add	x0, x0, #0x438
  419738:	ldr	x0, [x0]
  41973c:	mov	x1, x0
  419740:	mov	x0, x2
  419744:	bl	404560 <xrealloc@plt>
  419748:	mov	x1, x0
  41974c:	adrp	x0, 462000 <program_name+0xfa8>
  419750:	add	x0, x0, #0x430
  419754:	str	x1, [x0]
  419758:	adrp	x0, 462000 <program_name+0xfa8>
  41975c:	add	x0, x0, #0x430
  419760:	ldr	x1, [x0]
  419764:	adrp	x0, 462000 <program_name+0xfa8>
  419768:	add	x0, x0, #0x440
  41976c:	ldr	x0, [x0]
  419770:	add	x0, x1, x0
  419774:	strb	wzr, [x0]
  419778:	adrp	x0, 462000 <program_name+0xfa8>
  41977c:	add	x0, x0, #0x430
  419780:	ldr	x0, [x0]
  419784:	bl	4077e8 <ferror@plt+0x2bf8>
  419788:	nop
  41978c:	ldp	x29, x30, [sp], #32
  419790:	ret
  419794:	stp	x29, x30, [sp, #-32]!
  419798:	mov	x29, sp
  41979c:	str	x0, [sp, #24]
  4197a0:	ldr	x0, [sp, #24]
  4197a4:	ldr	w0, [x0]
  4197a8:	cmp	w0, #0x0
  4197ac:	b.eq	4197c0 <ferror@plt+0x14bd0>  // b.none
  4197b0:	ldr	x0, [sp, #24]
  4197b4:	ldr	w0, [x0]
  4197b8:	cmp	w0, #0x1
  4197bc:	b.ne	4197d8 <ferror@plt+0x14be8>  // b.any
  4197c0:	ldr	x0, [sp, #24]
  4197c4:	ldr	x0, [x0, #8]
  4197c8:	bl	418680 <ferror@plt+0x13a90>
  4197cc:	ldr	x0, [sp, #24]
  4197d0:	ldr	x0, [x0, #8]
  4197d4:	bl	4048f0 <free@plt>
  4197d8:	nop
  4197dc:	ldp	x29, x30, [sp], #32
  4197e0:	ret
  4197e4:	stp	x29, x30, [sp, #-64]!
  4197e8:	mov	x29, sp
  4197ec:	str	x0, [sp, #24]
  4197f0:	ldr	x0, [sp, #24]
  4197f4:	ldr	w0, [x0]
  4197f8:	cmp	w0, #0x0
  4197fc:	b.eq	419814 <ferror@plt+0x14c24>  // b.none
  419800:	ldr	x0, [sp, #24]
  419804:	ldr	w0, [x0]
  419808:	cmp	w0, #0x1
  41980c:	b.eq	419814 <ferror@plt+0x14c24>  // b.none
  419810:	bl	4047b0 <abort@plt>
  419814:	ldr	x0, [sp, #24]
  419818:	ldr	x0, [x0, #8]
  41981c:	ldr	w0, [x0, #4]
  419820:	str	w0, [sp, #44]
  419824:	ldr	w0, [sp, #44]
  419828:	add	w0, w0, #0x1
  41982c:	sxtw	x0, w0
  419830:	bl	404620 <xmalloc@plt>
  419834:	str	x0, [sp, #32]
  419838:	ldr	x0, [sp, #32]
  41983c:	str	x0, [sp, #48]
  419840:	ldr	x0, [sp, #24]
  419844:	ldr	x0, [x0, #8]
  419848:	ldr	x0, [x0, #8]
  41984c:	str	x0, [sp, #56]
  419850:	b	419884 <ferror@plt+0x14c94>
  419854:	ldr	x0, [sp, #48]
  419858:	add	x1, x0, #0x1
  41985c:	str	x1, [sp, #48]
  419860:	ldr	x1, [sp, #56]
  419864:	ldrb	w1, [x1]
  419868:	strb	w1, [x0]
  41986c:	ldr	x0, [sp, #56]
  419870:	add	x0, x0, #0x2
  419874:	str	x0, [sp, #56]
  419878:	ldr	w0, [sp, #44]
  41987c:	sub	w0, w0, #0x1
  419880:	str	w0, [sp, #44]
  419884:	ldr	w0, [sp, #44]
  419888:	cmp	w0, #0x0
  41988c:	b.gt	419854 <ferror@plt+0x14c64>
  419890:	ldr	x0, [sp, #48]
  419894:	strb	wzr, [x0]
  419898:	ldr	x0, [sp, #32]
  41989c:	ldp	x29, x30, [sp], #64
  4198a0:	ret
  4198a4:	sub	sp, sp, #0x170
  4198a8:	stp	x29, x30, [sp, #16]
  4198ac:	add	x29, sp, #0x10
  4198b0:	str	x19, [sp, #32]
  4198b4:	str	x0, [sp, #56]
  4198b8:	str	w1, [sp, #48]
  4198bc:	add	x0, sp, #0x110
  4198c0:	bl	418564 <ferror@plt+0x13974>
  4198c4:	ldr	w0, [sp, #276]
  4198c8:	cmp	w0, #0x7
  4198cc:	b.hi	41a3cc <ferror@plt+0x157dc>  // b.pmore
  4198d0:	cmp	w0, #0x6
  4198d4:	b.cs	419a78 <ferror@plt+0x14e88>  // b.hs, b.nlast
  4198d8:	cmp	w0, #0x5
  4198dc:	b.eq	419910 <ferror@plt+0x14d20>  // b.none
  4198e0:	cmp	w0, #0x5
  4198e4:	b.hi	41a3cc <ferror@plt+0x157dc>  // b.pmore
  4198e8:	cmp	w0, #0x4
  4198ec:	b.eq	419920 <ferror@plt+0x14d30>  // b.none
  4198f0:	cmp	w0, #0x4
  4198f4:	b.hi	41a3cc <ferror@plt+0x157dc>  // b.pmore
  4198f8:	cmp	w0, #0x0
  4198fc:	b.eq	419954 <ferror@plt+0x14d64>  // b.none
  419900:	sub	w0, w0, #0x1
  419904:	cmp	w0, #0x2
  419908:	b.hi	41a3cc <ferror@plt+0x157dc>  // b.pmore
  41990c:	b	419964 <ferror@plt+0x14d74>
  419910:	ldr	x0, [sp, #56]
  419914:	mov	w1, #0x5                   	// #5
  419918:	str	w1, [x0]
  41991c:	b	41a3e0 <ferror@plt+0x157f0>
  419920:	ldr	w0, [sp, #272]
  419924:	cmp	w0, #0xa
  419928:	b.ne	41a3d0 <ferror@plt+0x157e0>  // b.any
  41992c:	adrp	x0, 462000 <program_name+0xfa8>
  419930:	add	x0, x0, #0x44c
  419934:	ldr	w1, [x0]
  419938:	adrp	x0, 462000 <program_name+0xfa8>
  41993c:	add	x0, x0, #0x448
  419940:	ldr	w0, [x0]
  419944:	cmp	w1, w0
  419948:	b.le	41a3d0 <ferror@plt+0x157e0>
  41994c:	bl	407950 <ferror@plt+0x2d60>
  419950:	b	41a3d0 <ferror@plt+0x157e0>
  419954:	ldr	x0, [sp, #56]
  419958:	mov	w1, #0x2                   	// #2
  41995c:	str	w1, [x0]
  419960:	b	41a3e4 <ferror@plt+0x157f4>
  419964:	mov	x0, #0x18                  	// #24
  419968:	bl	404620 <xmalloc@plt>
  41996c:	mov	x1, x0
  419970:	ldr	x0, [sp, #56]
  419974:	str	x1, [x0, #8]
  419978:	ldr	x0, [sp, #56]
  41997c:	ldr	x0, [x0, #8]
  419980:	add	x1, sp, #0x110
  419984:	bl	418718 <ferror@plt+0x13b28>
  419988:	adrp	x0, 463000 <program_name+0x1fa8>
  41998c:	add	x0, x0, #0x598
  419990:	ldr	w1, [x0]
  419994:	adrp	x0, 462000 <program_name+0xfa8>
  419998:	add	x0, x0, #0x44c
  41999c:	str	w1, [x0]
  4199a0:	ldr	x0, [sp, #56]
  4199a4:	ldr	x0, [x0, #8]
  4199a8:	ldrb	w0, [x0, #16]
  4199ac:	eor	w0, w0, #0x1
  4199b0:	and	w0, w0, #0xff
  4199b4:	cmp	w0, #0x0
  4199b8:	b.eq	419a10 <ferror@plt+0x14e20>  // b.none
  4199bc:	ldr	x0, [sp, #56]
  4199c0:	ldr	x0, [x0, #8]
  4199c4:	ldr	w0, [x0, #4]
  4199c8:	cmp	w0, #0x1
  4199cc:	b.ne	419a10 <ferror@plt+0x14e20>  // b.any
  4199d0:	ldr	x0, [sp, #56]
  4199d4:	ldr	x0, [x0, #8]
  4199d8:	ldr	x0, [x0, #8]
  4199dc:	ldrb	w0, [x0, #1]
  4199e0:	cmp	w0, #0x5
  4199e4:	b.ne	419a10 <ferror@plt+0x14e20>  // b.any
  4199e8:	ldr	x0, [sp, #56]
  4199ec:	ldr	x0, [x0, #8]
  4199f0:	bl	418680 <ferror@plt+0x13a90>
  4199f4:	ldr	x0, [sp, #56]
  4199f8:	ldr	x0, [x0, #8]
  4199fc:	bl	4048f0 <free@plt>
  419a00:	ldr	x0, [sp, #56]
  419a04:	mov	w1, #0x3                   	// #3
  419a08:	str	w1, [x0]
  419a0c:	b	41a3e4 <ferror@plt+0x157f4>
  419a10:	adrp	x0, 460000 <default_parse_debrief>
  419a14:	add	x0, x0, #0xde4
  419a18:	ldr	w0, [x0]
  419a1c:	str	w0, [sp, #268]
  419a20:	ldr	x0, [sp, #56]
  419a24:	ldr	x0, [x0, #8]
  419a28:	add	x1, sp, #0x10c
  419a2c:	bl	418e94 <ferror@plt+0x142a4>
  419a30:	cmp	w0, #0x0
  419a34:	b.eq	419a60 <ferror@plt+0x14e70>  // b.none
  419a38:	ldr	x0, [sp, #56]
  419a3c:	ldr	x0, [x0, #8]
  419a40:	bl	418680 <ferror@plt+0x13a90>
  419a44:	ldr	x0, [sp, #56]
  419a48:	ldr	x0, [x0, #8]
  419a4c:	bl	4048f0 <free@plt>
  419a50:	ldr	x0, [sp, #56]
  419a54:	mov	w1, #0x2                   	// #2
  419a58:	str	w1, [x0]
  419a5c:	b	41a3e0 <ferror@plt+0x157f0>
  419a60:	ldr	x0, [sp, #56]
  419a64:	ldr	x0, [x0, #8]
  419a68:	bl	4193d4 <ferror@plt+0x147e4>
  419a6c:	ldr	x0, [sp, #56]
  419a70:	str	wzr, [x0]
  419a74:	b	41a3e4 <ferror@plt+0x157f4>
  419a78:	ldr	w0, [sp, #272]
  419a7c:	cmp	w0, #0x60
  419a80:	b.eq	419e10 <ferror@plt+0x15220>  // b.none
  419a84:	cmp	w0, #0x60
  419a88:	b.gt	41a3c8 <ferror@plt+0x157d8>
  419a8c:	cmp	w0, #0x3b
  419a90:	b.eq	419e58 <ferror@plt+0x15268>  // b.none
  419a94:	cmp	w0, #0x3b
  419a98:	b.gt	41a3c8 <ferror@plt+0x157d8>
  419a9c:	cmp	w0, #0x2c
  419aa0:	b.eq	419ddc <ferror@plt+0x151ec>  // b.none
  419aa4:	cmp	w0, #0x2c
  419aa8:	b.gt	41a3c8 <ferror@plt+0x157d8>
  419aac:	cmp	w0, #0x29
  419ab0:	b.eq	419db4 <ferror@plt+0x151c4>  // b.none
  419ab4:	cmp	w0, #0x29
  419ab8:	b.gt	41a3c8 <ferror@plt+0x157d8>
  419abc:	cmp	w0, #0x28
  419ac0:	b.eq	419af0 <ferror@plt+0x14f00>  // b.none
  419ac4:	cmp	w0, #0x28
  419ac8:	b.gt	41a3c8 <ferror@plt+0x157d8>
  419acc:	cmp	w0, #0x27
  419ad0:	b.eq	419e10 <ferror@plt+0x15220>  // b.none
  419ad4:	cmp	w0, #0x27
  419ad8:	b.gt	41a3c8 <ferror@plt+0x157d8>
  419adc:	cmp	w0, #0x22
  419ae0:	b.eq	419f04 <ferror@plt+0x15314>  // b.none
  419ae4:	cmp	w0, #0x23
  419ae8:	b.eq	41a088 <ferror@plt+0x15498>  // b.none
  419aec:	b	41a3c8 <ferror@plt+0x157d8>
  419af0:	str	wzr, [sp, #364]
  419af4:	str	xzr, [sp, #352]
  419af8:	str	xzr, [sp, #344]
  419afc:	ldr	w0, [sp, #364]
  419b00:	cmp	w0, #0x0
  419b04:	b.ne	419b1c <ferror@plt+0x14f2c>  // b.any
  419b08:	adrp	x0, 461000 <sentence_end_required_spaces>
  419b0c:	add	x0, x0, #0xb10
  419b10:	ldr	w0, [x0]
  419b14:	str	w0, [sp, #216]
  419b18:	b	419b34 <ferror@plt+0x14f44>
  419b1c:	add	x0, sp, #0xf8
  419b20:	bl	40a264 <ferror@plt+0x5674>
  419b24:	mov	w1, w0
  419b28:	ldr	w0, [sp, #48]
  419b2c:	bl	40a178 <ferror@plt+0x5588>
  419b30:	str	w0, [sp, #216]
  419b34:	add	x0, sp, #0xe0
  419b38:	ldr	w1, [sp, #216]
  419b3c:	bl	4198a4 <ferror@plt+0x14cb4>
  419b40:	ldr	w0, [sp, #224]
  419b44:	cmp	w0, #0x4
  419b48:	b.ne	419b8c <ferror@plt+0x14f9c>  // b.any
  419b4c:	ldr	x0, [sp, #56]
  419b50:	mov	w1, #0x2                   	// #2
  419b54:	str	w1, [x0]
  419b58:	adrp	x0, 463000 <program_name+0x1fa8>
  419b5c:	add	x0, x0, #0x598
  419b60:	ldr	w1, [x0]
  419b64:	adrp	x0, 462000 <program_name+0xfa8>
  419b68:	add	x0, x0, #0x44c
  419b6c:	str	w1, [x0]
  419b70:	ldr	x0, [sp, #344]
  419b74:	cmp	x0, #0x0
  419b78:	b.eq	41a3e0 <ferror@plt+0x157f0>  // b.none
  419b7c:	ldr	w1, [sp, #364]
  419b80:	ldr	x0, [sp, #344]
  419b84:	bl	40bea0 <ferror@plt+0x72b0>
  419b88:	b	41a3e0 <ferror@plt+0x157f0>
  419b8c:	ldr	w0, [sp, #224]
  419b90:	cmp	w0, #0x5
  419b94:	b.ne	419ba8 <ferror@plt+0x14fb8>  // b.any
  419b98:	ldr	x0, [sp, #344]
  419b9c:	cmp	x0, #0x0
  419ba0:	b.ne	419d80 <ferror@plt+0x15190>  // b.any
  419ba4:	b	419d8c <ferror@plt+0x1519c>
  419ba8:	ldr	w0, [sp, #364]
  419bac:	cmp	w0, #0x0
  419bb0:	b.ne	419cd0 <ferror@plt+0x150e0>  // b.any
  419bb4:	ldr	w0, [sp, #224]
  419bb8:	cmp	w0, #0x0
  419bbc:	b.ne	419cbc <ferror@plt+0x150cc>  // b.any
  419bc0:	add	x0, sp, #0xe0
  419bc4:	bl	4197e4 <ferror@plt+0x14bf4>
  419bc8:	str	x0, [sp, #288]
  419bcc:	ldr	x0, [sp, #232]
  419bd0:	ldr	w0, [x0, #4]
  419bd4:	str	w0, [sp, #340]
  419bd8:	b	419be8 <ferror@plt+0x14ff8>
  419bdc:	ldr	w0, [sp, #340]
  419be0:	sub	w0, w0, #0x1
  419be4:	str	w0, [sp, #340]
  419be8:	ldr	w0, [sp, #340]
  419bec:	cmp	w0, #0x0
  419bf0:	b.le	419c18 <ferror@plt+0x15028>
  419bf4:	ldr	x0, [sp, #232]
  419bf8:	ldr	x1, [x0, #8]
  419bfc:	ldrsw	x0, [sp, #340]
  419c00:	lsl	x0, x0, #1
  419c04:	sub	x0, x0, #0x2
  419c08:	add	x0, x1, x0
  419c0c:	ldrb	w0, [x0, #1]
  419c10:	cmp	w0, #0x1
  419c14:	b.ne	419bdc <ferror@plt+0x14fec>  // b.any
  419c18:	ldr	w0, [sp, #340]
  419c1c:	str	w0, [sp, #284]
  419c20:	ldrsw	x0, [sp, #284]
  419c24:	ldr	x1, [sp, #288]
  419c28:	add	x19, x1, x0
  419c2c:	ldrsw	x0, [sp, #284]
  419c30:	ldr	x1, [sp, #288]
  419c34:	add	x0, x1, x0
  419c38:	bl	404280 <strlen@plt>
  419c3c:	mov	x1, x0
  419c40:	add	x0, sp, #0xd0
  419c44:	mov	x3, x0
  419c48:	mov	x2, x1
  419c4c:	mov	x1, x19
  419c50:	adrp	x0, 462000 <program_name+0xfa8>
  419c54:	add	x0, x0, #0x3b0
  419c58:	bl	404650 <hash_find_entry@plt>
  419c5c:	cmp	w0, #0x0
  419c60:	b.ne	419c6c <ferror@plt+0x1507c>  // b.any
  419c64:	ldr	x0, [sp, #208]
  419c68:	str	x0, [sp, #352]
  419c6c:	adrp	x0, 462000 <program_name+0xfa8>
  419c70:	add	x0, x0, #0x450
  419c74:	ldr	x0, [x0]
  419c78:	ldr	x1, [sp, #352]
  419c7c:	bl	40b2a4 <ferror@plt+0x66b4>
  419c80:	str	x0, [sp, #344]
  419c84:	adrp	x0, 462000 <program_name+0xfa8>
  419c88:	add	x0, x0, #0x458
  419c8c:	ldr	x19, [x0]
  419c90:	ldr	x0, [sp, #288]
  419c94:	bl	404280 <strlen@plt>
  419c98:	mov	x2, x0
  419c9c:	ldr	x1, [sp, #288]
  419ca0:	mov	x0, x19
  419ca4:	bl	40a32c <ferror@plt+0x573c>
  419ca8:	bl	40a240 <ferror@plt+0x5650>
  419cac:	stp	x0, x1, [sp, #248]
  419cb0:	ldr	x0, [sp, #288]
  419cb4:	bl	4048f0 <free@plt>
  419cb8:	b	419d68 <ferror@plt+0x15178>
  419cbc:	adrp	x0, 460000 <default_parse_debrief>
  419cc0:	add	x0, x0, #0xd38
  419cc4:	ldp	x0, x1, [x0]
  419cc8:	stp	x0, x1, [sp, #248]
  419ccc:	b	419d68 <ferror@plt+0x15178>
  419cd0:	ldr	x0, [sp, #344]
  419cd4:	cmp	x0, #0x0
  419cd8:	b.eq	419d68 <ferror@plt+0x15178>  // b.none
  419cdc:	ldr	w0, [sp, #224]
  419ce0:	cmp	w0, #0x1
  419ce4:	b.ne	419d68 <ferror@plt+0x15178>  // b.any
  419ce8:	add	x0, sp, #0xe0
  419cec:	bl	4197e4 <ferror@plt+0x14bf4>
  419cf0:	str	x0, [sp, #304]
  419cf4:	adrp	x0, 463000 <program_name+0x1fa8>
  419cf8:	add	x0, x0, #0x588
  419cfc:	ldr	x0, [x0]
  419d00:	ldr	w1, [sp, #240]
  419d04:	mov	w3, w1
  419d08:	mov	x2, x0
  419d0c:	mov	w1, #0x2                   	// #2
  419d10:	ldr	x0, [sp, #304]
  419d14:	bl	408964 <ferror@plt+0x3d74>
  419d18:	str	x0, [sp, #296]
  419d1c:	ldr	x0, [sp, #304]
  419d20:	bl	4048f0 <free@plt>
  419d24:	adrp	x0, 463000 <program_name+0x1fa8>
  419d28:	add	x0, x0, #0x588
  419d2c:	ldr	x1, [x0]
  419d30:	ldr	w0, [sp, #240]
  419d34:	sxtw	x2, w0
  419d38:	adrp	x0, 463000 <program_name+0x1fa8>
  419d3c:	add	x0, x0, #0x558
  419d40:	ldr	x0, [x0]
  419d44:	mov	w7, #0x0                   	// #0
  419d48:	mov	x6, x0
  419d4c:	mov	x5, x2
  419d50:	mov	x4, x1
  419d54:	ldr	w3, [sp, #216]
  419d58:	ldr	x2, [sp, #296]
  419d5c:	ldr	w1, [sp, #364]
  419d60:	ldr	x0, [sp, #344]
  419d64:	bl	40bb14 <ferror@plt+0x6f24>
  419d68:	add	x0, sp, #0xe0
  419d6c:	bl	419794 <ferror@plt+0x14ba4>
  419d70:	ldr	w0, [sp, #364]
  419d74:	add	w0, w0, #0x1
  419d78:	str	w0, [sp, #364]
  419d7c:	b	419afc <ferror@plt+0x14f0c>
  419d80:	ldr	w1, [sp, #364]
  419d84:	ldr	x0, [sp, #344]
  419d88:	bl	40bea0 <ferror@plt+0x72b0>
  419d8c:	ldr	x0, [sp, #56]
  419d90:	mov	w1, #0x2                   	// #2
  419d94:	str	w1, [x0]
  419d98:	adrp	x0, 463000 <program_name+0x1fa8>
  419d9c:	add	x0, x0, #0x598
  419da0:	ldr	w1, [x0]
  419da4:	adrp	x0, 462000 <program_name+0xfa8>
  419da8:	add	x0, x0, #0x44c
  419dac:	str	w1, [x0]
  419db0:	b	41a3e4 <ferror@plt+0x157f4>
  419db4:	ldr	x0, [sp, #56]
  419db8:	mov	w1, #0x4                   	// #4
  419dbc:	str	w1, [x0]
  419dc0:	adrp	x0, 463000 <program_name+0x1fa8>
  419dc4:	add	x0, x0, #0x598
  419dc8:	ldr	w1, [x0]
  419dcc:	adrp	x0, 462000 <program_name+0xfa8>
  419dd0:	add	x0, x0, #0x44c
  419dd4:	str	w1, [x0]
  419dd8:	b	41a3e4 <ferror@plt+0x157f4>
  419ddc:	bl	418354 <ferror@plt+0x13764>
  419de0:	str	w0, [sp, #316]
  419de4:	ldr	w0, [sp, #316]
  419de8:	cmn	w0, #0x1
  419dec:	b.eq	419e10 <ferror@plt+0x15220>  // b.none
  419df0:	ldr	w0, [sp, #316]
  419df4:	cmp	w0, #0x40
  419df8:	b.eq	419e10 <ferror@plt+0x15220>  // b.none
  419dfc:	ldr	w0, [sp, #316]
  419e00:	cmp	w0, #0x2e
  419e04:	b.eq	419e10 <ferror@plt+0x15220>  // b.none
  419e08:	ldr	w0, [sp, #316]
  419e0c:	bl	41840c <ferror@plt+0x1381c>
  419e10:	adrp	x0, 461000 <sentence_end_required_spaces>
  419e14:	add	x0, x0, #0xb10
  419e18:	add	x2, sp, #0xb8
  419e1c:	ldr	w1, [x0]
  419e20:	mov	x0, x2
  419e24:	bl	4198a4 <ferror@plt+0x14cb4>
  419e28:	add	x0, sp, #0xb8
  419e2c:	bl	419794 <ferror@plt+0x14ba4>
  419e30:	ldr	x0, [sp, #56]
  419e34:	mov	w1, #0x2                   	// #2
  419e38:	str	w1, [x0]
  419e3c:	adrp	x0, 463000 <program_name+0x1fa8>
  419e40:	add	x0, x0, #0x598
  419e44:	ldr	w1, [x0]
  419e48:	adrp	x0, 462000 <program_name+0xfa8>
  419e4c:	add	x0, x0, #0x44c
  419e50:	str	w1, [x0]
  419e54:	b	41a3e4 <ferror@plt+0x157f4>
  419e58:	mov	w0, #0x1                   	// #1
  419e5c:	strb	w0, [sp, #339]
  419e60:	adrp	x0, 463000 <program_name+0x1fa8>
  419e64:	add	x0, x0, #0x598
  419e68:	ldr	w1, [x0]
  419e6c:	adrp	x0, 462000 <program_name+0xfa8>
  419e70:	add	x0, x0, #0x448
  419e74:	str	w1, [x0]
  419e78:	bl	419548 <ferror@plt+0x14958>
  419e7c:	bl	418354 <ferror@plt+0x13764>
  419e80:	str	w0, [sp, #320]
  419e84:	ldr	w0, [sp, #320]
  419e88:	cmn	w0, #0x1
  419e8c:	b.eq	419ef8 <ferror@plt+0x15308>  // b.none
  419e90:	ldr	w0, [sp, #320]
  419e94:	cmp	w0, #0xa
  419e98:	b.eq	419ef8 <ferror@plt+0x15308>  // b.none
  419e9c:	ldr	w0, [sp, #320]
  419ea0:	cmp	w0, #0x3b
  419ea4:	b.eq	419eac <ferror@plt+0x152bc>  // b.none
  419ea8:	strb	wzr, [sp, #339]
  419eac:	ldrb	w0, [sp, #339]
  419eb0:	eor	w0, w0, #0x1
  419eb4:	and	w0, w0, #0xff
  419eb8:	cmp	w0, #0x0
  419ebc:	b.eq	419e7c <ferror@plt+0x1528c>  // b.none
  419ec0:	adrp	x0, 462000 <program_name+0xfa8>
  419ec4:	add	x0, x0, #0x440
  419ec8:	ldr	x0, [x0]
  419ecc:	cmp	x0, #0x0
  419ed0:	b.ne	419eec <ferror@plt+0x152fc>  // b.any
  419ed4:	ldr	w0, [sp, #320]
  419ed8:	cmp	w0, #0x20
  419edc:	b.eq	419e7c <ferror@plt+0x1528c>  // b.none
  419ee0:	ldr	w0, [sp, #320]
  419ee4:	cmp	w0, #0x9
  419ee8:	b.eq	419e7c <ferror@plt+0x1528c>  // b.none
  419eec:	ldr	w0, [sp, #320]
  419ef0:	bl	41955c <ferror@plt+0x1496c>
  419ef4:	b	419e7c <ferror@plt+0x1528c>
  419ef8:	mov	x0, #0x0                   	// #0
  419efc:	bl	419620 <ferror@plt+0x14a30>
  419f00:	b	41a3dc <ferror@plt+0x157ec>
  419f04:	mov	x0, #0x18                  	// #24
  419f08:	bl	404620 <xmalloc@plt>
  419f0c:	mov	x1, x0
  419f10:	ldr	x0, [sp, #56]
  419f14:	str	x1, [x0, #8]
  419f18:	ldr	x0, [sp, #56]
  419f1c:	ldr	x0, [x0, #8]
  419f20:	bl	418634 <ferror@plt+0x13a44>
  419f24:	adrp	x0, 463000 <program_name+0x1fa8>
  419f28:	add	x0, x0, #0x598
  419f2c:	ldr	w1, [x0]
  419f30:	ldr	x0, [sp, #56]
  419f34:	str	w1, [x0, #16]
  419f38:	bl	418354 <ferror@plt+0x13764>
  419f3c:	str	w0, [sp, #332]
  419f40:	ldr	w0, [sp, #332]
  419f44:	cmn	w0, #0x1
  419f48:	b.eq	419fc0 <ferror@plt+0x153d0>  // b.none
  419f4c:	ldr	w0, [sp, #332]
  419f50:	cmp	w0, #0x22
  419f54:	b.eq	419fc8 <ferror@plt+0x153d8>  // b.none
  419f58:	ldr	w0, [sp, #332]
  419f5c:	cmp	w0, #0x5c
  419f60:	b.ne	419f78 <ferror@plt+0x15388>  // b.any
  419f64:	bl	418354 <ferror@plt+0x13764>
  419f68:	str	w0, [sp, #332]
  419f6c:	ldr	w0, [sp, #332]
  419f70:	cmn	w0, #0x1
  419f74:	b.eq	419fd0 <ferror@plt+0x153e0>  // b.none
  419f78:	ldr	x0, [sp, #56]
  419f7c:	ldr	x0, [x0, #8]
  419f80:	bl	4186a4 <ferror@plt+0x13ab4>
  419f84:	ldr	x0, [sp, #56]
  419f88:	ldr	x0, [x0, #8]
  419f8c:	ldr	x2, [x0, #8]
  419f90:	ldr	x0, [sp, #56]
  419f94:	ldr	x0, [x0, #8]
  419f98:	ldr	w1, [x0, #4]
  419f9c:	add	w3, w1, #0x1
  419fa0:	str	w3, [x0, #4]
  419fa4:	sxtw	x0, w1
  419fa8:	lsl	x0, x0, #1
  419fac:	add	x0, x2, x0
  419fb0:	ldr	w1, [sp, #332]
  419fb4:	and	w1, w1, #0xff
  419fb8:	strb	w1, [x0]
  419fbc:	b	419f38 <ferror@plt+0x15348>
  419fc0:	nop
  419fc4:	b	419fd4 <ferror@plt+0x153e4>
  419fc8:	nop
  419fcc:	b	419fd4 <ferror@plt+0x153e4>
  419fd0:	nop
  419fd4:	ldr	x0, [sp, #56]
  419fd8:	mov	w1, #0x1                   	// #1
  419fdc:	str	w1, [x0]
  419fe0:	adrp	x0, 462000 <program_name+0xfa8>
  419fe4:	add	x0, x0, #0x3ac
  419fe8:	ldrb	w0, [x0]
  419fec:	cmp	w0, #0x0
  419ff0:	b.eq	41a06c <ferror@plt+0x1547c>  // b.none
  419ff4:	adrp	x0, 463000 <program_name+0x1fa8>
  419ff8:	add	x0, x0, #0x588
  419ffc:	ldr	x0, [x0]
  41a000:	str	x0, [sp, #168]
  41a004:	ldr	x0, [sp, #56]
  41a008:	ldr	w0, [x0, #16]
  41a00c:	sxtw	x0, w0
  41a010:	str	x0, [sp, #176]
  41a014:	adrp	x0, 462000 <program_name+0xfa8>
  41a018:	add	x0, x0, #0x450
  41a01c:	ldr	x19, [x0]
  41a020:	ldr	x0, [sp, #56]
  41a024:	bl	4197e4 <ferror@plt+0x14bf4>
  41a028:	mov	x8, x0
  41a02c:	adrp	x0, 463000 <program_name+0x1fa8>
  41a030:	add	x0, x0, #0x558
  41a034:	ldr	x2, [x0]
  41a038:	add	x1, sp, #0xa8
  41a03c:	adrp	x0, 461000 <sentence_end_required_spaces>
  41a040:	add	x0, x0, #0xb10
  41a044:	strb	wzr, [sp]
  41a048:	mov	x7, x2
  41a04c:	mov	x6, #0x0                   	// #0
  41a050:	mov	x5, x1
  41a054:	ldr	w4, [x0]
  41a058:	mov	w3, #0x0                   	// #0
  41a05c:	mov	x2, x8
  41a060:	mov	x1, #0x0                   	// #0
  41a064:	mov	x0, x19
  41a068:	bl	40ce94 <ferror@plt+0x82a4>
  41a06c:	adrp	x0, 463000 <program_name+0x1fa8>
  41a070:	add	x0, x0, #0x598
  41a074:	ldr	w1, [x0]
  41a078:	adrp	x0, 462000 <program_name+0xfa8>
  41a07c:	add	x0, x0, #0x44c
  41a080:	str	w1, [x0]
  41a084:	b	41a3e4 <ferror@plt+0x157f4>
  41a088:	bl	418354 <ferror@plt+0x13764>
  41a08c:	str	w0, [sp, #280]
  41a090:	ldr	w0, [sp, #280]
  41a094:	cmn	w0, #0x1
  41a098:	b.ne	41a0ac <ferror@plt+0x154bc>  // b.any
  41a09c:	ldr	x0, [sp, #56]
  41a0a0:	mov	w1, #0x2                   	// #2
  41a0a4:	str	w1, [x0]
  41a0a8:	b	41a3e4 <ferror@plt+0x157f4>
  41a0ac:	ldr	w0, [sp, #280]
  41a0b0:	cmp	w0, #0x2f
  41a0b4:	b.le	41a0c8 <ferror@plt+0x154d8>
  41a0b8:	ldr	w0, [sp, #280]
  41a0bc:	cmp	w0, #0x39
  41a0c0:	b.gt	41a0c8 <ferror@plt+0x154d8>
  41a0c4:	b	41a088 <ferror@plt+0x15498>
  41a0c8:	ldr	w0, [sp, #280]
  41a0cc:	sub	w0, w0, #0x22
  41a0d0:	cmp	w0, #0x5a
  41a0d4:	b.hi	41a3a0 <ferror@plt+0x157b0>  // b.pmore
  41a0d8:	adrp	x1, 444000 <ferror@plt+0x3f410>
  41a0dc:	add	x1, x1, #0x374
  41a0e0:	ldr	w0, [x1, w0, uxtw #2]
  41a0e4:	adr	x1, 41a0f0 <ferror@plt+0x15500>
  41a0e8:	add	x0, x1, w0, sxtw #2
  41a0ec:	br	x0
  41a0f0:	ldr	w0, [sp, #280]
  41a0f4:	bl	41840c <ferror@plt+0x1381c>
  41a0f8:	adrp	x0, 461000 <sentence_end_required_spaces>
  41a0fc:	add	x0, x0, #0xb10
  41a100:	add	x2, sp, #0x90
  41a104:	ldr	w1, [x0]
  41a108:	mov	x0, x2
  41a10c:	bl	4198a4 <ferror@plt+0x14cb4>
  41a110:	add	x0, sp, #0x90
  41a114:	bl	419794 <ferror@plt+0x14ba4>
  41a118:	ldr	x0, [sp, #56]
  41a11c:	mov	w1, #0x2                   	// #2
  41a120:	str	w1, [x0]
  41a124:	adrp	x0, 463000 <program_name+0x1fa8>
  41a128:	add	x0, x0, #0x598
  41a12c:	ldr	w1, [x0]
  41a130:	adrp	x0, 462000 <program_name+0xfa8>
  41a134:	add	x0, x0, #0x44c
  41a138:	str	w1, [x0]
  41a13c:	b	41a3e4 <ferror@plt+0x157f4>
  41a140:	str	wzr, [sp, #328]
  41a144:	bl	419548 <ferror@plt+0x14958>
  41a148:	bl	418354 <ferror@plt+0x13764>
  41a14c:	str	w0, [sp, #324]
  41a150:	ldr	w0, [sp, #324]
  41a154:	cmn	w0, #0x1
  41a158:	b.eq	41a280 <ferror@plt+0x15690>  // b.none
  41a15c:	ldr	w0, [sp, #324]
  41a160:	cmp	w0, #0x7c
  41a164:	b.ne	41a1d4 <ferror@plt+0x155e4>  // b.any
  41a168:	bl	418354 <ferror@plt+0x13764>
  41a16c:	str	w0, [sp, #324]
  41a170:	ldr	w0, [sp, #324]
  41a174:	cmn	w0, #0x1
  41a178:	b.eq	41a288 <ferror@plt+0x15698>  // b.none
  41a17c:	ldr	w0, [sp, #324]
  41a180:	cmp	w0, #0x23
  41a184:	b.ne	41a1c8 <ferror@plt+0x155d8>  // b.any
  41a188:	ldr	w0, [sp, #328]
  41a18c:	cmp	w0, #0x0
  41a190:	b.ne	41a1a0 <ferror@plt+0x155b0>  // b.any
  41a194:	mov	x0, #0x0                   	// #0
  41a198:	bl	419620 <ferror@plt+0x14a30>
  41a19c:	b	41a294 <ferror@plt+0x156a4>
  41a1a0:	ldr	w0, [sp, #328]
  41a1a4:	sub	w0, w0, #0x1
  41a1a8:	str	w0, [sp, #328]
  41a1ac:	mov	w0, #0x7c                  	// #124
  41a1b0:	bl	41955c <ferror@plt+0x1496c>
  41a1b4:	mov	w0, #0x23                  	// #35
  41a1b8:	bl	41955c <ferror@plt+0x1496c>
  41a1bc:	bl	418354 <ferror@plt+0x13764>
  41a1c0:	str	w0, [sp, #324]
  41a1c4:	b	41a150 <ferror@plt+0x15560>
  41a1c8:	mov	w0, #0x7c                  	// #124
  41a1cc:	bl	41955c <ferror@plt+0x1496c>
  41a1d0:	b	41a150 <ferror@plt+0x15560>
  41a1d4:	ldr	w0, [sp, #324]
  41a1d8:	cmp	w0, #0x23
  41a1dc:	b.ne	41a228 <ferror@plt+0x15638>  // b.any
  41a1e0:	bl	418354 <ferror@plt+0x13764>
  41a1e4:	str	w0, [sp, #324]
  41a1e8:	ldr	w0, [sp, #324]
  41a1ec:	cmn	w0, #0x1
  41a1f0:	b.eq	41a290 <ferror@plt+0x156a0>  // b.none
  41a1f4:	mov	w0, #0x23                  	// #35
  41a1f8:	bl	41955c <ferror@plt+0x1496c>
  41a1fc:	ldr	w0, [sp, #324]
  41a200:	cmp	w0, #0x7c
  41a204:	b.ne	41a150 <ferror@plt+0x15560>  // b.any
  41a208:	ldr	w0, [sp, #328]
  41a20c:	add	w0, w0, #0x1
  41a210:	str	w0, [sp, #328]
  41a214:	mov	w0, #0x7c                  	// #124
  41a218:	bl	41955c <ferror@plt+0x1496c>
  41a21c:	bl	418354 <ferror@plt+0x13764>
  41a220:	str	w0, [sp, #324]
  41a224:	b	41a150 <ferror@plt+0x15560>
  41a228:	adrp	x0, 462000 <program_name+0xfa8>
  41a22c:	add	x0, x0, #0x440
  41a230:	ldr	x0, [x0]
  41a234:	cmp	x0, #0x0
  41a238:	b.ne	41a254 <ferror@plt+0x15664>  // b.any
  41a23c:	ldr	w0, [sp, #324]
  41a240:	cmp	w0, #0x20
  41a244:	b.eq	41a25c <ferror@plt+0x1566c>  // b.none
  41a248:	ldr	w0, [sp, #324]
  41a24c:	cmp	w0, #0x9
  41a250:	b.eq	41a25c <ferror@plt+0x1566c>  // b.none
  41a254:	ldr	w0, [sp, #324]
  41a258:	bl	41955c <ferror@plt+0x1496c>
  41a25c:	ldr	w0, [sp, #324]
  41a260:	cmp	w0, #0xa
  41a264:	b.ne	41a274 <ferror@plt+0x15684>  // b.any
  41a268:	mov	x0, #0x1                   	// #1
  41a26c:	bl	419620 <ferror@plt+0x14a30>
  41a270:	bl	419548 <ferror@plt+0x14958>
  41a274:	bl	418354 <ferror@plt+0x13764>
  41a278:	str	w0, [sp, #324]
  41a27c:	b	41a150 <ferror@plt+0x15560>
  41a280:	nop
  41a284:	b	41a294 <ferror@plt+0x156a4>
  41a288:	nop
  41a28c:	b	41a294 <ferror@plt+0x156a4>
  41a290:	nop
  41a294:	ldr	w0, [sp, #324]
  41a298:	cmn	w0, #0x1
  41a29c:	b.ne	41a2b0 <ferror@plt+0x156c0>  // b.any
  41a2a0:	ldr	x0, [sp, #56]
  41a2a4:	mov	w1, #0x5                   	// #5
  41a2a8:	str	w1, [x0]
  41a2ac:	b	41a3e4 <ferror@plt+0x157f4>
  41a2b0:	adrp	x0, 463000 <program_name+0x1fa8>
  41a2b4:	add	x0, x0, #0x598
  41a2b8:	ldr	w1, [x0]
  41a2bc:	adrp	x0, 462000 <program_name+0xfa8>
  41a2c0:	add	x0, x0, #0x448
  41a2c4:	str	w1, [x0]
  41a2c8:	b	41a3dc <ferror@plt+0x157ec>
  41a2cc:	mov	w0, #0x5c                  	// #92
  41a2d0:	str	w0, [sp, #112]
  41a2d4:	mov	w0, #0x1                   	// #1
  41a2d8:	str	w0, [sp, #116]
  41a2dc:	add	x1, sp, #0x70
  41a2e0:	add	x0, sp, #0x78
  41a2e4:	bl	418718 <ferror@plt+0x13b28>
  41a2e8:	add	x0, sp, #0x78
  41a2ec:	bl	418680 <ferror@plt+0x13a90>
  41a2f0:	ldr	x0, [sp, #56]
  41a2f4:	mov	w1, #0x2                   	// #2
  41a2f8:	str	w1, [x0]
  41a2fc:	adrp	x0, 463000 <program_name+0x1fa8>
  41a300:	add	x0, x0, #0x598
  41a304:	ldr	w1, [x0]
  41a308:	adrp	x0, 462000 <program_name+0xfa8>
  41a30c:	add	x0, x0, #0x44c
  41a310:	str	w1, [x0]
  41a314:	b	41a3e4 <ferror@plt+0x157f4>
  41a318:	add	x0, sp, #0x58
  41a31c:	mov	x1, #0x0                   	// #0
  41a320:	bl	418718 <ferror@plt+0x13b28>
  41a324:	add	x0, sp, #0x58
  41a328:	bl	418680 <ferror@plt+0x13a90>
  41a32c:	ldr	x0, [sp, #56]
  41a330:	mov	w1, #0x2                   	// #2
  41a334:	str	w1, [x0]
  41a338:	adrp	x0, 463000 <program_name+0x1fa8>
  41a33c:	add	x0, x0, #0x598
  41a340:	ldr	w1, [x0]
  41a344:	adrp	x0, 462000 <program_name+0xfa8>
  41a348:	add	x0, x0, #0x44c
  41a34c:	str	w1, [x0]
  41a350:	b	41a3e4 <ferror@plt+0x157f4>
  41a354:	ldr	x0, [sp, #56]
  41a358:	mov	w1, #0x2                   	// #2
  41a35c:	str	w1, [x0]
  41a360:	adrp	x0, 463000 <program_name+0x1fa8>
  41a364:	add	x0, x0, #0x598
  41a368:	ldr	w1, [x0]
  41a36c:	adrp	x0, 462000 <program_name+0xfa8>
  41a370:	add	x0, x0, #0x44c
  41a374:	str	w1, [x0]
  41a378:	b	41a3e4 <ferror@plt+0x157f4>
  41a37c:	adrp	x0, 461000 <sentence_end_required_spaces>
  41a380:	add	x0, x0, #0xb10
  41a384:	add	x2, sp, #0x40
  41a388:	ldr	w1, [x0]
  41a38c:	mov	x0, x2
  41a390:	bl	4198a4 <ferror@plt+0x14cb4>
  41a394:	add	x0, sp, #0x40
  41a398:	bl	419794 <ferror@plt+0x14ba4>
  41a39c:	b	4198bc <ferror@plt+0x14ccc>
  41a3a0:	ldr	x0, [sp, #56]
  41a3a4:	mov	w1, #0x2                   	// #2
  41a3a8:	str	w1, [x0]
  41a3ac:	adrp	x0, 463000 <program_name+0x1fa8>
  41a3b0:	add	x0, x0, #0x598
  41a3b4:	ldr	w1, [x0]
  41a3b8:	adrp	x0, 462000 <program_name+0xfa8>
  41a3bc:	add	x0, x0, #0x44c
  41a3c0:	str	w1, [x0]
  41a3c4:	b	41a3e4 <ferror@plt+0x157f4>
  41a3c8:	bl	4047b0 <abort@plt>
  41a3cc:	bl	4047b0 <abort@plt>
  41a3d0:	nop
  41a3d4:	b	4198bc <ferror@plt+0x14ccc>
  41a3d8:	nop
  41a3dc:	b	4198bc <ferror@plt+0x14ccc>
  41a3e0:	nop
  41a3e4:	ldr	x19, [sp, #32]
  41a3e8:	ldp	x29, x30, [sp, #16]
  41a3ec:	add	sp, sp, #0x170
  41a3f0:	ret
  41a3f4:	stp	x29, x30, [sp, #-96]!
  41a3f8:	mov	x29, sp
  41a3fc:	str	x0, [sp, #56]
  41a400:	str	x1, [sp, #48]
  41a404:	str	x2, [sp, #40]
  41a408:	str	x3, [sp, #32]
  41a40c:	str	x4, [sp, #24]
  41a410:	ldr	x0, [sp, #24]
  41a414:	ldr	x0, [x0]
  41a418:	ldr	x0, [x0]
  41a41c:	ldr	x1, [x0, #8]
  41a420:	adrp	x0, 462000 <program_name+0xfa8>
  41a424:	add	x0, x0, #0x450
  41a428:	str	x1, [x0]
  41a42c:	adrp	x0, 462000 <program_name+0xfa8>
  41a430:	add	x0, x0, #0x428
  41a434:	ldr	x1, [sp, #56]
  41a438:	str	x1, [x0]
  41a43c:	adrp	x0, 463000 <program_name+0x1fa8>
  41a440:	add	x0, x0, #0x590
  41a444:	ldr	x1, [sp, #48]
  41a448:	str	x1, [x0]
  41a44c:	ldr	x0, [sp, #40]
  41a450:	bl	404630 <xstrdup@plt>
  41a454:	mov	x1, x0
  41a458:	adrp	x0, 463000 <program_name+0x1fa8>
  41a45c:	add	x0, x0, #0x588
  41a460:	str	x1, [x0]
  41a464:	adrp	x0, 463000 <program_name+0x1fa8>
  41a468:	add	x0, x0, #0x598
  41a46c:	mov	w1, #0x1                   	// #1
  41a470:	str	w1, [x0]
  41a474:	adrp	x0, 462000 <program_name+0xfa8>
  41a478:	add	x0, x0, #0x448
  41a47c:	mov	w1, #0xffffffff            	// #-1
  41a480:	str	w1, [x0]
  41a484:	adrp	x0, 462000 <program_name+0xfa8>
  41a488:	add	x0, x0, #0x44c
  41a48c:	mov	w1, #0xffffffff            	// #-1
  41a490:	str	w1, [x0]
  41a494:	adrp	x0, 462000 <program_name+0xfa8>
  41a498:	add	x0, x0, #0x458
  41a49c:	ldr	x1, [sp, #32]
  41a4a0:	str	x1, [x0]
  41a4a4:	bl	4182ac <ferror@plt+0x136bc>
  41a4a8:	adrp	x0, 461000 <sentence_end_required_spaces>
  41a4ac:	add	x0, x0, #0xb10
  41a4b0:	add	x2, sp, #0x48
  41a4b4:	ldr	w1, [x0]
  41a4b8:	mov	x0, x2
  41a4bc:	bl	4198a4 <ferror@plt+0x14cb4>
  41a4c0:	ldr	w0, [sp, #72]
  41a4c4:	cmp	w0, #0x5
  41a4c8:	b.eq	41a4f0 <ferror@plt+0x15900>  // b.none
  41a4cc:	add	x0, sp, #0x48
  41a4d0:	bl	419794 <ferror@plt+0x14ba4>
  41a4d4:	adrp	x0, 462000 <program_name+0xfa8>
  41a4d8:	add	x0, x0, #0x428
  41a4dc:	ldr	x0, [x0]
  41a4e0:	bl	4047e0 <feof@plt>
  41a4e4:	cmp	w0, #0x0
  41a4e8:	b.eq	41a4a8 <ferror@plt+0x158b8>  // b.none
  41a4ec:	b	41a4f4 <ferror@plt+0x15904>
  41a4f0:	nop
  41a4f4:	adrp	x0, 462000 <program_name+0xfa8>
  41a4f8:	add	x0, x0, #0x428
  41a4fc:	str	xzr, [x0]
  41a500:	adrp	x0, 463000 <program_name+0x1fa8>
  41a504:	add	x0, x0, #0x590
  41a508:	str	xzr, [x0]
  41a50c:	adrp	x0, 463000 <program_name+0x1fa8>
  41a510:	add	x0, x0, #0x588
  41a514:	str	xzr, [x0]
  41a518:	adrp	x0, 463000 <program_name+0x1fa8>
  41a51c:	add	x0, x0, #0x598
  41a520:	str	wzr, [x0]
  41a524:	nop
  41a528:	ldp	x29, x30, [sp], #96
  41a52c:	ret
  41a530:	adrp	x0, 462000 <program_name+0xfa8>
  41a534:	add	x0, x0, #0x460
  41a538:	mov	w1, #0x1                   	// #1
  41a53c:	strb	w1, [x0]
  41a540:	nop
  41a544:	ret
  41a548:	stp	x29, x30, [sp, #-96]!
  41a54c:	mov	x29, sp
  41a550:	str	x0, [sp, #24]
  41a554:	ldr	x0, [sp, #24]
  41a558:	cmp	x0, #0x0
  41a55c:	b.ne	41a570 <ferror@plt+0x15980>  // b.any
  41a560:	adrp	x0, 460000 <default_parse_debrief>
  41a564:	add	x0, x0, #0xdea
  41a568:	strb	wzr, [x0]
  41a56c:	b	41a604 <ferror@plt+0x15a14>
  41a570:	adrp	x0, 462000 <program_name+0xfa8>
  41a574:	add	x0, x0, #0x468
  41a578:	ldr	x0, [x0, #24]
  41a57c:	cmp	x0, #0x0
  41a580:	b.ne	41a594 <ferror@plt+0x159a4>  // b.any
  41a584:	mov	x1, #0x64                  	// #100
  41a588:	adrp	x0, 462000 <program_name+0xfa8>
  41a58c:	add	x0, x0, #0x468
  41a590:	bl	404370 <hash_init@plt>
  41a594:	add	x1, sp, #0x20
  41a598:	add	x0, sp, #0x50
  41a59c:	mov	x2, x1
  41a5a0:	mov	x1, x0
  41a5a4:	ldr	x0, [sp, #24]
  41a5a8:	bl	40a8b8 <ferror@plt+0x5cc8>
  41a5ac:	mov	w1, #0x3a                  	// #58
  41a5b0:	ldr	x0, [sp, #24]
  41a5b4:	bl	404960 <strchr@plt>
  41a5b8:	str	x0, [sp, #88]
  41a5bc:	ldr	x0, [sp, #88]
  41a5c0:	cmp	x0, #0x0
  41a5c4:	b.eq	41a5d8 <ferror@plt+0x159e8>  // b.none
  41a5c8:	ldr	x0, [sp, #80]
  41a5cc:	ldr	x1, [sp, #88]
  41a5d0:	cmp	x1, x0
  41a5d4:	b.cc	41a604 <ferror@plt+0x15a14>  // b.lo, b.ul, b.last
  41a5d8:	ldr	x1, [sp, #80]
  41a5dc:	ldr	x0, [sp, #24]
  41a5e0:	sub	x0, x1, x0
  41a5e4:	mov	x1, x0
  41a5e8:	add	x0, sp, #0x20
  41a5ec:	mov	x3, x0
  41a5f0:	mov	x2, x1
  41a5f4:	ldr	x1, [sp, #24]
  41a5f8:	adrp	x0, 462000 <program_name+0xfa8>
  41a5fc:	add	x0, x0, #0x468
  41a600:	bl	40ae20 <ferror@plt+0x6230>
  41a604:	nop
  41a608:	ldp	x29, x30, [sp], #96
  41a60c:	ret
  41a610:	stp	x29, x30, [sp, #-16]!
  41a614:	mov	x29, sp
  41a618:	adrp	x0, 460000 <default_parse_debrief>
  41a61c:	add	x0, x0, #0xdea
  41a620:	ldrb	w0, [x0]
  41a624:	cmp	w0, #0x0
  41a628:	b.eq	41a644 <ferror@plt+0x15a54>  // b.none
  41a62c:	adrp	x0, 444000 <ferror@plt+0x3f410>
  41a630:	add	x0, x0, #0x4e0
  41a634:	bl	41a548 <ferror@plt+0x15958>
  41a638:	adrp	x0, 460000 <default_parse_debrief>
  41a63c:	add	x0, x0, #0xdea
  41a640:	strb	wzr, [x0]
  41a644:	nop
  41a648:	ldp	x29, x30, [sp], #16
  41a64c:	ret
  41a650:	stp	x29, x30, [sp, #-16]!
  41a654:	mov	x29, sp
  41a658:	adrp	x0, 444000 <ferror@plt+0x3f410>
  41a65c:	add	x0, x0, #0x4e8
  41a660:	bl	406ea4 <ferror@plt+0x22b4>
  41a664:	adrp	x0, 444000 <ferror@plt+0x3f410>
  41a668:	add	x0, x0, #0x500
  41a66c:	bl	406ea4 <ferror@plt+0x22b4>
  41a670:	nop
  41a674:	ldp	x29, x30, [sp], #16
  41a678:	ret
  41a67c:	stp	x29, x30, [sp, #-48]!
  41a680:	mov	x29, sp
  41a684:	str	x19, [sp, #16]
  41a688:	adrp	x0, 462000 <program_name+0xfa8>
  41a68c:	add	x0, x0, #0x4e0
  41a690:	ldr	x0, [x0]
  41a694:	bl	4046e0 <getc@plt>
  41a698:	str	w0, [sp, #44]
  41a69c:	ldr	w0, [sp, #44]
  41a6a0:	cmn	w0, #0x1
  41a6a4:	b.ne	41a6fc <ferror@plt+0x15b0c>  // b.any
  41a6a8:	adrp	x0, 462000 <program_name+0xfa8>
  41a6ac:	add	x0, x0, #0x4e0
  41a6b0:	ldr	x0, [x0]
  41a6b4:	bl	404bf0 <ferror@plt>
  41a6b8:	cmp	w0, #0x0
  41a6bc:	b.eq	41a724 <ferror@plt+0x15b34>  // b.none
  41a6c0:	bl	404b10 <__errno_location@plt>
  41a6c4:	ldr	w19, [x0]
  41a6c8:	adrp	x0, 444000 <ferror@plt+0x3f410>
  41a6cc:	add	x0, x0, #0x518
  41a6d0:	bl	404b80 <gettext@plt>
  41a6d4:	mov	x1, x0
  41a6d8:	adrp	x0, 463000 <program_name+0x1fa8>
  41a6dc:	add	x0, x0, #0x590
  41a6e0:	ldr	x0, [x0]
  41a6e4:	mov	x3, x0
  41a6e8:	mov	x2, x1
  41a6ec:	mov	w1, w19
  41a6f0:	mov	w0, #0x1                   	// #1
  41a6f4:	bl	4042f0 <error@plt>
  41a6f8:	b	41a724 <ferror@plt+0x15b34>
  41a6fc:	ldr	w0, [sp, #44]
  41a700:	cmp	w0, #0xa
  41a704:	b.ne	41a724 <ferror@plt+0x15b34>  // b.any
  41a708:	adrp	x0, 463000 <program_name+0x1fa8>
  41a70c:	add	x0, x0, #0x598
  41a710:	ldr	w0, [x0]
  41a714:	add	w1, w0, #0x1
  41a718:	adrp	x0, 463000 <program_name+0x1fa8>
  41a71c:	add	x0, x0, #0x598
  41a720:	str	w1, [x0]
  41a724:	ldr	w0, [sp, #44]
  41a728:	ldr	x19, [sp, #16]
  41a72c:	ldp	x29, x30, [sp], #48
  41a730:	ret
  41a734:	stp	x29, x30, [sp, #-32]!
  41a738:	mov	x29, sp
  41a73c:	str	w0, [sp, #28]
  41a740:	ldr	w0, [sp, #28]
  41a744:	cmp	w0, #0xa
  41a748:	b.ne	41a768 <ferror@plt+0x15b78>  // b.any
  41a74c:	adrp	x0, 463000 <program_name+0x1fa8>
  41a750:	add	x0, x0, #0x598
  41a754:	ldr	w0, [x0]
  41a758:	sub	w1, w0, #0x1
  41a75c:	adrp	x0, 463000 <program_name+0x1fa8>
  41a760:	add	x0, x0, #0x598
  41a764:	str	w1, [x0]
  41a768:	adrp	x0, 462000 <program_name+0xfa8>
  41a76c:	add	x0, x0, #0x4e0
  41a770:	ldr	x0, [x0]
  41a774:	mov	x1, x0
  41a778:	ldr	w0, [sp, #28]
  41a77c:	bl	404900 <ungetc@plt>
  41a780:	nop
  41a784:	ldp	x29, x30, [sp], #32
  41a788:	ret
  41a78c:	stp	x29, x30, [sp, #-32]!
  41a790:	mov	x29, sp
  41a794:	str	x0, [sp, #24]
  41a798:	ldr	x0, [sp, #24]
  41a79c:	mov	w1, #0xa                   	// #10
  41a7a0:	str	w1, [x0]
  41a7a4:	ldr	x0, [sp, #24]
  41a7a8:	ldr	w0, [x0]
  41a7ac:	sxtw	x0, w0
  41a7b0:	bl	404620 <xmalloc@plt>
  41a7b4:	mov	x1, x0
  41a7b8:	ldr	x0, [sp, #24]
  41a7bc:	str	x1, [x0, #8]
  41a7c0:	ldr	x0, [sp, #24]
  41a7c4:	str	wzr, [x0, #4]
  41a7c8:	nop
  41a7cc:	ldp	x29, x30, [sp], #32
  41a7d0:	ret
  41a7d4:	stp	x29, x30, [sp, #-32]!
  41a7d8:	mov	x29, sp
  41a7dc:	str	x0, [sp, #24]
  41a7e0:	ldr	x0, [sp, #24]
  41a7e4:	ldr	x0, [x0, #8]
  41a7e8:	bl	4048f0 <free@plt>
  41a7ec:	nop
  41a7f0:	ldp	x29, x30, [sp], #32
  41a7f4:	ret
  41a7f8:	stp	x29, x30, [sp, #-32]!
  41a7fc:	mov	x29, sp
  41a800:	str	x0, [sp, #24]
  41a804:	ldr	x0, [sp, #24]
  41a808:	ldr	w1, [x0, #4]
  41a80c:	ldr	x0, [sp, #24]
  41a810:	ldr	w0, [x0]
  41a814:	cmp	w1, w0
  41a818:	b.ne	41a85c <ferror@plt+0x15c6c>  // b.any
  41a81c:	ldr	x0, [sp, #24]
  41a820:	ldr	w0, [x0]
  41a824:	lsl	w1, w0, #1
  41a828:	ldr	x0, [sp, #24]
  41a82c:	str	w1, [x0]
  41a830:	ldr	x0, [sp, #24]
  41a834:	ldr	x2, [x0, #8]
  41a838:	ldr	x0, [sp, #24]
  41a83c:	ldr	w0, [x0]
  41a840:	sxtw	x0, w0
  41a844:	mov	x1, x0
  41a848:	mov	x0, x2
  41a84c:	bl	404560 <xrealloc@plt>
  41a850:	mov	x1, x0
  41a854:	ldr	x0, [sp, #24]
  41a858:	str	x1, [x0, #8]
  41a85c:	nop
  41a860:	ldp	x29, x30, [sp], #32
  41a864:	ret
  41a868:	sub	sp, sp, #0x20
  41a86c:	str	x0, [sp, #8]
  41a870:	ldr	x0, [sp, #8]
  41a874:	str	x0, [sp, #24]
  41a878:	ldr	x0, [sp, #8]
  41a87c:	ldrb	w0, [x0]
  41a880:	cmp	w0, #0x2b
  41a884:	b.eq	41a898 <ferror@plt+0x15ca8>  // b.none
  41a888:	ldr	x0, [sp, #8]
  41a88c:	ldrb	w0, [x0]
  41a890:	cmp	w0, #0x2d
  41a894:	b.ne	41a8a4 <ferror@plt+0x15cb4>  // b.any
  41a898:	ldr	x0, [sp, #8]
  41a89c:	add	x0, x0, #0x1
  41a8a0:	str	x0, [sp, #8]
  41a8a4:	ldr	x0, [sp, #8]
  41a8a8:	ldrb	w0, [x0]
  41a8ac:	cmp	w0, #0x0
  41a8b0:	b.ne	41a8c8 <ferror@plt+0x15cd8>  // b.any
  41a8b4:	mov	w0, #0x0                   	// #0
  41a8b8:	b	41a928 <ferror@plt+0x15d38>
  41a8bc:	ldr	x0, [sp, #8]
  41a8c0:	add	x0, x0, #0x1
  41a8c4:	str	x0, [sp, #8]
  41a8c8:	ldr	x0, [sp, #8]
  41a8cc:	ldrb	w0, [x0]
  41a8d0:	cmp	w0, #0x2f
  41a8d4:	b.ls	41a8e8 <ferror@plt+0x15cf8>  // b.plast
  41a8d8:	ldr	x0, [sp, #8]
  41a8dc:	ldrb	w0, [x0]
  41a8e0:	cmp	w0, #0x39
  41a8e4:	b.ls	41a8bc <ferror@plt+0x15ccc>  // b.plast
  41a8e8:	ldr	x1, [sp, #8]
  41a8ec:	ldr	x0, [sp, #24]
  41a8f0:	cmp	x1, x0
  41a8f4:	b.ls	41a914 <ferror@plt+0x15d24>  // b.plast
  41a8f8:	ldr	x0, [sp, #8]
  41a8fc:	ldrb	w0, [x0]
  41a900:	cmp	w0, #0x2e
  41a904:	b.ne	41a914 <ferror@plt+0x15d24>  // b.any
  41a908:	ldr	x0, [sp, #8]
  41a90c:	add	x0, x0, #0x1
  41a910:	str	x0, [sp, #8]
  41a914:	ldr	x0, [sp, #8]
  41a918:	ldrb	w0, [x0]
  41a91c:	cmp	w0, #0x0
  41a920:	cset	w0, eq  // eq = none
  41a924:	and	w0, w0, #0xff
  41a928:	add	sp, sp, #0x20
  41a92c:	ret
  41a930:	sub	sp, sp, #0x20
  41a934:	str	x0, [sp, #8]
  41a938:	str	wzr, [sp, #28]
  41a93c:	ldr	x0, [sp, #8]
  41a940:	ldrb	w0, [x0]
  41a944:	cmp	w0, #0x2b
  41a948:	b.eq	41a95c <ferror@plt+0x15d6c>  // b.none
  41a94c:	ldr	x0, [sp, #8]
  41a950:	ldrb	w0, [x0]
  41a954:	cmp	w0, #0x2d
  41a958:	b.ne	41a968 <ferror@plt+0x15d78>  // b.any
  41a95c:	ldr	x0, [sp, #8]
  41a960:	add	x0, x0, #0x1
  41a964:	str	x0, [sp, #8]
  41a968:	ldr	x0, [sp, #8]
  41a96c:	ldrb	w0, [x0]
  41a970:	cmp	w0, #0x2f
  41a974:	b.ls	41a9c0 <ferror@plt+0x15dd0>  // b.plast
  41a978:	ldr	x0, [sp, #8]
  41a97c:	ldrb	w0, [x0]
  41a980:	cmp	w0, #0x39
  41a984:	b.hi	41a9c0 <ferror@plt+0x15dd0>  // b.pmore
  41a988:	ldr	w0, [sp, #28]
  41a98c:	orr	w0, w0, #0x1
  41a990:	str	w0, [sp, #28]
  41a994:	ldr	x0, [sp, #8]
  41a998:	add	x0, x0, #0x1
  41a99c:	str	x0, [sp, #8]
  41a9a0:	ldr	x0, [sp, #8]
  41a9a4:	ldrb	w0, [x0]
  41a9a8:	cmp	w0, #0x2f
  41a9ac:	b.ls	41a9c0 <ferror@plt+0x15dd0>  // b.plast
  41a9b0:	ldr	x0, [sp, #8]
  41a9b4:	ldrb	w0, [x0]
  41a9b8:	cmp	w0, #0x39
  41a9bc:	b.ls	41a994 <ferror@plt+0x15da4>  // b.plast
  41a9c0:	ldr	x0, [sp, #8]
  41a9c4:	ldrb	w0, [x0]
  41a9c8:	cmp	w0, #0x2e
  41a9cc:	b.ne	41a9e8 <ferror@plt+0x15df8>  // b.any
  41a9d0:	ldr	w0, [sp, #28]
  41a9d4:	orr	w0, w0, #0x2
  41a9d8:	str	w0, [sp, #28]
  41a9dc:	ldr	x0, [sp, #8]
  41a9e0:	add	x0, x0, #0x1
  41a9e4:	str	x0, [sp, #8]
  41a9e8:	ldr	x0, [sp, #8]
  41a9ec:	ldrb	w0, [x0]
  41a9f0:	cmp	w0, #0x2f
  41a9f4:	b.ls	41aa40 <ferror@plt+0x15e50>  // b.plast
  41a9f8:	ldr	x0, [sp, #8]
  41a9fc:	ldrb	w0, [x0]
  41aa00:	cmp	w0, #0x39
  41aa04:	b.hi	41aa40 <ferror@plt+0x15e50>  // b.pmore
  41aa08:	ldr	w0, [sp, #28]
  41aa0c:	orr	w0, w0, #0x4
  41aa10:	str	w0, [sp, #28]
  41aa14:	ldr	x0, [sp, #8]
  41aa18:	add	x0, x0, #0x1
  41aa1c:	str	x0, [sp, #8]
  41aa20:	ldr	x0, [sp, #8]
  41aa24:	ldrb	w0, [x0]
  41aa28:	cmp	w0, #0x2f
  41aa2c:	b.ls	41aa40 <ferror@plt+0x15e50>  // b.plast
  41aa30:	ldr	x0, [sp, #8]
  41aa34:	ldrb	w0, [x0]
  41aa38:	cmp	w0, #0x39
  41aa3c:	b.ls	41aa14 <ferror@plt+0x15e24>  // b.plast
  41aa40:	ldr	x0, [sp, #8]
  41aa44:	ldrb	w0, [x0]
  41aa48:	cmp	w0, #0x65
  41aa4c:	b.eq	41aa60 <ferror@plt+0x15e70>  // b.none
  41aa50:	ldr	x0, [sp, #8]
  41aa54:	ldrb	w0, [x0]
  41aa58:	cmp	w0, #0x45
  41aa5c:	b.ne	41aba4 <ferror@plt+0x15fb4>  // b.any
  41aa60:	ldr	w0, [sp, #28]
  41aa64:	orr	w0, w0, #0x8
  41aa68:	str	w0, [sp, #28]
  41aa6c:	ldr	x0, [sp, #8]
  41aa70:	add	x0, x0, #0x1
  41aa74:	str	x0, [sp, #8]
  41aa78:	ldr	x0, [sp, #8]
  41aa7c:	ldrb	w0, [x0]
  41aa80:	cmp	w0, #0x2b
  41aa84:	b.eq	41aa98 <ferror@plt+0x15ea8>  // b.none
  41aa88:	ldr	x0, [sp, #8]
  41aa8c:	ldrb	w0, [x0]
  41aa90:	cmp	w0, #0x2d
  41aa94:	b.ne	41aaa4 <ferror@plt+0x15eb4>  // b.any
  41aa98:	ldr	x0, [sp, #8]
  41aa9c:	add	x0, x0, #0x1
  41aaa0:	str	x0, [sp, #8]
  41aaa4:	ldr	x0, [sp, #8]
  41aaa8:	ldrb	w0, [x0]
  41aaac:	cmp	w0, #0x2f
  41aab0:	b.ls	41ab00 <ferror@plt+0x15f10>  // b.plast
  41aab4:	ldr	x0, [sp, #8]
  41aab8:	ldrb	w0, [x0]
  41aabc:	cmp	w0, #0x39
  41aac0:	b.hi	41ab00 <ferror@plt+0x15f10>  // b.pmore
  41aac4:	ldr	w0, [sp, #28]
  41aac8:	orr	w0, w0, #0x10
  41aacc:	str	w0, [sp, #28]
  41aad0:	ldr	x0, [sp, #8]
  41aad4:	add	x0, x0, #0x1
  41aad8:	str	x0, [sp, #8]
  41aadc:	ldr	x0, [sp, #8]
  41aae0:	ldrb	w0, [x0]
  41aae4:	cmp	w0, #0x2f
  41aae8:	b.ls	41aba0 <ferror@plt+0x15fb0>  // b.plast
  41aaec:	ldr	x0, [sp, #8]
  41aaf0:	ldrb	w0, [x0]
  41aaf4:	cmp	w0, #0x39
  41aaf8:	b.ls	41aad0 <ferror@plt+0x15ee0>  // b.plast
  41aafc:	b	41aba0 <ferror@plt+0x15fb0>
  41ab00:	ldr	x0, [sp, #8]
  41ab04:	sub	x0, x0, #0x1
  41ab08:	ldrb	w0, [x0]
  41ab0c:	cmp	w0, #0x2b
  41ab10:	b.ne	41aba4 <ferror@plt+0x15fb4>  // b.any
  41ab14:	ldr	x0, [sp, #8]
  41ab18:	ldrb	w0, [x0]
  41ab1c:	cmp	w0, #0x49
  41ab20:	b.ne	41ab4c <ferror@plt+0x15f5c>  // b.any
  41ab24:	ldr	x0, [sp, #8]
  41ab28:	add	x0, x0, #0x1
  41ab2c:	ldrb	w0, [x0]
  41ab30:	cmp	w0, #0x4e
  41ab34:	b.ne	41ab4c <ferror@plt+0x15f5c>  // b.any
  41ab38:	ldr	x0, [sp, #8]
  41ab3c:	add	x0, x0, #0x2
  41ab40:	ldrb	w0, [x0]
  41ab44:	cmp	w0, #0x46
  41ab48:	b.eq	41ab84 <ferror@plt+0x15f94>  // b.none
  41ab4c:	ldr	x0, [sp, #8]
  41ab50:	ldrb	w0, [x0]
  41ab54:	cmp	w0, #0x4e
  41ab58:	b.ne	41aba4 <ferror@plt+0x15fb4>  // b.any
  41ab5c:	ldr	x0, [sp, #8]
  41ab60:	add	x0, x0, #0x1
  41ab64:	ldrb	w0, [x0]
  41ab68:	cmp	w0, #0x61
  41ab6c:	b.ne	41aba4 <ferror@plt+0x15fb4>  // b.any
  41ab70:	ldr	x0, [sp, #8]
  41ab74:	add	x0, x0, #0x2
  41ab78:	ldrb	w0, [x0]
  41ab7c:	cmp	w0, #0x4e
  41ab80:	b.ne	41aba4 <ferror@plt+0x15fb4>  // b.any
  41ab84:	ldr	w0, [sp, #28]
  41ab88:	orr	w0, w0, #0x10
  41ab8c:	str	w0, [sp, #28]
  41ab90:	ldr	x0, [sp, #8]
  41ab94:	add	x0, x0, #0x3
  41ab98:	str	x0, [sp, #8]
  41ab9c:	b	41aba4 <ferror@plt+0x15fb4>
  41aba0:	nop
  41aba4:	ldr	x0, [sp, #8]
  41aba8:	ldrb	w0, [x0]
  41abac:	cmp	w0, #0x0
  41abb0:	b.ne	41abf8 <ferror@plt+0x16008>  // b.any
  41abb4:	ldr	w0, [sp, #28]
  41abb8:	cmp	w0, #0x7
  41abbc:	b.eq	41abf0 <ferror@plt+0x16000>  // b.none
  41abc0:	ldr	w0, [sp, #28]
  41abc4:	cmp	w0, #0x6
  41abc8:	b.eq	41abf0 <ferror@plt+0x16000>  // b.none
  41abcc:	ldr	w0, [sp, #28]
  41abd0:	cmp	w0, #0x19
  41abd4:	b.eq	41abf0 <ferror@plt+0x16000>  // b.none
  41abd8:	ldr	w0, [sp, #28]
  41abdc:	cmp	w0, #0x1f
  41abe0:	b.eq	41abf0 <ferror@plt+0x16000>  // b.none
  41abe4:	ldr	w0, [sp, #28]
  41abe8:	cmp	w0, #0x1e
  41abec:	b.ne	41abf8 <ferror@plt+0x16008>  // b.any
  41abf0:	mov	w0, #0x1                   	// #1
  41abf4:	b	41abfc <ferror@plt+0x1600c>
  41abf8:	mov	w0, #0x0                   	// #0
  41abfc:	and	w0, w0, #0x1
  41ac00:	and	w0, w0, #0xff
  41ac04:	add	sp, sp, #0x20
  41ac08:	ret
  41ac0c:	stp	x29, x30, [sp, #-48]!
  41ac10:	mov	x29, sp
  41ac14:	str	x0, [sp, #24]
  41ac18:	str	w1, [sp, #20]
  41ac1c:	strb	wzr, [sp, #43]
  41ac20:	ldr	x0, [sp, #24]
  41ac24:	bl	41a78c <ferror@plt+0x15b9c>
  41ac28:	ldr	w0, [sp, #20]
  41ac2c:	str	w0, [sp, #44]
  41ac30:	ldr	w0, [sp, #44]
  41ac34:	cmn	w0, #0x1
  41ac38:	b.eq	41ad14 <ferror@plt+0x16124>  // b.none
  41ac3c:	ldr	w0, [sp, #44]
  41ac40:	cmp	w0, #0x20
  41ac44:	b.le	41ad1c <ferror@plt+0x1612c>
  41ac48:	ldr	w0, [sp, #44]
  41ac4c:	cmp	w0, #0x22
  41ac50:	b.eq	41ad28 <ferror@plt+0x16138>  // b.none
  41ac54:	ldr	w0, [sp, #44]
  41ac58:	cmp	w0, #0x27
  41ac5c:	b.eq	41ad28 <ferror@plt+0x16138>  // b.none
  41ac60:	ldr	w0, [sp, #44]
  41ac64:	cmp	w0, #0x3b
  41ac68:	b.eq	41ad28 <ferror@plt+0x16138>  // b.none
  41ac6c:	ldr	w0, [sp, #44]
  41ac70:	cmp	w0, #0x28
  41ac74:	b.eq	41ad28 <ferror@plt+0x16138>  // b.none
  41ac78:	ldr	w0, [sp, #44]
  41ac7c:	cmp	w0, #0x29
  41ac80:	b.eq	41ad28 <ferror@plt+0x16138>  // b.none
  41ac84:	ldr	w0, [sp, #44]
  41ac88:	cmp	w0, #0x5b
  41ac8c:	b.eq	41ad28 <ferror@plt+0x16138>  // b.none
  41ac90:	ldr	w0, [sp, #44]
  41ac94:	cmp	w0, #0x5d
  41ac98:	b.eq	41ad28 <ferror@plt+0x16138>  // b.none
  41ac9c:	ldr	w0, [sp, #44]
  41aca0:	cmp	w0, #0x23
  41aca4:	b.eq	41ad28 <ferror@plt+0x16138>  // b.none
  41aca8:	ldr	w0, [sp, #44]
  41acac:	cmp	w0, #0x5c
  41acb0:	b.ne	41acd0 <ferror@plt+0x160e0>  // b.any
  41acb4:	mov	w0, #0x1                   	// #1
  41acb8:	strb	w0, [sp, #43]
  41acbc:	bl	41a67c <ferror@plt+0x15a8c>
  41acc0:	str	w0, [sp, #44]
  41acc4:	ldr	w0, [sp, #44]
  41acc8:	cmn	w0, #0x1
  41accc:	b.eq	41ad24 <ferror@plt+0x16134>  // b.none
  41acd0:	ldr	x0, [sp, #24]
  41acd4:	bl	41a7f8 <ferror@plt+0x15c08>
  41acd8:	ldr	x0, [sp, #24]
  41acdc:	ldr	x1, [x0, #8]
  41ace0:	ldr	x0, [sp, #24]
  41ace4:	ldr	w0, [x0, #4]
  41ace8:	add	w3, w0, #0x1
  41acec:	ldr	x2, [sp, #24]
  41acf0:	str	w3, [x2, #4]
  41acf4:	sxtw	x0, w0
  41acf8:	add	x0, x1, x0
  41acfc:	ldr	w1, [sp, #44]
  41ad00:	and	w1, w1, #0xff
  41ad04:	strb	w1, [x0]
  41ad08:	bl	41a67c <ferror@plt+0x15a8c>
  41ad0c:	str	w0, [sp, #44]
  41ad10:	b	41ac30 <ferror@plt+0x16040>
  41ad14:	nop
  41ad18:	b	41ad28 <ferror@plt+0x16138>
  41ad1c:	nop
  41ad20:	b	41ad28 <ferror@plt+0x16138>
  41ad24:	nop
  41ad28:	ldr	w0, [sp, #44]
  41ad2c:	cmn	w0, #0x1
  41ad30:	b.eq	41ad3c <ferror@plt+0x1614c>  // b.none
  41ad34:	ldr	w0, [sp, #44]
  41ad38:	bl	41a734 <ferror@plt+0x15b44>
  41ad3c:	ldrb	w0, [sp, #43]
  41ad40:	cmp	w0, #0x0
  41ad44:	b.eq	41ad50 <ferror@plt+0x16160>  // b.none
  41ad48:	mov	w0, #0x1                   	// #1
  41ad4c:	b	41adb0 <ferror@plt+0x161c0>
  41ad50:	ldr	x0, [sp, #24]
  41ad54:	bl	41a7f8 <ferror@plt+0x15c08>
  41ad58:	ldr	x0, [sp, #24]
  41ad5c:	ldr	x1, [x0, #8]
  41ad60:	ldr	x0, [sp, #24]
  41ad64:	ldr	w0, [x0, #4]
  41ad68:	sxtw	x0, w0
  41ad6c:	add	x0, x1, x0
  41ad70:	strb	wzr, [x0]
  41ad74:	ldr	x0, [sp, #24]
  41ad78:	ldr	x0, [x0, #8]
  41ad7c:	bl	41a868 <ferror@plt+0x15c78>
  41ad80:	and	w0, w0, #0xff
  41ad84:	cmp	w0, #0x0
  41ad88:	b.ne	41ada4 <ferror@plt+0x161b4>  // b.any
  41ad8c:	ldr	x0, [sp, #24]
  41ad90:	ldr	x0, [x0, #8]
  41ad94:	bl	41a930 <ferror@plt+0x15d40>
  41ad98:	and	w0, w0, #0xff
  41ad9c:	cmp	w0, #0x0
  41ada0:	b.eq	41adac <ferror@plt+0x161bc>  // b.none
  41ada4:	mov	w0, #0x0                   	// #0
  41ada8:	b	41adb0 <ferror@plt+0x161c0>
  41adac:	mov	w0, #0x1                   	// #1
  41adb0:	ldp	x29, x30, [sp], #48
  41adb4:	ret
  41adb8:	adrp	x0, 462000 <program_name+0xfa8>
  41adbc:	add	x0, x0, #0x4f8
  41adc0:	str	xzr, [x0]
  41adc4:	nop
  41adc8:	ret
  41adcc:	stp	x29, x30, [sp, #-32]!
  41add0:	mov	x29, sp
  41add4:	str	w0, [sp, #28]
  41add8:	adrp	x0, 462000 <program_name+0xfa8>
  41addc:	add	x0, x0, #0x4f8
  41ade0:	ldr	x1, [x0]
  41ade4:	adrp	x0, 462000 <program_name+0xfa8>
  41ade8:	add	x0, x0, #0x4f0
  41adec:	ldr	x0, [x0]
  41adf0:	cmp	x1, x0
  41adf4:	b.cc	41ae4c <ferror@plt+0x1625c>  // b.lo, b.ul, b.last
  41adf8:	adrp	x0, 462000 <program_name+0xfa8>
  41adfc:	add	x0, x0, #0x4f0
  41ae00:	ldr	x0, [x0]
  41ae04:	add	x0, x0, #0x5
  41ae08:	lsl	x1, x0, #1
  41ae0c:	adrp	x0, 462000 <program_name+0xfa8>
  41ae10:	add	x0, x0, #0x4f0
  41ae14:	str	x1, [x0]
  41ae18:	adrp	x0, 462000 <program_name+0xfa8>
  41ae1c:	add	x0, x0, #0x4e8
  41ae20:	ldr	x2, [x0]
  41ae24:	adrp	x0, 462000 <program_name+0xfa8>
  41ae28:	add	x0, x0, #0x4f0
  41ae2c:	ldr	x0, [x0]
  41ae30:	mov	x1, x0
  41ae34:	mov	x0, x2
  41ae38:	bl	404560 <xrealloc@plt>
  41ae3c:	mov	x1, x0
  41ae40:	adrp	x0, 462000 <program_name+0xfa8>
  41ae44:	add	x0, x0, #0x4e8
  41ae48:	str	x1, [x0]
  41ae4c:	adrp	x0, 462000 <program_name+0xfa8>
  41ae50:	add	x0, x0, #0x4e8
  41ae54:	ldr	x1, [x0]
  41ae58:	adrp	x0, 462000 <program_name+0xfa8>
  41ae5c:	add	x0, x0, #0x4f8
  41ae60:	ldr	x0, [x0]
  41ae64:	add	x3, x0, #0x1
  41ae68:	adrp	x2, 462000 <program_name+0xfa8>
  41ae6c:	add	x2, x2, #0x4f8
  41ae70:	str	x3, [x2]
  41ae74:	add	x0, x1, x0
  41ae78:	ldr	w1, [sp, #28]
  41ae7c:	and	w1, w1, #0xff
  41ae80:	strb	w1, [x0]
  41ae84:	nop
  41ae88:	ldp	x29, x30, [sp], #32
  41ae8c:	ret
  41ae90:	stp	x29, x30, [sp, #-32]!
  41ae94:	mov	x29, sp
  41ae98:	str	x0, [sp, #24]
  41ae9c:	adrp	x0, 462000 <program_name+0xfa8>
  41aea0:	add	x0, x0, #0x4f8
  41aea4:	ldr	x1, [x0]
  41aea8:	ldr	x0, [sp, #24]
  41aeac:	sub	x1, x1, x0
  41aeb0:	adrp	x0, 462000 <program_name+0xfa8>
  41aeb4:	add	x0, x0, #0x4f8
  41aeb8:	str	x1, [x0]
  41aebc:	b	41aedc <ferror@plt+0x162ec>
  41aec0:	adrp	x0, 462000 <program_name+0xfa8>
  41aec4:	add	x0, x0, #0x4f8
  41aec8:	ldr	x0, [x0]
  41aecc:	sub	x1, x0, #0x1
  41aed0:	adrp	x0, 462000 <program_name+0xfa8>
  41aed4:	add	x0, x0, #0x4f8
  41aed8:	str	x1, [x0]
  41aedc:	adrp	x0, 462000 <program_name+0xfa8>
  41aee0:	add	x0, x0, #0x4f8
  41aee4:	ldr	x0, [x0]
  41aee8:	cmp	x0, #0x0
  41aeec:	b.eq	41af48 <ferror@plt+0x16358>  // b.none
  41aef0:	adrp	x0, 462000 <program_name+0xfa8>
  41aef4:	add	x0, x0, #0x4e8
  41aef8:	ldr	x1, [x0]
  41aefc:	adrp	x0, 462000 <program_name+0xfa8>
  41af00:	add	x0, x0, #0x4f8
  41af04:	ldr	x0, [x0]
  41af08:	sub	x0, x0, #0x1
  41af0c:	add	x0, x1, x0
  41af10:	ldrb	w0, [x0]
  41af14:	cmp	w0, #0x20
  41af18:	b.eq	41aec0 <ferror@plt+0x162d0>  // b.none
  41af1c:	adrp	x0, 462000 <program_name+0xfa8>
  41af20:	add	x0, x0, #0x4e8
  41af24:	ldr	x1, [x0]
  41af28:	adrp	x0, 462000 <program_name+0xfa8>
  41af2c:	add	x0, x0, #0x4f8
  41af30:	ldr	x0, [x0]
  41af34:	sub	x0, x0, #0x1
  41af38:	add	x0, x1, x0
  41af3c:	ldrb	w0, [x0]
  41af40:	cmp	w0, #0x9
  41af44:	b.eq	41aec0 <ferror@plt+0x162d0>  // b.none
  41af48:	ldr	x0, [sp, #24]
  41af4c:	cmp	x0, #0x0
  41af50:	b.ne	41afc8 <ferror@plt+0x163d8>  // b.any
  41af54:	adrp	x0, 462000 <program_name+0xfa8>
  41af58:	add	x0, x0, #0x4f8
  41af5c:	ldr	x1, [x0]
  41af60:	adrp	x0, 462000 <program_name+0xfa8>
  41af64:	add	x0, x0, #0x4f0
  41af68:	ldr	x0, [x0]
  41af6c:	cmp	x1, x0
  41af70:	b.cc	41afc8 <ferror@plt+0x163d8>  // b.lo, b.ul, b.last
  41af74:	adrp	x0, 462000 <program_name+0xfa8>
  41af78:	add	x0, x0, #0x4f0
  41af7c:	ldr	x0, [x0]
  41af80:	add	x0, x0, #0x5
  41af84:	lsl	x1, x0, #1
  41af88:	adrp	x0, 462000 <program_name+0xfa8>
  41af8c:	add	x0, x0, #0x4f0
  41af90:	str	x1, [x0]
  41af94:	adrp	x0, 462000 <program_name+0xfa8>
  41af98:	add	x0, x0, #0x4e8
  41af9c:	ldr	x2, [x0]
  41afa0:	adrp	x0, 462000 <program_name+0xfa8>
  41afa4:	add	x0, x0, #0x4f0
  41afa8:	ldr	x0, [x0]
  41afac:	mov	x1, x0
  41afb0:	mov	x0, x2
  41afb4:	bl	404560 <xrealloc@plt>
  41afb8:	mov	x1, x0
  41afbc:	adrp	x0, 462000 <program_name+0xfa8>
  41afc0:	add	x0, x0, #0x4e8
  41afc4:	str	x1, [x0]
  41afc8:	adrp	x0, 462000 <program_name+0xfa8>
  41afcc:	add	x0, x0, #0x4e8
  41afd0:	ldr	x1, [x0]
  41afd4:	adrp	x0, 462000 <program_name+0xfa8>
  41afd8:	add	x0, x0, #0x4f8
  41afdc:	ldr	x0, [x0]
  41afe0:	add	x0, x1, x0
  41afe4:	strb	wzr, [x0]
  41afe8:	adrp	x0, 462000 <program_name+0xfa8>
  41afec:	add	x0, x0, #0x4e8
  41aff0:	ldr	x0, [x0]
  41aff4:	bl	4077e8 <ferror@plt+0x2bf8>
  41aff8:	nop
  41affc:	ldp	x29, x30, [sp], #32
  41b000:	ret
  41b004:	stp	x29, x30, [sp, #-32]!
  41b008:	mov	x29, sp
  41b00c:	str	x0, [sp, #24]
  41b010:	ldr	x0, [sp, #24]
  41b014:	ldr	w0, [x0]
  41b018:	cmp	w0, #0x0
  41b01c:	b.eq	41b030 <ferror@plt+0x16440>  // b.none
  41b020:	ldr	x0, [sp, #24]
  41b024:	ldr	w0, [x0]
  41b028:	cmp	w0, #0x1
  41b02c:	b.ne	41b048 <ferror@plt+0x16458>  // b.any
  41b030:	ldr	x0, [sp, #24]
  41b034:	ldr	x0, [x0, #8]
  41b038:	bl	41a7d4 <ferror@plt+0x15be4>
  41b03c:	ldr	x0, [sp, #24]
  41b040:	ldr	x0, [x0, #8]
  41b044:	bl	4048f0 <free@plt>
  41b048:	nop
  41b04c:	ldp	x29, x30, [sp], #32
  41b050:	ret
  41b054:	stp	x29, x30, [sp, #-48]!
  41b058:	mov	x29, sp
  41b05c:	str	x0, [sp, #24]
  41b060:	ldr	x0, [sp, #24]
  41b064:	ldr	w0, [x0]
  41b068:	cmp	w0, #0x0
  41b06c:	b.eq	41b084 <ferror@plt+0x16494>  // b.none
  41b070:	ldr	x0, [sp, #24]
  41b074:	ldr	w0, [x0]
  41b078:	cmp	w0, #0x1
  41b07c:	b.eq	41b084 <ferror@plt+0x16494>  // b.none
  41b080:	bl	4047b0 <abort@plt>
  41b084:	ldr	x0, [sp, #24]
  41b088:	ldr	x0, [x0, #8]
  41b08c:	ldr	w0, [x0, #4]
  41b090:	str	w0, [sp, #44]
  41b094:	ldr	w0, [sp, #44]
  41b098:	add	w0, w0, #0x1
  41b09c:	sxtw	x0, w0
  41b0a0:	bl	404620 <xmalloc@plt>
  41b0a4:	str	x0, [sp, #32]
  41b0a8:	ldr	x0, [sp, #24]
  41b0ac:	ldr	x0, [x0, #8]
  41b0b0:	ldr	x0, [x0, #8]
  41b0b4:	ldrsw	x1, [sp, #44]
  41b0b8:	mov	x2, x1
  41b0bc:	mov	x1, x0
  41b0c0:	ldr	x0, [sp, #32]
  41b0c4:	bl	404220 <memcpy@plt>
  41b0c8:	ldrsw	x0, [sp, #44]
  41b0cc:	ldr	x1, [sp, #32]
  41b0d0:	add	x0, x1, x0
  41b0d4:	strb	wzr, [x0]
  41b0d8:	ldr	x0, [sp, #32]
  41b0dc:	ldp	x29, x30, [sp], #48
  41b0e0:	ret
  41b0e4:	stp	x29, x30, [sp, #-48]!
  41b0e8:	mov	x29, sp
  41b0ec:	str	w0, [sp, #28]
  41b0f0:	strb	w1, [sp, #27]
  41b0f4:	ldr	w0, [sp, #28]
  41b0f8:	sub	w0, w0, #0xa
  41b0fc:	cmp	w0, #0x6e
  41b100:	b.hi	41b5e8 <ferror@plt+0x169f8>  // b.pmore
  41b104:	adrp	x1, 444000 <ferror@plt+0x3f410>
  41b108:	add	x1, x1, #0x534
  41b10c:	ldr	w0, [x1, w0, uxtw #2]
  41b110:	adr	x1, 41b11c <ferror@plt+0x1652c>
  41b114:	add	x0, x1, w0, sxtw #2
  41b118:	br	x0
  41b11c:	mov	w0, #0x7                   	// #7
  41b120:	b	41b5ec <ferror@plt+0x169fc>
  41b124:	mov	w0, #0x8                   	// #8
  41b128:	b	41b5ec <ferror@plt+0x169fc>
  41b12c:	mov	w0, #0x7f                  	// #127
  41b130:	b	41b5ec <ferror@plt+0x169fc>
  41b134:	mov	w0, #0x1b                  	// #27
  41b138:	b	41b5ec <ferror@plt+0x169fc>
  41b13c:	mov	w0, #0xc                   	// #12
  41b140:	b	41b5ec <ferror@plt+0x169fc>
  41b144:	mov	w0, #0xa                   	// #10
  41b148:	b	41b5ec <ferror@plt+0x169fc>
  41b14c:	mov	w0, #0xd                   	// #13
  41b150:	b	41b5ec <ferror@plt+0x169fc>
  41b154:	mov	w0, #0x9                   	// #9
  41b158:	b	41b5ec <ferror@plt+0x169fc>
  41b15c:	mov	w0, #0xb                   	// #11
  41b160:	b	41b5ec <ferror@plt+0x169fc>
  41b164:	mov	w0, #0xfffffffe            	// #-2
  41b168:	b	41b5ec <ferror@plt+0x169fc>
  41b16c:	ldrb	w0, [sp, #27]
  41b170:	cmp	w0, #0x0
  41b174:	b.eq	41b180 <ferror@plt+0x16590>  // b.none
  41b178:	mov	w0, #0xfffffffe            	// #-2
  41b17c:	b	41b5ec <ferror@plt+0x169fc>
  41b180:	mov	w0, #0x20                  	// #32
  41b184:	b	41b5ec <ferror@plt+0x169fc>
  41b188:	bl	41a67c <ferror@plt+0x15a8c>
  41b18c:	str	w0, [sp, #28]
  41b190:	ldr	w0, [sp, #28]
  41b194:	cmn	w0, #0x1
  41b198:	b.ne	41b1a4 <ferror@plt+0x165b4>  // b.any
  41b19c:	mov	w0, #0xffffffff            	// #-1
  41b1a0:	b	41b5ec <ferror@plt+0x169fc>
  41b1a4:	ldr	w0, [sp, #28]
  41b1a8:	cmp	w0, #0x2d
  41b1ac:	b.eq	41b1b8 <ferror@plt+0x165c8>  // b.none
  41b1b0:	ldr	w0, [sp, #28]
  41b1b4:	b	41b5ec <ferror@plt+0x169fc>
  41b1b8:	bl	41a67c <ferror@plt+0x15a8c>
  41b1bc:	str	w0, [sp, #28]
  41b1c0:	ldr	w0, [sp, #28]
  41b1c4:	cmn	w0, #0x1
  41b1c8:	b.ne	41b1d4 <ferror@plt+0x165e4>  // b.any
  41b1cc:	mov	w0, #0xffffffff            	// #-1
  41b1d0:	b	41b5ec <ferror@plt+0x169fc>
  41b1d4:	ldr	w0, [sp, #28]
  41b1d8:	cmp	w0, #0x5c
  41b1dc:	b.ne	41b20c <ferror@plt+0x1661c>  // b.any
  41b1e0:	bl	41a67c <ferror@plt+0x15a8c>
  41b1e4:	str	w0, [sp, #28]
  41b1e8:	ldr	w0, [sp, #28]
  41b1ec:	cmn	w0, #0x1
  41b1f0:	b.ne	41b1fc <ferror@plt+0x1660c>  // b.any
  41b1f4:	mov	w0, #0xffffffff            	// #-1
  41b1f8:	b	41b5ec <ferror@plt+0x169fc>
  41b1fc:	mov	w1, #0x0                   	// #0
  41b200:	ldr	w0, [sp, #28]
  41b204:	bl	41b0e4 <ferror@plt+0x164f4>
  41b208:	str	w0, [sp, #28]
  41b20c:	ldr	w0, [sp, #28]
  41b210:	orr	w0, w0, #0x80
  41b214:	b	41b5ec <ferror@plt+0x169fc>
  41b218:	bl	41a67c <ferror@plt+0x15a8c>
  41b21c:	str	w0, [sp, #28]
  41b220:	ldr	w0, [sp, #28]
  41b224:	cmn	w0, #0x1
  41b228:	b.ne	41b234 <ferror@plt+0x16644>  // b.any
  41b22c:	mov	w0, #0xffffffff            	// #-1
  41b230:	b	41b5ec <ferror@plt+0x169fc>
  41b234:	ldr	w0, [sp, #28]
  41b238:	cmp	w0, #0x2d
  41b23c:	b.eq	41b248 <ferror@plt+0x16658>  // b.none
  41b240:	ldr	w0, [sp, #28]
  41b244:	b	41b5ec <ferror@plt+0x169fc>
  41b248:	bl	41a67c <ferror@plt+0x15a8c>
  41b24c:	str	w0, [sp, #28]
  41b250:	ldr	w0, [sp, #28]
  41b254:	cmn	w0, #0x1
  41b258:	b.ne	41b264 <ferror@plt+0x16674>  // b.any
  41b25c:	mov	w0, #0xffffffff            	// #-1
  41b260:	b	41b5ec <ferror@plt+0x169fc>
  41b264:	ldr	w0, [sp, #28]
  41b268:	cmp	w0, #0x5c
  41b26c:	b.ne	41b29c <ferror@plt+0x166ac>  // b.any
  41b270:	bl	41a67c <ferror@plt+0x15a8c>
  41b274:	str	w0, [sp, #28]
  41b278:	ldr	w0, [sp, #28]
  41b27c:	cmn	w0, #0x1
  41b280:	b.ne	41b28c <ferror@plt+0x1669c>  // b.any
  41b284:	mov	w0, #0xffffffff            	// #-1
  41b288:	b	41b5ec <ferror@plt+0x169fc>
  41b28c:	mov	w1, #0x0                   	// #0
  41b290:	ldr	w0, [sp, #28]
  41b294:	bl	41b0e4 <ferror@plt+0x164f4>
  41b298:	str	w0, [sp, #28]
  41b29c:	ldr	w0, [sp, #28]
  41b2a0:	cmp	w0, #0x60
  41b2a4:	b.le	41b2c0 <ferror@plt+0x166d0>
  41b2a8:	ldr	w0, [sp, #28]
  41b2ac:	cmp	w0, #0x7a
  41b2b0:	b.gt	41b2c0 <ferror@plt+0x166d0>
  41b2b4:	ldr	w0, [sp, #28]
  41b2b8:	sub	w0, w0, #0x20
  41b2bc:	b	41b5ec <ferror@plt+0x169fc>
  41b2c0:	ldr	w0, [sp, #28]
  41b2c4:	b	41b5ec <ferror@plt+0x169fc>
  41b2c8:	bl	41a67c <ferror@plt+0x15a8c>
  41b2cc:	str	w0, [sp, #28]
  41b2d0:	ldr	w0, [sp, #28]
  41b2d4:	cmn	w0, #0x1
  41b2d8:	b.ne	41b2e4 <ferror@plt+0x166f4>  // b.any
  41b2dc:	mov	w0, #0xffffffff            	// #-1
  41b2e0:	b	41b5ec <ferror@plt+0x169fc>
  41b2e4:	ldr	w0, [sp, #28]
  41b2e8:	cmp	w0, #0x2d
  41b2ec:	b.eq	41b2f8 <ferror@plt+0x16708>  // b.none
  41b2f0:	ldr	w0, [sp, #28]
  41b2f4:	b	41b5ec <ferror@plt+0x169fc>
  41b2f8:	bl	41a67c <ferror@plt+0x15a8c>
  41b2fc:	str	w0, [sp, #28]
  41b300:	ldr	w0, [sp, #28]
  41b304:	cmn	w0, #0x1
  41b308:	b.ne	41b314 <ferror@plt+0x16724>  // b.any
  41b30c:	mov	w0, #0xffffffff            	// #-1
  41b310:	b	41b5ec <ferror@plt+0x169fc>
  41b314:	ldr	w0, [sp, #28]
  41b318:	cmp	w0, #0x5c
  41b31c:	b.ne	41b34c <ferror@plt+0x1675c>  // b.any
  41b320:	bl	41a67c <ferror@plt+0x15a8c>
  41b324:	str	w0, [sp, #28]
  41b328:	ldr	w0, [sp, #28]
  41b32c:	cmn	w0, #0x1
  41b330:	b.ne	41b33c <ferror@plt+0x1674c>  // b.any
  41b334:	mov	w0, #0xffffffff            	// #-1
  41b338:	b	41b5ec <ferror@plt+0x169fc>
  41b33c:	mov	w1, #0x0                   	// #0
  41b340:	ldr	w0, [sp, #28]
  41b344:	bl	41b0e4 <ferror@plt+0x164f4>
  41b348:	str	w0, [sp, #28]
  41b34c:	ldr	w0, [sp, #28]
  41b350:	b	41b5ec <ferror@plt+0x169fc>
  41b354:	bl	41a67c <ferror@plt+0x15a8c>
  41b358:	str	w0, [sp, #28]
  41b35c:	ldr	w0, [sp, #28]
  41b360:	cmn	w0, #0x1
  41b364:	b.ne	41b370 <ferror@plt+0x16780>  // b.any
  41b368:	mov	w0, #0xffffffff            	// #-1
  41b36c:	b	41b5ec <ferror@plt+0x169fc>
  41b370:	ldr	w0, [sp, #28]
  41b374:	cmp	w0, #0x2d
  41b378:	b.eq	41b384 <ferror@plt+0x16794>  // b.none
  41b37c:	ldr	w0, [sp, #28]
  41b380:	b	41b5ec <ferror@plt+0x169fc>
  41b384:	bl	41a67c <ferror@plt+0x15a8c>
  41b388:	str	w0, [sp, #28]
  41b38c:	ldr	w0, [sp, #28]
  41b390:	cmn	w0, #0x1
  41b394:	b.ne	41b3a0 <ferror@plt+0x167b0>  // b.any
  41b398:	mov	w0, #0xffffffff            	// #-1
  41b39c:	b	41b5ec <ferror@plt+0x169fc>
  41b3a0:	ldr	w0, [sp, #28]
  41b3a4:	cmp	w0, #0x5c
  41b3a8:	b.ne	41b3d8 <ferror@plt+0x167e8>  // b.any
  41b3ac:	bl	41a67c <ferror@plt+0x15a8c>
  41b3b0:	str	w0, [sp, #28]
  41b3b4:	ldr	w0, [sp, #28]
  41b3b8:	cmn	w0, #0x1
  41b3bc:	b.ne	41b3c8 <ferror@plt+0x167d8>  // b.any
  41b3c0:	mov	w0, #0xffffffff            	// #-1
  41b3c4:	b	41b5ec <ferror@plt+0x169fc>
  41b3c8:	mov	w1, #0x0                   	// #0
  41b3cc:	ldr	w0, [sp, #28]
  41b3d0:	bl	41b0e4 <ferror@plt+0x164f4>
  41b3d4:	str	w0, [sp, #28]
  41b3d8:	ldr	w0, [sp, #28]
  41b3dc:	cmp	w0, #0x3f
  41b3e0:	b.ne	41b3ec <ferror@plt+0x167fc>  // b.any
  41b3e4:	mov	w0, #0x7f                  	// #127
  41b3e8:	b	41b5ec <ferror@plt+0x169fc>
  41b3ec:	ldr	w1, [sp, #28]
  41b3f0:	mov	w0, #0x5f                  	// #95
  41b3f4:	and	w0, w1, w0
  41b3f8:	cmp	w0, #0x40
  41b3fc:	b.le	41b424 <ferror@plt+0x16834>
  41b400:	ldr	w1, [sp, #28]
  41b404:	mov	w0, #0x5f                  	// #95
  41b408:	and	w0, w1, w0
  41b40c:	cmp	w0, #0x5a
  41b410:	b.gt	41b424 <ferror@plt+0x16834>
  41b414:	ldr	w1, [sp, #28]
  41b418:	mov	w0, #0x9f                  	// #159
  41b41c:	and	w0, w1, w0
  41b420:	b	41b5ec <ferror@plt+0x169fc>
  41b424:	ldr	w0, [sp, #28]
  41b428:	and	w0, w0, #0x40
  41b42c:	cmp	w0, #0x0
  41b430:	b.eq	41b454 <ferror@plt+0x16864>  // b.none
  41b434:	ldr	w0, [sp, #28]
  41b438:	and	w0, w0, #0x7f
  41b43c:	cmp	w0, #0x5f
  41b440:	b.gt	41b454 <ferror@plt+0x16864>
  41b444:	ldr	w1, [sp, #28]
  41b448:	mov	w0, #0x9f                  	// #159
  41b44c:	and	w0, w1, w0
  41b450:	b	41b5ec <ferror@plt+0x169fc>
  41b454:	ldr	w0, [sp, #28]
  41b458:	b	41b5ec <ferror@plt+0x169fc>
  41b45c:	ldr	w0, [sp, #28]
  41b460:	sub	w0, w0, #0x30
  41b464:	str	w0, [sp, #44]
  41b468:	bl	41a67c <ferror@plt+0x15a8c>
  41b46c:	str	w0, [sp, #28]
  41b470:	ldr	w0, [sp, #28]
  41b474:	cmn	w0, #0x1
  41b478:	b.eq	41b508 <ferror@plt+0x16918>  // b.none
  41b47c:	ldr	w0, [sp, #28]
  41b480:	cmp	w0, #0x2f
  41b484:	b.le	41b500 <ferror@plt+0x16910>
  41b488:	ldr	w0, [sp, #28]
  41b48c:	cmp	w0, #0x37
  41b490:	b.gt	41b500 <ferror@plt+0x16910>
  41b494:	ldr	w0, [sp, #44]
  41b498:	lsl	w1, w0, #3
  41b49c:	ldr	w0, [sp, #28]
  41b4a0:	sub	w0, w0, #0x30
  41b4a4:	add	w0, w1, w0
  41b4a8:	str	w0, [sp, #44]
  41b4ac:	bl	41a67c <ferror@plt+0x15a8c>
  41b4b0:	str	w0, [sp, #28]
  41b4b4:	ldr	w0, [sp, #28]
  41b4b8:	cmn	w0, #0x1
  41b4bc:	b.eq	41b508 <ferror@plt+0x16918>  // b.none
  41b4c0:	ldr	w0, [sp, #28]
  41b4c4:	cmp	w0, #0x2f
  41b4c8:	b.le	41b4f4 <ferror@plt+0x16904>
  41b4cc:	ldr	w0, [sp, #28]
  41b4d0:	cmp	w0, #0x37
  41b4d4:	b.gt	41b4f4 <ferror@plt+0x16904>
  41b4d8:	ldr	w0, [sp, #44]
  41b4dc:	lsl	w1, w0, #3
  41b4e0:	ldr	w0, [sp, #28]
  41b4e4:	sub	w0, w0, #0x30
  41b4e8:	add	w0, w1, w0
  41b4ec:	str	w0, [sp, #44]
  41b4f0:	b	41b508 <ferror@plt+0x16918>
  41b4f4:	ldr	w0, [sp, #28]
  41b4f8:	bl	41a734 <ferror@plt+0x15b44>
  41b4fc:	b	41b508 <ferror@plt+0x16918>
  41b500:	ldr	w0, [sp, #28]
  41b504:	bl	41a734 <ferror@plt+0x15b44>
  41b508:	ldr	w0, [sp, #44]
  41b50c:	and	w0, w0, #0xff
  41b510:	b	41b5ec <ferror@plt+0x169fc>
  41b514:	str	wzr, [sp, #40]
  41b518:	bl	41a67c <ferror@plt+0x15a8c>
  41b51c:	str	w0, [sp, #28]
  41b520:	ldr	w0, [sp, #28]
  41b524:	cmn	w0, #0x1
  41b528:	b.eq	41b5d8 <ferror@plt+0x169e8>  // b.none
  41b52c:	ldr	w0, [sp, #28]
  41b530:	cmp	w0, #0x2f
  41b534:	b.le	41b560 <ferror@plt+0x16970>
  41b538:	ldr	w0, [sp, #28]
  41b53c:	cmp	w0, #0x39
  41b540:	b.gt	41b560 <ferror@plt+0x16970>
  41b544:	ldr	w0, [sp, #40]
  41b548:	lsl	w1, w0, #4
  41b54c:	ldr	w0, [sp, #28]
  41b550:	sub	w0, w0, #0x30
  41b554:	add	w0, w1, w0
  41b558:	str	w0, [sp, #40]
  41b55c:	b	41b5d4 <ferror@plt+0x169e4>
  41b560:	ldr	w0, [sp, #28]
  41b564:	cmp	w0, #0x40
  41b568:	b.le	41b594 <ferror@plt+0x169a4>
  41b56c:	ldr	w0, [sp, #28]
  41b570:	cmp	w0, #0x46
  41b574:	b.gt	41b594 <ferror@plt+0x169a4>
  41b578:	ldr	w0, [sp, #40]
  41b57c:	lsl	w1, w0, #4
  41b580:	ldr	w0, [sp, #28]
  41b584:	sub	w0, w0, #0x37
  41b588:	add	w0, w1, w0
  41b58c:	str	w0, [sp, #40]
  41b590:	b	41b5d4 <ferror@plt+0x169e4>
  41b594:	ldr	w0, [sp, #28]
  41b598:	cmp	w0, #0x60
  41b59c:	b.le	41b5c8 <ferror@plt+0x169d8>
  41b5a0:	ldr	w0, [sp, #28]
  41b5a4:	cmp	w0, #0x66
  41b5a8:	b.gt	41b5c8 <ferror@plt+0x169d8>
  41b5ac:	ldr	w0, [sp, #40]
  41b5b0:	lsl	w1, w0, #4
  41b5b4:	ldr	w0, [sp, #28]
  41b5b8:	sub	w0, w0, #0x57
  41b5bc:	add	w0, w1, w0
  41b5c0:	str	w0, [sp, #40]
  41b5c4:	b	41b5d4 <ferror@plt+0x169e4>
  41b5c8:	ldr	w0, [sp, #28]
  41b5cc:	bl	41a734 <ferror@plt+0x15b44>
  41b5d0:	b	41b5dc <ferror@plt+0x169ec>
  41b5d4:	b	41b518 <ferror@plt+0x16928>
  41b5d8:	nop
  41b5dc:	ldr	w0, [sp, #40]
  41b5e0:	and	w0, w0, #0xff
  41b5e4:	b	41b5ec <ferror@plt+0x169fc>
  41b5e8:	ldr	w0, [sp, #28]
  41b5ec:	ldp	x29, x30, [sp], #48
  41b5f0:	ret
  41b5f4:	sub	sp, sp, #0x1c0
  41b5f8:	stp	x29, x30, [sp, #16]
  41b5fc:	add	x29, sp, #0x10
  41b600:	str	x19, [sp, #32]
  41b604:	str	x0, [sp, #56]
  41b608:	strb	w1, [sp, #55]
  41b60c:	strb	w2, [sp, #54]
  41b610:	str	w3, [sp, #48]
  41b614:	bl	41a67c <ferror@plt+0x15a8c>
  41b618:	str	w0, [sp, #444]
  41b61c:	ldr	w0, [sp, #444]
  41b620:	cmp	w0, #0x60
  41b624:	b.eq	41bb3c <ferror@plt+0x16f4c>  // b.none
  41b628:	ldr	w0, [sp, #444]
  41b62c:	cmp	w0, #0x60
  41b630:	b.gt	41c5bc <ferror@plt+0x179cc>
  41b634:	ldr	w0, [sp, #444]
  41b638:	cmp	w0, #0x5d
  41b63c:	b.eq	41bac4 <ferror@plt+0x16ed4>  // b.none
  41b640:	ldr	w0, [sp, #444]
  41b644:	cmp	w0, #0x5d
  41b648:	b.gt	41c5bc <ferror@plt+0x179cc>
  41b64c:	ldr	w0, [sp, #444]
  41b650:	cmp	w0, #0x5b
  41b654:	b.eq	41ba30 <ferror@plt+0x16e40>  // b.none
  41b658:	ldr	w0, [sp, #444]
  41b65c:	cmp	w0, #0x5b
  41b660:	b.gt	41c5bc <ferror@plt+0x179cc>
  41b664:	ldr	w0, [sp, #444]
  41b668:	cmp	w0, #0x3f
  41b66c:	b.eq	41bed0 <ferror@plt+0x172e0>  // b.none
  41b670:	ldr	w0, [sp, #444]
  41b674:	cmp	w0, #0x3f
  41b678:	b.gt	41c5bc <ferror@plt+0x179cc>
  41b67c:	ldr	w0, [sp, #444]
  41b680:	cmp	w0, #0x3b
  41b684:	b.eq	41bc30 <ferror@plt+0x17040>  // b.none
  41b688:	ldr	w0, [sp, #444]
  41b68c:	cmp	w0, #0x3b
  41b690:	b.gt	41c5bc <ferror@plt+0x179cc>
  41b694:	ldr	w0, [sp, #444]
  41b698:	cmp	w0, #0x2e
  41b69c:	b.eq	41c53c <ferror@plt+0x1794c>  // b.none
  41b6a0:	ldr	w0, [sp, #444]
  41b6a4:	cmp	w0, #0x2e
  41b6a8:	b.gt	41c5bc <ferror@plt+0x179cc>
  41b6ac:	ldr	w0, [sp, #444]
  41b6b0:	cmp	w0, #0x2c
  41b6b4:	b.eq	41bb98 <ferror@plt+0x16fa8>  // b.none
  41b6b8:	ldr	w0, [sp, #444]
  41b6bc:	cmp	w0, #0x2c
  41b6c0:	b.gt	41c5bc <ferror@plt+0x179cc>
  41b6c4:	ldr	w0, [sp, #444]
  41b6c8:	cmp	w0, #0x29
  41b6cc:	b.eq	41ba08 <ferror@plt+0x16e18>  // b.none
  41b6d0:	ldr	w0, [sp, #444]
  41b6d4:	cmp	w0, #0x29
  41b6d8:	b.gt	41c5bc <ferror@plt+0x179cc>
  41b6dc:	ldr	w0, [sp, #444]
  41b6e0:	cmp	w0, #0x28
  41b6e4:	b.eq	41b790 <ferror@plt+0x16ba0>  // b.none
  41b6e8:	ldr	w0, [sp, #444]
  41b6ec:	cmp	w0, #0x28
  41b6f0:	b.gt	41c5bc <ferror@plt+0x179cc>
  41b6f4:	ldr	w0, [sp, #444]
  41b6f8:	cmp	w0, #0x27
  41b6fc:	b.eq	41baec <ferror@plt+0x16efc>  // b.none
  41b700:	ldr	w0, [sp, #444]
  41b704:	cmp	w0, #0x27
  41b708:	b.gt	41c5bc <ferror@plt+0x179cc>
  41b70c:	ldr	w0, [sp, #444]
  41b710:	cmp	w0, #0x23
  41b714:	b.eq	41bf3c <ferror@plt+0x1734c>  // b.none
  41b718:	ldr	w0, [sp, #444]
  41b71c:	cmp	w0, #0x23
  41b720:	b.gt	41c5bc <ferror@plt+0x179cc>
  41b724:	ldr	w0, [sp, #444]
  41b728:	cmp	w0, #0x22
  41b72c:	b.eq	41bcdc <ferror@plt+0x170ec>  // b.none
  41b730:	ldr	w0, [sp, #444]
  41b734:	cmp	w0, #0x22
  41b738:	b.gt	41c5bc <ferror@plt+0x179cc>
  41b73c:	ldr	w0, [sp, #444]
  41b740:	cmn	w0, #0x1
  41b744:	b.eq	41b758 <ferror@plt+0x16b68>  // b.none
  41b748:	ldr	w0, [sp, #444]
  41b74c:	cmp	w0, #0xa
  41b750:	b.eq	41b768 <ferror@plt+0x16b78>  // b.none
  41b754:	b	41c5bc <ferror@plt+0x179cc>
  41b758:	ldr	x0, [sp, #56]
  41b75c:	mov	w1, #0x6                   	// #6
  41b760:	str	w1, [x0]
  41b764:	b	41c67c <ferror@plt+0x17a8c>
  41b768:	adrp	x0, 462000 <program_name+0xfa8>
  41b76c:	add	x0, x0, #0x504
  41b770:	ldr	w1, [x0]
  41b774:	adrp	x0, 462000 <program_name+0xfa8>
  41b778:	add	x0, x0, #0x500
  41b77c:	ldr	w0, [x0]
  41b780:	cmp	w1, w0
  41b784:	b.le	41c660 <ferror@plt+0x17a70>
  41b788:	bl	407950 <ferror@plt+0x2d60>
  41b78c:	b	41c660 <ferror@plt+0x17a70>
  41b790:	str	wzr, [sp, #440]
  41b794:	str	xzr, [sp, #432]
  41b798:	str	xzr, [sp, #424]
  41b79c:	ldr	w0, [sp, #440]
  41b7a0:	cmp	w0, #0x0
  41b7a4:	b.ne	41b7bc <ferror@plt+0x16bcc>  // b.any
  41b7a8:	adrp	x0, 461000 <sentence_end_required_spaces>
  41b7ac:	add	x0, x0, #0xb10
  41b7b0:	ldr	w0, [x0]
  41b7b4:	str	w0, [sp, #328]
  41b7b8:	b	41b7d4 <ferror@plt+0x16be4>
  41b7bc:	add	x0, sp, #0x168
  41b7c0:	bl	40a264 <ferror@plt+0x5674>
  41b7c4:	mov	w1, w0
  41b7c8:	ldr	w0, [sp, #48]
  41b7cc:	bl	40a178 <ferror@plt+0x5588>
  41b7d0:	str	w0, [sp, #328]
  41b7d4:	ldr	w0, [sp, #440]
  41b7d8:	cmp	w0, #0x0
  41b7dc:	cset	w0, eq  // eq = none
  41b7e0:	and	w1, w0, #0xff
  41b7e4:	add	x0, sp, #0x150
  41b7e8:	ldr	w3, [sp, #328]
  41b7ec:	ldrb	w2, [sp, #54]
  41b7f0:	bl	41b5f4 <ferror@plt+0x16a04>
  41b7f4:	ldr	w0, [sp, #336]
  41b7f8:	cmp	w0, #0x4
  41b7fc:	b.ne	41b840 <ferror@plt+0x16c50>  // b.any
  41b800:	ldr	x0, [sp, #56]
  41b804:	mov	w1, #0x2                   	// #2
  41b808:	str	w1, [x0]
  41b80c:	adrp	x0, 463000 <program_name+0x1fa8>
  41b810:	add	x0, x0, #0x598
  41b814:	ldr	w1, [x0]
  41b818:	adrp	x0, 462000 <program_name+0xfa8>
  41b81c:	add	x0, x0, #0x504
  41b820:	str	w1, [x0]
  41b824:	ldr	x0, [sp, #424]
  41b828:	cmp	x0, #0x0
  41b82c:	b.eq	41c67c <ferror@plt+0x17a8c>  // b.none
  41b830:	ldr	w1, [sp, #440]
  41b834:	ldr	x0, [sp, #424]
  41b838:	bl	40bea0 <ferror@plt+0x72b0>
  41b83c:	b	41c67c <ferror@plt+0x17a8c>
  41b840:	ldr	w0, [sp, #336]
  41b844:	cmp	w0, #0x6
  41b848:	b.ne	41b85c <ferror@plt+0x16c6c>  // b.any
  41b84c:	ldr	x0, [sp, #424]
  41b850:	cmp	x0, #0x0
  41b854:	b.ne	41b9d4 <ferror@plt+0x16de4>  // b.any
  41b858:	b	41b9e0 <ferror@plt+0x16df0>
  41b85c:	ldr	w0, [sp, #440]
  41b860:	cmp	w0, #0x0
  41b864:	b.ne	41b924 <ferror@plt+0x16d34>  // b.any
  41b868:	ldr	w0, [sp, #336]
  41b86c:	cmp	w0, #0x0
  41b870:	b.ne	41b90c <ferror@plt+0x16d1c>  // b.any
  41b874:	add	x0, sp, #0x150
  41b878:	bl	41b054 <ferror@plt+0x16464>
  41b87c:	str	x0, [sp, #384]
  41b880:	ldr	x0, [sp, #384]
  41b884:	bl	404280 <strlen@plt>
  41b888:	mov	x1, x0
  41b88c:	add	x0, sp, #0x140
  41b890:	mov	x3, x0
  41b894:	mov	x2, x1
  41b898:	ldr	x1, [sp, #384]
  41b89c:	adrp	x0, 462000 <program_name+0xfa8>
  41b8a0:	add	x0, x0, #0x468
  41b8a4:	bl	404650 <hash_find_entry@plt>
  41b8a8:	cmp	w0, #0x0
  41b8ac:	b.ne	41b8b8 <ferror@plt+0x16cc8>  // b.any
  41b8b0:	ldr	x0, [sp, #320]
  41b8b4:	str	x0, [sp, #432]
  41b8b8:	adrp	x0, 462000 <program_name+0xfa8>
  41b8bc:	add	x0, x0, #0x508
  41b8c0:	ldr	x0, [x0]
  41b8c4:	ldr	x1, [sp, #432]
  41b8c8:	bl	40b2a4 <ferror@plt+0x66b4>
  41b8cc:	str	x0, [sp, #424]
  41b8d0:	adrp	x0, 462000 <program_name+0xfa8>
  41b8d4:	add	x0, x0, #0x510
  41b8d8:	ldr	x19, [x0]
  41b8dc:	ldr	x0, [sp, #384]
  41b8e0:	bl	404280 <strlen@plt>
  41b8e4:	mov	x2, x0
  41b8e8:	ldr	x1, [sp, #384]
  41b8ec:	mov	x0, x19
  41b8f0:	bl	40a32c <ferror@plt+0x573c>
  41b8f4:	bl	40a240 <ferror@plt+0x5650>
  41b8f8:	add	x2, sp, #0x200
  41b8fc:	stp	x0, x1, [x2, #-152]
  41b900:	ldr	x0, [sp, #384]
  41b904:	bl	4048f0 <free@plt>
  41b908:	b	41b9bc <ferror@plt+0x16dcc>
  41b90c:	adrp	x0, 460000 <default_parse_debrief>
  41b910:	add	x0, x0, #0xd38
  41b914:	ldp	x0, x1, [x0]
  41b918:	add	x2, sp, #0x200
  41b91c:	stp	x0, x1, [x2, #-152]
  41b920:	b	41b9bc <ferror@plt+0x16dcc>
  41b924:	ldr	x0, [sp, #424]
  41b928:	cmp	x0, #0x0
  41b92c:	b.eq	41b9bc <ferror@plt+0x16dcc>  // b.none
  41b930:	ldr	w0, [sp, #336]
  41b934:	cmp	w0, #0x1
  41b938:	b.ne	41b9bc <ferror@plt+0x16dcc>  // b.any
  41b93c:	add	x0, sp, #0x150
  41b940:	bl	41b054 <ferror@plt+0x16464>
  41b944:	str	x0, [sp, #400]
  41b948:	adrp	x0, 463000 <program_name+0x1fa8>
  41b94c:	add	x0, x0, #0x588
  41b950:	ldr	x0, [x0]
  41b954:	ldr	w1, [sp, #352]
  41b958:	mov	w3, w1
  41b95c:	mov	x2, x0
  41b960:	mov	w1, #0x2                   	// #2
  41b964:	ldr	x0, [sp, #400]
  41b968:	bl	408964 <ferror@plt+0x3d74>
  41b96c:	str	x0, [sp, #392]
  41b970:	ldr	x0, [sp, #400]
  41b974:	bl	4048f0 <free@plt>
  41b978:	adrp	x0, 463000 <program_name+0x1fa8>
  41b97c:	add	x0, x0, #0x588
  41b980:	ldr	x1, [x0]
  41b984:	ldr	w0, [sp, #352]
  41b988:	sxtw	x2, w0
  41b98c:	adrp	x0, 463000 <program_name+0x1fa8>
  41b990:	add	x0, x0, #0x558
  41b994:	ldr	x0, [x0]
  41b998:	mov	w7, #0x0                   	// #0
  41b99c:	mov	x6, x0
  41b9a0:	mov	x5, x2
  41b9a4:	mov	x4, x1
  41b9a8:	ldr	w3, [sp, #328]
  41b9ac:	ldr	x2, [sp, #392]
  41b9b0:	ldr	w1, [sp, #440]
  41b9b4:	ldr	x0, [sp, #424]
  41b9b8:	bl	40bb14 <ferror@plt+0x6f24>
  41b9bc:	add	x0, sp, #0x150
  41b9c0:	bl	41b004 <ferror@plt+0x16414>
  41b9c4:	ldr	w0, [sp, #440]
  41b9c8:	add	w0, w0, #0x1
  41b9cc:	str	w0, [sp, #440]
  41b9d0:	b	41b79c <ferror@plt+0x16bac>
  41b9d4:	ldr	w1, [sp, #440]
  41b9d8:	ldr	x0, [sp, #424]
  41b9dc:	bl	40bea0 <ferror@plt+0x72b0>
  41b9e0:	ldr	x0, [sp, #56]
  41b9e4:	mov	w1, #0x2                   	// #2
  41b9e8:	str	w1, [x0]
  41b9ec:	adrp	x0, 463000 <program_name+0x1fa8>
  41b9f0:	add	x0, x0, #0x598
  41b9f4:	ldr	w1, [x0]
  41b9f8:	adrp	x0, 462000 <program_name+0xfa8>
  41b9fc:	add	x0, x0, #0x504
  41ba00:	str	w1, [x0]
  41ba04:	b	41c67c <ferror@plt+0x17a8c>
  41ba08:	ldr	x0, [sp, #56]
  41ba0c:	mov	w1, #0x4                   	// #4
  41ba10:	str	w1, [x0]
  41ba14:	adrp	x0, 463000 <program_name+0x1fa8>
  41ba18:	add	x0, x0, #0x598
  41ba1c:	ldr	w1, [x0]
  41ba20:	adrp	x0, 462000 <program_name+0xfa8>
  41ba24:	add	x0, x0, #0x504
  41ba28:	str	w1, [x0]
  41ba2c:	b	41c67c <ferror@plt+0x17a8c>
  41ba30:	adrp	x0, 461000 <sentence_end_required_spaces>
  41ba34:	add	x0, x0, #0xb10
  41ba38:	add	x4, sp, #0x128
  41ba3c:	ldr	w3, [x0]
  41ba40:	ldrb	w2, [sp, #54]
  41ba44:	mov	w1, #0x0                   	// #0
  41ba48:	mov	x0, x4
  41ba4c:	bl	41b5f4 <ferror@plt+0x16a04>
  41ba50:	ldr	w0, [sp, #296]
  41ba54:	cmp	w0, #0x5
  41ba58:	b.ne	41ba84 <ferror@plt+0x16e94>  // b.any
  41ba5c:	ldr	x0, [sp, #56]
  41ba60:	mov	w1, #0x2                   	// #2
  41ba64:	str	w1, [x0]
  41ba68:	adrp	x0, 463000 <program_name+0x1fa8>
  41ba6c:	add	x0, x0, #0x598
  41ba70:	ldr	w1, [x0]
  41ba74:	adrp	x0, 462000 <program_name+0xfa8>
  41ba78:	add	x0, x0, #0x504
  41ba7c:	str	w1, [x0]
  41ba80:	b	41c67c <ferror@plt+0x17a8c>
  41ba84:	ldr	w0, [sp, #296]
  41ba88:	cmp	w0, #0x6
  41ba8c:	b.ne	41bab8 <ferror@plt+0x16ec8>  // b.any
  41ba90:	ldr	x0, [sp, #56]
  41ba94:	mov	w1, #0x2                   	// #2
  41ba98:	str	w1, [x0]
  41ba9c:	adrp	x0, 463000 <program_name+0x1fa8>
  41baa0:	add	x0, x0, #0x598
  41baa4:	ldr	w1, [x0]
  41baa8:	adrp	x0, 462000 <program_name+0xfa8>
  41baac:	add	x0, x0, #0x504
  41bab0:	str	w1, [x0]
  41bab4:	b	41c67c <ferror@plt+0x17a8c>
  41bab8:	add	x0, sp, #0x128
  41babc:	bl	41b004 <ferror@plt+0x16414>
  41bac0:	b	41ba30 <ferror@plt+0x16e40>
  41bac4:	ldr	x0, [sp, #56]
  41bac8:	mov	w1, #0x5                   	// #5
  41bacc:	str	w1, [x0]
  41bad0:	adrp	x0, 463000 <program_name+0x1fa8>
  41bad4:	add	x0, x0, #0x598
  41bad8:	ldr	w1, [x0]
  41badc:	adrp	x0, 462000 <program_name+0xfa8>
  41bae0:	add	x0, x0, #0x504
  41bae4:	str	w1, [x0]
  41bae8:	b	41c67c <ferror@plt+0x17a8c>
  41baec:	adrp	x0, 461000 <sentence_end_required_spaces>
  41baf0:	add	x0, x0, #0xb10
  41baf4:	add	x4, sp, #0x110
  41baf8:	ldr	w3, [x0]
  41bafc:	ldrb	w2, [sp, #54]
  41bb00:	mov	w1, #0x0                   	// #0
  41bb04:	mov	x0, x4
  41bb08:	bl	41b5f4 <ferror@plt+0x16a04>
  41bb0c:	add	x0, sp, #0x110
  41bb10:	bl	41b004 <ferror@plt+0x16414>
  41bb14:	ldr	x0, [sp, #56]
  41bb18:	mov	w1, #0x2                   	// #2
  41bb1c:	str	w1, [x0]
  41bb20:	adrp	x0, 463000 <program_name+0x1fa8>
  41bb24:	add	x0, x0, #0x598
  41bb28:	ldr	w1, [x0]
  41bb2c:	adrp	x0, 462000 <program_name+0xfa8>
  41bb30:	add	x0, x0, #0x504
  41bb34:	str	w1, [x0]
  41bb38:	b	41c67c <ferror@plt+0x17a8c>
  41bb3c:	ldrb	w0, [sp, #55]
  41bb40:	cmp	w0, #0x0
  41bb44:	b.ne	41c5b0 <ferror@plt+0x179c0>  // b.any
  41bb48:	adrp	x0, 461000 <sentence_end_required_spaces>
  41bb4c:	add	x0, x0, #0xb10
  41bb50:	add	x4, sp, #0xf8
  41bb54:	ldr	w3, [x0]
  41bb58:	mov	w2, #0x1                   	// #1
  41bb5c:	mov	w1, #0x0                   	// #0
  41bb60:	mov	x0, x4
  41bb64:	bl	41b5f4 <ferror@plt+0x16a04>
  41bb68:	add	x0, sp, #0xf8
  41bb6c:	bl	41b004 <ferror@plt+0x16414>
  41bb70:	ldr	x0, [sp, #56]
  41bb74:	mov	w1, #0x2                   	// #2
  41bb78:	str	w1, [x0]
  41bb7c:	adrp	x0, 463000 <program_name+0x1fa8>
  41bb80:	add	x0, x0, #0x598
  41bb84:	ldr	w1, [x0]
  41bb88:	adrp	x0, 462000 <program_name+0xfa8>
  41bb8c:	add	x0, x0, #0x504
  41bb90:	str	w1, [x0]
  41bb94:	b	41c67c <ferror@plt+0x17a8c>
  41bb98:	ldrb	w0, [sp, #54]
  41bb9c:	eor	w0, w0, #0x1
  41bba0:	and	w0, w0, #0xff
  41bba4:	cmp	w0, #0x0
  41bba8:	b.ne	41c5b8 <ferror@plt+0x179c8>  // b.any
  41bbac:	bl	41a67c <ferror@plt+0x15a8c>
  41bbb0:	str	w0, [sp, #408]
  41bbb4:	ldr	w0, [sp, #408]
  41bbb8:	cmn	w0, #0x1
  41bbbc:	b.eq	41bbe0 <ferror@plt+0x16ff0>  // b.none
  41bbc0:	ldr	w0, [sp, #408]
  41bbc4:	cmp	w0, #0x40
  41bbc8:	b.eq	41bbe0 <ferror@plt+0x16ff0>  // b.none
  41bbcc:	ldr	w0, [sp, #408]
  41bbd0:	cmp	w0, #0x2e
  41bbd4:	b.eq	41bbe0 <ferror@plt+0x16ff0>  // b.none
  41bbd8:	ldr	w0, [sp, #408]
  41bbdc:	bl	41a734 <ferror@plt+0x15b44>
  41bbe0:	adrp	x0, 461000 <sentence_end_required_spaces>
  41bbe4:	add	x0, x0, #0xb10
  41bbe8:	add	x4, sp, #0xe0
  41bbec:	ldr	w3, [x0]
  41bbf0:	mov	w2, #0x0                   	// #0
  41bbf4:	mov	w1, #0x0                   	// #0
  41bbf8:	mov	x0, x4
  41bbfc:	bl	41b5f4 <ferror@plt+0x16a04>
  41bc00:	add	x0, sp, #0xe0
  41bc04:	bl	41b004 <ferror@plt+0x16414>
  41bc08:	ldr	x0, [sp, #56]
  41bc0c:	mov	w1, #0x2                   	// #2
  41bc10:	str	w1, [x0]
  41bc14:	adrp	x0, 463000 <program_name+0x1fa8>
  41bc18:	add	x0, x0, #0x598
  41bc1c:	ldr	w1, [x0]
  41bc20:	adrp	x0, 462000 <program_name+0xfa8>
  41bc24:	add	x0, x0, #0x504
  41bc28:	str	w1, [x0]
  41bc2c:	b	41c67c <ferror@plt+0x17a8c>
  41bc30:	mov	w0, #0x1                   	// #1
  41bc34:	strb	w0, [sp, #423]
  41bc38:	adrp	x0, 463000 <program_name+0x1fa8>
  41bc3c:	add	x0, x0, #0x598
  41bc40:	ldr	w1, [x0]
  41bc44:	adrp	x0, 462000 <program_name+0xfa8>
  41bc48:	add	x0, x0, #0x500
  41bc4c:	str	w1, [x0]
  41bc50:	bl	41adb8 <ferror@plt+0x161c8>
  41bc54:	bl	41a67c <ferror@plt+0x15a8c>
  41bc58:	str	w0, [sp, #412]
  41bc5c:	ldr	w0, [sp, #412]
  41bc60:	cmn	w0, #0x1
  41bc64:	b.eq	41bcd0 <ferror@plt+0x170e0>  // b.none
  41bc68:	ldr	w0, [sp, #412]
  41bc6c:	cmp	w0, #0xa
  41bc70:	b.eq	41bcd0 <ferror@plt+0x170e0>  // b.none
  41bc74:	ldr	w0, [sp, #412]
  41bc78:	cmp	w0, #0x3b
  41bc7c:	b.eq	41bc84 <ferror@plt+0x17094>  // b.none
  41bc80:	strb	wzr, [sp, #423]
  41bc84:	ldrb	w0, [sp, #423]
  41bc88:	eor	w0, w0, #0x1
  41bc8c:	and	w0, w0, #0xff
  41bc90:	cmp	w0, #0x0
  41bc94:	b.eq	41bc54 <ferror@plt+0x17064>  // b.none
  41bc98:	adrp	x0, 462000 <program_name+0xfa8>
  41bc9c:	add	x0, x0, #0x4f8
  41bca0:	ldr	x0, [x0]
  41bca4:	cmp	x0, #0x0
  41bca8:	b.ne	41bcc4 <ferror@plt+0x170d4>  // b.any
  41bcac:	ldr	w0, [sp, #412]
  41bcb0:	cmp	w0, #0x20
  41bcb4:	b.eq	41bc54 <ferror@plt+0x17064>  // b.none
  41bcb8:	ldr	w0, [sp, #412]
  41bcbc:	cmp	w0, #0x9
  41bcc0:	b.eq	41bc54 <ferror@plt+0x17064>  // b.none
  41bcc4:	ldr	w0, [sp, #412]
  41bcc8:	bl	41adcc <ferror@plt+0x161dc>
  41bccc:	b	41bc54 <ferror@plt+0x17064>
  41bcd0:	mov	x0, #0x0                   	// #0
  41bcd4:	bl	41ae90 <ferror@plt+0x162a0>
  41bcd8:	b	41c674 <ferror@plt+0x17a84>
  41bcdc:	mov	x0, #0x10                  	// #16
  41bce0:	bl	404620 <xmalloc@plt>
  41bce4:	mov	x1, x0
  41bce8:	ldr	x0, [sp, #56]
  41bcec:	str	x1, [x0, #8]
  41bcf0:	ldr	x0, [sp, #56]
  41bcf4:	ldr	x0, [x0, #8]
  41bcf8:	bl	41a78c <ferror@plt+0x15b9c>
  41bcfc:	adrp	x0, 463000 <program_name+0x1fa8>
  41bd00:	add	x0, x0, #0x598
  41bd04:	ldr	w1, [x0]
  41bd08:	ldr	x0, [sp, #56]
  41bd0c:	str	w1, [x0, #16]
  41bd10:	bl	41a67c <ferror@plt+0x15a8c>
  41bd14:	str	w0, [sp, #380]
  41bd18:	ldr	w0, [sp, #380]
  41bd1c:	cmn	w0, #0x1
  41bd20:	b.eq	41be00 <ferror@plt+0x17210>  // b.none
  41bd24:	ldr	w0, [sp, #380]
  41bd28:	cmp	w0, #0x22
  41bd2c:	b.eq	41be08 <ferror@plt+0x17218>  // b.none
  41bd30:	ldr	w0, [sp, #380]
  41bd34:	cmp	w0, #0x5c
  41bd38:	b.ne	41bdbc <ferror@plt+0x171cc>  // b.any
  41bd3c:	bl	41a67c <ferror@plt+0x15a8c>
  41bd40:	str	w0, [sp, #380]
  41bd44:	ldr	w0, [sp, #380]
  41bd48:	cmn	w0, #0x1
  41bd4c:	b.eq	41be10 <ferror@plt+0x17220>  // b.none
  41bd50:	mov	w1, #0x1                   	// #1
  41bd54:	ldr	w0, [sp, #380]
  41bd58:	bl	41b0e4 <ferror@plt+0x164f4>
  41bd5c:	str	w0, [sp, #380]
  41bd60:	ldr	w0, [sp, #380]
  41bd64:	cmn	w0, #0x1
  41bd68:	b.eq	41be18 <ferror@plt+0x17228>  // b.none
  41bd6c:	ldr	w0, [sp, #380]
  41bd70:	cmn	w0, #0x2
  41bd74:	b.eq	41bd10 <ferror@plt+0x17120>  // b.none
  41bd78:	ldr	x0, [sp, #56]
  41bd7c:	ldr	x0, [x0, #8]
  41bd80:	bl	41a7f8 <ferror@plt+0x15c08>
  41bd84:	ldr	x0, [sp, #56]
  41bd88:	ldr	x0, [x0, #8]
  41bd8c:	ldr	x2, [x0, #8]
  41bd90:	ldr	x0, [sp, #56]
  41bd94:	ldr	x0, [x0, #8]
  41bd98:	ldr	w1, [x0, #4]
  41bd9c:	add	w3, w1, #0x1
  41bda0:	str	w3, [x0, #4]
  41bda4:	sxtw	x0, w1
  41bda8:	add	x0, x2, x0
  41bdac:	ldr	w1, [sp, #380]
  41bdb0:	and	w1, w1, #0xff
  41bdb4:	strb	w1, [x0]
  41bdb8:	b	41bd10 <ferror@plt+0x17120>
  41bdbc:	ldr	x0, [sp, #56]
  41bdc0:	ldr	x0, [x0, #8]
  41bdc4:	bl	41a7f8 <ferror@plt+0x15c08>
  41bdc8:	ldr	x0, [sp, #56]
  41bdcc:	ldr	x0, [x0, #8]
  41bdd0:	ldr	x2, [x0, #8]
  41bdd4:	ldr	x0, [sp, #56]
  41bdd8:	ldr	x0, [x0, #8]
  41bddc:	ldr	w1, [x0, #4]
  41bde0:	add	w3, w1, #0x1
  41bde4:	str	w3, [x0, #4]
  41bde8:	sxtw	x0, w1
  41bdec:	add	x0, x2, x0
  41bdf0:	ldr	w1, [sp, #380]
  41bdf4:	and	w1, w1, #0xff
  41bdf8:	strb	w1, [x0]
  41bdfc:	b	41bd10 <ferror@plt+0x17120>
  41be00:	nop
  41be04:	b	41be1c <ferror@plt+0x1722c>
  41be08:	nop
  41be0c:	b	41be1c <ferror@plt+0x1722c>
  41be10:	nop
  41be14:	b	41be1c <ferror@plt+0x1722c>
  41be18:	nop
  41be1c:	ldr	x0, [sp, #56]
  41be20:	mov	w1, #0x1                   	// #1
  41be24:	str	w1, [x0]
  41be28:	adrp	x0, 462000 <program_name+0xfa8>
  41be2c:	add	x0, x0, #0x460
  41be30:	ldrb	w0, [x0]
  41be34:	cmp	w0, #0x0
  41be38:	b.eq	41beb4 <ferror@plt+0x172c4>  // b.none
  41be3c:	adrp	x0, 463000 <program_name+0x1fa8>
  41be40:	add	x0, x0, #0x588
  41be44:	ldr	x0, [x0]
  41be48:	str	x0, [sp, #208]
  41be4c:	ldr	x0, [sp, #56]
  41be50:	ldr	w0, [x0, #16]
  41be54:	sxtw	x0, w0
  41be58:	str	x0, [sp, #216]
  41be5c:	adrp	x0, 462000 <program_name+0xfa8>
  41be60:	add	x0, x0, #0x508
  41be64:	ldr	x19, [x0]
  41be68:	ldr	x0, [sp, #56]
  41be6c:	bl	41b054 <ferror@plt+0x16464>
  41be70:	mov	x8, x0
  41be74:	adrp	x0, 463000 <program_name+0x1fa8>
  41be78:	add	x0, x0, #0x558
  41be7c:	ldr	x2, [x0]
  41be80:	add	x1, sp, #0xd0
  41be84:	adrp	x0, 461000 <sentence_end_required_spaces>
  41be88:	add	x0, x0, #0xb10
  41be8c:	strb	wzr, [sp]
  41be90:	mov	x7, x2
  41be94:	mov	x6, #0x0                   	// #0
  41be98:	mov	x5, x1
  41be9c:	ldr	w4, [x0]
  41bea0:	mov	w3, #0x0                   	// #0
  41bea4:	mov	x2, x8
  41bea8:	mov	x1, #0x0                   	// #0
  41beac:	mov	x0, x19
  41beb0:	bl	40ce94 <ferror@plt+0x82a4>
  41beb4:	adrp	x0, 463000 <program_name+0x1fa8>
  41beb8:	add	x0, x0, #0x598
  41bebc:	ldr	w1, [x0]
  41bec0:	adrp	x0, 462000 <program_name+0xfa8>
  41bec4:	add	x0, x0, #0x504
  41bec8:	str	w1, [x0]
  41becc:	b	41c67c <ferror@plt+0x17a8c>
  41bed0:	bl	41a67c <ferror@plt+0x15a8c>
  41bed4:	str	w0, [sp, #444]
  41bed8:	ldr	w0, [sp, #444]
  41bedc:	cmn	w0, #0x1
  41bee0:	b.eq	41bf14 <ferror@plt+0x17324>  // b.none
  41bee4:	ldr	w0, [sp, #444]
  41bee8:	cmp	w0, #0x5c
  41beec:	b.ne	41bf14 <ferror@plt+0x17324>  // b.any
  41bef0:	bl	41a67c <ferror@plt+0x15a8c>
  41bef4:	str	w0, [sp, #444]
  41bef8:	ldr	w0, [sp, #444]
  41befc:	cmn	w0, #0x1
  41bf00:	b.eq	41bf14 <ferror@plt+0x17324>  // b.none
  41bf04:	mov	w1, #0x0                   	// #0
  41bf08:	ldr	w0, [sp, #444]
  41bf0c:	bl	41b0e4 <ferror@plt+0x164f4>
  41bf10:	str	w0, [sp, #444]
  41bf14:	ldr	x0, [sp, #56]
  41bf18:	mov	w1, #0x2                   	// #2
  41bf1c:	str	w1, [x0]
  41bf20:	adrp	x0, 463000 <program_name+0x1fa8>
  41bf24:	add	x0, x0, #0x598
  41bf28:	ldr	w1, [x0]
  41bf2c:	adrp	x0, 462000 <program_name+0xfa8>
  41bf30:	add	x0, x0, #0x504
  41bf34:	str	w1, [x0]
  41bf38:	b	41c67c <ferror@plt+0x17a8c>
  41bf3c:	bl	41a67c <ferror@plt+0x15a8c>
  41bf40:	str	w0, [sp, #444]
  41bf44:	ldr	w0, [sp, #444]
  41bf48:	cmn	w0, #0x1
  41bf4c:	b.ne	41bf60 <ferror@plt+0x17370>  // b.any
  41bf50:	ldr	x0, [sp, #56]
  41bf54:	mov	w1, #0x2                   	// #2
  41bf58:	str	w1, [x0]
  41bf5c:	b	41c67c <ferror@plt+0x17a8c>
  41bf60:	ldr	w0, [sp, #444]
  41bf64:	sub	w0, w0, #0x24
  41bf68:	cmp	w0, #0x54
  41bf6c:	b.hi	41c514 <ferror@plt+0x17924>  // b.pmore
  41bf70:	adrp	x1, 444000 <ferror@plt+0x3f410>
  41bf74:	add	x1, x1, #0x6f8
  41bf78:	ldr	w0, [x1, w0, uxtw #2]
  41bf7c:	adr	x1, 41bf88 <ferror@plt+0x17398>
  41bf80:	add	x0, x1, w0, sxtw #2
  41bf84:	br	x0
  41bf88:	bl	41a67c <ferror@plt+0x15a8c>
  41bf8c:	str	w0, [sp, #444]
  41bf90:	ldr	w0, [sp, #444]
  41bf94:	cmp	w0, #0x5e
  41bf98:	b.ne	41bfa4 <ferror@plt+0x173b4>  // b.any
  41bf9c:	bl	41a67c <ferror@plt+0x15a8c>
  41bfa0:	str	w0, [sp, #444]
  41bfa4:	ldr	w0, [sp, #444]
  41bfa8:	cmp	w0, #0x5b
  41bfac:	b.ne	41c044 <ferror@plt+0x17454>  // b.any
  41bfb0:	adrp	x0, 461000 <sentence_end_required_spaces>
  41bfb4:	add	x0, x0, #0xb10
  41bfb8:	add	x4, sp, #0xb8
  41bfbc:	ldr	w3, [x0]
  41bfc0:	ldrb	w2, [sp, #54]
  41bfc4:	mov	w1, #0x0                   	// #0
  41bfc8:	mov	x0, x4
  41bfcc:	bl	41b5f4 <ferror@plt+0x16a04>
  41bfd0:	ldr	w0, [sp, #184]
  41bfd4:	cmp	w0, #0x5
  41bfd8:	b.ne	41c004 <ferror@plt+0x17414>  // b.any
  41bfdc:	ldr	x0, [sp, #56]
  41bfe0:	mov	w1, #0x2                   	// #2
  41bfe4:	str	w1, [x0]
  41bfe8:	adrp	x0, 463000 <program_name+0x1fa8>
  41bfec:	add	x0, x0, #0x598
  41bff0:	ldr	w1, [x0]
  41bff4:	adrp	x0, 462000 <program_name+0xfa8>
  41bff8:	add	x0, x0, #0x504
  41bffc:	str	w1, [x0]
  41c000:	b	41c67c <ferror@plt+0x17a8c>
  41c004:	ldr	w0, [sp, #184]
  41c008:	cmp	w0, #0x6
  41c00c:	b.ne	41c038 <ferror@plt+0x17448>  // b.any
  41c010:	ldr	x0, [sp, #56]
  41c014:	mov	w1, #0x2                   	// #2
  41c018:	str	w1, [x0]
  41c01c:	adrp	x0, 463000 <program_name+0x1fa8>
  41c020:	add	x0, x0, #0x598
  41c024:	ldr	w1, [x0]
  41c028:	adrp	x0, 462000 <program_name+0xfa8>
  41c02c:	add	x0, x0, #0x504
  41c030:	str	w1, [x0]
  41c034:	b	41c67c <ferror@plt+0x17a8c>
  41c038:	add	x0, sp, #0xb8
  41c03c:	bl	41b004 <ferror@plt+0x16414>
  41c040:	b	41bfb0 <ferror@plt+0x173c0>
  41c044:	ldr	x0, [sp, #56]
  41c048:	mov	w1, #0x2                   	// #2
  41c04c:	str	w1, [x0]
  41c050:	ldr	w0, [sp, #444]
  41c054:	cmn	w0, #0x1
  41c058:	b.eq	41c678 <ferror@plt+0x17a88>  // b.none
  41c05c:	adrp	x0, 463000 <program_name+0x1fa8>
  41c060:	add	x0, x0, #0x598
  41c064:	ldr	w1, [x0]
  41c068:	adrp	x0, 462000 <program_name+0xfa8>
  41c06c:	add	x0, x0, #0x504
  41c070:	str	w1, [x0]
  41c074:	b	41c678 <ferror@plt+0x17a88>
  41c078:	adrp	x0, 461000 <sentence_end_required_spaces>
  41c07c:	add	x0, x0, #0xb10
  41c080:	add	x4, sp, #0xa0
  41c084:	ldr	w3, [x0]
  41c088:	ldrb	w2, [sp, #54]
  41c08c:	ldrb	w1, [sp, #55]
  41c090:	mov	x0, x4
  41c094:	bl	41b5f4 <ferror@plt+0x16a04>
  41c098:	add	x0, sp, #0xa0
  41c09c:	bl	41b004 <ferror@plt+0x16414>
  41c0a0:	bl	41a67c <ferror@plt+0x15a8c>
  41c0a4:	str	w0, [sp, #444]
  41c0a8:	ldr	w0, [sp, #444]
  41c0ac:	cmp	w0, #0x22
  41c0b0:	b.ne	41c0e0 <ferror@plt+0x174f0>  // b.any
  41c0b4:	adrp	x0, 461000 <sentence_end_required_spaces>
  41c0b8:	add	x0, x0, #0xb10
  41c0bc:	add	x4, sp, #0x88
  41c0c0:	ldr	w3, [x0]
  41c0c4:	ldrb	w2, [sp, #54]
  41c0c8:	ldrb	w1, [sp, #55]
  41c0cc:	mov	x0, x4
  41c0d0:	bl	41b5f4 <ferror@plt+0x16a04>
  41c0d4:	add	x0, sp, #0x88
  41c0d8:	bl	41b004 <ferror@plt+0x16414>
  41c0dc:	b	41c0e8 <ferror@plt+0x174f8>
  41c0e0:	ldr	w0, [sp, #444]
  41c0e4:	bl	41a734 <ferror@plt+0x15b44>
  41c0e8:	ldr	x0, [sp, #56]
  41c0ec:	mov	w1, #0x2                   	// #2
  41c0f0:	str	w1, [x0]
  41c0f4:	adrp	x0, 463000 <program_name+0x1fa8>
  41c0f8:	add	x0, x0, #0x598
  41c0fc:	ldr	w1, [x0]
  41c100:	adrp	x0, 462000 <program_name+0xfa8>
  41c104:	add	x0, x0, #0x504
  41c108:	str	w1, [x0]
  41c10c:	b	41c67c <ferror@plt+0x17a8c>
  41c110:	ldr	w0, [sp, #444]
  41c114:	bl	41a734 <ferror@plt+0x15b44>
  41c118:	adrp	x0, 461000 <sentence_end_required_spaces>
  41c11c:	add	x0, x0, #0xb10
  41c120:	add	x4, sp, #0x70
  41c124:	ldr	w3, [x0]
  41c128:	ldrb	w2, [sp, #54]
  41c12c:	mov	w1, #0x0                   	// #0
  41c130:	mov	x0, x4
  41c134:	bl	41b5f4 <ferror@plt+0x16a04>
  41c138:	add	x0, sp, #0x70
  41c13c:	bl	41b004 <ferror@plt+0x16414>
  41c140:	ldr	x0, [sp, #56]
  41c144:	mov	w1, #0x2                   	// #2
  41c148:	str	w1, [x0]
  41c14c:	adrp	x0, 463000 <program_name+0x1fa8>
  41c150:	add	x0, x0, #0x598
  41c154:	ldr	w1, [x0]
  41c158:	adrp	x0, 462000 <program_name+0xfa8>
  41c15c:	add	x0, x0, #0x504
  41c160:	str	w1, [x0]
  41c164:	b	41c67c <ferror@plt+0x17a8c>
  41c168:	str	wzr, [sp, #416]
  41c16c:	bl	41a67c <ferror@plt+0x15a8c>
  41c170:	str	w0, [sp, #444]
  41c174:	ldr	w0, [sp, #444]
  41c178:	cmp	w0, #0x2f
  41c17c:	b.le	41c1b8 <ferror@plt+0x175c8>
  41c180:	ldr	w0, [sp, #444]
  41c184:	cmp	w0, #0x39
  41c188:	b.gt	41c1b8 <ferror@plt+0x175c8>
  41c18c:	ldr	w1, [sp, #416]
  41c190:	mov	w0, w1
  41c194:	lsl	w0, w0, #2
  41c198:	add	w0, w0, w1
  41c19c:	lsl	w0, w0, #1
  41c1a0:	mov	w1, w0
  41c1a4:	ldr	w0, [sp, #444]
  41c1a8:	add	w0, w1, w0
  41c1ac:	sub	w0, w0, #0x30
  41c1b0:	str	w0, [sp, #416]
  41c1b4:	b	41c16c <ferror@plt+0x1757c>
  41c1b8:	ldr	w0, [sp, #444]
  41c1bc:	cmn	w0, #0x1
  41c1c0:	b.eq	41c668 <ferror@plt+0x17a78>  // b.none
  41c1c4:	ldr	w0, [sp, #444]
  41c1c8:	bl	41a734 <ferror@plt+0x15b44>
  41c1cc:	b	41c1e8 <ferror@plt+0x175f8>
  41c1d0:	bl	41a67c <ferror@plt+0x15a8c>
  41c1d4:	cmn	w0, #0x1
  41c1d8:	b.eq	41c1f8 <ferror@plt+0x17608>  // b.none
  41c1dc:	ldr	w0, [sp, #416]
  41c1e0:	sub	w0, w0, #0x1
  41c1e4:	str	w0, [sp, #416]
  41c1e8:	ldr	w0, [sp, #416]
  41c1ec:	cmp	w0, #0x0
  41c1f0:	b.ne	41c1d0 <ferror@plt+0x175e0>  // b.any
  41c1f4:	b	41c668 <ferror@plt+0x17a78>
  41c1f8:	nop
  41c1fc:	b	41c668 <ferror@plt+0x17a78>
  41c200:	ldr	x0, [sp, #56]
  41c204:	mov	w1, #0x2                   	// #2
  41c208:	str	w1, [x0]
  41c20c:	adrp	x0, 463000 <program_name+0x1fa8>
  41c210:	add	x0, x0, #0x598
  41c214:	ldr	w1, [x0]
  41c218:	adrp	x0, 462000 <program_name+0xfa8>
  41c21c:	add	x0, x0, #0x504
  41c220:	str	w1, [x0]
  41c224:	b	41c67c <ferror@plt+0x17a8c>
  41c228:	adrp	x0, 461000 <sentence_end_required_spaces>
  41c22c:	add	x0, x0, #0xb10
  41c230:	add	x4, sp, #0x58
  41c234:	ldr	w3, [x0]
  41c238:	ldrb	w2, [sp, #54]
  41c23c:	mov	w1, #0x0                   	// #0
  41c240:	mov	x0, x4
  41c244:	bl	41b5f4 <ferror@plt+0x16a04>
  41c248:	add	x0, sp, #0x58
  41c24c:	bl	41b004 <ferror@plt+0x16414>
  41c250:	ldr	x0, [sp, #56]
  41c254:	mov	w1, #0x2                   	// #2
  41c258:	str	w1, [x0]
  41c25c:	adrp	x0, 463000 <program_name+0x1fa8>
  41c260:	add	x0, x0, #0x598
  41c264:	ldr	w1, [x0]
  41c268:	adrp	x0, 462000 <program_name+0xfa8>
  41c26c:	add	x0, x0, #0x504
  41c270:	str	w1, [x0]
  41c274:	b	41c67c <ferror@plt+0x17a8c>
  41c278:	bl	41a67c <ferror@plt+0x15a8c>
  41c27c:	str	w0, [sp, #444]
  41c280:	ldr	w0, [sp, #444]
  41c284:	cmp	w0, #0x2f
  41c288:	b.le	41c29c <ferror@plt+0x176ac>
  41c28c:	ldr	w0, [sp, #444]
  41c290:	cmp	w0, #0x39
  41c294:	b.gt	41c29c <ferror@plt+0x176ac>
  41c298:	b	41c278 <ferror@plt+0x17688>
  41c29c:	ldr	w0, [sp, #444]
  41c2a0:	cmn	w0, #0x1
  41c2a4:	b.ne	41c2b8 <ferror@plt+0x176c8>  // b.any
  41c2a8:	ldr	x0, [sp, #56]
  41c2ac:	mov	w1, #0x2                   	// #2
  41c2b0:	str	w1, [x0]
  41c2b4:	b	41c67c <ferror@plt+0x17a8c>
  41c2b8:	ldr	w0, [sp, #444]
  41c2bc:	cmp	w0, #0x3d
  41c2c0:	b.ne	41c2f4 <ferror@plt+0x17704>  // b.any
  41c2c4:	ldr	w3, [sp, #48]
  41c2c8:	ldrb	w2, [sp, #54]
  41c2cc:	mov	w1, #0x0                   	// #0
  41c2d0:	ldr	x0, [sp, #56]
  41c2d4:	bl	41b5f4 <ferror@plt+0x16a04>
  41c2d8:	adrp	x0, 463000 <program_name+0x1fa8>
  41c2dc:	add	x0, x0, #0x598
  41c2e0:	ldr	w1, [x0]
  41c2e4:	adrp	x0, 462000 <program_name+0xfa8>
  41c2e8:	add	x0, x0, #0x504
  41c2ec:	str	w1, [x0]
  41c2f0:	b	41c67c <ferror@plt+0x17a8c>
  41c2f4:	ldr	w0, [sp, #444]
  41c2f8:	cmp	w0, #0x23
  41c2fc:	b.ne	41c328 <ferror@plt+0x17738>  // b.any
  41c300:	ldr	x0, [sp, #56]
  41c304:	mov	w1, #0x2                   	// #2
  41c308:	str	w1, [x0]
  41c30c:	adrp	x0, 463000 <program_name+0x1fa8>
  41c310:	add	x0, x0, #0x598
  41c314:	ldr	w1, [x0]
  41c318:	adrp	x0, 462000 <program_name+0xfa8>
  41c31c:	add	x0, x0, #0x504
  41c320:	str	w1, [x0]
  41c324:	b	41c67c <ferror@plt+0x17a8c>
  41c328:	ldr	w0, [sp, #444]
  41c32c:	cmp	w0, #0x52
  41c330:	b.eq	41c340 <ferror@plt+0x17750>  // b.none
  41c334:	ldr	w0, [sp, #444]
  41c338:	cmp	w0, #0x72
  41c33c:	b.ne	41c3d0 <ferror@plt+0x177e0>  // b.any
  41c340:	bl	41a67c <ferror@plt+0x15a8c>
  41c344:	str	w0, [sp, #444]
  41c348:	ldr	w0, [sp, #444]
  41c34c:	cmp	w0, #0x2b
  41c350:	b.eq	41c360 <ferror@plt+0x17770>  // b.none
  41c354:	ldr	w0, [sp, #444]
  41c358:	cmp	w0, #0x2d
  41c35c:	b.ne	41c39c <ferror@plt+0x177ac>  // b.any
  41c360:	bl	41a67c <ferror@plt+0x15a8c>
  41c364:	str	w0, [sp, #444]
  41c368:	b	41c39c <ferror@plt+0x177ac>
  41c36c:	ldr	w0, [sp, #444]
  41c370:	bl	404530 <c_isalnum@plt>
  41c374:	and	w0, w0, #0xff
  41c378:	eor	w0, w0, #0x1
  41c37c:	and	w0, w0, #0xff
  41c380:	cmp	w0, #0x0
  41c384:	b.eq	41c394 <ferror@plt+0x177a4>  // b.none
  41c388:	ldr	w0, [sp, #444]
  41c38c:	bl	41a734 <ferror@plt+0x15b44>
  41c390:	b	41c3a8 <ferror@plt+0x177b8>
  41c394:	bl	41a67c <ferror@plt+0x15a8c>
  41c398:	str	w0, [sp, #444]
  41c39c:	ldr	w0, [sp, #444]
  41c3a0:	cmn	w0, #0x1
  41c3a4:	b.ne	41c36c <ferror@plt+0x1777c>  // b.any
  41c3a8:	ldr	x0, [sp, #56]
  41c3ac:	mov	w1, #0x2                   	// #2
  41c3b0:	str	w1, [x0]
  41c3b4:	adrp	x0, 463000 <program_name+0x1fa8>
  41c3b8:	add	x0, x0, #0x598
  41c3bc:	ldr	w1, [x0]
  41c3c0:	adrp	x0, 462000 <program_name+0xfa8>
  41c3c4:	add	x0, x0, #0x504
  41c3c8:	str	w1, [x0]
  41c3cc:	b	41c67c <ferror@plt+0x17a8c>
  41c3d0:	ldr	x0, [sp, #56]
  41c3d4:	mov	w1, #0x2                   	// #2
  41c3d8:	str	w1, [x0]
  41c3dc:	adrp	x0, 463000 <program_name+0x1fa8>
  41c3e0:	add	x0, x0, #0x598
  41c3e4:	ldr	w1, [x0]
  41c3e8:	adrp	x0, 462000 <program_name+0xfa8>
  41c3ec:	add	x0, x0, #0x504
  41c3f0:	str	w1, [x0]
  41c3f4:	b	41c67c <ferror@plt+0x17a8c>
  41c3f8:	bl	41a67c <ferror@plt+0x15a8c>
  41c3fc:	str	w0, [sp, #444]
  41c400:	ldr	w0, [sp, #444]
  41c404:	cmp	w0, #0x2b
  41c408:	b.eq	41c418 <ferror@plt+0x17828>  // b.none
  41c40c:	ldr	w0, [sp, #444]
  41c410:	cmp	w0, #0x2d
  41c414:	b.ne	41c454 <ferror@plt+0x17864>  // b.any
  41c418:	bl	41a67c <ferror@plt+0x15a8c>
  41c41c:	str	w0, [sp, #444]
  41c420:	b	41c454 <ferror@plt+0x17864>
  41c424:	ldr	w0, [sp, #444]
  41c428:	bl	404530 <c_isalnum@plt>
  41c42c:	and	w0, w0, #0xff
  41c430:	eor	w0, w0, #0x1
  41c434:	and	w0, w0, #0xff
  41c438:	cmp	w0, #0x0
  41c43c:	b.eq	41c44c <ferror@plt+0x1785c>  // b.none
  41c440:	ldr	w0, [sp, #444]
  41c444:	bl	41a734 <ferror@plt+0x15b44>
  41c448:	b	41c460 <ferror@plt+0x17870>
  41c44c:	bl	41a67c <ferror@plt+0x15a8c>
  41c450:	str	w0, [sp, #444]
  41c454:	ldr	w0, [sp, #444]
  41c458:	cmn	w0, #0x1
  41c45c:	b.ne	41c424 <ferror@plt+0x17834>  // b.any
  41c460:	ldr	x0, [sp, #56]
  41c464:	mov	w1, #0x2                   	// #2
  41c468:	str	w1, [x0]
  41c46c:	adrp	x0, 463000 <program_name+0x1fa8>
  41c470:	add	x0, x0, #0x598
  41c474:	ldr	w1, [x0]
  41c478:	adrp	x0, 462000 <program_name+0xfa8>
  41c47c:	add	x0, x0, #0x504
  41c480:	str	w1, [x0]
  41c484:	b	41c67c <ferror@plt+0x17a8c>
  41c488:	nop
  41c48c:	bl	41a67c <ferror@plt+0x15a8c>
  41c490:	str	w0, [sp, #444]
  41c494:	ldr	w0, [sp, #444]
  41c498:	cmp	w0, #0x30
  41c49c:	b.eq	41c488 <ferror@plt+0x17898>  // b.none
  41c4a0:	ldr	w0, [sp, #444]
  41c4a4:	cmp	w0, #0x31
  41c4a8:	b.eq	41c488 <ferror@plt+0x17898>  // b.none
  41c4ac:	ldr	w0, [sp, #444]
  41c4b0:	cmn	w0, #0x1
  41c4b4:	b.eq	41c4c0 <ferror@plt+0x178d0>  // b.none
  41c4b8:	ldr	w0, [sp, #444]
  41c4bc:	bl	41a734 <ferror@plt+0x15b44>
  41c4c0:	ldr	x0, [sp, #56]
  41c4c4:	mov	w1, #0x2                   	// #2
  41c4c8:	str	w1, [x0]
  41c4cc:	adrp	x0, 463000 <program_name+0x1fa8>
  41c4d0:	add	x0, x0, #0x598
  41c4d4:	ldr	w1, [x0]
  41c4d8:	adrp	x0, 462000 <program_name+0xfa8>
  41c4dc:	add	x0, x0, #0x504
  41c4e0:	str	w1, [x0]
  41c4e4:	b	41c67c <ferror@plt+0x17a8c>
  41c4e8:	adrp	x0, 461000 <sentence_end_required_spaces>
  41c4ec:	add	x0, x0, #0xb10
  41c4f0:	add	x4, sp, #0x40
  41c4f4:	ldr	w3, [x0]
  41c4f8:	ldrb	w2, [sp, #54]
  41c4fc:	mov	w1, #0x0                   	// #0
  41c500:	mov	x0, x4
  41c504:	bl	41b5f4 <ferror@plt+0x16a04>
  41c508:	add	x0, sp, #0x40
  41c50c:	bl	41b004 <ferror@plt+0x16414>
  41c510:	b	41b614 <ferror@plt+0x16a24>
  41c514:	ldr	x0, [sp, #56]
  41c518:	mov	w1, #0x2                   	// #2
  41c51c:	str	w1, [x0]
  41c520:	adrp	x0, 463000 <program_name+0x1fa8>
  41c524:	add	x0, x0, #0x598
  41c528:	ldr	w1, [x0]
  41c52c:	adrp	x0, 462000 <program_name+0xfa8>
  41c530:	add	x0, x0, #0x504
  41c534:	str	w1, [x0]
  41c538:	b	41c67c <ferror@plt+0x17a8c>
  41c53c:	bl	41a67c <ferror@plt+0x15a8c>
  41c540:	str	w0, [sp, #444]
  41c544:	ldr	w0, [sp, #444]
  41c548:	cmn	w0, #0x1
  41c54c:	b.eq	41c5a4 <ferror@plt+0x179b4>  // b.none
  41c550:	ldr	w0, [sp, #444]
  41c554:	bl	41a734 <ferror@plt+0x15b44>
  41c558:	ldr	w0, [sp, #444]
  41c55c:	cmp	w0, #0x20
  41c560:	b.le	41c57c <ferror@plt+0x1798c>
  41c564:	ldr	w1, [sp, #444]
  41c568:	adrp	x0, 444000 <ferror@plt+0x3f410>
  41c56c:	add	x0, x0, #0x6f0
  41c570:	bl	404960 <strchr@plt>
  41c574:	cmp	x0, #0x0
  41c578:	b.eq	41c5a4 <ferror@plt+0x179b4>  // b.none
  41c57c:	ldr	x0, [sp, #56]
  41c580:	mov	w1, #0x3                   	// #3
  41c584:	str	w1, [x0]
  41c588:	adrp	x0, 463000 <program_name+0x1fa8>
  41c58c:	add	x0, x0, #0x598
  41c590:	ldr	w1, [x0]
  41c594:	adrp	x0, 462000 <program_name+0xfa8>
  41c598:	add	x0, x0, #0x504
  41c59c:	str	w1, [x0]
  41c5a0:	b	41c67c <ferror@plt+0x17a8c>
  41c5a4:	mov	w0, #0x2e                  	// #46
  41c5a8:	str	w0, [sp, #444]
  41c5ac:	b	41c5bc <ferror@plt+0x179cc>
  41c5b0:	nop
  41c5b4:	b	41c5bc <ferror@plt+0x179cc>
  41c5b8:	nop
  41c5bc:	ldr	w0, [sp, #444]
  41c5c0:	cmp	w0, #0x20
  41c5c4:	b.le	41c670 <ferror@plt+0x17a80>
  41c5c8:	mov	x0, #0x10                  	// #16
  41c5cc:	bl	404620 <xmalloc@plt>
  41c5d0:	mov	x1, x0
  41c5d4:	ldr	x0, [sp, #56]
  41c5d8:	str	x1, [x0, #8]
  41c5dc:	ldr	x0, [sp, #56]
  41c5e0:	ldr	x0, [x0, #8]
  41c5e4:	ldr	w1, [sp, #444]
  41c5e8:	bl	41ac0c <ferror@plt+0x1601c>
  41c5ec:	strb	w0, [sp, #379]
  41c5f0:	ldrb	w0, [sp, #379]
  41c5f4:	cmp	w0, #0x0
  41c5f8:	b.eq	41c620 <ferror@plt+0x17a30>  // b.none
  41c5fc:	ldr	x0, [sp, #56]
  41c600:	str	wzr, [x0]
  41c604:	adrp	x0, 463000 <program_name+0x1fa8>
  41c608:	add	x0, x0, #0x598
  41c60c:	ldr	w1, [x0]
  41c610:	adrp	x0, 462000 <program_name+0xfa8>
  41c614:	add	x0, x0, #0x504
  41c618:	str	w1, [x0]
  41c61c:	b	41c67c <ferror@plt+0x17a8c>
  41c620:	ldr	x0, [sp, #56]
  41c624:	ldr	x0, [x0, #8]
  41c628:	bl	41a7d4 <ferror@plt+0x15be4>
  41c62c:	ldr	x0, [sp, #56]
  41c630:	ldr	x0, [x0, #8]
  41c634:	bl	4048f0 <free@plt>
  41c638:	ldr	x0, [sp, #56]
  41c63c:	mov	w1, #0x2                   	// #2
  41c640:	str	w1, [x0]
  41c644:	adrp	x0, 463000 <program_name+0x1fa8>
  41c648:	add	x0, x0, #0x598
  41c64c:	ldr	w1, [x0]
  41c650:	adrp	x0, 462000 <program_name+0xfa8>
  41c654:	add	x0, x0, #0x504
  41c658:	str	w1, [x0]
  41c65c:	b	41c67c <ferror@plt+0x17a8c>
  41c660:	nop
  41c664:	b	41b614 <ferror@plt+0x16a24>
  41c668:	nop
  41c66c:	b	41b614 <ferror@plt+0x16a24>
  41c670:	nop
  41c674:	b	41b614 <ferror@plt+0x16a24>
  41c678:	nop
  41c67c:	ldr	x19, [sp, #32]
  41c680:	ldp	x29, x30, [sp, #16]
  41c684:	add	sp, sp, #0x1c0
  41c688:	ret
  41c68c:	stp	x29, x30, [sp, #-96]!
  41c690:	mov	x29, sp
  41c694:	str	x0, [sp, #56]
  41c698:	str	x1, [sp, #48]
  41c69c:	str	x2, [sp, #40]
  41c6a0:	str	x3, [sp, #32]
  41c6a4:	str	x4, [sp, #24]
  41c6a8:	ldr	x0, [sp, #24]
  41c6ac:	ldr	x0, [x0]
  41c6b0:	ldr	x0, [x0]
  41c6b4:	ldr	x1, [x0, #8]
  41c6b8:	adrp	x0, 462000 <program_name+0xfa8>
  41c6bc:	add	x0, x0, #0x508
  41c6c0:	str	x1, [x0]
  41c6c4:	adrp	x0, 462000 <program_name+0xfa8>
  41c6c8:	add	x0, x0, #0x4e0
  41c6cc:	ldr	x1, [sp, #56]
  41c6d0:	str	x1, [x0]
  41c6d4:	adrp	x0, 463000 <program_name+0x1fa8>
  41c6d8:	add	x0, x0, #0x590
  41c6dc:	ldr	x1, [sp, #48]
  41c6e0:	str	x1, [x0]
  41c6e4:	ldr	x0, [sp, #40]
  41c6e8:	bl	404630 <xstrdup@plt>
  41c6ec:	mov	x1, x0
  41c6f0:	adrp	x0, 463000 <program_name+0x1fa8>
  41c6f4:	add	x0, x0, #0x588
  41c6f8:	str	x1, [x0]
  41c6fc:	adrp	x0, 463000 <program_name+0x1fa8>
  41c700:	add	x0, x0, #0x598
  41c704:	mov	w1, #0x1                   	// #1
  41c708:	str	w1, [x0]
  41c70c:	adrp	x0, 462000 <program_name+0xfa8>
  41c710:	add	x0, x0, #0x500
  41c714:	mov	w1, #0xffffffff            	// #-1
  41c718:	str	w1, [x0]
  41c71c:	adrp	x0, 462000 <program_name+0xfa8>
  41c720:	add	x0, x0, #0x504
  41c724:	mov	w1, #0xffffffff            	// #-1
  41c728:	str	w1, [x0]
  41c72c:	adrp	x0, 462000 <program_name+0xfa8>
  41c730:	add	x0, x0, #0x510
  41c734:	ldr	x1, [sp, #32]
  41c738:	str	x1, [x0]
  41c73c:	bl	41a610 <ferror@plt+0x15a20>
  41c740:	adrp	x0, 461000 <sentence_end_required_spaces>
  41c744:	add	x0, x0, #0xb10
  41c748:	add	x4, sp, #0x48
  41c74c:	ldr	w3, [x0]
  41c750:	mov	w2, #0x0                   	// #0
  41c754:	mov	w1, #0x0                   	// #0
  41c758:	mov	x0, x4
  41c75c:	bl	41b5f4 <ferror@plt+0x16a04>
  41c760:	ldr	w0, [sp, #72]
  41c764:	cmp	w0, #0x6
  41c768:	b.eq	41c790 <ferror@plt+0x17ba0>  // b.none
  41c76c:	add	x0, sp, #0x48
  41c770:	bl	41b004 <ferror@plt+0x16414>
  41c774:	adrp	x0, 462000 <program_name+0xfa8>
  41c778:	add	x0, x0, #0x4e0
  41c77c:	ldr	x0, [x0]
  41c780:	bl	4047e0 <feof@plt>
  41c784:	cmp	w0, #0x0
  41c788:	b.eq	41c740 <ferror@plt+0x17b50>  // b.none
  41c78c:	b	41c794 <ferror@plt+0x17ba4>
  41c790:	nop
  41c794:	adrp	x0, 462000 <program_name+0xfa8>
  41c798:	add	x0, x0, #0x4e0
  41c79c:	str	xzr, [x0]
  41c7a0:	adrp	x0, 463000 <program_name+0x1fa8>
  41c7a4:	add	x0, x0, #0x590
  41c7a8:	str	xzr, [x0]
  41c7ac:	adrp	x0, 463000 <program_name+0x1fa8>
  41c7b0:	add	x0, x0, #0x588
  41c7b4:	str	xzr, [x0]
  41c7b8:	adrp	x0, 463000 <program_name+0x1fa8>
  41c7bc:	add	x0, x0, #0x598
  41c7c0:	str	wzr, [x0]
  41c7c4:	nop
  41c7c8:	ldp	x29, x30, [sp], #96
  41c7cc:	ret
  41c7d0:	adrp	x0, 462000 <program_name+0xfa8>
  41c7d4:	add	x0, x0, #0x518
  41c7d8:	mov	w1, #0x1                   	// #1
  41c7dc:	strb	w1, [x0]
  41c7e0:	nop
  41c7e4:	ret
  41c7e8:	stp	x29, x30, [sp, #-96]!
  41c7ec:	mov	x29, sp
  41c7f0:	str	x0, [sp, #24]
  41c7f4:	ldr	x0, [sp, #24]
  41c7f8:	cmp	x0, #0x0
  41c7fc:	b.ne	41c810 <ferror@plt+0x17c20>  // b.any
  41c800:	adrp	x0, 460000 <default_parse_debrief>
  41c804:	add	x0, x0, #0xdeb
  41c808:	strb	wzr, [x0]
  41c80c:	b	41c8a4 <ferror@plt+0x17cb4>
  41c810:	adrp	x0, 462000 <program_name+0xfa8>
  41c814:	add	x0, x0, #0x520
  41c818:	ldr	x0, [x0, #24]
  41c81c:	cmp	x0, #0x0
  41c820:	b.ne	41c834 <ferror@plt+0x17c44>  // b.any
  41c824:	mov	x1, #0x64                  	// #100
  41c828:	adrp	x0, 462000 <program_name+0xfa8>
  41c82c:	add	x0, x0, #0x520
  41c830:	bl	404370 <hash_init@plt>
  41c834:	add	x1, sp, #0x20
  41c838:	add	x0, sp, #0x50
  41c83c:	mov	x2, x1
  41c840:	mov	x1, x0
  41c844:	ldr	x0, [sp, #24]
  41c848:	bl	40a8b8 <ferror@plt+0x5cc8>
  41c84c:	mov	w1, #0x3a                  	// #58
  41c850:	ldr	x0, [sp, #24]
  41c854:	bl	404960 <strchr@plt>
  41c858:	str	x0, [sp, #88]
  41c85c:	ldr	x0, [sp, #88]
  41c860:	cmp	x0, #0x0
  41c864:	b.eq	41c878 <ferror@plt+0x17c88>  // b.none
  41c868:	ldr	x0, [sp, #80]
  41c86c:	ldr	x1, [sp, #88]
  41c870:	cmp	x1, x0
  41c874:	b.cc	41c8a4 <ferror@plt+0x17cb4>  // b.lo, b.ul, b.last
  41c878:	ldr	x1, [sp, #80]
  41c87c:	ldr	x0, [sp, #24]
  41c880:	sub	x0, x1, x0
  41c884:	mov	x1, x0
  41c888:	add	x0, sp, #0x20
  41c88c:	mov	x3, x0
  41c890:	mov	x2, x1
  41c894:	ldr	x1, [sp, #24]
  41c898:	adrp	x0, 462000 <program_name+0xfa8>
  41c89c:	add	x0, x0, #0x520
  41c8a0:	bl	40ae20 <ferror@plt+0x6230>
  41c8a4:	nop
  41c8a8:	ldp	x29, x30, [sp], #96
  41c8ac:	ret
  41c8b0:	stp	x29, x30, [sp, #-16]!
  41c8b4:	mov	x29, sp
  41c8b8:	adrp	x0, 460000 <default_parse_debrief>
  41c8bc:	add	x0, x0, #0xdeb
  41c8c0:	ldrb	w0, [x0]
  41c8c4:	cmp	w0, #0x0
  41c8c8:	b.eq	41c8e4 <ferror@plt+0x17cf4>  // b.none
  41c8cc:	adrp	x0, 444000 <ferror@plt+0x3f410>
  41c8d0:	add	x0, x0, #0x850
  41c8d4:	bl	41c7e8 <ferror@plt+0x17bf8>
  41c8d8:	adrp	x0, 460000 <default_parse_debrief>
  41c8dc:	add	x0, x0, #0xdeb
  41c8e0:	strb	wzr, [x0]
  41c8e4:	nop
  41c8e8:	ldp	x29, x30, [sp], #16
  41c8ec:	ret
  41c8f0:	stp	x29, x30, [sp, #-16]!
  41c8f4:	mov	x29, sp
  41c8f8:	adrp	x0, 444000 <ferror@plt+0x3f410>
  41c8fc:	add	x0, x0, #0x858
  41c900:	bl	406ea4 <ferror@plt+0x22b4>
  41c904:	adrp	x0, 444000 <ferror@plt+0x3f410>
  41c908:	add	x0, x0, #0x870
  41c90c:	bl	406ea4 <ferror@plt+0x22b4>
  41c910:	nop
  41c914:	ldp	x29, x30, [sp], #16
  41c918:	ret
  41c91c:	stp	x29, x30, [sp, #-48]!
  41c920:	mov	x29, sp
  41c924:	str	x19, [sp, #16]
  41c928:	adrp	x0, 462000 <program_name+0xfa8>
  41c92c:	add	x0, x0, #0x598
  41c930:	ldr	x0, [x0]
  41c934:	bl	4046e0 <getc@plt>
  41c938:	str	w0, [sp, #44]
  41c93c:	ldr	w0, [sp, #44]
  41c940:	cmn	w0, #0x1
  41c944:	b.ne	41c99c <ferror@plt+0x17dac>  // b.any
  41c948:	adrp	x0, 462000 <program_name+0xfa8>
  41c94c:	add	x0, x0, #0x598
  41c950:	ldr	x0, [x0]
  41c954:	bl	404bf0 <ferror@plt>
  41c958:	cmp	w0, #0x0
  41c95c:	b.eq	41c9c4 <ferror@plt+0x17dd4>  // b.none
  41c960:	bl	404b10 <__errno_location@plt>
  41c964:	ldr	w19, [x0]
  41c968:	adrp	x0, 444000 <ferror@plt+0x3f410>
  41c96c:	add	x0, x0, #0x888
  41c970:	bl	404b80 <gettext@plt>
  41c974:	mov	x1, x0
  41c978:	adrp	x0, 463000 <program_name+0x1fa8>
  41c97c:	add	x0, x0, #0x590
  41c980:	ldr	x0, [x0]
  41c984:	mov	x3, x0
  41c988:	mov	x2, x1
  41c98c:	mov	w1, w19
  41c990:	mov	w0, #0x1                   	// #1
  41c994:	bl	4042f0 <error@plt>
  41c998:	b	41c9c4 <ferror@plt+0x17dd4>
  41c99c:	ldr	w0, [sp, #44]
  41c9a0:	cmp	w0, #0xa
  41c9a4:	b.ne	41c9c4 <ferror@plt+0x17dd4>  // b.any
  41c9a8:	adrp	x0, 463000 <program_name+0x1fa8>
  41c9ac:	add	x0, x0, #0x598
  41c9b0:	ldr	w0, [x0]
  41c9b4:	add	w1, w0, #0x1
  41c9b8:	adrp	x0, 463000 <program_name+0x1fa8>
  41c9bc:	add	x0, x0, #0x598
  41c9c0:	str	w1, [x0]
  41c9c4:	ldr	w0, [sp, #44]
  41c9c8:	ldr	x19, [sp, #16]
  41c9cc:	ldp	x29, x30, [sp], #48
  41c9d0:	ret
  41c9d4:	stp	x29, x30, [sp, #-32]!
  41c9d8:	mov	x29, sp
  41c9dc:	str	w0, [sp, #28]
  41c9e0:	ldr	w0, [sp, #28]
  41c9e4:	cmp	w0, #0xa
  41c9e8:	b.ne	41ca08 <ferror@plt+0x17e18>  // b.any
  41c9ec:	adrp	x0, 463000 <program_name+0x1fa8>
  41c9f0:	add	x0, x0, #0x598
  41c9f4:	ldr	w0, [x0]
  41c9f8:	sub	w1, w0, #0x1
  41c9fc:	adrp	x0, 463000 <program_name+0x1fa8>
  41ca00:	add	x0, x0, #0x598
  41ca04:	str	w1, [x0]
  41ca08:	adrp	x0, 462000 <program_name+0xfa8>
  41ca0c:	add	x0, x0, #0x598
  41ca10:	ldr	x0, [x0]
  41ca14:	mov	x1, x0
  41ca18:	ldr	w0, [sp, #28]
  41ca1c:	bl	404900 <ungetc@plt>
  41ca20:	nop
  41ca24:	ldp	x29, x30, [sp], #32
  41ca28:	ret
  41ca2c:	stp	x29, x30, [sp, #-32]!
  41ca30:	mov	x29, sp
  41ca34:	str	x0, [sp, #24]
  41ca38:	ldr	x0, [sp, #24]
  41ca3c:	mov	w1, #0xa                   	// #10
  41ca40:	str	w1, [x0]
  41ca44:	ldr	x0, [sp, #24]
  41ca48:	ldr	w0, [x0]
  41ca4c:	sxtw	x0, w0
  41ca50:	bl	404620 <xmalloc@plt>
  41ca54:	mov	x1, x0
  41ca58:	ldr	x0, [sp, #24]
  41ca5c:	str	x1, [x0, #8]
  41ca60:	ldr	x0, [sp, #24]
  41ca64:	str	wzr, [x0, #4]
  41ca68:	nop
  41ca6c:	ldp	x29, x30, [sp], #32
  41ca70:	ret
  41ca74:	stp	x29, x30, [sp, #-32]!
  41ca78:	mov	x29, sp
  41ca7c:	str	x0, [sp, #24]
  41ca80:	ldr	x0, [sp, #24]
  41ca84:	ldr	x0, [x0, #8]
  41ca88:	bl	4048f0 <free@plt>
  41ca8c:	nop
  41ca90:	ldp	x29, x30, [sp], #32
  41ca94:	ret
  41ca98:	stp	x29, x30, [sp, #-32]!
  41ca9c:	mov	x29, sp
  41caa0:	str	x0, [sp, #24]
  41caa4:	ldr	x0, [sp, #24]
  41caa8:	ldr	w1, [x0, #4]
  41caac:	ldr	x0, [sp, #24]
  41cab0:	ldr	w0, [x0]
  41cab4:	cmp	w1, w0
  41cab8:	b.ne	41cafc <ferror@plt+0x17f0c>  // b.any
  41cabc:	ldr	x0, [sp, #24]
  41cac0:	ldr	w0, [x0]
  41cac4:	lsl	w1, w0, #1
  41cac8:	ldr	x0, [sp, #24]
  41cacc:	str	w1, [x0]
  41cad0:	ldr	x0, [sp, #24]
  41cad4:	ldr	x2, [x0, #8]
  41cad8:	ldr	x0, [sp, #24]
  41cadc:	ldr	w0, [x0]
  41cae0:	sxtw	x0, w0
  41cae4:	mov	x1, x0
  41cae8:	mov	x0, x2
  41caec:	bl	404560 <xrealloc@plt>
  41caf0:	mov	x1, x0
  41caf4:	ldr	x0, [sp, #24]
  41caf8:	str	x1, [x0, #8]
  41cafc:	nop
  41cb00:	ldp	x29, x30, [sp], #32
  41cb04:	ret
  41cb08:	stp	x29, x30, [sp, #-64]!
  41cb0c:	mov	x29, sp
  41cb10:	str	x0, [sp, #24]
  41cb14:	str	x1, [sp, #16]
  41cb18:	mov	w0, #0xffffffff            	// #-1
  41cb1c:	str	w0, [sp, #56]
  41cb20:	str	wzr, [sp, #52]
  41cb24:	mov	w0, #0x1                   	// #1
  41cb28:	strb	w0, [sp, #51]
  41cb2c:	strb	wzr, [sp, #50]
  41cb30:	strb	wzr, [sp, #49]
  41cb34:	strb	wzr, [sp, #48]
  41cb38:	strb	wzr, [sp, #47]
  41cb3c:	ldr	x0, [sp, #24]
  41cb40:	bl	41ca2c <ferror@plt+0x17e3c>
  41cb44:	ldr	x0, [sp, #16]
  41cb48:	cmp	x0, #0x0
  41cb4c:	b.eq	41cb60 <ferror@plt+0x17f70>  // b.none
  41cb50:	ldr	x0, [sp, #16]
  41cb54:	ldr	w0, [x0]
  41cb58:	str	w0, [sp, #60]
  41cb5c:	b	41cb68 <ferror@plt+0x17f78>
  41cb60:	bl	41c91c <ferror@plt+0x17d2c>
  41cb64:	str	w0, [sp, #60]
  41cb68:	ldr	w0, [sp, #60]
  41cb6c:	cmp	w0, #0x7c
  41cb70:	b.eq	41cc94 <ferror@plt+0x180a4>  // b.none
  41cb74:	ldr	w0, [sp, #60]
  41cb78:	cmp	w0, #0x7c
  41cb7c:	b.gt	41ccf4 <ferror@plt+0x18104>
  41cb80:	ldr	w0, [sp, #60]
  41cb84:	cmp	w0, #0x60
  41cb88:	b.eq	41d254 <ferror@plt+0x18664>  // b.none
  41cb8c:	ldr	w0, [sp, #60]
  41cb90:	cmp	w0, #0x60
  41cb94:	b.gt	41ccf4 <ferror@plt+0x18104>
  41cb98:	ldr	w0, [sp, #60]
  41cb9c:	cmp	w0, #0x5d
  41cba0:	b.eq	41d254 <ferror@plt+0x18664>  // b.none
  41cba4:	ldr	w0, [sp, #60]
  41cba8:	cmp	w0, #0x5d
  41cbac:	b.gt	41ccf4 <ferror@plt+0x18104>
  41cbb0:	ldr	w0, [sp, #60]
  41cbb4:	cmp	w0, #0x5c
  41cbb8:	b.eq	41cc40 <ferror@plt+0x18050>  // b.none
  41cbbc:	ldr	w0, [sp, #60]
  41cbc0:	cmp	w0, #0x5c
  41cbc4:	b.gt	41ccf4 <ferror@plt+0x18104>
  41cbc8:	ldr	w0, [sp, #60]
  41cbcc:	cmp	w0, #0x3b
  41cbd0:	b.gt	41cc30 <ferror@plt+0x18040>
  41cbd4:	ldr	w0, [sp, #60]
  41cbd8:	cmn	w0, #0x1
  41cbdc:	b.lt	41ccf4 <ferror@plt+0x18104>  // b.tstop
  41cbe0:	ldr	w0, [sp, #60]
  41cbe4:	add	w0, w0, #0x1
  41cbe8:	mov	x1, #0x1                   	// #1
  41cbec:	lsl	x0, x1, x0
  41cbf0:	mov	x1, #0x6c00                	// #27648
  41cbf4:	movk	x1, #0x270a, lsl #32
  41cbf8:	movk	x1, #0x1000, lsl #48
  41cbfc:	and	x1, x0, x1
  41cc00:	cmp	x1, #0x0
  41cc04:	cset	w1, ne  // ne = any
  41cc08:	and	w1, w1, #0xff
  41cc0c:	cmp	w1, #0x0
  41cc10:	b.ne	41d254 <ferror@plt+0x18664>  // b.any
  41cc14:	and	x0, x0, #0x1
  41cc18:	cmp	x0, #0x0
  41cc1c:	cset	w0, ne  // ne = any
  41cc20:	and	w0, w0, #0xff
  41cc24:	cmp	w0, #0x0
  41cc28:	b.ne	41d25c <ferror@plt+0x1866c>  // b.any
  41cc2c:	b	41ccf4 <ferror@plt+0x18104>
  41cc30:	ldr	w0, [sp, #60]
  41cc34:	cmp	w0, #0x5b
  41cc38:	b.eq	41d254 <ferror@plt+0x18664>  // b.none
  41cc3c:	b	41ccf4 <ferror@plt+0x18104>
  41cc40:	str	wzr, [sp, #56]
  41cc44:	bl	41c91c <ferror@plt+0x17d2c>
  41cc48:	str	w0, [sp, #60]
  41cc4c:	ldr	w0, [sp, #60]
  41cc50:	cmn	w0, #0x1
  41cc54:	b.eq	41d23c <ferror@plt+0x1864c>  // b.none
  41cc58:	ldr	x0, [sp, #24]
  41cc5c:	bl	41ca98 <ferror@plt+0x17ea8>
  41cc60:	ldr	x0, [sp, #24]
  41cc64:	ldr	x1, [x0, #8]
  41cc68:	ldr	x0, [sp, #24]
  41cc6c:	ldr	w0, [x0, #4]
  41cc70:	add	w3, w0, #0x1
  41cc74:	ldr	x2, [sp, #24]
  41cc78:	str	w3, [x2, #4]
  41cc7c:	sxtw	x0, w0
  41cc80:	add	x0, x1, x0
  41cc84:	ldr	w1, [sp, #60]
  41cc88:	and	w1, w1, #0xff
  41cc8c:	strb	w1, [x0]
  41cc90:	b	41d248 <ferror@plt+0x18658>
  41cc94:	str	wzr, [sp, #56]
  41cc98:	bl	41c91c <ferror@plt+0x17d2c>
  41cc9c:	str	w0, [sp, #60]
  41cca0:	ldr	w0, [sp, #60]
  41cca4:	cmn	w0, #0x1
  41cca8:	b.eq	41d244 <ferror@plt+0x18654>  // b.none
  41ccac:	ldr	w0, [sp, #60]
  41ccb0:	cmp	w0, #0x7c
  41ccb4:	b.eq	41d244 <ferror@plt+0x18654>  // b.none
  41ccb8:	ldr	x0, [sp, #24]
  41ccbc:	bl	41ca98 <ferror@plt+0x17ea8>
  41ccc0:	ldr	x0, [sp, #24]
  41ccc4:	ldr	x1, [x0, #8]
  41ccc8:	ldr	x0, [sp, #24]
  41cccc:	ldr	w0, [x0, #4]
  41ccd0:	add	w3, w0, #0x1
  41ccd4:	ldr	x2, [sp, #24]
  41ccd8:	str	w3, [x2, #4]
  41ccdc:	sxtw	x0, w0
  41cce0:	add	x0, x1, x0
  41cce4:	ldr	w1, [sp, #60]
  41cce8:	and	w1, w1, #0xff
  41ccec:	strb	w1, [x0]
  41ccf0:	b	41cc98 <ferror@plt+0x180a8>
  41ccf4:	ldr	w0, [sp, #56]
  41ccf8:	cmp	w0, #0x0
  41ccfc:	b.eq	41d1ec <ferror@plt+0x185fc>  // b.none
  41cd00:	ldrb	w0, [sp, #47]
  41cd04:	cmp	w0, #0x0
  41cd08:	b.eq	41ce6c <ferror@plt+0x1827c>  // b.none
  41cd0c:	ldr	w0, [sp, #60]
  41cd10:	cmp	w0, #0x78
  41cd14:	b.eq	41ce3c <ferror@plt+0x1824c>  // b.none
  41cd18:	ldr	w0, [sp, #60]
  41cd1c:	cmp	w0, #0x78
  41cd20:	b.gt	41ce48 <ferror@plt+0x18258>
  41cd24:	ldr	w0, [sp, #60]
  41cd28:	cmp	w0, #0x6f
  41cd2c:	b.eq	41ce24 <ferror@plt+0x18234>  // b.none
  41cd30:	ldr	w0, [sp, #60]
  41cd34:	cmp	w0, #0x6f
  41cd38:	b.gt	41ce48 <ferror@plt+0x18258>
  41cd3c:	ldr	w0, [sp, #60]
  41cd40:	cmp	w0, #0x69
  41cd44:	b.eq	41ce50 <ferror@plt+0x18260>  // b.none
  41cd48:	ldr	w0, [sp, #60]
  41cd4c:	cmp	w0, #0x69
  41cd50:	b.gt	41ce48 <ferror@plt+0x18258>
  41cd54:	ldr	w0, [sp, #60]
  41cd58:	cmp	w0, #0x65
  41cd5c:	b.eq	41ce50 <ferror@plt+0x18260>  // b.none
  41cd60:	ldr	w0, [sp, #60]
  41cd64:	cmp	w0, #0x65
  41cd68:	b.gt	41ce48 <ferror@plt+0x18258>
  41cd6c:	ldr	w0, [sp, #60]
  41cd70:	cmp	w0, #0x64
  41cd74:	b.eq	41ce30 <ferror@plt+0x18240>  // b.none
  41cd78:	ldr	w0, [sp, #60]
  41cd7c:	cmp	w0, #0x64
  41cd80:	b.gt	41ce48 <ferror@plt+0x18258>
  41cd84:	ldr	w0, [sp, #60]
  41cd88:	cmp	w0, #0x62
  41cd8c:	b.eq	41ce18 <ferror@plt+0x18228>  // b.none
  41cd90:	ldr	w0, [sp, #60]
  41cd94:	cmp	w0, #0x62
  41cd98:	b.gt	41ce48 <ferror@plt+0x18258>
  41cd9c:	ldr	w0, [sp, #60]
  41cda0:	cmp	w0, #0x58
  41cda4:	b.eq	41ce3c <ferror@plt+0x1824c>  // b.none
  41cda8:	ldr	w0, [sp, #60]
  41cdac:	cmp	w0, #0x58
  41cdb0:	b.gt	41ce48 <ferror@plt+0x18258>
  41cdb4:	ldr	w0, [sp, #60]
  41cdb8:	cmp	w0, #0x4f
  41cdbc:	b.eq	41ce24 <ferror@plt+0x18234>  // b.none
  41cdc0:	ldr	w0, [sp, #60]
  41cdc4:	cmp	w0, #0x4f
  41cdc8:	b.gt	41ce48 <ferror@plt+0x18258>
  41cdcc:	ldr	w0, [sp, #60]
  41cdd0:	cmp	w0, #0x49
  41cdd4:	b.eq	41ce50 <ferror@plt+0x18260>  // b.none
  41cdd8:	ldr	w0, [sp, #60]
  41cddc:	cmp	w0, #0x49
  41cde0:	b.gt	41ce48 <ferror@plt+0x18258>
  41cde4:	ldr	w0, [sp, #60]
  41cde8:	cmp	w0, #0x45
  41cdec:	b.eq	41ce50 <ferror@plt+0x18260>  // b.none
  41cdf0:	ldr	w0, [sp, #60]
  41cdf4:	cmp	w0, #0x45
  41cdf8:	b.gt	41ce48 <ferror@plt+0x18258>
  41cdfc:	ldr	w0, [sp, #60]
  41ce00:	cmp	w0, #0x42
  41ce04:	b.eq	41ce18 <ferror@plt+0x18228>  // b.none
  41ce08:	ldr	w0, [sp, #60]
  41ce0c:	cmp	w0, #0x44
  41ce10:	b.eq	41ce30 <ferror@plt+0x18240>  // b.none
  41ce14:	b	41ce48 <ferror@plt+0x18258>
  41ce18:	mov	w0, #0x2                   	// #2
  41ce1c:	str	w0, [sp, #56]
  41ce20:	b	41ce54 <ferror@plt+0x18264>
  41ce24:	mov	w0, #0x8                   	// #8
  41ce28:	str	w0, [sp, #56]
  41ce2c:	b	41ce54 <ferror@plt+0x18264>
  41ce30:	mov	w0, #0xa                   	// #10
  41ce34:	str	w0, [sp, #56]
  41ce38:	b	41ce54 <ferror@plt+0x18264>
  41ce3c:	mov	w0, #0x10                  	// #16
  41ce40:	str	w0, [sp, #56]
  41ce44:	b	41ce54 <ferror@plt+0x18264>
  41ce48:	str	wzr, [sp, #56]
  41ce4c:	b	41ce54 <ferror@plt+0x18264>
  41ce50:	nop
  41ce54:	strb	wzr, [sp, #47]
  41ce58:	ldr	x0, [sp, #24]
  41ce5c:	ldr	w0, [x0, #4]
  41ce60:	add	w0, w0, #0x1
  41ce64:	str	w0, [sp, #52]
  41ce68:	b	41d200 <ferror@plt+0x18610>
  41ce6c:	ldr	x0, [sp, #24]
  41ce70:	ldr	w0, [x0, #4]
  41ce74:	ldr	w1, [sp, #52]
  41ce78:	cmp	w1, w0
  41ce7c:	b.ne	41ceec <ferror@plt+0x182fc>  // b.any
  41ce80:	ldr	w0, [sp, #60]
  41ce84:	cmp	w0, #0x2b
  41ce88:	b.eq	41cea4 <ferror@plt+0x182b4>  // b.none
  41ce8c:	ldr	w0, [sp, #60]
  41ce90:	cmp	w0, #0x2d
  41ce94:	b.eq	41cea4 <ferror@plt+0x182b4>  // b.none
  41ce98:	ldr	w0, [sp, #60]
  41ce9c:	cmp	w0, #0x23
  41cea0:	b.ne	41ceec <ferror@plt+0x182fc>  // b.any
  41cea4:	ldr	w0, [sp, #60]
  41cea8:	cmp	w0, #0x23
  41ceac:	b.ne	41ced0 <ferror@plt+0x182e0>  // b.any
  41ceb0:	ldrb	w0, [sp, #48]
  41ceb4:	cmp	w0, #0x0
  41ceb8:	b.eq	41cec4 <ferror@plt+0x182d4>  // b.none
  41cebc:	str	wzr, [sp, #56]
  41cec0:	b	41ced8 <ferror@plt+0x182e8>
  41cec4:	mov	w0, #0x1                   	// #1
  41cec8:	strb	w0, [sp, #47]
  41cecc:	b	41ced8 <ferror@plt+0x182e8>
  41ced0:	mov	w0, #0x1                   	// #1
  41ced4:	strb	w0, [sp, #48]
  41ced8:	ldr	x0, [sp, #24]
  41cedc:	ldr	w0, [x0, #4]
  41cee0:	add	w0, w0, #0x1
  41cee4:	str	w0, [sp, #52]
  41cee8:	b	41d200 <ferror@plt+0x18610>
  41ceec:	ldr	w0, [sp, #56]
  41cef0:	cmn	w0, #0x1
  41cef4:	b.eq	41cf08 <ferror@plt+0x18318>  // b.none
  41cef8:	ldr	w0, [sp, #56]
  41cefc:	cmp	w0, #0x1
  41cf00:	b.eq	41cf68 <ferror@plt+0x18378>  // b.none
  41cf04:	b	41d060 <ferror@plt+0x18470>
  41cf08:	ldr	w0, [sp, #60]
  41cf0c:	cmp	w0, #0x2e
  41cf10:	b.ne	41cf24 <ferror@plt+0x18334>  // b.any
  41cf14:	mov	w0, #0xa                   	// #10
  41cf18:	str	w0, [sp, #56]
  41cf1c:	strb	wzr, [sp, #51]
  41cf20:	b	41d200 <ferror@plt+0x18610>
  41cf24:	ldr	w0, [sp, #60]
  41cf28:	cmp	w0, #0x2f
  41cf2c:	b.le	41cf3c <ferror@plt+0x1834c>
  41cf30:	ldr	w0, [sp, #60]
  41cf34:	cmp	w0, #0x39
  41cf38:	b.le	41cf44 <ferror@plt+0x18354>
  41cf3c:	str	wzr, [sp, #56]
  41cf40:	b	41d200 <ferror@plt+0x18610>
  41cf44:	ldr	w0, [sp, #60]
  41cf48:	cmp	w0, #0x30
  41cf4c:	b.ne	41cf5c <ferror@plt+0x1836c>  // b.any
  41cf50:	mov	w0, #0x1                   	// #1
  41cf54:	str	w0, [sp, #56]
  41cf58:	b	41d200 <ferror@plt+0x18610>
  41cf5c:	mov	w0, #0xa                   	// #10
  41cf60:	str	w0, [sp, #56]
  41cf64:	b	41d200 <ferror@plt+0x18610>
  41cf68:	ldr	w0, [sp, #60]
  41cf6c:	cmp	w0, #0x78
  41cf70:	b.eq	41cffc <ferror@plt+0x1840c>  // b.none
  41cf74:	ldr	w0, [sp, #60]
  41cf78:	cmp	w0, #0x78
  41cf7c:	b.gt	41d054 <ferror@plt+0x18464>
  41cf80:	ldr	w0, [sp, #60]
  41cf84:	cmp	w0, #0x65
  41cf88:	b.eq	41d030 <ferror@plt+0x18440>  // b.none
  41cf8c:	ldr	w0, [sp, #60]
  41cf90:	cmp	w0, #0x65
  41cf94:	b.gt	41d054 <ferror@plt+0x18464>
  41cf98:	ldr	w0, [sp, #60]
  41cf9c:	cmp	w0, #0x58
  41cfa0:	b.eq	41cffc <ferror@plt+0x1840c>  // b.none
  41cfa4:	ldr	w0, [sp, #60]
  41cfa8:	cmp	w0, #0x58
  41cfac:	b.gt	41d054 <ferror@plt+0x18464>
  41cfb0:	ldr	w0, [sp, #60]
  41cfb4:	cmp	w0, #0x45
  41cfb8:	b.eq	41d030 <ferror@plt+0x18440>  // b.none
  41cfbc:	ldr	w0, [sp, #60]
  41cfc0:	cmp	w0, #0x45
  41cfc4:	b.gt	41d054 <ferror@plt+0x18464>
  41cfc8:	ldr	w0, [sp, #60]
  41cfcc:	cmp	w0, #0x37
  41cfd0:	b.gt	41d054 <ferror@plt+0x18464>
  41cfd4:	ldr	w0, [sp, #60]
  41cfd8:	cmp	w0, #0x30
  41cfdc:	b.ge	41d018 <ferror@plt+0x18428>  // b.tcont
  41cfe0:	ldr	w0, [sp, #60]
  41cfe4:	cmp	w0, #0x2e
  41cfe8:	b.eq	41d030 <ferror@plt+0x18440>  // b.none
  41cfec:	ldr	w0, [sp, #60]
  41cff0:	cmp	w0, #0x2f
  41cff4:	b.eq	41d040 <ferror@plt+0x18450>  // b.none
  41cff8:	b	41d054 <ferror@plt+0x18464>
  41cffc:	mov	w0, #0x10                  	// #16
  41d000:	str	w0, [sp, #56]
  41d004:	ldr	x0, [sp, #24]
  41d008:	ldr	w0, [x0, #4]
  41d00c:	add	w0, w0, #0x1
  41d010:	str	w0, [sp, #52]
  41d014:	b	41d05c <ferror@plt+0x1846c>
  41d018:	mov	w0, #0x8                   	// #8
  41d01c:	str	w0, [sp, #56]
  41d020:	ldr	x0, [sp, #24]
  41d024:	ldr	w0, [x0, #4]
  41d028:	str	w0, [sp, #52]
  41d02c:	b	41d05c <ferror@plt+0x1846c>
  41d030:	mov	w0, #0xa                   	// #10
  41d034:	str	w0, [sp, #56]
  41d038:	strb	wzr, [sp, #51]
  41d03c:	b	41d05c <ferror@plt+0x1846c>
  41d040:	mov	w0, #0xa                   	// #10
  41d044:	str	w0, [sp, #56]
  41d048:	mov	w0, #0x1                   	// #1
  41d04c:	strb	w0, [sp, #50]
  41d050:	b	41d05c <ferror@plt+0x1846c>
  41d054:	str	wzr, [sp, #56]
  41d058:	nop
  41d05c:	b	41d200 <ferror@plt+0x18610>
  41d060:	ldr	w0, [sp, #60]
  41d064:	cmp	w0, #0x65
  41d068:	b.eq	41d11c <ferror@plt+0x1852c>  // b.none
  41d06c:	ldr	w0, [sp, #60]
  41d070:	cmp	w0, #0x65
  41d074:	b.gt	41d168 <ferror@plt+0x18578>
  41d078:	ldr	w0, [sp, #60]
  41d07c:	cmp	w0, #0x45
  41d080:	b.eq	41d11c <ferror@plt+0x1852c>  // b.none
  41d084:	ldr	w0, [sp, #60]
  41d088:	cmp	w0, #0x45
  41d08c:	b.gt	41d168 <ferror@plt+0x18578>
  41d090:	ldr	w0, [sp, #60]
  41d094:	cmp	w0, #0x2e
  41d098:	b.eq	41d0ac <ferror@plt+0x184bc>  // b.none
  41d09c:	ldr	w0, [sp, #60]
  41d0a0:	cmp	w0, #0x2f
  41d0a4:	b.eq	41d0e8 <ferror@plt+0x184f8>  // b.none
  41d0a8:	b	41d168 <ferror@plt+0x18578>
  41d0ac:	ldrb	w0, [sp, #51]
  41d0b0:	cmp	w0, #0x0
  41d0b4:	b.eq	41d0e0 <ferror@plt+0x184f0>  // b.none
  41d0b8:	ldr	w0, [sp, #56]
  41d0bc:	cmp	w0, #0xa
  41d0c0:	b.ne	41d0e0 <ferror@plt+0x184f0>  // b.any
  41d0c4:	ldrb	w0, [sp, #50]
  41d0c8:	eor	w0, w0, #0x1
  41d0cc:	and	w0, w0, #0xff
  41d0d0:	cmp	w0, #0x0
  41d0d4:	b.eq	41d0e0 <ferror@plt+0x184f0>  // b.none
  41d0d8:	strb	wzr, [sp, #51]
  41d0dc:	b	41d1e8 <ferror@plt+0x185f8>
  41d0e0:	str	wzr, [sp, #56]
  41d0e4:	b	41d1e8 <ferror@plt+0x185f8>
  41d0e8:	ldrb	w0, [sp, #51]
  41d0ec:	cmp	w0, #0x0
  41d0f0:	b.eq	41d114 <ferror@plt+0x18524>  // b.none
  41d0f4:	ldrb	w0, [sp, #50]
  41d0f8:	eor	w0, w0, #0x1
  41d0fc:	and	w0, w0, #0xff
  41d100:	cmp	w0, #0x0
  41d104:	b.eq	41d114 <ferror@plt+0x18524>  // b.none
  41d108:	mov	w0, #0x1                   	// #1
  41d10c:	strb	w0, [sp, #50]
  41d110:	b	41d1e8 <ferror@plt+0x185f8>
  41d114:	str	wzr, [sp, #56]
  41d118:	b	41d1e8 <ferror@plt+0x185f8>
  41d11c:	ldr	w0, [sp, #56]
  41d120:	cmp	w0, #0xa
  41d124:	b.ne	41d168 <ferror@plt+0x18578>  // b.any
  41d128:	ldrb	w0, [sp, #50]
  41d12c:	eor	w0, w0, #0x1
  41d130:	and	w0, w0, #0xff
  41d134:	cmp	w0, #0x0
  41d138:	b.eq	41d160 <ferror@plt+0x18570>  // b.none
  41d13c:	ldrb	w0, [sp, #49]
  41d140:	eor	w0, w0, #0x1
  41d144:	and	w0, w0, #0xff
  41d148:	cmp	w0, #0x0
  41d14c:	b.eq	41d160 <ferror@plt+0x18570>  // b.none
  41d150:	mov	w0, #0x1                   	// #1
  41d154:	strb	w0, [sp, #49]
  41d158:	strb	wzr, [sp, #51]
  41d15c:	b	41d1e8 <ferror@plt+0x185f8>
  41d160:	str	wzr, [sp, #56]
  41d164:	b	41d1e8 <ferror@plt+0x185f8>
  41d168:	ldrb	w0, [sp, #49]
  41d16c:	cmp	w0, #0x0
  41d170:	b.eq	41d18c <ferror@plt+0x1859c>  // b.none
  41d174:	ldr	w0, [sp, #60]
  41d178:	cmp	w0, #0x2b
  41d17c:	b.eq	41d1fc <ferror@plt+0x1860c>  // b.none
  41d180:	ldr	w0, [sp, #60]
  41d184:	cmp	w0, #0x2d
  41d188:	b.eq	41d1fc <ferror@plt+0x1860c>  // b.none
  41d18c:	ldr	w0, [sp, #56]
  41d190:	cmp	w0, #0xa
  41d194:	b.gt	41d1b8 <ferror@plt+0x185c8>
  41d198:	ldr	w0, [sp, #60]
  41d19c:	cmp	w0, #0x2f
  41d1a0:	b.le	41d1e0 <ferror@plt+0x185f0>
  41d1a4:	ldr	w0, [sp, #56]
  41d1a8:	add	w0, w0, #0x2f
  41d1ac:	ldr	w1, [sp, #60]
  41d1b0:	cmp	w1, w0
  41d1b4:	b.gt	41d1e0 <ferror@plt+0x185f0>
  41d1b8:	ldr	w0, [sp, #56]
  41d1bc:	cmp	w0, #0x10
  41d1c0:	b.ne	41d1e4 <ferror@plt+0x185f4>  // b.any
  41d1c4:	ldr	w0, [sp, #60]
  41d1c8:	bl	4042e0 <c_isxdigit@plt>
  41d1cc:	and	w0, w0, #0xff
  41d1d0:	eor	w0, w0, #0x1
  41d1d4:	and	w0, w0, #0xff
  41d1d8:	cmp	w0, #0x0
  41d1dc:	b.eq	41d1e4 <ferror@plt+0x185f4>  // b.none
  41d1e0:	str	wzr, [sp, #56]
  41d1e4:	nop
  41d1e8:	b	41d1fc <ferror@plt+0x1860c>
  41d1ec:	ldr	w0, [sp, #60]
  41d1f0:	cmp	w0, #0x23
  41d1f4:	b.eq	41d264 <ferror@plt+0x18674>  // b.none
  41d1f8:	b	41d200 <ferror@plt+0x18610>
  41d1fc:	nop
  41d200:	ldr	x0, [sp, #24]
  41d204:	bl	41ca98 <ferror@plt+0x17ea8>
  41d208:	ldr	x0, [sp, #24]
  41d20c:	ldr	x1, [x0, #8]
  41d210:	ldr	x0, [sp, #24]
  41d214:	ldr	w0, [x0, #4]
  41d218:	add	w3, w0, #0x1
  41d21c:	ldr	x2, [sp, #24]
  41d220:	str	w3, [x2, #4]
  41d224:	sxtw	x0, w0
  41d228:	add	x0, x1, x0
  41d22c:	ldr	w1, [sp, #60]
  41d230:	and	w1, w1, #0xff
  41d234:	strb	w1, [x0]
  41d238:	b	41d248 <ferror@plt+0x18658>
  41d23c:	nop
  41d240:	b	41d248 <ferror@plt+0x18658>
  41d244:	nop
  41d248:	bl	41c91c <ferror@plt+0x17d2c>
  41d24c:	str	w0, [sp, #60]
  41d250:	b	41cb68 <ferror@plt+0x17f78>
  41d254:	nop
  41d258:	b	41d268 <ferror@plt+0x18678>
  41d25c:	nop
  41d260:	b	41d268 <ferror@plt+0x18678>
  41d264:	nop
  41d268:	ldr	w0, [sp, #60]
  41d26c:	cmn	w0, #0x1
  41d270:	b.eq	41d27c <ferror@plt+0x1868c>  // b.none
  41d274:	ldr	w0, [sp, #60]
  41d278:	bl	41c9d4 <ferror@plt+0x17de4>
  41d27c:	ldr	w0, [sp, #56]
  41d280:	cmp	w0, #0x0
  41d284:	b.le	41d2a4 <ferror@plt+0x186b4>
  41d288:	ldr	x0, [sp, #24]
  41d28c:	ldr	w0, [x0, #4]
  41d290:	ldr	w1, [sp, #52]
  41d294:	cmp	w1, w0
  41d298:	b.ge	41d2a4 <ferror@plt+0x186b4>  // b.tcont
  41d29c:	mov	w0, #0x0                   	// #0
  41d2a0:	b	41d2a8 <ferror@plt+0x186b8>
  41d2a4:	mov	w0, #0x1                   	// #1
  41d2a8:	ldp	x29, x30, [sp], #64
  41d2ac:	ret
  41d2b0:	adrp	x0, 462000 <program_name+0xfa8>
  41d2b4:	add	x0, x0, #0x5b0
  41d2b8:	str	xzr, [x0]
  41d2bc:	nop
  41d2c0:	ret
  41d2c4:	stp	x29, x30, [sp, #-32]!
  41d2c8:	mov	x29, sp
  41d2cc:	str	w0, [sp, #28]
  41d2d0:	adrp	x0, 462000 <program_name+0xfa8>
  41d2d4:	add	x0, x0, #0x5b0
  41d2d8:	ldr	x1, [x0]
  41d2dc:	adrp	x0, 462000 <program_name+0xfa8>
  41d2e0:	add	x0, x0, #0x5a8
  41d2e4:	ldr	x0, [x0]
  41d2e8:	cmp	x1, x0
  41d2ec:	b.cc	41d344 <ferror@plt+0x18754>  // b.lo, b.ul, b.last
  41d2f0:	adrp	x0, 462000 <program_name+0xfa8>
  41d2f4:	add	x0, x0, #0x5a8
  41d2f8:	ldr	x0, [x0]
  41d2fc:	add	x0, x0, #0x5
  41d300:	lsl	x1, x0, #1
  41d304:	adrp	x0, 462000 <program_name+0xfa8>
  41d308:	add	x0, x0, #0x5a8
  41d30c:	str	x1, [x0]
  41d310:	adrp	x0, 462000 <program_name+0xfa8>
  41d314:	add	x0, x0, #0x5a0
  41d318:	ldr	x2, [x0]
  41d31c:	adrp	x0, 462000 <program_name+0xfa8>
  41d320:	add	x0, x0, #0x5a8
  41d324:	ldr	x0, [x0]
  41d328:	mov	x1, x0
  41d32c:	mov	x0, x2
  41d330:	bl	404560 <xrealloc@plt>
  41d334:	mov	x1, x0
  41d338:	adrp	x0, 462000 <program_name+0xfa8>
  41d33c:	add	x0, x0, #0x5a0
  41d340:	str	x1, [x0]
  41d344:	adrp	x0, 462000 <program_name+0xfa8>
  41d348:	add	x0, x0, #0x5a0
  41d34c:	ldr	x1, [x0]
  41d350:	adrp	x0, 462000 <program_name+0xfa8>
  41d354:	add	x0, x0, #0x5b0
  41d358:	ldr	x0, [x0]
  41d35c:	add	x3, x0, #0x1
  41d360:	adrp	x2, 462000 <program_name+0xfa8>
  41d364:	add	x2, x2, #0x5b0
  41d368:	str	x3, [x2]
  41d36c:	add	x0, x1, x0
  41d370:	ldr	w1, [sp, #28]
  41d374:	and	w1, w1, #0xff
  41d378:	strb	w1, [x0]
  41d37c:	nop
  41d380:	ldp	x29, x30, [sp], #32
  41d384:	ret
  41d388:	stp	x29, x30, [sp, #-32]!
  41d38c:	mov	x29, sp
  41d390:	str	x0, [sp, #24]
  41d394:	adrp	x0, 462000 <program_name+0xfa8>
  41d398:	add	x0, x0, #0x5b0
  41d39c:	ldr	x1, [x0]
  41d3a0:	ldr	x0, [sp, #24]
  41d3a4:	sub	x1, x1, x0
  41d3a8:	adrp	x0, 462000 <program_name+0xfa8>
  41d3ac:	add	x0, x0, #0x5b0
  41d3b0:	str	x1, [x0]
  41d3b4:	b	41d3d4 <ferror@plt+0x187e4>
  41d3b8:	adrp	x0, 462000 <program_name+0xfa8>
  41d3bc:	add	x0, x0, #0x5b0
  41d3c0:	ldr	x0, [x0]
  41d3c4:	sub	x1, x0, #0x1
  41d3c8:	adrp	x0, 462000 <program_name+0xfa8>
  41d3cc:	add	x0, x0, #0x5b0
  41d3d0:	str	x1, [x0]
  41d3d4:	adrp	x0, 462000 <program_name+0xfa8>
  41d3d8:	add	x0, x0, #0x5b0
  41d3dc:	ldr	x0, [x0]
  41d3e0:	cmp	x0, #0x0
  41d3e4:	b.eq	41d440 <ferror@plt+0x18850>  // b.none
  41d3e8:	adrp	x0, 462000 <program_name+0xfa8>
  41d3ec:	add	x0, x0, #0x5a0
  41d3f0:	ldr	x1, [x0]
  41d3f4:	adrp	x0, 462000 <program_name+0xfa8>
  41d3f8:	add	x0, x0, #0x5b0
  41d3fc:	ldr	x0, [x0]
  41d400:	sub	x0, x0, #0x1
  41d404:	add	x0, x1, x0
  41d408:	ldrb	w0, [x0]
  41d40c:	cmp	w0, #0x20
  41d410:	b.eq	41d3b8 <ferror@plt+0x187c8>  // b.none
  41d414:	adrp	x0, 462000 <program_name+0xfa8>
  41d418:	add	x0, x0, #0x5a0
  41d41c:	ldr	x1, [x0]
  41d420:	adrp	x0, 462000 <program_name+0xfa8>
  41d424:	add	x0, x0, #0x5b0
  41d428:	ldr	x0, [x0]
  41d42c:	sub	x0, x0, #0x1
  41d430:	add	x0, x1, x0
  41d434:	ldrb	w0, [x0]
  41d438:	cmp	w0, #0x9
  41d43c:	b.eq	41d3b8 <ferror@plt+0x187c8>  // b.none
  41d440:	ldr	x0, [sp, #24]
  41d444:	cmp	x0, #0x0
  41d448:	b.ne	41d4c0 <ferror@plt+0x188d0>  // b.any
  41d44c:	adrp	x0, 462000 <program_name+0xfa8>
  41d450:	add	x0, x0, #0x5b0
  41d454:	ldr	x1, [x0]
  41d458:	adrp	x0, 462000 <program_name+0xfa8>
  41d45c:	add	x0, x0, #0x5a8
  41d460:	ldr	x0, [x0]
  41d464:	cmp	x1, x0
  41d468:	b.cc	41d4c0 <ferror@plt+0x188d0>  // b.lo, b.ul, b.last
  41d46c:	adrp	x0, 462000 <program_name+0xfa8>
  41d470:	add	x0, x0, #0x5a8
  41d474:	ldr	x0, [x0]
  41d478:	add	x0, x0, #0x5
  41d47c:	lsl	x1, x0, #1
  41d480:	adrp	x0, 462000 <program_name+0xfa8>
  41d484:	add	x0, x0, #0x5a8
  41d488:	str	x1, [x0]
  41d48c:	adrp	x0, 462000 <program_name+0xfa8>
  41d490:	add	x0, x0, #0x5a0
  41d494:	ldr	x2, [x0]
  41d498:	adrp	x0, 462000 <program_name+0xfa8>
  41d49c:	add	x0, x0, #0x5a8
  41d4a0:	ldr	x0, [x0]
  41d4a4:	mov	x1, x0
  41d4a8:	mov	x0, x2
  41d4ac:	bl	404560 <xrealloc@plt>
  41d4b0:	mov	x1, x0
  41d4b4:	adrp	x0, 462000 <program_name+0xfa8>
  41d4b8:	add	x0, x0, #0x5a0
  41d4bc:	str	x1, [x0]
  41d4c0:	adrp	x0, 462000 <program_name+0xfa8>
  41d4c4:	add	x0, x0, #0x5a0
  41d4c8:	ldr	x1, [x0]
  41d4cc:	adrp	x0, 462000 <program_name+0xfa8>
  41d4d0:	add	x0, x0, #0x5b0
  41d4d4:	ldr	x0, [x0]
  41d4d8:	add	x0, x1, x0
  41d4dc:	strb	wzr, [x0]
  41d4e0:	adrp	x0, 462000 <program_name+0xfa8>
  41d4e4:	add	x0, x0, #0x5a0
  41d4e8:	ldr	x0, [x0]
  41d4ec:	bl	4077e8 <ferror@plt+0x2bf8>
  41d4f0:	nop
  41d4f4:	ldp	x29, x30, [sp], #32
  41d4f8:	ret
  41d4fc:	stp	x29, x30, [sp, #-32]!
  41d500:	mov	x29, sp
  41d504:	str	x0, [sp, #24]
  41d508:	ldr	x0, [sp, #24]
  41d50c:	ldr	w0, [x0]
  41d510:	cmp	w0, #0x0
  41d514:	b.eq	41d528 <ferror@plt+0x18938>  // b.none
  41d518:	ldr	x0, [sp, #24]
  41d51c:	ldr	w0, [x0]
  41d520:	cmp	w0, #0x1
  41d524:	b.ne	41d540 <ferror@plt+0x18950>  // b.any
  41d528:	ldr	x0, [sp, #24]
  41d52c:	ldr	x0, [x0, #8]
  41d530:	bl	41ca74 <ferror@plt+0x17e84>
  41d534:	ldr	x0, [sp, #24]
  41d538:	ldr	x0, [x0, #8]
  41d53c:	bl	4048f0 <free@plt>
  41d540:	nop
  41d544:	ldp	x29, x30, [sp], #32
  41d548:	ret
  41d54c:	stp	x29, x30, [sp, #-48]!
  41d550:	mov	x29, sp
  41d554:	str	x0, [sp, #24]
  41d558:	ldr	x0, [sp, #24]
  41d55c:	ldr	w0, [x0]
  41d560:	cmp	w0, #0x0
  41d564:	b.eq	41d57c <ferror@plt+0x1898c>  // b.none
  41d568:	ldr	x0, [sp, #24]
  41d56c:	ldr	w0, [x0]
  41d570:	cmp	w0, #0x1
  41d574:	b.eq	41d57c <ferror@plt+0x1898c>  // b.none
  41d578:	bl	4047b0 <abort@plt>
  41d57c:	ldr	x0, [sp, #24]
  41d580:	ldr	x0, [x0, #8]
  41d584:	ldr	w0, [x0, #4]
  41d588:	str	w0, [sp, #44]
  41d58c:	ldr	w0, [sp, #44]
  41d590:	add	w0, w0, #0x1
  41d594:	sxtw	x0, w0
  41d598:	bl	404620 <xmalloc@plt>
  41d59c:	str	x0, [sp, #32]
  41d5a0:	ldr	x0, [sp, #24]
  41d5a4:	ldr	x0, [x0, #8]
  41d5a8:	ldr	x0, [x0, #8]
  41d5ac:	ldrsw	x1, [sp, #44]
  41d5b0:	mov	x2, x1
  41d5b4:	mov	x1, x0
  41d5b8:	ldr	x0, [sp, #32]
  41d5bc:	bl	404220 <memcpy@plt>
  41d5c0:	ldrsw	x0, [sp, #44]
  41d5c4:	ldr	x1, [sp, #32]
  41d5c8:	add	x0, x1, x0
  41d5cc:	strb	wzr, [x0]
  41d5d0:	ldr	x0, [sp, #32]
  41d5d4:	ldp	x29, x30, [sp], #48
  41d5d8:	ret
  41d5dc:	stp	x29, x30, [sp, #-48]!
  41d5e0:	mov	x29, sp
  41d5e4:	str	w0, [sp, #28]
  41d5e8:	ldr	w0, [sp, #28]
  41d5ec:	cmp	w0, #0x78
  41d5f0:	b.eq	41d7cc <ferror@plt+0x18bdc>  // b.none
  41d5f4:	ldr	w0, [sp, #28]
  41d5f8:	cmp	w0, #0x78
  41d5fc:	b.gt	41d8a0 <ferror@plt+0x18cb0>
  41d600:	ldr	w0, [sp, #28]
  41d604:	cmp	w0, #0x76
  41d608:	b.eq	41d6dc <ferror@plt+0x18aec>  // b.none
  41d60c:	ldr	w0, [sp, #28]
  41d610:	cmp	w0, #0x76
  41d614:	b.gt	41d8a0 <ferror@plt+0x18cb0>
  41d618:	ldr	w0, [sp, #28]
  41d61c:	cmp	w0, #0x74
  41d620:	b.eq	41d6d4 <ferror@plt+0x18ae4>  // b.none
  41d624:	ldr	w0, [sp, #28]
  41d628:	cmp	w0, #0x74
  41d62c:	b.gt	41d8a0 <ferror@plt+0x18cb0>
  41d630:	ldr	w0, [sp, #28]
  41d634:	cmp	w0, #0x72
  41d638:	b.eq	41d6c4 <ferror@plt+0x18ad4>  // b.none
  41d63c:	ldr	w0, [sp, #28]
  41d640:	cmp	w0, #0x72
  41d644:	b.gt	41d8a0 <ferror@plt+0x18cb0>
  41d648:	ldr	w0, [sp, #28]
  41d64c:	cmp	w0, #0x6e
  41d650:	b.eq	41d6bc <ferror@plt+0x18acc>  // b.none
  41d654:	ldr	w0, [sp, #28]
  41d658:	cmp	w0, #0x6e
  41d65c:	b.gt	41d8a0 <ferror@plt+0x18cb0>
  41d660:	ldr	w0, [sp, #28]
  41d664:	cmp	w0, #0x66
  41d668:	b.eq	41d6cc <ferror@plt+0x18adc>  // b.none
  41d66c:	ldr	w0, [sp, #28]
  41d670:	cmp	w0, #0x66
  41d674:	b.gt	41d8a0 <ferror@plt+0x18cb0>
  41d678:	ldr	w0, [sp, #28]
  41d67c:	cmp	w0, #0x61
  41d680:	b.eq	41d6e4 <ferror@plt+0x18af4>  // b.none
  41d684:	ldr	w0, [sp, #28]
  41d688:	cmp	w0, #0x61
  41d68c:	b.gt	41d8a0 <ferror@plt+0x18cb0>
  41d690:	ldr	w0, [sp, #28]
  41d694:	cmp	w0, #0x37
  41d698:	b.gt	41d6ac <ferror@plt+0x18abc>
  41d69c:	ldr	w0, [sp, #28]
  41d6a0:	cmp	w0, #0x30
  41d6a4:	b.ge	41d714 <ferror@plt+0x18b24>  // b.tcont
  41d6a8:	b	41d8a0 <ferror@plt+0x18cb0>
  41d6ac:	ldr	w0, [sp, #28]
  41d6b0:	cmp	w0, #0x5e
  41d6b4:	b.eq	41d6ec <ferror@plt+0x18afc>  // b.none
  41d6b8:	b	41d8a0 <ferror@plt+0x18cb0>
  41d6bc:	mov	w0, #0xa                   	// #10
  41d6c0:	b	41d8a4 <ferror@plt+0x18cb4>
  41d6c4:	mov	w0, #0xd                   	// #13
  41d6c8:	b	41d8a4 <ferror@plt+0x18cb4>
  41d6cc:	mov	w0, #0xc                   	// #12
  41d6d0:	b	41d8a4 <ferror@plt+0x18cb4>
  41d6d4:	mov	w0, #0x9                   	// #9
  41d6d8:	b	41d8a4 <ferror@plt+0x18cb4>
  41d6dc:	mov	w0, #0xb                   	// #11
  41d6e0:	b	41d8a4 <ferror@plt+0x18cb4>
  41d6e4:	mov	w0, #0x7                   	// #7
  41d6e8:	b	41d8a4 <ferror@plt+0x18cb4>
  41d6ec:	bl	41c91c <ferror@plt+0x17d2c>
  41d6f0:	str	w0, [sp, #28]
  41d6f4:	ldr	w0, [sp, #28]
  41d6f8:	cmn	w0, #0x1
  41d6fc:	b.ne	41d708 <ferror@plt+0x18b18>  // b.any
  41d700:	mov	w0, #0xffffffff            	// #-1
  41d704:	b	41d8a4 <ferror@plt+0x18cb4>
  41d708:	ldr	w0, [sp, #28]
  41d70c:	and	w0, w0, #0x1f
  41d710:	b	41d8a4 <ferror@plt+0x18cb4>
  41d714:	ldr	w0, [sp, #28]
  41d718:	sub	w0, w0, #0x30
  41d71c:	str	w0, [sp, #44]
  41d720:	bl	41c91c <ferror@plt+0x17d2c>
  41d724:	str	w0, [sp, #28]
  41d728:	ldr	w0, [sp, #28]
  41d72c:	cmn	w0, #0x1
  41d730:	b.eq	41d7c0 <ferror@plt+0x18bd0>  // b.none
  41d734:	ldr	w0, [sp, #28]
  41d738:	cmp	w0, #0x2f
  41d73c:	b.le	41d7b8 <ferror@plt+0x18bc8>
  41d740:	ldr	w0, [sp, #28]
  41d744:	cmp	w0, #0x37
  41d748:	b.gt	41d7b8 <ferror@plt+0x18bc8>
  41d74c:	ldr	w0, [sp, #44]
  41d750:	lsl	w1, w0, #3
  41d754:	ldr	w0, [sp, #28]
  41d758:	sub	w0, w0, #0x30
  41d75c:	add	w0, w1, w0
  41d760:	str	w0, [sp, #44]
  41d764:	bl	41c91c <ferror@plt+0x17d2c>
  41d768:	str	w0, [sp, #28]
  41d76c:	ldr	w0, [sp, #28]
  41d770:	cmn	w0, #0x1
  41d774:	b.eq	41d7c0 <ferror@plt+0x18bd0>  // b.none
  41d778:	ldr	w0, [sp, #28]
  41d77c:	cmp	w0, #0x2f
  41d780:	b.le	41d7ac <ferror@plt+0x18bbc>
  41d784:	ldr	w0, [sp, #28]
  41d788:	cmp	w0, #0x37
  41d78c:	b.gt	41d7ac <ferror@plt+0x18bbc>
  41d790:	ldr	w0, [sp, #44]
  41d794:	lsl	w1, w0, #3
  41d798:	ldr	w0, [sp, #28]
  41d79c:	sub	w0, w0, #0x30
  41d7a0:	add	w0, w1, w0
  41d7a4:	str	w0, [sp, #44]
  41d7a8:	b	41d7c0 <ferror@plt+0x18bd0>
  41d7ac:	ldr	w0, [sp, #28]
  41d7b0:	bl	41c9d4 <ferror@plt+0x17de4>
  41d7b4:	b	41d7c0 <ferror@plt+0x18bd0>
  41d7b8:	ldr	w0, [sp, #28]
  41d7bc:	bl	41c9d4 <ferror@plt+0x17de4>
  41d7c0:	ldr	w0, [sp, #44]
  41d7c4:	and	w0, w0, #0xff
  41d7c8:	b	41d8a4 <ferror@plt+0x18cb4>
  41d7cc:	str	wzr, [sp, #40]
  41d7d0:	bl	41c91c <ferror@plt+0x17d2c>
  41d7d4:	str	w0, [sp, #28]
  41d7d8:	ldr	w0, [sp, #28]
  41d7dc:	cmn	w0, #0x1
  41d7e0:	b.eq	41d890 <ferror@plt+0x18ca0>  // b.none
  41d7e4:	ldr	w0, [sp, #28]
  41d7e8:	cmp	w0, #0x2f
  41d7ec:	b.le	41d818 <ferror@plt+0x18c28>
  41d7f0:	ldr	w0, [sp, #28]
  41d7f4:	cmp	w0, #0x39
  41d7f8:	b.gt	41d818 <ferror@plt+0x18c28>
  41d7fc:	ldr	w0, [sp, #40]
  41d800:	lsl	w1, w0, #4
  41d804:	ldr	w0, [sp, #28]
  41d808:	sub	w0, w0, #0x30
  41d80c:	add	w0, w1, w0
  41d810:	str	w0, [sp, #40]
  41d814:	b	41d88c <ferror@plt+0x18c9c>
  41d818:	ldr	w0, [sp, #28]
  41d81c:	cmp	w0, #0x40
  41d820:	b.le	41d84c <ferror@plt+0x18c5c>
  41d824:	ldr	w0, [sp, #28]
  41d828:	cmp	w0, #0x46
  41d82c:	b.gt	41d84c <ferror@plt+0x18c5c>
  41d830:	ldr	w0, [sp, #40]
  41d834:	lsl	w1, w0, #4
  41d838:	ldr	w0, [sp, #28]
  41d83c:	sub	w0, w0, #0x37
  41d840:	add	w0, w1, w0
  41d844:	str	w0, [sp, #40]
  41d848:	b	41d88c <ferror@plt+0x18c9c>
  41d84c:	ldr	w0, [sp, #28]
  41d850:	cmp	w0, #0x60
  41d854:	b.le	41d880 <ferror@plt+0x18c90>
  41d858:	ldr	w0, [sp, #28]
  41d85c:	cmp	w0, #0x66
  41d860:	b.gt	41d880 <ferror@plt+0x18c90>
  41d864:	ldr	w0, [sp, #40]
  41d868:	lsl	w1, w0, #4
  41d86c:	ldr	w0, [sp, #28]
  41d870:	sub	w0, w0, #0x57
  41d874:	add	w0, w1, w0
  41d878:	str	w0, [sp, #40]
  41d87c:	b	41d88c <ferror@plt+0x18c9c>
  41d880:	ldr	w0, [sp, #28]
  41d884:	bl	41c9d4 <ferror@plt+0x17de4>
  41d888:	b	41d894 <ferror@plt+0x18ca4>
  41d88c:	b	41d7d0 <ferror@plt+0x18be0>
  41d890:	nop
  41d894:	ldr	w0, [sp, #40]
  41d898:	and	w0, w0, #0xff
  41d89c:	b	41d8a4 <ferror@plt+0x18cb4>
  41d8a0:	ldr	w0, [sp, #28]
  41d8a4:	ldp	x29, x30, [sp], #48
  41d8a8:	ret
  41d8ac:	sub	sp, sp, #0x170
  41d8b0:	stp	x29, x30, [sp, #16]
  41d8b4:	add	x29, sp, #0x10
  41d8b8:	str	x19, [sp, #32]
  41d8bc:	str	x0, [sp, #56]
  41d8c0:	str	w1, [sp, #48]
  41d8c4:	bl	41c91c <ferror@plt+0x17d2c>
  41d8c8:	str	w0, [sp, #292]
  41d8cc:	ldr	w0, [sp, #292]
  41d8d0:	cmp	w0, #0x60
  41d8d4:	b.eq	41dd34 <ferror@plt+0x19144>  // b.none
  41d8d8:	cmp	w0, #0x60
  41d8dc:	b.gt	41e470 <ferror@plt+0x19880>
  41d8e0:	cmp	w0, #0x5d
  41d8e4:	b.eq	41dce4 <ferror@plt+0x190f4>  // b.none
  41d8e8:	cmp	w0, #0x5d
  41d8ec:	b.gt	41e470 <ferror@plt+0x19880>
  41d8f0:	cmp	w0, #0x5b
  41d8f4:	b.eq	41dc58 <ferror@plt+0x19068>  // b.none
  41d8f8:	cmp	w0, #0x5b
  41d8fc:	b.gt	41e470 <ferror@plt+0x19880>
  41d900:	cmp	w0, #0x3f
  41d904:	b.eq	41e030 <ferror@plt+0x19440>  // b.none
  41d908:	cmp	w0, #0x3f
  41d90c:	b.gt	41e470 <ferror@plt+0x19880>
  41d910:	cmp	w0, #0x3b
  41d914:	b.eq	41dd7c <ferror@plt+0x1918c>  // b.none
  41d918:	cmp	w0, #0x3b
  41d91c:	b.gt	41e470 <ferror@plt+0x19880>
  41d920:	cmp	w0, #0x2c
  41d924:	b.eq	41dd0c <ferror@plt+0x1911c>  // b.none
  41d928:	cmp	w0, #0x2c
  41d92c:	b.gt	41e470 <ferror@plt+0x19880>
  41d930:	cmp	w0, #0x29
  41d934:	b.eq	41dce4 <ferror@plt+0x190f4>  // b.none
  41d938:	cmp	w0, #0x29
  41d93c:	b.gt	41e470 <ferror@plt+0x19880>
  41d940:	cmp	w0, #0x28
  41d944:	b.eq	41d9fc <ferror@plt+0x18e0c>  // b.none
  41d948:	cmp	w0, #0x28
  41d94c:	b.gt	41e470 <ferror@plt+0x19880>
  41d950:	cmp	w0, #0x27
  41d954:	b.eq	41dd34 <ferror@plt+0x19144>  // b.none
  41d958:	cmp	w0, #0x27
  41d95c:	b.gt	41e470 <ferror@plt+0x19880>
  41d960:	cmp	w0, #0x23
  41d964:	b.eq	41e098 <ferror@plt+0x194a8>  // b.none
  41d968:	cmp	w0, #0x23
  41d96c:	b.gt	41e470 <ferror@plt+0x19880>
  41d970:	cmp	w0, #0x22
  41d974:	b.eq	41de40 <ferror@plt+0x19250>  // b.none
  41d978:	cmp	w0, #0x22
  41d97c:	b.gt	41e470 <ferror@plt+0x19880>
  41d980:	cmp	w0, #0x20
  41d984:	b.eq	41e5f8 <ferror@plt+0x19a08>  // b.none
  41d988:	cmp	w0, #0x20
  41d98c:	b.gt	41e470 <ferror@plt+0x19880>
  41d990:	cmp	w0, #0xd
  41d994:	b.gt	41e470 <ferror@plt+0x19880>
  41d998:	cmp	w0, #0xc
  41d99c:	b.ge	41e5f8 <ferror@plt+0x19a08>  // b.tcont
  41d9a0:	cmp	w0, #0xa
  41d9a4:	b.eq	41d9d4 <ferror@plt+0x18de4>  // b.none
  41d9a8:	cmp	w0, #0xa
  41d9ac:	b.gt	41e470 <ferror@plt+0x19880>
  41d9b0:	cmn	w0, #0x1
  41d9b4:	b.eq	41d9c4 <ferror@plt+0x18dd4>  // b.none
  41d9b8:	cmp	w0, #0x9
  41d9bc:	b.eq	41e5f8 <ferror@plt+0x19a08>  // b.none
  41d9c0:	b	41e470 <ferror@plt+0x19880>
  41d9c4:	ldr	x0, [sp, #56]
  41d9c8:	mov	w1, #0x5                   	// #5
  41d9cc:	str	w1, [x0]
  41d9d0:	b	41e610 <ferror@plt+0x19a20>
  41d9d4:	adrp	x0, 462000 <program_name+0xfa8>
  41d9d8:	add	x0, x0, #0x5bc
  41d9dc:	ldr	w1, [x0]
  41d9e0:	adrp	x0, 462000 <program_name+0xfa8>
  41d9e4:	add	x0, x0, #0x5b8
  41d9e8:	ldr	w0, [x0]
  41d9ec:	cmp	w1, w0
  41d9f0:	b.le	41e600 <ferror@plt+0x19a10>
  41d9f4:	bl	407950 <ferror@plt+0x2d60>
  41d9f8:	b	41e600 <ferror@plt+0x19a10>
  41d9fc:	str	wzr, [sp, #364]
  41da00:	str	xzr, [sp, #352]
  41da04:	str	xzr, [sp, #344]
  41da08:	ldr	w0, [sp, #364]
  41da0c:	cmp	w0, #0x0
  41da10:	b.ne	41da28 <ferror@plt+0x18e38>  // b.any
  41da14:	adrp	x0, 461000 <sentence_end_required_spaces>
  41da18:	add	x0, x0, #0xb10
  41da1c:	ldr	w0, [x0]
  41da20:	str	w0, [sp, #240]
  41da24:	b	41da40 <ferror@plt+0x18e50>
  41da28:	add	x0, sp, #0x110
  41da2c:	bl	40a264 <ferror@plt+0x5674>
  41da30:	mov	w1, w0
  41da34:	ldr	w0, [sp, #48]
  41da38:	bl	40a178 <ferror@plt+0x5588>
  41da3c:	str	w0, [sp, #240]
  41da40:	add	x0, sp, #0xf8
  41da44:	ldr	w1, [sp, #240]
  41da48:	bl	41d8ac <ferror@plt+0x18cbc>
  41da4c:	ldr	w0, [sp, #248]
  41da50:	cmp	w0, #0x4
  41da54:	b.ne	41da98 <ferror@plt+0x18ea8>  // b.any
  41da58:	ldr	x0, [sp, #56]
  41da5c:	mov	w1, #0x2                   	// #2
  41da60:	str	w1, [x0]
  41da64:	adrp	x0, 463000 <program_name+0x1fa8>
  41da68:	add	x0, x0, #0x598
  41da6c:	ldr	w1, [x0]
  41da70:	adrp	x0, 462000 <program_name+0xfa8>
  41da74:	add	x0, x0, #0x5bc
  41da78:	str	w1, [x0]
  41da7c:	ldr	x0, [sp, #344]
  41da80:	cmp	x0, #0x0
  41da84:	b.eq	41e610 <ferror@plt+0x19a20>  // b.none
  41da88:	ldr	w1, [sp, #364]
  41da8c:	ldr	x0, [sp, #344]
  41da90:	bl	40bea0 <ferror@plt+0x72b0>
  41da94:	b	41e610 <ferror@plt+0x19a20>
  41da98:	ldr	w0, [sp, #248]
  41da9c:	cmp	w0, #0x5
  41daa0:	b.ne	41dab4 <ferror@plt+0x18ec4>  // b.any
  41daa4:	ldr	x0, [sp, #344]
  41daa8:	cmp	x0, #0x0
  41daac:	b.ne	41dc24 <ferror@plt+0x19034>  // b.any
  41dab0:	b	41dc30 <ferror@plt+0x19040>
  41dab4:	ldr	w0, [sp, #364]
  41dab8:	cmp	w0, #0x0
  41dabc:	b.ne	41db74 <ferror@plt+0x18f84>  // b.any
  41dac0:	ldr	w0, [sp, #248]
  41dac4:	cmp	w0, #0x0
  41dac8:	b.ne	41db60 <ferror@plt+0x18f70>  // b.any
  41dacc:	add	x0, sp, #0xf8
  41dad0:	bl	41d54c <ferror@plt+0x1895c>
  41dad4:	str	x0, [sp, #304]
  41dad8:	ldr	x0, [sp, #304]
  41dadc:	bl	404280 <strlen@plt>
  41dae0:	mov	x1, x0
  41dae4:	add	x0, sp, #0xe8
  41dae8:	mov	x3, x0
  41daec:	mov	x2, x1
  41daf0:	ldr	x1, [sp, #304]
  41daf4:	adrp	x0, 462000 <program_name+0xfa8>
  41daf8:	add	x0, x0, #0x520
  41dafc:	bl	404650 <hash_find_entry@plt>
  41db00:	cmp	w0, #0x0
  41db04:	b.ne	41db10 <ferror@plt+0x18f20>  // b.any
  41db08:	ldr	x0, [sp, #232]
  41db0c:	str	x0, [sp, #352]
  41db10:	adrp	x0, 462000 <program_name+0xfa8>
  41db14:	add	x0, x0, #0x5c0
  41db18:	ldr	x0, [x0]
  41db1c:	ldr	x1, [sp, #352]
  41db20:	bl	40b2a4 <ferror@plt+0x66b4>
  41db24:	str	x0, [sp, #344]
  41db28:	adrp	x0, 462000 <program_name+0xfa8>
  41db2c:	add	x0, x0, #0x5c8
  41db30:	ldr	x19, [x0]
  41db34:	ldr	x0, [sp, #304]
  41db38:	bl	404280 <strlen@plt>
  41db3c:	mov	x2, x0
  41db40:	ldr	x1, [sp, #304]
  41db44:	mov	x0, x19
  41db48:	bl	40a32c <ferror@plt+0x573c>
  41db4c:	bl	40a240 <ferror@plt+0x5650>
  41db50:	stp	x0, x1, [sp, #272]
  41db54:	ldr	x0, [sp, #304]
  41db58:	bl	4048f0 <free@plt>
  41db5c:	b	41dc0c <ferror@plt+0x1901c>
  41db60:	adrp	x0, 460000 <default_parse_debrief>
  41db64:	add	x0, x0, #0xd38
  41db68:	ldp	x0, x1, [x0]
  41db6c:	stp	x0, x1, [sp, #272]
  41db70:	b	41dc0c <ferror@plt+0x1901c>
  41db74:	ldr	x0, [sp, #344]
  41db78:	cmp	x0, #0x0
  41db7c:	b.eq	41dc0c <ferror@plt+0x1901c>  // b.none
  41db80:	ldr	w0, [sp, #248]
  41db84:	cmp	w0, #0x1
  41db88:	b.ne	41dc0c <ferror@plt+0x1901c>  // b.any
  41db8c:	add	x0, sp, #0xf8
  41db90:	bl	41d54c <ferror@plt+0x1895c>
  41db94:	str	x0, [sp, #320]
  41db98:	adrp	x0, 463000 <program_name+0x1fa8>
  41db9c:	add	x0, x0, #0x588
  41dba0:	ldr	x0, [x0]
  41dba4:	ldr	w1, [sp, #264]
  41dba8:	mov	w3, w1
  41dbac:	mov	x2, x0
  41dbb0:	mov	w1, #0x2                   	// #2
  41dbb4:	ldr	x0, [sp, #320]
  41dbb8:	bl	408964 <ferror@plt+0x3d74>
  41dbbc:	str	x0, [sp, #312]
  41dbc0:	ldr	x0, [sp, #320]
  41dbc4:	bl	4048f0 <free@plt>
  41dbc8:	adrp	x0, 463000 <program_name+0x1fa8>
  41dbcc:	add	x0, x0, #0x588
  41dbd0:	ldr	x1, [x0]
  41dbd4:	ldr	w0, [sp, #264]
  41dbd8:	sxtw	x2, w0
  41dbdc:	adrp	x0, 463000 <program_name+0x1fa8>
  41dbe0:	add	x0, x0, #0x558
  41dbe4:	ldr	x0, [x0]
  41dbe8:	mov	w7, #0x0                   	// #0
  41dbec:	mov	x6, x0
  41dbf0:	mov	x5, x2
  41dbf4:	mov	x4, x1
  41dbf8:	ldr	w3, [sp, #240]
  41dbfc:	ldr	x2, [sp, #312]
  41dc00:	ldr	w1, [sp, #364]
  41dc04:	ldr	x0, [sp, #344]
  41dc08:	bl	40bb14 <ferror@plt+0x6f24>
  41dc0c:	add	x0, sp, #0xf8
  41dc10:	bl	41d4fc <ferror@plt+0x1890c>
  41dc14:	ldr	w0, [sp, #364]
  41dc18:	add	w0, w0, #0x1
  41dc1c:	str	w0, [sp, #364]
  41dc20:	b	41da08 <ferror@plt+0x18e18>
  41dc24:	ldr	w1, [sp, #364]
  41dc28:	ldr	x0, [sp, #344]
  41dc2c:	bl	40bea0 <ferror@plt+0x72b0>
  41dc30:	ldr	x0, [sp, #56]
  41dc34:	mov	w1, #0x2                   	// #2
  41dc38:	str	w1, [x0]
  41dc3c:	adrp	x0, 463000 <program_name+0x1fa8>
  41dc40:	add	x0, x0, #0x598
  41dc44:	ldr	w1, [x0]
  41dc48:	adrp	x0, 462000 <program_name+0xfa8>
  41dc4c:	add	x0, x0, #0x5bc
  41dc50:	str	w1, [x0]
  41dc54:	b	41e614 <ferror@plt+0x19a24>
  41dc58:	adrp	x0, 461000 <sentence_end_required_spaces>
  41dc5c:	add	x0, x0, #0xb10
  41dc60:	add	x2, sp, #0xd0
  41dc64:	ldr	w1, [x0]
  41dc68:	mov	x0, x2
  41dc6c:	bl	41d8ac <ferror@plt+0x18cbc>
  41dc70:	ldr	w0, [sp, #208]
  41dc74:	cmp	w0, #0x4
  41dc78:	b.ne	41dca4 <ferror@plt+0x190b4>  // b.any
  41dc7c:	ldr	x0, [sp, #56]
  41dc80:	mov	w1, #0x2                   	// #2
  41dc84:	str	w1, [x0]
  41dc88:	adrp	x0, 463000 <program_name+0x1fa8>
  41dc8c:	add	x0, x0, #0x598
  41dc90:	ldr	w1, [x0]
  41dc94:	adrp	x0, 462000 <program_name+0xfa8>
  41dc98:	add	x0, x0, #0x5bc
  41dc9c:	str	w1, [x0]
  41dca0:	b	41e610 <ferror@plt+0x19a20>
  41dca4:	ldr	w0, [sp, #208]
  41dca8:	cmp	w0, #0x5
  41dcac:	b.ne	41dcd8 <ferror@plt+0x190e8>  // b.any
  41dcb0:	ldr	x0, [sp, #56]
  41dcb4:	mov	w1, #0x2                   	// #2
  41dcb8:	str	w1, [x0]
  41dcbc:	adrp	x0, 463000 <program_name+0x1fa8>
  41dcc0:	add	x0, x0, #0x598
  41dcc4:	ldr	w1, [x0]
  41dcc8:	adrp	x0, 462000 <program_name+0xfa8>
  41dccc:	add	x0, x0, #0x5bc
  41dcd0:	str	w1, [x0]
  41dcd4:	b	41e614 <ferror@plt+0x19a24>
  41dcd8:	add	x0, sp, #0xd0
  41dcdc:	bl	41d4fc <ferror@plt+0x1890c>
  41dce0:	b	41dc58 <ferror@plt+0x19068>
  41dce4:	ldr	x0, [sp, #56]
  41dce8:	mov	w1, #0x4                   	// #4
  41dcec:	str	w1, [x0]
  41dcf0:	adrp	x0, 463000 <program_name+0x1fa8>
  41dcf4:	add	x0, x0, #0x598
  41dcf8:	ldr	w1, [x0]
  41dcfc:	adrp	x0, 462000 <program_name+0xfa8>
  41dd00:	add	x0, x0, #0x5bc
  41dd04:	str	w1, [x0]
  41dd08:	b	41e614 <ferror@plt+0x19a24>
  41dd0c:	bl	41c91c <ferror@plt+0x17d2c>
  41dd10:	str	w0, [sp, #328]
  41dd14:	ldr	w0, [sp, #328]
  41dd18:	cmn	w0, #0x1
  41dd1c:	b.eq	41dd34 <ferror@plt+0x19144>  // b.none
  41dd20:	ldr	w0, [sp, #328]
  41dd24:	cmp	w0, #0x40
  41dd28:	b.eq	41dd34 <ferror@plt+0x19144>  // b.none
  41dd2c:	ldr	w0, [sp, #328]
  41dd30:	bl	41c9d4 <ferror@plt+0x17de4>
  41dd34:	adrp	x0, 461000 <sentence_end_required_spaces>
  41dd38:	add	x0, x0, #0xb10
  41dd3c:	add	x2, sp, #0xb8
  41dd40:	ldr	w1, [x0]
  41dd44:	mov	x0, x2
  41dd48:	bl	41d8ac <ferror@plt+0x18cbc>
  41dd4c:	add	x0, sp, #0xb8
  41dd50:	bl	41d4fc <ferror@plt+0x1890c>
  41dd54:	ldr	x0, [sp, #56]
  41dd58:	mov	w1, #0x2                   	// #2
  41dd5c:	str	w1, [x0]
  41dd60:	adrp	x0, 463000 <program_name+0x1fa8>
  41dd64:	add	x0, x0, #0x598
  41dd68:	ldr	w1, [x0]
  41dd6c:	adrp	x0, 462000 <program_name+0xfa8>
  41dd70:	add	x0, x0, #0x5bc
  41dd74:	str	w1, [x0]
  41dd78:	b	41e614 <ferror@plt+0x19a24>
  41dd7c:	mov	w0, #0x1                   	// #1
  41dd80:	strb	w0, [sp, #343]
  41dd84:	adrp	x0, 463000 <program_name+0x1fa8>
  41dd88:	add	x0, x0, #0x598
  41dd8c:	ldr	w1, [x0]
  41dd90:	adrp	x0, 462000 <program_name+0xfa8>
  41dd94:	add	x0, x0, #0x5b8
  41dd98:	str	w1, [x0]
  41dd9c:	bl	41d2b0 <ferror@plt+0x186c0>
  41dda0:	bl	41c91c <ferror@plt+0x17d2c>
  41dda4:	str	w0, [sp, #332]
  41dda8:	ldr	w0, [sp, #332]
  41ddac:	cmn	w0, #0x1
  41ddb0:	b.eq	41de34 <ferror@plt+0x19244>  // b.none
  41ddb4:	ldr	w0, [sp, #332]
  41ddb8:	cmp	w0, #0xa
  41ddbc:	b.eq	41de34 <ferror@plt+0x19244>  // b.none
  41ddc0:	ldr	w0, [sp, #332]
  41ddc4:	cmp	w0, #0xc
  41ddc8:	b.eq	41de34 <ferror@plt+0x19244>  // b.none
  41ddcc:	ldr	w0, [sp, #332]
  41ddd0:	cmp	w0, #0xd
  41ddd4:	b.eq	41de34 <ferror@plt+0x19244>  // b.none
  41ddd8:	ldr	w0, [sp, #332]
  41dddc:	cmp	w0, #0x3b
  41dde0:	b.eq	41dde8 <ferror@plt+0x191f8>  // b.none
  41dde4:	strb	wzr, [sp, #343]
  41dde8:	ldrb	w0, [sp, #343]
  41ddec:	eor	w0, w0, #0x1
  41ddf0:	and	w0, w0, #0xff
  41ddf4:	cmp	w0, #0x0
  41ddf8:	b.eq	41dda0 <ferror@plt+0x191b0>  // b.none
  41ddfc:	adrp	x0, 462000 <program_name+0xfa8>
  41de00:	add	x0, x0, #0x5b0
  41de04:	ldr	x0, [x0]
  41de08:	cmp	x0, #0x0
  41de0c:	b.ne	41de28 <ferror@plt+0x19238>  // b.any
  41de10:	ldr	w0, [sp, #332]
  41de14:	cmp	w0, #0x20
  41de18:	b.eq	41dda0 <ferror@plt+0x191b0>  // b.none
  41de1c:	ldr	w0, [sp, #332]
  41de20:	cmp	w0, #0x9
  41de24:	b.eq	41dda0 <ferror@plt+0x191b0>  // b.none
  41de28:	ldr	w0, [sp, #332]
  41de2c:	bl	41d2c4 <ferror@plt+0x186d4>
  41de30:	b	41dda0 <ferror@plt+0x191b0>
  41de34:	mov	x0, #0x0                   	// #0
  41de38:	bl	41d388 <ferror@plt+0x18798>
  41de3c:	b	41e60c <ferror@plt+0x19a1c>
  41de40:	mov	x0, #0x10                  	// #16
  41de44:	bl	404620 <xmalloc@plt>
  41de48:	mov	x1, x0
  41de4c:	ldr	x0, [sp, #56]
  41de50:	str	x1, [x0, #8]
  41de54:	ldr	x0, [sp, #56]
  41de58:	ldr	x0, [x0, #8]
  41de5c:	bl	41ca2c <ferror@plt+0x17e3c>
  41de60:	adrp	x0, 463000 <program_name+0x1fa8>
  41de64:	add	x0, x0, #0x598
  41de68:	ldr	w1, [x0]
  41de6c:	ldr	x0, [sp, #56]
  41de70:	str	w1, [x0, #16]
  41de74:	bl	41c91c <ferror@plt+0x17d2c>
  41de78:	str	w0, [sp, #300]
  41de7c:	ldr	w0, [sp, #300]
  41de80:	cmn	w0, #0x1
  41de84:	b.eq	41df60 <ferror@plt+0x19370>  // b.none
  41de88:	ldr	w0, [sp, #300]
  41de8c:	cmp	w0, #0x22
  41de90:	b.eq	41df68 <ferror@plt+0x19378>  // b.none
  41de94:	ldr	w0, [sp, #300]
  41de98:	cmp	w0, #0x5c
  41de9c:	b.ne	41df1c <ferror@plt+0x1932c>  // b.any
  41dea0:	bl	41c91c <ferror@plt+0x17d2c>
  41dea4:	str	w0, [sp, #300]
  41dea8:	ldr	w0, [sp, #300]
  41deac:	cmn	w0, #0x1
  41deb0:	b.eq	41df70 <ferror@plt+0x19380>  // b.none
  41deb4:	ldr	w0, [sp, #300]
  41deb8:	cmp	w0, #0xa
  41debc:	b.eq	41de74 <ferror@plt+0x19284>  // b.none
  41dec0:	ldr	w0, [sp, #300]
  41dec4:	bl	41d5dc <ferror@plt+0x189ec>
  41dec8:	str	w0, [sp, #300]
  41decc:	ldr	w0, [sp, #300]
  41ded0:	cmn	w0, #0x1
  41ded4:	b.eq	41df78 <ferror@plt+0x19388>  // b.none
  41ded8:	ldr	x0, [sp, #56]
  41dedc:	ldr	x0, [x0, #8]
  41dee0:	bl	41ca98 <ferror@plt+0x17ea8>
  41dee4:	ldr	x0, [sp, #56]
  41dee8:	ldr	x0, [x0, #8]
  41deec:	ldr	x2, [x0, #8]
  41def0:	ldr	x0, [sp, #56]
  41def4:	ldr	x0, [x0, #8]
  41def8:	ldr	w1, [x0, #4]
  41defc:	add	w3, w1, #0x1
  41df00:	str	w3, [x0, #4]
  41df04:	sxtw	x0, w1
  41df08:	add	x0, x2, x0
  41df0c:	ldr	w1, [sp, #300]
  41df10:	and	w1, w1, #0xff
  41df14:	strb	w1, [x0]
  41df18:	b	41de74 <ferror@plt+0x19284>
  41df1c:	ldr	x0, [sp, #56]
  41df20:	ldr	x0, [x0, #8]
  41df24:	bl	41ca98 <ferror@plt+0x17ea8>
  41df28:	ldr	x0, [sp, #56]
  41df2c:	ldr	x0, [x0, #8]
  41df30:	ldr	x2, [x0, #8]
  41df34:	ldr	x0, [sp, #56]
  41df38:	ldr	x0, [x0, #8]
  41df3c:	ldr	w1, [x0, #4]
  41df40:	add	w3, w1, #0x1
  41df44:	str	w3, [x0, #4]
  41df48:	sxtw	x0, w1
  41df4c:	add	x0, x2, x0
  41df50:	ldr	w1, [sp, #300]
  41df54:	and	w1, w1, #0xff
  41df58:	strb	w1, [x0]
  41df5c:	b	41de74 <ferror@plt+0x19284>
  41df60:	nop
  41df64:	b	41df7c <ferror@plt+0x1938c>
  41df68:	nop
  41df6c:	b	41df7c <ferror@plt+0x1938c>
  41df70:	nop
  41df74:	b	41df7c <ferror@plt+0x1938c>
  41df78:	nop
  41df7c:	ldr	x0, [sp, #56]
  41df80:	mov	w1, #0x1                   	// #1
  41df84:	str	w1, [x0]
  41df88:	adrp	x0, 462000 <program_name+0xfa8>
  41df8c:	add	x0, x0, #0x518
  41df90:	ldrb	w0, [x0]
  41df94:	cmp	w0, #0x0
  41df98:	b.eq	41e014 <ferror@plt+0x19424>  // b.none
  41df9c:	adrp	x0, 463000 <program_name+0x1fa8>
  41dfa0:	add	x0, x0, #0x588
  41dfa4:	ldr	x0, [x0]
  41dfa8:	str	x0, [sp, #168]
  41dfac:	ldr	x0, [sp, #56]
  41dfb0:	ldr	w0, [x0, #16]
  41dfb4:	sxtw	x0, w0
  41dfb8:	str	x0, [sp, #176]
  41dfbc:	adrp	x0, 462000 <program_name+0xfa8>
  41dfc0:	add	x0, x0, #0x5c0
  41dfc4:	ldr	x19, [x0]
  41dfc8:	ldr	x0, [sp, #56]
  41dfcc:	bl	41d54c <ferror@plt+0x1895c>
  41dfd0:	mov	x8, x0
  41dfd4:	adrp	x0, 463000 <program_name+0x1fa8>
  41dfd8:	add	x0, x0, #0x558
  41dfdc:	ldr	x2, [x0]
  41dfe0:	add	x1, sp, #0xa8
  41dfe4:	adrp	x0, 461000 <sentence_end_required_spaces>
  41dfe8:	add	x0, x0, #0xb10
  41dfec:	strb	wzr, [sp]
  41dff0:	mov	x7, x2
  41dff4:	mov	x6, #0x0                   	// #0
  41dff8:	mov	x5, x1
  41dffc:	ldr	w4, [x0]
  41e000:	mov	w3, #0x0                   	// #0
  41e004:	mov	x2, x8
  41e008:	mov	x1, #0x0                   	// #0
  41e00c:	mov	x0, x19
  41e010:	bl	40ce94 <ferror@plt+0x82a4>
  41e014:	adrp	x0, 463000 <program_name+0x1fa8>
  41e018:	add	x0, x0, #0x598
  41e01c:	ldr	w1, [x0]
  41e020:	adrp	x0, 462000 <program_name+0xfa8>
  41e024:	add	x0, x0, #0x5bc
  41e028:	str	w1, [x0]
  41e02c:	b	41e614 <ferror@plt+0x19a24>
  41e030:	bl	41c91c <ferror@plt+0x17d2c>
  41e034:	str	w0, [sp, #292]
  41e038:	ldr	w0, [sp, #292]
  41e03c:	cmn	w0, #0x1
  41e040:	b.eq	41e070 <ferror@plt+0x19480>  // b.none
  41e044:	ldr	w0, [sp, #292]
  41e048:	cmp	w0, #0x5c
  41e04c:	b.ne	41e070 <ferror@plt+0x19480>  // b.any
  41e050:	bl	41c91c <ferror@plt+0x17d2c>
  41e054:	str	w0, [sp, #292]
  41e058:	ldr	w0, [sp, #292]
  41e05c:	cmn	w0, #0x1
  41e060:	b.eq	41e070 <ferror@plt+0x19480>  // b.none
  41e064:	ldr	w0, [sp, #292]
  41e068:	bl	41d5dc <ferror@plt+0x189ec>
  41e06c:	str	w0, [sp, #292]
  41e070:	ldr	x0, [sp, #56]
  41e074:	mov	w1, #0x2                   	// #2
  41e078:	str	w1, [x0]
  41e07c:	adrp	x0, 463000 <program_name+0x1fa8>
  41e080:	add	x0, x0, #0x598
  41e084:	ldr	w1, [x0]
  41e088:	adrp	x0, 462000 <program_name+0xfa8>
  41e08c:	add	x0, x0, #0x5bc
  41e090:	str	w1, [x0]
  41e094:	b	41e614 <ferror@plt+0x19a24>
  41e098:	bl	41c91c <ferror@plt+0x17d2c>
  41e09c:	str	w0, [sp, #292]
  41e0a0:	ldr	w0, [sp, #292]
  41e0a4:	cmn	w0, #0x1
  41e0a8:	b.ne	41e0bc <ferror@plt+0x194cc>  // b.any
  41e0ac:	ldr	x0, [sp, #56]
  41e0b0:	mov	w1, #0x2                   	// #2
  41e0b4:	str	w1, [x0]
  41e0b8:	b	41e614 <ferror@plt+0x19a24>
  41e0bc:	ldr	w0, [sp, #292]
  41e0c0:	sub	w0, w0, #0x21
  41e0c4:	cmp	w0, #0x5b
  41e0c8:	b.hi	41e448 <ferror@plt+0x19858>  // b.pmore
  41e0cc:	adrp	x1, 444000 <ferror@plt+0x3f410>
  41e0d0:	add	x1, x1, #0x8a4
  41e0d4:	ldr	w0, [x1, w0, uxtw #2]
  41e0d8:	adr	x1, 41e0e4 <ferror@plt+0x194f4>
  41e0dc:	add	x0, x1, w0, sxtw #2
  41e0e0:	br	x0
  41e0e4:	adrp	x0, 462000 <program_name+0xfa8>
  41e0e8:	add	x0, x0, #0x598
  41e0ec:	ldr	x0, [x0]
  41e0f0:	bl	4043e0 <ftell@plt>
  41e0f4:	cmp	x0, #0x2
  41e0f8:	b.ne	41e16c <ferror@plt+0x1957c>  // b.any
  41e0fc:	bl	41c91c <ferror@plt+0x17d2c>
  41e100:	str	w0, [sp, #292]
  41e104:	ldr	w0, [sp, #292]
  41e108:	cmn	w0, #0x1
  41e10c:	b.eq	41e14c <ferror@plt+0x1955c>  // b.none
  41e110:	ldr	w0, [sp, #292]
  41e114:	cmp	w0, #0x21
  41e118:	b.ne	41e140 <ferror@plt+0x19550>  // b.any
  41e11c:	bl	41c91c <ferror@plt+0x17d2c>
  41e120:	str	w0, [sp, #292]
  41e124:	ldr	w0, [sp, #292]
  41e128:	cmn	w0, #0x1
  41e12c:	b.eq	41e150 <ferror@plt+0x19560>  // b.none
  41e130:	ldr	w0, [sp, #292]
  41e134:	cmp	w0, #0x23
  41e138:	b.eq	41e150 <ferror@plt+0x19560>  // b.none
  41e13c:	b	41e104 <ferror@plt+0x19514>
  41e140:	bl	41c91c <ferror@plt+0x17d2c>
  41e144:	str	w0, [sp, #292]
  41e148:	b	41e104 <ferror@plt+0x19514>
  41e14c:	nop
  41e150:	ldr	w0, [sp, #292]
  41e154:	cmn	w0, #0x1
  41e158:	b.ne	41e608 <ferror@plt+0x19a18>  // b.any
  41e15c:	ldr	x0, [sp, #56]
  41e160:	mov	w1, #0x5                   	// #5
  41e164:	str	w1, [x0]
  41e168:	b	41e614 <ferror@plt+0x19a24>
  41e16c:	adrp	x0, 461000 <sentence_end_required_spaces>
  41e170:	add	x0, x0, #0xb10
  41e174:	add	x2, sp, #0x90
  41e178:	ldr	w1, [x0]
  41e17c:	mov	x0, x2
  41e180:	bl	41d8ac <ferror@plt+0x18cbc>
  41e184:	add	x0, sp, #0x90
  41e188:	bl	41d4fc <ferror@plt+0x1890c>
  41e18c:	ldr	x0, [sp, #56]
  41e190:	mov	w1, #0x2                   	// #2
  41e194:	str	w1, [x0]
  41e198:	adrp	x0, 463000 <program_name+0x1fa8>
  41e19c:	add	x0, x0, #0x598
  41e1a0:	ldr	w1, [x0]
  41e1a4:	adrp	x0, 462000 <program_name+0xfa8>
  41e1a8:	add	x0, x0, #0x5bc
  41e1ac:	str	w1, [x0]
  41e1b0:	b	41e614 <ferror@plt+0x19a24>
  41e1b4:	ldr	w0, [sp, #292]
  41e1b8:	bl	41c9d4 <ferror@plt+0x17de4>
  41e1bc:	adrp	x0, 461000 <sentence_end_required_spaces>
  41e1c0:	add	x0, x0, #0xb10
  41e1c4:	add	x2, sp, #0x78
  41e1c8:	ldr	w1, [x0]
  41e1cc:	mov	x0, x2
  41e1d0:	bl	41d8ac <ferror@plt+0x18cbc>
  41e1d4:	add	x0, sp, #0x78
  41e1d8:	bl	41d4fc <ferror@plt+0x1890c>
  41e1dc:	ldr	x0, [sp, #56]
  41e1e0:	mov	w1, #0x2                   	// #2
  41e1e4:	str	w1, [x0]
  41e1e8:	adrp	x0, 463000 <program_name+0x1fa8>
  41e1ec:	add	x0, x0, #0x598
  41e1f0:	ldr	w1, [x0]
  41e1f4:	adrp	x0, 462000 <program_name+0xfa8>
  41e1f8:	add	x0, x0, #0x5bc
  41e1fc:	str	w1, [x0]
  41e200:	b	41e614 <ferror@plt+0x19a24>
  41e204:	str	wzr, [sp, #336]
  41e208:	bl	41d2b0 <ferror@plt+0x186c0>
  41e20c:	bl	41c91c <ferror@plt+0x17d2c>
  41e210:	str	w0, [sp, #292]
  41e214:	ldr	w0, [sp, #292]
  41e218:	cmn	w0, #0x1
  41e21c:	b.eq	41e344 <ferror@plt+0x19754>  // b.none
  41e220:	ldr	w0, [sp, #292]
  41e224:	cmp	w0, #0x7c
  41e228:	b.ne	41e298 <ferror@plt+0x196a8>  // b.any
  41e22c:	bl	41c91c <ferror@plt+0x17d2c>
  41e230:	str	w0, [sp, #292]
  41e234:	ldr	w0, [sp, #292]
  41e238:	cmn	w0, #0x1
  41e23c:	b.eq	41e34c <ferror@plt+0x1975c>  // b.none
  41e240:	ldr	w0, [sp, #292]
  41e244:	cmp	w0, #0x23
  41e248:	b.ne	41e28c <ferror@plt+0x1969c>  // b.any
  41e24c:	ldr	w0, [sp, #336]
  41e250:	cmp	w0, #0x0
  41e254:	b.ne	41e264 <ferror@plt+0x19674>  // b.any
  41e258:	mov	x0, #0x0                   	// #0
  41e25c:	bl	41d388 <ferror@plt+0x18798>
  41e260:	b	41e358 <ferror@plt+0x19768>
  41e264:	ldr	w0, [sp, #336]
  41e268:	sub	w0, w0, #0x1
  41e26c:	str	w0, [sp, #336]
  41e270:	mov	w0, #0x7c                  	// #124
  41e274:	bl	41d2c4 <ferror@plt+0x186d4>
  41e278:	mov	w0, #0x23                  	// #35
  41e27c:	bl	41d2c4 <ferror@plt+0x186d4>
  41e280:	bl	41c91c <ferror@plt+0x17d2c>
  41e284:	str	w0, [sp, #292]
  41e288:	b	41e214 <ferror@plt+0x19624>
  41e28c:	mov	w0, #0x7c                  	// #124
  41e290:	bl	41d2c4 <ferror@plt+0x186d4>
  41e294:	b	41e214 <ferror@plt+0x19624>
  41e298:	ldr	w0, [sp, #292]
  41e29c:	cmp	w0, #0x23
  41e2a0:	b.ne	41e2ec <ferror@plt+0x196fc>  // b.any
  41e2a4:	bl	41c91c <ferror@plt+0x17d2c>
  41e2a8:	str	w0, [sp, #292]
  41e2ac:	ldr	w0, [sp, #292]
  41e2b0:	cmn	w0, #0x1
  41e2b4:	b.eq	41e354 <ferror@plt+0x19764>  // b.none
  41e2b8:	mov	w0, #0x23                  	// #35
  41e2bc:	bl	41d2c4 <ferror@plt+0x186d4>
  41e2c0:	ldr	w0, [sp, #292]
  41e2c4:	cmp	w0, #0x7c
  41e2c8:	b.ne	41e214 <ferror@plt+0x19624>  // b.any
  41e2cc:	ldr	w0, [sp, #336]
  41e2d0:	add	w0, w0, #0x1
  41e2d4:	str	w0, [sp, #336]
  41e2d8:	mov	w0, #0x7c                  	// #124
  41e2dc:	bl	41d2c4 <ferror@plt+0x186d4>
  41e2e0:	bl	41c91c <ferror@plt+0x17d2c>
  41e2e4:	str	w0, [sp, #292]
  41e2e8:	b	41e214 <ferror@plt+0x19624>
  41e2ec:	adrp	x0, 462000 <program_name+0xfa8>
  41e2f0:	add	x0, x0, #0x5b0
  41e2f4:	ldr	x0, [x0]
  41e2f8:	cmp	x0, #0x0
  41e2fc:	b.ne	41e318 <ferror@plt+0x19728>  // b.any
  41e300:	ldr	w0, [sp, #292]
  41e304:	cmp	w0, #0x20
  41e308:	b.eq	41e320 <ferror@plt+0x19730>  // b.none
  41e30c:	ldr	w0, [sp, #292]
  41e310:	cmp	w0, #0x9
  41e314:	b.eq	41e320 <ferror@plt+0x19730>  // b.none
  41e318:	ldr	w0, [sp, #292]
  41e31c:	bl	41d2c4 <ferror@plt+0x186d4>
  41e320:	ldr	w0, [sp, #292]
  41e324:	cmp	w0, #0xa
  41e328:	b.ne	41e338 <ferror@plt+0x19748>  // b.any
  41e32c:	mov	x0, #0x1                   	// #1
  41e330:	bl	41d388 <ferror@plt+0x18798>
  41e334:	bl	41d2b0 <ferror@plt+0x186c0>
  41e338:	bl	41c91c <ferror@plt+0x17d2c>
  41e33c:	str	w0, [sp, #292]
  41e340:	b	41e214 <ferror@plt+0x19624>
  41e344:	nop
  41e348:	b	41e358 <ferror@plt+0x19768>
  41e34c:	nop
  41e350:	b	41e358 <ferror@plt+0x19768>
  41e354:	nop
  41e358:	ldr	w0, [sp, #292]
  41e35c:	cmn	w0, #0x1
  41e360:	b.ne	41e374 <ferror@plt+0x19784>  // b.any
  41e364:	ldr	x0, [sp, #56]
  41e368:	mov	w1, #0x5                   	// #5
  41e36c:	str	w1, [x0]
  41e370:	b	41e614 <ferror@plt+0x19a24>
  41e374:	adrp	x0, 463000 <program_name+0x1fa8>
  41e378:	add	x0, x0, #0x598
  41e37c:	ldr	w1, [x0]
  41e380:	adrp	x0, 462000 <program_name+0xfa8>
  41e384:	add	x0, x0, #0x5b8
  41e388:	str	w1, [x0]
  41e38c:	b	41e60c <ferror@plt+0x19a1c>
  41e390:	mov	w0, #0x5c                  	// #92
  41e394:	str	w0, [sp, #100]
  41e398:	add	x1, sp, #0x64
  41e39c:	add	x0, sp, #0x68
  41e3a0:	bl	41cb08 <ferror@plt+0x17f18>
  41e3a4:	add	x0, sp, #0x68
  41e3a8:	bl	41ca74 <ferror@plt+0x17e84>
  41e3ac:	ldr	x0, [sp, #56]
  41e3b0:	mov	w1, #0x2                   	// #2
  41e3b4:	str	w1, [x0]
  41e3b8:	adrp	x0, 463000 <program_name+0x1fa8>
  41e3bc:	add	x0, x0, #0x598
  41e3c0:	ldr	w1, [x0]
  41e3c4:	adrp	x0, 462000 <program_name+0xfa8>
  41e3c8:	add	x0, x0, #0x5bc
  41e3cc:	str	w1, [x0]
  41e3d0:	b	41e614 <ferror@plt+0x19a24>
  41e3d4:	ldr	x0, [sp, #56]
  41e3d8:	mov	w1, #0x2                   	// #2
  41e3dc:	str	w1, [x0]
  41e3e0:	adrp	x0, 463000 <program_name+0x1fa8>
  41e3e4:	add	x0, x0, #0x598
  41e3e8:	ldr	w1, [x0]
  41e3ec:	adrp	x0, 462000 <program_name+0xfa8>
  41e3f0:	add	x0, x0, #0x5bc
  41e3f4:	str	w1, [x0]
  41e3f8:	b	41e614 <ferror@plt+0x19a24>
  41e3fc:	ldr	w0, [sp, #292]
  41e400:	bl	41c9d4 <ferror@plt+0x17de4>
  41e404:	mov	w0, #0x23                  	// #35
  41e408:	str	w0, [sp, #292]
  41e40c:	add	x1, sp, #0x124
  41e410:	add	x0, sp, #0x50
  41e414:	bl	41cb08 <ferror@plt+0x17f18>
  41e418:	add	x0, sp, #0x50
  41e41c:	bl	41ca74 <ferror@plt+0x17e84>
  41e420:	ldr	x0, [sp, #56]
  41e424:	mov	w1, #0x2                   	// #2
  41e428:	str	w1, [x0]
  41e42c:	adrp	x0, 463000 <program_name+0x1fa8>
  41e430:	add	x0, x0, #0x598
  41e434:	ldr	w1, [x0]
  41e438:	adrp	x0, 462000 <program_name+0xfa8>
  41e43c:	add	x0, x0, #0x5bc
  41e440:	str	w1, [x0]
  41e444:	b	41e614 <ferror@plt+0x19a24>
  41e448:	ldr	x0, [sp, #56]
  41e44c:	mov	w1, #0x2                   	// #2
  41e450:	str	w1, [x0]
  41e454:	adrp	x0, 463000 <program_name+0x1fa8>
  41e458:	add	x0, x0, #0x598
  41e45c:	ldr	w1, [x0]
  41e460:	adrp	x0, 462000 <program_name+0xfa8>
  41e464:	add	x0, x0, #0x5bc
  41e468:	str	w1, [x0]
  41e46c:	b	41e614 <ferror@plt+0x19a24>
  41e470:	mov	x0, #0x10                  	// #16
  41e474:	bl	404620 <xmalloc@plt>
  41e478:	mov	x1, x0
  41e47c:	ldr	x0, [sp, #56]
  41e480:	str	x1, [x0, #8]
  41e484:	ldr	x0, [sp, #56]
  41e488:	ldr	x0, [x0, #8]
  41e48c:	add	x1, sp, #0x124
  41e490:	bl	41cb08 <ferror@plt+0x17f18>
  41e494:	strb	w0, [sp, #299]
  41e498:	ldr	x0, [sp, #56]
  41e49c:	ldr	x0, [x0, #8]
  41e4a0:	ldr	w0, [x0, #4]
  41e4a4:	cmp	w0, #0x1
  41e4a8:	b.ne	41e504 <ferror@plt+0x19914>  // b.any
  41e4ac:	ldr	x0, [sp, #56]
  41e4b0:	ldr	x0, [x0, #8]
  41e4b4:	ldr	x0, [x0, #8]
  41e4b8:	ldrb	w0, [x0]
  41e4bc:	cmp	w0, #0x2e
  41e4c0:	b.ne	41e504 <ferror@plt+0x19914>  // b.any
  41e4c4:	ldr	x0, [sp, #56]
  41e4c8:	ldr	x0, [x0, #8]
  41e4cc:	bl	41ca74 <ferror@plt+0x17e84>
  41e4d0:	ldr	x0, [sp, #56]
  41e4d4:	ldr	x0, [x0, #8]
  41e4d8:	bl	4048f0 <free@plt>
  41e4dc:	ldr	x0, [sp, #56]
  41e4e0:	mov	w1, #0x3                   	// #3
  41e4e4:	str	w1, [x0]
  41e4e8:	adrp	x0, 463000 <program_name+0x1fa8>
  41e4ec:	add	x0, x0, #0x598
  41e4f0:	ldr	w1, [x0]
  41e4f4:	adrp	x0, 462000 <program_name+0xfa8>
  41e4f8:	add	x0, x0, #0x5bc
  41e4fc:	str	w1, [x0]
  41e500:	b	41e614 <ferror@plt+0x19a24>
  41e504:	ldrb	w0, [sp, #299]
  41e508:	eor	w0, w0, #0x1
  41e50c:	and	w0, w0, #0xff
  41e510:	cmp	w0, #0x0
  41e514:	b.eq	41e558 <ferror@plt+0x19968>  // b.none
  41e518:	ldr	x0, [sp, #56]
  41e51c:	ldr	x0, [x0, #8]
  41e520:	bl	41ca74 <ferror@plt+0x17e84>
  41e524:	ldr	x0, [sp, #56]
  41e528:	ldr	x0, [x0, #8]
  41e52c:	bl	4048f0 <free@plt>
  41e530:	ldr	x0, [sp, #56]
  41e534:	mov	w1, #0x2                   	// #2
  41e538:	str	w1, [x0]
  41e53c:	adrp	x0, 463000 <program_name+0x1fa8>
  41e540:	add	x0, x0, #0x598
  41e544:	ldr	w1, [x0]
  41e548:	adrp	x0, 462000 <program_name+0xfa8>
  41e54c:	add	x0, x0, #0x5bc
  41e550:	str	w1, [x0]
  41e554:	b	41e614 <ferror@plt+0x19a24>
  41e558:	bl	41c91c <ferror@plt+0x17d2c>
  41e55c:	str	w0, [sp, #292]
  41e560:	ldr	w0, [sp, #292]
  41e564:	cmp	w0, #0x23
  41e568:	b.ne	41e5c0 <ferror@plt+0x199d0>  // b.any
  41e56c:	ldr	x0, [sp, #56]
  41e570:	ldr	x0, [x0, #8]
  41e574:	bl	41ca74 <ferror@plt+0x17e84>
  41e578:	ldr	x0, [sp, #56]
  41e57c:	ldr	x0, [x0, #8]
  41e580:	bl	4048f0 <free@plt>
  41e584:	add	x0, sp, #0x40
  41e588:	mov	x1, #0x0                   	// #0
  41e58c:	bl	41cb08 <ferror@plt+0x17f18>
  41e590:	add	x0, sp, #0x40
  41e594:	bl	41ca74 <ferror@plt+0x17e84>
  41e598:	ldr	x0, [sp, #56]
  41e59c:	mov	w1, #0x2                   	// #2
  41e5a0:	str	w1, [x0]
  41e5a4:	adrp	x0, 463000 <program_name+0x1fa8>
  41e5a8:	add	x0, x0, #0x598
  41e5ac:	ldr	w1, [x0]
  41e5b0:	adrp	x0, 462000 <program_name+0xfa8>
  41e5b4:	add	x0, x0, #0x5bc
  41e5b8:	str	w1, [x0]
  41e5bc:	b	41e610 <ferror@plt+0x19a20>
  41e5c0:	ldr	w0, [sp, #292]
  41e5c4:	cmn	w0, #0x1
  41e5c8:	b.eq	41e5d4 <ferror@plt+0x199e4>  // b.none
  41e5cc:	ldr	w0, [sp, #292]
  41e5d0:	bl	41c9d4 <ferror@plt+0x17de4>
  41e5d4:	ldr	x0, [sp, #56]
  41e5d8:	str	wzr, [x0]
  41e5dc:	adrp	x0, 463000 <program_name+0x1fa8>
  41e5e0:	add	x0, x0, #0x598
  41e5e4:	ldr	w1, [x0]
  41e5e8:	adrp	x0, 462000 <program_name+0xfa8>
  41e5ec:	add	x0, x0, #0x5bc
  41e5f0:	str	w1, [x0]
  41e5f4:	b	41e614 <ferror@plt+0x19a24>
  41e5f8:	nop
  41e5fc:	b	41d8c4 <ferror@plt+0x18cd4>
  41e600:	nop
  41e604:	b	41d8c4 <ferror@plt+0x18cd4>
  41e608:	nop
  41e60c:	b	41d8c4 <ferror@plt+0x18cd4>
  41e610:	nop
  41e614:	ldr	x19, [sp, #32]
  41e618:	ldp	x29, x30, [sp, #16]
  41e61c:	add	sp, sp, #0x170
  41e620:	ret
  41e624:	stp	x29, x30, [sp, #-96]!
  41e628:	mov	x29, sp
  41e62c:	str	x0, [sp, #56]
  41e630:	str	x1, [sp, #48]
  41e634:	str	x2, [sp, #40]
  41e638:	str	x3, [sp, #32]
  41e63c:	str	x4, [sp, #24]
  41e640:	ldr	x0, [sp, #24]
  41e644:	ldr	x0, [x0]
  41e648:	ldr	x0, [x0]
  41e64c:	ldr	x1, [x0, #8]
  41e650:	adrp	x0, 462000 <program_name+0xfa8>
  41e654:	add	x0, x0, #0x5c0
  41e658:	str	x1, [x0]
  41e65c:	adrp	x0, 462000 <program_name+0xfa8>
  41e660:	add	x0, x0, #0x598
  41e664:	ldr	x1, [sp, #56]
  41e668:	str	x1, [x0]
  41e66c:	adrp	x0, 463000 <program_name+0x1fa8>
  41e670:	add	x0, x0, #0x590
  41e674:	ldr	x1, [sp, #48]
  41e678:	str	x1, [x0]
  41e67c:	ldr	x0, [sp, #40]
  41e680:	bl	404630 <xstrdup@plt>
  41e684:	mov	x1, x0
  41e688:	adrp	x0, 463000 <program_name+0x1fa8>
  41e68c:	add	x0, x0, #0x588
  41e690:	str	x1, [x0]
  41e694:	adrp	x0, 463000 <program_name+0x1fa8>
  41e698:	add	x0, x0, #0x598
  41e69c:	mov	w1, #0x1                   	// #1
  41e6a0:	str	w1, [x0]
  41e6a4:	adrp	x0, 462000 <program_name+0xfa8>
  41e6a8:	add	x0, x0, #0x5b8
  41e6ac:	mov	w1, #0xffffffff            	// #-1
  41e6b0:	str	w1, [x0]
  41e6b4:	adrp	x0, 462000 <program_name+0xfa8>
  41e6b8:	add	x0, x0, #0x5bc
  41e6bc:	mov	w1, #0xffffffff            	// #-1
  41e6c0:	str	w1, [x0]
  41e6c4:	adrp	x0, 462000 <program_name+0xfa8>
  41e6c8:	add	x0, x0, #0x5c8
  41e6cc:	ldr	x1, [sp, #32]
  41e6d0:	str	x1, [x0]
  41e6d4:	bl	41c8b0 <ferror@plt+0x17cc0>
  41e6d8:	adrp	x0, 461000 <sentence_end_required_spaces>
  41e6dc:	add	x0, x0, #0xb10
  41e6e0:	add	x2, sp, #0x48
  41e6e4:	ldr	w1, [x0]
  41e6e8:	mov	x0, x2
  41e6ec:	bl	41d8ac <ferror@plt+0x18cbc>
  41e6f0:	ldr	w0, [sp, #72]
  41e6f4:	cmp	w0, #0x5
  41e6f8:	b.eq	41e720 <ferror@plt+0x19b30>  // b.none
  41e6fc:	add	x0, sp, #0x48
  41e700:	bl	41d4fc <ferror@plt+0x1890c>
  41e704:	adrp	x0, 462000 <program_name+0xfa8>
  41e708:	add	x0, x0, #0x598
  41e70c:	ldr	x0, [x0]
  41e710:	bl	4047e0 <feof@plt>
  41e714:	cmp	w0, #0x0
  41e718:	b.eq	41e6d8 <ferror@plt+0x19ae8>  // b.none
  41e71c:	b	41e724 <ferror@plt+0x19b34>
  41e720:	nop
  41e724:	adrp	x0, 462000 <program_name+0xfa8>
  41e728:	add	x0, x0, #0x598
  41e72c:	str	xzr, [x0]
  41e730:	adrp	x0, 463000 <program_name+0x1fa8>
  41e734:	add	x0, x0, #0x590
  41e738:	str	xzr, [x0]
  41e73c:	adrp	x0, 463000 <program_name+0x1fa8>
  41e740:	add	x0, x0, #0x588
  41e744:	str	xzr, [x0]
  41e748:	adrp	x0, 463000 <program_name+0x1fa8>
  41e74c:	add	x0, x0, #0x598
  41e750:	str	wzr, [x0]
  41e754:	nop
  41e758:	ldp	x29, x30, [sp], #96
  41e75c:	ret
  41e760:	adrp	x0, 462000 <program_name+0xfa8>
  41e764:	add	x0, x0, #0x5d0
  41e768:	mov	w1, #0x1                   	// #1
  41e76c:	strb	w1, [x0]
  41e770:	nop
  41e774:	ret
  41e778:	stp	x29, x30, [sp, #-96]!
  41e77c:	mov	x29, sp
  41e780:	str	x0, [sp, #24]
  41e784:	ldr	x0, [sp, #24]
  41e788:	cmp	x0, #0x0
  41e78c:	b.ne	41e7a0 <ferror@plt+0x19bb0>  // b.any
  41e790:	adrp	x0, 460000 <default_parse_debrief>
  41e794:	add	x0, x0, #0xdec
  41e798:	strb	wzr, [x0]
  41e79c:	b	41e8a0 <ferror@plt+0x19cb0>
  41e7a0:	adrp	x0, 462000 <program_name+0xfa8>
  41e7a4:	add	x0, x0, #0x5d8
  41e7a8:	ldr	x0, [x0, #24]
  41e7ac:	cmp	x0, #0x0
  41e7b0:	b.ne	41e7c4 <ferror@plt+0x19bd4>  // b.any
  41e7b4:	mov	x1, #0x64                  	// #100
  41e7b8:	adrp	x0, 462000 <program_name+0xfa8>
  41e7bc:	add	x0, x0, #0x5d8
  41e7c0:	bl	404370 <hash_init@plt>
  41e7c4:	add	x1, sp, #0x20
  41e7c8:	add	x0, sp, #0x50
  41e7cc:	mov	x2, x1
  41e7d0:	mov	x1, x0
  41e7d4:	ldr	x0, [sp, #24]
  41e7d8:	bl	40a8b8 <ferror@plt+0x5cc8>
  41e7dc:	mov	w1, #0x3a                  	// #58
  41e7e0:	ldr	x0, [sp, #24]
  41e7e4:	bl	404960 <strchr@plt>
  41e7e8:	str	x0, [sp, #88]
  41e7ec:	ldr	x0, [sp, #88]
  41e7f0:	cmp	x0, #0x0
  41e7f4:	b.eq	41e86c <ferror@plt+0x19c7c>  // b.none
  41e7f8:	ldr	x0, [sp, #80]
  41e7fc:	ldr	x1, [sp, #88]
  41e800:	cmp	x1, x0
  41e804:	b.cs	41e86c <ferror@plt+0x19c7c>  // b.hs, b.nlast
  41e808:	ldr	x0, [sp, #88]
  41e80c:	add	x0, x0, #0x1
  41e810:	str	x0, [sp, #24]
  41e814:	ldr	x0, [sp, #80]
  41e818:	ldr	x1, [sp, #24]
  41e81c:	cmp	x1, x0
  41e820:	b.cs	41e840 <ferror@plt+0x19c50>  // b.hs, b.nlast
  41e824:	ldr	x0, [sp, #24]
  41e828:	ldrb	w0, [x0]
  41e82c:	cmp	w0, #0x3a
  41e830:	b.ne	41e840 <ferror@plt+0x19c50>  // b.any
  41e834:	ldr	x0, [sp, #24]
  41e838:	add	x0, x0, #0x1
  41e83c:	str	x0, [sp, #24]
  41e840:	mov	w1, #0x3a                  	// #58
  41e844:	ldr	x0, [sp, #24]
  41e848:	bl	404960 <strchr@plt>
  41e84c:	str	x0, [sp, #88]
  41e850:	ldr	x0, [sp, #88]
  41e854:	cmp	x0, #0x0
  41e858:	b.eq	41e86c <ferror@plt+0x19c7c>  // b.none
  41e85c:	ldr	x0, [sp, #80]
  41e860:	ldr	x1, [sp, #88]
  41e864:	cmp	x1, x0
  41e868:	b.cc	41e89c <ferror@plt+0x19cac>  // b.lo, b.ul, b.last
  41e86c:	ldr	x1, [sp, #80]
  41e870:	ldr	x0, [sp, #24]
  41e874:	sub	x0, x1, x0
  41e878:	mov	x1, x0
  41e87c:	add	x0, sp, #0x20
  41e880:	mov	x3, x0
  41e884:	mov	x2, x1
  41e888:	ldr	x1, [sp, #24]
  41e88c:	adrp	x0, 462000 <program_name+0xfa8>
  41e890:	add	x0, x0, #0x5d8
  41e894:	bl	40ae20 <ferror@plt+0x6230>
  41e898:	b	41e8a0 <ferror@plt+0x19cb0>
  41e89c:	nop
  41e8a0:	ldp	x29, x30, [sp], #96
  41e8a4:	ret
  41e8a8:	stp	x29, x30, [sp, #-16]!
  41e8ac:	mov	x29, sp
  41e8b0:	adrp	x0, 460000 <default_parse_debrief>
  41e8b4:	add	x0, x0, #0xdec
  41e8b8:	ldrb	w0, [x0]
  41e8bc:	cmp	w0, #0x0
  41e8c0:	b.eq	41e8f4 <ferror@plt+0x19d04>  // b.none
  41e8c4:	adrp	x0, 444000 <ferror@plt+0x3f410>
  41e8c8:	add	x0, x0, #0xa18
  41e8cc:	bl	41e778 <ferror@plt+0x19b88>
  41e8d0:	adrp	x0, 444000 <ferror@plt+0x3f410>
  41e8d4:	add	x0, x0, #0xa20
  41e8d8:	bl	41e778 <ferror@plt+0x19b88>
  41e8dc:	adrp	x0, 444000 <ferror@plt+0x3f410>
  41e8e0:	add	x0, x0, #0xa30
  41e8e4:	bl	41e778 <ferror@plt+0x19b88>
  41e8e8:	adrp	x0, 460000 <default_parse_debrief>
  41e8ec:	add	x0, x0, #0xdec
  41e8f0:	strb	wzr, [x0]
  41e8f4:	nop
  41e8f8:	ldp	x29, x30, [sp], #16
  41e8fc:	ret
  41e900:	stp	x29, x30, [sp, #-16]!
  41e904:	mov	x29, sp
  41e908:	adrp	x0, 444000 <ferror@plt+0x3f410>
  41e90c:	add	x0, x0, #0xa40
  41e910:	bl	406ea4 <ferror@plt+0x22b4>
  41e914:	adrp	x0, 444000 <ferror@plt+0x3f410>
  41e918:	add	x0, x0, #0xa60
  41e91c:	bl	406ea4 <ferror@plt+0x22b4>
  41e920:	adrp	x0, 444000 <ferror@plt+0x3f410>
  41e924:	add	x0, x0, #0xa80
  41e928:	bl	406ea4 <ferror@plt+0x22b4>
  41e92c:	adrp	x0, 444000 <ferror@plt+0x3f410>
  41e930:	add	x0, x0, #0xaa0
  41e934:	bl	406ea4 <ferror@plt+0x22b4>
  41e938:	adrp	x0, 444000 <ferror@plt+0x3f410>
  41e93c:	add	x0, x0, #0xac8
  41e940:	bl	406ea4 <ferror@plt+0x22b4>
  41e944:	nop
  41e948:	ldp	x29, x30, [sp], #16
  41e94c:	ret
  41e950:	stp	x29, x30, [sp, #-48]!
  41e954:	mov	x29, sp
  41e958:	str	x19, [sp, #16]
  41e95c:	adrp	x0, 462000 <program_name+0xfa8>
  41e960:	add	x0, x0, #0x650
  41e964:	ldr	x0, [x0]
  41e968:	bl	4046e0 <getc@plt>
  41e96c:	str	w0, [sp, #44]
  41e970:	ldr	w0, [sp, #44]
  41e974:	cmn	w0, #0x1
  41e978:	b.ne	41e9d0 <ferror@plt+0x19de0>  // b.any
  41e97c:	adrp	x0, 462000 <program_name+0xfa8>
  41e980:	add	x0, x0, #0x650
  41e984:	ldr	x0, [x0]
  41e988:	bl	404bf0 <ferror@plt>
  41e98c:	cmp	w0, #0x0
  41e990:	b.eq	41e9f8 <ferror@plt+0x19e08>  // b.none
  41e994:	bl	404b10 <__errno_location@plt>
  41e998:	ldr	w19, [x0]
  41e99c:	adrp	x0, 444000 <ferror@plt+0x3f410>
  41e9a0:	add	x0, x0, #0xae0
  41e9a4:	bl	404b80 <gettext@plt>
  41e9a8:	mov	x1, x0
  41e9ac:	adrp	x0, 463000 <program_name+0x1fa8>
  41e9b0:	add	x0, x0, #0x590
  41e9b4:	ldr	x0, [x0]
  41e9b8:	mov	x3, x0
  41e9bc:	mov	x2, x1
  41e9c0:	mov	w1, w19
  41e9c4:	mov	w0, #0x1                   	// #1
  41e9c8:	bl	4042f0 <error@plt>
  41e9cc:	b	41e9f8 <ferror@plt+0x19e08>
  41e9d0:	ldr	w0, [sp, #44]
  41e9d4:	cmp	w0, #0xa
  41e9d8:	b.ne	41e9f8 <ferror@plt+0x19e08>  // b.any
  41e9dc:	adrp	x0, 463000 <program_name+0x1fa8>
  41e9e0:	add	x0, x0, #0x598
  41e9e4:	ldr	w0, [x0]
  41e9e8:	add	w1, w0, #0x1
  41e9ec:	adrp	x0, 463000 <program_name+0x1fa8>
  41e9f0:	add	x0, x0, #0x598
  41e9f4:	str	w1, [x0]
  41e9f8:	ldr	w0, [sp, #44]
  41e9fc:	ldr	x19, [sp, #16]
  41ea00:	ldp	x29, x30, [sp], #48
  41ea04:	ret
  41ea08:	stp	x29, x30, [sp, #-32]!
  41ea0c:	mov	x29, sp
  41ea10:	str	w0, [sp, #28]
  41ea14:	ldr	w0, [sp, #28]
  41ea18:	cmp	w0, #0xa
  41ea1c:	b.ne	41ea3c <ferror@plt+0x19e4c>  // b.any
  41ea20:	adrp	x0, 463000 <program_name+0x1fa8>
  41ea24:	add	x0, x0, #0x598
  41ea28:	ldr	w0, [x0]
  41ea2c:	sub	w1, w0, #0x1
  41ea30:	adrp	x0, 463000 <program_name+0x1fa8>
  41ea34:	add	x0, x0, #0x598
  41ea38:	str	w1, [x0]
  41ea3c:	adrp	x0, 462000 <program_name+0xfa8>
  41ea40:	add	x0, x0, #0x650
  41ea44:	ldr	x0, [x0]
  41ea48:	mov	x1, x0
  41ea4c:	ldr	w0, [sp, #28]
  41ea50:	bl	404900 <ungetc@plt>
  41ea54:	nop
  41ea58:	ldp	x29, x30, [sp], #32
  41ea5c:	ret
  41ea60:	stp	x29, x30, [sp, #-32]!
  41ea64:	mov	x29, sp
  41ea68:	str	x0, [sp, #24]
  41ea6c:	ldr	x0, [sp, #24]
  41ea70:	mov	w1, #0xa                   	// #10
  41ea74:	str	w1, [x0]
  41ea78:	ldr	x0, [sp, #24]
  41ea7c:	ldr	w0, [x0]
  41ea80:	sxtw	x0, w0
  41ea84:	bl	404620 <xmalloc@plt>
  41ea88:	mov	x1, x0
  41ea8c:	ldr	x0, [sp, #24]
  41ea90:	str	x1, [x0, #8]
  41ea94:	ldr	x0, [sp, #24]
  41ea98:	str	wzr, [x0, #4]
  41ea9c:	nop
  41eaa0:	ldp	x29, x30, [sp], #32
  41eaa4:	ret
  41eaa8:	stp	x29, x30, [sp, #-32]!
  41eaac:	mov	x29, sp
  41eab0:	str	x0, [sp, #24]
  41eab4:	ldr	x0, [sp, #24]
  41eab8:	ldr	x0, [x0, #8]
  41eabc:	bl	4048f0 <free@plt>
  41eac0:	nop
  41eac4:	ldp	x29, x30, [sp], #32
  41eac8:	ret
  41eacc:	stp	x29, x30, [sp, #-32]!
  41ead0:	mov	x29, sp
  41ead4:	str	x0, [sp, #24]
  41ead8:	ldr	x0, [sp, #24]
  41eadc:	ldr	w1, [x0, #4]
  41eae0:	ldr	x0, [sp, #24]
  41eae4:	ldr	w0, [x0]
  41eae8:	cmp	w1, w0
  41eaec:	b.ne	41eb30 <ferror@plt+0x19f40>  // b.any
  41eaf0:	ldr	x0, [sp, #24]
  41eaf4:	ldr	w0, [x0]
  41eaf8:	lsl	w1, w0, #1
  41eafc:	ldr	x0, [sp, #24]
  41eb00:	str	w1, [x0]
  41eb04:	ldr	x0, [sp, #24]
  41eb08:	ldr	x2, [x0, #8]
  41eb0c:	ldr	x0, [sp, #24]
  41eb10:	ldr	w0, [x0]
  41eb14:	sxtw	x0, w0
  41eb18:	mov	x1, x0
  41eb1c:	mov	x0, x2
  41eb20:	bl	404560 <xrealloc@plt>
  41eb24:	mov	x1, x0
  41eb28:	ldr	x0, [sp, #24]
  41eb2c:	str	x1, [x0, #8]
  41eb30:	nop
  41eb34:	ldp	x29, x30, [sp], #32
  41eb38:	ret
  41eb3c:	stp	x29, x30, [sp, #-48]!
  41eb40:	mov	x29, sp
  41eb44:	str	x0, [sp, #24]
  41eb48:	str	w1, [sp, #20]
  41eb4c:	ldr	x0, [sp, #24]
  41eb50:	bl	41ea60 <ferror@plt+0x19e70>
  41eb54:	ldr	x0, [sp, #24]
  41eb58:	bl	41eacc <ferror@plt+0x19edc>
  41eb5c:	ldr	x0, [sp, #24]
  41eb60:	ldr	x1, [x0, #8]
  41eb64:	ldr	x0, [sp, #24]
  41eb68:	ldr	w0, [x0, #4]
  41eb6c:	add	w3, w0, #0x1
  41eb70:	ldr	x2, [sp, #24]
  41eb74:	str	w3, [x2, #4]
  41eb78:	sxtw	x0, w0
  41eb7c:	add	x0, x1, x0
  41eb80:	ldr	w1, [sp, #20]
  41eb84:	and	w1, w1, #0xff
  41eb88:	strb	w1, [x0]
  41eb8c:	bl	41e950 <ferror@plt+0x19d60>
  41eb90:	str	w0, [sp, #44]
  41eb94:	ldr	w0, [sp, #44]
  41eb98:	cmn	w0, #0x1
  41eb9c:	b.eq	41ec54 <ferror@plt+0x1a064>  // b.none
  41eba0:	ldr	w0, [sp, #44]
  41eba4:	cmp	w0, #0x20
  41eba8:	b.eq	41ec0c <ferror@plt+0x1a01c>  // b.none
  41ebac:	ldr	w0, [sp, #44]
  41ebb0:	cmp	w0, #0xd
  41ebb4:	b.eq	41ec0c <ferror@plt+0x1a01c>  // b.none
  41ebb8:	ldr	w0, [sp, #44]
  41ebbc:	cmp	w0, #0xc
  41ebc0:	b.eq	41ec0c <ferror@plt+0x1a01c>  // b.none
  41ebc4:	ldr	w0, [sp, #44]
  41ebc8:	cmp	w0, #0x9
  41ebcc:	b.eq	41ec0c <ferror@plt+0x1a01c>  // b.none
  41ebd0:	ldr	w0, [sp, #44]
  41ebd4:	cmp	w0, #0xa
  41ebd8:	b.eq	41ec0c <ferror@plt+0x1a01c>  // b.none
  41ebdc:	ldr	w0, [sp, #44]
  41ebe0:	cmp	w0, #0x22
  41ebe4:	b.eq	41ec0c <ferror@plt+0x1a01c>  // b.none
  41ebe8:	ldr	w0, [sp, #44]
  41ebec:	cmp	w0, #0x28
  41ebf0:	b.eq	41ec0c <ferror@plt+0x1a01c>  // b.none
  41ebf4:	ldr	w0, [sp, #44]
  41ebf8:	cmp	w0, #0x29
  41ebfc:	b.eq	41ec0c <ferror@plt+0x1a01c>  // b.none
  41ec00:	ldr	w0, [sp, #44]
  41ec04:	cmp	w0, #0x3b
  41ec08:	b.ne	41ec18 <ferror@plt+0x1a028>  // b.any
  41ec0c:	ldr	w0, [sp, #44]
  41ec10:	bl	41ea08 <ferror@plt+0x19e18>
  41ec14:	b	41ec58 <ferror@plt+0x1a068>
  41ec18:	ldr	x0, [sp, #24]
  41ec1c:	bl	41eacc <ferror@plt+0x19edc>
  41ec20:	ldr	x0, [sp, #24]
  41ec24:	ldr	x1, [x0, #8]
  41ec28:	ldr	x0, [sp, #24]
  41ec2c:	ldr	w0, [x0, #4]
  41ec30:	add	w3, w0, #0x1
  41ec34:	ldr	x2, [sp, #24]
  41ec38:	str	w3, [x2, #4]
  41ec3c:	sxtw	x0, w0
  41ec40:	add	x0, x1, x0
  41ec44:	ldr	w1, [sp, #44]
  41ec48:	and	w1, w1, #0xff
  41ec4c:	strb	w1, [x0]
  41ec50:	b	41eb8c <ferror@plt+0x19f9c>
  41ec54:	nop
  41ec58:	nop
  41ec5c:	ldp	x29, x30, [sp], #48
  41ec60:	ret
  41ec64:	sub	sp, sp, #0x30
  41ec68:	str	x0, [sp, #8]
  41ec6c:	str	w1, [sp, #4]
  41ec70:	str	w2, [sp]
  41ec74:	ldr	x0, [sp, #8]
  41ec78:	str	x0, [sp, #40]
  41ec7c:	ldrsw	x0, [sp, #4]
  41ec80:	ldr	x1, [sp, #8]
  41ec84:	add	x0, x1, x0
  41ec88:	str	x0, [sp, #24]
  41ec8c:	ldr	x1, [sp, #40]
  41ec90:	ldr	x0, [sp, #24]
  41ec94:	cmp	x1, x0
  41ec98:	b.ne	41eca4 <ferror@plt+0x1a0b4>  // b.any
  41ec9c:	mov	w0, #0x0                   	// #0
  41eca0:	b	41eda8 <ferror@plt+0x1a1b8>
  41eca4:	ldr	x0, [sp, #40]
  41eca8:	ldrb	w0, [x0]
  41ecac:	cmp	w0, #0x2b
  41ecb0:	b.eq	41ecc4 <ferror@plt+0x1a0d4>  // b.none
  41ecb4:	ldr	x0, [sp, #40]
  41ecb8:	ldrb	w0, [x0]
  41ecbc:	cmp	w0, #0x2d
  41ecc0:	b.ne	41ece8 <ferror@plt+0x1a0f8>  // b.any
  41ecc4:	ldr	x0, [sp, #40]
  41ecc8:	add	x0, x0, #0x1
  41eccc:	str	x0, [sp, #40]
  41ecd0:	ldr	x1, [sp, #40]
  41ecd4:	ldr	x0, [sp, #24]
  41ecd8:	cmp	x1, x0
  41ecdc:	b.ne	41ece8 <ferror@plt+0x1a0f8>  // b.any
  41ece0:	mov	w0, #0x0                   	// #0
  41ece4:	b	41eda8 <ferror@plt+0x1a1b8>
  41ece8:	ldr	x0, [sp, #40]
  41ecec:	add	x1, x0, #0x1
  41ecf0:	str	x1, [sp, #40]
  41ecf4:	ldrb	w0, [x0]
  41ecf8:	str	w0, [sp, #36]
  41ecfc:	ldr	w0, [sp, #36]
  41ed00:	cmp	w0, #0x2f
  41ed04:	b.le	41ed24 <ferror@plt+0x1a134>
  41ed08:	ldr	w0, [sp, #36]
  41ed0c:	cmp	w0, #0x39
  41ed10:	b.gt	41ed24 <ferror@plt+0x1a134>
  41ed14:	ldr	w0, [sp, #36]
  41ed18:	sub	w0, w0, #0x30
  41ed1c:	str	w0, [sp, #36]
  41ed20:	b	41ed7c <ferror@plt+0x1a18c>
  41ed24:	ldr	w0, [sp, #36]
  41ed28:	cmp	w0, #0x40
  41ed2c:	b.le	41ed4c <ferror@plt+0x1a15c>
  41ed30:	ldr	w0, [sp, #36]
  41ed34:	cmp	w0, #0x46
  41ed38:	b.gt	41ed4c <ferror@plt+0x1a15c>
  41ed3c:	ldr	w0, [sp, #36]
  41ed40:	sub	w0, w0, #0x37
  41ed44:	str	w0, [sp, #36]
  41ed48:	b	41ed7c <ferror@plt+0x1a18c>
  41ed4c:	ldr	w0, [sp, #36]
  41ed50:	cmp	w0, #0x60
  41ed54:	b.le	41ed74 <ferror@plt+0x1a184>
  41ed58:	ldr	w0, [sp, #36]
  41ed5c:	cmp	w0, #0x66
  41ed60:	b.gt	41ed74 <ferror@plt+0x1a184>
  41ed64:	ldr	w0, [sp, #36]
  41ed68:	sub	w0, w0, #0x57
  41ed6c:	str	w0, [sp, #36]
  41ed70:	b	41ed7c <ferror@plt+0x1a18c>
  41ed74:	mov	w0, #0x0                   	// #0
  41ed78:	b	41eda8 <ferror@plt+0x1a1b8>
  41ed7c:	ldr	w1, [sp, #36]
  41ed80:	ldr	w0, [sp]
  41ed84:	cmp	w1, w0
  41ed88:	b.lt	41ed94 <ferror@plt+0x1a1a4>  // b.tstop
  41ed8c:	mov	w0, #0x0                   	// #0
  41ed90:	b	41eda8 <ferror@plt+0x1a1b8>
  41ed94:	ldr	x1, [sp, #40]
  41ed98:	ldr	x0, [sp, #24]
  41ed9c:	cmp	x1, x0
  41eda0:	b.cc	41ece8 <ferror@plt+0x1a0f8>  // b.lo, b.ul, b.last
  41eda4:	mov	w0, #0x1                   	// #1
  41eda8:	add	sp, sp, #0x30
  41edac:	ret
  41edb0:	stp	x29, x30, [sp, #-96]!
  41edb4:	mov	x29, sp
  41edb8:	str	x0, [sp, #40]
  41edbc:	str	w1, [sp, #36]
  41edc0:	str	w2, [sp, #32]
  41edc4:	strb	w3, [sp, #31]
  41edc8:	ldr	x0, [sp, #40]
  41edcc:	str	x0, [sp, #88]
  41edd0:	ldrsw	x0, [sp, #36]
  41edd4:	ldr	x1, [sp, #40]
  41edd8:	add	x0, x1, x0
  41eddc:	str	x0, [sp, #64]
  41ede0:	ldr	x1, [sp, #88]
  41ede4:	ldr	x0, [sp, #64]
  41ede8:	cmp	x1, x0
  41edec:	b.ne	41edf8 <ferror@plt+0x1a208>  // b.any
  41edf0:	mov	w0, #0x0                   	// #0
  41edf4:	b	41f4bc <ferror@plt+0x1a8cc>
  41edf8:	strb	wzr, [sp, #87]
  41edfc:	ldr	x0, [sp, #88]
  41ee00:	ldrb	w0, [x0]
  41ee04:	cmp	w0, #0x2b
  41ee08:	b.eq	41ee1c <ferror@plt+0x1a22c>  // b.none
  41ee0c:	ldr	x0, [sp, #88]
  41ee10:	ldrb	w0, [x0]
  41ee14:	cmp	w0, #0x2d
  41ee18:	b.ne	41ee90 <ferror@plt+0x1a2a0>  // b.any
  41ee1c:	ldr	x0, [sp, #88]
  41ee20:	add	x0, x0, #0x1
  41ee24:	str	x0, [sp, #88]
  41ee28:	ldr	x1, [sp, #88]
  41ee2c:	ldr	x0, [sp, #64]
  41ee30:	cmp	x1, x0
  41ee34:	b.ne	41ee40 <ferror@plt+0x1a250>  // b.any
  41ee38:	mov	w0, #0x0                   	// #0
  41ee3c:	b	41f4bc <ferror@plt+0x1a8cc>
  41ee40:	mov	w0, #0x1                   	// #1
  41ee44:	strb	w0, [sp, #87]
  41ee48:	ldrb	w0, [sp, #31]
  41ee4c:	cmp	w0, #0x0
  41ee50:	b.eq	41ee90 <ferror@plt+0x1a2a0>  // b.none
  41ee54:	ldr	x0, [sp, #88]
  41ee58:	ldrb	w0, [x0]
  41ee5c:	cmp	w0, #0x49
  41ee60:	b.eq	41ee74 <ferror@plt+0x1a284>  // b.none
  41ee64:	ldr	x0, [sp, #88]
  41ee68:	ldrb	w0, [x0]
  41ee6c:	cmp	w0, #0x69
  41ee70:	b.ne	41ee90 <ferror@plt+0x1a2a0>  // b.any
  41ee74:	ldr	x0, [sp, #88]
  41ee78:	add	x0, x0, #0x1
  41ee7c:	ldr	x1, [sp, #64]
  41ee80:	cmp	x1, x0
  41ee84:	b.ne	41ee90 <ferror@plt+0x1a2a0>  // b.any
  41ee88:	mov	w0, #0x1                   	// #1
  41ee8c:	b	41f4bc <ferror@plt+0x1a8cc>
  41ee90:	strb	wzr, [sp, #86]
  41ee94:	ldr	x0, [sp, #88]
  41ee98:	ldrb	w0, [x0]
  41ee9c:	str	w0, [sp, #80]
  41eea0:	ldr	w0, [sp, #80]
  41eea4:	cmp	w0, #0x2f
  41eea8:	b.le	41eec8 <ferror@plt+0x1a2d8>
  41eeac:	ldr	w0, [sp, #80]
  41eeb0:	cmp	w0, #0x39
  41eeb4:	b.gt	41eec8 <ferror@plt+0x1a2d8>
  41eeb8:	ldr	w0, [sp, #80]
  41eebc:	sub	w0, w0, #0x30
  41eec0:	str	w0, [sp, #80]
  41eec4:	b	41ef44 <ferror@plt+0x1a354>
  41eec8:	ldr	w0, [sp, #80]
  41eecc:	cmp	w0, #0x40
  41eed0:	b.le	41ef08 <ferror@plt+0x1a318>
  41eed4:	ldr	w0, [sp, #80]
  41eed8:	cmp	w0, #0x46
  41eedc:	b.gt	41ef08 <ferror@plt+0x1a318>
  41eee0:	ldr	w0, [sp, #80]
  41eee4:	cmp	w0, #0x43
  41eee8:	b.le	41eef8 <ferror@plt+0x1a308>
  41eeec:	ldr	w0, [sp, #32]
  41eef0:	cmp	w0, #0xa
  41eef4:	b.eq	41ef84 <ferror@plt+0x1a394>  // b.none
  41eef8:	ldr	w0, [sp, #80]
  41eefc:	sub	w0, w0, #0x37
  41ef00:	str	w0, [sp, #80]
  41ef04:	b	41ef44 <ferror@plt+0x1a354>
  41ef08:	ldr	w0, [sp, #80]
  41ef0c:	cmp	w0, #0x60
  41ef10:	b.le	41ef90 <ferror@plt+0x1a3a0>
  41ef14:	ldr	w0, [sp, #80]
  41ef18:	cmp	w0, #0x66
  41ef1c:	b.gt	41ef90 <ferror@plt+0x1a3a0>
  41ef20:	ldr	w0, [sp, #80]
  41ef24:	cmp	w0, #0x63
  41ef28:	b.le	41ef38 <ferror@plt+0x1a348>
  41ef2c:	ldr	w0, [sp, #32]
  41ef30:	cmp	w0, #0xa
  41ef34:	b.eq	41ef8c <ferror@plt+0x1a39c>  // b.none
  41ef38:	ldr	w0, [sp, #80]
  41ef3c:	sub	w0, w0, #0x57
  41ef40:	str	w0, [sp, #80]
  41ef44:	ldr	w1, [sp, #80]
  41ef48:	ldr	w0, [sp, #32]
  41ef4c:	cmp	w1, w0
  41ef50:	b.lt	41ef5c <ferror@plt+0x1a36c>  // b.tstop
  41ef54:	mov	w0, #0x0                   	// #0
  41ef58:	b	41f4bc <ferror@plt+0x1a8cc>
  41ef5c:	mov	w0, #0x1                   	// #1
  41ef60:	strb	w0, [sp, #86]
  41ef64:	ldr	x0, [sp, #88]
  41ef68:	add	x0, x0, #0x1
  41ef6c:	str	x0, [sp, #88]
  41ef70:	ldr	x1, [sp, #88]
  41ef74:	ldr	x0, [sp, #64]
  41ef78:	cmp	x1, x0
  41ef7c:	b.cc	41ee94 <ferror@plt+0x1a2a4>  // b.lo, b.ul, b.last
  41ef80:	b	41ef90 <ferror@plt+0x1a3a0>
  41ef84:	nop
  41ef88:	b	41ef90 <ferror@plt+0x1a3a0>
  41ef8c:	nop
  41ef90:	ldr	x1, [sp, #88]
  41ef94:	ldr	x0, [sp, #64]
  41ef98:	cmp	x1, x0
  41ef9c:	b.cs	41f34c <ferror@plt+0x1a75c>  // b.hs, b.nlast
  41efa0:	ldrb	w0, [sp, #86]
  41efa4:	eor	w0, w0, #0x1
  41efa8:	and	w0, w0, #0xff
  41efac:	cmp	w0, #0x0
  41efb0:	b.eq	41efe4 <ferror@plt+0x1a3f4>  // b.none
  41efb4:	ldr	x0, [sp, #88]
  41efb8:	ldrb	w0, [x0]
  41efbc:	cmp	w0, #0x2e
  41efc0:	b.ne	41efd0 <ferror@plt+0x1a3e0>  // b.any
  41efc4:	ldr	w0, [sp, #32]
  41efc8:	cmp	w0, #0xa
  41efcc:	b.eq	41efe4 <ferror@plt+0x1a3f4>  // b.none
  41efd0:	mov	w0, #0x0                   	// #0
  41efd4:	b	41f4bc <ferror@plt+0x1a8cc>
  41efd8:	ldr	x0, [sp, #88]
  41efdc:	add	x0, x0, #0x1
  41efe0:	str	x0, [sp, #88]
  41efe4:	ldr	x1, [sp, #88]
  41efe8:	ldr	x0, [sp, #64]
  41efec:	cmp	x1, x0
  41eff0:	b.cs	41f004 <ferror@plt+0x1a414>  // b.hs, b.nlast
  41eff4:	ldr	x0, [sp, #88]
  41eff8:	ldrb	w0, [x0]
  41effc:	cmp	w0, #0x23
  41f000:	b.eq	41efd8 <ferror@plt+0x1a3e8>  // b.none
  41f004:	ldr	x1, [sp, #88]
  41f008:	ldr	x0, [sp, #64]
  41f00c:	cmp	x1, x0
  41f010:	b.cs	41f34c <ferror@plt+0x1a75c>  // b.hs, b.nlast
  41f014:	ldr	x0, [sp, #88]
  41f018:	ldrb	w0, [x0]
  41f01c:	cmp	w0, #0x2f
  41f020:	b.ne	41f144 <ferror@plt+0x1a554>  // b.any
  41f024:	mov	w0, #0x1                   	// #1
  41f028:	strb	w0, [sp, #79]
  41f02c:	ldr	x0, [sp, #88]
  41f030:	add	x0, x0, #0x1
  41f034:	str	x0, [sp, #88]
  41f038:	b	41f0f0 <ferror@plt+0x1a500>
  41f03c:	ldr	x0, [sp, #88]
  41f040:	ldrb	w0, [x0]
  41f044:	str	w0, [sp, #72]
  41f048:	ldr	w0, [sp, #72]
  41f04c:	cmp	w0, #0x2f
  41f050:	b.le	41f070 <ferror@plt+0x1a480>
  41f054:	ldr	w0, [sp, #72]
  41f058:	cmp	w0, #0x39
  41f05c:	b.gt	41f070 <ferror@plt+0x1a480>
  41f060:	ldr	w0, [sp, #72]
  41f064:	sub	w0, w0, #0x30
  41f068:	str	w0, [sp, #72]
  41f06c:	b	41f0bc <ferror@plt+0x1a4cc>
  41f070:	ldr	w0, [sp, #72]
  41f074:	cmp	w0, #0x40
  41f078:	b.le	41f098 <ferror@plt+0x1a4a8>
  41f07c:	ldr	w0, [sp, #72]
  41f080:	cmp	w0, #0x46
  41f084:	b.gt	41f098 <ferror@plt+0x1a4a8>
  41f088:	ldr	w0, [sp, #72]
  41f08c:	sub	w0, w0, #0x37
  41f090:	str	w0, [sp, #72]
  41f094:	b	41f0bc <ferror@plt+0x1a4cc>
  41f098:	ldr	w0, [sp, #72]
  41f09c:	cmp	w0, #0x60
  41f0a0:	b.le	41f100 <ferror@plt+0x1a510>
  41f0a4:	ldr	w0, [sp, #72]
  41f0a8:	cmp	w0, #0x66
  41f0ac:	b.gt	41f100 <ferror@plt+0x1a510>
  41f0b0:	ldr	w0, [sp, #72]
  41f0b4:	sub	w0, w0, #0x57
  41f0b8:	str	w0, [sp, #72]
  41f0bc:	ldr	w1, [sp, #72]
  41f0c0:	ldr	w0, [sp, #32]
  41f0c4:	cmp	w1, w0
  41f0c8:	b.lt	41f0d4 <ferror@plt+0x1a4e4>  // b.tstop
  41f0cc:	mov	w0, #0x0                   	// #0
  41f0d0:	b	41f4bc <ferror@plt+0x1a8cc>
  41f0d4:	ldr	w0, [sp, #72]
  41f0d8:	cmp	w0, #0x0
  41f0dc:	b.eq	41f0e4 <ferror@plt+0x1a4f4>  // b.none
  41f0e0:	strb	wzr, [sp, #79]
  41f0e4:	ldr	x0, [sp, #88]
  41f0e8:	add	x0, x0, #0x1
  41f0ec:	str	x0, [sp, #88]
  41f0f0:	ldr	x1, [sp, #88]
  41f0f4:	ldr	x0, [sp, #64]
  41f0f8:	cmp	x1, x0
  41f0fc:	b.cc	41f03c <ferror@plt+0x1a44c>  // b.lo, b.ul, b.last
  41f100:	ldrb	w0, [sp, #79]
  41f104:	cmp	w0, #0x0
  41f108:	b.eq	41f120 <ferror@plt+0x1a530>  // b.none
  41f10c:	mov	w0, #0x0                   	// #0
  41f110:	b	41f4bc <ferror@plt+0x1a8cc>
  41f114:	ldr	x0, [sp, #88]
  41f118:	add	x0, x0, #0x1
  41f11c:	str	x0, [sp, #88]
  41f120:	ldr	x1, [sp, #88]
  41f124:	ldr	x0, [sp, #64]
  41f128:	cmp	x1, x0
  41f12c:	b.cs	41f360 <ferror@plt+0x1a770>  // b.hs, b.nlast
  41f130:	ldr	x0, [sp, #88]
  41f134:	ldrb	w0, [x0]
  41f138:	cmp	w0, #0x23
  41f13c:	b.eq	41f114 <ferror@plt+0x1a524>  // b.none
  41f140:	b	41f360 <ferror@plt+0x1a770>
  41f144:	ldr	x0, [sp, #88]
  41f148:	ldrb	w0, [x0]
  41f14c:	cmp	w0, #0x2e
  41f150:	b.ne	41f208 <ferror@plt+0x1a618>  // b.any
  41f154:	ldr	w0, [sp, #32]
  41f158:	cmp	w0, #0xa
  41f15c:	b.eq	41f168 <ferror@plt+0x1a578>  // b.none
  41f160:	mov	w0, #0x0                   	// #0
  41f164:	b	41f4bc <ferror@plt+0x1a8cc>
  41f168:	ldr	x0, [sp, #88]
  41f16c:	add	x0, x0, #0x1
  41f170:	str	x0, [sp, #88]
  41f174:	b	41f1b0 <ferror@plt+0x1a5c0>
  41f178:	ldr	x0, [sp, #88]
  41f17c:	ldrb	w0, [x0]
  41f180:	str	w0, [sp, #60]
  41f184:	ldr	w0, [sp, #60]
  41f188:	cmp	w0, #0x2f
  41f18c:	b.le	41f1c0 <ferror@plt+0x1a5d0>
  41f190:	ldr	w0, [sp, #60]
  41f194:	cmp	w0, #0x39
  41f198:	b.gt	41f1c0 <ferror@plt+0x1a5d0>
  41f19c:	mov	w0, #0x1                   	// #1
  41f1a0:	strb	w0, [sp, #86]
  41f1a4:	ldr	x0, [sp, #88]
  41f1a8:	add	x0, x0, #0x1
  41f1ac:	str	x0, [sp, #88]
  41f1b0:	ldr	x1, [sp, #88]
  41f1b4:	ldr	x0, [sp, #64]
  41f1b8:	cmp	x1, x0
  41f1bc:	b.cc	41f178 <ferror@plt+0x1a588>  // b.lo, b.ul, b.last
  41f1c0:	ldrb	w0, [sp, #86]
  41f1c4:	eor	w0, w0, #0x1
  41f1c8:	and	w0, w0, #0xff
  41f1cc:	cmp	w0, #0x0
  41f1d0:	b.eq	41f1e8 <ferror@plt+0x1a5f8>  // b.none
  41f1d4:	mov	w0, #0x0                   	// #0
  41f1d8:	b	41f4bc <ferror@plt+0x1a8cc>
  41f1dc:	ldr	x0, [sp, #88]
  41f1e0:	add	x0, x0, #0x1
  41f1e4:	str	x0, [sp, #88]
  41f1e8:	ldr	x1, [sp, #88]
  41f1ec:	ldr	x0, [sp, #64]
  41f1f0:	cmp	x1, x0
  41f1f4:	b.cs	41f208 <ferror@plt+0x1a618>  // b.hs, b.nlast
  41f1f8:	ldr	x0, [sp, #88]
  41f1fc:	ldrb	w0, [x0]
  41f200:	cmp	w0, #0x23
  41f204:	b.eq	41f1dc <ferror@plt+0x1a5ec>  // b.none
  41f208:	ldr	x1, [sp, #88]
  41f20c:	ldr	x0, [sp, #64]
  41f210:	cmp	x1, x0
  41f214:	b.cs	41f34c <ferror@plt+0x1a75c>  // b.hs, b.nlast
  41f218:	ldr	x0, [sp, #88]
  41f21c:	ldrb	w0, [x0]
  41f220:	sub	w0, w0, #0x44
  41f224:	cmp	w0, #0x2f
  41f228:	cset	w1, hi  // hi = pmore
  41f22c:	and	w1, w1, #0xff
  41f230:	cmp	w1, #0x0
  41f234:	b.ne	41f354 <ferror@plt+0x1a764>  // b.any
  41f238:	mov	x1, #0x1                   	// #1
  41f23c:	lsl	x1, x1, x0
  41f240:	mov	x0, #0x8107                	// #33031
  41f244:	movk	x0, #0x8107, lsl #32
  41f248:	and	x0, x1, x0
  41f24c:	cmp	x0, #0x0
  41f250:	cset	w0, ne  // ne = any
  41f254:	and	w0, w0, #0xff
  41f258:	cmp	w0, #0x0
  41f25c:	b.eq	41f354 <ferror@plt+0x1a764>  // b.none
  41f260:	ldr	w0, [sp, #32]
  41f264:	cmp	w0, #0xa
  41f268:	b.eq	41f274 <ferror@plt+0x1a684>  // b.none
  41f26c:	mov	w0, #0x0                   	// #0
  41f270:	b	41f4bc <ferror@plt+0x1a8cc>
  41f274:	ldr	x0, [sp, #88]
  41f278:	add	x0, x0, #0x1
  41f27c:	str	x0, [sp, #88]
  41f280:	ldr	x1, [sp, #88]
  41f284:	ldr	x0, [sp, #64]
  41f288:	cmp	x1, x0
  41f28c:	b.ne	41f298 <ferror@plt+0x1a6a8>  // b.any
  41f290:	mov	w0, #0x0                   	// #0
  41f294:	b	41f4bc <ferror@plt+0x1a8cc>
  41f298:	ldr	x0, [sp, #88]
  41f29c:	ldrb	w0, [x0]
  41f2a0:	cmp	w0, #0x2b
  41f2a4:	b.eq	41f2b8 <ferror@plt+0x1a6c8>  // b.none
  41f2a8:	ldr	x0, [sp, #88]
  41f2ac:	ldrb	w0, [x0]
  41f2b0:	cmp	w0, #0x2d
  41f2b4:	b.ne	41f2dc <ferror@plt+0x1a6ec>  // b.any
  41f2b8:	ldr	x0, [sp, #88]
  41f2bc:	add	x0, x0, #0x1
  41f2c0:	str	x0, [sp, #88]
  41f2c4:	ldr	x1, [sp, #88]
  41f2c8:	ldr	x0, [sp, #64]
  41f2cc:	cmp	x1, x0
  41f2d0:	b.ne	41f2dc <ferror@plt+0x1a6ec>  // b.any
  41f2d4:	mov	w0, #0x0                   	// #0
  41f2d8:	b	41f4bc <ferror@plt+0x1a8cc>
  41f2dc:	ldr	x0, [sp, #88]
  41f2e0:	ldrb	w0, [x0]
  41f2e4:	cmp	w0, #0x2f
  41f2e8:	b.ls	41f2fc <ferror@plt+0x1a70c>  // b.plast
  41f2ec:	ldr	x0, [sp, #88]
  41f2f0:	ldrb	w0, [x0]
  41f2f4:	cmp	w0, #0x39
  41f2f8:	b.ls	41f304 <ferror@plt+0x1a714>  // b.plast
  41f2fc:	mov	w0, #0x0                   	// #0
  41f300:	b	41f4bc <ferror@plt+0x1a8cc>
  41f304:	ldr	x0, [sp, #88]
  41f308:	add	x0, x0, #0x1
  41f30c:	str	x0, [sp, #88]
  41f310:	ldr	x1, [sp, #88]
  41f314:	ldr	x0, [sp, #64]
  41f318:	cmp	x1, x0
  41f31c:	b.eq	41f344 <ferror@plt+0x1a754>  // b.none
  41f320:	ldr	x0, [sp, #88]
  41f324:	ldrb	w0, [x0]
  41f328:	cmp	w0, #0x2f
  41f32c:	b.ls	41f35c <ferror@plt+0x1a76c>  // b.plast
  41f330:	ldr	x0, [sp, #88]
  41f334:	ldrb	w0, [x0]
  41f338:	cmp	w0, #0x39
  41f33c:	b.hi	41f35c <ferror@plt+0x1a76c>  // b.pmore
  41f340:	b	41f304 <ferror@plt+0x1a714>
  41f344:	nop
  41f348:	b	41f35c <ferror@plt+0x1a76c>
  41f34c:	nop
  41f350:	b	41f360 <ferror@plt+0x1a770>
  41f354:	nop
  41f358:	b	41f360 <ferror@plt+0x1a770>
  41f35c:	nop
  41f360:	ldr	x1, [sp, #88]
  41f364:	ldr	x0, [sp, #64]
  41f368:	cmp	x1, x0
  41f36c:	b.ne	41f378 <ferror@plt+0x1a788>  // b.any
  41f370:	mov	w0, #0x1                   	// #1
  41f374:	b	41f4bc <ferror@plt+0x1a8cc>
  41f378:	ldrb	w0, [sp, #31]
  41f37c:	cmp	w0, #0x0
  41f380:	b.eq	41f4b8 <ferror@plt+0x1a8c8>  // b.none
  41f384:	ldrb	w0, [sp, #87]
  41f388:	cmp	w0, #0x0
  41f38c:	b.eq	41f3cc <ferror@plt+0x1a7dc>  // b.none
  41f390:	ldr	x0, [sp, #88]
  41f394:	ldrb	w0, [x0]
  41f398:	cmp	w0, #0x49
  41f39c:	b.eq	41f3b0 <ferror@plt+0x1a7c0>  // b.none
  41f3a0:	ldr	x0, [sp, #88]
  41f3a4:	ldrb	w0, [x0]
  41f3a8:	cmp	w0, #0x69
  41f3ac:	b.ne	41f3cc <ferror@plt+0x1a7dc>  // b.any
  41f3b0:	ldr	x0, [sp, #88]
  41f3b4:	add	x0, x0, #0x1
  41f3b8:	ldr	x1, [sp, #64]
  41f3bc:	cmp	x1, x0
  41f3c0:	b.ne	41f3cc <ferror@plt+0x1a7dc>  // b.any
  41f3c4:	mov	w0, #0x1                   	// #1
  41f3c8:	b	41f4bc <ferror@plt+0x1a8cc>
  41f3cc:	ldr	x0, [sp, #88]
  41f3d0:	ldrb	w0, [x0]
  41f3d4:	cmp	w0, #0x2b
  41f3d8:	b.eq	41f3ec <ferror@plt+0x1a7fc>  // b.none
  41f3dc:	ldr	x0, [sp, #88]
  41f3e0:	ldrb	w0, [x0]
  41f3e4:	cmp	w0, #0x2d
  41f3e8:	b.ne	41f474 <ferror@plt+0x1a884>  // b.any
  41f3ec:	ldr	x0, [sp, #64]
  41f3f0:	sub	x0, x0, #0x1
  41f3f4:	ldrb	w0, [x0]
  41f3f8:	cmp	w0, #0x49
  41f3fc:	b.eq	41f414 <ferror@plt+0x1a824>  // b.none
  41f400:	ldr	x0, [sp, #64]
  41f404:	sub	x0, x0, #0x1
  41f408:	ldrb	w0, [x0]
  41f40c:	cmp	w0, #0x69
  41f410:	b.ne	41f464 <ferror@plt+0x1a874>  // b.any
  41f414:	ldr	x0, [sp, #88]
  41f418:	add	x1, x0, #0x1
  41f41c:	ldr	x0, [sp, #64]
  41f420:	sub	x0, x0, #0x1
  41f424:	cmp	x1, x0
  41f428:	b.eq	41f45c <ferror@plt+0x1a86c>  // b.none
  41f42c:	ldr	x0, [sp, #64]
  41f430:	sub	x1, x0, #0x1
  41f434:	ldr	x0, [sp, #88]
  41f438:	sub	x0, x1, x0
  41f43c:	mov	w3, #0x0                   	// #0
  41f440:	ldr	w2, [sp, #32]
  41f444:	mov	w1, w0
  41f448:	ldr	x0, [sp, #88]
  41f44c:	bl	41edb0 <ferror@plt+0x1a1c0>
  41f450:	and	w0, w0, #0xff
  41f454:	cmp	w0, #0x0
  41f458:	b.eq	41f464 <ferror@plt+0x1a874>  // b.none
  41f45c:	mov	w0, #0x1                   	// #1
  41f460:	b	41f468 <ferror@plt+0x1a878>
  41f464:	mov	w0, #0x0                   	// #0
  41f468:	and	w0, w0, #0x1
  41f46c:	and	w0, w0, #0xff
  41f470:	b	41f4bc <ferror@plt+0x1a8cc>
  41f474:	ldr	x0, [sp, #88]
  41f478:	ldrb	w0, [x0]
  41f47c:	cmp	w0, #0x40
  41f480:	b.ne	41f4b8 <ferror@plt+0x1a8c8>  // b.any
  41f484:	ldr	x0, [sp, #88]
  41f488:	add	x0, x0, #0x1
  41f48c:	str	x0, [sp, #88]
  41f490:	ldr	x1, [sp, #64]
  41f494:	ldr	x0, [sp, #88]
  41f498:	sub	x0, x1, x0
  41f49c:	mov	w3, #0x0                   	// #0
  41f4a0:	ldr	w2, [sp, #32]
  41f4a4:	mov	w1, w0
  41f4a8:	ldr	x0, [sp, #88]
  41f4ac:	bl	41edb0 <ferror@plt+0x1a1c0>
  41f4b0:	and	w0, w0, #0xff
  41f4b4:	b	41f4bc <ferror@plt+0x1a8cc>
  41f4b8:	mov	w0, #0x0                   	// #0
  41f4bc:	ldp	x29, x30, [sp], #96
  41f4c0:	ret
  41f4c4:	stp	x29, x30, [sp, #-64]!
  41f4c8:	mov	x29, sp
  41f4cc:	str	x0, [sp, #24]
  41f4d0:	ldr	x0, [sp, #24]
  41f4d4:	ldr	x0, [x0, #8]
  41f4d8:	str	x0, [sp, #56]
  41f4dc:	ldr	x0, [sp, #24]
  41f4e0:	ldr	w0, [x0, #4]
  41f4e4:	str	w0, [sp, #52]
  41f4e8:	str	wzr, [sp, #48]
  41f4ec:	strb	wzr, [sp, #47]
  41f4f0:	strb	wzr, [sp, #46]
  41f4f4:	ldr	w0, [sp, #52]
  41f4f8:	cmp	w0, #0x1
  41f4fc:	b.ne	41f6d8 <ferror@plt+0x1aae8>  // b.any
  41f500:	ldr	x0, [sp, #56]
  41f504:	ldrb	w0, [x0]
  41f508:	cmp	w0, #0x2b
  41f50c:	b.eq	41f520 <ferror@plt+0x1a930>  // b.none
  41f510:	ldr	x0, [sp, #56]
  41f514:	ldrb	w0, [x0]
  41f518:	cmp	w0, #0x2d
  41f51c:	b.ne	41f6d8 <ferror@plt+0x1aae8>  // b.any
  41f520:	mov	w0, #0x0                   	// #0
  41f524:	b	41f75c <ferror@plt+0x1ab6c>
  41f528:	ldr	x0, [sp, #56]
  41f52c:	add	x0, x0, #0x1
  41f530:	ldrb	w0, [x0]
  41f534:	cmp	w0, #0x78
  41f538:	b.eq	41f648 <ferror@plt+0x1aa58>  // b.none
  41f53c:	cmp	w0, #0x78
  41f540:	b.gt	41f6b8 <ferror@plt+0x1aac8>
  41f544:	cmp	w0, #0x6f
  41f548:	b.eq	41f608 <ferror@plt+0x1aa18>  // b.none
  41f54c:	cmp	w0, #0x6f
  41f550:	b.gt	41f6b8 <ferror@plt+0x1aac8>
  41f554:	cmp	w0, #0x69
  41f558:	b.eq	41f690 <ferror@plt+0x1aaa0>  // b.none
  41f55c:	cmp	w0, #0x69
  41f560:	b.gt	41f6b8 <ferror@plt+0x1aac8>
  41f564:	cmp	w0, #0x65
  41f568:	b.eq	41f668 <ferror@plt+0x1aa78>  // b.none
  41f56c:	cmp	w0, #0x65
  41f570:	b.gt	41f6b8 <ferror@plt+0x1aac8>
  41f574:	cmp	w0, #0x64
  41f578:	b.eq	41f628 <ferror@plt+0x1aa38>  // b.none
  41f57c:	cmp	w0, #0x64
  41f580:	b.gt	41f6b8 <ferror@plt+0x1aac8>
  41f584:	cmp	w0, #0x62
  41f588:	b.eq	41f5e8 <ferror@plt+0x1a9f8>  // b.none
  41f58c:	cmp	w0, #0x62
  41f590:	b.gt	41f6b8 <ferror@plt+0x1aac8>
  41f594:	cmp	w0, #0x58
  41f598:	b.eq	41f648 <ferror@plt+0x1aa58>  // b.none
  41f59c:	cmp	w0, #0x58
  41f5a0:	b.gt	41f6b8 <ferror@plt+0x1aac8>
  41f5a4:	cmp	w0, #0x4f
  41f5a8:	b.eq	41f608 <ferror@plt+0x1aa18>  // b.none
  41f5ac:	cmp	w0, #0x4f
  41f5b0:	b.gt	41f6b8 <ferror@plt+0x1aac8>
  41f5b4:	cmp	w0, #0x49
  41f5b8:	b.eq	41f690 <ferror@plt+0x1aaa0>  // b.none
  41f5bc:	cmp	w0, #0x49
  41f5c0:	b.gt	41f6b8 <ferror@plt+0x1aac8>
  41f5c4:	cmp	w0, #0x45
  41f5c8:	b.eq	41f668 <ferror@plt+0x1aa78>  // b.none
  41f5cc:	cmp	w0, #0x45
  41f5d0:	b.gt	41f6b8 <ferror@plt+0x1aac8>
  41f5d4:	cmp	w0, #0x42
  41f5d8:	b.eq	41f5e8 <ferror@plt+0x1a9f8>  // b.none
  41f5dc:	cmp	w0, #0x44
  41f5e0:	b.eq	41f628 <ferror@plt+0x1aa38>  // b.none
  41f5e4:	b	41f6b8 <ferror@plt+0x1aac8>
  41f5e8:	ldrb	w0, [sp, #47]
  41f5ec:	cmp	w0, #0x0
  41f5f0:	b.eq	41f5fc <ferror@plt+0x1aa0c>  // b.none
  41f5f4:	mov	w0, #0x0                   	// #0
  41f5f8:	b	41f75c <ferror@plt+0x1ab6c>
  41f5fc:	mov	w0, #0x1                   	// #1
  41f600:	strb	w0, [sp, #47]
  41f604:	b	41f6c0 <ferror@plt+0x1aad0>
  41f608:	ldrb	w0, [sp, #47]
  41f60c:	cmp	w0, #0x0
  41f610:	b.eq	41f61c <ferror@plt+0x1aa2c>  // b.none
  41f614:	mov	w0, #0x0                   	// #0
  41f618:	b	41f75c <ferror@plt+0x1ab6c>
  41f61c:	mov	w0, #0x1                   	// #1
  41f620:	strb	w0, [sp, #47]
  41f624:	b	41f6c0 <ferror@plt+0x1aad0>
  41f628:	ldrb	w0, [sp, #47]
  41f62c:	cmp	w0, #0x0
  41f630:	b.eq	41f63c <ferror@plt+0x1aa4c>  // b.none
  41f634:	mov	w0, #0x0                   	// #0
  41f638:	b	41f75c <ferror@plt+0x1ab6c>
  41f63c:	mov	w0, #0x1                   	// #1
  41f640:	strb	w0, [sp, #47]
  41f644:	b	41f6c0 <ferror@plt+0x1aad0>
  41f648:	ldrb	w0, [sp, #47]
  41f64c:	cmp	w0, #0x0
  41f650:	b.eq	41f65c <ferror@plt+0x1aa6c>  // b.none
  41f654:	mov	w0, #0x0                   	// #0
  41f658:	b	41f75c <ferror@plt+0x1ab6c>
  41f65c:	mov	w0, #0x1                   	// #1
  41f660:	strb	w0, [sp, #47]
  41f664:	b	41f6c0 <ferror@plt+0x1aad0>
  41f668:	ldrb	w0, [sp, #46]
  41f66c:	cmp	w0, #0x0
  41f670:	b.eq	41f67c <ferror@plt+0x1aa8c>  // b.none
  41f674:	mov	w0, #0x0                   	// #0
  41f678:	b	41f75c <ferror@plt+0x1ab6c>
  41f67c:	mov	w0, #0x1                   	// #1
  41f680:	str	w0, [sp, #48]
  41f684:	mov	w0, #0x1                   	// #1
  41f688:	strb	w0, [sp, #46]
  41f68c:	b	41f6c0 <ferror@plt+0x1aad0>
  41f690:	ldrb	w0, [sp, #46]
  41f694:	cmp	w0, #0x0
  41f698:	b.eq	41f6a4 <ferror@plt+0x1aab4>  // b.none
  41f69c:	mov	w0, #0x0                   	// #0
  41f6a0:	b	41f75c <ferror@plt+0x1ab6c>
  41f6a4:	mov	w0, #0x2                   	// #2
  41f6a8:	str	w0, [sp, #48]
  41f6ac:	mov	w0, #0x1                   	// #1
  41f6b0:	strb	w0, [sp, #46]
  41f6b4:	b	41f6c0 <ferror@plt+0x1aad0>
  41f6b8:	mov	w0, #0x0                   	// #0
  41f6bc:	b	41f75c <ferror@plt+0x1ab6c>
  41f6c0:	ldr	x0, [sp, #56]
  41f6c4:	add	x0, x0, #0x2
  41f6c8:	str	x0, [sp, #56]
  41f6cc:	ldr	w0, [sp, #52]
  41f6d0:	sub	w0, w0, #0x2
  41f6d4:	str	w0, [sp, #52]
  41f6d8:	ldr	w0, [sp, #52]
  41f6dc:	cmp	w0, #0x1
  41f6e0:	b.le	41f6f4 <ferror@plt+0x1ab04>
  41f6e4:	ldr	x0, [sp, #56]
  41f6e8:	ldrb	w0, [x0]
  41f6ec:	cmp	w0, #0x23
  41f6f0:	b.eq	41f528 <ferror@plt+0x1a938>  // b.none
  41f6f4:	ldr	w0, [sp, #48]
  41f6f8:	cmp	w0, #0x2
  41f6fc:	b.eq	41f724 <ferror@plt+0x1ab34>  // b.none
  41f700:	mov	w2, #0xa                   	// #10
  41f704:	ldr	w1, [sp, #52]
  41f708:	ldr	x0, [sp, #56]
  41f70c:	bl	41ec64 <ferror@plt+0x1a074>
  41f710:	and	w0, w0, #0xff
  41f714:	cmp	w0, #0x0
  41f718:	b.eq	41f724 <ferror@plt+0x1ab34>  // b.none
  41f71c:	mov	w0, #0x1                   	// #1
  41f720:	b	41f75c <ferror@plt+0x1ab6c>
  41f724:	ldr	w0, [sp, #48]
  41f728:	cmp	w0, #0x1
  41f72c:	b.eq	41f758 <ferror@plt+0x1ab68>  // b.none
  41f730:	mov	w3, #0x1                   	// #1
  41f734:	mov	w2, #0xa                   	// #10
  41f738:	ldr	w1, [sp, #52]
  41f73c:	ldr	x0, [sp, #56]
  41f740:	bl	41edb0 <ferror@plt+0x1a1c0>
  41f744:	and	w0, w0, #0xff
  41f748:	cmp	w0, #0x0
  41f74c:	b.eq	41f758 <ferror@plt+0x1ab68>  // b.none
  41f750:	mov	w0, #0x1                   	// #1
  41f754:	b	41f75c <ferror@plt+0x1ab6c>
  41f758:	mov	w0, #0x0                   	// #0
  41f75c:	ldp	x29, x30, [sp], #64
  41f760:	ret
  41f764:	adrp	x0, 462000 <program_name+0xfa8>
  41f768:	add	x0, x0, #0x668
  41f76c:	str	xzr, [x0]
  41f770:	nop
  41f774:	ret
  41f778:	stp	x29, x30, [sp, #-32]!
  41f77c:	mov	x29, sp
  41f780:	str	w0, [sp, #28]
  41f784:	adrp	x0, 462000 <program_name+0xfa8>
  41f788:	add	x0, x0, #0x668
  41f78c:	ldr	x1, [x0]
  41f790:	adrp	x0, 462000 <program_name+0xfa8>
  41f794:	add	x0, x0, #0x660
  41f798:	ldr	x0, [x0]
  41f79c:	cmp	x1, x0
  41f7a0:	b.cc	41f7f8 <ferror@plt+0x1ac08>  // b.lo, b.ul, b.last
  41f7a4:	adrp	x0, 462000 <program_name+0xfa8>
  41f7a8:	add	x0, x0, #0x660
  41f7ac:	ldr	x0, [x0]
  41f7b0:	add	x0, x0, #0x5
  41f7b4:	lsl	x1, x0, #1
  41f7b8:	adrp	x0, 462000 <program_name+0xfa8>
  41f7bc:	add	x0, x0, #0x660
  41f7c0:	str	x1, [x0]
  41f7c4:	adrp	x0, 462000 <program_name+0xfa8>
  41f7c8:	add	x0, x0, #0x658
  41f7cc:	ldr	x2, [x0]
  41f7d0:	adrp	x0, 462000 <program_name+0xfa8>
  41f7d4:	add	x0, x0, #0x660
  41f7d8:	ldr	x0, [x0]
  41f7dc:	mov	x1, x0
  41f7e0:	mov	x0, x2
  41f7e4:	bl	404560 <xrealloc@plt>
  41f7e8:	mov	x1, x0
  41f7ec:	adrp	x0, 462000 <program_name+0xfa8>
  41f7f0:	add	x0, x0, #0x658
  41f7f4:	str	x1, [x0]
  41f7f8:	adrp	x0, 462000 <program_name+0xfa8>
  41f7fc:	add	x0, x0, #0x658
  41f800:	ldr	x1, [x0]
  41f804:	adrp	x0, 462000 <program_name+0xfa8>
  41f808:	add	x0, x0, #0x668
  41f80c:	ldr	x0, [x0]
  41f810:	add	x3, x0, #0x1
  41f814:	adrp	x2, 462000 <program_name+0xfa8>
  41f818:	add	x2, x2, #0x668
  41f81c:	str	x3, [x2]
  41f820:	add	x0, x1, x0
  41f824:	ldr	w1, [sp, #28]
  41f828:	and	w1, w1, #0xff
  41f82c:	strb	w1, [x0]
  41f830:	nop
  41f834:	ldp	x29, x30, [sp], #32
  41f838:	ret
  41f83c:	stp	x29, x30, [sp, #-32]!
  41f840:	mov	x29, sp
  41f844:	str	x0, [sp, #24]
  41f848:	adrp	x0, 462000 <program_name+0xfa8>
  41f84c:	add	x0, x0, #0x668
  41f850:	ldr	x1, [x0]
  41f854:	ldr	x0, [sp, #24]
  41f858:	sub	x1, x1, x0
  41f85c:	adrp	x0, 462000 <program_name+0xfa8>
  41f860:	add	x0, x0, #0x668
  41f864:	str	x1, [x0]
  41f868:	b	41f888 <ferror@plt+0x1ac98>
  41f86c:	adrp	x0, 462000 <program_name+0xfa8>
  41f870:	add	x0, x0, #0x668
  41f874:	ldr	x0, [x0]
  41f878:	sub	x1, x0, #0x1
  41f87c:	adrp	x0, 462000 <program_name+0xfa8>
  41f880:	add	x0, x0, #0x668
  41f884:	str	x1, [x0]
  41f888:	adrp	x0, 462000 <program_name+0xfa8>
  41f88c:	add	x0, x0, #0x668
  41f890:	ldr	x0, [x0]
  41f894:	cmp	x0, #0x0
  41f898:	b.eq	41f8f4 <ferror@plt+0x1ad04>  // b.none
  41f89c:	adrp	x0, 462000 <program_name+0xfa8>
  41f8a0:	add	x0, x0, #0x658
  41f8a4:	ldr	x1, [x0]
  41f8a8:	adrp	x0, 462000 <program_name+0xfa8>
  41f8ac:	add	x0, x0, #0x668
  41f8b0:	ldr	x0, [x0]
  41f8b4:	sub	x0, x0, #0x1
  41f8b8:	add	x0, x1, x0
  41f8bc:	ldrb	w0, [x0]
  41f8c0:	cmp	w0, #0x20
  41f8c4:	b.eq	41f86c <ferror@plt+0x1ac7c>  // b.none
  41f8c8:	adrp	x0, 462000 <program_name+0xfa8>
  41f8cc:	add	x0, x0, #0x658
  41f8d0:	ldr	x1, [x0]
  41f8d4:	adrp	x0, 462000 <program_name+0xfa8>
  41f8d8:	add	x0, x0, #0x668
  41f8dc:	ldr	x0, [x0]
  41f8e0:	sub	x0, x0, #0x1
  41f8e4:	add	x0, x1, x0
  41f8e8:	ldrb	w0, [x0]
  41f8ec:	cmp	w0, #0x9
  41f8f0:	b.eq	41f86c <ferror@plt+0x1ac7c>  // b.none
  41f8f4:	ldr	x0, [sp, #24]
  41f8f8:	cmp	x0, #0x0
  41f8fc:	b.ne	41f974 <ferror@plt+0x1ad84>  // b.any
  41f900:	adrp	x0, 462000 <program_name+0xfa8>
  41f904:	add	x0, x0, #0x668
  41f908:	ldr	x1, [x0]
  41f90c:	adrp	x0, 462000 <program_name+0xfa8>
  41f910:	add	x0, x0, #0x660
  41f914:	ldr	x0, [x0]
  41f918:	cmp	x1, x0
  41f91c:	b.cc	41f974 <ferror@plt+0x1ad84>  // b.lo, b.ul, b.last
  41f920:	adrp	x0, 462000 <program_name+0xfa8>
  41f924:	add	x0, x0, #0x660
  41f928:	ldr	x0, [x0]
  41f92c:	add	x0, x0, #0x5
  41f930:	lsl	x1, x0, #1
  41f934:	adrp	x0, 462000 <program_name+0xfa8>
  41f938:	add	x0, x0, #0x660
  41f93c:	str	x1, [x0]
  41f940:	adrp	x0, 462000 <program_name+0xfa8>
  41f944:	add	x0, x0, #0x658
  41f948:	ldr	x2, [x0]
  41f94c:	adrp	x0, 462000 <program_name+0xfa8>
  41f950:	add	x0, x0, #0x660
  41f954:	ldr	x0, [x0]
  41f958:	mov	x1, x0
  41f95c:	mov	x0, x2
  41f960:	bl	404560 <xrealloc@plt>
  41f964:	mov	x1, x0
  41f968:	adrp	x0, 462000 <program_name+0xfa8>
  41f96c:	add	x0, x0, #0x658
  41f970:	str	x1, [x0]
  41f974:	adrp	x0, 462000 <program_name+0xfa8>
  41f978:	add	x0, x0, #0x658
  41f97c:	ldr	x1, [x0]
  41f980:	adrp	x0, 462000 <program_name+0xfa8>
  41f984:	add	x0, x0, #0x668
  41f988:	ldr	x0, [x0]
  41f98c:	add	x0, x1, x0
  41f990:	strb	wzr, [x0]
  41f994:	adrp	x0, 462000 <program_name+0xfa8>
  41f998:	add	x0, x0, #0x658
  41f99c:	ldr	x0, [x0]
  41f9a0:	bl	4077e8 <ferror@plt+0x2bf8>
  41f9a4:	nop
  41f9a8:	ldp	x29, x30, [sp], #32
  41f9ac:	ret
  41f9b0:	stp	x29, x30, [sp, #-32]!
  41f9b4:	mov	x29, sp
  41f9b8:	str	x0, [sp, #24]
  41f9bc:	ldr	x0, [sp, #24]
  41f9c0:	ldr	w0, [x0]
  41f9c4:	cmp	w0, #0x0
  41f9c8:	b.eq	41f9dc <ferror@plt+0x1adec>  // b.none
  41f9cc:	ldr	x0, [sp, #24]
  41f9d0:	ldr	w0, [x0]
  41f9d4:	cmp	w0, #0x1
  41f9d8:	b.ne	41f9f4 <ferror@plt+0x1ae04>  // b.any
  41f9dc:	ldr	x0, [sp, #24]
  41f9e0:	ldr	x0, [x0, #8]
  41f9e4:	bl	41eaa8 <ferror@plt+0x19eb8>
  41f9e8:	ldr	x0, [sp, #24]
  41f9ec:	ldr	x0, [x0, #8]
  41f9f0:	bl	4048f0 <free@plt>
  41f9f4:	nop
  41f9f8:	ldp	x29, x30, [sp], #32
  41f9fc:	ret
  41fa00:	stp	x29, x30, [sp, #-48]!
  41fa04:	mov	x29, sp
  41fa08:	str	x0, [sp, #24]
  41fa0c:	ldr	x0, [sp, #24]
  41fa10:	ldr	w0, [x0]
  41fa14:	cmp	w0, #0x0
  41fa18:	b.eq	41fa30 <ferror@plt+0x1ae40>  // b.none
  41fa1c:	ldr	x0, [sp, #24]
  41fa20:	ldr	w0, [x0]
  41fa24:	cmp	w0, #0x1
  41fa28:	b.eq	41fa30 <ferror@plt+0x1ae40>  // b.none
  41fa2c:	bl	4047b0 <abort@plt>
  41fa30:	ldr	x0, [sp, #24]
  41fa34:	ldr	x0, [x0, #8]
  41fa38:	ldr	w0, [x0, #4]
  41fa3c:	str	w0, [sp, #44]
  41fa40:	ldr	w0, [sp, #44]
  41fa44:	add	w0, w0, #0x1
  41fa48:	sxtw	x0, w0
  41fa4c:	bl	404620 <xmalloc@plt>
  41fa50:	str	x0, [sp, #32]
  41fa54:	ldr	x0, [sp, #24]
  41fa58:	ldr	x0, [x0, #8]
  41fa5c:	ldr	x0, [x0, #8]
  41fa60:	ldrsw	x1, [sp, #44]
  41fa64:	mov	x2, x1
  41fa68:	mov	x1, x0
  41fa6c:	ldr	x0, [sp, #32]
  41fa70:	bl	404220 <memcpy@plt>
  41fa74:	ldrsw	x0, [sp, #44]
  41fa78:	ldr	x1, [sp, #32]
  41fa7c:	add	x0, x1, x0
  41fa80:	strb	wzr, [x0]
  41fa84:	ldr	x0, [sp, #32]
  41fa88:	ldp	x29, x30, [sp], #48
  41fa8c:	ret
  41fa90:	sub	sp, sp, #0x1a0
  41fa94:	stp	x29, x30, [sp, #16]
  41fa98:	add	x29, sp, #0x10
  41fa9c:	str	x19, [sp, #32]
  41faa0:	str	x0, [sp, #56]
  41faa4:	str	w1, [sp, #48]
  41faa8:	bl	41e950 <ferror@plt+0x19d60>
  41faac:	str	w0, [sp, #412]
  41fab0:	strb	wzr, [sp, #411]
  41fab4:	ldr	w0, [sp, #412]
  41fab8:	add	w0, w0, #0x1
  41fabc:	cmp	w0, #0x61
  41fac0:	b.hi	420c64 <ferror@plt+0x1c074>  // b.pmore
  41fac4:	adrp	x1, 444000 <ferror@plt+0x3f410>
  41fac8:	add	x1, x1, #0xafc
  41facc:	ldr	w0, [x1, w0, uxtw #2]
  41fad0:	adr	x1, 41fadc <ferror@plt+0x1aeec>
  41fad4:	add	x0, x1, w0, sxtw #2
  41fad8:	br	x0
  41fadc:	ldr	x0, [sp, #56]
  41fae0:	mov	w1, #0x5                   	// #5
  41fae4:	str	w1, [x0]
  41fae8:	b	420cbc <ferror@plt+0x1c0cc>
  41faec:	adrp	x0, 462000 <program_name+0xfa8>
  41faf0:	add	x0, x0, #0x674
  41faf4:	ldr	w1, [x0]
  41faf8:	adrp	x0, 462000 <program_name+0xfa8>
  41fafc:	add	x0, x0, #0x670
  41fb00:	ldr	w0, [x0]
  41fb04:	cmp	w1, w0
  41fb08:	b.le	420cb4 <ferror@plt+0x1c0c4>
  41fb0c:	bl	407950 <ferror@plt+0x2d60>
  41fb10:	b	420cb4 <ferror@plt+0x1c0c4>
  41fb14:	mov	w0, #0x1                   	// #1
  41fb18:	strb	w0, [sp, #410]
  41fb1c:	adrp	x0, 463000 <program_name+0x1fa8>
  41fb20:	add	x0, x0, #0x598
  41fb24:	ldr	w1, [x0]
  41fb28:	adrp	x0, 462000 <program_name+0xfa8>
  41fb2c:	add	x0, x0, #0x670
  41fb30:	str	w1, [x0]
  41fb34:	bl	41f764 <ferror@plt+0x1ab74>
  41fb38:	bl	41e950 <ferror@plt+0x19d60>
  41fb3c:	str	w0, [sp, #412]
  41fb40:	ldr	w0, [sp, #412]
  41fb44:	cmn	w0, #0x1
  41fb48:	b.eq	41fbb4 <ferror@plt+0x1afc4>  // b.none
  41fb4c:	ldr	w0, [sp, #412]
  41fb50:	cmp	w0, #0xa
  41fb54:	b.eq	41fbb4 <ferror@plt+0x1afc4>  // b.none
  41fb58:	ldr	w0, [sp, #412]
  41fb5c:	cmp	w0, #0x3b
  41fb60:	b.eq	41fb68 <ferror@plt+0x1af78>  // b.none
  41fb64:	strb	wzr, [sp, #410]
  41fb68:	ldrb	w0, [sp, #410]
  41fb6c:	eor	w0, w0, #0x1
  41fb70:	and	w0, w0, #0xff
  41fb74:	cmp	w0, #0x0
  41fb78:	b.eq	41fb38 <ferror@plt+0x1af48>  // b.none
  41fb7c:	adrp	x0, 462000 <program_name+0xfa8>
  41fb80:	add	x0, x0, #0x668
  41fb84:	ldr	x0, [x0]
  41fb88:	cmp	x0, #0x0
  41fb8c:	b.ne	41fba8 <ferror@plt+0x1afb8>  // b.any
  41fb90:	ldr	w0, [sp, #412]
  41fb94:	cmp	w0, #0x20
  41fb98:	b.eq	41fb38 <ferror@plt+0x1af48>  // b.none
  41fb9c:	ldr	w0, [sp, #412]
  41fba0:	cmp	w0, #0x9
  41fba4:	b.eq	41fb38 <ferror@plt+0x1af48>  // b.none
  41fba8:	ldr	w0, [sp, #412]
  41fbac:	bl	41f778 <ferror@plt+0x1ab88>
  41fbb0:	b	41fb38 <ferror@plt+0x1af48>
  41fbb4:	mov	x0, #0x0                   	// #0
  41fbb8:	bl	41f83c <ferror@plt+0x1ac4c>
  41fbbc:	b	420cb8 <ferror@plt+0x1c0c8>
  41fbc0:	str	wzr, [sp, #404]
  41fbc4:	str	xzr, [sp, #392]
  41fbc8:	str	xzr, [sp, #384]
  41fbcc:	ldr	w0, [sp, #404]
  41fbd0:	cmp	w0, #0x0
  41fbd4:	b.ne	41fbec <ferror@plt+0x1affc>  // b.any
  41fbd8:	adrp	x0, 461000 <sentence_end_required_spaces>
  41fbdc:	add	x0, x0, #0xb10
  41fbe0:	ldr	w0, [x0]
  41fbe4:	str	w0, [sp, #288]
  41fbe8:	b	41fc04 <ferror@plt+0x1b014>
  41fbec:	add	x0, sp, #0x140
  41fbf0:	bl	40a264 <ferror@plt+0x5674>
  41fbf4:	mov	w1, w0
  41fbf8:	ldr	w0, [sp, #48]
  41fbfc:	bl	40a178 <ferror@plt+0x5588>
  41fc00:	str	w0, [sp, #288]
  41fc04:	add	x0, sp, #0x128
  41fc08:	ldr	w1, [sp, #288]
  41fc0c:	bl	41fa90 <ferror@plt+0x1aea0>
  41fc10:	ldr	w0, [sp, #296]
  41fc14:	cmp	w0, #0x4
  41fc18:	b.ne	41fc5c <ferror@plt+0x1b06c>  // b.any
  41fc1c:	ldr	x0, [sp, #56]
  41fc20:	mov	w1, #0x2                   	// #2
  41fc24:	str	w1, [x0]
  41fc28:	adrp	x0, 463000 <program_name+0x1fa8>
  41fc2c:	add	x0, x0, #0x598
  41fc30:	ldr	w1, [x0]
  41fc34:	adrp	x0, 462000 <program_name+0xfa8>
  41fc38:	add	x0, x0, #0x674
  41fc3c:	str	w1, [x0]
  41fc40:	ldr	x0, [sp, #384]
  41fc44:	cmp	x0, #0x0
  41fc48:	b.eq	420cbc <ferror@plt+0x1c0cc>  // b.none
  41fc4c:	ldr	w1, [sp, #404]
  41fc50:	ldr	x0, [sp, #384]
  41fc54:	bl	40bea0 <ferror@plt+0x72b0>
  41fc58:	b	420cbc <ferror@plt+0x1c0cc>
  41fc5c:	ldr	w0, [sp, #296]
  41fc60:	cmp	w0, #0x5
  41fc64:	b.ne	41fc78 <ferror@plt+0x1b088>  // b.any
  41fc68:	ldr	x0, [sp, #384]
  41fc6c:	cmp	x0, #0x0
  41fc70:	b.ne	41fde8 <ferror@plt+0x1b1f8>  // b.any
  41fc74:	b	41fdf4 <ferror@plt+0x1b204>
  41fc78:	ldr	w0, [sp, #404]
  41fc7c:	cmp	w0, #0x0
  41fc80:	b.ne	41fd38 <ferror@plt+0x1b148>  // b.any
  41fc84:	ldr	w0, [sp, #296]
  41fc88:	cmp	w0, #0x0
  41fc8c:	b.ne	41fd24 <ferror@plt+0x1b134>  // b.any
  41fc90:	add	x0, sp, #0x128
  41fc94:	bl	41fa00 <ferror@plt+0x1ae10>
  41fc98:	str	x0, [sp, #336]
  41fc9c:	ldr	x0, [sp, #336]
  41fca0:	bl	404280 <strlen@plt>
  41fca4:	mov	x1, x0
  41fca8:	add	x0, sp, #0x118
  41fcac:	mov	x3, x0
  41fcb0:	mov	x2, x1
  41fcb4:	ldr	x1, [sp, #336]
  41fcb8:	adrp	x0, 462000 <program_name+0xfa8>
  41fcbc:	add	x0, x0, #0x5d8
  41fcc0:	bl	404650 <hash_find_entry@plt>
  41fcc4:	cmp	w0, #0x0
  41fcc8:	b.ne	41fcd4 <ferror@plt+0x1b0e4>  // b.any
  41fccc:	ldr	x0, [sp, #280]
  41fcd0:	str	x0, [sp, #392]
  41fcd4:	adrp	x0, 462000 <program_name+0xfa8>
  41fcd8:	add	x0, x0, #0x678
  41fcdc:	ldr	x0, [x0]
  41fce0:	ldr	x1, [sp, #392]
  41fce4:	bl	40b2a4 <ferror@plt+0x66b4>
  41fce8:	str	x0, [sp, #384]
  41fcec:	adrp	x0, 462000 <program_name+0xfa8>
  41fcf0:	add	x0, x0, #0x680
  41fcf4:	ldr	x19, [x0]
  41fcf8:	ldr	x0, [sp, #336]
  41fcfc:	bl	404280 <strlen@plt>
  41fd00:	mov	x2, x0
  41fd04:	ldr	x1, [sp, #336]
  41fd08:	mov	x0, x19
  41fd0c:	bl	40a32c <ferror@plt+0x573c>
  41fd10:	bl	40a240 <ferror@plt+0x5650>
  41fd14:	stp	x0, x1, [sp, #320]
  41fd18:	ldr	x0, [sp, #336]
  41fd1c:	bl	4048f0 <free@plt>
  41fd20:	b	41fdd0 <ferror@plt+0x1b1e0>
  41fd24:	adrp	x0, 460000 <default_parse_debrief>
  41fd28:	add	x0, x0, #0xd38
  41fd2c:	ldp	x0, x1, [x0]
  41fd30:	stp	x0, x1, [sp, #320]
  41fd34:	b	41fdd0 <ferror@plt+0x1b1e0>
  41fd38:	ldr	x0, [sp, #384]
  41fd3c:	cmp	x0, #0x0
  41fd40:	b.eq	41fdd0 <ferror@plt+0x1b1e0>  // b.none
  41fd44:	ldr	w0, [sp, #296]
  41fd48:	cmp	w0, #0x1
  41fd4c:	b.ne	41fdd0 <ferror@plt+0x1b1e0>  // b.any
  41fd50:	add	x0, sp, #0x128
  41fd54:	bl	41fa00 <ferror@plt+0x1ae10>
  41fd58:	str	x0, [sp, #352]
  41fd5c:	adrp	x0, 463000 <program_name+0x1fa8>
  41fd60:	add	x0, x0, #0x588
  41fd64:	ldr	x0, [x0]
  41fd68:	ldr	w1, [sp, #312]
  41fd6c:	mov	w3, w1
  41fd70:	mov	x2, x0
  41fd74:	mov	w1, #0x2                   	// #2
  41fd78:	ldr	x0, [sp, #352]
  41fd7c:	bl	408964 <ferror@plt+0x3d74>
  41fd80:	str	x0, [sp, #344]
  41fd84:	ldr	x0, [sp, #352]
  41fd88:	bl	4048f0 <free@plt>
  41fd8c:	adrp	x0, 463000 <program_name+0x1fa8>
  41fd90:	add	x0, x0, #0x588
  41fd94:	ldr	x1, [x0]
  41fd98:	ldr	w0, [sp, #312]
  41fd9c:	sxtw	x2, w0
  41fda0:	adrp	x0, 463000 <program_name+0x1fa8>
  41fda4:	add	x0, x0, #0x558
  41fda8:	ldr	x0, [x0]
  41fdac:	mov	w7, #0x0                   	// #0
  41fdb0:	mov	x6, x0
  41fdb4:	mov	x5, x2
  41fdb8:	mov	x4, x1
  41fdbc:	ldr	w3, [sp, #288]
  41fdc0:	ldr	x2, [sp, #344]
  41fdc4:	ldr	w1, [sp, #404]
  41fdc8:	ldr	x0, [sp, #384]
  41fdcc:	bl	40bb14 <ferror@plt+0x6f24>
  41fdd0:	add	x0, sp, #0x128
  41fdd4:	bl	41f9b0 <ferror@plt+0x1adc0>
  41fdd8:	ldr	w0, [sp, #404]
  41fddc:	add	w0, w0, #0x1
  41fde0:	str	w0, [sp, #404]
  41fde4:	b	41fbcc <ferror@plt+0x1afdc>
  41fde8:	ldr	w1, [sp, #404]
  41fdec:	ldr	x0, [sp, #384]
  41fdf0:	bl	40bea0 <ferror@plt+0x72b0>
  41fdf4:	ldr	x0, [sp, #56]
  41fdf8:	mov	w1, #0x2                   	// #2
  41fdfc:	str	w1, [x0]
  41fe00:	adrp	x0, 463000 <program_name+0x1fa8>
  41fe04:	add	x0, x0, #0x598
  41fe08:	ldr	w1, [x0]
  41fe0c:	adrp	x0, 462000 <program_name+0xfa8>
  41fe10:	add	x0, x0, #0x674
  41fe14:	str	w1, [x0]
  41fe18:	b	420cbc <ferror@plt+0x1c0cc>
  41fe1c:	ldr	x0, [sp, #56]
  41fe20:	mov	w1, #0x4                   	// #4
  41fe24:	str	w1, [x0]
  41fe28:	adrp	x0, 463000 <program_name+0x1fa8>
  41fe2c:	add	x0, x0, #0x598
  41fe30:	ldr	w1, [x0]
  41fe34:	adrp	x0, 462000 <program_name+0xfa8>
  41fe38:	add	x0, x0, #0x674
  41fe3c:	str	w1, [x0]
  41fe40:	b	420cbc <ferror@plt+0x1c0cc>
  41fe44:	bl	41e950 <ferror@plt+0x19d60>
  41fe48:	str	w0, [sp, #360]
  41fe4c:	ldr	w0, [sp, #360]
  41fe50:	cmn	w0, #0x1
  41fe54:	b.eq	41fe6c <ferror@plt+0x1b27c>  // b.none
  41fe58:	ldr	w0, [sp, #360]
  41fe5c:	cmp	w0, #0x40
  41fe60:	b.eq	41fe6c <ferror@plt+0x1b27c>  // b.none
  41fe64:	ldr	w0, [sp, #360]
  41fe68:	bl	41ea08 <ferror@plt+0x19e18>
  41fe6c:	adrp	x0, 461000 <sentence_end_required_spaces>
  41fe70:	add	x0, x0, #0xb10
  41fe74:	add	x2, sp, #0x100
  41fe78:	ldr	w1, [x0]
  41fe7c:	mov	x0, x2
  41fe80:	bl	41fa90 <ferror@plt+0x1aea0>
  41fe84:	add	x0, sp, #0x100
  41fe88:	bl	41f9b0 <ferror@plt+0x1adc0>
  41fe8c:	ldr	x0, [sp, #56]
  41fe90:	mov	w1, #0x2                   	// #2
  41fe94:	str	w1, [x0]
  41fe98:	adrp	x0, 463000 <program_name+0x1fa8>
  41fe9c:	add	x0, x0, #0x598
  41fea0:	ldr	w1, [x0]
  41fea4:	adrp	x0, 462000 <program_name+0xfa8>
  41fea8:	add	x0, x0, #0x674
  41feac:	str	w1, [x0]
  41feb0:	b	420cbc <ferror@plt+0x1c0cc>
  41feb4:	bl	41e950 <ferror@plt+0x19d60>
  41feb8:	str	w0, [sp, #412]
  41febc:	ldr	w0, [sp, #412]
  41fec0:	cmn	w0, #0x1
  41fec4:	b.ne	41fed8 <ferror@plt+0x1b2e8>  // b.any
  41fec8:	ldr	x0, [sp, #56]
  41fecc:	mov	w1, #0x2                   	// #2
  41fed0:	str	w1, [x0]
  41fed4:	b	420cbc <ferror@plt+0x1c0cc>
  41fed8:	ldr	w0, [sp, #412]
  41fedc:	sub	w0, w0, #0x21
  41fee0:	cmp	w0, #0x5b
  41fee4:	b.hi	420840 <ferror@plt+0x1bc50>  // b.pmore
  41fee8:	adrp	x1, 444000 <ferror@plt+0x3f410>
  41feec:	add	x1, x1, #0xc84
  41fef0:	ldr	w0, [x1, w0, uxtw #2]
  41fef4:	adr	x1, 41ff00 <ferror@plt+0x1b310>
  41fef8:	add	x0, x1, w0, sxtw #2
  41fefc:	br	x0
  41ff00:	ldr	w0, [sp, #412]
  41ff04:	bl	41ea08 <ferror@plt+0x19e18>
  41ff08:	adrp	x0, 461000 <sentence_end_required_spaces>
  41ff0c:	add	x0, x0, #0xb10
  41ff10:	add	x2, sp, #0xe8
  41ff14:	ldr	w1, [x0]
  41ff18:	mov	x0, x2
  41ff1c:	bl	41fa90 <ferror@plt+0x1aea0>
  41ff20:	add	x0, sp, #0xe8
  41ff24:	bl	41f9b0 <ferror@plt+0x1adc0>
  41ff28:	ldr	x0, [sp, #56]
  41ff2c:	mov	w1, #0x2                   	// #2
  41ff30:	str	w1, [x0]
  41ff34:	adrp	x0, 463000 <program_name+0x1fa8>
  41ff38:	add	x0, x0, #0x598
  41ff3c:	ldr	w1, [x0]
  41ff40:	adrp	x0, 462000 <program_name+0xfa8>
  41ff44:	add	x0, x0, #0x674
  41ff48:	str	w1, [x0]
  41ff4c:	b	420cbc <ferror@plt+0x1c0cc>
  41ff50:	ldr	x0, [sp, #56]
  41ff54:	mov	w1, #0x2                   	// #2
  41ff58:	str	w1, [x0]
  41ff5c:	adrp	x0, 463000 <program_name+0x1fa8>
  41ff60:	add	x0, x0, #0x598
  41ff64:	ldr	w1, [x0]
  41ff68:	adrp	x0, 462000 <program_name+0xfa8>
  41ff6c:	add	x0, x0, #0x674
  41ff70:	str	w1, [x0]
  41ff74:	b	420cbc <ferror@plt+0x1c0cc>
  41ff78:	ldr	w0, [sp, #412]
  41ff7c:	bl	41ea08 <ferror@plt+0x19e18>
  41ff80:	add	x0, sp, #0xd8
  41ff84:	mov	w1, #0x23                  	// #35
  41ff88:	bl	41eb3c <ferror@plt+0x19f4c>
  41ff8c:	ldr	w0, [sp, #220]
  41ff90:	cmp	w0, #0x2
  41ff94:	b.ne	420024 <ferror@plt+0x1b434>  // b.any
  41ff98:	ldr	x0, [sp, #224]
  41ff9c:	add	x0, x0, #0x1
  41ffa0:	ldrb	w0, [x0]
  41ffa4:	cmp	w0, #0x61
  41ffa8:	b.eq	4201a4 <ferror@plt+0x1b5b4>  // b.none
  41ffac:	ldr	x0, [sp, #224]
  41ffb0:	add	x0, x0, #0x1
  41ffb4:	ldrb	w0, [x0]
  41ffb8:	cmp	w0, #0x63
  41ffbc:	b.eq	4201a4 <ferror@plt+0x1b5b4>  // b.none
  41ffc0:	ldr	x0, [sp, #224]
  41ffc4:	add	x0, x0, #0x1
  41ffc8:	ldrb	w0, [x0]
  41ffcc:	cmp	w0, #0x68
  41ffd0:	b.eq	4201a4 <ferror@plt+0x1b5b4>  // b.none
  41ffd4:	ldr	x0, [sp, #224]
  41ffd8:	add	x0, x0, #0x1
  41ffdc:	ldrb	w0, [x0]
  41ffe0:	cmp	w0, #0x6c
  41ffe4:	b.eq	4201a4 <ferror@plt+0x1b5b4>  // b.none
  41ffe8:	ldr	x0, [sp, #224]
  41ffec:	add	x0, x0, #0x1
  41fff0:	ldrb	w0, [x0]
  41fff4:	cmp	w0, #0x73
  41fff8:	b.eq	4201a4 <ferror@plt+0x1b5b4>  // b.none
  41fffc:	ldr	x0, [sp, #224]
  420000:	add	x0, x0, #0x1
  420004:	ldrb	w0, [x0]
  420008:	cmp	w0, #0x75
  42000c:	b.eq	4201a4 <ferror@plt+0x1b5b4>  // b.none
  420010:	ldr	x0, [sp, #224]
  420014:	add	x0, x0, #0x1
  420018:	ldrb	w0, [x0]
  42001c:	cmp	w0, #0x79
  420020:	b.eq	4201a4 <ferror@plt+0x1b5b4>  // b.none
  420024:	ldr	w0, [sp, #220]
  420028:	cmp	w0, #0x3
  42002c:	b.ne	42006c <ferror@plt+0x1b47c>  // b.any
  420030:	ldr	x0, [sp, #224]
  420034:	add	x0, x0, #0x1
  420038:	ldrb	w0, [x0]
  42003c:	cmp	w0, #0x73
  420040:	b.eq	420058 <ferror@plt+0x1b468>  // b.none
  420044:	ldr	x0, [sp, #224]
  420048:	add	x0, x0, #0x1
  42004c:	ldrb	w0, [x0]
  420050:	cmp	w0, #0x75
  420054:	b.ne	42006c <ferror@plt+0x1b47c>  // b.any
  420058:	ldr	x0, [sp, #224]
  42005c:	add	x0, x0, #0x2
  420060:	ldrb	w0, [x0]
  420064:	cmp	w0, #0x38
  420068:	b.eq	4201a4 <ferror@plt+0x1b5b4>  // b.none
  42006c:	ldr	w0, [sp, #220]
  420070:	cmp	w0, #0x4
  420074:	b.ne	42021c <ferror@plt+0x1b62c>  // b.any
  420078:	ldr	x0, [sp, #224]
  42007c:	add	x0, x0, #0x1
  420080:	ldrb	w0, [x0]
  420084:	cmp	w0, #0x73
  420088:	b.eq	4200a0 <ferror@plt+0x1b4b0>  // b.none
  42008c:	ldr	x0, [sp, #224]
  420090:	add	x0, x0, #0x1
  420094:	ldrb	w0, [x0]
  420098:	cmp	w0, #0x75
  42009c:	b.ne	4200c8 <ferror@plt+0x1b4d8>  // b.any
  4200a0:	ldr	x0, [sp, #224]
  4200a4:	add	x0, x0, #0x2
  4200a8:	ldrb	w0, [x0]
  4200ac:	cmp	w0, #0x31
  4200b0:	b.ne	4200c8 <ferror@plt+0x1b4d8>  // b.any
  4200b4:	ldr	x0, [sp, #224]
  4200b8:	add	x0, x0, #0x3
  4200bc:	ldrb	w0, [x0]
  4200c0:	cmp	w0, #0x36
  4200c4:	b.eq	4201a4 <ferror@plt+0x1b5b4>  // b.none
  4200c8:	ldr	x0, [sp, #224]
  4200cc:	add	x0, x0, #0x1
  4200d0:	ldrb	w0, [x0]
  4200d4:	cmp	w0, #0x63
  4200d8:	b.eq	420118 <ferror@plt+0x1b528>  // b.none
  4200dc:	ldr	x0, [sp, #224]
  4200e0:	add	x0, x0, #0x1
  4200e4:	ldrb	w0, [x0]
  4200e8:	cmp	w0, #0x66
  4200ec:	b.eq	420118 <ferror@plt+0x1b528>  // b.none
  4200f0:	ldr	x0, [sp, #224]
  4200f4:	add	x0, x0, #0x1
  4200f8:	ldrb	w0, [x0]
  4200fc:	cmp	w0, #0x73
  420100:	b.eq	420118 <ferror@plt+0x1b528>  // b.none
  420104:	ldr	x0, [sp, #224]
  420108:	add	x0, x0, #0x1
  42010c:	ldrb	w0, [x0]
  420110:	cmp	w0, #0x75
  420114:	b.ne	420168 <ferror@plt+0x1b578>  // b.any
  420118:	ldr	x0, [sp, #224]
  42011c:	add	x0, x0, #0x2
  420120:	ldrb	w0, [x0]
  420124:	cmp	w0, #0x33
  420128:	b.ne	420140 <ferror@plt+0x1b550>  // b.any
  42012c:	ldr	x0, [sp, #224]
  420130:	add	x0, x0, #0x3
  420134:	ldrb	w0, [x0]
  420138:	cmp	w0, #0x32
  42013c:	b.eq	4201a4 <ferror@plt+0x1b5b4>  // b.none
  420140:	ldr	x0, [sp, #224]
  420144:	add	x0, x0, #0x2
  420148:	ldrb	w0, [x0]
  42014c:	cmp	w0, #0x36
  420150:	b.ne	420168 <ferror@plt+0x1b578>  // b.any
  420154:	ldr	x0, [sp, #224]
  420158:	add	x0, x0, #0x3
  42015c:	ldrb	w0, [x0]
  420160:	cmp	w0, #0x34
  420164:	b.eq	4201a4 <ferror@plt+0x1b5b4>  // b.none
  420168:	ldr	x0, [sp, #224]
  42016c:	add	x0, x0, #0x1
  420170:	ldrb	w0, [x0]
  420174:	cmp	w0, #0x76
  420178:	b.ne	42021c <ferror@plt+0x1b62c>  // b.any
  42017c:	ldr	x0, [sp, #224]
  420180:	add	x0, x0, #0x2
  420184:	ldrb	w0, [x0]
  420188:	cmp	w0, #0x75
  42018c:	b.ne	42021c <ferror@plt+0x1b62c>  // b.any
  420190:	ldr	x0, [sp, #224]
  420194:	add	x0, x0, #0x3
  420198:	ldrb	w0, [x0]
  42019c:	cmp	w0, #0x38
  4201a0:	b.ne	42021c <ferror@plt+0x1b62c>  // b.any
  4201a4:	bl	41e950 <ferror@plt+0x19d60>
  4201a8:	str	w0, [sp, #412]
  4201ac:	ldr	w0, [sp, #412]
  4201b0:	cmn	w0, #0x1
  4201b4:	b.eq	4201c0 <ferror@plt+0x1b5d0>  // b.none
  4201b8:	ldr	w0, [sp, #412]
  4201bc:	bl	41ea08 <ferror@plt+0x19e18>
  4201c0:	ldr	w0, [sp, #412]
  4201c4:	cmp	w0, #0x28
  4201c8:	b.ne	42021c <ferror@plt+0x1b62c>  // b.any
  4201cc:	adrp	x0, 461000 <sentence_end_required_spaces>
  4201d0:	add	x0, x0, #0xb10
  4201d4:	add	x2, sp, #0xc0
  4201d8:	ldr	w1, [x0]
  4201dc:	mov	x0, x2
  4201e0:	bl	41fa90 <ferror@plt+0x1aea0>
  4201e4:	add	x0, sp, #0xd8
  4201e8:	bl	41eaa8 <ferror@plt+0x19eb8>
  4201ec:	add	x0, sp, #0xc0
  4201f0:	bl	41f9b0 <ferror@plt+0x1adc0>
  4201f4:	ldr	x0, [sp, #56]
  4201f8:	mov	w1, #0x2                   	// #2
  4201fc:	str	w1, [x0]
  420200:	adrp	x0, 463000 <program_name+0x1fa8>
  420204:	add	x0, x0, #0x598
  420208:	ldr	w1, [x0]
  42020c:	adrp	x0, 462000 <program_name+0xfa8>
  420210:	add	x0, x0, #0x674
  420214:	str	w1, [x0]
  420218:	b	420cbc <ferror@plt+0x1c0cc>
  42021c:	add	x0, sp, #0xd8
  420220:	bl	41eaa8 <ferror@plt+0x19eb8>
  420224:	ldr	x0, [sp, #56]
  420228:	mov	w1, #0x2                   	// #2
  42022c:	str	w1, [x0]
  420230:	adrp	x0, 463000 <program_name+0x1fa8>
  420234:	add	x0, x0, #0x598
  420238:	ldr	w1, [x0]
  42023c:	adrp	x0, 462000 <program_name+0xfa8>
  420240:	add	x0, x0, #0x674
  420244:	str	w1, [x0]
  420248:	b	420cbc <ferror@plt+0x1c0cc>
  42024c:	ldr	w0, [sp, #412]
  420250:	bl	41ea08 <ferror@plt+0x19e18>
  420254:	add	x0, sp, #0xb0
  420258:	mov	w1, #0x23                  	// #35
  42025c:	bl	41eb3c <ferror@plt+0x19f4c>
  420260:	add	x0, sp, #0xb0
  420264:	bl	41f4c4 <ferror@plt+0x1a8d4>
  420268:	and	w0, w0, #0xff
  42026c:	cmp	w0, #0x0
  420270:	b.eq	4202a4 <ferror@plt+0x1b6b4>  // b.none
  420274:	add	x0, sp, #0xb0
  420278:	bl	41eaa8 <ferror@plt+0x19eb8>
  42027c:	ldr	x0, [sp, #56]
  420280:	mov	w1, #0x2                   	// #2
  420284:	str	w1, [x0]
  420288:	adrp	x0, 463000 <program_name+0x1fa8>
  42028c:	add	x0, x0, #0x598
  420290:	ldr	w1, [x0]
  420294:	adrp	x0, 462000 <program_name+0xfa8>
  420298:	add	x0, x0, #0x674
  42029c:	str	w1, [x0]
  4202a0:	b	420cbc <ferror@plt+0x1c0cc>
  4202a4:	ldr	w0, [sp, #180]
  4202a8:	cmp	w0, #0x2
  4202ac:	b.ne	420350 <ferror@plt+0x1b760>  // b.any
  4202b0:	ldr	x0, [sp, #184]
  4202b4:	add	x0, x0, #0x1
  4202b8:	ldrb	w0, [x0]
  4202bc:	cmp	w0, #0x65
  4202c0:	b.eq	4202d8 <ferror@plt+0x1b6e8>  // b.none
  4202c4:	ldr	x0, [sp, #184]
  4202c8:	add	x0, x0, #0x1
  4202cc:	ldrb	w0, [x0]
  4202d0:	cmp	w0, #0x69
  4202d4:	b.ne	420350 <ferror@plt+0x1b760>  // b.any
  4202d8:	bl	41e950 <ferror@plt+0x19d60>
  4202dc:	str	w0, [sp, #412]
  4202e0:	ldr	w0, [sp, #412]
  4202e4:	cmn	w0, #0x1
  4202e8:	b.eq	4202f4 <ferror@plt+0x1b704>  // b.none
  4202ec:	ldr	w0, [sp, #412]
  4202f0:	bl	41ea08 <ferror@plt+0x19e18>
  4202f4:	ldr	w0, [sp, #412]
  4202f8:	cmp	w0, #0x28
  4202fc:	b.ne	420350 <ferror@plt+0x1b760>  // b.any
  420300:	adrp	x0, 461000 <sentence_end_required_spaces>
  420304:	add	x0, x0, #0xb10
  420308:	add	x2, sp, #0x98
  42030c:	ldr	w1, [x0]
  420310:	mov	x0, x2
  420314:	bl	41fa90 <ferror@plt+0x1aea0>
  420318:	add	x0, sp, #0xb0
  42031c:	bl	41eaa8 <ferror@plt+0x19eb8>
  420320:	add	x0, sp, #0x98
  420324:	bl	41f9b0 <ferror@plt+0x1adc0>
  420328:	ldr	x0, [sp, #56]
  42032c:	mov	w1, #0x2                   	// #2
  420330:	str	w1, [x0]
  420334:	adrp	x0, 463000 <program_name+0x1fa8>
  420338:	add	x0, x0, #0x598
  42033c:	ldr	w1, [x0]
  420340:	adrp	x0, 462000 <program_name+0xfa8>
  420344:	add	x0, x0, #0x674
  420348:	str	w1, [x0]
  42034c:	b	420cbc <ferror@plt+0x1c0cc>
  420350:	add	x0, sp, #0xb0
  420354:	bl	41eaa8 <ferror@plt+0x19eb8>
  420358:	ldr	x0, [sp, #56]
  42035c:	mov	w1, #0x2                   	// #2
  420360:	str	w1, [x0]
  420364:	adrp	x0, 463000 <program_name+0x1fa8>
  420368:	add	x0, x0, #0x598
  42036c:	ldr	w1, [x0]
  420370:	adrp	x0, 462000 <program_name+0xfa8>
  420374:	add	x0, x0, #0x674
  420378:	str	w1, [x0]
  42037c:	b	420cbc <ferror@plt+0x1c0cc>
  420380:	bl	41f764 <ferror@plt+0x1ab74>
  420384:	bl	41e950 <ferror@plt+0x19d60>
  420388:	str	w0, [sp, #380]
  42038c:	ldr	w0, [sp, #380]
  420390:	cmn	w0, #0x1
  420394:	b.eq	420434 <ferror@plt+0x1b844>  // b.none
  420398:	ldr	w0, [sp, #380]
  42039c:	cmp	w0, #0x21
  4203a0:	b.ne	4203dc <ferror@plt+0x1b7ec>  // b.any
  4203a4:	bl	41e950 <ferror@plt+0x19d60>
  4203a8:	str	w0, [sp, #380]
  4203ac:	ldr	w0, [sp, #380]
  4203b0:	cmn	w0, #0x1
  4203b4:	b.eq	42043c <ferror@plt+0x1b84c>  // b.none
  4203b8:	ldr	w0, [sp, #380]
  4203bc:	cmp	w0, #0x23
  4203c0:	b.ne	4203d0 <ferror@plt+0x1b7e0>  // b.any
  4203c4:	mov	x0, #0x0                   	// #0
  4203c8:	bl	41f83c <ferror@plt+0x1ac4c>
  4203cc:	b	420440 <ferror@plt+0x1b850>
  4203d0:	mov	w0, #0x21                  	// #33
  4203d4:	bl	41f778 <ferror@plt+0x1ab88>
  4203d8:	b	42038c <ferror@plt+0x1b79c>
  4203dc:	adrp	x0, 462000 <program_name+0xfa8>
  4203e0:	add	x0, x0, #0x668
  4203e4:	ldr	x0, [x0]
  4203e8:	cmp	x0, #0x0
  4203ec:	b.ne	420408 <ferror@plt+0x1b818>  // b.any
  4203f0:	ldr	w0, [sp, #380]
  4203f4:	cmp	w0, #0x20
  4203f8:	b.eq	420410 <ferror@plt+0x1b820>  // b.none
  4203fc:	ldr	w0, [sp, #380]
  420400:	cmp	w0, #0x9
  420404:	b.eq	420410 <ferror@plt+0x1b820>  // b.none
  420408:	ldr	w0, [sp, #380]
  42040c:	bl	41f778 <ferror@plt+0x1ab88>
  420410:	ldr	w0, [sp, #380]
  420414:	cmp	w0, #0xa
  420418:	b.ne	420428 <ferror@plt+0x1b838>  // b.any
  42041c:	mov	x0, #0x1                   	// #1
  420420:	bl	41f83c <ferror@plt+0x1ac4c>
  420424:	bl	41f764 <ferror@plt+0x1ab74>
  420428:	bl	41e950 <ferror@plt+0x19d60>
  42042c:	str	w0, [sp, #380]
  420430:	b	42038c <ferror@plt+0x1b79c>
  420434:	nop
  420438:	b	420440 <ferror@plt+0x1b850>
  42043c:	nop
  420440:	ldr	w0, [sp, #380]
  420444:	cmn	w0, #0x1
  420448:	b.ne	42045c <ferror@plt+0x1b86c>  // b.any
  42044c:	ldr	x0, [sp, #56]
  420450:	mov	w1, #0x5                   	// #5
  420454:	str	w1, [x0]
  420458:	b	420cbc <ferror@plt+0x1c0cc>
  42045c:	adrp	x0, 463000 <program_name+0x1fa8>
  420460:	add	x0, x0, #0x598
  420464:	ldr	w1, [x0]
  420468:	adrp	x0, 462000 <program_name+0xfa8>
  42046c:	add	x0, x0, #0x670
  420470:	str	w1, [x0]
  420474:	b	420cb8 <ferror@plt+0x1c0c8>
  420478:	str	wzr, [sp, #376]
  42047c:	bl	41f764 <ferror@plt+0x1ab74>
  420480:	bl	41e950 <ferror@plt+0x19d60>
  420484:	str	w0, [sp, #372]
  420488:	ldr	w0, [sp, #372]
  42048c:	cmn	w0, #0x1
  420490:	b.eq	4205b8 <ferror@plt+0x1b9c8>  // b.none
  420494:	ldr	w0, [sp, #372]
  420498:	cmp	w0, #0x7c
  42049c:	b.ne	42050c <ferror@plt+0x1b91c>  // b.any
  4204a0:	bl	41e950 <ferror@plt+0x19d60>
  4204a4:	str	w0, [sp, #372]
  4204a8:	ldr	w0, [sp, #372]
  4204ac:	cmn	w0, #0x1
  4204b0:	b.eq	4205c0 <ferror@plt+0x1b9d0>  // b.none
  4204b4:	ldr	w0, [sp, #372]
  4204b8:	cmp	w0, #0x23
  4204bc:	b.ne	420500 <ferror@plt+0x1b910>  // b.any
  4204c0:	ldr	w0, [sp, #376]
  4204c4:	cmp	w0, #0x0
  4204c8:	b.ne	4204d8 <ferror@plt+0x1b8e8>  // b.any
  4204cc:	mov	x0, #0x0                   	// #0
  4204d0:	bl	41f83c <ferror@plt+0x1ac4c>
  4204d4:	b	4205cc <ferror@plt+0x1b9dc>
  4204d8:	ldr	w0, [sp, #376]
  4204dc:	sub	w0, w0, #0x1
  4204e0:	str	w0, [sp, #376]
  4204e4:	mov	w0, #0x7c                  	// #124
  4204e8:	bl	41f778 <ferror@plt+0x1ab88>
  4204ec:	mov	w0, #0x23                  	// #35
  4204f0:	bl	41f778 <ferror@plt+0x1ab88>
  4204f4:	bl	41e950 <ferror@plt+0x19d60>
  4204f8:	str	w0, [sp, #372]
  4204fc:	b	420488 <ferror@plt+0x1b898>
  420500:	mov	w0, #0x7c                  	// #124
  420504:	bl	41f778 <ferror@plt+0x1ab88>
  420508:	b	420488 <ferror@plt+0x1b898>
  42050c:	ldr	w0, [sp, #372]
  420510:	cmp	w0, #0x23
  420514:	b.ne	420560 <ferror@plt+0x1b970>  // b.any
  420518:	bl	41e950 <ferror@plt+0x19d60>
  42051c:	str	w0, [sp, #372]
  420520:	ldr	w0, [sp, #372]
  420524:	cmn	w0, #0x1
  420528:	b.eq	4205c8 <ferror@plt+0x1b9d8>  // b.none
  42052c:	mov	w0, #0x23                  	// #35
  420530:	bl	41f778 <ferror@plt+0x1ab88>
  420534:	ldr	w0, [sp, #372]
  420538:	cmp	w0, #0x7c
  42053c:	b.ne	420488 <ferror@plt+0x1b898>  // b.any
  420540:	ldr	w0, [sp, #376]
  420544:	add	w0, w0, #0x1
  420548:	str	w0, [sp, #376]
  42054c:	mov	w0, #0x7c                  	// #124
  420550:	bl	41f778 <ferror@plt+0x1ab88>
  420554:	bl	41e950 <ferror@plt+0x19d60>
  420558:	str	w0, [sp, #372]
  42055c:	b	420488 <ferror@plt+0x1b898>
  420560:	adrp	x0, 462000 <program_name+0xfa8>
  420564:	add	x0, x0, #0x668
  420568:	ldr	x0, [x0]
  42056c:	cmp	x0, #0x0
  420570:	b.ne	42058c <ferror@plt+0x1b99c>  // b.any
  420574:	ldr	w0, [sp, #372]
  420578:	cmp	w0, #0x20
  42057c:	b.eq	420594 <ferror@plt+0x1b9a4>  // b.none
  420580:	ldr	w0, [sp, #372]
  420584:	cmp	w0, #0x9
  420588:	b.eq	420594 <ferror@plt+0x1b9a4>  // b.none
  42058c:	ldr	w0, [sp, #372]
  420590:	bl	41f778 <ferror@plt+0x1ab88>
  420594:	ldr	w0, [sp, #372]
  420598:	cmp	w0, #0xa
  42059c:	b.ne	4205ac <ferror@plt+0x1b9bc>  // b.any
  4205a0:	mov	x0, #0x1                   	// #1
  4205a4:	bl	41f83c <ferror@plt+0x1ac4c>
  4205a8:	bl	41f764 <ferror@plt+0x1ab74>
  4205ac:	bl	41e950 <ferror@plt+0x19d60>
  4205b0:	str	w0, [sp, #372]
  4205b4:	b	420488 <ferror@plt+0x1b898>
  4205b8:	nop
  4205bc:	b	4205cc <ferror@plt+0x1b9dc>
  4205c0:	nop
  4205c4:	b	4205cc <ferror@plt+0x1b9dc>
  4205c8:	nop
  4205cc:	ldr	w0, [sp, #372]
  4205d0:	cmn	w0, #0x1
  4205d4:	b.ne	4205e8 <ferror@plt+0x1b9f8>  // b.any
  4205d8:	ldr	x0, [sp, #56]
  4205dc:	mov	w1, #0x5                   	// #5
  4205e0:	str	w1, [x0]
  4205e4:	b	420cbc <ferror@plt+0x1c0cc>
  4205e8:	adrp	x0, 463000 <program_name+0x1fa8>
  4205ec:	add	x0, x0, #0x598
  4205f0:	ldr	w1, [x0]
  4205f4:	adrp	x0, 462000 <program_name+0xfa8>
  4205f8:	add	x0, x0, #0x670
  4205fc:	str	w1, [x0]
  420600:	b	420cb8 <ferror@plt+0x1c0c8>
  420604:	add	x0, sp, #0x88
  420608:	ldr	w1, [sp, #412]
  42060c:	bl	41eb3c <ferror@plt+0x19f4c>
  420610:	add	x0, sp, #0x88
  420614:	bl	41eaa8 <ferror@plt+0x19eb8>
  420618:	ldr	x0, [sp, #56]
  42061c:	mov	w1, #0x2                   	// #2
  420620:	str	w1, [x0]
  420624:	adrp	x0, 463000 <program_name+0x1fa8>
  420628:	add	x0, x0, #0x598
  42062c:	ldr	w1, [x0]
  420630:	adrp	x0, 462000 <program_name+0xfa8>
  420634:	add	x0, x0, #0x674
  420638:	str	w1, [x0]
  42063c:	b	420cbc <ferror@plt+0x1c0cc>
  420640:	mov	x0, #0x10                  	// #16
  420644:	bl	404620 <xmalloc@plt>
  420648:	mov	x1, x0
  42064c:	ldr	x0, [sp, #56]
  420650:	str	x1, [x0, #8]
  420654:	ldr	x0, [sp, #56]
  420658:	ldr	x0, [x0, #8]
  42065c:	bl	41ea60 <ferror@plt+0x19e70>
  420660:	bl	41e950 <ferror@plt+0x19d60>
  420664:	str	w0, [sp, #412]
  420668:	ldr	w0, [sp, #412]
  42066c:	cmn	w0, #0x1
  420670:	b.eq	420718 <ferror@plt+0x1bb28>  // b.none
  420674:	ldr	w0, [sp, #412]
  420678:	cmp	w0, #0x5c
  42067c:	b.ne	420698 <ferror@plt+0x1baa8>  // b.any
  420680:	bl	41e950 <ferror@plt+0x19d60>
  420684:	str	w0, [sp, #412]
  420688:	ldr	w0, [sp, #412]
  42068c:	cmn	w0, #0x1
  420690:	b.ne	4206d4 <ferror@plt+0x1bae4>  // b.any
  420694:	b	420724 <ferror@plt+0x1bb34>
  420698:	ldr	w0, [sp, #412]
  42069c:	cmp	w0, #0x7d
  4206a0:	b.ne	4206d4 <ferror@plt+0x1bae4>  // b.any
  4206a4:	bl	41e950 <ferror@plt+0x19d60>
  4206a8:	str	w0, [sp, #412]
  4206ac:	ldr	w0, [sp, #412]
  4206b0:	cmp	w0, #0x23
  4206b4:	b.eq	420720 <ferror@plt+0x1bb30>  // b.none
  4206b8:	ldr	w0, [sp, #412]
  4206bc:	cmn	w0, #0x1
  4206c0:	b.eq	4206cc <ferror@plt+0x1badc>  // b.none
  4206c4:	ldr	w0, [sp, #412]
  4206c8:	bl	41ea08 <ferror@plt+0x19e18>
  4206cc:	mov	w0, #0x7d                  	// #125
  4206d0:	str	w0, [sp, #412]
  4206d4:	ldr	x0, [sp, #56]
  4206d8:	ldr	x0, [x0, #8]
  4206dc:	bl	41eacc <ferror@plt+0x19edc>
  4206e0:	ldr	x0, [sp, #56]
  4206e4:	ldr	x0, [x0, #8]
  4206e8:	ldr	x2, [x0, #8]
  4206ec:	ldr	x0, [sp, #56]
  4206f0:	ldr	x0, [x0, #8]
  4206f4:	ldr	w1, [x0, #4]
  4206f8:	add	w3, w1, #0x1
  4206fc:	str	w3, [x0, #4]
  420700:	sxtw	x0, w1
  420704:	add	x0, x2, x0
  420708:	ldr	w1, [sp, #412]
  42070c:	and	w1, w1, #0xff
  420710:	strb	w1, [x0]
  420714:	b	420660 <ferror@plt+0x1ba70>
  420718:	nop
  42071c:	b	420724 <ferror@plt+0x1bb34>
  420720:	nop
  420724:	ldr	x0, [sp, #56]
  420728:	str	wzr, [x0]
  42072c:	adrp	x0, 463000 <program_name+0x1fa8>
  420730:	add	x0, x0, #0x598
  420734:	ldr	w1, [x0]
  420738:	adrp	x0, 462000 <program_name+0xfa8>
  42073c:	add	x0, x0, #0x674
  420740:	str	w1, [x0]
  420744:	b	420cbc <ferror@plt+0x1c0cc>
  420748:	bl	41e950 <ferror@plt+0x19d60>
  42074c:	str	w0, [sp, #412]
  420750:	ldr	w0, [sp, #412]
  420754:	cmn	w0, #0x1
  420758:	b.eq	420770 <ferror@plt+0x1bb80>  // b.none
  42075c:	add	x0, sp, #0x78
  420760:	ldr	w1, [sp, #412]
  420764:	bl	41eb3c <ferror@plt+0x19f4c>
  420768:	add	x0, sp, #0x78
  42076c:	bl	41eaa8 <ferror@plt+0x19eb8>
  420770:	ldr	x0, [sp, #56]
  420774:	mov	w1, #0x2                   	// #2
  420778:	str	w1, [x0]
  42077c:	adrp	x0, 463000 <program_name+0x1fa8>
  420780:	add	x0, x0, #0x598
  420784:	ldr	w1, [x0]
  420788:	adrp	x0, 462000 <program_name+0xfa8>
  42078c:	add	x0, x0, #0x674
  420790:	str	w1, [x0]
  420794:	b	420cbc <ferror@plt+0x1c0cc>
  420798:	add	x0, sp, #0x68
  42079c:	mov	w1, #0x2d                  	// #45
  4207a0:	bl	41eb3c <ferror@plt+0x19f4c>
  4207a4:	add	x0, sp, #0x68
  4207a8:	bl	41eaa8 <ferror@plt+0x19eb8>
  4207ac:	ldr	x0, [sp, #56]
  4207b0:	mov	w1, #0x2                   	// #2
  4207b4:	str	w1, [x0]
  4207b8:	adrp	x0, 463000 <program_name+0x1fa8>
  4207bc:	add	x0, x0, #0x598
  4207c0:	ldr	w1, [x0]
  4207c4:	adrp	x0, 462000 <program_name+0xfa8>
  4207c8:	add	x0, x0, #0x674
  4207cc:	str	w1, [x0]
  4207d0:	b	420cbc <ferror@plt+0x1c0cc>
  4207d4:	nop
  4207d8:	bl	41e950 <ferror@plt+0x19d60>
  4207dc:	str	w0, [sp, #412]
  4207e0:	ldr	w0, [sp, #412]
  4207e4:	cmp	w0, #0x2f
  4207e8:	b.le	4207f8 <ferror@plt+0x1bc08>
  4207ec:	ldr	w0, [sp, #412]
  4207f0:	cmp	w0, #0x39
  4207f4:	b.le	4207d4 <ferror@plt+0x1bbe4>
  4207f8:	adrp	x0, 461000 <sentence_end_required_spaces>
  4207fc:	add	x0, x0, #0xb10
  420800:	add	x2, sp, #0x50
  420804:	ldr	w1, [x0]
  420808:	mov	x0, x2
  42080c:	bl	41fa90 <ferror@plt+0x1aea0>
  420810:	add	x0, sp, #0x50
  420814:	bl	41f9b0 <ferror@plt+0x1adc0>
  420818:	ldr	x0, [sp, #56]
  42081c:	mov	w1, #0x2                   	// #2
  420820:	str	w1, [x0]
  420824:	adrp	x0, 463000 <program_name+0x1fa8>
  420828:	add	x0, x0, #0x598
  42082c:	ldr	w1, [x0]
  420830:	adrp	x0, 462000 <program_name+0xfa8>
  420834:	add	x0, x0, #0x674
  420838:	str	w1, [x0]
  42083c:	b	420cbc <ferror@plt+0x1c0cc>
  420840:	ldr	x0, [sp, #56]
  420844:	mov	w1, #0x2                   	// #2
  420848:	str	w1, [x0]
  42084c:	adrp	x0, 463000 <program_name+0x1fa8>
  420850:	add	x0, x0, #0x598
  420854:	ldr	w1, [x0]
  420858:	adrp	x0, 462000 <program_name+0xfa8>
  42085c:	add	x0, x0, #0x674
  420860:	str	w1, [x0]
  420864:	b	420cbc <ferror@plt+0x1c0cc>
  420868:	bl	41e950 <ferror@plt+0x19d60>
  42086c:	str	w0, [sp, #364]
  420870:	ldr	w0, [sp, #364]
  420874:	cmn	w0, #0x1
  420878:	b.ne	42088c <ferror@plt+0x1bc9c>  // b.any
  42087c:	ldr	x0, [sp, #56]
  420880:	mov	w1, #0x2                   	// #2
  420884:	str	w1, [x0]
  420888:	b	420cbc <ferror@plt+0x1c0cc>
  42088c:	ldr	w0, [sp, #364]
  420890:	cmp	w0, #0x22
  420894:	b.eq	4208e8 <ferror@plt+0x1bcf8>  // b.none
  420898:	ldr	w0, [sp, #364]
  42089c:	bl	41ea08 <ferror@plt+0x19e18>
  4208a0:	mov	x0, #0x10                  	// #16
  4208a4:	bl	404620 <xmalloc@plt>
  4208a8:	mov	x1, x0
  4208ac:	ldr	x0, [sp, #56]
  4208b0:	str	x1, [x0, #8]
  4208b4:	ldr	x0, [sp, #56]
  4208b8:	ldr	x0, [x0, #8]
  4208bc:	mov	w1, #0x5f                  	// #95
  4208c0:	bl	41eb3c <ferror@plt+0x19f4c>
  4208c4:	ldr	x0, [sp, #56]
  4208c8:	str	wzr, [x0]
  4208cc:	adrp	x0, 463000 <program_name+0x1fa8>
  4208d0:	add	x0, x0, #0x598
  4208d4:	ldr	w1, [x0]
  4208d8:	adrp	x0, 462000 <program_name+0xfa8>
  4208dc:	add	x0, x0, #0x674
  4208e0:	str	w1, [x0]
  4208e4:	b	420cbc <ferror@plt+0x1c0cc>
  4208e8:	mov	w0, #0x1                   	// #1
  4208ec:	strb	w0, [sp, #411]
  4208f0:	mov	x0, #0x10                  	// #16
  4208f4:	bl	404620 <xmalloc@plt>
  4208f8:	mov	x1, x0
  4208fc:	ldr	x0, [sp, #56]
  420900:	str	x1, [x0, #8]
  420904:	ldr	x0, [sp, #56]
  420908:	ldr	x0, [x0, #8]
  42090c:	bl	41ea60 <ferror@plt+0x19e70>
  420910:	adrp	x0, 463000 <program_name+0x1fa8>
  420914:	add	x0, x0, #0x598
  420918:	ldr	w1, [x0]
  42091c:	ldr	x0, [sp, #56]
  420920:	str	w1, [x0, #16]
  420924:	bl	41e950 <ferror@plt+0x19d60>
  420928:	str	w0, [sp, #368]
  42092c:	ldr	w0, [sp, #368]
  420930:	cmn	w0, #0x1
  420934:	b.eq	420ab4 <ferror@plt+0x1bec4>  // b.none
  420938:	ldr	w0, [sp, #368]
  42093c:	cmp	w0, #0x22
  420940:	b.eq	420abc <ferror@plt+0x1becc>  // b.none
  420944:	ldr	w0, [sp, #368]
  420948:	cmp	w0, #0x5c
  42094c:	b.ne	420a5c <ferror@plt+0x1be6c>  // b.any
  420950:	bl	41e950 <ferror@plt+0x19d60>
  420954:	str	w0, [sp, #368]
  420958:	ldr	w0, [sp, #368]
  42095c:	cmn	w0, #0x1
  420960:	b.eq	420ac4 <ferror@plt+0x1bed4>  // b.none
  420964:	ldr	w0, [sp, #368]
  420968:	cmp	w0, #0x76
  42096c:	b.eq	420a50 <ferror@plt+0x1be60>  // b.none
  420970:	ldr	w0, [sp, #368]
  420974:	cmp	w0, #0x76
  420978:	b.gt	420a64 <ferror@plt+0x1be74>
  42097c:	ldr	w0, [sp, #368]
  420980:	cmp	w0, #0x74
  420984:	b.eq	420a44 <ferror@plt+0x1be54>  // b.none
  420988:	ldr	w0, [sp, #368]
  42098c:	cmp	w0, #0x74
  420990:	b.gt	420a64 <ferror@plt+0x1be74>
  420994:	ldr	w0, [sp, #368]
  420998:	cmp	w0, #0x72
  42099c:	b.eq	420a38 <ferror@plt+0x1be48>  // b.none
  4209a0:	ldr	w0, [sp, #368]
  4209a4:	cmp	w0, #0x72
  4209a8:	b.gt	420a64 <ferror@plt+0x1be74>
  4209ac:	ldr	w0, [sp, #368]
  4209b0:	cmp	w0, #0x6e
  4209b4:	b.eq	420a2c <ferror@plt+0x1be3c>  // b.none
  4209b8:	ldr	w0, [sp, #368]
  4209bc:	cmp	w0, #0x6e
  4209c0:	b.gt	420a64 <ferror@plt+0x1be74>
  4209c4:	ldr	w0, [sp, #368]
  4209c8:	cmp	w0, #0x66
  4209cc:	b.eq	420a20 <ferror@plt+0x1be30>  // b.none
  4209d0:	ldr	w0, [sp, #368]
  4209d4:	cmp	w0, #0x66
  4209d8:	b.gt	420a64 <ferror@plt+0x1be74>
  4209dc:	ldr	w0, [sp, #368]
  4209e0:	cmp	w0, #0x61
  4209e4:	b.eq	420a14 <ferror@plt+0x1be24>  // b.none
  4209e8:	ldr	w0, [sp, #368]
  4209ec:	cmp	w0, #0x61
  4209f0:	b.gt	420a64 <ferror@plt+0x1be74>
  4209f4:	ldr	w0, [sp, #368]
  4209f8:	cmp	w0, #0xa
  4209fc:	b.eq	420aac <ferror@plt+0x1bebc>  // b.none
  420a00:	ldr	w0, [sp, #368]
  420a04:	cmp	w0, #0x30
  420a08:	b.ne	420a64 <ferror@plt+0x1be74>  // b.any
  420a0c:	str	wzr, [sp, #368]
  420a10:	b	420a68 <ferror@plt+0x1be78>
  420a14:	mov	w0, #0x7                   	// #7
  420a18:	str	w0, [sp, #368]
  420a1c:	b	420a68 <ferror@plt+0x1be78>
  420a20:	mov	w0, #0xc                   	// #12
  420a24:	str	w0, [sp, #368]
  420a28:	b	420a68 <ferror@plt+0x1be78>
  420a2c:	mov	w0, #0xa                   	// #10
  420a30:	str	w0, [sp, #368]
  420a34:	b	420a68 <ferror@plt+0x1be78>
  420a38:	mov	w0, #0xd                   	// #13
  420a3c:	str	w0, [sp, #368]
  420a40:	b	420a68 <ferror@plt+0x1be78>
  420a44:	mov	w0, #0x9                   	// #9
  420a48:	str	w0, [sp, #368]
  420a4c:	b	420a68 <ferror@plt+0x1be78>
  420a50:	mov	w0, #0xb                   	// #11
  420a54:	str	w0, [sp, #368]
  420a58:	b	420a68 <ferror@plt+0x1be78>
  420a5c:	nop
  420a60:	b	420a68 <ferror@plt+0x1be78>
  420a64:	nop
  420a68:	ldr	x0, [sp, #56]
  420a6c:	ldr	x0, [x0, #8]
  420a70:	bl	41eacc <ferror@plt+0x19edc>
  420a74:	ldr	x0, [sp, #56]
  420a78:	ldr	x0, [x0, #8]
  420a7c:	ldr	x2, [x0, #8]
  420a80:	ldr	x0, [sp, #56]
  420a84:	ldr	x0, [x0, #8]
  420a88:	ldr	w1, [x0, #4]
  420a8c:	add	w3, w1, #0x1
  420a90:	str	w3, [x0, #4]
  420a94:	sxtw	x0, w1
  420a98:	add	x0, x2, x0
  420a9c:	ldr	w1, [sp, #368]
  420aa0:	and	w1, w1, #0xff
  420aa4:	strb	w1, [x0]
  420aa8:	b	420924 <ferror@plt+0x1bd34>
  420aac:	nop
  420ab0:	b	420924 <ferror@plt+0x1bd34>
  420ab4:	nop
  420ab8:	b	420ac8 <ferror@plt+0x1bed8>
  420abc:	nop
  420ac0:	b	420ac8 <ferror@plt+0x1bed8>
  420ac4:	nop
  420ac8:	ldr	x0, [sp, #56]
  420acc:	mov	w1, #0x1                   	// #1
  420ad0:	str	w1, [x0]
  420ad4:	ldrb	w0, [sp, #411]
  420ad8:	cmp	w0, #0x0
  420adc:	b.ne	420af4 <ferror@plt+0x1bf04>  // b.any
  420ae0:	adrp	x0, 462000 <program_name+0xfa8>
  420ae4:	add	x0, x0, #0x5d0
  420ae8:	ldrb	w0, [x0]
  420aec:	cmp	w0, #0x0
  420af0:	b.eq	420b6c <ferror@plt+0x1bf7c>  // b.none
  420af4:	adrp	x0, 463000 <program_name+0x1fa8>
  420af8:	add	x0, x0, #0x588
  420afc:	ldr	x0, [x0]
  420b00:	str	x0, [sp, #64]
  420b04:	ldr	x0, [sp, #56]
  420b08:	ldr	w0, [x0, #16]
  420b0c:	sxtw	x0, w0
  420b10:	str	x0, [sp, #72]
  420b14:	adrp	x0, 462000 <program_name+0xfa8>
  420b18:	add	x0, x0, #0x678
  420b1c:	ldr	x19, [x0]
  420b20:	ldr	x0, [sp, #56]
  420b24:	bl	41fa00 <ferror@plt+0x1ae10>
  420b28:	mov	x8, x0
  420b2c:	adrp	x0, 463000 <program_name+0x1fa8>
  420b30:	add	x0, x0, #0x558
  420b34:	ldr	x2, [x0]
  420b38:	add	x1, sp, #0x40
  420b3c:	adrp	x0, 461000 <sentence_end_required_spaces>
  420b40:	add	x0, x0, #0xb10
  420b44:	strb	wzr, [sp]
  420b48:	mov	x7, x2
  420b4c:	mov	x6, #0x0                   	// #0
  420b50:	mov	x5, x1
  420b54:	ldr	w4, [x0]
  420b58:	mov	w3, #0x0                   	// #0
  420b5c:	mov	x2, x8
  420b60:	mov	x1, #0x0                   	// #0
  420b64:	mov	x0, x19
  420b68:	bl	40ce94 <ferror@plt+0x82a4>
  420b6c:	adrp	x0, 463000 <program_name+0x1fa8>
  420b70:	add	x0, x0, #0x598
  420b74:	ldr	w1, [x0]
  420b78:	adrp	x0, 462000 <program_name+0xfa8>
  420b7c:	add	x0, x0, #0x674
  420b80:	str	w1, [x0]
  420b84:	b	420cbc <ferror@plt+0x1c0cc>
  420b88:	mov	x0, #0x10                  	// #16
  420b8c:	bl	404620 <xmalloc@plt>
  420b90:	mov	x1, x0
  420b94:	ldr	x0, [sp, #56]
  420b98:	str	x1, [x0, #8]
  420b9c:	ldr	x0, [sp, #56]
  420ba0:	ldr	x0, [x0, #8]
  420ba4:	ldr	w1, [sp, #412]
  420ba8:	bl	41eb3c <ferror@plt+0x19f4c>
  420bac:	ldr	x0, [sp, #56]
  420bb0:	ldr	x0, [x0, #8]
  420bb4:	ldr	w0, [x0, #4]
  420bb8:	cmp	w0, #0x1
  420bbc:	b.ne	420c00 <ferror@plt+0x1c010>  // b.any
  420bc0:	ldr	x0, [sp, #56]
  420bc4:	ldr	x0, [x0, #8]
  420bc8:	ldr	x0, [x0, #8]
  420bcc:	ldrb	w0, [x0]
  420bd0:	cmp	w0, #0x2e
  420bd4:	b.ne	420c00 <ferror@plt+0x1c010>  // b.any
  420bd8:	ldr	x0, [sp, #56]
  420bdc:	ldr	x0, [x0, #8]
  420be0:	bl	41eaa8 <ferror@plt+0x19eb8>
  420be4:	ldr	x0, [sp, #56]
  420be8:	ldr	x0, [x0, #8]
  420bec:	bl	4048f0 <free@plt>
  420bf0:	ldr	x0, [sp, #56]
  420bf4:	mov	w1, #0x3                   	// #3
  420bf8:	str	w1, [x0]
  420bfc:	b	420c48 <ferror@plt+0x1c058>
  420c00:	ldr	x0, [sp, #56]
  420c04:	ldr	x0, [x0, #8]
  420c08:	bl	41f4c4 <ferror@plt+0x1a8d4>
  420c0c:	and	w0, w0, #0xff
  420c10:	cmp	w0, #0x0
  420c14:	b.eq	420c40 <ferror@plt+0x1c050>  // b.none
  420c18:	ldr	x0, [sp, #56]
  420c1c:	ldr	x0, [x0, #8]
  420c20:	bl	41eaa8 <ferror@plt+0x19eb8>
  420c24:	ldr	x0, [sp, #56]
  420c28:	ldr	x0, [x0, #8]
  420c2c:	bl	4048f0 <free@plt>
  420c30:	ldr	x0, [sp, #56]
  420c34:	mov	w1, #0x2                   	// #2
  420c38:	str	w1, [x0]
  420c3c:	b	420c48 <ferror@plt+0x1c058>
  420c40:	ldr	x0, [sp, #56]
  420c44:	str	wzr, [x0]
  420c48:	adrp	x0, 463000 <program_name+0x1fa8>
  420c4c:	add	x0, x0, #0x598
  420c50:	ldr	w1, [x0]
  420c54:	adrp	x0, 462000 <program_name+0xfa8>
  420c58:	add	x0, x0, #0x674
  420c5c:	str	w1, [x0]
  420c60:	b	420cbc <ferror@plt+0x1c0cc>
  420c64:	mov	x0, #0x10                  	// #16
  420c68:	bl	404620 <xmalloc@plt>
  420c6c:	mov	x1, x0
  420c70:	ldr	x0, [sp, #56]
  420c74:	str	x1, [x0, #8]
  420c78:	ldr	x0, [sp, #56]
  420c7c:	ldr	x0, [x0, #8]
  420c80:	ldr	w1, [sp, #412]
  420c84:	bl	41eb3c <ferror@plt+0x19f4c>
  420c88:	ldr	x0, [sp, #56]
  420c8c:	str	wzr, [x0]
  420c90:	adrp	x0, 463000 <program_name+0x1fa8>
  420c94:	add	x0, x0, #0x598
  420c98:	ldr	w1, [x0]
  420c9c:	adrp	x0, 462000 <program_name+0xfa8>
  420ca0:	add	x0, x0, #0x674
  420ca4:	str	w1, [x0]
  420ca8:	b	420cbc <ferror@plt+0x1c0cc>
  420cac:	nop
  420cb0:	b	41faa8 <ferror@plt+0x1aeb8>
  420cb4:	nop
  420cb8:	b	41faa8 <ferror@plt+0x1aeb8>
  420cbc:	ldr	x19, [sp, #32]
  420cc0:	ldp	x29, x30, [sp, #16]
  420cc4:	add	sp, sp, #0x1a0
  420cc8:	ret
  420ccc:	stp	x29, x30, [sp, #-96]!
  420cd0:	mov	x29, sp
  420cd4:	str	x0, [sp, #56]
  420cd8:	str	x1, [sp, #48]
  420cdc:	str	x2, [sp, #40]
  420ce0:	str	x3, [sp, #32]
  420ce4:	str	x4, [sp, #24]
  420ce8:	ldr	x0, [sp, #24]
  420cec:	ldr	x0, [x0]
  420cf0:	ldr	x0, [x0]
  420cf4:	ldr	x1, [x0, #8]
  420cf8:	adrp	x0, 462000 <program_name+0xfa8>
  420cfc:	add	x0, x0, #0x678
  420d00:	str	x1, [x0]
  420d04:	adrp	x0, 462000 <program_name+0xfa8>
  420d08:	add	x0, x0, #0x650
  420d0c:	ldr	x1, [sp, #56]
  420d10:	str	x1, [x0]
  420d14:	adrp	x0, 463000 <program_name+0x1fa8>
  420d18:	add	x0, x0, #0x590
  420d1c:	ldr	x1, [sp, #48]
  420d20:	str	x1, [x0]
  420d24:	ldr	x0, [sp, #40]
  420d28:	bl	404630 <xstrdup@plt>
  420d2c:	mov	x1, x0
  420d30:	adrp	x0, 463000 <program_name+0x1fa8>
  420d34:	add	x0, x0, #0x588
  420d38:	str	x1, [x0]
  420d3c:	adrp	x0, 463000 <program_name+0x1fa8>
  420d40:	add	x0, x0, #0x598
  420d44:	mov	w1, #0x1                   	// #1
  420d48:	str	w1, [x0]
  420d4c:	adrp	x0, 462000 <program_name+0xfa8>
  420d50:	add	x0, x0, #0x670
  420d54:	mov	w1, #0xffffffff            	// #-1
  420d58:	str	w1, [x0]
  420d5c:	adrp	x0, 462000 <program_name+0xfa8>
  420d60:	add	x0, x0, #0x674
  420d64:	mov	w1, #0xffffffff            	// #-1
  420d68:	str	w1, [x0]
  420d6c:	adrp	x0, 462000 <program_name+0xfa8>
  420d70:	add	x0, x0, #0x680
  420d74:	ldr	x1, [sp, #32]
  420d78:	str	x1, [x0]
  420d7c:	bl	41e8a8 <ferror@plt+0x19cb8>
  420d80:	adrp	x0, 461000 <sentence_end_required_spaces>
  420d84:	add	x0, x0, #0xb10
  420d88:	add	x2, sp, #0x48
  420d8c:	ldr	w1, [x0]
  420d90:	mov	x0, x2
  420d94:	bl	41fa90 <ferror@plt+0x1aea0>
  420d98:	ldr	w0, [sp, #72]
  420d9c:	cmp	w0, #0x5
  420da0:	b.eq	420dc8 <ferror@plt+0x1c1d8>  // b.none
  420da4:	add	x0, sp, #0x48
  420da8:	bl	41f9b0 <ferror@plt+0x1adc0>
  420dac:	adrp	x0, 462000 <program_name+0xfa8>
  420db0:	add	x0, x0, #0x650
  420db4:	ldr	x0, [x0]
  420db8:	bl	4047e0 <feof@plt>
  420dbc:	cmp	w0, #0x0
  420dc0:	b.eq	420d80 <ferror@plt+0x1c190>  // b.none
  420dc4:	b	420dcc <ferror@plt+0x1c1dc>
  420dc8:	nop
  420dcc:	adrp	x0, 462000 <program_name+0xfa8>
  420dd0:	add	x0, x0, #0x650
  420dd4:	str	xzr, [x0]
  420dd8:	adrp	x0, 463000 <program_name+0x1fa8>
  420ddc:	add	x0, x0, #0x590
  420de0:	str	xzr, [x0]
  420de4:	adrp	x0, 463000 <program_name+0x1fa8>
  420de8:	add	x0, x0, #0x588
  420dec:	str	xzr, [x0]
  420df0:	adrp	x0, 463000 <program_name+0x1fa8>
  420df4:	add	x0, x0, #0x598
  420df8:	str	wzr, [x0]
  420dfc:	nop
  420e00:	ldp	x29, x30, [sp], #96
  420e04:	ret
  420e08:	stp	x29, x30, [sp, #-48]!
  420e0c:	mov	x29, sp
  420e10:	str	x19, [sp, #16]
  420e14:	adrp	x0, 462000 <program_name+0xfa8>
  420e18:	add	x0, x0, #0x688
  420e1c:	ldr	x0, [x0]
  420e20:	bl	4046e0 <getc@plt>
  420e24:	str	w0, [sp, #44]
  420e28:	ldr	w0, [sp, #44]
  420e2c:	cmn	w0, #0x1
  420e30:	b.ne	420e8c <ferror@plt+0x1c29c>  // b.any
  420e34:	adrp	x0, 462000 <program_name+0xfa8>
  420e38:	add	x0, x0, #0x688
  420e3c:	ldr	x0, [x0]
  420e40:	bl	404bf0 <ferror@plt>
  420e44:	cmp	w0, #0x0
  420e48:	b.eq	420e84 <ferror@plt+0x1c294>  // b.none
  420e4c:	bl	404b10 <__errno_location@plt>
  420e50:	ldr	w19, [x0]
  420e54:	adrp	x0, 444000 <ferror@plt+0x3f410>
  420e58:	add	x0, x0, #0xdf8
  420e5c:	bl	404b80 <gettext@plt>
  420e60:	mov	x1, x0
  420e64:	adrp	x0, 463000 <program_name+0x1fa8>
  420e68:	add	x0, x0, #0x590
  420e6c:	ldr	x0, [x0]
  420e70:	mov	x3, x0
  420e74:	mov	x2, x1
  420e78:	mov	w1, w19
  420e7c:	mov	w0, #0x1                   	// #1
  420e80:	bl	4042f0 <error@plt>
  420e84:	mov	w0, #0xffffffff            	// #-1
  420e88:	b	420eb8 <ferror@plt+0x1c2c8>
  420e8c:	ldr	w0, [sp, #44]
  420e90:	cmp	w0, #0xa
  420e94:	b.ne	420eb4 <ferror@plt+0x1c2c4>  // b.any
  420e98:	adrp	x0, 463000 <program_name+0x1fa8>
  420e9c:	add	x0, x0, #0x598
  420ea0:	ldr	w0, [x0]
  420ea4:	add	w1, w0, #0x1
  420ea8:	adrp	x0, 463000 <program_name+0x1fa8>
  420eac:	add	x0, x0, #0x598
  420eb0:	str	w1, [x0]
  420eb4:	ldr	w0, [sp, #44]
  420eb8:	ldr	x19, [sp, #16]
  420ebc:	ldp	x29, x30, [sp], #48
  420ec0:	ret
  420ec4:	stp	x29, x30, [sp, #-32]!
  420ec8:	mov	x29, sp
  420ecc:	str	w0, [sp, #28]
  420ed0:	ldr	w0, [sp, #28]
  420ed4:	cmn	w0, #0x1
  420ed8:	b.eq	420f1c <ferror@plt+0x1c32c>  // b.none
  420edc:	ldr	w0, [sp, #28]
  420ee0:	cmp	w0, #0xa
  420ee4:	b.ne	420f04 <ferror@plt+0x1c314>  // b.any
  420ee8:	adrp	x0, 463000 <program_name+0x1fa8>
  420eec:	add	x0, x0, #0x598
  420ef0:	ldr	w0, [x0]
  420ef4:	sub	w1, w0, #0x1
  420ef8:	adrp	x0, 463000 <program_name+0x1fa8>
  420efc:	add	x0, x0, #0x598
  420f00:	str	w1, [x0]
  420f04:	adrp	x0, 462000 <program_name+0xfa8>
  420f08:	add	x0, x0, #0x688
  420f0c:	ldr	x0, [x0]
  420f10:	mov	x1, x0
  420f14:	ldr	w0, [sp, #28]
  420f18:	bl	404900 <ungetc@plt>
  420f1c:	nop
  420f20:	ldp	x29, x30, [sp], #32
  420f24:	ret
  420f28:	adrp	x0, 462000 <program_name+0xfa8>
  420f2c:	add	x0, x0, #0x6a0
  420f30:	str	xzr, [x0]
  420f34:	nop
  420f38:	ret
  420f3c:	stp	x29, x30, [sp, #-32]!
  420f40:	mov	x29, sp
  420f44:	str	w0, [sp, #28]
  420f48:	adrp	x0, 462000 <program_name+0xfa8>
  420f4c:	add	x0, x0, #0x6a0
  420f50:	ldr	x1, [x0]
  420f54:	adrp	x0, 462000 <program_name+0xfa8>
  420f58:	add	x0, x0, #0x698
  420f5c:	ldr	x0, [x0]
  420f60:	cmp	x1, x0
  420f64:	b.cc	420fbc <ferror@plt+0x1c3cc>  // b.lo, b.ul, b.last
  420f68:	adrp	x0, 462000 <program_name+0xfa8>
  420f6c:	add	x0, x0, #0x698
  420f70:	ldr	x0, [x0]
  420f74:	add	x0, x0, #0x5
  420f78:	lsl	x1, x0, #1
  420f7c:	adrp	x0, 462000 <program_name+0xfa8>
  420f80:	add	x0, x0, #0x698
  420f84:	str	x1, [x0]
  420f88:	adrp	x0, 462000 <program_name+0xfa8>
  420f8c:	add	x0, x0, #0x690
  420f90:	ldr	x2, [x0]
  420f94:	adrp	x0, 462000 <program_name+0xfa8>
  420f98:	add	x0, x0, #0x698
  420f9c:	ldr	x0, [x0]
  420fa0:	mov	x1, x0
  420fa4:	mov	x0, x2
  420fa8:	bl	404560 <xrealloc@plt>
  420fac:	mov	x1, x0
  420fb0:	adrp	x0, 462000 <program_name+0xfa8>
  420fb4:	add	x0, x0, #0x690
  420fb8:	str	x1, [x0]
  420fbc:	adrp	x0, 462000 <program_name+0xfa8>
  420fc0:	add	x0, x0, #0x690
  420fc4:	ldr	x1, [x0]
  420fc8:	adrp	x0, 462000 <program_name+0xfa8>
  420fcc:	add	x0, x0, #0x6a0
  420fd0:	ldr	x0, [x0]
  420fd4:	add	x3, x0, #0x1
  420fd8:	adrp	x2, 462000 <program_name+0xfa8>
  420fdc:	add	x2, x2, #0x6a0
  420fe0:	str	x3, [x2]
  420fe4:	add	x0, x1, x0
  420fe8:	ldr	w1, [sp, #28]
  420fec:	and	w1, w1, #0xff
  420ff0:	strb	w1, [x0]
  420ff4:	nop
  420ff8:	ldp	x29, x30, [sp], #32
  420ffc:	ret
  421000:	stp	x29, x30, [sp, #-16]!
  421004:	mov	x29, sp
  421008:	b	421028 <ferror@plt+0x1c438>
  42100c:	adrp	x0, 462000 <program_name+0xfa8>
  421010:	add	x0, x0, #0x6a0
  421014:	ldr	x0, [x0]
  421018:	sub	x1, x0, #0x1
  42101c:	adrp	x0, 462000 <program_name+0xfa8>
  421020:	add	x0, x0, #0x6a0
  421024:	str	x1, [x0]
  421028:	adrp	x0, 462000 <program_name+0xfa8>
  42102c:	add	x0, x0, #0x6a0
  421030:	ldr	x0, [x0]
  421034:	cmp	x0, #0x0
  421038:	b.eq	421094 <ferror@plt+0x1c4a4>  // b.none
  42103c:	adrp	x0, 462000 <program_name+0xfa8>
  421040:	add	x0, x0, #0x690
  421044:	ldr	x1, [x0]
  421048:	adrp	x0, 462000 <program_name+0xfa8>
  42104c:	add	x0, x0, #0x6a0
  421050:	ldr	x0, [x0]
  421054:	sub	x0, x0, #0x1
  421058:	add	x0, x1, x0
  42105c:	ldrb	w0, [x0]
  421060:	cmp	w0, #0x20
  421064:	b.eq	42100c <ferror@plt+0x1c41c>  // b.none
  421068:	adrp	x0, 462000 <program_name+0xfa8>
  42106c:	add	x0, x0, #0x690
  421070:	ldr	x1, [x0]
  421074:	adrp	x0, 462000 <program_name+0xfa8>
  421078:	add	x0, x0, #0x6a0
  42107c:	ldr	x0, [x0]
  421080:	sub	x0, x0, #0x1
  421084:	add	x0, x1, x0
  421088:	ldrb	w0, [x0]
  42108c:	cmp	w0, #0x9
  421090:	b.eq	42100c <ferror@plt+0x1c41c>  // b.none
  421094:	adrp	x0, 462000 <program_name+0xfa8>
  421098:	add	x0, x0, #0x6a0
  42109c:	ldr	x1, [x0]
  4210a0:	adrp	x0, 462000 <program_name+0xfa8>
  4210a4:	add	x0, x0, #0x698
  4210a8:	ldr	x0, [x0]
  4210ac:	cmp	x1, x0
  4210b0:	b.cc	421108 <ferror@plt+0x1c518>  // b.lo, b.ul, b.last
  4210b4:	adrp	x0, 462000 <program_name+0xfa8>
  4210b8:	add	x0, x0, #0x698
  4210bc:	ldr	x0, [x0]
  4210c0:	add	x0, x0, #0x5
  4210c4:	lsl	x1, x0, #1
  4210c8:	adrp	x0, 462000 <program_name+0xfa8>
  4210cc:	add	x0, x0, #0x698
  4210d0:	str	x1, [x0]
  4210d4:	adrp	x0, 462000 <program_name+0xfa8>
  4210d8:	add	x0, x0, #0x690
  4210dc:	ldr	x2, [x0]
  4210e0:	adrp	x0, 462000 <program_name+0xfa8>
  4210e4:	add	x0, x0, #0x698
  4210e8:	ldr	x0, [x0]
  4210ec:	mov	x1, x0
  4210f0:	mov	x0, x2
  4210f4:	bl	404560 <xrealloc@plt>
  4210f8:	mov	x1, x0
  4210fc:	adrp	x0, 462000 <program_name+0xfa8>
  421100:	add	x0, x0, #0x690
  421104:	str	x1, [x0]
  421108:	adrp	x0, 462000 <program_name+0xfa8>
  42110c:	add	x0, x0, #0x690
  421110:	ldr	x1, [x0]
  421114:	adrp	x0, 462000 <program_name+0xfa8>
  421118:	add	x0, x0, #0x6a0
  42111c:	ldr	x0, [x0]
  421120:	add	x0, x1, x0
  421124:	strb	wzr, [x0]
  421128:	adrp	x0, 462000 <program_name+0xfa8>
  42112c:	add	x0, x0, #0x690
  421130:	ldr	x0, [x0]
  421134:	bl	4077e8 <ferror@plt+0x2bf8>
  421138:	nop
  42113c:	ldp	x29, x30, [sp], #16
  421140:	ret
  421144:	stp	x29, x30, [sp, #-64]!
  421148:	mov	x29, sp
  42114c:	str	x0, [sp, #24]
  421150:	adrp	x0, 462000 <program_name+0xfa8>
  421154:	add	x0, x0, #0x6c8
  421158:	ldr	w0, [x0]
  42115c:	cmp	w0, #0x0
  421160:	b.eq	4211cc <ferror@plt+0x1c5dc>  // b.none
  421164:	adrp	x0, 462000 <program_name+0xfa8>
  421168:	add	x0, x0, #0x6c8
  42116c:	ldr	w0, [x0]
  421170:	sub	w1, w0, #0x1
  421174:	adrp	x0, 462000 <program_name+0xfa8>
  421178:	add	x0, x0, #0x6c8
  42117c:	str	w1, [x0]
  421180:	adrp	x0, 462000 <program_name+0xfa8>
  421184:	add	x0, x0, #0x6c8
  421188:	ldr	w1, [x0]
  42118c:	ldr	x3, [sp, #24]
  421190:	adrp	x0, 462000 <program_name+0xfa8>
  421194:	add	x2, x0, #0x6b0
  421198:	sxtw	x1, w1
  42119c:	mov	x0, x1
  4211a0:	lsl	x0, x0, #1
  4211a4:	add	x0, x0, x1
  4211a8:	lsl	x0, x0, #3
  4211ac:	add	x0, x2, x0
  4211b0:	mov	x2, x3
  4211b4:	mov	x3, x0
  4211b8:	ldp	x0, x1, [x3]
  4211bc:	stp	x0, x1, [x2]
  4211c0:	ldr	x0, [x3, #16]
  4211c4:	str	x0, [x2, #16]
  4211c8:	b	4219fc <ferror@plt+0x1ce0c>
  4211cc:	ldr	x0, [sp, #24]
  4211d0:	str	xzr, [x0, #8]
  4211d4:	adrp	x0, 463000 <program_name+0x1fa8>
  4211d8:	add	x0, x0, #0x598
  4211dc:	ldr	w1, [x0]
  4211e0:	ldr	x0, [sp, #24]
  4211e4:	str	w1, [x0, #16]
  4211e8:	bl	420e08 <ferror@plt+0x1c218>
  4211ec:	str	w0, [sp, #56]
  4211f0:	ldr	w0, [sp, #56]
  4211f4:	cmp	w0, #0x22
  4211f8:	b.eq	421278 <ferror@plt+0x1c688>  // b.none
  4211fc:	ldr	w0, [sp, #56]
  421200:	cmp	w0, #0x22
  421204:	b.gt	42133c <ferror@plt+0x1c74c>
  421208:	ldr	w0, [sp, #56]
  42120c:	cmp	w0, #0x20
  421210:	b.eq	4219f4 <ferror@plt+0x1ce04>  // b.none
  421214:	ldr	w0, [sp, #56]
  421218:	cmp	w0, #0x20
  42121c:	b.gt	42133c <ferror@plt+0x1c74c>
  421220:	ldr	w0, [sp, #56]
  421224:	cmp	w0, #0xd
  421228:	b.eq	4219f4 <ferror@plt+0x1ce04>  // b.none
  42122c:	ldr	w0, [sp, #56]
  421230:	cmp	w0, #0xd
  421234:	b.gt	42133c <ferror@plt+0x1c74c>
  421238:	ldr	w0, [sp, #56]
  42123c:	cmp	w0, #0xa
  421240:	b.eq	421314 <ferror@plt+0x1c724>  // b.none
  421244:	ldr	w0, [sp, #56]
  421248:	cmp	w0, #0xa
  42124c:	b.gt	42133c <ferror@plt+0x1c74c>
  421250:	ldr	w0, [sp, #56]
  421254:	cmn	w0, #0x1
  421258:	b.eq	42126c <ferror@plt+0x1c67c>  // b.none
  42125c:	ldr	w0, [sp, #56]
  421260:	cmp	w0, #0x9
  421264:	b.eq	4219f4 <ferror@plt+0x1ce04>  // b.none
  421268:	b	42133c <ferror@plt+0x1c74c>
  42126c:	ldr	x0, [sp, #24]
  421270:	str	wzr, [x0]
  421274:	b	4219fc <ferror@plt+0x1ce0c>
  421278:	bl	420f28 <ferror@plt+0x1c338>
  42127c:	adrp	x0, 463000 <program_name+0x1fa8>
  421280:	add	x0, x0, #0x598
  421284:	ldr	w0, [x0]
  421288:	str	w0, [sp, #52]
  42128c:	bl	420e08 <ferror@plt+0x1c218>
  421290:	str	w0, [sp, #56]
  421294:	ldr	w0, [sp, #56]
  421298:	cmp	w0, #0x22
  42129c:	b.eq	4212fc <ferror@plt+0x1c70c>  // b.none
  4212a0:	ldr	w0, [sp, #56]
  4212a4:	cmn	w0, #0x1
  4212a8:	b.eq	4212fc <ferror@plt+0x1c70c>  // b.none
  4212ac:	ldr	w0, [sp, #56]
  4212b0:	cmp	w0, #0xa
  4212b4:	b.ne	4212c4 <ferror@plt+0x1c6d4>  // b.any
  4212b8:	bl	421000 <ferror@plt+0x1c410>
  4212bc:	bl	420f28 <ferror@plt+0x1c338>
  4212c0:	b	42128c <ferror@plt+0x1c69c>
  4212c4:	adrp	x0, 462000 <program_name+0xfa8>
  4212c8:	add	x0, x0, #0x6a0
  4212cc:	ldr	x0, [x0]
  4212d0:	cmp	x0, #0x0
  4212d4:	b.ne	4212f0 <ferror@plt+0x1c700>  // b.any
  4212d8:	ldr	w0, [sp, #56]
  4212dc:	cmp	w0, #0x20
  4212e0:	b.eq	42128c <ferror@plt+0x1c69c>  // b.none
  4212e4:	ldr	w0, [sp, #56]
  4212e8:	cmp	w0, #0x9
  4212ec:	b.eq	42128c <ferror@plt+0x1c69c>  // b.none
  4212f0:	ldr	w0, [sp, #56]
  4212f4:	bl	420f3c <ferror@plt+0x1c34c>
  4212f8:	b	42128c <ferror@plt+0x1c69c>
  4212fc:	bl	421000 <ferror@plt+0x1c410>
  421300:	adrp	x0, 462000 <program_name+0xfa8>
  421304:	add	x0, x0, #0x6a8
  421308:	ldr	w1, [sp, #52]
  42130c:	str	w1, [x0]
  421310:	b	4219f8 <ferror@plt+0x1ce08>
  421314:	adrp	x0, 462000 <program_name+0xfa8>
  421318:	add	x0, x0, #0x6ac
  42131c:	ldr	w1, [x0]
  421320:	adrp	x0, 462000 <program_name+0xfa8>
  421324:	add	x0, x0, #0x6a8
  421328:	ldr	w0, [x0]
  42132c:	cmp	w1, w0
  421330:	b.le	4219f4 <ferror@plt+0x1ce04>
  421334:	bl	407950 <ferror@plt+0x2d60>
  421338:	b	4219f4 <ferror@plt+0x1ce04>
  42133c:	ldr	x0, [sp, #24]
  421340:	ldr	w1, [x0, #16]
  421344:	adrp	x0, 462000 <program_name+0xfa8>
  421348:	add	x0, x0, #0x6ac
  42134c:	str	w1, [x0]
  421350:	ldr	w0, [sp, #56]
  421354:	cmp	w0, #0x7e
  421358:	b.gt	4219e4 <ferror@plt+0x1cdf4>
  42135c:	ldr	w0, [sp, #56]
  421360:	cmp	w0, #0x41
  421364:	b.ge	42139c <ferror@plt+0x1c7ac>  // b.tcont
  421368:	ldr	w0, [sp, #56]
  42136c:	cmp	w0, #0x23
  421370:	b.eq	4219bc <ferror@plt+0x1cdcc>  // b.none
  421374:	ldr	w0, [sp, #56]
  421378:	cmp	w0, #0x23
  42137c:	b.lt	4219e4 <ferror@plt+0x1cdf4>  // b.tstop
  421380:	ldr	w0, [sp, #56]
  421384:	cmp	w0, #0x40
  421388:	b.gt	4219e4 <ferror@plt+0x1cdf4>
  42138c:	ldr	w0, [sp, #56]
  421390:	cmp	w0, #0x24
  421394:	b.ge	4213e8 <ferror@plt+0x1c7f8>  // b.tcont
  421398:	b	4219e4 <ferror@plt+0x1cdf4>
  42139c:	ldr	w0, [sp, #56]
  4213a0:	sub	w0, w0, #0x41
  4213a4:	mov	x1, #0x1                   	// #1
  4213a8:	lsl	x0, x1, x0
  4213ac:	and	x1, x0, #0x3ffffff03ffffff
  4213b0:	cmp	x1, #0x0
  4213b4:	cset	w1, ne  // ne = any
  4213b8:	and	w1, w1, #0xff
  4213bc:	cmp	w1, #0x0
  4213c0:	b.ne	421704 <ferror@plt+0x1cb14>  // b.any
  4213c4:	mov	x1, #0x8000000             	// #134217728
  4213c8:	movk	x1, #0x2800, lsl #48
  4213cc:	and	x0, x0, x1
  4213d0:	cmp	x0, #0x0
  4213d4:	cset	w0, ne  // ne = any
  4213d8:	and	w0, w0, #0xff
  4213dc:	cmp	w0, #0x0
  4213e0:	b.ne	4215e4 <ferror@plt+0x1c9f4>  // b.any
  4213e4:	b	4219e4 <ferror@plt+0x1cdf4>
  4213e8:	ldr	w0, [sp, #56]
  4213ec:	sub	w0, w0, #0x24
  4213f0:	mov	x1, #0x1                   	// #1
  4213f4:	lsl	x0, x1, x0
  4213f8:	mov	x1, #0xbc6                 	// #3014
  4213fc:	movk	x1, #0x1f00, lsl #16
  421400:	and	x1, x0, x1
  421404:	cmp	x1, #0x0
  421408:	cset	w1, ne  // ne = any
  42140c:	and	w1, w1, #0xff
  421410:	cmp	w1, #0x0
  421414:	b.ne	4215e4 <ferror@plt+0x1c9f4>  // b.any
  421418:	and	x1, x0, #0x1
  42141c:	cmp	x1, #0x0
  421420:	cset	w1, ne  // ne = any
  421424:	and	w1, w1, #0xff
  421428:	cmp	w1, #0x0
  42142c:	b.ne	4219cc <ferror@plt+0x1cddc>  // b.any
  421430:	and	x0, x0, #0x8
  421434:	cmp	x0, #0x0
  421438:	cset	w0, ne  // ne = any
  42143c:	and	w0, w0, #0xff
  421440:	cmp	w0, #0x0
  421444:	b.eq	4219e4 <ferror@plt+0x1cdf4>  // b.none
  421448:	str	wzr, [sp, #60]
  42144c:	bl	420e08 <ferror@plt+0x1c218>
  421450:	str	w0, [sp, #56]
  421454:	ldr	w0, [sp, #56]
  421458:	cmn	w0, #0x1
  42145c:	b.eq	42152c <ferror@plt+0x1c93c>  // b.none
  421460:	ldr	w0, [sp, #56]
  421464:	cmp	w0, #0x27
  421468:	b.ne	42148c <ferror@plt+0x1c89c>  // b.any
  42146c:	bl	420e08 <ferror@plt+0x1c218>
  421470:	str	w0, [sp, #56]
  421474:	ldr	w0, [sp, #56]
  421478:	cmp	w0, #0x27
  42147c:	b.eq	42148c <ferror@plt+0x1c89c>  // b.none
  421480:	ldr	w0, [sp, #56]
  421484:	bl	420ec4 <ferror@plt+0x1c2d4>
  421488:	b	421530 <ferror@plt+0x1c940>
  42148c:	adrp	x0, 462000 <program_name+0xfa8>
  421490:	add	x0, x0, #0x6cc
  421494:	ldr	w0, [x0]
  421498:	ldr	w1, [sp, #60]
  42149c:	cmp	w1, w0
  4214a0:	b.lt	4214fc <ferror@plt+0x1c90c>  // b.tstop
  4214a4:	adrp	x0, 462000 <program_name+0xfa8>
  4214a8:	add	x0, x0, #0x6cc
  4214ac:	ldr	w0, [x0]
  4214b0:	add	w0, w0, #0x5
  4214b4:	lsl	w1, w0, #1
  4214b8:	adrp	x0, 462000 <program_name+0xfa8>
  4214bc:	add	x0, x0, #0x6cc
  4214c0:	str	w1, [x0]
  4214c4:	adrp	x0, 462000 <program_name+0xfa8>
  4214c8:	add	x0, x0, #0x6d0
  4214cc:	ldr	x2, [x0]
  4214d0:	adrp	x0, 462000 <program_name+0xfa8>
  4214d4:	add	x0, x0, #0x6cc
  4214d8:	ldr	w0, [x0]
  4214dc:	sxtw	x0, w0
  4214e0:	mov	x1, x0
  4214e4:	mov	x0, x2
  4214e8:	bl	404560 <xrealloc@plt>
  4214ec:	mov	x1, x0
  4214f0:	adrp	x0, 462000 <program_name+0xfa8>
  4214f4:	add	x0, x0, #0x6d0
  4214f8:	str	x1, [x0]
  4214fc:	adrp	x0, 462000 <program_name+0xfa8>
  421500:	add	x0, x0, #0x6d0
  421504:	ldr	x1, [x0]
  421508:	ldr	w0, [sp, #60]
  42150c:	add	w2, w0, #0x1
  421510:	str	w2, [sp, #60]
  421514:	sxtw	x0, w0
  421518:	add	x0, x1, x0
  42151c:	ldr	w1, [sp, #56]
  421520:	and	w1, w1, #0xff
  421524:	strb	w1, [x0]
  421528:	b	42144c <ferror@plt+0x1c85c>
  42152c:	nop
  421530:	adrp	x0, 462000 <program_name+0xfa8>
  421534:	add	x0, x0, #0x6cc
  421538:	ldr	w0, [x0]
  42153c:	ldr	w1, [sp, #60]
  421540:	cmp	w1, w0
  421544:	b.lt	4215a0 <ferror@plt+0x1c9b0>  // b.tstop
  421548:	adrp	x0, 462000 <program_name+0xfa8>
  42154c:	add	x0, x0, #0x6cc
  421550:	ldr	w0, [x0]
  421554:	add	w0, w0, #0x5
  421558:	lsl	w1, w0, #1
  42155c:	adrp	x0, 462000 <program_name+0xfa8>
  421560:	add	x0, x0, #0x6cc
  421564:	str	w1, [x0]
  421568:	adrp	x0, 462000 <program_name+0xfa8>
  42156c:	add	x0, x0, #0x6d0
  421570:	ldr	x2, [x0]
  421574:	adrp	x0, 462000 <program_name+0xfa8>
  421578:	add	x0, x0, #0x6cc
  42157c:	ldr	w0, [x0]
  421580:	sxtw	x0, w0
  421584:	mov	x1, x0
  421588:	mov	x0, x2
  42158c:	bl	404560 <xrealloc@plt>
  421590:	mov	x1, x0
  421594:	adrp	x0, 462000 <program_name+0xfa8>
  421598:	add	x0, x0, #0x6d0
  42159c:	str	x1, [x0]
  4215a0:	adrp	x0, 462000 <program_name+0xfa8>
  4215a4:	add	x0, x0, #0x6d0
  4215a8:	ldr	x1, [x0]
  4215ac:	ldrsw	x0, [sp, #60]
  4215b0:	add	x0, x1, x0
  4215b4:	strb	wzr, [x0]
  4215b8:	ldr	x0, [sp, #24]
  4215bc:	mov	w1, #0x3                   	// #3
  4215c0:	str	w1, [x0]
  4215c4:	adrp	x0, 462000 <program_name+0xfa8>
  4215c8:	add	x0, x0, #0x6d0
  4215cc:	ldr	x0, [x0]
  4215d0:	bl	404630 <xstrdup@plt>
  4215d4:	mov	x1, x0
  4215d8:	ldr	x0, [sp, #24]
  4215dc:	str	x1, [x0, #8]
  4215e0:	b	4219fc <ferror@plt+0x1ce0c>
  4215e4:	bl	420e08 <ferror@plt+0x1c218>
  4215e8:	str	w0, [sp, #48]
  4215ec:	ldr	w0, [sp, #48]
  4215f0:	cmp	w0, #0x7e
  4215f4:	b.eq	42165c <ferror@plt+0x1ca6c>  // b.none
  4215f8:	ldr	w0, [sp, #48]
  4215fc:	cmp	w0, #0x7e
  421600:	b.gt	4216b4 <ferror@plt+0x1cac4>
  421604:	ldr	w0, [sp, #48]
  421608:	cmp	w0, #0x40
  42160c:	b.gt	421650 <ferror@plt+0x1ca60>
  421610:	ldr	w0, [sp, #48]
  421614:	cmp	w0, #0x25
  421618:	b.lt	4216b4 <ferror@plt+0x1cac4>  // b.tstop
  42161c:	ldr	w0, [sp, #48]
  421620:	sub	w0, w0, #0x25
  421624:	mov	x1, #0x1                   	// #1
  421628:	lsl	x1, x1, x0
  42162c:	mov	x0, #0x5e3                 	// #1507
  421630:	movk	x0, #0xf80, lsl #16
  421634:	and	x0, x1, x0
  421638:	cmp	x0, #0x0
  42163c:	cset	w0, ne  // ne = any
  421640:	and	w0, w0, #0xff
  421644:	cmp	w0, #0x0
  421648:	b.ne	42165c <ferror@plt+0x1ca6c>  // b.any
  42164c:	b	4216b4 <ferror@plt+0x1cac4>
  421650:	ldr	w0, [sp, #48]
  421654:	cmp	w0, #0x7c
  421658:	b.ne	4216b4 <ferror@plt+0x1cac4>  // b.any
  42165c:	mov	x0, #0x3                   	// #3
  421660:	bl	404620 <xmalloc@plt>
  421664:	str	x0, [sp, #40]
  421668:	ldr	w0, [sp, #56]
  42166c:	and	w1, w0, #0xff
  421670:	ldr	x0, [sp, #40]
  421674:	strb	w1, [x0]
  421678:	ldr	x0, [sp, #40]
  42167c:	add	x0, x0, #0x1
  421680:	ldr	w1, [sp, #48]
  421684:	and	w1, w1, #0xff
  421688:	strb	w1, [x0]
  42168c:	ldr	x0, [sp, #40]
  421690:	add	x0, x0, #0x2
  421694:	strb	wzr, [x0]
  421698:	ldr	x0, [sp, #24]
  42169c:	mov	w1, #0x2                   	// #2
  4216a0:	str	w1, [x0]
  4216a4:	ldr	x0, [sp, #24]
  4216a8:	ldr	x1, [sp, #40]
  4216ac:	str	x1, [x0, #8]
  4216b0:	b	4219fc <ferror@plt+0x1ce0c>
  4216b4:	ldr	w0, [sp, #48]
  4216b8:	bl	420ec4 <ferror@plt+0x1c2d4>
  4216bc:	nop
  4216c0:	mov	x0, #0x2                   	// #2
  4216c4:	bl	404620 <xmalloc@plt>
  4216c8:	str	x0, [sp, #40]
  4216cc:	ldr	w0, [sp, #56]
  4216d0:	and	w1, w0, #0xff
  4216d4:	ldr	x0, [sp, #40]
  4216d8:	strb	w1, [x0]
  4216dc:	ldr	x0, [sp, #40]
  4216e0:	add	x0, x0, #0x1
  4216e4:	strb	wzr, [x0]
  4216e8:	ldr	x0, [sp, #24]
  4216ec:	mov	w1, #0x2                   	// #2
  4216f0:	str	w1, [x0]
  4216f4:	ldr	x0, [sp, #24]
  4216f8:	ldr	x1, [sp, #40]
  4216fc:	str	x1, [x0, #8]
  421700:	b	4219fc <ferror@plt+0x1ce0c>
  421704:	str	wzr, [sp, #60]
  421708:	adrp	x0, 462000 <program_name+0xfa8>
  42170c:	add	x0, x0, #0x6cc
  421710:	ldr	w0, [x0]
  421714:	ldr	w1, [sp, #60]
  421718:	cmp	w1, w0
  42171c:	b.lt	421778 <ferror@plt+0x1cb88>  // b.tstop
  421720:	adrp	x0, 462000 <program_name+0xfa8>
  421724:	add	x0, x0, #0x6cc
  421728:	ldr	w0, [x0]
  42172c:	add	w0, w0, #0x5
  421730:	lsl	w1, w0, #1
  421734:	adrp	x0, 462000 <program_name+0xfa8>
  421738:	add	x0, x0, #0x6cc
  42173c:	str	w1, [x0]
  421740:	adrp	x0, 462000 <program_name+0xfa8>
  421744:	add	x0, x0, #0x6d0
  421748:	ldr	x2, [x0]
  42174c:	adrp	x0, 462000 <program_name+0xfa8>
  421750:	add	x0, x0, #0x6cc
  421754:	ldr	w0, [x0]
  421758:	sxtw	x0, w0
  42175c:	mov	x1, x0
  421760:	mov	x0, x2
  421764:	bl	404560 <xrealloc@plt>
  421768:	mov	x1, x0
  42176c:	adrp	x0, 462000 <program_name+0xfa8>
  421770:	add	x0, x0, #0x6d0
  421774:	str	x1, [x0]
  421778:	adrp	x0, 462000 <program_name+0xfa8>
  42177c:	add	x0, x0, #0x6d0
  421780:	ldr	x1, [x0]
  421784:	ldr	w0, [sp, #60]
  421788:	add	w2, w0, #0x1
  42178c:	str	w2, [sp, #60]
  421790:	sxtw	x0, w0
  421794:	add	x0, x1, x0
  421798:	ldr	w1, [sp, #56]
  42179c:	and	w1, w1, #0xff
  4217a0:	strb	w1, [x0]
  4217a4:	bl	420e08 <ferror@plt+0x1c218>
  4217a8:	str	w0, [sp, #56]
  4217ac:	ldr	w0, [sp, #56]
  4217b0:	cmp	w0, #0x7a
  4217b4:	b.gt	4218e4 <ferror@plt+0x1ccf4>
  4217b8:	ldr	w0, [sp, #56]
  4217bc:	cmp	w0, #0x61
  4217c0:	b.ge	421910 <ferror@plt+0x1cd20>  // b.tcont
  4217c4:	ldr	w0, [sp, #56]
  4217c8:	cmp	w0, #0x5a
  4217cc:	b.gt	4218e4 <ferror@plt+0x1ccf4>
  4217d0:	ldr	w0, [sp, #56]
  4217d4:	cmp	w0, #0x41
  4217d8:	b.ge	421910 <ferror@plt+0x1cd20>  // b.tcont
  4217dc:	ldr	w0, [sp, #56]
  4217e0:	cmp	w0, #0x39
  4217e4:	b.gt	4217f8 <ferror@plt+0x1cc08>
  4217e8:	ldr	w0, [sp, #56]
  4217ec:	cmp	w0, #0x30
  4217f0:	b.ge	421910 <ferror@plt+0x1cd20>  // b.tcont
  4217f4:	b	4218e4 <ferror@plt+0x1ccf4>
  4217f8:	ldr	w0, [sp, #56]
  4217fc:	cmp	w0, #0x3a
  421800:	b.ne	4218e4 <ferror@plt+0x1ccf4>  // b.any
  421804:	adrp	x0, 462000 <program_name+0xfa8>
  421808:	add	x0, x0, #0x6cc
  42180c:	ldr	w0, [x0]
  421810:	ldr	w1, [sp, #60]
  421814:	cmp	w1, w0
  421818:	b.lt	421874 <ferror@plt+0x1cc84>  // b.tstop
  42181c:	adrp	x0, 462000 <program_name+0xfa8>
  421820:	add	x0, x0, #0x6cc
  421824:	ldr	w0, [x0]
  421828:	add	w0, w0, #0x5
  42182c:	lsl	w1, w0, #1
  421830:	adrp	x0, 462000 <program_name+0xfa8>
  421834:	add	x0, x0, #0x6cc
  421838:	str	w1, [x0]
  42183c:	adrp	x0, 462000 <program_name+0xfa8>
  421840:	add	x0, x0, #0x6d0
  421844:	ldr	x2, [x0]
  421848:	adrp	x0, 462000 <program_name+0xfa8>
  42184c:	add	x0, x0, #0x6cc
  421850:	ldr	w0, [x0]
  421854:	sxtw	x0, w0
  421858:	mov	x1, x0
  42185c:	mov	x0, x2
  421860:	bl	404560 <xrealloc@plt>
  421864:	mov	x1, x0
  421868:	adrp	x0, 462000 <program_name+0xfa8>
  42186c:	add	x0, x0, #0x6d0
  421870:	str	x1, [x0]
  421874:	adrp	x0, 462000 <program_name+0xfa8>
  421878:	add	x0, x0, #0x6d0
  42187c:	ldr	x1, [x0]
  421880:	ldr	w0, [sp, #60]
  421884:	add	w2, w0, #0x1
  421888:	str	w2, [sp, #60]
  42188c:	sxtw	x0, w0
  421890:	add	x0, x1, x0
  421894:	ldr	w1, [sp, #56]
  421898:	and	w1, w1, #0xff
  42189c:	strb	w1, [x0]
  4218a0:	bl	420e08 <ferror@plt+0x1c218>
  4218a4:	str	w0, [sp, #56]
  4218a8:	ldr	w0, [sp, #56]
  4218ac:	cmp	w0, #0x5a
  4218b0:	b.gt	4218c4 <ferror@plt+0x1ccd4>
  4218b4:	ldr	w0, [sp, #56]
  4218b8:	cmp	w0, #0x41
  4218bc:	b.ge	421918 <ferror@plt+0x1cd28>  // b.tcont
  4218c0:	b	4218d4 <ferror@plt+0x1cce4>
  4218c4:	ldr	w0, [sp, #56]
  4218c8:	sub	w0, w0, #0x61
  4218cc:	cmp	w0, #0x19
  4218d0:	b.ls	421918 <ferror@plt+0x1cd28>  // b.plast
  4218d4:	ldr	w0, [sp, #56]
  4218d8:	bl	420ec4 <ferror@plt+0x1c2d4>
  4218dc:	nop
  4218e0:	b	4218f0 <ferror@plt+0x1cd00>
  4218e4:	ldr	w0, [sp, #56]
  4218e8:	bl	420ec4 <ferror@plt+0x1c2d4>
  4218ec:	nop
  4218f0:	nop
  4218f4:	adrp	x0, 462000 <program_name+0xfa8>
  4218f8:	add	x0, x0, #0x6cc
  4218fc:	ldr	w0, [x0]
  421900:	ldr	w1, [sp, #60]
  421904:	cmp	w1, w0
  421908:	b.lt	421978 <ferror@plt+0x1cd88>  // b.tstop
  42190c:	b	421920 <ferror@plt+0x1cd30>
  421910:	nop
  421914:	b	421708 <ferror@plt+0x1cb18>
  421918:	nop
  42191c:	b	421708 <ferror@plt+0x1cb18>
  421920:	adrp	x0, 462000 <program_name+0xfa8>
  421924:	add	x0, x0, #0x6cc
  421928:	ldr	w0, [x0]
  42192c:	add	w0, w0, #0x5
  421930:	lsl	w1, w0, #1
  421934:	adrp	x0, 462000 <program_name+0xfa8>
  421938:	add	x0, x0, #0x6cc
  42193c:	str	w1, [x0]
  421940:	adrp	x0, 462000 <program_name+0xfa8>
  421944:	add	x0, x0, #0x6d0
  421948:	ldr	x2, [x0]
  42194c:	adrp	x0, 462000 <program_name+0xfa8>
  421950:	add	x0, x0, #0x6cc
  421954:	ldr	w0, [x0]
  421958:	sxtw	x0, w0
  42195c:	mov	x1, x0
  421960:	mov	x0, x2
  421964:	bl	404560 <xrealloc@plt>
  421968:	mov	x1, x0
  42196c:	adrp	x0, 462000 <program_name+0xfa8>
  421970:	add	x0, x0, #0x6d0
  421974:	str	x1, [x0]
  421978:	adrp	x0, 462000 <program_name+0xfa8>
  42197c:	add	x0, x0, #0x6d0
  421980:	ldr	x1, [x0]
  421984:	ldrsw	x0, [sp, #60]
  421988:	add	x0, x1, x0
  42198c:	strb	wzr, [x0]
  421990:	adrp	x0, 462000 <program_name+0xfa8>
  421994:	add	x0, x0, #0x6d0
  421998:	ldr	x0, [x0]
  42199c:	bl	404630 <xstrdup@plt>
  4219a0:	mov	x1, x0
  4219a4:	ldr	x0, [sp, #24]
  4219a8:	str	x1, [x0, #8]
  4219ac:	ldr	x0, [sp, #24]
  4219b0:	mov	w1, #0x2                   	// #2
  4219b4:	str	w1, [x0]
  4219b8:	b	4219fc <ferror@plt+0x1ce0c>
  4219bc:	ldr	x0, [sp, #24]
  4219c0:	mov	w1, #0x1                   	// #1
  4219c4:	str	w1, [x0]
  4219c8:	b	4219fc <ferror@plt+0x1ce0c>
  4219cc:	bl	420e08 <ferror@plt+0x1c218>
  4219d0:	str	w0, [sp, #56]
  4219d4:	ldr	x0, [sp, #24]
  4219d8:	mov	w1, #0x4                   	// #4
  4219dc:	str	w1, [x0]
  4219e0:	b	4219fc <ferror@plt+0x1ce0c>
  4219e4:	ldr	x0, [sp, #24]
  4219e8:	mov	w1, #0x4                   	// #4
  4219ec:	str	w1, [x0]
  4219f0:	b	4219fc <ferror@plt+0x1ce0c>
  4219f4:	nop
  4219f8:	b	4211d4 <ferror@plt+0x1c5e4>
  4219fc:	ldp	x29, x30, [sp], #64
  421a00:	ret
  421a04:	stp	x29, x30, [sp, #-32]!
  421a08:	mov	x29, sp
  421a0c:	str	x0, [sp, #24]
  421a10:	ldr	x0, [sp, #24]
  421a14:	ldr	w0, [x0]
  421a18:	cmp	w0, #0x0
  421a1c:	b.eq	421a90 <ferror@plt+0x1cea0>  // b.none
  421a20:	adrp	x0, 462000 <program_name+0xfa8>
  421a24:	add	x0, x0, #0x6c8
  421a28:	ldr	w0, [x0]
  421a2c:	cmp	w0, #0x1
  421a30:	b.ne	421a38 <ferror@plt+0x1ce48>  // b.any
  421a34:	bl	4047b0 <abort@plt>
  421a38:	adrp	x0, 462000 <program_name+0xfa8>
  421a3c:	add	x0, x0, #0x6c8
  421a40:	ldr	w0, [x0]
  421a44:	add	w2, w0, #0x1
  421a48:	adrp	x1, 462000 <program_name+0xfa8>
  421a4c:	add	x1, x1, #0x6c8
  421a50:	str	w2, [x1]
  421a54:	adrp	x1, 462000 <program_name+0xfa8>
  421a58:	add	x2, x1, #0x6b0
  421a5c:	sxtw	x1, w0
  421a60:	mov	x0, x1
  421a64:	lsl	x0, x0, #1
  421a68:	add	x0, x0, x1
  421a6c:	lsl	x0, x0, #3
  421a70:	add	x1, x2, x0
  421a74:	ldr	x0, [sp, #24]
  421a78:	mov	x2, x1
  421a7c:	mov	x3, x0
  421a80:	ldp	x0, x1, [x3]
  421a84:	stp	x0, x1, [x2]
  421a88:	ldr	x0, [x3, #16]
  421a8c:	str	x0, [x2, #16]
  421a90:	nop
  421a94:	ldp	x29, x30, [sp], #32
  421a98:	ret
  421a9c:	stp	x29, x30, [sp, #-64]!
  421aa0:	mov	x29, sp
  421aa4:	str	x0, [sp, #24]
  421aa8:	ldr	x0, [sp, #24]
  421aac:	bl	421144 <ferror@plt+0x1c554>
  421ab0:	ldr	x0, [sp, #24]
  421ab4:	ldr	w0, [x0]
  421ab8:	cmp	w0, #0x1
  421abc:	b.ne	421b04 <ferror@plt+0x1cf14>  // b.any
  421ac0:	add	x0, sp, #0x28
  421ac4:	bl	421144 <ferror@plt+0x1c554>
  421ac8:	ldr	w0, [sp, #40]
  421acc:	cmp	w0, #0x2
  421ad0:	b.eq	421ae0 <ferror@plt+0x1cef0>  // b.none
  421ad4:	ldr	w0, [sp, #40]
  421ad8:	cmp	w0, #0x3
  421adc:	b.ne	421afc <ferror@plt+0x1cf0c>  // b.any
  421ae0:	ldr	x0, [sp, #24]
  421ae4:	mov	w1, #0x3                   	// #3
  421ae8:	str	w1, [x0]
  421aec:	ldr	x1, [sp, #48]
  421af0:	ldr	x0, [sp, #24]
  421af4:	str	x1, [x0, #8]
  421af8:	b	421b04 <ferror@plt+0x1cf14>
  421afc:	add	x0, sp, #0x28
  421b00:	bl	421a04 <ferror@plt+0x1ce14>
  421b04:	nop
  421b08:	ldp	x29, x30, [sp], #64
  421b0c:	ret
  421b10:	sub	sp, sp, #0xb0
  421b14:	stp	x29, x30, [sp, #16]
  421b18:	add	x29, sp, #0x10
  421b1c:	str	x0, [sp, #72]
  421b20:	str	x1, [sp, #64]
  421b24:	str	x2, [sp, #56]
  421b28:	str	x3, [sp, #48]
  421b2c:	str	x4, [sp, #40]
  421b30:	ldr	x0, [sp, #40]
  421b34:	ldr	x0, [x0]
  421b38:	ldr	x0, [x0]
  421b3c:	ldr	x0, [x0, #8]
  421b40:	str	x0, [sp, #152]
  421b44:	adrp	x0, 462000 <program_name+0xfa8>
  421b48:	add	x0, x0, #0x688
  421b4c:	ldr	x1, [sp, #72]
  421b50:	str	x1, [x0]
  421b54:	adrp	x0, 463000 <program_name+0x1fa8>
  421b58:	add	x0, x0, #0x590
  421b5c:	ldr	x1, [sp, #64]
  421b60:	str	x1, [x0]
  421b64:	ldr	x0, [sp, #56]
  421b68:	bl	404630 <xstrdup@plt>
  421b6c:	mov	x1, x0
  421b70:	adrp	x0, 463000 <program_name+0x1fa8>
  421b74:	add	x0, x0, #0x588
  421b78:	str	x1, [x0]
  421b7c:	adrp	x0, 463000 <program_name+0x1fa8>
  421b80:	add	x0, x0, #0x598
  421b84:	mov	w1, #0x1                   	// #1
  421b88:	str	w1, [x0]
  421b8c:	adrp	x0, 462000 <program_name+0xfa8>
  421b90:	add	x0, x0, #0x6a8
  421b94:	mov	w1, #0xffffffff            	// #-1
  421b98:	str	w1, [x0]
  421b9c:	adrp	x0, 462000 <program_name+0xfa8>
  421ba0:	add	x0, x0, #0x6ac
  421ba4:	mov	w1, #0xffffffff            	// #-1
  421ba8:	str	w1, [x0]
  421bac:	str	xzr, [sp, #160]
  421bb0:	str	wzr, [sp, #172]
  421bb4:	add	x0, sp, #0x80
  421bb8:	bl	421a9c <ferror@plt+0x1ceac>
  421bbc:	ldr	w0, [sp, #128]
  421bc0:	cmp	w0, #0x4
  421bc4:	b.eq	421e44 <ferror@plt+0x1d254>  // b.none
  421bc8:	cmp	w0, #0x4
  421bcc:	b.hi	421e4c <ferror@plt+0x1d25c>  // b.pmore
  421bd0:	cmp	w0, #0x3
  421bd4:	b.eq	421cd0 <ferror@plt+0x1d0e0>  // b.none
  421bd8:	cmp	w0, #0x3
  421bdc:	b.hi	421e4c <ferror@plt+0x1d25c>  // b.pmore
  421be0:	cmp	w0, #0x2
  421be4:	b.eq	421c04 <ferror@plt+0x1d014>  // b.none
  421be8:	cmp	w0, #0x2
  421bec:	b.hi	421e4c <ferror@plt+0x1d25c>  // b.pmore
  421bf0:	cmp	w0, #0x0
  421bf4:	b.eq	421e50 <ferror@plt+0x1d260>  // b.none
  421bf8:	cmp	w0, #0x1
  421bfc:	b.eq	421e44 <ferror@plt+0x1d254>  // b.none
  421c00:	b	421e4c <ferror@plt+0x1d25c>
  421c04:	ldr	x2, [sp, #136]
  421c08:	adrp	x0, 444000 <ferror@plt+0x3f410>
  421c0c:	add	x1, x0, #0xe18
  421c10:	mov	x0, x2
  421c14:	bl	404840 <strcmp@plt>
  421c18:	cmp	w0, #0x0
  421c1c:	b.eq	421cbc <ferror@plt+0x1d0cc>  // b.none
  421c20:	ldr	x2, [sp, #136]
  421c24:	adrp	x0, 444000 <ferror@plt+0x3f410>
  421c28:	add	x1, x0, #0xe20
  421c2c:	mov	x0, x2
  421c30:	bl	404840 <strcmp@plt>
  421c34:	cmp	w0, #0x0
  421c38:	b.ne	421c48 <ferror@plt+0x1d058>  // b.any
  421c3c:	ldr	w0, [sp, #172]
  421c40:	cmp	w0, #0x1
  421c44:	b.eq	421cb4 <ferror@plt+0x1d0c4>  // b.none
  421c48:	ldr	x2, [sp, #136]
  421c4c:	adrp	x0, 444000 <ferror@plt+0x3f410>
  421c50:	add	x1, x0, #0xe28
  421c54:	mov	x0, x2
  421c58:	bl	404840 <strcmp@plt>
  421c5c:	cmp	w0, #0x0
  421c60:	b.ne	421c70 <ferror@plt+0x1d080>  // b.any
  421c64:	ldr	w0, [sp, #172]
  421c68:	cmp	w0, #0x1
  421c6c:	b.eq	421ca8 <ferror@plt+0x1d0b8>  // b.none
  421c70:	ldr	x2, [sp, #136]
  421c74:	adrp	x0, 444000 <ferror@plt+0x3f410>
  421c78:	add	x1, x0, #0xe30
  421c7c:	mov	x0, x2
  421c80:	bl	404840 <strcmp@plt>
  421c84:	cmp	w0, #0x0
  421c88:	b.ne	421ca0 <ferror@plt+0x1d0b0>  // b.any
  421c8c:	ldr	w0, [sp, #172]
  421c90:	cmp	w0, #0x4
  421c94:	b.ne	421ca0 <ferror@plt+0x1d0b0>  // b.any
  421c98:	mov	w0, #0x5                   	// #5
  421c9c:	b	421cb0 <ferror@plt+0x1d0c0>
  421ca0:	mov	w0, #0x0                   	// #0
  421ca4:	b	421cb0 <ferror@plt+0x1d0c0>
  421ca8:	mov	w0, #0x3                   	// #3
  421cac:	b	421cc0 <ferror@plt+0x1d0d0>
  421cb0:	b	421cc0 <ferror@plt+0x1d0d0>
  421cb4:	mov	w0, #0x2                   	// #2
  421cb8:	b	421cc0 <ferror@plt+0x1d0d0>
  421cbc:	mov	w0, #0x1                   	// #1
  421cc0:	str	w0, [sp, #172]
  421cc4:	ldr	x0, [sp, #136]
  421cc8:	bl	4048f0 <free@plt>
  421ccc:	b	421e54 <ferror@plt+0x1d264>
  421cd0:	ldr	w0, [sp, #172]
  421cd4:	cmp	w0, #0x2
  421cd8:	b.ne	421d44 <ferror@plt+0x1d154>  // b.any
  421cdc:	adrp	x0, 463000 <program_name+0x1fa8>
  421ce0:	add	x0, x0, #0x588
  421ce4:	ldr	x0, [x0]
  421ce8:	str	x0, [sp, #112]
  421cec:	ldr	w0, [sp, #144]
  421cf0:	sxtw	x0, w0
  421cf4:	str	x0, [sp, #120]
  421cf8:	ldr	x1, [sp, #136]
  421cfc:	adrp	x0, 463000 <program_name+0x1fa8>
  421d00:	add	x0, x0, #0x558
  421d04:	ldr	x3, [x0]
  421d08:	add	x2, sp, #0x70
  421d0c:	adrp	x0, 461000 <sentence_end_required_spaces>
  421d10:	add	x0, x0, #0xb10
  421d14:	strb	wzr, [sp]
  421d18:	mov	x7, x3
  421d1c:	mov	x6, #0x0                   	// #0
  421d20:	mov	x5, x2
  421d24:	ldr	w4, [x0]
  421d28:	mov	w3, #0x0                   	// #0
  421d2c:	mov	x2, x1
  421d30:	mov	x1, #0x0                   	// #0
  421d34:	ldr	x0, [sp, #152]
  421d38:	bl	40ce94 <ferror@plt+0x82a4>
  421d3c:	str	wzr, [sp, #172]
  421d40:	b	421e54 <ferror@plt+0x1d264>
  421d44:	ldr	w0, [sp, #172]
  421d48:	cmp	w0, #0x3
  421d4c:	b.ne	421dc0 <ferror@plt+0x1d1d0>  // b.any
  421d50:	adrp	x0, 463000 <program_name+0x1fa8>
  421d54:	add	x0, x0, #0x588
  421d58:	ldr	x0, [x0]
  421d5c:	str	x0, [sp, #96]
  421d60:	ldr	w0, [sp, #144]
  421d64:	sxtw	x0, w0
  421d68:	str	x0, [sp, #104]
  421d6c:	ldr	x1, [sp, #136]
  421d70:	adrp	x0, 463000 <program_name+0x1fa8>
  421d74:	add	x0, x0, #0x558
  421d78:	ldr	x3, [x0]
  421d7c:	add	x2, sp, #0x60
  421d80:	adrp	x0, 461000 <sentence_end_required_spaces>
  421d84:	add	x0, x0, #0xb10
  421d88:	strb	wzr, [sp]
  421d8c:	mov	x7, x3
  421d90:	mov	x6, #0x0                   	// #0
  421d94:	mov	x5, x2
  421d98:	ldr	w4, [x0]
  421d9c:	mov	w3, #0x0                   	// #0
  421da0:	mov	x2, x1
  421da4:	mov	x1, #0x0                   	// #0
  421da8:	ldr	x0, [sp, #152]
  421dac:	bl	40ce94 <ferror@plt+0x82a4>
  421db0:	str	x0, [sp, #160]
  421db4:	mov	w0, #0x4                   	// #4
  421db8:	str	w0, [sp, #172]
  421dbc:	b	421e54 <ferror@plt+0x1d264>
  421dc0:	ldr	w0, [sp, #172]
  421dc4:	cmp	w0, #0x5
  421dc8:	b.ne	421e34 <ferror@plt+0x1d244>  // b.any
  421dcc:	adrp	x0, 463000 <program_name+0x1fa8>
  421dd0:	add	x0, x0, #0x588
  421dd4:	ldr	x0, [x0]
  421dd8:	str	x0, [sp, #80]
  421ddc:	ldr	w0, [sp, #144]
  421de0:	sxtw	x0, w0
  421de4:	str	x0, [sp, #88]
  421de8:	ldr	x0, [sp, #160]
  421dec:	cmp	x0, #0x0
  421df0:	b.eq	421e2c <ferror@plt+0x1d23c>  // b.none
  421df4:	ldr	x1, [sp, #136]
  421df8:	adrp	x0, 463000 <program_name+0x1fa8>
  421dfc:	add	x0, x0, #0x558
  421e00:	ldr	x3, [x0]
  421e04:	add	x2, sp, #0x50
  421e08:	adrp	x0, 461000 <sentence_end_required_spaces>
  421e0c:	add	x0, x0, #0xb10
  421e10:	mov	w6, #0x0                   	// #0
  421e14:	mov	x5, x3
  421e18:	mov	x4, x2
  421e1c:	ldr	w3, [x0]
  421e20:	mov	w2, #0x0                   	// #0
  421e24:	ldr	x0, [sp, #160]
  421e28:	bl	40dba4 <ferror@plt+0x8fb4>
  421e2c:	str	wzr, [sp, #172]
  421e30:	b	421e54 <ferror@plt+0x1d264>
  421e34:	str	wzr, [sp, #172]
  421e38:	ldr	x0, [sp, #136]
  421e3c:	bl	4048f0 <free@plt>
  421e40:	b	421e54 <ferror@plt+0x1d264>
  421e44:	str	wzr, [sp, #172]
  421e48:	b	421e54 <ferror@plt+0x1d264>
  421e4c:	bl	4047b0 <abort@plt>
  421e50:	nop
  421e54:	ldr	w0, [sp, #128]
  421e58:	cmp	w0, #0x0
  421e5c:	b.ne	421bb4 <ferror@plt+0x1cfc4>  // b.any
  421e60:	adrp	x0, 462000 <program_name+0xfa8>
  421e64:	add	x0, x0, #0x688
  421e68:	str	xzr, [x0]
  421e6c:	adrp	x0, 463000 <program_name+0x1fa8>
  421e70:	add	x0, x0, #0x590
  421e74:	str	xzr, [x0]
  421e78:	adrp	x0, 463000 <program_name+0x1fa8>
  421e7c:	add	x0, x0, #0x588
  421e80:	str	xzr, [x0]
  421e84:	adrp	x0, 463000 <program_name+0x1fa8>
  421e88:	add	x0, x0, #0x598
  421e8c:	str	wzr, [x0]
  421e90:	ldp	x29, x30, [sp, #16]
  421e94:	add	sp, sp, #0xb0
  421e98:	ret
  421e9c:	sub	sp, sp, #0x10
  421ea0:	str	x0, [sp, #8]
  421ea4:	ldr	x0, [sp, #8]
  421ea8:	cmp	x0, #0x0
  421eac:	b.eq	421ec4 <ferror@plt+0x1d2d4>  // b.none
  421eb0:	ldr	x0, [sp, #8]
  421eb4:	ldr	w0, [x0]
  421eb8:	add	w1, w0, #0x1
  421ebc:	ldr	x0, [sp, #8]
  421ec0:	str	w1, [x0]
  421ec4:	ldr	x0, [sp, #8]
  421ec8:	add	sp, sp, #0x10
  421ecc:	ret
  421ed0:	stp	x29, x30, [sp, #-32]!
  421ed4:	mov	x29, sp
  421ed8:	str	x0, [sp, #24]
  421edc:	ldr	x0, [sp, #24]
  421ee0:	cmp	x0, #0x0
  421ee4:	b.eq	421f24 <ferror@plt+0x1d334>  // b.none
  421ee8:	ldr	x0, [sp, #24]
  421eec:	ldr	w0, [x0]
  421ef0:	cmp	w0, #0x1
  421ef4:	b.ls	421f10 <ferror@plt+0x1d320>  // b.plast
  421ef8:	ldr	x0, [sp, #24]
  421efc:	ldr	w0, [x0]
  421f00:	sub	w1, w0, #0x1
  421f04:	ldr	x0, [sp, #24]
  421f08:	str	w1, [x0]
  421f0c:	b	421f24 <ferror@plt+0x1d334>
  421f10:	ldr	x0, [sp, #24]
  421f14:	add	x0, x0, #0x8
  421f18:	bl	404340 <string_list_destroy@plt>
  421f1c:	ldr	x0, [sp, #24]
  421f20:	bl	4048f0 <free@plt>
  421f24:	nop
  421f28:	ldp	x29, x30, [sp], #32
  421f2c:	ret
  421f30:	adrp	x0, 462000 <program_name+0xfa8>
  421f34:	add	x0, x0, #0x6d8
  421f38:	mov	w1, #0x1                   	// #1
  421f3c:	strb	w1, [x0]
  421f40:	nop
  421f44:	ret
  421f48:	stp	x29, x30, [sp, #-96]!
  421f4c:	mov	x29, sp
  421f50:	str	x0, [sp, #24]
  421f54:	ldr	x0, [sp, #24]
  421f58:	cmp	x0, #0x0
  421f5c:	b.ne	421f70 <ferror@plt+0x1d380>  // b.any
  421f60:	adrp	x0, 460000 <default_parse_debrief>
  421f64:	add	x0, x0, #0xded
  421f68:	strb	wzr, [x0]
  421f6c:	b	422004 <ferror@plt+0x1d414>
  421f70:	adrp	x0, 462000 <program_name+0xfa8>
  421f74:	add	x0, x0, #0x6e0
  421f78:	ldr	x0, [x0, #24]
  421f7c:	cmp	x0, #0x0
  421f80:	b.ne	421f94 <ferror@plt+0x1d3a4>  // b.any
  421f84:	mov	x1, #0x64                  	// #100
  421f88:	adrp	x0, 462000 <program_name+0xfa8>
  421f8c:	add	x0, x0, #0x6e0
  421f90:	bl	404370 <hash_init@plt>
  421f94:	add	x1, sp, #0x20
  421f98:	add	x0, sp, #0x50
  421f9c:	mov	x2, x1
  421fa0:	mov	x1, x0
  421fa4:	ldr	x0, [sp, #24]
  421fa8:	bl	40a8b8 <ferror@plt+0x5cc8>
  421fac:	mov	w1, #0x3a                  	// #58
  421fb0:	ldr	x0, [sp, #24]
  421fb4:	bl	404960 <strchr@plt>
  421fb8:	str	x0, [sp, #88]
  421fbc:	ldr	x0, [sp, #88]
  421fc0:	cmp	x0, #0x0
  421fc4:	b.eq	421fd8 <ferror@plt+0x1d3e8>  // b.none
  421fc8:	ldr	x0, [sp, #80]
  421fcc:	ldr	x1, [sp, #88]
  421fd0:	cmp	x1, x0
  421fd4:	b.cc	422004 <ferror@plt+0x1d414>  // b.lo, b.ul, b.last
  421fd8:	ldr	x1, [sp, #80]
  421fdc:	ldr	x0, [sp, #24]
  421fe0:	sub	x0, x1, x0
  421fe4:	mov	x1, x0
  421fe8:	add	x0, sp, #0x20
  421fec:	mov	x3, x0
  421ff0:	mov	x2, x1
  421ff4:	ldr	x1, [sp, #24]
  421ff8:	adrp	x0, 462000 <program_name+0xfa8>
  421ffc:	add	x0, x0, #0x6e0
  422000:	bl	40ae20 <ferror@plt+0x6230>
  422004:	nop
  422008:	ldp	x29, x30, [sp], #96
  42200c:	ret
  422010:	stp	x29, x30, [sp, #-16]!
  422014:	mov	x29, sp
  422018:	adrp	x0, 460000 <default_parse_debrief>
  42201c:	add	x0, x0, #0xded
  422020:	ldrb	w0, [x0]
  422024:	cmp	w0, #0x0
  422028:	b.eq	4220a4 <ferror@plt+0x1d4b4>  // b.none
  42202c:	adrp	x0, 444000 <ferror@plt+0x3f410>
  422030:	add	x0, x0, #0xe38
  422034:	bl	421f48 <ferror@plt+0x1d358>
  422038:	adrp	x0, 444000 <ferror@plt+0x3f410>
  42203c:	add	x0, x0, #0xe58
  422040:	bl	421f48 <ferror@plt+0x1d358>
  422044:	adrp	x0, 444000 <ferror@plt+0x3f410>
  422048:	add	x0, x0, #0xe78
  42204c:	bl	421f48 <ferror@plt+0x1d358>
  422050:	adrp	x0, 444000 <ferror@plt+0x3f410>
  422054:	add	x0, x0, #0xe98
  422058:	bl	421f48 <ferror@plt+0x1d358>
  42205c:	adrp	x0, 444000 <ferror@plt+0x3f410>
  422060:	add	x0, x0, #0xec0
  422064:	bl	421f48 <ferror@plt+0x1d358>
  422068:	adrp	x0, 444000 <ferror@plt+0x3f410>
  42206c:	add	x0, x0, #0xec8
  422070:	bl	421f48 <ferror@plt+0x1d358>
  422074:	adrp	x0, 444000 <ferror@plt+0x3f410>
  422078:	add	x0, x0, #0xed8
  42207c:	bl	421f48 <ferror@plt+0x1d358>
  422080:	adrp	x0, 444000 <ferror@plt+0x3f410>
  422084:	add	x0, x0, #0xee8
  422088:	bl	421f48 <ferror@plt+0x1d358>
  42208c:	adrp	x0, 444000 <ferror@plt+0x3f410>
  422090:	add	x0, x0, #0xf00
  422094:	bl	421f48 <ferror@plt+0x1d358>
  422098:	adrp	x0, 460000 <default_parse_debrief>
  42209c:	add	x0, x0, #0xded
  4220a0:	strb	wzr, [x0]
  4220a4:	nop
  4220a8:	ldp	x29, x30, [sp], #16
  4220ac:	ret
  4220b0:	stp	x29, x30, [sp, #-16]!
  4220b4:	mov	x29, sp
  4220b8:	adrp	x0, 444000 <ferror@plt+0x3f410>
  4220bc:	add	x0, x0, #0xf10
  4220c0:	bl	406ea4 <ferror@plt+0x22b4>
  4220c4:	adrp	x0, 444000 <ferror@plt+0x3f410>
  4220c8:	add	x0, x0, #0xf40
  4220cc:	bl	406ea4 <ferror@plt+0x22b4>
  4220d0:	adrp	x0, 444000 <ferror@plt+0x3f410>
  4220d4:	add	x0, x0, #0xf70
  4220d8:	bl	406ea4 <ferror@plt+0x22b4>
  4220dc:	adrp	x0, 444000 <ferror@plt+0x3f410>
  4220e0:	add	x0, x0, #0xfa0
  4220e4:	bl	406ea4 <ferror@plt+0x22b4>
  4220e8:	adrp	x0, 444000 <ferror@plt+0x3f410>
  4220ec:	add	x0, x0, #0xfd0
  4220f0:	bl	406ea4 <ferror@plt+0x22b4>
  4220f4:	adrp	x0, 445000 <ferror@plt+0x40410>
  4220f8:	add	x0, x0, #0x0
  4220fc:	bl	406ea4 <ferror@plt+0x22b4>
  422100:	adrp	x0, 445000 <ferror@plt+0x40410>
  422104:	add	x0, x0, #0x30
  422108:	bl	406ea4 <ferror@plt+0x22b4>
  42210c:	adrp	x0, 445000 <ferror@plt+0x40410>
  422110:	add	x0, x0, #0x50
  422114:	bl	406ea4 <ferror@plt+0x22b4>
  422118:	adrp	x0, 445000 <ferror@plt+0x40410>
  42211c:	add	x0, x0, #0x70
  422120:	bl	406ea4 <ferror@plt+0x22b4>
  422124:	adrp	x0, 445000 <ferror@plt+0x40410>
  422128:	add	x0, x0, #0x90
  42212c:	bl	406ea4 <ferror@plt+0x22b4>
  422130:	adrp	x0, 445000 <ferror@plt+0x40410>
  422134:	add	x0, x0, #0xb0
  422138:	bl	406ea4 <ferror@plt+0x22b4>
  42213c:	adrp	x0, 445000 <ferror@plt+0x40410>
  422140:	add	x0, x0, #0xd0
  422144:	bl	406ea4 <ferror@plt+0x22b4>
  422148:	adrp	x0, 445000 <ferror@plt+0x40410>
  42214c:	add	x0, x0, #0xf0
  422150:	bl	406ea4 <ferror@plt+0x22b4>
  422154:	adrp	x0, 445000 <ferror@plt+0x40410>
  422158:	add	x0, x0, #0x110
  42215c:	bl	406ea4 <ferror@plt+0x22b4>
  422160:	adrp	x0, 445000 <ferror@plt+0x40410>
  422164:	add	x0, x0, #0x130
  422168:	bl	406ea4 <ferror@plt+0x22b4>
  42216c:	nop
  422170:	ldp	x29, x30, [sp], #16
  422174:	ret
  422178:	stp	x29, x30, [sp, #-48]!
  42217c:	mov	x29, sp
  422180:	str	x19, [sp, #16]
  422184:	adrp	x0, 462000 <program_name+0xfa8>
  422188:	add	x0, x0, #0x774
  42218c:	ldr	w0, [x0]
  422190:	cmp	w0, #0x0
  422194:	b.eq	422234 <ferror@plt+0x1d644>  // b.none
  422198:	adrp	x0, 462000 <program_name+0xfa8>
  42219c:	add	x0, x0, #0x774
  4221a0:	ldr	w0, [x0]
  4221a4:	sub	w1, w0, #0x1
  4221a8:	adrp	x0, 462000 <program_name+0xfa8>
  4221ac:	add	x0, x0, #0x774
  4221b0:	str	w1, [x0]
  4221b4:	adrp	x0, 462000 <program_name+0xfa8>
  4221b8:	add	x0, x0, #0x774
  4221bc:	ldr	w1, [x0]
  4221c0:	adrp	x0, 462000 <program_name+0xfa8>
  4221c4:	add	x0, x0, #0x760
  4221c8:	mov	w1, w1
  4221cc:	ldr	w0, [x0, x1, lsl #2]
  4221d0:	str	w0, [sp, #44]
  4221d4:	ldr	w0, [sp, #44]
  4221d8:	cmp	w0, #0xfff
  4221dc:	b.le	42222c <ferror@plt+0x1d63c>
  4221e0:	ldr	w1, [sp, #44]
  4221e4:	mov	w0, #0x1001                	// #4097
  4221e8:	cmp	w1, w0
  4221ec:	b.le	422224 <ferror@plt+0x1d634>
  4221f0:	adrp	x0, 462000 <program_name+0xfa8>
  4221f4:	add	x0, x0, #0x774
  4221f8:	ldr	w0, [x0]
  4221fc:	add	w2, w0, #0x1
  422200:	adrp	x1, 462000 <program_name+0xfa8>
  422204:	add	x1, x1, #0x774
  422208:	str	w2, [x1]
  42220c:	ldr	w1, [sp, #44]
  422210:	sub	w2, w1, #0x1
  422214:	adrp	x1, 462000 <program_name+0xfa8>
  422218:	add	x1, x1, #0x760
  42221c:	mov	w0, w0
  422220:	str	w2, [x1, x0, lsl #2]
  422224:	mov	w0, #0x75                  	// #117
  422228:	b	4222a8 <ferror@plt+0x1d6b8>
  42222c:	ldr	w0, [sp, #44]
  422230:	b	4222a8 <ferror@plt+0x1d6b8>
  422234:	adrp	x0, 462000 <program_name+0xfa8>
  422238:	add	x0, x0, #0x758
  42223c:	ldr	x0, [x0]
  422240:	bl	4046e0 <getc@plt>
  422244:	str	w0, [sp, #44]
  422248:	ldr	w0, [sp, #44]
  42224c:	cmn	w0, #0x1
  422250:	b.ne	4222a4 <ferror@plt+0x1d6b4>  // b.any
  422254:	adrp	x0, 462000 <program_name+0xfa8>
  422258:	add	x0, x0, #0x758
  42225c:	ldr	x0, [x0]
  422260:	bl	404bf0 <ferror@plt>
  422264:	cmp	w0, #0x0
  422268:	b.eq	4222a4 <ferror@plt+0x1d6b4>  // b.none
  42226c:	bl	404b10 <__errno_location@plt>
  422270:	ldr	w19, [x0]
  422274:	adrp	x0, 445000 <ferror@plt+0x40410>
  422278:	add	x0, x0, #0x158
  42227c:	bl	404b80 <gettext@plt>
  422280:	mov	x1, x0
  422284:	adrp	x0, 463000 <program_name+0x1fa8>
  422288:	add	x0, x0, #0x590
  42228c:	ldr	x0, [x0]
  422290:	mov	x3, x0
  422294:	mov	x2, x1
  422298:	mov	w1, w19
  42229c:	mov	w0, #0x1                   	// #1
  4222a0:	bl	4042f0 <error@plt>
  4222a4:	ldr	w0, [sp, #44]
  4222a8:	ldr	x19, [sp, #16]
  4222ac:	ldp	x29, x30, [sp], #48
  4222b0:	ret
  4222b4:	stp	x29, x30, [sp, #-32]!
  4222b8:	mov	x29, sp
  4222bc:	str	w0, [sp, #28]
  4222c0:	ldr	w0, [sp, #28]
  4222c4:	cmn	w0, #0x1
  4222c8:	b.eq	4223e0 <ferror@plt+0x1d7f0>  // b.none
  4222cc:	ldr	w0, [sp, #28]
  4222d0:	cmp	w0, #0x75
  4222d4:	b.ne	422398 <ferror@plt+0x1d7a8>  // b.any
  4222d8:	adrp	x0, 462000 <program_name+0xfa8>
  4222dc:	add	x0, x0, #0x774
  4222e0:	ldr	w0, [x0]
  4222e4:	cmp	w0, #0x0
  4222e8:	b.eq	42234c <ferror@plt+0x1d75c>  // b.none
  4222ec:	adrp	x0, 462000 <program_name+0xfa8>
  4222f0:	add	x0, x0, #0x774
  4222f4:	ldr	w0, [x0]
  4222f8:	sub	w1, w0, #0x1
  4222fc:	adrp	x0, 462000 <program_name+0xfa8>
  422300:	add	x0, x0, #0x760
  422304:	mov	w1, w1
  422308:	ldr	w0, [x0, x1, lsl #2]
  42230c:	cmp	w0, #0xfff
  422310:	b.le	42234c <ferror@plt+0x1d75c>
  422314:	adrp	x0, 462000 <program_name+0xfa8>
  422318:	add	x0, x0, #0x774
  42231c:	ldr	w0, [x0]
  422320:	sub	w3, w0, #0x1
  422324:	adrp	x0, 462000 <program_name+0xfa8>
  422328:	add	x0, x0, #0x760
  42232c:	mov	w1, w3
  422330:	ldr	w0, [x0, x1, lsl #2]
  422334:	add	w2, w0, #0x1
  422338:	adrp	x0, 462000 <program_name+0xfa8>
  42233c:	add	x0, x0, #0x760
  422340:	mov	w1, w3
  422344:	str	w2, [x0, x1, lsl #2]
  422348:	b	4223e0 <ferror@plt+0x1d7f0>
  42234c:	adrp	x0, 462000 <program_name+0xfa8>
  422350:	add	x0, x0, #0x774
  422354:	ldr	w0, [x0]
  422358:	cmp	w0, #0x5
  42235c:	b.ne	422364 <ferror@plt+0x1d774>  // b.any
  422360:	bl	4047b0 <abort@plt>
  422364:	adrp	x0, 462000 <program_name+0xfa8>
  422368:	add	x0, x0, #0x774
  42236c:	ldr	w0, [x0]
  422370:	add	w2, w0, #0x1
  422374:	adrp	x1, 462000 <program_name+0xfa8>
  422378:	add	x1, x1, #0x774
  42237c:	str	w2, [x1]
  422380:	adrp	x1, 462000 <program_name+0xfa8>
  422384:	add	x1, x1, #0x760
  422388:	mov	w0, w0
  42238c:	mov	w2, #0x1001                	// #4097
  422390:	str	w2, [x1, x0, lsl #2]
  422394:	b	4223e0 <ferror@plt+0x1d7f0>
  422398:	adrp	x0, 462000 <program_name+0xfa8>
  42239c:	add	x0, x0, #0x774
  4223a0:	ldr	w0, [x0]
  4223a4:	cmp	w0, #0x5
  4223a8:	b.ne	4223b0 <ferror@plt+0x1d7c0>  // b.any
  4223ac:	bl	4047b0 <abort@plt>
  4223b0:	adrp	x0, 462000 <program_name+0xfa8>
  4223b4:	add	x0, x0, #0x774
  4223b8:	ldr	w0, [x0]
  4223bc:	add	w2, w0, #0x1
  4223c0:	adrp	x1, 462000 <program_name+0xfa8>
  4223c4:	add	x1, x1, #0x774
  4223c8:	str	w2, [x1]
  4223cc:	adrp	x1, 462000 <program_name+0xfa8>
  4223d0:	add	x1, x1, #0x760
  4223d4:	mov	w0, w0
  4223d8:	ldr	w2, [sp, #28]
  4223dc:	str	w2, [x1, x0, lsl #2]
  4223e0:	nop
  4223e4:	ldp	x29, x30, [sp], #32
  4223e8:	ret
  4223ec:	stp	x29, x30, [sp, #-48]!
  4223f0:	mov	x29, sp
  4223f4:	adrp	x0, 462000 <program_name+0xfa8>
  4223f8:	add	x0, x0, #0x77c
  4223fc:	ldr	w0, [x0]
  422400:	cmp	w0, #0x0
  422404:	b.eq	422444 <ferror@plt+0x1d854>  // b.none
  422408:	adrp	x0, 462000 <program_name+0xfa8>
  42240c:	add	x0, x0, #0x77c
  422410:	ldr	w0, [x0]
  422414:	sub	w1, w0, #0x1
  422418:	adrp	x0, 462000 <program_name+0xfa8>
  42241c:	add	x0, x0, #0x77c
  422420:	str	w1, [x0]
  422424:	adrp	x0, 462000 <program_name+0xfa8>
  422428:	add	x0, x0, #0x77c
  42242c:	ldr	w1, [x0]
  422430:	adrp	x0, 462000 <program_name+0xfa8>
  422434:	add	x0, x0, #0x778
  422438:	sxtw	x1, w1
  42243c:	ldr	w0, [x0, x1, lsl #2]
  422440:	b	422614 <ferror@plt+0x1da24>
  422444:	bl	422178 <ferror@plt+0x1d588>
  422448:	str	w0, [sp, #32]
  42244c:	ldr	w0, [sp, #32]
  422450:	cmn	w0, #0x1
  422454:	b.ne	422460 <ferror@plt+0x1d870>  // b.any
  422458:	mov	w0, #0xffff                	// #65535
  42245c:	b	422614 <ferror@plt+0x1da24>
  422460:	ldr	w0, [sp, #32]
  422464:	cmp	w0, #0x5c
  422468:	b.ne	422610 <ferror@plt+0x1da20>  // b.any
  42246c:	bl	422178 <ferror@plt+0x1d588>
  422470:	str	w0, [sp, #32]
  422474:	ldr	w0, [sp, #32]
  422478:	cmp	w0, #0x75
  42247c:	b.ne	422600 <ferror@plt+0x1da10>  // b.any
  422480:	mov	w0, #0x1                   	// #1
  422484:	str	w0, [sp, #44]
  422488:	bl	422178 <ferror@plt+0x1d588>
  42248c:	str	w0, [sp, #32]
  422490:	ldr	w0, [sp, #32]
  422494:	cmp	w0, #0x75
  422498:	b.ne	4224ac <ferror@plt+0x1d8bc>  // b.any
  42249c:	ldr	w0, [sp, #44]
  4224a0:	add	w0, w0, #0x1
  4224a4:	str	w0, [sp, #44]
  4224a8:	b	422488 <ferror@plt+0x1d898>
  4224ac:	nop
  4224b0:	ldr	w0, [sp, #32]
  4224b4:	bl	4222b4 <ferror@plt+0x1d6c4>
  4224b8:	str	wzr, [sp, #40]
  4224bc:	str	wzr, [sp, #36]
  4224c0:	b	4225e8 <ferror@plt+0x1d9f8>
  4224c4:	bl	422178 <ferror@plt+0x1d588>
  4224c8:	str	w0, [sp, #32]
  4224cc:	ldr	w0, [sp, #32]
  4224d0:	cmp	w0, #0x2f
  4224d4:	b.le	422500 <ferror@plt+0x1d910>
  4224d8:	ldr	w0, [sp, #32]
  4224dc:	cmp	w0, #0x39
  4224e0:	b.gt	422500 <ferror@plt+0x1d910>
  4224e4:	ldr	w0, [sp, #40]
  4224e8:	lsl	w1, w0, #4
  4224ec:	ldr	w0, [sp, #32]
  4224f0:	add	w0, w1, w0
  4224f4:	sub	w0, w0, #0x30
  4224f8:	str	w0, [sp, #40]
  4224fc:	b	4225c8 <ferror@plt+0x1d9d8>
  422500:	ldr	w0, [sp, #32]
  422504:	cmp	w0, #0x40
  422508:	b.le	422534 <ferror@plt+0x1d944>
  42250c:	ldr	w0, [sp, #32]
  422510:	cmp	w0, #0x46
  422514:	b.gt	422534 <ferror@plt+0x1d944>
  422518:	ldr	w0, [sp, #40]
  42251c:	lsl	w1, w0, #4
  422520:	ldr	w0, [sp, #32]
  422524:	add	w0, w1, w0
  422528:	sub	w0, w0, #0x37
  42252c:	str	w0, [sp, #40]
  422530:	b	4225c8 <ferror@plt+0x1d9d8>
  422534:	ldr	w0, [sp, #32]
  422538:	cmp	w0, #0x60
  42253c:	b.le	422568 <ferror@plt+0x1d978>
  422540:	ldr	w0, [sp, #32]
  422544:	cmp	w0, #0x66
  422548:	b.gt	422568 <ferror@plt+0x1d978>
  42254c:	ldr	w0, [sp, #40]
  422550:	lsl	w1, w0, #4
  422554:	ldr	w0, [sp, #32]
  422558:	add	w0, w1, w0
  42255c:	sub	w0, w0, #0x57
  422560:	str	w0, [sp, #40]
  422564:	b	4225c8 <ferror@plt+0x1d9d8>
  422568:	ldr	w0, [sp, #32]
  42256c:	bl	4222b4 <ferror@plt+0x1d6c4>
  422570:	b	422584 <ferror@plt+0x1d994>
  422574:	ldrsw	x0, [sp, #36]
  422578:	add	x1, sp, #0x18
  42257c:	ldrb	w0, [x1, x0]
  422580:	bl	4222b4 <ferror@plt+0x1d6c4>
  422584:	ldr	w0, [sp, #36]
  422588:	sub	w0, w0, #0x1
  42258c:	str	w0, [sp, #36]
  422590:	ldr	w0, [sp, #36]
  422594:	cmp	w0, #0x0
  422598:	b.ge	422574 <ferror@plt+0x1d984>  // b.tcont
  42259c:	b	4225b4 <ferror@plt+0x1d9c4>
  4225a0:	mov	w0, #0x75                  	// #117
  4225a4:	bl	4222b4 <ferror@plt+0x1d6c4>
  4225a8:	ldr	w0, [sp, #44]
  4225ac:	sub	w0, w0, #0x1
  4225b0:	str	w0, [sp, #44]
  4225b4:	ldr	w0, [sp, #44]
  4225b8:	cmp	w0, #0x0
  4225bc:	b.ne	4225a0 <ferror@plt+0x1d9b0>  // b.any
  4225c0:	mov	w0, #0x5c                  	// #92
  4225c4:	b	422614 <ferror@plt+0x1da24>
  4225c8:	ldr	w0, [sp, #32]
  4225cc:	and	w2, w0, #0xff
  4225d0:	ldrsw	x0, [sp, #36]
  4225d4:	add	x1, sp, #0x18
  4225d8:	strb	w2, [x1, x0]
  4225dc:	ldr	w0, [sp, #36]
  4225e0:	add	w0, w0, #0x1
  4225e4:	str	w0, [sp, #36]
  4225e8:	ldr	w0, [sp, #36]
  4225ec:	cmp	w0, #0x3
  4225f0:	b.le	4224c4 <ferror@plt+0x1d8d4>
  4225f4:	ldr	w0, [sp, #40]
  4225f8:	add	w0, w0, #0x10, lsl #12
  4225fc:	b	422614 <ferror@plt+0x1da24>
  422600:	ldr	w0, [sp, #32]
  422604:	bl	4222b4 <ferror@plt+0x1d6c4>
  422608:	mov	w0, #0x5c                  	// #92
  42260c:	b	422614 <ferror@plt+0x1da24>
  422610:	ldr	w0, [sp, #32]
  422614:	ldp	x29, x30, [sp], #48
  422618:	ret
  42261c:	stp	x29, x30, [sp, #-32]!
  422620:	mov	x29, sp
  422624:	str	w0, [sp, #28]
  422628:	ldr	w1, [sp, #28]
  42262c:	mov	w0, #0xffff                	// #65535
  422630:	cmp	w1, w0
  422634:	b.eq	422680 <ferror@plt+0x1da90>  // b.none
  422638:	adrp	x0, 462000 <program_name+0xfa8>
  42263c:	add	x0, x0, #0x77c
  422640:	ldr	w0, [x0]
  422644:	cmp	w0, #0x1
  422648:	b.ne	422650 <ferror@plt+0x1da60>  // b.any
  42264c:	bl	4047b0 <abort@plt>
  422650:	adrp	x0, 462000 <program_name+0xfa8>
  422654:	add	x0, x0, #0x77c
  422658:	ldr	w0, [x0]
  42265c:	add	w2, w0, #0x1
  422660:	adrp	x1, 462000 <program_name+0xfa8>
  422664:	add	x1, x1, #0x77c
  422668:	str	w2, [x1]
  42266c:	adrp	x1, 462000 <program_name+0xfa8>
  422670:	add	x1, x1, #0x778
  422674:	sxtw	x0, w0
  422678:	ldr	w2, [sp, #28]
  42267c:	str	w2, [x1, x0, lsl #2]
  422680:	nop
  422684:	ldp	x29, x30, [sp], #32
  422688:	ret
  42268c:	stp	x29, x30, [sp, #-32]!
  422690:	mov	x29, sp
  422694:	adrp	x0, 462000 <program_name+0xfa8>
  422698:	add	x0, x0, #0x788
  42269c:	ldr	w0, [x0]
  4226a0:	cmp	w0, #0x0
  4226a4:	b.eq	422714 <ferror@plt+0x1db24>  // b.none
  4226a8:	adrp	x0, 462000 <program_name+0xfa8>
  4226ac:	add	x0, x0, #0x788
  4226b0:	ldr	w0, [x0]
  4226b4:	sub	w1, w0, #0x1
  4226b8:	adrp	x0, 462000 <program_name+0xfa8>
  4226bc:	add	x0, x0, #0x788
  4226c0:	str	w1, [x0]
  4226c4:	adrp	x0, 462000 <program_name+0xfa8>
  4226c8:	add	x0, x0, #0x788
  4226cc:	ldr	w1, [x0]
  4226d0:	adrp	x0, 462000 <program_name+0xfa8>
  4226d4:	add	x0, x0, #0x780
  4226d8:	sxtw	x1, w1
  4226dc:	ldr	w0, [x0, x1, lsl #2]
  4226e0:	str	w0, [sp, #28]
  4226e4:	ldr	w0, [sp, #28]
  4226e8:	cmp	w0, #0xa
  4226ec:	b.ne	42270c <ferror@plt+0x1db1c>  // b.any
  4226f0:	adrp	x0, 463000 <program_name+0x1fa8>
  4226f4:	add	x0, x0, #0x598
  4226f8:	ldr	w0, [x0]
  4226fc:	add	w1, w0, #0x1
  422700:	adrp	x0, 463000 <program_name+0x1fa8>
  422704:	add	x0, x0, #0x598
  422708:	str	w1, [x0]
  42270c:	ldr	w0, [sp, #28]
  422710:	b	4227e4 <ferror@plt+0x1dbf4>
  422714:	bl	4223ec <ferror@plt+0x1d7fc>
  422718:	str	w0, [sp, #28]
  42271c:	ldr	w0, [sp, #28]
  422720:	and	w0, w0, #0xffff
  422724:	cmp	w0, #0xd
  422728:	b.ne	422794 <ferror@plt+0x1dba4>  // b.any
  42272c:	bl	4223ec <ferror@plt+0x1d7fc>
  422730:	str	w0, [sp, #24]
  422734:	ldr	w0, [sp, #24]
  422738:	and	w0, w0, #0xffff
  42273c:	cmp	w0, #0xa
  422740:	b.eq	42274c <ferror@plt+0x1db5c>  // b.none
  422744:	ldr	w0, [sp, #24]
  422748:	bl	42261c <ferror@plt+0x1da2c>
  42274c:	ldr	w0, [sp, #28]
  422750:	cmp	w0, #0xd
  422754:	b.eq	422764 <ferror@plt+0x1db74>  // b.none
  422758:	ldr	w0, [sp, #24]
  42275c:	cmp	w0, #0xa
  422760:	b.ne	422788 <ferror@plt+0x1db98>  // b.any
  422764:	adrp	x0, 463000 <program_name+0x1fa8>
  422768:	add	x0, x0, #0x598
  42276c:	ldr	w0, [x0]
  422770:	add	w1, w0, #0x1
  422774:	adrp	x0, 463000 <program_name+0x1fa8>
  422778:	add	x0, x0, #0x598
  42277c:	str	w1, [x0]
  422780:	mov	w0, #0xa                   	// #10
  422784:	b	4227e4 <ferror@plt+0x1dbf4>
  422788:	mov	w0, #0xa                   	// #10
  42278c:	movk	w0, #0x1, lsl #16
  422790:	b	4227e4 <ferror@plt+0x1dbf4>
  422794:	ldr	w0, [sp, #28]
  422798:	and	w0, w0, #0xffff
  42279c:	cmp	w0, #0xa
  4227a0:	b.ne	4227e0 <ferror@plt+0x1dbf0>  // b.any
  4227a4:	ldr	w0, [sp, #28]
  4227a8:	cmp	w0, #0xa
  4227ac:	b.ne	4227d4 <ferror@plt+0x1dbe4>  // b.any
  4227b0:	adrp	x0, 463000 <program_name+0x1fa8>
  4227b4:	add	x0, x0, #0x598
  4227b8:	ldr	w0, [x0]
  4227bc:	add	w1, w0, #0x1
  4227c0:	adrp	x0, 463000 <program_name+0x1fa8>
  4227c4:	add	x0, x0, #0x598
  4227c8:	str	w1, [x0]
  4227cc:	mov	w0, #0xa                   	// #10
  4227d0:	b	4227e4 <ferror@plt+0x1dbf4>
  4227d4:	mov	w0, #0xa                   	// #10
  4227d8:	movk	w0, #0x1, lsl #16
  4227dc:	b	4227e4 <ferror@plt+0x1dbf4>
  4227e0:	ldr	w0, [sp, #28]
  4227e4:	ldp	x29, x30, [sp], #32
  4227e8:	ret
  4227ec:	stp	x29, x30, [sp, #-32]!
  4227f0:	mov	x29, sp
  4227f4:	str	w0, [sp, #28]
  4227f8:	ldr	w1, [sp, #28]
  4227fc:	mov	w0, #0xffff                	// #65535
  422800:	cmp	w1, w0
  422804:	b.eq	422878 <ferror@plt+0x1dc88>  // b.none
  422808:	ldr	w0, [sp, #28]
  42280c:	cmp	w0, #0xa
  422810:	b.ne	422830 <ferror@plt+0x1dc40>  // b.any
  422814:	adrp	x0, 463000 <program_name+0x1fa8>
  422818:	add	x0, x0, #0x598
  42281c:	ldr	w0, [x0]
  422820:	sub	w1, w0, #0x1
  422824:	adrp	x0, 463000 <program_name+0x1fa8>
  422828:	add	x0, x0, #0x598
  42282c:	str	w1, [x0]
  422830:	adrp	x0, 462000 <program_name+0xfa8>
  422834:	add	x0, x0, #0x788
  422838:	ldr	w0, [x0]
  42283c:	cmp	w0, #0x2
  422840:	b.ne	422848 <ferror@plt+0x1dc58>  // b.any
  422844:	bl	4047b0 <abort@plt>
  422848:	adrp	x0, 462000 <program_name+0xfa8>
  42284c:	add	x0, x0, #0x788
  422850:	ldr	w0, [x0]
  422854:	add	w2, w0, #0x1
  422858:	adrp	x1, 462000 <program_name+0xfa8>
  42285c:	add	x1, x1, #0x788
  422860:	str	w2, [x1]
  422864:	adrp	x1, 462000 <program_name+0xfa8>
  422868:	add	x1, x1, #0x780
  42286c:	sxtw	x0, w0
  422870:	ldr	w2, [sp, #28]
  422874:	str	w2, [x1, x0, lsl #2]
  422878:	nop
  42287c:	ldp	x29, x30, [sp], #32
  422880:	ret
  422884:	stp	x29, x30, [sp, #-32]!
  422888:	mov	x29, sp
  42288c:	str	x0, [sp, #24]
  422890:	str	w1, [sp, #20]
  422894:	ldr	w1, [sp, #20]
  422898:	mov	w0, #0xffff                	// #65535
  42289c:	cmp	w1, w0
  4228a0:	b.le	4228bc <ferror@plt+0x1dccc>
  4228a4:	ldr	w0, [sp, #20]
  4228a8:	sub	w0, w0, #0x10, lsl #12
  4228ac:	mov	w1, w0
  4228b0:	ldr	x0, [sp, #24]
  4228b4:	bl	409e88 <ferror@plt+0x5298>
  4228b8:	b	4228d0 <ferror@plt+0x1dce0>
  4228bc:	ldr	w0, [sp, #20]
  4228c0:	and	w0, w0, #0xff
  4228c4:	mov	w1, w0
  4228c8:	ldr	x0, [sp, #24]
  4228cc:	bl	409e38 <ferror@plt+0x5248>
  4228d0:	nop
  4228d4:	ldp	x29, x30, [sp], #32
  4228d8:	ret
  4228dc:	stp	x29, x30, [sp, #-16]!
  4228e0:	mov	x29, sp
  4228e4:	adrp	x0, 463000 <program_name+0x1fa8>
  4228e8:	add	x0, x0, #0x588
  4228ec:	ldr	x1, [x0]
  4228f0:	adrp	x0, 463000 <program_name+0x1fa8>
  4228f4:	add	x0, x0, #0x598
  4228f8:	ldr	w0, [x0]
  4228fc:	mov	w3, w0
  422900:	mov	x2, x1
  422904:	mov	w1, #0x1                   	// #1
  422908:	adrp	x0, 462000 <program_name+0xfa8>
  42290c:	add	x0, x0, #0x790
  422910:	bl	40999c <ferror@plt+0x4dac>
  422914:	nop
  422918:	ldp	x29, x30, [sp], #16
  42291c:	ret
  422920:	stp	x29, x30, [sp, #-16]!
  422924:	mov	x29, sp
  422928:	adrp	x0, 462000 <program_name+0xfa8>
  42292c:	add	x0, x0, #0x790
  422930:	bl	409a24 <ferror@plt+0x4e34>
  422934:	and	w0, w0, #0xff
  422938:	ldp	x29, x30, [sp], #16
  42293c:	ret
  422940:	stp	x29, x30, [sp, #-32]!
  422944:	mov	x29, sp
  422948:	str	w0, [sp, #28]
  42294c:	ldr	w1, [sp, #28]
  422950:	adrp	x0, 462000 <program_name+0xfa8>
  422954:	add	x0, x0, #0x790
  422958:	bl	422884 <ferror@plt+0x1dc94>
  42295c:	nop
  422960:	ldp	x29, x30, [sp], #32
  422964:	ret
  422968:	stp	x29, x30, [sp, #-48]!
  42296c:	mov	x29, sp
  422970:	str	x0, [sp, #24]
  422974:	adrp	x0, 462000 <program_name+0xfa8>
  422978:	add	x0, x0, #0x790
  42297c:	bl	40a088 <ferror@plt+0x5498>
  422980:	bl	409114 <ferror@plt+0x4524>
  422984:	str	x0, [sp, #32]
  422988:	ldr	x0, [sp, #32]
  42298c:	bl	404280 <strlen@plt>
  422990:	str	x0, [sp, #40]
  422994:	ldr	x1, [sp, #40]
  422998:	ldr	x0, [sp, #24]
  42299c:	sub	x0, x1, x0
  4229a0:	str	x0, [sp, #40]
  4229a4:	b	4229b4 <ferror@plt+0x1ddc4>
  4229a8:	ldr	x0, [sp, #40]
  4229ac:	sub	x0, x0, #0x1
  4229b0:	str	x0, [sp, #40]
  4229b4:	ldr	x0, [sp, #40]
  4229b8:	cmp	x0, #0x0
  4229bc:	b.eq	4229f8 <ferror@plt+0x1de08>  // b.none
  4229c0:	ldr	x0, [sp, #40]
  4229c4:	sub	x0, x0, #0x1
  4229c8:	ldr	x1, [sp, #32]
  4229cc:	add	x0, x1, x0
  4229d0:	ldrb	w0, [x0]
  4229d4:	cmp	w0, #0x20
  4229d8:	b.eq	4229a8 <ferror@plt+0x1ddb8>  // b.none
  4229dc:	ldr	x0, [sp, #40]
  4229e0:	sub	x0, x0, #0x1
  4229e4:	ldr	x1, [sp, #32]
  4229e8:	add	x0, x1, x0
  4229ec:	ldrb	w0, [x0]
  4229f0:	cmp	w0, #0x9
  4229f4:	b.eq	4229a8 <ferror@plt+0x1ddb8>  // b.none
  4229f8:	ldr	x1, [sp, #32]
  4229fc:	ldr	x0, [sp, #40]
  422a00:	add	x0, x1, x0
  422a04:	strb	wzr, [x0]
  422a08:	ldr	x0, [sp, #32]
  422a0c:	bl	4077e8 <ferror@plt+0x2bf8>
  422a10:	nop
  422a14:	ldp	x29, x30, [sp], #48
  422a18:	ret
  422a1c:	stp	x29, x30, [sp, #-32]!
  422a20:	mov	x29, sp
  422a24:	bl	42268c <ferror@plt+0x1da9c>
  422a28:	str	w0, [sp, #24]
  422a2c:	ldr	w0, [sp, #24]
  422a30:	and	w0, w0, #0xffff
  422a34:	cmp	w0, #0x2f
  422a38:	b.eq	422a44 <ferror@plt+0x1de54>  // b.none
  422a3c:	ldr	w0, [sp, #24]
  422a40:	b	422c0c <ferror@plt+0x1e01c>
  422a44:	bl	42268c <ferror@plt+0x1da9c>
  422a48:	str	w0, [sp, #20]
  422a4c:	ldr	w0, [sp, #20]
  422a50:	and	w0, w0, #0xffff
  422a54:	cmp	w0, #0x2a
  422a58:	b.eq	422a74 <ferror@plt+0x1de84>  // b.none
  422a5c:	cmp	w0, #0x2f
  422a60:	b.eq	422b6c <ferror@plt+0x1df7c>  // b.none
  422a64:	ldr	w0, [sp, #20]
  422a68:	bl	4227ec <ferror@plt+0x1dbfc>
  422a6c:	ldr	w0, [sp, #24]
  422a70:	b	422c0c <ferror@plt+0x1e01c>
  422a74:	bl	4228dc <ferror@plt+0x1dcec>
  422a78:	strb	wzr, [sp, #31]
  422a7c:	bl	42268c <ferror@plt+0x1da9c>
  422a80:	str	w0, [sp, #20]
  422a84:	ldr	w1, [sp, #20]
  422a88:	mov	w0, #0xffff                	// #65535
  422a8c:	cmp	w1, w0
  422a90:	b.eq	422b48 <ferror@plt+0x1df58>  // b.none
  422a94:	bl	422920 <ferror@plt+0x1dd30>
  422a98:	and	w0, w0, #0xff
  422a9c:	eor	w0, w0, #0x1
  422aa0:	and	w0, w0, #0xff
  422aa4:	cmp	w0, #0x0
  422aa8:	b.ne	422acc <ferror@plt+0x1dedc>  // b.any
  422aac:	ldr	w0, [sp, #20]
  422ab0:	and	w0, w0, #0xffff
  422ab4:	cmp	w0, #0x20
  422ab8:	b.eq	422ad4 <ferror@plt+0x1dee4>  // b.none
  422abc:	ldr	w0, [sp, #20]
  422ac0:	and	w0, w0, #0xffff
  422ac4:	cmp	w0, #0x9
  422ac8:	b.eq	422ad4 <ferror@plt+0x1dee4>  // b.none
  422acc:	ldr	w0, [sp, #20]
  422ad0:	bl	422940 <ferror@plt+0x1dd50>
  422ad4:	ldr	w0, [sp, #20]
  422ad8:	and	w0, w0, #0xffff
  422adc:	cmp	w0, #0x2f
  422ae0:	b.eq	422b20 <ferror@plt+0x1df30>  // b.none
  422ae4:	cmp	w0, #0x2f
  422ae8:	b.gt	422b3c <ferror@plt+0x1df4c>
  422aec:	cmp	w0, #0xa
  422af0:	b.eq	422b00 <ferror@plt+0x1df10>  // b.none
  422af4:	cmp	w0, #0x2a
  422af8:	b.eq	422b14 <ferror@plt+0x1df24>  // b.none
  422afc:	b	422b3c <ferror@plt+0x1df4c>
  422b00:	mov	x0, #0x1                   	// #1
  422b04:	bl	422968 <ferror@plt+0x1dd78>
  422b08:	bl	4228dc <ferror@plt+0x1dcec>
  422b0c:	strb	wzr, [sp, #31]
  422b10:	b	422b44 <ferror@plt+0x1df54>
  422b14:	mov	w0, #0x1                   	// #1
  422b18:	strb	w0, [sp, #31]
  422b1c:	b	422b44 <ferror@plt+0x1df54>
  422b20:	ldrb	w0, [sp, #31]
  422b24:	cmp	w0, #0x0
  422b28:	b.eq	422b3c <ferror@plt+0x1df4c>  // b.none
  422b2c:	mov	x0, #0x2                   	// #2
  422b30:	bl	422968 <ferror@plt+0x1dd78>
  422b34:	nop
  422b38:	b	422b4c <ferror@plt+0x1df5c>
  422b3c:	strb	wzr, [sp, #31]
  422b40:	nop
  422b44:	b	422a7c <ferror@plt+0x1de8c>
  422b48:	nop
  422b4c:	adrp	x0, 463000 <program_name+0x1fa8>
  422b50:	add	x0, x0, #0x598
  422b54:	ldr	w1, [x0]
  422b58:	adrp	x0, 462000 <program_name+0xfa8>
  422b5c:	add	x0, x0, #0x7e0
  422b60:	str	w1, [x0]
  422b64:	mov	w0, #0x20                  	// #32
  422b68:	b	422c0c <ferror@plt+0x1e01c>
  422b6c:	adrp	x0, 463000 <program_name+0x1fa8>
  422b70:	add	x0, x0, #0x598
  422b74:	ldr	w1, [x0]
  422b78:	adrp	x0, 462000 <program_name+0xfa8>
  422b7c:	add	x0, x0, #0x7e0
  422b80:	str	w1, [x0]
  422b84:	bl	4228dc <ferror@plt+0x1dcec>
  422b88:	bl	42268c <ferror@plt+0x1da9c>
  422b8c:	str	w0, [sp, #20]
  422b90:	ldr	w0, [sp, #20]
  422b94:	and	w0, w0, #0xffff
  422b98:	cmp	w0, #0xa
  422b9c:	b.eq	422bf4 <ferror@plt+0x1e004>  // b.none
  422ba0:	ldr	w1, [sp, #20]
  422ba4:	mov	w0, #0xffff                	// #65535
  422ba8:	cmp	w1, w0
  422bac:	b.eq	422bf4 <ferror@plt+0x1e004>  // b.none
  422bb0:	bl	422920 <ferror@plt+0x1dd30>
  422bb4:	and	w0, w0, #0xff
  422bb8:	eor	w0, w0, #0x1
  422bbc:	and	w0, w0, #0xff
  422bc0:	cmp	w0, #0x0
  422bc4:	b.ne	422be8 <ferror@plt+0x1dff8>  // b.any
  422bc8:	ldr	w0, [sp, #20]
  422bcc:	and	w0, w0, #0xffff
  422bd0:	cmp	w0, #0x20
  422bd4:	b.eq	422b88 <ferror@plt+0x1df98>  // b.none
  422bd8:	ldr	w0, [sp, #20]
  422bdc:	and	w0, w0, #0xffff
  422be0:	cmp	w0, #0x9
  422be4:	b.eq	422b88 <ferror@plt+0x1df98>  // b.none
  422be8:	ldr	w0, [sp, #20]
  422bec:	bl	422940 <ferror@plt+0x1dd50>
  422bf0:	b	422b88 <ferror@plt+0x1df98>
  422bf4:	ldr	w0, [sp, #20]
  422bf8:	bl	4227ec <ferror@plt+0x1dbfc>
  422bfc:	mov	x0, #0x0                   	// #0
  422c00:	bl	422968 <ferror@plt+0x1dd78>
  422c04:	bl	42268c <ferror@plt+0x1da9c>
  422c08:	mov	w0, #0xa                   	// #10
  422c0c:	ldp	x29, x30, [sp], #32
  422c10:	ret
  422c14:	stp	x29, x30, [sp, #-32]!
  422c18:	mov	x29, sp
  422c1c:	str	w0, [sp, #28]
  422c20:	ldr	w0, [sp, #28]
  422c24:	bl	4227ec <ferror@plt+0x1dbfc>
  422c28:	nop
  422c2c:	ldp	x29, x30, [sp], #32
  422c30:	ret
  422c34:	stp	x29, x30, [sp, #-32]!
  422c38:	mov	x29, sp
  422c3c:	str	x0, [sp, #24]
  422c40:	ldr	x0, [sp, #24]
  422c44:	ldr	w0, [x0]
  422c48:	cmp	w0, #0x9
  422c4c:	b.ne	422c5c <ferror@plt+0x1e06c>  // b.any
  422c50:	ldr	x0, [sp, #24]
  422c54:	ldr	x0, [x0, #8]
  422c58:	bl	4048f0 <free@plt>
  422c5c:	ldr	x0, [sp, #24]
  422c60:	ldr	w0, [x0]
  422c64:	cmp	w0, #0x7
  422c68:	b.ne	422c84 <ferror@plt+0x1e094>  // b.any
  422c6c:	ldr	x0, [sp, #24]
  422c70:	ldr	x0, [x0, #16]
  422c74:	bl	4048f0 <free@plt>
  422c78:	ldr	x0, [sp, #24]
  422c7c:	ldr	x0, [x0, #24]
  422c80:	bl	421ed0 <ferror@plt+0x1d2e0>
  422c84:	nop
  422c88:	ldp	x29, x30, [sp], #32
  422c8c:	ret
  422c90:	stp	x29, x30, [sp, #-32]!
  422c94:	mov	x29, sp
  422c98:	bl	42268c <ferror@plt+0x1da9c>
  422c9c:	str	w0, [sp, #24]
  422ca0:	ldr	w1, [sp, #24]
  422ca4:	mov	w0, #0xffff                	// #65535
  422ca8:	cmp	w1, w0
  422cac:	b.ne	422cbc <ferror@plt+0x1e0cc>  // b.any
  422cb0:	mov	w0, #0x5c                  	// #92
  422cb4:	movk	w0, #0x1, lsl #16
  422cb8:	b	422e90 <ferror@plt+0x1e2a0>
  422cbc:	ldr	w0, [sp, #24]
  422cc0:	and	w0, w0, #0xffff
  422cc4:	cmp	w0, #0x74
  422cc8:	b.eq	422d54 <ferror@plt+0x1e164>  // b.none
  422ccc:	cmp	w0, #0x74
  422cd0:	b.gt	422e80 <ferror@plt+0x1e290>
  422cd4:	cmp	w0, #0x72
  422cd8:	b.eq	422d78 <ferror@plt+0x1e188>  // b.none
  422cdc:	cmp	w0, #0x72
  422ce0:	b.gt	422e80 <ferror@plt+0x1e290>
  422ce4:	cmp	w0, #0x6e
  422ce8:	b.eq	422d60 <ferror@plt+0x1e170>  // b.none
  422cec:	cmp	w0, #0x6e
  422cf0:	b.gt	422e80 <ferror@plt+0x1e290>
  422cf4:	cmp	w0, #0x66
  422cf8:	b.eq	422d6c <ferror@plt+0x1e17c>  // b.none
  422cfc:	cmp	w0, #0x66
  422d00:	b.gt	422e80 <ferror@plt+0x1e290>
  422d04:	cmp	w0, #0x62
  422d08:	b.eq	422d48 <ferror@plt+0x1e158>  // b.none
  422d0c:	cmp	w0, #0x62
  422d10:	b.gt	422e80 <ferror@plt+0x1e290>
  422d14:	cmp	w0, #0x5c
  422d18:	b.eq	422d9c <ferror@plt+0x1e1ac>  // b.none
  422d1c:	cmp	w0, #0x5c
  422d20:	b.gt	422e80 <ferror@plt+0x1e290>
  422d24:	cmp	w0, #0x37
  422d28:	b.gt	422e80 <ferror@plt+0x1e290>
  422d2c:	cmp	w0, #0x30
  422d30:	b.ge	422da8 <ferror@plt+0x1e1b8>  // b.tcont
  422d34:	cmp	w0, #0x22
  422d38:	b.eq	422d84 <ferror@plt+0x1e194>  // b.none
  422d3c:	cmp	w0, #0x27
  422d40:	b.eq	422d90 <ferror@plt+0x1e1a0>  // b.none
  422d44:	b	422e80 <ferror@plt+0x1e290>
  422d48:	mov	w0, #0x8                   	// #8
  422d4c:	movk	w0, #0x1, lsl #16
  422d50:	b	422e90 <ferror@plt+0x1e2a0>
  422d54:	mov	w0, #0x9                   	// #9
  422d58:	movk	w0, #0x1, lsl #16
  422d5c:	b	422e90 <ferror@plt+0x1e2a0>
  422d60:	mov	w0, #0xa                   	// #10
  422d64:	movk	w0, #0x1, lsl #16
  422d68:	b	422e90 <ferror@plt+0x1e2a0>
  422d6c:	mov	w0, #0xc                   	// #12
  422d70:	movk	w0, #0x1, lsl #16
  422d74:	b	422e90 <ferror@plt+0x1e2a0>
  422d78:	mov	w0, #0xd                   	// #13
  422d7c:	movk	w0, #0x1, lsl #16
  422d80:	b	422e90 <ferror@plt+0x1e2a0>
  422d84:	mov	w0, #0x22                  	// #34
  422d88:	movk	w0, #0x1, lsl #16
  422d8c:	b	422e90 <ferror@plt+0x1e2a0>
  422d90:	mov	w0, #0x27                  	// #39
  422d94:	movk	w0, #0x1, lsl #16
  422d98:	b	422e90 <ferror@plt+0x1e2a0>
  422d9c:	mov	w0, #0x5c                  	// #92
  422da0:	movk	w0, #0x1, lsl #16
  422da4:	b	422e90 <ferror@plt+0x1e2a0>
  422da8:	ldr	w0, [sp, #24]
  422dac:	and	w0, w0, #0xffff
  422db0:	sub	w0, w0, #0x30
  422db4:	str	w0, [sp, #28]
  422db8:	ldr	w0, [sp, #28]
  422dbc:	cmp	w0, #0x3
  422dc0:	cset	w0, le
  422dc4:	strb	w0, [sp, #23]
  422dc8:	bl	42268c <ferror@plt+0x1da9c>
  422dcc:	str	w0, [sp, #24]
  422dd0:	ldr	w0, [sp, #24]
  422dd4:	and	w0, w0, #0xffff
  422dd8:	cmp	w0, #0x2f
  422ddc:	b.le	422e6c <ferror@plt+0x1e27c>
  422de0:	ldr	w0, [sp, #24]
  422de4:	and	w0, w0, #0xffff
  422de8:	cmp	w0, #0x37
  422dec:	b.gt	422e6c <ferror@plt+0x1e27c>
  422df0:	ldr	w0, [sp, #28]
  422df4:	lsl	w1, w0, #3
  422df8:	ldr	w0, [sp, #24]
  422dfc:	and	w0, w0, #0xffff
  422e00:	sub	w0, w0, #0x30
  422e04:	add	w0, w1, w0
  422e08:	str	w0, [sp, #28]
  422e0c:	ldrb	w0, [sp, #23]
  422e10:	cmp	w0, #0x0
  422e14:	b.eq	422e74 <ferror@plt+0x1e284>  // b.none
  422e18:	bl	42268c <ferror@plt+0x1da9c>
  422e1c:	str	w0, [sp, #24]
  422e20:	ldr	w0, [sp, #24]
  422e24:	and	w0, w0, #0xffff
  422e28:	cmp	w0, #0x2f
  422e2c:	b.le	422e60 <ferror@plt+0x1e270>
  422e30:	ldr	w0, [sp, #24]
  422e34:	and	w0, w0, #0xffff
  422e38:	cmp	w0, #0x37
  422e3c:	b.gt	422e60 <ferror@plt+0x1e270>
  422e40:	ldr	w0, [sp, #28]
  422e44:	lsl	w1, w0, #3
  422e48:	ldr	w0, [sp, #24]
  422e4c:	and	w0, w0, #0xffff
  422e50:	sub	w0, w0, #0x30
  422e54:	add	w0, w1, w0
  422e58:	str	w0, [sp, #28]
  422e5c:	b	422e74 <ferror@plt+0x1e284>
  422e60:	ldr	w0, [sp, #24]
  422e64:	bl	4227ec <ferror@plt+0x1dbfc>
  422e68:	b	422e74 <ferror@plt+0x1e284>
  422e6c:	ldr	w0, [sp, #24]
  422e70:	bl	4227ec <ferror@plt+0x1dbfc>
  422e74:	ldr	w0, [sp, #28]
  422e78:	add	w0, w0, #0x10, lsl #12
  422e7c:	b	422e90 <ferror@plt+0x1e2a0>
  422e80:	ldr	w0, [sp, #24]
  422e84:	bl	4227ec <ferror@plt+0x1dbfc>
  422e88:	mov	w0, #0x5c                  	// #92
  422e8c:	movk	w0, #0x1, lsl #16
  422e90:	ldp	x29, x30, [sp], #32
  422e94:	ret
  422e98:	stp	x29, x30, [sp, #-48]!
  422e9c:	mov	x29, sp
  422ea0:	str	x0, [sp, #24]
  422ea4:	str	w1, [sp, #20]
  422ea8:	bl	42268c <ferror@plt+0x1da9c>
  422eac:	str	w0, [sp, #44]
  422eb0:	ldr	w1, [sp, #44]
  422eb4:	mov	w0, #0xffff                	// #65535
  422eb8:	cmp	w1, w0
  422ebc:	b.eq	422fc0 <ferror@plt+0x1e3d0>  // b.none
  422ec0:	ldr	w0, [sp, #44]
  422ec4:	and	w0, w0, #0xffff
  422ec8:	ldr	w1, [sp, #20]
  422ecc:	cmp	w1, w0
  422ed0:	b.eq	422fc0 <ferror@plt+0x1e3d0>  // b.none
  422ed4:	ldr	w0, [sp, #44]
  422ed8:	and	w0, w0, #0xffff
  422edc:	cmp	w0, #0xa
  422ee0:	b.ne	422f98 <ferror@plt+0x1e3a8>  // b.any
  422ee4:	ldr	w0, [sp, #44]
  422ee8:	bl	4227ec <ferror@plt+0x1dbfc>
  422eec:	adrp	x0, 460000 <default_parse_debrief>
  422ef0:	add	x0, x0, #0xfc8
  422ef4:	strb	wzr, [x0]
  422ef8:	ldr	w0, [sp, #20]
  422efc:	cmp	w0, #0x27
  422f00:	b.ne	422f44 <ferror@plt+0x1e354>  // b.any
  422f04:	adrp	x0, 445000 <ferror@plt+0x40410>
  422f08:	add	x0, x0, #0x178
  422f0c:	bl	404b80 <gettext@plt>
  422f10:	mov	x2, x0
  422f14:	adrp	x0, 463000 <program_name+0x1fa8>
  422f18:	add	x0, x0, #0x588
  422f1c:	ldr	x1, [x0]
  422f20:	adrp	x0, 463000 <program_name+0x1fa8>
  422f24:	add	x0, x0, #0x598
  422f28:	ldr	w0, [x0]
  422f2c:	mov	w4, w0
  422f30:	mov	x3, x1
  422f34:	mov	w1, #0x0                   	// #0
  422f38:	mov	w0, #0x0                   	// #0
  422f3c:	bl	4042f0 <error@plt>
  422f40:	b	422f80 <ferror@plt+0x1e390>
  422f44:	adrp	x0, 445000 <ferror@plt+0x40410>
  422f48:	add	x0, x0, #0x1a8
  422f4c:	bl	404b80 <gettext@plt>
  422f50:	mov	x2, x0
  422f54:	adrp	x0, 463000 <program_name+0x1fa8>
  422f58:	add	x0, x0, #0x588
  422f5c:	ldr	x1, [x0]
  422f60:	adrp	x0, 463000 <program_name+0x1fa8>
  422f64:	add	x0, x0, #0x598
  422f68:	ldr	w0, [x0]
  422f6c:	mov	w4, w0
  422f70:	mov	x3, x1
  422f74:	mov	w1, #0x0                   	// #0
  422f78:	mov	w0, #0x0                   	// #0
  422f7c:	bl	4042f0 <error@plt>
  422f80:	adrp	x0, 460000 <default_parse_debrief>
  422f84:	add	x0, x0, #0xfc8
  422f88:	mov	w1, #0x1                   	// #1
  422f8c:	strb	w1, [x0]
  422f90:	nop
  422f94:	b	422fc0 <ferror@plt+0x1e3d0>
  422f98:	ldr	w0, [sp, #44]
  422f9c:	and	w0, w0, #0xffff
  422fa0:	cmp	w0, #0x5c
  422fa4:	b.ne	422fb0 <ferror@plt+0x1e3c0>  // b.any
  422fa8:	bl	422c90 <ferror@plt+0x1e0a0>
  422fac:	str	w0, [sp, #44]
  422fb0:	ldr	w1, [sp, #44]
  422fb4:	ldr	x0, [sp, #24]
  422fb8:	bl	422884 <ferror@plt+0x1dc94>
  422fbc:	b	422ea8 <ferror@plt+0x1e2b8>
  422fc0:	nop
  422fc4:	ldp	x29, x30, [sp], #48
  422fc8:	ret
  422fcc:	stp	x29, x30, [sp, #-128]!
  422fd0:	mov	x29, sp
  422fd4:	str	x0, [sp, #24]
  422fd8:	adrp	x0, 462000 <program_name+0xfa8>
  422fdc:	add	x0, x0, #0x860
  422fe0:	ldr	w0, [x0]
  422fe4:	cmp	w0, #0x0
  422fe8:	b.eq	423058 <ferror@plt+0x1e468>  // b.none
  422fec:	adrp	x0, 462000 <program_name+0xfa8>
  422ff0:	add	x0, x0, #0x860
  422ff4:	ldr	w0, [x0]
  422ff8:	sub	w1, w0, #0x1
  422ffc:	adrp	x0, 462000 <program_name+0xfa8>
  423000:	add	x0, x0, #0x860
  423004:	str	w1, [x0]
  423008:	adrp	x0, 462000 <program_name+0xfa8>
  42300c:	add	x0, x0, #0x860
  423010:	ldr	w1, [x0]
  423014:	ldr	x3, [sp, #24]
  423018:	adrp	x0, 462000 <program_name+0xfa8>
  42301c:	add	x2, x0, #0x7e8
  423020:	sxtw	x1, w1
  423024:	mov	x0, x1
  423028:	lsl	x0, x0, #2
  42302c:	add	x0, x0, x1
  423030:	lsl	x0, x0, #3
  423034:	add	x1, x2, x0
  423038:	mov	x0, x3
  42303c:	ldp	x2, x3, [x1]
  423040:	stp	x2, x3, [x0]
  423044:	ldp	x2, x3, [x1, #16]
  423048:	stp	x2, x3, [x0, #16]
  42304c:	ldr	x1, [x1, #32]
  423050:	str	x1, [x0, #32]
  423054:	b	4236b8 <ferror@plt+0x1eac8>
  423058:	ldr	x0, [sp, #24]
  42305c:	str	xzr, [x0, #8]
  423060:	adrp	x0, 463000 <program_name+0x1fa8>
  423064:	add	x0, x0, #0x598
  423068:	ldr	w1, [x0]
  42306c:	ldr	x0, [sp, #24]
  423070:	str	w1, [x0, #32]
  423074:	bl	422a1c <ferror@plt+0x1de2c>
  423078:	str	w0, [sp, #124]
  42307c:	ldr	w1, [sp, #124]
  423080:	mov	w0, #0xffff                	// #65535
  423084:	cmp	w1, w0
  423088:	b.ne	423098 <ferror@plt+0x1e4a8>  // b.any
  42308c:	ldr	x0, [sp, #24]
  423090:	str	wzr, [x0]
  423094:	b	4236b8 <ferror@plt+0x1eac8>
  423098:	ldr	w0, [sp, #124]
  42309c:	and	w0, w0, #0xffff
  4230a0:	cmp	w0, #0x20
  4230a4:	b.eq	423060 <ferror@plt+0x1e470>  // b.none
  4230a8:	cmp	w0, #0x20
  4230ac:	b.gt	4230f8 <ferror@plt+0x1e508>
  4230b0:	cmp	w0, #0xc
  4230b4:	b.eq	423060 <ferror@plt+0x1e470>  // b.none
  4230b8:	cmp	w0, #0xc
  4230bc:	b.gt	4230f8 <ferror@plt+0x1e508>
  4230c0:	cmp	w0, #0x9
  4230c4:	b.eq	423060 <ferror@plt+0x1e470>  // b.none
  4230c8:	cmp	w0, #0xa
  4230cc:	b.ne	4230f8 <ferror@plt+0x1e508>  // b.any
  4230d0:	adrp	x0, 462000 <program_name+0xfa8>
  4230d4:	add	x0, x0, #0x7e4
  4230d8:	ldr	w1, [x0]
  4230dc:	adrp	x0, 462000 <program_name+0xfa8>
  4230e0:	add	x0, x0, #0x7e0
  4230e4:	ldr	w0, [x0]
  4230e8:	cmp	w1, w0
  4230ec:	b.le	423060 <ferror@plt+0x1e470>
  4230f0:	bl	407950 <ferror@plt+0x2d60>
  4230f4:	b	423060 <ferror@plt+0x1e470>
  4230f8:	ldr	x0, [sp, #24]
  4230fc:	ldr	w1, [x0, #32]
  423100:	adrp	x0, 462000 <program_name+0xfa8>
  423104:	add	x0, x0, #0x7e4
  423108:	str	w1, [x0]
  42310c:	ldr	w0, [sp, #124]
  423110:	and	w0, w0, #0xffff
  423114:	cmp	w0, #0x7d
  423118:	b.eq	423208 <ferror@plt+0x1e618>  // b.none
  42311c:	cmp	w0, #0x7d
  423120:	b.gt	4236a8 <ferror@plt+0x1eab8>
  423124:	cmp	w0, #0x7b
  423128:	b.eq	4231f8 <ferror@plt+0x1e608>  // b.none
  42312c:	cmp	w0, #0x7b
  423130:	b.gt	4236a8 <ferror@plt+0x1eab8>
  423134:	cmp	w0, #0x7a
  423138:	b.gt	4236a8 <ferror@plt+0x1eab8>
  42313c:	cmp	w0, #0x61
  423140:	b.ge	4233a4 <ferror@plt+0x1e7b4>  // b.tcont
  423144:	cmp	w0, #0x5f
  423148:	b.eq	4233a4 <ferror@plt+0x1e7b4>  // b.none
  42314c:	cmp	w0, #0x5f
  423150:	b.gt	4236a8 <ferror@plt+0x1eab8>
  423154:	cmp	w0, #0x5a
  423158:	b.gt	4236a8 <ferror@plt+0x1eab8>
  42315c:	cmp	w0, #0x41
  423160:	b.ge	4233a4 <ferror@plt+0x1e7b4>  // b.tcont
  423164:	cmp	w0, #0x39
  423168:	b.gt	4236a8 <ferror@plt+0x1eab8>
  42316c:	cmp	w0, #0x30
  423170:	b.ge	423268 <ferror@plt+0x1e678>  // b.tcont
  423174:	cmp	w0, #0x2e
  423178:	b.eq	423228 <ferror@plt+0x1e638>  // b.none
  42317c:	cmp	w0, #0x2e
  423180:	b.gt	4236a8 <ferror@plt+0x1eab8>
  423184:	cmp	w0, #0x2c
  423188:	b.eq	423218 <ferror@plt+0x1e628>  // b.none
  42318c:	cmp	w0, #0x2c
  423190:	b.gt	4236a8 <ferror@plt+0x1eab8>
  423194:	cmp	w0, #0x2b
  423198:	b.eq	423648 <ferror@plt+0x1ea58>  // b.none
  42319c:	cmp	w0, #0x2b
  4231a0:	b.gt	4236a8 <ferror@plt+0x1eab8>
  4231a4:	cmp	w0, #0x29
  4231a8:	b.eq	4231e8 <ferror@plt+0x1e5f8>  // b.none
  4231ac:	cmp	w0, #0x29
  4231b0:	b.gt	4236a8 <ferror@plt+0x1eab8>
  4231b4:	cmp	w0, #0x28
  4231b8:	b.eq	4231d8 <ferror@plt+0x1e5e8>  // b.none
  4231bc:	cmp	w0, #0x28
  4231c0:	b.gt	4236a8 <ferror@plt+0x1eab8>
  4231c4:	cmp	w0, #0x22
  4231c8:	b.eq	423580 <ferror@plt+0x1e990>  // b.none
  4231cc:	cmp	w0, #0x27
  4231d0:	b.eq	4235f8 <ferror@plt+0x1ea08>  // b.none
  4231d4:	b	4236a8 <ferror@plt+0x1eab8>
  4231d8:	ldr	x0, [sp, #24]
  4231dc:	mov	w1, #0x1                   	// #1
  4231e0:	str	w1, [x0]
  4231e4:	b	4236b8 <ferror@plt+0x1eac8>
  4231e8:	ldr	x0, [sp, #24]
  4231ec:	mov	w1, #0x2                   	// #2
  4231f0:	str	w1, [x0]
  4231f4:	b	4236b8 <ferror@plt+0x1eac8>
  4231f8:	ldr	x0, [sp, #24]
  4231fc:	mov	w1, #0x3                   	// #3
  423200:	str	w1, [x0]
  423204:	b	4236b8 <ferror@plt+0x1eac8>
  423208:	ldr	x0, [sp, #24]
  42320c:	mov	w1, #0x4                   	// #4
  423210:	str	w1, [x0]
  423214:	b	4236b8 <ferror@plt+0x1eac8>
  423218:	ldr	x0, [sp, #24]
  42321c:	mov	w1, #0x5                   	// #5
  423220:	str	w1, [x0]
  423224:	b	4236b8 <ferror@plt+0x1eac8>
  423228:	bl	422a1c <ferror@plt+0x1de2c>
  42322c:	str	w0, [sp, #124]
  423230:	ldr	w0, [sp, #124]
  423234:	and	w0, w0, #0xffff
  423238:	cmp	w0, #0x2f
  42323c:	b.le	423250 <ferror@plt+0x1e660>
  423240:	ldr	w0, [sp, #124]
  423244:	and	w0, w0, #0xffff
  423248:	cmp	w0, #0x39
  42324c:	b.le	423268 <ferror@plt+0x1e678>
  423250:	ldr	w0, [sp, #124]
  423254:	bl	422c14 <ferror@plt+0x1e024>
  423258:	ldr	x0, [sp, #24]
  42325c:	mov	w1, #0x6                   	// #6
  423260:	str	w1, [x0]
  423264:	b	4236b8 <ferror@plt+0x1eac8>
  423268:	strb	wzr, [sp, #123]
  42326c:	bl	422a1c <ferror@plt+0x1de2c>
  423270:	str	w0, [sp, #124]
  423274:	ldr	w0, [sp, #124]
  423278:	and	w0, w0, #0xffff
  42327c:	cmp	w0, #0x2f
  423280:	b.le	423294 <ferror@plt+0x1e6a4>
  423284:	ldr	w0, [sp, #124]
  423288:	and	w0, w0, #0xffff
  42328c:	cmp	w0, #0x39
  423290:	b.le	423378 <ferror@plt+0x1e788>
  423294:	ldr	w0, [sp, #124]
  423298:	and	w0, w0, #0xffff
  42329c:	cmp	w0, #0x40
  4232a0:	b.le	4232b4 <ferror@plt+0x1e6c4>
  4232a4:	ldr	w0, [sp, #124]
  4232a8:	and	w0, w0, #0xffff
  4232ac:	cmp	w0, #0x5a
  4232b0:	b.le	4232d4 <ferror@plt+0x1e6e4>
  4232b4:	ldr	w0, [sp, #124]
  4232b8:	and	w0, w0, #0xffff
  4232bc:	cmp	w0, #0x60
  4232c0:	b.le	423364 <ferror@plt+0x1e774>
  4232c4:	ldr	w0, [sp, #124]
  4232c8:	and	w0, w0, #0xffff
  4232cc:	cmp	w0, #0x7a
  4232d0:	b.gt	423364 <ferror@plt+0x1e774>
  4232d4:	ldr	w0, [sp, #124]
  4232d8:	and	w0, w0, #0xffff
  4232dc:	cmp	w0, #0x58
  4232e0:	b.eq	4232f4 <ferror@plt+0x1e704>  // b.none
  4232e4:	ldr	w0, [sp, #124]
  4232e8:	and	w0, w0, #0xffff
  4232ec:	cmp	w0, #0x78
  4232f0:	b.ne	4232fc <ferror@plt+0x1e70c>  // b.any
  4232f4:	mov	w0, #0x1                   	// #1
  4232f8:	strb	w0, [sp, #123]
  4232fc:	ldr	w0, [sp, #124]
  423300:	and	w0, w0, #0xffff
  423304:	cmp	w0, #0x45
  423308:	b.eq	42331c <ferror@plt+0x1e72c>  // b.none
  42330c:	ldr	w0, [sp, #124]
  423310:	and	w0, w0, #0xffff
  423314:	cmp	w0, #0x65
  423318:	b.ne	423380 <ferror@plt+0x1e790>  // b.any
  42331c:	ldrb	w0, [sp, #123]
  423320:	eor	w0, w0, #0x1
  423324:	and	w0, w0, #0xff
  423328:	cmp	w0, #0x0
  42332c:	b.eq	423380 <ferror@plt+0x1e790>  // b.none
  423330:	bl	422a1c <ferror@plt+0x1de2c>
  423334:	str	w0, [sp, #124]
  423338:	ldr	w0, [sp, #124]
  42333c:	and	w0, w0, #0xffff
  423340:	cmp	w0, #0x2b
  423344:	b.eq	423380 <ferror@plt+0x1e790>  // b.none
  423348:	ldr	w0, [sp, #124]
  42334c:	and	w0, w0, #0xffff
  423350:	cmp	w0, #0x2d
  423354:	b.eq	423380 <ferror@plt+0x1e790>  // b.none
  423358:	ldr	w0, [sp, #124]
  42335c:	bl	422c14 <ferror@plt+0x1e024>
  423360:	b	423380 <ferror@plt+0x1e790>
  423364:	ldr	w0, [sp, #124]
  423368:	and	w0, w0, #0xffff
  42336c:	cmp	w0, #0x2e
  423370:	b.ne	423388 <ferror@plt+0x1e798>  // b.any
  423374:	b	423384 <ferror@plt+0x1e794>
  423378:	nop
  42337c:	b	42326c <ferror@plt+0x1e67c>
  423380:	nop
  423384:	b	42326c <ferror@plt+0x1e67c>
  423388:	nop
  42338c:	ldr	w0, [sp, #124]
  423390:	bl	422c14 <ferror@plt+0x1e024>
  423394:	ldr	x0, [sp, #24]
  423398:	mov	w1, #0x8                   	// #8
  42339c:	str	w1, [x0]
  4233a0:	b	4236b8 <ferror@plt+0x1eac8>
  4233a4:	str	wzr, [sp, #116]
  4233a8:	adrp	x0, 462000 <program_name+0xfa8>
  4233ac:	add	x0, x0, #0x8c8
  4233b0:	ldr	w0, [x0]
  4233b4:	ldr	w1, [sp, #116]
  4233b8:	cmp	w1, w0
  4233bc:	b.lt	423418 <ferror@plt+0x1e828>  // b.tstop
  4233c0:	adrp	x0, 462000 <program_name+0xfa8>
  4233c4:	add	x0, x0, #0x8c8
  4233c8:	ldr	w0, [x0]
  4233cc:	add	w0, w0, #0x5
  4233d0:	lsl	w1, w0, #1
  4233d4:	adrp	x0, 462000 <program_name+0xfa8>
  4233d8:	add	x0, x0, #0x8c8
  4233dc:	str	w1, [x0]
  4233e0:	adrp	x0, 462000 <program_name+0xfa8>
  4233e4:	add	x0, x0, #0x8d0
  4233e8:	ldr	x2, [x0]
  4233ec:	adrp	x0, 462000 <program_name+0xfa8>
  4233f0:	add	x0, x0, #0x8c8
  4233f4:	ldr	w0, [x0]
  4233f8:	sxtw	x0, w0
  4233fc:	mov	x1, x0
  423400:	mov	x0, x2
  423404:	bl	404560 <xrealloc@plt>
  423408:	mov	x1, x0
  42340c:	adrp	x0, 462000 <program_name+0xfa8>
  423410:	add	x0, x0, #0x8d0
  423414:	str	x1, [x0]
  423418:	adrp	x0, 462000 <program_name+0xfa8>
  42341c:	add	x0, x0, #0x8d0
  423420:	ldr	x1, [x0]
  423424:	ldr	w0, [sp, #116]
  423428:	add	w2, w0, #0x1
  42342c:	str	w2, [sp, #116]
  423430:	sxtw	x0, w0
  423434:	add	x0, x1, x0
  423438:	ldr	w1, [sp, #124]
  42343c:	and	w1, w1, #0xff
  423440:	strb	w1, [x0]
  423444:	bl	422a1c <ferror@plt+0x1de2c>
  423448:	str	w0, [sp, #124]
  42344c:	ldr	w0, [sp, #124]
  423450:	and	w0, w0, #0xffff
  423454:	cmp	w0, #0x40
  423458:	b.le	42346c <ferror@plt+0x1e87c>
  42345c:	ldr	w0, [sp, #124]
  423460:	and	w0, w0, #0xffff
  423464:	cmp	w0, #0x5a
  423468:	b.le	4233a8 <ferror@plt+0x1e7b8>
  42346c:	ldr	w0, [sp, #124]
  423470:	and	w0, w0, #0xffff
  423474:	cmp	w0, #0x60
  423478:	b.le	42348c <ferror@plt+0x1e89c>
  42347c:	ldr	w0, [sp, #124]
  423480:	and	w0, w0, #0xffff
  423484:	cmp	w0, #0x7a
  423488:	b.le	4233a8 <ferror@plt+0x1e7b8>
  42348c:	ldr	w0, [sp, #124]
  423490:	and	w0, w0, #0xffff
  423494:	cmp	w0, #0x2f
  423498:	b.le	4234ac <ferror@plt+0x1e8bc>
  42349c:	ldr	w0, [sp, #124]
  4234a0:	and	w0, w0, #0xffff
  4234a4:	cmp	w0, #0x39
  4234a8:	b.le	4233a8 <ferror@plt+0x1e7b8>
  4234ac:	ldr	w0, [sp, #124]
  4234b0:	and	w0, w0, #0xffff
  4234b4:	cmp	w0, #0x5f
  4234b8:	b.ne	4234c0 <ferror@plt+0x1e8d0>  // b.any
  4234bc:	b	4233a8 <ferror@plt+0x1e7b8>
  4234c0:	nop
  4234c4:	ldr	w0, [sp, #124]
  4234c8:	bl	422c14 <ferror@plt+0x1e024>
  4234cc:	adrp	x0, 462000 <program_name+0xfa8>
  4234d0:	add	x0, x0, #0x8c8
  4234d4:	ldr	w0, [x0]
  4234d8:	ldr	w1, [sp, #116]
  4234dc:	cmp	w1, w0
  4234e0:	b.lt	42353c <ferror@plt+0x1e94c>  // b.tstop
  4234e4:	adrp	x0, 462000 <program_name+0xfa8>
  4234e8:	add	x0, x0, #0x8c8
  4234ec:	ldr	w0, [x0]
  4234f0:	add	w0, w0, #0x5
  4234f4:	lsl	w1, w0, #1
  4234f8:	adrp	x0, 462000 <program_name+0xfa8>
  4234fc:	add	x0, x0, #0x8c8
  423500:	str	w1, [x0]
  423504:	adrp	x0, 462000 <program_name+0xfa8>
  423508:	add	x0, x0, #0x8d0
  42350c:	ldr	x2, [x0]
  423510:	adrp	x0, 462000 <program_name+0xfa8>
  423514:	add	x0, x0, #0x8c8
  423518:	ldr	w0, [x0]
  42351c:	sxtw	x0, w0
  423520:	mov	x1, x0
  423524:	mov	x0, x2
  423528:	bl	404560 <xrealloc@plt>
  42352c:	mov	x1, x0
  423530:	adrp	x0, 462000 <program_name+0xfa8>
  423534:	add	x0, x0, #0x8d0
  423538:	str	x1, [x0]
  42353c:	adrp	x0, 462000 <program_name+0xfa8>
  423540:	add	x0, x0, #0x8d0
  423544:	ldr	x1, [x0]
  423548:	ldrsw	x0, [sp, #116]
  42354c:	add	x0, x1, x0
  423550:	strb	wzr, [x0]
  423554:	adrp	x0, 462000 <program_name+0xfa8>
  423558:	add	x0, x0, #0x8d0
  42355c:	ldr	x0, [x0]
  423560:	bl	404630 <xstrdup@plt>
  423564:	mov	x1, x0
  423568:	ldr	x0, [sp, #24]
  42356c:	str	x1, [x0, #8]
  423570:	ldr	x0, [sp, #24]
  423574:	mov	w1, #0x9                   	// #9
  423578:	str	w1, [x0]
  42357c:	b	4236b8 <ferror@plt+0x1eac8>
  423580:	adrp	x0, 463000 <program_name+0x1fa8>
  423584:	add	x0, x0, #0x588
  423588:	ldr	x1, [x0]
  42358c:	adrp	x0, 463000 <program_name+0x1fa8>
  423590:	add	x0, x0, #0x598
  423594:	ldr	w2, [x0]
  423598:	add	x0, sp, #0x20
  42359c:	mov	w3, w2
  4235a0:	mov	x2, x1
  4235a4:	mov	w1, #0x2                   	// #2
  4235a8:	bl	40999c <ferror@plt+0x4dac>
  4235ac:	add	x0, sp, #0x20
  4235b0:	mov	w1, #0x22                  	// #34
  4235b4:	bl	422e98 <ferror@plt+0x1e2a8>
  4235b8:	add	x0, sp, #0x20
  4235bc:	bl	40a088 <ferror@plt+0x5498>
  4235c0:	mov	x1, x0
  4235c4:	ldr	x0, [sp, #24]
  4235c8:	str	x1, [x0, #16]
  4235cc:	adrp	x0, 463000 <program_name+0x1fa8>
  4235d0:	add	x0, x0, #0x558
  4235d4:	ldr	x0, [x0]
  4235d8:	bl	421e9c <ferror@plt+0x1d2ac>
  4235dc:	mov	x1, x0
  4235e0:	ldr	x0, [sp, #24]
  4235e4:	str	x1, [x0, #24]
  4235e8:	ldr	x0, [sp, #24]
  4235ec:	mov	w1, #0x7                   	// #7
  4235f0:	str	w1, [x0]
  4235f4:	b	4236b8 <ferror@plt+0x1eac8>
  4235f8:	adrp	x0, 463000 <program_name+0x1fa8>
  4235fc:	add	x0, x0, #0x588
  423600:	ldr	x1, [x0]
  423604:	adrp	x0, 463000 <program_name+0x1fa8>
  423608:	add	x0, x0, #0x598
  42360c:	ldr	w2, [x0]
  423610:	add	x0, sp, #0x20
  423614:	mov	w3, w2
  423618:	mov	x2, x1
  42361c:	mov	w1, #0x0                   	// #0
  423620:	bl	40999c <ferror@plt+0x4dac>
  423624:	add	x0, sp, #0x20
  423628:	mov	w1, #0x27                  	// #39
  42362c:	bl	422e98 <ferror@plt+0x1e2a8>
  423630:	add	x0, sp, #0x20
  423634:	bl	409ffc <ferror@plt+0x540c>
  423638:	ldr	x0, [sp, #24]
  42363c:	mov	w1, #0xb                   	// #11
  423640:	str	w1, [x0]
  423644:	b	4236b8 <ferror@plt+0x1eac8>
  423648:	bl	422a1c <ferror@plt+0x1de2c>
  42364c:	str	w0, [sp, #124]
  423650:	ldr	w0, [sp, #124]
  423654:	and	w0, w0, #0xffff
  423658:	cmp	w0, #0x2b
  42365c:	b.ne	423670 <ferror@plt+0x1ea80>  // b.any
  423660:	ldr	x0, [sp, #24]
  423664:	mov	w1, #0xb                   	// #11
  423668:	str	w1, [x0]
  42366c:	b	4236b8 <ferror@plt+0x1eac8>
  423670:	ldr	w0, [sp, #124]
  423674:	and	w0, w0, #0xffff
  423678:	cmp	w0, #0x3d
  42367c:	b.ne	423690 <ferror@plt+0x1eaa0>  // b.any
  423680:	ldr	x0, [sp, #24]
  423684:	mov	w1, #0xb                   	// #11
  423688:	str	w1, [x0]
  42368c:	b	4236b8 <ferror@plt+0x1eac8>
  423690:	ldr	w0, [sp, #124]
  423694:	bl	422c14 <ferror@plt+0x1e024>
  423698:	ldr	x0, [sp, #24]
  42369c:	mov	w1, #0xa                   	// #10
  4236a0:	str	w1, [x0]
  4236a4:	b	4236b8 <ferror@plt+0x1eac8>
  4236a8:	ldr	x0, [sp, #24]
  4236ac:	mov	w1, #0xb                   	// #11
  4236b0:	str	w1, [x0]
  4236b4:	nop
  4236b8:	ldp	x29, x30, [sp], #128
  4236bc:	ret
  4236c0:	stp	x29, x30, [sp, #-32]!
  4236c4:	mov	x29, sp
  4236c8:	str	x0, [sp, #24]
  4236cc:	ldr	x0, [sp, #24]
  4236d0:	ldr	w0, [x0]
  4236d4:	cmp	w0, #0x0
  4236d8:	b.eq	42374c <ferror@plt+0x1eb5c>  // b.none
  4236dc:	adrp	x0, 462000 <program_name+0xfa8>
  4236e0:	add	x0, x0, #0x860
  4236e4:	ldr	w0, [x0]
  4236e8:	cmp	w0, #0x3
  4236ec:	b.ne	4236f4 <ferror@plt+0x1eb04>  // b.any
  4236f0:	bl	4047b0 <abort@plt>
  4236f4:	adrp	x0, 462000 <program_name+0xfa8>
  4236f8:	add	x0, x0, #0x860
  4236fc:	ldr	w0, [x0]
  423700:	add	w2, w0, #0x1
  423704:	adrp	x1, 462000 <program_name+0xfa8>
  423708:	add	x1, x1, #0x860
  42370c:	str	w2, [x1]
  423710:	adrp	x1, 462000 <program_name+0xfa8>
  423714:	add	x2, x1, #0x7e8
  423718:	sxtw	x1, w0
  42371c:	mov	x0, x1
  423720:	lsl	x0, x0, #2
  423724:	add	x0, x0, x1
  423728:	lsl	x0, x0, #3
  42372c:	add	x0, x2, x0
  423730:	ldr	x1, [sp, #24]
  423734:	ldp	x2, x3, [x1]
  423738:	stp	x2, x3, [x0]
  42373c:	ldp	x2, x3, [x1, #16]
  423740:	stp	x2, x3, [x0, #16]
  423744:	ldr	x1, [x1, #32]
  423748:	str	x1, [x0, #32]
  42374c:	nop
  423750:	ldp	x29, x30, [sp], #32
  423754:	ret
  423758:	stp	x29, x30, [sp, #-160]!
  42375c:	mov	x29, sp
  423760:	str	x0, [sp, #24]
  423764:	adrp	x0, 462000 <program_name+0xfa8>
  423768:	add	x0, x0, #0x8b8
  42376c:	ldr	w0, [x0]
  423770:	cmp	w0, #0x0
  423774:	b.eq	4237e4 <ferror@plt+0x1ebf4>  // b.none
  423778:	adrp	x0, 462000 <program_name+0xfa8>
  42377c:	add	x0, x0, #0x8b8
  423780:	ldr	w0, [x0]
  423784:	sub	w1, w0, #0x1
  423788:	adrp	x0, 462000 <program_name+0xfa8>
  42378c:	add	x0, x0, #0x8b8
  423790:	str	w1, [x0]
  423794:	adrp	x0, 462000 <program_name+0xfa8>
  423798:	add	x0, x0, #0x8b8
  42379c:	ldr	w1, [x0]
  4237a0:	ldr	x3, [sp, #24]
  4237a4:	adrp	x0, 462000 <program_name+0xfa8>
  4237a8:	add	x2, x0, #0x868
  4237ac:	sxtw	x1, w1
  4237b0:	mov	x0, x1
  4237b4:	lsl	x0, x0, #2
  4237b8:	add	x0, x0, x1
  4237bc:	lsl	x0, x0, #3
  4237c0:	add	x1, x2, x0
  4237c4:	mov	x0, x3
  4237c8:	ldp	x2, x3, [x1]
  4237cc:	stp	x2, x3, [x0]
  4237d0:	ldp	x2, x3, [x1, #16]
  4237d4:	stp	x2, x3, [x0, #16]
  4237d8:	ldr	x1, [x1, #32]
  4237dc:	str	x1, [x0, #32]
  4237e0:	b	4238c0 <ferror@plt+0x1ecd0>
  4237e4:	ldr	x0, [sp, #24]
  4237e8:	bl	422fcc <ferror@plt+0x1e3dc>
  4237ec:	ldr	x0, [sp, #24]
  4237f0:	ldr	w0, [x0]
  4237f4:	cmp	w0, #0x7
  4237f8:	b.ne	4238ac <ferror@plt+0x1ecbc>  // b.any
  4237fc:	adrp	x0, 462000 <program_name+0xfa8>
  423800:	add	x0, x0, #0x8bc
  423804:	ldr	w0, [x0]
  423808:	cmp	w0, #0x2
  42380c:	b.eq	4238ac <ferror@plt+0x1ecbc>  // b.none
  423810:	ldr	x0, [sp, #24]
  423814:	ldr	x0, [x0, #16]
  423818:	str	x0, [sp, #152]
  42381c:	add	x0, sp, #0x20
  423820:	bl	422fcc <ferror@plt+0x1e3dc>
  423824:	ldr	w0, [sp, #32]
  423828:	cmp	w0, #0xa
  42382c:	b.ne	423898 <ferror@plt+0x1eca8>  // b.any
  423830:	add	x0, sp, #0x48
  423834:	bl	422fcc <ferror@plt+0x1e3dc>
  423838:	ldr	w0, [sp, #72]
  42383c:	cmp	w0, #0x7
  423840:	b.ne	423890 <ferror@plt+0x1eca0>  // b.any
  423844:	add	x0, sp, #0x70
  423848:	bl	422fcc <ferror@plt+0x1e3dc>
  42384c:	ldr	w0, [sp, #112]
  423850:	cmp	w0, #0x6
  423854:	b.eq	423888 <ferror@plt+0x1ec98>  // b.none
  423858:	ldr	x0, [sp, #88]
  42385c:	mov	x1, x0
  423860:	ldr	x0, [sp, #152]
  423864:	bl	40955c <ferror@plt+0x496c>
  423868:	str	x0, [sp, #152]
  42386c:	add	x0, sp, #0x70
  423870:	bl	4236c0 <ferror@plt+0x1ead0>
  423874:	add	x0, sp, #0x48
  423878:	bl	422c34 <ferror@plt+0x1e044>
  42387c:	add	x0, sp, #0x20
  423880:	bl	422c34 <ferror@plt+0x1e044>
  423884:	b	42381c <ferror@plt+0x1ec2c>
  423888:	add	x0, sp, #0x70
  42388c:	bl	4236c0 <ferror@plt+0x1ead0>
  423890:	add	x0, sp, #0x48
  423894:	bl	4236c0 <ferror@plt+0x1ead0>
  423898:	add	x0, sp, #0x20
  42389c:	bl	4236c0 <ferror@plt+0x1ead0>
  4238a0:	ldr	x0, [sp, #24]
  4238a4:	ldr	x1, [sp, #152]
  4238a8:	str	x1, [x0, #16]
  4238ac:	ldr	x0, [sp, #24]
  4238b0:	ldr	w1, [x0]
  4238b4:	adrp	x0, 462000 <program_name+0xfa8>
  4238b8:	add	x0, x0, #0x8bc
  4238bc:	str	w1, [x0]
  4238c0:	ldp	x29, x30, [sp], #160
  4238c4:	ret
  4238c8:	stp	x29, x30, [sp, #-32]!
  4238cc:	mov	x29, sp
  4238d0:	str	x0, [sp, #24]
  4238d4:	ldr	x0, [sp, #24]
  4238d8:	ldr	w0, [x0]
  4238dc:	cmp	w0, #0x0
  4238e0:	b.eq	423954 <ferror@plt+0x1ed64>  // b.none
  4238e4:	adrp	x0, 462000 <program_name+0xfa8>
  4238e8:	add	x0, x0, #0x8b8
  4238ec:	ldr	w0, [x0]
  4238f0:	cmp	w0, #0x2
  4238f4:	b.ne	4238fc <ferror@plt+0x1ed0c>  // b.any
  4238f8:	bl	4047b0 <abort@plt>
  4238fc:	adrp	x0, 462000 <program_name+0xfa8>
  423900:	add	x0, x0, #0x8b8
  423904:	ldr	w0, [x0]
  423908:	add	w2, w0, #0x1
  42390c:	adrp	x1, 462000 <program_name+0xfa8>
  423910:	add	x1, x1, #0x8b8
  423914:	str	w2, [x1]
  423918:	adrp	x1, 462000 <program_name+0xfa8>
  42391c:	add	x2, x1, #0x868
  423920:	sxtw	x1, w0
  423924:	mov	x0, x1
  423928:	lsl	x0, x0, #2
  42392c:	add	x0, x0, x1
  423930:	lsl	x0, x0, #3
  423934:	add	x0, x2, x0
  423938:	ldr	x1, [sp, #24]
  42393c:	ldp	x2, x3, [x1]
  423940:	stp	x2, x3, [x0]
  423944:	ldp	x2, x3, [x1, #16]
  423948:	stp	x2, x3, [x0, #16]
  42394c:	ldr	x1, [x1, #32]
  423950:	str	x1, [x0, #32]
  423954:	nop
  423958:	ldp	x29, x30, [sp], #32
  42395c:	ret
  423960:	stp	x29, x30, [sp, #-32]!
  423964:	mov	x29, sp
  423968:	str	x0, [sp, #24]
  42396c:	ldr	x0, [sp, #24]
  423970:	bl	423758 <ferror@plt+0x1eb68>
  423974:	nop
  423978:	ldp	x29, x30, [sp], #32
  42397c:	ret
  423980:	stp	x29, x30, [sp, #-32]!
  423984:	mov	x29, sp
  423988:	str	x0, [sp, #24]
  42398c:	ldr	x0, [sp, #24]
  423990:	bl	4238c8 <ferror@plt+0x1ecd8>
  423994:	nop
  423998:	ldp	x29, x30, [sp], #32
  42399c:	ret
  4239a0:	sub	sp, sp, #0x150
  4239a4:	stp	x29, x30, [sp, #16]
  4239a8:	add	x29, sp, #0x10
  4239ac:	str	x19, [sp, #32]
  4239b0:	str	x0, [sp, #88]
  4239b4:	str	w1, [sp, #84]
  4239b8:	str	w2, [sp, #80]
  4239bc:	stp	x3, x4, [sp, #64]
  4239c0:	str	x5, [sp, #56]
  4239c4:	mov	w0, #0x1                   	// #1
  4239c8:	str	w0, [sp, #332]
  4239cc:	str	xzr, [sp, #320]
  4239d0:	adrp	x0, 460000 <default_parse_debrief>
  4239d4:	add	x0, x0, #0xd58
  4239d8:	ldp	x0, x1, [x0]
  4239dc:	stp	x0, x1, [sp, #248]
  4239e0:	add	x0, sp, #0x40
  4239e4:	bl	40a264 <ferror@plt+0x5674>
  4239e8:	mov	w1, w0
  4239ec:	ldr	w0, [sp, #80]
  4239f0:	bl	40a178 <ferror@plt+0x5588>
  4239f4:	str	w0, [sp, #240]
  4239f8:	str	wzr, [sp, #328]
  4239fc:	add	x0, sp, #0x60
  423a00:	bl	423960 <ferror@plt+0x1ed70>
  423a04:	ldr	w0, [sp, #96]
  423a08:	cmp	w0, #0xb
  423a0c:	b.hi	423fe0 <ferror@plt+0x1f3f0>  // b.pmore
  423a10:	cmp	w0, #0xa
  423a14:	b.cs	423fc8 <ferror@plt+0x1f3d8>  // b.hs, b.nlast
  423a18:	cmp	w0, #0x9
  423a1c:	b.eq	423aac <ferror@plt+0x1eebc>  // b.none
  423a20:	cmp	w0, #0x9
  423a24:	b.hi	423fe0 <ferror@plt+0x1f3f0>  // b.pmore
  423a28:	cmp	w0, #0x8
  423a2c:	b.eq	423fc8 <ferror@plt+0x1f3d8>  // b.none
  423a30:	cmp	w0, #0x8
  423a34:	b.hi	423fe0 <ferror@plt+0x1f3f0>  // b.pmore
  423a38:	cmp	w0, #0x7
  423a3c:	b.eq	423ee4 <ferror@plt+0x1f2f4>  // b.none
  423a40:	cmp	w0, #0x7
  423a44:	b.hi	423fe0 <ferror@plt+0x1f3f0>  // b.pmore
  423a48:	cmp	w0, #0x6
  423a4c:	b.eq	423fc8 <ferror@plt+0x1f3d8>  // b.none
  423a50:	cmp	w0, #0x6
  423a54:	b.hi	423fe0 <ferror@plt+0x1f3f0>  // b.pmore
  423a58:	cmp	w0, #0x5
  423a5c:	b.eq	423ea8 <ferror@plt+0x1f2b8>  // b.none
  423a60:	cmp	w0, #0x5
  423a64:	b.hi	423fe0 <ferror@plt+0x1f3f0>  // b.pmore
  423a68:	cmp	w0, #0x4
  423a6c:	b.eq	423e14 <ferror@plt+0x1f224>  // b.none
  423a70:	cmp	w0, #0x4
  423a74:	b.hi	423fe0 <ferror@plt+0x1f3f0>  // b.pmore
  423a78:	cmp	w0, #0x3
  423a7c:	b.eq	423da4 <ferror@plt+0x1f1b4>  // b.none
  423a80:	cmp	w0, #0x3
  423a84:	b.hi	423fe0 <ferror@plt+0x1f3f0>  // b.pmore
  423a88:	cmp	w0, #0x2
  423a8c:	b.eq	423d10 <ferror@plt+0x1f120>  // b.none
  423a90:	cmp	w0, #0x2
  423a94:	b.hi	423fe0 <ferror@plt+0x1f3f0>  // b.pmore
  423a98:	cmp	w0, #0x0
  423a9c:	b.eq	423fb4 <ferror@plt+0x1f3c4>  // b.none
  423aa0:	cmp	w0, #0x1
  423aa4:	b.eq	423c9c <ferror@plt+0x1f0ac>  // b.none
  423aa8:	b	423fe0 <ferror@plt+0x1f3f0>
  423aac:	ldr	x0, [sp, #104]
  423ab0:	str	x0, [sp, #312]
  423ab4:	ldr	x0, [sp, #312]
  423ab8:	bl	404280 <strlen@plt>
  423abc:	str	x0, [sp, #304]
  423ac0:	add	x0, sp, #0x88
  423ac4:	bl	423960 <ferror@plt+0x1ed70>
  423ac8:	ldr	w0, [sp, #136]
  423acc:	cmp	w0, #0x6
  423ad0:	b.ne	423b88 <ferror@plt+0x1ef98>  // b.any
  423ad4:	add	x0, sp, #0xb0
  423ad8:	bl	423960 <ferror@plt+0x1ed70>
  423adc:	ldr	w0, [sp, #176]
  423ae0:	cmp	w0, #0x9
  423ae4:	b.ne	423b80 <ferror@plt+0x1ef90>  // b.any
  423ae8:	ldr	x0, [sp, #184]
  423aec:	str	x0, [sp, #288]
  423af0:	ldr	x0, [sp, #288]
  423af4:	bl	404280 <strlen@plt>
  423af8:	str	x0, [sp, #280]
  423afc:	ldr	x1, [sp, #304]
  423b00:	ldr	x0, [sp, #280]
  423b04:	add	x0, x1, x0
  423b08:	add	x0, x0, #0x2
  423b0c:	mov	x1, x0
  423b10:	ldr	x0, [sp, #312]
  423b14:	bl	404560 <xrealloc@plt>
  423b18:	str	x0, [sp, #312]
  423b1c:	ldr	x1, [sp, #312]
  423b20:	ldr	x0, [sp, #304]
  423b24:	add	x0, x1, x0
  423b28:	mov	w1, #0x2e                  	// #46
  423b2c:	strb	w1, [x0]
  423b30:	ldr	x0, [sp, #304]
  423b34:	add	x0, x0, #0x1
  423b38:	ldr	x1, [sp, #312]
  423b3c:	add	x3, x1, x0
  423b40:	ldr	x0, [sp, #280]
  423b44:	add	x0, x0, #0x1
  423b48:	mov	x2, x0
  423b4c:	ldr	x1, [sp, #288]
  423b50:	mov	x0, x3
  423b54:	bl	404220 <memcpy@plt>
  423b58:	ldr	x1, [sp, #280]
  423b5c:	ldr	x0, [sp, #304]
  423b60:	add	x0, x1, x0
  423b64:	add	x0, x0, #0x1
  423b68:	str	x0, [sp, #304]
  423b6c:	add	x0, sp, #0xb0
  423b70:	bl	422c34 <ferror@plt+0x1e044>
  423b74:	add	x0, sp, #0x88
  423b78:	bl	422c34 <ferror@plt+0x1e044>
  423b7c:	b	423ac0 <ferror@plt+0x1eed0>
  423b80:	add	x0, sp, #0xb0
  423b84:	bl	423980 <ferror@plt+0x1ed90>
  423b88:	add	x0, sp, #0x88
  423b8c:	bl	423980 <ferror@plt+0x1ed90>
  423b90:	ldr	x0, [sp, #312]
  423b94:	str	x0, [sp, #296]
  423b98:	ldr	x0, [sp, #296]
  423b9c:	bl	404280 <strlen@plt>
  423ba0:	mov	x1, x0
  423ba4:	add	x0, sp, #0xe8
  423ba8:	mov	x3, x0
  423bac:	mov	x2, x1
  423bb0:	ldr	x1, [sp, #296]
  423bb4:	adrp	x0, 462000 <program_name+0xfa8>
  423bb8:	add	x0, x0, #0x6e0
  423bbc:	bl	404650 <hash_find_entry@plt>
  423bc0:	cmp	w0, #0x0
  423bc4:	b.ne	423bdc <ferror@plt+0x1efec>  // b.any
  423bc8:	ldr	x0, [sp, #232]
  423bcc:	str	x0, [sp, #320]
  423bd0:	mov	w0, #0x1                   	// #1
  423bd4:	str	w0, [sp, #328]
  423bd8:	b	423c10 <ferror@plt+0x1f020>
  423bdc:	mov	w1, #0x2e                  	// #46
  423be0:	ldr	x0, [sp, #296]
  423be4:	bl	404960 <strchr@plt>
  423be8:	str	x0, [sp, #296]
  423bec:	ldr	x0, [sp, #296]
  423bf0:	cmp	x0, #0x0
  423bf4:	b.ne	423c00 <ferror@plt+0x1f010>  // b.any
  423bf8:	str	wzr, [sp, #328]
  423bfc:	b	423c10 <ferror@plt+0x1f020>
  423c00:	ldr	x0, [sp, #296]
  423c04:	add	x0, x0, #0x1
  423c08:	str	x0, [sp, #296]
  423c0c:	b	423b98 <ferror@plt+0x1efa8>
  423c10:	ldr	x0, [sp, #312]
  423c14:	str	x0, [sp, #296]
  423c18:	adrp	x0, 462000 <program_name+0xfa8>
  423c1c:	add	x0, x0, #0x8c0
  423c20:	ldr	x19, [x0]
  423c24:	ldr	x0, [sp, #296]
  423c28:	bl	404280 <strlen@plt>
  423c2c:	mov	x2, x0
  423c30:	ldr	x1, [sp, #296]
  423c34:	mov	x0, x19
  423c38:	bl	40a32c <ferror@plt+0x573c>
  423c3c:	str	x0, [sp, #272]
  423c40:	ldr	x0, [sp, #272]
  423c44:	cmp	x0, #0x0
  423c48:	b.ne	423c78 <ferror@plt+0x1f088>  // b.any
  423c4c:	mov	w1, #0x2e                  	// #46
  423c50:	ldr	x0, [sp, #296]
  423c54:	bl	404960 <strchr@plt>
  423c58:	str	x0, [sp, #296]
  423c5c:	ldr	x0, [sp, #296]
  423c60:	cmp	x0, #0x0
  423c64:	b.eq	423c80 <ferror@plt+0x1f090>  // b.none
  423c68:	ldr	x0, [sp, #296]
  423c6c:	add	x0, x0, #0x1
  423c70:	str	x0, [sp, #296]
  423c74:	b	423c18 <ferror@plt+0x1f028>
  423c78:	nop
  423c7c:	b	423c84 <ferror@plt+0x1f094>
  423c80:	nop
  423c84:	ldr	x0, [sp, #272]
  423c88:	bl	40a240 <ferror@plt+0x5650>
  423c8c:	stp	x0, x1, [sp, #248]
  423c90:	ldr	x0, [sp, #312]
  423c94:	bl	4048f0 <free@plt>
  423c98:	b	423fe4 <ferror@plt+0x1f3f4>
  423c9c:	ldr	w0, [sp, #328]
  423ca0:	cmp	w0, #0x0
  423ca4:	b.eq	423cb0 <ferror@plt+0x1f0c0>  // b.none
  423ca8:	ldr	x0, [sp, #320]
  423cac:	b	423cb4 <ferror@plt+0x1f0c4>
  423cb0:	mov	x0, #0x0                   	// #0
  423cb4:	mov	x1, x0
  423cb8:	ldr	x0, [sp, #88]
  423cbc:	bl	40b2a4 <ferror@plt+0x66b4>
  423cc0:	mov	x5, x0
  423cc4:	ldp	x3, x4, [sp, #248]
  423cc8:	ldr	w2, [sp, #240]
  423ccc:	mov	w1, #0x2                   	// #2
  423cd0:	ldr	x0, [sp, #88]
  423cd4:	bl	4239a0 <ferror@plt+0x1edb0>
  423cd8:	and	w0, w0, #0xff
  423cdc:	cmp	w0, #0x0
  423ce0:	b.eq	423cf8 <ferror@plt+0x1f108>  // b.none
  423ce4:	ldr	w1, [sp, #332]
  423ce8:	ldr	x0, [sp, #56]
  423cec:	bl	40bea0 <ferror@plt+0x72b0>
  423cf0:	mov	w0, #0x1                   	// #1
  423cf4:	b	423fe8 <ferror@plt+0x1f3f8>
  423cf8:	adrp	x0, 460000 <default_parse_debrief>
  423cfc:	add	x0, x0, #0xd38
  423d00:	ldp	x0, x1, [x0]
  423d04:	stp	x0, x1, [sp, #248]
  423d08:	str	wzr, [sp, #328]
  423d0c:	b	423fe4 <ferror@plt+0x1f3f4>
  423d10:	ldr	w0, [sp, #84]
  423d14:	cmp	w0, #0x2
  423d18:	b.ne	423d30 <ferror@plt+0x1f140>  // b.any
  423d1c:	ldr	w1, [sp, #332]
  423d20:	ldr	x0, [sp, #56]
  423d24:	bl	40bea0 <ferror@plt+0x72b0>
  423d28:	mov	w0, #0x0                   	// #0
  423d2c:	b	423fe8 <ferror@plt+0x1f3f8>
  423d30:	ldr	w0, [sp, #84]
  423d34:	cmp	w0, #0x4
  423d38:	b.ne	423d8c <ferror@plt+0x1f19c>  // b.any
  423d3c:	adrp	x0, 460000 <default_parse_debrief>
  423d40:	add	x0, x0, #0xfc8
  423d44:	strb	wzr, [x0]
  423d48:	adrp	x0, 445000 <ferror@plt+0x40410>
  423d4c:	add	x0, x0, #0x1d8
  423d50:	bl	404b80 <gettext@plt>
  423d54:	mov	x2, x0
  423d58:	adrp	x0, 463000 <program_name+0x1fa8>
  423d5c:	add	x0, x0, #0x588
  423d60:	ldr	x0, [x0]
  423d64:	ldr	w1, [sp, #128]
  423d68:	mov	w4, w1
  423d6c:	mov	x3, x0
  423d70:	mov	w1, #0x0                   	// #0
  423d74:	mov	w0, #0x0                   	// #0
  423d78:	bl	4042f0 <error@plt>
  423d7c:	adrp	x0, 460000 <default_parse_debrief>
  423d80:	add	x0, x0, #0xfc8
  423d84:	mov	w1, #0x1                   	// #1
  423d88:	strb	w1, [x0]
  423d8c:	adrp	x0, 460000 <default_parse_debrief>
  423d90:	add	x0, x0, #0xd38
  423d94:	ldp	x0, x1, [x0]
  423d98:	stp	x0, x1, [sp, #248]
  423d9c:	str	wzr, [sp, #328]
  423da0:	b	423fe4 <ferror@plt+0x1f3f4>
  423da4:	mov	x1, #0x0                   	// #0
  423da8:	ldr	x0, [sp, #88]
  423dac:	bl	40b2a4 <ferror@plt+0x66b4>
  423db0:	mov	x2, x0
  423db4:	adrp	x0, 460000 <default_parse_debrief>
  423db8:	add	x1, x0, #0xd38
  423dbc:	adrp	x0, 461000 <sentence_end_required_spaces>
  423dc0:	add	x0, x0, #0xb10
  423dc4:	mov	x5, x2
  423dc8:	ldp	x3, x4, [x1]
  423dcc:	ldr	w2, [x0]
  423dd0:	mov	w1, #0x4                   	// #4
  423dd4:	ldr	x0, [sp, #88]
  423dd8:	bl	4239a0 <ferror@plt+0x1edb0>
  423ddc:	and	w0, w0, #0xff
  423de0:	cmp	w0, #0x0
  423de4:	b.eq	423dfc <ferror@plt+0x1f20c>  // b.none
  423de8:	ldr	w1, [sp, #332]
  423dec:	ldr	x0, [sp, #56]
  423df0:	bl	40bea0 <ferror@plt+0x72b0>
  423df4:	mov	w0, #0x1                   	// #1
  423df8:	b	423fe8 <ferror@plt+0x1f3f8>
  423dfc:	adrp	x0, 460000 <default_parse_debrief>
  423e00:	add	x0, x0, #0xd38
  423e04:	ldp	x0, x1, [x0]
  423e08:	stp	x0, x1, [sp, #248]
  423e0c:	str	wzr, [sp, #328]
  423e10:	b	423fe4 <ferror@plt+0x1f3f4>
  423e14:	ldr	w0, [sp, #84]
  423e18:	cmp	w0, #0x4
  423e1c:	b.ne	423e34 <ferror@plt+0x1f244>  // b.any
  423e20:	ldr	w1, [sp, #332]
  423e24:	ldr	x0, [sp, #56]
  423e28:	bl	40bea0 <ferror@plt+0x72b0>
  423e2c:	mov	w0, #0x0                   	// #0
  423e30:	b	423fe8 <ferror@plt+0x1f3f8>
  423e34:	ldr	w0, [sp, #84]
  423e38:	cmp	w0, #0x2
  423e3c:	b.ne	423e90 <ferror@plt+0x1f2a0>  // b.any
  423e40:	adrp	x0, 460000 <default_parse_debrief>
  423e44:	add	x0, x0, #0xfc8
  423e48:	strb	wzr, [x0]
  423e4c:	adrp	x0, 445000 <ferror@plt+0x40410>
  423e50:	add	x0, x0, #0x210
  423e54:	bl	404b80 <gettext@plt>
  423e58:	mov	x2, x0
  423e5c:	adrp	x0, 463000 <program_name+0x1fa8>
  423e60:	add	x0, x0, #0x588
  423e64:	ldr	x0, [x0]
  423e68:	ldr	w1, [sp, #128]
  423e6c:	mov	w4, w1
  423e70:	mov	x3, x0
  423e74:	mov	w1, #0x0                   	// #0
  423e78:	mov	w0, #0x0                   	// #0
  423e7c:	bl	4042f0 <error@plt>
  423e80:	adrp	x0, 460000 <default_parse_debrief>
  423e84:	add	x0, x0, #0xfc8
  423e88:	mov	w1, #0x1                   	// #1
  423e8c:	strb	w1, [x0]
  423e90:	adrp	x0, 460000 <default_parse_debrief>
  423e94:	add	x0, x0, #0xd38
  423e98:	ldp	x0, x1, [x0]
  423e9c:	stp	x0, x1, [sp, #248]
  423ea0:	str	wzr, [sp, #328]
  423ea4:	b	423fe4 <ferror@plt+0x1f3f4>
  423ea8:	ldr	w0, [sp, #332]
  423eac:	add	w0, w0, #0x1
  423eb0:	str	w0, [sp, #332]
  423eb4:	add	x0, sp, #0x40
  423eb8:	bl	40a264 <ferror@plt+0x5674>
  423ebc:	mov	w1, w0
  423ec0:	ldr	w0, [sp, #80]
  423ec4:	bl	40a178 <ferror@plt+0x5588>
  423ec8:	str	w0, [sp, #240]
  423ecc:	adrp	x0, 460000 <default_parse_debrief>
  423ed0:	add	x0, x0, #0xd58
  423ed4:	ldp	x0, x1, [x0]
  423ed8:	stp	x0, x1, [sp, #248]
  423edc:	str	wzr, [sp, #328]
  423ee0:	b	423fe4 <ferror@plt+0x1f3f4>
  423ee4:	adrp	x0, 463000 <program_name+0x1fa8>
  423ee8:	add	x0, x0, #0x588
  423eec:	ldr	x0, [x0]
  423ef0:	str	x0, [sp, #216]
  423ef4:	ldr	w0, [sp, #128]
  423ef8:	sxtw	x0, w0
  423efc:	str	x0, [sp, #224]
  423f00:	adrp	x0, 462000 <program_name+0xfa8>
  423f04:	add	x0, x0, #0x6d8
  423f08:	ldrb	w0, [x0]
  423f0c:	cmp	w0, #0x0
  423f10:	b.eq	423f60 <ferror@plt+0x1f370>  // b.none
  423f14:	ldr	x0, [sp, #112]
  423f18:	bl	408c84 <ferror@plt+0x4094>
  423f1c:	str	x0, [sp, #264]
  423f20:	ldr	x0, [sp, #112]
  423f24:	bl	40908c <ferror@plt+0x449c>
  423f28:	ldr	x2, [sp, #120]
  423f2c:	add	x1, sp, #0xd8
  423f30:	mov	w0, #0x1                   	// #1
  423f34:	strb	w0, [sp]
  423f38:	mov	x7, x2
  423f3c:	mov	x6, #0x0                   	// #0
  423f40:	mov	x5, x1
  423f44:	ldr	w4, [sp, #240]
  423f48:	mov	w3, #0x1                   	// #1
  423f4c:	ldr	x2, [sp, #264]
  423f50:	mov	x1, #0x0                   	// #0
  423f54:	ldr	x0, [sp, #88]
  423f58:	bl	40ce94 <ferror@plt+0x82a4>
  423f5c:	b	423f94 <ferror@plt+0x1f3a4>
  423f60:	ldr	x0, [sp, #112]
  423f64:	ldr	x1, [sp, #216]
  423f68:	ldr	x2, [sp, #224]
  423f6c:	ldr	x3, [sp, #120]
  423f70:	mov	w7, #0x1                   	// #1
  423f74:	mov	x6, x3
  423f78:	mov	x5, x2
  423f7c:	mov	x4, x1
  423f80:	ldr	w3, [sp, #240]
  423f84:	mov	x2, x0
  423f88:	ldr	w1, [sp, #332]
  423f8c:	ldr	x0, [sp, #56]
  423f90:	bl	40bb14 <ferror@plt+0x6f24>
  423f94:	ldr	x0, [sp, #120]
  423f98:	bl	421ed0 <ferror@plt+0x1d2e0>
  423f9c:	adrp	x0, 460000 <default_parse_debrief>
  423fa0:	add	x0, x0, #0xd38
  423fa4:	ldp	x0, x1, [x0]
  423fa8:	stp	x0, x1, [sp, #248]
  423fac:	str	wzr, [sp, #328]
  423fb0:	b	423fe4 <ferror@plt+0x1f3f4>
  423fb4:	ldr	w1, [sp, #332]
  423fb8:	ldr	x0, [sp, #56]
  423fbc:	bl	40bea0 <ferror@plt+0x72b0>
  423fc0:	mov	w0, #0x1                   	// #1
  423fc4:	b	423fe8 <ferror@plt+0x1f3f8>
  423fc8:	adrp	x0, 460000 <default_parse_debrief>
  423fcc:	add	x0, x0, #0xd38
  423fd0:	ldp	x0, x1, [x0]
  423fd4:	stp	x0, x1, [sp, #248]
  423fd8:	str	wzr, [sp, #328]
  423fdc:	b	423fe4 <ferror@plt+0x1f3f4>
  423fe0:	bl	4047b0 <abort@plt>
  423fe4:	b	4239fc <ferror@plt+0x1ee0c>
  423fe8:	ldr	x19, [sp, #32]
  423fec:	ldp	x29, x30, [sp, #16]
  423ff0:	add	sp, sp, #0x150
  423ff4:	ret
  423ff8:	stp	x29, x30, [sp, #-80]!
  423ffc:	mov	x29, sp
  424000:	str	x0, [sp, #56]
  424004:	str	x1, [sp, #48]
  424008:	str	x2, [sp, #40]
  42400c:	str	x3, [sp, #32]
  424010:	str	x4, [sp, #24]
  424014:	ldr	x0, [sp, #24]
  424018:	ldr	x0, [x0]
  42401c:	ldr	x0, [x0]
  424020:	ldr	x0, [x0, #8]
  424024:	str	x0, [sp, #72]
  424028:	adrp	x0, 462000 <program_name+0xfa8>
  42402c:	add	x0, x0, #0x758
  424030:	ldr	x1, [sp, #56]
  424034:	str	x1, [x0]
  424038:	adrp	x0, 463000 <program_name+0x1fa8>
  42403c:	add	x0, x0, #0x590
  424040:	ldr	x1, [sp, #48]
  424044:	str	x1, [x0]
  424048:	ldr	x0, [sp, #40]
  42404c:	bl	404630 <xstrdup@plt>
  424050:	mov	x1, x0
  424054:	adrp	x0, 463000 <program_name+0x1fa8>
  424058:	add	x0, x0, #0x588
  42405c:	str	x1, [x0]
  424060:	adrp	x0, 463000 <program_name+0x1fa8>
  424064:	add	x0, x0, #0x598
  424068:	mov	w1, #0x1                   	// #1
  42406c:	str	w1, [x0]
  424070:	adrp	x0, 462000 <program_name+0xfa8>
  424074:	add	x0, x0, #0x7e0
  424078:	mov	w1, #0xffffffff            	// #-1
  42407c:	str	w1, [x0]
  424080:	adrp	x0, 462000 <program_name+0xfa8>
  424084:	add	x0, x0, #0x7e4
  424088:	mov	w1, #0xffffffff            	// #-1
  42408c:	str	w1, [x0]
  424090:	adrp	x0, 462000 <program_name+0xfa8>
  424094:	add	x0, x0, #0x8bc
  424098:	str	wzr, [x0]
  42409c:	adrp	x0, 462000 <program_name+0xfa8>
  4240a0:	add	x0, x0, #0x8c0
  4240a4:	ldr	x1, [sp, #32]
  4240a8:	str	x1, [x0]
  4240ac:	bl	422010 <ferror@plt+0x1d420>
  4240b0:	nop
  4240b4:	mov	x1, #0x0                   	// #0
  4240b8:	ldr	x0, [sp, #72]
  4240bc:	bl	40b2a4 <ferror@plt+0x66b4>
  4240c0:	mov	x2, x0
  4240c4:	adrp	x0, 460000 <default_parse_debrief>
  4240c8:	add	x1, x0, #0xd38
  4240cc:	adrp	x0, 461000 <sentence_end_required_spaces>
  4240d0:	add	x0, x0, #0xb10
  4240d4:	mov	x5, x2
  4240d8:	ldp	x3, x4, [x1]
  4240dc:	ldr	w2, [x0]
  4240e0:	mov	w1, #0x0                   	// #0
  4240e4:	ldr	x0, [sp, #72]
  4240e8:	bl	4239a0 <ferror@plt+0x1edb0>
  4240ec:	and	w0, w0, #0xff
  4240f0:	eor	w0, w0, #0x1
  4240f4:	and	w0, w0, #0xff
  4240f8:	cmp	w0, #0x0
  4240fc:	b.ne	4240b4 <ferror@plt+0x1f4c4>  // b.any
  424100:	adrp	x0, 462000 <program_name+0xfa8>
  424104:	add	x0, x0, #0x758
  424108:	str	xzr, [x0]
  42410c:	adrp	x0, 463000 <program_name+0x1fa8>
  424110:	add	x0, x0, #0x590
  424114:	str	xzr, [x0]
  424118:	adrp	x0, 463000 <program_name+0x1fa8>
  42411c:	add	x0, x0, #0x588
  424120:	str	xzr, [x0]
  424124:	adrp	x0, 463000 <program_name+0x1fa8>
  424128:	add	x0, x0, #0x598
  42412c:	str	wzr, [x0]
  424130:	nop
  424134:	ldp	x29, x30, [sp], #80
  424138:	ret
  42413c:	sub	sp, sp, #0x10
  424140:	str	x0, [sp, #8]
  424144:	ldr	x0, [sp, #8]
  424148:	cmp	x0, #0x0
  42414c:	b.eq	424164 <ferror@plt+0x1f574>  // b.none
  424150:	ldr	x0, [sp, #8]
  424154:	ldr	w0, [x0]
  424158:	add	w1, w0, #0x1
  42415c:	ldr	x0, [sp, #8]
  424160:	str	w1, [x0]
  424164:	ldr	x0, [sp, #8]
  424168:	add	sp, sp, #0x10
  42416c:	ret
  424170:	stp	x29, x30, [sp, #-32]!
  424174:	mov	x29, sp
  424178:	str	x0, [sp, #24]
  42417c:	ldr	x0, [sp, #24]
  424180:	cmp	x0, #0x0
  424184:	b.eq	4241c4 <ferror@plt+0x1f5d4>  // b.none
  424188:	ldr	x0, [sp, #24]
  42418c:	ldr	w0, [x0]
  424190:	cmp	w0, #0x1
  424194:	b.ls	4241b0 <ferror@plt+0x1f5c0>  // b.plast
  424198:	ldr	x0, [sp, #24]
  42419c:	ldr	w0, [x0]
  4241a0:	sub	w1, w0, #0x1
  4241a4:	ldr	x0, [sp, #24]
  4241a8:	str	w1, [x0]
  4241ac:	b	4241c4 <ferror@plt+0x1f5d4>
  4241b0:	ldr	x0, [sp, #24]
  4241b4:	add	x0, x0, #0x8
  4241b8:	bl	404340 <string_list_destroy@plt>
  4241bc:	ldr	x0, [sp, #24]
  4241c0:	bl	4048f0 <free@plt>
  4241c4:	nop
  4241c8:	ldp	x29, x30, [sp], #32
  4241cc:	ret
  4241d0:	adrp	x0, 462000 <program_name+0xfa8>
  4241d4:	add	x0, x0, #0x8d8
  4241d8:	mov	w1, #0x1                   	// #1
  4241dc:	strb	w1, [x0]
  4241e0:	nop
  4241e4:	ret
  4241e8:	stp	x29, x30, [sp, #-96]!
  4241ec:	mov	x29, sp
  4241f0:	str	x0, [sp, #24]
  4241f4:	ldr	x0, [sp, #24]
  4241f8:	cmp	x0, #0x0
  4241fc:	b.ne	424210 <ferror@plt+0x1f620>  // b.any
  424200:	adrp	x0, 460000 <default_parse_debrief>
  424204:	add	x0, x0, #0xdee
  424208:	strb	wzr, [x0]
  42420c:	b	4242a4 <ferror@plt+0x1f6b4>
  424210:	adrp	x0, 462000 <program_name+0xfa8>
  424214:	add	x0, x0, #0x8e0
  424218:	ldr	x0, [x0, #24]
  42421c:	cmp	x0, #0x0
  424220:	b.ne	424234 <ferror@plt+0x1f644>  // b.any
  424224:	mov	x1, #0x64                  	// #100
  424228:	adrp	x0, 462000 <program_name+0xfa8>
  42422c:	add	x0, x0, #0x8e0
  424230:	bl	404370 <hash_init@plt>
  424234:	add	x1, sp, #0x20
  424238:	add	x0, sp, #0x50
  42423c:	mov	x2, x1
  424240:	mov	x1, x0
  424244:	ldr	x0, [sp, #24]
  424248:	bl	40a8b8 <ferror@plt+0x5cc8>
  42424c:	mov	w1, #0x3a                  	// #58
  424250:	ldr	x0, [sp, #24]
  424254:	bl	404960 <strchr@plt>
  424258:	str	x0, [sp, #88]
  42425c:	ldr	x0, [sp, #88]
  424260:	cmp	x0, #0x0
  424264:	b.eq	424278 <ferror@plt+0x1f688>  // b.none
  424268:	ldr	x0, [sp, #80]
  42426c:	ldr	x1, [sp, #88]
  424270:	cmp	x1, x0
  424274:	b.cc	4242a4 <ferror@plt+0x1f6b4>  // b.lo, b.ul, b.last
  424278:	ldr	x1, [sp, #80]
  42427c:	ldr	x0, [sp, #24]
  424280:	sub	x0, x1, x0
  424284:	mov	x1, x0
  424288:	add	x0, sp, #0x20
  42428c:	mov	x3, x0
  424290:	mov	x2, x1
  424294:	ldr	x1, [sp, #24]
  424298:	adrp	x0, 462000 <program_name+0xfa8>
  42429c:	add	x0, x0, #0x8e0
  4242a0:	bl	40ae20 <ferror@plt+0x6230>
  4242a4:	nop
  4242a8:	ldp	x29, x30, [sp], #96
  4242ac:	ret
  4242b0:	stp	x29, x30, [sp, #-16]!
  4242b4:	mov	x29, sp
  4242b8:	adrp	x0, 460000 <default_parse_debrief>
  4242bc:	add	x0, x0, #0xdee
  4242c0:	ldrb	w0, [x0]
  4242c4:	cmp	w0, #0x0
  4242c8:	b.eq	424308 <ferror@plt+0x1f718>  // b.none
  4242cc:	adrp	x0, 445000 <ferror@plt+0x40410>
  4242d0:	add	x0, x0, #0x248
  4242d4:	bl	4241e8 <ferror@plt+0x1f5f8>
  4242d8:	adrp	x0, 445000 <ferror@plt+0x40410>
  4242dc:	add	x0, x0, #0x258
  4242e0:	bl	4241e8 <ferror@plt+0x1f5f8>
  4242e4:	adrp	x0, 445000 <ferror@plt+0x40410>
  4242e8:	add	x0, x0, #0x270
  4242ec:	bl	4241e8 <ferror@plt+0x1f5f8>
  4242f0:	adrp	x0, 445000 <ferror@plt+0x40410>
  4242f4:	add	x0, x0, #0x290
  4242f8:	bl	4241e8 <ferror@plt+0x1f5f8>
  4242fc:	adrp	x0, 460000 <default_parse_debrief>
  424300:	add	x0, x0, #0xdee
  424304:	strb	wzr, [x0]
  424308:	nop
  42430c:	ldp	x29, x30, [sp], #16
  424310:	ret
  424314:	stp	x29, x30, [sp, #-16]!
  424318:	mov	x29, sp
  42431c:	adrp	x0, 445000 <ferror@plt+0x40410>
  424320:	add	x0, x0, #0x2b8
  424324:	bl	406ea4 <ferror@plt+0x22b4>
  424328:	adrp	x0, 445000 <ferror@plt+0x40410>
  42432c:	add	x0, x0, #0x2d8
  424330:	bl	406ea4 <ferror@plt+0x22b4>
  424334:	adrp	x0, 445000 <ferror@plt+0x40410>
  424338:	add	x0, x0, #0x300
  42433c:	bl	406ea4 <ferror@plt+0x22b4>
  424340:	adrp	x0, 445000 <ferror@plt+0x40410>
  424344:	add	x0, x0, #0x328
  424348:	bl	406ea4 <ferror@plt+0x22b4>
  42434c:	adrp	x0, 445000 <ferror@plt+0x40410>
  424350:	add	x0, x0, #0x358
  424354:	bl	406ea4 <ferror@plt+0x22b4>
  424358:	adrp	x0, 445000 <ferror@plt+0x40410>
  42435c:	add	x0, x0, #0x388
  424360:	bl	406ea4 <ferror@plt+0x22b4>
  424364:	adrp	x0, 445000 <ferror@plt+0x40410>
  424368:	add	x0, x0, #0x3b8
  42436c:	bl	406ea4 <ferror@plt+0x22b4>
  424370:	nop
  424374:	ldp	x29, x30, [sp], #16
  424378:	ret
  42437c:	stp	x29, x30, [sp, #-48]!
  424380:	mov	x29, sp
  424384:	str	x19, [sp, #16]
  424388:	adrp	x0, 462000 <program_name+0xfa8>
  42438c:	add	x0, x0, #0x970
  424390:	ldr	w0, [x0]
  424394:	cmp	w0, #0x0
  424398:	b.eq	424408 <ferror@plt+0x1f818>  // b.none
  42439c:	adrp	x0, 462000 <program_name+0xfa8>
  4243a0:	add	x0, x0, #0x970
  4243a4:	ldr	w0, [x0]
  4243a8:	sub	w1, w0, #0x1
  4243ac:	adrp	x0, 462000 <program_name+0xfa8>
  4243b0:	add	x0, x0, #0x970
  4243b4:	str	w1, [x0]
  4243b8:	adrp	x0, 462000 <program_name+0xfa8>
  4243bc:	add	x0, x0, #0x970
  4243c0:	ldr	w2, [x0]
  4243c4:	adrp	x0, 462000 <program_name+0xfa8>
  4243c8:	add	x1, x0, #0x960
  4243cc:	sxtw	x0, w2
  4243d0:	ldrb	w0, [x1, x0]
  4243d4:	str	w0, [sp, #44]
  4243d8:	ldr	w0, [sp, #44]
  4243dc:	cmp	w0, #0xa
  4243e0:	b.ne	424400 <ferror@plt+0x1f810>  // b.any
  4243e4:	adrp	x0, 463000 <program_name+0x1fa8>
  4243e8:	add	x0, x0, #0x598
  4243ec:	ldr	w0, [x0]
  4243f0:	add	w1, w0, #0x1
  4243f4:	adrp	x0, 463000 <program_name+0x1fa8>
  4243f8:	add	x0, x0, #0x598
  4243fc:	str	w1, [x0]
  424400:	ldr	w0, [sp, #44]
  424404:	b	4244ac <ferror@plt+0x1f8bc>
  424408:	adrp	x0, 462000 <program_name+0xfa8>
  42440c:	add	x0, x0, #0x958
  424410:	ldr	x0, [x0]
  424414:	bl	4046e0 <getc@plt>
  424418:	str	w0, [sp, #44]
  42441c:	ldr	w0, [sp, #44]
  424420:	cmn	w0, #0x1
  424424:	b.ne	424480 <ferror@plt+0x1f890>  // b.any
  424428:	adrp	x0, 462000 <program_name+0xfa8>
  42442c:	add	x0, x0, #0x958
  424430:	ldr	x0, [x0]
  424434:	bl	404bf0 <ferror@plt>
  424438:	cmp	w0, #0x0
  42443c:	b.eq	424478 <ferror@plt+0x1f888>  // b.none
  424440:	bl	404b10 <__errno_location@plt>
  424444:	ldr	w19, [x0]
  424448:	adrp	x0, 445000 <ferror@plt+0x40410>
  42444c:	add	x0, x0, #0x3d8
  424450:	bl	404b80 <gettext@plt>
  424454:	mov	x1, x0
  424458:	adrp	x0, 463000 <program_name+0x1fa8>
  42445c:	add	x0, x0, #0x590
  424460:	ldr	x0, [x0]
  424464:	mov	x3, x0
  424468:	mov	x2, x1
  42446c:	mov	w1, w19
  424470:	mov	w0, #0x1                   	// #1
  424474:	bl	4042f0 <error@plt>
  424478:	mov	w0, #0xffffffff            	// #-1
  42447c:	b	4244ac <ferror@plt+0x1f8bc>
  424480:	ldr	w0, [sp, #44]
  424484:	cmp	w0, #0xa
  424488:	b.ne	4244a8 <ferror@plt+0x1f8b8>  // b.any
  42448c:	adrp	x0, 463000 <program_name+0x1fa8>
  424490:	add	x0, x0, #0x598
  424494:	ldr	w0, [x0]
  424498:	add	w1, w0, #0x1
  42449c:	adrp	x0, 463000 <program_name+0x1fa8>
  4244a0:	add	x0, x0, #0x598
  4244a4:	str	w1, [x0]
  4244a8:	ldr	w0, [sp, #44]
  4244ac:	ldr	x19, [sp, #16]
  4244b0:	ldp	x29, x30, [sp], #48
  4244b4:	ret
  4244b8:	stp	x29, x30, [sp, #-32]!
  4244bc:	mov	x29, sp
  4244c0:	str	w0, [sp, #28]
  4244c4:	ldr	w0, [sp, #28]
  4244c8:	cmn	w0, #0x1
  4244cc:	b.eq	424544 <ferror@plt+0x1f954>  // b.none
  4244d0:	ldr	w0, [sp, #28]
  4244d4:	cmp	w0, #0xa
  4244d8:	b.ne	4244f8 <ferror@plt+0x1f908>  // b.any
  4244dc:	adrp	x0, 463000 <program_name+0x1fa8>
  4244e0:	add	x0, x0, #0x598
  4244e4:	ldr	w0, [x0]
  4244e8:	sub	w1, w0, #0x1
  4244ec:	adrp	x0, 463000 <program_name+0x1fa8>
  4244f0:	add	x0, x0, #0x598
  4244f4:	str	w1, [x0]
  4244f8:	adrp	x0, 462000 <program_name+0xfa8>
  4244fc:	add	x0, x0, #0x970
  424500:	ldr	w0, [x0]
  424504:	cmp	w0, #0x10
  424508:	b.ne	424510 <ferror@plt+0x1f920>  // b.any
  42450c:	bl	4047b0 <abort@plt>
  424510:	adrp	x0, 462000 <program_name+0xfa8>
  424514:	add	x0, x0, #0x970
  424518:	ldr	w0, [x0]
  42451c:	add	w2, w0, #0x1
  424520:	adrp	x1, 462000 <program_name+0xfa8>
  424524:	add	x1, x1, #0x970
  424528:	str	w2, [x1]
  42452c:	ldr	w1, [sp, #28]
  424530:	and	w2, w1, #0xff
  424534:	adrp	x1, 462000 <program_name+0xfa8>
  424538:	add	x1, x1, #0x960
  42453c:	sxtw	x0, w0
  424540:	strb	w2, [x1, x0]
  424544:	nop
  424548:	ldp	x29, x30, [sp], #32
  42454c:	ret
  424550:	stp	x29, x30, [sp, #-176]!
  424554:	mov	x29, sp
  424558:	stp	x19, x20, [sp, #16]
  42455c:	adrp	x0, 462000 <program_name+0xfa8>
  424560:	add	x0, x0, #0x97c
  424564:	ldr	w0, [x0]
  424568:	cmp	w0, #0x0
  42456c:	b.eq	4245ac <ferror@plt+0x1f9bc>  // b.none
  424570:	adrp	x0, 462000 <program_name+0xfa8>
  424574:	add	x0, x0, #0x97c
  424578:	ldr	w0, [x0]
  42457c:	sub	w1, w0, #0x1
  424580:	adrp	x0, 462000 <program_name+0xfa8>
  424584:	add	x0, x0, #0x97c
  424588:	str	w1, [x0]
  42458c:	adrp	x0, 462000 <program_name+0xfa8>
  424590:	add	x0, x0, #0x97c
  424594:	ldr	w1, [x0]
  424598:	adrp	x0, 462000 <program_name+0xfa8>
  42459c:	add	x0, x0, #0x978
  4245a0:	sxtw	x1, w1
  4245a4:	ldr	w0, [x0, x1, lsl #2]
  4245a8:	b	424ca4 <ferror@plt+0x200b4>
  4245ac:	adrp	x0, 463000 <program_name+0x1fa8>
  4245b0:	add	x0, x0, #0x5b0
  4245b4:	ldr	x1, [x0]
  4245b8:	adrp	x0, 460000 <default_parse_debrief>
  4245bc:	add	x0, x0, #0xf98
  4245c0:	ldr	x0, [x0]
  4245c4:	cmp	x1, x0
  4245c8:	b.ne	424688 <ferror@plt+0x1fa98>  // b.any
  4245cc:	bl	42437c <ferror@plt+0x1f78c>
  4245d0:	str	w0, [sp, #120]
  4245d4:	ldr	w0, [sp, #120]
  4245d8:	cmn	w0, #0x1
  4245dc:	b.ne	4245e8 <ferror@plt+0x1f9f8>  // b.any
  4245e0:	mov	w0, #0xffffffff            	// #-1
  4245e4:	b	424ca4 <ferror@plt+0x200b4>
  4245e8:	ldr	w0, [sp, #120]
  4245ec:	bl	404a40 <c_isascii@plt>
  4245f0:	and	w0, w0, #0xff
  4245f4:	eor	w0, w0, #0x1
  4245f8:	and	w0, w0, #0xff
  4245fc:	cmp	w0, #0x0
  424600:	b.eq	424680 <ferror@plt+0x1fa90>  // b.none
  424604:	adrp	x0, 445000 <ferror@plt+0x40410>
  424608:	add	x0, x0, #0x3f8
  42460c:	bl	404630 <xstrdup@plt>
  424610:	mov	x19, x0
  424614:	adrp	x0, 462000 <program_name+0xfa8>
  424618:	add	x0, x0, #0x974
  42461c:	ldr	w3, [x0]
  424620:	adrp	x0, 463000 <program_name+0x1fa8>
  424624:	add	x0, x0, #0x590
  424628:	ldr	x1, [x0]
  42462c:	adrp	x0, 463000 <program_name+0x1fa8>
  424630:	add	x0, x0, #0x598
  424634:	ldr	w0, [x0]
  424638:	sxtw	x0, w0
  42463c:	mov	x2, x0
  424640:	mov	w0, w3
  424644:	bl	40868c <ferror@plt+0x3a9c>
  424648:	mov	x20, x0
  42464c:	adrp	x0, 445000 <ferror@plt+0x40410>
  424650:	add	x0, x0, #0x400
  424654:	bl	404b80 <gettext@plt>
  424658:	mov	x2, x0
  42465c:	mov	x1, x20
  424660:	adrp	x0, 445000 <ferror@plt+0x40410>
  424664:	add	x0, x0, #0x438
  424668:	bl	404910 <xasprintf@plt>
  42466c:	mov	x1, x0
  424670:	mov	x0, x19
  424674:	bl	4048b0 <multiline_error@plt>
  424678:	mov	w0, #0x1                   	// #1
  42467c:	bl	4042c0 <exit@plt>
  424680:	ldr	w0, [sp, #120]
  424684:	b	424ca4 <ferror@plt+0x200b4>
  424688:	adrp	x0, 463000 <program_name+0x1fa8>
  42468c:	add	x0, x0, #0x5b0
  424690:	ldr	x1, [x0]
  424694:	adrp	x0, 461000 <sentence_end_required_spaces>
  424698:	add	x0, x0, #0x30
  42469c:	ldr	x0, [x0]
  4246a0:	cmp	x1, x0
  4246a4:	b.eq	424a6c <ferror@plt+0x1fe7c>  // b.none
  4246a8:	bl	42437c <ferror@plt+0x1f78c>
  4246ac:	str	w0, [sp, #156]
  4246b0:	ldr	w0, [sp, #156]
  4246b4:	cmn	w0, #0x1
  4246b8:	b.ne	4246c4 <ferror@plt+0x1fad4>  // b.any
  4246bc:	mov	w0, #0xffffffff            	// #-1
  4246c0:	b	424ca4 <ferror@plt+0x200b4>
  4246c4:	ldr	w0, [sp, #156]
  4246c8:	and	w0, w0, #0xff
  4246cc:	strb	w0, [sp, #104]
  4246d0:	mov	x0, #0x1                   	// #1
  4246d4:	str	x0, [sp, #168]
  4246d8:	add	x0, sp, #0x68
  4246dc:	str	x0, [sp, #88]
  4246e0:	ldr	x0, [sp, #168]
  4246e4:	str	x0, [sp, #80]
  4246e8:	add	x0, sp, #0x60
  4246ec:	str	x0, [sp, #72]
  4246f0:	mov	x0, #0x6                   	// #6
  4246f4:	str	x0, [sp, #64]
  4246f8:	adrp	x0, 463000 <program_name+0x1fa8>
  4246fc:	add	x0, x0, #0x5a0
  424700:	ldr	x0, [x0]
  424704:	add	x4, sp, #0x40
  424708:	add	x3, sp, #0x48
  42470c:	add	x2, sp, #0x50
  424710:	add	x1, sp, #0x58
  424714:	bl	404870 <iconv@plt>
  424718:	str	x0, [sp, #144]
  42471c:	ldr	x0, [sp, #80]
  424720:	ldr	x1, [sp, #168]
  424724:	cmp	x1, x0
  424728:	cset	w0, hi  // hi = pmore
  42472c:	and	w1, w0, #0xff
  424730:	ldr	x0, [sp, #64]
  424734:	cmp	x0, #0x5
  424738:	cset	w0, ls  // ls = plast
  42473c:	and	w0, w0, #0xff
  424740:	eor	w0, w1, w0
  424744:	and	w0, w0, #0xff
  424748:	cmp	w0, #0x0
  42474c:	b.eq	424754 <ferror@plt+0x1fb64>  // b.none
  424750:	bl	4047b0 <abort@plt>
  424754:	ldr	x0, [sp, #64]
  424758:	cmp	x0, #0x6
  42475c:	b.ne	424988 <ferror@plt+0x1fd98>  // b.any
  424760:	ldr	x0, [sp, #144]
  424764:	cmn	x0, #0x1
  424768:	b.eq	424770 <ferror@plt+0x1fb80>  // b.none
  42476c:	bl	4047b0 <abort@plt>
  424770:	bl	404b10 <__errno_location@plt>
  424774:	ldr	w0, [x0]
  424778:	cmp	w0, #0x54
  42477c:	b.ne	4247d8 <ferror@plt+0x1fbe8>  // b.any
  424780:	adrp	x0, 445000 <ferror@plt+0x40410>
  424784:	add	x0, x0, #0x3f8
  424788:	bl	404630 <xstrdup@plt>
  42478c:	mov	x19, x0
  424790:	adrp	x0, 445000 <ferror@plt+0x40410>
  424794:	add	x0, x0, #0x440
  424798:	bl	404b80 <gettext@plt>
  42479c:	mov	x3, x0
  4247a0:	adrp	x0, 463000 <program_name+0x1fa8>
  4247a4:	add	x0, x0, #0x590
  4247a8:	ldr	x1, [x0]
  4247ac:	adrp	x0, 463000 <program_name+0x1fa8>
  4247b0:	add	x0, x0, #0x598
  4247b4:	ldr	w0, [x0]
  4247b8:	mov	w2, w0
  4247bc:	mov	x0, x3
  4247c0:	bl	404910 <xasprintf@plt>
  4247c4:	mov	x1, x0
  4247c8:	mov	x0, x19
  4247cc:	bl	4048b0 <multiline_error@plt>
  4247d0:	mov	w0, #0x1                   	// #1
  4247d4:	bl	4042c0 <exit@plt>
  4247d8:	bl	404b10 <__errno_location@plt>
  4247dc:	ldr	w0, [x0]
  4247e0:	cmp	w0, #0x16
  4247e4:	b.ne	424940 <ferror@plt+0x1fd50>  // b.any
  4247e8:	ldr	x0, [sp, #168]
  4247ec:	cmp	x0, #0x10
  4247f0:	b.ne	42484c <ferror@plt+0x1fc5c>  // b.any
  4247f4:	adrp	x0, 445000 <ferror@plt+0x40410>
  4247f8:	add	x0, x0, #0x3f8
  4247fc:	bl	404630 <xstrdup@plt>
  424800:	mov	x19, x0
  424804:	adrp	x0, 445000 <ferror@plt+0x40410>
  424808:	add	x0, x0, #0x4a8
  42480c:	bl	404b80 <gettext@plt>
  424810:	mov	x3, x0
  424814:	adrp	x0, 463000 <program_name+0x1fa8>
  424818:	add	x0, x0, #0x590
  42481c:	ldr	x1, [x0]
  424820:	adrp	x0, 463000 <program_name+0x1fa8>
  424824:	add	x0, x0, #0x598
  424828:	ldr	w0, [x0]
  42482c:	mov	w2, w0
  424830:	mov	x0, x3
  424834:	bl	404910 <xasprintf@plt>
  424838:	mov	x1, x0
  42483c:	mov	x0, x19
  424840:	bl	4048b0 <multiline_error@plt>
  424844:	mov	w0, #0x1                   	// #1
  424848:	bl	4042c0 <exit@plt>
  42484c:	bl	42437c <ferror@plt+0x1f78c>
  424850:	str	w0, [sp, #124]
  424854:	ldr	w0, [sp, #124]
  424858:	cmn	w0, #0x1
  42485c:	b.ne	4248b8 <ferror@plt+0x1fcc8>  // b.any
  424860:	adrp	x0, 445000 <ferror@plt+0x40410>
  424864:	add	x0, x0, #0x3f8
  424868:	bl	404630 <xstrdup@plt>
  42486c:	mov	x19, x0
  424870:	adrp	x0, 445000 <ferror@plt+0x40410>
  424874:	add	x0, x0, #0x518
  424878:	bl	404b80 <gettext@plt>
  42487c:	mov	x3, x0
  424880:	adrp	x0, 463000 <program_name+0x1fa8>
  424884:	add	x0, x0, #0x590
  424888:	ldr	x1, [x0]
  42488c:	adrp	x0, 463000 <program_name+0x1fa8>
  424890:	add	x0, x0, #0x598
  424894:	ldr	w0, [x0]
  424898:	mov	w2, w0
  42489c:	mov	x0, x3
  4248a0:	bl	404910 <xasprintf@plt>
  4248a4:	mov	x1, x0
  4248a8:	mov	x0, x19
  4248ac:	bl	4048b0 <multiline_error@plt>
  4248b0:	mov	w0, #0x1                   	// #1
  4248b4:	bl	4042c0 <exit@plt>
  4248b8:	ldr	w0, [sp, #124]
  4248bc:	cmp	w0, #0xa
  4248c0:	b.ne	424920 <ferror@plt+0x1fd30>  // b.any
  4248c4:	adrp	x0, 445000 <ferror@plt+0x40410>
  4248c8:	add	x0, x0, #0x3f8
  4248cc:	bl	404630 <xstrdup@plt>
  4248d0:	mov	x19, x0
  4248d4:	adrp	x0, 445000 <ferror@plt+0x40410>
  4248d8:	add	x0, x0, #0x590
  4248dc:	bl	404b80 <gettext@plt>
  4248e0:	mov	x3, x0
  4248e4:	adrp	x0, 463000 <program_name+0x1fa8>
  4248e8:	add	x0, x0, #0x590
  4248ec:	ldr	x1, [x0]
  4248f0:	adrp	x0, 463000 <program_name+0x1fa8>
  4248f4:	add	x0, x0, #0x598
  4248f8:	ldr	w0, [x0]
  4248fc:	sub	w0, w0, #0x1
  424900:	mov	w2, w0
  424904:	mov	x0, x3
  424908:	bl	404910 <xasprintf@plt>
  42490c:	mov	x1, x0
  424910:	mov	x0, x19
  424914:	bl	4048b0 <multiline_error@plt>
  424918:	mov	w0, #0x1                   	// #1
  42491c:	bl	4042c0 <exit@plt>
  424920:	ldr	x0, [sp, #168]
  424924:	add	x1, x0, #0x1
  424928:	str	x1, [sp, #168]
  42492c:	ldr	w1, [sp, #124]
  424930:	and	w2, w1, #0xff
  424934:	add	x1, sp, #0x68
  424938:	strb	w2, [x1, x0]
  42493c:	b	4246d8 <ferror@plt+0x1fae8>
  424940:	bl	404b10 <__errno_location@plt>
  424944:	ldr	w19, [x0]
  424948:	adrp	x0, 445000 <ferror@plt+0x40410>
  42494c:	add	x0, x0, #0x608
  424950:	bl	404b80 <gettext@plt>
  424954:	mov	x2, x0
  424958:	adrp	x0, 463000 <program_name+0x1fa8>
  42495c:	add	x0, x0, #0x590
  424960:	ldr	x1, [x0]
  424964:	adrp	x0, 463000 <program_name+0x1fa8>
  424968:	add	x0, x0, #0x598
  42496c:	ldr	w0, [x0]
  424970:	mov	w4, w0
  424974:	mov	x3, x1
  424978:	mov	w1, w19
  42497c:	mov	w0, #0x1                   	// #1
  424980:	bl	4042f0 <error@plt>
  424984:	b	4246d8 <ferror@plt+0x1fae8>
  424988:	ldr	x0, [sp, #64]
  42498c:	mov	x1, #0x6                   	// #6
  424990:	sub	x0, x1, x0
  424994:	str	x0, [sp, #136]
  424998:	ldr	x0, [sp, #80]
  42499c:	ldr	x1, [sp, #168]
  4249a0:	sub	x0, x1, x0
  4249a4:	str	x0, [sp, #128]
  4249a8:	ldr	x0, [sp, #128]
  4249ac:	cmp	x0, #0x0
  4249b0:	b.ne	4249b8 <ferror@plt+0x1fdc8>  // b.any
  4249b4:	bl	4047b0 <abort@plt>
  4249b8:	ldr	x0, [sp, #136]
  4249bc:	cmp	x0, #0x0
  4249c0:	b.ne	4249e4 <ferror@plt+0x1fdf4>  // b.any
  4249c4:	bl	4047b0 <abort@plt>
  4249c8:	ldr	x0, [sp, #80]
  4249cc:	sub	x0, x0, #0x1
  4249d0:	str	x0, [sp, #80]
  4249d4:	ldr	x0, [sp, #80]
  4249d8:	add	x1, sp, #0x68
  4249dc:	ldrb	w0, [x1, x0]
  4249e0:	bl	4244b8 <ferror@plt+0x1f8c8>
  4249e4:	ldr	x0, [sp, #80]
  4249e8:	cmp	x0, #0x0
  4249ec:	b.ne	4249c8 <ferror@plt+0x1fdd8>  // b.any
  4249f0:	add	x1, sp, #0x60
  4249f4:	add	x0, sp, #0x3c
  4249f8:	ldr	x2, [sp, #136]
  4249fc:	bl	404980 <u8_mbtoucr@plt>
  424a00:	ldr	x1, [sp, #136]
  424a04:	cmp	w0, w1
  424a08:	b.ge	424a64 <ferror@plt+0x1fe74>  // b.tcont
  424a0c:	adrp	x0, 445000 <ferror@plt+0x40410>
  424a10:	add	x0, x0, #0x3f8
  424a14:	bl	404630 <xstrdup@plt>
  424a18:	mov	x19, x0
  424a1c:	adrp	x0, 445000 <ferror@plt+0x40410>
  424a20:	add	x0, x0, #0x620
  424a24:	bl	404b80 <gettext@plt>
  424a28:	mov	x3, x0
  424a2c:	adrp	x0, 463000 <program_name+0x1fa8>
  424a30:	add	x0, x0, #0x590
  424a34:	ldr	x1, [x0]
  424a38:	adrp	x0, 463000 <program_name+0x1fa8>
  424a3c:	add	x0, x0, #0x598
  424a40:	ldr	w0, [x0]
  424a44:	mov	w2, w0
  424a48:	mov	x0, x3
  424a4c:	bl	404910 <xasprintf@plt>
  424a50:	mov	x1, x0
  424a54:	mov	x0, x19
  424a58:	bl	4048b0 <multiline_error@plt>
  424a5c:	mov	w0, #0x1                   	// #1
  424a60:	bl	4042c0 <exit@plt>
  424a64:	ldr	w0, [sp, #60]
  424a68:	b	424ca4 <ferror@plt+0x200b4>
  424a6c:	bl	42437c <ferror@plt+0x1f78c>
  424a70:	str	w0, [sp, #160]
  424a74:	ldr	w0, [sp, #160]
  424a78:	cmn	w0, #0x1
  424a7c:	b.ne	424a88 <ferror@plt+0x1fe98>  // b.any
  424a80:	mov	w0, #0xffffffff            	// #-1
  424a84:	b	424ca4 <ferror@plt+0x200b4>
  424a88:	ldr	w0, [sp, #160]
  424a8c:	and	w0, w0, #0xff
  424a90:	strb	w0, [sp, #48]
  424a94:	mov	w0, #0x1                   	// #1
  424a98:	str	w0, [sp, #164]
  424a9c:	ldrb	w0, [sp, #48]
  424aa0:	cmp	w0, #0xbf
  424aa4:	b.ls	424ad8 <ferror@plt+0x1fee8>  // b.plast
  424aa8:	bl	42437c <ferror@plt+0x1f78c>
  424aac:	str	w0, [sp, #160]
  424ab0:	ldr	w0, [sp, #160]
  424ab4:	cmn	w0, #0x1
  424ab8:	b.ne	424ac4 <ferror@plt+0x1fed4>  // b.any
  424abc:	mov	w0, #0xffffffff            	// #-1
  424ac0:	b	424ca4 <ferror@plt+0x200b4>
  424ac4:	ldr	w0, [sp, #160]
  424ac8:	and	w0, w0, #0xff
  424acc:	strb	w0, [sp, #49]
  424ad0:	mov	w0, #0x2                   	// #2
  424ad4:	str	w0, [sp, #164]
  424ad8:	ldrb	w0, [sp, #48]
  424adc:	cmp	w0, #0xdf
  424ae0:	b.ls	424b28 <ferror@plt+0x1ff38>  // b.plast
  424ae4:	ldrb	w0, [sp, #49]
  424ae8:	eor	w0, w0, #0xffffff80
  424aec:	and	w0, w0, #0xff
  424af0:	cmp	w0, #0x3f
  424af4:	b.hi	424b28 <ferror@plt+0x1ff38>  // b.pmore
  424af8:	bl	42437c <ferror@plt+0x1f78c>
  424afc:	str	w0, [sp, #160]
  424b00:	ldr	w0, [sp, #160]
  424b04:	cmn	w0, #0x1
  424b08:	b.ne	424b14 <ferror@plt+0x1ff24>  // b.any
  424b0c:	mov	w0, #0xffffffff            	// #-1
  424b10:	b	424ca4 <ferror@plt+0x200b4>
  424b14:	ldr	w0, [sp, #160]
  424b18:	and	w0, w0, #0xff
  424b1c:	strb	w0, [sp, #50]
  424b20:	mov	w0, #0x3                   	// #3
  424b24:	str	w0, [sp, #164]
  424b28:	ldrb	w0, [sp, #48]
  424b2c:	cmp	w0, #0xef
  424b30:	b.ls	424b8c <ferror@plt+0x1ff9c>  // b.plast
  424b34:	ldrb	w0, [sp, #49]
  424b38:	eor	w0, w0, #0xffffff80
  424b3c:	and	w0, w0, #0xff
  424b40:	cmp	w0, #0x3f
  424b44:	b.hi	424b8c <ferror@plt+0x1ff9c>  // b.pmore
  424b48:	ldrb	w0, [sp, #50]
  424b4c:	eor	w0, w0, #0xffffff80
  424b50:	and	w0, w0, #0xff
  424b54:	cmp	w0, #0x3f
  424b58:	b.hi	424b8c <ferror@plt+0x1ff9c>  // b.pmore
  424b5c:	bl	42437c <ferror@plt+0x1f78c>
  424b60:	str	w0, [sp, #160]
  424b64:	ldr	w0, [sp, #160]
  424b68:	cmn	w0, #0x1
  424b6c:	b.ne	424b78 <ferror@plt+0x1ff88>  // b.any
  424b70:	mov	w0, #0xffffffff            	// #-1
  424b74:	b	424ca4 <ferror@plt+0x200b4>
  424b78:	ldr	w0, [sp, #160]
  424b7c:	and	w0, w0, #0xff
  424b80:	strb	w0, [sp, #51]
  424b84:	mov	w0, #0x4                   	// #4
  424b88:	str	w0, [sp, #164]
  424b8c:	ldrb	w0, [sp, #48]
  424b90:	cmp	w0, #0xf7
  424b94:	b.ls	424c04 <ferror@plt+0x20014>  // b.plast
  424b98:	ldrb	w0, [sp, #49]
  424b9c:	eor	w0, w0, #0xffffff80
  424ba0:	and	w0, w0, #0xff
  424ba4:	cmp	w0, #0x3f
  424ba8:	b.hi	424c04 <ferror@plt+0x20014>  // b.pmore
  424bac:	ldrb	w0, [sp, #50]
  424bb0:	eor	w0, w0, #0xffffff80
  424bb4:	and	w0, w0, #0xff
  424bb8:	cmp	w0, #0x3f
  424bbc:	b.hi	424c04 <ferror@plt+0x20014>  // b.pmore
  424bc0:	ldrb	w0, [sp, #51]
  424bc4:	eor	w0, w0, #0xffffff80
  424bc8:	and	w0, w0, #0xff
  424bcc:	cmp	w0, #0x3f
  424bd0:	b.hi	424c04 <ferror@plt+0x20014>  // b.pmore
  424bd4:	bl	42437c <ferror@plt+0x1f78c>
  424bd8:	str	w0, [sp, #160]
  424bdc:	ldr	w0, [sp, #160]
  424be0:	cmn	w0, #0x1
  424be4:	b.ne	424bf0 <ferror@plt+0x20000>  // b.any
  424be8:	mov	w0, #0xffffffff            	// #-1
  424bec:	b	424ca4 <ferror@plt+0x200b4>
  424bf0:	ldr	w0, [sp, #160]
  424bf4:	and	w0, w0, #0xff
  424bf8:	strb	w0, [sp, #52]
  424bfc:	mov	w0, #0x5                   	// #5
  424c00:	str	w0, [sp, #164]
  424c04:	ldrb	w0, [sp, #48]
  424c08:	cmp	w0, #0xfb
  424c0c:	b.ls	424c90 <ferror@plt+0x200a0>  // b.plast
  424c10:	ldrb	w0, [sp, #49]
  424c14:	eor	w0, w0, #0xffffff80
  424c18:	and	w0, w0, #0xff
  424c1c:	cmp	w0, #0x3f
  424c20:	b.hi	424c90 <ferror@plt+0x200a0>  // b.pmore
  424c24:	ldrb	w0, [sp, #50]
  424c28:	eor	w0, w0, #0xffffff80
  424c2c:	and	w0, w0, #0xff
  424c30:	cmp	w0, #0x3f
  424c34:	b.hi	424c90 <ferror@plt+0x200a0>  // b.pmore
  424c38:	ldrb	w0, [sp, #51]
  424c3c:	eor	w0, w0, #0xffffff80
  424c40:	and	w0, w0, #0xff
  424c44:	cmp	w0, #0x3f
  424c48:	b.hi	424c90 <ferror@plt+0x200a0>  // b.pmore
  424c4c:	ldrb	w0, [sp, #52]
  424c50:	eor	w0, w0, #0xffffff80
  424c54:	and	w0, w0, #0xff
  424c58:	cmp	w0, #0x3f
  424c5c:	b.hi	424c90 <ferror@plt+0x200a0>  // b.pmore
  424c60:	bl	42437c <ferror@plt+0x1f78c>
  424c64:	str	w0, [sp, #160]
  424c68:	ldr	w0, [sp, #160]
  424c6c:	cmn	w0, #0x1
  424c70:	b.ne	424c7c <ferror@plt+0x2008c>  // b.any
  424c74:	mov	w0, #0xffffffff            	// #-1
  424c78:	b	424ca4 <ferror@plt+0x200b4>
  424c7c:	ldr	w0, [sp, #160]
  424c80:	and	w0, w0, #0xff
  424c84:	strb	w0, [sp, #53]
  424c88:	mov	w0, #0x6                   	// #6
  424c8c:	str	w0, [sp, #164]
  424c90:	ldr	w2, [sp, #164]
  424c94:	add	x1, sp, #0x30
  424c98:	add	x0, sp, #0x2c
  424c9c:	bl	404940 <u8_mbtouc@plt>
  424ca0:	ldr	w0, [sp, #44]
  424ca4:	ldp	x19, x20, [sp, #16]
  424ca8:	ldp	x29, x30, [sp], #176
  424cac:	ret
  424cb0:	stp	x29, x30, [sp, #-32]!
  424cb4:	mov	x29, sp
  424cb8:	str	w0, [sp, #28]
  424cbc:	ldr	w0, [sp, #28]
  424cc0:	cmn	w0, #0x1
  424cc4:	b.eq	424d10 <ferror@plt+0x20120>  // b.none
  424cc8:	adrp	x0, 462000 <program_name+0xfa8>
  424ccc:	add	x0, x0, #0x97c
  424cd0:	ldr	w0, [x0]
  424cd4:	cmp	w0, #0x1
  424cd8:	b.ne	424ce0 <ferror@plt+0x200f0>  // b.any
  424cdc:	bl	4047b0 <abort@plt>
  424ce0:	adrp	x0, 462000 <program_name+0xfa8>
  424ce4:	add	x0, x0, #0x97c
  424ce8:	ldr	w0, [x0]
  424cec:	add	w2, w0, #0x1
  424cf0:	adrp	x1, 462000 <program_name+0xfa8>
  424cf4:	add	x1, x1, #0x97c
  424cf8:	str	w2, [x1]
  424cfc:	adrp	x1, 462000 <program_name+0xfa8>
  424d00:	add	x1, x1, #0x978
  424d04:	sxtw	x0, w0
  424d08:	ldr	w2, [sp, #28]
  424d0c:	str	w2, [x1, x0, lsl #2]
  424d10:	nop
  424d14:	ldp	x29, x30, [sp], #32
  424d18:	ret
  424d1c:	stp	x29, x30, [sp, #-32]!
  424d20:	mov	x29, sp
  424d24:	adrp	x0, 462000 <program_name+0xfa8>
  424d28:	add	x0, x0, #0x9ac
  424d2c:	ldr	w0, [x0]
  424d30:	cmp	w0, #0x0
  424d34:	b.eq	424da4 <ferror@plt+0x201b4>  // b.none
  424d38:	adrp	x0, 462000 <program_name+0xfa8>
  424d3c:	add	x0, x0, #0x9ac
  424d40:	ldr	w0, [x0]
  424d44:	sub	w1, w0, #0x1
  424d48:	adrp	x0, 462000 <program_name+0xfa8>
  424d4c:	add	x0, x0, #0x9ac
  424d50:	str	w1, [x0]
  424d54:	adrp	x0, 462000 <program_name+0xfa8>
  424d58:	add	x0, x0, #0x9ac
  424d5c:	ldr	w1, [x0]
  424d60:	adrp	x0, 462000 <program_name+0xfa8>
  424d64:	add	x0, x0, #0x988
  424d68:	sxtw	x1, w1
  424d6c:	ldr	w0, [x0, x1, lsl #2]
  424d70:	str	w0, [sp, #28]
  424d74:	ldr	w0, [sp, #28]
  424d78:	cmp	w0, #0xa
  424d7c:	b.ne	424d9c <ferror@plt+0x201ac>  // b.any
  424d80:	adrp	x0, 462000 <program_name+0xfa8>
  424d84:	add	x0, x0, #0x980
  424d88:	ldr	w0, [x0]
  424d8c:	add	w1, w0, #0x1
  424d90:	adrp	x0, 462000 <program_name+0xfa8>
  424d94:	add	x0, x0, #0x980
  424d98:	str	w1, [x0]
  424d9c:	ldr	w0, [sp, #28]
  424da0:	b	424eb0 <ferror@plt+0x202c0>
  424da4:	bl	424550 <ferror@plt+0x1f960>
  424da8:	str	w0, [sp, #28]
  424dac:	ldr	w0, [sp, #28]
  424db0:	cmp	w0, #0xd
  424db4:	b.ne	424e04 <ferror@plt+0x20214>  // b.any
  424db8:	bl	424550 <ferror@plt+0x1f960>
  424dbc:	str	w0, [sp, #20]
  424dc0:	ldr	w0, [sp, #20]
  424dc4:	cmn	w0, #0x1
  424dc8:	b.eq	424de0 <ferror@plt+0x201f0>  // b.none
  424dcc:	ldr	w0, [sp, #20]
  424dd0:	cmp	w0, #0xa
  424dd4:	b.eq	424de0 <ferror@plt+0x201f0>  // b.none
  424dd8:	ldr	w0, [sp, #20]
  424ddc:	bl	424cb0 <ferror@plt+0x200c0>
  424de0:	adrp	x0, 462000 <program_name+0xfa8>
  424de4:	add	x0, x0, #0x980
  424de8:	ldr	w0, [x0]
  424dec:	add	w1, w0, #0x1
  424df0:	adrp	x0, 462000 <program_name+0xfa8>
  424df4:	add	x0, x0, #0x980
  424df8:	str	w1, [x0]
  424dfc:	mov	w0, #0xa                   	// #10
  424e00:	b	424eb0 <ferror@plt+0x202c0>
  424e04:	ldr	w0, [sp, #28]
  424e08:	cmp	w0, #0x85
  424e0c:	b.eq	424e30 <ferror@plt+0x20240>  // b.none
  424e10:	ldr	w1, [sp, #28]
  424e14:	mov	w0, #0x2028                	// #8232
  424e18:	cmp	w1, w0
  424e1c:	b.eq	424e30 <ferror@plt+0x20240>  // b.none
  424e20:	ldr	w1, [sp, #28]
  424e24:	mov	w0, #0x2029                	// #8233
  424e28:	cmp	w1, w0
  424e2c:	b.ne	424e54 <ferror@plt+0x20264>  // b.any
  424e30:	adrp	x0, 462000 <program_name+0xfa8>
  424e34:	add	x0, x0, #0x980
  424e38:	ldr	w0, [x0]
  424e3c:	add	w1, w0, #0x1
  424e40:	adrp	x0, 462000 <program_name+0xfa8>
  424e44:	add	x0, x0, #0x980
  424e48:	str	w1, [x0]
  424e4c:	mov	w0, #0xa                   	// #10
  424e50:	b	424eb0 <ferror@plt+0x202c0>
  424e54:	ldr	w0, [sp, #28]
  424e58:	cmp	w0, #0x1a
  424e5c:	b.ne	424e84 <ferror@plt+0x20294>  // b.any
  424e60:	bl	424550 <ferror@plt+0x1f960>
  424e64:	str	w0, [sp, #24]
  424e68:	ldr	w0, [sp, #24]
  424e6c:	cmn	w0, #0x1
  424e70:	b.ne	424e7c <ferror@plt+0x2028c>  // b.any
  424e74:	mov	w0, #0xffffffff            	// #-1
  424e78:	b	424eb0 <ferror@plt+0x202c0>
  424e7c:	ldr	w0, [sp, #24]
  424e80:	bl	424cb0 <ferror@plt+0x200c0>
  424e84:	ldr	w0, [sp, #28]
  424e88:	cmp	w0, #0xa
  424e8c:	b.ne	424eac <ferror@plt+0x202bc>  // b.any
  424e90:	adrp	x0, 462000 <program_name+0xfa8>
  424e94:	add	x0, x0, #0x980
  424e98:	ldr	w0, [x0]
  424e9c:	add	w1, w0, #0x1
  424ea0:	adrp	x0, 462000 <program_name+0xfa8>
  424ea4:	add	x0, x0, #0x980
  424ea8:	str	w1, [x0]
  424eac:	ldr	w0, [sp, #28]
  424eb0:	ldp	x29, x30, [sp], #32
  424eb4:	ret
  424eb8:	stp	x29, x30, [sp, #-32]!
  424ebc:	mov	x29, sp
  424ec0:	str	w0, [sp, #28]
  424ec4:	ldr	w0, [sp, #28]
  424ec8:	cmn	w0, #0x1
  424ecc:	b.eq	424f40 <ferror@plt+0x20350>  // b.none
  424ed0:	ldr	w0, [sp, #28]
  424ed4:	cmp	w0, #0xa
  424ed8:	b.ne	424ef8 <ferror@plt+0x20308>  // b.any
  424edc:	adrp	x0, 462000 <program_name+0xfa8>
  424ee0:	add	x0, x0, #0x980
  424ee4:	ldr	w0, [x0]
  424ee8:	sub	w1, w0, #0x1
  424eec:	adrp	x0, 462000 <program_name+0xfa8>
  424ef0:	add	x0, x0, #0x980
  424ef4:	str	w1, [x0]
  424ef8:	adrp	x0, 462000 <program_name+0xfa8>
  424efc:	add	x0, x0, #0x9ac
  424f00:	ldr	w0, [x0]
  424f04:	cmp	w0, #0x9
  424f08:	b.ne	424f10 <ferror@plt+0x20320>  // b.any
  424f0c:	bl	4047b0 <abort@plt>
  424f10:	adrp	x0, 462000 <program_name+0xfa8>
  424f14:	add	x0, x0, #0x9ac
  424f18:	ldr	w0, [x0]
  424f1c:	add	w2, w0, #0x1
  424f20:	adrp	x1, 462000 <program_name+0xfa8>
  424f24:	add	x1, x1, #0x9ac
  424f28:	str	w2, [x1]
  424f2c:	adrp	x1, 462000 <program_name+0xfa8>
  424f30:	add	x1, x1, #0x988
  424f34:	sxtw	x0, w0
  424f38:	ldr	w2, [sp, #28]
  424f3c:	str	w2, [x1, x0, lsl #2]
  424f40:	nop
  424f44:	ldp	x29, x30, [sp], #32
  424f48:	ret
  424f4c:	stp	x29, x30, [sp, #-16]!
  424f50:	mov	x29, sp
  424f54:	adrp	x0, 463000 <program_name+0x1fa8>
  424f58:	add	x0, x0, #0x588
  424f5c:	ldr	x1, [x0]
  424f60:	adrp	x0, 463000 <program_name+0x1fa8>
  424f64:	add	x0, x0, #0x598
  424f68:	ldr	w0, [x0]
  424f6c:	mov	w3, w0
  424f70:	mov	x2, x1
  424f74:	mov	w1, #0x1                   	// #1
  424f78:	adrp	x0, 462000 <program_name+0xfa8>
  424f7c:	add	x0, x0, #0x9b0
  424f80:	bl	40999c <ferror@plt+0x4dac>
  424f84:	nop
  424f88:	ldp	x29, x30, [sp], #16
  424f8c:	ret
  424f90:	stp	x29, x30, [sp, #-16]!
  424f94:	mov	x29, sp
  424f98:	adrp	x0, 462000 <program_name+0xfa8>
  424f9c:	add	x0, x0, #0x9b0
  424fa0:	bl	409a24 <ferror@plt+0x4e34>
  424fa4:	and	w0, w0, #0xff
  424fa8:	ldp	x29, x30, [sp], #16
  424fac:	ret
  424fb0:	stp	x29, x30, [sp, #-32]!
  424fb4:	mov	x29, sp
  424fb8:	str	w0, [sp, #28]
  424fbc:	ldr	w1, [sp, #28]
  424fc0:	adrp	x0, 462000 <program_name+0xfa8>
  424fc4:	add	x0, x0, #0x9b0
  424fc8:	bl	409e88 <ferror@plt+0x5298>
  424fcc:	nop
  424fd0:	ldp	x29, x30, [sp], #32
  424fd4:	ret
  424fd8:	stp	x29, x30, [sp, #-48]!
  424fdc:	mov	x29, sp
  424fe0:	str	x0, [sp, #24]
  424fe4:	adrp	x0, 462000 <program_name+0xfa8>
  424fe8:	add	x0, x0, #0x9b0
  424fec:	bl	40a088 <ferror@plt+0x5498>
  424ff0:	bl	409114 <ferror@plt+0x4524>
  424ff4:	str	x0, [sp, #32]
  424ff8:	ldr	x0, [sp, #32]
  424ffc:	bl	404280 <strlen@plt>
  425000:	str	x0, [sp, #40]
  425004:	ldr	x1, [sp, #40]
  425008:	ldr	x0, [sp, #24]
  42500c:	sub	x0, x1, x0
  425010:	str	x0, [sp, #40]
  425014:	b	425024 <ferror@plt+0x20434>
  425018:	ldr	x0, [sp, #40]
  42501c:	sub	x0, x0, #0x1
  425020:	str	x0, [sp, #40]
  425024:	ldr	x0, [sp, #40]
  425028:	cmp	x0, #0x0
  42502c:	b.eq	425068 <ferror@plt+0x20478>  // b.none
  425030:	ldr	x0, [sp, #40]
  425034:	sub	x0, x0, #0x1
  425038:	ldr	x1, [sp, #32]
  42503c:	add	x0, x1, x0
  425040:	ldrb	w0, [x0]
  425044:	cmp	w0, #0x20
  425048:	b.eq	425018 <ferror@plt+0x20428>  // b.none
  42504c:	ldr	x0, [sp, #40]
  425050:	sub	x0, x0, #0x1
  425054:	ldr	x1, [sp, #32]
  425058:	add	x0, x1, x0
  42505c:	ldrb	w0, [x0]
  425060:	cmp	w0, #0x9
  425064:	b.eq	425018 <ferror@plt+0x20428>  // b.none
  425068:	ldr	x1, [sp, #32]
  42506c:	ldr	x0, [sp, #40]
  425070:	add	x0, x1, x0
  425074:	strb	wzr, [x0]
  425078:	ldr	x0, [sp, #32]
  42507c:	bl	4077e8 <ferror@plt+0x2bf8>
  425080:	adrp	x0, 462000 <program_name+0xfa8>
  425084:	add	x0, x0, #0x974
  425088:	str	wzr, [x0]
  42508c:	nop
  425090:	ldp	x29, x30, [sp], #48
  425094:	ret
  425098:	stp	x29, x30, [sp, #-32]!
  42509c:	mov	x29, sp
  4250a0:	bl	424d1c <ferror@plt+0x2012c>
  4250a4:	str	w0, [sp, #24]
  4250a8:	ldr	w0, [sp, #24]
  4250ac:	cmp	w0, #0x2f
  4250b0:	b.eq	4250bc <ferror@plt+0x204cc>  // b.none
  4250b4:	ldr	w0, [sp, #24]
  4250b8:	b	425270 <ferror@plt+0x20680>
  4250bc:	bl	424d1c <ferror@plt+0x2012c>
  4250c0:	str	w0, [sp, #20]
  4250c4:	ldr	w0, [sp, #20]
  4250c8:	cmp	w0, #0x2a
  4250cc:	b.eq	4250ec <ferror@plt+0x204fc>  // b.none
  4250d0:	ldr	w0, [sp, #20]
  4250d4:	cmp	w0, #0x2f
  4250d8:	b.eq	4251e0 <ferror@plt+0x205f0>  // b.none
  4250dc:	ldr	w0, [sp, #20]
  4250e0:	bl	424eb8 <ferror@plt+0x202c8>
  4250e4:	ldr	w0, [sp, #24]
  4250e8:	b	425270 <ferror@plt+0x20680>
  4250ec:	bl	424f4c <ferror@plt+0x2035c>
  4250f0:	strb	wzr, [sp, #31]
  4250f4:	bl	424d1c <ferror@plt+0x2012c>
  4250f8:	str	w0, [sp, #20]
  4250fc:	ldr	w0, [sp, #20]
  425100:	cmn	w0, #0x1
  425104:	b.eq	4251bc <ferror@plt+0x205cc>  // b.none
  425108:	bl	424f90 <ferror@plt+0x203a0>
  42510c:	and	w0, w0, #0xff
  425110:	eor	w0, w0, #0x1
  425114:	and	w0, w0, #0xff
  425118:	cmp	w0, #0x0
  42511c:	b.ne	425138 <ferror@plt+0x20548>  // b.any
  425120:	ldr	w0, [sp, #20]
  425124:	cmp	w0, #0x20
  425128:	b.eq	425140 <ferror@plt+0x20550>  // b.none
  42512c:	ldr	w0, [sp, #20]
  425130:	cmp	w0, #0x9
  425134:	b.eq	425140 <ferror@plt+0x20550>  // b.none
  425138:	ldr	w0, [sp, #20]
  42513c:	bl	424fb0 <ferror@plt+0x203c0>
  425140:	ldr	w0, [sp, #20]
  425144:	cmp	w0, #0x2f
  425148:	b.eq	425194 <ferror@plt+0x205a4>  // b.none
  42514c:	ldr	w0, [sp, #20]
  425150:	cmp	w0, #0x2f
  425154:	b.gt	4251b0 <ferror@plt+0x205c0>
  425158:	ldr	w0, [sp, #20]
  42515c:	cmp	w0, #0xa
  425160:	b.eq	425174 <ferror@plt+0x20584>  // b.none
  425164:	ldr	w0, [sp, #20]
  425168:	cmp	w0, #0x2a
  42516c:	b.eq	425188 <ferror@plt+0x20598>  // b.none
  425170:	b	4251b0 <ferror@plt+0x205c0>
  425174:	mov	x0, #0x1                   	// #1
  425178:	bl	424fd8 <ferror@plt+0x203e8>
  42517c:	bl	424f4c <ferror@plt+0x2035c>
  425180:	strb	wzr, [sp, #31]
  425184:	b	4251b8 <ferror@plt+0x205c8>
  425188:	mov	w0, #0x1                   	// #1
  42518c:	strb	w0, [sp, #31]
  425190:	b	4251b8 <ferror@plt+0x205c8>
  425194:	ldrb	w0, [sp, #31]
  425198:	cmp	w0, #0x0
  42519c:	b.eq	4251b0 <ferror@plt+0x205c0>  // b.none
  4251a0:	mov	x0, #0x2                   	// #2
  4251a4:	bl	424fd8 <ferror@plt+0x203e8>
  4251a8:	nop
  4251ac:	b	4251c0 <ferror@plt+0x205d0>
  4251b0:	strb	wzr, [sp, #31]
  4251b4:	nop
  4251b8:	b	4250f4 <ferror@plt+0x20504>
  4251bc:	nop
  4251c0:	adrp	x0, 462000 <program_name+0xfa8>
  4251c4:	add	x0, x0, #0x980
  4251c8:	ldr	w1, [x0]
  4251cc:	adrp	x0, 462000 <program_name+0xfa8>
  4251d0:	add	x0, x0, #0xa00
  4251d4:	str	w1, [x0]
  4251d8:	mov	w0, #0x20                  	// #32
  4251dc:	b	425270 <ferror@plt+0x20680>
  4251e0:	adrp	x0, 462000 <program_name+0xfa8>
  4251e4:	add	x0, x0, #0x980
  4251e8:	ldr	w1, [x0]
  4251ec:	adrp	x0, 462000 <program_name+0xfa8>
  4251f0:	add	x0, x0, #0xa00
  4251f4:	str	w1, [x0]
  4251f8:	bl	424f4c <ferror@plt+0x2035c>
  4251fc:	bl	424d1c <ferror@plt+0x2012c>
  425200:	str	w0, [sp, #20]
  425204:	ldr	w0, [sp, #20]
  425208:	cmp	w0, #0xa
  42520c:	b.eq	425258 <ferror@plt+0x20668>  // b.none
  425210:	ldr	w0, [sp, #20]
  425214:	cmn	w0, #0x1
  425218:	b.eq	425258 <ferror@plt+0x20668>  // b.none
  42521c:	bl	424f90 <ferror@plt+0x203a0>
  425220:	and	w0, w0, #0xff
  425224:	eor	w0, w0, #0x1
  425228:	and	w0, w0, #0xff
  42522c:	cmp	w0, #0x0
  425230:	b.ne	42524c <ferror@plt+0x2065c>  // b.any
  425234:	ldr	w0, [sp, #20]
  425238:	cmp	w0, #0x20
  42523c:	b.eq	4251fc <ferror@plt+0x2060c>  // b.none
  425240:	ldr	w0, [sp, #20]
  425244:	cmp	w0, #0x9
  425248:	b.eq	4251fc <ferror@plt+0x2060c>  // b.none
  42524c:	ldr	w0, [sp, #20]
  425250:	bl	424fb0 <ferror@plt+0x203c0>
  425254:	b	4251fc <ferror@plt+0x2060c>
  425258:	ldr	w0, [sp, #20]
  42525c:	bl	424eb8 <ferror@plt+0x202c8>
  425260:	mov	x0, #0x0                   	// #0
  425264:	bl	424fd8 <ferror@plt+0x203e8>
  425268:	bl	424d1c <ferror@plt+0x2012c>
  42526c:	mov	w0, #0xa                   	// #10
  425270:	ldp	x29, x30, [sp], #32
  425274:	ret
  425278:	stp	x29, x30, [sp, #-32]!
  42527c:	mov	x29, sp
  425280:	str	w0, [sp, #28]
  425284:	ldr	w0, [sp, #28]
  425288:	bl	424eb8 <ferror@plt+0x202c8>
  42528c:	nop
  425290:	ldp	x29, x30, [sp], #32
  425294:	ret
  425298:	sub	sp, sp, #0x10
  42529c:	str	w0, [sp, #12]
  4252a0:	ldr	w0, [sp, #12]
  4252a4:	asr	w0, w0, #8
  4252a8:	cmp	w0, #0x30
  4252ac:	b.eq	4253a4 <ferror@plt+0x207b4>  // b.none
  4252b0:	cmp	w0, #0x30
  4252b4:	b.gt	4253b8 <ferror@plt+0x207c8>
  4252b8:	cmp	w0, #0x20
  4252bc:	b.eq	42534c <ferror@plt+0x2075c>  // b.none
  4252c0:	cmp	w0, #0x20
  4252c4:	b.gt	4253b8 <ferror@plt+0x207c8>
  4252c8:	cmp	w0, #0x18
  4252cc:	b.eq	425334 <ferror@plt+0x20744>  // b.none
  4252d0:	cmp	w0, #0x18
  4252d4:	b.gt	4253b8 <ferror@plt+0x207c8>
  4252d8:	cmp	w0, #0x0
  4252dc:	b.eq	4252ec <ferror@plt+0x206fc>  // b.none
  4252e0:	cmp	w0, #0x16
  4252e4:	b.eq	42531c <ferror@plt+0x2072c>  // b.none
  4252e8:	b	4253b8 <ferror@plt+0x207c8>
  4252ec:	ldr	w0, [sp, #12]
  4252f0:	cmp	w0, #0x20
  4252f4:	b.eq	425304 <ferror@plt+0x20714>  // b.none
  4252f8:	ldr	w0, [sp, #12]
  4252fc:	cmp	w0, #0xa0
  425300:	b.ne	42530c <ferror@plt+0x2071c>  // b.any
  425304:	mov	w0, #0x1                   	// #1
  425308:	b	425310 <ferror@plt+0x20720>
  42530c:	mov	w0, #0x0                   	// #0
  425310:	and	w0, w0, #0x1
  425314:	and	w0, w0, #0xff
  425318:	b	4253bc <ferror@plt+0x207cc>
  42531c:	ldr	w1, [sp, #12]
  425320:	mov	w0, #0x1680                	// #5760
  425324:	cmp	w1, w0
  425328:	cset	w0, eq  // eq = none
  42532c:	and	w0, w0, #0xff
  425330:	b	4253bc <ferror@plt+0x207cc>
  425334:	ldr	w1, [sp, #12]
  425338:	mov	w0, #0x180e                	// #6158
  42533c:	cmp	w1, w0
  425340:	cset	w0, eq  // eq = none
  425344:	and	w0, w0, #0xff
  425348:	b	4253bc <ferror@plt+0x207cc>
  42534c:	ldr	w1, [sp, #12]
  425350:	mov	w0, #0x1fff                	// #8191
  425354:	cmp	w1, w0
  425358:	b.le	42536c <ferror@plt+0x2077c>
  42535c:	ldr	w1, [sp, #12]
  425360:	mov	w0, #0x200b                	// #8203
  425364:	cmp	w1, w0
  425368:	b.le	42538c <ferror@plt+0x2079c>
  42536c:	ldr	w1, [sp, #12]
  425370:	mov	w0, #0x202f                	// #8239
  425374:	cmp	w1, w0
  425378:	b.eq	42538c <ferror@plt+0x2079c>  // b.none
  42537c:	ldr	w1, [sp, #12]
  425380:	mov	w0, #0x205f                	// #8287
  425384:	cmp	w1, w0
  425388:	b.ne	425394 <ferror@plt+0x207a4>  // b.any
  42538c:	mov	w0, #0x1                   	// #1
  425390:	b	425398 <ferror@plt+0x207a8>
  425394:	mov	w0, #0x0                   	// #0
  425398:	and	w0, w0, #0x1
  42539c:	and	w0, w0, #0xff
  4253a0:	b	4253bc <ferror@plt+0x207cc>
  4253a4:	ldr	w0, [sp, #12]
  4253a8:	cmp	w0, #0x3, lsl #12
  4253ac:	cset	w0, eq  // eq = none
  4253b0:	and	w0, w0, #0xff
  4253b4:	b	4253bc <ferror@plt+0x207cc>
  4253b8:	mov	w0, #0x0                   	// #0
  4253bc:	add	sp, sp, #0x10
  4253c0:	ret
  4253c4:	sub	sp, sp, #0x30
  4253c8:	str	x0, [sp, #8]
  4253cc:	str	w1, [sp, #4]
  4253d0:	ldr	w0, [sp, #4]
  4253d4:	lsr	w0, w0, #16
  4253d8:	str	w0, [sp, #44]
  4253dc:	ldr	x0, [sp, #8]
  4253e0:	ldr	w0, [x0]
  4253e4:	mov	w1, w0
  4253e8:	ldr	w0, [sp, #44]
  4253ec:	cmp	w0, w1
  4253f0:	b.cs	4254ac <ferror@plt+0x208bc>  // b.hs, b.nlast
  4253f4:	ldr	w0, [sp, #44]
  4253f8:	add	w0, w0, #0x1
  4253fc:	mov	w0, w0
  425400:	lsl	x0, x0, #2
  425404:	ldr	x1, [sp, #8]
  425408:	add	x0, x1, x0
  42540c:	ldr	w0, [x0]
  425410:	str	w0, [sp, #40]
  425414:	ldr	w0, [sp, #40]
  425418:	cmp	w0, #0x0
  42541c:	b.lt	4254ac <ferror@plt+0x208bc>  // b.tstop
  425420:	ldr	w0, [sp, #4]
  425424:	lsr	w0, w0, #9
  425428:	and	w0, w0, #0x7f
  42542c:	str	w0, [sp, #36]
  425430:	ldr	w1, [sp, #40]
  425434:	ldr	w0, [sp, #36]
  425438:	add	w0, w1, w0
  42543c:	mov	w0, w0
  425440:	lsl	x0, x0, #2
  425444:	ldr	x1, [sp, #8]
  425448:	add	x0, x1, x0
  42544c:	ldr	w0, [x0]
  425450:	str	w0, [sp, #32]
  425454:	ldr	w0, [sp, #32]
  425458:	cmp	w0, #0x0
  42545c:	b.lt	4254ac <ferror@plt+0x208bc>  // b.tstop
  425460:	ldr	w0, [sp, #4]
  425464:	lsr	w0, w0, #5
  425468:	and	w0, w0, #0xf
  42546c:	str	w0, [sp, #28]
  425470:	ldr	w1, [sp, #32]
  425474:	ldr	w0, [sp, #28]
  425478:	add	w0, w1, w0
  42547c:	mov	w0, w0
  425480:	lsl	x0, x0, #2
  425484:	ldr	x1, [sp, #8]
  425488:	add	x0, x1, x0
  42548c:	ldr	w0, [x0]
  425490:	str	w0, [sp, #24]
  425494:	ldr	w0, [sp, #4]
  425498:	and	w0, w0, #0x1f
  42549c:	ldr	w1, [sp, #24]
  4254a0:	lsr	w0, w1, w0
  4254a4:	and	w0, w0, #0x1
  4254a8:	b	4254b0 <ferror@plt+0x208c0>
  4254ac:	mov	w0, #0x0                   	// #0
  4254b0:	add	sp, sp, #0x30
  4254b4:	ret
  4254b8:	stp	x29, x30, [sp, #-32]!
  4254bc:	mov	x29, sp
  4254c0:	str	w0, [sp, #28]
  4254c4:	ldr	w0, [sp, #28]
  4254c8:	mov	w1, w0
  4254cc:	adrp	x0, 445000 <ferror@plt+0x40410>
  4254d0:	add	x0, x0, #0x680
  4254d4:	bl	4253c4 <ferror@plt+0x207d4>
  4254d8:	cmp	w0, #0x0
  4254dc:	cset	w0, ne  // ne = any
  4254e0:	and	w0, w0, #0xff
  4254e4:	ldp	x29, x30, [sp], #32
  4254e8:	ret
  4254ec:	stp	x29, x30, [sp, #-32]!
  4254f0:	mov	x29, sp
  4254f4:	str	w0, [sp, #28]
  4254f8:	ldr	w0, [sp, #28]
  4254fc:	mov	w1, w0
  425500:	adrp	x0, 446000 <ferror@plt+0x41410>
  425504:	add	x0, x0, #0x510
  425508:	bl	4253c4 <ferror@plt+0x207d4>
  42550c:	cmp	w0, #0x0
  425510:	cset	w0, ne  // ne = any
  425514:	and	w0, w0, #0xff
  425518:	ldp	x29, x30, [sp], #32
  42551c:	ret
  425520:	sub	sp, sp, #0x10
  425524:	str	w0, [sp, #12]
  425528:	mov	w0, #0x1                   	// #1
  42552c:	add	sp, sp, #0x10
  425530:	ret
  425534:	stp	x29, x30, [sp, #-32]!
  425538:	mov	x29, sp
  42553c:	adrp	x0, 462000 <program_name+0xfa8>
  425540:	add	x0, x0, #0xa30
  425544:	ldr	w0, [x0]
  425548:	cmp	w0, #0x0
  42554c:	b.eq	42558c <ferror@plt+0x2099c>  // b.none
  425550:	adrp	x0, 462000 <program_name+0xfa8>
  425554:	add	x0, x0, #0xa30
  425558:	ldr	w0, [x0]
  42555c:	sub	w1, w0, #0x1
  425560:	adrp	x0, 462000 <program_name+0xfa8>
  425564:	add	x0, x0, #0xa30
  425568:	str	w1, [x0]
  42556c:	adrp	x0, 462000 <program_name+0xfa8>
  425570:	add	x0, x0, #0xa30
  425574:	ldr	w1, [x0]
  425578:	adrp	x0, 462000 <program_name+0xfa8>
  42557c:	add	x0, x0, #0xa08
  425580:	sxtw	x1, w1
  425584:	ldr	w0, [x0, x1, lsl #2]
  425588:	b	425610 <ferror@plt+0x20a20>
  42558c:	bl	425098 <ferror@plt+0x204a8>
  425590:	str	w0, [sp, #28]
  425594:	ldr	w0, [sp, #28]
  425598:	cmp	w0, #0xa
  42559c:	b.eq	4255a8 <ferror@plt+0x209b8>  // b.none
  4255a0:	ldr	w0, [sp, #28]
  4255a4:	b	425610 <ferror@plt+0x20a20>
  4255a8:	bl	424d1c <ferror@plt+0x2012c>
  4255ac:	str	w0, [sp, #28]
  4255b0:	ldr	w0, [sp, #28]
  4255b4:	cmn	w0, #0x1
  4255b8:	b.eq	4255d0 <ferror@plt+0x209e0>  // b.none
  4255bc:	ldr	w0, [sp, #28]
  4255c0:	bl	425298 <ferror@plt+0x206a8>
  4255c4:	and	w0, w0, #0xff
  4255c8:	cmp	w0, #0x0
  4255cc:	b.ne	4255a8 <ferror@plt+0x209b8>  // b.any
  4255d0:	ldr	w0, [sp, #28]
  4255d4:	cmp	w0, #0x23
  4255d8:	b.ne	425604 <ferror@plt+0x20a14>  // b.any
  4255dc:	bl	424d1c <ferror@plt+0x2012c>
  4255e0:	str	w0, [sp, #28]
  4255e4:	ldr	w0, [sp, #28]
  4255e8:	cmn	w0, #0x1
  4255ec:	b.eq	4255fc <ferror@plt+0x20a0c>  // b.none
  4255f0:	ldr	w0, [sp, #28]
  4255f4:	cmp	w0, #0xa
  4255f8:	b.ne	4255dc <ferror@plt+0x209ec>  // b.any
  4255fc:	ldr	w0, [sp, #28]
  425600:	b	425610 <ferror@plt+0x20a20>
  425604:	ldr	w0, [sp, #28]
  425608:	bl	424eb8 <ferror@plt+0x202c8>
  42560c:	mov	w0, #0xa                   	// #10
  425610:	ldp	x29, x30, [sp], #32
  425614:	ret
  425618:	stp	x29, x30, [sp, #-32]!
  42561c:	mov	x29, sp
  425620:	str	x0, [sp, #24]
  425624:	ldr	x0, [sp, #24]
  425628:	ldr	w0, [x0]
  42562c:	cmp	w0, #0x9
  425630:	b.ne	425640 <ferror@plt+0x20a50>  // b.any
  425634:	ldr	x0, [sp, #24]
  425638:	ldr	x0, [x0, #8]
  42563c:	bl	4048f0 <free@plt>
  425640:	ldr	x0, [sp, #24]
  425644:	ldr	w0, [x0]
  425648:	cmp	w0, #0x7
  42564c:	b.ne	425668 <ferror@plt+0x20a78>  // b.any
  425650:	ldr	x0, [sp, #24]
  425654:	ldr	x0, [x0, #16]
  425658:	bl	40908c <ferror@plt+0x449c>
  42565c:	ldr	x0, [sp, #24]
  425660:	ldr	x0, [x0, #24]
  425664:	bl	424170 <ferror@plt+0x1f580>
  425668:	nop
  42566c:	ldp	x29, x30, [sp], #32
  425670:	ret
  425674:	stp	x29, x30, [sp, #-64]!
  425678:	mov	x29, sp
  42567c:	str	x0, [sp, #24]
  425680:	bl	424d1c <ferror@plt+0x2012c>
  425684:	str	w0, [sp, #52]
  425688:	ldr	w0, [sp, #52]
  42568c:	cmn	w0, #0x1
  425690:	b.ne	42569c <ferror@plt+0x20aac>  // b.any
  425694:	mov	w0, #0x5c                  	// #92
  425698:	b	4258b4 <ferror@plt+0x20cc4>
  42569c:	ldr	w0, [sp, #52]
  4256a0:	cmp	w0, #0x75
  4256a4:	b.eq	4256b4 <ferror@plt+0x20ac4>  // b.none
  4256a8:	ldr	w0, [sp, #52]
  4256ac:	cmp	w0, #0x55
  4256b0:	b.ne	4258a8 <ferror@plt+0x20cb8>  // b.any
  4256b4:	ldr	w0, [sp, #52]
  4256b8:	cmp	w0, #0x55
  4256bc:	b.ne	4256c8 <ferror@plt+0x20ad8>  // b.any
  4256c0:	mov	w0, #0x8                   	// #8
  4256c4:	b	4256cc <ferror@plt+0x20adc>
  4256c8:	mov	w0, #0x4                   	// #4
  4256cc:	str	w0, [sp, #48]
  4256d0:	str	wzr, [sp, #60]
  4256d4:	str	wzr, [sp, #56]
  4256d8:	b	4257e4 <ferror@plt+0x20bf4>
  4256dc:	bl	424d1c <ferror@plt+0x2012c>
  4256e0:	str	w0, [sp, #44]
  4256e4:	ldr	w0, [sp, #44]
  4256e8:	cmp	w0, #0x2f
  4256ec:	b.le	425718 <ferror@plt+0x20b28>
  4256f0:	ldr	w0, [sp, #44]
  4256f4:	cmp	w0, #0x39
  4256f8:	b.gt	425718 <ferror@plt+0x20b28>
  4256fc:	ldr	w0, [sp, #60]
  425700:	lsl	w1, w0, #4
  425704:	ldr	w0, [sp, #44]
  425708:	add	w0, w1, w0
  42570c:	sub	w0, w0, #0x30
  425710:	str	w0, [sp, #60]
  425714:	b	4257c4 <ferror@plt+0x20bd4>
  425718:	ldr	w0, [sp, #44]
  42571c:	cmp	w0, #0x40
  425720:	b.le	42574c <ferror@plt+0x20b5c>
  425724:	ldr	w0, [sp, #44]
  425728:	cmp	w0, #0x46
  42572c:	b.gt	42574c <ferror@plt+0x20b5c>
  425730:	ldr	w0, [sp, #60]
  425734:	lsl	w1, w0, #4
  425738:	ldr	w0, [sp, #44]
  42573c:	add	w0, w1, w0
  425740:	sub	w0, w0, #0x37
  425744:	str	w0, [sp, #60]
  425748:	b	4257c4 <ferror@plt+0x20bd4>
  42574c:	ldr	w0, [sp, #44]
  425750:	cmp	w0, #0x60
  425754:	b.le	425780 <ferror@plt+0x20b90>
  425758:	ldr	w0, [sp, #44]
  42575c:	cmp	w0, #0x66
  425760:	b.gt	425780 <ferror@plt+0x20b90>
  425764:	ldr	w0, [sp, #60]
  425768:	lsl	w1, w0, #4
  42576c:	ldr	w0, [sp, #44]
  425770:	add	w0, w1, w0
  425774:	sub	w0, w0, #0x57
  425778:	str	w0, [sp, #60]
  42577c:	b	4257c4 <ferror@plt+0x20bd4>
  425780:	ldr	w0, [sp, #44]
  425784:	bl	424eb8 <ferror@plt+0x202c8>
  425788:	b	42579c <ferror@plt+0x20bac>
  42578c:	ldrsw	x0, [sp, #56]
  425790:	add	x1, sp, #0x20
  425794:	ldrb	w0, [x1, x0]
  425798:	bl	424eb8 <ferror@plt+0x202c8>
  42579c:	ldr	w0, [sp, #56]
  4257a0:	sub	w0, w0, #0x1
  4257a4:	str	w0, [sp, #56]
  4257a8:	ldr	w0, [sp, #56]
  4257ac:	cmp	w0, #0x0
  4257b0:	b.ge	42578c <ferror@plt+0x20b9c>  // b.tcont
  4257b4:	ldr	w0, [sp, #52]
  4257b8:	bl	424eb8 <ferror@plt+0x202c8>
  4257bc:	mov	w0, #0x5c                  	// #92
  4257c0:	b	4258b4 <ferror@plt+0x20cc4>
  4257c4:	ldr	w0, [sp, #44]
  4257c8:	and	w2, w0, #0xff
  4257cc:	ldrsw	x0, [sp, #56]
  4257d0:	add	x1, sp, #0x20
  4257d4:	strb	w2, [x1, x0]
  4257d8:	ldr	w0, [sp, #56]
  4257dc:	add	w0, w0, #0x1
  4257e0:	str	w0, [sp, #56]
  4257e4:	ldr	w1, [sp, #56]
  4257e8:	ldr	w0, [sp, #48]
  4257ec:	cmp	w1, w0
  4257f0:	b.lt	4256dc <ferror@plt+0x20aec>  // b.tstop
  4257f4:	ldr	w1, [sp, #60]
  4257f8:	mov	w0, #0x10ffff              	// #1114111
  4257fc:	cmp	w1, w0
  425800:	b.ls	425860 <ferror@plt+0x20c70>  // b.plast
  425804:	adrp	x0, 460000 <default_parse_debrief>
  425808:	add	x0, x0, #0xfc8
  42580c:	strb	wzr, [x0]
  425810:	adrp	x0, 447000 <ferror@plt+0x42410>
  425814:	add	x0, x0, #0x650
  425818:	bl	404b80 <gettext@plt>
  42581c:	mov	x2, x0
  425820:	adrp	x0, 463000 <program_name+0x1fa8>
  425824:	add	x0, x0, #0x588
  425828:	ldr	x1, [x0]
  42582c:	adrp	x0, 463000 <program_name+0x1fa8>
  425830:	add	x0, x0, #0x598
  425834:	ldr	w0, [x0]
  425838:	mov	w4, w0
  42583c:	mov	x3, x1
  425840:	mov	w1, #0x0                   	// #0
  425844:	mov	w0, #0x0                   	// #0
  425848:	bl	4042f0 <error@plt>
  42584c:	adrp	x0, 460000 <default_parse_debrief>
  425850:	add	x0, x0, #0xfc8
  425854:	mov	w1, #0x1                   	// #1
  425858:	strb	w1, [x0]
  42585c:	b	425890 <ferror@plt+0x20ca0>
  425860:	ldr	w0, [sp, #60]
  425864:	ldr	x1, [sp, #24]
  425868:	blr	x1
  42586c:	and	w0, w0, #0xff
  425870:	cmp	w0, #0x0
  425874:	b.eq	425890 <ferror@plt+0x20ca0>  // b.none
  425878:	ldr	w0, [sp, #60]
  42587c:	b	4258b4 <ferror@plt+0x20cc4>
  425880:	ldrsw	x0, [sp, #56]
  425884:	add	x1, sp, #0x20
  425888:	ldrb	w0, [x1, x0]
  42588c:	bl	424eb8 <ferror@plt+0x202c8>
  425890:	ldr	w0, [sp, #56]
  425894:	sub	w0, w0, #0x1
  425898:	str	w0, [sp, #56]
  42589c:	ldr	w0, [sp, #56]
  4258a0:	cmp	w0, #0x0
  4258a4:	b.ge	425880 <ferror@plt+0x20c90>  // b.tcont
  4258a8:	ldr	w0, [sp, #52]
  4258ac:	bl	424eb8 <ferror@plt+0x202c8>
  4258b0:	mov	w0, #0x5c                  	// #92
  4258b4:	ldp	x29, x30, [sp], #64
  4258b8:	ret
  4258bc:	stp	x29, x30, [sp, #-32]!
  4258c0:	mov	x29, sp
  4258c4:	bl	424d1c <ferror@plt+0x2012c>
  4258c8:	str	w0, [sp, #28]
  4258cc:	ldr	w0, [sp, #28]
  4258d0:	cmn	w0, #0x1
  4258d4:	b.ne	4258e0 <ferror@plt+0x20cf0>  // b.any
  4258d8:	mov	w0, #0x5c                  	// #92
  4258dc:	b	425be8 <ferror@plt+0x20ff8>
  4258e0:	ldr	w0, [sp, #28]
  4258e4:	cmp	w0, #0x78
  4258e8:	b.eq	425a74 <ferror@plt+0x20e84>  // b.none
  4258ec:	ldr	w0, [sp, #28]
  4258f0:	cmp	w0, #0x78
  4258f4:	b.gt	425bdc <ferror@plt+0x20fec>
  4258f8:	ldr	w0, [sp, #28]
  4258fc:	cmp	w0, #0x76
  425900:	b.eq	425a3c <ferror@plt+0x20e4c>  // b.none
  425904:	ldr	w0, [sp, #28]
  425908:	cmp	w0, #0x76
  42590c:	b.gt	425bdc <ferror@plt+0x20fec>
  425910:	ldr	w0, [sp, #28]
  425914:	cmp	w0, #0x75
  425918:	b.eq	425bc4 <ferror@plt+0x20fd4>  // b.none
  42591c:	ldr	w0, [sp, #28]
  425920:	cmp	w0, #0x75
  425924:	b.gt	425bdc <ferror@plt+0x20fec>
  425928:	ldr	w0, [sp, #28]
  42592c:	cmp	w0, #0x74
  425930:	b.eq	425a2c <ferror@plt+0x20e3c>  // b.none
  425934:	ldr	w0, [sp, #28]
  425938:	cmp	w0, #0x74
  42593c:	b.gt	425bdc <ferror@plt+0x20fec>
  425940:	ldr	w0, [sp, #28]
  425944:	cmp	w0, #0x72
  425948:	b.eq	425a4c <ferror@plt+0x20e5c>  // b.none
  42594c:	ldr	w0, [sp, #28]
  425950:	cmp	w0, #0x72
  425954:	b.gt	425bdc <ferror@plt+0x20fec>
  425958:	ldr	w0, [sp, #28]
  42595c:	cmp	w0, #0x6e
  425960:	b.eq	425a34 <ferror@plt+0x20e44>  // b.none
  425964:	ldr	w0, [sp, #28]
  425968:	cmp	w0, #0x6e
  42596c:	b.gt	425bdc <ferror@plt+0x20fec>
  425970:	ldr	w0, [sp, #28]
  425974:	cmp	w0, #0x66
  425978:	b.eq	425a44 <ferror@plt+0x20e54>  // b.none
  42597c:	ldr	w0, [sp, #28]
  425980:	cmp	w0, #0x66
  425984:	b.gt	425bdc <ferror@plt+0x20fec>
  425988:	ldr	w0, [sp, #28]
  42598c:	cmp	w0, #0x62
  425990:	b.eq	425a24 <ferror@plt+0x20e34>  // b.none
  425994:	ldr	w0, [sp, #28]
  425998:	cmp	w0, #0x62
  42599c:	b.gt	425bdc <ferror@plt+0x20fec>
  4259a0:	ldr	w0, [sp, #28]
  4259a4:	cmp	w0, #0x61
  4259a8:	b.eq	425a1c <ferror@plt+0x20e2c>  // b.none
  4259ac:	ldr	w0, [sp, #28]
  4259b0:	cmp	w0, #0x61
  4259b4:	b.gt	425bdc <ferror@plt+0x20fec>
  4259b8:	ldr	w0, [sp, #28]
  4259bc:	cmp	w0, #0x5c
  4259c0:	b.eq	425a64 <ferror@plt+0x20e74>  // b.none
  4259c4:	ldr	w0, [sp, #28]
  4259c8:	cmp	w0, #0x5c
  4259cc:	b.gt	425bdc <ferror@plt+0x20fec>
  4259d0:	ldr	w0, [sp, #28]
  4259d4:	cmp	w0, #0x55
  4259d8:	b.eq	425bc4 <ferror@plt+0x20fd4>  // b.none
  4259dc:	ldr	w0, [sp, #28]
  4259e0:	cmp	w0, #0x55
  4259e4:	b.gt	425bdc <ferror@plt+0x20fec>
  4259e8:	ldr	w0, [sp, #28]
  4259ec:	cmp	w0, #0x30
  4259f0:	b.eq	425a6c <ferror@plt+0x20e7c>  // b.none
  4259f4:	ldr	w0, [sp, #28]
  4259f8:	cmp	w0, #0x30
  4259fc:	b.gt	425bdc <ferror@plt+0x20fec>
  425a00:	ldr	w0, [sp, #28]
  425a04:	cmp	w0, #0x22
  425a08:	b.eq	425a54 <ferror@plt+0x20e64>  // b.none
  425a0c:	ldr	w0, [sp, #28]
  425a10:	cmp	w0, #0x27
  425a14:	b.eq	425a5c <ferror@plt+0x20e6c>  // b.none
  425a18:	b	425bdc <ferror@plt+0x20fec>
  425a1c:	mov	w0, #0x7                   	// #7
  425a20:	b	425be8 <ferror@plt+0x20ff8>
  425a24:	mov	w0, #0x8                   	// #8
  425a28:	b	425be8 <ferror@plt+0x20ff8>
  425a2c:	mov	w0, #0x9                   	// #9
  425a30:	b	425be8 <ferror@plt+0x20ff8>
  425a34:	mov	w0, #0xa                   	// #10
  425a38:	b	425be8 <ferror@plt+0x20ff8>
  425a3c:	mov	w0, #0xb                   	// #11
  425a40:	b	425be8 <ferror@plt+0x20ff8>
  425a44:	mov	w0, #0xc                   	// #12
  425a48:	b	425be8 <ferror@plt+0x20ff8>
  425a4c:	mov	w0, #0xd                   	// #13
  425a50:	b	425be8 <ferror@plt+0x20ff8>
  425a54:	mov	w0, #0x22                  	// #34
  425a58:	b	425be8 <ferror@plt+0x20ff8>
  425a5c:	mov	w0, #0x27                  	// #39
  425a60:	b	425be8 <ferror@plt+0x20ff8>
  425a64:	mov	w0, #0x5c                  	// #92
  425a68:	b	425be8 <ferror@plt+0x20ff8>
  425a6c:	mov	w0, #0x0                   	// #0
  425a70:	b	425be8 <ferror@plt+0x20ff8>
  425a74:	bl	424d1c <ferror@plt+0x2012c>
  425a78:	str	w0, [sp, #28]
  425a7c:	ldr	w0, [sp, #28]
  425a80:	sub	w0, w0, #0x30
  425a84:	cmp	w0, #0x36
  425a88:	cset	w1, hi  // hi = pmore
  425a8c:	and	w1, w1, #0xff
  425a90:	cmp	w1, #0x0
  425a94:	b.ne	425ac0 <ferror@plt+0x20ed0>  // b.any
  425a98:	mov	x1, #0x1                   	// #1
  425a9c:	lsl	x1, x1, x0
  425aa0:	mov	x0, #0x7e0000007e0000      	// #35465847073800192
  425aa4:	movk	x0, #0x3ff
  425aa8:	and	x0, x1, x0
  425aac:	cmp	x0, #0x0
  425ab0:	cset	w0, ne  // ne = any
  425ab4:	and	w0, w0, #0xff
  425ab8:	cmp	w0, #0x0
  425abc:	b.ne	425ad8 <ferror@plt+0x20ee8>  // b.any
  425ac0:	ldr	w0, [sp, #28]
  425ac4:	bl	424eb8 <ferror@plt+0x202c8>
  425ac8:	mov	w0, #0x78                  	// #120
  425acc:	bl	424eb8 <ferror@plt+0x202c8>
  425ad0:	mov	w0, #0x5c                  	// #92
  425ad4:	b	425be8 <ferror@plt+0x20ff8>
  425ad8:	nop
  425adc:	str	wzr, [sp, #24]
  425ae0:	str	wzr, [sp, #20]
  425ae4:	ldr	w0, [sp, #28]
  425ae8:	cmp	w0, #0x66
  425aec:	b.gt	425b28 <ferror@plt+0x20f38>
  425af0:	ldr	w0, [sp, #28]
  425af4:	cmp	w0, #0x61
  425af8:	b.ge	425b74 <ferror@plt+0x20f84>  // b.tcont
  425afc:	ldr	w0, [sp, #28]
  425b00:	cmp	w0, #0x39
  425b04:	b.gt	425b18 <ferror@plt+0x20f28>
  425b08:	ldr	w0, [sp, #28]
  425b0c:	cmp	w0, #0x30
  425b10:	b.ge	425b38 <ferror@plt+0x20f48>  // b.tcont
  425b14:	b	425b28 <ferror@plt+0x20f38>
  425b18:	ldr	w0, [sp, #28]
  425b1c:	sub	w0, w0, #0x41
  425b20:	cmp	w0, #0x5
  425b24:	b.ls	425b54 <ferror@plt+0x20f64>  // b.plast
  425b28:	ldr	w0, [sp, #28]
  425b2c:	bl	424eb8 <ferror@plt+0x202c8>
  425b30:	ldr	w0, [sp, #24]
  425b34:	b	425be8 <ferror@plt+0x20ff8>
  425b38:	ldr	w0, [sp, #24]
  425b3c:	lsl	w1, w0, #4
  425b40:	ldr	w0, [sp, #28]
  425b44:	add	w0, w1, w0
  425b48:	sub	w0, w0, #0x30
  425b4c:	str	w0, [sp, #24]
  425b50:	b	425b94 <ferror@plt+0x20fa4>
  425b54:	ldr	w0, [sp, #24]
  425b58:	lsl	w0, w0, #4
  425b5c:	add	w1, w0, #0xa
  425b60:	ldr	w0, [sp, #28]
  425b64:	add	w0, w1, w0
  425b68:	sub	w0, w0, #0x41
  425b6c:	str	w0, [sp, #24]
  425b70:	b	425b94 <ferror@plt+0x20fa4>
  425b74:	ldr	w0, [sp, #24]
  425b78:	lsl	w0, w0, #4
  425b7c:	add	w1, w0, #0xa
  425b80:	ldr	w0, [sp, #28]
  425b84:	add	w0, w1, w0
  425b88:	sub	w0, w0, #0x61
  425b8c:	str	w0, [sp, #24]
  425b90:	nop
  425b94:	ldr	w0, [sp, #20]
  425b98:	cmp	w0, #0x3
  425b9c:	b.eq	425bb8 <ferror@plt+0x20fc8>  // b.none
  425ba0:	bl	424d1c <ferror@plt+0x2012c>
  425ba4:	str	w0, [sp, #28]
  425ba8:	ldr	w0, [sp, #20]
  425bac:	add	w0, w0, #0x1
  425bb0:	str	w0, [sp, #20]
  425bb4:	b	425ae4 <ferror@plt+0x20ef4>
  425bb8:	nop
  425bbc:	ldr	w0, [sp, #24]
  425bc0:	b	425be8 <ferror@plt+0x20ff8>
  425bc4:	ldr	w0, [sp, #28]
  425bc8:	bl	424eb8 <ferror@plt+0x202c8>
  425bcc:	adrp	x0, 425000 <ferror@plt+0x20410>
  425bd0:	add	x0, x0, #0x520
  425bd4:	bl	425674 <ferror@plt+0x20a84>
  425bd8:	b	425be8 <ferror@plt+0x20ff8>
  425bdc:	ldr	w0, [sp, #28]
  425be0:	bl	424eb8 <ferror@plt+0x202c8>
  425be4:	mov	w0, #0x5c                  	// #92
  425be8:	ldp	x29, x30, [sp], #32
  425bec:	ret
  425bf0:	stp	x29, x30, [sp, #-48]!
  425bf4:	mov	x29, sp
  425bf8:	str	x0, [sp, #24]
  425bfc:	str	w1, [sp, #20]
  425c00:	bl	424d1c <ferror@plt+0x2012c>
  425c04:	str	w0, [sp, #44]
  425c08:	ldr	w0, [sp, #44]
  425c0c:	cmn	w0, #0x1
  425c10:	b.eq	425d14 <ferror@plt+0x21124>  // b.none
  425c14:	ldr	w1, [sp, #44]
  425c18:	ldr	w0, [sp, #20]
  425c1c:	cmp	w1, w0
  425c20:	b.eq	425d14 <ferror@plt+0x21124>  // b.none
  425c24:	ldr	w0, [sp, #44]
  425c28:	cmp	w0, #0xa
  425c2c:	b.ne	425ce4 <ferror@plt+0x210f4>  // b.any
  425c30:	ldr	w0, [sp, #44]
  425c34:	bl	424eb8 <ferror@plt+0x202c8>
  425c38:	adrp	x0, 460000 <default_parse_debrief>
  425c3c:	add	x0, x0, #0xfc8
  425c40:	strb	wzr, [x0]
  425c44:	ldr	w0, [sp, #20]
  425c48:	cmp	w0, #0x27
  425c4c:	b.ne	425c90 <ferror@plt+0x210a0>  // b.any
  425c50:	adrp	x0, 447000 <ferror@plt+0x42410>
  425c54:	add	x0, x0, #0x680
  425c58:	bl	404b80 <gettext@plt>
  425c5c:	mov	x2, x0
  425c60:	adrp	x0, 463000 <program_name+0x1fa8>
  425c64:	add	x0, x0, #0x588
  425c68:	ldr	x1, [x0]
  425c6c:	adrp	x0, 463000 <program_name+0x1fa8>
  425c70:	add	x0, x0, #0x598
  425c74:	ldr	w0, [x0]
  425c78:	mov	w4, w0
  425c7c:	mov	x3, x1
  425c80:	mov	w1, #0x0                   	// #0
  425c84:	mov	w0, #0x0                   	// #0
  425c88:	bl	4042f0 <error@plt>
  425c8c:	b	425ccc <ferror@plt+0x210dc>
  425c90:	adrp	x0, 447000 <ferror@plt+0x42410>
  425c94:	add	x0, x0, #0x6b0
  425c98:	bl	404b80 <gettext@plt>
  425c9c:	mov	x2, x0
  425ca0:	adrp	x0, 463000 <program_name+0x1fa8>
  425ca4:	add	x0, x0, #0x588
  425ca8:	ldr	x1, [x0]
  425cac:	adrp	x0, 463000 <program_name+0x1fa8>
  425cb0:	add	x0, x0, #0x598
  425cb4:	ldr	w0, [x0]
  425cb8:	mov	w4, w0
  425cbc:	mov	x3, x1
  425cc0:	mov	w1, #0x0                   	// #0
  425cc4:	mov	w0, #0x0                   	// #0
  425cc8:	bl	4042f0 <error@plt>
  425ccc:	adrp	x0, 460000 <default_parse_debrief>
  425cd0:	add	x0, x0, #0xfc8
  425cd4:	mov	w1, #0x1                   	// #1
  425cd8:	strb	w1, [x0]
  425cdc:	nop
  425ce0:	b	425d14 <ferror@plt+0x21124>
  425ce4:	ldr	w0, [sp, #44]
  425ce8:	cmp	w0, #0x5c
  425cec:	b.ne	425cf8 <ferror@plt+0x21108>  // b.any
  425cf0:	bl	4258bc <ferror@plt+0x20ccc>
  425cf4:	str	w0, [sp, #44]
  425cf8:	ldr	x0, [sp, #24]
  425cfc:	cmp	x0, #0x0
  425d00:	b.eq	425c00 <ferror@plt+0x21010>  // b.none
  425d04:	ldr	w1, [sp, #44]
  425d08:	ldr	x0, [sp, #24]
  425d0c:	bl	409e88 <ferror@plt+0x5298>
  425d10:	b	425c00 <ferror@plt+0x21010>
  425d14:	nop
  425d18:	ldp	x29, x30, [sp], #48
  425d1c:	ret
  425d20:	stp	x29, x30, [sp, #-128]!
  425d24:	mov	x29, sp
  425d28:	str	x0, [sp, #24]
  425d2c:	adrp	x0, 462000 <program_name+0xfa8>
  425d30:	add	x0, x0, #0xad8
  425d34:	ldr	w0, [x0]
  425d38:	cmp	w0, #0x0
  425d3c:	b.eq	425dac <ferror@plt+0x211bc>  // b.none
  425d40:	adrp	x0, 462000 <program_name+0xfa8>
  425d44:	add	x0, x0, #0xad8
  425d48:	ldr	w0, [x0]
  425d4c:	sub	w1, w0, #0x1
  425d50:	adrp	x0, 462000 <program_name+0xfa8>
  425d54:	add	x0, x0, #0xad8
  425d58:	str	w1, [x0]
  425d5c:	adrp	x0, 462000 <program_name+0xfa8>
  425d60:	add	x0, x0, #0xad8
  425d64:	ldr	w1, [x0]
  425d68:	ldr	x3, [sp, #24]
  425d6c:	adrp	x0, 462000 <program_name+0xfa8>
  425d70:	add	x2, x0, #0xa38
  425d74:	sxtw	x1, w1
  425d78:	mov	x0, x1
  425d7c:	lsl	x0, x0, #2
  425d80:	add	x0, x0, x1
  425d84:	lsl	x0, x0, #3
  425d88:	add	x1, x2, x0
  425d8c:	mov	x0, x3
  425d90:	ldp	x2, x3, [x1]
  425d94:	stp	x2, x3, [x0]
  425d98:	ldp	x2, x3, [x1, #16]
  425d9c:	stp	x2, x3, [x0, #16]
  425da0:	ldr	x1, [x1, #32]
  425da4:	str	x1, [x0, #32]
  425da8:	b	4263fc <ferror@plt+0x2180c>
  425dac:	ldr	x0, [sp, #24]
  425db0:	str	xzr, [x0, #8]
  425db4:	adrp	x0, 463000 <program_name+0x1fa8>
  425db8:	add	x0, x0, #0x598
  425dbc:	ldr	w1, [x0]
  425dc0:	ldr	x0, [sp, #24]
  425dc4:	str	w1, [x0, #32]
  425dc8:	adrp	x0, 462000 <program_name+0xfa8>
  425dcc:	add	x0, x0, #0x980
  425dd0:	ldr	w1, [x0]
  425dd4:	ldr	x0, [sp, #24]
  425dd8:	str	w1, [x0, #36]
  425ddc:	bl	425534 <ferror@plt+0x20944>
  425de0:	str	w0, [sp, #124]
  425de4:	ldr	w0, [sp, #124]
  425de8:	cmn	w0, #0x1
  425dec:	b.ne	425dfc <ferror@plt+0x2120c>  // b.any
  425df0:	ldr	x0, [sp, #24]
  425df4:	str	wzr, [x0]
  425df8:	b	4263fc <ferror@plt+0x2180c>
  425dfc:	ldr	w0, [sp, #124]
  425e00:	cmp	w0, #0x20
  425e04:	b.eq	425db4 <ferror@plt+0x211c4>  // b.none
  425e08:	ldr	w0, [sp, #124]
  425e0c:	cmp	w0, #0x20
  425e10:	b.gt	425e6c <ferror@plt+0x2127c>
  425e14:	ldr	w0, [sp, #124]
  425e18:	cmp	w0, #0xc
  425e1c:	b.eq	425db4 <ferror@plt+0x211c4>  // b.none
  425e20:	ldr	w0, [sp, #124]
  425e24:	cmp	w0, #0xc
  425e28:	b.gt	425e6c <ferror@plt+0x2127c>
  425e2c:	ldr	w0, [sp, #124]
  425e30:	cmp	w0, #0x9
  425e34:	b.eq	425db4 <ferror@plt+0x211c4>  // b.none
  425e38:	ldr	w0, [sp, #124]
  425e3c:	cmp	w0, #0xa
  425e40:	b.ne	425e6c <ferror@plt+0x2127c>  // b.any
  425e44:	adrp	x0, 462000 <program_name+0xfa8>
  425e48:	add	x0, x0, #0xa04
  425e4c:	ldr	w1, [x0]
  425e50:	adrp	x0, 462000 <program_name+0xfa8>
  425e54:	add	x0, x0, #0xa00
  425e58:	ldr	w0, [x0]
  425e5c:	cmp	w1, w0
  425e60:	b.le	425db4 <ferror@plt+0x211c4>
  425e64:	bl	407950 <ferror@plt+0x2d60>
  425e68:	b	425db4 <ferror@plt+0x211c4>
  425e6c:	ldr	x0, [sp, #24]
  425e70:	ldr	w1, [x0, #36]
  425e74:	adrp	x0, 462000 <program_name+0xfa8>
  425e78:	add	x0, x0, #0xa04
  425e7c:	str	w1, [x0]
  425e80:	ldr	w0, [sp, #124]
  425e84:	cmp	w0, #0x7d
  425e88:	b.eq	425fa4 <ferror@plt+0x213b4>  // b.none
  425e8c:	ldr	w0, [sp, #124]
  425e90:	cmp	w0, #0x7d
  425e94:	b.gt	4262fc <ferror@plt+0x2170c>
  425e98:	ldr	w0, [sp, #124]
  425e9c:	cmp	w0, #0x7b
  425ea0:	b.eq	425f94 <ferror@plt+0x213a4>  // b.none
  425ea4:	ldr	w0, [sp, #124]
  425ea8:	cmp	w0, #0x7b
  425eac:	b.gt	4262fc <ferror@plt+0x2170c>
  425eb0:	ldr	w0, [sp, #124]
  425eb4:	cmp	w0, #0x40
  425eb8:	b.eq	42620c <ferror@plt+0x2161c>  // b.none
  425ebc:	ldr	w0, [sp, #124]
  425ec0:	cmp	w0, #0x40
  425ec4:	b.gt	4262fc <ferror@plt+0x2170c>
  425ec8:	ldr	w0, [sp, #124]
  425ecc:	cmp	w0, #0x39
  425ed0:	b.gt	4262fc <ferror@plt+0x2170c>
  425ed4:	ldr	w0, [sp, #124]
  425ed8:	cmp	w0, #0x30
  425edc:	b.ge	425ffc <ferror@plt+0x2140c>  // b.tcont
  425ee0:	ldr	w0, [sp, #124]
  425ee4:	cmp	w0, #0x2e
  425ee8:	b.eq	425fc4 <ferror@plt+0x213d4>  // b.none
  425eec:	ldr	w0, [sp, #124]
  425ef0:	cmp	w0, #0x2e
  425ef4:	b.gt	4262fc <ferror@plt+0x2170c>
  425ef8:	ldr	w0, [sp, #124]
  425efc:	cmp	w0, #0x2c
  425f00:	b.eq	425fb4 <ferror@plt+0x213c4>  // b.none
  425f04:	ldr	w0, [sp, #124]
  425f08:	cmp	w0, #0x2c
  425f0c:	b.gt	4262fc <ferror@plt+0x2170c>
  425f10:	ldr	w0, [sp, #124]
  425f14:	cmp	w0, #0x2b
  425f18:	b.eq	4261b4 <ferror@plt+0x215c4>  // b.none
  425f1c:	ldr	w0, [sp, #124]
  425f20:	cmp	w0, #0x2b
  425f24:	b.gt	4262fc <ferror@plt+0x2170c>
  425f28:	ldr	w0, [sp, #124]
  425f2c:	cmp	w0, #0x29
  425f30:	b.eq	425f84 <ferror@plt+0x21394>  // b.none
  425f34:	ldr	w0, [sp, #124]
  425f38:	cmp	w0, #0x29
  425f3c:	b.gt	4262fc <ferror@plt+0x2170c>
  425f40:	ldr	w0, [sp, #124]
  425f44:	cmp	w0, #0x28
  425f48:	b.eq	425f74 <ferror@plt+0x21384>  // b.none
  425f4c:	ldr	w0, [sp, #124]
  425f50:	cmp	w0, #0x28
  425f54:	b.gt	4262fc <ferror@plt+0x2170c>
  425f58:	ldr	w0, [sp, #124]
  425f5c:	cmp	w0, #0x22
  425f60:	b.eq	426104 <ferror@plt+0x21514>  // b.none
  425f64:	ldr	w0, [sp, #124]
  425f68:	cmp	w0, #0x27
  425f6c:	b.eq	426198 <ferror@plt+0x215a8>  // b.none
  425f70:	b	4262fc <ferror@plt+0x2170c>
  425f74:	ldr	x0, [sp, #24]
  425f78:	mov	w1, #0x1                   	// #1
  425f7c:	str	w1, [x0]
  425f80:	b	4263fc <ferror@plt+0x2180c>
  425f84:	ldr	x0, [sp, #24]
  425f88:	mov	w1, #0x2                   	// #2
  425f8c:	str	w1, [x0]
  425f90:	b	4263fc <ferror@plt+0x2180c>
  425f94:	ldr	x0, [sp, #24]
  425f98:	mov	w1, #0x3                   	// #3
  425f9c:	str	w1, [x0]
  425fa0:	b	4263fc <ferror@plt+0x2180c>
  425fa4:	ldr	x0, [sp, #24]
  425fa8:	mov	w1, #0x4                   	// #4
  425fac:	str	w1, [x0]
  425fb0:	b	4263fc <ferror@plt+0x2180c>
  425fb4:	ldr	x0, [sp, #24]
  425fb8:	mov	w1, #0x5                   	// #5
  425fbc:	str	w1, [x0]
  425fc0:	b	4263fc <ferror@plt+0x2180c>
  425fc4:	bl	425098 <ferror@plt+0x204a8>
  425fc8:	str	w0, [sp, #124]
  425fcc:	ldr	w0, [sp, #124]
  425fd0:	cmp	w0, #0x2f
  425fd4:	b.le	425fe4 <ferror@plt+0x213f4>
  425fd8:	ldr	w0, [sp, #124]
  425fdc:	cmp	w0, #0x39
  425fe0:	b.le	425ffc <ferror@plt+0x2140c>
  425fe4:	ldr	w0, [sp, #124]
  425fe8:	bl	425278 <ferror@plt+0x20688>
  425fec:	ldr	x0, [sp, #24]
  425ff0:	mov	w1, #0x6                   	// #6
  425ff4:	str	w1, [x0]
  425ff8:	b	4263fc <ferror@plt+0x2180c>
  425ffc:	strb	wzr, [sp, #123]
  426000:	bl	425098 <ferror@plt+0x204a8>
  426004:	str	w0, [sp, #124]
  426008:	ldr	w0, [sp, #124]
  42600c:	cmp	w0, #0x2f
  426010:	b.le	426020 <ferror@plt+0x21430>
  426014:	ldr	w0, [sp, #124]
  426018:	cmp	w0, #0x39
  42601c:	b.le	4260d8 <ferror@plt+0x214e8>
  426020:	ldr	w0, [sp, #124]
  426024:	cmp	w0, #0x40
  426028:	b.le	426038 <ferror@plt+0x21448>
  42602c:	ldr	w0, [sp, #124]
  426030:	cmp	w0, #0x5a
  426034:	b.le	426050 <ferror@plt+0x21460>
  426038:	ldr	w0, [sp, #124]
  42603c:	cmp	w0, #0x60
  426040:	b.le	4260c8 <ferror@plt+0x214d8>
  426044:	ldr	w0, [sp, #124]
  426048:	cmp	w0, #0x7a
  42604c:	b.gt	4260c8 <ferror@plt+0x214d8>
  426050:	ldr	w0, [sp, #124]
  426054:	cmp	w0, #0x58
  426058:	b.eq	426068 <ferror@plt+0x21478>  // b.none
  42605c:	ldr	w0, [sp, #124]
  426060:	cmp	w0, #0x78
  426064:	b.ne	426070 <ferror@plt+0x21480>  // b.any
  426068:	mov	w0, #0x1                   	// #1
  42606c:	strb	w0, [sp, #123]
  426070:	ldr	w0, [sp, #124]
  426074:	cmp	w0, #0x45
  426078:	b.eq	426088 <ferror@plt+0x21498>  // b.none
  42607c:	ldr	w0, [sp, #124]
  426080:	cmp	w0, #0x65
  426084:	b.ne	4260e0 <ferror@plt+0x214f0>  // b.any
  426088:	ldrb	w0, [sp, #123]
  42608c:	eor	w0, w0, #0x1
  426090:	and	w0, w0, #0xff
  426094:	cmp	w0, #0x0
  426098:	b.eq	4260e0 <ferror@plt+0x214f0>  // b.none
  42609c:	bl	425098 <ferror@plt+0x204a8>
  4260a0:	str	w0, [sp, #124]
  4260a4:	ldr	w0, [sp, #124]
  4260a8:	cmp	w0, #0x2b
  4260ac:	b.eq	4260e0 <ferror@plt+0x214f0>  // b.none
  4260b0:	ldr	w0, [sp, #124]
  4260b4:	cmp	w0, #0x2d
  4260b8:	b.eq	4260e0 <ferror@plt+0x214f0>  // b.none
  4260bc:	ldr	w0, [sp, #124]
  4260c0:	bl	425278 <ferror@plt+0x20688>
  4260c4:	b	4260e0 <ferror@plt+0x214f0>
  4260c8:	ldr	w0, [sp, #124]
  4260cc:	cmp	w0, #0x2e
  4260d0:	b.ne	4260e8 <ferror@plt+0x214f8>  // b.any
  4260d4:	b	4260e4 <ferror@plt+0x214f4>
  4260d8:	nop
  4260dc:	b	426000 <ferror@plt+0x21410>
  4260e0:	nop
  4260e4:	b	426000 <ferror@plt+0x21410>
  4260e8:	nop
  4260ec:	ldr	w0, [sp, #124]
  4260f0:	bl	425278 <ferror@plt+0x20688>
  4260f4:	ldr	x0, [sp, #24]
  4260f8:	mov	w1, #0x8                   	// #8
  4260fc:	str	w1, [x0]
  426100:	b	4263fc <ferror@plt+0x2180c>
  426104:	adrp	x0, 462000 <program_name+0xfa8>
  426108:	add	x0, x0, #0x974
  42610c:	mov	w1, #0x2                   	// #2
  426110:	str	w1, [x0]
  426114:	adrp	x0, 462000 <program_name+0xfa8>
  426118:	add	x0, x0, #0x974
  42611c:	ldr	w1, [x0]
  426120:	adrp	x0, 463000 <program_name+0x1fa8>
  426124:	add	x0, x0, #0x588
  426128:	ldr	x2, [x0]
  42612c:	adrp	x0, 462000 <program_name+0xfa8>
  426130:	add	x0, x0, #0x980
  426134:	ldr	w3, [x0]
  426138:	add	x0, sp, #0x20
  42613c:	bl	40999c <ferror@plt+0x4dac>
  426140:	add	x0, sp, #0x20
  426144:	mov	w1, #0x22                  	// #34
  426148:	bl	425bf0 <ferror@plt+0x21000>
  42614c:	add	x0, sp, #0x20
  426150:	bl	40a088 <ferror@plt+0x5498>
  426154:	mov	x1, x0
  426158:	ldr	x0, [sp, #24]
  42615c:	str	x1, [x0, #16]
  426160:	adrp	x0, 463000 <program_name+0x1fa8>
  426164:	add	x0, x0, #0x558
  426168:	ldr	x0, [x0]
  42616c:	bl	42413c <ferror@plt+0x1f54c>
  426170:	mov	x1, x0
  426174:	ldr	x0, [sp, #24]
  426178:	str	x1, [x0, #24]
  42617c:	adrp	x0, 462000 <program_name+0xfa8>
  426180:	add	x0, x0, #0x974
  426184:	str	wzr, [x0]
  426188:	ldr	x0, [sp, #24]
  42618c:	mov	w1, #0x7                   	// #7
  426190:	str	w1, [x0]
  426194:	b	4263fc <ferror@plt+0x2180c>
  426198:	mov	w1, #0x27                  	// #39
  42619c:	mov	x0, #0x0                   	// #0
  4261a0:	bl	425bf0 <ferror@plt+0x21000>
  4261a4:	ldr	x0, [sp, #24]
  4261a8:	mov	w1, #0xb                   	// #11
  4261ac:	str	w1, [x0]
  4261b0:	b	4263fc <ferror@plt+0x2180c>
  4261b4:	bl	425098 <ferror@plt+0x204a8>
  4261b8:	str	w0, [sp, #124]
  4261bc:	ldr	w0, [sp, #124]
  4261c0:	cmp	w0, #0x2b
  4261c4:	b.ne	4261d8 <ferror@plt+0x215e8>  // b.any
  4261c8:	ldr	x0, [sp, #24]
  4261cc:	mov	w1, #0xb                   	// #11
  4261d0:	str	w1, [x0]
  4261d4:	b	4263fc <ferror@plt+0x2180c>
  4261d8:	ldr	w0, [sp, #124]
  4261dc:	cmp	w0, #0x3d
  4261e0:	b.ne	4261f4 <ferror@plt+0x21604>  // b.any
  4261e4:	ldr	x0, [sp, #24]
  4261e8:	mov	w1, #0xb                   	// #11
  4261ec:	str	w1, [x0]
  4261f0:	b	4263fc <ferror@plt+0x2180c>
  4261f4:	ldr	w0, [sp, #124]
  4261f8:	bl	425278 <ferror@plt+0x20688>
  4261fc:	ldr	x0, [sp, #24]
  426200:	mov	w1, #0xa                   	// #10
  426204:	str	w1, [x0]
  426208:	b	4263fc <ferror@plt+0x2180c>
  42620c:	bl	425098 <ferror@plt+0x204a8>
  426210:	str	w0, [sp, #124]
  426214:	ldr	w0, [sp, #124]
  426218:	cmp	w0, #0x22
  42621c:	b.ne	4262fc <ferror@plt+0x2170c>  // b.any
  426220:	adrp	x0, 462000 <program_name+0xfa8>
  426224:	add	x0, x0, #0x974
  426228:	mov	w1, #0x2                   	// #2
  42622c:	str	w1, [x0]
  426230:	adrp	x0, 462000 <program_name+0xfa8>
  426234:	add	x0, x0, #0x974
  426238:	ldr	w1, [x0]
  42623c:	adrp	x0, 463000 <program_name+0x1fa8>
  426240:	add	x0, x0, #0x588
  426244:	ldr	x2, [x0]
  426248:	adrp	x0, 462000 <program_name+0xfa8>
  42624c:	add	x0, x0, #0x980
  426250:	ldr	w3, [x0]
  426254:	add	x0, sp, #0x20
  426258:	bl	40999c <ferror@plt+0x4dac>
  42625c:	bl	424550 <ferror@plt+0x1f960>
  426260:	str	w0, [sp, #124]
  426264:	ldr	w0, [sp, #124]
  426268:	cmn	w0, #0x1
  42626c:	b.eq	4262ac <ferror@plt+0x216bc>  // b.none
  426270:	ldr	w0, [sp, #124]
  426274:	cmp	w0, #0x22
  426278:	b.ne	42629c <ferror@plt+0x216ac>  // b.any
  42627c:	bl	424550 <ferror@plt+0x1f960>
  426280:	str	w0, [sp, #124]
  426284:	ldr	w0, [sp, #124]
  426288:	cmp	w0, #0x22
  42628c:	b.eq	42629c <ferror@plt+0x216ac>  // b.none
  426290:	ldr	w0, [sp, #124]
  426294:	bl	424cb0 <ferror@plt+0x200c0>
  426298:	b	4262b0 <ferror@plt+0x216c0>
  42629c:	add	x0, sp, #0x20
  4262a0:	ldr	w1, [sp, #124]
  4262a4:	bl	409e88 <ferror@plt+0x5298>
  4262a8:	b	42625c <ferror@plt+0x2166c>
  4262ac:	nop
  4262b0:	add	x0, sp, #0x20
  4262b4:	bl	40a088 <ferror@plt+0x5498>
  4262b8:	mov	x1, x0
  4262bc:	ldr	x0, [sp, #24]
  4262c0:	str	x1, [x0, #16]
  4262c4:	adrp	x0, 463000 <program_name+0x1fa8>
  4262c8:	add	x0, x0, #0x558
  4262cc:	ldr	x0, [x0]
  4262d0:	bl	42413c <ferror@plt+0x1f54c>
  4262d4:	mov	x1, x0
  4262d8:	ldr	x0, [sp, #24]
  4262dc:	str	x1, [x0, #24]
  4262e0:	adrp	x0, 462000 <program_name+0xfa8>
  4262e4:	add	x0, x0, #0x974
  4262e8:	str	wzr, [x0]
  4262ec:	ldr	x0, [sp, #24]
  4262f0:	mov	w1, #0x7                   	// #7
  4262f4:	str	w1, [x0]
  4262f8:	b	4263fc <ferror@plt+0x2180c>
  4262fc:	ldr	w0, [sp, #124]
  426300:	cmp	w0, #0x5c
  426304:	b.ne	426318 <ferror@plt+0x21728>  // b.any
  426308:	adrp	x0, 425000 <ferror@plt+0x20410>
  42630c:	add	x0, x0, #0x4b8
  426310:	bl	425674 <ferror@plt+0x20a84>
  426314:	str	w0, [sp, #124]
  426318:	ldr	w0, [sp, #124]
  42631c:	bl	4254b8 <ferror@plt+0x208c8>
  426320:	and	w0, w0, #0xff
  426324:	cmp	w0, #0x0
  426328:	b.eq	4263ec <ferror@plt+0x217fc>  // b.none
  42632c:	adrp	x0, 462000 <program_name+0xfa8>
  426330:	add	x0, x0, #0x974
  426334:	ldr	w1, [x0]
  426338:	adrp	x0, 463000 <program_name+0x1fa8>
  42633c:	add	x0, x0, #0x588
  426340:	ldr	x2, [x0]
  426344:	adrp	x0, 462000 <program_name+0xfa8>
  426348:	add	x0, x0, #0x980
  42634c:	ldr	w3, [x0]
  426350:	add	x0, sp, #0x20
  426354:	bl	40999c <ferror@plt+0x4dac>
  426358:	add	x0, sp, #0x20
  42635c:	ldr	w1, [sp, #124]
  426360:	bl	409e88 <ferror@plt+0x5298>
  426364:	bl	425098 <ferror@plt+0x204a8>
  426368:	str	w0, [sp, #124]
  42636c:	ldr	w0, [sp, #124]
  426370:	cmp	w0, #0x5c
  426374:	b.ne	426388 <ferror@plt+0x21798>  // b.any
  426378:	adrp	x0, 425000 <ferror@plt+0x20410>
  42637c:	add	x0, x0, #0x4ec
  426380:	bl	425674 <ferror@plt+0x20a84>
  426384:	str	w0, [sp, #124]
  426388:	ldr	w0, [sp, #124]
  42638c:	bl	4254ec <ferror@plt+0x208fc>
  426390:	and	w0, w0, #0xff
  426394:	eor	w0, w0, #0x1
  426398:	and	w0, w0, #0xff
  42639c:	cmp	w0, #0x0
  4263a0:	b.ne	4263a8 <ferror@plt+0x217b8>  // b.any
  4263a4:	b	426358 <ferror@plt+0x21768>
  4263a8:	nop
  4263ac:	ldr	w0, [sp, #124]
  4263b0:	bl	425278 <ferror@plt+0x20688>
  4263b4:	add	x0, sp, #0x20
  4263b8:	bl	40a088 <ferror@plt+0x5498>
  4263bc:	str	x0, [sp, #112]
  4263c0:	ldr	x0, [sp, #112]
  4263c4:	bl	408c84 <ferror@plt+0x4094>
  4263c8:	mov	x1, x0
  4263cc:	ldr	x0, [sp, #24]
  4263d0:	str	x1, [x0, #8]
  4263d4:	ldr	x0, [sp, #112]
  4263d8:	bl	40908c <ferror@plt+0x449c>
  4263dc:	ldr	x0, [sp, #24]
  4263e0:	mov	w1, #0x9                   	// #9
  4263e4:	str	w1, [x0]
  4263e8:	b	4263fc <ferror@plt+0x2180c>
  4263ec:	ldr	x0, [sp, #24]
  4263f0:	mov	w1, #0xb                   	// #11
  4263f4:	str	w1, [x0]
  4263f8:	nop
  4263fc:	ldp	x29, x30, [sp], #128
  426400:	ret
  426404:	stp	x29, x30, [sp, #-32]!
  426408:	mov	x29, sp
  42640c:	str	x0, [sp, #24]
  426410:	ldr	x0, [sp, #24]
  426414:	ldr	w0, [x0]
  426418:	cmp	w0, #0x0
  42641c:	b.eq	426490 <ferror@plt+0x218a0>  // b.none
  426420:	adrp	x0, 462000 <program_name+0xfa8>
  426424:	add	x0, x0, #0xad8
  426428:	ldr	w0, [x0]
  42642c:	cmp	w0, #0x4
  426430:	b.ne	426438 <ferror@plt+0x21848>  // b.any
  426434:	bl	4047b0 <abort@plt>
  426438:	adrp	x0, 462000 <program_name+0xfa8>
  42643c:	add	x0, x0, #0xad8
  426440:	ldr	w0, [x0]
  426444:	add	w2, w0, #0x1
  426448:	adrp	x1, 462000 <program_name+0xfa8>
  42644c:	add	x1, x1, #0xad8
  426450:	str	w2, [x1]
  426454:	adrp	x1, 462000 <program_name+0xfa8>
  426458:	add	x2, x1, #0xa38
  42645c:	sxtw	x1, w0
  426460:	mov	x0, x1
  426464:	lsl	x0, x0, #2
  426468:	add	x0, x0, x1
  42646c:	lsl	x0, x0, #3
  426470:	add	x0, x2, x0
  426474:	ldr	x1, [sp, #24]
  426478:	ldp	x2, x3, [x1]
  42647c:	stp	x2, x3, [x0]
  426480:	ldp	x2, x3, [x1, #16]
  426484:	stp	x2, x3, [x0, #16]
  426488:	ldr	x1, [x1, #32]
  42648c:	str	x1, [x0, #32]
  426490:	nop
  426494:	ldp	x29, x30, [sp], #32
  426498:	ret
  42649c:	stp	x29, x30, [sp, #-160]!
  4264a0:	mov	x29, sp
  4264a4:	str	x0, [sp, #24]
  4264a8:	adrp	x0, 462000 <program_name+0xfa8>
  4264ac:	add	x0, x0, #0xb30
  4264b0:	ldr	w0, [x0]
  4264b4:	cmp	w0, #0x0
  4264b8:	b.eq	426528 <ferror@plt+0x21938>  // b.none
  4264bc:	adrp	x0, 462000 <program_name+0xfa8>
  4264c0:	add	x0, x0, #0xb30
  4264c4:	ldr	w0, [x0]
  4264c8:	sub	w1, w0, #0x1
  4264cc:	adrp	x0, 462000 <program_name+0xfa8>
  4264d0:	add	x0, x0, #0xb30
  4264d4:	str	w1, [x0]
  4264d8:	adrp	x0, 462000 <program_name+0xfa8>
  4264dc:	add	x0, x0, #0xb30
  4264e0:	ldr	w1, [x0]
  4264e4:	ldr	x3, [sp, #24]
  4264e8:	adrp	x0, 462000 <program_name+0xfa8>
  4264ec:	add	x2, x0, #0xae0
  4264f0:	sxtw	x1, w1
  4264f4:	mov	x0, x1
  4264f8:	lsl	x0, x0, #2
  4264fc:	add	x0, x0, x1
  426500:	lsl	x0, x0, #3
  426504:	add	x1, x2, x0
  426508:	mov	x0, x3
  42650c:	ldp	x2, x3, [x1]
  426510:	stp	x2, x3, [x0]
  426514:	ldp	x2, x3, [x1, #16]
  426518:	stp	x2, x3, [x0, #16]
  42651c:	ldr	x1, [x1, #32]
  426520:	str	x1, [x0, #32]
  426524:	b	4265dc <ferror@plt+0x219ec>
  426528:	ldr	x0, [sp, #24]
  42652c:	bl	425d20 <ferror@plt+0x21130>
  426530:	ldr	x0, [sp, #24]
  426534:	ldr	w0, [x0]
  426538:	cmp	w0, #0x7
  42653c:	b.ne	4265dc <ferror@plt+0x219ec>  // b.any
  426540:	ldr	x0, [sp, #24]
  426544:	ldr	x0, [x0, #16]
  426548:	str	x0, [sp, #152]
  42654c:	add	x0, sp, #0x20
  426550:	bl	425d20 <ferror@plt+0x21130>
  426554:	ldr	w0, [sp, #32]
  426558:	cmp	w0, #0xa
  42655c:	b.ne	4265c8 <ferror@plt+0x219d8>  // b.any
  426560:	add	x0, sp, #0x48
  426564:	bl	425d20 <ferror@plt+0x21130>
  426568:	ldr	w0, [sp, #72]
  42656c:	cmp	w0, #0x7
  426570:	b.ne	4265c0 <ferror@plt+0x219d0>  // b.any
  426574:	add	x0, sp, #0x70
  426578:	bl	425d20 <ferror@plt+0x21130>
  42657c:	ldr	w0, [sp, #112]
  426580:	cmp	w0, #0x6
  426584:	b.eq	4265b8 <ferror@plt+0x219c8>  // b.none
  426588:	ldr	x0, [sp, #88]
  42658c:	mov	x1, x0
  426590:	ldr	x0, [sp, #152]
  426594:	bl	40955c <ferror@plt+0x496c>
  426598:	str	x0, [sp, #152]
  42659c:	add	x0, sp, #0x70
  4265a0:	bl	426404 <ferror@plt+0x21814>
  4265a4:	add	x0, sp, #0x48
  4265a8:	bl	425618 <ferror@plt+0x20a28>
  4265ac:	add	x0, sp, #0x20
  4265b0:	bl	425618 <ferror@plt+0x20a28>
  4265b4:	b	42654c <ferror@plt+0x2195c>
  4265b8:	add	x0, sp, #0x70
  4265bc:	bl	426404 <ferror@plt+0x21814>
  4265c0:	add	x0, sp, #0x48
  4265c4:	bl	426404 <ferror@plt+0x21814>
  4265c8:	add	x0, sp, #0x20
  4265cc:	bl	426404 <ferror@plt+0x21814>
  4265d0:	ldr	x0, [sp, #24]
  4265d4:	ldr	x1, [sp, #152]
  4265d8:	str	x1, [x0, #16]
  4265dc:	ldp	x29, x30, [sp], #160
  4265e0:	ret
  4265e4:	stp	x29, x30, [sp, #-32]!
  4265e8:	mov	x29, sp
  4265ec:	str	x0, [sp, #24]
  4265f0:	ldr	x0, [sp, #24]
  4265f4:	ldr	w0, [x0]
  4265f8:	cmp	w0, #0x0
  4265fc:	b.eq	426670 <ferror@plt+0x21a80>  // b.none
  426600:	adrp	x0, 462000 <program_name+0xfa8>
  426604:	add	x0, x0, #0xb30
  426608:	ldr	w0, [x0]
  42660c:	cmp	w0, #0x2
  426610:	b.ne	426618 <ferror@plt+0x21a28>  // b.any
  426614:	bl	4047b0 <abort@plt>
  426618:	adrp	x0, 462000 <program_name+0xfa8>
  42661c:	add	x0, x0, #0xb30
  426620:	ldr	w0, [x0]
  426624:	add	w2, w0, #0x1
  426628:	adrp	x1, 462000 <program_name+0xfa8>
  42662c:	add	x1, x1, #0xb30
  426630:	str	w2, [x1]
  426634:	adrp	x1, 462000 <program_name+0xfa8>
  426638:	add	x2, x1, #0xae0
  42663c:	sxtw	x1, w0
  426640:	mov	x0, x1
  426644:	lsl	x0, x0, #2
  426648:	add	x0, x0, x1
  42664c:	lsl	x0, x0, #3
  426650:	add	x0, x2, x0
  426654:	ldr	x1, [sp, #24]
  426658:	ldp	x2, x3, [x1]
  42665c:	stp	x2, x3, [x0]
  426660:	ldp	x2, x3, [x1, #16]
  426664:	stp	x2, x3, [x0, #16]
  426668:	ldr	x1, [x1, #32]
  42666c:	str	x1, [x0, #32]
  426670:	nop
  426674:	ldp	x29, x30, [sp], #32
  426678:	ret
  42667c:	stp	x29, x30, [sp, #-32]!
  426680:	mov	x29, sp
  426684:	str	x0, [sp, #24]
  426688:	ldr	x0, [sp, #24]
  42668c:	bl	42649c <ferror@plt+0x218ac>
  426690:	nop
  426694:	ldp	x29, x30, [sp], #32
  426698:	ret
  42669c:	stp	x29, x30, [sp, #-32]!
  4266a0:	mov	x29, sp
  4266a4:	str	x0, [sp, #24]
  4266a8:	ldr	x0, [sp, #24]
  4266ac:	bl	4265e4 <ferror@plt+0x219f4>
  4266b0:	nop
  4266b4:	ldp	x29, x30, [sp], #32
  4266b8:	ret
  4266bc:	sub	sp, sp, #0x150
  4266c0:	stp	x29, x30, [sp, #16]
  4266c4:	add	x29, sp, #0x10
  4266c8:	str	x19, [sp, #32]
  4266cc:	str	x0, [sp, #88]
  4266d0:	str	w1, [sp, #84]
  4266d4:	str	w2, [sp, #80]
  4266d8:	stp	x3, x4, [sp, #64]
  4266dc:	str	x5, [sp, #56]
  4266e0:	mov	w0, #0x1                   	// #1
  4266e4:	str	w0, [sp, #332]
  4266e8:	str	xzr, [sp, #320]
  4266ec:	adrp	x0, 460000 <default_parse_debrief>
  4266f0:	add	x0, x0, #0xd58
  4266f4:	ldp	x0, x1, [x0]
  4266f8:	stp	x0, x1, [sp, #248]
  4266fc:	add	x0, sp, #0x40
  426700:	bl	40a264 <ferror@plt+0x5674>
  426704:	mov	w1, w0
  426708:	ldr	w0, [sp, #80]
  42670c:	bl	40a178 <ferror@plt+0x5588>
  426710:	str	w0, [sp, #240]
  426714:	str	wzr, [sp, #328]
  426718:	add	x0, sp, #0x60
  42671c:	bl	42667c <ferror@plt+0x21a8c>
  426720:	ldr	w0, [sp, #96]
  426724:	cmp	w0, #0xb
  426728:	b.hi	426cfc <ferror@plt+0x2210c>  // b.pmore
  42672c:	cmp	w0, #0xa
  426730:	b.cs	426ce4 <ferror@plt+0x220f4>  // b.hs, b.nlast
  426734:	cmp	w0, #0x9
  426738:	b.eq	4267c8 <ferror@plt+0x21bd8>  // b.none
  42673c:	cmp	w0, #0x9
  426740:	b.hi	426cfc <ferror@plt+0x2210c>  // b.pmore
  426744:	cmp	w0, #0x8
  426748:	b.eq	426ce4 <ferror@plt+0x220f4>  // b.none
  42674c:	cmp	w0, #0x8
  426750:	b.hi	426cfc <ferror@plt+0x2210c>  // b.pmore
  426754:	cmp	w0, #0x7
  426758:	b.eq	426c00 <ferror@plt+0x22010>  // b.none
  42675c:	cmp	w0, #0x7
  426760:	b.hi	426cfc <ferror@plt+0x2210c>  // b.pmore
  426764:	cmp	w0, #0x6
  426768:	b.eq	426ce4 <ferror@plt+0x220f4>  // b.none
  42676c:	cmp	w0, #0x6
  426770:	b.hi	426cfc <ferror@plt+0x2210c>  // b.pmore
  426774:	cmp	w0, #0x5
  426778:	b.eq	426bc4 <ferror@plt+0x21fd4>  // b.none
  42677c:	cmp	w0, #0x5
  426780:	b.hi	426cfc <ferror@plt+0x2210c>  // b.pmore
  426784:	cmp	w0, #0x4
  426788:	b.eq	426b30 <ferror@plt+0x21f40>  // b.none
  42678c:	cmp	w0, #0x4
  426790:	b.hi	426cfc <ferror@plt+0x2210c>  // b.pmore
  426794:	cmp	w0, #0x3
  426798:	b.eq	426ac0 <ferror@plt+0x21ed0>  // b.none
  42679c:	cmp	w0, #0x3
  4267a0:	b.hi	426cfc <ferror@plt+0x2210c>  // b.pmore
  4267a4:	cmp	w0, #0x2
  4267a8:	b.eq	426a2c <ferror@plt+0x21e3c>  // b.none
  4267ac:	cmp	w0, #0x2
  4267b0:	b.hi	426cfc <ferror@plt+0x2210c>  // b.pmore
  4267b4:	cmp	w0, #0x0
  4267b8:	b.eq	426cd0 <ferror@plt+0x220e0>  // b.none
  4267bc:	cmp	w0, #0x1
  4267c0:	b.eq	4269b8 <ferror@plt+0x21dc8>  // b.none
  4267c4:	b	426cfc <ferror@plt+0x2210c>
  4267c8:	ldr	x0, [sp, #104]
  4267cc:	str	x0, [sp, #312]
  4267d0:	ldr	x0, [sp, #312]
  4267d4:	bl	404280 <strlen@plt>
  4267d8:	str	x0, [sp, #304]
  4267dc:	add	x0, sp, #0x88
  4267e0:	bl	42667c <ferror@plt+0x21a8c>
  4267e4:	ldr	w0, [sp, #136]
  4267e8:	cmp	w0, #0x6
  4267ec:	b.ne	4268a4 <ferror@plt+0x21cb4>  // b.any
  4267f0:	add	x0, sp, #0xb0
  4267f4:	bl	42667c <ferror@plt+0x21a8c>
  4267f8:	ldr	w0, [sp, #176]
  4267fc:	cmp	w0, #0x9
  426800:	b.ne	42689c <ferror@plt+0x21cac>  // b.any
  426804:	ldr	x0, [sp, #184]
  426808:	str	x0, [sp, #288]
  42680c:	ldr	x0, [sp, #288]
  426810:	bl	404280 <strlen@plt>
  426814:	str	x0, [sp, #280]
  426818:	ldr	x1, [sp, #304]
  42681c:	ldr	x0, [sp, #280]
  426820:	add	x0, x1, x0
  426824:	add	x0, x0, #0x2
  426828:	mov	x1, x0
  42682c:	ldr	x0, [sp, #312]
  426830:	bl	404560 <xrealloc@plt>
  426834:	str	x0, [sp, #312]
  426838:	ldr	x1, [sp, #312]
  42683c:	ldr	x0, [sp, #304]
  426840:	add	x0, x1, x0
  426844:	mov	w1, #0x2e                  	// #46
  426848:	strb	w1, [x0]
  42684c:	ldr	x0, [sp, #304]
  426850:	add	x0, x0, #0x1
  426854:	ldr	x1, [sp, #312]
  426858:	add	x3, x1, x0
  42685c:	ldr	x0, [sp, #280]
  426860:	add	x0, x0, #0x1
  426864:	mov	x2, x0
  426868:	ldr	x1, [sp, #288]
  42686c:	mov	x0, x3
  426870:	bl	404220 <memcpy@plt>
  426874:	ldr	x1, [sp, #280]
  426878:	ldr	x0, [sp, #304]
  42687c:	add	x0, x1, x0
  426880:	add	x0, x0, #0x1
  426884:	str	x0, [sp, #304]
  426888:	add	x0, sp, #0xb0
  42688c:	bl	425618 <ferror@plt+0x20a28>
  426890:	add	x0, sp, #0x88
  426894:	bl	425618 <ferror@plt+0x20a28>
  426898:	b	4267dc <ferror@plt+0x21bec>
  42689c:	add	x0, sp, #0xb0
  4268a0:	bl	42669c <ferror@plt+0x21aac>
  4268a4:	add	x0, sp, #0x88
  4268a8:	bl	42669c <ferror@plt+0x21aac>
  4268ac:	ldr	x0, [sp, #312]
  4268b0:	str	x0, [sp, #296]
  4268b4:	ldr	x0, [sp, #296]
  4268b8:	bl	404280 <strlen@plt>
  4268bc:	mov	x1, x0
  4268c0:	add	x0, sp, #0xe8
  4268c4:	mov	x3, x0
  4268c8:	mov	x2, x1
  4268cc:	ldr	x1, [sp, #296]
  4268d0:	adrp	x0, 462000 <program_name+0xfa8>
  4268d4:	add	x0, x0, #0x8e0
  4268d8:	bl	404650 <hash_find_entry@plt>
  4268dc:	cmp	w0, #0x0
  4268e0:	b.ne	4268f8 <ferror@plt+0x21d08>  // b.any
  4268e4:	ldr	x0, [sp, #232]
  4268e8:	str	x0, [sp, #320]
  4268ec:	mov	w0, #0x1                   	// #1
  4268f0:	str	w0, [sp, #328]
  4268f4:	b	42692c <ferror@plt+0x21d3c>
  4268f8:	mov	w1, #0x2e                  	// #46
  4268fc:	ldr	x0, [sp, #296]
  426900:	bl	404960 <strchr@plt>
  426904:	str	x0, [sp, #296]
  426908:	ldr	x0, [sp, #296]
  42690c:	cmp	x0, #0x0
  426910:	b.ne	42691c <ferror@plt+0x21d2c>  // b.any
  426914:	str	wzr, [sp, #328]
  426918:	b	42692c <ferror@plt+0x21d3c>
  42691c:	ldr	x0, [sp, #296]
  426920:	add	x0, x0, #0x1
  426924:	str	x0, [sp, #296]
  426928:	b	4268b4 <ferror@plt+0x21cc4>
  42692c:	ldr	x0, [sp, #312]
  426930:	str	x0, [sp, #296]
  426934:	adrp	x0, 462000 <program_name+0xfa8>
  426938:	add	x0, x0, #0xb38
  42693c:	ldr	x19, [x0]
  426940:	ldr	x0, [sp, #296]
  426944:	bl	404280 <strlen@plt>
  426948:	mov	x2, x0
  42694c:	ldr	x1, [sp, #296]
  426950:	mov	x0, x19
  426954:	bl	40a32c <ferror@plt+0x573c>
  426958:	str	x0, [sp, #272]
  42695c:	ldr	x0, [sp, #272]
  426960:	cmp	x0, #0x0
  426964:	b.ne	426994 <ferror@plt+0x21da4>  // b.any
  426968:	mov	w1, #0x2e                  	// #46
  42696c:	ldr	x0, [sp, #296]
  426970:	bl	404960 <strchr@plt>
  426974:	str	x0, [sp, #296]
  426978:	ldr	x0, [sp, #296]
  42697c:	cmp	x0, #0x0
  426980:	b.eq	42699c <ferror@plt+0x21dac>  // b.none
  426984:	ldr	x0, [sp, #296]
  426988:	add	x0, x0, #0x1
  42698c:	str	x0, [sp, #296]
  426990:	b	426934 <ferror@plt+0x21d44>
  426994:	nop
  426998:	b	4269a0 <ferror@plt+0x21db0>
  42699c:	nop
  4269a0:	ldr	x0, [sp, #272]
  4269a4:	bl	40a240 <ferror@plt+0x5650>
  4269a8:	stp	x0, x1, [sp, #248]
  4269ac:	ldr	x0, [sp, #312]
  4269b0:	bl	4048f0 <free@plt>
  4269b4:	b	426d00 <ferror@plt+0x22110>
  4269b8:	ldr	w0, [sp, #328]
  4269bc:	cmp	w0, #0x0
  4269c0:	b.eq	4269cc <ferror@plt+0x21ddc>  // b.none
  4269c4:	ldr	x0, [sp, #320]
  4269c8:	b	4269d0 <ferror@plt+0x21de0>
  4269cc:	mov	x0, #0x0                   	// #0
  4269d0:	mov	x1, x0
  4269d4:	ldr	x0, [sp, #88]
  4269d8:	bl	40b2a4 <ferror@plt+0x66b4>
  4269dc:	mov	x5, x0
  4269e0:	ldp	x3, x4, [sp, #248]
  4269e4:	ldr	w2, [sp, #240]
  4269e8:	mov	w1, #0x2                   	// #2
  4269ec:	ldr	x0, [sp, #88]
  4269f0:	bl	4266bc <ferror@plt+0x21acc>
  4269f4:	and	w0, w0, #0xff
  4269f8:	cmp	w0, #0x0
  4269fc:	b.eq	426a14 <ferror@plt+0x21e24>  // b.none
  426a00:	ldr	w1, [sp, #332]
  426a04:	ldr	x0, [sp, #56]
  426a08:	bl	40bea0 <ferror@plt+0x72b0>
  426a0c:	mov	w0, #0x1                   	// #1
  426a10:	b	426d04 <ferror@plt+0x22114>
  426a14:	adrp	x0, 460000 <default_parse_debrief>
  426a18:	add	x0, x0, #0xd38
  426a1c:	ldp	x0, x1, [x0]
  426a20:	stp	x0, x1, [sp, #248]
  426a24:	str	wzr, [sp, #328]
  426a28:	b	426d00 <ferror@plt+0x22110>
  426a2c:	ldr	w0, [sp, #84]
  426a30:	cmp	w0, #0x2
  426a34:	b.ne	426a4c <ferror@plt+0x21e5c>  // b.any
  426a38:	ldr	w1, [sp, #332]
  426a3c:	ldr	x0, [sp, #56]
  426a40:	bl	40bea0 <ferror@plt+0x72b0>
  426a44:	mov	w0, #0x0                   	// #0
  426a48:	b	426d04 <ferror@plt+0x22114>
  426a4c:	ldr	w0, [sp, #84]
  426a50:	cmp	w0, #0x4
  426a54:	b.ne	426aa8 <ferror@plt+0x21eb8>  // b.any
  426a58:	adrp	x0, 460000 <default_parse_debrief>
  426a5c:	add	x0, x0, #0xfc8
  426a60:	strb	wzr, [x0]
  426a64:	adrp	x0, 447000 <ferror@plt+0x42410>
  426a68:	add	x0, x0, #0x6e0
  426a6c:	bl	404b80 <gettext@plt>
  426a70:	mov	x2, x0
  426a74:	adrp	x0, 463000 <program_name+0x1fa8>
  426a78:	add	x0, x0, #0x588
  426a7c:	ldr	x0, [x0]
  426a80:	ldr	w1, [sp, #128]
  426a84:	mov	w4, w1
  426a88:	mov	x3, x0
  426a8c:	mov	w1, #0x0                   	// #0
  426a90:	mov	w0, #0x0                   	// #0
  426a94:	bl	4042f0 <error@plt>
  426a98:	adrp	x0, 460000 <default_parse_debrief>
  426a9c:	add	x0, x0, #0xfc8
  426aa0:	mov	w1, #0x1                   	// #1
  426aa4:	strb	w1, [x0]
  426aa8:	adrp	x0, 460000 <default_parse_debrief>
  426aac:	add	x0, x0, #0xd38
  426ab0:	ldp	x0, x1, [x0]
  426ab4:	stp	x0, x1, [sp, #248]
  426ab8:	str	wzr, [sp, #328]
  426abc:	b	426d00 <ferror@plt+0x22110>
  426ac0:	mov	x1, #0x0                   	// #0
  426ac4:	ldr	x0, [sp, #88]
  426ac8:	bl	40b2a4 <ferror@plt+0x66b4>
  426acc:	mov	x2, x0
  426ad0:	adrp	x0, 460000 <default_parse_debrief>
  426ad4:	add	x1, x0, #0xd38
  426ad8:	adrp	x0, 461000 <sentence_end_required_spaces>
  426adc:	add	x0, x0, #0xb10
  426ae0:	mov	x5, x2
  426ae4:	ldp	x3, x4, [x1]
  426ae8:	ldr	w2, [x0]
  426aec:	mov	w1, #0x4                   	// #4
  426af0:	ldr	x0, [sp, #88]
  426af4:	bl	4266bc <ferror@plt+0x21acc>
  426af8:	and	w0, w0, #0xff
  426afc:	cmp	w0, #0x0
  426b00:	b.eq	426b18 <ferror@plt+0x21f28>  // b.none
  426b04:	ldr	w1, [sp, #332]
  426b08:	ldr	x0, [sp, #56]
  426b0c:	bl	40bea0 <ferror@plt+0x72b0>
  426b10:	mov	w0, #0x1                   	// #1
  426b14:	b	426d04 <ferror@plt+0x22114>
  426b18:	adrp	x0, 460000 <default_parse_debrief>
  426b1c:	add	x0, x0, #0xd38
  426b20:	ldp	x0, x1, [x0]
  426b24:	stp	x0, x1, [sp, #248]
  426b28:	str	wzr, [sp, #328]
  426b2c:	b	426d00 <ferror@plt+0x22110>
  426b30:	ldr	w0, [sp, #84]
  426b34:	cmp	w0, #0x4
  426b38:	b.ne	426b50 <ferror@plt+0x21f60>  // b.any
  426b3c:	ldr	w1, [sp, #332]
  426b40:	ldr	x0, [sp, #56]
  426b44:	bl	40bea0 <ferror@plt+0x72b0>
  426b48:	mov	w0, #0x0                   	// #0
  426b4c:	b	426d04 <ferror@plt+0x22114>
  426b50:	ldr	w0, [sp, #84]
  426b54:	cmp	w0, #0x2
  426b58:	b.ne	426bac <ferror@plt+0x21fbc>  // b.any
  426b5c:	adrp	x0, 460000 <default_parse_debrief>
  426b60:	add	x0, x0, #0xfc8
  426b64:	strb	wzr, [x0]
  426b68:	adrp	x0, 447000 <ferror@plt+0x42410>
  426b6c:	add	x0, x0, #0x718
  426b70:	bl	404b80 <gettext@plt>
  426b74:	mov	x2, x0
  426b78:	adrp	x0, 463000 <program_name+0x1fa8>
  426b7c:	add	x0, x0, #0x588
  426b80:	ldr	x0, [x0]
  426b84:	ldr	w1, [sp, #128]
  426b88:	mov	w4, w1
  426b8c:	mov	x3, x0
  426b90:	mov	w1, #0x0                   	// #0
  426b94:	mov	w0, #0x0                   	// #0
  426b98:	bl	4042f0 <error@plt>
  426b9c:	adrp	x0, 460000 <default_parse_debrief>
  426ba0:	add	x0, x0, #0xfc8
  426ba4:	mov	w1, #0x1                   	// #1
  426ba8:	strb	w1, [x0]
  426bac:	adrp	x0, 460000 <default_parse_debrief>
  426bb0:	add	x0, x0, #0xd38
  426bb4:	ldp	x0, x1, [x0]
  426bb8:	stp	x0, x1, [sp, #248]
  426bbc:	str	wzr, [sp, #328]
  426bc0:	b	426d00 <ferror@plt+0x22110>
  426bc4:	ldr	w0, [sp, #332]
  426bc8:	add	w0, w0, #0x1
  426bcc:	str	w0, [sp, #332]
  426bd0:	add	x0, sp, #0x40
  426bd4:	bl	40a264 <ferror@plt+0x5674>
  426bd8:	mov	w1, w0
  426bdc:	ldr	w0, [sp, #80]
  426be0:	bl	40a178 <ferror@plt+0x5588>
  426be4:	str	w0, [sp, #240]
  426be8:	adrp	x0, 460000 <default_parse_debrief>
  426bec:	add	x0, x0, #0xd58
  426bf0:	ldp	x0, x1, [x0]
  426bf4:	stp	x0, x1, [sp, #248]
  426bf8:	str	wzr, [sp, #328]
  426bfc:	b	426d00 <ferror@plt+0x22110>
  426c00:	adrp	x0, 463000 <program_name+0x1fa8>
  426c04:	add	x0, x0, #0x588
  426c08:	ldr	x0, [x0]
  426c0c:	str	x0, [sp, #216]
  426c10:	ldr	w0, [sp, #128]
  426c14:	sxtw	x0, w0
  426c18:	str	x0, [sp, #224]
  426c1c:	adrp	x0, 462000 <program_name+0xfa8>
  426c20:	add	x0, x0, #0x8d8
  426c24:	ldrb	w0, [x0]
  426c28:	cmp	w0, #0x0
  426c2c:	b.eq	426c7c <ferror@plt+0x2208c>  // b.none
  426c30:	ldr	x0, [sp, #112]
  426c34:	bl	408c84 <ferror@plt+0x4094>
  426c38:	str	x0, [sp, #264]
  426c3c:	ldr	x0, [sp, #112]
  426c40:	bl	40908c <ferror@plt+0x449c>
  426c44:	ldr	x2, [sp, #120]
  426c48:	add	x1, sp, #0xd8
  426c4c:	mov	w0, #0x1                   	// #1
  426c50:	strb	w0, [sp]
  426c54:	mov	x7, x2
  426c58:	mov	x6, #0x0                   	// #0
  426c5c:	mov	x5, x1
  426c60:	ldr	w4, [sp, #240]
  426c64:	mov	w3, #0x1                   	// #1
  426c68:	ldr	x2, [sp, #264]
  426c6c:	mov	x1, #0x0                   	// #0
  426c70:	ldr	x0, [sp, #88]
  426c74:	bl	40ce94 <ferror@plt+0x82a4>
  426c78:	b	426cb0 <ferror@plt+0x220c0>
  426c7c:	ldr	x0, [sp, #112]
  426c80:	ldr	x1, [sp, #216]
  426c84:	ldr	x2, [sp, #224]
  426c88:	ldr	x3, [sp, #120]
  426c8c:	mov	w7, #0x1                   	// #1
  426c90:	mov	x6, x3
  426c94:	mov	x5, x2
  426c98:	mov	x4, x1
  426c9c:	ldr	w3, [sp, #240]
  426ca0:	mov	x2, x0
  426ca4:	ldr	w1, [sp, #332]
  426ca8:	ldr	x0, [sp, #56]
  426cac:	bl	40bb14 <ferror@plt+0x6f24>
  426cb0:	ldr	x0, [sp, #120]
  426cb4:	bl	424170 <ferror@plt+0x1f580>
  426cb8:	adrp	x0, 460000 <default_parse_debrief>
  426cbc:	add	x0, x0, #0xd38
  426cc0:	ldp	x0, x1, [x0]
  426cc4:	stp	x0, x1, [sp, #248]
  426cc8:	str	wzr, [sp, #328]
  426ccc:	b	426d00 <ferror@plt+0x22110>
  426cd0:	ldr	w1, [sp, #332]
  426cd4:	ldr	x0, [sp, #56]
  426cd8:	bl	40bea0 <ferror@plt+0x72b0>
  426cdc:	mov	w0, #0x1                   	// #1
  426ce0:	b	426d04 <ferror@plt+0x22114>
  426ce4:	adrp	x0, 460000 <default_parse_debrief>
  426ce8:	add	x0, x0, #0xd38
  426cec:	ldp	x0, x1, [x0]
  426cf0:	stp	x0, x1, [sp, #248]
  426cf4:	str	wzr, [sp, #328]
  426cf8:	b	426d00 <ferror@plt+0x22110>
  426cfc:	bl	4047b0 <abort@plt>
  426d00:	b	426718 <ferror@plt+0x21b28>
  426d04:	ldr	x19, [sp, #32]
  426d08:	ldp	x29, x30, [sp, #16]
  426d0c:	add	sp, sp, #0x150
  426d10:	ret
  426d14:	stp	x29, x30, [sp, #-80]!
  426d18:	mov	x29, sp
  426d1c:	str	x0, [sp, #56]
  426d20:	str	x1, [sp, #48]
  426d24:	str	x2, [sp, #40]
  426d28:	str	x3, [sp, #32]
  426d2c:	str	x4, [sp, #24]
  426d30:	ldr	x0, [sp, #24]
  426d34:	ldr	x0, [x0]
  426d38:	ldr	x0, [x0]
  426d3c:	ldr	x0, [x0, #8]
  426d40:	str	x0, [sp, #72]
  426d44:	adrp	x0, 462000 <program_name+0xfa8>
  426d48:	add	x0, x0, #0x958
  426d4c:	ldr	x1, [sp, #56]
  426d50:	str	x1, [x0]
  426d54:	adrp	x0, 463000 <program_name+0x1fa8>
  426d58:	add	x0, x0, #0x590
  426d5c:	ldr	x1, [sp, #48]
  426d60:	str	x1, [x0]
  426d64:	ldr	x0, [sp, #40]
  426d68:	bl	404630 <xstrdup@plt>
  426d6c:	mov	x1, x0
  426d70:	adrp	x0, 463000 <program_name+0x1fa8>
  426d74:	add	x0, x0, #0x588
  426d78:	str	x1, [x0]
  426d7c:	adrp	x0, 463000 <program_name+0x1fa8>
  426d80:	add	x0, x0, #0x598
  426d84:	mov	w1, #0x1                   	// #1
  426d88:	str	w1, [x0]
  426d8c:	adrp	x0, 462000 <program_name+0xfa8>
  426d90:	add	x0, x0, #0x974
  426d94:	str	wzr, [x0]
  426d98:	adrp	x0, 462000 <program_name+0xfa8>
  426d9c:	add	x0, x0, #0x980
  426da0:	mov	w1, #0x1                   	// #1
  426da4:	str	w1, [x0]
  426da8:	adrp	x0, 462000 <program_name+0xfa8>
  426dac:	add	x0, x0, #0xa00
  426db0:	mov	w1, #0xffffffff            	// #-1
  426db4:	str	w1, [x0]
  426db8:	adrp	x0, 462000 <program_name+0xfa8>
  426dbc:	add	x0, x0, #0xa04
  426dc0:	mov	w1, #0xffffffff            	// #-1
  426dc4:	str	w1, [x0]
  426dc8:	adrp	x0, 462000 <program_name+0xfa8>
  426dcc:	add	x0, x0, #0xb38
  426dd0:	ldr	x1, [sp, #32]
  426dd4:	str	x1, [x0]
  426dd8:	bl	4242b0 <ferror@plt+0x1f6c0>
  426ddc:	nop
  426de0:	mov	x1, #0x0                   	// #0
  426de4:	ldr	x0, [sp, #72]
  426de8:	bl	40b2a4 <ferror@plt+0x66b4>
  426dec:	mov	x2, x0
  426df0:	adrp	x0, 460000 <default_parse_debrief>
  426df4:	add	x1, x0, #0xd38
  426df8:	adrp	x0, 461000 <sentence_end_required_spaces>
  426dfc:	add	x0, x0, #0xb10
  426e00:	mov	x5, x2
  426e04:	ldp	x3, x4, [x1]
  426e08:	ldr	w2, [x0]
  426e0c:	mov	w1, #0x0                   	// #0
  426e10:	ldr	x0, [sp, #72]
  426e14:	bl	4266bc <ferror@plt+0x21acc>
  426e18:	and	w0, w0, #0xff
  426e1c:	eor	w0, w0, #0x1
  426e20:	and	w0, w0, #0xff
  426e24:	cmp	w0, #0x0
  426e28:	b.ne	426de0 <ferror@plt+0x221f0>  // b.any
  426e2c:	adrp	x0, 462000 <program_name+0xfa8>
  426e30:	add	x0, x0, #0x958
  426e34:	str	xzr, [x0]
  426e38:	adrp	x0, 463000 <program_name+0x1fa8>
  426e3c:	add	x0, x0, #0x590
  426e40:	str	xzr, [x0]
  426e44:	adrp	x0, 463000 <program_name+0x1fa8>
  426e48:	add	x0, x0, #0x588
  426e4c:	str	xzr, [x0]
  426e50:	adrp	x0, 463000 <program_name+0x1fa8>
  426e54:	add	x0, x0, #0x598
  426e58:	str	wzr, [x0]
  426e5c:	nop
  426e60:	ldp	x29, x30, [sp], #80
  426e64:	ret
  426e68:	adrp	x0, 462000 <program_name+0xfa8>
  426e6c:	add	x0, x0, #0xb40
  426e70:	mov	w1, #0x1                   	// #1
  426e74:	strb	w1, [x0]
  426e78:	nop
  426e7c:	ret
  426e80:	stp	x29, x30, [sp, #-96]!
  426e84:	mov	x29, sp
  426e88:	str	x0, [sp, #24]
  426e8c:	ldr	x0, [sp, #24]
  426e90:	cmp	x0, #0x0
  426e94:	b.ne	426ea8 <ferror@plt+0x222b8>  // b.any
  426e98:	adrp	x0, 460000 <default_parse_debrief>
  426e9c:	add	x0, x0, #0xdef
  426ea0:	strb	wzr, [x0]
  426ea4:	b	426f3c <ferror@plt+0x2234c>
  426ea8:	adrp	x0, 462000 <program_name+0xfa8>
  426eac:	add	x0, x0, #0xb48
  426eb0:	ldr	x0, [x0, #24]
  426eb4:	cmp	x0, #0x0
  426eb8:	b.ne	426ecc <ferror@plt+0x222dc>  // b.any
  426ebc:	mov	x1, #0x64                  	// #100
  426ec0:	adrp	x0, 462000 <program_name+0xfa8>
  426ec4:	add	x0, x0, #0xb48
  426ec8:	bl	404370 <hash_init@plt>
  426ecc:	add	x1, sp, #0x20
  426ed0:	add	x0, sp, #0x50
  426ed4:	mov	x2, x1
  426ed8:	mov	x1, x0
  426edc:	ldr	x0, [sp, #24]
  426ee0:	bl	40a8b8 <ferror@plt+0x5cc8>
  426ee4:	mov	w1, #0x3a                  	// #58
  426ee8:	ldr	x0, [sp, #24]
  426eec:	bl	404960 <strchr@plt>
  426ef0:	str	x0, [sp, #88]
  426ef4:	ldr	x0, [sp, #88]
  426ef8:	cmp	x0, #0x0
  426efc:	b.eq	426f10 <ferror@plt+0x22320>  // b.none
  426f00:	ldr	x0, [sp, #80]
  426f04:	ldr	x1, [sp, #88]
  426f08:	cmp	x1, x0
  426f0c:	b.cc	426f3c <ferror@plt+0x2234c>  // b.lo, b.ul, b.last
  426f10:	ldr	x1, [sp, #80]
  426f14:	ldr	x0, [sp, #24]
  426f18:	sub	x0, x1, x0
  426f1c:	mov	x1, x0
  426f20:	add	x0, sp, #0x20
  426f24:	mov	x3, x0
  426f28:	mov	x2, x1
  426f2c:	ldr	x1, [sp, #24]
  426f30:	adrp	x0, 462000 <program_name+0xfa8>
  426f34:	add	x0, x0, #0xb48
  426f38:	bl	40ae20 <ferror@plt+0x6230>
  426f3c:	nop
  426f40:	ldp	x29, x30, [sp], #96
  426f44:	ret
  426f48:	stp	x29, x30, [sp, #-16]!
  426f4c:	mov	x29, sp
  426f50:	adrp	x0, 460000 <default_parse_debrief>
  426f54:	add	x0, x0, #0xdef
  426f58:	ldrb	w0, [x0]
  426f5c:	cmp	w0, #0x0
  426f60:	b.eq	426f88 <ferror@plt+0x22398>  // b.none
  426f64:	adrp	x0, 447000 <ferror@plt+0x42410>
  426f68:	add	x0, x0, #0x750
  426f6c:	bl	426e80 <ferror@plt+0x22290>
  426f70:	adrp	x0, 447000 <ferror@plt+0x42410>
  426f74:	add	x0, x0, #0x760
  426f78:	bl	426e80 <ferror@plt+0x22290>
  426f7c:	adrp	x0, 460000 <default_parse_debrief>
  426f80:	add	x0, x0, #0xdef
  426f84:	strb	wzr, [x0]
  426f88:	nop
  426f8c:	ldp	x29, x30, [sp], #16
  426f90:	ret
  426f94:	stp	x29, x30, [sp, #-16]!
  426f98:	mov	x29, sp
  426f9c:	adrp	x0, 447000 <ferror@plt+0x42410>
  426fa0:	add	x0, x0, #0x770
  426fa4:	bl	406ea4 <ferror@plt+0x22b4>
  426fa8:	adrp	x0, 447000 <ferror@plt+0x42410>
  426fac:	add	x0, x0, #0x790
  426fb0:	bl	406ea4 <ferror@plt+0x22b4>
  426fb4:	adrp	x0, 447000 <ferror@plt+0x42410>
  426fb8:	add	x0, x0, #0x7b0
  426fbc:	bl	406ea4 <ferror@plt+0x22b4>
  426fc0:	adrp	x0, 447000 <ferror@plt+0x42410>
  426fc4:	add	x0, x0, #0x7d0
  426fc8:	bl	406ea4 <ferror@plt+0x22b4>
  426fcc:	nop
  426fd0:	ldp	x29, x30, [sp], #16
  426fd4:	ret
  426fd8:	stp	x29, x30, [sp, #-48]!
  426fdc:	mov	x29, sp
  426fe0:	str	x19, [sp, #16]
  426fe4:	adrp	x0, 462000 <program_name+0xfa8>
  426fe8:	add	x0, x0, #0xbc0
  426fec:	ldr	x0, [x0]
  426ff0:	bl	4046e0 <getc@plt>
  426ff4:	str	w0, [sp, #44]
  426ff8:	ldr	w0, [sp, #44]
  426ffc:	cmn	w0, #0x1
  427000:	b.ne	42705c <ferror@plt+0x2246c>  // b.any
  427004:	adrp	x0, 462000 <program_name+0xfa8>
  427008:	add	x0, x0, #0xbc0
  42700c:	ldr	x0, [x0]
  427010:	bl	404bf0 <ferror@plt>
  427014:	cmp	w0, #0x0
  427018:	b.eq	427054 <ferror@plt+0x22464>  // b.none
  42701c:	bl	404b10 <__errno_location@plt>
  427020:	ldr	w19, [x0]
  427024:	adrp	x0, 447000 <ferror@plt+0x42410>
  427028:	add	x0, x0, #0x7e8
  42702c:	bl	404b80 <gettext@plt>
  427030:	mov	x1, x0
  427034:	adrp	x0, 463000 <program_name+0x1fa8>
  427038:	add	x0, x0, #0x590
  42703c:	ldr	x0, [x0]
  427040:	mov	x3, x0
  427044:	mov	x2, x1
  427048:	mov	w1, w19
  42704c:	mov	w0, #0x1                   	// #1
  427050:	bl	4042f0 <error@plt>
  427054:	mov	w0, #0xffffffff            	// #-1
  427058:	b	427088 <ferror@plt+0x22498>
  42705c:	ldr	w0, [sp, #44]
  427060:	cmp	w0, #0xa
  427064:	b.ne	427084 <ferror@plt+0x22494>  // b.any
  427068:	adrp	x0, 463000 <program_name+0x1fa8>
  42706c:	add	x0, x0, #0x598
  427070:	ldr	w0, [x0]
  427074:	add	w1, w0, #0x1
  427078:	adrp	x0, 463000 <program_name+0x1fa8>
  42707c:	add	x0, x0, #0x598
  427080:	str	w1, [x0]
  427084:	ldr	w0, [sp, #44]
  427088:	ldr	x19, [sp, #16]
  42708c:	ldp	x29, x30, [sp], #48
  427090:	ret
  427094:	stp	x29, x30, [sp, #-32]!
  427098:	mov	x29, sp
  42709c:	str	w0, [sp, #28]
  4270a0:	ldr	w0, [sp, #28]
  4270a4:	cmn	w0, #0x1
  4270a8:	b.eq	4270ec <ferror@plt+0x224fc>  // b.none
  4270ac:	ldr	w0, [sp, #28]
  4270b0:	cmp	w0, #0xa
  4270b4:	b.ne	4270d4 <ferror@plt+0x224e4>  // b.any
  4270b8:	adrp	x0, 463000 <program_name+0x1fa8>
  4270bc:	add	x0, x0, #0x598
  4270c0:	ldr	w0, [x0]
  4270c4:	sub	w1, w0, #0x1
  4270c8:	adrp	x0, 463000 <program_name+0x1fa8>
  4270cc:	add	x0, x0, #0x598
  4270d0:	str	w1, [x0]
  4270d4:	adrp	x0, 462000 <program_name+0xfa8>
  4270d8:	add	x0, x0, #0xbc0
  4270dc:	ldr	x0, [x0]
  4270e0:	mov	x1, x0
  4270e4:	ldr	w0, [sp, #28]
  4270e8:	bl	404900 <ungetc@plt>
  4270ec:	nop
  4270f0:	ldp	x29, x30, [sp], #32
  4270f4:	ret
  4270f8:	stp	x29, x30, [sp, #-32]!
  4270fc:	mov	x29, sp
  427100:	bl	426fd8 <ferror@plt+0x223e8>
  427104:	str	w0, [sp, #20]
  427108:	ldr	w0, [sp, #20]
  42710c:	cmp	w0, #0x23
  427110:	b.ne	4272a8 <ferror@plt+0x226b8>  // b.any
  427114:	str	xzr, [sp, #24]
  427118:	adrp	x0, 463000 <program_name+0x1fa8>
  42711c:	add	x0, x0, #0x598
  427120:	ldr	w0, [x0]
  427124:	str	w0, [sp, #16]
  427128:	bl	426fd8 <ferror@plt+0x223e8>
  42712c:	str	w0, [sp, #20]
  427130:	ldr	w0, [sp, #20]
  427134:	cmp	w0, #0xa
  427138:	b.eq	427204 <ferror@plt+0x22614>  // b.none
  42713c:	ldr	w0, [sp, #20]
  427140:	cmn	w0, #0x1
  427144:	b.eq	427204 <ferror@plt+0x22614>  // b.none
  427148:	ldr	x0, [sp, #24]
  42714c:	cmp	x0, #0x0
  427150:	b.ne	42716c <ferror@plt+0x2257c>  // b.any
  427154:	ldr	w0, [sp, #20]
  427158:	cmp	w0, #0x20
  42715c:	b.eq	427128 <ferror@plt+0x22538>  // b.none
  427160:	ldr	w0, [sp, #20]
  427164:	cmp	w0, #0x9
  427168:	b.eq	427128 <ferror@plt+0x22538>  // b.none
  42716c:	adrp	x0, 462000 <program_name+0xfa8>
  427170:	add	x0, x0, #0xbe0
  427174:	ldr	x0, [x0]
  427178:	ldr	x1, [sp, #24]
  42717c:	cmp	x1, x0
  427180:	b.cc	4271d8 <ferror@plt+0x225e8>  // b.lo, b.ul, b.last
  427184:	adrp	x0, 462000 <program_name+0xfa8>
  427188:	add	x0, x0, #0xbe0
  42718c:	ldr	x0, [x0]
  427190:	add	x0, x0, #0x5
  427194:	lsl	x1, x0, #1
  427198:	adrp	x0, 462000 <program_name+0xfa8>
  42719c:	add	x0, x0, #0xbe0
  4271a0:	str	x1, [x0]
  4271a4:	adrp	x0, 462000 <program_name+0xfa8>
  4271a8:	add	x0, x0, #0xbe8
  4271ac:	ldr	x2, [x0]
  4271b0:	adrp	x0, 462000 <program_name+0xfa8>
  4271b4:	add	x0, x0, #0xbe0
  4271b8:	ldr	x0, [x0]
  4271bc:	mov	x1, x0
  4271c0:	mov	x0, x2
  4271c4:	bl	404560 <xrealloc@plt>
  4271c8:	mov	x1, x0
  4271cc:	adrp	x0, 462000 <program_name+0xfa8>
  4271d0:	add	x0, x0, #0xbe8
  4271d4:	str	x1, [x0]
  4271d8:	adrp	x0, 462000 <program_name+0xfa8>
  4271dc:	add	x0, x0, #0xbe8
  4271e0:	ldr	x1, [x0]
  4271e4:	ldr	x0, [sp, #24]
  4271e8:	add	x2, x0, #0x1
  4271ec:	str	x2, [sp, #24]
  4271f0:	add	x0, x1, x0
  4271f4:	ldr	w1, [sp, #20]
  4271f8:	and	w1, w1, #0xff
  4271fc:	strb	w1, [x0]
  427200:	b	427128 <ferror@plt+0x22538>
  427204:	adrp	x0, 462000 <program_name+0xfa8>
  427208:	add	x0, x0, #0xbe0
  42720c:	ldr	x0, [x0]
  427210:	ldr	x1, [sp, #24]
  427214:	cmp	x1, x0
  427218:	b.cc	427270 <ferror@plt+0x22680>  // b.lo, b.ul, b.last
  42721c:	adrp	x0, 462000 <program_name+0xfa8>
  427220:	add	x0, x0, #0xbe0
  427224:	ldr	x0, [x0]
  427228:	add	x0, x0, #0x5
  42722c:	lsl	x1, x0, #1
  427230:	adrp	x0, 462000 <program_name+0xfa8>
  427234:	add	x0, x0, #0xbe0
  427238:	str	x1, [x0]
  42723c:	adrp	x0, 462000 <program_name+0xfa8>
  427240:	add	x0, x0, #0xbe8
  427244:	ldr	x2, [x0]
  427248:	adrp	x0, 462000 <program_name+0xfa8>
  42724c:	add	x0, x0, #0xbe0
  427250:	ldr	x0, [x0]
  427254:	mov	x1, x0
  427258:	mov	x0, x2
  42725c:	bl	404560 <xrealloc@plt>
  427260:	mov	x1, x0
  427264:	adrp	x0, 462000 <program_name+0xfa8>
  427268:	add	x0, x0, #0xbe8
  42726c:	str	x1, [x0]
  427270:	adrp	x0, 462000 <program_name+0xfa8>
  427274:	add	x0, x0, #0xbe8
  427278:	ldr	x1, [x0]
  42727c:	ldr	x0, [sp, #24]
  427280:	add	x0, x1, x0
  427284:	strb	wzr, [x0]
  427288:	adrp	x0, 462000 <program_name+0xfa8>
  42728c:	add	x0, x0, #0xbe8
  427290:	ldr	x0, [x0]
  427294:	bl	4077e8 <ferror@plt+0x2bf8>
  427298:	adrp	x0, 462000 <program_name+0xfa8>
  42729c:	add	x0, x0, #0xbc8
  4272a0:	ldr	w1, [sp, #16]
  4272a4:	str	w1, [x0]
  4272a8:	ldr	w0, [sp, #20]
  4272ac:	ldp	x29, x30, [sp], #32
  4272b0:	ret
  4272b4:	stp	x29, x30, [sp, #-32]!
  4272b8:	mov	x29, sp
  4272bc:	str	w0, [sp, #28]
  4272c0:	ldr	w0, [sp, #28]
  4272c4:	cmn	w0, #0x1
  4272c8:	b.eq	4272d4 <ferror@plt+0x226e4>  // b.none
  4272cc:	ldr	w0, [sp, #28]
  4272d0:	bl	427094 <ferror@plt+0x224a4>
  4272d4:	nop
  4272d8:	ldp	x29, x30, [sp], #32
  4272dc:	ret
  4272e0:	stp	x29, x30, [sp, #-32]!
  4272e4:	mov	x29, sp
  4272e8:	bl	426fd8 <ferror@plt+0x223e8>
  4272ec:	str	w0, [sp, #28]
  4272f0:	ldr	w0, [sp, #28]
  4272f4:	cmn	w0, #0x1
  4272f8:	b.eq	4275f0 <ferror@plt+0x22a00>  // b.none
  4272fc:	ldr	w0, [sp, #28]
  427300:	cmp	w0, #0xa
  427304:	b.eq	4275f0 <ferror@plt+0x22a00>  // b.none
  427308:	ldr	w0, [sp, #28]
  42730c:	cmp	w0, #0x22
  427310:	b.ne	42731c <ferror@plt+0x2272c>  // b.any
  427314:	mov	w0, #0x40a                 	// #1034
  427318:	b	427654 <ferror@plt+0x22a64>
  42731c:	ldr	w0, [sp, #28]
  427320:	cmp	w0, #0x5c
  427324:	b.eq	427330 <ferror@plt+0x22740>  // b.none
  427328:	ldr	w0, [sp, #28]
  42732c:	b	427654 <ferror@plt+0x22a64>
  427330:	bl	426fd8 <ferror@plt+0x223e8>
  427334:	str	w0, [sp, #28]
  427338:	ldr	w0, [sp, #28]
  42733c:	cmn	w0, #0x1
  427340:	b.eq	4275ec <ferror@plt+0x229fc>  // b.none
  427344:	ldr	w0, [sp, #28]
  427348:	cmp	w0, #0xa
  42734c:	b.eq	4272e8 <ferror@plt+0x226f8>  // b.none
  427350:	ldr	w0, [sp, #28]
  427354:	cmp	w0, #0x78
  427358:	b.eq	427510 <ferror@plt+0x22920>  // b.none
  42735c:	ldr	w0, [sp, #28]
  427360:	cmp	w0, #0x78
  427364:	b.gt	4275e4 <ferror@plt+0x229f4>
  427368:	ldr	w0, [sp, #28]
  42736c:	cmp	w0, #0x76
  427370:	b.eq	427450 <ferror@plt+0x22860>  // b.none
  427374:	ldr	w0, [sp, #28]
  427378:	cmp	w0, #0x76
  42737c:	b.gt	4275e4 <ferror@plt+0x229f4>
  427380:	ldr	w0, [sp, #28]
  427384:	cmp	w0, #0x74
  427388:	b.eq	427448 <ferror@plt+0x22858>  // b.none
  42738c:	ldr	w0, [sp, #28]
  427390:	cmp	w0, #0x74
  427394:	b.gt	4275e4 <ferror@plt+0x229f4>
  427398:	ldr	w0, [sp, #28]
  42739c:	cmp	w0, #0x72
  4273a0:	b.eq	427440 <ferror@plt+0x22850>  // b.none
  4273a4:	ldr	w0, [sp, #28]
  4273a8:	cmp	w0, #0x72
  4273ac:	b.gt	4275e4 <ferror@plt+0x229f4>
  4273b0:	ldr	w0, [sp, #28]
  4273b4:	cmp	w0, #0x6e
  4273b8:	b.eq	427438 <ferror@plt+0x22848>  // b.none
  4273bc:	ldr	w0, [sp, #28]
  4273c0:	cmp	w0, #0x6e
  4273c4:	b.gt	4275e4 <ferror@plt+0x229f4>
  4273c8:	ldr	w0, [sp, #28]
  4273cc:	cmp	w0, #0x66
  4273d0:	b.eq	427430 <ferror@plt+0x22840>  // b.none
  4273d4:	ldr	w0, [sp, #28]
  4273d8:	cmp	w0, #0x66
  4273dc:	b.gt	4275e4 <ferror@plt+0x229f4>
  4273e0:	ldr	w0, [sp, #28]
  4273e4:	cmp	w0, #0x62
  4273e8:	b.eq	427428 <ferror@plt+0x22838>  // b.none
  4273ec:	ldr	w0, [sp, #28]
  4273f0:	cmp	w0, #0x62
  4273f4:	b.gt	4275e4 <ferror@plt+0x229f4>
  4273f8:	ldr	w0, [sp, #28]
  4273fc:	cmp	w0, #0x37
  427400:	b.gt	427414 <ferror@plt+0x22824>
  427404:	ldr	w0, [sp, #28]
  427408:	cmp	w0, #0x30
  42740c:	b.ge	427458 <ferror@plt+0x22868>  // b.tcont
  427410:	b	4275e4 <ferror@plt+0x229f4>
  427414:	ldr	w0, [sp, #28]
  427418:	cmp	w0, #0x61
  42741c:	b.ne	4275e4 <ferror@plt+0x229f4>  // b.any
  427420:	mov	w0, #0x7                   	// #7
  427424:	b	427654 <ferror@plt+0x22a64>
  427428:	mov	w0, #0x8                   	// #8
  42742c:	b	427654 <ferror@plt+0x22a64>
  427430:	mov	w0, #0xc                   	// #12
  427434:	b	427654 <ferror@plt+0x22a64>
  427438:	mov	w0, #0xa                   	// #10
  42743c:	b	427654 <ferror@plt+0x22a64>
  427440:	mov	w0, #0xd                   	// #13
  427444:	b	427654 <ferror@plt+0x22a64>
  427448:	mov	w0, #0x9                   	// #9
  42744c:	b	427654 <ferror@plt+0x22a64>
  427450:	mov	w0, #0xb                   	// #11
  427454:	b	427654 <ferror@plt+0x22a64>
  427458:	ldr	w0, [sp, #28]
  42745c:	sub	w0, w0, #0x30
  427460:	str	w0, [sp, #24]
  427464:	bl	426fd8 <ferror@plt+0x223e8>
  427468:	str	w0, [sp, #28]
  42746c:	ldr	w0, [sp, #28]
  427470:	cmn	w0, #0x1
  427474:	b.eq	427504 <ferror@plt+0x22914>  // b.none
  427478:	ldr	w0, [sp, #28]
  42747c:	cmp	w0, #0x2f
  427480:	b.le	4274fc <ferror@plt+0x2290c>
  427484:	ldr	w0, [sp, #28]
  427488:	cmp	w0, #0x37
  42748c:	b.gt	4274fc <ferror@plt+0x2290c>
  427490:	ldr	w0, [sp, #24]
  427494:	lsl	w1, w0, #3
  427498:	ldr	w0, [sp, #28]
  42749c:	sub	w0, w0, #0x30
  4274a0:	add	w0, w1, w0
  4274a4:	str	w0, [sp, #24]
  4274a8:	bl	426fd8 <ferror@plt+0x223e8>
  4274ac:	str	w0, [sp, #28]
  4274b0:	ldr	w0, [sp, #28]
  4274b4:	cmn	w0, #0x1
  4274b8:	b.eq	427504 <ferror@plt+0x22914>  // b.none
  4274bc:	ldr	w0, [sp, #28]
  4274c0:	cmp	w0, #0x2f
  4274c4:	b.le	4274f0 <ferror@plt+0x22900>
  4274c8:	ldr	w0, [sp, #28]
  4274cc:	cmp	w0, #0x37
  4274d0:	b.gt	4274f0 <ferror@plt+0x22900>
  4274d4:	ldr	w0, [sp, #24]
  4274d8:	lsl	w1, w0, #3
  4274dc:	ldr	w0, [sp, #28]
  4274e0:	sub	w0, w0, #0x30
  4274e4:	add	w0, w1, w0
  4274e8:	str	w0, [sp, #24]
  4274ec:	b	427504 <ferror@plt+0x22914>
  4274f0:	ldr	w0, [sp, #28]
  4274f4:	bl	427094 <ferror@plt+0x224a4>
  4274f8:	b	427504 <ferror@plt+0x22914>
  4274fc:	ldr	w0, [sp, #28]
  427500:	bl	427094 <ferror@plt+0x224a4>
  427504:	ldr	w0, [sp, #24]
  427508:	and	w0, w0, #0xff
  42750c:	b	427654 <ferror@plt+0x22a64>
  427510:	str	wzr, [sp, #20]
  427514:	bl	426fd8 <ferror@plt+0x223e8>
  427518:	str	w0, [sp, #28]
  42751c:	ldr	w0, [sp, #28]
  427520:	cmn	w0, #0x1
  427524:	b.eq	4275d4 <ferror@plt+0x229e4>  // b.none
  427528:	ldr	w0, [sp, #28]
  42752c:	cmp	w0, #0x2f
  427530:	b.le	42755c <ferror@plt+0x2296c>
  427534:	ldr	w0, [sp, #28]
  427538:	cmp	w0, #0x39
  42753c:	b.gt	42755c <ferror@plt+0x2296c>
  427540:	ldr	w0, [sp, #20]
  427544:	lsl	w1, w0, #4
  427548:	ldr	w0, [sp, #28]
  42754c:	sub	w0, w0, #0x30
  427550:	add	w0, w1, w0
  427554:	str	w0, [sp, #20]
  427558:	b	4275d0 <ferror@plt+0x229e0>
  42755c:	ldr	w0, [sp, #28]
  427560:	cmp	w0, #0x40
  427564:	b.le	427590 <ferror@plt+0x229a0>
  427568:	ldr	w0, [sp, #28]
  42756c:	cmp	w0, #0x46
  427570:	b.gt	427590 <ferror@plt+0x229a0>
  427574:	ldr	w0, [sp, #20]
  427578:	lsl	w1, w0, #4
  42757c:	ldr	w0, [sp, #28]
  427580:	sub	w0, w0, #0x37
  427584:	add	w0, w1, w0
  427588:	str	w0, [sp, #20]
  42758c:	b	4275d0 <ferror@plt+0x229e0>
  427590:	ldr	w0, [sp, #28]
  427594:	cmp	w0, #0x60
  427598:	b.le	4275c4 <ferror@plt+0x229d4>
  42759c:	ldr	w0, [sp, #28]
  4275a0:	cmp	w0, #0x66
  4275a4:	b.gt	4275c4 <ferror@plt+0x229d4>
  4275a8:	ldr	w0, [sp, #20]
  4275ac:	lsl	w1, w0, #4
  4275b0:	ldr	w0, [sp, #28]
  4275b4:	sub	w0, w0, #0x57
  4275b8:	add	w0, w1, w0
  4275bc:	str	w0, [sp, #20]
  4275c0:	b	4275d0 <ferror@plt+0x229e0>
  4275c4:	ldr	w0, [sp, #28]
  4275c8:	bl	427094 <ferror@plt+0x224a4>
  4275cc:	b	4275d8 <ferror@plt+0x229e8>
  4275d0:	b	427514 <ferror@plt+0x22924>
  4275d4:	nop
  4275d8:	ldr	w0, [sp, #20]
  4275dc:	and	w0, w0, #0xff
  4275e0:	b	427654 <ferror@plt+0x22a64>
  4275e4:	ldr	w0, [sp, #28]
  4275e8:	b	427654 <ferror@plt+0x22a64>
  4275ec:	nop
  4275f0:	ldr	w0, [sp, #28]
  4275f4:	bl	427094 <ferror@plt+0x224a4>
  4275f8:	adrp	x0, 460000 <default_parse_debrief>
  4275fc:	add	x0, x0, #0xfc8
  427600:	strb	wzr, [x0]
  427604:	adrp	x0, 447000 <ferror@plt+0x42410>
  427608:	add	x0, x0, #0x808
  42760c:	bl	404b80 <gettext@plt>
  427610:	mov	x2, x0
  427614:	adrp	x0, 463000 <program_name+0x1fa8>
  427618:	add	x0, x0, #0x588
  42761c:	ldr	x1, [x0]
  427620:	adrp	x0, 463000 <program_name+0x1fa8>
  427624:	add	x0, x0, #0x598
  427628:	ldr	w0, [x0]
  42762c:	mov	w4, w0
  427630:	mov	x3, x1
  427634:	mov	w1, #0x0                   	// #0
  427638:	mov	w0, #0x0                   	// #0
  42763c:	bl	4042f0 <error@plt>
  427640:	adrp	x0, 460000 <default_parse_debrief>
  427644:	add	x0, x0, #0xfc8
  427648:	mov	w1, #0x1                   	// #1
  42764c:	strb	w1, [x0]
  427650:	mov	w0, #0x40a                 	// #1034
  427654:	ldp	x29, x30, [sp], #32
  427658:	ret
  42765c:	stp	x29, x30, [sp, #-64]!
  427660:	mov	x29, sp
  427664:	str	x0, [sp, #24]
  427668:	adrp	x0, 463000 <program_name+0x1fa8>
  42766c:	add	x0, x0, #0x598
  427670:	ldr	w1, [x0]
  427674:	ldr	x0, [sp, #24]
  427678:	str	w1, [x0, #16]
  42767c:	bl	4270f8 <ferror@plt+0x22508>
  427680:	str	w0, [sp, #56]
  427684:	ldr	w0, [sp, #56]
  427688:	cmp	w0, #0x5c
  42768c:	b.eq	427f98 <ferror@plt+0x233a8>  // b.none
  427690:	ldr	w0, [sp, #56]
  427694:	cmp	w0, #0x5c
  427698:	b.gt	427728 <ferror@plt+0x22b38>
  42769c:	ldr	w0, [sp, #56]
  4276a0:	cmp	w0, #0x20
  4276a4:	b.eq	427fa0 <ferror@plt+0x233b0>  // b.none
  4276a8:	ldr	w0, [sp, #56]
  4276ac:	cmp	w0, #0x20
  4276b0:	b.gt	427728 <ferror@plt+0x22b38>
  4276b4:	ldr	w0, [sp, #56]
  4276b8:	cmp	w0, #0xa
  4276bc:	b.eq	4276f4 <ferror@plt+0x22b04>  // b.none
  4276c0:	ldr	w0, [sp, #56]
  4276c4:	cmp	w0, #0xa
  4276c8:	b.gt	427728 <ferror@plt+0x22b38>
  4276cc:	ldr	w0, [sp, #56]
  4276d0:	cmn	w0, #0x1
  4276d4:	b.eq	4276e8 <ferror@plt+0x22af8>  // b.none
  4276d8:	ldr	w0, [sp, #56]
  4276dc:	cmp	w0, #0x9
  4276e0:	b.eq	427fa0 <ferror@plt+0x233b0>  // b.none
  4276e4:	b	427728 <ferror@plt+0x22b38>
  4276e8:	ldr	x0, [sp, #24]
  4276ec:	str	wzr, [x0]
  4276f0:	b	427fa8 <ferror@plt+0x233b8>
  4276f4:	adrp	x0, 462000 <program_name+0xfa8>
  4276f8:	add	x0, x0, #0xbcc
  4276fc:	ldr	w1, [x0]
  427700:	adrp	x0, 462000 <program_name+0xfa8>
  427704:	add	x0, x0, #0xbc8
  427708:	ldr	w0, [x0]
  42770c:	cmp	w1, w0
  427710:	b.le	427718 <ferror@plt+0x22b28>
  427714:	bl	407950 <ferror@plt+0x2d60>
  427718:	adrp	x0, 462000 <program_name+0xfa8>
  42771c:	add	x0, x0, #0xbd0
  427720:	strb	wzr, [x0]
  427724:	b	427fa0 <ferror@plt+0x233b0>
  427728:	ldr	x0, [sp, #24]
  42772c:	ldr	w1, [x0, #16]
  427730:	adrp	x0, 462000 <program_name+0xfa8>
  427734:	add	x0, x0, #0xbcc
  427738:	str	w1, [x0]
  42773c:	ldr	w0, [sp, #56]
  427740:	cmp	w0, #0x7a
  427744:	b.gt	427f7c <ferror@plt+0x2338c>
  427748:	ldr	w0, [sp, #56]
  42774c:	cmp	w0, #0x61
  427750:	b.ge	42788c <ferror@plt+0x22c9c>  // b.tcont
  427754:	ldr	w0, [sp, #56]
  427758:	cmp	w0, #0x5f
  42775c:	b.eq	42788c <ferror@plt+0x22c9c>  // b.none
  427760:	ldr	w0, [sp, #56]
  427764:	cmp	w0, #0x5f
  427768:	b.gt	427f7c <ferror@plt+0x2338c>
  42776c:	ldr	w0, [sp, #56]
  427770:	cmp	w0, #0x5d
  427774:	b.eq	427d70 <ferror@plt+0x23180>  // b.none
  427778:	ldr	w0, [sp, #56]
  42777c:	cmp	w0, #0x5d
  427780:	b.gt	427f7c <ferror@plt+0x2338c>
  427784:	ldr	w0, [sp, #56]
  427788:	cmp	w0, #0x5a
  42778c:	b.gt	427f7c <ferror@plt+0x2338c>
  427790:	ldr	w0, [sp, #56]
  427794:	cmp	w0, #0x41
  427798:	b.ge	42788c <ferror@plt+0x22c9c>  // b.tcont
  42779c:	ldr	w0, [sp, #56]
  4277a0:	cmp	w0, #0x3b
  4277a4:	b.eq	427d54 <ferror@plt+0x23164>  // b.none
  4277a8:	ldr	w0, [sp, #56]
  4277ac:	cmp	w0, #0x3b
  4277b0:	b.gt	427f7c <ferror@plt+0x2338c>
  4277b4:	ldr	w0, [sp, #56]
  4277b8:	cmp	w0, #0x39
  4277bc:	b.gt	427f7c <ferror@plt+0x2338c>
  4277c0:	ldr	w0, [sp, #56]
  4277c4:	cmp	w0, #0x30
  4277c8:	b.ge	42788c <ferror@plt+0x22c9c>  // b.tcont
  4277cc:	ldr	w0, [sp, #56]
  4277d0:	cmp	w0, #0x2f
  4277d4:	b.eq	427d90 <ferror@plt+0x231a0>  // b.none
  4277d8:	ldr	w0, [sp, #56]
  4277dc:	cmp	w0, #0x2f
  4277e0:	b.gt	427f7c <ferror@plt+0x2338c>
  4277e4:	ldr	w0, [sp, #56]
  4277e8:	cmp	w0, #0x2e
  4277ec:	b.eq	427848 <ferror@plt+0x22c58>  // b.none
  4277f0:	ldr	w0, [sp, #56]
  4277f4:	cmp	w0, #0x2e
  4277f8:	b.gt	427f7c <ferror@plt+0x2338c>
  4277fc:	ldr	w0, [sp, #56]
  427800:	cmp	w0, #0x2c
  427804:	b.eq	427d38 <ferror@plt+0x23148>  // b.none
  427808:	ldr	w0, [sp, #56]
  42780c:	cmp	w0, #0x2c
  427810:	b.gt	427f7c <ferror@plt+0x2338c>
  427814:	ldr	w0, [sp, #56]
  427818:	cmp	w0, #0x29
  42781c:	b.eq	427d18 <ferror@plt+0x23128>  // b.none
  427820:	ldr	w0, [sp, #56]
  427824:	cmp	w0, #0x29
  427828:	b.gt	427f7c <ferror@plt+0x2338c>
  42782c:	ldr	w0, [sp, #56]
  427830:	cmp	w0, #0x22
  427834:	b.eq	427b74 <ferror@plt+0x22f84>  // b.none
  427838:	ldr	w0, [sp, #56]
  42783c:	cmp	w0, #0x28
  427840:	b.eq	427cfc <ferror@plt+0x2310c>  // b.none
  427844:	b	427f7c <ferror@plt+0x2338c>
  427848:	bl	4270f8 <ferror@plt+0x22508>
  42784c:	str	w0, [sp, #44]
  427850:	ldr	w0, [sp, #44]
  427854:	bl	4272b4 <ferror@plt+0x226c4>
  427858:	ldr	w0, [sp, #44]
  42785c:	cmp	w0, #0x2f
  427860:	b.le	427870 <ferror@plt+0x22c80>
  427864:	ldr	w0, [sp, #44]
  427868:	cmp	w0, #0x39
  42786c:	b.le	42788c <ferror@plt+0x22c9c>
  427870:	ldr	x0, [sp, #24]
  427874:	mov	w1, #0x8                   	// #8
  427878:	str	w1, [x0]
  42787c:	adrp	x0, 462000 <program_name+0xfa8>
  427880:	add	x0, x0, #0xbd0
  427884:	strb	wzr, [x0]
  427888:	b	427fa8 <ferror@plt+0x233b8>
  42788c:	str	wzr, [sp, #60]
  427890:	adrp	x0, 462000 <program_name+0xfa8>
  427894:	add	x0, x0, #0xbf0
  427898:	ldr	w0, [x0]
  42789c:	ldr	w1, [sp, #60]
  4278a0:	cmp	w1, w0
  4278a4:	b.lt	427900 <ferror@plt+0x22d10>  // b.tstop
  4278a8:	adrp	x0, 462000 <program_name+0xfa8>
  4278ac:	add	x0, x0, #0xbf0
  4278b0:	ldr	w0, [x0]
  4278b4:	add	w0, w0, #0x5
  4278b8:	lsl	w1, w0, #1
  4278bc:	adrp	x0, 462000 <program_name+0xfa8>
  4278c0:	add	x0, x0, #0xbf0
  4278c4:	str	w1, [x0]
  4278c8:	adrp	x0, 462000 <program_name+0xfa8>
  4278cc:	add	x0, x0, #0xbf8
  4278d0:	ldr	x2, [x0]
  4278d4:	adrp	x0, 462000 <program_name+0xfa8>
  4278d8:	add	x0, x0, #0xbf0
  4278dc:	ldr	w0, [x0]
  4278e0:	sxtw	x0, w0
  4278e4:	mov	x1, x0
  4278e8:	mov	x0, x2
  4278ec:	bl	404560 <xrealloc@plt>
  4278f0:	mov	x1, x0
  4278f4:	adrp	x0, 462000 <program_name+0xfa8>
  4278f8:	add	x0, x0, #0xbf8
  4278fc:	str	x1, [x0]
  427900:	adrp	x0, 462000 <program_name+0xfa8>
  427904:	add	x0, x0, #0xbf8
  427908:	ldr	x1, [x0]
  42790c:	ldr	w0, [sp, #60]
  427910:	add	w2, w0, #0x1
  427914:	str	w2, [sp, #60]
  427918:	sxtw	x0, w0
  42791c:	add	x0, x1, x0
  427920:	ldr	w1, [sp, #56]
  427924:	and	w1, w1, #0xff
  427928:	strb	w1, [x0]
  42792c:	bl	4270f8 <ferror@plt+0x22508>
  427930:	str	w0, [sp, #56]
  427934:	ldr	w0, [sp, #56]
  427938:	cmp	w0, #0x39
  42793c:	b.gt	427984 <ferror@plt+0x22d94>
  427940:	ldr	w0, [sp, #56]
  427944:	cmp	w0, #0x30
  427948:	b.ge	427890 <ferror@plt+0x22ca0>  // b.tcont
  42794c:	b	42799c <ferror@plt+0x22dac>
  427950:	ldr	w0, [sp, #56]
  427954:	sub	w0, w0, #0x41
  427958:	mov	x1, #0x1                   	// #1
  42795c:	lsl	x1, x1, x0
  427960:	mov	x0, #0xffffffff43ffffff    	// #-3154116609
  427964:	movk	x0, #0x3ff, lsl #48
  427968:	and	x0, x1, x0
  42796c:	cmp	x0, #0x0
  427970:	cset	w0, ne  // ne = any
  427974:	and	w0, w0, #0xff
  427978:	cmp	w0, #0x0
  42797c:	b.ne	427890 <ferror@plt+0x22ca0>  // b.any
  427980:	b	42799c <ferror@plt+0x22dac>
  427984:	ldr	w0, [sp, #56]
  427988:	cmp	w0, #0x7a
  42798c:	b.gt	42799c <ferror@plt+0x22dac>
  427990:	ldr	w0, [sp, #56]
  427994:	cmp	w0, #0x41
  427998:	b.ge	427950 <ferror@plt+0x22d60>  // b.tcont
  42799c:	ldr	w0, [sp, #60]
  4279a0:	cmp	w0, #0x1
  4279a4:	b.ne	4279dc <ferror@plt+0x22dec>  // b.any
  4279a8:	adrp	x0, 462000 <program_name+0xfa8>
  4279ac:	add	x0, x0, #0xbf8
  4279b0:	ldr	x0, [x0]
  4279b4:	ldrb	w0, [x0]
  4279b8:	cmp	w0, #0x5f
  4279bc:	b.ne	4279dc <ferror@plt+0x22dec>  // b.any
  4279c0:	ldr	w0, [sp, #56]
  4279c4:	cmp	w0, #0x22
  4279c8:	b.ne	4279dc <ferror@plt+0x22dec>  // b.any
  4279cc:	ldr	x0, [sp, #24]
  4279d0:	mov	w1, #0x5                   	// #5
  4279d4:	str	w1, [x0]
  4279d8:	b	427b80 <ferror@plt+0x22f90>
  4279dc:	ldr	w0, [sp, #56]
  4279e0:	bl	4272b4 <ferror@plt+0x226c4>
  4279e4:	nop
  4279e8:	nop
  4279ec:	adrp	x0, 462000 <program_name+0xfa8>
  4279f0:	add	x0, x0, #0xbf0
  4279f4:	ldr	w0, [x0]
  4279f8:	ldr	w1, [sp, #60]
  4279fc:	cmp	w1, w0
  427a00:	b.lt	427a5c <ferror@plt+0x22e6c>  // b.tstop
  427a04:	adrp	x0, 462000 <program_name+0xfa8>
  427a08:	add	x0, x0, #0xbf0
  427a0c:	ldr	w0, [x0]
  427a10:	add	w0, w0, #0x5
  427a14:	lsl	w1, w0, #1
  427a18:	adrp	x0, 462000 <program_name+0xfa8>
  427a1c:	add	x0, x0, #0xbf0
  427a20:	str	w1, [x0]
  427a24:	adrp	x0, 462000 <program_name+0xfa8>
  427a28:	add	x0, x0, #0xbf8
  427a2c:	ldr	x2, [x0]
  427a30:	adrp	x0, 462000 <program_name+0xfa8>
  427a34:	add	x0, x0, #0xbf0
  427a38:	ldr	w0, [x0]
  427a3c:	sxtw	x0, w0
  427a40:	mov	x1, x0
  427a44:	mov	x0, x2
  427a48:	bl	404560 <xrealloc@plt>
  427a4c:	mov	x1, x0
  427a50:	adrp	x0, 462000 <program_name+0xfa8>
  427a54:	add	x0, x0, #0xbf8
  427a58:	str	x1, [x0]
  427a5c:	adrp	x0, 462000 <program_name+0xfa8>
  427a60:	add	x0, x0, #0xbf8
  427a64:	ldr	x1, [x0]
  427a68:	ldrsw	x0, [sp, #60]
  427a6c:	add	x0, x1, x0
  427a70:	strb	wzr, [x0]
  427a74:	adrp	x0, 462000 <program_name+0xfa8>
  427a78:	add	x0, x0, #0xbf8
  427a7c:	ldr	x0, [x0]
  427a80:	bl	404630 <xstrdup@plt>
  427a84:	mov	x1, x0
  427a88:	ldr	x0, [sp, #24]
  427a8c:	str	x1, [x0, #8]
  427a90:	ldr	x0, [sp, #24]
  427a94:	mov	w1, #0x6                   	// #6
  427a98:	str	w1, [x0]
  427a9c:	adrp	x0, 462000 <program_name+0xfa8>
  427aa0:	add	x0, x0, #0xbf8
  427aa4:	ldr	x2, [x0]
  427aa8:	adrp	x0, 447000 <ferror@plt+0x42410>
  427aac:	add	x1, x0, #0x830
  427ab0:	mov	x0, x2
  427ab4:	bl	404840 <strcmp@plt>
  427ab8:	cmp	w0, #0x0
  427abc:	b.eq	427b50 <ferror@plt+0x22f60>  // b.none
  427ac0:	adrp	x0, 462000 <program_name+0xfa8>
  427ac4:	add	x0, x0, #0xbf8
  427ac8:	ldr	x2, [x0]
  427acc:	adrp	x0, 447000 <ferror@plt+0x42410>
  427ad0:	add	x1, x0, #0x838
  427ad4:	mov	x0, x2
  427ad8:	bl	404840 <strcmp@plt>
  427adc:	cmp	w0, #0x0
  427ae0:	b.eq	427b50 <ferror@plt+0x22f60>  // b.none
  427ae4:	adrp	x0, 462000 <program_name+0xfa8>
  427ae8:	add	x0, x0, #0xbf8
  427aec:	ldr	x2, [x0]
  427af0:	adrp	x0, 447000 <ferror@plt+0x42410>
  427af4:	add	x1, x0, #0x840
  427af8:	mov	x0, x2
  427afc:	bl	404840 <strcmp@plt>
  427b00:	cmp	w0, #0x0
  427b04:	b.eq	427b50 <ferror@plt+0x22f60>  // b.none
  427b08:	adrp	x0, 462000 <program_name+0xfa8>
  427b0c:	add	x0, x0, #0xbf8
  427b10:	ldr	x2, [x0]
  427b14:	adrp	x0, 447000 <ferror@plt+0x42410>
  427b18:	add	x1, x0, #0x848
  427b1c:	mov	x0, x2
  427b20:	bl	404840 <strcmp@plt>
  427b24:	cmp	w0, #0x0
  427b28:	b.eq	427b50 <ferror@plt+0x22f60>  // b.none
  427b2c:	adrp	x0, 462000 <program_name+0xfa8>
  427b30:	add	x0, x0, #0xbf8
  427b34:	ldr	x2, [x0]
  427b38:	adrp	x0, 447000 <ferror@plt+0x42410>
  427b3c:	add	x1, x0, #0x850
  427b40:	mov	x0, x2
  427b44:	bl	404840 <strcmp@plt>
  427b48:	cmp	w0, #0x0
  427b4c:	b.ne	427b60 <ferror@plt+0x22f70>  // b.any
  427b50:	adrp	x0, 462000 <program_name+0xfa8>
  427b54:	add	x0, x0, #0xbd0
  427b58:	strb	wzr, [x0]
  427b5c:	b	427fa8 <ferror@plt+0x233b8>
  427b60:	adrp	x0, 462000 <program_name+0xfa8>
  427b64:	add	x0, x0, #0xbd0
  427b68:	mov	w1, #0x1                   	// #1
  427b6c:	strb	w1, [x0]
  427b70:	b	427fa8 <ferror@plt+0x233b8>
  427b74:	ldr	x0, [sp, #24]
  427b78:	mov	w1, #0x4                   	// #4
  427b7c:	str	w1, [x0]
  427b80:	str	wzr, [sp, #60]
  427b84:	bl	4272e0 <ferror@plt+0x226f0>
  427b88:	str	w0, [sp, #56]
  427b8c:	ldr	w0, [sp, #56]
  427b90:	cmn	w0, #0x1
  427b94:	b.eq	427c44 <ferror@plt+0x23054>  // b.none
  427b98:	ldr	w0, [sp, #56]
  427b9c:	cmp	w0, #0x40a
  427ba0:	b.eq	427c44 <ferror@plt+0x23054>  // b.none
  427ba4:	adrp	x0, 462000 <program_name+0xfa8>
  427ba8:	add	x0, x0, #0xbf0
  427bac:	ldr	w0, [x0]
  427bb0:	ldr	w1, [sp, #60]
  427bb4:	cmp	w1, w0
  427bb8:	b.lt	427c14 <ferror@plt+0x23024>  // b.tstop
  427bbc:	adrp	x0, 462000 <program_name+0xfa8>
  427bc0:	add	x0, x0, #0xbf0
  427bc4:	ldr	w0, [x0]
  427bc8:	add	w0, w0, #0x5
  427bcc:	lsl	w1, w0, #1
  427bd0:	adrp	x0, 462000 <program_name+0xfa8>
  427bd4:	add	x0, x0, #0xbf0
  427bd8:	str	w1, [x0]
  427bdc:	adrp	x0, 462000 <program_name+0xfa8>
  427be0:	add	x0, x0, #0xbf8
  427be4:	ldr	x2, [x0]
  427be8:	adrp	x0, 462000 <program_name+0xfa8>
  427bec:	add	x0, x0, #0xbf0
  427bf0:	ldr	w0, [x0]
  427bf4:	sxtw	x0, w0
  427bf8:	mov	x1, x0
  427bfc:	mov	x0, x2
  427c00:	bl	404560 <xrealloc@plt>
  427c04:	mov	x1, x0
  427c08:	adrp	x0, 462000 <program_name+0xfa8>
  427c0c:	add	x0, x0, #0xbf8
  427c10:	str	x1, [x0]
  427c14:	adrp	x0, 462000 <program_name+0xfa8>
  427c18:	add	x0, x0, #0xbf8
  427c1c:	ldr	x1, [x0]
  427c20:	ldr	w0, [sp, #60]
  427c24:	add	w2, w0, #0x1
  427c28:	str	w2, [sp, #60]
  427c2c:	sxtw	x0, w0
  427c30:	add	x0, x1, x0
  427c34:	ldr	w1, [sp, #56]
  427c38:	and	w1, w1, #0xff
  427c3c:	strb	w1, [x0]
  427c40:	b	427b84 <ferror@plt+0x22f94>
  427c44:	adrp	x0, 462000 <program_name+0xfa8>
  427c48:	add	x0, x0, #0xbf0
  427c4c:	ldr	w0, [x0]
  427c50:	ldr	w1, [sp, #60]
  427c54:	cmp	w1, w0
  427c58:	b.lt	427cb4 <ferror@plt+0x230c4>  // b.tstop
  427c5c:	adrp	x0, 462000 <program_name+0xfa8>
  427c60:	add	x0, x0, #0xbf0
  427c64:	ldr	w0, [x0]
  427c68:	add	w0, w0, #0x5
  427c6c:	lsl	w1, w0, #1
  427c70:	adrp	x0, 462000 <program_name+0xfa8>
  427c74:	add	x0, x0, #0xbf0
  427c78:	str	w1, [x0]
  427c7c:	adrp	x0, 462000 <program_name+0xfa8>
  427c80:	add	x0, x0, #0xbf8
  427c84:	ldr	x2, [x0]
  427c88:	adrp	x0, 462000 <program_name+0xfa8>
  427c8c:	add	x0, x0, #0xbf0
  427c90:	ldr	w0, [x0]
  427c94:	sxtw	x0, w0
  427c98:	mov	x1, x0
  427c9c:	mov	x0, x2
  427ca0:	bl	404560 <xrealloc@plt>
  427ca4:	mov	x1, x0
  427ca8:	adrp	x0, 462000 <program_name+0xfa8>
  427cac:	add	x0, x0, #0xbf8
  427cb0:	str	x1, [x0]
  427cb4:	adrp	x0, 462000 <program_name+0xfa8>
  427cb8:	add	x0, x0, #0xbf8
  427cbc:	ldr	x1, [x0]
  427cc0:	ldrsw	x0, [sp, #60]
  427cc4:	add	x0, x1, x0
  427cc8:	strb	wzr, [x0]
  427ccc:	adrp	x0, 462000 <program_name+0xfa8>
  427cd0:	add	x0, x0, #0xbf8
  427cd4:	ldr	x0, [x0]
  427cd8:	bl	404630 <xstrdup@plt>
  427cdc:	mov	x1, x0
  427ce0:	ldr	x0, [sp, #24]
  427ce4:	str	x1, [x0, #8]
  427ce8:	adrp	x0, 462000 <program_name+0xfa8>
  427cec:	add	x0, x0, #0xbd0
  427cf0:	mov	w1, #0x1                   	// #1
  427cf4:	strb	w1, [x0]
  427cf8:	b	427fa8 <ferror@plt+0x233b8>
  427cfc:	ldr	x0, [sp, #24]
  427d00:	mov	w1, #0x1                   	// #1
  427d04:	str	w1, [x0]
  427d08:	adrp	x0, 462000 <program_name+0xfa8>
  427d0c:	add	x0, x0, #0xbd0
  427d10:	strb	wzr, [x0]
  427d14:	b	427fa8 <ferror@plt+0x233b8>
  427d18:	ldr	x0, [sp, #24]
  427d1c:	mov	w1, #0x2                   	// #2
  427d20:	str	w1, [x0]
  427d24:	adrp	x0, 462000 <program_name+0xfa8>
  427d28:	add	x0, x0, #0xbd0
  427d2c:	mov	w1, #0x1                   	// #1
  427d30:	strb	w1, [x0]
  427d34:	b	427fa8 <ferror@plt+0x233b8>
  427d38:	ldr	x0, [sp, #24]
  427d3c:	mov	w1, #0x3                   	// #3
  427d40:	str	w1, [x0]
  427d44:	adrp	x0, 462000 <program_name+0xfa8>
  427d48:	add	x0, x0, #0xbd0
  427d4c:	strb	wzr, [x0]
  427d50:	b	427fa8 <ferror@plt+0x233b8>
  427d54:	ldr	x0, [sp, #24]
  427d58:	mov	w1, #0x7                   	// #7
  427d5c:	str	w1, [x0]
  427d60:	adrp	x0, 462000 <program_name+0xfa8>
  427d64:	add	x0, x0, #0xbd0
  427d68:	strb	wzr, [x0]
  427d6c:	b	427fa8 <ferror@plt+0x233b8>
  427d70:	ldr	x0, [sp, #24]
  427d74:	mov	w1, #0x8                   	// #8
  427d78:	str	w1, [x0]
  427d7c:	adrp	x0, 462000 <program_name+0xfa8>
  427d80:	add	x0, x0, #0xbd0
  427d84:	mov	w1, #0x1                   	// #1
  427d88:	strb	w1, [x0]
  427d8c:	b	427fa8 <ferror@plt+0x233b8>
  427d90:	adrp	x0, 462000 <program_name+0xfa8>
  427d94:	add	x0, x0, #0xbd0
  427d98:	ldrb	w0, [x0]
  427d9c:	eor	w0, w0, #0x1
  427da0:	and	w0, w0, #0xff
  427da4:	cmp	w0, #0x0
  427da8:	b.eq	427f7c <ferror@plt+0x2338c>  // b.none
  427dac:	str	wzr, [sp, #52]
  427db0:	mov	w0, #0x1                   	// #1
  427db4:	strb	w0, [sp, #51]
  427db8:	strb	wzr, [sp, #50]
  427dbc:	strb	wzr, [sp, #49]
  427dc0:	bl	426fd8 <ferror@plt+0x223e8>
  427dc4:	str	w0, [sp, #56]
  427dc8:	ldr	w0, [sp, #56]
  427dcc:	cmn	w0, #0x1
  427dd0:	b.eq	427de0 <ferror@plt+0x231f0>  // b.none
  427dd4:	ldr	w0, [sp, #56]
  427dd8:	cmp	w0, #0xa
  427ddc:	b.ne	427e44 <ferror@plt+0x23254>  // b.any
  427de0:	ldr	w0, [sp, #56]
  427de4:	bl	427094 <ferror@plt+0x224a4>
  427de8:	adrp	x0, 460000 <default_parse_debrief>
  427dec:	add	x0, x0, #0xfc8
  427df0:	strb	wzr, [x0]
  427df4:	adrp	x0, 447000 <ferror@plt+0x42410>
  427df8:	add	x0, x0, #0x858
  427dfc:	bl	404b80 <gettext@plt>
  427e00:	mov	x2, x0
  427e04:	adrp	x0, 463000 <program_name+0x1fa8>
  427e08:	add	x0, x0, #0x588
  427e0c:	ldr	x1, [x0]
  427e10:	adrp	x0, 463000 <program_name+0x1fa8>
  427e14:	add	x0, x0, #0x598
  427e18:	ldr	w0, [x0]
  427e1c:	mov	w4, w0
  427e20:	mov	x3, x1
  427e24:	mov	w1, #0x0                   	// #0
  427e28:	mov	w0, #0x0                   	// #0
  427e2c:	bl	4042f0 <error@plt>
  427e30:	adrp	x0, 460000 <default_parse_debrief>
  427e34:	add	x0, x0, #0xfc8
  427e38:	mov	w1, #0x1                   	// #1
  427e3c:	strb	w1, [x0]
  427e40:	b	427f60 <ferror@plt+0x23370>
  427e44:	ldr	w0, [sp, #56]
  427e48:	cmp	w0, #0x5b
  427e4c:	b.ne	427eb0 <ferror@plt+0x232c0>  // b.any
  427e50:	ldr	w0, [sp, #52]
  427e54:	cmp	w0, #0x0
  427e58:	b.ne	427e6c <ferror@plt+0x2327c>  // b.any
  427e5c:	ldr	w0, [sp, #52]
  427e60:	add	w0, w0, #0x1
  427e64:	str	w0, [sp, #52]
  427e68:	b	427e94 <ferror@plt+0x232a4>
  427e6c:	bl	426fd8 <ferror@plt+0x223e8>
  427e70:	str	w0, [sp, #56]
  427e74:	ldr	w0, [sp, #56]
  427e78:	cmp	w0, #0x3a
  427e7c:	b.ne	427e8c <ferror@plt+0x2329c>  // b.any
  427e80:	ldr	w0, [sp, #52]
  427e84:	add	w0, w0, #0x1
  427e88:	str	w0, [sp, #52]
  427e8c:	ldr	w0, [sp, #56]
  427e90:	bl	427094 <ferror@plt+0x224a4>
  427e94:	ldrb	w0, [sp, #51]
  427e98:	cmp	w0, #0x0
  427e9c:	b.eq	427f4c <ferror@plt+0x2335c>  // b.none
  427ea0:	strb	wzr, [sp, #51]
  427ea4:	mov	w0, #0x1                   	// #1
  427ea8:	strb	w0, [sp, #50]
  427eac:	b	427f58 <ferror@plt+0x23368>
  427eb0:	ldr	w0, [sp, #56]
  427eb4:	cmp	w0, #0x5d
  427eb8:	b.ne	427ef4 <ferror@plt+0x23304>  // b.any
  427ebc:	ldrb	w0, [sp, #50]
  427ec0:	eor	w0, w0, #0x1
  427ec4:	and	w0, w0, #0xff
  427ec8:	cmp	w0, #0x0
  427ecc:	b.eq	427f4c <ferror@plt+0x2335c>  // b.none
  427ed0:	ldrb	w0, [sp, #49]
  427ed4:	eor	w0, w0, #0x1
  427ed8:	and	w0, w0, #0xff
  427edc:	cmp	w0, #0x0
  427ee0:	b.eq	427f4c <ferror@plt+0x2335c>  // b.none
  427ee4:	ldr	w0, [sp, #52]
  427ee8:	sub	w0, w0, #0x1
  427eec:	str	w0, [sp, #52]
  427ef0:	b	427f4c <ferror@plt+0x2335c>
  427ef4:	ldr	w0, [sp, #56]
  427ef8:	cmp	w0, #0x5e
  427efc:	b.ne	427f1c <ferror@plt+0x2332c>  // b.any
  427f00:	ldrb	w0, [sp, #50]
  427f04:	cmp	w0, #0x0
  427f08:	b.eq	427f4c <ferror@plt+0x2335c>  // b.none
  427f0c:	strb	wzr, [sp, #50]
  427f10:	mov	w0, #0x1                   	// #1
  427f14:	strb	w0, [sp, #49]
  427f18:	b	427f58 <ferror@plt+0x23368>
  427f1c:	ldr	w0, [sp, #56]
  427f20:	cmp	w0, #0x5c
  427f24:	b.ne	427f34 <ferror@plt+0x23344>  // b.any
  427f28:	bl	426fd8 <ferror@plt+0x223e8>
  427f2c:	str	w0, [sp, #56]
  427f30:	b	427f4c <ferror@plt+0x2335c>
  427f34:	ldr	w0, [sp, #56]
  427f38:	cmp	w0, #0x2f
  427f3c:	b.ne	427f4c <ferror@plt+0x2335c>  // b.any
  427f40:	ldr	w0, [sp, #52]
  427f44:	cmp	w0, #0x0
  427f48:	b.le	427f5c <ferror@plt+0x2336c>
  427f4c:	strb	wzr, [sp, #51]
  427f50:	strb	wzr, [sp, #50]
  427f54:	strb	wzr, [sp, #49]
  427f58:	b	427dc0 <ferror@plt+0x231d0>
  427f5c:	nop
  427f60:	ldr	x0, [sp, #24]
  427f64:	mov	w1, #0x8                   	// #8
  427f68:	str	w1, [x0]
  427f6c:	adrp	x0, 462000 <program_name+0xfa8>
  427f70:	add	x0, x0, #0xbd0
  427f74:	strb	wzr, [x0]
  427f78:	b	427fa8 <ferror@plt+0x233b8>
  427f7c:	ldr	x0, [sp, #24]
  427f80:	mov	w1, #0x8                   	// #8
  427f84:	str	w1, [x0]
  427f88:	adrp	x0, 462000 <program_name+0xfa8>
  427f8c:	add	x0, x0, #0xbd0
  427f90:	strb	wzr, [x0]
  427f94:	b	427fa8 <ferror@plt+0x233b8>
  427f98:	nop
  427f9c:	b	427668 <ferror@plt+0x22a78>
  427fa0:	nop
  427fa4:	b	427668 <ferror@plt+0x22a78>
  427fa8:	ldp	x29, x30, [sp], #64
  427fac:	ret
  427fb0:	sub	sp, sp, #0xe0
  427fb4:	stp	x29, x30, [sp, #16]
  427fb8:	add	x29, sp, #0x10
  427fbc:	stp	x19, x20, [sp, #32]
  427fc0:	str	x0, [sp, #88]
  427fc4:	str	w1, [sp, #80]
  427fc8:	stp	x2, x3, [sp, #64]
  427fcc:	str	x4, [sp, #56]
  427fd0:	mov	w0, #0x1                   	// #1
  427fd4:	str	w0, [sp, #220]
  427fd8:	str	xzr, [sp, #208]
  427fdc:	strb	wzr, [sp, #207]
  427fe0:	adrp	x0, 460000 <default_parse_debrief>
  427fe4:	add	x0, x0, #0xd58
  427fe8:	ldp	x0, x1, [x0]
  427fec:	stp	x0, x1, [sp, #176]
  427ff0:	add	x0, sp, #0x40
  427ff4:	bl	40a264 <ferror@plt+0x5674>
  427ff8:	mov	w1, w0
  427ffc:	ldr	w0, [sp, #80]
  428000:	bl	40a178 <ferror@plt+0x5588>
  428004:	str	w0, [sp, #168]
  428008:	str	wzr, [sp, #216]
  42800c:	add	x0, sp, #0x90
  428010:	bl	42765c <ferror@plt+0x22a6c>
  428014:	ldrb	w0, [sp, #207]
  428018:	cmp	w0, #0x0
  42801c:	b.eq	428054 <ferror@plt+0x23464>  // b.none
  428020:	ldr	w0, [sp, #144]
  428024:	cmp	w0, #0x1
  428028:	b.eq	428054 <ferror@plt+0x23464>  // b.none
  42802c:	ldp	x0, x1, [sp, #176]
  428030:	stp	x0, x1, [sp, #64]
  428034:	ldr	w0, [sp, #168]
  428038:	str	w0, [sp, #80]
  42803c:	add	x0, sp, #0x40
  428040:	bl	40a264 <ferror@plt+0x5674>
  428044:	mov	w1, w0
  428048:	ldr	w0, [sp, #80]
  42804c:	bl	40a178 <ferror@plt+0x5588>
  428050:	str	w0, [sp, #168]
  428054:	ldr	w0, [sp, #144]
  428058:	cmp	w0, #0x8
  42805c:	b.eq	428448 <ferror@plt+0x23858>  // b.none
  428060:	cmp	w0, #0x8
  428064:	b.hi	428464 <ferror@plt+0x23874>  // b.pmore
  428068:	cmp	w0, #0x7
  42806c:	b.eq	4283e0 <ferror@plt+0x237f0>  // b.none
  428070:	cmp	w0, #0x7
  428074:	b.hi	428464 <ferror@plt+0x23874>  // b.pmore
  428078:	cmp	w0, #0x6
  42807c:	b.eq	4280dc <ferror@plt+0x234ec>  // b.none
  428080:	cmp	w0, #0x6
  428084:	b.hi	428464 <ferror@plt+0x23874>  // b.pmore
  428088:	cmp	w0, #0x5
  42808c:	b.eq	42836c <ferror@plt+0x2377c>  // b.none
  428090:	cmp	w0, #0x5
  428094:	b.hi	428464 <ferror@plt+0x23874>  // b.pmore
  428098:	cmp	w0, #0x4
  42809c:	b.eq	428280 <ferror@plt+0x23690>  // b.none
  4280a0:	cmp	w0, #0x4
  4280a4:	b.hi	428464 <ferror@plt+0x23874>  // b.pmore
  4280a8:	cmp	w0, #0x3
  4280ac:	b.eq	428240 <ferror@plt+0x23650>  // b.none
  4280b0:	cmp	w0, #0x3
  4280b4:	b.hi	428464 <ferror@plt+0x23874>  // b.pmore
  4280b8:	cmp	w0, #0x2
  4280bc:	b.eq	42822c <ferror@plt+0x2363c>  // b.none
  4280c0:	cmp	w0, #0x2
  4280c4:	b.hi	428464 <ferror@plt+0x23874>  // b.pmore
  4280c8:	cmp	w0, #0x0
  4280cc:	b.eq	428434 <ferror@plt+0x23844>  // b.none
  4280d0:	cmp	w0, #0x1
  4280d4:	b.eq	4281b8 <ferror@plt+0x235c8>  // b.none
  4280d8:	b	428464 <ferror@plt+0x23874>
  4280dc:	ldr	x19, [sp, #152]
  4280e0:	ldr	x0, [sp, #152]
  4280e4:	bl	404280 <strlen@plt>
  4280e8:	mov	x1, x0
  4280ec:	add	x0, sp, #0x88
  4280f0:	mov	x3, x0
  4280f4:	mov	x2, x1
  4280f8:	mov	x1, x19
  4280fc:	adrp	x0, 462000 <program_name+0xfa8>
  428100:	add	x0, x0, #0xb48
  428104:	bl	404650 <hash_find_entry@plt>
  428108:	cmp	w0, #0x0
  42810c:	b.ne	428124 <ferror@plt+0x23534>  // b.any
  428110:	ldr	x0, [sp, #136]
  428114:	str	x0, [sp, #208]
  428118:	mov	w0, #0x1                   	// #1
  42811c:	str	w0, [sp, #216]
  428120:	b	428128 <ferror@plt+0x23538>
  428124:	str	wzr, [sp, #216]
  428128:	ldr	x2, [sp, #152]
  42812c:	adrp	x0, 447000 <ferror@plt+0x42410>
  428130:	add	x1, x0, #0x840
  428134:	mov	x0, x2
  428138:	bl	404840 <strcmp@plt>
  42813c:	cmp	w0, #0x0
  428140:	b.eq	428160 <ferror@plt+0x23570>  // b.none
  428144:	ldr	x2, [sp, #152]
  428148:	adrp	x0, 447000 <ferror@plt+0x42410>
  42814c:	add	x1, x0, #0x848
  428150:	mov	x0, x2
  428154:	bl	404840 <strcmp@plt>
  428158:	cmp	w0, #0x0
  42815c:	b.ne	428168 <ferror@plt+0x23578>  // b.any
  428160:	mov	w0, #0x1                   	// #1
  428164:	b	42816c <ferror@plt+0x2357c>
  428168:	mov	w0, #0x0                   	// #0
  42816c:	strb	w0, [sp, #207]
  428170:	ldrb	w0, [sp, #207]
  428174:	and	w0, w0, #0x1
  428178:	strb	w0, [sp, #207]
  42817c:	adrp	x0, 462000 <program_name+0xfa8>
  428180:	add	x0, x0, #0xbd8
  428184:	ldr	x19, [x0]
  428188:	ldr	x20, [sp, #152]
  42818c:	ldr	x0, [sp, #152]
  428190:	bl	404280 <strlen@plt>
  428194:	mov	x2, x0
  428198:	mov	x1, x20
  42819c:	mov	x0, x19
  4281a0:	bl	40a32c <ferror@plt+0x573c>
  4281a4:	bl	40a240 <ferror@plt+0x5650>
  4281a8:	stp	x0, x1, [sp, #176]
  4281ac:	ldr	x0, [sp, #152]
  4281b0:	bl	4048f0 <free@plt>
  4281b4:	b	428468 <ferror@plt+0x23878>
  4281b8:	ldr	w0, [sp, #216]
  4281bc:	cmp	w0, #0x0
  4281c0:	b.eq	4281cc <ferror@plt+0x235dc>  // b.none
  4281c4:	ldr	x0, [sp, #208]
  4281c8:	b	4281d0 <ferror@plt+0x235e0>
  4281cc:	mov	x0, #0x0                   	// #0
  4281d0:	mov	x1, x0
  4281d4:	ldr	x0, [sp, #88]
  4281d8:	bl	40b2a4 <ferror@plt+0x66b4>
  4281dc:	mov	x4, x0
  4281e0:	ldp	x2, x3, [sp, #176]
  4281e4:	ldr	w1, [sp, #168]
  4281e8:	ldr	x0, [sp, #88]
  4281ec:	bl	427fb0 <ferror@plt+0x233c0>
  4281f0:	and	w0, w0, #0xff
  4281f4:	cmp	w0, #0x0
  4281f8:	b.eq	428210 <ferror@plt+0x23620>  // b.none
  4281fc:	ldr	w1, [sp, #220]
  428200:	ldr	x0, [sp, #56]
  428204:	bl	40bea0 <ferror@plt+0x72b0>
  428208:	mov	w0, #0x1                   	// #1
  42820c:	b	42846c <ferror@plt+0x2387c>
  428210:	strb	wzr, [sp, #207]
  428214:	adrp	x0, 460000 <default_parse_debrief>
  428218:	add	x0, x0, #0xd38
  42821c:	ldp	x0, x1, [x0]
  428220:	stp	x0, x1, [sp, #176]
  428224:	str	wzr, [sp, #216]
  428228:	b	428468 <ferror@plt+0x23878>
  42822c:	ldr	w1, [sp, #220]
  428230:	ldr	x0, [sp, #56]
  428234:	bl	40bea0 <ferror@plt+0x72b0>
  428238:	mov	w0, #0x0                   	// #0
  42823c:	b	42846c <ferror@plt+0x2387c>
  428240:	ldr	w0, [sp, #220]
  428244:	add	w0, w0, #0x1
  428248:	str	w0, [sp, #220]
  42824c:	add	x0, sp, #0x40
  428250:	bl	40a264 <ferror@plt+0x5674>
  428254:	mov	w1, w0
  428258:	ldr	w0, [sp, #80]
  42825c:	bl	40a178 <ferror@plt+0x5588>
  428260:	str	w0, [sp, #168]
  428264:	strb	wzr, [sp, #207]
  428268:	adrp	x0, 460000 <default_parse_debrief>
  42826c:	add	x0, x0, #0xd58
  428270:	ldp	x0, x1, [x0]
  428274:	stp	x0, x1, [sp, #176]
  428278:	str	wzr, [sp, #216]
  42827c:	b	428468 <ferror@plt+0x23878>
  428280:	adrp	x0, 463000 <program_name+0x1fa8>
  428284:	add	x0, x0, #0x588
  428288:	ldr	x0, [x0]
  42828c:	str	x0, [sp, #120]
  428290:	ldr	w0, [sp, #160]
  428294:	sxtw	x0, w0
  428298:	str	x0, [sp, #128]
  42829c:	adrp	x0, 462000 <program_name+0xfa8>
  4282a0:	add	x0, x0, #0xb40
  4282a4:	ldrb	w0, [x0]
  4282a8:	cmp	w0, #0x0
  4282ac:	b.eq	4282f0 <ferror@plt+0x23700>  // b.none
  4282b0:	ldr	x1, [sp, #152]
  4282b4:	adrp	x0, 463000 <program_name+0x1fa8>
  4282b8:	add	x0, x0, #0x558
  4282bc:	ldr	x2, [x0]
  4282c0:	add	x0, sp, #0x78
  4282c4:	strb	wzr, [sp]
  4282c8:	mov	x7, x2
  4282cc:	mov	x6, #0x0                   	// #0
  4282d0:	mov	x5, x0
  4282d4:	ldr	w4, [sp, #168]
  4282d8:	mov	w3, #0x0                   	// #0
  4282dc:	mov	x2, x1
  4282e0:	mov	x1, #0x0                   	// #0
  4282e4:	ldr	x0, [sp, #88]
  4282e8:	bl	40ce94 <ferror@plt+0x82a4>
  4282ec:	b	428350 <ferror@plt+0x23760>
  4282f0:	ldr	x0, [sp, #152]
  4282f4:	ldr	x1, [sp, #120]
  4282f8:	ldr	x2, [sp, #128]
  4282fc:	mov	w3, w2
  428300:	mov	x2, x1
  428304:	mov	w1, #0x2                   	// #2
  428308:	bl	408964 <ferror@plt+0x3d74>
  42830c:	str	x0, [sp, #192]
  428310:	ldr	x0, [sp, #152]
  428314:	bl	4048f0 <free@plt>
  428318:	ldr	x1, [sp, #120]
  42831c:	ldr	x2, [sp, #128]
  428320:	adrp	x0, 463000 <program_name+0x1fa8>
  428324:	add	x0, x0, #0x558
  428328:	ldr	x0, [x0]
  42832c:	mov	w7, #0x0                   	// #0
  428330:	mov	x6, x0
  428334:	mov	x5, x2
  428338:	mov	x4, x1
  42833c:	ldr	w3, [sp, #168]
  428340:	ldr	x2, [sp, #192]
  428344:	ldr	w1, [sp, #220]
  428348:	ldr	x0, [sp, #56]
  42834c:	bl	40bb14 <ferror@plt+0x6f24>
  428350:	strb	wzr, [sp, #207]
  428354:	adrp	x0, 460000 <default_parse_debrief>
  428358:	add	x0, x0, #0xd38
  42835c:	ldp	x0, x1, [x0]
  428360:	stp	x0, x1, [sp, #176]
  428364:	str	wzr, [sp, #216]
  428368:	b	428468 <ferror@plt+0x23878>
  42836c:	adrp	x0, 463000 <program_name+0x1fa8>
  428370:	add	x0, x0, #0x588
  428374:	ldr	x0, [x0]
  428378:	str	x0, [sp, #104]
  42837c:	ldr	w0, [sp, #160]
  428380:	sxtw	x0, w0
  428384:	str	x0, [sp, #112]
  428388:	ldr	x1, [sp, #152]
  42838c:	adrp	x0, 463000 <program_name+0x1fa8>
  428390:	add	x0, x0, #0x558
  428394:	ldr	x2, [x0]
  428398:	add	x0, sp, #0x68
  42839c:	strb	wzr, [sp]
  4283a0:	mov	x7, x2
  4283a4:	mov	x6, #0x0                   	// #0
  4283a8:	mov	x5, x0
  4283ac:	ldr	w4, [sp, #168]
  4283b0:	mov	w3, #0x0                   	// #0
  4283b4:	mov	x2, x1
  4283b8:	mov	x1, #0x0                   	// #0
  4283bc:	ldr	x0, [sp, #88]
  4283c0:	bl	40ce94 <ferror@plt+0x82a4>
  4283c4:	strb	wzr, [sp, #207]
  4283c8:	adrp	x0, 460000 <default_parse_debrief>
  4283cc:	add	x0, x0, #0xd38
  4283d0:	ldp	x0, x1, [x0]
  4283d4:	stp	x0, x1, [sp, #176]
  4283d8:	str	wzr, [sp, #216]
  4283dc:	b	428468 <ferror@plt+0x23878>
  4283e0:	adrp	x0, 461000 <sentence_end_required_spaces>
  4283e4:	add	x0, x0, #0xb10
  4283e8:	ldr	w0, [x0]
  4283ec:	str	w0, [sp, #80]
  4283f0:	adrp	x0, 460000 <default_parse_debrief>
  4283f4:	add	x0, x0, #0xd38
  4283f8:	ldp	x0, x1, [x0]
  4283fc:	stp	x0, x1, [sp, #64]
  428400:	strb	wzr, [sp, #207]
  428404:	adrp	x0, 460000 <default_parse_debrief>
  428408:	add	x0, x0, #0xd58
  42840c:	ldp	x0, x1, [x0]
  428410:	stp	x0, x1, [sp, #176]
  428414:	add	x0, sp, #0x40
  428418:	bl	40a264 <ferror@plt+0x5674>
  42841c:	mov	w1, w0
  428420:	ldr	w0, [sp, #80]
  428424:	bl	40a178 <ferror@plt+0x5588>
  428428:	str	w0, [sp, #168]
  42842c:	str	wzr, [sp, #216]
  428430:	b	428468 <ferror@plt+0x23878>
  428434:	ldr	w1, [sp, #220]
  428438:	ldr	x0, [sp, #56]
  42843c:	bl	40bea0 <ferror@plt+0x72b0>
  428440:	mov	w0, #0x1                   	// #1
  428444:	b	42846c <ferror@plt+0x2387c>
  428448:	strb	wzr, [sp, #207]
  42844c:	adrp	x0, 460000 <default_parse_debrief>
  428450:	add	x0, x0, #0xd38
  428454:	ldp	x0, x1, [x0]
  428458:	stp	x0, x1, [sp, #176]
  42845c:	str	wzr, [sp, #216]
  428460:	b	428468 <ferror@plt+0x23878>
  428464:	bl	4047b0 <abort@plt>
  428468:	b	42800c <ferror@plt+0x2341c>
  42846c:	ldp	x19, x20, [sp, #32]
  428470:	ldp	x29, x30, [sp, #16]
  428474:	add	sp, sp, #0xe0
  428478:	ret
  42847c:	stp	x29, x30, [sp, #-80]!
  428480:	mov	x29, sp
  428484:	str	x0, [sp, #56]
  428488:	str	x1, [sp, #48]
  42848c:	str	x2, [sp, #40]
  428490:	str	x3, [sp, #32]
  428494:	str	x4, [sp, #24]
  428498:	ldr	x0, [sp, #24]
  42849c:	ldr	x0, [x0]
  4284a0:	ldr	x0, [x0]
  4284a4:	ldr	x0, [x0, #8]
  4284a8:	str	x0, [sp, #72]
  4284ac:	adrp	x0, 462000 <program_name+0xfa8>
  4284b0:	add	x0, x0, #0xbc0
  4284b4:	ldr	x1, [sp, #56]
  4284b8:	str	x1, [x0]
  4284bc:	adrp	x0, 463000 <program_name+0x1fa8>
  4284c0:	add	x0, x0, #0x590
  4284c4:	ldr	x1, [sp, #48]
  4284c8:	str	x1, [x0]
  4284cc:	ldr	x0, [sp, #40]
  4284d0:	bl	404630 <xstrdup@plt>
  4284d4:	mov	x1, x0
  4284d8:	adrp	x0, 463000 <program_name+0x1fa8>
  4284dc:	add	x0, x0, #0x588
  4284e0:	str	x1, [x0]
  4284e4:	adrp	x0, 463000 <program_name+0x1fa8>
  4284e8:	add	x0, x0, #0x598
  4284ec:	mov	w1, #0x1                   	// #1
  4284f0:	str	w1, [x0]
  4284f4:	adrp	x0, 462000 <program_name+0xfa8>
  4284f8:	add	x0, x0, #0xbc8
  4284fc:	mov	w1, #0xffffffff            	// #-1
  428500:	str	w1, [x0]
  428504:	adrp	x0, 462000 <program_name+0xfa8>
  428508:	add	x0, x0, #0xbcc
  42850c:	mov	w1, #0xffffffff            	// #-1
  428510:	str	w1, [x0]
  428514:	adrp	x0, 462000 <program_name+0xfa8>
  428518:	add	x0, x0, #0xbd0
  42851c:	strb	wzr, [x0]
  428520:	adrp	x0, 462000 <program_name+0xfa8>
  428524:	add	x0, x0, #0xbd8
  428528:	ldr	x1, [sp, #32]
  42852c:	str	x1, [x0]
  428530:	bl	426f48 <ferror@plt+0x22358>
  428534:	nop
  428538:	mov	x1, #0x0                   	// #0
  42853c:	ldr	x0, [sp, #72]
  428540:	bl	40b2a4 <ferror@plt+0x66b4>
  428544:	mov	x2, x0
  428548:	adrp	x0, 460000 <default_parse_debrief>
  42854c:	add	x1, x0, #0xd38
  428550:	adrp	x0, 461000 <sentence_end_required_spaces>
  428554:	add	x0, x0, #0xb10
  428558:	mov	x4, x2
  42855c:	ldp	x2, x3, [x1]
  428560:	ldr	w1, [x0]
  428564:	ldr	x0, [sp, #72]
  428568:	bl	427fb0 <ferror@plt+0x233c0>
  42856c:	and	w0, w0, #0xff
  428570:	eor	w0, w0, #0x1
  428574:	and	w0, w0, #0xff
  428578:	cmp	w0, #0x0
  42857c:	b.ne	428538 <ferror@plt+0x23948>  // b.any
  428580:	adrp	x0, 462000 <program_name+0xfa8>
  428584:	add	x0, x0, #0xbc0
  428588:	str	xzr, [x0]
  42858c:	adrp	x0, 463000 <program_name+0x1fa8>
  428590:	add	x0, x0, #0x590
  428594:	str	xzr, [x0]
  428598:	adrp	x0, 463000 <program_name+0x1fa8>
  42859c:	add	x0, x0, #0x588
  4285a0:	str	xzr, [x0]
  4285a4:	adrp	x0, 463000 <program_name+0x1fa8>
  4285a8:	add	x0, x0, #0x598
  4285ac:	str	wzr, [x0]
  4285b0:	nop
  4285b4:	ldp	x29, x30, [sp], #80
  4285b8:	ret
  4285bc:	sub	sp, sp, #0x10
  4285c0:	str	x0, [sp, #8]
  4285c4:	ldr	x0, [sp, #8]
  4285c8:	cmp	x0, #0x0
  4285cc:	b.eq	4285e4 <ferror@plt+0x239f4>  // b.none
  4285d0:	ldr	x0, [sp, #8]
  4285d4:	ldr	w0, [x0]
  4285d8:	add	w1, w0, #0x1
  4285dc:	ldr	x0, [sp, #8]
  4285e0:	str	w1, [x0]
  4285e4:	ldr	x0, [sp, #8]
  4285e8:	add	sp, sp, #0x10
  4285ec:	ret
  4285f0:	stp	x29, x30, [sp, #-32]!
  4285f4:	mov	x29, sp
  4285f8:	str	x0, [sp, #24]
  4285fc:	ldr	x0, [sp, #24]
  428600:	cmp	x0, #0x0
  428604:	b.eq	428644 <ferror@plt+0x23a54>  // b.none
  428608:	ldr	x0, [sp, #24]
  42860c:	ldr	w0, [x0]
  428610:	cmp	w0, #0x1
  428614:	b.ls	428630 <ferror@plt+0x23a40>  // b.plast
  428618:	ldr	x0, [sp, #24]
  42861c:	ldr	w0, [x0]
  428620:	sub	w1, w0, #0x1
  428624:	ldr	x0, [sp, #24]
  428628:	str	w1, [x0]
  42862c:	b	428644 <ferror@plt+0x23a54>
  428630:	ldr	x0, [sp, #24]
  428634:	add	x0, x0, #0x8
  428638:	bl	404340 <string_list_destroy@plt>
  42863c:	ldr	x0, [sp, #24]
  428640:	bl	4048f0 <free@plt>
  428644:	nop
  428648:	ldp	x29, x30, [sp], #32
  42864c:	ret
  428650:	stp	x29, x30, [sp, #-16]!
  428654:	mov	x29, sp
  428658:	adrp	x0, 447000 <ferror@plt+0x42410>
  42865c:	add	x0, x0, #0x888
  428660:	bl	406ea4 <ferror@plt+0x22b4>
  428664:	adrp	x0, 447000 <ferror@plt+0x42410>
  428668:	add	x0, x0, #0x8a0
  42866c:	bl	406ea4 <ferror@plt+0x22b4>
  428670:	adrp	x0, 447000 <ferror@plt+0x42410>
  428674:	add	x0, x0, #0x8b8
  428678:	bl	406ea4 <ferror@plt+0x22b4>
  42867c:	adrp	x0, 447000 <ferror@plt+0x42410>
  428680:	add	x0, x0, #0x8d8
  428684:	bl	406ea4 <ferror@plt+0x22b4>
  428688:	adrp	x0, 447000 <ferror@plt+0x42410>
  42868c:	add	x0, x0, #0x8f0
  428690:	bl	406ea4 <ferror@plt+0x22b4>
  428694:	adrp	x0, 447000 <ferror@plt+0x42410>
  428698:	add	x0, x0, #0x908
  42869c:	bl	406ea4 <ferror@plt+0x22b4>
  4286a0:	adrp	x0, 447000 <ferror@plt+0x42410>
  4286a4:	add	x0, x0, #0x920
  4286a8:	bl	406ea4 <ferror@plt+0x22b4>
  4286ac:	nop
  4286b0:	ldp	x29, x30, [sp], #16
  4286b4:	ret
  4286b8:	stp	x29, x30, [sp, #-48]!
  4286bc:	mov	x29, sp
  4286c0:	str	x19, [sp, #16]
  4286c4:	adrp	x0, 462000 <program_name+0xfa8>
  4286c8:	add	x0, x0, #0xc08
  4286cc:	ldr	x0, [x0]
  4286d0:	bl	4046e0 <getc@plt>
  4286d4:	str	w0, [sp, #44]
  4286d8:	ldr	w0, [sp, #44]
  4286dc:	cmn	w0, #0x1
  4286e0:	b.ne	42873c <ferror@plt+0x23b4c>  // b.any
  4286e4:	adrp	x0, 462000 <program_name+0xfa8>
  4286e8:	add	x0, x0, #0xc08
  4286ec:	ldr	x0, [x0]
  4286f0:	bl	404bf0 <ferror@plt>
  4286f4:	cmp	w0, #0x0
  4286f8:	b.eq	428734 <ferror@plt+0x23b44>  // b.none
  4286fc:	bl	404b10 <__errno_location@plt>
  428700:	ldr	w19, [x0]
  428704:	adrp	x0, 447000 <ferror@plt+0x42410>
  428708:	add	x0, x0, #0x938
  42870c:	bl	404b80 <gettext@plt>
  428710:	mov	x1, x0
  428714:	adrp	x0, 463000 <program_name+0x1fa8>
  428718:	add	x0, x0, #0x590
  42871c:	ldr	x0, [x0]
  428720:	mov	x3, x0
  428724:	mov	x2, x1
  428728:	mov	w1, w19
  42872c:	mov	w0, #0x1                   	// #1
  428730:	bl	4042f0 <error@plt>
  428734:	mov	w0, #0xffffffff            	// #-1
  428738:	b	428794 <ferror@plt+0x23ba4>
  42873c:	ldr	w0, [sp, #44]
  428740:	cmp	w0, #0xa
  428744:	b.ne	428774 <ferror@plt+0x23b84>  // b.any
  428748:	adrp	x0, 463000 <program_name+0x1fa8>
  42874c:	add	x0, x0, #0x598
  428750:	ldr	w0, [x0]
  428754:	add	w1, w0, #0x1
  428758:	adrp	x0, 463000 <program_name+0x1fa8>
  42875c:	add	x0, x0, #0x598
  428760:	str	w1, [x0]
  428764:	adrp	x0, 462000 <program_name+0xfa8>
  428768:	add	x0, x0, #0xc00
  42876c:	str	wzr, [x0]
  428770:	b	428790 <ferror@plt+0x23ba0>
  428774:	adrp	x0, 462000 <program_name+0xfa8>
  428778:	add	x0, x0, #0xc00
  42877c:	ldr	w0, [x0]
  428780:	add	w1, w0, #0x1
  428784:	adrp	x0, 462000 <program_name+0xfa8>
  428788:	add	x0, x0, #0xc00
  42878c:	str	w1, [x0]
  428790:	ldr	w0, [sp, #44]
  428794:	ldr	x19, [sp, #16]
  428798:	ldp	x29, x30, [sp], #48
  42879c:	ret
  4287a0:	stp	x29, x30, [sp, #-32]!
  4287a4:	mov	x29, sp
  4287a8:	str	w0, [sp, #28]
  4287ac:	ldr	w0, [sp, #28]
  4287b0:	cmn	w0, #0x1
  4287b4:	b.eq	428828 <ferror@plt+0x23c38>  // b.none
  4287b8:	ldr	w0, [sp, #28]
  4287bc:	cmp	w0, #0xa
  4287c0:	b.ne	4287f4 <ferror@plt+0x23c04>  // b.any
  4287c4:	adrp	x0, 463000 <program_name+0x1fa8>
  4287c8:	add	x0, x0, #0x598
  4287cc:	ldr	w0, [x0]
  4287d0:	sub	w1, w0, #0x1
  4287d4:	adrp	x0, 463000 <program_name+0x1fa8>
  4287d8:	add	x0, x0, #0x598
  4287dc:	str	w1, [x0]
  4287e0:	adrp	x0, 462000 <program_name+0xfa8>
  4287e4:	add	x0, x0, #0xc00
  4287e8:	mov	w1, #0x7fffffff            	// #2147483647
  4287ec:	str	w1, [x0]
  4287f0:	b	428810 <ferror@plt+0x23c20>
  4287f4:	adrp	x0, 462000 <program_name+0xfa8>
  4287f8:	add	x0, x0, #0xc00
  4287fc:	ldr	w0, [x0]
  428800:	sub	w1, w0, #0x1
  428804:	adrp	x0, 462000 <program_name+0xfa8>
  428808:	add	x0, x0, #0xc00
  42880c:	str	w1, [x0]
  428810:	adrp	x0, 462000 <program_name+0xfa8>
  428814:	add	x0, x0, #0xc08
  428818:	ldr	x0, [x0]
  42881c:	mov	x1, x0
  428820:	ldr	w0, [sp, #28]
  428824:	bl	404900 <ungetc@plt>
  428828:	nop
  42882c:	ldp	x29, x30, [sp], #32
  428830:	ret
  428834:	stp	x29, x30, [sp, #-48]!
  428838:	mov	x29, sp
  42883c:	adrp	x0, 462000 <program_name+0xfa8>
  428840:	add	x0, x0, #0xc1c
  428844:	ldr	w0, [x0]
  428848:	cmp	w0, #0x0
  42884c:	b.eq	42888c <ferror@plt+0x23c9c>  // b.none
  428850:	adrp	x0, 462000 <program_name+0xfa8>
  428854:	add	x0, x0, #0xc1c
  428858:	ldr	w0, [x0]
  42885c:	sub	w1, w0, #0x1
  428860:	adrp	x0, 462000 <program_name+0xfa8>
  428864:	add	x0, x0, #0xc1c
  428868:	str	w1, [x0]
  42886c:	adrp	x0, 462000 <program_name+0xfa8>
  428870:	add	x0, x0, #0xc1c
  428874:	ldr	w2, [x0]
  428878:	adrp	x0, 462000 <program_name+0xfa8>
  42887c:	add	x1, x0, #0xc18
  428880:	sxtw	x0, w2
  428884:	ldrb	w0, [x1, x0]
  428888:	b	428efc <ferror@plt+0x2430c>
  42888c:	adrp	x0, 462000 <program_name+0xfa8>
  428890:	add	x0, x0, #0xc00
  428894:	ldr	w0, [x0]
  428898:	cmp	w0, #0x0
  42889c:	b.ne	428a68 <ferror@plt+0x23e78>  // b.any
  4288a0:	bl	4286b8 <ferror@plt+0x23ac8>
  4288a4:	str	w0, [sp, #32]
  4288a8:	ldr	w0, [sp, #32]
  4288ac:	cmp	w0, #0x9
  4288b0:	b.eq	4288a0 <ferror@plt+0x23cb0>  // b.none
  4288b4:	ldr	w0, [sp, #32]
  4288b8:	cmp	w0, #0x20
  4288bc:	b.eq	4288a0 <ferror@plt+0x23cb0>  // b.none
  4288c0:	ldr	w0, [sp, #32]
  4288c4:	cmp	w0, #0x23
  4288c8:	b.ne	428a70 <ferror@plt+0x23e80>  // b.any
  4288cc:	str	xzr, [sp, #40]
  4288d0:	adrp	x0, 463000 <program_name+0x1fa8>
  4288d4:	add	x0, x0, #0x598
  4288d8:	ldr	w0, [x0]
  4288dc:	str	w0, [sp, #36]
  4288e0:	bl	4286b8 <ferror@plt+0x23ac8>
  4288e4:	str	w0, [sp, #32]
  4288e8:	ldr	w0, [sp, #32]
  4288ec:	cmp	w0, #0xa
  4288f0:	b.eq	4289bc <ferror@plt+0x23dcc>  // b.none
  4288f4:	ldr	w0, [sp, #32]
  4288f8:	cmn	w0, #0x1
  4288fc:	b.eq	4289bc <ferror@plt+0x23dcc>  // b.none
  428900:	ldr	x0, [sp, #40]
  428904:	cmp	x0, #0x0
  428908:	b.ne	428924 <ferror@plt+0x23d34>  // b.any
  42890c:	ldr	w0, [sp, #32]
  428910:	cmp	w0, #0x20
  428914:	b.eq	4288e0 <ferror@plt+0x23cf0>  // b.none
  428918:	ldr	w0, [sp, #32]
  42891c:	cmp	w0, #0x9
  428920:	b.eq	4288e0 <ferror@plt+0x23cf0>  // b.none
  428924:	adrp	x0, 462000 <program_name+0xfa8>
  428928:	add	x0, x0, #0xc50
  42892c:	ldr	x0, [x0]
  428930:	ldr	x1, [sp, #40]
  428934:	cmp	x1, x0
  428938:	b.cc	428990 <ferror@plt+0x23da0>  // b.lo, b.ul, b.last
  42893c:	adrp	x0, 462000 <program_name+0xfa8>
  428940:	add	x0, x0, #0xc50
  428944:	ldr	x0, [x0]
  428948:	add	x0, x0, #0x5
  42894c:	lsl	x1, x0, #1
  428950:	adrp	x0, 462000 <program_name+0xfa8>
  428954:	add	x0, x0, #0xc50
  428958:	str	x1, [x0]
  42895c:	adrp	x0, 462000 <program_name+0xfa8>
  428960:	add	x0, x0, #0xc58
  428964:	ldr	x2, [x0]
  428968:	adrp	x0, 462000 <program_name+0xfa8>
  42896c:	add	x0, x0, #0xc50
  428970:	ldr	x0, [x0]
  428974:	mov	x1, x0
  428978:	mov	x0, x2
  42897c:	bl	404560 <xrealloc@plt>
  428980:	mov	x1, x0
  428984:	adrp	x0, 462000 <program_name+0xfa8>
  428988:	add	x0, x0, #0xc58
  42898c:	str	x1, [x0]
  428990:	adrp	x0, 462000 <program_name+0xfa8>
  428994:	add	x0, x0, #0xc58
  428998:	ldr	x1, [x0]
  42899c:	ldr	x0, [sp, #40]
  4289a0:	add	x2, x0, #0x1
  4289a4:	str	x2, [sp, #40]
  4289a8:	add	x0, x1, x0
  4289ac:	ldr	w1, [sp, #32]
  4289b0:	and	w1, w1, #0xff
  4289b4:	strb	w1, [x0]
  4289b8:	b	4288e0 <ferror@plt+0x23cf0>
  4289bc:	adrp	x0, 462000 <program_name+0xfa8>
  4289c0:	add	x0, x0, #0xc50
  4289c4:	ldr	x0, [x0]
  4289c8:	ldr	x1, [sp, #40]
  4289cc:	cmp	x1, x0
  4289d0:	b.cc	428a28 <ferror@plt+0x23e38>  // b.lo, b.ul, b.last
  4289d4:	adrp	x0, 462000 <program_name+0xfa8>
  4289d8:	add	x0, x0, #0xc50
  4289dc:	ldr	x0, [x0]
  4289e0:	add	x0, x0, #0x5
  4289e4:	lsl	x1, x0, #1
  4289e8:	adrp	x0, 462000 <program_name+0xfa8>
  4289ec:	add	x0, x0, #0xc50
  4289f0:	str	x1, [x0]
  4289f4:	adrp	x0, 462000 <program_name+0xfa8>
  4289f8:	add	x0, x0, #0xc58
  4289fc:	ldr	x2, [x0]
  428a00:	adrp	x0, 462000 <program_name+0xfa8>
  428a04:	add	x0, x0, #0xc50
  428a08:	ldr	x0, [x0]
  428a0c:	mov	x1, x0
  428a10:	mov	x0, x2
  428a14:	bl	404560 <xrealloc@plt>
  428a18:	mov	x1, x0
  428a1c:	adrp	x0, 462000 <program_name+0xfa8>
  428a20:	add	x0, x0, #0xc58
  428a24:	str	x1, [x0]
  428a28:	adrp	x0, 462000 <program_name+0xfa8>
  428a2c:	add	x0, x0, #0xc58
  428a30:	ldr	x1, [x0]
  428a34:	ldr	x0, [sp, #40]
  428a38:	add	x0, x1, x0
  428a3c:	strb	wzr, [x0]
  428a40:	adrp	x0, 462000 <program_name+0xfa8>
  428a44:	add	x0, x0, #0xc58
  428a48:	ldr	x0, [x0]
  428a4c:	bl	4077e8 <ferror@plt+0x2bf8>
  428a50:	adrp	x0, 462000 <program_name+0xfa8>
  428a54:	add	x0, x0, #0xc10
  428a58:	ldr	w1, [sp, #36]
  428a5c:	str	w1, [x0]
  428a60:	mov	w0, #0xa                   	// #10
  428a64:	b	428efc <ferror@plt+0x2430c>
  428a68:	bl	4286b8 <ferror@plt+0x23ac8>
  428a6c:	str	w0, [sp, #32]
  428a70:	ldr	w0, [sp, #32]
  428a74:	cmp	w0, #0x2f
  428a78:	b.ne	428ef8 <ferror@plt+0x24308>  // b.any
  428a7c:	bl	4286b8 <ferror@plt+0x23ac8>
  428a80:	str	w0, [sp, #32]
  428a84:	ldr	w0, [sp, #32]
  428a88:	cmp	w0, #0x2a
  428a8c:	b.eq	428aac <ferror@plt+0x23ebc>  // b.none
  428a90:	ldr	w0, [sp, #32]
  428a94:	cmp	w0, #0x2f
  428a98:	b.eq	428d5c <ferror@plt+0x2416c>  // b.none
  428a9c:	ldr	w0, [sp, #32]
  428aa0:	bl	4287a0 <ferror@plt+0x23bb0>
  428aa4:	mov	w0, #0x2f                  	// #47
  428aa8:	b	428efc <ferror@plt+0x2430c>
  428aac:	str	xzr, [sp, #40]
  428ab0:	adrp	x0, 463000 <program_name+0x1fa8>
  428ab4:	add	x0, x0, #0x598
  428ab8:	ldr	w0, [x0]
  428abc:	str	w0, [sp, #36]
  428ac0:	strb	wzr, [sp, #31]
  428ac4:	bl	4286b8 <ferror@plt+0x23ac8>
  428ac8:	str	w0, [sp, #32]
  428acc:	ldr	w0, [sp, #32]
  428ad0:	cmn	w0, #0x1
  428ad4:	b.eq	428d40 <ferror@plt+0x24150>  // b.none
  428ad8:	ldr	x0, [sp, #40]
  428adc:	cmp	x0, #0x0
  428ae0:	b.ne	428afc <ferror@plt+0x23f0c>  // b.any
  428ae4:	ldr	w0, [sp, #32]
  428ae8:	cmp	w0, #0x20
  428aec:	b.eq	428d38 <ferror@plt+0x24148>  // b.none
  428af0:	ldr	w0, [sp, #32]
  428af4:	cmp	w0, #0x9
  428af8:	b.eq	428d38 <ferror@plt+0x24148>  // b.none
  428afc:	adrp	x0, 462000 <program_name+0xfa8>
  428b00:	add	x0, x0, #0xc50
  428b04:	ldr	x0, [x0]
  428b08:	ldr	x1, [sp, #40]
  428b0c:	cmp	x1, x0
  428b10:	b.cc	428b68 <ferror@plt+0x23f78>  // b.lo, b.ul, b.last
  428b14:	adrp	x0, 462000 <program_name+0xfa8>
  428b18:	add	x0, x0, #0xc50
  428b1c:	ldr	x0, [x0]
  428b20:	add	x0, x0, #0x5
  428b24:	lsl	x1, x0, #1
  428b28:	adrp	x0, 462000 <program_name+0xfa8>
  428b2c:	add	x0, x0, #0xc50
  428b30:	str	x1, [x0]
  428b34:	adrp	x0, 462000 <program_name+0xfa8>
  428b38:	add	x0, x0, #0xc58
  428b3c:	ldr	x2, [x0]
  428b40:	adrp	x0, 462000 <program_name+0xfa8>
  428b44:	add	x0, x0, #0xc50
  428b48:	ldr	x0, [x0]
  428b4c:	mov	x1, x0
  428b50:	mov	x0, x2
  428b54:	bl	404560 <xrealloc@plt>
  428b58:	mov	x1, x0
  428b5c:	adrp	x0, 462000 <program_name+0xfa8>
  428b60:	add	x0, x0, #0xc58
  428b64:	str	x1, [x0]
  428b68:	adrp	x0, 462000 <program_name+0xfa8>
  428b6c:	add	x0, x0, #0xc58
  428b70:	ldr	x1, [x0]
  428b74:	ldr	x0, [sp, #40]
  428b78:	add	x2, x0, #0x1
  428b7c:	str	x2, [sp, #40]
  428b80:	add	x0, x1, x0
  428b84:	ldr	w1, [sp, #32]
  428b88:	and	w1, w1, #0xff
  428b8c:	strb	w1, [x0]
  428b90:	ldr	w0, [sp, #32]
  428b94:	cmp	w0, #0x2f
  428b98:	b.eq	428c84 <ferror@plt+0x24094>  // b.none
  428b9c:	ldr	w0, [sp, #32]
  428ba0:	cmp	w0, #0x2f
  428ba4:	b.gt	428d30 <ferror@plt+0x24140>
  428ba8:	ldr	w0, [sp, #32]
  428bac:	cmp	w0, #0xa
  428bb0:	b.eq	428bc4 <ferror@plt+0x23fd4>  // b.none
  428bb4:	ldr	w0, [sp, #32]
  428bb8:	cmp	w0, #0x2a
  428bbc:	b.eq	428c78 <ferror@plt+0x24088>  // b.none
  428bc0:	b	428d30 <ferror@plt+0x24140>
  428bc4:	ldr	x0, [sp, #40]
  428bc8:	sub	x0, x0, #0x1
  428bcc:	str	x0, [sp, #40]
  428bd0:	b	428be0 <ferror@plt+0x23ff0>
  428bd4:	ldr	x0, [sp, #40]
  428bd8:	sub	x0, x0, #0x1
  428bdc:	str	x0, [sp, #40]
  428be0:	ldr	x0, [sp, #40]
  428be4:	cmp	x0, #0x0
  428be8:	b.eq	428c34 <ferror@plt+0x24044>  // b.none
  428bec:	adrp	x0, 462000 <program_name+0xfa8>
  428bf0:	add	x0, x0, #0xc58
  428bf4:	ldr	x1, [x0]
  428bf8:	ldr	x0, [sp, #40]
  428bfc:	sub	x0, x0, #0x1
  428c00:	add	x0, x1, x0
  428c04:	ldrb	w0, [x0]
  428c08:	cmp	w0, #0x20
  428c0c:	b.eq	428bd4 <ferror@plt+0x23fe4>  // b.none
  428c10:	adrp	x0, 462000 <program_name+0xfa8>
  428c14:	add	x0, x0, #0xc58
  428c18:	ldr	x1, [x0]
  428c1c:	ldr	x0, [sp, #40]
  428c20:	sub	x0, x0, #0x1
  428c24:	add	x0, x1, x0
  428c28:	ldrb	w0, [x0]
  428c2c:	cmp	w0, #0x9
  428c30:	b.eq	428bd4 <ferror@plt+0x23fe4>  // b.none
  428c34:	adrp	x0, 462000 <program_name+0xfa8>
  428c38:	add	x0, x0, #0xc58
  428c3c:	ldr	x1, [x0]
  428c40:	ldr	x0, [sp, #40]
  428c44:	add	x0, x1, x0
  428c48:	strb	wzr, [x0]
  428c4c:	adrp	x0, 462000 <program_name+0xfa8>
  428c50:	add	x0, x0, #0xc58
  428c54:	ldr	x0, [x0]
  428c58:	bl	4077e8 <ferror@plt+0x2bf8>
  428c5c:	str	xzr, [sp, #40]
  428c60:	adrp	x0, 463000 <program_name+0x1fa8>
  428c64:	add	x0, x0, #0x598
  428c68:	ldr	w0, [x0]
  428c6c:	str	w0, [sp, #36]
  428c70:	strb	wzr, [sp, #31]
  428c74:	b	428d3c <ferror@plt+0x2414c>
  428c78:	mov	w0, #0x1                   	// #1
  428c7c:	strb	w0, [sp, #31]
  428c80:	b	428d3c <ferror@plt+0x2414c>
  428c84:	ldrb	w0, [sp, #31]
  428c88:	cmp	w0, #0x0
  428c8c:	b.eq	428d30 <ferror@plt+0x24140>  // b.none
  428c90:	ldr	x0, [sp, #40]
  428c94:	sub	x0, x0, #0x2
  428c98:	str	x0, [sp, #40]
  428c9c:	b	428cac <ferror@plt+0x240bc>
  428ca0:	ldr	x0, [sp, #40]
  428ca4:	sub	x0, x0, #0x1
  428ca8:	str	x0, [sp, #40]
  428cac:	ldr	x0, [sp, #40]
  428cb0:	cmp	x0, #0x0
  428cb4:	b.eq	428d00 <ferror@plt+0x24110>  // b.none
  428cb8:	adrp	x0, 462000 <program_name+0xfa8>
  428cbc:	add	x0, x0, #0xc58
  428cc0:	ldr	x1, [x0]
  428cc4:	ldr	x0, [sp, #40]
  428cc8:	sub	x0, x0, #0x1
  428ccc:	add	x0, x1, x0
  428cd0:	ldrb	w0, [x0]
  428cd4:	cmp	w0, #0x20
  428cd8:	b.eq	428ca0 <ferror@plt+0x240b0>  // b.none
  428cdc:	adrp	x0, 462000 <program_name+0xfa8>
  428ce0:	add	x0, x0, #0xc58
  428ce4:	ldr	x1, [x0]
  428ce8:	ldr	x0, [sp, #40]
  428cec:	sub	x0, x0, #0x1
  428cf0:	add	x0, x1, x0
  428cf4:	ldrb	w0, [x0]
  428cf8:	cmp	w0, #0x9
  428cfc:	b.eq	428ca0 <ferror@plt+0x240b0>  // b.none
  428d00:	adrp	x0, 462000 <program_name+0xfa8>
  428d04:	add	x0, x0, #0xc58
  428d08:	ldr	x1, [x0]
  428d0c:	ldr	x0, [sp, #40]
  428d10:	add	x0, x1, x0
  428d14:	strb	wzr, [x0]
  428d18:	adrp	x0, 462000 <program_name+0xfa8>
  428d1c:	add	x0, x0, #0xc58
  428d20:	ldr	x0, [x0]
  428d24:	bl	4077e8 <ferror@plt+0x2bf8>
  428d28:	nop
  428d2c:	b	428d44 <ferror@plt+0x24154>
  428d30:	strb	wzr, [sp, #31]
  428d34:	b	428d3c <ferror@plt+0x2414c>
  428d38:	nop
  428d3c:	b	428ac4 <ferror@plt+0x23ed4>
  428d40:	nop
  428d44:	adrp	x0, 462000 <program_name+0xfa8>
  428d48:	add	x0, x0, #0xc10
  428d4c:	ldr	w1, [sp, #36]
  428d50:	str	w1, [x0]
  428d54:	mov	w0, #0x20                  	// #32
  428d58:	b	428efc <ferror@plt+0x2430c>
  428d5c:	str	xzr, [sp, #40]
  428d60:	adrp	x0, 463000 <program_name+0x1fa8>
  428d64:	add	x0, x0, #0x598
  428d68:	ldr	w0, [x0]
  428d6c:	str	w0, [sp, #36]
  428d70:	bl	4286b8 <ferror@plt+0x23ac8>
  428d74:	str	w0, [sp, #32]
  428d78:	ldr	w0, [sp, #32]
  428d7c:	cmp	w0, #0xa
  428d80:	b.eq	428e4c <ferror@plt+0x2425c>  // b.none
  428d84:	ldr	w0, [sp, #32]
  428d88:	cmn	w0, #0x1
  428d8c:	b.eq	428e4c <ferror@plt+0x2425c>  // b.none
  428d90:	ldr	x0, [sp, #40]
  428d94:	cmp	x0, #0x0
  428d98:	b.ne	428db4 <ferror@plt+0x241c4>  // b.any
  428d9c:	ldr	w0, [sp, #32]
  428da0:	cmp	w0, #0x20
  428da4:	b.eq	428d70 <ferror@plt+0x24180>  // b.none
  428da8:	ldr	w0, [sp, #32]
  428dac:	cmp	w0, #0x9
  428db0:	b.eq	428d70 <ferror@plt+0x24180>  // b.none
  428db4:	adrp	x0, 462000 <program_name+0xfa8>
  428db8:	add	x0, x0, #0xc50
  428dbc:	ldr	x0, [x0]
  428dc0:	ldr	x1, [sp, #40]
  428dc4:	cmp	x1, x0
  428dc8:	b.cc	428e20 <ferror@plt+0x24230>  // b.lo, b.ul, b.last
  428dcc:	adrp	x0, 462000 <program_name+0xfa8>
  428dd0:	add	x0, x0, #0xc50
  428dd4:	ldr	x0, [x0]
  428dd8:	add	x0, x0, #0x5
  428ddc:	lsl	x1, x0, #1
  428de0:	adrp	x0, 462000 <program_name+0xfa8>
  428de4:	add	x0, x0, #0xc50
  428de8:	str	x1, [x0]
  428dec:	adrp	x0, 462000 <program_name+0xfa8>
  428df0:	add	x0, x0, #0xc58
  428df4:	ldr	x2, [x0]
  428df8:	adrp	x0, 462000 <program_name+0xfa8>
  428dfc:	add	x0, x0, #0xc50
  428e00:	ldr	x0, [x0]
  428e04:	mov	x1, x0
  428e08:	mov	x0, x2
  428e0c:	bl	404560 <xrealloc@plt>
  428e10:	mov	x1, x0
  428e14:	adrp	x0, 462000 <program_name+0xfa8>
  428e18:	add	x0, x0, #0xc58
  428e1c:	str	x1, [x0]
  428e20:	adrp	x0, 462000 <program_name+0xfa8>
  428e24:	add	x0, x0, #0xc58
  428e28:	ldr	x1, [x0]
  428e2c:	ldr	x0, [sp, #40]
  428e30:	add	x2, x0, #0x1
  428e34:	str	x2, [sp, #40]
  428e38:	add	x0, x1, x0
  428e3c:	ldr	w1, [sp, #32]
  428e40:	and	w1, w1, #0xff
  428e44:	strb	w1, [x0]
  428e48:	b	428d70 <ferror@plt+0x24180>
  428e4c:	adrp	x0, 462000 <program_name+0xfa8>
  428e50:	add	x0, x0, #0xc50
  428e54:	ldr	x0, [x0]
  428e58:	ldr	x1, [sp, #40]
  428e5c:	cmp	x1, x0
  428e60:	b.cc	428eb8 <ferror@plt+0x242c8>  // b.lo, b.ul, b.last
  428e64:	adrp	x0, 462000 <program_name+0xfa8>
  428e68:	add	x0, x0, #0xc50
  428e6c:	ldr	x0, [x0]
  428e70:	add	x0, x0, #0x5
  428e74:	lsl	x1, x0, #1
  428e78:	adrp	x0, 462000 <program_name+0xfa8>
  428e7c:	add	x0, x0, #0xc50
  428e80:	str	x1, [x0]
  428e84:	adrp	x0, 462000 <program_name+0xfa8>
  428e88:	add	x0, x0, #0xc58
  428e8c:	ldr	x2, [x0]
  428e90:	adrp	x0, 462000 <program_name+0xfa8>
  428e94:	add	x0, x0, #0xc50
  428e98:	ldr	x0, [x0]
  428e9c:	mov	x1, x0
  428ea0:	mov	x0, x2
  428ea4:	bl	404560 <xrealloc@plt>
  428ea8:	mov	x1, x0
  428eac:	adrp	x0, 462000 <program_name+0xfa8>
  428eb0:	add	x0, x0, #0xc58
  428eb4:	str	x1, [x0]
  428eb8:	adrp	x0, 462000 <program_name+0xfa8>
  428ebc:	add	x0, x0, #0xc58
  428ec0:	ldr	x1, [x0]
  428ec4:	ldr	x0, [sp, #40]
  428ec8:	add	x0, x1, x0
  428ecc:	strb	wzr, [x0]
  428ed0:	adrp	x0, 462000 <program_name+0xfa8>
  428ed4:	add	x0, x0, #0xc58
  428ed8:	ldr	x0, [x0]
  428edc:	bl	4077e8 <ferror@plt+0x2bf8>
  428ee0:	adrp	x0, 462000 <program_name+0xfa8>
  428ee4:	add	x0, x0, #0xc10
  428ee8:	ldr	w1, [sp, #36]
  428eec:	str	w1, [x0]
  428ef0:	mov	w0, #0xa                   	// #10
  428ef4:	b	428efc <ferror@plt+0x2430c>
  428ef8:	ldr	w0, [sp, #32]
  428efc:	ldp	x29, x30, [sp], #48
  428f00:	ret
  428f04:	stp	x29, x30, [sp, #-32]!
  428f08:	mov	x29, sp
  428f0c:	str	w0, [sp, #28]
  428f10:	ldr	w0, [sp, #28]
  428f14:	cmn	w0, #0x1
  428f18:	b.eq	428f68 <ferror@plt+0x24378>  // b.none
  428f1c:	adrp	x0, 462000 <program_name+0xfa8>
  428f20:	add	x0, x0, #0xc1c
  428f24:	ldr	w0, [x0]
  428f28:	cmp	w0, #0x1
  428f2c:	b.ne	428f34 <ferror@plt+0x24344>  // b.any
  428f30:	bl	4047b0 <abort@plt>
  428f34:	adrp	x0, 462000 <program_name+0xfa8>
  428f38:	add	x0, x0, #0xc1c
  428f3c:	ldr	w0, [x0]
  428f40:	add	w2, w0, #0x1
  428f44:	adrp	x1, 462000 <program_name+0xfa8>
  428f48:	add	x1, x1, #0xc1c
  428f4c:	str	w2, [x1]
  428f50:	ldr	w1, [sp, #28]
  428f54:	and	w2, w1, #0xff
  428f58:	adrp	x1, 462000 <program_name+0xfa8>
  428f5c:	add	x1, x1, #0xc18
  428f60:	sxtw	x0, w0
  428f64:	strb	w2, [x1, x0]
  428f68:	nop
  428f6c:	ldp	x29, x30, [sp], #32
  428f70:	ret
  428f74:	stp	x29, x30, [sp, #-32]!
  428f78:	mov	x29, sp
  428f7c:	bl	4286b8 <ferror@plt+0x23ac8>
  428f80:	str	w0, [sp, #28]
  428f84:	ldr	w0, [sp, #28]
  428f88:	cmp	w0, #0x22
  428f8c:	b.ne	428f98 <ferror@plt+0x243a8>  // b.any
  428f90:	mov	w0, #0x40a                 	// #1034
  428f94:	b	429050 <ferror@plt+0x24460>
  428f98:	ldr	w0, [sp, #28]
  428f9c:	cmp	w0, #0x5c
  428fa0:	b.eq	428fac <ferror@plt+0x243bc>  // b.none
  428fa4:	ldr	w0, [sp, #28]
  428fa8:	b	429050 <ferror@plt+0x24460>
  428fac:	bl	4286b8 <ferror@plt+0x23ac8>
  428fb0:	str	w0, [sp, #28]
  428fb4:	ldr	w0, [sp, #28]
  428fb8:	cmp	w0, #0xa
  428fbc:	b.eq	428f7c <ferror@plt+0x2438c>  // b.none
  428fc0:	ldr	w0, [sp, #28]
  428fc4:	cmp	w0, #0x74
  428fc8:	b.eq	429044 <ferror@plt+0x24454>  // b.none
  428fcc:	ldr	w0, [sp, #28]
  428fd0:	cmp	w0, #0x74
  428fd4:	b.gt	42904c <ferror@plt+0x2445c>
  428fd8:	ldr	w0, [sp, #28]
  428fdc:	cmp	w0, #0x72
  428fe0:	b.eq	42903c <ferror@plt+0x2444c>  // b.none
  428fe4:	ldr	w0, [sp, #28]
  428fe8:	cmp	w0, #0x72
  428fec:	b.gt	42904c <ferror@plt+0x2445c>
  428ff0:	ldr	w0, [sp, #28]
  428ff4:	cmp	w0, #0x6e
  428ff8:	b.eq	429034 <ferror@plt+0x24444>  // b.none
  428ffc:	ldr	w0, [sp, #28]
  429000:	cmp	w0, #0x6e
  429004:	b.gt	42904c <ferror@plt+0x2445c>
  429008:	ldr	w0, [sp, #28]
  42900c:	cmp	w0, #0x62
  429010:	b.eq	429024 <ferror@plt+0x24434>  // b.none
  429014:	ldr	w0, [sp, #28]
  429018:	cmp	w0, #0x66
  42901c:	b.eq	42902c <ferror@plt+0x2443c>  // b.none
  429020:	b	42904c <ferror@plt+0x2445c>
  429024:	mov	w0, #0x8                   	// #8
  429028:	b	429050 <ferror@plt+0x24460>
  42902c:	mov	w0, #0xc                   	// #12
  429030:	b	429050 <ferror@plt+0x24460>
  429034:	mov	w0, #0xa                   	// #10
  429038:	b	429050 <ferror@plt+0x24460>
  42903c:	mov	w0, #0xd                   	// #13
  429040:	b	429050 <ferror@plt+0x24460>
  429044:	mov	w0, #0x9                   	// #9
  429048:	b	429050 <ferror@plt+0x24460>
  42904c:	ldr	w0, [sp, #28]
  429050:	ldp	x29, x30, [sp], #32
  429054:	ret
  429058:	stp	x29, x30, [sp, #-32]!
  42905c:	mov	x29, sp
  429060:	str	x0, [sp, #24]
  429064:	ldr	x0, [sp, #24]
  429068:	ldr	w0, [x0]
  42906c:	cmp	w0, #0x5
  429070:	b.eq	429084 <ferror@plt+0x24494>  // b.none
  429074:	ldr	x0, [sp, #24]
  429078:	ldr	w0, [x0]
  42907c:	cmp	w0, #0x6
  429080:	b.ne	429090 <ferror@plt+0x244a0>  // b.any
  429084:	ldr	x0, [sp, #24]
  429088:	ldr	x0, [x0, #8]
  42908c:	bl	4048f0 <free@plt>
  429090:	ldr	x0, [sp, #24]
  429094:	ldr	w0, [x0]
  429098:	cmp	w0, #0x5
  42909c:	b.ne	4290ac <ferror@plt+0x244bc>  // b.any
  4290a0:	ldr	x0, [sp, #24]
  4290a4:	ldr	x0, [x0, #16]
  4290a8:	bl	4285f0 <ferror@plt+0x23a00>
  4290ac:	nop
  4290b0:	ldp	x29, x30, [sp], #32
  4290b4:	ret
  4290b8:	stp	x29, x30, [sp, #-48]!
  4290bc:	mov	x29, sp
  4290c0:	str	x0, [sp, #24]
  4290c4:	adrp	x0, 462000 <program_name+0xfa8>
  4290c8:	add	x0, x0, #0xc40
  4290cc:	ldr	w0, [x0]
  4290d0:	cmp	w0, #0x0
  4290d4:	b.eq	429130 <ferror@plt+0x24540>  // b.none
  4290d8:	adrp	x0, 462000 <program_name+0xfa8>
  4290dc:	add	x0, x0, #0xc40
  4290e0:	ldr	w0, [x0]
  4290e4:	sub	w1, w0, #0x1
  4290e8:	adrp	x0, 462000 <program_name+0xfa8>
  4290ec:	add	x0, x0, #0xc40
  4290f0:	str	w1, [x0]
  4290f4:	adrp	x0, 462000 <program_name+0xfa8>
  4290f8:	add	x0, x0, #0xc40
  4290fc:	ldr	w3, [x0]
  429100:	ldr	x2, [sp, #24]
  429104:	adrp	x0, 462000 <program_name+0xfa8>
  429108:	add	x1, x0, #0xc20
  42910c:	sxtw	x0, w3
  429110:	lsl	x0, x0, #5
  429114:	add	x0, x1, x0
  429118:	mov	x3, x0
  42911c:	ldp	x0, x1, [x3]
  429120:	stp	x0, x1, [x2]
  429124:	ldp	x0, x1, [x3, #16]
  429128:	stp	x0, x1, [x2, #16]
  42912c:	b	42968c <ferror@plt+0x24a9c>
  429130:	adrp	x0, 463000 <program_name+0x1fa8>
  429134:	add	x0, x0, #0x598
  429138:	ldr	w1, [x0]
  42913c:	ldr	x0, [sp, #24]
  429140:	str	w1, [x0, #24]
  429144:	bl	428834 <ferror@plt+0x23c44>
  429148:	str	w0, [sp, #40]
  42914c:	ldr	w0, [sp, #40]
  429150:	cmp	w0, #0x20
  429154:	b.eq	429130 <ferror@plt+0x24540>  // b.none
  429158:	ldr	w0, [sp, #40]
  42915c:	cmp	w0, #0x20
  429160:	b.gt	4291e4 <ferror@plt+0x245f4>
  429164:	ldr	w0, [sp, #40]
  429168:	cmp	w0, #0xd
  42916c:	b.eq	429130 <ferror@plt+0x24540>  // b.none
  429170:	ldr	w0, [sp, #40]
  429174:	cmp	w0, #0xd
  429178:	b.gt	4291e4 <ferror@plt+0x245f4>
  42917c:	ldr	w0, [sp, #40]
  429180:	cmp	w0, #0xa
  429184:	b.eq	4291bc <ferror@plt+0x245cc>  // b.none
  429188:	ldr	w0, [sp, #40]
  42918c:	cmp	w0, #0xa
  429190:	b.gt	4291e4 <ferror@plt+0x245f4>
  429194:	ldr	w0, [sp, #40]
  429198:	cmn	w0, #0x1
  42919c:	b.eq	4291b0 <ferror@plt+0x245c0>  // b.none
  4291a0:	ldr	w0, [sp, #40]
  4291a4:	cmp	w0, #0x9
  4291a8:	b.eq	429130 <ferror@plt+0x24540>  // b.none
  4291ac:	b	4291e4 <ferror@plt+0x245f4>
  4291b0:	ldr	x0, [sp, #24]
  4291b4:	str	wzr, [x0]
  4291b8:	b	42968c <ferror@plt+0x24a9c>
  4291bc:	adrp	x0, 462000 <program_name+0xfa8>
  4291c0:	add	x0, x0, #0xc14
  4291c4:	ldr	w1, [x0]
  4291c8:	adrp	x0, 462000 <program_name+0xfa8>
  4291cc:	add	x0, x0, #0xc10
  4291d0:	ldr	w0, [x0]
  4291d4:	cmp	w1, w0
  4291d8:	b.le	429130 <ferror@plt+0x24540>
  4291dc:	bl	407950 <ferror@plt+0x2d60>
  4291e0:	b	429130 <ferror@plt+0x24540>
  4291e4:	ldr	x0, [sp, #24]
  4291e8:	ldr	w1, [x0, #24]
  4291ec:	adrp	x0, 462000 <program_name+0xfa8>
  4291f0:	add	x0, x0, #0xc14
  4291f4:	str	w1, [x0]
  4291f8:	ldr	w0, [sp, #40]
  4291fc:	cmp	w0, #0x7a
  429200:	b.gt	42967c <ferror@plt+0x24a8c>
  429204:	ldr	w0, [sp, #40]
  429208:	cmp	w0, #0x41
  42920c:	b.ge	429274 <ferror@plt+0x24684>  // b.tcont
  429210:	ldr	w0, [sp, #40]
  429214:	cmp	w0, #0x39
  429218:	b.gt	42967c <ferror@plt+0x24a8c>
  42921c:	ldr	w0, [sp, #40]
  429220:	cmp	w0, #0x30
  429224:	b.ge	4292a4 <ferror@plt+0x246b4>  // b.tcont
  429228:	ldr	w0, [sp, #40]
  42922c:	cmp	w0, #0x2c
  429230:	b.eq	42966c <ferror@plt+0x24a7c>  // b.none
  429234:	ldr	w0, [sp, #40]
  429238:	cmp	w0, #0x2c
  42923c:	b.gt	42967c <ferror@plt+0x24a8c>
  429240:	ldr	w0, [sp, #40]
  429244:	cmp	w0, #0x29
  429248:	b.eq	42965c <ferror@plt+0x24a6c>  // b.none
  42924c:	ldr	w0, [sp, #40]
  429250:	cmp	w0, #0x29
  429254:	b.gt	42967c <ferror@plt+0x24a8c>
  429258:	ldr	w0, [sp, #40]
  42925c:	cmp	w0, #0x22
  429260:	b.eq	4294b8 <ferror@plt+0x248c8>  // b.none
  429264:	ldr	w0, [sp, #40]
  429268:	cmp	w0, #0x28
  42926c:	b.eq	42964c <ferror@plt+0x24a5c>  // b.none
  429270:	b	42967c <ferror@plt+0x24a8c>
  429274:	ldr	w0, [sp, #40]
  429278:	sub	w0, w0, #0x41
  42927c:	mov	x1, #0x1                   	// #1
  429280:	lsl	x1, x1, x0
  429284:	mov	x0, #0xffffffff43ffffff    	// #-3154116609
  429288:	movk	x0, #0x3ff, lsl #48
  42928c:	and	x0, x1, x0
  429290:	cmp	x0, #0x0
  429294:	cset	w0, ne  // ne = any
  429298:	and	w0, w0, #0xff
  42929c:	cmp	w0, #0x0
  4292a0:	b.eq	42967c <ferror@plt+0x24a8c>  // b.none
  4292a4:	str	wzr, [sp, #44]
  4292a8:	adrp	x0, 462000 <program_name+0xfa8>
  4292ac:	add	x0, x0, #0xc60
  4292b0:	ldr	w0, [x0]
  4292b4:	ldr	w1, [sp, #44]
  4292b8:	cmp	w1, w0
  4292bc:	b.lt	429318 <ferror@plt+0x24728>  // b.tstop
  4292c0:	adrp	x0, 462000 <program_name+0xfa8>
  4292c4:	add	x0, x0, #0xc60
  4292c8:	ldr	w0, [x0]
  4292cc:	add	w0, w0, #0x5
  4292d0:	lsl	w1, w0, #1
  4292d4:	adrp	x0, 462000 <program_name+0xfa8>
  4292d8:	add	x0, x0, #0xc60
  4292dc:	str	w1, [x0]
  4292e0:	adrp	x0, 462000 <program_name+0xfa8>
  4292e4:	add	x0, x0, #0xc68
  4292e8:	ldr	x2, [x0]
  4292ec:	adrp	x0, 462000 <program_name+0xfa8>
  4292f0:	add	x0, x0, #0xc60
  4292f4:	ldr	w0, [x0]
  4292f8:	sxtw	x0, w0
  4292fc:	mov	x1, x0
  429300:	mov	x0, x2
  429304:	bl	404560 <xrealloc@plt>
  429308:	mov	x1, x0
  42930c:	adrp	x0, 462000 <program_name+0xfa8>
  429310:	add	x0, x0, #0xc68
  429314:	str	x1, [x0]
  429318:	adrp	x0, 462000 <program_name+0xfa8>
  42931c:	add	x0, x0, #0xc68
  429320:	ldr	x1, [x0]
  429324:	ldr	w0, [sp, #44]
  429328:	add	w2, w0, #0x1
  42932c:	str	w2, [sp, #44]
  429330:	sxtw	x0, w0
  429334:	add	x0, x1, x0
  429338:	ldr	w1, [sp, #40]
  42933c:	and	w1, w1, #0xff
  429340:	strb	w1, [x0]
  429344:	bl	428834 <ferror@plt+0x23c44>
  429348:	str	w0, [sp, #40]
  42934c:	ldr	w0, [sp, #40]
  429350:	cmp	w0, #0x39
  429354:	b.gt	42939c <ferror@plt+0x247ac>
  429358:	ldr	w0, [sp, #40]
  42935c:	cmp	w0, #0x30
  429360:	b.ge	4292a8 <ferror@plt+0x246b8>  // b.tcont
  429364:	b	4293b4 <ferror@plt+0x247c4>
  429368:	ldr	w0, [sp, #40]
  42936c:	sub	w0, w0, #0x41
  429370:	mov	x1, #0x1                   	// #1
  429374:	lsl	x1, x1, x0
  429378:	mov	x0, #0xffffffff43ffffff    	// #-3154116609
  42937c:	movk	x0, #0x3ff, lsl #48
  429380:	and	x0, x1, x0
  429384:	cmp	x0, #0x0
  429388:	cset	w0, ne  // ne = any
  42938c:	and	w0, w0, #0xff
  429390:	cmp	w0, #0x0
  429394:	b.ne	4292a8 <ferror@plt+0x246b8>  // b.any
  429398:	b	4293b4 <ferror@plt+0x247c4>
  42939c:	ldr	w0, [sp, #40]
  4293a0:	cmp	w0, #0x7a
  4293a4:	b.gt	4293b4 <ferror@plt+0x247c4>
  4293a8:	ldr	w0, [sp, #40]
  4293ac:	cmp	w0, #0x41
  4293b0:	b.ge	429368 <ferror@plt+0x24778>  // b.tcont
  4293b4:	ldr	w0, [sp, #44]
  4293b8:	cmp	w0, #0x1
  4293bc:	b.ne	4293f4 <ferror@plt+0x24804>  // b.any
  4293c0:	adrp	x0, 462000 <program_name+0xfa8>
  4293c4:	add	x0, x0, #0xc68
  4293c8:	ldr	x0, [x0]
  4293cc:	ldrb	w0, [x0]
  4293d0:	cmp	w0, #0x5f
  4293d4:	b.ne	4293f4 <ferror@plt+0x24804>  // b.any
  4293d8:	ldr	w0, [sp, #40]
  4293dc:	cmp	w0, #0x28
  4293e0:	b.ne	4293f4 <ferror@plt+0x24804>  // b.any
  4293e4:	ldr	x0, [sp, #24]
  4293e8:	mov	w1, #0x4                   	// #4
  4293ec:	str	w1, [x0]
  4293f0:	b	42968c <ferror@plt+0x24a9c>
  4293f4:	ldr	w0, [sp, #40]
  4293f8:	bl	428f04 <ferror@plt+0x24314>
  4293fc:	nop
  429400:	nop
  429404:	adrp	x0, 462000 <program_name+0xfa8>
  429408:	add	x0, x0, #0xc60
  42940c:	ldr	w0, [x0]
  429410:	ldr	w1, [sp, #44]
  429414:	cmp	w1, w0
  429418:	b.lt	429474 <ferror@plt+0x24884>  // b.tstop
  42941c:	adrp	x0, 462000 <program_name+0xfa8>
  429420:	add	x0, x0, #0xc60
  429424:	ldr	w0, [x0]
  429428:	add	w0, w0, #0x5
  42942c:	lsl	w1, w0, #1
  429430:	adrp	x0, 462000 <program_name+0xfa8>
  429434:	add	x0, x0, #0xc60
  429438:	str	w1, [x0]
  42943c:	adrp	x0, 462000 <program_name+0xfa8>
  429440:	add	x0, x0, #0xc68
  429444:	ldr	x2, [x0]
  429448:	adrp	x0, 462000 <program_name+0xfa8>
  42944c:	add	x0, x0, #0xc60
  429450:	ldr	w0, [x0]
  429454:	sxtw	x0, w0
  429458:	mov	x1, x0
  42945c:	mov	x0, x2
  429460:	bl	404560 <xrealloc@plt>
  429464:	mov	x1, x0
  429468:	adrp	x0, 462000 <program_name+0xfa8>
  42946c:	add	x0, x0, #0xc68
  429470:	str	x1, [x0]
  429474:	adrp	x0, 462000 <program_name+0xfa8>
  429478:	add	x0, x0, #0xc68
  42947c:	ldr	x1, [x0]
  429480:	ldrsw	x0, [sp, #44]
  429484:	add	x0, x1, x0
  429488:	strb	wzr, [x0]
  42948c:	adrp	x0, 462000 <program_name+0xfa8>
  429490:	add	x0, x0, #0xc68
  429494:	ldr	x0, [x0]
  429498:	bl	404630 <xstrdup@plt>
  42949c:	mov	x1, x0
  4294a0:	ldr	x0, [sp, #24]
  4294a4:	str	x1, [x0, #8]
  4294a8:	ldr	x0, [sp, #24]
  4294ac:	mov	w1, #0x6                   	// #6
  4294b0:	str	w1, [x0]
  4294b4:	b	42968c <ferror@plt+0x24a9c>
  4294b8:	str	wzr, [sp, #44]
  4294bc:	bl	428f74 <ferror@plt+0x24384>
  4294c0:	str	w0, [sp, #40]
  4294c4:	ldr	w0, [sp, #40]
  4294c8:	cmn	w0, #0x1
  4294cc:	b.eq	42957c <ferror@plt+0x2498c>  // b.none
  4294d0:	ldr	w0, [sp, #40]
  4294d4:	cmp	w0, #0x40a
  4294d8:	b.eq	42957c <ferror@plt+0x2498c>  // b.none
  4294dc:	adrp	x0, 462000 <program_name+0xfa8>
  4294e0:	add	x0, x0, #0xc60
  4294e4:	ldr	w0, [x0]
  4294e8:	ldr	w1, [sp, #44]
  4294ec:	cmp	w1, w0
  4294f0:	b.lt	42954c <ferror@plt+0x2495c>  // b.tstop
  4294f4:	adrp	x0, 462000 <program_name+0xfa8>
  4294f8:	add	x0, x0, #0xc60
  4294fc:	ldr	w0, [x0]
  429500:	add	w0, w0, #0x5
  429504:	lsl	w1, w0, #1
  429508:	adrp	x0, 462000 <program_name+0xfa8>
  42950c:	add	x0, x0, #0xc60
  429510:	str	w1, [x0]
  429514:	adrp	x0, 462000 <program_name+0xfa8>
  429518:	add	x0, x0, #0xc68
  42951c:	ldr	x2, [x0]
  429520:	adrp	x0, 462000 <program_name+0xfa8>
  429524:	add	x0, x0, #0xc60
  429528:	ldr	w0, [x0]
  42952c:	sxtw	x0, w0
  429530:	mov	x1, x0
  429534:	mov	x0, x2
  429538:	bl	404560 <xrealloc@plt>
  42953c:	mov	x1, x0
  429540:	adrp	x0, 462000 <program_name+0xfa8>
  429544:	add	x0, x0, #0xc68
  429548:	str	x1, [x0]
  42954c:	adrp	x0, 462000 <program_name+0xfa8>
  429550:	add	x0, x0, #0xc68
  429554:	ldr	x1, [x0]
  429558:	ldr	w0, [sp, #44]
  42955c:	add	w2, w0, #0x1
  429560:	str	w2, [sp, #44]
  429564:	sxtw	x0, w0
  429568:	add	x0, x1, x0
  42956c:	ldr	w1, [sp, #40]
  429570:	and	w1, w1, #0xff
  429574:	strb	w1, [x0]
  429578:	b	4294bc <ferror@plt+0x248cc>
  42957c:	adrp	x0, 462000 <program_name+0xfa8>
  429580:	add	x0, x0, #0xc60
  429584:	ldr	w0, [x0]
  429588:	ldr	w1, [sp, #44]
  42958c:	cmp	w1, w0
  429590:	b.lt	4295ec <ferror@plt+0x249fc>  // b.tstop
  429594:	adrp	x0, 462000 <program_name+0xfa8>
  429598:	add	x0, x0, #0xc60
  42959c:	ldr	w0, [x0]
  4295a0:	add	w0, w0, #0x5
  4295a4:	lsl	w1, w0, #1
  4295a8:	adrp	x0, 462000 <program_name+0xfa8>
  4295ac:	add	x0, x0, #0xc60
  4295b0:	str	w1, [x0]
  4295b4:	adrp	x0, 462000 <program_name+0xfa8>
  4295b8:	add	x0, x0, #0xc68
  4295bc:	ldr	x2, [x0]
  4295c0:	adrp	x0, 462000 <program_name+0xfa8>
  4295c4:	add	x0, x0, #0xc60
  4295c8:	ldr	w0, [x0]
  4295cc:	sxtw	x0, w0
  4295d0:	mov	x1, x0
  4295d4:	mov	x0, x2
  4295d8:	bl	404560 <xrealloc@plt>
  4295dc:	mov	x1, x0
  4295e0:	adrp	x0, 462000 <program_name+0xfa8>
  4295e4:	add	x0, x0, #0xc68
  4295e8:	str	x1, [x0]
  4295ec:	adrp	x0, 462000 <program_name+0xfa8>
  4295f0:	add	x0, x0, #0xc68
  4295f4:	ldr	x1, [x0]
  4295f8:	ldrsw	x0, [sp, #44]
  4295fc:	add	x0, x1, x0
  429600:	strb	wzr, [x0]
  429604:	adrp	x0, 462000 <program_name+0xfa8>
  429608:	add	x0, x0, #0xc68
  42960c:	ldr	x0, [x0]
  429610:	bl	404630 <xstrdup@plt>
  429614:	mov	x1, x0
  429618:	ldr	x0, [sp, #24]
  42961c:	str	x1, [x0, #8]
  429620:	ldr	x0, [sp, #24]
  429624:	mov	w1, #0x5                   	// #5
  429628:	str	w1, [x0]
  42962c:	adrp	x0, 463000 <program_name+0x1fa8>
  429630:	add	x0, x0, #0x558
  429634:	ldr	x0, [x0]
  429638:	bl	4285bc <ferror@plt+0x239cc>
  42963c:	mov	x1, x0
  429640:	ldr	x0, [sp, #24]
  429644:	str	x1, [x0, #16]
  429648:	b	42968c <ferror@plt+0x24a9c>
  42964c:	ldr	x0, [sp, #24]
  429650:	mov	w1, #0x1                   	// #1
  429654:	str	w1, [x0]
  429658:	b	42968c <ferror@plt+0x24a9c>
  42965c:	ldr	x0, [sp, #24]
  429660:	mov	w1, #0x2                   	// #2
  429664:	str	w1, [x0]
  429668:	b	42968c <ferror@plt+0x24a9c>
  42966c:	ldr	x0, [sp, #24]
  429670:	mov	w1, #0x3                   	// #3
  429674:	str	w1, [x0]
  429678:	b	42968c <ferror@plt+0x24a9c>
  42967c:	ldr	x0, [sp, #24]
  429680:	mov	w1, #0x7                   	// #7
  429684:	str	w1, [x0]
  429688:	nop
  42968c:	ldp	x29, x30, [sp], #48
  429690:	ret
  429694:	stp	x29, x30, [sp, #-32]!
  429698:	mov	x29, sp
  42969c:	str	x0, [sp, #24]
  4296a0:	ldr	x0, [sp, #24]
  4296a4:	ldr	w0, [x0]
  4296a8:	cmp	w0, #0x0
  4296ac:	b.eq	429714 <ferror@plt+0x24b24>  // b.none
  4296b0:	adrp	x0, 462000 <program_name+0xfa8>
  4296b4:	add	x0, x0, #0xc40
  4296b8:	ldr	w0, [x0]
  4296bc:	cmp	w0, #0x1
  4296c0:	b.ne	4296c8 <ferror@plt+0x24ad8>  // b.any
  4296c4:	bl	4047b0 <abort@plt>
  4296c8:	adrp	x0, 462000 <program_name+0xfa8>
  4296cc:	add	x0, x0, #0xc40
  4296d0:	ldr	w0, [x0]
  4296d4:	add	w2, w0, #0x1
  4296d8:	adrp	x1, 462000 <program_name+0xfa8>
  4296dc:	add	x1, x1, #0xc40
  4296e0:	str	w2, [x1]
  4296e4:	adrp	x1, 462000 <program_name+0xfa8>
  4296e8:	add	x1, x1, #0xc20
  4296ec:	sxtw	x0, w0
  4296f0:	lsl	x0, x0, #5
  4296f4:	add	x1, x1, x0
  4296f8:	ldr	x0, [sp, #24]
  4296fc:	mov	x2, x1
  429700:	mov	x3, x0
  429704:	ldp	x0, x1, [x3]
  429708:	stp	x0, x1, [x2]
  42970c:	ldp	x0, x1, [x3, #16]
  429710:	stp	x0, x1, [x2, #16]
  429714:	nop
  429718:	ldp	x29, x30, [sp], #32
  42971c:	ret
  429720:	stp	x29, x30, [sp, #-96]!
  429724:	mov	x29, sp
  429728:	str	x19, [sp, #16]
  42972c:	str	x0, [sp, #40]
  429730:	ldr	x0, [sp, #40]
  429734:	bl	4290b8 <ferror@plt+0x244c8>
  429738:	ldr	x0, [sp, #40]
  42973c:	ldr	w0, [x0]
  429740:	cmp	w0, #0x5
  429744:	b.ne	4297d4 <ferror@plt+0x24be4>  // b.any
  429748:	add	x0, sp, #0x38
  42974c:	bl	4290b8 <ferror@plt+0x244c8>
  429750:	ldr	w0, [sp, #56]
  429754:	cmp	w0, #0x5
  429758:	b.eq	429768 <ferror@plt+0x24b78>  // b.none
  42975c:	add	x0, sp, #0x38
  429760:	bl	429694 <ferror@plt+0x24aa4>
  429764:	b	4297d8 <ferror@plt+0x24be8>
  429768:	ldr	x0, [sp, #40]
  42976c:	ldr	x0, [x0, #8]
  429770:	bl	404280 <strlen@plt>
  429774:	str	x0, [sp, #88]
  429778:	ldr	x0, [sp, #40]
  42977c:	ldr	x19, [x0, #8]
  429780:	ldr	x0, [sp, #64]
  429784:	bl	404280 <strlen@plt>
  429788:	mov	x1, x0
  42978c:	ldr	x0, [sp, #88]
  429790:	add	x0, x1, x0
  429794:	add	x0, x0, #0x1
  429798:	mov	x1, x0
  42979c:	mov	x0, x19
  4297a0:	bl	404560 <xrealloc@plt>
  4297a4:	mov	x1, x0
  4297a8:	ldr	x0, [sp, #40]
  4297ac:	str	x1, [x0, #8]
  4297b0:	ldr	x0, [sp, #40]
  4297b4:	ldr	x1, [x0, #8]
  4297b8:	ldr	x0, [sp, #88]
  4297bc:	add	x0, x1, x0
  4297c0:	ldr	x1, [sp, #64]
  4297c4:	bl	4049e0 <strcpy@plt>
  4297c8:	add	x0, sp, #0x38
  4297cc:	bl	429058 <ferror@plt+0x24468>
  4297d0:	b	429748 <ferror@plt+0x24b58>
  4297d4:	nop
  4297d8:	ldr	x19, [sp, #16]
  4297dc:	ldp	x29, x30, [sp], #96
  4297e0:	ret
  4297e4:	sub	sp, sp, #0xb0
  4297e8:	stp	x29, x30, [sp, #16]
  4297ec:	add	x29, sp, #0x10
  4297f0:	stp	x19, x20, [sp, #32]
  4297f4:	str	x0, [sp, #72]
  4297f8:	str	w1, [sp, #64]
  4297fc:	stp	x2, x3, [sp, #48]
  429800:	strb	w4, [sp, #71]
  429804:	str	wzr, [sp, #168]
  429808:	str	xzr, [sp, #160]
  42980c:	adrp	x0, 460000 <default_parse_debrief>
  429810:	add	x0, x0, #0xd58
  429814:	ldp	x0, x1, [x0]
  429818:	stp	x0, x1, [sp, #144]
  42981c:	add	x0, sp, #0x30
  429820:	bl	40a264 <ferror@plt+0x5674>
  429824:	mov	w1, w0
  429828:	ldr	w0, [sp, #64]
  42982c:	bl	40a178 <ferror@plt+0x5588>
  429830:	str	w0, [sp, #136]
  429834:	ldrb	w0, [sp, #71]
  429838:	str	w0, [sp, #172]
  42983c:	ldrb	w0, [sp, #71]
  429840:	cmp	w0, #0x0
  429844:	b.eq	429854 <ferror@plt+0x24c64>  // b.none
  429848:	add	x0, sp, #0x58
  42984c:	bl	429720 <ferror@plt+0x24b30>
  429850:	b	42985c <ferror@plt+0x24c6c>
  429854:	add	x0, sp, #0x58
  429858:	bl	4290b8 <ferror@plt+0x244c8>
  42985c:	ldr	w0, [sp, #88]
  429860:	cmp	w0, #0x7
  429864:	b.eq	429acc <ferror@plt+0x24edc>  // b.none
  429868:	cmp	w0, #0x7
  42986c:	b.hi	429aec <ferror@plt+0x24efc>  // b.pmore
  429870:	cmp	w0, #0x6
  429874:	b.eq	4299fc <ferror@plt+0x24e0c>  // b.none
  429878:	cmp	w0, #0x6
  42987c:	b.hi	429aec <ferror@plt+0x24efc>  // b.pmore
  429880:	cmp	w0, #0x5
  429884:	b.eq	429914 <ferror@plt+0x24d24>  // b.none
  429888:	cmp	w0, #0x5
  42988c:	b.hi	429aec <ferror@plt+0x24efc>  // b.pmore
  429890:	cmp	w0, #0x4
  429894:	b.eq	4298d4 <ferror@plt+0x24ce4>  // b.none
  429898:	cmp	w0, #0x4
  42989c:	b.hi	429aec <ferror@plt+0x24efc>  // b.pmore
  4298a0:	cmp	w0, #0x3
  4298a4:	b.eq	429a84 <ferror@plt+0x24e94>  // b.none
  4298a8:	cmp	w0, #0x3
  4298ac:	b.hi	429aec <ferror@plt+0x24efc>  // b.pmore
  4298b0:	cmp	w0, #0x2
  4298b4:	b.eq	429a7c <ferror@plt+0x24e8c>  // b.none
  4298b8:	cmp	w0, #0x2
  4298bc:	b.hi	429aec <ferror@plt+0x24efc>  // b.pmore
  4298c0:	cmp	w0, #0x0
  4298c4:	b.eq	429ae4 <ferror@plt+0x24ef4>  // b.none
  4298c8:	cmp	w0, #0x1
  4298cc:	b.eq	429a3c <ferror@plt+0x24e4c>  // b.none
  4298d0:	b	429aec <ferror@plt+0x24efc>
  4298d4:	mov	w4, #0x1                   	// #1
  4298d8:	ldp	x2, x3, [sp, #144]
  4298dc:	ldr	w1, [sp, #136]
  4298e0:	ldr	x0, [sp, #72]
  4298e4:	bl	4297e4 <ferror@plt+0x24bf4>
  4298e8:	and	w0, w0, #0xff
  4298ec:	cmp	w0, #0x0
  4298f0:	b.eq	4298fc <ferror@plt+0x24d0c>  // b.none
  4298f4:	mov	w0, #0x1                   	// #1
  4298f8:	b	429af4 <ferror@plt+0x24f04>
  4298fc:	adrp	x0, 460000 <default_parse_debrief>
  429900:	add	x0, x0, #0xd38
  429904:	ldp	x0, x1, [x0]
  429908:	stp	x0, x1, [sp, #144]
  42990c:	str	wzr, [sp, #172]
  429910:	b	429af0 <ferror@plt+0x24f00>
  429914:	ldr	w0, [sp, #172]
  429918:	cmp	w0, #0x1
  42991c:	b.ne	4299dc <ferror@plt+0x24dec>  // b.any
  429920:	adrp	x0, 463000 <program_name+0x1fa8>
  429924:	add	x0, x0, #0x588
  429928:	ldr	x0, [x0]
  42992c:	str	x0, [sp, #120]
  429930:	ldr	w0, [sp, #112]
  429934:	sxtw	x0, w0
  429938:	str	x0, [sp, #128]
  42993c:	ldr	w0, [sp, #168]
  429940:	cmp	w0, #0x0
  429944:	b.ne	429994 <ferror@plt+0x24da4>  // b.any
  429948:	ldr	x0, [sp, #96]
  42994c:	ldr	x2, [sp, #104]
  429950:	add	x1, sp, #0x78
  429954:	strb	wzr, [sp]
  429958:	mov	x7, x2
  42995c:	mov	x6, #0x0                   	// #0
  429960:	mov	x5, x1
  429964:	ldr	w4, [sp, #136]
  429968:	mov	w3, #0x0                   	// #0
  42996c:	mov	x2, x0
  429970:	mov	x1, #0x0                   	// #0
  429974:	ldr	x0, [sp, #72]
  429978:	bl	40ce94 <ferror@plt+0x82a4>
  42997c:	str	x0, [sp, #160]
  429980:	mov	w0, #0x1                   	// #1
  429984:	str	w0, [sp, #168]
  429988:	mov	w0, #0x2                   	// #2
  42998c:	str	w0, [sp, #172]
  429990:	b	4299d0 <ferror@plt+0x24de0>
  429994:	ldr	x0, [sp, #160]
  429998:	cmp	x0, #0x0
  42999c:	b.eq	4299cc <ferror@plt+0x24ddc>  // b.none
  4299a0:	ldr	x0, [sp, #96]
  4299a4:	ldr	x2, [sp, #104]
  4299a8:	add	x1, sp, #0x78
  4299ac:	mov	w6, #0x0                   	// #0
  4299b0:	mov	x5, x2
  4299b4:	mov	x4, x1
  4299b8:	ldr	w3, [sp, #136]
  4299bc:	mov	w2, #0x0                   	// #0
  4299c0:	mov	x1, x0
  4299c4:	ldr	x0, [sp, #160]
  4299c8:	bl	40dba4 <ferror@plt+0x8fb4>
  4299cc:	str	wzr, [sp, #172]
  4299d0:	ldr	x0, [sp, #104]
  4299d4:	bl	4285f0 <ferror@plt+0x23a00>
  4299d8:	b	4299e8 <ferror@plt+0x24df8>
  4299dc:	add	x0, sp, #0x58
  4299e0:	bl	429058 <ferror@plt+0x24468>
  4299e4:	str	wzr, [sp, #172]
  4299e8:	adrp	x0, 460000 <default_parse_debrief>
  4299ec:	add	x0, x0, #0xd38
  4299f0:	ldp	x0, x1, [x0]
  4299f4:	stp	x0, x1, [sp, #144]
  4299f8:	b	429af0 <ferror@plt+0x24f00>
  4299fc:	adrp	x0, 462000 <program_name+0xfa8>
  429a00:	add	x0, x0, #0xc48
  429a04:	ldr	x19, [x0]
  429a08:	ldr	x20, [sp, #96]
  429a0c:	ldr	x0, [sp, #96]
  429a10:	bl	404280 <strlen@plt>
  429a14:	mov	x2, x0
  429a18:	mov	x1, x20
  429a1c:	mov	x0, x19
  429a20:	bl	40a32c <ferror@plt+0x573c>
  429a24:	bl	40a240 <ferror@plt+0x5650>
  429a28:	stp	x0, x1, [sp, #144]
  429a2c:	add	x0, sp, #0x58
  429a30:	bl	429058 <ferror@plt+0x24468>
  429a34:	str	wzr, [sp, #172]
  429a38:	b	429af0 <ferror@plt+0x24f00>
  429a3c:	mov	w4, #0x0                   	// #0
  429a40:	ldp	x2, x3, [sp, #144]
  429a44:	ldr	w1, [sp, #136]
  429a48:	ldr	x0, [sp, #72]
  429a4c:	bl	4297e4 <ferror@plt+0x24bf4>
  429a50:	and	w0, w0, #0xff
  429a54:	cmp	w0, #0x0
  429a58:	b.eq	429a64 <ferror@plt+0x24e74>  // b.none
  429a5c:	mov	w0, #0x1                   	// #1
  429a60:	b	429af4 <ferror@plt+0x24f04>
  429a64:	adrp	x0, 460000 <default_parse_debrief>
  429a68:	add	x0, x0, #0xd38
  429a6c:	ldp	x0, x1, [x0]
  429a70:	stp	x0, x1, [sp, #144]
  429a74:	str	wzr, [sp, #172]
  429a78:	b	429af0 <ferror@plt+0x24f00>
  429a7c:	mov	w0, #0x0                   	// #0
  429a80:	b	429af4 <ferror@plt+0x24f04>
  429a84:	ldr	w0, [sp, #172]
  429a88:	cmp	w0, #0x2
  429a8c:	b.ne	429a9c <ferror@plt+0x24eac>  // b.any
  429a90:	mov	w0, #0x1                   	// #1
  429a94:	str	w0, [sp, #172]
  429a98:	b	429aa0 <ferror@plt+0x24eb0>
  429a9c:	str	wzr, [sp, #172]
  429aa0:	add	x0, sp, #0x30
  429aa4:	bl	40a264 <ferror@plt+0x5674>
  429aa8:	mov	w1, w0
  429aac:	ldr	w0, [sp, #64]
  429ab0:	bl	40a178 <ferror@plt+0x5588>
  429ab4:	str	w0, [sp, #136]
  429ab8:	adrp	x0, 460000 <default_parse_debrief>
  429abc:	add	x0, x0, #0xd58
  429ac0:	ldp	x0, x1, [x0]
  429ac4:	stp	x0, x1, [sp, #144]
  429ac8:	b	429af0 <ferror@plt+0x24f00>
  429acc:	adrp	x0, 460000 <default_parse_debrief>
  429ad0:	add	x0, x0, #0xd38
  429ad4:	ldp	x0, x1, [x0]
  429ad8:	stp	x0, x1, [sp, #144]
  429adc:	str	wzr, [sp, #172]
  429ae0:	b	429af0 <ferror@plt+0x24f00>
  429ae4:	mov	w0, #0x1                   	// #1
  429ae8:	b	429af4 <ferror@plt+0x24f04>
  429aec:	bl	4047b0 <abort@plt>
  429af0:	b	42983c <ferror@plt+0x24c4c>
  429af4:	ldp	x19, x20, [sp, #32]
  429af8:	ldp	x29, x30, [sp, #16]
  429afc:	add	sp, sp, #0xb0
  429b00:	ret
  429b04:	stp	x29, x30, [sp, #-80]!
  429b08:	mov	x29, sp
  429b0c:	str	x0, [sp, #56]
  429b10:	str	x1, [sp, #48]
  429b14:	str	x2, [sp, #40]
  429b18:	str	x3, [sp, #32]
  429b1c:	str	x4, [sp, #24]
  429b20:	ldr	x0, [sp, #24]
  429b24:	ldr	x0, [x0]
  429b28:	ldr	x0, [x0]
  429b2c:	ldr	x0, [x0, #8]
  429b30:	str	x0, [sp, #72]
  429b34:	adrp	x0, 462000 <program_name+0xfa8>
  429b38:	add	x0, x0, #0xc08
  429b3c:	ldr	x1, [sp, #56]
  429b40:	str	x1, [x0]
  429b44:	adrp	x0, 463000 <program_name+0x1fa8>
  429b48:	add	x0, x0, #0x590
  429b4c:	ldr	x1, [sp, #48]
  429b50:	str	x1, [x0]
  429b54:	ldr	x0, [sp, #40]
  429b58:	bl	404630 <xstrdup@plt>
  429b5c:	mov	x1, x0
  429b60:	adrp	x0, 463000 <program_name+0x1fa8>
  429b64:	add	x0, x0, #0x588
  429b68:	str	x1, [x0]
  429b6c:	adrp	x0, 463000 <program_name+0x1fa8>
  429b70:	add	x0, x0, #0x598
  429b74:	mov	w1, #0x1                   	// #1
  429b78:	str	w1, [x0]
  429b7c:	adrp	x0, 462000 <program_name+0xfa8>
  429b80:	add	x0, x0, #0xc00
  429b84:	str	wzr, [x0]
  429b88:	adrp	x0, 462000 <program_name+0xfa8>
  429b8c:	add	x0, x0, #0xc10
  429b90:	mov	w1, #0xffffffff            	// #-1
  429b94:	str	w1, [x0]
  429b98:	adrp	x0, 462000 <program_name+0xfa8>
  429b9c:	add	x0, x0, #0xc14
  429ba0:	mov	w1, #0xffffffff            	// #-1
  429ba4:	str	w1, [x0]
  429ba8:	adrp	x0, 462000 <program_name+0xfa8>
  429bac:	add	x0, x0, #0xc48
  429bb0:	ldr	x1, [sp, #32]
  429bb4:	str	x1, [x0]
  429bb8:	nop
  429bbc:	adrp	x0, 460000 <default_parse_debrief>
  429bc0:	add	x1, x0, #0xd38
  429bc4:	adrp	x0, 461000 <sentence_end_required_spaces>
  429bc8:	add	x0, x0, #0xb10
  429bcc:	mov	w4, #0x0                   	// #0
  429bd0:	ldp	x2, x3, [x1]
  429bd4:	ldr	w1, [x0]
  429bd8:	ldr	x0, [sp, #72]
  429bdc:	bl	4297e4 <ferror@plt+0x24bf4>
  429be0:	and	w0, w0, #0xff
  429be4:	eor	w0, w0, #0x1
  429be8:	and	w0, w0, #0xff
  429bec:	cmp	w0, #0x0
  429bf0:	b.ne	429bbc <ferror@plt+0x24fcc>  // b.any
  429bf4:	adrp	x0, 462000 <program_name+0xfa8>
  429bf8:	add	x0, x0, #0xc08
  429bfc:	str	xzr, [x0]
  429c00:	adrp	x0, 463000 <program_name+0x1fa8>
  429c04:	add	x0, x0, #0x590
  429c08:	str	xzr, [x0]
  429c0c:	adrp	x0, 463000 <program_name+0x1fa8>
  429c10:	add	x0, x0, #0x588
  429c14:	str	xzr, [x0]
  429c18:	adrp	x0, 463000 <program_name+0x1fa8>
  429c1c:	add	x0, x0, #0x598
  429c20:	str	wzr, [x0]
  429c24:	adrp	x0, 462000 <program_name+0xfa8>
  429c28:	add	x0, x0, #0xc00
  429c2c:	str	wzr, [x0]
  429c30:	nop
  429c34:	ldp	x29, x30, [sp], #80
  429c38:	ret
  429c3c:	adrp	x0, 462000 <program_name+0xfa8>
  429c40:	add	x0, x0, #0xc70
  429c44:	mov	w1, #0x1                   	// #1
  429c48:	strb	w1, [x0]
  429c4c:	nop
  429c50:	ret
  429c54:	stp	x29, x30, [sp, #-96]!
  429c58:	mov	x29, sp
  429c5c:	str	x0, [sp, #24]
  429c60:	ldr	x0, [sp, #24]
  429c64:	cmp	x0, #0x0
  429c68:	b.ne	429c7c <ferror@plt+0x2508c>  // b.any
  429c6c:	adrp	x0, 460000 <default_parse_debrief>
  429c70:	add	x0, x0, #0xdf0
  429c74:	strb	wzr, [x0]
  429c78:	b	429d28 <ferror@plt+0x25138>
  429c7c:	adrp	x0, 462000 <program_name+0xfa8>
  429c80:	add	x0, x0, #0xc78
  429c84:	ldr	x0, [x0, #24]
  429c88:	cmp	x0, #0x0
  429c8c:	b.ne	429ca0 <ferror@plt+0x250b0>  // b.any
  429c90:	mov	x1, #0x64                  	// #100
  429c94:	adrp	x0, 462000 <program_name+0xfa8>
  429c98:	add	x0, x0, #0xc78
  429c9c:	bl	404370 <hash_init@plt>
  429ca0:	add	x1, sp, #0x28
  429ca4:	add	x0, sp, #0x58
  429ca8:	mov	x2, x1
  429cac:	mov	x1, x0
  429cb0:	ldr	x0, [sp, #24]
  429cb4:	bl	40a8b8 <ferror@plt+0x5cc8>
  429cb8:	ldr	x1, [sp, #88]
  429cbc:	ldr	x0, [sp, #24]
  429cc0:	sub	x0, x1, x0
  429cc4:	cmp	x0, #0x1
  429cc8:	b.le	429cfc <ferror@plt+0x2510c>
  429ccc:	ldr	x0, [sp, #24]
  429cd0:	ldrb	w0, [x0]
  429cd4:	cmp	w0, #0x3a
  429cd8:	b.ne	429cfc <ferror@plt+0x2510c>  // b.any
  429cdc:	ldr	x0, [sp, #24]
  429ce0:	add	x0, x0, #0x1
  429ce4:	ldrb	w0, [x0]
  429ce8:	cmp	w0, #0x3a
  429cec:	b.ne	429cfc <ferror@plt+0x2510c>  // b.any
  429cf0:	ldr	x0, [sp, #24]
  429cf4:	add	x0, x0, #0x2
  429cf8:	str	x0, [sp, #24]
  429cfc:	ldr	x1, [sp, #88]
  429d00:	ldr	x0, [sp, #24]
  429d04:	sub	x0, x1, x0
  429d08:	mov	x1, x0
  429d0c:	add	x0, sp, #0x28
  429d10:	mov	x3, x0
  429d14:	mov	x2, x1
  429d18:	ldr	x1, [sp, #24]
  429d1c:	adrp	x0, 462000 <program_name+0xfa8>
  429d20:	add	x0, x0, #0xc78
  429d24:	bl	40ae20 <ferror@plt+0x6230>
  429d28:	nop
  429d2c:	ldp	x29, x30, [sp], #96
  429d30:	ret
  429d34:	stp	x29, x30, [sp, #-16]!
  429d38:	mov	x29, sp
  429d3c:	adrp	x0, 460000 <default_parse_debrief>
  429d40:	add	x0, x0, #0xdf0
  429d44:	ldrb	w0, [x0]
  429d48:	cmp	w0, #0x0
  429d4c:	b.eq	429d68 <ferror@plt+0x25178>  // b.none
  429d50:	adrp	x0, 447000 <ferror@plt+0x42410>
  429d54:	add	x0, x0, #0x958
  429d58:	bl	429c54 <ferror@plt+0x25064>
  429d5c:	adrp	x0, 460000 <default_parse_debrief>
  429d60:	add	x0, x0, #0xdf0
  429d64:	strb	wzr, [x0]
  429d68:	nop
  429d6c:	ldp	x29, x30, [sp], #16
  429d70:	ret
  429d74:	stp	x29, x30, [sp, #-16]!
  429d78:	mov	x29, sp
  429d7c:	adrp	x0, 447000 <ferror@plt+0x42410>
  429d80:	add	x0, x0, #0x968
  429d84:	bl	406ea4 <ferror@plt+0x22b4>
  429d88:	adrp	x0, 447000 <ferror@plt+0x42410>
  429d8c:	add	x0, x0, #0x988
  429d90:	bl	406ea4 <ferror@plt+0x22b4>
  429d94:	nop
  429d98:	ldp	x29, x30, [sp], #16
  429d9c:	ret
  429da0:	stp	x29, x30, [sp, #-48]!
  429da4:	mov	x29, sp
  429da8:	str	x19, [sp, #16]
  429dac:	adrp	x0, 462000 <program_name+0xfa8>
  429db0:	add	x0, x0, #0xcf0
  429db4:	ldr	x0, [x0]
  429db8:	bl	4046e0 <getc@plt>
  429dbc:	str	w0, [sp, #44]
  429dc0:	ldr	w0, [sp, #44]
  429dc4:	cmn	w0, #0x1
  429dc8:	b.ne	429e20 <ferror@plt+0x25230>  // b.any
  429dcc:	adrp	x0, 462000 <program_name+0xfa8>
  429dd0:	add	x0, x0, #0xcf0
  429dd4:	ldr	x0, [x0]
  429dd8:	bl	404bf0 <ferror@plt>
  429ddc:	cmp	w0, #0x0
  429de0:	b.eq	429e48 <ferror@plt+0x25258>  // b.none
  429de4:	bl	404b10 <__errno_location@plt>
  429de8:	ldr	w19, [x0]
  429dec:	adrp	x0, 447000 <ferror@plt+0x42410>
  429df0:	add	x0, x0, #0x9a0
  429df4:	bl	404b80 <gettext@plt>
  429df8:	mov	x1, x0
  429dfc:	adrp	x0, 463000 <program_name+0x1fa8>
  429e00:	add	x0, x0, #0x590
  429e04:	ldr	x0, [x0]
  429e08:	mov	x3, x0
  429e0c:	mov	x2, x1
  429e10:	mov	w1, w19
  429e14:	mov	w0, #0x1                   	// #1
  429e18:	bl	4042f0 <error@plt>
  429e1c:	b	429e48 <ferror@plt+0x25258>
  429e20:	ldr	w0, [sp, #44]
  429e24:	cmp	w0, #0xa
  429e28:	b.ne	429e48 <ferror@plt+0x25258>  // b.any
  429e2c:	adrp	x0, 463000 <program_name+0x1fa8>
  429e30:	add	x0, x0, #0x598
  429e34:	ldr	w0, [x0]
  429e38:	add	w1, w0, #0x1
  429e3c:	adrp	x0, 463000 <program_name+0x1fa8>
  429e40:	add	x0, x0, #0x598
  429e44:	str	w1, [x0]
  429e48:	ldr	w0, [sp, #44]
  429e4c:	ldr	x19, [sp, #16]
  429e50:	ldp	x29, x30, [sp], #48
  429e54:	ret
  429e58:	stp	x29, x30, [sp, #-32]!
  429e5c:	mov	x29, sp
  429e60:	str	w0, [sp, #28]
  429e64:	ldr	w0, [sp, #28]
  429e68:	cmp	w0, #0xa
  429e6c:	b.ne	429e8c <ferror@plt+0x2529c>  // b.any
  429e70:	adrp	x0, 463000 <program_name+0x1fa8>
  429e74:	add	x0, x0, #0x598
  429e78:	ldr	w0, [x0]
  429e7c:	sub	w1, w0, #0x1
  429e80:	adrp	x0, 463000 <program_name+0x1fa8>
  429e84:	add	x0, x0, #0x598
  429e88:	str	w1, [x0]
  429e8c:	adrp	x0, 462000 <program_name+0xfa8>
  429e90:	add	x0, x0, #0xcf0
  429e94:	ldr	x0, [x0]
  429e98:	mov	x1, x0
  429e9c:	ldr	w0, [sp, #28]
  429ea0:	bl	404900 <ungetc@plt>
  429ea4:	nop
  429ea8:	ldp	x29, x30, [sp], #32
  429eac:	ret
  429eb0:	stp	x29, x30, [sp, #-32]!
  429eb4:	mov	x29, sp
  429eb8:	adrp	x0, 462000 <program_name+0xfa8>
  429ebc:	add	x0, x0, #0xcfc
  429ec0:	ldr	w0, [x0]
  429ec4:	cmp	w0, #0x0
  429ec8:	b.eq	429f44 <ferror@plt+0x25354>  // b.none
  429ecc:	adrp	x0, 462000 <program_name+0xfa8>
  429ed0:	add	x0, x0, #0xcfc
  429ed4:	ldr	w0, [x0]
  429ed8:	sub	w1, w0, #0x1
  429edc:	adrp	x0, 462000 <program_name+0xfa8>
  429ee0:	add	x0, x0, #0xcfc
  429ee4:	str	w1, [x0]
  429ee8:	adrp	x0, 462000 <program_name+0xfa8>
  429eec:	add	x0, x0, #0xcfc
  429ef0:	ldr	w1, [x0]
  429ef4:	adrp	x0, 462000 <program_name+0xfa8>
  429ef8:	add	x0, x0, #0xcf8
  429efc:	sxtw	x1, w1
  429f00:	ldr	w0, [x0, x1, lsl #2]
  429f04:	str	w0, [sp, #28]
  429f08:	ldr	w0, [sp, #28]
  429f0c:	cmp	w0, #0xa
  429f10:	b.eq	429f20 <ferror@plt+0x25330>  // b.none
  429f14:	ldr	w0, [sp, #28]
  429f18:	cmp	w0, #0x120
  429f1c:	b.ne	429f3c <ferror@plt+0x2534c>  // b.any
  429f20:	adrp	x0, 463000 <program_name+0x1fa8>
  429f24:	add	x0, x0, #0x598
  429f28:	ldr	w0, [x0]
  429f2c:	add	w1, w0, #0x1
  429f30:	adrp	x0, 463000 <program_name+0x1fa8>
  429f34:	add	x0, x0, #0x598
  429f38:	str	w1, [x0]
  429f3c:	ldr	w0, [sp, #28]
  429f40:	b	429fd0 <ferror@plt+0x253e0>
  429f44:	bl	429da0 <ferror@plt+0x251b0>
  429f48:	str	w0, [sp, #28]
  429f4c:	ldr	w0, [sp, #28]
  429f50:	cmp	w0, #0x5c
  429f54:	b.eq	429f60 <ferror@plt+0x25370>  // b.none
  429f58:	ldr	w0, [sp, #28]
  429f5c:	b	429fd0 <ferror@plt+0x253e0>
  429f60:	bl	429da0 <ferror@plt+0x251b0>
  429f64:	str	w0, [sp, #28]
  429f68:	ldr	w0, [sp, #28]
  429f6c:	cmp	w0, #0xa
  429f70:	b.eq	429f90 <ferror@plt+0x253a0>  // b.none
  429f74:	ldr	w0, [sp, #28]
  429f78:	cmn	w0, #0x1
  429f7c:	b.eq	429f88 <ferror@plt+0x25398>  // b.none
  429f80:	ldr	w0, [sp, #28]
  429f84:	bl	429e58 <ferror@plt+0x25268>
  429f88:	mov	w0, #0x5c                  	// #92
  429f8c:	b	429fd0 <ferror@plt+0x253e0>
  429f90:	bl	429da0 <ferror@plt+0x251b0>
  429f94:	str	w0, [sp, #28]
  429f98:	ldr	w0, [sp, #28]
  429f9c:	cmp	w0, #0x20
  429fa0:	b.eq	429f90 <ferror@plt+0x253a0>  // b.none
  429fa4:	ldr	w0, [sp, #28]
  429fa8:	cmp	w0, #0x9
  429fac:	b.ne	429fb4 <ferror@plt+0x253c4>  // b.any
  429fb0:	b	429f90 <ferror@plt+0x253a0>
  429fb4:	nop
  429fb8:	ldr	w0, [sp, #28]
  429fbc:	cmn	w0, #0x1
  429fc0:	b.eq	429fcc <ferror@plt+0x253dc>  // b.none
  429fc4:	ldr	w0, [sp, #28]
  429fc8:	bl	429e58 <ferror@plt+0x25268>
  429fcc:	mov	w0, #0x120                 	// #288
  429fd0:	ldp	x29, x30, [sp], #32
  429fd4:	ret
  429fd8:	stp	x29, x30, [sp, #-32]!
  429fdc:	mov	x29, sp
  429fe0:	str	w0, [sp, #28]
  429fe4:	ldr	w0, [sp, #28]
  429fe8:	cmp	w0, #0x120
  429fec:	b.eq	42a014 <ferror@plt+0x25424>  // b.none
  429ff0:	ldr	w0, [sp, #28]
  429ff4:	cmp	w0, #0x120
  429ff8:	b.gt	42a030 <ferror@plt+0x25440>
  429ffc:	ldr	w0, [sp, #28]
  42a000:	cmn	w0, #0x1
  42a004:	b.eq	42a07c <ferror@plt+0x2548c>  // b.none
  42a008:	ldr	w0, [sp, #28]
  42a00c:	cmp	w0, #0xa
  42a010:	b.ne	42a030 <ferror@plt+0x25440>  // b.any
  42a014:	adrp	x0, 463000 <program_name+0x1fa8>
  42a018:	add	x0, x0, #0x598
  42a01c:	ldr	w0, [x0]
  42a020:	sub	w1, w0, #0x1
  42a024:	adrp	x0, 463000 <program_name+0x1fa8>
  42a028:	add	x0, x0, #0x598
  42a02c:	str	w1, [x0]
  42a030:	adrp	x0, 462000 <program_name+0xfa8>
  42a034:	add	x0, x0, #0xcfc
  42a038:	ldr	w0, [x0]
  42a03c:	cmp	w0, #0x1
  42a040:	b.ne	42a048 <ferror@plt+0x25458>  // b.any
  42a044:	bl	4047b0 <abort@plt>
  42a048:	adrp	x0, 462000 <program_name+0xfa8>
  42a04c:	add	x0, x0, #0xcfc
  42a050:	ldr	w0, [x0]
  42a054:	add	w2, w0, #0x1
  42a058:	adrp	x1, 462000 <program_name+0xfa8>
  42a05c:	add	x1, x1, #0xcfc
  42a060:	str	w2, [x1]
  42a064:	adrp	x1, 462000 <program_name+0xfa8>
  42a068:	add	x1, x1, #0xcf8
  42a06c:	sxtw	x0, w0
  42a070:	ldr	w2, [sp, #28]
  42a074:	str	w2, [x1, x0, lsl #2]
  42a078:	b	42a080 <ferror@plt+0x25490>
  42a07c:	nop
  42a080:	nop
  42a084:	ldp	x29, x30, [sp], #32
  42a088:	ret
  42a08c:	sub	sp, sp, #0x10
  42a090:	adrp	x0, 462000 <program_name+0xfa8>
  42a094:	add	x0, x0, #0xd0c
  42a098:	ldr	w0, [x0]
  42a09c:	str	w0, [sp, #12]
  42a0a0:	adrp	x0, 462000 <program_name+0xfa8>
  42a0a4:	add	x0, x0, #0xd0c
  42a0a8:	mov	w1, #0x1                   	// #1
  42a0ac:	str	w1, [x0]
  42a0b0:	ldr	w0, [sp, #12]
  42a0b4:	add	sp, sp, #0x10
  42a0b8:	ret
  42a0bc:	sub	sp, sp, #0x10
  42a0c0:	str	w0, [sp, #12]
  42a0c4:	adrp	x0, 462000 <program_name+0xfa8>
  42a0c8:	add	x0, x0, #0xd0c
  42a0cc:	ldr	w1, [sp, #12]
  42a0d0:	str	w1, [x0]
  42a0d4:	nop
  42a0d8:	add	sp, sp, #0x10
  42a0dc:	ret
  42a0e0:	stp	x29, x30, [sp, #-32]!
  42a0e4:	mov	x29, sp
  42a0e8:	adrp	x0, 462000 <program_name+0xfa8>
  42a0ec:	add	x0, x0, #0xd08
  42a0f0:	ldr	w0, [x0]
  42a0f4:	cmp	w0, #0x0
  42a0f8:	b.eq	42a1cc <ferror@plt+0x255dc>  // b.none
  42a0fc:	adrp	x0, 462000 <program_name+0xfa8>
  42a100:	add	x0, x0, #0xd08
  42a104:	ldr	w0, [x0]
  42a108:	sub	w1, w0, #0x1
  42a10c:	adrp	x0, 462000 <program_name+0xfa8>
  42a110:	add	x0, x0, #0xd08
  42a114:	str	w1, [x0]
  42a118:	adrp	x0, 462000 <program_name+0xfa8>
  42a11c:	add	x0, x0, #0xd08
  42a120:	ldr	w1, [x0]
  42a124:	adrp	x0, 462000 <program_name+0xfa8>
  42a128:	add	x0, x0, #0xd00
  42a12c:	sxtw	x1, w1
  42a130:	ldr	w0, [x0, x1, lsl #2]
  42a134:	str	w0, [sp, #28]
  42a138:	ldr	w0, [sp, #28]
  42a13c:	cmp	w0, #0xa
  42a140:	b.eq	42a150 <ferror@plt+0x25560>  // b.none
  42a144:	ldr	w0, [sp, #28]
  42a148:	cmp	w0, #0x120
  42a14c:	b.ne	42a170 <ferror@plt+0x25580>  // b.any
  42a150:	adrp	x0, 463000 <program_name+0x1fa8>
  42a154:	add	x0, x0, #0x598
  42a158:	ldr	w0, [x0]
  42a15c:	add	w1, w0, #0x1
  42a160:	adrp	x0, 463000 <program_name+0x1fa8>
  42a164:	add	x0, x0, #0x598
  42a168:	str	w1, [x0]
  42a16c:	b	42a1c4 <ferror@plt+0x255d4>
  42a170:	ldr	w0, [sp, #28]
  42a174:	cmp	w0, #0x7b
  42a178:	b.ne	42a19c <ferror@plt+0x255ac>  // b.any
  42a17c:	adrp	x0, 462000 <program_name+0xfa8>
  42a180:	add	x0, x0, #0xd0c
  42a184:	ldr	w0, [x0]
  42a188:	add	w1, w0, #0x1
  42a18c:	adrp	x0, 462000 <program_name+0xfa8>
  42a190:	add	x0, x0, #0xd0c
  42a194:	str	w1, [x0]
  42a198:	b	42a1c4 <ferror@plt+0x255d4>
  42a19c:	ldr	w0, [sp, #28]
  42a1a0:	cmp	w0, #0x7d
  42a1a4:	b.ne	42a1c4 <ferror@plt+0x255d4>  // b.any
  42a1a8:	adrp	x0, 462000 <program_name+0xfa8>
  42a1ac:	add	x0, x0, #0xd0c
  42a1b0:	ldr	w0, [x0]
  42a1b4:	sub	w1, w0, #0x1
  42a1b8:	adrp	x0, 462000 <program_name+0xfa8>
  42a1bc:	add	x0, x0, #0xd0c
  42a1c0:	str	w1, [x0]
  42a1c4:	ldr	w0, [sp, #28]
  42a1c8:	b	42a248 <ferror@plt+0x25658>
  42a1cc:	bl	429eb0 <ferror@plt+0x252c0>
  42a1d0:	str	w0, [sp, #28]
  42a1d4:	ldr	w0, [sp, #28]
  42a1d8:	cmp	w0, #0x7b
  42a1dc:	b.ne	42a200 <ferror@plt+0x25610>  // b.any
  42a1e0:	adrp	x0, 462000 <program_name+0xfa8>
  42a1e4:	add	x0, x0, #0xd0c
  42a1e8:	ldr	w0, [x0]
  42a1ec:	add	w1, w0, #0x1
  42a1f0:	adrp	x0, 462000 <program_name+0xfa8>
  42a1f4:	add	x0, x0, #0xd0c
  42a1f8:	str	w1, [x0]
  42a1fc:	b	42a244 <ferror@plt+0x25654>
  42a200:	ldr	w0, [sp, #28]
  42a204:	cmp	w0, #0x7d
  42a208:	b.ne	42a244 <ferror@plt+0x25654>  // b.any
  42a20c:	adrp	x0, 462000 <program_name+0xfa8>
  42a210:	add	x0, x0, #0xd0c
  42a214:	ldr	w0, [x0]
  42a218:	sub	w1, w0, #0x1
  42a21c:	adrp	x0, 462000 <program_name+0xfa8>
  42a220:	add	x0, x0, #0xd0c
  42a224:	str	w1, [x0]
  42a228:	adrp	x0, 462000 <program_name+0xfa8>
  42a22c:	add	x0, x0, #0xd0c
  42a230:	ldr	w0, [x0]
  42a234:	cmp	w0, #0x0
  42a238:	b.ne	42a244 <ferror@plt+0x25654>  // b.any
  42a23c:	mov	w0, #0x17d                 	// #381
  42a240:	str	w0, [sp, #28]
  42a244:	ldr	w0, [sp, #28]
  42a248:	ldp	x29, x30, [sp], #32
  42a24c:	ret
  42a250:	stp	x29, x30, [sp, #-32]!
  42a254:	mov	x29, sp
  42a258:	str	w0, [sp, #28]
  42a25c:	ldr	w0, [sp, #28]
  42a260:	cmn	w0, #0x1
  42a264:	b.eq	42a35c <ferror@plt+0x2576c>  // b.none
  42a268:	ldr	w0, [sp, #28]
  42a26c:	cmp	w0, #0x120
  42a270:	b.eq	42a2b4 <ferror@plt+0x256c4>  // b.none
  42a274:	ldr	w0, [sp, #28]
  42a278:	cmp	w0, #0x120
  42a27c:	b.gt	42a314 <ferror@plt+0x25724>
  42a280:	ldr	w0, [sp, #28]
  42a284:	cmp	w0, #0x7d
  42a288:	b.eq	42a2f4 <ferror@plt+0x25704>  // b.none
  42a28c:	ldr	w0, [sp, #28]
  42a290:	cmp	w0, #0x7d
  42a294:	b.gt	42a314 <ferror@plt+0x25724>
  42a298:	ldr	w0, [sp, #28]
  42a29c:	cmp	w0, #0xa
  42a2a0:	b.eq	42a2b4 <ferror@plt+0x256c4>  // b.none
  42a2a4:	ldr	w0, [sp, #28]
  42a2a8:	cmp	w0, #0x7b
  42a2ac:	b.eq	42a2d4 <ferror@plt+0x256e4>  // b.none
  42a2b0:	b	42a314 <ferror@plt+0x25724>
  42a2b4:	adrp	x0, 463000 <program_name+0x1fa8>
  42a2b8:	add	x0, x0, #0x598
  42a2bc:	ldr	w0, [x0]
  42a2c0:	sub	w1, w0, #0x1
  42a2c4:	adrp	x0, 463000 <program_name+0x1fa8>
  42a2c8:	add	x0, x0, #0x598
  42a2cc:	str	w1, [x0]
  42a2d0:	b	42a314 <ferror@plt+0x25724>
  42a2d4:	adrp	x0, 462000 <program_name+0xfa8>
  42a2d8:	add	x0, x0, #0xd0c
  42a2dc:	ldr	w0, [x0]
  42a2e0:	sub	w1, w0, #0x1
  42a2e4:	adrp	x0, 462000 <program_name+0xfa8>
  42a2e8:	add	x0, x0, #0xd0c
  42a2ec:	str	w1, [x0]
  42a2f0:	b	42a314 <ferror@plt+0x25724>
  42a2f4:	adrp	x0, 462000 <program_name+0xfa8>
  42a2f8:	add	x0, x0, #0xd0c
  42a2fc:	ldr	w0, [x0]
  42a300:	add	w1, w0, #0x1
  42a304:	adrp	x0, 462000 <program_name+0xfa8>
  42a308:	add	x0, x0, #0xd0c
  42a30c:	str	w1, [x0]
  42a310:	nop
  42a314:	adrp	x0, 462000 <program_name+0xfa8>
  42a318:	add	x0, x0, #0xd08
  42a31c:	ldr	w0, [x0]
  42a320:	cmp	w0, #0x2
  42a324:	b.ne	42a32c <ferror@plt+0x2573c>  // b.any
  42a328:	bl	4047b0 <abort@plt>
  42a32c:	adrp	x0, 462000 <program_name+0xfa8>
  42a330:	add	x0, x0, #0xd08
  42a334:	ldr	w0, [x0]
  42a338:	add	w2, w0, #0x1
  42a33c:	adrp	x1, 462000 <program_name+0xfa8>
  42a340:	add	x1, x1, #0xd08
  42a344:	str	w2, [x1]
  42a348:	adrp	x1, 462000 <program_name+0xfa8>
  42a34c:	add	x1, x1, #0xd00
  42a350:	sxtw	x0, w0
  42a354:	ldr	w2, [sp, #28]
  42a358:	str	w2, [x1, x0, lsl #2]
  42a35c:	nop
  42a360:	ldp	x29, x30, [sp], #32
  42a364:	ret
  42a368:	stp	x29, x30, [sp, #-32]!
  42a36c:	mov	x29, sp
  42a370:	str	x0, [sp, #24]
  42a374:	ldr	x0, [sp, #24]
  42a378:	mov	w1, #0xa                   	// #10
  42a37c:	str	w1, [x0]
  42a380:	ldr	x0, [sp, #24]
  42a384:	ldr	w0, [x0]
  42a388:	sxtw	x0, w0
  42a38c:	bl	404620 <xmalloc@plt>
  42a390:	mov	x1, x0
  42a394:	ldr	x0, [sp, #24]
  42a398:	str	x1, [x0, #8]
  42a39c:	ldr	x0, [sp, #24]
  42a3a0:	str	wzr, [x0, #4]
  42a3a4:	nop
  42a3a8:	ldp	x29, x30, [sp], #32
  42a3ac:	ret
  42a3b0:	stp	x29, x30, [sp, #-32]!
  42a3b4:	mov	x29, sp
  42a3b8:	str	x0, [sp, #24]
  42a3bc:	ldr	x0, [sp, #24]
  42a3c0:	ldr	x0, [x0, #8]
  42a3c4:	bl	4048f0 <free@plt>
  42a3c8:	nop
  42a3cc:	ldp	x29, x30, [sp], #32
  42a3d0:	ret
  42a3d4:	stp	x29, x30, [sp, #-32]!
  42a3d8:	mov	x29, sp
  42a3dc:	str	x0, [sp, #24]
  42a3e0:	ldr	x0, [sp, #24]
  42a3e4:	ldr	w1, [x0, #4]
  42a3e8:	ldr	x0, [sp, #24]
  42a3ec:	ldr	w0, [x0]
  42a3f0:	cmp	w1, w0
  42a3f4:	b.ne	42a438 <ferror@plt+0x25848>  // b.any
  42a3f8:	ldr	x0, [sp, #24]
  42a3fc:	ldr	w0, [x0]
  42a400:	lsl	w1, w0, #1
  42a404:	ldr	x0, [sp, #24]
  42a408:	str	w1, [x0]
  42a40c:	ldr	x0, [sp, #24]
  42a410:	ldr	x2, [x0, #8]
  42a414:	ldr	x0, [sp, #24]
  42a418:	ldr	w0, [x0]
  42a41c:	sxtw	x0, w0
  42a420:	mov	x1, x0
  42a424:	mov	x0, x2
  42a428:	bl	404560 <xrealloc@plt>
  42a42c:	mov	x1, x0
  42a430:	ldr	x0, [sp, #24]
  42a434:	str	x1, [x0, #8]
  42a438:	nop
  42a43c:	ldp	x29, x30, [sp], #32
  42a440:	ret
  42a444:	adrp	x0, 462000 <program_name+0xfa8>
  42a448:	add	x0, x0, #0xd20
  42a44c:	str	xzr, [x0]
  42a450:	nop
  42a454:	ret
  42a458:	stp	x29, x30, [sp, #-32]!
  42a45c:	mov	x29, sp
  42a460:	str	w0, [sp, #28]
  42a464:	adrp	x0, 462000 <program_name+0xfa8>
  42a468:	add	x0, x0, #0xd20
  42a46c:	ldr	x1, [x0]
  42a470:	adrp	x0, 462000 <program_name+0xfa8>
  42a474:	add	x0, x0, #0xd18
  42a478:	ldr	x0, [x0]
  42a47c:	cmp	x1, x0
  42a480:	b.cc	42a4d8 <ferror@plt+0x258e8>  // b.lo, b.ul, b.last
  42a484:	adrp	x0, 462000 <program_name+0xfa8>
  42a488:	add	x0, x0, #0xd18
  42a48c:	ldr	x0, [x0]
  42a490:	add	x0, x0, #0x5
  42a494:	lsl	x1, x0, #1
  42a498:	adrp	x0, 462000 <program_name+0xfa8>
  42a49c:	add	x0, x0, #0xd18
  42a4a0:	str	x1, [x0]
  42a4a4:	adrp	x0, 462000 <program_name+0xfa8>
  42a4a8:	add	x0, x0, #0xd10
  42a4ac:	ldr	x2, [x0]
  42a4b0:	adrp	x0, 462000 <program_name+0xfa8>
  42a4b4:	add	x0, x0, #0xd18
  42a4b8:	ldr	x0, [x0]
  42a4bc:	mov	x1, x0
  42a4c0:	mov	x0, x2
  42a4c4:	bl	404560 <xrealloc@plt>
  42a4c8:	mov	x1, x0
  42a4cc:	adrp	x0, 462000 <program_name+0xfa8>
  42a4d0:	add	x0, x0, #0xd10
  42a4d4:	str	x1, [x0]
  42a4d8:	adrp	x0, 462000 <program_name+0xfa8>
  42a4dc:	add	x0, x0, #0xd10
  42a4e0:	ldr	x1, [x0]
  42a4e4:	adrp	x0, 462000 <program_name+0xfa8>
  42a4e8:	add	x0, x0, #0xd20
  42a4ec:	ldr	x0, [x0]
  42a4f0:	add	x3, x0, #0x1
  42a4f4:	adrp	x2, 462000 <program_name+0xfa8>
  42a4f8:	add	x2, x2, #0xd20
  42a4fc:	str	x3, [x2]
  42a500:	add	x0, x1, x0
  42a504:	ldr	w1, [sp, #28]
  42a508:	and	w1, w1, #0xff
  42a50c:	strb	w1, [x0]
  42a510:	nop
  42a514:	ldp	x29, x30, [sp], #32
  42a518:	ret
  42a51c:	stp	x29, x30, [sp, #-16]!
  42a520:	mov	x29, sp
  42a524:	b	42a544 <ferror@plt+0x25954>
  42a528:	adrp	x0, 462000 <program_name+0xfa8>
  42a52c:	add	x0, x0, #0xd20
  42a530:	ldr	x0, [x0]
  42a534:	sub	x1, x0, #0x1
  42a538:	adrp	x0, 462000 <program_name+0xfa8>
  42a53c:	add	x0, x0, #0xd20
  42a540:	str	x1, [x0]
  42a544:	adrp	x0, 462000 <program_name+0xfa8>
  42a548:	add	x0, x0, #0xd20
  42a54c:	ldr	x0, [x0]
  42a550:	cmp	x0, #0x0
  42a554:	b.eq	42a5b0 <ferror@plt+0x259c0>  // b.none
  42a558:	adrp	x0, 462000 <program_name+0xfa8>
  42a55c:	add	x0, x0, #0xd10
  42a560:	ldr	x1, [x0]
  42a564:	adrp	x0, 462000 <program_name+0xfa8>
  42a568:	add	x0, x0, #0xd20
  42a56c:	ldr	x0, [x0]
  42a570:	sub	x0, x0, #0x1
  42a574:	add	x0, x1, x0
  42a578:	ldrb	w0, [x0]
  42a57c:	cmp	w0, #0x20
  42a580:	b.eq	42a528 <ferror@plt+0x25938>  // b.none
  42a584:	adrp	x0, 462000 <program_name+0xfa8>
  42a588:	add	x0, x0, #0xd10
  42a58c:	ldr	x1, [x0]
  42a590:	adrp	x0, 462000 <program_name+0xfa8>
  42a594:	add	x0, x0, #0xd20
  42a598:	ldr	x0, [x0]
  42a59c:	sub	x0, x0, #0x1
  42a5a0:	add	x0, x1, x0
  42a5a4:	ldrb	w0, [x0]
  42a5a8:	cmp	w0, #0x9
  42a5ac:	b.eq	42a528 <ferror@plt+0x25938>  // b.none
  42a5b0:	adrp	x0, 462000 <program_name+0xfa8>
  42a5b4:	add	x0, x0, #0xd20
  42a5b8:	ldr	x1, [x0]
  42a5bc:	adrp	x0, 462000 <program_name+0xfa8>
  42a5c0:	add	x0, x0, #0xd18
  42a5c4:	ldr	x0, [x0]
  42a5c8:	cmp	x1, x0
  42a5cc:	b.cc	42a624 <ferror@plt+0x25a34>  // b.lo, b.ul, b.last
  42a5d0:	adrp	x0, 462000 <program_name+0xfa8>
  42a5d4:	add	x0, x0, #0xd18
  42a5d8:	ldr	x0, [x0]
  42a5dc:	add	x0, x0, #0x5
  42a5e0:	lsl	x1, x0, #1
  42a5e4:	adrp	x0, 462000 <program_name+0xfa8>
  42a5e8:	add	x0, x0, #0xd18
  42a5ec:	str	x1, [x0]
  42a5f0:	adrp	x0, 462000 <program_name+0xfa8>
  42a5f4:	add	x0, x0, #0xd10
  42a5f8:	ldr	x2, [x0]
  42a5fc:	adrp	x0, 462000 <program_name+0xfa8>
  42a600:	add	x0, x0, #0xd18
  42a604:	ldr	x0, [x0]
  42a608:	mov	x1, x0
  42a60c:	mov	x0, x2
  42a610:	bl	404560 <xrealloc@plt>
  42a614:	mov	x1, x0
  42a618:	adrp	x0, 462000 <program_name+0xfa8>
  42a61c:	add	x0, x0, #0xd10
  42a620:	str	x1, [x0]
  42a624:	adrp	x0, 462000 <program_name+0xfa8>
  42a628:	add	x0, x0, #0xd10
  42a62c:	ldr	x1, [x0]
  42a630:	adrp	x0, 462000 <program_name+0xfa8>
  42a634:	add	x0, x0, #0xd20
  42a638:	ldr	x0, [x0]
  42a63c:	add	x0, x1, x0
  42a640:	strb	wzr, [x0]
  42a644:	adrp	x0, 462000 <program_name+0xfa8>
  42a648:	add	x0, x0, #0xd10
  42a64c:	ldr	x0, [x0]
  42a650:	bl	4077e8 <ferror@plt+0x2bf8>
  42a654:	nop
  42a658:	ldp	x29, x30, [sp], #16
  42a65c:	ret
  42a660:	stp	x29, x30, [sp, #-32]!
  42a664:	mov	x29, sp
  42a668:	str	x0, [sp, #24]
  42a66c:	ldr	x0, [sp, #24]
  42a670:	ldr	w0, [x0]
  42a674:	cmp	w0, #0x0
  42a678:	b.ne	42a694 <ferror@plt+0x25aa4>  // b.any
  42a67c:	ldr	x0, [sp, #24]
  42a680:	ldr	x0, [x0, #8]
  42a684:	bl	42a3b0 <ferror@plt+0x257c0>
  42a688:	ldr	x0, [sp, #24]
  42a68c:	ldr	x0, [x0, #8]
  42a690:	bl	4048f0 <free@plt>
  42a694:	nop
  42a698:	ldp	x29, x30, [sp], #32
  42a69c:	ret
  42a6a0:	stp	x29, x30, [sp, #-48]!
  42a6a4:	mov	x29, sp
  42a6a8:	str	x0, [sp, #24]
  42a6ac:	ldr	x0, [sp, #24]
  42a6b0:	ldr	w0, [x0]
  42a6b4:	cmp	w0, #0x0
  42a6b8:	b.eq	42a6c0 <ferror@plt+0x25ad0>  // b.none
  42a6bc:	bl	4047b0 <abort@plt>
  42a6c0:	ldr	x0, [sp, #24]
  42a6c4:	ldr	x0, [x0, #8]
  42a6c8:	ldr	w0, [x0, #4]
  42a6cc:	str	w0, [sp, #44]
  42a6d0:	ldr	w0, [sp, #44]
  42a6d4:	add	w0, w0, #0x1
  42a6d8:	sxtw	x0, w0
  42a6dc:	bl	404620 <xmalloc@plt>
  42a6e0:	str	x0, [sp, #32]
  42a6e4:	ldr	x0, [sp, #24]
  42a6e8:	ldr	x0, [x0, #8]
  42a6ec:	ldr	x0, [x0, #8]
  42a6f0:	ldrsw	x1, [sp, #44]
  42a6f4:	mov	x2, x1
  42a6f8:	mov	x1, x0
  42a6fc:	ldr	x0, [sp, #32]
  42a700:	bl	404220 <memcpy@plt>
  42a704:	ldrsw	x0, [sp, #44]
  42a708:	ldr	x1, [sp, #32]
  42a70c:	add	x0, x1, x0
  42a710:	strb	wzr, [x0]
  42a714:	ldr	x0, [sp, #32]
  42a718:	ldp	x29, x30, [sp], #48
  42a71c:	ret
  42a720:	stp	x29, x30, [sp, #-48]!
  42a724:	mov	x29, sp
  42a728:	bl	429eb0 <ferror@plt+0x252c0>
  42a72c:	str	w0, [sp, #24]
  42a730:	ldr	w0, [sp, #24]
  42a734:	cmp	w0, #0x78
  42a738:	b.eq	42a874 <ferror@plt+0x25c84>  // b.none
  42a73c:	ldr	w0, [sp, #24]
  42a740:	cmp	w0, #0x78
  42a744:	b.gt	42ab50 <ferror@plt+0x25f60>
  42a748:	ldr	w0, [sp, #24]
  42a74c:	cmp	w0, #0x76
  42a750:	b.eq	42a86c <ferror@plt+0x25c7c>  // b.none
  42a754:	ldr	w0, [sp, #24]
  42a758:	cmp	w0, #0x76
  42a75c:	b.gt	42ab50 <ferror@plt+0x25f60>
  42a760:	ldr	w0, [sp, #24]
  42a764:	cmp	w0, #0x75
  42a768:	b.eq	42a980 <ferror@plt+0x25d90>  // b.none
  42a76c:	ldr	w0, [sp, #24]
  42a770:	cmp	w0, #0x75
  42a774:	b.gt	42ab50 <ferror@plt+0x25f60>
  42a778:	ldr	w0, [sp, #24]
  42a77c:	cmp	w0, #0x74
  42a780:	b.eq	42a864 <ferror@plt+0x25c74>  // b.none
  42a784:	ldr	w0, [sp, #24]
  42a788:	cmp	w0, #0x74
  42a78c:	b.gt	42ab50 <ferror@plt+0x25f60>
  42a790:	ldr	w0, [sp, #24]
  42a794:	cmp	w0, #0x72
  42a798:	b.eq	42a85c <ferror@plt+0x25c6c>  // b.none
  42a79c:	ldr	w0, [sp, #24]
  42a7a0:	cmp	w0, #0x72
  42a7a4:	b.gt	42ab50 <ferror@plt+0x25f60>
  42a7a8:	ldr	w0, [sp, #24]
  42a7ac:	cmp	w0, #0x6e
  42a7b0:	b.eq	42a854 <ferror@plt+0x25c64>  // b.none
  42a7b4:	ldr	w0, [sp, #24]
  42a7b8:	cmp	w0, #0x6e
  42a7bc:	b.gt	42ab50 <ferror@plt+0x25f60>
  42a7c0:	ldr	w0, [sp, #24]
  42a7c4:	cmp	w0, #0x66
  42a7c8:	b.eq	42a84c <ferror@plt+0x25c5c>  // b.none
  42a7cc:	ldr	w0, [sp, #24]
  42a7d0:	cmp	w0, #0x66
  42a7d4:	b.gt	42ab50 <ferror@plt+0x25f60>
  42a7d8:	ldr	w0, [sp, #24]
  42a7dc:	cmp	w0, #0x62
  42a7e0:	b.eq	42a844 <ferror@plt+0x25c54>  // b.none
  42a7e4:	ldr	w0, [sp, #24]
  42a7e8:	cmp	w0, #0x62
  42a7ec:	b.gt	42ab50 <ferror@plt+0x25f60>
  42a7f0:	ldr	w0, [sp, #24]
  42a7f4:	cmp	w0, #0x61
  42a7f8:	b.eq	42a83c <ferror@plt+0x25c4c>  // b.none
  42a7fc:	ldr	w0, [sp, #24]
  42a800:	cmp	w0, #0x61
  42a804:	b.gt	42ab50 <ferror@plt+0x25f60>
  42a808:	ldr	w0, [sp, #24]
  42a80c:	cmn	w0, #0x1
  42a810:	b.eq	42a834 <ferror@plt+0x25c44>  // b.none
  42a814:	ldr	w0, [sp, #24]
  42a818:	cmn	w0, #0x1
  42a81c:	b.lt	42ab50 <ferror@plt+0x25f60>  // b.tstop
  42a820:	ldr	w0, [sp, #24]
  42a824:	sub	w0, w0, #0x30
  42a828:	cmp	w0, #0x7
  42a82c:	b.hi	42ab50 <ferror@plt+0x25f60>  // b.pmore
  42a830:	b	42aa98 <ferror@plt+0x25ea8>
  42a834:	mov	w0, #0x5c                  	// #92
  42a838:	b	42ab58 <ferror@plt+0x25f68>
  42a83c:	mov	w0, #0x7                   	// #7
  42a840:	b	42ab58 <ferror@plt+0x25f68>
  42a844:	mov	w0, #0x8                   	// #8
  42a848:	b	42ab58 <ferror@plt+0x25f68>
  42a84c:	mov	w0, #0xc                   	// #12
  42a850:	b	42ab58 <ferror@plt+0x25f68>
  42a854:	mov	w0, #0xa                   	// #10
  42a858:	b	42ab58 <ferror@plt+0x25f68>
  42a85c:	mov	w0, #0xd                   	// #13
  42a860:	b	42ab58 <ferror@plt+0x25f68>
  42a864:	mov	w0, #0x9                   	// #9
  42a868:	b	42ab58 <ferror@plt+0x25f68>
  42a86c:	mov	w0, #0xb                   	// #11
  42a870:	b	42ab58 <ferror@plt+0x25f68>
  42a874:	str	wzr, [sp, #44]
  42a878:	str	wzr, [sp, #40]
  42a87c:	bl	429eb0 <ferror@plt+0x252c0>
  42a880:	str	w0, [sp, #24]
  42a884:	ldr	w0, [sp, #24]
  42a888:	cmn	w0, #0x1
  42a88c:	b.eq	42a958 <ferror@plt+0x25d68>  // b.none
  42a890:	ldr	w0, [sp, #24]
  42a894:	and	w0, w0, #0xff
  42a898:	bl	4042e0 <c_isxdigit@plt>
  42a89c:	and	w0, w0, #0xff
  42a8a0:	eor	w0, w0, #0x1
  42a8a4:	and	w0, w0, #0xff
  42a8a8:	cmp	w0, #0x0
  42a8ac:	b.ne	42a958 <ferror@plt+0x25d68>  // b.any
  42a8b0:	ldr	w0, [sp, #24]
  42a8b4:	cmp	w0, #0x2f
  42a8b8:	b.le	42a8e4 <ferror@plt+0x25cf4>
  42a8bc:	ldr	w0, [sp, #24]
  42a8c0:	cmp	w0, #0x39
  42a8c4:	b.gt	42a8e4 <ferror@plt+0x25cf4>
  42a8c8:	ldr	w0, [sp, #44]
  42a8cc:	lsl	w1, w0, #4
  42a8d0:	ldr	w0, [sp, #24]
  42a8d4:	sub	w0, w0, #0x30
  42a8d8:	add	w0, w1, w0
  42a8dc:	str	w0, [sp, #44]
  42a8e0:	b	42a948 <ferror@plt+0x25d58>
  42a8e4:	ldr	w0, [sp, #24]
  42a8e8:	cmp	w0, #0x40
  42a8ec:	b.le	42a918 <ferror@plt+0x25d28>
  42a8f0:	ldr	w0, [sp, #24]
  42a8f4:	cmp	w0, #0x46
  42a8f8:	b.gt	42a918 <ferror@plt+0x25d28>
  42a8fc:	ldr	w0, [sp, #44]
  42a900:	lsl	w1, w0, #4
  42a904:	ldr	w0, [sp, #24]
  42a908:	sub	w0, w0, #0x37
  42a90c:	add	w0, w1, w0
  42a910:	str	w0, [sp, #44]
  42a914:	b	42a948 <ferror@plt+0x25d58>
  42a918:	ldr	w0, [sp, #24]
  42a91c:	cmp	w0, #0x60
  42a920:	b.le	42a948 <ferror@plt+0x25d58>
  42a924:	ldr	w0, [sp, #24]
  42a928:	cmp	w0, #0x66
  42a92c:	b.gt	42a948 <ferror@plt+0x25d58>
  42a930:	ldr	w0, [sp, #44]
  42a934:	lsl	w1, w0, #4
  42a938:	ldr	w0, [sp, #24]
  42a93c:	sub	w0, w0, #0x57
  42a940:	add	w0, w1, w0
  42a944:	str	w0, [sp, #44]
  42a948:	ldr	w0, [sp, #40]
  42a94c:	add	w0, w0, #0x1
  42a950:	str	w0, [sp, #40]
  42a954:	b	42a87c <ferror@plt+0x25c8c>
  42a958:	ldr	w0, [sp, #24]
  42a95c:	bl	429fd8 <ferror@plt+0x253e8>
  42a960:	ldr	w0, [sp, #40]
  42a964:	cmp	w0, #0x0
  42a968:	b.eq	42a978 <ferror@plt+0x25d88>  // b.none
  42a96c:	ldr	w0, [sp, #44]
  42a970:	and	w0, w0, #0xff
  42a974:	b	42ab58 <ferror@plt+0x25f68>
  42a978:	mov	w0, #0x78                  	// #120
  42a97c:	b	42ab58 <ferror@plt+0x25f68>
  42a980:	str	wzr, [sp, #36]
  42a984:	str	wzr, [sp, #32]
  42a988:	b	42aa70 <ferror@plt+0x25e80>
  42a98c:	bl	429eb0 <ferror@plt+0x252c0>
  42a990:	str	w0, [sp, #24]
  42a994:	ldr	w0, [sp, #24]
  42a998:	cmn	w0, #0x1
  42a99c:	b.eq	42a9c0 <ferror@plt+0x25dd0>  // b.none
  42a9a0:	ldr	w0, [sp, #24]
  42a9a4:	and	w0, w0, #0xff
  42a9a8:	bl	4042e0 <c_isxdigit@plt>
  42a9ac:	and	w0, w0, #0xff
  42a9b0:	eor	w0, w0, #0x1
  42a9b4:	and	w0, w0, #0xff
  42a9b8:	cmp	w0, #0x0
  42a9bc:	b.eq	42a9cc <ferror@plt+0x25ddc>  // b.none
  42a9c0:	ldr	w0, [sp, #24]
  42a9c4:	bl	429fd8 <ferror@plt+0x253e8>
  42a9c8:	b	42aa7c <ferror@plt+0x25e8c>
  42a9cc:	ldr	w0, [sp, #24]
  42a9d0:	cmp	w0, #0x2f
  42a9d4:	b.le	42aa00 <ferror@plt+0x25e10>
  42a9d8:	ldr	w0, [sp, #24]
  42a9dc:	cmp	w0, #0x39
  42a9e0:	b.gt	42aa00 <ferror@plt+0x25e10>
  42a9e4:	ldr	w0, [sp, #36]
  42a9e8:	lsl	w1, w0, #4
  42a9ec:	ldr	w0, [sp, #24]
  42a9f0:	sub	w0, w0, #0x30
  42a9f4:	add	w0, w1, w0
  42a9f8:	str	w0, [sp, #36]
  42a9fc:	b	42aa64 <ferror@plt+0x25e74>
  42aa00:	ldr	w0, [sp, #24]
  42aa04:	cmp	w0, #0x40
  42aa08:	b.le	42aa34 <ferror@plt+0x25e44>
  42aa0c:	ldr	w0, [sp, #24]
  42aa10:	cmp	w0, #0x46
  42aa14:	b.gt	42aa34 <ferror@plt+0x25e44>
  42aa18:	ldr	w0, [sp, #36]
  42aa1c:	lsl	w1, w0, #4
  42aa20:	ldr	w0, [sp, #24]
  42aa24:	sub	w0, w0, #0x37
  42aa28:	add	w0, w1, w0
  42aa2c:	str	w0, [sp, #36]
  42aa30:	b	42aa64 <ferror@plt+0x25e74>
  42aa34:	ldr	w0, [sp, #24]
  42aa38:	cmp	w0, #0x60
  42aa3c:	b.le	42aa64 <ferror@plt+0x25e74>
  42aa40:	ldr	w0, [sp, #24]
  42aa44:	cmp	w0, #0x66
  42aa48:	b.gt	42aa64 <ferror@plt+0x25e74>
  42aa4c:	ldr	w0, [sp, #36]
  42aa50:	lsl	w1, w0, #4
  42aa54:	ldr	w0, [sp, #24]
  42aa58:	sub	w0, w0, #0x57
  42aa5c:	add	w0, w1, w0
  42aa60:	str	w0, [sp, #36]
  42aa64:	ldr	w0, [sp, #32]
  42aa68:	add	w0, w0, #0x1
  42aa6c:	str	w0, [sp, #32]
  42aa70:	ldr	w0, [sp, #32]
  42aa74:	cmp	w0, #0x3
  42aa78:	b.ls	42a98c <ferror@plt+0x25d9c>  // b.plast
  42aa7c:	ldr	w0, [sp, #32]
  42aa80:	cmp	w0, #0x0
  42aa84:	b.eq	42aa90 <ferror@plt+0x25ea0>  // b.none
  42aa88:	ldr	w0, [sp, #36]
  42aa8c:	b	42ab58 <ferror@plt+0x25f68>
  42aa90:	mov	w0, #0x75                  	// #117
  42aa94:	b	42ab58 <ferror@plt+0x25f68>
  42aa98:	ldr	w0, [sp, #24]
  42aa9c:	sub	w0, w0, #0x30
  42aaa0:	str	w0, [sp, #28]
  42aaa4:	bl	429eb0 <ferror@plt+0x252c0>
  42aaa8:	str	w0, [sp, #24]
  42aaac:	ldr	w0, [sp, #24]
  42aab0:	cmn	w0, #0x1
  42aab4:	b.eq	42ab44 <ferror@plt+0x25f54>  // b.none
  42aab8:	ldr	w0, [sp, #24]
  42aabc:	cmp	w0, #0x2f
  42aac0:	b.le	42ab3c <ferror@plt+0x25f4c>
  42aac4:	ldr	w0, [sp, #24]
  42aac8:	cmp	w0, #0x37
  42aacc:	b.gt	42ab3c <ferror@plt+0x25f4c>
  42aad0:	ldr	w0, [sp, #28]
  42aad4:	lsl	w1, w0, #3
  42aad8:	ldr	w0, [sp, #24]
  42aadc:	sub	w0, w0, #0x30
  42aae0:	add	w0, w1, w0
  42aae4:	str	w0, [sp, #28]
  42aae8:	bl	429eb0 <ferror@plt+0x252c0>
  42aaec:	str	w0, [sp, #24]
  42aaf0:	ldr	w0, [sp, #24]
  42aaf4:	cmn	w0, #0x1
  42aaf8:	b.eq	42ab44 <ferror@plt+0x25f54>  // b.none
  42aafc:	ldr	w0, [sp, #24]
  42ab00:	cmp	w0, #0x2f
  42ab04:	b.le	42ab30 <ferror@plt+0x25f40>
  42ab08:	ldr	w0, [sp, #24]
  42ab0c:	cmp	w0, #0x37
  42ab10:	b.gt	42ab30 <ferror@plt+0x25f40>
  42ab14:	ldr	w0, [sp, #28]
  42ab18:	lsl	w1, w0, #3
  42ab1c:	ldr	w0, [sp, #24]
  42ab20:	sub	w0, w0, #0x30
  42ab24:	add	w0, w1, w0
  42ab28:	str	w0, [sp, #28]
  42ab2c:	b	42ab44 <ferror@plt+0x25f54>
  42ab30:	ldr	w0, [sp, #24]
  42ab34:	bl	429fd8 <ferror@plt+0x253e8>
  42ab38:	b	42ab44 <ferror@plt+0x25f54>
  42ab3c:	ldr	w0, [sp, #24]
  42ab40:	bl	429fd8 <ferror@plt+0x253e8>
  42ab44:	ldr	w0, [sp, #28]
  42ab48:	and	w0, w0, #0xff
  42ab4c:	b	42ab58 <ferror@plt+0x25f68>
  42ab50:	ldr	w0, [sp, #24]
  42ab54:	and	w0, w0, #0xff
  42ab58:	ldp	x29, x30, [sp], #48
  42ab5c:	ret
  42ab60:	stp	x29, x30, [sp, #-96]!
  42ab64:	mov	x29, sp
  42ab68:	str	x0, [sp, #24]
  42ab6c:	str	w1, [sp, #20]
  42ab70:	str	w2, [sp, #16]
  42ab74:	bl	42a0e0 <ferror@plt+0x254f0>
  42ab78:	str	w0, [sp, #92]
  42ab7c:	ldr	w0, [sp, #92]
  42ab80:	cmn	w0, #0x1
  42ab84:	b.eq	42ab94 <ferror@plt+0x25fa4>  // b.none
  42ab88:	ldr	w0, [sp, #92]
  42ab8c:	cmp	w0, #0x17d
  42ab90:	b.ne	42ab9c <ferror@plt+0x25fac>  // b.any
  42ab94:	ldr	w0, [sp, #92]
  42ab98:	b	42afdc <ferror@plt+0x263ec>
  42ab9c:	ldr	w0, [sp, #20]
  42aba0:	cmp	w0, #0x0
  42aba4:	b.eq	42abb4 <ferror@plt+0x25fc4>  // b.none
  42aba8:	ldr	w0, [sp, #20]
  42abac:	cmp	w0, #0x1
  42abb0:	b.ne	42ac1c <ferror@plt+0x2602c>  // b.any
  42abb4:	ldr	w0, [sp, #92]
  42abb8:	cmp	w0, #0x20
  42abbc:	b.eq	42ac14 <ferror@plt+0x26024>  // b.none
  42abc0:	ldr	w0, [sp, #92]
  42abc4:	cmp	w0, #0x120
  42abc8:	b.eq	42ac14 <ferror@plt+0x26024>  // b.none
  42abcc:	ldr	w0, [sp, #92]
  42abd0:	cmp	w0, #0x9
  42abd4:	b.eq	42ac14 <ferror@plt+0x26024>  // b.none
  42abd8:	ldr	w0, [sp, #92]
  42abdc:	cmp	w0, #0xb
  42abe0:	b.eq	42ac14 <ferror@plt+0x26024>  // b.none
  42abe4:	ldr	w0, [sp, #92]
  42abe8:	cmp	w0, #0xc
  42abec:	b.eq	42ac14 <ferror@plt+0x26024>  // b.none
  42abf0:	ldr	w0, [sp, #92]
  42abf4:	cmp	w0, #0xd
  42abf8:	b.eq	42ac14 <ferror@plt+0x26024>  // b.none
  42abfc:	ldr	w0, [sp, #92]
  42ac00:	cmp	w0, #0x3b
  42ac04:	b.eq	42ac14 <ferror@plt+0x26024>  // b.none
  42ac08:	ldr	w0, [sp, #92]
  42ac0c:	cmp	w0, #0xa
  42ac10:	b.ne	42ac1c <ferror@plt+0x2602c>  // b.any
  42ac14:	ldr	w0, [sp, #92]
  42ac18:	b	42afdc <ferror@plt+0x263ec>
  42ac1c:	ldr	w0, [sp, #20]
  42ac20:	cmp	w0, #0x1
  42ac24:	b.ne	42ac3c <ferror@plt+0x2604c>  // b.any
  42ac28:	ldr	w0, [sp, #92]
  42ac2c:	cmp	w0, #0x5d
  42ac30:	b.ne	42ac3c <ferror@plt+0x2604c>  // b.any
  42ac34:	ldr	w0, [sp, #92]
  42ac38:	b	42afdc <ferror@plt+0x263ec>
  42ac3c:	ldr	w0, [sp, #20]
  42ac40:	cmp	w0, #0x2
  42ac44:	b.ne	42ac5c <ferror@plt+0x2606c>  // b.any
  42ac48:	ldr	w0, [sp, #92]
  42ac4c:	cmp	w0, #0x29
  42ac50:	b.ne	42ac5c <ferror@plt+0x2606c>  // b.any
  42ac54:	ldr	w0, [sp, #92]
  42ac58:	b	42afdc <ferror@plt+0x263ec>
  42ac5c:	ldr	w0, [sp, #20]
  42ac60:	cmp	w0, #0x3
  42ac64:	b.ne	42ac7c <ferror@plt+0x2608c>  // b.any
  42ac68:	ldr	w0, [sp, #92]
  42ac6c:	cmp	w0, #0x22
  42ac70:	b.ne	42ac7c <ferror@plt+0x2608c>  // b.any
  42ac74:	ldr	w0, [sp, #92]
  42ac78:	b	42afdc <ferror@plt+0x263ec>
  42ac7c:	ldr	w0, [sp, #92]
  42ac80:	cmp	w0, #0x24
  42ac84:	b.ne	42ae60 <ferror@plt+0x26270>  // b.any
  42ac88:	bl	42a0e0 <ferror@plt+0x254f0>
  42ac8c:	str	w0, [sp, #92]
  42ac90:	ldr	w0, [sp, #92]
  42ac94:	cmp	w0, #0x7b
  42ac98:	b.ne	42accc <ferror@plt+0x260dc>  // b.any
  42ac9c:	bl	42a0e0 <ferror@plt+0x254f0>
  42aca0:	str	w0, [sp, #92]
  42aca4:	ldr	w0, [sp, #92]
  42aca8:	cmn	w0, #0x1
  42acac:	b.eq	42acbc <ferror@plt+0x260cc>  // b.none
  42acb0:	ldr	w0, [sp, #92]
  42acb4:	cmp	w0, #0x7d
  42acb8:	b.ne	42ac9c <ferror@plt+0x260ac>  // b.any
  42acbc:	ldr	x0, [sp, #24]
  42acc0:	mov	w1, #0x1                   	// #1
  42acc4:	str	w1, [x0]
  42acc8:	b	42ab74 <ferror@plt+0x25f84>
  42accc:	strb	wzr, [sp, #91]
  42acd0:	b	42ad68 <ferror@plt+0x26178>
  42acd4:	ldr	w0, [sp, #92]
  42acd8:	and	w0, w0, #0xff
  42acdc:	bl	404530 <c_isalnum@plt>
  42ace0:	and	w0, w0, #0xff
  42ace4:	cmp	w0, #0x0
  42ace8:	b.ne	42acf8 <ferror@plt+0x26108>  // b.any
  42acec:	ldr	w0, [sp, #92]
  42acf0:	cmp	w0, #0x5f
  42acf4:	b.ne	42ad04 <ferror@plt+0x26114>  // b.any
  42acf8:	mov	w0, #0x1                   	// #1
  42acfc:	strb	w0, [sp, #91]
  42ad00:	b	42ad60 <ferror@plt+0x26170>
  42ad04:	ldr	w0, [sp, #92]
  42ad08:	cmp	w0, #0x3a
  42ad0c:	b.ne	42ad84 <ferror@plt+0x26194>  // b.any
  42ad10:	bl	42a0e0 <ferror@plt+0x254f0>
  42ad14:	str	w0, [sp, #92]
  42ad18:	ldr	w0, [sp, #92]
  42ad1c:	cmp	w0, #0x3a
  42ad20:	b.ne	42ad4c <ferror@plt+0x2615c>  // b.any
  42ad24:	bl	42a0e0 <ferror@plt+0x254f0>
  42ad28:	str	w0, [sp, #92]
  42ad2c:	ldr	w0, [sp, #92]
  42ad30:	cmp	w0, #0x3a
  42ad34:	b.eq	42ad24 <ferror@plt+0x26134>  // b.none
  42ad38:	ldr	w0, [sp, #92]
  42ad3c:	bl	42a250 <ferror@plt+0x25660>
  42ad40:	mov	w0, #0x1                   	// #1
  42ad44:	strb	w0, [sp, #91]
  42ad48:	b	42ad60 <ferror@plt+0x26170>
  42ad4c:	ldr	w0, [sp, #92]
  42ad50:	bl	42a250 <ferror@plt+0x25660>
  42ad54:	mov	w0, #0x3a                  	// #58
  42ad58:	str	w0, [sp, #92]
  42ad5c:	b	42ad84 <ferror@plt+0x26194>
  42ad60:	bl	42a0e0 <ferror@plt+0x254f0>
  42ad64:	str	w0, [sp, #92]
  42ad68:	ldr	w0, [sp, #92]
  42ad6c:	cmn	w0, #0x1
  42ad70:	b.eq	42ad88 <ferror@plt+0x26198>  // b.none
  42ad74:	ldr	w0, [sp, #92]
  42ad78:	cmp	w0, #0x17d
  42ad7c:	b.ne	42acd4 <ferror@plt+0x260e4>  // b.any
  42ad80:	b	42ad88 <ferror@plt+0x26198>
  42ad84:	nop
  42ad88:	ldr	w0, [sp, #92]
  42ad8c:	cmp	w0, #0x28
  42ad90:	b.ne	42adec <ferror@plt+0x261fc>  // b.any
  42ad94:	mov	w0, #0x1                   	// #1
  42ad98:	str	w0, [sp, #48]
  42ad9c:	adrp	x0, 461000 <sentence_end_required_spaces>
  42ada0:	add	x0, x0, #0xb10
  42ada4:	add	x3, sp, #0x30
  42ada8:	ldr	w2, [x0]
  42adac:	mov	w1, #0x2                   	// #2
  42adb0:	mov	x0, x3
  42adb4:	bl	42ab60 <ferror@plt+0x25f70>
  42adb8:	str	w0, [sp, #92]
  42adbc:	ldr	w0, [sp, #92]
  42adc0:	cmn	w0, #0x1
  42adc4:	b.eq	42addc <ferror@plt+0x261ec>  // b.none
  42adc8:	ldr	w0, [sp, #92]
  42adcc:	cmp	w0, #0x29
  42add0:	b.eq	42addc <ferror@plt+0x261ec>  // b.none
  42add4:	ldr	w0, [sp, #92]
  42add8:	bl	42a250 <ferror@plt+0x25660>
  42addc:	ldr	x0, [sp, #24]
  42ade0:	mov	w1, #0x1                   	// #1
  42ade4:	str	w1, [x0]
  42ade8:	b	42ab74 <ferror@plt+0x25f84>
  42adec:	ldr	w0, [sp, #92]
  42adf0:	bl	42a250 <ferror@plt+0x25660>
  42adf4:	ldrb	w0, [sp, #91]
  42adf8:	cmp	w0, #0x0
  42adfc:	b.eq	42ae10 <ferror@plt+0x26220>  // b.none
  42ae00:	ldr	x0, [sp, #24]
  42ae04:	mov	w1, #0x1                   	// #1
  42ae08:	str	w1, [x0]
  42ae0c:	b	42ab74 <ferror@plt+0x25f84>
  42ae10:	ldr	x0, [sp, #24]
  42ae14:	ldr	w0, [x0]
  42ae18:	cmp	w0, #0x0
  42ae1c:	b.ne	42ab74 <ferror@plt+0x25f84>  // b.any
  42ae20:	ldr	x0, [sp, #24]
  42ae24:	ldr	x0, [x0, #8]
  42ae28:	bl	42a3d4 <ferror@plt+0x257e4>
  42ae2c:	ldr	x0, [sp, #24]
  42ae30:	ldr	x0, [x0, #8]
  42ae34:	ldr	x2, [x0, #8]
  42ae38:	ldr	x0, [sp, #24]
  42ae3c:	ldr	x0, [x0, #8]
  42ae40:	ldr	w1, [x0, #4]
  42ae44:	add	w3, w1, #0x1
  42ae48:	str	w3, [x0, #4]
  42ae4c:	sxtw	x0, w1
  42ae50:	add	x0, x2, x0
  42ae54:	mov	w1, #0x24                  	// #36
  42ae58:	strb	w1, [x0]
  42ae5c:	b	42ab74 <ferror@plt+0x25f84>
  42ae60:	ldr	w0, [sp, #92]
  42ae64:	cmp	w0, #0x5b
  42ae68:	b.ne	42ae88 <ferror@plt+0x26298>  // b.any
  42ae6c:	ldr	w1, [sp, #16]
  42ae70:	mov	w0, #0x5d                  	// #93
  42ae74:	bl	42b6b4 <ferror@plt+0x26ac4>
  42ae78:	ldr	x0, [sp, #24]
  42ae7c:	mov	w1, #0x1                   	// #1
  42ae80:	str	w1, [x0]
  42ae84:	b	42ab74 <ferror@plt+0x25f84>
  42ae88:	ldr	w0, [sp, #92]
  42ae8c:	cmp	w0, #0x5c
  42ae90:	b.ne	42af88 <ferror@plt+0x26398>  // b.any
  42ae94:	bl	42a720 <ferror@plt+0x25b30>
  42ae98:	str	w0, [sp, #80]
  42ae9c:	ldr	w1, [sp, #80]
  42aea0:	mov	w0, #0xffff                	// #65535
  42aea4:	cmp	w1, w0
  42aea8:	b.ls	42aecc <ferror@plt+0x262dc>  // b.plast
  42aeac:	adrp	x0, 447000 <ferror@plt+0x42410>
  42aeb0:	add	x3, x0, #0x9e8
  42aeb4:	mov	w2, #0x2b3                 	// #691
  42aeb8:	adrp	x0, 447000 <ferror@plt+0x42410>
  42aebc:	add	x1, x0, #0x9c0
  42aec0:	adrp	x0, 447000 <ferror@plt+0x42410>
  42aec4:	add	x0, x0, #0x9c8
  42aec8:	bl	404b00 <__assert_fail@plt>
  42aecc:	add	x0, sp, #0x28
  42aed0:	mov	w2, #0x6                   	// #6
  42aed4:	ldr	w1, [sp, #80]
  42aed8:	bl	404990 <u8_uctomb@plt>
  42aedc:	str	w0, [sp, #76]
  42aee0:	ldr	w0, [sp, #76]
  42aee4:	cmp	w0, #0x0
  42aee8:	b.gt	42af0c <ferror@plt+0x2631c>
  42aeec:	adrp	x0, 447000 <ferror@plt+0x42410>
  42aef0:	add	x3, x0, #0x9e8
  42aef4:	mov	w2, #0x2b5                 	// #693
  42aef8:	adrp	x0, 447000 <ferror@plt+0x42410>
  42aefc:	add	x1, x0, #0x9c0
  42af00:	adrp	x0, 447000 <ferror@plt+0x42410>
  42af04:	add	x0, x0, #0x9d8
  42af08:	bl	404b00 <__assert_fail@plt>
  42af0c:	ldr	x0, [sp, #24]
  42af10:	ldr	w0, [x0]
  42af14:	cmp	w0, #0x0
  42af18:	b.ne	42ab74 <ferror@plt+0x25f84>  // b.any
  42af1c:	str	wzr, [sp, #84]
  42af20:	b	42af74 <ferror@plt+0x26384>
  42af24:	ldr	x0, [sp, #24]
  42af28:	ldr	x0, [x0, #8]
  42af2c:	bl	42a3d4 <ferror@plt+0x257e4>
  42af30:	ldr	x0, [sp, #24]
  42af34:	ldr	x0, [x0, #8]
  42af38:	ldr	x2, [x0, #8]
  42af3c:	ldr	x0, [sp, #24]
  42af40:	ldr	x0, [x0, #8]
  42af44:	ldr	w1, [x0, #4]
  42af48:	add	w3, w1, #0x1
  42af4c:	str	w3, [x0, #4]
  42af50:	sxtw	x0, w1
  42af54:	add	x0, x2, x0
  42af58:	ldrsw	x1, [sp, #84]
  42af5c:	add	x2, sp, #0x28
  42af60:	ldrb	w1, [x2, x1]
  42af64:	strb	w1, [x0]
  42af68:	ldr	w0, [sp, #84]
  42af6c:	add	w0, w0, #0x1
  42af70:	str	w0, [sp, #84]
  42af74:	ldr	w1, [sp, #84]
  42af78:	ldr	w0, [sp, #76]
  42af7c:	cmp	w1, w0
  42af80:	b.lt	42af24 <ferror@plt+0x26334>  // b.tstop
  42af84:	b	42ab74 <ferror@plt+0x25f84>
  42af88:	ldr	x0, [sp, #24]
  42af8c:	ldr	w0, [x0]
  42af90:	cmp	w0, #0x0
  42af94:	b.ne	42ab74 <ferror@plt+0x25f84>  // b.any
  42af98:	ldr	x0, [sp, #24]
  42af9c:	ldr	x0, [x0, #8]
  42afa0:	bl	42a3d4 <ferror@plt+0x257e4>
  42afa4:	ldr	x0, [sp, #24]
  42afa8:	ldr	x0, [x0, #8]
  42afac:	ldr	x2, [x0, #8]
  42afb0:	ldr	x0, [sp, #24]
  42afb4:	ldr	x0, [x0, #8]
  42afb8:	ldr	w1, [x0, #4]
  42afbc:	add	w3, w1, #0x1
  42afc0:	str	w3, [x0, #4]
  42afc4:	sxtw	x0, w1
  42afc8:	add	x0, x2, x0
  42afcc:	ldr	w1, [sp, #92]
  42afd0:	and	w1, w1, #0xff
  42afd4:	strb	w1, [x0]
  42afd8:	b	42ab74 <ferror@plt+0x25f84>
  42afdc:	ldp	x29, x30, [sp], #96
  42afe0:	ret
  42afe4:	stp	x29, x30, [sp, #-48]!
  42afe8:	mov	x29, sp
  42afec:	str	x0, [sp, #24]
  42aff0:	str	w1, [sp, #20]
  42aff4:	str	w2, [sp, #16]
  42aff8:	bl	42a0e0 <ferror@plt+0x254f0>
  42affc:	str	w0, [sp, #44]
  42b000:	ldr	w0, [sp, #44]
  42b004:	cmp	w0, #0x20
  42b008:	b.eq	42aff8 <ferror@plt+0x26408>  // b.none
  42b00c:	ldr	w0, [sp, #44]
  42b010:	cmp	w0, #0x120
  42b014:	b.eq	42aff8 <ferror@plt+0x26408>  // b.none
  42b018:	ldr	w0, [sp, #44]
  42b01c:	cmp	w0, #0x9
  42b020:	b.eq	42aff8 <ferror@plt+0x26408>  // b.none
  42b024:	ldr	w0, [sp, #44]
  42b028:	cmp	w0, #0xb
  42b02c:	b.eq	42aff8 <ferror@plt+0x26408>  // b.none
  42b030:	ldr	w0, [sp, #44]
  42b034:	cmp	w0, #0xc
  42b038:	b.eq	42aff8 <ferror@plt+0x26408>  // b.none
  42b03c:	ldr	w0, [sp, #44]
  42b040:	cmp	w0, #0xd
  42b044:	b.eq	42aff8 <ferror@plt+0x26408>  // b.none
  42b048:	ldr	w0, [sp, #44]
  42b04c:	cmn	w0, #0x1
  42b050:	b.ne	42b064 <ferror@plt+0x26474>  // b.any
  42b054:	ldr	x0, [sp, #24]
  42b058:	mov	w1, #0x5                   	// #5
  42b05c:	str	w1, [x0]
  42b060:	b	42b2b8 <ferror@plt+0x266c8>
  42b064:	ldr	w0, [sp, #44]
  42b068:	cmp	w0, #0x17d
  42b06c:	b.ne	42b098 <ferror@plt+0x264a8>  // b.any
  42b070:	ldr	x0, [sp, #24]
  42b074:	mov	w1, #0x4                   	// #4
  42b078:	str	w1, [x0]
  42b07c:	adrp	x0, 463000 <program_name+0x1fa8>
  42b080:	add	x0, x0, #0x598
  42b084:	ldr	w1, [x0]
  42b088:	adrp	x0, 462000 <program_name+0xfa8>
  42b08c:	add	x0, x0, #0xd2c
  42b090:	str	w1, [x0]
  42b094:	b	42b2b8 <ferror@plt+0x266c8>
  42b098:	ldr	w0, [sp, #44]
  42b09c:	cmp	w0, #0xa
  42b0a0:	b.ne	42b0d8 <ferror@plt+0x264e8>  // b.any
  42b0a4:	adrp	x0, 462000 <program_name+0xfa8>
  42b0a8:	add	x0, x0, #0xd2c
  42b0ac:	ldr	w1, [x0]
  42b0b0:	adrp	x0, 462000 <program_name+0xfa8>
  42b0b4:	add	x0, x0, #0xd28
  42b0b8:	ldr	w0, [x0]
  42b0bc:	cmp	w1, w0
  42b0c0:	b.le	42b0c8 <ferror@plt+0x264d8>
  42b0c4:	bl	407950 <ferror@plt+0x2d60>
  42b0c8:	ldr	x0, [sp, #24]
  42b0cc:	mov	w1, #0x2                   	// #2
  42b0d0:	str	w1, [x0]
  42b0d4:	b	42b2b8 <ferror@plt+0x266c8>
  42b0d8:	ldr	w0, [sp, #44]
  42b0dc:	cmp	w0, #0x3b
  42b0e0:	b.ne	42b10c <ferror@plt+0x2651c>  // b.any
  42b0e4:	ldr	x0, [sp, #24]
  42b0e8:	mov	w1, #0x2                   	// #2
  42b0ec:	str	w1, [x0]
  42b0f0:	adrp	x0, 463000 <program_name+0x1fa8>
  42b0f4:	add	x0, x0, #0x598
  42b0f8:	ldr	w1, [x0]
  42b0fc:	adrp	x0, 462000 <program_name+0xfa8>
  42b100:	add	x0, x0, #0xd2c
  42b104:	str	w1, [x0]
  42b108:	b	42b2b8 <ferror@plt+0x266c8>
  42b10c:	ldr	w0, [sp, #20]
  42b110:	cmp	w0, #0x5d
  42b114:	b.ne	42b14c <ferror@plt+0x2655c>  // b.any
  42b118:	ldr	w0, [sp, #44]
  42b11c:	cmp	w0, #0x5d
  42b120:	b.ne	42b14c <ferror@plt+0x2655c>  // b.any
  42b124:	ldr	x0, [sp, #24]
  42b128:	mov	w1, #0x3                   	// #3
  42b12c:	str	w1, [x0]
  42b130:	adrp	x0, 463000 <program_name+0x1fa8>
  42b134:	add	x0, x0, #0x598
  42b138:	ldr	w1, [x0]
  42b13c:	adrp	x0, 462000 <program_name+0xfa8>
  42b140:	add	x0, x0, #0xd2c
  42b144:	str	w1, [x0]
  42b148:	b	42b2b8 <ferror@plt+0x266c8>
  42b14c:	ldr	w0, [sp, #44]
  42b150:	cmp	w0, #0x7b
  42b154:	b.ne	42b1b8 <ferror@plt+0x265c8>  // b.any
  42b158:	bl	42a08c <ferror@plt+0x2549c>
  42b15c:	sub	w0, w0, #0x1
  42b160:	str	w0, [sp, #40]
  42b164:	adrp	x0, 461000 <sentence_end_required_spaces>
  42b168:	add	x0, x0, #0xb10
  42b16c:	ldr	w1, [x0]
  42b170:	mov	w0, #0x0                   	// #0
  42b174:	bl	42b6b4 <ferror@plt+0x26ac4>
  42b178:	str	w0, [sp, #36]
  42b17c:	ldr	w0, [sp, #36]
  42b180:	cmp	w0, #0x4
  42b184:	b.ne	42b190 <ferror@plt+0x265a0>  // b.any
  42b188:	ldr	w0, [sp, #40]
  42b18c:	bl	42a0bc <ferror@plt+0x254cc>
  42b190:	ldr	x0, [sp, #24]
  42b194:	mov	w1, #0x1                   	// #1
  42b198:	str	w1, [x0]
  42b19c:	adrp	x0, 463000 <program_name+0x1fa8>
  42b1a0:	add	x0, x0, #0x598
  42b1a4:	ldr	w1, [x0]
  42b1a8:	adrp	x0, 462000 <program_name+0xfa8>
  42b1ac:	add	x0, x0, #0xd2c
  42b1b0:	str	w1, [x0]
  42b1b4:	b	42b2b8 <ferror@plt+0x266c8>
  42b1b8:	ldr	x0, [sp, #24]
  42b1bc:	str	wzr, [x0]
  42b1c0:	mov	x0, #0x10                  	// #16
  42b1c4:	bl	404620 <xmalloc@plt>
  42b1c8:	mov	x1, x0
  42b1cc:	ldr	x0, [sp, #24]
  42b1d0:	str	x1, [x0, #8]
  42b1d4:	ldr	x0, [sp, #24]
  42b1d8:	ldr	x0, [x0, #8]
  42b1dc:	bl	42a368 <ferror@plt+0x25778>
  42b1e0:	adrp	x0, 463000 <program_name+0x1fa8>
  42b1e4:	add	x0, x0, #0x598
  42b1e8:	ldr	w1, [x0]
  42b1ec:	ldr	x0, [sp, #24]
  42b1f0:	str	w1, [x0, #16]
  42b1f4:	ldr	w0, [sp, #44]
  42b1f8:	cmp	w0, #0x22
  42b1fc:	b.ne	42b238 <ferror@plt+0x26648>  // b.any
  42b200:	ldr	w2, [sp, #16]
  42b204:	mov	w1, #0x3                   	// #3
  42b208:	ldr	x0, [sp, #24]
  42b20c:	bl	42ab60 <ferror@plt+0x25f70>
  42b210:	str	w0, [sp, #44]
  42b214:	ldr	w0, [sp, #44]
  42b218:	cmn	w0, #0x1
  42b21c:	b.eq	42b278 <ferror@plt+0x26688>  // b.none
  42b220:	ldr	w0, [sp, #44]
  42b224:	cmp	w0, #0x22
  42b228:	b.eq	42b278 <ferror@plt+0x26688>  // b.none
  42b22c:	ldr	w0, [sp, #44]
  42b230:	bl	42a250 <ferror@plt+0x25660>
  42b234:	b	42b278 <ferror@plt+0x26688>
  42b238:	ldr	w0, [sp, #44]
  42b23c:	bl	42a250 <ferror@plt+0x25660>
  42b240:	ldr	w0, [sp, #20]
  42b244:	cmp	w0, #0x5d
  42b248:	cset	w0, eq  // eq = none
  42b24c:	and	w0, w0, #0xff
  42b250:	ldr	w2, [sp, #16]
  42b254:	mov	w1, w0
  42b258:	ldr	x0, [sp, #24]
  42b25c:	bl	42ab60 <ferror@plt+0x25f70>
  42b260:	str	w0, [sp, #44]
  42b264:	ldr	w0, [sp, #44]
  42b268:	cmn	w0, #0x1
  42b26c:	b.eq	42b278 <ferror@plt+0x26688>  // b.none
  42b270:	ldr	w0, [sp, #44]
  42b274:	bl	42a250 <ferror@plt+0x25660>
  42b278:	ldr	x0, [sp, #24]
  42b27c:	ldr	w0, [x0]
  42b280:	cmp	w0, #0x0
  42b284:	b.eq	42b2a0 <ferror@plt+0x266b0>  // b.none
  42b288:	ldr	x0, [sp, #24]
  42b28c:	ldr	x0, [x0, #8]
  42b290:	bl	42a3b0 <ferror@plt+0x257c0>
  42b294:	ldr	x0, [sp, #24]
  42b298:	ldr	x0, [x0, #8]
  42b29c:	bl	4048f0 <free@plt>
  42b2a0:	adrp	x0, 463000 <program_name+0x1fa8>
  42b2a4:	add	x0, x0, #0x598
  42b2a8:	ldr	w1, [x0]
  42b2ac:	adrp	x0, 462000 <program_name+0xfa8>
  42b2b0:	add	x0, x0, #0xd2c
  42b2b4:	str	w1, [x0]
  42b2b8:	ldp	x29, x30, [sp], #48
  42b2bc:	ret
  42b2c0:	sub	sp, sp, #0xd0
  42b2c4:	stp	x29, x30, [sp, #16]
  42b2c8:	add	x29, sp, #0x10
  42b2cc:	str	x19, [sp, #32]
  42b2d0:	str	w0, [sp, #60]
  42b2d4:	str	w1, [sp, #56]
  42b2d8:	bl	42a0e0 <ferror@plt+0x254f0>
  42b2dc:	str	w0, [sp, #172]
  42b2e0:	ldr	w0, [sp, #172]
  42b2e4:	cmp	w0, #0x20
  42b2e8:	b.eq	42b3bc <ferror@plt+0x267cc>  // b.none
  42b2ec:	ldr	w0, [sp, #172]
  42b2f0:	cmp	w0, #0x120
  42b2f4:	b.eq	42b3bc <ferror@plt+0x267cc>  // b.none
  42b2f8:	ldr	w0, [sp, #172]
  42b2fc:	cmp	w0, #0x9
  42b300:	b.eq	42b3bc <ferror@plt+0x267cc>  // b.none
  42b304:	ldr	w0, [sp, #172]
  42b308:	cmp	w0, #0xb
  42b30c:	b.eq	42b3bc <ferror@plt+0x267cc>  // b.none
  42b310:	ldr	w0, [sp, #172]
  42b314:	cmp	w0, #0xc
  42b318:	b.eq	42b3bc <ferror@plt+0x267cc>  // b.none
  42b31c:	ldr	w0, [sp, #172]
  42b320:	cmp	w0, #0xd
  42b324:	b.eq	42b3bc <ferror@plt+0x267cc>  // b.none
  42b328:	ldr	w0, [sp, #172]
  42b32c:	cmp	w0, #0x23
  42b330:	b.ne	42b3c4 <ferror@plt+0x267d4>  // b.any
  42b334:	adrp	x0, 463000 <program_name+0x1fa8>
  42b338:	add	x0, x0, #0x598
  42b33c:	ldr	w1, [x0]
  42b340:	adrp	x0, 462000 <program_name+0xfa8>
  42b344:	add	x0, x0, #0xd28
  42b348:	str	w1, [x0]
  42b34c:	bl	42a444 <ferror@plt+0x25854>
  42b350:	bl	42a0e0 <ferror@plt+0x254f0>
  42b354:	str	w0, [sp, #172]
  42b358:	ldr	w0, [sp, #172]
  42b35c:	cmn	w0, #0x1
  42b360:	b.eq	42b3b4 <ferror@plt+0x267c4>  // b.none
  42b364:	ldr	w0, [sp, #172]
  42b368:	cmp	w0, #0x17d
  42b36c:	b.eq	42b3b4 <ferror@plt+0x267c4>  // b.none
  42b370:	ldr	w0, [sp, #172]
  42b374:	cmp	w0, #0xa
  42b378:	b.eq	42b3b4 <ferror@plt+0x267c4>  // b.none
  42b37c:	adrp	x0, 462000 <program_name+0xfa8>
  42b380:	add	x0, x0, #0xd20
  42b384:	ldr	x0, [x0]
  42b388:	cmp	x0, #0x0
  42b38c:	b.ne	42b3a8 <ferror@plt+0x267b8>  // b.any
  42b390:	ldr	w0, [sp, #172]
  42b394:	cmp	w0, #0x20
  42b398:	b.eq	42b350 <ferror@plt+0x26760>  // b.none
  42b39c:	ldr	w0, [sp, #172]
  42b3a0:	cmp	w0, #0x9
  42b3a4:	b.eq	42b350 <ferror@plt+0x26760>  // b.none
  42b3a8:	ldr	w0, [sp, #172]
  42b3ac:	bl	42a458 <ferror@plt+0x25868>
  42b3b0:	b	42b350 <ferror@plt+0x26760>
  42b3b4:	bl	42a51c <ferror@plt+0x2592c>
  42b3b8:	b	42b3c0 <ferror@plt+0x267d0>
  42b3bc:	nop
  42b3c0:	b	42b2d8 <ferror@plt+0x266e8>
  42b3c4:	nop
  42b3c8:	ldr	w0, [sp, #172]
  42b3cc:	bl	42a250 <ferror@plt+0x25660>
  42b3d0:	str	wzr, [sp, #204]
  42b3d4:	str	xzr, [sp, #192]
  42b3d8:	str	xzr, [sp, #184]
  42b3dc:	ldr	w0, [sp, #204]
  42b3e0:	cmp	w0, #0x0
  42b3e4:	b.ne	42b3fc <ferror@plt+0x2680c>  // b.any
  42b3e8:	adrp	x0, 461000 <sentence_end_required_spaces>
  42b3ec:	add	x0, x0, #0xb10
  42b3f0:	ldr	w0, [x0]
  42b3f4:	str	w0, [sp, #96]
  42b3f8:	b	42b414 <ferror@plt+0x26824>
  42b3fc:	add	x0, sp, #0x80
  42b400:	bl	40a264 <ferror@plt+0x5674>
  42b404:	mov	w1, w0
  42b408:	ldr	w0, [sp, #56]
  42b40c:	bl	40a178 <ferror@plt+0x5588>
  42b410:	str	w0, [sp, #96]
  42b414:	add	x0, sp, #0x68
  42b418:	ldr	w2, [sp, #96]
  42b41c:	ldr	w1, [sp, #60]
  42b420:	bl	42afe4 <ferror@plt+0x263f4>
  42b424:	ldr	w0, [sp, #104]
  42b428:	cmp	w0, #0x2
  42b42c:	b.eq	42b454 <ferror@plt+0x26864>  // b.none
  42b430:	ldr	w0, [sp, #104]
  42b434:	cmp	w0, #0x3
  42b438:	b.eq	42b454 <ferror@plt+0x26864>  // b.none
  42b43c:	ldr	w0, [sp, #104]
  42b440:	cmp	w0, #0x4
  42b444:	b.eq	42b454 <ferror@plt+0x26864>  // b.none
  42b448:	ldr	w0, [sp, #104]
  42b44c:	cmp	w0, #0x5
  42b450:	b.ne	42b474 <ferror@plt+0x26884>  // b.any
  42b454:	ldr	x0, [sp, #184]
  42b458:	cmp	x0, #0x0
  42b45c:	b.eq	42b46c <ferror@plt+0x2687c>  // b.none
  42b460:	ldr	w1, [sp, #204]
  42b464:	ldr	x0, [sp, #184]
  42b468:	bl	40bea0 <ferror@plt+0x72b0>
  42b46c:	ldr	w0, [sp, #104]
  42b470:	b	42b6a4 <ferror@plt+0x26ab4>
  42b474:	adrp	x0, 462000 <program_name+0xfa8>
  42b478:	add	x0, x0, #0xc70
  42b47c:	ldrb	w0, [x0]
  42b480:	cmp	w0, #0x0
  42b484:	b.eq	42b4fc <ferror@plt+0x2690c>  // b.none
  42b488:	ldr	w0, [sp, #104]
  42b48c:	cmp	w0, #0x0
  42b490:	b.ne	42b4fc <ferror@plt+0x2690c>  // b.any
  42b494:	adrp	x0, 463000 <program_name+0x1fa8>
  42b498:	add	x0, x0, #0x588
  42b49c:	ldr	x0, [x0]
  42b4a0:	str	x0, [sp, #80]
  42b4a4:	ldr	w0, [sp, #120]
  42b4a8:	sxtw	x0, w0
  42b4ac:	str	x0, [sp, #88]
  42b4b0:	adrp	x0, 462000 <program_name+0xfa8>
  42b4b4:	add	x0, x0, #0xd30
  42b4b8:	ldr	x19, [x0]
  42b4bc:	add	x0, sp, #0x68
  42b4c0:	bl	42a6a0 <ferror@plt+0x25ab0>
  42b4c4:	mov	x2, x0
  42b4c8:	adrp	x0, 463000 <program_name+0x1fa8>
  42b4cc:	add	x0, x0, #0x558
  42b4d0:	ldr	x1, [x0]
  42b4d4:	add	x0, sp, #0x50
  42b4d8:	strb	wzr, [sp]
  42b4dc:	mov	x7, x1
  42b4e0:	mov	x6, #0x0                   	// #0
  42b4e4:	mov	x5, x0
  42b4e8:	ldr	w4, [sp, #96]
  42b4ec:	mov	w3, #0x0                   	// #0
  42b4f0:	mov	x1, #0x0                   	// #0
  42b4f4:	mov	x0, x19
  42b4f8:	bl	40ce94 <ferror@plt+0x82a4>
  42b4fc:	ldr	w0, [sp, #204]
  42b500:	cmp	w0, #0x0
  42b504:	b.ne	42b5f4 <ferror@plt+0x26a04>  // b.any
  42b508:	ldr	w0, [sp, #104]
  42b50c:	cmp	w0, #0x0
  42b510:	b.ne	42b5e0 <ferror@plt+0x269f0>  // b.any
  42b514:	add	x0, sp, #0x68
  42b518:	bl	42a6a0 <ferror@plt+0x25ab0>
  42b51c:	str	x0, [sp, #144]
  42b520:	ldr	x0, [sp, #144]
  42b524:	str	x0, [sp, #176]
  42b528:	ldr	x0, [sp, #144]
  42b52c:	ldrb	w0, [x0]
  42b530:	cmp	w0, #0x3a
  42b534:	b.ne	42b558 <ferror@plt+0x26968>  // b.any
  42b538:	ldr	x0, [sp, #144]
  42b53c:	add	x0, x0, #0x1
  42b540:	ldrb	w0, [x0]
  42b544:	cmp	w0, #0x3a
  42b548:	b.ne	42b558 <ferror@plt+0x26968>  // b.any
  42b54c:	ldr	x0, [sp, #176]
  42b550:	add	x0, x0, #0x2
  42b554:	str	x0, [sp, #176]
  42b558:	ldr	x0, [sp, #176]
  42b55c:	bl	404280 <strlen@plt>
  42b560:	mov	x1, x0
  42b564:	add	x0, sp, #0x48
  42b568:	mov	x3, x0
  42b56c:	mov	x2, x1
  42b570:	ldr	x1, [sp, #176]
  42b574:	adrp	x0, 462000 <program_name+0xfa8>
  42b578:	add	x0, x0, #0xc78
  42b57c:	bl	404650 <hash_find_entry@plt>
  42b580:	cmp	w0, #0x0
  42b584:	b.ne	42b590 <ferror@plt+0x269a0>  // b.any
  42b588:	ldr	x0, [sp, #72]
  42b58c:	str	x0, [sp, #192]
  42b590:	adrp	x0, 462000 <program_name+0xfa8>
  42b594:	add	x0, x0, #0xd30
  42b598:	ldr	x0, [x0]
  42b59c:	ldr	x1, [sp, #192]
  42b5a0:	bl	40b2a4 <ferror@plt+0x66b4>
  42b5a4:	str	x0, [sp, #184]
  42b5a8:	adrp	x0, 462000 <program_name+0xfa8>
  42b5ac:	add	x0, x0, #0xd38
  42b5b0:	ldr	x19, [x0]
  42b5b4:	ldr	x0, [sp, #176]
  42b5b8:	bl	404280 <strlen@plt>
  42b5bc:	mov	x2, x0
  42b5c0:	ldr	x1, [sp, #176]
  42b5c4:	mov	x0, x19
  42b5c8:	bl	40a32c <ferror@plt+0x573c>
  42b5cc:	bl	40a240 <ferror@plt+0x5650>
  42b5d0:	stp	x0, x1, [sp, #128]
  42b5d4:	ldr	x0, [sp, #144]
  42b5d8:	bl	4048f0 <free@plt>
  42b5dc:	b	42b68c <ferror@plt+0x26a9c>
  42b5e0:	adrp	x0, 460000 <default_parse_debrief>
  42b5e4:	add	x0, x0, #0xd38
  42b5e8:	ldp	x0, x1, [x0]
  42b5ec:	stp	x0, x1, [sp, #128]
  42b5f0:	b	42b68c <ferror@plt+0x26a9c>
  42b5f4:	ldr	x0, [sp, #184]
  42b5f8:	cmp	x0, #0x0
  42b5fc:	b.eq	42b68c <ferror@plt+0x26a9c>  // b.none
  42b600:	ldr	w0, [sp, #104]
  42b604:	cmp	w0, #0x0
  42b608:	b.ne	42b68c <ferror@plt+0x26a9c>  // b.any
  42b60c:	add	x0, sp, #0x68
  42b610:	bl	42a6a0 <ferror@plt+0x25ab0>
  42b614:	str	x0, [sp, #160]
  42b618:	adrp	x0, 463000 <program_name+0x1fa8>
  42b61c:	add	x0, x0, #0x588
  42b620:	ldr	x0, [x0]
  42b624:	ldr	w1, [sp, #120]
  42b628:	mov	w3, w1
  42b62c:	mov	x2, x0
  42b630:	mov	w1, #0x2                   	// #2
  42b634:	ldr	x0, [sp, #160]
  42b638:	bl	408964 <ferror@plt+0x3d74>
  42b63c:	str	x0, [sp, #152]
  42b640:	ldr	x0, [sp, #160]
  42b644:	bl	4048f0 <free@plt>
  42b648:	adrp	x0, 463000 <program_name+0x1fa8>
  42b64c:	add	x0, x0, #0x588
  42b650:	ldr	x1, [x0]
  42b654:	ldr	w0, [sp, #120]
  42b658:	sxtw	x2, w0
  42b65c:	adrp	x0, 463000 <program_name+0x1fa8>
  42b660:	add	x0, x0, #0x558
  42b664:	ldr	x0, [x0]
  42b668:	mov	w7, #0x0                   	// #0
  42b66c:	mov	x6, x0
  42b670:	mov	x5, x2
  42b674:	mov	x4, x1
  42b678:	ldr	w3, [sp, #96]
  42b67c:	ldr	x2, [sp, #152]
  42b680:	ldr	w1, [sp, #204]
  42b684:	ldr	x0, [sp, #184]
  42b688:	bl	40bb14 <ferror@plt+0x6f24>
  42b68c:	add	x0, sp, #0x68
  42b690:	bl	42a660 <ferror@plt+0x25a70>
  42b694:	ldr	w0, [sp, #204]
  42b698:	add	w0, w0, #0x1
  42b69c:	str	w0, [sp, #204]
  42b6a0:	b	42b3dc <ferror@plt+0x267ec>
  42b6a4:	ldr	x19, [sp, #32]
  42b6a8:	ldp	x29, x30, [sp, #16]
  42b6ac:	add	sp, sp, #0xd0
  42b6b0:	ret
  42b6b4:	stp	x29, x30, [sp, #-48]!
  42b6b8:	mov	x29, sp
  42b6bc:	str	w0, [sp, #28]
  42b6c0:	str	w1, [sp, #24]
  42b6c4:	ldr	w1, [sp, #24]
  42b6c8:	ldr	w0, [sp, #28]
  42b6cc:	bl	42b2c0 <ferror@plt+0x266d0>
  42b6d0:	str	w0, [sp, #44]
  42b6d4:	ldr	w0, [sp, #44]
  42b6d8:	cmp	w0, #0x2
  42b6dc:	b.eq	42b6c4 <ferror@plt+0x26ad4>  // b.none
  42b6e0:	ldr	w0, [sp, #44]
  42b6e4:	ldp	x29, x30, [sp], #48
  42b6e8:	ret
  42b6ec:	stp	x29, x30, [sp, #-64]!
  42b6f0:	mov	x29, sp
  42b6f4:	str	x0, [sp, #56]
  42b6f8:	str	x1, [sp, #48]
  42b6fc:	str	x2, [sp, #40]
  42b700:	str	x3, [sp, #32]
  42b704:	str	x4, [sp, #24]
  42b708:	ldr	x0, [sp, #24]
  42b70c:	ldr	x0, [x0]
  42b710:	ldr	x0, [x0]
  42b714:	ldr	x1, [x0, #8]
  42b718:	adrp	x0, 462000 <program_name+0xfa8>
  42b71c:	add	x0, x0, #0xd30
  42b720:	str	x1, [x0]
  42b724:	adrp	x0, 461000 <sentence_end_required_spaces>
  42b728:	add	x0, x0, #0x30
  42b72c:	ldr	x1, [x0]
  42b730:	adrp	x0, 463000 <program_name+0x1fa8>
  42b734:	add	x0, x0, #0x5b0
  42b738:	str	x1, [x0]
  42b73c:	adrp	x0, 462000 <program_name+0xfa8>
  42b740:	add	x0, x0, #0xcf0
  42b744:	ldr	x1, [sp, #56]
  42b748:	str	x1, [x0]
  42b74c:	adrp	x0, 463000 <program_name+0x1fa8>
  42b750:	add	x0, x0, #0x590
  42b754:	ldr	x1, [sp, #48]
  42b758:	str	x1, [x0]
  42b75c:	ldr	x0, [sp, #40]
  42b760:	bl	404630 <xstrdup@plt>
  42b764:	mov	x1, x0
  42b768:	adrp	x0, 463000 <program_name+0x1fa8>
  42b76c:	add	x0, x0, #0x588
  42b770:	str	x1, [x0]
  42b774:	adrp	x0, 463000 <program_name+0x1fa8>
  42b778:	add	x0, x0, #0x598
  42b77c:	mov	w1, #0x1                   	// #1
  42b780:	str	w1, [x0]
  42b784:	adrp	x0, 462000 <program_name+0xfa8>
  42b788:	add	x0, x0, #0xd0c
  42b78c:	mov	w1, #0x4240                	// #16960
  42b790:	movk	w1, #0xf, lsl #16
  42b794:	str	w1, [x0]
  42b798:	adrp	x0, 462000 <program_name+0xfa8>
  42b79c:	add	x0, x0, #0xd28
  42b7a0:	mov	w1, #0xffffffff            	// #-1
  42b7a4:	str	w1, [x0]
  42b7a8:	adrp	x0, 462000 <program_name+0xfa8>
  42b7ac:	add	x0, x0, #0xd2c
  42b7b0:	mov	w1, #0xffffffff            	// #-1
  42b7b4:	str	w1, [x0]
  42b7b8:	adrp	x0, 462000 <program_name+0xfa8>
  42b7bc:	add	x0, x0, #0xd38
  42b7c0:	ldr	x1, [sp, #32]
  42b7c4:	str	x1, [x0]
  42b7c8:	bl	429d34 <ferror@plt+0x25144>
  42b7cc:	adrp	x0, 461000 <sentence_end_required_spaces>
  42b7d0:	add	x0, x0, #0xb10
  42b7d4:	ldr	w1, [x0]
  42b7d8:	mov	w0, #0x0                   	// #0
  42b7dc:	bl	42b6b4 <ferror@plt+0x26ac4>
  42b7e0:	adrp	x0, 462000 <program_name+0xfa8>
  42b7e4:	add	x0, x0, #0xcf0
  42b7e8:	str	xzr, [x0]
  42b7ec:	adrp	x0, 463000 <program_name+0x1fa8>
  42b7f0:	add	x0, x0, #0x590
  42b7f4:	str	xzr, [x0]
  42b7f8:	adrp	x0, 463000 <program_name+0x1fa8>
  42b7fc:	add	x0, x0, #0x588
  42b800:	str	xzr, [x0]
  42b804:	adrp	x0, 463000 <program_name+0x1fa8>
  42b808:	add	x0, x0, #0x598
  42b80c:	str	wzr, [x0]
  42b810:	nop
  42b814:	ldp	x29, x30, [sp], #64
  42b818:	ret
  42b81c:	sub	sp, sp, #0x10
  42b820:	str	x0, [sp, #8]
  42b824:	ldr	x0, [sp, #8]
  42b828:	cmp	x0, #0x0
  42b82c:	b.eq	42b844 <ferror@plt+0x26c54>  // b.none
  42b830:	ldr	x0, [sp, #8]
  42b834:	ldr	w0, [x0]
  42b838:	add	w1, w0, #0x1
  42b83c:	ldr	x0, [sp, #8]
  42b840:	str	w1, [x0]
  42b844:	ldr	x0, [sp, #8]
  42b848:	add	sp, sp, #0x10
  42b84c:	ret
  42b850:	stp	x29, x30, [sp, #-32]!
  42b854:	mov	x29, sp
  42b858:	str	x0, [sp, #24]
  42b85c:	ldr	x0, [sp, #24]
  42b860:	cmp	x0, #0x0
  42b864:	b.eq	42b8a4 <ferror@plt+0x26cb4>  // b.none
  42b868:	ldr	x0, [sp, #24]
  42b86c:	ldr	w0, [x0]
  42b870:	cmp	w0, #0x1
  42b874:	b.ls	42b890 <ferror@plt+0x26ca0>  // b.plast
  42b878:	ldr	x0, [sp, #24]
  42b87c:	ldr	w0, [x0]
  42b880:	sub	w1, w0, #0x1
  42b884:	ldr	x0, [sp, #24]
  42b888:	str	w1, [x0]
  42b88c:	b	42b8a4 <ferror@plt+0x26cb4>
  42b890:	ldr	x0, [sp, #24]
  42b894:	add	x0, x0, #0x8
  42b898:	bl	404340 <string_list_destroy@plt>
  42b89c:	ldr	x0, [sp, #24]
  42b8a0:	bl	4048f0 <free@plt>
  42b8a4:	nop
  42b8a8:	ldp	x29, x30, [sp], #32
  42b8ac:	ret
  42b8b0:	adrp	x0, 462000 <program_name+0xfa8>
  42b8b4:	add	x0, x0, #0xd40
  42b8b8:	mov	w1, #0x1                   	// #1
  42b8bc:	strb	w1, [x0]
  42b8c0:	nop
  42b8c4:	ret
  42b8c8:	stp	x29, x30, [sp, #-96]!
  42b8cc:	mov	x29, sp
  42b8d0:	str	x0, [sp, #24]
  42b8d4:	ldr	x0, [sp, #24]
  42b8d8:	cmp	x0, #0x0
  42b8dc:	b.ne	42b8f0 <ferror@plt+0x26d00>  // b.any
  42b8e0:	adrp	x0, 460000 <default_parse_debrief>
  42b8e4:	add	x0, x0, #0xdf1
  42b8e8:	strb	wzr, [x0]
  42b8ec:	b	42b984 <ferror@plt+0x26d94>
  42b8f0:	adrp	x0, 462000 <program_name+0xfa8>
  42b8f4:	add	x0, x0, #0xd48
  42b8f8:	ldr	x0, [x0, #24]
  42b8fc:	cmp	x0, #0x0
  42b900:	b.ne	42b914 <ferror@plt+0x26d24>  // b.any
  42b904:	mov	x1, #0x64                  	// #100
  42b908:	adrp	x0, 462000 <program_name+0xfa8>
  42b90c:	add	x0, x0, #0xd48
  42b910:	bl	404370 <hash_init@plt>
  42b914:	add	x1, sp, #0x20
  42b918:	add	x0, sp, #0x50
  42b91c:	mov	x2, x1
  42b920:	mov	x1, x0
  42b924:	ldr	x0, [sp, #24]
  42b928:	bl	40a8b8 <ferror@plt+0x5cc8>
  42b92c:	mov	w1, #0x3a                  	// #58
  42b930:	ldr	x0, [sp, #24]
  42b934:	bl	404960 <strchr@plt>
  42b938:	str	x0, [sp, #88]
  42b93c:	ldr	x0, [sp, #88]
  42b940:	cmp	x0, #0x0
  42b944:	b.eq	42b958 <ferror@plt+0x26d68>  // b.none
  42b948:	ldr	x0, [sp, #80]
  42b94c:	ldr	x1, [sp, #88]
  42b950:	cmp	x1, x0
  42b954:	b.cc	42b984 <ferror@plt+0x26d94>  // b.lo, b.ul, b.last
  42b958:	ldr	x1, [sp, #80]
  42b95c:	ldr	x0, [sp, #24]
  42b960:	sub	x0, x1, x0
  42b964:	mov	x1, x0
  42b968:	add	x0, sp, #0x20
  42b96c:	mov	x3, x0
  42b970:	mov	x2, x1
  42b974:	ldr	x1, [sp, #24]
  42b978:	adrp	x0, 462000 <program_name+0xfa8>
  42b97c:	add	x0, x0, #0xd48
  42b980:	bl	40ae20 <ferror@plt+0x6230>
  42b984:	nop
  42b988:	ldp	x29, x30, [sp], #96
  42b98c:	ret
  42b990:	stp	x29, x30, [sp, #-16]!
  42b994:	mov	x29, sp
  42b998:	adrp	x0, 460000 <default_parse_debrief>
  42b99c:	add	x0, x0, #0xdf1
  42b9a0:	ldrb	w0, [x0]
  42b9a4:	cmp	w0, #0x0
  42b9a8:	b.eq	42ba6c <ferror@plt+0x26e7c>  // b.none
  42b9ac:	adrp	x0, 447000 <ferror@plt+0x42410>
  42b9b0:	add	x0, x0, #0x9f8
  42b9b4:	bl	42b8c8 <ferror@plt+0x26cd8>
  42b9b8:	adrp	x0, 447000 <ferror@plt+0x42410>
  42b9bc:	add	x0, x0, #0xa00
  42b9c0:	bl	42b8c8 <ferror@plt+0x26cd8>
  42b9c4:	adrp	x0, 447000 <ferror@plt+0x42410>
  42b9c8:	add	x0, x0, #0xa10
  42b9cc:	bl	42b8c8 <ferror@plt+0x26cd8>
  42b9d0:	adrp	x0, 447000 <ferror@plt+0x42410>
  42b9d4:	add	x0, x0, #0xa20
  42b9d8:	bl	42b8c8 <ferror@plt+0x26cd8>
  42b9dc:	adrp	x0, 447000 <ferror@plt+0x42410>
  42b9e0:	add	x0, x0, #0xa30
  42b9e4:	bl	42b8c8 <ferror@plt+0x26cd8>
  42b9e8:	adrp	x0, 447000 <ferror@plt+0x42410>
  42b9ec:	add	x0, x0, #0xa40
  42b9f0:	bl	42b8c8 <ferror@plt+0x26cd8>
  42b9f4:	adrp	x0, 447000 <ferror@plt+0x42410>
  42b9f8:	add	x0, x0, #0xa50
  42b9fc:	bl	42b8c8 <ferror@plt+0x26cd8>
  42ba00:	adrp	x0, 447000 <ferror@plt+0x42410>
  42ba04:	add	x0, x0, #0xa60
  42ba08:	bl	42b8c8 <ferror@plt+0x26cd8>
  42ba0c:	adrp	x0, 447000 <ferror@plt+0x42410>
  42ba10:	add	x0, x0, #0xa70
  42ba14:	bl	42b8c8 <ferror@plt+0x26cd8>
  42ba18:	adrp	x0, 447000 <ferror@plt+0x42410>
  42ba1c:	add	x0, x0, #0xa80
  42ba20:	bl	42b8c8 <ferror@plt+0x26cd8>
  42ba24:	adrp	x0, 447000 <ferror@plt+0x42410>
  42ba28:	add	x0, x0, #0xa90
  42ba2c:	bl	42b8c8 <ferror@plt+0x26cd8>
  42ba30:	adrp	x0, 447000 <ferror@plt+0x42410>
  42ba34:	add	x0, x0, #0xaa0
  42ba38:	bl	42b8c8 <ferror@plt+0x26cd8>
  42ba3c:	adrp	x0, 447000 <ferror@plt+0x42410>
  42ba40:	add	x0, x0, #0xab0
  42ba44:	bl	42b8c8 <ferror@plt+0x26cd8>
  42ba48:	adrp	x0, 447000 <ferror@plt+0x42410>
  42ba4c:	add	x0, x0, #0xac8
  42ba50:	bl	42b8c8 <ferror@plt+0x26cd8>
  42ba54:	adrp	x0, 447000 <ferror@plt+0x42410>
  42ba58:	add	x0, x0, #0xae0
  42ba5c:	bl	42b8c8 <ferror@plt+0x26cd8>
  42ba60:	adrp	x0, 460000 <default_parse_debrief>
  42ba64:	add	x0, x0, #0xdf1
  42ba68:	strb	wzr, [x0]
  42ba6c:	nop
  42ba70:	ldp	x29, x30, [sp], #16
  42ba74:	ret
  42ba78:	stp	x29, x30, [sp, #-16]!
  42ba7c:	mov	x29, sp
  42ba80:	adrp	x0, 447000 <ferror@plt+0x42410>
  42ba84:	add	x0, x0, #0xaf8
  42ba88:	bl	406ea4 <ferror@plt+0x22b4>
  42ba8c:	adrp	x0, 447000 <ferror@plt+0x42410>
  42ba90:	add	x0, x0, #0xb18
  42ba94:	bl	406ea4 <ferror@plt+0x22b4>
  42ba98:	adrp	x0, 447000 <ferror@plt+0x42410>
  42ba9c:	add	x0, x0, #0xb40
  42baa0:	bl	406ea4 <ferror@plt+0x22b4>
  42baa4:	adrp	x0, 447000 <ferror@plt+0x42410>
  42baa8:	add	x0, x0, #0xb60
  42baac:	bl	406ea4 <ferror@plt+0x22b4>
  42bab0:	adrp	x0, 447000 <ferror@plt+0x42410>
  42bab4:	add	x0, x0, #0xb88
  42bab8:	bl	406ea4 <ferror@plt+0x22b4>
  42babc:	adrp	x0, 447000 <ferror@plt+0x42410>
  42bac0:	add	x0, x0, #0xba8
  42bac4:	bl	406ea4 <ferror@plt+0x22b4>
  42bac8:	adrp	x0, 447000 <ferror@plt+0x42410>
  42bacc:	add	x0, x0, #0xbd0
  42bad0:	bl	406ea4 <ferror@plt+0x22b4>
  42bad4:	adrp	x0, 447000 <ferror@plt+0x42410>
  42bad8:	add	x0, x0, #0xbf0
  42badc:	bl	406ea4 <ferror@plt+0x22b4>
  42bae0:	adrp	x0, 447000 <ferror@plt+0x42410>
  42bae4:	add	x0, x0, #0xc18
  42bae8:	bl	406ea4 <ferror@plt+0x22b4>
  42baec:	adrp	x0, 447000 <ferror@plt+0x42410>
  42baf0:	add	x0, x0, #0xc38
  42baf4:	bl	406ea4 <ferror@plt+0x22b4>
  42baf8:	adrp	x0, 447000 <ferror@plt+0x42410>
  42bafc:	add	x0, x0, #0xc60
  42bb00:	bl	406ea4 <ferror@plt+0x22b4>
  42bb04:	adrp	x0, 447000 <ferror@plt+0x42410>
  42bb08:	add	x0, x0, #0xc80
  42bb0c:	bl	406ea4 <ferror@plt+0x22b4>
  42bb10:	adrp	x0, 447000 <ferror@plt+0x42410>
  42bb14:	add	x0, x0, #0xca0
  42bb18:	bl	406ea4 <ferror@plt+0x22b4>
  42bb1c:	adrp	x0, 447000 <ferror@plt+0x42410>
  42bb20:	add	x0, x0, #0xcc8
  42bb24:	bl	406ea4 <ferror@plt+0x22b4>
  42bb28:	adrp	x0, 447000 <ferror@plt+0x42410>
  42bb2c:	add	x0, x0, #0xcf0
  42bb30:	bl	406ea4 <ferror@plt+0x22b4>
  42bb34:	adrp	x0, 447000 <ferror@plt+0x42410>
  42bb38:	add	x0, x0, #0xd10
  42bb3c:	bl	406ea4 <ferror@plt+0x22b4>
  42bb40:	adrp	x0, 447000 <ferror@plt+0x42410>
  42bb44:	add	x0, x0, #0xd30
  42bb48:	bl	406ea4 <ferror@plt+0x22b4>
  42bb4c:	adrp	x0, 447000 <ferror@plt+0x42410>
  42bb50:	add	x0, x0, #0xd58
  42bb54:	bl	406ea4 <ferror@plt+0x22b4>
  42bb58:	adrp	x0, 447000 <ferror@plt+0x42410>
  42bb5c:	add	x0, x0, #0xd80
  42bb60:	bl	406ea4 <ferror@plt+0x22b4>
  42bb64:	adrp	x0, 447000 <ferror@plt+0x42410>
  42bb68:	add	x0, x0, #0xda0
  42bb6c:	bl	406ea4 <ferror@plt+0x22b4>
  42bb70:	adrp	x0, 447000 <ferror@plt+0x42410>
  42bb74:	add	x0, x0, #0xdc0
  42bb78:	bl	406ea4 <ferror@plt+0x22b4>
  42bb7c:	adrp	x0, 447000 <ferror@plt+0x42410>
  42bb80:	add	x0, x0, #0xde8
  42bb84:	bl	406ea4 <ferror@plt+0x22b4>
  42bb88:	adrp	x0, 447000 <ferror@plt+0x42410>
  42bb8c:	add	x0, x0, #0xe10
  42bb90:	bl	406ea4 <ferror@plt+0x22b4>
  42bb94:	adrp	x0, 447000 <ferror@plt+0x42410>
  42bb98:	add	x0, x0, #0xe30
  42bb9c:	bl	406ea4 <ferror@plt+0x22b4>
  42bba0:	adrp	x0, 447000 <ferror@plt+0x42410>
  42bba4:	add	x0, x0, #0xe58
  42bba8:	bl	406ea4 <ferror@plt+0x22b4>
  42bbac:	adrp	x0, 447000 <ferror@plt+0x42410>
  42bbb0:	add	x0, x0, #0xe78
  42bbb4:	bl	406ea4 <ferror@plt+0x22b4>
  42bbb8:	adrp	x0, 447000 <ferror@plt+0x42410>
  42bbbc:	add	x0, x0, #0xea0
  42bbc0:	bl	406ea4 <ferror@plt+0x22b4>
  42bbc4:	adrp	x0, 447000 <ferror@plt+0x42410>
  42bbc8:	add	x0, x0, #0xec0
  42bbcc:	bl	406ea4 <ferror@plt+0x22b4>
  42bbd0:	adrp	x0, 447000 <ferror@plt+0x42410>
  42bbd4:	add	x0, x0, #0xee8
  42bbd8:	bl	406ea4 <ferror@plt+0x22b4>
  42bbdc:	adrp	x0, 447000 <ferror@plt+0x42410>
  42bbe0:	add	x0, x0, #0xf08
  42bbe4:	bl	406ea4 <ferror@plt+0x22b4>
  42bbe8:	adrp	x0, 447000 <ferror@plt+0x42410>
  42bbec:	add	x0, x0, #0xf30
  42bbf0:	bl	406ea4 <ferror@plt+0x22b4>
  42bbf4:	adrp	x0, 447000 <ferror@plt+0x42410>
  42bbf8:	add	x0, x0, #0xf50
  42bbfc:	bl	406ea4 <ferror@plt+0x22b4>
  42bc00:	adrp	x0, 447000 <ferror@plt+0x42410>
  42bc04:	add	x0, x0, #0xf70
  42bc08:	bl	406ea4 <ferror@plt+0x22b4>
  42bc0c:	adrp	x0, 447000 <ferror@plt+0x42410>
  42bc10:	add	x0, x0, #0xf98
  42bc14:	bl	406ea4 <ferror@plt+0x22b4>
  42bc18:	adrp	x0, 447000 <ferror@plt+0x42410>
  42bc1c:	add	x0, x0, #0xfc0
  42bc20:	bl	406ea4 <ferror@plt+0x22b4>
  42bc24:	adrp	x0, 447000 <ferror@plt+0x42410>
  42bc28:	add	x0, x0, #0xfe0
  42bc2c:	bl	406ea4 <ferror@plt+0x22b4>
  42bc30:	adrp	x0, 448000 <ferror@plt+0x43410>
  42bc34:	add	x0, x0, #0x0
  42bc38:	bl	406ea4 <ferror@plt+0x22b4>
  42bc3c:	adrp	x0, 448000 <ferror@plt+0x43410>
  42bc40:	add	x0, x0, #0x28
  42bc44:	bl	406ea4 <ferror@plt+0x22b4>
  42bc48:	adrp	x0, 448000 <ferror@plt+0x43410>
  42bc4c:	add	x0, x0, #0x50
  42bc50:	bl	406ea4 <ferror@plt+0x22b4>
  42bc54:	adrp	x0, 448000 <ferror@plt+0x43410>
  42bc58:	add	x0, x0, #0x70
  42bc5c:	bl	406ea4 <ferror@plt+0x22b4>
  42bc60:	adrp	x0, 448000 <ferror@plt+0x43410>
  42bc64:	add	x0, x0, #0x90
  42bc68:	bl	406ea4 <ferror@plt+0x22b4>
  42bc6c:	adrp	x0, 448000 <ferror@plt+0x43410>
  42bc70:	add	x0, x0, #0xb8
  42bc74:	bl	406ea4 <ferror@plt+0x22b4>
  42bc78:	adrp	x0, 448000 <ferror@plt+0x43410>
  42bc7c:	add	x0, x0, #0xe0
  42bc80:	bl	406ea4 <ferror@plt+0x22b4>
  42bc84:	adrp	x0, 448000 <ferror@plt+0x43410>
  42bc88:	add	x0, x0, #0xf8
  42bc8c:	bl	406ea4 <ferror@plt+0x22b4>
  42bc90:	nop
  42bc94:	ldp	x29, x30, [sp], #16
  42bc98:	ret
  42bc9c:	stp	x29, x30, [sp, #-32]!
  42bca0:	mov	x29, sp
  42bca4:	str	x19, [sp, #16]
  42bca8:	adrp	x0, 463000 <program_name+0x1fa8>
  42bcac:	add	x0, x0, #0x598
  42bcb0:	ldr	w1, [x0]
  42bcb4:	adrp	x0, 462000 <program_name+0xfa8>
  42bcb8:	add	x0, x0, #0xde0
  42bcbc:	ldr	w0, [x0]
  42bcc0:	add	w1, w1, w0
  42bcc4:	adrp	x0, 463000 <program_name+0x1fa8>
  42bcc8:	add	x0, x0, #0x598
  42bccc:	str	w1, [x0]
  42bcd0:	adrp	x0, 462000 <program_name+0xfa8>
  42bcd4:	add	x0, x0, #0xde0
  42bcd8:	str	wzr, [x0]
  42bcdc:	adrp	x0, 462000 <program_name+0xfa8>
  42bce0:	add	x0, x0, #0xde4
  42bce4:	ldrb	w0, [x0]
  42bce8:	cmp	w0, #0x0
  42bcec:	b.eq	42bcf8 <ferror@plt+0x27108>  // b.none
  42bcf0:	mov	w0, #0xffffffff            	// #-1
  42bcf4:	b	42bf08 <ferror@plt+0x27318>
  42bcf8:	adrp	x0, 462000 <program_name+0xfa8>
  42bcfc:	add	x0, x0, #0xdd4
  42bd00:	ldr	w1, [x0]
  42bd04:	adrp	x0, 462000 <program_name+0xfa8>
  42bd08:	add	x0, x0, #0xdd0
  42bd0c:	ldr	w0, [x0]
  42bd10:	cmp	w1, w0
  42bd14:	b.lt	42bed4 <ferror@plt+0x272e4>  // b.tstop
  42bd18:	adrp	x0, 462000 <program_name+0xfa8>
  42bd1c:	add	x0, x0, #0xdc0
  42bd20:	ldr	x0, [x0]
  42bd24:	mov	x2, x0
  42bd28:	adrp	x0, 462000 <program_name+0xfa8>
  42bd2c:	add	x1, x0, #0xdd8
  42bd30:	adrp	x0, 462000 <program_name+0xfa8>
  42bd34:	add	x0, x0, #0xdc8
  42bd38:	bl	4048c0 <getline@plt>
  42bd3c:	mov	w1, w0
  42bd40:	adrp	x0, 462000 <program_name+0xfa8>
  42bd44:	add	x0, x0, #0xdd0
  42bd48:	str	w1, [x0]
  42bd4c:	adrp	x0, 462000 <program_name+0xfa8>
  42bd50:	add	x0, x0, #0xdd0
  42bd54:	ldr	w0, [x0]
  42bd58:	cmp	w0, #0x0
  42bd5c:	b.ge	42bdc8 <ferror@plt+0x271d8>  // b.tcont
  42bd60:	adrp	x0, 462000 <program_name+0xfa8>
  42bd64:	add	x0, x0, #0xdc0
  42bd68:	ldr	x0, [x0]
  42bd6c:	bl	404bf0 <ferror@plt>
  42bd70:	cmp	w0, #0x0
  42bd74:	b.eq	42bdb0 <ferror@plt+0x271c0>  // b.none
  42bd78:	bl	404b10 <__errno_location@plt>
  42bd7c:	ldr	w19, [x0]
  42bd80:	adrp	x0, 448000 <ferror@plt+0x43410>
  42bd84:	add	x0, x0, #0x110
  42bd88:	bl	404b80 <gettext@plt>
  42bd8c:	mov	x1, x0
  42bd90:	adrp	x0, 463000 <program_name+0x1fa8>
  42bd94:	add	x0, x0, #0x590
  42bd98:	ldr	x0, [x0]
  42bd9c:	mov	x3, x0
  42bda0:	mov	x2, x1
  42bda4:	mov	w1, w19
  42bda8:	mov	w0, #0x1                   	// #1
  42bdac:	bl	4042f0 <error@plt>
  42bdb0:	adrp	x0, 462000 <program_name+0xfa8>
  42bdb4:	add	x0, x0, #0xde4
  42bdb8:	mov	w1, #0x1                   	// #1
  42bdbc:	strb	w1, [x0]
  42bdc0:	mov	w0, #0xffffffff            	// #-1
  42bdc4:	b	42bf08 <ferror@plt+0x27318>
  42bdc8:	adrp	x0, 462000 <program_name+0xfa8>
  42bdcc:	add	x0, x0, #0xdd4
  42bdd0:	str	wzr, [x0]
  42bdd4:	adrp	x0, 463000 <program_name+0x1fa8>
  42bdd8:	add	x0, x0, #0x598
  42bddc:	ldr	w0, [x0]
  42bde0:	add	w1, w0, #0x1
  42bde4:	adrp	x0, 463000 <program_name+0x1fa8>
  42bde8:	add	x0, x0, #0x598
  42bdec:	str	w1, [x0]
  42bdf0:	adrp	x0, 462000 <program_name+0xfa8>
  42bdf4:	add	x0, x0, #0xdd0
  42bdf8:	ldr	w0, [x0]
  42bdfc:	cmp	w0, #0x1
  42be00:	b.le	42bed4 <ferror@plt+0x272e4>
  42be04:	adrp	x0, 462000 <program_name+0xfa8>
  42be08:	add	x0, x0, #0xdc8
  42be0c:	ldr	x1, [x0]
  42be10:	adrp	x0, 462000 <program_name+0xfa8>
  42be14:	add	x0, x0, #0xdd0
  42be18:	ldr	w0, [x0]
  42be1c:	sxtw	x0, w0
  42be20:	sub	x0, x0, #0x1
  42be24:	add	x0, x1, x0
  42be28:	ldrb	w0, [x0]
  42be2c:	cmp	w0, #0xa
  42be30:	b.ne	42bed4 <ferror@plt+0x272e4>  // b.any
  42be34:	adrp	x0, 462000 <program_name+0xfa8>
  42be38:	add	x0, x0, #0xdc8
  42be3c:	ldr	x1, [x0]
  42be40:	adrp	x0, 462000 <program_name+0xfa8>
  42be44:	add	x0, x0, #0xdd0
  42be48:	ldr	w0, [x0]
  42be4c:	sxtw	x0, w0
  42be50:	sub	x0, x0, #0x2
  42be54:	add	x0, x1, x0
  42be58:	ldrb	w0, [x0]
  42be5c:	cmp	w0, #0xd
  42be60:	b.ne	42bed4 <ferror@plt+0x272e4>  // b.any
  42be64:	adrp	x0, 462000 <program_name+0xfa8>
  42be68:	add	x0, x0, #0xdc8
  42be6c:	ldr	x1, [x0]
  42be70:	adrp	x0, 462000 <program_name+0xfa8>
  42be74:	add	x0, x0, #0xdd0
  42be78:	ldr	w0, [x0]
  42be7c:	sxtw	x0, w0
  42be80:	sub	x0, x0, #0x2
  42be84:	add	x0, x1, x0
  42be88:	mov	w1, #0xa                   	// #10
  42be8c:	strb	w1, [x0]
  42be90:	adrp	x0, 462000 <program_name+0xfa8>
  42be94:	add	x0, x0, #0xdc8
  42be98:	ldr	x1, [x0]
  42be9c:	adrp	x0, 462000 <program_name+0xfa8>
  42bea0:	add	x0, x0, #0xdd0
  42bea4:	ldr	w0, [x0]
  42bea8:	sxtw	x0, w0
  42beac:	sub	x0, x0, #0x1
  42beb0:	add	x0, x1, x0
  42beb4:	strb	wzr, [x0]
  42beb8:	adrp	x0, 462000 <program_name+0xfa8>
  42bebc:	add	x0, x0, #0xdd0
  42bec0:	ldr	w0, [x0]
  42bec4:	sub	w1, w0, #0x1
  42bec8:	adrp	x0, 462000 <program_name+0xfa8>
  42becc:	add	x0, x0, #0xdd0
  42bed0:	str	w1, [x0]
  42bed4:	adrp	x0, 462000 <program_name+0xfa8>
  42bed8:	add	x0, x0, #0xdc8
  42bedc:	ldr	x1, [x0]
  42bee0:	adrp	x0, 462000 <program_name+0xfa8>
  42bee4:	add	x0, x0, #0xdd4
  42bee8:	ldr	w0, [x0]
  42beec:	add	w3, w0, #0x1
  42bef0:	adrp	x2, 462000 <program_name+0xfa8>
  42bef4:	add	x2, x2, #0xdd4
  42bef8:	str	w3, [x2]
  42befc:	sxtw	x0, w0
  42bf00:	add	x0, x1, x0
  42bf04:	ldrb	w0, [x0]
  42bf08:	ldr	x19, [sp, #16]
  42bf0c:	ldp	x29, x30, [sp], #32
  42bf10:	ret
  42bf14:	stp	x29, x30, [sp, #-32]!
  42bf18:	mov	x29, sp
  42bf1c:	str	w0, [sp, #28]
  42bf20:	ldr	w0, [sp, #28]
  42bf24:	cmn	w0, #0x1
  42bf28:	b.eq	42bf60 <ferror@plt+0x27370>  // b.none
  42bf2c:	adrp	x0, 462000 <program_name+0xfa8>
  42bf30:	add	x0, x0, #0xdd4
  42bf34:	ldr	w0, [x0]
  42bf38:	cmp	w0, #0x0
  42bf3c:	b.ne	42bf44 <ferror@plt+0x27354>  // b.any
  42bf40:	bl	4047b0 <abort@plt>
  42bf44:	adrp	x0, 462000 <program_name+0xfa8>
  42bf48:	add	x0, x0, #0xdd4
  42bf4c:	ldr	w0, [x0]
  42bf50:	sub	w1, w0, #0x1
  42bf54:	adrp	x0, 462000 <program_name+0xfa8>
  42bf58:	add	x0, x0, #0xdd4
  42bf5c:	str	w1, [x0]
  42bf60:	nop
  42bf64:	ldp	x29, x30, [sp], #32
  42bf68:	ret
  42bf6c:	stp	x29, x30, [sp, #-80]!
  42bf70:	mov	x29, sp
  42bf74:	str	x19, [sp, #16]
  42bf78:	str	x0, [sp, #40]
  42bf7c:	str	xzr, [sp, #72]
  42bf80:	adrp	x0, 462000 <program_name+0xfa8>
  42bf84:	add	x0, x0, #0xe18
  42bf88:	ldr	x0, [x0]
  42bf8c:	cmp	x0, #0x0
  42bf90:	b.ne	42bfcc <ferror@plt+0x273dc>  // b.any
  42bf94:	mov	x0, #0x1                   	// #1
  42bf98:	bl	404620 <xmalloc@plt>
  42bf9c:	mov	x1, x0
  42bfa0:	adrp	x0, 462000 <program_name+0xfa8>
  42bfa4:	add	x0, x0, #0xe20
  42bfa8:	str	x1, [x0]
  42bfac:	adrp	x0, 462000 <program_name+0xfa8>
  42bfb0:	add	x0, x0, #0xe20
  42bfb4:	ldr	x0, [x0]
  42bfb8:	strb	wzr, [x0]
  42bfbc:	adrp	x0, 462000 <program_name+0xfa8>
  42bfc0:	add	x0, x0, #0xe18
  42bfc4:	mov	x1, #0x1                   	// #1
  42bfc8:	str	x1, [x0]
  42bfcc:	adrp	x0, 462000 <program_name+0xfa8>
  42bfd0:	add	x0, x0, #0xdc0
  42bfd4:	ldr	x0, [x0]
  42bfd8:	mov	x2, x0
  42bfdc:	adrp	x0, 462000 <program_name+0xfa8>
  42bfe0:	add	x1, x0, #0xe30
  42bfe4:	adrp	x0, 462000 <program_name+0xfa8>
  42bfe8:	add	x0, x0, #0xe28
  42bfec:	bl	4048c0 <getline@plt>
  42bff0:	str	w0, [sp, #68]
  42bff4:	ldr	w0, [sp, #68]
  42bff8:	cmp	w0, #0x0
  42bffc:	b.ge	42c0b4 <ferror@plt+0x274c4>  // b.tcont
  42c000:	adrp	x0, 462000 <program_name+0xfa8>
  42c004:	add	x0, x0, #0xdc0
  42c008:	ldr	x0, [x0]
  42c00c:	bl	404bf0 <ferror@plt>
  42c010:	cmp	w0, #0x0
  42c014:	b.eq	42c054 <ferror@plt+0x27464>  // b.none
  42c018:	bl	404b10 <__errno_location@plt>
  42c01c:	ldr	w19, [x0]
  42c020:	adrp	x0, 448000 <ferror@plt+0x43410>
  42c024:	add	x0, x0, #0x110
  42c028:	bl	404b80 <gettext@plt>
  42c02c:	mov	x1, x0
  42c030:	adrp	x0, 463000 <program_name+0x1fa8>
  42c034:	add	x0, x0, #0x590
  42c038:	ldr	x0, [x0]
  42c03c:	mov	x3, x0
  42c040:	mov	x2, x1
  42c044:	mov	w1, w19
  42c048:	mov	w0, #0x1                   	// #1
  42c04c:	bl	4042f0 <error@plt>
  42c050:	b	42c0b4 <ferror@plt+0x274c4>
  42c054:	adrp	x0, 460000 <default_parse_debrief>
  42c058:	add	x0, x0, #0xfc8
  42c05c:	strb	wzr, [x0]
  42c060:	adrp	x0, 448000 <ferror@plt+0x43410>
  42c064:	add	x0, x0, #0x130
  42c068:	bl	404b80 <gettext@plt>
  42c06c:	mov	x2, x0
  42c070:	adrp	x0, 463000 <program_name+0x1fa8>
  42c074:	add	x0, x0, #0x590
  42c078:	ldr	x1, [x0]
  42c07c:	adrp	x0, 463000 <program_name+0x1fa8>
  42c080:	add	x0, x0, #0x598
  42c084:	ldr	w0, [x0]
  42c088:	ldr	x5, [sp, #40]
  42c08c:	mov	w4, w0
  42c090:	mov	x3, x1
  42c094:	mov	w1, #0x0                   	// #0
  42c098:	mov	w0, #0x0                   	// #0
  42c09c:	bl	4042f0 <error@plt>
  42c0a0:	adrp	x0, 460000 <default_parse_debrief>
  42c0a4:	add	x0, x0, #0xfc8
  42c0a8:	mov	w1, #0x1                   	// #1
  42c0ac:	strb	w1, [x0]
  42c0b0:	b	42c3d0 <ferror@plt+0x277e0>
  42c0b4:	adrp	x0, 462000 <program_name+0xfa8>
  42c0b8:	add	x0, x0, #0xde0
  42c0bc:	ldr	w0, [x0]
  42c0c0:	add	w1, w0, #0x1
  42c0c4:	adrp	x0, 462000 <program_name+0xfa8>
  42c0c8:	add	x0, x0, #0xde0
  42c0cc:	str	w1, [x0]
  42c0d0:	adrp	x0, 462000 <program_name+0xfa8>
  42c0d4:	add	x0, x0, #0xe28
  42c0d8:	ldr	x4, [x0]
  42c0dc:	adrp	x0, 463000 <program_name+0x1fa8>
  42c0e0:	add	x0, x0, #0x588
  42c0e4:	ldr	x2, [x0]
  42c0e8:	adrp	x0, 463000 <program_name+0x1fa8>
  42c0ec:	add	x0, x0, #0x598
  42c0f0:	ldr	w1, [x0]
  42c0f4:	adrp	x0, 462000 <program_name+0xfa8>
  42c0f8:	add	x0, x0, #0xde0
  42c0fc:	ldr	w0, [x0]
  42c100:	add	w0, w1, w0
  42c104:	sxtw	x0, w0
  42c108:	mov	x3, x0
  42c10c:	mov	w1, #0x2                   	// #2
  42c110:	mov	x0, x4
  42c114:	bl	408798 <ferror@plt+0x3ba8>
  42c118:	str	x0, [sp, #56]
  42c11c:	adrp	x0, 462000 <program_name+0xfa8>
  42c120:	add	x0, x0, #0xe28
  42c124:	ldr	x0, [x0]
  42c128:	ldr	x1, [sp, #56]
  42c12c:	cmp	x1, x0
  42c130:	b.eq	42c1bc <ferror@plt+0x275cc>  // b.none
  42c134:	ldr	x0, [sp, #56]
  42c138:	bl	404280 <strlen@plt>
  42c13c:	mov	x1, x0
  42c140:	adrp	x0, 462000 <program_name+0xfa8>
  42c144:	add	x0, x0, #0xe30
  42c148:	ldr	x0, [x0]
  42c14c:	cmp	x1, x0
  42c150:	b.cc	42c1a0 <ferror@plt+0x275b0>  // b.lo, b.ul, b.last
  42c154:	ldr	x0, [sp, #56]
  42c158:	bl	404280 <strlen@plt>
  42c15c:	add	x1, x0, #0x1
  42c160:	adrp	x0, 462000 <program_name+0xfa8>
  42c164:	add	x0, x0, #0xe30
  42c168:	str	x1, [x0]
  42c16c:	adrp	x0, 462000 <program_name+0xfa8>
  42c170:	add	x0, x0, #0xe28
  42c174:	ldr	x2, [x0]
  42c178:	adrp	x0, 462000 <program_name+0xfa8>
  42c17c:	add	x0, x0, #0xe30
  42c180:	ldr	x0, [x0]
  42c184:	mov	x1, x0
  42c188:	mov	x0, x2
  42c18c:	bl	404560 <xrealloc@plt>
  42c190:	mov	x1, x0
  42c194:	adrp	x0, 462000 <program_name+0xfa8>
  42c198:	add	x0, x0, #0xe28
  42c19c:	str	x1, [x0]
  42c1a0:	adrp	x0, 462000 <program_name+0xfa8>
  42c1a4:	add	x0, x0, #0xe28
  42c1a8:	ldr	x0, [x0]
  42c1ac:	ldr	x1, [sp, #56]
  42c1b0:	bl	4049e0 <strcpy@plt>
  42c1b4:	ldr	x0, [sp, #56]
  42c1b8:	bl	4048f0 <free@plt>
  42c1bc:	ldr	w0, [sp, #68]
  42c1c0:	cmp	w0, #0x1
  42c1c4:	b.le	42c258 <ferror@plt+0x27668>
  42c1c8:	adrp	x0, 462000 <program_name+0xfa8>
  42c1cc:	add	x0, x0, #0xe28
  42c1d0:	ldr	x1, [x0]
  42c1d4:	ldrsw	x0, [sp, #68]
  42c1d8:	sub	x0, x0, #0x1
  42c1dc:	add	x0, x1, x0
  42c1e0:	ldrb	w0, [x0]
  42c1e4:	cmp	w0, #0xa
  42c1e8:	b.ne	42c258 <ferror@plt+0x27668>  // b.any
  42c1ec:	adrp	x0, 462000 <program_name+0xfa8>
  42c1f0:	add	x0, x0, #0xe28
  42c1f4:	ldr	x1, [x0]
  42c1f8:	ldrsw	x0, [sp, #68]
  42c1fc:	sub	x0, x0, #0x2
  42c200:	add	x0, x1, x0
  42c204:	ldrb	w0, [x0]
  42c208:	cmp	w0, #0xd
  42c20c:	b.ne	42c258 <ferror@plt+0x27668>  // b.any
  42c210:	adrp	x0, 462000 <program_name+0xfa8>
  42c214:	add	x0, x0, #0xe28
  42c218:	ldr	x1, [x0]
  42c21c:	ldrsw	x0, [sp, #68]
  42c220:	sub	x0, x0, #0x2
  42c224:	add	x0, x1, x0
  42c228:	mov	w1, #0xa                   	// #10
  42c22c:	strb	w1, [x0]
  42c230:	adrp	x0, 462000 <program_name+0xfa8>
  42c234:	add	x0, x0, #0xe28
  42c238:	ldr	x1, [x0]
  42c23c:	ldrsw	x0, [sp, #68]
  42c240:	sub	x0, x0, #0x1
  42c244:	add	x0, x1, x0
  42c248:	strb	wzr, [x0]
  42c24c:	ldr	w0, [sp, #68]
  42c250:	sub	w0, w0, #0x1
  42c254:	str	w0, [sp, #68]
  42c258:	strb	wzr, [sp, #67]
  42c25c:	ldr	w0, [sp, #68]
  42c260:	cmp	w0, #0x0
  42c264:	b.le	42c2b0 <ferror@plt+0x276c0>
  42c268:	adrp	x0, 462000 <program_name+0xfa8>
  42c26c:	add	x0, x0, #0xe28
  42c270:	ldr	x1, [x0]
  42c274:	ldrsw	x0, [sp, #68]
  42c278:	sub	x0, x0, #0x1
  42c27c:	add	x0, x1, x0
  42c280:	ldrb	w0, [x0]
  42c284:	cmp	w0, #0xa
  42c288:	b.ne	42c2b0 <ferror@plt+0x276c0>  // b.any
  42c28c:	mov	w0, #0x1                   	// #1
  42c290:	strb	w0, [sp, #67]
  42c294:	adrp	x0, 462000 <program_name+0xfa8>
  42c298:	add	x0, x0, #0xe28
  42c29c:	ldr	x1, [x0]
  42c2a0:	ldrsw	x0, [sp, #68]
  42c2a4:	sub	x0, x0, #0x1
  42c2a8:	add	x0, x1, x0
  42c2ac:	strb	wzr, [x0]
  42c2b0:	adrp	x0, 462000 <program_name+0xfa8>
  42c2b4:	add	x0, x0, #0xe28
  42c2b8:	ldr	x0, [x0]
  42c2bc:	ldr	x1, [sp, #40]
  42c2c0:	bl	404840 <strcmp@plt>
  42c2c4:	cmp	w0, #0x0
  42c2c8:	b.eq	42c3cc <ferror@plt+0x277dc>  // b.none
  42c2cc:	ldrb	w0, [sp, #67]
  42c2d0:	cmp	w0, #0x0
  42c2d4:	b.eq	42c2f8 <ferror@plt+0x27708>  // b.none
  42c2d8:	adrp	x0, 462000 <program_name+0xfa8>
  42c2dc:	add	x0, x0, #0xe28
  42c2e0:	ldr	x1, [x0]
  42c2e4:	ldrsw	x0, [sp, #68]
  42c2e8:	sub	x0, x0, #0x1
  42c2ec:	add	x0, x1, x0
  42c2f0:	mov	w1, #0xa                   	// #10
  42c2f4:	strb	w1, [x0]
  42c2f8:	ldrsw	x1, [sp, #68]
  42c2fc:	ldr	x0, [sp, #72]
  42c300:	add	x1, x1, x0
  42c304:	adrp	x0, 462000 <program_name+0xfa8>
  42c308:	add	x0, x0, #0xe18
  42c30c:	ldr	x0, [x0]
  42c310:	cmp	x1, x0
  42c314:	b.cc	42c38c <ferror@plt+0x2779c>  // b.lo, b.ul, b.last
  42c318:	adrp	x0, 462000 <program_name+0xfa8>
  42c31c:	add	x0, x0, #0xe18
  42c320:	ldr	x0, [x0]
  42c324:	add	x0, x0, #0x5
  42c328:	lsl	x1, x0, #1
  42c32c:	adrp	x0, 462000 <program_name+0xfa8>
  42c330:	add	x0, x0, #0xe18
  42c334:	str	x1, [x0]
  42c338:	ldrsw	x1, [sp, #68]
  42c33c:	ldr	x0, [sp, #72]
  42c340:	add	x1, x1, x0
  42c344:	adrp	x0, 462000 <program_name+0xfa8>
  42c348:	add	x0, x0, #0xe18
  42c34c:	ldr	x0, [x0]
  42c350:	cmp	x1, x0
  42c354:	b.cs	42c318 <ferror@plt+0x27728>  // b.hs, b.nlast
  42c358:	adrp	x0, 462000 <program_name+0xfa8>
  42c35c:	add	x0, x0, #0xe20
  42c360:	ldr	x2, [x0]
  42c364:	adrp	x0, 462000 <program_name+0xfa8>
  42c368:	add	x0, x0, #0xe18
  42c36c:	ldr	x0, [x0]
  42c370:	mov	x1, x0
  42c374:	mov	x0, x2
  42c378:	bl	404560 <xrealloc@plt>
  42c37c:	mov	x1, x0
  42c380:	adrp	x0, 462000 <program_name+0xfa8>
  42c384:	add	x0, x0, #0xe20
  42c388:	str	x1, [x0]
  42c38c:	adrp	x0, 462000 <program_name+0xfa8>
  42c390:	add	x0, x0, #0xe20
  42c394:	ldr	x1, [x0]
  42c398:	ldr	x0, [sp, #72]
  42c39c:	add	x2, x1, x0
  42c3a0:	adrp	x0, 462000 <program_name+0xfa8>
  42c3a4:	add	x0, x0, #0xe28
  42c3a8:	ldr	x0, [x0]
  42c3ac:	mov	x1, x0
  42c3b0:	mov	x0, x2
  42c3b4:	bl	4049e0 <strcpy@plt>
  42c3b8:	ldrsw	x0, [sp, #68]
  42c3bc:	ldr	x1, [sp, #72]
  42c3c0:	add	x0, x1, x0
  42c3c4:	str	x0, [sp, #72]
  42c3c8:	b	42bfcc <ferror@plt+0x273dc>
  42c3cc:	nop
  42c3d0:	adrp	x0, 462000 <program_name+0xfa8>
  42c3d4:	add	x0, x0, #0xe20
  42c3d8:	ldr	x0, [x0]
  42c3dc:	bl	404630 <xstrdup@plt>
  42c3e0:	ldr	x19, [sp, #16]
  42c3e4:	ldp	x29, x30, [sp], #80
  42c3e8:	ret
  42c3ec:	stp	x29, x30, [sp, #-32]!
  42c3f0:	mov	x29, sp
  42c3f4:	str	x19, [sp, #16]
  42c3f8:	adrp	x0, 463000 <program_name+0x1fa8>
  42c3fc:	add	x0, x0, #0x598
  42c400:	ldr	w1, [x0]
  42c404:	adrp	x0, 462000 <program_name+0xfa8>
  42c408:	add	x0, x0, #0xde0
  42c40c:	ldr	w0, [x0]
  42c410:	add	w1, w1, w0
  42c414:	adrp	x0, 463000 <program_name+0x1fa8>
  42c418:	add	x0, x0, #0x598
  42c41c:	str	w1, [x0]
  42c420:	adrp	x0, 462000 <program_name+0xfa8>
  42c424:	add	x0, x0, #0xde0
  42c428:	str	wzr, [x0]
  42c42c:	adrp	x0, 462000 <program_name+0xfa8>
  42c430:	add	x0, x0, #0xdd4
  42c434:	str	wzr, [x0]
  42c438:	adrp	x0, 462000 <program_name+0xfa8>
  42c43c:	add	x0, x0, #0xdc0
  42c440:	ldr	x0, [x0]
  42c444:	mov	x2, x0
  42c448:	adrp	x0, 462000 <program_name+0xfa8>
  42c44c:	add	x1, x0, #0xdd8
  42c450:	adrp	x0, 462000 <program_name+0xfa8>
  42c454:	add	x0, x0, #0xdc8
  42c458:	bl	4048c0 <getline@plt>
  42c45c:	mov	w1, w0
  42c460:	adrp	x0, 462000 <program_name+0xfa8>
  42c464:	add	x0, x0, #0xdd0
  42c468:	str	w1, [x0]
  42c46c:	adrp	x0, 462000 <program_name+0xfa8>
  42c470:	add	x0, x0, #0xdd0
  42c474:	ldr	w0, [x0]
  42c478:	cmp	w0, #0x0
  42c47c:	b.ge	42c4d4 <ferror@plt+0x278e4>  // b.tcont
  42c480:	adrp	x0, 462000 <program_name+0xfa8>
  42c484:	add	x0, x0, #0xdc0
  42c488:	ldr	x0, [x0]
  42c48c:	bl	404bf0 <ferror@plt>
  42c490:	cmp	w0, #0x0
  42c494:	b.eq	42c534 <ferror@plt+0x27944>  // b.none
  42c498:	bl	404b10 <__errno_location@plt>
  42c49c:	ldr	w19, [x0]
  42c4a0:	adrp	x0, 448000 <ferror@plt+0x43410>
  42c4a4:	add	x0, x0, #0x110
  42c4a8:	bl	404b80 <gettext@plt>
  42c4ac:	mov	x1, x0
  42c4b0:	adrp	x0, 463000 <program_name+0x1fa8>
  42c4b4:	add	x0, x0, #0x590
  42c4b8:	ldr	x0, [x0]
  42c4bc:	mov	x3, x0
  42c4c0:	mov	x2, x1
  42c4c4:	mov	w1, w19
  42c4c8:	mov	w0, #0x1                   	// #1
  42c4cc:	bl	4042f0 <error@plt>
  42c4d0:	b	42c534 <ferror@plt+0x27944>
  42c4d4:	adrp	x0, 463000 <program_name+0x1fa8>
  42c4d8:	add	x0, x0, #0x598
  42c4dc:	ldr	w0, [x0]
  42c4e0:	add	w1, w0, #0x1
  42c4e4:	adrp	x0, 463000 <program_name+0x1fa8>
  42c4e8:	add	x0, x0, #0x598
  42c4ec:	str	w1, [x0]
  42c4f0:	adrp	x0, 462000 <program_name+0xfa8>
  42c4f4:	add	x0, x0, #0xdc8
  42c4f8:	ldr	x0, [x0]
  42c4fc:	mov	x2, #0x4                   	// #4
  42c500:	mov	x1, x0
  42c504:	adrp	x0, 448000 <ferror@plt+0x43410>
  42c508:	add	x0, x0, #0x170
  42c50c:	bl	404580 <strncmp@plt>
  42c510:	cmp	w0, #0x0
  42c514:	b.ne	42c438 <ferror@plt+0x27848>  // b.any
  42c518:	adrp	x0, 462000 <program_name+0xfa8>
  42c51c:	add	x0, x0, #0xdd0
  42c520:	ldr	w1, [x0]
  42c524:	adrp	x0, 462000 <program_name+0xfa8>
  42c528:	add	x0, x0, #0xdd4
  42c52c:	str	w1, [x0]
  42c530:	b	42c538 <ferror@plt+0x27948>
  42c534:	nop
  42c538:	ldr	x19, [sp, #16]
  42c53c:	ldp	x29, x30, [sp], #32
  42c540:	ret
  42c544:	stp	x29, x30, [sp, #-48]!
  42c548:	mov	x29, sp
  42c54c:	bl	42bc9c <ferror@plt+0x270ac>
  42c550:	str	w0, [sp, #36]
  42c554:	ldr	w0, [sp, #36]
  42c558:	cmp	w0, #0x23
  42c55c:	b.ne	42c750 <ferror@plt+0x27b60>  // b.any
  42c560:	str	xzr, [sp, #40]
  42c564:	adrp	x0, 463000 <program_name+0x1fa8>
  42c568:	add	x0, x0, #0x598
  42c56c:	ldr	w0, [x0]
  42c570:	str	w0, [sp, #32]
  42c574:	bl	42bc9c <ferror@plt+0x270ac>
  42c578:	str	w0, [sp, #36]
  42c57c:	ldr	w0, [sp, #36]
  42c580:	cmn	w0, #0x1
  42c584:	b.eq	42c5c4 <ferror@plt+0x279d4>  // b.none
  42c588:	ldr	w0, [sp, #36]
  42c58c:	cmp	w0, #0x20
  42c590:	b.eq	42c574 <ferror@plt+0x27984>  // b.none
  42c594:	ldr	w0, [sp, #36]
  42c598:	cmp	w0, #0x9
  42c59c:	b.eq	42c574 <ferror@plt+0x27984>  // b.none
  42c5a0:	ldr	w0, [sp, #36]
  42c5a4:	cmp	w0, #0xd
  42c5a8:	b.eq	42c574 <ferror@plt+0x27984>  // b.none
  42c5ac:	ldr	w0, [sp, #36]
  42c5b0:	cmp	w0, #0xc
  42c5b4:	b.eq	42c574 <ferror@plt+0x27984>  // b.none
  42c5b8:	ldr	w0, [sp, #36]
  42c5bc:	bl	42bf14 <ferror@plt+0x27324>
  42c5c0:	b	42c5c8 <ferror@plt+0x279d8>
  42c5c4:	nop
  42c5c8:	bl	42bc9c <ferror@plt+0x270ac>
  42c5cc:	str	w0, [sp, #36]
  42c5d0:	ldr	w0, [sp, #36]
  42c5d4:	cmp	w0, #0xa
  42c5d8:	b.eq	42c680 <ferror@plt+0x27a90>  // b.none
  42c5dc:	ldr	w0, [sp, #36]
  42c5e0:	cmn	w0, #0x1
  42c5e4:	b.eq	42c680 <ferror@plt+0x27a90>  // b.none
  42c5e8:	adrp	x0, 462000 <program_name+0xfa8>
  42c5ec:	add	x0, x0, #0xe38
  42c5f0:	ldr	x0, [x0]
  42c5f4:	ldr	x1, [sp, #40]
  42c5f8:	cmp	x1, x0
  42c5fc:	b.cc	42c654 <ferror@plt+0x27a64>  // b.lo, b.ul, b.last
  42c600:	adrp	x0, 462000 <program_name+0xfa8>
  42c604:	add	x0, x0, #0xe38
  42c608:	ldr	x0, [x0]
  42c60c:	add	x0, x0, #0x5
  42c610:	lsl	x1, x0, #1
  42c614:	adrp	x0, 462000 <program_name+0xfa8>
  42c618:	add	x0, x0, #0xe38
  42c61c:	str	x1, [x0]
  42c620:	adrp	x0, 462000 <program_name+0xfa8>
  42c624:	add	x0, x0, #0xe40
  42c628:	ldr	x2, [x0]
  42c62c:	adrp	x0, 462000 <program_name+0xfa8>
  42c630:	add	x0, x0, #0xe38
  42c634:	ldr	x0, [x0]
  42c638:	mov	x1, x0
  42c63c:	mov	x0, x2
  42c640:	bl	404560 <xrealloc@plt>
  42c644:	mov	x1, x0
  42c648:	adrp	x0, 462000 <program_name+0xfa8>
  42c64c:	add	x0, x0, #0xe40
  42c650:	str	x1, [x0]
  42c654:	adrp	x0, 462000 <program_name+0xfa8>
  42c658:	add	x0, x0, #0xe40
  42c65c:	ldr	x1, [x0]
  42c660:	ldr	x0, [sp, #40]
  42c664:	add	x2, x0, #0x1
  42c668:	str	x2, [sp, #40]
  42c66c:	add	x0, x1, x0
  42c670:	ldr	w1, [sp, #36]
  42c674:	and	w1, w1, #0xff
  42c678:	strb	w1, [x0]
  42c67c:	b	42c5c8 <ferror@plt+0x279d8>
  42c680:	adrp	x0, 462000 <program_name+0xfa8>
  42c684:	add	x0, x0, #0xe38
  42c688:	ldr	x0, [x0]
  42c68c:	ldr	x1, [sp, #40]
  42c690:	cmp	x1, x0
  42c694:	b.cc	42c6ec <ferror@plt+0x27afc>  // b.lo, b.ul, b.last
  42c698:	adrp	x0, 462000 <program_name+0xfa8>
  42c69c:	add	x0, x0, #0xe38
  42c6a0:	ldr	x0, [x0]
  42c6a4:	add	x0, x0, #0x5
  42c6a8:	lsl	x1, x0, #1
  42c6ac:	adrp	x0, 462000 <program_name+0xfa8>
  42c6b0:	add	x0, x0, #0xe38
  42c6b4:	str	x1, [x0]
  42c6b8:	adrp	x0, 462000 <program_name+0xfa8>
  42c6bc:	add	x0, x0, #0xe40
  42c6c0:	ldr	x2, [x0]
  42c6c4:	adrp	x0, 462000 <program_name+0xfa8>
  42c6c8:	add	x0, x0, #0xe38
  42c6cc:	ldr	x0, [x0]
  42c6d0:	mov	x1, x0
  42c6d4:	mov	x0, x2
  42c6d8:	bl	404560 <xrealloc@plt>
  42c6dc:	mov	x1, x0
  42c6e0:	adrp	x0, 462000 <program_name+0xfa8>
  42c6e4:	add	x0, x0, #0xe40
  42c6e8:	str	x1, [x0]
  42c6ec:	adrp	x0, 462000 <program_name+0xfa8>
  42c6f0:	add	x0, x0, #0xe40
  42c6f4:	ldr	x1, [x0]
  42c6f8:	ldr	x0, [sp, #40]
  42c6fc:	add	x0, x1, x0
  42c700:	strb	wzr, [x0]
  42c704:	adrp	x0, 462000 <program_name+0xfa8>
  42c708:	add	x0, x0, #0xe40
  42c70c:	ldr	x4, [x0]
  42c710:	adrp	x0, 463000 <program_name+0x1fa8>
  42c714:	add	x0, x0, #0x588
  42c718:	ldr	x0, [x0]
  42c71c:	ldrsw	x1, [sp, #32]
  42c720:	mov	x3, x1
  42c724:	mov	x2, x0
  42c728:	mov	w1, #0x1                   	// #1
  42c72c:	mov	x0, x4
  42c730:	bl	408798 <ferror@plt+0x3ba8>
  42c734:	str	x0, [sp, #24]
  42c738:	ldr	x0, [sp, #24]
  42c73c:	bl	4077e8 <ferror@plt+0x2bf8>
  42c740:	adrp	x0, 462000 <program_name+0xfa8>
  42c744:	add	x0, x0, #0xde8
  42c748:	ldr	w1, [sp, #32]
  42c74c:	str	w1, [x0]
  42c750:	ldr	w0, [sp, #36]
  42c754:	ldp	x29, x30, [sp], #48
  42c758:	ret
  42c75c:	stp	x29, x30, [sp, #-32]!
  42c760:	mov	x29, sp
  42c764:	str	w0, [sp, #28]
  42c768:	ldr	w0, [sp, #28]
  42c76c:	cmn	w0, #0x1
  42c770:	b.eq	42c77c <ferror@plt+0x27b8c>  // b.none
  42c774:	ldr	w0, [sp, #28]
  42c778:	bl	42bf14 <ferror@plt+0x27324>
  42c77c:	nop
  42c780:	ldp	x29, x30, [sp], #32
  42c784:	ret
  42c788:	sub	sp, sp, #0x10
  42c78c:	str	w0, [sp, #12]
  42c790:	ldr	w0, [sp, #12]
  42c794:	cmp	w0, #0x20
  42c798:	b.eq	42c7cc <ferror@plt+0x27bdc>  // b.none
  42c79c:	ldr	w0, [sp, #12]
  42c7a0:	cmp	w0, #0x9
  42c7a4:	b.eq	42c7cc <ferror@plt+0x27bdc>  // b.none
  42c7a8:	ldr	w0, [sp, #12]
  42c7ac:	cmp	w0, #0xd
  42c7b0:	b.eq	42c7cc <ferror@plt+0x27bdc>  // b.none
  42c7b4:	ldr	w0, [sp, #12]
  42c7b8:	cmp	w0, #0xa
  42c7bc:	b.eq	42c7cc <ferror@plt+0x27bdc>  // b.none
  42c7c0:	ldr	w0, [sp, #12]
  42c7c4:	cmp	w0, #0xc
  42c7c8:	b.ne	42c7d4 <ferror@plt+0x27be4>  // b.any
  42c7cc:	mov	w0, #0x1                   	// #1
  42c7d0:	b	42c7d8 <ferror@plt+0x27be8>
  42c7d4:	mov	w0, #0x0                   	// #0
  42c7d8:	and	w0, w0, #0x1
  42c7dc:	and	w0, w0, #0xff
  42c7e0:	add	sp, sp, #0x10
  42c7e4:	ret
  42c7e8:	stp	x29, x30, [sp, #-32]!
  42c7ec:	mov	x29, sp
  42c7f0:	str	x0, [sp, #24]
  42c7f4:	ldr	x0, [sp, #24]
  42c7f8:	ldr	w0, [x0]
  42c7fc:	cmp	w0, #0xb
  42c800:	b.eq	42c818 <ferror@plt+0x27c28>  // b.none
  42c804:	cmp	w0, #0xb
  42c808:	b.cc	42c828 <ferror@plt+0x27c38>  // b.lo, b.ul, b.last
  42c80c:	sub	w0, w0, #0xd
  42c810:	cmp	w0, #0x3
  42c814:	b.hi	42c828 <ferror@plt+0x27c38>  // b.pmore
  42c818:	ldr	x0, [sp, #24]
  42c81c:	ldr	x0, [x0, #16]
  42c820:	bl	4048f0 <free@plt>
  42c824:	b	42c82c <ferror@plt+0x27c3c>
  42c828:	nop
  42c82c:	ldr	x0, [sp, #24]
  42c830:	ldr	w0, [x0]
  42c834:	cmp	w0, #0xb
  42c838:	b.ne	42c848 <ferror@plt+0x27c58>  // b.any
  42c83c:	ldr	x0, [sp, #24]
  42c840:	ldr	x0, [x0, #24]
  42c844:	bl	42b850 <ferror@plt+0x26c60>
  42c848:	ldr	x0, [sp, #24]
  42c84c:	bl	4048f0 <free@plt>
  42c850:	nop
  42c854:	ldp	x29, x30, [sp], #32
  42c858:	ret
  42c85c:	stp	x29, x30, [sp, #-80]!
  42c860:	mov	x29, sp
  42c864:	str	w0, [sp, #28]
  42c868:	mov	w0, #0xa                   	// #10
  42c86c:	str	w0, [sp, #76]
  42c870:	ldrsw	x0, [sp, #76]
  42c874:	bl	404620 <xmalloc@plt>
  42c878:	str	x0, [sp, #64]
  42c87c:	str	wzr, [sp, #60]
  42c880:	mov	w0, #0x1                   	// #1
  42c884:	strb	w0, [sp, #59]
  42c888:	ldr	w0, [sp, #60]
  42c88c:	add	w1, w0, #0x1
  42c890:	str	w1, [sp, #60]
  42c894:	sxtw	x0, w0
  42c898:	ldr	x1, [sp, #64]
  42c89c:	add	x0, x1, x0
  42c8a0:	ldr	w1, [sp, #28]
  42c8a4:	and	w1, w1, #0xff
  42c8a8:	strb	w1, [x0]
  42c8ac:	ldr	w0, [sp, #28]
  42c8b0:	cmp	w0, #0x7b
  42c8b4:	b.eq	42c904 <ferror@plt+0x27d14>  // b.none
  42c8b8:	ldr	w0, [sp, #28]
  42c8bc:	cmp	w0, #0x7b
  42c8c0:	b.gt	42c928 <ferror@plt+0x27d38>
  42c8c4:	ldr	w0, [sp, #28]
  42c8c8:	cmp	w0, #0x5b
  42c8cc:	b.eq	42c910 <ferror@plt+0x27d20>  // b.none
  42c8d0:	ldr	w0, [sp, #28]
  42c8d4:	cmp	w0, #0x5b
  42c8d8:	b.gt	42c928 <ferror@plt+0x27d38>
  42c8dc:	ldr	w0, [sp, #28]
  42c8e0:	cmp	w0, #0x28
  42c8e4:	b.eq	42c8f8 <ferror@plt+0x27d08>  // b.none
  42c8e8:	ldr	w0, [sp, #28]
  42c8ec:	cmp	w0, #0x3c
  42c8f0:	b.eq	42c91c <ferror@plt+0x27d2c>  // b.none
  42c8f4:	b	42c928 <ferror@plt+0x27d38>
  42c8f8:	mov	w0, #0x29                  	// #41
  42c8fc:	str	w0, [sp, #52]
  42c900:	b	42c938 <ferror@plt+0x27d48>
  42c904:	mov	w0, #0x7d                  	// #125
  42c908:	str	w0, [sp, #52]
  42c90c:	b	42c938 <ferror@plt+0x27d48>
  42c910:	mov	w0, #0x5d                  	// #93
  42c914:	str	w0, [sp, #52]
  42c918:	b	42c938 <ferror@plt+0x27d48>
  42c91c:	mov	w0, #0x3e                  	// #62
  42c920:	str	w0, [sp, #52]
  42c924:	b	42c938 <ferror@plt+0x27d48>
  42c928:	strb	wzr, [sp, #59]
  42c92c:	ldr	w0, [sp, #28]
  42c930:	str	w0, [sp, #52]
  42c934:	nop
  42c938:	bl	42bc9c <ferror@plt+0x270ac>
  42c93c:	str	w0, [sp, #48]
  42c940:	ldr	w0, [sp, #60]
  42c944:	add	w0, w0, #0x1
  42c948:	ldr	w1, [sp, #76]
  42c94c:	cmp	w1, w0
  42c950:	b.gt	42c978 <ferror@plt+0x27d88>
  42c954:	ldr	w0, [sp, #76]
  42c958:	add	w0, w0, #0x5
  42c95c:	lsl	w0, w0, #1
  42c960:	str	w0, [sp, #76]
  42c964:	ldrsw	x0, [sp, #76]
  42c968:	mov	x1, x0
  42c96c:	ldr	x0, [sp, #64]
  42c970:	bl	404560 <xrealloc@plt>
  42c974:	str	x0, [sp, #64]
  42c978:	ldr	w1, [sp, #48]
  42c97c:	ldr	w0, [sp, #52]
  42c980:	cmp	w1, w0
  42c984:	b.eq	42c994 <ferror@plt+0x27da4>  // b.none
  42c988:	ldr	w0, [sp, #48]
  42c98c:	cmn	w0, #0x1
  42c990:	b.ne	42c9dc <ferror@plt+0x27dec>  // b.any
  42c994:	ldr	w0, [sp, #60]
  42c998:	add	w1, w0, #0x1
  42c99c:	str	w1, [sp, #60]
  42c9a0:	sxtw	x0, w0
  42c9a4:	ldr	x1, [sp, #64]
  42c9a8:	add	x0, x1, x0
  42c9ac:	ldr	w1, [sp, #52]
  42c9b0:	and	w1, w1, #0xff
  42c9b4:	strb	w1, [x0]
  42c9b8:	ldr	w0, [sp, #60]
  42c9bc:	add	w1, w0, #0x1
  42c9c0:	str	w1, [sp, #60]
  42c9c4:	sxtw	x0, w0
  42c9c8:	ldr	x1, [sp, #64]
  42c9cc:	add	x0, x1, x0
  42c9d0:	strb	wzr, [x0]
  42c9d4:	ldr	x0, [sp, #64]
  42c9d8:	b	42cb98 <ferror@plt+0x27fa8>
  42c9dc:	ldrb	w0, [sp, #59]
  42c9e0:	cmp	w0, #0x0
  42c9e4:	b.eq	42ca98 <ferror@plt+0x27ea8>  // b.none
  42c9e8:	ldr	w1, [sp, #48]
  42c9ec:	ldr	w0, [sp, #28]
  42c9f0:	cmp	w1, w0
  42c9f4:	b.ne	42ca98 <ferror@plt+0x27ea8>  // b.any
  42c9f8:	ldr	w0, [sp, #28]
  42c9fc:	bl	42c85c <ferror@plt+0x27c6c>
  42ca00:	str	x0, [sp, #40]
  42ca04:	ldr	x0, [sp, #40]
  42ca08:	bl	404280 <strlen@plt>
  42ca0c:	str	x0, [sp, #32]
  42ca10:	ldrsw	x1, [sp, #60]
  42ca14:	ldr	x0, [sp, #32]
  42ca18:	add	x1, x1, x0
  42ca1c:	ldrsw	x0, [sp, #76]
  42ca20:	cmp	x1, x0
  42ca24:	b.cc	42ca64 <ferror@plt+0x27e74>  // b.lo, b.ul, b.last
  42ca28:	ldr	w0, [sp, #76]
  42ca2c:	add	w0, w0, #0x5
  42ca30:	lsl	w0, w0, #1
  42ca34:	str	w0, [sp, #76]
  42ca38:	ldrsw	x1, [sp, #60]
  42ca3c:	ldr	x0, [sp, #32]
  42ca40:	add	x1, x1, x0
  42ca44:	ldrsw	x0, [sp, #76]
  42ca48:	cmp	x1, x0
  42ca4c:	b.cs	42ca28 <ferror@plt+0x27e38>  // b.hs, b.nlast
  42ca50:	ldrsw	x0, [sp, #76]
  42ca54:	mov	x1, x0
  42ca58:	ldr	x0, [sp, #64]
  42ca5c:	bl	404560 <xrealloc@plt>
  42ca60:	str	x0, [sp, #64]
  42ca64:	ldrsw	x0, [sp, #60]
  42ca68:	ldr	x1, [sp, #64]
  42ca6c:	add	x0, x1, x0
  42ca70:	ldr	x1, [sp, #40]
  42ca74:	bl	4049e0 <strcpy@plt>
  42ca78:	ldr	x0, [sp, #40]
  42ca7c:	bl	4048f0 <free@plt>
  42ca80:	ldr	x0, [sp, #32]
  42ca84:	mov	w1, w0
  42ca88:	ldr	w0, [sp, #60]
  42ca8c:	add	w0, w1, w0
  42ca90:	str	w0, [sp, #60]
  42ca94:	b	42cb94 <ferror@plt+0x27fa4>
  42ca98:	ldr	w0, [sp, #48]
  42ca9c:	cmp	w0, #0x5c
  42caa0:	b.ne	42cb70 <ferror@plt+0x27f80>  // b.any
  42caa4:	bl	42bc9c <ferror@plt+0x270ac>
  42caa8:	str	w0, [sp, #48]
  42caac:	ldr	w0, [sp, #48]
  42cab0:	cmp	w0, #0x5c
  42cab4:	b.ne	42cafc <ferror@plt+0x27f0c>  // b.any
  42cab8:	ldr	w0, [sp, #60]
  42cabc:	add	w1, w0, #0x1
  42cac0:	str	w1, [sp, #60]
  42cac4:	sxtw	x0, w0
  42cac8:	ldr	x1, [sp, #64]
  42cacc:	add	x0, x1, x0
  42cad0:	mov	w1, #0x5c                  	// #92
  42cad4:	strb	w1, [x0]
  42cad8:	ldr	w0, [sp, #60]
  42cadc:	add	w1, w0, #0x1
  42cae0:	str	w1, [sp, #60]
  42cae4:	sxtw	x0, w0
  42cae8:	ldr	x1, [sp, #64]
  42caec:	add	x0, x1, x0
  42caf0:	mov	w1, #0x5c                  	// #92
  42caf4:	strb	w1, [x0]
  42caf8:	b	42c938 <ferror@plt+0x27d48>
  42cafc:	ldr	w1, [sp, #48]
  42cb00:	ldr	w0, [sp, #28]
  42cb04:	cmp	w1, w0
  42cb08:	b.eq	42cb1c <ferror@plt+0x27f2c>  // b.none
  42cb0c:	ldr	w1, [sp, #48]
  42cb10:	ldr	w0, [sp, #52]
  42cb14:	cmp	w1, w0
  42cb18:	b.ne	42cb44 <ferror@plt+0x27f54>  // b.any
  42cb1c:	ldr	w0, [sp, #60]
  42cb20:	add	w1, w0, #0x1
  42cb24:	str	w1, [sp, #60]
  42cb28:	sxtw	x0, w0
  42cb2c:	ldr	x1, [sp, #64]
  42cb30:	add	x0, x1, x0
  42cb34:	ldr	w1, [sp, #48]
  42cb38:	and	w1, w1, #0xff
  42cb3c:	strb	w1, [x0]
  42cb40:	b	42cb94 <ferror@plt+0x27fa4>
  42cb44:	ldr	w0, [sp, #60]
  42cb48:	add	w1, w0, #0x1
  42cb4c:	str	w1, [sp, #60]
  42cb50:	sxtw	x0, w0
  42cb54:	ldr	x1, [sp, #64]
  42cb58:	add	x0, x1, x0
  42cb5c:	mov	w1, #0x5c                  	// #92
  42cb60:	strb	w1, [x0]
  42cb64:	ldr	w0, [sp, #48]
  42cb68:	bl	42bf14 <ferror@plt+0x27324>
  42cb6c:	b	42c938 <ferror@plt+0x27d48>
  42cb70:	ldr	w0, [sp, #60]
  42cb74:	add	w1, w0, #0x1
  42cb78:	str	w1, [sp, #60]
  42cb7c:	sxtw	x0, w0
  42cb80:	ldr	x1, [sp, #64]
  42cb84:	add	x0, x1, x0
  42cb88:	ldr	w1, [sp, #48]
  42cb8c:	and	w1, w1, #0xff
  42cb90:	strb	w1, [x0]
  42cb94:	b	42c938 <ferror@plt+0x27d48>
  42cb98:	ldp	x29, x30, [sp], #80
  42cb9c:	ret
  42cba0:	stp	x29, x30, [sp, #-48]!
  42cba4:	mov	x29, sp
  42cba8:	str	w0, [sp, #28]
  42cbac:	ldr	w0, [sp, #28]
  42cbb0:	bl	42c85c <ferror@plt+0x27c6c>
  42cbb4:	str	x0, [sp, #40]
  42cbb8:	adrp	x0, 463000 <program_name+0x1fa8>
  42cbbc:	add	x0, x0, #0x588
  42cbc0:	ldr	x1, [x0]
  42cbc4:	adrp	x0, 463000 <program_name+0x1fa8>
  42cbc8:	add	x0, x0, #0x598
  42cbcc:	ldr	w0, [x0]
  42cbd0:	sxtw	x0, w0
  42cbd4:	mov	x3, x0
  42cbd8:	mov	x2, x1
  42cbdc:	mov	w1, #0x2                   	// #2
  42cbe0:	ldr	x0, [sp, #40]
  42cbe4:	bl	408798 <ferror@plt+0x3ba8>
  42cbe8:	str	x0, [sp, #32]
  42cbec:	ldr	x1, [sp, #32]
  42cbf0:	ldr	x0, [sp, #40]
  42cbf4:	cmp	x1, x0
  42cbf8:	b.eq	42cc04 <ferror@plt+0x28014>  // b.none
  42cbfc:	ldr	x0, [sp, #40]
  42cc00:	bl	4048f0 <free@plt>
  42cc04:	ldr	x0, [sp, #32]
  42cc08:	ldp	x29, x30, [sp], #48
  42cc0c:	ret
  42cc10:	sub	sp, sp, #0x30
  42cc14:	str	x0, [sp, #24]
  42cc18:	str	x1, [sp, #16]
  42cc1c:	str	x2, [sp, #8]
  42cc20:	ldr	x0, [sp, #8]
  42cc24:	str	wzr, [x0]
  42cc28:	str	xzr, [sp, #40]
  42cc2c:	b	42ccf0 <ferror@plt+0x28100>
  42cc30:	ldr	x1, [sp, #24]
  42cc34:	ldr	x0, [sp, #40]
  42cc38:	add	x0, x1, x0
  42cc3c:	ldrb	w0, [x0]
  42cc40:	strb	w0, [sp, #35]
  42cc44:	ldrb	w0, [sp, #35]
  42cc48:	cmp	w0, #0x40
  42cc4c:	b.ls	42cc6c <ferror@plt+0x2807c>  // b.plast
  42cc50:	ldrb	w0, [sp, #35]
  42cc54:	cmp	w0, #0x46
  42cc58:	b.hi	42cc6c <ferror@plt+0x2807c>  // b.pmore
  42cc5c:	ldrb	w0, [sp, #35]
  42cc60:	sub	w0, w0, #0x37
  42cc64:	str	w0, [sp, #36]
  42cc68:	b	42ccb8 <ferror@plt+0x280c8>
  42cc6c:	ldrb	w0, [sp, #35]
  42cc70:	cmp	w0, #0x60
  42cc74:	b.ls	42cc94 <ferror@plt+0x280a4>  // b.plast
  42cc78:	ldrb	w0, [sp, #35]
  42cc7c:	cmp	w0, #0x66
  42cc80:	b.hi	42cc94 <ferror@plt+0x280a4>  // b.pmore
  42cc84:	ldrb	w0, [sp, #35]
  42cc88:	sub	w0, w0, #0x57
  42cc8c:	str	w0, [sp, #36]
  42cc90:	b	42ccb8 <ferror@plt+0x280c8>
  42cc94:	ldrb	w0, [sp, #35]
  42cc98:	cmp	w0, #0x2f
  42cc9c:	b.ls	42cd00 <ferror@plt+0x28110>  // b.plast
  42cca0:	ldrb	w0, [sp, #35]
  42cca4:	cmp	w0, #0x39
  42cca8:	b.hi	42cd00 <ferror@plt+0x28110>  // b.pmore
  42ccac:	ldrb	w0, [sp, #35]
  42ccb0:	sub	w0, w0, #0x30
  42ccb4:	str	w0, [sp, #36]
  42ccb8:	ldr	x0, [sp, #8]
  42ccbc:	ldr	w0, [x0]
  42ccc0:	lsl	w1, w0, #4
  42ccc4:	ldr	x0, [sp, #8]
  42ccc8:	str	w1, [x0]
  42cccc:	ldr	x0, [sp, #8]
  42ccd0:	ldr	w1, [x0]
  42ccd4:	ldr	w0, [sp, #36]
  42ccd8:	orr	w1, w1, w0
  42ccdc:	ldr	x0, [sp, #8]
  42cce0:	str	w1, [x0]
  42cce4:	ldr	x0, [sp, #40]
  42cce8:	add	x0, x0, #0x1
  42ccec:	str	x0, [sp, #40]
  42ccf0:	ldr	x1, [sp, #40]
  42ccf4:	ldr	x0, [sp, #16]
  42ccf8:	cmp	x1, x0
  42ccfc:	b.cc	42cc30 <ferror@plt+0x28040>  // b.lo, b.ul, b.last
  42cd00:	ldr	x1, [sp, #24]
  42cd04:	ldr	x0, [sp, #40]
  42cd08:	add	x0, x1, x0
  42cd0c:	add	sp, sp, #0x30
  42cd10:	ret
  42cd14:	sub	sp, sp, #0x30
  42cd18:	str	x0, [sp, #24]
  42cd1c:	str	x1, [sp, #16]
  42cd20:	str	x2, [sp, #8]
  42cd24:	ldr	x0, [sp, #8]
  42cd28:	str	wzr, [x0]
  42cd2c:	str	xzr, [sp, #40]
  42cd30:	b	42cda4 <ferror@plt+0x281b4>
  42cd34:	ldr	x1, [sp, #24]
  42cd38:	ldr	x0, [sp, #40]
  42cd3c:	add	x0, x1, x0
  42cd40:	ldrb	w0, [x0]
  42cd44:	strb	w0, [sp, #39]
  42cd48:	ldrb	w0, [sp, #39]
  42cd4c:	cmp	w0, #0x2f
  42cd50:	b.ls	42cdb4 <ferror@plt+0x281c4>  // b.plast
  42cd54:	ldrb	w0, [sp, #39]
  42cd58:	cmp	w0, #0x37
  42cd5c:	b.hi	42cdb4 <ferror@plt+0x281c4>  // b.pmore
  42cd60:	ldrb	w0, [sp, #39]
  42cd64:	sub	w0, w0, #0x30
  42cd68:	str	w0, [sp, #32]
  42cd6c:	ldr	x0, [sp, #8]
  42cd70:	ldr	w0, [x0]
  42cd74:	lsl	w1, w0, #3
  42cd78:	ldr	x0, [sp, #8]
  42cd7c:	str	w1, [x0]
  42cd80:	ldr	x0, [sp, #8]
  42cd84:	ldr	w1, [x0]
  42cd88:	ldr	w0, [sp, #32]
  42cd8c:	orr	w1, w1, w0
  42cd90:	ldr	x0, [sp, #8]
  42cd94:	str	w1, [x0]
  42cd98:	ldr	x0, [sp, #40]
  42cd9c:	add	x0, x0, #0x1
  42cda0:	str	x0, [sp, #40]
  42cda4:	ldr	x1, [sp, #40]
  42cda8:	ldr	x0, [sp, #16]
  42cdac:	cmp	x1, x0
  42cdb0:	b.cc	42cd34 <ferror@plt+0x28144>  // b.lo, b.ul, b.last
  42cdb4:	ldr	x1, [sp, #24]
  42cdb8:	ldr	x0, [sp, #40]
  42cdbc:	add	x0, x1, x0
  42cdc0:	add	sp, sp, #0x30
  42cdc4:	ret
  42cdc8:	stp	x29, x30, [sp, #-48]!
  42cdcc:	mov	x29, sp
  42cdd0:	str	x0, [sp, #24]
  42cdd4:	str	w1, [sp, #20]
  42cdd8:	ldr	w0, [sp, #20]
  42cddc:	bl	42cba0 <ferror@plt+0x27fb0>
  42cde0:	str	x0, [sp, #40]
  42cde4:	ldr	x0, [sp, #40]
  42cde8:	bl	404280 <strlen@plt>
  42cdec:	str	x0, [sp, #32]
  42cdf0:	ldr	x0, [sp, #24]
  42cdf4:	mov	w1, #0xb                   	// #11
  42cdf8:	str	w1, [x0]
  42cdfc:	ldr	x0, [sp, #32]
  42ce00:	cmp	x0, #0x1
  42ce04:	b.hi	42ce0c <ferror@plt+0x2821c>  // b.pmore
  42ce08:	bl	4047b0 <abort@plt>
  42ce0c:	ldr	x0, [sp, #32]
  42ce10:	sub	x0, x0, #0x1
  42ce14:	ldr	x1, [sp, #40]
  42ce18:	add	x0, x1, x0
  42ce1c:	strb	wzr, [x0]
  42ce20:	ldr	x0, [sp, #40]
  42ce24:	add	x0, x0, #0x1
  42ce28:	bl	404630 <xstrdup@plt>
  42ce2c:	mov	x1, x0
  42ce30:	ldr	x0, [sp, #24]
  42ce34:	str	x1, [x0, #16]
  42ce38:	ldr	x0, [sp, #40]
  42ce3c:	bl	4048f0 <free@plt>
  42ce40:	adrp	x0, 463000 <program_name+0x1fa8>
  42ce44:	add	x0, x0, #0x558
  42ce48:	ldr	x0, [x0]
  42ce4c:	bl	42b81c <ferror@plt+0x26c2c>
  42ce50:	mov	x1, x0
  42ce54:	ldr	x0, [sp, #24]
  42ce58:	str	x1, [x0, #24]
  42ce5c:	nop
  42ce60:	ldp	x29, x30, [sp], #48
  42ce64:	ret
  42ce68:	stp	x29, x30, [sp, #-64]!
  42ce6c:	mov	x29, sp
  42ce70:	str	x0, [sp, #40]
  42ce74:	str	x1, [sp, #32]
  42ce78:	str	w2, [sp, #28]
  42ce7c:	strb	w3, [sp, #27]
  42ce80:	ldr	x0, [sp, #32]
  42ce84:	mov	w1, #0x11                  	// #17
  42ce88:	str	w1, [x0]
  42ce8c:	ldr	w0, [sp, #28]
  42ce90:	bl	42cba0 <ferror@plt+0x27fb0>
  42ce94:	str	x0, [sp, #56]
  42ce98:	ldrb	w0, [sp, #27]
  42ce9c:	cmp	w0, #0x0
  42cea0:	b.eq	42cec0 <ferror@plt+0x282d0>  // b.none
  42cea4:	adrp	x0, 463000 <program_name+0x1fa8>
  42cea8:	add	x0, x0, #0x598
  42ceac:	ldr	w0, [x0]
  42ceb0:	mov	w2, w0
  42ceb4:	ldr	x1, [sp, #56]
  42ceb8:	ldr	x0, [sp, #40]
  42cebc:	bl	42eaa0 <ferror@plt+0x29eb0>
  42cec0:	ldr	x0, [sp, #56]
  42cec4:	bl	4048f0 <free@plt>
  42cec8:	ldr	w0, [sp, #28]
  42cecc:	cmp	w0, #0x28
  42ced0:	b.eq	42cef8 <ferror@plt+0x28308>  // b.none
  42ced4:	ldr	w0, [sp, #28]
  42ced8:	cmp	w0, #0x3c
  42cedc:	b.eq	42cef8 <ferror@plt+0x28308>  // b.none
  42cee0:	ldr	w0, [sp, #28]
  42cee4:	cmp	w0, #0x7b
  42cee8:	b.eq	42cef8 <ferror@plt+0x28308>  // b.none
  42ceec:	ldr	w0, [sp, #28]
  42cef0:	cmp	w0, #0x5b
  42cef4:	b.ne	42cf20 <ferror@plt+0x28330>  // b.any
  42cef8:	bl	42bc9c <ferror@plt+0x270ac>
  42cefc:	str	w0, [sp, #28]
  42cf00:	b	42cf0c <ferror@plt+0x2831c>
  42cf04:	bl	42c544 <ferror@plt+0x27954>
  42cf08:	str	w0, [sp, #28]
  42cf0c:	ldr	w0, [sp, #28]
  42cf10:	bl	42c788 <ferror@plt+0x27b98>
  42cf14:	and	w0, w0, #0xff
  42cf18:	cmp	w0, #0x0
  42cf1c:	b.ne	42cf04 <ferror@plt+0x28314>  // b.any
  42cf20:	ldr	w0, [sp, #28]
  42cf24:	bl	42cba0 <ferror@plt+0x27fb0>
  42cf28:	str	x0, [sp, #56]
  42cf2c:	ldrb	w0, [sp, #27]
  42cf30:	cmp	w0, #0x0
  42cf34:	b.eq	42cf54 <ferror@plt+0x28364>  // b.none
  42cf38:	adrp	x0, 463000 <program_name+0x1fa8>
  42cf3c:	add	x0, x0, #0x598
  42cf40:	ldr	w0, [x0]
  42cf44:	mov	w2, w0
  42cf48:	ldr	x1, [sp, #56]
  42cf4c:	ldr	x0, [sp, #40]
  42cf50:	bl	42eaa0 <ferror@plt+0x29eb0>
  42cf54:	ldr	x0, [sp, #56]
  42cf58:	bl	4048f0 <free@plt>
  42cf5c:	nop
  42cf60:	ldp	x29, x30, [sp], #64
  42cf64:	ret
  42cf68:	stp	x29, x30, [sp, #-112]!
  42cf6c:	mov	x29, sp
  42cf70:	str	x0, [sp, #24]
  42cf74:	str	w1, [sp, #20]
  42cf78:	str	wzr, [sp, #108]
  42cf7c:	ldr	x0, [sp, #24]
  42cf80:	ldr	w0, [x0, #8]
  42cf84:	cmp	w0, #0x0
  42cf88:	b.eq	42dfa8 <ferror@plt+0x293b8>  // b.none
  42cf8c:	ldr	x0, [sp, #24]
  42cf90:	ldr	x0, [x0, #16]
  42cf94:	str	x0, [sp, #96]
  42cf98:	strb	wzr, [sp, #95]
  42cf9c:	strb	wzr, [sp, #94]
  42cfa0:	strb	wzr, [sp, #93]
  42cfa4:	b	42ded8 <ferror@plt+0x292e8>
  42cfa8:	ldr	w0, [sp, #108]
  42cfac:	add	w1, w0, #0x6
  42cfb0:	adrp	x0, 462000 <program_name+0xfa8>
  42cfb4:	add	x0, x0, #0xe48
  42cfb8:	ldr	w0, [x0]
  42cfbc:	cmp	w1, w0
  42cfc0:	b.lt	42d01c <ferror@plt+0x2842c>  // b.tstop
  42cfc4:	adrp	x0, 462000 <program_name+0xfa8>
  42cfc8:	add	x0, x0, #0xe48
  42cfcc:	ldr	w0, [x0]
  42cfd0:	add	w0, w0, #0x5
  42cfd4:	lsl	w1, w0, #1
  42cfd8:	adrp	x0, 462000 <program_name+0xfa8>
  42cfdc:	add	x0, x0, #0xe48
  42cfe0:	str	w1, [x0]
  42cfe4:	adrp	x0, 462000 <program_name+0xfa8>
  42cfe8:	add	x0, x0, #0xe50
  42cfec:	ldr	x2, [x0]
  42cff0:	adrp	x0, 462000 <program_name+0xfa8>
  42cff4:	add	x0, x0, #0xe48
  42cff8:	ldr	w0, [x0]
  42cffc:	sxtw	x0, w0
  42d000:	mov	x1, x0
  42d004:	mov	x0, x2
  42d008:	bl	404560 <xrealloc@plt>
  42d00c:	mov	x1, x0
  42d010:	adrp	x0, 462000 <program_name+0xfa8>
  42d014:	add	x0, x0, #0xe50
  42d018:	str	x1, [x0]
  42d01c:	ldr	x0, [sp, #24]
  42d020:	ldr	w0, [x0, #8]
  42d024:	cmp	w0, #0x1
  42d028:	b.ne	42d0c4 <ferror@plt+0x284d4>  // b.any
  42d02c:	ldr	x0, [sp, #96]
  42d030:	ldrb	w0, [x0]
  42d034:	cmp	w0, #0x5c
  42d038:	b.ne	42d088 <ferror@plt+0x28498>  // b.any
  42d03c:	ldr	x0, [sp, #96]
  42d040:	add	x0, x0, #0x1
  42d044:	ldrb	w0, [x0]
  42d048:	cmp	w0, #0x5c
  42d04c:	b.ne	42d088 <ferror@plt+0x28498>  // b.any
  42d050:	ldr	x0, [sp, #96]
  42d054:	add	x0, x0, #0x2
  42d058:	str	x0, [sp, #96]
  42d05c:	adrp	x0, 462000 <program_name+0xfa8>
  42d060:	add	x0, x0, #0xe50
  42d064:	ldr	x1, [x0]
  42d068:	ldr	w0, [sp, #108]
  42d06c:	add	w2, w0, #0x1
  42d070:	str	w2, [sp, #108]
  42d074:	sxtw	x0, w0
  42d078:	add	x0, x1, x0
  42d07c:	mov	w1, #0x5c                  	// #92
  42d080:	strb	w1, [x0]
  42d084:	b	42d0c0 <ferror@plt+0x284d0>
  42d088:	ldr	x0, [sp, #96]
  42d08c:	add	x1, x0, #0x1
  42d090:	str	x1, [sp, #96]
  42d094:	adrp	x1, 462000 <program_name+0xfa8>
  42d098:	add	x1, x1, #0xe50
  42d09c:	ldr	x2, [x1]
  42d0a0:	ldr	w1, [sp, #108]
  42d0a4:	add	w3, w1, #0x1
  42d0a8:	str	w3, [sp, #108]
  42d0ac:	sxtw	x1, w1
  42d0b0:	add	x1, x2, x1
  42d0b4:	ldrb	w0, [x0]
  42d0b8:	strb	w0, [x1]
  42d0bc:	nop
  42d0c0:	b	42ded8 <ferror@plt+0x292e8>
  42d0c4:	ldr	x0, [sp, #96]
  42d0c8:	ldrb	w0, [x0]
  42d0cc:	cmp	w0, #0x5c
  42d0d0:	b.ne	42d718 <ferror@plt+0x28b28>  // b.any
  42d0d4:	ldr	x0, [sp, #96]
  42d0d8:	add	x0, x0, #0x1
  42d0dc:	ldrb	w0, [x0]
  42d0e0:	cmp	w0, #0x78
  42d0e4:	b.eq	42d3dc <ferror@plt+0x287ec>  // b.none
  42d0e8:	cmp	w0, #0x78
  42d0ec:	b.gt	42d718 <ferror@plt+0x28b28>
  42d0f0:	cmp	w0, #0x74
  42d0f4:	b.eq	42d190 <ferror@plt+0x285a0>  // b.none
  42d0f8:	cmp	w0, #0x74
  42d0fc:	b.gt	42d718 <ferror@plt+0x28b28>
  42d100:	cmp	w0, #0x72
  42d104:	b.eq	42d200 <ferror@plt+0x28610>  // b.none
  42d108:	cmp	w0, #0x72
  42d10c:	b.gt	42d718 <ferror@plt+0x28b28>
  42d110:	cmp	w0, #0x6e
  42d114:	b.eq	42d1c8 <ferror@plt+0x285d8>  // b.none
  42d118:	cmp	w0, #0x6e
  42d11c:	b.gt	42d718 <ferror@plt+0x28b28>
  42d120:	cmp	w0, #0x66
  42d124:	b.eq	42d238 <ferror@plt+0x28648>  // b.none
  42d128:	cmp	w0, #0x66
  42d12c:	b.gt	42d718 <ferror@plt+0x28b28>
  42d130:	cmp	w0, #0x65
  42d134:	b.eq	42d2e0 <ferror@plt+0x286f0>  // b.none
  42d138:	cmp	w0, #0x65
  42d13c:	b.gt	42d718 <ferror@plt+0x28b28>
  42d140:	cmp	w0, #0x63
  42d144:	b.eq	42d57c <ferror@plt+0x2898c>  // b.none
  42d148:	cmp	w0, #0x63
  42d14c:	b.gt	42d718 <ferror@plt+0x28b28>
  42d150:	cmp	w0, #0x62
  42d154:	b.eq	42d270 <ferror@plt+0x28680>  // b.none
  42d158:	cmp	w0, #0x62
  42d15c:	b.gt	42d718 <ferror@plt+0x28b28>
  42d160:	cmp	w0, #0x61
  42d164:	b.eq	42d2a8 <ferror@plt+0x286b8>  // b.none
  42d168:	cmp	w0, #0x61
  42d16c:	b.gt	42d718 <ferror@plt+0x28b28>
  42d170:	cmp	w0, #0x37
  42d174:	b.gt	42d184 <ferror@plt+0x28594>
  42d178:	cmp	w0, #0x30
  42d17c:	b.ge	42d318 <ferror@plt+0x28728>  // b.tcont
  42d180:	b	42d718 <ferror@plt+0x28b28>
  42d184:	cmp	w0, #0x4e
  42d188:	b.eq	42d604 <ferror@plt+0x28a14>  // b.none
  42d18c:	b	42d718 <ferror@plt+0x28b28>
  42d190:	ldr	x0, [sp, #96]
  42d194:	add	x0, x0, #0x2
  42d198:	str	x0, [sp, #96]
  42d19c:	adrp	x0, 462000 <program_name+0xfa8>
  42d1a0:	add	x0, x0, #0xe50
  42d1a4:	ldr	x1, [x0]
  42d1a8:	ldr	w0, [sp, #108]
  42d1ac:	add	w2, w0, #0x1
  42d1b0:	str	w2, [sp, #108]
  42d1b4:	sxtw	x0, w0
  42d1b8:	add	x0, x1, x0
  42d1bc:	mov	w1, #0x9                   	// #9
  42d1c0:	strb	w1, [x0]
  42d1c4:	b	42ded8 <ferror@plt+0x292e8>
  42d1c8:	ldr	x0, [sp, #96]
  42d1cc:	add	x0, x0, #0x2
  42d1d0:	str	x0, [sp, #96]
  42d1d4:	adrp	x0, 462000 <program_name+0xfa8>
  42d1d8:	add	x0, x0, #0xe50
  42d1dc:	ldr	x1, [x0]
  42d1e0:	ldr	w0, [sp, #108]
  42d1e4:	add	w2, w0, #0x1
  42d1e8:	str	w2, [sp, #108]
  42d1ec:	sxtw	x0, w0
  42d1f0:	add	x0, x1, x0
  42d1f4:	mov	w1, #0xa                   	// #10
  42d1f8:	strb	w1, [x0]
  42d1fc:	b	42ded8 <ferror@plt+0x292e8>
  42d200:	ldr	x0, [sp, #96]
  42d204:	add	x0, x0, #0x2
  42d208:	str	x0, [sp, #96]
  42d20c:	adrp	x0, 462000 <program_name+0xfa8>
  42d210:	add	x0, x0, #0xe50
  42d214:	ldr	x1, [x0]
  42d218:	ldr	w0, [sp, #108]
  42d21c:	add	w2, w0, #0x1
  42d220:	str	w2, [sp, #108]
  42d224:	sxtw	x0, w0
  42d228:	add	x0, x1, x0
  42d22c:	mov	w1, #0xd                   	// #13
  42d230:	strb	w1, [x0]
  42d234:	b	42ded8 <ferror@plt+0x292e8>
  42d238:	ldr	x0, [sp, #96]
  42d23c:	add	x0, x0, #0x2
  42d240:	str	x0, [sp, #96]
  42d244:	adrp	x0, 462000 <program_name+0xfa8>
  42d248:	add	x0, x0, #0xe50
  42d24c:	ldr	x1, [x0]
  42d250:	ldr	w0, [sp, #108]
  42d254:	add	w2, w0, #0x1
  42d258:	str	w2, [sp, #108]
  42d25c:	sxtw	x0, w0
  42d260:	add	x0, x1, x0
  42d264:	mov	w1, #0xc                   	// #12
  42d268:	strb	w1, [x0]
  42d26c:	b	42ded8 <ferror@plt+0x292e8>
  42d270:	ldr	x0, [sp, #96]
  42d274:	add	x0, x0, #0x2
  42d278:	str	x0, [sp, #96]
  42d27c:	adrp	x0, 462000 <program_name+0xfa8>
  42d280:	add	x0, x0, #0xe50
  42d284:	ldr	x1, [x0]
  42d288:	ldr	w0, [sp, #108]
  42d28c:	add	w2, w0, #0x1
  42d290:	str	w2, [sp, #108]
  42d294:	sxtw	x0, w0
  42d298:	add	x0, x1, x0
  42d29c:	mov	w1, #0x8                   	// #8
  42d2a0:	strb	w1, [x0]
  42d2a4:	b	42ded8 <ferror@plt+0x292e8>
  42d2a8:	ldr	x0, [sp, #96]
  42d2ac:	add	x0, x0, #0x2
  42d2b0:	str	x0, [sp, #96]
  42d2b4:	adrp	x0, 462000 <program_name+0xfa8>
  42d2b8:	add	x0, x0, #0xe50
  42d2bc:	ldr	x1, [x0]
  42d2c0:	ldr	w0, [sp, #108]
  42d2c4:	add	w2, w0, #0x1
  42d2c8:	str	w2, [sp, #108]
  42d2cc:	sxtw	x0, w0
  42d2d0:	add	x0, x1, x0
  42d2d4:	mov	w1, #0x7                   	// #7
  42d2d8:	strb	w1, [x0]
  42d2dc:	b	42ded8 <ferror@plt+0x292e8>
  42d2e0:	ldr	x0, [sp, #96]
  42d2e4:	add	x0, x0, #0x2
  42d2e8:	str	x0, [sp, #96]
  42d2ec:	adrp	x0, 462000 <program_name+0xfa8>
  42d2f0:	add	x0, x0, #0xe50
  42d2f4:	ldr	x1, [x0]
  42d2f8:	ldr	w0, [sp, #108]
  42d2fc:	add	w2, w0, #0x1
  42d300:	str	w2, [sp, #108]
  42d304:	sxtw	x0, w0
  42d308:	add	x0, x1, x0
  42d30c:	mov	w1, #0x1b                  	// #27
  42d310:	strb	w1, [x0]
  42d314:	b	42ded8 <ferror@plt+0x292e8>
  42d318:	ldr	x0, [sp, #96]
  42d31c:	add	x0, x0, #0x1
  42d320:	add	x1, sp, #0x28
  42d324:	mov	x2, x1
  42d328:	mov	x1, #0x3                   	// #3
  42d32c:	bl	42cd14 <ferror@plt+0x28124>
  42d330:	str	x0, [sp, #96]
  42d334:	ldrb	w0, [sp, #95]
  42d338:	cmp	w0, #0x0
  42d33c:	b.eq	42d368 <ferror@plt+0x28778>  // b.none
  42d340:	ldr	w0, [sp, #40]
  42d344:	cmp	w0, #0x60
  42d348:	b.ls	42d368 <ferror@plt+0x28778>  // b.plast
  42d34c:	ldr	w0, [sp, #40]
  42d350:	cmp	w0, #0x7a
  42d354:	b.hi	42d368 <ferror@plt+0x28778>  // b.pmore
  42d358:	ldr	w0, [sp, #40]
  42d35c:	sub	w0, w0, #0x20
  42d360:	str	w0, [sp, #40]
  42d364:	b	42d398 <ferror@plt+0x287a8>
  42d368:	ldrb	w0, [sp, #94]
  42d36c:	cmp	w0, #0x0
  42d370:	b.eq	42d398 <ferror@plt+0x287a8>  // b.none
  42d374:	ldr	w0, [sp, #40]
  42d378:	cmp	w0, #0x40
  42d37c:	b.ls	42d398 <ferror@plt+0x287a8>  // b.plast
  42d380:	ldr	w0, [sp, #40]
  42d384:	cmp	w0, #0x5a
  42d388:	b.hi	42d398 <ferror@plt+0x287a8>  // b.pmore
  42d38c:	ldr	w0, [sp, #40]
  42d390:	add	w0, w0, #0x20
  42d394:	str	w0, [sp, #40]
  42d398:	adrp	x0, 462000 <program_name+0xfa8>
  42d39c:	add	x0, x0, #0xe50
  42d3a0:	ldr	x1, [x0]
  42d3a4:	ldrsw	x0, [sp, #108]
  42d3a8:	add	x0, x1, x0
  42d3ac:	ldr	w1, [sp, #40]
  42d3b0:	mov	w2, #0x2                   	// #2
  42d3b4:	bl	404990 <u8_uctomb@plt>
  42d3b8:	str	w0, [sp, #44]
  42d3bc:	ldr	w0, [sp, #44]
  42d3c0:	cmp	w0, #0x0
  42d3c4:	b.le	42ded8 <ferror@plt+0x292e8>
  42d3c8:	ldr	w1, [sp, #108]
  42d3cc:	ldr	w0, [sp, #44]
  42d3d0:	add	w0, w1, w0
  42d3d4:	str	w0, [sp, #108]
  42d3d8:	b	42ded8 <ferror@plt+0x292e8>
  42d3dc:	str	wzr, [sp, #36]
  42d3e0:	ldr	x0, [sp, #96]
  42d3e4:	add	x0, x0, #0x2
  42d3e8:	str	x0, [sp, #96]
  42d3ec:	ldr	x0, [sp, #96]
  42d3f0:	ldrb	w0, [x0]
  42d3f4:	cmp	w0, #0x7b
  42d3f8:	b.ne	42d4bc <ferror@plt+0x288cc>  // b.any
  42d3fc:	mov	w1, #0x7d                  	// #125
  42d400:	ldr	x0, [sp, #96]
  42d404:	bl	404960 <strchr@plt>
  42d408:	str	x0, [sp, #80]
  42d40c:	ldr	x0, [sp, #80]
  42d410:	cmp	x0, #0x0
  42d414:	b.ne	42d480 <ferror@plt+0x28890>  // b.any
  42d418:	adrp	x0, 460000 <default_parse_debrief>
  42d41c:	add	x0, x0, #0xfc8
  42d420:	strb	wzr, [x0]
  42d424:	adrp	x0, 448000 <ferror@plt+0x43410>
  42d428:	add	x0, x0, #0x178
  42d42c:	bl	404b80 <gettext@plt>
  42d430:	mov	x2, x0
  42d434:	adrp	x0, 463000 <program_name+0x1fa8>
  42d438:	add	x0, x0, #0x590
  42d43c:	ldr	x1, [x0]
  42d440:	adrp	x0, 463000 <program_name+0x1fa8>
  42d444:	add	x0, x0, #0x598
  42d448:	ldr	w0, [x0]
  42d44c:	mov	w4, w0
  42d450:	mov	x3, x1
  42d454:	mov	w1, #0x0                   	// #0
  42d458:	ldr	w0, [sp, #20]
  42d45c:	bl	4042f0 <error@plt>
  42d460:	adrp	x0, 460000 <default_parse_debrief>
  42d464:	add	x0, x0, #0xfc8
  42d468:	mov	w1, #0x1                   	// #1
  42d46c:	strb	w1, [x0]
  42d470:	ldr	x0, [sp, #96]
  42d474:	add	x0, x0, #0x1
  42d478:	str	x0, [sp, #96]
  42d47c:	b	42ded8 <ferror@plt+0x292e8>
  42d480:	ldr	x0, [sp, #96]
  42d484:	add	x0, x0, #0x1
  42d488:	str	x0, [sp, #96]
  42d48c:	ldr	x1, [sp, #80]
  42d490:	ldr	x0, [sp, #96]
  42d494:	sub	x0, x1, x0
  42d498:	mov	x1, x0
  42d49c:	add	x0, sp, #0x24
  42d4a0:	mov	x2, x0
  42d4a4:	ldr	x0, [sp, #96]
  42d4a8:	bl	42cc10 <ferror@plt+0x28020>
  42d4ac:	ldr	x0, [sp, #80]
  42d4b0:	add	x0, x0, #0x1
  42d4b4:	str	x0, [sp, #96]
  42d4b8:	b	42d4d4 <ferror@plt+0x288e4>
  42d4bc:	add	x0, sp, #0x24
  42d4c0:	mov	x2, x0
  42d4c4:	mov	x1, #0x2                   	// #2
  42d4c8:	ldr	x0, [sp, #96]
  42d4cc:	bl	42cc10 <ferror@plt+0x28020>
  42d4d0:	str	x0, [sp, #96]
  42d4d4:	ldrb	w0, [sp, #95]
  42d4d8:	cmp	w0, #0x0
  42d4dc:	b.eq	42d508 <ferror@plt+0x28918>  // b.none
  42d4e0:	ldr	w0, [sp, #36]
  42d4e4:	cmp	w0, #0x60
  42d4e8:	b.ls	42d508 <ferror@plt+0x28918>  // b.plast
  42d4ec:	ldr	w0, [sp, #36]
  42d4f0:	cmp	w0, #0x7a
  42d4f4:	b.hi	42d508 <ferror@plt+0x28918>  // b.pmore
  42d4f8:	ldr	w0, [sp, #36]
  42d4fc:	sub	w0, w0, #0x20
  42d500:	str	w0, [sp, #36]
  42d504:	b	42d538 <ferror@plt+0x28948>
  42d508:	ldrb	w0, [sp, #94]
  42d50c:	cmp	w0, #0x0
  42d510:	b.eq	42d538 <ferror@plt+0x28948>  // b.none
  42d514:	ldr	w0, [sp, #36]
  42d518:	cmp	w0, #0x40
  42d51c:	b.ls	42d538 <ferror@plt+0x28948>  // b.plast
  42d520:	ldr	w0, [sp, #36]
  42d524:	cmp	w0, #0x5a
  42d528:	b.hi	42d538 <ferror@plt+0x28948>  // b.pmore
  42d52c:	ldr	w0, [sp, #36]
  42d530:	add	w0, w0, #0x20
  42d534:	str	w0, [sp, #36]
  42d538:	adrp	x0, 462000 <program_name+0xfa8>
  42d53c:	add	x0, x0, #0xe50
  42d540:	ldr	x1, [x0]
  42d544:	ldrsw	x0, [sp, #108]
  42d548:	add	x0, x1, x0
  42d54c:	ldr	w1, [sp, #36]
  42d550:	mov	w2, #0x6                   	// #6
  42d554:	bl	404990 <u8_uctomb@plt>
  42d558:	str	w0, [sp, #76]
  42d55c:	ldr	w0, [sp, #76]
  42d560:	cmp	w0, #0x0
  42d564:	b.le	42ded8 <ferror@plt+0x292e8>
  42d568:	ldr	w1, [sp, #108]
  42d56c:	ldr	w0, [sp, #76]
  42d570:	add	w0, w1, w0
  42d574:	str	w0, [sp, #108]
  42d578:	b	42ded8 <ferror@plt+0x292e8>
  42d57c:	ldr	x0, [sp, #96]
  42d580:	add	x0, x0, #0x2
  42d584:	str	x0, [sp, #96]
  42d588:	ldr	x0, [sp, #96]
  42d58c:	ldrb	w0, [x0]
  42d590:	cmp	w0, #0x0
  42d594:	b.eq	42ded8 <ferror@plt+0x292e8>  // b.none
  42d598:	ldr	x0, [sp, #96]
  42d59c:	ldrb	w0, [x0]
  42d5a0:	str	w0, [sp, #88]
  42d5a4:	ldr	w0, [sp, #88]
  42d5a8:	cmp	w0, #0x60
  42d5ac:	b.le	42d5c8 <ferror@plt+0x289d8>
  42d5b0:	ldr	w0, [sp, #88]
  42d5b4:	cmp	w0, #0x7a
  42d5b8:	b.gt	42d5c8 <ferror@plt+0x289d8>
  42d5bc:	ldr	w0, [sp, #88]
  42d5c0:	sub	w0, w0, #0x20
  42d5c4:	str	w0, [sp, #88]
  42d5c8:	ldr	w0, [sp, #88]
  42d5cc:	sxtb	w0, w0
  42d5d0:	eor	w0, w0, #0x40
  42d5d4:	sxtb	w3, w0
  42d5d8:	adrp	x0, 462000 <program_name+0xfa8>
  42d5dc:	add	x0, x0, #0xe50
  42d5e0:	ldr	x1, [x0]
  42d5e4:	ldr	w0, [sp, #108]
  42d5e8:	add	w2, w0, #0x1
  42d5ec:	str	w2, [sp, #108]
  42d5f0:	sxtw	x0, w0
  42d5f4:	add	x0, x1, x0
  42d5f8:	and	w1, w3, #0xff
  42d5fc:	strb	w1, [x0]
  42d600:	b	42ded8 <ferror@plt+0x292e8>
  42d604:	ldr	x0, [sp, #96]
  42d608:	add	x0, x0, #0x2
  42d60c:	str	x0, [sp, #96]
  42d610:	ldr	x0, [sp, #96]
  42d614:	ldrb	w0, [x0]
  42d618:	cmp	w0, #0x7b
  42d61c:	b.ne	42ded8 <ferror@plt+0x292e8>  // b.any
  42d620:	ldr	x0, [sp, #96]
  42d624:	add	x0, x0, #0x1
  42d628:	mov	w1, #0x7d                  	// #125
  42d62c:	bl	404960 <strchr@plt>
  42d630:	str	x0, [sp, #64]
  42d634:	ldr	x0, [sp, #64]
  42d638:	cmp	x0, #0x0
  42d63c:	b.eq	42ded8 <ferror@plt+0x292e8>  // b.none
  42d640:	ldr	x0, [sp, #96]
  42d644:	add	x0, x0, #0x1
  42d648:	ldr	x1, [sp, #64]
  42d64c:	sub	x0, x1, x0
  42d650:	add	x0, x0, #0x1
  42d654:	bl	404620 <xmalloc@plt>
  42d658:	str	x0, [sp, #56]
  42d65c:	ldr	x0, [sp, #96]
  42d660:	add	x3, x0, #0x1
  42d664:	ldr	x0, [sp, #96]
  42d668:	add	x0, x0, #0x1
  42d66c:	ldr	x1, [sp, #64]
  42d670:	sub	x0, x1, x0
  42d674:	mov	x2, x0
  42d678:	mov	x1, x3
  42d67c:	ldr	x0, [sp, #56]
  42d680:	bl	404220 <memcpy@plt>
  42d684:	ldr	x0, [sp, #96]
  42d688:	add	x0, x0, #0x1
  42d68c:	ldr	x1, [sp, #64]
  42d690:	sub	x0, x1, x0
  42d694:	mov	x1, x0
  42d698:	ldr	x0, [sp, #56]
  42d69c:	add	x0, x0, x1
  42d6a0:	strb	wzr, [x0]
  42d6a4:	ldr	x0, [sp, #56]
  42d6a8:	bl	404430 <unicode_name_character@plt>
  42d6ac:	str	w0, [sp, #52]
  42d6b0:	ldr	w1, [sp, #52]
  42d6b4:	mov	w0, #0xffff                	// #65535
  42d6b8:	cmp	w1, w0
  42d6bc:	b.eq	42d700 <ferror@plt+0x28b10>  // b.none
  42d6c0:	adrp	x0, 462000 <program_name+0xfa8>
  42d6c4:	add	x0, x0, #0xe50
  42d6c8:	ldr	x1, [x0]
  42d6cc:	ldrsw	x0, [sp, #108]
  42d6d0:	add	x0, x1, x0
  42d6d4:	mov	w2, #0x6                   	// #6
  42d6d8:	ldr	w1, [sp, #52]
  42d6dc:	bl	404990 <u8_uctomb@plt>
  42d6e0:	str	w0, [sp, #48]
  42d6e4:	ldr	w0, [sp, #48]
  42d6e8:	cmp	w0, #0x0
  42d6ec:	b.le	42d700 <ferror@plt+0x28b10>
  42d6f0:	ldr	w1, [sp, #108]
  42d6f4:	ldr	w0, [sp, #48]
  42d6f8:	add	w0, w1, w0
  42d6fc:	str	w0, [sp, #108]
  42d700:	ldr	x0, [sp, #56]
  42d704:	bl	4048f0 <free@plt>
  42d708:	ldr	x0, [sp, #64]
  42d70c:	add	x0, x0, #0x1
  42d710:	str	x0, [sp, #96]
  42d714:	b	42ded8 <ferror@plt+0x292e8>
  42d718:	ldr	x0, [sp, #96]
  42d71c:	ldrb	w0, [x0]
  42d720:	cmp	w0, #0x5c
  42d724:	b.ne	42da94 <ferror@plt+0x28ea4>  // b.any
  42d728:	ldr	x0, [sp, #96]
  42d72c:	add	x0, x0, #0x1
  42d730:	str	x0, [sp, #96]
  42d734:	ldr	x0, [sp, #96]
  42d738:	ldrb	w0, [x0]
  42d73c:	cmp	w0, #0x75
  42d740:	b.eq	42d92c <ferror@plt+0x28d3c>  // b.none
  42d744:	cmp	w0, #0x75
  42d748:	b.gt	42da88 <ferror@plt+0x28e98>
  42d74c:	cmp	w0, #0x6c
  42d750:	b.eq	42d80c <ferror@plt+0x28c1c>  // b.none
  42d754:	cmp	w0, #0x6c
  42d758:	b.gt	42da88 <ferror@plt+0x28e98>
  42d75c:	cmp	w0, #0x5c
  42d760:	b.eq	42da4c <ferror@plt+0x28e5c>  // b.none
  42d764:	cmp	w0, #0x5c
  42d768:	b.gt	42da88 <ferror@plt+0x28e98>
  42d76c:	cmp	w0, #0x55
  42d770:	b.eq	42d7d8 <ferror@plt+0x28be8>  // b.none
  42d774:	cmp	w0, #0x55
  42d778:	b.gt	42da88 <ferror@plt+0x28e98>
  42d77c:	cmp	w0, #0x51
  42d780:	b.eq	42d7f4 <ferror@plt+0x28c04>  // b.none
  42d784:	cmp	w0, #0x51
  42d788:	b.gt	42da88 <ferror@plt+0x28e98>
  42d78c:	cmp	w0, #0x45
  42d790:	b.eq	42d7a0 <ferror@plt+0x28bb0>  // b.none
  42d794:	cmp	w0, #0x4c
  42d798:	b.eq	42d7bc <ferror@plt+0x28bcc>  // b.none
  42d79c:	b	42da88 <ferror@plt+0x28e98>
  42d7a0:	strb	wzr, [sp, #95]
  42d7a4:	strb	wzr, [sp, #94]
  42d7a8:	strb	wzr, [sp, #93]
  42d7ac:	ldr	x0, [sp, #96]
  42d7b0:	add	x0, x0, #0x1
  42d7b4:	str	x0, [sp, #96]
  42d7b8:	b	42ded8 <ferror@plt+0x292e8>
  42d7bc:	strb	wzr, [sp, #95]
  42d7c0:	mov	w0, #0x1                   	// #1
  42d7c4:	strb	w0, [sp, #94]
  42d7c8:	ldr	x0, [sp, #96]
  42d7cc:	add	x0, x0, #0x1
  42d7d0:	str	x0, [sp, #96]
  42d7d4:	b	42ded8 <ferror@plt+0x292e8>
  42d7d8:	mov	w0, #0x1                   	// #1
  42d7dc:	strb	w0, [sp, #95]
  42d7e0:	strb	wzr, [sp, #94]
  42d7e4:	ldr	x0, [sp, #96]
  42d7e8:	add	x0, x0, #0x1
  42d7ec:	str	x0, [sp, #96]
  42d7f0:	b	42ded8 <ferror@plt+0x292e8>
  42d7f4:	mov	w0, #0x1                   	// #1
  42d7f8:	strb	w0, [sp, #93]
  42d7fc:	ldr	x0, [sp, #96]
  42d800:	add	x0, x0, #0x1
  42d804:	str	x0, [sp, #96]
  42d808:	b	42ded8 <ferror@plt+0x292e8>
  42d80c:	ldr	x0, [sp, #96]
  42d810:	add	x0, x0, #0x1
  42d814:	str	x0, [sp, #96]
  42d818:	ldr	x0, [sp, #96]
  42d81c:	ldrb	w0, [x0]
  42d820:	cmp	w0, #0x40
  42d824:	b.ls	42d870 <ferror@plt+0x28c80>  // b.plast
  42d828:	ldr	x0, [sp, #96]
  42d82c:	ldrb	w0, [x0]
  42d830:	cmp	w0, #0x5a
  42d834:	b.hi	42d870 <ferror@plt+0x28c80>  // b.pmore
  42d838:	ldr	x0, [sp, #96]
  42d83c:	ldrb	w1, [x0]
  42d840:	adrp	x0, 462000 <program_name+0xfa8>
  42d844:	add	x0, x0, #0xe50
  42d848:	ldr	x2, [x0]
  42d84c:	ldr	w0, [sp, #108]
  42d850:	add	w3, w0, #0x1
  42d854:	str	w3, [sp, #108]
  42d858:	sxtw	x0, w0
  42d85c:	add	x0, x2, x0
  42d860:	add	w1, w1, #0x20
  42d864:	and	w1, w1, #0xff
  42d868:	strb	w1, [x0]
  42d86c:	b	42d91c <ferror@plt+0x28d2c>
  42d870:	ldr	x0, [sp, #96]
  42d874:	ldrb	w0, [x0]
  42d878:	sxtb	w0, w0
  42d87c:	cmp	w0, #0x0
  42d880:	b.ge	42d8f0 <ferror@plt+0x28d00>  // b.tcont
  42d884:	adrp	x0, 460000 <default_parse_debrief>
  42d888:	add	x0, x0, #0xfc8
  42d88c:	strb	wzr, [x0]
  42d890:	adrp	x0, 448000 <ferror@plt+0x43410>
  42d894:	add	x0, x0, #0x1a8
  42d898:	bl	404b80 <gettext@plt>
  42d89c:	mov	x6, x0
  42d8a0:	adrp	x0, 463000 <program_name+0x1fa8>
  42d8a4:	add	x0, x0, #0x590
  42d8a8:	ldr	x1, [x0]
  42d8ac:	adrp	x0, 463000 <program_name+0x1fa8>
  42d8b0:	add	x0, x0, #0x598
  42d8b4:	ldr	w2, [x0]
  42d8b8:	ldr	x0, [sp, #96]
  42d8bc:	ldrb	w0, [x0]
  42d8c0:	mov	w5, w0
  42d8c4:	mov	w4, w2
  42d8c8:	mov	x3, x1
  42d8cc:	mov	x2, x6
  42d8d0:	mov	w1, #0x0                   	// #0
  42d8d4:	ldr	w0, [sp, #20]
  42d8d8:	bl	4042f0 <error@plt>
  42d8dc:	adrp	x0, 460000 <default_parse_debrief>
  42d8e0:	add	x0, x0, #0xfc8
  42d8e4:	mov	w1, #0x1                   	// #1
  42d8e8:	strb	w1, [x0]
  42d8ec:	b	42d91c <ferror@plt+0x28d2c>
  42d8f0:	adrp	x0, 462000 <program_name+0xfa8>
  42d8f4:	add	x0, x0, #0xe50
  42d8f8:	ldr	x1, [x0]
  42d8fc:	ldr	w0, [sp, #108]
  42d900:	add	w2, w0, #0x1
  42d904:	str	w2, [sp, #108]
  42d908:	sxtw	x0, w0
  42d90c:	add	x0, x1, x0
  42d910:	ldr	x1, [sp, #96]
  42d914:	ldrb	w1, [x1]
  42d918:	strb	w1, [x0]
  42d91c:	ldr	x0, [sp, #96]
  42d920:	add	x0, x0, #0x1
  42d924:	str	x0, [sp, #96]
  42d928:	b	42ded8 <ferror@plt+0x292e8>
  42d92c:	ldr	x0, [sp, #96]
  42d930:	add	x0, x0, #0x1
  42d934:	str	x0, [sp, #96]
  42d938:	ldr	x0, [sp, #96]
  42d93c:	ldrb	w0, [x0]
  42d940:	cmp	w0, #0x60
  42d944:	b.ls	42d990 <ferror@plt+0x28da0>  // b.plast
  42d948:	ldr	x0, [sp, #96]
  42d94c:	ldrb	w0, [x0]
  42d950:	cmp	w0, #0x7a
  42d954:	b.hi	42d990 <ferror@plt+0x28da0>  // b.pmore
  42d958:	ldr	x0, [sp, #96]
  42d95c:	ldrb	w1, [x0]
  42d960:	adrp	x0, 462000 <program_name+0xfa8>
  42d964:	add	x0, x0, #0xe50
  42d968:	ldr	x2, [x0]
  42d96c:	ldr	w0, [sp, #108]
  42d970:	add	w3, w0, #0x1
  42d974:	str	w3, [sp, #108]
  42d978:	sxtw	x0, w0
  42d97c:	add	x0, x2, x0
  42d980:	sub	w1, w1, #0x20
  42d984:	and	w1, w1, #0xff
  42d988:	strb	w1, [x0]
  42d98c:	b	42da3c <ferror@plt+0x28e4c>
  42d990:	ldr	x0, [sp, #96]
  42d994:	ldrb	w0, [x0]
  42d998:	sxtb	w0, w0
  42d99c:	cmp	w0, #0x0
  42d9a0:	b.ge	42da10 <ferror@plt+0x28e20>  // b.tcont
  42d9a4:	adrp	x0, 460000 <default_parse_debrief>
  42d9a8:	add	x0, x0, #0xfc8
  42d9ac:	strb	wzr, [x0]
  42d9b0:	adrp	x0, 448000 <ferror@plt+0x43410>
  42d9b4:	add	x0, x0, #0x1e8
  42d9b8:	bl	404b80 <gettext@plt>
  42d9bc:	mov	x6, x0
  42d9c0:	adrp	x0, 463000 <program_name+0x1fa8>
  42d9c4:	add	x0, x0, #0x590
  42d9c8:	ldr	x1, [x0]
  42d9cc:	adrp	x0, 463000 <program_name+0x1fa8>
  42d9d0:	add	x0, x0, #0x598
  42d9d4:	ldr	w2, [x0]
  42d9d8:	ldr	x0, [sp, #96]
  42d9dc:	ldrb	w0, [x0]
  42d9e0:	mov	w5, w0
  42d9e4:	mov	w4, w2
  42d9e8:	mov	x3, x1
  42d9ec:	mov	x2, x6
  42d9f0:	mov	w1, #0x0                   	// #0
  42d9f4:	ldr	w0, [sp, #20]
  42d9f8:	bl	4042f0 <error@plt>
  42d9fc:	adrp	x0, 460000 <default_parse_debrief>
  42da00:	add	x0, x0, #0xfc8
  42da04:	mov	w1, #0x1                   	// #1
  42da08:	strb	w1, [x0]
  42da0c:	b	42da3c <ferror@plt+0x28e4c>
  42da10:	adrp	x0, 462000 <program_name+0xfa8>
  42da14:	add	x0, x0, #0xe50
  42da18:	ldr	x1, [x0]
  42da1c:	ldr	w0, [sp, #108]
  42da20:	add	w2, w0, #0x1
  42da24:	str	w2, [sp, #108]
  42da28:	sxtw	x0, w0
  42da2c:	add	x0, x1, x0
  42da30:	ldr	x1, [sp, #96]
  42da34:	ldrb	w1, [x1]
  42da38:	strb	w1, [x0]
  42da3c:	ldr	x0, [sp, #96]
  42da40:	add	x0, x0, #0x1
  42da44:	str	x0, [sp, #96]
  42da48:	b	42ded8 <ferror@plt+0x292e8>
  42da4c:	adrp	x0, 462000 <program_name+0xfa8>
  42da50:	add	x0, x0, #0xe50
  42da54:	ldr	x1, [x0]
  42da58:	ldr	w0, [sp, #108]
  42da5c:	add	w2, w0, #0x1
  42da60:	str	w2, [sp, #108]
  42da64:	sxtw	x0, w0
  42da68:	add	x0, x1, x0
  42da6c:	ldr	x1, [sp, #96]
  42da70:	ldrb	w1, [x1]
  42da74:	strb	w1, [x0]
  42da78:	ldr	x0, [sp, #96]
  42da7c:	add	x0, x0, #0x1
  42da80:	str	x0, [sp, #96]
  42da84:	b	42ded8 <ferror@plt+0x292e8>
  42da88:	mov	w0, #0x1                   	// #1
  42da8c:	strb	w0, [sp, #92]
  42da90:	b	42da98 <ferror@plt+0x28ea8>
  42da94:	strb	wzr, [sp, #92]
  42da98:	ldrb	w0, [sp, #93]
  42da9c:	cmp	w0, #0x0
  42daa0:	b.eq	42db44 <ferror@plt+0x28f54>  // b.none
  42daa4:	ldr	x0, [sp, #96]
  42daa8:	ldrb	w0, [x0]
  42daac:	cmp	w0, #0x40
  42dab0:	b.ls	42dac4 <ferror@plt+0x28ed4>  // b.plast
  42dab4:	ldr	x0, [sp, #96]
  42dab8:	ldrb	w0, [x0]
  42dabc:	cmp	w0, #0x5a
  42dac0:	b.ls	42db44 <ferror@plt+0x28f54>  // b.plast
  42dac4:	ldr	x0, [sp, #96]
  42dac8:	ldrb	w0, [x0]
  42dacc:	cmp	w0, #0x40
  42dad0:	b.ls	42dae4 <ferror@plt+0x28ef4>  // b.plast
  42dad4:	ldr	x0, [sp, #96]
  42dad8:	ldrb	w0, [x0]
  42dadc:	cmp	w0, #0x7a
  42dae0:	b.ls	42db44 <ferror@plt+0x28f54>  // b.plast
  42dae4:	ldr	x0, [sp, #96]
  42dae8:	ldrb	w0, [x0]
  42daec:	cmp	w0, #0x2f
  42daf0:	b.ls	42db04 <ferror@plt+0x28f14>  // b.plast
  42daf4:	ldr	x0, [sp, #96]
  42daf8:	ldrb	w0, [x0]
  42dafc:	cmp	w0, #0x39
  42db00:	b.ls	42db44 <ferror@plt+0x28f54>  // b.plast
  42db04:	ldr	x0, [sp, #96]
  42db08:	ldrb	w0, [x0]
  42db0c:	cmp	w0, #0x5f
  42db10:	b.eq	42db44 <ferror@plt+0x28f54>  // b.none
  42db14:	adrp	x0, 462000 <program_name+0xfa8>
  42db18:	add	x0, x0, #0xe50
  42db1c:	ldr	x1, [x0]
  42db20:	ldr	w0, [sp, #108]
  42db24:	add	w2, w0, #0x1
  42db28:	str	w2, [sp, #108]
  42db2c:	sxtw	x0, w0
  42db30:	add	x0, x1, x0
  42db34:	mov	w1, #0x5c                  	// #92
  42db38:	strb	w1, [x0]
  42db3c:	mov	w0, #0x1                   	// #1
  42db40:	strb	w0, [sp, #92]
  42db44:	ldrb	w0, [sp, #92]
  42db48:	eor	w0, w0, #0x1
  42db4c:	and	w0, w0, #0xff
  42db50:	cmp	w0, #0x0
  42db54:	b.eq	42dc0c <ferror@plt+0x2901c>  // b.none
  42db58:	adrp	x0, 462000 <program_name+0xfa8>
  42db5c:	add	x0, x0, #0xd40
  42db60:	ldrb	w0, [x0]
  42db64:	eor	w0, w0, #0x1
  42db68:	and	w0, w0, #0xff
  42db6c:	cmp	w0, #0x0
  42db70:	b.eq	42dc0c <ferror@plt+0x2901c>  // b.none
  42db74:	ldr	x0, [sp, #96]
  42db78:	ldrb	w0, [x0]
  42db7c:	cmp	w0, #0x24
  42db80:	b.eq	42db94 <ferror@plt+0x28fa4>  // b.none
  42db84:	ldr	x0, [sp, #96]
  42db88:	ldrb	w0, [x0]
  42db8c:	cmp	w0, #0x40
  42db90:	b.ne	42dc0c <ferror@plt+0x2901c>  // b.any
  42db94:	adrp	x0, 460000 <default_parse_debrief>
  42db98:	add	x0, x0, #0xfc8
  42db9c:	strb	wzr, [x0]
  42dba0:	adrp	x0, 448000 <ferror@plt+0x43410>
  42dba4:	add	x0, x0, #0x228
  42dba8:	bl	404b80 <gettext@plt>
  42dbac:	mov	x6, x0
  42dbb0:	adrp	x0, 463000 <program_name+0x1fa8>
  42dbb4:	add	x0, x0, #0x590
  42dbb8:	ldr	x1, [x0]
  42dbbc:	adrp	x0, 463000 <program_name+0x1fa8>
  42dbc0:	add	x0, x0, #0x598
  42dbc4:	ldr	w2, [x0]
  42dbc8:	ldr	x0, [sp, #96]
  42dbcc:	ldrb	w0, [x0]
  42dbd0:	mov	w5, w0
  42dbd4:	mov	w4, w2
  42dbd8:	mov	x3, x1
  42dbdc:	mov	x2, x6
  42dbe0:	mov	w1, #0x0                   	// #0
  42dbe4:	ldr	w0, [sp, #20]
  42dbe8:	bl	4042f0 <error@plt>
  42dbec:	adrp	x0, 460000 <default_parse_debrief>
  42dbf0:	add	x0, x0, #0xfc8
  42dbf4:	mov	w1, #0x1                   	// #1
  42dbf8:	strb	w1, [x0]
  42dbfc:	ldr	x0, [sp, #96]
  42dc00:	add	x0, x0, #0x1
  42dc04:	str	x0, [sp, #96]
  42dc08:	b	42ded8 <ferror@plt+0x292e8>
  42dc0c:	ldrb	w0, [sp, #94]
  42dc10:	cmp	w0, #0x0
  42dc14:	b.eq	42dd58 <ferror@plt+0x29168>  // b.none
  42dc18:	ldr	x0, [sp, #96]
  42dc1c:	ldrb	w0, [x0]
  42dc20:	cmp	w0, #0x40
  42dc24:	b.ls	42dc70 <ferror@plt+0x29080>  // b.plast
  42dc28:	ldr	x0, [sp, #96]
  42dc2c:	ldrb	w0, [x0]
  42dc30:	cmp	w0, #0x5a
  42dc34:	b.hi	42dc70 <ferror@plt+0x29080>  // b.pmore
  42dc38:	ldr	x0, [sp, #96]
  42dc3c:	ldrb	w1, [x0]
  42dc40:	adrp	x0, 462000 <program_name+0xfa8>
  42dc44:	add	x0, x0, #0xe50
  42dc48:	ldr	x2, [x0]
  42dc4c:	ldr	w0, [sp, #108]
  42dc50:	add	w3, w0, #0x1
  42dc54:	str	w3, [sp, #108]
  42dc58:	sxtw	x0, w0
  42dc5c:	add	x0, x2, x0
  42dc60:	add	w1, w1, #0x20
  42dc64:	and	w1, w1, #0xff
  42dc68:	strb	w1, [x0]
  42dc6c:	b	42dd48 <ferror@plt+0x29158>
  42dc70:	ldr	x0, [sp, #96]
  42dc74:	ldrb	w0, [x0]
  42dc78:	sxtb	w0, w0
  42dc7c:	cmp	w0, #0x0
  42dc80:	b.ge	42dd1c <ferror@plt+0x2912c>  // b.tcont
  42dc84:	adrp	x0, 460000 <default_parse_debrief>
  42dc88:	add	x0, x0, #0xfc8
  42dc8c:	strb	wzr, [x0]
  42dc90:	adrp	x0, 448000 <ferror@plt+0x43410>
  42dc94:	add	x0, x0, #0x258
  42dc98:	bl	404b80 <gettext@plt>
  42dc9c:	mov	x6, x0
  42dca0:	adrp	x0, 463000 <program_name+0x1fa8>
  42dca4:	add	x0, x0, #0x590
  42dca8:	ldr	x1, [x0]
  42dcac:	adrp	x0, 463000 <program_name+0x1fa8>
  42dcb0:	add	x0, x0, #0x598
  42dcb4:	ldr	w2, [x0]
  42dcb8:	ldr	x0, [sp, #96]
  42dcbc:	ldrb	w0, [x0]
  42dcc0:	mov	w5, w0
  42dcc4:	mov	w4, w2
  42dcc8:	mov	x3, x1
  42dccc:	mov	x2, x6
  42dcd0:	mov	w1, #0x0                   	// #0
  42dcd4:	ldr	w0, [sp, #20]
  42dcd8:	bl	4042f0 <error@plt>
  42dcdc:	adrp	x0, 460000 <default_parse_debrief>
  42dce0:	add	x0, x0, #0xfc8
  42dce4:	mov	w1, #0x1                   	// #1
  42dce8:	strb	w1, [x0]
  42dcec:	adrp	x0, 462000 <program_name+0xfa8>
  42dcf0:	add	x0, x0, #0xe50
  42dcf4:	ldr	x1, [x0]
  42dcf8:	ldr	w0, [sp, #108]
  42dcfc:	add	w2, w0, #0x1
  42dd00:	str	w2, [sp, #108]
  42dd04:	sxtw	x0, w0
  42dd08:	add	x0, x1, x0
  42dd0c:	ldr	x1, [sp, #96]
  42dd10:	ldrb	w1, [x1]
  42dd14:	strb	w1, [x0]
  42dd18:	b	42dd48 <ferror@plt+0x29158>
  42dd1c:	adrp	x0, 462000 <program_name+0xfa8>
  42dd20:	add	x0, x0, #0xe50
  42dd24:	ldr	x1, [x0]
  42dd28:	ldr	w0, [sp, #108]
  42dd2c:	add	w2, w0, #0x1
  42dd30:	str	w2, [sp, #108]
  42dd34:	sxtw	x0, w0
  42dd38:	add	x0, x1, x0
  42dd3c:	ldr	x1, [sp, #96]
  42dd40:	ldrb	w1, [x1]
  42dd44:	strb	w1, [x0]
  42dd48:	ldr	x0, [sp, #96]
  42dd4c:	add	x0, x0, #0x1
  42dd50:	str	x0, [sp, #96]
  42dd54:	b	42ded8 <ferror@plt+0x292e8>
  42dd58:	ldrb	w0, [sp, #95]
  42dd5c:	cmp	w0, #0x0
  42dd60:	b.eq	42dea4 <ferror@plt+0x292b4>  // b.none
  42dd64:	ldr	x0, [sp, #96]
  42dd68:	ldrb	w0, [x0]
  42dd6c:	cmp	w0, #0x60
  42dd70:	b.ls	42ddbc <ferror@plt+0x291cc>  // b.plast
  42dd74:	ldr	x0, [sp, #96]
  42dd78:	ldrb	w0, [x0]
  42dd7c:	cmp	w0, #0x7a
  42dd80:	b.hi	42ddbc <ferror@plt+0x291cc>  // b.pmore
  42dd84:	ldr	x0, [sp, #96]
  42dd88:	ldrb	w1, [x0]
  42dd8c:	adrp	x0, 462000 <program_name+0xfa8>
  42dd90:	add	x0, x0, #0xe50
  42dd94:	ldr	x2, [x0]
  42dd98:	ldr	w0, [sp, #108]
  42dd9c:	add	w3, w0, #0x1
  42dda0:	str	w3, [sp, #108]
  42dda4:	sxtw	x0, w0
  42dda8:	add	x0, x2, x0
  42ddac:	sub	w1, w1, #0x20
  42ddb0:	and	w1, w1, #0xff
  42ddb4:	strb	w1, [x0]
  42ddb8:	b	42de94 <ferror@plt+0x292a4>
  42ddbc:	ldr	x0, [sp, #96]
  42ddc0:	ldrb	w0, [x0]
  42ddc4:	sxtb	w0, w0
  42ddc8:	cmp	w0, #0x0
  42ddcc:	b.ge	42de68 <ferror@plt+0x29278>  // b.tcont
  42ddd0:	adrp	x0, 460000 <default_parse_debrief>
  42ddd4:	add	x0, x0, #0xfc8
  42ddd8:	strb	wzr, [x0]
  42dddc:	adrp	x0, 448000 <ferror@plt+0x43410>
  42dde0:	add	x0, x0, #0x298
  42dde4:	bl	404b80 <gettext@plt>
  42dde8:	mov	x6, x0
  42ddec:	adrp	x0, 463000 <program_name+0x1fa8>
  42ddf0:	add	x0, x0, #0x590
  42ddf4:	ldr	x1, [x0]
  42ddf8:	adrp	x0, 463000 <program_name+0x1fa8>
  42ddfc:	add	x0, x0, #0x598
  42de00:	ldr	w2, [x0]
  42de04:	ldr	x0, [sp, #96]
  42de08:	ldrb	w0, [x0]
  42de0c:	mov	w5, w0
  42de10:	mov	w4, w2
  42de14:	mov	x3, x1
  42de18:	mov	x2, x6
  42de1c:	mov	w1, #0x0                   	// #0
  42de20:	ldr	w0, [sp, #20]
  42de24:	bl	4042f0 <error@plt>
  42de28:	adrp	x0, 460000 <default_parse_debrief>
  42de2c:	add	x0, x0, #0xfc8
  42de30:	mov	w1, #0x1                   	// #1
  42de34:	strb	w1, [x0]
  42de38:	adrp	x0, 462000 <program_name+0xfa8>
  42de3c:	add	x0, x0, #0xe50
  42de40:	ldr	x1, [x0]
  42de44:	ldr	w0, [sp, #108]
  42de48:	add	w2, w0, #0x1
  42de4c:	str	w2, [sp, #108]
  42de50:	sxtw	x0, w0
  42de54:	add	x0, x1, x0
  42de58:	ldr	x1, [sp, #96]
  42de5c:	ldrb	w1, [x1]
  42de60:	strb	w1, [x0]
  42de64:	b	42de94 <ferror@plt+0x292a4>
  42de68:	adrp	x0, 462000 <program_name+0xfa8>
  42de6c:	add	x0, x0, #0xe50
  42de70:	ldr	x1, [x0]
  42de74:	ldr	w0, [sp, #108]
  42de78:	add	w2, w0, #0x1
  42de7c:	str	w2, [sp, #108]
  42de80:	sxtw	x0, w0
  42de84:	add	x0, x1, x0
  42de88:	ldr	x1, [sp, #96]
  42de8c:	ldrb	w1, [x1]
  42de90:	strb	w1, [x0]
  42de94:	ldr	x0, [sp, #96]
  42de98:	add	x0, x0, #0x1
  42de9c:	str	x0, [sp, #96]
  42dea0:	b	42ded8 <ferror@plt+0x292e8>
  42dea4:	ldr	x0, [sp, #96]
  42dea8:	add	x1, x0, #0x1
  42deac:	str	x1, [sp, #96]
  42deb0:	adrp	x1, 462000 <program_name+0xfa8>
  42deb4:	add	x1, x1, #0xe50
  42deb8:	ldr	x2, [x1]
  42debc:	ldr	w1, [sp, #108]
  42dec0:	add	w3, w1, #0x1
  42dec4:	str	w3, [sp, #108]
  42dec8:	sxtw	x1, w1
  42decc:	add	x1, x2, x1
  42ded0:	ldrb	w0, [x0]
  42ded4:	strb	w0, [x1]
  42ded8:	ldr	x0, [sp, #96]
  42dedc:	ldrb	w0, [x0]
  42dee0:	cmp	w0, #0x0
  42dee4:	b.ne	42cfa8 <ferror@plt+0x283b8>  // b.any
  42dee8:	adrp	x0, 462000 <program_name+0xfa8>
  42deec:	add	x0, x0, #0xe48
  42def0:	ldr	w0, [x0]
  42def4:	ldr	w1, [sp, #108]
  42def8:	cmp	w1, w0
  42defc:	b.lt	42df58 <ferror@plt+0x29368>  // b.tstop
  42df00:	adrp	x0, 462000 <program_name+0xfa8>
  42df04:	add	x0, x0, #0xe48
  42df08:	ldr	w0, [x0]
  42df0c:	add	w0, w0, #0x5
  42df10:	lsl	w1, w0, #1
  42df14:	adrp	x0, 462000 <program_name+0xfa8>
  42df18:	add	x0, x0, #0xe48
  42df1c:	str	w1, [x0]
  42df20:	adrp	x0, 462000 <program_name+0xfa8>
  42df24:	add	x0, x0, #0xe50
  42df28:	ldr	x2, [x0]
  42df2c:	adrp	x0, 462000 <program_name+0xfa8>
  42df30:	add	x0, x0, #0xe48
  42df34:	ldr	w0, [x0]
  42df38:	sxtw	x0, w0
  42df3c:	mov	x1, x0
  42df40:	mov	x0, x2
  42df44:	bl	404560 <xrealloc@plt>
  42df48:	mov	x1, x0
  42df4c:	adrp	x0, 462000 <program_name+0xfa8>
  42df50:	add	x0, x0, #0xe50
  42df54:	str	x1, [x0]
  42df58:	adrp	x0, 462000 <program_name+0xfa8>
  42df5c:	add	x0, x0, #0xe50
  42df60:	ldr	x1, [x0]
  42df64:	ldr	w0, [sp, #108]
  42df68:	add	w2, w0, #0x1
  42df6c:	str	w2, [sp, #108]
  42df70:	sxtw	x0, w0
  42df74:	add	x0, x1, x0
  42df78:	strb	wzr, [x0]
  42df7c:	ldr	x0, [sp, #24]
  42df80:	ldr	x0, [x0, #16]
  42df84:	bl	4048f0 <free@plt>
  42df88:	adrp	x0, 462000 <program_name+0xfa8>
  42df8c:	add	x0, x0, #0xe50
  42df90:	ldr	x0, [x0]
  42df94:	bl	404630 <xstrdup@plt>
  42df98:	mov	x1, x0
  42df9c:	ldr	x0, [sp, #24]
  42dfa0:	str	x1, [x0, #16]
  42dfa4:	b	42dfac <ferror@plt+0x293bc>
  42dfa8:	nop
  42dfac:	ldp	x29, x30, [sp], #112
  42dfb0:	ret
  42dfb4:	sub	sp, sp, #0x100
  42dfb8:	stp	x29, x30, [sp, #16]
  42dfbc:	add	x29, sp, #0x10
  42dfc0:	stp	x19, x20, [sp, #32]
  42dfc4:	str	x0, [sp, #72]
  42dfc8:	str	x1, [sp, #64]
  42dfcc:	str	w2, [sp, #60]
  42dfd0:	str	wzr, [sp, #252]
  42dfd4:	ldr	w0, [sp, #60]
  42dfd8:	str	w0, [sp, #248]
  42dfdc:	str	xzr, [sp, #240]
  42dfe0:	strb	wzr, [sp, #239]
  42dfe4:	strb	wzr, [sp, #238]
  42dfe8:	ldr	x0, [sp, #64]
  42dfec:	mov	w1, #0xe                   	// #14
  42dff0:	str	w1, [x0]
  42dff4:	b	42e09c <ferror@plt+0x294ac>
  42dff8:	adrp	x0, 462000 <program_name+0xfa8>
  42dffc:	add	x0, x0, #0xe58
  42e000:	ldr	w0, [x0]
  42e004:	ldr	w1, [sp, #252]
  42e008:	cmp	w1, w0
  42e00c:	b.lt	42e068 <ferror@plt+0x29478>  // b.tstop
  42e010:	adrp	x0, 462000 <program_name+0xfa8>
  42e014:	add	x0, x0, #0xe58
  42e018:	ldr	w0, [x0]
  42e01c:	add	w0, w0, #0x5
  42e020:	lsl	w1, w0, #1
  42e024:	adrp	x0, 462000 <program_name+0xfa8>
  42e028:	add	x0, x0, #0xe58
  42e02c:	str	w1, [x0]
  42e030:	adrp	x0, 462000 <program_name+0xfa8>
  42e034:	add	x0, x0, #0xe60
  42e038:	ldr	x2, [x0]
  42e03c:	adrp	x0, 462000 <program_name+0xfa8>
  42e040:	add	x0, x0, #0xe58
  42e044:	ldr	w0, [x0]
  42e048:	sxtw	x0, w0
  42e04c:	mov	x1, x0
  42e050:	mov	x0, x2
  42e054:	bl	404560 <xrealloc@plt>
  42e058:	mov	x1, x0
  42e05c:	adrp	x0, 462000 <program_name+0xfa8>
  42e060:	add	x0, x0, #0xe60
  42e064:	str	x1, [x0]
  42e068:	adrp	x0, 462000 <program_name+0xfa8>
  42e06c:	add	x0, x0, #0xe60
  42e070:	ldr	x1, [x0]
  42e074:	ldr	w0, [sp, #252]
  42e078:	add	w2, w0, #0x1
  42e07c:	str	w2, [sp, #252]
  42e080:	sxtw	x0, w0
  42e084:	add	x0, x1, x0
  42e088:	ldr	w1, [sp, #248]
  42e08c:	and	w1, w1, #0xff
  42e090:	strb	w1, [x0]
  42e094:	bl	42bc9c <ferror@plt+0x270ac>
  42e098:	str	w0, [sp, #248]
  42e09c:	ldr	w0, [sp, #248]
  42e0a0:	cmp	w0, #0x24
  42e0a4:	b.eq	42dff8 <ferror@plt+0x29408>  // b.none
  42e0a8:	ldr	w0, [sp, #248]
  42e0ac:	cmp	w0, #0x2a
  42e0b0:	b.eq	42dff8 <ferror@plt+0x29408>  // b.none
  42e0b4:	ldr	w0, [sp, #248]
  42e0b8:	cmp	w0, #0x23
  42e0bc:	b.eq	42dff8 <ferror@plt+0x29408>  // b.none
  42e0c0:	ldr	w0, [sp, #248]
  42e0c4:	cmp	w0, #0x40
  42e0c8:	b.eq	42dff8 <ferror@plt+0x29408>  // b.none
  42e0cc:	ldr	w0, [sp, #248]
  42e0d0:	cmp	w0, #0x25
  42e0d4:	b.eq	42dff8 <ferror@plt+0x29408>  // b.none
  42e0d8:	ldr	w0, [sp, #248]
  42e0dc:	cmn	w0, #0x1
  42e0e0:	b.ne	42e0f0 <ferror@plt+0x29500>  // b.any
  42e0e4:	ldr	x0, [sp, #64]
  42e0e8:	str	wzr, [x0]
  42e0ec:	b	42ea90 <ferror@plt+0x29ea0>
  42e0f0:	adrp	x0, 462000 <program_name+0xfa8>
  42e0f4:	add	x0, x0, #0xe60
  42e0f8:	ldr	x0, [x0]
  42e0fc:	ldrb	w0, [x0]
  42e100:	cmp	w0, #0x24
  42e104:	b.ne	42e298 <ferror@plt+0x296a8>  // b.any
  42e108:	ldr	w0, [sp, #252]
  42e10c:	cmp	w0, #0x1
  42e110:	b.ne	42e120 <ferror@plt+0x29530>  // b.any
  42e114:	mov	w0, #0x1                   	// #1
  42e118:	strb	w0, [sp, #238]
  42e11c:	b	42e298 <ferror@plt+0x296a8>
  42e120:	ldr	w0, [sp, #252]
  42e124:	cmp	w0, #0x2
  42e128:	b.ne	42e298 <ferror@plt+0x296a8>  // b.any
  42e12c:	adrp	x0, 462000 <program_name+0xfa8>
  42e130:	add	x0, x0, #0xe60
  42e134:	ldr	x0, [x0]
  42e138:	add	x0, x0, #0x1
  42e13c:	ldrb	w0, [x0]
  42e140:	cmp	w0, #0x24
  42e144:	b.ne	42e298 <ferror@plt+0x296a8>  // b.any
  42e148:	ldr	w0, [sp, #248]
  42e14c:	cmp	w0, #0x7b
  42e150:	b.eq	42e288 <ferror@plt+0x29698>  // b.none
  42e154:	ldr	w0, [sp, #248]
  42e158:	cmp	w0, #0x40
  42e15c:	b.le	42e16c <ferror@plt+0x2957c>
  42e160:	ldr	w0, [sp, #248]
  42e164:	cmp	w0, #0x5a
  42e168:	b.le	42e288 <ferror@plt+0x29698>
  42e16c:	ldr	w0, [sp, #248]
  42e170:	cmp	w0, #0x60
  42e174:	b.le	42e184 <ferror@plt+0x29594>
  42e178:	ldr	w0, [sp, #248]
  42e17c:	cmp	w0, #0x7a
  42e180:	b.le	42e288 <ferror@plt+0x29698>
  42e184:	ldr	w0, [sp, #248]
  42e188:	cmp	w0, #0x2f
  42e18c:	b.le	42e19c <ferror@plt+0x295ac>
  42e190:	ldr	w0, [sp, #248]
  42e194:	cmp	w0, #0x39
  42e198:	b.le	42e288 <ferror@plt+0x29698>
  42e19c:	ldr	w0, [sp, #248]
  42e1a0:	cmp	w0, #0x5f
  42e1a4:	b.eq	42e288 <ferror@plt+0x29698>  // b.none
  42e1a8:	ldr	w0, [sp, #248]
  42e1ac:	cmp	w0, #0x3a
  42e1b0:	b.eq	42e288 <ferror@plt+0x29698>  // b.none
  42e1b4:	ldr	w0, [sp, #248]
  42e1b8:	cmp	w0, #0x27
  42e1bc:	b.eq	42e288 <ferror@plt+0x29698>  // b.none
  42e1c0:	ldr	w0, [sp, #248]
  42e1c4:	cmp	w0, #0x7f
  42e1c8:	b.gt	42e288 <ferror@plt+0x29698>
  42e1cc:	adrp	x0, 462000 <program_name+0xfa8>
  42e1d0:	add	x0, x0, #0xe58
  42e1d4:	ldr	w0, [x0]
  42e1d8:	ldr	w1, [sp, #252]
  42e1dc:	cmp	w1, w0
  42e1e0:	b.lt	42e23c <ferror@plt+0x2964c>  // b.tstop
  42e1e4:	adrp	x0, 462000 <program_name+0xfa8>
  42e1e8:	add	x0, x0, #0xe58
  42e1ec:	ldr	w0, [x0]
  42e1f0:	add	w0, w0, #0x5
  42e1f4:	lsl	w1, w0, #1
  42e1f8:	adrp	x0, 462000 <program_name+0xfa8>
  42e1fc:	add	x0, x0, #0xe58
  42e200:	str	w1, [x0]
  42e204:	adrp	x0, 462000 <program_name+0xfa8>
  42e208:	add	x0, x0, #0xe60
  42e20c:	ldr	x2, [x0]
  42e210:	adrp	x0, 462000 <program_name+0xfa8>
  42e214:	add	x0, x0, #0xe58
  42e218:	ldr	w0, [x0]
  42e21c:	sxtw	x0, w0
  42e220:	mov	x1, x0
  42e224:	mov	x0, x2
  42e228:	bl	404560 <xrealloc@plt>
  42e22c:	mov	x1, x0
  42e230:	adrp	x0, 462000 <program_name+0xfa8>
  42e234:	add	x0, x0, #0xe60
  42e238:	str	x1, [x0]
  42e23c:	adrp	x0, 462000 <program_name+0xfa8>
  42e240:	add	x0, x0, #0xe60
  42e244:	ldr	x1, [x0]
  42e248:	ldr	w0, [sp, #252]
  42e24c:	add	w2, w0, #0x1
  42e250:	str	w2, [sp, #252]
  42e254:	sxtw	x0, w0
  42e258:	add	x0, x1, x0
  42e25c:	strb	wzr, [x0]
  42e260:	adrp	x0, 462000 <program_name+0xfa8>
  42e264:	add	x0, x0, #0xe60
  42e268:	ldr	x0, [x0]
  42e26c:	bl	404630 <xstrdup@plt>
  42e270:	mov	x1, x0
  42e274:	ldr	x0, [sp, #64]
  42e278:	str	x1, [x0, #16]
  42e27c:	ldr	w0, [sp, #248]
  42e280:	bl	42bf14 <ferror@plt+0x27324>
  42e284:	b	42ea90 <ferror@plt+0x29ea0>
  42e288:	mov	w0, #0x1                   	// #1
  42e28c:	strb	w0, [sp, #239]
  42e290:	mov	w0, #0x1                   	// #1
  42e294:	str	w0, [sp, #252]
  42e298:	adrp	x0, 462000 <program_name+0xfa8>
  42e29c:	add	x0, x0, #0xe58
  42e2a0:	ldr	w0, [x0]
  42e2a4:	ldr	w1, [sp, #252]
  42e2a8:	cmp	w1, w0
  42e2ac:	b.lt	42e308 <ferror@plt+0x29718>  // b.tstop
  42e2b0:	adrp	x0, 462000 <program_name+0xfa8>
  42e2b4:	add	x0, x0, #0xe58
  42e2b8:	ldr	w0, [x0]
  42e2bc:	add	w0, w0, #0x5
  42e2c0:	lsl	w1, w0, #1
  42e2c4:	adrp	x0, 462000 <program_name+0xfa8>
  42e2c8:	add	x0, x0, #0xe58
  42e2cc:	str	w1, [x0]
  42e2d0:	adrp	x0, 462000 <program_name+0xfa8>
  42e2d4:	add	x0, x0, #0xe60
  42e2d8:	ldr	x2, [x0]
  42e2dc:	adrp	x0, 462000 <program_name+0xfa8>
  42e2e0:	add	x0, x0, #0xe58
  42e2e4:	ldr	w0, [x0]
  42e2e8:	sxtw	x0, w0
  42e2ec:	mov	x1, x0
  42e2f0:	mov	x0, x2
  42e2f4:	bl	404560 <xrealloc@plt>
  42e2f8:	mov	x1, x0
  42e2fc:	adrp	x0, 462000 <program_name+0xfa8>
  42e300:	add	x0, x0, #0xe60
  42e304:	str	x1, [x0]
  42e308:	ldr	w0, [sp, #248]
  42e30c:	cmp	w0, #0x7b
  42e310:	b.ne	42e450 <ferror@plt+0x29860>  // b.any
  42e314:	mov	x1, #0x0                   	// #0
  42e318:	ldr	x0, [sp, #72]
  42e31c:	bl	40b2a4 <ferror@plt+0x66b4>
  42e320:	mov	x2, x0
  42e324:	adrp	x0, 460000 <default_parse_debrief>
  42e328:	add	x1, x0, #0xd38
  42e32c:	adrp	x0, 461000 <sentence_end_required_spaces>
  42e330:	add	x0, x0, #0xb10
  42e334:	str	x2, [sp]
  42e338:	mov	w7, #0x1                   	// #1
  42e33c:	ldp	x5, x6, [x1]
  42e340:	ldr	w4, [x0]
  42e344:	mov	w3, #0x0                   	// #0
  42e348:	mov	w2, #0x1                   	// #1
  42e34c:	mov	w1, #0x8                   	// #8
  42e350:	ldr	x0, [sp, #72]
  42e354:	bl	4313f4 <ferror@plt+0x2c804>
  42e358:	and	w0, w0, #0xff
  42e35c:	cmp	w0, #0x0
  42e360:	b.eq	42e370 <ferror@plt+0x29780>  // b.none
  42e364:	ldr	x0, [sp, #64]
  42e368:	str	wzr, [x0]
  42e36c:	b	42ea90 <ferror@plt+0x29ea0>
  42e370:	adrp	x0, 462000 <program_name+0xfa8>
  42e374:	add	x0, x0, #0xe60
  42e378:	ldr	x1, [x0]
  42e37c:	ldr	w0, [sp, #252]
  42e380:	add	w2, w0, #0x1
  42e384:	str	w2, [sp, #252]
  42e388:	sxtw	x0, w0
  42e38c:	add	x0, x1, x0
  42e390:	ldr	w1, [sp, #248]
  42e394:	and	w1, w1, #0xff
  42e398:	strb	w1, [x0]
  42e39c:	b	42e4d0 <ferror@plt+0x298e0>
  42e3a0:	ldr	x0, [sp, #240]
  42e3a4:	add	x0, x0, #0x1
  42e3a8:	str	x0, [sp, #240]
  42e3ac:	adrp	x0, 462000 <program_name+0xfa8>
  42e3b0:	add	x0, x0, #0xe58
  42e3b4:	ldr	w0, [x0]
  42e3b8:	ldr	w1, [sp, #252]
  42e3bc:	cmp	w1, w0
  42e3c0:	b.lt	42e41c <ferror@plt+0x2982c>  // b.tstop
  42e3c4:	adrp	x0, 462000 <program_name+0xfa8>
  42e3c8:	add	x0, x0, #0xe58
  42e3cc:	ldr	w0, [x0]
  42e3d0:	add	w0, w0, #0x5
  42e3d4:	lsl	w1, w0, #1
  42e3d8:	adrp	x0, 462000 <program_name+0xfa8>
  42e3dc:	add	x0, x0, #0xe58
  42e3e0:	str	w1, [x0]
  42e3e4:	adrp	x0, 462000 <program_name+0xfa8>
  42e3e8:	add	x0, x0, #0xe60
  42e3ec:	ldr	x2, [x0]
  42e3f0:	adrp	x0, 462000 <program_name+0xfa8>
  42e3f4:	add	x0, x0, #0xe58
  42e3f8:	ldr	w0, [x0]
  42e3fc:	sxtw	x0, w0
  42e400:	mov	x1, x0
  42e404:	mov	x0, x2
  42e408:	bl	404560 <xrealloc@plt>
  42e40c:	mov	x1, x0
  42e410:	adrp	x0, 462000 <program_name+0xfa8>
  42e414:	add	x0, x0, #0xe60
  42e418:	str	x1, [x0]
  42e41c:	adrp	x0, 462000 <program_name+0xfa8>
  42e420:	add	x0, x0, #0xe60
  42e424:	ldr	x1, [x0]
  42e428:	ldr	w0, [sp, #252]
  42e42c:	add	w2, w0, #0x1
  42e430:	str	w2, [sp, #252]
  42e434:	sxtw	x0, w0
  42e438:	add	x0, x1, x0
  42e43c:	ldr	w1, [sp, #248]
  42e440:	and	w1, w1, #0xff
  42e444:	strb	w1, [x0]
  42e448:	bl	42bc9c <ferror@plt+0x270ac>
  42e44c:	str	w0, [sp, #248]
  42e450:	ldr	w0, [sp, #248]
  42e454:	cmp	w0, #0x40
  42e458:	b.le	42e468 <ferror@plt+0x29878>
  42e45c:	ldr	w0, [sp, #248]
  42e460:	cmp	w0, #0x5a
  42e464:	b.le	42e3a0 <ferror@plt+0x297b0>
  42e468:	ldr	w0, [sp, #248]
  42e46c:	cmp	w0, #0x60
  42e470:	b.le	42e480 <ferror@plt+0x29890>
  42e474:	ldr	w0, [sp, #248]
  42e478:	cmp	w0, #0x7a
  42e47c:	b.le	42e3a0 <ferror@plt+0x297b0>
  42e480:	ldr	w0, [sp, #248]
  42e484:	cmp	w0, #0x2f
  42e488:	b.le	42e498 <ferror@plt+0x298a8>
  42e48c:	ldr	w0, [sp, #248]
  42e490:	cmp	w0, #0x39
  42e494:	b.le	42e3a0 <ferror@plt+0x297b0>
  42e498:	ldr	w0, [sp, #248]
  42e49c:	cmp	w0, #0x5f
  42e4a0:	b.eq	42e3a0 <ferror@plt+0x297b0>  // b.none
  42e4a4:	ldr	w0, [sp, #248]
  42e4a8:	cmp	w0, #0x3a
  42e4ac:	b.eq	42e3a0 <ferror@plt+0x297b0>  // b.none
  42e4b0:	ldr	w0, [sp, #248]
  42e4b4:	cmp	w0, #0x27
  42e4b8:	b.eq	42e3a0 <ferror@plt+0x297b0>  // b.none
  42e4bc:	ldr	w0, [sp, #248]
  42e4c0:	cmp	w0, #0x7f
  42e4c4:	b.gt	42e3a0 <ferror@plt+0x297b0>
  42e4c8:	ldr	w0, [sp, #248]
  42e4cc:	bl	42bf14 <ferror@plt+0x27324>
  42e4d0:	ldr	x0, [sp, #240]
  42e4d4:	cmp	x0, #0x0
  42e4d8:	b.ne	42e5ac <ferror@plt+0x299bc>  // b.any
  42e4dc:	bl	42bc9c <ferror@plt+0x270ac>
  42e4e0:	str	w0, [sp, #248]
  42e4e4:	ldr	w0, [sp, #248]
  42e4e8:	cmn	w0, #0x1
  42e4ec:	b.eq	42e504 <ferror@plt+0x29914>  // b.none
  42e4f0:	ldr	w0, [sp, #248]
  42e4f4:	bl	42c788 <ferror@plt+0x27b98>
  42e4f8:	and	w0, w0, #0xff
  42e4fc:	cmp	w0, #0x0
  42e500:	b.eq	42e510 <ferror@plt+0x29920>  // b.none
  42e504:	ldr	w0, [sp, #248]
  42e508:	bl	42bf14 <ferror@plt+0x27324>
  42e50c:	b	42e5ac <ferror@plt+0x299bc>
  42e510:	adrp	x0, 462000 <program_name+0xfa8>
  42e514:	add	x0, x0, #0xe58
  42e518:	ldr	w0, [x0]
  42e51c:	ldr	w1, [sp, #252]
  42e520:	cmp	w1, w0
  42e524:	b.lt	42e580 <ferror@plt+0x29990>  // b.tstop
  42e528:	adrp	x0, 462000 <program_name+0xfa8>
  42e52c:	add	x0, x0, #0xe58
  42e530:	ldr	w0, [x0]
  42e534:	add	w0, w0, #0x5
  42e538:	lsl	w1, w0, #1
  42e53c:	adrp	x0, 462000 <program_name+0xfa8>
  42e540:	add	x0, x0, #0xe58
  42e544:	str	w1, [x0]
  42e548:	adrp	x0, 462000 <program_name+0xfa8>
  42e54c:	add	x0, x0, #0xe60
  42e550:	ldr	x2, [x0]
  42e554:	adrp	x0, 462000 <program_name+0xfa8>
  42e558:	add	x0, x0, #0xe58
  42e55c:	ldr	w0, [x0]
  42e560:	sxtw	x0, w0
  42e564:	mov	x1, x0
  42e568:	mov	x0, x2
  42e56c:	bl	404560 <xrealloc@plt>
  42e570:	mov	x1, x0
  42e574:	adrp	x0, 462000 <program_name+0xfa8>
  42e578:	add	x0, x0, #0xe60
  42e57c:	str	x1, [x0]
  42e580:	adrp	x0, 462000 <program_name+0xfa8>
  42e584:	add	x0, x0, #0xe60
  42e588:	ldr	x1, [x0]
  42e58c:	ldr	w0, [sp, #252]
  42e590:	add	w2, w0, #0x1
  42e594:	str	w2, [sp, #252]
  42e598:	sxtw	x0, w0
  42e59c:	add	x0, x1, x0
  42e5a0:	ldr	w1, [sp, #248]
  42e5a4:	and	w1, w1, #0xff
  42e5a8:	strb	w1, [x0]
  42e5ac:	adrp	x0, 462000 <program_name+0xfa8>
  42e5b0:	add	x0, x0, #0xe58
  42e5b4:	ldr	w0, [x0]
  42e5b8:	ldr	w1, [sp, #252]
  42e5bc:	cmp	w1, w0
  42e5c0:	b.lt	42e61c <ferror@plt+0x29a2c>  // b.tstop
  42e5c4:	adrp	x0, 462000 <program_name+0xfa8>
  42e5c8:	add	x0, x0, #0xe58
  42e5cc:	ldr	w0, [x0]
  42e5d0:	add	w0, w0, #0x5
  42e5d4:	lsl	w1, w0, #1
  42e5d8:	adrp	x0, 462000 <program_name+0xfa8>
  42e5dc:	add	x0, x0, #0xe58
  42e5e0:	str	w1, [x0]
  42e5e4:	adrp	x0, 462000 <program_name+0xfa8>
  42e5e8:	add	x0, x0, #0xe60
  42e5ec:	ldr	x2, [x0]
  42e5f0:	adrp	x0, 462000 <program_name+0xfa8>
  42e5f4:	add	x0, x0, #0xe58
  42e5f8:	ldr	w0, [x0]
  42e5fc:	sxtw	x0, w0
  42e600:	mov	x1, x0
  42e604:	mov	x0, x2
  42e608:	bl	404560 <xrealloc@plt>
  42e60c:	mov	x1, x0
  42e610:	adrp	x0, 462000 <program_name+0xfa8>
  42e614:	add	x0, x0, #0xe60
  42e618:	str	x1, [x0]
  42e61c:	adrp	x0, 462000 <program_name+0xfa8>
  42e620:	add	x0, x0, #0xe60
  42e624:	ldr	x1, [x0]
  42e628:	ldr	w0, [sp, #252]
  42e62c:	add	w2, w0, #0x1
  42e630:	str	w2, [sp, #252]
  42e634:	sxtw	x0, w0
  42e638:	add	x0, x1, x0
  42e63c:	strb	wzr, [x0]
  42e640:	adrp	x0, 462000 <program_name+0xfa8>
  42e644:	add	x0, x0, #0xe60
  42e648:	ldr	x0, [x0]
  42e64c:	bl	404630 <xstrdup@plt>
  42e650:	mov	x1, x0
  42e654:	ldr	x0, [sp, #64]
  42e658:	str	x1, [x0, #16]
  42e65c:	ldrb	w0, [sp, #239]
  42e660:	cmp	w0, #0x0
  42e664:	b.ne	42e674 <ferror@plt+0x29a84>  // b.any
  42e668:	ldrb	w0, [sp, #238]
  42e66c:	cmp	w0, #0x0
  42e670:	b.eq	42e988 <ferror@plt+0x29d98>  // b.none
  42e674:	strb	wzr, [sp, #237]
  42e678:	bl	42c544 <ferror@plt+0x27954>
  42e67c:	str	w0, [sp, #232]
  42e680:	ldr	w0, [sp, #232]
  42e684:	bl	42c788 <ferror@plt+0x27b98>
  42e688:	and	w0, w0, #0xff
  42e68c:	cmp	w0, #0x0
  42e690:	b.ne	42e678 <ferror@plt+0x29a88>  // b.any
  42e694:	ldr	w0, [sp, #232]
  42e698:	cmp	w0, #0x2d
  42e69c:	b.ne	42e6f0 <ferror@plt+0x29b00>  // b.any
  42e6a0:	bl	42bc9c <ferror@plt+0x270ac>
  42e6a4:	str	w0, [sp, #228]
  42e6a8:	ldr	w0, [sp, #228]
  42e6ac:	cmp	w0, #0x3e
  42e6b0:	b.ne	42e6dc <ferror@plt+0x29aec>  // b.any
  42e6b4:	mov	w0, #0x1                   	// #1
  42e6b8:	strb	w0, [sp, #237]
  42e6bc:	bl	42c544 <ferror@plt+0x27954>
  42e6c0:	str	w0, [sp, #232]
  42e6c4:	ldr	w0, [sp, #232]
  42e6c8:	bl	42c788 <ferror@plt+0x27b98>
  42e6cc:	and	w0, w0, #0xff
  42e6d0:	cmp	w0, #0x0
  42e6d4:	b.ne	42e6bc <ferror@plt+0x29acc>  // b.any
  42e6d8:	b	42e6f0 <ferror@plt+0x29b00>
  42e6dc:	ldr	w0, [sp, #228]
  42e6e0:	cmp	w0, #0xa
  42e6e4:	b.eq	42e6f0 <ferror@plt+0x29b00>  // b.none
  42e6e8:	ldr	w0, [sp, #228]
  42e6ec:	bl	42bf14 <ferror@plt+0x27324>
  42e6f0:	ldrb	w0, [sp, #238]
  42e6f4:	cmp	w0, #0x0
  42e6f8:	b.eq	42e718 <ferror@plt+0x29b28>  // b.none
  42e6fc:	ldrb	w0, [sp, #237]
  42e700:	cmp	w0, #0x0
  42e704:	b.eq	42e718 <ferror@plt+0x29b28>  // b.none
  42e708:	ldr	x0, [sp, #64]
  42e70c:	mov	w1, #0xf                   	// #15
  42e710:	str	w1, [x0]
  42e714:	b	42e734 <ferror@plt+0x29b44>
  42e718:	ldrb	w0, [sp, #238]
  42e71c:	cmp	w0, #0x0
  42e720:	b.eq	42e734 <ferror@plt+0x29b44>  // b.none
  42e724:	ldr	x0, [sp, #64]
  42e728:	ldr	x0, [x0, #16]
  42e72c:	mov	w1, #0x25                  	// #37
  42e730:	strb	w1, [x0]
  42e734:	ldrb	w0, [sp, #238]
  42e738:	cmp	w0, #0x0
  42e73c:	b.ne	42e74c <ferror@plt+0x29b5c>  // b.any
  42e740:	ldrb	w0, [sp, #239]
  42e744:	cmp	w0, #0x0
  42e748:	b.eq	42e978 <ferror@plt+0x29d88>  // b.none
  42e74c:	ldr	w0, [sp, #232]
  42e750:	cmp	w0, #0x7b
  42e754:	b.ne	42e978 <ferror@plt+0x29d88>  // b.any
  42e758:	ldr	x0, [sp, #64]
  42e75c:	ldr	x19, [x0, #16]
  42e760:	ldr	x0, [sp, #64]
  42e764:	ldr	x0, [x0, #16]
  42e768:	bl	404280 <strlen@plt>
  42e76c:	mov	x1, x0
  42e770:	add	x0, sp, #0xc0
  42e774:	mov	x3, x0
  42e778:	mov	x2, x1
  42e77c:	mov	x1, x19
  42e780:	adrp	x0, 462000 <program_name+0xfa8>
  42e784:	add	x0, x0, #0xd48
  42e788:	bl	404650 <hash_find_entry@plt>
  42e78c:	cmp	w0, #0x0
  42e790:	b.ne	42e968 <ferror@plt+0x29d78>  // b.any
  42e794:	ldr	x0, [sp, #64]
  42e798:	ldr	x0, [x0, #16]
  42e79c:	str	x0, [sp, #80]
  42e7a0:	ldr	x0, [sp, #64]
  42e7a4:	ldr	x0, [x0, #16]
  42e7a8:	bl	404280 <strlen@plt>
  42e7ac:	str	x0, [sp, #88]
  42e7b0:	mov	x0, #0x1                   	// #1
  42e7b4:	str	x0, [sp, #96]
  42e7b8:	mov	w0, #0x1                   	// #1
  42e7bc:	str	w0, [sp, #104]
  42e7c0:	str	wzr, [sp, #108]
  42e7c4:	str	wzr, [sp, #112]
  42e7c8:	strb	wzr, [sp, #116]
  42e7cc:	strb	wzr, [sp, #117]
  42e7d0:	str	wzr, [sp, #120]
  42e7d4:	add	x0, sp, #0x50
  42e7d8:	add	x0, x0, #0x30
  42e7dc:	bl	404730 <string_list_init@plt>
  42e7e0:	adrp	x0, 462000 <program_name+0xfa8>
  42e7e4:	add	x0, x0, #0xdf0
  42e7e8:	ldr	x19, [x0]
  42e7ec:	ldr	x0, [sp, #64]
  42e7f0:	ldr	x20, [x0, #16]
  42e7f4:	ldr	x0, [sp, #64]
  42e7f8:	ldr	x0, [x0, #16]
  42e7fc:	bl	404280 <strlen@plt>
  42e800:	mov	x2, x0
  42e804:	mov	x1, x20
  42e808:	mov	x0, x19
  42e80c:	bl	40a32c <ferror@plt+0x573c>
  42e810:	bl	40a240 <ferror@plt+0x5650>
  42e814:	stp	x0, x1, [sp, #176]
  42e818:	ldr	x0, [sp, #72]
  42e81c:	bl	430d64 <ferror@plt+0x2c174>
  42e820:	str	x0, [sp, #216]
  42e824:	ldr	x0, [sp, #216]
  42e828:	ldr	w0, [x0]
  42e82c:	cmp	w0, #0x10
  42e830:	b.eq	42e844 <ferror@plt+0x29c54>  // b.none
  42e834:	ldr	x0, [sp, #216]
  42e838:	ldr	w0, [x0]
  42e83c:	cmp	w0, #0xd
  42e840:	b.ne	42e910 <ferror@plt+0x29d20>  // b.any
  42e844:	ldr	x0, [sp, #72]
  42e848:	bl	430d64 <ferror@plt+0x2c174>
  42e84c:	str	x0, [sp, #208]
  42e850:	ldr	x0, [sp, #208]
  42e854:	ldr	w0, [x0]
  42e858:	cmp	w0, #0x8
  42e85c:	b.ne	42e904 <ferror@plt+0x29d14>  // b.any
  42e860:	add	x0, sp, #0xb0
  42e864:	bl	40a264 <ferror@plt+0x5674>
  42e868:	mov	w1, w0
  42e86c:	adrp	x0, 461000 <sentence_end_required_spaces>
  42e870:	add	x0, x0, #0xb10
  42e874:	ldr	w0, [x0]
  42e878:	bl	40a178 <ferror@plt+0x5588>
  42e87c:	str	w0, [sp, #168]
  42e880:	adrp	x0, 463000 <program_name+0x1fa8>
  42e884:	add	x0, x0, #0x598
  42e888:	ldr	w0, [x0]
  42e88c:	sxtw	x0, w0
  42e890:	str	x0, [sp, #160]
  42e894:	adrp	x0, 463000 <program_name+0x1fa8>
  42e898:	add	x0, x0, #0x588
  42e89c:	ldr	x0, [x0]
  42e8a0:	str	x0, [sp, #152]
  42e8a4:	ldr	x0, [sp, #216]
  42e8a8:	ldr	x0, [x0, #16]
  42e8ac:	bl	404630 <xstrdup@plt>
  42e8b0:	mov	x8, x0
  42e8b4:	adrp	x0, 463000 <program_name+0x1fa8>
  42e8b8:	add	x0, x0, #0x558
  42e8bc:	ldr	x2, [x0]
  42e8c0:	add	x1, sp, #0x98
  42e8c4:	mov	w0, #0x1                   	// #1
  42e8c8:	strb	w0, [sp]
  42e8cc:	mov	x7, x2
  42e8d0:	mov	x6, #0x0                   	// #0
  42e8d4:	mov	x5, x1
  42e8d8:	ldr	w4, [sp, #168]
  42e8dc:	mov	w3, #0x1                   	// #1
  42e8e0:	mov	x2, x8
  42e8e4:	mov	x1, #0x0                   	// #0
  42e8e8:	ldr	x0, [sp, #72]
  42e8ec:	bl	40ce94 <ferror@plt+0x82a4>
  42e8f0:	ldr	x0, [sp, #208]
  42e8f4:	bl	42c7e8 <ferror@plt+0x27bf8>
  42e8f8:	ldr	x0, [sp, #216]
  42e8fc:	bl	42c7e8 <ferror@plt+0x27bf8>
  42e900:	b	42e974 <ferror@plt+0x29d84>
  42e904:	ldr	x0, [sp, #208]
  42e908:	bl	431240 <ferror@plt+0x2c650>
  42e90c:	b	42e974 <ferror@plt+0x29d84>
  42e910:	ldr	x0, [sp, #216]
  42e914:	bl	431240 <ferror@plt+0x2c650>
  42e918:	add	x0, sp, #0x50
  42e91c:	mov	x1, x0
  42e920:	ldr	x0, [sp, #72]
  42e924:	bl	40b2a4 <ferror@plt+0x66b4>
  42e928:	mov	x1, x0
  42e92c:	adrp	x0, 461000 <sentence_end_required_spaces>
  42e930:	add	x0, x0, #0xb10
  42e934:	str	x1, [sp]
  42e938:	mov	w7, #0x1                   	// #1
  42e93c:	ldp	x5, x6, [sp, #176]
  42e940:	ldr	w4, [x0]
  42e944:	mov	w3, #0x0                   	// #0
  42e948:	mov	w2, #0x1                   	// #1
  42e94c:	mov	w1, #0x8                   	// #8
  42e950:	ldr	x0, [sp, #72]
  42e954:	bl	4313f4 <ferror@plt+0x2c804>
  42e958:	and	w0, w0, #0xff
  42e95c:	cmp	w0, #0x0
  42e960:	b.eq	42e984 <ferror@plt+0x29d94>  // b.none
  42e964:	b	42ea90 <ferror@plt+0x29ea0>
  42e968:	ldr	w0, [sp, #232]
  42e96c:	bl	42c75c <ferror@plt+0x27b6c>
  42e970:	b	42e984 <ferror@plt+0x29d94>
  42e974:	b	42e984 <ferror@plt+0x29d94>
  42e978:	ldr	w0, [sp, #232]
  42e97c:	bl	42c75c <ferror@plt+0x27b6c>
  42e980:	b	42e988 <ferror@plt+0x29d98>
  42e984:	nop
  42e988:	bl	42c544 <ferror@plt+0x27954>
  42e98c:	str	w0, [sp, #204]
  42e990:	ldr	w0, [sp, #204]
  42e994:	cmp	w0, #0x7b
  42e998:	b.eq	42e9c4 <ferror@plt+0x29dd4>  // b.none
  42e99c:	ldr	w0, [sp, #204]
  42e9a0:	cmp	w0, #0x7b
  42e9a4:	b.gt	42ea7c <ferror@plt+0x29e8c>
  42e9a8:	ldr	w0, [sp, #204]
  42e9ac:	cmp	w0, #0x2d
  42e9b0:	b.eq	42ea54 <ferror@plt+0x29e64>  // b.none
  42e9b4:	ldr	w0, [sp, #204]
  42e9b8:	cmp	w0, #0x5b
  42e9bc:	b.eq	42ea0c <ferror@plt+0x29e1c>  // b.none
  42e9c0:	b	42ea7c <ferror@plt+0x29e8c>
  42e9c4:	mov	x1, #0x0                   	// #0
  42e9c8:	ldr	x0, [sp, #72]
  42e9cc:	bl	40b2a4 <ferror@plt+0x66b4>
  42e9d0:	mov	x2, x0
  42e9d4:	adrp	x0, 460000 <default_parse_debrief>
  42e9d8:	add	x1, x0, #0xd38
  42e9dc:	adrp	x0, 461000 <sentence_end_required_spaces>
  42e9e0:	add	x0, x0, #0xb10
  42e9e4:	str	x2, [sp]
  42e9e8:	mov	w7, #0x1                   	// #1
  42e9ec:	ldp	x5, x6, [x1]
  42e9f0:	ldr	w4, [x0]
  42e9f4:	mov	w3, #0x0                   	// #0
  42e9f8:	mov	w2, #0x1                   	// #1
  42e9fc:	mov	w1, #0x8                   	// #8
  42ea00:	ldr	x0, [sp, #72]
  42ea04:	bl	4313f4 <ferror@plt+0x2c804>
  42ea08:	b	42ea8c <ferror@plt+0x29e9c>
  42ea0c:	mov	x1, #0x0                   	// #0
  42ea10:	ldr	x0, [sp, #72]
  42ea14:	bl	40b2a4 <ferror@plt+0x66b4>
  42ea18:	mov	x2, x0
  42ea1c:	adrp	x0, 460000 <default_parse_debrief>
  42ea20:	add	x1, x0, #0xd38
  42ea24:	adrp	x0, 461000 <sentence_end_required_spaces>
  42ea28:	add	x0, x0, #0xb10
  42ea2c:	str	x2, [sp]
  42ea30:	mov	w7, #0x1                   	// #1
  42ea34:	ldp	x5, x6, [x1]
  42ea38:	ldr	w4, [x0]
  42ea3c:	mov	w3, #0x0                   	// #0
  42ea40:	mov	w2, #0x1                   	// #1
  42ea44:	mov	w1, #0xa                   	// #10
  42ea48:	ldr	x0, [sp, #72]
  42ea4c:	bl	4313f4 <ferror@plt+0x2c804>
  42ea50:	b	42ea8c <ferror@plt+0x29e9c>
  42ea54:	bl	42bc9c <ferror@plt+0x270ac>
  42ea58:	str	w0, [sp, #200]
  42ea5c:	ldr	w0, [sp, #200]
  42ea60:	cmp	w0, #0x3e
  42ea64:	b.eq	42ea88 <ferror@plt+0x29e98>  // b.none
  42ea68:	ldr	w0, [sp, #200]
  42ea6c:	cmp	w0, #0xa
  42ea70:	b.eq	42ea7c <ferror@plt+0x29e8c>  // b.none
  42ea74:	ldr	w0, [sp, #200]
  42ea78:	bl	42bf14 <ferror@plt+0x27324>
  42ea7c:	ldr	w0, [sp, #204]
  42ea80:	bl	42c75c <ferror@plt+0x27b6c>
  42ea84:	b	42ea90 <ferror@plt+0x29ea0>
  42ea88:	nop
  42ea8c:	b	42e988 <ferror@plt+0x29d98>
  42ea90:	ldp	x19, x20, [sp, #32]
  42ea94:	ldp	x29, x30, [sp, #16]
  42ea98:	add	sp, sp, #0x100
  42ea9c:	ret
  42eaa0:	sub	sp, sp, #0xc0
  42eaa4:	stp	x29, x30, [sp, #16]
  42eaa8:	add	x29, sp, #0x10
  42eaac:	str	x0, [sp, #56]
  42eab0:	str	x1, [sp, #48]
  42eab4:	str	w2, [sp, #44]
  42eab8:	str	wzr, [sp, #188]
  42eabc:	strb	wzr, [sp, #187]
  42eac0:	str	wzr, [sp, #180]
  42eac4:	adrp	x0, 461000 <sentence_end_required_spaces>
  42eac8:	add	x0, x0, #0xb10
  42eacc:	ldr	w0, [x0]
  42ead0:	str	w0, [sp, #168]
  42ead4:	mov	w0, #0xb                   	// #11
  42ead8:	str	w0, [sp, #128]
  42eadc:	mov	w0, #0x2                   	// #2
  42eae0:	str	w0, [sp, #136]
  42eae4:	adrp	x0, 463000 <program_name+0x1fa8>
  42eae8:	add	x0, x0, #0x598
  42eaec:	ldr	w0, [x0]
  42eaf0:	str	w0, [sp, #160]
  42eaf4:	adrp	x0, 463000 <program_name+0x1fa8>
  42eaf8:	add	x0, x0, #0x588
  42eafc:	ldr	x0, [x0]
  42eb00:	str	x0, [sp, #112]
  42eb04:	ldrsw	x0, [sp, #44]
  42eb08:	str	x0, [sp, #120]
  42eb0c:	b	42f744 <ferror@plt+0x2ab54>
  42eb10:	ldr	w0, [sp, #180]
  42eb14:	cmp	w0, #0x0
  42eb18:	b.ne	42eb20 <ferror@plt+0x29f30>  // b.any
  42eb1c:	str	wzr, [sp, #188]
  42eb20:	ldr	w0, [sp, #176]
  42eb24:	cmp	w0, #0xa
  42eb28:	b.ne	42eb38 <ferror@plt+0x29f48>  // b.any
  42eb2c:	ldr	w0, [sp, #44]
  42eb30:	add	w0, w0, #0x1
  42eb34:	str	w0, [sp, #44]
  42eb38:	ldr	w0, [sp, #188]
  42eb3c:	add	w1, w0, #0x1
  42eb40:	adrp	x0, 462000 <program_name+0xfa8>
  42eb44:	add	x0, x0, #0xe68
  42eb48:	ldr	w0, [x0]
  42eb4c:	cmp	w1, w0
  42eb50:	b.lt	42ebac <ferror@plt+0x29fbc>  // b.tstop
  42eb54:	adrp	x0, 462000 <program_name+0xfa8>
  42eb58:	add	x0, x0, #0xe68
  42eb5c:	ldr	w0, [x0]
  42eb60:	add	w0, w0, #0x5
  42eb64:	lsl	w1, w0, #1
  42eb68:	adrp	x0, 462000 <program_name+0xfa8>
  42eb6c:	add	x0, x0, #0xe68
  42eb70:	str	w1, [x0]
  42eb74:	adrp	x0, 462000 <program_name+0xfa8>
  42eb78:	add	x0, x0, #0xe70
  42eb7c:	ldr	x2, [x0]
  42eb80:	adrp	x0, 462000 <program_name+0xfa8>
  42eb84:	add	x0, x0, #0xe68
  42eb88:	ldr	w0, [x0]
  42eb8c:	sxtw	x0, w0
  42eb90:	mov	x1, x0
  42eb94:	mov	x0, x2
  42eb98:	bl	404560 <xrealloc@plt>
  42eb9c:	mov	x1, x0
  42eba0:	adrp	x0, 462000 <program_name+0xfa8>
  42eba4:	add	x0, x0, #0xe70
  42eba8:	str	x1, [x0]
  42ebac:	ldr	w0, [sp, #180]
  42ebb0:	cmp	w0, #0xa
  42ebb4:	b.eq	42f658 <ferror@plt+0x2aa68>  // b.none
  42ebb8:	ldr	w0, [sp, #180]
  42ebbc:	cmp	w0, #0xa
  42ebc0:	b.hi	42f744 <ferror@plt+0x2ab54>  // b.pmore
  42ebc4:	ldr	w0, [sp, #180]
  42ebc8:	cmp	w0, #0x9
  42ebcc:	b.eq	42f584 <ferror@plt+0x2a994>  // b.none
  42ebd0:	ldr	w0, [sp, #180]
  42ebd4:	cmp	w0, #0x9
  42ebd8:	b.hi	42f744 <ferror@plt+0x2ab54>  // b.pmore
  42ebdc:	ldr	w0, [sp, #180]
  42ebe0:	cmp	w0, #0x8
  42ebe4:	b.eq	42f458 <ferror@plt+0x2a868>  // b.none
  42ebe8:	ldr	w0, [sp, #180]
  42ebec:	cmp	w0, #0x8
  42ebf0:	b.hi	42f744 <ferror@plt+0x2ab54>  // b.pmore
  42ebf4:	ldr	w0, [sp, #180]
  42ebf8:	cmp	w0, #0x7
  42ebfc:	b.eq	42f2bc <ferror@plt+0x2a6cc>  // b.none
  42ec00:	ldr	w0, [sp, #180]
  42ec04:	cmp	w0, #0x7
  42ec08:	b.hi	42f744 <ferror@plt+0x2ab54>  // b.pmore
  42ec0c:	ldr	w0, [sp, #180]
  42ec10:	cmp	w0, #0x6
  42ec14:	b.eq	42f150 <ferror@plt+0x2a560>  // b.none
  42ec18:	ldr	w0, [sp, #180]
  42ec1c:	cmp	w0, #0x6
  42ec20:	b.hi	42f744 <ferror@plt+0x2ab54>  // b.pmore
  42ec24:	ldr	w0, [sp, #180]
  42ec28:	cmp	w0, #0x5
  42ec2c:	b.eq	42f11c <ferror@plt+0x2a52c>  // b.none
  42ec30:	ldr	w0, [sp, #180]
  42ec34:	cmp	w0, #0x5
  42ec38:	b.hi	42f744 <ferror@plt+0x2ab54>  // b.pmore
  42ec3c:	ldr	w0, [sp, #180]
  42ec40:	cmp	w0, #0x4
  42ec44:	b.eq	42f0e8 <ferror@plt+0x2a4f8>  // b.none
  42ec48:	ldr	w0, [sp, #180]
  42ec4c:	cmp	w0, #0x4
  42ec50:	b.hi	42f744 <ferror@plt+0x2ab54>  // b.pmore
  42ec54:	ldr	w0, [sp, #180]
  42ec58:	cmp	w0, #0x3
  42ec5c:	b.eq	42eeb8 <ferror@plt+0x2a2c8>  // b.none
  42ec60:	ldr	w0, [sp, #180]
  42ec64:	cmp	w0, #0x3
  42ec68:	b.hi	42f744 <ferror@plt+0x2ab54>  // b.pmore
  42ec6c:	ldr	w0, [sp, #180]
  42ec70:	cmp	w0, #0x2
  42ec74:	b.eq	42ee00 <ferror@plt+0x2a210>  // b.none
  42ec78:	ldr	w0, [sp, #180]
  42ec7c:	cmp	w0, #0x2
  42ec80:	b.hi	42f744 <ferror@plt+0x2ab54>  // b.pmore
  42ec84:	ldr	w0, [sp, #180]
  42ec88:	cmp	w0, #0x0
  42ec8c:	b.eq	42eca0 <ferror@plt+0x2a0b0>  // b.none
  42ec90:	ldr	w0, [sp, #180]
  42ec94:	cmp	w0, #0x1
  42ec98:	b.eq	42ed24 <ferror@plt+0x2a134>  // b.none
  42ec9c:	b	42f744 <ferror@plt+0x2ab54>
  42eca0:	ldr	w0, [sp, #176]
  42eca4:	cmp	w0, #0x24
  42eca8:	b.eq	42ecdc <ferror@plt+0x2a0ec>  // b.none
  42ecac:	ldr	w0, [sp, #176]
  42ecb0:	cmp	w0, #0x5c
  42ecb4:	b.ne	42ed14 <ferror@plt+0x2a124>  // b.any
  42ecb8:	ldr	x0, [sp, #48]
  42ecbc:	add	x1, x0, #0x1
  42ecc0:	str	x1, [sp, #48]
  42ecc4:	ldrb	w0, [x0]
  42ecc8:	str	w0, [sp, #176]
  42eccc:	ldr	w0, [sp, #176]
  42ecd0:	cmp	w0, #0x0
  42ecd4:	b.ne	42ed1c <ferror@plt+0x2a12c>  // b.any
  42ecd8:	b	42f764 <ferror@plt+0x2ab74>
  42ecdc:	adrp	x0, 462000 <program_name+0xfa8>
  42ece0:	add	x0, x0, #0xe70
  42ece4:	ldr	x1, [x0]
  42ece8:	ldr	w0, [sp, #188]
  42ecec:	add	w2, w0, #0x1
  42ecf0:	str	w2, [sp, #188]
  42ecf4:	sxtw	x0, w0
  42ecf8:	add	x0, x1, x0
  42ecfc:	mov	w1, #0x24                  	// #36
  42ed00:	strb	w1, [x0]
  42ed04:	strb	wzr, [sp, #187]
  42ed08:	mov	w0, #0x1                   	// #1
  42ed0c:	str	w0, [sp, #180]
  42ed10:	b	42ed20 <ferror@plt+0x2a130>
  42ed14:	nop
  42ed18:	b	42f744 <ferror@plt+0x2ab54>
  42ed1c:	nop
  42ed20:	b	42f744 <ferror@plt+0x2ab54>
  42ed24:	ldr	w0, [sp, #176]
  42ed28:	cmp	w0, #0x24
  42ed2c:	b.ne	42ed44 <ferror@plt+0x2a154>  // b.any
  42ed30:	mov	w0, #0x1                   	// #1
  42ed34:	strb	w0, [sp, #187]
  42ed38:	mov	w0, #0x2                   	// #2
  42ed3c:	str	w0, [sp, #180]
  42ed40:	b	42edfc <ferror@plt+0x2a20c>
  42ed44:	ldr	w0, [sp, #176]
  42ed48:	cmp	w0, #0x5f
  42ed4c:	b.eq	42edbc <ferror@plt+0x2a1cc>  // b.none
  42ed50:	ldr	w0, [sp, #176]
  42ed54:	cmp	w0, #0x3a
  42ed58:	b.eq	42edbc <ferror@plt+0x2a1cc>  // b.none
  42ed5c:	ldr	w0, [sp, #176]
  42ed60:	cmp	w0, #0x27
  42ed64:	b.eq	42edbc <ferror@plt+0x2a1cc>  // b.none
  42ed68:	ldr	w0, [sp, #176]
  42ed6c:	cmp	w0, #0x7f
  42ed70:	b.gt	42edbc <ferror@plt+0x2a1cc>
  42ed74:	ldr	w0, [sp, #176]
  42ed78:	cmp	w0, #0x40
  42ed7c:	b.le	42ed8c <ferror@plt+0x2a19c>
  42ed80:	ldr	w0, [sp, #176]
  42ed84:	cmp	w0, #0x5a
  42ed88:	b.le	42edbc <ferror@plt+0x2a1cc>
  42ed8c:	ldr	w0, [sp, #176]
  42ed90:	cmp	w0, #0x60
  42ed94:	b.le	42eda4 <ferror@plt+0x2a1b4>
  42ed98:	ldr	w0, [sp, #176]
  42ed9c:	cmp	w0, #0x7a
  42eda0:	b.le	42edbc <ferror@plt+0x2a1cc>
  42eda4:	ldr	w0, [sp, #176]
  42eda8:	cmp	w0, #0x2f
  42edac:	b.le	42edf4 <ferror@plt+0x2a204>
  42edb0:	ldr	w0, [sp, #176]
  42edb4:	cmp	w0, #0x39
  42edb8:	b.gt	42edf4 <ferror@plt+0x2a204>
  42edbc:	adrp	x0, 462000 <program_name+0xfa8>
  42edc0:	add	x0, x0, #0xe70
  42edc4:	ldr	x1, [x0]
  42edc8:	ldr	w0, [sp, #188]
  42edcc:	add	w2, w0, #0x1
  42edd0:	str	w2, [sp, #188]
  42edd4:	sxtw	x0, w0
  42edd8:	add	x0, x1, x0
  42eddc:	ldr	w1, [sp, #176]
  42ede0:	and	w1, w1, #0xff
  42ede4:	strb	w1, [x0]
  42ede8:	mov	w0, #0x3                   	// #3
  42edec:	str	w0, [sp, #180]
  42edf0:	b	42edf8 <ferror@plt+0x2a208>
  42edf4:	str	wzr, [sp, #180]
  42edf8:	nop
  42edfc:	b	42f744 <ferror@plt+0x2ab54>
  42ee00:	ldr	w0, [sp, #176]
  42ee04:	cmp	w0, #0x5f
  42ee08:	b.eq	42ee78 <ferror@plt+0x2a288>  // b.none
  42ee0c:	ldr	w0, [sp, #176]
  42ee10:	cmp	w0, #0x3a
  42ee14:	b.eq	42ee78 <ferror@plt+0x2a288>  // b.none
  42ee18:	ldr	w0, [sp, #176]
  42ee1c:	cmp	w0, #0x27
  42ee20:	b.eq	42ee78 <ferror@plt+0x2a288>  // b.none
  42ee24:	ldr	w0, [sp, #176]
  42ee28:	cmp	w0, #0x7f
  42ee2c:	b.gt	42ee78 <ferror@plt+0x2a288>
  42ee30:	ldr	w0, [sp, #176]
  42ee34:	cmp	w0, #0x40
  42ee38:	b.le	42ee48 <ferror@plt+0x2a258>
  42ee3c:	ldr	w0, [sp, #176]
  42ee40:	cmp	w0, #0x5a
  42ee44:	b.le	42ee78 <ferror@plt+0x2a288>
  42ee48:	ldr	w0, [sp, #176]
  42ee4c:	cmp	w0, #0x60
  42ee50:	b.le	42ee60 <ferror@plt+0x2a270>
  42ee54:	ldr	w0, [sp, #176]
  42ee58:	cmp	w0, #0x7a
  42ee5c:	b.le	42ee78 <ferror@plt+0x2a288>
  42ee60:	ldr	w0, [sp, #176]
  42ee64:	cmp	w0, #0x2f
  42ee68:	b.le	42eeb0 <ferror@plt+0x2a2c0>
  42ee6c:	ldr	w0, [sp, #176]
  42ee70:	cmp	w0, #0x39
  42ee74:	b.gt	42eeb0 <ferror@plt+0x2a2c0>
  42ee78:	adrp	x0, 462000 <program_name+0xfa8>
  42ee7c:	add	x0, x0, #0xe70
  42ee80:	ldr	x1, [x0]
  42ee84:	ldr	w0, [sp, #188]
  42ee88:	add	w2, w0, #0x1
  42ee8c:	str	w2, [sp, #188]
  42ee90:	sxtw	x0, w0
  42ee94:	add	x0, x1, x0
  42ee98:	ldr	w1, [sp, #176]
  42ee9c:	and	w1, w1, #0xff
  42eea0:	strb	w1, [x0]
  42eea4:	mov	w0, #0x3                   	// #3
  42eea8:	str	w0, [sp, #180]
  42eeac:	b	42f744 <ferror@plt+0x2ab54>
  42eeb0:	str	wzr, [sp, #180]
  42eeb4:	b	42f744 <ferror@plt+0x2ab54>
  42eeb8:	ldr	w0, [sp, #176]
  42eebc:	cmp	w0, #0x2d
  42eec0:	b.eq	42eed4 <ferror@plt+0x2a2e4>  // b.none
  42eec4:	ldr	w0, [sp, #176]
  42eec8:	cmp	w0, #0x7b
  42eecc:	b.eq	42ef70 <ferror@plt+0x2a380>  // b.none
  42eed0:	b	42f034 <ferror@plt+0x2a444>
  42eed4:	adrp	x0, 462000 <program_name+0xfa8>
  42eed8:	add	x0, x0, #0xe70
  42eedc:	ldr	x0, [x0]
  42eee0:	ldrsw	x1, [sp, #188]
  42eee4:	add	x2, sp, #0x68
  42eee8:	mov	x3, x2
  42eeec:	mov	x2, x1
  42eef0:	mov	x1, x0
  42eef4:	adrp	x0, 462000 <program_name+0xfa8>
  42eef8:	add	x0, x0, #0xd48
  42eefc:	bl	404650 <hash_find_entry@plt>
  42ef00:	cmp	w0, #0x0
  42ef04:	b.ne	42ef68 <ferror@plt+0x2a378>  // b.any
  42ef08:	adrp	x0, 462000 <program_name+0xfa8>
  42ef0c:	add	x0, x0, #0xdf0
  42ef10:	ldr	x3, [x0]
  42ef14:	adrp	x0, 462000 <program_name+0xfa8>
  42ef18:	add	x0, x0, #0xe70
  42ef1c:	ldr	x0, [x0]
  42ef20:	ldrsw	x1, [sp, #188]
  42ef24:	mov	x2, x1
  42ef28:	mov	x1, x0
  42ef2c:	mov	x0, x3
  42ef30:	bl	40a32c <ferror@plt+0x573c>
  42ef34:	bl	40a240 <ferror@plt+0x5650>
  42ef38:	stp	x0, x1, [sp, #88]
  42ef3c:	add	x0, sp, #0x58
  42ef40:	bl	40a264 <ferror@plt+0x5674>
  42ef44:	mov	w1, w0
  42ef48:	adrp	x0, 461000 <sentence_end_required_spaces>
  42ef4c:	add	x0, x0, #0xb10
  42ef50:	ldr	w0, [x0]
  42ef54:	bl	40a178 <ferror@plt+0x5588>
  42ef58:	str	w0, [sp, #168]
  42ef5c:	mov	w0, #0x4                   	// #4
  42ef60:	str	w0, [sp, #180]
  42ef64:	b	42f0e4 <ferror@plt+0x2a4f4>
  42ef68:	str	wzr, [sp, #180]
  42ef6c:	b	42f0e4 <ferror@plt+0x2a4f4>
  42ef70:	ldrb	w0, [sp, #187]
  42ef74:	eor	w0, w0, #0x1
  42ef78:	and	w0, w0, #0xff
  42ef7c:	cmp	w0, #0x0
  42ef80:	b.eq	42ef98 <ferror@plt+0x2a3a8>  // b.none
  42ef84:	adrp	x0, 462000 <program_name+0xfa8>
  42ef88:	add	x0, x0, #0xe70
  42ef8c:	ldr	x0, [x0]
  42ef90:	mov	w1, #0x25                  	// #37
  42ef94:	strb	w1, [x0]
  42ef98:	adrp	x0, 462000 <program_name+0xfa8>
  42ef9c:	add	x0, x0, #0xe70
  42efa0:	ldr	x0, [x0]
  42efa4:	ldrsw	x1, [sp, #188]
  42efa8:	add	x2, sp, #0x68
  42efac:	mov	x3, x2
  42efb0:	mov	x2, x1
  42efb4:	mov	x1, x0
  42efb8:	adrp	x0, 462000 <program_name+0xfa8>
  42efbc:	add	x0, x0, #0xd48
  42efc0:	bl	404650 <hash_find_entry@plt>
  42efc4:	cmp	w0, #0x0
  42efc8:	b.ne	42f02c <ferror@plt+0x2a43c>  // b.any
  42efcc:	adrp	x0, 462000 <program_name+0xfa8>
  42efd0:	add	x0, x0, #0xdf0
  42efd4:	ldr	x3, [x0]
  42efd8:	adrp	x0, 462000 <program_name+0xfa8>
  42efdc:	add	x0, x0, #0xe70
  42efe0:	ldr	x0, [x0]
  42efe4:	ldrsw	x1, [sp, #188]
  42efe8:	mov	x2, x1
  42efec:	mov	x1, x0
  42eff0:	mov	x0, x3
  42eff4:	bl	40a32c <ferror@plt+0x573c>
  42eff8:	bl	40a240 <ferror@plt+0x5650>
  42effc:	stp	x0, x1, [sp, #72]
  42f000:	add	x0, sp, #0x48
  42f004:	bl	40a264 <ferror@plt+0x5674>
  42f008:	mov	w1, w0
  42f00c:	adrp	x0, 461000 <sentence_end_required_spaces>
  42f010:	add	x0, x0, #0xb10
  42f014:	ldr	w0, [x0]
  42f018:	bl	40a178 <ferror@plt+0x5588>
  42f01c:	str	w0, [sp, #168]
  42f020:	mov	w0, #0x6                   	// #6
  42f024:	str	w0, [sp, #180]
  42f028:	b	42f0e4 <ferror@plt+0x2a4f4>
  42f02c:	str	wzr, [sp, #180]
  42f030:	b	42f0e4 <ferror@plt+0x2a4f4>
  42f034:	ldr	w0, [sp, #176]
  42f038:	cmp	w0, #0x5f
  42f03c:	b.eq	42f0ac <ferror@plt+0x2a4bc>  // b.none
  42f040:	ldr	w0, [sp, #176]
  42f044:	cmp	w0, #0x3a
  42f048:	b.eq	42f0ac <ferror@plt+0x2a4bc>  // b.none
  42f04c:	ldr	w0, [sp, #176]
  42f050:	cmp	w0, #0x27
  42f054:	b.eq	42f0ac <ferror@plt+0x2a4bc>  // b.none
  42f058:	ldr	w0, [sp, #176]
  42f05c:	cmp	w0, #0x7f
  42f060:	b.gt	42f0ac <ferror@plt+0x2a4bc>
  42f064:	ldr	w0, [sp, #176]
  42f068:	cmp	w0, #0x40
  42f06c:	b.le	42f07c <ferror@plt+0x2a48c>
  42f070:	ldr	w0, [sp, #176]
  42f074:	cmp	w0, #0x5a
  42f078:	b.le	42f0ac <ferror@plt+0x2a4bc>
  42f07c:	ldr	w0, [sp, #176]
  42f080:	cmp	w0, #0x60
  42f084:	b.le	42f094 <ferror@plt+0x2a4a4>
  42f088:	ldr	w0, [sp, #176]
  42f08c:	cmp	w0, #0x7a
  42f090:	b.le	42f0ac <ferror@plt+0x2a4bc>
  42f094:	ldr	w0, [sp, #176]
  42f098:	cmp	w0, #0x2f
  42f09c:	b.le	42f0dc <ferror@plt+0x2a4ec>
  42f0a0:	ldr	w0, [sp, #176]
  42f0a4:	cmp	w0, #0x39
  42f0a8:	b.gt	42f0dc <ferror@plt+0x2a4ec>
  42f0ac:	adrp	x0, 462000 <program_name+0xfa8>
  42f0b0:	add	x0, x0, #0xe70
  42f0b4:	ldr	x1, [x0]
  42f0b8:	ldr	w0, [sp, #188]
  42f0bc:	add	w2, w0, #0x1
  42f0c0:	str	w2, [sp, #188]
  42f0c4:	sxtw	x0, w0
  42f0c8:	add	x0, x1, x0
  42f0cc:	ldr	w1, [sp, #176]
  42f0d0:	and	w1, w1, #0xff
  42f0d4:	strb	w1, [x0]
  42f0d8:	b	42f0e0 <ferror@plt+0x2a4f0>
  42f0dc:	str	wzr, [sp, #180]
  42f0e0:	nop
  42f0e4:	b	42f744 <ferror@plt+0x2ab54>
  42f0e8:	ldr	w0, [sp, #176]
  42f0ec:	cmp	w0, #0x3e
  42f0f0:	b.ne	42f100 <ferror@plt+0x2a510>  // b.any
  42f0f4:	mov	w0, #0x5                   	// #5
  42f0f8:	str	w0, [sp, #180]
  42f0fc:	b	42f118 <ferror@plt+0x2a528>
  42f100:	adrp	x0, 461000 <sentence_end_required_spaces>
  42f104:	add	x0, x0, #0xb10
  42f108:	ldr	w0, [x0]
  42f10c:	str	w0, [sp, #168]
  42f110:	str	wzr, [sp, #180]
  42f114:	nop
  42f118:	b	42f744 <ferror@plt+0x2ab54>
  42f11c:	ldr	w0, [sp, #176]
  42f120:	cmp	w0, #0x7b
  42f124:	b.ne	42f134 <ferror@plt+0x2a544>  // b.any
  42f128:	mov	w0, #0x6                   	// #6
  42f12c:	str	w0, [sp, #180]
  42f130:	b	42f14c <ferror@plt+0x2a55c>
  42f134:	adrp	x0, 461000 <sentence_end_required_spaces>
  42f138:	add	x0, x0, #0xb10
  42f13c:	ldr	w0, [x0]
  42f140:	str	w0, [sp, #168]
  42f144:	str	wzr, [sp, #180]
  42f148:	nop
  42f14c:	b	42f744 <ferror@plt+0x2ab54>
  42f150:	ldr	w0, [sp, #176]
  42f154:	cmp	w0, #0x27
  42f158:	b.eq	42f1c8 <ferror@plt+0x2a5d8>  // b.none
  42f15c:	ldr	w0, [sp, #176]
  42f160:	cmp	w0, #0x27
  42f164:	b.gt	42f1f8 <ferror@plt+0x2a608>
  42f168:	ldr	w0, [sp, #176]
  42f16c:	cmp	w0, #0x22
  42f170:	b.eq	42f1e0 <ferror@plt+0x2a5f0>  // b.none
  42f174:	ldr	w0, [sp, #176]
  42f178:	cmp	w0, #0x22
  42f17c:	b.gt	42f1f8 <ferror@plt+0x2a608>
  42f180:	ldr	w0, [sp, #176]
  42f184:	cmp	w0, #0x20
  42f188:	b.eq	42f2b4 <ferror@plt+0x2a6c4>  // b.none
  42f18c:	ldr	w0, [sp, #176]
  42f190:	cmp	w0, #0x20
  42f194:	b.gt	42f1f8 <ferror@plt+0x2a608>
  42f198:	ldr	w0, [sp, #176]
  42f19c:	cmp	w0, #0xa
  42f1a0:	b.gt	42f1b4 <ferror@plt+0x2a5c4>
  42f1a4:	ldr	w0, [sp, #176]
  42f1a8:	cmp	w0, #0x9
  42f1ac:	b.ge	42f2b4 <ferror@plt+0x2a6c4>  // b.tcont
  42f1b0:	b	42f1f8 <ferror@plt+0x2a608>
  42f1b4:	ldr	w0, [sp, #176]
  42f1b8:	sub	w0, w0, #0xc
  42f1bc:	cmp	w0, #0x1
  42f1c0:	b.hi	42f1f8 <ferror@plt+0x2a608>  // b.pmore
  42f1c4:	b	42f2b4 <ferror@plt+0x2a6c4>
  42f1c8:	ldrsw	x0, [sp, #44]
  42f1cc:	str	x0, [sp, #120]
  42f1d0:	str	wzr, [sp, #188]
  42f1d4:	mov	w0, #0x8                   	// #8
  42f1d8:	str	w0, [sp, #180]
  42f1dc:	b	42f2b8 <ferror@plt+0x2a6c8>
  42f1e0:	ldrsw	x0, [sp, #44]
  42f1e4:	str	x0, [sp, #120]
  42f1e8:	str	wzr, [sp, #188]
  42f1ec:	mov	w0, #0x7                   	// #7
  42f1f0:	str	w0, [sp, #180]
  42f1f4:	b	42f2b8 <ferror@plt+0x2a6c8>
  42f1f8:	ldr	w0, [sp, #176]
  42f1fc:	cmp	w0, #0x5f
  42f200:	b.eq	42f258 <ferror@plt+0x2a668>  // b.none
  42f204:	ldr	w0, [sp, #176]
  42f208:	cmp	w0, #0x2f
  42f20c:	b.le	42f21c <ferror@plt+0x2a62c>
  42f210:	ldr	w0, [sp, #176]
  42f214:	cmp	w0, #0x39
  42f218:	b.le	42f258 <ferror@plt+0x2a668>
  42f21c:	ldr	w0, [sp, #176]
  42f220:	cmp	w0, #0x7f
  42f224:	b.gt	42f258 <ferror@plt+0x2a668>
  42f228:	ldr	w0, [sp, #176]
  42f22c:	cmp	w0, #0x40
  42f230:	b.le	42f240 <ferror@plt+0x2a650>
  42f234:	ldr	w0, [sp, #176]
  42f238:	cmp	w0, #0x5a
  42f23c:	b.le	42f258 <ferror@plt+0x2a668>
  42f240:	ldr	w0, [sp, #176]
  42f244:	cmp	w0, #0x60
  42f248:	b.le	42f29c <ferror@plt+0x2a6ac>
  42f24c:	ldr	w0, [sp, #176]
  42f250:	cmp	w0, #0x7a
  42f254:	b.gt	42f29c <ferror@plt+0x2a6ac>
  42f258:	ldrsw	x0, [sp, #44]
  42f25c:	str	x0, [sp, #120]
  42f260:	str	wzr, [sp, #188]
  42f264:	adrp	x0, 462000 <program_name+0xfa8>
  42f268:	add	x0, x0, #0xe70
  42f26c:	ldr	x1, [x0]
  42f270:	ldr	w0, [sp, #188]
  42f274:	add	w2, w0, #0x1
  42f278:	str	w2, [sp, #188]
  42f27c:	sxtw	x0, w0
  42f280:	add	x0, x1, x0
  42f284:	ldr	w1, [sp, #176]
  42f288:	and	w1, w1, #0xff
  42f28c:	strb	w1, [x0]
  42f290:	mov	w0, #0x9                   	// #9
  42f294:	str	w0, [sp, #180]
  42f298:	b	42f2b8 <ferror@plt+0x2a6c8>
  42f29c:	adrp	x0, 461000 <sentence_end_required_spaces>
  42f2a0:	add	x0, x0, #0xb10
  42f2a4:	ldr	w0, [x0]
  42f2a8:	str	w0, [sp, #168]
  42f2ac:	str	wzr, [sp, #180]
  42f2b0:	b	42f2b8 <ferror@plt+0x2a6c8>
  42f2b4:	nop
  42f2b8:	b	42f744 <ferror@plt+0x2ab54>
  42f2bc:	ldr	w0, [sp, #176]
  42f2c0:	cmp	w0, #0x22
  42f2c4:	b.eq	42f2d8 <ferror@plt+0x2a6e8>  // b.none
  42f2c8:	ldr	w0, [sp, #176]
  42f2cc:	cmp	w0, #0x5c
  42f2d0:	b.eq	42f354 <ferror@plt+0x2a764>  // b.none
  42f2d4:	b	42f424 <ferror@plt+0x2a834>
  42f2d8:	adrp	x0, 462000 <program_name+0xfa8>
  42f2dc:	add	x0, x0, #0xe70
  42f2e0:	ldr	x1, [x0]
  42f2e4:	ldrsw	x0, [sp, #188]
  42f2e8:	add	x0, x1, x0
  42f2ec:	strb	wzr, [x0]
  42f2f0:	adrp	x0, 462000 <program_name+0xfa8>
  42f2f4:	add	x0, x0, #0xe70
  42f2f8:	ldr	x0, [x0]
  42f2fc:	bl	404630 <xstrdup@plt>
  42f300:	str	x0, [sp, #144]
  42f304:	add	x0, sp, #0x80
  42f308:	mov	w1, #0x1                   	// #1
  42f30c:	bl	42cf68 <ferror@plt+0x28378>
  42f310:	ldr	x0, [sp, #144]
  42f314:	bl	404280 <strlen@plt>
  42f318:	mov	x1, x0
  42f31c:	ldrsw	x0, [sp, #188]
  42f320:	cmp	x1, x0
  42f324:	b.ls	42f32c <ferror@plt+0x2a73c>  // b.plast
  42f328:	bl	4047b0 <abort@plt>
  42f32c:	adrp	x0, 462000 <program_name+0xfa8>
  42f330:	add	x0, x0, #0xe70
  42f334:	ldr	x0, [x0]
  42f338:	ldr	x1, [sp, #144]
  42f33c:	bl	4049e0 <strcpy@plt>
  42f340:	ldr	x0, [sp, #144]
  42f344:	bl	4048f0 <free@plt>
  42f348:	mov	w0, #0xa                   	// #10
  42f34c:	str	w0, [sp, #180]
  42f350:	b	42f454 <ferror@plt+0x2a864>
  42f354:	ldr	x0, [sp, #48]
  42f358:	ldrb	w0, [x0]
  42f35c:	cmp	w0, #0x22
  42f360:	b.ne	42f39c <ferror@plt+0x2a7ac>  // b.any
  42f364:	ldr	x0, [sp, #48]
  42f368:	add	x1, x0, #0x1
  42f36c:	str	x1, [sp, #48]
  42f370:	adrp	x1, 462000 <program_name+0xfa8>
  42f374:	add	x1, x1, #0xe70
  42f378:	ldr	x2, [x1]
  42f37c:	ldr	w1, [sp, #188]
  42f380:	add	w3, w1, #0x1
  42f384:	str	w3, [sp, #188]
  42f388:	sxtw	x1, w1
  42f38c:	add	x1, x2, x1
  42f390:	ldrb	w0, [x0]
  42f394:	strb	w0, [x1]
  42f398:	b	42f454 <ferror@plt+0x2a864>
  42f39c:	ldr	x0, [sp, #48]
  42f3a0:	ldrb	w0, [x0]
  42f3a4:	cmp	w0, #0x0
  42f3a8:	b.eq	42f40c <ferror@plt+0x2a81c>  // b.none
  42f3ac:	adrp	x0, 462000 <program_name+0xfa8>
  42f3b0:	add	x0, x0, #0xe70
  42f3b4:	ldr	x1, [x0]
  42f3b8:	ldr	w0, [sp, #188]
  42f3bc:	add	w2, w0, #0x1
  42f3c0:	str	w2, [sp, #188]
  42f3c4:	sxtw	x0, w0
  42f3c8:	add	x0, x1, x0
  42f3cc:	mov	w1, #0x5c                  	// #92
  42f3d0:	strb	w1, [x0]
  42f3d4:	ldr	x0, [sp, #48]
  42f3d8:	add	x1, x0, #0x1
  42f3dc:	str	x1, [sp, #48]
  42f3e0:	adrp	x1, 462000 <program_name+0xfa8>
  42f3e4:	add	x1, x1, #0xe70
  42f3e8:	ldr	x2, [x1]
  42f3ec:	ldr	w1, [sp, #188]
  42f3f0:	add	w3, w1, #0x1
  42f3f4:	str	w3, [sp, #188]
  42f3f8:	sxtw	x1, w1
  42f3fc:	add	x1, x2, x1
  42f400:	ldrb	w0, [x0]
  42f404:	strb	w0, [x1]
  42f408:	b	42f454 <ferror@plt+0x2a864>
  42f40c:	adrp	x0, 461000 <sentence_end_required_spaces>
  42f410:	add	x0, x0, #0xb10
  42f414:	ldr	w0, [x0]
  42f418:	str	w0, [sp, #168]
  42f41c:	str	wzr, [sp, #180]
  42f420:	b	42f454 <ferror@plt+0x2a864>
  42f424:	adrp	x0, 462000 <program_name+0xfa8>
  42f428:	add	x0, x0, #0xe70
  42f42c:	ldr	x1, [x0]
  42f430:	ldr	w0, [sp, #188]
  42f434:	add	w2, w0, #0x1
  42f438:	str	w2, [sp, #188]
  42f43c:	sxtw	x0, w0
  42f440:	add	x0, x1, x0
  42f444:	ldr	w1, [sp, #176]
  42f448:	and	w1, w1, #0xff
  42f44c:	strb	w1, [x0]
  42f450:	nop
  42f454:	b	42f744 <ferror@plt+0x2ab54>
  42f458:	ldr	w0, [sp, #176]
  42f45c:	cmp	w0, #0x27
  42f460:	b.eq	42f474 <ferror@plt+0x2a884>  // b.none
  42f464:	ldr	w0, [sp, #176]
  42f468:	cmp	w0, #0x5c
  42f46c:	b.eq	42f480 <ferror@plt+0x2a890>  // b.none
  42f470:	b	42f550 <ferror@plt+0x2a960>
  42f474:	mov	w0, #0xa                   	// #10
  42f478:	str	w0, [sp, #180]
  42f47c:	b	42f580 <ferror@plt+0x2a990>
  42f480:	ldr	x0, [sp, #48]
  42f484:	ldrb	w0, [x0]
  42f488:	cmp	w0, #0x27
  42f48c:	b.ne	42f4c8 <ferror@plt+0x2a8d8>  // b.any
  42f490:	ldr	x0, [sp, #48]
  42f494:	add	x1, x0, #0x1
  42f498:	str	x1, [sp, #48]
  42f49c:	adrp	x1, 462000 <program_name+0xfa8>
  42f4a0:	add	x1, x1, #0xe70
  42f4a4:	ldr	x2, [x1]
  42f4a8:	ldr	w1, [sp, #188]
  42f4ac:	add	w3, w1, #0x1
  42f4b0:	str	w3, [sp, #188]
  42f4b4:	sxtw	x1, w1
  42f4b8:	add	x1, x2, x1
  42f4bc:	ldrb	w0, [x0]
  42f4c0:	strb	w0, [x1]
  42f4c4:	b	42f580 <ferror@plt+0x2a990>
  42f4c8:	ldr	x0, [sp, #48]
  42f4cc:	ldrb	w0, [x0]
  42f4d0:	cmp	w0, #0x0
  42f4d4:	b.eq	42f538 <ferror@plt+0x2a948>  // b.none
  42f4d8:	adrp	x0, 462000 <program_name+0xfa8>
  42f4dc:	add	x0, x0, #0xe70
  42f4e0:	ldr	x1, [x0]
  42f4e4:	ldr	w0, [sp, #188]
  42f4e8:	add	w2, w0, #0x1
  42f4ec:	str	w2, [sp, #188]
  42f4f0:	sxtw	x0, w0
  42f4f4:	add	x0, x1, x0
  42f4f8:	mov	w1, #0x5c                  	// #92
  42f4fc:	strb	w1, [x0]
  42f500:	ldr	x0, [sp, #48]
  42f504:	add	x1, x0, #0x1
  42f508:	str	x1, [sp, #48]
  42f50c:	adrp	x1, 462000 <program_name+0xfa8>
  42f510:	add	x1, x1, #0xe70
  42f514:	ldr	x2, [x1]
  42f518:	ldr	w1, [sp, #188]
  42f51c:	add	w3, w1, #0x1
  42f520:	str	w3, [sp, #188]
  42f524:	sxtw	x1, w1
  42f528:	add	x1, x2, x1
  42f52c:	ldrb	w0, [x0]
  42f530:	strb	w0, [x1]
  42f534:	b	42f580 <ferror@plt+0x2a990>
  42f538:	adrp	x0, 461000 <sentence_end_required_spaces>
  42f53c:	add	x0, x0, #0xb10
  42f540:	ldr	w0, [x0]
  42f544:	str	w0, [sp, #168]
  42f548:	str	wzr, [sp, #180]
  42f54c:	b	42f580 <ferror@plt+0x2a990>
  42f550:	adrp	x0, 462000 <program_name+0xfa8>
  42f554:	add	x0, x0, #0xe70
  42f558:	ldr	x1, [x0]
  42f55c:	ldr	w0, [sp, #188]
  42f560:	add	w2, w0, #0x1
  42f564:	str	w2, [sp, #188]
  42f568:	sxtw	x0, w0
  42f56c:	add	x0, x1, x0
  42f570:	ldr	w1, [sp, #176]
  42f574:	and	w1, w1, #0xff
  42f578:	strb	w1, [x0]
  42f57c:	nop
  42f580:	b	42f744 <ferror@plt+0x2ab54>
  42f584:	ldr	w0, [sp, #176]
  42f588:	cmp	w0, #0x5f
  42f58c:	b.eq	42f5e4 <ferror@plt+0x2a9f4>  // b.none
  42f590:	ldr	w0, [sp, #176]
  42f594:	cmp	w0, #0x2f
  42f598:	b.le	42f5a8 <ferror@plt+0x2a9b8>
  42f59c:	ldr	w0, [sp, #176]
  42f5a0:	cmp	w0, #0x39
  42f5a4:	b.le	42f5e4 <ferror@plt+0x2a9f4>
  42f5a8:	ldr	w0, [sp, #176]
  42f5ac:	cmp	w0, #0x7f
  42f5b0:	b.gt	42f5e4 <ferror@plt+0x2a9f4>
  42f5b4:	ldr	w0, [sp, #176]
  42f5b8:	cmp	w0, #0x40
  42f5bc:	b.le	42f5cc <ferror@plt+0x2a9dc>
  42f5c0:	ldr	w0, [sp, #176]
  42f5c4:	cmp	w0, #0x5a
  42f5c8:	b.le	42f5e4 <ferror@plt+0x2a9f4>
  42f5cc:	ldr	w0, [sp, #176]
  42f5d0:	cmp	w0, #0x60
  42f5d4:	b.le	42f614 <ferror@plt+0x2aa24>
  42f5d8:	ldr	w0, [sp, #176]
  42f5dc:	cmp	w0, #0x7a
  42f5e0:	b.gt	42f614 <ferror@plt+0x2aa24>
  42f5e4:	adrp	x0, 462000 <program_name+0xfa8>
  42f5e8:	add	x0, x0, #0xe70
  42f5ec:	ldr	x1, [x0]
  42f5f0:	ldr	w0, [sp, #188]
  42f5f4:	add	w2, w0, #0x1
  42f5f8:	str	w2, [sp, #188]
  42f5fc:	sxtw	x0, w0
  42f600:	add	x0, x1, x0
  42f604:	ldr	w1, [sp, #176]
  42f608:	and	w1, w1, #0xff
  42f60c:	strb	w1, [x0]
  42f610:	b	42f744 <ferror@plt+0x2ab54>
  42f614:	ldr	w0, [sp, #176]
  42f618:	bl	42c788 <ferror@plt+0x27b98>
  42f61c:	and	w0, w0, #0xff
  42f620:	cmp	w0, #0x0
  42f624:	b.eq	42f634 <ferror@plt+0x2aa44>  // b.none
  42f628:	mov	w0, #0xa                   	// #10
  42f62c:	str	w0, [sp, #180]
  42f630:	b	42f744 <ferror@plt+0x2ab54>
  42f634:	ldr	w0, [sp, #176]
  42f638:	cmp	w0, #0x7d
  42f63c:	b.eq	42f658 <ferror@plt+0x2aa68>  // b.none
  42f640:	adrp	x0, 461000 <sentence_end_required_spaces>
  42f644:	add	x0, x0, #0xb10
  42f648:	ldr	w0, [x0]
  42f64c:	str	w0, [sp, #168]
  42f650:	str	wzr, [sp, #180]
  42f654:	b	42f744 <ferror@plt+0x2ab54>
  42f658:	ldr	w0, [sp, #176]
  42f65c:	cmp	w0, #0x20
  42f660:	b.gt	42f6a0 <ferror@plt+0x2aab0>
  42f664:	ldr	w0, [sp, #176]
  42f668:	cmp	w0, #0x9
  42f66c:	b.lt	42f724 <ferror@plt+0x2ab34>  // b.tstop
  42f670:	ldr	w0, [sp, #176]
  42f674:	mov	x1, #0x1                   	// #1
  42f678:	lsl	x1, x1, x0
  42f67c:	mov	x0, #0x3600                	// #13824
  42f680:	movk	x0, #0x1, lsl #32
  42f684:	and	x0, x1, x0
  42f688:	cmp	x0, #0x0
  42f68c:	cset	w0, ne  // ne = any
  42f690:	and	w0, w0, #0xff
  42f694:	cmp	w0, #0x0
  42f698:	b.ne	42f73c <ferror@plt+0x2ab4c>  // b.any
  42f69c:	b	42f724 <ferror@plt+0x2ab34>
  42f6a0:	ldr	w0, [sp, #176]
  42f6a4:	cmp	w0, #0x7d
  42f6a8:	b.ne	42f724 <ferror@plt+0x2ab34>  // b.any
  42f6ac:	adrp	x0, 462000 <program_name+0xfa8>
  42f6b0:	add	x0, x0, #0xe70
  42f6b4:	ldr	x1, [x0]
  42f6b8:	ldrsw	x0, [sp, #188]
  42f6bc:	add	x0, x1, x0
  42f6c0:	strb	wzr, [x0]
  42f6c4:	adrp	x0, 462000 <program_name+0xfa8>
  42f6c8:	add	x0, x0, #0xe70
  42f6cc:	ldr	x0, [x0]
  42f6d0:	bl	404630 <xstrdup@plt>
  42f6d4:	str	x0, [sp, #144]
  42f6d8:	add	x0, sp, #0x80
  42f6dc:	mov	w1, #0x1                   	// #1
  42f6e0:	bl	42cf68 <ferror@plt+0x28378>
  42f6e4:	ldr	x1, [sp, #144]
  42f6e8:	adrp	x0, 463000 <program_name+0x1fa8>
  42f6ec:	add	x0, x0, #0x558
  42f6f0:	ldr	x3, [x0]
  42f6f4:	add	x2, sp, #0x70
  42f6f8:	mov	w0, #0x1                   	// #1
  42f6fc:	strb	w0, [sp]
  42f700:	mov	x7, x3
  42f704:	mov	x6, #0x0                   	// #0
  42f708:	mov	x5, x2
  42f70c:	ldr	w4, [sp, #168]
  42f710:	mov	w3, #0x1                   	// #1
  42f714:	mov	x2, x1
  42f718:	mov	x1, #0x0                   	// #0
  42f71c:	ldr	x0, [sp, #56]
  42f720:	bl	40ce94 <ferror@plt+0x82a4>
  42f724:	adrp	x0, 461000 <sentence_end_required_spaces>
  42f728:	add	x0, x0, #0xb10
  42f72c:	ldr	w0, [x0]
  42f730:	str	w0, [sp, #168]
  42f734:	str	wzr, [sp, #180]
  42f738:	b	42f740 <ferror@plt+0x2ab50>
  42f73c:	nop
  42f740:	nop
  42f744:	ldr	x0, [sp, #48]
  42f748:	add	x1, x0, #0x1
  42f74c:	str	x1, [sp, #48]
  42f750:	ldrb	w0, [x0]
  42f754:	str	w0, [sp, #176]
  42f758:	ldr	w0, [sp, #176]
  42f75c:	cmp	w0, #0x0
  42f760:	b.ne	42eb10 <ferror@plt+0x29f20>  // b.any
  42f764:	ldp	x29, x30, [sp, #16]
  42f768:	add	sp, sp, #0xc0
  42f76c:	ret
  42f770:	sub	sp, sp, #0x20
  42f774:	str	w0, [sp, #12]
  42f778:	mov	w0, #0x1                   	// #1
  42f77c:	strb	w0, [sp, #31]
  42f780:	ldr	w0, [sp, #12]
  42f784:	cmp	w0, #0x14
  42f788:	b.hi	42f874 <ferror@plt+0x2ac84>  // b.pmore
  42f78c:	adrp	x1, 448000 <ferror@plt+0x43410>
  42f790:	add	x1, x1, #0x2d4
  42f794:	ldr	w0, [x1, w0, uxtw #2]
  42f798:	adr	x1, 42f7a4 <ferror@plt+0x2abb4>
  42f79c:	add	x0, x1, w0, sxtw #2
  42f7a0:	br	x0
  42f7a4:	mov	w0, #0x1                   	// #1
  42f7a8:	strb	w0, [sp, #31]
  42f7ac:	b	42f874 <ferror@plt+0x2ac84>
  42f7b0:	mov	w0, #0x1                   	// #1
  42f7b4:	strb	w0, [sp, #31]
  42f7b8:	b	42f874 <ferror@plt+0x2ac84>
  42f7bc:	strb	wzr, [sp, #31]
  42f7c0:	b	42f874 <ferror@plt+0x2ac84>
  42f7c4:	mov	w0, #0x1                   	// #1
  42f7c8:	strb	w0, [sp, #31]
  42f7cc:	b	42f874 <ferror@plt+0x2ac84>
  42f7d0:	mov	w0, #0x1                   	// #1
  42f7d4:	strb	w0, [sp, #31]
  42f7d8:	b	42f874 <ferror@plt+0x2ac84>
  42f7dc:	mov	w0, #0x1                   	// #1
  42f7e0:	strb	w0, [sp, #31]
  42f7e4:	b	42f874 <ferror@plt+0x2ac84>
  42f7e8:	mov	w0, #0x1                   	// #1
  42f7ec:	strb	w0, [sp, #31]
  42f7f0:	b	42f874 <ferror@plt+0x2ac84>
  42f7f4:	mov	w0, #0x1                   	// #1
  42f7f8:	strb	w0, [sp, #31]
  42f7fc:	b	42f874 <ferror@plt+0x2ac84>
  42f800:	strb	wzr, [sp, #31]
  42f804:	b	42f874 <ferror@plt+0x2ac84>
  42f808:	mov	w0, #0x1                   	// #1
  42f80c:	strb	w0, [sp, #31]
  42f810:	b	42f874 <ferror@plt+0x2ac84>
  42f814:	strb	wzr, [sp, #31]
  42f818:	b	42f874 <ferror@plt+0x2ac84>
  42f81c:	strb	wzr, [sp, #31]
  42f820:	b	42f874 <ferror@plt+0x2ac84>
  42f824:	strb	wzr, [sp, #31]
  42f828:	b	42f874 <ferror@plt+0x2ac84>
  42f82c:	mov	w0, #0x1                   	// #1
  42f830:	strb	w0, [sp, #31]
  42f834:	b	42f874 <ferror@plt+0x2ac84>
  42f838:	strb	wzr, [sp, #31]
  42f83c:	b	42f874 <ferror@plt+0x2ac84>
  42f840:	strb	wzr, [sp, #31]
  42f844:	b	42f874 <ferror@plt+0x2ac84>
  42f848:	mov	w0, #0x1                   	// #1
  42f84c:	strb	w0, [sp, #31]
  42f850:	b	42f874 <ferror@plt+0x2ac84>
  42f854:	strb	wzr, [sp, #31]
  42f858:	b	42f874 <ferror@plt+0x2ac84>
  42f85c:	mov	w0, #0x1                   	// #1
  42f860:	strb	w0, [sp, #31]
  42f864:	b	42f874 <ferror@plt+0x2ac84>
  42f868:	mov	w0, #0x1                   	// #1
  42f86c:	strb	w0, [sp, #31]
  42f870:	nop
  42f874:	ldrb	w0, [sp, #31]
  42f878:	add	sp, sp, #0x20
  42f87c:	ret
  42f880:	stp	x29, x30, [sp, #-96]!
  42f884:	mov	x29, sp
  42f888:	str	x0, [sp, #24]
  42f88c:	str	x1, [sp, #16]
  42f890:	bl	42c544 <ferror@plt+0x27954>
  42f894:	str	w0, [sp, #88]
  42f898:	adrp	x0, 463000 <program_name+0x1fa8>
  42f89c:	add	x0, x0, #0x598
  42f8a0:	ldr	w1, [x0]
  42f8a4:	ldr	x0, [sp, #16]
  42f8a8:	str	w1, [x0, #32]
  42f8ac:	adrp	x0, 462000 <program_name+0xfa8>
  42f8b0:	add	x0, x0, #0xdf8
  42f8b4:	ldr	w1, [x0]
  42f8b8:	ldr	x0, [sp, #16]
  42f8bc:	str	w1, [x0, #4]
  42f8c0:	ldr	w0, [sp, #88]
  42f8c4:	cmn	w0, #0x1
  42f8c8:	b.eq	42f960 <ferror@plt+0x2ad70>  // b.none
  42f8cc:	ldr	w0, [sp, #88]
  42f8d0:	cmn	w0, #0x1
  42f8d4:	b.lt	42f9c8 <ferror@plt+0x2add8>  // b.tstop
  42f8d8:	ldr	w0, [sp, #88]
  42f8dc:	cmp	w0, #0x40
  42f8e0:	b.gt	42f9c8 <ferror@plt+0x2add8>
  42f8e4:	ldr	w0, [sp, #88]
  42f8e8:	cmp	w0, #0x9
  42f8ec:	b.lt	42f9c8 <ferror@plt+0x2add8>  // b.tstop
  42f8f0:	ldr	w0, [sp, #88]
  42f8f4:	sub	w0, w0, #0x9
  42f8f8:	mov	x1, #0x1                   	// #1
  42f8fc:	lsl	x0, x1, x0
  42f900:	mov	x1, #0x18000000            	// #402653184
  42f904:	movk	x1, #0x2, lsl #32
  42f908:	movk	x1, #0x80, lsl #48
  42f90c:	and	x1, x0, x1
  42f910:	cmp	x1, #0x0
  42f914:	cset	w1, ne  // ne = any
  42f918:	and	w1, w1, #0xff
  42f91c:	cmp	w1, #0x0
  42f920:	b.ne	42f994 <ferror@plt+0x2ada4>  // b.any
  42f924:	mov	x1, #0x1                   	// #1
  42f928:	movk	x1, #0x80, lsl #16
  42f92c:	and	x1, x0, x1
  42f930:	cmp	x1, #0x0
  42f934:	cset	w1, ne  // ne = any
  42f938:	and	w1, w1, #0xff
  42f93c:	cmp	w1, #0x0
  42f940:	b.ne	430ba8 <ferror@plt+0x2bfb8>  // b.any
  42f944:	and	x0, x0, #0x2
  42f948:	cmp	x0, #0x0
  42f94c:	cset	w0, ne  // ne = any
  42f950:	and	w0, w0, #0xff
  42f954:	cmp	w0, #0x0
  42f958:	b.ne	42f96c <ferror@plt+0x2ad7c>  // b.any
  42f95c:	b	42f9c8 <ferror@plt+0x2add8>
  42f960:	ldr	x0, [sp, #16]
  42f964:	str	wzr, [x0]
  42f968:	b	430bb0 <ferror@plt+0x2bfc0>
  42f96c:	adrp	x0, 462000 <program_name+0xfa8>
  42f970:	add	x0, x0, #0xdec
  42f974:	ldr	w1, [x0]
  42f978:	adrp	x0, 462000 <program_name+0xfa8>
  42f97c:	add	x0, x0, #0xde8
  42f980:	ldr	w0, [x0]
  42f984:	cmp	w1, w0
  42f988:	b.le	430ba8 <ferror@plt+0x2bfb8>
  42f98c:	bl	407950 <ferror@plt+0x2d60>
  42f990:	b	430ba8 <ferror@plt+0x2bfb8>
  42f994:	adrp	x0, 462000 <program_name+0xfa8>
  42f998:	add	x0, x0, #0xd40
  42f99c:	ldrb	w0, [x0]
  42f9a0:	eor	w0, w0, #0x1
  42f9a4:	and	w0, w0, #0xff
  42f9a8:	cmp	w0, #0x0
  42f9ac:	b.eq	42f9c4 <ferror@plt+0x2add4>  // b.none
  42f9b0:	ldr	w2, [sp, #88]
  42f9b4:	ldr	x1, [sp, #16]
  42f9b8:	ldr	x0, [sp, #24]
  42f9bc:	bl	42dfb4 <ferror@plt+0x293c4>
  42f9c0:	b	430bb0 <ferror@plt+0x2bfc0>
  42f9c4:	nop
  42f9c8:	ldr	x0, [sp, #16]
  42f9cc:	ldr	w1, [x0, #32]
  42f9d0:	adrp	x0, 462000 <program_name+0xfa8>
  42f9d4:	add	x0, x0, #0xdec
  42f9d8:	str	w1, [x0]
  42f9dc:	ldr	w0, [sp, #88]
  42f9e0:	sub	w0, w0, #0x22
  42f9e4:	cmp	w0, #0x5b
  42f9e8:	b.hi	430b98 <ferror@plt+0x2bfa8>  // b.pmore
  42f9ec:	adrp	x1, 448000 <ferror@plt+0x43410>
  42f9f0:	add	x1, x1, #0x3fc
  42f9f4:	ldr	w0, [x1, w0, uxtw #2]
  42f9f8:	adr	x1, 42fa04 <ferror@plt+0x2ae14>
  42f9fc:	add	x0, x1, w0, sxtw #2
  42fa00:	br	x0
  42fa04:	bl	42bc9c <ferror@plt+0x270ac>
  42fa08:	str	w0, [sp, #44]
  42fa0c:	ldr	w0, [sp, #44]
  42fa10:	bl	42bf14 <ferror@plt+0x27324>
  42fa14:	ldr	w0, [sp, #44]
  42fa18:	cmp	w0, #0x2e
  42fa1c:	b.ne	42fa30 <ferror@plt+0x2ae40>  // b.any
  42fa20:	ldr	x0, [sp, #16]
  42fa24:	mov	w1, #0x13                  	// #19
  42fa28:	str	w1, [x0]
  42fa2c:	b	430bb0 <ferror@plt+0x2bfc0>
  42fa30:	ldr	w0, [sp, #44]
  42fa34:	cmp	w0, #0x2f
  42fa38:	b.le	42fa48 <ferror@plt+0x2ae58>
  42fa3c:	ldr	w0, [sp, #44]
  42fa40:	cmp	w0, #0x39
  42fa44:	b.le	42fa58 <ferror@plt+0x2ae68>
  42fa48:	ldr	x0, [sp, #16]
  42fa4c:	mov	w1, #0x12                  	// #18
  42fa50:	str	w1, [x0]
  42fa54:	b	430bb0 <ferror@plt+0x2bfc0>
  42fa58:	str	wzr, [sp, #92]
  42fa5c:	adrp	x0, 462000 <program_name+0xfa8>
  42fa60:	add	x0, x0, #0xe78
  42fa64:	ldr	w0, [x0]
  42fa68:	ldr	w1, [sp, #92]
  42fa6c:	cmp	w1, w0
  42fa70:	b.lt	42facc <ferror@plt+0x2aedc>  // b.tstop
  42fa74:	adrp	x0, 462000 <program_name+0xfa8>
  42fa78:	add	x0, x0, #0xe78
  42fa7c:	ldr	w0, [x0]
  42fa80:	add	w0, w0, #0x5
  42fa84:	lsl	w1, w0, #1
  42fa88:	adrp	x0, 462000 <program_name+0xfa8>
  42fa8c:	add	x0, x0, #0xe78
  42fa90:	str	w1, [x0]
  42fa94:	adrp	x0, 462000 <program_name+0xfa8>
  42fa98:	add	x0, x0, #0xe80
  42fa9c:	ldr	x2, [x0]
  42faa0:	adrp	x0, 462000 <program_name+0xfa8>
  42faa4:	add	x0, x0, #0xe78
  42faa8:	ldr	w0, [x0]
  42faac:	sxtw	x0, w0
  42fab0:	mov	x1, x0
  42fab4:	mov	x0, x2
  42fab8:	bl	404560 <xrealloc@plt>
  42fabc:	mov	x1, x0
  42fac0:	adrp	x0, 462000 <program_name+0xfa8>
  42fac4:	add	x0, x0, #0xe80
  42fac8:	str	x1, [x0]
  42facc:	adrp	x0, 462000 <program_name+0xfa8>
  42fad0:	add	x0, x0, #0xe80
  42fad4:	ldr	x1, [x0]
  42fad8:	ldr	w0, [sp, #92]
  42fadc:	add	w2, w0, #0x1
  42fae0:	str	w2, [sp, #92]
  42fae4:	sxtw	x0, w0
  42fae8:	add	x0, x1, x0
  42faec:	ldr	w1, [sp, #88]
  42faf0:	and	w1, w1, #0xff
  42faf4:	strb	w1, [x0]
  42faf8:	bl	42bc9c <ferror@plt+0x270ac>
  42fafc:	str	w0, [sp, #88]
  42fb00:	ldr	w0, [sp, #88]
  42fb04:	cmp	w0, #0x39
  42fb08:	b.gt	42fb50 <ferror@plt+0x2af60>
  42fb0c:	ldr	w0, [sp, #88]
  42fb10:	cmp	w0, #0x30
  42fb14:	b.ge	42fa5c <ferror@plt+0x2ae6c>  // b.tcont
  42fb18:	b	42fb68 <ferror@plt+0x2af78>
  42fb1c:	ldr	w0, [sp, #88]
  42fb20:	sub	w0, w0, #0x41
  42fb24:	mov	x1, #0x1                   	// #1
  42fb28:	lsl	x1, x1, x0
  42fb2c:	mov	x0, #0xffffffff43ffffff    	// #-3154116609
  42fb30:	movk	x0, #0x3ff, lsl #48
  42fb34:	and	x0, x1, x0
  42fb38:	cmp	x0, #0x0
  42fb3c:	cset	w0, ne  // ne = any
  42fb40:	and	w0, w0, #0xff
  42fb44:	cmp	w0, #0x0
  42fb48:	b.ne	42fa5c <ferror@plt+0x2ae6c>  // b.any
  42fb4c:	b	42fb68 <ferror@plt+0x2af78>
  42fb50:	ldr	w0, [sp, #88]
  42fb54:	cmp	w0, #0x7a
  42fb58:	b.gt	42fb68 <ferror@plt+0x2af78>
  42fb5c:	ldr	w0, [sp, #88]
  42fb60:	cmp	w0, #0x41
  42fb64:	b.ge	42fb1c <ferror@plt+0x2af2c>  // b.tcont
  42fb68:	ldr	w0, [sp, #88]
  42fb6c:	bl	42bf14 <ferror@plt+0x27324>
  42fb70:	nop
  42fb74:	nop
  42fb78:	adrp	x0, 462000 <program_name+0xfa8>
  42fb7c:	add	x0, x0, #0xe78
  42fb80:	ldr	w0, [x0]
  42fb84:	ldr	w1, [sp, #92]
  42fb88:	cmp	w1, w0
  42fb8c:	b.lt	42fbe8 <ferror@plt+0x2aff8>  // b.tstop
  42fb90:	adrp	x0, 462000 <program_name+0xfa8>
  42fb94:	add	x0, x0, #0xe78
  42fb98:	ldr	w0, [x0]
  42fb9c:	add	w0, w0, #0x5
  42fba0:	lsl	w1, w0, #1
  42fba4:	adrp	x0, 462000 <program_name+0xfa8>
  42fba8:	add	x0, x0, #0xe78
  42fbac:	str	w1, [x0]
  42fbb0:	adrp	x0, 462000 <program_name+0xfa8>
  42fbb4:	add	x0, x0, #0xe80
  42fbb8:	ldr	x2, [x0]
  42fbbc:	adrp	x0, 462000 <program_name+0xfa8>
  42fbc0:	add	x0, x0, #0xe78
  42fbc4:	ldr	w0, [x0]
  42fbc8:	sxtw	x0, w0
  42fbcc:	mov	x1, x0
  42fbd0:	mov	x0, x2
  42fbd4:	bl	404560 <xrealloc@plt>
  42fbd8:	mov	x1, x0
  42fbdc:	adrp	x0, 462000 <program_name+0xfa8>
  42fbe0:	add	x0, x0, #0xe80
  42fbe4:	str	x1, [x0]
  42fbe8:	adrp	x0, 462000 <program_name+0xfa8>
  42fbec:	add	x0, x0, #0xe80
  42fbf0:	ldr	x1, [x0]
  42fbf4:	ldrsw	x0, [sp, #92]
  42fbf8:	add	x0, x1, x0
  42fbfc:	strb	wzr, [x0]
  42fc00:	adrp	x0, 462000 <program_name+0xfa8>
  42fc04:	add	x0, x0, #0xe80
  42fc08:	ldr	x2, [x0]
  42fc0c:	adrp	x0, 448000 <ferror@plt+0x43410>
  42fc10:	add	x1, x0, #0x328
  42fc14:	mov	x0, x2
  42fc18:	bl	404840 <strcmp@plt>
  42fc1c:	cmp	w0, #0x0
  42fc20:	b.eq	42fc48 <ferror@plt+0x2b058>  // b.none
  42fc24:	adrp	x0, 462000 <program_name+0xfa8>
  42fc28:	add	x0, x0, #0xe80
  42fc2c:	ldr	x2, [x0]
  42fc30:	adrp	x0, 448000 <ferror@plt+0x43410>
  42fc34:	add	x1, x0, #0x330
  42fc38:	mov	x0, x2
  42fc3c:	bl	404840 <strcmp@plt>
  42fc40:	cmp	w0, #0x0
  42fc44:	b.ne	42fc64 <ferror@plt+0x2b074>  // b.any
  42fc48:	adrp	x0, 462000 <program_name+0xfa8>
  42fc4c:	add	x0, x0, #0xde4
  42fc50:	mov	w1, #0x1                   	// #1
  42fc54:	strb	w1, [x0]
  42fc58:	ldr	x0, [sp, #16]
  42fc5c:	str	wzr, [x0]
  42fc60:	b	430bb0 <ferror@plt+0x2bfc0>
  42fc64:	adrp	x0, 462000 <program_name+0xfa8>
  42fc68:	add	x0, x0, #0xe80
  42fc6c:	ldr	x2, [x0]
  42fc70:	adrp	x0, 448000 <ferror@plt+0x43410>
  42fc74:	add	x1, x0, #0x340
  42fc78:	mov	x0, x2
  42fc7c:	bl	404840 <strcmp@plt>
  42fc80:	cmp	w0, #0x0
  42fc84:	b.eq	42fe5c <ferror@plt+0x2b26c>  // b.none
  42fc88:	adrp	x0, 462000 <program_name+0xfa8>
  42fc8c:	add	x0, x0, #0xe80
  42fc90:	ldr	x2, [x0]
  42fc94:	adrp	x0, 448000 <ferror@plt+0x43410>
  42fc98:	add	x1, x0, #0x348
  42fc9c:	mov	x0, x2
  42fca0:	bl	404840 <strcmp@plt>
  42fca4:	cmp	w0, #0x0
  42fca8:	b.eq	42fe5c <ferror@plt+0x2b26c>  // b.none
  42fcac:	adrp	x0, 462000 <program_name+0xfa8>
  42fcb0:	add	x0, x0, #0xe80
  42fcb4:	ldr	x2, [x0]
  42fcb8:	adrp	x0, 448000 <ferror@plt+0x43410>
  42fcbc:	add	x1, x0, #0x350
  42fcc0:	mov	x0, x2
  42fcc4:	bl	404840 <strcmp@plt>
  42fcc8:	cmp	w0, #0x0
  42fccc:	b.eq	42fe5c <ferror@plt+0x2b26c>  // b.none
  42fcd0:	adrp	x0, 462000 <program_name+0xfa8>
  42fcd4:	add	x0, x0, #0xe80
  42fcd8:	ldr	x2, [x0]
  42fcdc:	adrp	x0, 448000 <ferror@plt+0x43410>
  42fce0:	add	x1, x0, #0x358
  42fce4:	mov	x0, x2
  42fce8:	bl	404840 <strcmp@plt>
  42fcec:	cmp	w0, #0x0
  42fcf0:	b.eq	42fe5c <ferror@plt+0x2b26c>  // b.none
  42fcf4:	adrp	x0, 462000 <program_name+0xfa8>
  42fcf8:	add	x0, x0, #0xe80
  42fcfc:	ldr	x2, [x0]
  42fd00:	adrp	x0, 448000 <ferror@plt+0x43410>
  42fd04:	add	x1, x0, #0x360
  42fd08:	mov	x0, x2
  42fd0c:	bl	404840 <strcmp@plt>
  42fd10:	cmp	w0, #0x0
  42fd14:	b.eq	42fe5c <ferror@plt+0x2b26c>  // b.none
  42fd18:	adrp	x0, 462000 <program_name+0xfa8>
  42fd1c:	add	x0, x0, #0xe80
  42fd20:	ldr	x2, [x0]
  42fd24:	adrp	x0, 448000 <ferror@plt+0x43410>
  42fd28:	add	x1, x0, #0x368
  42fd2c:	mov	x0, x2
  42fd30:	bl	404840 <strcmp@plt>
  42fd34:	cmp	w0, #0x0
  42fd38:	b.eq	42fe5c <ferror@plt+0x2b26c>  // b.none
  42fd3c:	adrp	x0, 462000 <program_name+0xfa8>
  42fd40:	add	x0, x0, #0xe80
  42fd44:	ldr	x2, [x0]
  42fd48:	adrp	x0, 448000 <ferror@plt+0x43410>
  42fd4c:	add	x1, x0, #0x370
  42fd50:	mov	x0, x2
  42fd54:	bl	404840 <strcmp@plt>
  42fd58:	cmp	w0, #0x0
  42fd5c:	b.eq	42fe5c <ferror@plt+0x2b26c>  // b.none
  42fd60:	adrp	x0, 462000 <program_name+0xfa8>
  42fd64:	add	x0, x0, #0xe80
  42fd68:	ldr	x2, [x0]
  42fd6c:	adrp	x0, 448000 <ferror@plt+0x43410>
  42fd70:	add	x1, x0, #0x378
  42fd74:	mov	x0, x2
  42fd78:	bl	404840 <strcmp@plt>
  42fd7c:	cmp	w0, #0x0
  42fd80:	b.eq	42fe5c <ferror@plt+0x2b26c>  // b.none
  42fd84:	adrp	x0, 462000 <program_name+0xfa8>
  42fd88:	add	x0, x0, #0xe80
  42fd8c:	ldr	x2, [x0]
  42fd90:	adrp	x0, 448000 <ferror@plt+0x43410>
  42fd94:	add	x1, x0, #0x380
  42fd98:	mov	x0, x2
  42fd9c:	bl	404840 <strcmp@plt>
  42fda0:	cmp	w0, #0x0
  42fda4:	b.eq	42fe5c <ferror@plt+0x2b26c>  // b.none
  42fda8:	adrp	x0, 462000 <program_name+0xfa8>
  42fdac:	add	x0, x0, #0xe80
  42fdb0:	ldr	x2, [x0]
  42fdb4:	adrp	x0, 448000 <ferror@plt+0x43410>
  42fdb8:	add	x1, x0, #0x388
  42fdbc:	mov	x0, x2
  42fdc0:	bl	404840 <strcmp@plt>
  42fdc4:	cmp	w0, #0x0
  42fdc8:	b.eq	42fe5c <ferror@plt+0x2b26c>  // b.none
  42fdcc:	adrp	x0, 462000 <program_name+0xfa8>
  42fdd0:	add	x0, x0, #0xe80
  42fdd4:	ldr	x2, [x0]
  42fdd8:	adrp	x0, 448000 <ferror@plt+0x43410>
  42fddc:	add	x1, x0, #0x390
  42fde0:	mov	x0, x2
  42fde4:	bl	404840 <strcmp@plt>
  42fde8:	cmp	w0, #0x0
  42fdec:	b.eq	42fe5c <ferror@plt+0x2b26c>  // b.none
  42fdf0:	adrp	x0, 462000 <program_name+0xfa8>
  42fdf4:	add	x0, x0, #0xe80
  42fdf8:	ldr	x2, [x0]
  42fdfc:	adrp	x0, 448000 <ferror@plt+0x43410>
  42fe00:	add	x1, x0, #0x398
  42fe04:	mov	x0, x2
  42fe08:	bl	404840 <strcmp@plt>
  42fe0c:	cmp	w0, #0x0
  42fe10:	b.eq	42fe5c <ferror@plt+0x2b26c>  // b.none
  42fe14:	adrp	x0, 462000 <program_name+0xfa8>
  42fe18:	add	x0, x0, #0xe80
  42fe1c:	ldr	x2, [x0]
  42fe20:	adrp	x0, 448000 <ferror@plt+0x43410>
  42fe24:	add	x1, x0, #0x3a0
  42fe28:	mov	x0, x2
  42fe2c:	bl	404840 <strcmp@plt>
  42fe30:	cmp	w0, #0x0
  42fe34:	b.eq	42fe5c <ferror@plt+0x2b26c>  // b.none
  42fe38:	adrp	x0, 462000 <program_name+0xfa8>
  42fe3c:	add	x0, x0, #0xe80
  42fe40:	ldr	x2, [x0]
  42fe44:	adrp	x0, 448000 <ferror@plt+0x43410>
  42fe48:	add	x1, x0, #0x3a8
  42fe4c:	mov	x0, x2
  42fe50:	bl	404840 <strcmp@plt>
  42fe54:	cmp	w0, #0x0
  42fe58:	b.ne	42fe88 <ferror@plt+0x2b298>  // b.any
  42fe5c:	ldr	x0, [sp, #16]
  42fe60:	mov	w1, #0xd                   	// #13
  42fe64:	str	w1, [x0]
  42fe68:	adrp	x0, 462000 <program_name+0xfa8>
  42fe6c:	add	x0, x0, #0xe80
  42fe70:	ldr	x0, [x0]
  42fe74:	bl	404630 <xstrdup@plt>
  42fe78:	mov	x1, x0
  42fe7c:	ldr	x0, [sp, #16]
  42fe80:	str	x1, [x0, #16]
  42fe84:	b	430bb0 <ferror@plt+0x2bfc0>
  42fe88:	adrp	x0, 462000 <program_name+0xfa8>
  42fe8c:	add	x0, x0, #0xe80
  42fe90:	ldr	x2, [x0]
  42fe94:	adrp	x0, 448000 <ferror@plt+0x43410>
  42fe98:	add	x1, x0, #0x3b0
  42fe9c:	mov	x0, x2
  42fea0:	bl	404840 <strcmp@plt>
  42fea4:	cmp	w0, #0x0
  42fea8:	b.eq	42fef4 <ferror@plt+0x2b304>  // b.none
  42feac:	adrp	x0, 462000 <program_name+0xfa8>
  42feb0:	add	x0, x0, #0xe80
  42feb4:	ldr	x2, [x0]
  42feb8:	adrp	x0, 448000 <ferror@plt+0x43410>
  42febc:	add	x1, x0, #0x3b8
  42fec0:	mov	x0, x2
  42fec4:	bl	404840 <strcmp@plt>
  42fec8:	cmp	w0, #0x0
  42fecc:	b.eq	42fef4 <ferror@plt+0x2b304>  // b.none
  42fed0:	adrp	x0, 462000 <program_name+0xfa8>
  42fed4:	add	x0, x0, #0xe80
  42fed8:	ldr	x2, [x0]
  42fedc:	adrp	x0, 448000 <ferror@plt+0x43410>
  42fee0:	add	x1, x0, #0x3c0
  42fee4:	mov	x0, x2
  42fee8:	bl	404840 <strcmp@plt>
  42feec:	cmp	w0, #0x0
  42fef0:	b.ne	430030 <ferror@plt+0x2b440>  // b.any
  42fef4:	bl	42bc9c <ferror@plt+0x270ac>
  42fef8:	str	w0, [sp, #84]
  42fefc:	b	42ff08 <ferror@plt+0x2b318>
  42ff00:	bl	42c544 <ferror@plt+0x27954>
  42ff04:	str	w0, [sp, #84]
  42ff08:	ldr	w0, [sp, #84]
  42ff0c:	bl	42c788 <ferror@plt+0x27b98>
  42ff10:	and	w0, w0, #0xff
  42ff14:	cmp	w0, #0x0
  42ff18:	b.ne	42ff00 <ferror@plt+0x2b310>  // b.any
  42ff1c:	ldr	w0, [sp, #84]
  42ff20:	cmn	w0, #0x1
  42ff24:	b.ne	42ff34 <ferror@plt+0x2b344>  // b.any
  42ff28:	ldr	x0, [sp, #16]
  42ff2c:	str	wzr, [x0]
  42ff30:	b	430bb0 <ferror@plt+0x2bfc0>
  42ff34:	ldr	w0, [sp, #84]
  42ff38:	cmp	w0, #0x2f
  42ff3c:	b.le	42ff4c <ferror@plt+0x2b35c>
  42ff40:	ldr	w0, [sp, #84]
  42ff44:	cmp	w0, #0x39
  42ff48:	b.le	42ff7c <ferror@plt+0x2b38c>
  42ff4c:	ldr	w0, [sp, #84]
  42ff50:	cmp	w0, #0x40
  42ff54:	b.le	42ff64 <ferror@plt+0x2b374>
  42ff58:	ldr	w0, [sp, #84]
  42ff5c:	cmp	w0, #0x5a
  42ff60:	b.le	42ff7c <ferror@plt+0x2b38c>
  42ff64:	ldr	w0, [sp, #84]
  42ff68:	cmp	w0, #0x60
  42ff6c:	b.le	42ffb8 <ferror@plt+0x2b3c8>
  42ff70:	ldr	w0, [sp, #84]
  42ff74:	cmp	w0, #0x7a
  42ff78:	b.gt	42ffb8 <ferror@plt+0x2b3c8>
  42ff7c:	ldr	w0, [sp, #84]
  42ff80:	bl	42c75c <ferror@plt+0x27b6c>
  42ff84:	ldr	x0, [sp, #16]
  42ff88:	mov	w1, #0x10                  	// #16
  42ff8c:	str	w1, [x0]
  42ff90:	ldr	x0, [sp, #16]
  42ff94:	str	wzr, [x0, #8]
  42ff98:	adrp	x0, 462000 <program_name+0xfa8>
  42ff9c:	add	x0, x0, #0xe80
  42ffa0:	ldr	x0, [x0]
  42ffa4:	bl	404630 <xstrdup@plt>
  42ffa8:	mov	x1, x0
  42ffac:	ldr	x0, [sp, #16]
  42ffb0:	str	x1, [x0, #16]
  42ffb4:	b	430bb0 <ferror@plt+0x2bfc0>
  42ffb8:	adrp	x0, 462000 <program_name+0xfa8>
  42ffbc:	add	x0, x0, #0xe80
  42ffc0:	ldr	x0, [x0]
  42ffc4:	ldrb	w0, [x0]
  42ffc8:	cmp	w0, #0x73
  42ffcc:	b.ne	42ffe4 <ferror@plt+0x2b3f4>  // b.any
  42ffd0:	ldr	w0, [sp, #84]
  42ffd4:	cmp	w0, #0x27
  42ffd8:	b.eq	42ffe4 <ferror@plt+0x2b3f4>  // b.none
  42ffdc:	mov	w0, #0x1                   	// #1
  42ffe0:	b	42ffe8 <ferror@plt+0x2b3f8>
  42ffe4:	mov	w0, #0x0                   	// #0
  42ffe8:	and	w0, w0, #0x1
  42ffec:	and	w0, w0, #0xff
  42fff0:	mov	w3, w0
  42fff4:	ldr	w2, [sp, #84]
  42fff8:	ldr	x1, [sp, #16]
  42fffc:	ldr	x0, [sp, #24]
  430000:	bl	42ce68 <ferror@plt+0x28278>
  430004:	bl	42bc9c <ferror@plt+0x270ac>
  430008:	str	w0, [sp, #88]
  43000c:	ldr	w0, [sp, #88]
  430010:	cmp	w0, #0x60
  430014:	b.le	430024 <ferror@plt+0x2b434>
  430018:	ldr	w0, [sp, #88]
  43001c:	cmp	w0, #0x7a
  430020:	b.le	430004 <ferror@plt+0x2b414>
  430024:	ldr	w0, [sp, #88]
  430028:	bl	42bf14 <ferror@plt+0x27324>
  43002c:	b	430bb0 <ferror@plt+0x2bfc0>
  430030:	adrp	x0, 462000 <program_name+0xfa8>
  430034:	add	x0, x0, #0xe80
  430038:	ldr	x2, [x0]
  43003c:	adrp	x0, 448000 <ferror@plt+0x43410>
  430040:	add	x1, x0, #0x3c8
  430044:	mov	x0, x2
  430048:	bl	404840 <strcmp@plt>
  43004c:	cmp	w0, #0x0
  430050:	b.ne	4301a0 <ferror@plt+0x2b5b0>  // b.any
  430054:	bl	42bc9c <ferror@plt+0x270ac>
  430058:	str	w0, [sp, #80]
  43005c:	b	430068 <ferror@plt+0x2b478>
  430060:	bl	42c544 <ferror@plt+0x27954>
  430064:	str	w0, [sp, #80]
  430068:	ldr	w0, [sp, #80]
  43006c:	bl	42c788 <ferror@plt+0x27b98>
  430070:	and	w0, w0, #0xff
  430074:	cmp	w0, #0x0
  430078:	b.ne	430060 <ferror@plt+0x2b470>  // b.any
  43007c:	ldr	w0, [sp, #80]
  430080:	cmn	w0, #0x1
  430084:	b.ne	430094 <ferror@plt+0x2b4a4>  // b.any
  430088:	ldr	x0, [sp, #16]
  43008c:	str	wzr, [x0]
  430090:	b	430bb0 <ferror@plt+0x2bfc0>
  430094:	ldr	w0, [sp, #80]
  430098:	cmp	w0, #0x2f
  43009c:	b.le	4300ac <ferror@plt+0x2b4bc>
  4300a0:	ldr	w0, [sp, #80]
  4300a4:	cmp	w0, #0x39
  4300a8:	b.le	4300dc <ferror@plt+0x2b4ec>
  4300ac:	ldr	w0, [sp, #80]
  4300b0:	cmp	w0, #0x40
  4300b4:	b.le	4300c4 <ferror@plt+0x2b4d4>
  4300b8:	ldr	w0, [sp, #80]
  4300bc:	cmp	w0, #0x5a
  4300c0:	b.le	4300dc <ferror@plt+0x2b4ec>
  4300c4:	ldr	w0, [sp, #80]
  4300c8:	cmp	w0, #0x60
  4300cc:	b.le	430118 <ferror@plt+0x2b528>
  4300d0:	ldr	w0, [sp, #80]
  4300d4:	cmp	w0, #0x7a
  4300d8:	b.gt	430118 <ferror@plt+0x2b528>
  4300dc:	ldr	w0, [sp, #80]
  4300e0:	bl	42c75c <ferror@plt+0x27b6c>
  4300e4:	ldr	x0, [sp, #16]
  4300e8:	mov	w1, #0x10                  	// #16
  4300ec:	str	w1, [x0]
  4300f0:	ldr	x0, [sp, #16]
  4300f4:	str	wzr, [x0, #8]
  4300f8:	adrp	x0, 462000 <program_name+0xfa8>
  4300fc:	add	x0, x0, #0xe80
  430100:	ldr	x0, [x0]
  430104:	bl	404630 <xstrdup@plt>
  430108:	mov	x1, x0
  43010c:	ldr	x0, [sp, #16]
  430110:	str	x1, [x0, #16]
  430114:	b	430bb0 <ferror@plt+0x2bfc0>
  430118:	ldr	w1, [sp, #80]
  43011c:	ldr	x0, [sp, #16]
  430120:	bl	42cdc8 <ferror@plt+0x281d8>
  430124:	ldr	w0, [sp, #80]
  430128:	cmp	w0, #0x27
  43012c:	b.eq	430150 <ferror@plt+0x2b560>  // b.none
  430130:	ldr	x0, [sp, #16]
  430134:	ldr	x1, [x0, #16]
  430138:	adrp	x0, 463000 <program_name+0x1fa8>
  43013c:	add	x0, x0, #0x598
  430140:	ldr	w0, [x0]
  430144:	mov	w2, w0
  430148:	ldr	x0, [sp, #24]
  43014c:	bl	42eaa0 <ferror@plt+0x29eb0>
  430150:	ldr	x0, [sp, #16]
  430154:	ldr	x0, [x0, #16]
  430158:	bl	4048f0 <free@plt>
  43015c:	ldr	x0, [sp, #16]
  430160:	ldr	x0, [x0, #24]
  430164:	bl	42b850 <ferror@plt+0x26c60>
  430168:	ldr	x0, [sp, #16]
  43016c:	mov	w1, #0x11                  	// #17
  430170:	str	w1, [x0]
  430174:	bl	42bc9c <ferror@plt+0x270ac>
  430178:	str	w0, [sp, #88]
  43017c:	ldr	w0, [sp, #88]
  430180:	cmp	w0, #0x60
  430184:	b.le	430194 <ferror@plt+0x2b5a4>
  430188:	ldr	w0, [sp, #88]
  43018c:	cmp	w0, #0x7a
  430190:	b.le	430174 <ferror@plt+0x2b584>
  430194:	ldr	w0, [sp, #88]
  430198:	bl	42bf14 <ferror@plt+0x27324>
  43019c:	b	430bb0 <ferror@plt+0x2bfc0>
  4301a0:	adrp	x0, 462000 <program_name+0xfa8>
  4301a4:	add	x0, x0, #0xe80
  4301a8:	ldr	x2, [x0]
  4301ac:	adrp	x0, 448000 <ferror@plt+0x43410>
  4301b0:	add	x1, x0, #0x3d0
  4301b4:	mov	x0, x2
  4301b8:	bl	404840 <strcmp@plt>
  4301bc:	cmp	w0, #0x0
  4301c0:	b.eq	430254 <ferror@plt+0x2b664>  // b.none
  4301c4:	adrp	x0, 462000 <program_name+0xfa8>
  4301c8:	add	x0, x0, #0xe80
  4301cc:	ldr	x2, [x0]
  4301d0:	adrp	x0, 448000 <ferror@plt+0x43410>
  4301d4:	add	x1, x0, #0x3d8
  4301d8:	mov	x0, x2
  4301dc:	bl	404840 <strcmp@plt>
  4301e0:	cmp	w0, #0x0
  4301e4:	b.eq	430254 <ferror@plt+0x2b664>  // b.none
  4301e8:	adrp	x0, 462000 <program_name+0xfa8>
  4301ec:	add	x0, x0, #0xe80
  4301f0:	ldr	x2, [x0]
  4301f4:	adrp	x0, 448000 <ferror@plt+0x43410>
  4301f8:	add	x1, x0, #0x3e0
  4301fc:	mov	x0, x2
  430200:	bl	404840 <strcmp@plt>
  430204:	cmp	w0, #0x0
  430208:	b.eq	430254 <ferror@plt+0x2b664>  // b.none
  43020c:	adrp	x0, 462000 <program_name+0xfa8>
  430210:	add	x0, x0, #0xe80
  430214:	ldr	x2, [x0]
  430218:	adrp	x0, 448000 <ferror@plt+0x43410>
  43021c:	add	x1, x0, #0x3e8
  430220:	mov	x0, x2
  430224:	bl	404840 <strcmp@plt>
  430228:	cmp	w0, #0x0
  43022c:	b.eq	430254 <ferror@plt+0x2b664>  // b.none
  430230:	adrp	x0, 462000 <program_name+0xfa8>
  430234:	add	x0, x0, #0xe80
  430238:	ldr	x2, [x0]
  43023c:	adrp	x0, 448000 <ferror@plt+0x43410>
  430240:	add	x1, x0, #0x3f0
  430244:	mov	x0, x2
  430248:	bl	404840 <strcmp@plt>
  43024c:	cmp	w0, #0x0
  430250:	b.ne	430418 <ferror@plt+0x2b828>  // b.any
  430254:	bl	42bc9c <ferror@plt+0x270ac>
  430258:	str	w0, [sp, #76]
  43025c:	b	430268 <ferror@plt+0x2b678>
  430260:	bl	42c544 <ferror@plt+0x27954>
  430264:	str	w0, [sp, #76]
  430268:	ldr	w0, [sp, #76]
  43026c:	bl	42c788 <ferror@plt+0x27b98>
  430270:	and	w0, w0, #0xff
  430274:	cmp	w0, #0x0
  430278:	b.ne	430260 <ferror@plt+0x2b670>  // b.any
  43027c:	ldr	w0, [sp, #76]
  430280:	cmn	w0, #0x1
  430284:	b.ne	430294 <ferror@plt+0x2b6a4>  // b.any
  430288:	ldr	x0, [sp, #16]
  43028c:	str	wzr, [x0]
  430290:	b	430bb0 <ferror@plt+0x2bfc0>
  430294:	ldr	w0, [sp, #76]
  430298:	cmp	w0, #0x2f
  43029c:	b.le	4302ac <ferror@plt+0x2b6bc>
  4302a0:	ldr	w0, [sp, #76]
  4302a4:	cmp	w0, #0x39
  4302a8:	b.le	4302dc <ferror@plt+0x2b6ec>
  4302ac:	ldr	w0, [sp, #76]
  4302b0:	cmp	w0, #0x40
  4302b4:	b.le	4302c4 <ferror@plt+0x2b6d4>
  4302b8:	ldr	w0, [sp, #76]
  4302bc:	cmp	w0, #0x5a
  4302c0:	b.le	4302dc <ferror@plt+0x2b6ec>
  4302c4:	ldr	w0, [sp, #76]
  4302c8:	cmp	w0, #0x60
  4302cc:	b.le	430318 <ferror@plt+0x2b728>
  4302d0:	ldr	w0, [sp, #76]
  4302d4:	cmp	w0, #0x7a
  4302d8:	b.gt	430318 <ferror@plt+0x2b728>
  4302dc:	ldr	w0, [sp, #76]
  4302e0:	bl	42c75c <ferror@plt+0x27b6c>
  4302e4:	ldr	x0, [sp, #16]
  4302e8:	mov	w1, #0x10                  	// #16
  4302ec:	str	w1, [x0]
  4302f0:	ldr	x0, [sp, #16]
  4302f4:	str	wzr, [x0, #8]
  4302f8:	adrp	x0, 462000 <program_name+0xfa8>
  4302fc:	add	x0, x0, #0xe80
  430300:	ldr	x0, [x0]
  430304:	bl	404630 <xstrdup@plt>
  430308:	mov	x1, x0
  43030c:	ldr	x0, [sp, #16]
  430310:	str	x1, [x0, #16]
  430314:	b	430bb0 <ferror@plt+0x2bfc0>
  430318:	ldr	w1, [sp, #76]
  43031c:	ldr	x0, [sp, #16]
  430320:	bl	42cdc8 <ferror@plt+0x281d8>
  430324:	adrp	x0, 462000 <program_name+0xfa8>
  430328:	add	x0, x0, #0xe80
  43032c:	ldr	x0, [x0]
  430330:	add	x0, x0, #0x1
  430334:	ldrb	w0, [x0]
  430338:	cmp	w0, #0x78
  43033c:	b.eq	430378 <ferror@plt+0x2b788>  // b.none
  430340:	cmp	w0, #0x78
  430344:	b.gt	430410 <ferror@plt+0x2b820>
  430348:	cmp	w0, #0x77
  43034c:	b.eq	4303d0 <ferror@plt+0x2b7e0>  // b.none
  430350:	cmp	w0, #0x77
  430354:	b.gt	430410 <ferror@plt+0x2b820>
  430358:	cmp	w0, #0x72
  43035c:	b.eq	4303b4 <ferror@plt+0x2b7c4>  // b.none
  430360:	cmp	w0, #0x72
  430364:	b.gt	430410 <ferror@plt+0x2b820>
  430368:	cmp	w0, #0x0
  43036c:	b.eq	4303f4 <ferror@plt+0x2b804>  // b.none
  430370:	cmp	w0, #0x71
  430374:	b.ne	430410 <ferror@plt+0x2b820>  // b.any
  430378:	ldr	x0, [sp, #16]
  43037c:	mov	w1, #0xb                   	// #11
  430380:	str	w1, [x0]
  430384:	ldr	x0, [sp, #16]
  430388:	mov	w1, #0x2                   	// #2
  43038c:	str	w1, [x0, #8]
  430390:	ldr	x0, [sp, #16]
  430394:	ldr	x1, [x0, #16]
  430398:	adrp	x0, 463000 <program_name+0x1fa8>
  43039c:	add	x0, x0, #0x598
  4303a0:	ldr	w0, [x0]
  4303a4:	mov	w2, w0
  4303a8:	ldr	x0, [sp, #24]
  4303ac:	bl	42eaa0 <ferror@plt+0x29eb0>
  4303b0:	b	430414 <ferror@plt+0x2b824>
  4303b4:	ldr	x0, [sp, #16]
  4303b8:	ldr	x0, [x0, #24]
  4303bc:	bl	42b850 <ferror@plt+0x26c60>
  4303c0:	ldr	x0, [sp, #16]
  4303c4:	mov	w1, #0x11                  	// #17
  4303c8:	str	w1, [x0]
  4303cc:	b	430414 <ferror@plt+0x2b824>
  4303d0:	ldr	x0, [sp, #16]
  4303d4:	ldr	x0, [x0, #24]
  4303d8:	bl	42b850 <ferror@plt+0x26c60>
  4303dc:	ldr	x0, [sp, #16]
  4303e0:	mov	w1, #0x10                  	// #16
  4303e4:	str	w1, [x0]
  4303e8:	ldr	x0, [sp, #16]
  4303ec:	str	wzr, [x0, #8]
  4303f0:	b	430414 <ferror@plt+0x2b824>
  4303f4:	ldr	x0, [sp, #16]
  4303f8:	mov	w1, #0xb                   	// #11
  4303fc:	str	w1, [x0]
  430400:	ldr	x0, [sp, #16]
  430404:	mov	w1, #0x1                   	// #1
  430408:	str	w1, [x0, #8]
  43040c:	b	430414 <ferror@plt+0x2b824>
  430410:	bl	4047b0 <abort@plt>
  430414:	b	430bb0 <ferror@plt+0x2bfc0>
  430418:	adrp	x0, 462000 <program_name+0xfa8>
  43041c:	add	x0, x0, #0xe80
  430420:	ldr	x0, [x0]
  430424:	ldrb	w0, [x0]
  430428:	cmp	w0, #0x2f
  43042c:	b.ls	430448 <ferror@plt+0x2b858>  // b.plast
  430430:	adrp	x0, 462000 <program_name+0xfa8>
  430434:	add	x0, x0, #0xe80
  430438:	ldr	x0, [x0]
  43043c:	ldrb	w0, [x0]
  430440:	cmp	w0, #0x39
  430444:	b.ls	430460 <ferror@plt+0x2b870>  // b.plast
  430448:	adrp	x0, 462000 <program_name+0xfa8>
  43044c:	add	x0, x0, #0xe80
  430450:	ldr	x0, [x0]
  430454:	ldrb	w0, [x0]
  430458:	cmp	w0, #0x2e
  43045c:	b.ne	430470 <ferror@plt+0x2b880>  // b.any
  430460:	ldr	x0, [sp, #16]
  430464:	mov	w1, #0xc                   	// #12
  430468:	str	w1, [x0]
  43046c:	b	430bb0 <ferror@plt+0x2bfc0>
  430470:	ldr	x0, [sp, #16]
  430474:	mov	w1, #0x10                  	// #16
  430478:	str	w1, [x0]
  43047c:	adrp	x0, 462000 <program_name+0xfa8>
  430480:	add	x0, x0, #0xe80
  430484:	ldr	x2, [x0]
  430488:	adrp	x0, 448000 <ferror@plt+0x43410>
  43048c:	add	x1, x0, #0x3f8
  430490:	mov	x0, x2
  430494:	bl	404840 <strcmp@plt>
  430498:	cmp	w0, #0x0
  43049c:	cset	w0, eq  // eq = none
  4304a0:	and	w0, w0, #0xff
  4304a4:	mov	w1, w0
  4304a8:	ldr	x0, [sp, #16]
  4304ac:	str	w1, [x0, #8]
  4304b0:	adrp	x0, 462000 <program_name+0xfa8>
  4304b4:	add	x0, x0, #0xe80
  4304b8:	ldr	x0, [x0]
  4304bc:	bl	404630 <xstrdup@plt>
  4304c0:	mov	x1, x0
  4304c4:	ldr	x0, [sp, #16]
  4304c8:	str	x1, [x0, #16]
  4304cc:	b	430bb0 <ferror@plt+0x2bfc0>
  4304d0:	ldr	w1, [sp, #88]
  4304d4:	ldr	x0, [sp, #16]
  4304d8:	bl	42cdc8 <ferror@plt+0x281d8>
  4304dc:	ldr	x0, [sp, #16]
  4304e0:	mov	w1, #0x2                   	// #2
  4304e4:	str	w1, [x0, #8]
  4304e8:	ldr	x0, [sp, #16]
  4304ec:	ldr	x1, [x0, #16]
  4304f0:	adrp	x0, 463000 <program_name+0x1fa8>
  4304f4:	add	x0, x0, #0x598
  4304f8:	ldr	w0, [x0]
  4304fc:	mov	w2, w0
  430500:	ldr	x0, [sp, #24]
  430504:	bl	42eaa0 <ferror@plt+0x29eb0>
  430508:	b	430bb0 <ferror@plt+0x2bfc0>
  43050c:	ldr	w1, [sp, #88]
  430510:	ldr	x0, [sp, #16]
  430514:	bl	42cdc8 <ferror@plt+0x281d8>
  430518:	ldr	x0, [sp, #16]
  43051c:	mov	w1, #0x2                   	// #2
  430520:	str	w1, [x0, #8]
  430524:	ldr	x0, [sp, #16]
  430528:	ldr	x1, [x0, #16]
  43052c:	adrp	x0, 463000 <program_name+0x1fa8>
  430530:	add	x0, x0, #0x598
  430534:	ldr	w0, [x0]
  430538:	mov	w2, w0
  43053c:	ldr	x0, [sp, #24]
  430540:	bl	42eaa0 <ferror@plt+0x29eb0>
  430544:	b	430bb0 <ferror@plt+0x2bfc0>
  430548:	ldr	w1, [sp, #88]
  43054c:	ldr	x0, [sp, #16]
  430550:	bl	42cdc8 <ferror@plt+0x281d8>
  430554:	ldr	x0, [sp, #16]
  430558:	mov	w1, #0x1                   	// #1
  43055c:	str	w1, [x0, #8]
  430560:	b	430bb0 <ferror@plt+0x2bfc0>
  430564:	ldr	x0, [sp, #16]
  430568:	mov	w1, #0x1                   	// #1
  43056c:	str	w1, [x0]
  430570:	b	430bb0 <ferror@plt+0x2bfc0>
  430574:	ldr	x0, [sp, #16]
  430578:	mov	w1, #0x2                   	// #2
  43057c:	str	w1, [x0]
  430580:	b	430bb0 <ferror@plt+0x2bfc0>
  430584:	ldr	x0, [sp, #16]
  430588:	mov	w1, #0x7                   	// #7
  43058c:	str	w1, [x0]
  430590:	b	430bb0 <ferror@plt+0x2bfc0>
  430594:	ldr	x0, [sp, #16]
  430598:	mov	w1, #0x8                   	// #8
  43059c:	str	w1, [x0]
  4305a0:	b	430bb0 <ferror@plt+0x2bfc0>
  4305a4:	ldr	x0, [sp, #16]
  4305a8:	mov	w1, #0x9                   	// #9
  4305ac:	str	w1, [x0]
  4305b0:	b	430bb0 <ferror@plt+0x2bfc0>
  4305b4:	ldr	x0, [sp, #16]
  4305b8:	mov	w1, #0xa                   	// #10
  4305bc:	str	w1, [x0]
  4305c0:	b	430bb0 <ferror@plt+0x2bfc0>
  4305c4:	ldr	x0, [sp, #16]
  4305c8:	mov	w1, #0x6                   	// #6
  4305cc:	str	w1, [x0]
  4305d0:	b	430bb0 <ferror@plt+0x2bfc0>
  4305d4:	ldr	x0, [sp, #16]
  4305d8:	mov	w1, #0x3                   	// #3
  4305dc:	str	w1, [x0]
  4305e0:	b	430bb0 <ferror@plt+0x2bfc0>
  4305e4:	bl	42bc9c <ferror@plt+0x270ac>
  4305e8:	str	w0, [sp, #88]
  4305ec:	ldr	w0, [sp, #88]
  4305f0:	cmp	w0, #0x3e
  4305f4:	b.ne	430608 <ferror@plt+0x2ba18>  // b.any
  4305f8:	ldr	x0, [sp, #16]
  4305fc:	mov	w1, #0x4                   	// #4
  430600:	str	w1, [x0]
  430604:	b	430bb0 <ferror@plt+0x2bfc0>
  430608:	adrp	x0, 462000 <program_name+0xfa8>
  43060c:	add	x0, x0, #0xdd4
  430610:	ldr	w0, [x0]
  430614:	cmp	w0, #0x2
  430618:	b.ne	43067c <ferror@plt+0x2ba8c>  // b.any
  43061c:	adrp	x0, 462000 <program_name+0xfa8>
  430620:	add	x0, x0, #0xdf8
  430624:	ldr	w0, [x0]
  430628:	cmp	w0, #0x6
  43062c:	b.eq	430644 <ferror@plt+0x2ba54>  // b.none
  430630:	adrp	x0, 462000 <program_name+0xfa8>
  430634:	add	x0, x0, #0xdf8
  430638:	ldr	w0, [x0]
  43063c:	cmp	w0, #0x8
  430640:	b.ne	43067c <ferror@plt+0x2ba8c>  // b.any
  430644:	ldr	w0, [sp, #88]
  430648:	cmp	w0, #0x40
  43064c:	b.le	43065c <ferror@plt+0x2ba6c>
  430650:	ldr	w0, [sp, #88]
  430654:	cmp	w0, #0x5a
  430658:	b.le	430674 <ferror@plt+0x2ba84>
  43065c:	ldr	w0, [sp, #88]
  430660:	cmp	w0, #0x60
  430664:	b.le	43067c <ferror@plt+0x2ba8c>
  430668:	ldr	w0, [sp, #88]
  43066c:	cmp	w0, #0x7a
  430670:	b.gt	43067c <ferror@plt+0x2ba8c>
  430674:	bl	42c3ec <ferror@plt+0x277fc>
  430678:	b	430bac <ferror@plt+0x2bfbc>
  43067c:	ldr	w0, [sp, #88]
  430680:	bl	42bf14 <ferror@plt+0x27324>
  430684:	ldr	x0, [sp, #16]
  430688:	mov	w1, #0x13                  	// #19
  43068c:	str	w1, [x0]
  430690:	b	430bb0 <ferror@plt+0x2bfc0>
  430694:	bl	42bc9c <ferror@plt+0x270ac>
  430698:	str	w0, [sp, #88]
  43069c:	ldr	w0, [sp, #88]
  4306a0:	cmp	w0, #0x3c
  4306a4:	b.ne	430a48 <ferror@plt+0x2be58>  // b.any
  4306a8:	bl	42bc9c <ferror@plt+0x270ac>
  4306ac:	str	w0, [sp, #88]
  4306b0:	ldr	w0, [sp, #88]
  4306b4:	cmp	w0, #0x27
  4306b8:	b.ne	430720 <ferror@plt+0x2bb30>  // b.any
  4306bc:	ldr	w1, [sp, #88]
  4306c0:	ldr	x0, [sp, #16]
  4306c4:	bl	42cdc8 <ferror@plt+0x281d8>
  4306c8:	ldr	x0, [sp, #16]
  4306cc:	ldr	x0, [x0, #16]
  4306d0:	bl	42bf6c <ferror@plt+0x2737c>
  4306d4:	str	x0, [sp, #48]
  4306d8:	ldr	x0, [sp, #16]
  4306dc:	ldr	x0, [x0, #16]
  4306e0:	bl	4048f0 <free@plt>
  4306e4:	ldr	x0, [sp, #16]
  4306e8:	ldr	x1, [sp, #48]
  4306ec:	str	x1, [x0, #16]
  4306f0:	ldr	x0, [sp, #16]
  4306f4:	mov	w1, #0xb                   	// #11
  4306f8:	str	w1, [x0]
  4306fc:	ldr	x0, [sp, #16]
  430700:	str	wzr, [x0, #8]
  430704:	adrp	x0, 463000 <program_name+0x1fa8>
  430708:	add	x0, x0, #0x598
  43070c:	ldr	w0, [x0]
  430710:	add	w1, w0, #0x1
  430714:	ldr	x0, [sp, #16]
  430718:	str	w1, [x0, #32]
  43071c:	b	430bb0 <ferror@plt+0x2bfc0>
  430720:	ldr	w0, [sp, #88]
  430724:	cmp	w0, #0x22
  430728:	b.ne	4307b0 <ferror@plt+0x2bbc0>  // b.any
  43072c:	ldr	w1, [sp, #88]
  430730:	ldr	x0, [sp, #16]
  430734:	bl	42cdc8 <ferror@plt+0x281d8>
  430738:	ldr	x0, [sp, #16]
  43073c:	ldr	x0, [x0, #16]
  430740:	bl	42bf6c <ferror@plt+0x2737c>
  430744:	str	x0, [sp, #56]
  430748:	ldr	x0, [sp, #16]
  43074c:	ldr	x0, [x0, #16]
  430750:	bl	4048f0 <free@plt>
  430754:	ldr	x0, [sp, #16]
  430758:	ldr	x1, [sp, #56]
  43075c:	str	x1, [x0, #16]
  430760:	ldr	x0, [sp, #16]
  430764:	mov	w1, #0xb                   	// #11
  430768:	str	w1, [x0]
  43076c:	ldr	x0, [sp, #16]
  430770:	mov	w1, #0x2                   	// #2
  430774:	str	w1, [x0, #8]
  430778:	adrp	x0, 463000 <program_name+0x1fa8>
  43077c:	add	x0, x0, #0x598
  430780:	ldr	w0, [x0]
  430784:	add	w1, w0, #0x1
  430788:	ldr	x0, [sp, #16]
  43078c:	str	w1, [x0, #32]
  430790:	ldr	x0, [sp, #16]
  430794:	ldr	x1, [x0, #16]
  430798:	ldr	x0, [sp, #16]
  43079c:	ldr	w0, [x0, #32]
  4307a0:	mov	w2, w0
  4307a4:	ldr	x0, [sp, #24]
  4307a8:	bl	42eaa0 <ferror@plt+0x29eb0>
  4307ac:	b	430bb0 <ferror@plt+0x2bfc0>
  4307b0:	ldr	w0, [sp, #88]
  4307b4:	cmp	w0, #0x40
  4307b8:	b.le	4307c8 <ferror@plt+0x2bbd8>
  4307bc:	ldr	w0, [sp, #88]
  4307c0:	cmp	w0, #0x5a
  4307c4:	b.le	4307ec <ferror@plt+0x2bbfc>
  4307c8:	ldr	w0, [sp, #88]
  4307cc:	cmp	w0, #0x60
  4307d0:	b.le	4307e0 <ferror@plt+0x2bbf0>
  4307d4:	ldr	w0, [sp, #88]
  4307d8:	cmp	w0, #0x7a
  4307dc:	b.le	4307ec <ferror@plt+0x2bbfc>
  4307e0:	ldr	w0, [sp, #88]
  4307e4:	cmp	w0, #0x5f
  4307e8:	b.ne	430a38 <ferror@plt+0x2be48>  // b.any
  4307ec:	str	wzr, [sp, #92]
  4307f0:	b	430898 <ferror@plt+0x2bca8>
  4307f4:	adrp	x0, 462000 <program_name+0xfa8>
  4307f8:	add	x0, x0, #0xe78
  4307fc:	ldr	w0, [x0]
  430800:	ldr	w1, [sp, #92]
  430804:	cmp	w1, w0
  430808:	b.lt	430864 <ferror@plt+0x2bc74>  // b.tstop
  43080c:	adrp	x0, 462000 <program_name+0xfa8>
  430810:	add	x0, x0, #0xe78
  430814:	ldr	w0, [x0]
  430818:	add	w0, w0, #0x5
  43081c:	lsl	w1, w0, #1
  430820:	adrp	x0, 462000 <program_name+0xfa8>
  430824:	add	x0, x0, #0xe78
  430828:	str	w1, [x0]
  43082c:	adrp	x0, 462000 <program_name+0xfa8>
  430830:	add	x0, x0, #0xe80
  430834:	ldr	x2, [x0]
  430838:	adrp	x0, 462000 <program_name+0xfa8>
  43083c:	add	x0, x0, #0xe78
  430840:	ldr	w0, [x0]
  430844:	sxtw	x0, w0
  430848:	mov	x1, x0
  43084c:	mov	x0, x2
  430850:	bl	404560 <xrealloc@plt>
  430854:	mov	x1, x0
  430858:	adrp	x0, 462000 <program_name+0xfa8>
  43085c:	add	x0, x0, #0xe80
  430860:	str	x1, [x0]
  430864:	adrp	x0, 462000 <program_name+0xfa8>
  430868:	add	x0, x0, #0xe80
  43086c:	ldr	x1, [x0]
  430870:	ldr	w0, [sp, #92]
  430874:	add	w2, w0, #0x1
  430878:	str	w2, [sp, #92]
  43087c:	sxtw	x0, w0
  430880:	add	x0, x1, x0
  430884:	ldr	w1, [sp, #88]
  430888:	and	w1, w1, #0xff
  43088c:	strb	w1, [x0]
  430890:	bl	42bc9c <ferror@plt+0x270ac>
  430894:	str	w0, [sp, #88]
  430898:	ldr	w0, [sp, #88]
  43089c:	cmp	w0, #0x40
  4308a0:	b.le	4308b0 <ferror@plt+0x2bcc0>
  4308a4:	ldr	w0, [sp, #88]
  4308a8:	cmp	w0, #0x5a
  4308ac:	b.le	4307f4 <ferror@plt+0x2bc04>
  4308b0:	ldr	w0, [sp, #88]
  4308b4:	cmp	w0, #0x60
  4308b8:	b.le	4308c8 <ferror@plt+0x2bcd8>
  4308bc:	ldr	w0, [sp, #88]
  4308c0:	cmp	w0, #0x7a
  4308c4:	b.le	4307f4 <ferror@plt+0x2bc04>
  4308c8:	ldr	w0, [sp, #88]
  4308cc:	cmp	w0, #0x2f
  4308d0:	b.le	4308e0 <ferror@plt+0x2bcf0>
  4308d4:	ldr	w0, [sp, #88]
  4308d8:	cmp	w0, #0x39
  4308dc:	b.le	4307f4 <ferror@plt+0x2bc04>
  4308e0:	ldr	w0, [sp, #88]
  4308e4:	cmp	w0, #0x5f
  4308e8:	b.eq	4307f4 <ferror@plt+0x2bc04>  // b.none
  4308ec:	ldr	w0, [sp, #88]
  4308f0:	cmp	w0, #0x7f
  4308f4:	b.gt	4307f4 <ferror@plt+0x2bc04>
  4308f8:	ldr	w0, [sp, #88]
  4308fc:	cmn	w0, #0x1
  430900:	b.ne	430910 <ferror@plt+0x2bd20>  // b.any
  430904:	ldr	x0, [sp, #16]
  430908:	str	wzr, [x0]
  43090c:	b	430bb0 <ferror@plt+0x2bfc0>
  430910:	ldr	w0, [sp, #88]
  430914:	bl	42bf14 <ferror@plt+0x27324>
  430918:	adrp	x0, 462000 <program_name+0xfa8>
  43091c:	add	x0, x0, #0xe78
  430920:	ldr	w0, [x0]
  430924:	ldr	w1, [sp, #92]
  430928:	cmp	w1, w0
  43092c:	b.lt	430988 <ferror@plt+0x2bd98>  // b.tstop
  430930:	adrp	x0, 462000 <program_name+0xfa8>
  430934:	add	x0, x0, #0xe78
  430938:	ldr	w0, [x0]
  43093c:	add	w0, w0, #0x5
  430940:	lsl	w1, w0, #1
  430944:	adrp	x0, 462000 <program_name+0xfa8>
  430948:	add	x0, x0, #0xe78
  43094c:	str	w1, [x0]
  430950:	adrp	x0, 462000 <program_name+0xfa8>
  430954:	add	x0, x0, #0xe80
  430958:	ldr	x2, [x0]
  43095c:	adrp	x0, 462000 <program_name+0xfa8>
  430960:	add	x0, x0, #0xe78
  430964:	ldr	w0, [x0]
  430968:	sxtw	x0, w0
  43096c:	mov	x1, x0
  430970:	mov	x0, x2
  430974:	bl	404560 <xrealloc@plt>
  430978:	mov	x1, x0
  43097c:	adrp	x0, 462000 <program_name+0xfa8>
  430980:	add	x0, x0, #0xe80
  430984:	str	x1, [x0]
  430988:	adrp	x0, 462000 <program_name+0xfa8>
  43098c:	add	x0, x0, #0xe80
  430990:	ldr	x1, [x0]
  430994:	ldr	w0, [sp, #92]
  430998:	add	w2, w0, #0x1
  43099c:	str	w2, [sp, #92]
  4309a0:	sxtw	x0, w0
  4309a4:	add	x0, x1, x0
  4309a8:	strb	wzr, [x0]
  4309ac:	adrp	x0, 462000 <program_name+0xfa8>
  4309b0:	add	x0, x0, #0xe80
  4309b4:	ldr	x0, [x0]
  4309b8:	bl	42bf6c <ferror@plt+0x2737c>
  4309bc:	str	x0, [sp, #64]
  4309c0:	ldr	x0, [sp, #16]
  4309c4:	ldr	x1, [sp, #64]
  4309c8:	str	x1, [x0, #16]
  4309cc:	ldr	x0, [sp, #16]
  4309d0:	mov	w1, #0xb                   	// #11
  4309d4:	str	w1, [x0]
  4309d8:	ldr	x0, [sp, #16]
  4309dc:	mov	w1, #0x2                   	// #2
  4309e0:	str	w1, [x0, #8]
  4309e4:	adrp	x0, 463000 <program_name+0x1fa8>
  4309e8:	add	x0, x0, #0x558
  4309ec:	ldr	x0, [x0]
  4309f0:	bl	42b81c <ferror@plt+0x26c2c>
  4309f4:	mov	x1, x0
  4309f8:	ldr	x0, [sp, #16]
  4309fc:	str	x1, [x0, #24]
  430a00:	adrp	x0, 463000 <program_name+0x1fa8>
  430a04:	add	x0, x0, #0x598
  430a08:	ldr	w0, [x0]
  430a0c:	add	w1, w0, #0x1
  430a10:	ldr	x0, [sp, #16]
  430a14:	str	w1, [x0, #32]
  430a18:	ldr	x0, [sp, #16]
  430a1c:	ldr	x1, [x0, #16]
  430a20:	ldr	x0, [sp, #16]
  430a24:	ldr	w0, [x0, #32]
  430a28:	mov	w2, w0
  430a2c:	ldr	x0, [sp, #24]
  430a30:	bl	42eaa0 <ferror@plt+0x29eb0>
  430a34:	b	430bb0 <ferror@plt+0x2bfc0>
  430a38:	ldr	x0, [sp, #16]
  430a3c:	mov	w1, #0x13                  	// #19
  430a40:	str	w1, [x0]
  430a44:	b	430bb0 <ferror@plt+0x2bfc0>
  430a48:	ldr	w0, [sp, #88]
  430a4c:	bl	42bf14 <ferror@plt+0x27324>
  430a50:	ldr	x0, [sp, #16]
  430a54:	mov	w1, #0x13                  	// #19
  430a58:	str	w1, [x0]
  430a5c:	b	430bb0 <ferror@plt+0x2bfc0>
  430a60:	bl	42bc9c <ferror@plt+0x270ac>
  430a64:	str	w0, [sp, #88]
  430a68:	ldr	w0, [sp, #88]
  430a6c:	cmp	w0, #0x3e
  430a70:	b.ne	430a84 <ferror@plt+0x2be94>  // b.any
  430a74:	ldr	x0, [sp, #16]
  430a78:	mov	w1, #0x5                   	// #5
  430a7c:	str	w1, [x0]
  430a80:	b	430bb0 <ferror@plt+0x2bfc0>
  430a84:	ldr	w0, [sp, #88]
  430a88:	cmp	w0, #0x40
  430a8c:	b.le	430a9c <ferror@plt+0x2beac>
  430a90:	ldr	w0, [sp, #88]
  430a94:	cmp	w0, #0x5a
  430a98:	b.le	430ab4 <ferror@plt+0x2bec4>
  430a9c:	ldr	w0, [sp, #88]
  430aa0:	cmp	w0, #0x60
  430aa4:	b.le	430ac4 <ferror@plt+0x2bed4>
  430aa8:	ldr	w0, [sp, #88]
  430aac:	cmp	w0, #0x7a
  430ab0:	b.gt	430ac4 <ferror@plt+0x2bed4>
  430ab4:	ldr	x0, [sp, #16]
  430ab8:	mov	w1, #0x13                  	// #19
  430abc:	str	w1, [x0]
  430ac0:	b	430bb0 <ferror@plt+0x2bfc0>
  430ac4:	ldr	w0, [sp, #88]
  430ac8:	bl	42bf14 <ferror@plt+0x27324>
  430acc:	ldr	x0, [sp, #16]
  430ad0:	mov	w1, #0x13                  	// #19
  430ad4:	str	w1, [x0]
  430ad8:	b	430bb0 <ferror@plt+0x2bfc0>
  430adc:	ldr	x0, [sp, #16]
  430ae0:	ldr	w0, [x0, #4]
  430ae4:	bl	42f770 <ferror@plt+0x2ab80>
  430ae8:	and	w0, w0, #0xff
  430aec:	cmp	w0, #0x0
  430af0:	b.eq	430b70 <ferror@plt+0x2bf80>  // b.none
  430af4:	ldr	w1, [sp, #88]
  430af8:	ldr	x0, [sp, #16]
  430afc:	bl	42cdc8 <ferror@plt+0x281d8>
  430b00:	ldr	x0, [sp, #16]
  430b04:	ldr	x1, [x0, #16]
  430b08:	adrp	x0, 463000 <program_name+0x1fa8>
  430b0c:	add	x0, x0, #0x598
  430b10:	ldr	w0, [x0]
  430b14:	mov	w2, w0
  430b18:	ldr	x0, [sp, #24]
  430b1c:	bl	42eaa0 <ferror@plt+0x29eb0>
  430b20:	ldr	x0, [sp, #16]
  430b24:	ldr	x0, [x0, #16]
  430b28:	bl	4048f0 <free@plt>
  430b2c:	ldr	x0, [sp, #16]
  430b30:	ldr	x0, [x0, #24]
  430b34:	bl	42b850 <ferror@plt+0x26c60>
  430b38:	ldr	x0, [sp, #16]
  430b3c:	mov	w1, #0x11                  	// #17
  430b40:	str	w1, [x0]
  430b44:	bl	42bc9c <ferror@plt+0x270ac>
  430b48:	str	w0, [sp, #88]
  430b4c:	ldr	w0, [sp, #88]
  430b50:	cmp	w0, #0x60
  430b54:	b.le	430b64 <ferror@plt+0x2bf74>
  430b58:	ldr	w0, [sp, #88]
  430b5c:	cmp	w0, #0x7a
  430b60:	b.le	430b44 <ferror@plt+0x2bf54>
  430b64:	ldr	w0, [sp, #88]
  430b68:	bl	42bf14 <ferror@plt+0x27324>
  430b6c:	b	430bb0 <ferror@plt+0x2bfc0>
  430b70:	ldr	w0, [sp, #88]
  430b74:	cmp	w0, #0x2f
  430b78:	b.ne	430b98 <ferror@plt+0x2bfa8>  // b.any
  430b7c:	bl	42bc9c <ferror@plt+0x270ac>
  430b80:	str	w0, [sp, #88]
  430b84:	ldr	w0, [sp, #88]
  430b88:	cmp	w0, #0x2f
  430b8c:	b.eq	430b98 <ferror@plt+0x2bfa8>  // b.none
  430b90:	ldr	w0, [sp, #88]
  430b94:	bl	42bf14 <ferror@plt+0x27324>
  430b98:	ldr	x0, [sp, #16]
  430b9c:	mov	w1, #0x13                  	// #19
  430ba0:	str	w1, [x0]
  430ba4:	b	430bb0 <ferror@plt+0x2bfc0>
  430ba8:	nop
  430bac:	b	42f890 <ferror@plt+0x2aca0>
  430bb0:	ldp	x29, x30, [sp], #96
  430bb4:	ret
  430bb8:	stp	x29, x30, [sp, #-48]!
  430bbc:	mov	x29, sp
  430bc0:	str	x0, [sp, #24]
  430bc4:	str	x1, [sp, #16]
  430bc8:	ldr	x0, [sp, #24]
  430bcc:	ldr	x1, [x0, #8]
  430bd0:	ldr	x0, [sp, #24]
  430bd4:	ldr	x0, [x0, #16]
  430bd8:	cmp	x1, x0
  430bdc:	b.cc	430c24 <ferror@plt+0x2c034>  // b.lo, b.ul, b.last
  430be0:	ldr	x0, [sp, #24]
  430be4:	ldr	x0, [x0, #16]
  430be8:	add	x0, x0, #0x2
  430bec:	lsl	x1, x0, #1
  430bf0:	ldr	x0, [sp, #24]
  430bf4:	str	x1, [x0, #16]
  430bf8:	ldr	x0, [sp, #24]
  430bfc:	ldr	x0, [x0, #16]
  430c00:	lsl	x0, x0, #3
  430c04:	str	x0, [sp, #40]
  430c08:	ldr	x0, [sp, #24]
  430c0c:	ldr	x0, [x0]
  430c10:	ldr	x1, [sp, #40]
  430c14:	bl	404560 <xrealloc@plt>
  430c18:	mov	x1, x0
  430c1c:	ldr	x0, [sp, #24]
  430c20:	str	x1, [x0]
  430c24:	ldr	x0, [sp, #24]
  430c28:	ldr	x1, [x0]
  430c2c:	ldr	x0, [sp, #24]
  430c30:	ldr	x0, [x0, #8]
  430c34:	add	x3, x0, #0x1
  430c38:	ldr	x2, [sp, #24]
  430c3c:	str	x3, [x2, #8]
  430c40:	lsl	x0, x0, #3
  430c44:	add	x0, x1, x0
  430c48:	ldr	x1, [sp, #16]
  430c4c:	str	x1, [x0]
  430c50:	nop
  430c54:	ldp	x29, x30, [sp], #48
  430c58:	ret
  430c5c:	sub	sp, sp, #0x10
  430c60:	str	x0, [sp, #8]
  430c64:	ldr	x0, [sp, #8]
  430c68:	ldr	x0, [x0, #8]
  430c6c:	cmp	x0, #0x0
  430c70:	b.eq	430ca8 <ferror@plt+0x2c0b8>  // b.none
  430c74:	ldr	x0, [sp, #8]
  430c78:	ldr	x1, [x0]
  430c7c:	ldr	x0, [sp, #8]
  430c80:	ldr	x0, [x0, #8]
  430c84:	sub	x2, x0, #0x1
  430c88:	ldr	x0, [sp, #8]
  430c8c:	str	x2, [x0, #8]
  430c90:	ldr	x0, [sp, #8]
  430c94:	ldr	x0, [x0, #8]
  430c98:	lsl	x0, x0, #3
  430c9c:	add	x0, x1, x0
  430ca0:	ldr	x0, [x0]
  430ca4:	b	430cac <ferror@plt+0x2c0bc>
  430ca8:	mov	x0, #0x0                   	// #0
  430cac:	add	sp, sp, #0x10
  430cb0:	ret
  430cb4:	sub	sp, sp, #0x10
  430cb8:	str	x0, [sp, #8]
  430cbc:	ldr	x0, [sp, #8]
  430cc0:	ldr	x0, [x0, #8]
  430cc4:	cmp	x0, #0x0
  430cc8:	b.eq	430cf0 <ferror@plt+0x2c100>  // b.none
  430ccc:	ldr	x0, [sp, #8]
  430cd0:	ldr	x1, [x0]
  430cd4:	ldr	x0, [sp, #8]
  430cd8:	ldr	x0, [x0, #8]
  430cdc:	lsl	x0, x0, #3
  430ce0:	sub	x0, x0, #0x8
  430ce4:	add	x0, x1, x0
  430ce8:	ldr	x0, [x0]
  430cec:	b	430cf4 <ferror@plt+0x2c104>
  430cf0:	mov	x0, #0x0                   	// #0
  430cf4:	add	sp, sp, #0x10
  430cf8:	ret
  430cfc:	stp	x29, x30, [sp, #-48]!
  430d00:	mov	x29, sp
  430d04:	str	x0, [sp, #24]
  430d08:	str	xzr, [sp, #40]
  430d0c:	b	430d38 <ferror@plt+0x2c148>
  430d10:	ldr	x0, [sp, #24]
  430d14:	ldr	x1, [x0]
  430d18:	ldr	x0, [sp, #40]
  430d1c:	lsl	x0, x0, #3
  430d20:	add	x0, x1, x0
  430d24:	ldr	x0, [x0]
  430d28:	bl	42c7e8 <ferror@plt+0x27bf8>
  430d2c:	ldr	x0, [sp, #40]
  430d30:	add	x0, x0, #0x1
  430d34:	str	x0, [sp, #40]
  430d38:	ldr	x0, [sp, #24]
  430d3c:	ldr	x0, [x0, #8]
  430d40:	ldr	x1, [sp, #40]
  430d44:	cmp	x1, x0
  430d48:	b.cc	430d10 <ferror@plt+0x2c120>  // b.lo, b.ul, b.last
  430d4c:	ldr	x0, [sp, #24]
  430d50:	ldr	x0, [x0]
  430d54:	bl	4048f0 <free@plt>
  430d58:	nop
  430d5c:	ldp	x29, x30, [sp], #48
  430d60:	ret
  430d64:	stp	x29, x30, [sp, #-64]!
  430d68:	mov	x29, sp
  430d6c:	str	x0, [sp, #24]
  430d70:	adrp	x0, 462000 <program_name+0xfa8>
  430d74:	add	x0, x0, #0xe00
  430d78:	bl	430c5c <ferror@plt+0x2c06c>
  430d7c:	str	x0, [sp, #56]
  430d80:	ldr	x0, [sp, #56]
  430d84:	cmp	x0, #0x0
  430d88:	b.ne	4310f4 <ferror@plt+0x2c504>  // b.any
  430d8c:	mov	x0, #0x28                  	// #40
  430d90:	bl	404620 <xmalloc@plt>
  430d94:	str	x0, [sp, #56]
  430d98:	ldr	x1, [sp, #56]
  430d9c:	ldr	x0, [sp, #24]
  430da0:	bl	42f880 <ferror@plt+0x2ac90>
  430da4:	adrp	x0, 462000 <program_name+0xfa8>
  430da8:	add	x0, x0, #0xdf8
  430dac:	ldr	w1, [x0]
  430db0:	ldr	x0, [sp, #56]
  430db4:	str	w1, [x0, #4]
  430db8:	ldr	x0, [sp, #56]
  430dbc:	ldr	w1, [x0]
  430dc0:	adrp	x0, 462000 <program_name+0xfa8>
  430dc4:	add	x0, x0, #0xdf8
  430dc8:	str	w1, [x0]
  430dcc:	ldr	x0, [sp, #56]
  430dd0:	ldr	w0, [x0]
  430dd4:	cmp	w0, #0x10
  430dd8:	b.ne	4310f4 <ferror@plt+0x2c504>  // b.any
  430ddc:	ldr	x0, [sp, #56]
  430de0:	ldr	w0, [x0, #4]
  430de4:	cmp	w0, #0x5
  430de8:	b.ne	430e00 <ferror@plt+0x2c210>  // b.any
  430dec:	adrp	x0, 462000 <program_name+0xfa8>
  430df0:	add	x0, x0, #0xdf8
  430df4:	mov	w1, #0xe                   	// #14
  430df8:	str	w1, [x0]
  430dfc:	b	4310f4 <ferror@plt+0x2c504>
  430e00:	ldr	x0, [sp, #56]
  430e04:	ldr	w0, [x0, #4]
  430e08:	cmp	w0, #0xf
  430e0c:	b.ne	430e24 <ferror@plt+0x2c234>  // b.any
  430e10:	adrp	x0, 462000 <program_name+0xfa8>
  430e14:	add	x0, x0, #0xdf8
  430e18:	mov	w1, #0xe                   	// #14
  430e1c:	str	w1, [x0]
  430e20:	b	4310f4 <ferror@plt+0x2c504>
  430e24:	ldr	x0, [sp, #56]
  430e28:	ldr	x2, [x0, #16]
  430e2c:	adrp	x0, 448000 <ferror@plt+0x43410>
  430e30:	add	x1, x0, #0x570
  430e34:	mov	x0, x2
  430e38:	bl	404840 <strcmp@plt>
  430e3c:	cmp	w0, #0x0
  430e40:	b.eq	4310e4 <ferror@plt+0x2c4f4>  // b.none
  430e44:	ldr	x0, [sp, #56]
  430e48:	ldr	x2, [x0, #16]
  430e4c:	adrp	x0, 448000 <ferror@plt+0x43410>
  430e50:	add	x1, x0, #0x580
  430e54:	mov	x0, x2
  430e58:	bl	404840 <strcmp@plt>
  430e5c:	cmp	w0, #0x0
  430e60:	b.eq	4310e4 <ferror@plt+0x2c4f4>  // b.none
  430e64:	ldr	x0, [sp, #56]
  430e68:	ldr	x2, [x0, #16]
  430e6c:	adrp	x0, 448000 <ferror@plt+0x43410>
  430e70:	add	x1, x0, #0x588
  430e74:	mov	x0, x2
  430e78:	bl	404840 <strcmp@plt>
  430e7c:	cmp	w0, #0x0
  430e80:	b.eq	4310e4 <ferror@plt+0x2c4f4>  // b.none
  430e84:	ldr	x0, [sp, #56]
  430e88:	ldr	x2, [x0, #16]
  430e8c:	adrp	x0, 448000 <ferror@plt+0x43410>
  430e90:	add	x1, x0, #0x598
  430e94:	mov	x0, x2
  430e98:	bl	404840 <strcmp@plt>
  430e9c:	cmp	w0, #0x0
  430ea0:	b.eq	4310e4 <ferror@plt+0x2c4f4>  // b.none
  430ea4:	ldr	x0, [sp, #56]
  430ea8:	ldr	x2, [x0, #16]
  430eac:	adrp	x0, 448000 <ferror@plt+0x43410>
  430eb0:	add	x1, x0, #0x5a0
  430eb4:	mov	x0, x2
  430eb8:	bl	404840 <strcmp@plt>
  430ebc:	cmp	w0, #0x0
  430ec0:	b.eq	4310e4 <ferror@plt+0x2c4f4>  // b.none
  430ec4:	ldr	x0, [sp, #56]
  430ec8:	ldr	x2, [x0, #16]
  430ecc:	adrp	x0, 448000 <ferror@plt+0x43410>
  430ed0:	add	x1, x0, #0x5b0
  430ed4:	mov	x0, x2
  430ed8:	bl	404840 <strcmp@plt>
  430edc:	cmp	w0, #0x0
  430ee0:	b.eq	4310e4 <ferror@plt+0x2c4f4>  // b.none
  430ee4:	ldr	x0, [sp, #56]
  430ee8:	ldr	x2, [x0, #16]
  430eec:	adrp	x0, 448000 <ferror@plt+0x43410>
  430ef0:	add	x1, x0, #0x5c0
  430ef4:	mov	x0, x2
  430ef8:	bl	404840 <strcmp@plt>
  430efc:	cmp	w0, #0x0
  430f00:	b.eq	4310e4 <ferror@plt+0x2c4f4>  // b.none
  430f04:	ldr	x0, [sp, #56]
  430f08:	ldr	x2, [x0, #16]
  430f0c:	adrp	x0, 448000 <ferror@plt+0x43410>
  430f10:	add	x1, x0, #0x5d0
  430f14:	mov	x0, x2
  430f18:	bl	404840 <strcmp@plt>
  430f1c:	cmp	w0, #0x0
  430f20:	b.eq	4310e4 <ferror@plt+0x2c4f4>  // b.none
  430f24:	ldr	x0, [sp, #56]
  430f28:	ldr	x2, [x0, #16]
  430f2c:	adrp	x0, 448000 <ferror@plt+0x43410>
  430f30:	add	x1, x0, #0x5e0
  430f34:	mov	x0, x2
  430f38:	bl	404840 <strcmp@plt>
  430f3c:	cmp	w0, #0x0
  430f40:	b.eq	4310e4 <ferror@plt+0x2c4f4>  // b.none
  430f44:	ldr	x0, [sp, #56]
  430f48:	ldr	x2, [x0, #16]
  430f4c:	adrp	x0, 448000 <ferror@plt+0x43410>
  430f50:	add	x1, x0, #0x5f0
  430f54:	mov	x0, x2
  430f58:	bl	404840 <strcmp@plt>
  430f5c:	cmp	w0, #0x0
  430f60:	b.eq	4310e4 <ferror@plt+0x2c4f4>  // b.none
  430f64:	ldr	x0, [sp, #56]
  430f68:	ldr	x2, [x0, #16]
  430f6c:	adrp	x0, 448000 <ferror@plt+0x43410>
  430f70:	add	x1, x0, #0x600
  430f74:	mov	x0, x2
  430f78:	bl	404840 <strcmp@plt>
  430f7c:	cmp	w0, #0x0
  430f80:	b.eq	4310e4 <ferror@plt+0x2c4f4>  // b.none
  430f84:	ldr	x0, [sp, #56]
  430f88:	ldr	x2, [x0, #16]
  430f8c:	adrp	x0, 448000 <ferror@plt+0x43410>
  430f90:	add	x1, x0, #0x610
  430f94:	mov	x0, x2
  430f98:	bl	404840 <strcmp@plt>
  430f9c:	cmp	w0, #0x0
  430fa0:	b.eq	4310e4 <ferror@plt+0x2c4f4>  // b.none
  430fa4:	ldr	x0, [sp, #56]
  430fa8:	ldr	x2, [x0, #16]
  430fac:	adrp	x0, 448000 <ferror@plt+0x43410>
  430fb0:	add	x1, x0, #0x620
  430fb4:	mov	x0, x2
  430fb8:	bl	404840 <strcmp@plt>
  430fbc:	cmp	w0, #0x0
  430fc0:	b.eq	4310e4 <ferror@plt+0x2c4f4>  // b.none
  430fc4:	ldr	x0, [sp, #56]
  430fc8:	ldr	x2, [x0, #16]
  430fcc:	adrp	x0, 448000 <ferror@plt+0x43410>
  430fd0:	add	x1, x0, #0x630
  430fd4:	mov	x0, x2
  430fd8:	bl	404840 <strcmp@plt>
  430fdc:	cmp	w0, #0x0
  430fe0:	b.eq	4310e4 <ferror@plt+0x2c4f4>  // b.none
  430fe4:	ldr	x0, [sp, #56]
  430fe8:	ldr	x2, [x0, #16]
  430fec:	adrp	x0, 448000 <ferror@plt+0x43410>
  430ff0:	add	x1, x0, #0x640
  430ff4:	mov	x0, x2
  430ff8:	bl	404840 <strcmp@plt>
  430ffc:	cmp	w0, #0x0
  431000:	b.eq	4310e4 <ferror@plt+0x2c4f4>  // b.none
  431004:	ldr	x0, [sp, #56]
  431008:	ldr	x2, [x0, #16]
  43100c:	adrp	x0, 448000 <ferror@plt+0x43410>
  431010:	add	x1, x0, #0x650
  431014:	mov	x0, x2
  431018:	bl	404840 <strcmp@plt>
  43101c:	cmp	w0, #0x0
  431020:	b.eq	4310e4 <ferror@plt+0x2c4f4>  // b.none
  431024:	ldr	x0, [sp, #56]
  431028:	ldr	x2, [x0, #16]
  43102c:	adrp	x0, 448000 <ferror@plt+0x43410>
  431030:	add	x1, x0, #0x660
  431034:	mov	x0, x2
  431038:	bl	404840 <strcmp@plt>
  43103c:	cmp	w0, #0x0
  431040:	b.eq	4310e4 <ferror@plt+0x2c4f4>  // b.none
  431044:	ldr	x0, [sp, #56]
  431048:	ldr	x2, [x0, #16]
  43104c:	adrp	x0, 448000 <ferror@plt+0x43410>
  431050:	add	x1, x0, #0x670
  431054:	mov	x0, x2
  431058:	bl	404840 <strcmp@plt>
  43105c:	cmp	w0, #0x0
  431060:	b.eq	4310e4 <ferror@plt+0x2c4f4>  // b.none
  431064:	ldr	x0, [sp, #56]
  431068:	ldr	x2, [x0, #16]
  43106c:	adrp	x0, 448000 <ferror@plt+0x43410>
  431070:	add	x1, x0, #0x680
  431074:	mov	x0, x2
  431078:	bl	404840 <strcmp@plt>
  43107c:	cmp	w0, #0x0
  431080:	b.eq	4310e4 <ferror@plt+0x2c4f4>  // b.none
  431084:	ldr	x0, [sp, #56]
  431088:	ldr	x2, [x0, #16]
  43108c:	adrp	x0, 448000 <ferror@plt+0x43410>
  431090:	add	x1, x0, #0x688
  431094:	mov	x0, x2
  431098:	bl	404840 <strcmp@plt>
  43109c:	cmp	w0, #0x0
  4310a0:	b.eq	4310e4 <ferror@plt+0x2c4f4>  // b.none
  4310a4:	ldr	x0, [sp, #56]
  4310a8:	ldr	x2, [x0, #16]
  4310ac:	adrp	x0, 448000 <ferror@plt+0x43410>
  4310b0:	add	x1, x0, #0x690
  4310b4:	mov	x0, x2
  4310b8:	bl	404840 <strcmp@plt>
  4310bc:	cmp	w0, #0x0
  4310c0:	b.eq	4310e4 <ferror@plt+0x2c4f4>  // b.none
  4310c4:	ldr	x0, [sp, #56]
  4310c8:	ldr	x2, [x0, #16]
  4310cc:	adrp	x0, 448000 <ferror@plt+0x43410>
  4310d0:	add	x1, x0, #0x570
  4310d4:	mov	x0, x2
  4310d8:	bl	404840 <strcmp@plt>
  4310dc:	cmp	w0, #0x0
  4310e0:	b.ne	4310f4 <ferror@plt+0x2c504>  // b.any
  4310e4:	adrp	x0, 462000 <program_name+0xfa8>
  4310e8:	add	x0, x0, #0xdf8
  4310ec:	mov	w1, #0xe                   	// #14
  4310f0:	str	w1, [x0]
  4310f4:	ldr	x0, [sp, #56]
  4310f8:	ldr	w0, [x0]
  4310fc:	cmp	w0, #0x10
  431100:	b.eq	431114 <ferror@plt+0x2c524>  // b.none
  431104:	ldr	x0, [sp, #56]
  431108:	ldr	w0, [x0]
  43110c:	cmp	w0, #0xd
  431110:	b.ne	431234 <ferror@plt+0x2c644>  // b.any
  431114:	adrp	x0, 462000 <program_name+0xfa8>
  431118:	add	x0, x0, #0xe00
  43111c:	bl	430cb4 <ferror@plt+0x2c0c4>
  431120:	str	x0, [sp, #48]
  431124:	ldr	x0, [sp, #48]
  431128:	cmp	x0, #0x0
  43112c:	b.ne	431144 <ferror@plt+0x2c554>  // b.any
  431130:	ldr	x0, [sp, #24]
  431134:	bl	430d64 <ferror@plt+0x2c174>
  431138:	str	x0, [sp, #48]
  43113c:	ldr	x0, [sp, #48]
  431140:	bl	431240 <ferror@plt+0x2c650>
  431144:	ldr	x0, [sp, #48]
  431148:	ldr	w0, [x0]
  43114c:	cmp	w0, #0x4
  431150:	b.ne	43118c <ferror@plt+0x2c59c>  // b.any
  431154:	ldr	x0, [sp, #56]
  431158:	mov	w1, #0xb                   	// #11
  43115c:	str	w1, [x0]
  431160:	ldr	x0, [sp, #56]
  431164:	mov	w1, #0x1                   	// #1
  431168:	str	w1, [x0, #8]
  43116c:	adrp	x0, 463000 <program_name+0x1fa8>
  431170:	add	x0, x0, #0x558
  431174:	ldr	x0, [x0]
  431178:	bl	42b81c <ferror@plt+0x26c2c>
  43117c:	mov	x1, x0
  431180:	ldr	x0, [sp, #56]
  431184:	str	x1, [x0, #24]
  431188:	b	431234 <ferror@plt+0x2c644>
  43118c:	ldr	x0, [sp, #56]
  431190:	ldr	w0, [x0]
  431194:	cmp	w0, #0x10
  431198:	b.ne	4311cc <ferror@plt+0x2c5dc>  // b.any
  43119c:	ldr	x0, [sp, #56]
  4311a0:	ldr	w0, [x0, #8]
  4311a4:	cmp	w0, #0x1
  4311a8:	b.ne	4311cc <ferror@plt+0x2c5dc>  // b.any
  4311ac:	ldr	x0, [sp, #48]
  4311b0:	ldr	w0, [x0]
  4311b4:	cmp	w0, #0x10
  4311b8:	b.ne	4311cc <ferror@plt+0x2c5dc>  // b.any
  4311bc:	ldr	x0, [sp, #48]
  4311c0:	mov	w1, #0x2                   	// #2
  4311c4:	str	w1, [x0, #8]
  4311c8:	b	431234 <ferror@plt+0x2c644>
  4311cc:	ldr	x0, [sp, #56]
  4311d0:	ldr	w0, [x0]
  4311d4:	cmp	w0, #0x10
  4311d8:	b.ne	431234 <ferror@plt+0x2c644>  // b.any
  4311dc:	ldr	x0, [sp, #56]
  4311e0:	ldr	w0, [x0, #8]
  4311e4:	cmp	w0, #0x1
  4311e8:	b.eq	4311fc <ferror@plt+0x2c60c>  // b.none
  4311ec:	ldr	x0, [sp, #56]
  4311f0:	ldr	w0, [x0, #8]
  4311f4:	cmp	w0, #0x2
  4311f8:	b.ne	431234 <ferror@plt+0x2c644>  // b.any
  4311fc:	ldr	x0, [sp, #48]
  431200:	ldr	w0, [x0]
  431204:	cmp	w0, #0x1
  431208:	b.ne	431234 <ferror@plt+0x2c644>  // b.any
  43120c:	bl	42bc9c <ferror@plt+0x270ac>
  431210:	str	w0, [sp, #44]
  431214:	ldr	w0, [sp, #44]
  431218:	cmn	w0, #0x1
  43121c:	b.eq	43122c <ferror@plt+0x2c63c>  // b.none
  431220:	ldr	w0, [sp, #44]
  431224:	cmp	w0, #0x29
  431228:	b.ne	43120c <ferror@plt+0x2c61c>  // b.any
  43122c:	ldr	w0, [sp, #44]
  431230:	bl	42bf14 <ferror@plt+0x27324>
  431234:	ldr	x0, [sp, #56]
  431238:	ldp	x29, x30, [sp], #64
  43123c:	ret
  431240:	stp	x29, x30, [sp, #-32]!
  431244:	mov	x29, sp
  431248:	str	x0, [sp, #24]
  43124c:	ldr	x1, [sp, #24]
  431250:	adrp	x0, 462000 <program_name+0xfa8>
  431254:	add	x0, x0, #0xe00
  431258:	bl	430bb8 <ferror@plt+0x2bfc8>
  43125c:	nop
  431260:	ldp	x29, x30, [sp], #32
  431264:	ret
  431268:	stp	x29, x30, [sp, #-80]!
  43126c:	mov	x29, sp
  431270:	str	x0, [sp, #40]
  431274:	str	x1, [sp, #32]
  431278:	str	w2, [sp, #28]
  43127c:	ldr	w1, [sp, #28]
  431280:	ldr	x0, [sp, #32]
  431284:	bl	42cf68 <ferror@plt+0x28378>
  431288:	ldr	x0, [sp, #32]
  43128c:	ldr	x0, [x0, #16]
  431290:	bl	404630 <xstrdup@plt>
  431294:	str	x0, [sp, #72]
  431298:	ldr	x0, [sp, #32]
  43129c:	ldr	x0, [x0, #16]
  4312a0:	bl	404280 <strlen@plt>
  4312a4:	add	x0, x0, #0x1
  4312a8:	str	x0, [sp, #64]
  4312ac:	bl	42c544 <ferror@plt+0x27954>
  4312b0:	str	w0, [sp, #60]
  4312b4:	ldr	w0, [sp, #60]
  4312b8:	bl	42c788 <ferror@plt+0x27b98>
  4312bc:	and	w0, w0, #0xff
  4312c0:	cmp	w0, #0x0
  4312c4:	b.ne	4312ac <ferror@plt+0x2c6bc>  // b.any
  4312c8:	ldr	w0, [sp, #60]
  4312cc:	cmp	w0, #0x2e
  4312d0:	b.eq	4312e4 <ferror@plt+0x2c6f4>  // b.none
  4312d4:	ldr	w0, [sp, #60]
  4312d8:	bl	42c75c <ferror@plt+0x27b6c>
  4312dc:	ldr	x0, [sp, #72]
  4312e0:	b	4313ec <ferror@plt+0x2c7fc>
  4312e4:	bl	42c544 <ferror@plt+0x27954>
  4312e8:	str	w0, [sp, #60]
  4312ec:	ldr	w0, [sp, #60]
  4312f0:	bl	42c788 <ferror@plt+0x27b98>
  4312f4:	and	w0, w0, #0xff
  4312f8:	cmp	w0, #0x0
  4312fc:	b.ne	4312e4 <ferror@plt+0x2c6f4>  // b.any
  431300:	ldr	w0, [sp, #60]
  431304:	bl	42c75c <ferror@plt+0x27b6c>
  431308:	ldr	w0, [sp, #60]
  43130c:	cmp	w0, #0x22
  431310:	b.eq	431368 <ferror@plt+0x2c778>  // b.none
  431314:	ldr	w0, [sp, #60]
  431318:	cmp	w0, #0x27
  43131c:	b.eq	431368 <ferror@plt+0x2c778>  // b.none
  431320:	ldr	w0, [sp, #60]
  431324:	cmp	w0, #0x60
  431328:	b.eq	431368 <ferror@plt+0x2c778>  // b.none
  43132c:	ldr	w0, [sp, #60]
  431330:	cmp	w0, #0x2f
  431334:	b.eq	431344 <ferror@plt+0x2c754>  // b.none
  431338:	ldr	w0, [sp, #60]
  43133c:	cmp	w0, #0x3f
  431340:	b.ne	43135c <ferror@plt+0x2c76c>  // b.any
  431344:	ldr	x0, [sp, #32]
  431348:	ldr	w0, [x0, #4]
  43134c:	bl	42f770 <ferror@plt+0x2ab80>
  431350:	and	w0, w0, #0xff
  431354:	cmp	w0, #0x0
  431358:	b.ne	431368 <ferror@plt+0x2c778>  // b.any
  43135c:	ldr	w0, [sp, #60]
  431360:	cmp	w0, #0x71
  431364:	b.ne	4312ac <ferror@plt+0x2c6bc>  // b.any
  431368:	ldr	x0, [sp, #40]
  43136c:	bl	430d64 <ferror@plt+0x2c174>
  431370:	str	x0, [sp, #48]
  431374:	ldr	x0, [sp, #48]
  431378:	ldr	w0, [x0]
  43137c:	cmp	w0, #0xb
  431380:	b.eq	431394 <ferror@plt+0x2c7a4>  // b.none
  431384:	ldr	x0, [sp, #48]
  431388:	bl	431240 <ferror@plt+0x2c650>
  43138c:	ldr	x0, [sp, #72]
  431390:	b	4313ec <ferror@plt+0x2c7fc>
  431394:	ldr	w1, [sp, #28]
  431398:	ldr	x0, [sp, #48]
  43139c:	bl	42cf68 <ferror@plt+0x28378>
  4313a0:	ldr	x0, [sp, #48]
  4313a4:	ldr	x0, [x0, #16]
  4313a8:	bl	404280 <strlen@plt>
  4313ac:	mov	x1, x0
  4313b0:	ldr	x0, [sp, #64]
  4313b4:	add	x0, x0, x1
  4313b8:	str	x0, [sp, #64]
  4313bc:	ldr	x1, [sp, #64]
  4313c0:	ldr	x0, [sp, #72]
  4313c4:	bl	404560 <xrealloc@plt>
  4313c8:	str	x0, [sp, #72]
  4313cc:	ldr	x0, [sp, #48]
  4313d0:	ldr	x0, [x0, #16]
  4313d4:	mov	x1, x0
  4313d8:	ldr	x0, [sp, #72]
  4313dc:	bl	4045f0 <strcat@plt>
  4313e0:	ldr	x0, [sp, #48]
  4313e4:	bl	42c7e8 <ferror@plt+0x27bf8>
  4313e8:	b	4312ac <ferror@plt+0x2c6bc>
  4313ec:	ldp	x29, x30, [sp], #80
  4313f0:	ret
  4313f4:	sub	sp, sp, #0x110
  4313f8:	stp	x29, x30, [sp, #16]
  4313fc:	add	x29, sp, #0x10
  431400:	stp	x19, x20, [sp, #32]
  431404:	str	x0, [sp, #88]
  431408:	str	w1, [sp, #84]
  43140c:	strb	w2, [sp, #83]
  431410:	strb	w3, [sp, #82]
  431414:	str	w4, [sp, #72]
  431418:	stp	x5, x6, [sp, #56]
  43141c:	str	w7, [sp, #76]
  431420:	strb	wzr, [sp, #271]
  431424:	str	xzr, [sp, #256]
  431428:	str	xzr, [sp, #248]
  43142c:	strb	wzr, [sp, #247]
  431430:	adrp	x0, 460000 <default_parse_debrief>
  431434:	add	x0, x0, #0xd58
  431438:	ldp	x0, x1, [x0]
  43143c:	stp	x0, x1, [sp, #136]
  431440:	add	x0, sp, #0x38
  431444:	bl	40a264 <ferror@plt+0x5674>
  431448:	mov	w1, w0
  43144c:	ldr	w0, [sp, #72]
  431450:	bl	40a178 <ferror@plt+0x5588>
  431454:	str	w0, [sp, #128]
  431458:	ldr	x0, [sp, #88]
  43145c:	bl	430d64 <ferror@plt+0x2c174>
  431460:	str	x0, [sp, #208]
  431464:	ldr	x0, [sp, #208]
  431468:	ldr	w0, [x0]
  43146c:	ldr	w1, [sp, #84]
  431470:	cmp	w1, w0
  431474:	b.ne	4314c0 <ferror@plt+0x2c8d0>  // b.any
  431478:	ldr	w1, [sp, #76]
  43147c:	ldr	x0, [sp, #272]
  431480:	bl	40bea0 <ferror@plt+0x72b0>
  431484:	ldr	x0, [sp, #248]
  431488:	cmp	x0, #0x0
  43148c:	b.eq	431498 <ferror@plt+0x2c8a8>  // b.none
  431490:	ldr	x0, [sp, #248]
  431494:	bl	4048f0 <free@plt>
  431498:	ldrb	w0, [sp, #83]
  43149c:	cmp	w0, #0x0
  4314a0:	b.eq	4314b0 <ferror@plt+0x2c8c0>  // b.none
  4314a4:	ldr	x0, [sp, #208]
  4314a8:	bl	42c7e8 <ferror@plt+0x27bf8>
  4314ac:	b	4314b8 <ferror@plt+0x2c8c8>
  4314b0:	ldr	x0, [sp, #208]
  4314b4:	bl	431240 <ferror@plt+0x2c650>
  4314b8:	mov	w0, #0x0                   	// #0
  4314bc:	b	431f78 <ferror@plt+0x2d388>
  4314c0:	ldrb	w0, [sp, #82]
  4314c4:	cmp	w0, #0x0
  4314c8:	b.eq	43150c <ferror@plt+0x2c91c>  // b.none
  4314cc:	ldr	x0, [sp, #208]
  4314d0:	ldr	w0, [x0]
  4314d4:	cmp	w0, #0x3
  4314d8:	b.ne	43150c <ferror@plt+0x2c91c>  // b.any
  4314dc:	ldr	w1, [sp, #76]
  4314e0:	ldr	x0, [sp, #272]
  4314e4:	bl	40bea0 <ferror@plt+0x72b0>
  4314e8:	ldr	x0, [sp, #248]
  4314ec:	cmp	x0, #0x0
  4314f0:	b.eq	4314fc <ferror@plt+0x2c90c>  // b.none
  4314f4:	ldr	x0, [sp, #248]
  4314f8:	bl	4048f0 <free@plt>
  4314fc:	ldr	x0, [sp, #208]
  431500:	bl	431240 <ferror@plt+0x2c650>
  431504:	mov	w0, #0x0                   	// #0
  431508:	b	431f78 <ferror@plt+0x2d388>
  43150c:	ldrb	w0, [sp, #271]
  431510:	cmp	w0, #0x0
  431514:	b.eq	431648 <ferror@plt+0x2ca58>  // b.none
  431518:	ldr	x0, [sp, #208]
  43151c:	ldr	w0, [x0]
  431520:	cmp	w0, #0x1
  431524:	b.eq	431648 <ferror@plt+0x2ca58>  // b.none
  431528:	ldr	x0, [sp, #208]
  43152c:	bl	431240 <ferror@plt+0x2c650>
  431530:	ldr	x0, [sp, #256]
  431534:	cmp	x0, #0x0
  431538:	b.eq	4315dc <ferror@plt+0x2c9ec>  // b.none
  43153c:	mov	w0, #0x1                   	// #1
  431540:	strb	w0, [sp, #246]
  431544:	str	xzr, [sp, #232]
  431548:	b	4315c4 <ferror@plt+0x2c9d4>
  43154c:	ldr	x1, [sp, #232]
  431550:	mov	x0, x1
  431554:	lsl	x0, x0, #1
  431558:	add	x0, x0, x1
  43155c:	lsl	x0, x0, #4
  431560:	add	x0, x0, #0x10
  431564:	ldr	x1, [sp, #256]
  431568:	add	x0, x1, x0
  43156c:	add	x0, x0, #0x8
  431570:	str	x0, [sp, #200]
  431574:	ldr	x0, [sp, #200]
  431578:	ldr	w0, [x0]
  43157c:	cmp	w0, #0x1
  431580:	b.gt	4315b4 <ferror@plt+0x2c9c4>
  431584:	ldr	x0, [sp, #200]
  431588:	ldr	w0, [x0, #4]
  43158c:	cmp	w0, #0x1
  431590:	b.gt	4315b4 <ferror@plt+0x2c9c4>
  431594:	ldr	x0, [sp, #200]
  431598:	ldr	w0, [x0, #8]
  43159c:	cmp	w0, #0x1
  4315a0:	b.gt	4315b4 <ferror@plt+0x2c9c4>
  4315a4:	ldr	x0, [sp, #200]
  4315a8:	ldr	w0, [x0, #16]
  4315ac:	cmp	w0, #0x1
  4315b0:	b.le	4315b8 <ferror@plt+0x2c9c8>
  4315b4:	strb	wzr, [sp, #246]
  4315b8:	ldr	x0, [sp, #232]
  4315bc:	add	x0, x0, #0x1
  4315c0:	str	x0, [sp, #232]
  4315c4:	ldr	x0, [sp, #256]
  4315c8:	ldr	x0, [x0, #16]
  4315cc:	ldr	x1, [sp, #232]
  4315d0:	cmp	x1, x0
  4315d4:	b.cc	43154c <ferror@plt+0x2c95c>  // b.lo, b.ul, b.last
  4315d8:	b	4315e4 <ferror@plt+0x2c9f4>
  4315dc:	mov	w0, #0x1                   	// #1
  4315e0:	strb	w0, [sp, #246]
  4315e4:	ldr	x0, [sp, #248]
  4315e8:	str	x0, [sp]
  4315ec:	mov	w7, #0x1                   	// #1
  4315f0:	ldp	x5, x6, [sp, #136]
  4315f4:	ldr	w4, [sp, #128]
  4315f8:	ldrb	w3, [sp, #246]
  4315fc:	mov	w2, #0x0                   	// #0
  431600:	ldr	w1, [sp, #84]
  431604:	ldr	x0, [sp, #88]
  431608:	bl	4313f4 <ferror@plt+0x2c804>
  43160c:	and	w0, w0, #0xff
  431610:	cmp	w0, #0x0
  431614:	b.eq	43162c <ferror@plt+0x2ca3c>  // b.none
  431618:	ldr	w1, [sp, #76]
  43161c:	ldr	x0, [sp, #272]
  431620:	bl	40bea0 <ferror@plt+0x72b0>
  431624:	mov	w0, #0x1                   	// #1
  431628:	b	431f78 <ferror@plt+0x2d388>
  43162c:	strb	wzr, [sp, #271]
  431630:	str	xzr, [sp, #248]
  431634:	adrp	x0, 460000 <default_parse_debrief>
  431638:	add	x0, x0, #0xd38
  43163c:	ldp	x0, x1, [x0]
  431640:	stp	x0, x1, [sp, #136]
  431644:	b	431f74 <ferror@plt+0x2d384>
  431648:	ldr	x0, [sp, #208]
  43164c:	ldr	w0, [x0]
  431650:	cmp	w0, #0x14
  431654:	b.hi	431f24 <ferror@plt+0x2d334>  // b.pmore
  431658:	adrp	x1, 448000 <ferror@plt+0x43410>
  43165c:	add	x1, x1, #0x6b8
  431660:	ldr	w0, [x1, w0, uxtw #2]
  431664:	adr	x1, 431670 <ferror@plt+0x2ca80>
  431668:	add	x0, x1, w0, sxtw #2
  43166c:	br	x0
  431670:	ldr	x0, [sp, #208]
  431674:	ldr	x19, [x0, #16]
  431678:	ldr	x0, [sp, #208]
  43167c:	ldr	x0, [x0, #16]
  431680:	bl	404280 <strlen@plt>
  431684:	mov	x1, x0
  431688:	add	x0, sp, #0x78
  43168c:	mov	x3, x0
  431690:	mov	x2, x1
  431694:	mov	x1, x19
  431698:	adrp	x0, 462000 <program_name+0xfa8>
  43169c:	add	x0, x0, #0xd48
  4316a0:	bl	404650 <hash_find_entry@plt>
  4316a4:	cmp	w0, #0x0
  4316a8:	b.ne	4316d0 <ferror@plt+0x2cae0>  // b.any
  4316ac:	ldr	x0, [sp, #120]
  4316b0:	str	x0, [sp, #192]
  4316b4:	ldr	x0, [sp, #192]
  4316b8:	str	x0, [sp, #256]
  4316bc:	ldr	x1, [sp, #192]
  4316c0:	ldr	x0, [sp, #88]
  4316c4:	bl	40b2a4 <ferror@plt+0x66b4>
  4316c8:	str	x0, [sp, #248]
  4316cc:	b	4316e4 <ferror@plt+0x2caf4>
  4316d0:	str	xzr, [sp, #256]
  4316d4:	mov	x1, #0x0                   	// #0
  4316d8:	ldr	x0, [sp, #88]
  4316dc:	bl	40b2a4 <ferror@plt+0x66b4>
  4316e0:	str	x0, [sp, #248]
  4316e4:	mov	w0, #0x1                   	// #1
  4316e8:	strb	w0, [sp, #271]
  4316ec:	adrp	x0, 462000 <program_name+0xfa8>
  4316f0:	add	x0, x0, #0xdf0
  4316f4:	ldr	x19, [x0]
  4316f8:	ldr	x0, [sp, #208]
  4316fc:	ldr	x20, [x0, #16]
  431700:	ldr	x0, [sp, #208]
  431704:	ldr	x0, [x0, #16]
  431708:	bl	404280 <strlen@plt>
  43170c:	mov	x2, x0
  431710:	mov	x1, x20
  431714:	mov	x0, x19
  431718:	bl	40a32c <ferror@plt+0x573c>
  43171c:	bl	40a240 <ferror@plt+0x5650>
  431720:	stp	x0, x1, [sp, #136]
  431724:	b	431f6c <ferror@plt+0x2d37c>
  431728:	strb	wzr, [sp, #271]
  43172c:	ldr	x0, [sp, #248]
  431730:	cmp	x0, #0x0
  431734:	b.eq	431740 <ferror@plt+0x2cb50>  // b.none
  431738:	ldr	x0, [sp, #248]
  43173c:	bl	4048f0 <free@plt>
  431740:	str	xzr, [sp, #248]
  431744:	adrp	x0, 460000 <default_parse_debrief>
  431748:	add	x0, x0, #0xd38
  43174c:	ldp	x0, x1, [x0]
  431750:	stp	x0, x1, [sp, #136]
  431754:	b	431f6c <ferror@plt+0x2d37c>
  431758:	strb	wzr, [sp, #271]
  43175c:	ldr	x0, [sp, #248]
  431760:	cmp	x0, #0x0
  431764:	b.eq	431770 <ferror@plt+0x2cb80>  // b.none
  431768:	ldr	x0, [sp, #248]
  43176c:	bl	4048f0 <free@plt>
  431770:	str	xzr, [sp, #248]
  431774:	adrp	x0, 460000 <default_parse_debrief>
  431778:	add	x0, x0, #0xd38
  43177c:	ldp	x0, x1, [x0]
  431780:	stp	x0, x1, [sp, #136]
  431784:	b	431f6c <ferror@plt+0x2d37c>
  431788:	ldrb	w0, [sp, #271]
  43178c:	cmp	w0, #0x0
  431790:	b.eq	4317e8 <ferror@plt+0x2cbf8>  // b.none
  431794:	ldr	x0, [sp, #248]
  431798:	str	x0, [sp]
  43179c:	mov	w7, #0x1                   	// #1
  4317a0:	ldp	x5, x6, [sp, #136]
  4317a4:	ldr	w4, [sp, #128]
  4317a8:	mov	w3, #0x0                   	// #0
  4317ac:	mov	w2, #0x1                   	// #1
  4317b0:	mov	w1, #0x2                   	// #2
  4317b4:	ldr	x0, [sp, #88]
  4317b8:	bl	4313f4 <ferror@plt+0x2c804>
  4317bc:	and	w0, w0, #0xff
  4317c0:	cmp	w0, #0x0
  4317c4:	b.eq	4317dc <ferror@plt+0x2cbec>  // b.none
  4317c8:	ldr	w1, [sp, #76]
  4317cc:	ldr	x0, [sp, #272]
  4317d0:	bl	40bea0 <ferror@plt+0x72b0>
  4317d4:	mov	w0, #0x1                   	// #1
  4317d8:	b	431f78 <ferror@plt+0x2d388>
  4317dc:	strb	wzr, [sp, #271]
  4317e0:	str	xzr, [sp, #248]
  4317e4:	b	43186c <ferror@plt+0x2cc7c>
  4317e8:	ldr	x0, [sp, #272]
  4317ec:	bl	40b838 <ferror@plt+0x6c48>
  4317f0:	str	x0, [sp]
  4317f4:	ldr	w7, [sp, #76]
  4317f8:	ldp	x5, x6, [sp, #136]
  4317fc:	ldr	w4, [sp, #128]
  431800:	mov	w3, #0x0                   	// #0
  431804:	mov	w2, #0x1                   	// #1
  431808:	mov	w1, #0x2                   	// #2
  43180c:	ldr	x0, [sp, #88]
  431810:	bl	4313f4 <ferror@plt+0x2c804>
  431814:	and	w0, w0, #0xff
  431818:	cmp	w0, #0x0
  43181c:	b.eq	431850 <ferror@plt+0x2cc60>  // b.none
  431820:	ldr	w1, [sp, #76]
  431824:	ldr	x0, [sp, #272]
  431828:	bl	40bea0 <ferror@plt+0x72b0>
  43182c:	ldr	x0, [sp, #248]
  431830:	cmp	x0, #0x0
  431834:	b.eq	431840 <ferror@plt+0x2cc50>  // b.none
  431838:	ldr	x0, [sp, #248]
  43183c:	bl	4048f0 <free@plt>
  431840:	ldr	x0, [sp, #208]
  431844:	bl	42c7e8 <ferror@plt+0x27bf8>
  431848:	mov	w0, #0x1                   	// #1
  43184c:	b	431f78 <ferror@plt+0x2d388>
  431850:	strb	wzr, [sp, #271]
  431854:	ldr	x0, [sp, #248]
  431858:	cmp	x0, #0x0
  43185c:	b.eq	431868 <ferror@plt+0x2cc78>  // b.none
  431860:	ldr	x0, [sp, #248]
  431864:	bl	4048f0 <free@plt>
  431868:	str	xzr, [sp, #248]
  43186c:	mov	w0, #0x1                   	// #1
  431870:	strb	w0, [sp, #247]
  431874:	adrp	x0, 460000 <default_parse_debrief>
  431878:	add	x0, x0, #0xd38
  43187c:	ldp	x0, x1, [x0]
  431880:	stp	x0, x1, [sp, #136]
  431884:	b	431f6c <ferror@plt+0x2d37c>
  431888:	strb	wzr, [sp, #271]
  43188c:	ldr	x0, [sp, #248]
  431890:	cmp	x0, #0x0
  431894:	b.eq	4318a0 <ferror@plt+0x2ccb0>  // b.none
  431898:	ldr	x0, [sp, #248]
  43189c:	bl	4048f0 <free@plt>
  4318a0:	str	xzr, [sp, #248]
  4318a4:	mov	w0, #0x1                   	// #1
  4318a8:	strb	w0, [sp, #247]
  4318ac:	adrp	x0, 460000 <default_parse_debrief>
  4318b0:	add	x0, x0, #0xd38
  4318b4:	ldp	x0, x1, [x0]
  4318b8:	stp	x0, x1, [sp, #136]
  4318bc:	b	431f6c <ferror@plt+0x2d37c>
  4318c0:	ldr	w1, [sp, #76]
  4318c4:	ldr	x0, [sp, #272]
  4318c8:	bl	40bdc8 <ferror@plt+0x71d8>
  4318cc:	and	w0, w0, #0xff
  4318d0:	cmp	w0, #0x0
  4318d4:	b.eq	4318f8 <ferror@plt+0x2cd08>  // b.none
  4318d8:	ldr	w1, [sp, #76]
  4318dc:	ldr	x0, [sp, #272]
  4318e0:	bl	40bea0 <ferror@plt+0x72b0>
  4318e4:	mov	x1, #0x0                   	// #0
  4318e8:	ldr	x0, [sp, #88]
  4318ec:	bl	40b2a4 <ferror@plt+0x66b4>
  4318f0:	str	x0, [sp, #272]
  4318f4:	str	wzr, [sp, #76]
  4318f8:	ldr	w0, [sp, #76]
  4318fc:	add	w0, w0, #0x1
  431900:	str	w0, [sp, #76]
  431904:	add	x0, sp, #0x38
  431908:	bl	40a264 <ferror@plt+0x5674>
  43190c:	mov	w1, w0
  431910:	ldr	w0, [sp, #72]
  431914:	bl	40a178 <ferror@plt+0x5588>
  431918:	str	w0, [sp, #128]
  43191c:	strb	wzr, [sp, #271]
  431920:	ldr	x0, [sp, #248]
  431924:	cmp	x0, #0x0
  431928:	b.eq	431934 <ferror@plt+0x2cd44>  // b.none
  43192c:	ldr	x0, [sp, #248]
  431930:	bl	4048f0 <free@plt>
  431934:	str	xzr, [sp, #248]
  431938:	strb	wzr, [sp, #247]
  43193c:	adrp	x0, 460000 <default_parse_debrief>
  431940:	add	x0, x0, #0xd58
  431944:	ldp	x0, x1, [x0]
  431948:	stp	x0, x1, [sp, #136]
  43194c:	b	431f6c <ferror@plt+0x2d37c>
  431950:	adrp	x0, 462000 <program_name+0xfa8>
  431954:	add	x0, x0, #0xd40
  431958:	ldrb	w0, [x0]
  43195c:	cmp	w0, #0x0
  431960:	b.eq	4319d4 <ferror@plt+0x2cde4>  // b.none
  431964:	mov	w2, #0x0                   	// #0
  431968:	ldr	x1, [sp, #208]
  43196c:	ldr	x0, [sp, #88]
  431970:	bl	431268 <ferror@plt+0x2c678>
  431974:	str	x0, [sp, #152]
  431978:	adrp	x0, 463000 <program_name+0x1fa8>
  43197c:	add	x0, x0, #0x588
  431980:	ldr	x0, [x0]
  431984:	str	x0, [sp, #104]
  431988:	ldr	x0, [sp, #208]
  43198c:	ldr	w0, [x0, #32]
  431990:	sxtw	x0, w0
  431994:	str	x0, [sp, #112]
  431998:	ldr	x0, [sp, #208]
  43199c:	ldr	x2, [x0, #24]
  4319a0:	add	x1, sp, #0x68
  4319a4:	mov	w0, #0x1                   	// #1
  4319a8:	strb	w0, [sp]
  4319ac:	mov	x7, x2
  4319b0:	mov	x6, #0x0                   	// #0
  4319b4:	mov	x5, x1
  4319b8:	ldr	w4, [sp, #128]
  4319bc:	mov	w3, #0x1                   	// #1
  4319c0:	ldr	x2, [sp, #152]
  4319c4:	mov	x1, #0x0                   	// #0
  4319c8:	ldr	x0, [sp, #88]
  4319cc:	bl	40ce94 <ferror@plt+0x82a4>
  4319d0:	b	431b28 <ferror@plt+0x2cf38>
  4319d4:	ldrb	w0, [sp, #247]
  4319d8:	eor	w0, w0, #0x1
  4319dc:	and	w0, w0, #0xff
  4319e0:	cmp	w0, #0x0
  4319e4:	b.eq	431b28 <ferror@plt+0x2cf38>  // b.none
  4319e8:	strb	wzr, [sp, #231]
  4319ec:	ldr	x0, [sp, #272]
  4319f0:	ldr	x0, [x0, #32]
  4319f4:	str	x0, [sp, #184]
  4319f8:	str	xzr, [sp, #216]
  4319fc:	b	431a80 <ferror@plt+0x2ce90>
  431a00:	ldr	x1, [sp, #216]
  431a04:	mov	x0, x1
  431a08:	lsl	x0, x0, #2
  431a0c:	add	x0, x0, x1
  431a10:	lsl	x0, x0, #2
  431a14:	sub	x0, x0, x1
  431a18:	lsl	x0, x0, #3
  431a1c:	add	x0, x0, #0x20
  431a20:	ldr	x1, [sp, #272]
  431a24:	add	x0, x1, x0
  431a28:	add	x0, x0, #0x8
  431a2c:	str	x0, [sp, #160]
  431a30:	ldr	x0, [sp, #160]
  431a34:	ldr	w0, [x0]
  431a38:	ldr	w1, [sp, #76]
  431a3c:	cmp	w1, w0
  431a40:	b.eq	431a6c <ferror@plt+0x2ce7c>  // b.none
  431a44:	ldr	x0, [sp, #160]
  431a48:	ldr	w0, [x0, #4]
  431a4c:	ldr	w1, [sp, #76]
  431a50:	cmp	w1, w0
  431a54:	b.eq	431a6c <ferror@plt+0x2ce7c>  // b.none
  431a58:	ldr	x0, [sp, #160]
  431a5c:	ldr	w0, [x0, #8]
  431a60:	ldr	w1, [sp, #76]
  431a64:	cmp	w1, w0
  431a68:	b.ne	431a74 <ferror@plt+0x2ce84>  // b.any
  431a6c:	mov	w0, #0x1                   	// #1
  431a70:	strb	w0, [sp, #231]
  431a74:	ldr	x0, [sp, #216]
  431a78:	add	x0, x0, #0x1
  431a7c:	str	x0, [sp, #216]
  431a80:	ldr	x1, [sp, #216]
  431a84:	ldr	x0, [sp, #184]
  431a88:	cmp	x1, x0
  431a8c:	b.cc	431a00 <ferror@plt+0x2ce10>  // b.lo, b.ul, b.last
  431a90:	ldrb	w0, [sp, #231]
  431a94:	cmp	w0, #0x0
  431a98:	b.eq	431b28 <ferror@plt+0x2cf38>  // b.none
  431a9c:	mov	w2, #0x1                   	// #1
  431aa0:	ldr	x1, [sp, #208]
  431aa4:	ldr	x0, [sp, #88]
  431aa8:	bl	431268 <ferror@plt+0x2c678>
  431aac:	str	x0, [sp, #176]
  431ab0:	adrp	x0, 463000 <program_name+0x1fa8>
  431ab4:	add	x0, x0, #0x588
  431ab8:	ldr	x1, [x0]
  431abc:	ldr	x0, [sp, #208]
  431ac0:	ldr	w0, [x0, #32]
  431ac4:	mov	w3, w0
  431ac8:	mov	x2, x1
  431acc:	mov	w1, #0x2                   	// #2
  431ad0:	ldr	x0, [sp, #176]
  431ad4:	bl	408ab0 <ferror@plt+0x3ec0>
  431ad8:	str	x0, [sp, #168]
  431adc:	ldr	x0, [sp, #176]
  431ae0:	bl	4048f0 <free@plt>
  431ae4:	adrp	x0, 463000 <program_name+0x1fa8>
  431ae8:	add	x0, x0, #0x588
  431aec:	ldr	x1, [x0]
  431af0:	ldr	x0, [sp, #208]
  431af4:	ldr	w0, [x0, #32]
  431af8:	sxtw	x2, w0
  431afc:	ldr	x0, [sp, #208]
  431b00:	ldr	x0, [x0, #24]
  431b04:	mov	w7, #0x1                   	// #1
  431b08:	mov	x6, x0
  431b0c:	mov	x5, x2
  431b10:	mov	x4, x1
  431b14:	ldr	w3, [sp, #128]
  431b18:	ldr	x2, [sp, #168]
  431b1c:	ldr	w1, [sp, #76]
  431b20:	ldr	x0, [sp, #272]
  431b24:	bl	40bb14 <ferror@plt+0x6f24>
  431b28:	ldr	w1, [sp, #76]
  431b2c:	ldr	x0, [sp, #272]
  431b30:	bl	40bdc8 <ferror@plt+0x71d8>
  431b34:	and	w0, w0, #0xff
  431b38:	cmp	w0, #0x0
  431b3c:	b.eq	431b5c <ferror@plt+0x2cf6c>  // b.none
  431b40:	ldr	w1, [sp, #76]
  431b44:	ldr	x0, [sp, #272]
  431b48:	bl	40bea0 <ferror@plt+0x72b0>
  431b4c:	mov	x1, #0x0                   	// #0
  431b50:	ldr	x0, [sp, #88]
  431b54:	bl	40b2a4 <ferror@plt+0x66b4>
  431b58:	str	x0, [sp, #272]
  431b5c:	strb	wzr, [sp, #271]
  431b60:	ldr	x0, [sp, #248]
  431b64:	cmp	x0, #0x0
  431b68:	b.eq	431b74 <ferror@plt+0x2cf84>  // b.none
  431b6c:	ldr	x0, [sp, #248]
  431b70:	bl	4048f0 <free@plt>
  431b74:	str	xzr, [sp, #248]
  431b78:	adrp	x0, 460000 <default_parse_debrief>
  431b7c:	add	x0, x0, #0xd38
  431b80:	ldp	x0, x1, [x0]
  431b84:	stp	x0, x1, [sp, #136]
  431b88:	b	431f6c <ferror@plt+0x2d37c>
  431b8c:	strb	wzr, [sp, #271]
  431b90:	ldr	x0, [sp, #248]
  431b94:	cmp	x0, #0x0
  431b98:	b.eq	431ba4 <ferror@plt+0x2cfb4>  // b.none
  431b9c:	ldr	x0, [sp, #248]
  431ba0:	bl	4048f0 <free@plt>
  431ba4:	str	xzr, [sp, #248]
  431ba8:	adrp	x0, 460000 <default_parse_debrief>
  431bac:	add	x0, x0, #0xd38
  431bb0:	ldp	x0, x1, [x0]
  431bb4:	stp	x0, x1, [sp, #136]
  431bb8:	b	431f6c <ferror@plt+0x2d37c>
  431bbc:	ldr	w1, [sp, #76]
  431bc0:	ldr	x0, [sp, #272]
  431bc4:	bl	40bea0 <ferror@plt+0x72b0>
  431bc8:	ldr	x0, [sp, #248]
  431bcc:	cmp	x0, #0x0
  431bd0:	b.eq	431bdc <ferror@plt+0x2cfec>  // b.none
  431bd4:	ldr	x0, [sp, #248]
  431bd8:	bl	4048f0 <free@plt>
  431bdc:	str	xzr, [sp, #248]
  431be0:	ldr	x0, [sp, #208]
  431be4:	bl	42c7e8 <ferror@plt+0x27bf8>
  431be8:	mov	w0, #0x1                   	// #1
  431bec:	b	431f78 <ferror@plt+0x2d388>
  431bf0:	mov	x1, #0x0                   	// #0
  431bf4:	ldr	x0, [sp, #88]
  431bf8:	bl	40b2a4 <ferror@plt+0x66b4>
  431bfc:	mov	x2, x0
  431c00:	adrp	x0, 460000 <default_parse_debrief>
  431c04:	add	x1, x0, #0xd38
  431c08:	adrp	x0, 461000 <sentence_end_required_spaces>
  431c0c:	add	x0, x0, #0xb10
  431c10:	str	x2, [sp]
  431c14:	mov	w7, #0x1                   	// #1
  431c18:	ldp	x5, x6, [x1]
  431c1c:	ldr	w4, [x0]
  431c20:	mov	w3, #0x0                   	// #0
  431c24:	mov	w2, #0x1                   	// #1
  431c28:	mov	w1, #0x8                   	// #8
  431c2c:	ldr	x0, [sp, #88]
  431c30:	bl	4313f4 <ferror@plt+0x2c804>
  431c34:	and	w0, w0, #0xff
  431c38:	cmp	w0, #0x0
  431c3c:	b.eq	431c70 <ferror@plt+0x2d080>  // b.none
  431c40:	ldr	w1, [sp, #76]
  431c44:	ldr	x0, [sp, #272]
  431c48:	bl	40bea0 <ferror@plt+0x72b0>
  431c4c:	ldr	x0, [sp, #248]
  431c50:	cmp	x0, #0x0
  431c54:	b.eq	431c60 <ferror@plt+0x2d070>  // b.none
  431c58:	ldr	x0, [sp, #248]
  431c5c:	bl	4048f0 <free@plt>
  431c60:	ldr	x0, [sp, #208]
  431c64:	bl	42c7e8 <ferror@plt+0x27bf8>
  431c68:	mov	w0, #0x1                   	// #1
  431c6c:	b	431f78 <ferror@plt+0x2d388>
  431c70:	strb	wzr, [sp, #271]
  431c74:	ldr	x0, [sp, #248]
  431c78:	cmp	x0, #0x0
  431c7c:	b.eq	431c88 <ferror@plt+0x2d098>  // b.none
  431c80:	ldr	x0, [sp, #248]
  431c84:	bl	4048f0 <free@plt>
  431c88:	str	xzr, [sp, #248]
  431c8c:	adrp	x0, 460000 <default_parse_debrief>
  431c90:	add	x0, x0, #0xd38
  431c94:	ldp	x0, x1, [x0]
  431c98:	stp	x0, x1, [sp, #136]
  431c9c:	b	431f6c <ferror@plt+0x2d37c>
  431ca0:	strb	wzr, [sp, #271]
  431ca4:	ldr	x0, [sp, #248]
  431ca8:	cmp	x0, #0x0
  431cac:	b.eq	431cb8 <ferror@plt+0x2d0c8>  // b.none
  431cb0:	ldr	x0, [sp, #248]
  431cb4:	bl	4048f0 <free@plt>
  431cb8:	str	xzr, [sp, #248]
  431cbc:	adrp	x0, 460000 <default_parse_debrief>
  431cc0:	add	x0, x0, #0xd38
  431cc4:	ldp	x0, x1, [x0]
  431cc8:	stp	x0, x1, [sp, #136]
  431ccc:	b	431f6c <ferror@plt+0x2d37c>
  431cd0:	mov	x1, #0x0                   	// #0
  431cd4:	ldr	x0, [sp, #88]
  431cd8:	bl	40b2a4 <ferror@plt+0x66b4>
  431cdc:	mov	x2, x0
  431ce0:	adrp	x0, 460000 <default_parse_debrief>
  431ce4:	add	x1, x0, #0xd38
  431ce8:	adrp	x0, 461000 <sentence_end_required_spaces>
  431cec:	add	x0, x0, #0xb10
  431cf0:	str	x2, [sp]
  431cf4:	mov	w7, #0x1                   	// #1
  431cf8:	ldp	x5, x6, [x1]
  431cfc:	ldr	w4, [x0]
  431d00:	mov	w3, #0x0                   	// #0
  431d04:	mov	w2, #0x1                   	// #1
  431d08:	mov	w1, #0xa                   	// #10
  431d0c:	ldr	x0, [sp, #88]
  431d10:	bl	4313f4 <ferror@plt+0x2c804>
  431d14:	and	w0, w0, #0xff
  431d18:	cmp	w0, #0x0
  431d1c:	b.eq	431d50 <ferror@plt+0x2d160>  // b.none
  431d20:	ldr	w1, [sp, #76]
  431d24:	ldr	x0, [sp, #272]
  431d28:	bl	40bea0 <ferror@plt+0x72b0>
  431d2c:	ldr	x0, [sp, #248]
  431d30:	cmp	x0, #0x0
  431d34:	b.eq	431d40 <ferror@plt+0x2d150>  // b.none
  431d38:	ldr	x0, [sp, #248]
  431d3c:	bl	4048f0 <free@plt>
  431d40:	ldr	x0, [sp, #208]
  431d44:	bl	42c7e8 <ferror@plt+0x27bf8>
  431d48:	mov	w0, #0x1                   	// #1
  431d4c:	b	431f78 <ferror@plt+0x2d388>
  431d50:	strb	wzr, [sp, #271]
  431d54:	ldr	x0, [sp, #248]
  431d58:	cmp	x0, #0x0
  431d5c:	b.eq	431d68 <ferror@plt+0x2d178>  // b.none
  431d60:	ldr	x0, [sp, #248]
  431d64:	bl	4048f0 <free@plt>
  431d68:	str	xzr, [sp, #248]
  431d6c:	adrp	x0, 460000 <default_parse_debrief>
  431d70:	add	x0, x0, #0xd38
  431d74:	ldp	x0, x1, [x0]
  431d78:	stp	x0, x1, [sp, #136]
  431d7c:	b	431f6c <ferror@plt+0x2d37c>
  431d80:	strb	wzr, [sp, #271]
  431d84:	ldr	x0, [sp, #248]
  431d88:	cmp	x0, #0x0
  431d8c:	b.eq	431d98 <ferror@plt+0x2d1a8>  // b.none
  431d90:	ldr	x0, [sp, #248]
  431d94:	bl	4048f0 <free@plt>
  431d98:	str	xzr, [sp, #248]
  431d9c:	adrp	x0, 460000 <default_parse_debrief>
  431da0:	add	x0, x0, #0xd38
  431da4:	ldp	x0, x1, [x0]
  431da8:	stp	x0, x1, [sp, #136]
  431dac:	b	431f6c <ferror@plt+0x2d37c>
  431db0:	ldr	w1, [sp, #76]
  431db4:	ldr	x0, [sp, #272]
  431db8:	bl	40bea0 <ferror@plt+0x72b0>
  431dbc:	mov	x1, #0x0                   	// #0
  431dc0:	ldr	x0, [sp, #88]
  431dc4:	bl	40b2a4 <ferror@plt+0x66b4>
  431dc8:	str	x0, [sp, #272]
  431dcc:	adrp	x0, 461000 <sentence_end_required_spaces>
  431dd0:	add	x0, x0, #0xb10
  431dd4:	ldr	w0, [x0]
  431dd8:	str	w0, [sp, #72]
  431ddc:	adrp	x0, 460000 <default_parse_debrief>
  431de0:	add	x0, x0, #0xd38
  431de4:	ldp	x0, x1, [x0]
  431de8:	stp	x0, x1, [sp, #56]
  431dec:	strb	wzr, [sp, #271]
  431df0:	ldr	x0, [sp, #248]
  431df4:	cmp	x0, #0x0
  431df8:	b.eq	431e04 <ferror@plt+0x2d214>  // b.none
  431dfc:	ldr	x0, [sp, #248]
  431e00:	bl	4048f0 <free@plt>
  431e04:	str	xzr, [sp, #248]
  431e08:	adrp	x0, 460000 <default_parse_debrief>
  431e0c:	add	x0, x0, #0xd58
  431e10:	ldp	x0, x1, [x0]
  431e14:	stp	x0, x1, [sp, #136]
  431e18:	add	x0, sp, #0x38
  431e1c:	bl	40a264 <ferror@plt+0x5674>
  431e20:	mov	w1, w0
  431e24:	ldr	w0, [sp, #72]
  431e28:	bl	40a178 <ferror@plt+0x5588>
  431e2c:	str	w0, [sp, #128]
  431e30:	b	431f6c <ferror@plt+0x2d37c>
  431e34:	strb	wzr, [sp, #271]
  431e38:	ldr	x0, [sp, #248]
  431e3c:	cmp	x0, #0x0
  431e40:	b.eq	431e4c <ferror@plt+0x2d25c>  // b.none
  431e44:	ldr	x0, [sp, #248]
  431e48:	bl	4048f0 <free@plt>
  431e4c:	str	xzr, [sp, #248]
  431e50:	adrp	x0, 460000 <default_parse_debrief>
  431e54:	add	x0, x0, #0xd38
  431e58:	ldp	x0, x1, [x0]
  431e5c:	stp	x0, x1, [sp, #136]
  431e60:	b	431f6c <ferror@plt+0x2d37c>
  431e64:	strb	wzr, [sp, #271]
  431e68:	ldr	x0, [sp, #248]
  431e6c:	cmp	x0, #0x0
  431e70:	b.eq	431e7c <ferror@plt+0x2d28c>  // b.none
  431e74:	ldr	x0, [sp, #248]
  431e78:	bl	4048f0 <free@plt>
  431e7c:	str	xzr, [sp, #248]
  431e80:	adrp	x0, 460000 <default_parse_debrief>
  431e84:	add	x0, x0, #0xd38
  431e88:	ldp	x0, x1, [x0]
  431e8c:	stp	x0, x1, [sp, #136]
  431e90:	b	431f6c <ferror@plt+0x2d37c>
  431e94:	strb	wzr, [sp, #271]
  431e98:	ldr	x0, [sp, #248]
  431e9c:	cmp	x0, #0x0
  431ea0:	b.eq	431eac <ferror@plt+0x2d2bc>  // b.none
  431ea4:	ldr	x0, [sp, #248]
  431ea8:	bl	4048f0 <free@plt>
  431eac:	str	xzr, [sp, #248]
  431eb0:	adrp	x0, 460000 <default_parse_debrief>
  431eb4:	add	x0, x0, #0xd38
  431eb8:	ldp	x0, x1, [x0]
  431ebc:	stp	x0, x1, [sp, #136]
  431ec0:	b	431f6c <ferror@plt+0x2d37c>
  431ec4:	strb	wzr, [sp, #271]
  431ec8:	ldr	x0, [sp, #248]
  431ecc:	cmp	x0, #0x0
  431ed0:	b.eq	431edc <ferror@plt+0x2d2ec>  // b.none
  431ed4:	ldr	x0, [sp, #248]
  431ed8:	bl	4048f0 <free@plt>
  431edc:	str	xzr, [sp, #248]
  431ee0:	adrp	x0, 460000 <default_parse_debrief>
  431ee4:	add	x0, x0, #0xd38
  431ee8:	ldp	x0, x1, [x0]
  431eec:	stp	x0, x1, [sp, #136]
  431ef0:	b	431f6c <ferror@plt+0x2d37c>
  431ef4:	strb	wzr, [sp, #271]
  431ef8:	ldr	x0, [sp, #248]
  431efc:	cmp	x0, #0x0
  431f00:	b.eq	431f0c <ferror@plt+0x2d31c>  // b.none
  431f04:	ldr	x0, [sp, #248]
  431f08:	bl	4048f0 <free@plt>
  431f0c:	str	xzr, [sp, #248]
  431f10:	adrp	x0, 460000 <default_parse_debrief>
  431f14:	add	x0, x0, #0xd38
  431f18:	ldp	x0, x1, [x0]
  431f1c:	stp	x0, x1, [sp, #136]
  431f20:	b	431f6c <ferror@plt+0x2d37c>
  431f24:	adrp	x0, 460000 <default_parse_debrief>
  431f28:	add	x0, x0, #0xe78
  431f2c:	ldr	x5, [x0]
  431f30:	adrp	x0, 463000 <program_name+0x1fa8>
  431f34:	add	x0, x0, #0x590
  431f38:	ldr	x1, [x0]
  431f3c:	ldr	x0, [sp, #208]
  431f40:	ldr	w2, [x0, #32]
  431f44:	ldr	x0, [sp, #208]
  431f48:	ldr	w0, [x0]
  431f4c:	mov	w4, w0
  431f50:	mov	w3, w2
  431f54:	mov	x2, x1
  431f58:	adrp	x0, 448000 <ferror@plt+0x43410>
  431f5c:	add	x1, x0, #0x698
  431f60:	mov	x0, x5
  431f64:	bl	404ba0 <fprintf@plt>
  431f68:	bl	4047b0 <abort@plt>
  431f6c:	ldr	x0, [sp, #208]
  431f70:	bl	42c7e8 <ferror@plt+0x27bf8>
  431f74:	b	431458 <ferror@plt+0x2c868>
  431f78:	ldp	x19, x20, [sp, #32]
  431f7c:	ldp	x29, x30, [sp, #16]
  431f80:	add	sp, sp, #0x110
  431f84:	ret
  431f88:	sub	sp, sp, #0x60
  431f8c:	stp	x29, x30, [sp, #16]
  431f90:	add	x29, sp, #0x10
  431f94:	str	x0, [sp, #72]
  431f98:	str	x1, [sp, #64]
  431f9c:	str	x2, [sp, #56]
  431fa0:	str	x3, [sp, #48]
  431fa4:	str	x4, [sp, #40]
  431fa8:	ldr	x0, [sp, #40]
  431fac:	ldr	x0, [x0]
  431fb0:	ldr	x0, [x0]
  431fb4:	ldr	x0, [x0, #8]
  431fb8:	str	x0, [sp, #88]
  431fbc:	adrp	x0, 462000 <program_name+0xfa8>
  431fc0:	add	x0, x0, #0xdc0
  431fc4:	ldr	x1, [sp, #72]
  431fc8:	str	x1, [x0]
  431fcc:	adrp	x0, 463000 <program_name+0x1fa8>
  431fd0:	add	x0, x0, #0x590
  431fd4:	ldr	x1, [sp, #64]
  431fd8:	str	x1, [x0]
  431fdc:	ldr	x0, [sp, #56]
  431fe0:	bl	404630 <xstrdup@plt>
  431fe4:	mov	x1, x0
  431fe8:	adrp	x0, 463000 <program_name+0x1fa8>
  431fec:	add	x0, x0, #0x588
  431ff0:	str	x1, [x0]
  431ff4:	adrp	x0, 463000 <program_name+0x1fa8>
  431ff8:	add	x0, x0, #0x598
  431ffc:	str	wzr, [x0]
  432000:	adrp	x0, 462000 <program_name+0xfa8>
  432004:	add	x0, x0, #0xde8
  432008:	mov	w1, #0xffffffff            	// #-1
  43200c:	str	w1, [x0]
  432010:	adrp	x0, 462000 <program_name+0xfa8>
  432014:	add	x0, x0, #0xdec
  432018:	mov	w1, #0xffffffff            	// #-1
  43201c:	str	w1, [x0]
  432020:	adrp	x0, 462000 <program_name+0xfa8>
  432024:	add	x0, x0, #0xdf0
  432028:	ldr	x1, [sp, #48]
  43202c:	str	x1, [x0]
  432030:	bl	42b990 <ferror@plt+0x26da0>
  432034:	adrp	x0, 462000 <program_name+0xfa8>
  432038:	add	x0, x0, #0xe00
  43203c:	str	xzr, [x0]
  432040:	adrp	x0, 462000 <program_name+0xfa8>
  432044:	add	x0, x0, #0xe00
  432048:	str	xzr, [x0, #8]
  43204c:	adrp	x0, 462000 <program_name+0xfa8>
  432050:	add	x0, x0, #0xe00
  432054:	str	xzr, [x0, #16]
  432058:	adrp	x0, 462000 <program_name+0xfa8>
  43205c:	add	x0, x0, #0xdd0
  432060:	str	wzr, [x0]
  432064:	adrp	x0, 462000 <program_name+0xfa8>
  432068:	add	x0, x0, #0xdd4
  43206c:	str	wzr, [x0]
  432070:	adrp	x0, 462000 <program_name+0xfa8>
  432074:	add	x0, x0, #0xde0
  432078:	str	wzr, [x0]
  43207c:	adrp	x0, 462000 <program_name+0xfa8>
  432080:	add	x0, x0, #0xde4
  432084:	strb	wzr, [x0]
  432088:	adrp	x0, 462000 <program_name+0xfa8>
  43208c:	add	x0, x0, #0xdf8
  432090:	mov	w1, #0x6                   	// #6
  432094:	str	w1, [x0]
  432098:	nop
  43209c:	mov	x1, #0x0                   	// #0
  4320a0:	ldr	x0, [sp, #88]
  4320a4:	bl	40b2a4 <ferror@plt+0x66b4>
  4320a8:	mov	x2, x0
  4320ac:	adrp	x0, 460000 <default_parse_debrief>
  4320b0:	add	x1, x0, #0xd38
  4320b4:	adrp	x0, 461000 <sentence_end_required_spaces>
  4320b8:	add	x0, x0, #0xb10
  4320bc:	str	x2, [sp]
  4320c0:	mov	w7, #0x1                   	// #1
  4320c4:	ldp	x5, x6, [x1]
  4320c8:	ldr	w4, [x0]
  4320cc:	mov	w3, #0x0                   	// #0
  4320d0:	mov	w2, #0x1                   	// #1
  4320d4:	mov	w1, #0x8                   	// #8
  4320d8:	ldr	x0, [sp, #88]
  4320dc:	bl	4313f4 <ferror@plt+0x2c804>
  4320e0:	and	w0, w0, #0xff
  4320e4:	eor	w0, w0, #0x1
  4320e8:	and	w0, w0, #0xff
  4320ec:	cmp	w0, #0x0
  4320f0:	b.ne	43209c <ferror@plt+0x2d4ac>  // b.any
  4320f4:	adrp	x0, 462000 <program_name+0xfa8>
  4320f8:	add	x0, x0, #0xdc0
  4320fc:	str	xzr, [x0]
  432100:	adrp	x0, 463000 <program_name+0x1fa8>
  432104:	add	x0, x0, #0x590
  432108:	str	xzr, [x0]
  43210c:	adrp	x0, 463000 <program_name+0x1fa8>
  432110:	add	x0, x0, #0x588
  432114:	ldr	x0, [x0]
  432118:	bl	4048f0 <free@plt>
  43211c:	adrp	x0, 463000 <program_name+0x1fa8>
  432120:	add	x0, x0, #0x588
  432124:	str	xzr, [x0]
  432128:	adrp	x0, 463000 <program_name+0x1fa8>
  43212c:	add	x0, x0, #0x598
  432130:	str	wzr, [x0]
  432134:	adrp	x0, 462000 <program_name+0xfa8>
  432138:	add	x0, x0, #0xdf8
  43213c:	mov	w1, #0x6                   	// #6
  432140:	str	w1, [x0]
  432144:	adrp	x0, 462000 <program_name+0xfa8>
  432148:	add	x0, x0, #0xe00
  43214c:	bl	430cfc <ferror@plt+0x2c10c>
  432150:	adrp	x0, 462000 <program_name+0xfa8>
  432154:	add	x0, x0, #0xde0
  432158:	str	wzr, [x0]
  43215c:	adrp	x0, 462000 <program_name+0xfa8>
  432160:	add	x0, x0, #0xde4
  432164:	mov	w1, #0x1                   	// #1
  432168:	strb	w1, [x0]
  43216c:	nop
  432170:	ldp	x29, x30, [sp, #16]
  432174:	add	sp, sp, #0x60
  432178:	ret
  43217c:	sub	sp, sp, #0x10
  432180:	str	x0, [sp, #8]
  432184:	ldr	x0, [sp, #8]
  432188:	cmp	x0, #0x0
  43218c:	b.eq	4321a4 <ferror@plt+0x2d5b4>  // b.none
  432190:	ldr	x0, [sp, #8]
  432194:	ldr	w0, [x0]
  432198:	add	w1, w0, #0x1
  43219c:	ldr	x0, [sp, #8]
  4321a0:	str	w1, [x0]
  4321a4:	ldr	x0, [sp, #8]
  4321a8:	add	sp, sp, #0x10
  4321ac:	ret
  4321b0:	stp	x29, x30, [sp, #-32]!
  4321b4:	mov	x29, sp
  4321b8:	str	x0, [sp, #24]
  4321bc:	ldr	x0, [sp, #24]
  4321c0:	cmp	x0, #0x0
  4321c4:	b.eq	432204 <ferror@plt+0x2d614>  // b.none
  4321c8:	ldr	x0, [sp, #24]
  4321cc:	ldr	w0, [x0]
  4321d0:	cmp	w0, #0x1
  4321d4:	b.ls	4321f0 <ferror@plt+0x2d600>  // b.plast
  4321d8:	ldr	x0, [sp, #24]
  4321dc:	ldr	w0, [x0]
  4321e0:	sub	w1, w0, #0x1
  4321e4:	ldr	x0, [sp, #24]
  4321e8:	str	w1, [x0]
  4321ec:	b	432204 <ferror@plt+0x2d614>
  4321f0:	ldr	x0, [sp, #24]
  4321f4:	add	x0, x0, #0x8
  4321f8:	bl	404340 <string_list_destroy@plt>
  4321fc:	ldr	x0, [sp, #24]
  432200:	bl	4048f0 <free@plt>
  432204:	nop
  432208:	ldp	x29, x30, [sp], #32
  43220c:	ret
  432210:	adrp	x0, 462000 <program_name+0xfa8>
  432214:	add	x0, x0, #0xe88
  432218:	mov	w1, #0x1                   	// #1
  43221c:	strb	w1, [x0]
  432220:	nop
  432224:	ret
  432228:	stp	x29, x30, [sp, #-96]!
  43222c:	mov	x29, sp
  432230:	str	x0, [sp, #24]
  432234:	ldr	x0, [sp, #24]
  432238:	cmp	x0, #0x0
  43223c:	b.ne	432250 <ferror@plt+0x2d660>  // b.any
  432240:	adrp	x0, 460000 <default_parse_debrief>
  432244:	add	x0, x0, #0xdf2
  432248:	strb	wzr, [x0]
  43224c:	b	4322e4 <ferror@plt+0x2d6f4>
  432250:	adrp	x0, 462000 <program_name+0xfa8>
  432254:	add	x0, x0, #0xe90
  432258:	ldr	x0, [x0, #24]
  43225c:	cmp	x0, #0x0
  432260:	b.ne	432274 <ferror@plt+0x2d684>  // b.any
  432264:	mov	x1, #0x64                  	// #100
  432268:	adrp	x0, 462000 <program_name+0xfa8>
  43226c:	add	x0, x0, #0xe90
  432270:	bl	404370 <hash_init@plt>
  432274:	add	x1, sp, #0x20
  432278:	add	x0, sp, #0x50
  43227c:	mov	x2, x1
  432280:	mov	x1, x0
  432284:	ldr	x0, [sp, #24]
  432288:	bl	40a8b8 <ferror@plt+0x5cc8>
  43228c:	mov	w1, #0x3a                  	// #58
  432290:	ldr	x0, [sp, #24]
  432294:	bl	404960 <strchr@plt>
  432298:	str	x0, [sp, #88]
  43229c:	ldr	x0, [sp, #88]
  4322a0:	cmp	x0, #0x0
  4322a4:	b.eq	4322b8 <ferror@plt+0x2d6c8>  // b.none
  4322a8:	ldr	x0, [sp, #80]
  4322ac:	ldr	x1, [sp, #88]
  4322b0:	cmp	x1, x0
  4322b4:	b.cc	4322e4 <ferror@plt+0x2d6f4>  // b.lo, b.ul, b.last
  4322b8:	ldr	x1, [sp, #80]
  4322bc:	ldr	x0, [sp, #24]
  4322c0:	sub	x0, x1, x0
  4322c4:	mov	x1, x0
  4322c8:	add	x0, sp, #0x20
  4322cc:	mov	x3, x0
  4322d0:	mov	x2, x1
  4322d4:	ldr	x1, [sp, #24]
  4322d8:	adrp	x0, 462000 <program_name+0xfa8>
  4322dc:	add	x0, x0, #0xe90
  4322e0:	bl	40ae20 <ferror@plt+0x6230>
  4322e4:	nop
  4322e8:	ldp	x29, x30, [sp], #96
  4322ec:	ret
  4322f0:	stp	x29, x30, [sp, #-16]!
  4322f4:	mov	x29, sp
  4322f8:	adrp	x0, 460000 <default_parse_debrief>
  4322fc:	add	x0, x0, #0xdf2
  432300:	ldrb	w0, [x0]
  432304:	cmp	w0, #0x0
  432308:	b.eq	43236c <ferror@plt+0x2d77c>  // b.none
  43230c:	adrp	x0, 448000 <ferror@plt+0x43410>
  432310:	add	x0, x0, #0x710
  432314:	bl	432228 <ferror@plt+0x2d638>
  432318:	adrp	x0, 448000 <ferror@plt+0x43410>
  43231c:	add	x0, x0, #0x718
  432320:	bl	432228 <ferror@plt+0x2d638>
  432324:	adrp	x0, 448000 <ferror@plt+0x43410>
  432328:	add	x0, x0, #0x720
  43232c:	bl	432228 <ferror@plt+0x2d638>
  432330:	adrp	x0, 448000 <ferror@plt+0x43410>
  432334:	add	x0, x0, #0x730
  432338:	bl	432228 <ferror@plt+0x2d638>
  43233c:	adrp	x0, 448000 <ferror@plt+0x43410>
  432340:	add	x0, x0, #0x740
  432344:	bl	432228 <ferror@plt+0x2d638>
  432348:	adrp	x0, 448000 <ferror@plt+0x43410>
  43234c:	add	x0, x0, #0x750
  432350:	bl	432228 <ferror@plt+0x2d638>
  432354:	adrp	x0, 448000 <ferror@plt+0x43410>
  432358:	add	x0, x0, #0x760
  43235c:	bl	432228 <ferror@plt+0x2d638>
  432360:	adrp	x0, 460000 <default_parse_debrief>
  432364:	add	x0, x0, #0xdf2
  432368:	strb	wzr, [x0]
  43236c:	nop
  432370:	ldp	x29, x30, [sp], #16
  432374:	ret
  432378:	stp	x29, x30, [sp, #-16]!
  43237c:	mov	x29, sp
  432380:	adrp	x0, 448000 <ferror@plt+0x43410>
  432384:	add	x0, x0, #0x770
  432388:	bl	406ea4 <ferror@plt+0x22b4>
  43238c:	adrp	x0, 448000 <ferror@plt+0x43410>
  432390:	add	x0, x0, #0x788
  432394:	bl	406ea4 <ferror@plt+0x22b4>
  432398:	adrp	x0, 448000 <ferror@plt+0x43410>
  43239c:	add	x0, x0, #0x7a8
  4323a0:	bl	406ea4 <ferror@plt+0x22b4>
  4323a4:	adrp	x0, 448000 <ferror@plt+0x43410>
  4323a8:	add	x0, x0, #0x7c8
  4323ac:	bl	406ea4 <ferror@plt+0x22b4>
  4323b0:	adrp	x0, 448000 <ferror@plt+0x43410>
  4323b4:	add	x0, x0, #0x7e8
  4323b8:	bl	406ea4 <ferror@plt+0x22b4>
  4323bc:	adrp	x0, 448000 <ferror@plt+0x43410>
  4323c0:	add	x0, x0, #0x808
  4323c4:	bl	406ea4 <ferror@plt+0x22b4>
  4323c8:	adrp	x0, 448000 <ferror@plt+0x43410>
  4323cc:	add	x0, x0, #0x828
  4323d0:	bl	406ea4 <ferror@plt+0x22b4>
  4323d4:	adrp	x0, 448000 <ferror@plt+0x43410>
  4323d8:	add	x0, x0, #0x848
  4323dc:	bl	406ea4 <ferror@plt+0x22b4>
  4323e0:	adrp	x0, 448000 <ferror@plt+0x43410>
  4323e4:	add	x0, x0, #0x868
  4323e8:	bl	406ea4 <ferror@plt+0x22b4>
  4323ec:	adrp	x0, 448000 <ferror@plt+0x43410>
  4323f0:	add	x0, x0, #0x888
  4323f4:	bl	406ea4 <ferror@plt+0x22b4>
  4323f8:	adrp	x0, 448000 <ferror@plt+0x43410>
  4323fc:	add	x0, x0, #0x8a8
  432400:	bl	406ea4 <ferror@plt+0x22b4>
  432404:	adrp	x0, 448000 <ferror@plt+0x43410>
  432408:	add	x0, x0, #0x8c0
  43240c:	bl	406ea4 <ferror@plt+0x22b4>
  432410:	nop
  432414:	ldp	x29, x30, [sp], #16
  432418:	ret
  43241c:	stp	x29, x30, [sp, #-48]!
  432420:	mov	x29, sp
  432424:	str	x19, [sp, #16]
  432428:	adrp	x0, 462000 <program_name+0xfa8>
  43242c:	add	x0, x0, #0xf14
  432430:	ldr	w0, [x0]
  432434:	cmp	w0, #0x0
  432438:	b.eq	43247c <ferror@plt+0x2d88c>  // b.none
  43243c:	adrp	x0, 462000 <program_name+0xfa8>
  432440:	add	x0, x0, #0xf14
  432444:	ldr	w0, [x0]
  432448:	sub	w1, w0, #0x1
  43244c:	adrp	x0, 462000 <program_name+0xfa8>
  432450:	add	x0, x0, #0xf14
  432454:	str	w1, [x0]
  432458:	adrp	x0, 462000 <program_name+0xfa8>
  43245c:	add	x0, x0, #0xf14
  432460:	ldr	w2, [x0]
  432464:	adrp	x0, 462000 <program_name+0xfa8>
  432468:	add	x1, x0, #0xf10
  43246c:	sxtw	x0, w2
  432470:	ldrb	w0, [x1, x0]
  432474:	str	w0, [sp, #44]
  432478:	b	4324f4 <ferror@plt+0x2d904>
  43247c:	adrp	x0, 462000 <program_name+0xfa8>
  432480:	add	x0, x0, #0xf08
  432484:	ldr	x0, [x0]
  432488:	bl	4046e0 <getc@plt>
  43248c:	str	w0, [sp, #44]
  432490:	ldr	w0, [sp, #44]
  432494:	cmn	w0, #0x1
  432498:	b.ne	4324f4 <ferror@plt+0x2d904>  // b.any
  43249c:	adrp	x0, 462000 <program_name+0xfa8>
  4324a0:	add	x0, x0, #0xf08
  4324a4:	ldr	x0, [x0]
  4324a8:	bl	404bf0 <ferror@plt>
  4324ac:	cmp	w0, #0x0
  4324b0:	b.eq	4324ec <ferror@plt+0x2d8fc>  // b.none
  4324b4:	bl	404b10 <__errno_location@plt>
  4324b8:	ldr	w19, [x0]
  4324bc:	adrp	x0, 448000 <ferror@plt+0x43410>
  4324c0:	add	x0, x0, #0x8d8
  4324c4:	bl	404b80 <gettext@plt>
  4324c8:	mov	x1, x0
  4324cc:	adrp	x0, 463000 <program_name+0x1fa8>
  4324d0:	add	x0, x0, #0x590
  4324d4:	ldr	x0, [x0]
  4324d8:	mov	x3, x0
  4324dc:	mov	x2, x1
  4324e0:	mov	w1, w19
  4324e4:	mov	w0, #0x1                   	// #1
  4324e8:	bl	4042f0 <error@plt>
  4324ec:	mov	w0, #0xffffffff            	// #-1
  4324f0:	b	432520 <ferror@plt+0x2d930>
  4324f4:	ldr	w0, [sp, #44]
  4324f8:	cmp	w0, #0xa
  4324fc:	b.ne	43251c <ferror@plt+0x2d92c>  // b.any
  432500:	adrp	x0, 463000 <program_name+0x1fa8>
  432504:	add	x0, x0, #0x598
  432508:	ldr	w0, [x0]
  43250c:	add	w1, w0, #0x1
  432510:	adrp	x0, 463000 <program_name+0x1fa8>
  432514:	add	x0, x0, #0x598
  432518:	str	w1, [x0]
  43251c:	ldr	w0, [sp, #44]
  432520:	ldr	x19, [sp, #16]
  432524:	ldp	x29, x30, [sp], #48
  432528:	ret
  43252c:	stp	x29, x30, [sp, #-32]!
  432530:	mov	x29, sp
  432534:	str	w0, [sp, #28]
  432538:	ldr	w0, [sp, #28]
  43253c:	cmn	w0, #0x1
  432540:	b.eq	4325b8 <ferror@plt+0x2d9c8>  // b.none
  432544:	ldr	w0, [sp, #28]
  432548:	cmp	w0, #0xa
  43254c:	b.ne	43256c <ferror@plt+0x2d97c>  // b.any
  432550:	adrp	x0, 463000 <program_name+0x1fa8>
  432554:	add	x0, x0, #0x598
  432558:	ldr	w0, [x0]
  43255c:	sub	w1, w0, #0x1
  432560:	adrp	x0, 463000 <program_name+0x1fa8>
  432564:	add	x0, x0, #0x598
  432568:	str	w1, [x0]
  43256c:	adrp	x0, 462000 <program_name+0xfa8>
  432570:	add	x0, x0, #0xf14
  432574:	ldr	w0, [x0]
  432578:	cmp	w0, #0x2
  43257c:	b.ne	432584 <ferror@plt+0x2d994>  // b.any
  432580:	bl	4047b0 <abort@plt>
  432584:	adrp	x0, 462000 <program_name+0xfa8>
  432588:	add	x0, x0, #0xf14
  43258c:	ldr	w0, [x0]
  432590:	add	w2, w0, #0x1
  432594:	adrp	x1, 462000 <program_name+0xfa8>
  432598:	add	x1, x1, #0xf14
  43259c:	str	w2, [x1]
  4325a0:	ldr	w1, [sp, #28]
  4325a4:	and	w2, w1, #0xff
  4325a8:	adrp	x1, 462000 <program_name+0xfa8>
  4325ac:	add	x1, x1, #0xf10
  4325b0:	sxtw	x0, w0
  4325b4:	strb	w2, [x1, x0]
  4325b8:	nop
  4325bc:	ldp	x29, x30, [sp], #32
  4325c0:	ret
  4325c4:	stp	x29, x30, [sp, #-32]!
  4325c8:	mov	x29, sp
  4325cc:	bl	43241c <ferror@plt+0x2d82c>
  4325d0:	str	w0, [sp, #24]
  4325d4:	ldr	w0, [sp, #24]
  4325d8:	cmn	w0, #0x1
  4325dc:	b.eq	432bec <ferror@plt+0x2dffc>  // b.none
  4325e0:	ldr	w0, [sp, #24]
  4325e4:	cmp	w0, #0x3c
  4325e8:	b.ne	4325cc <ferror@plt+0x2d9dc>  // b.any
  4325ec:	bl	43241c <ferror@plt+0x2d82c>
  4325f0:	str	w0, [sp, #28]
  4325f4:	ldr	w0, [sp, #28]
  4325f8:	cmn	w0, #0x1
  4325fc:	b.eq	432bf4 <ferror@plt+0x2e004>  // b.none
  432600:	ldr	w0, [sp, #28]
  432604:	cmp	w0, #0x3f
  432608:	b.ne	43262c <ferror@plt+0x2da3c>  // b.any
  43260c:	bl	43241c <ferror@plt+0x2d82c>
  432610:	str	w0, [sp, #16]
  432614:	ldr	w0, [sp, #16]
  432618:	cmp	w0, #0x3d
  43261c:	b.eq	432bfc <ferror@plt+0x2e00c>  // b.none
  432620:	ldr	w0, [sp, #16]
  432624:	bl	43252c <ferror@plt+0x2d93c>
  432628:	b	432bfc <ferror@plt+0x2e00c>
  43262c:	ldr	w0, [sp, #28]
  432630:	cmp	w0, #0x25
  432634:	b.ne	432658 <ferror@plt+0x2da68>  // b.any
  432638:	bl	43241c <ferror@plt+0x2d82c>
  43263c:	str	w0, [sp, #20]
  432640:	ldr	w0, [sp, #20]
  432644:	cmp	w0, #0x3d
  432648:	b.eq	432c04 <ferror@plt+0x2e014>  // b.none
  43264c:	ldr	w0, [sp, #20]
  432650:	bl	43252c <ferror@plt+0x2d93c>
  432654:	b	432c04 <ferror@plt+0x2e014>
  432658:	ldr	w0, [sp, #28]
  43265c:	cmp	w0, #0x3c
  432660:	b.ne	432678 <ferror@plt+0x2da88>  // b.any
  432664:	ldr	w0, [sp, #28]
  432668:	bl	43252c <ferror@plt+0x2d93c>
  43266c:	b	432be8 <ferror@plt+0x2dff8>
  432670:	bl	43241c <ferror@plt+0x2d82c>
  432674:	str	w0, [sp, #28]
  432678:	ldr	w0, [sp, #28]
  43267c:	cmp	w0, #0x20
  432680:	b.eq	432670 <ferror@plt+0x2da80>  // b.none
  432684:	ldr	w0, [sp, #28]
  432688:	cmp	w0, #0x9
  43268c:	b.eq	432670 <ferror@plt+0x2da80>  // b.none
  432690:	ldr	w0, [sp, #28]
  432694:	cmp	w0, #0xa
  432698:	b.eq	432670 <ferror@plt+0x2da80>  // b.none
  43269c:	ldr	w0, [sp, #28]
  4326a0:	cmp	w0, #0xd
  4326a4:	b.eq	432670 <ferror@plt+0x2da80>  // b.none
  4326a8:	ldr	w0, [sp, #28]
  4326ac:	cmp	w0, #0x73
  4326b0:	b.eq	4326cc <ferror@plt+0x2dadc>  // b.none
  4326b4:	ldr	w0, [sp, #28]
  4326b8:	cmp	w0, #0x53
  4326bc:	b.eq	4326cc <ferror@plt+0x2dadc>  // b.none
  4326c0:	ldr	w0, [sp, #28]
  4326c4:	bl	43252c <ferror@plt+0x2d93c>
  4326c8:	b	432be8 <ferror@plt+0x2dff8>
  4326cc:	bl	43241c <ferror@plt+0x2d82c>
  4326d0:	str	w0, [sp, #28]
  4326d4:	ldr	w0, [sp, #28]
  4326d8:	cmp	w0, #0x63
  4326dc:	b.eq	4326f8 <ferror@plt+0x2db08>  // b.none
  4326e0:	ldr	w0, [sp, #28]
  4326e4:	cmp	w0, #0x43
  4326e8:	b.eq	4326f8 <ferror@plt+0x2db08>  // b.none
  4326ec:	ldr	w0, [sp, #28]
  4326f0:	bl	43252c <ferror@plt+0x2d93c>
  4326f4:	b	432be8 <ferror@plt+0x2dff8>
  4326f8:	bl	43241c <ferror@plt+0x2d82c>
  4326fc:	str	w0, [sp, #28]
  432700:	ldr	w0, [sp, #28]
  432704:	cmp	w0, #0x72
  432708:	b.eq	432724 <ferror@plt+0x2db34>  // b.none
  43270c:	ldr	w0, [sp, #28]
  432710:	cmp	w0, #0x52
  432714:	b.eq	432724 <ferror@plt+0x2db34>  // b.none
  432718:	ldr	w0, [sp, #28]
  43271c:	bl	43252c <ferror@plt+0x2d93c>
  432720:	b	432be8 <ferror@plt+0x2dff8>
  432724:	bl	43241c <ferror@plt+0x2d82c>
  432728:	str	w0, [sp, #28]
  43272c:	ldr	w0, [sp, #28]
  432730:	cmp	w0, #0x69
  432734:	b.eq	432750 <ferror@plt+0x2db60>  // b.none
  432738:	ldr	w0, [sp, #28]
  43273c:	cmp	w0, #0x49
  432740:	b.eq	432750 <ferror@plt+0x2db60>  // b.none
  432744:	ldr	w0, [sp, #28]
  432748:	bl	43252c <ferror@plt+0x2d93c>
  43274c:	b	432be8 <ferror@plt+0x2dff8>
  432750:	bl	43241c <ferror@plt+0x2d82c>
  432754:	str	w0, [sp, #28]
  432758:	ldr	w0, [sp, #28]
  43275c:	cmp	w0, #0x70
  432760:	b.eq	43277c <ferror@plt+0x2db8c>  // b.none
  432764:	ldr	w0, [sp, #28]
  432768:	cmp	w0, #0x50
  43276c:	b.eq	43277c <ferror@plt+0x2db8c>  // b.none
  432770:	ldr	w0, [sp, #28]
  432774:	bl	43252c <ferror@plt+0x2d93c>
  432778:	b	432be8 <ferror@plt+0x2dff8>
  43277c:	bl	43241c <ferror@plt+0x2d82c>
  432780:	str	w0, [sp, #28]
  432784:	ldr	w0, [sp, #28]
  432788:	cmp	w0, #0x74
  43278c:	b.eq	4327a8 <ferror@plt+0x2dbb8>  // b.none
  432790:	ldr	w0, [sp, #28]
  432794:	cmp	w0, #0x54
  432798:	b.eq	4327a8 <ferror@plt+0x2dbb8>  // b.none
  43279c:	ldr	w0, [sp, #28]
  4327a0:	bl	43252c <ferror@plt+0x2d93c>
  4327a4:	b	432be8 <ferror@plt+0x2dff8>
  4327a8:	bl	43241c <ferror@plt+0x2d82c>
  4327ac:	str	w0, [sp, #28]
  4327b0:	ldr	w0, [sp, #28]
  4327b4:	cmp	w0, #0x20
  4327b8:	b.eq	4327ec <ferror@plt+0x2dbfc>  // b.none
  4327bc:	ldr	w0, [sp, #28]
  4327c0:	cmp	w0, #0x9
  4327c4:	b.eq	4327ec <ferror@plt+0x2dbfc>  // b.none
  4327c8:	ldr	w0, [sp, #28]
  4327cc:	cmp	w0, #0xa
  4327d0:	b.eq	4327ec <ferror@plt+0x2dbfc>  // b.none
  4327d4:	ldr	w0, [sp, #28]
  4327d8:	cmp	w0, #0xd
  4327dc:	b.eq	4327ec <ferror@plt+0x2dbfc>  // b.none
  4327e0:	ldr	w0, [sp, #28]
  4327e4:	bl	43252c <ferror@plt+0x2d93c>
  4327e8:	b	432be8 <ferror@plt+0x2dff8>
  4327ec:	bl	43241c <ferror@plt+0x2d82c>
  4327f0:	str	w0, [sp, #28]
  4327f4:	ldr	w0, [sp, #28]
  4327f8:	cmp	w0, #0x20
  4327fc:	b.eq	4327ec <ferror@plt+0x2dbfc>  // b.none
  432800:	ldr	w0, [sp, #28]
  432804:	cmp	w0, #0x9
  432808:	b.eq	4327ec <ferror@plt+0x2dbfc>  // b.none
  43280c:	ldr	w0, [sp, #28]
  432810:	cmp	w0, #0xa
  432814:	b.eq	4327ec <ferror@plt+0x2dbfc>  // b.none
  432818:	ldr	w0, [sp, #28]
  43281c:	cmp	w0, #0xd
  432820:	b.eq	4327ec <ferror@plt+0x2dbfc>  // b.none
  432824:	ldr	w0, [sp, #28]
  432828:	cmp	w0, #0x6c
  43282c:	b.eq	432848 <ferror@plt+0x2dc58>  // b.none
  432830:	ldr	w0, [sp, #28]
  432834:	cmp	w0, #0x4c
  432838:	b.eq	432848 <ferror@plt+0x2dc58>  // b.none
  43283c:	ldr	w0, [sp, #28]
  432840:	bl	43252c <ferror@plt+0x2d93c>
  432844:	b	432be8 <ferror@plt+0x2dff8>
  432848:	bl	43241c <ferror@plt+0x2d82c>
  43284c:	str	w0, [sp, #28]
  432850:	ldr	w0, [sp, #28]
  432854:	cmp	w0, #0x61
  432858:	b.eq	432874 <ferror@plt+0x2dc84>  // b.none
  43285c:	ldr	w0, [sp, #28]
  432860:	cmp	w0, #0x41
  432864:	b.eq	432874 <ferror@plt+0x2dc84>  // b.none
  432868:	ldr	w0, [sp, #28]
  43286c:	bl	43252c <ferror@plt+0x2d93c>
  432870:	b	432be8 <ferror@plt+0x2dff8>
  432874:	bl	43241c <ferror@plt+0x2d82c>
  432878:	str	w0, [sp, #28]
  43287c:	ldr	w0, [sp, #28]
  432880:	cmp	w0, #0x6e
  432884:	b.eq	4328a0 <ferror@plt+0x2dcb0>  // b.none
  432888:	ldr	w0, [sp, #28]
  43288c:	cmp	w0, #0x4e
  432890:	b.eq	4328a0 <ferror@plt+0x2dcb0>  // b.none
  432894:	ldr	w0, [sp, #28]
  432898:	bl	43252c <ferror@plt+0x2d93c>
  43289c:	b	432be8 <ferror@plt+0x2dff8>
  4328a0:	bl	43241c <ferror@plt+0x2d82c>
  4328a4:	str	w0, [sp, #28]
  4328a8:	ldr	w0, [sp, #28]
  4328ac:	cmp	w0, #0x67
  4328b0:	b.eq	4328cc <ferror@plt+0x2dcdc>  // b.none
  4328b4:	ldr	w0, [sp, #28]
  4328b8:	cmp	w0, #0x47
  4328bc:	b.eq	4328cc <ferror@plt+0x2dcdc>  // b.none
  4328c0:	ldr	w0, [sp, #28]
  4328c4:	bl	43252c <ferror@plt+0x2d93c>
  4328c8:	b	432be8 <ferror@plt+0x2dff8>
  4328cc:	bl	43241c <ferror@plt+0x2d82c>
  4328d0:	str	w0, [sp, #28]
  4328d4:	ldr	w0, [sp, #28]
  4328d8:	cmp	w0, #0x75
  4328dc:	b.eq	4328f8 <ferror@plt+0x2dd08>  // b.none
  4328e0:	ldr	w0, [sp, #28]
  4328e4:	cmp	w0, #0x55
  4328e8:	b.eq	4328f8 <ferror@plt+0x2dd08>  // b.none
  4328ec:	ldr	w0, [sp, #28]
  4328f0:	bl	43252c <ferror@plt+0x2d93c>
  4328f4:	b	432be8 <ferror@plt+0x2dff8>
  4328f8:	bl	43241c <ferror@plt+0x2d82c>
  4328fc:	str	w0, [sp, #28]
  432900:	ldr	w0, [sp, #28]
  432904:	cmp	w0, #0x61
  432908:	b.eq	432924 <ferror@plt+0x2dd34>  // b.none
  43290c:	ldr	w0, [sp, #28]
  432910:	cmp	w0, #0x41
  432914:	b.eq	432924 <ferror@plt+0x2dd34>  // b.none
  432918:	ldr	w0, [sp, #28]
  43291c:	bl	43252c <ferror@plt+0x2d93c>
  432920:	b	432be8 <ferror@plt+0x2dff8>
  432924:	bl	43241c <ferror@plt+0x2d82c>
  432928:	str	w0, [sp, #28]
  43292c:	ldr	w0, [sp, #28]
  432930:	cmp	w0, #0x67
  432934:	b.eq	432950 <ferror@plt+0x2dd60>  // b.none
  432938:	ldr	w0, [sp, #28]
  43293c:	cmp	w0, #0x47
  432940:	b.eq	432950 <ferror@plt+0x2dd60>  // b.none
  432944:	ldr	w0, [sp, #28]
  432948:	bl	43252c <ferror@plt+0x2d93c>
  43294c:	b	432be8 <ferror@plt+0x2dff8>
  432950:	bl	43241c <ferror@plt+0x2d82c>
  432954:	str	w0, [sp, #28]
  432958:	ldr	w0, [sp, #28]
  43295c:	cmp	w0, #0x65
  432960:	b.eq	43297c <ferror@plt+0x2dd8c>  // b.none
  432964:	ldr	w0, [sp, #28]
  432968:	cmp	w0, #0x45
  43296c:	b.eq	43297c <ferror@plt+0x2dd8c>  // b.none
  432970:	ldr	w0, [sp, #28]
  432974:	bl	43252c <ferror@plt+0x2d93c>
  432978:	b	432be8 <ferror@plt+0x2dff8>
  43297c:	bl	43241c <ferror@plt+0x2d82c>
  432980:	str	w0, [sp, #28]
  432984:	b	432990 <ferror@plt+0x2dda0>
  432988:	bl	43241c <ferror@plt+0x2d82c>
  43298c:	str	w0, [sp, #28]
  432990:	ldr	w0, [sp, #28]
  432994:	cmp	w0, #0x20
  432998:	b.eq	432988 <ferror@plt+0x2dd98>  // b.none
  43299c:	ldr	w0, [sp, #28]
  4329a0:	cmp	w0, #0x9
  4329a4:	b.eq	432988 <ferror@plt+0x2dd98>  // b.none
  4329a8:	ldr	w0, [sp, #28]
  4329ac:	cmp	w0, #0xa
  4329b0:	b.eq	432988 <ferror@plt+0x2dd98>  // b.none
  4329b4:	ldr	w0, [sp, #28]
  4329b8:	cmp	w0, #0xd
  4329bc:	b.eq	432988 <ferror@plt+0x2dd98>  // b.none
  4329c0:	ldr	w0, [sp, #28]
  4329c4:	cmp	w0, #0x3d
  4329c8:	b.eq	4329d8 <ferror@plt+0x2dde8>  // b.none
  4329cc:	ldr	w0, [sp, #28]
  4329d0:	bl	43252c <ferror@plt+0x2d93c>
  4329d4:	b	432be8 <ferror@plt+0x2dff8>
  4329d8:	bl	43241c <ferror@plt+0x2d82c>
  4329dc:	str	w0, [sp, #28]
  4329e0:	b	4329ec <ferror@plt+0x2ddfc>
  4329e4:	bl	43241c <ferror@plt+0x2d82c>
  4329e8:	str	w0, [sp, #28]
  4329ec:	ldr	w0, [sp, #28]
  4329f0:	cmp	w0, #0x20
  4329f4:	b.eq	4329e4 <ferror@plt+0x2ddf4>  // b.none
  4329f8:	ldr	w0, [sp, #28]
  4329fc:	cmp	w0, #0x9
  432a00:	b.eq	4329e4 <ferror@plt+0x2ddf4>  // b.none
  432a04:	ldr	w0, [sp, #28]
  432a08:	cmp	w0, #0xa
  432a0c:	b.eq	4329e4 <ferror@plt+0x2ddf4>  // b.none
  432a10:	ldr	w0, [sp, #28]
  432a14:	cmp	w0, #0xd
  432a18:	b.eq	4329e4 <ferror@plt+0x2ddf4>  // b.none
  432a1c:	ldr	w0, [sp, #28]
  432a20:	cmp	w0, #0x22
  432a24:	b.ne	432aa8 <ferror@plt+0x2deb8>  // b.any
  432a28:	bl	43241c <ferror@plt+0x2d82c>
  432a2c:	str	w0, [sp, #28]
  432a30:	ldr	w0, [sp, #28]
  432a34:	cmp	w0, #0x70
  432a38:	b.eq	432a48 <ferror@plt+0x2de58>  // b.none
  432a3c:	ldr	w0, [sp, #28]
  432a40:	bl	43252c <ferror@plt+0x2d93c>
  432a44:	b	432be8 <ferror@plt+0x2dff8>
  432a48:	bl	43241c <ferror@plt+0x2d82c>
  432a4c:	str	w0, [sp, #28]
  432a50:	ldr	w0, [sp, #28]
  432a54:	cmp	w0, #0x68
  432a58:	b.eq	432a68 <ferror@plt+0x2de78>  // b.none
  432a5c:	ldr	w0, [sp, #28]
  432a60:	bl	43252c <ferror@plt+0x2d93c>
  432a64:	b	432be8 <ferror@plt+0x2dff8>
  432a68:	bl	43241c <ferror@plt+0x2d82c>
  432a6c:	str	w0, [sp, #28]
  432a70:	ldr	w0, [sp, #28]
  432a74:	cmp	w0, #0x70
  432a78:	b.eq	432a88 <ferror@plt+0x2de98>  // b.none
  432a7c:	ldr	w0, [sp, #28]
  432a80:	bl	43252c <ferror@plt+0x2d93c>
  432a84:	b	432be8 <ferror@plt+0x2dff8>
  432a88:	bl	43241c <ferror@plt+0x2d82c>
  432a8c:	str	w0, [sp, #28]
  432a90:	ldr	w0, [sp, #28]
  432a94:	cmp	w0, #0x22
  432a98:	b.eq	432b8c <ferror@plt+0x2df9c>  // b.none
  432a9c:	ldr	w0, [sp, #28]
  432aa0:	bl	43252c <ferror@plt+0x2d93c>
  432aa4:	b	432be8 <ferror@plt+0x2dff8>
  432aa8:	ldr	w0, [sp, #28]
  432aac:	cmp	w0, #0x27
  432ab0:	b.ne	432b34 <ferror@plt+0x2df44>  // b.any
  432ab4:	bl	43241c <ferror@plt+0x2d82c>
  432ab8:	str	w0, [sp, #28]
  432abc:	ldr	w0, [sp, #28]
  432ac0:	cmp	w0, #0x70
  432ac4:	b.eq	432ad4 <ferror@plt+0x2dee4>  // b.none
  432ac8:	ldr	w0, [sp, #28]
  432acc:	bl	43252c <ferror@plt+0x2d93c>
  432ad0:	b	432be8 <ferror@plt+0x2dff8>
  432ad4:	bl	43241c <ferror@plt+0x2d82c>
  432ad8:	str	w0, [sp, #28]
  432adc:	ldr	w0, [sp, #28]
  432ae0:	cmp	w0, #0x68
  432ae4:	b.eq	432af4 <ferror@plt+0x2df04>  // b.none
  432ae8:	ldr	w0, [sp, #28]
  432aec:	bl	43252c <ferror@plt+0x2d93c>
  432af0:	b	432be8 <ferror@plt+0x2dff8>
  432af4:	bl	43241c <ferror@plt+0x2d82c>
  432af8:	str	w0, [sp, #28]
  432afc:	ldr	w0, [sp, #28]
  432b00:	cmp	w0, #0x70
  432b04:	b.eq	432b14 <ferror@plt+0x2df24>  // b.none
  432b08:	ldr	w0, [sp, #28]
  432b0c:	bl	43252c <ferror@plt+0x2d93c>
  432b10:	b	432be8 <ferror@plt+0x2dff8>
  432b14:	bl	43241c <ferror@plt+0x2d82c>
  432b18:	str	w0, [sp, #28]
  432b1c:	ldr	w0, [sp, #28]
  432b20:	cmp	w0, #0x27
  432b24:	b.eq	432b8c <ferror@plt+0x2df9c>  // b.none
  432b28:	ldr	w0, [sp, #28]
  432b2c:	bl	43252c <ferror@plt+0x2d93c>
  432b30:	b	432be8 <ferror@plt+0x2dff8>
  432b34:	ldr	w0, [sp, #28]
  432b38:	cmp	w0, #0x70
  432b3c:	b.eq	432b4c <ferror@plt+0x2df5c>  // b.none
  432b40:	ldr	w0, [sp, #28]
  432b44:	bl	43252c <ferror@plt+0x2d93c>
  432b48:	b	432be8 <ferror@plt+0x2dff8>
  432b4c:	bl	43241c <ferror@plt+0x2d82c>
  432b50:	str	w0, [sp, #28]
  432b54:	ldr	w0, [sp, #28]
  432b58:	cmp	w0, #0x68
  432b5c:	b.eq	432b6c <ferror@plt+0x2df7c>  // b.none
  432b60:	ldr	w0, [sp, #28]
  432b64:	bl	43252c <ferror@plt+0x2d93c>
  432b68:	b	432be8 <ferror@plt+0x2dff8>
  432b6c:	bl	43241c <ferror@plt+0x2d82c>
  432b70:	str	w0, [sp, #28]
  432b74:	ldr	w0, [sp, #28]
  432b78:	cmp	w0, #0x70
  432b7c:	b.eq	432b8c <ferror@plt+0x2df9c>  // b.none
  432b80:	ldr	w0, [sp, #28]
  432b84:	bl	43252c <ferror@plt+0x2d93c>
  432b88:	b	432be8 <ferror@plt+0x2dff8>
  432b8c:	bl	43241c <ferror@plt+0x2d82c>
  432b90:	str	w0, [sp, #28]
  432b94:	b	432ba0 <ferror@plt+0x2dfb0>
  432b98:	bl	43241c <ferror@plt+0x2d82c>
  432b9c:	str	w0, [sp, #28]
  432ba0:	ldr	w0, [sp, #28]
  432ba4:	cmp	w0, #0x20
  432ba8:	b.eq	432b98 <ferror@plt+0x2dfa8>  // b.none
  432bac:	ldr	w0, [sp, #28]
  432bb0:	cmp	w0, #0x9
  432bb4:	b.eq	432b98 <ferror@plt+0x2dfa8>  // b.none
  432bb8:	ldr	w0, [sp, #28]
  432bbc:	cmp	w0, #0xa
  432bc0:	b.eq	432b98 <ferror@plt+0x2dfa8>  // b.none
  432bc4:	ldr	w0, [sp, #28]
  432bc8:	cmp	w0, #0xd
  432bcc:	b.eq	432b98 <ferror@plt+0x2dfa8>  // b.none
  432bd0:	ldr	w0, [sp, #28]
  432bd4:	cmp	w0, #0x3e
  432bd8:	b.eq	432c0c <ferror@plt+0x2e01c>  // b.none
  432bdc:	ldr	w0, [sp, #28]
  432be0:	bl	43252c <ferror@plt+0x2d93c>
  432be4:	nop
  432be8:	b	4325cc <ferror@plt+0x2d9dc>
  432bec:	nop
  432bf0:	b	432c10 <ferror@plt+0x2e020>
  432bf4:	nop
  432bf8:	b	432c10 <ferror@plt+0x2e020>
  432bfc:	nop
  432c00:	b	432c10 <ferror@plt+0x2e020>
  432c04:	nop
  432c08:	b	432c10 <ferror@plt+0x2e020>
  432c0c:	nop
  432c10:	ldp	x29, x30, [sp], #32
  432c14:	ret
  432c18:	adrp	x0, 462000 <program_name+0xfa8>
  432c1c:	add	x0, x0, #0xf28
  432c20:	str	xzr, [x0]
  432c24:	nop
  432c28:	ret
  432c2c:	stp	x29, x30, [sp, #-32]!
  432c30:	mov	x29, sp
  432c34:	str	w0, [sp, #28]
  432c38:	adrp	x0, 462000 <program_name+0xfa8>
  432c3c:	add	x0, x0, #0xf28
  432c40:	ldr	x1, [x0]
  432c44:	adrp	x0, 462000 <program_name+0xfa8>
  432c48:	add	x0, x0, #0xf20
  432c4c:	ldr	x0, [x0]
  432c50:	cmp	x1, x0
  432c54:	b.cc	432cac <ferror@plt+0x2e0bc>  // b.lo, b.ul, b.last
  432c58:	adrp	x0, 462000 <program_name+0xfa8>
  432c5c:	add	x0, x0, #0xf20
  432c60:	ldr	x0, [x0]
  432c64:	add	x0, x0, #0x5
  432c68:	lsl	x1, x0, #1
  432c6c:	adrp	x0, 462000 <program_name+0xfa8>
  432c70:	add	x0, x0, #0xf20
  432c74:	str	x1, [x0]
  432c78:	adrp	x0, 462000 <program_name+0xfa8>
  432c7c:	add	x0, x0, #0xf18
  432c80:	ldr	x2, [x0]
  432c84:	adrp	x0, 462000 <program_name+0xfa8>
  432c88:	add	x0, x0, #0xf20
  432c8c:	ldr	x0, [x0]
  432c90:	mov	x1, x0
  432c94:	mov	x0, x2
  432c98:	bl	404560 <xrealloc@plt>
  432c9c:	mov	x1, x0
  432ca0:	adrp	x0, 462000 <program_name+0xfa8>
  432ca4:	add	x0, x0, #0xf18
  432ca8:	str	x1, [x0]
  432cac:	adrp	x0, 462000 <program_name+0xfa8>
  432cb0:	add	x0, x0, #0xf18
  432cb4:	ldr	x1, [x0]
  432cb8:	adrp	x0, 462000 <program_name+0xfa8>
  432cbc:	add	x0, x0, #0xf28
  432cc0:	ldr	x0, [x0]
  432cc4:	add	x3, x0, #0x1
  432cc8:	adrp	x2, 462000 <program_name+0xfa8>
  432ccc:	add	x2, x2, #0xf28
  432cd0:	str	x3, [x2]
  432cd4:	add	x0, x1, x0
  432cd8:	ldr	w1, [sp, #28]
  432cdc:	and	w1, w1, #0xff
  432ce0:	strb	w1, [x0]
  432ce4:	nop
  432ce8:	ldp	x29, x30, [sp], #32
  432cec:	ret
  432cf0:	stp	x29, x30, [sp, #-32]!
  432cf4:	mov	x29, sp
  432cf8:	str	x0, [sp, #24]
  432cfc:	adrp	x0, 462000 <program_name+0xfa8>
  432d00:	add	x0, x0, #0xf28
  432d04:	ldr	x1, [x0]
  432d08:	ldr	x0, [sp, #24]
  432d0c:	sub	x1, x1, x0
  432d10:	adrp	x0, 462000 <program_name+0xfa8>
  432d14:	add	x0, x0, #0xf28
  432d18:	str	x1, [x0]
  432d1c:	b	432d3c <ferror@plt+0x2e14c>
  432d20:	adrp	x0, 462000 <program_name+0xfa8>
  432d24:	add	x0, x0, #0xf28
  432d28:	ldr	x0, [x0]
  432d2c:	sub	x1, x0, #0x1
  432d30:	adrp	x0, 462000 <program_name+0xfa8>
  432d34:	add	x0, x0, #0xf28
  432d38:	str	x1, [x0]
  432d3c:	adrp	x0, 462000 <program_name+0xfa8>
  432d40:	add	x0, x0, #0xf28
  432d44:	ldr	x0, [x0]
  432d48:	cmp	x0, #0x0
  432d4c:	b.eq	432da8 <ferror@plt+0x2e1b8>  // b.none
  432d50:	adrp	x0, 462000 <program_name+0xfa8>
  432d54:	add	x0, x0, #0xf18
  432d58:	ldr	x1, [x0]
  432d5c:	adrp	x0, 462000 <program_name+0xfa8>
  432d60:	add	x0, x0, #0xf28
  432d64:	ldr	x0, [x0]
  432d68:	sub	x0, x0, #0x1
  432d6c:	add	x0, x1, x0
  432d70:	ldrb	w0, [x0]
  432d74:	cmp	w0, #0x20
  432d78:	b.eq	432d20 <ferror@plt+0x2e130>  // b.none
  432d7c:	adrp	x0, 462000 <program_name+0xfa8>
  432d80:	add	x0, x0, #0xf18
  432d84:	ldr	x1, [x0]
  432d88:	adrp	x0, 462000 <program_name+0xfa8>
  432d8c:	add	x0, x0, #0xf28
  432d90:	ldr	x0, [x0]
  432d94:	sub	x0, x0, #0x1
  432d98:	add	x0, x1, x0
  432d9c:	ldrb	w0, [x0]
  432da0:	cmp	w0, #0x9
  432da4:	b.eq	432d20 <ferror@plt+0x2e130>  // b.none
  432da8:	ldr	x0, [sp, #24]
  432dac:	cmp	x0, #0x0
  432db0:	b.ne	432e28 <ferror@plt+0x2e238>  // b.any
  432db4:	adrp	x0, 462000 <program_name+0xfa8>
  432db8:	add	x0, x0, #0xf28
  432dbc:	ldr	x1, [x0]
  432dc0:	adrp	x0, 462000 <program_name+0xfa8>
  432dc4:	add	x0, x0, #0xf20
  432dc8:	ldr	x0, [x0]
  432dcc:	cmp	x1, x0
  432dd0:	b.cc	432e28 <ferror@plt+0x2e238>  // b.lo, b.ul, b.last
  432dd4:	adrp	x0, 462000 <program_name+0xfa8>
  432dd8:	add	x0, x0, #0xf20
  432ddc:	ldr	x0, [x0]
  432de0:	add	x0, x0, #0x5
  432de4:	lsl	x1, x0, #1
  432de8:	adrp	x0, 462000 <program_name+0xfa8>
  432dec:	add	x0, x0, #0xf20
  432df0:	str	x1, [x0]
  432df4:	adrp	x0, 462000 <program_name+0xfa8>
  432df8:	add	x0, x0, #0xf18
  432dfc:	ldr	x2, [x0]
  432e00:	adrp	x0, 462000 <program_name+0xfa8>
  432e04:	add	x0, x0, #0xf20
  432e08:	ldr	x0, [x0]
  432e0c:	mov	x1, x0
  432e10:	mov	x0, x2
  432e14:	bl	404560 <xrealloc@plt>
  432e18:	mov	x1, x0
  432e1c:	adrp	x0, 462000 <program_name+0xfa8>
  432e20:	add	x0, x0, #0xf18
  432e24:	str	x1, [x0]
  432e28:	adrp	x0, 462000 <program_name+0xfa8>
  432e2c:	add	x0, x0, #0xf18
  432e30:	ldr	x1, [x0]
  432e34:	adrp	x0, 462000 <program_name+0xfa8>
  432e38:	add	x0, x0, #0xf28
  432e3c:	ldr	x0, [x0]
  432e40:	add	x0, x1, x0
  432e44:	strb	wzr, [x0]
  432e48:	adrp	x0, 462000 <program_name+0xfa8>
  432e4c:	add	x0, x0, #0xf18
  432e50:	ldr	x0, [x0]
  432e54:	bl	4077e8 <ferror@plt+0x2bf8>
  432e58:	nop
  432e5c:	ldp	x29, x30, [sp], #32
  432e60:	ret
  432e64:	stp	x29, x30, [sp, #-32]!
  432e68:	mov	x29, sp
  432e6c:	adrp	x0, 462000 <program_name+0xfa8>
  432e70:	add	x0, x0, #0xf3c
  432e74:	ldr	w0, [x0]
  432e78:	cmp	w0, #0x0
  432e7c:	b.eq	432ebc <ferror@plt+0x2e2cc>  // b.none
  432e80:	adrp	x0, 462000 <program_name+0xfa8>
  432e84:	add	x0, x0, #0xf3c
  432e88:	ldr	w0, [x0]
  432e8c:	sub	w1, w0, #0x1
  432e90:	adrp	x0, 462000 <program_name+0xfa8>
  432e94:	add	x0, x0, #0xf3c
  432e98:	str	w1, [x0]
  432e9c:	adrp	x0, 462000 <program_name+0xfa8>
  432ea0:	add	x0, x0, #0xf3c
  432ea4:	ldr	w2, [x0]
  432ea8:	adrp	x0, 462000 <program_name+0xfa8>
  432eac:	add	x1, x0, #0xf38
  432eb0:	sxtw	x0, w2
  432eb4:	ldrb	w0, [x1, x0]
  432eb8:	b	4331fc <ferror@plt+0x2e60c>
  432ebc:	bl	43241c <ferror@plt+0x2d82c>
  432ec0:	str	w0, [sp, #20]
  432ec4:	ldr	w0, [sp, #20]
  432ec8:	cmp	w0, #0x23
  432ecc:	b.ne	432fc0 <ferror@plt+0x2e3d0>  // b.any
  432ed0:	strb	wzr, [sp, #27]
  432ed4:	bl	432c18 <ferror@plt+0x2e028>
  432ed8:	adrp	x0, 463000 <program_name+0x1fa8>
  432edc:	add	x0, x0, #0x598
  432ee0:	ldr	w0, [x0]
  432ee4:	str	w0, [sp, #28]
  432ee8:	bl	43241c <ferror@plt+0x2d82c>
  432eec:	str	w0, [sp, #20]
  432ef0:	ldr	w0, [sp, #20]
  432ef4:	cmp	w0, #0xa
  432ef8:	b.eq	432f08 <ferror@plt+0x2e318>  // b.none
  432efc:	ldr	w0, [sp, #20]
  432f00:	cmn	w0, #0x1
  432f04:	b.ne	432f14 <ferror@plt+0x2e324>  // b.any
  432f08:	mov	x0, #0x0                   	// #0
  432f0c:	bl	432cf0 <ferror@plt+0x2e100>
  432f10:	b	432fa8 <ferror@plt+0x2e3b8>
  432f14:	ldrb	w0, [sp, #27]
  432f18:	cmp	w0, #0x0
  432f1c:	b.eq	432f3c <ferror@plt+0x2e34c>  // b.none
  432f20:	ldr	w0, [sp, #20]
  432f24:	cmp	w0, #0x3e
  432f28:	b.ne	432f3c <ferror@plt+0x2e34c>  // b.any
  432f2c:	mov	x0, #0x1                   	// #1
  432f30:	bl	432cf0 <ferror@plt+0x2e100>
  432f34:	bl	4325c4 <ferror@plt+0x2d9d4>
  432f38:	b	432fa8 <ferror@plt+0x2e3b8>
  432f3c:	adrp	x0, 462000 <program_name+0xfa8>
  432f40:	add	x0, x0, #0xf28
  432f44:	ldr	x0, [x0]
  432f48:	cmp	x0, #0x0
  432f4c:	b.ne	432f68 <ferror@plt+0x2e378>  // b.any
  432f50:	ldr	w0, [sp, #20]
  432f54:	cmp	w0, #0x20
  432f58:	b.eq	432f70 <ferror@plt+0x2e380>  // b.none
  432f5c:	ldr	w0, [sp, #20]
  432f60:	cmp	w0, #0x9
  432f64:	b.eq	432f70 <ferror@plt+0x2e380>  // b.none
  432f68:	ldr	w0, [sp, #20]
  432f6c:	bl	432c2c <ferror@plt+0x2e03c>
  432f70:	ldr	w0, [sp, #20]
  432f74:	cmp	w0, #0x3f
  432f78:	b.eq	432f88 <ferror@plt+0x2e398>  // b.none
  432f7c:	ldr	w0, [sp, #20]
  432f80:	cmp	w0, #0x25
  432f84:	b.ne	432f90 <ferror@plt+0x2e3a0>  // b.any
  432f88:	mov	w0, #0x1                   	// #1
  432f8c:	b	432f94 <ferror@plt+0x2e3a4>
  432f90:	mov	w0, #0x0                   	// #0
  432f94:	strb	w0, [sp, #27]
  432f98:	ldrb	w0, [sp, #27]
  432f9c:	and	w0, w0, #0x1
  432fa0:	strb	w0, [sp, #27]
  432fa4:	b	432ee8 <ferror@plt+0x2e2f8>
  432fa8:	adrp	x0, 462000 <program_name+0xfa8>
  432fac:	add	x0, x0, #0xf30
  432fb0:	ldr	w1, [sp, #28]
  432fb4:	str	w1, [x0]
  432fb8:	mov	w0, #0xa                   	// #10
  432fbc:	b	4331fc <ferror@plt+0x2e60c>
  432fc0:	ldr	w0, [sp, #20]
  432fc4:	cmp	w0, #0x2f
  432fc8:	b.ne	4331f8 <ferror@plt+0x2e608>  // b.any
  432fcc:	bl	43241c <ferror@plt+0x2d82c>
  432fd0:	str	w0, [sp, #20]
  432fd4:	ldr	w0, [sp, #20]
  432fd8:	cmp	w0, #0x2a
  432fdc:	b.eq	432ffc <ferror@plt+0x2e40c>  // b.none
  432fe0:	ldr	w0, [sp, #20]
  432fe4:	cmp	w0, #0x2f
  432fe8:	b.eq	433108 <ferror@plt+0x2e518>  // b.none
  432fec:	ldr	w0, [sp, #20]
  432ff0:	bl	43252c <ferror@plt+0x2d93c>
  432ff4:	mov	w0, #0x2f                  	// #47
  432ff8:	b	4331fc <ferror@plt+0x2e60c>
  432ffc:	bl	432c18 <ferror@plt+0x2e028>
  433000:	adrp	x0, 463000 <program_name+0x1fa8>
  433004:	add	x0, x0, #0x598
  433008:	ldr	w0, [x0]
  43300c:	str	w0, [sp, #28]
  433010:	strb	wzr, [sp, #26]
  433014:	bl	43241c <ferror@plt+0x2d82c>
  433018:	str	w0, [sp, #20]
  43301c:	ldr	w0, [sp, #20]
  433020:	cmn	w0, #0x1
  433024:	b.eq	4330ec <ferror@plt+0x2e4fc>  // b.none
  433028:	adrp	x0, 462000 <program_name+0xfa8>
  43302c:	add	x0, x0, #0xf28
  433030:	ldr	x0, [x0]
  433034:	cmp	x0, #0x0
  433038:	b.ne	433054 <ferror@plt+0x2e464>  // b.any
  43303c:	ldr	w0, [sp, #20]
  433040:	cmp	w0, #0x20
  433044:	b.eq	4330e4 <ferror@plt+0x2e4f4>  // b.none
  433048:	ldr	w0, [sp, #20]
  43304c:	cmp	w0, #0x9
  433050:	b.eq	4330e4 <ferror@plt+0x2e4f4>  // b.none
  433054:	ldr	w0, [sp, #20]
  433058:	bl	432c2c <ferror@plt+0x2e03c>
  43305c:	ldr	w0, [sp, #20]
  433060:	cmp	w0, #0x2f
  433064:	b.eq	4330c0 <ferror@plt+0x2e4d0>  // b.none
  433068:	ldr	w0, [sp, #20]
  43306c:	cmp	w0, #0x2f
  433070:	b.gt	4330dc <ferror@plt+0x2e4ec>
  433074:	ldr	w0, [sp, #20]
  433078:	cmp	w0, #0xa
  43307c:	b.eq	433090 <ferror@plt+0x2e4a0>  // b.none
  433080:	ldr	w0, [sp, #20]
  433084:	cmp	w0, #0x2a
  433088:	b.eq	4330b4 <ferror@plt+0x2e4c4>  // b.none
  43308c:	b	4330dc <ferror@plt+0x2e4ec>
  433090:	mov	x0, #0x1                   	// #1
  433094:	bl	432cf0 <ferror@plt+0x2e100>
  433098:	bl	432c18 <ferror@plt+0x2e028>
  43309c:	adrp	x0, 463000 <program_name+0x1fa8>
  4330a0:	add	x0, x0, #0x598
  4330a4:	ldr	w0, [x0]
  4330a8:	str	w0, [sp, #28]
  4330ac:	strb	wzr, [sp, #26]
  4330b0:	b	4330e8 <ferror@plt+0x2e4f8>
  4330b4:	mov	w0, #0x1                   	// #1
  4330b8:	strb	w0, [sp, #26]
  4330bc:	b	4330e8 <ferror@plt+0x2e4f8>
  4330c0:	ldrb	w0, [sp, #26]
  4330c4:	cmp	w0, #0x0
  4330c8:	b.eq	4330dc <ferror@plt+0x2e4ec>  // b.none
  4330cc:	mov	x0, #0x2                   	// #2
  4330d0:	bl	432cf0 <ferror@plt+0x2e100>
  4330d4:	nop
  4330d8:	b	4330f0 <ferror@plt+0x2e500>
  4330dc:	strb	wzr, [sp, #26]
  4330e0:	b	4330e8 <ferror@plt+0x2e4f8>
  4330e4:	nop
  4330e8:	b	433014 <ferror@plt+0x2e424>
  4330ec:	nop
  4330f0:	adrp	x0, 462000 <program_name+0xfa8>
  4330f4:	add	x0, x0, #0xf30
  4330f8:	ldr	w1, [sp, #28]
  4330fc:	str	w1, [x0]
  433100:	mov	w0, #0x20                  	// #32
  433104:	b	4331fc <ferror@plt+0x2e60c>
  433108:	strb	wzr, [sp, #25]
  43310c:	bl	432c18 <ferror@plt+0x2e028>
  433110:	adrp	x0, 463000 <program_name+0x1fa8>
  433114:	add	x0, x0, #0x598
  433118:	ldr	w0, [x0]
  43311c:	str	w0, [sp, #28]
  433120:	bl	43241c <ferror@plt+0x2d82c>
  433124:	str	w0, [sp, #20]
  433128:	ldr	w0, [sp, #20]
  43312c:	cmp	w0, #0xa
  433130:	b.eq	433140 <ferror@plt+0x2e550>  // b.none
  433134:	ldr	w0, [sp, #20]
  433138:	cmn	w0, #0x1
  43313c:	b.ne	43314c <ferror@plt+0x2e55c>  // b.any
  433140:	mov	x0, #0x0                   	// #0
  433144:	bl	432cf0 <ferror@plt+0x2e100>
  433148:	b	4331e0 <ferror@plt+0x2e5f0>
  43314c:	ldrb	w0, [sp, #25]
  433150:	cmp	w0, #0x0
  433154:	b.eq	433174 <ferror@plt+0x2e584>  // b.none
  433158:	ldr	w0, [sp, #20]
  43315c:	cmp	w0, #0x3e
  433160:	b.ne	433174 <ferror@plt+0x2e584>  // b.any
  433164:	mov	x0, #0x1                   	// #1
  433168:	bl	432cf0 <ferror@plt+0x2e100>
  43316c:	bl	4325c4 <ferror@plt+0x2d9d4>
  433170:	b	4331e0 <ferror@plt+0x2e5f0>
  433174:	adrp	x0, 462000 <program_name+0xfa8>
  433178:	add	x0, x0, #0xf28
  43317c:	ldr	x0, [x0]
  433180:	cmp	x0, #0x0
  433184:	b.ne	4331a0 <ferror@plt+0x2e5b0>  // b.any
  433188:	ldr	w0, [sp, #20]
  43318c:	cmp	w0, #0x20
  433190:	b.eq	4331a8 <ferror@plt+0x2e5b8>  // b.none
  433194:	ldr	w0, [sp, #20]
  433198:	cmp	w0, #0x9
  43319c:	b.eq	4331a8 <ferror@plt+0x2e5b8>  // b.none
  4331a0:	ldr	w0, [sp, #20]
  4331a4:	bl	432c2c <ferror@plt+0x2e03c>
  4331a8:	ldr	w0, [sp, #20]
  4331ac:	cmp	w0, #0x3f
  4331b0:	b.eq	4331c0 <ferror@plt+0x2e5d0>  // b.none
  4331b4:	ldr	w0, [sp, #20]
  4331b8:	cmp	w0, #0x25
  4331bc:	b.ne	4331c8 <ferror@plt+0x2e5d8>  // b.any
  4331c0:	mov	w0, #0x1                   	// #1
  4331c4:	b	4331cc <ferror@plt+0x2e5dc>
  4331c8:	mov	w0, #0x0                   	// #0
  4331cc:	strb	w0, [sp, #25]
  4331d0:	ldrb	w0, [sp, #25]
  4331d4:	and	w0, w0, #0x1
  4331d8:	strb	w0, [sp, #25]
  4331dc:	b	433120 <ferror@plt+0x2e530>
  4331e0:	adrp	x0, 462000 <program_name+0xfa8>
  4331e4:	add	x0, x0, #0xf30
  4331e8:	ldr	w1, [sp, #28]
  4331ec:	str	w1, [x0]
  4331f0:	mov	w0, #0xa                   	// #10
  4331f4:	b	4331fc <ferror@plt+0x2e60c>
  4331f8:	ldr	w0, [sp, #20]
  4331fc:	ldp	x29, x30, [sp], #32
  433200:	ret
  433204:	stp	x29, x30, [sp, #-32]!
  433208:	mov	x29, sp
  43320c:	str	x0, [sp, #24]
  433210:	ldr	x0, [sp, #24]
  433214:	ldr	w0, [x0]
  433218:	cmp	w0, #0x9
  43321c:	b.eq	433230 <ferror@plt+0x2e640>  // b.none
  433220:	ldr	x0, [sp, #24]
  433224:	ldr	w0, [x0]
  433228:	cmp	w0, #0xa
  43322c:	b.ne	43323c <ferror@plt+0x2e64c>  // b.any
  433230:	ldr	x0, [sp, #24]
  433234:	ldr	x0, [x0, #8]
  433238:	bl	4048f0 <free@plt>
  43323c:	ldr	x0, [sp, #24]
  433240:	ldr	w0, [x0]
  433244:	cmp	w0, #0x9
  433248:	b.ne	433258 <ferror@plt+0x2e668>  // b.any
  43324c:	ldr	x0, [sp, #24]
  433250:	ldr	x0, [x0, #16]
  433254:	bl	4321b0 <ferror@plt+0x2d5c0>
  433258:	nop
  43325c:	ldp	x29, x30, [sp], #32
  433260:	ret
  433264:	stp	x29, x30, [sp, #-80]!
  433268:	mov	x29, sp
  43326c:	str	x0, [sp, #24]
  433270:	adrp	x0, 462000 <program_name+0xfa8>
  433274:	add	x0, x0, #0xfa0
  433278:	ldr	w0, [x0]
  43327c:	cmp	w0, #0x0
  433280:	b.eq	4332dc <ferror@plt+0x2e6ec>  // b.none
  433284:	adrp	x0, 462000 <program_name+0xfa8>
  433288:	add	x0, x0, #0xfa0
  43328c:	ldr	w0, [x0]
  433290:	sub	w1, w0, #0x1
  433294:	adrp	x0, 462000 <program_name+0xfa8>
  433298:	add	x0, x0, #0xfa0
  43329c:	str	w1, [x0]
  4332a0:	adrp	x0, 462000 <program_name+0xfa8>
  4332a4:	add	x0, x0, #0xfa0
  4332a8:	ldr	w3, [x0]
  4332ac:	ldr	x2, [sp, #24]
  4332b0:	adrp	x0, 462000 <program_name+0xfa8>
  4332b4:	add	x1, x0, #0xf40
  4332b8:	sxtw	x0, w3
  4332bc:	lsl	x0, x0, #5
  4332c0:	add	x0, x1, x0
  4332c4:	mov	x3, x0
  4332c8:	ldp	x0, x1, [x3]
  4332cc:	stp	x0, x1, [x2]
  4332d0:	ldp	x0, x1, [x3, #16]
  4332d4:	stp	x0, x1, [x2, #16]
  4332d8:	b	434270 <ferror@plt+0x2f680>
  4332dc:	ldr	x0, [sp, #24]
  4332e0:	str	xzr, [x0, #8]
  4332e4:	adrp	x0, 463000 <program_name+0x1fa8>
  4332e8:	add	x0, x0, #0x598
  4332ec:	ldr	w1, [x0]
  4332f0:	ldr	x0, [sp, #24]
  4332f4:	str	w1, [x0, #24]
  4332f8:	bl	432e64 <ferror@plt+0x2e274>
  4332fc:	str	w0, [sp, #72]
  433300:	ldr	w0, [sp, #72]
  433304:	cmp	w0, #0x20
  433308:	b.eq	4332e4 <ferror@plt+0x2e6f4>  // b.none
  43330c:	ldr	w0, [sp, #72]
  433310:	cmp	w0, #0x20
  433314:	b.gt	433398 <ferror@plt+0x2e7a8>
  433318:	ldr	w0, [sp, #72]
  43331c:	cmp	w0, #0xd
  433320:	b.eq	4332e4 <ferror@plt+0x2e6f4>  // b.none
  433324:	ldr	w0, [sp, #72]
  433328:	cmp	w0, #0xd
  43332c:	b.gt	433398 <ferror@plt+0x2e7a8>
  433330:	ldr	w0, [sp, #72]
  433334:	cmp	w0, #0xa
  433338:	b.eq	433370 <ferror@plt+0x2e780>  // b.none
  43333c:	ldr	w0, [sp, #72]
  433340:	cmp	w0, #0xa
  433344:	b.gt	433398 <ferror@plt+0x2e7a8>
  433348:	ldr	w0, [sp, #72]
  43334c:	cmn	w0, #0x1
  433350:	b.eq	433364 <ferror@plt+0x2e774>  // b.none
  433354:	ldr	w0, [sp, #72]
  433358:	cmp	w0, #0x9
  43335c:	b.eq	4332e4 <ferror@plt+0x2e6f4>  // b.none
  433360:	b	433398 <ferror@plt+0x2e7a8>
  433364:	ldr	x0, [sp, #24]
  433368:	str	wzr, [x0]
  43336c:	b	434270 <ferror@plt+0x2f680>
  433370:	adrp	x0, 462000 <program_name+0xfa8>
  433374:	add	x0, x0, #0xf34
  433378:	ldr	w1, [x0]
  43337c:	adrp	x0, 462000 <program_name+0xfa8>
  433380:	add	x0, x0, #0xf30
  433384:	ldr	w0, [x0]
  433388:	cmp	w1, w0
  43338c:	b.le	4332e4 <ferror@plt+0x2e6f4>
  433390:	bl	407950 <ferror@plt+0x2d60>
  433394:	b	4332e4 <ferror@plt+0x2e6f4>
  433398:	ldr	x0, [sp, #24]
  43339c:	ldr	w1, [x0, #24]
  4333a0:	adrp	x0, 462000 <program_name+0xfa8>
  4333a4:	add	x0, x0, #0xf34
  4333a8:	str	w1, [x0]
  4333ac:	ldr	w0, [sp, #72]
  4333b0:	cmp	w0, #0x7e
  4333b4:	b.gt	4333ec <ferror@plt+0x2e7fc>
  4333b8:	ldr	w0, [sp, #72]
  4333bc:	cmp	w0, #0x21
  4333c0:	b.lt	43425c <ferror@plt+0x2f66c>  // b.tstop
  4333c4:	ldr	w0, [sp, #72]
  4333c8:	sub	w0, w0, #0x21
  4333cc:	cmp	w0, #0x5d
  4333d0:	b.hi	43425c <ferror@plt+0x2f66c>  // b.pmore
  4333d4:	adrp	x1, 448000 <ferror@plt+0x43410>
  4333d8:	add	x1, x1, #0x8f4
  4333dc:	ldr	w0, [x1, w0, uxtw #2]
  4333e0:	adr	x1, 4333ec <ferror@plt+0x2e7fc>
  4333e4:	add	x0, x1, w0, sxtw #2
  4333e8:	br	x0
  4333ec:	ldr	w0, [sp, #72]
  4333f0:	sub	w0, w0, #0x7f
  4333f4:	cmp	w0, #0x80
  4333f8:	b.hi	43425c <ferror@plt+0x2f66c>  // b.pmore
  4333fc:	str	wzr, [sp, #76]
  433400:	adrp	x0, 462000 <program_name+0xfa8>
  433404:	add	x0, x0, #0xfb0
  433408:	ldr	w0, [x0]
  43340c:	ldr	w1, [sp, #76]
  433410:	cmp	w1, w0
  433414:	b.lt	433470 <ferror@plt+0x2e880>  // b.tstop
  433418:	adrp	x0, 462000 <program_name+0xfa8>
  43341c:	add	x0, x0, #0xfb0
  433420:	ldr	w0, [x0]
  433424:	add	w0, w0, #0x5
  433428:	lsl	w1, w0, #1
  43342c:	adrp	x0, 462000 <program_name+0xfa8>
  433430:	add	x0, x0, #0xfb0
  433434:	str	w1, [x0]
  433438:	adrp	x0, 462000 <program_name+0xfa8>
  43343c:	add	x0, x0, #0xfb8
  433440:	ldr	x2, [x0]
  433444:	adrp	x0, 462000 <program_name+0xfa8>
  433448:	add	x0, x0, #0xfb0
  43344c:	ldr	w0, [x0]
  433450:	sxtw	x0, w0
  433454:	mov	x1, x0
  433458:	mov	x0, x2
  43345c:	bl	404560 <xrealloc@plt>
  433460:	mov	x1, x0
  433464:	adrp	x0, 462000 <program_name+0xfa8>
  433468:	add	x0, x0, #0xfb8
  43346c:	str	x1, [x0]
  433470:	adrp	x0, 462000 <program_name+0xfa8>
  433474:	add	x0, x0, #0xfb8
  433478:	ldr	x1, [x0]
  43347c:	ldr	w0, [sp, #76]
  433480:	add	w2, w0, #0x1
  433484:	str	w2, [sp, #76]
  433488:	sxtw	x0, w0
  43348c:	add	x0, x1, x0
  433490:	ldr	w1, [sp, #72]
  433494:	and	w1, w1, #0xff
  433498:	strb	w1, [x0]
  43349c:	bl	43241c <ferror@plt+0x2d82c>
  4334a0:	str	w0, [sp, #72]
  4334a4:	ldr	w0, [sp, #72]
  4334a8:	cmp	w0, #0xff
  4334ac:	b.gt	433524 <ferror@plt+0x2e934>
  4334b0:	ldr	w0, [sp, #72]
  4334b4:	cmp	w0, #0x7f
  4334b8:	b.ge	433400 <ferror@plt+0x2e810>  // b.tcont
  4334bc:	ldr	w0, [sp, #72]
  4334c0:	cmp	w0, #0x39
  4334c4:	b.gt	43350c <ferror@plt+0x2e91c>
  4334c8:	ldr	w0, [sp, #72]
  4334cc:	cmp	w0, #0x30
  4334d0:	b.ge	433400 <ferror@plt+0x2e810>  // b.tcont
  4334d4:	b	433524 <ferror@plt+0x2e934>
  4334d8:	ldr	w0, [sp, #72]
  4334dc:	sub	w0, w0, #0x41
  4334e0:	mov	x1, #0x1                   	// #1
  4334e4:	lsl	x1, x1, x0
  4334e8:	mov	x0, #0xffffffff43ffffff    	// #-3154116609
  4334ec:	movk	x0, #0x3ff, lsl #48
  4334f0:	and	x0, x1, x0
  4334f4:	cmp	x0, #0x0
  4334f8:	cset	w0, ne  // ne = any
  4334fc:	and	w0, w0, #0xff
  433500:	cmp	w0, #0x0
  433504:	b.ne	433400 <ferror@plt+0x2e810>  // b.any
  433508:	b	433524 <ferror@plt+0x2e934>
  43350c:	ldr	w0, [sp, #72]
  433510:	cmp	w0, #0x7a
  433514:	b.gt	433524 <ferror@plt+0x2e934>
  433518:	ldr	w0, [sp, #72]
  43351c:	cmp	w0, #0x41
  433520:	b.ge	4334d8 <ferror@plt+0x2e8e8>  // b.tcont
  433524:	ldr	w0, [sp, #72]
  433528:	bl	43252c <ferror@plt+0x2d93c>
  43352c:	nop
  433530:	nop
  433534:	adrp	x0, 462000 <program_name+0xfa8>
  433538:	add	x0, x0, #0xfb0
  43353c:	ldr	w0, [x0]
  433540:	ldr	w1, [sp, #76]
  433544:	cmp	w1, w0
  433548:	b.lt	4335a4 <ferror@plt+0x2e9b4>  // b.tstop
  43354c:	adrp	x0, 462000 <program_name+0xfa8>
  433550:	add	x0, x0, #0xfb0
  433554:	ldr	w0, [x0]
  433558:	add	w0, w0, #0x5
  43355c:	lsl	w1, w0, #1
  433560:	adrp	x0, 462000 <program_name+0xfa8>
  433564:	add	x0, x0, #0xfb0
  433568:	str	w1, [x0]
  43356c:	adrp	x0, 462000 <program_name+0xfa8>
  433570:	add	x0, x0, #0xfb8
  433574:	ldr	x2, [x0]
  433578:	adrp	x0, 462000 <program_name+0xfa8>
  43357c:	add	x0, x0, #0xfb0
  433580:	ldr	w0, [x0]
  433584:	sxtw	x0, w0
  433588:	mov	x1, x0
  43358c:	mov	x0, x2
  433590:	bl	404560 <xrealloc@plt>
  433594:	mov	x1, x0
  433598:	adrp	x0, 462000 <program_name+0xfa8>
  43359c:	add	x0, x0, #0xfb8
  4335a0:	str	x1, [x0]
  4335a4:	adrp	x0, 462000 <program_name+0xfa8>
  4335a8:	add	x0, x0, #0xfb8
  4335ac:	ldr	x1, [x0]
  4335b0:	ldrsw	x0, [sp, #76]
  4335b4:	add	x0, x1, x0
  4335b8:	strb	wzr, [x0]
  4335bc:	adrp	x0, 462000 <program_name+0xfa8>
  4335c0:	add	x0, x0, #0xfb8
  4335c4:	ldr	x0, [x0]
  4335c8:	bl	404630 <xstrdup@plt>
  4335cc:	mov	x1, x0
  4335d0:	ldr	x0, [sp, #24]
  4335d4:	str	x1, [x0, #8]
  4335d8:	ldr	x0, [sp, #24]
  4335dc:	mov	w1, #0xa                   	// #10
  4335e0:	str	w1, [x0]
  4335e4:	b	434270 <ferror@plt+0x2f680>
  4335e8:	str	wzr, [sp, #76]
  4335ec:	bl	43241c <ferror@plt+0x2d82c>
  4335f0:	str	w0, [sp, #72]
  4335f4:	ldr	w0, [sp, #72]
  4335f8:	cmn	w0, #0x1
  4335fc:	b.eq	4336e8 <ferror@plt+0x2eaf8>  // b.none
  433600:	ldr	w0, [sp, #72]
  433604:	cmp	w0, #0x27
  433608:	b.eq	4336e8 <ferror@plt+0x2eaf8>  // b.none
  43360c:	ldr	w0, [sp, #72]
  433610:	cmp	w0, #0x5c
  433614:	b.ne	433648 <ferror@plt+0x2ea58>  // b.any
  433618:	bl	43241c <ferror@plt+0x2d82c>
  43361c:	str	w0, [sp, #72]
  433620:	ldr	w0, [sp, #72]
  433624:	cmp	w0, #0x5c
  433628:	b.eq	433648 <ferror@plt+0x2ea58>  // b.none
  43362c:	ldr	w0, [sp, #72]
  433630:	cmp	w0, #0x27
  433634:	b.eq	433648 <ferror@plt+0x2ea58>  // b.none
  433638:	ldr	w0, [sp, #72]
  43363c:	bl	43252c <ferror@plt+0x2d93c>
  433640:	mov	w0, #0x5c                  	// #92
  433644:	str	w0, [sp, #72]
  433648:	adrp	x0, 462000 <program_name+0xfa8>
  43364c:	add	x0, x0, #0xfb0
  433650:	ldr	w0, [x0]
  433654:	ldr	w1, [sp, #76]
  433658:	cmp	w1, w0
  43365c:	b.lt	4336b8 <ferror@plt+0x2eac8>  // b.tstop
  433660:	adrp	x0, 462000 <program_name+0xfa8>
  433664:	add	x0, x0, #0xfb0
  433668:	ldr	w0, [x0]
  43366c:	add	w0, w0, #0x5
  433670:	lsl	w1, w0, #1
  433674:	adrp	x0, 462000 <program_name+0xfa8>
  433678:	add	x0, x0, #0xfb0
  43367c:	str	w1, [x0]
  433680:	adrp	x0, 462000 <program_name+0xfa8>
  433684:	add	x0, x0, #0xfb8
  433688:	ldr	x2, [x0]
  43368c:	adrp	x0, 462000 <program_name+0xfa8>
  433690:	add	x0, x0, #0xfb0
  433694:	ldr	w0, [x0]
  433698:	sxtw	x0, w0
  43369c:	mov	x1, x0
  4336a0:	mov	x0, x2
  4336a4:	bl	404560 <xrealloc@plt>
  4336a8:	mov	x1, x0
  4336ac:	adrp	x0, 462000 <program_name+0xfa8>
  4336b0:	add	x0, x0, #0xfb8
  4336b4:	str	x1, [x0]
  4336b8:	adrp	x0, 462000 <program_name+0xfa8>
  4336bc:	add	x0, x0, #0xfb8
  4336c0:	ldr	x1, [x0]
  4336c4:	ldr	w0, [sp, #76]
  4336c8:	add	w2, w0, #0x1
  4336cc:	str	w2, [sp, #76]
  4336d0:	sxtw	x0, w0
  4336d4:	add	x0, x1, x0
  4336d8:	ldr	w1, [sp, #72]
  4336dc:	and	w1, w1, #0xff
  4336e0:	strb	w1, [x0]
  4336e4:	b	4335ec <ferror@plt+0x2e9fc>
  4336e8:	adrp	x0, 462000 <program_name+0xfa8>
  4336ec:	add	x0, x0, #0xfb0
  4336f0:	ldr	w0, [x0]
  4336f4:	ldr	w1, [sp, #76]
  4336f8:	cmp	w1, w0
  4336fc:	b.lt	433758 <ferror@plt+0x2eb68>  // b.tstop
  433700:	adrp	x0, 462000 <program_name+0xfa8>
  433704:	add	x0, x0, #0xfb0
  433708:	ldr	w0, [x0]
  43370c:	add	w0, w0, #0x5
  433710:	lsl	w1, w0, #1
  433714:	adrp	x0, 462000 <program_name+0xfa8>
  433718:	add	x0, x0, #0xfb0
  43371c:	str	w1, [x0]
  433720:	adrp	x0, 462000 <program_name+0xfa8>
  433724:	add	x0, x0, #0xfb8
  433728:	ldr	x2, [x0]
  43372c:	adrp	x0, 462000 <program_name+0xfa8>
  433730:	add	x0, x0, #0xfb0
  433734:	ldr	w0, [x0]
  433738:	sxtw	x0, w0
  43373c:	mov	x1, x0
  433740:	mov	x0, x2
  433744:	bl	404560 <xrealloc@plt>
  433748:	mov	x1, x0
  43374c:	adrp	x0, 462000 <program_name+0xfa8>
  433750:	add	x0, x0, #0xfb8
  433754:	str	x1, [x0]
  433758:	adrp	x0, 462000 <program_name+0xfa8>
  43375c:	add	x0, x0, #0xfb8
  433760:	ldr	x1, [x0]
  433764:	ldrsw	x0, [sp, #76]
  433768:	add	x0, x1, x0
  43376c:	strb	wzr, [x0]
  433770:	ldr	x0, [sp, #24]
  433774:	mov	w1, #0x9                   	// #9
  433778:	str	w1, [x0]
  43377c:	adrp	x0, 462000 <program_name+0xfa8>
  433780:	add	x0, x0, #0xfb8
  433784:	ldr	x0, [x0]
  433788:	bl	404630 <xstrdup@plt>
  43378c:	mov	x1, x0
  433790:	ldr	x0, [sp, #24]
  433794:	str	x1, [x0, #8]
  433798:	adrp	x0, 463000 <program_name+0x1fa8>
  43379c:	add	x0, x0, #0x558
  4337a0:	ldr	x0, [x0]
  4337a4:	bl	43217c <ferror@plt+0x2d58c>
  4337a8:	mov	x1, x0
  4337ac:	ldr	x0, [sp, #24]
  4337b0:	str	x1, [x0, #16]
  4337b4:	b	434270 <ferror@plt+0x2f680>
  4337b8:	ldr	x0, [sp, #24]
  4337bc:	mov	w1, #0x9                   	// #9
  4337c0:	str	w1, [x0]
  4337c4:	str	wzr, [sp, #76]
  4337c8:	bl	43241c <ferror@plt+0x2d82c>
  4337cc:	str	w0, [sp, #72]
  4337d0:	ldr	w0, [sp, #72]
  4337d4:	cmn	w0, #0x1
  4337d8:	b.eq	433be8 <ferror@plt+0x2eff8>  // b.none
  4337dc:	ldr	w0, [sp, #72]
  4337e0:	cmp	w0, #0x22
  4337e4:	b.eq	433be8 <ferror@plt+0x2eff8>  // b.none
  4337e8:	ldr	w0, [sp, #72]
  4337ec:	cmp	w0, #0x24
  4337f0:	b.ne	433870 <ferror@plt+0x2ec80>  // b.any
  4337f4:	bl	43241c <ferror@plt+0x2d82c>
  4337f8:	str	w0, [sp, #72]
  4337fc:	ldr	w0, [sp, #72]
  433800:	cmp	w0, #0x40
  433804:	b.le	433814 <ferror@plt+0x2ec24>
  433808:	ldr	w0, [sp, #72]
  43380c:	cmp	w0, #0x5a
  433810:	b.le	433850 <ferror@plt+0x2ec60>
  433814:	ldr	w0, [sp, #72]
  433818:	cmp	w0, #0x60
  43381c:	b.le	43382c <ferror@plt+0x2ec3c>
  433820:	ldr	w0, [sp, #72]
  433824:	cmp	w0, #0x7a
  433828:	b.le	433850 <ferror@plt+0x2ec60>
  43382c:	ldr	w0, [sp, #72]
  433830:	cmp	w0, #0x5f
  433834:	b.eq	433850 <ferror@plt+0x2ec60>  // b.none
  433838:	ldr	w0, [sp, #72]
  43383c:	cmp	w0, #0x7b
  433840:	b.eq	433850 <ferror@plt+0x2ec60>  // b.none
  433844:	ldr	w0, [sp, #72]
  433848:	cmp	w0, #0x7e
  43384c:	b.le	433860 <ferror@plt+0x2ec70>
  433850:	ldr	x0, [sp, #24]
  433854:	mov	w1, #0xb                   	// #11
  433858:	str	w1, [x0]
  43385c:	b	433be4 <ferror@plt+0x2eff4>
  433860:	ldr	w0, [sp, #72]
  433864:	bl	43252c <ferror@plt+0x2d93c>
  433868:	mov	w0, #0x24                  	// #36
  43386c:	str	w0, [sp, #72]
  433870:	ldr	w0, [sp, #72]
  433874:	cmp	w0, #0x7b
  433878:	b.ne	4338b0 <ferror@plt+0x2ecc0>  // b.any
  43387c:	bl	43241c <ferror@plt+0x2d82c>
  433880:	str	w0, [sp, #72]
  433884:	ldr	w0, [sp, #72]
  433888:	cmp	w0, #0x24
  43388c:	b.ne	4338a0 <ferror@plt+0x2ecb0>  // b.any
  433890:	ldr	x0, [sp, #24]
  433894:	mov	w1, #0xb                   	// #11
  433898:	str	w1, [x0]
  43389c:	b	433be4 <ferror@plt+0x2eff4>
  4338a0:	ldr	w0, [sp, #72]
  4338a4:	bl	43252c <ferror@plt+0x2d93c>
  4338a8:	mov	w0, #0x7b                  	// #123
  4338ac:	str	w0, [sp, #72]
  4338b0:	ldr	w0, [sp, #72]
  4338b4:	cmp	w0, #0x5c
  4338b8:	b.ne	433b3c <ferror@plt+0x2ef4c>  // b.any
  4338bc:	bl	43241c <ferror@plt+0x2d82c>
  4338c0:	str	w0, [sp, #72]
  4338c4:	ldr	w0, [sp, #72]
  4338c8:	cmp	w0, #0x78
  4338cc:	b.eq	4339e4 <ferror@plt+0x2edf4>  // b.none
  4338d0:	ldr	w0, [sp, #72]
  4338d4:	cmp	w0, #0x78
  4338d8:	b.gt	433b28 <ferror@plt+0x2ef38>
  4338dc:	ldr	w0, [sp, #72]
  4338e0:	cmp	w0, #0x74
  4338e4:	b.eq	433b10 <ferror@plt+0x2ef20>  // b.none
  4338e8:	ldr	w0, [sp, #72]
  4338ec:	cmp	w0, #0x74
  4338f0:	b.gt	433b28 <ferror@plt+0x2ef38>
  4338f4:	ldr	w0, [sp, #72]
  4338f8:	cmp	w0, #0x72
  4338fc:	b.eq	433b1c <ferror@plt+0x2ef2c>  // b.none
  433900:	ldr	w0, [sp, #72]
  433904:	cmp	w0, #0x72
  433908:	b.gt	433b28 <ferror@plt+0x2ef38>
  43390c:	ldr	w0, [sp, #72]
  433910:	cmp	w0, #0x6e
  433914:	b.eq	433b04 <ferror@plt+0x2ef14>  // b.none
  433918:	ldr	w0, [sp, #72]
  43391c:	cmp	w0, #0x6e
  433920:	b.gt	433b28 <ferror@plt+0x2ef38>
  433924:	ldr	w0, [sp, #72]
  433928:	cmp	w0, #0x5c
  43392c:	b.eq	433b44 <ferror@plt+0x2ef54>  // b.none
  433930:	ldr	w0, [sp, #72]
  433934:	cmp	w0, #0x5c
  433938:	b.gt	433b28 <ferror@plt+0x2ef38>
  43393c:	ldr	w0, [sp, #72]
  433940:	cmp	w0, #0x37
  433944:	b.gt	433b28 <ferror@plt+0x2ef38>
  433948:	ldr	w0, [sp, #72]
  43394c:	cmp	w0, #0x30
  433950:	b.ge	433970 <ferror@plt+0x2ed80>  // b.tcont
  433954:	ldr	w0, [sp, #72]
  433958:	cmp	w0, #0x22
  43395c:	b.eq	433b44 <ferror@plt+0x2ef54>  // b.none
  433960:	ldr	w0, [sp, #72]
  433964:	cmp	w0, #0x24
  433968:	b.ne	433b28 <ferror@plt+0x2ef38>  // b.any
  43396c:	b	433b44 <ferror@plt+0x2ef54>
  433970:	str	wzr, [sp, #68]
  433974:	str	wzr, [sp, #64]
  433978:	b	4339c4 <ferror@plt+0x2edd4>
  43397c:	ldr	w0, [sp, #68]
  433980:	lsl	w1, w0, #3
  433984:	ldr	w0, [sp, #72]
  433988:	add	w0, w1, w0
  43398c:	sub	w0, w0, #0x30
  433990:	str	w0, [sp, #68]
  433994:	bl	43241c <ferror@plt+0x2d82c>
  433998:	str	w0, [sp, #72]
  43399c:	ldr	w0, [sp, #72]
  4339a0:	sub	w0, w0, #0x30
  4339a4:	cmp	w0, #0x7
  4339a8:	b.hi	4339bc <ferror@plt+0x2edcc>  // b.pmore
  4339ac:	ldr	w0, [sp, #64]
  4339b0:	add	w0, w0, #0x1
  4339b4:	str	w0, [sp, #64]
  4339b8:	b	4339c4 <ferror@plt+0x2edd4>
  4339bc:	nop
  4339c0:	b	4339d0 <ferror@plt+0x2ede0>
  4339c4:	ldr	w0, [sp, #64]
  4339c8:	cmp	w0, #0x2
  4339cc:	b.le	43397c <ferror@plt+0x2ed8c>
  4339d0:	ldr	w0, [sp, #72]
  4339d4:	bl	43252c <ferror@plt+0x2d93c>
  4339d8:	ldr	w0, [sp, #68]
  4339dc:	str	w0, [sp, #72]
  4339e0:	b	433b48 <ferror@plt+0x2ef58>
  4339e4:	str	wzr, [sp, #68]
  4339e8:	str	wzr, [sp, #64]
  4339ec:	b	433ac4 <ferror@plt+0x2eed4>
  4339f0:	bl	43241c <ferror@plt+0x2d82c>
  4339f4:	str	w0, [sp, #72]
  4339f8:	ldr	w0, [sp, #72]
  4339fc:	cmp	w0, #0x66
  433a00:	b.gt	433a9c <ferror@plt+0x2eeac>
  433a04:	ldr	w0, [sp, #72]
  433a08:	cmp	w0, #0x61
  433a0c:	b.ge	433a7c <ferror@plt+0x2ee8c>  // b.tcont
  433a10:	ldr	w0, [sp, #72]
  433a14:	cmp	w0, #0x39
  433a18:	b.gt	433a2c <ferror@plt+0x2ee3c>
  433a1c:	ldr	w0, [sp, #72]
  433a20:	cmp	w0, #0x30
  433a24:	b.ge	433a40 <ferror@plt+0x2ee50>  // b.tcont
  433a28:	b	433a9c <ferror@plt+0x2eeac>
  433a2c:	ldr	w0, [sp, #72]
  433a30:	sub	w0, w0, #0x41
  433a34:	cmp	w0, #0x5
  433a38:	b.hi	433a9c <ferror@plt+0x2eeac>  // b.pmore
  433a3c:	b	433a5c <ferror@plt+0x2ee6c>
  433a40:	ldr	w0, [sp, #68]
  433a44:	lsl	w1, w0, #4
  433a48:	ldr	w0, [sp, #72]
  433a4c:	add	w0, w1, w0
  433a50:	sub	w0, w0, #0x30
  433a54:	str	w0, [sp, #68]
  433a58:	b	433aac <ferror@plt+0x2eebc>
  433a5c:	ldr	w0, [sp, #68]
  433a60:	lsl	w0, w0, #4
  433a64:	add	w1, w0, #0xa
  433a68:	ldr	w0, [sp, #72]
  433a6c:	add	w0, w1, w0
  433a70:	sub	w0, w0, #0x41
  433a74:	str	w0, [sp, #68]
  433a78:	b	433aac <ferror@plt+0x2eebc>
  433a7c:	ldr	w0, [sp, #68]
  433a80:	lsl	w0, w0, #4
  433a84:	add	w1, w0, #0xa
  433a88:	ldr	w0, [sp, #72]
  433a8c:	add	w0, w1, w0
  433a90:	sub	w0, w0, #0x61
  433a94:	str	w0, [sp, #68]
  433a98:	b	433aac <ferror@plt+0x2eebc>
  433a9c:	ldr	w0, [sp, #72]
  433aa0:	bl	43252c <ferror@plt+0x2d93c>
  433aa4:	str	wzr, [sp, #72]
  433aa8:	nop
  433aac:	ldr	w0, [sp, #72]
  433ab0:	cmp	w0, #0x0
  433ab4:	b.eq	433ad4 <ferror@plt+0x2eee4>  // b.none
  433ab8:	ldr	w0, [sp, #64]
  433abc:	add	w0, w0, #0x1
  433ac0:	str	w0, [sp, #64]
  433ac4:	ldr	w0, [sp, #64]
  433ac8:	cmp	w0, #0x1
  433acc:	b.le	4339f0 <ferror@plt+0x2ee00>
  433ad0:	b	433ad8 <ferror@plt+0x2eee8>
  433ad4:	nop
  433ad8:	ldr	w0, [sp, #64]
  433adc:	cmp	w0, #0x0
  433ae0:	b.ne	433af8 <ferror@plt+0x2ef08>  // b.any
  433ae4:	mov	w0, #0x78                  	// #120
  433ae8:	bl	43252c <ferror@plt+0x2d93c>
  433aec:	mov	w0, #0x5c                  	// #92
  433af0:	str	w0, [sp, #72]
  433af4:	b	433b48 <ferror@plt+0x2ef58>
  433af8:	ldr	w0, [sp, #68]
  433afc:	str	w0, [sp, #72]
  433b00:	b	433b48 <ferror@plt+0x2ef58>
  433b04:	mov	w0, #0xa                   	// #10
  433b08:	str	w0, [sp, #72]
  433b0c:	b	433b48 <ferror@plt+0x2ef58>
  433b10:	mov	w0, #0x9                   	// #9
  433b14:	str	w0, [sp, #72]
  433b18:	b	433b48 <ferror@plt+0x2ef58>
  433b1c:	mov	w0, #0xd                   	// #13
  433b20:	str	w0, [sp, #72]
  433b24:	b	433b48 <ferror@plt+0x2ef58>
  433b28:	ldr	w0, [sp, #72]
  433b2c:	bl	43252c <ferror@plt+0x2d93c>
  433b30:	mov	w0, #0x5c                  	// #92
  433b34:	str	w0, [sp, #72]
  433b38:	b	433b48 <ferror@plt+0x2ef58>
  433b3c:	nop
  433b40:	b	433b48 <ferror@plt+0x2ef58>
  433b44:	nop
  433b48:	adrp	x0, 462000 <program_name+0xfa8>
  433b4c:	add	x0, x0, #0xfb0
  433b50:	ldr	w0, [x0]
  433b54:	ldr	w1, [sp, #76]
  433b58:	cmp	w1, w0
  433b5c:	b.lt	433bb8 <ferror@plt+0x2efc8>  // b.tstop
  433b60:	adrp	x0, 462000 <program_name+0xfa8>
  433b64:	add	x0, x0, #0xfb0
  433b68:	ldr	w0, [x0]
  433b6c:	add	w0, w0, #0x5
  433b70:	lsl	w1, w0, #1
  433b74:	adrp	x0, 462000 <program_name+0xfa8>
  433b78:	add	x0, x0, #0xfb0
  433b7c:	str	w1, [x0]
  433b80:	adrp	x0, 462000 <program_name+0xfa8>
  433b84:	add	x0, x0, #0xfb8
  433b88:	ldr	x2, [x0]
  433b8c:	adrp	x0, 462000 <program_name+0xfa8>
  433b90:	add	x0, x0, #0xfb0
  433b94:	ldr	w0, [x0]
  433b98:	sxtw	x0, w0
  433b9c:	mov	x1, x0
  433ba0:	mov	x0, x2
  433ba4:	bl	404560 <xrealloc@plt>
  433ba8:	mov	x1, x0
  433bac:	adrp	x0, 462000 <program_name+0xfa8>
  433bb0:	add	x0, x0, #0xfb8
  433bb4:	str	x1, [x0]
  433bb8:	adrp	x0, 462000 <program_name+0xfa8>
  433bbc:	add	x0, x0, #0xfb8
  433bc0:	ldr	x1, [x0]
  433bc4:	ldr	w0, [sp, #76]
  433bc8:	add	w2, w0, #0x1
  433bcc:	str	w2, [sp, #76]
  433bd0:	sxtw	x0, w0
  433bd4:	add	x0, x1, x0
  433bd8:	ldr	w1, [sp, #72]
  433bdc:	and	w1, w1, #0xff
  433be0:	strb	w1, [x0]
  433be4:	b	4337c8 <ferror@plt+0x2ebd8>
  433be8:	adrp	x0, 462000 <program_name+0xfa8>
  433bec:	add	x0, x0, #0xfb0
  433bf0:	ldr	w0, [x0]
  433bf4:	ldr	w1, [sp, #76]
  433bf8:	cmp	w1, w0
  433bfc:	b.lt	433c58 <ferror@plt+0x2f068>  // b.tstop
  433c00:	adrp	x0, 462000 <program_name+0xfa8>
  433c04:	add	x0, x0, #0xfb0
  433c08:	ldr	w0, [x0]
  433c0c:	add	w0, w0, #0x5
  433c10:	lsl	w1, w0, #1
  433c14:	adrp	x0, 462000 <program_name+0xfa8>
  433c18:	add	x0, x0, #0xfb0
  433c1c:	str	w1, [x0]
  433c20:	adrp	x0, 462000 <program_name+0xfa8>
  433c24:	add	x0, x0, #0xfb8
  433c28:	ldr	x2, [x0]
  433c2c:	adrp	x0, 462000 <program_name+0xfa8>
  433c30:	add	x0, x0, #0xfb0
  433c34:	ldr	w0, [x0]
  433c38:	sxtw	x0, w0
  433c3c:	mov	x1, x0
  433c40:	mov	x0, x2
  433c44:	bl	404560 <xrealloc@plt>
  433c48:	mov	x1, x0
  433c4c:	adrp	x0, 462000 <program_name+0xfa8>
  433c50:	add	x0, x0, #0xfb8
  433c54:	str	x1, [x0]
  433c58:	adrp	x0, 462000 <program_name+0xfa8>
  433c5c:	add	x0, x0, #0xfb8
  433c60:	ldr	x1, [x0]
  433c64:	ldrsw	x0, [sp, #76]
  433c68:	add	x0, x1, x0
  433c6c:	strb	wzr, [x0]
  433c70:	ldr	x0, [sp, #24]
  433c74:	ldr	w0, [x0]
  433c78:	cmp	w0, #0x9
  433c7c:	b.ne	43426c <ferror@plt+0x2f67c>  // b.any
  433c80:	adrp	x0, 462000 <program_name+0xfa8>
  433c84:	add	x0, x0, #0xfb8
  433c88:	ldr	x0, [x0]
  433c8c:	bl	404630 <xstrdup@plt>
  433c90:	mov	x1, x0
  433c94:	ldr	x0, [sp, #24]
  433c98:	str	x1, [x0, #8]
  433c9c:	adrp	x0, 463000 <program_name+0x1fa8>
  433ca0:	add	x0, x0, #0x558
  433ca4:	ldr	x0, [x0]
  433ca8:	bl	43217c <ferror@plt+0x2d58c>
  433cac:	mov	x1, x0
  433cb0:	ldr	x0, [sp, #24]
  433cb4:	str	x1, [x0, #16]
  433cb8:	b	43426c <ferror@plt+0x2f67c>
  433cbc:	bl	43241c <ferror@plt+0x2d82c>
  433cc0:	str	w0, [sp, #40]
  433cc4:	ldr	w0, [sp, #40]
  433cc8:	cmp	w0, #0x3e
  433ccc:	b.ne	433ce4 <ferror@plt+0x2f0f4>  // b.any
  433cd0:	bl	4325c4 <ferror@plt+0x2d9d4>
  433cd4:	ldr	x0, [sp, #24]
  433cd8:	mov	w1, #0xb                   	// #11
  433cdc:	str	w1, [x0]
  433ce0:	b	434270 <ferror@plt+0x2f680>
  433ce4:	ldr	w0, [sp, #40]
  433ce8:	bl	43252c <ferror@plt+0x2d93c>
  433cec:	ldr	w0, [sp, #72]
  433cf0:	cmp	w0, #0x25
  433cf4:	b.ne	433d00 <ferror@plt+0x2f110>  // b.any
  433cf8:	mov	w0, #0x7                   	// #7
  433cfc:	b	433d04 <ferror@plt+0x2f114>
  433d00:	mov	w0, #0xb                   	// #11
  433d04:	ldr	x1, [sp, #24]
  433d08:	str	w0, [x1]
  433d0c:	b	434270 <ferror@plt+0x2f680>
  433d10:	ldr	x0, [sp, #24]
  433d14:	mov	w1, #0x1                   	// #1
  433d18:	str	w1, [x0]
  433d1c:	b	434270 <ferror@plt+0x2f680>
  433d20:	ldr	x0, [sp, #24]
  433d24:	mov	w1, #0x2                   	// #2
  433d28:	str	w1, [x0]
  433d2c:	b	434270 <ferror@plt+0x2f680>
  433d30:	ldr	x0, [sp, #24]
  433d34:	mov	w1, #0x3                   	// #3
  433d38:	str	w1, [x0]
  433d3c:	b	434270 <ferror@plt+0x2f680>
  433d40:	ldr	x0, [sp, #24]
  433d44:	mov	w1, #0x4                   	// #4
  433d48:	str	w1, [x0]
  433d4c:	b	434270 <ferror@plt+0x2f680>
  433d50:	ldr	x0, [sp, #24]
  433d54:	mov	w1, #0x5                   	// #5
  433d58:	str	w1, [x0]
  433d5c:	b	434270 <ferror@plt+0x2f680>
  433d60:	ldr	x0, [sp, #24]
  433d64:	mov	w1, #0x6                   	// #6
  433d68:	str	w1, [x0]
  433d6c:	b	434270 <ferror@plt+0x2f680>
  433d70:	ldr	x0, [sp, #24]
  433d74:	mov	w1, #0x7                   	// #7
  433d78:	str	w1, [x0]
  433d7c:	b	434270 <ferror@plt+0x2f680>
  433d80:	bl	43241c <ferror@plt+0x2d82c>
  433d84:	str	w0, [sp, #44]
  433d88:	ldr	w1, [sp, #44]
  433d8c:	ldr	w0, [sp, #72]
  433d90:	cmp	w1, w0
  433d94:	b.ne	433da8 <ferror@plt+0x2f1b8>  // b.any
  433d98:	ldr	x0, [sp, #24]
  433d9c:	mov	w1, #0x7                   	// #7
  433da0:	str	w1, [x0]
  433da4:	b	434270 <ferror@plt+0x2f680>
  433da8:	ldr	w0, [sp, #44]
  433dac:	bl	43252c <ferror@plt+0x2d93c>
  433db0:	ldr	x0, [sp, #24]
  433db4:	mov	w1, #0x8                   	// #8
  433db8:	str	w1, [x0]
  433dbc:	b	434270 <ferror@plt+0x2f680>
  433dc0:	ldr	x0, [sp, #24]
  433dc4:	mov	w1, #0x8                   	// #8
  433dc8:	str	w1, [x0]
  433dcc:	b	434270 <ferror@plt+0x2f680>
  433dd0:	bl	43241c <ferror@plt+0x2d82c>
  433dd4:	str	w0, [sp, #60]
  433dd8:	ldr	w0, [sp, #60]
  433ddc:	cmp	w0, #0x3c
  433de0:	b.ne	434064 <ferror@plt+0x2f474>  // b.any
  433de4:	bl	43241c <ferror@plt+0x2d82c>
  433de8:	str	w0, [sp, #48]
  433dec:	ldr	w0, [sp, #48]
  433df0:	cmp	w0, #0x3c
  433df4:	b.ne	434050 <ferror@plt+0x2f460>  // b.any
  433df8:	str	wzr, [sp, #56]
  433dfc:	bl	432e64 <ferror@plt+0x2e274>
  433e00:	str	w0, [sp, #72]
  433e04:	ldr	w0, [sp, #72]
  433e08:	cmp	w0, #0x20
  433e0c:	b.eq	433dfc <ferror@plt+0x2f20c>  // b.none
  433e10:	ldr	w0, [sp, #72]
  433e14:	cmp	w0, #0x9
  433e18:	b.eq	433dfc <ferror@plt+0x2f20c>  // b.none
  433e1c:	ldr	w0, [sp, #72]
  433e20:	cmp	w0, #0xa
  433e24:	b.eq	433dfc <ferror@plt+0x2f20c>  // b.none
  433e28:	ldr	w0, [sp, #72]
  433e2c:	cmp	w0, #0xd
  433e30:	b.eq	433dfc <ferror@plt+0x2f20c>  // b.none
  433e34:	str	wzr, [sp, #76]
  433e38:	adrp	x0, 462000 <program_name+0xfa8>
  433e3c:	add	x0, x0, #0xfb0
  433e40:	ldr	w0, [x0]
  433e44:	ldr	w1, [sp, #76]
  433e48:	cmp	w1, w0
  433e4c:	b.lt	433ea8 <ferror@plt+0x2f2b8>  // b.tstop
  433e50:	adrp	x0, 462000 <program_name+0xfa8>
  433e54:	add	x0, x0, #0xfb0
  433e58:	ldr	w0, [x0]
  433e5c:	add	w0, w0, #0x5
  433e60:	lsl	w1, w0, #1
  433e64:	adrp	x0, 462000 <program_name+0xfa8>
  433e68:	add	x0, x0, #0xfb0
  433e6c:	str	w1, [x0]
  433e70:	adrp	x0, 462000 <program_name+0xfa8>
  433e74:	add	x0, x0, #0xfb8
  433e78:	ldr	x2, [x0]
  433e7c:	adrp	x0, 462000 <program_name+0xfa8>
  433e80:	add	x0, x0, #0xfb0
  433e84:	ldr	w0, [x0]
  433e88:	sxtw	x0, w0
  433e8c:	mov	x1, x0
  433e90:	mov	x0, x2
  433e94:	bl	404560 <xrealloc@plt>
  433e98:	mov	x1, x0
  433e9c:	adrp	x0, 462000 <program_name+0xfa8>
  433ea0:	add	x0, x0, #0xfb8
  433ea4:	str	x1, [x0]
  433ea8:	adrp	x0, 462000 <program_name+0xfa8>
  433eac:	add	x0, x0, #0xfb8
  433eb0:	ldr	x1, [x0]
  433eb4:	ldr	w0, [sp, #76]
  433eb8:	add	w2, w0, #0x1
  433ebc:	str	w2, [sp, #76]
  433ec0:	sxtw	x0, w0
  433ec4:	add	x0, x1, x0
  433ec8:	ldr	w1, [sp, #72]
  433ecc:	and	w1, w1, #0xff
  433ed0:	strb	w1, [x0]
  433ed4:	bl	432e64 <ferror@plt+0x2e274>
  433ed8:	str	w0, [sp, #72]
  433edc:	ldr	w0, [sp, #72]
  433ee0:	cmn	w0, #0x1
  433ee4:	b.eq	433f00 <ferror@plt+0x2f310>  // b.none
  433ee8:	ldr	w0, [sp, #72]
  433eec:	cmp	w0, #0xa
  433ef0:	b.eq	433f00 <ferror@plt+0x2f310>  // b.none
  433ef4:	ldr	w0, [sp, #72]
  433ef8:	cmp	w0, #0xd
  433efc:	b.ne	433e38 <ferror@plt+0x2f248>  // b.any
  433f00:	adrp	x0, 462000 <program_name+0xfa8>
  433f04:	add	x0, x0, #0xfb8
  433f08:	ldr	x0, [x0]
  433f0c:	ldrb	w0, [x0]
  433f10:	cmp	w0, #0x27
  433f14:	b.eq	433f30 <ferror@plt+0x2f340>  // b.none
  433f18:	adrp	x0, 462000 <program_name+0xfa8>
  433f1c:	add	x0, x0, #0xfb8
  433f20:	ldr	x0, [x0]
  433f24:	ldrb	w0, [x0]
  433f28:	cmp	w0, #0x22
  433f2c:	b.ne	433f48 <ferror@plt+0x2f358>  // b.any
  433f30:	ldr	w0, [sp, #56]
  433f34:	add	w0, w0, #0x1
  433f38:	str	w0, [sp, #56]
  433f3c:	ldr	w0, [sp, #76]
  433f40:	sub	w0, w0, #0x1
  433f44:	str	w0, [sp, #76]
  433f48:	bl	43241c <ferror@plt+0x2d82c>
  433f4c:	str	w0, [sp, #72]
  433f50:	ldr	w0, [sp, #72]
  433f54:	cmn	w0, #0x1
  433f58:	b.eq	43403c <ferror@plt+0x2f44c>  // b.none
  433f5c:	ldr	w0, [sp, #72]
  433f60:	cmp	w0, #0xa
  433f64:	b.eq	433f74 <ferror@plt+0x2f384>  // b.none
  433f68:	ldr	w0, [sp, #72]
  433f6c:	cmp	w0, #0xd
  433f70:	b.ne	433f48 <ferror@plt+0x2f358>  // b.any
  433f74:	ldr	w0, [sp, #56]
  433f78:	str	w0, [sp, #52]
  433f7c:	b	433fd4 <ferror@plt+0x2f3e4>
  433f80:	bl	43241c <ferror@plt+0x2d82c>
  433f84:	str	w0, [sp, #72]
  433f88:	ldr	w0, [sp, #72]
  433f8c:	cmn	w0, #0x1
  433f90:	b.eq	433fe8 <ferror@plt+0x2f3f8>  // b.none
  433f94:	adrp	x0, 462000 <program_name+0xfa8>
  433f98:	add	x0, x0, #0xfb8
  433f9c:	ldr	x1, [x0]
  433fa0:	ldrsw	x0, [sp, #52]
  433fa4:	add	x0, x1, x0
  433fa8:	ldrb	w0, [x0]
  433fac:	mov	w1, w0
  433fb0:	ldr	w0, [sp, #72]
  433fb4:	cmp	w0, w1
  433fb8:	b.eq	433fc8 <ferror@plt+0x2f3d8>  // b.none
  433fbc:	ldr	w0, [sp, #72]
  433fc0:	bl	43252c <ferror@plt+0x2d93c>
  433fc4:	b	433fec <ferror@plt+0x2f3fc>
  433fc8:	ldr	w0, [sp, #52]
  433fcc:	add	w0, w0, #0x1
  433fd0:	str	w0, [sp, #52]
  433fd4:	ldr	w1, [sp, #52]
  433fd8:	ldr	w0, [sp, #76]
  433fdc:	cmp	w1, w0
  433fe0:	b.lt	433f80 <ferror@plt+0x2f390>  // b.tstop
  433fe4:	b	433fec <ferror@plt+0x2f3fc>
  433fe8:	nop
  433fec:	ldr	w1, [sp, #52]
  433ff0:	ldr	w0, [sp, #76]
  433ff4:	cmp	w1, w0
  433ff8:	b.ne	433f48 <ferror@plt+0x2f358>  // b.any
  433ffc:	bl	43241c <ferror@plt+0x2d82c>
  434000:	str	w0, [sp, #72]
  434004:	ldr	w0, [sp, #72]
  434008:	cmp	w0, #0x3b
  43400c:	b.eq	434018 <ferror@plt+0x2f428>  // b.none
  434010:	ldr	w0, [sp, #72]
  434014:	bl	43252c <ferror@plt+0x2d93c>
  434018:	bl	43241c <ferror@plt+0x2d82c>
  43401c:	str	w0, [sp, #72]
  434020:	ldr	w0, [sp, #72]
  434024:	cmp	w0, #0xa
  434028:	b.eq	434040 <ferror@plt+0x2f450>  // b.none
  43402c:	ldr	w0, [sp, #72]
  434030:	cmp	w0, #0xd
  434034:	b.eq	434040 <ferror@plt+0x2f450>  // b.none
  434038:	b	433f48 <ferror@plt+0x2f358>
  43403c:	nop
  434040:	ldr	x0, [sp, #24]
  434044:	mov	w1, #0xb                   	// #11
  434048:	str	w1, [x0]
  43404c:	b	434270 <ferror@plt+0x2f680>
  434050:	ldr	w0, [sp, #48]
  434054:	bl	43252c <ferror@plt+0x2d93c>
  434058:	b	434064 <ferror@plt+0x2f474>
  43405c:	bl	43241c <ferror@plt+0x2d82c>
  434060:	str	w0, [sp, #60]
  434064:	ldr	w0, [sp, #60]
  434068:	cmp	w0, #0x20
  43406c:	b.eq	43405c <ferror@plt+0x2f46c>  // b.none
  434070:	ldr	w0, [sp, #60]
  434074:	cmp	w0, #0x9
  434078:	b.eq	43405c <ferror@plt+0x2f46c>  // b.none
  43407c:	ldr	w0, [sp, #60]
  434080:	cmp	w0, #0xa
  434084:	b.eq	43405c <ferror@plt+0x2f46c>  // b.none
  434088:	ldr	w0, [sp, #60]
  43408c:	cmp	w0, #0xd
  434090:	b.eq	43405c <ferror@plt+0x2f46c>  // b.none
  434094:	ldr	w0, [sp, #60]
  434098:	cmp	w0, #0x2f
  43409c:	b.ne	434244 <ferror@plt+0x2f654>  // b.any
  4340a0:	bl	43241c <ferror@plt+0x2d82c>
  4340a4:	str	w0, [sp, #60]
  4340a8:	ldr	w0, [sp, #60]
  4340ac:	cmp	w0, #0x20
  4340b0:	b.eq	4340a0 <ferror@plt+0x2f4b0>  // b.none
  4340b4:	ldr	w0, [sp, #60]
  4340b8:	cmp	w0, #0x9
  4340bc:	b.eq	4340a0 <ferror@plt+0x2f4b0>  // b.none
  4340c0:	ldr	w0, [sp, #60]
  4340c4:	cmp	w0, #0xa
  4340c8:	b.eq	4340a0 <ferror@plt+0x2f4b0>  // b.none
  4340cc:	ldr	w0, [sp, #60]
  4340d0:	cmp	w0, #0xd
  4340d4:	b.eq	4340a0 <ferror@plt+0x2f4b0>  // b.none
  4340d8:	ldr	w0, [sp, #60]
  4340dc:	cmp	w0, #0x73
  4340e0:	b.eq	4340f0 <ferror@plt+0x2f500>  // b.none
  4340e4:	ldr	w0, [sp, #60]
  4340e8:	cmp	w0, #0x53
  4340ec:	b.ne	434238 <ferror@plt+0x2f648>  // b.any
  4340f0:	bl	43241c <ferror@plt+0x2d82c>
  4340f4:	str	w0, [sp, #60]
  4340f8:	ldr	w0, [sp, #60]
  4340fc:	cmp	w0, #0x63
  434100:	b.eq	434110 <ferror@plt+0x2f520>  // b.none
  434104:	ldr	w0, [sp, #60]
  434108:	cmp	w0, #0x43
  43410c:	b.ne	434228 <ferror@plt+0x2f638>  // b.any
  434110:	bl	43241c <ferror@plt+0x2d82c>
  434114:	str	w0, [sp, #60]
  434118:	ldr	w0, [sp, #60]
  43411c:	cmp	w0, #0x72
  434120:	b.eq	434130 <ferror@plt+0x2f540>  // b.none
  434124:	ldr	w0, [sp, #60]
  434128:	cmp	w0, #0x52
  43412c:	b.ne	434218 <ferror@plt+0x2f628>  // b.any
  434130:	bl	43241c <ferror@plt+0x2d82c>
  434134:	str	w0, [sp, #60]
  434138:	ldr	w0, [sp, #60]
  43413c:	cmp	w0, #0x69
  434140:	b.eq	434150 <ferror@plt+0x2f560>  // b.none
  434144:	ldr	w0, [sp, #60]
  434148:	cmp	w0, #0x49
  43414c:	b.ne	434208 <ferror@plt+0x2f618>  // b.any
  434150:	bl	43241c <ferror@plt+0x2d82c>
  434154:	str	w0, [sp, #60]
  434158:	ldr	w0, [sp, #60]
  43415c:	cmp	w0, #0x70
  434160:	b.eq	434170 <ferror@plt+0x2f580>  // b.none
  434164:	ldr	w0, [sp, #60]
  434168:	cmp	w0, #0x50
  43416c:	b.ne	4341f8 <ferror@plt+0x2f608>  // b.any
  434170:	bl	43241c <ferror@plt+0x2d82c>
  434174:	str	w0, [sp, #60]
  434178:	ldr	w0, [sp, #60]
  43417c:	cmp	w0, #0x74
  434180:	b.eq	434190 <ferror@plt+0x2f5a0>  // b.none
  434184:	ldr	w0, [sp, #60]
  434188:	cmp	w0, #0x54
  43418c:	b.ne	4341e8 <ferror@plt+0x2f5f8>  // b.any
  434190:	bl	43241c <ferror@plt+0x2d82c>
  434194:	str	w0, [sp, #60]
  434198:	ldr	w0, [sp, #60]
  43419c:	cmp	w0, #0x20
  4341a0:	b.eq	434190 <ferror@plt+0x2f5a0>  // b.none
  4341a4:	ldr	w0, [sp, #60]
  4341a8:	cmp	w0, #0x9
  4341ac:	b.eq	434190 <ferror@plt+0x2f5a0>  // b.none
  4341b0:	ldr	w0, [sp, #60]
  4341b4:	cmp	w0, #0xa
  4341b8:	b.eq	434190 <ferror@plt+0x2f5a0>  // b.none
  4341bc:	ldr	w0, [sp, #60]
  4341c0:	cmp	w0, #0xd
  4341c4:	b.eq	434190 <ferror@plt+0x2f5a0>  // b.none
  4341c8:	ldr	w0, [sp, #60]
  4341cc:	cmp	w0, #0x3e
  4341d0:	b.ne	4341dc <ferror@plt+0x2f5ec>  // b.any
  4341d4:	bl	4325c4 <ferror@plt+0x2d9d4>
  4341d8:	b	4341f4 <ferror@plt+0x2f604>
  4341dc:	ldr	w0, [sp, #60]
  4341e0:	bl	43252c <ferror@plt+0x2d93c>
  4341e4:	b	4341f4 <ferror@plt+0x2f604>
  4341e8:	ldr	w0, [sp, #60]
  4341ec:	bl	43252c <ferror@plt+0x2d93c>
  4341f0:	b	434204 <ferror@plt+0x2f614>
  4341f4:	b	434204 <ferror@plt+0x2f614>
  4341f8:	ldr	w0, [sp, #60]
  4341fc:	bl	43252c <ferror@plt+0x2d93c>
  434200:	b	434214 <ferror@plt+0x2f624>
  434204:	b	434214 <ferror@plt+0x2f624>
  434208:	ldr	w0, [sp, #60]
  43420c:	bl	43252c <ferror@plt+0x2d93c>
  434210:	b	434224 <ferror@plt+0x2f634>
  434214:	b	434224 <ferror@plt+0x2f634>
  434218:	ldr	w0, [sp, #60]
  43421c:	bl	43252c <ferror@plt+0x2d93c>
  434220:	b	434234 <ferror@plt+0x2f644>
  434224:	b	434234 <ferror@plt+0x2f644>
  434228:	ldr	w0, [sp, #60]
  43422c:	bl	43252c <ferror@plt+0x2d93c>
  434230:	b	43424c <ferror@plt+0x2f65c>
  434234:	b	43424c <ferror@plt+0x2f65c>
  434238:	ldr	w0, [sp, #60]
  43423c:	bl	43252c <ferror@plt+0x2d93c>
  434240:	b	43424c <ferror@plt+0x2f65c>
  434244:	ldr	w0, [sp, #60]
  434248:	bl	43252c <ferror@plt+0x2d93c>
  43424c:	ldr	x0, [sp, #24]
  434250:	mov	w1, #0xb                   	// #11
  434254:	str	w1, [x0]
  434258:	b	434270 <ferror@plt+0x2f680>
  43425c:	ldr	x0, [sp, #24]
  434260:	mov	w1, #0xb                   	// #11
  434264:	str	w1, [x0]
  434268:	b	434270 <ferror@plt+0x2f680>
  43426c:	nop
  434270:	ldp	x29, x30, [sp], #80
  434274:	ret
  434278:	stp	x29, x30, [sp, #-32]!
  43427c:	mov	x29, sp
  434280:	str	x0, [sp, #24]
  434284:	ldr	x0, [sp, #24]
  434288:	ldr	w0, [x0]
  43428c:	cmp	w0, #0x0
  434290:	b.eq	4342f8 <ferror@plt+0x2f708>  // b.none
  434294:	adrp	x0, 462000 <program_name+0xfa8>
  434298:	add	x0, x0, #0xfa0
  43429c:	ldr	w0, [x0]
  4342a0:	cmp	w0, #0x3
  4342a4:	b.ne	4342ac <ferror@plt+0x2f6bc>  // b.any
  4342a8:	bl	4047b0 <abort@plt>
  4342ac:	adrp	x0, 462000 <program_name+0xfa8>
  4342b0:	add	x0, x0, #0xfa0
  4342b4:	ldr	w0, [x0]
  4342b8:	add	w2, w0, #0x1
  4342bc:	adrp	x1, 462000 <program_name+0xfa8>
  4342c0:	add	x1, x1, #0xfa0
  4342c4:	str	w2, [x1]
  4342c8:	adrp	x1, 462000 <program_name+0xfa8>
  4342cc:	add	x1, x1, #0xf40
  4342d0:	sxtw	x0, w0
  4342d4:	lsl	x0, x0, #5
  4342d8:	add	x1, x1, x0
  4342dc:	ldr	x0, [sp, #24]
  4342e0:	mov	x2, x1
  4342e4:	mov	x3, x0
  4342e8:	ldp	x0, x1, [x3]
  4342ec:	stp	x0, x1, [x2]
  4342f0:	ldp	x0, x1, [x3, #16]
  4342f4:	stp	x0, x1, [x2, #16]
  4342f8:	nop
  4342fc:	ldp	x29, x30, [sp], #32
  434300:	ret
  434304:	stp	x29, x30, [sp, #-160]!
  434308:	mov	x29, sp
  43430c:	str	x0, [sp, #24]
  434310:	ldr	x0, [sp, #24]
  434314:	bl	433264 <ferror@plt+0x2e674>
  434318:	ldr	x0, [sp, #24]
  43431c:	ldr	w0, [x0]
  434320:	cmp	w0, #0x9
  434324:	b.ne	434474 <ferror@plt+0x2f884>  // b.any
  434328:	adrp	x0, 462000 <program_name+0xfa8>
  43432c:	add	x0, x0, #0xfa4
  434330:	ldr	w0, [x0]
  434334:	cmp	w0, #0x6
  434338:	b.eq	434474 <ferror@plt+0x2f884>  // b.none
  43433c:	adrp	x0, 462000 <program_name+0xfa8>
  434340:	add	x0, x0, #0xfa4
  434344:	ldr	w0, [x0]
  434348:	cmp	w0, #0x7
  43434c:	b.eq	434474 <ferror@plt+0x2f884>  // b.none
  434350:	adrp	x0, 462000 <program_name+0xfa8>
  434354:	add	x0, x0, #0xfa4
  434358:	ldr	w0, [x0]
  43435c:	cmp	w0, #0x8
  434360:	b.eq	434474 <ferror@plt+0x2f884>  // b.none
  434364:	adrp	x0, 462000 <program_name+0xfa8>
  434368:	add	x0, x0, #0xfa4
  43436c:	ldr	w0, [x0]
  434370:	cmp	w0, #0x2
  434374:	b.eq	434474 <ferror@plt+0x2f884>  // b.none
  434378:	ldr	x0, [sp, #24]
  43437c:	ldr	x0, [x0, #8]
  434380:	str	x0, [sp, #152]
  434384:	ldr	x0, [sp, #152]
  434388:	bl	404280 <strlen@plt>
  43438c:	str	x0, [sp, #144]
  434390:	add	x0, sp, #0x20
  434394:	bl	433264 <ferror@plt+0x2e674>
  434398:	ldr	w0, [sp, #32]
  43439c:	cmp	w0, #0x6
  4343a0:	b.ne	434460 <ferror@plt+0x2f870>  // b.any
  4343a4:	add	x0, sp, #0x40
  4343a8:	bl	433264 <ferror@plt+0x2e674>
  4343ac:	ldr	w0, [sp, #64]
  4343b0:	cmp	w0, #0x9
  4343b4:	b.ne	434458 <ferror@plt+0x2f868>  // b.any
  4343b8:	add	x0, sp, #0x60
  4343bc:	bl	433264 <ferror@plt+0x2e674>
  4343c0:	ldr	w0, [sp, #96]
  4343c4:	cmp	w0, #0x7
  4343c8:	b.eq	434450 <ferror@plt+0x2f860>  // b.none
  4343cc:	ldr	x0, [sp, #72]
  4343d0:	str	x0, [sp, #136]
  4343d4:	ldr	x0, [sp, #136]
  4343d8:	bl	404280 <strlen@plt>
  4343dc:	str	x0, [sp, #128]
  4343e0:	ldr	x1, [sp, #144]
  4343e4:	ldr	x0, [sp, #128]
  4343e8:	add	x0, x1, x0
  4343ec:	add	x0, x0, #0x1
  4343f0:	mov	x1, x0
  4343f4:	ldr	x0, [sp, #152]
  4343f8:	bl	404560 <xrealloc@plt>
  4343fc:	str	x0, [sp, #152]
  434400:	ldr	x1, [sp, #152]
  434404:	ldr	x0, [sp, #144]
  434408:	add	x3, x1, x0
  43440c:	ldr	x0, [sp, #128]
  434410:	add	x0, x0, #0x1
  434414:	mov	x2, x0
  434418:	ldr	x1, [sp, #136]
  43441c:	mov	x0, x3
  434420:	bl	404220 <memcpy@plt>
  434424:	ldr	x1, [sp, #144]
  434428:	ldr	x0, [sp, #128]
  43442c:	add	x0, x1, x0
  434430:	str	x0, [sp, #144]
  434434:	add	x0, sp, #0x60
  434438:	bl	434278 <ferror@plt+0x2f688>
  43443c:	add	x0, sp, #0x40
  434440:	bl	433204 <ferror@plt+0x2e614>
  434444:	add	x0, sp, #0x20
  434448:	bl	433204 <ferror@plt+0x2e614>
  43444c:	b	434390 <ferror@plt+0x2f7a0>
  434450:	add	x0, sp, #0x60
  434454:	bl	434278 <ferror@plt+0x2f688>
  434458:	add	x0, sp, #0x40
  43445c:	bl	434278 <ferror@plt+0x2f688>
  434460:	add	x0, sp, #0x20
  434464:	bl	434278 <ferror@plt+0x2f688>
  434468:	ldr	x0, [sp, #24]
  43446c:	ldr	x1, [sp, #152]
  434470:	str	x1, [x0, #8]
  434474:	ldr	x0, [sp, #24]
  434478:	ldr	w1, [x0]
  43447c:	adrp	x0, 462000 <program_name+0xfa8>
  434480:	add	x0, x0, #0xfa4
  434484:	str	w1, [x0]
  434488:	nop
  43448c:	ldp	x29, x30, [sp], #160
  434490:	ret
  434494:	sub	sp, sp, #0xd0
  434498:	stp	x29, x30, [sp, #16]
  43449c:	add	x29, sp, #0x10
  4344a0:	stp	x19, x20, [sp, #32]
  4344a4:	str	x0, [sp, #88]
  4344a8:	str	w1, [sp, #84]
  4344ac:	str	w2, [sp, #80]
  4344b0:	stp	x3, x4, [sp, #64]
  4344b4:	str	x5, [sp, #56]
  4344b8:	mov	w0, #0x1                   	// #1
  4344bc:	str	w0, [sp, #204]
  4344c0:	str	xzr, [sp, #192]
  4344c4:	adrp	x0, 460000 <default_parse_debrief>
  4344c8:	add	x0, x0, #0xd58
  4344cc:	ldp	x0, x1, [x0]
  4344d0:	stp	x0, x1, [sp, #168]
  4344d4:	add	x0, sp, #0x40
  4344d8:	bl	40a264 <ferror@plt+0x5674>
  4344dc:	mov	w1, w0
  4344e0:	ldr	w0, [sp, #80]
  4344e4:	bl	40a178 <ferror@plt+0x5588>
  4344e8:	str	w0, [sp, #160]
  4344ec:	str	wzr, [sp, #200]
  4344f0:	add	x0, sp, #0x68
  4344f4:	bl	434304 <ferror@plt+0x2f714>
  4344f8:	ldr	w0, [sp, #104]
  4344fc:	cmp	w0, #0xb
  434500:	b.eq	4348a0 <ferror@plt+0x2fcb0>  // b.none
  434504:	cmp	w0, #0xb
  434508:	b.hi	4348cc <ferror@plt+0x2fcdc>  // b.pmore
  43450c:	cmp	w0, #0xa
  434510:	b.eq	434590 <ferror@plt+0x2f9a0>  // b.none
  434514:	cmp	w0, #0xa
  434518:	b.hi	4348cc <ferror@plt+0x2fcdc>  // b.pmore
  43451c:	cmp	w0, #0x9
  434520:	b.eq	4347c0 <ferror@plt+0x2fbd0>  // b.none
  434524:	cmp	w0, #0x9
  434528:	b.hi	4348cc <ferror@plt+0x2fcdc>  // b.pmore
  43452c:	cmp	w0, #0x8
  434530:	b.hi	4348cc <ferror@plt+0x2fcdc>  // b.pmore
  434534:	cmp	w0, #0x6
  434538:	b.cs	4348a0 <ferror@plt+0x2fcb0>  // b.hs, b.nlast
  43453c:	cmp	w0, #0x5
  434540:	b.eq	43477c <ferror@plt+0x2fb8c>  // b.none
  434544:	cmp	w0, #0x5
  434548:	b.hi	4348cc <ferror@plt+0x2fcdc>  // b.pmore
  43454c:	cmp	w0, #0x4
  434550:	b.eq	43470c <ferror@plt+0x2fb1c>  // b.none
  434554:	cmp	w0, #0x4
  434558:	b.hi	4348cc <ferror@plt+0x2fcdc>  // b.pmore
  43455c:	cmp	w0, #0x3
  434560:	b.eq	4346d0 <ferror@plt+0x2fae0>  // b.none
  434564:	cmp	w0, #0x3
  434568:	b.hi	4348cc <ferror@plt+0x2fcdc>  // b.pmore
  43456c:	cmp	w0, #0x2
  434570:	b.eq	43468c <ferror@plt+0x2fa9c>  // b.none
  434574:	cmp	w0, #0x2
  434578:	b.hi	4348cc <ferror@plt+0x2fcdc>  // b.pmore
  43457c:	cmp	w0, #0x0
  434580:	b.eq	4348b8 <ferror@plt+0x2fcc8>  // b.none
  434584:	cmp	w0, #0x1
  434588:	b.eq	434618 <ferror@plt+0x2fa28>  // b.none
  43458c:	b	4348cc <ferror@plt+0x2fcdc>
  434590:	ldr	x19, [sp, #112]
  434594:	ldr	x0, [sp, #112]
  434598:	bl	404280 <strlen@plt>
  43459c:	mov	x1, x0
  4345a0:	add	x0, sp, #0x98
  4345a4:	mov	x3, x0
  4345a8:	mov	x2, x1
  4345ac:	mov	x1, x19
  4345b0:	adrp	x0, 462000 <program_name+0xfa8>
  4345b4:	add	x0, x0, #0xe90
  4345b8:	bl	404650 <hash_find_entry@plt>
  4345bc:	cmp	w0, #0x0
  4345c0:	b.ne	4345d8 <ferror@plt+0x2f9e8>  // b.any
  4345c4:	ldr	x0, [sp, #152]
  4345c8:	str	x0, [sp, #192]
  4345cc:	mov	w0, #0x1                   	// #1
  4345d0:	str	w0, [sp, #200]
  4345d4:	b	4345dc <ferror@plt+0x2f9ec>
  4345d8:	str	wzr, [sp, #200]
  4345dc:	adrp	x0, 462000 <program_name+0xfa8>
  4345e0:	add	x0, x0, #0xfa8
  4345e4:	ldr	x19, [x0]
  4345e8:	ldr	x20, [sp, #112]
  4345ec:	ldr	x0, [sp, #112]
  4345f0:	bl	404280 <strlen@plt>
  4345f4:	mov	x2, x0
  4345f8:	mov	x1, x20
  4345fc:	mov	x0, x19
  434600:	bl	40a32c <ferror@plt+0x573c>
  434604:	bl	40a240 <ferror@plt+0x5650>
  434608:	stp	x0, x1, [sp, #168]
  43460c:	ldr	x0, [sp, #112]
  434610:	bl	4048f0 <free@plt>
  434614:	b	4348d0 <ferror@plt+0x2fce0>
  434618:	ldr	w0, [sp, #200]
  43461c:	cmp	w0, #0x0
  434620:	b.eq	43462c <ferror@plt+0x2fa3c>  // b.none
  434624:	ldr	x0, [sp, #192]
  434628:	b	434630 <ferror@plt+0x2fa40>
  43462c:	mov	x0, #0x0                   	// #0
  434630:	mov	x1, x0
  434634:	ldr	x0, [sp, #88]
  434638:	bl	40b2a4 <ferror@plt+0x66b4>
  43463c:	mov	x5, x0
  434640:	ldp	x3, x4, [sp, #168]
  434644:	ldr	w2, [sp, #160]
  434648:	mov	w1, #0x2                   	// #2
  43464c:	ldr	x0, [sp, #88]
  434650:	bl	434494 <ferror@plt+0x2f8a4>
  434654:	and	w0, w0, #0xff
  434658:	cmp	w0, #0x0
  43465c:	b.eq	434674 <ferror@plt+0x2fa84>  // b.none
  434660:	ldr	w1, [sp, #204]
  434664:	ldr	x0, [sp, #56]
  434668:	bl	40bea0 <ferror@plt+0x72b0>
  43466c:	mov	w0, #0x1                   	// #1
  434670:	b	4348d4 <ferror@plt+0x2fce4>
  434674:	adrp	x0, 460000 <default_parse_debrief>
  434678:	add	x0, x0, #0xd38
  43467c:	ldp	x0, x1, [x0]
  434680:	stp	x0, x1, [sp, #168]
  434684:	str	wzr, [sp, #200]
  434688:	b	4348d0 <ferror@plt+0x2fce0>
  43468c:	ldr	w0, [sp, #84]
  434690:	cmp	w0, #0x2
  434694:	b.eq	4346a4 <ferror@plt+0x2fab4>  // b.none
  434698:	ldr	w0, [sp, #84]
  43469c:	cmp	w0, #0x0
  4346a0:	b.ne	4346b8 <ferror@plt+0x2fac8>  // b.any
  4346a4:	ldr	w1, [sp, #204]
  4346a8:	ldr	x0, [sp, #56]
  4346ac:	bl	40bea0 <ferror@plt+0x72b0>
  4346b0:	mov	w0, #0x0                   	// #0
  4346b4:	b	4348d4 <ferror@plt+0x2fce4>
  4346b8:	adrp	x0, 460000 <default_parse_debrief>
  4346bc:	add	x0, x0, #0xd38
  4346c0:	ldp	x0, x1, [x0]
  4346c4:	stp	x0, x1, [sp, #168]
  4346c8:	str	wzr, [sp, #200]
  4346cc:	b	4348d0 <ferror@plt+0x2fce0>
  4346d0:	ldr	w0, [sp, #204]
  4346d4:	add	w0, w0, #0x1
  4346d8:	str	w0, [sp, #204]
  4346dc:	add	x0, sp, #0x40
  4346e0:	bl	40a264 <ferror@plt+0x5674>
  4346e4:	mov	w1, w0
  4346e8:	ldr	w0, [sp, #80]
  4346ec:	bl	40a178 <ferror@plt+0x5588>
  4346f0:	str	w0, [sp, #160]
  4346f4:	adrp	x0, 460000 <default_parse_debrief>
  4346f8:	add	x0, x0, #0xd58
  4346fc:	ldp	x0, x1, [x0]
  434700:	stp	x0, x1, [sp, #168]
  434704:	str	wzr, [sp, #200]
  434708:	b	4348d0 <ferror@plt+0x2fce0>
  43470c:	mov	x1, #0x0                   	// #0
  434710:	ldr	x0, [sp, #88]
  434714:	bl	40b2a4 <ferror@plt+0x66b4>
  434718:	mov	x2, x0
  43471c:	adrp	x0, 460000 <default_parse_debrief>
  434720:	add	x1, x0, #0xd38
  434724:	adrp	x0, 461000 <sentence_end_required_spaces>
  434728:	add	x0, x0, #0xb10
  43472c:	mov	x5, x2
  434730:	ldp	x3, x4, [x1]
  434734:	ldr	w2, [x0]
  434738:	mov	w1, #0x5                   	// #5
  43473c:	ldr	x0, [sp, #88]
  434740:	bl	434494 <ferror@plt+0x2f8a4>
  434744:	and	w0, w0, #0xff
  434748:	cmp	w0, #0x0
  43474c:	b.eq	434764 <ferror@plt+0x2fb74>  // b.none
  434750:	ldr	w1, [sp, #204]
  434754:	ldr	x0, [sp, #56]
  434758:	bl	40bea0 <ferror@plt+0x72b0>
  43475c:	mov	w0, #0x1                   	// #1
  434760:	b	4348d4 <ferror@plt+0x2fce4>
  434764:	adrp	x0, 460000 <default_parse_debrief>
  434768:	add	x0, x0, #0xd38
  43476c:	ldp	x0, x1, [x0]
  434770:	stp	x0, x1, [sp, #168]
  434774:	str	wzr, [sp, #200]
  434778:	b	4348d0 <ferror@plt+0x2fce0>
  43477c:	ldr	w0, [sp, #84]
  434780:	cmp	w0, #0x5
  434784:	b.eq	434794 <ferror@plt+0x2fba4>  // b.none
  434788:	ldr	w0, [sp, #84]
  43478c:	cmp	w0, #0x0
  434790:	b.ne	4347a8 <ferror@plt+0x2fbb8>  // b.any
  434794:	ldr	w1, [sp, #204]
  434798:	ldr	x0, [sp, #56]
  43479c:	bl	40bea0 <ferror@plt+0x72b0>
  4347a0:	mov	w0, #0x0                   	// #0
  4347a4:	b	4348d4 <ferror@plt+0x2fce4>
  4347a8:	adrp	x0, 460000 <default_parse_debrief>
  4347ac:	add	x0, x0, #0xd38
  4347b0:	ldp	x0, x1, [x0]
  4347b4:	stp	x0, x1, [sp, #168]
  4347b8:	str	wzr, [sp, #200]
  4347bc:	b	4348d0 <ferror@plt+0x2fce0>
  4347c0:	adrp	x0, 463000 <program_name+0x1fa8>
  4347c4:	add	x0, x0, #0x588
  4347c8:	ldr	x0, [x0]
  4347cc:	str	x0, [sp, #136]
  4347d0:	ldr	w0, [sp, #128]
  4347d4:	sxtw	x0, w0
  4347d8:	str	x0, [sp, #144]
  4347dc:	adrp	x0, 462000 <program_name+0xfa8>
  4347e0:	add	x0, x0, #0xe88
  4347e4:	ldrb	w0, [x0]
  4347e8:	cmp	w0, #0x0
  4347ec:	b.eq	434828 <ferror@plt+0x2fc38>  // b.none
  4347f0:	ldr	x0, [sp, #112]
  4347f4:	ldr	x2, [sp, #120]
  4347f8:	add	x1, sp, #0x88
  4347fc:	strb	wzr, [sp]
  434800:	mov	x7, x2
  434804:	mov	x6, #0x0                   	// #0
  434808:	mov	x5, x1
  43480c:	ldr	w4, [sp, #160]
  434810:	mov	w3, #0x0                   	// #0
  434814:	mov	x2, x0
  434818:	mov	x1, #0x0                   	// #0
  43481c:	ldr	x0, [sp, #88]
  434820:	bl	40ce94 <ferror@plt+0x82a4>
  434824:	b	434880 <ferror@plt+0x2fc90>
  434828:	ldr	x0, [sp, #112]
  43482c:	ldr	x1, [sp, #136]
  434830:	ldr	x2, [sp, #144]
  434834:	mov	w3, w2
  434838:	mov	x2, x1
  43483c:	mov	w1, #0x2                   	// #2
  434840:	bl	408964 <ferror@plt+0x3d74>
  434844:	str	x0, [sp, #184]
  434848:	ldr	x0, [sp, #112]
  43484c:	bl	4048f0 <free@plt>
  434850:	ldr	x0, [sp, #136]
  434854:	ldr	x1, [sp, #144]
  434858:	ldr	x2, [sp, #120]
  43485c:	mov	w7, #0x0                   	// #0
  434860:	mov	x6, x2
  434864:	mov	x5, x1
  434868:	mov	x4, x0
  43486c:	ldr	w3, [sp, #160]
  434870:	ldr	x2, [sp, #184]
  434874:	ldr	w1, [sp, #204]
  434878:	ldr	x0, [sp, #56]
  43487c:	bl	40bb14 <ferror@plt+0x6f24>
  434880:	ldr	x0, [sp, #120]
  434884:	bl	4321b0 <ferror@plt+0x2d5c0>
  434888:	adrp	x0, 460000 <default_parse_debrief>
  43488c:	add	x0, x0, #0xd38
  434890:	ldp	x0, x1, [x0]
  434894:	stp	x0, x1, [sp, #168]
  434898:	str	wzr, [sp, #200]
  43489c:	b	4348d0 <ferror@plt+0x2fce0>
  4348a0:	adrp	x0, 460000 <default_parse_debrief>
  4348a4:	add	x0, x0, #0xd38
  4348a8:	ldp	x0, x1, [x0]
  4348ac:	stp	x0, x1, [sp, #168]
  4348b0:	str	wzr, [sp, #200]
  4348b4:	b	4348d0 <ferror@plt+0x2fce0>
  4348b8:	ldr	w1, [sp, #204]
  4348bc:	ldr	x0, [sp, #56]
  4348c0:	bl	40bea0 <ferror@plt+0x72b0>
  4348c4:	mov	w0, #0x1                   	// #1
  4348c8:	b	4348d4 <ferror@plt+0x2fce4>
  4348cc:	bl	4047b0 <abort@plt>
  4348d0:	b	4344f0 <ferror@plt+0x2f900>
  4348d4:	ldp	x19, x20, [sp, #32]
  4348d8:	ldp	x29, x30, [sp, #16]
  4348dc:	add	sp, sp, #0xd0
  4348e0:	ret
  4348e4:	stp	x29, x30, [sp, #-80]!
  4348e8:	mov	x29, sp
  4348ec:	str	x0, [sp, #56]
  4348f0:	str	x1, [sp, #48]
  4348f4:	str	x2, [sp, #40]
  4348f8:	str	x3, [sp, #32]
  4348fc:	str	x4, [sp, #24]
  434900:	ldr	x0, [sp, #24]
  434904:	ldr	x0, [x0]
  434908:	ldr	x0, [x0]
  43490c:	ldr	x0, [x0, #8]
  434910:	str	x0, [sp, #72]
  434914:	adrp	x0, 462000 <program_name+0xfa8>
  434918:	add	x0, x0, #0xf08
  43491c:	ldr	x1, [sp, #56]
  434920:	str	x1, [x0]
  434924:	adrp	x0, 463000 <program_name+0x1fa8>
  434928:	add	x0, x0, #0x590
  43492c:	ldr	x1, [sp, #48]
  434930:	str	x1, [x0]
  434934:	ldr	x0, [sp, #40]
  434938:	bl	404630 <xstrdup@plt>
  43493c:	mov	x1, x0
  434940:	adrp	x0, 463000 <program_name+0x1fa8>
  434944:	add	x0, x0, #0x588
  434948:	str	x1, [x0]
  43494c:	adrp	x0, 463000 <program_name+0x1fa8>
  434950:	add	x0, x0, #0x598
  434954:	mov	w1, #0x1                   	// #1
  434958:	str	w1, [x0]
  43495c:	adrp	x0, 462000 <program_name+0xfa8>
  434960:	add	x0, x0, #0xf30
  434964:	mov	w1, #0xffffffff            	// #-1
  434968:	str	w1, [x0]
  43496c:	adrp	x0, 462000 <program_name+0xfa8>
  434970:	add	x0, x0, #0xf34
  434974:	mov	w1, #0xffffffff            	// #-1
  434978:	str	w1, [x0]
  43497c:	adrp	x0, 462000 <program_name+0xfa8>
  434980:	add	x0, x0, #0xfa4
  434984:	str	wzr, [x0]
  434988:	adrp	x0, 462000 <program_name+0xfa8>
  43498c:	add	x0, x0, #0xfa8
  434990:	ldr	x1, [sp, #32]
  434994:	str	x1, [x0]
  434998:	bl	4322f0 <ferror@plt+0x2d700>
  43499c:	bl	4325c4 <ferror@plt+0x2d9d4>
  4349a0:	nop
  4349a4:	mov	x1, #0x0                   	// #0
  4349a8:	ldr	x0, [sp, #72]
  4349ac:	bl	40b2a4 <ferror@plt+0x66b4>
  4349b0:	mov	x2, x0
  4349b4:	adrp	x0, 460000 <default_parse_debrief>
  4349b8:	add	x1, x0, #0xd38
  4349bc:	adrp	x0, 461000 <sentence_end_required_spaces>
  4349c0:	add	x0, x0, #0xb10
  4349c4:	mov	x5, x2
  4349c8:	ldp	x3, x4, [x1]
  4349cc:	ldr	w2, [x0]
  4349d0:	mov	w1, #0x0                   	// #0
  4349d4:	ldr	x0, [sp, #72]
  4349d8:	bl	434494 <ferror@plt+0x2f8a4>
  4349dc:	and	w0, w0, #0xff
  4349e0:	eor	w0, w0, #0x1
  4349e4:	and	w0, w0, #0xff
  4349e8:	cmp	w0, #0x0
  4349ec:	b.ne	4349a4 <ferror@plt+0x2fdb4>  // b.any
  4349f0:	adrp	x0, 462000 <program_name+0xfa8>
  4349f4:	add	x0, x0, #0xf08
  4349f8:	str	xzr, [x0]
  4349fc:	adrp	x0, 463000 <program_name+0x1fa8>
  434a00:	add	x0, x0, #0x590
  434a04:	str	xzr, [x0]
  434a08:	adrp	x0, 463000 <program_name+0x1fa8>
  434a0c:	add	x0, x0, #0x588
  434a10:	str	xzr, [x0]
  434a14:	adrp	x0, 463000 <program_name+0x1fa8>
  434a18:	add	x0, x0, #0x598
  434a1c:	str	wzr, [x0]
  434a20:	nop
  434a24:	ldp	x29, x30, [sp], #80
  434a28:	ret
  434a2c:	sub	sp, sp, #0xa0
  434a30:	stp	x29, x30, [sp, #16]
  434a34:	add	x29, sp, #0x10
  434a38:	str	x19, [sp, #32]
  434a3c:	str	x0, [sp, #88]
  434a40:	str	x1, [sp, #80]
  434a44:	str	x2, [sp, #72]
  434a48:	str	x3, [sp, #64]
  434a4c:	str	x4, [sp, #56]
  434a50:	ldr	x0, [sp, #56]
  434a54:	ldr	x0, [x0]
  434a58:	ldr	x0, [x0]
  434a5c:	ldr	x0, [x0, #8]
  434a60:	str	x0, [sp, #136]
  434a64:	mov	w0, #0x1                   	// #1
  434a68:	str	w0, [sp, #156]
  434a6c:	ldr	x0, [sp, #88]
  434a70:	bl	4046e0 <getc@plt>
  434a74:	str	w0, [sp, #152]
  434a78:	ldr	w0, [sp, #152]
  434a7c:	cmn	w0, #0x1
  434a80:	b.eq	4350e8 <ferror@plt+0x304f8>  // b.none
  434a84:	ldr	w0, [sp, #152]
  434a88:	cmp	w0, #0xa
  434a8c:	b.ne	434aa0 <ferror@plt+0x2feb0>  // b.any
  434a90:	ldr	w0, [sp, #156]
  434a94:	add	w0, w0, #0x1
  434a98:	str	w0, [sp, #156]
  434a9c:	b	435108 <ferror@plt+0x30518>
  434aa0:	ldr	w0, [sp, #152]
  434aa4:	cmp	w0, #0x23
  434aa8:	b.ne	434aec <ferror@plt+0x2fefc>  // b.any
  434aac:	ldr	x0, [sp, #88]
  434ab0:	bl	4046e0 <getc@plt>
  434ab4:	str	w0, [sp, #152]
  434ab8:	ldr	w0, [sp, #152]
  434abc:	cmn	w0, #0x1
  434ac0:	b.eq	434ad0 <ferror@plt+0x2fee0>  // b.none
  434ac4:	ldr	w0, [sp, #152]
  434ac8:	cmp	w0, #0xa
  434acc:	b.ne	434aac <ferror@plt+0x2febc>  // b.any
  434ad0:	ldr	w0, [sp, #152]
  434ad4:	cmn	w0, #0x1
  434ad8:	b.eq	4350f0 <ferror@plt+0x30500>  // b.none
  434adc:	ldr	w0, [sp, #156]
  434ae0:	add	w0, w0, #0x1
  434ae4:	str	w0, [sp, #156]
  434ae8:	b	435108 <ferror@plt+0x30518>
  434aec:	str	wzr, [sp, #148]
  434af0:	ldr	w0, [sp, #152]
  434af4:	cmn	w0, #0x1
  434af8:	b.eq	434b08 <ferror@plt+0x2ff18>  // b.none
  434afc:	ldr	w0, [sp, #152]
  434b00:	cmp	w0, #0xa
  434b04:	b.ne	434b48 <ferror@plt+0x2ff58>  // b.any
  434b08:	adrp	x0, 460000 <default_parse_debrief>
  434b0c:	add	x0, x0, #0xfc8
  434b10:	strb	wzr, [x0]
  434b14:	adrp	x0, 448000 <ferror@plt+0x43410>
  434b18:	add	x0, x0, #0xa70
  434b1c:	bl	404b80 <gettext@plt>
  434b20:	ldr	w4, [sp, #156]
  434b24:	ldr	x3, [sp, #72]
  434b28:	mov	x2, x0
  434b2c:	mov	w1, #0x0                   	// #0
  434b30:	mov	w0, #0x1                   	// #1
  434b34:	bl	4042f0 <error@plt>
  434b38:	adrp	x0, 460000 <default_parse_debrief>
  434b3c:	add	x0, x0, #0xfc8
  434b40:	mov	w1, #0x1                   	// #1
  434b44:	strb	w1, [x0]
  434b48:	adrp	x0, 463000 <program_name+0x1fa8>
  434b4c:	add	x0, x0, #0x28
  434b50:	ldr	w0, [x0]
  434b54:	ldr	w1, [sp, #148]
  434b58:	cmp	w1, w0
  434b5c:	b.lt	434bb8 <ferror@plt+0x2ffc8>  // b.tstop
  434b60:	adrp	x0, 463000 <program_name+0x1fa8>
  434b64:	add	x0, x0, #0x28
  434b68:	ldr	w0, [x0]
  434b6c:	add	w0, w0, #0x5
  434b70:	lsl	w1, w0, #1
  434b74:	adrp	x0, 463000 <program_name+0x1fa8>
  434b78:	add	x0, x0, #0x28
  434b7c:	str	w1, [x0]
  434b80:	adrp	x0, 463000 <program_name+0x1fa8>
  434b84:	add	x0, x0, #0x30
  434b88:	ldr	x2, [x0]
  434b8c:	adrp	x0, 463000 <program_name+0x1fa8>
  434b90:	add	x0, x0, #0x28
  434b94:	ldr	w0, [x0]
  434b98:	sxtw	x0, w0
  434b9c:	mov	x1, x0
  434ba0:	mov	x0, x2
  434ba4:	bl	404560 <xrealloc@plt>
  434ba8:	mov	x1, x0
  434bac:	adrp	x0, 463000 <program_name+0x1fa8>
  434bb0:	add	x0, x0, #0x30
  434bb4:	str	x1, [x0]
  434bb8:	ldr	w0, [sp, #152]
  434bbc:	cmp	w0, #0x3d
  434bc0:	b.eq	434c1c <ferror@plt+0x3002c>  // b.none
  434bc4:	adrp	x0, 463000 <program_name+0x1fa8>
  434bc8:	add	x0, x0, #0x30
  434bcc:	ldr	x1, [x0]
  434bd0:	ldr	w0, [sp, #148]
  434bd4:	add	w2, w0, #0x1
  434bd8:	str	w2, [sp, #148]
  434bdc:	sxtw	x0, w0
  434be0:	add	x0, x1, x0
  434be4:	ldr	w1, [sp, #152]
  434be8:	and	w1, w1, #0xff
  434bec:	strb	w1, [x0]
  434bf0:	ldr	x0, [sp, #88]
  434bf4:	bl	4046e0 <getc@plt>
  434bf8:	str	w0, [sp, #152]
  434bfc:	ldr	w0, [sp, #152]
  434c00:	cmn	w0, #0x1
  434c04:	b.ne	434af0 <ferror@plt+0x2ff00>  // b.any
  434c08:	ldr	x0, [sp, #88]
  434c0c:	bl	404bf0 <ferror@plt>
  434c10:	cmp	w0, #0x0
  434c14:	b.ne	43510c <ferror@plt+0x3051c>  // b.any
  434c18:	b	434af0 <ferror@plt+0x2ff00>
  434c1c:	nop
  434c20:	adrp	x0, 463000 <program_name+0x1fa8>
  434c24:	add	x0, x0, #0x30
  434c28:	ldr	x1, [x0]
  434c2c:	ldrsw	x0, [sp, #148]
  434c30:	add	x0, x1, x0
  434c34:	strb	wzr, [x0]
  434c38:	adrp	x0, 463000 <program_name+0x1fa8>
  434c3c:	add	x0, x0, #0x30
  434c40:	ldr	x0, [x0]
  434c44:	bl	404630 <xstrdup@plt>
  434c48:	str	x0, [sp, #128]
  434c4c:	str	wzr, [sp, #148]
  434c50:	ldr	x0, [sp, #88]
  434c54:	bl	4046e0 <getc@plt>
  434c58:	str	w0, [sp, #152]
  434c5c:	ldr	w0, [sp, #152]
  434c60:	cmn	w0, #0x1
  434c64:	b.eq	434fdc <ferror@plt+0x303ec>  // b.none
  434c68:	ldr	w0, [sp, #152]
  434c6c:	cmp	w0, #0xa
  434c70:	b.ne	434c84 <ferror@plt+0x30094>  // b.any
  434c74:	ldr	w0, [sp, #156]
  434c78:	add	w0, w0, #0x1
  434c7c:	str	w0, [sp, #156]
  434c80:	b	434ff8 <ferror@plt+0x30408>
  434c84:	ldr	w0, [sp, #152]
  434c88:	cmp	w0, #0x27
  434c8c:	b.ne	434d88 <ferror@plt+0x30198>  // b.any
  434c90:	ldr	x0, [sp, #88]
  434c94:	bl	4046e0 <getc@plt>
  434c98:	str	w0, [sp, #152]
  434c9c:	ldr	w0, [sp, #152]
  434ca0:	cmn	w0, #0x1
  434ca4:	b.eq	434d60 <ferror@plt+0x30170>  // b.none
  434ca8:	ldr	w0, [sp, #152]
  434cac:	cmp	w0, #0xa
  434cb0:	b.eq	434d60 <ferror@plt+0x30170>  // b.none
  434cb4:	ldr	w0, [sp, #152]
  434cb8:	cmp	w0, #0x27
  434cbc:	b.eq	434d60 <ferror@plt+0x30170>  // b.none
  434cc0:	adrp	x0, 463000 <program_name+0x1fa8>
  434cc4:	add	x0, x0, #0x28
  434cc8:	ldr	w0, [x0]
  434ccc:	ldr	w1, [sp, #148]
  434cd0:	cmp	w1, w0
  434cd4:	b.lt	434d30 <ferror@plt+0x30140>  // b.tstop
  434cd8:	adrp	x0, 463000 <program_name+0x1fa8>
  434cdc:	add	x0, x0, #0x28
  434ce0:	ldr	w0, [x0]
  434ce4:	add	w0, w0, #0x5
  434ce8:	lsl	w1, w0, #1
  434cec:	adrp	x0, 463000 <program_name+0x1fa8>
  434cf0:	add	x0, x0, #0x28
  434cf4:	str	w1, [x0]
  434cf8:	adrp	x0, 463000 <program_name+0x1fa8>
  434cfc:	add	x0, x0, #0x30
  434d00:	ldr	x2, [x0]
  434d04:	adrp	x0, 463000 <program_name+0x1fa8>
  434d08:	add	x0, x0, #0x28
  434d0c:	ldr	w0, [x0]
  434d10:	sxtw	x0, w0
  434d14:	mov	x1, x0
  434d18:	mov	x0, x2
  434d1c:	bl	404560 <xrealloc@plt>
  434d20:	mov	x1, x0
  434d24:	adrp	x0, 463000 <program_name+0x1fa8>
  434d28:	add	x0, x0, #0x30
  434d2c:	str	x1, [x0]
  434d30:	adrp	x0, 463000 <program_name+0x1fa8>
  434d34:	add	x0, x0, #0x30
  434d38:	ldr	x1, [x0]
  434d3c:	ldr	w0, [sp, #148]
  434d40:	add	w2, w0, #0x1
  434d44:	str	w2, [sp, #148]
  434d48:	sxtw	x0, w0
  434d4c:	add	x0, x1, x0
  434d50:	ldr	w1, [sp, #152]
  434d54:	and	w1, w1, #0xff
  434d58:	strb	w1, [x0]
  434d5c:	b	434c90 <ferror@plt+0x300a0>
  434d60:	ldr	w0, [sp, #152]
  434d64:	cmn	w0, #0x1
  434d68:	b.eq	434fe4 <ferror@plt+0x303f4>  // b.none
  434d6c:	ldr	w0, [sp, #152]
  434d70:	cmp	w0, #0xa
  434d74:	b.ne	434c50 <ferror@plt+0x30060>  // b.any
  434d78:	ldr	w0, [sp, #156]
  434d7c:	add	w0, w0, #0x1
  434d80:	str	w0, [sp, #156]
  434d84:	b	434ff8 <ferror@plt+0x30408>
  434d88:	ldr	w0, [sp, #152]
  434d8c:	cmp	w0, #0x23
  434d90:	b.ne	434f48 <ferror@plt+0x30358>  // b.any
  434d94:	ldr	x0, [sp, #88]
  434d98:	bl	4046e0 <getc@plt>
  434d9c:	str	w0, [sp, #152]
  434da0:	ldr	w0, [sp, #152]
  434da4:	cmn	w0, #0x1
  434da8:	b.ne	434dbc <ferror@plt+0x301cc>  // b.any
  434dac:	ldr	x0, [sp, #88]
  434db0:	bl	404bf0 <ferror@plt>
  434db4:	cmp	w0, #0x0
  434db8:	b.ne	435114 <ferror@plt+0x30524>  // b.any
  434dbc:	ldr	w0, [sp, #152]
  434dc0:	cmn	w0, #0x1
  434dc4:	b.eq	434de4 <ferror@plt+0x301f4>  // b.none
  434dc8:	ldr	w0, [sp, #152]
  434dcc:	bl	404390 <c_isdigit@plt>
  434dd0:	and	w0, w0, #0xff
  434dd4:	eor	w0, w0, #0x1
  434dd8:	and	w0, w0, #0xff
  434ddc:	cmp	w0, #0x0
  434de0:	b.eq	434e24 <ferror@plt+0x30234>  // b.none
  434de4:	adrp	x0, 460000 <default_parse_debrief>
  434de8:	add	x0, x0, #0xfc8
  434dec:	strb	wzr, [x0]
  434df0:	adrp	x0, 448000 <ferror@plt+0x43410>
  434df4:	add	x0, x0, #0xa98
  434df8:	bl	404b80 <gettext@plt>
  434dfc:	ldr	w4, [sp, #156]
  434e00:	ldr	x3, [sp, #72]
  434e04:	mov	x2, x0
  434e08:	mov	w1, #0x0                   	// #0
  434e0c:	mov	w0, #0x1                   	// #1
  434e10:	bl	4042f0 <error@plt>
  434e14:	adrp	x0, 460000 <default_parse_debrief>
  434e18:	add	x0, x0, #0xfc8
  434e1c:	mov	w1, #0x1                   	// #1
  434e20:	strb	w1, [x0]
  434e24:	ldr	w0, [sp, #152]
  434e28:	sub	w0, w0, #0x30
  434e2c:	str	w0, [sp, #144]
  434e30:	ldr	x0, [sp, #88]
  434e34:	bl	4046e0 <getc@plt>
  434e38:	str	w0, [sp, #152]
  434e3c:	ldr	w0, [sp, #152]
  434e40:	cmn	w0, #0x1
  434e44:	b.eq	434e90 <ferror@plt+0x302a0>  // b.none
  434e48:	ldr	w0, [sp, #152]
  434e4c:	bl	404390 <c_isdigit@plt>
  434e50:	and	w0, w0, #0xff
  434e54:	eor	w0, w0, #0x1
  434e58:	and	w0, w0, #0xff
  434e5c:	cmp	w0, #0x0
  434e60:	b.ne	434e90 <ferror@plt+0x302a0>  // b.any
  434e64:	ldr	w1, [sp, #144]
  434e68:	mov	w0, w1
  434e6c:	lsl	w0, w0, #2
  434e70:	add	w0, w0, w1
  434e74:	lsl	w0, w0, #1
  434e78:	mov	w1, w0
  434e7c:	ldr	w0, [sp, #152]
  434e80:	sub	w0, w0, #0x30
  434e84:	add	w0, w1, w0
  434e88:	str	w0, [sp, #144]
  434e8c:	b	434e30 <ferror@plt+0x30240>
  434e90:	adrp	x0, 463000 <program_name+0x1fa8>
  434e94:	add	x0, x0, #0x28
  434e98:	ldr	w0, [x0]
  434e9c:	ldr	w1, [sp, #148]
  434ea0:	cmp	w1, w0
  434ea4:	b.lt	434f00 <ferror@plt+0x30310>  // b.tstop
  434ea8:	adrp	x0, 463000 <program_name+0x1fa8>
  434eac:	add	x0, x0, #0x28
  434eb0:	ldr	w0, [x0]
  434eb4:	add	w0, w0, #0x5
  434eb8:	lsl	w1, w0, #1
  434ebc:	adrp	x0, 463000 <program_name+0x1fa8>
  434ec0:	add	x0, x0, #0x28
  434ec4:	str	w1, [x0]
  434ec8:	adrp	x0, 463000 <program_name+0x1fa8>
  434ecc:	add	x0, x0, #0x30
  434ed0:	ldr	x2, [x0]
  434ed4:	adrp	x0, 463000 <program_name+0x1fa8>
  434ed8:	add	x0, x0, #0x28
  434edc:	ldr	w0, [x0]
  434ee0:	sxtw	x0, w0
  434ee4:	mov	x1, x0
  434ee8:	mov	x0, x2
  434eec:	bl	404560 <xrealloc@plt>
  434ef0:	mov	x1, x0
  434ef4:	adrp	x0, 463000 <program_name+0x1fa8>
  434ef8:	add	x0, x0, #0x30
  434efc:	str	x1, [x0]
  434f00:	adrp	x0, 463000 <program_name+0x1fa8>
  434f04:	add	x0, x0, #0x30
  434f08:	ldr	x1, [x0]
  434f0c:	ldr	w0, [sp, #148]
  434f10:	add	w2, w0, #0x1
  434f14:	str	w2, [sp, #148]
  434f18:	sxtw	x0, w0
  434f1c:	add	x0, x1, x0
  434f20:	ldr	w1, [sp, #144]
  434f24:	and	w1, w1, #0xff
  434f28:	strb	w1, [x0]
  434f2c:	ldr	w0, [sp, #152]
  434f30:	cmn	w0, #0x1
  434f34:	b.eq	434fec <ferror@plt+0x303fc>  // b.none
  434f38:	ldr	x1, [sp, #88]
  434f3c:	ldr	w0, [sp, #152]
  434f40:	bl	404900 <ungetc@plt>
  434f44:	b	434c50 <ferror@plt+0x30060>
  434f48:	ldr	w0, [sp, #152]
  434f4c:	cmp	w0, #0x2b
  434f50:	b.ne	434f98 <ferror@plt+0x303a8>  // b.any
  434f54:	ldr	x0, [sp, #88]
  434f58:	bl	4046e0 <getc@plt>
  434f5c:	str	w0, [sp, #152]
  434f60:	ldr	w0, [sp, #152]
  434f64:	cmn	w0, #0x1
  434f68:	b.eq	434ff4 <ferror@plt+0x30404>  // b.none
  434f6c:	ldr	w0, [sp, #152]
  434f70:	cmp	w0, #0xa
  434f74:	b.ne	434f88 <ferror@plt+0x30398>  // b.any
  434f78:	ldr	w0, [sp, #156]
  434f7c:	add	w0, w0, #0x1
  434f80:	str	w0, [sp, #156]
  434f84:	b	434c50 <ferror@plt+0x30060>
  434f88:	ldr	x1, [sp, #88]
  434f8c:	ldr	w0, [sp, #152]
  434f90:	bl	404900 <ungetc@plt>
  434f94:	b	434c50 <ferror@plt+0x30060>
  434f98:	adrp	x0, 460000 <default_parse_debrief>
  434f9c:	add	x0, x0, #0xfc8
  434fa0:	strb	wzr, [x0]
  434fa4:	adrp	x0, 448000 <ferror@plt+0x43410>
  434fa8:	add	x0, x0, #0xab8
  434fac:	bl	404b80 <gettext@plt>
  434fb0:	ldr	w4, [sp, #156]
  434fb4:	ldr	x3, [sp, #72]
  434fb8:	mov	x2, x0
  434fbc:	mov	w1, #0x0                   	// #0
  434fc0:	mov	w0, #0x1                   	// #1
  434fc4:	bl	4042f0 <error@plt>
  434fc8:	adrp	x0, 460000 <default_parse_debrief>
  434fcc:	add	x0, x0, #0xfc8
  434fd0:	mov	w1, #0x1                   	// #1
  434fd4:	strb	w1, [x0]
  434fd8:	b	434c50 <ferror@plt+0x30060>
  434fdc:	nop
  434fe0:	b	434ff8 <ferror@plt+0x30408>
  434fe4:	nop
  434fe8:	b	434ff8 <ferror@plt+0x30408>
  434fec:	nop
  434ff0:	b	434ff8 <ferror@plt+0x30408>
  434ff4:	nop
  434ff8:	adrp	x0, 463000 <program_name+0x1fa8>
  434ffc:	add	x0, x0, #0x28
  435000:	ldr	w0, [x0]
  435004:	ldr	w1, [sp, #148]
  435008:	cmp	w1, w0
  43500c:	b.lt	435068 <ferror@plt+0x30478>  // b.tstop
  435010:	adrp	x0, 463000 <program_name+0x1fa8>
  435014:	add	x0, x0, #0x28
  435018:	ldr	w0, [x0]
  43501c:	add	w0, w0, #0x5
  435020:	lsl	w1, w0, #1
  435024:	adrp	x0, 463000 <program_name+0x1fa8>
  435028:	add	x0, x0, #0x28
  43502c:	str	w1, [x0]
  435030:	adrp	x0, 463000 <program_name+0x1fa8>
  435034:	add	x0, x0, #0x30
  435038:	ldr	x2, [x0]
  43503c:	adrp	x0, 463000 <program_name+0x1fa8>
  435040:	add	x0, x0, #0x28
  435044:	ldr	w0, [x0]
  435048:	sxtw	x0, w0
  43504c:	mov	x1, x0
  435050:	mov	x0, x2
  435054:	bl	404560 <xrealloc@plt>
  435058:	mov	x1, x0
  43505c:	adrp	x0, 463000 <program_name+0x1fa8>
  435060:	add	x0, x0, #0x30
  435064:	str	x1, [x0]
  435068:	adrp	x0, 463000 <program_name+0x1fa8>
  43506c:	add	x0, x0, #0x30
  435070:	ldr	x1, [x0]
  435074:	ldrsw	x0, [sp, #148]
  435078:	add	x0, x1, x0
  43507c:	strb	wzr, [x0]
  435080:	adrp	x0, 463000 <program_name+0x1fa8>
  435084:	add	x0, x0, #0x30
  435088:	ldr	x0, [x0]
  43508c:	bl	404630 <xstrdup@plt>
  435090:	str	x0, [sp, #120]
  435094:	ldr	x0, [sp, #128]
  435098:	str	x0, [sp, #104]
  43509c:	mov	x0, #0xffffffffffffffff    	// #-1
  4350a0:	str	x0, [sp, #112]
  4350a4:	add	x1, sp, #0x68
  4350a8:	adrp	x0, 461000 <sentence_end_required_spaces>
  4350ac:	add	x0, x0, #0xb10
  4350b0:	strb	wzr, [sp]
  4350b4:	mov	x7, #0x0                   	// #0
  4350b8:	mov	x6, #0x0                   	// #0
  4350bc:	mov	x5, x1
  4350c0:	ldr	w4, [x0]
  4350c4:	mov	w3, #0x0                   	// #0
  4350c8:	ldr	x2, [sp, #120]
  4350cc:	mov	x1, #0x0                   	// #0
  4350d0:	ldr	x0, [sp, #136]
  4350d4:	bl	40ce94 <ferror@plt+0x82a4>
  4350d8:	ldr	w0, [sp, #152]
  4350dc:	cmn	w0, #0x1
  4350e0:	b.ne	434a6c <ferror@plt+0x2fe7c>  // b.any
  4350e4:	b	4350f4 <ferror@plt+0x30504>
  4350e8:	nop
  4350ec:	b	4350f4 <ferror@plt+0x30504>
  4350f0:	nop
  4350f4:	ldr	x0, [sp, #88]
  4350f8:	bl	404bf0 <ferror@plt>
  4350fc:	cmp	w0, #0x0
  435100:	b.ne	43511c <ferror@plt+0x3052c>  // b.any
  435104:	b	435148 <ferror@plt+0x30558>
  435108:	b	434a6c <ferror@plt+0x2fe7c>
  43510c:	nop
  435110:	b	435120 <ferror@plt+0x30530>
  435114:	nop
  435118:	b	435120 <ferror@plt+0x30530>
  43511c:	nop
  435120:	bl	404b10 <__errno_location@plt>
  435124:	ldr	w19, [x0]
  435128:	adrp	x0, 448000 <ferror@plt+0x43410>
  43512c:	add	x0, x0, #0xae0
  435130:	bl	404b80 <gettext@plt>
  435134:	ldr	x3, [sp, #80]
  435138:	mov	x2, x0
  43513c:	mov	w1, w19
  435140:	mov	w0, #0x1                   	// #1
  435144:	bl	4042f0 <error@plt>
  435148:	nop
  43514c:	ldr	x19, [sp, #32]
  435150:	ldp	x29, x30, [sp, #16]
  435154:	add	sp, sp, #0xa0
  435158:	ret
  43515c:	stp	x29, x30, [sp, #-48]!
  435160:	mov	x29, sp
  435164:	str	x19, [sp, #16]
  435168:	adrp	x0, 462000 <program_name+0xfa8>
  43516c:	add	x0, x0, #0xfc0
  435170:	ldr	x0, [x0]
  435174:	bl	4046e0 <getc@plt>
  435178:	str	w0, [sp, #44]
  43517c:	ldr	w0, [sp, #44]
  435180:	cmn	w0, #0x1
  435184:	b.ne	4351e0 <ferror@plt+0x305f0>  // b.any
  435188:	adrp	x0, 462000 <program_name+0xfa8>
  43518c:	add	x0, x0, #0xfc0
  435190:	ldr	x0, [x0]
  435194:	bl	404bf0 <ferror@plt>
  435198:	cmp	w0, #0x0
  43519c:	b.eq	4351d8 <ferror@plt+0x305e8>  // b.none
  4351a0:	bl	404b10 <__errno_location@plt>
  4351a4:	ldr	w19, [x0]
  4351a8:	adrp	x0, 448000 <ferror@plt+0x43410>
  4351ac:	add	x0, x0, #0xae0
  4351b0:	bl	404b80 <gettext@plt>
  4351b4:	mov	x1, x0
  4351b8:	adrp	x0, 463000 <program_name+0x1fa8>
  4351bc:	add	x0, x0, #0x590
  4351c0:	ldr	x0, [x0]
  4351c4:	mov	x3, x0
  4351c8:	mov	x2, x1
  4351cc:	mov	w1, w19
  4351d0:	mov	w0, #0x1                   	// #1
  4351d4:	bl	4042f0 <error@plt>
  4351d8:	mov	w0, #0xffffffff            	// #-1
  4351dc:	b	43520c <ferror@plt+0x3061c>
  4351e0:	ldr	w0, [sp, #44]
  4351e4:	cmp	w0, #0xa
  4351e8:	b.ne	435208 <ferror@plt+0x30618>  // b.any
  4351ec:	adrp	x0, 463000 <program_name+0x1fa8>
  4351f0:	add	x0, x0, #0x598
  4351f4:	ldr	w0, [x0]
  4351f8:	add	w1, w0, #0x1
  4351fc:	adrp	x0, 463000 <program_name+0x1fa8>
  435200:	add	x0, x0, #0x598
  435204:	str	w1, [x0]
  435208:	ldr	w0, [sp, #44]
  43520c:	ldr	x19, [sp, #16]
  435210:	ldp	x29, x30, [sp], #48
  435214:	ret
  435218:	stp	x29, x30, [sp, #-32]!
  43521c:	mov	x29, sp
  435220:	str	w0, [sp, #28]
  435224:	ldr	w0, [sp, #28]
  435228:	cmn	w0, #0x1
  43522c:	b.eq	435270 <ferror@plt+0x30680>  // b.none
  435230:	ldr	w0, [sp, #28]
  435234:	cmp	w0, #0xa
  435238:	b.ne	435258 <ferror@plt+0x30668>  // b.any
  43523c:	adrp	x0, 463000 <program_name+0x1fa8>
  435240:	add	x0, x0, #0x598
  435244:	ldr	w0, [x0]
  435248:	sub	w1, w0, #0x1
  43524c:	adrp	x0, 463000 <program_name+0x1fa8>
  435250:	add	x0, x0, #0x598
  435254:	str	w1, [x0]
  435258:	adrp	x0, 462000 <program_name+0xfa8>
  43525c:	add	x0, x0, #0xfc0
  435260:	ldr	x0, [x0]
  435264:	mov	x1, x0
  435268:	ldr	w0, [sp, #28]
  43526c:	bl	404900 <ungetc@plt>
  435270:	nop
  435274:	ldp	x29, x30, [sp], #32
  435278:	ret
  43527c:	sub	sp, sp, #0x10
  435280:	str	w0, [sp, #12]
  435284:	ldr	w0, [sp, #12]
  435288:	cmp	w0, #0x20
  43528c:	b.eq	4352b4 <ferror@plt+0x306c4>  // b.none
  435290:	ldr	w0, [sp, #12]
  435294:	cmp	w0, #0x9
  435298:	b.eq	4352b4 <ferror@plt+0x306c4>  // b.none
  43529c:	ldr	w0, [sp, #12]
  4352a0:	cmp	w0, #0xa
  4352a4:	b.eq	4352b4 <ferror@plt+0x306c4>  // b.none
  4352a8:	ldr	w0, [sp, #12]
  4352ac:	cmp	w0, #0xd
  4352b0:	b.ne	4352bc <ferror@plt+0x306cc>  // b.any
  4352b4:	mov	w0, #0x1                   	// #1
  4352b8:	b	4352c0 <ferror@plt+0x306d0>
  4352bc:	mov	w0, #0x0                   	// #0
  4352c0:	and	w0, w0, #0x1
  4352c4:	and	w0, w0, #0xff
  4352c8:	add	sp, sp, #0x10
  4352cc:	ret
  4352d0:	stp	x29, x30, [sp, #-32]!
  4352d4:	mov	x29, sp
  4352d8:	bl	43515c <ferror@plt+0x3056c>
  4352dc:	str	w0, [sp, #28]
  4352e0:	ldr	w0, [sp, #28]
  4352e4:	bl	43527c <ferror@plt+0x3068c>
  4352e8:	and	w0, w0, #0xff
  4352ec:	cmp	w0, #0x0
  4352f0:	b.ne	4352d8 <ferror@plt+0x306e8>  // b.any
  4352f4:	ldr	w0, [sp, #28]
  4352f8:	ldp	x29, x30, [sp], #32
  4352fc:	ret
  435300:	stp	x29, x30, [sp, #-32]!
  435304:	mov	x29, sp
  435308:	str	w0, [sp, #28]
  43530c:	ldr	w0, [sp, #28]
  435310:	bl	435218 <ferror@plt+0x30628>
  435314:	nop
  435318:	ldp	x29, x30, [sp], #32
  43531c:	ret
  435320:	stp	x29, x30, [sp, #-32]!
  435324:	mov	x29, sp
  435328:	bl	4352d0 <ferror@plt+0x306e0>
  43532c:	str	w0, [sp, #28]
  435330:	str	wzr, [sp, #24]
  435334:	adrp	x0, 462000 <program_name+0xfa8>
  435338:	add	x0, x0, #0xfd0
  43533c:	ldr	w0, [x0]
  435340:	ldr	w1, [sp, #24]
  435344:	cmp	w1, w0
  435348:	b.lt	4353a4 <ferror@plt+0x307b4>  // b.tstop
  43534c:	adrp	x0, 462000 <program_name+0xfa8>
  435350:	add	x0, x0, #0xfd0
  435354:	ldr	w0, [x0]
  435358:	add	w0, w0, #0x5
  43535c:	lsl	w1, w0, #1
  435360:	adrp	x0, 462000 <program_name+0xfa8>
  435364:	add	x0, x0, #0xfd0
  435368:	str	w1, [x0]
  43536c:	adrp	x0, 462000 <program_name+0xfa8>
  435370:	add	x0, x0, #0xfc8
  435374:	ldr	x2, [x0]
  435378:	adrp	x0, 462000 <program_name+0xfa8>
  43537c:	add	x0, x0, #0xfd0
  435380:	ldr	w0, [x0]
  435384:	sxtw	x0, w0
  435388:	mov	x1, x0
  43538c:	mov	x0, x2
  435390:	bl	404560 <xrealloc@plt>
  435394:	mov	x1, x0
  435398:	adrp	x0, 462000 <program_name+0xfa8>
  43539c:	add	x0, x0, #0xfc8
  4353a0:	str	x1, [x0]
  4353a4:	ldr	w0, [sp, #28]
  4353a8:	cmp	w0, #0x2f
  4353ac:	b.le	4353f4 <ferror@plt+0x30804>
  4353b0:	ldr	w0, [sp, #28]
  4353b4:	cmp	w0, #0x39
  4353b8:	b.gt	4353f4 <ferror@plt+0x30804>
  4353bc:	adrp	x0, 462000 <program_name+0xfa8>
  4353c0:	add	x0, x0, #0xfc8
  4353c4:	ldr	x1, [x0]
  4353c8:	ldr	w0, [sp, #24]
  4353cc:	add	w2, w0, #0x1
  4353d0:	str	w2, [sp, #24]
  4353d4:	sxtw	x0, w0
  4353d8:	add	x0, x1, x0
  4353dc:	ldr	w1, [sp, #28]
  4353e0:	and	w1, w1, #0xff
  4353e4:	strb	w1, [x0]
  4353e8:	bl	43515c <ferror@plt+0x3056c>
  4353ec:	str	w0, [sp, #28]
  4353f0:	b	435334 <ferror@plt+0x30744>
  4353f4:	ldr	w0, [sp, #28]
  4353f8:	bl	435218 <ferror@plt+0x30628>
  4353fc:	adrp	x0, 462000 <program_name+0xfa8>
  435400:	add	x0, x0, #0xfc8
  435404:	ldr	x1, [x0]
  435408:	ldrsw	x0, [sp, #24]
  43540c:	add	x0, x1, x0
  435410:	strb	wzr, [x0]
  435414:	ldr	w0, [sp, #24]
  435418:	cmp	w0, #0x0
  43541c:	cset	w0, eq  // eq = none
  435420:	and	w0, w0, #0xff
  435424:	ldp	x29, x30, [sp], #32
  435428:	ret
  43542c:	stp	x29, x30, [sp, #-32]!
  435430:	mov	x29, sp
  435434:	bl	4352d0 <ferror@plt+0x306e0>
  435438:	str	w0, [sp, #28]
  43543c:	ldr	w0, [sp, #28]
  435440:	cmp	w0, #0x22
  435444:	b.eq	435458 <ferror@plt+0x30868>  // b.none
  435448:	ldr	w0, [sp, #28]
  43544c:	bl	435300 <ferror@plt+0x30710>
  435450:	mov	w0, #0x1                   	// #1
  435454:	b	43570c <ferror@plt+0x30b1c>
  435458:	adrp	x0, 463000 <program_name+0x1fa8>
  43545c:	add	x0, x0, #0x588
  435460:	ldr	x1, [x0]
  435464:	adrp	x0, 463000 <program_name+0x1fa8>
  435468:	add	x0, x0, #0x598
  43546c:	ldr	w0, [x0]
  435470:	mov	w3, w0
  435474:	mov	x2, x1
  435478:	mov	w1, #0x2                   	// #2
  43547c:	adrp	x0, 462000 <program_name+0xfa8>
  435480:	add	x0, x0, #0xfd8
  435484:	bl	40999c <ferror@plt+0x4dac>
  435488:	bl	43515c <ferror@plt+0x3056c>
  43548c:	str	w0, [sp, #28]
  435490:	adrp	x0, 463000 <program_name+0x1fa8>
  435494:	add	x0, x0, #0x598
  435498:	ldr	w1, [x0]
  43549c:	adrp	x0, 462000 <program_name+0xfa8>
  4354a0:	add	x0, x0, #0xfd8
  4354a4:	str	w1, [x0, #72]
  4354a8:	ldr	w0, [sp, #28]
  4354ac:	cmn	w0, #0x1
  4354b0:	b.eq	4354cc <ferror@plt+0x308dc>  // b.none
  4354b4:	ldr	w0, [sp, #28]
  4354b8:	cmp	w0, #0x0
  4354bc:	b.lt	4354d4 <ferror@plt+0x308e4>  // b.tstop
  4354c0:	ldr	w0, [sp, #28]
  4354c4:	cmp	w0, #0x1f
  4354c8:	b.gt	4354d4 <ferror@plt+0x308e4>
  4354cc:	mov	w0, #0x2                   	// #2
  4354d0:	b	43570c <ferror@plt+0x30b1c>
  4354d4:	ldr	w0, [sp, #28]
  4354d8:	cmp	w0, #0x22
  4354dc:	b.eq	435704 <ferror@plt+0x30b14>  // b.none
  4354e0:	ldr	w0, [sp, #28]
  4354e4:	cmp	w0, #0x5c
  4354e8:	b.ne	4356f0 <ferror@plt+0x30b00>  // b.any
  4354ec:	bl	43515c <ferror@plt+0x3056c>
  4354f0:	str	w0, [sp, #28]
  4354f4:	ldr	w0, [sp, #28]
  4354f8:	cmp	w0, #0x75
  4354fc:	b.ne	4355e8 <ferror@plt+0x309f8>  // b.any
  435500:	str	wzr, [sp, #24]
  435504:	str	wzr, [sp, #20]
  435508:	b	4355c4 <ferror@plt+0x309d4>
  43550c:	bl	43515c <ferror@plt+0x3056c>
  435510:	str	w0, [sp, #28]
  435514:	ldr	w0, [sp, #28]
  435518:	cmp	w0, #0x2f
  43551c:	b.le	435548 <ferror@plt+0x30958>
  435520:	ldr	w0, [sp, #28]
  435524:	cmp	w0, #0x39
  435528:	b.gt	435548 <ferror@plt+0x30958>
  43552c:	ldr	w0, [sp, #24]
  435530:	lsl	w1, w0, #4
  435534:	ldr	w0, [sp, #28]
  435538:	add	w0, w1, w0
  43553c:	sub	w0, w0, #0x30
  435540:	str	w0, [sp, #24]
  435544:	b	4355b8 <ferror@plt+0x309c8>
  435548:	ldr	w0, [sp, #28]
  43554c:	cmp	w0, #0x40
  435550:	b.le	43557c <ferror@plt+0x3098c>
  435554:	ldr	w0, [sp, #28]
  435558:	cmp	w0, #0x46
  43555c:	b.gt	43557c <ferror@plt+0x3098c>
  435560:	ldr	w0, [sp, #24]
  435564:	lsl	w1, w0, #4
  435568:	ldr	w0, [sp, #28]
  43556c:	add	w0, w1, w0
  435570:	sub	w0, w0, #0x37
  435574:	str	w0, [sp, #24]
  435578:	b	4355b8 <ferror@plt+0x309c8>
  43557c:	ldr	w0, [sp, #28]
  435580:	cmp	w0, #0x60
  435584:	b.le	4355b0 <ferror@plt+0x309c0>
  435588:	ldr	w0, [sp, #28]
  43558c:	cmp	w0, #0x66
  435590:	b.gt	4355b0 <ferror@plt+0x309c0>
  435594:	ldr	w0, [sp, #24]
  435598:	lsl	w1, w0, #4
  43559c:	ldr	w0, [sp, #28]
  4355a0:	add	w0, w1, w0
  4355a4:	sub	w0, w0, #0x57
  4355a8:	str	w0, [sp, #24]
  4355ac:	b	4355b8 <ferror@plt+0x309c8>
  4355b0:	mov	w0, #0x2                   	// #2
  4355b4:	b	43570c <ferror@plt+0x30b1c>
  4355b8:	ldr	w0, [sp, #20]
  4355bc:	add	w0, w0, #0x1
  4355c0:	str	w0, [sp, #20]
  4355c4:	ldr	w0, [sp, #20]
  4355c8:	cmp	w0, #0x3
  4355cc:	b.le	43550c <ferror@plt+0x3091c>
  4355d0:	ldr	w0, [sp, #24]
  4355d4:	mov	w1, w0
  4355d8:	adrp	x0, 462000 <program_name+0xfa8>
  4355dc:	add	x0, x0, #0xfd8
  4355e0:	bl	409e88 <ferror@plt+0x5298>
  4355e4:	b	435488 <ferror@plt+0x30898>
  4355e8:	ldr	w0, [sp, #28]
  4355ec:	cmp	w0, #0x74
  4355f0:	b.eq	4356c4 <ferror@plt+0x30ad4>  // b.none
  4355f4:	ldr	w0, [sp, #28]
  4355f8:	cmp	w0, #0x74
  4355fc:	b.gt	4356d0 <ferror@plt+0x30ae0>
  435600:	ldr	w0, [sp, #28]
  435604:	cmp	w0, #0x72
  435608:	b.eq	4356b8 <ferror@plt+0x30ac8>  // b.none
  43560c:	ldr	w0, [sp, #28]
  435610:	cmp	w0, #0x72
  435614:	b.gt	4356d0 <ferror@plt+0x30ae0>
  435618:	ldr	w0, [sp, #28]
  43561c:	cmp	w0, #0x6e
  435620:	b.eq	4356ac <ferror@plt+0x30abc>  // b.none
  435624:	ldr	w0, [sp, #28]
  435628:	cmp	w0, #0x6e
  43562c:	b.gt	4356d0 <ferror@plt+0x30ae0>
  435630:	ldr	w0, [sp, #28]
  435634:	cmp	w0, #0x66
  435638:	b.eq	4356a0 <ferror@plt+0x30ab0>  // b.none
  43563c:	ldr	w0, [sp, #28]
  435640:	cmp	w0, #0x66
  435644:	b.gt	4356d0 <ferror@plt+0x30ae0>
  435648:	ldr	w0, [sp, #28]
  43564c:	cmp	w0, #0x62
  435650:	b.eq	435694 <ferror@plt+0x30aa4>  // b.none
  435654:	ldr	w0, [sp, #28]
  435658:	cmp	w0, #0x62
  43565c:	b.gt	4356d0 <ferror@plt+0x30ae0>
  435660:	ldr	w0, [sp, #28]
  435664:	cmp	w0, #0x5c
  435668:	b.eq	4356d8 <ferror@plt+0x30ae8>  // b.none
  43566c:	ldr	w0, [sp, #28]
  435670:	cmp	w0, #0x5c
  435674:	b.gt	4356d0 <ferror@plt+0x30ae0>
  435678:	ldr	w0, [sp, #28]
  43567c:	cmp	w0, #0x22
  435680:	b.eq	4356d8 <ferror@plt+0x30ae8>  // b.none
  435684:	ldr	w0, [sp, #28]
  435688:	cmp	w0, #0x2f
  43568c:	b.ne	4356d0 <ferror@plt+0x30ae0>  // b.any
  435690:	b	4356d8 <ferror@plt+0x30ae8>
  435694:	mov	w0, #0x8                   	// #8
  435698:	str	w0, [sp, #28]
  43569c:	b	4356dc <ferror@plt+0x30aec>
  4356a0:	mov	w0, #0xc                   	// #12
  4356a4:	str	w0, [sp, #28]
  4356a8:	b	4356dc <ferror@plt+0x30aec>
  4356ac:	mov	w0, #0xa                   	// #10
  4356b0:	str	w0, [sp, #28]
  4356b4:	b	4356dc <ferror@plt+0x30aec>
  4356b8:	mov	w0, #0xd                   	// #13
  4356bc:	str	w0, [sp, #28]
  4356c0:	b	4356dc <ferror@plt+0x30aec>
  4356c4:	mov	w0, #0x9                   	// #9
  4356c8:	str	w0, [sp, #28]
  4356cc:	b	4356dc <ferror@plt+0x30aec>
  4356d0:	mov	w0, #0x2                   	// #2
  4356d4:	b	43570c <ferror@plt+0x30b1c>
  4356d8:	nop
  4356dc:	ldr	w1, [sp, #28]
  4356e0:	adrp	x0, 462000 <program_name+0xfa8>
  4356e4:	add	x0, x0, #0xfd8
  4356e8:	bl	409e38 <ferror@plt+0x5248>
  4356ec:	b	435488 <ferror@plt+0x30898>
  4356f0:	ldr	w1, [sp, #28]
  4356f4:	adrp	x0, 462000 <program_name+0xfa8>
  4356f8:	add	x0, x0, #0xfd8
  4356fc:	bl	409e38 <ferror@plt+0x5248>
  435700:	b	435488 <ferror@plt+0x30898>
  435704:	nop
  435708:	mov	w0, #0x0                   	// #0
  43570c:	ldp	x29, x30, [sp], #32
  435710:	ret
  435714:	sub	sp, sp, #0xa0
  435718:	stp	x29, x30, [sp, #16]
  43571c:	add	x29, sp, #0x10
  435720:	str	x0, [sp, #72]
  435724:	str	x1, [sp, #64]
  435728:	str	x2, [sp, #56]
  43572c:	str	x3, [sp, #48]
  435730:	str	x4, [sp, #40]
  435734:	ldr	x0, [sp, #40]
  435738:	ldr	x0, [x0]
  43573c:	ldr	x0, [x0]
  435740:	ldr	x0, [x0, #8]
  435744:	str	x0, [sp, #136]
  435748:	adrp	x0, 462000 <program_name+0xfa8>
  43574c:	add	x0, x0, #0xfc0
  435750:	ldr	x1, [sp, #72]
  435754:	str	x1, [x0]
  435758:	adrp	x0, 463000 <program_name+0x1fa8>
  43575c:	add	x0, x0, #0x590
  435760:	ldr	x1, [sp, #64]
  435764:	str	x1, [x0]
  435768:	ldr	x0, [sp, #56]
  43576c:	bl	404630 <xstrdup@plt>
  435770:	mov	x1, x0
  435774:	adrp	x0, 463000 <program_name+0x1fa8>
  435778:	add	x0, x0, #0x588
  43577c:	str	x1, [x0]
  435780:	adrp	x0, 463000 <program_name+0x1fa8>
  435784:	add	x0, x0, #0x598
  435788:	mov	w1, #0x1                   	// #1
  43578c:	str	w1, [x0]
  435790:	adrp	x0, 461000 <sentence_end_required_spaces>
  435794:	add	x0, x0, #0x30
  435798:	ldr	x1, [x0]
  43579c:	adrp	x0, 463000 <program_name+0x1fa8>
  4357a0:	add	x0, x0, #0x5b0
  4357a4:	str	x1, [x0]
  4357a8:	bl	4352d0 <ferror@plt+0x306e0>
  4357ac:	str	w0, [sp, #132]
  4357b0:	ldr	w0, [sp, #132]
  4357b4:	cmp	w0, #0x7b
  4357b8:	b.ne	435b8c <ferror@plt+0x30f9c>  // b.any
  4357bc:	bl	4352d0 <ferror@plt+0x306e0>
  4357c0:	str	w0, [sp, #132]
  4357c4:	ldr	w0, [sp, #132]
  4357c8:	cmp	w0, #0x7d
  4357cc:	b.eq	435b44 <ferror@plt+0x30f54>  // b.none
  4357d0:	ldr	w0, [sp, #132]
  4357d4:	bl	435300 <ferror@plt+0x30710>
  4357d8:	bl	43542c <ferror@plt+0x3083c>
  4357dc:	cmp	w0, #0x0
  4357e0:	b.ne	435b94 <ferror@plt+0x30fa4>  // b.any
  4357e4:	adrp	x0, 462000 <program_name+0xfa8>
  4357e8:	add	x0, x0, #0xfd8
  4357ec:	bl	40a088 <ferror@plt+0x5498>
  4357f0:	bl	409114 <ferror@plt+0x4524>
  4357f4:	str	x0, [sp, #120]
  4357f8:	bl	4352d0 <ferror@plt+0x306e0>
  4357fc:	str	w0, [sp, #132]
  435800:	ldr	w0, [sp, #132]
  435804:	cmp	w0, #0x3a
  435808:	b.ne	435b9c <ferror@plt+0x30fac>  // b.any
  43580c:	adrp	x0, 448000 <ferror@plt+0x43410>
  435810:	add	x1, x0, #0xb00
  435814:	ldr	x0, [sp, #120]
  435818:	bl	404840 <strcmp@plt>
  43581c:	cmp	w0, #0x0
  435820:	b.ne	435858 <ferror@plt+0x30c68>  // b.any
  435824:	bl	435320 <ferror@plt+0x30730>
  435828:	cmp	w0, #0x0
  43582c:	b.ne	435c3c <ferror@plt+0x3104c>  // b.any
  435830:	adrp	x0, 462000 <program_name+0xfa8>
  435834:	add	x0, x0, #0xfc8
  435838:	ldr	x2, [x0]
  43583c:	adrp	x0, 448000 <ferror@plt+0x43410>
  435840:	add	x1, x0, #0xb08
  435844:	mov	x0, x2
  435848:	bl	404840 <strcmp@plt>
  43584c:	cmp	w0, #0x0
  435850:	b.eq	435b1c <ferror@plt+0x30f2c>  // b.none
  435854:	b	435cdc <ferror@plt+0x310ec>
  435858:	adrp	x0, 448000 <ferror@plt+0x43410>
  43585c:	add	x1, x0, #0xb10
  435860:	ldr	x0, [sp, #120]
  435864:	bl	404840 <strcmp@plt>
  435868:	cmp	w0, #0x0
  43586c:	b.ne	435c44 <ferror@plt+0x31054>  // b.any
  435870:	bl	4352d0 <ferror@plt+0x306e0>
  435874:	str	w0, [sp, #132]
  435878:	ldr	w0, [sp, #132]
  43587c:	cmp	w0, #0x5b
  435880:	b.ne	435c4c <ferror@plt+0x3105c>  // b.any
  435884:	bl	4352d0 <ferror@plt+0x306e0>
  435888:	str	w0, [sp, #132]
  43588c:	ldr	w0, [sp, #132]
  435890:	cmp	w0, #0x5d
  435894:	b.eq	435b1c <ferror@plt+0x30f2c>  // b.none
  435898:	ldr	w0, [sp, #132]
  43589c:	bl	435300 <ferror@plt+0x30710>
  4358a0:	str	xzr, [sp, #152]
  4358a4:	str	xzr, [sp, #144]
  4358a8:	bl	4352d0 <ferror@plt+0x306e0>
  4358ac:	str	w0, [sp, #132]
  4358b0:	ldr	w0, [sp, #132]
  4358b4:	cmp	w0, #0x7b
  4358b8:	b.ne	435c54 <ferror@plt+0x31064>  // b.any
  4358bc:	bl	4352d0 <ferror@plt+0x306e0>
  4358c0:	str	w0, [sp, #132]
  4358c4:	ldr	w0, [sp, #132]
  4358c8:	cmp	w0, #0x7d
  4358cc:	b.eq	435a98 <ferror@plt+0x30ea8>  // b.none
  4358d0:	ldr	w0, [sp, #132]
  4358d4:	bl	435300 <ferror@plt+0x30710>
  4358d8:	bl	43542c <ferror@plt+0x3083c>
  4358dc:	cmp	w0, #0x0
  4358e0:	b.ne	435ba4 <ferror@plt+0x30fb4>  // b.any
  4358e4:	adrp	x0, 462000 <program_name+0xfa8>
  4358e8:	add	x0, x0, #0xfd8
  4358ec:	bl	40a088 <ferror@plt+0x5498>
  4358f0:	bl	409114 <ferror@plt+0x4524>
  4358f4:	str	x0, [sp, #112]
  4358f8:	bl	4352d0 <ferror@plt+0x306e0>
  4358fc:	str	w0, [sp, #132]
  435900:	ldr	w0, [sp, #132]
  435904:	cmp	w0, #0x3a
  435908:	b.ne	435bac <ferror@plt+0x30fbc>  // b.any
  43590c:	adrp	x0, 448000 <ferror@plt+0x43410>
  435910:	add	x1, x0, #0xb18
  435914:	ldr	x0, [sp, #112]
  435918:	bl	404840 <strcmp@plt>
  43591c:	cmp	w0, #0x0
  435920:	b.ne	435934 <ferror@plt+0x30d44>  // b.any
  435924:	bl	435320 <ferror@plt+0x30730>
  435928:	cmp	w0, #0x0
  43592c:	b.eq	435a68 <ferror@plt+0x30e78>  // b.none
  435930:	b	435c88 <ferror@plt+0x31098>
  435934:	adrp	x0, 448000 <ferror@plt+0x43410>
  435938:	add	x1, x0, #0xb20
  43593c:	ldr	x0, [sp, #112]
  435940:	bl	404840 <strcmp@plt>
  435944:	cmp	w0, #0x0
  435948:	b.ne	435990 <ferror@plt+0x30da0>  // b.any
  43594c:	bl	43542c <ferror@plt+0x3083c>
  435950:	str	w0, [sp, #104]
  435954:	ldr	w0, [sp, #104]
  435958:	cmp	w0, #0x1
  43595c:	b.eq	435c5c <ferror@plt+0x3106c>  // b.none
  435960:	ldr	w0, [sp, #104]
  435964:	cmp	w0, #0x2
  435968:	b.eq	435bb4 <ferror@plt+0x30fc4>  // b.none
  43596c:	ldr	x0, [sp, #152]
  435970:	cmp	x0, #0x0
  435974:	b.ne	435bb4 <ferror@plt+0x30fc4>  // b.any
  435978:	adrp	x0, 462000 <program_name+0xfa8>
  43597c:	add	x0, x0, #0xfd8
  435980:	bl	40a088 <ferror@plt+0x5498>
  435984:	bl	409114 <ferror@plt+0x4524>
  435988:	str	x0, [sp, #152]
  43598c:	b	435a68 <ferror@plt+0x30e78>
  435990:	adrp	x0, 448000 <ferror@plt+0x43410>
  435994:	add	x1, x0, #0xb28
  435998:	ldr	x0, [sp, #112]
  43599c:	bl	404840 <strcmp@plt>
  4359a0:	cmp	w0, #0x0
  4359a4:	b.ne	435a08 <ferror@plt+0x30e18>  // b.any
  4359a8:	bl	4352d0 <ferror@plt+0x306e0>
  4359ac:	str	w0, [sp, #132]
  4359b0:	ldr	w0, [sp, #132]
  4359b4:	cmp	w0, #0x5b
  4359b8:	b.ne	435c64 <ferror@plt+0x31074>  // b.any
  4359bc:	bl	4352d0 <ferror@plt+0x306e0>
  4359c0:	str	w0, [sp, #132]
  4359c4:	ldr	w0, [sp, #132]
  4359c8:	cmp	w0, #0x5d
  4359cc:	b.eq	435a68 <ferror@plt+0x30e78>  // b.none
  4359d0:	ldr	w0, [sp, #132]
  4359d4:	bl	435300 <ferror@plt+0x30710>
  4359d8:	bl	435320 <ferror@plt+0x30730>
  4359dc:	cmp	w0, #0x0
  4359e0:	b.ne	435c6c <ferror@plt+0x3107c>  // b.any
  4359e4:	bl	4352d0 <ferror@plt+0x306e0>
  4359e8:	str	w0, [sp, #132]
  4359ec:	ldr	w0, [sp, #132]
  4359f0:	cmp	w0, #0x5d
  4359f4:	b.eq	435a64 <ferror@plt+0x30e74>  // b.none
  4359f8:	ldr	w0, [sp, #132]
  4359fc:	cmp	w0, #0x2c
  435a00:	b.ne	435bbc <ferror@plt+0x30fcc>  // b.any
  435a04:	b	4359d8 <ferror@plt+0x30de8>
  435a08:	adrp	x0, 448000 <ferror@plt+0x43410>
  435a0c:	add	x1, x0, #0xb38
  435a10:	ldr	x0, [sp, #112]
  435a14:	bl	404840 <strcmp@plt>
  435a18:	cmp	w0, #0x0
  435a1c:	b.ne	435c74 <ferror@plt+0x31084>  // b.any
  435a20:	bl	43542c <ferror@plt+0x3083c>
  435a24:	str	w0, [sp, #108]
  435a28:	ldr	w0, [sp, #108]
  435a2c:	cmp	w0, #0x1
  435a30:	b.eq	435c7c <ferror@plt+0x3108c>  // b.none
  435a34:	ldr	w0, [sp, #108]
  435a38:	cmp	w0, #0x2
  435a3c:	b.eq	435bc4 <ferror@plt+0x30fd4>  // b.none
  435a40:	ldr	x0, [sp, #144]
  435a44:	cmp	x0, #0x0
  435a48:	b.ne	435bc4 <ferror@plt+0x30fd4>  // b.any
  435a4c:	adrp	x0, 462000 <program_name+0xfa8>
  435a50:	add	x0, x0, #0xfd8
  435a54:	bl	40a088 <ferror@plt+0x5498>
  435a58:	bl	409114 <ferror@plt+0x4524>
  435a5c:	str	x0, [sp, #144]
  435a60:	b	435a68 <ferror@plt+0x30e78>
  435a64:	nop
  435a68:	ldr	x0, [sp, #112]
  435a6c:	bl	4048f0 <free@plt>
  435a70:	bl	4352d0 <ferror@plt+0x306e0>
  435a74:	str	w0, [sp, #132]
  435a78:	ldr	w0, [sp, #132]
  435a7c:	cmp	w0, #0x7d
  435a80:	b.eq	435a94 <ferror@plt+0x30ea4>  // b.none
  435a84:	ldr	w0, [sp, #132]
  435a88:	cmp	w0, #0x2c
  435a8c:	b.ne	435bcc <ferror@plt+0x30fdc>  // b.any
  435a90:	b	4358d8 <ferror@plt+0x30ce8>
  435a94:	nop
  435a98:	ldr	x0, [sp, #152]
  435a9c:	cmp	x0, #0x0
  435aa0:	b.eq	435c84 <ferror@plt+0x31094>  // b.none
  435aa4:	ldr	x0, [sp, #144]
  435aa8:	cmp	x0, #0x0
  435aac:	b.eq	435c84 <ferror@plt+0x31094>  // b.none
  435ab0:	ldr	x0, [sp, #152]
  435ab4:	str	x0, [sp, #88]
  435ab8:	mov	x0, #0xffffffffffffffff    	// #-1
  435abc:	str	x0, [sp, #96]
  435ac0:	add	x1, sp, #0x58
  435ac4:	adrp	x0, 461000 <sentence_end_required_spaces>
  435ac8:	add	x0, x0, #0xb10
  435acc:	strb	wzr, [sp]
  435ad0:	mov	x7, #0x0                   	// #0
  435ad4:	mov	x6, #0x0                   	// #0
  435ad8:	mov	x5, x1
  435adc:	ldr	w4, [x0]
  435ae0:	mov	w3, #0x1                   	// #1
  435ae4:	ldr	x2, [sp, #144]
  435ae8:	mov	x1, #0x0                   	// #0
  435aec:	ldr	x0, [sp, #136]
  435af0:	bl	40ce94 <ferror@plt+0x82a4>
  435af4:	bl	4352d0 <ferror@plt+0x306e0>
  435af8:	str	w0, [sp, #132]
  435afc:	ldr	w0, [sp, #132]
  435b00:	cmp	w0, #0x5d
  435b04:	b.eq	435b18 <ferror@plt+0x30f28>  // b.none
  435b08:	ldr	w0, [sp, #132]
  435b0c:	cmp	w0, #0x2c
  435b10:	b.ne	435bd4 <ferror@plt+0x30fe4>  // b.any
  435b14:	b	4358a0 <ferror@plt+0x30cb0>
  435b18:	nop
  435b1c:	bl	4352d0 <ferror@plt+0x306e0>
  435b20:	str	w0, [sp, #132]
  435b24:	ldr	w0, [sp, #132]
  435b28:	cmp	w0, #0x7d
  435b2c:	b.eq	435b40 <ferror@plt+0x30f50>  // b.none
  435b30:	ldr	w0, [sp, #132]
  435b34:	cmp	w0, #0x2c
  435b38:	b.ne	435bdc <ferror@plt+0x30fec>  // b.any
  435b3c:	b	4357d8 <ferror@plt+0x30be8>
  435b40:	nop
  435b44:	bl	4352d0 <ferror@plt+0x306e0>
  435b48:	str	w0, [sp, #132]
  435b4c:	ldr	w0, [sp, #132]
  435b50:	cmn	w0, #0x1
  435b54:	b.ne	435be4 <ferror@plt+0x30ff4>  // b.any
  435b58:	adrp	x0, 462000 <program_name+0xfa8>
  435b5c:	add	x0, x0, #0xfc0
  435b60:	str	xzr, [x0]
  435b64:	adrp	x0, 463000 <program_name+0x1fa8>
  435b68:	add	x0, x0, #0x590
  435b6c:	str	xzr, [x0]
  435b70:	adrp	x0, 463000 <program_name+0x1fa8>
  435b74:	add	x0, x0, #0x588
  435b78:	str	xzr, [x0]
  435b7c:	adrp	x0, 463000 <program_name+0x1fa8>
  435b80:	add	x0, x0, #0x598
  435b84:	str	wzr, [x0]
  435b88:	b	435d30 <ferror@plt+0x31140>
  435b8c:	nop
  435b90:	b	435be8 <ferror@plt+0x30ff8>
  435b94:	nop
  435b98:	b	435be8 <ferror@plt+0x30ff8>
  435b9c:	nop
  435ba0:	b	435be8 <ferror@plt+0x30ff8>
  435ba4:	nop
  435ba8:	b	435be8 <ferror@plt+0x30ff8>
  435bac:	nop
  435bb0:	b	435be8 <ferror@plt+0x30ff8>
  435bb4:	nop
  435bb8:	b	435be8 <ferror@plt+0x30ff8>
  435bbc:	nop
  435bc0:	b	435be8 <ferror@plt+0x30ff8>
  435bc4:	nop
  435bc8:	b	435be8 <ferror@plt+0x30ff8>
  435bcc:	nop
  435bd0:	b	435be8 <ferror@plt+0x30ff8>
  435bd4:	nop
  435bd8:	b	435be8 <ferror@plt+0x30ff8>
  435bdc:	nop
  435be0:	b	435be8 <ferror@plt+0x30ff8>
  435be4:	nop
  435be8:	adrp	x0, 460000 <default_parse_debrief>
  435bec:	add	x0, x0, #0xfc8
  435bf0:	strb	wzr, [x0]
  435bf4:	adrp	x0, 448000 <ferror@plt+0x43410>
  435bf8:	add	x0, x0, #0xb40
  435bfc:	bl	404b80 <gettext@plt>
  435c00:	mov	x1, x0
  435c04:	adrp	x0, 463000 <program_name+0x1fa8>
  435c08:	add	x0, x0, #0x598
  435c0c:	ldr	w0, [x0]
  435c10:	mov	w4, w0
  435c14:	ldr	x3, [sp, #56]
  435c18:	mov	x2, x1
  435c1c:	mov	w1, #0x0                   	// #0
  435c20:	mov	w0, #0x1                   	// #1
  435c24:	bl	4042f0 <error@plt>
  435c28:	adrp	x0, 460000 <default_parse_debrief>
  435c2c:	add	x0, x0, #0xfc8
  435c30:	mov	w1, #0x1                   	// #1
  435c34:	strb	w1, [x0]
  435c38:	b	435d30 <ferror@plt+0x31140>
  435c3c:	nop
  435c40:	b	435c88 <ferror@plt+0x31098>
  435c44:	nop
  435c48:	b	435c88 <ferror@plt+0x31098>
  435c4c:	nop
  435c50:	b	435c88 <ferror@plt+0x31098>
  435c54:	nop
  435c58:	b	435c88 <ferror@plt+0x31098>
  435c5c:	nop
  435c60:	b	435c88 <ferror@plt+0x31098>
  435c64:	nop
  435c68:	b	435c88 <ferror@plt+0x31098>
  435c6c:	nop
  435c70:	b	435c88 <ferror@plt+0x31098>
  435c74:	nop
  435c78:	b	435c88 <ferror@plt+0x31098>
  435c7c:	nop
  435c80:	b	435c88 <ferror@plt+0x31098>
  435c84:	nop
  435c88:	adrp	x0, 460000 <default_parse_debrief>
  435c8c:	add	x0, x0, #0xfc8
  435c90:	strb	wzr, [x0]
  435c94:	adrp	x0, 448000 <ferror@plt+0x43410>
  435c98:	add	x0, x0, #0xb60
  435c9c:	bl	404b80 <gettext@plt>
  435ca0:	mov	x1, x0
  435ca4:	adrp	x0, 463000 <program_name+0x1fa8>
  435ca8:	add	x0, x0, #0x598
  435cac:	ldr	w0, [x0]
  435cb0:	mov	w4, w0
  435cb4:	ldr	x3, [sp, #56]
  435cb8:	mov	x2, x1
  435cbc:	mov	w1, #0x0                   	// #0
  435cc0:	mov	w0, #0x1                   	// #1
  435cc4:	bl	4042f0 <error@plt>
  435cc8:	adrp	x0, 460000 <default_parse_debrief>
  435ccc:	add	x0, x0, #0xfc8
  435cd0:	mov	w1, #0x1                   	// #1
  435cd4:	strb	w1, [x0]
  435cd8:	b	435d30 <ferror@plt+0x31140>
  435cdc:	adrp	x0, 460000 <default_parse_debrief>
  435ce0:	add	x0, x0, #0xfc8
  435ce4:	strb	wzr, [x0]
  435ce8:	adrp	x0, 448000 <ferror@plt+0x43410>
  435cec:	add	x0, x0, #0xb80
  435cf0:	bl	404b80 <gettext@plt>
  435cf4:	mov	x1, x0
  435cf8:	adrp	x0, 463000 <program_name+0x1fa8>
  435cfc:	add	x0, x0, #0x598
  435d00:	ldr	w0, [x0]
  435d04:	mov	w4, w0
  435d08:	ldr	x3, [sp, #56]
  435d0c:	mov	x2, x1
  435d10:	mov	w1, #0x0                   	// #0
  435d14:	mov	w0, #0x1                   	// #1
  435d18:	bl	4042f0 <error@plt>
  435d1c:	adrp	x0, 460000 <default_parse_debrief>
  435d20:	add	x0, x0, #0xfc8
  435d24:	mov	w1, #0x1                   	// #1
  435d28:	strb	w1, [x0]
  435d2c:	nop
  435d30:	ldp	x29, x30, [sp, #16]
  435d34:	add	sp, sp, #0xa0
  435d38:	ret
  435d3c:	sub	sp, sp, #0x10
  435d40:	str	x0, [sp, #8]
  435d44:	ldr	x0, [sp, #8]
  435d48:	cmp	x0, #0x0
  435d4c:	b.eq	435d64 <ferror@plt+0x31174>  // b.none
  435d50:	ldr	x0, [sp, #8]
  435d54:	ldr	w0, [x0]
  435d58:	add	w1, w0, #0x1
  435d5c:	ldr	x0, [sp, #8]
  435d60:	str	w1, [x0]
  435d64:	ldr	x0, [sp, #8]
  435d68:	add	sp, sp, #0x10
  435d6c:	ret
  435d70:	stp	x29, x30, [sp, #-32]!
  435d74:	mov	x29, sp
  435d78:	str	x0, [sp, #24]
  435d7c:	ldr	x0, [sp, #24]
  435d80:	cmp	x0, #0x0
  435d84:	b.eq	435dc4 <ferror@plt+0x311d4>  // b.none
  435d88:	ldr	x0, [sp, #24]
  435d8c:	ldr	w0, [x0]
  435d90:	cmp	w0, #0x1
  435d94:	b.ls	435db0 <ferror@plt+0x311c0>  // b.plast
  435d98:	ldr	x0, [sp, #24]
  435d9c:	ldr	w0, [x0]
  435da0:	sub	w1, w0, #0x1
  435da4:	ldr	x0, [sp, #24]
  435da8:	str	w1, [x0]
  435dac:	b	435dc4 <ferror@plt+0x311d4>
  435db0:	ldr	x0, [sp, #24]
  435db4:	add	x0, x0, #0x8
  435db8:	bl	404340 <string_list_destroy@plt>
  435dbc:	ldr	x0, [sp, #24]
  435dc0:	bl	4048f0 <free@plt>
  435dc4:	nop
  435dc8:	ldp	x29, x30, [sp], #32
  435dcc:	ret
  435dd0:	adrp	x0, 463000 <program_name+0x1fa8>
  435dd4:	add	x0, x0, #0x38
  435dd8:	mov	w1, #0x1                   	// #1
  435ddc:	strb	w1, [x0]
  435de0:	nop
  435de4:	ret
  435de8:	stp	x29, x30, [sp, #-96]!
  435dec:	mov	x29, sp
  435df0:	str	x0, [sp, #24]
  435df4:	ldr	x0, [sp, #24]
  435df8:	cmp	x0, #0x0
  435dfc:	b.ne	435e10 <ferror@plt+0x31220>  // b.any
  435e00:	adrp	x0, 460000 <default_parse_debrief>
  435e04:	add	x0, x0, #0xdf4
  435e08:	strb	wzr, [x0]
  435e0c:	b	435ea4 <ferror@plt+0x312b4>
  435e10:	adrp	x0, 463000 <program_name+0x1fa8>
  435e14:	add	x0, x0, #0x40
  435e18:	ldr	x0, [x0, #24]
  435e1c:	cmp	x0, #0x0
  435e20:	b.ne	435e34 <ferror@plt+0x31244>  // b.any
  435e24:	mov	x1, #0x64                  	// #100
  435e28:	adrp	x0, 463000 <program_name+0x1fa8>
  435e2c:	add	x0, x0, #0x40
  435e30:	bl	404370 <hash_init@plt>
  435e34:	add	x1, sp, #0x20
  435e38:	add	x0, sp, #0x50
  435e3c:	mov	x2, x1
  435e40:	mov	x1, x0
  435e44:	ldr	x0, [sp, #24]
  435e48:	bl	40a8b8 <ferror@plt+0x5cc8>
  435e4c:	mov	w1, #0x3a                  	// #58
  435e50:	ldr	x0, [sp, #24]
  435e54:	bl	404960 <strchr@plt>
  435e58:	str	x0, [sp, #88]
  435e5c:	ldr	x0, [sp, #88]
  435e60:	cmp	x0, #0x0
  435e64:	b.eq	435e78 <ferror@plt+0x31288>  // b.none
  435e68:	ldr	x0, [sp, #80]
  435e6c:	ldr	x1, [sp, #88]
  435e70:	cmp	x1, x0
  435e74:	b.cc	435ea4 <ferror@plt+0x312b4>  // b.lo, b.ul, b.last
  435e78:	ldr	x1, [sp, #80]
  435e7c:	ldr	x0, [sp, #24]
  435e80:	sub	x0, x1, x0
  435e84:	mov	x1, x0
  435e88:	add	x0, sp, #0x20
  435e8c:	mov	x3, x0
  435e90:	mov	x2, x1
  435e94:	ldr	x1, [sp, #24]
  435e98:	adrp	x0, 463000 <program_name+0x1fa8>
  435e9c:	add	x0, x0, #0x40
  435ea0:	bl	40ae20 <ferror@plt+0x6230>
  435ea4:	nop
  435ea8:	ldp	x29, x30, [sp], #96
  435eac:	ret
  435eb0:	stp	x29, x30, [sp, #-16]!
  435eb4:	mov	x29, sp
  435eb8:	adrp	x0, 460000 <default_parse_debrief>
  435ebc:	add	x0, x0, #0xdf4
  435ec0:	ldrb	w0, [x0]
  435ec4:	cmp	w0, #0x0
  435ec8:	b.eq	435f2c <ferror@plt+0x3133c>  // b.none
  435ecc:	adrp	x0, 448000 <ferror@plt+0x43410>
  435ed0:	add	x0, x0, #0xbc0
  435ed4:	bl	435de8 <ferror@plt+0x311f8>
  435ed8:	adrp	x0, 448000 <ferror@plt+0x43410>
  435edc:	add	x0, x0, #0xbc8
  435ee0:	bl	435de8 <ferror@plt+0x311f8>
  435ee4:	adrp	x0, 448000 <ferror@plt+0x43410>
  435ee8:	add	x0, x0, #0xbd8
  435eec:	bl	435de8 <ferror@plt+0x311f8>
  435ef0:	adrp	x0, 448000 <ferror@plt+0x43410>
  435ef4:	add	x0, x0, #0xbf0
  435ef8:	bl	435de8 <ferror@plt+0x311f8>
  435efc:	adrp	x0, 448000 <ferror@plt+0x43410>
  435f00:	add	x0, x0, #0xc08
  435f04:	bl	435de8 <ferror@plt+0x311f8>
  435f08:	adrp	x0, 448000 <ferror@plt+0x43410>
  435f0c:	add	x0, x0, #0xc20
  435f10:	bl	435de8 <ferror@plt+0x311f8>
  435f14:	adrp	x0, 448000 <ferror@plt+0x43410>
  435f18:	add	x0, x0, #0xc38
  435f1c:	bl	435de8 <ferror@plt+0x311f8>
  435f20:	adrp	x0, 460000 <default_parse_debrief>
  435f24:	add	x0, x0, #0xdf4
  435f28:	strb	wzr, [x0]
  435f2c:	nop
  435f30:	ldp	x29, x30, [sp], #16
  435f34:	ret
  435f38:	stp	x29, x30, [sp, #-16]!
  435f3c:	mov	x29, sp
  435f40:	adrp	x0, 448000 <ferror@plt+0x43410>
  435f44:	add	x0, x0, #0xc50
  435f48:	bl	406ea4 <ferror@plt+0x22b4>
  435f4c:	adrp	x0, 448000 <ferror@plt+0x43410>
  435f50:	add	x0, x0, #0xc68
  435f54:	bl	406ea4 <ferror@plt+0x22b4>
  435f58:	adrp	x0, 448000 <ferror@plt+0x43410>
  435f5c:	add	x0, x0, #0xc90
  435f60:	bl	406ea4 <ferror@plt+0x22b4>
  435f64:	adrp	x0, 448000 <ferror@plt+0x43410>
  435f68:	add	x0, x0, #0xcb8
  435f6c:	bl	406ea4 <ferror@plt+0x22b4>
  435f70:	adrp	x0, 448000 <ferror@plt+0x43410>
  435f74:	add	x0, x0, #0xce0
  435f78:	bl	406ea4 <ferror@plt+0x22b4>
  435f7c:	adrp	x0, 448000 <ferror@plt+0x43410>
  435f80:	add	x0, x0, #0xd08
  435f84:	bl	406ea4 <ferror@plt+0x22b4>
  435f88:	adrp	x0, 448000 <ferror@plt+0x43410>
  435f8c:	add	x0, x0, #0xd30
  435f90:	bl	406ea4 <ferror@plt+0x22b4>
  435f94:	adrp	x0, 448000 <ferror@plt+0x43410>
  435f98:	add	x0, x0, #0xd58
  435f9c:	bl	406ea4 <ferror@plt+0x22b4>
  435fa0:	adrp	x0, 448000 <ferror@plt+0x43410>
  435fa4:	add	x0, x0, #0xd80
  435fa8:	bl	406ea4 <ferror@plt+0x22b4>
  435fac:	adrp	x0, 448000 <ferror@plt+0x43410>
  435fb0:	add	x0, x0, #0xda8
  435fb4:	bl	406ea4 <ferror@plt+0x22b4>
  435fb8:	adrp	x0, 448000 <ferror@plt+0x43410>
  435fbc:	add	x0, x0, #0xdd0
  435fc0:	bl	406ea4 <ferror@plt+0x22b4>
  435fc4:	nop
  435fc8:	ldp	x29, x30, [sp], #16
  435fcc:	ret
  435fd0:	stp	x29, x30, [sp, #-48]!
  435fd4:	mov	x29, sp
  435fd8:	str	x19, [sp, #16]
  435fdc:	adrp	x0, 463000 <program_name+0x1fa8>
  435fe0:	add	x0, x0, #0xc4
  435fe4:	ldr	w0, [x0]
  435fe8:	cmp	w0, #0x0
  435fec:	b.eq	436030 <ferror@plt+0x31440>  // b.none
  435ff0:	adrp	x0, 463000 <program_name+0x1fa8>
  435ff4:	add	x0, x0, #0xc4
  435ff8:	ldr	w0, [x0]
  435ffc:	sub	w1, w0, #0x1
  436000:	adrp	x0, 463000 <program_name+0x1fa8>
  436004:	add	x0, x0, #0xc4
  436008:	str	w1, [x0]
  43600c:	adrp	x0, 463000 <program_name+0x1fa8>
  436010:	add	x0, x0, #0xc4
  436014:	ldr	w2, [x0]
  436018:	adrp	x0, 463000 <program_name+0x1fa8>
  43601c:	add	x1, x0, #0xc0
  436020:	sxtw	x0, w2
  436024:	ldrb	w0, [x1, x0]
  436028:	str	w0, [sp, #44]
  43602c:	b	436140 <ferror@plt+0x31550>
  436030:	adrp	x0, 463000 <program_name+0x1fa8>
  436034:	add	x0, x0, #0xb8
  436038:	ldr	x0, [x0]
  43603c:	bl	4046e0 <getc@plt>
  436040:	str	w0, [sp, #44]
  436044:	adrp	x0, 460000 <default_parse_debrief>
  436048:	add	x0, x0, #0xdf8
  43604c:	ldr	w0, [x0]
  436050:	cmp	w0, #0x0
  436054:	b.eq	4360dc <ferror@plt+0x314ec>  // b.none
  436058:	adrp	x0, 460000 <default_parse_debrief>
  43605c:	add	x0, x0, #0xdf8
  436060:	str	wzr, [x0]
  436064:	ldr	w0, [sp, #44]
  436068:	cmp	w0, #0x23
  43606c:	b.ne	4360dc <ferror@plt+0x314ec>  // b.any
  436070:	b	436088 <ferror@plt+0x31498>
  436074:	adrp	x0, 463000 <program_name+0x1fa8>
  436078:	add	x0, x0, #0xb8
  43607c:	ldr	x0, [x0]
  436080:	bl	4046e0 <getc@plt>
  436084:	str	w0, [sp, #44]
  436088:	ldr	w0, [sp, #44]
  43608c:	cmp	w0, #0xa
  436090:	b.eq	4360a0 <ferror@plt+0x314b0>  // b.none
  436094:	ldr	w0, [sp, #44]
  436098:	cmn	w0, #0x1
  43609c:	b.ne	436074 <ferror@plt+0x31484>  // b.any
  4360a0:	ldr	w0, [sp, #44]
  4360a4:	cmp	w0, #0xa
  4360a8:	b.ne	4360dc <ferror@plt+0x314ec>  // b.any
  4360ac:	adrp	x0, 463000 <program_name+0x1fa8>
  4360b0:	add	x0, x0, #0x598
  4360b4:	ldr	w0, [x0]
  4360b8:	add	w1, w0, #0x1
  4360bc:	adrp	x0, 463000 <program_name+0x1fa8>
  4360c0:	add	x0, x0, #0x598
  4360c4:	str	w1, [x0]
  4360c8:	adrp	x0, 463000 <program_name+0x1fa8>
  4360cc:	add	x0, x0, #0xb8
  4360d0:	ldr	x0, [x0]
  4360d4:	bl	4046e0 <getc@plt>
  4360d8:	str	w0, [sp, #44]
  4360dc:	ldr	w0, [sp, #44]
  4360e0:	cmn	w0, #0x1
  4360e4:	b.ne	436140 <ferror@plt+0x31550>  // b.any
  4360e8:	adrp	x0, 463000 <program_name+0x1fa8>
  4360ec:	add	x0, x0, #0xb8
  4360f0:	ldr	x0, [x0]
  4360f4:	bl	404bf0 <ferror@plt>
  4360f8:	cmp	w0, #0x0
  4360fc:	b.eq	436138 <ferror@plt+0x31548>  // b.none
  436100:	bl	404b10 <__errno_location@plt>
  436104:	ldr	w19, [x0]
  436108:	adrp	x0, 448000 <ferror@plt+0x43410>
  43610c:	add	x0, x0, #0xdf0
  436110:	bl	404b80 <gettext@plt>
  436114:	mov	x1, x0
  436118:	adrp	x0, 463000 <program_name+0x1fa8>
  43611c:	add	x0, x0, #0x590
  436120:	ldr	x0, [x0]
  436124:	mov	x3, x0
  436128:	mov	x2, x1
  43612c:	mov	w1, w19
  436130:	mov	w0, #0x1                   	// #1
  436134:	bl	4042f0 <error@plt>
  436138:	mov	w0, #0xffffffff            	// #-1
  43613c:	b	43616c <ferror@plt+0x3157c>
  436140:	ldr	w0, [sp, #44]
  436144:	cmp	w0, #0xa
  436148:	b.ne	436168 <ferror@plt+0x31578>  // b.any
  43614c:	adrp	x0, 463000 <program_name+0x1fa8>
  436150:	add	x0, x0, #0x598
  436154:	ldr	w0, [x0]
  436158:	add	w1, w0, #0x1
  43615c:	adrp	x0, 463000 <program_name+0x1fa8>
  436160:	add	x0, x0, #0x598
  436164:	str	w1, [x0]
  436168:	ldr	w0, [sp, #44]
  43616c:	ldr	x19, [sp, #16]
  436170:	ldp	x29, x30, [sp], #48
  436174:	ret
  436178:	stp	x29, x30, [sp, #-32]!
  43617c:	mov	x29, sp
  436180:	str	w0, [sp, #28]
  436184:	ldr	w0, [sp, #28]
  436188:	cmn	w0, #0x1
  43618c:	b.eq	436204 <ferror@plt+0x31614>  // b.none
  436190:	ldr	w0, [sp, #28]
  436194:	cmp	w0, #0xa
  436198:	b.ne	4361b8 <ferror@plt+0x315c8>  // b.any
  43619c:	adrp	x0, 463000 <program_name+0x1fa8>
  4361a0:	add	x0, x0, #0x598
  4361a4:	ldr	w0, [x0]
  4361a8:	sub	w1, w0, #0x1
  4361ac:	adrp	x0, 463000 <program_name+0x1fa8>
  4361b0:	add	x0, x0, #0x598
  4361b4:	str	w1, [x0]
  4361b8:	adrp	x0, 463000 <program_name+0x1fa8>
  4361bc:	add	x0, x0, #0xc4
  4361c0:	ldr	w0, [x0]
  4361c4:	cmp	w0, #0x2
  4361c8:	b.ne	4361d0 <ferror@plt+0x315e0>  // b.any
  4361cc:	bl	4047b0 <abort@plt>
  4361d0:	adrp	x0, 463000 <program_name+0x1fa8>
  4361d4:	add	x0, x0, #0xc4
  4361d8:	ldr	w0, [x0]
  4361dc:	add	w2, w0, #0x1
  4361e0:	adrp	x1, 463000 <program_name+0x1fa8>
  4361e4:	add	x1, x1, #0xc4
  4361e8:	str	w2, [x1]
  4361ec:	ldr	w1, [sp, #28]
  4361f0:	and	w2, w1, #0xff
  4361f4:	adrp	x1, 463000 <program_name+0x1fa8>
  4361f8:	add	x1, x1, #0xc0
  4361fc:	sxtw	x0, w0
  436200:	strb	w2, [x1, x0]
  436204:	nop
  436208:	ldp	x29, x30, [sp], #32
  43620c:	ret
  436210:	adrp	x0, 463000 <program_name+0x1fa8>
  436214:	add	x0, x0, #0xe0
  436218:	str	xzr, [x0]
  43621c:	nop
  436220:	ret
  436224:	stp	x29, x30, [sp, #-32]!
  436228:	mov	x29, sp
  43622c:	str	w0, [sp, #28]
  436230:	adrp	x0, 463000 <program_name+0x1fa8>
  436234:	add	x0, x0, #0xe0
  436238:	ldr	x1, [x0]
  43623c:	adrp	x0, 463000 <program_name+0x1fa8>
  436240:	add	x0, x0, #0xd8
  436244:	ldr	x0, [x0]
  436248:	cmp	x1, x0
  43624c:	b.cc	4362a4 <ferror@plt+0x316b4>  // b.lo, b.ul, b.last
  436250:	adrp	x0, 463000 <program_name+0x1fa8>
  436254:	add	x0, x0, #0xd8
  436258:	ldr	x0, [x0]
  43625c:	add	x0, x0, #0x5
  436260:	lsl	x1, x0, #1
  436264:	adrp	x0, 463000 <program_name+0x1fa8>
  436268:	add	x0, x0, #0xd8
  43626c:	str	x1, [x0]
  436270:	adrp	x0, 463000 <program_name+0x1fa8>
  436274:	add	x0, x0, #0xd0
  436278:	ldr	x2, [x0]
  43627c:	adrp	x0, 463000 <program_name+0x1fa8>
  436280:	add	x0, x0, #0xd8
  436284:	ldr	x0, [x0]
  436288:	mov	x1, x0
  43628c:	mov	x0, x2
  436290:	bl	404560 <xrealloc@plt>
  436294:	mov	x1, x0
  436298:	adrp	x0, 463000 <program_name+0x1fa8>
  43629c:	add	x0, x0, #0xd0
  4362a0:	str	x1, [x0]
  4362a4:	adrp	x0, 463000 <program_name+0x1fa8>
  4362a8:	add	x0, x0, #0xd0
  4362ac:	ldr	x1, [x0]
  4362b0:	adrp	x0, 463000 <program_name+0x1fa8>
  4362b4:	add	x0, x0, #0xe0
  4362b8:	ldr	x0, [x0]
  4362bc:	add	x3, x0, #0x1
  4362c0:	adrp	x2, 463000 <program_name+0x1fa8>
  4362c4:	add	x2, x2, #0xe0
  4362c8:	str	x3, [x2]
  4362cc:	add	x0, x1, x0
  4362d0:	ldr	w1, [sp, #28]
  4362d4:	and	w1, w1, #0xff
  4362d8:	strb	w1, [x0]
  4362dc:	nop
  4362e0:	ldp	x29, x30, [sp], #32
  4362e4:	ret
  4362e8:	stp	x29, x30, [sp, #-32]!
  4362ec:	mov	x29, sp
  4362f0:	str	x0, [sp, #24]
  4362f4:	adrp	x0, 463000 <program_name+0x1fa8>
  4362f8:	add	x0, x0, #0xe0
  4362fc:	ldr	x1, [x0]
  436300:	ldr	x0, [sp, #24]
  436304:	sub	x1, x1, x0
  436308:	adrp	x0, 463000 <program_name+0x1fa8>
  43630c:	add	x0, x0, #0xe0
  436310:	str	x1, [x0]
  436314:	b	436334 <ferror@plt+0x31744>
  436318:	adrp	x0, 463000 <program_name+0x1fa8>
  43631c:	add	x0, x0, #0xe0
  436320:	ldr	x0, [x0]
  436324:	sub	x1, x0, #0x1
  436328:	adrp	x0, 463000 <program_name+0x1fa8>
  43632c:	add	x0, x0, #0xe0
  436330:	str	x1, [x0]
  436334:	adrp	x0, 463000 <program_name+0x1fa8>
  436338:	add	x0, x0, #0xe0
  43633c:	ldr	x0, [x0]
  436340:	cmp	x0, #0x0
  436344:	b.eq	4363a0 <ferror@plt+0x317b0>  // b.none
  436348:	adrp	x0, 463000 <program_name+0x1fa8>
  43634c:	add	x0, x0, #0xd0
  436350:	ldr	x1, [x0]
  436354:	adrp	x0, 463000 <program_name+0x1fa8>
  436358:	add	x0, x0, #0xe0
  43635c:	ldr	x0, [x0]
  436360:	sub	x0, x0, #0x1
  436364:	add	x0, x1, x0
  436368:	ldrb	w0, [x0]
  43636c:	cmp	w0, #0x20
  436370:	b.eq	436318 <ferror@plt+0x31728>  // b.none
  436374:	adrp	x0, 463000 <program_name+0x1fa8>
  436378:	add	x0, x0, #0xd0
  43637c:	ldr	x1, [x0]
  436380:	adrp	x0, 463000 <program_name+0x1fa8>
  436384:	add	x0, x0, #0xe0
  436388:	ldr	x0, [x0]
  43638c:	sub	x0, x0, #0x1
  436390:	add	x0, x1, x0
  436394:	ldrb	w0, [x0]
  436398:	cmp	w0, #0x9
  43639c:	b.eq	436318 <ferror@plt+0x31728>  // b.none
  4363a0:	ldr	x0, [sp, #24]
  4363a4:	cmp	x0, #0x0
  4363a8:	b.ne	436420 <ferror@plt+0x31830>  // b.any
  4363ac:	adrp	x0, 463000 <program_name+0x1fa8>
  4363b0:	add	x0, x0, #0xe0
  4363b4:	ldr	x1, [x0]
  4363b8:	adrp	x0, 463000 <program_name+0x1fa8>
  4363bc:	add	x0, x0, #0xd8
  4363c0:	ldr	x0, [x0]
  4363c4:	cmp	x1, x0
  4363c8:	b.cc	436420 <ferror@plt+0x31830>  // b.lo, b.ul, b.last
  4363cc:	adrp	x0, 463000 <program_name+0x1fa8>
  4363d0:	add	x0, x0, #0xd8
  4363d4:	ldr	x0, [x0]
  4363d8:	add	x0, x0, #0x5
  4363dc:	lsl	x1, x0, #1
  4363e0:	adrp	x0, 463000 <program_name+0x1fa8>
  4363e4:	add	x0, x0, #0xd8
  4363e8:	str	x1, [x0]
  4363ec:	adrp	x0, 463000 <program_name+0x1fa8>
  4363f0:	add	x0, x0, #0xd0
  4363f4:	ldr	x2, [x0]
  4363f8:	adrp	x0, 463000 <program_name+0x1fa8>
  4363fc:	add	x0, x0, #0xd8
  436400:	ldr	x0, [x0]
  436404:	mov	x1, x0
  436408:	mov	x0, x2
  43640c:	bl	404560 <xrealloc@plt>
  436410:	mov	x1, x0
  436414:	adrp	x0, 463000 <program_name+0x1fa8>
  436418:	add	x0, x0, #0xd0
  43641c:	str	x1, [x0]
  436420:	adrp	x0, 463000 <program_name+0x1fa8>
  436424:	add	x0, x0, #0xd0
  436428:	ldr	x1, [x0]
  43642c:	adrp	x0, 463000 <program_name+0x1fa8>
  436430:	add	x0, x0, #0xe0
  436434:	ldr	x0, [x0]
  436438:	add	x0, x1, x0
  43643c:	strb	wzr, [x0]
  436440:	adrp	x0, 463000 <program_name+0x1fa8>
  436444:	add	x0, x0, #0xd0
  436448:	ldr	x0, [x0]
  43644c:	bl	4077e8 <ferror@plt+0x2bf8>
  436450:	nop
  436454:	ldp	x29, x30, [sp], #32
  436458:	ret
  43645c:	stp	x29, x30, [sp, #-32]!
  436460:	mov	x29, sp
  436464:	bl	435fd0 <ferror@plt+0x313e0>
  436468:	str	w0, [sp, #28]
  43646c:	ldr	w0, [sp, #28]
  436470:	cmp	w0, #0xa
  436474:	b.eq	436484 <ferror@plt+0x31894>  // b.none
  436478:	ldr	w0, [sp, #28]
  43647c:	cmn	w0, #0x1
  436480:	b.ne	436490 <ferror@plt+0x318a0>  // b.any
  436484:	mov	x0, #0x0                   	// #0
  436488:	bl	4362e8 <ferror@plt+0x316f8>
  43648c:	b	4364c8 <ferror@plt+0x318d8>
  436490:	adrp	x0, 463000 <program_name+0x1fa8>
  436494:	add	x0, x0, #0xe0
  436498:	ldr	x0, [x0]
  43649c:	cmp	x0, #0x0
  4364a0:	b.ne	4364bc <ferror@plt+0x318cc>  // b.any
  4364a4:	ldr	w0, [sp, #28]
  4364a8:	cmp	w0, #0x20
  4364ac:	b.eq	436464 <ferror@plt+0x31874>  // b.none
  4364b0:	ldr	w0, [sp, #28]
  4364b4:	cmp	w0, #0x9
  4364b8:	b.eq	436464 <ferror@plt+0x31874>  // b.none
  4364bc:	ldr	w0, [sp, #28]
  4364c0:	bl	436224 <ferror@plt+0x31634>
  4364c4:	b	436464 <ferror@plt+0x31874>
  4364c8:	nop
  4364cc:	ldp	x29, x30, [sp], #32
  4364d0:	ret
  4364d4:	stp	x29, x30, [sp, #-48]!
  4364d8:	mov	x29, sp
  4364dc:	bl	435fd0 <ferror@plt+0x313e0>
  4364e0:	str	w0, [sp, #44]
  4364e4:	ldr	w0, [sp, #44]
  4364e8:	cmp	w0, #0x2d
  4364ec:	b.ne	436760 <ferror@plt+0x31b70>  // b.any
  4364f0:	bl	435fd0 <ferror@plt+0x313e0>
  4364f4:	str	w0, [sp, #44]
  4364f8:	ldr	w0, [sp, #44]
  4364fc:	cmp	w0, #0x2d
  436500:	b.ne	436750 <ferror@plt+0x31b60>  // b.any
  436504:	bl	435fd0 <ferror@plt+0x313e0>
  436508:	str	w0, [sp, #44]
  43650c:	ldr	w0, [sp, #44]
  436510:	cmp	w0, #0x5b
  436514:	b.ne	436718 <ferror@plt+0x31b28>  // b.any
  436518:	bl	435fd0 <ferror@plt+0x313e0>
  43651c:	str	w0, [sp, #44]
  436520:	str	wzr, [sp, #36]
  436524:	b	43653c <ferror@plt+0x3194c>
  436528:	ldr	w0, [sp, #36]
  43652c:	add	w0, w0, #0x1
  436530:	str	w0, [sp, #36]
  436534:	bl	435fd0 <ferror@plt+0x313e0>
  436538:	str	w0, [sp, #44]
  43653c:	ldr	w0, [sp, #44]
  436540:	cmp	w0, #0x3d
  436544:	b.eq	436528 <ferror@plt+0x31938>  // b.none
  436548:	ldr	w0, [sp, #44]
  43654c:	cmp	w0, #0x5b
  436550:	b.ne	4366b8 <ferror@plt+0x31ac8>  // b.any
  436554:	strb	wzr, [sp, #35]
  436558:	strb	wzr, [sp, #34]
  43655c:	str	wzr, [sp, #28]
  436560:	adrp	x0, 463000 <program_name+0x1fa8>
  436564:	add	x0, x0, #0x598
  436568:	ldr	w0, [x0]
  43656c:	str	w0, [sp, #40]
  436570:	bl	436210 <ferror@plt+0x31620>
  436574:	b	436684 <ferror@plt+0x31a94>
  436578:	bl	435fd0 <ferror@plt+0x313e0>
  43657c:	str	w0, [sp, #44]
  436580:	ldr	w0, [sp, #44]
  436584:	cmn	w0, #0x1
  436588:	b.eq	43669c <ferror@plt+0x31aac>  // b.none
  43658c:	adrp	x0, 463000 <program_name+0x1fa8>
  436590:	add	x0, x0, #0xe0
  436594:	ldr	x0, [x0]
  436598:	cmp	x0, #0x0
  43659c:	b.ne	4365bc <ferror@plt+0x319cc>  // b.any
  4365a0:	ldr	w0, [sp, #44]
  4365a4:	cmp	w0, #0x20
  4365a8:	b.eq	436684 <ferror@plt+0x31a94>  // b.none
  4365ac:	ldr	w0, [sp, #44]
  4365b0:	cmp	w0, #0x9
  4365b4:	b.ne	4365bc <ferror@plt+0x319cc>  // b.any
  4365b8:	b	436684 <ferror@plt+0x31a94>
  4365bc:	ldr	w0, [sp, #44]
  4365c0:	bl	436224 <ferror@plt+0x31634>
  4365c4:	ldr	w0, [sp, #44]
  4365c8:	cmp	w0, #0x5d
  4365cc:	b.eq	4365f8 <ferror@plt+0x31a08>  // b.none
  4365d0:	ldr	w0, [sp, #44]
  4365d4:	cmp	w0, #0x5d
  4365d8:	b.gt	436680 <ferror@plt+0x31a90>
  4365dc:	ldr	w0, [sp, #44]
  4365e0:	cmp	w0, #0xa
  4365e4:	b.eq	436664 <ferror@plt+0x31a74>  // b.none
  4365e8:	ldr	w0, [sp, #44]
  4365ec:	cmp	w0, #0x3d
  4365f0:	b.eq	436648 <ferror@plt+0x31a58>  // b.none
  4365f4:	b	436680 <ferror@plt+0x31a90>
  4365f8:	ldrb	w0, [sp, #35]
  4365fc:	eor	w0, w0, #0x1
  436600:	and	w0, w0, #0xff
  436604:	cmp	w0, #0x0
  436608:	b.eq	43661c <ferror@plt+0x31a2c>  // b.none
  43660c:	mov	w0, #0x1                   	// #1
  436610:	strb	w0, [sp, #35]
  436614:	str	wzr, [sp, #28]
  436618:	b	436684 <ferror@plt+0x31a94>
  43661c:	ldr	w1, [sp, #28]
  436620:	ldr	w0, [sp, #36]
  436624:	cmp	w1, w0
  436628:	b.ne	436684 <ferror@plt+0x31a94>  // b.any
  43662c:	ldr	w0, [sp, #36]
  436630:	add	w0, w0, #0x2
  436634:	sxtw	x0, w0
  436638:	bl	4362e8 <ferror@plt+0x316f8>
  43663c:	mov	w0, #0x1                   	// #1
  436640:	strb	w0, [sp, #34]
  436644:	b	436684 <ferror@plt+0x31a94>
  436648:	ldrb	w0, [sp, #35]
  43664c:	cmp	w0, #0x0
  436650:	b.eq	436684 <ferror@plt+0x31a94>  // b.none
  436654:	ldr	w0, [sp, #28]
  436658:	add	w0, w0, #0x1
  43665c:	str	w0, [sp, #28]
  436660:	b	436684 <ferror@plt+0x31a94>
  436664:	mov	x0, #0x1                   	// #1
  436668:	bl	4362e8 <ferror@plt+0x316f8>
  43666c:	bl	436210 <ferror@plt+0x31620>
  436670:	adrp	x0, 463000 <program_name+0x1fa8>
  436674:	add	x0, x0, #0x598
  436678:	ldr	w0, [x0]
  43667c:	str	w0, [sp, #40]
  436680:	strb	wzr, [sp, #35]
  436684:	ldrb	w0, [sp, #34]
  436688:	eor	w0, w0, #0x1
  43668c:	and	w0, w0, #0xff
  436690:	cmp	w0, #0x0
  436694:	b.ne	436578 <ferror@plt+0x31988>  // b.any
  436698:	b	4366a0 <ferror@plt+0x31ab0>
  43669c:	nop
  4366a0:	adrp	x0, 463000 <program_name+0x1fa8>
  4366a4:	add	x0, x0, #0xc8
  4366a8:	ldr	w1, [sp, #40]
  4366ac:	str	w1, [x0]
  4366b0:	mov	w0, #0x20                  	// #32
  4366b4:	b	436764 <ferror@plt+0x31b74>
  4366b8:	adrp	x0, 463000 <program_name+0x1fa8>
  4366bc:	add	x0, x0, #0xc8
  4366c0:	ldr	w0, [x0]
  4366c4:	str	w0, [sp, #40]
  4366c8:	bl	436210 <ferror@plt+0x31620>
  4366cc:	mov	w0, #0x5b                  	// #91
  4366d0:	bl	436224 <ferror@plt+0x31634>
  4366d4:	b	4366e0 <ferror@plt+0x31af0>
  4366d8:	mov	w0, #0x3d                  	// #61
  4366dc:	bl	436224 <ferror@plt+0x31634>
  4366e0:	ldr	w0, [sp, #36]
  4366e4:	sub	w1, w0, #0x1
  4366e8:	str	w1, [sp, #36]
  4366ec:	cmp	w0, #0x0
  4366f0:	b.ne	4366d8 <ferror@plt+0x31ae8>  // b.any
  4366f4:	ldr	w0, [sp, #44]
  4366f8:	bl	436178 <ferror@plt+0x31588>
  4366fc:	bl	43645c <ferror@plt+0x3186c>
  436700:	adrp	x0, 463000 <program_name+0x1fa8>
  436704:	add	x0, x0, #0xc8
  436708:	ldr	w1, [sp, #40]
  43670c:	str	w1, [x0]
  436710:	mov	w0, #0xa                   	// #10
  436714:	b	436764 <ferror@plt+0x31b74>
  436718:	adrp	x0, 463000 <program_name+0x1fa8>
  43671c:	add	x0, x0, #0x598
  436720:	ldr	w0, [x0]
  436724:	str	w0, [sp, #40]
  436728:	bl	436210 <ferror@plt+0x31620>
  43672c:	ldr	w0, [sp, #44]
  436730:	bl	436178 <ferror@plt+0x31588>
  436734:	bl	43645c <ferror@plt+0x3186c>
  436738:	adrp	x0, 463000 <program_name+0x1fa8>
  43673c:	add	x0, x0, #0xc8
  436740:	ldr	w1, [sp, #40]
  436744:	str	w1, [x0]
  436748:	mov	w0, #0xa                   	// #10
  43674c:	b	436764 <ferror@plt+0x31b74>
  436750:	ldr	w0, [sp, #44]
  436754:	bl	436178 <ferror@plt+0x31588>
  436758:	mov	w0, #0x2d                  	// #45
  43675c:	b	436764 <ferror@plt+0x31b74>
  436760:	ldr	w0, [sp, #44]
  436764:	ldp	x29, x30, [sp], #48
  436768:	ret
  43676c:	stp	x29, x30, [sp, #-32]!
  436770:	mov	x29, sp
  436774:	str	x0, [sp, #24]
  436778:	ldr	x0, [sp, #24]
  43677c:	ldr	w0, [x0]
  436780:	cmp	w0, #0xa
  436784:	b.eq	436798 <ferror@plt+0x31ba8>  // b.none
  436788:	ldr	x0, [sp, #24]
  43678c:	ldr	w0, [x0]
  436790:	cmp	w0, #0xc
  436794:	b.ne	4367a4 <ferror@plt+0x31bb4>  // b.any
  436798:	ldr	x0, [sp, #24]
  43679c:	ldr	x0, [x0, #8]
  4367a0:	bl	4048f0 <free@plt>
  4367a4:	ldr	x0, [sp, #24]
  4367a8:	ldr	w0, [x0]
  4367ac:	cmp	w0, #0xa
  4367b0:	b.ne	4367c0 <ferror@plt+0x31bd0>  // b.any
  4367b4:	ldr	x0, [sp, #24]
  4367b8:	ldr	x0, [x0, #16]
  4367bc:	bl	435d70 <ferror@plt+0x31180>
  4367c0:	nop
  4367c4:	ldp	x29, x30, [sp], #32
  4367c8:	ret
  4367cc:	adrp	x0, 463000 <program_name+0x1fa8>
  4367d0:	add	x0, x0, #0xe8
  4367d4:	str	wzr, [x0]
  4367d8:	nop
  4367dc:	ret
  4367e0:	stp	x29, x30, [sp, #-32]!
  4367e4:	mov	x29, sp
  4367e8:	str	w0, [sp, #28]
  4367ec:	adrp	x0, 463000 <program_name+0x1fa8>
  4367f0:	add	x0, x0, #0xe8
  4367f4:	ldr	w1, [x0]
  4367f8:	adrp	x0, 463000 <program_name+0x1fa8>
  4367fc:	add	x0, x0, #0xec
  436800:	ldr	w0, [x0]
  436804:	cmp	w1, w0
  436808:	b.lt	436864 <ferror@plt+0x31c74>  // b.tstop
  43680c:	adrp	x0, 463000 <program_name+0x1fa8>
  436810:	add	x0, x0, #0xec
  436814:	ldr	w0, [x0]
  436818:	add	w0, w0, #0x5
  43681c:	lsl	w1, w0, #1
  436820:	adrp	x0, 463000 <program_name+0x1fa8>
  436824:	add	x0, x0, #0xec
  436828:	str	w1, [x0]
  43682c:	adrp	x0, 463000 <program_name+0x1fa8>
  436830:	add	x0, x0, #0xf0
  436834:	ldr	x2, [x0]
  436838:	adrp	x0, 463000 <program_name+0x1fa8>
  43683c:	add	x0, x0, #0xec
  436840:	ldr	w0, [x0]
  436844:	sxtw	x0, w0
  436848:	mov	x1, x0
  43684c:	mov	x0, x2
  436850:	bl	404560 <xrealloc@plt>
  436854:	mov	x1, x0
  436858:	adrp	x0, 463000 <program_name+0x1fa8>
  43685c:	add	x0, x0, #0xf0
  436860:	str	x1, [x0]
  436864:	adrp	x0, 463000 <program_name+0x1fa8>
  436868:	add	x0, x0, #0xf0
  43686c:	ldr	x1, [x0]
  436870:	adrp	x0, 463000 <program_name+0x1fa8>
  436874:	add	x0, x0, #0xe8
  436878:	ldr	w0, [x0]
  43687c:	add	w3, w0, #0x1
  436880:	adrp	x2, 463000 <program_name+0x1fa8>
  436884:	add	x2, x2, #0xe8
  436888:	str	w3, [x2]
  43688c:	sxtw	x0, w0
  436890:	add	x0, x1, x0
  436894:	ldr	w1, [sp, #28]
  436898:	and	w1, w1, #0xff
  43689c:	strb	w1, [x0]
  4368a0:	nop
  4368a4:	ldp	x29, x30, [sp], #32
  4368a8:	ret
  4368ac:	stp	x29, x30, [sp, #-16]!
  4368b0:	mov	x29, sp
  4368b4:	adrp	x0, 463000 <program_name+0x1fa8>
  4368b8:	add	x0, x0, #0xe8
  4368bc:	ldr	w1, [x0]
  4368c0:	adrp	x0, 463000 <program_name+0x1fa8>
  4368c4:	add	x0, x0, #0xec
  4368c8:	ldr	w0, [x0]
  4368cc:	cmp	w1, w0
  4368d0:	b.lt	436928 <ferror@plt+0x31d38>  // b.tstop
  4368d4:	adrp	x0, 463000 <program_name+0x1fa8>
  4368d8:	add	x0, x0, #0xec
  4368dc:	ldr	w0, [x0]
  4368e0:	add	w1, w0, #0x1
  4368e4:	adrp	x0, 463000 <program_name+0x1fa8>
  4368e8:	add	x0, x0, #0xec
  4368ec:	str	w1, [x0]
  4368f0:	adrp	x0, 463000 <program_name+0x1fa8>
  4368f4:	add	x0, x0, #0xf0
  4368f8:	ldr	x2, [x0]
  4368fc:	adrp	x0, 463000 <program_name+0x1fa8>
  436900:	add	x0, x0, #0xec
  436904:	ldr	w0, [x0]
  436908:	sxtw	x0, w0
  43690c:	mov	x1, x0
  436910:	mov	x0, x2
  436914:	bl	404560 <xrealloc@plt>
  436918:	mov	x1, x0
  43691c:	adrp	x0, 463000 <program_name+0x1fa8>
  436920:	add	x0, x0, #0xf0
  436924:	str	x1, [x0]
  436928:	adrp	x0, 463000 <program_name+0x1fa8>
  43692c:	add	x0, x0, #0xf0
  436930:	ldr	x1, [x0]
  436934:	adrp	x0, 463000 <program_name+0x1fa8>
  436938:	add	x0, x0, #0xe8
  43693c:	ldr	w0, [x0]
  436940:	sxtw	x0, w0
  436944:	add	x0, x1, x0
  436948:	strb	wzr, [x0]
  43694c:	nop
  436950:	ldp	x29, x30, [sp], #16
  436954:	ret
  436958:	stp	x29, x30, [sp, #-32]!
  43695c:	mov	x29, sp
  436960:	str	x0, [sp, #24]
  436964:	ldr	x0, [sp, #24]
  436968:	ldr	w0, [x0]
  43696c:	cmp	w0, #0x0
  436970:	b.eq	4369d8 <ferror@plt+0x31de8>  // b.none
  436974:	adrp	x0, 463000 <program_name+0x1fa8>
  436978:	add	x0, x0, #0xf8
  43697c:	ldr	w0, [x0]
  436980:	cmp	w0, #0x3
  436984:	b.ne	43698c <ferror@plt+0x31d9c>  // b.any
  436988:	bl	4047b0 <abort@plt>
  43698c:	adrp	x0, 463000 <program_name+0x1fa8>
  436990:	add	x0, x0, #0xf8
  436994:	ldr	w0, [x0]
  436998:	add	w2, w0, #0x1
  43699c:	adrp	x1, 463000 <program_name+0x1fa8>
  4369a0:	add	x1, x1, #0xf8
  4369a4:	str	w2, [x1]
  4369a8:	adrp	x1, 463000 <program_name+0x1fa8>
  4369ac:	add	x1, x1, #0x100
  4369b0:	sxtw	x0, w0
  4369b4:	lsl	x0, x0, #5
  4369b8:	add	x1, x1, x0
  4369bc:	ldr	x0, [sp, #24]
  4369c0:	mov	x2, x1
  4369c4:	mov	x3, x0
  4369c8:	ldp	x0, x1, [x3]
  4369cc:	stp	x0, x1, [x2]
  4369d0:	ldp	x0, x1, [x3, #16]
  4369d4:	stp	x0, x1, [x2, #16]
  4369d8:	nop
  4369dc:	ldp	x29, x30, [sp], #32
  4369e0:	ret
  4369e4:	stp	x29, x30, [sp, #-80]!
  4369e8:	mov	x29, sp
  4369ec:	str	x0, [sp, #24]
  4369f0:	adrp	x0, 463000 <program_name+0x1fa8>
  4369f4:	add	x0, x0, #0xf8
  4369f8:	ldr	w0, [x0]
  4369fc:	cmp	w0, #0x0
  436a00:	b.eq	436a5c <ferror@plt+0x31e6c>  // b.none
  436a04:	adrp	x0, 463000 <program_name+0x1fa8>
  436a08:	add	x0, x0, #0xf8
  436a0c:	ldr	w0, [x0]
  436a10:	sub	w1, w0, #0x1
  436a14:	adrp	x0, 463000 <program_name+0x1fa8>
  436a18:	add	x0, x0, #0xf8
  436a1c:	str	w1, [x0]
  436a20:	adrp	x0, 463000 <program_name+0x1fa8>
  436a24:	add	x0, x0, #0xf8
  436a28:	ldr	w3, [x0]
  436a2c:	ldr	x2, [sp, #24]
  436a30:	adrp	x0, 463000 <program_name+0x1fa8>
  436a34:	add	x1, x0, #0x100
  436a38:	sxtw	x0, w3
  436a3c:	lsl	x0, x0, #5
  436a40:	add	x0, x1, x0
  436a44:	mov	x3, x0
  436a48:	ldp	x0, x1, [x3]
  436a4c:	stp	x0, x1, [x2]
  436a50:	ldp	x0, x1, [x3, #16]
  436a54:	stp	x0, x1, [x2, #16]
  436a58:	b	437430 <ferror@plt+0x32840>
  436a5c:	ldr	x0, [sp, #24]
  436a60:	str	xzr, [x0, #8]
  436a64:	adrp	x0, 463000 <program_name+0x1fa8>
  436a68:	add	x0, x0, #0x598
  436a6c:	ldr	w1, [x0]
  436a70:	ldr	x0, [sp, #24]
  436a74:	str	w1, [x0, #24]
  436a78:	bl	4364d4 <ferror@plt+0x318e4>
  436a7c:	str	w0, [sp, #76]
  436a80:	ldr	w0, [sp, #76]
  436a84:	add	w0, w0, #0x1
  436a88:	cmp	w0, #0x7f
  436a8c:	b.hi	4371ac <ferror@plt+0x325bc>  // b.pmore
  436a90:	adrp	x1, 448000 <ferror@plt+0x43410>
  436a94:	add	x1, x1, #0xe24
  436a98:	ldr	w0, [x1, w0, uxtw #2]
  436a9c:	adr	x1, 436aa8 <ferror@plt+0x31eb8>
  436aa0:	add	x0, x1, w0, sxtw #2
  436aa4:	br	x0
  436aa8:	ldr	x0, [sp, #24]
  436aac:	str	wzr, [x0]
  436ab0:	b	437430 <ferror@plt+0x32840>
  436ab4:	adrp	x0, 463000 <program_name+0x1fa8>
  436ab8:	add	x0, x0, #0xcc
  436abc:	ldr	w1, [x0]
  436ac0:	adrp	x0, 463000 <program_name+0x1fa8>
  436ac4:	add	x0, x0, #0xc8
  436ac8:	ldr	w0, [x0]
  436acc:	cmp	w1, w0
  436ad0:	b.le	437420 <ferror@plt+0x32830>
  436ad4:	bl	407950 <ferror@plt+0x2d60>
  436ad8:	b	437420 <ferror@plt+0x32830>
  436adc:	ldr	x0, [sp, #24]
  436ae0:	mov	w1, #0x8                   	// #8
  436ae4:	str	w1, [x0]
  436ae8:	b	437430 <ferror@plt+0x32840>
  436aec:	bl	435fd0 <ferror@plt+0x313e0>
  436af0:	str	w0, [sp, #48]
  436af4:	ldr	w0, [sp, #48]
  436af8:	cmp	w0, #0x3d
  436afc:	b.eq	436b08 <ferror@plt+0x31f18>  // b.none
  436b00:	ldr	w0, [sp, #48]
  436b04:	bl	436178 <ferror@plt+0x31588>
  436b08:	ldr	x0, [sp, #24]
  436b0c:	mov	w1, #0x9                   	// #9
  436b10:	str	w1, [x0]
  436b14:	b	437430 <ferror@plt+0x32840>
  436b18:	bl	435fd0 <ferror@plt+0x313e0>
  436b1c:	str	w0, [sp, #48]
  436b20:	ldr	w0, [sp, #48]
  436b24:	cmp	w0, #0x3d
  436b28:	b.ne	436b3c <ferror@plt+0x31f4c>  // b.any
  436b2c:	ldr	x0, [sp, #24]
  436b30:	mov	w1, #0x9                   	// #9
  436b34:	str	w1, [x0]
  436b38:	b	437430 <ferror@plt+0x32840>
  436b3c:	ldr	w0, [sp, #48]
  436b40:	bl	436178 <ferror@plt+0x31588>
  436b44:	b	43742c <ferror@plt+0x3283c>
  436b48:	ldr	x0, [sp, #24]
  436b4c:	mov	w1, #0x1                   	// #1
  436b50:	str	w1, [x0]
  436b54:	b	437430 <ferror@plt+0x32840>
  436b58:	ldr	x0, [sp, #24]
  436b5c:	mov	w1, #0x2                   	// #2
  436b60:	str	w1, [x0]
  436b64:	b	437430 <ferror@plt+0x32840>
  436b68:	ldr	x0, [sp, #24]
  436b6c:	mov	w1, #0x5                   	// #5
  436b70:	str	w1, [x0]
  436b74:	b	437430 <ferror@plt+0x32840>
  436b78:	ldr	x0, [sp, #24]
  436b7c:	mov	w1, #0xd                   	// #13
  436b80:	str	w1, [x0]
  436b84:	b	437430 <ferror@plt+0x32840>
  436b88:	bl	435fd0 <ferror@plt+0x313e0>
  436b8c:	str	w0, [sp, #76]
  436b90:	ldr	w0, [sp, #76]
  436b94:	cmp	w0, #0x2e
  436b98:	b.ne	436bd8 <ferror@plt+0x31fe8>  // b.any
  436b9c:	bl	435fd0 <ferror@plt+0x313e0>
  436ba0:	str	w0, [sp, #76]
  436ba4:	ldr	w0, [sp, #76]
  436ba8:	cmp	w0, #0x2e
  436bac:	b.ne	436bc0 <ferror@plt+0x31fd0>  // b.any
  436bb0:	ldr	x0, [sp, #24]
  436bb4:	mov	w1, #0xd                   	// #13
  436bb8:	str	w1, [x0]
  436bbc:	b	437430 <ferror@plt+0x32840>
  436bc0:	ldr	w0, [sp, #76]
  436bc4:	bl	436178 <ferror@plt+0x31588>
  436bc8:	ldr	x0, [sp, #24]
  436bcc:	mov	w1, #0x7                   	// #7
  436bd0:	str	w1, [x0]
  436bd4:	b	437430 <ferror@plt+0x32840>
  436bd8:	ldr	w0, [sp, #76]
  436bdc:	cmp	w0, #0x2f
  436be0:	b.le	436bfc <ferror@plt+0x3200c>
  436be4:	ldr	w0, [sp, #76]
  436be8:	cmp	w0, #0x39
  436bec:	b.gt	436bfc <ferror@plt+0x3200c>
  436bf0:	ldr	w0, [sp, #76]
  436bf4:	bl	436178 <ferror@plt+0x31588>
  436bf8:	b	43742c <ferror@plt+0x3283c>
  436bfc:	ldr	w0, [sp, #76]
  436c00:	bl	436178 <ferror@plt+0x31588>
  436c04:	ldr	x0, [sp, #24]
  436c08:	mov	w1, #0x6                   	// #6
  436c0c:	str	w1, [x0]
  436c10:	b	437430 <ferror@plt+0x32840>
  436c14:	ldr	w0, [sp, #76]
  436c18:	str	w0, [sp, #44]
  436c1c:	bl	4367cc <ferror@plt+0x31bdc>
  436c20:	bl	435fd0 <ferror@plt+0x313e0>
  436c24:	str	w0, [sp, #76]
  436c28:	ldr	w0, [sp, #76]
  436c2c:	cmp	w0, #0x5c
  436c30:	b.ne	436f64 <ferror@plt+0x32374>  // b.any
  436c34:	bl	435fd0 <ferror@plt+0x313e0>
  436c38:	str	w0, [sp, #76]
  436c3c:	ldr	w0, [sp, #76]
  436c40:	cmp	w0, #0x7a
  436c44:	b.eq	436e54 <ferror@plt+0x32264>  // b.none
  436c48:	ldr	w0, [sp, #76]
  436c4c:	cmp	w0, #0x7a
  436c50:	b.gt	436eb0 <ferror@plt+0x322c0>
  436c54:	ldr	w0, [sp, #76]
  436c58:	cmp	w0, #0x78
  436c5c:	b.eq	436d54 <ferror@plt+0x32164>  // b.none
  436c60:	ldr	w0, [sp, #76]
  436c64:	cmp	w0, #0x78
  436c68:	b.gt	436eb0 <ferror@plt+0x322c0>
  436c6c:	ldr	w0, [sp, #76]
  436c70:	cmp	w0, #0x76
  436c74:	b.eq	436d48 <ferror@plt+0x32158>  // b.none
  436c78:	ldr	w0, [sp, #76]
  436c7c:	cmp	w0, #0x76
  436c80:	b.gt	436eb0 <ferror@plt+0x322c0>
  436c84:	ldr	w0, [sp, #76]
  436c88:	cmp	w0, #0x74
  436c8c:	b.eq	436d3c <ferror@plt+0x3214c>  // b.none
  436c90:	ldr	w0, [sp, #76]
  436c94:	cmp	w0, #0x74
  436c98:	b.gt	436eb0 <ferror@plt+0x322c0>
  436c9c:	ldr	w0, [sp, #76]
  436ca0:	cmp	w0, #0x72
  436ca4:	b.eq	436d30 <ferror@plt+0x32140>  // b.none
  436ca8:	ldr	w0, [sp, #76]
  436cac:	cmp	w0, #0x72
  436cb0:	b.gt	436eb0 <ferror@plt+0x322c0>
  436cb4:	ldr	w0, [sp, #76]
  436cb8:	cmp	w0, #0x6e
  436cbc:	b.eq	436d24 <ferror@plt+0x32134>  // b.none
  436cc0:	ldr	w0, [sp, #76]
  436cc4:	cmp	w0, #0x6e
  436cc8:	b.gt	436eb0 <ferror@plt+0x322c0>
  436ccc:	ldr	w0, [sp, #76]
  436cd0:	cmp	w0, #0x66
  436cd4:	b.eq	436d18 <ferror@plt+0x32128>  // b.none
  436cd8:	ldr	w0, [sp, #76]
  436cdc:	cmp	w0, #0x66
  436ce0:	b.gt	436eb0 <ferror@plt+0x322c0>
  436ce4:	ldr	w0, [sp, #76]
  436ce8:	cmp	w0, #0x61
  436cec:	b.eq	436d00 <ferror@plt+0x32110>  // b.none
  436cf0:	ldr	w0, [sp, #76]
  436cf4:	cmp	w0, #0x62
  436cf8:	b.eq	436d0c <ferror@plt+0x3211c>  // b.none
  436cfc:	b	436eb0 <ferror@plt+0x322c0>
  436d00:	mov	w0, #0x7                   	// #7
  436d04:	bl	4367e0 <ferror@plt+0x31bf0>
  436d08:	b	436ff0 <ferror@plt+0x32400>
  436d0c:	mov	w0, #0x8                   	// #8
  436d10:	bl	4367e0 <ferror@plt+0x31bf0>
  436d14:	b	436ff0 <ferror@plt+0x32400>
  436d18:	mov	w0, #0xc                   	// #12
  436d1c:	bl	4367e0 <ferror@plt+0x31bf0>
  436d20:	b	436ff0 <ferror@plt+0x32400>
  436d24:	mov	w0, #0xa                   	// #10
  436d28:	bl	4367e0 <ferror@plt+0x31bf0>
  436d2c:	b	436ff0 <ferror@plt+0x32400>
  436d30:	mov	w0, #0xd                   	// #13
  436d34:	bl	4367e0 <ferror@plt+0x31bf0>
  436d38:	b	436ff0 <ferror@plt+0x32400>
  436d3c:	mov	w0, #0x9                   	// #9
  436d40:	bl	4367e0 <ferror@plt+0x31bf0>
  436d44:	b	436ff0 <ferror@plt+0x32400>
  436d48:	mov	w0, #0xb                   	// #11
  436d4c:	bl	4367e0 <ferror@plt+0x31bf0>
  436d50:	b	436ff0 <ferror@plt+0x32400>
  436d54:	str	wzr, [sp, #72]
  436d58:	str	wzr, [sp, #68]
  436d5c:	str	wzr, [sp, #68]
  436d60:	b	436e2c <ferror@plt+0x3223c>
  436d64:	bl	435fd0 <ferror@plt+0x313e0>
  436d68:	str	w0, [sp, #76]
  436d6c:	ldr	w0, [sp, #76]
  436d70:	cmp	w0, #0x2f
  436d74:	b.le	436d9c <ferror@plt+0x321ac>
  436d78:	ldr	w0, [sp, #76]
  436d7c:	cmp	w0, #0x39
  436d80:	b.gt	436d9c <ferror@plt+0x321ac>
  436d84:	ldr	w0, [sp, #76]
  436d88:	sub	w0, w0, #0x30
  436d8c:	ldr	w1, [sp, #72]
  436d90:	add	w0, w1, w0
  436d94:	str	w0, [sp, #72]
  436d98:	b	436e08 <ferror@plt+0x32218>
  436d9c:	ldr	w0, [sp, #76]
  436da0:	cmp	w0, #0x60
  436da4:	b.le	436dcc <ferror@plt+0x321dc>
  436da8:	ldr	w0, [sp, #76]
  436dac:	cmp	w0, #0x66
  436db0:	b.gt	436dcc <ferror@plt+0x321dc>
  436db4:	ldr	w0, [sp, #76]
  436db8:	sub	w0, w0, #0x57
  436dbc:	ldr	w1, [sp, #72]
  436dc0:	add	w0, w1, w0
  436dc4:	str	w0, [sp, #72]
  436dc8:	b	436e08 <ferror@plt+0x32218>
  436dcc:	ldr	w0, [sp, #76]
  436dd0:	cmp	w0, #0x40
  436dd4:	b.le	436dfc <ferror@plt+0x3220c>
  436dd8:	ldr	w0, [sp, #76]
  436ddc:	cmp	w0, #0x46
  436de0:	b.gt	436dfc <ferror@plt+0x3220c>
  436de4:	ldr	w0, [sp, #76]
  436de8:	sub	w0, w0, #0x37
  436dec:	ldr	w1, [sp, #72]
  436df0:	add	w0, w1, w0
  436df4:	str	w0, [sp, #72]
  436df8:	b	436e08 <ferror@plt+0x32218>
  436dfc:	ldr	w0, [sp, #76]
  436e00:	bl	436178 <ferror@plt+0x31588>
  436e04:	b	436e38 <ferror@plt+0x32248>
  436e08:	ldr	w0, [sp, #68]
  436e0c:	cmp	w0, #0x0
  436e10:	b.ne	436e20 <ferror@plt+0x32230>  // b.any
  436e14:	ldr	w0, [sp, #72]
  436e18:	lsl	w0, w0, #4
  436e1c:	str	w0, [sp, #72]
  436e20:	ldr	w0, [sp, #68]
  436e24:	add	w0, w0, #0x1
  436e28:	str	w0, [sp, #68]
  436e2c:	ldr	w0, [sp, #68]
  436e30:	cmp	w0, #0x1
  436e34:	b.le	436d64 <ferror@plt+0x32174>
  436e38:	ldr	w0, [sp, #68]
  436e3c:	cmp	w0, #0x2
  436e40:	b.ne	436fe4 <ferror@plt+0x323f4>  // b.any
  436e44:	ldr	w0, [sp, #72]
  436e48:	bl	4367e0 <ferror@plt+0x31bf0>
  436e4c:	b	436fe4 <ferror@plt+0x323f4>
  436e50:	nop
  436e54:	bl	435fd0 <ferror@plt+0x313e0>
  436e58:	str	w0, [sp, #76]
  436e5c:	ldr	w0, [sp, #76]
  436e60:	cmp	w0, #0x20
  436e64:	b.eq	436e50 <ferror@plt+0x32260>  // b.none
  436e68:	ldr	w0, [sp, #76]
  436e6c:	cmp	w0, #0xa
  436e70:	b.eq	436e50 <ferror@plt+0x32260>  // b.none
  436e74:	ldr	w0, [sp, #76]
  436e78:	cmp	w0, #0x9
  436e7c:	b.eq	436e50 <ferror@plt+0x32260>  // b.none
  436e80:	ldr	w0, [sp, #76]
  436e84:	cmp	w0, #0xd
  436e88:	b.eq	436e50 <ferror@plt+0x32260>  // b.none
  436e8c:	ldr	w0, [sp, #76]
  436e90:	cmp	w0, #0xc
  436e94:	b.eq	436e50 <ferror@plt+0x32260>  // b.none
  436e98:	ldr	w0, [sp, #76]
  436e9c:	cmp	w0, #0xb
  436ea0:	b.eq	436e50 <ferror@plt+0x32260>  // b.none
  436ea4:	ldr	w0, [sp, #76]
  436ea8:	bl	436178 <ferror@plt+0x31588>
  436eac:	b	436ff0 <ferror@plt+0x32400>
  436eb0:	ldr	w0, [sp, #76]
  436eb4:	cmp	w0, #0x2f
  436eb8:	b.le	436f58 <ferror@plt+0x32368>
  436ebc:	ldr	w0, [sp, #76]
  436ec0:	cmp	w0, #0x39
  436ec4:	b.gt	436f58 <ferror@plt+0x32368>
  436ec8:	str	wzr, [sp, #64]
  436ecc:	str	wzr, [sp, #60]
  436ed0:	b	436f14 <ferror@plt+0x32324>
  436ed4:	ldr	w1, [sp, #64]
  436ed8:	mov	w0, w1
  436edc:	lsl	w0, w0, #2
  436ee0:	add	w0, w0, w1
  436ee4:	lsl	w0, w0, #1
  436ee8:	str	w0, [sp, #64]
  436eec:	ldr	w0, [sp, #76]
  436ef0:	sub	w0, w0, #0x30
  436ef4:	ldr	w1, [sp, #64]
  436ef8:	add	w0, w1, w0
  436efc:	str	w0, [sp, #64]
  436f00:	bl	435fd0 <ferror@plt+0x313e0>
  436f04:	str	w0, [sp, #76]
  436f08:	ldr	w0, [sp, #60]
  436f0c:	add	w0, w0, #0x1
  436f10:	str	w0, [sp, #60]
  436f14:	ldr	w0, [sp, #76]
  436f18:	cmp	w0, #0x2f
  436f1c:	b.le	436f38 <ferror@plt+0x32348>
  436f20:	ldr	w0, [sp, #76]
  436f24:	cmp	w0, #0x39
  436f28:	b.gt	436f38 <ferror@plt+0x32348>
  436f2c:	ldr	w0, [sp, #60]
  436f30:	cmp	w0, #0x2
  436f34:	b.le	436ed4 <ferror@plt+0x322e4>
  436f38:	ldr	w0, [sp, #76]
  436f3c:	bl	436178 <ferror@plt+0x31588>
  436f40:	ldr	w0, [sp, #64]
  436f44:	cmp	w0, #0xff
  436f48:	b.gt	436fec <ferror@plt+0x323fc>
  436f4c:	ldr	w0, [sp, #64]
  436f50:	bl	4367e0 <ferror@plt+0x31bf0>
  436f54:	b	436fec <ferror@plt+0x323fc>
  436f58:	ldr	w0, [sp, #76]
  436f5c:	bl	4367e0 <ferror@plt+0x31bf0>
  436f60:	b	436c20 <ferror@plt+0x32030>
  436f64:	ldr	w1, [sp, #76]
  436f68:	ldr	w0, [sp, #44]
  436f6c:	cmp	w1, w0
  436f70:	b.eq	436f8c <ferror@plt+0x3239c>  // b.none
  436f74:	ldr	w0, [sp, #76]
  436f78:	cmn	w0, #0x1
  436f7c:	b.eq	436f8c <ferror@plt+0x3239c>  // b.none
  436f80:	ldr	w0, [sp, #76]
  436f84:	cmp	w0, #0xa
  436f88:	b.ne	436fd8 <ferror@plt+0x323e8>  // b.any
  436f8c:	bl	4368ac <ferror@plt+0x31cbc>
  436f90:	adrp	x0, 463000 <program_name+0x1fa8>
  436f94:	add	x0, x0, #0xf0
  436f98:	ldr	x0, [x0]
  436f9c:	bl	404630 <xstrdup@plt>
  436fa0:	mov	x1, x0
  436fa4:	ldr	x0, [sp, #24]
  436fa8:	str	x1, [x0, #8]
  436fac:	adrp	x0, 463000 <program_name+0x1fa8>
  436fb0:	add	x0, x0, #0x558
  436fb4:	ldr	x0, [x0]
  436fb8:	bl	435d3c <ferror@plt+0x3114c>
  436fbc:	mov	x1, x0
  436fc0:	ldr	x0, [sp, #24]
  436fc4:	str	x1, [x0, #16]
  436fc8:	ldr	x0, [sp, #24]
  436fcc:	mov	w1, #0xa                   	// #10
  436fd0:	str	w1, [x0]
  436fd4:	b	437430 <ferror@plt+0x32840>
  436fd8:	ldr	w0, [sp, #76]
  436fdc:	bl	4367e0 <ferror@plt+0x31bf0>
  436fe0:	b	436c20 <ferror@plt+0x32030>
  436fe4:	nop
  436fe8:	b	436c20 <ferror@plt+0x32030>
  436fec:	nop
  436ff0:	b	436c20 <ferror@plt+0x32030>
  436ff4:	bl	435fd0 <ferror@plt+0x313e0>
  436ff8:	str	w0, [sp, #76]
  436ffc:	str	wzr, [sp, #56]
  437000:	b	437018 <ferror@plt+0x32428>
  437004:	ldr	w0, [sp, #56]
  437008:	add	w0, w0, #0x1
  43700c:	str	w0, [sp, #56]
  437010:	bl	435fd0 <ferror@plt+0x313e0>
  437014:	str	w0, [sp, #76]
  437018:	ldr	w0, [sp, #76]
  43701c:	cmp	w0, #0x3d
  437020:	b.eq	437004 <ferror@plt+0x32414>  // b.none
  437024:	ldr	w0, [sp, #76]
  437028:	cmp	w0, #0x5b
  43702c:	b.eq	437054 <ferror@plt+0x32464>  // b.none
  437030:	ldr	w0, [sp, #76]
  437034:	bl	436178 <ferror@plt+0x31588>
  437038:	ldr	w0, [sp, #56]
  43703c:	cmp	w0, #0x0
  437040:	b.ne	437428 <ferror@plt+0x32838>  // b.any
  437044:	ldr	x0, [sp, #24]
  437048:	mov	w1, #0x3                   	// #3
  43704c:	str	w1, [x0]
  437050:	b	437430 <ferror@plt+0x32840>
  437054:	bl	4367cc <ferror@plt+0x31bdc>
  437058:	bl	435fd0 <ferror@plt+0x313e0>
  43705c:	str	w0, [sp, #76]
  437060:	ldr	w0, [sp, #76]
  437064:	cmp	w0, #0x5d
  437068:	b.ne	437138 <ferror@plt+0x32548>  // b.any
  43706c:	bl	435fd0 <ferror@plt+0x313e0>
  437070:	str	w0, [sp, #76]
  437074:	str	wzr, [sp, #52]
  437078:	b	437090 <ferror@plt+0x324a0>
  43707c:	ldr	w0, [sp, #52]
  437080:	add	w0, w0, #0x1
  437084:	str	w0, [sp, #52]
  437088:	bl	435fd0 <ferror@plt+0x313e0>
  43708c:	str	w0, [sp, #76]
  437090:	ldr	w0, [sp, #76]
  437094:	cmp	w0, #0x3d
  437098:	b.eq	43707c <ferror@plt+0x3248c>  // b.none
  43709c:	ldr	w0, [sp, #76]
  4370a0:	cmp	w0, #0x5d
  4370a4:	b.ne	437104 <ferror@plt+0x32514>  // b.any
  4370a8:	ldr	w1, [sp, #56]
  4370ac:	ldr	w0, [sp, #52]
  4370b0:	cmp	w1, w0
  4370b4:	b.ne	437104 <ferror@plt+0x32514>  // b.any
  4370b8:	bl	4368ac <ferror@plt+0x31cbc>
  4370bc:	adrp	x0, 463000 <program_name+0x1fa8>
  4370c0:	add	x0, x0, #0xf0
  4370c4:	ldr	x0, [x0]
  4370c8:	bl	404630 <xstrdup@plt>
  4370cc:	mov	x1, x0
  4370d0:	ldr	x0, [sp, #24]
  4370d4:	str	x1, [x0, #8]
  4370d8:	adrp	x0, 463000 <program_name+0x1fa8>
  4370dc:	add	x0, x0, #0x558
  4370e0:	ldr	x0, [x0]
  4370e4:	bl	435d3c <ferror@plt+0x3114c>
  4370e8:	mov	x1, x0
  4370ec:	ldr	x0, [sp, #24]
  4370f0:	str	x1, [x0, #16]
  4370f4:	ldr	x0, [sp, #24]
  4370f8:	mov	w1, #0xa                   	// #10
  4370fc:	str	w1, [x0]
  437100:	b	437430 <ferror@plt+0x32840>
  437104:	ldr	w0, [sp, #76]
  437108:	bl	436178 <ferror@plt+0x31588>
  43710c:	mov	w0, #0x5d                  	// #93
  437110:	bl	4367e0 <ferror@plt+0x31bf0>
  437114:	b	437120 <ferror@plt+0x32530>
  437118:	mov	w0, #0x3d                  	// #61
  43711c:	bl	4367e0 <ferror@plt+0x31bf0>
  437120:	ldr	w0, [sp, #52]
  437124:	sub	w1, w0, #0x1
  437128:	str	w1, [sp, #52]
  43712c:	cmp	w0, #0x0
  437130:	b.ne	437118 <ferror@plt+0x32528>  // b.any
  437134:	b	437058 <ferror@plt+0x32468>
  437138:	ldr	w0, [sp, #76]
  43713c:	cmn	w0, #0x1
  437140:	b.ne	437190 <ferror@plt+0x325a0>  // b.any
  437144:	bl	4368ac <ferror@plt+0x31cbc>
  437148:	adrp	x0, 463000 <program_name+0x1fa8>
  43714c:	add	x0, x0, #0xf0
  437150:	ldr	x0, [x0]
  437154:	bl	404630 <xstrdup@plt>
  437158:	mov	x1, x0
  43715c:	ldr	x0, [sp, #24]
  437160:	str	x1, [x0, #8]
  437164:	adrp	x0, 463000 <program_name+0x1fa8>
  437168:	add	x0, x0, #0x558
  43716c:	ldr	x0, [x0]
  437170:	bl	435d3c <ferror@plt+0x3114c>
  437174:	mov	x1, x0
  437178:	ldr	x0, [sp, #24]
  43717c:	str	x1, [x0, #16]
  437180:	ldr	x0, [sp, #24]
  437184:	mov	w1, #0xa                   	// #10
  437188:	str	w1, [x0]
  43718c:	b	437430 <ferror@plt+0x32840>
  437190:	ldr	w0, [sp, #76]
  437194:	bl	4367e0 <ferror@plt+0x31bf0>
  437198:	b	437058 <ferror@plt+0x32468>
  43719c:	ldr	x0, [sp, #24]
  4371a0:	mov	w1, #0x4                   	// #4
  4371a4:	str	w1, [x0]
  4371a8:	b	437430 <ferror@plt+0x32840>
  4371ac:	ldr	w0, [sp, #76]
  4371b0:	cmp	w0, #0x2f
  4371b4:	b.le	437294 <ferror@plt+0x326a4>
  4371b8:	ldr	w0, [sp, #76]
  4371bc:	cmp	w0, #0x39
  4371c0:	b.gt	437294 <ferror@plt+0x326a4>
  4371c4:	b	4371d0 <ferror@plt+0x325e0>
  4371c8:	bl	435fd0 <ferror@plt+0x313e0>
  4371cc:	str	w0, [sp, #76]
  4371d0:	ldr	w0, [sp, #76]
  4371d4:	cmp	w0, #0x2f
  4371d8:	b.le	4371e8 <ferror@plt+0x325f8>
  4371dc:	ldr	w0, [sp, #76]
  4371e0:	cmp	w0, #0x39
  4371e4:	b.le	4371c8 <ferror@plt+0x325d8>
  4371e8:	ldr	w0, [sp, #76]
  4371ec:	cmp	w0, #0x2e
  4371f0:	b.ne	437220 <ferror@plt+0x32630>  // b.any
  4371f4:	bl	435fd0 <ferror@plt+0x313e0>
  4371f8:	str	w0, [sp, #76]
  4371fc:	b	437208 <ferror@plt+0x32618>
  437200:	bl	435fd0 <ferror@plt+0x313e0>
  437204:	str	w0, [sp, #76]
  437208:	ldr	w0, [sp, #76]
  43720c:	cmp	w0, #0x2f
  437210:	b.le	437220 <ferror@plt+0x32630>
  437214:	ldr	w0, [sp, #76]
  437218:	cmp	w0, #0x39
  43721c:	b.le	437200 <ferror@plt+0x32610>
  437220:	ldr	w0, [sp, #76]
  437224:	cmp	w0, #0x65
  437228:	b.eq	437238 <ferror@plt+0x32648>  // b.none
  43722c:	ldr	w0, [sp, #76]
  437230:	cmp	w0, #0x45
  437234:	b.ne	43727c <ferror@plt+0x3268c>  // b.any
  437238:	ldr	w0, [sp, #76]
  43723c:	cmp	w0, #0x2b
  437240:	b.eq	437250 <ferror@plt+0x32660>  // b.none
  437244:	ldr	w0, [sp, #76]
  437248:	cmp	w0, #0x2d
  43724c:	b.ne	437264 <ferror@plt+0x32674>  // b.any
  437250:	bl	435fd0 <ferror@plt+0x313e0>
  437254:	str	w0, [sp, #76]
  437258:	b	437264 <ferror@plt+0x32674>
  43725c:	bl	435fd0 <ferror@plt+0x313e0>
  437260:	str	w0, [sp, #76]
  437264:	ldr	w0, [sp, #76]
  437268:	cmp	w0, #0x2f
  43726c:	b.le	43727c <ferror@plt+0x3268c>
  437270:	ldr	w0, [sp, #76]
  437274:	cmp	w0, #0x39
  437278:	b.le	43725c <ferror@plt+0x3266c>
  43727c:	ldr	w0, [sp, #76]
  437280:	bl	436178 <ferror@plt+0x31588>
  437284:	ldr	x0, [sp, #24]
  437288:	mov	w1, #0xb                   	// #11
  43728c:	str	w1, [x0]
  437290:	b	437430 <ferror@plt+0x32840>
  437294:	ldr	w0, [sp, #76]
  437298:	cmp	w0, #0x60
  43729c:	b.le	4372ac <ferror@plt+0x326bc>
  4372a0:	ldr	w0, [sp, #76]
  4372a4:	cmp	w0, #0x7a
  4372a8:	b.le	4372d0 <ferror@plt+0x326e0>
  4372ac:	ldr	w0, [sp, #76]
  4372b0:	cmp	w0, #0x40
  4372b4:	b.le	4372c4 <ferror@plt+0x326d4>
  4372b8:	ldr	w0, [sp, #76]
  4372bc:	cmp	w0, #0x5a
  4372c0:	b.le	4372d0 <ferror@plt+0x326e0>
  4372c4:	ldr	w0, [sp, #76]
  4372c8:	cmp	w0, #0x5f
  4372cc:	b.ne	437410 <ferror@plt+0x32820>  // b.any
  4372d0:	bl	4367cc <ferror@plt+0x31bdc>
  4372d4:	b	4372e8 <ferror@plt+0x326f8>
  4372d8:	ldr	w0, [sp, #76]
  4372dc:	bl	4367e0 <ferror@plt+0x31bf0>
  4372e0:	bl	435fd0 <ferror@plt+0x313e0>
  4372e4:	str	w0, [sp, #76]
  4372e8:	ldr	w0, [sp, #76]
  4372ec:	cmp	w0, #0x60
  4372f0:	b.le	437300 <ferror@plt+0x32710>
  4372f4:	ldr	w0, [sp, #76]
  4372f8:	cmp	w0, #0x7a
  4372fc:	b.le	4372d8 <ferror@plt+0x326e8>
  437300:	ldr	w0, [sp, #76]
  437304:	cmp	w0, #0x40
  437308:	b.le	437318 <ferror@plt+0x32728>
  43730c:	ldr	w0, [sp, #76]
  437310:	cmp	w0, #0x5a
  437314:	b.le	4372d8 <ferror@plt+0x326e8>
  437318:	ldr	w0, [sp, #76]
  43731c:	cmp	w0, #0x5f
  437320:	b.eq	4372d8 <ferror@plt+0x326e8>  // b.none
  437324:	ldr	w0, [sp, #76]
  437328:	cmp	w0, #0x2f
  43732c:	b.le	43733c <ferror@plt+0x3274c>
  437330:	ldr	w0, [sp, #76]
  437334:	cmp	w0, #0x39
  437338:	b.le	4372d8 <ferror@plt+0x326e8>
  43733c:	bl	4368ac <ferror@plt+0x31cbc>
  437340:	ldr	w0, [sp, #76]
  437344:	bl	436178 <ferror@plt+0x31588>
  437348:	adrp	x0, 463000 <program_name+0x1fa8>
  43734c:	add	x0, x0, #0xf0
  437350:	ldr	x2, [x0]
  437354:	adrp	x0, 448000 <ferror@plt+0x43410>
  437358:	add	x1, x0, #0xe10
  43735c:	mov	x0, x2
  437360:	bl	404840 <strcmp@plt>
  437364:	cmp	w0, #0x0
  437368:	b.ne	43737c <ferror@plt+0x3278c>  // b.any
  43736c:	ldr	x0, [sp, #24]
  437370:	mov	w1, #0x8                   	// #8
  437374:	str	w1, [x0]
  437378:	b	437430 <ferror@plt+0x32840>
  43737c:	adrp	x0, 463000 <program_name+0x1fa8>
  437380:	add	x0, x0, #0xf0
  437384:	ldr	x2, [x0]
  437388:	adrp	x0, 448000 <ferror@plt+0x43410>
  43738c:	add	x1, x0, #0xe18
  437390:	mov	x0, x2
  437394:	bl	404840 <strcmp@plt>
  437398:	cmp	w0, #0x0
  43739c:	b.ne	4373b0 <ferror@plt+0x327c0>  // b.any
  4373a0:	ldr	x0, [sp, #24]
  4373a4:	mov	w1, #0x9                   	// #9
  4373a8:	str	w1, [x0]
  4373ac:	b	437430 <ferror@plt+0x32840>
  4373b0:	adrp	x0, 463000 <program_name+0x1fa8>
  4373b4:	add	x0, x0, #0xf0
  4373b8:	ldr	x2, [x0]
  4373bc:	adrp	x0, 448000 <ferror@plt+0x43410>
  4373c0:	add	x1, x0, #0xe20
  4373c4:	mov	x0, x2
  4373c8:	bl	404840 <strcmp@plt>
  4373cc:	cmp	w0, #0x0
  4373d0:	b.ne	4373e4 <ferror@plt+0x327f4>  // b.any
  4373d4:	ldr	x0, [sp, #24]
  4373d8:	mov	w1, #0x9                   	// #9
  4373dc:	str	w1, [x0]
  4373e0:	b	437430 <ferror@plt+0x32840>
  4373e4:	adrp	x0, 463000 <program_name+0x1fa8>
  4373e8:	add	x0, x0, #0xf0
  4373ec:	ldr	x0, [x0]
  4373f0:	bl	404630 <xstrdup@plt>
  4373f4:	mov	x1, x0
  4373f8:	ldr	x0, [sp, #24]
  4373fc:	str	x1, [x0, #8]
  437400:	ldr	x0, [sp, #24]
  437404:	mov	w1, #0xc                   	// #12
  437408:	str	w1, [x0]
  43740c:	b	437430 <ferror@plt+0x32840>
  437410:	ldr	x0, [sp, #24]
  437414:	mov	w1, #0xd                   	// #13
  437418:	str	w1, [x0]
  43741c:	b	436a64 <ferror@plt+0x31e74>
  437420:	nop
  437424:	b	436a64 <ferror@plt+0x31e74>
  437428:	nop
  43742c:	b	436a64 <ferror@plt+0x31e74>
  437430:	ldp	x29, x30, [sp], #80
  437434:	ret
  437438:	stp	x29, x30, [sp, #-32]!
  43743c:	mov	x29, sp
  437440:	str	x0, [sp, #24]
  437444:	ldr	x0, [sp, #24]
  437448:	ldr	w0, [x0]
  43744c:	cmp	w0, #0x0
  437450:	b.eq	4374b8 <ferror@plt+0x328c8>  // b.none
  437454:	adrp	x0, 463000 <program_name+0x1fa8>
  437458:	add	x0, x0, #0x164
  43745c:	ldr	w0, [x0]
  437460:	cmp	w0, #0x3
  437464:	b.ne	43746c <ferror@plt+0x3287c>  // b.any
  437468:	bl	4047b0 <abort@plt>
  43746c:	adrp	x0, 463000 <program_name+0x1fa8>
  437470:	add	x0, x0, #0x164
  437474:	ldr	w0, [x0]
  437478:	add	w2, w0, #0x1
  43747c:	adrp	x1, 463000 <program_name+0x1fa8>
  437480:	add	x1, x1, #0x164
  437484:	str	w2, [x1]
  437488:	adrp	x1, 463000 <program_name+0x1fa8>
  43748c:	add	x1, x1, #0x168
  437490:	sxtw	x0, w0
  437494:	lsl	x0, x0, #5
  437498:	add	x1, x1, x0
  43749c:	ldr	x0, [sp, #24]
  4374a0:	mov	x2, x1
  4374a4:	mov	x3, x0
  4374a8:	ldp	x0, x1, [x3]
  4374ac:	stp	x0, x1, [x2]
  4374b0:	ldp	x0, x1, [x3, #16]
  4374b4:	stp	x0, x1, [x2, #16]
  4374b8:	nop
  4374bc:	ldp	x29, x30, [sp], #32
  4374c0:	ret
  4374c4:	stp	x29, x30, [sp, #-160]!
  4374c8:	mov	x29, sp
  4374cc:	str	x0, [sp, #24]
  4374d0:	adrp	x0, 463000 <program_name+0x1fa8>
  4374d4:	add	x0, x0, #0x164
  4374d8:	ldr	w0, [x0]
  4374dc:	cmp	w0, #0x0
  4374e0:	b.eq	437550 <ferror@plt+0x32960>  // b.none
  4374e4:	adrp	x0, 463000 <program_name+0x1fa8>
  4374e8:	add	x0, x0, #0x164
  4374ec:	ldr	w0, [x0]
  4374f0:	sub	w1, w0, #0x1
  4374f4:	adrp	x0, 463000 <program_name+0x1fa8>
  4374f8:	add	x0, x0, #0x164
  4374fc:	str	w1, [x0]
  437500:	adrp	x0, 463000 <program_name+0x1fa8>
  437504:	add	x0, x0, #0x164
  437508:	ldr	w3, [x0]
  43750c:	ldr	x2, [sp, #24]
  437510:	adrp	x0, 463000 <program_name+0x1fa8>
  437514:	add	x1, x0, #0x168
  437518:	sxtw	x0, w3
  43751c:	lsl	x0, x0, #5
  437520:	add	x0, x1, x0
  437524:	mov	x3, x0
  437528:	ldp	x0, x1, [x3]
  43752c:	stp	x0, x1, [x2]
  437530:	ldp	x0, x1, [x3, #16]
  437534:	stp	x0, x1, [x2, #16]
  437538:	ldr	x0, [sp, #24]
  43753c:	ldr	w1, [x0]
  437540:	adrp	x0, 463000 <program_name+0x1fa8>
  437544:	add	x0, x0, #0x160
  437548:	str	w1, [x0]
  43754c:	b	4376dc <ferror@plt+0x32aec>
  437550:	ldr	x0, [sp, #24]
  437554:	bl	4369e4 <ferror@plt+0x31df4>
  437558:	ldr	x0, [sp, #24]
  43755c:	ldr	w0, [x0]
  437560:	cmp	w0, #0xa
  437564:	b.ne	4376c8 <ferror@plt+0x32ad8>  // b.any
  437568:	adrp	x0, 463000 <program_name+0x1fa8>
  43756c:	add	x0, x0, #0x160
  437570:	ldr	w0, [x0]
  437574:	cmp	w0, #0x8
  437578:	b.eq	4376c8 <ferror@plt+0x32ad8>  // b.none
  43757c:	adrp	x0, 463000 <program_name+0x1fa8>
  437580:	add	x0, x0, #0x160
  437584:	ldr	w0, [x0]
  437588:	cmp	w0, #0x6
  43758c:	b.eq	4376c8 <ferror@plt+0x32ad8>  // b.none
  437590:	adrp	x0, 463000 <program_name+0x1fa8>
  437594:	add	x0, x0, #0x160
  437598:	ldr	w0, [x0]
  43759c:	cmp	w0, #0xc
  4375a0:	b.eq	4376c8 <ferror@plt+0x32ad8>  // b.none
  4375a4:	adrp	x0, 463000 <program_name+0x1fa8>
  4375a8:	add	x0, x0, #0x160
  4375ac:	ldr	w0, [x0]
  4375b0:	cmp	w0, #0x7
  4375b4:	b.eq	4376c8 <ferror@plt+0x32ad8>  // b.none
  4375b8:	adrp	x0, 463000 <program_name+0x1fa8>
  4375bc:	add	x0, x0, #0x160
  4375c0:	ldr	w0, [x0]
  4375c4:	cmp	w0, #0x2
  4375c8:	b.eq	4376c8 <ferror@plt+0x32ad8>  // b.none
  4375cc:	ldr	x0, [sp, #24]
  4375d0:	ldr	x0, [x0, #8]
  4375d4:	str	x0, [sp, #152]
  4375d8:	ldr	x0, [sp, #152]
  4375dc:	bl	404280 <strlen@plt>
  4375e0:	str	x0, [sp, #144]
  4375e4:	add	x0, sp, #0x20
  4375e8:	bl	4369e4 <ferror@plt+0x31df4>
  4375ec:	ldr	w0, [sp, #32]
  4375f0:	cmp	w0, #0x7
  4375f4:	b.ne	4376b4 <ferror@plt+0x32ac4>  // b.any
  4375f8:	add	x0, sp, #0x40
  4375fc:	bl	4369e4 <ferror@plt+0x31df4>
  437600:	ldr	w0, [sp, #64]
  437604:	cmp	w0, #0xa
  437608:	b.ne	4376ac <ferror@plt+0x32abc>  // b.any
  43760c:	add	x0, sp, #0x60
  437610:	bl	4369e4 <ferror@plt+0x31df4>
  437614:	ldr	w0, [sp, #96]
  437618:	cmp	w0, #0x8
  43761c:	b.eq	4376a4 <ferror@plt+0x32ab4>  // b.none
  437620:	ldr	x0, [sp, #72]
  437624:	str	x0, [sp, #136]
  437628:	ldr	x0, [sp, #136]
  43762c:	bl	404280 <strlen@plt>
  437630:	str	x0, [sp, #128]
  437634:	ldr	x1, [sp, #144]
  437638:	ldr	x0, [sp, #128]
  43763c:	add	x0, x1, x0
  437640:	add	x0, x0, #0x1
  437644:	mov	x1, x0
  437648:	ldr	x0, [sp, #152]
  43764c:	bl	404560 <xrealloc@plt>
  437650:	str	x0, [sp, #152]
  437654:	ldr	x1, [sp, #152]
  437658:	ldr	x0, [sp, #144]
  43765c:	add	x3, x1, x0
  437660:	ldr	x0, [sp, #128]
  437664:	add	x0, x0, #0x1
  437668:	mov	x2, x0
  43766c:	ldr	x1, [sp, #136]
  437670:	mov	x0, x3
  437674:	bl	404220 <memcpy@plt>
  437678:	ldr	x1, [sp, #144]
  43767c:	ldr	x0, [sp, #128]
  437680:	add	x0, x1, x0
  437684:	str	x0, [sp, #144]
  437688:	add	x0, sp, #0x60
  43768c:	bl	436958 <ferror@plt+0x31d68>
  437690:	add	x0, sp, #0x40
  437694:	bl	43676c <ferror@plt+0x31b7c>
  437698:	add	x0, sp, #0x20
  43769c:	bl	43676c <ferror@plt+0x31b7c>
  4376a0:	b	4375e4 <ferror@plt+0x329f4>
  4376a4:	add	x0, sp, #0x60
  4376a8:	bl	436958 <ferror@plt+0x31d68>
  4376ac:	add	x0, sp, #0x40
  4376b0:	bl	436958 <ferror@plt+0x31d68>
  4376b4:	add	x0, sp, #0x20
  4376b8:	bl	436958 <ferror@plt+0x31d68>
  4376bc:	ldr	x0, [sp, #24]
  4376c0:	ldr	x1, [sp, #152]
  4376c4:	str	x1, [x0, #8]
  4376c8:	ldr	x0, [sp, #24]
  4376cc:	ldr	w1, [x0]
  4376d0:	adrp	x0, 463000 <program_name+0x1fa8>
  4376d4:	add	x0, x0, #0x160
  4376d8:	str	w1, [x0]
  4376dc:	ldp	x29, x30, [sp], #160
  4376e0:	ret
  4376e4:	stp	x29, x30, [sp, #-128]!
  4376e8:	mov	x29, sp
  4376ec:	str	x0, [sp, #24]
  4376f0:	ldr	x0, [sp, #24]
  4376f4:	bl	4374c4 <ferror@plt+0x328d4>
  4376f8:	ldr	x0, [sp, #24]
  4376fc:	ldr	w0, [x0]
  437700:	cmp	w0, #0xc
  437704:	b.ne	4377fc <ferror@plt+0x32c0c>  // b.any
  437708:	ldr	x0, [sp, #24]
  43770c:	ldr	x0, [x0, #8]
  437710:	str	x0, [sp, #120]
  437714:	ldr	x0, [sp, #120]
  437718:	bl	404280 <strlen@plt>
  43771c:	str	x0, [sp, #112]
  437720:	add	x0, sp, #0x20
  437724:	bl	4374c4 <ferror@plt+0x328d4>
  437728:	ldr	w0, [sp, #32]
  43772c:	cmp	w0, #0x6
  437730:	b.ne	4377e8 <ferror@plt+0x32bf8>  // b.any
  437734:	add	x0, sp, #0x40
  437738:	bl	4374c4 <ferror@plt+0x328d4>
  43773c:	ldr	w0, [sp, #64]
  437740:	cmp	w0, #0xc
  437744:	b.ne	4377e0 <ferror@plt+0x32bf0>  // b.any
  437748:	ldr	x0, [sp, #72]
  43774c:	str	x0, [sp, #104]
  437750:	ldr	x0, [sp, #104]
  437754:	bl	404280 <strlen@plt>
  437758:	str	x0, [sp, #96]
  43775c:	ldr	x1, [sp, #112]
  437760:	ldr	x0, [sp, #96]
  437764:	add	x0, x1, x0
  437768:	add	x0, x0, #0x2
  43776c:	mov	x1, x0
  437770:	ldr	x0, [sp, #120]
  437774:	bl	404560 <xrealloc@plt>
  437778:	str	x0, [sp, #120]
  43777c:	ldr	x1, [sp, #120]
  437780:	ldr	x0, [sp, #112]
  437784:	add	x0, x1, x0
  437788:	mov	w1, #0x2e                  	// #46
  43778c:	strb	w1, [x0]
  437790:	ldr	x0, [sp, #112]
  437794:	add	x0, x0, #0x1
  437798:	ldr	x1, [sp, #120]
  43779c:	add	x3, x1, x0
  4377a0:	ldr	x0, [sp, #96]
  4377a4:	add	x0, x0, #0x1
  4377a8:	mov	x2, x0
  4377ac:	ldr	x1, [sp, #104]
  4377b0:	mov	x0, x3
  4377b4:	bl	404220 <memcpy@plt>
  4377b8:	ldr	x1, [sp, #96]
  4377bc:	ldr	x0, [sp, #112]
  4377c0:	add	x0, x1, x0
  4377c4:	add	x0, x0, #0x1
  4377c8:	str	x0, [sp, #112]
  4377cc:	add	x0, sp, #0x20
  4377d0:	bl	43676c <ferror@plt+0x31b7c>
  4377d4:	add	x0, sp, #0x40
  4377d8:	bl	43676c <ferror@plt+0x31b7c>
  4377dc:	b	437720 <ferror@plt+0x32b30>
  4377e0:	add	x0, sp, #0x40
  4377e4:	bl	437438 <ferror@plt+0x32848>
  4377e8:	add	x0, sp, #0x20
  4377ec:	bl	437438 <ferror@plt+0x32848>
  4377f0:	ldr	x0, [sp, #24]
  4377f4:	ldr	x1, [sp, #120]
  4377f8:	str	x1, [x0, #8]
  4377fc:	nop
  437800:	ldp	x29, x30, [sp], #128
  437804:	ret
  437808:	stp	x29, x30, [sp, #-32]!
  43780c:	mov	x29, sp
  437810:	str	x0, [sp, #24]
  437814:	ldr	x0, [sp, #24]
  437818:	bl	4376e4 <ferror@plt+0x32af4>
  43781c:	nop
  437820:	ldp	x29, x30, [sp], #32
  437824:	ret
  437828:	sub	sp, sp, #0xd0
  43782c:	stp	x29, x30, [sp, #16]
  437830:	add	x29, sp, #0x10
  437834:	stp	x19, x20, [sp, #32]
  437838:	str	x0, [sp, #88]
  43783c:	str	w1, [sp, #84]
  437840:	str	w2, [sp, #80]
  437844:	stp	x3, x4, [sp, #64]
  437848:	str	x5, [sp, #56]
  43784c:	mov	w0, #0x1                   	// #1
  437850:	str	w0, [sp, #204]
  437854:	str	xzr, [sp, #192]
  437858:	adrp	x0, 460000 <default_parse_debrief>
  43785c:	add	x0, x0, #0xd58
  437860:	ldp	x0, x1, [x0]
  437864:	stp	x0, x1, [sp, #160]
  437868:	add	x0, sp, #0x40
  43786c:	bl	40a264 <ferror@plt+0x5674>
  437870:	mov	w1, w0
  437874:	ldr	w0, [sp, #80]
  437878:	bl	40a178 <ferror@plt+0x5588>
  43787c:	str	w0, [sp, #152]
  437880:	str	wzr, [sp, #200]
  437884:	add	x0, sp, #0x60
  437888:	bl	437808 <ferror@plt+0x32c18>
  43788c:	ldr	w0, [sp, #96]
  437890:	cmp	w0, #0xd
  437894:	b.eq	437cb4 <ferror@plt+0x330c4>  // b.none
  437898:	cmp	w0, #0xd
  43789c:	b.hi	437ccc <ferror@plt+0x330dc>  // b.pmore
  4378a0:	cmp	w0, #0xc
  4378a4:	b.eq	437934 <ferror@plt+0x32d44>  // b.none
  4378a8:	cmp	w0, #0xc
  4378ac:	b.hi	437ccc <ferror@plt+0x330dc>  // b.pmore
  4378b0:	cmp	w0, #0xb
  4378b4:	b.eq	437cb4 <ferror@plt+0x330c4>  // b.none
  4378b8:	cmp	w0, #0xb
  4378bc:	b.hi	437ccc <ferror@plt+0x330dc>  // b.pmore
  4378c0:	cmp	w0, #0xa
  4378c4:	b.eq	437b78 <ferror@plt+0x32f88>  // b.none
  4378c8:	cmp	w0, #0xa
  4378cc:	b.hi	437ccc <ferror@plt+0x330dc>  // b.pmore
  4378d0:	cmp	w0, #0x9
  4378d4:	b.hi	437ccc <ferror@plt+0x330dc>  // b.pmore
  4378d8:	cmp	w0, #0x6
  4378dc:	b.cs	437cb4 <ferror@plt+0x330c4>  // b.hs, b.nlast
  4378e0:	cmp	w0, #0x5
  4378e4:	b.eq	437b28 <ferror@plt+0x32f38>  // b.none
  4378e8:	cmp	w0, #0x5
  4378ec:	b.hi	437ccc <ferror@plt+0x330dc>  // b.pmore
  4378f0:	cmp	w0, #0x4
  4378f4:	b.eq	437ae4 <ferror@plt+0x32ef4>  // b.none
  4378f8:	cmp	w0, #0x4
  4378fc:	b.hi	437ccc <ferror@plt+0x330dc>  // b.pmore
  437900:	cmp	w0, #0x3
  437904:	b.eq	437a74 <ferror@plt+0x32e84>  // b.none
  437908:	cmp	w0, #0x3
  43790c:	b.hi	437ccc <ferror@plt+0x330dc>  // b.pmore
  437910:	cmp	w0, #0x2
  437914:	b.eq	437a30 <ferror@plt+0x32e40>  // b.none
  437918:	cmp	w0, #0x2
  43791c:	b.hi	437ccc <ferror@plt+0x330dc>  // b.pmore
  437920:	cmp	w0, #0x0
  437924:	b.eq	437b64 <ferror@plt+0x32f74>  // b.none
  437928:	cmp	w0, #0x1
  43792c:	b.eq	4379bc <ferror@plt+0x32dcc>  // b.none
  437930:	b	437ccc <ferror@plt+0x330dc>
  437934:	ldr	x19, [sp, #104]
  437938:	ldr	x0, [sp, #104]
  43793c:	bl	404280 <strlen@plt>
  437940:	mov	x1, x0
  437944:	add	x0, sp, #0x90
  437948:	mov	x3, x0
  43794c:	mov	x2, x1
  437950:	mov	x1, x19
  437954:	adrp	x0, 463000 <program_name+0x1fa8>
  437958:	add	x0, x0, #0x40
  43795c:	bl	404650 <hash_find_entry@plt>
  437960:	cmp	w0, #0x0
  437964:	b.ne	43797c <ferror@plt+0x32d8c>  // b.any
  437968:	ldr	x0, [sp, #144]
  43796c:	str	x0, [sp, #192]
  437970:	mov	w0, #0x1                   	// #1
  437974:	str	w0, [sp, #200]
  437978:	b	437980 <ferror@plt+0x32d90>
  43797c:	str	wzr, [sp, #200]
  437980:	adrp	x0, 463000 <program_name+0x1fa8>
  437984:	add	x0, x0, #0x1c8
  437988:	ldr	x19, [x0]
  43798c:	ldr	x20, [sp, #104]
  437990:	ldr	x0, [sp, #104]
  437994:	bl	404280 <strlen@plt>
  437998:	mov	x2, x0
  43799c:	mov	x1, x20
  4379a0:	mov	x0, x19
  4379a4:	bl	40a32c <ferror@plt+0x573c>
  4379a8:	bl	40a240 <ferror@plt+0x5650>
  4379ac:	stp	x0, x1, [sp, #160]
  4379b0:	ldr	x0, [sp, #104]
  4379b4:	bl	4048f0 <free@plt>
  4379b8:	b	437cd0 <ferror@plt+0x330e0>
  4379bc:	ldr	w0, [sp, #200]
  4379c0:	cmp	w0, #0x0
  4379c4:	b.eq	4379d0 <ferror@plt+0x32de0>  // b.none
  4379c8:	ldr	x0, [sp, #192]
  4379cc:	b	4379d4 <ferror@plt+0x32de4>
  4379d0:	mov	x0, #0x0                   	// #0
  4379d4:	mov	x1, x0
  4379d8:	ldr	x0, [sp, #88]
  4379dc:	bl	40b2a4 <ferror@plt+0x66b4>
  4379e0:	mov	x5, x0
  4379e4:	ldp	x3, x4, [sp, #160]
  4379e8:	ldr	w2, [sp, #152]
  4379ec:	mov	w1, #0x2                   	// #2
  4379f0:	ldr	x0, [sp, #88]
  4379f4:	bl	437828 <ferror@plt+0x32c38>
  4379f8:	and	w0, w0, #0xff
  4379fc:	cmp	w0, #0x0
  437a00:	b.eq	437a18 <ferror@plt+0x32e28>  // b.none
  437a04:	ldr	w1, [sp, #204]
  437a08:	ldr	x0, [sp, #56]
  437a0c:	bl	40bea0 <ferror@plt+0x72b0>
  437a10:	mov	w0, #0x1                   	// #1
  437a14:	b	437cd4 <ferror@plt+0x330e4>
  437a18:	adrp	x0, 460000 <default_parse_debrief>
  437a1c:	add	x0, x0, #0xd38
  437a20:	ldp	x0, x1, [x0]
  437a24:	stp	x0, x1, [sp, #160]
  437a28:	str	wzr, [sp, #200]
  437a2c:	b	437cd0 <ferror@plt+0x330e0>
  437a30:	ldr	w0, [sp, #84]
  437a34:	cmp	w0, #0x2
  437a38:	b.eq	437a48 <ferror@plt+0x32e58>  // b.none
  437a3c:	ldr	w0, [sp, #84]
  437a40:	cmp	w0, #0x0
  437a44:	b.ne	437a5c <ferror@plt+0x32e6c>  // b.any
  437a48:	ldr	w1, [sp, #204]
  437a4c:	ldr	x0, [sp, #56]
  437a50:	bl	40bea0 <ferror@plt+0x72b0>
  437a54:	mov	w0, #0x0                   	// #0
  437a58:	b	437cd4 <ferror@plt+0x330e4>
  437a5c:	adrp	x0, 460000 <default_parse_debrief>
  437a60:	add	x0, x0, #0xd38
  437a64:	ldp	x0, x1, [x0]
  437a68:	stp	x0, x1, [sp, #160]
  437a6c:	str	wzr, [sp, #200]
  437a70:	b	437cd0 <ferror@plt+0x330e0>
  437a74:	mov	x1, #0x0                   	// #0
  437a78:	ldr	x0, [sp, #88]
  437a7c:	bl	40b2a4 <ferror@plt+0x66b4>
  437a80:	mov	x2, x0
  437a84:	adrp	x0, 460000 <default_parse_debrief>
  437a88:	add	x1, x0, #0xd38
  437a8c:	adrp	x0, 461000 <sentence_end_required_spaces>
  437a90:	add	x0, x0, #0xb10
  437a94:	mov	x5, x2
  437a98:	ldp	x3, x4, [x1]
  437a9c:	ldr	w2, [x0]
  437aa0:	mov	w1, #0x4                   	// #4
  437aa4:	ldr	x0, [sp, #88]
  437aa8:	bl	437828 <ferror@plt+0x32c38>
  437aac:	and	w0, w0, #0xff
  437ab0:	cmp	w0, #0x0
  437ab4:	b.eq	437acc <ferror@plt+0x32edc>  // b.none
  437ab8:	ldr	w1, [sp, #204]
  437abc:	ldr	x0, [sp, #56]
  437ac0:	bl	40bea0 <ferror@plt+0x72b0>
  437ac4:	mov	w0, #0x1                   	// #1
  437ac8:	b	437cd4 <ferror@plt+0x330e4>
  437acc:	adrp	x0, 460000 <default_parse_debrief>
  437ad0:	add	x0, x0, #0xd38
  437ad4:	ldp	x0, x1, [x0]
  437ad8:	stp	x0, x1, [sp, #160]
  437adc:	str	wzr, [sp, #200]
  437ae0:	b	437cd0 <ferror@plt+0x330e0>
  437ae4:	ldr	w0, [sp, #84]
  437ae8:	cmp	w0, #0x4
  437aec:	b.eq	437afc <ferror@plt+0x32f0c>  // b.none
  437af0:	ldr	w0, [sp, #84]
  437af4:	cmp	w0, #0x0
  437af8:	b.ne	437b10 <ferror@plt+0x32f20>  // b.any
  437afc:	ldr	w1, [sp, #204]
  437b00:	ldr	x0, [sp, #56]
  437b04:	bl	40bea0 <ferror@plt+0x72b0>
  437b08:	mov	w0, #0x0                   	// #0
  437b0c:	b	437cd4 <ferror@plt+0x330e4>
  437b10:	adrp	x0, 460000 <default_parse_debrief>
  437b14:	add	x0, x0, #0xd38
  437b18:	ldp	x0, x1, [x0]
  437b1c:	stp	x0, x1, [sp, #160]
  437b20:	str	wzr, [sp, #200]
  437b24:	b	437cd0 <ferror@plt+0x330e0>
  437b28:	ldr	w0, [sp, #204]
  437b2c:	add	w0, w0, #0x1
  437b30:	str	w0, [sp, #204]
  437b34:	add	x0, sp, #0x40
  437b38:	bl	40a264 <ferror@plt+0x5674>
  437b3c:	mov	w1, w0
  437b40:	ldr	w0, [sp, #80]
  437b44:	bl	40a178 <ferror@plt+0x5588>
  437b48:	str	w0, [sp, #152]
  437b4c:	adrp	x0, 460000 <default_parse_debrief>
  437b50:	add	x0, x0, #0xd58
  437b54:	ldp	x0, x1, [x0]
  437b58:	stp	x0, x1, [sp, #160]
  437b5c:	str	wzr, [sp, #200]
  437b60:	b	437cd0 <ferror@plt+0x330e0>
  437b64:	ldr	w1, [sp, #204]
  437b68:	ldr	x0, [sp, #56]
  437b6c:	bl	40bea0 <ferror@plt+0x72b0>
  437b70:	mov	w0, #0x1                   	// #1
  437b74:	b	437cd4 <ferror@plt+0x330e4>
  437b78:	adrp	x0, 463000 <program_name+0x1fa8>
  437b7c:	add	x0, x0, #0x588
  437b80:	ldr	x0, [x0]
  437b84:	str	x0, [sp, #128]
  437b88:	ldr	w0, [sp, #120]
  437b8c:	sxtw	x0, w0
  437b90:	str	x0, [sp, #136]
  437b94:	adrp	x0, 463000 <program_name+0x1fa8>
  437b98:	add	x0, x0, #0x38
  437b9c:	ldrb	w0, [x0]
  437ba0:	cmp	w0, #0x0
  437ba4:	b.eq	437be0 <ferror@plt+0x32ff0>  // b.none
  437ba8:	ldr	x0, [sp, #104]
  437bac:	ldr	x2, [sp, #112]
  437bb0:	add	x1, sp, #0x80
  437bb4:	strb	wzr, [sp]
  437bb8:	mov	x7, x2
  437bbc:	mov	x6, #0x0                   	// #0
  437bc0:	mov	x5, x1
  437bc4:	ldr	w4, [sp, #152]
  437bc8:	mov	w3, #0x0                   	// #0
  437bcc:	mov	x2, x0
  437bd0:	mov	x1, #0x0                   	// #0
  437bd4:	ldr	x0, [sp, #88]
  437bd8:	bl	40ce94 <ferror@plt+0x82a4>
  437bdc:	b	437c94 <ferror@plt+0x330a4>
  437be0:	ldr	x0, [sp, #104]
  437be4:	ldr	x1, [sp, #128]
  437be8:	ldr	x2, [sp, #136]
  437bec:	mov	w3, w2
  437bf0:	mov	x2, x1
  437bf4:	mov	w1, #0x2                   	// #2
  437bf8:	bl	408964 <ferror@plt+0x3d74>
  437bfc:	str	x0, [sp, #184]
  437c00:	ldr	x0, [sp, #104]
  437c04:	bl	4048f0 <free@plt>
  437c08:	ldr	w0, [sp, #200]
  437c0c:	cmp	w0, #0x0
  437c10:	b.eq	437c64 <ferror@plt+0x33074>  // b.none
  437c14:	ldr	x1, [sp, #192]
  437c18:	ldr	x0, [sp, #88]
  437c1c:	bl	40b2a4 <ferror@plt+0x66b4>
  437c20:	str	x0, [sp, #176]
  437c24:	ldr	x0, [sp, #128]
  437c28:	ldr	x1, [sp, #136]
  437c2c:	ldr	x2, [sp, #112]
  437c30:	mov	w7, #0x0                   	// #0
  437c34:	mov	x6, x2
  437c38:	mov	x5, x1
  437c3c:	mov	x4, x0
  437c40:	ldr	w3, [sp, #152]
  437c44:	ldr	x2, [sp, #184]
  437c48:	mov	w1, #0x1                   	// #1
  437c4c:	ldr	x0, [sp, #176]
  437c50:	bl	40bb14 <ferror@plt+0x6f24>
  437c54:	mov	w1, #0x1                   	// #1
  437c58:	ldr	x0, [sp, #176]
  437c5c:	bl	40bea0 <ferror@plt+0x72b0>
  437c60:	b	437c94 <ferror@plt+0x330a4>
  437c64:	ldr	x0, [sp, #128]
  437c68:	ldr	x1, [sp, #136]
  437c6c:	ldr	x2, [sp, #112]
  437c70:	mov	w7, #0x0                   	// #0
  437c74:	mov	x6, x2
  437c78:	mov	x5, x1
  437c7c:	mov	x4, x0
  437c80:	ldr	w3, [sp, #152]
  437c84:	ldr	x2, [sp, #184]
  437c88:	ldr	w1, [sp, #204]
  437c8c:	ldr	x0, [sp, #56]
  437c90:	bl	40bb14 <ferror@plt+0x6f24>
  437c94:	ldr	x0, [sp, #112]
  437c98:	bl	435d70 <ferror@plt+0x31180>
  437c9c:	adrp	x0, 460000 <default_parse_debrief>
  437ca0:	add	x0, x0, #0xd38
  437ca4:	ldp	x0, x1, [x0]
  437ca8:	stp	x0, x1, [sp, #160]
  437cac:	str	wzr, [sp, #200]
  437cb0:	b	437cd0 <ferror@plt+0x330e0>
  437cb4:	adrp	x0, 460000 <default_parse_debrief>
  437cb8:	add	x0, x0, #0xd38
  437cbc:	ldp	x0, x1, [x0]
  437cc0:	stp	x0, x1, [sp, #160]
  437cc4:	str	wzr, [sp, #200]
  437cc8:	b	437cd0 <ferror@plt+0x330e0>
  437ccc:	bl	4047b0 <abort@plt>
  437cd0:	b	437884 <ferror@plt+0x32c94>
  437cd4:	ldp	x19, x20, [sp, #32]
  437cd8:	ldp	x29, x30, [sp, #16]
  437cdc:	add	sp, sp, #0xd0
  437ce0:	ret
  437ce4:	stp	x29, x30, [sp, #-80]!
  437ce8:	mov	x29, sp
  437cec:	str	x0, [sp, #56]
  437cf0:	str	x1, [sp, #48]
  437cf4:	str	x2, [sp, #40]
  437cf8:	str	x3, [sp, #32]
  437cfc:	str	x4, [sp, #24]
  437d00:	ldr	x0, [sp, #24]
  437d04:	ldr	x0, [x0]
  437d08:	ldr	x0, [x0]
  437d0c:	ldr	x0, [x0, #8]
  437d10:	str	x0, [sp, #72]
  437d14:	adrp	x0, 463000 <program_name+0x1fa8>
  437d18:	add	x0, x0, #0xb8
  437d1c:	ldr	x1, [sp, #56]
  437d20:	str	x1, [x0]
  437d24:	adrp	x0, 463000 <program_name+0x1fa8>
  437d28:	add	x0, x0, #0x590
  437d2c:	ldr	x1, [sp, #48]
  437d30:	str	x1, [x0]
  437d34:	ldr	x0, [sp, #40]
  437d38:	bl	404630 <xstrdup@plt>
  437d3c:	mov	x1, x0
  437d40:	adrp	x0, 463000 <program_name+0x1fa8>
  437d44:	add	x0, x0, #0x588
  437d48:	str	x1, [x0]
  437d4c:	adrp	x0, 463000 <program_name+0x1fa8>
  437d50:	add	x0, x0, #0x598
  437d54:	mov	w1, #0x1                   	// #1
  437d58:	str	w1, [x0]
  437d5c:	adrp	x0, 463000 <program_name+0x1fa8>
  437d60:	add	x0, x0, #0xc8
  437d64:	mov	w1, #0xffffffff            	// #-1
  437d68:	str	w1, [x0]
  437d6c:	adrp	x0, 463000 <program_name+0x1fa8>
  437d70:	add	x0, x0, #0xcc
  437d74:	mov	w1, #0xffffffff            	// #-1
  437d78:	str	w1, [x0]
  437d7c:	adrp	x0, 463000 <program_name+0x1fa8>
  437d80:	add	x0, x0, #0x1c8
  437d84:	ldr	x1, [sp, #32]
  437d88:	str	x1, [x0]
  437d8c:	bl	435eb0 <ferror@plt+0x312c0>
  437d90:	nop
  437d94:	mov	x1, #0x0                   	// #0
  437d98:	ldr	x0, [sp, #72]
  437d9c:	bl	40b2a4 <ferror@plt+0x66b4>
  437da0:	mov	x2, x0
  437da4:	adrp	x0, 460000 <default_parse_debrief>
  437da8:	add	x1, x0, #0xd38
  437dac:	adrp	x0, 461000 <sentence_end_required_spaces>
  437db0:	add	x0, x0, #0xb10
  437db4:	mov	x5, x2
  437db8:	ldp	x3, x4, [x1]
  437dbc:	ldr	w2, [x0]
  437dc0:	mov	w1, #0x0                   	// #0
  437dc4:	ldr	x0, [sp, #72]
  437dc8:	bl	437828 <ferror@plt+0x32c38>
  437dcc:	and	w0, w0, #0xff
  437dd0:	eor	w0, w0, #0x1
  437dd4:	and	w0, w0, #0xff
  437dd8:	cmp	w0, #0x0
  437ddc:	b.ne	437d94 <ferror@plt+0x331a4>  // b.any
  437de0:	adrp	x0, 463000 <program_name+0x1fa8>
  437de4:	add	x0, x0, #0xb8
  437de8:	str	xzr, [x0]
  437dec:	adrp	x0, 463000 <program_name+0x1fa8>
  437df0:	add	x0, x0, #0x590
  437df4:	str	xzr, [x0]
  437df8:	adrp	x0, 463000 <program_name+0x1fa8>
  437dfc:	add	x0, x0, #0x588
  437e00:	str	xzr, [x0]
  437e04:	adrp	x0, 463000 <program_name+0x1fa8>
  437e08:	add	x0, x0, #0x598
  437e0c:	str	wzr, [x0]
  437e10:	nop
  437e14:	ldp	x29, x30, [sp], #80
  437e18:	ret
  437e1c:	sub	sp, sp, #0x10
  437e20:	str	x0, [sp, #8]
  437e24:	ldr	x0, [sp, #8]
  437e28:	cmp	x0, #0x0
  437e2c:	b.eq	437e44 <ferror@plt+0x33254>  // b.none
  437e30:	ldr	x0, [sp, #8]
  437e34:	ldr	w0, [x0]
  437e38:	add	w1, w0, #0x1
  437e3c:	ldr	x0, [sp, #8]
  437e40:	str	w1, [x0]
  437e44:	ldr	x0, [sp, #8]
  437e48:	add	sp, sp, #0x10
  437e4c:	ret
  437e50:	stp	x29, x30, [sp, #-32]!
  437e54:	mov	x29, sp
  437e58:	str	x0, [sp, #24]
  437e5c:	ldr	x0, [sp, #24]
  437e60:	cmp	x0, #0x0
  437e64:	b.eq	437ea4 <ferror@plt+0x332b4>  // b.none
  437e68:	ldr	x0, [sp, #24]
  437e6c:	ldr	w0, [x0]
  437e70:	cmp	w0, #0x1
  437e74:	b.ls	437e90 <ferror@plt+0x332a0>  // b.plast
  437e78:	ldr	x0, [sp, #24]
  437e7c:	ldr	w0, [x0]
  437e80:	sub	w1, w0, #0x1
  437e84:	ldr	x0, [sp, #24]
  437e88:	str	w1, [x0]
  437e8c:	b	437ea4 <ferror@plt+0x332b4>
  437e90:	ldr	x0, [sp, #24]
  437e94:	add	x0, x0, #0x8
  437e98:	bl	404340 <string_list_destroy@plt>
  437e9c:	ldr	x0, [sp, #24]
  437ea0:	bl	4048f0 <free@plt>
  437ea4:	nop
  437ea8:	ldp	x29, x30, [sp], #32
  437eac:	ret
  437eb0:	adrp	x0, 463000 <program_name+0x1fa8>
  437eb4:	add	x0, x0, #0x1d0
  437eb8:	mov	w1, #0x1                   	// #1
  437ebc:	strb	w1, [x0]
  437ec0:	nop
  437ec4:	ret
  437ec8:	stp	x29, x30, [sp, #-96]!
  437ecc:	mov	x29, sp
  437ed0:	str	x0, [sp, #24]
  437ed4:	ldr	x0, [sp, #24]
  437ed8:	cmp	x0, #0x0
  437edc:	b.ne	437ef0 <ferror@plt+0x33300>  // b.any
  437ee0:	adrp	x0, 460000 <default_parse_debrief>
  437ee4:	add	x0, x0, #0xdfc
  437ee8:	strb	wzr, [x0]
  437eec:	b	437f84 <ferror@plt+0x33394>
  437ef0:	adrp	x0, 463000 <program_name+0x1fa8>
  437ef4:	add	x0, x0, #0x1d8
  437ef8:	ldr	x0, [x0, #24]
  437efc:	cmp	x0, #0x0
  437f00:	b.ne	437f14 <ferror@plt+0x33324>  // b.any
  437f04:	mov	x1, #0x64                  	// #100
  437f08:	adrp	x0, 463000 <program_name+0x1fa8>
  437f0c:	add	x0, x0, #0x1d8
  437f10:	bl	404370 <hash_init@plt>
  437f14:	add	x1, sp, #0x20
  437f18:	add	x0, sp, #0x50
  437f1c:	mov	x2, x1
  437f20:	mov	x1, x0
  437f24:	ldr	x0, [sp, #24]
  437f28:	bl	40a8b8 <ferror@plt+0x5cc8>
  437f2c:	mov	w1, #0x3a                  	// #58
  437f30:	ldr	x0, [sp, #24]
  437f34:	bl	404960 <strchr@plt>
  437f38:	str	x0, [sp, #88]
  437f3c:	ldr	x0, [sp, #88]
  437f40:	cmp	x0, #0x0
  437f44:	b.eq	437f58 <ferror@plt+0x33368>  // b.none
  437f48:	ldr	x0, [sp, #80]
  437f4c:	ldr	x1, [sp, #88]
  437f50:	cmp	x1, x0
  437f54:	b.cc	437f84 <ferror@plt+0x33394>  // b.lo, b.ul, b.last
  437f58:	ldr	x1, [sp, #80]
  437f5c:	ldr	x0, [sp, #24]
  437f60:	sub	x0, x1, x0
  437f64:	mov	x1, x0
  437f68:	add	x0, sp, #0x20
  437f6c:	mov	x3, x0
  437f70:	mov	x2, x1
  437f74:	ldr	x1, [sp, #24]
  437f78:	adrp	x0, 463000 <program_name+0x1fa8>
  437f7c:	add	x0, x0, #0x1d8
  437f80:	bl	40ae20 <ferror@plt+0x6230>
  437f84:	nop
  437f88:	ldp	x29, x30, [sp], #96
  437f8c:	ret
  437f90:	stp	x29, x30, [sp, #-16]!
  437f94:	mov	x29, sp
  437f98:	adrp	x0, 460000 <default_parse_debrief>
  437f9c:	add	x0, x0, #0xdfc
  437fa0:	ldrb	w0, [x0]
  437fa4:	cmp	w0, #0x0
  437fa8:	b.eq	438018 <ferror@plt+0x33428>  // b.none
  437fac:	adrp	x0, 449000 <ferror@plt+0x44410>
  437fb0:	add	x0, x0, #0x58
  437fb4:	bl	437ec8 <ferror@plt+0x332d8>
  437fb8:	adrp	x0, 449000 <ferror@plt+0x44410>
  437fbc:	add	x0, x0, #0x60
  437fc0:	bl	437ec8 <ferror@plt+0x332d8>
  437fc4:	adrp	x0, 449000 <ferror@plt+0x44410>
  437fc8:	add	x0, x0, #0x70
  437fcc:	bl	437ec8 <ferror@plt+0x332d8>
  437fd0:	adrp	x0, 449000 <ferror@plt+0x44410>
  437fd4:	add	x0, x0, #0x80
  437fd8:	bl	437ec8 <ferror@plt+0x332d8>
  437fdc:	adrp	x0, 449000 <ferror@plt+0x44410>
  437fe0:	add	x0, x0, #0x90
  437fe4:	bl	437ec8 <ferror@plt+0x332d8>
  437fe8:	adrp	x0, 449000 <ferror@plt+0x44410>
  437fec:	add	x0, x0, #0xa0
  437ff0:	bl	437ec8 <ferror@plt+0x332d8>
  437ff4:	adrp	x0, 449000 <ferror@plt+0x44410>
  437ff8:	add	x0, x0, #0xb0
  437ffc:	bl	437ec8 <ferror@plt+0x332d8>
  438000:	adrp	x0, 449000 <ferror@plt+0x44410>
  438004:	add	x0, x0, #0xc0
  438008:	bl	437ec8 <ferror@plt+0x332d8>
  43800c:	adrp	x0, 460000 <default_parse_debrief>
  438010:	add	x0, x0, #0xdfc
  438014:	strb	wzr, [x0]
  438018:	nop
  43801c:	ldp	x29, x30, [sp], #16
  438020:	ret
  438024:	stp	x29, x30, [sp, #-16]!
  438028:	mov	x29, sp
  43802c:	adrp	x0, 449000 <ferror@plt+0x44410>
  438030:	add	x0, x0, #0xc8
  438034:	bl	406ea4 <ferror@plt+0x22b4>
  438038:	adrp	x0, 449000 <ferror@plt+0x44410>
  43803c:	add	x0, x0, #0xf0
  438040:	bl	406ea4 <ferror@plt+0x22b4>
  438044:	adrp	x0, 449000 <ferror@plt+0x44410>
  438048:	add	x0, x0, #0x118
  43804c:	bl	406ea4 <ferror@plt+0x22b4>
  438050:	adrp	x0, 449000 <ferror@plt+0x44410>
  438054:	add	x0, x0, #0x140
  438058:	bl	406ea4 <ferror@plt+0x22b4>
  43805c:	adrp	x0, 449000 <ferror@plt+0x44410>
  438060:	add	x0, x0, #0x168
  438064:	bl	406ea4 <ferror@plt+0x22b4>
  438068:	adrp	x0, 449000 <ferror@plt+0x44410>
  43806c:	add	x0, x0, #0x190
  438070:	bl	406ea4 <ferror@plt+0x22b4>
  438074:	adrp	x0, 449000 <ferror@plt+0x44410>
  438078:	add	x0, x0, #0x1b8
  43807c:	bl	406ea4 <ferror@plt+0x22b4>
  438080:	adrp	x0, 449000 <ferror@plt+0x44410>
  438084:	add	x0, x0, #0x1e0
  438088:	bl	406ea4 <ferror@plt+0x22b4>
  43808c:	adrp	x0, 449000 <ferror@plt+0x44410>
  438090:	add	x0, x0, #0x208
  438094:	bl	406ea4 <ferror@plt+0x22b4>
  438098:	adrp	x0, 449000 <ferror@plt+0x44410>
  43809c:	add	x0, x0, #0x230
  4380a0:	bl	406ea4 <ferror@plt+0x22b4>
  4380a4:	nop
  4380a8:	ldp	x29, x30, [sp], #16
  4380ac:	ret
  4380b0:	stp	x29, x30, [sp, #-48]!
  4380b4:	mov	x29, sp
  4380b8:	str	x19, [sp, #16]
  4380bc:	adrp	x0, 463000 <program_name+0x1fa8>
  4380c0:	add	x0, x0, #0x268
  4380c4:	ldr	w0, [x0]
  4380c8:	cmp	w0, #0x0
  4380cc:	b.eq	438110 <ferror@plt+0x33520>  // b.none
  4380d0:	adrp	x0, 463000 <program_name+0x1fa8>
  4380d4:	add	x0, x0, #0x268
  4380d8:	ldr	w0, [x0]
  4380dc:	sub	w1, w0, #0x1
  4380e0:	adrp	x0, 463000 <program_name+0x1fa8>
  4380e4:	add	x0, x0, #0x268
  4380e8:	str	w1, [x0]
  4380ec:	adrp	x0, 463000 <program_name+0x1fa8>
  4380f0:	add	x0, x0, #0x268
  4380f4:	ldr	w2, [x0]
  4380f8:	adrp	x0, 463000 <program_name+0x1fa8>
  4380fc:	add	x1, x0, #0x258
  438100:	sxtw	x0, w2
  438104:	ldrb	w0, [x1, x0]
  438108:	str	w0, [sp, #44]
  43810c:	b	438188 <ferror@plt+0x33598>
  438110:	adrp	x0, 463000 <program_name+0x1fa8>
  438114:	add	x0, x0, #0x250
  438118:	ldr	x0, [x0]
  43811c:	bl	4046e0 <getc@plt>
  438120:	str	w0, [sp, #44]
  438124:	ldr	w0, [sp, #44]
  438128:	cmn	w0, #0x1
  43812c:	b.ne	438188 <ferror@plt+0x33598>  // b.any
  438130:	adrp	x0, 463000 <program_name+0x1fa8>
  438134:	add	x0, x0, #0x250
  438138:	ldr	x0, [x0]
  43813c:	bl	404bf0 <ferror@plt>
  438140:	cmp	w0, #0x0
  438144:	b.eq	438180 <ferror@plt+0x33590>  // b.none
  438148:	bl	404b10 <__errno_location@plt>
  43814c:	ldr	w19, [x0]
  438150:	adrp	x0, 449000 <ferror@plt+0x44410>
  438154:	add	x0, x0, #0x250
  438158:	bl	404b80 <gettext@plt>
  43815c:	mov	x1, x0
  438160:	adrp	x0, 463000 <program_name+0x1fa8>
  438164:	add	x0, x0, #0x590
  438168:	ldr	x0, [x0]
  43816c:	mov	x3, x0
  438170:	mov	x2, x1
  438174:	mov	w1, w19
  438178:	mov	w0, #0x1                   	// #1
  43817c:	bl	4042f0 <error@plt>
  438180:	mov	w0, #0xffffffff            	// #-1
  438184:	b	4381b4 <ferror@plt+0x335c4>
  438188:	ldr	w0, [sp, #44]
  43818c:	cmp	w0, #0xa
  438190:	b.ne	4381b0 <ferror@plt+0x335c0>  // b.any
  438194:	adrp	x0, 463000 <program_name+0x1fa8>
  438198:	add	x0, x0, #0x598
  43819c:	ldr	w0, [x0]
  4381a0:	add	w1, w0, #0x1
  4381a4:	adrp	x0, 463000 <program_name+0x1fa8>
  4381a8:	add	x0, x0, #0x598
  4381ac:	str	w1, [x0]
  4381b0:	ldr	w0, [sp, #44]
  4381b4:	ldr	x19, [sp, #16]
  4381b8:	ldp	x29, x30, [sp], #48
  4381bc:	ret
  4381c0:	stp	x29, x30, [sp, #-32]!
  4381c4:	mov	x29, sp
  4381c8:	str	w0, [sp, #28]
  4381cc:	ldr	w0, [sp, #28]
  4381d0:	cmn	w0, #0x1
  4381d4:	b.eq	43824c <ferror@plt+0x3365c>  // b.none
  4381d8:	ldr	w0, [sp, #28]
  4381dc:	cmp	w0, #0xa
  4381e0:	b.ne	438200 <ferror@plt+0x33610>  // b.any
  4381e4:	adrp	x0, 463000 <program_name+0x1fa8>
  4381e8:	add	x0, x0, #0x598
  4381ec:	ldr	w0, [x0]
  4381f0:	sub	w1, w0, #0x1
  4381f4:	adrp	x0, 463000 <program_name+0x1fa8>
  4381f8:	add	x0, x0, #0x598
  4381fc:	str	w1, [x0]
  438200:	adrp	x0, 463000 <program_name+0x1fa8>
  438204:	add	x0, x0, #0x268
  438208:	ldr	w0, [x0]
  43820c:	cmp	w0, #0x10
  438210:	b.ne	438218 <ferror@plt+0x33628>  // b.any
  438214:	bl	4047b0 <abort@plt>
  438218:	adrp	x0, 463000 <program_name+0x1fa8>
  43821c:	add	x0, x0, #0x268
  438220:	ldr	w0, [x0]
  438224:	add	w2, w0, #0x1
  438228:	adrp	x1, 463000 <program_name+0x1fa8>
  43822c:	add	x1, x1, #0x268
  438230:	str	w2, [x1]
  438234:	ldr	w1, [sp, #28]
  438238:	and	w2, w1, #0xff
  43823c:	adrp	x1, 463000 <program_name+0x1fa8>
  438240:	add	x1, x1, #0x258
  438244:	sxtw	x0, w0
  438248:	strb	w2, [x1, x0]
  43824c:	nop
  438250:	ldp	x29, x30, [sp], #32
  438254:	ret
  438258:	stp	x29, x30, [sp, #-176]!
  43825c:	mov	x29, sp
  438260:	stp	x19, x20, [sp, #16]
  438264:	adrp	x0, 463000 <program_name+0x1fa8>
  438268:	add	x0, x0, #0x290
  43826c:	ldr	w0, [x0]
  438270:	cmp	w0, #0x0
  438274:	b.eq	4382b4 <ferror@plt+0x336c4>  // b.none
  438278:	adrp	x0, 463000 <program_name+0x1fa8>
  43827c:	add	x0, x0, #0x290
  438280:	ldr	w0, [x0]
  438284:	sub	w1, w0, #0x1
  438288:	adrp	x0, 463000 <program_name+0x1fa8>
  43828c:	add	x0, x0, #0x290
  438290:	str	w1, [x0]
  438294:	adrp	x0, 463000 <program_name+0x1fa8>
  438298:	add	x0, x0, #0x290
  43829c:	ldr	w1, [x0]
  4382a0:	adrp	x0, 463000 <program_name+0x1fa8>
  4382a4:	add	x0, x0, #0x270
  4382a8:	sxtw	x1, w1
  4382ac:	ldr	w0, [x0, x1, lsl #2]
  4382b0:	b	4389ac <ferror@plt+0x33dbc>
  4382b4:	adrp	x0, 463000 <program_name+0x1fa8>
  4382b8:	add	x0, x0, #0x5b0
  4382bc:	ldr	x1, [x0]
  4382c0:	adrp	x0, 460000 <default_parse_debrief>
  4382c4:	add	x0, x0, #0xf98
  4382c8:	ldr	x0, [x0]
  4382cc:	cmp	x1, x0
  4382d0:	b.ne	438390 <ferror@plt+0x337a0>  // b.any
  4382d4:	bl	4380b0 <ferror@plt+0x334c0>
  4382d8:	str	w0, [sp, #120]
  4382dc:	ldr	w0, [sp, #120]
  4382e0:	cmn	w0, #0x1
  4382e4:	b.ne	4382f0 <ferror@plt+0x33700>  // b.any
  4382e8:	mov	w0, #0xffffffff            	// #-1
  4382ec:	b	4389ac <ferror@plt+0x33dbc>
  4382f0:	ldr	w0, [sp, #120]
  4382f4:	bl	404a40 <c_isascii@plt>
  4382f8:	and	w0, w0, #0xff
  4382fc:	eor	w0, w0, #0x1
  438300:	and	w0, w0, #0xff
  438304:	cmp	w0, #0x0
  438308:	b.eq	438388 <ferror@plt+0x33798>  // b.none
  43830c:	adrp	x0, 449000 <ferror@plt+0x44410>
  438310:	add	x0, x0, #0x270
  438314:	bl	404630 <xstrdup@plt>
  438318:	mov	x19, x0
  43831c:	adrp	x0, 463000 <program_name+0x1fa8>
  438320:	add	x0, x0, #0x26c
  438324:	ldr	w3, [x0]
  438328:	adrp	x0, 463000 <program_name+0x1fa8>
  43832c:	add	x0, x0, #0x590
  438330:	ldr	x1, [x0]
  438334:	adrp	x0, 463000 <program_name+0x1fa8>
  438338:	add	x0, x0, #0x598
  43833c:	ldr	w0, [x0]
  438340:	sxtw	x0, w0
  438344:	mov	x2, x0
  438348:	mov	w0, w3
  43834c:	bl	40868c <ferror@plt+0x3a9c>
  438350:	mov	x20, x0
  438354:	adrp	x0, 449000 <ferror@plt+0x44410>
  438358:	add	x0, x0, #0x278
  43835c:	bl	404b80 <gettext@plt>
  438360:	mov	x2, x0
  438364:	mov	x1, x20
  438368:	adrp	x0, 449000 <ferror@plt+0x44410>
  43836c:	add	x0, x0, #0x2b0
  438370:	bl	404910 <xasprintf@plt>
  438374:	mov	x1, x0
  438378:	mov	x0, x19
  43837c:	bl	4048b0 <multiline_error@plt>
  438380:	mov	w0, #0x1                   	// #1
  438384:	bl	4042c0 <exit@plt>
  438388:	ldr	w0, [sp, #120]
  43838c:	b	4389ac <ferror@plt+0x33dbc>
  438390:	adrp	x0, 463000 <program_name+0x1fa8>
  438394:	add	x0, x0, #0x5b0
  438398:	ldr	x1, [x0]
  43839c:	adrp	x0, 461000 <sentence_end_required_spaces>
  4383a0:	add	x0, x0, #0x30
  4383a4:	ldr	x0, [x0]
  4383a8:	cmp	x1, x0
  4383ac:	b.eq	438774 <ferror@plt+0x33b84>  // b.none
  4383b0:	bl	4380b0 <ferror@plt+0x334c0>
  4383b4:	str	w0, [sp, #156]
  4383b8:	ldr	w0, [sp, #156]
  4383bc:	cmn	w0, #0x1
  4383c0:	b.ne	4383cc <ferror@plt+0x337dc>  // b.any
  4383c4:	mov	w0, #0xffffffff            	// #-1
  4383c8:	b	4389ac <ferror@plt+0x33dbc>
  4383cc:	ldr	w0, [sp, #156]
  4383d0:	and	w0, w0, #0xff
  4383d4:	strb	w0, [sp, #104]
  4383d8:	mov	x0, #0x1                   	// #1
  4383dc:	str	x0, [sp, #168]
  4383e0:	add	x0, sp, #0x68
  4383e4:	str	x0, [sp, #88]
  4383e8:	ldr	x0, [sp, #168]
  4383ec:	str	x0, [sp, #80]
  4383f0:	add	x0, sp, #0x60
  4383f4:	str	x0, [sp, #72]
  4383f8:	mov	x0, #0x6                   	// #6
  4383fc:	str	x0, [sp, #64]
  438400:	adrp	x0, 463000 <program_name+0x1fa8>
  438404:	add	x0, x0, #0x5a0
  438408:	ldr	x0, [x0]
  43840c:	add	x4, sp, #0x40
  438410:	add	x3, sp, #0x48
  438414:	add	x2, sp, #0x50
  438418:	add	x1, sp, #0x58
  43841c:	bl	404870 <iconv@plt>
  438420:	str	x0, [sp, #144]
  438424:	ldr	x0, [sp, #80]
  438428:	ldr	x1, [sp, #168]
  43842c:	cmp	x1, x0
  438430:	cset	w0, hi  // hi = pmore
  438434:	and	w1, w0, #0xff
  438438:	ldr	x0, [sp, #64]
  43843c:	cmp	x0, #0x5
  438440:	cset	w0, ls  // ls = plast
  438444:	and	w0, w0, #0xff
  438448:	eor	w0, w1, w0
  43844c:	and	w0, w0, #0xff
  438450:	cmp	w0, #0x0
  438454:	b.eq	43845c <ferror@plt+0x3386c>  // b.none
  438458:	bl	4047b0 <abort@plt>
  43845c:	ldr	x0, [sp, #64]
  438460:	cmp	x0, #0x6
  438464:	b.ne	438690 <ferror@plt+0x33aa0>  // b.any
  438468:	ldr	x0, [sp, #144]
  43846c:	cmn	x0, #0x1
  438470:	b.eq	438478 <ferror@plt+0x33888>  // b.none
  438474:	bl	4047b0 <abort@plt>
  438478:	bl	404b10 <__errno_location@plt>
  43847c:	ldr	w0, [x0]
  438480:	cmp	w0, #0x54
  438484:	b.ne	4384e0 <ferror@plt+0x338f0>  // b.any
  438488:	adrp	x0, 449000 <ferror@plt+0x44410>
  43848c:	add	x0, x0, #0x270
  438490:	bl	404630 <xstrdup@plt>
  438494:	mov	x19, x0
  438498:	adrp	x0, 449000 <ferror@plt+0x44410>
  43849c:	add	x0, x0, #0x2b8
  4384a0:	bl	404b80 <gettext@plt>
  4384a4:	mov	x3, x0
  4384a8:	adrp	x0, 463000 <program_name+0x1fa8>
  4384ac:	add	x0, x0, #0x590
  4384b0:	ldr	x1, [x0]
  4384b4:	adrp	x0, 463000 <program_name+0x1fa8>
  4384b8:	add	x0, x0, #0x598
  4384bc:	ldr	w0, [x0]
  4384c0:	mov	w2, w0
  4384c4:	mov	x0, x3
  4384c8:	bl	404910 <xasprintf@plt>
  4384cc:	mov	x1, x0
  4384d0:	mov	x0, x19
  4384d4:	bl	4048b0 <multiline_error@plt>
  4384d8:	mov	w0, #0x1                   	// #1
  4384dc:	bl	4042c0 <exit@plt>
  4384e0:	bl	404b10 <__errno_location@plt>
  4384e4:	ldr	w0, [x0]
  4384e8:	cmp	w0, #0x16
  4384ec:	b.ne	438648 <ferror@plt+0x33a58>  // b.any
  4384f0:	ldr	x0, [sp, #168]
  4384f4:	cmp	x0, #0x10
  4384f8:	b.ne	438554 <ferror@plt+0x33964>  // b.any
  4384fc:	adrp	x0, 449000 <ferror@plt+0x44410>
  438500:	add	x0, x0, #0x270
  438504:	bl	404630 <xstrdup@plt>
  438508:	mov	x19, x0
  43850c:	adrp	x0, 449000 <ferror@plt+0x44410>
  438510:	add	x0, x0, #0x320
  438514:	bl	404b80 <gettext@plt>
  438518:	mov	x3, x0
  43851c:	adrp	x0, 463000 <program_name+0x1fa8>
  438520:	add	x0, x0, #0x590
  438524:	ldr	x1, [x0]
  438528:	adrp	x0, 463000 <program_name+0x1fa8>
  43852c:	add	x0, x0, #0x598
  438530:	ldr	w0, [x0]
  438534:	mov	w2, w0
  438538:	mov	x0, x3
  43853c:	bl	404910 <xasprintf@plt>
  438540:	mov	x1, x0
  438544:	mov	x0, x19
  438548:	bl	4048b0 <multiline_error@plt>
  43854c:	mov	w0, #0x1                   	// #1
  438550:	bl	4042c0 <exit@plt>
  438554:	bl	4380b0 <ferror@plt+0x334c0>
  438558:	str	w0, [sp, #124]
  43855c:	ldr	w0, [sp, #124]
  438560:	cmn	w0, #0x1
  438564:	b.ne	4385c0 <ferror@plt+0x339d0>  // b.any
  438568:	adrp	x0, 449000 <ferror@plt+0x44410>
  43856c:	add	x0, x0, #0x270
  438570:	bl	404630 <xstrdup@plt>
  438574:	mov	x19, x0
  438578:	adrp	x0, 449000 <ferror@plt+0x44410>
  43857c:	add	x0, x0, #0x390
  438580:	bl	404b80 <gettext@plt>
  438584:	mov	x3, x0
  438588:	adrp	x0, 463000 <program_name+0x1fa8>
  43858c:	add	x0, x0, #0x590
  438590:	ldr	x1, [x0]
  438594:	adrp	x0, 463000 <program_name+0x1fa8>
  438598:	add	x0, x0, #0x598
  43859c:	ldr	w0, [x0]
  4385a0:	mov	w2, w0
  4385a4:	mov	x0, x3
  4385a8:	bl	404910 <xasprintf@plt>
  4385ac:	mov	x1, x0
  4385b0:	mov	x0, x19
  4385b4:	bl	4048b0 <multiline_error@plt>
  4385b8:	mov	w0, #0x1                   	// #1
  4385bc:	bl	4042c0 <exit@plt>
  4385c0:	ldr	w0, [sp, #124]
  4385c4:	cmp	w0, #0xa
  4385c8:	b.ne	438628 <ferror@plt+0x33a38>  // b.any
  4385cc:	adrp	x0, 449000 <ferror@plt+0x44410>
  4385d0:	add	x0, x0, #0x270
  4385d4:	bl	404630 <xstrdup@plt>
  4385d8:	mov	x19, x0
  4385dc:	adrp	x0, 449000 <ferror@plt+0x44410>
  4385e0:	add	x0, x0, #0x408
  4385e4:	bl	404b80 <gettext@plt>
  4385e8:	mov	x3, x0
  4385ec:	adrp	x0, 463000 <program_name+0x1fa8>
  4385f0:	add	x0, x0, #0x590
  4385f4:	ldr	x1, [x0]
  4385f8:	adrp	x0, 463000 <program_name+0x1fa8>
  4385fc:	add	x0, x0, #0x598
  438600:	ldr	w0, [x0]
  438604:	sub	w0, w0, #0x1
  438608:	mov	w2, w0
  43860c:	mov	x0, x3
  438610:	bl	404910 <xasprintf@plt>
  438614:	mov	x1, x0
  438618:	mov	x0, x19
  43861c:	bl	4048b0 <multiline_error@plt>
  438620:	mov	w0, #0x1                   	// #1
  438624:	bl	4042c0 <exit@plt>
  438628:	ldr	x0, [sp, #168]
  43862c:	add	x1, x0, #0x1
  438630:	str	x1, [sp, #168]
  438634:	ldr	w1, [sp, #124]
  438638:	and	w2, w1, #0xff
  43863c:	add	x1, sp, #0x68
  438640:	strb	w2, [x1, x0]
  438644:	b	4383e0 <ferror@plt+0x337f0>
  438648:	bl	404b10 <__errno_location@plt>
  43864c:	ldr	w19, [x0]
  438650:	adrp	x0, 449000 <ferror@plt+0x44410>
  438654:	add	x0, x0, #0x480
  438658:	bl	404b80 <gettext@plt>
  43865c:	mov	x2, x0
  438660:	adrp	x0, 463000 <program_name+0x1fa8>
  438664:	add	x0, x0, #0x590
  438668:	ldr	x1, [x0]
  43866c:	adrp	x0, 463000 <program_name+0x1fa8>
  438670:	add	x0, x0, #0x598
  438674:	ldr	w0, [x0]
  438678:	mov	w4, w0
  43867c:	mov	x3, x1
  438680:	mov	w1, w19
  438684:	mov	w0, #0x1                   	// #1
  438688:	bl	4042f0 <error@plt>
  43868c:	b	4383e0 <ferror@plt+0x337f0>
  438690:	ldr	x0, [sp, #64]
  438694:	mov	x1, #0x6                   	// #6
  438698:	sub	x0, x1, x0
  43869c:	str	x0, [sp, #136]
  4386a0:	ldr	x0, [sp, #80]
  4386a4:	ldr	x1, [sp, #168]
  4386a8:	sub	x0, x1, x0
  4386ac:	str	x0, [sp, #128]
  4386b0:	ldr	x0, [sp, #128]
  4386b4:	cmp	x0, #0x0
  4386b8:	b.ne	4386c0 <ferror@plt+0x33ad0>  // b.any
  4386bc:	bl	4047b0 <abort@plt>
  4386c0:	ldr	x0, [sp, #136]
  4386c4:	cmp	x0, #0x0
  4386c8:	b.ne	4386ec <ferror@plt+0x33afc>  // b.any
  4386cc:	bl	4047b0 <abort@plt>
  4386d0:	ldr	x0, [sp, #80]
  4386d4:	sub	x0, x0, #0x1
  4386d8:	str	x0, [sp, #80]
  4386dc:	ldr	x0, [sp, #80]
  4386e0:	add	x1, sp, #0x68
  4386e4:	ldrb	w0, [x1, x0]
  4386e8:	bl	4381c0 <ferror@plt+0x335d0>
  4386ec:	ldr	x0, [sp, #80]
  4386f0:	cmp	x0, #0x0
  4386f4:	b.ne	4386d0 <ferror@plt+0x33ae0>  // b.any
  4386f8:	add	x1, sp, #0x60
  4386fc:	add	x0, sp, #0x3c
  438700:	ldr	x2, [sp, #136]
  438704:	bl	404980 <u8_mbtoucr@plt>
  438708:	ldr	x1, [sp, #136]
  43870c:	cmp	w0, w1
  438710:	b.ge	43876c <ferror@plt+0x33b7c>  // b.tcont
  438714:	adrp	x0, 449000 <ferror@plt+0x44410>
  438718:	add	x0, x0, #0x270
  43871c:	bl	404630 <xstrdup@plt>
  438720:	mov	x19, x0
  438724:	adrp	x0, 449000 <ferror@plt+0x44410>
  438728:	add	x0, x0, #0x498
  43872c:	bl	404b80 <gettext@plt>
  438730:	mov	x3, x0
  438734:	adrp	x0, 463000 <program_name+0x1fa8>
  438738:	add	x0, x0, #0x590
  43873c:	ldr	x1, [x0]
  438740:	adrp	x0, 463000 <program_name+0x1fa8>
  438744:	add	x0, x0, #0x598
  438748:	ldr	w0, [x0]
  43874c:	mov	w2, w0
  438750:	mov	x0, x3
  438754:	bl	404910 <xasprintf@plt>
  438758:	mov	x1, x0
  43875c:	mov	x0, x19
  438760:	bl	4048b0 <multiline_error@plt>
  438764:	mov	w0, #0x1                   	// #1
  438768:	bl	4042c0 <exit@plt>
  43876c:	ldr	w0, [sp, #60]
  438770:	b	4389ac <ferror@plt+0x33dbc>
  438774:	bl	4380b0 <ferror@plt+0x334c0>
  438778:	str	w0, [sp, #160]
  43877c:	ldr	w0, [sp, #160]
  438780:	cmn	w0, #0x1
  438784:	b.ne	438790 <ferror@plt+0x33ba0>  // b.any
  438788:	mov	w0, #0xffffffff            	// #-1
  43878c:	b	4389ac <ferror@plt+0x33dbc>
  438790:	ldr	w0, [sp, #160]
  438794:	and	w0, w0, #0xff
  438798:	strb	w0, [sp, #48]
  43879c:	mov	w0, #0x1                   	// #1
  4387a0:	str	w0, [sp, #164]
  4387a4:	ldrb	w0, [sp, #48]
  4387a8:	cmp	w0, #0xbf
  4387ac:	b.ls	4387e0 <ferror@plt+0x33bf0>  // b.plast
  4387b0:	bl	4380b0 <ferror@plt+0x334c0>
  4387b4:	str	w0, [sp, #160]
  4387b8:	ldr	w0, [sp, #160]
  4387bc:	cmn	w0, #0x1
  4387c0:	b.ne	4387cc <ferror@plt+0x33bdc>  // b.any
  4387c4:	mov	w0, #0xffffffff            	// #-1
  4387c8:	b	4389ac <ferror@plt+0x33dbc>
  4387cc:	ldr	w0, [sp, #160]
  4387d0:	and	w0, w0, #0xff
  4387d4:	strb	w0, [sp, #49]
  4387d8:	mov	w0, #0x2                   	// #2
  4387dc:	str	w0, [sp, #164]
  4387e0:	ldrb	w0, [sp, #48]
  4387e4:	cmp	w0, #0xdf
  4387e8:	b.ls	438830 <ferror@plt+0x33c40>  // b.plast
  4387ec:	ldrb	w0, [sp, #49]
  4387f0:	eor	w0, w0, #0xffffff80
  4387f4:	and	w0, w0, #0xff
  4387f8:	cmp	w0, #0x3f
  4387fc:	b.hi	438830 <ferror@plt+0x33c40>  // b.pmore
  438800:	bl	4380b0 <ferror@plt+0x334c0>
  438804:	str	w0, [sp, #160]
  438808:	ldr	w0, [sp, #160]
  43880c:	cmn	w0, #0x1
  438810:	b.ne	43881c <ferror@plt+0x33c2c>  // b.any
  438814:	mov	w0, #0xffffffff            	// #-1
  438818:	b	4389ac <ferror@plt+0x33dbc>
  43881c:	ldr	w0, [sp, #160]
  438820:	and	w0, w0, #0xff
  438824:	strb	w0, [sp, #50]
  438828:	mov	w0, #0x3                   	// #3
  43882c:	str	w0, [sp, #164]
  438830:	ldrb	w0, [sp, #48]
  438834:	cmp	w0, #0xef
  438838:	b.ls	438894 <ferror@plt+0x33ca4>  // b.plast
  43883c:	ldrb	w0, [sp, #49]
  438840:	eor	w0, w0, #0xffffff80
  438844:	and	w0, w0, #0xff
  438848:	cmp	w0, #0x3f
  43884c:	b.hi	438894 <ferror@plt+0x33ca4>  // b.pmore
  438850:	ldrb	w0, [sp, #50]
  438854:	eor	w0, w0, #0xffffff80
  438858:	and	w0, w0, #0xff
  43885c:	cmp	w0, #0x3f
  438860:	b.hi	438894 <ferror@plt+0x33ca4>  // b.pmore
  438864:	bl	4380b0 <ferror@plt+0x334c0>
  438868:	str	w0, [sp, #160]
  43886c:	ldr	w0, [sp, #160]
  438870:	cmn	w0, #0x1
  438874:	b.ne	438880 <ferror@plt+0x33c90>  // b.any
  438878:	mov	w0, #0xffffffff            	// #-1
  43887c:	b	4389ac <ferror@plt+0x33dbc>
  438880:	ldr	w0, [sp, #160]
  438884:	and	w0, w0, #0xff
  438888:	strb	w0, [sp, #51]
  43888c:	mov	w0, #0x4                   	// #4
  438890:	str	w0, [sp, #164]
  438894:	ldrb	w0, [sp, #48]
  438898:	cmp	w0, #0xf7
  43889c:	b.ls	43890c <ferror@plt+0x33d1c>  // b.plast
  4388a0:	ldrb	w0, [sp, #49]
  4388a4:	eor	w0, w0, #0xffffff80
  4388a8:	and	w0, w0, #0xff
  4388ac:	cmp	w0, #0x3f
  4388b0:	b.hi	43890c <ferror@plt+0x33d1c>  // b.pmore
  4388b4:	ldrb	w0, [sp, #50]
  4388b8:	eor	w0, w0, #0xffffff80
  4388bc:	and	w0, w0, #0xff
  4388c0:	cmp	w0, #0x3f
  4388c4:	b.hi	43890c <ferror@plt+0x33d1c>  // b.pmore
  4388c8:	ldrb	w0, [sp, #51]
  4388cc:	eor	w0, w0, #0xffffff80
  4388d0:	and	w0, w0, #0xff
  4388d4:	cmp	w0, #0x3f
  4388d8:	b.hi	43890c <ferror@plt+0x33d1c>  // b.pmore
  4388dc:	bl	4380b0 <ferror@plt+0x334c0>
  4388e0:	str	w0, [sp, #160]
  4388e4:	ldr	w0, [sp, #160]
  4388e8:	cmn	w0, #0x1
  4388ec:	b.ne	4388f8 <ferror@plt+0x33d08>  // b.any
  4388f0:	mov	w0, #0xffffffff            	// #-1
  4388f4:	b	4389ac <ferror@plt+0x33dbc>
  4388f8:	ldr	w0, [sp, #160]
  4388fc:	and	w0, w0, #0xff
  438900:	strb	w0, [sp, #52]
  438904:	mov	w0, #0x5                   	// #5
  438908:	str	w0, [sp, #164]
  43890c:	ldrb	w0, [sp, #48]
  438910:	cmp	w0, #0xfb
  438914:	b.ls	438998 <ferror@plt+0x33da8>  // b.plast
  438918:	ldrb	w0, [sp, #49]
  43891c:	eor	w0, w0, #0xffffff80
  438920:	and	w0, w0, #0xff
  438924:	cmp	w0, #0x3f
  438928:	b.hi	438998 <ferror@plt+0x33da8>  // b.pmore
  43892c:	ldrb	w0, [sp, #50]
  438930:	eor	w0, w0, #0xffffff80
  438934:	and	w0, w0, #0xff
  438938:	cmp	w0, #0x3f
  43893c:	b.hi	438998 <ferror@plt+0x33da8>  // b.pmore
  438940:	ldrb	w0, [sp, #51]
  438944:	eor	w0, w0, #0xffffff80
  438948:	and	w0, w0, #0xff
  43894c:	cmp	w0, #0x3f
  438950:	b.hi	438998 <ferror@plt+0x33da8>  // b.pmore
  438954:	ldrb	w0, [sp, #52]
  438958:	eor	w0, w0, #0xffffff80
  43895c:	and	w0, w0, #0xff
  438960:	cmp	w0, #0x3f
  438964:	b.hi	438998 <ferror@plt+0x33da8>  // b.pmore
  438968:	bl	4380b0 <ferror@plt+0x334c0>
  43896c:	str	w0, [sp, #160]
  438970:	ldr	w0, [sp, #160]
  438974:	cmn	w0, #0x1
  438978:	b.ne	438984 <ferror@plt+0x33d94>  // b.any
  43897c:	mov	w0, #0xffffffff            	// #-1
  438980:	b	4389ac <ferror@plt+0x33dbc>
  438984:	ldr	w0, [sp, #160]
  438988:	and	w0, w0, #0xff
  43898c:	strb	w0, [sp, #53]
  438990:	mov	w0, #0x6                   	// #6
  438994:	str	w0, [sp, #164]
  438998:	ldr	w2, [sp, #164]
  43899c:	add	x1, sp, #0x30
  4389a0:	add	x0, sp, #0x2c
  4389a4:	bl	404940 <u8_mbtouc@plt>
  4389a8:	ldr	w0, [sp, #44]
  4389ac:	ldp	x19, x20, [sp, #16]
  4389b0:	ldp	x29, x30, [sp], #176
  4389b4:	ret
  4389b8:	stp	x29, x30, [sp, #-32]!
  4389bc:	mov	x29, sp
  4389c0:	str	w0, [sp, #28]
  4389c4:	ldr	w0, [sp, #28]
  4389c8:	cmn	w0, #0x1
  4389cc:	b.eq	438a18 <ferror@plt+0x33e28>  // b.none
  4389d0:	adrp	x0, 463000 <program_name+0x1fa8>
  4389d4:	add	x0, x0, #0x290
  4389d8:	ldr	w0, [x0]
  4389dc:	cmp	w0, #0x8
  4389e0:	b.ne	4389e8 <ferror@plt+0x33df8>  // b.any
  4389e4:	bl	4047b0 <abort@plt>
  4389e8:	adrp	x0, 463000 <program_name+0x1fa8>
  4389ec:	add	x0, x0, #0x290
  4389f0:	ldr	w0, [x0]
  4389f4:	add	w2, w0, #0x1
  4389f8:	adrp	x1, 463000 <program_name+0x1fa8>
  4389fc:	add	x1, x1, #0x290
  438a00:	str	w2, [x1]
  438a04:	adrp	x1, 463000 <program_name+0x1fa8>
  438a08:	add	x1, x1, #0x270
  438a0c:	sxtw	x0, w0
  438a10:	ldr	w2, [sp, #28]
  438a14:	str	w2, [x1, x0, lsl #2]
  438a18:	nop
  438a1c:	ldp	x29, x30, [sp], #32
  438a20:	ret
  438a24:	stp	x29, x30, [sp, #-16]!
  438a28:	mov	x29, sp
  438a2c:	adrp	x0, 463000 <program_name+0x1fa8>
  438a30:	add	x0, x0, #0x588
  438a34:	ldr	x1, [x0]
  438a38:	adrp	x0, 463000 <program_name+0x1fa8>
  438a3c:	add	x0, x0, #0x598
  438a40:	ldr	w0, [x0]
  438a44:	mov	w3, w0
  438a48:	mov	x2, x1
  438a4c:	mov	w1, #0x1                   	// #1
  438a50:	adrp	x0, 463000 <program_name+0x1fa8>
  438a54:	add	x0, x0, #0x298
  438a58:	bl	40999c <ferror@plt+0x4dac>
  438a5c:	nop
  438a60:	ldp	x29, x30, [sp], #16
  438a64:	ret
  438a68:	stp	x29, x30, [sp, #-16]!
  438a6c:	mov	x29, sp
  438a70:	adrp	x0, 463000 <program_name+0x1fa8>
  438a74:	add	x0, x0, #0x298
  438a78:	bl	409a24 <ferror@plt+0x4e34>
  438a7c:	and	w0, w0, #0xff
  438a80:	ldp	x29, x30, [sp], #16
  438a84:	ret
  438a88:	stp	x29, x30, [sp, #-32]!
  438a8c:	mov	x29, sp
  438a90:	str	w0, [sp, #28]
  438a94:	ldr	w1, [sp, #28]
  438a98:	adrp	x0, 463000 <program_name+0x1fa8>
  438a9c:	add	x0, x0, #0x298
  438aa0:	bl	409e88 <ferror@plt+0x5298>
  438aa4:	nop
  438aa8:	ldp	x29, x30, [sp], #32
  438aac:	ret
  438ab0:	stp	x29, x30, [sp, #-48]!
  438ab4:	mov	x29, sp
  438ab8:	str	x0, [sp, #24]
  438abc:	adrp	x0, 463000 <program_name+0x1fa8>
  438ac0:	add	x0, x0, #0x298
  438ac4:	bl	40a088 <ferror@plt+0x5498>
  438ac8:	bl	409114 <ferror@plt+0x4524>
  438acc:	str	x0, [sp, #32]
  438ad0:	ldr	x0, [sp, #32]
  438ad4:	bl	404280 <strlen@plt>
  438ad8:	mov	x1, x0
  438adc:	ldr	x0, [sp, #24]
  438ae0:	sub	x0, x1, x0
  438ae4:	str	x0, [sp, #40]
  438ae8:	b	438af8 <ferror@plt+0x33f08>
  438aec:	ldr	x0, [sp, #40]
  438af0:	sub	x0, x0, #0x1
  438af4:	str	x0, [sp, #40]
  438af8:	ldr	x0, [sp, #40]
  438afc:	cmp	x0, #0x0
  438b00:	b.eq	438b3c <ferror@plt+0x33f4c>  // b.none
  438b04:	ldr	x0, [sp, #40]
  438b08:	sub	x0, x0, #0x1
  438b0c:	ldr	x1, [sp, #32]
  438b10:	add	x0, x1, x0
  438b14:	ldrb	w0, [x0]
  438b18:	cmp	w0, #0x20
  438b1c:	b.eq	438aec <ferror@plt+0x33efc>  // b.none
  438b20:	ldr	x0, [sp, #40]
  438b24:	sub	x0, x0, #0x1
  438b28:	ldr	x1, [sp, #32]
  438b2c:	add	x0, x1, x0
  438b30:	ldrb	w0, [x0]
  438b34:	cmp	w0, #0x9
  438b38:	b.eq	438aec <ferror@plt+0x33efc>  // b.none
  438b3c:	ldr	x1, [sp, #32]
  438b40:	ldr	x0, [sp, #40]
  438b44:	add	x0, x1, x0
  438b48:	strb	wzr, [x0]
  438b4c:	ldr	x0, [sp, #32]
  438b50:	bl	4077e8 <ferror@plt+0x2bf8>
  438b54:	adrp	x0, 463000 <program_name+0x1fa8>
  438b58:	add	x0, x0, #0x26c
  438b5c:	str	wzr, [x0]
  438b60:	ldr	x0, [sp, #32]
  438b64:	ldp	x29, x30, [sp], #48
  438b68:	ret
  438b6c:	stp	x29, x30, [sp, #-32]!
  438b70:	mov	x29, sp
  438b74:	bl	438258 <ferror@plt+0x33668>
  438b78:	str	w0, [sp, #24]
  438b7c:	ldr	w0, [sp, #24]
  438b80:	cmp	w0, #0x5c
  438b84:	b.ne	438bc0 <ferror@plt+0x33fd0>  // b.any
  438b88:	bl	438258 <ferror@plt+0x33668>
  438b8c:	str	w0, [sp, #24]
  438b90:	ldr	w0, [sp, #24]
  438b94:	cmp	w0, #0xa
  438b98:	b.eq	438bac <ferror@plt+0x33fbc>  // b.none
  438b9c:	ldr	w0, [sp, #24]
  438ba0:	bl	4389b8 <ferror@plt+0x33dc8>
  438ba4:	mov	w0, #0x5c                  	// #92
  438ba8:	b	438de4 <ferror@plt+0x341f4>
  438bac:	adrp	x0, 463000 <program_name+0x1fa8>
  438bb0:	add	x0, x0, #0x300
  438bb4:	mov	w1, #0x1                   	// #1
  438bb8:	strb	w1, [x0]
  438bbc:	b	438b74 <ferror@plt+0x33f84>
  438bc0:	ldr	w0, [sp, #24]
  438bc4:	cmp	w0, #0x2f
  438bc8:	b.ne	438d90 <ferror@plt+0x341a0>  // b.any
  438bcc:	bl	438258 <ferror@plt+0x33668>
  438bd0:	str	w0, [sp, #24]
  438bd4:	ldr	w0, [sp, #24]
  438bd8:	cmp	w0, #0x2f
  438bdc:	b.ne	438c78 <ferror@plt+0x34088>  // b.any
  438be0:	adrp	x0, 463000 <program_name+0x1fa8>
  438be4:	add	x0, x0, #0x598
  438be8:	ldr	w1, [x0]
  438bec:	adrp	x0, 463000 <program_name+0x1fa8>
  438bf0:	add	x0, x0, #0x2e8
  438bf4:	str	w1, [x0]
  438bf8:	bl	438a24 <ferror@plt+0x33e34>
  438bfc:	bl	438258 <ferror@plt+0x33668>
  438c00:	str	w0, [sp, #24]
  438c04:	ldr	w0, [sp, #24]
  438c08:	cmn	w0, #0x1
  438c0c:	b.eq	438c1c <ferror@plt+0x3402c>  // b.none
  438c10:	ldr	w0, [sp, #24]
  438c14:	cmp	w0, #0xa
  438c18:	b.ne	438c3c <ferror@plt+0x3404c>  // b.any
  438c1c:	mov	x0, #0x0                   	// #0
  438c20:	bl	438ab0 <ferror@plt+0x33ec0>
  438c24:	nop
  438c28:	adrp	x0, 463000 <program_name+0x1fa8>
  438c2c:	add	x0, x0, #0x300
  438c30:	strb	wzr, [x0]
  438c34:	ldr	w0, [sp, #24]
  438c38:	b	438de4 <ferror@plt+0x341f4>
  438c3c:	bl	438a68 <ferror@plt+0x33e78>
  438c40:	and	w0, w0, #0xff
  438c44:	eor	w0, w0, #0x1
  438c48:	and	w0, w0, #0xff
  438c4c:	cmp	w0, #0x0
  438c50:	b.ne	438c6c <ferror@plt+0x3407c>  // b.any
  438c54:	ldr	w0, [sp, #24]
  438c58:	cmp	w0, #0x20
  438c5c:	b.eq	438bfc <ferror@plt+0x3400c>  // b.none
  438c60:	ldr	w0, [sp, #24]
  438c64:	cmp	w0, #0x9
  438c68:	b.eq	438bfc <ferror@plt+0x3400c>  // b.none
  438c6c:	ldr	w0, [sp, #24]
  438c70:	bl	438a88 <ferror@plt+0x33e98>
  438c74:	b	438bfc <ferror@plt+0x3400c>
  438c78:	ldr	w0, [sp, #24]
  438c7c:	cmp	w0, #0x2a
  438c80:	b.ne	438d80 <ferror@plt+0x34190>  // b.any
  438c84:	strb	wzr, [sp, #31]
  438c88:	adrp	x0, 463000 <program_name+0x1fa8>
  438c8c:	add	x0, x0, #0x598
  438c90:	ldr	w1, [x0]
  438c94:	adrp	x0, 463000 <program_name+0x1fa8>
  438c98:	add	x0, x0, #0x2e8
  438c9c:	str	w1, [x0]
  438ca0:	bl	438a24 <ferror@plt+0x33e34>
  438ca4:	bl	438258 <ferror@plt+0x33668>
  438ca8:	str	w0, [sp, #24]
  438cac:	ldr	w0, [sp, #24]
  438cb0:	cmn	w0, #0x1
  438cb4:	b.eq	438d6c <ferror@plt+0x3417c>  // b.none
  438cb8:	bl	438a68 <ferror@plt+0x33e78>
  438cbc:	and	w0, w0, #0xff
  438cc0:	eor	w0, w0, #0x1
  438cc4:	and	w0, w0, #0xff
  438cc8:	cmp	w0, #0x0
  438ccc:	b.ne	438ce8 <ferror@plt+0x340f8>  // b.any
  438cd0:	ldr	w0, [sp, #24]
  438cd4:	cmp	w0, #0x20
  438cd8:	b.eq	438cf0 <ferror@plt+0x34100>  // b.none
  438cdc:	ldr	w0, [sp, #24]
  438ce0:	cmp	w0, #0x9
  438ce4:	b.eq	438cf0 <ferror@plt+0x34100>  // b.none
  438ce8:	ldr	w0, [sp, #24]
  438cec:	bl	438a88 <ferror@plt+0x33e98>
  438cf0:	ldr	w0, [sp, #24]
  438cf4:	cmp	w0, #0x2f
  438cf8:	b.eq	438d44 <ferror@plt+0x34154>  // b.none
  438cfc:	ldr	w0, [sp, #24]
  438d00:	cmp	w0, #0x2f
  438d04:	b.gt	438d60 <ferror@plt+0x34170>
  438d08:	ldr	w0, [sp, #24]
  438d0c:	cmp	w0, #0xa
  438d10:	b.eq	438d24 <ferror@plt+0x34134>  // b.none
  438d14:	ldr	w0, [sp, #24]
  438d18:	cmp	w0, #0x2a
  438d1c:	b.eq	438d38 <ferror@plt+0x34148>  // b.none
  438d20:	b	438d60 <ferror@plt+0x34170>
  438d24:	mov	x0, #0x1                   	// #1
  438d28:	bl	438ab0 <ferror@plt+0x33ec0>
  438d2c:	bl	438a24 <ferror@plt+0x33e34>
  438d30:	strb	wzr, [sp, #31]
  438d34:	b	438d68 <ferror@plt+0x34178>
  438d38:	mov	w0, #0x1                   	// #1
  438d3c:	strb	w0, [sp, #31]
  438d40:	b	438d68 <ferror@plt+0x34178>
  438d44:	ldrb	w0, [sp, #31]
  438d48:	cmp	w0, #0x0
  438d4c:	b.eq	438d60 <ferror@plt+0x34170>  // b.none
  438d50:	mov	x0, #0x2                   	// #2
  438d54:	bl	438ab0 <ferror@plt+0x33ec0>
  438d58:	nop
  438d5c:	b	438d70 <ferror@plt+0x34180>
  438d60:	strb	wzr, [sp, #31]
  438d64:	nop
  438d68:	b	438ca4 <ferror@plt+0x340b4>
  438d6c:	nop
  438d70:	adrp	x0, 463000 <program_name+0x1fa8>
  438d74:	add	x0, x0, #0x300
  438d78:	strb	wzr, [x0]
  438d7c:	b	438b74 <ferror@plt+0x33f84>
  438d80:	ldr	w0, [sp, #24]
  438d84:	bl	4389b8 <ferror@plt+0x33dc8>
  438d88:	mov	w0, #0x2f                  	// #47
  438d8c:	b	438de4 <ferror@plt+0x341f4>
  438d90:	ldr	w0, [sp, #24]
  438d94:	cmp	w0, #0xa
  438d98:	b.ne	438dac <ferror@plt+0x341bc>  // b.any
  438d9c:	adrp	x0, 463000 <program_name+0x1fa8>
  438da0:	add	x0, x0, #0x300
  438da4:	strb	wzr, [x0]
  438da8:	b	438de0 <ferror@plt+0x341f0>
  438dac:	ldr	w0, [sp, #24]
  438db0:	cmp	w0, #0x20
  438db4:	b.eq	438de0 <ferror@plt+0x341f0>  // b.none
  438db8:	ldr	w0, [sp, #24]
  438dbc:	cmp	w0, #0x9
  438dc0:	b.eq	438de0 <ferror@plt+0x341f0>  // b.none
  438dc4:	ldr	w0, [sp, #24]
  438dc8:	cmp	w0, #0xc
  438dcc:	b.eq	438de0 <ferror@plt+0x341f0>  // b.none
  438dd0:	adrp	x0, 463000 <program_name+0x1fa8>
  438dd4:	add	x0, x0, #0x300
  438dd8:	mov	w1, #0x1                   	// #1
  438ddc:	strb	w1, [x0]
  438de0:	ldr	w0, [sp, #24]
  438de4:	ldp	x29, x30, [sp], #32
  438de8:	ret
  438dec:	stp	x29, x30, [sp, #-32]!
  438df0:	mov	x29, sp
  438df4:	str	w0, [sp, #28]
  438df8:	ldr	w0, [sp, #28]
  438dfc:	bl	4389b8 <ferror@plt+0x33dc8>
  438e00:	nop
  438e04:	ldp	x29, x30, [sp], #32
  438e08:	ret
  438e0c:	stp	x29, x30, [sp, #-32]!
  438e10:	mov	x29, sp
  438e14:	str	x0, [sp, #24]
  438e18:	ldr	x0, [sp, #24]
  438e1c:	ldr	w0, [x0]
  438e20:	cmp	w0, #0x10
  438e24:	b.eq	438e38 <ferror@plt+0x34248>  // b.none
  438e28:	ldr	x0, [sp, #24]
  438e2c:	ldr	w0, [x0]
  438e30:	cmp	w0, #0xf
  438e34:	b.ne	438e44 <ferror@plt+0x34254>  // b.any
  438e38:	ldr	x0, [sp, #24]
  438e3c:	ldr	x0, [x0, #8]
  438e40:	bl	4048f0 <free@plt>
  438e44:	ldr	x0, [sp, #24]
  438e48:	ldr	w0, [x0]
  438e4c:	cmp	w0, #0xa
  438e50:	b.eq	438e64 <ferror@plt+0x34274>  // b.none
  438e54:	ldr	x0, [sp, #24]
  438e58:	ldr	w0, [x0]
  438e5c:	cmp	w0, #0xb
  438e60:	b.ne	438e7c <ferror@plt+0x3428c>  // b.any
  438e64:	ldr	x0, [sp, #24]
  438e68:	ldr	x0, [x0, #16]
  438e6c:	bl	40908c <ferror@plt+0x449c>
  438e70:	ldr	x0, [sp, #24]
  438e74:	ldr	x0, [x0, #24]
  438e78:	bl	437e50 <ferror@plt+0x33260>
  438e7c:	nop
  438e80:	ldp	x29, x30, [sp], #32
  438e84:	ret
  438e88:	stp	x29, x30, [sp, #-96]!
  438e8c:	mov	x29, sp
  438e90:	str	w0, [sp, #28]
  438e94:	bl	438258 <ferror@plt+0x33668>
  438e98:	str	w0, [sp, #72]
  438e9c:	ldr	w0, [sp, #72]
  438ea0:	cmn	w0, #0x1
  438ea4:	b.ne	438eb0 <ferror@plt+0x342c0>  // b.any
  438ea8:	mov	w0, #0xffffffff            	// #-1
  438eac:	b	439464 <ferror@plt+0x34874>
  438eb0:	ldr	w1, [sp, #72]
  438eb4:	ldr	w0, [sp, #28]
  438eb8:	cmp	w1, w0
  438ebc:	b.ne	438ec8 <ferror@plt+0x342d8>  // b.any
  438ec0:	mov	w0, #0xfffffffe            	// #-2
  438ec4:	b	439464 <ferror@plt+0x34874>
  438ec8:	ldr	w0, [sp, #72]
  438ecc:	cmp	w0, #0x24
  438ed0:	b.ne	438f04 <ferror@plt+0x34314>  // b.any
  438ed4:	ldr	w0, [sp, #28]
  438ed8:	cmp	w0, #0x60
  438edc:	b.ne	438f04 <ferror@plt+0x34314>  // b.any
  438ee0:	bl	438258 <ferror@plt+0x33668>
  438ee4:	str	w0, [sp, #68]
  438ee8:	ldr	w0, [sp, #68]
  438eec:	cmp	w0, #0x7b
  438ef0:	b.ne	438efc <ferror@plt+0x3430c>  // b.any
  438ef4:	mov	w0, #0xfffffffd            	// #-3
  438ef8:	b	439464 <ferror@plt+0x34874>
  438efc:	ldr	w0, [sp, #68]
  438f00:	bl	4389b8 <ferror@plt+0x33dc8>
  438f04:	ldr	w0, [sp, #72]
  438f08:	cmp	w0, #0xa
  438f0c:	b.ne	438f8c <ferror@plt+0x3439c>  // b.any
  438f10:	ldr	w0, [sp, #28]
  438f14:	cmp	w0, #0x60
  438f18:	b.ne	438f24 <ferror@plt+0x34334>  // b.any
  438f1c:	mov	w0, #0x10a                 	// #266
  438f20:	b	439464 <ferror@plt+0x34874>
  438f24:	ldr	w0, [sp, #72]
  438f28:	bl	4389b8 <ferror@plt+0x33dc8>
  438f2c:	adrp	x0, 460000 <default_parse_debrief>
  438f30:	add	x0, x0, #0xfc8
  438f34:	strb	wzr, [x0]
  438f38:	adrp	x0, 449000 <ferror@plt+0x44410>
  438f3c:	add	x0, x0, #0x4f8
  438f40:	bl	404b80 <gettext@plt>
  438f44:	mov	x2, x0
  438f48:	adrp	x0, 463000 <program_name+0x1fa8>
  438f4c:	add	x0, x0, #0x588
  438f50:	ldr	x1, [x0]
  438f54:	adrp	x0, 463000 <program_name+0x1fa8>
  438f58:	add	x0, x0, #0x598
  438f5c:	ldr	w0, [x0]
  438f60:	mov	w4, w0
  438f64:	mov	x3, x1
  438f68:	mov	w1, #0x0                   	// #0
  438f6c:	mov	w0, #0x0                   	// #0
  438f70:	bl	4042f0 <error@plt>
  438f74:	adrp	x0, 460000 <default_parse_debrief>
  438f78:	add	x0, x0, #0xfc8
  438f7c:	mov	w1, #0x1                   	// #1
  438f80:	strb	w1, [x0]
  438f84:	mov	w0, #0xfffffffe            	// #-2
  438f88:	b	439464 <ferror@plt+0x34874>
  438f8c:	ldr	w0, [sp, #72]
  438f90:	cmp	w0, #0xd
  438f94:	b.ne	438fc8 <ferror@plt+0x343d8>  // b.any
  438f98:	ldr	w0, [sp, #28]
  438f9c:	cmp	w0, #0x60
  438fa0:	b.ne	438fc8 <ferror@plt+0x343d8>  // b.any
  438fa4:	bl	438258 <ferror@plt+0x33668>
  438fa8:	str	w0, [sp, #64]
  438fac:	ldr	w0, [sp, #64]
  438fb0:	cmp	w0, #0xa
  438fb4:	b.ne	438fc0 <ferror@plt+0x343d0>  // b.any
  438fb8:	mov	w0, #0x10a                 	// #266
  438fbc:	b	439464 <ferror@plt+0x34874>
  438fc0:	ldr	w0, [sp, #64]
  438fc4:	bl	4389b8 <ferror@plt+0x33dc8>
  438fc8:	ldr	w0, [sp, #72]
  438fcc:	cmp	w0, #0x5c
  438fd0:	b.eq	438fe0 <ferror@plt+0x343f0>  // b.none
  438fd4:	ldr	w0, [sp, #72]
  438fd8:	add	w0, w0, #0x100
  438fdc:	b	439464 <ferror@plt+0x34874>
  438fe0:	bl	438258 <ferror@plt+0x33668>
  438fe4:	str	w0, [sp, #72]
  438fe8:	ldr	w0, [sp, #72]
  438fec:	cmn	w0, #0x1
  438ff0:	b.ne	438ffc <ferror@plt+0x3440c>  // b.any
  438ff4:	mov	w0, #0xffffffff            	// #-1
  438ff8:	b	439464 <ferror@plt+0x34874>
  438ffc:	ldr	w0, [sp, #72]
  439000:	cmp	w0, #0x78
  439004:	b.eq	4391d0 <ferror@plt+0x345e0>  // b.none
  439008:	ldr	w0, [sp, #72]
  43900c:	cmp	w0, #0x78
  439010:	b.gt	43945c <ferror@plt+0x3486c>
  439014:	ldr	w0, [sp, #72]
  439018:	cmp	w0, #0x76
  43901c:	b.eq	439110 <ferror@plt+0x34520>  // b.none
  439020:	ldr	w0, [sp, #72]
  439024:	cmp	w0, #0x76
  439028:	b.gt	43945c <ferror@plt+0x3486c>
  43902c:	ldr	w0, [sp, #72]
  439030:	cmp	w0, #0x75
  439034:	b.eq	439334 <ferror@plt+0x34744>  // b.none
  439038:	ldr	w0, [sp, #72]
  43903c:	cmp	w0, #0x75
  439040:	b.gt	43945c <ferror@plt+0x3486c>
  439044:	ldr	w0, [sp, #72]
  439048:	cmp	w0, #0x74
  43904c:	b.eq	439108 <ferror@plt+0x34518>  // b.none
  439050:	ldr	w0, [sp, #72]
  439054:	cmp	w0, #0x74
  439058:	b.gt	43945c <ferror@plt+0x3486c>
  43905c:	ldr	w0, [sp, #72]
  439060:	cmp	w0, #0x72
  439064:	b.eq	439100 <ferror@plt+0x34510>  // b.none
  439068:	ldr	w0, [sp, #72]
  43906c:	cmp	w0, #0x72
  439070:	b.gt	43945c <ferror@plt+0x3486c>
  439074:	ldr	w0, [sp, #72]
  439078:	cmp	w0, #0x6e
  43907c:	b.eq	4390f8 <ferror@plt+0x34508>  // b.none
  439080:	ldr	w0, [sp, #72]
  439084:	cmp	w0, #0x6e
  439088:	b.gt	43945c <ferror@plt+0x3486c>
  43908c:	ldr	w0, [sp, #72]
  439090:	cmp	w0, #0x66
  439094:	b.eq	4390f0 <ferror@plt+0x34500>  // b.none
  439098:	ldr	w0, [sp, #72]
  43909c:	cmp	w0, #0x66
  4390a0:	b.gt	43945c <ferror@plt+0x3486c>
  4390a4:	ldr	w0, [sp, #72]
  4390a8:	cmp	w0, #0x62
  4390ac:	b.eq	4390e8 <ferror@plt+0x344f8>  // b.none
  4390b0:	ldr	w0, [sp, #72]
  4390b4:	cmp	w0, #0x62
  4390b8:	b.gt	43945c <ferror@plt+0x3486c>
  4390bc:	ldr	w0, [sp, #72]
  4390c0:	cmp	w0, #0xa
  4390c4:	b.eq	438e94 <ferror@plt+0x342a4>  // b.none
  4390c8:	ldr	w0, [sp, #72]
  4390cc:	cmp	w0, #0xa
  4390d0:	b.lt	43945c <ferror@plt+0x3486c>  // b.tstop
  4390d4:	ldr	w0, [sp, #72]
  4390d8:	sub	w0, w0, #0x30
  4390dc:	cmp	w0, #0x7
  4390e0:	b.hi	43945c <ferror@plt+0x3486c>  // b.pmore
  4390e4:	b	439118 <ferror@plt+0x34528>
  4390e8:	mov	w0, #0x108                 	// #264
  4390ec:	b	439464 <ferror@plt+0x34874>
  4390f0:	mov	w0, #0x10c                 	// #268
  4390f4:	b	439464 <ferror@plt+0x34874>
  4390f8:	mov	w0, #0x10a                 	// #266
  4390fc:	b	439464 <ferror@plt+0x34874>
  439100:	mov	w0, #0x10d                 	// #269
  439104:	b	439464 <ferror@plt+0x34874>
  439108:	mov	w0, #0x109                 	// #265
  43910c:	b	439464 <ferror@plt+0x34874>
  439110:	mov	w0, #0x10b                 	// #267
  439114:	b	439464 <ferror@plt+0x34874>
  439118:	ldr	w0, [sp, #72]
  43911c:	sub	w0, w0, #0x30
  439120:	str	w0, [sp, #92]
  439124:	bl	438258 <ferror@plt+0x33668>
  439128:	str	w0, [sp, #72]
  43912c:	ldr	w0, [sp, #72]
  439130:	cmn	w0, #0x1
  439134:	b.eq	4391c4 <ferror@plt+0x345d4>  // b.none
  439138:	ldr	w0, [sp, #72]
  43913c:	cmp	w0, #0x2f
  439140:	b.le	4391bc <ferror@plt+0x345cc>
  439144:	ldr	w0, [sp, #72]
  439148:	cmp	w0, #0x37
  43914c:	b.gt	4391bc <ferror@plt+0x345cc>
  439150:	ldr	w0, [sp, #92]
  439154:	lsl	w1, w0, #3
  439158:	ldr	w0, [sp, #72]
  43915c:	sub	w0, w0, #0x30
  439160:	add	w0, w1, w0
  439164:	str	w0, [sp, #92]
  439168:	bl	438258 <ferror@plt+0x33668>
  43916c:	str	w0, [sp, #72]
  439170:	ldr	w0, [sp, #72]
  439174:	cmn	w0, #0x1
  439178:	b.eq	4391c4 <ferror@plt+0x345d4>  // b.none
  43917c:	ldr	w0, [sp, #72]
  439180:	cmp	w0, #0x2f
  439184:	b.le	4391b0 <ferror@plt+0x345c0>
  439188:	ldr	w0, [sp, #72]
  43918c:	cmp	w0, #0x37
  439190:	b.gt	4391b0 <ferror@plt+0x345c0>
  439194:	ldr	w0, [sp, #92]
  439198:	lsl	w1, w0, #3
  43919c:	ldr	w0, [sp, #72]
  4391a0:	sub	w0, w0, #0x30
  4391a4:	add	w0, w1, w0
  4391a8:	str	w0, [sp, #92]
  4391ac:	b	4391c4 <ferror@plt+0x345d4>
  4391b0:	ldr	w0, [sp, #72]
  4391b4:	bl	4389b8 <ferror@plt+0x33dc8>
  4391b8:	b	4391c4 <ferror@plt+0x345d4>
  4391bc:	ldr	w0, [sp, #72]
  4391c0:	bl	4389b8 <ferror@plt+0x33dc8>
  4391c4:	ldr	w0, [sp, #92]
  4391c8:	add	w0, w0, #0x100
  4391cc:	b	439464 <ferror@plt+0x34874>
  4391d0:	bl	438258 <ferror@plt+0x33668>
  4391d4:	str	w0, [sp, #60]
  4391d8:	ldr	w0, [sp, #60]
  4391dc:	cmp	w0, #0x2f
  4391e0:	b.le	439200 <ferror@plt+0x34610>
  4391e4:	ldr	w0, [sp, #60]
  4391e8:	cmp	w0, #0x39
  4391ec:	b.gt	439200 <ferror@plt+0x34610>
  4391f0:	ldr	w0, [sp, #60]
  4391f4:	sub	w0, w0, #0x30
  4391f8:	str	w0, [sp, #88]
  4391fc:	b	439258 <ferror@plt+0x34668>
  439200:	ldr	w0, [sp, #60]
  439204:	cmp	w0, #0x40
  439208:	b.le	439228 <ferror@plt+0x34638>
  43920c:	ldr	w0, [sp, #60]
  439210:	cmp	w0, #0x46
  439214:	b.gt	439228 <ferror@plt+0x34638>
  439218:	ldr	w0, [sp, #60]
  43921c:	sub	w0, w0, #0x37
  439220:	str	w0, [sp, #88]
  439224:	b	439258 <ferror@plt+0x34668>
  439228:	ldr	w0, [sp, #60]
  43922c:	cmp	w0, #0x60
  439230:	b.le	439250 <ferror@plt+0x34660>
  439234:	ldr	w0, [sp, #60]
  439238:	cmp	w0, #0x66
  43923c:	b.gt	439250 <ferror@plt+0x34660>
  439240:	ldr	w0, [sp, #60]
  439244:	sub	w0, w0, #0x57
  439248:	str	w0, [sp, #88]
  43924c:	b	439258 <ferror@plt+0x34668>
  439250:	mov	w0, #0xffffffff            	// #-1
  439254:	str	w0, [sp, #88]
  439258:	ldr	w0, [sp, #88]
  43925c:	cmp	w0, #0x0
  439260:	b.lt	439320 <ferror@plt+0x34730>  // b.tstop
  439264:	bl	438258 <ferror@plt+0x33668>
  439268:	str	w0, [sp, #56]
  43926c:	ldr	w0, [sp, #56]
  439270:	cmp	w0, #0x2f
  439274:	b.le	439294 <ferror@plt+0x346a4>
  439278:	ldr	w0, [sp, #56]
  43927c:	cmp	w0, #0x39
  439280:	b.gt	439294 <ferror@plt+0x346a4>
  439284:	ldr	w0, [sp, #56]
  439288:	sub	w0, w0, #0x30
  43928c:	str	w0, [sp, #84]
  439290:	b	4392ec <ferror@plt+0x346fc>
  439294:	ldr	w0, [sp, #56]
  439298:	cmp	w0, #0x40
  43929c:	b.le	4392bc <ferror@plt+0x346cc>
  4392a0:	ldr	w0, [sp, #56]
  4392a4:	cmp	w0, #0x46
  4392a8:	b.gt	4392bc <ferror@plt+0x346cc>
  4392ac:	ldr	w0, [sp, #56]
  4392b0:	sub	w0, w0, #0x37
  4392b4:	str	w0, [sp, #84]
  4392b8:	b	4392ec <ferror@plt+0x346fc>
  4392bc:	ldr	w0, [sp, #56]
  4392c0:	cmp	w0, #0x60
  4392c4:	b.le	4392e4 <ferror@plt+0x346f4>
  4392c8:	ldr	w0, [sp, #56]
  4392cc:	cmp	w0, #0x66
  4392d0:	b.gt	4392e4 <ferror@plt+0x346f4>
  4392d4:	ldr	w0, [sp, #56]
  4392d8:	sub	w0, w0, #0x57
  4392dc:	str	w0, [sp, #84]
  4392e0:	b	4392ec <ferror@plt+0x346fc>
  4392e4:	mov	w0, #0xffffffff            	// #-1
  4392e8:	str	w0, [sp, #84]
  4392ec:	ldr	w0, [sp, #84]
  4392f0:	cmp	w0, #0x0
  4392f4:	b.lt	439318 <ferror@plt+0x34728>  // b.tstop
  4392f8:	ldr	w0, [sp, #88]
  4392fc:	lsl	w0, w0, #4
  439300:	ldr	w1, [sp, #84]
  439304:	add	w0, w1, w0
  439308:	str	w0, [sp, #52]
  43930c:	ldr	w0, [sp, #52]
  439310:	add	w0, w0, #0x100
  439314:	b	439464 <ferror@plt+0x34874>
  439318:	ldr	w0, [sp, #56]
  43931c:	bl	4389b8 <ferror@plt+0x33dc8>
  439320:	ldr	w0, [sp, #60]
  439324:	bl	4389b8 <ferror@plt+0x33dc8>
  439328:	ldr	w0, [sp, #72]
  43932c:	add	w0, w0, #0x100
  439330:	b	439464 <ferror@plt+0x34874>
  439334:	str	wzr, [sp, #80]
  439338:	str	wzr, [sp, #76]
  43933c:	b	439444 <ferror@plt+0x34854>
  439340:	bl	438258 <ferror@plt+0x33668>
  439344:	str	w0, [sp, #48]
  439348:	ldr	w0, [sp, #48]
  43934c:	cmp	w0, #0x2f
  439350:	b.le	43937c <ferror@plt+0x3478c>
  439354:	ldr	w0, [sp, #48]
  439358:	cmp	w0, #0x39
  43935c:	b.gt	43937c <ferror@plt+0x3478c>
  439360:	ldr	w0, [sp, #80]
  439364:	lsl	w1, w0, #4
  439368:	ldr	w0, [sp, #48]
  43936c:	add	w0, w1, w0
  439370:	sub	w0, w0, #0x30
  439374:	str	w0, [sp, #80]
  439378:	b	439424 <ferror@plt+0x34834>
  43937c:	ldr	w0, [sp, #48]
  439380:	cmp	w0, #0x40
  439384:	b.le	4393b0 <ferror@plt+0x347c0>
  439388:	ldr	w0, [sp, #48]
  43938c:	cmp	w0, #0x46
  439390:	b.gt	4393b0 <ferror@plt+0x347c0>
  439394:	ldr	w0, [sp, #80]
  439398:	lsl	w1, w0, #4
  43939c:	ldr	w0, [sp, #48]
  4393a0:	add	w0, w1, w0
  4393a4:	sub	w0, w0, #0x37
  4393a8:	str	w0, [sp, #80]
  4393ac:	b	439424 <ferror@plt+0x34834>
  4393b0:	ldr	w0, [sp, #48]
  4393b4:	cmp	w0, #0x60
  4393b8:	b.le	4393e4 <ferror@plt+0x347f4>
  4393bc:	ldr	w0, [sp, #48]
  4393c0:	cmp	w0, #0x66
  4393c4:	b.gt	4393e4 <ferror@plt+0x347f4>
  4393c8:	ldr	w0, [sp, #80]
  4393cc:	lsl	w1, w0, #4
  4393d0:	ldr	w0, [sp, #48]
  4393d4:	add	w0, w1, w0
  4393d8:	sub	w0, w0, #0x57
  4393dc:	str	w0, [sp, #80]
  4393e0:	b	439424 <ferror@plt+0x34834>
  4393e4:	ldr	w0, [sp, #48]
  4393e8:	bl	4389b8 <ferror@plt+0x33dc8>
  4393ec:	b	439400 <ferror@plt+0x34810>
  4393f0:	ldrsw	x0, [sp, #76]
  4393f4:	add	x1, sp, #0x28
  4393f8:	ldrb	w0, [x1, x0]
  4393fc:	bl	4389b8 <ferror@plt+0x33dc8>
  439400:	ldr	w0, [sp, #76]
  439404:	sub	w0, w0, #0x1
  439408:	str	w0, [sp, #76]
  43940c:	ldr	w0, [sp, #76]
  439410:	cmp	w0, #0x0
  439414:	b.ge	4393f0 <ferror@plt+0x34800>  // b.tcont
  439418:	ldr	w0, [sp, #72]
  43941c:	add	w0, w0, #0x100
  439420:	b	439464 <ferror@plt+0x34874>
  439424:	ldr	w0, [sp, #48]
  439428:	and	w2, w0, #0xff
  43942c:	ldrsw	x0, [sp, #76]
  439430:	add	x1, sp, #0x28
  439434:	strb	w2, [x1, x0]
  439438:	ldr	w0, [sp, #76]
  43943c:	add	w0, w0, #0x1
  439440:	str	w0, [sp, #76]
  439444:	ldr	w0, [sp, #76]
  439448:	cmp	w0, #0x3
  43944c:	b.le	439340 <ferror@plt+0x34750>
  439450:	ldr	w0, [sp, #80]
  439454:	add	w0, w0, #0x100
  439458:	b	439464 <ferror@plt+0x34874>
  43945c:	ldr	w0, [sp, #72]
  439460:	add	w0, w0, #0x100
  439464:	ldp	x29, x30, [sp], #96
  439468:	ret
  43946c:	stp	x29, x30, [sp, #-32]!
  439470:	mov	x29, sp
  439474:	bl	438258 <ferror@plt+0x33668>
  439478:	str	w0, [sp, #28]
  43947c:	ldr	w0, [sp, #28]
  439480:	cmp	w0, #0x2f
  439484:	b.eq	439518 <ferror@plt+0x34928>  // b.none
  439488:	ldr	w0, [sp, #28]
  43948c:	cmp	w0, #0x5c
  439490:	b.ne	4394a8 <ferror@plt+0x348b8>  // b.any
  439494:	bl	438258 <ferror@plt+0x33668>
  439498:	str	w0, [sp, #28]
  43949c:	ldr	w0, [sp, #28]
  4394a0:	cmn	w0, #0x1
  4394a4:	b.ne	439510 <ferror@plt+0x34920>  // b.any
  4394a8:	ldr	w0, [sp, #28]
  4394ac:	cmn	w0, #0x1
  4394b0:	b.ne	439474 <ferror@plt+0x34884>  // b.any
  4394b4:	adrp	x0, 460000 <default_parse_debrief>
  4394b8:	add	x0, x0, #0xfc8
  4394bc:	strb	wzr, [x0]
  4394c0:	adrp	x0, 449000 <ferror@plt+0x44410>
  4394c4:	add	x0, x0, #0x520
  4394c8:	bl	404b80 <gettext@plt>
  4394cc:	mov	x2, x0
  4394d0:	adrp	x0, 463000 <program_name+0x1fa8>
  4394d4:	add	x0, x0, #0x588
  4394d8:	ldr	x1, [x0]
  4394dc:	adrp	x0, 463000 <program_name+0x1fa8>
  4394e0:	add	x0, x0, #0x598
  4394e4:	ldr	w0, [x0]
  4394e8:	mov	w4, w0
  4394ec:	mov	x3, x1
  4394f0:	mov	w1, #0x0                   	// #0
  4394f4:	mov	w0, #0x0                   	// #0
  4394f8:	bl	4042f0 <error@plt>
  4394fc:	adrp	x0, 460000 <default_parse_debrief>
  439500:	add	x0, x0, #0xfc8
  439504:	mov	w1, #0x1                   	// #1
  439508:	strb	w1, [x0]
  43950c:	b	439550 <ferror@plt+0x34960>
  439510:	nop
  439514:	b	439474 <ferror@plt+0x34884>
  439518:	nop
  43951c:	bl	438258 <ferror@plt+0x33668>
  439520:	str	w0, [sp, #28]
  439524:	ldr	w0, [sp, #28]
  439528:	cmp	w0, #0x67
  43952c:	b.eq	439550 <ferror@plt+0x34960>  // b.none
  439530:	ldr	w0, [sp, #28]
  439534:	cmp	w0, #0x69
  439538:	b.eq	439550 <ferror@plt+0x34960>  // b.none
  43953c:	ldr	w0, [sp, #28]
  439540:	cmp	w0, #0x6d
  439544:	b.eq	439550 <ferror@plt+0x34960>  // b.none
  439548:	ldr	w0, [sp, #28]
  43954c:	bl	4389b8 <ferror@plt+0x33dc8>
  439550:	ldp	x29, x30, [sp], #32
  439554:	ret
  439558:	stp	x29, x30, [sp, #-128]!
  43955c:	mov	x29, sp
  439560:	str	x0, [sp, #24]
  439564:	adrp	x0, 449000 <ferror@plt+0x44410>
  439568:	add	x1, x0, #0x628
  43956c:	add	x0, sp, #0x28
  439570:	ldp	x2, x3, [x1]
  439574:	stp	x2, x3, [x0]
  439578:	ldp	x2, x3, [x1, #16]
  43957c:	stp	x2, x3, [x0, #16]
  439580:	ldp	x2, x3, [x1, #32]
  439584:	stp	x2, x3, [x0, #32]
  439588:	str	wzr, [sp, #124]
  43958c:	b	439870 <ferror@plt+0x34c80>
  439590:	ldrsw	x0, [sp, #124]
  439594:	lsl	x0, x0, #4
  439598:	add	x1, sp, #0x28
  43959c:	ldr	x0, [x1, x0]
  4395a0:	str	x0, [sp, #104]
  4395a4:	ldrsw	x0, [sp, #124]
  4395a8:	lsl	x0, x0, #4
  4395ac:	add	x1, sp, #0x30
  4395b0:	ldr	x0, [x1, x0]
  4395b4:	str	x0, [sp, #96]
  4395b8:	str	wzr, [sp, #120]
  4395bc:	b	43968c <ferror@plt+0x34a9c>
  4395c0:	adrp	x0, 463000 <program_name+0x1fa8>
  4395c4:	add	x0, x0, #0x290
  4395c8:	ldr	w1, [x0]
  4395cc:	ldr	w0, [sp, #120]
  4395d0:	add	w0, w1, w0
  4395d4:	cmp	w0, #0x7
  4395d8:	b.ls	4395fc <ferror@plt+0x34a0c>  // b.plast
  4395dc:	adrp	x0, 449000 <ferror@plt+0x44410>
  4395e0:	add	x3, x0, #0x820
  4395e4:	mov	w2, #0x3c8                 	// #968
  4395e8:	adrp	x0, 449000 <ferror@plt+0x44410>
  4395ec:	add	x1, x0, #0x558
  4395f0:	adrp	x0, 449000 <ferror@plt+0x44410>
  4395f4:	add	x0, x0, #0x568
  4395f8:	bl	404b00 <__assert_fail@plt>
  4395fc:	bl	438258 <ferror@plt+0x33668>
  439600:	str	w0, [sp, #92]
  439604:	ldr	w0, [sp, #92]
  439608:	cmn	w0, #0x1
  43960c:	b.eq	439884 <ferror@plt+0x34c94>  // b.none
  439610:	ldrsw	x0, [sp, #120]
  439614:	ldr	x1, [sp, #104]
  439618:	add	x0, x1, x0
  43961c:	ldrb	w0, [x0]
  439620:	mov	w1, w0
  439624:	ldr	w0, [sp, #92]
  439628:	cmp	w0, w1
  43962c:	b.eq	439680 <ferror@plt+0x34a90>  // b.none
  439630:	ldr	w0, [sp, #120]
  439634:	str	w0, [sp, #116]
  439638:	ldr	w0, [sp, #92]
  43963c:	bl	4389b8 <ferror@plt+0x33dc8>
  439640:	ldr	w0, [sp, #116]
  439644:	sub	w0, w0, #0x1
  439648:	str	w0, [sp, #116]
  43964c:	b	439670 <ferror@plt+0x34a80>
  439650:	ldrsw	x0, [sp, #116]
  439654:	ldr	x1, [sp, #104]
  439658:	add	x0, x1, x0
  43965c:	ldrb	w0, [x0]
  439660:	bl	4389b8 <ferror@plt+0x33dc8>
  439664:	ldr	w0, [sp, #116]
  439668:	sub	w0, w0, #0x1
  43966c:	str	w0, [sp, #116]
  439670:	ldr	w0, [sp, #116]
  439674:	cmp	w0, #0x0
  439678:	b.ge	439650 <ferror@plt+0x34a60>  // b.tcont
  43967c:	b	4396a4 <ferror@plt+0x34ab4>
  439680:	ldr	w0, [sp, #120]
  439684:	add	w0, w0, #0x1
  439688:	str	w0, [sp, #120]
  43968c:	ldrsw	x0, [sp, #120]
  439690:	ldr	x1, [sp, #104]
  439694:	add	x0, x1, x0
  439698:	ldrb	w0, [x0]
  43969c:	cmp	w0, #0x0
  4396a0:	b.ne	4395c0 <ferror@plt+0x349d0>  // b.any
  4396a4:	ldrsw	x0, [sp, #120]
  4396a8:	ldr	x1, [sp, #104]
  4396ac:	add	x0, x1, x0
  4396b0:	ldrb	w0, [x0]
  4396b4:	cmp	w0, #0x0
  4396b8:	b.eq	4396cc <ferror@plt+0x34adc>  // b.none
  4396bc:	ldr	w0, [sp, #124]
  4396c0:	add	w0, w0, #0x1
  4396c4:	str	w0, [sp, #124]
  4396c8:	b	439870 <ferror@plt+0x34c80>
  4396cc:	str	wzr, [sp, #120]
  4396d0:	b	4397a8 <ferror@plt+0x34bb8>
  4396d4:	adrp	x0, 463000 <program_name+0x1fa8>
  4396d8:	add	x0, x0, #0x290
  4396dc:	ldr	w0, [x0]
  4396e0:	add	w0, w0, #0x1
  4396e4:	cmp	w0, #0x7
  4396e8:	b.ls	43970c <ferror@plt+0x34b1c>  // b.plast
  4396ec:	adrp	x0, 449000 <ferror@plt+0x44410>
  4396f0:	add	x3, x0, #0x820
  4396f4:	mov	w2, #0x3e3                 	// #995
  4396f8:	adrp	x0, 449000 <ferror@plt+0x44410>
  4396fc:	add	x1, x0, #0x558
  439700:	adrp	x0, 449000 <ferror@plt+0x44410>
  439704:	add	x0, x0, #0x5a0
  439708:	bl	404b00 <__assert_fail@plt>
  43970c:	bl	438258 <ferror@plt+0x33668>
  439710:	str	w0, [sp, #88]
  439714:	ldr	w0, [sp, #88]
  439718:	cmn	w0, #0x1
  43971c:	b.eq	43988c <ferror@plt+0x34c9c>  // b.none
  439720:	ldrsw	x0, [sp, #120]
  439724:	ldr	x1, [sp, #96]
  439728:	add	x0, x1, x0
  43972c:	ldrb	w0, [x0]
  439730:	mov	w1, w0
  439734:	ldr	w0, [sp, #88]
  439738:	cmp	w0, w1
  43973c:	b.eq	43979c <ferror@plt+0x34bac>  // b.none
  439740:	ldr	w0, [sp, #120]
  439744:	cmp	w0, #0x0
  439748:	b.le	4397c4 <ferror@plt+0x34bd4>
  43974c:	ldr	w0, [sp, #120]
  439750:	str	w0, [sp, #112]
  439754:	ldr	w0, [sp, #88]
  439758:	bl	4389b8 <ferror@plt+0x33dc8>
  43975c:	ldr	w0, [sp, #112]
  439760:	sub	w0, w0, #0x1
  439764:	str	w0, [sp, #112]
  439768:	b	43978c <ferror@plt+0x34b9c>
  43976c:	ldrsw	x0, [sp, #112]
  439770:	ldr	x1, [sp, #96]
  439774:	add	x0, x1, x0
  439778:	ldrb	w0, [x0]
  43977c:	bl	4389b8 <ferror@plt+0x33dc8>
  439780:	ldr	w0, [sp, #112]
  439784:	sub	w0, w0, #0x1
  439788:	str	w0, [sp, #112]
  43978c:	ldr	w0, [sp, #112]
  439790:	cmp	w0, #0x0
  439794:	b.gt	43976c <ferror@plt+0x34b7c>
  439798:	b	4397c4 <ferror@plt+0x34bd4>
  43979c:	ldr	w0, [sp, #120]
  4397a0:	add	w0, w0, #0x1
  4397a4:	str	w0, [sp, #120]
  4397a8:	ldrsw	x0, [sp, #120]
  4397ac:	ldr	x1, [sp, #96]
  4397b0:	add	x0, x1, x0
  4397b4:	ldrb	w0, [x0]
  4397b8:	cmp	w0, #0x0
  4397bc:	b.ne	4396d4 <ferror@plt+0x34ae4>  // b.any
  4397c0:	b	4397c8 <ferror@plt+0x34bd8>
  4397c4:	nop
  4397c8:	ldrsw	x0, [sp, #120]
  4397cc:	ldr	x1, [sp, #96]
  4397d0:	add	x0, x1, x0
  4397d4:	ldrb	w0, [x0]
  4397d8:	cmp	w0, #0x0
  4397dc:	b.eq	4397e4 <ferror@plt+0x34bf4>  // b.none
  4397e0:	b	4396cc <ferror@plt+0x34adc>
  4397e4:	bl	438258 <ferror@plt+0x33668>
  4397e8:	str	w0, [sp, #88]
  4397ec:	ldr	w0, [sp, #88]
  4397f0:	cmn	w0, #0x1
  4397f4:	b.eq	439894 <ferror@plt+0x34ca4>  // b.none
  4397f8:	ldr	w0, [sp, #88]
  4397fc:	cmp	w0, #0x3e
  439800:	b.eq	439868 <ferror@plt+0x34c78>  // b.none
  439804:	adrp	x0, 460000 <default_parse_debrief>
  439808:	add	x0, x0, #0xfc8
  43980c:	strb	wzr, [x0]
  439810:	adrp	x0, 449000 <ferror@plt+0x44410>
  439814:	add	x0, x0, #0x5d8
  439818:	bl	404b80 <gettext@plt>
  43981c:	mov	x2, x0
  439820:	adrp	x0, 463000 <program_name+0x1fa8>
  439824:	add	x0, x0, #0x588
  439828:	ldr	x1, [x0]
  43982c:	adrp	x0, 463000 <program_name+0x1fa8>
  439830:	add	x0, x0, #0x598
  439834:	ldr	w0, [x0]
  439838:	ldr	x5, [sp, #96]
  43983c:	mov	w4, w0
  439840:	mov	x3, x1
  439844:	mov	w1, #0x0                   	// #0
  439848:	mov	w0, #0x0                   	// #0
  43984c:	bl	4042f0 <error@plt>
  439850:	adrp	x0, 460000 <default_parse_debrief>
  439854:	add	x0, x0, #0xfc8
  439858:	mov	w1, #0x1                   	// #1
  43985c:	strb	w1, [x0]
  439860:	mov	w0, #0x0                   	// #0
  439864:	b	4398f4 <ferror@plt+0x34d04>
  439868:	mov	w0, #0x1                   	// #1
  43986c:	b	4398f4 <ferror@plt+0x34d04>
  439870:	ldr	w0, [sp, #124]
  439874:	cmp	w0, #0x2
  439878:	b.ls	439590 <ferror@plt+0x349a0>  // b.plast
  43987c:	mov	w0, #0x0                   	// #0
  439880:	b	4398f4 <ferror@plt+0x34d04>
  439884:	nop
  439888:	b	439898 <ferror@plt+0x34ca8>
  43988c:	nop
  439890:	b	439898 <ferror@plt+0x34ca8>
  439894:	nop
  439898:	adrp	x0, 460000 <default_parse_debrief>
  43989c:	add	x0, x0, #0xfc8
  4398a0:	strb	wzr, [x0]
  4398a4:	adrp	x0, 449000 <ferror@plt+0x44410>
  4398a8:	add	x0, x0, #0x600
  4398ac:	bl	404b80 <gettext@plt>
  4398b0:	mov	x2, x0
  4398b4:	adrp	x0, 463000 <program_name+0x1fa8>
  4398b8:	add	x0, x0, #0x588
  4398bc:	ldr	x1, [x0]
  4398c0:	adrp	x0, 463000 <program_name+0x1fa8>
  4398c4:	add	x0, x0, #0x598
  4398c8:	ldr	w0, [x0]
  4398cc:	mov	w4, w0
  4398d0:	mov	x3, x1
  4398d4:	mov	w1, #0x0                   	// #0
  4398d8:	mov	w0, #0x0                   	// #0
  4398dc:	bl	4042f0 <error@plt>
  4398e0:	adrp	x0, 460000 <default_parse_debrief>
  4398e4:	add	x0, x0, #0xfc8
  4398e8:	mov	w1, #0x1                   	// #1
  4398ec:	strb	w1, [x0]
  4398f0:	mov	w0, #0x0                   	// #0
  4398f4:	ldp	x29, x30, [sp], #128
  4398f8:	ret
  4398fc:	stp	x29, x30, [sp, #-144]!
  439900:	mov	x29, sp
  439904:	str	x0, [sp, #24]
  439908:	adrp	x0, 463000 <program_name+0x1fa8>
  43990c:	add	x0, x0, #0x358
  439910:	ldr	w0, [x0]
  439914:	cmp	w0, #0x0
  439918:	b.eq	43999c <ferror@plt+0x34dac>  // b.none
  43991c:	adrp	x0, 463000 <program_name+0x1fa8>
  439920:	add	x0, x0, #0x358
  439924:	ldr	w0, [x0]
  439928:	sub	w1, w0, #0x1
  43992c:	adrp	x0, 463000 <program_name+0x1fa8>
  439930:	add	x0, x0, #0x358
  439934:	str	w1, [x0]
  439938:	adrp	x0, 463000 <program_name+0x1fa8>
  43993c:	add	x0, x0, #0x358
  439940:	ldr	w1, [x0]
  439944:	ldr	x3, [sp, #24]
  439948:	adrp	x0, 463000 <program_name+0x1fa8>
  43994c:	add	x2, x0, #0x308
  439950:	sxtw	x1, w1
  439954:	mov	x0, x1
  439958:	lsl	x0, x0, #2
  43995c:	add	x0, x0, x1
  439960:	lsl	x0, x0, #3
  439964:	add	x1, x2, x0
  439968:	mov	x0, x3
  43996c:	ldp	x2, x3, [x1]
  439970:	stp	x2, x3, [x0]
  439974:	ldp	x2, x3, [x1, #16]
  439978:	stp	x2, x3, [x0, #16]
  43997c:	ldr	x1, [x1, #32]
  439980:	str	x1, [x0, #32]
  439984:	ldr	x0, [sp, #24]
  439988:	ldr	w1, [x0]
  43998c:	adrp	x0, 460000 <default_parse_debrief>
  439990:	add	x0, x0, #0xe00
  439994:	str	w1, [x0]
  439998:	b	43a6b0 <ferror@plt+0x35ac0>
  43999c:	adrp	x0, 463000 <program_name+0x1fa8>
  4399a0:	add	x0, x0, #0x598
  4399a4:	ldr	w1, [x0]
  4399a8:	ldr	x0, [sp, #24]
  4399ac:	str	w1, [x0, #32]
  4399b0:	bl	438b6c <ferror@plt+0x33f7c>
  4399b4:	str	w0, [sp, #140]
  4399b8:	ldr	w0, [sp, #140]
  4399bc:	cmp	w0, #0x20
  4399c0:	b.eq	43999c <ferror@plt+0x34dac>  // b.none
  4399c4:	ldr	w0, [sp, #140]
  4399c8:	cmp	w0, #0x20
  4399cc:	b.gt	439a68 <ferror@plt+0x34e78>
  4399d0:	ldr	w0, [sp, #140]
  4399d4:	cmp	w0, #0xc
  4399d8:	b.eq	43999c <ferror@plt+0x34dac>  // b.none
  4399dc:	ldr	w0, [sp, #140]
  4399e0:	cmp	w0, #0xc
  4399e4:	b.gt	439a68 <ferror@plt+0x34e78>
  4399e8:	ldr	w0, [sp, #140]
  4399ec:	cmp	w0, #0xa
  4399f0:	b.eq	439a40 <ferror@plt+0x34e50>  // b.none
  4399f4:	ldr	w0, [sp, #140]
  4399f8:	cmp	w0, #0xa
  4399fc:	b.gt	439a68 <ferror@plt+0x34e78>
  439a00:	ldr	w0, [sp, #140]
  439a04:	cmn	w0, #0x1
  439a08:	b.eq	439a1c <ferror@plt+0x34e2c>  // b.none
  439a0c:	ldr	w0, [sp, #140]
  439a10:	cmp	w0, #0x9
  439a14:	b.eq	43999c <ferror@plt+0x34dac>  // b.none
  439a18:	b	439a68 <ferror@plt+0x34e78>
  439a1c:	adrp	x0, 460000 <default_parse_debrief>
  439a20:	add	x0, x0, #0xe00
  439a24:	str	wzr, [x0]
  439a28:	adrp	x0, 460000 <default_parse_debrief>
  439a2c:	add	x0, x0, #0xe00
  439a30:	ldr	w1, [x0]
  439a34:	ldr	x0, [sp, #24]
  439a38:	str	w1, [x0]
  439a3c:	b	43a6b0 <ferror@plt+0x35ac0>
  439a40:	adrp	x0, 463000 <program_name+0x1fa8>
  439a44:	add	x0, x0, #0x2ec
  439a48:	ldr	w1, [x0]
  439a4c:	adrp	x0, 463000 <program_name+0x1fa8>
  439a50:	add	x0, x0, #0x2e8
  439a54:	ldr	w0, [x0]
  439a58:	cmp	w1, w0
  439a5c:	b.le	43999c <ferror@plt+0x34dac>
  439a60:	bl	407950 <ferror@plt+0x2d60>
  439a64:	b	43999c <ferror@plt+0x34dac>
  439a68:	ldr	x0, [sp, #24]
  439a6c:	ldr	w1, [x0, #32]
  439a70:	adrp	x0, 463000 <program_name+0x1fa8>
  439a74:	add	x0, x0, #0x2ec
  439a78:	str	w1, [x0]
  439a7c:	ldr	w0, [sp, #140]
  439a80:	sub	w0, w0, #0x21
  439a84:	cmp	w0, #0x5d
  439a88:	b.hi	43a684 <ferror@plt+0x35a94>  // b.pmore
  439a8c:	adrp	x1, 449000 <ferror@plt+0x44410>
  439a90:	add	x1, x1, #0x6a4
  439a94:	ldr	w0, [x1, w0, uxtw #2]
  439a98:	adr	x1, 439aa4 <ferror@plt+0x34eb4>
  439a9c:	add	x0, x1, w0, sxtw #2
  439aa0:	br	x0
  439aa4:	bl	438b6c <ferror@plt+0x33f7c>
  439aa8:	str	w0, [sp, #124]
  439aac:	ldr	w0, [sp, #124]
  439ab0:	bl	438dec <ferror@plt+0x341fc>
  439ab4:	ldr	w0, [sp, #124]
  439ab8:	cmp	w0, #0x2f
  439abc:	b.le	439acc <ferror@plt+0x34edc>
  439ac0:	ldr	w0, [sp, #124]
  439ac4:	cmp	w0, #0x39
  439ac8:	b.le	439af4 <ferror@plt+0x34f04>
  439acc:	adrp	x0, 460000 <default_parse_debrief>
  439ad0:	add	x0, x0, #0xe00
  439ad4:	mov	w1, #0x11                  	// #17
  439ad8:	str	w1, [x0]
  439adc:	adrp	x0, 460000 <default_parse_debrief>
  439ae0:	add	x0, x0, #0xe00
  439ae4:	ldr	w1, [x0]
  439ae8:	ldr	x0, [sp, #24]
  439aec:	str	w1, [x0]
  439af0:	b	43a6b0 <ferror@plt+0x35ac0>
  439af4:	str	wzr, [sp, #136]
  439af8:	adrp	x0, 463000 <program_name+0x1fa8>
  439afc:	add	x0, x0, #0x378
  439b00:	ldr	w0, [x0]
  439b04:	ldr	w1, [sp, #136]
  439b08:	cmp	w1, w0
  439b0c:	b.lt	439b68 <ferror@plt+0x34f78>  // b.tstop
  439b10:	adrp	x0, 463000 <program_name+0x1fa8>
  439b14:	add	x0, x0, #0x378
  439b18:	ldr	w0, [x0]
  439b1c:	add	w0, w0, #0x5
  439b20:	lsl	w1, w0, #1
  439b24:	adrp	x0, 463000 <program_name+0x1fa8>
  439b28:	add	x0, x0, #0x378
  439b2c:	str	w1, [x0]
  439b30:	adrp	x0, 463000 <program_name+0x1fa8>
  439b34:	add	x0, x0, #0x380
  439b38:	ldr	x2, [x0]
  439b3c:	adrp	x0, 463000 <program_name+0x1fa8>
  439b40:	add	x0, x0, #0x378
  439b44:	ldr	w0, [x0]
  439b48:	sxtw	x0, w0
  439b4c:	mov	x1, x0
  439b50:	mov	x0, x2
  439b54:	bl	404560 <xrealloc@plt>
  439b58:	mov	x1, x0
  439b5c:	adrp	x0, 463000 <program_name+0x1fa8>
  439b60:	add	x0, x0, #0x380
  439b64:	str	x1, [x0]
  439b68:	adrp	x0, 463000 <program_name+0x1fa8>
  439b6c:	add	x0, x0, #0x380
  439b70:	ldr	x1, [x0]
  439b74:	ldr	w0, [sp, #136]
  439b78:	add	w2, w0, #0x1
  439b7c:	str	w2, [sp, #136]
  439b80:	sxtw	x0, w0
  439b84:	add	x0, x1, x0
  439b88:	ldr	w1, [sp, #140]
  439b8c:	and	w1, w1, #0xff
  439b90:	strb	w1, [x0]
  439b94:	bl	438b6c <ferror@plt+0x33f7c>
  439b98:	str	w0, [sp, #140]
  439b9c:	ldr	w0, [sp, #140]
  439ba0:	cmp	w0, #0x39
  439ba4:	b.gt	439bec <ferror@plt+0x34ffc>
  439ba8:	ldr	w0, [sp, #140]
  439bac:	cmp	w0, #0x30
  439bb0:	b.ge	439af8 <ferror@plt+0x34f08>  // b.tcont
  439bb4:	b	439c04 <ferror@plt+0x35014>
  439bb8:	ldr	w0, [sp, #140]
  439bbc:	sub	w0, w0, #0x41
  439bc0:	mov	x1, #0x1                   	// #1
  439bc4:	lsl	x1, x1, x0
  439bc8:	mov	x0, #0xffffffff43ffffff    	// #-3154116609
  439bcc:	movk	x0, #0x3ff, lsl #48
  439bd0:	and	x0, x1, x0
  439bd4:	cmp	x0, #0x0
  439bd8:	cset	w0, ne  // ne = any
  439bdc:	and	w0, w0, #0xff
  439be0:	cmp	w0, #0x0
  439be4:	b.ne	439af8 <ferror@plt+0x34f08>  // b.any
  439be8:	b	439c04 <ferror@plt+0x35014>
  439bec:	ldr	w0, [sp, #140]
  439bf0:	cmp	w0, #0x7a
  439bf4:	b.gt	439c04 <ferror@plt+0x35014>
  439bf8:	ldr	w0, [sp, #140]
  439bfc:	cmp	w0, #0x41
  439c00:	b.ge	439bb8 <ferror@plt+0x34fc8>  // b.tcont
  439c04:	ldr	w0, [sp, #140]
  439c08:	bl	438dec <ferror@plt+0x341fc>
  439c0c:	nop
  439c10:	nop
  439c14:	adrp	x0, 463000 <program_name+0x1fa8>
  439c18:	add	x0, x0, #0x378
  439c1c:	ldr	w0, [x0]
  439c20:	ldr	w1, [sp, #136]
  439c24:	cmp	w1, w0
  439c28:	b.lt	439c84 <ferror@plt+0x35094>  // b.tstop
  439c2c:	adrp	x0, 463000 <program_name+0x1fa8>
  439c30:	add	x0, x0, #0x378
  439c34:	ldr	w0, [x0]
  439c38:	add	w0, w0, #0x5
  439c3c:	lsl	w1, w0, #1
  439c40:	adrp	x0, 463000 <program_name+0x1fa8>
  439c44:	add	x0, x0, #0x378
  439c48:	str	w1, [x0]
  439c4c:	adrp	x0, 463000 <program_name+0x1fa8>
  439c50:	add	x0, x0, #0x380
  439c54:	ldr	x2, [x0]
  439c58:	adrp	x0, 463000 <program_name+0x1fa8>
  439c5c:	add	x0, x0, #0x378
  439c60:	ldr	w0, [x0]
  439c64:	sxtw	x0, w0
  439c68:	mov	x1, x0
  439c6c:	mov	x0, x2
  439c70:	bl	404560 <xrealloc@plt>
  439c74:	mov	x1, x0
  439c78:	adrp	x0, 463000 <program_name+0x1fa8>
  439c7c:	add	x0, x0, #0x380
  439c80:	str	x1, [x0]
  439c84:	adrp	x0, 463000 <program_name+0x1fa8>
  439c88:	add	x0, x0, #0x380
  439c8c:	ldr	x1, [x0]
  439c90:	ldrsw	x0, [sp, #136]
  439c94:	add	x0, x1, x0
  439c98:	strb	wzr, [x0]
  439c9c:	adrp	x0, 463000 <program_name+0x1fa8>
  439ca0:	add	x0, x0, #0x380
  439ca4:	ldr	x0, [x0]
  439ca8:	bl	404630 <xstrdup@plt>
  439cac:	mov	x1, x0
  439cb0:	ldr	x0, [sp, #24]
  439cb4:	str	x1, [x0, #8]
  439cb8:	adrp	x0, 463000 <program_name+0x1fa8>
  439cbc:	add	x0, x0, #0x380
  439cc0:	ldr	x2, [x0]
  439cc4:	adrp	x0, 449000 <ferror@plt+0x44410>
  439cc8:	add	x1, x0, #0x658
  439ccc:	mov	x0, x2
  439cd0:	bl	404840 <strcmp@plt>
  439cd4:	cmp	w0, #0x0
  439cd8:	b.eq	439d00 <ferror@plt+0x35110>  // b.none
  439cdc:	adrp	x0, 463000 <program_name+0x1fa8>
  439ce0:	add	x0, x0, #0x380
  439ce4:	ldr	x2, [x0]
  439ce8:	adrp	x0, 449000 <ferror@plt+0x44410>
  439cec:	add	x1, x0, #0x660
  439cf0:	mov	x0, x2
  439cf4:	bl	404840 <strcmp@plt>
  439cf8:	cmp	w0, #0x0
  439cfc:	b.ne	439d28 <ferror@plt+0x35138>  // b.any
  439d00:	adrp	x0, 460000 <default_parse_debrief>
  439d04:	add	x0, x0, #0xe00
  439d08:	mov	w1, #0xf                   	// #15
  439d0c:	str	w1, [x0]
  439d10:	adrp	x0, 460000 <default_parse_debrief>
  439d14:	add	x0, x0, #0xe00
  439d18:	ldr	w1, [x0]
  439d1c:	ldr	x0, [sp, #24]
  439d20:	str	w1, [x0]
  439d24:	b	43a6b0 <ferror@plt+0x35ac0>
  439d28:	adrp	x0, 460000 <default_parse_debrief>
  439d2c:	add	x0, x0, #0xe00
  439d30:	mov	w1, #0x10                  	// #16
  439d34:	str	w1, [x0]
  439d38:	adrp	x0, 460000 <default_parse_debrief>
  439d3c:	add	x0, x0, #0xe00
  439d40:	ldr	w1, [x0]
  439d44:	ldr	x0, [sp, #24]
  439d48:	str	w1, [x0]
  439d4c:	b	43a6b0 <ferror@plt+0x35ac0>
  439d50:	ldr	w0, [sp, #140]
  439d54:	str	w0, [sp, #120]
  439d58:	adrp	x0, 463000 <program_name+0x1fa8>
  439d5c:	add	x0, x0, #0x26c
  439d60:	mov	w1, #0x2                   	// #2
  439d64:	str	w1, [x0]
  439d68:	adrp	x0, 463000 <program_name+0x1fa8>
  439d6c:	add	x0, x0, #0x26c
  439d70:	ldr	w1, [x0]
  439d74:	adrp	x0, 463000 <program_name+0x1fa8>
  439d78:	add	x0, x0, #0x588
  439d7c:	ldr	x2, [x0]
  439d80:	adrp	x0, 463000 <program_name+0x1fa8>
  439d84:	add	x0, x0, #0x598
  439d88:	ldr	w3, [x0]
  439d8c:	add	x0, sp, #0x20
  439d90:	bl	40999c <ferror@plt+0x4dac>
  439d94:	ldr	w0, [sp, #120]
  439d98:	bl	438e88 <ferror@plt+0x34298>
  439d9c:	str	w0, [sp, #116]
  439da0:	adrp	x0, 463000 <program_name+0x1fa8>
  439da4:	add	x0, x0, #0x598
  439da8:	ldr	w0, [x0]
  439dac:	str	w0, [sp, #104]
  439db0:	ldr	w0, [sp, #116]
  439db4:	cmn	w0, #0x1
  439db8:	b.eq	439e38 <ferror@plt+0x35248>  // b.none
  439dbc:	ldr	w0, [sp, #116]
  439dc0:	cmn	w0, #0x2
  439dc4:	b.eq	439e38 <ferror@plt+0x35248>  // b.none
  439dc8:	ldr	w0, [sp, #116]
  439dcc:	cmp	w0, #0xff
  439dd0:	b.le	439e28 <ferror@plt+0x35238>
  439dd4:	ldr	w0, [sp, #116]
  439dd8:	cmp	w0, #0xff
  439ddc:	b.le	439df4 <ferror@plt+0x35204>
  439de0:	ldr	w1, [sp, #116]
  439de4:	mov	w0, #0xff                  	// #255
  439de8:	movk	w0, #0x11, lsl #16
  439dec:	cmp	w1, w0
  439df0:	b.le	439e14 <ferror@plt+0x35224>
  439df4:	adrp	x0, 449000 <ferror@plt+0x44410>
  439df8:	add	x3, x0, #0x838
  439dfc:	mov	w2, #0x4a2                 	// #1186
  439e00:	adrp	x0, 449000 <ferror@plt+0x44410>
  439e04:	add	x1, x0, #0x558
  439e08:	adrp	x0, 449000 <ferror@plt+0x44410>
  439e0c:	add	x0, x0, #0x668
  439e10:	bl	404b00 <__assert_fail@plt>
  439e14:	ldr	w0, [sp, #116]
  439e18:	sub	w1, w0, #0x100
  439e1c:	add	x0, sp, #0x20
  439e20:	bl	409e88 <ferror@plt+0x5298>
  439e24:	b	439d94 <ferror@plt+0x351a4>
  439e28:	add	x0, sp, #0x20
  439e2c:	ldr	w1, [sp, #116]
  439e30:	bl	409e38 <ferror@plt+0x5248>
  439e34:	b	439d94 <ferror@plt+0x351a4>
  439e38:	add	x0, sp, #0x20
  439e3c:	bl	40a088 <ferror@plt+0x5498>
  439e40:	mov	x1, x0
  439e44:	ldr	x0, [sp, #24]
  439e48:	str	x1, [x0, #16]
  439e4c:	adrp	x0, 463000 <program_name+0x1fa8>
  439e50:	add	x0, x0, #0x558
  439e54:	ldr	x0, [x0]
  439e58:	bl	437e1c <ferror@plt+0x3322c>
  439e5c:	mov	x1, x0
  439e60:	ldr	x0, [sp, #24]
  439e64:	str	x1, [x0, #24]
  439e68:	adrp	x0, 463000 <program_name+0x1fa8>
  439e6c:	add	x0, x0, #0x26c
  439e70:	str	wzr, [x0]
  439e74:	adrp	x0, 460000 <default_parse_debrief>
  439e78:	add	x0, x0, #0xe00
  439e7c:	mov	w1, #0xa                   	// #10
  439e80:	str	w1, [x0]
  439e84:	adrp	x0, 460000 <default_parse_debrief>
  439e88:	add	x0, x0, #0xe00
  439e8c:	ldr	w1, [x0]
  439e90:	ldr	x0, [sp, #24]
  439e94:	str	w1, [x0]
  439e98:	b	43a6b0 <ferror@plt+0x35ac0>
  439e9c:	adrp	x0, 463000 <program_name+0x1fa8>
  439ea0:	add	x0, x0, #0x26c
  439ea4:	mov	w1, #0x2                   	// #2
  439ea8:	str	w1, [x0]
  439eac:	adrp	x0, 463000 <program_name+0x1fa8>
  439eb0:	add	x0, x0, #0x26c
  439eb4:	ldr	w1, [x0]
  439eb8:	adrp	x0, 463000 <program_name+0x1fa8>
  439ebc:	add	x0, x0, #0x588
  439ec0:	ldr	x2, [x0]
  439ec4:	adrp	x0, 463000 <program_name+0x1fa8>
  439ec8:	add	x0, x0, #0x598
  439ecc:	ldr	w3, [x0]
  439ed0:	add	x0, sp, #0x20
  439ed4:	bl	40999c <ferror@plt+0x4dac>
  439ed8:	mov	w0, #0x60                  	// #96
  439edc:	bl	438e88 <ferror@plt+0x34298>
  439ee0:	str	w0, [sp, #128]
  439ee4:	adrp	x0, 463000 <program_name+0x1fa8>
  439ee8:	add	x0, x0, #0x598
  439eec:	ldr	w0, [x0]
  439ef0:	str	w0, [sp, #104]
  439ef4:	ldr	w0, [sp, #128]
  439ef8:	cmn	w0, #0x1
  439efc:	b.eq	439f0c <ferror@plt+0x3531c>  // b.none
  439f00:	ldr	w0, [sp, #128]
  439f04:	cmn	w0, #0x2
  439f08:	b.ne	439f64 <ferror@plt+0x35374>  // b.any
  439f0c:	add	x0, sp, #0x20
  439f10:	bl	40a088 <ferror@plt+0x5498>
  439f14:	mov	x1, x0
  439f18:	ldr	x0, [sp, #24]
  439f1c:	str	x1, [x0, #16]
  439f20:	adrp	x0, 463000 <program_name+0x1fa8>
  439f24:	add	x0, x0, #0x558
  439f28:	ldr	x0, [x0]
  439f2c:	bl	437e1c <ferror@plt+0x3322c>
  439f30:	mov	x1, x0
  439f34:	ldr	x0, [sp, #24]
  439f38:	str	x1, [x0, #24]
  439f3c:	adrp	x0, 460000 <default_parse_debrief>
  439f40:	add	x0, x0, #0xe00
  439f44:	mov	w1, #0xb                   	// #11
  439f48:	str	w1, [x0]
  439f4c:	adrp	x0, 460000 <default_parse_debrief>
  439f50:	add	x0, x0, #0xe00
  439f54:	ldr	w1, [x0]
  439f58:	ldr	x0, [sp, #24]
  439f5c:	str	w1, [x0]
  439f60:	b	43a02c <ferror@plt+0x3543c>
  439f64:	ldr	w0, [sp, #128]
  439f68:	cmn	w0, #0x3
  439f6c:	b.ne	439fbc <ferror@plt+0x353cc>  // b.any
  439f70:	add	x0, sp, #0x20
  439f74:	bl	409ffc <ferror@plt+0x540c>
  439f78:	adrp	x0, 460000 <default_parse_debrief>
  439f7c:	add	x0, x0, #0xe00
  439f80:	mov	w1, #0xc                   	// #12
  439f84:	str	w1, [x0]
  439f88:	adrp	x0, 460000 <default_parse_debrief>
  439f8c:	add	x0, x0, #0xe00
  439f90:	ldr	w1, [x0]
  439f94:	ldr	x0, [sp, #24]
  439f98:	str	w1, [x0]
  439f9c:	adrp	x0, 463000 <program_name+0x1fa8>
  439fa0:	add	x0, x0, #0x360
  439fa4:	ldr	w0, [x0]
  439fa8:	add	w1, w0, #0x1
  439fac:	adrp	x0, 463000 <program_name+0x1fa8>
  439fb0:	add	x0, x0, #0x360
  439fb4:	str	w1, [x0]
  439fb8:	b	43a02c <ferror@plt+0x3543c>
  439fbc:	ldr	w0, [sp, #128]
  439fc0:	cmp	w0, #0xff
  439fc4:	b.le	43a01c <ferror@plt+0x3542c>
  439fc8:	ldr	w0, [sp, #128]
  439fcc:	cmp	w0, #0xff
  439fd0:	b.le	439fe8 <ferror@plt+0x353f8>
  439fd4:	ldr	w1, [sp, #128]
  439fd8:	mov	w0, #0xff                  	// #255
  439fdc:	movk	w0, #0x11, lsl #16
  439fe0:	cmp	w1, w0
  439fe4:	b.le	43a008 <ferror@plt+0x35418>
  439fe8:	adrp	x0, 449000 <ferror@plt+0x44410>
  439fec:	add	x3, x0, #0x838
  439ff0:	mov	w2, #0x4d3                 	// #1235
  439ff4:	adrp	x0, 449000 <ferror@plt+0x44410>
  439ff8:	add	x1, x0, #0x558
  439ffc:	adrp	x0, 449000 <ferror@plt+0x44410>
  43a000:	add	x0, x0, #0x668
  43a004:	bl	404b00 <__assert_fail@plt>
  43a008:	ldr	w0, [sp, #128]
  43a00c:	sub	w1, w0, #0x100
  43a010:	add	x0, sp, #0x20
  43a014:	bl	409e88 <ferror@plt+0x5298>
  43a018:	b	439ed8 <ferror@plt+0x352e8>
  43a01c:	add	x0, sp, #0x20
  43a020:	ldr	w1, [sp, #128]
  43a024:	bl	409e38 <ferror@plt+0x5248>
  43a028:	b	439ed8 <ferror@plt+0x352e8>
  43a02c:	adrp	x0, 463000 <program_name+0x1fa8>
  43a030:	add	x0, x0, #0x26c
  43a034:	str	wzr, [x0]
  43a038:	b	43a6b0 <ferror@plt+0x35ac0>
  43a03c:	adrp	x0, 460000 <default_parse_debrief>
  43a040:	add	x0, x0, #0xe00
  43a044:	mov	w1, #0x6                   	// #6
  43a048:	str	w1, [x0]
  43a04c:	adrp	x0, 460000 <default_parse_debrief>
  43a050:	add	x0, x0, #0xe00
  43a054:	ldr	w1, [x0]
  43a058:	ldr	x0, [sp, #24]
  43a05c:	str	w1, [x0]
  43a060:	b	43a6b0 <ferror@plt+0x35ac0>
  43a064:	adrp	x0, 460000 <default_parse_debrief>
  43a068:	add	x0, x0, #0xe00
  43a06c:	mov	w1, #0x8                   	// #8
  43a070:	str	w1, [x0]
  43a074:	adrp	x0, 460000 <default_parse_debrief>
  43a078:	add	x0, x0, #0xe00
  43a07c:	ldr	w1, [x0]
  43a080:	ldr	x0, [sp, #24]
  43a084:	str	w1, [x0]
  43a088:	b	43a6b0 <ferror@plt+0x35ac0>
  43a08c:	adrp	x0, 460000 <default_parse_debrief>
  43a090:	add	x0, x0, #0xe00
  43a094:	mov	w1, #0x9                   	// #9
  43a098:	str	w1, [x0]
  43a09c:	adrp	x0, 460000 <default_parse_debrief>
  43a0a0:	add	x0, x0, #0xe00
  43a0a4:	ldr	w1, [x0]
  43a0a8:	ldr	x0, [sp, #24]
  43a0ac:	str	w1, [x0]
  43a0b0:	b	43a6b0 <ferror@plt+0x35ac0>
  43a0b4:	adrp	x0, 463000 <program_name+0x1fa8>
  43a0b8:	add	x0, x0, #0x364
  43a0bc:	ldr	w0, [x0]
  43a0c0:	cmp	w0, #0x0
  43a0c4:	b.gt	43a10c <ferror@plt+0x3551c>
  43a0c8:	adrp	x0, 463000 <program_name+0x1fa8>
  43a0cc:	add	x0, x0, #0x368
  43a0d0:	ldrb	w0, [x0]
  43a0d4:	eor	w0, w0, #0x1
  43a0d8:	and	w0, w0, #0xff
  43a0dc:	cmp	w0, #0x0
  43a0e0:	b.eq	43a1a4 <ferror@plt+0x355b4>  // b.none
  43a0e4:	adrp	x0, 460000 <default_parse_debrief>
  43a0e8:	add	x0, x0, #0xe00
  43a0ec:	ldr	w0, [x0]
  43a0f0:	cmp	w0, #0x9
  43a0f4:	b.eq	43a10c <ferror@plt+0x3551c>  // b.none
  43a0f8:	adrp	x0, 460000 <default_parse_debrief>
  43a0fc:	add	x0, x0, #0xe00
  43a100:	ldr	w0, [x0]
  43a104:	cmp	w0, #0x1
  43a108:	b.ne	43a1a4 <ferror@plt+0x355b4>  // b.any
  43a10c:	ldr	x0, [sp, #24]
  43a110:	bl	439558 <ferror@plt+0x34968>
  43a114:	and	w0, w0, #0xff
  43a118:	cmp	w0, #0x0
  43a11c:	b.ne	43a6ac <ferror@plt+0x35abc>  // b.any
  43a120:	bl	438258 <ferror@plt+0x33668>
  43a124:	str	w0, [sp, #140]
  43a128:	ldr	w0, [sp, #140]
  43a12c:	cmp	w0, #0x2f
  43a130:	b.ne	43a148 <ferror@plt+0x35558>  // b.any
  43a134:	adrp	x0, 463000 <program_name+0x1fa8>
  43a138:	add	x0, x0, #0x26c
  43a13c:	mov	w1, #0x4                   	// #4
  43a140:	str	w1, [x0]
  43a144:	b	43a17c <ferror@plt+0x3558c>
  43a148:	ldr	w0, [sp, #140]
  43a14c:	bl	4389b8 <ferror@plt+0x33dc8>
  43a150:	adrp	x0, 463000 <program_name+0x1fa8>
  43a154:	add	x0, x0, #0x26c
  43a158:	mov	w1, #0x3                   	// #3
  43a15c:	str	w1, [x0]
  43a160:	adrp	x0, 463000 <program_name+0x1fa8>
  43a164:	add	x0, x0, #0x364
  43a168:	ldr	w0, [x0]
  43a16c:	add	w1, w0, #0x1
  43a170:	adrp	x0, 463000 <program_name+0x1fa8>
  43a174:	add	x0, x0, #0x364
  43a178:	str	w1, [x0]
  43a17c:	adrp	x0, 460000 <default_parse_debrief>
  43a180:	add	x0, x0, #0xe00
  43a184:	mov	w1, #0x11                  	// #17
  43a188:	str	w1, [x0]
  43a18c:	adrp	x0, 460000 <default_parse_debrief>
  43a190:	add	x0, x0, #0xe00
  43a194:	ldr	w1, [x0]
  43a198:	ldr	x0, [sp, #24]
  43a19c:	str	w1, [x0]
  43a1a0:	b	43a6b0 <ferror@plt+0x35ac0>
  43a1a4:	adrp	x0, 460000 <default_parse_debrief>
  43a1a8:	add	x0, x0, #0xe00
  43a1ac:	mov	w1, #0x8                   	// #8
  43a1b0:	str	w1, [x0]
  43a1b4:	adrp	x0, 460000 <default_parse_debrief>
  43a1b8:	add	x0, x0, #0xe00
  43a1bc:	ldr	w1, [x0]
  43a1c0:	ldr	x0, [sp, #24]
  43a1c4:	str	w1, [x0]
  43a1c8:	b	43a6b0 <ferror@plt+0x35ac0>
  43a1cc:	adrp	x0, 463000 <program_name+0x1fa8>
  43a1d0:	add	x0, x0, #0x364
  43a1d4:	ldr	w0, [x0]
  43a1d8:	cmp	w0, #0x0
  43a1dc:	b.le	43a2a0 <ferror@plt+0x356b0>
  43a1e0:	adrp	x0, 463000 <program_name+0x1fa8>
  43a1e4:	add	x0, x0, #0x368
  43a1e8:	ldrb	w0, [x0]
  43a1ec:	eor	w0, w0, #0x1
  43a1f0:	and	w0, w0, #0xff
  43a1f4:	cmp	w0, #0x0
  43a1f8:	b.eq	43a2a0 <ferror@plt+0x356b0>  // b.none
  43a1fc:	adrp	x0, 463000 <program_name+0x1fa8>
  43a200:	add	x0, x0, #0x26c
  43a204:	ldr	w0, [x0]
  43a208:	cmp	w0, #0x3
  43a20c:	b.eq	43a21c <ferror@plt+0x3562c>  // b.none
  43a210:	cmp	w0, #0x4
  43a214:	b.eq	43a230 <ferror@plt+0x35640>  // b.none
  43a218:	b	43a278 <ferror@plt+0x35688>
  43a21c:	adrp	x0, 463000 <program_name+0x1fa8>
  43a220:	add	x0, x0, #0x26c
  43a224:	mov	w1, #0x5                   	// #5
  43a228:	str	w1, [x0]
  43a22c:	b	43a278 <ferror@plt+0x35688>
  43a230:	adrp	x0, 463000 <program_name+0x1fa8>
  43a234:	add	x0, x0, #0x364
  43a238:	ldr	w0, [x0]
  43a23c:	sub	w2, w0, #0x1
  43a240:	adrp	x1, 463000 <program_name+0x1fa8>
  43a244:	add	x1, x1, #0x364
  43a248:	str	w2, [x1]
  43a24c:	cmp	w0, #0x0
  43a250:	b.le	43a268 <ferror@plt+0x35678>
  43a254:	adrp	x0, 463000 <program_name+0x1fa8>
  43a258:	add	x0, x0, #0x26c
  43a25c:	mov	w1, #0x5                   	// #5
  43a260:	str	w1, [x0]
  43a264:	b	43a274 <ferror@plt+0x35684>
  43a268:	adrp	x0, 463000 <program_name+0x1fa8>
  43a26c:	add	x0, x0, #0x26c
  43a270:	str	wzr, [x0]
  43a274:	nop
  43a278:	adrp	x0, 460000 <default_parse_debrief>
  43a27c:	add	x0, x0, #0xe00
  43a280:	mov	w1, #0x11                  	// #17
  43a284:	str	w1, [x0]
  43a288:	adrp	x0, 460000 <default_parse_debrief>
  43a28c:	add	x0, x0, #0xe00
  43a290:	ldr	w1, [x0]
  43a294:	ldr	x0, [sp, #24]
  43a298:	str	w1, [x0]
  43a29c:	b	43a6b0 <ferror@plt+0x35ac0>
  43a2a0:	adrp	x0, 460000 <default_parse_debrief>
  43a2a4:	add	x0, x0, #0xe00
  43a2a8:	mov	w1, #0x8                   	// #8
  43a2ac:	str	w1, [x0]
  43a2b0:	adrp	x0, 460000 <default_parse_debrief>
  43a2b4:	add	x0, x0, #0xe00
  43a2b8:	ldr	w1, [x0]
  43a2bc:	ldr	x0, [sp, #24]
  43a2c0:	str	w1, [x0]
  43a2c4:	b	43a6b0 <ferror@plt+0x35ac0>
  43a2c8:	adrp	x0, 463000 <program_name+0x1fa8>
  43a2cc:	add	x0, x0, #0x364
  43a2d0:	ldr	w0, [x0]
  43a2d4:	cmp	w0, #0x0
  43a2d8:	b.le	43a360 <ferror@plt+0x35770>
  43a2dc:	adrp	x0, 463000 <program_name+0x1fa8>
  43a2e0:	add	x0, x0, #0x368
  43a2e4:	ldrb	w0, [x0]
  43a2e8:	eor	w0, w0, #0x1
  43a2ec:	and	w0, w0, #0xff
  43a2f0:	cmp	w0, #0x0
  43a2f4:	b.eq	43a360 <ferror@plt+0x35770>  // b.none
  43a2f8:	adrp	x0, 463000 <program_name+0x1fa8>
  43a2fc:	add	x0, x0, #0x26c
  43a300:	ldr	w0, [x0]
  43a304:	cmp	w0, #0x3
  43a308:	b.ne	43a338 <ferror@plt+0x35748>  // b.any
  43a30c:	bl	438258 <ferror@plt+0x33668>
  43a310:	str	w0, [sp, #140]
  43a314:	ldr	w0, [sp, #140]
  43a318:	cmp	w0, #0x3e
  43a31c:	b.ne	43a330 <ferror@plt+0x35740>  // b.any
  43a320:	adrp	x0, 463000 <program_name+0x1fa8>
  43a324:	add	x0, x0, #0x26c
  43a328:	str	wzr, [x0]
  43a32c:	b	43a338 <ferror@plt+0x35748>
  43a330:	ldr	w0, [sp, #140]
  43a334:	bl	4389b8 <ferror@plt+0x33dc8>
  43a338:	adrp	x0, 460000 <default_parse_debrief>
  43a33c:	add	x0, x0, #0xe00
  43a340:	mov	w1, #0x11                  	// #17
  43a344:	str	w1, [x0]
  43a348:	adrp	x0, 460000 <default_parse_debrief>
  43a34c:	add	x0, x0, #0xe00
  43a350:	ldr	w1, [x0]
  43a354:	ldr	x0, [sp, #24]
  43a358:	str	w1, [x0]
  43a35c:	b	43a6b0 <ferror@plt+0x35ac0>
  43a360:	adrp	x0, 460000 <default_parse_debrief>
  43a364:	add	x0, x0, #0xe00
  43a368:	ldr	w0, [x0]
  43a36c:	cmp	w0, #0x10
  43a370:	b.eq	43a39c <ferror@plt+0x357ac>  // b.none
  43a374:	adrp	x0, 460000 <default_parse_debrief>
  43a378:	add	x0, x0, #0xe00
  43a37c:	ldr	w0, [x0]
  43a380:	cmp	w0, #0x2
  43a384:	b.eq	43a39c <ferror@plt+0x357ac>  // b.none
  43a388:	adrp	x0, 460000 <default_parse_debrief>
  43a38c:	add	x0, x0, #0xe00
  43a390:	ldr	w0, [x0]
  43a394:	cmp	w0, #0x5
  43a398:	b.ne	43a3c4 <ferror@plt+0x357d4>  // b.any
  43a39c:	adrp	x0, 460000 <default_parse_debrief>
  43a3a0:	add	x0, x0, #0xe00
  43a3a4:	mov	w1, #0x8                   	// #8
  43a3a8:	str	w1, [x0]
  43a3ac:	adrp	x0, 460000 <default_parse_debrief>
  43a3b0:	add	x0, x0, #0xe00
  43a3b4:	ldr	w1, [x0]
  43a3b8:	ldr	x0, [sp, #24]
  43a3bc:	str	w1, [x0]
  43a3c0:	b	43a6b0 <ferror@plt+0x35ac0>
  43a3c4:	bl	43946c <ferror@plt+0x3487c>
  43a3c8:	adrp	x0, 460000 <default_parse_debrief>
  43a3cc:	add	x0, x0, #0xe00
  43a3d0:	mov	w1, #0x7                   	// #7
  43a3d4:	str	w1, [x0]
  43a3d8:	adrp	x0, 460000 <default_parse_debrief>
  43a3dc:	add	x0, x0, #0xe00
  43a3e0:	ldr	w1, [x0]
  43a3e4:	ldr	x0, [sp, #24]
  43a3e8:	str	w1, [x0]
  43a3ec:	b	43a6b0 <ferror@plt+0x35ac0>
  43a3f0:	adrp	x0, 463000 <program_name+0x1fa8>
  43a3f4:	add	x0, x0, #0x364
  43a3f8:	ldr	w0, [x0]
  43a3fc:	cmp	w0, #0x0
  43a400:	b.le	43a434 <ferror@plt+0x35844>
  43a404:	adrp	x0, 463000 <program_name+0x1fa8>
  43a408:	add	x0, x0, #0x368
  43a40c:	ldrb	w0, [x0]
  43a410:	eor	w0, w0, #0x1
  43a414:	and	w0, w0, #0xff
  43a418:	cmp	w0, #0x0
  43a41c:	b.eq	43a434 <ferror@plt+0x35844>  // b.none
  43a420:	adrp	x0, 463000 <program_name+0x1fa8>
  43a424:	add	x0, x0, #0x368
  43a428:	mov	w1, #0x1                   	// #1
  43a42c:	strb	w1, [x0]
  43a430:	b	43a450 <ferror@plt+0x35860>
  43a434:	adrp	x0, 463000 <program_name+0x1fa8>
  43a438:	add	x0, x0, #0x35c
  43a43c:	ldr	w0, [x0]
  43a440:	add	w1, w0, #0x1
  43a444:	adrp	x0, 463000 <program_name+0x1fa8>
  43a448:	add	x0, x0, #0x35c
  43a44c:	str	w1, [x0]
  43a450:	adrp	x0, 460000 <default_parse_debrief>
  43a454:	add	x0, x0, #0xe00
  43a458:	mov	w1, #0x11                  	// #17
  43a45c:	str	w1, [x0]
  43a460:	adrp	x0, 460000 <default_parse_debrief>
  43a464:	add	x0, x0, #0xe00
  43a468:	ldr	w1, [x0]
  43a46c:	ldr	x0, [sp, #24]
  43a470:	str	w1, [x0]
  43a474:	b	43a6b0 <ferror@plt+0x35ac0>
  43a478:	adrp	x0, 463000 <program_name+0x1fa8>
  43a47c:	add	x0, x0, #0x364
  43a480:	ldr	w0, [x0]
  43a484:	cmp	w0, #0x0
  43a488:	b.le	43a4b0 <ferror@plt+0x358c0>
  43a48c:	adrp	x0, 463000 <program_name+0x1fa8>
  43a490:	add	x0, x0, #0x368
  43a494:	ldrb	w0, [x0]
  43a498:	cmp	w0, #0x0
  43a49c:	b.eq	43a4b0 <ferror@plt+0x358c0>  // b.none
  43a4a0:	adrp	x0, 463000 <program_name+0x1fa8>
  43a4a4:	add	x0, x0, #0x368
  43a4a8:	strb	wzr, [x0]
  43a4ac:	b	43a594 <ferror@plt+0x359a4>
  43a4b0:	adrp	x0, 463000 <program_name+0x1fa8>
  43a4b4:	add	x0, x0, #0x35c
  43a4b8:	ldr	w0, [x0]
  43a4bc:	cmp	w0, #0x0
  43a4c0:	b.le	43a4e4 <ferror@plt+0x358f4>
  43a4c4:	adrp	x0, 463000 <program_name+0x1fa8>
  43a4c8:	add	x0, x0, #0x35c
  43a4cc:	ldr	w0, [x0]
  43a4d0:	sub	w1, w0, #0x1
  43a4d4:	adrp	x0, 463000 <program_name+0x1fa8>
  43a4d8:	add	x0, x0, #0x35c
  43a4dc:	str	w1, [x0]
  43a4e0:	b	43a594 <ferror@plt+0x359a4>
  43a4e4:	adrp	x0, 463000 <program_name+0x1fa8>
  43a4e8:	add	x0, x0, #0x360
  43a4ec:	ldr	w0, [x0]
  43a4f0:	cmp	w0, #0x0
  43a4f4:	b.le	43a594 <ferror@plt+0x359a4>
  43a4f8:	mov	w0, #0x60                  	// #96
  43a4fc:	bl	438e88 <ferror@plt+0x34298>
  43a500:	str	w0, [sp, #132]
  43a504:	ldr	w0, [sp, #132]
  43a508:	cmn	w0, #0x1
  43a50c:	b.eq	43a51c <ferror@plt+0x3592c>  // b.none
  43a510:	ldr	w0, [sp, #132]
  43a514:	cmn	w0, #0x2
  43a518:	b.ne	43a560 <ferror@plt+0x35970>  // b.any
  43a51c:	adrp	x0, 460000 <default_parse_debrief>
  43a520:	add	x0, x0, #0xe00
  43a524:	mov	w1, #0xe                   	// #14
  43a528:	str	w1, [x0]
  43a52c:	adrp	x0, 460000 <default_parse_debrief>
  43a530:	add	x0, x0, #0xe00
  43a534:	ldr	w1, [x0]
  43a538:	ldr	x0, [sp, #24]
  43a53c:	str	w1, [x0]
  43a540:	adrp	x0, 463000 <program_name+0x1fa8>
  43a544:	add	x0, x0, #0x360
  43a548:	ldr	w0, [x0]
  43a54c:	sub	w1, w0, #0x1
  43a550:	adrp	x0, 463000 <program_name+0x1fa8>
  43a554:	add	x0, x0, #0x360
  43a558:	str	w1, [x0]
  43a55c:	b	43a590 <ferror@plt+0x359a0>
  43a560:	ldr	w0, [sp, #132]
  43a564:	cmn	w0, #0x3
  43a568:	b.ne	43a4f8 <ferror@plt+0x35908>  // b.any
  43a56c:	adrp	x0, 460000 <default_parse_debrief>
  43a570:	add	x0, x0, #0xe00
  43a574:	mov	w1, #0xd                   	// #13
  43a578:	str	w1, [x0]
  43a57c:	adrp	x0, 460000 <default_parse_debrief>
  43a580:	add	x0, x0, #0xe00
  43a584:	ldr	w1, [x0]
  43a588:	ldr	x0, [sp, #24]
  43a58c:	str	w1, [x0]
  43a590:	b	43a6b0 <ferror@plt+0x35ac0>
  43a594:	adrp	x0, 460000 <default_parse_debrief>
  43a598:	add	x0, x0, #0xe00
  43a59c:	mov	w1, #0x11                  	// #17
  43a5a0:	str	w1, [x0]
  43a5a4:	adrp	x0, 460000 <default_parse_debrief>
  43a5a8:	add	x0, x0, #0xe00
  43a5ac:	ldr	w1, [x0]
  43a5b0:	ldr	x0, [sp, #24]
  43a5b4:	str	w1, [x0]
  43a5b8:	b	43a6b0 <ferror@plt+0x35ac0>
  43a5bc:	adrp	x0, 460000 <default_parse_debrief>
  43a5c0:	add	x0, x0, #0xe00
  43a5c4:	mov	w1, #0x1                   	// #1
  43a5c8:	str	w1, [x0]
  43a5cc:	adrp	x0, 460000 <default_parse_debrief>
  43a5d0:	add	x0, x0, #0xe00
  43a5d4:	ldr	w1, [x0]
  43a5d8:	ldr	x0, [sp, #24]
  43a5dc:	str	w1, [x0]
  43a5e0:	b	43a6b0 <ferror@plt+0x35ac0>
  43a5e4:	adrp	x0, 460000 <default_parse_debrief>
  43a5e8:	add	x0, x0, #0xe00
  43a5ec:	mov	w1, #0x2                   	// #2
  43a5f0:	str	w1, [x0]
  43a5f4:	adrp	x0, 460000 <default_parse_debrief>
  43a5f8:	add	x0, x0, #0xe00
  43a5fc:	ldr	w1, [x0]
  43a600:	ldr	x0, [sp, #24]
  43a604:	str	w1, [x0]
  43a608:	b	43a6b0 <ferror@plt+0x35ac0>
  43a60c:	adrp	x0, 460000 <default_parse_debrief>
  43a610:	add	x0, x0, #0xe00
  43a614:	mov	w1, #0x3                   	// #3
  43a618:	str	w1, [x0]
  43a61c:	adrp	x0, 460000 <default_parse_debrief>
  43a620:	add	x0, x0, #0xe00
  43a624:	ldr	w1, [x0]
  43a628:	ldr	x0, [sp, #24]
  43a62c:	str	w1, [x0]
  43a630:	b	43a6b0 <ferror@plt+0x35ac0>
  43a634:	adrp	x0, 460000 <default_parse_debrief>
  43a638:	add	x0, x0, #0xe00
  43a63c:	mov	w1, #0x4                   	// #4
  43a640:	str	w1, [x0]
  43a644:	adrp	x0, 460000 <default_parse_debrief>
  43a648:	add	x0, x0, #0xe00
  43a64c:	ldr	w1, [x0]
  43a650:	ldr	x0, [sp, #24]
  43a654:	str	w1, [x0]
  43a658:	b	43a6b0 <ferror@plt+0x35ac0>
  43a65c:	adrp	x0, 460000 <default_parse_debrief>
  43a660:	add	x0, x0, #0xe00
  43a664:	mov	w1, #0x5                   	// #5
  43a668:	str	w1, [x0]
  43a66c:	adrp	x0, 460000 <default_parse_debrief>
  43a670:	add	x0, x0, #0xe00
  43a674:	ldr	w1, [x0]
  43a678:	ldr	x0, [sp, #24]
  43a67c:	str	w1, [x0]
  43a680:	b	43a6b0 <ferror@plt+0x35ac0>
  43a684:	adrp	x0, 460000 <default_parse_debrief>
  43a688:	add	x0, x0, #0xe00
  43a68c:	mov	w1, #0x11                  	// #17
  43a690:	str	w1, [x0]
  43a694:	adrp	x0, 460000 <default_parse_debrief>
  43a698:	add	x0, x0, #0xe00
  43a69c:	ldr	w1, [x0]
  43a6a0:	ldr	x0, [sp, #24]
  43a6a4:	str	w1, [x0]
  43a6a8:	b	43a6b0 <ferror@plt+0x35ac0>
  43a6ac:	nop
  43a6b0:	ldp	x29, x30, [sp], #144
  43a6b4:	ret
  43a6b8:	stp	x29, x30, [sp, #-32]!
  43a6bc:	mov	x29, sp
  43a6c0:	str	x0, [sp, #24]
  43a6c4:	ldr	x0, [sp, #24]
  43a6c8:	ldr	w0, [x0]
  43a6cc:	cmp	w0, #0x0
  43a6d0:	b.eq	43a744 <ferror@plt+0x35b54>  // b.none
  43a6d4:	adrp	x0, 463000 <program_name+0x1fa8>
  43a6d8:	add	x0, x0, #0x358
  43a6dc:	ldr	w0, [x0]
  43a6e0:	cmp	w0, #0x2
  43a6e4:	b.ne	43a6ec <ferror@plt+0x35afc>  // b.any
  43a6e8:	bl	4047b0 <abort@plt>
  43a6ec:	adrp	x0, 463000 <program_name+0x1fa8>
  43a6f0:	add	x0, x0, #0x358
  43a6f4:	ldr	w0, [x0]
  43a6f8:	add	w2, w0, #0x1
  43a6fc:	adrp	x1, 463000 <program_name+0x1fa8>
  43a700:	add	x1, x1, #0x358
  43a704:	str	w2, [x1]
  43a708:	adrp	x1, 463000 <program_name+0x1fa8>
  43a70c:	add	x2, x1, #0x308
  43a710:	sxtw	x1, w0
  43a714:	mov	x0, x1
  43a718:	lsl	x0, x0, #2
  43a71c:	add	x0, x0, x1
  43a720:	lsl	x0, x0, #3
  43a724:	add	x0, x2, x0
  43a728:	ldr	x1, [sp, #24]
  43a72c:	ldp	x2, x3, [x1]
  43a730:	stp	x2, x3, [x0]
  43a734:	ldp	x2, x3, [x1, #16]
  43a738:	stp	x2, x3, [x0, #16]
  43a73c:	ldr	x1, [x1, #32]
  43a740:	str	x1, [x0, #32]
  43a744:	nop
  43a748:	ldp	x29, x30, [sp], #32
  43a74c:	ret
  43a750:	stp	x29, x30, [sp, #-128]!
  43a754:	mov	x29, sp
  43a758:	str	x0, [sp, #24]
  43a75c:	ldr	x0, [sp, #24]
  43a760:	bl	4398fc <ferror@plt+0x34d0c>
  43a764:	ldr	x0, [sp, #24]
  43a768:	ldr	w0, [x0]
  43a76c:	cmp	w0, #0xa
  43a770:	b.eq	43a784 <ferror@plt+0x35b94>  // b.none
  43a774:	ldr	x0, [sp, #24]
  43a778:	ldr	w0, [x0]
  43a77c:	cmp	w0, #0xb
  43a780:	b.ne	43a810 <ferror@plt+0x35c20>  // b.any
  43a784:	ldr	x0, [sp, #24]
  43a788:	ldr	x0, [x0, #16]
  43a78c:	str	x0, [sp, #120]
  43a790:	add	x0, sp, #0x28
  43a794:	bl	4398fc <ferror@plt+0x34d0c>
  43a798:	ldr	w0, [sp, #40]
  43a79c:	cmp	w0, #0x6
  43a7a0:	b.ne	43a7f4 <ferror@plt+0x35c04>  // b.any
  43a7a4:	add	x0, sp, #0x50
  43a7a8:	bl	4398fc <ferror@plt+0x34d0c>
  43a7ac:	ldr	w0, [sp, #80]
  43a7b0:	cmp	w0, #0xa
  43a7b4:	b.eq	43a7c4 <ferror@plt+0x35bd4>  // b.none
  43a7b8:	ldr	w0, [sp, #80]
  43a7bc:	cmp	w0, #0xb
  43a7c0:	b.ne	43a7ec <ferror@plt+0x35bfc>  // b.any
  43a7c4:	ldr	x0, [sp, #96]
  43a7c8:	mov	x1, x0
  43a7cc:	ldr	x0, [sp, #120]
  43a7d0:	bl	40955c <ferror@plt+0x496c>
  43a7d4:	str	x0, [sp, #120]
  43a7d8:	add	x0, sp, #0x50
  43a7dc:	bl	438e0c <ferror@plt+0x3421c>
  43a7e0:	add	x0, sp, #0x28
  43a7e4:	bl	438e0c <ferror@plt+0x3421c>
  43a7e8:	b	43a790 <ferror@plt+0x35ba0>
  43a7ec:	add	x0, sp, #0x50
  43a7f0:	bl	43a6b8 <ferror@plt+0x35ac8>
  43a7f4:	add	x0, sp, #0x28
  43a7f8:	bl	43a6b8 <ferror@plt+0x35ac8>
  43a7fc:	ldr	x0, [sp, #24]
  43a800:	ldr	x1, [sp, #120]
  43a804:	str	x1, [x0, #16]
  43a808:	nop
  43a80c:	b	43a848 <ferror@plt+0x35c58>
  43a810:	ldr	x0, [sp, #24]
  43a814:	ldr	w0, [x0]
  43a818:	cmp	w0, #0x10
  43a81c:	b.ne	43a848 <ferror@plt+0x35c58>  // b.any
  43a820:	add	x0, sp, #0x50
  43a824:	bl	4398fc <ferror@plt+0x34d0c>
  43a828:	ldr	w0, [sp, #80]
  43a82c:	cmp	w0, #0xb
  43a830:	b.ne	43a840 <ferror@plt+0x35c50>  // b.any
  43a834:	add	x0, sp, #0x50
  43a838:	bl	438e0c <ferror@plt+0x3421c>
  43a83c:	b	43a848 <ferror@plt+0x35c58>
  43a840:	add	x0, sp, #0x50
  43a844:	bl	43a6b8 <ferror@plt+0x35ac8>
  43a848:	nop
  43a84c:	ldp	x29, x30, [sp], #128
  43a850:	ret
  43a854:	sub	sp, sp, #0xd0
  43a858:	stp	x29, x30, [sp, #16]
  43a85c:	add	x29, sp, #0x10
  43a860:	stp	x19, x20, [sp, #32]
  43a864:	str	x0, [sp, #88]
  43a868:	str	w1, [sp, #84]
  43a86c:	str	w2, [sp, #80]
  43a870:	stp	x3, x4, [sp, #64]
  43a874:	str	x5, [sp, #56]
  43a878:	mov	w0, #0x1                   	// #1
  43a87c:	str	w0, [sp, #204]
  43a880:	str	xzr, [sp, #192]
  43a884:	adrp	x0, 460000 <default_parse_debrief>
  43a888:	add	x0, x0, #0xd58
  43a88c:	ldp	x0, x1, [x0]
  43a890:	stp	x0, x1, [sp, #168]
  43a894:	add	x0, sp, #0x40
  43a898:	bl	40a264 <ferror@plt+0x5674>
  43a89c:	mov	w1, w0
  43a8a0:	ldr	w0, [sp, #80]
  43a8a4:	bl	40a178 <ferror@plt+0x5588>
  43a8a8:	str	w0, [sp, #160]
  43a8ac:	str	wzr, [sp, #200]
  43a8b0:	add	x0, sp, #0x60
  43a8b4:	bl	43a750 <ferror@plt+0x35b60>
  43a8b8:	ldr	w0, [sp, #96]
  43a8bc:	cmp	w0, #0x11
  43a8c0:	b.eq	43ac74 <ferror@plt+0x36084>  // b.none
  43a8c4:	cmp	w0, #0x11
  43a8c8:	b.hi	43ac8c <ferror@plt+0x3609c>  // b.pmore
  43a8cc:	cmp	w0, #0x10
  43a8d0:	b.eq	43a960 <ferror@plt+0x35d70>  // b.none
  43a8d4:	cmp	w0, #0x10
  43a8d8:	b.hi	43ac8c <ferror@plt+0x3609c>  // b.pmore
  43a8dc:	cmp	w0, #0xf
  43a8e0:	b.hi	43ac8c <ferror@plt+0x3609c>  // b.pmore
  43a8e4:	cmp	w0, #0xc
  43a8e8:	b.cs	43ac74 <ferror@plt+0x36084>  // b.hs, b.nlast
  43a8ec:	cmp	w0, #0xb
  43a8f0:	b.hi	43ac8c <ferror@plt+0x3609c>  // b.pmore
  43a8f4:	cmp	w0, #0xa
  43a8f8:	b.cs	43ab90 <ferror@plt+0x35fa0>  // b.hs, b.nlast
  43a8fc:	cmp	w0, #0x9
  43a900:	b.hi	43ac8c <ferror@plt+0x3609c>  // b.pmore
  43a904:	cmp	w0, #0x6
  43a908:	b.cs	43ac74 <ferror@plt+0x36084>  // b.hs, b.nlast
  43a90c:	cmp	w0, #0x5
  43a910:	b.eq	43ab4c <ferror@plt+0x35f5c>  // b.none
  43a914:	cmp	w0, #0x5
  43a918:	b.hi	43ac8c <ferror@plt+0x3609c>  // b.pmore
  43a91c:	cmp	w0, #0x4
  43a920:	b.eq	43aadc <ferror@plt+0x35eec>  // b.none
  43a924:	cmp	w0, #0x4
  43a928:	b.hi	43ac8c <ferror@plt+0x3609c>  // b.pmore
  43a92c:	cmp	w0, #0x3
  43a930:	b.eq	43aaa0 <ferror@plt+0x35eb0>  // b.none
  43a934:	cmp	w0, #0x3
  43a938:	b.hi	43ac8c <ferror@plt+0x3609c>  // b.pmore
  43a93c:	cmp	w0, #0x2
  43a940:	b.eq	43aa5c <ferror@plt+0x35e6c>  // b.none
  43a944:	cmp	w0, #0x2
  43a948:	b.hi	43ac8c <ferror@plt+0x3609c>  // b.pmore
  43a94c:	cmp	w0, #0x0
  43a950:	b.eq	43ac60 <ferror@plt+0x36070>  // b.none
  43a954:	cmp	w0, #0x1
  43a958:	b.eq	43a9e8 <ferror@plt+0x35df8>  // b.none
  43a95c:	b	43ac8c <ferror@plt+0x3609c>
  43a960:	ldr	x19, [sp, #104]
  43a964:	ldr	x0, [sp, #104]
  43a968:	bl	404280 <strlen@plt>
  43a96c:	mov	x1, x0
  43a970:	add	x0, sp, #0x98
  43a974:	mov	x3, x0
  43a978:	mov	x2, x1
  43a97c:	mov	x1, x19
  43a980:	adrp	x0, 463000 <program_name+0x1fa8>
  43a984:	add	x0, x0, #0x1d8
  43a988:	bl	404650 <hash_find_entry@plt>
  43a98c:	cmp	w0, #0x0
  43a990:	b.ne	43a9a8 <ferror@plt+0x35db8>  // b.any
  43a994:	ldr	x0, [sp, #152]
  43a998:	str	x0, [sp, #192]
  43a99c:	mov	w0, #0x1                   	// #1
  43a9a0:	str	w0, [sp, #200]
  43a9a4:	b	43a9ac <ferror@plt+0x35dbc>
  43a9a8:	str	wzr, [sp, #200]
  43a9ac:	adrp	x0, 463000 <program_name+0x1fa8>
  43a9b0:	add	x0, x0, #0x370
  43a9b4:	ldr	x19, [x0]
  43a9b8:	ldr	x20, [sp, #104]
  43a9bc:	ldr	x0, [sp, #104]
  43a9c0:	bl	404280 <strlen@plt>
  43a9c4:	mov	x2, x0
  43a9c8:	mov	x1, x20
  43a9cc:	mov	x0, x19
  43a9d0:	bl	40a32c <ferror@plt+0x573c>
  43a9d4:	bl	40a240 <ferror@plt+0x5650>
  43a9d8:	stp	x0, x1, [sp, #168]
  43a9dc:	ldr	x0, [sp, #104]
  43a9e0:	bl	4048f0 <free@plt>
  43a9e4:	b	43ac90 <ferror@plt+0x360a0>
  43a9e8:	ldr	w0, [sp, #200]
  43a9ec:	cmp	w0, #0x0
  43a9f0:	b.eq	43a9fc <ferror@plt+0x35e0c>  // b.none
  43a9f4:	ldr	x0, [sp, #192]
  43a9f8:	b	43aa00 <ferror@plt+0x35e10>
  43a9fc:	mov	x0, #0x0                   	// #0
  43aa00:	mov	x1, x0
  43aa04:	ldr	x0, [sp, #88]
  43aa08:	bl	40b2a4 <ferror@plt+0x66b4>
  43aa0c:	mov	x5, x0
  43aa10:	ldp	x3, x4, [sp, #168]
  43aa14:	ldr	w2, [sp, #160]
  43aa18:	mov	w1, #0x2                   	// #2
  43aa1c:	ldr	x0, [sp, #88]
  43aa20:	bl	43a854 <ferror@plt+0x35c64>
  43aa24:	and	w0, w0, #0xff
  43aa28:	cmp	w0, #0x0
  43aa2c:	b.eq	43aa44 <ferror@plt+0x35e54>  // b.none
  43aa30:	ldr	w1, [sp, #204]
  43aa34:	ldr	x0, [sp, #56]
  43aa38:	bl	40bea0 <ferror@plt+0x72b0>
  43aa3c:	mov	w0, #0x1                   	// #1
  43aa40:	b	43ac94 <ferror@plt+0x360a4>
  43aa44:	adrp	x0, 460000 <default_parse_debrief>
  43aa48:	add	x0, x0, #0xd38
  43aa4c:	ldp	x0, x1, [x0]
  43aa50:	stp	x0, x1, [sp, #168]
  43aa54:	str	wzr, [sp, #200]
  43aa58:	b	43ac90 <ferror@plt+0x360a0>
  43aa5c:	ldr	w0, [sp, #84]
  43aa60:	cmp	w0, #0x2
  43aa64:	b.eq	43aa74 <ferror@plt+0x35e84>  // b.none
  43aa68:	ldr	w0, [sp, #84]
  43aa6c:	cmp	w0, #0x0
  43aa70:	b.ne	43aa88 <ferror@plt+0x35e98>  // b.any
  43aa74:	ldr	w1, [sp, #204]
  43aa78:	ldr	x0, [sp, #56]
  43aa7c:	bl	40bea0 <ferror@plt+0x72b0>
  43aa80:	mov	w0, #0x0                   	// #0
  43aa84:	b	43ac94 <ferror@plt+0x360a4>
  43aa88:	adrp	x0, 460000 <default_parse_debrief>
  43aa8c:	add	x0, x0, #0xd38
  43aa90:	ldp	x0, x1, [x0]
  43aa94:	stp	x0, x1, [sp, #168]
  43aa98:	str	wzr, [sp, #200]
  43aa9c:	b	43ac90 <ferror@plt+0x360a0>
  43aaa0:	ldr	w0, [sp, #204]
  43aaa4:	add	w0, w0, #0x1
  43aaa8:	str	w0, [sp, #204]
  43aaac:	add	x0, sp, #0x40
  43aab0:	bl	40a264 <ferror@plt+0x5674>
  43aab4:	mov	w1, w0
  43aab8:	ldr	w0, [sp, #80]
  43aabc:	bl	40a178 <ferror@plt+0x5588>
  43aac0:	str	w0, [sp, #160]
  43aac4:	adrp	x0, 460000 <default_parse_debrief>
  43aac8:	add	x0, x0, #0xd58
  43aacc:	ldp	x0, x1, [x0]
  43aad0:	stp	x0, x1, [sp, #168]
  43aad4:	str	wzr, [sp, #200]
  43aad8:	b	43ac90 <ferror@plt+0x360a0>
  43aadc:	mov	x1, #0x0                   	// #0
  43aae0:	ldr	x0, [sp, #88]
  43aae4:	bl	40b2a4 <ferror@plt+0x66b4>
  43aae8:	mov	x2, x0
  43aaec:	adrp	x0, 460000 <default_parse_debrief>
  43aaf0:	add	x1, x0, #0xd38
  43aaf4:	adrp	x0, 461000 <sentence_end_required_spaces>
  43aaf8:	add	x0, x0, #0xb10
  43aafc:	mov	x5, x2
  43ab00:	ldp	x3, x4, [x1]
  43ab04:	ldr	w2, [x0]
  43ab08:	mov	w1, #0x5                   	// #5
  43ab0c:	ldr	x0, [sp, #88]
  43ab10:	bl	43a854 <ferror@plt+0x35c64>
  43ab14:	and	w0, w0, #0xff
  43ab18:	cmp	w0, #0x0
  43ab1c:	b.eq	43ab34 <ferror@plt+0x35f44>  // b.none
  43ab20:	ldr	w1, [sp, #204]
  43ab24:	ldr	x0, [sp, #56]
  43ab28:	bl	40bea0 <ferror@plt+0x72b0>
  43ab2c:	mov	w0, #0x1                   	// #1
  43ab30:	b	43ac94 <ferror@plt+0x360a4>
  43ab34:	adrp	x0, 460000 <default_parse_debrief>
  43ab38:	add	x0, x0, #0xd38
  43ab3c:	ldp	x0, x1, [x0]
  43ab40:	stp	x0, x1, [sp, #168]
  43ab44:	str	wzr, [sp, #200]
  43ab48:	b	43ac90 <ferror@plt+0x360a0>
  43ab4c:	ldr	w0, [sp, #84]
  43ab50:	cmp	w0, #0x5
  43ab54:	b.eq	43ab64 <ferror@plt+0x35f74>  // b.none
  43ab58:	ldr	w0, [sp, #84]
  43ab5c:	cmp	w0, #0x0
  43ab60:	b.ne	43ab78 <ferror@plt+0x35f88>  // b.any
  43ab64:	ldr	w1, [sp, #204]
  43ab68:	ldr	x0, [sp, #56]
  43ab6c:	bl	40bea0 <ferror@plt+0x72b0>
  43ab70:	mov	w0, #0x0                   	// #0
  43ab74:	b	43ac94 <ferror@plt+0x360a4>
  43ab78:	adrp	x0, 460000 <default_parse_debrief>
  43ab7c:	add	x0, x0, #0xd38
  43ab80:	ldp	x0, x1, [x0]
  43ab84:	stp	x0, x1, [sp, #168]
  43ab88:	str	wzr, [sp, #200]
  43ab8c:	b	43ac90 <ferror@plt+0x360a0>
  43ab90:	adrp	x0, 463000 <program_name+0x1fa8>
  43ab94:	add	x0, x0, #0x588
  43ab98:	ldr	x0, [x0]
  43ab9c:	str	x0, [sp, #136]
  43aba0:	ldr	w0, [sp, #128]
  43aba4:	sxtw	x0, w0
  43aba8:	str	x0, [sp, #144]
  43abac:	adrp	x0, 463000 <program_name+0x1fa8>
  43abb0:	add	x0, x0, #0x1d0
  43abb4:	ldrb	w0, [x0]
  43abb8:	cmp	w0, #0x0
  43abbc:	b.eq	43ac0c <ferror@plt+0x3601c>  // b.none
  43abc0:	ldr	x0, [sp, #112]
  43abc4:	bl	408c84 <ferror@plt+0x4094>
  43abc8:	str	x0, [sp, #184]
  43abcc:	ldr	x0, [sp, #112]
  43abd0:	bl	40908c <ferror@plt+0x449c>
  43abd4:	ldr	x2, [sp, #120]
  43abd8:	add	x1, sp, #0x88
  43abdc:	mov	w0, #0x1                   	// #1
  43abe0:	strb	w0, [sp]
  43abe4:	mov	x7, x2
  43abe8:	mov	x6, #0x0                   	// #0
  43abec:	mov	x5, x1
  43abf0:	ldr	w4, [sp, #160]
  43abf4:	mov	w3, #0x1                   	// #1
  43abf8:	ldr	x2, [sp, #184]
  43abfc:	mov	x1, #0x0                   	// #0
  43ac00:	ldr	x0, [sp, #88]
  43ac04:	bl	40ce94 <ferror@plt+0x82a4>
  43ac08:	b	43ac40 <ferror@plt+0x36050>
  43ac0c:	ldr	x0, [sp, #112]
  43ac10:	ldr	x1, [sp, #136]
  43ac14:	ldr	x2, [sp, #144]
  43ac18:	ldr	x3, [sp, #120]
  43ac1c:	mov	w7, #0x1                   	// #1
  43ac20:	mov	x6, x3
  43ac24:	mov	x5, x2
  43ac28:	mov	x4, x1
  43ac2c:	ldr	w3, [sp, #160]
  43ac30:	mov	x2, x0
  43ac34:	ldr	w1, [sp, #204]
  43ac38:	ldr	x0, [sp, #56]
  43ac3c:	bl	40bb14 <ferror@plt+0x6f24>
  43ac40:	ldr	x0, [sp, #120]
  43ac44:	bl	437e50 <ferror@plt+0x33260>
  43ac48:	adrp	x0, 460000 <default_parse_debrief>
  43ac4c:	add	x0, x0, #0xd38
  43ac50:	ldp	x0, x1, [x0]
  43ac54:	stp	x0, x1, [sp, #168]
  43ac58:	str	wzr, [sp, #200]
  43ac5c:	b	43ac90 <ferror@plt+0x360a0>
  43ac60:	ldr	w1, [sp, #204]
  43ac64:	ldr	x0, [sp, #56]
  43ac68:	bl	40bea0 <ferror@plt+0x72b0>
  43ac6c:	mov	w0, #0x1                   	// #1
  43ac70:	b	43ac94 <ferror@plt+0x360a4>
  43ac74:	adrp	x0, 460000 <default_parse_debrief>
  43ac78:	add	x0, x0, #0xd38
  43ac7c:	ldp	x0, x1, [x0]
  43ac80:	stp	x0, x1, [sp, #168]
  43ac84:	str	wzr, [sp, #200]
  43ac88:	b	43ac90 <ferror@plt+0x360a0>
  43ac8c:	bl	4047b0 <abort@plt>
  43ac90:	b	43a8b0 <ferror@plt+0x35cc0>
  43ac94:	ldp	x19, x20, [sp, #32]
  43ac98:	ldp	x29, x30, [sp, #16]
  43ac9c:	add	sp, sp, #0xd0
  43aca0:	ret
  43aca4:	stp	x29, x30, [sp, #-80]!
  43aca8:	mov	x29, sp
  43acac:	str	x0, [sp, #56]
  43acb0:	str	x1, [sp, #48]
  43acb4:	str	x2, [sp, #40]
  43acb8:	str	x3, [sp, #32]
  43acbc:	str	x4, [sp, #24]
  43acc0:	ldr	x0, [sp, #24]
  43acc4:	ldr	x0, [x0]
  43acc8:	ldr	x0, [x0]
  43accc:	ldr	x0, [x0, #8]
  43acd0:	str	x0, [sp, #72]
  43acd4:	adrp	x0, 463000 <program_name+0x1fa8>
  43acd8:	add	x0, x0, #0x250
  43acdc:	ldr	x1, [sp, #56]
  43ace0:	str	x1, [x0]
  43ace4:	adrp	x0, 463000 <program_name+0x1fa8>
  43ace8:	add	x0, x0, #0x590
  43acec:	ldr	x1, [sp, #48]
  43acf0:	str	x1, [x0]
  43acf4:	ldr	x0, [sp, #40]
  43acf8:	bl	404630 <xstrdup@plt>
  43acfc:	mov	x1, x0
  43ad00:	adrp	x0, 463000 <program_name+0x1fa8>
  43ad04:	add	x0, x0, #0x588
  43ad08:	str	x1, [x0]
  43ad0c:	adrp	x0, 463000 <program_name+0x1fa8>
  43ad10:	add	x0, x0, #0x598
  43ad14:	mov	w1, #0x1                   	// #1
  43ad18:	str	w1, [x0]
  43ad1c:	adrp	x0, 463000 <program_name+0x1fa8>
  43ad20:	add	x0, x0, #0x26c
  43ad24:	str	wzr, [x0]
  43ad28:	adrp	x0, 463000 <program_name+0x1fa8>
  43ad2c:	add	x0, x0, #0x2e8
  43ad30:	mov	w1, #0xffffffff            	// #-1
  43ad34:	str	w1, [x0]
  43ad38:	adrp	x0, 463000 <program_name+0x1fa8>
  43ad3c:	add	x0, x0, #0x2ec
  43ad40:	mov	w1, #0xffffffff            	// #-1
  43ad44:	str	w1, [x0]
  43ad48:	adrp	x0, 463000 <program_name+0x1fa8>
  43ad4c:	add	x0, x0, #0x35c
  43ad50:	str	wzr, [x0]
  43ad54:	adrp	x0, 463000 <program_name+0x1fa8>
  43ad58:	add	x0, x0, #0x360
  43ad5c:	str	wzr, [x0]
  43ad60:	adrp	x0, 463000 <program_name+0x1fa8>
  43ad64:	add	x0, x0, #0x364
  43ad68:	str	wzr, [x0]
  43ad6c:	adrp	x0, 463000 <program_name+0x1fa8>
  43ad70:	add	x0, x0, #0x368
  43ad74:	strb	wzr, [x0]
  43ad78:	adrp	x0, 463000 <program_name+0x1fa8>
  43ad7c:	add	x0, x0, #0x5b8
  43ad80:	ldr	x1, [x0]
  43ad84:	adrp	x0, 463000 <program_name+0x1fa8>
  43ad88:	add	x0, x0, #0x2f0
  43ad8c:	str	x1, [x0]
  43ad90:	adrp	x0, 463000 <program_name+0x1fa8>
  43ad94:	add	x0, x0, #0x5a8
  43ad98:	ldr	x1, [x0]
  43ad9c:	adrp	x0, 463000 <program_name+0x1fa8>
  43ada0:	add	x0, x0, #0x2f8
  43ada4:	str	x1, [x0]
  43ada8:	adrp	x0, 463000 <program_name+0x1fa8>
  43adac:	add	x0, x0, #0x2f0
  43adb0:	ldr	x1, [x0]
  43adb4:	adrp	x0, 463000 <program_name+0x1fa8>
  43adb8:	add	x0, x0, #0x5b0
  43adbc:	str	x1, [x0]
  43adc0:	adrp	x0, 463000 <program_name+0x1fa8>
  43adc4:	add	x0, x0, #0x2f8
  43adc8:	ldr	x1, [x0]
  43adcc:	adrp	x0, 463000 <program_name+0x1fa8>
  43add0:	add	x0, x0, #0x5a0
  43add4:	str	x1, [x0]
  43add8:	adrp	x0, 463000 <program_name+0x1fa8>
  43addc:	add	x0, x0, #0x300
  43ade0:	strb	wzr, [x0]
  43ade4:	adrp	x0, 463000 <program_name+0x1fa8>
  43ade8:	add	x0, x0, #0x370
  43adec:	ldr	x1, [sp, #32]
  43adf0:	str	x1, [x0]
  43adf4:	bl	437f90 <ferror@plt+0x333a0>
  43adf8:	nop
  43adfc:	mov	x1, #0x0                   	// #0
  43ae00:	ldr	x0, [sp, #72]
  43ae04:	bl	40b2a4 <ferror@plt+0x66b4>
  43ae08:	mov	x2, x0
  43ae0c:	adrp	x0, 460000 <default_parse_debrief>
  43ae10:	add	x1, x0, #0xd38
  43ae14:	adrp	x0, 461000 <sentence_end_required_spaces>
  43ae18:	add	x0, x0, #0xb10
  43ae1c:	mov	x5, x2
  43ae20:	ldp	x3, x4, [x1]
  43ae24:	ldr	w2, [x0]
  43ae28:	mov	w1, #0x0                   	// #0
  43ae2c:	ldr	x0, [sp, #72]
  43ae30:	bl	43a854 <ferror@plt+0x35c64>
  43ae34:	and	w0, w0, #0xff
  43ae38:	eor	w0, w0, #0x1
  43ae3c:	and	w0, w0, #0xff
  43ae40:	cmp	w0, #0x0
  43ae44:	b.ne	43adfc <ferror@plt+0x3620c>  // b.any
  43ae48:	adrp	x0, 463000 <program_name+0x1fa8>
  43ae4c:	add	x0, x0, #0x250
  43ae50:	str	xzr, [x0]
  43ae54:	adrp	x0, 463000 <program_name+0x1fa8>
  43ae58:	add	x0, x0, #0x590
  43ae5c:	str	xzr, [x0]
  43ae60:	adrp	x0, 463000 <program_name+0x1fa8>
  43ae64:	add	x0, x0, #0x588
  43ae68:	str	xzr, [x0]
  43ae6c:	adrp	x0, 463000 <program_name+0x1fa8>
  43ae70:	add	x0, x0, #0x598
  43ae74:	str	wzr, [x0]
  43ae78:	nop
  43ae7c:	ldp	x29, x30, [sp], #80
  43ae80:	ret
  43ae84:	sub	sp, sp, #0x10
  43ae88:	str	x0, [sp, #8]
  43ae8c:	ldr	x0, [sp, #8]
  43ae90:	cmp	x0, #0x0
  43ae94:	b.eq	43aeac <ferror@plt+0x362bc>  // b.none
  43ae98:	ldr	x0, [sp, #8]
  43ae9c:	ldr	w0, [x0]
  43aea0:	add	w1, w0, #0x1
  43aea4:	ldr	x0, [sp, #8]
  43aea8:	str	w1, [x0]
  43aeac:	ldr	x0, [sp, #8]
  43aeb0:	add	sp, sp, #0x10
  43aeb4:	ret
  43aeb8:	stp	x29, x30, [sp, #-32]!
  43aebc:	mov	x29, sp
  43aec0:	str	x0, [sp, #24]
  43aec4:	ldr	x0, [sp, #24]
  43aec8:	cmp	x0, #0x0
  43aecc:	b.eq	43af0c <ferror@plt+0x3631c>  // b.none
  43aed0:	ldr	x0, [sp, #24]
  43aed4:	ldr	w0, [x0]
  43aed8:	cmp	w0, #0x1
  43aedc:	b.ls	43aef8 <ferror@plt+0x36308>  // b.plast
  43aee0:	ldr	x0, [sp, #24]
  43aee4:	ldr	w0, [x0]
  43aee8:	sub	w1, w0, #0x1
  43aeec:	ldr	x0, [sp, #24]
  43aef0:	str	w1, [x0]
  43aef4:	b	43af0c <ferror@plt+0x3631c>
  43aef8:	ldr	x0, [sp, #24]
  43aefc:	add	x0, x0, #0x8
  43af00:	bl	404340 <string_list_destroy@plt>
  43af04:	ldr	x0, [sp, #24]
  43af08:	bl	4048f0 <free@plt>
  43af0c:	nop
  43af10:	ldp	x29, x30, [sp], #32
  43af14:	ret
  43af18:	adrp	x0, 463000 <program_name+0x1fa8>
  43af1c:	add	x0, x0, #0x388
  43af20:	mov	w1, #0x1                   	// #1
  43af24:	strb	w1, [x0]
  43af28:	nop
  43af2c:	ret
  43af30:	stp	x29, x30, [sp, #-96]!
  43af34:	mov	x29, sp
  43af38:	str	x0, [sp, #24]
  43af3c:	str	x1, [sp, #16]
  43af40:	ldr	x0, [sp, #24]
  43af44:	cmp	x0, #0x0
  43af48:	b.ne	43af5c <ferror@plt+0x3636c>  // b.any
  43af4c:	adrp	x0, 460000 <default_parse_debrief>
  43af50:	add	x0, x0, #0xe04
  43af54:	strb	wzr, [x0]
  43af58:	b	43afe4 <ferror@plt+0x363f4>
  43af5c:	ldr	x0, [sp, #16]
  43af60:	ldr	x0, [x0, #24]
  43af64:	cmp	x0, #0x0
  43af68:	b.ne	43af78 <ferror@plt+0x36388>  // b.any
  43af6c:	mov	x1, #0x64                  	// #100
  43af70:	ldr	x0, [sp, #16]
  43af74:	bl	404370 <hash_init@plt>
  43af78:	add	x1, sp, #0x20
  43af7c:	add	x0, sp, #0x50
  43af80:	mov	x2, x1
  43af84:	mov	x1, x0
  43af88:	ldr	x0, [sp, #24]
  43af8c:	bl	40a8b8 <ferror@plt+0x5cc8>
  43af90:	mov	w1, #0x3a                  	// #58
  43af94:	ldr	x0, [sp, #24]
  43af98:	bl	404960 <strchr@plt>
  43af9c:	str	x0, [sp, #88]
  43afa0:	ldr	x0, [sp, #88]
  43afa4:	cmp	x0, #0x0
  43afa8:	b.eq	43afbc <ferror@plt+0x363cc>  // b.none
  43afac:	ldr	x0, [sp, #80]
  43afb0:	ldr	x1, [sp, #88]
  43afb4:	cmp	x1, x0
  43afb8:	b.cc	43afe4 <ferror@plt+0x363f4>  // b.lo, b.ul, b.last
  43afbc:	ldr	x1, [sp, #80]
  43afc0:	ldr	x0, [sp, #24]
  43afc4:	sub	x0, x1, x0
  43afc8:	mov	x1, x0
  43afcc:	add	x0, sp, #0x20
  43afd0:	mov	x3, x0
  43afd4:	mov	x2, x1
  43afd8:	ldr	x1, [sp, #24]
  43afdc:	ldr	x0, [sp, #16]
  43afe0:	bl	40ae20 <ferror@plt+0x6230>
  43afe4:	nop
  43afe8:	ldp	x29, x30, [sp], #96
  43afec:	ret
  43aff0:	stp	x29, x30, [sp, #-32]!
  43aff4:	mov	x29, sp
  43aff8:	str	x0, [sp, #24]
  43affc:	adrp	x0, 463000 <program_name+0x1fa8>
  43b000:	add	x1, x0, #0x390
  43b004:	ldr	x0, [sp, #24]
  43b008:	bl	43af30 <ferror@plt+0x36340>
  43b00c:	nop
  43b010:	ldp	x29, x30, [sp], #32
  43b014:	ret
  43b018:	stp	x29, x30, [sp, #-16]!
  43b01c:	mov	x29, sp
  43b020:	adrp	x0, 460000 <default_parse_debrief>
  43b024:	add	x0, x0, #0xe04
  43b028:	ldrb	w0, [x0]
  43b02c:	cmp	w0, #0x0
  43b030:	b.eq	43b0b8 <ferror@plt+0x364c8>  // b.none
  43b034:	adrp	x0, 449000 <ferror@plt+0x44410>
  43b038:	add	x0, x0, #0x848
  43b03c:	bl	43aff0 <ferror@plt+0x36400>
  43b040:	adrp	x0, 449000 <ferror@plt+0x44410>
  43b044:	add	x0, x0, #0x858
  43b048:	bl	43aff0 <ferror@plt+0x36400>
  43b04c:	adrp	x0, 449000 <ferror@plt+0x44410>
  43b050:	add	x0, x0, #0x868
  43b054:	bl	43aff0 <ferror@plt+0x36400>
  43b058:	adrp	x0, 449000 <ferror@plt+0x44410>
  43b05c:	add	x0, x0, #0x878
  43b060:	bl	43aff0 <ferror@plt+0x36400>
  43b064:	adrp	x0, 449000 <ferror@plt+0x44410>
  43b068:	add	x0, x0, #0x888
  43b06c:	bl	43aff0 <ferror@plt+0x36400>
  43b070:	adrp	x0, 449000 <ferror@plt+0x44410>
  43b074:	add	x0, x0, #0x898
  43b078:	bl	43aff0 <ferror@plt+0x36400>
  43b07c:	adrp	x0, 449000 <ferror@plt+0x44410>
  43b080:	add	x0, x0, #0x8a8
  43b084:	bl	43aff0 <ferror@plt+0x36400>
  43b088:	adrp	x0, 449000 <ferror@plt+0x44410>
  43b08c:	add	x0, x0, #0x8b0
  43b090:	bl	43aff0 <ferror@plt+0x36400>
  43b094:	adrp	x0, 449000 <ferror@plt+0x44410>
  43b098:	add	x0, x0, #0x8b8
  43b09c:	bl	43aff0 <ferror@plt+0x36400>
  43b0a0:	adrp	x0, 449000 <ferror@plt+0x44410>
  43b0a4:	add	x0, x0, #0x8c0
  43b0a8:	bl	43aff0 <ferror@plt+0x36400>
  43b0ac:	adrp	x0, 460000 <default_parse_debrief>
  43b0b0:	add	x0, x0, #0xe04
  43b0b4:	strb	wzr, [x0]
  43b0b8:	nop
  43b0bc:	ldp	x29, x30, [sp], #16
  43b0c0:	ret
  43b0c4:	stp	x29, x30, [sp, #-16]!
  43b0c8:	mov	x29, sp
  43b0cc:	adrp	x0, 449000 <ferror@plt+0x44410>
  43b0d0:	add	x0, x0, #0x8d0
  43b0d4:	bl	406ea4 <ferror@plt+0x22b4>
  43b0d8:	adrp	x0, 449000 <ferror@plt+0x44410>
  43b0dc:	add	x0, x0, #0x8f0
  43b0e0:	bl	406ea4 <ferror@plt+0x22b4>
  43b0e4:	adrp	x0, 449000 <ferror@plt+0x44410>
  43b0e8:	add	x0, x0, #0x910
  43b0ec:	bl	406ea4 <ferror@plt+0x22b4>
  43b0f0:	adrp	x0, 449000 <ferror@plt+0x44410>
  43b0f4:	add	x0, x0, #0x930
  43b0f8:	bl	406ea4 <ferror@plt+0x22b4>
  43b0fc:	adrp	x0, 449000 <ferror@plt+0x44410>
  43b100:	add	x0, x0, #0x950
  43b104:	bl	406ea4 <ferror@plt+0x22b4>
  43b108:	adrp	x0, 449000 <ferror@plt+0x44410>
  43b10c:	add	x0, x0, #0x970
  43b110:	bl	406ea4 <ferror@plt+0x22b4>
  43b114:	adrp	x0, 449000 <ferror@plt+0x44410>
  43b118:	add	x0, x0, #0x990
  43b11c:	bl	406ea4 <ferror@plt+0x22b4>
  43b120:	adrp	x0, 449000 <ferror@plt+0x44410>
  43b124:	add	x0, x0, #0x9b0
  43b128:	bl	406ea4 <ferror@plt+0x22b4>
  43b12c:	adrp	x0, 449000 <ferror@plt+0x44410>
  43b130:	add	x0, x0, #0x9d0
  43b134:	bl	406ea4 <ferror@plt+0x22b4>
  43b138:	adrp	x0, 449000 <ferror@plt+0x44410>
  43b13c:	add	x0, x0, #0x9e8
  43b140:	bl	406ea4 <ferror@plt+0x22b4>
  43b144:	adrp	x0, 449000 <ferror@plt+0x44410>
  43b148:	add	x0, x0, #0xa00
  43b14c:	bl	406ea4 <ferror@plt+0x22b4>
  43b150:	adrp	x0, 449000 <ferror@plt+0x44410>
  43b154:	add	x0, x0, #0xa18
  43b158:	bl	406ea4 <ferror@plt+0x22b4>
  43b15c:	adrp	x0, 449000 <ferror@plt+0x44410>
  43b160:	add	x0, x0, #0xa30
  43b164:	bl	406ea4 <ferror@plt+0x22b4>
  43b168:	adrp	x0, 449000 <ferror@plt+0x44410>
  43b16c:	add	x0, x0, #0xa48
  43b170:	bl	406ea4 <ferror@plt+0x22b4>
  43b174:	nop
  43b178:	ldp	x29, x30, [sp], #16
  43b17c:	ret
  43b180:	stp	x29, x30, [sp, #-48]!
  43b184:	mov	x29, sp
  43b188:	str	x19, [sp, #16]
  43b18c:	adrp	x0, 463000 <program_name+0x1fa8>
  43b190:	add	x0, x0, #0x420
  43b194:	ldr	w0, [x0]
  43b198:	cmp	w0, #0x0
  43b19c:	b.eq	43b1e0 <ferror@plt+0x365f0>  // b.none
  43b1a0:	adrp	x0, 463000 <program_name+0x1fa8>
  43b1a4:	add	x0, x0, #0x420
  43b1a8:	ldr	w0, [x0]
  43b1ac:	sub	w1, w0, #0x1
  43b1b0:	adrp	x0, 463000 <program_name+0x1fa8>
  43b1b4:	add	x0, x0, #0x420
  43b1b8:	str	w1, [x0]
  43b1bc:	adrp	x0, 463000 <program_name+0x1fa8>
  43b1c0:	add	x0, x0, #0x420
  43b1c4:	ldr	w2, [x0]
  43b1c8:	adrp	x0, 463000 <program_name+0x1fa8>
  43b1cc:	add	x1, x0, #0x410
  43b1d0:	sxtw	x0, w2
  43b1d4:	ldrb	w0, [x1, x0]
  43b1d8:	str	w0, [sp, #44]
  43b1dc:	b	43b258 <ferror@plt+0x36668>
  43b1e0:	adrp	x0, 463000 <program_name+0x1fa8>
  43b1e4:	add	x0, x0, #0x408
  43b1e8:	ldr	x0, [x0]
  43b1ec:	bl	4046e0 <getc@plt>
  43b1f0:	str	w0, [sp, #44]
  43b1f4:	ldr	w0, [sp, #44]
  43b1f8:	cmn	w0, #0x1
  43b1fc:	b.ne	43b258 <ferror@plt+0x36668>  // b.any
  43b200:	adrp	x0, 463000 <program_name+0x1fa8>
  43b204:	add	x0, x0, #0x408
  43b208:	ldr	x0, [x0]
  43b20c:	bl	404bf0 <ferror@plt>
  43b210:	cmp	w0, #0x0
  43b214:	b.eq	43b250 <ferror@plt+0x36660>  // b.none
  43b218:	bl	404b10 <__errno_location@plt>
  43b21c:	ldr	w19, [x0]
  43b220:	adrp	x0, 449000 <ferror@plt+0x44410>
  43b224:	add	x0, x0, #0xa60
  43b228:	bl	404b80 <gettext@plt>
  43b22c:	mov	x1, x0
  43b230:	adrp	x0, 463000 <program_name+0x1fa8>
  43b234:	add	x0, x0, #0x590
  43b238:	ldr	x0, [x0]
  43b23c:	mov	x3, x0
  43b240:	mov	x2, x1
  43b244:	mov	w1, w19
  43b248:	mov	w0, #0x1                   	// #1
  43b24c:	bl	4042f0 <error@plt>
  43b250:	mov	w0, #0xffffffff            	// #-1
  43b254:	b	43b284 <ferror@plt+0x36694>
  43b258:	ldr	w0, [sp, #44]
  43b25c:	cmp	w0, #0xa
  43b260:	b.ne	43b280 <ferror@plt+0x36690>  // b.any
  43b264:	adrp	x0, 463000 <program_name+0x1fa8>
  43b268:	add	x0, x0, #0x598
  43b26c:	ldr	w0, [x0]
  43b270:	add	w1, w0, #0x1
  43b274:	adrp	x0, 463000 <program_name+0x1fa8>
  43b278:	add	x0, x0, #0x598
  43b27c:	str	w1, [x0]
  43b280:	ldr	w0, [sp, #44]
  43b284:	ldr	x19, [sp, #16]
  43b288:	ldp	x29, x30, [sp], #48
  43b28c:	ret
  43b290:	stp	x29, x30, [sp, #-32]!
  43b294:	mov	x29, sp
  43b298:	str	w0, [sp, #28]
  43b29c:	ldr	w0, [sp, #28]
  43b2a0:	cmn	w0, #0x1
  43b2a4:	b.eq	43b31c <ferror@plt+0x3672c>  // b.none
  43b2a8:	ldr	w0, [sp, #28]
  43b2ac:	cmp	w0, #0xa
  43b2b0:	b.ne	43b2d0 <ferror@plt+0x366e0>  // b.any
  43b2b4:	adrp	x0, 463000 <program_name+0x1fa8>
  43b2b8:	add	x0, x0, #0x598
  43b2bc:	ldr	w0, [x0]
  43b2c0:	sub	w1, w0, #0x1
  43b2c4:	adrp	x0, 463000 <program_name+0x1fa8>
  43b2c8:	add	x0, x0, #0x598
  43b2cc:	str	w1, [x0]
  43b2d0:	adrp	x0, 463000 <program_name+0x1fa8>
  43b2d4:	add	x0, x0, #0x420
  43b2d8:	ldr	w0, [x0]
  43b2dc:	cmp	w0, #0x10
  43b2e0:	b.ne	43b2e8 <ferror@plt+0x366f8>  // b.any
  43b2e4:	bl	4047b0 <abort@plt>
  43b2e8:	adrp	x0, 463000 <program_name+0x1fa8>
  43b2ec:	add	x0, x0, #0x420
  43b2f0:	ldr	w0, [x0]
  43b2f4:	add	w2, w0, #0x1
  43b2f8:	adrp	x1, 463000 <program_name+0x1fa8>
  43b2fc:	add	x1, x1, #0x420
  43b300:	str	w2, [x1]
  43b304:	ldr	w1, [sp, #28]
  43b308:	and	w2, w1, #0xff
  43b30c:	adrp	x1, 463000 <program_name+0x1fa8>
  43b310:	add	x1, x1, #0x410
  43b314:	sxtw	x0, w0
  43b318:	strb	w2, [x1, x0]
  43b31c:	nop
  43b320:	ldp	x29, x30, [sp], #32
  43b324:	ret
  43b328:	adrp	x0, 463000 <program_name+0x1fa8>
  43b32c:	add	x0, x0, #0x440
  43b330:	str	xzr, [x0]
  43b334:	nop
  43b338:	ret
  43b33c:	stp	x29, x30, [sp, #-32]!
  43b340:	mov	x29, sp
  43b344:	str	w0, [sp, #28]
  43b348:	adrp	x0, 463000 <program_name+0x1fa8>
  43b34c:	add	x0, x0, #0x440
  43b350:	ldr	x1, [x0]
  43b354:	adrp	x0, 463000 <program_name+0x1fa8>
  43b358:	add	x0, x0, #0x438
  43b35c:	ldr	x0, [x0]
  43b360:	cmp	x1, x0
  43b364:	b.cc	43b3bc <ferror@plt+0x367cc>  // b.lo, b.ul, b.last
  43b368:	adrp	x0, 463000 <program_name+0x1fa8>
  43b36c:	add	x0, x0, #0x438
  43b370:	ldr	x0, [x0]
  43b374:	add	x0, x0, #0x5
  43b378:	lsl	x1, x0, #1
  43b37c:	adrp	x0, 463000 <program_name+0x1fa8>
  43b380:	add	x0, x0, #0x438
  43b384:	str	x1, [x0]
  43b388:	adrp	x0, 463000 <program_name+0x1fa8>
  43b38c:	add	x0, x0, #0x430
  43b390:	ldr	x2, [x0]
  43b394:	adrp	x0, 463000 <program_name+0x1fa8>
  43b398:	add	x0, x0, #0x438
  43b39c:	ldr	x0, [x0]
  43b3a0:	mov	x1, x0
  43b3a4:	mov	x0, x2
  43b3a8:	bl	404560 <xrealloc@plt>
  43b3ac:	mov	x1, x0
  43b3b0:	adrp	x0, 463000 <program_name+0x1fa8>
  43b3b4:	add	x0, x0, #0x430
  43b3b8:	str	x1, [x0]
  43b3bc:	adrp	x0, 463000 <program_name+0x1fa8>
  43b3c0:	add	x0, x0, #0x430
  43b3c4:	ldr	x1, [x0]
  43b3c8:	adrp	x0, 463000 <program_name+0x1fa8>
  43b3cc:	add	x0, x0, #0x440
  43b3d0:	ldr	x0, [x0]
  43b3d4:	add	x3, x0, #0x1
  43b3d8:	adrp	x2, 463000 <program_name+0x1fa8>
  43b3dc:	add	x2, x2, #0x440
  43b3e0:	str	x3, [x2]
  43b3e4:	add	x0, x1, x0
  43b3e8:	ldr	w1, [sp, #28]
  43b3ec:	and	w1, w1, #0xff
  43b3f0:	strb	w1, [x0]
  43b3f4:	nop
  43b3f8:	ldp	x29, x30, [sp], #32
  43b3fc:	ret
  43b400:	stp	x29, x30, [sp, #-32]!
  43b404:	mov	x29, sp
  43b408:	str	x0, [sp, #24]
  43b40c:	adrp	x0, 463000 <program_name+0x1fa8>
  43b410:	add	x0, x0, #0x440
  43b414:	ldr	x1, [x0]
  43b418:	ldr	x0, [sp, #24]
  43b41c:	sub	x1, x1, x0
  43b420:	adrp	x0, 463000 <program_name+0x1fa8>
  43b424:	add	x0, x0, #0x440
  43b428:	str	x1, [x0]
  43b42c:	b	43b44c <ferror@plt+0x3685c>
  43b430:	adrp	x0, 463000 <program_name+0x1fa8>
  43b434:	add	x0, x0, #0x440
  43b438:	ldr	x0, [x0]
  43b43c:	sub	x1, x0, #0x1
  43b440:	adrp	x0, 463000 <program_name+0x1fa8>
  43b444:	add	x0, x0, #0x440
  43b448:	str	x1, [x0]
  43b44c:	adrp	x0, 463000 <program_name+0x1fa8>
  43b450:	add	x0, x0, #0x440
  43b454:	ldr	x0, [x0]
  43b458:	cmp	x0, #0x0
  43b45c:	b.eq	43b4b8 <ferror@plt+0x368c8>  // b.none
  43b460:	adrp	x0, 463000 <program_name+0x1fa8>
  43b464:	add	x0, x0, #0x430
  43b468:	ldr	x1, [x0]
  43b46c:	adrp	x0, 463000 <program_name+0x1fa8>
  43b470:	add	x0, x0, #0x440
  43b474:	ldr	x0, [x0]
  43b478:	sub	x0, x0, #0x1
  43b47c:	add	x0, x1, x0
  43b480:	ldrb	w0, [x0]
  43b484:	cmp	w0, #0x20
  43b488:	b.eq	43b430 <ferror@plt+0x36840>  // b.none
  43b48c:	adrp	x0, 463000 <program_name+0x1fa8>
  43b490:	add	x0, x0, #0x430
  43b494:	ldr	x1, [x0]
  43b498:	adrp	x0, 463000 <program_name+0x1fa8>
  43b49c:	add	x0, x0, #0x440
  43b4a0:	ldr	x0, [x0]
  43b4a4:	sub	x0, x0, #0x1
  43b4a8:	add	x0, x1, x0
  43b4ac:	ldrb	w0, [x0]
  43b4b0:	cmp	w0, #0x9
  43b4b4:	b.eq	43b430 <ferror@plt+0x36840>  // b.none
  43b4b8:	ldr	x0, [sp, #24]
  43b4bc:	cmp	x0, #0x0
  43b4c0:	b.ne	43b538 <ferror@plt+0x36948>  // b.any
  43b4c4:	adrp	x0, 463000 <program_name+0x1fa8>
  43b4c8:	add	x0, x0, #0x440
  43b4cc:	ldr	x1, [x0]
  43b4d0:	adrp	x0, 463000 <program_name+0x1fa8>
  43b4d4:	add	x0, x0, #0x438
  43b4d8:	ldr	x0, [x0]
  43b4dc:	cmp	x1, x0
  43b4e0:	b.cc	43b538 <ferror@plt+0x36948>  // b.lo, b.ul, b.last
  43b4e4:	adrp	x0, 463000 <program_name+0x1fa8>
  43b4e8:	add	x0, x0, #0x438
  43b4ec:	ldr	x0, [x0]
  43b4f0:	add	x0, x0, #0x5
  43b4f4:	lsl	x1, x0, #1
  43b4f8:	adrp	x0, 463000 <program_name+0x1fa8>
  43b4fc:	add	x0, x0, #0x438
  43b500:	str	x1, [x0]
  43b504:	adrp	x0, 463000 <program_name+0x1fa8>
  43b508:	add	x0, x0, #0x430
  43b50c:	ldr	x2, [x0]
  43b510:	adrp	x0, 463000 <program_name+0x1fa8>
  43b514:	add	x0, x0, #0x438
  43b518:	ldr	x0, [x0]
  43b51c:	mov	x1, x0
  43b520:	mov	x0, x2
  43b524:	bl	404560 <xrealloc@plt>
  43b528:	mov	x1, x0
  43b52c:	adrp	x0, 463000 <program_name+0x1fa8>
  43b530:	add	x0, x0, #0x430
  43b534:	str	x1, [x0]
  43b538:	adrp	x0, 463000 <program_name+0x1fa8>
  43b53c:	add	x0, x0, #0x430
  43b540:	ldr	x1, [x0]
  43b544:	adrp	x0, 463000 <program_name+0x1fa8>
  43b548:	add	x0, x0, #0x440
  43b54c:	ldr	x0, [x0]
  43b550:	add	x0, x1, x0
  43b554:	strb	wzr, [x0]
  43b558:	adrp	x0, 463000 <program_name+0x1fa8>
  43b55c:	add	x0, x0, #0x430
  43b560:	ldr	x0, [x0]
  43b564:	bl	4077e8 <ferror@plt+0x2bf8>
  43b568:	nop
  43b56c:	ldp	x29, x30, [sp], #32
  43b570:	ret
  43b574:	stp	x29, x30, [sp, #-32]!
  43b578:	mov	x29, sp
  43b57c:	bl	43b180 <ferror@plt+0x36590>
  43b580:	str	w0, [sp, #24]
  43b584:	ldr	w0, [sp, #24]
  43b588:	cmp	w0, #0x2f
  43b58c:	b.eq	43b598 <ferror@plt+0x369a8>  // b.none
  43b590:	ldr	w0, [sp, #24]
  43b594:	b	43b738 <ferror@plt+0x36b48>
  43b598:	bl	43b180 <ferror@plt+0x36590>
  43b59c:	str	w0, [sp, #24]
  43b5a0:	ldr	w0, [sp, #24]
  43b5a4:	cmp	w0, #0x2a
  43b5a8:	b.eq	43b5c8 <ferror@plt+0x369d8>  // b.none
  43b5ac:	ldr	w0, [sp, #24]
  43b5b0:	cmp	w0, #0x2f
  43b5b4:	b.eq	43b6b8 <ferror@plt+0x36ac8>  // b.none
  43b5b8:	ldr	w0, [sp, #24]
  43b5bc:	bl	43b290 <ferror@plt+0x366a0>
  43b5c0:	mov	w0, #0x2f                  	// #47
  43b5c4:	b	43b738 <ferror@plt+0x36b48>
  43b5c8:	bl	43b328 <ferror@plt+0x36738>
  43b5cc:	strb	wzr, [sp, #31]
  43b5d0:	bl	43b180 <ferror@plt+0x36590>
  43b5d4:	str	w0, [sp, #24]
  43b5d8:	ldr	w0, [sp, #24]
  43b5dc:	cmn	w0, #0x1
  43b5e0:	b.eq	43b694 <ferror@plt+0x36aa4>  // b.none
  43b5e4:	adrp	x0, 463000 <program_name+0x1fa8>
  43b5e8:	add	x0, x0, #0x440
  43b5ec:	ldr	x0, [x0]
  43b5f0:	cmp	x0, #0x0
  43b5f4:	b.ne	43b610 <ferror@plt+0x36a20>  // b.any
  43b5f8:	ldr	w0, [sp, #24]
  43b5fc:	cmp	w0, #0x20
  43b600:	b.eq	43b618 <ferror@plt+0x36a28>  // b.none
  43b604:	ldr	w0, [sp, #24]
  43b608:	cmp	w0, #0x9
  43b60c:	b.eq	43b618 <ferror@plt+0x36a28>  // b.none
  43b610:	ldr	w0, [sp, #24]
  43b614:	bl	43b33c <ferror@plt+0x3674c>
  43b618:	ldr	w0, [sp, #24]
  43b61c:	cmp	w0, #0x2f
  43b620:	b.eq	43b66c <ferror@plt+0x36a7c>  // b.none
  43b624:	ldr	w0, [sp, #24]
  43b628:	cmp	w0, #0x2f
  43b62c:	b.gt	43b688 <ferror@plt+0x36a98>
  43b630:	ldr	w0, [sp, #24]
  43b634:	cmp	w0, #0xa
  43b638:	b.eq	43b64c <ferror@plt+0x36a5c>  // b.none
  43b63c:	ldr	w0, [sp, #24]
  43b640:	cmp	w0, #0x2a
  43b644:	b.eq	43b660 <ferror@plt+0x36a70>  // b.none
  43b648:	b	43b688 <ferror@plt+0x36a98>
  43b64c:	mov	x0, #0x1                   	// #1
  43b650:	bl	43b400 <ferror@plt+0x36810>
  43b654:	bl	43b328 <ferror@plt+0x36738>
  43b658:	strb	wzr, [sp, #31]
  43b65c:	b	43b690 <ferror@plt+0x36aa0>
  43b660:	mov	w0, #0x1                   	// #1
  43b664:	strb	w0, [sp, #31]
  43b668:	b	43b690 <ferror@plt+0x36aa0>
  43b66c:	ldrb	w0, [sp, #31]
  43b670:	cmp	w0, #0x0
  43b674:	b.eq	43b688 <ferror@plt+0x36a98>  // b.none
  43b678:	mov	x0, #0x2                   	// #2
  43b67c:	bl	43b400 <ferror@plt+0x36810>
  43b680:	nop
  43b684:	b	43b698 <ferror@plt+0x36aa8>
  43b688:	strb	wzr, [sp, #31]
  43b68c:	nop
  43b690:	b	43b5d0 <ferror@plt+0x369e0>
  43b694:	nop
  43b698:	adrp	x0, 463000 <program_name+0x1fa8>
  43b69c:	add	x0, x0, #0x598
  43b6a0:	ldr	w1, [x0]
  43b6a4:	adrp	x0, 463000 <program_name+0x1fa8>
  43b6a8:	add	x0, x0, #0x424
  43b6ac:	str	w1, [x0]
  43b6b0:	mov	w0, #0x20                  	// #32
  43b6b4:	b	43b738 <ferror@plt+0x36b48>
  43b6b8:	bl	43b328 <ferror@plt+0x36738>
  43b6bc:	bl	43b180 <ferror@plt+0x36590>
  43b6c0:	str	w0, [sp, #24]
  43b6c4:	ldr	w0, [sp, #24]
  43b6c8:	cmp	w0, #0xa
  43b6cc:	b.eq	43b714 <ferror@plt+0x36b24>  // b.none
  43b6d0:	ldr	w0, [sp, #24]
  43b6d4:	cmn	w0, #0x1
  43b6d8:	b.eq	43b714 <ferror@plt+0x36b24>  // b.none
  43b6dc:	adrp	x0, 463000 <program_name+0x1fa8>
  43b6e0:	add	x0, x0, #0x440
  43b6e4:	ldr	x0, [x0]
  43b6e8:	cmp	x0, #0x0
  43b6ec:	b.ne	43b708 <ferror@plt+0x36b18>  // b.any
  43b6f0:	ldr	w0, [sp, #24]
  43b6f4:	cmp	w0, #0x20
  43b6f8:	b.eq	43b6bc <ferror@plt+0x36acc>  // b.none
  43b6fc:	ldr	w0, [sp, #24]
  43b700:	cmp	w0, #0x9
  43b704:	b.eq	43b6bc <ferror@plt+0x36acc>  // b.none
  43b708:	ldr	w0, [sp, #24]
  43b70c:	bl	43b33c <ferror@plt+0x3674c>
  43b710:	b	43b6bc <ferror@plt+0x36acc>
  43b714:	mov	x0, #0x0                   	// #0
  43b718:	bl	43b400 <ferror@plt+0x36810>
  43b71c:	adrp	x0, 463000 <program_name+0x1fa8>
  43b720:	add	x0, x0, #0x598
  43b724:	ldr	w1, [x0]
  43b728:	adrp	x0, 463000 <program_name+0x1fa8>
  43b72c:	add	x0, x0, #0x424
  43b730:	str	w1, [x0]
  43b734:	mov	w0, #0xa                   	// #10
  43b738:	ldp	x29, x30, [sp], #32
  43b73c:	ret
  43b740:	stp	x29, x30, [sp, #-32]!
  43b744:	mov	x29, sp
  43b748:	str	w0, [sp, #28]
  43b74c:	ldr	w0, [sp, #28]
  43b750:	bl	43b290 <ferror@plt+0x366a0>
  43b754:	nop
  43b758:	ldp	x29, x30, [sp], #32
  43b75c:	ret
  43b760:	stp	x29, x30, [sp, #-32]!
  43b764:	mov	x29, sp
  43b768:	str	x0, [sp, #24]
  43b76c:	ldr	x0, [sp, #24]
  43b770:	ldr	w0, [x0]
  43b774:	cmp	w0, #0x13
  43b778:	b.ne	43b788 <ferror@plt+0x36b98>  // b.any
  43b77c:	ldr	x0, [sp, #24]
  43b780:	ldr	x0, [x0, #8]
  43b784:	bl	4048f0 <free@plt>
  43b788:	ldr	x0, [sp, #24]
  43b78c:	ldr	w0, [x0]
  43b790:	cmp	w0, #0x10
  43b794:	b.ne	43b7b0 <ferror@plt+0x36bc0>  // b.any
  43b798:	ldr	x0, [sp, #24]
  43b79c:	ldr	x0, [x0, #16]
  43b7a0:	bl	40908c <ferror@plt+0x449c>
  43b7a4:	ldr	x0, [sp, #24]
  43b7a8:	ldr	x0, [x0, #24]
  43b7ac:	bl	43aeb8 <ferror@plt+0x362c8>
  43b7b0:	nop
  43b7b4:	ldp	x29, x30, [sp], #32
  43b7b8:	ret
  43b7bc:	stp	x29, x30, [sp, #-48]!
  43b7c0:	mov	x29, sp
  43b7c4:	bl	43b180 <ferror@plt+0x36590>
  43b7c8:	str	w0, [sp, #44]
  43b7cc:	ldr	w0, [sp, #44]
  43b7d0:	cmp	w0, #0xa
  43b7d4:	b.ne	43b7e0 <ferror@plt+0x36bf0>  // b.any
  43b7d8:	mov	w0, #0xfffffffb            	// #-5
  43b7dc:	b	43bcf0 <ferror@plt+0x37100>
  43b7e0:	ldr	w0, [sp, #44]
  43b7e4:	cmp	w0, #0x22
  43b7e8:	b.ne	43b7f4 <ferror@plt+0x36c04>  // b.any
  43b7ec:	mov	w0, #0xfffffffd            	// #-3
  43b7f0:	b	43bcf0 <ferror@plt+0x37100>
  43b7f4:	ldr	w0, [sp, #44]
  43b7f8:	cmp	w0, #0x27
  43b7fc:	b.ne	43b808 <ferror@plt+0x36c18>  // b.any
  43b800:	mov	w0, #0xfffffffc            	// #-4
  43b804:	b	43bcf0 <ferror@plt+0x37100>
  43b808:	ldr	w0, [sp, #44]
  43b80c:	cmp	w0, #0x5c
  43b810:	b.eq	43b81c <ferror@plt+0x36c2c>  // b.none
  43b814:	ldr	w0, [sp, #44]
  43b818:	b	43bcf0 <ferror@plt+0x37100>
  43b81c:	bl	43b180 <ferror@plt+0x36590>
  43b820:	str	w0, [sp, #44]
  43b824:	ldr	w0, [sp, #44]
  43b828:	cmp	w0, #0x78
  43b82c:	b.eq	43b98c <ferror@plt+0x36d9c>  // b.none
  43b830:	ldr	w0, [sp, #44]
  43b834:	cmp	w0, #0x78
  43b838:	b.gt	43b944 <ferror@plt+0x36d54>
  43b83c:	ldr	w0, [sp, #44]
  43b840:	cmp	w0, #0x76
  43b844:	b.eq	43b984 <ferror@plt+0x36d94>  // b.none
  43b848:	ldr	w0, [sp, #44]
  43b84c:	cmp	w0, #0x76
  43b850:	b.gt	43b944 <ferror@plt+0x36d54>
  43b854:	ldr	w0, [sp, #44]
  43b858:	cmp	w0, #0x75
  43b85c:	b.eq	43bb24 <ferror@plt+0x36f34>  // b.none
  43b860:	ldr	w0, [sp, #44]
  43b864:	cmp	w0, #0x75
  43b868:	b.gt	43b944 <ferror@plt+0x36d54>
  43b86c:	ldr	w0, [sp, #44]
  43b870:	cmp	w0, #0x74
  43b874:	b.eq	43b97c <ferror@plt+0x36d8c>  // b.none
  43b878:	ldr	w0, [sp, #44]
  43b87c:	cmp	w0, #0x74
  43b880:	b.gt	43b944 <ferror@plt+0x36d54>
  43b884:	ldr	w0, [sp, #44]
  43b888:	cmp	w0, #0x72
  43b88c:	b.eq	43b974 <ferror@plt+0x36d84>  // b.none
  43b890:	ldr	w0, [sp, #44]
  43b894:	cmp	w0, #0x72
  43b898:	b.gt	43b944 <ferror@plt+0x36d54>
  43b89c:	ldr	w0, [sp, #44]
  43b8a0:	cmp	w0, #0x6e
  43b8a4:	b.eq	43b96c <ferror@plt+0x36d7c>  // b.none
  43b8a8:	ldr	w0, [sp, #44]
  43b8ac:	cmp	w0, #0x6e
  43b8b0:	b.gt	43b944 <ferror@plt+0x36d54>
  43b8b4:	ldr	w0, [sp, #44]
  43b8b8:	cmp	w0, #0x66
  43b8bc:	b.eq	43b964 <ferror@plt+0x36d74>  // b.none
  43b8c0:	ldr	w0, [sp, #44]
  43b8c4:	cmp	w0, #0x66
  43b8c8:	b.gt	43b944 <ferror@plt+0x36d54>
  43b8cc:	ldr	w0, [sp, #44]
  43b8d0:	cmp	w0, #0x62
  43b8d4:	b.eq	43b95c <ferror@plt+0x36d6c>  // b.none
  43b8d8:	ldr	w0, [sp, #44]
  43b8dc:	cmp	w0, #0x62
  43b8e0:	b.gt	43b944 <ferror@plt+0x36d54>
  43b8e4:	ldr	w0, [sp, #44]
  43b8e8:	cmp	w0, #0x5c
  43b8ec:	b.eq	43b954 <ferror@plt+0x36d64>  // b.none
  43b8f0:	ldr	w0, [sp, #44]
  43b8f4:	cmp	w0, #0x5c
  43b8f8:	b.gt	43b944 <ferror@plt+0x36d54>
  43b8fc:	ldr	w0, [sp, #44]
  43b900:	cmp	w0, #0x30
  43b904:	b.eq	43bab4 <ferror@plt+0x36ec4>  // b.none
  43b908:	ldr	w0, [sp, #44]
  43b90c:	cmp	w0, #0x30
  43b910:	b.gt	43b944 <ferror@plt+0x36d54>
  43b914:	ldr	w0, [sp, #44]
  43b918:	cmp	w0, #0x27
  43b91c:	b.eq	43b954 <ferror@plt+0x36d64>  // b.none
  43b920:	ldr	w0, [sp, #44]
  43b924:	cmp	w0, #0x27
  43b928:	b.gt	43b944 <ferror@plt+0x36d54>
  43b92c:	ldr	w0, [sp, #44]
  43b930:	cmp	w0, #0x22
  43b934:	b.eq	43b954 <ferror@plt+0x36d64>  // b.none
  43b938:	ldr	w0, [sp, #44]
  43b93c:	cmp	w0, #0x24
  43b940:	b.eq	43b954 <ferror@plt+0x36d64>  // b.none
  43b944:	ldr	w0, [sp, #44]
  43b948:	bl	43b290 <ferror@plt+0x366a0>
  43b94c:	mov	w0, #0x5c                  	// #92
  43b950:	b	43bcf0 <ferror@plt+0x37100>
  43b954:	ldr	w0, [sp, #44]
  43b958:	b	43bcf0 <ferror@plt+0x37100>
  43b95c:	mov	w0, #0x8                   	// #8
  43b960:	b	43bcf0 <ferror@plt+0x37100>
  43b964:	mov	w0, #0xc                   	// #12
  43b968:	b	43bcf0 <ferror@plt+0x37100>
  43b96c:	mov	w0, #0xa                   	// #10
  43b970:	b	43bcf0 <ferror@plt+0x37100>
  43b974:	mov	w0, #0xd                   	// #13
  43b978:	b	43bcf0 <ferror@plt+0x37100>
  43b97c:	mov	w0, #0x9                   	// #9
  43b980:	b	43bcf0 <ferror@plt+0x37100>
  43b984:	mov	w0, #0xb                   	// #11
  43b988:	b	43bcf0 <ferror@plt+0x37100>
  43b98c:	bl	43b180 <ferror@plt+0x36590>
  43b990:	str	w0, [sp, #44]
  43b994:	ldr	w0, [sp, #44]
  43b998:	sub	w0, w0, #0x30
  43b99c:	cmp	w0, #0x36
  43b9a0:	cset	w1, hi  // hi = pmore
  43b9a4:	and	w1, w1, #0xff
  43b9a8:	cmp	w1, #0x0
  43b9ac:	b.ne	43b9d8 <ferror@plt+0x36de8>  // b.any
  43b9b0:	mov	x1, #0x1                   	// #1
  43b9b4:	lsl	x1, x1, x0
  43b9b8:	mov	x0, #0x7e0000007e0000      	// #35465847073800192
  43b9bc:	movk	x0, #0x3ff
  43b9c0:	and	x0, x1, x0
  43b9c4:	cmp	x0, #0x0
  43b9c8:	cset	w0, ne  // ne = any
  43b9cc:	and	w0, w0, #0xff
  43b9d0:	cmp	w0, #0x0
  43b9d4:	b.ne	43b9f0 <ferror@plt+0x36e00>  // b.any
  43b9d8:	ldr	w0, [sp, #44]
  43b9dc:	bl	43b290 <ferror@plt+0x366a0>
  43b9e0:	mov	w0, #0x78                  	// #120
  43b9e4:	bl	43b290 <ferror@plt+0x366a0>
  43b9e8:	mov	w0, #0x5c                  	// #92
  43b9ec:	b	43bcf0 <ferror@plt+0x37100>
  43b9f0:	nop
  43b9f4:	str	wzr, [sp, #40]
  43b9f8:	ldr	w0, [sp, #44]
  43b9fc:	cmp	w0, #0x66
  43ba00:	b.gt	43ba3c <ferror@plt+0x36e4c>
  43ba04:	ldr	w0, [sp, #44]
  43ba08:	cmp	w0, #0x61
  43ba0c:	b.ge	43ba88 <ferror@plt+0x36e98>  // b.tcont
  43ba10:	ldr	w0, [sp, #44]
  43ba14:	cmp	w0, #0x39
  43ba18:	b.gt	43ba2c <ferror@plt+0x36e3c>
  43ba1c:	ldr	w0, [sp, #44]
  43ba20:	cmp	w0, #0x30
  43ba24:	b.ge	43ba4c <ferror@plt+0x36e5c>  // b.tcont
  43ba28:	b	43ba3c <ferror@plt+0x36e4c>
  43ba2c:	ldr	w0, [sp, #44]
  43ba30:	sub	w0, w0, #0x41
  43ba34:	cmp	w0, #0x5
  43ba38:	b.ls	43ba68 <ferror@plt+0x36e78>  // b.plast
  43ba3c:	ldr	w0, [sp, #44]
  43ba40:	bl	43b290 <ferror@plt+0x366a0>
  43ba44:	ldr	w0, [sp, #40]
  43ba48:	b	43bcf0 <ferror@plt+0x37100>
  43ba4c:	ldr	w0, [sp, #40]
  43ba50:	lsl	w1, w0, #4
  43ba54:	ldr	w0, [sp, #44]
  43ba58:	add	w0, w1, w0
  43ba5c:	sub	w0, w0, #0x30
  43ba60:	str	w0, [sp, #40]
  43ba64:	b	43baa8 <ferror@plt+0x36eb8>
  43ba68:	ldr	w0, [sp, #40]
  43ba6c:	lsl	w0, w0, #4
  43ba70:	add	w1, w0, #0xa
  43ba74:	ldr	w0, [sp, #44]
  43ba78:	add	w0, w1, w0
  43ba7c:	sub	w0, w0, #0x41
  43ba80:	str	w0, [sp, #40]
  43ba84:	b	43baa8 <ferror@plt+0x36eb8>
  43ba88:	ldr	w0, [sp, #40]
  43ba8c:	lsl	w0, w0, #4
  43ba90:	add	w1, w0, #0xa
  43ba94:	ldr	w0, [sp, #44]
  43ba98:	add	w0, w1, w0
  43ba9c:	sub	w0, w0, #0x61
  43baa0:	str	w0, [sp, #40]
  43baa4:	nop
  43baa8:	bl	43b180 <ferror@plt+0x36590>
  43baac:	str	w0, [sp, #44]
  43bab0:	b	43b9f8 <ferror@plt+0x36e08>
  43bab4:	str	wzr, [sp, #40]
  43bab8:	str	wzr, [sp, #36]
  43babc:	b	43bb08 <ferror@plt+0x36f18>
  43bac0:	ldr	w0, [sp, #40]
  43bac4:	lsl	w1, w0, #3
  43bac8:	ldr	w0, [sp, #44]
  43bacc:	add	w0, w1, w0
  43bad0:	sub	w0, w0, #0x30
  43bad4:	str	w0, [sp, #40]
  43bad8:	bl	43b180 <ferror@plt+0x36590>
  43badc:	str	w0, [sp, #44]
  43bae0:	ldr	w0, [sp, #44]
  43bae4:	sub	w0, w0, #0x30
  43bae8:	cmp	w0, #0x7
  43baec:	b.hi	43bb00 <ferror@plt+0x36f10>  // b.pmore
  43baf0:	ldr	w0, [sp, #36]
  43baf4:	add	w0, w0, #0x1
  43baf8:	str	w0, [sp, #36]
  43bafc:	b	43bb08 <ferror@plt+0x36f18>
  43bb00:	nop
  43bb04:	b	43bb14 <ferror@plt+0x36f24>
  43bb08:	ldr	w0, [sp, #36]
  43bb0c:	cmp	w0, #0x2
  43bb10:	b.le	43bac0 <ferror@plt+0x36ed0>
  43bb14:	ldr	w0, [sp, #44]
  43bb18:	bl	43b290 <ferror@plt+0x366a0>
  43bb1c:	ldr	w0, [sp, #40]
  43bb20:	b	43bcf0 <ferror@plt+0x37100>
  43bb24:	str	wzr, [sp, #40]
  43bb28:	str	wzr, [sp, #36]
  43bb2c:	b	43bc38 <ferror@plt+0x37048>
  43bb30:	bl	43b180 <ferror@plt+0x36590>
  43bb34:	str	w0, [sp, #32]
  43bb38:	ldr	w0, [sp, #32]
  43bb3c:	cmp	w0, #0x2f
  43bb40:	b.le	43bb6c <ferror@plt+0x36f7c>
  43bb44:	ldr	w0, [sp, #32]
  43bb48:	cmp	w0, #0x39
  43bb4c:	b.gt	43bb6c <ferror@plt+0x36f7c>
  43bb50:	ldr	w0, [sp, #40]
  43bb54:	lsl	w1, w0, #4
  43bb58:	ldr	w0, [sp, #32]
  43bb5c:	sub	w0, w0, #0x30
  43bb60:	add	w0, w1, w0
  43bb64:	str	w0, [sp, #40]
  43bb68:	b	43bc18 <ferror@plt+0x37028>
  43bb6c:	ldr	w0, [sp, #32]
  43bb70:	cmp	w0, #0x40
  43bb74:	b.le	43bba0 <ferror@plt+0x36fb0>
  43bb78:	ldr	w0, [sp, #32]
  43bb7c:	cmp	w0, #0x46
  43bb80:	b.gt	43bba0 <ferror@plt+0x36fb0>
  43bb84:	ldr	w0, [sp, #40]
  43bb88:	lsl	w1, w0, #4
  43bb8c:	ldr	w0, [sp, #32]
  43bb90:	sub	w0, w0, #0x37
  43bb94:	add	w0, w1, w0
  43bb98:	str	w0, [sp, #40]
  43bb9c:	b	43bc18 <ferror@plt+0x37028>
  43bba0:	ldr	w0, [sp, #32]
  43bba4:	cmp	w0, #0x60
  43bba8:	b.le	43bbd4 <ferror@plt+0x36fe4>
  43bbac:	ldr	w0, [sp, #32]
  43bbb0:	cmp	w0, #0x66
  43bbb4:	b.gt	43bbd4 <ferror@plt+0x36fe4>
  43bbb8:	ldr	w0, [sp, #40]
  43bbbc:	lsl	w1, w0, #4
  43bbc0:	ldr	w0, [sp, #32]
  43bbc4:	sub	w0, w0, #0x57
  43bbc8:	add	w0, w1, w0
  43bbcc:	str	w0, [sp, #40]
  43bbd0:	b	43bc18 <ferror@plt+0x37028>
  43bbd4:	ldr	w0, [sp, #32]
  43bbd8:	bl	43b290 <ferror@plt+0x366a0>
  43bbdc:	b	43bbf0 <ferror@plt+0x37000>
  43bbe0:	ldrsw	x0, [sp, #36]
  43bbe4:	add	x1, sp, #0x18
  43bbe8:	ldrb	w0, [x1, x0]
  43bbec:	bl	43b290 <ferror@plt+0x366a0>
  43bbf0:	ldr	w0, [sp, #36]
  43bbf4:	sub	w0, w0, #0x1
  43bbf8:	str	w0, [sp, #36]
  43bbfc:	ldr	w0, [sp, #36]
  43bc00:	cmp	w0, #0x0
  43bc04:	b.ge	43bbe0 <ferror@plt+0x36ff0>  // b.tcont
  43bc08:	ldr	w0, [sp, #44]
  43bc0c:	bl	43b290 <ferror@plt+0x366a0>
  43bc10:	mov	w0, #0x5c                  	// #92
  43bc14:	b	43bcf0 <ferror@plt+0x37100>
  43bc18:	ldr	w0, [sp, #32]
  43bc1c:	and	w2, w0, #0xff
  43bc20:	ldrsw	x0, [sp, #36]
  43bc24:	add	x1, sp, #0x18
  43bc28:	strb	w2, [x1, x0]
  43bc2c:	ldr	w0, [sp, #36]
  43bc30:	add	w0, w0, #0x1
  43bc34:	str	w0, [sp, #36]
  43bc38:	ldr	w0, [sp, #36]
  43bc3c:	cmp	w0, #0x3
  43bc40:	b.le	43bb30 <ferror@plt+0x36f40>
  43bc44:	ldr	w1, [sp, #40]
  43bc48:	mov	w0, #0x10ffff              	// #1114111
  43bc4c:	cmp	w1, w0
  43bc50:	b.gt	43bc60 <ferror@plt+0x37070>
  43bc54:	ldr	w0, [sp, #40]
  43bc58:	add	w0, w0, #0x100
  43bc5c:	b	43bcf0 <ferror@plt+0x37100>
  43bc60:	adrp	x0, 460000 <default_parse_debrief>
  43bc64:	add	x0, x0, #0xfc8
  43bc68:	strb	wzr, [x0]
  43bc6c:	adrp	x0, 449000 <ferror@plt+0x44410>
  43bc70:	add	x0, x0, #0xa80
  43bc74:	bl	404b80 <gettext@plt>
  43bc78:	mov	x2, x0
  43bc7c:	adrp	x0, 463000 <program_name+0x1fa8>
  43bc80:	add	x0, x0, #0x588
  43bc84:	ldr	x1, [x0]
  43bc88:	adrp	x0, 463000 <program_name+0x1fa8>
  43bc8c:	add	x0, x0, #0x598
  43bc90:	ldr	w0, [x0]
  43bc94:	mov	w4, w0
  43bc98:	mov	x3, x1
  43bc9c:	mov	w1, #0x0                   	// #0
  43bca0:	mov	w0, #0x0                   	// #0
  43bca4:	bl	4042f0 <error@plt>
  43bca8:	adrp	x0, 460000 <default_parse_debrief>
  43bcac:	add	x0, x0, #0xfc8
  43bcb0:	mov	w1, #0x1                   	// #1
  43bcb4:	strb	w1, [x0]
  43bcb8:	b	43bccc <ferror@plt+0x370dc>
  43bcbc:	ldrsw	x0, [sp, #36]
  43bcc0:	add	x1, sp, #0x18
  43bcc4:	ldrb	w0, [x1, x0]
  43bcc8:	bl	43b290 <ferror@plt+0x366a0>
  43bccc:	ldr	w0, [sp, #36]
  43bcd0:	sub	w0, w0, #0x1
  43bcd4:	str	w0, [sp, #36]
  43bcd8:	ldr	w0, [sp, #36]
  43bcdc:	cmp	w0, #0x0
  43bce0:	b.ge	43bcbc <ferror@plt+0x370cc>  // b.tcont
  43bce4:	ldr	w0, [sp, #44]
  43bce8:	bl	43b290 <ferror@plt+0x366a0>
  43bcec:	mov	w0, #0x5c                  	// #92
  43bcf0:	ldp	x29, x30, [sp], #48
  43bcf4:	ret
  43bcf8:	stp	x29, x30, [sp, #-32]!
  43bcfc:	mov	x29, sp
  43bd00:	str	w0, [sp, #28]
  43bd04:	ldr	w0, [sp, #28]
  43bd08:	bl	43b290 <ferror@plt+0x366a0>
  43bd0c:	nop
  43bd10:	ldp	x29, x30, [sp], #32
  43bd14:	ret
  43bd18:	stp	x29, x30, [sp, #-32]!
  43bd1c:	mov	x29, sp
  43bd20:	bl	43b180 <ferror@plt+0x36590>
  43bd24:	str	w0, [sp, #28]
  43bd28:	ldr	w0, [sp, #28]
  43bd2c:	cmp	w0, #0x2f
  43bd30:	b.eq	43bdc4 <ferror@plt+0x371d4>  // b.none
  43bd34:	ldr	w0, [sp, #28]
  43bd38:	cmp	w0, #0x5c
  43bd3c:	b.ne	43bd54 <ferror@plt+0x37164>  // b.any
  43bd40:	bl	43b180 <ferror@plt+0x36590>
  43bd44:	str	w0, [sp, #28]
  43bd48:	ldr	w0, [sp, #28]
  43bd4c:	cmn	w0, #0x1
  43bd50:	b.ne	43bdbc <ferror@plt+0x371cc>  // b.any
  43bd54:	ldr	w0, [sp, #28]
  43bd58:	cmn	w0, #0x1
  43bd5c:	b.ne	43bd20 <ferror@plt+0x37130>  // b.any
  43bd60:	adrp	x0, 460000 <default_parse_debrief>
  43bd64:	add	x0, x0, #0xfc8
  43bd68:	strb	wzr, [x0]
  43bd6c:	adrp	x0, 449000 <ferror@plt+0x44410>
  43bd70:	add	x0, x0, #0xab0
  43bd74:	bl	404b80 <gettext@plt>
  43bd78:	mov	x2, x0
  43bd7c:	adrp	x0, 463000 <program_name+0x1fa8>
  43bd80:	add	x0, x0, #0x588
  43bd84:	ldr	x1, [x0]
  43bd88:	adrp	x0, 463000 <program_name+0x1fa8>
  43bd8c:	add	x0, x0, #0x598
  43bd90:	ldr	w0, [x0]
  43bd94:	mov	w4, w0
  43bd98:	mov	x3, x1
  43bd9c:	mov	w1, #0x0                   	// #0
  43bda0:	mov	w0, #0x0                   	// #0
  43bda4:	bl	4042f0 <error@plt>
  43bda8:	adrp	x0, 460000 <default_parse_debrief>
  43bdac:	add	x0, x0, #0xfc8
  43bdb0:	mov	w1, #0x1                   	// #1
  43bdb4:	strb	w1, [x0]
  43bdb8:	b	43be08 <ferror@plt+0x37218>
  43bdbc:	nop
  43bdc0:	b	43bd20 <ferror@plt+0x37130>
  43bdc4:	nop
  43bdc8:	bl	43b574 <ferror@plt+0x36984>
  43bdcc:	str	w0, [sp, #28]
  43bdd0:	ldr	w0, [sp, #28]
  43bdd4:	cmp	w0, #0x69
  43bdd8:	b.eq	43be08 <ferror@plt+0x37218>  // b.none
  43bddc:	ldr	w0, [sp, #28]
  43bde0:	cmp	w0, #0x73
  43bde4:	b.eq	43be08 <ferror@plt+0x37218>  // b.none
  43bde8:	ldr	w0, [sp, #28]
  43bdec:	cmp	w0, #0x6d
  43bdf0:	b.eq	43be08 <ferror@plt+0x37218>  // b.none
  43bdf4:	ldr	w0, [sp, #28]
  43bdf8:	cmp	w0, #0x78
  43bdfc:	b.eq	43be08 <ferror@plt+0x37218>  // b.none
  43be00:	ldr	w0, [sp, #28]
  43be04:	bl	43b740 <ferror@plt+0x36b50>
  43be08:	ldp	x29, x30, [sp], #32
  43be0c:	ret
  43be10:	stp	x29, x30, [sp, #-192]!
  43be14:	mov	x29, sp
  43be18:	str	x0, [sp, #24]
  43be1c:	adrp	x0, 463000 <program_name+0x1fa8>
  43be20:	add	x0, x0, #0x498
  43be24:	ldr	w0, [x0]
  43be28:	cmp	w0, #0x0
  43be2c:	b.eq	43beb0 <ferror@plt+0x372c0>  // b.none
  43be30:	adrp	x0, 463000 <program_name+0x1fa8>
  43be34:	add	x0, x0, #0x498
  43be38:	ldr	w0, [x0]
  43be3c:	sub	w1, w0, #0x1
  43be40:	adrp	x0, 463000 <program_name+0x1fa8>
  43be44:	add	x0, x0, #0x498
  43be48:	str	w1, [x0]
  43be4c:	adrp	x0, 463000 <program_name+0x1fa8>
  43be50:	add	x0, x0, #0x498
  43be54:	ldr	w1, [x0]
  43be58:	ldr	x3, [sp, #24]
  43be5c:	adrp	x0, 463000 <program_name+0x1fa8>
  43be60:	add	x2, x0, #0x448
  43be64:	sxtw	x1, w1
  43be68:	mov	x0, x1
  43be6c:	lsl	x0, x0, #2
  43be70:	add	x0, x0, x1
  43be74:	lsl	x0, x0, #3
  43be78:	add	x1, x2, x0
  43be7c:	mov	x0, x3
  43be80:	ldp	x2, x3, [x1]
  43be84:	stp	x2, x3, [x0]
  43be88:	ldp	x2, x3, [x1, #16]
  43be8c:	stp	x2, x3, [x0, #16]
  43be90:	ldr	x1, [x1, #32]
  43be94:	str	x1, [x0, #32]
  43be98:	ldr	x0, [sp, #24]
  43be9c:	ldr	w1, [x0]
  43bea0:	adrp	x0, 460000 <default_parse_debrief>
  43bea4:	add	x0, x0, #0xe08
  43bea8:	str	w1, [x0]
  43beac:	b	43cfe8 <ferror@plt+0x383f8>
  43beb0:	adrp	x0, 463000 <program_name+0x1fa8>
  43beb4:	add	x0, x0, #0x598
  43beb8:	ldr	w1, [x0]
  43bebc:	ldr	x0, [sp, #24]
  43bec0:	str	w1, [x0, #32]
  43bec4:	bl	43b574 <ferror@plt+0x36984>
  43bec8:	str	w0, [sp, #180]
  43becc:	ldr	w0, [sp, #180]
  43bed0:	cmp	w0, #0x20
  43bed4:	b.eq	43beb0 <ferror@plt+0x372c0>  // b.none
  43bed8:	ldr	w0, [sp, #180]
  43bedc:	cmp	w0, #0x20
  43bee0:	b.gt	43bf80 <ferror@plt+0x37390>
  43bee4:	ldr	w0, [sp, #180]
  43bee8:	cmp	w0, #0xc
  43beec:	b.eq	43beb0 <ferror@plt+0x372c0>  // b.none
  43bef0:	ldr	w0, [sp, #180]
  43bef4:	cmp	w0, #0xc
  43bef8:	b.gt	43bf80 <ferror@plt+0x37390>
  43befc:	ldr	w0, [sp, #180]
  43bf00:	cmp	w0, #0xa
  43bf04:	b.eq	43bf58 <ferror@plt+0x37368>  // b.none
  43bf08:	ldr	w0, [sp, #180]
  43bf0c:	cmp	w0, #0xa
  43bf10:	b.gt	43bf80 <ferror@plt+0x37390>
  43bf14:	ldr	w0, [sp, #180]
  43bf18:	cmn	w0, #0x1
  43bf1c:	b.eq	43bf30 <ferror@plt+0x37340>  // b.none
  43bf20:	ldr	w0, [sp, #180]
  43bf24:	cmp	w0, #0x9
  43bf28:	b.eq	43beb0 <ferror@plt+0x372c0>  // b.none
  43bf2c:	b	43bf80 <ferror@plt+0x37390>
  43bf30:	adrp	x0, 460000 <default_parse_debrief>
  43bf34:	add	x0, x0, #0xe08
  43bf38:	mov	w1, #0x1                   	// #1
  43bf3c:	str	w1, [x0]
  43bf40:	adrp	x0, 460000 <default_parse_debrief>
  43bf44:	add	x0, x0, #0xe08
  43bf48:	ldr	w1, [x0]
  43bf4c:	ldr	x0, [sp, #24]
  43bf50:	str	w1, [x0]
  43bf54:	b	43cfe8 <ferror@plt+0x383f8>
  43bf58:	adrp	x0, 463000 <program_name+0x1fa8>
  43bf5c:	add	x0, x0, #0x428
  43bf60:	ldr	w1, [x0]
  43bf64:	adrp	x0, 463000 <program_name+0x1fa8>
  43bf68:	add	x0, x0, #0x424
  43bf6c:	ldr	w0, [x0]
  43bf70:	cmp	w1, w0
  43bf74:	b.le	43beb0 <ferror@plt+0x372c0>
  43bf78:	bl	407950 <ferror@plt+0x2d60>
  43bf7c:	b	43beb0 <ferror@plt+0x372c0>
  43bf80:	nop
  43bf84:	ldr	x0, [sp, #24]
  43bf88:	ldr	w1, [x0, #32]
  43bf8c:	adrp	x0, 463000 <program_name+0x1fa8>
  43bf90:	add	x0, x0, #0x428
  43bf94:	str	w1, [x0]
  43bf98:	strb	wzr, [sp, #187]
  43bf9c:	strb	wzr, [sp, #186]
  43bfa0:	ldr	w0, [sp, #180]
  43bfa4:	sub	w0, w0, #0x21
  43bfa8:	cmp	w0, #0x5c
  43bfac:	b.hi	43cfc0 <ferror@plt+0x383d0>  // b.pmore
  43bfb0:	adrp	x1, 449000 <ferror@plt+0x44410>
  43bfb4:	add	x1, x1, #0xba8
  43bfb8:	ldr	w0, [x1, w0, uxtw #2]
  43bfbc:	adr	x1, 43bfc8 <ferror@plt+0x373d8>
  43bfc0:	add	x0, x1, w0, sxtw #2
  43bfc4:	br	x0
  43bfc8:	str	wzr, [sp, #188]
  43bfcc:	adrp	x0, 463000 <program_name+0x1fa8>
  43bfd0:	add	x0, x0, #0x4a8
  43bfd4:	ldr	w0, [x0]
  43bfd8:	ldr	w1, [sp, #188]
  43bfdc:	cmp	w1, w0
  43bfe0:	b.lt	43c03c <ferror@plt+0x3744c>  // b.tstop
  43bfe4:	adrp	x0, 463000 <program_name+0x1fa8>
  43bfe8:	add	x0, x0, #0x4a8
  43bfec:	ldr	w0, [x0]
  43bff0:	add	w0, w0, #0x5
  43bff4:	lsl	w1, w0, #1
  43bff8:	adrp	x0, 463000 <program_name+0x1fa8>
  43bffc:	add	x0, x0, #0x4a8
  43c000:	str	w1, [x0]
  43c004:	adrp	x0, 463000 <program_name+0x1fa8>
  43c008:	add	x0, x0, #0x4b0
  43c00c:	ldr	x2, [x0]
  43c010:	adrp	x0, 463000 <program_name+0x1fa8>
  43c014:	add	x0, x0, #0x4a8
  43c018:	ldr	w0, [x0]
  43c01c:	sxtw	x0, w0
  43c020:	mov	x1, x0
  43c024:	mov	x0, x2
  43c028:	bl	404560 <xrealloc@plt>
  43c02c:	mov	x1, x0
  43c030:	adrp	x0, 463000 <program_name+0x1fa8>
  43c034:	add	x0, x0, #0x4b0
  43c038:	str	x1, [x0]
  43c03c:	adrp	x0, 463000 <program_name+0x1fa8>
  43c040:	add	x0, x0, #0x4b0
  43c044:	ldr	x1, [x0]
  43c048:	ldr	w0, [sp, #188]
  43c04c:	add	w2, w0, #0x1
  43c050:	str	w2, [sp, #188]
  43c054:	sxtw	x0, w0
  43c058:	add	x0, x1, x0
  43c05c:	ldr	w1, [sp, #180]
  43c060:	and	w1, w1, #0xff
  43c064:	strb	w1, [x0]
  43c068:	bl	43b574 <ferror@plt+0x36984>
  43c06c:	str	w0, [sp, #180]
  43c070:	ldr	w0, [sp, #180]
  43c074:	cmp	w0, #0x39
  43c078:	b.gt	43c0c0 <ferror@plt+0x374d0>
  43c07c:	ldr	w0, [sp, #180]
  43c080:	cmp	w0, #0x30
  43c084:	b.ge	43bfcc <ferror@plt+0x373dc>  // b.tcont
  43c088:	b	43c0d8 <ferror@plt+0x374e8>
  43c08c:	ldr	w0, [sp, #180]
  43c090:	sub	w0, w0, #0x41
  43c094:	mov	x1, #0x1                   	// #1
  43c098:	lsl	x1, x1, x0
  43c09c:	mov	x0, #0xffffffff43ffffff    	// #-3154116609
  43c0a0:	movk	x0, #0x3ff, lsl #48
  43c0a4:	and	x0, x1, x0
  43c0a8:	cmp	x0, #0x0
  43c0ac:	cset	w0, ne  // ne = any
  43c0b0:	and	w0, w0, #0xff
  43c0b4:	cmp	w0, #0x0
  43c0b8:	b.ne	43bfcc <ferror@plt+0x373dc>  // b.any
  43c0bc:	b	43c0d8 <ferror@plt+0x374e8>
  43c0c0:	ldr	w0, [sp, #180]
  43c0c4:	cmp	w0, #0x7a
  43c0c8:	b.gt	43c0d8 <ferror@plt+0x374e8>
  43c0cc:	ldr	w0, [sp, #180]
  43c0d0:	cmp	w0, #0x41
  43c0d4:	b.ge	43c08c <ferror@plt+0x3749c>  // b.tcont
  43c0d8:	ldr	w0, [sp, #180]
  43c0dc:	bl	43b740 <ferror@plt+0x36b50>
  43c0e0:	nop
  43c0e4:	nop
  43c0e8:	adrp	x0, 463000 <program_name+0x1fa8>
  43c0ec:	add	x0, x0, #0x4a8
  43c0f0:	ldr	w0, [x0]
  43c0f4:	ldr	w1, [sp, #188]
  43c0f8:	cmp	w1, w0
  43c0fc:	b.lt	43c158 <ferror@plt+0x37568>  // b.tstop
  43c100:	adrp	x0, 463000 <program_name+0x1fa8>
  43c104:	add	x0, x0, #0x4a8
  43c108:	ldr	w0, [x0]
  43c10c:	add	w0, w0, #0x5
  43c110:	lsl	w1, w0, #1
  43c114:	adrp	x0, 463000 <program_name+0x1fa8>
  43c118:	add	x0, x0, #0x4a8
  43c11c:	str	w1, [x0]
  43c120:	adrp	x0, 463000 <program_name+0x1fa8>
  43c124:	add	x0, x0, #0x4b0
  43c128:	ldr	x2, [x0]
  43c12c:	adrp	x0, 463000 <program_name+0x1fa8>
  43c130:	add	x0, x0, #0x4a8
  43c134:	ldr	w0, [x0]
  43c138:	sxtw	x0, w0
  43c13c:	mov	x1, x0
  43c140:	mov	x0, x2
  43c144:	bl	404560 <xrealloc@plt>
  43c148:	mov	x1, x0
  43c14c:	adrp	x0, 463000 <program_name+0x1fa8>
  43c150:	add	x0, x0, #0x4b0
  43c154:	str	x1, [x0]
  43c158:	adrp	x0, 463000 <program_name+0x1fa8>
  43c15c:	add	x0, x0, #0x4b0
  43c160:	ldr	x1, [x0]
  43c164:	ldr	w0, [sp, #188]
  43c168:	add	w2, w0, #0x1
  43c16c:	str	w2, [sp, #188]
  43c170:	sxtw	x0, w0
  43c174:	add	x0, x1, x0
  43c178:	strb	wzr, [x0]
  43c17c:	adrp	x0, 463000 <program_name+0x1fa8>
  43c180:	add	x0, x0, #0x4b0
  43c184:	ldr	x2, [x0]
  43c188:	adrp	x0, 449000 <ferror@plt+0x44410>
  43c18c:	add	x1, x0, #0xaf0
  43c190:	mov	x0, x2
  43c194:	bl	404840 <strcmp@plt>
  43c198:	cmp	w0, #0x0
  43c19c:	b.ne	43c1c8 <ferror@plt+0x375d8>  // b.any
  43c1a0:	adrp	x0, 460000 <default_parse_debrief>
  43c1a4:	add	x0, x0, #0xe08
  43c1a8:	mov	w1, #0x7                   	// #7
  43c1ac:	str	w1, [x0]
  43c1b0:	adrp	x0, 460000 <default_parse_debrief>
  43c1b4:	add	x0, x0, #0xe08
  43c1b8:	ldr	w1, [x0]
  43c1bc:	ldr	x0, [sp, #24]
  43c1c0:	str	w1, [x0]
  43c1c4:	b	43cfe8 <ferror@plt+0x383f8>
  43c1c8:	adrp	x0, 463000 <program_name+0x1fa8>
  43c1cc:	add	x0, x0, #0x4b0
  43c1d0:	ldr	x0, [x0]
  43c1d4:	bl	404630 <xstrdup@plt>
  43c1d8:	mov	x1, x0
  43c1dc:	ldr	x0, [sp, #24]
  43c1e0:	str	x1, [x0, #8]
  43c1e4:	adrp	x0, 460000 <default_parse_debrief>
  43c1e8:	add	x0, x0, #0xe08
  43c1ec:	mov	w1, #0x13                  	// #19
  43c1f0:	str	w1, [x0]
  43c1f4:	adrp	x0, 460000 <default_parse_debrief>
  43c1f8:	add	x0, x0, #0xe08
  43c1fc:	ldr	w1, [x0]
  43c200:	ldr	x0, [sp, #24]
  43c204:	str	w1, [x0]
  43c208:	b	43cfe8 <ferror@plt+0x383f8>
  43c20c:	bl	43b574 <ferror@plt+0x36984>
  43c210:	str	w0, [sp, #180]
  43c214:	ldr	w0, [sp, #180]
  43c218:	bl	43b740 <ferror@plt+0x36b50>
  43c21c:	ldr	w0, [sp, #180]
  43c220:	sub	w0, w0, #0x30
  43c224:	cmp	w0, #0x9
  43c228:	b.ls	43c26c <ferror@plt+0x3767c>  // b.plast
  43c22c:	adrp	x0, 449000 <ferror@plt+0x44410>
  43c230:	add	x0, x0, #0xaf8
  43c234:	bl	404630 <xstrdup@plt>
  43c238:	mov	x1, x0
  43c23c:	ldr	x0, [sp, #24]
  43c240:	str	x1, [x0, #8]
  43c244:	adrp	x0, 460000 <default_parse_debrief>
  43c248:	add	x0, x0, #0xe08
  43c24c:	mov	w1, #0x13                  	// #19
  43c250:	str	w1, [x0]
  43c254:	adrp	x0, 460000 <default_parse_debrief>
  43c258:	add	x0, x0, #0xe08
  43c25c:	ldr	w1, [x0]
  43c260:	ldr	x0, [sp, #24]
  43c264:	str	w1, [x0]
  43c268:	b	43cfe8 <ferror@plt+0x383f8>
  43c26c:	mov	w0, #0x2e                  	// #46
  43c270:	str	w0, [sp, #180]
  43c274:	nop
  43c278:	str	wzr, [sp, #188]
  43c27c:	adrp	x0, 463000 <program_name+0x1fa8>
  43c280:	add	x0, x0, #0x4a8
  43c284:	ldr	w0, [x0]
  43c288:	ldr	w1, [sp, #188]
  43c28c:	cmp	w1, w0
  43c290:	b.lt	43c2ec <ferror@plt+0x376fc>  // b.tstop
  43c294:	adrp	x0, 463000 <program_name+0x1fa8>
  43c298:	add	x0, x0, #0x4a8
  43c29c:	ldr	w0, [x0]
  43c2a0:	add	w0, w0, #0x5
  43c2a4:	lsl	w1, w0, #1
  43c2a8:	adrp	x0, 463000 <program_name+0x1fa8>
  43c2ac:	add	x0, x0, #0x4a8
  43c2b0:	str	w1, [x0]
  43c2b4:	adrp	x0, 463000 <program_name+0x1fa8>
  43c2b8:	add	x0, x0, #0x4b0
  43c2bc:	ldr	x2, [x0]
  43c2c0:	adrp	x0, 463000 <program_name+0x1fa8>
  43c2c4:	add	x0, x0, #0x4a8
  43c2c8:	ldr	w0, [x0]
  43c2cc:	sxtw	x0, w0
  43c2d0:	mov	x1, x0
  43c2d4:	mov	x0, x2
  43c2d8:	bl	404560 <xrealloc@plt>
  43c2dc:	mov	x1, x0
  43c2e0:	adrp	x0, 463000 <program_name+0x1fa8>
  43c2e4:	add	x0, x0, #0x4b0
  43c2e8:	str	x1, [x0]
  43c2ec:	adrp	x0, 463000 <program_name+0x1fa8>
  43c2f0:	add	x0, x0, #0x4b0
  43c2f4:	ldr	x1, [x0]
  43c2f8:	ldr	w0, [sp, #188]
  43c2fc:	add	w2, w0, #0x1
  43c300:	str	w2, [sp, #188]
  43c304:	sxtw	x0, w0
  43c308:	add	x0, x1, x0
  43c30c:	ldr	w1, [sp, #180]
  43c310:	and	w1, w1, #0xff
  43c314:	strb	w1, [x0]
  43c318:	bl	43b574 <ferror@plt+0x36984>
  43c31c:	str	w0, [sp, #180]
  43c320:	ldr	w0, [sp, #180]
  43c324:	cmp	w0, #0x7a
  43c328:	b.gt	43c47c <ferror@plt+0x3788c>
  43c32c:	ldr	w0, [sp, #180]
  43c330:	cmp	w0, #0x41
  43c334:	b.ge	43c364 <ferror@plt+0x37774>  // b.tcont
  43c338:	ldr	w0, [sp, #180]
  43c33c:	cmp	w0, #0x2e
  43c340:	b.eq	43c4a8 <ferror@plt+0x378b8>  // b.none
  43c344:	ldr	w0, [sp, #180]
  43c348:	cmp	w0, #0x2e
  43c34c:	b.lt	43c47c <ferror@plt+0x3788c>  // b.tstop
  43c350:	ldr	w0, [sp, #180]
  43c354:	sub	w0, w0, #0x30
  43c358:	cmp	w0, #0x9
  43c35c:	b.hi	43c47c <ferror@plt+0x3788c>  // b.pmore
  43c360:	b	43c4a8 <ferror@plt+0x378b8>
  43c364:	ldr	w0, [sp, #180]
  43c368:	sub	w0, w0, #0x41
  43c36c:	mov	x1, #0x1                   	// #1
  43c370:	lsl	x0, x1, x0
  43c374:	mov	x1, #0xffef                	// #65519
  43c378:	movk	x1, #0x3ff, lsl #16
  43c37c:	movk	x1, #0xffef, lsl #32
  43c380:	movk	x1, #0x3ff, lsl #48
  43c384:	and	x1, x0, x1
  43c388:	cmp	x1, #0x0
  43c38c:	cset	w1, ne  // ne = any
  43c390:	and	w1, w1, #0xff
  43c394:	cmp	w1, #0x0
  43c398:	b.ne	43c4a8 <ferror@plt+0x378b8>  // b.any
  43c39c:	and	x0, x0, #0x1000000010
  43c3a0:	cmp	x0, #0x0
  43c3a4:	cset	w0, ne  // ne = any
  43c3a8:	and	w0, w0, #0xff
  43c3ac:	cmp	w0, #0x0
  43c3b0:	b.eq	43c47c <ferror@plt+0x3788c>  // b.none
  43c3b4:	adrp	x0, 463000 <program_name+0x1fa8>
  43c3b8:	add	x0, x0, #0x4a8
  43c3bc:	ldr	w0, [x0]
  43c3c0:	ldr	w1, [sp, #188]
  43c3c4:	cmp	w1, w0
  43c3c8:	b.lt	43c424 <ferror@plt+0x37834>  // b.tstop
  43c3cc:	adrp	x0, 463000 <program_name+0x1fa8>
  43c3d0:	add	x0, x0, #0x4a8
  43c3d4:	ldr	w0, [x0]
  43c3d8:	add	w0, w0, #0x5
  43c3dc:	lsl	w1, w0, #1
  43c3e0:	adrp	x0, 463000 <program_name+0x1fa8>
  43c3e4:	add	x0, x0, #0x4a8
  43c3e8:	str	w1, [x0]
  43c3ec:	adrp	x0, 463000 <program_name+0x1fa8>
  43c3f0:	add	x0, x0, #0x4b0
  43c3f4:	ldr	x2, [x0]
  43c3f8:	adrp	x0, 463000 <program_name+0x1fa8>
  43c3fc:	add	x0, x0, #0x4a8
  43c400:	ldr	w0, [x0]
  43c404:	sxtw	x0, w0
  43c408:	mov	x1, x0
  43c40c:	mov	x0, x2
  43c410:	bl	404560 <xrealloc@plt>
  43c414:	mov	x1, x0
  43c418:	adrp	x0, 463000 <program_name+0x1fa8>
  43c41c:	add	x0, x0, #0x4b0
  43c420:	str	x1, [x0]
  43c424:	adrp	x0, 463000 <program_name+0x1fa8>
  43c428:	add	x0, x0, #0x4b0
  43c42c:	ldr	x1, [x0]
  43c430:	ldr	w0, [sp, #188]
  43c434:	add	w2, w0, #0x1
  43c438:	str	w2, [sp, #188]
  43c43c:	sxtw	x0, w0
  43c440:	add	x0, x1, x0
  43c444:	ldr	w1, [sp, #180]
  43c448:	and	w1, w1, #0xff
  43c44c:	strb	w1, [x0]
  43c450:	bl	43b574 <ferror@plt+0x36984>
  43c454:	str	w0, [sp, #180]
  43c458:	ldr	w0, [sp, #180]
  43c45c:	cmp	w0, #0x2b
  43c460:	b.eq	43c4b0 <ferror@plt+0x378c0>  // b.none
  43c464:	ldr	w0, [sp, #180]
  43c468:	cmp	w0, #0x2d
  43c46c:	b.eq	43c4b0 <ferror@plt+0x378c0>  // b.none
  43c470:	ldr	w0, [sp, #180]
  43c474:	bl	43b740 <ferror@plt+0x36b50>
  43c478:	b	43c488 <ferror@plt+0x37898>
  43c47c:	ldr	w0, [sp, #180]
  43c480:	bl	43b740 <ferror@plt+0x36b50>
  43c484:	nop
  43c488:	nop
  43c48c:	adrp	x0, 463000 <program_name+0x1fa8>
  43c490:	add	x0, x0, #0x4a8
  43c494:	ldr	w0, [x0]
  43c498:	ldr	w1, [sp, #188]
  43c49c:	cmp	w1, w0
  43c4a0:	b.lt	43c510 <ferror@plt+0x37920>  // b.tstop
  43c4a4:	b	43c4b8 <ferror@plt+0x378c8>
  43c4a8:	nop
  43c4ac:	b	43c27c <ferror@plt+0x3768c>
  43c4b0:	nop
  43c4b4:	b	43c27c <ferror@plt+0x3768c>
  43c4b8:	adrp	x0, 463000 <program_name+0x1fa8>
  43c4bc:	add	x0, x0, #0x4a8
  43c4c0:	ldr	w0, [x0]
  43c4c4:	add	w0, w0, #0x5
  43c4c8:	lsl	w1, w0, #1
  43c4cc:	adrp	x0, 463000 <program_name+0x1fa8>
  43c4d0:	add	x0, x0, #0x4a8
  43c4d4:	str	w1, [x0]
  43c4d8:	adrp	x0, 463000 <program_name+0x1fa8>
  43c4dc:	add	x0, x0, #0x4b0
  43c4e0:	ldr	x2, [x0]
  43c4e4:	adrp	x0, 463000 <program_name+0x1fa8>
  43c4e8:	add	x0, x0, #0x4a8
  43c4ec:	ldr	w0, [x0]
  43c4f0:	sxtw	x0, w0
  43c4f4:	mov	x1, x0
  43c4f8:	mov	x0, x2
  43c4fc:	bl	404560 <xrealloc@plt>
  43c500:	mov	x1, x0
  43c504:	adrp	x0, 463000 <program_name+0x1fa8>
  43c508:	add	x0, x0, #0x4b0
  43c50c:	str	x1, [x0]
  43c510:	adrp	x0, 463000 <program_name+0x1fa8>
  43c514:	add	x0, x0, #0x4b0
  43c518:	ldr	x1, [x0]
  43c51c:	ldr	w0, [sp, #188]
  43c520:	add	w2, w0, #0x1
  43c524:	str	w2, [sp, #188]
  43c528:	sxtw	x0, w0
  43c52c:	add	x0, x1, x0
  43c530:	strb	wzr, [x0]
  43c534:	adrp	x0, 460000 <default_parse_debrief>
  43c538:	add	x0, x0, #0xe08
  43c53c:	mov	w1, #0xf                   	// #15
  43c540:	str	w1, [x0]
  43c544:	adrp	x0, 460000 <default_parse_debrief>
  43c548:	add	x0, x0, #0xe08
  43c54c:	ldr	w1, [x0]
  43c550:	ldr	x0, [sp, #24]
  43c554:	str	w1, [x0]
  43c558:	b	43cfe8 <ferror@plt+0x383f8>
  43c55c:	bl	43b7bc <ferror@plt+0x36bcc>
  43c560:	str	w0, [sp, #180]
  43c564:	ldr	w0, [sp, #180]
  43c568:	cmn	w0, #0x5
  43c56c:	b.ne	43c5d8 <ferror@plt+0x379e8>  // b.any
  43c570:	adrp	x0, 460000 <default_parse_debrief>
  43c574:	add	x0, x0, #0xfc8
  43c578:	strb	wzr, [x0]
  43c57c:	adrp	x0, 449000 <ferror@plt+0x44410>
  43c580:	add	x0, x0, #0xb00
  43c584:	bl	404b80 <gettext@plt>
  43c588:	mov	x2, x0
  43c58c:	adrp	x0, 463000 <program_name+0x1fa8>
  43c590:	add	x0, x0, #0x588
  43c594:	ldr	x1, [x0]
  43c598:	adrp	x0, 463000 <program_name+0x1fa8>
  43c59c:	add	x0, x0, #0x598
  43c5a0:	ldr	w0, [x0]
  43c5a4:	sub	w0, w0, #0x1
  43c5a8:	mov	w4, w0
  43c5ac:	mov	x3, x1
  43c5b0:	mov	w1, #0x0                   	// #0
  43c5b4:	mov	w0, #0x0                   	// #0
  43c5b8:	bl	4042f0 <error@plt>
  43c5bc:	adrp	x0, 460000 <default_parse_debrief>
  43c5c0:	add	x0, x0, #0xfc8
  43c5c4:	mov	w1, #0x1                   	// #1
  43c5c8:	strb	w1, [x0]
  43c5cc:	mov	w0, #0xa                   	// #10
  43c5d0:	bl	43bcf8 <ferror@plt+0x37108>
  43c5d4:	b	43c5f4 <ferror@plt+0x37a04>
  43c5d8:	ldr	w0, [sp, #180]
  43c5dc:	cmn	w0, #0x1
  43c5e0:	b.eq	43c5f4 <ferror@plt+0x37a04>  // b.none
  43c5e4:	ldr	w0, [sp, #180]
  43c5e8:	cmn	w0, #0x4
  43c5ec:	b.eq	43c5f4 <ferror@plt+0x37a04>  // b.none
  43c5f0:	b	43c55c <ferror@plt+0x3796c>
  43c5f4:	adrp	x0, 460000 <default_parse_debrief>
  43c5f8:	add	x0, x0, #0xe08
  43c5fc:	str	wzr, [x0]
  43c600:	adrp	x0, 460000 <default_parse_debrief>
  43c604:	add	x0, x0, #0xe08
  43c608:	ldr	w1, [x0]
  43c60c:	ldr	x0, [sp, #24]
  43c610:	str	w1, [x0]
  43c614:	b	43cfe8 <ferror@plt+0x383f8>
  43c618:	bl	43b574 <ferror@plt+0x36984>
  43c61c:	str	w0, [sp, #180]
  43c620:	ldr	w0, [sp, #180]
  43c624:	cmp	w0, #0x22
  43c628:	b.eq	43c65c <ferror@plt+0x37a6c>  // b.none
  43c62c:	ldr	w0, [sp, #180]
  43c630:	bl	43b740 <ferror@plt+0x36b50>
  43c634:	adrp	x0, 460000 <default_parse_debrief>
  43c638:	add	x0, x0, #0xe08
  43c63c:	mov	w1, #0x14                  	// #20
  43c640:	str	w1, [x0]
  43c644:	adrp	x0, 460000 <default_parse_debrief>
  43c648:	add	x0, x0, #0xe08
  43c64c:	ldr	w1, [x0]
  43c650:	ldr	x0, [sp, #24]
  43c654:	str	w1, [x0]
  43c658:	b	43cfe8 <ferror@plt+0x383f8>
  43c65c:	mov	w0, #0x1                   	// #1
  43c660:	strb	w0, [sp, #187]
  43c664:	bl	43b180 <ferror@plt+0x36590>
  43c668:	str	w0, [sp, #140]
  43c66c:	ldr	w0, [sp, #140]
  43c670:	cmp	w0, #0x22
  43c674:	b.ne	43c6ac <ferror@plt+0x37abc>  // b.any
  43c678:	bl	43b180 <ferror@plt+0x36590>
  43c67c:	str	w0, [sp, #136]
  43c680:	ldr	w0, [sp, #136]
  43c684:	cmp	w0, #0x22
  43c688:	b.ne	43c698 <ferror@plt+0x37aa8>  // b.any
  43c68c:	mov	w0, #0x1                   	// #1
  43c690:	strb	w0, [sp, #186]
  43c694:	b	43c6b4 <ferror@plt+0x37ac4>
  43c698:	ldr	w0, [sp, #136]
  43c69c:	bl	43b290 <ferror@plt+0x366a0>
  43c6a0:	ldr	w0, [sp, #140]
  43c6a4:	bl	43b290 <ferror@plt+0x366a0>
  43c6a8:	b	43c6b4 <ferror@plt+0x37ac4>
  43c6ac:	ldr	w0, [sp, #140]
  43c6b0:	bl	43b740 <ferror@plt+0x36b50>
  43c6b4:	adrp	x0, 463000 <program_name+0x1fa8>
  43c6b8:	add	x0, x0, #0x588
  43c6bc:	ldr	x1, [x0]
  43c6c0:	adrp	x0, 463000 <program_name+0x1fa8>
  43c6c4:	add	x0, x0, #0x598
  43c6c8:	ldr	w2, [x0]
  43c6cc:	add	x0, sp, #0x28
  43c6d0:	mov	w3, w2
  43c6d4:	mov	x2, x1
  43c6d8:	mov	w1, #0x2                   	// #2
  43c6dc:	bl	40999c <ferror@plt+0x4dac>
  43c6e0:	ldrb	w0, [sp, #186]
  43c6e4:	cmp	w0, #0x0
  43c6e8:	b.eq	43c764 <ferror@plt+0x37b74>  // b.none
  43c6ec:	bl	43b180 <ferror@plt+0x36590>
  43c6f0:	str	w0, [sp, #180]
  43c6f4:	adrp	x0, 463000 <program_name+0x1fa8>
  43c6f8:	add	x0, x0, #0x598
  43c6fc:	ldr	w0, [x0]
  43c700:	str	w0, [sp, #112]
  43c704:	ldr	w0, [sp, #180]
  43c708:	cmp	w0, #0x22
  43c70c:	b.ne	43c748 <ferror@plt+0x37b58>  // b.any
  43c710:	bl	43b180 <ferror@plt+0x36590>
  43c714:	str	w0, [sp, #132]
  43c718:	ldr	w0, [sp, #132]
  43c71c:	cmp	w0, #0x22
  43c720:	b.ne	43c740 <ferror@plt+0x37b50>  // b.any
  43c724:	bl	43b180 <ferror@plt+0x36590>
  43c728:	str	w0, [sp, #128]
  43c72c:	ldr	w0, [sp, #128]
  43c730:	cmp	w0, #0x22
  43c734:	b.eq	43c88c <ferror@plt+0x37c9c>  // b.none
  43c738:	ldr	w0, [sp, #128]
  43c73c:	bl	43b290 <ferror@plt+0x366a0>
  43c740:	ldr	w0, [sp, #132]
  43c744:	bl	43b290 <ferror@plt+0x366a0>
  43c748:	ldr	w0, [sp, #180]
  43c74c:	cmn	w0, #0x1
  43c750:	b.eq	43c894 <ferror@plt+0x37ca4>  // b.none
  43c754:	add	x0, sp, #0x28
  43c758:	ldr	w1, [sp, #180]
  43c75c:	bl	409e38 <ferror@plt+0x5248>
  43c760:	b	43c6ec <ferror@plt+0x37afc>
  43c764:	bl	43b7bc <ferror@plt+0x36bcc>
  43c768:	str	w0, [sp, #180]
  43c76c:	adrp	x0, 463000 <program_name+0x1fa8>
  43c770:	add	x0, x0, #0x598
  43c774:	ldr	w0, [x0]
  43c778:	str	w0, [sp, #112]
  43c77c:	ldr	w0, [sp, #180]
  43c780:	cmn	w0, #0x5
  43c784:	b.ne	43c7f0 <ferror@plt+0x37c00>  // b.any
  43c788:	adrp	x0, 460000 <default_parse_debrief>
  43c78c:	add	x0, x0, #0xfc8
  43c790:	strb	wzr, [x0]
  43c794:	adrp	x0, 449000 <ferror@plt+0x44410>
  43c798:	add	x0, x0, #0xb30
  43c79c:	bl	404b80 <gettext@plt>
  43c7a0:	mov	x2, x0
  43c7a4:	adrp	x0, 463000 <program_name+0x1fa8>
  43c7a8:	add	x0, x0, #0x588
  43c7ac:	ldr	x1, [x0]
  43c7b0:	adrp	x0, 463000 <program_name+0x1fa8>
  43c7b4:	add	x0, x0, #0x598
  43c7b8:	ldr	w0, [x0]
  43c7bc:	sub	w0, w0, #0x1
  43c7c0:	mov	w4, w0
  43c7c4:	mov	x3, x1
  43c7c8:	mov	w1, #0x0                   	// #0
  43c7cc:	mov	w0, #0x0                   	// #0
  43c7d0:	bl	4042f0 <error@plt>
  43c7d4:	adrp	x0, 460000 <default_parse_debrief>
  43c7d8:	add	x0, x0, #0xfc8
  43c7dc:	mov	w1, #0x1                   	// #1
  43c7e0:	strb	w1, [x0]
  43c7e4:	mov	w0, #0xa                   	// #10
  43c7e8:	bl	43bcf8 <ferror@plt+0x37108>
  43c7ec:	b	43c8a8 <ferror@plt+0x37cb8>
  43c7f0:	ldr	w0, [sp, #180]
  43c7f4:	cmn	w0, #0x3
  43c7f8:	b.eq	43c89c <ferror@plt+0x37cac>  // b.none
  43c7fc:	ldr	w0, [sp, #180]
  43c800:	cmn	w0, #0x1
  43c804:	b.eq	43c8a4 <ferror@plt+0x37cb4>  // b.none
  43c808:	ldr	w0, [sp, #180]
  43c80c:	cmn	w0, #0x4
  43c810:	b.ne	43c81c <ferror@plt+0x37c2c>  // b.any
  43c814:	mov	w0, #0x27                  	// #39
  43c818:	str	w0, [sp, #180]
  43c81c:	ldr	w0, [sp, #180]
  43c820:	cmp	w0, #0xff
  43c824:	b.le	43c87c <ferror@plt+0x37c8c>
  43c828:	ldr	w0, [sp, #180]
  43c82c:	cmp	w0, #0xff
  43c830:	b.le	43c848 <ferror@plt+0x37c58>
  43c834:	ldr	w1, [sp, #180]
  43c838:	mov	w0, #0xff                  	// #255
  43c83c:	movk	w0, #0x11, lsl #16
  43c840:	cmp	w1, w0
  43c844:	b.le	43c868 <ferror@plt+0x37c78>
  43c848:	adrp	x0, 449000 <ferror@plt+0x44410>
  43c84c:	add	x3, x0, #0xd20
  43c850:	mov	w2, #0x399                 	// #921
  43c854:	adrp	x0, 449000 <ferror@plt+0x44410>
  43c858:	add	x1, x0, #0xb60
  43c85c:	adrp	x0, 449000 <ferror@plt+0x44410>
  43c860:	add	x0, x0, #0xb70
  43c864:	bl	404b00 <__assert_fail@plt>
  43c868:	ldr	w0, [sp, #180]
  43c86c:	sub	w1, w0, #0x100
  43c870:	add	x0, sp, #0x28
  43c874:	bl	409e88 <ferror@plt+0x5298>
  43c878:	b	43c764 <ferror@plt+0x37b74>
  43c87c:	add	x0, sp, #0x28
  43c880:	ldr	w1, [sp, #180]
  43c884:	bl	409e38 <ferror@plt+0x5248>
  43c888:	b	43c764 <ferror@plt+0x37b74>
  43c88c:	nop
  43c890:	b	43c8a8 <ferror@plt+0x37cb8>
  43c894:	nop
  43c898:	b	43c8a8 <ferror@plt+0x37cb8>
  43c89c:	nop
  43c8a0:	b	43c8a8 <ferror@plt+0x37cb8>
  43c8a4:	nop
  43c8a8:	ldrb	w0, [sp, #187]
  43c8ac:	cmp	w0, #0x0
  43c8b0:	b.eq	43c8cc <ferror@plt+0x37cdc>  // b.none
  43c8b4:	ldr	x0, [sp, #24]
  43c8b8:	mov	w1, #0x11                  	// #17
  43c8bc:	str	w1, [x0]
  43c8c0:	add	x0, sp, #0x28
  43c8c4:	bl	409ffc <ferror@plt+0x540c>
  43c8c8:	b	43c908 <ferror@plt+0x37d18>
  43c8cc:	ldr	x0, [sp, #24]
  43c8d0:	mov	w1, #0x10                  	// #16
  43c8d4:	str	w1, [x0]
  43c8d8:	add	x0, sp, #0x28
  43c8dc:	bl	40a088 <ferror@plt+0x5498>
  43c8e0:	mov	x1, x0
  43c8e4:	ldr	x0, [sp, #24]
  43c8e8:	str	x1, [x0, #16]
  43c8ec:	adrp	x0, 463000 <program_name+0x1fa8>
  43c8f0:	add	x0, x0, #0x558
  43c8f4:	ldr	x0, [x0]
  43c8f8:	bl	43ae84 <ferror@plt+0x36294>
  43c8fc:	mov	x1, x0
  43c900:	ldr	x0, [sp, #24]
  43c904:	str	x1, [x0, #24]
  43c908:	ldr	x0, [sp, #24]
  43c90c:	ldr	w1, [x0]
  43c910:	adrp	x0, 460000 <default_parse_debrief>
  43c914:	add	x0, x0, #0xe08
  43c918:	str	w1, [x0]
  43c91c:	b	43cfe8 <ferror@plt+0x383f8>
  43c920:	adrp	x0, 460000 <default_parse_debrief>
  43c924:	add	x0, x0, #0xe08
  43c928:	ldr	w0, [x0]
  43c92c:	cmp	w0, #0xe
  43c930:	cset	w1, hi  // hi = pmore
  43c934:	and	w1, w1, #0xff
  43c938:	cmp	w1, #0x0
  43c93c:	b.ne	43c990 <ferror@plt+0x37da0>  // b.any
  43c940:	mov	x1, #0x1                   	// #1
  43c944:	lsl	x1, x1, x0
  43c948:	mov	x0, #0x7fd4                	// #32724
  43c94c:	and	x0, x1, x0
  43c950:	cmp	x0, #0x0
  43c954:	cset	w0, ne  // ne = any
  43c958:	and	w0, w0, #0xff
  43c95c:	cmp	w0, #0x0
  43c960:	b.eq	43c990 <ferror@plt+0x37da0>  // b.none
  43c964:	bl	43bd18 <ferror@plt+0x37128>
  43c968:	adrp	x0, 460000 <default_parse_debrief>
  43c96c:	add	x0, x0, #0xe08
  43c970:	mov	w1, #0x12                  	// #18
  43c974:	str	w1, [x0]
  43c978:	adrp	x0, 460000 <default_parse_debrief>
  43c97c:	add	x0, x0, #0xe08
  43c980:	ldr	w1, [x0]
  43c984:	ldr	x0, [sp, #24]
  43c988:	str	w1, [x0]
  43c98c:	b	43c9fc <ferror@plt+0x37e0c>
  43c990:	bl	43b574 <ferror@plt+0x36984>
  43c994:	str	w0, [sp, #160]
  43c998:	ldr	w0, [sp, #160]
  43c99c:	cmp	w0, #0x3d
  43c9a0:	b.ne	43c9cc <ferror@plt+0x37ddc>  // b.any
  43c9a4:	adrp	x0, 460000 <default_parse_debrief>
  43c9a8:	add	x0, x0, #0xe08
  43c9ac:	mov	w1, #0x6                   	// #6
  43c9b0:	str	w1, [x0]
  43c9b4:	adrp	x0, 460000 <default_parse_debrief>
  43c9b8:	add	x0, x0, #0xe08
  43c9bc:	ldr	w1, [x0]
  43c9c0:	ldr	x0, [sp, #24]
  43c9c4:	str	w1, [x0]
  43c9c8:	b	43c9f8 <ferror@plt+0x37e08>
  43c9cc:	ldr	w0, [sp, #160]
  43c9d0:	bl	43b740 <ferror@plt+0x36b50>
  43c9d4:	adrp	x0, 460000 <default_parse_debrief>
  43c9d8:	add	x0, x0, #0xe08
  43c9dc:	mov	w1, #0x9                   	// #9
  43c9e0:	str	w1, [x0]
  43c9e4:	adrp	x0, 460000 <default_parse_debrief>
  43c9e8:	add	x0, x0, #0xe08
  43c9ec:	ldr	w1, [x0]
  43c9f0:	ldr	x0, [sp, #24]
  43c9f4:	str	w1, [x0]
  43c9f8:	nop
  43c9fc:	b	43cfe8 <ferror@plt+0x383f8>
  43ca00:	adrp	x0, 460000 <default_parse_debrief>
  43ca04:	add	x0, x0, #0xe08
  43ca08:	mov	w1, #0x2                   	// #2
  43ca0c:	str	w1, [x0]
  43ca10:	adrp	x0, 460000 <default_parse_debrief>
  43ca14:	add	x0, x0, #0xe08
  43ca18:	ldr	w1, [x0]
  43ca1c:	ldr	x0, [sp, #24]
  43ca20:	str	w1, [x0]
  43ca24:	b	43cfe8 <ferror@plt+0x383f8>
  43ca28:	adrp	x0, 460000 <default_parse_debrief>
  43ca2c:	add	x0, x0, #0xe08
  43ca30:	mov	w1, #0x3                   	// #3
  43ca34:	str	w1, [x0]
  43ca38:	adrp	x0, 460000 <default_parse_debrief>
  43ca3c:	add	x0, x0, #0xe08
  43ca40:	ldr	w1, [x0]
  43ca44:	ldr	x0, [sp, #24]
  43ca48:	str	w1, [x0]
  43ca4c:	b	43cfe8 <ferror@plt+0x383f8>
  43ca50:	adrp	x0, 460000 <default_parse_debrief>
  43ca54:	add	x0, x0, #0xe08
  43ca58:	mov	w1, #0x4                   	// #4
  43ca5c:	str	w1, [x0]
  43ca60:	adrp	x0, 460000 <default_parse_debrief>
  43ca64:	add	x0, x0, #0xe08
  43ca68:	ldr	w1, [x0]
  43ca6c:	ldr	x0, [sp, #24]
  43ca70:	str	w1, [x0]
  43ca74:	b	43cfe8 <ferror@plt+0x383f8>
  43ca78:	adrp	x0, 460000 <default_parse_debrief>
  43ca7c:	add	x0, x0, #0xe08
  43ca80:	mov	w1, #0x5                   	// #5
  43ca84:	str	w1, [x0]
  43ca88:	adrp	x0, 460000 <default_parse_debrief>
  43ca8c:	add	x0, x0, #0xe08
  43ca90:	ldr	w1, [x0]
  43ca94:	ldr	x0, [sp, #24]
  43ca98:	str	w1, [x0]
  43ca9c:	b	43cfe8 <ferror@plt+0x383f8>
  43caa0:	bl	43b574 <ferror@plt+0x36984>
  43caa4:	str	w0, [sp, #152]
  43caa8:	ldr	w0, [sp, #152]
  43caac:	cmp	w0, #0x2b
  43cab0:	b.eq	43cac4 <ferror@plt+0x37ed4>  // b.none
  43cab4:	ldr	w0, [sp, #152]
  43cab8:	cmp	w0, #0x3d
  43cabc:	b.eq	43caec <ferror@plt+0x37efc>  // b.none
  43cac0:	b	43cb14 <ferror@plt+0x37f24>
  43cac4:	adrp	x0, 460000 <default_parse_debrief>
  43cac8:	add	x0, x0, #0xe08
  43cacc:	mov	w1, #0x14                  	// #20
  43cad0:	str	w1, [x0]
  43cad4:	adrp	x0, 460000 <default_parse_debrief>
  43cad8:	add	x0, x0, #0xe08
  43cadc:	ldr	w1, [x0]
  43cae0:	ldr	x0, [sp, #24]
  43cae4:	str	w1, [x0]
  43cae8:	b	43cb44 <ferror@plt+0x37f54>
  43caec:	adrp	x0, 460000 <default_parse_debrief>
  43caf0:	add	x0, x0, #0xe08
  43caf4:	mov	w1, #0x6                   	// #6
  43caf8:	str	w1, [x0]
  43cafc:	adrp	x0, 460000 <default_parse_debrief>
  43cb00:	add	x0, x0, #0xe08
  43cb04:	ldr	w1, [x0]
  43cb08:	ldr	x0, [sp, #24]
  43cb0c:	str	w1, [x0]
  43cb10:	b	43cb44 <ferror@plt+0x37f54>
  43cb14:	ldr	w0, [sp, #152]
  43cb18:	bl	43b740 <ferror@plt+0x36b50>
  43cb1c:	adrp	x0, 460000 <default_parse_debrief>
  43cb20:	add	x0, x0, #0xe08
  43cb24:	mov	w1, #0x8                   	// #8
  43cb28:	str	w1, [x0]
  43cb2c:	adrp	x0, 460000 <default_parse_debrief>
  43cb30:	add	x0, x0, #0xe08
  43cb34:	ldr	w1, [x0]
  43cb38:	ldr	x0, [sp, #24]
  43cb3c:	str	w1, [x0]
  43cb40:	nop
  43cb44:	b	43cfe8 <ferror@plt+0x383f8>
  43cb48:	bl	43b574 <ferror@plt+0x36984>
  43cb4c:	str	w0, [sp, #156]
  43cb50:	ldr	w0, [sp, #156]
  43cb54:	cmp	w0, #0x2d
  43cb58:	b.eq	43cb6c <ferror@plt+0x37f7c>  // b.none
  43cb5c:	ldr	w0, [sp, #156]
  43cb60:	cmp	w0, #0x3d
  43cb64:	b.eq	43cb94 <ferror@plt+0x37fa4>  // b.none
  43cb68:	b	43cbbc <ferror@plt+0x37fcc>
  43cb6c:	adrp	x0, 460000 <default_parse_debrief>
  43cb70:	add	x0, x0, #0xe08
  43cb74:	mov	w1, #0x14                  	// #20
  43cb78:	str	w1, [x0]
  43cb7c:	adrp	x0, 460000 <default_parse_debrief>
  43cb80:	add	x0, x0, #0xe08
  43cb84:	ldr	w1, [x0]
  43cb88:	ldr	x0, [sp, #24]
  43cb8c:	str	w1, [x0]
  43cb90:	b	43cbec <ferror@plt+0x37ffc>
  43cb94:	adrp	x0, 460000 <default_parse_debrief>
  43cb98:	add	x0, x0, #0xe08
  43cb9c:	mov	w1, #0x6                   	// #6
  43cba0:	str	w1, [x0]
  43cba4:	adrp	x0, 460000 <default_parse_debrief>
  43cba8:	add	x0, x0, #0xe08
  43cbac:	ldr	w1, [x0]
  43cbb0:	ldr	x0, [sp, #24]
  43cbb4:	str	w1, [x0]
  43cbb8:	b	43cbec <ferror@plt+0x37ffc>
  43cbbc:	ldr	w0, [sp, #156]
  43cbc0:	bl	43b740 <ferror@plt+0x36b50>
  43cbc4:	adrp	x0, 460000 <default_parse_debrief>
  43cbc8:	add	x0, x0, #0xe08
  43cbcc:	mov	w1, #0x9                   	// #9
  43cbd0:	str	w1, [x0]
  43cbd4:	adrp	x0, 460000 <default_parse_debrief>
  43cbd8:	add	x0, x0, #0xe08
  43cbdc:	ldr	w1, [x0]
  43cbe0:	ldr	x0, [sp, #24]
  43cbe4:	str	w1, [x0]
  43cbe8:	nop
  43cbec:	b	43cfe8 <ferror@plt+0x383f8>
  43cbf0:	bl	43b574 <ferror@plt+0x36984>
  43cbf4:	str	w0, [sp, #144]
  43cbf8:	ldr	w0, [sp, #144]
  43cbfc:	cmp	w0, #0x3d
  43cc00:	b.ne	43cc2c <ferror@plt+0x3803c>  // b.any
  43cc04:	adrp	x0, 460000 <default_parse_debrief>
  43cc08:	add	x0, x0, #0xe08
  43cc0c:	mov	w1, #0x6                   	// #6
  43cc10:	str	w1, [x0]
  43cc14:	adrp	x0, 460000 <default_parse_debrief>
  43cc18:	add	x0, x0, #0xe08
  43cc1c:	ldr	w1, [x0]
  43cc20:	ldr	x0, [sp, #24]
  43cc24:	str	w1, [x0]
  43cc28:	b	43cfe8 <ferror@plt+0x383f8>
  43cc2c:	ldr	w0, [sp, #144]
  43cc30:	bl	43b740 <ferror@plt+0x36b50>
  43cc34:	adrp	x0, 460000 <default_parse_debrief>
  43cc38:	add	x0, x0, #0xe08
  43cc3c:	mov	w1, #0xb                   	// #11
  43cc40:	str	w1, [x0]
  43cc44:	adrp	x0, 460000 <default_parse_debrief>
  43cc48:	add	x0, x0, #0xe08
  43cc4c:	ldr	w1, [x0]
  43cc50:	ldr	x0, [sp, #24]
  43cc54:	str	w1, [x0]
  43cc58:	b	43cfe8 <ferror@plt+0x383f8>
  43cc5c:	bl	43b574 <ferror@plt+0x36984>
  43cc60:	str	w0, [sp, #172]
  43cc64:	ldr	w0, [sp, #172]
  43cc68:	cmp	w0, #0x3d
  43cc6c:	b.eq	43cc80 <ferror@plt+0x38090>  // b.none
  43cc70:	ldr	w0, [sp, #172]
  43cc74:	cmp	w0, #0x3e
  43cc78:	b.eq	43cca8 <ferror@plt+0x380b8>  // b.none
  43cc7c:	b	43ccd0 <ferror@plt+0x380e0>
  43cc80:	adrp	x0, 460000 <default_parse_debrief>
  43cc84:	add	x0, x0, #0xe08
  43cc88:	mov	w1, #0xa                   	// #10
  43cc8c:	str	w1, [x0]
  43cc90:	adrp	x0, 460000 <default_parse_debrief>
  43cc94:	add	x0, x0, #0xe08
  43cc98:	ldr	w1, [x0]
  43cc9c:	ldr	x0, [sp, #24]
  43cca0:	str	w1, [x0]
  43cca4:	b	43cd00 <ferror@plt+0x38110>
  43cca8:	adrp	x0, 460000 <default_parse_debrief>
  43ccac:	add	x0, x0, #0xe08
  43ccb0:	mov	w1, #0x14                  	// #20
  43ccb4:	str	w1, [x0]
  43ccb8:	adrp	x0, 460000 <default_parse_debrief>
  43ccbc:	add	x0, x0, #0xe08
  43ccc0:	ldr	w1, [x0]
  43ccc4:	ldr	x0, [sp, #24]
  43ccc8:	str	w1, [x0]
  43cccc:	b	43cd00 <ferror@plt+0x38110>
  43ccd0:	ldr	w0, [sp, #172]
  43ccd4:	bl	43b740 <ferror@plt+0x36b50>
  43ccd8:	adrp	x0, 460000 <default_parse_debrief>
  43ccdc:	add	x0, x0, #0xe08
  43cce0:	mov	w1, #0x6                   	// #6
  43cce4:	str	w1, [x0]
  43cce8:	adrp	x0, 460000 <default_parse_debrief>
  43ccec:	add	x0, x0, #0xe08
  43ccf0:	ldr	w1, [x0]
  43ccf4:	ldr	x0, [sp, #24]
  43ccf8:	str	w1, [x0]
  43ccfc:	nop
  43cd00:	b	43cfe8 <ferror@plt+0x383f8>
  43cd04:	bl	43b574 <ferror@plt+0x36984>
  43cd08:	str	w0, [sp, #124]
  43cd0c:	ldr	w0, [sp, #124]
  43cd10:	cmp	w0, #0x3d
  43cd14:	b.ne	43cd40 <ferror@plt+0x38150>  // b.any
  43cd18:	adrp	x0, 460000 <default_parse_debrief>
  43cd1c:	add	x0, x0, #0xe08
  43cd20:	mov	w1, #0xa                   	// #10
  43cd24:	str	w1, [x0]
  43cd28:	adrp	x0, 460000 <default_parse_debrief>
  43cd2c:	add	x0, x0, #0xe08
  43cd30:	ldr	w1, [x0]
  43cd34:	ldr	x0, [sp, #24]
  43cd38:	str	w1, [x0]
  43cd3c:	b	43cfe8 <ferror@plt+0x383f8>
  43cd40:	ldr	w0, [sp, #124]
  43cd44:	bl	43b740 <ferror@plt+0x36b50>
  43cd48:	adrp	x0, 460000 <default_parse_debrief>
  43cd4c:	add	x0, x0, #0xe08
  43cd50:	mov	w1, #0xb                   	// #11
  43cd54:	str	w1, [x0]
  43cd58:	adrp	x0, 460000 <default_parse_debrief>
  43cd5c:	add	x0, x0, #0xe08
  43cd60:	ldr	w1, [x0]
  43cd64:	ldr	x0, [sp, #24]
  43cd68:	str	w1, [x0]
  43cd6c:	b	43cfe8 <ferror@plt+0x383f8>
  43cd70:	bl	43b574 <ferror@plt+0x36984>
  43cd74:	str	w0, [sp, #168]
  43cd78:	ldr	w0, [sp, #168]
  43cd7c:	cmp	w0, #0x3d
  43cd80:	b.ne	43cdac <ferror@plt+0x381bc>  // b.any
  43cd84:	adrp	x0, 460000 <default_parse_debrief>
  43cd88:	add	x0, x0, #0xe08
  43cd8c:	mov	w1, #0xa                   	// #10
  43cd90:	str	w1, [x0]
  43cd94:	adrp	x0, 460000 <default_parse_debrief>
  43cd98:	add	x0, x0, #0xe08
  43cd9c:	ldr	w1, [x0]
  43cda0:	ldr	x0, [sp, #24]
  43cda4:	str	w1, [x0]
  43cda8:	b	43cfe8 <ferror@plt+0x383f8>
  43cdac:	ldr	w1, [sp, #168]
  43cdb0:	ldr	w0, [sp, #180]
  43cdb4:	cmp	w1, w0
  43cdb8:	b.ne	43ce30 <ferror@plt+0x38240>  // b.any
  43cdbc:	bl	43b574 <ferror@plt+0x36984>
  43cdc0:	str	w0, [sp, #164]
  43cdc4:	ldr	w0, [sp, #164]
  43cdc8:	cmp	w0, #0x3d
  43cdcc:	b.ne	43cdf8 <ferror@plt+0x38208>  // b.any
  43cdd0:	adrp	x0, 460000 <default_parse_debrief>
  43cdd4:	add	x0, x0, #0xe08
  43cdd8:	mov	w1, #0x6                   	// #6
  43cddc:	str	w1, [x0]
  43cde0:	adrp	x0, 460000 <default_parse_debrief>
  43cde4:	add	x0, x0, #0xe08
  43cde8:	ldr	w1, [x0]
  43cdec:	ldr	x0, [sp, #24]
  43cdf0:	str	w1, [x0]
  43cdf4:	b	43cfe8 <ferror@plt+0x383f8>
  43cdf8:	ldr	w0, [sp, #168]
  43cdfc:	bl	43b740 <ferror@plt+0x36b50>
  43ce00:	ldr	w0, [sp, #164]
  43ce04:	bl	43b740 <ferror@plt+0x36b50>
  43ce08:	adrp	x0, 460000 <default_parse_debrief>
  43ce0c:	add	x0, x0, #0xe08
  43ce10:	mov	w1, #0x14                  	// #20
  43ce14:	str	w1, [x0]
  43ce18:	adrp	x0, 460000 <default_parse_debrief>
  43ce1c:	add	x0, x0, #0xe08
  43ce20:	ldr	w1, [x0]
  43ce24:	ldr	x0, [sp, #24]
  43ce28:	str	w1, [x0]
  43ce2c:	b	43cfe8 <ferror@plt+0x383f8>
  43ce30:	ldr	w0, [sp, #168]
  43ce34:	bl	43b740 <ferror@plt+0x36b50>
  43ce38:	adrp	x0, 460000 <default_parse_debrief>
  43ce3c:	add	x0, x0, #0xe08
  43ce40:	mov	w1, #0xa                   	// #10
  43ce44:	str	w1, [x0]
  43ce48:	adrp	x0, 460000 <default_parse_debrief>
  43ce4c:	add	x0, x0, #0xe08
  43ce50:	ldr	w1, [x0]
  43ce54:	ldr	x0, [sp, #24]
  43ce58:	str	w1, [x0]
  43ce5c:	b	43cfe8 <ferror@plt+0x383f8>
  43ce60:	adrp	x0, 460000 <default_parse_debrief>
  43ce64:	add	x0, x0, #0xe08
  43ce68:	mov	w1, #0xc                   	// #12
  43ce6c:	str	w1, [x0]
  43ce70:	adrp	x0, 460000 <default_parse_debrief>
  43ce74:	add	x0, x0, #0xe08
  43ce78:	ldr	w1, [x0]
  43ce7c:	ldr	x0, [sp, #24]
  43ce80:	str	w1, [x0]
  43ce84:	b	43cfe8 <ferror@plt+0x383f8>
  43ce88:	adrp	x0, 460000 <default_parse_debrief>
  43ce8c:	add	x0, x0, #0xe08
  43ce90:	mov	w1, #0xe                   	// #14
  43ce94:	str	w1, [x0]
  43ce98:	adrp	x0, 460000 <default_parse_debrief>
  43ce9c:	add	x0, x0, #0xe08
  43cea0:	ldr	w1, [x0]
  43cea4:	ldr	x0, [sp, #24]
  43cea8:	str	w1, [x0]
  43ceac:	b	43cfe8 <ferror@plt+0x383f8>
  43ceb0:	bl	43b574 <ferror@plt+0x36984>
  43ceb4:	str	w0, [sp, #148]
  43ceb8:	ldr	w1, [sp, #148]
  43cebc:	ldr	w0, [sp, #180]
  43cec0:	cmp	w1, w0
  43cec4:	b.ne	43cef0 <ferror@plt+0x38300>  // b.any
  43cec8:	adrp	x0, 460000 <default_parse_debrief>
  43cecc:	add	x0, x0, #0xe08
  43ced0:	mov	w1, #0xb                   	// #11
  43ced4:	str	w1, [x0]
  43ced8:	adrp	x0, 460000 <default_parse_debrief>
  43cedc:	add	x0, x0, #0xe08
  43cee0:	ldr	w1, [x0]
  43cee4:	ldr	x0, [sp, #24]
  43cee8:	str	w1, [x0]
  43ceec:	b	43cfe8 <ferror@plt+0x383f8>
  43cef0:	ldr	w0, [sp, #148]
  43cef4:	cmp	w0, #0x3d
  43cef8:	b.ne	43cf24 <ferror@plt+0x38334>  // b.any
  43cefc:	adrp	x0, 460000 <default_parse_debrief>
  43cf00:	add	x0, x0, #0xe08
  43cf04:	mov	w1, #0x6                   	// #6
  43cf08:	str	w1, [x0]
  43cf0c:	adrp	x0, 460000 <default_parse_debrief>
  43cf10:	add	x0, x0, #0xe08
  43cf14:	ldr	w1, [x0]
  43cf18:	ldr	x0, [sp, #24]
  43cf1c:	str	w1, [x0]
  43cf20:	b	43cfe8 <ferror@plt+0x383f8>
  43cf24:	ldr	w0, [sp, #148]
  43cf28:	bl	43b740 <ferror@plt+0x36b50>
  43cf2c:	adrp	x0, 460000 <default_parse_debrief>
  43cf30:	add	x0, x0, #0xe08
  43cf34:	mov	w1, #0x9                   	// #9
  43cf38:	str	w1, [x0]
  43cf3c:	adrp	x0, 460000 <default_parse_debrief>
  43cf40:	add	x0, x0, #0xe08
  43cf44:	ldr	w1, [x0]
  43cf48:	ldr	x0, [sp, #24]
  43cf4c:	str	w1, [x0]
  43cf50:	b	43cfe8 <ferror@plt+0x383f8>
  43cf54:	bl	43b574 <ferror@plt+0x36984>
  43cf58:	str	w0, [sp, #176]
  43cf5c:	ldr	w0, [sp, #176]
  43cf60:	cmp	w0, #0x3f
  43cf64:	b.ne	43cf90 <ferror@plt+0x383a0>  // b.any
  43cf68:	adrp	x0, 460000 <default_parse_debrief>
  43cf6c:	add	x0, x0, #0xe08
  43cf70:	mov	w1, #0xb                   	// #11
  43cf74:	str	w1, [x0]
  43cf78:	adrp	x0, 460000 <default_parse_debrief>
  43cf7c:	add	x0, x0, #0xe08
  43cf80:	ldr	w1, [x0]
  43cf84:	ldr	x0, [sp, #24]
  43cf88:	str	w1, [x0]
  43cf8c:	b	43cfe8 <ferror@plt+0x383f8>
  43cf90:	ldr	w0, [sp, #176]
  43cf94:	bl	43b740 <ferror@plt+0x36b50>
  43cf98:	adrp	x0, 460000 <default_parse_debrief>
  43cf9c:	add	x0, x0, #0xe08
  43cfa0:	mov	w1, #0xd                   	// #13
  43cfa4:	str	w1, [x0]
  43cfa8:	adrp	x0, 460000 <default_parse_debrief>
  43cfac:	add	x0, x0, #0xe08
  43cfb0:	ldr	w1, [x0]
  43cfb4:	ldr	x0, [sp, #24]
  43cfb8:	str	w1, [x0]
  43cfbc:	b	43cfe8 <ferror@plt+0x383f8>
  43cfc0:	adrp	x0, 460000 <default_parse_debrief>
  43cfc4:	add	x0, x0, #0xe08
  43cfc8:	mov	w1, #0x14                  	// #20
  43cfcc:	str	w1, [x0]
  43cfd0:	adrp	x0, 460000 <default_parse_debrief>
  43cfd4:	add	x0, x0, #0xe08
  43cfd8:	ldr	w1, [x0]
  43cfdc:	ldr	x0, [sp, #24]
  43cfe0:	str	w1, [x0]
  43cfe4:	nop
  43cfe8:	ldp	x29, x30, [sp], #192
  43cfec:	ret
  43cff0:	stp	x29, x30, [sp, #-32]!
  43cff4:	mov	x29, sp
  43cff8:	str	x0, [sp, #24]
  43cffc:	ldr	x0, [sp, #24]
  43d000:	ldr	w0, [x0]
  43d004:	cmp	w0, #0x1
  43d008:	b.eq	43d07c <ferror@plt+0x3848c>  // b.none
  43d00c:	adrp	x0, 463000 <program_name+0x1fa8>
  43d010:	add	x0, x0, #0x498
  43d014:	ldr	w0, [x0]
  43d018:	cmp	w0, #0x2
  43d01c:	b.ne	43d024 <ferror@plt+0x38434>  // b.any
  43d020:	bl	4047b0 <abort@plt>
  43d024:	adrp	x0, 463000 <program_name+0x1fa8>
  43d028:	add	x0, x0, #0x498
  43d02c:	ldr	w0, [x0]
  43d030:	add	w2, w0, #0x1
  43d034:	adrp	x1, 463000 <program_name+0x1fa8>
  43d038:	add	x1, x1, #0x498
  43d03c:	str	w2, [x1]
  43d040:	adrp	x1, 463000 <program_name+0x1fa8>
  43d044:	add	x2, x1, #0x448
  43d048:	sxtw	x1, w0
  43d04c:	mov	x0, x1
  43d050:	lsl	x0, x0, #2
  43d054:	add	x0, x0, x1
  43d058:	lsl	x0, x0, #3
  43d05c:	add	x0, x2, x0
  43d060:	ldr	x1, [sp, #24]
  43d064:	ldp	x2, x3, [x1]
  43d068:	stp	x2, x3, [x0]
  43d06c:	ldp	x2, x3, [x1, #16]
  43d070:	stp	x2, x3, [x0, #16]
  43d074:	ldr	x1, [x1, #32]
  43d078:	str	x1, [x0, #32]
  43d07c:	nop
  43d080:	ldp	x29, x30, [sp], #32
  43d084:	ret
  43d088:	stp	x29, x30, [sp, #-128]!
  43d08c:	mov	x29, sp
  43d090:	str	x0, [sp, #24]
  43d094:	ldr	x0, [sp, #24]
  43d098:	bl	43be10 <ferror@plt+0x37220>
  43d09c:	ldr	x0, [sp, #24]
  43d0a0:	ldr	w0, [x0]
  43d0a4:	cmp	w0, #0x10
  43d0a8:	b.ne	43d124 <ferror@plt+0x38534>  // b.any
  43d0ac:	ldr	x0, [sp, #24]
  43d0b0:	ldr	x0, [x0, #16]
  43d0b4:	str	x0, [sp, #120]
  43d0b8:	add	x0, sp, #0x28
  43d0bc:	bl	43be10 <ferror@plt+0x37220>
  43d0c0:	ldr	w0, [sp, #40]
  43d0c4:	cmp	w0, #0x8
  43d0c8:	b.ne	43d110 <ferror@plt+0x38520>  // b.any
  43d0cc:	add	x0, sp, #0x50
  43d0d0:	bl	43be10 <ferror@plt+0x37220>
  43d0d4:	ldr	w0, [sp, #80]
  43d0d8:	cmp	w0, #0x10
  43d0dc:	b.ne	43d108 <ferror@plt+0x38518>  // b.any
  43d0e0:	ldr	x0, [sp, #96]
  43d0e4:	mov	x1, x0
  43d0e8:	ldr	x0, [sp, #120]
  43d0ec:	bl	40955c <ferror@plt+0x496c>
  43d0f0:	str	x0, [sp, #120]
  43d0f4:	add	x0, sp, #0x50
  43d0f8:	bl	43b760 <ferror@plt+0x36b70>
  43d0fc:	add	x0, sp, #0x28
  43d100:	bl	43b760 <ferror@plt+0x36b70>
  43d104:	b	43d0b8 <ferror@plt+0x384c8>
  43d108:	add	x0, sp, #0x50
  43d10c:	bl	43cff0 <ferror@plt+0x38400>
  43d110:	add	x0, sp, #0x28
  43d114:	bl	43cff0 <ferror@plt+0x38400>
  43d118:	ldr	x0, [sp, #24]
  43d11c:	ldr	x1, [sp, #120]
  43d120:	str	x1, [x0, #16]
  43d124:	nop
  43d128:	ldp	x29, x30, [sp], #128
  43d12c:	ret
  43d130:	sub	sp, sp, #0xe0
  43d134:	stp	x29, x30, [sp, #16]
  43d138:	add	x29, sp, #0x10
  43d13c:	stp	x19, x20, [sp, #32]
  43d140:	str	x0, [sp, #88]
  43d144:	str	w1, [sp, #84]
  43d148:	str	w2, [sp, #80]
  43d14c:	stp	x3, x4, [sp, #64]
  43d150:	str	x5, [sp, #56]
  43d154:	mov	w0, #0x1                   	// #1
  43d158:	str	w0, [sp, #220]
  43d15c:	str	xzr, [sp, #208]
  43d160:	adrp	x0, 460000 <default_parse_debrief>
  43d164:	add	x0, x0, #0xd58
  43d168:	ldp	x0, x1, [x0]
  43d16c:	stp	x0, x1, [sp, #176]
  43d170:	add	x0, sp, #0x40
  43d174:	bl	40a264 <ferror@plt+0x5674>
  43d178:	mov	w1, w0
  43d17c:	ldr	w0, [sp, #80]
  43d180:	bl	40a178 <ferror@plt+0x5588>
  43d184:	str	w0, [sp, #168]
  43d188:	str	wzr, [sp, #216]
  43d18c:	add	x0, sp, #0x68
  43d190:	bl	43d088 <ferror@plt+0x38498>
  43d194:	ldr	w0, [sp, #104]
  43d198:	cmp	w0, #0x14
  43d19c:	b.eq	43d4f8 <ferror@plt+0x38908>  // b.none
  43d1a0:	cmp	w0, #0x14
  43d1a4:	b.hi	43d510 <ferror@plt+0x38920>  // b.pmore
  43d1a8:	cmp	w0, #0x13
  43d1ac:	b.eq	43d23c <ferror@plt+0x3864c>  // b.none
  43d1b0:	cmp	w0, #0x13
  43d1b4:	b.hi	43d510 <ferror@plt+0x38920>  // b.pmore
  43d1b8:	cmp	w0, #0x12
  43d1bc:	b.hi	43d510 <ferror@plt+0x38920>  // b.pmore
  43d1c0:	cmp	w0, #0x11
  43d1c4:	b.cs	43d4f8 <ferror@plt+0x38908>  // b.hs, b.nlast
  43d1c8:	cmp	w0, #0x10
  43d1cc:	b.eq	43d3cc <ferror@plt+0x387dc>  // b.none
  43d1d0:	cmp	w0, #0x10
  43d1d4:	b.hi	43d510 <ferror@plt+0x38920>  // b.pmore
  43d1d8:	cmp	w0, #0xf
  43d1dc:	b.hi	43d510 <ferror@plt+0x38920>  // b.pmore
  43d1e0:	cmp	w0, #0xd
  43d1e4:	b.cs	43d4f8 <ferror@plt+0x38908>  // b.hs, b.nlast
  43d1e8:	cmp	w0, #0xc
  43d1ec:	b.eq	43d37c <ferror@plt+0x3878c>  // b.none
  43d1f0:	cmp	w0, #0xc
  43d1f4:	b.hi	43d510 <ferror@plt+0x38920>  // b.pmore
  43d1f8:	cmp	w0, #0xb
  43d1fc:	b.hi	43d510 <ferror@plt+0x38920>  // b.pmore
  43d200:	cmp	w0, #0x4
  43d204:	b.cs	43d4f8 <ferror@plt+0x38908>  // b.hs, b.nlast
  43d208:	cmp	w0, #0x3
  43d20c:	b.eq	43d338 <ferror@plt+0x38748>  // b.none
  43d210:	cmp	w0, #0x3
  43d214:	b.hi	43d510 <ferror@plt+0x38920>  // b.pmore
  43d218:	cmp	w0, #0x2
  43d21c:	b.eq	43d2c4 <ferror@plt+0x386d4>  // b.none
  43d220:	cmp	w0, #0x2
  43d224:	b.hi	43d510 <ferror@plt+0x38920>  // b.pmore
  43d228:	cmp	w0, #0x0
  43d22c:	b.eq	43d4f8 <ferror@plt+0x38908>  // b.none
  43d230:	cmp	w0, #0x1
  43d234:	b.eq	43d3b8 <ferror@plt+0x387c8>  // b.none
  43d238:	b	43d510 <ferror@plt+0x38920>
  43d23c:	ldr	x19, [sp, #112]
  43d240:	ldr	x0, [sp, #112]
  43d244:	bl	404280 <strlen@plt>
  43d248:	mov	x1, x0
  43d24c:	add	x0, sp, #0xa0
  43d250:	mov	x3, x0
  43d254:	mov	x2, x1
  43d258:	mov	x1, x19
  43d25c:	adrp	x0, 463000 <program_name+0x1fa8>
  43d260:	add	x0, x0, #0x390
  43d264:	bl	404650 <hash_find_entry@plt>
  43d268:	cmp	w0, #0x0
  43d26c:	b.ne	43d284 <ferror@plt+0x38694>  // b.any
  43d270:	ldr	x0, [sp, #160]
  43d274:	str	x0, [sp, #208]
  43d278:	mov	w0, #0x1                   	// #1
  43d27c:	str	w0, [sp, #216]
  43d280:	b	43d288 <ferror@plt+0x38698>
  43d284:	str	wzr, [sp, #216]
  43d288:	adrp	x0, 463000 <program_name+0x1fa8>
  43d28c:	add	x0, x0, #0x4a0
  43d290:	ldr	x19, [x0]
  43d294:	ldr	x20, [sp, #112]
  43d298:	ldr	x0, [sp, #112]
  43d29c:	bl	404280 <strlen@plt>
  43d2a0:	mov	x2, x0
  43d2a4:	mov	x1, x20
  43d2a8:	mov	x0, x19
  43d2ac:	bl	40a32c <ferror@plt+0x573c>
  43d2b0:	bl	40a240 <ferror@plt+0x5650>
  43d2b4:	stp	x0, x1, [sp, #176]
  43d2b8:	ldr	x0, [sp, #112]
  43d2bc:	bl	4048f0 <free@plt>
  43d2c0:	b	43d514 <ferror@plt+0x38924>
  43d2c4:	ldr	w0, [sp, #216]
  43d2c8:	cmp	w0, #0x0
  43d2cc:	b.eq	43d2d8 <ferror@plt+0x386e8>  // b.none
  43d2d0:	ldr	x0, [sp, #208]
  43d2d4:	b	43d2dc <ferror@plt+0x386ec>
  43d2d8:	mov	x0, #0x0                   	// #0
  43d2dc:	mov	x1, x0
  43d2e0:	ldr	x0, [sp, #88]
  43d2e4:	bl	40b2a4 <ferror@plt+0x66b4>
  43d2e8:	mov	x5, x0
  43d2ec:	ldp	x3, x4, [sp, #176]
  43d2f0:	ldr	w2, [sp, #168]
  43d2f4:	mov	w1, #0x3                   	// #3
  43d2f8:	ldr	x0, [sp, #88]
  43d2fc:	bl	43d130 <ferror@plt+0x38540>
  43d300:	and	w0, w0, #0xff
  43d304:	cmp	w0, #0x0
  43d308:	b.eq	43d320 <ferror@plt+0x38730>  // b.none
  43d30c:	ldr	w1, [sp, #220]
  43d310:	ldr	x0, [sp, #56]
  43d314:	bl	40bea0 <ferror@plt+0x72b0>
  43d318:	mov	w0, #0x1                   	// #1
  43d31c:	b	43d518 <ferror@plt+0x38928>
  43d320:	adrp	x0, 460000 <default_parse_debrief>
  43d324:	add	x0, x0, #0xd38
  43d328:	ldp	x0, x1, [x0]
  43d32c:	stp	x0, x1, [sp, #176]
  43d330:	str	wzr, [sp, #216]
  43d334:	b	43d514 <ferror@plt+0x38924>
  43d338:	ldr	w0, [sp, #84]
  43d33c:	cmp	w0, #0x3
  43d340:	b.eq	43d350 <ferror@plt+0x38760>  // b.none
  43d344:	ldr	w0, [sp, #84]
  43d348:	cmp	w0, #0x1
  43d34c:	b.ne	43d364 <ferror@plt+0x38774>  // b.any
  43d350:	ldr	w1, [sp, #220]
  43d354:	ldr	x0, [sp, #56]
  43d358:	bl	40bea0 <ferror@plt+0x72b0>
  43d35c:	mov	w0, #0x0                   	// #0
  43d360:	b	43d518 <ferror@plt+0x38928>
  43d364:	adrp	x0, 460000 <default_parse_debrief>
  43d368:	add	x0, x0, #0xd38
  43d36c:	ldp	x0, x1, [x0]
  43d370:	stp	x0, x1, [sp, #176]
  43d374:	str	wzr, [sp, #216]
  43d378:	b	43d514 <ferror@plt+0x38924>
  43d37c:	ldr	w0, [sp, #220]
  43d380:	add	w0, w0, #0x1
  43d384:	str	w0, [sp, #220]
  43d388:	add	x0, sp, #0x40
  43d38c:	bl	40a264 <ferror@plt+0x5674>
  43d390:	mov	w1, w0
  43d394:	ldr	w0, [sp, #80]
  43d398:	bl	40a178 <ferror@plt+0x5588>
  43d39c:	str	w0, [sp, #168]
  43d3a0:	adrp	x0, 460000 <default_parse_debrief>
  43d3a4:	add	x0, x0, #0xd58
  43d3a8:	ldp	x0, x1, [x0]
  43d3ac:	stp	x0, x1, [sp, #176]
  43d3b0:	str	wzr, [sp, #216]
  43d3b4:	b	43d514 <ferror@plt+0x38924>
  43d3b8:	ldr	w1, [sp, #220]
  43d3bc:	ldr	x0, [sp, #56]
  43d3c0:	bl	40bea0 <ferror@plt+0x72b0>
  43d3c4:	mov	w0, #0x1                   	// #1
  43d3c8:	b	43d518 <ferror@plt+0x38928>
  43d3cc:	adrp	x0, 463000 <program_name+0x1fa8>
  43d3d0:	add	x0, x0, #0x588
  43d3d4:	ldr	x0, [x0]
  43d3d8:	str	x0, [sp, #144]
  43d3dc:	ldr	w0, [sp, #136]
  43d3e0:	sxtw	x0, w0
  43d3e4:	str	x0, [sp, #152]
  43d3e8:	adrp	x0, 463000 <program_name+0x1fa8>
  43d3ec:	add	x0, x0, #0x388
  43d3f0:	ldrb	w0, [x0]
  43d3f4:	cmp	w0, #0x0
  43d3f8:	b.eq	43d444 <ferror@plt+0x38854>  // b.none
  43d3fc:	ldr	x0, [sp, #120]
  43d400:	bl	408c84 <ferror@plt+0x4094>
  43d404:	str	x0, [sp, #192]
  43d408:	ldr	x0, [sp, #120]
  43d40c:	bl	40908c <ferror@plt+0x449c>
  43d410:	ldr	x1, [sp, #128]
  43d414:	add	x0, sp, #0x90
  43d418:	strb	wzr, [sp]
  43d41c:	mov	x7, x1
  43d420:	mov	x6, #0x0                   	// #0
  43d424:	mov	x5, x0
  43d428:	ldr	w4, [sp, #168]
  43d42c:	mov	w3, #0x1                   	// #1
  43d430:	ldr	x2, [sp, #192]
  43d434:	mov	x1, #0x0                   	// #0
  43d438:	ldr	x0, [sp, #88]
  43d43c:	bl	40ce94 <ferror@plt+0x82a4>
  43d440:	b	43d4d8 <ferror@plt+0x388e8>
  43d444:	ldr	w0, [sp, #216]
  43d448:	cmp	w0, #0x0
  43d44c:	b.eq	43d4a4 <ferror@plt+0x388b4>  // b.none
  43d450:	ldr	x1, [sp, #208]
  43d454:	ldr	x0, [sp, #88]
  43d458:	bl	40b2a4 <ferror@plt+0x66b4>
  43d45c:	str	x0, [sp, #200]
  43d460:	ldr	x0, [sp, #120]
  43d464:	ldr	x1, [sp, #144]
  43d468:	ldr	x2, [sp, #152]
  43d46c:	ldr	x3, [sp, #128]
  43d470:	mov	w7, #0x0                   	// #0
  43d474:	mov	x6, x3
  43d478:	mov	x5, x2
  43d47c:	mov	x4, x1
  43d480:	ldr	w3, [sp, #168]
  43d484:	mov	x2, x0
  43d488:	mov	w1, #0x1                   	// #1
  43d48c:	ldr	x0, [sp, #200]
  43d490:	bl	40bb14 <ferror@plt+0x6f24>
  43d494:	mov	w1, #0x1                   	// #1
  43d498:	ldr	x0, [sp, #200]
  43d49c:	bl	40bea0 <ferror@plt+0x72b0>
  43d4a0:	b	43d4d8 <ferror@plt+0x388e8>
  43d4a4:	ldr	x0, [sp, #120]
  43d4a8:	ldr	x1, [sp, #144]
  43d4ac:	ldr	x2, [sp, #152]
  43d4b0:	ldr	x3, [sp, #128]
  43d4b4:	mov	w7, #0x0                   	// #0
  43d4b8:	mov	x6, x3
  43d4bc:	mov	x5, x2
  43d4c0:	mov	x4, x1
  43d4c4:	ldr	w3, [sp, #168]
  43d4c8:	mov	x2, x0
  43d4cc:	ldr	w1, [sp, #220]
  43d4d0:	ldr	x0, [sp, #56]
  43d4d4:	bl	40bb14 <ferror@plt+0x6f24>
  43d4d8:	ldr	x0, [sp, #128]
  43d4dc:	bl	43aeb8 <ferror@plt+0x362c8>
  43d4e0:	adrp	x0, 460000 <default_parse_debrief>
  43d4e4:	add	x0, x0, #0xd38
  43d4e8:	ldp	x0, x1, [x0]
  43d4ec:	stp	x0, x1, [sp, #176]
  43d4f0:	str	wzr, [sp, #216]
  43d4f4:	b	43d514 <ferror@plt+0x38924>
  43d4f8:	adrp	x0, 460000 <default_parse_debrief>
  43d4fc:	add	x0, x0, #0xd38
  43d500:	ldp	x0, x1, [x0]
  43d504:	stp	x0, x1, [sp, #176]
  43d508:	str	wzr, [sp, #216]
  43d50c:	b	43d514 <ferror@plt+0x38924>
  43d510:	bl	4047b0 <abort@plt>
  43d514:	b	43d18c <ferror@plt+0x3859c>
  43d518:	ldp	x19, x20, [sp, #32]
  43d51c:	ldp	x29, x30, [sp, #16]
  43d520:	add	sp, sp, #0xe0
  43d524:	ret
  43d528:	stp	x29, x30, [sp, #-80]!
  43d52c:	mov	x29, sp
  43d530:	str	x0, [sp, #56]
  43d534:	str	x1, [sp, #48]
  43d538:	str	x2, [sp, #40]
  43d53c:	str	x3, [sp, #32]
  43d540:	str	x4, [sp, #24]
  43d544:	ldr	x0, [sp, #24]
  43d548:	ldr	x0, [x0]
  43d54c:	ldr	x0, [x0]
  43d550:	ldr	x0, [x0, #8]
  43d554:	str	x0, [sp, #72]
  43d558:	adrp	x0, 463000 <program_name+0x1fa8>
  43d55c:	add	x0, x0, #0x408
  43d560:	ldr	x1, [sp, #56]
  43d564:	str	x1, [x0]
  43d568:	adrp	x0, 463000 <program_name+0x1fa8>
  43d56c:	add	x0, x0, #0x590
  43d570:	ldr	x1, [sp, #48]
  43d574:	str	x1, [x0]
  43d578:	ldr	x0, [sp, #40]
  43d57c:	bl	404630 <xstrdup@plt>
  43d580:	mov	x1, x0
  43d584:	adrp	x0, 463000 <program_name+0x1fa8>
  43d588:	add	x0, x0, #0x588
  43d58c:	str	x1, [x0]
  43d590:	adrp	x0, 463000 <program_name+0x1fa8>
  43d594:	add	x0, x0, #0x598
  43d598:	mov	w1, #0x1                   	// #1
  43d59c:	str	w1, [x0]
  43d5a0:	adrp	x0, 463000 <program_name+0x1fa8>
  43d5a4:	add	x0, x0, #0x424
  43d5a8:	mov	w1, #0xffffffff            	// #-1
  43d5ac:	str	w1, [x0]
  43d5b0:	adrp	x0, 463000 <program_name+0x1fa8>
  43d5b4:	add	x0, x0, #0x428
  43d5b8:	mov	w1, #0xffffffff            	// #-1
  43d5bc:	str	w1, [x0]
  43d5c0:	adrp	x0, 463000 <program_name+0x1fa8>
  43d5c4:	add	x0, x0, #0x4a0
  43d5c8:	ldr	x1, [sp, #32]
  43d5cc:	str	x1, [x0]
  43d5d0:	bl	43b018 <ferror@plt+0x36428>
  43d5d4:	nop
  43d5d8:	mov	x1, #0x0                   	// #0
  43d5dc:	ldr	x0, [sp, #72]
  43d5e0:	bl	40b2a4 <ferror@plt+0x66b4>
  43d5e4:	mov	x2, x0
  43d5e8:	adrp	x0, 460000 <default_parse_debrief>
  43d5ec:	add	x1, x0, #0xd38
  43d5f0:	adrp	x0, 461000 <sentence_end_required_spaces>
  43d5f4:	add	x0, x0, #0xb10
  43d5f8:	mov	x5, x2
  43d5fc:	ldp	x3, x4, [x1]
  43d600:	ldr	w2, [x0]
  43d604:	mov	w1, #0x1                   	// #1
  43d608:	ldr	x0, [sp, #72]
  43d60c:	bl	43d130 <ferror@plt+0x38540>
  43d610:	and	w0, w0, #0xff
  43d614:	eor	w0, w0, #0x1
  43d618:	and	w0, w0, #0xff
  43d61c:	cmp	w0, #0x0
  43d620:	b.ne	43d5d8 <ferror@plt+0x389e8>  // b.any
  43d624:	adrp	x0, 463000 <program_name+0x1fa8>
  43d628:	add	x0, x0, #0x408
  43d62c:	str	xzr, [x0]
  43d630:	adrp	x0, 463000 <program_name+0x1fa8>
  43d634:	add	x0, x0, #0x590
  43d638:	str	xzr, [x0]
  43d63c:	adrp	x0, 463000 <program_name+0x1fa8>
  43d640:	add	x0, x0, #0x588
  43d644:	str	xzr, [x0]
  43d648:	adrp	x0, 463000 <program_name+0x1fa8>
  43d64c:	add	x0, x0, #0x598
  43d650:	str	wzr, [x0]
  43d654:	nop
  43d658:	ldp	x29, x30, [sp], #80
  43d65c:	ret
  43d660:	stp	x29, x30, [sp, #-48]!
  43d664:	mov	x29, sp
  43d668:	str	x0, [sp, #40]
  43d66c:	str	x1, [sp, #32]
  43d670:	strb	w2, [sp, #31]
  43d674:	ldr	x0, [sp, #40]
  43d678:	cmp	x0, #0x0
  43d67c:	b.ne	43d690 <ferror@plt+0x38aa0>  // b.any
  43d680:	adrp	x0, 460000 <default_parse_debrief>
  43d684:	add	x0, x0, #0xe10
  43d688:	strb	wzr, [x0]
  43d68c:	b	43d6bc <ferror@plt+0x38acc>
  43d690:	ldr	x0, [sp, #32]
  43d694:	ldr	x0, [x0, #24]
  43d698:	cmp	x0, #0x0
  43d69c:	b.ne	43d6ac <ferror@plt+0x38abc>  // b.any
  43d6a0:	mov	x1, #0x64                  	// #100
  43d6a4:	ldr	x0, [sp, #32]
  43d6a8:	bl	404370 <hash_init@plt>
  43d6ac:	ldrb	w2, [sp, #31]
  43d6b0:	ldr	x1, [sp, #40]
  43d6b4:	ldr	x0, [sp, #32]
  43d6b8:	bl	404a50 <desktop_add_keyword@plt>
  43d6bc:	nop
  43d6c0:	ldp	x29, x30, [sp], #48
  43d6c4:	ret
  43d6c8:	stp	x29, x30, [sp, #-32]!
  43d6cc:	mov	x29, sp
  43d6d0:	str	x0, [sp, #24]
  43d6d4:	mov	w2, #0x0                   	// #0
  43d6d8:	adrp	x0, 463000 <program_name+0x1fa8>
  43d6dc:	add	x1, x0, #0x4b8
  43d6e0:	ldr	x0, [sp, #24]
  43d6e4:	bl	43d660 <ferror@plt+0x38a70>
  43d6e8:	nop
  43d6ec:	ldp	x29, x30, [sp], #32
  43d6f0:	ret
  43d6f4:	stp	x29, x30, [sp, #-16]!
  43d6f8:	mov	x29, sp
  43d6fc:	adrp	x0, 460000 <default_parse_debrief>
  43d700:	add	x0, x0, #0xe10
  43d704:	ldrb	w0, [x0]
  43d708:	cmp	w0, #0x0
  43d70c:	b.eq	43d74c <ferror@plt+0x38b5c>  // b.none
  43d710:	adrp	x0, 463000 <program_name+0x1fa8>
  43d714:	add	x0, x0, #0x4b8
  43d718:	ldr	x0, [x0, #24]
  43d71c:	cmp	x0, #0x0
  43d720:	b.ne	43d734 <ferror@plt+0x38b44>  // b.any
  43d724:	mov	x1, #0x64                  	// #100
  43d728:	adrp	x0, 463000 <program_name+0x1fa8>
  43d72c:	add	x0, x0, #0x4b8
  43d730:	bl	404370 <hash_init@plt>
  43d734:	adrp	x0, 463000 <program_name+0x1fa8>
  43d738:	add	x0, x0, #0x4b8
  43d73c:	bl	404460 <desktop_add_default_keywords@plt>
  43d740:	adrp	x0, 460000 <default_parse_debrief>
  43d744:	add	x0, x0, #0xe10
  43d748:	strb	wzr, [x0]
  43d74c:	nop
  43d750:	ldp	x29, x30, [sp], #16
  43d754:	ret
  43d758:	stp	x29, x30, [sp, #-32]!
  43d75c:	mov	x29, sp
  43d760:	str	x0, [sp, #24]
  43d764:	str	x1, [sp, #16]
  43d768:	bl	407950 <ferror@plt+0x2d60>
  43d76c:	nop
  43d770:	ldp	x29, x30, [sp], #32
  43d774:	ret
  43d778:	sub	sp, sp, #0x80
  43d77c:	stp	x29, x30, [sp, #16]
  43d780:	add	x29, sp, #0x10
  43d784:	str	x19, [sp, #32]
  43d788:	str	x0, [sp, #88]
  43d78c:	str	x1, [sp, #80]
  43d790:	str	x2, [sp, #72]
  43d794:	str	x3, [sp, #64]
  43d798:	str	x4, [sp, #56]
  43d79c:	ldr	x0, [sp, #88]
  43d7a0:	str	x0, [sp, #120]
  43d7a4:	ldr	x0, [sp, #64]
  43d7a8:	cmp	x0, #0x0
  43d7ac:	b.ne	43d840 <ferror@plt+0x38c50>  // b.any
  43d7b0:	ldr	x0, [sp, #72]
  43d7b4:	bl	404280 <strlen@plt>
  43d7b8:	mov	x1, x0
  43d7bc:	add	x0, sp, #0x68
  43d7c0:	mov	x3, x0
  43d7c4:	mov	x2, x1
  43d7c8:	ldr	x1, [sp, #72]
  43d7cc:	adrp	x0, 463000 <program_name+0x1fa8>
  43d7d0:	add	x0, x0, #0x4b8
  43d7d4:	bl	404650 <hash_find_entry@plt>
  43d7d8:	cmp	w0, #0x0
  43d7dc:	b.ne	43d840 <ferror@plt+0x38c50>  // b.any
  43d7e0:	ldr	x0, [sp, #104]
  43d7e4:	cmp	x0, #0x0
  43d7e8:	cset	w0, ne  // ne = any
  43d7ec:	strb	w0, [sp, #119]
  43d7f0:	ldr	x0, [sp, #120]
  43d7f4:	ldr	x19, [x0, #8]
  43d7f8:	ldrb	w1, [sp, #119]
  43d7fc:	ldr	x0, [sp, #56]
  43d800:	bl	404550 <desktop_unescape_string@plt>
  43d804:	mov	x2, x0
  43d808:	adrp	x0, 463000 <program_name+0x1fa8>
  43d80c:	add	x0, x0, #0x558
  43d810:	ldr	x1, [x0]
  43d814:	adrp	x0, 461000 <sentence_end_required_spaces>
  43d818:	add	x0, x0, #0xb10
  43d81c:	strb	wzr, [sp]
  43d820:	mov	x7, x1
  43d824:	mov	x6, #0x0                   	// #0
  43d828:	ldr	x5, [sp, #80]
  43d82c:	ldr	w4, [x0]
  43d830:	mov	w3, #0x0                   	// #0
  43d834:	mov	x1, #0x0                   	// #0
  43d838:	mov	x0, x19
  43d83c:	bl	40ce94 <ferror@plt+0x82a4>
  43d840:	bl	407950 <ferror@plt+0x2d60>
  43d844:	nop
  43d848:	ldr	x19, [sp, #32]
  43d84c:	ldp	x29, x30, [sp, #16]
  43d850:	add	sp, sp, #0x80
  43d854:	ret
  43d858:	stp	x29, x30, [sp, #-64]!
  43d85c:	mov	x29, sp
  43d860:	str	x0, [sp, #24]
  43d864:	str	x1, [sp, #16]
  43d868:	ldr	x0, [sp, #16]
  43d86c:	bl	404280 <strlen@plt>
  43d870:	str	x0, [sp, #56]
  43d874:	str	xzr, [sp, #48]
  43d878:	b	43d888 <ferror@plt+0x38c98>
  43d87c:	ldr	x0, [sp, #48]
  43d880:	add	x0, x0, #0x1
  43d884:	str	x0, [sp, #48]
  43d888:	ldr	x1, [sp, #48]
  43d88c:	ldr	x0, [sp, #56]
  43d890:	cmp	x1, x0
  43d894:	b.cs	43d8c8 <ferror@plt+0x38cd8>  // b.hs, b.nlast
  43d898:	ldr	x1, [sp, #16]
  43d89c:	ldr	x0, [sp, #48]
  43d8a0:	add	x0, x1, x0
  43d8a4:	ldrb	w0, [x0]
  43d8a8:	bl	4049b0 <c_isspace@plt>
  43d8ac:	and	w0, w0, #0xff
  43d8b0:	cmp	w0, #0x0
  43d8b4:	b.ne	43d87c <ferror@plt+0x38c8c>  // b.any
  43d8b8:	b	43d8c8 <ferror@plt+0x38cd8>
  43d8bc:	ldr	x0, [sp, #56]
  43d8c0:	sub	x0, x0, #0x1
  43d8c4:	str	x0, [sp, #56]
  43d8c8:	ldr	x1, [sp, #56]
  43d8cc:	ldr	x0, [sp, #48]
  43d8d0:	cmp	x1, x0
  43d8d4:	b.cc	43d8fc <ferror@plt+0x38d0c>  // b.lo, b.ul, b.last
  43d8d8:	ldr	x0, [sp, #56]
  43d8dc:	sub	x0, x0, #0x1
  43d8e0:	ldr	x1, [sp, #16]
  43d8e4:	add	x0, x1, x0
  43d8e8:	ldrb	w0, [x0]
  43d8ec:	bl	4049b0 <c_isspace@plt>
  43d8f0:	and	w0, w0, #0xff
  43d8f4:	cmp	w0, #0x0
  43d8f8:	b.ne	43d8bc <ferror@plt+0x38ccc>  // b.any
  43d8fc:	ldr	x1, [sp, #48]
  43d900:	ldr	x0, [sp, #56]
  43d904:	cmp	x1, x0
  43d908:	b.cs	43d940 <ferror@plt+0x38d50>  // b.hs, b.nlast
  43d90c:	ldr	x0, [sp, #16]
  43d910:	bl	404630 <xstrdup@plt>
  43d914:	str	x0, [sp, #40]
  43d918:	ldr	x1, [sp, #40]
  43d91c:	ldr	x0, [sp, #56]
  43d920:	add	x0, x1, x0
  43d924:	strb	wzr, [x0]
  43d928:	ldr	x1, [sp, #40]
  43d92c:	ldr	x0, [sp, #48]
  43d930:	add	x0, x1, x0
  43d934:	bl	4077e8 <ferror@plt+0x2bf8>
  43d938:	ldr	x0, [sp, #40]
  43d93c:	bl	4048f0 <free@plt>
  43d940:	nop
  43d944:	ldp	x29, x30, [sp], #64
  43d948:	ret
  43d94c:	stp	x29, x30, [sp, #-32]!
  43d950:	mov	x29, sp
  43d954:	str	x0, [sp, #24]
  43d958:	str	x1, [sp, #16]
  43d95c:	bl	407950 <ferror@plt+0x2d60>
  43d960:	nop
  43d964:	ldp	x29, x30, [sp], #32
  43d968:	ret
  43d96c:	stp	x29, x30, [sp, #-80]!
  43d970:	mov	x29, sp
  43d974:	str	x0, [sp, #56]
  43d978:	str	x1, [sp, #48]
  43d97c:	str	x2, [sp, #40]
  43d980:	str	x3, [sp, #32]
  43d984:	str	x4, [sp, #24]
  43d988:	adrp	x0, 460000 <default_parse_debrief>
  43d98c:	add	x0, x0, #0xe18
  43d990:	bl	4044c0 <desktop_reader_alloc@plt>
  43d994:	str	x0, [sp, #72]
  43d998:	ldr	x0, [sp, #72]
  43d99c:	str	x0, [sp, #64]
  43d9a0:	bl	43d6f4 <ferror@plt+0x38b04>
  43d9a4:	adrp	x0, 461000 <sentence_end_required_spaces>
  43d9a8:	add	x0, x0, #0x30
  43d9ac:	ldr	x1, [x0]
  43d9b0:	adrp	x0, 463000 <program_name+0x1fa8>
  43d9b4:	add	x0, x0, #0x5b0
  43d9b8:	str	x1, [x0]
  43d9bc:	ldr	x0, [sp, #24]
  43d9c0:	ldr	x0, [x0]
  43d9c4:	ldr	x0, [x0]
  43d9c8:	ldr	x1, [x0, #8]
  43d9cc:	ldr	x0, [sp, #64]
  43d9d0:	str	x1, [x0, #8]
  43d9d4:	ldr	x3, [sp, #40]
  43d9d8:	ldr	x2, [sp, #48]
  43d9dc:	ldr	x1, [sp, #56]
  43d9e0:	ldr	x0, [sp, #72]
  43d9e4:	bl	404ac0 <desktop_parse@plt>
  43d9e8:	ldr	x0, [sp, #72]
  43d9ec:	bl	404ab0 <desktop_reader_free@plt>
  43d9f0:	str	xzr, [sp, #72]
  43d9f4:	nop
  43d9f8:	ldp	x29, x30, [sp], #80
  43d9fc:	ret
  43da00:	stp	x29, x30, [sp, #-64]!
  43da04:	mov	x29, sp
  43da08:	stp	x19, x20, [sp, #16]
  43da0c:	adrp	x20, 45f000 <ferror@plt+0x5a410>
  43da10:	add	x20, x20, #0xb50
  43da14:	stp	x21, x22, [sp, #32]
  43da18:	adrp	x21, 45f000 <ferror@plt+0x5a410>
  43da1c:	add	x21, x21, #0xb48
  43da20:	sub	x20, x20, x21
  43da24:	mov	w22, w0
  43da28:	stp	x23, x24, [sp, #48]
  43da2c:	mov	x23, x1
  43da30:	mov	x24, x2
  43da34:	bl	4041d8 <default_parse_debrief@plt-0x38>
  43da38:	cmp	xzr, x20, asr #3
  43da3c:	b.eq	43da68 <ferror@plt+0x38e78>  // b.none
  43da40:	asr	x20, x20, #3
  43da44:	mov	x19, #0x0                   	// #0
  43da48:	ldr	x3, [x21, x19, lsl #3]
  43da4c:	mov	x2, x24
  43da50:	add	x19, x19, #0x1
  43da54:	mov	x1, x23
  43da58:	mov	w0, w22
  43da5c:	blr	x3
  43da60:	cmp	x20, x19
  43da64:	b.ne	43da48 <ferror@plt+0x38e58>  // b.any
  43da68:	ldp	x19, x20, [sp, #16]
  43da6c:	ldp	x21, x22, [sp, #32]
  43da70:	ldp	x23, x24, [sp, #48]
  43da74:	ldp	x29, x30, [sp], #64
  43da78:	ret
  43da7c:	nop
  43da80:	ret
  43da84:	nop
  43da88:	adrp	x2, 460000 <default_parse_debrief>
  43da8c:	mov	x1, #0x0                   	// #0
  43da90:	ldr	x2, [x2, #1280]
  43da94:	b	404410 <__cxa_atexit@plt>
  43da98:	mov	x2, x1
  43da9c:	mov	x1, x0
  43daa0:	mov	w0, #0x0                   	// #0
  43daa4:	b	404b40 <__xstat@plt>

Disassembly of section .fini:

000000000043daa8 <.fini>:
  43daa8:	stp	x29, x30, [sp, #-16]!
  43daac:	mov	x29, sp
  43dab0:	ldp	x29, x30, [sp], #16
  43dab4:	ret
