xrun(64): 24.03-s004: (c) Copyright 1995-2024 Cadence Design Systems, Inc.
TOOL:	xrun(64)	24.03-s004: Started on Jul 08, 2025 at 10:39:13 CEST
xrun
	SRC/counter_include_netlists.v
	-access +rwc
	-gui
Recompiling... reason: file '/home/bas33767/Desktop/DD_Lab_exercise/OpenFPGA/Fabric/mem/dpram8k.v' is newer than expected.
	expected: Tue Jul  8 10:36:58 2025
	actual:   Tue Jul  8 10:39:23 2025
file: SRC/counter_include_netlists.v
	module worklib.SRAM_1P_behavioral_bm_bist:v
		errors: 0, warnings: 0
	module worklib.RM_IHPSG13_1P_1024x8_c2_bm_bist:v
		errors: 0, warnings: 0
	module worklib.dpram_1024x8:v
		errors: 0, warnings: 0
output [0:0] const0;
                  |
xmvlog: *W,NODNTW (./SRC/sub_module/inv_buf_passgate.v,14|18): Implicit net port (const0) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] const1;
                  |
xmvlog: *W,NODNTW (./SRC/sub_module/inv_buf_passgate.v,36|18): Implicit net port (const1) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:2] in;
             |
xmvlog: *W,NODNTW (./SRC/sub_module/mux_primitives.v,17|13): Implicit net port (in) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:2] mem;
              |
xmvlog: *W,NODNTW (./SRC/sub_module/mux_primitives.v,19|14): Implicit net port (mem) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:2] mem_inv;
                  |
xmvlog: *W,NODNTW (./SRC/sub_module/mux_primitives.v,21|18): Implicit net port (mem_inv) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] out;
               |
xmvlog: *W,NODNTW (./SRC/sub_module/mux_primitives.v,23|15): Implicit net port (out) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:1] in;
             |
xmvlog: *W,NODNTW (./SRC/sub_module/mux_primitives.v,75|13): Implicit net port (in) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] mem;
              |
xmvlog: *W,NODNTW (./SRC/sub_module/mux_primitives.v,77|14): Implicit net port (mem) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] mem_inv;
                  |
xmvlog: *W,NODNTW (./SRC/sub_module/mux_primitives.v,79|18): Implicit net port (mem_inv) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] out;
               |
xmvlog: *W,NODNTW (./SRC/sub_module/mux_primitives.v,81|15): Implicit net port (out) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:1] in;
             |
xmvlog: *W,NODNTW (./SRC/sub_module/mux_primitives.v,127|13): Implicit net port (in) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:1] mem;
              |
xmvlog: *W,NODNTW (./SRC/sub_module/mux_primitives.v,129|14): Implicit net port (mem) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:1] mem_inv;
                  |
xmvlog: *W,NODNTW (./SRC/sub_module/mux_primitives.v,131|18): Implicit net port (mem_inv) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] out;
               |
xmvlog: *W,NODNTW (./SRC/sub_module/mux_primitives.v,133|15): Implicit net port (out) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:7] in;
             |
xmvlog: *W,NODNTW (./SRC/sub_module/mux_primitives.v,179|13): Implicit net port (in) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:7] mem;
              |
xmvlog: *W,NODNTW (./SRC/sub_module/mux_primitives.v,181|14): Implicit net port (mem) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:7] mem_inv;
                  |
xmvlog: *W,NODNTW (./SRC/sub_module/mux_primitives.v,183|18): Implicit net port (mem_inv) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] out;
               |
xmvlog: *W,NODNTW (./SRC/sub_module/mux_primitives.v,185|15): Implicit net port (out) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:4] in;
             |
xmvlog: *W,NODNTW (./SRC/sub_module/mux_primitives.v,267|13): Implicit net port (in) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:4] mem;
              |
xmvlog: *W,NODNTW (./SRC/sub_module/mux_primitives.v,269|14): Implicit net port (mem) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:4] mem_inv;
                  |
xmvlog: *W,NODNTW (./SRC/sub_module/mux_primitives.v,271|18): Implicit net port (mem_inv) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] out;
               |
xmvlog: *W,NODNTW (./SRC/sub_module/mux_primitives.v,273|15): Implicit net port (out) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:3] in;
             |
xmvlog: *W,NODNTW (./SRC/sub_module/mux_primitives.v,337|13): Implicit net port (in) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:3] mem;
              |
xmvlog: *W,NODNTW (./SRC/sub_module/mux_primitives.v,339|14): Implicit net port (mem) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:3] mem_inv;
                  |
xmvlog: *W,NODNTW (./SRC/sub_module/mux_primitives.v,341|18): Implicit net port (mem_inv) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] out;
               |
xmvlog: *W,NODNTW (./SRC/sub_module/mux_primitives.v,343|15): Implicit net port (out) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:2] in;
             |
xmvlog: *W,NODNTW (./SRC/sub_module/mux_primitives.v,401|13): Implicit net port (in) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:2] mem;
              |
xmvlog: *W,NODNTW (./SRC/sub_module/mux_primitives.v,403|14): Implicit net port (mem) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:2] mem_inv;
                  |
xmvlog: *W,NODNTW (./SRC/sub_module/mux_primitives.v,405|18): Implicit net port (mem_inv) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] out;
               |
xmvlog: *W,NODNTW (./SRC/sub_module/mux_primitives.v,407|15): Implicit net port (out) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:1] in;
             |
xmvlog: *W,NODNTW (./SRC/sub_module/mux_primitives.v,459|13): Implicit net port (in) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] mem;
              |
xmvlog: *W,NODNTW (./SRC/sub_module/mux_primitives.v,461|14): Implicit net port (mem) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] mem_inv;
                  |
xmvlog: *W,NODNTW (./SRC/sub_module/mux_primitives.v,463|18): Implicit net port (mem_inv) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] out;
               |
xmvlog: *W,NODNTW (./SRC/sub_module/mux_primitives.v,465|15): Implicit net port (out) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:5] in;
             |
xmvlog: *W,NODNTW (./SRC/sub_module/muxes.v,17|13): Implicit net port (in) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:5] sram;
               |
xmvlog: *W,NODNTW (./SRC/sub_module/muxes.v,19|15): Implicit net port (sram) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:5] sram_inv;
                   |
xmvlog: *W,NODNTW (./SRC/sub_module/muxes.v,21|19): Implicit net port (sram_inv) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] out;
               |
xmvlog: *W,NODNTW (./SRC/sub_module/muxes.v,23|15): Implicit net port (out) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:3] in;
             |
xmvlog: *W,NODNTW (./SRC/sub_module/muxes.v,116|13): Implicit net port (in) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:5] sram;
               |
xmvlog: *W,NODNTW (./SRC/sub_module/muxes.v,118|15): Implicit net port (sram) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:5] sram_inv;
                   |
xmvlog: *W,NODNTW (./SRC/sub_module/muxes.v,120|19): Implicit net port (sram_inv) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] out;
               |
xmvlog: *W,NODNTW (./SRC/sub_module/muxes.v,122|15): Implicit net port (out) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:2] in;
             |
xmvlog: *W,NODNTW (./SRC/sub_module/muxes.v,198|13): Implicit net port (in) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:1] sram;
               |
xmvlog: *W,NODNTW (./SRC/sub_module/muxes.v,200|15): Implicit net port (sram) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:1] sram_inv;
                   |
xmvlog: *W,NODNTW (./SRC/sub_module/muxes.v,202|19): Implicit net port (sram_inv) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] out;
               |
xmvlog: *W,NODNTW (./SRC/sub_module/muxes.v,204|15): Implicit net port (out) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:1] in;
             |
xmvlog: *W,NODNTW (./SRC/sub_module/muxes.v,282|13): Implicit net port (in) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:1] sram;
               |
xmvlog: *W,NODNTW (./SRC/sub_module/muxes.v,284|15): Implicit net port (sram) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:1] sram_inv;
                   |
xmvlog: *W,NODNTW (./SRC/sub_module/muxes.v,286|19): Implicit net port (sram_inv) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] out;
               |
xmvlog: *W,NODNTW (./SRC/sub_module/muxes.v,288|15): Implicit net port (out) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:4] in;
             |
xmvlog: *W,NODNTW (./SRC/sub_module/muxes.v,354|13): Implicit net port (in) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:5] sram;
               |
xmvlog: *W,NODNTW (./SRC/sub_module/muxes.v,356|15): Implicit net port (sram) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:5] sram_inv;
                   |
xmvlog: *W,NODNTW (./SRC/sub_module/muxes.v,358|19): Implicit net port (sram_inv) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] out;
               |
xmvlog: *W,NODNTW (./SRC/sub_module/muxes.v,360|15): Implicit net port (out) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:59] in;
              |
xmvlog: *W,NODNTW (./SRC/sub_module/muxes.v,448|14): Implicit net port (in) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:15] sram;
                |
xmvlog: *W,NODNTW (./SRC/sub_module/muxes.v,450|16): Implicit net port (sram) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:15] sram_inv;
                    |
xmvlog: *W,NODNTW (./SRC/sub_module/muxes.v,452|20): Implicit net port (sram_inv) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] out;
               |
xmvlog: *W,NODNTW (./SRC/sub_module/muxes.v,454|15): Implicit net port (out) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:2] in;
             |
xmvlog: *W,NODNTW (./SRC/sub_module/muxes.v,859|13): Implicit net port (in) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:3] sram;
               |
xmvlog: *W,NODNTW (./SRC/sub_module/muxes.v,861|15): Implicit net port (sram) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:3] sram_inv;
                   |
xmvlog: *W,NODNTW (./SRC/sub_module/muxes.v,863|19): Implicit net port (sram_inv) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] out;
               |
xmvlog: *W,NODNTW (./SRC/sub_module/muxes.v,865|15): Implicit net port (out) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:1] in;
             |
xmvlog: *W,NODNTW (./SRC/sub_module/muxes.v,929|13): Implicit net port (in) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:2] sram;
               |
xmvlog: *W,NODNTW (./SRC/sub_module/muxes.v,931|15): Implicit net port (sram) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:2] sram_inv;
                   |
xmvlog: *W,NODNTW (./SRC/sub_module/muxes.v,933|19): Implicit net port (sram_inv) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] out;
               |
xmvlog: *W,NODNTW (./SRC/sub_module/muxes.v,935|15): Implicit net port (out) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:63] in;
              |
xmvlog: *W,NODNTW (./SRC/sub_module/muxes.v,996|14): Implicit net port (in) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:5] sram;
               |
xmvlog: *W,NODNTW (./SRC/sub_module/muxes.v,998|15): Implicit net port (sram) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:5] sram_inv;
                   |
xmvlog: *W,NODNTW (./SRC/sub_module/muxes.v,1000|19): Implicit net port (sram_inv) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:3] lut4_out;
                    |
xmvlog: *W,NODNTW (./SRC/sub_module/muxes.v,1002|20): Implicit net port (lut4_out) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:1] lut5_out;
                    |
xmvlog: *W,NODNTW (./SRC/sub_module/muxes.v,1004|20): Implicit net port (lut5_out) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] lut6_out;
                    |
xmvlog: *W,NODNTW (./SRC/sub_module/muxes.v,1006|20): Implicit net port (lut6_out) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:63] sram;
                |
xmvlog: *W,NODNTW (./SRC/sub_module/luts.v,23|16): Implicit net port (sram) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:63] sram_inv;
                    |
xmvlog: *W,NODNTW (./SRC/sub_module/luts.v,25|20): Implicit net port (sram_inv) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:1] mode;
               |
xmvlog: *W,NODNTW (./SRC/sub_module/luts.v,27|15): Implicit net port (mode) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:1] mode_inv;
                   |
xmvlog: *W,NODNTW (./SRC/sub_module/luts.v,29|19): Implicit net port (mode_inv) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] pReset;
                 |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,19|17): Implicit net port (pReset) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] prog_clk;
                   |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,21|19): Implicit net port (prog_clk) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] ccff_head;
                    |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,23|20): Implicit net port (ccff_head) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] ccff_tail;
                     |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,25|21): Implicit net port (ccff_tail) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:5] mem_out;
                   |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,27|19): Implicit net port (mem_out) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:5] mem_outb;
                    |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,29|20): Implicit net port (mem_outb) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] pReset;
                 |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,108|17): Implicit net port (pReset) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] prog_clk;
                   |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,110|19): Implicit net port (prog_clk) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] ccff_head;
                    |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,112|20): Implicit net port (ccff_head) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] ccff_tail;
                     |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,114|21): Implicit net port (ccff_tail) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:5] mem_out;
                   |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,116|19): Implicit net port (mem_out) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:5] mem_outb;
                    |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,118|20): Implicit net port (mem_outb) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] pReset;
                 |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,197|17): Implicit net port (pReset) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] prog_clk;
                   |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,199|19): Implicit net port (prog_clk) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] ccff_head;
                    |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,201|20): Implicit net port (ccff_head) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] ccff_tail;
                     |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,203|21): Implicit net port (ccff_tail) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:1] mem_out;
                   |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,205|19): Implicit net port (mem_out) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:1] mem_outb;
                    |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,207|20): Implicit net port (mem_outb) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] pReset;
                 |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,258|17): Implicit net port (pReset) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] prog_clk;
                   |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,260|19): Implicit net port (prog_clk) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] ccff_head;
                    |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,262|20): Implicit net port (ccff_head) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] ccff_tail;
                     |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,264|21): Implicit net port (ccff_tail) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:1] mem_out;
                   |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,266|19): Implicit net port (mem_out) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:1] mem_outb;
                    |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,268|20): Implicit net port (mem_outb) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] pReset;
                 |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,319|17): Implicit net port (pReset) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] prog_clk;
                   |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,321|19): Implicit net port (prog_clk) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] ccff_head;
                    |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,323|20): Implicit net port (ccff_head) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] ccff_tail;
                     |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,325|21): Implicit net port (ccff_tail) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:5] mem_out;
                   |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,327|19): Implicit net port (mem_out) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:5] mem_outb;
                    |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,329|20): Implicit net port (mem_outb) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] pReset;
                 |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,408|17): Implicit net port (pReset) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] prog_clk;
                   |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,410|19): Implicit net port (prog_clk) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] ccff_head;
                    |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,412|20): Implicit net port (ccff_head) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] ccff_tail;
                     |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,414|21): Implicit net port (ccff_tail) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:15] mem_out;
                    |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,416|20): Implicit net port (mem_out) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:15] mem_outb;
                     |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,418|21): Implicit net port (mem_outb) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] pReset;
                 |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,567|17): Implicit net port (pReset) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] prog_clk;
                   |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,569|19): Implicit net port (prog_clk) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] ccff_head;
                    |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,571|20): Implicit net port (ccff_head) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] ccff_tail;
                     |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,573|21): Implicit net port (ccff_tail) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:3] mem_out;
                   |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,575|19): Implicit net port (mem_out) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:3] mem_outb;
                    |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,577|20): Implicit net port (mem_outb) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] pReset;
                 |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,642|17): Implicit net port (pReset) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] prog_clk;
                   |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,644|19): Implicit net port (prog_clk) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] ccff_head;
                    |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,646|20): Implicit net port (ccff_head) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] ccff_tail;
                     |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,648|21): Implicit net port (ccff_tail) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:2] mem_out;
                   |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,650|19): Implicit net port (mem_out) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:2] mem_outb;
                    |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,652|20): Implicit net port (mem_outb) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] pReset;
                 |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,710|17): Implicit net port (pReset) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] prog_clk;
                   |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,712|19): Implicit net port (prog_clk) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] ccff_head;
                    |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,714|20): Implicit net port (ccff_head) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] ccff_tail;
                     |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,716|21): Implicit net port (ccff_tail) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:1] mem_out;
                   |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,718|19): Implicit net port (mem_out) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:1] mem_outb;
                    |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,720|20): Implicit net port (mem_outb) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] pReset;
                 |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,771|17): Implicit net port (pReset) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] prog_clk;
                   |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,773|19): Implicit net port (prog_clk) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] ccff_head;
                    |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,775|20): Implicit net port (ccff_head) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] ccff_tail;
                     |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,777|21): Implicit net port (ccff_tail) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:65] mem_out;
                    |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,779|20): Implicit net port (mem_out) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:65] mem_outb;
                     |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,781|21): Implicit net port (mem_outb) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] pReset;
                 |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,1280|17): Implicit net port (pReset) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] prog_clk;
                   |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,1282|19): Implicit net port (prog_clk) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] ccff_head;
                    |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,1284|20): Implicit net port (ccff_head) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] ccff_tail;
                     |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,1286|21): Implicit net port (ccff_tail) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] mem_out;
                   |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,1288|19): Implicit net port (mem_out) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] mem_outb;
                    |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,1290|20): Implicit net port (mem_outb) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] pReset;
                 |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,1334|17): Implicit net port (pReset) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] prog_clk;
                   |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,1336|19): Implicit net port (prog_clk) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] ccff_head;
                    |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,1338|20): Implicit net port (ccff_head) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] ccff_tail;
                     |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,1340|21): Implicit net port (ccff_tail) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:1] mem_out;
                   |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,1342|19): Implicit net port (mem_out) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:1] mem_outb;
                    |
xmvlog: *W,NODNTW (./SRC/sub_module/memories.v,1344|20): Implicit net port (mem_outb) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] pReset;
                 |
xmvlog: *W,NODNTW (./SRC/lb/logical_tile_io_mode_physical__iopad.v,20|17): Implicit net port (pReset) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] prog_clk;
                   |
xmvlog: *W,NODNTW (./SRC/lb/logical_tile_io_mode_physical__iopad.v,22|19): Implicit net port (prog_clk) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
inout [0:0] gfpga_pad_GPIO_PAD;
                             |
xmvlog: *W,NODNTW (./SRC/lb/logical_tile_io_mode_physical__iopad.v,24|29): Implicit net port (gfpga_pad_GPIO_PAD) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] ccff_head;
                    |
xmvlog: *W,NODNTW (./SRC/lb/logical_tile_io_mode_physical__iopad.v,28|20): Implicit net port (ccff_head) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] ccff_tail;
                     |
xmvlog: *W,NODNTW (./SRC/lb/logical_tile_io_mode_physical__iopad.v,32|21): Implicit net port (ccff_tail) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] pReset;
                 |
xmvlog: *W,NODNTW (./SRC/lb/logical_tile_io_mode_io_.v,21|17): Implicit net port (pReset) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] prog_clk;
                   |
xmvlog: *W,NODNTW (./SRC/lb/logical_tile_io_mode_io_.v,23|19): Implicit net port (prog_clk) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
inout [0:0] gfpga_pad_GPIO_PAD;
                             |
xmvlog: *W,NODNTW (./SRC/lb/logical_tile_io_mode_io_.v,25|29): Implicit net port (gfpga_pad_GPIO_PAD) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] ccff_head;
                    |
xmvlog: *W,NODNTW (./SRC/lb/logical_tile_io_mode_io_.v,29|20): Implicit net port (ccff_head) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] ccff_tail;
                     |
xmvlog: *W,NODNTW (./SRC/lb/logical_tile_io_mode_io_.v,33|21): Implicit net port (ccff_tail) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] pReset;
                 |
xmvlog: *W,NODNTW (./SRC/lb/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6.v,21|17): Implicit net port (pReset) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] prog_clk;
                   |
xmvlog: *W,NODNTW (./SRC/lb/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6.v,23|19): Implicit net port (prog_clk) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] ccff_head;
                    |
xmvlog: *W,NODNTW (./SRC/lb/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6.v,27|20): Implicit net port (ccff_head) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] ccff_tail;
                     |
xmvlog: *W,NODNTW (./SRC/lb/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6.v,35|21): Implicit net port (ccff_tail) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] pReset;
                 |
xmvlog: *W,NODNTW (./SRC/lb/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic.v,21|17): Implicit net port (pReset) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] prog_clk;
                   |
xmvlog: *W,NODNTW (./SRC/lb/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic.v,23|19): Implicit net port (prog_clk) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] ccff_head;
                    |
xmvlog: *W,NODNTW (./SRC/lb/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic.v,27|20): Implicit net port (ccff_head) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] ccff_tail;
                     |
xmvlog: *W,NODNTW (./SRC/lb/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic.v,33|21): Implicit net port (ccff_tail) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] pReset;
                 |
xmvlog: *W,NODNTW (./SRC/lb/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff.v,22|17): Implicit net port (pReset) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] prog_clk;
                   |
xmvlog: *W,NODNTW (./SRC/lb/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff.v,24|19): Implicit net port (prog_clk) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] ccff_head;
                    |
xmvlog: *W,NODNTW (./SRC/lb/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff.v,32|20): Implicit net port (ccff_head) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] ccff_tail;
                     |
xmvlog: *W,NODNTW (./SRC/lb/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff.v,36|21): Implicit net port (ccff_tail) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] pReset;
                 |
xmvlog: *W,NODNTW (./SRC/lb/logical_tile_clb_mode_default__fle_mode_physical__fabric.v,25|17): Implicit net port (pReset) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] prog_clk;
                   |
xmvlog: *W,NODNTW (./SRC/lb/logical_tile_clb_mode_default__fle_mode_physical__fabric.v,27|19): Implicit net port (prog_clk) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] ccff_head;
                    |
xmvlog: *W,NODNTW (./SRC/lb/logical_tile_clb_mode_default__fle_mode_physical__fabric.v,39|20): Implicit net port (ccff_head) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] ccff_tail;
                     |
xmvlog: *W,NODNTW (./SRC/lb/logical_tile_clb_mode_default__fle_mode_physical__fabric.v,45|21): Implicit net port (ccff_tail) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] pReset;
                 |
xmvlog: *W,NODNTW (./SRC/lb/logical_tile_clb_mode_default__fle.v,25|17): Implicit net port (pReset) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] prog_clk;
                   |
xmvlog: *W,NODNTW (./SRC/lb/logical_tile_clb_mode_default__fle.v,27|19): Implicit net port (prog_clk) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] ccff_head;
                    |
xmvlog: *W,NODNTW (./SRC/lb/logical_tile_clb_mode_default__fle.v,39|20): Implicit net port (ccff_head) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] ccff_tail;
                     |
xmvlog: *W,NODNTW (./SRC/lb/logical_tile_clb_mode_default__fle.v,45|21): Implicit net port (ccff_tail) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] pReset;
                 |
xmvlog: *W,NODNTW (./SRC/lb/logical_tile_clb_mode_clb_.v,25|17): Implicit net port (pReset) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] prog_clk;
                   |
xmvlog: *W,NODNTW (./SRC/lb/logical_tile_clb_mode_clb_.v,27|19): Implicit net port (prog_clk) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] ccff_head;
                    |
xmvlog: *W,NODNTW (./SRC/lb/logical_tile_clb_mode_clb_.v,39|20): Implicit net port (ccff_head) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] ccff_tail;
                     |
xmvlog: *W,NODNTW (./SRC/lb/logical_tile_clb_mode_clb_.v,45|21): Implicit net port (ccff_tail) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] pReset;
                 |
xmvlog: *W,NODNTW (./SRC/lb/logical_tile_mult_36_mode_mult_36x36__mult_36x36_slice_mode_default__mult_36x36.v,20|17): Implicit net port (pReset) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] prog_clk;
                   |
xmvlog: *W,NODNTW (./SRC/lb/logical_tile_mult_36_mode_mult_36x36__mult_36x36_slice_mode_default__mult_36x36.v,22|19): Implicit net port (prog_clk) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] ccff_head;
                    |
xmvlog: *W,NODNTW (./SRC/lb/logical_tile_mult_36_mode_mult_36x36__mult_36x36_slice_mode_default__mult_36x36.v,28|20): Implicit net port (ccff_head) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] ccff_tail;
                     |
xmvlog: *W,NODNTW (./SRC/lb/logical_tile_mult_36_mode_mult_36x36__mult_36x36_slice_mode_default__mult_36x36.v,32|21): Implicit net port (ccff_tail) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] pReset;
                 |
xmvlog: *W,NODNTW (./SRC/lb/logical_tile_mult_36_mode_mult_36x36__mult_36x36_slice.v,21|17): Implicit net port (pReset) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] prog_clk;
                   |
xmvlog: *W,NODNTW (./SRC/lb/logical_tile_mult_36_mode_mult_36x36__mult_36x36_slice.v,23|19): Implicit net port (prog_clk) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] ccff_head;
                    |
xmvlog: *W,NODNTW (./SRC/lb/logical_tile_mult_36_mode_mult_36x36__mult_36x36_slice.v,29|20): Implicit net port (ccff_head) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] ccff_tail;
                     |
xmvlog: *W,NODNTW (./SRC/lb/logical_tile_mult_36_mode_mult_36x36__mult_36x36_slice.v,33|21): Implicit net port (ccff_tail) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] pReset;
                 |
xmvlog: *W,NODNTW (./SRC/lb/logical_tile_mult_36_mode_mult_36_.v,21|17): Implicit net port (pReset) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] prog_clk;
                   |
xmvlog: *W,NODNTW (./SRC/lb/logical_tile_mult_36_mode_mult_36_.v,23|19): Implicit net port (prog_clk) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] ccff_head;
                    |
xmvlog: *W,NODNTW (./SRC/lb/logical_tile_mult_36_mode_mult_36_.v,29|20): Implicit net port (ccff_head) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] ccff_tail;
                     |
xmvlog: *W,NODNTW (./SRC/lb/logical_tile_mult_36_mode_mult_36_.v,33|21): Implicit net port (ccff_tail) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] pReset;
                 |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_top.v,35|17): Implicit net port (pReset) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] prog_clk;
                   |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_top.v,37|19): Implicit net port (prog_clk) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
inout [0:7] gfpga_pad_GPIO_PAD;
                             |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_top.v,39|29): Implicit net port (gfpga_pad_GPIO_PAD) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_width_0_height_0_subtile_0__pin_outpad_0_;
                                                           |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_top.v,41|59): Implicit net port (bottom_width_0_height_0_subtile_0__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_width_0_height_0_subtile_1__pin_outpad_0_;
                                                           |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_top.v,43|59): Implicit net port (bottom_width_0_height_0_subtile_1__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_width_0_height_0_subtile_2__pin_outpad_0_;
                                                           |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_top.v,45|59): Implicit net port (bottom_width_0_height_0_subtile_2__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_width_0_height_0_subtile_3__pin_outpad_0_;
                                                           |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_top.v,47|59): Implicit net port (bottom_width_0_height_0_subtile_3__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_width_0_height_0_subtile_4__pin_outpad_0_;
                                                           |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_top.v,49|59): Implicit net port (bottom_width_0_height_0_subtile_4__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_width_0_height_0_subtile_5__pin_outpad_0_;
                                                           |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_top.v,51|59): Implicit net port (bottom_width_0_height_0_subtile_5__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_width_0_height_0_subtile_6__pin_outpad_0_;
                                                           |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_top.v,53|59): Implicit net port (bottom_width_0_height_0_subtile_6__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_width_0_height_0_subtile_7__pin_outpad_0_;
                                                           |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_top.v,55|59): Implicit net port (bottom_width_0_height_0_subtile_7__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] ccff_head;
                    |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_top.v,57|20): Implicit net port (ccff_head) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] bottom_width_0_height_0_subtile_0__pin_inpad_0_;
                                                           |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_top.v,59|59): Implicit net port (bottom_width_0_height_0_subtile_0__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] bottom_width_0_height_0_subtile_1__pin_inpad_0_;
                                                           |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_top.v,61|59): Implicit net port (bottom_width_0_height_0_subtile_1__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] bottom_width_0_height_0_subtile_2__pin_inpad_0_;
                                                           |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_top.v,63|59): Implicit net port (bottom_width_0_height_0_subtile_2__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] bottom_width_0_height_0_subtile_3__pin_inpad_0_;
                                                           |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_top.v,65|59): Implicit net port (bottom_width_0_height_0_subtile_3__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] bottom_width_0_height_0_subtile_4__pin_inpad_0_;
                                                           |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_top.v,67|59): Implicit net port (bottom_width_0_height_0_subtile_4__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] bottom_width_0_height_0_subtile_5__pin_inpad_0_;
                                                           |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_top.v,69|59): Implicit net port (bottom_width_0_height_0_subtile_5__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] bottom_width_0_height_0_subtile_6__pin_inpad_0_;
                                                           |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_top.v,71|59): Implicit net port (bottom_width_0_height_0_subtile_6__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] bottom_width_0_height_0_subtile_7__pin_inpad_0_;
                                                           |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_top.v,73|59): Implicit net port (bottom_width_0_height_0_subtile_7__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] ccff_tail;
                     |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_top.v,75|21): Implicit net port (ccff_tail) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] pReset;
                 |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_right.v,35|17): Implicit net port (pReset) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] prog_clk;
                   |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_right.v,37|19): Implicit net port (prog_clk) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
inout [0:7] gfpga_pad_GPIO_PAD;
                             |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_right.v,39|29): Implicit net port (gfpga_pad_GPIO_PAD) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_width_0_height_0_subtile_0__pin_outpad_0_;
                                                         |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_right.v,41|57): Implicit net port (left_width_0_height_0_subtile_0__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_width_0_height_0_subtile_1__pin_outpad_0_;
                                                         |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_right.v,43|57): Implicit net port (left_width_0_height_0_subtile_1__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_width_0_height_0_subtile_2__pin_outpad_0_;
                                                         |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_right.v,45|57): Implicit net port (left_width_0_height_0_subtile_2__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_width_0_height_0_subtile_3__pin_outpad_0_;
                                                         |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_right.v,47|57): Implicit net port (left_width_0_height_0_subtile_3__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_width_0_height_0_subtile_4__pin_outpad_0_;
                                                         |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_right.v,49|57): Implicit net port (left_width_0_height_0_subtile_4__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_width_0_height_0_subtile_5__pin_outpad_0_;
                                                         |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_right.v,51|57): Implicit net port (left_width_0_height_0_subtile_5__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_width_0_height_0_subtile_6__pin_outpad_0_;
                                                         |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_right.v,53|57): Implicit net port (left_width_0_height_0_subtile_6__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_width_0_height_0_subtile_7__pin_outpad_0_;
                                                         |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_right.v,55|57): Implicit net port (left_width_0_height_0_subtile_7__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] ccff_head;
                    |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_right.v,57|20): Implicit net port (ccff_head) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_width_0_height_0_subtile_0__pin_inpad_0_;
                                                         |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_right.v,59|57): Implicit net port (left_width_0_height_0_subtile_0__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_width_0_height_0_subtile_1__pin_inpad_0_;
                                                         |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_right.v,61|57): Implicit net port (left_width_0_height_0_subtile_1__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_width_0_height_0_subtile_2__pin_inpad_0_;
                                                         |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_right.v,63|57): Implicit net port (left_width_0_height_0_subtile_2__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_width_0_height_0_subtile_3__pin_inpad_0_;
                                                         |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_right.v,65|57): Implicit net port (left_width_0_height_0_subtile_3__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_width_0_height_0_subtile_4__pin_inpad_0_;
                                                         |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_right.v,67|57): Implicit net port (left_width_0_height_0_subtile_4__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_width_0_height_0_subtile_5__pin_inpad_0_;
                                                         |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_right.v,69|57): Implicit net port (left_width_0_height_0_subtile_5__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_width_0_height_0_subtile_6__pin_inpad_0_;
                                                         |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_right.v,71|57): Implicit net port (left_width_0_height_0_subtile_6__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_width_0_height_0_subtile_7__pin_inpad_0_;
                                                         |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_right.v,73|57): Implicit net port (left_width_0_height_0_subtile_7__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] ccff_tail;
                     |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_right.v,75|21): Implicit net port (ccff_tail) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] pReset;
                 |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_bottom.v,35|17): Implicit net port (pReset) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] prog_clk;
                   |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_bottom.v,37|19): Implicit net port (prog_clk) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
inout [0:7] gfpga_pad_GPIO_PAD;
                             |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_bottom.v,39|29): Implicit net port (gfpga_pad_GPIO_PAD) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] top_width_0_height_0_subtile_0__pin_outpad_0_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_bottom.v,41|56): Implicit net port (top_width_0_height_0_subtile_0__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] top_width_0_height_0_subtile_1__pin_outpad_0_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_bottom.v,43|56): Implicit net port (top_width_0_height_0_subtile_1__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] top_width_0_height_0_subtile_2__pin_outpad_0_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_bottom.v,45|56): Implicit net port (top_width_0_height_0_subtile_2__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] top_width_0_height_0_subtile_3__pin_outpad_0_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_bottom.v,47|56): Implicit net port (top_width_0_height_0_subtile_3__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] top_width_0_height_0_subtile_4__pin_outpad_0_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_bottom.v,49|56): Implicit net port (top_width_0_height_0_subtile_4__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] top_width_0_height_0_subtile_5__pin_outpad_0_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_bottom.v,51|56): Implicit net port (top_width_0_height_0_subtile_5__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] top_width_0_height_0_subtile_6__pin_outpad_0_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_bottom.v,53|56): Implicit net port (top_width_0_height_0_subtile_6__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] top_width_0_height_0_subtile_7__pin_outpad_0_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_bottom.v,55|56): Implicit net port (top_width_0_height_0_subtile_7__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] ccff_head;
                    |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_bottom.v,57|20): Implicit net port (ccff_head) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] top_width_0_height_0_subtile_0__pin_inpad_0_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_bottom.v,59|56): Implicit net port (top_width_0_height_0_subtile_0__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] top_width_0_height_0_subtile_1__pin_inpad_0_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_bottom.v,61|56): Implicit net port (top_width_0_height_0_subtile_1__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] top_width_0_height_0_subtile_2__pin_inpad_0_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_bottom.v,63|56): Implicit net port (top_width_0_height_0_subtile_2__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] top_width_0_height_0_subtile_3__pin_inpad_0_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_bottom.v,65|56): Implicit net port (top_width_0_height_0_subtile_3__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] top_width_0_height_0_subtile_4__pin_inpad_0_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_bottom.v,67|56): Implicit net port (top_width_0_height_0_subtile_4__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] top_width_0_height_0_subtile_5__pin_inpad_0_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_bottom.v,69|56): Implicit net port (top_width_0_height_0_subtile_5__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] top_width_0_height_0_subtile_6__pin_inpad_0_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_bottom.v,71|56): Implicit net port (top_width_0_height_0_subtile_6__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] top_width_0_height_0_subtile_7__pin_inpad_0_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_bottom.v,73|56): Implicit net port (top_width_0_height_0_subtile_7__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] ccff_tail;
                     |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_bottom.v,75|21): Implicit net port (ccff_tail) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] pReset;
                 |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_left.v,35|17): Implicit net port (pReset) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] prog_clk;
                   |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_left.v,37|19): Implicit net port (prog_clk) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
inout [0:7] gfpga_pad_GPIO_PAD;
                             |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_left.v,39|29): Implicit net port (gfpga_pad_GPIO_PAD) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_0__pin_outpad_0_;
                                                          |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_left.v,41|58): Implicit net port (right_width_0_height_0_subtile_0__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_1__pin_outpad_0_;
                                                          |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_left.v,43|58): Implicit net port (right_width_0_height_0_subtile_1__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_2__pin_outpad_0_;
                                                          |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_left.v,45|58): Implicit net port (right_width_0_height_0_subtile_2__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_3__pin_outpad_0_;
                                                          |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_left.v,47|58): Implicit net port (right_width_0_height_0_subtile_3__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_4__pin_outpad_0_;
                                                          |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_left.v,49|58): Implicit net port (right_width_0_height_0_subtile_4__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_5__pin_outpad_0_;
                                                          |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_left.v,51|58): Implicit net port (right_width_0_height_0_subtile_5__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_6__pin_outpad_0_;
                                                          |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_left.v,53|58): Implicit net port (right_width_0_height_0_subtile_6__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_7__pin_outpad_0_;
                                                          |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_left.v,55|58): Implicit net port (right_width_0_height_0_subtile_7__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] ccff_head;
                    |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_left.v,57|20): Implicit net port (ccff_head) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] right_width_0_height_0_subtile_0__pin_inpad_0_;
                                                          |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_left.v,59|58): Implicit net port (right_width_0_height_0_subtile_0__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] right_width_0_height_0_subtile_1__pin_inpad_0_;
                                                          |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_left.v,61|58): Implicit net port (right_width_0_height_0_subtile_1__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] right_width_0_height_0_subtile_2__pin_inpad_0_;
                                                          |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_left.v,63|58): Implicit net port (right_width_0_height_0_subtile_2__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] right_width_0_height_0_subtile_3__pin_inpad_0_;
                                                          |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_left.v,65|58): Implicit net port (right_width_0_height_0_subtile_3__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] right_width_0_height_0_subtile_4__pin_inpad_0_;
                                                          |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_left.v,67|58): Implicit net port (right_width_0_height_0_subtile_4__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] right_width_0_height_0_subtile_5__pin_inpad_0_;
                                                          |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_left.v,69|58): Implicit net port (right_width_0_height_0_subtile_5__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] right_width_0_height_0_subtile_6__pin_inpad_0_;
                                                          |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_left.v,71|58): Implicit net port (right_width_0_height_0_subtile_6__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] right_width_0_height_0_subtile_7__pin_inpad_0_;
                                                          |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_left.v,73|58): Implicit net port (right_width_0_height_0_subtile_7__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] ccff_tail;
                     |
xmvlog: *W,NODNTW (./SRC/lb/grid_io_left.v,75|21): Implicit net port (ccff_tail) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] pReset;
                 |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,83|17): Implicit net port (pReset) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] prog_clk;
                   |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,85|19): Implicit net port (prog_clk) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] top_width_0_height_0_subtile_0__pin_cin_0_;
                                                     |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,87|53): Implicit net port (top_width_0_height_0_subtile_0__pin_cin_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_0__pin_I_0_;
                                                     |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,89|53): Implicit net port (right_width_0_height_0_subtile_0__pin_I_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_0__pin_I_1_;
                                                     |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,91|53): Implicit net port (right_width_0_height_0_subtile_0__pin_I_1_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_0__pin_I_2_;
                                                     |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,93|53): Implicit net port (right_width_0_height_0_subtile_0__pin_I_2_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_0__pin_I_3_;
                                                     |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,95|53): Implicit net port (right_width_0_height_0_subtile_0__pin_I_3_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_0__pin_I_4_;
                                                     |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,97|53): Implicit net port (right_width_0_height_0_subtile_0__pin_I_4_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_0__pin_I_5_;
                                                     |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,99|53): Implicit net port (right_width_0_height_0_subtile_0__pin_I_5_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_0__pin_I_6_;
                                                     |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,101|53): Implicit net port (right_width_0_height_0_subtile_0__pin_I_6_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_0__pin_I_7_;
                                                     |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,103|53): Implicit net port (right_width_0_height_0_subtile_0__pin_I_7_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_0__pin_I_8_;
                                                     |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,105|53): Implicit net port (right_width_0_height_0_subtile_0__pin_I_8_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_0__pin_I_9_;
                                                     |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,107|53): Implicit net port (right_width_0_height_0_subtile_0__pin_I_9_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_0__pin_I_10_;
                                                      |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,109|54): Implicit net port (right_width_0_height_0_subtile_0__pin_I_10_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_0__pin_I_11_;
                                                      |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,111|54): Implicit net port (right_width_0_height_0_subtile_0__pin_I_11_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_0__pin_I_12_;
                                                      |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,113|54): Implicit net port (right_width_0_height_0_subtile_0__pin_I_12_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_0__pin_I_13_;
                                                      |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,115|54): Implicit net port (right_width_0_height_0_subtile_0__pin_I_13_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_0__pin_I_14_;
                                                      |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,117|54): Implicit net port (right_width_0_height_0_subtile_0__pin_I_14_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_0__pin_I_15_;
                                                      |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,119|54): Implicit net port (right_width_0_height_0_subtile_0__pin_I_15_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_0__pin_I_16_;
                                                      |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,121|54): Implicit net port (right_width_0_height_0_subtile_0__pin_I_16_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_0__pin_I_17_;
                                                      |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,123|54): Implicit net port (right_width_0_height_0_subtile_0__pin_I_17_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_0__pin_I_18_;
                                                      |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,125|54): Implicit net port (right_width_0_height_0_subtile_0__pin_I_18_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_0__pin_I_19_;
                                                      |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,127|54): Implicit net port (right_width_0_height_0_subtile_0__pin_I_19_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_width_0_height_0_subtile_0__pin_I_20_;
                                                       |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,129|55): Implicit net port (bottom_width_0_height_0_subtile_0__pin_I_20_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_width_0_height_0_subtile_0__pin_I_21_;
                                                       |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,131|55): Implicit net port (bottom_width_0_height_0_subtile_0__pin_I_21_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_width_0_height_0_subtile_0__pin_I_22_;
                                                       |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,133|55): Implicit net port (bottom_width_0_height_0_subtile_0__pin_I_22_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_width_0_height_0_subtile_0__pin_I_23_;
                                                       |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,135|55): Implicit net port (bottom_width_0_height_0_subtile_0__pin_I_23_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_width_0_height_0_subtile_0__pin_I_24_;
                                                       |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,137|55): Implicit net port (bottom_width_0_height_0_subtile_0__pin_I_24_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_width_0_height_0_subtile_0__pin_I_25_;
                                                       |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,139|55): Implicit net port (bottom_width_0_height_0_subtile_0__pin_I_25_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_width_0_height_0_subtile_0__pin_I_26_;
                                                       |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,141|55): Implicit net port (bottom_width_0_height_0_subtile_0__pin_I_26_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_width_0_height_0_subtile_0__pin_I_27_;
                                                       |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,143|55): Implicit net port (bottom_width_0_height_0_subtile_0__pin_I_27_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_width_0_height_0_subtile_0__pin_I_28_;
                                                       |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,145|55): Implicit net port (bottom_width_0_height_0_subtile_0__pin_I_28_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_width_0_height_0_subtile_0__pin_I_29_;
                                                       |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,147|55): Implicit net port (bottom_width_0_height_0_subtile_0__pin_I_29_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_width_0_height_0_subtile_0__pin_I_30_;
                                                       |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,149|55): Implicit net port (bottom_width_0_height_0_subtile_0__pin_I_30_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_width_0_height_0_subtile_0__pin_I_31_;
                                                       |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,151|55): Implicit net port (bottom_width_0_height_0_subtile_0__pin_I_31_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_width_0_height_0_subtile_0__pin_I_32_;
                                                       |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,153|55): Implicit net port (bottom_width_0_height_0_subtile_0__pin_I_32_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_width_0_height_0_subtile_0__pin_I_33_;
                                                       |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,155|55): Implicit net port (bottom_width_0_height_0_subtile_0__pin_I_33_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_width_0_height_0_subtile_0__pin_I_34_;
                                                       |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,157|55): Implicit net port (bottom_width_0_height_0_subtile_0__pin_I_34_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_width_0_height_0_subtile_0__pin_I_35_;
                                                       |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,159|55): Implicit net port (bottom_width_0_height_0_subtile_0__pin_I_35_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_width_0_height_0_subtile_0__pin_I_36_;
                                                       |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,161|55): Implicit net port (bottom_width_0_height_0_subtile_0__pin_I_36_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_width_0_height_0_subtile_0__pin_I_37_;
                                                       |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,163|55): Implicit net port (bottom_width_0_height_0_subtile_0__pin_I_37_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_width_0_height_0_subtile_0__pin_I_38_;
                                                       |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,165|55): Implicit net port (bottom_width_0_height_0_subtile_0__pin_I_38_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_width_0_height_0_subtile_0__pin_I_39_;
                                                       |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,167|55): Implicit net port (bottom_width_0_height_0_subtile_0__pin_I_39_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_width_0_height_0_subtile_0__pin_set_0_;
                                                      |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,169|54): Implicit net port (left_width_0_height_0_subtile_0__pin_set_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_width_0_height_0_subtile_0__pin_reset_0_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,171|56): Implicit net port (left_width_0_height_0_subtile_0__pin_reset_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_width_0_height_0_subtile_0__pin_clk_0_;
                                                      |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,173|54): Implicit net port (left_width_0_height_0_subtile_0__pin_clk_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] ccff_head;
                    |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,175|20): Implicit net port (ccff_head) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] right_width_0_height_0_subtile_0__pin_O_0_;
                                                      |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,177|54): Implicit net port (right_width_0_height_0_subtile_0__pin_O_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] right_width_0_height_0_subtile_0__pin_O_1_;
                                                      |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,179|54): Implicit net port (right_width_0_height_0_subtile_0__pin_O_1_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] right_width_0_height_0_subtile_0__pin_O_2_;
                                                      |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,181|54): Implicit net port (right_width_0_height_0_subtile_0__pin_O_2_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] right_width_0_height_0_subtile_0__pin_O_3_;
                                                      |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,183|54): Implicit net port (right_width_0_height_0_subtile_0__pin_O_3_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] right_width_0_height_0_subtile_0__pin_O_4_;
                                                      |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,185|54): Implicit net port (right_width_0_height_0_subtile_0__pin_O_4_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] right_width_0_height_0_subtile_0__pin_O_5_;
                                                      |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,187|54): Implicit net port (right_width_0_height_0_subtile_0__pin_O_5_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] right_width_0_height_0_subtile_0__pin_O_6_;
                                                      |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,189|54): Implicit net port (right_width_0_height_0_subtile_0__pin_O_6_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] right_width_0_height_0_subtile_0__pin_O_7_;
                                                      |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,191|54): Implicit net port (right_width_0_height_0_subtile_0__pin_O_7_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] right_width_0_height_0_subtile_0__pin_O_8_;
                                                      |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,193|54): Implicit net port (right_width_0_height_0_subtile_0__pin_O_8_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] right_width_0_height_0_subtile_0__pin_O_9_;
                                                      |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,195|54): Implicit net port (right_width_0_height_0_subtile_0__pin_O_9_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] bottom_width_0_height_0_subtile_0__pin_O_10_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,197|56): Implicit net port (bottom_width_0_height_0_subtile_0__pin_O_10_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] bottom_width_0_height_0_subtile_0__pin_O_11_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,199|56): Implicit net port (bottom_width_0_height_0_subtile_0__pin_O_11_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] bottom_width_0_height_0_subtile_0__pin_O_12_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,201|56): Implicit net port (bottom_width_0_height_0_subtile_0__pin_O_12_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] bottom_width_0_height_0_subtile_0__pin_O_13_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,203|56): Implicit net port (bottom_width_0_height_0_subtile_0__pin_O_13_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] bottom_width_0_height_0_subtile_0__pin_O_14_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,205|56): Implicit net port (bottom_width_0_height_0_subtile_0__pin_O_14_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] bottom_width_0_height_0_subtile_0__pin_O_15_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,207|56): Implicit net port (bottom_width_0_height_0_subtile_0__pin_O_15_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] bottom_width_0_height_0_subtile_0__pin_O_16_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,209|56): Implicit net port (bottom_width_0_height_0_subtile_0__pin_O_16_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] bottom_width_0_height_0_subtile_0__pin_O_17_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,211|56): Implicit net port (bottom_width_0_height_0_subtile_0__pin_O_17_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] bottom_width_0_height_0_subtile_0__pin_O_18_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,213|56): Implicit net port (bottom_width_0_height_0_subtile_0__pin_O_18_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] bottom_width_0_height_0_subtile_0__pin_O_19_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,215|56): Implicit net port (bottom_width_0_height_0_subtile_0__pin_O_19_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] bottom_width_0_height_0_subtile_0__pin_cout_0_;
                                                          |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,217|58): Implicit net port (bottom_width_0_height_0_subtile_0__pin_cout_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] ccff_tail;
                     |
xmvlog: *W,NODNTW (./SRC/lb/grid_clb.v,219|21): Implicit net port (ccff_tail) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_0__pin_waddr_0_;
                                                         |
xmvlog: *W,NODNTW (./SRC/lb/grid_memory.v,53|57): Implicit net port (right_width_0_height_0_subtile_0__pin_waddr_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_0__pin_waddr_1_;
                                                         |
xmvlog: *W,NODNTW (./SRC/lb/grid_memory.v,55|57): Implicit net port (right_width_0_height_0_subtile_0__pin_waddr_1_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_0__pin_waddr_2_;
                                                         |
xmvlog: *W,NODNTW (./SRC/lb/grid_memory.v,57|57): Implicit net port (right_width_0_height_0_subtile_0__pin_waddr_2_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_0__pin_waddr_3_;
                                                         |
xmvlog: *W,NODNTW (./SRC/lb/grid_memory.v,59|57): Implicit net port (right_width_0_height_0_subtile_0__pin_waddr_3_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_0__pin_waddr_4_;
                                                         |
xmvlog: *W,NODNTW (./SRC/lb/grid_memory.v,61|57): Implicit net port (right_width_0_height_0_subtile_0__pin_waddr_4_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_0__pin_raddr_0_;
                                                         |
xmvlog: *W,NODNTW (./SRC/lb/grid_memory.v,63|57): Implicit net port (right_width_0_height_0_subtile_0__pin_raddr_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_0__pin_raddr_1_;
                                                         |
xmvlog: *W,NODNTW (./SRC/lb/grid_memory.v,65|57): Implicit net port (right_width_0_height_0_subtile_0__pin_raddr_1_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_0__pin_raddr_2_;
                                                         |
xmvlog: *W,NODNTW (./SRC/lb/grid_memory.v,67|57): Implicit net port (right_width_0_height_0_subtile_0__pin_raddr_2_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_0__pin_raddr_3_;
                                                         |
xmvlog: *W,NODNTW (./SRC/lb/grid_memory.v,69|57): Implicit net port (right_width_0_height_0_subtile_0__pin_raddr_3_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_0__pin_raddr_4_;
                                                         |
xmvlog: *W,NODNTW (./SRC/lb/grid_memory.v,71|57): Implicit net port (right_width_0_height_0_subtile_0__pin_raddr_4_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_0__pin_data_in_0_;
                                                           |
xmvlog: *W,NODNTW (./SRC/lb/grid_memory.v,73|59): Implicit net port (right_width_0_height_0_subtile_0__pin_data_in_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_0__pin_data_in_1_;
                                                           |
xmvlog: *W,NODNTW (./SRC/lb/grid_memory.v,75|59): Implicit net port (right_width_0_height_0_subtile_0__pin_data_in_1_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_0__pin_data_in_2_;
                                                           |
xmvlog: *W,NODNTW (./SRC/lb/grid_memory.v,77|59): Implicit net port (right_width_0_height_0_subtile_0__pin_data_in_2_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_0__pin_data_in_3_;
                                                           |
xmvlog: *W,NODNTW (./SRC/lb/grid_memory.v,79|59): Implicit net port (right_width_0_height_0_subtile_0__pin_data_in_3_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_0__pin_wen_0_;
                                                       |
xmvlog: *W,NODNTW (./SRC/lb/grid_memory.v,81|55): Implicit net port (right_width_0_height_0_subtile_0__pin_wen_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_width_0_height_0_subtile_0__pin_waddr_5_;
                                                          |
xmvlog: *W,NODNTW (./SRC/lb/grid_memory.v,83|58): Implicit net port (bottom_width_0_height_0_subtile_0__pin_waddr_5_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_width_0_height_0_subtile_0__pin_waddr_6_;
                                                          |
xmvlog: *W,NODNTW (./SRC/lb/grid_memory.v,85|58): Implicit net port (bottom_width_0_height_0_subtile_0__pin_waddr_6_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_width_0_height_0_subtile_0__pin_waddr_7_;
                                                          |
xmvlog: *W,NODNTW (./SRC/lb/grid_memory.v,87|58): Implicit net port (bottom_width_0_height_0_subtile_0__pin_waddr_7_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_width_0_height_0_subtile_0__pin_waddr_8_;
                                                          |
xmvlog: *W,NODNTW (./SRC/lb/grid_memory.v,89|58): Implicit net port (bottom_width_0_height_0_subtile_0__pin_waddr_8_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_width_0_height_0_subtile_0__pin_waddr_9_;
                                                          |
xmvlog: *W,NODNTW (./SRC/lb/grid_memory.v,91|58): Implicit net port (bottom_width_0_height_0_subtile_0__pin_waddr_9_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_width_0_height_0_subtile_0__pin_raddr_5_;
                                                          |
xmvlog: *W,NODNTW (./SRC/lb/grid_memory.v,93|58): Implicit net port (bottom_width_0_height_0_subtile_0__pin_raddr_5_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_width_0_height_0_subtile_0__pin_raddr_6_;
                                                          |
xmvlog: *W,NODNTW (./SRC/lb/grid_memory.v,95|58): Implicit net port (bottom_width_0_height_0_subtile_0__pin_raddr_6_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_width_0_height_0_subtile_0__pin_raddr_7_;
                                                          |
xmvlog: *W,NODNTW (./SRC/lb/grid_memory.v,97|58): Implicit net port (bottom_width_0_height_0_subtile_0__pin_raddr_7_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_width_0_height_0_subtile_0__pin_raddr_8_;
                                                          |
xmvlog: *W,NODNTW (./SRC/lb/grid_memory.v,99|58): Implicit net port (bottom_width_0_height_0_subtile_0__pin_raddr_8_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_width_0_height_0_subtile_0__pin_raddr_9_;
                                                          |
xmvlog: *W,NODNTW (./SRC/lb/grid_memory.v,101|58): Implicit net port (bottom_width_0_height_0_subtile_0__pin_raddr_9_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_width_0_height_0_subtile_0__pin_data_in_4_;
                                                            |
xmvlog: *W,NODNTW (./SRC/lb/grid_memory.v,103|60): Implicit net port (bottom_width_0_height_0_subtile_0__pin_data_in_4_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_width_0_height_0_subtile_0__pin_data_in_5_;
                                                            |
xmvlog: *W,NODNTW (./SRC/lb/grid_memory.v,105|60): Implicit net port (bottom_width_0_height_0_subtile_0__pin_data_in_5_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_width_0_height_0_subtile_0__pin_data_in_6_;
                                                            |
xmvlog: *W,NODNTW (./SRC/lb/grid_memory.v,107|60): Implicit net port (bottom_width_0_height_0_subtile_0__pin_data_in_6_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_width_0_height_0_subtile_0__pin_data_in_7_;
                                                            |
xmvlog: *W,NODNTW (./SRC/lb/grid_memory.v,109|60): Implicit net port (bottom_width_0_height_0_subtile_0__pin_data_in_7_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_width_0_height_0_subtile_0__pin_ren_0_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_memory.v,111|56): Implicit net port (bottom_width_0_height_0_subtile_0__pin_ren_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_width_0_height_0_subtile_0__pin_clk_0_;
                                                      |
xmvlog: *W,NODNTW (./SRC/lb/grid_memory.v,113|54): Implicit net port (left_width_0_height_0_subtile_0__pin_clk_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] right_width_0_height_0_subtile_0__pin_data_out_0_;
                                                             |
xmvlog: *W,NODNTW (./SRC/lb/grid_memory.v,115|61): Implicit net port (right_width_0_height_0_subtile_0__pin_data_out_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] right_width_0_height_0_subtile_0__pin_data_out_1_;
                                                             |
xmvlog: *W,NODNTW (./SRC/lb/grid_memory.v,117|61): Implicit net port (right_width_0_height_0_subtile_0__pin_data_out_1_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] right_width_0_height_0_subtile_0__pin_data_out_2_;
                                                             |
xmvlog: *W,NODNTW (./SRC/lb/grid_memory.v,119|61): Implicit net port (right_width_0_height_0_subtile_0__pin_data_out_2_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] right_width_0_height_0_subtile_0__pin_data_out_3_;
                                                             |
xmvlog: *W,NODNTW (./SRC/lb/grid_memory.v,121|61): Implicit net port (right_width_0_height_0_subtile_0__pin_data_out_3_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] bottom_width_0_height_0_subtile_0__pin_data_out_4_;
                                                              |
xmvlog: *W,NODNTW (./SRC/lb/grid_memory.v,123|62): Implicit net port (bottom_width_0_height_0_subtile_0__pin_data_out_4_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] bottom_width_0_height_0_subtile_0__pin_data_out_5_;
                                                              |
xmvlog: *W,NODNTW (./SRC/lb/grid_memory.v,125|62): Implicit net port (bottom_width_0_height_0_subtile_0__pin_data_out_5_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] bottom_width_0_height_0_subtile_0__pin_data_out_6_;
                                                              |
xmvlog: *W,NODNTW (./SRC/lb/grid_memory.v,127|62): Implicit net port (bottom_width_0_height_0_subtile_0__pin_data_out_6_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] bottom_width_0_height_0_subtile_0__pin_data_out_7_;
                                                              |
xmvlog: *W,NODNTW (./SRC/lb/grid_memory.v,129|62): Implicit net port (bottom_width_0_height_0_subtile_0__pin_data_out_7_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] pReset;
                 |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,162|17): Implicit net port (pReset) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] prog_clk;
                   |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,164|19): Implicit net port (prog_clk) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_0__pin_a_0_;
                                                     |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,166|53): Implicit net port (right_width_0_height_0_subtile_0__pin_a_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_0__pin_a_1_;
                                                     |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,168|53): Implicit net port (right_width_0_height_0_subtile_0__pin_a_1_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_0__pin_a_2_;
                                                     |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,170|53): Implicit net port (right_width_0_height_0_subtile_0__pin_a_2_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_0__pin_a_3_;
                                                     |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,172|53): Implicit net port (right_width_0_height_0_subtile_0__pin_a_3_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_0__pin_a_4_;
                                                     |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,174|53): Implicit net port (right_width_0_height_0_subtile_0__pin_a_4_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_0__pin_a_5_;
                                                     |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,176|53): Implicit net port (right_width_0_height_0_subtile_0__pin_a_5_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_0__pin_a_6_;
                                                     |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,178|53): Implicit net port (right_width_0_height_0_subtile_0__pin_a_6_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_0__pin_a_7_;
                                                     |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,180|53): Implicit net port (right_width_0_height_0_subtile_0__pin_a_7_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_0__pin_a_8_;
                                                     |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,182|53): Implicit net port (right_width_0_height_0_subtile_0__pin_a_8_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_0__pin_a_9_;
                                                     |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,184|53): Implicit net port (right_width_0_height_0_subtile_0__pin_a_9_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_0__pin_a_10_;
                                                      |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,186|54): Implicit net port (right_width_0_height_0_subtile_0__pin_a_10_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_0__pin_a_11_;
                                                      |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,188|54): Implicit net port (right_width_0_height_0_subtile_0__pin_a_11_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_0__pin_a_12_;
                                                      |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,190|54): Implicit net port (right_width_0_height_0_subtile_0__pin_a_12_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_0__pin_a_13_;
                                                      |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,192|54): Implicit net port (right_width_0_height_0_subtile_0__pin_a_13_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_0__pin_a_14_;
                                                      |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,194|54): Implicit net port (right_width_0_height_0_subtile_0__pin_a_14_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_0__pin_a_15_;
                                                      |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,196|54): Implicit net port (right_width_0_height_0_subtile_0__pin_a_15_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_0__pin_a_16_;
                                                      |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,198|54): Implicit net port (right_width_0_height_0_subtile_0__pin_a_16_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_0__pin_a_17_;
                                                      |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,200|54): Implicit net port (right_width_0_height_0_subtile_0__pin_a_17_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_0__pin_a_18_;
                                                      |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,202|54): Implicit net port (right_width_0_height_0_subtile_0__pin_a_18_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_0__pin_a_19_;
                                                      |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,204|54): Implicit net port (right_width_0_height_0_subtile_0__pin_a_19_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_0__pin_a_20_;
                                                      |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,206|54): Implicit net port (right_width_0_height_0_subtile_0__pin_a_20_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_0__pin_a_21_;
                                                      |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,208|54): Implicit net port (right_width_0_height_0_subtile_0__pin_a_21_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_0__pin_a_22_;
                                                      |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,210|54): Implicit net port (right_width_0_height_0_subtile_0__pin_a_22_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_0__pin_a_23_;
                                                      |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,212|54): Implicit net port (right_width_0_height_0_subtile_0__pin_a_23_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_0__pin_a_24_;
                                                      |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,214|54): Implicit net port (right_width_0_height_0_subtile_0__pin_a_24_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_0__pin_a_25_;
                                                      |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,216|54): Implicit net port (right_width_0_height_0_subtile_0__pin_a_25_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_0__pin_a_26_;
                                                      |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,218|54): Implicit net port (right_width_0_height_0_subtile_0__pin_a_26_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_0__pin_a_27_;
                                                      |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,220|54): Implicit net port (right_width_0_height_0_subtile_0__pin_a_27_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_0__pin_a_28_;
                                                      |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,222|54): Implicit net port (right_width_0_height_0_subtile_0__pin_a_28_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_0__pin_a_29_;
                                                      |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,224|54): Implicit net port (right_width_0_height_0_subtile_0__pin_a_29_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_0__pin_a_30_;
                                                      |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,226|54): Implicit net port (right_width_0_height_0_subtile_0__pin_a_30_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_0__pin_a_31_;
                                                      |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,228|54): Implicit net port (right_width_0_height_0_subtile_0__pin_a_31_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_0__pin_a_32_;
                                                      |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,230|54): Implicit net port (right_width_0_height_0_subtile_0__pin_a_32_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_0__pin_a_33_;
                                                      |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,232|54): Implicit net port (right_width_0_height_0_subtile_0__pin_a_33_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_0__pin_a_34_;
                                                      |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,234|54): Implicit net port (right_width_0_height_0_subtile_0__pin_a_34_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_width_0_height_0_subtile_0__pin_a_35_;
                                                      |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,236|54): Implicit net port (right_width_0_height_0_subtile_0__pin_a_35_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_width_0_height_0_subtile_0__pin_b_0_;
                                                    |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,238|52): Implicit net port (left_width_0_height_0_subtile_0__pin_b_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_width_0_height_0_subtile_0__pin_b_1_;
                                                    |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,240|52): Implicit net port (left_width_0_height_0_subtile_0__pin_b_1_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_width_0_height_0_subtile_0__pin_b_2_;
                                                    |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,242|52): Implicit net port (left_width_0_height_0_subtile_0__pin_b_2_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_width_0_height_0_subtile_0__pin_b_3_;
                                                    |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,244|52): Implicit net port (left_width_0_height_0_subtile_0__pin_b_3_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_width_0_height_0_subtile_0__pin_b_4_;
                                                    |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,246|52): Implicit net port (left_width_0_height_0_subtile_0__pin_b_4_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_width_0_height_0_subtile_0__pin_b_5_;
                                                    |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,248|52): Implicit net port (left_width_0_height_0_subtile_0__pin_b_5_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_width_0_height_0_subtile_0__pin_b_6_;
                                                    |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,250|52): Implicit net port (left_width_0_height_0_subtile_0__pin_b_6_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_width_0_height_0_subtile_0__pin_b_7_;
                                                    |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,252|52): Implicit net port (left_width_0_height_0_subtile_0__pin_b_7_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_width_0_height_0_subtile_0__pin_b_8_;
                                                    |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,254|52): Implicit net port (left_width_0_height_0_subtile_0__pin_b_8_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_width_0_height_0_subtile_0__pin_b_9_;
                                                    |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,256|52): Implicit net port (left_width_0_height_0_subtile_0__pin_b_9_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_width_0_height_0_subtile_0__pin_b_10_;
                                                     |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,258|53): Implicit net port (left_width_0_height_0_subtile_0__pin_b_10_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_width_0_height_0_subtile_0__pin_b_11_;
                                                     |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,260|53): Implicit net port (left_width_0_height_0_subtile_0__pin_b_11_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_width_0_height_0_subtile_0__pin_b_12_;
                                                     |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,262|53): Implicit net port (left_width_0_height_0_subtile_0__pin_b_12_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_width_0_height_0_subtile_0__pin_b_13_;
                                                     |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,264|53): Implicit net port (left_width_0_height_0_subtile_0__pin_b_13_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_width_0_height_0_subtile_0__pin_b_14_;
                                                     |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,266|53): Implicit net port (left_width_0_height_0_subtile_0__pin_b_14_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_width_0_height_0_subtile_0__pin_b_15_;
                                                     |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,268|53): Implicit net port (left_width_0_height_0_subtile_0__pin_b_15_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_width_0_height_0_subtile_0__pin_b_16_;
                                                     |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,270|53): Implicit net port (left_width_0_height_0_subtile_0__pin_b_16_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_width_0_height_0_subtile_0__pin_b_17_;
                                                     |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,272|53): Implicit net port (left_width_0_height_0_subtile_0__pin_b_17_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_width_0_height_0_subtile_0__pin_b_18_;
                                                     |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,274|53): Implicit net port (left_width_0_height_0_subtile_0__pin_b_18_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_width_0_height_0_subtile_0__pin_b_19_;
                                                     |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,276|53): Implicit net port (left_width_0_height_0_subtile_0__pin_b_19_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_width_0_height_0_subtile_0__pin_b_20_;
                                                     |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,278|53): Implicit net port (left_width_0_height_0_subtile_0__pin_b_20_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_width_0_height_0_subtile_0__pin_b_21_;
                                                     |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,280|53): Implicit net port (left_width_0_height_0_subtile_0__pin_b_21_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_width_0_height_0_subtile_0__pin_b_22_;
                                                     |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,282|53): Implicit net port (left_width_0_height_0_subtile_0__pin_b_22_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_width_0_height_0_subtile_0__pin_b_23_;
                                                     |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,284|53): Implicit net port (left_width_0_height_0_subtile_0__pin_b_23_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_width_0_height_0_subtile_0__pin_b_24_;
                                                     |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,286|53): Implicit net port (left_width_0_height_0_subtile_0__pin_b_24_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_width_0_height_0_subtile_0__pin_b_25_;
                                                     |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,288|53): Implicit net port (left_width_0_height_0_subtile_0__pin_b_25_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_width_0_height_0_subtile_0__pin_b_26_;
                                                     |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,290|53): Implicit net port (left_width_0_height_0_subtile_0__pin_b_26_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_width_0_height_0_subtile_0__pin_b_27_;
                                                     |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,292|53): Implicit net port (left_width_0_height_0_subtile_0__pin_b_27_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_width_0_height_0_subtile_0__pin_b_28_;
                                                     |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,294|53): Implicit net port (left_width_0_height_0_subtile_0__pin_b_28_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_width_0_height_0_subtile_0__pin_b_29_;
                                                     |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,296|53): Implicit net port (left_width_0_height_0_subtile_0__pin_b_29_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_width_0_height_0_subtile_0__pin_b_30_;
                                                     |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,298|53): Implicit net port (left_width_0_height_0_subtile_0__pin_b_30_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_width_0_height_0_subtile_0__pin_b_31_;
                                                     |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,300|53): Implicit net port (left_width_0_height_0_subtile_0__pin_b_31_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_width_0_height_0_subtile_0__pin_b_32_;
                                                     |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,302|53): Implicit net port (left_width_0_height_0_subtile_0__pin_b_32_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_width_0_height_0_subtile_0__pin_b_33_;
                                                     |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,304|53): Implicit net port (left_width_0_height_0_subtile_0__pin_b_33_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_width_0_height_0_subtile_0__pin_b_34_;
                                                     |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,306|53): Implicit net port (left_width_0_height_0_subtile_0__pin_b_34_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_width_0_height_0_subtile_0__pin_b_35_;
                                                     |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,308|53): Implicit net port (left_width_0_height_0_subtile_0__pin_b_35_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] ccff_head;
                    |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,310|20): Implicit net port (ccff_head) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] right_width_0_height_0_subtile_0__pin_out_0_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,312|56): Implicit net port (right_width_0_height_0_subtile_0__pin_out_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] right_width_0_height_0_subtile_0__pin_out_1_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,314|56): Implicit net port (right_width_0_height_0_subtile_0__pin_out_1_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] right_width_0_height_0_subtile_0__pin_out_2_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,316|56): Implicit net port (right_width_0_height_0_subtile_0__pin_out_2_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] right_width_0_height_0_subtile_0__pin_out_3_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,318|56): Implicit net port (right_width_0_height_0_subtile_0__pin_out_3_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] right_width_0_height_0_subtile_0__pin_out_4_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,320|56): Implicit net port (right_width_0_height_0_subtile_0__pin_out_4_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] right_width_0_height_0_subtile_0__pin_out_5_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,322|56): Implicit net port (right_width_0_height_0_subtile_0__pin_out_5_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] right_width_0_height_0_subtile_0__pin_out_6_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,324|56): Implicit net port (right_width_0_height_0_subtile_0__pin_out_6_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] right_width_0_height_0_subtile_0__pin_out_7_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,326|56): Implicit net port (right_width_0_height_0_subtile_0__pin_out_7_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] right_width_0_height_0_subtile_0__pin_out_8_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,328|56): Implicit net port (right_width_0_height_0_subtile_0__pin_out_8_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] right_width_0_height_0_subtile_0__pin_out_9_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,330|56): Implicit net port (right_width_0_height_0_subtile_0__pin_out_9_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] right_width_0_height_0_subtile_0__pin_out_10_;
                                                         |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,332|57): Implicit net port (right_width_0_height_0_subtile_0__pin_out_10_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] right_width_0_height_0_subtile_0__pin_out_11_;
                                                         |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,334|57): Implicit net port (right_width_0_height_0_subtile_0__pin_out_11_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] right_width_0_height_0_subtile_0__pin_out_12_;
                                                         |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,336|57): Implicit net port (right_width_0_height_0_subtile_0__pin_out_12_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] right_width_0_height_0_subtile_0__pin_out_13_;
                                                         |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,338|57): Implicit net port (right_width_0_height_0_subtile_0__pin_out_13_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] right_width_0_height_0_subtile_0__pin_out_14_;
                                                         |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,340|57): Implicit net port (right_width_0_height_0_subtile_0__pin_out_14_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] right_width_0_height_0_subtile_0__pin_out_15_;
                                                         |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,342|57): Implicit net port (right_width_0_height_0_subtile_0__pin_out_15_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] right_width_0_height_0_subtile_0__pin_out_16_;
                                                         |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,344|57): Implicit net port (right_width_0_height_0_subtile_0__pin_out_16_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] right_width_0_height_0_subtile_0__pin_out_17_;
                                                         |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,346|57): Implicit net port (right_width_0_height_0_subtile_0__pin_out_17_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] right_width_0_height_0_subtile_0__pin_out_18_;
                                                         |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,348|57): Implicit net port (right_width_0_height_0_subtile_0__pin_out_18_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] right_width_0_height_0_subtile_0__pin_out_19_;
                                                         |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,350|57): Implicit net port (right_width_0_height_0_subtile_0__pin_out_19_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] right_width_0_height_0_subtile_0__pin_out_20_;
                                                         |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,352|57): Implicit net port (right_width_0_height_0_subtile_0__pin_out_20_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] right_width_0_height_0_subtile_0__pin_out_21_;
                                                         |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,354|57): Implicit net port (right_width_0_height_0_subtile_0__pin_out_21_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] right_width_0_height_0_subtile_0__pin_out_22_;
                                                         |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,356|57): Implicit net port (right_width_0_height_0_subtile_0__pin_out_22_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] right_width_0_height_0_subtile_0__pin_out_23_;
                                                         |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,358|57): Implicit net port (right_width_0_height_0_subtile_0__pin_out_23_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] right_width_0_height_0_subtile_0__pin_out_24_;
                                                         |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,360|57): Implicit net port (right_width_0_height_0_subtile_0__pin_out_24_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] right_width_0_height_0_subtile_0__pin_out_25_;
                                                         |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,362|57): Implicit net port (right_width_0_height_0_subtile_0__pin_out_25_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] right_width_0_height_0_subtile_0__pin_out_26_;
                                                         |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,364|57): Implicit net port (right_width_0_height_0_subtile_0__pin_out_26_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] right_width_0_height_0_subtile_0__pin_out_27_;
                                                         |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,366|57): Implicit net port (right_width_0_height_0_subtile_0__pin_out_27_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] right_width_0_height_0_subtile_0__pin_out_28_;
                                                         |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,368|57): Implicit net port (right_width_0_height_0_subtile_0__pin_out_28_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] right_width_0_height_0_subtile_0__pin_out_29_;
                                                         |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,370|57): Implicit net port (right_width_0_height_0_subtile_0__pin_out_29_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] right_width_0_height_0_subtile_0__pin_out_30_;
                                                         |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,372|57): Implicit net port (right_width_0_height_0_subtile_0__pin_out_30_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] right_width_0_height_0_subtile_0__pin_out_31_;
                                                         |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,374|57): Implicit net port (right_width_0_height_0_subtile_0__pin_out_31_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] right_width_0_height_0_subtile_0__pin_out_32_;
                                                         |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,376|57): Implicit net port (right_width_0_height_0_subtile_0__pin_out_32_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] right_width_0_height_0_subtile_0__pin_out_33_;
                                                         |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,378|57): Implicit net port (right_width_0_height_0_subtile_0__pin_out_33_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] right_width_0_height_0_subtile_0__pin_out_34_;
                                                         |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,380|57): Implicit net port (right_width_0_height_0_subtile_0__pin_out_34_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] right_width_0_height_0_subtile_0__pin_out_35_;
                                                         |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,382|57): Implicit net port (right_width_0_height_0_subtile_0__pin_out_35_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_width_0_height_0_subtile_0__pin_out_36_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,384|56): Implicit net port (left_width_0_height_0_subtile_0__pin_out_36_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_width_0_height_0_subtile_0__pin_out_37_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,386|56): Implicit net port (left_width_0_height_0_subtile_0__pin_out_37_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_width_0_height_0_subtile_0__pin_out_38_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,388|56): Implicit net port (left_width_0_height_0_subtile_0__pin_out_38_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_width_0_height_0_subtile_0__pin_out_39_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,390|56): Implicit net port (left_width_0_height_0_subtile_0__pin_out_39_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_width_0_height_0_subtile_0__pin_out_40_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,392|56): Implicit net port (left_width_0_height_0_subtile_0__pin_out_40_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_width_0_height_0_subtile_0__pin_out_41_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,394|56): Implicit net port (left_width_0_height_0_subtile_0__pin_out_41_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_width_0_height_0_subtile_0__pin_out_42_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,396|56): Implicit net port (left_width_0_height_0_subtile_0__pin_out_42_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_width_0_height_0_subtile_0__pin_out_43_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,398|56): Implicit net port (left_width_0_height_0_subtile_0__pin_out_43_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_width_0_height_0_subtile_0__pin_out_44_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,400|56): Implicit net port (left_width_0_height_0_subtile_0__pin_out_44_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_width_0_height_0_subtile_0__pin_out_45_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,402|56): Implicit net port (left_width_0_height_0_subtile_0__pin_out_45_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_width_0_height_0_subtile_0__pin_out_46_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,404|56): Implicit net port (left_width_0_height_0_subtile_0__pin_out_46_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_width_0_height_0_subtile_0__pin_out_47_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,406|56): Implicit net port (left_width_0_height_0_subtile_0__pin_out_47_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_width_0_height_0_subtile_0__pin_out_48_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,408|56): Implicit net port (left_width_0_height_0_subtile_0__pin_out_48_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_width_0_height_0_subtile_0__pin_out_49_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,410|56): Implicit net port (left_width_0_height_0_subtile_0__pin_out_49_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_width_0_height_0_subtile_0__pin_out_50_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,412|56): Implicit net port (left_width_0_height_0_subtile_0__pin_out_50_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_width_0_height_0_subtile_0__pin_out_51_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,414|56): Implicit net port (left_width_0_height_0_subtile_0__pin_out_51_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_width_0_height_0_subtile_0__pin_out_52_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,416|56): Implicit net port (left_width_0_height_0_subtile_0__pin_out_52_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_width_0_height_0_subtile_0__pin_out_53_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,418|56): Implicit net port (left_width_0_height_0_subtile_0__pin_out_53_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_width_0_height_0_subtile_0__pin_out_54_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,420|56): Implicit net port (left_width_0_height_0_subtile_0__pin_out_54_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_width_0_height_0_subtile_0__pin_out_55_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,422|56): Implicit net port (left_width_0_height_0_subtile_0__pin_out_55_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_width_0_height_0_subtile_0__pin_out_56_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,424|56): Implicit net port (left_width_0_height_0_subtile_0__pin_out_56_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_width_0_height_0_subtile_0__pin_out_57_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,426|56): Implicit net port (left_width_0_height_0_subtile_0__pin_out_57_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_width_0_height_0_subtile_0__pin_out_58_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,428|56): Implicit net port (left_width_0_height_0_subtile_0__pin_out_58_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_width_0_height_0_subtile_0__pin_out_59_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,430|56): Implicit net port (left_width_0_height_0_subtile_0__pin_out_59_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_width_0_height_0_subtile_0__pin_out_60_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,432|56): Implicit net port (left_width_0_height_0_subtile_0__pin_out_60_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_width_0_height_0_subtile_0__pin_out_61_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,434|56): Implicit net port (left_width_0_height_0_subtile_0__pin_out_61_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_width_0_height_0_subtile_0__pin_out_62_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,436|56): Implicit net port (left_width_0_height_0_subtile_0__pin_out_62_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_width_0_height_0_subtile_0__pin_out_63_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,438|56): Implicit net port (left_width_0_height_0_subtile_0__pin_out_63_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_width_0_height_0_subtile_0__pin_out_64_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,440|56): Implicit net port (left_width_0_height_0_subtile_0__pin_out_64_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_width_0_height_0_subtile_0__pin_out_65_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,442|56): Implicit net port (left_width_0_height_0_subtile_0__pin_out_65_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_width_0_height_0_subtile_0__pin_out_66_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,444|56): Implicit net port (left_width_0_height_0_subtile_0__pin_out_66_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_width_0_height_0_subtile_0__pin_out_67_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,446|56): Implicit net port (left_width_0_height_0_subtile_0__pin_out_67_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_width_0_height_0_subtile_0__pin_out_68_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,448|56): Implicit net port (left_width_0_height_0_subtile_0__pin_out_68_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_width_0_height_0_subtile_0__pin_out_69_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,450|56): Implicit net port (left_width_0_height_0_subtile_0__pin_out_69_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_width_0_height_0_subtile_0__pin_out_70_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,452|56): Implicit net port (left_width_0_height_0_subtile_0__pin_out_70_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_width_0_height_0_subtile_0__pin_out_71_;
                                                        |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,454|56): Implicit net port (left_width_0_height_0_subtile_0__pin_out_71_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] ccff_tail;
                     |
xmvlog: *W,NODNTW (./SRC/lb/grid_mult_36.v,456|21): Implicit net port (ccff_tail) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] pReset;
                 |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__0_.v,47|17): Implicit net port (pReset) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] prog_clk;
                   |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__0_.v,49|19): Implicit net port (prog_clk) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:14] chany_top_in;
                        |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__0_.v,51|24): Implicit net port (chany_top_in) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] top_left_grid_right_width_0_height_0_subtile_0__pin_inpad_0_;
                                                                       |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__0_.v,53|71): Implicit net port (top_left_grid_right_width_0_height_0_subtile_0__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] top_left_grid_right_width_0_height_0_subtile_1__pin_inpad_0_;
                                                                       |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__0_.v,55|71): Implicit net port (top_left_grid_right_width_0_height_0_subtile_1__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] top_left_grid_right_width_0_height_0_subtile_2__pin_inpad_0_;
                                                                       |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__0_.v,57|71): Implicit net port (top_left_grid_right_width_0_height_0_subtile_2__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] top_left_grid_right_width_0_height_0_subtile_3__pin_inpad_0_;
                                                                       |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__0_.v,59|71): Implicit net port (top_left_grid_right_width_0_height_0_subtile_3__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] top_left_grid_right_width_0_height_0_subtile_4__pin_inpad_0_;
                                                                       |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__0_.v,61|71): Implicit net port (top_left_grid_right_width_0_height_0_subtile_4__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] top_left_grid_right_width_0_height_0_subtile_5__pin_inpad_0_;
                                                                       |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__0_.v,63|71): Implicit net port (top_left_grid_right_width_0_height_0_subtile_5__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] top_left_grid_right_width_0_height_0_subtile_6__pin_inpad_0_;
                                                                       |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__0_.v,65|71): Implicit net port (top_left_grid_right_width_0_height_0_subtile_6__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] top_left_grid_right_width_0_height_0_subtile_7__pin_inpad_0_;
                                                                       |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__0_.v,67|71): Implicit net port (top_left_grid_right_width_0_height_0_subtile_7__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:14] chanx_right_in;
                          |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__0_.v,69|26): Implicit net port (chanx_right_in) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_10_;
                                                                      |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__0_.v,71|70): Implicit net port (right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_10_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_11_;
                                                                      |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__0_.v,73|70): Implicit net port (right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_11_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_12_;
                                                                      |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__0_.v,75|70): Implicit net port (right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_12_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_13_;
                                                                      |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__0_.v,77|70): Implicit net port (right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_13_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_14_;
                                                                      |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__0_.v,79|70): Implicit net port (right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_14_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_15_;
                                                                      |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__0_.v,81|70): Implicit net port (right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_15_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_16_;
                                                                      |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__0_.v,83|70): Implicit net port (right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_16_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_17_;
                                                                      |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__0_.v,85|70): Implicit net port (right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_17_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_18_;
                                                                      |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__0_.v,87|70): Implicit net port (right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_18_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_19_;
                                                                      |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__0_.v,89|70): Implicit net port (right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_19_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_bottom_grid_top_width_0_height_0_subtile_0__pin_inpad_0_;
                                                                         |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__0_.v,91|73): Implicit net port (right_bottom_grid_top_width_0_height_0_subtile_0__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_bottom_grid_top_width_0_height_0_subtile_1__pin_inpad_0_;
                                                                         |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__0_.v,93|73): Implicit net port (right_bottom_grid_top_width_0_height_0_subtile_1__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_bottom_grid_top_width_0_height_0_subtile_2__pin_inpad_0_;
                                                                         |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__0_.v,95|73): Implicit net port (right_bottom_grid_top_width_0_height_0_subtile_2__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_bottom_grid_top_width_0_height_0_subtile_3__pin_inpad_0_;
                                                                         |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__0_.v,97|73): Implicit net port (right_bottom_grid_top_width_0_height_0_subtile_3__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_bottom_grid_top_width_0_height_0_subtile_4__pin_inpad_0_;
                                                                         |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__0_.v,99|73): Implicit net port (right_bottom_grid_top_width_0_height_0_subtile_4__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_bottom_grid_top_width_0_height_0_subtile_5__pin_inpad_0_;
                                                                         |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__0_.v,101|73): Implicit net port (right_bottom_grid_top_width_0_height_0_subtile_5__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_bottom_grid_top_width_0_height_0_subtile_6__pin_inpad_0_;
                                                                         |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__0_.v,103|73): Implicit net port (right_bottom_grid_top_width_0_height_0_subtile_6__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_bottom_grid_top_width_0_height_0_subtile_7__pin_inpad_0_;
                                                                         |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__0_.v,105|73): Implicit net port (right_bottom_grid_top_width_0_height_0_subtile_7__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] ccff_head;
                    |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__0_.v,107|20): Implicit net port (ccff_head) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:14] chany_top_out;
                          |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__0_.v,109|26): Implicit net port (chany_top_out) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:14] chanx_right_out;
                            |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__0_.v,111|28): Implicit net port (chanx_right_out) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] ccff_tail;
                     |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__0_.v,113|21): Implicit net port (ccff_tail) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] pReset;
                 |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__1_.v,37|17): Implicit net port (pReset) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] prog_clk;
                   |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__1_.v,39|19): Implicit net port (prog_clk) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:14] chanx_right_in;
                          |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__1_.v,41|26): Implicit net port (chanx_right_in) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_top_grid_bottom_width_0_height_0_subtile_0__pin_inpad_0_;
                                                                         |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__1_.v,43|73): Implicit net port (right_top_grid_bottom_width_0_height_0_subtile_0__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_top_grid_bottom_width_0_height_0_subtile_1__pin_inpad_0_;
                                                                         |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__1_.v,45|73): Implicit net port (right_top_grid_bottom_width_0_height_0_subtile_1__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_top_grid_bottom_width_0_height_0_subtile_2__pin_inpad_0_;
                                                                         |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__1_.v,47|73): Implicit net port (right_top_grid_bottom_width_0_height_0_subtile_2__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_top_grid_bottom_width_0_height_0_subtile_3__pin_inpad_0_;
                                                                         |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__1_.v,49|73): Implicit net port (right_top_grid_bottom_width_0_height_0_subtile_3__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_top_grid_bottom_width_0_height_0_subtile_4__pin_inpad_0_;
                                                                         |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__1_.v,51|73): Implicit net port (right_top_grid_bottom_width_0_height_0_subtile_4__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_top_grid_bottom_width_0_height_0_subtile_5__pin_inpad_0_;
                                                                         |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__1_.v,53|73): Implicit net port (right_top_grid_bottom_width_0_height_0_subtile_5__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_top_grid_bottom_width_0_height_0_subtile_6__pin_inpad_0_;
                                                                         |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__1_.v,55|73): Implicit net port (right_top_grid_bottom_width_0_height_0_subtile_6__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] right_top_grid_bottom_width_0_height_0_subtile_7__pin_inpad_0_;
                                                                         |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__1_.v,57|73): Implicit net port (right_top_grid_bottom_width_0_height_0_subtile_7__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:14] chany_bottom_in;
                           |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__1_.v,59|27): Implicit net port (chany_bottom_in) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_left_grid_right_width_0_height_0_subtile_0__pin_inpad_0_;
                                                                          |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__1_.v,61|74): Implicit net port (bottom_left_grid_right_width_0_height_0_subtile_0__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_left_grid_right_width_0_height_0_subtile_1__pin_inpad_0_;
                                                                          |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__1_.v,63|74): Implicit net port (bottom_left_grid_right_width_0_height_0_subtile_1__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_left_grid_right_width_0_height_0_subtile_2__pin_inpad_0_;
                                                                          |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__1_.v,65|74): Implicit net port (bottom_left_grid_right_width_0_height_0_subtile_2__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_left_grid_right_width_0_height_0_subtile_3__pin_inpad_0_;
                                                                          |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__1_.v,67|74): Implicit net port (bottom_left_grid_right_width_0_height_0_subtile_3__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_left_grid_right_width_0_height_0_subtile_4__pin_inpad_0_;
                                                                          |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__1_.v,69|74): Implicit net port (bottom_left_grid_right_width_0_height_0_subtile_4__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_left_grid_right_width_0_height_0_subtile_5__pin_inpad_0_;
                                                                          |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__1_.v,71|74): Implicit net port (bottom_left_grid_right_width_0_height_0_subtile_5__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_left_grid_right_width_0_height_0_subtile_6__pin_inpad_0_;
                                                                          |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__1_.v,73|74): Implicit net port (bottom_left_grid_right_width_0_height_0_subtile_6__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_left_grid_right_width_0_height_0_subtile_7__pin_inpad_0_;
                                                                          |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__1_.v,75|74): Implicit net port (bottom_left_grid_right_width_0_height_0_subtile_7__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] ccff_head;
                    |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__1_.v,77|20): Implicit net port (ccff_head) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:14] chanx_right_out;
                            |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__1_.v,79|28): Implicit net port (chanx_right_out) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:14] chany_bottom_out;
                             |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__1_.v,81|29): Implicit net port (chany_bottom_out) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] ccff_tail;
                     |
xmvlog: *W,NODNTW (./SRC/routing/sb_0__1_.v,83|21): Implicit net port (ccff_tail) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] pReset;
                 |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__0_.v,57|17): Implicit net port (pReset) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] prog_clk;
                   |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__0_.v,59|19): Implicit net port (prog_clk) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:14] chany_top_in;
                        |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__0_.v,61|24): Implicit net port (chany_top_in) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] top_left_grid_right_width_0_height_0_subtile_0__pin_O_0_;
                                                                   |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__0_.v,63|67): Implicit net port (top_left_grid_right_width_0_height_0_subtile_0__pin_O_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] top_left_grid_right_width_0_height_0_subtile_0__pin_O_1_;
                                                                   |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__0_.v,65|67): Implicit net port (top_left_grid_right_width_0_height_0_subtile_0__pin_O_1_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] top_left_grid_right_width_0_height_0_subtile_0__pin_O_2_;
                                                                   |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__0_.v,67|67): Implicit net port (top_left_grid_right_width_0_height_0_subtile_0__pin_O_2_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] top_left_grid_right_width_0_height_0_subtile_0__pin_O_3_;
                                                                   |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__0_.v,69|67): Implicit net port (top_left_grid_right_width_0_height_0_subtile_0__pin_O_3_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] top_left_grid_right_width_0_height_0_subtile_0__pin_O_4_;
                                                                   |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__0_.v,71|67): Implicit net port (top_left_grid_right_width_0_height_0_subtile_0__pin_O_4_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] top_left_grid_right_width_0_height_0_subtile_0__pin_O_5_;
                                                                   |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__0_.v,73|67): Implicit net port (top_left_grid_right_width_0_height_0_subtile_0__pin_O_5_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] top_left_grid_right_width_0_height_0_subtile_0__pin_O_6_;
                                                                   |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__0_.v,75|67): Implicit net port (top_left_grid_right_width_0_height_0_subtile_0__pin_O_6_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] top_left_grid_right_width_0_height_0_subtile_0__pin_O_7_;
                                                                   |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__0_.v,77|67): Implicit net port (top_left_grid_right_width_0_height_0_subtile_0__pin_O_7_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] top_left_grid_right_width_0_height_0_subtile_0__pin_O_8_;
                                                                   |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__0_.v,79|67): Implicit net port (top_left_grid_right_width_0_height_0_subtile_0__pin_O_8_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] top_left_grid_right_width_0_height_0_subtile_0__pin_O_9_;
                                                                   |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__0_.v,81|67): Implicit net port (top_left_grid_right_width_0_height_0_subtile_0__pin_O_9_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] top_right_grid_left_width_0_height_0_subtile_0__pin_inpad_0_;
                                                                       |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__0_.v,83|71): Implicit net port (top_right_grid_left_width_0_height_0_subtile_0__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] top_right_grid_left_width_0_height_0_subtile_1__pin_inpad_0_;
                                                                       |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__0_.v,85|71): Implicit net port (top_right_grid_left_width_0_height_0_subtile_1__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] top_right_grid_left_width_0_height_0_subtile_2__pin_inpad_0_;
                                                                       |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__0_.v,87|71): Implicit net port (top_right_grid_left_width_0_height_0_subtile_2__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] top_right_grid_left_width_0_height_0_subtile_3__pin_inpad_0_;
                                                                       |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__0_.v,89|71): Implicit net port (top_right_grid_left_width_0_height_0_subtile_3__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] top_right_grid_left_width_0_height_0_subtile_4__pin_inpad_0_;
                                                                       |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__0_.v,91|71): Implicit net port (top_right_grid_left_width_0_height_0_subtile_4__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] top_right_grid_left_width_0_height_0_subtile_5__pin_inpad_0_;
                                                                       |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__0_.v,93|71): Implicit net port (top_right_grid_left_width_0_height_0_subtile_5__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] top_right_grid_left_width_0_height_0_subtile_6__pin_inpad_0_;
                                                                       |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__0_.v,95|71): Implicit net port (top_right_grid_left_width_0_height_0_subtile_6__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] top_right_grid_left_width_0_height_0_subtile_7__pin_inpad_0_;
                                                                       |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__0_.v,97|71): Implicit net port (top_right_grid_left_width_0_height_0_subtile_7__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:14] chanx_left_in;
                         |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__0_.v,99|25): Implicit net port (chanx_left_in) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_10_;
                                                                     |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__0_.v,101|69): Implicit net port (left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_10_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_11_;
                                                                     |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__0_.v,103|69): Implicit net port (left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_11_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_12_;
                                                                     |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__0_.v,105|69): Implicit net port (left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_12_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_13_;
                                                                     |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__0_.v,107|69): Implicit net port (left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_13_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_14_;
                                                                     |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__0_.v,109|69): Implicit net port (left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_14_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_15_;
                                                                     |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__0_.v,111|69): Implicit net port (left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_15_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_16_;
                                                                     |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__0_.v,113|69): Implicit net port (left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_16_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_17_;
                                                                     |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__0_.v,115|69): Implicit net port (left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_17_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_18_;
                                                                     |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__0_.v,117|69): Implicit net port (left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_18_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_19_;
                                                                     |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__0_.v,119|69): Implicit net port (left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_19_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_bottom_grid_top_width_0_height_0_subtile_0__pin_inpad_0_;
                                                                        |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__0_.v,121|72): Implicit net port (left_bottom_grid_top_width_0_height_0_subtile_0__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_bottom_grid_top_width_0_height_0_subtile_1__pin_inpad_0_;
                                                                        |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__0_.v,123|72): Implicit net port (left_bottom_grid_top_width_0_height_0_subtile_1__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_bottom_grid_top_width_0_height_0_subtile_2__pin_inpad_0_;
                                                                        |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__0_.v,125|72): Implicit net port (left_bottom_grid_top_width_0_height_0_subtile_2__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_bottom_grid_top_width_0_height_0_subtile_3__pin_inpad_0_;
                                                                        |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__0_.v,127|72): Implicit net port (left_bottom_grid_top_width_0_height_0_subtile_3__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_bottom_grid_top_width_0_height_0_subtile_4__pin_inpad_0_;
                                                                        |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__0_.v,129|72): Implicit net port (left_bottom_grid_top_width_0_height_0_subtile_4__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_bottom_grid_top_width_0_height_0_subtile_5__pin_inpad_0_;
                                                                        |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__0_.v,131|72): Implicit net port (left_bottom_grid_top_width_0_height_0_subtile_5__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_bottom_grid_top_width_0_height_0_subtile_6__pin_inpad_0_;
                                                                        |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__0_.v,133|72): Implicit net port (left_bottom_grid_top_width_0_height_0_subtile_6__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_bottom_grid_top_width_0_height_0_subtile_7__pin_inpad_0_;
                                                                        |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__0_.v,135|72): Implicit net port (left_bottom_grid_top_width_0_height_0_subtile_7__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] ccff_head;
                    |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__0_.v,137|20): Implicit net port (ccff_head) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:14] chany_top_out;
                          |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__0_.v,139|26): Implicit net port (chany_top_out) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:14] chanx_left_out;
                           |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__0_.v,141|27): Implicit net port (chanx_left_out) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] ccff_tail;
                     |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__0_.v,143|21): Implicit net port (ccff_tail) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] pReset;
                 |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__1_.v,47|17): Implicit net port (pReset) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] prog_clk;
                   |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__1_.v,49|19): Implicit net port (prog_clk) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:14] chany_bottom_in;
                           |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__1_.v,51|27): Implicit net port (chany_bottom_in) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_right_grid_left_width_0_height_0_subtile_0__pin_inpad_0_;
                                                                          |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__1_.v,53|74): Implicit net port (bottom_right_grid_left_width_0_height_0_subtile_0__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_right_grid_left_width_0_height_0_subtile_1__pin_inpad_0_;
                                                                          |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__1_.v,55|74): Implicit net port (bottom_right_grid_left_width_0_height_0_subtile_1__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_right_grid_left_width_0_height_0_subtile_2__pin_inpad_0_;
                                                                          |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__1_.v,57|74): Implicit net port (bottom_right_grid_left_width_0_height_0_subtile_2__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_right_grid_left_width_0_height_0_subtile_3__pin_inpad_0_;
                                                                          |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__1_.v,59|74): Implicit net port (bottom_right_grid_left_width_0_height_0_subtile_3__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_right_grid_left_width_0_height_0_subtile_4__pin_inpad_0_;
                                                                          |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__1_.v,61|74): Implicit net port (bottom_right_grid_left_width_0_height_0_subtile_4__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_right_grid_left_width_0_height_0_subtile_5__pin_inpad_0_;
                                                                          |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__1_.v,63|74): Implicit net port (bottom_right_grid_left_width_0_height_0_subtile_5__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_right_grid_left_width_0_height_0_subtile_6__pin_inpad_0_;
                                                                          |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__1_.v,65|74): Implicit net port (bottom_right_grid_left_width_0_height_0_subtile_6__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_right_grid_left_width_0_height_0_subtile_7__pin_inpad_0_;
                                                                          |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__1_.v,67|74): Implicit net port (bottom_right_grid_left_width_0_height_0_subtile_7__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_0_;
                                                                      |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__1_.v,69|70): Implicit net port (bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_1_;
                                                                      |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__1_.v,71|70): Implicit net port (bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_1_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_2_;
                                                                      |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__1_.v,73|70): Implicit net port (bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_2_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_3_;
                                                                      |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__1_.v,75|70): Implicit net port (bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_3_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_4_;
                                                                      |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__1_.v,77|70): Implicit net port (bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_4_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_5_;
                                                                      |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__1_.v,79|70): Implicit net port (bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_5_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_6_;
                                                                      |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__1_.v,81|70): Implicit net port (bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_6_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_7_;
                                                                      |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__1_.v,83|70): Implicit net port (bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_7_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_8_;
                                                                      |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__1_.v,85|70): Implicit net port (bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_8_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_9_;
                                                                      |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__1_.v,87|70): Implicit net port (bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_9_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:14] chanx_left_in;
                         |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__1_.v,89|25): Implicit net port (chanx_left_in) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_top_grid_bottom_width_0_height_0_subtile_0__pin_inpad_0_;
                                                                        |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__1_.v,91|72): Implicit net port (left_top_grid_bottom_width_0_height_0_subtile_0__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_top_grid_bottom_width_0_height_0_subtile_1__pin_inpad_0_;
                                                                        |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__1_.v,93|72): Implicit net port (left_top_grid_bottom_width_0_height_0_subtile_1__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_top_grid_bottom_width_0_height_0_subtile_2__pin_inpad_0_;
                                                                        |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__1_.v,95|72): Implicit net port (left_top_grid_bottom_width_0_height_0_subtile_2__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_top_grid_bottom_width_0_height_0_subtile_3__pin_inpad_0_;
                                                                        |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__1_.v,97|72): Implicit net port (left_top_grid_bottom_width_0_height_0_subtile_3__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_top_grid_bottom_width_0_height_0_subtile_4__pin_inpad_0_;
                                                                        |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__1_.v,99|72): Implicit net port (left_top_grid_bottom_width_0_height_0_subtile_4__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_top_grid_bottom_width_0_height_0_subtile_5__pin_inpad_0_;
                                                                        |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__1_.v,101|72): Implicit net port (left_top_grid_bottom_width_0_height_0_subtile_5__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_top_grid_bottom_width_0_height_0_subtile_6__pin_inpad_0_;
                                                                        |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__1_.v,103|72): Implicit net port (left_top_grid_bottom_width_0_height_0_subtile_6__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] left_top_grid_bottom_width_0_height_0_subtile_7__pin_inpad_0_;
                                                                        |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__1_.v,105|72): Implicit net port (left_top_grid_bottom_width_0_height_0_subtile_7__pin_inpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] ccff_head;
                    |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__1_.v,107|20): Implicit net port (ccff_head) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:14] chany_bottom_out;
                             |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__1_.v,109|29): Implicit net port (chany_bottom_out) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:14] chanx_left_out;
                           |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__1_.v,111|27): Implicit net port (chanx_left_out) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] ccff_tail;
                     |
xmvlog: *W,NODNTW (./SRC/routing/sb_1__1_.v,113|21): Implicit net port (ccff_tail) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] pReset;
                 |
xmvlog: *W,NODNTW (./SRC/routing/cbx_1__0_.v,49|17): Implicit net port (pReset) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] prog_clk;
                   |
xmvlog: *W,NODNTW (./SRC/routing/cbx_1__0_.v,51|19): Implicit net port (prog_clk) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:14] chanx_left_in;
                         |
xmvlog: *W,NODNTW (./SRC/routing/cbx_1__0_.v,53|25): Implicit net port (chanx_left_in) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:14] chanx_right_in;
                          |
xmvlog: *W,NODNTW (./SRC/routing/cbx_1__0_.v,55|26): Implicit net port (chanx_right_in) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] ccff_head;
                    |
xmvlog: *W,NODNTW (./SRC/routing/cbx_1__0_.v,57|20): Implicit net port (ccff_head) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:14] chanx_left_out;
                           |
xmvlog: *W,NODNTW (./SRC/routing/cbx_1__0_.v,59|27): Implicit net port (chanx_left_out) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:14] chanx_right_out;
                            |
xmvlog: *W,NODNTW (./SRC/routing/cbx_1__0_.v,61|28): Implicit net port (chanx_right_out) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] top_grid_bottom_width_0_height_0_subtile_0__pin_I_20_;
                                                                 |
xmvlog: *W,NODNTW (./SRC/routing/cbx_1__0_.v,63|65): Implicit net port (top_grid_bottom_width_0_height_0_subtile_0__pin_I_20_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] top_grid_bottom_width_0_height_0_subtile_0__pin_I_21_;
                                                                 |
xmvlog: *W,NODNTW (./SRC/routing/cbx_1__0_.v,65|65): Implicit net port (top_grid_bottom_width_0_height_0_subtile_0__pin_I_21_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] top_grid_bottom_width_0_height_0_subtile_0__pin_I_22_;
                                                                 |
xmvlog: *W,NODNTW (./SRC/routing/cbx_1__0_.v,67|65): Implicit net port (top_grid_bottom_width_0_height_0_subtile_0__pin_I_22_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] top_grid_bottom_width_0_height_0_subtile_0__pin_I_23_;
                                                                 |
xmvlog: *W,NODNTW (./SRC/routing/cbx_1__0_.v,69|65): Implicit net port (top_grid_bottom_width_0_height_0_subtile_0__pin_I_23_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] top_grid_bottom_width_0_height_0_subtile_0__pin_I_24_;
                                                                 |
xmvlog: *W,NODNTW (./SRC/routing/cbx_1__0_.v,71|65): Implicit net port (top_grid_bottom_width_0_height_0_subtile_0__pin_I_24_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] top_grid_bottom_width_0_height_0_subtile_0__pin_I_25_;
                                                                 |
xmvlog: *W,NODNTW (./SRC/routing/cbx_1__0_.v,73|65): Implicit net port (top_grid_bottom_width_0_height_0_subtile_0__pin_I_25_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] top_grid_bottom_width_0_height_0_subtile_0__pin_I_26_;
                                                                 |
xmvlog: *W,NODNTW (./SRC/routing/cbx_1__0_.v,75|65): Implicit net port (top_grid_bottom_width_0_height_0_subtile_0__pin_I_26_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] top_grid_bottom_width_0_height_0_subtile_0__pin_I_27_;
                                                                 |
xmvlog: *W,NODNTW (./SRC/routing/cbx_1__0_.v,77|65): Implicit net port (top_grid_bottom_width_0_height_0_subtile_0__pin_I_27_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] top_grid_bottom_width_0_height_0_subtile_0__pin_I_28_;
                                                                 |
xmvlog: *W,NODNTW (./SRC/routing/cbx_1__0_.v,79|65): Implicit net port (top_grid_bottom_width_0_height_0_subtile_0__pin_I_28_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] top_grid_bottom_width_0_height_0_subtile_0__pin_I_29_;
                                                                 |
xmvlog: *W,NODNTW (./SRC/routing/cbx_1__0_.v,81|65): Implicit net port (top_grid_bottom_width_0_height_0_subtile_0__pin_I_29_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] top_grid_bottom_width_0_height_0_subtile_0__pin_I_30_;
                                                                 |
xmvlog: *W,NODNTW (./SRC/routing/cbx_1__0_.v,83|65): Implicit net port (top_grid_bottom_width_0_height_0_subtile_0__pin_I_30_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] top_grid_bottom_width_0_height_0_subtile_0__pin_I_31_;
                                                                 |
xmvlog: *W,NODNTW (./SRC/routing/cbx_1__0_.v,85|65): Implicit net port (top_grid_bottom_width_0_height_0_subtile_0__pin_I_31_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] top_grid_bottom_width_0_height_0_subtile_0__pin_I_32_;
                                                                 |
xmvlog: *W,NODNTW (./SRC/routing/cbx_1__0_.v,87|65): Implicit net port (top_grid_bottom_width_0_height_0_subtile_0__pin_I_32_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] top_grid_bottom_width_0_height_0_subtile_0__pin_I_33_;
                                                                 |
xmvlog: *W,NODNTW (./SRC/routing/cbx_1__0_.v,89|65): Implicit net port (top_grid_bottom_width_0_height_0_subtile_0__pin_I_33_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] top_grid_bottom_width_0_height_0_subtile_0__pin_I_34_;
                                                                 |
xmvlog: *W,NODNTW (./SRC/routing/cbx_1__0_.v,91|65): Implicit net port (top_grid_bottom_width_0_height_0_subtile_0__pin_I_34_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] top_grid_bottom_width_0_height_0_subtile_0__pin_I_35_;
                                                                 |
xmvlog: *W,NODNTW (./SRC/routing/cbx_1__0_.v,93|65): Implicit net port (top_grid_bottom_width_0_height_0_subtile_0__pin_I_35_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] top_grid_bottom_width_0_height_0_subtile_0__pin_I_36_;
                                                                 |
xmvlog: *W,NODNTW (./SRC/routing/cbx_1__0_.v,95|65): Implicit net port (top_grid_bottom_width_0_height_0_subtile_0__pin_I_36_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] top_grid_bottom_width_0_height_0_subtile_0__pin_I_37_;
                                                                 |
xmvlog: *W,NODNTW (./SRC/routing/cbx_1__0_.v,97|65): Implicit net port (top_grid_bottom_width_0_height_0_subtile_0__pin_I_37_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] top_grid_bottom_width_0_height_0_subtile_0__pin_I_38_;
                                                                 |
xmvlog: *W,NODNTW (./SRC/routing/cbx_1__0_.v,99|65): Implicit net port (top_grid_bottom_width_0_height_0_subtile_0__pin_I_38_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] top_grid_bottom_width_0_height_0_subtile_0__pin_I_39_;
                                                                 |
xmvlog: *W,NODNTW (./SRC/routing/cbx_1__0_.v,101|65): Implicit net port (top_grid_bottom_width_0_height_0_subtile_0__pin_I_39_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] bottom_grid_top_width_0_height_0_subtile_0__pin_outpad_0_;
                                                                     |
xmvlog: *W,NODNTW (./SRC/routing/cbx_1__0_.v,103|69): Implicit net port (bottom_grid_top_width_0_height_0_subtile_0__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] bottom_grid_top_width_0_height_0_subtile_1__pin_outpad_0_;
                                                                     |
xmvlog: *W,NODNTW (./SRC/routing/cbx_1__0_.v,105|69): Implicit net port (bottom_grid_top_width_0_height_0_subtile_1__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] bottom_grid_top_width_0_height_0_subtile_2__pin_outpad_0_;
                                                                     |
xmvlog: *W,NODNTW (./SRC/routing/cbx_1__0_.v,107|69): Implicit net port (bottom_grid_top_width_0_height_0_subtile_2__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] bottom_grid_top_width_0_height_0_subtile_3__pin_outpad_0_;
                                                                     |
xmvlog: *W,NODNTW (./SRC/routing/cbx_1__0_.v,109|69): Implicit net port (bottom_grid_top_width_0_height_0_subtile_3__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] bottom_grid_top_width_0_height_0_subtile_4__pin_outpad_0_;
                                                                     |
xmvlog: *W,NODNTW (./SRC/routing/cbx_1__0_.v,111|69): Implicit net port (bottom_grid_top_width_0_height_0_subtile_4__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] bottom_grid_top_width_0_height_0_subtile_5__pin_outpad_0_;
                                                                     |
xmvlog: *W,NODNTW (./SRC/routing/cbx_1__0_.v,113|69): Implicit net port (bottom_grid_top_width_0_height_0_subtile_5__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] bottom_grid_top_width_0_height_0_subtile_6__pin_outpad_0_;
                                                                     |
xmvlog: *W,NODNTW (./SRC/routing/cbx_1__0_.v,115|69): Implicit net port (bottom_grid_top_width_0_height_0_subtile_6__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] bottom_grid_top_width_0_height_0_subtile_7__pin_outpad_0_;
                                                                     |
xmvlog: *W,NODNTW (./SRC/routing/cbx_1__0_.v,117|69): Implicit net port (bottom_grid_top_width_0_height_0_subtile_7__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] ccff_tail;
                     |
xmvlog: *W,NODNTW (./SRC/routing/cbx_1__0_.v,119|21): Implicit net port (ccff_tail) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] pReset;
                 |
xmvlog: *W,NODNTW (./SRC/routing/cbx_1__1_.v,29|17): Implicit net port (pReset) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] prog_clk;
                   |
xmvlog: *W,NODNTW (./SRC/routing/cbx_1__1_.v,31|19): Implicit net port (prog_clk) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:14] chanx_left_in;
                         |
xmvlog: *W,NODNTW (./SRC/routing/cbx_1__1_.v,33|25): Implicit net port (chanx_left_in) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:14] chanx_right_in;
                          |
xmvlog: *W,NODNTW (./SRC/routing/cbx_1__1_.v,35|26): Implicit net port (chanx_right_in) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] ccff_head;
                    |
xmvlog: *W,NODNTW (./SRC/routing/cbx_1__1_.v,37|20): Implicit net port (ccff_head) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:14] chanx_left_out;
                           |
xmvlog: *W,NODNTW (./SRC/routing/cbx_1__1_.v,39|27): Implicit net port (chanx_left_out) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:14] chanx_right_out;
                            |
xmvlog: *W,NODNTW (./SRC/routing/cbx_1__1_.v,41|28): Implicit net port (chanx_right_out) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] top_grid_bottom_width_0_height_0_subtile_0__pin_outpad_0_;
                                                                     |
xmvlog: *W,NODNTW (./SRC/routing/cbx_1__1_.v,43|69): Implicit net port (top_grid_bottom_width_0_height_0_subtile_0__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] top_grid_bottom_width_0_height_0_subtile_1__pin_outpad_0_;
                                                                     |
xmvlog: *W,NODNTW (./SRC/routing/cbx_1__1_.v,45|69): Implicit net port (top_grid_bottom_width_0_height_0_subtile_1__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] top_grid_bottom_width_0_height_0_subtile_2__pin_outpad_0_;
                                                                     |
xmvlog: *W,NODNTW (./SRC/routing/cbx_1__1_.v,47|69): Implicit net port (top_grid_bottom_width_0_height_0_subtile_2__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] top_grid_bottom_width_0_height_0_subtile_3__pin_outpad_0_;
                                                                     |
xmvlog: *W,NODNTW (./SRC/routing/cbx_1__1_.v,49|69): Implicit net port (top_grid_bottom_width_0_height_0_subtile_3__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] top_grid_bottom_width_0_height_0_subtile_4__pin_outpad_0_;
                                                                     |
xmvlog: *W,NODNTW (./SRC/routing/cbx_1__1_.v,51|69): Implicit net port (top_grid_bottom_width_0_height_0_subtile_4__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] top_grid_bottom_width_0_height_0_subtile_5__pin_outpad_0_;
                                                                     |
xmvlog: *W,NODNTW (./SRC/routing/cbx_1__1_.v,53|69): Implicit net port (top_grid_bottom_width_0_height_0_subtile_5__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] top_grid_bottom_width_0_height_0_subtile_6__pin_outpad_0_;
                                                                     |
xmvlog: *W,NODNTW (./SRC/routing/cbx_1__1_.v,55|69): Implicit net port (top_grid_bottom_width_0_height_0_subtile_6__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] top_grid_bottom_width_0_height_0_subtile_7__pin_outpad_0_;
                                                                     |
xmvlog: *W,NODNTW (./SRC/routing/cbx_1__1_.v,57|69): Implicit net port (top_grid_bottom_width_0_height_0_subtile_7__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] ccff_tail;
                     |
xmvlog: *W,NODNTW (./SRC/routing/cbx_1__1_.v,59|21): Implicit net port (ccff_tail) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] pReset;
                 |
xmvlog: *W,NODNTW (./SRC/routing/cby_0__1_.v,29|17): Implicit net port (pReset) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] prog_clk;
                   |
xmvlog: *W,NODNTW (./SRC/routing/cby_0__1_.v,31|19): Implicit net port (prog_clk) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:14] chany_bottom_in;
                           |
xmvlog: *W,NODNTW (./SRC/routing/cby_0__1_.v,33|27): Implicit net port (chany_bottom_in) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:14] chany_top_in;
                        |
xmvlog: *W,NODNTW (./SRC/routing/cby_0__1_.v,35|24): Implicit net port (chany_top_in) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] ccff_head;
                    |
xmvlog: *W,NODNTW (./SRC/routing/cby_0__1_.v,37|20): Implicit net port (ccff_head) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:14] chany_bottom_out;
                             |
xmvlog: *W,NODNTW (./SRC/routing/cby_0__1_.v,39|29): Implicit net port (chany_bottom_out) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:14] chany_top_out;
                          |
xmvlog: *W,NODNTW (./SRC/routing/cby_0__1_.v,41|26): Implicit net port (chany_top_out) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_grid_right_width_0_height_0_subtile_0__pin_outpad_0_;
                                                                     |
xmvlog: *W,NODNTW (./SRC/routing/cby_0__1_.v,43|69): Implicit net port (left_grid_right_width_0_height_0_subtile_0__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_grid_right_width_0_height_0_subtile_1__pin_outpad_0_;
                                                                     |
xmvlog: *W,NODNTW (./SRC/routing/cby_0__1_.v,45|69): Implicit net port (left_grid_right_width_0_height_0_subtile_1__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_grid_right_width_0_height_0_subtile_2__pin_outpad_0_;
                                                                     |
xmvlog: *W,NODNTW (./SRC/routing/cby_0__1_.v,47|69): Implicit net port (left_grid_right_width_0_height_0_subtile_2__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_grid_right_width_0_height_0_subtile_3__pin_outpad_0_;
                                                                     |
xmvlog: *W,NODNTW (./SRC/routing/cby_0__1_.v,49|69): Implicit net port (left_grid_right_width_0_height_0_subtile_3__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_grid_right_width_0_height_0_subtile_4__pin_outpad_0_;
                                                                     |
xmvlog: *W,NODNTW (./SRC/routing/cby_0__1_.v,51|69): Implicit net port (left_grid_right_width_0_height_0_subtile_4__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_grid_right_width_0_height_0_subtile_5__pin_outpad_0_;
                                                                     |
xmvlog: *W,NODNTW (./SRC/routing/cby_0__1_.v,53|69): Implicit net port (left_grid_right_width_0_height_0_subtile_5__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_grid_right_width_0_height_0_subtile_6__pin_outpad_0_;
                                                                     |
xmvlog: *W,NODNTW (./SRC/routing/cby_0__1_.v,55|69): Implicit net port (left_grid_right_width_0_height_0_subtile_6__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_grid_right_width_0_height_0_subtile_7__pin_outpad_0_;
                                                                     |
xmvlog: *W,NODNTW (./SRC/routing/cby_0__1_.v,57|69): Implicit net port (left_grid_right_width_0_height_0_subtile_7__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] ccff_tail;
                     |
xmvlog: *W,NODNTW (./SRC/routing/cby_0__1_.v,59|21): Implicit net port (ccff_tail) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] pReset;
                 |
xmvlog: *W,NODNTW (./SRC/routing/cby_1__1_.v,49|17): Implicit net port (pReset) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] prog_clk;
                   |
xmvlog: *W,NODNTW (./SRC/routing/cby_1__1_.v,51|19): Implicit net port (prog_clk) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:14] chany_bottom_in;
                           |
xmvlog: *W,NODNTW (./SRC/routing/cby_1__1_.v,53|27): Implicit net port (chany_bottom_in) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:14] chany_top_in;
                        |
xmvlog: *W,NODNTW (./SRC/routing/cby_1__1_.v,55|24): Implicit net port (chany_top_in) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] ccff_head;
                    |
xmvlog: *W,NODNTW (./SRC/routing/cby_1__1_.v,57|20): Implicit net port (ccff_head) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:14] chany_bottom_out;
                             |
xmvlog: *W,NODNTW (./SRC/routing/cby_1__1_.v,59|29): Implicit net port (chany_bottom_out) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:14] chany_top_out;
                          |
xmvlog: *W,NODNTW (./SRC/routing/cby_1__1_.v,61|26): Implicit net port (chany_top_out) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] right_grid_left_width_0_height_0_subtile_0__pin_outpad_0_;
                                                                     |
xmvlog: *W,NODNTW (./SRC/routing/cby_1__1_.v,63|69): Implicit net port (right_grid_left_width_0_height_0_subtile_0__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] right_grid_left_width_0_height_0_subtile_1__pin_outpad_0_;
                                                                     |
xmvlog: *W,NODNTW (./SRC/routing/cby_1__1_.v,65|69): Implicit net port (right_grid_left_width_0_height_0_subtile_1__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] right_grid_left_width_0_height_0_subtile_2__pin_outpad_0_;
                                                                     |
xmvlog: *W,NODNTW (./SRC/routing/cby_1__1_.v,67|69): Implicit net port (right_grid_left_width_0_height_0_subtile_2__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] right_grid_left_width_0_height_0_subtile_3__pin_outpad_0_;
                                                                     |
xmvlog: *W,NODNTW (./SRC/routing/cby_1__1_.v,69|69): Implicit net port (right_grid_left_width_0_height_0_subtile_3__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] right_grid_left_width_0_height_0_subtile_4__pin_outpad_0_;
                                                                     |
xmvlog: *W,NODNTW (./SRC/routing/cby_1__1_.v,71|69): Implicit net port (right_grid_left_width_0_height_0_subtile_4__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] right_grid_left_width_0_height_0_subtile_5__pin_outpad_0_;
                                                                     |
xmvlog: *W,NODNTW (./SRC/routing/cby_1__1_.v,73|69): Implicit net port (right_grid_left_width_0_height_0_subtile_5__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] right_grid_left_width_0_height_0_subtile_6__pin_outpad_0_;
                                                                     |
xmvlog: *W,NODNTW (./SRC/routing/cby_1__1_.v,75|69): Implicit net port (right_grid_left_width_0_height_0_subtile_6__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] right_grid_left_width_0_height_0_subtile_7__pin_outpad_0_;
                                                                     |
xmvlog: *W,NODNTW (./SRC/routing/cby_1__1_.v,77|69): Implicit net port (right_grid_left_width_0_height_0_subtile_7__pin_outpad_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_grid_right_width_0_height_0_subtile_0__pin_I_0_;
                                                                |
xmvlog: *W,NODNTW (./SRC/routing/cby_1__1_.v,79|64): Implicit net port (left_grid_right_width_0_height_0_subtile_0__pin_I_0_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_grid_right_width_0_height_0_subtile_0__pin_I_1_;
                                                                |
xmvlog: *W,NODNTW (./SRC/routing/cby_1__1_.v,81|64): Implicit net port (left_grid_right_width_0_height_0_subtile_0__pin_I_1_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_grid_right_width_0_height_0_subtile_0__pin_I_2_;
                                                                |
xmvlog: *W,NODNTW (./SRC/routing/cby_1__1_.v,83|64): Implicit net port (left_grid_right_width_0_height_0_subtile_0__pin_I_2_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_grid_right_width_0_height_0_subtile_0__pin_I_3_;
                                                                |
xmvlog: *W,NODNTW (./SRC/routing/cby_1__1_.v,85|64): Implicit net port (left_grid_right_width_0_height_0_subtile_0__pin_I_3_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_grid_right_width_0_height_0_subtile_0__pin_I_4_;
                                                                |
xmvlog: *W,NODNTW (./SRC/routing/cby_1__1_.v,87|64): Implicit net port (left_grid_right_width_0_height_0_subtile_0__pin_I_4_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_grid_right_width_0_height_0_subtile_0__pin_I_5_;
                                                                |
xmvlog: *W,NODNTW (./SRC/routing/cby_1__1_.v,89|64): Implicit net port (left_grid_right_width_0_height_0_subtile_0__pin_I_5_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_grid_right_width_0_height_0_subtile_0__pin_I_6_;
                                                                |
xmvlog: *W,NODNTW (./SRC/routing/cby_1__1_.v,91|64): Implicit net port (left_grid_right_width_0_height_0_subtile_0__pin_I_6_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_grid_right_width_0_height_0_subtile_0__pin_I_7_;
                                                                |
xmvlog: *W,NODNTW (./SRC/routing/cby_1__1_.v,93|64): Implicit net port (left_grid_right_width_0_height_0_subtile_0__pin_I_7_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_grid_right_width_0_height_0_subtile_0__pin_I_8_;
                                                                |
xmvlog: *W,NODNTW (./SRC/routing/cby_1__1_.v,95|64): Implicit net port (left_grid_right_width_0_height_0_subtile_0__pin_I_8_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_grid_right_width_0_height_0_subtile_0__pin_I_9_;
                                                                |
xmvlog: *W,NODNTW (./SRC/routing/cby_1__1_.v,97|64): Implicit net port (left_grid_right_width_0_height_0_subtile_0__pin_I_9_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_grid_right_width_0_height_0_subtile_0__pin_I_10_;
                                                                 |
xmvlog: *W,NODNTW (./SRC/routing/cby_1__1_.v,99|65): Implicit net port (left_grid_right_width_0_height_0_subtile_0__pin_I_10_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_grid_right_width_0_height_0_subtile_0__pin_I_11_;
                                                                 |
xmvlog: *W,NODNTW (./SRC/routing/cby_1__1_.v,101|65): Implicit net port (left_grid_right_width_0_height_0_subtile_0__pin_I_11_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_grid_right_width_0_height_0_subtile_0__pin_I_12_;
                                                                 |
xmvlog: *W,NODNTW (./SRC/routing/cby_1__1_.v,103|65): Implicit net port (left_grid_right_width_0_height_0_subtile_0__pin_I_12_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_grid_right_width_0_height_0_subtile_0__pin_I_13_;
                                                                 |
xmvlog: *W,NODNTW (./SRC/routing/cby_1__1_.v,105|65): Implicit net port (left_grid_right_width_0_height_0_subtile_0__pin_I_13_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_grid_right_width_0_height_0_subtile_0__pin_I_14_;
                                                                 |
xmvlog: *W,NODNTW (./SRC/routing/cby_1__1_.v,107|65): Implicit net port (left_grid_right_width_0_height_0_subtile_0__pin_I_14_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_grid_right_width_0_height_0_subtile_0__pin_I_15_;
                                                                 |
xmvlog: *W,NODNTW (./SRC/routing/cby_1__1_.v,109|65): Implicit net port (left_grid_right_width_0_height_0_subtile_0__pin_I_15_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_grid_right_width_0_height_0_subtile_0__pin_I_16_;
                                                                 |
xmvlog: *W,NODNTW (./SRC/routing/cby_1__1_.v,111|65): Implicit net port (left_grid_right_width_0_height_0_subtile_0__pin_I_16_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_grid_right_width_0_height_0_subtile_0__pin_I_17_;
                                                                 |
xmvlog: *W,NODNTW (./SRC/routing/cby_1__1_.v,113|65): Implicit net port (left_grid_right_width_0_height_0_subtile_0__pin_I_17_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_grid_right_width_0_height_0_subtile_0__pin_I_18_;
                                                                 |
xmvlog: *W,NODNTW (./SRC/routing/cby_1__1_.v,115|65): Implicit net port (left_grid_right_width_0_height_0_subtile_0__pin_I_18_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] left_grid_right_width_0_height_0_subtile_0__pin_I_19_;
                                                                 |
xmvlog: *W,NODNTW (./SRC/routing/cby_1__1_.v,117|65): Implicit net port (left_grid_right_width_0_height_0_subtile_0__pin_I_19_) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] ccff_tail;
                     |
xmvlog: *W,NODNTW (./SRC/routing/cby_1__1_.v,119|21): Implicit net port (ccff_tail) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] op_clk;
                 |
xmvlog: *W,NODNTW (./SRC/fpga_top.v,21|17): Implicit net port (op_clk) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] op_reset;
                   |
xmvlog: *W,NODNTW (./SRC/fpga_top.v,23|19): Implicit net port (op_reset) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] op_set;
                 |
xmvlog: *W,NODNTW (./SRC/fpga_top.v,25|17): Implicit net port (op_set) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] pReset;
                 |
xmvlog: *W,NODNTW (./SRC/fpga_top.v,27|17): Implicit net port (pReset) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] prog_clk;
                   |
xmvlog: *W,NODNTW (./SRC/fpga_top.v,29|19): Implicit net port (prog_clk) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
inout [0:31] gfpga_pad_GPIO_PAD;
                              |
xmvlog: *W,NODNTW (./SRC/fpga_top.v,31|30): Implicit net port (gfpga_pad_GPIO_PAD) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
input [0:0] ccff_head;
                    |
xmvlog: *W,NODNTW (./SRC/fpga_top.v,33|20): Implicit net port (ccff_head) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
output [0:0] ccff_tail;
                     |
xmvlog: *W,NODNTW (./SRC/fpga_top.v,35|21): Implicit net port (ccff_tail) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		AN211JIX0
		AN211JIX1
		AN211JIX2
		AN21JIX1
		AN21JIX2
		AN221JIX1
		AN221JIX2
		AN222JIX1
		AN222JIX2
		AN22JIX1
		AN22JIX2
		AN31JIX0
		AN31JIX1
		AN31JIX2
		AN32JIX0
		AN32JIX1
		AN32JIX2
		AN33JIX1
		AN33JIX2
		AND2JIX1
		AND2JIX2
		AND3JIX0
		AND3JIX1
		AND3JIX2
		AND4JIX0
		AND4JIX1
		AND4JIX2
		ANTENNACELLN2JI
		ANTENNACELLNP2JI
		ANTENNACELLP2JI
		AO211JIX0
		AO211JIX1
		AO211JIX2
		AO21JIX0
		AO21JIX1
		AO21JIX2
		AO221JIX0
		AO221JIX1
		AO221JIX2
		AO222JIX1
		AO222JIX2
		AO22JIX1
		AO22JIX2
		AO31JIX0
		AO31JIX1
		AO31JIX2
		AO32JIX1
		AO32JIX2
		AO33JIX0
		AO33JIX1
		AO33JIX2
		BTLJIX12
		BTLJIX20
		BUFJIX12
		BUFJIX16
		BUFJIX2
		BUFJIX20
		BUFJIX8
		BUJIX12
		BUJIX16
		BUJIX2
		BUJIX20
		BUJIX4
		BUJIX8
		DECAP10JI
		DECAP25JI
		DECAP3JI
		DECAP5JI
		DFRQJIX1
		DFRQJIX2
		DFRRQJIX2
		DFRRSQJIX2
		DFRSQJIX1
		DFRSQJIX2
		DLHQJIX1
		DLHQJIX2
		DLHRQJIX1
		DLHRQJIX2
		DLHRSQJIX1
		DLHRSQJIX2
		DLHSQJIX1
		DLHSQJIX2
		DLLQJIX1
		DLLQJIX2
		DLLRQJIX1
		DLLRQJIX2
		DLLRSQJIX1
		DLLRSQJIX2
		DLLSQJIX1
		DLLSQJIX2
		DLY1JIX1
		DLY2JIX1
		DLY4JIX1
		DLY8JIX1
		EN2JIX1
		EN2JIX2
		EN3JIX1
		EN3JIX2
		EO2JIX1
		EO2JIX2
		EO3JIX0
		EO3JIX1
		EO3JIX2
		FAJIX1
		FAJIX2
		FEED10JI
		FEED1JI
		FEED25JI
		FEED2JI
		FEED3JI
		FEED5JI
		HAJIX1
		HAJIX2
		INJIX1
		INJIX12
		INJIX16
		INJIX2
		INJIX20
		INJIX4
		INJIX8
		INVJIX1
		INVJIX12
		INVJIX16
		INVJIX2
		INVJIX20
		INVJIX8
		ITLJIX1
		ITLJIX12
		ITLJIX20
		ITLJIX4
		LGCNJIX1
		LGCPJIX1
		LOGIC0JI
		LOGIC1JI
		LSGCNJIX1
		LSGCPJIX1
		MU2JIX0
		MU2JIX1
		MU2JIX2
		MU4JIX0
		MU4JIX1
		MU4JIX2
		NA2I1JIX1
		NA2I1JIX2
		NA2JIX1
		NA2JIX2
		NA3I1JIX0
		NA3I1JIX1
		NA3I1JIX2
		NA3JIX1
		NA3JIX2
		NA4I1JIX0
		NA4I1JIX1
		NA4I1JIX2
		NA4I2JIX0
		NA4I2JIX1
		NA4I2JIX2
		NA4JIX1
		NA4JIX2
		NO2I1JIX1
		NO2I1JIX2
		NO2JIX1
		NO2JIX2
		NO3I1JIX0
		NO3I1JIX1
		NO3I1JIX2
		NO3JIX0
		NO3JIX1
		NO3JIX2
		NO4I1JIX0
		NO4I1JIX1
		NO4I1JIX2
		NO4I2JIX0
		NO4I2JIX1
		NO4I2JIX2
		NO4JIX0
		NO4JIX1
		NO4JIX2
		OA22JIX1
		OA22JIX2
		OA31JIX1
		OA31JIX2
		OA32JIX1
		OA32JIX2
		OA33JIX1
		OA33JIX2
		ON211JIX0
		ON211JIX1
		ON211JIX2
		ON21JIX1
		ON21JIX2
		ON221JIX0
		ON221JIX1
		ON221JIX2
		ON222JIX0
		ON222JIX1
		ON222JIX2
		ON22JIX1
		ON22JIX2
		ON31JIX0
		ON31JIX1
		ON31JIX2
		ON32JIX0
		ON32JIX1
		ON32JIX2
		ON33JIX0
		ON33JIX1
		ON33JIX2
		OR2JIX1
		OR2JIX2
		OR3JIX1
		OR3JIX2
		OR4JIX0
		OR4JIX1
		OR4JIX2
		SDFRQJIX1
		SDFRQJIX2
		SDFRRQJIX1
		SDFRRQJIX2
		SDFRRSJIX1
		SDFRRSJIX2
		SDFRRSQJIX1
		SDFRRSQJIX2
		SDFRSQJIX1
		SDFRSQJIX2
		SIGNALHOLDJI
		sg13g2_Corner
		sg13g2_Filler200
		sg13g2_Filler400
		sg13g2_Filler1000
		sg13g2_Filler2000
		sg13g2_Filler4000
		sg13g2_Filler10000
		sg13g2_IOPadOut4mA
		sg13g2_IOPadOut16mA
		sg13g2_IOPadTriOut4mA
		sg13g2_IOPadTriOut16mA
		sg13g2_IOPadTriOut30mA
		sg13g2_IOPadInOut4mA
		sg13g2_IOPadInOut16mA
		sg13g2_IOPadAnalog
		sg13g2_IOPadIOVss
		sg13g2_IOPadIOVdd
		sg13g2_IOPadVss
		sg13g2_IOPadVdd
		GPIN
		GPOUT
		const0
		grid_memory
		grid_mult_36
		counter_autocheck_top_tb
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.counter:v <0x7b456590>
			streams:  15, words:  8711
		worklib.cby_1__1_:v <0x507f9a96>
			streams:   0, words:     0
		worklib.cby_0__1_:v <0x10c385d1>
			streams:   0, words:     0
		worklib.cbx_1__1_:v <0x6bb55580>
			streams:   0, words:     0
		worklib.cbx_1__0_:v <0x1c101523>
			streams:   0, words:     0
		worklib.sb_1__1_:v <0x0e4d5a16>
			streams:   0, words:     0
		worklib.mux_2level_tapbuf_size5_mem:v <0x2d6def81>
			streams:   0, words:     0
		worklib.mux_2level_tapbuf_size5:v <0x07420be8>
			streams:   0, words:     0
		worklib.mux_2level_tapbuf_size6_mem:v <0x14630973>
			streams:   0, words:     0
		worklib.mux_2level_tapbuf_size6:v <0x50cafbed>
			streams:   0, words:     0
		worklib.sb_1__0_:v <0x73022bf0>
			streams:   0, words:     0
		worklib.sb_0__1_:v <0x52afce36>
			streams:   0, words:     0
		worklib.mux_2level_tapbuf_size4_mem:v <0x64d36d33>
			streams:   0, words:     0
		worklib.mux_2level_tapbuf_size4:v <0x5b4093ff>
			streams:   0, words:     0
		worklib.mux_2level_tapbuf_size2_mem:v <0x65d03693>
			streams:   0, words:     0
		worklib.mux_2level_tapbuf_size2:v <0x119a653a>
			streams:   0, words:     0
		worklib.mux_2level_tapbuf_size3_mem:v <0x00d9cad7>
			streams:   0, words:     0
		worklib.mux_2level_tapbuf_size3:v <0x2522e418>
			streams:   0, words:     0
		worklib.sb_0__0_:v <0x674e1964>
			streams:   0, words:     0
		worklib.mux_2level_size60_mem:v <0x29e72069>
			streams:   0, words:     0
		worklib.mux_2level_size60:v <0x30205f49>
			streams:   0, words:     0
		worklib.mux_1level_tapbuf_size3_mem:v <0x3fa7df50>
			streams:   0, words:     0
		worklib.mux_1level_tapbuf_size3:v <0x3b82585e>
			streams:   0, words:     0
		worklib.MULTI_MODE_DFFSRQ_DFFR_mem:v <0x49cdcca7>
			streams:   0, words:     0
		worklib.DFRRSQJIX1:v <0x3b46a949>
			streams:   0, words:     0
		worklib.mux_1level_tapbuf_size2_mem:v <0x15e80dae>
			streams:   0, words:     0
		worklib.const1:v <0x0636d1fb>
			streams:   0, words:     0
		worklib.mux_1level_tapbuf_size2:v <0x4acc8d98>
			streams:   0, words:     0
		worklib.frac_lut6_DFFR_mem:v <0x3021d9df>
			streams:   0, words:     0
		worklib.frac_lut6_mux:v <0x65e76545>
			streams:   0, words:     0
		worklib.frac_lut6:v <0x7458a1ed>
			streams:   0, words:     0
		worklib.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6:v <0x1739c61e>
			streams:   0, words:     0
		worklib.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic:v <0x24bfe8b9>
			streams:   0, words:     0
		worklib.logical_tile_clb_mode_default__fle_mode_physical__fabric:v <0x6fe12552>
			streams:   0, words:     0
		worklib.logical_tile_clb_mode_default__fle:v <0x49fa0126>
			streams:   0, words:     0
		worklib.logical_tile_clb_mode_clb_:v <0x094d05c3>
			streams:   0, words:     0
		worklib.grid_clb:v <0x09032e10>
			streams:   0, words:     0
		worklib.GPIO_DFFR_mem:v <0x1071dd02>
			streams:   0, words:     0
		worklib.sg13g2_IOPadInOut30mA:v <0x36a129e2>
			streams:   0, words:     0
		worklib.counter_autocheck_top_tb:v <0x69ff0b1c>
			streams:  62, words: 3061884
		worklib.direct_interc:v <0x331ead0a>
			streams:   0, words:     0
		worklib.DFRRQJIX1:v <0x2b48b9e0>
			streams:   0, words:     0
		worklib.DFRRQJIX1:v <0x6b4306c1>
			streams:   0, words:     0
		worklib.mult_36x36_DFFR_mem:v <0x2293ac3f>
			streams:   0, words:     0
		worklib.AO32JIX0:v <0x4bfe535a>
			streams:   0, words:     0
		worklib.OA22JIX0:v <0x4a725605>
			streams:   0, words:     0
		worklib.OA31JIX0:v <0x6f8bd862>
			streams:   0, words:     0
		worklib.AN33JIX0:v <0x06f93c27>
			streams:   0, words:     0
		worklib.OA33JIX0:v <0x771265d7>
			streams:   0, words:     0
		worklib.OA32JIX0:v <0x58d07a99>
			streams:   0, words:     0
		worklib.ON21JIX0:v <0x641ae927>
			streams:   0, words:     0
		worklib.AN221JIX0:v <0x3fdee913>
			streams:   0, words:     0
		worklib.HAJIX0:v <0x7901e4ce>
			streams:   0, words:     0
		worklib.AN22JIX0:v <0x13d4a22e>
			streams:   0, words:     0
		worklib.ON22JIX0:v <0x086cbee7>
			streams:   0, words:     0
		worklib.EN3JIX0:v <0x722d1458>
			streams:   0, words:     0
		worklib.EO2JIX0:v <0x5e2d1d46>
			streams:   0, words:     0
		worklib.AN21JIX0:v <0x26e8fb9b>
			streams:   0, words:     0
		worklib.FAJIX0:v <0x166ae891>
			streams:   0, words:     0
		worklib.AO222JIX0:v <0x2e347d27>
			streams:   0, words:     0
		worklib.EN2JIX0:v <0x62c3104a>
			streams:   0, words:     0
		worklib.AO22JIX0:v <0x5e218b48>
			streams:   0, words:     0
		worklib.logical_tile_mult_36_mode_mult_36x36__mult_36x36_slice:v <0x4e35dbdb>
			streams:   0, words:     0
		worklib.logical_tile_mult_36_mode_mult_36_:v <0x0cf4a2e1>
			streams:   0, words:     0
		worklib.grid_mult_36:v <0x0a62933d>
			streams:   0, words:     0
		worklib.direct_interc:v <0x29101e6e>
			streams:   0, words:     0
		worklib.RM_IHPSG13_1P_1024x8_c2_bm_bist:v <0x55bcc107>
			streams:   0, words:     0
		worklib.SRAM_1P_behavioral_bm_bist:v <0x36e875e6>
			streams:   6, words:  2936
		worklib.RM_IHPSG13_1P_1024x8_c2_bm_bist:v <0x005f6c3b>
			streams:   0, words:     0
		worklib.dpram_1024x8:v <0x5f518b7d>
			streams:   2, words:  2842
		worklib.logical_tile_memory_mode_memory_:v <0x6f135c24>
			streams:   0, words:     0
		worklib.grid_memory:v <0x43642551>
			streams:   0, words:     0
		worklib.const0:v <0x640700d2>
			streams:   0, words:     0
		worklib.sg13g2_IOPadOut30mA:v <0x525dd07d>
			streams:   0, words:     0
		worklib.sg13g2_IOPadIn:v <0x3c4c5705>
			streams:   0, words:     0
		worklib.sg13g2_IOPadAnalog:v <0x6fb5b069>
			streams:   0, words:     0
		worklib.sg13g2_IOPadInOut16mA:v <0x18995a3c>
			streams:   0, words:     0
		worklib.sg13g2_IOPadInOut4mA:v <0x637c0827>
			streams:   0, words:     0
		worklib.sg13g2_IOPadTriOut30mA:v <0x17c0d188>
			streams:   0, words:     0
		worklib.sg13g2_IOPadTriOut16mA:v <0x53d70f28>
			streams:   0, words:     0
		worklib.sg13g2_IOPadTriOut4mA:v <0x2e86ce2e>
			streams:   0, words:     0
		worklib.sg13g2_IOPadOut16mA:v <0x585b11af>
			streams:   0, words:     0
		worklib.sg13g2_IOPadOut4mA:v <0x26e2f67f>
			streams:   0, words:     0
		worklib.SDFRSQJIX2:v <0x7e3761a2>
			streams:   0, words:     0
		worklib.SDFRSQJIX1:v <0x012cf9bc>
			streams:   0, words:     0
		worklib.SDFRRSQJIX2:v <0x33de67ed>
			streams:   0, words:     0
		worklib.SDFRRSQJIX1:v <0x093b48ca>
			streams:   0, words:     0
		worklib.SDFRRSJIX2:v <0x0ebd9e3c>
			streams:   0, words:     0
		worklib.SDFRRSJIX1:v <0x3b197137>
			streams:   0, words:     0
		worklib.SDFRRQJIX2:v <0x3fe55664>
			streams:   0, words:     0
		worklib.SDFRRQJIX1:v <0x40fece7a>
			streams:   0, words:     0
		worklib.SDFRQJIX2:v <0x18aa00ac>
			streams:   0, words:     0
		worklib.SDFRQJIX1:v <0x4daf6560>
			streams:   0, words:     0
		worklib.ON33JIX2:v <0x3bd25d2e>
			streams:   0, words:     0
		worklib.ON33JIX1:v <0x6464ddea>
			streams:   0, words:     0
		worklib.ON33JIX0:v <0x0fb27d4a>
			streams:   0, words:     0
		worklib.ON32JIX2:v <0x1003d80d>
			streams:   0, words:     0
		worklib.ON32JIX1:v <0x48847b2d>
			streams:   0, words:     0
		worklib.ON32JIX0:v <0x5e423ad1>
			streams:   0, words:     0
		worklib.ON31JIX2:v <0x28fab2e5>
			streams:   0, words:     0
		worklib.ON31JIX1:v <0x7cb830f2>
			streams:   0, words:     0
		worklib.ON31JIX0:v <0x484ffc52>
			streams:   0, words:     0
		worklib.ON22JIX2:v <0x6f34eb1c>
			streams:   0, words:     0
		worklib.ON22JIX1:v <0x37b3483c>
			streams:   0, words:     0
		worklib.ON222JIX2:v <0x305622c9>
			streams:   0, words:     0
		worklib.ON222JIX1:v <0x64efc2fb>
			streams:   0, words:     0
		worklib.ON222JIX0:v <0x57789d15>
			streams:   0, words:     0
		worklib.ON221JIX2:v <0x6743f30a>
			streams:   0, words:     0
		worklib.ON221JIX1:v <0x760cec40>
			streams:   0, words:     0
		worklib.ON221JIX0:v <0x06c9e686>
			streams:   0, words:     0
		worklib.ON21JIX2:v <0x13f06f6c>
			streams:   0, words:     0
		worklib.ON21JIX1:v <0x53f4a6cd>
			streams:   0, words:     0
		worklib.ON211JIX2:v <0x11070a08>
			streams:   0, words:     0
		worklib.ON211JIX1:v <0x4fd8a069>
			streams:   0, words:     0
		worklib.ON211JIX0:v <0x24d6e6aa>
			streams:   0, words:     0
		worklib.OA33JIX2:v <0x524f0f00>
			streams:   0, words:     0
		worklib.OA33JIX1:v <0x028d8292>
			streams:   0, words:     0
		worklib.OA32JIX2:v <0x7d18003a>
			streams:   0, words:     0
		worklib.OA32JIX1:v <0x1bec01bf>
			streams:   0, words:     0
		worklib.OA31JIX2:v <0x7f2ec6d2>
			streams:   0, words:     0
		worklib.OA31JIX1:v <0x3f2a0f73>
			streams:   0, words:     0
		worklib.OA22JIX2:v <0x6fba2ca6>
			streams:   0, words:     0
		worklib.OA22JIX1:v <0x094e2d23>
			streams:   0, words:     0
		worklib.MU4JIX2:v <0x4d708fa3>
			streams:   0, words:     0
		worklib.MU4JIX1:v <0x60b1f505>
			streams:   0, words:     0
		worklib.MU4JIX0:v <0x227c4ed6>
			streams:   0, words:     0
		worklib.MU2JIX2:v <0x660572ec>
			streams:   0, words:     0
		worklib.MU2JIX1:v <0x1d0f20e5>
			streams:   0, words:     0
		worklib.MU2JIX0:v <0x6ab231fe>
			streams:   0, words:     0
		worklib.LSGCPJIX1:v <0x0ba7798c>
			streams:   0, words:     0
		worklib.LSGCNJIX1:v <0x4c51507a>
			streams:   0, words:     0
		worklib.LGCPJIX1:v <0x4c7c153f>
			streams:   0, words:     0
		worklib.LGCNJIX1:v <0x60c9cb67>
			streams:   0, words:     0
		worklib.HAJIX2:v <0x1af32136>
			streams:   0, words:     0
		worklib.HAJIX1:v <0x1cfb6e22>
			streams:   0, words:     0
		worklib.FAJIX2:v <0x6177d424>
			streams:   0, words:     0
		worklib.FAJIX1:v <0x035895e4>
			streams:   0, words:     0
		worklib.EO3JIX2:v <0x6fdabcce>
			streams:   0, words:     0
		worklib.EO3JIX1:v <0x5309aebc>
			streams:   0, words:     0
		worklib.EO3JIX0:v <0x38b8a092>
			streams:   0, words:     0
		worklib.EO2JIX2:v <0x7d35a26f>
			streams:   0, words:     0
		worklib.EO2JIX1:v <0x7a73496f>
			streams:   0, words:     0
		worklib.EN3JIX2:v <0x17658c88>
			streams:   0, words:     0
		worklib.EN3JIX1:v <0x021e59b8>
			streams:   0, words:     0
		worklib.EN2JIX2:v <0x739eb4c1>
			streams:   0, words:     0
		worklib.EN2JIX1:v <0x0b25f176>
			streams:   0, words:     0
		worklib.DLLSQJIX2:v <0x6d02c63c>
			streams:   0, words:     0
		worklib.DLLSQJIX1:v <0x56746a0f>
			streams:   0, words:     0
		worklib.DLLRSQJIX2:v <0x319f14ed>
			streams:   0, words:     0
		worklib.DLLRSQJIX1:v <0x417622f1>
			streams:   0, words:     0
		worklib.DLLRQJIX2:v <0x5a188eb8>
			streams:   0, words:     0
		worklib.DLLRQJIX1:v <0x616e228b>
			streams:   0, words:     0
		worklib.DLLQJIX2:v <0x40a83963>
			streams:   0, words:     0
		worklib.DLLQJIX1:v <0x14eabb74>
			streams:   0, words:     0
		worklib.DLHSQJIX2:v <0x46e6a9d1>
			streams:   0, words:     0
		worklib.DLHSQJIX1:v <0x43b1301f>
			streams:   0, words:     0
		worklib.DLHRSQJIX2:v <0x33ca87e3>
			streams:   0, words:     0
		worklib.DLHRSQJIX1:v <0x00d1cd61>
			streams:   0, words:     0
		worklib.DLHRQJIX2:v <0x38be458d>
			streams:   0, words:     0
		worklib.DLHRQJIX1:v <0x3de9dc43>
			streams:   0, words:     0
		worklib.DLHQJIX2:v <0x0643503e>
			streams:   0, words:     0
		worklib.DLHQJIX1:v <0x4647999f>
			streams:   0, words:     0
		worklib.DFRSQJIX2:v <0x48c1cc95>
			streams:   0, words:     0
		worklib.DFRSQJIX1:v <0x73b760a6>
			streams:   0, words:     0
		worklib.DFRRSQJIX2:v <0x08b15ac2>
			streams:   0, words:     0
		worklib.DFRRQJIX2:v <0x7fdb8411>
			streams:   0, words:     0
		worklib.DFRQJIX2:v <0x5aa81649>
			streams:   0, words:     0
		worklib.DFRQJIX1:v <0x0eea945e>
			streams:   0, words:     0
		worklib.AO33JIX2:v <0x000b52e2>
			streams:   0, words:     0
		worklib.AO33JIX1:v <0x50c9df70>
			streams:   0, words:     0
		worklib.AO33JIX0:v <0x702a3470>
			streams:   0, words:     0
		worklib.AO32JIX2:v <0x767c9ac5>
			streams:   0, words:     0
		worklib.AO32JIX1:v <0x2074ecfc>
			streams:   0, words:     0
		worklib.AO31JIX2:v <0x478250f5>
			streams:   0, words:     0
		worklib.AO31JIX1:v <0x2a0ee265>
			streams:   0, words:     0
		worklib.AO31JIX0:v <0x1e28e39b>
			streams:   0, words:     0
		worklib.AO22JIX2:v <0x4661d8ef>
			streams:   0, words:     0
		worklib.AO22JIX1:v <0x63bc8107>
			streams:   0, words:     0
		worklib.AO222JIX2:v <0x3e579df0>
			streams:   0, words:     0
		worklib.AO222JIX1:v <0x1496fd66>
			streams:   0, words:     0
		worklib.AO221JIX2:v <0x24e8232c>
			streams:   0, words:     0
		worklib.AO221JIX1:v <0x6471d4ce>
			streams:   0, words:     0
		worklib.AO221JIX0:v <0x7abda68c>
			streams:   0, words:     0
		worklib.AO21JIX2:v <0x6ba0e83f>
			streams:   0, words:     0
		worklib.AO21JIX1:v <0x781cd035>
			streams:   0, words:     0
		worklib.AO21JIX0:v <0x09773833>
			streams:   0, words:     0
		worklib.AO211JIX2:v <0x53c86489>
			streams:   0, words:     0
		worklib.AO211JIX1:v <0x47fecae4>
			streams:   0, words:     0
		worklib.AO211JIX0:v <0x2387721c>
			streams:   0, words:     0
		worklib.AN33JIX2:v <0x754ce3c3>
			streams:   0, words:     0
		worklib.AN33JIX1:v <0x012de211>
			streams:   0, words:     0
		worklib.AN32JIX2:v <0x443fe335>
			streams:   0, words:     0
		worklib.AN32JIX1:v <0x33940008>
			streams:   0, words:     0
		worklib.AN32JIX0:v <0x404981ff>
			streams:   0, words:     0
		worklib.AN31JIX2:v <0x34e90470>
			streams:   0, words:     0
		worklib.AN31JIX1:v <0x11345d98>
			streams:   0, words:     0
		worklib.AN31JIX0:v <0x62dd054e>
			streams:   0, words:     0
		worklib.AN22JIX2:v <0x1a7bd860>
			streams:   0, words:     0
		worklib.AN22JIX1:v <0x0f14462a>
			streams:   0, words:     0
		worklib.AN221JIX2:v <0x34f760f6>
			streams:   0, words:     0
		worklib.AN221JIX1:v <0x746e9714>
			streams:   0, words:     0
		worklib.AN21JIX2:v <0x51027dd0>
			streams:   0, words:     0
		worklib.AN21JIX1:v <0x1106b471>
			streams:   0, words:     0
		worklib.AN211JIX2:v <0x05703067>
			streams:   0, words:     0
		worklib.AN211JIX1:v <0x0f2d56b7>
			streams:   0, words:     0
		worklib.AN211JIX0:v <0x19bbe489>
			streams:   0, words:     0
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                      Instances  Unique
		Modules:                 45,536     363
		UDPs:                     5,364      17
		Primitives:              55,901       8
		Timing outputs:          33,079     244
		Registers:                2,713      78
		Scalar wires:            40,294       -
		Expanded wires:             108      13
		Vectored wires:               6       -
		Always blocks:               24      23
		Initial blocks:           6,875   6,875
		Cont. assignments:           17     215
		Pseudo assignments:           2       -
		Timing checks:           24,803     125
		Delayed tcheck signals:   8,211   5,582
		Process Clocks:               6       5
		Simulation timescale:      10ps
	Writing initial simulation snapshot: worklib.ihp_dff_sr_1:v
xmsim: *W,NOMTDGUI: Multi-Threaded Dumping is disabled for interactive debug mode.

-------------------------------------
Relinquished control to SimVision...
xcelium> 
xcelium> source /eda/cadence/2024-25/RHELx86/XCELIUM_24.03.004/tools/xcelium/files/xmsimrc
xcelium> database -open waves -into waves.shm -default
Created default SHM database waves
xcelium> probe -create -shm counter_autocheck_top_tb.result_0__benchmark counter_autocheck_top_tb.result_0__fpga
Created probe 1
xcelium> run
Simulation start
Simulation Succeed
Simulation complete via $finish(1) at time 8788 NS + 0
./SRC/counter_autocheck_top_tb.v:34731 	$finish;
xcelium> ^C
xcelium> exit
TOOL:	xrun(64)	24.03-s004: Exiting on Jul 08, 2025 at 10:40:41 CEST  (total: 00:01:28)
