<!--
â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ•— â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ•— â–ˆâ–ˆâ•—â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ•—  â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ•— â–ˆâ–ˆâ•—   â–ˆâ–ˆâ•—
â–ˆâ–ˆâ•”â•â•â–ˆâ–ˆâ•—â–ˆâ–ˆâ•”â•â•â–ˆâ–ˆâ•—â–ˆâ–ˆâ•‘â–ˆâ–ˆâ•”â•â•â–ˆâ–ˆâ•—â–ˆâ–ˆâ•”â•â•â–ˆâ–ˆâ•—â–ˆâ–ˆâ•‘   â–ˆâ–ˆâ•‘
â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ•”â•â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ•”â•â–ˆâ–ˆâ•‘â–ˆâ–ˆâ•‘  â–ˆâ–ˆâ•‘â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ•‘â–ˆâ–ˆâ•‘   â–ˆâ–ˆâ•‘
â–ˆâ–ˆâ•”â•â•â•â• â–ˆâ–ˆâ•”â•â•â–ˆâ–ˆâ•—â–ˆâ–ˆâ•‘â–ˆâ–ˆâ•‘  â–ˆâ–ˆâ•‘â–ˆâ–ˆâ•”â•â•â–ˆâ–ˆâ•‘â–ˆâ–ˆâ•‘   â–ˆâ–ˆâ•‘
â–ˆâ–ˆâ•‘     â–ˆâ–ˆâ•‘  â–ˆâ–ˆâ•‘â–ˆâ–ˆâ•‘â–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ•”â•â–ˆâ–ˆâ•‘  â–ˆâ–ˆâ•‘â•šâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ–ˆâ•”â•
â•šâ•â•     â•šâ•â•  â•šâ•â•â•šâ•â•â•šâ•â•â•â•â•â• â•šâ•â•  â•šâ•â• â•šâ•â•â•â•â•â•
-->
<div align="center">
  
<img src="https://capsule-render.vercel.app/api?type=rect&color=gradient&height=105&section=header&text=RISC-V%20Reference%20SoC%20Tapeout%20Program%20VSD&fontSize=38&fontAlign=50&fontColor=F7F7F7" width="100%">

<img src="https://readme-typing-svg.demolab.com?font=Fira+Mono&size=28&pause=1200&color=FFB300&center=true&vCenter=true&width=800&lines=RTLDesign+%E2%9E%9E+Synthesis+%E2%9E%9E+PhysicalDesign+%E2%9E%9E+Tapeout" alt="pipeline" />

<p>
  <img src="https://img.shields.io/badge/RISC--V-SoC%20Tapeout-1976d2?style=for-the-badge&logo=riscv"/>
  <img src="https://img.shields.io/badge/VSD-Program-ff9800?style=for-the-badge"/>
  <img src="https://img.shields.io/badge/Participants-3500%2B-43a047?style=for-the-badge"/>
  <img src="https://img.shields.io/badge/Made%20in-India-fcba03?style=for-the-badge"/>
</p>
</div>

---

<div align="center">

## ğŸš© _**LOGIC TO LAYOUT: ADVANCING INDIAâ€™S SEMICONDUCTOR DESIGN**!_

</div>

---

<div align="center">
  
> **"This repo is my vibrant logbook for the SoC Tapeout Program (VSD): an odyssey from RTL to GDSII using open-source EDA. Join the 3500+ strong cohort building silicon, fueling India's semiconductor dream!"**

</div>

---

## ğŸ§­ Quick Nav

- **WEEK 0 SETUP&TOOLS**
- **PROGRAM VISION**
- **PROGRESS BOARD**
---

## ğŸ—“ï¸ Week 0 â€” Setup & Tools

<details>
<summary><b>ğŸ› ï¸ FOUNDATION WEEK: EDA ENVIRONMENT BOOTSTRAP</b></summary>

### ğŸš€ Mission:  
_Launch a full-featured open-source EDA workspace to power the journey from Verilog to Silicon!_

---

#### ğŸ“ **Task Table**

| #   | Task | Tools Involved | Status |
|-----|------|----------------|--------|
| 0   | [Complete EDA Toolchain Installation](https://github.com/TheVoltageVikingRam/RTL2GDS_Alchemy/tree/main/Week0) | All Core Tools | âœ… Done |

---

#### ğŸ§° **My EDA Toolbox**

**Core RTL Design & Synthesis**
| Tool           | Role/Purpose                | Verified |
|----------------|----------------------------|----------|
| Yosys          | Synthesis, Logic Optimization | âœ”ï¸ |
| Iverilog       | Verilog Simulation, Compilation | âœ”ï¸ |
| GTKWave        | Waveform Viewer             | âœ”ï¸ |
| Ngspice        | Analog & Mixed-Signal Sim   | âœ”ï¸ |
| Magic VLSI     | Layout, DRC                 | âœ”ï¸ |

---

#### ğŸŒŸ **Week 0 Highlights**

- ğŸ”¥ **All open-source EDA tools up and running!**
- ğŸ³ **Dockerized OpenLane for reproducible, robust flows**
- ğŸ–¥ï¸ **System tuned for heavy EDA workloads**
- ğŸ—ï¸ **Ready for RTL â†’ GDSII experiments**
</details>

---


## ğŸ¯ Program Objectives & Scope

| ğŸŒ Aspect          | ğŸ’¡ Details                                                   |
|--------------------|-------------------------------------------------------------|
| ğŸ“ Learning Path   | SoC: RTL â†’ Synthesis â†’ Physical Design â†’ Tapeout            |
| ğŸ› ï¸ Tools Focus    | 100% Open-Source (Yosys, OpenLane, Magic, etc.)              |
| ğŸ­ Industry Relevance | True-to-life, professional chip design flows           |
| ğŸ¤ Collaboration   | Indiaâ€™s largest RISC-V tapeout, 3500+ contributors          |
| ğŸ‡®ğŸ‡³ National Impact | Building Indiaâ€™s vibrant semiconductor ecosystem            |

---


## ğŸ™ Acknowledgment

> **Salute to [Kunal Ghosh](https://github.com/kunalg123) and the [VSD Team](https://vsdiat.vlsisystemdesign.com/) for pioneering this collective silicon journey.**

---

## ğŸ“ˆ Weekly Progress Tracker

<p align="center">
  <img src="https://img.shields.io/badge/Week%200-Tools%20Setup-success?style=flat-square"/>
  <img src="https://img.shields.io/badge/Week%201-Coming%20Soon-lightgrey?style=flat-square"/>
  <img src="https://img.shields.io/badge/Week%202-Upcoming-lightgrey?style=flat-square"/>
</p>


## ğŸ”— Program Links

<p align="center">
  <a href="https://vsdiat.vlsisystemdesign.com/"><img src="https://img.shields.io/badge/VSD-Official%20Website-1976d2?style=for-the-badge"/></a>
  <a href="https://riscv.org/"><img src="https://img.shields.io/badge/RISC--V-International-43a047?style=for-the-badge"/></a>
  <a href="https://efabless.com/"><img src="https://img.shields.io/badge/Efabless-Platform-f4511e?style=for-the-badge"/></a>
</p>

---

<div align="center">

### ğŸ‘¨â€ğŸ’» Crafted with ğŸ’¡ by [PRIY4DH4RS4N-D](https://github.com/PRIY4DH4RS4N-D)

</div>
