<stg><name>sigmoid<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, sigmoid_config19></name>


<trans_list>

<trans id="33" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="34" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:0 %p_read_1 = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %p_read

]]></Node>
<StgValue><ssdm name="p_read_1"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="25" op_0_bw="25" op_1_bw="15" op_2_bw="10">
<![CDATA[
entry_ifconv:2 %r_V = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i15.i10, i15 %p_read_1, i10 0

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="11" op_0_bw="11" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:3 %tmp_1 = partselect i11 @_ssdm_op_PartSelect.i11.i15.i32.i32, i15 %p_read_1, i32 4, i32 14

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="13" op_0_bw="11">
<![CDATA[
entry_ifconv:4 %sext_ln1029 = sext i11 %tmp_1

]]></Node>
<StgValue><ssdm name="sext_ln1029"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="1" op_0_bw="25" op_1_bw="25">
<![CDATA[
entry_ifconv:5 %p_Result_s = icmp_slt  i25 %r_V, i25 33554417

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="4" op_0_bw="15">
<![CDATA[
entry_ifconv:6 %trunc_ln1049 = trunc i15 %p_read_1

]]></Node>
<StgValue><ssdm name="trunc_ln1049"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="6">
<![CDATA[
entry_ifconv:7 %tmp = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %trunc_ln1049, i6 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry_ifconv:8 %icmp_ln1049 = icmp_eq  i10 %tmp, i10 0

]]></Node>
<StgValue><ssdm name="icmp_ln1049"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:9 %ret_V = add i13 %sext_ln1029, i13 1

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry_ifconv:10 %select_ln1048 = select i1 %icmp_ln1049, i13 %sext_ln1029, i13 %ret_V

]]></Node>
<StgValue><ssdm name="select_ln1048"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry_ifconv:11 %ret_V_2 = select i1 %p_Result_s, i13 %select_ln1048, i13 %sext_ln1029

]]></Node>
<StgValue><ssdm name="ret_V_2"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="12" op_0_bw="13">
<![CDATA[
entry_ifconv:12 %trunc_ln116 = trunc i13 %ret_V_2

]]></Node>
<StgValue><ssdm name="trunc_ln116"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:13 %index = add i13 %ret_V_2, i13 512

]]></Node>
<StgValue><ssdm name="index"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:14 %add_ln113 = add i12 %trunc_ln116, i12 512

]]></Node>
<StgValue><ssdm name="add_ln113"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
entry_ifconv:15 %tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %index, i32 12

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
entry_ifconv:16 %index_1 = select i1 %tmp_2, i12 0, i12 %add_ln113

]]></Node>
<StgValue><ssdm name="index_1"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="10" op_0_bw="12">
<![CDATA[
entry_ifconv:17 %trunc_ln113 = trunc i12 %index_1

]]></Node>
<StgValue><ssdm name="trunc_ln113"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="2" op_0_bw="2" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:18 %tmp_3 = partselect i2 @_ssdm_op_PartSelect.i2.i12.i32.i32, i12 %index_1, i32 10, i32 11

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="22" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry_ifconv:19 %icmp_ln119 = icmp_ne  i2 %tmp_3, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln119"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry_ifconv:20 %index_2 = select i1 %icmp_ln119, i10 1023, i10 %trunc_ln113

]]></Node>
<StgValue><ssdm name="index_2"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="10">
<![CDATA[
entry_ifconv:21 %zext_ln121 = zext i10 %index_2

]]></Node>
<StgValue><ssdm name="zext_ln121"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="10" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:22 %sigmoid_table_addr = getelementptr i10 %sigmoid_table, i64 0, i64 %zext_ln121

]]></Node>
<StgValue><ssdm name="sigmoid_table_addr"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="10" op_0_bw="10">
<![CDATA[
entry_ifconv:23 %sigmoid_table_load = load i10 %sigmoid_table_addr

]]></Node>
<StgValue><ssdm name="sigmoid_table_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry_ifconv:1 %specpipeline_ln109 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln109"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="10" op_0_bw="10">
<![CDATA[
entry_ifconv:23 %sigmoid_table_load = load i10 %sigmoid_table_addr

]]></Node>
<StgValue><ssdm name="sigmoid_table_load"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="10">
<![CDATA[
entry_ifconv:24 %ret_ln123 = ret i10 %sigmoid_table_load

]]></Node>
<StgValue><ssdm name="ret_ln123"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
