
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.65

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: data_out[7]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: data_out[7]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ data_out[7]$_SDFFE_PN0P_/CK (DFF_X1)
     2    2.23    0.01    0.09    0.09 ^ data_out[7]$_SDFFE_PN0P_/Q (DFF_X1)
                                         data_out[7] (net)
                  0.01    0.00    0.09 ^ _78_/A (XOR2_X1)
     1    2.73    0.01    0.02    0.10 v _78_/Z (XOR2_X1)
                                         _35_ (net)
                  0.01    0.00    0.10 v _79_/B1 (AOI21_X2)
     1    1.14    0.01    0.02    0.12 ^ _79_/ZN (AOI21_X2)
                                         _07_ (net)
                  0.01    0.00    0.12 ^ data_out[7]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.12   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ data_out[7]$_SDFFE_PN0P_/CK (DFF_X1)
                          0.01    0.01   library hold time
                                  0.01   data required time
-----------------------------------------------------------------------------
                                  0.01   data required time
                                 -0.12   data arrival time
-----------------------------------------------------------------------------
                                  0.12   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: load_en (input port clocked by core_clock)
Endpoint: data_out[0]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    2.94    0.00    0.00    0.20 v load_en (in)
                                         load_en (net)
                  0.00    0.00    0.20 v _45_/A (INV_X2)
     7   12.83    0.02    0.02    0.22 ^ _45_/ZN (INV_X2)
                                         _09_ (net)
                  0.02    0.00    0.22 ^ _46_/A (BUF_X4)
    10   31.00    0.02    0.04    0.26 ^ _46_/Z (BUF_X4)
                                         _10_ (net)
                  0.02    0.00    0.26 ^ _47_/B2 (OAI21_X1)
     1    2.94    0.01    0.02    0.28 v _47_/ZN (OAI21_X1)
                                         _11_ (net)
                  0.01    0.00    0.28 v _51_/A (AOI21_X2)
     1    1.14    0.02    0.03    0.32 ^ _51_/ZN (AOI21_X2)
                                         _00_ (net)
                  0.02    0.00    0.32 ^ data_out[0]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.32   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ data_out[0]$_SDFFE_PN0P_/CK (DFF_X1)
                         -0.03    0.97   library setup time
                                  0.97   data required time
-----------------------------------------------------------------------------
                                  0.97   data required time
                                 -0.32   data arrival time
-----------------------------------------------------------------------------
                                  0.65   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: load_en (input port clocked by core_clock)
Endpoint: data_out[0]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    2.94    0.00    0.00    0.20 v load_en (in)
                                         load_en (net)
                  0.00    0.00    0.20 v _45_/A (INV_X2)
     7   12.83    0.02    0.02    0.22 ^ _45_/ZN (INV_X2)
                                         _09_ (net)
                  0.02    0.00    0.22 ^ _46_/A (BUF_X4)
    10   31.00    0.02    0.04    0.26 ^ _46_/Z (BUF_X4)
                                         _10_ (net)
                  0.02    0.00    0.26 ^ _47_/B2 (OAI21_X1)
     1    2.94    0.01    0.02    0.28 v _47_/ZN (OAI21_X1)
                                         _11_ (net)
                  0.01    0.00    0.28 v _51_/A (AOI21_X2)
     1    1.14    0.02    0.03    0.32 ^ _51_/ZN (AOI21_X2)
                                         _00_ (net)
                  0.02    0.00    0.32 ^ data_out[0]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.32   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ data_out[0]$_SDFFE_PN0P_/CK (DFF_X1)
                         -0.03    0.97   library setup time
                                  0.97   data required time
-----------------------------------------------------------------------------
                                  0.97   data required time
                                 -0.32   data arrival time
-----------------------------------------------------------------------------
                                  0.65   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.72e-05   1.70e-06   6.31e-07   4.96e-05  59.4%
Combinational          1.93e-05   1.30e-05   1.60e-06   3.39e-05  40.6%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  6.65e-05   1.47e-05   2.23e-06   8.34e-05 100.0%
                          79.8%      17.6%       2.7%
