; BTOR description generated by Yosys 0.36+61 (git sha1 df65634e0, clang 10.0.0-4ubuntu1 -fPIC -Os) for module rvfi_testbench.
1 sort bitvec 1
2 input 1 check ; rvfi_testbench.sv:21.9-21.14
3 input 1 clock ; rvfi_testbench.sv:24.8-24.13
4 input 1 reset ; rvfi_testbench.sv:24.15-24.20
5 const 1 1
6 const 1 0
7 state 1
8 init 1 7 5
9 next 1 7 6
10 eq 1 4 7
11 not 1 5
12 or 1 10 11
13 constraint 12
14 not 1 3
15 not 1 5
16 or 1 14 15
17 constraint 16
18 state 1
19 not 1 18
20 and 1 6 19
21 state 1
22 state 1
23 sort bitvec 32
24 const 23 00000000000000000000000000000000
25 state 23 wrapper.uut.memory_to_writeBack_RS1
26 state 1 wrapper.uut.memory_to_writeBack_RS1_USE
27 ite 23 26 25 24
28 redor 1 27
29 not 1 28
30 sort bitvec 5
31 const 30 00000
32 sort bitvec 25
33 state 32
34 slice 30 33 19 15
35 ite 30 26 34 31
36 redor 1 35
37 not 1 36
38 ite 1 37 29 22
39 sort bitvec 8
40 const 39 00000000
41 state 39 cycle_reg
42 init 39 41 40
43 ite 39 4 40 41
44 uext 39 5 7
45 ult 1 43 44
46 not 1 45
47 and 1 46 2
48 ite 1 47 38 21
49 ite 1 37 5 6
50 ite 1 47 49 6
51 not 1 48
52 and 1 50 51
53 state 1
54 state 1
55 state 23 wrapper.uut.memory_to_writeBack_RS2
56 state 1 wrapper.uut.memory_to_writeBack_RS2_USE
57 ite 23 56 55 24
58 redor 1 57
59 not 1 58
60 slice 30 33 24 20
61 ite 30 56 60 31
62 redor 1 61
63 not 1 62
64 ite 1 63 59 54
65 ite 1 47 64 53
66 ite 1 63 5 6
67 ite 1 47 66 6
68 not 1 65
69 and 1 67 68
70 state 1
71 state 23 wrapper.uut.memory_to_writeBack_FORMAL_INSTRUCTION
72 slice 30 71 11 7
73 slice 30 33 11 7
74 state 1 wrapper.uut.memory_to_writeBack_REGFILE_WRITE_VALID
75 ite 30 74 73 31
76 eq 1 72 75
77 ite 1 47 76 70
78 ite 1 47 5 6
79 not 1 77
80 and 1 78 79
81 state 1
82 state 23 wrapper.uut.memory_to_writeBack_PC
83 sort bitvec 12
84 const 83 000000000000
85 sort bitvec 20
86 slice 85 71 31 12
87 concat 23 86 84
88 add 23 82 87
89 redor 1 72
90 ite 23 89 88 24
91 state 23 wrapper.uut.memory_to_writeBack_REGFILE_WRITE_DATA
92 state 23 wrapper.uut.memory_to_writeBack_MEMORY_READ_DATA
93 slice 39 92 7 0
94 slice 39 92 31 24
95 sort bitvec 2
96 state 95 wrapper.uut.memory_to_writeBack_MEMORY_ADDRESS_LOW
97 const 95 11
98 eq 1 96 97
99 ite 39 98 94 93
100 slice 39 92 23 16
101 const 95 10
102 eq 1 96 101
103 ite 39 102 100 99
104 slice 39 92 15 8
105 uext 95 5 1
106 eq 1 96 105
107 ite 39 106 104 103
108 ite 39 102 94 104
109 sort bitvec 16
110 concat 109 108 107
111 slice 109 92 31 16
112 concat 23 111 110
113 slice 1 108 7 7
114 slice 1 33 14 14
115 not 1 114
116 and 1 113 115
117 concat 109 108 107
118 sort bitvec 17
119 concat 118 116 117
120 sort bitvec 18
121 concat 120 116 119
122 sort bitvec 19
123 concat 122 116 121
124 concat 85 116 123
125 sort bitvec 21
126 concat 125 116 124
127 sort bitvec 22
128 concat 127 116 126
129 sort bitvec 23
130 concat 129 116 128
131 sort bitvec 24
132 concat 131 116 130
133 concat 32 116 132
134 sort bitvec 26
135 concat 134 116 133
136 sort bitvec 27
137 concat 136 116 135
138 sort bitvec 28
139 concat 138 116 137
140 sort bitvec 29
141 concat 140 116 139
142 sort bitvec 30
143 concat 142 116 141
144 sort bitvec 31
145 concat 144 116 143
146 concat 23 116 145
147 slice 95 33 13 12
148 uext 95 5 1
149 eq 1 147 148
150 ite 23 149 146 112
151 slice 1 107 7 7
152 and 1 151 115
153 sort bitvec 9
154 concat 153 152 107
155 sort bitvec 10
156 concat 155 152 154
157 sort bitvec 11
158 concat 157 152 156
159 concat 83 152 158
160 sort bitvec 13
161 concat 160 152 159
162 sort bitvec 14
163 concat 162 152 161
164 sort bitvec 15
165 concat 164 152 163
166 concat 109 152 165
167 concat 118 152 166
168 concat 120 152 167
169 concat 122 152 168
170 concat 85 152 169
171 concat 125 152 170
172 concat 127 152 171
173 concat 129 152 172
174 concat 131 152 173
175 concat 32 152 174
176 concat 134 152 175
177 concat 136 152 176
178 concat 138 152 177
179 concat 140 152 178
180 concat 142 152 179
181 concat 144 152 180
182 concat 23 152 181
183 redor 1 147
184 not 1 183
185 ite 23 184 182 150
186 state 1 wrapper.uut.writeBack_arbitration_isValid
187 state 1 wrapper.uut.memory_to_writeBack_MEMORY_ENABLE
188 and 1 186 187
189 ite 23 188 185 91
190 ite 23 74 189 24
191 eq 1 90 190
192 ite 1 47 191 81
193 not 1 192
194 and 1 78 193
195 state 1
196 sort bitvec 3
197 const 196 100
198 uext 23 197 29
199 add 23 82 198
200 state 23 wrapper.uut.memory_to_writeBack_FORMAL_PC_NEXT
201 eq 1 199 200
202 ite 1 47 201 195
203 not 1 202
204 and 1 78 203
205 state 1
206 state 1
207 sort bitvec 4
208 state 207 wrapper.uut.memory_to_writeBack_FORMAL_MEM_RMASK
209 slice 1 208 0 0
210 state 207 wrapper.uut.memory_to_writeBack_FORMAL_MEM_WMASK
211 slice 1 210 0 0
212 ite 1 211 209 206
213 ite 1 47 212 205
214 ite 1 211 5 6
215 ite 1 47 214 6
216 not 1 213
217 and 1 215 216
218 state 1
219 state 1
220 slice 1 208 1 1
221 slice 1 210 1 1
222 ite 1 221 220 219
223 ite 1 47 222 218
224 ite 1 221 5 6
225 ite 1 47 224 6
226 not 1 223
227 and 1 225 226
228 state 1
229 state 1
230 slice 1 208 2 2
231 slice 1 210 2 2
232 ite 1 231 230 229
233 ite 1 47 232 228
234 ite 1 231 5 6
235 ite 1 47 234 6
236 not 1 233
237 and 1 235 236
238 state 1
239 state 1
240 slice 1 208 3 3
241 slice 1 210 3 3
242 ite 1 241 240 239
243 ite 1 47 242 238
244 ite 1 241 5 6
245 ite 1 47 244 6
246 not 1 243
247 and 1 245 246
248 state 1
249 state 1
250 state 23 wrapper.uut.memory_to_writeBack_FORMAL_MEM_WDATA
251 slice 39 250 7 0
252 eq 1 93 251
253 ite 1 211 252 249
254 ite 1 47 253 248
255 not 1 254
256 and 1 215 255
257 state 1
258 state 1
259 slice 39 250 15 8
260 eq 1 104 259
261 ite 1 221 260 258
262 ite 1 47 261 257
263 not 1 262
264 and 1 225 263
265 state 1
266 state 1
267 slice 39 250 23 16
268 eq 1 100 267
269 ite 1 231 268 266
270 ite 1 47 269 265
271 not 1 270
272 and 1 235 271
273 state 1
274 state 1
275 slice 39 250 31 24
276 eq 1 94 275
277 ite 1 241 276 274
278 ite 1 47 277 273
279 not 1 278
280 and 1 245 279
281 state 1
282 state 1 wrapper.uut.writeBack_FormalPlugin_haltRequest_delay_5
283 ite 1 282 5 6
284 not 1 283
285 ite 1 47 284 281
286 not 1 285
287 and 1 78 286
288 state 1
289 ite 1 282 5 186
290 state 1 wrapper.uut.writeBack_FormalPlugin_haltFired
291 ite 1 290 6 289
292 and 1 46 291
293 sort bitvec 7
294 slice 293 71 6 0
295 const 30 10111
296 uext 293 295 2
297 eq 1 294 296
298 and 1 292 297
299 ite 1 47 298 288
300 not 1 78
301 or 1 299 300
302 constraint 301
303 uext 1 18 0 _witness_.anyseq_auto_setundef_cc_533_execute_2849
304 uext 1 288 0 _witness_.anyseq_auto_setundef_cc_533_execute_2851
305 uext 1 22 0 _witness_.anyseq_auto_setundef_cc_533_execute_2853
306 uext 1 21 0 _witness_.anyseq_auto_setundef_cc_533_execute_2855
307 uext 1 54 0 _witness_.anyseq_auto_setundef_cc_533_execute_2857
308 uext 1 53 0 _witness_.anyseq_auto_setundef_cc_533_execute_2859
309 uext 1 70 0 _witness_.anyseq_auto_setundef_cc_533_execute_2861
310 uext 1 81 0 _witness_.anyseq_auto_setundef_cc_533_execute_2863
311 uext 1 195 0 _witness_.anyseq_auto_setundef_cc_533_execute_2865
312 uext 1 206 0 _witness_.anyseq_auto_setundef_cc_533_execute_2867
313 uext 1 205 0 _witness_.anyseq_auto_setundef_cc_533_execute_2869
314 uext 1 249 0 _witness_.anyseq_auto_setundef_cc_533_execute_2871
315 uext 1 248 0 _witness_.anyseq_auto_setundef_cc_533_execute_2873
316 uext 1 219 0 _witness_.anyseq_auto_setundef_cc_533_execute_2875
317 uext 1 218 0 _witness_.anyseq_auto_setundef_cc_533_execute_2877
318 uext 1 258 0 _witness_.anyseq_auto_setundef_cc_533_execute_2879
319 uext 1 257 0 _witness_.anyseq_auto_setundef_cc_533_execute_2881
320 uext 1 229 0 _witness_.anyseq_auto_setundef_cc_533_execute_2883
321 uext 1 228 0 _witness_.anyseq_auto_setundef_cc_533_execute_2885
322 uext 1 266 0 _witness_.anyseq_auto_setundef_cc_533_execute_2887
323 uext 1 265 0 _witness_.anyseq_auto_setundef_cc_533_execute_2889
324 uext 1 239 0 _witness_.anyseq_auto_setundef_cc_533_execute_2891
325 uext 1 238 0 _witness_.anyseq_auto_setundef_cc_533_execute_2893
326 uext 1 274 0 _witness_.anyseq_auto_setundef_cc_533_execute_2895
327 uext 1 273 0 _witness_.anyseq_auto_setundef_cc_533_execute_2897
328 uext 1 281 0 _witness_.anyseq_auto_setundef_cc_533_execute_2899
329 state 23
330 uext 23 329 0 _witness_.anyseq_auto_setundef_cc_533_execute_2901
331 state 23
332 uext 23 331 0 _witness_.anyseq_auto_setundef_cc_533_execute_2903
333 state 30
334 uext 30 333 0 _witness_.anyseq_auto_setundef_cc_533_execute_2905
335 sort bitvec 55
336 state 335
337 uext 335 336 0 _witness_.anyseq_auto_setundef_cc_533_execute_2907
338 state 155
339 uext 155 338 0 _witness_.anyseq_auto_setundef_cc_533_execute_2909
340 uext 1 2 0 checker_inst.check ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:16.22-16.27
341 uext 1 3 0 checker_inst.clock ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:16.8-16.13
342 uext 1 283 0 checker_inst.halt ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:28.50-28.54
343 uext 23 71 0 checker_inst.insn ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:26.34-26.38
344 uext 1 5 0 checker_inst.insn_pma_x ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:97.8-97.18
345 uext 23 87 0 checker_inst.insn_spec.insn_imm ; rvfi_testbench.sv:40.18-59.3|insn_auipc.v:30.17-30.25|rvfi_insn_check.sv:71.19-95.4
346 uext 293 294 0 checker_inst.insn_spec.insn_opcode ; rvfi_testbench.sv:40.18-59.3|insn_auipc.v:32.14-32.25|rvfi_insn_check.sv:71.19-95.4
347 uext 23 24 0 checker_inst.insn_spec.insn_padding ; rvfi_testbench.sv:40.18-59.3|insn_auipc.v:29.17-29.29|rvfi_insn_check.sv:71.19-95.4
348 uext 30 72 0 checker_inst.insn_spec.insn_rd ; rvfi_testbench.sv:40.18-59.3|insn_auipc.v:31.14-31.21|rvfi_insn_check.sv:71.19-95.4
349 uext 1 5 0 checker_inst.insn_spec.misa_ok ; rvfi_testbench.sv:40.18-59.3|insn_auipc.v:38.8-38.15|rvfi_insn_check.sv:71.19-95.4
350 uext 23 71 0 checker_inst.insn_spec.rvfi_insn ; rvfi_testbench.sv:40.18-59.3|insn_auipc.v:5.25-5.34|rvfi_insn_check.sv:71.19-95.4
351 uext 23 92 0 checker_inst.insn_spec.rvfi_mem_rdata ; rvfi_testbench.sv:40.18-59.3|insn_auipc.v:9.25-9.39|rvfi_insn_check.sv:71.19-95.4
352 uext 23 82 0 checker_inst.insn_spec.rvfi_pc_rdata ; rvfi_testbench.sv:40.18-59.3|insn_auipc.v:6.25-6.38|rvfi_insn_check.sv:71.19-95.4
353 uext 23 24 0 checker_inst.insn_spec.rvfi_rs1_rdata ; rvfi_testbench.sv:40.18-59.3|insn_auipc.v:7.25-7.39|rvfi_insn_check.sv:71.19-95.4
354 uext 23 24 0 checker_inst.insn_spec.rvfi_rs2_rdata ; rvfi_testbench.sv:40.18-59.3|insn_auipc.v:8.25-8.39|rvfi_insn_check.sv:71.19-95.4
355 uext 1 292 0 checker_inst.insn_spec.rvfi_valid ; rvfi_testbench.sv:40.18-59.3|insn_auipc.v:4.41-4.51|rvfi_insn_check.sv:71.19-95.4
356 uext 23 24 0 checker_inst.insn_spec.spec_mem_addr ; rvfi_testbench.sv:40.18-59.3|insn_auipc.v:22.25-22.38|rvfi_insn_check.sv:71.19-95.4
357 const 207 0000
358 uext 207 357 0 checker_inst.insn_spec.spec_mem_rmask ; rvfi_testbench.sv:40.18-59.3|insn_auipc.v:23.25-23.39|rvfi_insn_check.sv:71.19-95.4
359 uext 23 24 0 checker_inst.insn_spec.spec_mem_wdata ; rvfi_testbench.sv:40.18-59.3|insn_auipc.v:25.25-25.39|rvfi_insn_check.sv:71.19-95.4
360 uext 207 357 0 checker_inst.insn_spec.spec_mem_wmask ; rvfi_testbench.sv:40.18-59.3|insn_auipc.v:24.25-24.39|rvfi_insn_check.sv:71.19-95.4
361 uext 23 199 0 checker_inst.insn_spec.spec_pc_wdata ; rvfi_testbench.sv:40.18-59.3|insn_auipc.v:21.25-21.38|rvfi_insn_check.sv:71.19-95.4
362 uext 30 72 0 checker_inst.insn_spec.spec_rd_addr ; rvfi_testbench.sv:40.18-59.3|insn_auipc.v:19.41-19.53|rvfi_insn_check.sv:71.19-95.4
363 uext 23 90 0 checker_inst.insn_spec.spec_rd_wdata ; rvfi_testbench.sv:40.18-59.3|insn_auipc.v:20.25-20.38|rvfi_insn_check.sv:71.19-95.4
364 uext 30 31 0 checker_inst.insn_spec.spec_rs1_addr ; rvfi_testbench.sv:40.18-59.3|insn_auipc.v:17.41-17.54|rvfi_insn_check.sv:71.19-95.4
365 uext 30 31 0 checker_inst.insn_spec.spec_rs2_addr ; rvfi_testbench.sv:40.18-59.3|insn_auipc.v:18.41-18.54|rvfi_insn_check.sv:71.19-95.4
366 uext 1 6 0 checker_inst.insn_spec.spec_trap ; rvfi_testbench.sv:40.18-59.3|insn_auipc.v:16.41-16.50|rvfi_insn_check.sv:71.19-95.4
367 uext 1 298 0 checker_inst.insn_spec.spec_valid ; rvfi_testbench.sv:40.18-59.3|insn_auipc.v:15.41-15.51|rvfi_insn_check.sv:71.19-95.4
368 uext 1 6 0 checker_inst.intr ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:29.50-29.54
369 uext 1 6 0 checker_inst.mem_access_fault ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:126.8-126.24
370 state 23 wrapper.uut.memory_to_writeBack_FORMAL_MEM_ADDR
371 uext 23 370 0 checker_inst.mem_addr ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:39.34-39.42
372 const 95 00
373 uext 95 372 0 checker_inst.mem_log2len ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:99.14-99.25
374 uext 1 5 0 checker_inst.mem_pma_r ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:97.20-97.29
375 uext 1 5 0 checker_inst.mem_pma_w ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:97.31-97.40
376 uext 23 92 0 checker_inst.mem_rdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:42.34-42.43
377 uext 207 208 0 checker_inst.mem_rmask ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:40.34-40.43
378 uext 23 250 0 checker_inst.mem_wdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:43.34-43.43
379 uext 207 210 0 checker_inst.mem_wmask ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:41.34-41.43
380 uext 23 82 0 checker_inst.pc_rdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:36.34-36.42
381 uext 23 200 0 checker_inst.pc_wdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:37.34-37.42
382 uext 30 75 0 checker_inst.rd_addr ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:34.50-34.57
383 uext 23 190 0 checker_inst.rd_wdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:35.34-35.42
384 uext 1 45 0 checker_inst.reset ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:16.15-16.20
385 uext 30 35 0 checker_inst.rs1_addr ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:30.50-30.58
386 uext 23 27 0 checker_inst.rs1_rdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:32.34-32.43
387 uext 23 24 0 checker_inst.rs1_rdata_or_zero ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:68.34-68.51
388 uext 30 61 0 checker_inst.rs2_addr ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:31.50-31.58
389 uext 23 57 0 checker_inst.rs2_rdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:33.34-33.43
390 uext 23 24 0 checker_inst.rs2_rdata_or_zero ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:69.34-69.51
391 uext 1 283 0 checker_inst.rvfi_halt ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.270-17.279
392 uext 23 71 0 checker_inst.rvfi_insn ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.150-17.159
393 uext 1 6 0 checker_inst.rvfi_intr ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.330-17.339
394 const 95 01
395 uext 95 394 0 checker_inst.rvfi_ixl ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.450-17.458
396 uext 23 370 0 checker_inst.rvfi_mem_addr ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.894-17.907
397 uext 23 92 0 checker_inst.rvfi_mem_rdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.1026-17.1040
398 uext 207 208 0 checker_inst.rvfi_mem_rmask ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.938-17.952
399 uext 23 250 0 checker_inst.rvfi_mem_wdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.1070-17.1084
400 uext 207 210 0 checker_inst.rvfi_mem_wmask ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.982-17.996
401 uext 95 97 0 checker_inst.rvfi_mode ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.390-17.399
402 sort bitvec 64
403 state 402 wrapper.uut.writeBack_FormalPlugin_order
404 uext 402 403 0 checker_inst.rvfi_order ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.106-17.116
405 uext 23 82 0 checker_inst.rvfi_pc_rdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.806-17.819
406 uext 23 200 0 checker_inst.rvfi_pc_wdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.850-17.863
407 uext 30 75 0 checker_inst.rvfi_rd_addr ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.718-17.730
408 uext 23 190 0 checker_inst.rvfi_rd_wdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.762-17.775
409 uext 30 35 0 checker_inst.rvfi_rs1_addr ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.510-17.523
410 uext 23 27 0 checker_inst.rvfi_rs1_rdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.614-17.628
411 uext 30 61 0 checker_inst.rvfi_rs2_addr ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.570-17.583
412 uext 23 57 0 checker_inst.rvfi_rs2_rdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.658-17.672
413 uext 1 283 0 checker_inst.rvfi_trap ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.210-17.219
414 uext 1 291 0 checker_inst.rvfi_valid ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.46-17.56
415 uext 23 24 0 checker_inst.spec_mem_addr ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:63.34-63.47
416 uext 207 357 0 checker_inst.spec_mem_rmask ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:64.34-64.48
417 uext 23 24 0 checker_inst.spec_mem_wdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:66.34-66.48
418 uext 207 357 0 checker_inst.spec_mem_wmask ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:65.34-65.48
419 uext 23 199 0 checker_inst.spec_pc_wdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:62.34-62.47
420 uext 30 72 0 checker_inst.spec_rd_addr ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:60.50-60.62
421 uext 23 90 0 checker_inst.spec_rd_wdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:61.34-61.47
422 uext 30 31 0 checker_inst.spec_rs1_addr ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:58.50-58.63
423 uext 30 31 0 checker_inst.spec_rs2_addr ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:59.50-59.63
424 uext 1 6 0 checker_inst.spec_trap ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:57.50-57.59
425 uext 1 298 0 checker_inst.spec_valid ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:56.50-56.60
426 uext 1 283 0 checker_inst.trap ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:27.50-27.54
427 uext 1 292 0 checker_inst.valid ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:25.19-25.24
428 uext 39 43 0 cycle ; rvfi_testbench.sv:34.13-34.18
429 uext 1 283 0 rvfi_halt ; rvfi_testbench.sv:26.320-26.329
430 uext 23 71 0 rvfi_insn ; rvfi_testbench.sv:26.180-26.189
431 uext 1 6 0 rvfi_intr ; rvfi_testbench.sv:26.390-26.399
432 uext 95 394 0 rvfi_ixl ; rvfi_testbench.sv:26.530-26.538
433 uext 23 370 0 rvfi_mem_addr ; rvfi_testbench.sv:26.1064-26.1077
434 uext 23 92 0 rvfi_mem_rdata ; rvfi_testbench.sv:26.1226-26.1240
435 uext 207 208 0 rvfi_mem_rmask ; rvfi_testbench.sv:26.1118-26.1132
436 uext 23 250 0 rvfi_mem_wdata ; rvfi_testbench.sv:26.1280-26.1294
437 uext 207 210 0 rvfi_mem_wmask ; rvfi_testbench.sv:26.1172-26.1186
438 uext 95 97 0 rvfi_mode ; rvfi_testbench.sv:26.460-26.469
439 uext 402 403 0 rvfi_order ; rvfi_testbench.sv:26.126-26.136
440 uext 23 82 0 rvfi_pc_rdata ; rvfi_testbench.sv:26.956-26.969
441 uext 23 200 0 rvfi_pc_wdata ; rvfi_testbench.sv:26.1010-26.1023
442 uext 30 75 0 rvfi_rd_addr ; rvfi_testbench.sv:26.848-26.860
443 uext 23 190 0 rvfi_rd_wdata ; rvfi_testbench.sv:26.902-26.915
444 uext 30 35 0 rvfi_rs1_addr ; rvfi_testbench.sv:26.600-26.613
445 uext 23 27 0 rvfi_rs1_rdata ; rvfi_testbench.sv:26.724-26.738
446 uext 30 61 0 rvfi_rs2_addr ; rvfi_testbench.sv:26.670-26.683
447 uext 23 57 0 rvfi_rs2_rdata ; rvfi_testbench.sv:26.778-26.792
448 uext 1 283 0 rvfi_trap ; rvfi_testbench.sv:26.250-26.259
449 uext 1 291 0 rvfi_valid ; rvfi_testbench.sv:26.56-26.66
450 uext 1 3 0 wrapper.clock ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:2.16-2.21
451 state 23 wrapper.uut.decode_to_execute_SRC1
452 state 23 wrapper.uut.decode_to_execute_SRC2
453 not 23 452
454 state 1 wrapper.uut.decode_to_execute_SRC_USE_SUB_LESS
455 ite 23 454 453 452
456 add 23 451 455
457 ite 1 454 5 6
458 const 144 0000000000000000000000000000000
459 concat 23 458 457
460 add 23 456 459
461 state 1 wrapper.uut.decode_to_execute_SRC2_FORCE_ZERO
462 ite 23 461 451 460
463 uext 23 462 0 wrapper.dBus_cmd_payload_address ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:18.25-18.49
464 state 23 wrapper.uut.decode_to_execute_RS2
465 slice 109 464 15 0
466 slice 109 464 15 0
467 concat 23 466 465
468 state 23 wrapper.uut.decode_to_execute_INSTRUCTION
469 slice 95 468 13 12
470 uext 95 5 1
471 eq 1 469 470
472 ite 23 471 467 464
473 slice 39 464 7 0
474 slice 39 464 7 0
475 concat 109 474 473
476 slice 39 464 7 0
477 concat 131 476 475
478 slice 39 464 7 0
479 concat 23 478 477
480 redor 1 469
481 not 1 480
482 ite 23 481 479 472
483 uext 23 482 0 wrapper.dBus_cmd_payload_data ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:19.25-19.46
484 uext 95 469 0 wrapper.dBus_cmd_payload_size ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:20.24-20.45
485 state 1 wrapper.uut.decode_to_execute_MEMORY_STORE
486 uext 1 485 0 wrapper.dBus_cmd_payload_wr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:17.19-17.38
487 state 1
488 uext 1 487 0 wrapper.dBus_cmd_ready ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:21.22-21.36
489 state 1 wrapper.uut.execute_arbitration_isValid
490 state 1 wrapper.uut.decode_to_execute_MEMORY_ENABLE
491 and 1 489 490
492 state 1 wrapper.uut.execute_to_memory_ALIGNEMENT_FAULT
493 ite 1 492 5 6
494 state 1 wrapper.uut.memory_arbitration_isValid
495 state 1 wrapper.uut.execute_to_memory_MEMORY_ENABLE
496 and 1 494 495
497 ite 1 496 493 6
498 ite 1 497 5 6
499 state 1 wrapper.uut.execute_to_memory_MEMORY_STORE
500 not 1 499
501 and 1 496 500
502 state 1
503 not 1 502
504 and 1 501 503
505 ite 1 504 5 498
506 not 1 505
507 and 1 491 506
508 state 1 wrapper.uut.execute_to_memory_PREDICTION_CONTEXT_hit
509 state 1 wrapper.uut.execute_to_memory_PREDICTION_CONTEXT_hazard
510 not 1 509
511 and 1 508 510
512 state 95 wrapper.uut.execute_to_memory_PREDICTION_CONTEXT_line_branchWish
513 slice 1 512 1 1
514 and 1 511 513
515 state 1 wrapper.uut.execute_to_memory_BRANCH_DO
516 neq 1 514 515
517 state 1 wrapper.uut.execute_to_memory_TARGET_MISSMATCH2
518 and 1 515 517
519 or 1 516 518
520 and 1 494 519
521 ite 1 520 5 6
522 not 1 521
523 and 1 507 522
524 eq 1 469 101
525 slice 95 462 1 0
526 redor 1 525
527 and 1 524 526
528 slice 1 462 0 0
529 and 1 471 528
530 or 1 527 529
531 ite 1 530 5 6
532 not 1 531
533 and 1 523 532
534 uext 1 533 0 wrapper.dBus_cmd_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:16.19-16.33
535 state 23
536 uext 23 535 0 wrapper.dBus_rsp_data ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:23.31-23.44
537 uext 1 502 0 wrapper.dBus_rsp_ready ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:22.25-22.39
538 state 23 wrapper.uut.IBusSimplePlugin_fetchPc_pcReg
539 state 1 wrapper.uut.IBusSimplePlugin_fetchPc_inc
540 concat 196 539 372
541 uext 23 540 29
542 add 23 538 541
543 slice 1 542 1 1
544 ite 1 539 6 543
545 slice 1 542 0 0
546 concat 95 544 545
547 slice 142 542 31 2
548 concat 23 547 546
549 state 23 wrapper.uut.IBusSimplePlugin_predictor_line_target
550 state 95 wrapper.uut.IBusSimplePlugin_predictor_line_branchWish
551 slice 1 550 1 1
552 state 85 wrapper.uut.IBusSimplePlugin_predictor_line_source
553 state 23 wrapper.uut._zz_IBusSimplePlugin_iBusRsp_stages_0_output_m2sPipe_payload
554 slice 85 553 31 12
555 eq 1 552 554
556 state 1 wrapper.uut.IBusSimplePlugin_predictor_line_last2Bytes
557 not 1 556
558 slice 1 553 1 1
559 and 1 557 558
560 ite 1 559 6 555
561 and 1 551 560
562 state 1 wrapper.uut.IBusSimplePlugin_predictor_buffer_hazard_regNextWhen
563 state 1 wrapper.uut.IBusSimplePlugin_predictor_buffer_pcCorrected
564 or 1 562 563
565 not 1 564
566 and 1 561 565
567 state 1 wrapper.uut._zz_IBusSimplePlugin_iBusRsp_stages_0_output_m2sPipe_valid
568 and 1 566 567
569 ite 23 568 549 548
570 state 1 wrapper.uut.IBusSimplePlugin_decompressor_throw2BytesReg
571 ite 1 570 5 558
572 slice 1 553 0 0
573 concat 95 571 572
574 slice 142 553 31 2
575 concat 23 574 573
576 state 1
577 state 1 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c.risingOccupancy
578 ite 1 577 5 576
579 state 196 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_discardCounter
580 redor 1 579
581 not 1 580
582 and 1 578 581
583 and 1 567 582
584 and 1 560 565
585 and 1 584 551
586 and 1 583 585
587 and 1 586 556
588 state 23
589 sort bitvec 33
590 state 589 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c._zz_readed_error_2
591 slice 23 590 32 1
592 ite 23 577 591 588
593 slice 95 592 1 0
594 neq 1 593 97
595 slice 95 592 17 16
596 neq 1 595 97
597 not 1 596
598 and 1 594 597
599 or 1 570 558
600 state 1 wrapper.uut.IBusSimplePlugin_decompressor_bufferValid
601 or 1 599 600
602 ite 1 601 597 598
603 and 1 587 602
604 ite 1 603 5 6
605 ite 23 604 575 569
606 state 23 wrapper.uut.execute_to_memory_NEXT_PC2
607 state 23 wrapper.uut.execute_to_memory_BRANCH_CALC
608 ite 23 515 607 606
609 ite 23 520 608 605
610 slice 142 609 31 2
611 concat 23 610 372
612 uext 23 611 0 wrapper.iBus_cmd_payload_pc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:10.25-10.44
613 state 1
614 uext 1 613 0 wrapper.iBus_cmd_ready ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:11.22-11.36
615 state 1 wrapper.uut.IBusSimplePlugin_fetchPc_booted
616 state 1 wrapper.uut._zz_IBusSimplePlugin_injector_decodeInput_valid
617 state 23 wrapper.uut._zz_IBusSimplePlugin_injector_decodeInput_payload_rsp_inst
618 sort bitvec 6
619 slice 618 617 5 0
620 slice 95 617 14 13
621 concat 39 620 619
622 const 618 100011
623 uext 39 622 2
624 eq 1 621 623
625 slice 293 617 6 0
626 slice 1 617 13 13
627 concat 39 626 625
628 uext 39 97 6
629 eq 1 627 628
630 slice 293 617 6 0
631 slice 196 617 14 12
632 concat 155 631 630
633 slice 30 617 29 25
634 concat 164 633 632
635 slice 1 617 31 31
636 concat 109 635 634
637 const 618 110011
638 uext 109 637 10
639 eq 1 636 638
640 const 155 1010110011
641 uext 109 640 6
642 eq 1 636 641
643 slice 293 617 6 0
644 slice 293 617 31 25
645 concat 162 644 643
646 uext 162 637 8
647 eq 1 645 646
648 slice 293 617 6 0
649 slice 95 617 14 13
650 concat 153 649 648
651 const 207 1111
652 uext 153 651 5
653 eq 1 650 652
654 slice 95 617 1 0
655 slice 207 617 6 3
656 concat 618 655 654
657 slice 196 617 14 12
658 concat 153 657 656
659 uext 153 637 3
660 eq 1 658 659
661 slice 30 617 4 0
662 slice 1 617 6 6
663 concat 618 662 661
664 slice 1 617 12 12
665 concat 293 664 663
666 slice 1 617 14 14
667 concat 39 666 665
668 uext 39 97 6
669 eq 1 667 668
670 slice 293 617 6 0
671 slice 196 617 14 12
672 concat 155 671 670
673 slice 207 617 29 26
674 concat 162 673 672
675 slice 1 617 31 31
676 concat 164 675 674
677 const 155 1010010011
678 uext 164 677 5
679 eq 1 676 678
680 slice 293 617 6 0
681 slice 95 617 13 12
682 concat 153 681 680
683 slice 618 617 31 26
684 concat 164 683 682
685 const 39 10010011
686 uext 164 685 7
687 eq 1 684 686
688 eq 1 627 685
689 slice 293 617 6 0
690 slice 1 617 14 14
691 concat 39 690 689
692 const 39 11100011
693 eq 1 691 692
694 slice 207 617 3 0
695 slice 95 617 6 5
696 concat 618 695 694
697 slice 1 617 12 12
698 concat 293 697 696
699 uext 293 97 5
700 eq 1 698 699
701 slice 293 617 6 0
702 const 293 1101111
703 eq 1 701 702
704 slice 30 617 4 0
705 slice 1 617 6 6
706 concat 618 705 704
707 uext 618 295 1
708 eq 1 706 707
709 concat 95 629 624
710 concat 196 639 709
711 concat 207 642 710
712 concat 30 647 711
713 concat 618 653 712
714 concat 293 660 713
715 concat 39 669 714
716 concat 153 679 715
717 concat 155 687 716
718 concat 157 688 717
719 concat 83 693 718
720 concat 160 700 719
721 concat 162 703 720
722 concat 164 708 721
723 redor 1 722
724 not 1 723
725 and 1 616 724
726 ite 1 725 5 6
727 state 30 wrapper.uut.HazardSimplePlugin_writeBackBuffer_payload_address
728 slice 30 617 19 15
729 eq 1 727 728
730 ite 1 729 5 6
731 state 1 wrapper.uut.HazardSimplePlugin_writeBackBuffer_valid
732 ite 1 731 730 6
733 eq 1 73 728
734 ite 1 733 5 732
735 and 1 74 186
736 ite 1 735 734 732
737 state 23 wrapper.uut.execute_to_memory_INSTRUCTION
738 slice 30 737 11 7
739 eq 1 738 728
740 ite 1 739 5 736
741 state 1 wrapper.uut.execute_to_memory_REGFILE_WRITE_VALID
742 and 1 494 741
743 ite 1 742 740 736
744 slice 30 468 11 7
745 eq 1 744 728
746 ite 1 745 5 743
747 state 1 wrapper.uut.decode_to_execute_REGFILE_WRITE_VALID
748 and 1 489 747
749 ite 1 748 746 743
750 const 140 00000000000000000000000000000
751 slice 1 617 2 2
752 concat 196 751 372
753 concat 23 750 752
754 redor 1 753
755 not 1 754
756 const 196 000
757 const 136 000000000000000000000000000
758 slice 95 617 4 3
759 concat 30 758 756
760 concat 23 757 759
761 redor 1 760
762 not 1 761
763 concat 95 762 755
764 redor 1 763
765 ite 1 764 749 6
766 slice 30 617 24 20
767 eq 1 727 766
768 ite 1 767 5 6
769 ite 1 731 768 6
770 eq 1 73 766
771 ite 1 770 5 769
772 ite 1 735 771 769
773 eq 1 738 766
774 ite 1 773 5 772
775 ite 1 742 774 772
776 eq 1 744 766
777 ite 1 776 5 775
778 ite 1 748 777 775
779 slice 1 617 2 2
780 slice 1 617 5 5
781 concat 95 780 779
782 eq 1 781 101
783 ite 1 782 778 6
784 or 1 765 783
785 and 1 616 784
786 ite 1 785 5 6
787 not 1 487
788 and 1 491 787
789 and 1 788 532
790 ite 1 789 5 6
791 or 1 790 505
792 or 1 791 505
793 or 1 786 792
794 or 1 726 793
795 not 1 794
796 not 1 567
797 and 1 600 596
798 not 1 797
799 not 1 601
800 and 1 799 594
801 and 1 800 596
802 not 1 801
803 and 1 798 802
804 or 1 796 803
805 and 1 795 804
806 not 1 599
807 and 1 806 594
808 or 1 600 807
809 and 1 556 808
810 ite 1 809 6 560
811 and 1 551 810
812 and 1 811 565
813 not 1 604
814 and 1 583 813
815 not 1 600
816 and 1 599 815
817 and 1 816 597
818 not 1 817
819 and 1 814 818
820 and 1 819 795
821 and 1 812 820
822 ite 1 821 5 805
823 and 1 583 822
824 ite 1 567 823 822
825 state 196 wrapper.uut.IBusSimplePlugin_pending_value
826 const 196 111
827 neq 1 825 826
828 and 1 824 827
829 and 1 615 828
830 uext 1 829 0 wrapper.iBus_cmd_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:9.25-9.39
831 uext 23 588 0 wrapper.iBus_rsp_inst ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:13.29-13.42
832 uext 1 576 0 wrapper.iBus_rsp_ready ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:12.22-12.36
833 uext 1 4 0 wrapper.reset ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:3.16-3.21
834 uext 1 283 0 wrapper.rvfi_halt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:4.275-4.284
835 uext 23 71 0 wrapper.rvfi_insn ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:4.153-4.162
836 uext 1 6 0 wrapper.rvfi_intr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:4.336-4.345
837 uext 95 394 0 wrapper.rvfi_ixl ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:4.458-4.466
838 uext 23 370 0 wrapper.rvfi_mem_addr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:4.911-4.924
839 uext 23 92 0 wrapper.rvfi_mem_rdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:4.1046-4.1060
840 uext 207 208 0 wrapper.rvfi_mem_rmask ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:4.956-4.970
841 uext 23 250 0 wrapper.rvfi_mem_wdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:4.1091-4.1105
842 uext 207 210 0 wrapper.rvfi_mem_wmask ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:4.1001-4.1015
843 uext 95 97 0 wrapper.rvfi_mode ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:4.397-4.406
844 uext 402 403 0 wrapper.rvfi_order ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:4.108-4.118
845 uext 23 82 0 wrapper.rvfi_pc_rdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:4.821-4.834
846 uext 23 200 0 wrapper.rvfi_pc_wdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:4.866-4.879
847 uext 30 75 0 wrapper.rvfi_rd_addr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:4.731-4.743
848 uext 23 190 0 wrapper.rvfi_rd_wdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:4.776-4.789
849 uext 30 35 0 wrapper.rvfi_rs1_addr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:4.519-4.532
850 uext 23 27 0 wrapper.rvfi_rs1_rdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:4.625-4.639
851 uext 30 61 0 wrapper.rvfi_rs2_addr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:4.580-4.593
852 uext 23 57 0 wrapper.rvfi_rs2_rdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:4.670-4.684
853 uext 1 283 0 wrapper.rvfi_trap ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:4.214-4.223
854 uext 1 291 0 wrapper.rvfi_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:4.47-4.57
855 state 1
856 uext 1 855 0 wrapper.trap ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:6.18-6.22
857 uext 23 608 0 wrapper.uut.BranchPlugin_jumpInterface_payload ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:458.23-458.57|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
858 uext 1 520 0 wrapper.uut.BranchPlugin_jumpInterface_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:457.23-457.55|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
859 state 23 wrapper.uut.execute_to_memory_REGFILE_WRITE_DATA
860 uext 23 859 0 wrapper.uut.DBusSimplePlugin_memoryExceptionPort_payload_badAddr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:453.23-453.75|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
861 uext 1 497 0 wrapper.uut.DBusSimplePlugin_memoryExceptionPort_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:451.23-451.65|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
862 uext 1 729 0 wrapper.uut.HazardSimplePlugin_addr0Match ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:782.23-782.52|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
863 uext 1 767 0 wrapper.uut.HazardSimplePlugin_addr1Match ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:783.23-783.52|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
864 uext 1 765 0 wrapper.uut.HazardSimplePlugin_src0Hazard ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:774.23-774.52|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
865 uext 1 783 0 wrapper.uut.HazardSimplePlugin_src1Hazard ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:775.23-775.52|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
866 uext 30 73 0 wrapper.uut.HazardSimplePlugin_writeBackWrites_payload_address ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:777.23-777.73|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
867 uext 23 189 0 wrapper.uut.HazardSimplePlugin_writeBackWrites_payload_data ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:778.23-778.70|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
868 uext 1 735 0 wrapper.uut.HazardSimplePlugin_writeBackWrites_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:776.23-776.63|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
869 uext 1 828 0 wrapper.uut.IBusSimplePlugin_cmdFork_canEmit ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:695.23-695.55|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
870 and 1 829 613
871 uext 1 870 0 wrapper.uut.IBusSimplePlugin_cmd_fire ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:697.23-697.48|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
872 uext 23 611 0 wrapper.uut.IBusSimplePlugin_cmd_payload_pc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:690.23-690.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
873 uext 1 613 0 wrapper.uut.IBusSimplePlugin_cmd_ready ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:689.23-689.49|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
874 uext 1 829 0 wrapper.uut.IBusSimplePlugin_cmd_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:688.23-688.49|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
875 uext 1 6 0 wrapper.uut.IBusSimplePlugin_decodePc_injectedDecode ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:505.23-505.63|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
876 state 23 wrapper.uut.IBusSimplePlugin_decodePc_pcReg
877 const 196 010
878 state 1 wrapper.uut._zz_IBusSimplePlugin_injector_decodeInput_payload_isRvc
879 ite 196 878 877 197
880 uext 23 879 29
881 add 23 876 880
882 uext 23 881 0 wrapper.uut.IBusSimplePlugin_decodePc_pcPlus ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:504.23-504.55|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
883 state 23 wrapper.uut.IBusSimplePlugin_predictor_iBusRspContextOutput_delay_1_line_target
884 uext 23 883 0 wrapper.uut.IBusSimplePlugin_decodePc_predictionPcLoad_payload ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:508.23-508.73|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
885 state 95 wrapper.uut.IBusSimplePlugin_predictor_iBusRspContextOutput_delay_1_line_branchWish
886 slice 1 885 1 1
887 state 1 wrapper.uut.IBusSimplePlugin_predictor_iBusRspContextOutput_delay_1_hit
888 and 1 886 887
889 state 1 wrapper.uut.IBusSimplePlugin_predictor_iBusRspContextOutput_delay_1_hazard
890 not 1 889
891 and 1 888 890
892 and 1 616 795
893 and 1 891 892
894 uext 1 893 0 wrapper.uut.IBusSimplePlugin_decodePc_predictionPcLoad_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:507.23-507.71|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
895 state 109 wrapper.uut.IBusSimplePlugin_decompressor_bufferData
896 and 1 800 597
897 and 1 600 597
898 or 1 896 897
899 slice 109 592 15 0
900 slice 109 592 31 16
901 state 1 wrapper.uut.IBusSimplePlugin_decompressor_throw2BytesLatch
902 ite 1 814 599 901
903 ite 109 902 900 899
904 slice 109 592 31 16
905 concat 23 904 903
906 slice 109 592 15 0
907 concat 23 906 895
908 state 1 wrapper.uut.IBusSimplePlugin_decompressor_bufferValidLatch
909 ite 1 814 600 908
910 ite 23 909 907 905
911 slice 95 910 1 0
912 neq 1 911 97
913 not 1 912
914 and 1 599 913
915 and 1 914 597
916 or 1 898 915
917 uext 1 916 0 wrapper.uut.IBusSimplePlugin_decompressor_bufferFill ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:599.23-599.63|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
918 uext 1 909 0 wrapper.uut.IBusSimplePlugin_decompressor_bufferValidPatched ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:563.23-563.71|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
919 uext 1 6 0 wrapper.uut.IBusSimplePlugin_decompressor_consumeCurrent ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:553.23-553.67|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
920 const 153 000100011
921 const 39 00010010
922 slice 196 910 11 9
923 concat 83 922 920
924 concat 85 921 923
925 slice 30 910 6 2
926 concat 32 925 924
927 slice 1 910 12 12
928 concat 134 927 926
929 slice 95 910 8 7
930 concat 138 929 928
931 concat 23 357 930
932 slice 196 910 15 13
933 slice 95 910 1 0
934 concat 30 933 932
935 const 30 10110
936 eq 1 934 935
937 ite 23 936 931 329
938 const 293 0110011
939 slice 30 910 11 7
940 slice 1 910 12 12
941 ite 30 940 939 31
942 slice 30 910 11 7
943 concat 83 942 938
944 concat 164 756 943
945 concat 85 941 944
946 slice 30 910 6 2
947 concat 32 946 945
948 const 293 1100111
949 ite 1 940 5 6
950 const 293 0000000
951 concat 39 949 948
952 concat 164 950 951
953 slice 30 910 11 7
954 concat 85 953 952
955 concat 32 31 954
956 slice 30 910 6 2
957 redor 1 956
958 not 1 957
959 ite 32 958 955 947
960 const 32 0000100000000000001110011
961 slice 157 910 12 2
962 const 157 10000000000
963 eq 1 961 962
964 ite 32 963 960 959
965 concat 23 950 964
966 const 30 10100
967 eq 1 934 966
968 ite 23 967 965 937
969 const 293 0000011
970 const 155 0000010010
971 slice 30 910 11 7
972 concat 83 971 969
973 concat 127 970 972
974 slice 196 910 6 4
975 concat 32 974 973
976 slice 1 910 12 12
977 concat 134 976 975
978 slice 95 910 3 2
979 concat 138 978 977
980 concat 23 357 979
981 const 30 10010
982 eq 1 934 981
983 ite 23 982 980 968
984 const 293 0010011
985 const 196 001
986 slice 30 910 11 7
987 concat 83 986 984
988 concat 164 985 987
989 slice 30 910 11 7
990 concat 85 989 988
991 slice 30 910 6 2
992 concat 32 991 990
993 concat 23 950 992
994 const 30 10000
995 eq 1 934 994
996 ite 23 995 993 983
997 const 293 1100011
998 const 293 0000001
999 slice 1 910 12 12
1000 concat 39 999 997
1001 slice 95 910 4 3
1002 concat 155 1001 1000
1003 slice 95 910 11 10
1004 concat 83 1003 1002
1005 concat 164 985 1004
1006 slice 196 910 9 7
1007 concat 120 1006 1005
1008 concat 32 998 1007
1009 slice 1 910 2 2
1010 concat 134 1009 1008
1011 slice 95 910 6 5
1012 concat 138 1011 1010
1013 slice 1 910 12 12
1014 concat 140 1013 1012
1015 slice 1 910 12 12
1016 concat 142 1015 1014
1017 slice 1 910 12 12
1018 concat 144 1017 1016
1019 slice 1 910 12 12
1020 concat 23 1019 1018
1021 uext 30 651 1
1022 eq 1 934 1021
1023 ite 23 1022 1020 996
1024 slice 1 910 12 12
1025 concat 39 1024 997
1026 slice 95 910 4 3
1027 concat 155 1026 1025
1028 slice 95 910 11 10
1029 concat 83 1028 1027
1030 concat 164 756 1029
1031 slice 196 910 9 7
1032 concat 120 1031 1030
1033 concat 32 998 1032
1034 slice 1 910 2 2
1035 concat 134 1034 1033
1036 slice 95 910 6 5
1037 concat 138 1036 1035
1038 slice 1 910 12 12
1039 concat 140 1038 1037
1040 slice 1 910 12 12
1041 concat 142 1040 1039
1042 slice 1 910 12 12
1043 concat 144 1042 1041
1044 slice 1 910 12 12
1045 concat 23 1044 1043
1046 const 207 1110
1047 uext 30 1046 1
1048 eq 1 934 1047
1049 ite 23 1048 1045 1023
1050 const 83 000001101111
1051 slice 1 910 12 12
1052 concat 160 1051 1050
1053 slice 1 910 12 12
1054 concat 162 1053 1052
1055 slice 1 910 12 12
1056 concat 164 1055 1054
1057 slice 1 910 12 12
1058 concat 109 1057 1056
1059 slice 1 910 12 12
1060 concat 118 1059 1058
1061 slice 1 910 12 12
1062 concat 120 1061 1060
1063 slice 1 910 12 12
1064 concat 122 1063 1062
1065 slice 1 910 12 12
1066 concat 85 1065 1064
1067 slice 1 910 12 12
1068 concat 125 1067 1066
1069 slice 196 910 5 3
1070 concat 131 1069 1068
1071 slice 1 910 11 11
1072 concat 32 1071 1070
1073 slice 1 910 2 2
1074 concat 134 1073 1072
1075 slice 1 910 7 7
1076 concat 136 1075 1074
1077 slice 1 910 6 6
1078 concat 138 1077 1076
1079 slice 95 910 10 9
1080 concat 142 1079 1078
1081 slice 1 910 8 8
1082 concat 144 1081 1080
1083 slice 1 910 12 12
1084 concat 23 1083 1082
1085 const 207 1101
1086 uext 30 1085 1
1087 eq 1 934 1086
1088 ite 23 1087 1084 1049
1089 const 618 010011
1090 slice 95 910 11 10
1091 neq 1 1090 97
1092 ite 618 1091 1089 637
1093 const 196 110
1094 slice 95 910 6 5
1095 eq 1 1094 101
1096 ite 196 1095 1093 826
1097 uext 95 5 1
1098 eq 1 1094 1097
1099 ite 196 1098 197 1096
1100 redor 1 1094
1101 not 1 1100
1102 ite 196 1101 756 1099
1103 eq 1 1090 101
1104 ite 196 1103 826 1102
1105 const 196 101
1106 uext 95 5 1
1107 eq 1 1090 1106
1108 redor 1 1090
1109 not 1 1108
1110 concat 95 1109 1107
1111 redor 1 1110
1112 ite 196 1111 1105 1104
1113 slice 196 910 4 2
1114 concat 30 394 1113
1115 slice 1 910 11 11
1116 not 1 1115
1117 or 1 1116 1091
1118 ite 30 1117 956 1114
1119 eq 1 1090 97
1120 and 1 1119 1101
1121 or 1 1107 1120
1122 concat 618 1121 31
1123 concat 293 6 1122
1124 slice 1 910 12 12
1125 slice 1 910 12 12
1126 concat 95 1125 1124
1127 slice 1 910 12 12
1128 concat 196 1127 1126
1129 slice 1 910 12 12
1130 concat 207 1129 1128
1131 slice 1 910 12 12
1132 concat 30 1131 1130
1133 slice 1 910 12 12
1134 concat 618 1133 1132
1135 slice 1 910 12 12
1136 concat 293 1135 1134
1137 ite 293 1103 1136 1123
1138 concat 293 6 1092
1139 slice 196 910 9 7
1140 concat 155 1139 1138
1141 concat 83 394 1140
1142 concat 164 1112 1141
1143 slice 196 910 9 7
1144 concat 120 1143 1142
1145 concat 85 394 1144
1146 concat 32 1118 1145
1147 concat 23 1137 1146
1148 const 207 1100
1149 uext 30 1148 1
1150 eq 1 934 1149
1151 ite 23 1150 1147 1088
1152 const 293 0110111
1153 slice 30 910 11 7
1154 concat 83 1153 1152
1155 slice 30 910 6 2
1156 concat 118 1155 1154
1157 slice 1 910 12 12
1158 concat 120 1157 1156
1159 slice 1 910 12 12
1160 concat 122 1159 1158
1161 slice 1 910 12 12
1162 concat 85 1161 1160
1163 slice 1 910 12 12
1164 concat 125 1163 1162
1165 slice 1 910 12 12
1166 concat 127 1165 1164
1167 slice 1 910 12 12
1168 concat 129 1167 1166
1169 slice 1 910 12 12
1170 concat 131 1169 1168
1171 slice 1 910 12 12
1172 concat 32 1171 1170
1173 slice 1 910 12 12
1174 concat 134 1173 1172
1175 slice 1 910 12 12
1176 concat 136 1175 1174
1177 slice 1 910 12 12
1178 concat 138 1177 1176
1179 slice 1 910 12 12
1180 concat 140 1179 1178
1181 slice 30 910 11 7
1182 concat 83 1181 984
1183 concat 164 756 1182
1184 slice 30 910 11 7
1185 concat 85 1184 1183
1186 concat 131 357 1185
1187 slice 1 910 6 6
1188 concat 32 1187 1186
1189 slice 1 910 2 2
1190 concat 134 1189 1188
1191 slice 1 910 5 5
1192 concat 136 1191 1190
1193 slice 95 910 4 3
1194 concat 140 1193 1192
1195 uext 30 101 3
1196 eq 1 939 1195
1197 ite 140 1196 1194 1180
1198 slice 1 910 12 12
1199 concat 142 1198 1197
1200 slice 1 910 12 12
1201 concat 144 1200 1199
1202 slice 1 910 12 12
1203 concat 23 1202 1201
1204 const 207 1011
1205 uext 30 1204 1
1206 eq 1 934 1205
1207 ite 23 1206 1203 1151
1208 slice 30 910 11 7
1209 concat 83 1208 984
1210 concat 85 40 1209
1211 slice 30 910 6 2
1212 concat 32 1211 1210
1213 slice 1 910 12 12
1214 concat 134 1213 1212
1215 slice 1 910 12 12
1216 concat 136 1215 1214
1217 slice 1 910 12 12
1218 concat 138 1217 1216
1219 slice 1 910 12 12
1220 concat 140 1219 1218
1221 slice 1 910 12 12
1222 concat 142 1221 1220
1223 slice 1 910 12 12
1224 concat 144 1223 1222
1225 slice 1 910 12 12
1226 concat 23 1225 1224
1227 const 207 1010
1228 uext 30 1227 1
1229 eq 1 934 1228
1230 ite 23 1229 1226 1207
1231 const 83 000011101111
1232 slice 1 910 12 12
1233 concat 160 1232 1231
1234 slice 1 910 12 12
1235 concat 162 1234 1233
1236 slice 1 910 12 12
1237 concat 164 1236 1235
1238 slice 1 910 12 12
1239 concat 109 1238 1237
1240 slice 1 910 12 12
1241 concat 118 1240 1239
1242 slice 1 910 12 12
1243 concat 120 1242 1241
1244 slice 1 910 12 12
1245 concat 122 1244 1243
1246 slice 1 910 12 12
1247 concat 85 1246 1245
1248 slice 1 910 12 12
1249 concat 125 1248 1247
1250 slice 196 910 5 3
1251 concat 131 1250 1249
1252 slice 1 910 11 11
1253 concat 32 1252 1251
1254 slice 1 910 2 2
1255 concat 134 1254 1253
1256 slice 1 910 7 7
1257 concat 136 1256 1255
1258 slice 1 910 6 6
1259 concat 138 1258 1257
1260 slice 95 910 10 9
1261 concat 142 1260 1259
1262 slice 1 910 8 8
1263 concat 144 1262 1261
1264 slice 1 910 12 12
1265 concat 23 1264 1263
1266 const 207 1001
1267 uext 30 1266 1
1268 eq 1 934 1267
1269 ite 23 1268 1265 1230
1270 slice 30 910 11 7
1271 concat 83 1270 984
1272 concat 164 756 1271
1273 slice 30 910 11 7
1274 concat 85 1273 1272
1275 slice 30 910 6 2
1276 concat 32 1275 1274
1277 slice 1 910 12 12
1278 concat 134 1277 1276
1279 slice 1 910 12 12
1280 concat 136 1279 1278
1281 slice 1 910 12 12
1282 concat 138 1281 1280
1283 slice 1 910 12 12
1284 concat 140 1283 1282
1285 slice 1 910 12 12
1286 concat 142 1285 1284
1287 slice 1 910 12 12
1288 concat 144 1287 1286
1289 slice 1 910 12 12
1290 concat 23 1289 1288
1291 const 207 1000
1292 uext 30 1291 1
1293 eq 1 934 1292
1294 ite 23 1293 1290 1269
1295 slice 1 910 6 6
1296 concat 155 1295 920
1297 slice 95 910 11 10
1298 concat 83 1297 1296
1299 concat 164 877 1298
1300 slice 196 910 9 7
1301 concat 120 1300 1299
1302 concat 85 394 1301
1303 slice 196 910 4 2
1304 concat 129 1303 1302
1305 concat 32 394 1304
1306 slice 1 910 12 12
1307 concat 134 1306 1305
1308 slice 1 910 5 5
1309 concat 136 1308 1307
1310 concat 23 31 1309
1311 uext 30 1093 2
1312 eq 1 934 1311
1313 ite 23 1312 1310 1294
1314 const 30 01001
1315 const 207 0001
1316 slice 196 910 4 2
1317 concat 155 1316 969
1318 concat 164 1314 1317
1319 slice 196 910 9 7
1320 concat 120 1319 1318
1321 concat 127 1315 1320
1322 slice 1 910 6 6
1323 concat 129 1322 1321
1324 slice 196 910 12 10
1325 concat 134 1324 1323
1326 slice 1 910 5 5
1327 concat 136 1326 1325
1328 concat 23 31 1327
1329 uext 30 101 3
1330 eq 1 934 1329
1331 ite 23 1330 1328 1313
1332 const 83 000001000001
1333 slice 196 910 4 2
1334 concat 155 1333 984
1335 concat 127 1332 1334
1336 slice 1 910 6 6
1337 concat 129 1336 1335
1338 slice 1 910 5 5
1339 concat 131 1338 1337
1340 slice 95 910 12 11
1341 concat 134 1340 1339
1342 slice 207 910 10 7
1343 concat 142 1342 1341
1344 concat 23 372 1343
1345 redor 1 934
1346 not 1 1345
1347 ite 23 1346 1344 1331
1348 uext 23 1347 0 wrapper.uut.IBusSimplePlugin_decompressor_decompressed ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:568.23-568.65|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1349 uext 1 6 0 wrapper.uut.IBusSimplePlugin_decompressor_flushNext ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:552.23-552.62|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1350 uext 23 553 0 wrapper.uut.IBusSimplePlugin_decompressor_input_payload_pc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:542.23-542.69|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1351 uext 23 592 0 wrapper.uut.IBusSimplePlugin_decompressor_input_payload_rsp_inst ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:544.23-544.75|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1352 uext 1 822 0 wrapper.uut.IBusSimplePlugin_decompressor_input_ready ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:541.23-541.64|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1353 uext 1 814 0 wrapper.uut.IBusSimplePlugin_decompressor_input_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:540.23-540.64|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1354 uext 1 596 0 wrapper.uut.IBusSimplePlugin_decompressor_isInputHighRvc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:557.23-557.67|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1355 uext 1 594 0 wrapper.uut.IBusSimplePlugin_decompressor_isInputLowRvc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:556.23-556.66|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1356 uext 1 912 0 wrapper.uut.IBusSimplePlugin_decompressor_isRvc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:566.23-566.58|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1357 uext 1 820 0 wrapper.uut.IBusSimplePlugin_decompressor_output_fire ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:598.23-598.64|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1358 uext 1 820 0 wrapper.uut.IBusSimplePlugin_decompressor_output_fire_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:686.23-686.66|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1359 uext 1 912 0 wrapper.uut.IBusSimplePlugin_decompressor_output_payload_isRvc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:551.23-551.73|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1360 uext 23 553 0 wrapper.uut.IBusSimplePlugin_decompressor_output_payload_pc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:548.23-548.70|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1361 ite 23 912 1347 910
1362 uext 23 1361 0 wrapper.uut.IBusSimplePlugin_decompressor_output_payload_rsp_inst ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:550.23-550.76|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1363 uext 1 795 0 wrapper.uut.IBusSimplePlugin_decompressor_output_ready ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:547.23-547.65|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1364 uext 1 819 0 wrapper.uut.IBusSimplePlugin_decompressor_output_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:546.23-546.65|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1365 uext 23 910 0 wrapper.uut.IBusSimplePlugin_decompressor_raw ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:565.23-565.56|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1366 uext 1 599 0 wrapper.uut.IBusSimplePlugin_decompressor_throw2Bytes ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:559.23-559.64|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1367 uext 1 902 0 wrapper.uut.IBusSimplePlugin_decompressor_throw2BytesPatched ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:564.23-564.71|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1368 uext 1 601 0 wrapper.uut.IBusSimplePlugin_decompressor_unaligned ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:560.23-560.62|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1369 uext 1 521 0 wrapper.uut.IBusSimplePlugin_externalFlush ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:478.23-478.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1370 ite 1 568 5 6
1371 ite 1 604 5 1370
1372 ite 1 520 5 1371
1373 state 1 wrapper.uut.IBusSimplePlugin_fetchPc_correctionReg
1374 or 1 1372 1373
1375 uext 1 1374 0 wrapper.uut.IBusSimplePlugin_fetchPc_corrected ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:488.23-488.57|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1376 uext 1 1372 0 wrapper.uut.IBusSimplePlugin_fetchPc_correction ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:485.23-485.58|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1377 not 1 828
1378 not 1 613
1379 or 1 1377 1378
1380 and 1 615 1379
1381 ite 1 1380 5 6
1382 not 1 1381
1383 and 1 824 1382
1384 and 1 615 1383
1385 uext 1 1384 0 wrapper.uut.IBusSimplePlugin_fetchPc_output_fire ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:487.23-487.59|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1386 uext 1 1384 0 wrapper.uut.IBusSimplePlugin_fetchPc_output_fire_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:493.23-493.61|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1387 slice 144 609 31 1
1388 concat 23 1387 6
1389 uext 23 1388 0 wrapper.uut.IBusSimplePlugin_fetchPc_output_payload ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:483.23-483.62|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1390 uext 1 1383 0 wrapper.uut.IBusSimplePlugin_fetchPc_output_ready ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:482.23-482.60|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1391 uext 1 615 0 wrapper.uut.IBusSimplePlugin_fetchPc_output_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:481.23-481.60|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1392 uext 23 1388 0 wrapper.uut.IBusSimplePlugin_fetchPc_pc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:495.23-495.50|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1393 uext 1 6 0 wrapper.uut.IBusSimplePlugin_fetchPc_pcRegPropagate ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:489.23-489.62|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1394 uext 23 549 0 wrapper.uut.IBusSimplePlugin_fetchPc_predictionPcLoad_payload ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:497.23-497.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1395 uext 1 568 0 wrapper.uut.IBusSimplePlugin_fetchPc_predictionPcLoad_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:496.23-496.70|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1396 uext 23 575 0 wrapper.uut.IBusSimplePlugin_fetchPc_redo_payload ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:499.23-499.60|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1397 uext 1 604 0 wrapper.uut.IBusSimplePlugin_fetchPc_redo_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:498.23-498.58|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1398 uext 1 514 0 wrapper.uut.IBusSimplePlugin_fetchPrediction_cmd_hadBranch ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:442.23-442.69|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1399 uext 23 607 0 wrapper.uut.IBusSimplePlugin_fetchPrediction_rsp_finalPc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:445.23-445.67|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1400 state 23 wrapper.uut.execute_to_memory_PC
1401 state 1 wrapper.uut.execute_to_memory_IS_RVC
1402 not 1 1401
1403 slice 1 1400 1 1
1404 and 1 1402 1403
1405 ite 23 1404 606 1400
1406 uext 23 1405 0 wrapper.uut.IBusSimplePlugin_fetchPrediction_rsp_sourceLastWord ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:446.23-446.74|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1407 uext 1 6 0 wrapper.uut.IBusSimplePlugin_fetcherHalt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:440.23-440.51|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1408 or 1 521 604
1409 uext 1 1408 0 wrapper.uut.IBusSimplePlugin_iBusRsp_flush ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:527.23-527.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1410 uext 23 553 0 wrapper.uut.IBusSimplePlugin_iBusRsp_output_payload_pc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:536.23-536.65|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1411 uext 23 592 0 wrapper.uut.IBusSimplePlugin_iBusRsp_output_payload_rsp_inst ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:538.23-538.71|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1412 uext 1 822 0 wrapper.uut.IBusSimplePlugin_iBusRsp_output_ready ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:535.23-535.60|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1413 uext 1 583 0 wrapper.uut.IBusSimplePlugin_iBusRsp_output_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:534.23-534.60|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1414 uext 1 604 0 wrapper.uut.IBusSimplePlugin_iBusRsp_redoFetch ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:510.23-510.57|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1415 uext 1 1381 0 wrapper.uut.IBusSimplePlugin_iBusRsp_stages_0_halt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:517.23-517.61|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1416 uext 23 1388 0 wrapper.uut.IBusSimplePlugin_iBusRsp_stages_0_input_payload ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:513.23-513.70|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1417 uext 1 1383 0 wrapper.uut.IBusSimplePlugin_iBusRsp_stages_0_input_ready ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:512.23-512.68|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1418 uext 1 615 0 wrapper.uut.IBusSimplePlugin_iBusRsp_stages_0_input_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:511.23-511.68|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1419 uext 23 553 0 wrapper.uut.IBusSimplePlugin_iBusRsp_stages_0_output_m2sPipe_payload ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:530.23-530.79|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1420 uext 1 824 0 wrapper.uut.IBusSimplePlugin_iBusRsp_stages_0_output_m2sPipe_ready ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:529.23-529.77|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1421 uext 1 567 0 wrapper.uut.IBusSimplePlugin_iBusRsp_stages_0_output_m2sPipe_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:528.23-528.77|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1422 uext 23 1388 0 wrapper.uut.IBusSimplePlugin_iBusRsp_stages_0_output_payload ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:516.23-516.71|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1423 uext 1 824 0 wrapper.uut.IBusSimplePlugin_iBusRsp_stages_0_output_ready ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:515.23-515.69|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1424 and 1 615 1382
1425 uext 1 1424 0 wrapper.uut.IBusSimplePlugin_iBusRsp_stages_0_output_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:514.23-514.69|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1426 uext 1 6 0 wrapper.uut.IBusSimplePlugin_iBusRsp_stages_1_halt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:524.23-524.61|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1427 uext 23 553 0 wrapper.uut.IBusSimplePlugin_iBusRsp_stages_1_input_payload ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:520.23-520.70|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1428 uext 1 824 0 wrapper.uut.IBusSimplePlugin_iBusRsp_stages_1_input_ready ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:519.23-519.68|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1429 uext 1 567 0 wrapper.uut.IBusSimplePlugin_iBusRsp_stages_1_input_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:518.23-518.68|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1430 uext 23 553 0 wrapper.uut.IBusSimplePlugin_iBusRsp_stages_1_output_payload ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:523.23-523.71|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1431 uext 1 824 0 wrapper.uut.IBusSimplePlugin_iBusRsp_stages_1_output_ready ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:522.23-522.69|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1432 uext 1 567 0 wrapper.uut.IBusSimplePlugin_iBusRsp_stages_1_output_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:521.23-521.69|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1433 uext 1 892 0 wrapper.uut.IBusSimplePlugin_injector_decodeInput_fire ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:685.23-685.65|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1434 uext 1 878 0 wrapper.uut.IBusSimplePlugin_injector_decodeInput_payload_isRvc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:608.23-608.74|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1435 uext 23 617 0 wrapper.uut.IBusSimplePlugin_injector_decodeInput_payload_rsp_inst ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:607.23-607.77|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1436 uext 1 795 0 wrapper.uut.IBusSimplePlugin_injector_decodeInput_ready ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:604.23-604.66|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1437 uext 1 616 0 wrapper.uut.IBusSimplePlugin_injector_decodeInput_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:603.23-603.66|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1438 state 23 wrapper.uut.IBusSimplePlugin_injector_formal_rawInDecode
1439 uext 23 608 0 wrapper.uut.IBusSimplePlugin_jump_pcLoad_payload ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:480.23-480.59|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1440 uext 1 520 0 wrapper.uut.IBusSimplePlugin_jump_pcLoad_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:479.23-479.57|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1441 redor 1 579
1442 or 1 1441 1408
1443 or 1 823 1442
1444 and 1 578 1443
1445 uext 1 1444 0 wrapper.uut.IBusSimplePlugin_pending_dec ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:692.23-692.51|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1446 uext 1 870 0 wrapper.uut.IBusSimplePlugin_pending_inc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:691.23-691.51|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1447 uext 196 870 2
1448 add 196 825 1447
1449 uext 196 1444 2
1450 sub 196 1448 1449
1451 uext 196 1450 0 wrapper.uut.IBusSimplePlugin_pending_next ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:694.23-694.52|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1452 state 1 wrapper.uut.IBusSimplePlugin_predictor_writeLast_valid
1453 state 155 wrapper.uut.IBusSimplePlugin_predictor_writeLast_payload_address
1454 slice 155 553 11 2
1455 eq 1 1453 1454
1456 and 1 1452 1455
1457 uext 1 1456 0 wrapper.uut.IBusSimplePlugin_predictor_buffer_hazard ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:648.23-648.63|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1458 state 335 wrapper.uut._zz_IBusSimplePlugin_predictor_history_port1
1459 slice 95 1458 21 20
1460 uext 95 1459 0 wrapper.uut.IBusSimplePlugin_predictor_buffer_line_branchWish ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:643.23-643.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1461 slice 1 1458 22 22
1462 uext 1 1461 0 wrapper.uut.IBusSimplePlugin_predictor_buffer_line_last2Bytes ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:644.23-644.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1463 slice 85 1458 19 0
1464 uext 85 1463 0 wrapper.uut.IBusSimplePlugin_predictor_buffer_line_source ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:642.23-642.68|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1465 slice 23 1458 54 23
1466 uext 23 1465 0 wrapper.uut.IBusSimplePlugin_predictor_buffer_line_target ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:645.23-645.68|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1467 uext 1 585 0 wrapper.uut.IBusSimplePlugin_predictor_compressor_predictionBranch ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:682.23-682.77|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1468 uext 1 603 0 wrapper.uut.IBusSimplePlugin_predictor_compressor_unalignedWordIssue ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:683.23-683.79|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1469 uext 1 564 0 wrapper.uut.IBusSimplePlugin_predictor_fetchContext_hazard ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:657.23-657.69|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1470 uext 1 560 0 wrapper.uut.IBusSimplePlugin_predictor_fetchContext_hit ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:658.23-658.66|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1471 uext 95 550 0 wrapper.uut.IBusSimplePlugin_predictor_fetchContext_line_branchWish ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:660.23-660.78|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1472 uext 1 556 0 wrapper.uut.IBusSimplePlugin_predictor_fetchContext_line_last2Bytes ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:661.23-661.78|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1473 uext 85 552 0 wrapper.uut.IBusSimplePlugin_predictor_fetchContext_line_source ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:659.23-659.74|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1474 uext 23 549 0 wrapper.uut.IBusSimplePlugin_predictor_fetchContext_line_target ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:662.23-662.74|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1475 uext 1 564 0 wrapper.uut.IBusSimplePlugin_predictor_hazard ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:654.23-654.56|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1476 slice 155 1405 11 2
1477 ite 155 603 1454 1476
1478 uext 155 5 9
1479 sub 155 1477 1478
1480 uext 155 1479 0 wrapper.uut.IBusSimplePlugin_predictor_historyWriteDelayPatched_payload_address ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:624.23-624.90|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1481 eq 1 512 101
1482 uext 95 1481 1
1483 add 95 512 1482
1484 uext 95 5 1
1485 eq 1 512 1484
1486 uext 95 1485 1
1487 sub 95 1483 1486
1488 uext 95 513 1
1489 sub 95 512 1488
1490 not 1 513
1491 uext 95 1490 1
1492 add 95 1489 1491
1493 ite 95 508 1492 101
1494 ite 95 519 1493 1487
1495 ite 95 603 372 1494
1496 uext 95 1495 0 wrapper.uut.IBusSimplePlugin_predictor_historyWriteDelayPatched_payload_data_branchWish ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:626.23-626.98|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1497 and 1 1403 1401
1498 uext 1 1497 0 wrapper.uut.IBusSimplePlugin_predictor_historyWriteDelayPatched_payload_data_last2Bytes ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:627.23-627.98|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1499 slice 85 1405 31 12
1500 uext 85 1499 0 wrapper.uut.IBusSimplePlugin_predictor_historyWriteDelayPatched_payload_data_source ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:625.23-625.94|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1501 uext 23 607 0 wrapper.uut.IBusSimplePlugin_predictor_historyWriteDelayPatched_payload_data_target ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:628.23-628.94|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1502 ite 1 519 5 508
1503 and 1 494 506
1504 not 1 1503
1505 or 1 509 1504
1506 ite 1 1505 6 1502
1507 ite 1 603 5 1506
1508 uext 1 1507 0 wrapper.uut.IBusSimplePlugin_predictor_historyWriteDelayPatched_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:623.23-623.80|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1509 uext 155 1477 0 wrapper.uut.IBusSimplePlugin_predictor_historyWrite_payload_address ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:630.23-630.78|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1510 uext 95 1495 0 wrapper.uut.IBusSimplePlugin_predictor_historyWrite_payload_data_branchWish ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:632.23-632.86|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1511 uext 1 1497 0 wrapper.uut.IBusSimplePlugin_predictor_historyWrite_payload_data_last2Bytes ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:633.23-633.86|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1512 uext 85 1499 0 wrapper.uut.IBusSimplePlugin_predictor_historyWrite_payload_data_source ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:631.23-631.82|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1513 uext 23 607 0 wrapper.uut.IBusSimplePlugin_predictor_historyWrite_payload_data_target ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:634.23-634.82|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1514 uext 1 1507 0 wrapper.uut.IBusSimplePlugin_predictor_historyWrite_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:629.23-629.68|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1515 uext 1 560 0 wrapper.uut.IBusSimplePlugin_predictor_hit ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:655.23-655.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1516 uext 1 564 0 wrapper.uut.IBusSimplePlugin_predictor_iBusRspContextOutput_hazard ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:663.23-663.77|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1517 uext 1 810 0 wrapper.uut.IBusSimplePlugin_predictor_iBusRspContextOutput_hit ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:664.23-664.74|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1518 uext 95 550 0 wrapper.uut.IBusSimplePlugin_predictor_iBusRspContextOutput_line_branchWish ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:666.23-666.86|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1519 uext 1 556 0 wrapper.uut.IBusSimplePlugin_predictor_iBusRspContextOutput_line_last2Bytes ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:667.23-667.86|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1520 uext 85 552 0 wrapper.uut.IBusSimplePlugin_predictor_iBusRspContextOutput_line_source ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:665.23-665.82|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1521 uext 23 549 0 wrapper.uut.IBusSimplePlugin_predictor_iBusRspContextOutput_line_target ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:668.23-668.82|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1522 uext 1 889 0 wrapper.uut.IBusSimplePlugin_predictor_injectorContext_hazard ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:675.23-675.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1523 uext 1 887 0 wrapper.uut.IBusSimplePlugin_predictor_injectorContext_hit ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:676.23-676.69|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1524 uext 95 885 0 wrapper.uut.IBusSimplePlugin_predictor_injectorContext_line_branchWish ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:678.23-678.81|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1525 uext 23 883 0 wrapper.uut.IBusSimplePlugin_predictor_injectorContext_line_target ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:680.23-680.77|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1526 uext 1 6 0 wrapper.uut.IBusSimplePlugin_rspJoin_exceptionDetected ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:720.23-720.65|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1527 uext 23 553 0 wrapper.uut.IBusSimplePlugin_rspJoin_fetchRsp_pc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:709.23-709.59|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1528 uext 23 592 0 wrapper.uut.IBusSimplePlugin_rspJoin_fetchRsp_rsp_inst ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:711.23-711.65|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1529 uext 1 823 0 wrapper.uut.IBusSimplePlugin_rspJoin_join_fire ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:721.23-721.57|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1530 uext 1 823 0 wrapper.uut.IBusSimplePlugin_rspJoin_join_fire_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:722.23-722.59|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1531 uext 23 553 0 wrapper.uut.IBusSimplePlugin_rspJoin_join_payload_pc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:716.23-716.63|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1532 uext 23 592 0 wrapper.uut.IBusSimplePlugin_rspJoin_join_payload_rsp_inst ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:718.23-718.69|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1533 uext 1 822 0 wrapper.uut.IBusSimplePlugin_rspJoin_join_ready ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:715.23-715.58|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1534 uext 1 583 0 wrapper.uut.IBusSimplePlugin_rspJoin_join_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:714.23-714.58|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1535 uext 589 590 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c._zz_readed_error ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:1188.24-1201.4|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:3708.23-3708.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1536 uext 589 590 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c._zz_readed_error_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:1188.24-1201.4|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:3711.23-3711.41|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1537 uext 1 3 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c.clk ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:1188.24-1201.4|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:3687.23-3687.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1538 uext 1 577 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c.full ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:1188.24-1201.4|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:3703.23-3703.27|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1539 uext 1 6 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c.io_flush ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:1188.24-1201.4|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:3685.23-3685.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1540 uext 1 577 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c.io_occupancy ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:1188.24-1201.4|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:3686.23-3686.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1541 uext 23 592 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c.io_pop_payload_inst ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:1188.24-1201.4|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:3684.23-3684.42|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1542 uext 1 1443 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c.io_pop_ready ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:1188.24-1201.4|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:3682.23-3682.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1543 uext 1 578 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c.io_pop_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:1188.24-1201.4|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:3681.23-3681.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1544 uext 1 6 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c.io_push_payload_error ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:1188.24-1201.4|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:3679.23-3679.44|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1545 uext 23 588 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c.io_push_payload_inst ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:1188.24-1201.4|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:3680.23-3680.43|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1546 not 1 577
1547 uext 1 1546 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c.io_push_ready ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:1188.24-1201.4|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:3678.23-3678.36|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1548 uext 1 576 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c.io_push_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:1188.24-1201.4|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:3677.23-3677.36|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1549 uext 1 6 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c.popPtr_willClear ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:1188.24-1201.4|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:3697.23-3697.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1550 uext 1 5 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c.popPtr_willOverflowIfInc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:1188.24-1201.4|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:3698.23-3698.47|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1551 uext 1 1444 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c.popping ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:1188.24-1201.4|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:3705.23-3705.30|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1552 uext 1 5 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c.ptrMatch ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:1188.24-1201.4|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:3700.23-3700.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1553 uext 1 6 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c.pushPtr_willClear ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:1188.24-1201.4|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:3693.23-3693.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1554 uext 1 5 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c.pushPtr_willOverflowIfInc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:1188.24-1201.4|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:3694.23-3694.48|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1555 and 1 576 1546
1556 uext 1 1555 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c.pushing ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:1188.24-1201.4|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:3704.23-3704.30|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1557 slice 1 590 0 0
1558 uext 1 1557 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c.readed_error ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:1188.24-1201.4|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:3706.23-3706.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1559 uext 23 591 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c.readed_inst ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:1188.24-1201.4|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:3707.23-3707.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1560 uext 1 4 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c.reset ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:1188.24-1201.4|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:3688.23-3688.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1561 ite 1 1555 5 6
1562 uext 1 1561 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c.when_Phase_l623 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:1188.24-1201.4|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:3691.23-3691.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1563 uext 1 577 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c.when_Stream_l1019 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:1188.24-1201.4|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:3709.23-3709.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1564 neq 1 1555 1444
1565 uext 1 1564 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c.when_Stream_l1032 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:1188.24-1201.4|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:3710.23-3710.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1566 uext 1 577 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c_io_occupancy ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:78.23-78.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1567 uext 1 1444 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c_io_pop_fire ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:708.23-708.71|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1568 uext 23 592 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c_io_pop_payload_inst ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:77.23-77.79|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1569 uext 1 1443 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c_io_pop_ready ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:70.23-70.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1570 uext 1 578 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c_io_pop_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:75.23-75.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1571 uext 1 1546 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_c_io_push_ready ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:74.23-74.73|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1572 uext 1 1442 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_flush ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:707.23-707.63|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1573 uext 23 592 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_output_payload_inst ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:701.23-701.77|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1574 uext 1 823 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_output_ready ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:699.23-699.70|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1575 uext 1 582 0 wrapper.uut.IBusSimplePlugin_rspJoin_rspBuffer_output_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:698.23-698.70|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1576 state 1 wrapper.uut._zz_3
1577 ite 1 1576 5 735
1578 ite 1 1577 5 6
1579 uext 1 1578 0 wrapper.uut._zz_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:344.23-344.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1580 ite 1 1507 5 6
1581 uext 1 1580 0 wrapper.uut._zz_2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:375.23-375.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1582 concat 23 750 879
1583 uext 23 1582 0 wrapper.uut._zz_IBusSimplePlugin_decodePc_pcPlus ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:98.23-98.59|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1584 uext 196 879 0 wrapper.uut._zz_IBusSimplePlugin_decodePc_pcPlus_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:99.23-99.61|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1585 slice 109 910 15 0
1586 uext 109 1585 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:567.23-567.69|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1587 slice 196 910 9 7
1588 concat 30 394 1587
1589 uext 30 1588 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:569.23-569.71|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1590 slice 1 910 12 12
1591 slice 1 910 12 12
1592 concat 95 1591 1590
1593 slice 1 910 12 12
1594 concat 196 1593 1592
1595 slice 1 910 12 12
1596 concat 207 1595 1594
1597 slice 1 910 12 12
1598 concat 30 1597 1596
1599 slice 1 910 12 12
1600 concat 618 1599 1598
1601 slice 1 910 12 12
1602 concat 293 1601 1600
1603 slice 1 910 12 12
1604 concat 39 1603 1602
1605 slice 1 910 12 12
1606 concat 153 1605 1604
1607 slice 1 910 12 12
1608 concat 155 1607 1606
1609 slice 1 910 12 12
1610 concat 157 1609 1608
1611 slice 1 910 12 12
1612 concat 83 1611 1610
1613 slice 1 910 12 12
1614 concat 160 1613 1612
1615 slice 1 910 12 12
1616 concat 162 1615 1614
1617 slice 1 910 12 12
1618 concat 164 1617 1616
1619 uext 164 1618 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_10 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:578.23-578.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1620 uext 1 940 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_11 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:579.23-579.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1621 slice 1 910 12 12
1622 slice 1 910 12 12
1623 concat 95 1622 1621
1624 slice 1 910 12 12
1625 concat 196 1624 1623
1626 uext 196 1625 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_12 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:580.23-580.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1627 uext 1 940 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_13 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:581.23-581.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1628 slice 1 910 12 12
1629 slice 1 910 12 12
1630 concat 95 1629 1628
1631 slice 1 910 12 12
1632 concat 196 1631 1630
1633 slice 1 910 12 12
1634 concat 207 1633 1632
1635 slice 1 910 12 12
1636 concat 30 1635 1634
1637 slice 1 910 12 12
1638 concat 618 1637 1636
1639 slice 1 910 12 12
1640 concat 293 1639 1638
1641 slice 1 910 12 12
1642 concat 39 1641 1640
1643 slice 1 910 12 12
1644 concat 153 1643 1642
1645 slice 1 910 12 12
1646 concat 155 1645 1644
1647 uext 155 1646 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_14 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:582.23-582.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1648 slice 196 910 5 3
1649 concat 207 1648 6
1650 slice 1 910 11 11
1651 concat 30 1650 1649
1652 slice 1 910 2 2
1653 concat 618 1652 1651
1654 slice 1 910 7 7
1655 concat 293 1654 1653
1656 slice 1 910 6 6
1657 concat 39 1656 1655
1658 slice 95 910 10 9
1659 concat 155 1658 1657
1660 slice 1 910 8 8
1661 concat 157 1660 1659
1662 slice 1 910 12 12
1663 concat 83 1662 1661
1664 slice 1 910 12 12
1665 concat 160 1664 1663
1666 slice 1 910 12 12
1667 concat 162 1666 1665
1668 slice 1 910 12 12
1669 concat 164 1668 1667
1670 slice 1 910 12 12
1671 concat 109 1670 1669
1672 slice 1 910 12 12
1673 concat 118 1672 1671
1674 slice 1 910 12 12
1675 concat 120 1674 1673
1676 slice 1 910 12 12
1677 concat 122 1676 1675
1678 slice 1 910 12 12
1679 concat 85 1678 1677
1680 slice 1 910 12 12
1681 concat 125 1680 1679
1682 uext 125 1681 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_15 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:583.23-583.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1683 uext 1 940 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_16 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:584.23-584.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1684 slice 1 910 12 12
1685 slice 1 910 12 12
1686 concat 95 1685 1684
1687 slice 1 910 12 12
1688 concat 196 1687 1686
1689 slice 1 910 12 12
1690 concat 207 1689 1688
1691 slice 1 910 12 12
1692 concat 30 1691 1690
1693 uext 30 1692 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_17 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:585.23-585.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1694 slice 95 910 4 3
1695 concat 196 1694 6
1696 slice 95 910 11 10
1697 concat 30 1696 1695
1698 slice 1 910 2 2
1699 concat 618 1698 1697
1700 slice 95 910 6 5
1701 concat 39 1700 1699
1702 slice 1 910 12 12
1703 concat 153 1702 1701
1704 slice 1 910 12 12
1705 concat 155 1704 1703
1706 slice 1 910 12 12
1707 concat 157 1706 1705
1708 slice 1 910 12 12
1709 concat 83 1708 1707
1710 slice 1 910 12 12
1711 concat 160 1710 1709
1712 uext 160 1711 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_18 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:586.23-586.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1713 uext 30 31 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_19 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:587.23-587.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1714 uext 30 1114 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:570.23-570.71|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1715 const 30 00001
1716 uext 30 1715 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_20 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:588.23-588.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1717 const 30 00010
1718 uext 30 1717 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_21 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:589.23-589.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1719 uext 1 1091 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_22 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:591.23-591.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1720 uext 196 1102 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_23 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:594.23-594.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1721 uext 196 1112 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_24 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:595.23-595.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1722 uext 1 940 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_25 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:596.23-596.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1723 uext 293 1136 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_26 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:597.23-597.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1724 slice 30 910 6 2
1725 concat 118 1724 84
1726 slice 1 910 12 12
1727 concat 120 1726 1725
1728 slice 1 910 12 12
1729 concat 122 1728 1727
1730 slice 1 910 12 12
1731 concat 85 1730 1729
1732 slice 1 910 12 12
1733 concat 125 1732 1731
1734 slice 1 910 12 12
1735 concat 127 1734 1733
1736 slice 1 910 12 12
1737 concat 129 1736 1735
1738 slice 1 910 12 12
1739 concat 131 1738 1737
1740 slice 1 910 12 12
1741 concat 32 1740 1739
1742 slice 1 910 12 12
1743 concat 134 1742 1741
1744 slice 1 910 12 12
1745 concat 136 1744 1743
1746 slice 1 910 12 12
1747 concat 138 1746 1745
1748 slice 1 910 12 12
1749 concat 140 1748 1747
1750 slice 1 910 12 12
1751 concat 142 1750 1749
1752 slice 1 910 12 12
1753 concat 144 1752 1751
1754 slice 1 910 12 12
1755 concat 23 1754 1753
1756 uext 23 1755 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_27 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:100.23-100.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1757 uext 1 1107 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_28 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:101.23-101.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1758 uext 1 1120 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_29 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:102.23-102.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1759 slice 1 910 6 6
1760 concat 196 1759 372
1761 slice 196 910 12 10
1762 concat 618 1761 1760
1763 slice 1 910 5 5
1764 concat 293 1763 1762
1765 concat 83 31 1764
1766 uext 83 1765 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_3 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:571.23-571.71|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1767 uext 293 950 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_30 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:103.23-103.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1768 uext 30 956 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_31 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:104.23-104.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1769 uext 1 940 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_32 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:105.23-105.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1770 uext 30 939 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_33 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:106.23-106.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1771 slice 207 910 12 9
1772 concat 618 1771 372
1773 slice 95 910 8 7
1774 concat 39 1773 1772
1775 concat 83 357 1774
1776 uext 83 1775 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_34 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:107.23-107.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1777 uext 83 1775 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_35 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:108.23-108.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1778 uext 1 940 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_4 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:572.23-572.71|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1779 slice 30 910 6 2
1780 slice 1 910 12 12
1781 concat 618 1780 1779
1782 slice 1 910 12 12
1783 concat 293 1782 1781
1784 slice 1 910 12 12
1785 concat 39 1784 1783
1786 slice 1 910 12 12
1787 concat 153 1786 1785
1788 slice 1 910 12 12
1789 concat 155 1788 1787
1790 slice 1 910 12 12
1791 concat 157 1790 1789
1792 slice 1 910 12 12
1793 concat 83 1792 1791
1794 uext 83 1793 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_5 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:573.23-573.71|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1795 uext 1 940 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_6 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:574.23-574.71|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1796 uext 155 1646 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_7 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:575.23-575.71|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1797 uext 125 1681 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_8 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:576.23-576.71|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1798 uext 1 940 0 wrapper.uut._zz_IBusSimplePlugin_decompressor_decompressed_9 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:577.23-577.71|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1799 concat 196 539 372
1800 concat 23 750 1799
1801 uext 23 1800 0 wrapper.uut._zz_IBusSimplePlugin_fetchPc_pc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:96.23-96.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1802 uext 196 540 0 wrapper.uut._zz_IBusSimplePlugin_fetchPc_pc_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:97.23-97.56|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1803 uext 1 5 0 wrapper.uut._zz_IBusSimplePlugin_iBusRsp_output_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:723.23-723.64|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1804 uext 1 1382 0 wrapper.uut._zz_IBusSimplePlugin_iBusRsp_stages_0_input_ready ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:525.23-525.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1805 uext 1 5 0 wrapper.uut._zz_IBusSimplePlugin_iBusRsp_stages_1_input_ready ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:526.23-526.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1806 uext 196 1448 0 wrapper.uut._zz_IBusSimplePlugin_pending_next ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:128.23-128.56|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1807 concat 196 372 870
1808 uext 196 1807 0 wrapper.uut._zz_IBusSimplePlugin_pending_next_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:129.23-129.58|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1809 uext 1 870 0 wrapper.uut._zz_IBusSimplePlugin_pending_next_2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:130.23-130.58|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1810 concat 196 372 1444
1811 uext 196 1810 0 wrapper.uut._zz_IBusSimplePlugin_pending_next_3 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:131.23-131.58|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1812 uext 1 1444 0 wrapper.uut._zz_IBusSimplePlugin_pending_next_4 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:132.23-132.58|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1813 uext 155 1454 0 wrapper.uut._zz_IBusSimplePlugin_predictor_buffer_hazard ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:114.23-114.67|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1814 slice 142 553 31 2
1815 uext 142 1814 0 wrapper.uut._zz_IBusSimplePlugin_predictor_buffer_hazard_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:115.23-115.69|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1816 slice 142 609 31 2
1817 uext 142 1816 0 wrapper.uut._zz_IBusSimplePlugin_predictor_buffer_line_source ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:641.23-641.72|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1818 uext 335 1458 0 wrapper.uut._zz_IBusSimplePlugin_predictor_buffer_line_source_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:646.23-646.74|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1819 uext 142 1814 0 wrapper.uut._zz_IBusSimplePlugin_predictor_historyWrite_payload_address ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:127.23-127.82|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1820 uext 95 1483 0 wrapper.uut._zz_IBusSimplePlugin_predictor_historyWrite_payload_data_branchWish ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:117.23-117.90|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1821 concat 95 6 1481
1822 uext 95 1821 0 wrapper.uut._zz_IBusSimplePlugin_predictor_historyWrite_payload_data_branchWish_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:118.23-118.92|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1823 uext 1 1481 0 wrapper.uut._zz_IBusSimplePlugin_predictor_historyWrite_payload_data_branchWish_2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:119.23-119.92|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1824 concat 95 6 1485
1825 uext 95 1824 0 wrapper.uut._zz_IBusSimplePlugin_predictor_historyWrite_payload_data_branchWish_3 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:120.23-120.92|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1826 uext 1 1485 0 wrapper.uut._zz_IBusSimplePlugin_predictor_historyWrite_payload_data_branchWish_4 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:121.23-121.92|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1827 uext 95 1489 0 wrapper.uut._zz_IBusSimplePlugin_predictor_historyWrite_payload_data_branchWish_5 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:122.23-122.92|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1828 slice 1 512 1 1
1829 concat 95 6 1828
1830 uext 95 1829 0 wrapper.uut._zz_IBusSimplePlugin_predictor_historyWrite_payload_data_branchWish_6 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:123.23-123.92|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1831 uext 1 513 0 wrapper.uut._zz_IBusSimplePlugin_predictor_historyWrite_payload_data_branchWish_7 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:124.23-124.92|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1832 concat 95 6 1490
1833 uext 95 1832 0 wrapper.uut._zz_IBusSimplePlugin_predictor_historyWrite_payload_data_branchWish_8 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:125.23-125.92|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1834 uext 1 1490 0 wrapper.uut._zz_IBusSimplePlugin_predictor_historyWrite_payload_data_branchWish_9 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:126.23-126.92|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1835 slice 85 1405 31 12
1836 concat 127 1495 1835
1837 concat 129 1497 1836
1838 concat 335 607 1837
1839 uext 335 1838 0 wrapper.uut._zz_IBusSimplePlugin_predictor_history_port ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:111.23-111.66|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1840 uext 85 554 0 wrapper.uut._zz_IBusSimplePlugin_predictor_hit ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:116.23-116.57|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1841 and 1 578 1441
1842 concat 196 372 1841
1843 uext 196 1842 0 wrapper.uut._zz_IBusSimplePlugin_rspJoin_rspBuffer_discardCounter ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:133.23-133.76|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1844 uext 1 1841 0 wrapper.uut._zz_IBusSimplePlugin_rspJoin_rspBuffer_discardCounter_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:134.23-134.78|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1845 uext 196 1810 0 wrapper.uut._zz_IBusSimplePlugin_rspJoin_rspBuffer_discardCounter_2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:135.23-135.78|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1846 uext 1 1444 0 wrapper.uut._zz_IBusSimplePlugin_rspJoin_rspBuffer_discardCounter_3 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:136.23-136.78|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1847 state 23 wrapper.uut._zz_RegFilePlugin_regFile_port0
1848 state 23 wrapper.uut._zz_RegFilePlugin_regFile_port1
1849 slice 155 609 11 2
1850 uext 155 1849 0 wrapper.uut._zz__zz_IBusSimplePlugin_predictor_buffer_line_source_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:113.23-113.78|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1851 slice 196 617 4 2
1852 concat 30 1851 372
1853 concat 23 757 1852
1854 uext 23 1853 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:138.23-138.51|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1855 const 23 00000000000000000000000000000100
1856 uext 23 1855 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:139.23-139.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1857 slice 1 617 12 12
1858 uext 1 1857 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_10 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:148.23-148.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1859 const 122 0000000000000000000
1860 slice 1 617 12 12
1861 concat 160 1860 84
1862 concat 23 1859 1861
1863 uext 23 1862 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_11 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:149.23-149.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1864 const 23 00000000000000000001000000000000
1865 uext 23 1864 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_12 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:150.23-150.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1866 slice 1 617 2 2
1867 slice 1 617 6 6
1868 concat 95 1867 1866
1869 uext 95 5 1
1870 eq 1 1868 1869
1871 slice 1 617 2 2
1872 slice 1 617 4 4
1873 concat 95 1872 1871
1874 uext 95 5 1
1875 eq 1 1873 1874
1876 eq 1 1868 101
1877 slice 1 617 2 2
1878 slice 1 617 4 4
1879 concat 95 1878 1877
1880 slice 1 617 13 13
1881 concat 196 1880 1879
1882 eq 1 1881 1093
1883 slice 1 617 2 2
1884 slice 95 617 5 4
1885 concat 196 1884 1883
1886 slice 1 617 30 30
1887 concat 207 1886 1885
1888 eq 1 1887 1046
1889 concat 95 1882 1876
1890 concat 196 1888 1889
1891 redor 1 1890
1892 const 32 0000000000000000000000000
1893 slice 95 617 4 3
1894 concat 30 1893 756
1895 concat 618 6 1894
1896 slice 1 617 6 6
1897 concat 293 1896 1895
1898 concat 23 1892 1897
1899 redor 1 1898
1900 not 1 1899
1901 slice 1 617 2 2
1902 slice 1 617 4 4
1903 concat 95 1902 1901
1904 slice 95 617 14 13
1905 concat 207 1904 1903
1906 uext 207 1093 1
1907 eq 1 1905 1906
1908 slice 1 617 2 2
1909 slice 1 617 4 4
1910 concat 95 1909 1908
1911 slice 1 617 14 14
1912 concat 196 1911 1910
1913 eq 1 1912 1093
1914 const 134 00000000000000000000000000
1915 slice 1 617 5 5
1916 concat 618 1915 31
1917 concat 23 1914 1916
1918 redor 1 1917
1919 not 1 1918
1920 slice 1 617 2 2
1921 concat 95 1920 1919
1922 redor 1 1921
1923 slice 196 617 6 4
1924 uext 196 101 1
1925 eq 1 1923 1924
1926 slice 1 617 2 2
1927 concat 95 1926 1925
1928 redor 1 1927
1929 slice 1 617 3 3
1930 slice 1 617 6 6
1931 concat 95 1930 1929
1932 eq 1 1931 97
1933 slice 1 617 3 3
1934 concat 207 1933 756
1935 concat 30 6 1934
1936 slice 1 617 5 5
1937 concat 618 1936 1935
1938 concat 23 1914 1937
1939 redor 1 1938
1940 not 1 1939
1941 slice 95 617 3 2
1942 uext 95 5 1
1943 eq 1 1941 1942
1944 concat 95 1940 1932
1945 concat 196 1943 1944
1946 slice 1 617 4 4
1947 concat 207 1946 1945
1948 redor 1 1947
1949 input 1
1950 input 1
1951 slice 1 617 12 12
1952 slice 1 617 14 14
1953 concat 95 1952 1951
1954 uext 95 5 1
1955 eq 1 1953 1954
1956 slice 1 617 4 4
1957 slice 1 617 13 13
1958 concat 95 1957 1956
1959 eq 1 1958 101
1960 concat 95 1959 1955
1961 redor 1 1960
1962 slice 95 617 13 12
1963 eq 1 1962 101
1964 concat 95 1875 1870
1965 concat 196 1891 1964
1966 concat 207 1900 1965
1967 concat 30 764 1966
1968 concat 618 1907 1967
1969 concat 293 1913 1968
1970 concat 39 1922 1969
1971 concat 153 1928 1970
1972 concat 155 1948 1971
1973 concat 157 1949 1972
1974 slice 95 617 5 4
1975 concat 160 1974 1973
1976 concat 162 1950 1975
1977 concat 164 782 1976
1978 concat 109 1961 1977
1979 concat 118 1963 1978
1980 uext 118 1979 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_13 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:151.23-151.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1981 uext 1 1963 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_14 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:152.23-152.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1982 uext 95 1960 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_15 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:153.23-153.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1983 const 23 00000000000000000010000000010000
1984 uext 23 1983 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_16 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:154.23-154.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1985 const 23 00000000000000000101000000000000
1986 uext 23 1985 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_17 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:155.23-155.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1987 uext 1 782 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_18 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:156.23-156.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1988 const 23 00000000000000000000000000100100
1989 uext 23 1988 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_19 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:157.23-157.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1990 slice 1 617 3 3
1991 concat 207 1990 756
1992 concat 618 372 1991
1993 slice 1 617 6 6
1994 concat 293 1993 1992
1995 concat 23 1892 1994
1996 uext 23 1995 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:140.23-140.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1997 input 1
1998 uext 1 1997 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_20 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:158.23-158.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
1999 input 1
2000 concat 95 1875 1870
2001 concat 196 1891 2000
2002 concat 207 1900 2001
2003 concat 30 764 2002
2004 concat 618 1907 2003
2005 concat 293 1913 2004
2006 concat 39 1922 2005
2007 concat 153 1928 2006
2008 concat 155 1948 2007
2009 concat 157 1999 2008
2010 slice 95 617 5 4
2011 concat 160 2010 2009
2012 uext 160 2011 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_22 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:160.23-160.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2013 slice 1 617 5 5
2014 uext 1 2013 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_23 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:161.23-161.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2015 slice 1 617 4 4
2016 uext 1 2015 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_24 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:162.23-162.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2017 input 1
2018 uext 1 2017 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_25 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:163.23-163.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2019 uext 1 1948 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_28 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:166.23-166.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2020 uext 1 1932 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_29 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:167.23-167.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2021 const 23 00000000000000000000000001000000
2022 uext 23 2021 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_3 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:141.23-141.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2023 concat 95 1943 1940
2024 uext 95 2023 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_30 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:168.23-168.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2025 const 138 0000000000000000000000000000
2026 slice 95 617 3 2
2027 concat 207 2026 372
2028 concat 23 2025 2027
2029 uext 23 2028 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_31 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:169.23-169.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2030 uext 23 1855 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_32 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:170.23-170.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2031 uext 23 1938 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_33 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:171.23-171.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2032 uext 23 24 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_34 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:172.23-172.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2033 concat 95 1875 1870
2034 concat 196 1891 2033
2035 concat 207 1900 2034
2036 concat 30 764 2035
2037 concat 618 1907 2036
2038 concat 293 1913 2037
2039 concat 39 1922 2038
2040 concat 153 1928 2039
2041 uext 153 2040 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_35 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:173.23-173.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2042 slice 1 617 2 2
2043 uext 1 2042 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_36 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:174.23-174.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2044 uext 1 1925 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_37 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:175.23-175.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2045 const 23 00000000000000000000000001110000
2046 uext 23 2045 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_38 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:176.23-176.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2047 uext 95 1921 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_39 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:177.23-177.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2048 slice 1 617 2 2
2049 slice 1 617 4 4
2050 concat 95 2049 2048
2051 slice 196 617 14 12
2052 concat 30 2051 2050
2053 eq 1 2052 935
2054 uext 1 2053 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_4 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:142.23-142.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2055 uext 23 1917 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_40 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:178.23-178.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2056 uext 23 24 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_41 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:179.23-179.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2057 uext 1 1913 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_42 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:180.23-180.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2058 const 153 000000000
2059 const 118 00000000000000000
2060 slice 1 617 2 2
2061 concat 196 2060 372
2062 concat 207 6 2061
2063 slice 1 617 4 4
2064 concat 30 2063 2062
2065 concat 162 2058 2064
2066 slice 1 617 14 14
2067 concat 164 2066 2065
2068 concat 23 2059 2067
2069 uext 23 2068 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_43 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:181.23-181.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2070 const 23 00000000000000000100000000010000
2071 uext 23 2070 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_44 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:182.23-182.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2072 uext 1 1907 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_45 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:183.23-183.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2073 uext 1 1907 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_46 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:184.23-184.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2074 concat 95 1875 1870
2075 concat 196 1891 2074
2076 concat 207 1900 2075
2077 concat 30 764 2076
2078 uext 30 2077 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_47 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:185.23-185.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2079 concat 95 755 762
2080 uext 95 2079 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_48 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:186.23-186.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2081 uext 23 1855 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_49 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:187.23-187.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2082 uext 30 1093 2
2083 eq 1 2052 2082
2084 slice 1 617 2 2
2085 slice 1 617 4 4
2086 concat 95 2085 2084
2087 slice 95 617 13 12
2088 concat 207 2087 2086
2089 slice 1 617 30 30
2090 concat 30 2089 2088
2091 eq 1 2090 935
2092 concat 95 2091 2083
2093 uext 95 2092 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_5 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:143.23-143.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2094 uext 1 1900 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_50 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:188.23-188.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2095 const 23 00000000000000000000000001011000
2096 uext 23 2095 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_51 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:189.23-189.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2097 uext 1 1891 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_52 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:190.23-190.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2098 uext 1 1876 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_53 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:191.23-191.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2099 uext 1 1882 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_54 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:192.23-192.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2100 uext 1 1888 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_55 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:193.23-193.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2101 concat 95 1875 1870
2102 uext 95 2101 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_56 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:194.23-194.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2103 uext 1 1875 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_57 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:195.23-195.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2104 uext 1 1870 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_58 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:196.23-196.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2105 const 23 01000000000000000011000000010100
2106 uext 23 2105 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_6 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:144.23-144.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2107 const 23 00000000000000000111000000010100
2108 uext 23 2107 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_7 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:145.23-145.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2109 slice 1 617 2 2
2110 slice 95 617 6 5
2111 concat 196 2110 2109
2112 uext 196 97 1
2113 eq 1 2111 2112
2114 uext 1 2113 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_8 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:146.23-146.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2115 const 23 00000000000000000000000001100100
2116 uext 23 2115 0 wrapper.uut._zz__zz_decode_BRANCH_CTRL_2_9 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:147.23-147.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2117 uext 23 1582 0 wrapper.uut._zz__zz_decode_FORMAL_PC_NEXT ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:109.23-109.52|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2118 uext 196 879 0 wrapper.uut._zz__zz_decode_FORMAL_PC_NEXT_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:110.23-110.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2119 uext 196 879 0 wrapper.uut._zz__zz_decode_SRC1_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:202.23-202.44|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2120 uext 30 728 0 wrapper.uut._zz__zz_decode_SRC1_1_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:203.23-203.46|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2121 slice 30 617 11 7
2122 slice 293 617 31 25
2123 concat 83 2122 2121
2124 uext 83 2123 0 wrapper.uut._zz__zz_decode_SRC2_4 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:204.23-204.44|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2125 slice 155 468 30 21
2126 slice 1 468 20 20
2127 concat 157 2126 2125
2128 slice 39 468 19 12
2129 concat 122 2128 2127
2130 slice 1 468 31 31
2131 concat 85 2130 2129
2132 uext 85 2131 0 wrapper.uut._zz__zz_execute_BRANCH_SRC22 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:212.23-212.51|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2133 slice 207 468 11 8
2134 slice 618 468 30 25
2135 concat 155 2134 2133
2136 slice 1 468 7 7
2137 concat 157 2136 2135
2138 slice 1 468 31 31
2139 concat 83 2138 2137
2140 uext 83 2139 0 wrapper.uut._zz__zz_execute_BRANCH_SRC22_4 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:213.23-213.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2141 slice 1 451 31 31
2142 slice 1 452 31 31
2143 state 1 wrapper.uut.decode_to_execute_SRC_LESS_UNSIGNED
2144 ite 1 2143 2142 2141
2145 slice 1 462 31 31
2146 eq 1 2141 2142
2147 ite 1 2146 2145 2144
2148 uext 1 2147 0 wrapper.uut._zz__zz_execute_REGFILE_WRITE_DATA ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:201.23-201.57|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2149 uext 23 482 0 wrapper.uut._zz_dBus_cmd_payload_data ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:726.23-726.48|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2150 uext 1 6 0 wrapper.uut._zz_dBus_cmd_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:724.23-724.41|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2151 slice 1 617 12 12
2152 concat 95 2151 1963
2153 uext 95 2152 0 wrapper.uut._zz_decode_ALU_BITWISE_CTRL ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:256.23-256.50|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2154 uext 95 2152 0 wrapper.uut._zz_decode_ALU_BITWISE_CTRL_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:350.23-350.52|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2155 uext 95 2152 0 wrapper.uut._zz_decode_ALU_BITWISE_CTRL_2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:748.23-748.52|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2156 concat 95 1913 1907
2157 uext 95 2156 0 wrapper.uut._zz_decode_ALU_CTRL ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:268.23-268.42|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2158 uext 95 2156 0 wrapper.uut._zz_decode_ALU_CTRL_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:352.23-352.44|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2159 uext 95 2156 0 wrapper.uut._zz_decode_ALU_CTRL_2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:746.23-746.44|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2160 eq 1 1931 101
2161 slice 196 617 4 2
2162 uext 196 5 2
2163 eq 1 2161 2162
2164 concat 95 2163 1932
2165 redor 1 2164
2166 concat 95 2165 2160
2167 uext 95 2166 0 wrapper.uut._zz_decode_BRANCH_CTRL ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:246.23-246.45|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2168 uext 95 2166 0 wrapper.uut._zz_decode_BRANCH_CTRL_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:348.23-348.47|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2169 input 1
2170 input 1
2171 redor 1 2092
2172 concat 95 1875 1870
2173 concat 196 1891 2172
2174 concat 207 1900 2173
2175 concat 30 764 2174
2176 concat 618 1907 2175
2177 concat 293 1913 2176
2178 concat 39 1922 2177
2179 concat 153 1928 2178
2180 concat 155 1948 2179
2181 concat 157 2169 2180
2182 slice 95 617 5 4
2183 concat 160 2182 2181
2184 concat 162 2170 2183
2185 concat 164 782 2184
2186 concat 109 1961 2185
2187 concat 118 1963 2186
2188 slice 1 617 12 12
2189 concat 120 2188 2187
2190 concat 122 2113 2189
2191 concat 85 2171 2190
2192 concat 125 2053 2191
2193 concat 127 2160 2192
2194 concat 129 2165 2193
2195 uext 129 2194 0 wrapper.uut._zz_decode_BRANCH_CTRL_2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:740.23-740.47|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2196 uext 1 762 0 wrapper.uut._zz_decode_BRANCH_CTRL_3 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:741.23-741.47|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2197 uext 1 2042 0 wrapper.uut._zz_decode_BRANCH_CTRL_4 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:742.23-742.47|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2198 uext 1 1932 0 wrapper.uut._zz_decode_BRANCH_CTRL_5 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:743.23-743.47|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2199 uext 1 2015 0 wrapper.uut._zz_decode_BRANCH_CTRL_6 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:744.23-744.47|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2200 uext 95 2166 0 wrapper.uut._zz_decode_BRANCH_CTRL_7 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:750.23-750.47|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2201 ite 23 893 883 881
2202 uext 23 2201 0 wrapper.uut._zz_decode_FORMAL_PC_NEXT ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:378.23-378.48|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2203 const 23 00000000000000000100000001111111
2204 uext 23 2203 0 wrapper.uut._zz_decode_LEGAL_INSTRUCTION ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:84.23-84.51|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2205 const 618 000000
2206 const 120 000000000000000000
2207 slice 293 617 6 0
2208 concat 160 2205 2207
2209 slice 1 617 13 13
2210 concat 162 2209 2208
2211 concat 23 2206 2210
2212 uext 23 2211 0 wrapper.uut._zz_decode_LEGAL_INSTRUCTION_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:85.23-85.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2213 uext 1 687 0 wrapper.uut._zz_decode_LEGAL_INSTRUCTION_10 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:94.23-94.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2214 concat 95 642 639
2215 uext 95 2214 0 wrapper.uut._zz_decode_LEGAL_INSTRUCTION_11 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:95.23-95.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2216 const 23 00000000000000000010000000010011
2217 uext 23 2216 0 wrapper.uut._zz_decode_LEGAL_INSTRUCTION_2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:86.23-86.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2218 uext 1 624 0 wrapper.uut._zz_decode_LEGAL_INSTRUCTION_3 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:87.23-87.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2219 uext 1 629 0 wrapper.uut._zz_decode_LEGAL_INSTRUCTION_4 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:88.23-88.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2220 concat 95 642 639
2221 concat 196 687 2220
2222 concat 207 679 2221
2223 concat 30 647 2222
2224 concat 618 653 2223
2225 concat 293 660 2224
2226 concat 39 669 2225
2227 uext 39 2226 0 wrapper.uut._zz_decode_LEGAL_INSTRUCTION_5 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:89.23-89.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2228 const 23 00000000000000000110000001111111
2229 uext 23 2228 0 wrapper.uut._zz_decode_LEGAL_INSTRUCTION_6 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:90.23-90.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2230 slice 293 617 6 0
2231 concat 32 2206 2230
2232 slice 293 617 31 25
2233 concat 23 2232 2231
2234 uext 23 2233 0 wrapper.uut._zz_decode_LEGAL_INSTRUCTION_7 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:91.23-91.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2235 const 23 00000000000000000000000000110011
2236 uext 23 2235 0 wrapper.uut._zz_decode_LEGAL_INSTRUCTION_8 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:92.23-92.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2237 uext 1 679 0 wrapper.uut._zz_decode_LEGAL_INSTRUCTION_9 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:93.23-93.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2238 uext 1 5 0 wrapper.uut._zz_decode_RegFilePlugin_rs1Data ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:198.23-198.55|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2239 uext 1 5 0 wrapper.uut._zz_decode_RegFilePlugin_rs2Data ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:200.23-200.55|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2240 concat 95 2053 2171
2241 uext 95 2240 0 wrapper.uut._zz_decode_SHIFT_CTRL ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:252.23-252.44|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2242 uext 95 2240 0 wrapper.uut._zz_decode_SHIFT_CTRL_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:349.23-349.46|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2243 uext 95 2240 0 wrapper.uut._zz_decode_SHIFT_CTRL_2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:749.23-749.46|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2244 uext 23 1847 0 wrapper.uut._zz_decode_SRC1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:331.23-331.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2245 slice 30 617 19 15
2246 concat 23 757 2245
2247 slice 85 617 31 12
2248 concat 23 2247 84
2249 uext 95 5 1
2250 eq 1 2101 2249
2251 ite 23 2250 2248 2246
2252 eq 1 2101 101
2253 ite 23 2252 1582 2251
2254 redor 1 2101
2255 not 1 2254
2256 ite 23 2255 1847 2253
2257 uext 23 2256 0 wrapper.uut._zz_decode_SRC1_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:762.23-762.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2258 uext 95 2101 0 wrapper.uut._zz_decode_SRC1_CTRL ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:333.23-333.43|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2259 uext 95 2101 0 wrapper.uut._zz_decode_SRC1_CTRL_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:353.23-353.45|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2260 uext 95 2101 0 wrapper.uut._zz_decode_SRC1_CTRL_2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:745.23-745.45|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2261 uext 23 876 0 wrapper.uut._zz_decode_SRC2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:327.23-327.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2262 uext 23 1848 0 wrapper.uut._zz_decode_SRC2_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:328.23-328.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2263 slice 1 617 31 31
2264 uext 1 2263 0 wrapper.uut._zz_decode_SRC2_2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:763.23-763.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2265 slice 1 617 31 31
2266 slice 1 617 31 31
2267 concat 95 2266 2265
2268 slice 1 617 31 31
2269 concat 196 2268 2267
2270 slice 1 617 31 31
2271 concat 207 2270 2269
2272 slice 1 617 31 31
2273 concat 30 2272 2271
2274 slice 1 617 31 31
2275 concat 618 2274 2273
2276 slice 1 617 31 31
2277 concat 293 2276 2275
2278 slice 1 617 31 31
2279 concat 39 2278 2277
2280 slice 1 617 31 31
2281 concat 153 2280 2279
2282 slice 1 617 31 31
2283 concat 155 2282 2281
2284 slice 1 617 31 31
2285 concat 157 2284 2283
2286 slice 1 617 31 31
2287 concat 83 2286 2285
2288 slice 1 617 31 31
2289 concat 160 2288 2287
2290 slice 1 617 31 31
2291 concat 162 2290 2289
2292 slice 1 617 31 31
2293 concat 164 2292 2291
2294 slice 1 617 31 31
2295 concat 109 2294 2293
2296 slice 1 617 31 31
2297 concat 118 2296 2295
2298 slice 1 617 31 31
2299 concat 120 2298 2297
2300 slice 1 617 31 31
2301 concat 122 2300 2299
2302 slice 1 617 31 31
2303 concat 85 2302 2301
2304 uext 85 2303 0 wrapper.uut._zz_decode_SRC2_3 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:764.23-764.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2305 uext 1 2263 0 wrapper.uut._zz_decode_SRC2_4 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:765.23-765.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2306 uext 85 2303 0 wrapper.uut._zz_decode_SRC2_5 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:766.23-766.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2307 slice 30 617 11 7
2308 slice 293 617 31 25
2309 concat 83 2308 2307
2310 slice 1 617 31 31
2311 concat 160 2310 2309
2312 slice 1 617 31 31
2313 concat 162 2312 2311
2314 slice 1 617 31 31
2315 concat 164 2314 2313
2316 slice 1 617 31 31
2317 concat 109 2316 2315
2318 slice 1 617 31 31
2319 concat 118 2318 2317
2320 slice 1 617 31 31
2321 concat 120 2320 2319
2322 slice 1 617 31 31
2323 concat 122 2322 2321
2324 slice 1 617 31 31
2325 concat 85 2324 2323
2326 slice 1 617 31 31
2327 concat 125 2326 2325
2328 slice 1 617 31 31
2329 concat 127 2328 2327
2330 slice 1 617 31 31
2331 concat 129 2330 2329
2332 slice 1 617 31 31
2333 concat 131 2332 2331
2334 slice 1 617 31 31
2335 concat 32 2334 2333
2336 slice 1 617 31 31
2337 concat 134 2336 2335
2338 slice 1 617 31 31
2339 concat 136 2338 2337
2340 slice 1 617 31 31
2341 concat 138 2340 2339
2342 slice 1 617 31 31
2343 concat 140 2342 2341
2344 slice 1 617 31 31
2345 concat 142 2344 2343
2346 slice 1 617 31 31
2347 concat 144 2346 2345
2348 slice 1 617 31 31
2349 concat 23 2348 2347
2350 concat 95 1928 1922
2351 eq 1 2350 101
2352 ite 23 2351 2349 876
2353 slice 83 617 31 20
2354 slice 1 617 31 31
2355 concat 160 2354 2353
2356 slice 1 617 31 31
2357 concat 162 2356 2355
2358 slice 1 617 31 31
2359 concat 164 2358 2357
2360 slice 1 617 31 31
2361 concat 109 2360 2359
2362 slice 1 617 31 31
2363 concat 118 2362 2361
2364 slice 1 617 31 31
2365 concat 120 2364 2363
2366 slice 1 617 31 31
2367 concat 122 2366 2365
2368 slice 1 617 31 31
2369 concat 85 2368 2367
2370 slice 1 617 31 31
2371 concat 125 2370 2369
2372 slice 1 617 31 31
2373 concat 127 2372 2371
2374 slice 1 617 31 31
2375 concat 129 2374 2373
2376 slice 1 617 31 31
2377 concat 131 2376 2375
2378 slice 1 617 31 31
2379 concat 32 2378 2377
2380 slice 1 617 31 31
2381 concat 134 2380 2379
2382 slice 1 617 31 31
2383 concat 136 2382 2381
2384 slice 1 617 31 31
2385 concat 138 2384 2383
2386 slice 1 617 31 31
2387 concat 140 2386 2385
2388 slice 1 617 31 31
2389 concat 142 2388 2387
2390 slice 1 617 31 31
2391 concat 144 2390 2389
2392 slice 1 617 31 31
2393 concat 23 2392 2391
2394 uext 95 5 1
2395 eq 1 2350 2394
2396 ite 23 2395 2393 2352
2397 redor 1 2350
2398 not 1 2397
2399 ite 23 2398 1848 2396
2400 uext 23 2399 0 wrapper.uut._zz_decode_SRC2_6 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:767.23-767.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2401 uext 95 2350 0 wrapper.uut._zz_decode_SRC2_CTRL ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:330.23-330.43|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2402 uext 95 2350 0 wrapper.uut._zz_decode_SRC2_CTRL_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:351.23-351.45|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2403 uext 95 2350 0 wrapper.uut._zz_decode_SRC2_CTRL_2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:747.23-747.45|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2404 uext 95 2152 0 wrapper.uut._zz_decode_to_execute_ALU_BITWISE_CTRL ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:257.23-257.61|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2405 uext 95 2152 0 wrapper.uut._zz_decode_to_execute_ALU_BITWISE_CTRL_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:258.23-258.63|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2406 uext 95 2156 0 wrapper.uut._zz_decode_to_execute_ALU_CTRL ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:269.23-269.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2407 uext 95 2156 0 wrapper.uut._zz_decode_to_execute_ALU_CTRL_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:270.23-270.55|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2408 uext 95 2166 0 wrapper.uut._zz_decode_to_execute_BRANCH_CTRL ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:247.23-247.56|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2409 uext 95 2166 0 wrapper.uut._zz_decode_to_execute_BRANCH_CTRL_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:248.23-248.58|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2410 uext 95 2240 0 wrapper.uut._zz_decode_to_execute_SHIFT_CTRL ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:253.23-253.55|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2411 uext 95 2240 0 wrapper.uut._zz_decode_to_execute_SHIFT_CTRL_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:254.23-254.57|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2412 state 95 wrapper.uut.decode_to_execute_ALU_BITWISE_CTRL
2413 uext 95 2412 0 wrapper.uut._zz_execute_ALU_BITWISE_CTRL ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:343.23-343.51|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2414 state 95 wrapper.uut.decode_to_execute_ALU_CTRL
2415 uext 95 2414 0 wrapper.uut._zz_execute_ALU_CTRL ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:339.23-339.43|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2416 state 95 wrapper.uut.decode_to_execute_BRANCH_CTRL
2417 uext 95 2416 0 wrapper.uut._zz_execute_BRANCH_CTRL ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:309.23-309.46|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2418 not 1 2147
2419 slice 1 468 12 12
2420 slice 1 468 14 14
2421 concat 95 2420 2419
2422 eq 1 2421 97
2423 ite 1 2422 2418 2147
2424 eq 1 451 452
2425 not 1 2424
2426 slice 196 468 14 12
2427 uext 196 5 2
2428 eq 1 2426 2427
2429 ite 1 2428 2425 2423
2430 redor 1 2426
2431 not 1 2430
2432 ite 1 2431 2424 2429
2433 uext 1 2432 0 wrapper.uut._zz_execute_BRANCH_DO ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:801.23-801.44|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2434 eq 1 2416 97
2435 eq 1 2416 101
2436 concat 95 2435 2434
2437 redor 1 2436
2438 ite 1 2437 5 2432
2439 redor 1 2416
2440 not 1 2439
2441 ite 1 2440 6 2438
2442 uext 1 2441 0 wrapper.uut._zz_execute_BRANCH_DO_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:802.23-802.46|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2443 slice 1 468 31 31
2444 uext 1 2443 0 wrapper.uut._zz_execute_BRANCH_SRC22 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:804.23-804.47|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2445 slice 1 468 31 31
2446 slice 1 468 31 31
2447 concat 95 2446 2445
2448 slice 1 468 31 31
2449 concat 196 2448 2447
2450 slice 1 468 31 31
2451 concat 207 2450 2449
2452 slice 1 468 31 31
2453 concat 30 2452 2451
2454 slice 1 468 31 31
2455 concat 618 2454 2453
2456 slice 1 468 31 31
2457 concat 293 2456 2455
2458 slice 1 468 31 31
2459 concat 39 2458 2457
2460 slice 1 468 31 31
2461 concat 153 2460 2459
2462 slice 1 468 31 31
2463 concat 155 2462 2461
2464 slice 1 468 31 31
2465 concat 157 2464 2463
2466 uext 157 2465 0 wrapper.uut._zz_execute_BRANCH_SRC22_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:805.23-805.49|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2467 uext 1 2443 0 wrapper.uut._zz_execute_BRANCH_SRC22_2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:806.23-806.49|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2468 slice 1 468 31 31
2469 slice 1 468 31 31
2470 concat 95 2469 2468
2471 slice 1 468 31 31
2472 concat 196 2471 2470
2473 slice 1 468 31 31
2474 concat 207 2473 2472
2475 slice 1 468 31 31
2476 concat 30 2475 2474
2477 slice 1 468 31 31
2478 concat 618 2477 2476
2479 slice 1 468 31 31
2480 concat 293 2479 2478
2481 slice 1 468 31 31
2482 concat 39 2481 2480
2483 slice 1 468 31 31
2484 concat 153 2483 2482
2485 slice 1 468 31 31
2486 concat 155 2485 2484
2487 slice 1 468 31 31
2488 concat 157 2487 2486
2489 slice 1 468 31 31
2490 concat 83 2489 2488
2491 slice 1 468 31 31
2492 concat 160 2491 2490
2493 slice 1 468 31 31
2494 concat 162 2493 2492
2495 slice 1 468 31 31
2496 concat 164 2495 2494
2497 slice 1 468 31 31
2498 concat 109 2497 2496
2499 slice 1 468 31 31
2500 concat 118 2499 2498
2501 slice 1 468 31 31
2502 concat 120 2501 2500
2503 slice 1 468 31 31
2504 concat 122 2503 2502
2505 slice 1 468 31 31
2506 concat 85 2505 2504
2507 uext 85 2506 0 wrapper.uut._zz_execute_BRANCH_SRC22_3 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:807.23-807.49|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2508 uext 1 2443 0 wrapper.uut._zz_execute_BRANCH_SRC22_4 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:808.23-808.49|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2509 slice 1 468 31 31
2510 slice 1 468 31 31
2511 concat 95 2510 2509
2512 slice 1 468 31 31
2513 concat 196 2512 2511
2514 slice 1 468 31 31
2515 concat 207 2514 2513
2516 slice 1 468 31 31
2517 concat 30 2516 2515
2518 slice 1 468 31 31
2519 concat 618 2518 2517
2520 slice 1 468 31 31
2521 concat 293 2520 2519
2522 slice 1 468 31 31
2523 concat 39 2522 2521
2524 slice 1 468 31 31
2525 concat 153 2524 2523
2526 slice 1 468 31 31
2527 concat 155 2526 2525
2528 slice 1 468 31 31
2529 concat 157 2528 2527
2530 slice 1 468 31 31
2531 concat 83 2530 2529
2532 slice 1 468 31 31
2533 concat 160 2532 2531
2534 slice 1 468 31 31
2535 concat 162 2534 2533
2536 slice 1 468 31 31
2537 concat 164 2536 2535
2538 slice 1 468 31 31
2539 concat 109 2538 2537
2540 slice 1 468 31 31
2541 concat 118 2540 2539
2542 slice 1 468 31 31
2543 concat 120 2542 2541
2544 slice 1 468 31 31
2545 concat 122 2544 2543
2546 uext 122 2545 0 wrapper.uut._zz_execute_BRANCH_SRC22_5 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:809.23-809.49|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2547 slice 207 468 11 8
2548 concat 30 2547 6
2549 slice 618 468 30 25
2550 concat 157 2549 2548
2551 slice 1 468 7 7
2552 concat 83 2551 2550
2553 slice 1 468 31 31
2554 concat 160 2553 2552
2555 slice 1 468 31 31
2556 concat 162 2555 2554
2557 slice 1 468 31 31
2558 concat 164 2557 2556
2559 slice 1 468 31 31
2560 concat 109 2559 2558
2561 slice 1 468 31 31
2562 concat 118 2561 2560
2563 slice 1 468 31 31
2564 concat 120 2563 2562
2565 slice 1 468 31 31
2566 concat 122 2565 2564
2567 slice 1 468 31 31
2568 concat 85 2567 2566
2569 slice 83 468 31 20
2570 slice 1 468 31 31
2571 concat 160 2570 2569
2572 slice 1 468 31 31
2573 concat 162 2572 2571
2574 slice 1 468 31 31
2575 concat 164 2574 2573
2576 slice 1 468 31 31
2577 concat 109 2576 2575
2578 slice 1 468 31 31
2579 concat 118 2578 2577
2580 slice 1 468 31 31
2581 concat 120 2580 2579
2582 slice 1 468 31 31
2583 concat 122 2582 2581
2584 slice 1 468 31 31
2585 concat 85 2584 2583
2586 ite 85 2434 2585 2568
2587 slice 155 468 30 21
2588 concat 157 2587 6
2589 slice 1 468 20 20
2590 concat 83 2589 2588
2591 slice 39 468 19 12
2592 concat 85 2591 2590
2593 ite 85 2435 2592 2586
2594 slice 1 468 31 31
2595 concat 125 2594 2593
2596 slice 1 468 31 31
2597 concat 127 2596 2595
2598 slice 1 468 31 31
2599 concat 129 2598 2597
2600 slice 1 468 31 31
2601 concat 131 2600 2599
2602 slice 1 468 31 31
2603 concat 32 2602 2601
2604 slice 1 468 31 31
2605 concat 134 2604 2603
2606 slice 1 468 31 31
2607 concat 136 2606 2605
2608 slice 1 468 31 31
2609 concat 138 2608 2607
2610 slice 1 468 31 31
2611 concat 140 2610 2609
2612 slice 1 468 31 31
2613 concat 142 2612 2611
2614 slice 1 468 31 31
2615 concat 144 2614 2613
2616 slice 1 468 31 31
2617 concat 23 2616 2615
2618 uext 23 2617 0 wrapper.uut._zz_execute_BRANCH_SRC22_6 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:810.23-810.49|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2619 const 207 0011
2620 ite 207 471 2619 651
2621 ite 207 481 1315 2620
2622 uext 207 2621 0 wrapper.uut._zz_execute_DBusSimplePlugin_formalMask ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:728.23-728.62|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2623 slice 1 451 31 31
2624 slice 1 451 30 30
2625 concat 95 2624 2623
2626 slice 1 451 29 29
2627 concat 196 2626 2625
2628 slice 1 451 28 28
2629 concat 207 2628 2627
2630 slice 1 451 27 27
2631 concat 30 2630 2629
2632 slice 1 451 26 26
2633 concat 618 2632 2631
2634 slice 1 451 25 25
2635 concat 293 2634 2633
2636 slice 1 451 24 24
2637 concat 39 2636 2635
2638 slice 1 451 23 23
2639 concat 153 2638 2637
2640 slice 1 451 22 22
2641 concat 155 2640 2639
2642 slice 1 451 21 21
2643 concat 157 2642 2641
2644 slice 1 451 20 20
2645 concat 83 2644 2643
2646 slice 1 451 19 19
2647 concat 160 2646 2645
2648 slice 1 451 18 18
2649 concat 162 2648 2647
2650 slice 1 451 17 17
2651 concat 164 2650 2649
2652 slice 1 451 16 16
2653 concat 109 2652 2651
2654 slice 1 451 15 15
2655 concat 118 2654 2653
2656 slice 1 451 14 14
2657 concat 120 2656 2655
2658 slice 1 451 13 13
2659 concat 122 2658 2657
2660 slice 1 451 12 12
2661 concat 85 2660 2659
2662 slice 1 451 11 11
2663 concat 125 2662 2661
2664 slice 1 451 10 10
2665 concat 127 2664 2663
2666 slice 1 451 9 9
2667 concat 129 2666 2665
2668 slice 1 451 8 8
2669 concat 131 2668 2667
2670 slice 1 451 7 7
2671 concat 32 2670 2669
2672 slice 1 451 6 6
2673 concat 134 2672 2671
2674 slice 1 451 5 5
2675 concat 136 2674 2673
2676 slice 1 451 4 4
2677 concat 138 2676 2675
2678 slice 1 451 3 3
2679 concat 140 2678 2677
2680 slice 1 451 2 2
2681 concat 142 2680 2679
2682 slice 1 451 1 1
2683 concat 144 2682 2681
2684 slice 1 451 0 0
2685 concat 23 2684 2683
2686 uext 23 2685 0 wrapper.uut._zz_execute_FullBarrelShifterPlugin_reversed ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:771.23-771.67|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2687 state 1 wrapper.uut.decode_to_execute_IS_RVC
2688 ite 196 2687 877 197
2689 concat 23 750 2688
2690 uext 23 2689 0 wrapper.uut._zz_execute_NEXT_PC2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:79.23-79.43|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2691 uext 196 2688 0 wrapper.uut._zz_execute_NEXT_PC2_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:80.23-80.45|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2692 concat 23 458 2147
2693 uext 95 5 1
2694 eq 1 2414 2693
2695 ite 23 2694 2692 462
2696 xor 23 451 452
2697 or 23 451 452
2698 uext 95 5 1
2699 eq 1 2412 2698
2700 ite 23 2699 2697 2696
2701 and 23 451 452
2702 eq 1 2412 101
2703 ite 23 2702 2701 2700
2704 eq 1 2414 101
2705 ite 23 2704 2703 2695
2706 uext 23 2705 0 wrapper.uut._zz_execute_REGFILE_WRITE_DATA ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:761.23-761.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2707 state 95 wrapper.uut.decode_to_execute_SHIFT_CTRL
2708 uext 95 2707 0 wrapper.uut._zz_execute_SHIFT_CTRL ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:323.23-323.45|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2709 uext 95 5 1
2710 eq 1 2707 2709
2711 ite 23 2710 2685 451
2712 eq 1 2707 97
2713 slice 1 2711 31 31
2714 and 1 2712 2713
2715 concat 589 2714 2711
2716 slice 30 452 4 0
2717 uext 589 2716 28
2718 sra 589 2715 2717
2719 slice 23 2718 31 0
2720 uext 23 2719 0 wrapper.uut._zz_execute_SHIFT_RIGHT ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:81.23-81.46|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2721 input 1
2722 concat 589 2721 2719
2723 uext 589 2722 0 wrapper.uut._zz_execute_SHIFT_RIGHT_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:82.23-82.48|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2724 uext 589 2715 0 wrapper.uut._zz_execute_SHIFT_RIGHT_2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:83.23-83.48|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2725 uext 23 460 0 wrapper.uut._zz_execute_SrcPlugin_addSub ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:205.23-205.51|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2726 uext 23 456 0 wrapper.uut._zz_execute_SrcPlugin_addSub_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:206.23-206.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2727 uext 23 451 0 wrapper.uut._zz_execute_SrcPlugin_addSub_2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:207.23-207.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2728 uext 23 455 0 wrapper.uut._zz_execute_SrcPlugin_addSub_3 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:208.23-208.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2729 uext 23 459 0 wrapper.uut._zz_execute_SrcPlugin_addSub_4 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:209.23-209.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2730 const 23 00000000000000000000000000000001
2731 uext 23 2730 0 wrapper.uut._zz_execute_SrcPlugin_addSub_5 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:210.23-210.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2732 uext 23 24 0 wrapper.uut._zz_execute_SrcPlugin_addSub_6 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:211.23-211.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2733 uext 95 2707 0 wrapper.uut._zz_execute_to_memory_SHIFT_CTRL ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:249.23-249.55|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2734 uext 95 2707 0 wrapper.uut._zz_execute_to_memory_SHIFT_CTRL_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:250.23-250.57|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2735 state 95 wrapper.uut.execute_to_memory_SHIFT_CTRL
2736 uext 95 2735 0 wrapper.uut._zz_memory_SHIFT_CTRL ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:321.23-321.44|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2737 state 23 wrapper.uut.execute_to_memory_FORMAL_PC_NEXT
2738 ite 23 520 608 2737
2739 uext 23 2738 0 wrapper.uut._zz_memory_to_writeBack_FORMAL_PC_NEXT ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:376.23-376.61|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2740 state 23 wrapper.uut.execute_to_memory_SHIFT_RIGHT
2741 eq 1 2735 101
2742 eq 1 2735 97
2743 concat 95 2742 2741
2744 redor 1 2743
2745 ite 23 2744 2740 859
2746 slice 1 2740 31 31
2747 slice 1 2740 30 30
2748 concat 95 2747 2746
2749 slice 1 2740 29 29
2750 concat 196 2749 2748
2751 slice 1 2740 28 28
2752 concat 207 2751 2750
2753 slice 1 2740 27 27
2754 concat 30 2753 2752
2755 slice 1 2740 26 26
2756 concat 618 2755 2754
2757 slice 1 2740 25 25
2758 concat 293 2757 2756
2759 slice 1 2740 24 24
2760 concat 39 2759 2758
2761 slice 1 2740 23 23
2762 concat 153 2761 2760
2763 slice 1 2740 22 22
2764 concat 155 2763 2762
2765 slice 1 2740 21 21
2766 concat 157 2765 2764
2767 slice 1 2740 20 20
2768 concat 83 2767 2766
2769 slice 1 2740 19 19
2770 concat 160 2769 2768
2771 slice 1 2740 18 18
2772 concat 162 2771 2770
2773 slice 1 2740 17 17
2774 concat 164 2773 2772
2775 slice 1 2740 16 16
2776 concat 109 2775 2774
2777 slice 1 2740 15 15
2778 concat 118 2777 2776
2779 slice 1 2740 14 14
2780 concat 120 2779 2778
2781 slice 1 2740 13 13
2782 concat 122 2781 2780
2783 slice 1 2740 12 12
2784 concat 85 2783 2782
2785 slice 1 2740 11 11
2786 concat 125 2785 2784
2787 slice 1 2740 10 10
2788 concat 127 2787 2786
2789 slice 1 2740 9 9
2790 concat 129 2789 2788
2791 slice 1 2740 8 8
2792 concat 131 2791 2790
2793 slice 1 2740 7 7
2794 concat 32 2793 2792
2795 slice 1 2740 6 6
2796 concat 134 2795 2794
2797 slice 1 2740 5 5
2798 concat 136 2797 2796
2799 slice 1 2740 4 4
2800 concat 138 2799 2798
2801 slice 1 2740 3 3
2802 concat 140 2801 2800
2803 slice 1 2740 2 2
2804 concat 142 2803 2802
2805 slice 1 2740 1 1
2806 concat 144 2805 2804
2807 slice 1 2740 0 0
2808 concat 23 2807 2806
2809 uext 95 5 1
2810 eq 1 2735 2809
2811 ite 23 2810 2808 2745
2812 ite 23 494 2811 859
2813 uext 23 2812 0 wrapper.uut._zz_memory_to_writeBack_REGFILE_WRITE_DATA ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:319.23-319.65|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2814 uext 23 2808 0 wrapper.uut._zz_memory_to_writeBack_REGFILE_WRITE_DATA_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:773.23-773.67|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2815 uext 1 74 0 wrapper.uut._zz_rvfi_rd_addr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:386.23-386.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2816 uext 23 189 0 wrapper.uut._zz_rvfi_rd_wdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:385.23-385.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2817 input 293
2818 concat 23 2817 33
2819 uext 23 2818 0 wrapper.uut._zz_rvfi_rs1_addr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:388.23-388.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2820 uext 1 26 0 wrapper.uut._zz_rvfi_rs1_addr_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:389.23-389.42|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2821 uext 1 56 0 wrapper.uut._zz_rvfi_rs2_addr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:387.23-387.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2822 state 1 wrapper.uut.memory_to_writeBack_FORMAL_HALT
2823 uext 1 2822 0 wrapper.uut._zz_when_FormalPlugin_l114 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:381.23-381.49|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2824 state 1 wrapper.uut.execute_to_memory_FORMAL_HALT
2825 ite 1 497 5 2824
2826 uext 1 2825 0 wrapper.uut._zz_when_FormalPlugin_l114_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:382.23-382.51|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2827 state 1 wrapper.uut.decode_to_execute_FORMAL_HALT
2828 ite 1 521 6 2827
2829 uext 1 2828 0 wrapper.uut._zz_when_FormalPlugin_l114_2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:383.23-383.51|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2830 ite 1 521 6 726
2831 uext 1 2830 0 wrapper.uut._zz_when_FormalPlugin_l114_3 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:384.23-384.51|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2832 uext 1 152 0 wrapper.uut._zz_writeBack_DBusSimplePlugin_rspFormated ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:734.23-734.65|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2833 uext 23 182 0 wrapper.uut._zz_writeBack_DBusSimplePlugin_rspFormated_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:735.23-735.67|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2834 uext 1 116 0 wrapper.uut._zz_writeBack_DBusSimplePlugin_rspFormated_2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:736.23-736.67|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2835 uext 23 146 0 wrapper.uut._zz_writeBack_DBusSimplePlugin_rspFormated_3 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:737.23-737.67|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2836 uext 1 3 0 wrapper.uut.clk ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:44.23-44.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2837 uext 23 462 0 wrapper.uut.dBus_cmd_payload_address ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:38.23-38.47|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2838 uext 23 482 0 wrapper.uut.dBus_cmd_payload_data ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:39.23-39.44|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2839 uext 95 469 0 wrapper.uut.dBus_cmd_payload_size ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:40.23-40.44|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2840 uext 1 485 0 wrapper.uut.dBus_cmd_payload_wr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:37.23-37.42|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2841 uext 1 487 0 wrapper.uut.dBus_cmd_ready ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:36.23-36.37|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2842 uext 1 533 0 wrapper.uut.dBus_cmd_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:35.23-35.37|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2843 uext 23 535 0 wrapper.uut.dBus_rsp_data ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:43.23-43.36|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2844 uext 1 6 0 wrapper.uut.dBus_rsp_error ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:42.23-42.37|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2845 uext 1 502 0 wrapper.uut.dBus_rsp_ready ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:41.23-41.37|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2846 uext 23 617 0 wrapper.uut.decodeExceptionPort_payload_badAddr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:456.23-456.58|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2847 const 207 0010
2848 uext 207 2847 0 wrapper.uut.decodeExceptionPort_payload_code ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:455.23-455.55|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2849 uext 1 725 0 wrapper.uut.decodeExceptionPort_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:454.23-454.48|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2850 uext 95 2152 0 wrapper.uut.decode_ALU_BITWISE_CTRL ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:255.23-255.46|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2851 uext 95 2156 0 wrapper.uut.decode_ALU_CTRL ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:267.23-267.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2852 uext 95 2166 0 wrapper.uut.decode_BRANCH_CTRL ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:245.23-245.41|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2853 uext 1 2017 0 wrapper.uut.decode_BYPASSABLE_EXECUTE_STAGE ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:266.23-266.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2854 uext 1 2015 0 wrapper.uut.decode_BYPASSABLE_MEMORY_STAGE ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:265.23-265.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2855 uext 1 6 0 wrapper.uut.decode_FORMAL_HALT ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:298.23-298.41|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2856 uext 23 1438 0 wrapper.uut.decode_FORMAL_INSTRUCTION ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:294.23-294.48|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2857 uext 23 2201 0 wrapper.uut.decode_FORMAL_PC_NEXT ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:290.23-290.44|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2858 uext 23 617 0 wrapper.uut.decode_INSTRUCTION ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:379.23-379.41|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2859 ite 23 794 617 1361
2860 uext 23 2859 0 wrapper.uut.decode_INSTRUCTION_ANTICIPATED ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:345.23-345.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2861 uext 1 878 0 wrapper.uut.decode_IS_RVC ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:380.23-380.36|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2862 uext 1 723 0 wrapper.uut.decode_LEGAL_INSTRUCTION ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:347.23-347.47|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2863 uext 1 1900 0 wrapper.uut.decode_MEMORY_ENABLE ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:274.23-274.43|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2864 uext 1 2013 0 wrapper.uut.decode_MEMORY_STORE ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:263.23-263.42|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2865 uext 23 876 0 wrapper.uut.decode_PC ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:377.23-377.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2866 uext 1 889 0 wrapper.uut.decode_PREDICTION_CONTEXT_hazard ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:281.23-281.55|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2867 uext 1 887 0 wrapper.uut.decode_PREDICTION_CONTEXT_hit ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:282.23-282.52|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2868 uext 95 885 0 wrapper.uut.decode_PREDICTION_CONTEXT_line_branchWish ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:284.23-284.64|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2869 uext 23 883 0 wrapper.uut.decode_PREDICTION_CONTEXT_line_target ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:286.23-286.60|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2870 slice 30 617 11 7
2871 redor 1 2870
2872 not 1 2871
2873 ite 1 2872 6 1948
2874 uext 1 2873 0 wrapper.uut.decode_REGFILE_WRITE_VALID ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:346.23-346.49|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2875 uext 23 1847 0 wrapper.uut.decode_RS1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:244.23-244.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2876 uext 1 764 0 wrapper.uut.decode_RS1_USE ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:311.23-311.37|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2877 uext 23 1848 0 wrapper.uut.decode_RS2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:241.23-241.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2878 uext 1 782 0 wrapper.uut.decode_RS2_USE ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:310.23-310.37|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2879 slice 30 2859 19 15
2880 uext 30 2879 0 wrapper.uut.decode_RegFilePlugin_regFileReadAddress1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:752.23-752.63|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2881 slice 30 2859 24 20
2882 uext 30 2881 0 wrapper.uut.decode_RegFilePlugin_regFileReadAddress2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:753.23-753.63|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2883 uext 23 1847 0 wrapper.uut.decode_RegFilePlugin_rs1Data ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:754.23-754.51|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2884 uext 23 1848 0 wrapper.uut.decode_RegFilePlugin_rs2Data ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:755.23-755.51|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2885 uext 95 2240 0 wrapper.uut.decode_SHIFT_CTRL ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:251.23-251.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2886 uext 23 2256 0 wrapper.uut.decode_SRC1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:237.23-237.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2887 uext 95 2101 0 wrapper.uut.decode_SRC1_CTRL ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:332.23-332.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2888 uext 23 2399 0 wrapper.uut.decode_SRC2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:236.23-236.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2889 uext 95 2350 0 wrapper.uut.decode_SRC2_CTRL ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:329.23-329.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2890 not 1 1891
2891 and 1 2113 2890
2892 uext 1 2891 0 wrapper.uut.decode_SRC2_FORCE_ZERO ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:238.23-238.45|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2893 uext 1 2113 0 wrapper.uut.decode_SRC_ADD_ZERO ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:335.23-335.42|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2894 uext 1 1961 0 wrapper.uut.decode_SRC_LESS_UNSIGNED ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:259.23-259.47|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2895 uext 1 1891 0 wrapper.uut.decode_SRC_USE_SUB_LESS ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:334.23-334.46|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2896 uext 1 6 0 wrapper.uut.decode_arbitration_flushIt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:395.23-395.49|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2897 uext 1 6 0 wrapper.uut.decode_arbitration_flushNext ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:396.23-396.51|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2898 uext 1 786 0 wrapper.uut.decode_arbitration_haltByOther ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:393.23-393.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2899 uext 1 726 0 wrapper.uut.decode_arbitration_haltItself ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:392.23-392.52|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2900 ite 1 521 5 6
2901 not 1 2900
2902 and 1 892 2901
2903 uext 1 2902 0 wrapper.uut.decode_arbitration_isFiring ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:402.23-402.50|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2904 uext 1 521 0 wrapper.uut.decode_arbitration_isFlushed ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:400.23-400.51|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2905 uext 1 794 0 wrapper.uut.decode_arbitration_isStuck ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:398.23-398.49|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2906 uext 1 793 0 wrapper.uut.decode_arbitration_isStuckByOthers ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:399.23-399.57|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2907 uext 1 616 0 wrapper.uut.decode_arbitration_isValid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:397.23-397.49|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2908 uext 1 2900 0 wrapper.uut.decode_arbitration_removeIt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:394.23-394.50|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2909 state 23 wrapper.uut.decode_to_execute_FORMAL_INSTRUCTION
2910 state 23 wrapper.uut.decode_to_execute_FORMAL_PC_NEXT
2911 state 23 wrapper.uut.decode_to_execute_PC
2912 state 1 wrapper.uut.decode_to_execute_PREDICTION_CONTEXT_hazard
2913 state 1 wrapper.uut.decode_to_execute_PREDICTION_CONTEXT_hit
2914 state 95 wrapper.uut.decode_to_execute_PREDICTION_CONTEXT_line_branchWish
2915 state 23 wrapper.uut.decode_to_execute_RS1
2916 state 1 wrapper.uut.decode_to_execute_RS1_USE
2917 state 1 wrapper.uut.decode_to_execute_RS2_USE
2918 uext 1 530 0 wrapper.uut.execute_ALIGNEMENT_FAULT ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:366.23-366.47|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2919 uext 95 2412 0 wrapper.uut.execute_ALU_BITWISE_CTRL ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:342.23-342.47|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2920 uext 95 2414 0 wrapper.uut.execute_ALU_CTRL ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:338.23-338.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2921 ite 23 2434 2915 2911
2922 add 23 2921 2617
2923 slice 144 2922 31 1
2924 concat 23 2923 6
2925 uext 23 2924 0 wrapper.uut.execute_BRANCH_CALC ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:303.23-303.42|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2926 uext 95 2416 0 wrapper.uut.execute_BRANCH_CTRL ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:308.23-308.42|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2927 uext 1 2441 0 wrapper.uut.execute_BRANCH_DO ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:218.23-218.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2928 uext 23 2617 0 wrapper.uut.execute_BRANCH_SRC22 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:305.23-305.43|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2929 uext 23 2922 0 wrapper.uut.execute_BranchPlugin_branchAdder ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:811.23-811.55|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2930 uext 23 2921 0 wrapper.uut.execute_BranchPlugin_branch_src1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:803.23-803.55|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2931 uext 1 2424 0 wrapper.uut.execute_BranchPlugin_eq ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:799.23-799.46|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2932 uext 207 525 2
2933 sll 207 2621 2932
2934 uext 207 2933 0 wrapper.uut.execute_DBusSimplePlugin_formalMask ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:729.23-729.58|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2935 uext 1 531 0 wrapper.uut.execute_DBusSimplePlugin_skipCmd ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:725.23-725.55|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2936 uext 1 2827 0 wrapper.uut.execute_FORMAL_HALT ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:297.23-297.42|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2937 uext 23 2909 0 wrapper.uut.execute_FORMAL_INSTRUCTION ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:293.23-293.49|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2938 slice 142 462 31 2
2939 concat 23 2938 372
2940 uext 23 2939 0 wrapper.uut.execute_FORMAL_MEM_ADDR ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:233.23-233.46|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2941 not 1 485
2942 and 1 533 2941
2943 ite 207 2942 2933 357
2944 uext 207 2943 0 wrapper.uut.execute_FORMAL_MEM_RMASK ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:227.23-227.47|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2945 uext 23 482 0 wrapper.uut.execute_FORMAL_MEM_WDATA ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:224.23-224.47|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2946 and 1 533 485
2947 ite 207 2946 2933 357
2948 uext 207 2947 0 wrapper.uut.execute_FORMAL_MEM_WMASK ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:230.23-230.47|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2949 uext 23 2910 0 wrapper.uut.execute_FORMAL_PC_NEXT ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:289.23-289.45|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2950 uext 30 2716 0 wrapper.uut.execute_FullBarrelShifterPlugin_amplitude ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:770.23-770.64|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2951 uext 23 2711 0 wrapper.uut.execute_FullBarrelShifterPlugin_reversed ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:772.23-772.63|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2952 uext 23 468 0 wrapper.uut.execute_INSTRUCTION ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:363.23-363.42|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2953 uext 1 2687 0 wrapper.uut.execute_IS_RVC ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:304.23-304.37|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2954 uext 23 2703 0 wrapper.uut.execute_IntAluPlugin_bitwise ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:760.23-760.51|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2955 uext 95 525 0 wrapper.uut.execute_MEMORY_ADDRESS_LOW ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:235.23-235.49|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2956 uext 1 490 0 wrapper.uut.execute_MEMORY_ENABLE ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:365.23-365.44|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2957 uext 1 485 0 wrapper.uut.execute_MEMORY_STORE ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:364.23-364.43|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2958 uext 23 2688 29
2959 add 23 2911 2958
2960 uext 23 2959 0 wrapper.uut.execute_NEXT_PC2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:217.23-217.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2961 uext 23 2911 0 wrapper.uut.execute_PC ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:306.23-306.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2962 uext 1 2912 0 wrapper.uut.execute_PREDICTION_CONTEXT_hazard ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:275.23-275.56|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2963 uext 1 2913 0 wrapper.uut.execute_PREDICTION_CONTEXT_hit ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:276.23-276.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2964 uext 95 2914 0 wrapper.uut.execute_PREDICTION_CONTEXT_line_branchWish ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:278.23-278.65|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2965 uext 23 2705 0 wrapper.uut.execute_REGFILE_WRITE_DATA ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:221.23-221.49|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2966 uext 1 747 0 wrapper.uut.execute_REGFILE_WRITE_VALID ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:312.23-312.50|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2967 uext 23 2915 0 wrapper.uut.execute_RS1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:307.23-307.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2968 uext 1 2916 0 wrapper.uut.execute_RS1_USE ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:273.23-273.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2969 uext 23 464 0 wrapper.uut.execute_RS2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:362.23-362.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2970 uext 1 2917 0 wrapper.uut.execute_RS2_USE ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:262.23-262.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2971 uext 95 2707 0 wrapper.uut.execute_SHIFT_CTRL ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:322.23-322.41|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2972 uext 23 2719 0 wrapper.uut.execute_SHIFT_RIGHT ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:219.23-219.42|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2973 uext 23 451 0 wrapper.uut.execute_SRC1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:341.23-341.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2974 uext 23 452 0 wrapper.uut.execute_SRC2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:340.23-340.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2975 uext 1 461 0 wrapper.uut.execute_SRC2_FORCE_ZERO ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:325.23-325.46|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2976 uext 23 462 0 wrapper.uut.execute_SRC_ADD ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:361.23-361.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2977 uext 23 462 0 wrapper.uut.execute_SRC_ADD_SUB ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:336.23-336.42|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2978 uext 1 2147 0 wrapper.uut.execute_SRC_LESS ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:337.23-337.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2979 uext 1 2143 0 wrapper.uut.execute_SRC_LESS_UNSIGNED ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:324.23-324.48|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2980 uext 1 454 0 wrapper.uut.execute_SRC_USE_SUB_LESS ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:326.23-326.47|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2981 uext 23 462 0 wrapper.uut.execute_SrcPlugin_addSub ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:768.23-768.47|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2982 uext 1 2147 0 wrapper.uut.execute_SrcPlugin_less ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:769.23-769.45|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2983 neq 1 876 2924
2984 uext 1 2983 0 wrapper.uut.execute_TARGET_MISSMATCH2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:216.23-216.48|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2985 uext 1 6 0 wrapper.uut.execute_arbitration_flushIt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:406.23-406.50|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2986 uext 1 6 0 wrapper.uut.execute_arbitration_flushNext ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:407.23-407.52|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2987 uext 1 6 0 wrapper.uut.execute_arbitration_haltByOther ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:404.23-404.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2988 uext 1 790 0 wrapper.uut.execute_arbitration_haltItself ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:403.23-403.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2989 uext 1 521 0 wrapper.uut.execute_arbitration_isFlushed ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:411.23-411.52|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2990 uext 1 791 0 wrapper.uut.execute_arbitration_isStuck ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:409.23-409.50|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2991 uext 1 505 0 wrapper.uut.execute_arbitration_isStuckByOthers ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:410.23-410.58|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2992 uext 1 2900 0 wrapper.uut.execute_arbitration_removeIt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:405.23-405.51|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
2993 state 23 wrapper.uut.execute_to_memory_FORMAL_INSTRUCTION
2994 state 23 wrapper.uut.execute_to_memory_FORMAL_MEM_ADDR
2995 state 207 wrapper.uut.execute_to_memory_FORMAL_MEM_RMASK
2996 state 23 wrapper.uut.execute_to_memory_FORMAL_MEM_WDATA
2997 state 207 wrapper.uut.execute_to_memory_FORMAL_MEM_WMASK
2998 state 95 wrapper.uut.execute_to_memory_MEMORY_ADDRESS_LOW
2999 state 23 wrapper.uut.execute_to_memory_RS1
3000 state 1 wrapper.uut.execute_to_memory_RS1_USE
3001 state 23 wrapper.uut.execute_to_memory_RS2
3002 state 1 wrapper.uut.execute_to_memory_RS2_USE
3003 uext 23 611 0 wrapper.uut.iBus_cmd_payload_pc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:31.23-31.42|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3004 uext 1 613 0 wrapper.uut.iBus_cmd_ready ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:30.23-30.37|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3005 uext 1 829 0 wrapper.uut.iBus_cmd_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:29.23-29.37|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3006 uext 1 6 0 wrapper.uut.iBus_rsp_payload_error ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:33.23-33.45|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3007 uext 23 588 0 wrapper.uut.iBus_rsp_payload_inst ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:34.23-34.44|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3008 uext 1 6 0 wrapper.uut.iBus_rsp_toStream_payload_error ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:705.23-705.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3009 uext 23 588 0 wrapper.uut.iBus_rsp_toStream_payload_inst ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:706.23-706.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3010 uext 1 1546 0 wrapper.uut.iBus_rsp_toStream_ready ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:704.23-704.46|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3011 uext 1 576 0 wrapper.uut.iBus_rsp_toStream_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:703.23-703.46|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3012 uext 1 576 0 wrapper.uut.iBus_rsp_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:32.23-32.37|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3013 uext 23 2818 0 wrapper.uut.lastStageInstruction ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:436.23-436.43|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3014 uext 1 186 0 wrapper.uut.lastStageIsFiring ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:439.23-439.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3015 uext 1 186 0 wrapper.uut.lastStageIsValid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:438.23-438.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3016 uext 23 82 0 wrapper.uut.lastStagePc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:437.23-437.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3017 ite 30 1576 31 73
3018 uext 30 3017 0 wrapper.uut.lastStageRegFileWrite_payload_address ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:757.23-757.60|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3019 ite 23 1576 24 189
3020 uext 23 3019 0 wrapper.uut.lastStageRegFileWrite_payload_data ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:758.23-758.57|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3021 uext 1 1577 0 wrapper.uut.lastStageRegFileWrite_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:756.23-756.50|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3022 uext 1 492 0 wrapper.uut.memory_ALIGNEMENT_FAULT ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:357.23-357.46|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3023 uext 23 607 0 wrapper.uut.memory_BRANCH_CALC ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:300.23-300.41|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3024 uext 1 515 0 wrapper.uut.memory_BRANCH_DO ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:302.23-302.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3025 uext 1 519 0 wrapper.uut.memory_BranchPlugin_predictionMissmatch ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:812.23-812.62|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3026 uext 1 2824 0 wrapper.uut.memory_FORMAL_HALT ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:296.23-296.41|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3027 uext 23 2993 0 wrapper.uut.memory_FORMAL_INSTRUCTION ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:292.23-292.48|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3028 uext 23 2994 0 wrapper.uut.memory_FORMAL_MEM_ADDR ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:232.23-232.45|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3029 uext 207 2995 0 wrapper.uut.memory_FORMAL_MEM_RMASK ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:226.23-226.46|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3030 uext 23 2996 0 wrapper.uut.memory_FORMAL_MEM_WDATA ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:223.23-223.46|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3031 uext 207 2997 0 wrapper.uut.memory_FORMAL_MEM_WMASK ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:229.23-229.46|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3032 uext 23 2737 0 wrapper.uut.memory_FORMAL_PC_NEXT ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:288.23-288.44|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3033 uext 23 737 0 wrapper.uut.memory_INSTRUCTION ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:315.23-315.41|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3034 uext 1 1401 0 wrapper.uut.memory_IS_RVC ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:367.23-367.36|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3035 uext 95 2998 0 wrapper.uut.memory_MEMORY_ADDRESS_LOW ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:234.23-234.48|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3036 uext 1 495 0 wrapper.uut.memory_MEMORY_ENABLE ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:360.23-360.43|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3037 uext 23 535 0 wrapper.uut.memory_MEMORY_READ_DATA ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:215.23-215.46|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3038 uext 1 499 0 wrapper.uut.memory_MEMORY_STORE ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:359.23-359.42|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3039 uext 23 606 0 wrapper.uut.memory_NEXT_PC2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:299.23-299.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3040 uext 23 1400 0 wrapper.uut.memory_PC ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:368.23-368.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3041 uext 1 509 0 wrapper.uut.memory_PREDICTION_CONTEXT_hazard ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:369.23-369.55|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3042 uext 1 508 0 wrapper.uut.memory_PREDICTION_CONTEXT_hit ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:370.23-370.52|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3043 uext 95 512 0 wrapper.uut.memory_PREDICTION_CONTEXT_line_branchWish ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:372.23-372.64|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3044 uext 23 859 0 wrapper.uut.memory_REGFILE_WRITE_DATA ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:358.23-358.48|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3045 uext 1 741 0 wrapper.uut.memory_REGFILE_WRITE_VALID ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:314.23-314.49|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3046 uext 23 2999 0 wrapper.uut.memory_RS1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:243.23-243.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3047 uext 1 3000 0 wrapper.uut.memory_RS1_USE ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:272.23-272.37|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3048 uext 23 3001 0 wrapper.uut.memory_RS2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:240.23-240.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3049 uext 1 3002 0 wrapper.uut.memory_RS2_USE ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:261.23-261.37|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3050 uext 95 2735 0 wrapper.uut.memory_SHIFT_CTRL ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:320.23-320.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3051 uext 23 2740 0 wrapper.uut.memory_SHIFT_RIGHT ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:318.23-318.41|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3052 uext 1 517 0 wrapper.uut.memory_TARGET_MISSMATCH2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:301.23-301.47|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3053 uext 1 6 0 wrapper.uut.memory_arbitration_flushIt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:417.23-417.49|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3054 uext 1 521 0 wrapper.uut.memory_arbitration_flushNext ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:418.23-418.51|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3055 uext 1 6 0 wrapper.uut.memory_arbitration_haltByOther ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:415.23-415.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3056 uext 1 505 0 wrapper.uut.memory_arbitration_haltItself ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:414.23-414.52|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3057 uext 1 1503 0 wrapper.uut.memory_arbitration_isFiring ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:424.23-424.50|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3058 uext 1 6 0 wrapper.uut.memory_arbitration_isFlushed ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:422.23-422.51|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3059 uext 1 505 0 wrapper.uut.memory_arbitration_isStuck ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:420.23-420.49|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3060 uext 1 6 0 wrapper.uut.memory_arbitration_isStuckByOthers ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:421.23-421.57|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3061 uext 1 6 0 wrapper.uut.memory_arbitration_removeIt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:416.23-416.50|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3062 uext 23 2818 0 wrapper.uut.memory_to_writeBack_INSTRUCTION ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:830.23-830.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3063 uext 1 4 0 wrapper.uut.reset ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:45.23-45.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3064 uext 1 283 0 wrapper.uut.rvfi_halt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:12.23-12.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3065 uext 23 71 0 wrapper.uut.rvfi_insn ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:10.23-10.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3066 uext 1 6 0 wrapper.uut.rvfi_intr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:13.23-13.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3067 uext 95 394 0 wrapper.uut.rvfi_ixl ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:15.23-15.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3068 uext 23 370 0 wrapper.uut.rvfi_mem_addr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:24.23-24.36|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3069 uext 23 92 0 wrapper.uut.rvfi_mem_rdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:27.23-27.37|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3070 uext 207 208 0 wrapper.uut.rvfi_mem_rmask ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:25.23-25.37|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3071 uext 23 250 0 wrapper.uut.rvfi_mem_wdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:28.23-28.37|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3072 uext 207 210 0 wrapper.uut.rvfi_mem_wmask ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:26.23-26.37|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3073 uext 95 97 0 wrapper.uut.rvfi_mode ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:14.23-14.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3074 uext 402 403 0 wrapper.uut.rvfi_order ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:9.23-9.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3075 uext 23 82 0 wrapper.uut.rvfi_pc_rdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:22.23-22.36|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3076 uext 23 200 0 wrapper.uut.rvfi_pc_wdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:23.23-23.36|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3077 uext 30 75 0 wrapper.uut.rvfi_rd_addr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:20.23-20.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3078 uext 23 190 0 wrapper.uut.rvfi_rd_wdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:21.23-21.36|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3079 uext 30 35 0 wrapper.uut.rvfi_rs1_addr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:16.23-16.36|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3080 uext 23 27 0 wrapper.uut.rvfi_rs1_rdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:17.23-17.37|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3081 uext 30 61 0 wrapper.uut.rvfi_rs2_addr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:18.23-18.36|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3082 uext 23 57 0 wrapper.uut.rvfi_rs2_rdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:19.23-19.37|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3083 uext 1 283 0 wrapper.uut.rvfi_trap ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:11.23-11.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3084 uext 1 291 0 wrapper.uut.rvfi_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:8.23-8.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3085 uext 95 1090 0 wrapper.uut.switch_Misc_l211 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:592.23-592.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3086 uext 95 1094 0 wrapper.uut.switch_Misc_l211_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:593.23-593.41|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3087 uext 95 147 0 wrapper.uut.switch_Misc_l211_2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:733.23-733.41|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3088 uext 196 2426 0 wrapper.uut.switch_Misc_l211_3 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:800.23-800.41|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3089 uext 30 934 0 wrapper.uut.switch_Misc_l44 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:590.23-590.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3090 uext 1 789 0 wrapper.uut.when_DBusSimplePlugin_l428 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:727.23-727.49|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3091 uext 1 504 0 wrapper.uut.when_DBusSimplePlugin_l482 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:730.23-730.49|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3092 uext 1 188 0 wrapper.uut.when_DBusSimplePlugin_l558 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:739.23-739.49|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3093 uext 1 1372 0 wrapper.uut.when_Fetcher_l131 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:492.23-492.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3094 not 1 615
3095 and 1 3094 1383
3096 uext 1 3095 0 wrapper.uut.when_Fetcher_l131_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:494.23-494.42|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3097 or 1 1383 1372
3098 and 1 615 3097
3099 uext 1 3098 0 wrapper.uut.when_Fetcher_l158 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:501.23-501.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3100 uext 1 2902 0 wrapper.uut.when_Fetcher_l180 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:506.23-506.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3101 or 1 795 2900
3102 and 1 520 3101
3103 uext 1 3102 0 wrapper.uut.when_Fetcher_l192 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:509.23-509.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3104 and 1 795 814
3105 uext 1 3104 0 wrapper.uut.when_Fetcher_l283 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:600.23-600.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3106 uext 1 3104 0 wrapper.uut.when_Fetcher_l286 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:601.23-601.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3107 uext 1 521 0 wrapper.uut.when_Fetcher_l291 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:602.23-602.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3108 uext 1 5 0 wrapper.uut.when_Fetcher_l329 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:615.23-615.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3109 uext 1 5 0 wrapper.uut.when_Fetcher_l329_3 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:621.23-621.42|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3110 uext 1 559 0 wrapper.uut.when_Fetcher_l550 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:656.23-656.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3111 uext 1 1505 0 wrapper.uut.when_Fetcher_l596 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:681.23-681.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3112 uext 1 809 0 wrapper.uut.when_Fetcher_l611 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:684.23-684.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3113 uext 1 821 0 wrapper.uut.when_Fetcher_l617 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:687.23-687.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3114 and 1 616 2830
3115 uext 1 3114 0 wrapper.uut.when_FormalPlugin_l114 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:461.23-461.45|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3116 and 1 489 2828
3117 uext 1 3116 0 wrapper.uut.when_FormalPlugin_l114_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:463.23-463.47|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3118 and 1 494 2825
3119 uext 1 3118 0 wrapper.uut.when_FormalPlugin_l114_2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:465.23-465.47|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3120 and 1 186 2822
3121 uext 1 3120 0 wrapper.uut.when_FormalPlugin_l114_3 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:467.23-467.47|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3122 not 1 489
3123 not 1 494
3124 and 1 3122 3123
3125 not 1 186
3126 and 1 3124 3125
3127 uext 1 3126 0 wrapper.uut.when_FormalPlugin_l115 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:462.23-462.45|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3128 and 1 3123 3125
3129 uext 1 3128 0 wrapper.uut.when_FormalPlugin_l115_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:464.23-464.47|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3130 uext 1 5 0 wrapper.uut.when_FormalPlugin_l115_3 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:468.23-468.47|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3131 and 1 291 283
3132 uext 1 3131 0 wrapper.uut.when_FormalPlugin_l127 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:475.23-475.45|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3133 uext 1 725 0 wrapper.uut.when_HaltOnExceptionPlugin_l34 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:476.23-476.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3134 uext 1 497 0 wrapper.uut.when_HaltOnExceptionPlugin_l34_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:477.23-477.55|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3135 uext 1 785 0 wrapper.uut.when_HazardSimplePlugin_l113 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:798.23-798.51|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3136 uext 1 735 0 wrapper.uut.when_HazardSimplePlugin_l57 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:786.23-786.50|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3137 uext 1 742 0 wrapper.uut.when_HazardSimplePlugin_l57_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:790.23-790.52|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3138 uext 1 748 0 wrapper.uut.when_HazardSimplePlugin_l57_2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:794.23-794.52|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3139 uext 1 5 0 wrapper.uut.when_HazardSimplePlugin_l58 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:787.23-787.50|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3140 uext 1 5 0 wrapper.uut.when_HazardSimplePlugin_l58_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:791.23-791.52|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3141 uext 1 5 0 wrapper.uut.when_HazardSimplePlugin_l58_2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:795.23-795.52|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3142 uext 1 733 0 wrapper.uut.when_HazardSimplePlugin_l59 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:784.23-784.50|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3143 uext 1 739 0 wrapper.uut.when_HazardSimplePlugin_l59_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:788.23-788.52|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3144 uext 1 745 0 wrapper.uut.when_HazardSimplePlugin_l59_2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:792.23-792.52|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3145 uext 1 770 0 wrapper.uut.when_HazardSimplePlugin_l62 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:785.23-785.50|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3146 uext 1 773 0 wrapper.uut.when_HazardSimplePlugin_l62_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:789.23-789.52|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3147 uext 1 776 0 wrapper.uut.when_HazardSimplePlugin_l62_2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:793.23-793.52|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3148 uext 1 1380 0 wrapper.uut.when_IBusSimplePlugin_l305 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:696.23-696.49|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3149 uext 1 5 0 wrapper.uut.when_Pipeline_l124_13 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:839.23-839.44|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3150 uext 1 5 0 wrapper.uut.when_Pipeline_l124_16 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:845.23-845.44|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3151 uext 1 5 0 wrapper.uut.when_Pipeline_l124_2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:817.23-817.43|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3152 uext 1 5 0 wrapper.uut.when_Pipeline_l124_22 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:867.23-867.44|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3153 uext 1 5 0 wrapper.uut.when_Pipeline_l124_25 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:873.23-873.44|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3154 uext 1 5 0 wrapper.uut.when_Pipeline_l124_29 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:881.23-881.44|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3155 uext 1 5 0 wrapper.uut.when_Pipeline_l124_37 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:897.23-897.44|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3156 uext 1 5 0 wrapper.uut.when_Pipeline_l124_45 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:913.23-913.44|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3157 uext 1 5 0 wrapper.uut.when_Pipeline_l124_48 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:919.23-919.44|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3158 uext 1 5 0 wrapper.uut.when_Pipeline_l124_5 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:823.23-823.43|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3159 uext 1 5 0 wrapper.uut.when_Pipeline_l124_54 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:931.23-931.44|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3160 uext 1 5 0 wrapper.uut.when_Pipeline_l124_56 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:935.23-935.44|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3161 uext 1 5 0 wrapper.uut.when_Pipeline_l124_58 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:939.23-939.44|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3162 uext 1 5 0 wrapper.uut.when_Pipeline_l124_60 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:943.23-943.44|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3163 uext 1 5 0 wrapper.uut.when_Pipeline_l124_62 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:947.23-947.44|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3164 uext 1 5 0 wrapper.uut.when_Pipeline_l124_64 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:951.23-951.44|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3165 uext 1 5 0 wrapper.uut.when_Pipeline_l124_70 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:963.23-963.44|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3166 uext 1 5 0 wrapper.uut.when_Pipeline_l124_8 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:829.23-829.43|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3167 not 1 791
3168 or 1 3167 2900
3169 uext 1 3168 0 wrapper.uut.when_Pipeline_l151 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:965.23-965.41|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3170 uext 1 5 0 wrapper.uut.when_Pipeline_l151_2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:969.23-969.43|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3171 and 1 795 2901
3172 uext 1 3171 0 wrapper.uut.when_Pipeline_l154 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:966.23-966.41|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3173 and 1 3167 2901
3174 uext 1 3173 0 wrapper.uut.when_Pipeline_l154_1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:968.23-968.43|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3175 uext 1 2872 0 wrapper.uut.when_RegFilePlugin_l63 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:751.23-751.45|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3176 uext 23 185 0 wrapper.uut.writeBack_DBusSimplePlugin_rspFormated ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:738.23-738.61|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3177 uext 23 112 0 wrapper.uut.writeBack_DBusSimplePlugin_rspShifted ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:732.23-732.60|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3178 uext 1 2822 0 wrapper.uut.writeBack_FORMAL_HALT ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:295.23-295.44|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3179 uext 23 71 0 wrapper.uut.writeBack_FORMAL_INSTRUCTION ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:291.23-291.51|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3180 uext 23 370 0 wrapper.uut.writeBack_FORMAL_MEM_ADDR ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:231.23-231.48|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3181 uext 23 92 0 wrapper.uut.writeBack_FORMAL_MEM_RDATA ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:214.23-214.49|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3182 uext 207 208 0 wrapper.uut.writeBack_FORMAL_MEM_RMASK ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:225.23-225.49|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3183 uext 23 250 0 wrapper.uut.writeBack_FORMAL_MEM_WDATA ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:222.23-222.49|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3184 uext 207 210 0 wrapper.uut.writeBack_FORMAL_MEM_WMASK ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:228.23-228.49|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3185 uext 23 200 0 wrapper.uut.writeBack_FORMAL_PC_NEXT ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:287.23-287.47|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3186 ite 1 3126 5 6
3187 ite 1 3114 3186 6
3188 ite 1 3128 5 3187
3189 ite 1 3116 3188 3187
3190 ite 1 186 3189 5
3191 ite 1 3118 3190 3189
3192 ite 1 3120 5 3191
3193 uext 1 3192 0 wrapper.uut.writeBack_FormalPlugin_haltRequest ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:460.23-460.57|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3194 state 1 wrapper.uut.writeBack_FormalPlugin_haltRequest_delay_1
3195 state 1 wrapper.uut.writeBack_FormalPlugin_haltRequest_delay_2
3196 state 1 wrapper.uut.writeBack_FormalPlugin_haltRequest_delay_3
3197 state 1 wrapper.uut.writeBack_FormalPlugin_haltRequest_delay_4
3198 uext 23 2818 0 wrapper.uut.writeBack_INSTRUCTION ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:391.23-391.44|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3199 uext 95 96 0 wrapper.uut.writeBack_MEMORY_ADDRESS_LOW ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:355.23-355.51|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3200 uext 1 187 0 wrapper.uut.writeBack_MEMORY_ENABLE ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:354.23-354.46|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3201 uext 23 92 0 wrapper.uut.writeBack_MEMORY_READ_DATA ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:356.23-356.49|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3202 uext 23 82 0 wrapper.uut.writeBack_PC ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:390.23-390.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3203 uext 23 91 0 wrapper.uut.writeBack_REGFILE_WRITE_DATA ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:220.23-220.51|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3204 uext 1 74 0 wrapper.uut.writeBack_REGFILE_WRITE_VALID ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:317.23-317.52|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3205 uext 23 25 0 wrapper.uut.writeBack_RS1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:242.23-242.36|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3206 uext 1 26 0 wrapper.uut.writeBack_RS1_USE ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:271.23-271.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3207 uext 23 55 0 wrapper.uut.writeBack_RS2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:239.23-239.36|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3208 uext 1 56 0 wrapper.uut.writeBack_RS2_USE ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:260.23-260.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3209 uext 1 6 0 wrapper.uut.writeBack_arbitration_flushIt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:428.23-428.52|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3210 uext 1 6 0 wrapper.uut.writeBack_arbitration_flushNext ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:429.23-429.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3211 uext 1 6 0 wrapper.uut.writeBack_arbitration_haltByOther ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:426.23-426.56|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3212 uext 1 6 0 wrapper.uut.writeBack_arbitration_haltItself ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:425.23-425.55|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3213 uext 1 186 0 wrapper.uut.writeBack_arbitration_isFiring ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:435.23-435.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3214 uext 1 6 0 wrapper.uut.writeBack_arbitration_isFlushed ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:433.23-433.54|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3215 uext 1 5 0 wrapper.uut.writeBack_arbitration_isMoving ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:434.23-434.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3216 uext 1 6 0 wrapper.uut.writeBack_arbitration_isStuck ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:431.23-431.52|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3217 uext 1 6 0 wrapper.uut.writeBack_arbitration_isStuckByOthers ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:432.23-432.60|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3218 uext 1 6 0 wrapper.uut.writeBack_arbitration_removeIt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:427.23-427.53|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3219 next 23 25 2999
3220 next 1 26 3000
3221 slice 32 737 24 0
3222 next 32 33 3221
3223 const 39 11111111
3224 neq 1 41 3223
3225 uext 39 3224 7
3226 add 39 41 3225
3227 const 39 00000001
3228 ite 39 4 3227 3226
3229 next 39 41 3228
3230 next 23 55 3001
3231 next 1 56 3002
3232 next 23 71 2993
3233 next 1 74 741
3234 next 23 82 1400
3235 next 23 91 2812
3236 next 23 92 535
3237 next 95 96 2998
3238 ite 1 505 6 494
3239 ite 1 4 6 3238
3240 next 1 186 3239
3241 next 1 187 495
3242 next 23 200 2738
3243 next 207 208 2995
3244 next 207 210 2997
3245 next 23 250 2996
3246 ite 1 4 6 3197
3247 next 1 282 3246
3248 ite 1 3131 5 290
3249 ite 1 4 6 3248
3250 next 1 290 3249
3251 next 23 370 2994
3252 uext 402 5 63
3253 add 402 403 3252
3254 ite 402 186 3253 403
3255 const 402 0000000000000000000000000000000000000000000000000000000000000000
3256 ite 402 4 3255 3254
3257 next 402 403 3256
3258 ite 23 791 451 2256
3259 next 23 451 3258
3260 ite 23 791 452 2399
3261 next 23 452 3260
3262 ite 1 791 454 1891
3263 next 1 454 3262
3264 ite 1 791 461 2891
3265 next 1 461 3264
3266 ite 23 791 464 1848
3267 next 23 464 3266
3268 ite 23 791 468 617
3269 next 23 468 3268
3270 ite 1 791 485 2013
3271 next 1 485 3270
3272 ite 1 3168 6 489
3273 ite 1 3171 616 3272
3274 ite 1 4 6 3273
3275 next 1 489 3274
3276 ite 1 791 490 1900
3277 next 1 490 3276
3278 ite 1 505 492 530
3279 next 1 492 3278
3280 ite 1 505 494 6
3281 ite 1 3173 489 3280
3282 ite 1 4 6 3281
3283 next 1 494 3282
3284 ite 1 505 495 490
3285 next 1 495 3284
3286 ite 1 505 499 485
3287 next 1 499 3286
3288 ite 1 505 508 2913
3289 next 1 508 3288
3290 ite 1 505 509 2912
3291 next 1 509 3290
3292 ite 95 505 512 2914
3293 next 95 512 3292
3294 ite 1 505 515 2441
3295 next 1 515 3294
3296 ite 1 505 517 2983
3297 next 1 517 3296
3298 ite 23 3098 1388 538
3299 ite 23 4 24 3298
3300 next 23 538 3299
3301 ite 1 1372 6 539
3302 ite 1 1384 5 3301
3303 ite 1 3095 6 3302
3304 ite 1 4 6 3303
3305 next 1 539 3304
3306 ite 23 824 1465 549
3307 next 23 549 3306
3308 ite 95 824 1459 550
3309 next 95 550 3308
3310 ite 85 824 1463 552
3311 next 85 552 3310
3312 ite 23 824 1388 553
3313 next 23 553 3312
3314 ite 1 824 1461 556
3315 next 1 556 3314
3316 ite 1 824 1456 562
3317 next 1 562 3316
3318 ite 1 1383 1374 563
3319 next 1 563 3318
3320 ite 1 1408 6 567
3321 ite 1 824 1424 3320
3322 ite 1 4 6 3321
3323 next 1 567 3322
3324 or 1 801 797
3325 ite 1 820 3324 570
3326 ite 1 521 6 3325
3327 ite 1 821 6 3326
3328 ite 1 4 6 3327
3329 next 1 570 3328
3330 ite 1 1564 1555 577
3331 ite 1 4 6 3330
3332 next 1 577 3331
3333 uext 196 1841 2
3334 sub 196 579 3333
3335 uext 196 1444 2
3336 sub 196 825 3335
3337 ite 196 1408 3336 3334
3338 ite 196 4 756 3337
3339 next 196 579 3338
3340 concat 589 588 6
3341 ite 589 1561 3340 590
3342 next 589 590 3341
3343 ite 1 3104 6 600
3344 ite 1 916 5 3343
3345 ite 1 3104 3344 3343
3346 ite 1 521 6 3345
3347 ite 1 821 6 3346
3348 ite 1 4 6 3347
3349 next 1 600 3348
3350 ite 23 505 606 2959
3351 next 23 606 3350
3352 ite 23 505 607 2924
3353 next 23 607 3352
3354 ite 1 4 6 5
3355 next 1 615 3354
3356 and 1 819 522
3357 ite 1 2900 6 616
3358 ite 1 794 3357 3356
3359 ite 1 4 6 3358
3360 next 1 616 3359
3361 next 23 617 2859
3362 next 30 727 73
3363 ite 1 4 6 735
3364 next 1 731 3363
3365 ite 23 505 737 468
3366 next 23 737 3365
3367 ite 1 505 741 747
3368 next 1 741 3367
3369 ite 1 791 747 2873
3370 next 1 747 3369
3371 ite 196 4 756 1450
3372 next 196 825 3371
3373 ite 23 505 859 2705
3374 next 23 859 3373
3375 ite 23 2902 881 876
3376 ite 23 893 883 3375
3377 ite 23 3102 608 3376
3378 ite 23 4 24 3377
3379 next 23 876 3378
3380 ite 1 794 878 912
3381 next 1 878 3380
3382 ite 23 794 883 549
3383 next 23 883 3382
3384 ite 95 794 885 550
3385 next 95 885 3384
3386 ite 1 794 887 810
3387 next 1 887 3386
3388 ite 1 794 889 564
3389 next 1 889 3388
3390 ite 109 3104 900 895
3391 next 109 895 3390
3392 next 1 901 902
3393 next 1 908 909
3394 ite 1 1372 5 1373
3395 ite 1 1384 6 3394
3396 ite 1 4 6 3395
3397 next 1 1373 3396
3398 ite 23 505 1400 2911
3399 next 23 1400 3398
3400 ite 1 505 1401 2687
3401 next 1 1401 3400
3402 ite 23 794 1438 910
3403 next 23 1438 3402
3404 ite 1 824 1507 1452
3405 next 1 1452 3404
3406 ite 155 824 1479 1453
3407 next 155 1453 3406
3408 sort array 155 335
3409 state 3408 wrapper.uut.IBusSimplePlugin_predictor_history
3410 read 335 3409 1849
3411 ite 335 824 3410 1458
3412 next 335 1458 3411
3413 ite 1 4 5 6
3414 next 1 1576 3413
3415 sort array 30 23
3416 state 3415 wrapper.uut.RegFilePlugin_regFile
3417 read 23 3416 2881
3418 read 23 3416 2879
3419 next 23 1847 3418
3420 next 23 1848 3417
3421 ite 1 791 2143 1961
3422 next 1 2143 3421
3423 ite 95 791 2412 2152
3424 next 95 2412 3423
3425 ite 95 791 2414 2156
3426 next 95 2414 3425
3427 ite 95 791 2416 2166
3428 next 95 2416 3427
3429 ite 1 791 2687 878
3430 next 1 2687 3429
3431 ite 95 791 2707 2240
3432 next 95 2707 3431
3433 ite 95 505 2735 2707
3434 next 95 2735 3433
3435 ite 23 505 2737 2910
3436 next 23 2737 3435
3437 ite 23 505 2740 2719
3438 next 23 2740 3437
3439 next 1 2822 2825
3440 ite 1 505 2824 2828
3441 next 1 2824 3440
3442 ite 1 791 2827 2830
3443 next 1 2827 3442
3444 ite 23 791 2909 1438
3445 next 23 2909 3444
3446 ite 23 791 2910 2201
3447 next 23 2910 3446
3448 ite 23 791 2911 876
3449 next 23 2911 3448
3450 ite 1 791 2912 889
3451 next 1 2912 3450
3452 ite 1 791 2913 887
3453 next 1 2913 3452
3454 ite 95 791 2914 885
3455 next 95 2914 3454
3456 ite 23 791 2915 1847
3457 next 23 2915 3456
3458 ite 1 791 2916 764
3459 next 1 2916 3458
3460 ite 1 791 2917 782
3461 next 1 2917 3460
3462 ite 23 505 2993 2909
3463 next 23 2993 3462
3464 ite 23 505 2994 2939
3465 next 23 2994 3464
3466 ite 207 505 2995 2943
3467 next 207 2995 3466
3468 ite 23 505 2996 482
3469 next 23 2996 3468
3470 ite 207 505 2997 2947
3471 next 207 2997 3470
3472 ite 95 505 2998 525
3473 next 95 2998 3472
3474 ite 23 505 2999 2915
3475 next 23 2999 3474
3476 ite 1 505 3000 2916
3477 next 1 3000 3476
3478 ite 23 505 3001 464
3479 next 23 3001 3478
3480 ite 1 505 3002 2917
3481 next 1 3002 3480
3482 ite 1 4 6 3192
3483 next 1 3194 3482
3484 ite 1 4 6 3194
3485 next 1 3195 3484
3486 ite 1 4 6 3195
3487 next 1 3196 3486
3488 ite 1 4 6 3196
3489 next 1 3197 3488
3490 ite 155 1580 1479 338
3491 ite 335 1580 1838 336
3492 ite 1 1580 5 6
3493 concat 95 3492 3492
3494 concat 196 3492 3493
3495 concat 207 3492 3494
3496 concat 30 3492 3495
3497 concat 618 3492 3496
3498 concat 293 3492 3497
3499 concat 39 3492 3498
3500 concat 153 3492 3499
3501 concat 155 3492 3500
3502 concat 157 3492 3501
3503 concat 83 3492 3502
3504 concat 160 3492 3503
3505 concat 162 3492 3504
3506 concat 164 3492 3505
3507 concat 109 3492 3506
3508 concat 118 3492 3507
3509 concat 120 3492 3508
3510 concat 122 3492 3509
3511 concat 85 3492 3510
3512 concat 125 3492 3511
3513 concat 127 3492 3512
3514 concat 129 3492 3513
3515 concat 131 3492 3514
3516 concat 32 3492 3515
3517 concat 134 3492 3516
3518 concat 136 3492 3517
3519 concat 138 3492 3518
3520 concat 140 3492 3519
3521 concat 142 3492 3520
3522 concat 144 3492 3521
3523 concat 23 3492 3522
3524 concat 589 3492 3523
3525 sort bitvec 34
3526 concat 3525 3492 3524
3527 sort bitvec 35
3528 concat 3527 3492 3526
3529 sort bitvec 36
3530 concat 3529 3492 3528
3531 sort bitvec 37
3532 concat 3531 3492 3530
3533 sort bitvec 38
3534 concat 3533 3492 3532
3535 sort bitvec 39
3536 concat 3535 3492 3534
3537 sort bitvec 40
3538 concat 3537 3492 3536
3539 sort bitvec 41
3540 concat 3539 3492 3538
3541 sort bitvec 42
3542 concat 3541 3492 3540
3543 sort bitvec 43
3544 concat 3543 3492 3542
3545 sort bitvec 44
3546 concat 3545 3492 3544
3547 sort bitvec 45
3548 concat 3547 3492 3546
3549 sort bitvec 46
3550 concat 3549 3492 3548
3551 sort bitvec 47
3552 concat 3551 3492 3550
3553 sort bitvec 48
3554 concat 3553 3492 3552
3555 sort bitvec 49
3556 concat 3555 3492 3554
3557 sort bitvec 50
3558 concat 3557 3492 3556
3559 sort bitvec 51
3560 concat 3559 3492 3558
3561 sort bitvec 52
3562 concat 3561 3492 3560
3563 sort bitvec 53
3564 concat 3563 3492 3562
3565 sort bitvec 54
3566 concat 3565 3492 3564
3567 concat 335 3492 3566
3568 read 335 3409 3490
3569 not 335 3567
3570 and 335 3568 3569
3571 and 335 3491 3567
3572 or 335 3571 3570
3573 write 3408 3409 3490 3572
3574 redor 1 3567
3575 ite 3408 3574 3573 3409
3576 next 3408 3409 3575 wrapper.uut.IBusSimplePlugin_predictor_history ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:1023.14-1023.48|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3577 ite 30 1578 3017 333
3578 ite 23 1578 3019 331
3579 ite 1 1578 5 6
3580 concat 95 3579 3579
3581 concat 196 3579 3580
3582 concat 207 3579 3581
3583 concat 30 3579 3582
3584 concat 618 3579 3583
3585 concat 293 3579 3584
3586 concat 39 3579 3585
3587 concat 153 3579 3586
3588 concat 155 3579 3587
3589 concat 157 3579 3588
3590 concat 83 3579 3589
3591 concat 160 3579 3590
3592 concat 162 3579 3591
3593 concat 164 3579 3592
3594 concat 109 3579 3593
3595 concat 118 3579 3594
3596 concat 120 3579 3595
3597 concat 122 3579 3596
3598 concat 85 3579 3597
3599 concat 125 3579 3598
3600 concat 127 3579 3599
3601 concat 129 3579 3600
3602 concat 131 3579 3601
3603 concat 32 3579 3602
3604 concat 134 3579 3603
3605 concat 136 3579 3604
3606 concat 138 3579 3605
3607 concat 140 3579 3606
3608 concat 142 3579 3607
3609 concat 144 3579 3608
3610 concat 23 3579 3609
3611 read 23 3416 3577
3612 not 23 3610
3613 and 23 3611 3612
3614 and 23 3578 3610
3615 or 23 3614 3613
3616 write 3415 3416 3577 3615
3617 redor 1 3610
3618 ite 3415 3617 3616 3416
3619 next 3415 3416 3618 wrapper.uut.RegFilePlugin_regFile ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/VexRiscv.v:1024.14-1024.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/VexRiscv/../../cores/VexRiscv/wrapper.sv:28.11-50.3
3620 or 1 20 52
3621 or 1 69 80
3622 or 1 194 204
3623 or 1 217 227
3624 or 1 237 247
3625 or 1 256 264
3626 or 1 272 280
3627 or 1 3620 3621
3628 or 1 3622 3623
3629 or 1 3624 3625
3630 or 1 3626 287
3631 or 1 3627 3628
3632 or 1 3629 3630
3633 or 1 3631 3632
3634 bad 3633
; end of yosys output
