0.6
2019.2
Nov  6 2019
21:57:16
D:/code/verilog/FPGA_Project/ceres/ceres.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
D:/code/verilog/FPGA_Project/ceres/ceres.srcs/ctrl.v,1638808808,verilog,,D:/code/verilog/FPGA_Project/ceres/ceres.srcs/ex.v,D:/code/verilog/FPGA_Project/ceres/ceres.srcs/ex_core/core_param.v;D:/code/verilog/FPGA_Project/ceres/ceres.srcs/ex_core/risc_v_codetable.v,ctrl,,,../../../../ceres.srcs/ex_core,,,,,
D:/code/verilog/FPGA_Project/ceres/ceres.srcs/ex.v,1638444480,verilog,,D:/code/verilog/FPGA_Project/ceres/ceres.srcs/pc.v,D:/code/verilog/FPGA_Project/ceres/ceres.srcs/ex_core/core_param.v,ex,,,../../../../ceres.srcs/ex_core,,,,,
D:/code/verilog/FPGA_Project/ceres/ceres.srcs/ex_core/ASel.v,1637568579,verilog,,D:/code/verilog/FPGA_Project/ceres/ceres.srcs/ex_core/BSel.v,D:/code/verilog/FPGA_Project/ceres/ceres.srcs/ex_core/core_param.v,ASel,,,../../../../ceres.srcs/ex_core,,,,,
D:/code/verilog/FPGA_Project/ceres/ceres.srcs/ex_core/BSel.v,1637568667,verilog,,D:/code/verilog/FPGA_Project/ceres/ceres.srcs/ex_core/BranchComp.v,D:/code/verilog/FPGA_Project/ceres/ceres.srcs/ex_core/core_param.v,BSel,,,../../../../ceres.srcs/ex_core,,,,,
D:/code/verilog/FPGA_Project/ceres/ceres.srcs/ex_core/BranchComp.v,1637569783,verilog,,D:/code/verilog/FPGA_Project/ceres/ceres.srcs/ex_core/ImmGen.v,D:/code/verilog/FPGA_Project/ceres/ceres.srcs/ex_core/core_param.v,BranchComp,,,../../../../ceres.srcs/ex_core,,,,,
D:/code/verilog/FPGA_Project/ceres/ceres.srcs/ex_core/ImmGen.v,1638803675,verilog,,D:/code/verilog/FPGA_Project/ceres/ceres.srcs/ex_core/alu.v,D:/code/verilog/FPGA_Project/ceres/ceres.srcs/ex_core/core_param.v,ImmGen,,,../../../../ceres.srcs/ex_core,,,,,
D:/code/verilog/FPGA_Project/ceres/ceres.srcs/ex_core/alu.v,1637568504,verilog,,D:/code/verilog/FPGA_Project/ceres/ceres.srcs/ctrl.v,D:/code/verilog/FPGA_Project/ceres/ceres.srcs/ex_core/core_param.v,alu,,,../../../../ceres.srcs/ex_core,,,,,
D:/code/verilog/FPGA_Project/ceres/ceres.srcs/ex_core/core_param.v,1638806745,verilog,,,,,,,,,,,,
D:/code/verilog/FPGA_Project/ceres/ceres.srcs/ex_core/regs.v,1638801880,verilog,,D:/code/verilog/FPGA_Project/ceres/ceres.srcs/rv_core.v,D:/code/verilog/FPGA_Project/ceres/ceres.srcs/ex_core/core_param.v,regs,,,../../../../ceres.srcs/ex_core,,,,,
D:/code/verilog/FPGA_Project/ceres/ceres.srcs/ex_core/risc_v_codetable.v,1637570570,verilog,,,,,,,,,,,,
D:/code/verilog/FPGA_Project/ceres/ceres.srcs/pc.v,1638799554,verilog,,D:/code/verilog/FPGA_Project/ceres/ceres.srcs/ex_core/regs.v,D:/code/verilog/FPGA_Project/ceres/ceres.srcs/ex_core/core_param.v,pc,,,../../../../ceres.srcs/ex_core,,,,,
D:/code/verilog/FPGA_Project/ceres/ceres.srcs/rv_core.v,1637934748,verilog,,D:/code/verilog/FPGA_Project/ceres/ceres.srcs/rvtop.v,D:/code/verilog/FPGA_Project/ceres/ceres.srcs/ex_core/core_param.v,rv_core,,,../../../../ceres.srcs/ex_core,,,,,
,,,,D:/code/verilog/FPGA_Project/ceres/ceres.srcs/writeback.v,D:/code/verilog/FPGA_Project/ceres/ceres.srcs/ex_core/core_param.v,rvtop,,,,,,,,
D:/code/verilog/FPGA_Project/ceres/ceres.srcs/sources_1/ip/dmem/sim/dmem.v,1638809358,verilog,,D:/code/verilog/FPGA_Project/ceres/ceres.srcs/ex_core/ASel.v,,dmem,,,../../../../ceres.srcs/ex_core,,,,,
D:/code/verilog/FPGA_Project/ceres/ceres.srcs/sources_1/ip/imem/sim/imem.v,1638809327,verilog,,D:/code/verilog/FPGA_Project/ceres/ceres.srcs/sources_1/ip/dmem/sim/dmem.v,,imem,,,../../../../ceres.srcs/ex_core,,,,,
D:/code/verilog/FPGA_Project/ceres/ceres.srcs/writeback.v,1637843153,verilog,,D:/code/verilog/FPGA_Project/ceres/ceres.tb/datapath_tb.v,D:/code/verilog/FPGA_Project/ceres/ceres.srcs/ex_core/core_param.v,writeback,,,../../../../ceres.srcs/ex_core,,,,,
D:/code/verilog/FPGA_Project/ceres/ceres.tb/datapath_tb.v,1637849228,verilog,,,D:/code/verilog/FPGA_Project/ceres/ceres.srcs/ex_core/core_param.v,datapath_tb,,,../../../../ceres.srcs/ex_core,,,,,
