<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>ARM Processor Status Register Mapping</title>
    <script src="https://cdn.tailwindcss.com"></script>
    <link rel="preconnect" href="https://fonts.googleapis.com">
    <link rel="preconnect" href="https://fonts.gstatic.com" crossorigin>
    <link href="https://fonts.googleapis.com/css2?family=Inter:wght@400;600;700;900&display=swap" rel="stylesheet">
    <style>
        body {
            font-family: 'Inter', sans-serif;
            background-color: #f8f9fa;
        }
        .gradient-header {
            background: linear-gradient(90deg, #005f73, #0a9396);
        }
        .bit-field-container {
            display: flex;
            width: 100%;
            height: 48px;
            overflow: hidden;
            border-radius: 6px;
            box-shadow: 0 4px 6px rgba(0, 0, 0, 0.1);
        }
        .bit-segment {
            height: 100%;
            display: flex;
            align-items: center;
            justify-content: center;
            font-weight: 700;
            color: white;
            position: relative;
        }
        .bit-label {
            position: absolute;
            top: -20px;
            font-size: 0.75rem;
            color: #005f73;
            font-weight: 600;
        }
        .bit-range {
            position: absolute;
            bottom: -20px;
            font-size: 0.75rem;
            color: #495057;
        }
    </style>
</head>
<body class="text-[#212529] p-4 md:p-8">

    <div class="container mx-auto max-w-5xl">

        <header class="text-center mb-12 py-6 rounded-xl gradient-header shadow-lg">
            <h1 class="text-3xl md:text-5xl font-black text-white">Processor State Evolution</h1>
            <p class="mt-2 text-lg text-gray-200">Mapping the transition from CPSR (AArch32) to PSTATE (AArch64)</p>
        </header>

        <section class="mb-12 p-6 bg-white rounded-xl shadow-lg border-l-4 border-[#ae2012]">
            <h2 class="text-2xl font-bold text-[#ae2012] mb-6">AArch32: The Monolithic CPSR</h2>
            <p class="text-gray-600 mb-6">The **Current Program Status Register ($\text{CPSR}$)** contained all status, control, and privilege information in a single 32-bit register.</p>

            <h3 class="text-xl font-semibold text-[#005f73] mb-4">CPSR Bit Field Layout (32 Bits)</h3>

            <!-- CPSR Bit Field Visualization -->
            <div class="bit-field-container mb-10 border-2 border-gray-300">
                <!-- NZCV (4 bits) - Bit 31 to 28 -->
                <div class="bit-segment bg-[#0a9396]" style="width: 12.5%;">
                    <span class="bit-label left-0 -translate-x-1/2">31</span>
                    <span class="text-xs">NZCV</span>
                    <span class="bit-range">Bits [31:28]</span>
                </div>
                <!-- Reserved/Other (20 bits) - Bit 27 to 8 -->
                <div class="bit-segment bg-gray-400" style="width: 62.5%;">
                    <span class="bit-label left-0">27</span>
                    <span class="bit-label right-0 translate-x-1/2">8</span>
                    <span class="text-xs font-normal">Reserved / State / Control (J, T, I, F, A)</span>
                </div>
                <!-- Mode (5 bits) - Bit 4 to 0 -->
                <div class="bit-segment bg-[#ee9b00]" style="width: 15.625%;">
                    <span class="bit-label left-0 -translate-x-1/2">4</span>
                    <span class="bit-label right-0 translate-x-1/2">0</span>
                    <span class="text-xs">MODE</span>
                    <span class="bit-range">Bits [4:0]</span>
                </div>
            </div>

            <h3 class="text-xl font-semibold text-[#005f73] mb-4">AArch32 Processor Modes (Bits [4:0] Encoding)</h3>
            <div class="overflow-x-auto">
                <table class="w-full text-sm text-left text-gray-500 rounded-lg overflow-hidden">
                    <thead class="text-xs text-white uppercase bg-[#005f73]">
                        <tr>
                            <th scope="col" class="px-4 py-2 font-medium">Binary Value</th>
                            <th scope="col" class="px-4 py-2 font-medium">Mode Name</th>
                            <th scope="col" class="px-4 py-2 font-medium">Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr class="bg-gray-50 border-b">
                            <td class="px-4 py-2 font-semibold text-[#0a9396]">0b10000</td>
                            <td class="px-4 py-2">User</td>
                            <td class="px-4 py-2">Unprivileged application code (EL0 Equivalent).</td>
                        </tr>
                        <tr class="bg-white border-b">
                            <td class="px-4 py-2 font-semibold text-[#0a9396]">0b10011</td>
                            <td class="px-4 py-2">SVC</td>
                            <td class="px-4 py-2">Supervisor (OS Kernel) Mode.</td>
                        </tr>
                        <tr class="bg-gray-50">
                            <td class="px-4 py-2 font-semibold text-[#0a9396]">0b11010</td>
                            <td class="px-4 py-2">FIQ</td>
                            <td class="px-4 py-2">Fast Interrupt Request.</td>
                        </tr>
                    </tbody>
                </table>
            </div>
        </section>

        <section class="p-6 bg-white rounded-xl shadow-lg border-l-4 border-[#0a9396]">
            <h2 class="text-2xl font-bold text-[#0a9396] mb-6">AArch64: Distributed State (PSTATE)</h2>
            <p class="text-gray-600 mb-8">The **Processor State ($\text{PSTATE}$)** is an abstraction, with status and control functions distributed across dedicated System Registers for cleaner, more secure state management.</p>

            <div class="grid grid-cols-1 lg:grid-cols-2 gap-8">
                <!-- NZCV Register -->
                <div>
                    <h3 class="text-xl font-semibold text-[#005f73] mb-4">Condition Flags ($\text{NZCV}$ Register)</h3>
                    <p class="text-gray-600 mb-6 text-sm">Flags are accessed separately using $\text{MRS}$ and $\text{MSR}$ system instructions.</p>
                    
                    <div class="bit-field-container mb-6 border-2 border-gray-300">
                        <!-- NZCV (4 bits) - Bit 31 to 28 -->
                        <div class="bit-segment bg-[#0a9396]" style="width: 12.5%;">
                            <span class="bit-label left-0 -translate-x-1/2">31</span>
                            <span class="text-xs">NZCV</span>
                            <span class="bit-range">Bits [31:28]</span>
                        </div>
                        <!-- Reserved (28 bits) - Bit 27 to 0 -->
                        <div class="bit-segment bg-gray-200 text-gray-500 font-normal" style="width: 87.5%;">
                            <span class="bit-label left-0">27</span>
                            <span class="bit-label right-0 translate-x-1/2">0</span>
                            <span class="text-xs">Reserved / Other PSTATE Fields</span>
                        </div>
                    </div>
                </div>

                <!-- Exception Levels (Hierarchy) -->
                <div>
                    <h3 class="text-xl font-semibold text-[#005f73] mb-4">Exception Levels (ELs) Hierarchy</h3>
                    <p class="text-gray-600 mb-4 text-sm">Privilege is defined by the $\text{CurrentEL}$ field (part of $\text{PSTATE}$), providing four clear, distinct levels.</p>

                    <div class="flex flex-col items-center space-y-2 mt-8">
                        <div class="w-full max-w-xs bg-[#005f73] text-white p-3 rounded-t-lg shadow-md flex justify-between items-center">
                            <span class="font-bold">EL3: Secure Monitor</span>
                            <span class="text-xs bg-white text-[#005f73] px-2 py-0.5 rounded-full font-semibold">Highest Privilege</span>
                        </div>
                        <div class="text-2xl text-[#0a9396] font-bold">↓</div>
                        <div class="w-full max-w-xs bg-[#0a9396] text-white p-3 shadow-md flex justify-between items-center">
                            <span class="font-bold">EL2: Hypervisor</span>
                            <span class="text-xs bg-white text-[#0a9396] px-2 py-0.5 rounded-full font-semibold">VMM</span>
                        </div>
                        <div class="text-2xl text-[#94d2bd] font-bold">↓</div>
                        <div class="w-full max-w-xs bg-[#94d2bd] text-[#212529] p-3 shadow-md flex justify-between items-center">
                            <span class="font-bold">EL1: OS Kernel</span>
                            <span class="text-xs bg-white text-[#94d2bd] px-2 py-0.5 rounded-full font-semibold">SVC Mode Equivalent</span>
                        </div>
                        <div class="text-2xl text-gray-400 font-bold">↓</div>
                        <div class="w-full max-w-xs bg-gray-200 text-[#212529] p-3 rounded-b-lg shadow-md flex justify-between items-center">
                            <span class="font-bold">EL0: Applications</span>
                            <span class="text-xs bg-white text-gray-500 px-2 py-0.5 rounded-full font-semibold">Lowest Privilege / User</span>
                        </div>
                    </div>
                </div>
            </div>
        </section>

        <footer class="text-center mt-12 py-6 border-t border-gray-300">
            <p class="text-gray-500 text-sm">Visualization of ARMv7 and ARMv8 architectural status register alignment.</p>
        </footer>

    </div>

</body>
</html>
