
SR15_BMS_v2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008f04  080001e4  080001e4  000101e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004cc  080090e8  080090e8  000190e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080095b4  080095b4  000201cc  2**0
                  CONTENTS
  4 .ARM          00000008  080095b4  080095b4  000195b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080095bc  080095bc  000201cc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080095bc  080095bc  000195bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080095c0  080095c0  000195c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001cc  20000000  080095c4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001740  200001cc  08009790  000201cc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000190c  08009790  0002190c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201cc  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000201f5  2**0
                  CONTENTS, READONLY
 13 .debug_info   00019c93  00000000  00000000  00020238  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000048e6  00000000  00000000  00039ecb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001860  00000000  00000000  0003e7b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000012a7  00000000  00000000  00040018  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002392f  00000000  00000000  000412bf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001fa61  00000000  00000000  00064bee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c0942  00000000  00000000  0008464f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00006a80  00000000  00000000  00144f94  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000057  00000000  00000000  0014ba14  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e4 <__do_global_dtors_aux>:
 80001e4:	b510      	push	{r4, lr}
 80001e6:	4c05      	ldr	r4, [pc, #20]	; (80001fc <__do_global_dtors_aux+0x18>)
 80001e8:	7823      	ldrb	r3, [r4, #0]
 80001ea:	b933      	cbnz	r3, 80001fa <__do_global_dtors_aux+0x16>
 80001ec:	4b04      	ldr	r3, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x1c>)
 80001ee:	b113      	cbz	r3, 80001f6 <__do_global_dtors_aux+0x12>
 80001f0:	4804      	ldr	r0, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x20>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	2301      	movs	r3, #1
 80001f8:	7023      	strb	r3, [r4, #0]
 80001fa:	bd10      	pop	{r4, pc}
 80001fc:	200001cc 	.word	0x200001cc
 8000200:	00000000 	.word	0x00000000
 8000204:	080090d0 	.word	0x080090d0

08000208 <frame_dummy>:
 8000208:	b508      	push	{r3, lr}
 800020a:	4b03      	ldr	r3, [pc, #12]	; (8000218 <frame_dummy+0x10>)
 800020c:	b11b      	cbz	r3, 8000216 <frame_dummy+0xe>
 800020e:	4903      	ldr	r1, [pc, #12]	; (800021c <frame_dummy+0x14>)
 8000210:	4803      	ldr	r0, [pc, #12]	; (8000220 <frame_dummy+0x18>)
 8000212:	f3af 8000 	nop.w
 8000216:	bd08      	pop	{r3, pc}
 8000218:	00000000 	.word	0x00000000
 800021c:	200001d0 	.word	0x200001d0
 8000220:	080090d0 	.word	0x080090d0

08000224 <strlen>:
 8000224:	4603      	mov	r3, r0
 8000226:	f813 2b01 	ldrb.w	r2, [r3], #1
 800022a:	2a00      	cmp	r2, #0
 800022c:	d1fb      	bne.n	8000226 <strlen+0x2>
 800022e:	1a18      	subs	r0, r3, r0
 8000230:	3801      	subs	r0, #1
 8000232:	4770      	bx	lr

08000234 <__aeabi_uldivmod>:
 8000234:	b953      	cbnz	r3, 800024c <__aeabi_uldivmod+0x18>
 8000236:	b94a      	cbnz	r2, 800024c <__aeabi_uldivmod+0x18>
 8000238:	2900      	cmp	r1, #0
 800023a:	bf08      	it	eq
 800023c:	2800      	cmpeq	r0, #0
 800023e:	bf1c      	itt	ne
 8000240:	f04f 31ff 	movne.w	r1, #4294967295
 8000244:	f04f 30ff 	movne.w	r0, #4294967295
 8000248:	f000 b972 	b.w	8000530 <__aeabi_idiv0>
 800024c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000250:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000254:	f000 f806 	bl	8000264 <__udivmoddi4>
 8000258:	f8dd e004 	ldr.w	lr, [sp, #4]
 800025c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000260:	b004      	add	sp, #16
 8000262:	4770      	bx	lr

08000264 <__udivmoddi4>:
 8000264:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000268:	9e08      	ldr	r6, [sp, #32]
 800026a:	460d      	mov	r5, r1
 800026c:	4604      	mov	r4, r0
 800026e:	468e      	mov	lr, r1
 8000270:	2b00      	cmp	r3, #0
 8000272:	d14c      	bne.n	800030e <__udivmoddi4+0xaa>
 8000274:	428a      	cmp	r2, r1
 8000276:	4694      	mov	ip, r2
 8000278:	d967      	bls.n	800034a <__udivmoddi4+0xe6>
 800027a:	fab2 f382 	clz	r3, r2
 800027e:	b153      	cbz	r3, 8000296 <__udivmoddi4+0x32>
 8000280:	fa02 fc03 	lsl.w	ip, r2, r3
 8000284:	f1c3 0220 	rsb	r2, r3, #32
 8000288:	fa01 fe03 	lsl.w	lr, r1, r3
 800028c:	fa20 f202 	lsr.w	r2, r0, r2
 8000290:	ea42 0e0e 	orr.w	lr, r2, lr
 8000294:	409c      	lsls	r4, r3
 8000296:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800029a:	fbbe f1f7 	udiv	r1, lr, r7
 800029e:	fa1f f58c 	uxth.w	r5, ip
 80002a2:	fb07 ee11 	mls	lr, r7, r1, lr
 80002a6:	fb01 f005 	mul.w	r0, r1, r5
 80002aa:	0c22      	lsrs	r2, r4, #16
 80002ac:	ea42 420e 	orr.w	r2, r2, lr, lsl #16
 80002b0:	4290      	cmp	r0, r2
 80002b2:	d90a      	bls.n	80002ca <__udivmoddi4+0x66>
 80002b4:	eb1c 0202 	adds.w	r2, ip, r2
 80002b8:	f101 3eff 	add.w	lr, r1, #4294967295
 80002bc:	f080 8119 	bcs.w	80004f2 <__udivmoddi4+0x28e>
 80002c0:	4290      	cmp	r0, r2
 80002c2:	f240 8116 	bls.w	80004f2 <__udivmoddi4+0x28e>
 80002c6:	3902      	subs	r1, #2
 80002c8:	4462      	add	r2, ip
 80002ca:	1a12      	subs	r2, r2, r0
 80002cc:	fbb2 f0f7 	udiv	r0, r2, r7
 80002d0:	fb07 2210 	mls	r2, r7, r0, r2
 80002d4:	fb00 f505 	mul.w	r5, r0, r5
 80002d8:	b2a4      	uxth	r4, r4
 80002da:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80002de:	42a5      	cmp	r5, r4
 80002e0:	d90a      	bls.n	80002f8 <__udivmoddi4+0x94>
 80002e2:	eb1c 0404 	adds.w	r4, ip, r4
 80002e6:	f100 32ff 	add.w	r2, r0, #4294967295
 80002ea:	f080 8104 	bcs.w	80004f6 <__udivmoddi4+0x292>
 80002ee:	42a5      	cmp	r5, r4
 80002f0:	f240 8101 	bls.w	80004f6 <__udivmoddi4+0x292>
 80002f4:	4464      	add	r4, ip
 80002f6:	3802      	subs	r0, #2
 80002f8:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002fc:	2100      	movs	r1, #0
 80002fe:	1b64      	subs	r4, r4, r5
 8000300:	b11e      	cbz	r6, 800030a <__udivmoddi4+0xa6>
 8000302:	40dc      	lsrs	r4, r3
 8000304:	2300      	movs	r3, #0
 8000306:	e9c6 4300 	strd	r4, r3, [r6]
 800030a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800030e:	428b      	cmp	r3, r1
 8000310:	d908      	bls.n	8000324 <__udivmoddi4+0xc0>
 8000312:	2e00      	cmp	r6, #0
 8000314:	f000 80ea 	beq.w	80004ec <__udivmoddi4+0x288>
 8000318:	2100      	movs	r1, #0
 800031a:	e9c6 0500 	strd	r0, r5, [r6]
 800031e:	4608      	mov	r0, r1
 8000320:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000324:	fab3 f183 	clz	r1, r3
 8000328:	2900      	cmp	r1, #0
 800032a:	d148      	bne.n	80003be <__udivmoddi4+0x15a>
 800032c:	42ab      	cmp	r3, r5
 800032e:	d302      	bcc.n	8000336 <__udivmoddi4+0xd2>
 8000330:	4282      	cmp	r2, r0
 8000332:	f200 80f8 	bhi.w	8000526 <__udivmoddi4+0x2c2>
 8000336:	1a84      	subs	r4, r0, r2
 8000338:	eb65 0203 	sbc.w	r2, r5, r3
 800033c:	2001      	movs	r0, #1
 800033e:	4696      	mov	lr, r2
 8000340:	2e00      	cmp	r6, #0
 8000342:	d0e2      	beq.n	800030a <__udivmoddi4+0xa6>
 8000344:	e9c6 4e00 	strd	r4, lr, [r6]
 8000348:	e7df      	b.n	800030a <__udivmoddi4+0xa6>
 800034a:	b902      	cbnz	r2, 800034e <__udivmoddi4+0xea>
 800034c:	deff      	udf	#255	; 0xff
 800034e:	fab2 f382 	clz	r3, r2
 8000352:	2b00      	cmp	r3, #0
 8000354:	f040 808e 	bne.w	8000474 <__udivmoddi4+0x210>
 8000358:	1a88      	subs	r0, r1, r2
 800035a:	2101      	movs	r1, #1
 800035c:	0c17      	lsrs	r7, r2, #16
 800035e:	fa1f fe82 	uxth.w	lr, r2
 8000362:	fbb0 f5f7 	udiv	r5, r0, r7
 8000366:	fb07 0015 	mls	r0, r7, r5, r0
 800036a:	0c22      	lsrs	r2, r4, #16
 800036c:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000370:	fb0e f005 	mul.w	r0, lr, r5
 8000374:	4290      	cmp	r0, r2
 8000376:	d908      	bls.n	800038a <__udivmoddi4+0x126>
 8000378:	eb1c 0202 	adds.w	r2, ip, r2
 800037c:	f105 38ff 	add.w	r8, r5, #4294967295
 8000380:	d202      	bcs.n	8000388 <__udivmoddi4+0x124>
 8000382:	4290      	cmp	r0, r2
 8000384:	f200 80cc 	bhi.w	8000520 <__udivmoddi4+0x2bc>
 8000388:	4645      	mov	r5, r8
 800038a:	1a12      	subs	r2, r2, r0
 800038c:	fbb2 f0f7 	udiv	r0, r2, r7
 8000390:	fb07 2210 	mls	r2, r7, r0, r2
 8000394:	fb0e fe00 	mul.w	lr, lr, r0
 8000398:	b2a4      	uxth	r4, r4
 800039a:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800039e:	45a6      	cmp	lr, r4
 80003a0:	d908      	bls.n	80003b4 <__udivmoddi4+0x150>
 80003a2:	eb1c 0404 	adds.w	r4, ip, r4
 80003a6:	f100 32ff 	add.w	r2, r0, #4294967295
 80003aa:	d202      	bcs.n	80003b2 <__udivmoddi4+0x14e>
 80003ac:	45a6      	cmp	lr, r4
 80003ae:	f200 80b4 	bhi.w	800051a <__udivmoddi4+0x2b6>
 80003b2:	4610      	mov	r0, r2
 80003b4:	eba4 040e 	sub.w	r4, r4, lr
 80003b8:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 80003bc:	e7a0      	b.n	8000300 <__udivmoddi4+0x9c>
 80003be:	f1c1 0720 	rsb	r7, r1, #32
 80003c2:	408b      	lsls	r3, r1
 80003c4:	fa22 fc07 	lsr.w	ip, r2, r7
 80003c8:	ea4c 0c03 	orr.w	ip, ip, r3
 80003cc:	fa25 fa07 	lsr.w	sl, r5, r7
 80003d0:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80003d4:	fbba f8f9 	udiv	r8, sl, r9
 80003d8:	408d      	lsls	r5, r1
 80003da:	fa20 f307 	lsr.w	r3, r0, r7
 80003de:	fb09 aa18 	mls	sl, r9, r8, sl
 80003e2:	fa1f fe8c 	uxth.w	lr, ip
 80003e6:	432b      	orrs	r3, r5
 80003e8:	fa00 f501 	lsl.w	r5, r0, r1
 80003ec:	fb08 f00e 	mul.w	r0, r8, lr
 80003f0:	0c1c      	lsrs	r4, r3, #16
 80003f2:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 80003f6:	42a0      	cmp	r0, r4
 80003f8:	fa02 f201 	lsl.w	r2, r2, r1
 80003fc:	d90b      	bls.n	8000416 <__udivmoddi4+0x1b2>
 80003fe:	eb1c 0404 	adds.w	r4, ip, r4
 8000402:	f108 3aff 	add.w	sl, r8, #4294967295
 8000406:	f080 8086 	bcs.w	8000516 <__udivmoddi4+0x2b2>
 800040a:	42a0      	cmp	r0, r4
 800040c:	f240 8083 	bls.w	8000516 <__udivmoddi4+0x2b2>
 8000410:	f1a8 0802 	sub.w	r8, r8, #2
 8000414:	4464      	add	r4, ip
 8000416:	1a24      	subs	r4, r4, r0
 8000418:	b298      	uxth	r0, r3
 800041a:	fbb4 f3f9 	udiv	r3, r4, r9
 800041e:	fb09 4413 	mls	r4, r9, r3, r4
 8000422:	fb03 fe0e 	mul.w	lr, r3, lr
 8000426:	ea40 4404 	orr.w	r4, r0, r4, lsl #16
 800042a:	45a6      	cmp	lr, r4
 800042c:	d908      	bls.n	8000440 <__udivmoddi4+0x1dc>
 800042e:	eb1c 0404 	adds.w	r4, ip, r4
 8000432:	f103 30ff 	add.w	r0, r3, #4294967295
 8000436:	d26a      	bcs.n	800050e <__udivmoddi4+0x2aa>
 8000438:	45a6      	cmp	lr, r4
 800043a:	d968      	bls.n	800050e <__udivmoddi4+0x2aa>
 800043c:	3b02      	subs	r3, #2
 800043e:	4464      	add	r4, ip
 8000440:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 8000444:	fba0 9302 	umull	r9, r3, r0, r2
 8000448:	eba4 040e 	sub.w	r4, r4, lr
 800044c:	429c      	cmp	r4, r3
 800044e:	46c8      	mov	r8, r9
 8000450:	469e      	mov	lr, r3
 8000452:	d354      	bcc.n	80004fe <__udivmoddi4+0x29a>
 8000454:	d051      	beq.n	80004fa <__udivmoddi4+0x296>
 8000456:	2e00      	cmp	r6, #0
 8000458:	d067      	beq.n	800052a <__udivmoddi4+0x2c6>
 800045a:	ebb5 0308 	subs.w	r3, r5, r8
 800045e:	eb64 040e 	sbc.w	r4, r4, lr
 8000462:	40cb      	lsrs	r3, r1
 8000464:	fa04 f707 	lsl.w	r7, r4, r7
 8000468:	431f      	orrs	r7, r3
 800046a:	40cc      	lsrs	r4, r1
 800046c:	e9c6 7400 	strd	r7, r4, [r6]
 8000470:	2100      	movs	r1, #0
 8000472:	e74a      	b.n	800030a <__udivmoddi4+0xa6>
 8000474:	fa02 fc03 	lsl.w	ip, r2, r3
 8000478:	f1c3 0020 	rsb	r0, r3, #32
 800047c:	40c1      	lsrs	r1, r0
 800047e:	409d      	lsls	r5, r3
 8000480:	fa24 f000 	lsr.w	r0, r4, r0
 8000484:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000488:	4328      	orrs	r0, r5
 800048a:	fbb1 f5f7 	udiv	r5, r1, r7
 800048e:	fb07 1115 	mls	r1, r7, r5, r1
 8000492:	fa1f fe8c 	uxth.w	lr, ip
 8000496:	0c02      	lsrs	r2, r0, #16
 8000498:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800049c:	fb05 f10e 	mul.w	r1, r5, lr
 80004a0:	4291      	cmp	r1, r2
 80004a2:	fa04 f403 	lsl.w	r4, r4, r3
 80004a6:	d908      	bls.n	80004ba <__udivmoddi4+0x256>
 80004a8:	eb1c 0202 	adds.w	r2, ip, r2
 80004ac:	f105 38ff 	add.w	r8, r5, #4294967295
 80004b0:	d22f      	bcs.n	8000512 <__udivmoddi4+0x2ae>
 80004b2:	4291      	cmp	r1, r2
 80004b4:	d92d      	bls.n	8000512 <__udivmoddi4+0x2ae>
 80004b6:	3d02      	subs	r5, #2
 80004b8:	4462      	add	r2, ip
 80004ba:	1a52      	subs	r2, r2, r1
 80004bc:	fbb2 f1f7 	udiv	r1, r2, r7
 80004c0:	fb07 2211 	mls	r2, r7, r1, r2
 80004c4:	b280      	uxth	r0, r0
 80004c6:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
 80004ca:	fb01 f20e 	mul.w	r2, r1, lr
 80004ce:	4282      	cmp	r2, r0
 80004d0:	d908      	bls.n	80004e4 <__udivmoddi4+0x280>
 80004d2:	eb1c 0000 	adds.w	r0, ip, r0
 80004d6:	f101 38ff 	add.w	r8, r1, #4294967295
 80004da:	d216      	bcs.n	800050a <__udivmoddi4+0x2a6>
 80004dc:	4282      	cmp	r2, r0
 80004de:	d914      	bls.n	800050a <__udivmoddi4+0x2a6>
 80004e0:	3902      	subs	r1, #2
 80004e2:	4460      	add	r0, ip
 80004e4:	1a80      	subs	r0, r0, r2
 80004e6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80004ea:	e73a      	b.n	8000362 <__udivmoddi4+0xfe>
 80004ec:	4631      	mov	r1, r6
 80004ee:	4630      	mov	r0, r6
 80004f0:	e70b      	b.n	800030a <__udivmoddi4+0xa6>
 80004f2:	4671      	mov	r1, lr
 80004f4:	e6e9      	b.n	80002ca <__udivmoddi4+0x66>
 80004f6:	4610      	mov	r0, r2
 80004f8:	e6fe      	b.n	80002f8 <__udivmoddi4+0x94>
 80004fa:	454d      	cmp	r5, r9
 80004fc:	d2ab      	bcs.n	8000456 <__udivmoddi4+0x1f2>
 80004fe:	ebb9 0802 	subs.w	r8, r9, r2
 8000502:	eb63 0e0c 	sbc.w	lr, r3, ip
 8000506:	3801      	subs	r0, #1
 8000508:	e7a5      	b.n	8000456 <__udivmoddi4+0x1f2>
 800050a:	4641      	mov	r1, r8
 800050c:	e7ea      	b.n	80004e4 <__udivmoddi4+0x280>
 800050e:	4603      	mov	r3, r0
 8000510:	e796      	b.n	8000440 <__udivmoddi4+0x1dc>
 8000512:	4645      	mov	r5, r8
 8000514:	e7d1      	b.n	80004ba <__udivmoddi4+0x256>
 8000516:	46d0      	mov	r8, sl
 8000518:	e77d      	b.n	8000416 <__udivmoddi4+0x1b2>
 800051a:	4464      	add	r4, ip
 800051c:	3802      	subs	r0, #2
 800051e:	e749      	b.n	80003b4 <__udivmoddi4+0x150>
 8000520:	3d02      	subs	r5, #2
 8000522:	4462      	add	r2, ip
 8000524:	e731      	b.n	800038a <__udivmoddi4+0x126>
 8000526:	4608      	mov	r0, r1
 8000528:	e70a      	b.n	8000340 <__udivmoddi4+0xdc>
 800052a:	4631      	mov	r1, r6
 800052c:	e6ed      	b.n	800030a <__udivmoddi4+0xa6>
 800052e:	bf00      	nop

08000530 <__aeabi_idiv0>:
 8000530:	4770      	bx	lr
 8000532:	bf00      	nop

08000534 <LTC_PEC15_Calc>:
		0xba39, 0xb10b, 0x7492, 0x5368, 0x96f1, 0x9dc3, 0x585a, 0x8ba7, 0x4e3e,
		0x450c, 0x8095 };

uint16_t LTC_PEC15_Calc(uint8_t len, //Number of bytes that will be used to calculate a PEC
		uint8_t *data //Array of data that will be used to calculate a PEC
		) {
 8000534:	b480      	push	{r7}
 8000536:	b085      	sub	sp, #20
 8000538:	af00      	add	r7, sp, #0
 800053a:	4603      	mov	r3, r0
 800053c:	6039      	str	r1, [r7, #0]
 800053e:	71fb      	strb	r3, [r7, #7]
	uint16_t remainder, addr;
	remainder = 16;	//Initialize the PEC to 0x10000
 8000540:	2310      	movs	r3, #16
 8000542:	81fb      	strh	r3, [r7, #14]

	for (uint8_t i = 0; i < len; i++) // loops for each byte in data array
 8000544:	2300      	movs	r3, #0
 8000546:	737b      	strb	r3, [r7, #13]
 8000548:	e018      	b.n	800057c <LTC_PEC15_Calc+0x48>
			{
		addr = ((remainder >> 7) ^ data[i]) & 0xff; //calculate PEC table address
 800054a:	89fb      	ldrh	r3, [r7, #14]
 800054c:	09db      	lsrs	r3, r3, #7
 800054e:	b29a      	uxth	r2, r3
 8000550:	7b7b      	ldrb	r3, [r7, #13]
 8000552:	6839      	ldr	r1, [r7, #0]
 8000554:	440b      	add	r3, r1
 8000556:	781b      	ldrb	r3, [r3, #0]
 8000558:	b29b      	uxth	r3, r3
 800055a:	4053      	eors	r3, r2
 800055c:	b29b      	uxth	r3, r3
 800055e:	b2db      	uxtb	r3, r3
 8000560:	817b      	strh	r3, [r7, #10]
		remainder = (remainder << 8) ^ crc15Table[addr];
 8000562:	89fb      	ldrh	r3, [r7, #14]
 8000564:	021b      	lsls	r3, r3, #8
 8000566:	b29a      	uxth	r2, r3
 8000568:	897b      	ldrh	r3, [r7, #10]
 800056a:	490a      	ldr	r1, [pc, #40]	; (8000594 <LTC_PEC15_Calc+0x60>)
 800056c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000570:	b29b      	uxth	r3, r3
 8000572:	4053      	eors	r3, r2
 8000574:	81fb      	strh	r3, [r7, #14]
	for (uint8_t i = 0; i < len; i++) // loops for each byte in data array
 8000576:	7b7b      	ldrb	r3, [r7, #13]
 8000578:	3301      	adds	r3, #1
 800057a:	737b      	strb	r3, [r7, #13]
 800057c:	7b7a      	ldrb	r2, [r7, #13]
 800057e:	79fb      	ldrb	r3, [r7, #7]
 8000580:	429a      	cmp	r2, r3
 8000582:	d3e2      	bcc.n	800054a <LTC_PEC15_Calc+0x16>
	}

	return (remainder * 2); //The CRC15 has a 0 in the LSB so the remainder must be multiplied by 2
 8000584:	89fb      	ldrh	r3, [r7, #14]
 8000586:	005b      	lsls	r3, r3, #1
 8000588:	b29b      	uxth	r3, r3
}
 800058a:	4618      	mov	r0, r3
 800058c:	3714      	adds	r7, #20
 800058e:	46bd      	mov	sp, r7
 8000590:	bc80      	pop	{r7}
 8000592:	4770      	bx	lr
 8000594:	08009148 	.word	0x08009148

08000598 <LTC_Set_Num_Devices>:

/* Set number of LTC6813/slave devices */
void LTC_Set_Num_Devices(uint8_t num) {
 8000598:	b480      	push	{r7}
 800059a:	b083      	sub	sp, #12
 800059c:	af00      	add	r7, sp, #0
 800059e:	4603      	mov	r3, r0
 80005a0:	71fb      	strb	r3, [r7, #7]
	if (num)
 80005a2:	79fb      	ldrb	r3, [r7, #7]
 80005a4:	2b00      	cmp	r3, #0
 80005a6:	d002      	beq.n	80005ae <LTC_Set_Num_Devices+0x16>
		num_devices = num; //Non-zero
 80005a8:	4a03      	ldr	r2, [pc, #12]	; (80005b8 <LTC_Set_Num_Devices+0x20>)
 80005aa:	79fb      	ldrb	r3, [r7, #7]
 80005ac:	7013      	strb	r3, [r2, #0]
}
 80005ae:	bf00      	nop
 80005b0:	370c      	adds	r7, #12
 80005b2:	46bd      	mov	sp, r7
 80005b4:	bc80      	pop	{r7}
 80005b6:	4770      	bx	lr
 80005b8:	200001e8 	.word	0x200001e8

080005bc <LTC_Get_Num_Devices>:

/* Get number of LTC6813/slave devices */
uint8_t LTC_Get_Num_Devices(void) {
 80005bc:	b480      	push	{r7}
 80005be:	af00      	add	r7, sp, #0
	return num_devices;
 80005c0:	4b02      	ldr	r3, [pc, #8]	; (80005cc <LTC_Get_Num_Devices+0x10>)
 80005c2:	781b      	ldrb	r3, [r3, #0]
}
 80005c4:	4618      	mov	r0, r3
 80005c6:	46bd      	mov	sp, r7
 80005c8:	bc80      	pop	{r7}
 80005ca:	4770      	bx	lr
 80005cc:	200001e8 	.word	0x200001e8

080005d0 <LTC_Set_Num_Series_Groups>:

/* Set number of series groups per LTC6813/slave */
void LTC_Set_Num_Series_Groups(uint8_t num) {
 80005d0:	b480      	push	{r7}
 80005d2:	b083      	sub	sp, #12
 80005d4:	af00      	add	r7, sp, #0
 80005d6:	4603      	mov	r3, r0
 80005d8:	71fb      	strb	r3, [r7, #7]
	if (num && (num <= 18))
 80005da:	79fb      	ldrb	r3, [r7, #7]
 80005dc:	2b00      	cmp	r3, #0
 80005de:	d005      	beq.n	80005ec <LTC_Set_Num_Series_Groups+0x1c>
 80005e0:	79fb      	ldrb	r3, [r7, #7]
 80005e2:	2b12      	cmp	r3, #18
 80005e4:	d802      	bhi.n	80005ec <LTC_Set_Num_Series_Groups+0x1c>
		num_series_groups = num; //Non-zero and 18 or less
 80005e6:	4a04      	ldr	r2, [pc, #16]	; (80005f8 <LTC_Set_Num_Series_Groups+0x28>)
 80005e8:	79fb      	ldrb	r3, [r7, #7]
 80005ea:	7013      	strb	r3, [r2, #0]
}
 80005ec:	bf00      	nop
 80005ee:	370c      	adds	r7, #12
 80005f0:	46bd      	mov	sp, r7
 80005f2:	bc80      	pop	{r7}
 80005f4:	4770      	bx	lr
 80005f6:	bf00      	nop
 80005f8:	200001e9 	.word	0x200001e9

080005fc <LTC_Wakeup_Idle>:
uint8_t LTC_Get_Num_Series_Groups(void) {
	return num_series_groups;
}

/* Wake LTC up from IDLE state into READY state */
LTC_SPI_StatusTypeDef LTC_Wakeup_Idle(void) {
 80005fc:	b580      	push	{r7, lr}
 80005fe:	b084      	sub	sp, #16
 8000600:	af00      	add	r7, sp, #0
	LTC_SPI_StatusTypeDef ret = LTC_SPI_OK;
 8000602:	2300      	movs	r3, #0
 8000604:	73fb      	strb	r3, [r7, #15]
	LTC_SPI_StatusTypeDef hal_ret;
	uint8_t hex_ff = 0xFF;
 8000606:	23ff      	movs	r3, #255	; 0xff
 8000608:	71bb      	strb	r3, [r7, #6]

	LTC_nCS_Low(); //Pull CS low
 800060a:	f000 fe8f 	bl	800132c <LTC_nCS_Low>

	for (int i = 0; i < num_devices; i++) {
 800060e:	2300      	movs	r3, #0
 8000610:	60bb      	str	r3, [r7, #8]
 8000612:	e019      	b.n	8000648 <LTC_Wakeup_Idle+0x4c>
		hal_ret = HAL_SPI_Transmit(&hspi1, &hex_ff, 1, 100); //Send byte 0xFF to wake LTC up
 8000614:	1db9      	adds	r1, r7, #6
 8000616:	2364      	movs	r3, #100	; 0x64
 8000618:	2201      	movs	r2, #1
 800061a:	4812      	ldr	r0, [pc, #72]	; (8000664 <LTC_Wakeup_Idle+0x68>)
 800061c:	f003 fece 	bl	80043bc <HAL_SPI_Transmit>
 8000620:	4603      	mov	r3, r0
 8000622:	71fb      	strb	r3, [r7, #7]
		if (hal_ret) { //Non-zero means error
 8000624:	79fb      	ldrb	r3, [r7, #7]
 8000626:	2b00      	cmp	r3, #0
 8000628:	d00b      	beq.n	8000642 <LTC_Wakeup_Idle+0x46>
			//Shift 1 by returned HAL_StatusTypeDef value to get LTC_SPI_StatusTypeDef equivalent
			ret |= (1 << (hal_ret + LTC_SPI_TX_BIT_OFFSET)); //TX error
 800062a:	79fb      	ldrb	r3, [r7, #7]
 800062c:	2200      	movs	r2, #0
 800062e:	4413      	add	r3, r2
 8000630:	2201      	movs	r2, #1
 8000632:	fa02 f303 	lsl.w	r3, r2, r3
 8000636:	b25a      	sxtb	r2, r3
 8000638:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800063c:	4313      	orrs	r3, r2
 800063e:	b25b      	sxtb	r3, r3
 8000640:	73fb      	strb	r3, [r7, #15]
	for (int i = 0; i < num_devices; i++) {
 8000642:	68bb      	ldr	r3, [r7, #8]
 8000644:	3301      	adds	r3, #1
 8000646:	60bb      	str	r3, [r7, #8]
 8000648:	4b07      	ldr	r3, [pc, #28]	; (8000668 <LTC_Wakeup_Idle+0x6c>)
 800064a:	781b      	ldrb	r3, [r3, #0]
 800064c:	461a      	mov	r2, r3
 800064e:	68bb      	ldr	r3, [r7, #8]
 8000650:	4293      	cmp	r3, r2
 8000652:	dbdf      	blt.n	8000614 <LTC_Wakeup_Idle+0x18>
		}
	}

	LTC_nCS_High(); //Pull CS high
 8000654:	f000 fe5e 	bl	8001314 <LTC_nCS_High>

	return ret;
 8000658:	7bfb      	ldrb	r3, [r7, #15]
}
 800065a:	4618      	mov	r0, r3
 800065c:	3710      	adds	r7, #16
 800065e:	46bd      	mov	sp, r7
 8000660:	bd80      	pop	{r7, pc}
 8000662:	bf00      	nop
 8000664:	200002a0 	.word	0x200002a0
 8000668:	200001e8 	.word	0x200001e8

0800066c <LTC_ReadRawCellTemps>:
	}

	return ret;
}

LTC_SPI_StatusTypeDef LTC_ReadRawCellTemps(uint16_t *read_auxiliary) {
 800066c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000670:	b089      	sub	sp, #36	; 0x24
 8000672:	af00      	add	r7, sp, #0
 8000674:	6078      	str	r0, [r7, #4]
 8000676:	466b      	mov	r3, sp
 8000678:	461e      	mov	r6, r3
	LTC_SPI_StatusTypeDef ret = LTC_SPI_OK;
 800067a:	2300      	movs	r3, #0
 800067c:	77fb      	strb	r3, [r7, #31]
	LTC_SPI_StatusTypeDef hal_ret;
	const uint8_t ARR_SIZE_REG = LTC_Get_Num_Devices() * REG_LEN;
 800067e:	f7ff ff9d 	bl	80005bc <LTC_Get_Num_Devices>
 8000682:	4603      	mov	r3, r0
 8000684:	461a      	mov	r2, r3
 8000686:	2308      	movs	r3, #8
 8000688:	fb02 f303 	mul.w	r3, r2, r3
 800068c:	773b      	strb	r3, [r7, #28]
	uint8_t read_auxiliary_reg[ARR_SIZE_REG]; // Increased in size to handle multiple devices
 800068e:	7f3b      	ldrb	r3, [r7, #28]
 8000690:	3b01      	subs	r3, #1
 8000692:	61bb      	str	r3, [r7, #24]
 8000694:	7f3b      	ldrb	r3, [r7, #28]
 8000696:	2200      	movs	r2, #0
 8000698:	4698      	mov	r8, r3
 800069a:	4691      	mov	r9, r2
 800069c:	f04f 0200 	mov.w	r2, #0
 80006a0:	f04f 0300 	mov.w	r3, #0
 80006a4:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80006a8:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80006ac:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80006b0:	7f3b      	ldrb	r3, [r7, #28]
 80006b2:	2200      	movs	r2, #0
 80006b4:	461c      	mov	r4, r3
 80006b6:	4615      	mov	r5, r2
 80006b8:	f04f 0200 	mov.w	r2, #0
 80006bc:	f04f 0300 	mov.w	r3, #0
 80006c0:	00eb      	lsls	r3, r5, #3
 80006c2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80006c6:	00e2      	lsls	r2, r4, #3
 80006c8:	7f3b      	ldrb	r3, [r7, #28]
 80006ca:	3307      	adds	r3, #7
 80006cc:	08db      	lsrs	r3, r3, #3
 80006ce:	00db      	lsls	r3, r3, #3
 80006d0:	ebad 0d03 	sub.w	sp, sp, r3
 80006d4:	466b      	mov	r3, sp
 80006d6:	3300      	adds	r3, #0
 80006d8:	617b      	str	r3, [r7, #20]

	for (uint8_t i = 0;
 80006da:	2300      	movs	r3, #0
 80006dc:	77bb      	strb	r3, [r7, #30]
 80006de:	e081      	b.n	80007e4 <LTC_ReadRawCellTemps+0x178>
			i < (num_aux_series_groups / LTC_SERIES_GROUPS_PER_RDAUX); i++) {
		uint8_t cmd[4];
		uint16_t cmd_pec;

		cmd[0] = (0xFF & (LTC_CMD_AUXREG[i] >> 8)); //RDCV Register
 80006e0:	7fbb      	ldrb	r3, [r7, #30]
 80006e2:	4a48      	ldr	r2, [pc, #288]	; (8000804 <LTC_ReadRawCellTemps+0x198>)
 80006e4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80006e8:	0a1b      	lsrs	r3, r3, #8
 80006ea:	b29b      	uxth	r3, r3
 80006ec:	b2db      	uxtb	r3, r3
 80006ee:	723b      	strb	r3, [r7, #8]
		cmd[1] = (0xFF & (LTC_CMD_AUXREG[i])); //RDCV Register
 80006f0:	7fbb      	ldrb	r3, [r7, #30]
 80006f2:	4a44      	ldr	r2, [pc, #272]	; (8000804 <LTC_ReadRawCellTemps+0x198>)
 80006f4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80006f8:	b2db      	uxtb	r3, r3
 80006fa:	727b      	strb	r3, [r7, #9]
		cmd_pec = LTC_PEC15_Calc(2, cmd);
 80006fc:	f107 0308 	add.w	r3, r7, #8
 8000700:	4619      	mov	r1, r3
 8000702:	2002      	movs	r0, #2
 8000704:	f7ff ff16 	bl	8000534 <LTC_PEC15_Calc>
 8000708:	4603      	mov	r3, r0
 800070a:	827b      	strh	r3, [r7, #18]
		cmd[2] = (uint8_t) (cmd_pec >> 8);
 800070c:	8a7b      	ldrh	r3, [r7, #18]
 800070e:	0a1b      	lsrs	r3, r3, #8
 8000710:	b29b      	uxth	r3, r3
 8000712:	b2db      	uxtb	r3, r3
 8000714:	72bb      	strb	r3, [r7, #10]
		cmd[3] = (uint8_t) (cmd_pec);
 8000716:	8a7b      	ldrh	r3, [r7, #18]
 8000718:	b2db      	uxtb	r3, r3
 800071a:	72fb      	strb	r3, [r7, #11]

		ret |= LTC_Wakeup_Idle(); //Wake LTC up
 800071c:	f7ff ff6e 	bl	80005fc <LTC_Wakeup_Idle>
 8000720:	4603      	mov	r3, r0
 8000722:	461a      	mov	r2, r3
 8000724:	7ffb      	ldrb	r3, [r7, #31]
 8000726:	4313      	orrs	r3, r2
 8000728:	77fb      	strb	r3, [r7, #31]

		LTC_nCS_Low(); //Pull CS low
 800072a:	f000 fdff 	bl	800132c <LTC_nCS_Low>

		hal_ret = HAL_SPI_Transmit(&hspi1, (uint8_t*) cmd, 4, 100);
 800072e:	f107 0108 	add.w	r1, r7, #8
 8000732:	2364      	movs	r3, #100	; 0x64
 8000734:	2204      	movs	r2, #4
 8000736:	4834      	ldr	r0, [pc, #208]	; (8000808 <LTC_ReadRawCellTemps+0x19c>)
 8000738:	f003 fe40 	bl	80043bc <HAL_SPI_Transmit>
 800073c:	4603      	mov	r3, r0
 800073e:	747b      	strb	r3, [r7, #17]
		if (hal_ret) { //Non-zero means error
 8000740:	7c7b      	ldrb	r3, [r7, #17]
 8000742:	2b00      	cmp	r3, #0
 8000744:	d00b      	beq.n	800075e <LTC_ReadRawCellTemps+0xf2>
			ret |= (1 << (hal_ret + LTC_SPI_TX_BIT_OFFSET)); //TX error
 8000746:	7c7b      	ldrb	r3, [r7, #17]
 8000748:	2200      	movs	r2, #0
 800074a:	4413      	add	r3, r2
 800074c:	2201      	movs	r2, #1
 800074e:	fa02 f303 	lsl.w	r3, r2, r3
 8000752:	b25a      	sxtb	r2, r3
 8000754:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8000758:	4313      	orrs	r3, r2
 800075a:	b25b      	sxtb	r3, r3
 800075c:	77fb      	strb	r3, [r7, #31]
		}

		hal_ret = HAL_SPI_Receive(&hspi1, (uint8_t*) read_auxiliary_reg,
 800075e:	7f3b      	ldrb	r3, [r7, #28]
 8000760:	b29a      	uxth	r2, r3
 8000762:	2364      	movs	r3, #100	; 0x64
 8000764:	6979      	ldr	r1, [r7, #20]
 8000766:	4828      	ldr	r0, [pc, #160]	; (8000808 <LTC_ReadRawCellTemps+0x19c>)
 8000768:	f003 ff6b 	bl	8004642 <HAL_SPI_Receive>
 800076c:	4603      	mov	r3, r0
 800076e:	747b      	strb	r3, [r7, #17]
				ARR_SIZE_REG, 100);
		if (hal_ret) { //Non-zero means error
 8000770:	7c7b      	ldrb	r3, [r7, #17]
 8000772:	2b00      	cmp	r3, #0
 8000774:	d00b      	beq.n	800078e <LTC_ReadRawCellTemps+0x122>
			ret |= (1 << (hal_ret + LTC_SPI_RX_BIT_OFFSET)); //RX error
 8000776:	7c7b      	ldrb	r3, [r7, #17]
 8000778:	2204      	movs	r2, #4
 800077a:	4413      	add	r3, r2
 800077c:	2201      	movs	r2, #1
 800077e:	fa02 f303 	lsl.w	r3, r2, r3
 8000782:	b25a      	sxtb	r2, r3
 8000784:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8000788:	4313      	orrs	r3, r2
 800078a:	b25b      	sxtb	r3, r3
 800078c:	77fb      	strb	r3, [r7, #31]
		}

		// Process the received data
		for (uint8_t dev_idx = 0; dev_idx < LTC_Get_Num_Devices(); dev_idx++) {
 800078e:	2300      	movs	r3, #0
 8000790:	777b      	strb	r3, [r7, #29]
 8000792:	e01b      	b.n	80007cc <LTC_ReadRawCellTemps+0x160>
			// Assuming data format is [cell voltage, cell voltage, ..., PEC, PEC]
			// PEC for each device is the last two bytes of its data segment
			uint8_t *data_ptr = &read_auxiliary_reg[dev_idx * REG_LEN];
 8000794:	7f7b      	ldrb	r3, [r7, #29]
 8000796:	2208      	movs	r2, #8
 8000798:	fb02 f303 	mul.w	r3, r2, r3
 800079c:	697a      	ldr	r2, [r7, #20]
 800079e:	4413      	add	r3, r2
 80007a0:	60fb      	str	r3, [r7, #12]

			memcpy(
					&read_auxiliary[dev_idx * num_aux_series_groups
 80007a2:	7f7b      	ldrb	r3, [r7, #29]
 80007a4:	2206      	movs	r2, #6
 80007a6:	fb03 f202 	mul.w	r2, r3, r2
							+ i * LTC_SERIES_GROUPS_PER_RDAUX], data_ptr,
 80007aa:	7fbb      	ldrb	r3, [r7, #30]
 80007ac:	2103      	movs	r1, #3
 80007ae:	fb01 f303 	mul.w	r3, r1, r3
 80007b2:	4413      	add	r3, r2
					&read_auxiliary[dev_idx * num_aux_series_groups
 80007b4:	005b      	lsls	r3, r3, #1
 80007b6:	687a      	ldr	r2, [r7, #4]
 80007b8:	4413      	add	r3, r2
					REG_LEN - 2);
 80007ba:	2208      	movs	r2, #8
 80007bc:	3a02      	subs	r2, #2
			memcpy(
 80007be:	68f9      	ldr	r1, [r7, #12]
 80007c0:	4618      	mov	r0, r3
 80007c2:	f008 f827 	bl	8008814 <memcpy>
		for (uint8_t dev_idx = 0; dev_idx < LTC_Get_Num_Devices(); dev_idx++) {
 80007c6:	7f7b      	ldrb	r3, [r7, #29]
 80007c8:	3301      	adds	r3, #1
 80007ca:	777b      	strb	r3, [r7, #29]
 80007cc:	f7ff fef6 	bl	80005bc <LTC_Get_Num_Devices>
 80007d0:	4603      	mov	r3, r0
 80007d2:	461a      	mov	r2, r3
 80007d4:	7f7b      	ldrb	r3, [r7, #29]
 80007d6:	4293      	cmp	r3, r2
 80007d8:	d3dc      	bcc.n	8000794 <LTC_ReadRawCellTemps+0x128>
		}

		LTC_nCS_High(); //Pull CS high
 80007da:	f000 fd9b 	bl	8001314 <LTC_nCS_High>
			i < (num_aux_series_groups / LTC_SERIES_GROUPS_PER_RDAUX); i++) {
 80007de:	7fbb      	ldrb	r3, [r7, #30]
 80007e0:	3301      	adds	r3, #1
 80007e2:	77bb      	strb	r3, [r7, #30]
 80007e4:	2206      	movs	r2, #6
 80007e6:	2303      	movs	r3, #3
 80007e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80007ec:	b2db      	uxtb	r3, r3
 80007ee:	7fba      	ldrb	r2, [r7, #30]
 80007f0:	429a      	cmp	r2, r3
 80007f2:	f4ff af75 	bcc.w	80006e0 <LTC_ReadRawCellTemps+0x74>
	}

	return ret;
 80007f6:	7ffb      	ldrb	r3, [r7, #31]
 80007f8:	46b5      	mov	sp, r6
}
 80007fa:	4618      	mov	r0, r3
 80007fc:	3724      	adds	r7, #36	; 0x24
 80007fe:	46bd      	mov	sp, r7
 8000800:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8000804:	08009144 	.word	0x08009144
 8000808:	200002a0 	.word	0x200002a0

0800080c <LTC_ADAX>:
	LTC_nCS_High();
}

void LTC_ADAX(uint8_t MD, //ADC Mode
		uint8_t CHG //GPIO Channels to be measured)
		) {
 800080c:	b580      	push	{r7, lr}
 800080e:	b084      	sub	sp, #16
 8000810:	af00      	add	r7, sp, #0
 8000812:	4603      	mov	r3, r0
 8000814:	460a      	mov	r2, r1
 8000816:	71fb      	strb	r3, [r7, #7]
 8000818:	4613      	mov	r3, r2
 800081a:	71bb      	strb	r3, [r7, #6]
	uint8_t cmd[4];
	uint16_t cmd_pec;
	uint8_t md_bits;

	md_bits = (MD & 0x02) >> 1;
 800081c:	79fb      	ldrb	r3, [r7, #7]
 800081e:	105b      	asrs	r3, r3, #1
 8000820:	b2db      	uxtb	r3, r3
 8000822:	f003 0301 	and.w	r3, r3, #1
 8000826:	73fb      	strb	r3, [r7, #15]
	cmd[0] = md_bits + 0x04;
 8000828:	7bfb      	ldrb	r3, [r7, #15]
 800082a:	3304      	adds	r3, #4
 800082c:	b2db      	uxtb	r3, r3
 800082e:	723b      	strb	r3, [r7, #8]
	md_bits = (MD & 0x01) << 7;
 8000830:	79fb      	ldrb	r3, [r7, #7]
 8000832:	01db      	lsls	r3, r3, #7
 8000834:	73fb      	strb	r3, [r7, #15]
	cmd[1] = md_bits + 0x60 + CHG;
 8000836:	7bfa      	ldrb	r2, [r7, #15]
 8000838:	79bb      	ldrb	r3, [r7, #6]
 800083a:	4413      	add	r3, r2
 800083c:	b2db      	uxtb	r3, r3
 800083e:	3360      	adds	r3, #96	; 0x60
 8000840:	b2db      	uxtb	r3, r3
 8000842:	727b      	strb	r3, [r7, #9]
	cmd_pec = LTC_PEC15_Calc(2, cmd);
 8000844:	f107 0308 	add.w	r3, r7, #8
 8000848:	4619      	mov	r1, r3
 800084a:	2002      	movs	r0, #2
 800084c:	f7ff fe72 	bl	8000534 <LTC_PEC15_Calc>
 8000850:	4603      	mov	r3, r0
 8000852:	81bb      	strh	r3, [r7, #12]
	cmd[2] = (uint8_t) (cmd_pec >> 8);
 8000854:	89bb      	ldrh	r3, [r7, #12]
 8000856:	0a1b      	lsrs	r3, r3, #8
 8000858:	b29b      	uxth	r3, r3
 800085a:	b2db      	uxtb	r3, r3
 800085c:	72bb      	strb	r3, [r7, #10]
	cmd[3] = (uint8_t) (cmd_pec);
 800085e:	89bb      	ldrh	r3, [r7, #12]
 8000860:	b2db      	uxtb	r3, r3
 8000862:	72fb      	strb	r3, [r7, #11]
	 wakeup_idle (); //This will guarantee that the ltc6811 isoSPI port is awake. This command can be removed.
	 output_low(LTC6811_CS);
	 spi_write_array(4,cmd);
	 output_high(LTC6811_CS);
	 */
	LTC_Wakeup_Idle(); //This will guarantee that the ltc6811 isoSPI port is awake. This command can be removed.
 8000864:	f7ff feca 	bl	80005fc <LTC_Wakeup_Idle>
	LTC_nCS_Low();
 8000868:	f000 fd60 	bl	800132c <LTC_nCS_Low>
	HAL_SPI_Transmit(&hspi1, (uint8_t*) cmd, 4, 100);
 800086c:	f107 0108 	add.w	r1, r7, #8
 8000870:	2364      	movs	r3, #100	; 0x64
 8000872:	2204      	movs	r2, #4
 8000874:	4804      	ldr	r0, [pc, #16]	; (8000888 <LTC_ADAX+0x7c>)
 8000876:	f003 fda1 	bl	80043bc <HAL_SPI_Transmit>
	LTC_nCS_High();
 800087a:	f000 fd4b 	bl	8001314 <LTC_nCS_High>
}
 800087e:	bf00      	nop
 8000880:	3710      	adds	r7, #16
 8000882:	46bd      	mov	sp, r7
 8000884:	bd80      	pop	{r7, pc}
 8000886:	bf00      	nop
 8000888:	200002a0 	.word	0x200002a0

0800088c <LTC_PollAdc>:

int32_t LTC_PollAdc() {
 800088c:	b580      	push	{r7, lr}
 800088e:	b084      	sub	sp, #16
 8000890:	af00      	add	r7, sp, #0
	uint32_t counter = 0;
 8000892:	2300      	movs	r3, #0
 8000894:	60fb      	str	r3, [r7, #12]
	uint8_t finished = 0;
 8000896:	2300      	movs	r3, #0
 8000898:	72fb      	strb	r3, [r7, #11]
	uint8_t current_time = 0;
 800089a:	2300      	movs	r3, #0
 800089c:	72bb      	strb	r3, [r7, #10]
	uint8_t cmd[4];
	uint16_t cmd_pec;

	cmd[0] = 0x07;
 800089e:	2307      	movs	r3, #7
 80008a0:	713b      	strb	r3, [r7, #4]
	cmd[1] = 0x14;
 80008a2:	2314      	movs	r3, #20
 80008a4:	717b      	strb	r3, [r7, #5]
	cmd_pec = LTC_PEC15_Calc(2, cmd);
 80008a6:	1d3b      	adds	r3, r7, #4
 80008a8:	4619      	mov	r1, r3
 80008aa:	2002      	movs	r0, #2
 80008ac:	f7ff fe42 	bl	8000534 <LTC_PEC15_Calc>
 80008b0:	4603      	mov	r3, r0
 80008b2:	813b      	strh	r3, [r7, #8]
	cmd[2] = (uint8_t) (cmd_pec >> 8);
 80008b4:	893b      	ldrh	r3, [r7, #8]
 80008b6:	0a1b      	lsrs	r3, r3, #8
 80008b8:	b29b      	uxth	r3, r3
 80008ba:	b2db      	uxtb	r3, r3
 80008bc:	71bb      	strb	r3, [r7, #6]
	cmd[3] = (uint8_t) (cmd_pec);
 80008be:	893b      	ldrh	r3, [r7, #8]
 80008c0:	b2db      	uxtb	r3, r3
 80008c2:	71fb      	strb	r3, [r7, #7]

	LTC_Wakeup_Idle(); //This will guarantee that the ltc6811 isoSPI port is awake. This command can be removed.
 80008c4:	f7ff fe9a 	bl	80005fc <LTC_Wakeup_Idle>

	LTC_nCS_Low();
 80008c8:	f000 fd30 	bl	800132c <LTC_nCS_Low>
	HAL_SPI_Transmit(&hspi1, (uint8_t*) cmd, 4, 100);
 80008cc:	1d39      	adds	r1, r7, #4
 80008ce:	2364      	movs	r3, #100	; 0x64
 80008d0:	2204      	movs	r2, #4
 80008d2:	480f      	ldr	r0, [pc, #60]	; (8000910 <LTC_PollAdc+0x84>)
 80008d4:	f003 fd72 	bl	80043bc <HAL_SPI_Transmit>

	while ((counter < 200000) && (finished == 0)) {
 80008d8:	e00c      	b.n	80008f4 <LTC_PollAdc+0x68>
		current_time = HAL_GetTick();
 80008da:	f000 ff7f 	bl	80017dc <HAL_GetTick>
 80008de:	4603      	mov	r3, r0
 80008e0:	72bb      	strb	r3, [r7, #10]
		if (current_time > 0) {
 80008e2:	7abb      	ldrb	r3, [r7, #10]
 80008e4:	2b00      	cmp	r3, #0
 80008e6:	d002      	beq.n	80008ee <LTC_PollAdc+0x62>
			finished = 1;
 80008e8:	2301      	movs	r3, #1
 80008ea:	72fb      	strb	r3, [r7, #11]
 80008ec:	e002      	b.n	80008f4 <LTC_PollAdc+0x68>
		} else {
			counter = counter + 10;
 80008ee:	68fb      	ldr	r3, [r7, #12]
 80008f0:	330a      	adds	r3, #10
 80008f2:	60fb      	str	r3, [r7, #12]
	while ((counter < 200000) && (finished == 0)) {
 80008f4:	68fb      	ldr	r3, [r7, #12]
 80008f6:	4a07      	ldr	r2, [pc, #28]	; (8000914 <LTC_PollAdc+0x88>)
 80008f8:	4293      	cmp	r3, r2
 80008fa:	d802      	bhi.n	8000902 <LTC_PollAdc+0x76>
 80008fc:	7afb      	ldrb	r3, [r7, #11]
 80008fe:	2b00      	cmp	r3, #0
 8000900:	d0eb      	beq.n	80008da <LTC_PollAdc+0x4e>
		}
	}
	LTC_nCS_High();
 8000902:	f000 fd07 	bl	8001314 <LTC_nCS_High>
	return (counter);
 8000906:	68fb      	ldr	r3, [r7, #12]
}
 8000908:	4618      	mov	r0, r3
 800090a:	3710      	adds	r7, #16
 800090c:	46bd      	mov	sp, r7
 800090e:	bd80      	pop	{r7, pc}
 8000910:	200002a0 	.word	0x200002a0
 8000914:	00030d3f 	.word	0x00030d3f

08000918 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
ADC_HandleTypeDef hadc2;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000918:	b580      	push	{r7, lr}
 800091a:	b084      	sub	sp, #16
 800091c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800091e:	1d3b      	adds	r3, r7, #4
 8000920:	2200      	movs	r2, #0
 8000922:	601a      	str	r2, [r3, #0]
 8000924:	605a      	str	r2, [r3, #4]
 8000926:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000928:	4b18      	ldr	r3, [pc, #96]	; (800098c <MX_ADC1_Init+0x74>)
 800092a:	4a19      	ldr	r2, [pc, #100]	; (8000990 <MX_ADC1_Init+0x78>)
 800092c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800092e:	4b17      	ldr	r3, [pc, #92]	; (800098c <MX_ADC1_Init+0x74>)
 8000930:	2200      	movs	r2, #0
 8000932:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000934:	4b15      	ldr	r3, [pc, #84]	; (800098c <MX_ADC1_Init+0x74>)
 8000936:	2200      	movs	r2, #0
 8000938:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800093a:	4b14      	ldr	r3, [pc, #80]	; (800098c <MX_ADC1_Init+0x74>)
 800093c:	2200      	movs	r2, #0
 800093e:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000940:	4b12      	ldr	r3, [pc, #72]	; (800098c <MX_ADC1_Init+0x74>)
 8000942:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8000946:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000948:	4b10      	ldr	r3, [pc, #64]	; (800098c <MX_ADC1_Init+0x74>)
 800094a:	2200      	movs	r2, #0
 800094c:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 800094e:	4b0f      	ldr	r3, [pc, #60]	; (800098c <MX_ADC1_Init+0x74>)
 8000950:	2201      	movs	r2, #1
 8000952:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000954:	480d      	ldr	r0, [pc, #52]	; (800098c <MX_ADC1_Init+0x74>)
 8000956:	f000 ff6f 	bl	8001838 <HAL_ADC_Init>
 800095a:	4603      	mov	r3, r0
 800095c:	2b00      	cmp	r3, #0
 800095e:	d001      	beq.n	8000964 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8000960:	f000 fc52 	bl	8001208 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_14;
 8000964:	230e      	movs	r3, #14
 8000966:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000968:	2301      	movs	r3, #1
 800096a:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800096c:	2300      	movs	r3, #0
 800096e:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000970:	1d3b      	adds	r3, r7, #4
 8000972:	4619      	mov	r1, r3
 8000974:	4805      	ldr	r0, [pc, #20]	; (800098c <MX_ADC1_Init+0x74>)
 8000976:	f001 f837 	bl	80019e8 <HAL_ADC_ConfigChannel>
 800097a:	4603      	mov	r3, r0
 800097c:	2b00      	cmp	r3, #0
 800097e:	d001      	beq.n	8000984 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8000980:	f000 fc42 	bl	8001208 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000984:	bf00      	nop
 8000986:	3710      	adds	r7, #16
 8000988:	46bd      	mov	sp, r7
 800098a:	bd80      	pop	{r7, pc}
 800098c:	200001ec 	.word	0x200001ec
 8000990:	40012400 	.word	0x40012400

08000994 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 8000994:	b580      	push	{r7, lr}
 8000996:	b084      	sub	sp, #16
 8000998:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800099a:	1d3b      	adds	r3, r7, #4
 800099c:	2200      	movs	r2, #0
 800099e:	601a      	str	r2, [r3, #0]
 80009a0:	605a      	str	r2, [r3, #4]
 80009a2:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 80009a4:	4b18      	ldr	r3, [pc, #96]	; (8000a08 <MX_ADC2_Init+0x74>)
 80009a6:	4a19      	ldr	r2, [pc, #100]	; (8000a0c <MX_ADC2_Init+0x78>)
 80009a8:	601a      	str	r2, [r3, #0]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80009aa:	4b17      	ldr	r3, [pc, #92]	; (8000a08 <MX_ADC2_Init+0x74>)
 80009ac:	2200      	movs	r2, #0
 80009ae:	609a      	str	r2, [r3, #8]
  hadc2.Init.ContinuousConvMode = DISABLE;
 80009b0:	4b15      	ldr	r3, [pc, #84]	; (8000a08 <MX_ADC2_Init+0x74>)
 80009b2:	2200      	movs	r2, #0
 80009b4:	731a      	strb	r2, [r3, #12]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 80009b6:	4b14      	ldr	r3, [pc, #80]	; (8000a08 <MX_ADC2_Init+0x74>)
 80009b8:	2200      	movs	r2, #0
 80009ba:	751a      	strb	r2, [r3, #20]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80009bc:	4b12      	ldr	r3, [pc, #72]	; (8000a08 <MX_ADC2_Init+0x74>)
 80009be:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 80009c2:	61da      	str	r2, [r3, #28]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80009c4:	4b10      	ldr	r3, [pc, #64]	; (8000a08 <MX_ADC2_Init+0x74>)
 80009c6:	2200      	movs	r2, #0
 80009c8:	605a      	str	r2, [r3, #4]
  hadc2.Init.NbrOfConversion = 1;
 80009ca:	4b0f      	ldr	r3, [pc, #60]	; (8000a08 <MX_ADC2_Init+0x74>)
 80009cc:	2201      	movs	r2, #1
 80009ce:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 80009d0:	480d      	ldr	r0, [pc, #52]	; (8000a08 <MX_ADC2_Init+0x74>)
 80009d2:	f000 ff31 	bl	8001838 <HAL_ADC_Init>
 80009d6:	4603      	mov	r3, r0
 80009d8:	2b00      	cmp	r3, #0
 80009da:	d001      	beq.n	80009e0 <MX_ADC2_Init+0x4c>
  {
    Error_Handler();
 80009dc:	f000 fc14 	bl	8001208 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_10;
 80009e0:	230a      	movs	r3, #10
 80009e2:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80009e4:	2301      	movs	r3, #1
 80009e6:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80009e8:	2300      	movs	r3, #0
 80009ea:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80009ec:	1d3b      	adds	r3, r7, #4
 80009ee:	4619      	mov	r1, r3
 80009f0:	4805      	ldr	r0, [pc, #20]	; (8000a08 <MX_ADC2_Init+0x74>)
 80009f2:	f000 fff9 	bl	80019e8 <HAL_ADC_ConfigChannel>
 80009f6:	4603      	mov	r3, r0
 80009f8:	2b00      	cmp	r3, #0
 80009fa:	d001      	beq.n	8000a00 <MX_ADC2_Init+0x6c>
  {
    Error_Handler();
 80009fc:	f000 fc04 	bl	8001208 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8000a00:	bf00      	nop
 8000a02:	3710      	adds	r7, #16
 8000a04:	46bd      	mov	sp, r7
 8000a06:	bd80      	pop	{r7, pc}
 8000a08:	2000021c 	.word	0x2000021c
 8000a0c:	40012800 	.word	0x40012800

08000a10 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000a10:	b580      	push	{r7, lr}
 8000a12:	b08a      	sub	sp, #40	; 0x28
 8000a14:	af00      	add	r7, sp, #0
 8000a16:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a18:	f107 0318 	add.w	r3, r7, #24
 8000a1c:	2200      	movs	r2, #0
 8000a1e:	601a      	str	r2, [r3, #0]
 8000a20:	605a      	str	r2, [r3, #4]
 8000a22:	609a      	str	r2, [r3, #8]
 8000a24:	60da      	str	r2, [r3, #12]
  if(adcHandle->Instance==ADC1)
 8000a26:	687b      	ldr	r3, [r7, #4]
 8000a28:	681b      	ldr	r3, [r3, #0]
 8000a2a:	4a28      	ldr	r2, [pc, #160]	; (8000acc <HAL_ADC_MspInit+0xbc>)
 8000a2c:	4293      	cmp	r3, r2
 8000a2e:	d122      	bne.n	8000a76 <HAL_ADC_MspInit+0x66>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000a30:	4b27      	ldr	r3, [pc, #156]	; (8000ad0 <HAL_ADC_MspInit+0xc0>)
 8000a32:	699b      	ldr	r3, [r3, #24]
 8000a34:	4a26      	ldr	r2, [pc, #152]	; (8000ad0 <HAL_ADC_MspInit+0xc0>)
 8000a36:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000a3a:	6193      	str	r3, [r2, #24]
 8000a3c:	4b24      	ldr	r3, [pc, #144]	; (8000ad0 <HAL_ADC_MspInit+0xc0>)
 8000a3e:	699b      	ldr	r3, [r3, #24]
 8000a40:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000a44:	617b      	str	r3, [r7, #20]
 8000a46:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a48:	4b21      	ldr	r3, [pc, #132]	; (8000ad0 <HAL_ADC_MspInit+0xc0>)
 8000a4a:	699b      	ldr	r3, [r3, #24]
 8000a4c:	4a20      	ldr	r2, [pc, #128]	; (8000ad0 <HAL_ADC_MspInit+0xc0>)
 8000a4e:	f043 0310 	orr.w	r3, r3, #16
 8000a52:	6193      	str	r3, [r2, #24]
 8000a54:	4b1e      	ldr	r3, [pc, #120]	; (8000ad0 <HAL_ADC_MspInit+0xc0>)
 8000a56:	699b      	ldr	r3, [r3, #24]
 8000a58:	f003 0310 	and.w	r3, r3, #16
 8000a5c:	613b      	str	r3, [r7, #16]
 8000a5e:	693b      	ldr	r3, [r7, #16]
    /**ADC1 GPIO Configuration
    PC4     ------> ADC1_IN14
    PC5     ------> ADC1_IN15
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8000a60:	2330      	movs	r3, #48	; 0x30
 8000a62:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000a64:	2303      	movs	r3, #3
 8000a66:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000a68:	f107 0318 	add.w	r3, r7, #24
 8000a6c:	4619      	mov	r1, r3
 8000a6e:	4819      	ldr	r0, [pc, #100]	; (8000ad4 <HAL_ADC_MspInit+0xc4>)
 8000a70:	f001 fafc 	bl	800206c <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 8000a74:	e026      	b.n	8000ac4 <HAL_ADC_MspInit+0xb4>
  else if(adcHandle->Instance==ADC2)
 8000a76:	687b      	ldr	r3, [r7, #4]
 8000a78:	681b      	ldr	r3, [r3, #0]
 8000a7a:	4a17      	ldr	r2, [pc, #92]	; (8000ad8 <HAL_ADC_MspInit+0xc8>)
 8000a7c:	4293      	cmp	r3, r2
 8000a7e:	d121      	bne.n	8000ac4 <HAL_ADC_MspInit+0xb4>
    __HAL_RCC_ADC2_CLK_ENABLE();
 8000a80:	4b13      	ldr	r3, [pc, #76]	; (8000ad0 <HAL_ADC_MspInit+0xc0>)
 8000a82:	699b      	ldr	r3, [r3, #24]
 8000a84:	4a12      	ldr	r2, [pc, #72]	; (8000ad0 <HAL_ADC_MspInit+0xc0>)
 8000a86:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000a8a:	6193      	str	r3, [r2, #24]
 8000a8c:	4b10      	ldr	r3, [pc, #64]	; (8000ad0 <HAL_ADC_MspInit+0xc0>)
 8000a8e:	699b      	ldr	r3, [r3, #24]
 8000a90:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000a94:	60fb      	str	r3, [r7, #12]
 8000a96:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a98:	4b0d      	ldr	r3, [pc, #52]	; (8000ad0 <HAL_ADC_MspInit+0xc0>)
 8000a9a:	699b      	ldr	r3, [r3, #24]
 8000a9c:	4a0c      	ldr	r2, [pc, #48]	; (8000ad0 <HAL_ADC_MspInit+0xc0>)
 8000a9e:	f043 0310 	orr.w	r3, r3, #16
 8000aa2:	6193      	str	r3, [r2, #24]
 8000aa4:	4b0a      	ldr	r3, [pc, #40]	; (8000ad0 <HAL_ADC_MspInit+0xc0>)
 8000aa6:	699b      	ldr	r3, [r3, #24]
 8000aa8:	f003 0310 	and.w	r3, r3, #16
 8000aac:	60bb      	str	r3, [r7, #8]
 8000aae:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8000ab0:	230f      	movs	r3, #15
 8000ab2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000ab4:	2303      	movs	r3, #3
 8000ab6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ab8:	f107 0318 	add.w	r3, r7, #24
 8000abc:	4619      	mov	r1, r3
 8000abe:	4805      	ldr	r0, [pc, #20]	; (8000ad4 <HAL_ADC_MspInit+0xc4>)
 8000ac0:	f001 fad4 	bl	800206c <HAL_GPIO_Init>
}
 8000ac4:	bf00      	nop
 8000ac6:	3728      	adds	r7, #40	; 0x28
 8000ac8:	46bd      	mov	sp, r7
 8000aca:	bd80      	pop	{r7, pc}
 8000acc:	40012400 	.word	0x40012400
 8000ad0:	40021000 	.word	0x40021000
 8000ad4:	40011000 	.word	0x40011000
 8000ad8:	40012800 	.word	0x40012800

08000adc <MX_CAN1_Init>:
CAN_HandleTypeDef hcan1;
CAN_HandleTypeDef hcan2;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 8000adc:	b580      	push	{r7, lr}
 8000ade:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8000ae0:	4b16      	ldr	r3, [pc, #88]	; (8000b3c <MX_CAN1_Init+0x60>)
 8000ae2:	4a17      	ldr	r2, [pc, #92]	; (8000b40 <MX_CAN1_Init+0x64>)
 8000ae4:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 16;
 8000ae6:	4b15      	ldr	r3, [pc, #84]	; (8000b3c <MX_CAN1_Init+0x60>)
 8000ae8:	2210      	movs	r2, #16
 8000aea:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8000aec:	4b13      	ldr	r3, [pc, #76]	; (8000b3c <MX_CAN1_Init+0x60>)
 8000aee:	2200      	movs	r2, #0
 8000af0:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000af2:	4b12      	ldr	r3, [pc, #72]	; (8000b3c <MX_CAN1_Init+0x60>)
 8000af4:	2200      	movs	r2, #0
 8000af6:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_1TQ;
 8000af8:	4b10      	ldr	r3, [pc, #64]	; (8000b3c <MX_CAN1_Init+0x60>)
 8000afa:	2200      	movs	r2, #0
 8000afc:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 8000afe:	4b0f      	ldr	r3, [pc, #60]	; (8000b3c <MX_CAN1_Init+0x60>)
 8000b00:	2200      	movs	r2, #0
 8000b02:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8000b04:	4b0d      	ldr	r3, [pc, #52]	; (8000b3c <MX_CAN1_Init+0x60>)
 8000b06:	2200      	movs	r2, #0
 8000b08:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8000b0a:	4b0c      	ldr	r3, [pc, #48]	; (8000b3c <MX_CAN1_Init+0x60>)
 8000b0c:	2200      	movs	r2, #0
 8000b0e:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8000b10:	4b0a      	ldr	r3, [pc, #40]	; (8000b3c <MX_CAN1_Init+0x60>)
 8000b12:	2200      	movs	r2, #0
 8000b14:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8000b16:	4b09      	ldr	r3, [pc, #36]	; (8000b3c <MX_CAN1_Init+0x60>)
 8000b18:	2200      	movs	r2, #0
 8000b1a:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8000b1c:	4b07      	ldr	r3, [pc, #28]	; (8000b3c <MX_CAN1_Init+0x60>)
 8000b1e:	2200      	movs	r2, #0
 8000b20:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8000b22:	4b06      	ldr	r3, [pc, #24]	; (8000b3c <MX_CAN1_Init+0x60>)
 8000b24:	2200      	movs	r2, #0
 8000b26:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8000b28:	4804      	ldr	r0, [pc, #16]	; (8000b3c <MX_CAN1_Init+0x60>)
 8000b2a:	f001 f896 	bl	8001c5a <HAL_CAN_Init>
 8000b2e:	4603      	mov	r3, r0
 8000b30:	2b00      	cmp	r3, #0
 8000b32:	d001      	beq.n	8000b38 <MX_CAN1_Init+0x5c>
  {
    Error_Handler();
 8000b34:	f000 fb68 	bl	8001208 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 8000b38:	bf00      	nop
 8000b3a:	bd80      	pop	{r7, pc}
 8000b3c:	2000024c 	.word	0x2000024c
 8000b40:	40006400 	.word	0x40006400

08000b44 <MX_CAN2_Init>:
/* CAN2 init function */
void MX_CAN2_Init(void)
{
 8000b44:	b580      	push	{r7, lr}
 8000b46:	af00      	add	r7, sp, #0
  /* USER CODE END CAN2_Init 0 */

  /* USER CODE BEGIN CAN2_Init 1 */

  /* USER CODE END CAN2_Init 1 */
  hcan2.Instance = CAN2;
 8000b48:	4b16      	ldr	r3, [pc, #88]	; (8000ba4 <MX_CAN2_Init+0x60>)
 8000b4a:	4a17      	ldr	r2, [pc, #92]	; (8000ba8 <MX_CAN2_Init+0x64>)
 8000b4c:	601a      	str	r2, [r3, #0]
  hcan2.Init.Prescaler = 16;
 8000b4e:	4b15      	ldr	r3, [pc, #84]	; (8000ba4 <MX_CAN2_Init+0x60>)
 8000b50:	2210      	movs	r2, #16
 8000b52:	605a      	str	r2, [r3, #4]
  hcan2.Init.Mode = CAN_MODE_NORMAL;
 8000b54:	4b13      	ldr	r3, [pc, #76]	; (8000ba4 <MX_CAN2_Init+0x60>)
 8000b56:	2200      	movs	r2, #0
 8000b58:	609a      	str	r2, [r3, #8]
  hcan2.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000b5a:	4b12      	ldr	r3, [pc, #72]	; (8000ba4 <MX_CAN2_Init+0x60>)
 8000b5c:	2200      	movs	r2, #0
 8000b5e:	60da      	str	r2, [r3, #12]
  hcan2.Init.TimeSeg1 = CAN_BS1_1TQ;
 8000b60:	4b10      	ldr	r3, [pc, #64]	; (8000ba4 <MX_CAN2_Init+0x60>)
 8000b62:	2200      	movs	r2, #0
 8000b64:	611a      	str	r2, [r3, #16]
  hcan2.Init.TimeSeg2 = CAN_BS2_1TQ;
 8000b66:	4b0f      	ldr	r3, [pc, #60]	; (8000ba4 <MX_CAN2_Init+0x60>)
 8000b68:	2200      	movs	r2, #0
 8000b6a:	615a      	str	r2, [r3, #20]
  hcan2.Init.TimeTriggeredMode = DISABLE;
 8000b6c:	4b0d      	ldr	r3, [pc, #52]	; (8000ba4 <MX_CAN2_Init+0x60>)
 8000b6e:	2200      	movs	r2, #0
 8000b70:	761a      	strb	r2, [r3, #24]
  hcan2.Init.AutoBusOff = DISABLE;
 8000b72:	4b0c      	ldr	r3, [pc, #48]	; (8000ba4 <MX_CAN2_Init+0x60>)
 8000b74:	2200      	movs	r2, #0
 8000b76:	765a      	strb	r2, [r3, #25]
  hcan2.Init.AutoWakeUp = DISABLE;
 8000b78:	4b0a      	ldr	r3, [pc, #40]	; (8000ba4 <MX_CAN2_Init+0x60>)
 8000b7a:	2200      	movs	r2, #0
 8000b7c:	769a      	strb	r2, [r3, #26]
  hcan2.Init.AutoRetransmission = DISABLE;
 8000b7e:	4b09      	ldr	r3, [pc, #36]	; (8000ba4 <MX_CAN2_Init+0x60>)
 8000b80:	2200      	movs	r2, #0
 8000b82:	76da      	strb	r2, [r3, #27]
  hcan2.Init.ReceiveFifoLocked = DISABLE;
 8000b84:	4b07      	ldr	r3, [pc, #28]	; (8000ba4 <MX_CAN2_Init+0x60>)
 8000b86:	2200      	movs	r2, #0
 8000b88:	771a      	strb	r2, [r3, #28]
  hcan2.Init.TransmitFifoPriority = DISABLE;
 8000b8a:	4b06      	ldr	r3, [pc, #24]	; (8000ba4 <MX_CAN2_Init+0x60>)
 8000b8c:	2200      	movs	r2, #0
 8000b8e:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan2) != HAL_OK)
 8000b90:	4804      	ldr	r0, [pc, #16]	; (8000ba4 <MX_CAN2_Init+0x60>)
 8000b92:	f001 f862 	bl	8001c5a <HAL_CAN_Init>
 8000b96:	4603      	mov	r3, r0
 8000b98:	2b00      	cmp	r3, #0
 8000b9a:	d001      	beq.n	8000ba0 <MX_CAN2_Init+0x5c>
  {
    Error_Handler();
 8000b9c:	f000 fb34 	bl	8001208 <Error_Handler>
  }
  /* USER CODE BEGIN CAN2_Init 2 */

  /* USER CODE END CAN2_Init 2 */

}
 8000ba0:	bf00      	nop
 8000ba2:	bd80      	pop	{r7, pc}
 8000ba4:	20000274 	.word	0x20000274
 8000ba8:	40006800 	.word	0x40006800

08000bac <HAL_CAN_MspInit>:

static uint32_t HAL_RCC_CAN1_CLK_ENABLED=0;

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8000bac:	b580      	push	{r7, lr}
 8000bae:	b08c      	sub	sp, #48	; 0x30
 8000bb0:	af00      	add	r7, sp, #0
 8000bb2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bb4:	f107 031c 	add.w	r3, r7, #28
 8000bb8:	2200      	movs	r2, #0
 8000bba:	601a      	str	r2, [r3, #0]
 8000bbc:	605a      	str	r2, [r3, #4]
 8000bbe:	609a      	str	r2, [r3, #8]
 8000bc0:	60da      	str	r2, [r3, #12]
  if(canHandle->Instance==CAN1)
 8000bc2:	687b      	ldr	r3, [r7, #4]
 8000bc4:	681b      	ldr	r3, [r3, #0]
 8000bc6:	4a50      	ldr	r2, [pc, #320]	; (8000d08 <HAL_CAN_MspInit+0x15c>)
 8000bc8:	4293      	cmp	r3, r2
 8000bca:	d14d      	bne.n	8000c68 <HAL_CAN_MspInit+0xbc>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    HAL_RCC_CAN1_CLK_ENABLED++;
 8000bcc:	4b4f      	ldr	r3, [pc, #316]	; (8000d0c <HAL_CAN_MspInit+0x160>)
 8000bce:	681b      	ldr	r3, [r3, #0]
 8000bd0:	3301      	adds	r3, #1
 8000bd2:	4a4e      	ldr	r2, [pc, #312]	; (8000d0c <HAL_CAN_MspInit+0x160>)
 8000bd4:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 8000bd6:	4b4d      	ldr	r3, [pc, #308]	; (8000d0c <HAL_CAN_MspInit+0x160>)
 8000bd8:	681b      	ldr	r3, [r3, #0]
 8000bda:	2b01      	cmp	r3, #1
 8000bdc:	d10b      	bne.n	8000bf6 <HAL_CAN_MspInit+0x4a>
      __HAL_RCC_CAN1_CLK_ENABLE();
 8000bde:	4b4c      	ldr	r3, [pc, #304]	; (8000d10 <HAL_CAN_MspInit+0x164>)
 8000be0:	69db      	ldr	r3, [r3, #28]
 8000be2:	4a4b      	ldr	r2, [pc, #300]	; (8000d10 <HAL_CAN_MspInit+0x164>)
 8000be4:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000be8:	61d3      	str	r3, [r2, #28]
 8000bea:	4b49      	ldr	r3, [pc, #292]	; (8000d10 <HAL_CAN_MspInit+0x164>)
 8000bec:	69db      	ldr	r3, [r3, #28]
 8000bee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000bf2:	61bb      	str	r3, [r7, #24]
 8000bf4:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000bf6:	4b46      	ldr	r3, [pc, #280]	; (8000d10 <HAL_CAN_MspInit+0x164>)
 8000bf8:	699b      	ldr	r3, [r3, #24]
 8000bfa:	4a45      	ldr	r2, [pc, #276]	; (8000d10 <HAL_CAN_MspInit+0x164>)
 8000bfc:	f043 0308 	orr.w	r3, r3, #8
 8000c00:	6193      	str	r3, [r2, #24]
 8000c02:	4b43      	ldr	r3, [pc, #268]	; (8000d10 <HAL_CAN_MspInit+0x164>)
 8000c04:	699b      	ldr	r3, [r3, #24]
 8000c06:	f003 0308 	and.w	r3, r3, #8
 8000c0a:	617b      	str	r3, [r7, #20]
 8000c0c:	697b      	ldr	r3, [r7, #20]
    /**CAN1 GPIO Configuration
    PB8     ------> CAN1_RX
    PB9     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8000c0e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000c12:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c14:	2300      	movs	r3, #0
 8000c16:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c18:	2300      	movs	r3, #0
 8000c1a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c1c:	f107 031c 	add.w	r3, r7, #28
 8000c20:	4619      	mov	r1, r3
 8000c22:	483c      	ldr	r0, [pc, #240]	; (8000d14 <HAL_CAN_MspInit+0x168>)
 8000c24:	f001 fa22 	bl	800206c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000c28:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000c2c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c2e:	2302      	movs	r3, #2
 8000c30:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000c32:	2303      	movs	r3, #3
 8000c34:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c36:	f107 031c 	add.w	r3, r7, #28
 8000c3a:	4619      	mov	r1, r3
 8000c3c:	4835      	ldr	r0, [pc, #212]	; (8000d14 <HAL_CAN_MspInit+0x168>)
 8000c3e:	f001 fa15 	bl	800206c <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_CAN1_2();
 8000c42:	4b35      	ldr	r3, [pc, #212]	; (8000d18 <HAL_CAN_MspInit+0x16c>)
 8000c44:	685b      	ldr	r3, [r3, #4]
 8000c46:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000c48:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000c4a:	f423 43c0 	bic.w	r3, r3, #24576	; 0x6000
 8000c4e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000c50:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000c52:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8000c56:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000c58:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000c5a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000c5e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000c60:	4a2d      	ldr	r2, [pc, #180]	; (8000d18 <HAL_CAN_MspInit+0x16c>)
 8000c62:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000c64:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN CAN2_MspInit 1 */

  /* USER CODE END CAN2_MspInit 1 */
  }
}
 8000c66:	e04b      	b.n	8000d00 <HAL_CAN_MspInit+0x154>
  else if(canHandle->Instance==CAN2)
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	681b      	ldr	r3, [r3, #0]
 8000c6c:	4a2b      	ldr	r2, [pc, #172]	; (8000d1c <HAL_CAN_MspInit+0x170>)
 8000c6e:	4293      	cmp	r3, r2
 8000c70:	d146      	bne.n	8000d00 <HAL_CAN_MspInit+0x154>
    __HAL_RCC_CAN2_CLK_ENABLE();
 8000c72:	4b27      	ldr	r3, [pc, #156]	; (8000d10 <HAL_CAN_MspInit+0x164>)
 8000c74:	69db      	ldr	r3, [r3, #28]
 8000c76:	4a26      	ldr	r2, [pc, #152]	; (8000d10 <HAL_CAN_MspInit+0x164>)
 8000c78:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8000c7c:	61d3      	str	r3, [r2, #28]
 8000c7e:	4b24      	ldr	r3, [pc, #144]	; (8000d10 <HAL_CAN_MspInit+0x164>)
 8000c80:	69db      	ldr	r3, [r3, #28]
 8000c82:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8000c86:	613b      	str	r3, [r7, #16]
 8000c88:	693b      	ldr	r3, [r7, #16]
    HAL_RCC_CAN1_CLK_ENABLED++;
 8000c8a:	4b20      	ldr	r3, [pc, #128]	; (8000d0c <HAL_CAN_MspInit+0x160>)
 8000c8c:	681b      	ldr	r3, [r3, #0]
 8000c8e:	3301      	adds	r3, #1
 8000c90:	4a1e      	ldr	r2, [pc, #120]	; (8000d0c <HAL_CAN_MspInit+0x160>)
 8000c92:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 8000c94:	4b1d      	ldr	r3, [pc, #116]	; (8000d0c <HAL_CAN_MspInit+0x160>)
 8000c96:	681b      	ldr	r3, [r3, #0]
 8000c98:	2b01      	cmp	r3, #1
 8000c9a:	d10b      	bne.n	8000cb4 <HAL_CAN_MspInit+0x108>
      __HAL_RCC_CAN1_CLK_ENABLE();
 8000c9c:	4b1c      	ldr	r3, [pc, #112]	; (8000d10 <HAL_CAN_MspInit+0x164>)
 8000c9e:	69db      	ldr	r3, [r3, #28]
 8000ca0:	4a1b      	ldr	r2, [pc, #108]	; (8000d10 <HAL_CAN_MspInit+0x164>)
 8000ca2:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000ca6:	61d3      	str	r3, [r2, #28]
 8000ca8:	4b19      	ldr	r3, [pc, #100]	; (8000d10 <HAL_CAN_MspInit+0x164>)
 8000caa:	69db      	ldr	r3, [r3, #28]
 8000cac:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000cb0:	60fb      	str	r3, [r7, #12]
 8000cb2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000cb4:	4b16      	ldr	r3, [pc, #88]	; (8000d10 <HAL_CAN_MspInit+0x164>)
 8000cb6:	699b      	ldr	r3, [r3, #24]
 8000cb8:	4a15      	ldr	r2, [pc, #84]	; (8000d10 <HAL_CAN_MspInit+0x164>)
 8000cba:	f043 0308 	orr.w	r3, r3, #8
 8000cbe:	6193      	str	r3, [r2, #24]
 8000cc0:	4b13      	ldr	r3, [pc, #76]	; (8000d10 <HAL_CAN_MspInit+0x164>)
 8000cc2:	699b      	ldr	r3, [r3, #24]
 8000cc4:	f003 0308 	and.w	r3, r3, #8
 8000cc8:	60bb      	str	r3, [r7, #8]
 8000cca:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8000ccc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000cd0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000cd2:	2300      	movs	r3, #0
 8000cd4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cd6:	2300      	movs	r3, #0
 8000cd8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000cda:	f107 031c 	add.w	r3, r7, #28
 8000cde:	4619      	mov	r1, r3
 8000ce0:	480c      	ldr	r0, [pc, #48]	; (8000d14 <HAL_CAN_MspInit+0x168>)
 8000ce2:	f001 f9c3 	bl	800206c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000ce6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000cea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cec:	2302      	movs	r3, #2
 8000cee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000cf0:	2303      	movs	r3, #3
 8000cf2:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000cf4:	f107 031c 	add.w	r3, r7, #28
 8000cf8:	4619      	mov	r1, r3
 8000cfa:	4806      	ldr	r0, [pc, #24]	; (8000d14 <HAL_CAN_MspInit+0x168>)
 8000cfc:	f001 f9b6 	bl	800206c <HAL_GPIO_Init>
}
 8000d00:	bf00      	nop
 8000d02:	3730      	adds	r7, #48	; 0x30
 8000d04:	46bd      	mov	sp, r7
 8000d06:	bd80      	pop	{r7, pc}
 8000d08:	40006400 	.word	0x40006400
 8000d0c:	2000029c 	.word	0x2000029c
 8000d10:	40021000 	.word	0x40021000
 8000d14:	40010c00 	.word	0x40010c00
 8000d18:	40010000 	.word	0x40010000
 8000d1c:	40006800 	.word	0x40006800

08000d20 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000d20:	b580      	push	{r7, lr}
 8000d22:	b088      	sub	sp, #32
 8000d24:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d26:	f107 0310 	add.w	r3, r7, #16
 8000d2a:	2200      	movs	r2, #0
 8000d2c:	601a      	str	r2, [r3, #0]
 8000d2e:	605a      	str	r2, [r3, #4]
 8000d30:	609a      	str	r2, [r3, #8]
 8000d32:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d34:	4b33      	ldr	r3, [pc, #204]	; (8000e04 <MX_GPIO_Init+0xe4>)
 8000d36:	699b      	ldr	r3, [r3, #24]
 8000d38:	4a32      	ldr	r2, [pc, #200]	; (8000e04 <MX_GPIO_Init+0xe4>)
 8000d3a:	f043 0310 	orr.w	r3, r3, #16
 8000d3e:	6193      	str	r3, [r2, #24]
 8000d40:	4b30      	ldr	r3, [pc, #192]	; (8000e04 <MX_GPIO_Init+0xe4>)
 8000d42:	699b      	ldr	r3, [r3, #24]
 8000d44:	f003 0310 	and.w	r3, r3, #16
 8000d48:	60fb      	str	r3, [r7, #12]
 8000d4a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000d4c:	4b2d      	ldr	r3, [pc, #180]	; (8000e04 <MX_GPIO_Init+0xe4>)
 8000d4e:	699b      	ldr	r3, [r3, #24]
 8000d50:	4a2c      	ldr	r2, [pc, #176]	; (8000e04 <MX_GPIO_Init+0xe4>)
 8000d52:	f043 0320 	orr.w	r3, r3, #32
 8000d56:	6193      	str	r3, [r2, #24]
 8000d58:	4b2a      	ldr	r3, [pc, #168]	; (8000e04 <MX_GPIO_Init+0xe4>)
 8000d5a:	699b      	ldr	r3, [r3, #24]
 8000d5c:	f003 0320 	and.w	r3, r3, #32
 8000d60:	60bb      	str	r3, [r7, #8]
 8000d62:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d64:	4b27      	ldr	r3, [pc, #156]	; (8000e04 <MX_GPIO_Init+0xe4>)
 8000d66:	699b      	ldr	r3, [r3, #24]
 8000d68:	4a26      	ldr	r2, [pc, #152]	; (8000e04 <MX_GPIO_Init+0xe4>)
 8000d6a:	f043 0304 	orr.w	r3, r3, #4
 8000d6e:	6193      	str	r3, [r2, #24]
 8000d70:	4b24      	ldr	r3, [pc, #144]	; (8000e04 <MX_GPIO_Init+0xe4>)
 8000d72:	699b      	ldr	r3, [r3, #24]
 8000d74:	f003 0304 	and.w	r3, r3, #4
 8000d78:	607b      	str	r3, [r7, #4]
 8000d7a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d7c:	4b21      	ldr	r3, [pc, #132]	; (8000e04 <MX_GPIO_Init+0xe4>)
 8000d7e:	699b      	ldr	r3, [r3, #24]
 8000d80:	4a20      	ldr	r2, [pc, #128]	; (8000e04 <MX_GPIO_Init+0xe4>)
 8000d82:	f043 0308 	orr.w	r3, r3, #8
 8000d86:	6193      	str	r3, [r2, #24]
 8000d88:	4b1e      	ldr	r3, [pc, #120]	; (8000e04 <MX_GPIO_Init+0xe4>)
 8000d8a:	699b      	ldr	r3, [r3, #24]
 8000d8c:	f003 0308 	and.w	r3, r3, #8
 8000d90:	603b      	str	r3, [r7, #0]
 8000d92:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LTC_nCS_GPIO_Port, LTC_nCS_Pin, GPIO_PIN_RESET);
 8000d94:	2200      	movs	r2, #0
 8000d96:	2110      	movs	r1, #16
 8000d98:	481b      	ldr	r0, [pc, #108]	; (8000e08 <MX_GPIO_Init+0xe8>)
 8000d9a:	f001 faeb 	bl	8002374 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(MCU_HEARTBEAT_LED_GPIO_Port, MCU_HEARTBEAT_LED_Pin, GPIO_PIN_RESET);
 8000d9e:	2200      	movs	r2, #0
 8000da0:	2140      	movs	r1, #64	; 0x40
 8000da2:	481a      	ldr	r0, [pc, #104]	; (8000e0c <MX_GPIO_Init+0xec>)
 8000da4:	f001 fae6 	bl	8002374 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LTC_nCS_Pin;
 8000da8:	2310      	movs	r3, #16
 8000daa:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000dac:	2301      	movs	r3, #1
 8000dae:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000db0:	2300      	movs	r3, #0
 8000db2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000db4:	2302      	movs	r3, #2
 8000db6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LTC_nCS_GPIO_Port, &GPIO_InitStruct);
 8000db8:	f107 0310 	add.w	r3, r7, #16
 8000dbc:	4619      	mov	r1, r3
 8000dbe:	4812      	ldr	r0, [pc, #72]	; (8000e08 <MX_GPIO_Init+0xe8>)
 8000dc0:	f001 f954 	bl	800206c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = MCU_HEARTBEAT_LED_Pin;
 8000dc4:	2340      	movs	r3, #64	; 0x40
 8000dc6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000dc8:	2301      	movs	r3, #1
 8000dca:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dcc:	2300      	movs	r3, #0
 8000dce:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dd0:	2302      	movs	r3, #2
 8000dd2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(MCU_HEARTBEAT_LED_GPIO_Port, &GPIO_InitStruct);
 8000dd4:	f107 0310 	add.w	r3, r7, #16
 8000dd8:	4619      	mov	r1, r3
 8000dda:	480c      	ldr	r0, [pc, #48]	; (8000e0c <MX_GPIO_Init+0xec>)
 8000ddc:	f001 f946 	bl	800206c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = PMUX_ST_Pin;
 8000de0:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000de4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000de6:	2300      	movs	r3, #0
 8000de8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dea:	2300      	movs	r3, #0
 8000dec:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(PMUX_ST_GPIO_Port, &GPIO_InitStruct);
 8000dee:	f107 0310 	add.w	r3, r7, #16
 8000df2:	4619      	mov	r1, r3
 8000df4:	4805      	ldr	r0, [pc, #20]	; (8000e0c <MX_GPIO_Init+0xec>)
 8000df6:	f001 f939 	bl	800206c <HAL_GPIO_Init>

}
 8000dfa:	bf00      	nop
 8000dfc:	3720      	adds	r7, #32
 8000dfe:	46bd      	mov	sp, r7
 8000e00:	bd80      	pop	{r7, pc}
 8000e02:	bf00      	nop
 8000e04:	40021000 	.word	0x40021000
 8000e08:	40010800 	.word	0x40010800
 8000e0c:	40011000 	.word	0x40011000

08000e10 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000e10:	b580      	push	{r7, lr}
 8000e12:	f5ad 5d85 	sub.w	sp, sp, #4256	; 0x10a0
 8000e16:	b086      	sub	sp, #24
 8000e18:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000e1a:	f000 fc87 	bl	800172c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000e1e:	f000 f917 	bl	8001050 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000e22:	f7ff ff7d 	bl	8000d20 <MX_GPIO_Init>
  MX_ADC1_Init();
 8000e26:	f7ff fd77 	bl	8000918 <MX_ADC1_Init>
  MX_ADC2_Init();
 8000e2a:	f7ff fdb3 	bl	8000994 <MX_ADC2_Init>
  MX_CAN1_Init();
 8000e2e:	f7ff fe55 	bl	8000adc <MX_CAN1_Init>
  MX_CAN2_Init();
 8000e32:	f7ff fe87 	bl	8000b44 <MX_CAN2_Init>
  MX_TIM7_Init();
 8000e36:	f000 fb25 	bl	8001484 <MX_TIM7_Init>
  MX_SPI1_Init();
 8000e3a:	f000 f9eb 	bl	8001214 <MX_SPI1_Init>
  MX_USART2_UART_Init();
 8000e3e:	f000 fb75 	bl	800152c <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8000e42:	f000 fb9d 	bl	8001580 <MX_USART3_UART_Init>
  MX_USB_DEVICE_Init();
 8000e46:	f006 ff95 	bl	8007d74 <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 2 */

  //Start timer
  GpioTimePacket_Init(&tp_led_heartbeat, MCU_HEARTBEAT_LED_GPIO_Port, MCU_HEARTBEAT_LED_Pin);
 8000e4a:	f507 5385 	add.w	r3, r7, #4256	; 0x10a0
 8000e4e:	2240      	movs	r2, #64	; 0x40
 8000e50:	497b      	ldr	r1, [pc, #492]	; (8001040 <main+0x230>)
 8000e52:	4618      	mov	r0, r3
 8000e54:	f000 f968 	bl	8001128 <GpioTimePacket_Init>
  TimerPacket_Init(&timerpacket_ltc, LTC_DELAY);
 8000e58:	f507 5384 	add.w	r3, r7, #4224	; 0x1080
 8000e5c:	f103 0314 	add.w	r3, r3, #20
 8000e60:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000e64:	4618      	mov	r0, r3
 8000e66:	f000 f99f 	bl	80011a8 <TimerPacket_Init>

  //Pull SPI1 nCS HIGH (deselect)
  LTC_nCS_High();
 8000e6a:	f000 fa53 	bl	8001314 <LTC_nCS_High>
  LTC_Set_Num_Devices(NUM_DEVICES);
 8000e6e:	2002      	movs	r0, #2
 8000e70:	f7ff fb92 	bl	8000598 <LTC_Set_Num_Devices>
  LTC_Set_Num_Series_Groups(NUM_SERIES_GROUP);
 8000e74:	200c      	movs	r0, #12
 8000e76:	f7ff fbab 	bl	80005d0 <LTC_Set_Num_Series_Groups>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
		GpioFixedToggle(&tp_led_heartbeat, LED_HEARTBEAT_DELAY_MS);
 8000e7a:	f507 5385 	add.w	r3, r7, #4256	; 0x10a0
 8000e7e:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8000e82:	4618      	mov	r0, r3
 8000e84:	f000 f96d 	bl	8001162 <GpioFixedToggle>

		if (TimerPacket_FixedPulse(&timerpacket_ltc)) {
 8000e88:	f507 5384 	add.w	r3, r7, #4224	; 0x1080
 8000e8c:	f103 0314 	add.w	r3, r3, #20
 8000e90:	4618      	mov	r0, r3
 8000e92:	f000 f99c 	bl	80011ce <TimerPacket_FixedPulse>
 8000e96:	4603      	mov	r3, r0
 8000e98:	2b00      	cmp	r3, #0
 8000e9a:	d0ee      	beq.n	8000e7a <main+0x6a>
			char packV[30];
			char buf[20];
			char out_buf[2048] = "";
 8000e9c:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8000ea0:	2200      	movs	r2, #0
 8000ea2:	f843 2cb8 	str.w	r2, [r3, #-184]
 8000ea6:	3bb4      	subs	r3, #180	; 0xb4
 8000ea8:	f240 72fc 	movw	r2, #2044	; 0x7fc
 8000eac:	2100      	movs	r1, #0
 8000eae:	4618      	mov	r0, r3
 8000eb0:	f007 fc68 	bl	8008784 <memset>
			char char_to_str[2];
			int packvoltage = 0;
 8000eb4:	2300      	movs	r3, #0
 8000eb6:	f507 5285 	add.w	r2, r7, #4256	; 0x10a0
 8000eba:	f102 0210 	add.w	r2, r2, #16
 8000ebe:	6013      	str	r3, [r2, #0]
//			sprintf(packV, "Pack Voltage: %d/10000 V", packvoltage);
//			strncat(out_buf, packV, 30);
//			strncat(out_buf, char_to_str, 2);
//
//
			char_to_str[0] = '\n';
 8000ec0:	230a      	movs	r3, #10
 8000ec2:	f507 5280 	add.w	r2, r7, #4096	; 0x1000
 8000ec6:	f102 0214 	add.w	r2, r2, #20
 8000eca:	7013      	strb	r3, [r2, #0]
			char_to_str[1] = '\0';
 8000ecc:	2300      	movs	r3, #0
 8000ece:	f507 5280 	add.w	r2, r7, #4096	; 0x1000
 8000ed2:	f102 0215 	add.w	r2, r2, #21
 8000ed6:	7013      	strb	r3, [r2, #0]
//			strncat(out_buf, char_to_str, 2);
//
//			USB_Transmit(out_buf, strlen(out_buf));

			char buf2[20];
			char out_buf2[2048] = "";
 8000ed8:	f507 5385 	add.w	r3, r7, #4256	; 0x10a0
 8000edc:	f103 0318 	add.w	r3, r3, #24
 8000ee0:	f6a3 03b8 	subw	r3, r3, #2232	; 0x8b8
 8000ee4:	2200      	movs	r2, #0
 8000ee6:	601a      	str	r2, [r3, #0]
 8000ee8:	3304      	adds	r3, #4
 8000eea:	f240 72fc 	movw	r2, #2044	; 0x7fc
 8000eee:	2100      	movs	r1, #0
 8000ef0:	4618      	mov	r0, r3
 8000ef2:	f007 fc47 	bl	8008784 <memset>

			LTC_Wakeup_Idle();
 8000ef6:	f7ff fb81 	bl	80005fc <LTC_Wakeup_Idle>
			LTC_ADAX(MD_7KHZ_3KHZ, AUX_CH_ALL);
 8000efa:	2302      	movs	r3, #2
 8000efc:	2200      	movs	r2, #0
 8000efe:	4611      	mov	r1, r2
 8000f00:	4618      	mov	r0, r3
 8000f02:	f7ff fc83 	bl	800080c <LTC_ADAX>
			LTC_PollAdc();
 8000f06:	f7ff fcc1 	bl	800088c <LTC_PollAdc>
			LTC_ReadRawCellTemps((uint16_t *) read_temp); // Set to read back all aux registers
 8000f0a:	f507 5382 	add.w	r3, r7, #4160	; 0x1040
 8000f0e:	f103 030c 	add.w	r3, r3, #12
 8000f12:	4618      	mov	r0, r3
 8000f14:	f7ff fbaa 	bl	800066c <LTC_ReadRawCellTemps>
			for (uint8_t i = 0; i < 12; i++) {
 8000f18:	2300      	movs	r3, #0
 8000f1a:	f507 5285 	add.w	r2, r7, #4256	; 0x10a0
 8000f1e:	f102 0217 	add.w	r2, r2, #23
 8000f22:	7013      	strb	r3, [r2, #0]
 8000f24:	e06d      	b.n	8001002 <main+0x1f2>
				if((i+1)%6 != 0){
 8000f26:	f507 5385 	add.w	r3, r7, #4256	; 0x10a0
 8000f2a:	f103 0317 	add.w	r3, r3, #23
 8000f2e:	781b      	ldrb	r3, [r3, #0]
 8000f30:	1c59      	adds	r1, r3, #1
 8000f32:	4b44      	ldr	r3, [pc, #272]	; (8001044 <main+0x234>)
 8000f34:	fb83 3201 	smull	r3, r2, r3, r1
 8000f38:	17cb      	asrs	r3, r1, #31
 8000f3a:	1ad2      	subs	r2, r2, r3
 8000f3c:	4613      	mov	r3, r2
 8000f3e:	005b      	lsls	r3, r3, #1
 8000f40:	4413      	add	r3, r2
 8000f42:	005b      	lsls	r3, r3, #1
 8000f44:	1aca      	subs	r2, r1, r3
 8000f46:	2a00      	cmp	r2, #0
 8000f48:	d02a      	beq.n	8000fa0 <main+0x190>
					sprintf(buf2, "C%u:%u C", i+1, read_temp[i]);
 8000f4a:	f507 5385 	add.w	r3, r7, #4256	; 0x10a0
 8000f4e:	f103 0317 	add.w	r3, r3, #23
 8000f52:	781b      	ldrb	r3, [r3, #0]
 8000f54:	1c5a      	adds	r2, r3, #1
 8000f56:	f507 5385 	add.w	r3, r7, #4256	; 0x10a0
 8000f5a:	f103 0317 	add.w	r3, r3, #23
 8000f5e:	781b      	ldrb	r3, [r3, #0]
 8000f60:	005b      	lsls	r3, r3, #1
 8000f62:	f503 5385 	add.w	r3, r3, #4256	; 0x10a0
 8000f66:	f103 0318 	add.w	r3, r3, #24
 8000f6a:	443b      	add	r3, r7
 8000f6c:	f833 3c6c 	ldrh.w	r3, [r3, #-108]
 8000f70:	f507 5080 	add.w	r0, r7, #4096	; 0x1000
 8000f74:	4934      	ldr	r1, [pc, #208]	; (8001048 <main+0x238>)
 8000f76:	f007 fbe5 	bl	8008744 <siprintf>
					strncat(out_buf2, buf2, 20);
 8000f7a:	f507 5180 	add.w	r1, r7, #4096	; 0x1000
 8000f7e:	f507 6300 	add.w	r3, r7, #2048	; 0x800
 8000f82:	2214      	movs	r2, #20
 8000f84:	4618      	mov	r0, r3
 8000f86:	f007 fc05 	bl	8008794 <strncat>
					strncat(out_buf2, char_to_str, 2);
 8000f8a:	f507 5180 	add.w	r1, r7, #4096	; 0x1000
 8000f8e:	f101 0114 	add.w	r1, r1, #20
 8000f92:	f507 6300 	add.w	r3, r7, #2048	; 0x800
 8000f96:	2202      	movs	r2, #2
 8000f98:	4618      	mov	r0, r3
 8000f9a:	f007 fbfb 	bl	8008794 <strncat>
 8000f9e:	e025      	b.n	8000fec <main+0x1dc>
				}
				else{
					sprintf(buf2, "Vref:%u", read_temp[i]);
 8000fa0:	f507 5385 	add.w	r3, r7, #4256	; 0x10a0
 8000fa4:	f103 0317 	add.w	r3, r3, #23
 8000fa8:	781b      	ldrb	r3, [r3, #0]
 8000faa:	005b      	lsls	r3, r3, #1
 8000fac:	f503 5385 	add.w	r3, r3, #4256	; 0x10a0
 8000fb0:	f103 0318 	add.w	r3, r3, #24
 8000fb4:	443b      	add	r3, r7
 8000fb6:	f833 3c6c 	ldrh.w	r3, [r3, #-108]
 8000fba:	461a      	mov	r2, r3
 8000fbc:	f507 5380 	add.w	r3, r7, #4096	; 0x1000
 8000fc0:	4922      	ldr	r1, [pc, #136]	; (800104c <main+0x23c>)
 8000fc2:	4618      	mov	r0, r3
 8000fc4:	f007 fbbe 	bl	8008744 <siprintf>
					strncat(out_buf2, buf2, 20);
 8000fc8:	f507 5180 	add.w	r1, r7, #4096	; 0x1000
 8000fcc:	f507 6300 	add.w	r3, r7, #2048	; 0x800
 8000fd0:	2214      	movs	r2, #20
 8000fd2:	4618      	mov	r0, r3
 8000fd4:	f007 fbde 	bl	8008794 <strncat>
					strncat(out_buf2, char_to_str, 2);
 8000fd8:	f507 5180 	add.w	r1, r7, #4096	; 0x1000
 8000fdc:	f101 0114 	add.w	r1, r1, #20
 8000fe0:	f507 6300 	add.w	r3, r7, #2048	; 0x800
 8000fe4:	2202      	movs	r2, #2
 8000fe6:	4618      	mov	r0, r3
 8000fe8:	f007 fbd4 	bl	8008794 <strncat>
			for (uint8_t i = 0; i < 12; i++) {
 8000fec:	f507 5385 	add.w	r3, r7, #4256	; 0x10a0
 8000ff0:	f103 0317 	add.w	r3, r3, #23
 8000ff4:	781b      	ldrb	r3, [r3, #0]
 8000ff6:	3301      	adds	r3, #1
 8000ff8:	f507 5285 	add.w	r2, r7, #4256	; 0x10a0
 8000ffc:	f102 0217 	add.w	r2, r2, #23
 8001000:	7013      	strb	r3, [r2, #0]
 8001002:	f507 5385 	add.w	r3, r7, #4256	; 0x10a0
 8001006:	f103 0317 	add.w	r3, r3, #23
 800100a:	781b      	ldrb	r3, [r3, #0]
 800100c:	2b0b      	cmp	r3, #11
 800100e:	d98a      	bls.n	8000f26 <main+0x116>
				}
			}
			strncat(out_buf2, char_to_str, 2);
 8001010:	f507 5180 	add.w	r1, r7, #4096	; 0x1000
 8001014:	f101 0114 	add.w	r1, r1, #20
 8001018:	f507 6300 	add.w	r3, r7, #2048	; 0x800
 800101c:	2202      	movs	r2, #2
 800101e:	4618      	mov	r0, r3
 8001020:	f007 fbb8 	bl	8008794 <strncat>
			USB_Transmit(out_buf2, strlen(out_buf2));
 8001024:	f507 6300 	add.w	r3, r7, #2048	; 0x800
 8001028:	4618      	mov	r0, r3
 800102a:	f7ff f8fb 	bl	8000224 <strlen>
 800102e:	4603      	mov	r3, r0
 8001030:	b29a      	uxth	r2, r3
 8001032:	f507 6300 	add.w	r3, r7, #2048	; 0x800
 8001036:	4611      	mov	r1, r2
 8001038:	4618      	mov	r0, r3
 800103a:	f006 fe8c 	bl	8007d56 <USB_Transmit>
		GpioFixedToggle(&tp_led_heartbeat, LED_HEARTBEAT_DELAY_MS);
 800103e:	e71c      	b.n	8000e7a <main+0x6a>
 8001040:	40011000 	.word	0x40011000
 8001044:	2aaaaaab 	.word	0x2aaaaaab
 8001048:	080090e8 	.word	0x080090e8
 800104c:	080090f4 	.word	0x080090f4

08001050 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001050:	b580      	push	{r7, lr}
 8001052:	b09c      	sub	sp, #112	; 0x70
 8001054:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001056:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800105a:	2238      	movs	r2, #56	; 0x38
 800105c:	2100      	movs	r1, #0
 800105e:	4618      	mov	r0, r3
 8001060:	f007 fb90 	bl	8008784 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001064:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001068:	2200      	movs	r2, #0
 800106a:	601a      	str	r2, [r3, #0]
 800106c:	605a      	str	r2, [r3, #4]
 800106e:	609a      	str	r2, [r3, #8]
 8001070:	60da      	str	r2, [r3, #12]
 8001072:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001074:	1d3b      	adds	r3, r7, #4
 8001076:	2220      	movs	r2, #32
 8001078:	2100      	movs	r1, #0
 800107a:	4618      	mov	r0, r3
 800107c:	f007 fb82 	bl	8008784 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001080:	2301      	movs	r3, #1
 8001082:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001084:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001088:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV5;
 800108a:	2304      	movs	r3, #4
 800108c:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800108e:	2301      	movs	r3, #1
 8001090:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.Prediv1Source = RCC_PREDIV1_SOURCE_PLL2;
 8001092:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001096:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001098:	2302      	movs	r3, #2
 800109a:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800109c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80010a0:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80010a2:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80010a6:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL2.PLL2State = RCC_PLL2_ON;
 80010a8:	2302      	movs	r3, #2
 80010aa:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL2.PLL2MUL = RCC_PLL2_MUL8;
 80010ac:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80010b0:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL2.HSEPrediv2Value = RCC_HSE_PREDIV2_DIV5;
 80010b2:	2340      	movs	r3, #64	; 0x40
 80010b4:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80010b6:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80010ba:	4618      	mov	r0, r3
 80010bc:	f002 fabc 	bl	8003638 <HAL_RCC_OscConfig>
 80010c0:	4603      	mov	r3, r0
 80010c2:	2b00      	cmp	r3, #0
 80010c4:	d001      	beq.n	80010ca <SystemClock_Config+0x7a>
  {
    Error_Handler();
 80010c6:	f000 f89f 	bl	8001208 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80010ca:	230f      	movs	r3, #15
 80010cc:	627b      	str	r3, [r7, #36]	; 0x24
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80010ce:	2302      	movs	r3, #2
 80010d0:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80010d2:	2300      	movs	r3, #0
 80010d4:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80010d6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80010da:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80010dc:	2300      	movs	r3, #0
 80010de:	637b      	str	r3, [r7, #52]	; 0x34

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80010e0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80010e4:	2102      	movs	r1, #2
 80010e6:	4618      	mov	r0, r3
 80010e8:	f002 fdbc 	bl	8003c64 <HAL_RCC_ClockConfig>
 80010ec:	4603      	mov	r3, r0
 80010ee:	2b00      	cmp	r3, #0
 80010f0:	d001      	beq.n	80010f6 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 80010f2:	f000 f889 	bl	8001208 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC|RCC_PERIPHCLK_USB;
 80010f6:	2312      	movs	r3, #18
 80010f8:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 80010fa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80010fe:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL_DIV3;
 8001100:	2300      	movs	r3, #0
 8001102:	623b      	str	r3, [r7, #32]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001104:	1d3b      	adds	r3, r7, #4
 8001106:	4618      	mov	r0, r3
 8001108:	f002 ffa2 	bl	8004050 <HAL_RCCEx_PeriphCLKConfig>
 800110c:	4603      	mov	r3, r0
 800110e:	2b00      	cmp	r3, #0
 8001110:	d001      	beq.n	8001116 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8001112:	f000 f879 	bl	8001208 <Error_Handler>
  }

  /** Configure the Systick interrupt time
  */
  __HAL_RCC_PLLI2S_ENABLE();
 8001116:	4b03      	ldr	r3, [pc, #12]	; (8001124 <SystemClock_Config+0xd4>)
 8001118:	2201      	movs	r2, #1
 800111a:	601a      	str	r2, [r3, #0]
}
 800111c:	bf00      	nop
 800111e:	3770      	adds	r7, #112	; 0x70
 8001120:	46bd      	mov	sp, r7
 8001122:	bd80      	pop	{r7, pc}
 8001124:	42420070 	.word	0x42420070

08001128 <GpioTimePacket_Init>:
/* USER CODE BEGIN 4 */

//Initialize struct values
//Will initialize GPIO to LOW!
void GpioTimePacket_Init(GpioTimePacket *gtp, GPIO_TypeDef *port, uint16_t pin)
{
 8001128:	b580      	push	{r7, lr}
 800112a:	b084      	sub	sp, #16
 800112c:	af00      	add	r7, sp, #0
 800112e:	60f8      	str	r0, [r7, #12]
 8001130:	60b9      	str	r1, [r7, #8]
 8001132:	4613      	mov	r3, r2
 8001134:	80fb      	strh	r3, [r7, #6]
	HAL_GPIO_WritePin(port, pin, GPIO_PIN_RESET); //Set GPIO LOW
 8001136:	88fb      	ldrh	r3, [r7, #6]
 8001138:	2200      	movs	r2, #0
 800113a:	4619      	mov	r1, r3
 800113c:	68b8      	ldr	r0, [r7, #8]
 800113e:	f001 f919 	bl	8002374 <HAL_GPIO_WritePin>
	gtp->gpio_port	= port;
 8001142:	68fb      	ldr	r3, [r7, #12]
 8001144:	68ba      	ldr	r2, [r7, #8]
 8001146:	601a      	str	r2, [r3, #0]
	gtp->gpio_pin	= pin;
 8001148:	68fb      	ldr	r3, [r7, #12]
 800114a:	88fa      	ldrh	r2, [r7, #6]
 800114c:	809a      	strh	r2, [r3, #4]
	gtp->ts_prev 	= 0; //Init to 0
 800114e:	68fb      	ldr	r3, [r7, #12]
 8001150:	2200      	movs	r2, #0
 8001152:	609a      	str	r2, [r3, #8]
	gtp->ts_curr 	= 0; //Init to 0
 8001154:	68fb      	ldr	r3, [r7, #12]
 8001156:	2200      	movs	r2, #0
 8001158:	60da      	str	r2, [r3, #12]
}
 800115a:	bf00      	nop
 800115c:	3710      	adds	r7, #16
 800115e:	46bd      	mov	sp, r7
 8001160:	bd80      	pop	{r7, pc}

08001162 <GpioFixedToggle>:

//update_ms = update after X ms
void GpioFixedToggle(GpioTimePacket *gtp, uint16_t update_ms)
{
 8001162:	b580      	push	{r7, lr}
 8001164:	b082      	sub	sp, #8
 8001166:	af00      	add	r7, sp, #0
 8001168:	6078      	str	r0, [r7, #4]
 800116a:	460b      	mov	r3, r1
 800116c:	807b      	strh	r3, [r7, #2]
	gtp->ts_curr = HAL_GetTick(); //Record current timestamp
 800116e:	f000 fb35 	bl	80017dc <HAL_GetTick>
 8001172:	4602      	mov	r2, r0
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	60da      	str	r2, [r3, #12]

	if (gtp->ts_curr - gtp->ts_prev > update_ms) {
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	68da      	ldr	r2, [r3, #12]
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	689b      	ldr	r3, [r3, #8]
 8001180:	1ad2      	subs	r2, r2, r3
 8001182:	887b      	ldrh	r3, [r7, #2]
 8001184:	429a      	cmp	r2, r3
 8001186:	d90b      	bls.n	80011a0 <GpioFixedToggle+0x3e>
		HAL_GPIO_TogglePin(gtp->gpio_port, gtp->gpio_pin); // Toggle GPIO
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	681a      	ldr	r2, [r3, #0]
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	889b      	ldrh	r3, [r3, #4]
 8001190:	4619      	mov	r1, r3
 8001192:	4610      	mov	r0, r2
 8001194:	f001 f906 	bl	80023a4 <HAL_GPIO_TogglePin>
		gtp->ts_prev = gtp->ts_curr;
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	68da      	ldr	r2, [r3, #12]
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	609a      	str	r2, [r3, #8]
	}
}
 80011a0:	bf00      	nop
 80011a2:	3708      	adds	r7, #8
 80011a4:	46bd      	mov	sp, r7
 80011a6:	bd80      	pop	{r7, pc}

080011a8 <TimerPacket_Init>:

//Initialize struct values
//Will initialize GPIO to LOW!
void TimerPacket_Init(TimerPacket *tp, uint32_t delay)
{
 80011a8:	b480      	push	{r7}
 80011aa:	b083      	sub	sp, #12
 80011ac:	af00      	add	r7, sp, #0
 80011ae:	6078      	str	r0, [r7, #4]
 80011b0:	6039      	str	r1, [r7, #0]
	tp->ts_prev 	= 0;		//Init to 0
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	2200      	movs	r2, #0
 80011b6:	601a      	str	r2, [r3, #0]
	tp->ts_curr 	= 0; 		//Init to 0
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	2200      	movs	r2, #0
 80011bc:	605a      	str	r2, [r3, #4]
	tp->delay		= delay;	//Init to user value
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	683a      	ldr	r2, [r7, #0]
 80011c2:	609a      	str	r2, [r3, #8]
}
 80011c4:	bf00      	nop
 80011c6:	370c      	adds	r7, #12
 80011c8:	46bd      	mov	sp, r7
 80011ca:	bc80      	pop	{r7}
 80011cc:	4770      	bx	lr

080011ce <TimerPacket_FixedPulse>:

//update_ms = update after X ms
uint8_t TimerPacket_FixedPulse(TimerPacket *tp)
{
 80011ce:	b580      	push	{r7, lr}
 80011d0:	b082      	sub	sp, #8
 80011d2:	af00      	add	r7, sp, #0
 80011d4:	6078      	str	r0, [r7, #4]
	tp->ts_curr = HAL_GetTick(); //Record current timestamp
 80011d6:	f000 fb01 	bl	80017dc <HAL_GetTick>
 80011da:	4602      	mov	r2, r0
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	605a      	str	r2, [r3, #4]

	if (tp->ts_curr - tp->ts_prev > tp->delay) {
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	685a      	ldr	r2, [r3, #4]
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	1ad2      	subs	r2, r2, r3
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	689b      	ldr	r3, [r3, #8]
 80011ee:	429a      	cmp	r2, r3
 80011f0:	d905      	bls.n	80011fe <TimerPacket_FixedPulse+0x30>
		tp->ts_prev = tp->ts_curr; //Update prev timestamp to current
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	685a      	ldr	r2, [r3, #4]
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	601a      	str	r2, [r3, #0]
		return 1; //Enact event (time interval is a go)
 80011fa:	2301      	movs	r3, #1
 80011fc:	e000      	b.n	8001200 <TimerPacket_FixedPulse+0x32>
	}
	return 0; //Do not enact event
 80011fe:	2300      	movs	r3, #0
}
 8001200:	4618      	mov	r0, r3
 8001202:	3708      	adds	r7, #8
 8001204:	46bd      	mov	sp, r7
 8001206:	bd80      	pop	{r7, pc}

08001208 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001208:	b480      	push	{r7}
 800120a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800120c:	b672      	cpsid	i
}
 800120e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001210:	e7fe      	b.n	8001210 <Error_Handler+0x8>
	...

08001214 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8001214:	b580      	push	{r7, lr}
 8001216:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8001218:	4b17      	ldr	r3, [pc, #92]	; (8001278 <MX_SPI1_Init+0x64>)
 800121a:	4a18      	ldr	r2, [pc, #96]	; (800127c <MX_SPI1_Init+0x68>)
 800121c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800121e:	4b16      	ldr	r3, [pc, #88]	; (8001278 <MX_SPI1_Init+0x64>)
 8001220:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001224:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001226:	4b14      	ldr	r3, [pc, #80]	; (8001278 <MX_SPI1_Init+0x64>)
 8001228:	2200      	movs	r2, #0
 800122a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800122c:	4b12      	ldr	r3, [pc, #72]	; (8001278 <MX_SPI1_Init+0x64>)
 800122e:	2200      	movs	r2, #0
 8001230:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001232:	4b11      	ldr	r3, [pc, #68]	; (8001278 <MX_SPI1_Init+0x64>)
 8001234:	2200      	movs	r2, #0
 8001236:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001238:	4b0f      	ldr	r3, [pc, #60]	; (8001278 <MX_SPI1_Init+0x64>)
 800123a:	2200      	movs	r2, #0
 800123c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800123e:	4b0e      	ldr	r3, [pc, #56]	; (8001278 <MX_SPI1_Init+0x64>)
 8001240:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001244:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8001246:	4b0c      	ldr	r3, [pc, #48]	; (8001278 <MX_SPI1_Init+0x64>)
 8001248:	2228      	movs	r2, #40	; 0x28
 800124a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800124c:	4b0a      	ldr	r3, [pc, #40]	; (8001278 <MX_SPI1_Init+0x64>)
 800124e:	2200      	movs	r2, #0
 8001250:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001252:	4b09      	ldr	r3, [pc, #36]	; (8001278 <MX_SPI1_Init+0x64>)
 8001254:	2200      	movs	r2, #0
 8001256:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001258:	4b07      	ldr	r3, [pc, #28]	; (8001278 <MX_SPI1_Init+0x64>)
 800125a:	2200      	movs	r2, #0
 800125c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 800125e:	4b06      	ldr	r3, [pc, #24]	; (8001278 <MX_SPI1_Init+0x64>)
 8001260:	220a      	movs	r2, #10
 8001262:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001264:	4804      	ldr	r0, [pc, #16]	; (8001278 <MX_SPI1_Init+0x64>)
 8001266:	f003 f825 	bl	80042b4 <HAL_SPI_Init>
 800126a:	4603      	mov	r3, r0
 800126c:	2b00      	cmp	r3, #0
 800126e:	d001      	beq.n	8001274 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001270:	f7ff ffca 	bl	8001208 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001274:	bf00      	nop
 8001276:	bd80      	pop	{r7, pc}
 8001278:	200002a0 	.word	0x200002a0
 800127c:	40013000 	.word	0x40013000

08001280 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001280:	b580      	push	{r7, lr}
 8001282:	b088      	sub	sp, #32
 8001284:	af00      	add	r7, sp, #0
 8001286:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001288:	f107 0310 	add.w	r3, r7, #16
 800128c:	2200      	movs	r2, #0
 800128e:	601a      	str	r2, [r3, #0]
 8001290:	605a      	str	r2, [r3, #4]
 8001292:	609a      	str	r2, [r3, #8]
 8001294:	60da      	str	r2, [r3, #12]
  if(spiHandle->Instance==SPI1)
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	4a1b      	ldr	r2, [pc, #108]	; (8001308 <HAL_SPI_MspInit+0x88>)
 800129c:	4293      	cmp	r3, r2
 800129e:	d12f      	bne.n	8001300 <HAL_SPI_MspInit+0x80>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80012a0:	4b1a      	ldr	r3, [pc, #104]	; (800130c <HAL_SPI_MspInit+0x8c>)
 80012a2:	699b      	ldr	r3, [r3, #24]
 80012a4:	4a19      	ldr	r2, [pc, #100]	; (800130c <HAL_SPI_MspInit+0x8c>)
 80012a6:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80012aa:	6193      	str	r3, [r2, #24]
 80012ac:	4b17      	ldr	r3, [pc, #92]	; (800130c <HAL_SPI_MspInit+0x8c>)
 80012ae:	699b      	ldr	r3, [r3, #24]
 80012b0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80012b4:	60fb      	str	r3, [r7, #12]
 80012b6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012b8:	4b14      	ldr	r3, [pc, #80]	; (800130c <HAL_SPI_MspInit+0x8c>)
 80012ba:	699b      	ldr	r3, [r3, #24]
 80012bc:	4a13      	ldr	r2, [pc, #76]	; (800130c <HAL_SPI_MspInit+0x8c>)
 80012be:	f043 0304 	orr.w	r3, r3, #4
 80012c2:	6193      	str	r3, [r2, #24]
 80012c4:	4b11      	ldr	r3, [pc, #68]	; (800130c <HAL_SPI_MspInit+0x8c>)
 80012c6:	699b      	ldr	r3, [r3, #24]
 80012c8:	f003 0304 	and.w	r3, r3, #4
 80012cc:	60bb      	str	r3, [r7, #8]
 80012ce:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 80012d0:	23a0      	movs	r3, #160	; 0xa0
 80012d2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012d4:	2302      	movs	r3, #2
 80012d6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80012d8:	2303      	movs	r3, #3
 80012da:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012dc:	f107 0310 	add.w	r3, r7, #16
 80012e0:	4619      	mov	r1, r3
 80012e2:	480b      	ldr	r0, [pc, #44]	; (8001310 <HAL_SPI_MspInit+0x90>)
 80012e4:	f000 fec2 	bl	800206c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80012e8:	2340      	movs	r3, #64	; 0x40
 80012ea:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80012ec:	2300      	movs	r3, #0
 80012ee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012f0:	2300      	movs	r3, #0
 80012f2:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012f4:	f107 0310 	add.w	r3, r7, #16
 80012f8:	4619      	mov	r1, r3
 80012fa:	4805      	ldr	r0, [pc, #20]	; (8001310 <HAL_SPI_MspInit+0x90>)
 80012fc:	f000 feb6 	bl	800206c <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8001300:	bf00      	nop
 8001302:	3720      	adds	r7, #32
 8001304:	46bd      	mov	sp, r7
 8001306:	bd80      	pop	{r7, pc}
 8001308:	40013000 	.word	0x40013000
 800130c:	40021000 	.word	0x40021000
 8001310:	40010800 	.word	0x40010800

08001314 <LTC_nCS_High>:
  }
}

/* USER CODE BEGIN 1 */
/* Pull nCS line to SPI1 HIGH */
void LTC_nCS_High(void) {
 8001314:	b580      	push	{r7, lr}
 8001316:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LTC_nCS_GPIO_Port, LTC_nCS_Pin, GPIO_PIN_SET); //Pull CS high
 8001318:	2201      	movs	r2, #1
 800131a:	2110      	movs	r1, #16
 800131c:	4802      	ldr	r0, [pc, #8]	; (8001328 <LTC_nCS_High+0x14>)
 800131e:	f001 f829 	bl	8002374 <HAL_GPIO_WritePin>
}
 8001322:	bf00      	nop
 8001324:	bd80      	pop	{r7, pc}
 8001326:	bf00      	nop
 8001328:	40010800 	.word	0x40010800

0800132c <LTC_nCS_Low>:

/* Pull nCS line to SPI1 LOW */
void LTC_nCS_Low(void) {
 800132c:	b580      	push	{r7, lr}
 800132e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LTC_nCS_GPIO_Port, LTC_nCS_Pin, GPIO_PIN_RESET); //Pull CS high
 8001330:	2200      	movs	r2, #0
 8001332:	2110      	movs	r1, #16
 8001334:	4802      	ldr	r0, [pc, #8]	; (8001340 <LTC_nCS_Low+0x14>)
 8001336:	f001 f81d 	bl	8002374 <HAL_GPIO_WritePin>
}
 800133a:	bf00      	nop
 800133c:	bd80      	pop	{r7, pc}
 800133e:	bf00      	nop
 8001340:	40010800 	.word	0x40010800

08001344 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001344:	b480      	push	{r7}
 8001346:	b085      	sub	sp, #20
 8001348:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800134a:	4b15      	ldr	r3, [pc, #84]	; (80013a0 <HAL_MspInit+0x5c>)
 800134c:	699b      	ldr	r3, [r3, #24]
 800134e:	4a14      	ldr	r2, [pc, #80]	; (80013a0 <HAL_MspInit+0x5c>)
 8001350:	f043 0301 	orr.w	r3, r3, #1
 8001354:	6193      	str	r3, [r2, #24]
 8001356:	4b12      	ldr	r3, [pc, #72]	; (80013a0 <HAL_MspInit+0x5c>)
 8001358:	699b      	ldr	r3, [r3, #24]
 800135a:	f003 0301 	and.w	r3, r3, #1
 800135e:	60bb      	str	r3, [r7, #8]
 8001360:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001362:	4b0f      	ldr	r3, [pc, #60]	; (80013a0 <HAL_MspInit+0x5c>)
 8001364:	69db      	ldr	r3, [r3, #28]
 8001366:	4a0e      	ldr	r2, [pc, #56]	; (80013a0 <HAL_MspInit+0x5c>)
 8001368:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800136c:	61d3      	str	r3, [r2, #28]
 800136e:	4b0c      	ldr	r3, [pc, #48]	; (80013a0 <HAL_MspInit+0x5c>)
 8001370:	69db      	ldr	r3, [r3, #28]
 8001372:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001376:	607b      	str	r3, [r7, #4]
 8001378:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800137a:	4b0a      	ldr	r3, [pc, #40]	; (80013a4 <HAL_MspInit+0x60>)
 800137c:	685b      	ldr	r3, [r3, #4]
 800137e:	60fb      	str	r3, [r7, #12]
 8001380:	68fb      	ldr	r3, [r7, #12]
 8001382:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001386:	60fb      	str	r3, [r7, #12]
 8001388:	68fb      	ldr	r3, [r7, #12]
 800138a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800138e:	60fb      	str	r3, [r7, #12]
 8001390:	4a04      	ldr	r2, [pc, #16]	; (80013a4 <HAL_MspInit+0x60>)
 8001392:	68fb      	ldr	r3, [r7, #12]
 8001394:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001396:	bf00      	nop
 8001398:	3714      	adds	r7, #20
 800139a:	46bd      	mov	sp, r7
 800139c:	bc80      	pop	{r7}
 800139e:	4770      	bx	lr
 80013a0:	40021000 	.word	0x40021000
 80013a4:	40010000 	.word	0x40010000

080013a8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80013a8:	b480      	push	{r7}
 80013aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80013ac:	e7fe      	b.n	80013ac <NMI_Handler+0x4>

080013ae <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80013ae:	b480      	push	{r7}
 80013b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80013b2:	e7fe      	b.n	80013b2 <HardFault_Handler+0x4>

080013b4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80013b4:	b480      	push	{r7}
 80013b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80013b8:	e7fe      	b.n	80013b8 <MemManage_Handler+0x4>

080013ba <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80013ba:	b480      	push	{r7}
 80013bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80013be:	e7fe      	b.n	80013be <BusFault_Handler+0x4>

080013c0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80013c0:	b480      	push	{r7}
 80013c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80013c4:	e7fe      	b.n	80013c4 <UsageFault_Handler+0x4>

080013c6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80013c6:	b480      	push	{r7}
 80013c8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80013ca:	bf00      	nop
 80013cc:	46bd      	mov	sp, r7
 80013ce:	bc80      	pop	{r7}
 80013d0:	4770      	bx	lr

080013d2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80013d2:	b480      	push	{r7}
 80013d4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80013d6:	bf00      	nop
 80013d8:	46bd      	mov	sp, r7
 80013da:	bc80      	pop	{r7}
 80013dc:	4770      	bx	lr

080013de <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80013de:	b480      	push	{r7}
 80013e0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80013e2:	bf00      	nop
 80013e4:	46bd      	mov	sp, r7
 80013e6:	bc80      	pop	{r7}
 80013e8:	4770      	bx	lr

080013ea <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80013ea:	b580      	push	{r7, lr}
 80013ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80013ee:	f000 f9e3 	bl	80017b8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80013f2:	bf00      	nop
 80013f4:	bd80      	pop	{r7, pc}
	...

080013f8 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB OTG FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80013f8:	b580      	push	{r7, lr}
 80013fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 80013fc:	4802      	ldr	r0, [pc, #8]	; (8001408 <OTG_FS_IRQHandler+0x10>)
 80013fe:	f001 f929 	bl	8002654 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8001402:	bf00      	nop
 8001404:	bd80      	pop	{r7, pc}
 8001406:	bf00      	nop
 8001408:	200010a0 	.word	0x200010a0

0800140c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800140c:	b580      	push	{r7, lr}
 800140e:	b086      	sub	sp, #24
 8001410:	af00      	add	r7, sp, #0
 8001412:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001414:	4a14      	ldr	r2, [pc, #80]	; (8001468 <_sbrk+0x5c>)
 8001416:	4b15      	ldr	r3, [pc, #84]	; (800146c <_sbrk+0x60>)
 8001418:	1ad3      	subs	r3, r2, r3
 800141a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800141c:	697b      	ldr	r3, [r7, #20]
 800141e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001420:	4b13      	ldr	r3, [pc, #76]	; (8001470 <_sbrk+0x64>)
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	2b00      	cmp	r3, #0
 8001426:	d102      	bne.n	800142e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001428:	4b11      	ldr	r3, [pc, #68]	; (8001470 <_sbrk+0x64>)
 800142a:	4a12      	ldr	r2, [pc, #72]	; (8001474 <_sbrk+0x68>)
 800142c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800142e:	4b10      	ldr	r3, [pc, #64]	; (8001470 <_sbrk+0x64>)
 8001430:	681a      	ldr	r2, [r3, #0]
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	4413      	add	r3, r2
 8001436:	693a      	ldr	r2, [r7, #16]
 8001438:	429a      	cmp	r2, r3
 800143a:	d207      	bcs.n	800144c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800143c:	f007 f9be 	bl	80087bc <__errno>
 8001440:	4603      	mov	r3, r0
 8001442:	220c      	movs	r2, #12
 8001444:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001446:	f04f 33ff 	mov.w	r3, #4294967295
 800144a:	e009      	b.n	8001460 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800144c:	4b08      	ldr	r3, [pc, #32]	; (8001470 <_sbrk+0x64>)
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001452:	4b07      	ldr	r3, [pc, #28]	; (8001470 <_sbrk+0x64>)
 8001454:	681a      	ldr	r2, [r3, #0]
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	4413      	add	r3, r2
 800145a:	4a05      	ldr	r2, [pc, #20]	; (8001470 <_sbrk+0x64>)
 800145c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800145e:	68fb      	ldr	r3, [r7, #12]
}
 8001460:	4618      	mov	r0, r3
 8001462:	3718      	adds	r7, #24
 8001464:	46bd      	mov	sp, r7
 8001466:	bd80      	pop	{r7, pc}
 8001468:	20010000 	.word	0x20010000
 800146c:	00000400 	.word	0x00000400
 8001470:	200002f8 	.word	0x200002f8
 8001474:	20001910 	.word	0x20001910

08001478 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001478:	b480      	push	{r7}
 800147a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800147c:	bf00      	nop
 800147e:	46bd      	mov	sp, r7
 8001480:	bc80      	pop	{r7}
 8001482:	4770      	bx	lr

08001484 <MX_TIM7_Init>:

TIM_HandleTypeDef htim7;

/* TIM7 init function */
void MX_TIM7_Init(void)
{
 8001484:	b580      	push	{r7, lr}
 8001486:	b082      	sub	sp, #8
 8001488:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800148a:	463b      	mov	r3, r7
 800148c:	2200      	movs	r2, #0
 800148e:	601a      	str	r2, [r3, #0]
 8001490:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8001492:	4b15      	ldr	r3, [pc, #84]	; (80014e8 <MX_TIM7_Init+0x64>)
 8001494:	4a15      	ldr	r2, [pc, #84]	; (80014ec <MX_TIM7_Init+0x68>)
 8001496:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 0;
 8001498:	4b13      	ldr	r3, [pc, #76]	; (80014e8 <MX_TIM7_Init+0x64>)
 800149a:	2200      	movs	r2, #0
 800149c:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 800149e:	4b12      	ldr	r3, [pc, #72]	; (80014e8 <MX_TIM7_Init+0x64>)
 80014a0:	2200      	movs	r2, #0
 80014a2:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 65535;
 80014a4:	4b10      	ldr	r3, [pc, #64]	; (80014e8 <MX_TIM7_Init+0x64>)
 80014a6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80014aa:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80014ac:	4b0e      	ldr	r3, [pc, #56]	; (80014e8 <MX_TIM7_Init+0x64>)
 80014ae:	2280      	movs	r2, #128	; 0x80
 80014b0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 80014b2:	480d      	ldr	r0, [pc, #52]	; (80014e8 <MX_TIM7_Init+0x64>)
 80014b4:	f003 fc86 	bl	8004dc4 <HAL_TIM_Base_Init>
 80014b8:	4603      	mov	r3, r0
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	d001      	beq.n	80014c2 <MX_TIM7_Init+0x3e>
  {
    Error_Handler();
 80014be:	f7ff fea3 	bl	8001208 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80014c2:	2300      	movs	r3, #0
 80014c4:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80014c6:	2300      	movs	r3, #0
 80014c8:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 80014ca:	463b      	mov	r3, r7
 80014cc:	4619      	mov	r1, r3
 80014ce:	4806      	ldr	r0, [pc, #24]	; (80014e8 <MX_TIM7_Init+0x64>)
 80014d0:	f003 fd34 	bl	8004f3c <HAL_TIMEx_MasterConfigSynchronization>
 80014d4:	4603      	mov	r3, r0
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	d001      	beq.n	80014de <MX_TIM7_Init+0x5a>
  {
    Error_Handler();
 80014da:	f7ff fe95 	bl	8001208 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 80014de:	bf00      	nop
 80014e0:	3708      	adds	r7, #8
 80014e2:	46bd      	mov	sp, r7
 80014e4:	bd80      	pop	{r7, pc}
 80014e6:	bf00      	nop
 80014e8:	200002fc 	.word	0x200002fc
 80014ec:	40001400 	.word	0x40001400

080014f0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80014f0:	b480      	push	{r7}
 80014f2:	b085      	sub	sp, #20
 80014f4:	af00      	add	r7, sp, #0
 80014f6:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM7)
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	4a09      	ldr	r2, [pc, #36]	; (8001524 <HAL_TIM_Base_MspInit+0x34>)
 80014fe:	4293      	cmp	r3, r2
 8001500:	d10b      	bne.n	800151a <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM7_MspInit 0 */

  /* USER CODE END TIM7_MspInit 0 */
    /* TIM7 clock enable */
    __HAL_RCC_TIM7_CLK_ENABLE();
 8001502:	4b09      	ldr	r3, [pc, #36]	; (8001528 <HAL_TIM_Base_MspInit+0x38>)
 8001504:	69db      	ldr	r3, [r3, #28]
 8001506:	4a08      	ldr	r2, [pc, #32]	; (8001528 <HAL_TIM_Base_MspInit+0x38>)
 8001508:	f043 0320 	orr.w	r3, r3, #32
 800150c:	61d3      	str	r3, [r2, #28]
 800150e:	4b06      	ldr	r3, [pc, #24]	; (8001528 <HAL_TIM_Base_MspInit+0x38>)
 8001510:	69db      	ldr	r3, [r3, #28]
 8001512:	f003 0320 	and.w	r3, r3, #32
 8001516:	60fb      	str	r3, [r7, #12]
 8001518:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }
}
 800151a:	bf00      	nop
 800151c:	3714      	adds	r7, #20
 800151e:	46bd      	mov	sp, r7
 8001520:	bc80      	pop	{r7}
 8001522:	4770      	bx	lr
 8001524:	40001400 	.word	0x40001400
 8001528:	40021000 	.word	0x40021000

0800152c <MX_USART2_UART_Init>:
UART_HandleTypeDef huart3;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 800152c:	b580      	push	{r7, lr}
 800152e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001530:	4b11      	ldr	r3, [pc, #68]	; (8001578 <MX_USART2_UART_Init+0x4c>)
 8001532:	4a12      	ldr	r2, [pc, #72]	; (800157c <MX_USART2_UART_Init+0x50>)
 8001534:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001536:	4b10      	ldr	r3, [pc, #64]	; (8001578 <MX_USART2_UART_Init+0x4c>)
 8001538:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800153c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800153e:	4b0e      	ldr	r3, [pc, #56]	; (8001578 <MX_USART2_UART_Init+0x4c>)
 8001540:	2200      	movs	r2, #0
 8001542:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001544:	4b0c      	ldr	r3, [pc, #48]	; (8001578 <MX_USART2_UART_Init+0x4c>)
 8001546:	2200      	movs	r2, #0
 8001548:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800154a:	4b0b      	ldr	r3, [pc, #44]	; (8001578 <MX_USART2_UART_Init+0x4c>)
 800154c:	2200      	movs	r2, #0
 800154e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001550:	4b09      	ldr	r3, [pc, #36]	; (8001578 <MX_USART2_UART_Init+0x4c>)
 8001552:	220c      	movs	r2, #12
 8001554:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001556:	4b08      	ldr	r3, [pc, #32]	; (8001578 <MX_USART2_UART_Init+0x4c>)
 8001558:	2200      	movs	r2, #0
 800155a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800155c:	4b06      	ldr	r3, [pc, #24]	; (8001578 <MX_USART2_UART_Init+0x4c>)
 800155e:	2200      	movs	r2, #0
 8001560:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001562:	4805      	ldr	r0, [pc, #20]	; (8001578 <MX_USART2_UART_Init+0x4c>)
 8001564:	f003 fd50 	bl	8005008 <HAL_UART_Init>
 8001568:	4603      	mov	r3, r0
 800156a:	2b00      	cmp	r3, #0
 800156c:	d001      	beq.n	8001572 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800156e:	f7ff fe4b 	bl	8001208 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001572:	bf00      	nop
 8001574:	bd80      	pop	{r7, pc}
 8001576:	bf00      	nop
 8001578:	20000344 	.word	0x20000344
 800157c:	40004400 	.word	0x40004400

08001580 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8001580:	b580      	push	{r7, lr}
 8001582:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001584:	4b11      	ldr	r3, [pc, #68]	; (80015cc <MX_USART3_UART_Init+0x4c>)
 8001586:	4a12      	ldr	r2, [pc, #72]	; (80015d0 <MX_USART3_UART_Init+0x50>)
 8001588:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800158a:	4b10      	ldr	r3, [pc, #64]	; (80015cc <MX_USART3_UART_Init+0x4c>)
 800158c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001590:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001592:	4b0e      	ldr	r3, [pc, #56]	; (80015cc <MX_USART3_UART_Init+0x4c>)
 8001594:	2200      	movs	r2, #0
 8001596:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001598:	4b0c      	ldr	r3, [pc, #48]	; (80015cc <MX_USART3_UART_Init+0x4c>)
 800159a:	2200      	movs	r2, #0
 800159c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800159e:	4b0b      	ldr	r3, [pc, #44]	; (80015cc <MX_USART3_UART_Init+0x4c>)
 80015a0:	2200      	movs	r2, #0
 80015a2:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80015a4:	4b09      	ldr	r3, [pc, #36]	; (80015cc <MX_USART3_UART_Init+0x4c>)
 80015a6:	220c      	movs	r2, #12
 80015a8:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80015aa:	4b08      	ldr	r3, [pc, #32]	; (80015cc <MX_USART3_UART_Init+0x4c>)
 80015ac:	2200      	movs	r2, #0
 80015ae:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80015b0:	4b06      	ldr	r3, [pc, #24]	; (80015cc <MX_USART3_UART_Init+0x4c>)
 80015b2:	2200      	movs	r2, #0
 80015b4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80015b6:	4805      	ldr	r0, [pc, #20]	; (80015cc <MX_USART3_UART_Init+0x4c>)
 80015b8:	f003 fd26 	bl	8005008 <HAL_UART_Init>
 80015bc:	4603      	mov	r3, r0
 80015be:	2b00      	cmp	r3, #0
 80015c0:	d001      	beq.n	80015c6 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80015c2:	f7ff fe21 	bl	8001208 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80015c6:	bf00      	nop
 80015c8:	bd80      	pop	{r7, pc}
 80015ca:	bf00      	nop
 80015cc:	2000038c 	.word	0x2000038c
 80015d0:	40004800 	.word	0x40004800

080015d4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80015d4:	b580      	push	{r7, lr}
 80015d6:	b08a      	sub	sp, #40	; 0x28
 80015d8:	af00      	add	r7, sp, #0
 80015da:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015dc:	f107 0318 	add.w	r3, r7, #24
 80015e0:	2200      	movs	r2, #0
 80015e2:	601a      	str	r2, [r3, #0]
 80015e4:	605a      	str	r2, [r3, #4]
 80015e6:	609a      	str	r2, [r3, #8]
 80015e8:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART2)
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	4a37      	ldr	r2, [pc, #220]	; (80016cc <HAL_UART_MspInit+0xf8>)
 80015f0:	4293      	cmp	r3, r2
 80015f2:	d130      	bne.n	8001656 <HAL_UART_MspInit+0x82>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80015f4:	4b36      	ldr	r3, [pc, #216]	; (80016d0 <HAL_UART_MspInit+0xfc>)
 80015f6:	69db      	ldr	r3, [r3, #28]
 80015f8:	4a35      	ldr	r2, [pc, #212]	; (80016d0 <HAL_UART_MspInit+0xfc>)
 80015fa:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80015fe:	61d3      	str	r3, [r2, #28]
 8001600:	4b33      	ldr	r3, [pc, #204]	; (80016d0 <HAL_UART_MspInit+0xfc>)
 8001602:	69db      	ldr	r3, [r3, #28]
 8001604:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001608:	617b      	str	r3, [r7, #20]
 800160a:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800160c:	4b30      	ldr	r3, [pc, #192]	; (80016d0 <HAL_UART_MspInit+0xfc>)
 800160e:	699b      	ldr	r3, [r3, #24]
 8001610:	4a2f      	ldr	r2, [pc, #188]	; (80016d0 <HAL_UART_MspInit+0xfc>)
 8001612:	f043 0304 	orr.w	r3, r3, #4
 8001616:	6193      	str	r3, [r2, #24]
 8001618:	4b2d      	ldr	r3, [pc, #180]	; (80016d0 <HAL_UART_MspInit+0xfc>)
 800161a:	699b      	ldr	r3, [r3, #24]
 800161c:	f003 0304 	and.w	r3, r3, #4
 8001620:	613b      	str	r3, [r7, #16]
 8001622:	693b      	ldr	r3, [r7, #16]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001624:	2304      	movs	r3, #4
 8001626:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001628:	2302      	movs	r3, #2
 800162a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800162c:	2303      	movs	r3, #3
 800162e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001630:	f107 0318 	add.w	r3, r7, #24
 8001634:	4619      	mov	r1, r3
 8001636:	4827      	ldr	r0, [pc, #156]	; (80016d4 <HAL_UART_MspInit+0x100>)
 8001638:	f000 fd18 	bl	800206c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800163c:	2308      	movs	r3, #8
 800163e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001640:	2300      	movs	r3, #0
 8001642:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001644:	2300      	movs	r3, #0
 8001646:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001648:	f107 0318 	add.w	r3, r7, #24
 800164c:	4619      	mov	r1, r3
 800164e:	4821      	ldr	r0, [pc, #132]	; (80016d4 <HAL_UART_MspInit+0x100>)
 8001650:	f000 fd0c 	bl	800206c <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8001654:	e036      	b.n	80016c4 <HAL_UART_MspInit+0xf0>
  else if(uartHandle->Instance==USART3)
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	4a1f      	ldr	r2, [pc, #124]	; (80016d8 <HAL_UART_MspInit+0x104>)
 800165c:	4293      	cmp	r3, r2
 800165e:	d131      	bne.n	80016c4 <HAL_UART_MspInit+0xf0>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001660:	4b1b      	ldr	r3, [pc, #108]	; (80016d0 <HAL_UART_MspInit+0xfc>)
 8001662:	69db      	ldr	r3, [r3, #28]
 8001664:	4a1a      	ldr	r2, [pc, #104]	; (80016d0 <HAL_UART_MspInit+0xfc>)
 8001666:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800166a:	61d3      	str	r3, [r2, #28]
 800166c:	4b18      	ldr	r3, [pc, #96]	; (80016d0 <HAL_UART_MspInit+0xfc>)
 800166e:	69db      	ldr	r3, [r3, #28]
 8001670:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001674:	60fb      	str	r3, [r7, #12]
 8001676:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001678:	4b15      	ldr	r3, [pc, #84]	; (80016d0 <HAL_UART_MspInit+0xfc>)
 800167a:	699b      	ldr	r3, [r3, #24]
 800167c:	4a14      	ldr	r2, [pc, #80]	; (80016d0 <HAL_UART_MspInit+0xfc>)
 800167e:	f043 0308 	orr.w	r3, r3, #8
 8001682:	6193      	str	r3, [r2, #24]
 8001684:	4b12      	ldr	r3, [pc, #72]	; (80016d0 <HAL_UART_MspInit+0xfc>)
 8001686:	699b      	ldr	r3, [r3, #24]
 8001688:	f003 0308 	and.w	r3, r3, #8
 800168c:	60bb      	str	r3, [r7, #8]
 800168e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001690:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001694:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001696:	2302      	movs	r3, #2
 8001698:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800169a:	2303      	movs	r3, #3
 800169c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800169e:	f107 0318 	add.w	r3, r7, #24
 80016a2:	4619      	mov	r1, r3
 80016a4:	480d      	ldr	r0, [pc, #52]	; (80016dc <HAL_UART_MspInit+0x108>)
 80016a6:	f000 fce1 	bl	800206c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80016aa:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80016ae:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80016b0:	2300      	movs	r3, #0
 80016b2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016b4:	2300      	movs	r3, #0
 80016b6:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016b8:	f107 0318 	add.w	r3, r7, #24
 80016bc:	4619      	mov	r1, r3
 80016be:	4807      	ldr	r0, [pc, #28]	; (80016dc <HAL_UART_MspInit+0x108>)
 80016c0:	f000 fcd4 	bl	800206c <HAL_GPIO_Init>
}
 80016c4:	bf00      	nop
 80016c6:	3728      	adds	r7, #40	; 0x28
 80016c8:	46bd      	mov	sp, r7
 80016ca:	bd80      	pop	{r7, pc}
 80016cc:	40004400 	.word	0x40004400
 80016d0:	40021000 	.word	0x40021000
 80016d4:	40010800 	.word	0x40010800
 80016d8:	40004800 	.word	0x40004800
 80016dc:	40010c00 	.word	0x40010c00

080016e0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80016e0:	f7ff feca 	bl	8001478 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80016e4:	480b      	ldr	r0, [pc, #44]	; (8001714 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80016e6:	490c      	ldr	r1, [pc, #48]	; (8001718 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80016e8:	4a0c      	ldr	r2, [pc, #48]	; (800171c <LoopFillZerobss+0x16>)
  movs r3, #0
 80016ea:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80016ec:	e002      	b.n	80016f4 <LoopCopyDataInit>

080016ee <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80016ee:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80016f0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80016f2:	3304      	adds	r3, #4

080016f4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80016f4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80016f6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80016f8:	d3f9      	bcc.n	80016ee <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80016fa:	4a09      	ldr	r2, [pc, #36]	; (8001720 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80016fc:	4c09      	ldr	r4, [pc, #36]	; (8001724 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80016fe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001700:	e001      	b.n	8001706 <LoopFillZerobss>

08001702 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001702:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001704:	3204      	adds	r2, #4

08001706 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001706:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001708:	d3fb      	bcc.n	8001702 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800170a:	f007 f85d 	bl	80087c8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800170e:	f7ff fb7f 	bl	8000e10 <main>
  bx lr
 8001712:	4770      	bx	lr
  ldr r0, =_sdata
 8001714:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001718:	200001cc 	.word	0x200001cc
  ldr r2, =_sidata
 800171c:	080095c4 	.word	0x080095c4
  ldr r2, =_sbss
 8001720:	200001cc 	.word	0x200001cc
  ldr r4, =_ebss
 8001724:	2000190c 	.word	0x2000190c

08001728 <ADC1_2_IRQHandler>:
 * @retval None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001728:	e7fe      	b.n	8001728 <ADC1_2_IRQHandler>
	...

0800172c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800172c:	b580      	push	{r7, lr}
 800172e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001730:	4b08      	ldr	r3, [pc, #32]	; (8001754 <HAL_Init+0x28>)
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	4a07      	ldr	r2, [pc, #28]	; (8001754 <HAL_Init+0x28>)
 8001736:	f043 0310 	orr.w	r3, r3, #16
 800173a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800173c:	2003      	movs	r0, #3
 800173e:	f000 fc53 	bl	8001fe8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001742:	200f      	movs	r0, #15
 8001744:	f000 f808 	bl	8001758 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001748:	f7ff fdfc 	bl	8001344 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800174c:	2300      	movs	r3, #0
}
 800174e:	4618      	mov	r0, r3
 8001750:	bd80      	pop	{r7, pc}
 8001752:	bf00      	nop
 8001754:	40022000 	.word	0x40022000

08001758 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001758:	b580      	push	{r7, lr}
 800175a:	b082      	sub	sp, #8
 800175c:	af00      	add	r7, sp, #0
 800175e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001760:	4b12      	ldr	r3, [pc, #72]	; (80017ac <HAL_InitTick+0x54>)
 8001762:	681a      	ldr	r2, [r3, #0]
 8001764:	4b12      	ldr	r3, [pc, #72]	; (80017b0 <HAL_InitTick+0x58>)
 8001766:	781b      	ldrb	r3, [r3, #0]
 8001768:	4619      	mov	r1, r3
 800176a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800176e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001772:	fbb2 f3f3 	udiv	r3, r2, r3
 8001776:	4618      	mov	r0, r3
 8001778:	f000 fc6b 	bl	8002052 <HAL_SYSTICK_Config>
 800177c:	4603      	mov	r3, r0
 800177e:	2b00      	cmp	r3, #0
 8001780:	d001      	beq.n	8001786 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001782:	2301      	movs	r3, #1
 8001784:	e00e      	b.n	80017a4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	2b0f      	cmp	r3, #15
 800178a:	d80a      	bhi.n	80017a2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800178c:	2200      	movs	r2, #0
 800178e:	6879      	ldr	r1, [r7, #4]
 8001790:	f04f 30ff 	mov.w	r0, #4294967295
 8001794:	f000 fc33 	bl	8001ffe <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001798:	4a06      	ldr	r2, [pc, #24]	; (80017b4 <HAL_InitTick+0x5c>)
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800179e:	2300      	movs	r3, #0
 80017a0:	e000      	b.n	80017a4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80017a2:	2301      	movs	r3, #1
}
 80017a4:	4618      	mov	r0, r3
 80017a6:	3708      	adds	r7, #8
 80017a8:	46bd      	mov	sp, r7
 80017aa:	bd80      	pop	{r7, pc}
 80017ac:	20000000 	.word	0x20000000
 80017b0:	20000008 	.word	0x20000008
 80017b4:	20000004 	.word	0x20000004

080017b8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80017b8:	b480      	push	{r7}
 80017ba:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80017bc:	4b05      	ldr	r3, [pc, #20]	; (80017d4 <HAL_IncTick+0x1c>)
 80017be:	781b      	ldrb	r3, [r3, #0]
 80017c0:	461a      	mov	r2, r3
 80017c2:	4b05      	ldr	r3, [pc, #20]	; (80017d8 <HAL_IncTick+0x20>)
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	4413      	add	r3, r2
 80017c8:	4a03      	ldr	r2, [pc, #12]	; (80017d8 <HAL_IncTick+0x20>)
 80017ca:	6013      	str	r3, [r2, #0]
}
 80017cc:	bf00      	nop
 80017ce:	46bd      	mov	sp, r7
 80017d0:	bc80      	pop	{r7}
 80017d2:	4770      	bx	lr
 80017d4:	20000008 	.word	0x20000008
 80017d8:	200003d4 	.word	0x200003d4

080017dc <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80017dc:	b480      	push	{r7}
 80017de:	af00      	add	r7, sp, #0
  return uwTick;
 80017e0:	4b02      	ldr	r3, [pc, #8]	; (80017ec <HAL_GetTick+0x10>)
 80017e2:	681b      	ldr	r3, [r3, #0]
}
 80017e4:	4618      	mov	r0, r3
 80017e6:	46bd      	mov	sp, r7
 80017e8:	bc80      	pop	{r7}
 80017ea:	4770      	bx	lr
 80017ec:	200003d4 	.word	0x200003d4

080017f0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80017f0:	b580      	push	{r7, lr}
 80017f2:	b084      	sub	sp, #16
 80017f4:	af00      	add	r7, sp, #0
 80017f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80017f8:	f7ff fff0 	bl	80017dc <HAL_GetTick>
 80017fc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001802:	68fb      	ldr	r3, [r7, #12]
 8001804:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001808:	d005      	beq.n	8001816 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800180a:	4b0a      	ldr	r3, [pc, #40]	; (8001834 <HAL_Delay+0x44>)
 800180c:	781b      	ldrb	r3, [r3, #0]
 800180e:	461a      	mov	r2, r3
 8001810:	68fb      	ldr	r3, [r7, #12]
 8001812:	4413      	add	r3, r2
 8001814:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001816:	bf00      	nop
 8001818:	f7ff ffe0 	bl	80017dc <HAL_GetTick>
 800181c:	4602      	mov	r2, r0
 800181e:	68bb      	ldr	r3, [r7, #8]
 8001820:	1ad3      	subs	r3, r2, r3
 8001822:	68fa      	ldr	r2, [r7, #12]
 8001824:	429a      	cmp	r2, r3
 8001826:	d8f7      	bhi.n	8001818 <HAL_Delay+0x28>
  {
  }
}
 8001828:	bf00      	nop
 800182a:	bf00      	nop
 800182c:	3710      	adds	r7, #16
 800182e:	46bd      	mov	sp, r7
 8001830:	bd80      	pop	{r7, pc}
 8001832:	bf00      	nop
 8001834:	20000008 	.word	0x20000008

08001838 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001838:	b580      	push	{r7, lr}
 800183a:	b086      	sub	sp, #24
 800183c:	af00      	add	r7, sp, #0
 800183e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001840:	2300      	movs	r3, #0
 8001842:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8001844:	2300      	movs	r3, #0
 8001846:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8001848:	2300      	movs	r3, #0
 800184a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 800184c:	2300      	movs	r3, #0
 800184e:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	2b00      	cmp	r3, #0
 8001854:	d101      	bne.n	800185a <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8001856:	2301      	movs	r3, #1
 8001858:	e0be      	b.n	80019d8 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	689b      	ldr	r3, [r3, #8]
 800185e:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001864:	2b00      	cmp	r3, #0
 8001866:	d109      	bne.n	800187c <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	2200      	movs	r2, #0
 800186c:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	2200      	movs	r2, #0
 8001872:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001876:	6878      	ldr	r0, [r7, #4]
 8001878:	f7ff f8ca 	bl	8000a10 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 800187c:	6878      	ldr	r0, [r7, #4]
 800187e:	f000 f9ab 	bl	8001bd8 <ADC_ConversionStop_Disable>
 8001882:	4603      	mov	r3, r0
 8001884:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800188a:	f003 0310 	and.w	r3, r3, #16
 800188e:	2b00      	cmp	r3, #0
 8001890:	f040 8099 	bne.w	80019c6 <HAL_ADC_Init+0x18e>
 8001894:	7dfb      	ldrb	r3, [r7, #23]
 8001896:	2b00      	cmp	r3, #0
 8001898:	f040 8095 	bne.w	80019c6 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80018a0:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80018a4:	f023 0302 	bic.w	r3, r3, #2
 80018a8:	f043 0202 	orr.w	r2, r3, #2
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80018b8:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	7b1b      	ldrb	r3, [r3, #12]
 80018be:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80018c0:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80018c2:	68ba      	ldr	r2, [r7, #8]
 80018c4:	4313      	orrs	r3, r2
 80018c6:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	689b      	ldr	r3, [r3, #8]
 80018cc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80018d0:	d003      	beq.n	80018da <HAL_ADC_Init+0xa2>
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	689b      	ldr	r3, [r3, #8]
 80018d6:	2b01      	cmp	r3, #1
 80018d8:	d102      	bne.n	80018e0 <HAL_ADC_Init+0xa8>
 80018da:	f44f 7380 	mov.w	r3, #256	; 0x100
 80018de:	e000      	b.n	80018e2 <HAL_ADC_Init+0xaa>
 80018e0:	2300      	movs	r3, #0
 80018e2:	693a      	ldr	r2, [r7, #16]
 80018e4:	4313      	orrs	r3, r2
 80018e6:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	7d1b      	ldrb	r3, [r3, #20]
 80018ec:	2b01      	cmp	r3, #1
 80018ee:	d119      	bne.n	8001924 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	7b1b      	ldrb	r3, [r3, #12]
 80018f4:	2b00      	cmp	r3, #0
 80018f6:	d109      	bne.n	800190c <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	699b      	ldr	r3, [r3, #24]
 80018fc:	3b01      	subs	r3, #1
 80018fe:	035a      	lsls	r2, r3, #13
 8001900:	693b      	ldr	r3, [r7, #16]
 8001902:	4313      	orrs	r3, r2
 8001904:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001908:	613b      	str	r3, [r7, #16]
 800190a:	e00b      	b.n	8001924 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001910:	f043 0220 	orr.w	r2, r3, #32
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800191c:	f043 0201 	orr.w	r2, r3, #1
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	685b      	ldr	r3, [r3, #4]
 800192a:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	693a      	ldr	r2, [r7, #16]
 8001934:	430a      	orrs	r2, r1
 8001936:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	689a      	ldr	r2, [r3, #8]
 800193e:	4b28      	ldr	r3, [pc, #160]	; (80019e0 <HAL_ADC_Init+0x1a8>)
 8001940:	4013      	ands	r3, r2
 8001942:	687a      	ldr	r2, [r7, #4]
 8001944:	6812      	ldr	r2, [r2, #0]
 8001946:	68b9      	ldr	r1, [r7, #8]
 8001948:	430b      	orrs	r3, r1
 800194a:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	689b      	ldr	r3, [r3, #8]
 8001950:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001954:	d003      	beq.n	800195e <HAL_ADC_Init+0x126>
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	689b      	ldr	r3, [r3, #8]
 800195a:	2b01      	cmp	r3, #1
 800195c:	d104      	bne.n	8001968 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	691b      	ldr	r3, [r3, #16]
 8001962:	3b01      	subs	r3, #1
 8001964:	051b      	lsls	r3, r3, #20
 8001966:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800196e:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	68fa      	ldr	r2, [r7, #12]
 8001978:	430a      	orrs	r2, r1
 800197a:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	689a      	ldr	r2, [r3, #8]
 8001982:	4b18      	ldr	r3, [pc, #96]	; (80019e4 <HAL_ADC_Init+0x1ac>)
 8001984:	4013      	ands	r3, r2
 8001986:	68ba      	ldr	r2, [r7, #8]
 8001988:	429a      	cmp	r2, r3
 800198a:	d10b      	bne.n	80019a4 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	2200      	movs	r2, #0
 8001990:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001996:	f023 0303 	bic.w	r3, r3, #3
 800199a:	f043 0201 	orr.w	r2, r3, #1
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80019a2:	e018      	b.n	80019d6 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80019a8:	f023 0312 	bic.w	r3, r3, #18
 80019ac:	f043 0210 	orr.w	r2, r3, #16
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80019b8:	f043 0201 	orr.w	r2, r3, #1
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 80019c0:	2301      	movs	r3, #1
 80019c2:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80019c4:	e007      	b.n	80019d6 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80019ca:	f043 0210 	orr.w	r2, r3, #16
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 80019d2:	2301      	movs	r3, #1
 80019d4:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80019d6:	7dfb      	ldrb	r3, [r7, #23]
}
 80019d8:	4618      	mov	r0, r3
 80019da:	3718      	adds	r7, #24
 80019dc:	46bd      	mov	sp, r7
 80019de:	bd80      	pop	{r7, pc}
 80019e0:	ffe1f7fd 	.word	0xffe1f7fd
 80019e4:	ff1f0efe 	.word	0xff1f0efe

080019e8 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 80019e8:	b480      	push	{r7}
 80019ea:	b085      	sub	sp, #20
 80019ec:	af00      	add	r7, sp, #0
 80019ee:	6078      	str	r0, [r7, #4]
 80019f0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80019f2:	2300      	movs	r3, #0
 80019f4:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 80019f6:	2300      	movs	r3, #0
 80019f8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001a00:	2b01      	cmp	r3, #1
 8001a02:	d101      	bne.n	8001a08 <HAL_ADC_ConfigChannel+0x20>
 8001a04:	2302      	movs	r3, #2
 8001a06:	e0dc      	b.n	8001bc2 <HAL_ADC_ConfigChannel+0x1da>
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	2201      	movs	r2, #1
 8001a0c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001a10:	683b      	ldr	r3, [r7, #0]
 8001a12:	685b      	ldr	r3, [r3, #4]
 8001a14:	2b06      	cmp	r3, #6
 8001a16:	d81c      	bhi.n	8001a52 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001a1e:	683b      	ldr	r3, [r7, #0]
 8001a20:	685a      	ldr	r2, [r3, #4]
 8001a22:	4613      	mov	r3, r2
 8001a24:	009b      	lsls	r3, r3, #2
 8001a26:	4413      	add	r3, r2
 8001a28:	3b05      	subs	r3, #5
 8001a2a:	221f      	movs	r2, #31
 8001a2c:	fa02 f303 	lsl.w	r3, r2, r3
 8001a30:	43db      	mvns	r3, r3
 8001a32:	4019      	ands	r1, r3
 8001a34:	683b      	ldr	r3, [r7, #0]
 8001a36:	6818      	ldr	r0, [r3, #0]
 8001a38:	683b      	ldr	r3, [r7, #0]
 8001a3a:	685a      	ldr	r2, [r3, #4]
 8001a3c:	4613      	mov	r3, r2
 8001a3e:	009b      	lsls	r3, r3, #2
 8001a40:	4413      	add	r3, r2
 8001a42:	3b05      	subs	r3, #5
 8001a44:	fa00 f203 	lsl.w	r2, r0, r3
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	430a      	orrs	r2, r1
 8001a4e:	635a      	str	r2, [r3, #52]	; 0x34
 8001a50:	e03c      	b.n	8001acc <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001a52:	683b      	ldr	r3, [r7, #0]
 8001a54:	685b      	ldr	r3, [r3, #4]
 8001a56:	2b0c      	cmp	r3, #12
 8001a58:	d81c      	bhi.n	8001a94 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001a60:	683b      	ldr	r3, [r7, #0]
 8001a62:	685a      	ldr	r2, [r3, #4]
 8001a64:	4613      	mov	r3, r2
 8001a66:	009b      	lsls	r3, r3, #2
 8001a68:	4413      	add	r3, r2
 8001a6a:	3b23      	subs	r3, #35	; 0x23
 8001a6c:	221f      	movs	r2, #31
 8001a6e:	fa02 f303 	lsl.w	r3, r2, r3
 8001a72:	43db      	mvns	r3, r3
 8001a74:	4019      	ands	r1, r3
 8001a76:	683b      	ldr	r3, [r7, #0]
 8001a78:	6818      	ldr	r0, [r3, #0]
 8001a7a:	683b      	ldr	r3, [r7, #0]
 8001a7c:	685a      	ldr	r2, [r3, #4]
 8001a7e:	4613      	mov	r3, r2
 8001a80:	009b      	lsls	r3, r3, #2
 8001a82:	4413      	add	r3, r2
 8001a84:	3b23      	subs	r3, #35	; 0x23
 8001a86:	fa00 f203 	lsl.w	r2, r0, r3
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	430a      	orrs	r2, r1
 8001a90:	631a      	str	r2, [r3, #48]	; 0x30
 8001a92:	e01b      	b.n	8001acc <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001a9a:	683b      	ldr	r3, [r7, #0]
 8001a9c:	685a      	ldr	r2, [r3, #4]
 8001a9e:	4613      	mov	r3, r2
 8001aa0:	009b      	lsls	r3, r3, #2
 8001aa2:	4413      	add	r3, r2
 8001aa4:	3b41      	subs	r3, #65	; 0x41
 8001aa6:	221f      	movs	r2, #31
 8001aa8:	fa02 f303 	lsl.w	r3, r2, r3
 8001aac:	43db      	mvns	r3, r3
 8001aae:	4019      	ands	r1, r3
 8001ab0:	683b      	ldr	r3, [r7, #0]
 8001ab2:	6818      	ldr	r0, [r3, #0]
 8001ab4:	683b      	ldr	r3, [r7, #0]
 8001ab6:	685a      	ldr	r2, [r3, #4]
 8001ab8:	4613      	mov	r3, r2
 8001aba:	009b      	lsls	r3, r3, #2
 8001abc:	4413      	add	r3, r2
 8001abe:	3b41      	subs	r3, #65	; 0x41
 8001ac0:	fa00 f203 	lsl.w	r2, r0, r3
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	430a      	orrs	r2, r1
 8001aca:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8001acc:	683b      	ldr	r3, [r7, #0]
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	2b09      	cmp	r3, #9
 8001ad2:	d91c      	bls.n	8001b0e <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	68d9      	ldr	r1, [r3, #12]
 8001ada:	683b      	ldr	r3, [r7, #0]
 8001adc:	681a      	ldr	r2, [r3, #0]
 8001ade:	4613      	mov	r3, r2
 8001ae0:	005b      	lsls	r3, r3, #1
 8001ae2:	4413      	add	r3, r2
 8001ae4:	3b1e      	subs	r3, #30
 8001ae6:	2207      	movs	r2, #7
 8001ae8:	fa02 f303 	lsl.w	r3, r2, r3
 8001aec:	43db      	mvns	r3, r3
 8001aee:	4019      	ands	r1, r3
 8001af0:	683b      	ldr	r3, [r7, #0]
 8001af2:	6898      	ldr	r0, [r3, #8]
 8001af4:	683b      	ldr	r3, [r7, #0]
 8001af6:	681a      	ldr	r2, [r3, #0]
 8001af8:	4613      	mov	r3, r2
 8001afa:	005b      	lsls	r3, r3, #1
 8001afc:	4413      	add	r3, r2
 8001afe:	3b1e      	subs	r3, #30
 8001b00:	fa00 f203 	lsl.w	r2, r0, r3
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	430a      	orrs	r2, r1
 8001b0a:	60da      	str	r2, [r3, #12]
 8001b0c:	e019      	b.n	8001b42 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	6919      	ldr	r1, [r3, #16]
 8001b14:	683b      	ldr	r3, [r7, #0]
 8001b16:	681a      	ldr	r2, [r3, #0]
 8001b18:	4613      	mov	r3, r2
 8001b1a:	005b      	lsls	r3, r3, #1
 8001b1c:	4413      	add	r3, r2
 8001b1e:	2207      	movs	r2, #7
 8001b20:	fa02 f303 	lsl.w	r3, r2, r3
 8001b24:	43db      	mvns	r3, r3
 8001b26:	4019      	ands	r1, r3
 8001b28:	683b      	ldr	r3, [r7, #0]
 8001b2a:	6898      	ldr	r0, [r3, #8]
 8001b2c:	683b      	ldr	r3, [r7, #0]
 8001b2e:	681a      	ldr	r2, [r3, #0]
 8001b30:	4613      	mov	r3, r2
 8001b32:	005b      	lsls	r3, r3, #1
 8001b34:	4413      	add	r3, r2
 8001b36:	fa00 f203 	lsl.w	r2, r0, r3
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	430a      	orrs	r2, r1
 8001b40:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001b42:	683b      	ldr	r3, [r7, #0]
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	2b10      	cmp	r3, #16
 8001b48:	d003      	beq.n	8001b52 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8001b4a:	683b      	ldr	r3, [r7, #0]
 8001b4c:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001b4e:	2b11      	cmp	r3, #17
 8001b50:	d132      	bne.n	8001bb8 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	4a1d      	ldr	r2, [pc, #116]	; (8001bcc <HAL_ADC_ConfigChannel+0x1e4>)
 8001b58:	4293      	cmp	r3, r2
 8001b5a:	d125      	bne.n	8001ba8 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	689b      	ldr	r3, [r3, #8]
 8001b62:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d126      	bne.n	8001bb8 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	689a      	ldr	r2, [r3, #8]
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8001b78:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001b7a:	683b      	ldr	r3, [r7, #0]
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	2b10      	cmp	r3, #16
 8001b80:	d11a      	bne.n	8001bb8 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001b82:	4b13      	ldr	r3, [pc, #76]	; (8001bd0 <HAL_ADC_ConfigChannel+0x1e8>)
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	4a13      	ldr	r2, [pc, #76]	; (8001bd4 <HAL_ADC_ConfigChannel+0x1ec>)
 8001b88:	fba2 2303 	umull	r2, r3, r2, r3
 8001b8c:	0c9a      	lsrs	r2, r3, #18
 8001b8e:	4613      	mov	r3, r2
 8001b90:	009b      	lsls	r3, r3, #2
 8001b92:	4413      	add	r3, r2
 8001b94:	005b      	lsls	r3, r3, #1
 8001b96:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001b98:	e002      	b.n	8001ba0 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8001b9a:	68bb      	ldr	r3, [r7, #8]
 8001b9c:	3b01      	subs	r3, #1
 8001b9e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001ba0:	68bb      	ldr	r3, [r7, #8]
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d1f9      	bne.n	8001b9a <HAL_ADC_ConfigChannel+0x1b2>
 8001ba6:	e007      	b.n	8001bb8 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001bac:	f043 0220 	orr.w	r2, r3, #32
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8001bb4:	2301      	movs	r3, #1
 8001bb6:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	2200      	movs	r2, #0
 8001bbc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8001bc0:	7bfb      	ldrb	r3, [r7, #15]
}
 8001bc2:	4618      	mov	r0, r3
 8001bc4:	3714      	adds	r7, #20
 8001bc6:	46bd      	mov	sp, r7
 8001bc8:	bc80      	pop	{r7}
 8001bca:	4770      	bx	lr
 8001bcc:	40012400 	.word	0x40012400
 8001bd0:	20000000 	.word	0x20000000
 8001bd4:	431bde83 	.word	0x431bde83

08001bd8 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8001bd8:	b580      	push	{r7, lr}
 8001bda:	b084      	sub	sp, #16
 8001bdc:	af00      	add	r7, sp, #0
 8001bde:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001be0:	2300      	movs	r3, #0
 8001be2:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	689b      	ldr	r3, [r3, #8]
 8001bea:	f003 0301 	and.w	r3, r3, #1
 8001bee:	2b01      	cmp	r3, #1
 8001bf0:	d12e      	bne.n	8001c50 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	689a      	ldr	r2, [r3, #8]
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	f022 0201 	bic.w	r2, r2, #1
 8001c00:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001c02:	f7ff fdeb 	bl	80017dc <HAL_GetTick>
 8001c06:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001c08:	e01b      	b.n	8001c42 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001c0a:	f7ff fde7 	bl	80017dc <HAL_GetTick>
 8001c0e:	4602      	mov	r2, r0
 8001c10:	68fb      	ldr	r3, [r7, #12]
 8001c12:	1ad3      	subs	r3, r2, r3
 8001c14:	2b02      	cmp	r3, #2
 8001c16:	d914      	bls.n	8001c42 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	689b      	ldr	r3, [r3, #8]
 8001c1e:	f003 0301 	and.w	r3, r3, #1
 8001c22:	2b01      	cmp	r3, #1
 8001c24:	d10d      	bne.n	8001c42 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c2a:	f043 0210 	orr.w	r2, r3, #16
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c36:	f043 0201 	orr.w	r2, r3, #1
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 8001c3e:	2301      	movs	r3, #1
 8001c40:	e007      	b.n	8001c52 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	689b      	ldr	r3, [r3, #8]
 8001c48:	f003 0301 	and.w	r3, r3, #1
 8001c4c:	2b01      	cmp	r3, #1
 8001c4e:	d0dc      	beq.n	8001c0a <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8001c50:	2300      	movs	r3, #0
}
 8001c52:	4618      	mov	r0, r3
 8001c54:	3710      	adds	r7, #16
 8001c56:	46bd      	mov	sp, r7
 8001c58:	bd80      	pop	{r7, pc}

08001c5a <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8001c5a:	b580      	push	{r7, lr}
 8001c5c:	b084      	sub	sp, #16
 8001c5e:	af00      	add	r7, sp, #0
 8001c60:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	d101      	bne.n	8001c6c <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8001c68:	2301      	movs	r3, #1
 8001c6a:	e0ed      	b.n	8001e48 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001c72:	b2db      	uxtb	r3, r3
 8001c74:	2b00      	cmp	r3, #0
 8001c76:	d102      	bne.n	8001c7e <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8001c78:	6878      	ldr	r0, [r7, #4]
 8001c7a:	f7fe ff97 	bl	8000bac <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	681a      	ldr	r2, [r3, #0]
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	f042 0201 	orr.w	r2, r2, #1
 8001c8c:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001c8e:	f7ff fda5 	bl	80017dc <HAL_GetTick>
 8001c92:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001c94:	e012      	b.n	8001cbc <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001c96:	f7ff fda1 	bl	80017dc <HAL_GetTick>
 8001c9a:	4602      	mov	r2, r0
 8001c9c:	68fb      	ldr	r3, [r7, #12]
 8001c9e:	1ad3      	subs	r3, r2, r3
 8001ca0:	2b0a      	cmp	r3, #10
 8001ca2:	d90b      	bls.n	8001cbc <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ca8:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	2205      	movs	r2, #5
 8001cb4:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001cb8:	2301      	movs	r3, #1
 8001cba:	e0c5      	b.n	8001e48 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	685b      	ldr	r3, [r3, #4]
 8001cc2:	f003 0301 	and.w	r3, r3, #1
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d0e5      	beq.n	8001c96 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	681a      	ldr	r2, [r3, #0]
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	f022 0202 	bic.w	r2, r2, #2
 8001cd8:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001cda:	f7ff fd7f 	bl	80017dc <HAL_GetTick>
 8001cde:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001ce0:	e012      	b.n	8001d08 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001ce2:	f7ff fd7b 	bl	80017dc <HAL_GetTick>
 8001ce6:	4602      	mov	r2, r0
 8001ce8:	68fb      	ldr	r3, [r7, #12]
 8001cea:	1ad3      	subs	r3, r2, r3
 8001cec:	2b0a      	cmp	r3, #10
 8001cee:	d90b      	bls.n	8001d08 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001cf4:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	2205      	movs	r2, #5
 8001d00:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001d04:	2301      	movs	r3, #1
 8001d06:	e09f      	b.n	8001e48 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	685b      	ldr	r3, [r3, #4]
 8001d0e:	f003 0302 	and.w	r3, r3, #2
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d1e5      	bne.n	8001ce2 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	7e1b      	ldrb	r3, [r3, #24]
 8001d1a:	2b01      	cmp	r3, #1
 8001d1c:	d108      	bne.n	8001d30 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	681a      	ldr	r2, [r3, #0]
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001d2c:	601a      	str	r2, [r3, #0]
 8001d2e:	e007      	b.n	8001d40 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	681a      	ldr	r2, [r3, #0]
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001d3e:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	7e5b      	ldrb	r3, [r3, #25]
 8001d44:	2b01      	cmp	r3, #1
 8001d46:	d108      	bne.n	8001d5a <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	681a      	ldr	r2, [r3, #0]
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001d56:	601a      	str	r2, [r3, #0]
 8001d58:	e007      	b.n	8001d6a <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	681a      	ldr	r2, [r3, #0]
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001d68:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	7e9b      	ldrb	r3, [r3, #26]
 8001d6e:	2b01      	cmp	r3, #1
 8001d70:	d108      	bne.n	8001d84 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	681a      	ldr	r2, [r3, #0]
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	f042 0220 	orr.w	r2, r2, #32
 8001d80:	601a      	str	r2, [r3, #0]
 8001d82:	e007      	b.n	8001d94 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	681a      	ldr	r2, [r3, #0]
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	f022 0220 	bic.w	r2, r2, #32
 8001d92:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	7edb      	ldrb	r3, [r3, #27]
 8001d98:	2b01      	cmp	r3, #1
 8001d9a:	d108      	bne.n	8001dae <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	681a      	ldr	r2, [r3, #0]
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	f022 0210 	bic.w	r2, r2, #16
 8001daa:	601a      	str	r2, [r3, #0]
 8001dac:	e007      	b.n	8001dbe <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	681a      	ldr	r2, [r3, #0]
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	f042 0210 	orr.w	r2, r2, #16
 8001dbc:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	7f1b      	ldrb	r3, [r3, #28]
 8001dc2:	2b01      	cmp	r3, #1
 8001dc4:	d108      	bne.n	8001dd8 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	681a      	ldr	r2, [r3, #0]
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	f042 0208 	orr.w	r2, r2, #8
 8001dd4:	601a      	str	r2, [r3, #0]
 8001dd6:	e007      	b.n	8001de8 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	681a      	ldr	r2, [r3, #0]
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	f022 0208 	bic.w	r2, r2, #8
 8001de6:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	7f5b      	ldrb	r3, [r3, #29]
 8001dec:	2b01      	cmp	r3, #1
 8001dee:	d108      	bne.n	8001e02 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	681a      	ldr	r2, [r3, #0]
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	f042 0204 	orr.w	r2, r2, #4
 8001dfe:	601a      	str	r2, [r3, #0]
 8001e00:	e007      	b.n	8001e12 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	681a      	ldr	r2, [r3, #0]
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	f022 0204 	bic.w	r2, r2, #4
 8001e10:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	689a      	ldr	r2, [r3, #8]
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	68db      	ldr	r3, [r3, #12]
 8001e1a:	431a      	orrs	r2, r3
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	691b      	ldr	r3, [r3, #16]
 8001e20:	431a      	orrs	r2, r3
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	695b      	ldr	r3, [r3, #20]
 8001e26:	ea42 0103 	orr.w	r1, r2, r3
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	685b      	ldr	r3, [r3, #4]
 8001e2e:	1e5a      	subs	r2, r3, #1
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	430a      	orrs	r2, r1
 8001e36:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	2200      	movs	r2, #0
 8001e3c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	2201      	movs	r2, #1
 8001e42:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8001e46:	2300      	movs	r3, #0
}
 8001e48:	4618      	mov	r0, r3
 8001e4a:	3710      	adds	r7, #16
 8001e4c:	46bd      	mov	sp, r7
 8001e4e:	bd80      	pop	{r7, pc}

08001e50 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e50:	b480      	push	{r7}
 8001e52:	b085      	sub	sp, #20
 8001e54:	af00      	add	r7, sp, #0
 8001e56:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	f003 0307 	and.w	r3, r3, #7
 8001e5e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001e60:	4b0c      	ldr	r3, [pc, #48]	; (8001e94 <__NVIC_SetPriorityGrouping+0x44>)
 8001e62:	68db      	ldr	r3, [r3, #12]
 8001e64:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001e66:	68ba      	ldr	r2, [r7, #8]
 8001e68:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001e6c:	4013      	ands	r3, r2
 8001e6e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001e70:	68fb      	ldr	r3, [r7, #12]
 8001e72:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001e74:	68bb      	ldr	r3, [r7, #8]
 8001e76:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001e78:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001e7c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001e80:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001e82:	4a04      	ldr	r2, [pc, #16]	; (8001e94 <__NVIC_SetPriorityGrouping+0x44>)
 8001e84:	68bb      	ldr	r3, [r7, #8]
 8001e86:	60d3      	str	r3, [r2, #12]
}
 8001e88:	bf00      	nop
 8001e8a:	3714      	adds	r7, #20
 8001e8c:	46bd      	mov	sp, r7
 8001e8e:	bc80      	pop	{r7}
 8001e90:	4770      	bx	lr
 8001e92:	bf00      	nop
 8001e94:	e000ed00 	.word	0xe000ed00

08001e98 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001e98:	b480      	push	{r7}
 8001e9a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001e9c:	4b04      	ldr	r3, [pc, #16]	; (8001eb0 <__NVIC_GetPriorityGrouping+0x18>)
 8001e9e:	68db      	ldr	r3, [r3, #12]
 8001ea0:	0a1b      	lsrs	r3, r3, #8
 8001ea2:	f003 0307 	and.w	r3, r3, #7
}
 8001ea6:	4618      	mov	r0, r3
 8001ea8:	46bd      	mov	sp, r7
 8001eaa:	bc80      	pop	{r7}
 8001eac:	4770      	bx	lr
 8001eae:	bf00      	nop
 8001eb0:	e000ed00 	.word	0xe000ed00

08001eb4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001eb4:	b480      	push	{r7}
 8001eb6:	b083      	sub	sp, #12
 8001eb8:	af00      	add	r7, sp, #0
 8001eba:	4603      	mov	r3, r0
 8001ebc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ebe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	db0b      	blt.n	8001ede <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001ec6:	79fb      	ldrb	r3, [r7, #7]
 8001ec8:	f003 021f 	and.w	r2, r3, #31
 8001ecc:	4906      	ldr	r1, [pc, #24]	; (8001ee8 <__NVIC_EnableIRQ+0x34>)
 8001ece:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ed2:	095b      	lsrs	r3, r3, #5
 8001ed4:	2001      	movs	r0, #1
 8001ed6:	fa00 f202 	lsl.w	r2, r0, r2
 8001eda:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001ede:	bf00      	nop
 8001ee0:	370c      	adds	r7, #12
 8001ee2:	46bd      	mov	sp, r7
 8001ee4:	bc80      	pop	{r7}
 8001ee6:	4770      	bx	lr
 8001ee8:	e000e100 	.word	0xe000e100

08001eec <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001eec:	b480      	push	{r7}
 8001eee:	b083      	sub	sp, #12
 8001ef0:	af00      	add	r7, sp, #0
 8001ef2:	4603      	mov	r3, r0
 8001ef4:	6039      	str	r1, [r7, #0]
 8001ef6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ef8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	db0a      	blt.n	8001f16 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f00:	683b      	ldr	r3, [r7, #0]
 8001f02:	b2da      	uxtb	r2, r3
 8001f04:	490c      	ldr	r1, [pc, #48]	; (8001f38 <__NVIC_SetPriority+0x4c>)
 8001f06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f0a:	0112      	lsls	r2, r2, #4
 8001f0c:	b2d2      	uxtb	r2, r2
 8001f0e:	440b      	add	r3, r1
 8001f10:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001f14:	e00a      	b.n	8001f2c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f16:	683b      	ldr	r3, [r7, #0]
 8001f18:	b2da      	uxtb	r2, r3
 8001f1a:	4908      	ldr	r1, [pc, #32]	; (8001f3c <__NVIC_SetPriority+0x50>)
 8001f1c:	79fb      	ldrb	r3, [r7, #7]
 8001f1e:	f003 030f 	and.w	r3, r3, #15
 8001f22:	3b04      	subs	r3, #4
 8001f24:	0112      	lsls	r2, r2, #4
 8001f26:	b2d2      	uxtb	r2, r2
 8001f28:	440b      	add	r3, r1
 8001f2a:	761a      	strb	r2, [r3, #24]
}
 8001f2c:	bf00      	nop
 8001f2e:	370c      	adds	r7, #12
 8001f30:	46bd      	mov	sp, r7
 8001f32:	bc80      	pop	{r7}
 8001f34:	4770      	bx	lr
 8001f36:	bf00      	nop
 8001f38:	e000e100 	.word	0xe000e100
 8001f3c:	e000ed00 	.word	0xe000ed00

08001f40 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001f40:	b480      	push	{r7}
 8001f42:	b089      	sub	sp, #36	; 0x24
 8001f44:	af00      	add	r7, sp, #0
 8001f46:	60f8      	str	r0, [r7, #12]
 8001f48:	60b9      	str	r1, [r7, #8]
 8001f4a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	f003 0307 	and.w	r3, r3, #7
 8001f52:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001f54:	69fb      	ldr	r3, [r7, #28]
 8001f56:	f1c3 0307 	rsb	r3, r3, #7
 8001f5a:	2b04      	cmp	r3, #4
 8001f5c:	bf28      	it	cs
 8001f5e:	2304      	movcs	r3, #4
 8001f60:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001f62:	69fb      	ldr	r3, [r7, #28]
 8001f64:	3304      	adds	r3, #4
 8001f66:	2b06      	cmp	r3, #6
 8001f68:	d902      	bls.n	8001f70 <NVIC_EncodePriority+0x30>
 8001f6a:	69fb      	ldr	r3, [r7, #28]
 8001f6c:	3b03      	subs	r3, #3
 8001f6e:	e000      	b.n	8001f72 <NVIC_EncodePriority+0x32>
 8001f70:	2300      	movs	r3, #0
 8001f72:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f74:	f04f 32ff 	mov.w	r2, #4294967295
 8001f78:	69bb      	ldr	r3, [r7, #24]
 8001f7a:	fa02 f303 	lsl.w	r3, r2, r3
 8001f7e:	43da      	mvns	r2, r3
 8001f80:	68bb      	ldr	r3, [r7, #8]
 8001f82:	401a      	ands	r2, r3
 8001f84:	697b      	ldr	r3, [r7, #20]
 8001f86:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001f88:	f04f 31ff 	mov.w	r1, #4294967295
 8001f8c:	697b      	ldr	r3, [r7, #20]
 8001f8e:	fa01 f303 	lsl.w	r3, r1, r3
 8001f92:	43d9      	mvns	r1, r3
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f98:	4313      	orrs	r3, r2
         );
}
 8001f9a:	4618      	mov	r0, r3
 8001f9c:	3724      	adds	r7, #36	; 0x24
 8001f9e:	46bd      	mov	sp, r7
 8001fa0:	bc80      	pop	{r7}
 8001fa2:	4770      	bx	lr

08001fa4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001fa4:	b580      	push	{r7, lr}
 8001fa6:	b082      	sub	sp, #8
 8001fa8:	af00      	add	r7, sp, #0
 8001faa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	3b01      	subs	r3, #1
 8001fb0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001fb4:	d301      	bcc.n	8001fba <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001fb6:	2301      	movs	r3, #1
 8001fb8:	e00f      	b.n	8001fda <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001fba:	4a0a      	ldr	r2, [pc, #40]	; (8001fe4 <SysTick_Config+0x40>)
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	3b01      	subs	r3, #1
 8001fc0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001fc2:	210f      	movs	r1, #15
 8001fc4:	f04f 30ff 	mov.w	r0, #4294967295
 8001fc8:	f7ff ff90 	bl	8001eec <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001fcc:	4b05      	ldr	r3, [pc, #20]	; (8001fe4 <SysTick_Config+0x40>)
 8001fce:	2200      	movs	r2, #0
 8001fd0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001fd2:	4b04      	ldr	r3, [pc, #16]	; (8001fe4 <SysTick_Config+0x40>)
 8001fd4:	2207      	movs	r2, #7
 8001fd6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001fd8:	2300      	movs	r3, #0
}
 8001fda:	4618      	mov	r0, r3
 8001fdc:	3708      	adds	r7, #8
 8001fde:	46bd      	mov	sp, r7
 8001fe0:	bd80      	pop	{r7, pc}
 8001fe2:	bf00      	nop
 8001fe4:	e000e010 	.word	0xe000e010

08001fe8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001fe8:	b580      	push	{r7, lr}
 8001fea:	b082      	sub	sp, #8
 8001fec:	af00      	add	r7, sp, #0
 8001fee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001ff0:	6878      	ldr	r0, [r7, #4]
 8001ff2:	f7ff ff2d 	bl	8001e50 <__NVIC_SetPriorityGrouping>
}
 8001ff6:	bf00      	nop
 8001ff8:	3708      	adds	r7, #8
 8001ffa:	46bd      	mov	sp, r7
 8001ffc:	bd80      	pop	{r7, pc}

08001ffe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001ffe:	b580      	push	{r7, lr}
 8002000:	b086      	sub	sp, #24
 8002002:	af00      	add	r7, sp, #0
 8002004:	4603      	mov	r3, r0
 8002006:	60b9      	str	r1, [r7, #8]
 8002008:	607a      	str	r2, [r7, #4]
 800200a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800200c:	2300      	movs	r3, #0
 800200e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002010:	f7ff ff42 	bl	8001e98 <__NVIC_GetPriorityGrouping>
 8002014:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002016:	687a      	ldr	r2, [r7, #4]
 8002018:	68b9      	ldr	r1, [r7, #8]
 800201a:	6978      	ldr	r0, [r7, #20]
 800201c:	f7ff ff90 	bl	8001f40 <NVIC_EncodePriority>
 8002020:	4602      	mov	r2, r0
 8002022:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002026:	4611      	mov	r1, r2
 8002028:	4618      	mov	r0, r3
 800202a:	f7ff ff5f 	bl	8001eec <__NVIC_SetPriority>
}
 800202e:	bf00      	nop
 8002030:	3718      	adds	r7, #24
 8002032:	46bd      	mov	sp, r7
 8002034:	bd80      	pop	{r7, pc}

08002036 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002036:	b580      	push	{r7, lr}
 8002038:	b082      	sub	sp, #8
 800203a:	af00      	add	r7, sp, #0
 800203c:	4603      	mov	r3, r0
 800203e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002040:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002044:	4618      	mov	r0, r3
 8002046:	f7ff ff35 	bl	8001eb4 <__NVIC_EnableIRQ>
}
 800204a:	bf00      	nop
 800204c:	3708      	adds	r7, #8
 800204e:	46bd      	mov	sp, r7
 8002050:	bd80      	pop	{r7, pc}

08002052 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002052:	b580      	push	{r7, lr}
 8002054:	b082      	sub	sp, #8
 8002056:	af00      	add	r7, sp, #0
 8002058:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800205a:	6878      	ldr	r0, [r7, #4]
 800205c:	f7ff ffa2 	bl	8001fa4 <SysTick_Config>
 8002060:	4603      	mov	r3, r0
}
 8002062:	4618      	mov	r0, r3
 8002064:	3708      	adds	r7, #8
 8002066:	46bd      	mov	sp, r7
 8002068:	bd80      	pop	{r7, pc}
	...

0800206c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800206c:	b480      	push	{r7}
 800206e:	b08b      	sub	sp, #44	; 0x2c
 8002070:	af00      	add	r7, sp, #0
 8002072:	6078      	str	r0, [r7, #4]
 8002074:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002076:	2300      	movs	r3, #0
 8002078:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800207a:	2300      	movs	r3, #0
 800207c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800207e:	e169      	b.n	8002354 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002080:	2201      	movs	r2, #1
 8002082:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002084:	fa02 f303 	lsl.w	r3, r2, r3
 8002088:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800208a:	683b      	ldr	r3, [r7, #0]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	69fa      	ldr	r2, [r7, #28]
 8002090:	4013      	ands	r3, r2
 8002092:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002094:	69ba      	ldr	r2, [r7, #24]
 8002096:	69fb      	ldr	r3, [r7, #28]
 8002098:	429a      	cmp	r2, r3
 800209a:	f040 8158 	bne.w	800234e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800209e:	683b      	ldr	r3, [r7, #0]
 80020a0:	685b      	ldr	r3, [r3, #4]
 80020a2:	4a9a      	ldr	r2, [pc, #616]	; (800230c <HAL_GPIO_Init+0x2a0>)
 80020a4:	4293      	cmp	r3, r2
 80020a6:	d05e      	beq.n	8002166 <HAL_GPIO_Init+0xfa>
 80020a8:	4a98      	ldr	r2, [pc, #608]	; (800230c <HAL_GPIO_Init+0x2a0>)
 80020aa:	4293      	cmp	r3, r2
 80020ac:	d875      	bhi.n	800219a <HAL_GPIO_Init+0x12e>
 80020ae:	4a98      	ldr	r2, [pc, #608]	; (8002310 <HAL_GPIO_Init+0x2a4>)
 80020b0:	4293      	cmp	r3, r2
 80020b2:	d058      	beq.n	8002166 <HAL_GPIO_Init+0xfa>
 80020b4:	4a96      	ldr	r2, [pc, #600]	; (8002310 <HAL_GPIO_Init+0x2a4>)
 80020b6:	4293      	cmp	r3, r2
 80020b8:	d86f      	bhi.n	800219a <HAL_GPIO_Init+0x12e>
 80020ba:	4a96      	ldr	r2, [pc, #600]	; (8002314 <HAL_GPIO_Init+0x2a8>)
 80020bc:	4293      	cmp	r3, r2
 80020be:	d052      	beq.n	8002166 <HAL_GPIO_Init+0xfa>
 80020c0:	4a94      	ldr	r2, [pc, #592]	; (8002314 <HAL_GPIO_Init+0x2a8>)
 80020c2:	4293      	cmp	r3, r2
 80020c4:	d869      	bhi.n	800219a <HAL_GPIO_Init+0x12e>
 80020c6:	4a94      	ldr	r2, [pc, #592]	; (8002318 <HAL_GPIO_Init+0x2ac>)
 80020c8:	4293      	cmp	r3, r2
 80020ca:	d04c      	beq.n	8002166 <HAL_GPIO_Init+0xfa>
 80020cc:	4a92      	ldr	r2, [pc, #584]	; (8002318 <HAL_GPIO_Init+0x2ac>)
 80020ce:	4293      	cmp	r3, r2
 80020d0:	d863      	bhi.n	800219a <HAL_GPIO_Init+0x12e>
 80020d2:	4a92      	ldr	r2, [pc, #584]	; (800231c <HAL_GPIO_Init+0x2b0>)
 80020d4:	4293      	cmp	r3, r2
 80020d6:	d046      	beq.n	8002166 <HAL_GPIO_Init+0xfa>
 80020d8:	4a90      	ldr	r2, [pc, #576]	; (800231c <HAL_GPIO_Init+0x2b0>)
 80020da:	4293      	cmp	r3, r2
 80020dc:	d85d      	bhi.n	800219a <HAL_GPIO_Init+0x12e>
 80020de:	2b12      	cmp	r3, #18
 80020e0:	d82a      	bhi.n	8002138 <HAL_GPIO_Init+0xcc>
 80020e2:	2b12      	cmp	r3, #18
 80020e4:	d859      	bhi.n	800219a <HAL_GPIO_Init+0x12e>
 80020e6:	a201      	add	r2, pc, #4	; (adr r2, 80020ec <HAL_GPIO_Init+0x80>)
 80020e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80020ec:	08002167 	.word	0x08002167
 80020f0:	08002141 	.word	0x08002141
 80020f4:	08002153 	.word	0x08002153
 80020f8:	08002195 	.word	0x08002195
 80020fc:	0800219b 	.word	0x0800219b
 8002100:	0800219b 	.word	0x0800219b
 8002104:	0800219b 	.word	0x0800219b
 8002108:	0800219b 	.word	0x0800219b
 800210c:	0800219b 	.word	0x0800219b
 8002110:	0800219b 	.word	0x0800219b
 8002114:	0800219b 	.word	0x0800219b
 8002118:	0800219b 	.word	0x0800219b
 800211c:	0800219b 	.word	0x0800219b
 8002120:	0800219b 	.word	0x0800219b
 8002124:	0800219b 	.word	0x0800219b
 8002128:	0800219b 	.word	0x0800219b
 800212c:	0800219b 	.word	0x0800219b
 8002130:	08002149 	.word	0x08002149
 8002134:	0800215d 	.word	0x0800215d
 8002138:	4a79      	ldr	r2, [pc, #484]	; (8002320 <HAL_GPIO_Init+0x2b4>)
 800213a:	4293      	cmp	r3, r2
 800213c:	d013      	beq.n	8002166 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800213e:	e02c      	b.n	800219a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002140:	683b      	ldr	r3, [r7, #0]
 8002142:	68db      	ldr	r3, [r3, #12]
 8002144:	623b      	str	r3, [r7, #32]
          break;
 8002146:	e029      	b.n	800219c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002148:	683b      	ldr	r3, [r7, #0]
 800214a:	68db      	ldr	r3, [r3, #12]
 800214c:	3304      	adds	r3, #4
 800214e:	623b      	str	r3, [r7, #32]
          break;
 8002150:	e024      	b.n	800219c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002152:	683b      	ldr	r3, [r7, #0]
 8002154:	68db      	ldr	r3, [r3, #12]
 8002156:	3308      	adds	r3, #8
 8002158:	623b      	str	r3, [r7, #32]
          break;
 800215a:	e01f      	b.n	800219c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800215c:	683b      	ldr	r3, [r7, #0]
 800215e:	68db      	ldr	r3, [r3, #12]
 8002160:	330c      	adds	r3, #12
 8002162:	623b      	str	r3, [r7, #32]
          break;
 8002164:	e01a      	b.n	800219c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002166:	683b      	ldr	r3, [r7, #0]
 8002168:	689b      	ldr	r3, [r3, #8]
 800216a:	2b00      	cmp	r3, #0
 800216c:	d102      	bne.n	8002174 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800216e:	2304      	movs	r3, #4
 8002170:	623b      	str	r3, [r7, #32]
          break;
 8002172:	e013      	b.n	800219c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002174:	683b      	ldr	r3, [r7, #0]
 8002176:	689b      	ldr	r3, [r3, #8]
 8002178:	2b01      	cmp	r3, #1
 800217a:	d105      	bne.n	8002188 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800217c:	2308      	movs	r3, #8
 800217e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	69fa      	ldr	r2, [r7, #28]
 8002184:	611a      	str	r2, [r3, #16]
          break;
 8002186:	e009      	b.n	800219c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002188:	2308      	movs	r3, #8
 800218a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	69fa      	ldr	r2, [r7, #28]
 8002190:	615a      	str	r2, [r3, #20]
          break;
 8002192:	e003      	b.n	800219c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002194:	2300      	movs	r3, #0
 8002196:	623b      	str	r3, [r7, #32]
          break;
 8002198:	e000      	b.n	800219c <HAL_GPIO_Init+0x130>
          break;
 800219a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800219c:	69bb      	ldr	r3, [r7, #24]
 800219e:	2bff      	cmp	r3, #255	; 0xff
 80021a0:	d801      	bhi.n	80021a6 <HAL_GPIO_Init+0x13a>
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	e001      	b.n	80021aa <HAL_GPIO_Init+0x13e>
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	3304      	adds	r3, #4
 80021aa:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80021ac:	69bb      	ldr	r3, [r7, #24]
 80021ae:	2bff      	cmp	r3, #255	; 0xff
 80021b0:	d802      	bhi.n	80021b8 <HAL_GPIO_Init+0x14c>
 80021b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021b4:	009b      	lsls	r3, r3, #2
 80021b6:	e002      	b.n	80021be <HAL_GPIO_Init+0x152>
 80021b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021ba:	3b08      	subs	r3, #8
 80021bc:	009b      	lsls	r3, r3, #2
 80021be:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80021c0:	697b      	ldr	r3, [r7, #20]
 80021c2:	681a      	ldr	r2, [r3, #0]
 80021c4:	210f      	movs	r1, #15
 80021c6:	693b      	ldr	r3, [r7, #16]
 80021c8:	fa01 f303 	lsl.w	r3, r1, r3
 80021cc:	43db      	mvns	r3, r3
 80021ce:	401a      	ands	r2, r3
 80021d0:	6a39      	ldr	r1, [r7, #32]
 80021d2:	693b      	ldr	r3, [r7, #16]
 80021d4:	fa01 f303 	lsl.w	r3, r1, r3
 80021d8:	431a      	orrs	r2, r3
 80021da:	697b      	ldr	r3, [r7, #20]
 80021dc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80021de:	683b      	ldr	r3, [r7, #0]
 80021e0:	685b      	ldr	r3, [r3, #4]
 80021e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	f000 80b1 	beq.w	800234e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80021ec:	4b4d      	ldr	r3, [pc, #308]	; (8002324 <HAL_GPIO_Init+0x2b8>)
 80021ee:	699b      	ldr	r3, [r3, #24]
 80021f0:	4a4c      	ldr	r2, [pc, #304]	; (8002324 <HAL_GPIO_Init+0x2b8>)
 80021f2:	f043 0301 	orr.w	r3, r3, #1
 80021f6:	6193      	str	r3, [r2, #24]
 80021f8:	4b4a      	ldr	r3, [pc, #296]	; (8002324 <HAL_GPIO_Init+0x2b8>)
 80021fa:	699b      	ldr	r3, [r3, #24]
 80021fc:	f003 0301 	and.w	r3, r3, #1
 8002200:	60bb      	str	r3, [r7, #8]
 8002202:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002204:	4a48      	ldr	r2, [pc, #288]	; (8002328 <HAL_GPIO_Init+0x2bc>)
 8002206:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002208:	089b      	lsrs	r3, r3, #2
 800220a:	3302      	adds	r3, #2
 800220c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002210:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002212:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002214:	f003 0303 	and.w	r3, r3, #3
 8002218:	009b      	lsls	r3, r3, #2
 800221a:	220f      	movs	r2, #15
 800221c:	fa02 f303 	lsl.w	r3, r2, r3
 8002220:	43db      	mvns	r3, r3
 8002222:	68fa      	ldr	r2, [r7, #12]
 8002224:	4013      	ands	r3, r2
 8002226:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	4a40      	ldr	r2, [pc, #256]	; (800232c <HAL_GPIO_Init+0x2c0>)
 800222c:	4293      	cmp	r3, r2
 800222e:	d013      	beq.n	8002258 <HAL_GPIO_Init+0x1ec>
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	4a3f      	ldr	r2, [pc, #252]	; (8002330 <HAL_GPIO_Init+0x2c4>)
 8002234:	4293      	cmp	r3, r2
 8002236:	d00d      	beq.n	8002254 <HAL_GPIO_Init+0x1e8>
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	4a3e      	ldr	r2, [pc, #248]	; (8002334 <HAL_GPIO_Init+0x2c8>)
 800223c:	4293      	cmp	r3, r2
 800223e:	d007      	beq.n	8002250 <HAL_GPIO_Init+0x1e4>
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	4a3d      	ldr	r2, [pc, #244]	; (8002338 <HAL_GPIO_Init+0x2cc>)
 8002244:	4293      	cmp	r3, r2
 8002246:	d101      	bne.n	800224c <HAL_GPIO_Init+0x1e0>
 8002248:	2303      	movs	r3, #3
 800224a:	e006      	b.n	800225a <HAL_GPIO_Init+0x1ee>
 800224c:	2304      	movs	r3, #4
 800224e:	e004      	b.n	800225a <HAL_GPIO_Init+0x1ee>
 8002250:	2302      	movs	r3, #2
 8002252:	e002      	b.n	800225a <HAL_GPIO_Init+0x1ee>
 8002254:	2301      	movs	r3, #1
 8002256:	e000      	b.n	800225a <HAL_GPIO_Init+0x1ee>
 8002258:	2300      	movs	r3, #0
 800225a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800225c:	f002 0203 	and.w	r2, r2, #3
 8002260:	0092      	lsls	r2, r2, #2
 8002262:	4093      	lsls	r3, r2
 8002264:	68fa      	ldr	r2, [r7, #12]
 8002266:	4313      	orrs	r3, r2
 8002268:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800226a:	492f      	ldr	r1, [pc, #188]	; (8002328 <HAL_GPIO_Init+0x2bc>)
 800226c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800226e:	089b      	lsrs	r3, r3, #2
 8002270:	3302      	adds	r3, #2
 8002272:	68fa      	ldr	r2, [r7, #12]
 8002274:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002278:	683b      	ldr	r3, [r7, #0]
 800227a:	685b      	ldr	r3, [r3, #4]
 800227c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002280:	2b00      	cmp	r3, #0
 8002282:	d006      	beq.n	8002292 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002284:	4b2d      	ldr	r3, [pc, #180]	; (800233c <HAL_GPIO_Init+0x2d0>)
 8002286:	689a      	ldr	r2, [r3, #8]
 8002288:	492c      	ldr	r1, [pc, #176]	; (800233c <HAL_GPIO_Init+0x2d0>)
 800228a:	69bb      	ldr	r3, [r7, #24]
 800228c:	4313      	orrs	r3, r2
 800228e:	608b      	str	r3, [r1, #8]
 8002290:	e006      	b.n	80022a0 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002292:	4b2a      	ldr	r3, [pc, #168]	; (800233c <HAL_GPIO_Init+0x2d0>)
 8002294:	689a      	ldr	r2, [r3, #8]
 8002296:	69bb      	ldr	r3, [r7, #24]
 8002298:	43db      	mvns	r3, r3
 800229a:	4928      	ldr	r1, [pc, #160]	; (800233c <HAL_GPIO_Init+0x2d0>)
 800229c:	4013      	ands	r3, r2
 800229e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80022a0:	683b      	ldr	r3, [r7, #0]
 80022a2:	685b      	ldr	r3, [r3, #4]
 80022a4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d006      	beq.n	80022ba <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80022ac:	4b23      	ldr	r3, [pc, #140]	; (800233c <HAL_GPIO_Init+0x2d0>)
 80022ae:	68da      	ldr	r2, [r3, #12]
 80022b0:	4922      	ldr	r1, [pc, #136]	; (800233c <HAL_GPIO_Init+0x2d0>)
 80022b2:	69bb      	ldr	r3, [r7, #24]
 80022b4:	4313      	orrs	r3, r2
 80022b6:	60cb      	str	r3, [r1, #12]
 80022b8:	e006      	b.n	80022c8 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80022ba:	4b20      	ldr	r3, [pc, #128]	; (800233c <HAL_GPIO_Init+0x2d0>)
 80022bc:	68da      	ldr	r2, [r3, #12]
 80022be:	69bb      	ldr	r3, [r7, #24]
 80022c0:	43db      	mvns	r3, r3
 80022c2:	491e      	ldr	r1, [pc, #120]	; (800233c <HAL_GPIO_Init+0x2d0>)
 80022c4:	4013      	ands	r3, r2
 80022c6:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80022c8:	683b      	ldr	r3, [r7, #0]
 80022ca:	685b      	ldr	r3, [r3, #4]
 80022cc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d006      	beq.n	80022e2 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80022d4:	4b19      	ldr	r3, [pc, #100]	; (800233c <HAL_GPIO_Init+0x2d0>)
 80022d6:	685a      	ldr	r2, [r3, #4]
 80022d8:	4918      	ldr	r1, [pc, #96]	; (800233c <HAL_GPIO_Init+0x2d0>)
 80022da:	69bb      	ldr	r3, [r7, #24]
 80022dc:	4313      	orrs	r3, r2
 80022de:	604b      	str	r3, [r1, #4]
 80022e0:	e006      	b.n	80022f0 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80022e2:	4b16      	ldr	r3, [pc, #88]	; (800233c <HAL_GPIO_Init+0x2d0>)
 80022e4:	685a      	ldr	r2, [r3, #4]
 80022e6:	69bb      	ldr	r3, [r7, #24]
 80022e8:	43db      	mvns	r3, r3
 80022ea:	4914      	ldr	r1, [pc, #80]	; (800233c <HAL_GPIO_Init+0x2d0>)
 80022ec:	4013      	ands	r3, r2
 80022ee:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80022f0:	683b      	ldr	r3, [r7, #0]
 80022f2:	685b      	ldr	r3, [r3, #4]
 80022f4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d021      	beq.n	8002340 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80022fc:	4b0f      	ldr	r3, [pc, #60]	; (800233c <HAL_GPIO_Init+0x2d0>)
 80022fe:	681a      	ldr	r2, [r3, #0]
 8002300:	490e      	ldr	r1, [pc, #56]	; (800233c <HAL_GPIO_Init+0x2d0>)
 8002302:	69bb      	ldr	r3, [r7, #24]
 8002304:	4313      	orrs	r3, r2
 8002306:	600b      	str	r3, [r1, #0]
 8002308:	e021      	b.n	800234e <HAL_GPIO_Init+0x2e2>
 800230a:	bf00      	nop
 800230c:	10320000 	.word	0x10320000
 8002310:	10310000 	.word	0x10310000
 8002314:	10220000 	.word	0x10220000
 8002318:	10210000 	.word	0x10210000
 800231c:	10120000 	.word	0x10120000
 8002320:	10110000 	.word	0x10110000
 8002324:	40021000 	.word	0x40021000
 8002328:	40010000 	.word	0x40010000
 800232c:	40010800 	.word	0x40010800
 8002330:	40010c00 	.word	0x40010c00
 8002334:	40011000 	.word	0x40011000
 8002338:	40011400 	.word	0x40011400
 800233c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002340:	4b0b      	ldr	r3, [pc, #44]	; (8002370 <HAL_GPIO_Init+0x304>)
 8002342:	681a      	ldr	r2, [r3, #0]
 8002344:	69bb      	ldr	r3, [r7, #24]
 8002346:	43db      	mvns	r3, r3
 8002348:	4909      	ldr	r1, [pc, #36]	; (8002370 <HAL_GPIO_Init+0x304>)
 800234a:	4013      	ands	r3, r2
 800234c:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800234e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002350:	3301      	adds	r3, #1
 8002352:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002354:	683b      	ldr	r3, [r7, #0]
 8002356:	681a      	ldr	r2, [r3, #0]
 8002358:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800235a:	fa22 f303 	lsr.w	r3, r2, r3
 800235e:	2b00      	cmp	r3, #0
 8002360:	f47f ae8e 	bne.w	8002080 <HAL_GPIO_Init+0x14>
  }
}
 8002364:	bf00      	nop
 8002366:	bf00      	nop
 8002368:	372c      	adds	r7, #44	; 0x2c
 800236a:	46bd      	mov	sp, r7
 800236c:	bc80      	pop	{r7}
 800236e:	4770      	bx	lr
 8002370:	40010400 	.word	0x40010400

08002374 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002374:	b480      	push	{r7}
 8002376:	b083      	sub	sp, #12
 8002378:	af00      	add	r7, sp, #0
 800237a:	6078      	str	r0, [r7, #4]
 800237c:	460b      	mov	r3, r1
 800237e:	807b      	strh	r3, [r7, #2]
 8002380:	4613      	mov	r3, r2
 8002382:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002384:	787b      	ldrb	r3, [r7, #1]
 8002386:	2b00      	cmp	r3, #0
 8002388:	d003      	beq.n	8002392 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800238a:	887a      	ldrh	r2, [r7, #2]
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002390:	e003      	b.n	800239a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002392:	887b      	ldrh	r3, [r7, #2]
 8002394:	041a      	lsls	r2, r3, #16
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	611a      	str	r2, [r3, #16]
}
 800239a:	bf00      	nop
 800239c:	370c      	adds	r7, #12
 800239e:	46bd      	mov	sp, r7
 80023a0:	bc80      	pop	{r7}
 80023a2:	4770      	bx	lr

080023a4 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80023a4:	b480      	push	{r7}
 80023a6:	b085      	sub	sp, #20
 80023a8:	af00      	add	r7, sp, #0
 80023aa:	6078      	str	r0, [r7, #4]
 80023ac:	460b      	mov	r3, r1
 80023ae:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	68db      	ldr	r3, [r3, #12]
 80023b4:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80023b6:	887a      	ldrh	r2, [r7, #2]
 80023b8:	68fb      	ldr	r3, [r7, #12]
 80023ba:	4013      	ands	r3, r2
 80023bc:	041a      	lsls	r2, r3, #16
 80023be:	68fb      	ldr	r3, [r7, #12]
 80023c0:	43d9      	mvns	r1, r3
 80023c2:	887b      	ldrh	r3, [r7, #2]
 80023c4:	400b      	ands	r3, r1
 80023c6:	431a      	orrs	r2, r3
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	611a      	str	r2, [r3, #16]
}
 80023cc:	bf00      	nop
 80023ce:	3714      	adds	r7, #20
 80023d0:	46bd      	mov	sp, r7
 80023d2:	bc80      	pop	{r7}
 80023d4:	4770      	bx	lr

080023d6 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80023d6:	b5f0      	push	{r4, r5, r6, r7, lr}
 80023d8:	b08f      	sub	sp, #60	; 0x3c
 80023da:	af0a      	add	r7, sp, #40	; 0x28
 80023dc:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d101      	bne.n	80023e8 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80023e4:	2301      	movs	r3, #1
 80023e6:	e10f      	b.n	8002608 <HAL_PCD_Init+0x232>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 80023f4:	b2db      	uxtb	r3, r3
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d106      	bne.n	8002408 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	2200      	movs	r2, #0
 80023fe:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8002402:	6878      	ldr	r0, [r7, #4]
 8002404:	f005 fea8 	bl	8008158 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	2203      	movs	r2, #3
 800240c:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8002410:	68bb      	ldr	r3, [r7, #8]
 8002412:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002414:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002418:	2b00      	cmp	r3, #0
 800241a:	d102      	bne.n	8002422 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	2200      	movs	r2, #0
 8002420:	60da      	str	r2, [r3, #12]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	4618      	mov	r0, r3
 8002428:	f002 ff9a 	bl	8005360 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	603b      	str	r3, [r7, #0]
 8002432:	687e      	ldr	r6, [r7, #4]
 8002434:	466d      	mov	r5, sp
 8002436:	f106 0410 	add.w	r4, r6, #16
 800243a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800243c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800243e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002440:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002442:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002446:	e885 0003 	stmia.w	r5, {r0, r1}
 800244a:	1d33      	adds	r3, r6, #4
 800244c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800244e:	6838      	ldr	r0, [r7, #0]
 8002450:	f002 feb8 	bl	80051c4 <USB_CoreInit>
 8002454:	4603      	mov	r3, r0
 8002456:	2b00      	cmp	r3, #0
 8002458:	d005      	beq.n	8002466 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	2202      	movs	r2, #2
 800245e:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8002462:	2301      	movs	r3, #1
 8002464:	e0d0      	b.n	8002608 <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	2100      	movs	r1, #0
 800246c:	4618      	mov	r0, r3
 800246e:	f002 ff87 	bl	8005380 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002472:	2300      	movs	r3, #0
 8002474:	73fb      	strb	r3, [r7, #15]
 8002476:	e04a      	b.n	800250e <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8002478:	7bfa      	ldrb	r2, [r7, #15]
 800247a:	6879      	ldr	r1, [r7, #4]
 800247c:	4613      	mov	r3, r2
 800247e:	00db      	lsls	r3, r3, #3
 8002480:	4413      	add	r3, r2
 8002482:	009b      	lsls	r3, r3, #2
 8002484:	440b      	add	r3, r1
 8002486:	333d      	adds	r3, #61	; 0x3d
 8002488:	2201      	movs	r2, #1
 800248a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800248c:	7bfa      	ldrb	r2, [r7, #15]
 800248e:	6879      	ldr	r1, [r7, #4]
 8002490:	4613      	mov	r3, r2
 8002492:	00db      	lsls	r3, r3, #3
 8002494:	4413      	add	r3, r2
 8002496:	009b      	lsls	r3, r3, #2
 8002498:	440b      	add	r3, r1
 800249a:	333c      	adds	r3, #60	; 0x3c
 800249c:	7bfa      	ldrb	r2, [r7, #15]
 800249e:	701a      	strb	r2, [r3, #0]
#if defined (USB_OTG_FS)
    hpcd->IN_ep[i].tx_fifo_num = i;
 80024a0:	7bfa      	ldrb	r2, [r7, #15]
 80024a2:	7bfb      	ldrb	r3, [r7, #15]
 80024a4:	b298      	uxth	r0, r3
 80024a6:	6879      	ldr	r1, [r7, #4]
 80024a8:	4613      	mov	r3, r2
 80024aa:	00db      	lsls	r3, r3, #3
 80024ac:	4413      	add	r3, r2
 80024ae:	009b      	lsls	r3, r3, #2
 80024b0:	440b      	add	r3, r1
 80024b2:	3356      	adds	r3, #86	; 0x56
 80024b4:	4602      	mov	r2, r0
 80024b6:	801a      	strh	r2, [r3, #0]
#endif /* defined (USB_OTG_FS) */
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80024b8:	7bfa      	ldrb	r2, [r7, #15]
 80024ba:	6879      	ldr	r1, [r7, #4]
 80024bc:	4613      	mov	r3, r2
 80024be:	00db      	lsls	r3, r3, #3
 80024c0:	4413      	add	r3, r2
 80024c2:	009b      	lsls	r3, r3, #2
 80024c4:	440b      	add	r3, r1
 80024c6:	3340      	adds	r3, #64	; 0x40
 80024c8:	2200      	movs	r2, #0
 80024ca:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80024cc:	7bfa      	ldrb	r2, [r7, #15]
 80024ce:	6879      	ldr	r1, [r7, #4]
 80024d0:	4613      	mov	r3, r2
 80024d2:	00db      	lsls	r3, r3, #3
 80024d4:	4413      	add	r3, r2
 80024d6:	009b      	lsls	r3, r3, #2
 80024d8:	440b      	add	r3, r1
 80024da:	3344      	adds	r3, #68	; 0x44
 80024dc:	2200      	movs	r2, #0
 80024de:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80024e0:	7bfa      	ldrb	r2, [r7, #15]
 80024e2:	6879      	ldr	r1, [r7, #4]
 80024e4:	4613      	mov	r3, r2
 80024e6:	00db      	lsls	r3, r3, #3
 80024e8:	4413      	add	r3, r2
 80024ea:	009b      	lsls	r3, r3, #2
 80024ec:	440b      	add	r3, r1
 80024ee:	3348      	adds	r3, #72	; 0x48
 80024f0:	2200      	movs	r2, #0
 80024f2:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80024f4:	7bfa      	ldrb	r2, [r7, #15]
 80024f6:	6879      	ldr	r1, [r7, #4]
 80024f8:	4613      	mov	r3, r2
 80024fa:	00db      	lsls	r3, r3, #3
 80024fc:	4413      	add	r3, r2
 80024fe:	009b      	lsls	r3, r3, #2
 8002500:	440b      	add	r3, r1
 8002502:	334c      	adds	r3, #76	; 0x4c
 8002504:	2200      	movs	r2, #0
 8002506:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002508:	7bfb      	ldrb	r3, [r7, #15]
 800250a:	3301      	adds	r3, #1
 800250c:	73fb      	strb	r3, [r7, #15]
 800250e:	7bfa      	ldrb	r2, [r7, #15]
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	685b      	ldr	r3, [r3, #4]
 8002514:	429a      	cmp	r2, r3
 8002516:	d3af      	bcc.n	8002478 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002518:	2300      	movs	r3, #0
 800251a:	73fb      	strb	r3, [r7, #15]
 800251c:	e044      	b.n	80025a8 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800251e:	7bfa      	ldrb	r2, [r7, #15]
 8002520:	6879      	ldr	r1, [r7, #4]
 8002522:	4613      	mov	r3, r2
 8002524:	00db      	lsls	r3, r3, #3
 8002526:	4413      	add	r3, r2
 8002528:	009b      	lsls	r3, r3, #2
 800252a:	440b      	add	r3, r1
 800252c:	f203 237d 	addw	r3, r3, #637	; 0x27d
 8002530:	2200      	movs	r2, #0
 8002532:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8002534:	7bfa      	ldrb	r2, [r7, #15]
 8002536:	6879      	ldr	r1, [r7, #4]
 8002538:	4613      	mov	r3, r2
 800253a:	00db      	lsls	r3, r3, #3
 800253c:	4413      	add	r3, r2
 800253e:	009b      	lsls	r3, r3, #2
 8002540:	440b      	add	r3, r1
 8002542:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 8002546:	7bfa      	ldrb	r2, [r7, #15]
 8002548:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800254a:	7bfa      	ldrb	r2, [r7, #15]
 800254c:	6879      	ldr	r1, [r7, #4]
 800254e:	4613      	mov	r3, r2
 8002550:	00db      	lsls	r3, r3, #3
 8002552:	4413      	add	r3, r2
 8002554:	009b      	lsls	r3, r3, #2
 8002556:	440b      	add	r3, r1
 8002558:	f503 7320 	add.w	r3, r3, #640	; 0x280
 800255c:	2200      	movs	r2, #0
 800255e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002560:	7bfa      	ldrb	r2, [r7, #15]
 8002562:	6879      	ldr	r1, [r7, #4]
 8002564:	4613      	mov	r3, r2
 8002566:	00db      	lsls	r3, r3, #3
 8002568:	4413      	add	r3, r2
 800256a:	009b      	lsls	r3, r3, #2
 800256c:	440b      	add	r3, r1
 800256e:	f503 7321 	add.w	r3, r3, #644	; 0x284
 8002572:	2200      	movs	r2, #0
 8002574:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002576:	7bfa      	ldrb	r2, [r7, #15]
 8002578:	6879      	ldr	r1, [r7, #4]
 800257a:	4613      	mov	r3, r2
 800257c:	00db      	lsls	r3, r3, #3
 800257e:	4413      	add	r3, r2
 8002580:	009b      	lsls	r3, r3, #2
 8002582:	440b      	add	r3, r1
 8002584:	f503 7322 	add.w	r3, r3, #648	; 0x288
 8002588:	2200      	movs	r2, #0
 800258a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800258c:	7bfa      	ldrb	r2, [r7, #15]
 800258e:	6879      	ldr	r1, [r7, #4]
 8002590:	4613      	mov	r3, r2
 8002592:	00db      	lsls	r3, r3, #3
 8002594:	4413      	add	r3, r2
 8002596:	009b      	lsls	r3, r3, #2
 8002598:	440b      	add	r3, r1
 800259a:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 800259e:	2200      	movs	r2, #0
 80025a0:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80025a2:	7bfb      	ldrb	r3, [r7, #15]
 80025a4:	3301      	adds	r3, #1
 80025a6:	73fb      	strb	r3, [r7, #15]
 80025a8:	7bfa      	ldrb	r2, [r7, #15]
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	685b      	ldr	r3, [r3, #4]
 80025ae:	429a      	cmp	r2, r3
 80025b0:	d3b5      	bcc.n	800251e <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	603b      	str	r3, [r7, #0]
 80025b8:	687e      	ldr	r6, [r7, #4]
 80025ba:	466d      	mov	r5, sp
 80025bc:	f106 0410 	add.w	r4, r6, #16
 80025c0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80025c2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80025c4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80025c6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80025c8:	e894 0003 	ldmia.w	r4, {r0, r1}
 80025cc:	e885 0003 	stmia.w	r5, {r0, r1}
 80025d0:	1d33      	adds	r3, r6, #4
 80025d2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80025d4:	6838      	ldr	r0, [r7, #0]
 80025d6:	f002 ff1f 	bl	8005418 <USB_DevInit>
 80025da:	4603      	mov	r3, r0
 80025dc:	2b00      	cmp	r3, #0
 80025de:	d005      	beq.n	80025ec <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	2202      	movs	r2, #2
 80025e4:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 80025e8:	2301      	movs	r3, #1
 80025ea:	e00d      	b.n	8002608 <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	2200      	movs	r2, #0
 80025f0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	2201      	movs	r2, #1
 80025f8:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
  (void)USB_DevDisconnect(hpcd->Instance);
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	4618      	mov	r0, r3
 8002602:	f003 fea9 	bl	8006358 <USB_DevDisconnect>

  return HAL_OK;
 8002606:	2300      	movs	r3, #0
}
 8002608:	4618      	mov	r0, r3
 800260a:	3714      	adds	r7, #20
 800260c:	46bd      	mov	sp, r7
 800260e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002610 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8002610:	b580      	push	{r7, lr}
 8002612:	b082      	sub	sp, #8
 8002614:	af00      	add	r7, sp, #0
 8002616:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 800261e:	2b01      	cmp	r3, #1
 8002620:	d101      	bne.n	8002626 <HAL_PCD_Start+0x16>
 8002622:	2302      	movs	r3, #2
 8002624:	e012      	b.n	800264c <HAL_PCD_Start+0x3c>
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	2201      	movs	r2, #1
 800262a:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  __HAL_PCD_ENABLE(hpcd);
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	4618      	mov	r0, r3
 8002634:	f002 fe84 	bl	8005340 <USB_EnableGlobalInt>

#if defined (USB)
  HAL_PCDEx_SetConnectionState(hpcd, 1U);
#endif /* defined (USB) */

  (void)USB_DevConnect(hpcd->Instance);
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	4618      	mov	r0, r3
 800263e:	f003 fe6b 	bl	8006318 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	2200      	movs	r2, #0
 8002646:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 800264a:	2300      	movs	r3, #0
}
 800264c:	4618      	mov	r0, r3
 800264e:	3708      	adds	r7, #8
 8002650:	46bd      	mov	sp, r7
 8002652:	bd80      	pop	{r7, pc}

08002654 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8002654:	b590      	push	{r4, r7, lr}
 8002656:	b08d      	sub	sp, #52	; 0x34
 8002658:	af00      	add	r7, sp, #0
 800265a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002662:	6a3b      	ldr	r3, [r7, #32]
 8002664:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	4618      	mov	r0, r3
 800266c:	f003 ff22 	bl	80064b4 <USB_GetMode>
 8002670:	4603      	mov	r3, r0
 8002672:	2b00      	cmp	r3, #0
 8002674:	f040 8443 	bne.w	8002efe <HAL_PCD_IRQHandler+0x8aa>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	4618      	mov	r0, r3
 800267e:	f003 fe8b 	bl	8006398 <USB_ReadInterrupts>
 8002682:	4603      	mov	r3, r0
 8002684:	2b00      	cmp	r3, #0
 8002686:	f000 8439 	beq.w	8002efc <HAL_PCD_IRQHandler+0x8a8>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 800268a:	69fb      	ldr	r3, [r7, #28]
 800268c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002690:	689b      	ldr	r3, [r3, #8]
 8002692:	0a1b      	lsrs	r3, r3, #8
 8002694:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	f8c3 24fc 	str.w	r2, [r3, #1276]	; 0x4fc

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	4618      	mov	r0, r3
 80026a4:	f003 fe78 	bl	8006398 <USB_ReadInterrupts>
 80026a8:	4603      	mov	r3, r0
 80026aa:	f003 0302 	and.w	r3, r3, #2
 80026ae:	2b02      	cmp	r3, #2
 80026b0:	d107      	bne.n	80026c2 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	695a      	ldr	r2, [r3, #20]
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	f002 0202 	and.w	r2, r2, #2
 80026c0:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	4618      	mov	r0, r3
 80026c8:	f003 fe66 	bl	8006398 <USB_ReadInterrupts>
 80026cc:	4603      	mov	r3, r0
 80026ce:	f003 0310 	and.w	r3, r3, #16
 80026d2:	2b10      	cmp	r3, #16
 80026d4:	d161      	bne.n	800279a <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	699a      	ldr	r2, [r3, #24]
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	f022 0210 	bic.w	r2, r2, #16
 80026e4:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 80026e6:	6a3b      	ldr	r3, [r7, #32]
 80026e8:	6a1b      	ldr	r3, [r3, #32]
 80026ea:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 80026ec:	69bb      	ldr	r3, [r7, #24]
 80026ee:	f003 020f 	and.w	r2, r3, #15
 80026f2:	4613      	mov	r3, r2
 80026f4:	00db      	lsls	r3, r3, #3
 80026f6:	4413      	add	r3, r2
 80026f8:	009b      	lsls	r3, r3, #2
 80026fa:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80026fe:	687a      	ldr	r2, [r7, #4]
 8002700:	4413      	add	r3, r2
 8002702:	3304      	adds	r3, #4
 8002704:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8002706:	69bb      	ldr	r3, [r7, #24]
 8002708:	0c5b      	lsrs	r3, r3, #17
 800270a:	f003 030f 	and.w	r3, r3, #15
 800270e:	2b02      	cmp	r3, #2
 8002710:	d124      	bne.n	800275c <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8002712:	69ba      	ldr	r2, [r7, #24]
 8002714:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8002718:	4013      	ands	r3, r2
 800271a:	2b00      	cmp	r3, #0
 800271c:	d035      	beq.n	800278a <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800271e:	697b      	ldr	r3, [r7, #20]
 8002720:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8002722:	69bb      	ldr	r3, [r7, #24]
 8002724:	091b      	lsrs	r3, r3, #4
 8002726:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8002728:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800272c:	b29b      	uxth	r3, r3
 800272e:	461a      	mov	r2, r3
 8002730:	6a38      	ldr	r0, [r7, #32]
 8002732:	f003 fca3 	bl	800607c <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002736:	697b      	ldr	r3, [r7, #20]
 8002738:	68da      	ldr	r2, [r3, #12]
 800273a:	69bb      	ldr	r3, [r7, #24]
 800273c:	091b      	lsrs	r3, r3, #4
 800273e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002742:	441a      	add	r2, r3
 8002744:	697b      	ldr	r3, [r7, #20]
 8002746:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002748:	697b      	ldr	r3, [r7, #20]
 800274a:	695a      	ldr	r2, [r3, #20]
 800274c:	69bb      	ldr	r3, [r7, #24]
 800274e:	091b      	lsrs	r3, r3, #4
 8002750:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002754:	441a      	add	r2, r3
 8002756:	697b      	ldr	r3, [r7, #20]
 8002758:	615a      	str	r2, [r3, #20]
 800275a:	e016      	b.n	800278a <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 800275c:	69bb      	ldr	r3, [r7, #24]
 800275e:	0c5b      	lsrs	r3, r3, #17
 8002760:	f003 030f 	and.w	r3, r3, #15
 8002764:	2b06      	cmp	r3, #6
 8002766:	d110      	bne.n	800278a <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 800276e:	2208      	movs	r2, #8
 8002770:	4619      	mov	r1, r3
 8002772:	6a38      	ldr	r0, [r7, #32]
 8002774:	f003 fc82 	bl	800607c <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002778:	697b      	ldr	r3, [r7, #20]
 800277a:	695a      	ldr	r2, [r3, #20]
 800277c:	69bb      	ldr	r3, [r7, #24]
 800277e:	091b      	lsrs	r3, r3, #4
 8002780:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002784:	441a      	add	r2, r3
 8002786:	697b      	ldr	r3, [r7, #20]
 8002788:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	699a      	ldr	r2, [r3, #24]
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	f042 0210 	orr.w	r2, r2, #16
 8002798:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	4618      	mov	r0, r3
 80027a0:	f003 fdfa 	bl	8006398 <USB_ReadInterrupts>
 80027a4:	4603      	mov	r3, r0
 80027a6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80027aa:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80027ae:	f040 80a7 	bne.w	8002900 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 80027b2:	2300      	movs	r3, #0
 80027b4:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	4618      	mov	r0, r3
 80027bc:	f003 fdfe 	bl	80063bc <USB_ReadDevAllOutEpInterrupt>
 80027c0:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 80027c2:	e099      	b.n	80028f8 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 80027c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80027c6:	f003 0301 	and.w	r3, r3, #1
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	f000 808e 	beq.w	80028ec <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80027d6:	b2d2      	uxtb	r2, r2
 80027d8:	4611      	mov	r1, r2
 80027da:	4618      	mov	r0, r3
 80027dc:	f003 fe20 	bl	8006420 <USB_ReadDevOutEPInterrupt>
 80027e0:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 80027e2:	693b      	ldr	r3, [r7, #16]
 80027e4:	f003 0301 	and.w	r3, r3, #1
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	d00c      	beq.n	8002806 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 80027ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027ee:	015a      	lsls	r2, r3, #5
 80027f0:	69fb      	ldr	r3, [r7, #28]
 80027f2:	4413      	add	r3, r2
 80027f4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80027f8:	461a      	mov	r2, r3
 80027fa:	2301      	movs	r3, #1
 80027fc:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 80027fe:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002800:	6878      	ldr	r0, [r7, #4]
 8002802:	f000 fe41 	bl	8003488 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8002806:	693b      	ldr	r3, [r7, #16]
 8002808:	f003 0308 	and.w	r3, r3, #8
 800280c:	2b00      	cmp	r3, #0
 800280e:	d00c      	beq.n	800282a <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8002810:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002812:	015a      	lsls	r2, r3, #5
 8002814:	69fb      	ldr	r3, [r7, #28]
 8002816:	4413      	add	r3, r2
 8002818:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800281c:	461a      	mov	r2, r3
 800281e:	2308      	movs	r3, #8
 8002820:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8002822:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002824:	6878      	ldr	r0, [r7, #4]
 8002826:	f000 fe7d 	bl	8003524 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 800282a:	693b      	ldr	r3, [r7, #16]
 800282c:	f003 0310 	and.w	r3, r3, #16
 8002830:	2b00      	cmp	r3, #0
 8002832:	d008      	beq.n	8002846 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8002834:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002836:	015a      	lsls	r2, r3, #5
 8002838:	69fb      	ldr	r3, [r7, #28]
 800283a:	4413      	add	r3, r2
 800283c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002840:	461a      	mov	r2, r3
 8002842:	2310      	movs	r3, #16
 8002844:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8002846:	693b      	ldr	r3, [r7, #16]
 8002848:	f003 0302 	and.w	r3, r3, #2
 800284c:	2b00      	cmp	r3, #0
 800284e:	d030      	beq.n	80028b2 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8002850:	6a3b      	ldr	r3, [r7, #32]
 8002852:	695b      	ldr	r3, [r3, #20]
 8002854:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002858:	2b80      	cmp	r3, #128	; 0x80
 800285a:	d109      	bne.n	8002870 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 800285c:	69fb      	ldr	r3, [r7, #28]
 800285e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002862:	685b      	ldr	r3, [r3, #4]
 8002864:	69fa      	ldr	r2, [r7, #28]
 8002866:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800286a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800286e:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8002870:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002872:	4613      	mov	r3, r2
 8002874:	00db      	lsls	r3, r3, #3
 8002876:	4413      	add	r3, r2
 8002878:	009b      	lsls	r3, r3, #2
 800287a:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800287e:	687a      	ldr	r2, [r7, #4]
 8002880:	4413      	add	r3, r2
 8002882:	3304      	adds	r3, #4
 8002884:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8002886:	697b      	ldr	r3, [r7, #20]
 8002888:	78db      	ldrb	r3, [r3, #3]
 800288a:	2b01      	cmp	r3, #1
 800288c:	d108      	bne.n	80028a0 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 800288e:	697b      	ldr	r3, [r7, #20]
 8002890:	2200      	movs	r2, #0
 8002892:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8002894:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002896:	b2db      	uxtb	r3, r3
 8002898:	4619      	mov	r1, r3
 800289a:	6878      	ldr	r0, [r7, #4]
 800289c:	f005 fd4a 	bl	8008334 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 80028a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028a2:	015a      	lsls	r2, r3, #5
 80028a4:	69fb      	ldr	r3, [r7, #28]
 80028a6:	4413      	add	r3, r2
 80028a8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80028ac:	461a      	mov	r2, r3
 80028ae:	2302      	movs	r3, #2
 80028b0:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80028b2:	693b      	ldr	r3, [r7, #16]
 80028b4:	f003 0320 	and.w	r3, r3, #32
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d008      	beq.n	80028ce <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80028bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028be:	015a      	lsls	r2, r3, #5
 80028c0:	69fb      	ldr	r3, [r7, #28]
 80028c2:	4413      	add	r3, r2
 80028c4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80028c8:	461a      	mov	r2, r3
 80028ca:	2320      	movs	r3, #32
 80028cc:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 80028ce:	693b      	ldr	r3, [r7, #16]
 80028d0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d009      	beq.n	80028ec <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 80028d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028da:	015a      	lsls	r2, r3, #5
 80028dc:	69fb      	ldr	r3, [r7, #28]
 80028de:	4413      	add	r3, r2
 80028e0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80028e4:	461a      	mov	r2, r3
 80028e6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80028ea:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 80028ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028ee:	3301      	adds	r3, #1
 80028f0:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 80028f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80028f4:	085b      	lsrs	r3, r3, #1
 80028f6:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 80028f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	f47f af62 	bne.w	80027c4 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	4618      	mov	r0, r3
 8002906:	f003 fd47 	bl	8006398 <USB_ReadInterrupts>
 800290a:	4603      	mov	r3, r0
 800290c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002910:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8002914:	f040 80a4 	bne.w	8002a60 <HAL_PCD_IRQHandler+0x40c>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	4618      	mov	r0, r3
 800291e:	f003 fd66 	bl	80063ee <USB_ReadDevAllInEpInterrupt>
 8002922:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 8002924:	2300      	movs	r3, #0
 8002926:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 8002928:	e096      	b.n	8002a58 <HAL_PCD_IRQHandler+0x404>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 800292a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800292c:	f003 0301 	and.w	r3, r3, #1
 8002930:	2b00      	cmp	r3, #0
 8002932:	f000 808b 	beq.w	8002a4c <HAL_PCD_IRQHandler+0x3f8>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800293c:	b2d2      	uxtb	r2, r2
 800293e:	4611      	mov	r1, r2
 8002940:	4618      	mov	r0, r3
 8002942:	f003 fd8a 	bl	800645a <USB_ReadDevInEPInterrupt>
 8002946:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8002948:	693b      	ldr	r3, [r7, #16]
 800294a:	f003 0301 	and.w	r3, r3, #1
 800294e:	2b00      	cmp	r3, #0
 8002950:	d020      	beq.n	8002994 <HAL_PCD_IRQHandler+0x340>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8002952:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002954:	f003 030f 	and.w	r3, r3, #15
 8002958:	2201      	movs	r2, #1
 800295a:	fa02 f303 	lsl.w	r3, r2, r3
 800295e:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8002960:	69fb      	ldr	r3, [r7, #28]
 8002962:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002966:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	43db      	mvns	r3, r3
 800296c:	69f9      	ldr	r1, [r7, #28]
 800296e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8002972:	4013      	ands	r3, r2
 8002974:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8002976:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002978:	015a      	lsls	r2, r3, #5
 800297a:	69fb      	ldr	r3, [r7, #28]
 800297c:	4413      	add	r3, r2
 800297e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002982:	461a      	mov	r2, r3
 8002984:	2301      	movs	r3, #1
 8002986:	6093      	str	r3, [r2, #8]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8002988:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800298a:	b2db      	uxtb	r3, r3
 800298c:	4619      	mov	r1, r3
 800298e:	6878      	ldr	r0, [r7, #4]
 8002990:	f005 fc55 	bl	800823e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8002994:	693b      	ldr	r3, [r7, #16]
 8002996:	f003 0308 	and.w	r3, r3, #8
 800299a:	2b00      	cmp	r3, #0
 800299c:	d008      	beq.n	80029b0 <HAL_PCD_IRQHandler+0x35c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 800299e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029a0:	015a      	lsls	r2, r3, #5
 80029a2:	69fb      	ldr	r3, [r7, #28]
 80029a4:	4413      	add	r3, r2
 80029a6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80029aa:	461a      	mov	r2, r3
 80029ac:	2308      	movs	r3, #8
 80029ae:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 80029b0:	693b      	ldr	r3, [r7, #16]
 80029b2:	f003 0310 	and.w	r3, r3, #16
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d008      	beq.n	80029cc <HAL_PCD_IRQHandler+0x378>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 80029ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029bc:	015a      	lsls	r2, r3, #5
 80029be:	69fb      	ldr	r3, [r7, #28]
 80029c0:	4413      	add	r3, r2
 80029c2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80029c6:	461a      	mov	r2, r3
 80029c8:	2310      	movs	r3, #16
 80029ca:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 80029cc:	693b      	ldr	r3, [r7, #16]
 80029ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d008      	beq.n	80029e8 <HAL_PCD_IRQHandler+0x394>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 80029d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029d8:	015a      	lsls	r2, r3, #5
 80029da:	69fb      	ldr	r3, [r7, #28]
 80029dc:	4413      	add	r3, r2
 80029de:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80029e2:	461a      	mov	r2, r3
 80029e4:	2340      	movs	r3, #64	; 0x40
 80029e6:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 80029e8:	693b      	ldr	r3, [r7, #16]
 80029ea:	f003 0302 	and.w	r3, r3, #2
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d023      	beq.n	8002a3a <HAL_PCD_IRQHandler+0x3e6>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 80029f2:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80029f4:	6a38      	ldr	r0, [r7, #32]
 80029f6:	f002 fe31 	bl	800565c <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 80029fa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80029fc:	4613      	mov	r3, r2
 80029fe:	00db      	lsls	r3, r3, #3
 8002a00:	4413      	add	r3, r2
 8002a02:	009b      	lsls	r3, r3, #2
 8002a04:	3338      	adds	r3, #56	; 0x38
 8002a06:	687a      	ldr	r2, [r7, #4]
 8002a08:	4413      	add	r3, r2
 8002a0a:	3304      	adds	r3, #4
 8002a0c:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8002a0e:	697b      	ldr	r3, [r7, #20]
 8002a10:	78db      	ldrb	r3, [r3, #3]
 8002a12:	2b01      	cmp	r3, #1
 8002a14:	d108      	bne.n	8002a28 <HAL_PCD_IRQHandler+0x3d4>
            {
              ep->is_iso_incomplete = 0U;
 8002a16:	697b      	ldr	r3, [r7, #20]
 8002a18:	2200      	movs	r2, #0
 8002a1a:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8002a1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a1e:	b2db      	uxtb	r3, r3
 8002a20:	4619      	mov	r1, r3
 8002a22:	6878      	ldr	r0, [r7, #4]
 8002a24:	f005 fc98 	bl	8008358 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8002a28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a2a:	015a      	lsls	r2, r3, #5
 8002a2c:	69fb      	ldr	r3, [r7, #28]
 8002a2e:	4413      	add	r3, r2
 8002a30:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002a34:	461a      	mov	r2, r3
 8002a36:	2302      	movs	r3, #2
 8002a38:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8002a3a:	693b      	ldr	r3, [r7, #16]
 8002a3c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d003      	beq.n	8002a4c <HAL_PCD_IRQHandler+0x3f8>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8002a44:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002a46:	6878      	ldr	r0, [r7, #4]
 8002a48:	f000 fc96 	bl	8003378 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8002a4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a4e:	3301      	adds	r3, #1
 8002a50:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8002a52:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a54:	085b      	lsrs	r3, r3, #1
 8002a56:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8002a58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	f47f af65 	bne.w	800292a <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	4618      	mov	r0, r3
 8002a66:	f003 fc97 	bl	8006398 <USB_ReadInterrupts>
 8002a6a:	4603      	mov	r3, r0
 8002a6c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8002a70:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8002a74:	d114      	bne.n	8002aa0 <HAL_PCD_IRQHandler+0x44c>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8002a76:	69fb      	ldr	r3, [r7, #28]
 8002a78:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002a7c:	685b      	ldr	r3, [r3, #4]
 8002a7e:	69fa      	ldr	r2, [r7, #28]
 8002a80:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002a84:	f023 0301 	bic.w	r3, r3, #1
 8002a88:	6053      	str	r3, [r2, #4]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResumeCallback(hpcd);
#else
      HAL_PCD_ResumeCallback(hpcd);
 8002a8a:	6878      	ldr	r0, [r7, #4]
 8002a8c:	f005 fc44 	bl	8008318 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	695a      	ldr	r2, [r3, #20]
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8002a9e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	4618      	mov	r0, r3
 8002aa6:	f003 fc77 	bl	8006398 <USB_ReadInterrupts>
 8002aaa:	4603      	mov	r3, r0
 8002aac:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002ab0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002ab4:	d112      	bne.n	8002adc <HAL_PCD_IRQHandler+0x488>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8002ab6:	69fb      	ldr	r3, [r7, #28]
 8002ab8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002abc:	689b      	ldr	r3, [r3, #8]
 8002abe:	f003 0301 	and.w	r3, r3, #1
 8002ac2:	2b01      	cmp	r3, #1
 8002ac4:	d102      	bne.n	8002acc <HAL_PCD_IRQHandler+0x478>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8002ac6:	6878      	ldr	r0, [r7, #4]
 8002ac8:	f005 fc00 	bl	80082cc <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	695a      	ldr	r2, [r3, #20]
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8002ada:	615a      	str	r2, [r3, #20]
    }
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	4618      	mov	r0, r3
 8002ae2:	f003 fc59 	bl	8006398 <USB_ReadInterrupts>
 8002ae6:	4603      	mov	r3, r0
 8002ae8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002aec:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002af0:	f040 80b5 	bne.w	8002c5e <HAL_PCD_IRQHandler+0x60a>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8002af4:	69fb      	ldr	r3, [r7, #28]
 8002af6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002afa:	685b      	ldr	r3, [r3, #4]
 8002afc:	69fa      	ldr	r2, [r7, #28]
 8002afe:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002b02:	f023 0301 	bic.w	r3, r3, #1
 8002b06:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	2110      	movs	r1, #16
 8002b0e:	4618      	mov	r0, r3
 8002b10:	f002 fda4 	bl	800565c <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002b14:	2300      	movs	r3, #0
 8002b16:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002b18:	e046      	b.n	8002ba8 <HAL_PCD_IRQHandler+0x554>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8002b1a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002b1c:	015a      	lsls	r2, r3, #5
 8002b1e:	69fb      	ldr	r3, [r7, #28]
 8002b20:	4413      	add	r3, r2
 8002b22:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002b26:	461a      	mov	r2, r3
 8002b28:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8002b2c:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8002b2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002b30:	015a      	lsls	r2, r3, #5
 8002b32:	69fb      	ldr	r3, [r7, #28]
 8002b34:	4413      	add	r3, r2
 8002b36:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002b3e:	0151      	lsls	r1, r2, #5
 8002b40:	69fa      	ldr	r2, [r7, #28]
 8002b42:	440a      	add	r2, r1
 8002b44:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8002b48:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8002b4c:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8002b4e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002b50:	015a      	lsls	r2, r3, #5
 8002b52:	69fb      	ldr	r3, [r7, #28]
 8002b54:	4413      	add	r3, r2
 8002b56:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002b5a:	461a      	mov	r2, r3
 8002b5c:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8002b60:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8002b62:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002b64:	015a      	lsls	r2, r3, #5
 8002b66:	69fb      	ldr	r3, [r7, #28]
 8002b68:	4413      	add	r3, r2
 8002b6a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002b72:	0151      	lsls	r1, r2, #5
 8002b74:	69fa      	ldr	r2, [r7, #28]
 8002b76:	440a      	add	r2, r1
 8002b78:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8002b7c:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8002b80:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8002b82:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002b84:	015a      	lsls	r2, r3, #5
 8002b86:	69fb      	ldr	r3, [r7, #28]
 8002b88:	4413      	add	r3, r2
 8002b8a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002b92:	0151      	lsls	r1, r2, #5
 8002b94:	69fa      	ldr	r2, [r7, #28]
 8002b96:	440a      	add	r2, r1
 8002b98:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8002b9c:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8002ba0:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002ba2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002ba4:	3301      	adds	r3, #1
 8002ba6:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	685b      	ldr	r3, [r3, #4]
 8002bac:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002bae:	429a      	cmp	r2, r3
 8002bb0:	d3b3      	bcc.n	8002b1a <HAL_PCD_IRQHandler+0x4c6>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8002bb2:	69fb      	ldr	r3, [r7, #28]
 8002bb4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002bb8:	69db      	ldr	r3, [r3, #28]
 8002bba:	69fa      	ldr	r2, [r7, #28]
 8002bbc:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002bc0:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8002bc4:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d016      	beq.n	8002bfc <HAL_PCD_IRQHandler+0x5a8>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8002bce:	69fb      	ldr	r3, [r7, #28]
 8002bd0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002bd4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002bd8:	69fa      	ldr	r2, [r7, #28]
 8002bda:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002bde:	f043 030b 	orr.w	r3, r3, #11
 8002be2:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8002be6:	69fb      	ldr	r3, [r7, #28]
 8002be8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002bec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002bee:	69fa      	ldr	r2, [r7, #28]
 8002bf0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002bf4:	f043 030b 	orr.w	r3, r3, #11
 8002bf8:	6453      	str	r3, [r2, #68]	; 0x44
 8002bfa:	e015      	b.n	8002c28 <HAL_PCD_IRQHandler+0x5d4>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8002bfc:	69fb      	ldr	r3, [r7, #28]
 8002bfe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002c02:	695b      	ldr	r3, [r3, #20]
 8002c04:	69fa      	ldr	r2, [r7, #28]
 8002c06:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002c0a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002c0e:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 8002c12:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8002c14:	69fb      	ldr	r3, [r7, #28]
 8002c16:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002c1a:	691b      	ldr	r3, [r3, #16]
 8002c1c:	69fa      	ldr	r2, [r7, #28]
 8002c1e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002c22:	f043 030b 	orr.w	r3, r3, #11
 8002c26:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8002c28:	69fb      	ldr	r3, [r7, #28]
 8002c2a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	69fa      	ldr	r2, [r7, #28]
 8002c32:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002c36:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8002c3a:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681a      	ldr	r2, [r3, #0]
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8002c46:	4619      	mov	r1, r3
 8002c48:	4610      	mov	r0, r2
 8002c4a:	f003 fc63 	bl	8006514 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	695a      	ldr	r2, [r3, #20]
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8002c5c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	4618      	mov	r0, r3
 8002c64:	f003 fb98 	bl	8006398 <USB_ReadInterrupts>
 8002c68:	4603      	mov	r3, r0
 8002c6a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002c6e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002c72:	d124      	bne.n	8002cbe <HAL_PCD_IRQHandler+0x66a>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	4618      	mov	r0, r3
 8002c7a:	f003 fc28 	bl	80064ce <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	4618      	mov	r0, r3
 8002c84:	f002 fd66 	bl	8005754 <USB_GetDevSpeed>
 8002c88:	4603      	mov	r3, r0
 8002c8a:	461a      	mov	r2, r3
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	611a      	str	r2, [r3, #16]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681c      	ldr	r4, [r3, #0]
 8002c94:	f001 f98c 	bl	8003fb0 <HAL_RCC_GetHCLKFreq>
 8002c98:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	691b      	ldr	r3, [r3, #16]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8002c9e:	b2db      	uxtb	r3, r3
 8002ca0:	461a      	mov	r2, r3
 8002ca2:	4620      	mov	r0, r4
 8002ca4:	f002 fab0 	bl	8005208 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8002ca8:	6878      	ldr	r0, [r7, #4]
 8002caa:	f005 faf0 	bl	800828e <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	695a      	ldr	r2, [r3, #20]
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8002cbc:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	4618      	mov	r0, r3
 8002cc4:	f003 fb68 	bl	8006398 <USB_ReadInterrupts>
 8002cc8:	4603      	mov	r3, r0
 8002cca:	f003 0308 	and.w	r3, r3, #8
 8002cce:	2b08      	cmp	r3, #8
 8002cd0:	d10a      	bne.n	8002ce8 <HAL_PCD_IRQHandler+0x694>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8002cd2:	6878      	ldr	r0, [r7, #4]
 8002cd4:	f005 facd 	bl	8008272 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	695a      	ldr	r2, [r3, #20]
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	f002 0208 	and.w	r2, r2, #8
 8002ce6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	4618      	mov	r0, r3
 8002cee:	f003 fb53 	bl	8006398 <USB_ReadInterrupts>
 8002cf2:	4603      	mov	r3, r0
 8002cf4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002cf8:	2b80      	cmp	r3, #128	; 0x80
 8002cfa:	d122      	bne.n	8002d42 <HAL_PCD_IRQHandler+0x6ee>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8002cfc:	6a3b      	ldr	r3, [r7, #32]
 8002cfe:	699b      	ldr	r3, [r3, #24]
 8002d00:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002d04:	6a3b      	ldr	r3, [r7, #32]
 8002d06:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002d08:	2301      	movs	r3, #1
 8002d0a:	627b      	str	r3, [r7, #36]	; 0x24
 8002d0c:	e014      	b.n	8002d38 <HAL_PCD_IRQHandler+0x6e4>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8002d0e:	6879      	ldr	r1, [r7, #4]
 8002d10:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002d12:	4613      	mov	r3, r2
 8002d14:	00db      	lsls	r3, r3, #3
 8002d16:	4413      	add	r3, r2
 8002d18:	009b      	lsls	r3, r3, #2
 8002d1a:	440b      	add	r3, r1
 8002d1c:	f203 237f 	addw	r3, r3, #639	; 0x27f
 8002d20:	781b      	ldrb	r3, [r3, #0]
 8002d22:	2b01      	cmp	r3, #1
 8002d24:	d105      	bne.n	8002d32 <HAL_PCD_IRQHandler+0x6de>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8002d26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d28:	b2db      	uxtb	r3, r3
 8002d2a:	4619      	mov	r1, r3
 8002d2c:	6878      	ldr	r0, [r7, #4]
 8002d2e:	f000 faf2 	bl	8003316 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002d32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d34:	3301      	adds	r3, #1
 8002d36:	627b      	str	r3, [r7, #36]	; 0x24
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	685b      	ldr	r3, [r3, #4]
 8002d3c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002d3e:	429a      	cmp	r2, r3
 8002d40:	d3e5      	bcc.n	8002d0e <HAL_PCD_IRQHandler+0x6ba>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	4618      	mov	r0, r3
 8002d48:	f003 fb26 	bl	8006398 <USB_ReadInterrupts>
 8002d4c:	4603      	mov	r3, r0
 8002d4e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002d52:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002d56:	d13b      	bne.n	8002dd0 <HAL_PCD_IRQHandler+0x77c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002d58:	2301      	movs	r3, #1
 8002d5a:	627b      	str	r3, [r7, #36]	; 0x24
 8002d5c:	e02b      	b.n	8002db6 <HAL_PCD_IRQHandler+0x762>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8002d5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d60:	015a      	lsls	r2, r3, #5
 8002d62:	69fb      	ldr	r3, [r7, #28]
 8002d64:	4413      	add	r3, r2
 8002d66:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8002d6e:	6879      	ldr	r1, [r7, #4]
 8002d70:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002d72:	4613      	mov	r3, r2
 8002d74:	00db      	lsls	r3, r3, #3
 8002d76:	4413      	add	r3, r2
 8002d78:	009b      	lsls	r3, r3, #2
 8002d7a:	440b      	add	r3, r1
 8002d7c:	3340      	adds	r3, #64	; 0x40
 8002d7e:	781b      	ldrb	r3, [r3, #0]
 8002d80:	2b01      	cmp	r3, #1
 8002d82:	d115      	bne.n	8002db0 <HAL_PCD_IRQHandler+0x75c>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8002d84:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	da12      	bge.n	8002db0 <HAL_PCD_IRQHandler+0x75c>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8002d8a:	6879      	ldr	r1, [r7, #4]
 8002d8c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002d8e:	4613      	mov	r3, r2
 8002d90:	00db      	lsls	r3, r3, #3
 8002d92:	4413      	add	r3, r2
 8002d94:	009b      	lsls	r3, r3, #2
 8002d96:	440b      	add	r3, r1
 8002d98:	333f      	adds	r3, #63	; 0x3f
 8002d9a:	2201      	movs	r2, #1
 8002d9c:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8002d9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002da0:	b2db      	uxtb	r3, r3
 8002da2:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8002da6:	b2db      	uxtb	r3, r3
 8002da8:	4619      	mov	r1, r3
 8002daa:	6878      	ldr	r0, [r7, #4]
 8002dac:	f000 fab3 	bl	8003316 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002db0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002db2:	3301      	adds	r3, #1
 8002db4:	627b      	str	r3, [r7, #36]	; 0x24
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	685b      	ldr	r3, [r3, #4]
 8002dba:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002dbc:	429a      	cmp	r2, r3
 8002dbe:	d3ce      	bcc.n	8002d5e <HAL_PCD_IRQHandler+0x70a>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	695a      	ldr	r2, [r3, #20]
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8002dce:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	4618      	mov	r0, r3
 8002dd6:	f003 fadf 	bl	8006398 <USB_ReadInterrupts>
 8002dda:	4603      	mov	r3, r0
 8002ddc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002de0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002de4:	d155      	bne.n	8002e92 <HAL_PCD_IRQHandler+0x83e>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002de6:	2301      	movs	r3, #1
 8002de8:	627b      	str	r3, [r7, #36]	; 0x24
 8002dea:	e045      	b.n	8002e78 <HAL_PCD_IRQHandler+0x824>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8002dec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002dee:	015a      	lsls	r2, r3, #5
 8002df0:	69fb      	ldr	r3, [r7, #28]
 8002df2:	4413      	add	r3, r2
 8002df4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8002dfc:	6879      	ldr	r1, [r7, #4]
 8002dfe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002e00:	4613      	mov	r3, r2
 8002e02:	00db      	lsls	r3, r3, #3
 8002e04:	4413      	add	r3, r2
 8002e06:	009b      	lsls	r3, r3, #2
 8002e08:	440b      	add	r3, r1
 8002e0a:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8002e0e:	781b      	ldrb	r3, [r3, #0]
 8002e10:	2b01      	cmp	r3, #1
 8002e12:	d12e      	bne.n	8002e72 <HAL_PCD_IRQHandler+0x81e>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8002e14:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	da2b      	bge.n	8002e72 <HAL_PCD_IRQHandler+0x81e>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 8002e1a:	69bb      	ldr	r3, [r7, #24]
 8002e1c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 8002e26:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8002e2a:	429a      	cmp	r2, r3
 8002e2c:	d121      	bne.n	8002e72 <HAL_PCD_IRQHandler+0x81e>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8002e2e:	6879      	ldr	r1, [r7, #4]
 8002e30:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002e32:	4613      	mov	r3, r2
 8002e34:	00db      	lsls	r3, r3, #3
 8002e36:	4413      	add	r3, r2
 8002e38:	009b      	lsls	r3, r3, #2
 8002e3a:	440b      	add	r3, r1
 8002e3c:	f203 237f 	addw	r3, r3, #639	; 0x27f
 8002e40:	2201      	movs	r2, #1
 8002e42:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8002e44:	6a3b      	ldr	r3, [r7, #32]
 8002e46:	699b      	ldr	r3, [r3, #24]
 8002e48:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8002e4c:	6a3b      	ldr	r3, [r7, #32]
 8002e4e:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8002e50:	6a3b      	ldr	r3, [r7, #32]
 8002e52:	695b      	ldr	r3, [r3, #20]
 8002e54:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	d10a      	bne.n	8002e72 <HAL_PCD_IRQHandler+0x81e>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8002e5c:	69fb      	ldr	r3, [r7, #28]
 8002e5e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002e62:	685b      	ldr	r3, [r3, #4]
 8002e64:	69fa      	ldr	r2, [r7, #28]
 8002e66:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002e6a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002e6e:	6053      	str	r3, [r2, #4]
            break;
 8002e70:	e007      	b.n	8002e82 <HAL_PCD_IRQHandler+0x82e>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002e72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e74:	3301      	adds	r3, #1
 8002e76:	627b      	str	r3, [r7, #36]	; 0x24
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	685b      	ldr	r3, [r3, #4]
 8002e7c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002e7e:	429a      	cmp	r2, r3
 8002e80:	d3b4      	bcc.n	8002dec <HAL_PCD_IRQHandler+0x798>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	695a      	ldr	r2, [r3, #20]
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8002e90:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	4618      	mov	r0, r3
 8002e98:	f003 fa7e 	bl	8006398 <USB_ReadInterrupts>
 8002e9c:	4603      	mov	r3, r0
 8002e9e:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8002ea2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002ea6:	d10a      	bne.n	8002ebe <HAL_PCD_IRQHandler+0x86a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8002ea8:	6878      	ldr	r0, [r7, #4]
 8002eaa:	f005 fa67 	bl	800837c <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	695a      	ldr	r2, [r3, #20]
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8002ebc:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	4618      	mov	r0, r3
 8002ec4:	f003 fa68 	bl	8006398 <USB_ReadInterrupts>
 8002ec8:	4603      	mov	r3, r0
 8002eca:	f003 0304 	and.w	r3, r3, #4
 8002ece:	2b04      	cmp	r3, #4
 8002ed0:	d115      	bne.n	8002efe <HAL_PCD_IRQHandler+0x8aa>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	685b      	ldr	r3, [r3, #4]
 8002ed8:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8002eda:	69bb      	ldr	r3, [r7, #24]
 8002edc:	f003 0304 	and.w	r3, r3, #4
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d002      	beq.n	8002eea <HAL_PCD_IRQHandler+0x896>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8002ee4:	6878      	ldr	r0, [r7, #4]
 8002ee6:	f005 fa57 	bl	8008398 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	6859      	ldr	r1, [r3, #4]
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	69ba      	ldr	r2, [r7, #24]
 8002ef6:	430a      	orrs	r2, r1
 8002ef8:	605a      	str	r2, [r3, #4]
 8002efa:	e000      	b.n	8002efe <HAL_PCD_IRQHandler+0x8aa>
      return;
 8002efc:	bf00      	nop
    }
  }
}
 8002efe:	3734      	adds	r7, #52	; 0x34
 8002f00:	46bd      	mov	sp, r7
 8002f02:	bd90      	pop	{r4, r7, pc}

08002f04 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8002f04:	b580      	push	{r7, lr}
 8002f06:	b082      	sub	sp, #8
 8002f08:	af00      	add	r7, sp, #0
 8002f0a:	6078      	str	r0, [r7, #4]
 8002f0c:	460b      	mov	r3, r1
 8002f0e:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8002f16:	2b01      	cmp	r3, #1
 8002f18:	d101      	bne.n	8002f1e <HAL_PCD_SetAddress+0x1a>
 8002f1a:	2302      	movs	r3, #2
 8002f1c:	e013      	b.n	8002f46 <HAL_PCD_SetAddress+0x42>
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	2201      	movs	r2, #1
 8002f22:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  hpcd->USB_Address = address;
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	78fa      	ldrb	r2, [r7, #3]
 8002f2a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	78fa      	ldrb	r2, [r7, #3]
 8002f34:	4611      	mov	r1, r2
 8002f36:	4618      	mov	r0, r3
 8002f38:	f003 f9c9 	bl	80062ce <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	2200      	movs	r2, #0
 8002f40:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8002f44:	2300      	movs	r3, #0
}
 8002f46:	4618      	mov	r0, r3
 8002f48:	3708      	adds	r7, #8
 8002f4a:	46bd      	mov	sp, r7
 8002f4c:	bd80      	pop	{r7, pc}

08002f4e <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8002f4e:	b580      	push	{r7, lr}
 8002f50:	b084      	sub	sp, #16
 8002f52:	af00      	add	r7, sp, #0
 8002f54:	6078      	str	r0, [r7, #4]
 8002f56:	4608      	mov	r0, r1
 8002f58:	4611      	mov	r1, r2
 8002f5a:	461a      	mov	r2, r3
 8002f5c:	4603      	mov	r3, r0
 8002f5e:	70fb      	strb	r3, [r7, #3]
 8002f60:	460b      	mov	r3, r1
 8002f62:	803b      	strh	r3, [r7, #0]
 8002f64:	4613      	mov	r3, r2
 8002f66:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8002f68:	2300      	movs	r3, #0
 8002f6a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8002f6c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	da0f      	bge.n	8002f94 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002f74:	78fb      	ldrb	r3, [r7, #3]
 8002f76:	f003 020f 	and.w	r2, r3, #15
 8002f7a:	4613      	mov	r3, r2
 8002f7c:	00db      	lsls	r3, r3, #3
 8002f7e:	4413      	add	r3, r2
 8002f80:	009b      	lsls	r3, r3, #2
 8002f82:	3338      	adds	r3, #56	; 0x38
 8002f84:	687a      	ldr	r2, [r7, #4]
 8002f86:	4413      	add	r3, r2
 8002f88:	3304      	adds	r3, #4
 8002f8a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	2201      	movs	r2, #1
 8002f90:	705a      	strb	r2, [r3, #1]
 8002f92:	e00f      	b.n	8002fb4 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002f94:	78fb      	ldrb	r3, [r7, #3]
 8002f96:	f003 020f 	and.w	r2, r3, #15
 8002f9a:	4613      	mov	r3, r2
 8002f9c:	00db      	lsls	r3, r3, #3
 8002f9e:	4413      	add	r3, r2
 8002fa0:	009b      	lsls	r3, r3, #2
 8002fa2:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8002fa6:	687a      	ldr	r2, [r7, #4]
 8002fa8:	4413      	add	r3, r2
 8002faa:	3304      	adds	r3, #4
 8002fac:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	2200      	movs	r2, #0
 8002fb2:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8002fb4:	78fb      	ldrb	r3, [r7, #3]
 8002fb6:	f003 030f 	and.w	r3, r3, #15
 8002fba:	b2da      	uxtb	r2, r3
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8002fc0:	883a      	ldrh	r2, [r7, #0]
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	78ba      	ldrb	r2, [r7, #2]
 8002fca:	711a      	strb	r2, [r3, #4]

#if defined (USB_OTG_FS)
  if (ep->is_in != 0U)
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	785b      	ldrb	r3, [r3, #1]
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d004      	beq.n	8002fde <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	781b      	ldrb	r3, [r3, #0]
 8002fd8:	b29a      	uxth	r2, r3
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	835a      	strh	r2, [r3, #26]
  }
#endif /* defined (USB_OTG_FS) */

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8002fde:	78bb      	ldrb	r3, [r7, #2]
 8002fe0:	2b02      	cmp	r3, #2
 8002fe2:	d102      	bne.n	8002fea <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	2200      	movs	r2, #0
 8002fe8:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8002ff0:	2b01      	cmp	r3, #1
 8002ff2:	d101      	bne.n	8002ff8 <HAL_PCD_EP_Open+0xaa>
 8002ff4:	2302      	movs	r3, #2
 8002ff6:	e00e      	b.n	8003016 <HAL_PCD_EP_Open+0xc8>
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	2201      	movs	r2, #1
 8002ffc:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	68f9      	ldr	r1, [r7, #12]
 8003006:	4618      	mov	r0, r3
 8003008:	f002 fbc2 	bl	8005790 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	2200      	movs	r2, #0
 8003010:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return ret;
 8003014:	7afb      	ldrb	r3, [r7, #11]
}
 8003016:	4618      	mov	r0, r3
 8003018:	3710      	adds	r7, #16
 800301a:	46bd      	mov	sp, r7
 800301c:	bd80      	pop	{r7, pc}

0800301e <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800301e:	b580      	push	{r7, lr}
 8003020:	b084      	sub	sp, #16
 8003022:	af00      	add	r7, sp, #0
 8003024:	6078      	str	r0, [r7, #4]
 8003026:	460b      	mov	r3, r1
 8003028:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800302a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800302e:	2b00      	cmp	r3, #0
 8003030:	da0f      	bge.n	8003052 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003032:	78fb      	ldrb	r3, [r7, #3]
 8003034:	f003 020f 	and.w	r2, r3, #15
 8003038:	4613      	mov	r3, r2
 800303a:	00db      	lsls	r3, r3, #3
 800303c:	4413      	add	r3, r2
 800303e:	009b      	lsls	r3, r3, #2
 8003040:	3338      	adds	r3, #56	; 0x38
 8003042:	687a      	ldr	r2, [r7, #4]
 8003044:	4413      	add	r3, r2
 8003046:	3304      	adds	r3, #4
 8003048:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	2201      	movs	r2, #1
 800304e:	705a      	strb	r2, [r3, #1]
 8003050:	e00f      	b.n	8003072 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003052:	78fb      	ldrb	r3, [r7, #3]
 8003054:	f003 020f 	and.w	r2, r3, #15
 8003058:	4613      	mov	r3, r2
 800305a:	00db      	lsls	r3, r3, #3
 800305c:	4413      	add	r3, r2
 800305e:	009b      	lsls	r3, r3, #2
 8003060:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8003064:	687a      	ldr	r2, [r7, #4]
 8003066:	4413      	add	r3, r2
 8003068:	3304      	adds	r3, #4
 800306a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	2200      	movs	r2, #0
 8003070:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8003072:	78fb      	ldrb	r3, [r7, #3]
 8003074:	f003 030f 	and.w	r3, r3, #15
 8003078:	b2da      	uxtb	r2, r3
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8003084:	2b01      	cmp	r3, #1
 8003086:	d101      	bne.n	800308c <HAL_PCD_EP_Close+0x6e>
 8003088:	2302      	movs	r3, #2
 800308a:	e00e      	b.n	80030aa <HAL_PCD_EP_Close+0x8c>
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	2201      	movs	r2, #1
 8003090:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	68f9      	ldr	r1, [r7, #12]
 800309a:	4618      	mov	r0, r3
 800309c:	f002 fbfe 	bl	800589c <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	2200      	movs	r2, #0
 80030a4:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  return HAL_OK;
 80030a8:	2300      	movs	r3, #0
}
 80030aa:	4618      	mov	r0, r3
 80030ac:	3710      	adds	r7, #16
 80030ae:	46bd      	mov	sp, r7
 80030b0:	bd80      	pop	{r7, pc}

080030b2 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80030b2:	b580      	push	{r7, lr}
 80030b4:	b086      	sub	sp, #24
 80030b6:	af00      	add	r7, sp, #0
 80030b8:	60f8      	str	r0, [r7, #12]
 80030ba:	607a      	str	r2, [r7, #4]
 80030bc:	603b      	str	r3, [r7, #0]
 80030be:	460b      	mov	r3, r1
 80030c0:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80030c2:	7afb      	ldrb	r3, [r7, #11]
 80030c4:	f003 020f 	and.w	r2, r3, #15
 80030c8:	4613      	mov	r3, r2
 80030ca:	00db      	lsls	r3, r3, #3
 80030cc:	4413      	add	r3, r2
 80030ce:	009b      	lsls	r3, r3, #2
 80030d0:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80030d4:	68fa      	ldr	r2, [r7, #12]
 80030d6:	4413      	add	r3, r2
 80030d8:	3304      	adds	r3, #4
 80030da:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80030dc:	697b      	ldr	r3, [r7, #20]
 80030de:	687a      	ldr	r2, [r7, #4]
 80030e0:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80030e2:	697b      	ldr	r3, [r7, #20]
 80030e4:	683a      	ldr	r2, [r7, #0]
 80030e6:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 80030e8:	697b      	ldr	r3, [r7, #20]
 80030ea:	2200      	movs	r2, #0
 80030ec:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 80030ee:	697b      	ldr	r3, [r7, #20]
 80030f0:	2200      	movs	r2, #0
 80030f2:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80030f4:	7afb      	ldrb	r3, [r7, #11]
 80030f6:	f003 030f 	and.w	r3, r3, #15
 80030fa:	b2da      	uxtb	r2, r3
 80030fc:	697b      	ldr	r3, [r7, #20]
 80030fe:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	6979      	ldr	r1, [r7, #20]
 8003106:	4618      	mov	r0, r3
 8003108:	f002 fca4 	bl	8005a54 <USB_EPStartXfer>

  return HAL_OK;
 800310c:	2300      	movs	r3, #0
}
 800310e:	4618      	mov	r0, r3
 8003110:	3718      	adds	r7, #24
 8003112:	46bd      	mov	sp, r7
 8003114:	bd80      	pop	{r7, pc}

08003116 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8003116:	b480      	push	{r7}
 8003118:	b083      	sub	sp, #12
 800311a:	af00      	add	r7, sp, #0
 800311c:	6078      	str	r0, [r7, #4]
 800311e:	460b      	mov	r3, r1
 8003120:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8003122:	78fb      	ldrb	r3, [r7, #3]
 8003124:	f003 020f 	and.w	r2, r3, #15
 8003128:	6879      	ldr	r1, [r7, #4]
 800312a:	4613      	mov	r3, r2
 800312c:	00db      	lsls	r3, r3, #3
 800312e:	4413      	add	r3, r2
 8003130:	009b      	lsls	r3, r3, #2
 8003132:	440b      	add	r3, r1
 8003134:	f503 7324 	add.w	r3, r3, #656	; 0x290
 8003138:	681b      	ldr	r3, [r3, #0]
}
 800313a:	4618      	mov	r0, r3
 800313c:	370c      	adds	r7, #12
 800313e:	46bd      	mov	sp, r7
 8003140:	bc80      	pop	{r7}
 8003142:	4770      	bx	lr

08003144 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8003144:	b580      	push	{r7, lr}
 8003146:	b086      	sub	sp, #24
 8003148:	af00      	add	r7, sp, #0
 800314a:	60f8      	str	r0, [r7, #12]
 800314c:	607a      	str	r2, [r7, #4]
 800314e:	603b      	str	r3, [r7, #0]
 8003150:	460b      	mov	r3, r1
 8003152:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003154:	7afb      	ldrb	r3, [r7, #11]
 8003156:	f003 020f 	and.w	r2, r3, #15
 800315a:	4613      	mov	r3, r2
 800315c:	00db      	lsls	r3, r3, #3
 800315e:	4413      	add	r3, r2
 8003160:	009b      	lsls	r3, r3, #2
 8003162:	3338      	adds	r3, #56	; 0x38
 8003164:	68fa      	ldr	r2, [r7, #12]
 8003166:	4413      	add	r3, r2
 8003168:	3304      	adds	r3, #4
 800316a:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800316c:	697b      	ldr	r3, [r7, #20]
 800316e:	687a      	ldr	r2, [r7, #4]
 8003170:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8003172:	697b      	ldr	r3, [r7, #20]
 8003174:	683a      	ldr	r2, [r7, #0]
 8003176:	611a      	str	r2, [r3, #16]
#if defined (USB)
  ep->xfer_fill_db = 1U;
  ep->xfer_len_db = len;
#endif /* defined (USB) */
  ep->xfer_count = 0U;
 8003178:	697b      	ldr	r3, [r7, #20]
 800317a:	2200      	movs	r2, #0
 800317c:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 800317e:	697b      	ldr	r3, [r7, #20]
 8003180:	2201      	movs	r2, #1
 8003182:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003184:	7afb      	ldrb	r3, [r7, #11]
 8003186:	f003 030f 	and.w	r3, r3, #15
 800318a:	b2da      	uxtb	r2, r3
 800318c:	697b      	ldr	r3, [r7, #20]
 800318e:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	6979      	ldr	r1, [r7, #20]
 8003196:	4618      	mov	r0, r3
 8003198:	f002 fc5c 	bl	8005a54 <USB_EPStartXfer>

  return HAL_OK;
 800319c:	2300      	movs	r3, #0
}
 800319e:	4618      	mov	r0, r3
 80031a0:	3718      	adds	r7, #24
 80031a2:	46bd      	mov	sp, r7
 80031a4:	bd80      	pop	{r7, pc}

080031a6 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80031a6:	b580      	push	{r7, lr}
 80031a8:	b084      	sub	sp, #16
 80031aa:	af00      	add	r7, sp, #0
 80031ac:	6078      	str	r0, [r7, #4]
 80031ae:	460b      	mov	r3, r1
 80031b0:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80031b2:	78fb      	ldrb	r3, [r7, #3]
 80031b4:	f003 020f 	and.w	r2, r3, #15
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	685b      	ldr	r3, [r3, #4]
 80031bc:	429a      	cmp	r2, r3
 80031be:	d901      	bls.n	80031c4 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80031c0:	2301      	movs	r3, #1
 80031c2:	e04e      	b.n	8003262 <HAL_PCD_EP_SetStall+0xbc>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80031c4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	da0f      	bge.n	80031ec <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80031cc:	78fb      	ldrb	r3, [r7, #3]
 80031ce:	f003 020f 	and.w	r2, r3, #15
 80031d2:	4613      	mov	r3, r2
 80031d4:	00db      	lsls	r3, r3, #3
 80031d6:	4413      	add	r3, r2
 80031d8:	009b      	lsls	r3, r3, #2
 80031da:	3338      	adds	r3, #56	; 0x38
 80031dc:	687a      	ldr	r2, [r7, #4]
 80031de:	4413      	add	r3, r2
 80031e0:	3304      	adds	r3, #4
 80031e2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	2201      	movs	r2, #1
 80031e8:	705a      	strb	r2, [r3, #1]
 80031ea:	e00d      	b.n	8003208 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80031ec:	78fa      	ldrb	r2, [r7, #3]
 80031ee:	4613      	mov	r3, r2
 80031f0:	00db      	lsls	r3, r3, #3
 80031f2:	4413      	add	r3, r2
 80031f4:	009b      	lsls	r3, r3, #2
 80031f6:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80031fa:	687a      	ldr	r2, [r7, #4]
 80031fc:	4413      	add	r3, r2
 80031fe:	3304      	adds	r3, #4
 8003200:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	2200      	movs	r2, #0
 8003206:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	2201      	movs	r2, #1
 800320c:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800320e:	78fb      	ldrb	r3, [r7, #3]
 8003210:	f003 030f 	and.w	r3, r3, #15
 8003214:	b2da      	uxtb	r2, r3
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8003220:	2b01      	cmp	r3, #1
 8003222:	d101      	bne.n	8003228 <HAL_PCD_EP_SetStall+0x82>
 8003224:	2302      	movs	r3, #2
 8003226:	e01c      	b.n	8003262 <HAL_PCD_EP_SetStall+0xbc>
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	2201      	movs	r2, #1
 800322c:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	68f9      	ldr	r1, [r7, #12]
 8003236:	4618      	mov	r0, r3
 8003238:	f002 ff77 	bl	800612a <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800323c:	78fb      	ldrb	r3, [r7, #3]
 800323e:	f003 030f 	and.w	r3, r3, #15
 8003242:	2b00      	cmp	r3, #0
 8003244:	d108      	bne.n	8003258 <HAL_PCD_EP_SetStall+0xb2>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681a      	ldr	r2, [r3, #0]
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8003250:	4619      	mov	r1, r3
 8003252:	4610      	mov	r0, r2
 8003254:	f003 f95e 	bl	8006514 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	2200      	movs	r2, #0
 800325c:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8003260:	2300      	movs	r3, #0
}
 8003262:	4618      	mov	r0, r3
 8003264:	3710      	adds	r7, #16
 8003266:	46bd      	mov	sp, r7
 8003268:	bd80      	pop	{r7, pc}

0800326a <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800326a:	b580      	push	{r7, lr}
 800326c:	b084      	sub	sp, #16
 800326e:	af00      	add	r7, sp, #0
 8003270:	6078      	str	r0, [r7, #4]
 8003272:	460b      	mov	r3, r1
 8003274:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8003276:	78fb      	ldrb	r3, [r7, #3]
 8003278:	f003 020f 	and.w	r2, r3, #15
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	685b      	ldr	r3, [r3, #4]
 8003280:	429a      	cmp	r2, r3
 8003282:	d901      	bls.n	8003288 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8003284:	2301      	movs	r3, #1
 8003286:	e042      	b.n	800330e <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003288:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800328c:	2b00      	cmp	r3, #0
 800328e:	da0f      	bge.n	80032b0 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003290:	78fb      	ldrb	r3, [r7, #3]
 8003292:	f003 020f 	and.w	r2, r3, #15
 8003296:	4613      	mov	r3, r2
 8003298:	00db      	lsls	r3, r3, #3
 800329a:	4413      	add	r3, r2
 800329c:	009b      	lsls	r3, r3, #2
 800329e:	3338      	adds	r3, #56	; 0x38
 80032a0:	687a      	ldr	r2, [r7, #4]
 80032a2:	4413      	add	r3, r2
 80032a4:	3304      	adds	r3, #4
 80032a6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	2201      	movs	r2, #1
 80032ac:	705a      	strb	r2, [r3, #1]
 80032ae:	e00f      	b.n	80032d0 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80032b0:	78fb      	ldrb	r3, [r7, #3]
 80032b2:	f003 020f 	and.w	r2, r3, #15
 80032b6:	4613      	mov	r3, r2
 80032b8:	00db      	lsls	r3, r3, #3
 80032ba:	4413      	add	r3, r2
 80032bc:	009b      	lsls	r3, r3, #2
 80032be:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80032c2:	687a      	ldr	r2, [r7, #4]
 80032c4:	4413      	add	r3, r2
 80032c6:	3304      	adds	r3, #4
 80032c8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	2200      	movs	r2, #0
 80032ce:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	2200      	movs	r2, #0
 80032d4:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80032d6:	78fb      	ldrb	r3, [r7, #3]
 80032d8:	f003 030f 	and.w	r3, r3, #15
 80032dc:	b2da      	uxtb	r2, r3
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 80032e8:	2b01      	cmp	r3, #1
 80032ea:	d101      	bne.n	80032f0 <HAL_PCD_EP_ClrStall+0x86>
 80032ec:	2302      	movs	r3, #2
 80032ee:	e00e      	b.n	800330e <HAL_PCD_EP_ClrStall+0xa4>
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	2201      	movs	r2, #1
 80032f4:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	68f9      	ldr	r1, [r7, #12]
 80032fe:	4618      	mov	r0, r3
 8003300:	f002 ff80 	bl	8006204 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	2200      	movs	r2, #0
 8003308:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 800330c:	2300      	movs	r3, #0
}
 800330e:	4618      	mov	r0, r3
 8003310:	3710      	adds	r7, #16
 8003312:	46bd      	mov	sp, r7
 8003314:	bd80      	pop	{r7, pc}

08003316 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003316:	b580      	push	{r7, lr}
 8003318:	b084      	sub	sp, #16
 800331a:	af00      	add	r7, sp, #0
 800331c:	6078      	str	r0, [r7, #4]
 800331e:	460b      	mov	r3, r1
 8003320:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8003322:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003326:	2b00      	cmp	r3, #0
 8003328:	da0c      	bge.n	8003344 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800332a:	78fb      	ldrb	r3, [r7, #3]
 800332c:	f003 020f 	and.w	r2, r3, #15
 8003330:	4613      	mov	r3, r2
 8003332:	00db      	lsls	r3, r3, #3
 8003334:	4413      	add	r3, r2
 8003336:	009b      	lsls	r3, r3, #2
 8003338:	3338      	adds	r3, #56	; 0x38
 800333a:	687a      	ldr	r2, [r7, #4]
 800333c:	4413      	add	r3, r2
 800333e:	3304      	adds	r3, #4
 8003340:	60fb      	str	r3, [r7, #12]
 8003342:	e00c      	b.n	800335e <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003344:	78fb      	ldrb	r3, [r7, #3]
 8003346:	f003 020f 	and.w	r2, r3, #15
 800334a:	4613      	mov	r3, r2
 800334c:	00db      	lsls	r3, r3, #3
 800334e:	4413      	add	r3, r2
 8003350:	009b      	lsls	r3, r3, #2
 8003352:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8003356:	687a      	ldr	r2, [r7, #4]
 8003358:	4413      	add	r3, r2
 800335a:	3304      	adds	r3, #4
 800335c:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	68f9      	ldr	r1, [r7, #12]
 8003364:	4618      	mov	r0, r3
 8003366:	f002 fda7 	bl	8005eb8 <USB_EPStopXfer>
 800336a:	4603      	mov	r3, r0
 800336c:	72fb      	strb	r3, [r7, #11]

  return ret;
 800336e:	7afb      	ldrb	r3, [r7, #11]
}
 8003370:	4618      	mov	r0, r3
 8003372:	3710      	adds	r7, #16
 8003374:	46bd      	mov	sp, r7
 8003376:	bd80      	pop	{r7, pc}

08003378 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003378:	b580      	push	{r7, lr}
 800337a:	b088      	sub	sp, #32
 800337c:	af00      	add	r7, sp, #0
 800337e:	6078      	str	r0, [r7, #4]
 8003380:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003388:	697b      	ldr	r3, [r7, #20]
 800338a:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 800338c:	683a      	ldr	r2, [r7, #0]
 800338e:	4613      	mov	r3, r2
 8003390:	00db      	lsls	r3, r3, #3
 8003392:	4413      	add	r3, r2
 8003394:	009b      	lsls	r3, r3, #2
 8003396:	3338      	adds	r3, #56	; 0x38
 8003398:	687a      	ldr	r2, [r7, #4]
 800339a:	4413      	add	r3, r2
 800339c:	3304      	adds	r3, #4
 800339e:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	695a      	ldr	r2, [r3, #20]
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	691b      	ldr	r3, [r3, #16]
 80033a8:	429a      	cmp	r2, r3
 80033aa:	d901      	bls.n	80033b0 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 80033ac:	2301      	movs	r3, #1
 80033ae:	e067      	b.n	8003480 <PCD_WriteEmptyTxFifo+0x108>
  }

  len = ep->xfer_len - ep->xfer_count;
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	691a      	ldr	r2, [r3, #16]
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	695b      	ldr	r3, [r3, #20]
 80033b8:	1ad3      	subs	r3, r2, r3
 80033ba:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	689b      	ldr	r3, [r3, #8]
 80033c0:	69fa      	ldr	r2, [r7, #28]
 80033c2:	429a      	cmp	r2, r3
 80033c4:	d902      	bls.n	80033cc <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	689b      	ldr	r3, [r3, #8]
 80033ca:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 80033cc:	69fb      	ldr	r3, [r7, #28]
 80033ce:	3303      	adds	r3, #3
 80033d0:	089b      	lsrs	r3, r3, #2
 80033d2:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80033d4:	e026      	b.n	8003424 <PCD_WriteEmptyTxFifo+0xac>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	691a      	ldr	r2, [r3, #16]
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	695b      	ldr	r3, [r3, #20]
 80033de:	1ad3      	subs	r3, r2, r3
 80033e0:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	689b      	ldr	r3, [r3, #8]
 80033e6:	69fa      	ldr	r2, [r7, #28]
 80033e8:	429a      	cmp	r2, r3
 80033ea:	d902      	bls.n	80033f2 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	689b      	ldr	r3, [r3, #8]
 80033f0:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 80033f2:	69fb      	ldr	r3, [r7, #28]
 80033f4:	3303      	adds	r3, #3
 80033f6:	089b      	lsrs	r3, r3, #2
 80033f8:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len);
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	68d9      	ldr	r1, [r3, #12]
 80033fe:	683b      	ldr	r3, [r7, #0]
 8003400:	b2da      	uxtb	r2, r3
 8003402:	69fb      	ldr	r3, [r7, #28]
 8003404:	b29b      	uxth	r3, r3
 8003406:	6978      	ldr	r0, [r7, #20]
 8003408:	f002 fdff 	bl	800600a <USB_WritePacket>

    ep->xfer_buff  += len;
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	68da      	ldr	r2, [r3, #12]
 8003410:	69fb      	ldr	r3, [r7, #28]
 8003412:	441a      	add	r2, r3
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	695a      	ldr	r2, [r3, #20]
 800341c:	69fb      	ldr	r3, [r7, #28]
 800341e:	441a      	add	r2, r3
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003424:	683b      	ldr	r3, [r7, #0]
 8003426:	015a      	lsls	r2, r3, #5
 8003428:	693b      	ldr	r3, [r7, #16]
 800342a:	4413      	add	r3, r2
 800342c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003430:	699b      	ldr	r3, [r3, #24]
 8003432:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8003434:	69ba      	ldr	r2, [r7, #24]
 8003436:	429a      	cmp	r2, r3
 8003438:	d809      	bhi.n	800344e <PCD_WriteEmptyTxFifo+0xd6>
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	695a      	ldr	r2, [r3, #20]
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003442:	429a      	cmp	r2, r3
 8003444:	d203      	bcs.n	800344e <PCD_WriteEmptyTxFifo+0xd6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	691b      	ldr	r3, [r3, #16]
 800344a:	2b00      	cmp	r3, #0
 800344c:	d1c3      	bne.n	80033d6 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	691a      	ldr	r2, [r3, #16]
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	695b      	ldr	r3, [r3, #20]
 8003456:	429a      	cmp	r2, r3
 8003458:	d811      	bhi.n	800347e <PCD_WriteEmptyTxFifo+0x106>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800345a:	683b      	ldr	r3, [r7, #0]
 800345c:	f003 030f 	and.w	r3, r3, #15
 8003460:	2201      	movs	r2, #1
 8003462:	fa02 f303 	lsl.w	r3, r2, r3
 8003466:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8003468:	693b      	ldr	r3, [r7, #16]
 800346a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800346e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003470:	68bb      	ldr	r3, [r7, #8]
 8003472:	43db      	mvns	r3, r3
 8003474:	6939      	ldr	r1, [r7, #16]
 8003476:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800347a:	4013      	ands	r3, r2
 800347c:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 800347e:	2300      	movs	r3, #0
}
 8003480:	4618      	mov	r0, r3
 8003482:	3720      	adds	r7, #32
 8003484:	46bd      	mov	sp, r7
 8003486:	bd80      	pop	{r7, pc}

08003488 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003488:	b580      	push	{r7, lr}
 800348a:	b086      	sub	sp, #24
 800348c:	af00      	add	r7, sp, #0
 800348e:	6078      	str	r0, [r7, #4]
 8003490:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003498:	697b      	ldr	r3, [r7, #20]
 800349a:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800349c:	697b      	ldr	r3, [r7, #20]
 800349e:	333c      	adds	r3, #60	; 0x3c
 80034a0:	3304      	adds	r3, #4
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80034a6:	683b      	ldr	r3, [r7, #0]
 80034a8:	015a      	lsls	r2, r3, #5
 80034aa:	693b      	ldr	r3, [r7, #16]
 80034ac:	4413      	add	r3, r2
 80034ae:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80034b2:	689b      	ldr	r3, [r3, #8]
 80034b4:	60bb      	str	r3, [r7, #8]

  if (gSNPSiD == USB_OTG_CORE_ID_310A)
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	4a19      	ldr	r2, [pc, #100]	; (8003520 <PCD_EP_OutXfrComplete_int+0x98>)
 80034ba:	4293      	cmp	r3, r2
 80034bc:	d124      	bne.n	8003508 <PCD_EP_OutXfrComplete_int+0x80>
  {
    /* StupPktRcvd = 1 this is a setup packet */
    if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 80034be:	68bb      	ldr	r3, [r7, #8]
 80034c0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	d00a      	beq.n	80034de <PCD_EP_OutXfrComplete_int+0x56>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80034c8:	683b      	ldr	r3, [r7, #0]
 80034ca:	015a      	lsls	r2, r3, #5
 80034cc:	693b      	ldr	r3, [r7, #16]
 80034ce:	4413      	add	r3, r2
 80034d0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80034d4:	461a      	mov	r2, r3
 80034d6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80034da:	6093      	str	r3, [r2, #8]
 80034dc:	e01a      	b.n	8003514 <PCD_EP_OutXfrComplete_int+0x8c>
    }
    else
    {
      if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80034de:	68bb      	ldr	r3, [r7, #8]
 80034e0:	f003 0320 	and.w	r3, r3, #32
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	d008      	beq.n	80034fa <PCD_EP_OutXfrComplete_int+0x72>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80034e8:	683b      	ldr	r3, [r7, #0]
 80034ea:	015a      	lsls	r2, r3, #5
 80034ec:	693b      	ldr	r3, [r7, #16]
 80034ee:	4413      	add	r3, r2
 80034f0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80034f4:	461a      	mov	r2, r3
 80034f6:	2320      	movs	r3, #32
 80034f8:	6093      	str	r3, [r2, #8]
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80034fa:	683b      	ldr	r3, [r7, #0]
 80034fc:	b2db      	uxtb	r3, r3
 80034fe:	4619      	mov	r1, r3
 8003500:	6878      	ldr	r0, [r7, #4]
 8003502:	f004 fe81 	bl	8008208 <HAL_PCD_DataOutStageCallback>
 8003506:	e005      	b.n	8003514 <PCD_EP_OutXfrComplete_int+0x8c>
  else
  {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
    HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8003508:	683b      	ldr	r3, [r7, #0]
 800350a:	b2db      	uxtb	r3, r3
 800350c:	4619      	mov	r1, r3
 800350e:	6878      	ldr	r0, [r7, #4]
 8003510:	f004 fe7a 	bl	8008208 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 8003514:	2300      	movs	r3, #0
}
 8003516:	4618      	mov	r0, r3
 8003518:	3718      	adds	r7, #24
 800351a:	46bd      	mov	sp, r7
 800351c:	bd80      	pop	{r7, pc}
 800351e:	bf00      	nop
 8003520:	4f54310a 	.word	0x4f54310a

08003524 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003524:	b580      	push	{r7, lr}
 8003526:	b086      	sub	sp, #24
 8003528:	af00      	add	r7, sp, #0
 800352a:	6078      	str	r0, [r7, #4]
 800352c:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003534:	697b      	ldr	r3, [r7, #20]
 8003536:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8003538:	697b      	ldr	r3, [r7, #20]
 800353a:	333c      	adds	r3, #60	; 0x3c
 800353c:	3304      	adds	r3, #4
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8003542:	683b      	ldr	r3, [r7, #0]
 8003544:	015a      	lsls	r2, r3, #5
 8003546:	693b      	ldr	r3, [r7, #16]
 8003548:	4413      	add	r3, r2
 800354a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800354e:	689b      	ldr	r3, [r3, #8]
 8003550:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	4a0c      	ldr	r2, [pc, #48]	; (8003588 <PCD_EP_OutSetupPacket_int+0x64>)
 8003556:	4293      	cmp	r3, r2
 8003558:	d90e      	bls.n	8003578 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800355a:	68bb      	ldr	r3, [r7, #8]
 800355c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003560:	2b00      	cmp	r3, #0
 8003562:	d009      	beq.n	8003578 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003564:	683b      	ldr	r3, [r7, #0]
 8003566:	015a      	lsls	r2, r3, #5
 8003568:	693b      	ldr	r3, [r7, #16]
 800356a:	4413      	add	r3, r2
 800356c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003570:	461a      	mov	r2, r3
 8003572:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003576:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8003578:	6878      	ldr	r0, [r7, #4]
 800357a:	f004 fe33 	bl	80081e4 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  return HAL_OK;
 800357e:	2300      	movs	r3, #0
}
 8003580:	4618      	mov	r0, r3
 8003582:	3718      	adds	r7, #24
 8003584:	46bd      	mov	sp, r7
 8003586:	bd80      	pop	{r7, pc}
 8003588:	4f54300a 	.word	0x4f54300a

0800358c <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 800358c:	b480      	push	{r7}
 800358e:	b085      	sub	sp, #20
 8003590:	af00      	add	r7, sp, #0
 8003592:	6078      	str	r0, [r7, #4]
 8003594:	460b      	mov	r3, r1
 8003596:	70fb      	strb	r3, [r7, #3]
 8003598:	4613      	mov	r3, r2
 800359a:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035a2:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 80035a4:	78fb      	ldrb	r3, [r7, #3]
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d107      	bne.n	80035ba <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 80035aa:	883b      	ldrh	r3, [r7, #0]
 80035ac:	0419      	lsls	r1, r3, #16
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	68ba      	ldr	r2, [r7, #8]
 80035b4:	430a      	orrs	r2, r1
 80035b6:	629a      	str	r2, [r3, #40]	; 0x28
 80035b8:	e028      	b.n	800360c <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035c0:	0c1b      	lsrs	r3, r3, #16
 80035c2:	68ba      	ldr	r2, [r7, #8]
 80035c4:	4413      	add	r3, r2
 80035c6:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80035c8:	2300      	movs	r3, #0
 80035ca:	73fb      	strb	r3, [r7, #15]
 80035cc:	e00d      	b.n	80035ea <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	681a      	ldr	r2, [r3, #0]
 80035d2:	7bfb      	ldrb	r3, [r7, #15]
 80035d4:	3340      	adds	r3, #64	; 0x40
 80035d6:	009b      	lsls	r3, r3, #2
 80035d8:	4413      	add	r3, r2
 80035da:	685b      	ldr	r3, [r3, #4]
 80035dc:	0c1b      	lsrs	r3, r3, #16
 80035de:	68ba      	ldr	r2, [r7, #8]
 80035e0:	4413      	add	r3, r2
 80035e2:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80035e4:	7bfb      	ldrb	r3, [r7, #15]
 80035e6:	3301      	adds	r3, #1
 80035e8:	73fb      	strb	r3, [r7, #15]
 80035ea:	7bfa      	ldrb	r2, [r7, #15]
 80035ec:	78fb      	ldrb	r3, [r7, #3]
 80035ee:	3b01      	subs	r3, #1
 80035f0:	429a      	cmp	r2, r3
 80035f2:	d3ec      	bcc.n	80035ce <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 80035f4:	883b      	ldrh	r3, [r7, #0]
 80035f6:	0418      	lsls	r0, r3, #16
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	6819      	ldr	r1, [r3, #0]
 80035fc:	78fb      	ldrb	r3, [r7, #3]
 80035fe:	3b01      	subs	r3, #1
 8003600:	68ba      	ldr	r2, [r7, #8]
 8003602:	4302      	orrs	r2, r0
 8003604:	3340      	adds	r3, #64	; 0x40
 8003606:	009b      	lsls	r3, r3, #2
 8003608:	440b      	add	r3, r1
 800360a:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 800360c:	2300      	movs	r3, #0
}
 800360e:	4618      	mov	r0, r3
 8003610:	3714      	adds	r7, #20
 8003612:	46bd      	mov	sp, r7
 8003614:	bc80      	pop	{r7}
 8003616:	4770      	bx	lr

08003618 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8003618:	b480      	push	{r7}
 800361a:	b083      	sub	sp, #12
 800361c:	af00      	add	r7, sp, #0
 800361e:	6078      	str	r0, [r7, #4]
 8003620:	460b      	mov	r3, r1
 8003622:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	887a      	ldrh	r2, [r7, #2]
 800362a:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 800362c:	2300      	movs	r3, #0
}
 800362e:	4618      	mov	r0, r3
 8003630:	370c      	adds	r7, #12
 8003632:	46bd      	mov	sp, r7
 8003634:	bc80      	pop	{r7}
 8003636:	4770      	bx	lr

08003638 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003638:	b580      	push	{r7, lr}
 800363a:	b086      	sub	sp, #24
 800363c:	af00      	add	r7, sp, #0
 800363e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	2b00      	cmp	r3, #0
 8003644:	d101      	bne.n	800364a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003646:	2301      	movs	r3, #1
 8003648:	e304      	b.n	8003c54 <HAL_RCC_OscConfig+0x61c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	f003 0301 	and.w	r3, r3, #1
 8003652:	2b00      	cmp	r3, #0
 8003654:	f000 8087 	beq.w	8003766 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003658:	4b92      	ldr	r3, [pc, #584]	; (80038a4 <HAL_RCC_OscConfig+0x26c>)
 800365a:	685b      	ldr	r3, [r3, #4]
 800365c:	f003 030c 	and.w	r3, r3, #12
 8003660:	2b04      	cmp	r3, #4
 8003662:	d00c      	beq.n	800367e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003664:	4b8f      	ldr	r3, [pc, #572]	; (80038a4 <HAL_RCC_OscConfig+0x26c>)
 8003666:	685b      	ldr	r3, [r3, #4]
 8003668:	f003 030c 	and.w	r3, r3, #12
 800366c:	2b08      	cmp	r3, #8
 800366e:	d112      	bne.n	8003696 <HAL_RCC_OscConfig+0x5e>
 8003670:	4b8c      	ldr	r3, [pc, #560]	; (80038a4 <HAL_RCC_OscConfig+0x26c>)
 8003672:	685b      	ldr	r3, [r3, #4]
 8003674:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003678:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800367c:	d10b      	bne.n	8003696 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800367e:	4b89      	ldr	r3, [pc, #548]	; (80038a4 <HAL_RCC_OscConfig+0x26c>)
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003686:	2b00      	cmp	r3, #0
 8003688:	d06c      	beq.n	8003764 <HAL_RCC_OscConfig+0x12c>
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	689b      	ldr	r3, [r3, #8]
 800368e:	2b00      	cmp	r3, #0
 8003690:	d168      	bne.n	8003764 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003692:	2301      	movs	r3, #1
 8003694:	e2de      	b.n	8003c54 <HAL_RCC_OscConfig+0x61c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	689b      	ldr	r3, [r3, #8]
 800369a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800369e:	d106      	bne.n	80036ae <HAL_RCC_OscConfig+0x76>
 80036a0:	4b80      	ldr	r3, [pc, #512]	; (80038a4 <HAL_RCC_OscConfig+0x26c>)
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	4a7f      	ldr	r2, [pc, #508]	; (80038a4 <HAL_RCC_OscConfig+0x26c>)
 80036a6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80036aa:	6013      	str	r3, [r2, #0]
 80036ac:	e02e      	b.n	800370c <HAL_RCC_OscConfig+0xd4>
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	689b      	ldr	r3, [r3, #8]
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d10c      	bne.n	80036d0 <HAL_RCC_OscConfig+0x98>
 80036b6:	4b7b      	ldr	r3, [pc, #492]	; (80038a4 <HAL_RCC_OscConfig+0x26c>)
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	4a7a      	ldr	r2, [pc, #488]	; (80038a4 <HAL_RCC_OscConfig+0x26c>)
 80036bc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80036c0:	6013      	str	r3, [r2, #0]
 80036c2:	4b78      	ldr	r3, [pc, #480]	; (80038a4 <HAL_RCC_OscConfig+0x26c>)
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	4a77      	ldr	r2, [pc, #476]	; (80038a4 <HAL_RCC_OscConfig+0x26c>)
 80036c8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80036cc:	6013      	str	r3, [r2, #0]
 80036ce:	e01d      	b.n	800370c <HAL_RCC_OscConfig+0xd4>
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	689b      	ldr	r3, [r3, #8]
 80036d4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80036d8:	d10c      	bne.n	80036f4 <HAL_RCC_OscConfig+0xbc>
 80036da:	4b72      	ldr	r3, [pc, #456]	; (80038a4 <HAL_RCC_OscConfig+0x26c>)
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	4a71      	ldr	r2, [pc, #452]	; (80038a4 <HAL_RCC_OscConfig+0x26c>)
 80036e0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80036e4:	6013      	str	r3, [r2, #0]
 80036e6:	4b6f      	ldr	r3, [pc, #444]	; (80038a4 <HAL_RCC_OscConfig+0x26c>)
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	4a6e      	ldr	r2, [pc, #440]	; (80038a4 <HAL_RCC_OscConfig+0x26c>)
 80036ec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80036f0:	6013      	str	r3, [r2, #0]
 80036f2:	e00b      	b.n	800370c <HAL_RCC_OscConfig+0xd4>
 80036f4:	4b6b      	ldr	r3, [pc, #428]	; (80038a4 <HAL_RCC_OscConfig+0x26c>)
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	4a6a      	ldr	r2, [pc, #424]	; (80038a4 <HAL_RCC_OscConfig+0x26c>)
 80036fa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80036fe:	6013      	str	r3, [r2, #0]
 8003700:	4b68      	ldr	r3, [pc, #416]	; (80038a4 <HAL_RCC_OscConfig+0x26c>)
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	4a67      	ldr	r2, [pc, #412]	; (80038a4 <HAL_RCC_OscConfig+0x26c>)
 8003706:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800370a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	689b      	ldr	r3, [r3, #8]
 8003710:	2b00      	cmp	r3, #0
 8003712:	d013      	beq.n	800373c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003714:	f7fe f862 	bl	80017dc <HAL_GetTick>
 8003718:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800371a:	e008      	b.n	800372e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800371c:	f7fe f85e 	bl	80017dc <HAL_GetTick>
 8003720:	4602      	mov	r2, r0
 8003722:	693b      	ldr	r3, [r7, #16]
 8003724:	1ad3      	subs	r3, r2, r3
 8003726:	2b64      	cmp	r3, #100	; 0x64
 8003728:	d901      	bls.n	800372e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800372a:	2303      	movs	r3, #3
 800372c:	e292      	b.n	8003c54 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800372e:	4b5d      	ldr	r3, [pc, #372]	; (80038a4 <HAL_RCC_OscConfig+0x26c>)
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003736:	2b00      	cmp	r3, #0
 8003738:	d0f0      	beq.n	800371c <HAL_RCC_OscConfig+0xe4>
 800373a:	e014      	b.n	8003766 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800373c:	f7fe f84e 	bl	80017dc <HAL_GetTick>
 8003740:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003742:	e008      	b.n	8003756 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003744:	f7fe f84a 	bl	80017dc <HAL_GetTick>
 8003748:	4602      	mov	r2, r0
 800374a:	693b      	ldr	r3, [r7, #16]
 800374c:	1ad3      	subs	r3, r2, r3
 800374e:	2b64      	cmp	r3, #100	; 0x64
 8003750:	d901      	bls.n	8003756 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003752:	2303      	movs	r3, #3
 8003754:	e27e      	b.n	8003c54 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003756:	4b53      	ldr	r3, [pc, #332]	; (80038a4 <HAL_RCC_OscConfig+0x26c>)
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800375e:	2b00      	cmp	r3, #0
 8003760:	d1f0      	bne.n	8003744 <HAL_RCC_OscConfig+0x10c>
 8003762:	e000      	b.n	8003766 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003764:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	f003 0302 	and.w	r3, r3, #2
 800376e:	2b00      	cmp	r3, #0
 8003770:	d063      	beq.n	800383a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003772:	4b4c      	ldr	r3, [pc, #304]	; (80038a4 <HAL_RCC_OscConfig+0x26c>)
 8003774:	685b      	ldr	r3, [r3, #4]
 8003776:	f003 030c 	and.w	r3, r3, #12
 800377a:	2b00      	cmp	r3, #0
 800377c:	d00b      	beq.n	8003796 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800377e:	4b49      	ldr	r3, [pc, #292]	; (80038a4 <HAL_RCC_OscConfig+0x26c>)
 8003780:	685b      	ldr	r3, [r3, #4]
 8003782:	f003 030c 	and.w	r3, r3, #12
 8003786:	2b08      	cmp	r3, #8
 8003788:	d11c      	bne.n	80037c4 <HAL_RCC_OscConfig+0x18c>
 800378a:	4b46      	ldr	r3, [pc, #280]	; (80038a4 <HAL_RCC_OscConfig+0x26c>)
 800378c:	685b      	ldr	r3, [r3, #4]
 800378e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003792:	2b00      	cmp	r3, #0
 8003794:	d116      	bne.n	80037c4 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003796:	4b43      	ldr	r3, [pc, #268]	; (80038a4 <HAL_RCC_OscConfig+0x26c>)
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	f003 0302 	and.w	r3, r3, #2
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d005      	beq.n	80037ae <HAL_RCC_OscConfig+0x176>
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	695b      	ldr	r3, [r3, #20]
 80037a6:	2b01      	cmp	r3, #1
 80037a8:	d001      	beq.n	80037ae <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80037aa:	2301      	movs	r3, #1
 80037ac:	e252      	b.n	8003c54 <HAL_RCC_OscConfig+0x61c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80037ae:	4b3d      	ldr	r3, [pc, #244]	; (80038a4 <HAL_RCC_OscConfig+0x26c>)
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	699b      	ldr	r3, [r3, #24]
 80037ba:	00db      	lsls	r3, r3, #3
 80037bc:	4939      	ldr	r1, [pc, #228]	; (80038a4 <HAL_RCC_OscConfig+0x26c>)
 80037be:	4313      	orrs	r3, r2
 80037c0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80037c2:	e03a      	b.n	800383a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	695b      	ldr	r3, [r3, #20]
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d020      	beq.n	800380e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80037cc:	4b36      	ldr	r3, [pc, #216]	; (80038a8 <HAL_RCC_OscConfig+0x270>)
 80037ce:	2201      	movs	r2, #1
 80037d0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037d2:	f7fe f803 	bl	80017dc <HAL_GetTick>
 80037d6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80037d8:	e008      	b.n	80037ec <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80037da:	f7fd ffff 	bl	80017dc <HAL_GetTick>
 80037de:	4602      	mov	r2, r0
 80037e0:	693b      	ldr	r3, [r7, #16]
 80037e2:	1ad3      	subs	r3, r2, r3
 80037e4:	2b02      	cmp	r3, #2
 80037e6:	d901      	bls.n	80037ec <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80037e8:	2303      	movs	r3, #3
 80037ea:	e233      	b.n	8003c54 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80037ec:	4b2d      	ldr	r3, [pc, #180]	; (80038a4 <HAL_RCC_OscConfig+0x26c>)
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	f003 0302 	and.w	r3, r3, #2
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	d0f0      	beq.n	80037da <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80037f8:	4b2a      	ldr	r3, [pc, #168]	; (80038a4 <HAL_RCC_OscConfig+0x26c>)
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	699b      	ldr	r3, [r3, #24]
 8003804:	00db      	lsls	r3, r3, #3
 8003806:	4927      	ldr	r1, [pc, #156]	; (80038a4 <HAL_RCC_OscConfig+0x26c>)
 8003808:	4313      	orrs	r3, r2
 800380a:	600b      	str	r3, [r1, #0]
 800380c:	e015      	b.n	800383a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800380e:	4b26      	ldr	r3, [pc, #152]	; (80038a8 <HAL_RCC_OscConfig+0x270>)
 8003810:	2200      	movs	r2, #0
 8003812:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003814:	f7fd ffe2 	bl	80017dc <HAL_GetTick>
 8003818:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800381a:	e008      	b.n	800382e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800381c:	f7fd ffde 	bl	80017dc <HAL_GetTick>
 8003820:	4602      	mov	r2, r0
 8003822:	693b      	ldr	r3, [r7, #16]
 8003824:	1ad3      	subs	r3, r2, r3
 8003826:	2b02      	cmp	r3, #2
 8003828:	d901      	bls.n	800382e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800382a:	2303      	movs	r3, #3
 800382c:	e212      	b.n	8003c54 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800382e:	4b1d      	ldr	r3, [pc, #116]	; (80038a4 <HAL_RCC_OscConfig+0x26c>)
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	f003 0302 	and.w	r3, r3, #2
 8003836:	2b00      	cmp	r3, #0
 8003838:	d1f0      	bne.n	800381c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	f003 0308 	and.w	r3, r3, #8
 8003842:	2b00      	cmp	r3, #0
 8003844:	d03a      	beq.n	80038bc <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	69db      	ldr	r3, [r3, #28]
 800384a:	2b00      	cmp	r3, #0
 800384c:	d019      	beq.n	8003882 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800384e:	4b17      	ldr	r3, [pc, #92]	; (80038ac <HAL_RCC_OscConfig+0x274>)
 8003850:	2201      	movs	r2, #1
 8003852:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003854:	f7fd ffc2 	bl	80017dc <HAL_GetTick>
 8003858:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800385a:	e008      	b.n	800386e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800385c:	f7fd ffbe 	bl	80017dc <HAL_GetTick>
 8003860:	4602      	mov	r2, r0
 8003862:	693b      	ldr	r3, [r7, #16]
 8003864:	1ad3      	subs	r3, r2, r3
 8003866:	2b02      	cmp	r3, #2
 8003868:	d901      	bls.n	800386e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800386a:	2303      	movs	r3, #3
 800386c:	e1f2      	b.n	8003c54 <HAL_RCC_OscConfig+0x61c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800386e:	4b0d      	ldr	r3, [pc, #52]	; (80038a4 <HAL_RCC_OscConfig+0x26c>)
 8003870:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003872:	f003 0302 	and.w	r3, r3, #2
 8003876:	2b00      	cmp	r3, #0
 8003878:	d0f0      	beq.n	800385c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800387a:	2001      	movs	r0, #1
 800387c:	f000 fbca 	bl	8004014 <RCC_Delay>
 8003880:	e01c      	b.n	80038bc <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003882:	4b0a      	ldr	r3, [pc, #40]	; (80038ac <HAL_RCC_OscConfig+0x274>)
 8003884:	2200      	movs	r2, #0
 8003886:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003888:	f7fd ffa8 	bl	80017dc <HAL_GetTick>
 800388c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800388e:	e00f      	b.n	80038b0 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003890:	f7fd ffa4 	bl	80017dc <HAL_GetTick>
 8003894:	4602      	mov	r2, r0
 8003896:	693b      	ldr	r3, [r7, #16]
 8003898:	1ad3      	subs	r3, r2, r3
 800389a:	2b02      	cmp	r3, #2
 800389c:	d908      	bls.n	80038b0 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800389e:	2303      	movs	r3, #3
 80038a0:	e1d8      	b.n	8003c54 <HAL_RCC_OscConfig+0x61c>
 80038a2:	bf00      	nop
 80038a4:	40021000 	.word	0x40021000
 80038a8:	42420000 	.word	0x42420000
 80038ac:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80038b0:	4b9b      	ldr	r3, [pc, #620]	; (8003b20 <HAL_RCC_OscConfig+0x4e8>)
 80038b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038b4:	f003 0302 	and.w	r3, r3, #2
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d1e9      	bne.n	8003890 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	f003 0304 	and.w	r3, r3, #4
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	f000 80a6 	beq.w	8003a16 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80038ca:	2300      	movs	r3, #0
 80038cc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80038ce:	4b94      	ldr	r3, [pc, #592]	; (8003b20 <HAL_RCC_OscConfig+0x4e8>)
 80038d0:	69db      	ldr	r3, [r3, #28]
 80038d2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d10d      	bne.n	80038f6 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80038da:	4b91      	ldr	r3, [pc, #580]	; (8003b20 <HAL_RCC_OscConfig+0x4e8>)
 80038dc:	69db      	ldr	r3, [r3, #28]
 80038de:	4a90      	ldr	r2, [pc, #576]	; (8003b20 <HAL_RCC_OscConfig+0x4e8>)
 80038e0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80038e4:	61d3      	str	r3, [r2, #28]
 80038e6:	4b8e      	ldr	r3, [pc, #568]	; (8003b20 <HAL_RCC_OscConfig+0x4e8>)
 80038e8:	69db      	ldr	r3, [r3, #28]
 80038ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80038ee:	60bb      	str	r3, [r7, #8]
 80038f0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80038f2:	2301      	movs	r3, #1
 80038f4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80038f6:	4b8b      	ldr	r3, [pc, #556]	; (8003b24 <HAL_RCC_OscConfig+0x4ec>)
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d118      	bne.n	8003934 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003902:	4b88      	ldr	r3, [pc, #544]	; (8003b24 <HAL_RCC_OscConfig+0x4ec>)
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	4a87      	ldr	r2, [pc, #540]	; (8003b24 <HAL_RCC_OscConfig+0x4ec>)
 8003908:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800390c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800390e:	f7fd ff65 	bl	80017dc <HAL_GetTick>
 8003912:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003914:	e008      	b.n	8003928 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003916:	f7fd ff61 	bl	80017dc <HAL_GetTick>
 800391a:	4602      	mov	r2, r0
 800391c:	693b      	ldr	r3, [r7, #16]
 800391e:	1ad3      	subs	r3, r2, r3
 8003920:	2b64      	cmp	r3, #100	; 0x64
 8003922:	d901      	bls.n	8003928 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003924:	2303      	movs	r3, #3
 8003926:	e195      	b.n	8003c54 <HAL_RCC_OscConfig+0x61c>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003928:	4b7e      	ldr	r3, [pc, #504]	; (8003b24 <HAL_RCC_OscConfig+0x4ec>)
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003930:	2b00      	cmp	r3, #0
 8003932:	d0f0      	beq.n	8003916 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	691b      	ldr	r3, [r3, #16]
 8003938:	2b01      	cmp	r3, #1
 800393a:	d106      	bne.n	800394a <HAL_RCC_OscConfig+0x312>
 800393c:	4b78      	ldr	r3, [pc, #480]	; (8003b20 <HAL_RCC_OscConfig+0x4e8>)
 800393e:	6a1b      	ldr	r3, [r3, #32]
 8003940:	4a77      	ldr	r2, [pc, #476]	; (8003b20 <HAL_RCC_OscConfig+0x4e8>)
 8003942:	f043 0301 	orr.w	r3, r3, #1
 8003946:	6213      	str	r3, [r2, #32]
 8003948:	e02d      	b.n	80039a6 <HAL_RCC_OscConfig+0x36e>
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	691b      	ldr	r3, [r3, #16]
 800394e:	2b00      	cmp	r3, #0
 8003950:	d10c      	bne.n	800396c <HAL_RCC_OscConfig+0x334>
 8003952:	4b73      	ldr	r3, [pc, #460]	; (8003b20 <HAL_RCC_OscConfig+0x4e8>)
 8003954:	6a1b      	ldr	r3, [r3, #32]
 8003956:	4a72      	ldr	r2, [pc, #456]	; (8003b20 <HAL_RCC_OscConfig+0x4e8>)
 8003958:	f023 0301 	bic.w	r3, r3, #1
 800395c:	6213      	str	r3, [r2, #32]
 800395e:	4b70      	ldr	r3, [pc, #448]	; (8003b20 <HAL_RCC_OscConfig+0x4e8>)
 8003960:	6a1b      	ldr	r3, [r3, #32]
 8003962:	4a6f      	ldr	r2, [pc, #444]	; (8003b20 <HAL_RCC_OscConfig+0x4e8>)
 8003964:	f023 0304 	bic.w	r3, r3, #4
 8003968:	6213      	str	r3, [r2, #32]
 800396a:	e01c      	b.n	80039a6 <HAL_RCC_OscConfig+0x36e>
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	691b      	ldr	r3, [r3, #16]
 8003970:	2b05      	cmp	r3, #5
 8003972:	d10c      	bne.n	800398e <HAL_RCC_OscConfig+0x356>
 8003974:	4b6a      	ldr	r3, [pc, #424]	; (8003b20 <HAL_RCC_OscConfig+0x4e8>)
 8003976:	6a1b      	ldr	r3, [r3, #32]
 8003978:	4a69      	ldr	r2, [pc, #420]	; (8003b20 <HAL_RCC_OscConfig+0x4e8>)
 800397a:	f043 0304 	orr.w	r3, r3, #4
 800397e:	6213      	str	r3, [r2, #32]
 8003980:	4b67      	ldr	r3, [pc, #412]	; (8003b20 <HAL_RCC_OscConfig+0x4e8>)
 8003982:	6a1b      	ldr	r3, [r3, #32]
 8003984:	4a66      	ldr	r2, [pc, #408]	; (8003b20 <HAL_RCC_OscConfig+0x4e8>)
 8003986:	f043 0301 	orr.w	r3, r3, #1
 800398a:	6213      	str	r3, [r2, #32]
 800398c:	e00b      	b.n	80039a6 <HAL_RCC_OscConfig+0x36e>
 800398e:	4b64      	ldr	r3, [pc, #400]	; (8003b20 <HAL_RCC_OscConfig+0x4e8>)
 8003990:	6a1b      	ldr	r3, [r3, #32]
 8003992:	4a63      	ldr	r2, [pc, #396]	; (8003b20 <HAL_RCC_OscConfig+0x4e8>)
 8003994:	f023 0301 	bic.w	r3, r3, #1
 8003998:	6213      	str	r3, [r2, #32]
 800399a:	4b61      	ldr	r3, [pc, #388]	; (8003b20 <HAL_RCC_OscConfig+0x4e8>)
 800399c:	6a1b      	ldr	r3, [r3, #32]
 800399e:	4a60      	ldr	r2, [pc, #384]	; (8003b20 <HAL_RCC_OscConfig+0x4e8>)
 80039a0:	f023 0304 	bic.w	r3, r3, #4
 80039a4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	691b      	ldr	r3, [r3, #16]
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d015      	beq.n	80039da <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80039ae:	f7fd ff15 	bl	80017dc <HAL_GetTick>
 80039b2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80039b4:	e00a      	b.n	80039cc <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80039b6:	f7fd ff11 	bl	80017dc <HAL_GetTick>
 80039ba:	4602      	mov	r2, r0
 80039bc:	693b      	ldr	r3, [r7, #16]
 80039be:	1ad3      	subs	r3, r2, r3
 80039c0:	f241 3288 	movw	r2, #5000	; 0x1388
 80039c4:	4293      	cmp	r3, r2
 80039c6:	d901      	bls.n	80039cc <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80039c8:	2303      	movs	r3, #3
 80039ca:	e143      	b.n	8003c54 <HAL_RCC_OscConfig+0x61c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80039cc:	4b54      	ldr	r3, [pc, #336]	; (8003b20 <HAL_RCC_OscConfig+0x4e8>)
 80039ce:	6a1b      	ldr	r3, [r3, #32]
 80039d0:	f003 0302 	and.w	r3, r3, #2
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	d0ee      	beq.n	80039b6 <HAL_RCC_OscConfig+0x37e>
 80039d8:	e014      	b.n	8003a04 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80039da:	f7fd feff 	bl	80017dc <HAL_GetTick>
 80039de:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80039e0:	e00a      	b.n	80039f8 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80039e2:	f7fd fefb 	bl	80017dc <HAL_GetTick>
 80039e6:	4602      	mov	r2, r0
 80039e8:	693b      	ldr	r3, [r7, #16]
 80039ea:	1ad3      	subs	r3, r2, r3
 80039ec:	f241 3288 	movw	r2, #5000	; 0x1388
 80039f0:	4293      	cmp	r3, r2
 80039f2:	d901      	bls.n	80039f8 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80039f4:	2303      	movs	r3, #3
 80039f6:	e12d      	b.n	8003c54 <HAL_RCC_OscConfig+0x61c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80039f8:	4b49      	ldr	r3, [pc, #292]	; (8003b20 <HAL_RCC_OscConfig+0x4e8>)
 80039fa:	6a1b      	ldr	r3, [r3, #32]
 80039fc:	f003 0302 	and.w	r3, r3, #2
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d1ee      	bne.n	80039e2 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003a04:	7dfb      	ldrb	r3, [r7, #23]
 8003a06:	2b01      	cmp	r3, #1
 8003a08:	d105      	bne.n	8003a16 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003a0a:	4b45      	ldr	r3, [pc, #276]	; (8003b20 <HAL_RCC_OscConfig+0x4e8>)
 8003a0c:	69db      	ldr	r3, [r3, #28]
 8003a0e:	4a44      	ldr	r2, [pc, #272]	; (8003b20 <HAL_RCC_OscConfig+0x4e8>)
 8003a10:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003a14:	61d3      	str	r3, [r2, #28]

#if defined(RCC_CR_PLL2ON)
  /*-------------------------------- PLL2 Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL2(RCC_OscInitStruct->PLL2.PLL2State));
  if ((RCC_OscInitStruct->PLL2.PLL2State) != RCC_PLL2_NONE)
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	f000 808c 	beq.w	8003b38 <HAL_RCC_OscConfig+0x500>
  {
    /* This bit can not be cleared if the PLL2 clock is used indirectly as system
      clock (i.e. it is used as PLL clock entry that is used as system clock). */
    if ((__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE) && \
 8003a20:	4b3f      	ldr	r3, [pc, #252]	; (8003b20 <HAL_RCC_OscConfig+0x4e8>)
 8003a22:	685b      	ldr	r3, [r3, #4]
 8003a24:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003a28:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003a2c:	d10e      	bne.n	8003a4c <HAL_RCC_OscConfig+0x414>
        (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && \
 8003a2e:	4b3c      	ldr	r3, [pc, #240]	; (8003b20 <HAL_RCC_OscConfig+0x4e8>)
 8003a30:	685b      	ldr	r3, [r3, #4]
 8003a32:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE) && \
 8003a36:	2b08      	cmp	r3, #8
 8003a38:	d108      	bne.n	8003a4c <HAL_RCC_OscConfig+0x414>
        ((READ_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC)) == RCC_CFGR2_PREDIV1SRC_PLL2))
 8003a3a:	4b39      	ldr	r3, [pc, #228]	; (8003b20 <HAL_RCC_OscConfig+0x4e8>)
 8003a3c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a3e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
        (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && \
 8003a42:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003a46:	d101      	bne.n	8003a4c <HAL_RCC_OscConfig+0x414>
    {
      return HAL_ERROR;
 8003a48:	2301      	movs	r3, #1
 8003a4a:	e103      	b.n	8003c54 <HAL_RCC_OscConfig+0x61c>
    }
    else
    {
      if ((RCC_OscInitStruct->PLL2.PLL2State) == RCC_PLL2_ON)
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a50:	2b02      	cmp	r3, #2
 8003a52:	d14e      	bne.n	8003af2 <HAL_RCC_OscConfig+0x4ba>
        assert_param(IS_RCC_PLL2_MUL(RCC_OscInitStruct->PLL2.PLL2MUL));
        assert_param(IS_RCC_HSE_PREDIV2(RCC_OscInitStruct->PLL2.HSEPrediv2Value));

        /* Prediv2 can be written only when the PLLI2S is disabled. */
        /* Return an error only if new value is different from the programmed value */
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3ON) && \
 8003a54:	4b32      	ldr	r3, [pc, #200]	; (8003b20 <HAL_RCC_OscConfig+0x4e8>)
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d009      	beq.n	8003a74 <HAL_RCC_OscConfig+0x43c>
            (__HAL_RCC_HSE_GET_PREDIV2() != RCC_OscInitStruct->PLL2.HSEPrediv2Value))
 8003a60:	4b2f      	ldr	r3, [pc, #188]	; (8003b20 <HAL_RCC_OscConfig+0x4e8>)
 8003a62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a64:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3ON) && \
 8003a6c:	429a      	cmp	r2, r3
 8003a6e:	d001      	beq.n	8003a74 <HAL_RCC_OscConfig+0x43c>
        {
          return HAL_ERROR;
 8003a70:	2301      	movs	r3, #1
 8003a72:	e0ef      	b.n	8003c54 <HAL_RCC_OscConfig+0x61c>
        }

        /* Disable the main PLL2. */
        __HAL_RCC_PLL2_DISABLE();
 8003a74:	4b2c      	ldr	r3, [pc, #176]	; (8003b28 <HAL_RCC_OscConfig+0x4f0>)
 8003a76:	2200      	movs	r2, #0
 8003a78:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a7a:	f7fd feaf 	bl	80017dc <HAL_GetTick>
 8003a7e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL2 is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != RESET)
 8003a80:	e008      	b.n	8003a94 <HAL_RCC_OscConfig+0x45c>
        {
          if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8003a82:	f7fd feab 	bl	80017dc <HAL_GetTick>
 8003a86:	4602      	mov	r2, r0
 8003a88:	693b      	ldr	r3, [r7, #16]
 8003a8a:	1ad3      	subs	r3, r2, r3
 8003a8c:	2b64      	cmp	r3, #100	; 0x64
 8003a8e:	d901      	bls.n	8003a94 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8003a90:	2303      	movs	r3, #3
 8003a92:	e0df      	b.n	8003c54 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != RESET)
 8003a94:	4b22      	ldr	r3, [pc, #136]	; (8003b20 <HAL_RCC_OscConfig+0x4e8>)
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d1f0      	bne.n	8003a82 <HAL_RCC_OscConfig+0x44a>
          }
        }

        /* Configure the HSE prediv2 factor --------------------------------*/
        __HAL_RCC_HSE_PREDIV2_CONFIG(RCC_OscInitStruct->PLL2.HSEPrediv2Value);
 8003aa0:	4b1f      	ldr	r3, [pc, #124]	; (8003b20 <HAL_RCC_OscConfig+0x4e8>)
 8003aa2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003aa4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003aac:	491c      	ldr	r1, [pc, #112]	; (8003b20 <HAL_RCC_OscConfig+0x4e8>)
 8003aae:	4313      	orrs	r3, r2
 8003ab0:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Configure the main PLL2 multiplication factors. */
        __HAL_RCC_PLL2_CONFIG(RCC_OscInitStruct->PLL2.PLL2MUL);
 8003ab2:	4b1b      	ldr	r3, [pc, #108]	; (8003b20 <HAL_RCC_OscConfig+0x4e8>)
 8003ab4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ab6:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003abe:	4918      	ldr	r1, [pc, #96]	; (8003b20 <HAL_RCC_OscConfig+0x4e8>)
 8003ac0:	4313      	orrs	r3, r2
 8003ac2:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable the main PLL2. */
        __HAL_RCC_PLL2_ENABLE();
 8003ac4:	4b18      	ldr	r3, [pc, #96]	; (8003b28 <HAL_RCC_OscConfig+0x4f0>)
 8003ac6:	2201      	movs	r2, #1
 8003ac8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003aca:	f7fd fe87 	bl	80017dc <HAL_GetTick>
 8003ace:	6138      	str	r0, [r7, #16]

        /* Wait till PLL2 is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  == RESET)
 8003ad0:	e008      	b.n	8003ae4 <HAL_RCC_OscConfig+0x4ac>
        {
          if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8003ad2:	f7fd fe83 	bl	80017dc <HAL_GetTick>
 8003ad6:	4602      	mov	r2, r0
 8003ad8:	693b      	ldr	r3, [r7, #16]
 8003ada:	1ad3      	subs	r3, r2, r3
 8003adc:	2b64      	cmp	r3, #100	; 0x64
 8003ade:	d901      	bls.n	8003ae4 <HAL_RCC_OscConfig+0x4ac>
          {
            return HAL_TIMEOUT;
 8003ae0:	2303      	movs	r3, #3
 8003ae2:	e0b7      	b.n	8003c54 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  == RESET)
 8003ae4:	4b0e      	ldr	r3, [pc, #56]	; (8003b20 <HAL_RCC_OscConfig+0x4e8>)
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d0f0      	beq.n	8003ad2 <HAL_RCC_OscConfig+0x49a>
 8003af0:	e022      	b.n	8003b38 <HAL_RCC_OscConfig+0x500>
        }
      }
      else
      {
        /* Set PREDIV1 source to HSE */
        CLEAR_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC);
 8003af2:	4b0b      	ldr	r3, [pc, #44]	; (8003b20 <HAL_RCC_OscConfig+0x4e8>)
 8003af4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003af6:	4a0a      	ldr	r2, [pc, #40]	; (8003b20 <HAL_RCC_OscConfig+0x4e8>)
 8003af8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003afc:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Disable the main PLL2. */
        __HAL_RCC_PLL2_DISABLE();
 8003afe:	4b0a      	ldr	r3, [pc, #40]	; (8003b28 <HAL_RCC_OscConfig+0x4f0>)
 8003b00:	2200      	movs	r2, #0
 8003b02:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b04:	f7fd fe6a 	bl	80017dc <HAL_GetTick>
 8003b08:	6138      	str	r0, [r7, #16]

        /* Wait till PLL2 is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  != RESET)
 8003b0a:	e00f      	b.n	8003b2c <HAL_RCC_OscConfig+0x4f4>
        {
          if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8003b0c:	f7fd fe66 	bl	80017dc <HAL_GetTick>
 8003b10:	4602      	mov	r2, r0
 8003b12:	693b      	ldr	r3, [r7, #16]
 8003b14:	1ad3      	subs	r3, r2, r3
 8003b16:	2b64      	cmp	r3, #100	; 0x64
 8003b18:	d908      	bls.n	8003b2c <HAL_RCC_OscConfig+0x4f4>
          {
            return HAL_TIMEOUT;
 8003b1a:	2303      	movs	r3, #3
 8003b1c:	e09a      	b.n	8003c54 <HAL_RCC_OscConfig+0x61c>
 8003b1e:	bf00      	nop
 8003b20:	40021000 	.word	0x40021000
 8003b24:	40007000 	.word	0x40007000
 8003b28:	42420068 	.word	0x42420068
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  != RESET)
 8003b2c:	4b4b      	ldr	r3, [pc, #300]	; (8003c5c <HAL_RCC_OscConfig+0x624>)
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d1e9      	bne.n	8003b0c <HAL_RCC_OscConfig+0x4d4>

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	6a1b      	ldr	r3, [r3, #32]
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	f000 8088 	beq.w	8003c52 <HAL_RCC_OscConfig+0x61a>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003b42:	4b46      	ldr	r3, [pc, #280]	; (8003c5c <HAL_RCC_OscConfig+0x624>)
 8003b44:	685b      	ldr	r3, [r3, #4]
 8003b46:	f003 030c 	and.w	r3, r3, #12
 8003b4a:	2b08      	cmp	r3, #8
 8003b4c:	d068      	beq.n	8003c20 <HAL_RCC_OscConfig+0x5e8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	6a1b      	ldr	r3, [r3, #32]
 8003b52:	2b02      	cmp	r3, #2
 8003b54:	d14d      	bne.n	8003bf2 <HAL_RCC_OscConfig+0x5ba>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003b56:	4b42      	ldr	r3, [pc, #264]	; (8003c60 <HAL_RCC_OscConfig+0x628>)
 8003b58:	2200      	movs	r2, #0
 8003b5a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b5c:	f7fd fe3e 	bl	80017dc <HAL_GetTick>
 8003b60:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003b62:	e008      	b.n	8003b76 <HAL_RCC_OscConfig+0x53e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003b64:	f7fd fe3a 	bl	80017dc <HAL_GetTick>
 8003b68:	4602      	mov	r2, r0
 8003b6a:	693b      	ldr	r3, [r7, #16]
 8003b6c:	1ad3      	subs	r3, r2, r3
 8003b6e:	2b02      	cmp	r3, #2
 8003b70:	d901      	bls.n	8003b76 <HAL_RCC_OscConfig+0x53e>
          {
            return HAL_TIMEOUT;
 8003b72:	2303      	movs	r3, #3
 8003b74:	e06e      	b.n	8003c54 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003b76:	4b39      	ldr	r3, [pc, #228]	; (8003c5c <HAL_RCC_OscConfig+0x624>)
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d1f0      	bne.n	8003b64 <HAL_RCC_OscConfig+0x52c>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b86:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003b8a:	d10f      	bne.n	8003bac <HAL_RCC_OscConfig+0x574>
          assert_param(IS_RCC_HSE_PREDIV(RCC_OscInitStruct->HSEPredivValue));
#if defined(RCC_CFGR2_PREDIV1SRC)
          assert_param(IS_RCC_PREDIV1_SOURCE(RCC_OscInitStruct->Prediv1Source));

          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
 8003b8c:	4b33      	ldr	r3, [pc, #204]	; (8003c5c <HAL_RCC_OscConfig+0x624>)
 8003b8e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	685b      	ldr	r3, [r3, #4]
 8003b94:	4931      	ldr	r1, [pc, #196]	; (8003c5c <HAL_RCC_OscConfig+0x624>)
 8003b96:	4313      	orrs	r3, r2
 8003b98:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003b9a:	4b30      	ldr	r3, [pc, #192]	; (8003c5c <HAL_RCC_OscConfig+0x624>)
 8003b9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b9e:	f023 020f 	bic.w	r2, r3, #15
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	68db      	ldr	r3, [r3, #12]
 8003ba6:	492d      	ldr	r1, [pc, #180]	; (8003c5c <HAL_RCC_OscConfig+0x624>)
 8003ba8:	4313      	orrs	r3, r2
 8003baa:	62cb      	str	r3, [r1, #44]	; 0x2c
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003bac:	4b2b      	ldr	r3, [pc, #172]	; (8003c5c <HAL_RCC_OscConfig+0x624>)
 8003bae:	685b      	ldr	r3, [r3, #4]
 8003bb0:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003bbc:	430b      	orrs	r3, r1
 8003bbe:	4927      	ldr	r1, [pc, #156]	; (8003c5c <HAL_RCC_OscConfig+0x624>)
 8003bc0:	4313      	orrs	r3, r2
 8003bc2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003bc4:	4b26      	ldr	r3, [pc, #152]	; (8003c60 <HAL_RCC_OscConfig+0x628>)
 8003bc6:	2201      	movs	r2, #1
 8003bc8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003bca:	f7fd fe07 	bl	80017dc <HAL_GetTick>
 8003bce:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003bd0:	e008      	b.n	8003be4 <HAL_RCC_OscConfig+0x5ac>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003bd2:	f7fd fe03 	bl	80017dc <HAL_GetTick>
 8003bd6:	4602      	mov	r2, r0
 8003bd8:	693b      	ldr	r3, [r7, #16]
 8003bda:	1ad3      	subs	r3, r2, r3
 8003bdc:	2b02      	cmp	r3, #2
 8003bde:	d901      	bls.n	8003be4 <HAL_RCC_OscConfig+0x5ac>
          {
            return HAL_TIMEOUT;
 8003be0:	2303      	movs	r3, #3
 8003be2:	e037      	b.n	8003c54 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003be4:	4b1d      	ldr	r3, [pc, #116]	; (8003c5c <HAL_RCC_OscConfig+0x624>)
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	d0f0      	beq.n	8003bd2 <HAL_RCC_OscConfig+0x59a>
 8003bf0:	e02f      	b.n	8003c52 <HAL_RCC_OscConfig+0x61a>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003bf2:	4b1b      	ldr	r3, [pc, #108]	; (8003c60 <HAL_RCC_OscConfig+0x628>)
 8003bf4:	2200      	movs	r2, #0
 8003bf6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003bf8:	f7fd fdf0 	bl	80017dc <HAL_GetTick>
 8003bfc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003bfe:	e008      	b.n	8003c12 <HAL_RCC_OscConfig+0x5da>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003c00:	f7fd fdec 	bl	80017dc <HAL_GetTick>
 8003c04:	4602      	mov	r2, r0
 8003c06:	693b      	ldr	r3, [r7, #16]
 8003c08:	1ad3      	subs	r3, r2, r3
 8003c0a:	2b02      	cmp	r3, #2
 8003c0c:	d901      	bls.n	8003c12 <HAL_RCC_OscConfig+0x5da>
          {
            return HAL_TIMEOUT;
 8003c0e:	2303      	movs	r3, #3
 8003c10:	e020      	b.n	8003c54 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003c12:	4b12      	ldr	r3, [pc, #72]	; (8003c5c <HAL_RCC_OscConfig+0x624>)
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d1f0      	bne.n	8003c00 <HAL_RCC_OscConfig+0x5c8>
 8003c1e:	e018      	b.n	8003c52 <HAL_RCC_OscConfig+0x61a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	6a1b      	ldr	r3, [r3, #32]
 8003c24:	2b01      	cmp	r3, #1
 8003c26:	d101      	bne.n	8003c2c <HAL_RCC_OscConfig+0x5f4>
      {
        return HAL_ERROR;
 8003c28:	2301      	movs	r3, #1
 8003c2a:	e013      	b.n	8003c54 <HAL_RCC_OscConfig+0x61c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003c2c:	4b0b      	ldr	r3, [pc, #44]	; (8003c5c <HAL_RCC_OscConfig+0x624>)
 8003c2e:	685b      	ldr	r3, [r3, #4]
 8003c30:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c3c:	429a      	cmp	r2, r3
 8003c3e:	d106      	bne.n	8003c4e <HAL_RCC_OscConfig+0x616>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	6a9b      	ldr	r3, [r3, #40]	; 0x28
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003c4a:	429a      	cmp	r2, r3
 8003c4c:	d001      	beq.n	8003c52 <HAL_RCC_OscConfig+0x61a>
        {
          return HAL_ERROR;
 8003c4e:	2301      	movs	r3, #1
 8003c50:	e000      	b.n	8003c54 <HAL_RCC_OscConfig+0x61c>
        }
      }
    }
  }

  return HAL_OK;
 8003c52:	2300      	movs	r3, #0
}
 8003c54:	4618      	mov	r0, r3
 8003c56:	3718      	adds	r7, #24
 8003c58:	46bd      	mov	sp, r7
 8003c5a:	bd80      	pop	{r7, pc}
 8003c5c:	40021000 	.word	0x40021000
 8003c60:	42420060 	.word	0x42420060

08003c64 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003c64:	b580      	push	{r7, lr}
 8003c66:	b084      	sub	sp, #16
 8003c68:	af00      	add	r7, sp, #0
 8003c6a:	6078      	str	r0, [r7, #4]
 8003c6c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d101      	bne.n	8003c78 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003c74:	2301      	movs	r3, #1
 8003c76:	e0d0      	b.n	8003e1a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003c78:	4b6a      	ldr	r3, [pc, #424]	; (8003e24 <HAL_RCC_ClockConfig+0x1c0>)
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	f003 0307 	and.w	r3, r3, #7
 8003c80:	683a      	ldr	r2, [r7, #0]
 8003c82:	429a      	cmp	r2, r3
 8003c84:	d910      	bls.n	8003ca8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003c86:	4b67      	ldr	r3, [pc, #412]	; (8003e24 <HAL_RCC_ClockConfig+0x1c0>)
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	f023 0207 	bic.w	r2, r3, #7
 8003c8e:	4965      	ldr	r1, [pc, #404]	; (8003e24 <HAL_RCC_ClockConfig+0x1c0>)
 8003c90:	683b      	ldr	r3, [r7, #0]
 8003c92:	4313      	orrs	r3, r2
 8003c94:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003c96:	4b63      	ldr	r3, [pc, #396]	; (8003e24 <HAL_RCC_ClockConfig+0x1c0>)
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	f003 0307 	and.w	r3, r3, #7
 8003c9e:	683a      	ldr	r2, [r7, #0]
 8003ca0:	429a      	cmp	r2, r3
 8003ca2:	d001      	beq.n	8003ca8 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003ca4:	2301      	movs	r3, #1
 8003ca6:	e0b8      	b.n	8003e1a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	f003 0302 	and.w	r3, r3, #2
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	d020      	beq.n	8003cf6 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	f003 0304 	and.w	r3, r3, #4
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	d005      	beq.n	8003ccc <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003cc0:	4b59      	ldr	r3, [pc, #356]	; (8003e28 <HAL_RCC_ClockConfig+0x1c4>)
 8003cc2:	685b      	ldr	r3, [r3, #4]
 8003cc4:	4a58      	ldr	r2, [pc, #352]	; (8003e28 <HAL_RCC_ClockConfig+0x1c4>)
 8003cc6:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003cca:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	f003 0308 	and.w	r3, r3, #8
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d005      	beq.n	8003ce4 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003cd8:	4b53      	ldr	r3, [pc, #332]	; (8003e28 <HAL_RCC_ClockConfig+0x1c4>)
 8003cda:	685b      	ldr	r3, [r3, #4]
 8003cdc:	4a52      	ldr	r2, [pc, #328]	; (8003e28 <HAL_RCC_ClockConfig+0x1c4>)
 8003cde:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8003ce2:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003ce4:	4b50      	ldr	r3, [pc, #320]	; (8003e28 <HAL_RCC_ClockConfig+0x1c4>)
 8003ce6:	685b      	ldr	r3, [r3, #4]
 8003ce8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	689b      	ldr	r3, [r3, #8]
 8003cf0:	494d      	ldr	r1, [pc, #308]	; (8003e28 <HAL_RCC_ClockConfig+0x1c4>)
 8003cf2:	4313      	orrs	r3, r2
 8003cf4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	f003 0301 	and.w	r3, r3, #1
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d040      	beq.n	8003d84 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	685b      	ldr	r3, [r3, #4]
 8003d06:	2b01      	cmp	r3, #1
 8003d08:	d107      	bne.n	8003d1a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003d0a:	4b47      	ldr	r3, [pc, #284]	; (8003e28 <HAL_RCC_ClockConfig+0x1c4>)
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d115      	bne.n	8003d42 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003d16:	2301      	movs	r3, #1
 8003d18:	e07f      	b.n	8003e1a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	685b      	ldr	r3, [r3, #4]
 8003d1e:	2b02      	cmp	r3, #2
 8003d20:	d107      	bne.n	8003d32 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003d22:	4b41      	ldr	r3, [pc, #260]	; (8003e28 <HAL_RCC_ClockConfig+0x1c4>)
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d109      	bne.n	8003d42 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003d2e:	2301      	movs	r3, #1
 8003d30:	e073      	b.n	8003e1a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003d32:	4b3d      	ldr	r3, [pc, #244]	; (8003e28 <HAL_RCC_ClockConfig+0x1c4>)
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	f003 0302 	and.w	r3, r3, #2
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d101      	bne.n	8003d42 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003d3e:	2301      	movs	r3, #1
 8003d40:	e06b      	b.n	8003e1a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003d42:	4b39      	ldr	r3, [pc, #228]	; (8003e28 <HAL_RCC_ClockConfig+0x1c4>)
 8003d44:	685b      	ldr	r3, [r3, #4]
 8003d46:	f023 0203 	bic.w	r2, r3, #3
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	685b      	ldr	r3, [r3, #4]
 8003d4e:	4936      	ldr	r1, [pc, #216]	; (8003e28 <HAL_RCC_ClockConfig+0x1c4>)
 8003d50:	4313      	orrs	r3, r2
 8003d52:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003d54:	f7fd fd42 	bl	80017dc <HAL_GetTick>
 8003d58:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003d5a:	e00a      	b.n	8003d72 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003d5c:	f7fd fd3e 	bl	80017dc <HAL_GetTick>
 8003d60:	4602      	mov	r2, r0
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	1ad3      	subs	r3, r2, r3
 8003d66:	f241 3288 	movw	r2, #5000	; 0x1388
 8003d6a:	4293      	cmp	r3, r2
 8003d6c:	d901      	bls.n	8003d72 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003d6e:	2303      	movs	r3, #3
 8003d70:	e053      	b.n	8003e1a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003d72:	4b2d      	ldr	r3, [pc, #180]	; (8003e28 <HAL_RCC_ClockConfig+0x1c4>)
 8003d74:	685b      	ldr	r3, [r3, #4]
 8003d76:	f003 020c 	and.w	r2, r3, #12
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	685b      	ldr	r3, [r3, #4]
 8003d7e:	009b      	lsls	r3, r3, #2
 8003d80:	429a      	cmp	r2, r3
 8003d82:	d1eb      	bne.n	8003d5c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003d84:	4b27      	ldr	r3, [pc, #156]	; (8003e24 <HAL_RCC_ClockConfig+0x1c0>)
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	f003 0307 	and.w	r3, r3, #7
 8003d8c:	683a      	ldr	r2, [r7, #0]
 8003d8e:	429a      	cmp	r2, r3
 8003d90:	d210      	bcs.n	8003db4 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003d92:	4b24      	ldr	r3, [pc, #144]	; (8003e24 <HAL_RCC_ClockConfig+0x1c0>)
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	f023 0207 	bic.w	r2, r3, #7
 8003d9a:	4922      	ldr	r1, [pc, #136]	; (8003e24 <HAL_RCC_ClockConfig+0x1c0>)
 8003d9c:	683b      	ldr	r3, [r7, #0]
 8003d9e:	4313      	orrs	r3, r2
 8003da0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003da2:	4b20      	ldr	r3, [pc, #128]	; (8003e24 <HAL_RCC_ClockConfig+0x1c0>)
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	f003 0307 	and.w	r3, r3, #7
 8003daa:	683a      	ldr	r2, [r7, #0]
 8003dac:	429a      	cmp	r2, r3
 8003dae:	d001      	beq.n	8003db4 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003db0:	2301      	movs	r3, #1
 8003db2:	e032      	b.n	8003e1a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	f003 0304 	and.w	r3, r3, #4
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	d008      	beq.n	8003dd2 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003dc0:	4b19      	ldr	r3, [pc, #100]	; (8003e28 <HAL_RCC_ClockConfig+0x1c4>)
 8003dc2:	685b      	ldr	r3, [r3, #4]
 8003dc4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	68db      	ldr	r3, [r3, #12]
 8003dcc:	4916      	ldr	r1, [pc, #88]	; (8003e28 <HAL_RCC_ClockConfig+0x1c4>)
 8003dce:	4313      	orrs	r3, r2
 8003dd0:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	f003 0308 	and.w	r3, r3, #8
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d009      	beq.n	8003df2 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003dde:	4b12      	ldr	r3, [pc, #72]	; (8003e28 <HAL_RCC_ClockConfig+0x1c4>)
 8003de0:	685b      	ldr	r3, [r3, #4]
 8003de2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	691b      	ldr	r3, [r3, #16]
 8003dea:	00db      	lsls	r3, r3, #3
 8003dec:	490e      	ldr	r1, [pc, #56]	; (8003e28 <HAL_RCC_ClockConfig+0x1c4>)
 8003dee:	4313      	orrs	r3, r2
 8003df0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003df2:	f000 f821 	bl	8003e38 <HAL_RCC_GetSysClockFreq>
 8003df6:	4602      	mov	r2, r0
 8003df8:	4b0b      	ldr	r3, [pc, #44]	; (8003e28 <HAL_RCC_ClockConfig+0x1c4>)
 8003dfa:	685b      	ldr	r3, [r3, #4]
 8003dfc:	091b      	lsrs	r3, r3, #4
 8003dfe:	f003 030f 	and.w	r3, r3, #15
 8003e02:	490a      	ldr	r1, [pc, #40]	; (8003e2c <HAL_RCC_ClockConfig+0x1c8>)
 8003e04:	5ccb      	ldrb	r3, [r1, r3]
 8003e06:	fa22 f303 	lsr.w	r3, r2, r3
 8003e0a:	4a09      	ldr	r2, [pc, #36]	; (8003e30 <HAL_RCC_ClockConfig+0x1cc>)
 8003e0c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003e0e:	4b09      	ldr	r3, [pc, #36]	; (8003e34 <HAL_RCC_ClockConfig+0x1d0>)
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	4618      	mov	r0, r3
 8003e14:	f7fd fca0 	bl	8001758 <HAL_InitTick>

  return HAL_OK;
 8003e18:	2300      	movs	r3, #0
}
 8003e1a:	4618      	mov	r0, r3
 8003e1c:	3710      	adds	r7, #16
 8003e1e:	46bd      	mov	sp, r7
 8003e20:	bd80      	pop	{r7, pc}
 8003e22:	bf00      	nop
 8003e24:	40022000 	.word	0x40022000
 8003e28:	40021000 	.word	0x40021000
 8003e2c:	08009548 	.word	0x08009548
 8003e30:	20000000 	.word	0x20000000
 8003e34:	20000004 	.word	0x20000004

08003e38 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003e38:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003e3c:	b08e      	sub	sp, #56	; 0x38
 8003e3e:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003e40:	2300      	movs	r3, #0
 8003e42:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003e44:	2300      	movs	r3, #0
 8003e46:	62bb      	str	r3, [r7, #40]	; 0x28
 8003e48:	2300      	movs	r3, #0
 8003e4a:	637b      	str	r3, [r7, #52]	; 0x34
 8003e4c:	2300      	movs	r3, #0
 8003e4e:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 8003e50:	2300      	movs	r3, #0
 8003e52:	633b      	str	r3, [r7, #48]	; 0x30
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
 8003e54:	2300      	movs	r3, #0
 8003e56:	623b      	str	r3, [r7, #32]
 8003e58:	2300      	movs	r3, #0
 8003e5a:	61fb      	str	r3, [r7, #28]
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003e5c:	4b4e      	ldr	r3, [pc, #312]	; (8003f98 <HAL_RCC_GetSysClockFreq+0x160>)
 8003e5e:	685b      	ldr	r3, [r3, #4]
 8003e60:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003e62:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e64:	f003 030c 	and.w	r3, r3, #12
 8003e68:	2b04      	cmp	r3, #4
 8003e6a:	d002      	beq.n	8003e72 <HAL_RCC_GetSysClockFreq+0x3a>
 8003e6c:	2b08      	cmp	r3, #8
 8003e6e:	d003      	beq.n	8003e78 <HAL_RCC_GetSysClockFreq+0x40>
 8003e70:	e089      	b.n	8003f86 <HAL_RCC_GetSysClockFreq+0x14e>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003e72:	4b4a      	ldr	r3, [pc, #296]	; (8003f9c <HAL_RCC_GetSysClockFreq+0x164>)
 8003e74:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8003e76:	e089      	b.n	8003f8c <HAL_RCC_GetSysClockFreq+0x154>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003e78:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e7a:	0c9b      	lsrs	r3, r3, #18
 8003e7c:	f003 020f 	and.w	r2, r3, #15
 8003e80:	4b47      	ldr	r3, [pc, #284]	; (8003fa0 <HAL_RCC_GetSysClockFreq+0x168>)
 8003e82:	5c9b      	ldrb	r3, [r3, r2]
 8003e84:	627b      	str	r3, [r7, #36]	; 0x24
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003e86:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e88:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d072      	beq.n	8003f76 <HAL_RCC_GetSysClockFreq+0x13e>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
 8003e90:	4b41      	ldr	r3, [pc, #260]	; (8003f98 <HAL_RCC_GetSysClockFreq+0x160>)
 8003e92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e94:	f003 020f 	and.w	r2, r3, #15
 8003e98:	4b42      	ldr	r3, [pc, #264]	; (8003fa4 <HAL_RCC_GetSysClockFreq+0x16c>)
 8003e9a:	5c9b      	ldrb	r3, [r3, r2]
 8003e9c:	62bb      	str	r3, [r7, #40]	; 0x28
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
#endif /*RCC_CFGR2_PREDIV1*/
#if defined(RCC_CFGR2_PREDIV1SRC)

        if (HAL_IS_BIT_SET(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC))
 8003e9e:	4b3e      	ldr	r3, [pc, #248]	; (8003f98 <HAL_RCC_GetSysClockFreq+0x160>)
 8003ea0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ea2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d053      	beq.n	8003f52 <HAL_RCC_GetSysClockFreq+0x11a>
        {
          /* PLL2 selected as Prediv1 source */
          /* PLLCLK = PLL2CLK / PREDIV1 * PLLMUL with PLL2CLK = HSE/PREDIV2 * PLL2MUL */
          prediv2 = ((RCC->CFGR2 & RCC_CFGR2_PREDIV2) >> RCC_CFGR2_PREDIV2_Pos) + 1;
 8003eaa:	4b3b      	ldr	r3, [pc, #236]	; (8003f98 <HAL_RCC_GetSysClockFreq+0x160>)
 8003eac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003eae:	091b      	lsrs	r3, r3, #4
 8003eb0:	f003 030f 	and.w	r3, r3, #15
 8003eb4:	3301      	adds	r3, #1
 8003eb6:	623b      	str	r3, [r7, #32]
          pll2mul = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> RCC_CFGR2_PLL2MUL_Pos) + 2;
 8003eb8:	4b37      	ldr	r3, [pc, #220]	; (8003f98 <HAL_RCC_GetSysClockFreq+0x160>)
 8003eba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ebc:	0a1b      	lsrs	r3, r3, #8
 8003ebe:	f003 030f 	and.w	r3, r3, #15
 8003ec2:	3302      	adds	r3, #2
 8003ec4:	61fb      	str	r3, [r7, #28]
          pllclk = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pll2mul * (uint64_t)pllmul) / ((uint64_t)prediv2 * (uint64_t)prediv));
 8003ec6:	69fb      	ldr	r3, [r7, #28]
 8003ec8:	2200      	movs	r2, #0
 8003eca:	469a      	mov	sl, r3
 8003ecc:	4693      	mov	fp, r2
 8003ece:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ed0:	2200      	movs	r2, #0
 8003ed2:	613b      	str	r3, [r7, #16]
 8003ed4:	617a      	str	r2, [r7, #20]
 8003ed6:	693b      	ldr	r3, [r7, #16]
 8003ed8:	fb03 f20b 	mul.w	r2, r3, fp
 8003edc:	697b      	ldr	r3, [r7, #20]
 8003ede:	fb0a f303 	mul.w	r3, sl, r3
 8003ee2:	4413      	add	r3, r2
 8003ee4:	693a      	ldr	r2, [r7, #16]
 8003ee6:	fbaa 0102 	umull	r0, r1, sl, r2
 8003eea:	440b      	add	r3, r1
 8003eec:	4619      	mov	r1, r3
 8003eee:	4b2b      	ldr	r3, [pc, #172]	; (8003f9c <HAL_RCC_GetSysClockFreq+0x164>)
 8003ef0:	fb03 f201 	mul.w	r2, r3, r1
 8003ef4:	2300      	movs	r3, #0
 8003ef6:	fb00 f303 	mul.w	r3, r0, r3
 8003efa:	4413      	add	r3, r2
 8003efc:	4a27      	ldr	r2, [pc, #156]	; (8003f9c <HAL_RCC_GetSysClockFreq+0x164>)
 8003efe:	fba0 4502 	umull	r4, r5, r0, r2
 8003f02:	442b      	add	r3, r5
 8003f04:	461d      	mov	r5, r3
 8003f06:	6a3b      	ldr	r3, [r7, #32]
 8003f08:	2200      	movs	r2, #0
 8003f0a:	60bb      	str	r3, [r7, #8]
 8003f0c:	60fa      	str	r2, [r7, #12]
 8003f0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f10:	2200      	movs	r2, #0
 8003f12:	603b      	str	r3, [r7, #0]
 8003f14:	607a      	str	r2, [r7, #4]
 8003f16:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8003f1a:	460b      	mov	r3, r1
 8003f1c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003f20:	4652      	mov	r2, sl
 8003f22:	fb02 f203 	mul.w	r2, r2, r3
 8003f26:	465b      	mov	r3, fp
 8003f28:	4684      	mov	ip, r0
 8003f2a:	fb0c f303 	mul.w	r3, ip, r3
 8003f2e:	4413      	add	r3, r2
 8003f30:	4602      	mov	r2, r0
 8003f32:	4651      	mov	r1, sl
 8003f34:	fba2 8901 	umull	r8, r9, r2, r1
 8003f38:	444b      	add	r3, r9
 8003f3a:	4699      	mov	r9, r3
 8003f3c:	4642      	mov	r2, r8
 8003f3e:	464b      	mov	r3, r9
 8003f40:	4620      	mov	r0, r4
 8003f42:	4629      	mov	r1, r5
 8003f44:	f7fc f976 	bl	8000234 <__aeabi_uldivmod>
 8003f48:	4602      	mov	r2, r0
 8003f4a:	460b      	mov	r3, r1
 8003f4c:	4613      	mov	r3, r2
 8003f4e:	637b      	str	r3, [r7, #52]	; 0x34
 8003f50:	e007      	b.n	8003f62 <HAL_RCC_GetSysClockFreq+0x12a>
        }
        else
        {
          /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
          pllclk = (uint32_t)((HSE_VALUE * pllmul) / prediv);
 8003f52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f54:	4a11      	ldr	r2, [pc, #68]	; (8003f9c <HAL_RCC_GetSysClockFreq+0x164>)
 8003f56:	fb03 f202 	mul.w	r2, r3, r2
 8003f5a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f5c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f60:	637b      	str	r3, [r7, #52]	; 0x34
        }

        /* If PLLMUL was set to 13 means that it was to cover the case PLLMUL 6.5 (avoid using float) */
        /* In this case need to divide pllclk by 2 */
        if (pllmul == aPLLMULFactorTable[(uint32_t)(RCC_CFGR_PLLMULL6_5) >> RCC_CFGR_PLLMULL_Pos])
 8003f62:	4b0f      	ldr	r3, [pc, #60]	; (8003fa0 <HAL_RCC_GetSysClockFreq+0x168>)
 8003f64:	7b5b      	ldrb	r3, [r3, #13]
 8003f66:	461a      	mov	r2, r3
 8003f68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f6a:	4293      	cmp	r3, r2
 8003f6c:	d108      	bne.n	8003f80 <HAL_RCC_GetSysClockFreq+0x148>
        {
          pllclk = pllclk / 2;
 8003f6e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003f70:	085b      	lsrs	r3, r3, #1
 8003f72:	637b      	str	r3, [r7, #52]	; 0x34
 8003f74:	e004      	b.n	8003f80 <HAL_RCC_GetSysClockFreq+0x148>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003f76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f78:	4a0b      	ldr	r2, [pc, #44]	; (8003fa8 <HAL_RCC_GetSysClockFreq+0x170>)
 8003f7a:	fb02 f303 	mul.w	r3, r2, r3
 8003f7e:	637b      	str	r3, [r7, #52]	; 0x34
      }
      sysclockfreq = pllclk;
 8003f80:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003f82:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8003f84:	e002      	b.n	8003f8c <HAL_RCC_GetSysClockFreq+0x154>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003f86:	4b09      	ldr	r3, [pc, #36]	; (8003fac <HAL_RCC_GetSysClockFreq+0x174>)
 8003f88:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8003f8a:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003f8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8003f8e:	4618      	mov	r0, r3
 8003f90:	3738      	adds	r7, #56	; 0x38
 8003f92:	46bd      	mov	sp, r7
 8003f94:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003f98:	40021000 	.word	0x40021000
 8003f9c:	017d7840 	.word	0x017d7840
 8003fa0:	08009560 	.word	0x08009560
 8003fa4:	08009570 	.word	0x08009570
 8003fa8:	003d0900 	.word	0x003d0900
 8003fac:	007a1200 	.word	0x007a1200

08003fb0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003fb0:	b480      	push	{r7}
 8003fb2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003fb4:	4b02      	ldr	r3, [pc, #8]	; (8003fc0 <HAL_RCC_GetHCLKFreq+0x10>)
 8003fb6:	681b      	ldr	r3, [r3, #0]
}
 8003fb8:	4618      	mov	r0, r3
 8003fba:	46bd      	mov	sp, r7
 8003fbc:	bc80      	pop	{r7}
 8003fbe:	4770      	bx	lr
 8003fc0:	20000000 	.word	0x20000000

08003fc4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003fc4:	b580      	push	{r7, lr}
 8003fc6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003fc8:	f7ff fff2 	bl	8003fb0 <HAL_RCC_GetHCLKFreq>
 8003fcc:	4602      	mov	r2, r0
 8003fce:	4b05      	ldr	r3, [pc, #20]	; (8003fe4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003fd0:	685b      	ldr	r3, [r3, #4]
 8003fd2:	0a1b      	lsrs	r3, r3, #8
 8003fd4:	f003 0307 	and.w	r3, r3, #7
 8003fd8:	4903      	ldr	r1, [pc, #12]	; (8003fe8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003fda:	5ccb      	ldrb	r3, [r1, r3]
 8003fdc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003fe0:	4618      	mov	r0, r3
 8003fe2:	bd80      	pop	{r7, pc}
 8003fe4:	40021000 	.word	0x40021000
 8003fe8:	08009558 	.word	0x08009558

08003fec <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003fec:	b580      	push	{r7, lr}
 8003fee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003ff0:	f7ff ffde 	bl	8003fb0 <HAL_RCC_GetHCLKFreq>
 8003ff4:	4602      	mov	r2, r0
 8003ff6:	4b05      	ldr	r3, [pc, #20]	; (800400c <HAL_RCC_GetPCLK2Freq+0x20>)
 8003ff8:	685b      	ldr	r3, [r3, #4]
 8003ffa:	0adb      	lsrs	r3, r3, #11
 8003ffc:	f003 0307 	and.w	r3, r3, #7
 8004000:	4903      	ldr	r1, [pc, #12]	; (8004010 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004002:	5ccb      	ldrb	r3, [r1, r3]
 8004004:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004008:	4618      	mov	r0, r3
 800400a:	bd80      	pop	{r7, pc}
 800400c:	40021000 	.word	0x40021000
 8004010:	08009558 	.word	0x08009558

08004014 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004014:	b480      	push	{r7}
 8004016:	b085      	sub	sp, #20
 8004018:	af00      	add	r7, sp, #0
 800401a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800401c:	4b0a      	ldr	r3, [pc, #40]	; (8004048 <RCC_Delay+0x34>)
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	4a0a      	ldr	r2, [pc, #40]	; (800404c <RCC_Delay+0x38>)
 8004022:	fba2 2303 	umull	r2, r3, r2, r3
 8004026:	0a5b      	lsrs	r3, r3, #9
 8004028:	687a      	ldr	r2, [r7, #4]
 800402a:	fb02 f303 	mul.w	r3, r2, r3
 800402e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004030:	bf00      	nop
  }
  while (Delay --);
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	1e5a      	subs	r2, r3, #1
 8004036:	60fa      	str	r2, [r7, #12]
 8004038:	2b00      	cmp	r3, #0
 800403a:	d1f9      	bne.n	8004030 <RCC_Delay+0x1c>
}
 800403c:	bf00      	nop
 800403e:	bf00      	nop
 8004040:	3714      	adds	r7, #20
 8004042:	46bd      	mov	sp, r7
 8004044:	bc80      	pop	{r7}
 8004046:	4770      	bx	lr
 8004048:	20000000 	.word	0x20000000
 800404c:	10624dd3 	.word	0x10624dd3

08004050 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004050:	b580      	push	{r7, lr}
 8004052:	b088      	sub	sp, #32
 8004054:	af00      	add	r7, sp, #0
 8004056:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8004058:	2300      	movs	r3, #0
 800405a:	617b      	str	r3, [r7, #20]
 800405c:	2300      	movs	r3, #0
 800405e:	613b      	str	r3, [r7, #16]
#if defined(STM32F105xC) || defined(STM32F107xC)
  uint32_t  pllactive = 0U;
 8004060:	2300      	movs	r3, #0
 8004062:	61fb      	str	r3, [r7, #28]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	f003 0301 	and.w	r3, r3, #1
 800406c:	2b00      	cmp	r3, #0
 800406e:	d07d      	beq.n	800416c <HAL_RCCEx_PeriphCLKConfig+0x11c>
  {
    FlagStatus pwrclkchanged = RESET;
 8004070:	2300      	movs	r3, #0
 8004072:	76fb      	strb	r3, [r7, #27]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004074:	4b8b      	ldr	r3, [pc, #556]	; (80042a4 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004076:	69db      	ldr	r3, [r3, #28]
 8004078:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800407c:	2b00      	cmp	r3, #0
 800407e:	d10d      	bne.n	800409c <HAL_RCCEx_PeriphCLKConfig+0x4c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004080:	4b88      	ldr	r3, [pc, #544]	; (80042a4 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004082:	69db      	ldr	r3, [r3, #28]
 8004084:	4a87      	ldr	r2, [pc, #540]	; (80042a4 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004086:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800408a:	61d3      	str	r3, [r2, #28]
 800408c:	4b85      	ldr	r3, [pc, #532]	; (80042a4 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800408e:	69db      	ldr	r3, [r3, #28]
 8004090:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004094:	60fb      	str	r3, [r7, #12]
 8004096:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8004098:	2301      	movs	r3, #1
 800409a:	76fb      	strb	r3, [r7, #27]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800409c:	4b82      	ldr	r3, [pc, #520]	; (80042a8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d118      	bne.n	80040da <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80040a8:	4b7f      	ldr	r3, [pc, #508]	; (80042a8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	4a7e      	ldr	r2, [pc, #504]	; (80042a8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80040ae:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80040b2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80040b4:	f7fd fb92 	bl	80017dc <HAL_GetTick>
 80040b8:	6178      	str	r0, [r7, #20]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80040ba:	e008      	b.n	80040ce <HAL_RCCEx_PeriphCLKConfig+0x7e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80040bc:	f7fd fb8e 	bl	80017dc <HAL_GetTick>
 80040c0:	4602      	mov	r2, r0
 80040c2:	697b      	ldr	r3, [r7, #20]
 80040c4:	1ad3      	subs	r3, r2, r3
 80040c6:	2b64      	cmp	r3, #100	; 0x64
 80040c8:	d901      	bls.n	80040ce <HAL_RCCEx_PeriphCLKConfig+0x7e>
        {
          return HAL_TIMEOUT;
 80040ca:	2303      	movs	r3, #3
 80040cc:	e0e5      	b.n	800429a <HAL_RCCEx_PeriphCLKConfig+0x24a>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80040ce:	4b76      	ldr	r3, [pc, #472]	; (80042a8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d0f0      	beq.n	80040bc <HAL_RCCEx_PeriphCLKConfig+0x6c>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80040da:	4b72      	ldr	r3, [pc, #456]	; (80042a4 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80040dc:	6a1b      	ldr	r3, [r3, #32]
 80040de:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80040e2:	613b      	str	r3, [r7, #16]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80040e4:	693b      	ldr	r3, [r7, #16]
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d02e      	beq.n	8004148 <HAL_RCCEx_PeriphCLKConfig+0xf8>
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	685b      	ldr	r3, [r3, #4]
 80040ee:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80040f2:	693a      	ldr	r2, [r7, #16]
 80040f4:	429a      	cmp	r2, r3
 80040f6:	d027      	beq.n	8004148 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80040f8:	4b6a      	ldr	r3, [pc, #424]	; (80042a4 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80040fa:	6a1b      	ldr	r3, [r3, #32]
 80040fc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004100:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004102:	4b6a      	ldr	r3, [pc, #424]	; (80042ac <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8004104:	2201      	movs	r2, #1
 8004106:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004108:	4b68      	ldr	r3, [pc, #416]	; (80042ac <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 800410a:	2200      	movs	r2, #0
 800410c:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800410e:	4a65      	ldr	r2, [pc, #404]	; (80042a4 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004110:	693b      	ldr	r3, [r7, #16]
 8004112:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004114:	693b      	ldr	r3, [r7, #16]
 8004116:	f003 0301 	and.w	r3, r3, #1
 800411a:	2b00      	cmp	r3, #0
 800411c:	d014      	beq.n	8004148 <HAL_RCCEx_PeriphCLKConfig+0xf8>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800411e:	f7fd fb5d 	bl	80017dc <HAL_GetTick>
 8004122:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004124:	e00a      	b.n	800413c <HAL_RCCEx_PeriphCLKConfig+0xec>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004126:	f7fd fb59 	bl	80017dc <HAL_GetTick>
 800412a:	4602      	mov	r2, r0
 800412c:	697b      	ldr	r3, [r7, #20]
 800412e:	1ad3      	subs	r3, r2, r3
 8004130:	f241 3288 	movw	r2, #5000	; 0x1388
 8004134:	4293      	cmp	r3, r2
 8004136:	d901      	bls.n	800413c <HAL_RCCEx_PeriphCLKConfig+0xec>
          {
            return HAL_TIMEOUT;
 8004138:	2303      	movs	r3, #3
 800413a:	e0ae      	b.n	800429a <HAL_RCCEx_PeriphCLKConfig+0x24a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800413c:	4b59      	ldr	r3, [pc, #356]	; (80042a4 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800413e:	6a1b      	ldr	r3, [r3, #32]
 8004140:	f003 0302 	and.w	r3, r3, #2
 8004144:	2b00      	cmp	r3, #0
 8004146:	d0ee      	beq.n	8004126 <HAL_RCCEx_PeriphCLKConfig+0xd6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004148:	4b56      	ldr	r3, [pc, #344]	; (80042a4 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800414a:	6a1b      	ldr	r3, [r3, #32]
 800414c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	685b      	ldr	r3, [r3, #4]
 8004154:	4953      	ldr	r1, [pc, #332]	; (80042a4 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004156:	4313      	orrs	r3, r2
 8004158:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800415a:	7efb      	ldrb	r3, [r7, #27]
 800415c:	2b01      	cmp	r3, #1
 800415e:	d105      	bne.n	800416c <HAL_RCCEx_PeriphCLKConfig+0x11c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004160:	4b50      	ldr	r3, [pc, #320]	; (80042a4 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004162:	69db      	ldr	r3, [r3, #28]
 8004164:	4a4f      	ldr	r2, [pc, #316]	; (80042a4 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004166:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800416a:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	f003 0302 	and.w	r3, r3, #2
 8004174:	2b00      	cmp	r3, #0
 8004176:	d008      	beq.n	800418a <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004178:	4b4a      	ldr	r3, [pc, #296]	; (80042a4 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800417a:	685b      	ldr	r3, [r3, #4]
 800417c:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	689b      	ldr	r3, [r3, #8]
 8004184:	4947      	ldr	r1, [pc, #284]	; (80042a4 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004186:	4313      	orrs	r3, r2
 8004188:	604b      	str	r3, [r1, #4]
  }

#if defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ I2S2 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == RCC_PERIPHCLK_I2S2)
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	f003 0304 	and.w	r3, r3, #4
 8004192:	2b00      	cmp	r3, #0
 8004194:	d008      	beq.n	80041a8 <HAL_RCCEx_PeriphCLKConfig+0x158>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 8004196:	4b43      	ldr	r3, [pc, #268]	; (80042a4 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004198:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800419a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	68db      	ldr	r3, [r3, #12]
 80041a2:	4940      	ldr	r1, [pc, #256]	; (80042a4 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80041a4:	4313      	orrs	r3, r2
 80041a6:	62cb      	str	r3, [r1, #44]	; 0x2c
  }

  /*------------------------------ I2S3 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S3) == RCC_PERIPHCLK_I2S3)
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	f003 0308 	and.w	r3, r3, #8
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	d008      	beq.n	80041c6 <HAL_RCCEx_PeriphCLKConfig+0x176>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S3CLKSOURCE(PeriphClkInit->I2s3ClockSelection));

    /* Configure the I2S3 clock source */
    __HAL_RCC_I2S3_CONFIG(PeriphClkInit->I2s3ClockSelection);
 80041b4:	4b3b      	ldr	r3, [pc, #236]	; (80042a4 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80041b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041b8:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	691b      	ldr	r3, [r3, #16]
 80041c0:	4938      	ldr	r1, [pc, #224]	; (80042a4 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80041c2:	4313      	orrs	r3, r2
 80041c4:	62cb      	str	r3, [r1, #44]	; 0x2c
  }

  /*------------------------------ PLL I2S Configuration ----------------------*/
  /* Check that PLLI2S need to be enabled */
  if (HAL_IS_BIT_SET(RCC->CFGR2, RCC_CFGR2_I2S2SRC) || HAL_IS_BIT_SET(RCC->CFGR2, RCC_CFGR2_I2S3SRC))
 80041c6:	4b37      	ldr	r3, [pc, #220]	; (80042a4 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80041c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d105      	bne.n	80041de <HAL_RCCEx_PeriphCLKConfig+0x18e>
 80041d2:	4b34      	ldr	r3, [pc, #208]	; (80042a4 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80041d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041d6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d001      	beq.n	80041e2 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Update flag to indicate that PLL I2S should be active */
    pllactive = 1;
 80041de:	2301      	movs	r3, #1
 80041e0:	61fb      	str	r3, [r7, #28]
  }

  /* Check if PLL I2S need to be enabled */
  if (pllactive == 1)
 80041e2:	69fb      	ldr	r3, [r7, #28]
 80041e4:	2b01      	cmp	r3, #1
 80041e6:	d148      	bne.n	800427a <HAL_RCCEx_PeriphCLKConfig+0x22a>
  {
    /* Enable PLL I2S only if not active */
    if (HAL_IS_BIT_CLR(RCC->CR, RCC_CR_PLL3ON))
 80041e8:	4b2e      	ldr	r3, [pc, #184]	; (80042a4 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d138      	bne.n	8004266 <HAL_RCCEx_PeriphCLKConfig+0x216>
      assert_param(IS_RCC_PLLI2S_MUL(PeriphClkInit->PLLI2S.PLLI2SMUL));
      assert_param(IS_RCC_HSE_PREDIV2(PeriphClkInit->PLLI2S.HSEPrediv2Value));

      /* Prediv2 can be written only when the PLL2 is disabled. */
      /* Return an error only if new value is different from the programmed value */
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2ON) && \
 80041f4:	4b2b      	ldr	r3, [pc, #172]	; (80042a4 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d009      	beq.n	8004214 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
          (__HAL_RCC_HSE_GET_PREDIV2() != PeriphClkInit->PLLI2S.HSEPrediv2Value))
 8004200:	4b28      	ldr	r3, [pc, #160]	; (80042a4 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004202:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004204:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	699b      	ldr	r3, [r3, #24]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2ON) && \
 800420c:	429a      	cmp	r2, r3
 800420e:	d001      	beq.n	8004214 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
      {
        return HAL_ERROR;
 8004210:	2301      	movs	r3, #1
 8004212:	e042      	b.n	800429a <HAL_RCCEx_PeriphCLKConfig+0x24a>
      }

      /* Configure the HSE prediv2 factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV2_CONFIG(PeriphClkInit->PLLI2S.HSEPrediv2Value);
 8004214:	4b23      	ldr	r3, [pc, #140]	; (80042a4 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004216:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004218:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	699b      	ldr	r3, [r3, #24]
 8004220:	4920      	ldr	r1, [pc, #128]	; (80042a4 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004222:	4313      	orrs	r3, r2
 8004224:	62cb      	str	r3, [r1, #44]	; 0x2c

      /* Configure the main PLLI2S multiplication factors. */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SMUL);
 8004226:	4b1f      	ldr	r3, [pc, #124]	; (80042a4 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004228:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800422a:	f423 4270 	bic.w	r2, r3, #61440	; 0xf000
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	695b      	ldr	r3, [r3, #20]
 8004232:	491c      	ldr	r1, [pc, #112]	; (80042a4 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004234:	4313      	orrs	r3, r2
 8004236:	62cb      	str	r3, [r1, #44]	; 0x2c

      /* Enable the main PLLI2S. */
      __HAL_RCC_PLLI2S_ENABLE();
 8004238:	4b1d      	ldr	r3, [pc, #116]	; (80042b0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800423a:	2201      	movs	r2, #1
 800423c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800423e:	f7fd facd 	bl	80017dc <HAL_GetTick>
 8004242:	6178      	str	r0, [r7, #20]

      /* Wait till PLLI2S is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004244:	e008      	b.n	8004258 <HAL_RCCEx_PeriphCLKConfig+0x208>
      {
        if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004246:	f7fd fac9 	bl	80017dc <HAL_GetTick>
 800424a:	4602      	mov	r2, r0
 800424c:	697b      	ldr	r3, [r7, #20]
 800424e:	1ad3      	subs	r3, r2, r3
 8004250:	2b64      	cmp	r3, #100	; 0x64
 8004252:	d901      	bls.n	8004258 <HAL_RCCEx_PeriphCLKConfig+0x208>
        {
          return HAL_TIMEOUT;
 8004254:	2303      	movs	r3, #3
 8004256:	e020      	b.n	800429a <HAL_RCCEx_PeriphCLKConfig+0x24a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004258:	4b12      	ldr	r3, [pc, #72]	; (80042a4 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004260:	2b00      	cmp	r3, #0
 8004262:	d0f0      	beq.n	8004246 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
 8004264:	e009      	b.n	800427a <HAL_RCCEx_PeriphCLKConfig+0x22a>
      }
    }
    else
    {
      /* Return an error only if user wants to change the PLLI2SMUL whereas PLLI2S is active */
      if (READ_BIT(RCC->CFGR2, RCC_CFGR2_PLL3MUL) != PeriphClkInit->PLLI2S.PLLI2SMUL)
 8004266:	4b0f      	ldr	r3, [pc, #60]	; (80042a4 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004268:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800426a:	f403 4270 	and.w	r2, r3, #61440	; 0xf000
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	695b      	ldr	r3, [r3, #20]
 8004272:	429a      	cmp	r2, r3
 8004274:	d001      	beq.n	800427a <HAL_RCCEx_PeriphCLKConfig+0x22a>
      {
        return HAL_ERROR;
 8004276:	2301      	movs	r3, #1
 8004278:	e00f      	b.n	800429a <HAL_RCCEx_PeriphCLKConfig+0x24a>

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	f003 0310 	and.w	r3, r3, #16
 8004282:	2b00      	cmp	r3, #0
 8004284:	d008      	beq.n	8004298 <HAL_RCCEx_PeriphCLKConfig+0x248>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004286:	4b07      	ldr	r3, [pc, #28]	; (80042a4 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004288:	685b      	ldr	r3, [r3, #4]
 800428a:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	69db      	ldr	r3, [r3, #28]
 8004292:	4904      	ldr	r1, [pc, #16]	; (80042a4 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004294:	4313      	orrs	r3, r2
 8004296:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8004298:	2300      	movs	r3, #0
}
 800429a:	4618      	mov	r0, r3
 800429c:	3720      	adds	r7, #32
 800429e:	46bd      	mov	sp, r7
 80042a0:	bd80      	pop	{r7, pc}
 80042a2:	bf00      	nop
 80042a4:	40021000 	.word	0x40021000
 80042a8:	40007000 	.word	0x40007000
 80042ac:	42420440 	.word	0x42420440
 80042b0:	42420070 	.word	0x42420070

080042b4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80042b4:	b580      	push	{r7, lr}
 80042b6:	b082      	sub	sp, #8
 80042b8:	af00      	add	r7, sp, #0
 80042ba:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d101      	bne.n	80042c6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80042c2:	2301      	movs	r3, #1
 80042c4:	e076      	b.n	80043b4 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d108      	bne.n	80042e0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	685b      	ldr	r3, [r3, #4]
 80042d2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80042d6:	d009      	beq.n	80042ec <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	2200      	movs	r2, #0
 80042dc:	61da      	str	r2, [r3, #28]
 80042de:	e005      	b.n	80042ec <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	2200      	movs	r2, #0
 80042e4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	2200      	movs	r2, #0
 80042ea:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	2200      	movs	r2, #0
 80042f0:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80042f8:	b2db      	uxtb	r3, r3
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d106      	bne.n	800430c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	2200      	movs	r2, #0
 8004302:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004306:	6878      	ldr	r0, [r7, #4]
 8004308:	f7fc ffba 	bl	8001280 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	2202      	movs	r2, #2
 8004310:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	681a      	ldr	r2, [r3, #0]
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004322:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	685b      	ldr	r3, [r3, #4]
 8004328:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	689b      	ldr	r3, [r3, #8]
 8004330:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8004334:	431a      	orrs	r2, r3
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	68db      	ldr	r3, [r3, #12]
 800433a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800433e:	431a      	orrs	r2, r3
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	691b      	ldr	r3, [r3, #16]
 8004344:	f003 0302 	and.w	r3, r3, #2
 8004348:	431a      	orrs	r2, r3
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	695b      	ldr	r3, [r3, #20]
 800434e:	f003 0301 	and.w	r3, r3, #1
 8004352:	431a      	orrs	r2, r3
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	699b      	ldr	r3, [r3, #24]
 8004358:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800435c:	431a      	orrs	r2, r3
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	69db      	ldr	r3, [r3, #28]
 8004362:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004366:	431a      	orrs	r2, r3
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	6a1b      	ldr	r3, [r3, #32]
 800436c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004370:	ea42 0103 	orr.w	r1, r2, r3
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004378:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	430a      	orrs	r2, r1
 8004382:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	699b      	ldr	r3, [r3, #24]
 8004388:	0c1a      	lsrs	r2, r3, #16
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	f002 0204 	and.w	r2, r2, #4
 8004392:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	69da      	ldr	r2, [r3, #28]
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80043a2:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	2200      	movs	r2, #0
 80043a8:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	2201      	movs	r2, #1
 80043ae:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80043b2:	2300      	movs	r3, #0
}
 80043b4:	4618      	mov	r0, r3
 80043b6:	3708      	adds	r7, #8
 80043b8:	46bd      	mov	sp, r7
 80043ba:	bd80      	pop	{r7, pc}

080043bc <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80043bc:	b580      	push	{r7, lr}
 80043be:	b088      	sub	sp, #32
 80043c0:	af00      	add	r7, sp, #0
 80043c2:	60f8      	str	r0, [r7, #12]
 80043c4:	60b9      	str	r1, [r7, #8]
 80043c6:	603b      	str	r3, [r7, #0]
 80043c8:	4613      	mov	r3, r2
 80043ca:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80043cc:	2300      	movs	r3, #0
 80043ce:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80043d6:	2b01      	cmp	r3, #1
 80043d8:	d101      	bne.n	80043de <HAL_SPI_Transmit+0x22>
 80043da:	2302      	movs	r3, #2
 80043dc:	e12d      	b.n	800463a <HAL_SPI_Transmit+0x27e>
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	2201      	movs	r2, #1
 80043e2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80043e6:	f7fd f9f9 	bl	80017dc <HAL_GetTick>
 80043ea:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80043ec:	88fb      	ldrh	r3, [r7, #6]
 80043ee:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80043f6:	b2db      	uxtb	r3, r3
 80043f8:	2b01      	cmp	r3, #1
 80043fa:	d002      	beq.n	8004402 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80043fc:	2302      	movs	r3, #2
 80043fe:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004400:	e116      	b.n	8004630 <HAL_SPI_Transmit+0x274>
  }

  if ((pData == NULL) || (Size == 0U))
 8004402:	68bb      	ldr	r3, [r7, #8]
 8004404:	2b00      	cmp	r3, #0
 8004406:	d002      	beq.n	800440e <HAL_SPI_Transmit+0x52>
 8004408:	88fb      	ldrh	r3, [r7, #6]
 800440a:	2b00      	cmp	r3, #0
 800440c:	d102      	bne.n	8004414 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800440e:	2301      	movs	r3, #1
 8004410:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004412:	e10d      	b.n	8004630 <HAL_SPI_Transmit+0x274>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	2203      	movs	r2, #3
 8004418:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	2200      	movs	r2, #0
 8004420:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	68ba      	ldr	r2, [r7, #8]
 8004426:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	88fa      	ldrh	r2, [r7, #6]
 800442c:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	88fa      	ldrh	r2, [r7, #6]
 8004432:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	2200      	movs	r2, #0
 8004438:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	2200      	movs	r2, #0
 800443e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	2200      	movs	r2, #0
 8004444:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	2200      	movs	r2, #0
 800444a:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	2200      	movs	r2, #0
 8004450:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	689b      	ldr	r3, [r3, #8]
 8004456:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800445a:	d10f      	bne.n	800447c <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	681a      	ldr	r2, [r3, #0]
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800446a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	681a      	ldr	r2, [r3, #0]
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800447a:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004486:	2b40      	cmp	r3, #64	; 0x40
 8004488:	d007      	beq.n	800449a <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	681a      	ldr	r2, [r3, #0]
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004498:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	68db      	ldr	r3, [r3, #12]
 800449e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80044a2:	d14f      	bne.n	8004544 <HAL_SPI_Transmit+0x188>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	685b      	ldr	r3, [r3, #4]
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d002      	beq.n	80044b2 <HAL_SPI_Transmit+0xf6>
 80044ac:	8afb      	ldrh	r3, [r7, #22]
 80044ae:	2b01      	cmp	r3, #1
 80044b0:	d142      	bne.n	8004538 <HAL_SPI_Transmit+0x17c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044b6:	881a      	ldrh	r2, [r3, #0]
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044c2:	1c9a      	adds	r2, r3, #2
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80044cc:	b29b      	uxth	r3, r3
 80044ce:	3b01      	subs	r3, #1
 80044d0:	b29a      	uxth	r2, r3
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80044d6:	e02f      	b.n	8004538 <HAL_SPI_Transmit+0x17c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	689b      	ldr	r3, [r3, #8]
 80044de:	f003 0302 	and.w	r3, r3, #2
 80044e2:	2b02      	cmp	r3, #2
 80044e4:	d112      	bne.n	800450c <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044ea:	881a      	ldrh	r2, [r3, #0]
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044f6:	1c9a      	adds	r2, r3, #2
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004500:	b29b      	uxth	r3, r3
 8004502:	3b01      	subs	r3, #1
 8004504:	b29a      	uxth	r2, r3
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	86da      	strh	r2, [r3, #54]	; 0x36
 800450a:	e015      	b.n	8004538 <HAL_SPI_Transmit+0x17c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800450c:	f7fd f966 	bl	80017dc <HAL_GetTick>
 8004510:	4602      	mov	r2, r0
 8004512:	69bb      	ldr	r3, [r7, #24]
 8004514:	1ad3      	subs	r3, r2, r3
 8004516:	683a      	ldr	r2, [r7, #0]
 8004518:	429a      	cmp	r2, r3
 800451a:	d803      	bhi.n	8004524 <HAL_SPI_Transmit+0x168>
 800451c:	683b      	ldr	r3, [r7, #0]
 800451e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004522:	d102      	bne.n	800452a <HAL_SPI_Transmit+0x16e>
 8004524:	683b      	ldr	r3, [r7, #0]
 8004526:	2b00      	cmp	r3, #0
 8004528:	d106      	bne.n	8004538 <HAL_SPI_Transmit+0x17c>
        {
          errorcode = HAL_TIMEOUT;
 800452a:	2303      	movs	r3, #3
 800452c:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	2201      	movs	r2, #1
 8004532:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8004536:	e07b      	b.n	8004630 <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800453c:	b29b      	uxth	r3, r3
 800453e:	2b00      	cmp	r3, #0
 8004540:	d1ca      	bne.n	80044d8 <HAL_SPI_Transmit+0x11c>
 8004542:	e050      	b.n	80045e6 <HAL_SPI_Transmit+0x22a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	685b      	ldr	r3, [r3, #4]
 8004548:	2b00      	cmp	r3, #0
 800454a:	d002      	beq.n	8004552 <HAL_SPI_Transmit+0x196>
 800454c:	8afb      	ldrh	r3, [r7, #22]
 800454e:	2b01      	cmp	r3, #1
 8004550:	d144      	bne.n	80045dc <HAL_SPI_Transmit+0x220>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	330c      	adds	r3, #12
 800455c:	7812      	ldrb	r2, [r2, #0]
 800455e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004564:	1c5a      	adds	r2, r3, #1
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800456e:	b29b      	uxth	r3, r3
 8004570:	3b01      	subs	r3, #1
 8004572:	b29a      	uxth	r2, r3
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8004578:	e030      	b.n	80045dc <HAL_SPI_Transmit+0x220>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	689b      	ldr	r3, [r3, #8]
 8004580:	f003 0302 	and.w	r3, r3, #2
 8004584:	2b02      	cmp	r3, #2
 8004586:	d113      	bne.n	80045b0 <HAL_SPI_Transmit+0x1f4>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	330c      	adds	r3, #12
 8004592:	7812      	ldrb	r2, [r2, #0]
 8004594:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800459a:	1c5a      	adds	r2, r3, #1
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80045a4:	b29b      	uxth	r3, r3
 80045a6:	3b01      	subs	r3, #1
 80045a8:	b29a      	uxth	r2, r3
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	86da      	strh	r2, [r3, #54]	; 0x36
 80045ae:	e015      	b.n	80045dc <HAL_SPI_Transmit+0x220>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80045b0:	f7fd f914 	bl	80017dc <HAL_GetTick>
 80045b4:	4602      	mov	r2, r0
 80045b6:	69bb      	ldr	r3, [r7, #24]
 80045b8:	1ad3      	subs	r3, r2, r3
 80045ba:	683a      	ldr	r2, [r7, #0]
 80045bc:	429a      	cmp	r2, r3
 80045be:	d803      	bhi.n	80045c8 <HAL_SPI_Transmit+0x20c>
 80045c0:	683b      	ldr	r3, [r7, #0]
 80045c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80045c6:	d102      	bne.n	80045ce <HAL_SPI_Transmit+0x212>
 80045c8:	683b      	ldr	r3, [r7, #0]
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d106      	bne.n	80045dc <HAL_SPI_Transmit+0x220>
        {
          errorcode = HAL_TIMEOUT;
 80045ce:	2303      	movs	r3, #3
 80045d0:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	2201      	movs	r2, #1
 80045d6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 80045da:	e029      	b.n	8004630 <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80045e0:	b29b      	uxth	r3, r3
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d1c9      	bne.n	800457a <HAL_SPI_Transmit+0x1be>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80045e6:	69ba      	ldr	r2, [r7, #24]
 80045e8:	6839      	ldr	r1, [r7, #0]
 80045ea:	68f8      	ldr	r0, [r7, #12]
 80045ec:	f000 fbcc 	bl	8004d88 <SPI_EndRxTxTransaction>
 80045f0:	4603      	mov	r3, r0
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d002      	beq.n	80045fc <HAL_SPI_Transmit+0x240>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	2220      	movs	r2, #32
 80045fa:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	689b      	ldr	r3, [r3, #8]
 8004600:	2b00      	cmp	r3, #0
 8004602:	d10a      	bne.n	800461a <HAL_SPI_Transmit+0x25e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004604:	2300      	movs	r3, #0
 8004606:	613b      	str	r3, [r7, #16]
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	68db      	ldr	r3, [r3, #12]
 800460e:	613b      	str	r3, [r7, #16]
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	689b      	ldr	r3, [r3, #8]
 8004616:	613b      	str	r3, [r7, #16]
 8004618:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800461e:	2b00      	cmp	r3, #0
 8004620:	d002      	beq.n	8004628 <HAL_SPI_Transmit+0x26c>
  {
    errorcode = HAL_ERROR;
 8004622:	2301      	movs	r3, #1
 8004624:	77fb      	strb	r3, [r7, #31]
 8004626:	e003      	b.n	8004630 <HAL_SPI_Transmit+0x274>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	2201      	movs	r2, #1
 800462c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	2200      	movs	r2, #0
 8004634:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004638:	7ffb      	ldrb	r3, [r7, #31]
}
 800463a:	4618      	mov	r0, r3
 800463c:	3720      	adds	r7, #32
 800463e:	46bd      	mov	sp, r7
 8004640:	bd80      	pop	{r7, pc}

08004642 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004642:	b580      	push	{r7, lr}
 8004644:	b088      	sub	sp, #32
 8004646:	af02      	add	r7, sp, #8
 8004648:	60f8      	str	r0, [r7, #12]
 800464a:	60b9      	str	r1, [r7, #8]
 800464c:	603b      	str	r3, [r7, #0]
 800464e:	4613      	mov	r3, r2
 8004650:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004652:	2300      	movs	r3, #0
 8004654:	75fb      	strb	r3, [r7, #23]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800465c:	b2db      	uxtb	r3, r3
 800465e:	2b01      	cmp	r3, #1
 8004660:	d002      	beq.n	8004668 <HAL_SPI_Receive+0x26>
  {
    errorcode = HAL_BUSY;
 8004662:	2302      	movs	r3, #2
 8004664:	75fb      	strb	r3, [r7, #23]
    goto error;
 8004666:	e0fb      	b.n	8004860 <HAL_SPI_Receive+0x21e>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	685b      	ldr	r3, [r3, #4]
 800466c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004670:	d112      	bne.n	8004698 <HAL_SPI_Receive+0x56>
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	689b      	ldr	r3, [r3, #8]
 8004676:	2b00      	cmp	r3, #0
 8004678:	d10e      	bne.n	8004698 <HAL_SPI_Receive+0x56>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	2204      	movs	r2, #4
 800467e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8004682:	88fa      	ldrh	r2, [r7, #6]
 8004684:	683b      	ldr	r3, [r7, #0]
 8004686:	9300      	str	r3, [sp, #0]
 8004688:	4613      	mov	r3, r2
 800468a:	68ba      	ldr	r2, [r7, #8]
 800468c:	68b9      	ldr	r1, [r7, #8]
 800468e:	68f8      	ldr	r0, [r7, #12]
 8004690:	f000 f8ef 	bl	8004872 <HAL_SPI_TransmitReceive>
 8004694:	4603      	mov	r3, r0
 8004696:	e0e8      	b.n	800486a <HAL_SPI_Receive+0x228>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800469e:	2b01      	cmp	r3, #1
 80046a0:	d101      	bne.n	80046a6 <HAL_SPI_Receive+0x64>
 80046a2:	2302      	movs	r3, #2
 80046a4:	e0e1      	b.n	800486a <HAL_SPI_Receive+0x228>
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	2201      	movs	r2, #1
 80046aa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80046ae:	f7fd f895 	bl	80017dc <HAL_GetTick>
 80046b2:	6138      	str	r0, [r7, #16]

  if ((pData == NULL) || (Size == 0U))
 80046b4:	68bb      	ldr	r3, [r7, #8]
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d002      	beq.n	80046c0 <HAL_SPI_Receive+0x7e>
 80046ba:	88fb      	ldrh	r3, [r7, #6]
 80046bc:	2b00      	cmp	r3, #0
 80046be:	d102      	bne.n	80046c6 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 80046c0:	2301      	movs	r3, #1
 80046c2:	75fb      	strb	r3, [r7, #23]
    goto error;
 80046c4:	e0cc      	b.n	8004860 <HAL_SPI_Receive+0x21e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	2204      	movs	r2, #4
 80046ca:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	2200      	movs	r2, #0
 80046d2:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	68ba      	ldr	r2, [r7, #8]
 80046d8:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	88fa      	ldrh	r2, [r7, #6]
 80046de:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	88fa      	ldrh	r2, [r7, #6]
 80046e4:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	2200      	movs	r2, #0
 80046ea:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	2200      	movs	r2, #0
 80046f0:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	2200      	movs	r2, #0
 80046f6:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	2200      	movs	r2, #0
 80046fc:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	2200      	movs	r2, #0
 8004702:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	689b      	ldr	r3, [r3, #8]
 8004708:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800470c:	d10f      	bne.n	800472e <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	681a      	ldr	r2, [r3, #0]
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800471c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	681a      	ldr	r2, [r3, #0]
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800472c:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004738:	2b40      	cmp	r3, #64	; 0x40
 800473a:	d007      	beq.n	800474c <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	681a      	ldr	r2, [r3, #0]
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800474a:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	68db      	ldr	r3, [r3, #12]
 8004750:	2b00      	cmp	r3, #0
 8004752:	d16a      	bne.n	800482a <HAL_SPI_Receive+0x1e8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8004754:	e032      	b.n	80047bc <HAL_SPI_Receive+0x17a>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	689b      	ldr	r3, [r3, #8]
 800475c:	f003 0301 	and.w	r3, r3, #1
 8004760:	2b01      	cmp	r3, #1
 8004762:	d115      	bne.n	8004790 <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	f103 020c 	add.w	r2, r3, #12
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004770:	7812      	ldrb	r2, [r2, #0]
 8004772:	b2d2      	uxtb	r2, r2
 8004774:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800477a:	1c5a      	adds	r2, r3, #1
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004784:	b29b      	uxth	r3, r3
 8004786:	3b01      	subs	r3, #1
 8004788:	b29a      	uxth	r2, r3
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	87da      	strh	r2, [r3, #62]	; 0x3e
 800478e:	e015      	b.n	80047bc <HAL_SPI_Receive+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004790:	f7fd f824 	bl	80017dc <HAL_GetTick>
 8004794:	4602      	mov	r2, r0
 8004796:	693b      	ldr	r3, [r7, #16]
 8004798:	1ad3      	subs	r3, r2, r3
 800479a:	683a      	ldr	r2, [r7, #0]
 800479c:	429a      	cmp	r2, r3
 800479e:	d803      	bhi.n	80047a8 <HAL_SPI_Receive+0x166>
 80047a0:	683b      	ldr	r3, [r7, #0]
 80047a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047a6:	d102      	bne.n	80047ae <HAL_SPI_Receive+0x16c>
 80047a8:	683b      	ldr	r3, [r7, #0]
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d106      	bne.n	80047bc <HAL_SPI_Receive+0x17a>
        {
          errorcode = HAL_TIMEOUT;
 80047ae:	2303      	movs	r3, #3
 80047b0:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	2201      	movs	r2, #1
 80047b6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 80047ba:	e051      	b.n	8004860 <HAL_SPI_Receive+0x21e>
    while (hspi->RxXferCount > 0U)
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80047c0:	b29b      	uxth	r3, r3
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d1c7      	bne.n	8004756 <HAL_SPI_Receive+0x114>
 80047c6:	e035      	b.n	8004834 <HAL_SPI_Receive+0x1f2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	689b      	ldr	r3, [r3, #8]
 80047ce:	f003 0301 	and.w	r3, r3, #1
 80047d2:	2b01      	cmp	r3, #1
 80047d4:	d113      	bne.n	80047fe <HAL_SPI_Receive+0x1bc>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	68da      	ldr	r2, [r3, #12]
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047e0:	b292      	uxth	r2, r2
 80047e2:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047e8:	1c9a      	adds	r2, r3, #2
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80047f2:	b29b      	uxth	r3, r3
 80047f4:	3b01      	subs	r3, #1
 80047f6:	b29a      	uxth	r2, r3
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	87da      	strh	r2, [r3, #62]	; 0x3e
 80047fc:	e015      	b.n	800482a <HAL_SPI_Receive+0x1e8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80047fe:	f7fc ffed 	bl	80017dc <HAL_GetTick>
 8004802:	4602      	mov	r2, r0
 8004804:	693b      	ldr	r3, [r7, #16]
 8004806:	1ad3      	subs	r3, r2, r3
 8004808:	683a      	ldr	r2, [r7, #0]
 800480a:	429a      	cmp	r2, r3
 800480c:	d803      	bhi.n	8004816 <HAL_SPI_Receive+0x1d4>
 800480e:	683b      	ldr	r3, [r7, #0]
 8004810:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004814:	d102      	bne.n	800481c <HAL_SPI_Receive+0x1da>
 8004816:	683b      	ldr	r3, [r7, #0]
 8004818:	2b00      	cmp	r3, #0
 800481a:	d106      	bne.n	800482a <HAL_SPI_Receive+0x1e8>
        {
          errorcode = HAL_TIMEOUT;
 800481c:	2303      	movs	r3, #3
 800481e:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	2201      	movs	r2, #1
 8004824:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8004828:	e01a      	b.n	8004860 <HAL_SPI_Receive+0x21e>
    while (hspi->RxXferCount > 0U)
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800482e:	b29b      	uxth	r3, r3
 8004830:	2b00      	cmp	r3, #0
 8004832:	d1c9      	bne.n	80047c8 <HAL_SPI_Receive+0x186>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004834:	693a      	ldr	r2, [r7, #16]
 8004836:	6839      	ldr	r1, [r7, #0]
 8004838:	68f8      	ldr	r0, [r7, #12]
 800483a:	f000 fa53 	bl	8004ce4 <SPI_EndRxTransaction>
 800483e:	4603      	mov	r3, r0
 8004840:	2b00      	cmp	r3, #0
 8004842:	d002      	beq.n	800484a <HAL_SPI_Receive+0x208>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	2220      	movs	r2, #32
 8004848:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800484e:	2b00      	cmp	r3, #0
 8004850:	d002      	beq.n	8004858 <HAL_SPI_Receive+0x216>
  {
    errorcode = HAL_ERROR;
 8004852:	2301      	movs	r3, #1
 8004854:	75fb      	strb	r3, [r7, #23]
 8004856:	e003      	b.n	8004860 <HAL_SPI_Receive+0x21e>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	2201      	movs	r2, #1
 800485c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

error :
  __HAL_UNLOCK(hspi);
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	2200      	movs	r2, #0
 8004864:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004868:	7dfb      	ldrb	r3, [r7, #23]
}
 800486a:	4618      	mov	r0, r3
 800486c:	3718      	adds	r7, #24
 800486e:	46bd      	mov	sp, r7
 8004870:	bd80      	pop	{r7, pc}

08004872 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8004872:	b580      	push	{r7, lr}
 8004874:	b08c      	sub	sp, #48	; 0x30
 8004876:	af00      	add	r7, sp, #0
 8004878:	60f8      	str	r0, [r7, #12]
 800487a:	60b9      	str	r1, [r7, #8]
 800487c:	607a      	str	r2, [r7, #4]
 800487e:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004880:	2301      	movs	r3, #1
 8004882:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8004884:	2300      	movs	r3, #0
 8004886:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004890:	2b01      	cmp	r3, #1
 8004892:	d101      	bne.n	8004898 <HAL_SPI_TransmitReceive+0x26>
 8004894:	2302      	movs	r3, #2
 8004896:	e198      	b.n	8004bca <HAL_SPI_TransmitReceive+0x358>
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	2201      	movs	r2, #1
 800489c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80048a0:	f7fc ff9c 	bl	80017dc <HAL_GetTick>
 80048a4:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80048ac:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	685b      	ldr	r3, [r3, #4]
 80048b4:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 80048b6:	887b      	ldrh	r3, [r7, #2]
 80048b8:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80048ba:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80048be:	2b01      	cmp	r3, #1
 80048c0:	d00f      	beq.n	80048e2 <HAL_SPI_TransmitReceive+0x70>
 80048c2:	69fb      	ldr	r3, [r7, #28]
 80048c4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80048c8:	d107      	bne.n	80048da <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	689b      	ldr	r3, [r3, #8]
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d103      	bne.n	80048da <HAL_SPI_TransmitReceive+0x68>
 80048d2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80048d6:	2b04      	cmp	r3, #4
 80048d8:	d003      	beq.n	80048e2 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 80048da:	2302      	movs	r3, #2
 80048dc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80048e0:	e16d      	b.n	8004bbe <HAL_SPI_TransmitReceive+0x34c>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80048e2:	68bb      	ldr	r3, [r7, #8]
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	d005      	beq.n	80048f4 <HAL_SPI_TransmitReceive+0x82>
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	2b00      	cmp	r3, #0
 80048ec:	d002      	beq.n	80048f4 <HAL_SPI_TransmitReceive+0x82>
 80048ee:	887b      	ldrh	r3, [r7, #2]
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	d103      	bne.n	80048fc <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 80048f4:	2301      	movs	r3, #1
 80048f6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80048fa:	e160      	b.n	8004bbe <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004902:	b2db      	uxtb	r3, r3
 8004904:	2b04      	cmp	r3, #4
 8004906:	d003      	beq.n	8004910 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	2205      	movs	r2, #5
 800490c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	2200      	movs	r2, #0
 8004914:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	687a      	ldr	r2, [r7, #4]
 800491a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	887a      	ldrh	r2, [r7, #2]
 8004920:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	887a      	ldrh	r2, [r7, #2]
 8004926:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	68ba      	ldr	r2, [r7, #8]
 800492c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	887a      	ldrh	r2, [r7, #2]
 8004932:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	887a      	ldrh	r2, [r7, #2]
 8004938:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	2200      	movs	r2, #0
 800493e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	2200      	movs	r2, #0
 8004944:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004950:	2b40      	cmp	r3, #64	; 0x40
 8004952:	d007      	beq.n	8004964 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	681a      	ldr	r2, [r3, #0]
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004962:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	68db      	ldr	r3, [r3, #12]
 8004968:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800496c:	d17c      	bne.n	8004a68 <HAL_SPI_TransmitReceive+0x1f6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	685b      	ldr	r3, [r3, #4]
 8004972:	2b00      	cmp	r3, #0
 8004974:	d002      	beq.n	800497c <HAL_SPI_TransmitReceive+0x10a>
 8004976:	8b7b      	ldrh	r3, [r7, #26]
 8004978:	2b01      	cmp	r3, #1
 800497a:	d16a      	bne.n	8004a52 <HAL_SPI_TransmitReceive+0x1e0>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004980:	881a      	ldrh	r2, [r3, #0]
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800498c:	1c9a      	adds	r2, r3, #2
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004996:	b29b      	uxth	r3, r3
 8004998:	3b01      	subs	r3, #1
 800499a:	b29a      	uxth	r2, r3
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80049a0:	e057      	b.n	8004a52 <HAL_SPI_TransmitReceive+0x1e0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	689b      	ldr	r3, [r3, #8]
 80049a8:	f003 0302 	and.w	r3, r3, #2
 80049ac:	2b02      	cmp	r3, #2
 80049ae:	d11b      	bne.n	80049e8 <HAL_SPI_TransmitReceive+0x176>
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80049b4:	b29b      	uxth	r3, r3
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d016      	beq.n	80049e8 <HAL_SPI_TransmitReceive+0x176>
 80049ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80049bc:	2b01      	cmp	r3, #1
 80049be:	d113      	bne.n	80049e8 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049c4:	881a      	ldrh	r2, [r3, #0]
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049d0:	1c9a      	adds	r2, r3, #2
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80049da:	b29b      	uxth	r3, r3
 80049dc:	3b01      	subs	r3, #1
 80049de:	b29a      	uxth	r2, r3
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80049e4:	2300      	movs	r3, #0
 80049e6:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	689b      	ldr	r3, [r3, #8]
 80049ee:	f003 0301 	and.w	r3, r3, #1
 80049f2:	2b01      	cmp	r3, #1
 80049f4:	d119      	bne.n	8004a2a <HAL_SPI_TransmitReceive+0x1b8>
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80049fa:	b29b      	uxth	r3, r3
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	d014      	beq.n	8004a2a <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	68da      	ldr	r2, [r3, #12]
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a0a:	b292      	uxth	r2, r2
 8004a0c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a12:	1c9a      	adds	r2, r3, #2
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004a1c:	b29b      	uxth	r3, r3
 8004a1e:	3b01      	subs	r3, #1
 8004a20:	b29a      	uxth	r2, r3
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004a26:	2301      	movs	r3, #1
 8004a28:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004a2a:	f7fc fed7 	bl	80017dc <HAL_GetTick>
 8004a2e:	4602      	mov	r2, r0
 8004a30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a32:	1ad3      	subs	r3, r2, r3
 8004a34:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004a36:	429a      	cmp	r2, r3
 8004a38:	d80b      	bhi.n	8004a52 <HAL_SPI_TransmitReceive+0x1e0>
 8004a3a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004a3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a40:	d007      	beq.n	8004a52 <HAL_SPI_TransmitReceive+0x1e0>
      {
        errorcode = HAL_TIMEOUT;
 8004a42:	2303      	movs	r3, #3
 8004a44:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	2201      	movs	r2, #1
 8004a4c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        goto error;
 8004a50:	e0b5      	b.n	8004bbe <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004a56:	b29b      	uxth	r3, r3
 8004a58:	2b00      	cmp	r3, #0
 8004a5a:	d1a2      	bne.n	80049a2 <HAL_SPI_TransmitReceive+0x130>
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004a60:	b29b      	uxth	r3, r3
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d19d      	bne.n	80049a2 <HAL_SPI_TransmitReceive+0x130>
 8004a66:	e080      	b.n	8004b6a <HAL_SPI_TransmitReceive+0x2f8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	685b      	ldr	r3, [r3, #4]
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	d002      	beq.n	8004a76 <HAL_SPI_TransmitReceive+0x204>
 8004a70:	8b7b      	ldrh	r3, [r7, #26]
 8004a72:	2b01      	cmp	r3, #1
 8004a74:	d16f      	bne.n	8004b56 <HAL_SPI_TransmitReceive+0x2e4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	330c      	adds	r3, #12
 8004a80:	7812      	ldrb	r2, [r2, #0]
 8004a82:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a88:	1c5a      	adds	r2, r3, #1
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004a92:	b29b      	uxth	r3, r3
 8004a94:	3b01      	subs	r3, #1
 8004a96:	b29a      	uxth	r2, r3
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004a9c:	e05b      	b.n	8004b56 <HAL_SPI_TransmitReceive+0x2e4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	689b      	ldr	r3, [r3, #8]
 8004aa4:	f003 0302 	and.w	r3, r3, #2
 8004aa8:	2b02      	cmp	r3, #2
 8004aaa:	d11c      	bne.n	8004ae6 <HAL_SPI_TransmitReceive+0x274>
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004ab0:	b29b      	uxth	r3, r3
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d017      	beq.n	8004ae6 <HAL_SPI_TransmitReceive+0x274>
 8004ab6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ab8:	2b01      	cmp	r3, #1
 8004aba:	d114      	bne.n	8004ae6 <HAL_SPI_TransmitReceive+0x274>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	330c      	adds	r3, #12
 8004ac6:	7812      	ldrb	r2, [r2, #0]
 8004ac8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ace:	1c5a      	adds	r2, r3, #1
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004ad8:	b29b      	uxth	r3, r3
 8004ada:	3b01      	subs	r3, #1
 8004adc:	b29a      	uxth	r2, r3
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004ae2:	2300      	movs	r3, #0
 8004ae4:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	689b      	ldr	r3, [r3, #8]
 8004aec:	f003 0301 	and.w	r3, r3, #1
 8004af0:	2b01      	cmp	r3, #1
 8004af2:	d119      	bne.n	8004b28 <HAL_SPI_TransmitReceive+0x2b6>
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004af8:	b29b      	uxth	r3, r3
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d014      	beq.n	8004b28 <HAL_SPI_TransmitReceive+0x2b6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	68da      	ldr	r2, [r3, #12]
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b08:	b2d2      	uxtb	r2, r2
 8004b0a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b10:	1c5a      	adds	r2, r3, #1
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004b1a:	b29b      	uxth	r3, r3
 8004b1c:	3b01      	subs	r3, #1
 8004b1e:	b29a      	uxth	r2, r3
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004b24:	2301      	movs	r3, #1
 8004b26:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004b28:	f7fc fe58 	bl	80017dc <HAL_GetTick>
 8004b2c:	4602      	mov	r2, r0
 8004b2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b30:	1ad3      	subs	r3, r2, r3
 8004b32:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004b34:	429a      	cmp	r2, r3
 8004b36:	d803      	bhi.n	8004b40 <HAL_SPI_TransmitReceive+0x2ce>
 8004b38:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b3a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b3e:	d102      	bne.n	8004b46 <HAL_SPI_TransmitReceive+0x2d4>
 8004b40:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	d107      	bne.n	8004b56 <HAL_SPI_TransmitReceive+0x2e4>
      {
        errorcode = HAL_TIMEOUT;
 8004b46:	2303      	movs	r3, #3
 8004b48:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	2201      	movs	r2, #1
 8004b50:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        goto error;
 8004b54:	e033      	b.n	8004bbe <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004b5a:	b29b      	uxth	r3, r3
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d19e      	bne.n	8004a9e <HAL_SPI_TransmitReceive+0x22c>
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004b64:	b29b      	uxth	r3, r3
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	d199      	bne.n	8004a9e <HAL_SPI_TransmitReceive+0x22c>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004b6a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004b6c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004b6e:	68f8      	ldr	r0, [r7, #12]
 8004b70:	f000 f90a 	bl	8004d88 <SPI_EndRxTxTransaction>
 8004b74:	4603      	mov	r3, r0
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	d006      	beq.n	8004b88 <HAL_SPI_TransmitReceive+0x316>
  {
    errorcode = HAL_ERROR;
 8004b7a:	2301      	movs	r3, #1
 8004b7c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	2220      	movs	r2, #32
 8004b84:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8004b86:	e01a      	b.n	8004bbe <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	689b      	ldr	r3, [r3, #8]
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	d10a      	bne.n	8004ba6 <HAL_SPI_TransmitReceive+0x334>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004b90:	2300      	movs	r3, #0
 8004b92:	617b      	str	r3, [r7, #20]
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	68db      	ldr	r3, [r3, #12]
 8004b9a:	617b      	str	r3, [r7, #20]
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	689b      	ldr	r3, [r3, #8]
 8004ba2:	617b      	str	r3, [r7, #20]
 8004ba4:	697b      	ldr	r3, [r7, #20]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d003      	beq.n	8004bb6 <HAL_SPI_TransmitReceive+0x344>
  {
    errorcode = HAL_ERROR;
 8004bae:	2301      	movs	r3, #1
 8004bb0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004bb4:	e003      	b.n	8004bbe <HAL_SPI_TransmitReceive+0x34c>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	2201      	movs	r2, #1
 8004bba:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }
  
error :
  __HAL_UNLOCK(hspi);
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	2200      	movs	r2, #0
 8004bc2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004bc6:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8004bca:	4618      	mov	r0, r3
 8004bcc:	3730      	adds	r7, #48	; 0x30
 8004bce:	46bd      	mov	sp, r7
 8004bd0:	bd80      	pop	{r7, pc}
	...

08004bd4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004bd4:	b580      	push	{r7, lr}
 8004bd6:	b088      	sub	sp, #32
 8004bd8:	af00      	add	r7, sp, #0
 8004bda:	60f8      	str	r0, [r7, #12]
 8004bdc:	60b9      	str	r1, [r7, #8]
 8004bde:	603b      	str	r3, [r7, #0]
 8004be0:	4613      	mov	r3, r2
 8004be2:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004be4:	f7fc fdfa 	bl	80017dc <HAL_GetTick>
 8004be8:	4602      	mov	r2, r0
 8004bea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004bec:	1a9b      	subs	r3, r3, r2
 8004bee:	683a      	ldr	r2, [r7, #0]
 8004bf0:	4413      	add	r3, r2
 8004bf2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004bf4:	f7fc fdf2 	bl	80017dc <HAL_GetTick>
 8004bf8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004bfa:	4b39      	ldr	r3, [pc, #228]	; (8004ce0 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	015b      	lsls	r3, r3, #5
 8004c00:	0d1b      	lsrs	r3, r3, #20
 8004c02:	69fa      	ldr	r2, [r7, #28]
 8004c04:	fb02 f303 	mul.w	r3, r2, r3
 8004c08:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004c0a:	e054      	b.n	8004cb6 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004c0c:	683b      	ldr	r3, [r7, #0]
 8004c0e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c12:	d050      	beq.n	8004cb6 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004c14:	f7fc fde2 	bl	80017dc <HAL_GetTick>
 8004c18:	4602      	mov	r2, r0
 8004c1a:	69bb      	ldr	r3, [r7, #24]
 8004c1c:	1ad3      	subs	r3, r2, r3
 8004c1e:	69fa      	ldr	r2, [r7, #28]
 8004c20:	429a      	cmp	r2, r3
 8004c22:	d902      	bls.n	8004c2a <SPI_WaitFlagStateUntilTimeout+0x56>
 8004c24:	69fb      	ldr	r3, [r7, #28]
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d13d      	bne.n	8004ca6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	685a      	ldr	r2, [r3, #4]
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004c38:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	685b      	ldr	r3, [r3, #4]
 8004c3e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004c42:	d111      	bne.n	8004c68 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	689b      	ldr	r3, [r3, #8]
 8004c48:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004c4c:	d004      	beq.n	8004c58 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	689b      	ldr	r3, [r3, #8]
 8004c52:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004c56:	d107      	bne.n	8004c68 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	681a      	ldr	r2, [r3, #0]
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004c66:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c6c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004c70:	d10f      	bne.n	8004c92 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	681a      	ldr	r2, [r3, #0]
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004c80:	601a      	str	r2, [r3, #0]
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	681a      	ldr	r2, [r3, #0]
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004c90:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	2201      	movs	r2, #1
 8004c96:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	2200      	movs	r2, #0
 8004c9e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8004ca2:	2303      	movs	r3, #3
 8004ca4:	e017      	b.n	8004cd6 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004ca6:	697b      	ldr	r3, [r7, #20]
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	d101      	bne.n	8004cb0 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004cac:	2300      	movs	r3, #0
 8004cae:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004cb0:	697b      	ldr	r3, [r7, #20]
 8004cb2:	3b01      	subs	r3, #1
 8004cb4:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004cb6:	68fb      	ldr	r3, [r7, #12]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	689a      	ldr	r2, [r3, #8]
 8004cbc:	68bb      	ldr	r3, [r7, #8]
 8004cbe:	4013      	ands	r3, r2
 8004cc0:	68ba      	ldr	r2, [r7, #8]
 8004cc2:	429a      	cmp	r2, r3
 8004cc4:	bf0c      	ite	eq
 8004cc6:	2301      	moveq	r3, #1
 8004cc8:	2300      	movne	r3, #0
 8004cca:	b2db      	uxtb	r3, r3
 8004ccc:	461a      	mov	r2, r3
 8004cce:	79fb      	ldrb	r3, [r7, #7]
 8004cd0:	429a      	cmp	r2, r3
 8004cd2:	d19b      	bne.n	8004c0c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004cd4:	2300      	movs	r3, #0
}
 8004cd6:	4618      	mov	r0, r3
 8004cd8:	3720      	adds	r7, #32
 8004cda:	46bd      	mov	sp, r7
 8004cdc:	bd80      	pop	{r7, pc}
 8004cde:	bf00      	nop
 8004ce0:	20000000 	.word	0x20000000

08004ce4 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8004ce4:	b580      	push	{r7, lr}
 8004ce6:	b086      	sub	sp, #24
 8004ce8:	af02      	add	r7, sp, #8
 8004cea:	60f8      	str	r0, [r7, #12]
 8004cec:	60b9      	str	r1, [r7, #8]
 8004cee:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	685b      	ldr	r3, [r3, #4]
 8004cf4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004cf8:	d111      	bne.n	8004d1e <SPI_EndRxTransaction+0x3a>
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	689b      	ldr	r3, [r3, #8]
 8004cfe:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004d02:	d004      	beq.n	8004d0e <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	689b      	ldr	r3, [r3, #8]
 8004d08:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004d0c:	d107      	bne.n	8004d1e <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	681a      	ldr	r2, [r3, #0]
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004d1c:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	685b      	ldr	r3, [r3, #4]
 8004d22:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004d26:	d117      	bne.n	8004d58 <SPI_EndRxTransaction+0x74>
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	689b      	ldr	r3, [r3, #8]
 8004d2c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004d30:	d112      	bne.n	8004d58 <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	9300      	str	r3, [sp, #0]
 8004d36:	68bb      	ldr	r3, [r7, #8]
 8004d38:	2200      	movs	r2, #0
 8004d3a:	2101      	movs	r1, #1
 8004d3c:	68f8      	ldr	r0, [r7, #12]
 8004d3e:	f7ff ff49 	bl	8004bd4 <SPI_WaitFlagStateUntilTimeout>
 8004d42:	4603      	mov	r3, r0
 8004d44:	2b00      	cmp	r3, #0
 8004d46:	d01a      	beq.n	8004d7e <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d4c:	f043 0220 	orr.w	r2, r3, #32
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8004d54:	2303      	movs	r3, #3
 8004d56:	e013      	b.n	8004d80 <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	9300      	str	r3, [sp, #0]
 8004d5c:	68bb      	ldr	r3, [r7, #8]
 8004d5e:	2200      	movs	r2, #0
 8004d60:	2180      	movs	r1, #128	; 0x80
 8004d62:	68f8      	ldr	r0, [r7, #12]
 8004d64:	f7ff ff36 	bl	8004bd4 <SPI_WaitFlagStateUntilTimeout>
 8004d68:	4603      	mov	r3, r0
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d007      	beq.n	8004d7e <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d72:	f043 0220 	orr.w	r2, r3, #32
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8004d7a:	2303      	movs	r3, #3
 8004d7c:	e000      	b.n	8004d80 <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 8004d7e:	2300      	movs	r3, #0
}
 8004d80:	4618      	mov	r0, r3
 8004d82:	3710      	adds	r7, #16
 8004d84:	46bd      	mov	sp, r7
 8004d86:	bd80      	pop	{r7, pc}

08004d88 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004d88:	b580      	push	{r7, lr}
 8004d8a:	b086      	sub	sp, #24
 8004d8c:	af02      	add	r7, sp, #8
 8004d8e:	60f8      	str	r0, [r7, #12]
 8004d90:	60b9      	str	r1, [r7, #8]
 8004d92:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	9300      	str	r3, [sp, #0]
 8004d98:	68bb      	ldr	r3, [r7, #8]
 8004d9a:	2200      	movs	r2, #0
 8004d9c:	2180      	movs	r1, #128	; 0x80
 8004d9e:	68f8      	ldr	r0, [r7, #12]
 8004da0:	f7ff ff18 	bl	8004bd4 <SPI_WaitFlagStateUntilTimeout>
 8004da4:	4603      	mov	r3, r0
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d007      	beq.n	8004dba <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004dae:	f043 0220 	orr.w	r2, r3, #32
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 8004db6:	2303      	movs	r3, #3
 8004db8:	e000      	b.n	8004dbc <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 8004dba:	2300      	movs	r3, #0
}
 8004dbc:	4618      	mov	r0, r3
 8004dbe:	3710      	adds	r7, #16
 8004dc0:	46bd      	mov	sp, r7
 8004dc2:	bd80      	pop	{r7, pc}

08004dc4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004dc4:	b580      	push	{r7, lr}
 8004dc6:	b082      	sub	sp, #8
 8004dc8:	af00      	add	r7, sp, #0
 8004dca:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	d101      	bne.n	8004dd6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004dd2:	2301      	movs	r3, #1
 8004dd4:	e041      	b.n	8004e5a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004ddc:	b2db      	uxtb	r3, r3
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d106      	bne.n	8004df0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	2200      	movs	r2, #0
 8004de6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004dea:	6878      	ldr	r0, [r7, #4]
 8004dec:	f7fc fb80 	bl	80014f0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	2202      	movs	r2, #2
 8004df4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681a      	ldr	r2, [r3, #0]
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	3304      	adds	r3, #4
 8004e00:	4619      	mov	r1, r3
 8004e02:	4610      	mov	r0, r2
 8004e04:	f000 f82e 	bl	8004e64 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	2201      	movs	r2, #1
 8004e0c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	2201      	movs	r2, #1
 8004e14:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	2201      	movs	r2, #1
 8004e1c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	2201      	movs	r2, #1
 8004e24:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	2201      	movs	r2, #1
 8004e2c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	2201      	movs	r2, #1
 8004e34:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	2201      	movs	r2, #1
 8004e3c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	2201      	movs	r2, #1
 8004e44:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	2201      	movs	r2, #1
 8004e4c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	2201      	movs	r2, #1
 8004e54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004e58:	2300      	movs	r3, #0
}
 8004e5a:	4618      	mov	r0, r3
 8004e5c:	3708      	adds	r7, #8
 8004e5e:	46bd      	mov	sp, r7
 8004e60:	bd80      	pop	{r7, pc}
	...

08004e64 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004e64:	b480      	push	{r7}
 8004e66:	b085      	sub	sp, #20
 8004e68:	af00      	add	r7, sp, #0
 8004e6a:	6078      	str	r0, [r7, #4]
 8004e6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	4a2d      	ldr	r2, [pc, #180]	; (8004f2c <TIM_Base_SetConfig+0xc8>)
 8004e78:	4293      	cmp	r3, r2
 8004e7a:	d00f      	beq.n	8004e9c <TIM_Base_SetConfig+0x38>
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004e82:	d00b      	beq.n	8004e9c <TIM_Base_SetConfig+0x38>
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	4a2a      	ldr	r2, [pc, #168]	; (8004f30 <TIM_Base_SetConfig+0xcc>)
 8004e88:	4293      	cmp	r3, r2
 8004e8a:	d007      	beq.n	8004e9c <TIM_Base_SetConfig+0x38>
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	4a29      	ldr	r2, [pc, #164]	; (8004f34 <TIM_Base_SetConfig+0xd0>)
 8004e90:	4293      	cmp	r3, r2
 8004e92:	d003      	beq.n	8004e9c <TIM_Base_SetConfig+0x38>
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	4a28      	ldr	r2, [pc, #160]	; (8004f38 <TIM_Base_SetConfig+0xd4>)
 8004e98:	4293      	cmp	r3, r2
 8004e9a:	d108      	bne.n	8004eae <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004ea2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004ea4:	683b      	ldr	r3, [r7, #0]
 8004ea6:	685b      	ldr	r3, [r3, #4]
 8004ea8:	68fa      	ldr	r2, [r7, #12]
 8004eaa:	4313      	orrs	r3, r2
 8004eac:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	4a1e      	ldr	r2, [pc, #120]	; (8004f2c <TIM_Base_SetConfig+0xc8>)
 8004eb2:	4293      	cmp	r3, r2
 8004eb4:	d00f      	beq.n	8004ed6 <TIM_Base_SetConfig+0x72>
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004ebc:	d00b      	beq.n	8004ed6 <TIM_Base_SetConfig+0x72>
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	4a1b      	ldr	r2, [pc, #108]	; (8004f30 <TIM_Base_SetConfig+0xcc>)
 8004ec2:	4293      	cmp	r3, r2
 8004ec4:	d007      	beq.n	8004ed6 <TIM_Base_SetConfig+0x72>
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	4a1a      	ldr	r2, [pc, #104]	; (8004f34 <TIM_Base_SetConfig+0xd0>)
 8004eca:	4293      	cmp	r3, r2
 8004ecc:	d003      	beq.n	8004ed6 <TIM_Base_SetConfig+0x72>
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	4a19      	ldr	r2, [pc, #100]	; (8004f38 <TIM_Base_SetConfig+0xd4>)
 8004ed2:	4293      	cmp	r3, r2
 8004ed4:	d108      	bne.n	8004ee8 <TIM_Base_SetConfig+0x84>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004edc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004ede:	683b      	ldr	r3, [r7, #0]
 8004ee0:	68db      	ldr	r3, [r3, #12]
 8004ee2:	68fa      	ldr	r2, [r7, #12]
 8004ee4:	4313      	orrs	r3, r2
 8004ee6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004eee:	683b      	ldr	r3, [r7, #0]
 8004ef0:	695b      	ldr	r3, [r3, #20]
 8004ef2:	4313      	orrs	r3, r2
 8004ef4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	68fa      	ldr	r2, [r7, #12]
 8004efa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004efc:	683b      	ldr	r3, [r7, #0]
 8004efe:	689a      	ldr	r2, [r3, #8]
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004f04:	683b      	ldr	r3, [r7, #0]
 8004f06:	681a      	ldr	r2, [r3, #0]
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	4a07      	ldr	r2, [pc, #28]	; (8004f2c <TIM_Base_SetConfig+0xc8>)
 8004f10:	4293      	cmp	r3, r2
 8004f12:	d103      	bne.n	8004f1c <TIM_Base_SetConfig+0xb8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004f14:	683b      	ldr	r3, [r7, #0]
 8004f16:	691a      	ldr	r2, [r3, #16]
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	2201      	movs	r2, #1
 8004f20:	615a      	str	r2, [r3, #20]
}
 8004f22:	bf00      	nop
 8004f24:	3714      	adds	r7, #20
 8004f26:	46bd      	mov	sp, r7
 8004f28:	bc80      	pop	{r7}
 8004f2a:	4770      	bx	lr
 8004f2c:	40012c00 	.word	0x40012c00
 8004f30:	40000400 	.word	0x40000400
 8004f34:	40000800 	.word	0x40000800
 8004f38:	40000c00 	.word	0x40000c00

08004f3c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004f3c:	b480      	push	{r7}
 8004f3e:	b085      	sub	sp, #20
 8004f40:	af00      	add	r7, sp, #0
 8004f42:	6078      	str	r0, [r7, #4]
 8004f44:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004f4c:	2b01      	cmp	r3, #1
 8004f4e:	d101      	bne.n	8004f54 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004f50:	2302      	movs	r3, #2
 8004f52:	e04b      	b.n	8004fec <HAL_TIMEx_MasterConfigSynchronization+0xb0>
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	2201      	movs	r2, #1
 8004f58:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	2202      	movs	r2, #2
 8004f60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	685b      	ldr	r3, [r3, #4]
 8004f6a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	689b      	ldr	r3, [r3, #8]
 8004f72:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004f7a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004f7c:	683b      	ldr	r3, [r7, #0]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	68fa      	ldr	r2, [r7, #12]
 8004f82:	4313      	orrs	r3, r2
 8004f84:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	68fa      	ldr	r2, [r7, #12]
 8004f8c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	4a19      	ldr	r2, [pc, #100]	; (8004ff8 <HAL_TIMEx_MasterConfigSynchronization+0xbc>)
 8004f94:	4293      	cmp	r3, r2
 8004f96:	d013      	beq.n	8004fc0 <HAL_TIMEx_MasterConfigSynchronization+0x84>
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004fa0:	d00e      	beq.n	8004fc0 <HAL_TIMEx_MasterConfigSynchronization+0x84>
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	4a15      	ldr	r2, [pc, #84]	; (8004ffc <HAL_TIMEx_MasterConfigSynchronization+0xc0>)
 8004fa8:	4293      	cmp	r3, r2
 8004faa:	d009      	beq.n	8004fc0 <HAL_TIMEx_MasterConfigSynchronization+0x84>
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	4a13      	ldr	r2, [pc, #76]	; (8005000 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8004fb2:	4293      	cmp	r3, r2
 8004fb4:	d004      	beq.n	8004fc0 <HAL_TIMEx_MasterConfigSynchronization+0x84>
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	4a12      	ldr	r2, [pc, #72]	; (8005004 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8004fbc:	4293      	cmp	r3, r2
 8004fbe:	d10c      	bne.n	8004fda <HAL_TIMEx_MasterConfigSynchronization+0x9e>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004fc0:	68bb      	ldr	r3, [r7, #8]
 8004fc2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004fc6:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004fc8:	683b      	ldr	r3, [r7, #0]
 8004fca:	685b      	ldr	r3, [r3, #4]
 8004fcc:	68ba      	ldr	r2, [r7, #8]
 8004fce:	4313      	orrs	r3, r2
 8004fd0:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	68ba      	ldr	r2, [r7, #8]
 8004fd8:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	2201      	movs	r2, #1
 8004fde:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	2200      	movs	r2, #0
 8004fe6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004fea:	2300      	movs	r3, #0
}
 8004fec:	4618      	mov	r0, r3
 8004fee:	3714      	adds	r7, #20
 8004ff0:	46bd      	mov	sp, r7
 8004ff2:	bc80      	pop	{r7}
 8004ff4:	4770      	bx	lr
 8004ff6:	bf00      	nop
 8004ff8:	40012c00 	.word	0x40012c00
 8004ffc:	40000400 	.word	0x40000400
 8005000:	40000800 	.word	0x40000800
 8005004:	40000c00 	.word	0x40000c00

08005008 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005008:	b580      	push	{r7, lr}
 800500a:	b082      	sub	sp, #8
 800500c:	af00      	add	r7, sp, #0
 800500e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	2b00      	cmp	r3, #0
 8005014:	d101      	bne.n	800501a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005016:	2301      	movs	r3, #1
 8005018:	e042      	b.n	80050a0 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005020:	b2db      	uxtb	r3, r3
 8005022:	2b00      	cmp	r3, #0
 8005024:	d106      	bne.n	8005034 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	2200      	movs	r2, #0
 800502a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800502e:	6878      	ldr	r0, [r7, #4]
 8005030:	f7fc fad0 	bl	80015d4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	2224      	movs	r2, #36	; 0x24
 8005038:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	68da      	ldr	r2, [r3, #12]
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800504a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800504c:	6878      	ldr	r0, [r7, #4]
 800504e:	f000 f82b 	bl	80050a8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	691a      	ldr	r2, [r3, #16]
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005060:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	695a      	ldr	r2, [r3, #20]
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005070:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	68da      	ldr	r2, [r3, #12]
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005080:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	2200      	movs	r2, #0
 8005086:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	2220      	movs	r2, #32
 800508c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	2220      	movs	r2, #32
 8005094:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	2200      	movs	r2, #0
 800509c:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800509e:	2300      	movs	r3, #0
}
 80050a0:	4618      	mov	r0, r3
 80050a2:	3708      	adds	r7, #8
 80050a4:	46bd      	mov	sp, r7
 80050a6:	bd80      	pop	{r7, pc}

080050a8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80050a8:	b580      	push	{r7, lr}
 80050aa:	b084      	sub	sp, #16
 80050ac:	af00      	add	r7, sp, #0
 80050ae:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	691b      	ldr	r3, [r3, #16]
 80050b6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	68da      	ldr	r2, [r3, #12]
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	430a      	orrs	r2, r1
 80050c4:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	689a      	ldr	r2, [r3, #8]
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	691b      	ldr	r3, [r3, #16]
 80050ce:	431a      	orrs	r2, r3
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	695b      	ldr	r3, [r3, #20]
 80050d4:	4313      	orrs	r3, r2
 80050d6:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	68db      	ldr	r3, [r3, #12]
 80050de:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80050e2:	f023 030c 	bic.w	r3, r3, #12
 80050e6:	687a      	ldr	r2, [r7, #4]
 80050e8:	6812      	ldr	r2, [r2, #0]
 80050ea:	68b9      	ldr	r1, [r7, #8]
 80050ec:	430b      	orrs	r3, r1
 80050ee:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	695b      	ldr	r3, [r3, #20]
 80050f6:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	699a      	ldr	r2, [r3, #24]
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	430a      	orrs	r2, r1
 8005104:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	4a2c      	ldr	r2, [pc, #176]	; (80051bc <UART_SetConfig+0x114>)
 800510c:	4293      	cmp	r3, r2
 800510e:	d103      	bne.n	8005118 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8005110:	f7fe ff6c 	bl	8003fec <HAL_RCC_GetPCLK2Freq>
 8005114:	60f8      	str	r0, [r7, #12]
 8005116:	e002      	b.n	800511e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8005118:	f7fe ff54 	bl	8003fc4 <HAL_RCC_GetPCLK1Freq>
 800511c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800511e:	68fa      	ldr	r2, [r7, #12]
 8005120:	4613      	mov	r3, r2
 8005122:	009b      	lsls	r3, r3, #2
 8005124:	4413      	add	r3, r2
 8005126:	009a      	lsls	r2, r3, #2
 8005128:	441a      	add	r2, r3
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	685b      	ldr	r3, [r3, #4]
 800512e:	009b      	lsls	r3, r3, #2
 8005130:	fbb2 f3f3 	udiv	r3, r2, r3
 8005134:	4a22      	ldr	r2, [pc, #136]	; (80051c0 <UART_SetConfig+0x118>)
 8005136:	fba2 2303 	umull	r2, r3, r2, r3
 800513a:	095b      	lsrs	r3, r3, #5
 800513c:	0119      	lsls	r1, r3, #4
 800513e:	68fa      	ldr	r2, [r7, #12]
 8005140:	4613      	mov	r3, r2
 8005142:	009b      	lsls	r3, r3, #2
 8005144:	4413      	add	r3, r2
 8005146:	009a      	lsls	r2, r3, #2
 8005148:	441a      	add	r2, r3
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	685b      	ldr	r3, [r3, #4]
 800514e:	009b      	lsls	r3, r3, #2
 8005150:	fbb2 f2f3 	udiv	r2, r2, r3
 8005154:	4b1a      	ldr	r3, [pc, #104]	; (80051c0 <UART_SetConfig+0x118>)
 8005156:	fba3 0302 	umull	r0, r3, r3, r2
 800515a:	095b      	lsrs	r3, r3, #5
 800515c:	2064      	movs	r0, #100	; 0x64
 800515e:	fb00 f303 	mul.w	r3, r0, r3
 8005162:	1ad3      	subs	r3, r2, r3
 8005164:	011b      	lsls	r3, r3, #4
 8005166:	3332      	adds	r3, #50	; 0x32
 8005168:	4a15      	ldr	r2, [pc, #84]	; (80051c0 <UART_SetConfig+0x118>)
 800516a:	fba2 2303 	umull	r2, r3, r2, r3
 800516e:	095b      	lsrs	r3, r3, #5
 8005170:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005174:	4419      	add	r1, r3
 8005176:	68fa      	ldr	r2, [r7, #12]
 8005178:	4613      	mov	r3, r2
 800517a:	009b      	lsls	r3, r3, #2
 800517c:	4413      	add	r3, r2
 800517e:	009a      	lsls	r2, r3, #2
 8005180:	441a      	add	r2, r3
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	685b      	ldr	r3, [r3, #4]
 8005186:	009b      	lsls	r3, r3, #2
 8005188:	fbb2 f2f3 	udiv	r2, r2, r3
 800518c:	4b0c      	ldr	r3, [pc, #48]	; (80051c0 <UART_SetConfig+0x118>)
 800518e:	fba3 0302 	umull	r0, r3, r3, r2
 8005192:	095b      	lsrs	r3, r3, #5
 8005194:	2064      	movs	r0, #100	; 0x64
 8005196:	fb00 f303 	mul.w	r3, r0, r3
 800519a:	1ad3      	subs	r3, r2, r3
 800519c:	011b      	lsls	r3, r3, #4
 800519e:	3332      	adds	r3, #50	; 0x32
 80051a0:	4a07      	ldr	r2, [pc, #28]	; (80051c0 <UART_SetConfig+0x118>)
 80051a2:	fba2 2303 	umull	r2, r3, r2, r3
 80051a6:	095b      	lsrs	r3, r3, #5
 80051a8:	f003 020f 	and.w	r2, r3, #15
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	440a      	add	r2, r1
 80051b2:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80051b4:	bf00      	nop
 80051b6:	3710      	adds	r7, #16
 80051b8:	46bd      	mov	sp, r7
 80051ba:	bd80      	pop	{r7, pc}
 80051bc:	40013800 	.word	0x40013800
 80051c0:	51eb851f 	.word	0x51eb851f

080051c4 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80051c4:	b084      	sub	sp, #16
 80051c6:	b580      	push	{r7, lr}
 80051c8:	b084      	sub	sp, #16
 80051ca:	af00      	add	r7, sp, #0
 80051cc:	6078      	str	r0, [r7, #4]
 80051ce:	f107 001c 	add.w	r0, r7, #28
 80051d2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  /* Select FS Embedded PHY */
  USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	68db      	ldr	r3, [r3, #12]
 80051da:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	60da      	str	r2, [r3, #12]

  /* Reset after a PHY select */
  ret = USB_CoreReset(USBx);
 80051e2:	6878      	ldr	r0, [r7, #4]
 80051e4:	f001 f9de 	bl	80065a4 <USB_CoreReset>
 80051e8:	4603      	mov	r3, r0
 80051ea:	73fb      	strb	r3, [r7, #15]

  /* Activate the USB Transceiver */
  USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80051f0:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	639a      	str	r2, [r3, #56]	; 0x38

  return ret;
 80051f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80051fa:	4618      	mov	r0, r3
 80051fc:	3710      	adds	r7, #16
 80051fe:	46bd      	mov	sp, r7
 8005200:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005204:	b004      	add	sp, #16
 8005206:	4770      	bx	lr

08005208 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8005208:	b480      	push	{r7}
 800520a:	b087      	sub	sp, #28
 800520c:	af00      	add	r7, sp, #0
 800520e:	60f8      	str	r0, [r7, #12]
 8005210:	60b9      	str	r1, [r7, #8]
 8005212:	4613      	mov	r3, r2
 8005214:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8005216:	79fb      	ldrb	r3, [r7, #7]
 8005218:	2b02      	cmp	r3, #2
 800521a:	d165      	bne.n	80052e8 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800521c:	68bb      	ldr	r3, [r7, #8]
 800521e:	4a3e      	ldr	r2, [pc, #248]	; (8005318 <USB_SetTurnaroundTime+0x110>)
 8005220:	4293      	cmp	r3, r2
 8005222:	d906      	bls.n	8005232 <USB_SetTurnaroundTime+0x2a>
 8005224:	68bb      	ldr	r3, [r7, #8]
 8005226:	4a3d      	ldr	r2, [pc, #244]	; (800531c <USB_SetTurnaroundTime+0x114>)
 8005228:	4293      	cmp	r3, r2
 800522a:	d202      	bcs.n	8005232 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800522c:	230f      	movs	r3, #15
 800522e:	617b      	str	r3, [r7, #20]
 8005230:	e05c      	b.n	80052ec <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8005232:	68bb      	ldr	r3, [r7, #8]
 8005234:	4a39      	ldr	r2, [pc, #228]	; (800531c <USB_SetTurnaroundTime+0x114>)
 8005236:	4293      	cmp	r3, r2
 8005238:	d306      	bcc.n	8005248 <USB_SetTurnaroundTime+0x40>
 800523a:	68bb      	ldr	r3, [r7, #8]
 800523c:	4a38      	ldr	r2, [pc, #224]	; (8005320 <USB_SetTurnaroundTime+0x118>)
 800523e:	4293      	cmp	r3, r2
 8005240:	d202      	bcs.n	8005248 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8005242:	230e      	movs	r3, #14
 8005244:	617b      	str	r3, [r7, #20]
 8005246:	e051      	b.n	80052ec <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8005248:	68bb      	ldr	r3, [r7, #8]
 800524a:	4a35      	ldr	r2, [pc, #212]	; (8005320 <USB_SetTurnaroundTime+0x118>)
 800524c:	4293      	cmp	r3, r2
 800524e:	d306      	bcc.n	800525e <USB_SetTurnaroundTime+0x56>
 8005250:	68bb      	ldr	r3, [r7, #8]
 8005252:	4a34      	ldr	r2, [pc, #208]	; (8005324 <USB_SetTurnaroundTime+0x11c>)
 8005254:	4293      	cmp	r3, r2
 8005256:	d202      	bcs.n	800525e <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8005258:	230d      	movs	r3, #13
 800525a:	617b      	str	r3, [r7, #20]
 800525c:	e046      	b.n	80052ec <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800525e:	68bb      	ldr	r3, [r7, #8]
 8005260:	4a30      	ldr	r2, [pc, #192]	; (8005324 <USB_SetTurnaroundTime+0x11c>)
 8005262:	4293      	cmp	r3, r2
 8005264:	d306      	bcc.n	8005274 <USB_SetTurnaroundTime+0x6c>
 8005266:	68bb      	ldr	r3, [r7, #8]
 8005268:	4a2f      	ldr	r2, [pc, #188]	; (8005328 <USB_SetTurnaroundTime+0x120>)
 800526a:	4293      	cmp	r3, r2
 800526c:	d802      	bhi.n	8005274 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800526e:	230c      	movs	r3, #12
 8005270:	617b      	str	r3, [r7, #20]
 8005272:	e03b      	b.n	80052ec <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8005274:	68bb      	ldr	r3, [r7, #8]
 8005276:	4a2c      	ldr	r2, [pc, #176]	; (8005328 <USB_SetTurnaroundTime+0x120>)
 8005278:	4293      	cmp	r3, r2
 800527a:	d906      	bls.n	800528a <USB_SetTurnaroundTime+0x82>
 800527c:	68bb      	ldr	r3, [r7, #8]
 800527e:	4a2b      	ldr	r2, [pc, #172]	; (800532c <USB_SetTurnaroundTime+0x124>)
 8005280:	4293      	cmp	r3, r2
 8005282:	d802      	bhi.n	800528a <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8005284:	230b      	movs	r3, #11
 8005286:	617b      	str	r3, [r7, #20]
 8005288:	e030      	b.n	80052ec <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800528a:	68bb      	ldr	r3, [r7, #8]
 800528c:	4a27      	ldr	r2, [pc, #156]	; (800532c <USB_SetTurnaroundTime+0x124>)
 800528e:	4293      	cmp	r3, r2
 8005290:	d906      	bls.n	80052a0 <USB_SetTurnaroundTime+0x98>
 8005292:	68bb      	ldr	r3, [r7, #8]
 8005294:	4a26      	ldr	r2, [pc, #152]	; (8005330 <USB_SetTurnaroundTime+0x128>)
 8005296:	4293      	cmp	r3, r2
 8005298:	d802      	bhi.n	80052a0 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800529a:	230a      	movs	r3, #10
 800529c:	617b      	str	r3, [r7, #20]
 800529e:	e025      	b.n	80052ec <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 80052a0:	68bb      	ldr	r3, [r7, #8]
 80052a2:	4a23      	ldr	r2, [pc, #140]	; (8005330 <USB_SetTurnaroundTime+0x128>)
 80052a4:	4293      	cmp	r3, r2
 80052a6:	d906      	bls.n	80052b6 <USB_SetTurnaroundTime+0xae>
 80052a8:	68bb      	ldr	r3, [r7, #8]
 80052aa:	4a22      	ldr	r2, [pc, #136]	; (8005334 <USB_SetTurnaroundTime+0x12c>)
 80052ac:	4293      	cmp	r3, r2
 80052ae:	d202      	bcs.n	80052b6 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 80052b0:	2309      	movs	r3, #9
 80052b2:	617b      	str	r3, [r7, #20]
 80052b4:	e01a      	b.n	80052ec <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 80052b6:	68bb      	ldr	r3, [r7, #8]
 80052b8:	4a1e      	ldr	r2, [pc, #120]	; (8005334 <USB_SetTurnaroundTime+0x12c>)
 80052ba:	4293      	cmp	r3, r2
 80052bc:	d306      	bcc.n	80052cc <USB_SetTurnaroundTime+0xc4>
 80052be:	68bb      	ldr	r3, [r7, #8]
 80052c0:	4a1d      	ldr	r2, [pc, #116]	; (8005338 <USB_SetTurnaroundTime+0x130>)
 80052c2:	4293      	cmp	r3, r2
 80052c4:	d802      	bhi.n	80052cc <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 80052c6:	2308      	movs	r3, #8
 80052c8:	617b      	str	r3, [r7, #20]
 80052ca:	e00f      	b.n	80052ec <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 80052cc:	68bb      	ldr	r3, [r7, #8]
 80052ce:	4a1a      	ldr	r2, [pc, #104]	; (8005338 <USB_SetTurnaroundTime+0x130>)
 80052d0:	4293      	cmp	r3, r2
 80052d2:	d906      	bls.n	80052e2 <USB_SetTurnaroundTime+0xda>
 80052d4:	68bb      	ldr	r3, [r7, #8]
 80052d6:	4a19      	ldr	r2, [pc, #100]	; (800533c <USB_SetTurnaroundTime+0x134>)
 80052d8:	4293      	cmp	r3, r2
 80052da:	d202      	bcs.n	80052e2 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 80052dc:	2307      	movs	r3, #7
 80052de:	617b      	str	r3, [r7, #20]
 80052e0:	e004      	b.n	80052ec <USB_SetTurnaroundTime+0xe4>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 80052e2:	2306      	movs	r3, #6
 80052e4:	617b      	str	r3, [r7, #20]
 80052e6:	e001      	b.n	80052ec <USB_SetTurnaroundTime+0xe4>
    }
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 80052e8:	2309      	movs	r3, #9
 80052ea:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	68db      	ldr	r3, [r3, #12]
 80052f0:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	68da      	ldr	r2, [r3, #12]
 80052fc:	697b      	ldr	r3, [r7, #20]
 80052fe:	029b      	lsls	r3, r3, #10
 8005300:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 8005304:	431a      	orrs	r2, r3
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800530a:	2300      	movs	r3, #0
}
 800530c:	4618      	mov	r0, r3
 800530e:	371c      	adds	r7, #28
 8005310:	46bd      	mov	sp, r7
 8005312:	bc80      	pop	{r7}
 8005314:	4770      	bx	lr
 8005316:	bf00      	nop
 8005318:	00d8acbf 	.word	0x00d8acbf
 800531c:	00e4e1c0 	.word	0x00e4e1c0
 8005320:	00f42400 	.word	0x00f42400
 8005324:	01067380 	.word	0x01067380
 8005328:	011a499f 	.word	0x011a499f
 800532c:	01312cff 	.word	0x01312cff
 8005330:	014ca43f 	.word	0x014ca43f
 8005334:	016e3600 	.word	0x016e3600
 8005338:	01a6ab1f 	.word	0x01a6ab1f
 800533c:	01e84800 	.word	0x01e84800

08005340 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8005340:	b480      	push	{r7}
 8005342:	b083      	sub	sp, #12
 8005344:	af00      	add	r7, sp, #0
 8005346:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	689b      	ldr	r3, [r3, #8]
 800534c:	f043 0201 	orr.w	r2, r3, #1
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005354:	2300      	movs	r3, #0
}
 8005356:	4618      	mov	r0, r3
 8005358:	370c      	adds	r7, #12
 800535a:	46bd      	mov	sp, r7
 800535c:	bc80      	pop	{r7}
 800535e:	4770      	bx	lr

08005360 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8005360:	b480      	push	{r7}
 8005362:	b083      	sub	sp, #12
 8005364:	af00      	add	r7, sp, #0
 8005366:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	689b      	ldr	r3, [r3, #8]
 800536c:	f023 0201 	bic.w	r2, r3, #1
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005374:	2300      	movs	r3, #0
}
 8005376:	4618      	mov	r0, r3
 8005378:	370c      	adds	r7, #12
 800537a:	46bd      	mov	sp, r7
 800537c:	bc80      	pop	{r7}
 800537e:	4770      	bx	lr

08005380 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_ModeTypeDef mode)
{
 8005380:	b580      	push	{r7, lr}
 8005382:	b084      	sub	sp, #16
 8005384:	af00      	add	r7, sp, #0
 8005386:	6078      	str	r0, [r7, #4]
 8005388:	460b      	mov	r3, r1
 800538a:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800538c:	2300      	movs	r3, #0
 800538e:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	68db      	ldr	r3, [r3, #12]
 8005394:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800539c:	78fb      	ldrb	r3, [r7, #3]
 800539e:	2b01      	cmp	r3, #1
 80053a0:	d115      	bne.n	80053ce <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	68db      	ldr	r3, [r3, #12]
 80053a6:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 80053ae:	2001      	movs	r0, #1
 80053b0:	f7fc fa1e 	bl	80017f0 <HAL_Delay>
      ms++;
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	3301      	adds	r3, #1
 80053b8:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 80053ba:	6878      	ldr	r0, [r7, #4]
 80053bc:	f001 f87a 	bl	80064b4 <USB_GetMode>
 80053c0:	4603      	mov	r3, r0
 80053c2:	2b01      	cmp	r3, #1
 80053c4:	d01e      	beq.n	8005404 <USB_SetCurrentMode+0x84>
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	2b31      	cmp	r3, #49	; 0x31
 80053ca:	d9f0      	bls.n	80053ae <USB_SetCurrentMode+0x2e>
 80053cc:	e01a      	b.n	8005404 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80053ce:	78fb      	ldrb	r3, [r7, #3]
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	d115      	bne.n	8005400 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	68db      	ldr	r3, [r3, #12]
 80053d8:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 80053e0:	2001      	movs	r0, #1
 80053e2:	f7fc fa05 	bl	80017f0 <HAL_Delay>
      ms++;
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	3301      	adds	r3, #1
 80053ea:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 80053ec:	6878      	ldr	r0, [r7, #4]
 80053ee:	f001 f861 	bl	80064b4 <USB_GetMode>
 80053f2:	4603      	mov	r3, r0
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	d005      	beq.n	8005404 <USB_SetCurrentMode+0x84>
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	2b31      	cmp	r3, #49	; 0x31
 80053fc:	d9f0      	bls.n	80053e0 <USB_SetCurrentMode+0x60>
 80053fe:	e001      	b.n	8005404 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8005400:	2301      	movs	r3, #1
 8005402:	e005      	b.n	8005410 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	2b32      	cmp	r3, #50	; 0x32
 8005408:	d101      	bne.n	800540e <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800540a:	2301      	movs	r3, #1
 800540c:	e000      	b.n	8005410 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800540e:	2300      	movs	r3, #0
}
 8005410:	4618      	mov	r0, r3
 8005412:	3710      	adds	r7, #16
 8005414:	46bd      	mov	sp, r7
 8005416:	bd80      	pop	{r7, pc}

08005418 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005418:	b084      	sub	sp, #16
 800541a:	b580      	push	{r7, lr}
 800541c:	b086      	sub	sp, #24
 800541e:	af00      	add	r7, sp, #0
 8005420:	6078      	str	r0, [r7, #4]
 8005422:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8005426:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800542a:	2300      	movs	r3, #0
 800542c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8005432:	2300      	movs	r3, #0
 8005434:	613b      	str	r3, [r7, #16]
 8005436:	e009      	b.n	800544c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8005438:	687a      	ldr	r2, [r7, #4]
 800543a:	693b      	ldr	r3, [r7, #16]
 800543c:	3340      	adds	r3, #64	; 0x40
 800543e:	009b      	lsls	r3, r3, #2
 8005440:	4413      	add	r3, r2
 8005442:	2200      	movs	r2, #0
 8005444:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8005446:	693b      	ldr	r3, [r7, #16]
 8005448:	3301      	adds	r3, #1
 800544a:	613b      	str	r3, [r7, #16]
 800544c:	693b      	ldr	r3, [r7, #16]
 800544e:	2b0e      	cmp	r3, #14
 8005450:	d9f2      	bls.n	8005438 <USB_DevInit+0x20>
  }

  /* Enable HW VBUS sensing */
  USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005456:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	639a      	str	r2, [r3, #56]	; 0x38

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8005464:	461a      	mov	r2, r3
 8005466:	2300      	movs	r3, #0
 8005468:	6013      	str	r3, [r2, #0]

  /* Set Core speed to Full speed mode */
  (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800546a:	2103      	movs	r1, #3
 800546c:	6878      	ldr	r0, [r7, #4]
 800546e:	f000 f959 	bl	8005724 <USB_SetDevSpeed>

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8005472:	2110      	movs	r1, #16
 8005474:	6878      	ldr	r0, [r7, #4]
 8005476:	f000 f8f1 	bl	800565c <USB_FlushTxFifo>
 800547a:	4603      	mov	r3, r0
 800547c:	2b00      	cmp	r3, #0
 800547e:	d001      	beq.n	8005484 <USB_DevInit+0x6c>
  {
    ret = HAL_ERROR;
 8005480:	2301      	movs	r3, #1
 8005482:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8005484:	6878      	ldr	r0, [r7, #4]
 8005486:	f000 f91d 	bl	80056c4 <USB_FlushRxFifo>
 800548a:	4603      	mov	r3, r0
 800548c:	2b00      	cmp	r3, #0
 800548e:	d001      	beq.n	8005494 <USB_DevInit+0x7c>
  {
    ret = HAL_ERROR;
 8005490:	2301      	movs	r3, #1
 8005492:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800549a:	461a      	mov	r2, r3
 800549c:	2300      	movs	r3, #0
 800549e:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80054a6:	461a      	mov	r2, r3
 80054a8:	2300      	movs	r3, #0
 80054aa:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80054b2:	461a      	mov	r2, r3
 80054b4:	2300      	movs	r3, #0
 80054b6:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80054b8:	2300      	movs	r3, #0
 80054ba:	613b      	str	r3, [r7, #16]
 80054bc:	e043      	b.n	8005546 <USB_DevInit+0x12e>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80054be:	693b      	ldr	r3, [r7, #16]
 80054c0:	015a      	lsls	r2, r3, #5
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	4413      	add	r3, r2
 80054c6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80054d0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80054d4:	d118      	bne.n	8005508 <USB_DevInit+0xf0>
    {
      if (i == 0U)
 80054d6:	693b      	ldr	r3, [r7, #16]
 80054d8:	2b00      	cmp	r3, #0
 80054da:	d10a      	bne.n	80054f2 <USB_DevInit+0xda>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80054dc:	693b      	ldr	r3, [r7, #16]
 80054de:	015a      	lsls	r2, r3, #5
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	4413      	add	r3, r2
 80054e4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80054e8:	461a      	mov	r2, r3
 80054ea:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80054ee:	6013      	str	r3, [r2, #0]
 80054f0:	e013      	b.n	800551a <USB_DevInit+0x102>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80054f2:	693b      	ldr	r3, [r7, #16]
 80054f4:	015a      	lsls	r2, r3, #5
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	4413      	add	r3, r2
 80054fa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80054fe:	461a      	mov	r2, r3
 8005500:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8005504:	6013      	str	r3, [r2, #0]
 8005506:	e008      	b.n	800551a <USB_DevInit+0x102>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8005508:	693b      	ldr	r3, [r7, #16]
 800550a:	015a      	lsls	r2, r3, #5
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	4413      	add	r3, r2
 8005510:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005514:	461a      	mov	r2, r3
 8005516:	2300      	movs	r3, #0
 8005518:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800551a:	693b      	ldr	r3, [r7, #16]
 800551c:	015a      	lsls	r2, r3, #5
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	4413      	add	r3, r2
 8005522:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005526:	461a      	mov	r2, r3
 8005528:	2300      	movs	r3, #0
 800552a:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800552c:	693b      	ldr	r3, [r7, #16]
 800552e:	015a      	lsls	r2, r3, #5
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	4413      	add	r3, r2
 8005534:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005538:	461a      	mov	r2, r3
 800553a:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800553e:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005540:	693b      	ldr	r3, [r7, #16]
 8005542:	3301      	adds	r3, #1
 8005544:	613b      	str	r3, [r7, #16]
 8005546:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005548:	693a      	ldr	r2, [r7, #16]
 800554a:	429a      	cmp	r2, r3
 800554c:	d3b7      	bcc.n	80054be <USB_DevInit+0xa6>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800554e:	2300      	movs	r3, #0
 8005550:	613b      	str	r3, [r7, #16]
 8005552:	e043      	b.n	80055dc <USB_DevInit+0x1c4>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005554:	693b      	ldr	r3, [r7, #16]
 8005556:	015a      	lsls	r2, r3, #5
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	4413      	add	r3, r2
 800555c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005566:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800556a:	d118      	bne.n	800559e <USB_DevInit+0x186>
    {
      if (i == 0U)
 800556c:	693b      	ldr	r3, [r7, #16]
 800556e:	2b00      	cmp	r3, #0
 8005570:	d10a      	bne.n	8005588 <USB_DevInit+0x170>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8005572:	693b      	ldr	r3, [r7, #16]
 8005574:	015a      	lsls	r2, r3, #5
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	4413      	add	r3, r2
 800557a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800557e:	461a      	mov	r2, r3
 8005580:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8005584:	6013      	str	r3, [r2, #0]
 8005586:	e013      	b.n	80055b0 <USB_DevInit+0x198>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8005588:	693b      	ldr	r3, [r7, #16]
 800558a:	015a      	lsls	r2, r3, #5
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	4413      	add	r3, r2
 8005590:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005594:	461a      	mov	r2, r3
 8005596:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800559a:	6013      	str	r3, [r2, #0]
 800559c:	e008      	b.n	80055b0 <USB_DevInit+0x198>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800559e:	693b      	ldr	r3, [r7, #16]
 80055a0:	015a      	lsls	r2, r3, #5
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	4413      	add	r3, r2
 80055a6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80055aa:	461a      	mov	r2, r3
 80055ac:	2300      	movs	r3, #0
 80055ae:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80055b0:	693b      	ldr	r3, [r7, #16]
 80055b2:	015a      	lsls	r2, r3, #5
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	4413      	add	r3, r2
 80055b8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80055bc:	461a      	mov	r2, r3
 80055be:	2300      	movs	r3, #0
 80055c0:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80055c2:	693b      	ldr	r3, [r7, #16]
 80055c4:	015a      	lsls	r2, r3, #5
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	4413      	add	r3, r2
 80055ca:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80055ce:	461a      	mov	r2, r3
 80055d0:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80055d4:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80055d6:	693b      	ldr	r3, [r7, #16]
 80055d8:	3301      	adds	r3, #1
 80055da:	613b      	str	r3, [r7, #16]
 80055dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055de:	693a      	ldr	r2, [r7, #16]
 80055e0:	429a      	cmp	r2, r3
 80055e2:	d3b7      	bcc.n	8005554 <USB_DevInit+0x13c>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80055ea:	691b      	ldr	r3, [r3, #16]
 80055ec:	68fa      	ldr	r2, [r7, #12]
 80055ee:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80055f2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80055f6:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	2200      	movs	r2, #0
 80055fc:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8005604:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	699b      	ldr	r3, [r3, #24]
 800560a:	f043 0210 	orr.w	r2, r3, #16
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	619a      	str	r2, [r3, #24]

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	699a      	ldr	r2, [r3, #24]
 8005616:	4b10      	ldr	r3, [pc, #64]	; (8005658 <USB_DevInit+0x240>)
 8005618:	4313      	orrs	r3, r2
 800561a:	687a      	ldr	r2, [r7, #4]
 800561c:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800561e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005620:	2b00      	cmp	r3, #0
 8005622:	d005      	beq.n	8005630 <USB_DevInit+0x218>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	699b      	ldr	r3, [r3, #24]
 8005628:	f043 0208 	orr.w	r2, r3, #8
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8005630:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005632:	2b01      	cmp	r3, #1
 8005634:	d107      	bne.n	8005646 <USB_DevInit+0x22e>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	699b      	ldr	r3, [r3, #24]
 800563a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800563e:	f043 0304 	orr.w	r3, r3, #4
 8005642:	687a      	ldr	r2, [r7, #4]
 8005644:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8005646:	7dfb      	ldrb	r3, [r7, #23]
}
 8005648:	4618      	mov	r0, r3
 800564a:	3718      	adds	r7, #24
 800564c:	46bd      	mov	sp, r7
 800564e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005652:	b004      	add	sp, #16
 8005654:	4770      	bx	lr
 8005656:	bf00      	nop
 8005658:	803c3800 	.word	0x803c3800

0800565c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800565c:	b480      	push	{r7}
 800565e:	b085      	sub	sp, #20
 8005660:	af00      	add	r7, sp, #0
 8005662:	6078      	str	r0, [r7, #4]
 8005664:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8005666:	2300      	movs	r3, #0
 8005668:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	3301      	adds	r3, #1
 800566e:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	4a13      	ldr	r2, [pc, #76]	; (80056c0 <USB_FlushTxFifo+0x64>)
 8005674:	4293      	cmp	r3, r2
 8005676:	d901      	bls.n	800567c <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8005678:	2303      	movs	r3, #3
 800567a:	e01b      	b.n	80056b4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	691b      	ldr	r3, [r3, #16]
 8005680:	2b00      	cmp	r3, #0
 8005682:	daf2      	bge.n	800566a <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8005684:	2300      	movs	r3, #0
 8005686:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8005688:	683b      	ldr	r3, [r7, #0]
 800568a:	019b      	lsls	r3, r3, #6
 800568c:	f043 0220 	orr.w	r2, r3, #32
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	3301      	adds	r3, #1
 8005698:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	4a08      	ldr	r2, [pc, #32]	; (80056c0 <USB_FlushTxFifo+0x64>)
 800569e:	4293      	cmp	r3, r2
 80056a0:	d901      	bls.n	80056a6 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80056a2:	2303      	movs	r3, #3
 80056a4:	e006      	b.n	80056b4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	691b      	ldr	r3, [r3, #16]
 80056aa:	f003 0320 	and.w	r3, r3, #32
 80056ae:	2b20      	cmp	r3, #32
 80056b0:	d0f0      	beq.n	8005694 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80056b2:	2300      	movs	r3, #0
}
 80056b4:	4618      	mov	r0, r3
 80056b6:	3714      	adds	r7, #20
 80056b8:	46bd      	mov	sp, r7
 80056ba:	bc80      	pop	{r7}
 80056bc:	4770      	bx	lr
 80056be:	bf00      	nop
 80056c0:	00030d40 	.word	0x00030d40

080056c4 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80056c4:	b480      	push	{r7}
 80056c6:	b085      	sub	sp, #20
 80056c8:	af00      	add	r7, sp, #0
 80056ca:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80056cc:	2300      	movs	r3, #0
 80056ce:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	3301      	adds	r3, #1
 80056d4:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	4a11      	ldr	r2, [pc, #68]	; (8005720 <USB_FlushRxFifo+0x5c>)
 80056da:	4293      	cmp	r3, r2
 80056dc:	d901      	bls.n	80056e2 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80056de:	2303      	movs	r3, #3
 80056e0:	e018      	b.n	8005714 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	691b      	ldr	r3, [r3, #16]
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	daf2      	bge.n	80056d0 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80056ea:	2300      	movs	r3, #0
 80056ec:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	2210      	movs	r2, #16
 80056f2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	3301      	adds	r3, #1
 80056f8:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	4a08      	ldr	r2, [pc, #32]	; (8005720 <USB_FlushRxFifo+0x5c>)
 80056fe:	4293      	cmp	r3, r2
 8005700:	d901      	bls.n	8005706 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8005702:	2303      	movs	r3, #3
 8005704:	e006      	b.n	8005714 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	691b      	ldr	r3, [r3, #16]
 800570a:	f003 0310 	and.w	r3, r3, #16
 800570e:	2b10      	cmp	r3, #16
 8005710:	d0f0      	beq.n	80056f4 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8005712:	2300      	movs	r3, #0
}
 8005714:	4618      	mov	r0, r3
 8005716:	3714      	adds	r7, #20
 8005718:	46bd      	mov	sp, r7
 800571a:	bc80      	pop	{r7}
 800571c:	4770      	bx	lr
 800571e:	bf00      	nop
 8005720:	00030d40 	.word	0x00030d40

08005724 <USB_SetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8005724:	b480      	push	{r7}
 8005726:	b085      	sub	sp, #20
 8005728:	af00      	add	r7, sp, #0
 800572a:	6078      	str	r0, [r7, #4]
 800572c:	460b      	mov	r3, r1
 800572e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800573a:	681a      	ldr	r2, [r3, #0]
 800573c:	78fb      	ldrb	r3, [r7, #3]
 800573e:	68f9      	ldr	r1, [r7, #12]
 8005740:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005744:	4313      	orrs	r3, r2
 8005746:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8005748:	2300      	movs	r3, #0
}
 800574a:	4618      	mov	r0, r3
 800574c:	3714      	adds	r7, #20
 800574e:	46bd      	mov	sp, r7
 8005750:	bc80      	pop	{r7}
 8005752:	4770      	bx	lr

08005754 <USB_GetDevSpeed>:
  * @retval speed  device speed
  *          This parameter can be one of these values:
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8005754:	b480      	push	{r7}
 8005756:	b087      	sub	sp, #28
 8005758:	af00      	add	r7, sp, #0
 800575a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8005760:	693b      	ldr	r3, [r7, #16]
 8005762:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005766:	689b      	ldr	r3, [r3, #8]
 8005768:	f003 0306 	and.w	r3, r3, #6
 800576c:	60fb      	str	r3, [r7, #12]

  if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	2b02      	cmp	r3, #2
 8005772:	d002      	beq.n	800577a <USB_GetDevSpeed+0x26>
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	2b06      	cmp	r3, #6
 8005778:	d102      	bne.n	8005780 <USB_GetDevSpeed+0x2c>
      (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800577a:	2302      	movs	r3, #2
 800577c:	75fb      	strb	r3, [r7, #23]
 800577e:	e001      	b.n	8005784 <USB_GetDevSpeed+0x30>
  }
  else
  {
    speed = 0xFU;
 8005780:	230f      	movs	r3, #15
 8005782:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8005784:	7dfb      	ldrb	r3, [r7, #23]
}
 8005786:	4618      	mov	r0, r3
 8005788:	371c      	adds	r7, #28
 800578a:	46bd      	mov	sp, r7
 800578c:	bc80      	pop	{r7}
 800578e:	4770      	bx	lr

08005790 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8005790:	b480      	push	{r7}
 8005792:	b085      	sub	sp, #20
 8005794:	af00      	add	r7, sp, #0
 8005796:	6078      	str	r0, [r7, #4]
 8005798:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800579e:	683b      	ldr	r3, [r7, #0]
 80057a0:	781b      	ldrb	r3, [r3, #0]
 80057a2:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80057a4:	683b      	ldr	r3, [r7, #0]
 80057a6:	785b      	ldrb	r3, [r3, #1]
 80057a8:	2b01      	cmp	r3, #1
 80057aa:	d13a      	bne.n	8005822 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80057b2:	69da      	ldr	r2, [r3, #28]
 80057b4:	683b      	ldr	r3, [r7, #0]
 80057b6:	781b      	ldrb	r3, [r3, #0]
 80057b8:	f003 030f 	and.w	r3, r3, #15
 80057bc:	2101      	movs	r1, #1
 80057be:	fa01 f303 	lsl.w	r3, r1, r3
 80057c2:	b29b      	uxth	r3, r3
 80057c4:	68f9      	ldr	r1, [r7, #12]
 80057c6:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80057ca:	4313      	orrs	r3, r2
 80057cc:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 80057ce:	68bb      	ldr	r3, [r7, #8]
 80057d0:	015a      	lsls	r2, r3, #5
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	4413      	add	r3, r2
 80057d6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	d155      	bne.n	8005890 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80057e4:	68bb      	ldr	r3, [r7, #8]
 80057e6:	015a      	lsls	r2, r3, #5
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	4413      	add	r3, r2
 80057ec:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80057f0:	681a      	ldr	r2, [r3, #0]
 80057f2:	683b      	ldr	r3, [r7, #0]
 80057f4:	689b      	ldr	r3, [r3, #8]
 80057f6:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80057fa:	683b      	ldr	r3, [r7, #0]
 80057fc:	791b      	ldrb	r3, [r3, #4]
 80057fe:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8005800:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8005802:	68bb      	ldr	r3, [r7, #8]
 8005804:	059b      	lsls	r3, r3, #22
 8005806:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8005808:	4313      	orrs	r3, r2
 800580a:	68ba      	ldr	r2, [r7, #8]
 800580c:	0151      	lsls	r1, r2, #5
 800580e:	68fa      	ldr	r2, [r7, #12]
 8005810:	440a      	add	r2, r1
 8005812:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005816:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800581a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800581e:	6013      	str	r3, [r2, #0]
 8005820:	e036      	b.n	8005890 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005828:	69da      	ldr	r2, [r3, #28]
 800582a:	683b      	ldr	r3, [r7, #0]
 800582c:	781b      	ldrb	r3, [r3, #0]
 800582e:	f003 030f 	and.w	r3, r3, #15
 8005832:	2101      	movs	r1, #1
 8005834:	fa01 f303 	lsl.w	r3, r1, r3
 8005838:	041b      	lsls	r3, r3, #16
 800583a:	68f9      	ldr	r1, [r7, #12]
 800583c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005840:	4313      	orrs	r3, r2
 8005842:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8005844:	68bb      	ldr	r3, [r7, #8]
 8005846:	015a      	lsls	r2, r3, #5
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	4413      	add	r3, r2
 800584c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005856:	2b00      	cmp	r3, #0
 8005858:	d11a      	bne.n	8005890 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800585a:	68bb      	ldr	r3, [r7, #8]
 800585c:	015a      	lsls	r2, r3, #5
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	4413      	add	r3, r2
 8005862:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005866:	681a      	ldr	r2, [r3, #0]
 8005868:	683b      	ldr	r3, [r7, #0]
 800586a:	689b      	ldr	r3, [r3, #8]
 800586c:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8005870:	683b      	ldr	r3, [r7, #0]
 8005872:	791b      	ldrb	r3, [r3, #4]
 8005874:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8005876:	430b      	orrs	r3, r1
 8005878:	4313      	orrs	r3, r2
 800587a:	68ba      	ldr	r2, [r7, #8]
 800587c:	0151      	lsls	r1, r2, #5
 800587e:	68fa      	ldr	r2, [r7, #12]
 8005880:	440a      	add	r2, r1
 8005882:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005886:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800588a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800588e:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8005890:	2300      	movs	r3, #0
}
 8005892:	4618      	mov	r0, r3
 8005894:	3714      	adds	r7, #20
 8005896:	46bd      	mov	sp, r7
 8005898:	bc80      	pop	{r7}
 800589a:	4770      	bx	lr

0800589c <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800589c:	b480      	push	{r7}
 800589e:	b085      	sub	sp, #20
 80058a0:	af00      	add	r7, sp, #0
 80058a2:	6078      	str	r0, [r7, #4]
 80058a4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80058aa:	683b      	ldr	r3, [r7, #0]
 80058ac:	781b      	ldrb	r3, [r3, #0]
 80058ae:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 80058b0:	683b      	ldr	r3, [r7, #0]
 80058b2:	785b      	ldrb	r3, [r3, #1]
 80058b4:	2b01      	cmp	r3, #1
 80058b6:	d161      	bne.n	800597c <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80058b8:	68bb      	ldr	r3, [r7, #8]
 80058ba:	015a      	lsls	r2, r3, #5
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	4413      	add	r3, r2
 80058c0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80058ca:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80058ce:	d11f      	bne.n	8005910 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 80058d0:	68bb      	ldr	r3, [r7, #8]
 80058d2:	015a      	lsls	r2, r3, #5
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	4413      	add	r3, r2
 80058d8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	68ba      	ldr	r2, [r7, #8]
 80058e0:	0151      	lsls	r1, r2, #5
 80058e2:	68fa      	ldr	r2, [r7, #12]
 80058e4:	440a      	add	r2, r1
 80058e6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80058ea:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80058ee:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 80058f0:	68bb      	ldr	r3, [r7, #8]
 80058f2:	015a      	lsls	r2, r3, #5
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	4413      	add	r3, r2
 80058f8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	68ba      	ldr	r2, [r7, #8]
 8005900:	0151      	lsls	r1, r2, #5
 8005902:	68fa      	ldr	r2, [r7, #12]
 8005904:	440a      	add	r2, r1
 8005906:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800590a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800590e:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005916:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005918:	683b      	ldr	r3, [r7, #0]
 800591a:	781b      	ldrb	r3, [r3, #0]
 800591c:	f003 030f 	and.w	r3, r3, #15
 8005920:	2101      	movs	r1, #1
 8005922:	fa01 f303 	lsl.w	r3, r1, r3
 8005926:	b29b      	uxth	r3, r3
 8005928:	43db      	mvns	r3, r3
 800592a:	68f9      	ldr	r1, [r7, #12]
 800592c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005930:	4013      	ands	r3, r2
 8005932:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800593a:	69da      	ldr	r2, [r3, #28]
 800593c:	683b      	ldr	r3, [r7, #0]
 800593e:	781b      	ldrb	r3, [r3, #0]
 8005940:	f003 030f 	and.w	r3, r3, #15
 8005944:	2101      	movs	r1, #1
 8005946:	fa01 f303 	lsl.w	r3, r1, r3
 800594a:	b29b      	uxth	r3, r3
 800594c:	43db      	mvns	r3, r3
 800594e:	68f9      	ldr	r1, [r7, #12]
 8005950:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005954:	4013      	ands	r3, r2
 8005956:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8005958:	68bb      	ldr	r3, [r7, #8]
 800595a:	015a      	lsls	r2, r3, #5
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	4413      	add	r3, r2
 8005960:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005964:	681a      	ldr	r2, [r3, #0]
 8005966:	68bb      	ldr	r3, [r7, #8]
 8005968:	0159      	lsls	r1, r3, #5
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	440b      	add	r3, r1
 800596e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005972:	4619      	mov	r1, r3
 8005974:	4b35      	ldr	r3, [pc, #212]	; (8005a4c <USB_DeactivateEndpoint+0x1b0>)
 8005976:	4013      	ands	r3, r2
 8005978:	600b      	str	r3, [r1, #0]
 800597a:	e060      	b.n	8005a3e <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800597c:	68bb      	ldr	r3, [r7, #8]
 800597e:	015a      	lsls	r2, r3, #5
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	4413      	add	r3, r2
 8005984:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800598e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005992:	d11f      	bne.n	80059d4 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8005994:	68bb      	ldr	r3, [r7, #8]
 8005996:	015a      	lsls	r2, r3, #5
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	4413      	add	r3, r2
 800599c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	68ba      	ldr	r2, [r7, #8]
 80059a4:	0151      	lsls	r1, r2, #5
 80059a6:	68fa      	ldr	r2, [r7, #12]
 80059a8:	440a      	add	r2, r1
 80059aa:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80059ae:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80059b2:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 80059b4:	68bb      	ldr	r3, [r7, #8]
 80059b6:	015a      	lsls	r2, r3, #5
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	4413      	add	r3, r2
 80059bc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	68ba      	ldr	r2, [r7, #8]
 80059c4:	0151      	lsls	r1, r2, #5
 80059c6:	68fa      	ldr	r2, [r7, #12]
 80059c8:	440a      	add	r2, r1
 80059ca:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80059ce:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80059d2:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80059da:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80059dc:	683b      	ldr	r3, [r7, #0]
 80059de:	781b      	ldrb	r3, [r3, #0]
 80059e0:	f003 030f 	and.w	r3, r3, #15
 80059e4:	2101      	movs	r1, #1
 80059e6:	fa01 f303 	lsl.w	r3, r1, r3
 80059ea:	041b      	lsls	r3, r3, #16
 80059ec:	43db      	mvns	r3, r3
 80059ee:	68f9      	ldr	r1, [r7, #12]
 80059f0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80059f4:	4013      	ands	r3, r2
 80059f6:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80059fe:	69da      	ldr	r2, [r3, #28]
 8005a00:	683b      	ldr	r3, [r7, #0]
 8005a02:	781b      	ldrb	r3, [r3, #0]
 8005a04:	f003 030f 	and.w	r3, r3, #15
 8005a08:	2101      	movs	r1, #1
 8005a0a:	fa01 f303 	lsl.w	r3, r1, r3
 8005a0e:	041b      	lsls	r3, r3, #16
 8005a10:	43db      	mvns	r3, r3
 8005a12:	68f9      	ldr	r1, [r7, #12]
 8005a14:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005a18:	4013      	ands	r3, r2
 8005a1a:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8005a1c:	68bb      	ldr	r3, [r7, #8]
 8005a1e:	015a      	lsls	r2, r3, #5
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	4413      	add	r3, r2
 8005a24:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005a28:	681a      	ldr	r2, [r3, #0]
 8005a2a:	68bb      	ldr	r3, [r7, #8]
 8005a2c:	0159      	lsls	r1, r3, #5
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	440b      	add	r3, r1
 8005a32:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005a36:	4619      	mov	r1, r3
 8005a38:	4b05      	ldr	r3, [pc, #20]	; (8005a50 <USB_DeactivateEndpoint+0x1b4>)
 8005a3a:	4013      	ands	r3, r2
 8005a3c:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8005a3e:	2300      	movs	r3, #0
}
 8005a40:	4618      	mov	r0, r3
 8005a42:	3714      	adds	r7, #20
 8005a44:	46bd      	mov	sp, r7
 8005a46:	bc80      	pop	{r7}
 8005a48:	4770      	bx	lr
 8005a4a:	bf00      	nop
 8005a4c:	ec337800 	.word	0xec337800
 8005a50:	eff37800 	.word	0xeff37800

08005a54 <USB_EPStartXfer>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8005a54:	b580      	push	{r7, lr}
 8005a56:	b086      	sub	sp, #24
 8005a58:	af00      	add	r7, sp, #0
 8005a5a:	6078      	str	r0, [r7, #4]
 8005a5c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 8005a62:	683b      	ldr	r3, [r7, #0]
 8005a64:	781b      	ldrb	r3, [r3, #0]
 8005a66:	613b      	str	r3, [r7, #16]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8005a68:	683b      	ldr	r3, [r7, #0]
 8005a6a:	785b      	ldrb	r3, [r3, #1]
 8005a6c:	2b01      	cmp	r3, #1
 8005a6e:	f040 8128 	bne.w	8005cc2 <USB_EPStartXfer+0x26e>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8005a72:	683b      	ldr	r3, [r7, #0]
 8005a74:	691b      	ldr	r3, [r3, #16]
 8005a76:	2b00      	cmp	r3, #0
 8005a78:	d132      	bne.n	8005ae0 <USB_EPStartXfer+0x8c>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8005a7a:	693b      	ldr	r3, [r7, #16]
 8005a7c:	015a      	lsls	r2, r3, #5
 8005a7e:	697b      	ldr	r3, [r7, #20]
 8005a80:	4413      	add	r3, r2
 8005a82:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005a86:	691b      	ldr	r3, [r3, #16]
 8005a88:	693a      	ldr	r2, [r7, #16]
 8005a8a:	0151      	lsls	r1, r2, #5
 8005a8c:	697a      	ldr	r2, [r7, #20]
 8005a8e:	440a      	add	r2, r1
 8005a90:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005a94:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8005a98:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8005a9c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8005a9e:	693b      	ldr	r3, [r7, #16]
 8005aa0:	015a      	lsls	r2, r3, #5
 8005aa2:	697b      	ldr	r3, [r7, #20]
 8005aa4:	4413      	add	r3, r2
 8005aa6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005aaa:	691b      	ldr	r3, [r3, #16]
 8005aac:	693a      	ldr	r2, [r7, #16]
 8005aae:	0151      	lsls	r1, r2, #5
 8005ab0:	697a      	ldr	r2, [r7, #20]
 8005ab2:	440a      	add	r2, r1
 8005ab4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005ab8:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8005abc:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8005abe:	693b      	ldr	r3, [r7, #16]
 8005ac0:	015a      	lsls	r2, r3, #5
 8005ac2:	697b      	ldr	r3, [r7, #20]
 8005ac4:	4413      	add	r3, r2
 8005ac6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005aca:	691b      	ldr	r3, [r3, #16]
 8005acc:	693a      	ldr	r2, [r7, #16]
 8005ace:	0151      	lsls	r1, r2, #5
 8005ad0:	697a      	ldr	r2, [r7, #20]
 8005ad2:	440a      	add	r2, r1
 8005ad4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005ad8:	0cdb      	lsrs	r3, r3, #19
 8005ada:	04db      	lsls	r3, r3, #19
 8005adc:	6113      	str	r3, [r2, #16]
 8005ade:	e092      	b.n	8005c06 <USB_EPStartXfer+0x1b2>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8005ae0:	693b      	ldr	r3, [r7, #16]
 8005ae2:	015a      	lsls	r2, r3, #5
 8005ae4:	697b      	ldr	r3, [r7, #20]
 8005ae6:	4413      	add	r3, r2
 8005ae8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005aec:	691b      	ldr	r3, [r3, #16]
 8005aee:	693a      	ldr	r2, [r7, #16]
 8005af0:	0151      	lsls	r1, r2, #5
 8005af2:	697a      	ldr	r2, [r7, #20]
 8005af4:	440a      	add	r2, r1
 8005af6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005afa:	0cdb      	lsrs	r3, r3, #19
 8005afc:	04db      	lsls	r3, r3, #19
 8005afe:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8005b00:	693b      	ldr	r3, [r7, #16]
 8005b02:	015a      	lsls	r2, r3, #5
 8005b04:	697b      	ldr	r3, [r7, #20]
 8005b06:	4413      	add	r3, r2
 8005b08:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005b0c:	691b      	ldr	r3, [r3, #16]
 8005b0e:	693a      	ldr	r2, [r7, #16]
 8005b10:	0151      	lsls	r1, r2, #5
 8005b12:	697a      	ldr	r2, [r7, #20]
 8005b14:	440a      	add	r2, r1
 8005b16:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005b1a:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8005b1e:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8005b22:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 8005b24:	693b      	ldr	r3, [r7, #16]
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	d11a      	bne.n	8005b60 <USB_EPStartXfer+0x10c>
      {
        if (ep->xfer_len > ep->maxpacket)
 8005b2a:	683b      	ldr	r3, [r7, #0]
 8005b2c:	691a      	ldr	r2, [r3, #16]
 8005b2e:	683b      	ldr	r3, [r7, #0]
 8005b30:	689b      	ldr	r3, [r3, #8]
 8005b32:	429a      	cmp	r2, r3
 8005b34:	d903      	bls.n	8005b3e <USB_EPStartXfer+0xea>
        {
          ep->xfer_len = ep->maxpacket;
 8005b36:	683b      	ldr	r3, [r7, #0]
 8005b38:	689a      	ldr	r2, [r3, #8]
 8005b3a:	683b      	ldr	r3, [r7, #0]
 8005b3c:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8005b3e:	693b      	ldr	r3, [r7, #16]
 8005b40:	015a      	lsls	r2, r3, #5
 8005b42:	697b      	ldr	r3, [r7, #20]
 8005b44:	4413      	add	r3, r2
 8005b46:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005b4a:	691b      	ldr	r3, [r3, #16]
 8005b4c:	693a      	ldr	r2, [r7, #16]
 8005b4e:	0151      	lsls	r1, r2, #5
 8005b50:	697a      	ldr	r2, [r7, #20]
 8005b52:	440a      	add	r2, r1
 8005b54:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005b58:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8005b5c:	6113      	str	r3, [r2, #16]
 8005b5e:	e01b      	b.n	8005b98 <USB_EPStartXfer+0x144>
      }
      else
      {
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8005b60:	693b      	ldr	r3, [r7, #16]
 8005b62:	015a      	lsls	r2, r3, #5
 8005b64:	697b      	ldr	r3, [r7, #20]
 8005b66:	4413      	add	r3, r2
 8005b68:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005b6c:	691a      	ldr	r2, [r3, #16]
                                       (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 8005b6e:	683b      	ldr	r3, [r7, #0]
 8005b70:	6919      	ldr	r1, [r3, #16]
 8005b72:	683b      	ldr	r3, [r7, #0]
 8005b74:	689b      	ldr	r3, [r3, #8]
 8005b76:	440b      	add	r3, r1
 8005b78:	1e59      	subs	r1, r3, #1
 8005b7a:	683b      	ldr	r3, [r7, #0]
 8005b7c:	689b      	ldr	r3, [r3, #8]
 8005b7e:	fbb1 f3f3 	udiv	r3, r1, r3
 8005b82:	04d9      	lsls	r1, r3, #19
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8005b84:	4b8d      	ldr	r3, [pc, #564]	; (8005dbc <USB_EPStartXfer+0x368>)
 8005b86:	400b      	ands	r3, r1
 8005b88:	6939      	ldr	r1, [r7, #16]
 8005b8a:	0148      	lsls	r0, r1, #5
 8005b8c:	6979      	ldr	r1, [r7, #20]
 8005b8e:	4401      	add	r1, r0
 8005b90:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8005b94:	4313      	orrs	r3, r2
 8005b96:	610b      	str	r3, [r1, #16]
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8005b98:	693b      	ldr	r3, [r7, #16]
 8005b9a:	015a      	lsls	r2, r3, #5
 8005b9c:	697b      	ldr	r3, [r7, #20]
 8005b9e:	4413      	add	r3, r2
 8005ba0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005ba4:	691a      	ldr	r2, [r3, #16]
 8005ba6:	683b      	ldr	r3, [r7, #0]
 8005ba8:	691b      	ldr	r3, [r3, #16]
 8005baa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005bae:	6939      	ldr	r1, [r7, #16]
 8005bb0:	0148      	lsls	r0, r1, #5
 8005bb2:	6979      	ldr	r1, [r7, #20]
 8005bb4:	4401      	add	r1, r0
 8005bb6:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8005bba:	4313      	orrs	r3, r2
 8005bbc:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 8005bbe:	683b      	ldr	r3, [r7, #0]
 8005bc0:	791b      	ldrb	r3, [r3, #4]
 8005bc2:	2b01      	cmp	r3, #1
 8005bc4:	d11f      	bne.n	8005c06 <USB_EPStartXfer+0x1b2>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8005bc6:	693b      	ldr	r3, [r7, #16]
 8005bc8:	015a      	lsls	r2, r3, #5
 8005bca:	697b      	ldr	r3, [r7, #20]
 8005bcc:	4413      	add	r3, r2
 8005bce:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005bd2:	691b      	ldr	r3, [r3, #16]
 8005bd4:	693a      	ldr	r2, [r7, #16]
 8005bd6:	0151      	lsls	r1, r2, #5
 8005bd8:	697a      	ldr	r2, [r7, #20]
 8005bda:	440a      	add	r2, r1
 8005bdc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005be0:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 8005be4:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 8005be6:	693b      	ldr	r3, [r7, #16]
 8005be8:	015a      	lsls	r2, r3, #5
 8005bea:	697b      	ldr	r3, [r7, #20]
 8005bec:	4413      	add	r3, r2
 8005bee:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005bf2:	691b      	ldr	r3, [r3, #16]
 8005bf4:	693a      	ldr	r2, [r7, #16]
 8005bf6:	0151      	lsls	r1, r2, #5
 8005bf8:	697a      	ldr	r2, [r7, #20]
 8005bfa:	440a      	add	r2, r1
 8005bfc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005c00:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8005c04:	6113      	str	r3, [r2, #16]
      }
    }
    /* EP enable, IN data in FIFO */
    USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8005c06:	693b      	ldr	r3, [r7, #16]
 8005c08:	015a      	lsls	r2, r3, #5
 8005c0a:	697b      	ldr	r3, [r7, #20]
 8005c0c:	4413      	add	r3, r2
 8005c0e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	693a      	ldr	r2, [r7, #16]
 8005c16:	0151      	lsls	r1, r2, #5
 8005c18:	697a      	ldr	r2, [r7, #20]
 8005c1a:	440a      	add	r2, r1
 8005c1c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005c20:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8005c24:	6013      	str	r3, [r2, #0]

    if (ep->type != EP_TYPE_ISOC)
 8005c26:	683b      	ldr	r3, [r7, #0]
 8005c28:	791b      	ldrb	r3, [r3, #4]
 8005c2a:	2b01      	cmp	r3, #1
 8005c2c:	d015      	beq.n	8005c5a <USB_EPStartXfer+0x206>
    {
      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 8005c2e:	683b      	ldr	r3, [r7, #0]
 8005c30:	691b      	ldr	r3, [r3, #16]
 8005c32:	2b00      	cmp	r3, #0
 8005c34:	f000 8139 	beq.w	8005eaa <USB_EPStartXfer+0x456>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8005c38:	697b      	ldr	r3, [r7, #20]
 8005c3a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005c3e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005c40:	683b      	ldr	r3, [r7, #0]
 8005c42:	781b      	ldrb	r3, [r3, #0]
 8005c44:	f003 030f 	and.w	r3, r3, #15
 8005c48:	2101      	movs	r1, #1
 8005c4a:	fa01 f303 	lsl.w	r3, r1, r3
 8005c4e:	6979      	ldr	r1, [r7, #20]
 8005c50:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005c54:	4313      	orrs	r3, r2
 8005c56:	634b      	str	r3, [r1, #52]	; 0x34
 8005c58:	e127      	b.n	8005eaa <USB_EPStartXfer+0x456>
      }
    }
    else
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8005c5a:	697b      	ldr	r3, [r7, #20]
 8005c5c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005c60:	689b      	ldr	r3, [r3, #8]
 8005c62:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005c66:	2b00      	cmp	r3, #0
 8005c68:	d110      	bne.n	8005c8c <USB_EPStartXfer+0x238>
      {
        USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8005c6a:	693b      	ldr	r3, [r7, #16]
 8005c6c:	015a      	lsls	r2, r3, #5
 8005c6e:	697b      	ldr	r3, [r7, #20]
 8005c70:	4413      	add	r3, r2
 8005c72:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	693a      	ldr	r2, [r7, #16]
 8005c7a:	0151      	lsls	r1, r2, #5
 8005c7c:	697a      	ldr	r2, [r7, #20]
 8005c7e:	440a      	add	r2, r1
 8005c80:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005c84:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8005c88:	6013      	str	r3, [r2, #0]
 8005c8a:	e00f      	b.n	8005cac <USB_EPStartXfer+0x258>
      }
      else
      {
        USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8005c8c:	693b      	ldr	r3, [r7, #16]
 8005c8e:	015a      	lsls	r2, r3, #5
 8005c90:	697b      	ldr	r3, [r7, #20]
 8005c92:	4413      	add	r3, r2
 8005c94:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	693a      	ldr	r2, [r7, #16]
 8005c9c:	0151      	lsls	r1, r2, #5
 8005c9e:	697a      	ldr	r2, [r7, #20]
 8005ca0:	440a      	add	r2, r1
 8005ca2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005ca6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005caa:	6013      	str	r3, [r2, #0]
      }

      (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len);
 8005cac:	683b      	ldr	r3, [r7, #0]
 8005cae:	68d9      	ldr	r1, [r3, #12]
 8005cb0:	683b      	ldr	r3, [r7, #0]
 8005cb2:	781a      	ldrb	r2, [r3, #0]
 8005cb4:	683b      	ldr	r3, [r7, #0]
 8005cb6:	691b      	ldr	r3, [r3, #16]
 8005cb8:	b29b      	uxth	r3, r3
 8005cba:	6878      	ldr	r0, [r7, #4]
 8005cbc:	f000 f9a5 	bl	800600a <USB_WritePacket>
 8005cc0:	e0f3      	b.n	8005eaa <USB_EPStartXfer+0x456>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8005cc2:	693b      	ldr	r3, [r7, #16]
 8005cc4:	015a      	lsls	r2, r3, #5
 8005cc6:	697b      	ldr	r3, [r7, #20]
 8005cc8:	4413      	add	r3, r2
 8005cca:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005cce:	691b      	ldr	r3, [r3, #16]
 8005cd0:	693a      	ldr	r2, [r7, #16]
 8005cd2:	0151      	lsls	r1, r2, #5
 8005cd4:	697a      	ldr	r2, [r7, #20]
 8005cd6:	440a      	add	r2, r1
 8005cd8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005cdc:	0cdb      	lsrs	r3, r3, #19
 8005cde:	04db      	lsls	r3, r3, #19
 8005ce0:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8005ce2:	693b      	ldr	r3, [r7, #16]
 8005ce4:	015a      	lsls	r2, r3, #5
 8005ce6:	697b      	ldr	r3, [r7, #20]
 8005ce8:	4413      	add	r3, r2
 8005cea:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005cee:	691b      	ldr	r3, [r3, #16]
 8005cf0:	693a      	ldr	r2, [r7, #16]
 8005cf2:	0151      	lsls	r1, r2, #5
 8005cf4:	697a      	ldr	r2, [r7, #20]
 8005cf6:	440a      	add	r2, r1
 8005cf8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005cfc:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8005d00:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8005d04:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 8005d06:	693b      	ldr	r3, [r7, #16]
 8005d08:	2b00      	cmp	r3, #0
 8005d0a:	d12f      	bne.n	8005d6c <USB_EPStartXfer+0x318>
    {
      if (ep->xfer_len > 0U)
 8005d0c:	683b      	ldr	r3, [r7, #0]
 8005d0e:	691b      	ldr	r3, [r3, #16]
 8005d10:	2b00      	cmp	r3, #0
 8005d12:	d003      	beq.n	8005d1c <USB_EPStartXfer+0x2c8>
      {
        ep->xfer_len = ep->maxpacket;
 8005d14:	683b      	ldr	r3, [r7, #0]
 8005d16:	689a      	ldr	r2, [r3, #8]
 8005d18:	683b      	ldr	r3, [r7, #0]
 8005d1a:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 8005d1c:	683b      	ldr	r3, [r7, #0]
 8005d1e:	689a      	ldr	r2, [r3, #8]
 8005d20:	683b      	ldr	r3, [r7, #0]
 8005d22:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8005d24:	693b      	ldr	r3, [r7, #16]
 8005d26:	015a      	lsls	r2, r3, #5
 8005d28:	697b      	ldr	r3, [r7, #20]
 8005d2a:	4413      	add	r3, r2
 8005d2c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005d30:	691a      	ldr	r2, [r3, #16]
 8005d32:	683b      	ldr	r3, [r7, #0]
 8005d34:	6a1b      	ldr	r3, [r3, #32]
 8005d36:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005d3a:	6939      	ldr	r1, [r7, #16]
 8005d3c:	0148      	lsls	r0, r1, #5
 8005d3e:	6979      	ldr	r1, [r7, #20]
 8005d40:	4401      	add	r1, r0
 8005d42:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8005d46:	4313      	orrs	r3, r2
 8005d48:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8005d4a:	693b      	ldr	r3, [r7, #16]
 8005d4c:	015a      	lsls	r2, r3, #5
 8005d4e:	697b      	ldr	r3, [r7, #20]
 8005d50:	4413      	add	r3, r2
 8005d52:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005d56:	691b      	ldr	r3, [r3, #16]
 8005d58:	693a      	ldr	r2, [r7, #16]
 8005d5a:	0151      	lsls	r1, r2, #5
 8005d5c:	697a      	ldr	r2, [r7, #20]
 8005d5e:	440a      	add	r2, r1
 8005d60:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005d64:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8005d68:	6113      	str	r3, [r2, #16]
 8005d6a:	e061      	b.n	8005e30 <USB_EPStartXfer+0x3dc>
    }
    else
    {
      if (ep->xfer_len == 0U)
 8005d6c:	683b      	ldr	r3, [r7, #0]
 8005d6e:	691b      	ldr	r3, [r3, #16]
 8005d70:	2b00      	cmp	r3, #0
 8005d72:	d125      	bne.n	8005dc0 <USB_EPStartXfer+0x36c>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8005d74:	693b      	ldr	r3, [r7, #16]
 8005d76:	015a      	lsls	r2, r3, #5
 8005d78:	697b      	ldr	r3, [r7, #20]
 8005d7a:	4413      	add	r3, r2
 8005d7c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005d80:	691a      	ldr	r2, [r3, #16]
 8005d82:	683b      	ldr	r3, [r7, #0]
 8005d84:	689b      	ldr	r3, [r3, #8]
 8005d86:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005d8a:	6939      	ldr	r1, [r7, #16]
 8005d8c:	0148      	lsls	r0, r1, #5
 8005d8e:	6979      	ldr	r1, [r7, #20]
 8005d90:	4401      	add	r1, r0
 8005d92:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8005d96:	4313      	orrs	r3, r2
 8005d98:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8005d9a:	693b      	ldr	r3, [r7, #16]
 8005d9c:	015a      	lsls	r2, r3, #5
 8005d9e:	697b      	ldr	r3, [r7, #20]
 8005da0:	4413      	add	r3, r2
 8005da2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005da6:	691b      	ldr	r3, [r3, #16]
 8005da8:	693a      	ldr	r2, [r7, #16]
 8005daa:	0151      	lsls	r1, r2, #5
 8005dac:	697a      	ldr	r2, [r7, #20]
 8005dae:	440a      	add	r2, r1
 8005db0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005db4:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8005db8:	6113      	str	r3, [r2, #16]
 8005dba:	e039      	b.n	8005e30 <USB_EPStartXfer+0x3dc>
 8005dbc:	1ff80000 	.word	0x1ff80000
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8005dc0:	683b      	ldr	r3, [r7, #0]
 8005dc2:	691a      	ldr	r2, [r3, #16]
 8005dc4:	683b      	ldr	r3, [r7, #0]
 8005dc6:	689b      	ldr	r3, [r3, #8]
 8005dc8:	4413      	add	r3, r2
 8005dca:	1e5a      	subs	r2, r3, #1
 8005dcc:	683b      	ldr	r3, [r7, #0]
 8005dce:	689b      	ldr	r3, [r3, #8]
 8005dd0:	fbb2 f3f3 	udiv	r3, r2, r3
 8005dd4:	81fb      	strh	r3, [r7, #14]
        ep->xfer_size = ep->maxpacket * pktcnt;
 8005dd6:	683b      	ldr	r3, [r7, #0]
 8005dd8:	689b      	ldr	r3, [r3, #8]
 8005dda:	89fa      	ldrh	r2, [r7, #14]
 8005ddc:	fb03 f202 	mul.w	r2, r3, r2
 8005de0:	683b      	ldr	r3, [r7, #0]
 8005de2:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8005de4:	693b      	ldr	r3, [r7, #16]
 8005de6:	015a      	lsls	r2, r3, #5
 8005de8:	697b      	ldr	r3, [r7, #20]
 8005dea:	4413      	add	r3, r2
 8005dec:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005df0:	691a      	ldr	r2, [r3, #16]
 8005df2:	89fb      	ldrh	r3, [r7, #14]
 8005df4:	04d9      	lsls	r1, r3, #19
 8005df6:	4b2f      	ldr	r3, [pc, #188]	; (8005eb4 <USB_EPStartXfer+0x460>)
 8005df8:	400b      	ands	r3, r1
 8005dfa:	6939      	ldr	r1, [r7, #16]
 8005dfc:	0148      	lsls	r0, r1, #5
 8005dfe:	6979      	ldr	r1, [r7, #20]
 8005e00:	4401      	add	r1, r0
 8005e02:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8005e06:	4313      	orrs	r3, r2
 8005e08:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8005e0a:	693b      	ldr	r3, [r7, #16]
 8005e0c:	015a      	lsls	r2, r3, #5
 8005e0e:	697b      	ldr	r3, [r7, #20]
 8005e10:	4413      	add	r3, r2
 8005e12:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005e16:	691a      	ldr	r2, [r3, #16]
 8005e18:	683b      	ldr	r3, [r7, #0]
 8005e1a:	6a1b      	ldr	r3, [r3, #32]
 8005e1c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005e20:	6939      	ldr	r1, [r7, #16]
 8005e22:	0148      	lsls	r0, r1, #5
 8005e24:	6979      	ldr	r1, [r7, #20]
 8005e26:	4401      	add	r1, r0
 8005e28:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8005e2c:	4313      	orrs	r3, r2
 8005e2e:	610b      	str	r3, [r1, #16]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8005e30:	683b      	ldr	r3, [r7, #0]
 8005e32:	791b      	ldrb	r3, [r3, #4]
 8005e34:	2b01      	cmp	r3, #1
 8005e36:	d128      	bne.n	8005e8a <USB_EPStartXfer+0x436>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8005e38:	697b      	ldr	r3, [r7, #20]
 8005e3a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005e3e:	689b      	ldr	r3, [r3, #8]
 8005e40:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005e44:	2b00      	cmp	r3, #0
 8005e46:	d110      	bne.n	8005e6a <USB_EPStartXfer+0x416>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8005e48:	693b      	ldr	r3, [r7, #16]
 8005e4a:	015a      	lsls	r2, r3, #5
 8005e4c:	697b      	ldr	r3, [r7, #20]
 8005e4e:	4413      	add	r3, r2
 8005e50:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	693a      	ldr	r2, [r7, #16]
 8005e58:	0151      	lsls	r1, r2, #5
 8005e5a:	697a      	ldr	r2, [r7, #20]
 8005e5c:	440a      	add	r2, r1
 8005e5e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005e62:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8005e66:	6013      	str	r3, [r2, #0]
 8005e68:	e00f      	b.n	8005e8a <USB_EPStartXfer+0x436>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8005e6a:	693b      	ldr	r3, [r7, #16]
 8005e6c:	015a      	lsls	r2, r3, #5
 8005e6e:	697b      	ldr	r3, [r7, #20]
 8005e70:	4413      	add	r3, r2
 8005e72:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	693a      	ldr	r2, [r7, #16]
 8005e7a:	0151      	lsls	r1, r2, #5
 8005e7c:	697a      	ldr	r2, [r7, #20]
 8005e7e:	440a      	add	r2, r1
 8005e80:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005e84:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005e88:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8005e8a:	693b      	ldr	r3, [r7, #16]
 8005e8c:	015a      	lsls	r2, r3, #5
 8005e8e:	697b      	ldr	r3, [r7, #20]
 8005e90:	4413      	add	r3, r2
 8005e92:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	693a      	ldr	r2, [r7, #16]
 8005e9a:	0151      	lsls	r1, r2, #5
 8005e9c:	697a      	ldr	r2, [r7, #20]
 8005e9e:	440a      	add	r2, r1
 8005ea0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005ea4:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8005ea8:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8005eaa:	2300      	movs	r3, #0
}
 8005eac:	4618      	mov	r0, r3
 8005eae:	3718      	adds	r7, #24
 8005eb0:	46bd      	mov	sp, r7
 8005eb2:	bd80      	pop	{r7, pc}
 8005eb4:	1ff80000 	.word	0x1ff80000

08005eb8 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8005eb8:	b480      	push	{r7}
 8005eba:	b087      	sub	sp, #28
 8005ebc:	af00      	add	r7, sp, #0
 8005ebe:	6078      	str	r0, [r7, #4]
 8005ec0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8005ec2:	2300      	movs	r3, #0
 8005ec4:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8005ec6:	2300      	movs	r3, #0
 8005ec8:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8005ece:	683b      	ldr	r3, [r7, #0]
 8005ed0:	785b      	ldrb	r3, [r3, #1]
 8005ed2:	2b01      	cmp	r3, #1
 8005ed4:	d14a      	bne.n	8005f6c <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8005ed6:	683b      	ldr	r3, [r7, #0]
 8005ed8:	781b      	ldrb	r3, [r3, #0]
 8005eda:	015a      	lsls	r2, r3, #5
 8005edc:	693b      	ldr	r3, [r7, #16]
 8005ede:	4413      	add	r3, r2
 8005ee0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005eea:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005eee:	f040 8086 	bne.w	8005ffe <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8005ef2:	683b      	ldr	r3, [r7, #0]
 8005ef4:	781b      	ldrb	r3, [r3, #0]
 8005ef6:	015a      	lsls	r2, r3, #5
 8005ef8:	693b      	ldr	r3, [r7, #16]
 8005efa:	4413      	add	r3, r2
 8005efc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	683a      	ldr	r2, [r7, #0]
 8005f04:	7812      	ldrb	r2, [r2, #0]
 8005f06:	0151      	lsls	r1, r2, #5
 8005f08:	693a      	ldr	r2, [r7, #16]
 8005f0a:	440a      	add	r2, r1
 8005f0c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005f10:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8005f14:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8005f16:	683b      	ldr	r3, [r7, #0]
 8005f18:	781b      	ldrb	r3, [r3, #0]
 8005f1a:	015a      	lsls	r2, r3, #5
 8005f1c:	693b      	ldr	r3, [r7, #16]
 8005f1e:	4413      	add	r3, r2
 8005f20:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	683a      	ldr	r2, [r7, #0]
 8005f28:	7812      	ldrb	r2, [r2, #0]
 8005f2a:	0151      	lsls	r1, r2, #5
 8005f2c:	693a      	ldr	r2, [r7, #16]
 8005f2e:	440a      	add	r2, r1
 8005f30:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005f34:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005f38:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	3301      	adds	r3, #1
 8005f3e:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	f242 7210 	movw	r2, #10000	; 0x2710
 8005f46:	4293      	cmp	r3, r2
 8005f48:	d902      	bls.n	8005f50 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8005f4a:	2301      	movs	r3, #1
 8005f4c:	75fb      	strb	r3, [r7, #23]
          break;
 8005f4e:	e056      	b.n	8005ffe <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8005f50:	683b      	ldr	r3, [r7, #0]
 8005f52:	781b      	ldrb	r3, [r3, #0]
 8005f54:	015a      	lsls	r2, r3, #5
 8005f56:	693b      	ldr	r3, [r7, #16]
 8005f58:	4413      	add	r3, r2
 8005f5a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005f64:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005f68:	d0e7      	beq.n	8005f3a <USB_EPStopXfer+0x82>
 8005f6a:	e048      	b.n	8005ffe <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005f6c:	683b      	ldr	r3, [r7, #0]
 8005f6e:	781b      	ldrb	r3, [r3, #0]
 8005f70:	015a      	lsls	r2, r3, #5
 8005f72:	693b      	ldr	r3, [r7, #16]
 8005f74:	4413      	add	r3, r2
 8005f76:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005f80:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005f84:	d13b      	bne.n	8005ffe <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8005f86:	683b      	ldr	r3, [r7, #0]
 8005f88:	781b      	ldrb	r3, [r3, #0]
 8005f8a:	015a      	lsls	r2, r3, #5
 8005f8c:	693b      	ldr	r3, [r7, #16]
 8005f8e:	4413      	add	r3, r2
 8005f90:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	683a      	ldr	r2, [r7, #0]
 8005f98:	7812      	ldrb	r2, [r2, #0]
 8005f9a:	0151      	lsls	r1, r2, #5
 8005f9c:	693a      	ldr	r2, [r7, #16]
 8005f9e:	440a      	add	r2, r1
 8005fa0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005fa4:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8005fa8:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8005faa:	683b      	ldr	r3, [r7, #0]
 8005fac:	781b      	ldrb	r3, [r3, #0]
 8005fae:	015a      	lsls	r2, r3, #5
 8005fb0:	693b      	ldr	r3, [r7, #16]
 8005fb2:	4413      	add	r3, r2
 8005fb4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	683a      	ldr	r2, [r7, #0]
 8005fbc:	7812      	ldrb	r2, [r2, #0]
 8005fbe:	0151      	lsls	r1, r2, #5
 8005fc0:	693a      	ldr	r2, [r7, #16]
 8005fc2:	440a      	add	r2, r1
 8005fc4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005fc8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005fcc:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8005fce:	68fb      	ldr	r3, [r7, #12]
 8005fd0:	3301      	adds	r3, #1
 8005fd2:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	f242 7210 	movw	r2, #10000	; 0x2710
 8005fda:	4293      	cmp	r3, r2
 8005fdc:	d902      	bls.n	8005fe4 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8005fde:	2301      	movs	r3, #1
 8005fe0:	75fb      	strb	r3, [r7, #23]
          break;
 8005fe2:	e00c      	b.n	8005ffe <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8005fe4:	683b      	ldr	r3, [r7, #0]
 8005fe6:	781b      	ldrb	r3, [r3, #0]
 8005fe8:	015a      	lsls	r2, r3, #5
 8005fea:	693b      	ldr	r3, [r7, #16]
 8005fec:	4413      	add	r3, r2
 8005fee:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005ff8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005ffc:	d0e7      	beq.n	8005fce <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8005ffe:	7dfb      	ldrb	r3, [r7, #23]
}
 8006000:	4618      	mov	r0, r3
 8006002:	371c      	adds	r7, #28
 8006004:	46bd      	mov	sp, r7
 8006006:	bc80      	pop	{r7}
 8006008:	4770      	bx	lr

0800600a <USB_WritePacket>:
  * @param  len  Number of bytes to write
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len)
{
 800600a:	b480      	push	{r7}
 800600c:	b089      	sub	sp, #36	; 0x24
 800600e:	af00      	add	r7, sp, #0
 8006010:	60f8      	str	r0, [r7, #12]
 8006012:	60b9      	str	r1, [r7, #8]
 8006014:	4611      	mov	r1, r2
 8006016:	461a      	mov	r2, r3
 8006018:	460b      	mov	r3, r1
 800601a:	71fb      	strb	r3, [r7, #7]
 800601c:	4613      	mov	r3, r2
 800601e:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8006024:	68bb      	ldr	r3, [r7, #8]
 8006026:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  count32b = ((uint32_t)len + 3U) / 4U;
 8006028:	88bb      	ldrh	r3, [r7, #4]
 800602a:	3303      	adds	r3, #3
 800602c:	089b      	lsrs	r3, r3, #2
 800602e:	613b      	str	r3, [r7, #16]
  for (i = 0U; i < count32b; i++)
 8006030:	2300      	movs	r3, #0
 8006032:	61bb      	str	r3, [r7, #24]
 8006034:	e018      	b.n	8006068 <USB_WritePacket+0x5e>
  {
    USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8006036:	79fb      	ldrb	r3, [r7, #7]
 8006038:	031a      	lsls	r2, r3, #12
 800603a:	697b      	ldr	r3, [r7, #20]
 800603c:	4413      	add	r3, r2
 800603e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006042:	461a      	mov	r2, r3
 8006044:	69fb      	ldr	r3, [r7, #28]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	6013      	str	r3, [r2, #0]
    pSrc++;
 800604a:	69fb      	ldr	r3, [r7, #28]
 800604c:	3301      	adds	r3, #1
 800604e:	61fb      	str	r3, [r7, #28]
    pSrc++;
 8006050:	69fb      	ldr	r3, [r7, #28]
 8006052:	3301      	adds	r3, #1
 8006054:	61fb      	str	r3, [r7, #28]
    pSrc++;
 8006056:	69fb      	ldr	r3, [r7, #28]
 8006058:	3301      	adds	r3, #1
 800605a:	61fb      	str	r3, [r7, #28]
    pSrc++;
 800605c:	69fb      	ldr	r3, [r7, #28]
 800605e:	3301      	adds	r3, #1
 8006060:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 8006062:	69bb      	ldr	r3, [r7, #24]
 8006064:	3301      	adds	r3, #1
 8006066:	61bb      	str	r3, [r7, #24]
 8006068:	69ba      	ldr	r2, [r7, #24]
 800606a:	693b      	ldr	r3, [r7, #16]
 800606c:	429a      	cmp	r2, r3
 800606e:	d3e2      	bcc.n	8006036 <USB_WritePacket+0x2c>
  }

  return HAL_OK;
 8006070:	2300      	movs	r3, #0
}
 8006072:	4618      	mov	r0, r3
 8006074:	3724      	adds	r7, #36	; 0x24
 8006076:	46bd      	mov	sp, r7
 8006078:	bc80      	pop	{r7}
 800607a:	4770      	bx	lr

0800607c <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800607c:	b480      	push	{r7}
 800607e:	b08b      	sub	sp, #44	; 0x2c
 8006080:	af00      	add	r7, sp, #0
 8006082:	60f8      	str	r0, [r7, #12]
 8006084:	60b9      	str	r1, [r7, #8]
 8006086:	4613      	mov	r3, r2
 8006088:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800608a:	68fb      	ldr	r3, [r7, #12]
 800608c:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800608e:	68bb      	ldr	r3, [r7, #8]
 8006090:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8006092:	88fb      	ldrh	r3, [r7, #6]
 8006094:	089b      	lsrs	r3, r3, #2
 8006096:	b29b      	uxth	r3, r3
 8006098:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800609a:	88fb      	ldrh	r3, [r7, #6]
 800609c:	f003 0303 	and.w	r3, r3, #3
 80060a0:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 80060a2:	2300      	movs	r3, #0
 80060a4:	623b      	str	r3, [r7, #32]
 80060a6:	e014      	b.n	80060d2 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80060a8:	69bb      	ldr	r3, [r7, #24]
 80060aa:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80060ae:	681a      	ldr	r2, [r3, #0]
 80060b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060b2:	601a      	str	r2, [r3, #0]
    pDest++;
 80060b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060b6:	3301      	adds	r3, #1
 80060b8:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 80060ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060bc:	3301      	adds	r3, #1
 80060be:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 80060c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060c2:	3301      	adds	r3, #1
 80060c4:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 80060c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060c8:	3301      	adds	r3, #1
 80060ca:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 80060cc:	6a3b      	ldr	r3, [r7, #32]
 80060ce:	3301      	adds	r3, #1
 80060d0:	623b      	str	r3, [r7, #32]
 80060d2:	6a3a      	ldr	r2, [r7, #32]
 80060d4:	697b      	ldr	r3, [r7, #20]
 80060d6:	429a      	cmp	r2, r3
 80060d8:	d3e6      	bcc.n	80060a8 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 80060da:	8bfb      	ldrh	r3, [r7, #30]
 80060dc:	2b00      	cmp	r3, #0
 80060de:	d01e      	beq.n	800611e <USB_ReadPacket+0xa2>
  {
    i = 0U;
 80060e0:	2300      	movs	r3, #0
 80060e2:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 80060e4:	69bb      	ldr	r3, [r7, #24]
 80060e6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80060ea:	461a      	mov	r2, r3
 80060ec:	f107 0310 	add.w	r3, r7, #16
 80060f0:	6812      	ldr	r2, [r2, #0]
 80060f2:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 80060f4:	693a      	ldr	r2, [r7, #16]
 80060f6:	6a3b      	ldr	r3, [r7, #32]
 80060f8:	b2db      	uxtb	r3, r3
 80060fa:	00db      	lsls	r3, r3, #3
 80060fc:	fa22 f303 	lsr.w	r3, r2, r3
 8006100:	b2da      	uxtb	r2, r3
 8006102:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006104:	701a      	strb	r2, [r3, #0]
      i++;
 8006106:	6a3b      	ldr	r3, [r7, #32]
 8006108:	3301      	adds	r3, #1
 800610a:	623b      	str	r3, [r7, #32]
      pDest++;
 800610c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800610e:	3301      	adds	r3, #1
 8006110:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 8006112:	8bfb      	ldrh	r3, [r7, #30]
 8006114:	3b01      	subs	r3, #1
 8006116:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8006118:	8bfb      	ldrh	r3, [r7, #30]
 800611a:	2b00      	cmp	r3, #0
 800611c:	d1ea      	bne.n	80060f4 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800611e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8006120:	4618      	mov	r0, r3
 8006122:	372c      	adds	r7, #44	; 0x2c
 8006124:	46bd      	mov	sp, r7
 8006126:	bc80      	pop	{r7}
 8006128:	4770      	bx	lr

0800612a <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800612a:	b480      	push	{r7}
 800612c:	b085      	sub	sp, #20
 800612e:	af00      	add	r7, sp, #0
 8006130:	6078      	str	r0, [r7, #4]
 8006132:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006138:	683b      	ldr	r3, [r7, #0]
 800613a:	781b      	ldrb	r3, [r3, #0]
 800613c:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800613e:	683b      	ldr	r3, [r7, #0]
 8006140:	785b      	ldrb	r3, [r3, #1]
 8006142:	2b01      	cmp	r3, #1
 8006144:	d12c      	bne.n	80061a0 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8006146:	68bb      	ldr	r3, [r7, #8]
 8006148:	015a      	lsls	r2, r3, #5
 800614a:	68fb      	ldr	r3, [r7, #12]
 800614c:	4413      	add	r3, r2
 800614e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	2b00      	cmp	r3, #0
 8006156:	db12      	blt.n	800617e <USB_EPSetStall+0x54>
 8006158:	68bb      	ldr	r3, [r7, #8]
 800615a:	2b00      	cmp	r3, #0
 800615c:	d00f      	beq.n	800617e <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800615e:	68bb      	ldr	r3, [r7, #8]
 8006160:	015a      	lsls	r2, r3, #5
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	4413      	add	r3, r2
 8006166:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	68ba      	ldr	r2, [r7, #8]
 800616e:	0151      	lsls	r1, r2, #5
 8006170:	68fa      	ldr	r2, [r7, #12]
 8006172:	440a      	add	r2, r1
 8006174:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006178:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800617c:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800617e:	68bb      	ldr	r3, [r7, #8]
 8006180:	015a      	lsls	r2, r3, #5
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	4413      	add	r3, r2
 8006186:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	68ba      	ldr	r2, [r7, #8]
 800618e:	0151      	lsls	r1, r2, #5
 8006190:	68fa      	ldr	r2, [r7, #12]
 8006192:	440a      	add	r2, r1
 8006194:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006198:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800619c:	6013      	str	r3, [r2, #0]
 800619e:	e02b      	b.n	80061f8 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 80061a0:	68bb      	ldr	r3, [r7, #8]
 80061a2:	015a      	lsls	r2, r3, #5
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	4413      	add	r3, r2
 80061a8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	2b00      	cmp	r3, #0
 80061b0:	db12      	blt.n	80061d8 <USB_EPSetStall+0xae>
 80061b2:	68bb      	ldr	r3, [r7, #8]
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	d00f      	beq.n	80061d8 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 80061b8:	68bb      	ldr	r3, [r7, #8]
 80061ba:	015a      	lsls	r2, r3, #5
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	4413      	add	r3, r2
 80061c0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	68ba      	ldr	r2, [r7, #8]
 80061c8:	0151      	lsls	r1, r2, #5
 80061ca:	68fa      	ldr	r2, [r7, #12]
 80061cc:	440a      	add	r2, r1
 80061ce:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80061d2:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80061d6:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 80061d8:	68bb      	ldr	r3, [r7, #8]
 80061da:	015a      	lsls	r2, r3, #5
 80061dc:	68fb      	ldr	r3, [r7, #12]
 80061de:	4413      	add	r3, r2
 80061e0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	68ba      	ldr	r2, [r7, #8]
 80061e8:	0151      	lsls	r1, r2, #5
 80061ea:	68fa      	ldr	r2, [r7, #12]
 80061ec:	440a      	add	r2, r1
 80061ee:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80061f2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80061f6:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80061f8:	2300      	movs	r3, #0
}
 80061fa:	4618      	mov	r0, r3
 80061fc:	3714      	adds	r7, #20
 80061fe:	46bd      	mov	sp, r7
 8006200:	bc80      	pop	{r7}
 8006202:	4770      	bx	lr

08006204 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8006204:	b480      	push	{r7}
 8006206:	b085      	sub	sp, #20
 8006208:	af00      	add	r7, sp, #0
 800620a:	6078      	str	r0, [r7, #4]
 800620c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006212:	683b      	ldr	r3, [r7, #0]
 8006214:	781b      	ldrb	r3, [r3, #0]
 8006216:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8006218:	683b      	ldr	r3, [r7, #0]
 800621a:	785b      	ldrb	r3, [r3, #1]
 800621c:	2b01      	cmp	r3, #1
 800621e:	d128      	bne.n	8006272 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8006220:	68bb      	ldr	r3, [r7, #8]
 8006222:	015a      	lsls	r2, r3, #5
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	4413      	add	r3, r2
 8006228:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	68ba      	ldr	r2, [r7, #8]
 8006230:	0151      	lsls	r1, r2, #5
 8006232:	68fa      	ldr	r2, [r7, #12]
 8006234:	440a      	add	r2, r1
 8006236:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800623a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800623e:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8006240:	683b      	ldr	r3, [r7, #0]
 8006242:	791b      	ldrb	r3, [r3, #4]
 8006244:	2b03      	cmp	r3, #3
 8006246:	d003      	beq.n	8006250 <USB_EPClearStall+0x4c>
 8006248:	683b      	ldr	r3, [r7, #0]
 800624a:	791b      	ldrb	r3, [r3, #4]
 800624c:	2b02      	cmp	r3, #2
 800624e:	d138      	bne.n	80062c2 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8006250:	68bb      	ldr	r3, [r7, #8]
 8006252:	015a      	lsls	r2, r3, #5
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	4413      	add	r3, r2
 8006258:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	68ba      	ldr	r2, [r7, #8]
 8006260:	0151      	lsls	r1, r2, #5
 8006262:	68fa      	ldr	r2, [r7, #12]
 8006264:	440a      	add	r2, r1
 8006266:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800626a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800626e:	6013      	str	r3, [r2, #0]
 8006270:	e027      	b.n	80062c2 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8006272:	68bb      	ldr	r3, [r7, #8]
 8006274:	015a      	lsls	r2, r3, #5
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	4413      	add	r3, r2
 800627a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	68ba      	ldr	r2, [r7, #8]
 8006282:	0151      	lsls	r1, r2, #5
 8006284:	68fa      	ldr	r2, [r7, #12]
 8006286:	440a      	add	r2, r1
 8006288:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800628c:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8006290:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8006292:	683b      	ldr	r3, [r7, #0]
 8006294:	791b      	ldrb	r3, [r3, #4]
 8006296:	2b03      	cmp	r3, #3
 8006298:	d003      	beq.n	80062a2 <USB_EPClearStall+0x9e>
 800629a:	683b      	ldr	r3, [r7, #0]
 800629c:	791b      	ldrb	r3, [r3, #4]
 800629e:	2b02      	cmp	r3, #2
 80062a0:	d10f      	bne.n	80062c2 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80062a2:	68bb      	ldr	r3, [r7, #8]
 80062a4:	015a      	lsls	r2, r3, #5
 80062a6:	68fb      	ldr	r3, [r7, #12]
 80062a8:	4413      	add	r3, r2
 80062aa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	68ba      	ldr	r2, [r7, #8]
 80062b2:	0151      	lsls	r1, r2, #5
 80062b4:	68fa      	ldr	r2, [r7, #12]
 80062b6:	440a      	add	r2, r1
 80062b8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80062bc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80062c0:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 80062c2:	2300      	movs	r3, #0
}
 80062c4:	4618      	mov	r0, r3
 80062c6:	3714      	adds	r7, #20
 80062c8:	46bd      	mov	sp, r7
 80062ca:	bc80      	pop	{r7}
 80062cc:	4770      	bx	lr

080062ce <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 80062ce:	b480      	push	{r7}
 80062d0:	b085      	sub	sp, #20
 80062d2:	af00      	add	r7, sp, #0
 80062d4:	6078      	str	r0, [r7, #4]
 80062d6:	460b      	mov	r3, r1
 80062d8:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 80062de:	68fb      	ldr	r3, [r7, #12]
 80062e0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	68fa      	ldr	r2, [r7, #12]
 80062e8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80062ec:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 80062f0:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 80062f2:	68fb      	ldr	r3, [r7, #12]
 80062f4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80062f8:	681a      	ldr	r2, [r3, #0]
 80062fa:	78fb      	ldrb	r3, [r7, #3]
 80062fc:	011b      	lsls	r3, r3, #4
 80062fe:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 8006302:	68f9      	ldr	r1, [r7, #12]
 8006304:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006308:	4313      	orrs	r3, r2
 800630a:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800630c:	2300      	movs	r3, #0
}
 800630e:	4618      	mov	r0, r3
 8006310:	3714      	adds	r7, #20
 8006312:	46bd      	mov	sp, r7
 8006314:	bc80      	pop	{r7}
 8006316:	4770      	bx	lr

08006318 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 8006318:	b480      	push	{r7}
 800631a:	b085      	sub	sp, #20
 800631c:	af00      	add	r7, sp, #0
 800631e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8006324:	68fb      	ldr	r3, [r7, #12]
 8006326:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	68fa      	ldr	r2, [r7, #12]
 800632e:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8006332:	f023 0303 	bic.w	r3, r3, #3
 8006336:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8006338:	68fb      	ldr	r3, [r7, #12]
 800633a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800633e:	685b      	ldr	r3, [r3, #4]
 8006340:	68fa      	ldr	r2, [r7, #12]
 8006342:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006346:	f023 0302 	bic.w	r3, r3, #2
 800634a:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800634c:	2300      	movs	r3, #0
}
 800634e:	4618      	mov	r0, r3
 8006350:	3714      	adds	r7, #20
 8006352:	46bd      	mov	sp, r7
 8006354:	bc80      	pop	{r7}
 8006356:	4770      	bx	lr

08006358 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8006358:	b480      	push	{r7}
 800635a:	b085      	sub	sp, #20
 800635c:	af00      	add	r7, sp, #0
 800635e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	68fa      	ldr	r2, [r7, #12]
 800636e:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8006372:	f023 0303 	bic.w	r3, r3, #3
 8006376:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8006378:	68fb      	ldr	r3, [r7, #12]
 800637a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800637e:	685b      	ldr	r3, [r3, #4]
 8006380:	68fa      	ldr	r2, [r7, #12]
 8006382:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006386:	f043 0302 	orr.w	r3, r3, #2
 800638a:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800638c:	2300      	movs	r3, #0
}
 800638e:	4618      	mov	r0, r3
 8006390:	3714      	adds	r7, #20
 8006392:	46bd      	mov	sp, r7
 8006394:	bc80      	pop	{r7}
 8006396:	4770      	bx	lr

08006398 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8006398:	b480      	push	{r7}
 800639a:	b085      	sub	sp, #20
 800639c:	af00      	add	r7, sp, #0
 800639e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	695b      	ldr	r3, [r3, #20]
 80063a4:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	699b      	ldr	r3, [r3, #24]
 80063aa:	68fa      	ldr	r2, [r7, #12]
 80063ac:	4013      	ands	r3, r2
 80063ae:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 80063b0:	68fb      	ldr	r3, [r7, #12]
}
 80063b2:	4618      	mov	r0, r3
 80063b4:	3714      	adds	r7, #20
 80063b6:	46bd      	mov	sp, r7
 80063b8:	bc80      	pop	{r7}
 80063ba:	4770      	bx	lr

080063bc <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 80063bc:	b480      	push	{r7}
 80063be:	b085      	sub	sp, #20
 80063c0:	af00      	add	r7, sp, #0
 80063c2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80063c8:	68fb      	ldr	r3, [r7, #12]
 80063ca:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80063ce:	699b      	ldr	r3, [r3, #24]
 80063d0:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80063d8:	69db      	ldr	r3, [r3, #28]
 80063da:	68ba      	ldr	r2, [r7, #8]
 80063dc:	4013      	ands	r3, r2
 80063de:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 80063e0:	68bb      	ldr	r3, [r7, #8]
 80063e2:	0c1b      	lsrs	r3, r3, #16
}
 80063e4:	4618      	mov	r0, r3
 80063e6:	3714      	adds	r7, #20
 80063e8:	46bd      	mov	sp, r7
 80063ea:	bc80      	pop	{r7}
 80063ec:	4770      	bx	lr

080063ee <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 80063ee:	b480      	push	{r7}
 80063f0:	b085      	sub	sp, #20
 80063f2:	af00      	add	r7, sp, #0
 80063f4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006400:	699b      	ldr	r3, [r3, #24]
 8006402:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800640a:	69db      	ldr	r3, [r3, #28]
 800640c:	68ba      	ldr	r2, [r7, #8]
 800640e:	4013      	ands	r3, r2
 8006410:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8006412:	68bb      	ldr	r3, [r7, #8]
 8006414:	b29b      	uxth	r3, r3
}
 8006416:	4618      	mov	r0, r3
 8006418:	3714      	adds	r7, #20
 800641a:	46bd      	mov	sp, r7
 800641c:	bc80      	pop	{r7}
 800641e:	4770      	bx	lr

08006420 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8006420:	b480      	push	{r7}
 8006422:	b085      	sub	sp, #20
 8006424:	af00      	add	r7, sp, #0
 8006426:	6078      	str	r0, [r7, #4]
 8006428:	460b      	mov	r3, r1
 800642a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8006430:	78fb      	ldrb	r3, [r7, #3]
 8006432:	015a      	lsls	r2, r3, #5
 8006434:	68fb      	ldr	r3, [r7, #12]
 8006436:	4413      	add	r3, r2
 8006438:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800643c:	689b      	ldr	r3, [r3, #8]
 800643e:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8006440:	68fb      	ldr	r3, [r7, #12]
 8006442:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006446:	695b      	ldr	r3, [r3, #20]
 8006448:	68ba      	ldr	r2, [r7, #8]
 800644a:	4013      	ands	r3, r2
 800644c:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800644e:	68bb      	ldr	r3, [r7, #8]
}
 8006450:	4618      	mov	r0, r3
 8006452:	3714      	adds	r7, #20
 8006454:	46bd      	mov	sp, r7
 8006456:	bc80      	pop	{r7}
 8006458:	4770      	bx	lr

0800645a <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800645a:	b480      	push	{r7}
 800645c:	b087      	sub	sp, #28
 800645e:	af00      	add	r7, sp, #0
 8006460:	6078      	str	r0, [r7, #4]
 8006462:	460b      	mov	r3, r1
 8006464:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800646a:	697b      	ldr	r3, [r7, #20]
 800646c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006470:	691b      	ldr	r3, [r3, #16]
 8006472:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8006474:	697b      	ldr	r3, [r7, #20]
 8006476:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800647a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800647c:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800647e:	78fb      	ldrb	r3, [r7, #3]
 8006480:	f003 030f 	and.w	r3, r3, #15
 8006484:	68fa      	ldr	r2, [r7, #12]
 8006486:	fa22 f303 	lsr.w	r3, r2, r3
 800648a:	01db      	lsls	r3, r3, #7
 800648c:	b2db      	uxtb	r3, r3
 800648e:	693a      	ldr	r2, [r7, #16]
 8006490:	4313      	orrs	r3, r2
 8006492:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8006494:	78fb      	ldrb	r3, [r7, #3]
 8006496:	015a      	lsls	r2, r3, #5
 8006498:	697b      	ldr	r3, [r7, #20]
 800649a:	4413      	add	r3, r2
 800649c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80064a0:	689b      	ldr	r3, [r3, #8]
 80064a2:	693a      	ldr	r2, [r7, #16]
 80064a4:	4013      	ands	r3, r2
 80064a6:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80064a8:	68bb      	ldr	r3, [r7, #8]
}
 80064aa:	4618      	mov	r0, r3
 80064ac:	371c      	adds	r7, #28
 80064ae:	46bd      	mov	sp, r7
 80064b0:	bc80      	pop	{r7}
 80064b2:	4770      	bx	lr

080064b4 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 80064b4:	b480      	push	{r7}
 80064b6:	b083      	sub	sp, #12
 80064b8:	af00      	add	r7, sp, #0
 80064ba:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	695b      	ldr	r3, [r3, #20]
 80064c0:	f003 0301 	and.w	r3, r3, #1
}
 80064c4:	4618      	mov	r0, r3
 80064c6:	370c      	adds	r7, #12
 80064c8:	46bd      	mov	sp, r7
 80064ca:	bc80      	pop	{r7}
 80064cc:	4770      	bx	lr

080064ce <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 80064ce:	b480      	push	{r7}
 80064d0:	b085      	sub	sp, #20
 80064d2:	af00      	add	r7, sp, #0
 80064d4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 80064da:	68fb      	ldr	r3, [r7, #12]
 80064dc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	68fa      	ldr	r2, [r7, #12]
 80064e4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80064e8:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 80064ec:	f023 0307 	bic.w	r3, r3, #7
 80064f0:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 80064f2:	68fb      	ldr	r3, [r7, #12]
 80064f4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80064f8:	685b      	ldr	r3, [r3, #4]
 80064fa:	68fa      	ldr	r2, [r7, #12]
 80064fc:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006500:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006504:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8006506:	2300      	movs	r3, #0
}
 8006508:	4618      	mov	r0, r3
 800650a:	3714      	adds	r7, #20
 800650c:	46bd      	mov	sp, r7
 800650e:	bc80      	pop	{r7}
 8006510:	4770      	bx	lr
	...

08006514 <USB_EP0_OutStart>:
  * @param  USBx  Selected device
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t *psetup)
{
 8006514:	b480      	push	{r7}
 8006516:	b085      	sub	sp, #20
 8006518:	af00      	add	r7, sp, #0
 800651a:	6078      	str	r0, [r7, #4]
 800651c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	60fb      	str	r3, [r7, #12]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	333c      	adds	r3, #60	; 0x3c
 8006526:	3304      	adds	r3, #4
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	60bb      	str	r3, [r7, #8]
  UNUSED(psetup);

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800652c:	68bb      	ldr	r3, [r7, #8]
 800652e:	4a1c      	ldr	r2, [pc, #112]	; (80065a0 <USB_EP0_OutStart+0x8c>)
 8006530:	4293      	cmp	r3, r2
 8006532:	d90a      	bls.n	800654a <USB_EP0_OutStart+0x36>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006540:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006544:	d101      	bne.n	800654a <USB_EP0_OutStart+0x36>
    {
      return HAL_OK;
 8006546:	2300      	movs	r3, #0
 8006548:	e024      	b.n	8006594 <USB_EP0_OutStart+0x80>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006550:	461a      	mov	r2, r3
 8006552:	2300      	movs	r3, #0
 8006554:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8006556:	68fb      	ldr	r3, [r7, #12]
 8006558:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800655c:	691b      	ldr	r3, [r3, #16]
 800655e:	68fa      	ldr	r2, [r7, #12]
 8006560:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006564:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8006568:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800656a:	68fb      	ldr	r3, [r7, #12]
 800656c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006570:	691b      	ldr	r3, [r3, #16]
 8006572:	68fa      	ldr	r2, [r7, #12]
 8006574:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006578:	f043 0318 	orr.w	r3, r3, #24
 800657c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006584:	691b      	ldr	r3, [r3, #16]
 8006586:	68fa      	ldr	r2, [r7, #12]
 8006588:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800658c:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 8006590:	6113      	str	r3, [r2, #16]

  return HAL_OK;
 8006592:	2300      	movs	r3, #0
}
 8006594:	4618      	mov	r0, r3
 8006596:	3714      	adds	r7, #20
 8006598:	46bd      	mov	sp, r7
 800659a:	bc80      	pop	{r7}
 800659c:	4770      	bx	lr
 800659e:	bf00      	nop
 80065a0:	4f54300a 	.word	0x4f54300a

080065a4 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80065a4:	b480      	push	{r7}
 80065a6:	b085      	sub	sp, #20
 80065a8:	af00      	add	r7, sp, #0
 80065aa:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80065ac:	2300      	movs	r3, #0
 80065ae:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	3301      	adds	r3, #1
 80065b4:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	4a12      	ldr	r2, [pc, #72]	; (8006604 <USB_CoreReset+0x60>)
 80065ba:	4293      	cmp	r3, r2
 80065bc:	d901      	bls.n	80065c2 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80065be:	2303      	movs	r3, #3
 80065c0:	e01b      	b.n	80065fa <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	691b      	ldr	r3, [r3, #16]
 80065c6:	2b00      	cmp	r3, #0
 80065c8:	daf2      	bge.n	80065b0 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 80065ca:	2300      	movs	r3, #0
 80065cc:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	691b      	ldr	r3, [r3, #16]
 80065d2:	f043 0201 	orr.w	r2, r3, #1
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80065da:	68fb      	ldr	r3, [r7, #12]
 80065dc:	3301      	adds	r3, #1
 80065de:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80065e0:	68fb      	ldr	r3, [r7, #12]
 80065e2:	4a08      	ldr	r2, [pc, #32]	; (8006604 <USB_CoreReset+0x60>)
 80065e4:	4293      	cmp	r3, r2
 80065e6:	d901      	bls.n	80065ec <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 80065e8:	2303      	movs	r3, #3
 80065ea:	e006      	b.n	80065fa <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	691b      	ldr	r3, [r3, #16]
 80065f0:	f003 0301 	and.w	r3, r3, #1
 80065f4:	2b01      	cmp	r3, #1
 80065f6:	d0f0      	beq.n	80065da <USB_CoreReset+0x36>

  return HAL_OK;
 80065f8:	2300      	movs	r3, #0
}
 80065fa:	4618      	mov	r0, r3
 80065fc:	3714      	adds	r7, #20
 80065fe:	46bd      	mov	sp, r7
 8006600:	bc80      	pop	{r7}
 8006602:	4770      	bx	lr
 8006604:	00030d40 	.word	0x00030d40

08006608 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8006608:	b580      	push	{r7, lr}
 800660a:	b084      	sub	sp, #16
 800660c:	af00      	add	r7, sp, #0
 800660e:	6078      	str	r0, [r7, #4]
 8006610:	460b      	mov	r3, r1
 8006612:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 8006614:	2300      	movs	r3, #0
 8006616:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_HandleTypeDef   *hcdc;

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	7c1b      	ldrb	r3, [r3, #16]
 800661c:	2b00      	cmp	r3, #0
 800661e:	d115      	bne.n	800664c <USBD_CDC_Init+0x44>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8006620:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006624:	2202      	movs	r2, #2
 8006626:	2181      	movs	r1, #129	; 0x81
 8006628:	6878      	ldr	r0, [r7, #4]
 800662a:	f001 ff22 	bl	8008472 <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	2201      	movs	r2, #1
 8006632:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8006634:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006638:	2202      	movs	r2, #2
 800663a:	2101      	movs	r1, #1
 800663c:	6878      	ldr	r0, [r7, #4]
 800663e:	f001 ff18 	bl	8008472 <USBD_LL_OpenEP>
                   CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	2201      	movs	r2, #1
 8006646:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
 800664a:	e012      	b.n	8006672 <USBD_CDC_Init+0x6a>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800664c:	2340      	movs	r3, #64	; 0x40
 800664e:	2202      	movs	r2, #2
 8006650:	2181      	movs	r1, #129	; 0x81
 8006652:	6878      	ldr	r0, [r7, #4]
 8006654:	f001 ff0d 	bl	8008472 <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	2201      	movs	r2, #1
 800665c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800665e:	2340      	movs	r3, #64	; 0x40
 8006660:	2202      	movs	r2, #2
 8006662:	2101      	movs	r1, #1
 8006664:	6878      	ldr	r0, [r7, #4]
 8006666:	f001 ff04 	bl	8008472 <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	2201      	movs	r2, #1
 800666e:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8006672:	2308      	movs	r3, #8
 8006674:	2203      	movs	r2, #3
 8006676:	2182      	movs	r1, #130	; 0x82
 8006678:	6878      	ldr	r0, [r7, #4]
 800667a:	f001 fefa 	bl	8008472 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	2201      	movs	r2, #1
 8006682:	641a      	str	r2, [r3, #64]	; 0x40

  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8006684:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8006688:	f002 f81a 	bl	80086c0 <USBD_static_malloc>
 800668c:	4602      	mov	r2, r0
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8

  if (pdev->pClassData == NULL)
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800669a:	2b00      	cmp	r3, #0
 800669c:	d102      	bne.n	80066a4 <USBD_CDC_Init+0x9c>
  {
    ret = 1U;
 800669e:	2301      	movs	r3, #1
 80066a0:	73fb      	strb	r3, [r7, #15]
 80066a2:	e026      	b.n	80066f2 <USBD_CDC_Init+0xea>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80066aa:	60bb      	str	r3, [r7, #8]

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 80066b6:	68bb      	ldr	r3, [r7, #8]
 80066b8:	2200      	movs	r2, #0
 80066ba:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    hcdc->RxState = 0U;
 80066be:	68bb      	ldr	r3, [r7, #8]
 80066c0:	2200      	movs	r2, #0
 80066c2:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

    if (pdev->dev_speed == USBD_SPEED_HIGH)
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	7c1b      	ldrb	r3, [r3, #16]
 80066ca:	2b00      	cmp	r3, #0
 80066cc:	d109      	bne.n	80066e2 <USBD_CDC_Init+0xda>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80066ce:	68bb      	ldr	r3, [r7, #8]
 80066d0:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80066d4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80066d8:	2101      	movs	r1, #1
 80066da:	6878      	ldr	r0, [r7, #4]
 80066dc:	f001 ffb9 	bl	8008652 <USBD_LL_PrepareReceive>
 80066e0:	e007      	b.n	80066f2 <USBD_CDC_Init+0xea>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80066e2:	68bb      	ldr	r3, [r7, #8]
 80066e4:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80066e8:	2340      	movs	r3, #64	; 0x40
 80066ea:	2101      	movs	r1, #1
 80066ec:	6878      	ldr	r0, [r7, #4]
 80066ee:	f001 ffb0 	bl	8008652 <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
 80066f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80066f4:	4618      	mov	r0, r3
 80066f6:	3710      	adds	r7, #16
 80066f8:	46bd      	mov	sp, r7
 80066fa:	bd80      	pop	{r7, pc}

080066fc <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80066fc:	b580      	push	{r7, lr}
 80066fe:	b084      	sub	sp, #16
 8006700:	af00      	add	r7, sp, #0
 8006702:	6078      	str	r0, [r7, #4]
 8006704:	460b      	mov	r3, r1
 8006706:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 8006708:	2300      	movs	r3, #0
 800670a:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800670c:	2181      	movs	r1, #129	; 0x81
 800670e:	6878      	ldr	r0, [r7, #4]
 8006710:	f001 fed5 	bl	80084be <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	2200      	movs	r2, #0
 8006718:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800671a:	2101      	movs	r1, #1
 800671c:	6878      	ldr	r0, [r7, #4]
 800671e:	f001 fece 	bl	80084be <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	2200      	movs	r2, #0
 8006726:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800672a:	2182      	movs	r1, #130	; 0x82
 800672c:	6878      	ldr	r0, [r7, #4]
 800672e:	f001 fec6 	bl	80084be <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	2200      	movs	r2, #0
 8006736:	641a      	str	r2, [r3, #64]	; 0x40

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800673e:	2b00      	cmp	r3, #0
 8006740:	d00e      	beq.n	8006760 <USBD_CDC_DeInit+0x64>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8006748:	685b      	ldr	r3, [r3, #4]
 800674a:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006752:	4618      	mov	r0, r3
 8006754:	f001 ffc0 	bl	80086d8 <USBD_static_free>
    pdev->pClassData = NULL;
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	2200      	movs	r2, #0
 800675c:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }

  return ret;
 8006760:	7bfb      	ldrb	r3, [r7, #15]
}
 8006762:	4618      	mov	r0, r3
 8006764:	3710      	adds	r7, #16
 8006766:	46bd      	mov	sp, r7
 8006768:	bd80      	pop	{r7, pc}

0800676a <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 800676a:	b580      	push	{r7, lr}
 800676c:	b086      	sub	sp, #24
 800676e:	af00      	add	r7, sp, #0
 8006770:	6078      	str	r0, [r7, #4]
 8006772:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800677a:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 800677c:	2300      	movs	r3, #0
 800677e:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 8006780:	2300      	movs	r3, #0
 8006782:	81bb      	strh	r3, [r7, #12]
  uint8_t ret = USBD_OK;
 8006784:	2300      	movs	r3, #0
 8006786:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006788:	683b      	ldr	r3, [r7, #0]
 800678a:	781b      	ldrb	r3, [r3, #0]
 800678c:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8006790:	2b00      	cmp	r3, #0
 8006792:	d039      	beq.n	8006808 <USBD_CDC_Setup+0x9e>
 8006794:	2b20      	cmp	r3, #32
 8006796:	d17f      	bne.n	8006898 <USBD_CDC_Setup+0x12e>
  {
    case USB_REQ_TYPE_CLASS :
      if (req->wLength)
 8006798:	683b      	ldr	r3, [r7, #0]
 800679a:	88db      	ldrh	r3, [r3, #6]
 800679c:	2b00      	cmp	r3, #0
 800679e:	d029      	beq.n	80067f4 <USBD_CDC_Setup+0x8a>
      {
        if (req->bmRequest & 0x80U)
 80067a0:	683b      	ldr	r3, [r7, #0]
 80067a2:	781b      	ldrb	r3, [r3, #0]
 80067a4:	b25b      	sxtb	r3, r3
 80067a6:	2b00      	cmp	r3, #0
 80067a8:	da11      	bge.n	80067ce <USBD_CDC_Setup+0x64>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80067b0:	689b      	ldr	r3, [r3, #8]
 80067b2:	683a      	ldr	r2, [r7, #0]
 80067b4:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)(void *)hcdc->data,
 80067b6:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80067b8:	683a      	ldr	r2, [r7, #0]
 80067ba:	88d2      	ldrh	r2, [r2, #6]
 80067bc:	4798      	blx	r3
                                                            req->wLength);

          USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 80067be:	6939      	ldr	r1, [r7, #16]
 80067c0:	683b      	ldr	r3, [r7, #0]
 80067c2:	88db      	ldrh	r3, [r3, #6]
 80067c4:	461a      	mov	r2, r3
 80067c6:	6878      	ldr	r0, [r7, #4]
 80067c8:	f001 fa41 	bl	8007c4e <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)(void *)req, 0U);
      }
      break;
 80067cc:	e06b      	b.n	80068a6 <USBD_CDC_Setup+0x13c>
          hcdc->CmdOpCode = req->bRequest;
 80067ce:	683b      	ldr	r3, [r7, #0]
 80067d0:	785a      	ldrb	r2, [r3, #1]
 80067d2:	693b      	ldr	r3, [r7, #16]
 80067d4:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 80067d8:	683b      	ldr	r3, [r7, #0]
 80067da:	88db      	ldrh	r3, [r3, #6]
 80067dc:	b2da      	uxtb	r2, r3
 80067de:	693b      	ldr	r3, [r7, #16]
 80067e0:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 80067e4:	6939      	ldr	r1, [r7, #16]
 80067e6:	683b      	ldr	r3, [r7, #0]
 80067e8:	88db      	ldrh	r3, [r3, #6]
 80067ea:	461a      	mov	r2, r3
 80067ec:	6878      	ldr	r0, [r7, #4]
 80067ee:	f001 fa5c 	bl	8007caa <USBD_CtlPrepareRx>
      break;
 80067f2:	e058      	b.n	80068a6 <USBD_CDC_Setup+0x13c>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80067fa:	689b      	ldr	r3, [r3, #8]
 80067fc:	683a      	ldr	r2, [r7, #0]
 80067fe:	7850      	ldrb	r0, [r2, #1]
 8006800:	2200      	movs	r2, #0
 8006802:	6839      	ldr	r1, [r7, #0]
 8006804:	4798      	blx	r3
      break;
 8006806:	e04e      	b.n	80068a6 <USBD_CDC_Setup+0x13c>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8006808:	683b      	ldr	r3, [r7, #0]
 800680a:	785b      	ldrb	r3, [r3, #1]
 800680c:	2b0b      	cmp	r3, #11
 800680e:	d02e      	beq.n	800686e <USBD_CDC_Setup+0x104>
 8006810:	2b0b      	cmp	r3, #11
 8006812:	dc38      	bgt.n	8006886 <USBD_CDC_Setup+0x11c>
 8006814:	2b00      	cmp	r3, #0
 8006816:	d002      	beq.n	800681e <USBD_CDC_Setup+0xb4>
 8006818:	2b0a      	cmp	r3, #10
 800681a:	d014      	beq.n	8006846 <USBD_CDC_Setup+0xdc>
 800681c:	e033      	b.n	8006886 <USBD_CDC_Setup+0x11c>
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006824:	2b03      	cmp	r3, #3
 8006826:	d107      	bne.n	8006838 <USBD_CDC_Setup+0xce>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 8006828:	f107 030c 	add.w	r3, r7, #12
 800682c:	2202      	movs	r2, #2
 800682e:	4619      	mov	r1, r3
 8006830:	6878      	ldr	r0, [r7, #4]
 8006832:	f001 fa0c 	bl	8007c4e <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8006836:	e02e      	b.n	8006896 <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 8006838:	6839      	ldr	r1, [r7, #0]
 800683a:	6878      	ldr	r0, [r7, #4]
 800683c:	f001 f99d 	bl	8007b7a <USBD_CtlError>
            ret = USBD_FAIL;
 8006840:	2302      	movs	r3, #2
 8006842:	75fb      	strb	r3, [r7, #23]
          break;
 8006844:	e027      	b.n	8006896 <USBD_CDC_Setup+0x12c>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800684c:	2b03      	cmp	r3, #3
 800684e:	d107      	bne.n	8006860 <USBD_CDC_Setup+0xf6>
          {
            USBD_CtlSendData(pdev, &ifalt, 1U);
 8006850:	f107 030f 	add.w	r3, r7, #15
 8006854:	2201      	movs	r2, #1
 8006856:	4619      	mov	r1, r3
 8006858:	6878      	ldr	r0, [r7, #4]
 800685a:	f001 f9f8 	bl	8007c4e <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800685e:	e01a      	b.n	8006896 <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 8006860:	6839      	ldr	r1, [r7, #0]
 8006862:	6878      	ldr	r0, [r7, #4]
 8006864:	f001 f989 	bl	8007b7a <USBD_CtlError>
            ret = USBD_FAIL;
 8006868:	2302      	movs	r3, #2
 800686a:	75fb      	strb	r3, [r7, #23]
          break;
 800686c:	e013      	b.n	8006896 <USBD_CDC_Setup+0x12c>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006874:	2b03      	cmp	r3, #3
 8006876:	d00d      	beq.n	8006894 <USBD_CDC_Setup+0x12a>
          {
            USBD_CtlError(pdev, req);
 8006878:	6839      	ldr	r1, [r7, #0]
 800687a:	6878      	ldr	r0, [r7, #4]
 800687c:	f001 f97d 	bl	8007b7a <USBD_CtlError>
            ret = USBD_FAIL;
 8006880:	2302      	movs	r3, #2
 8006882:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8006884:	e006      	b.n	8006894 <USBD_CDC_Setup+0x12a>

        default:
          USBD_CtlError(pdev, req);
 8006886:	6839      	ldr	r1, [r7, #0]
 8006888:	6878      	ldr	r0, [r7, #4]
 800688a:	f001 f976 	bl	8007b7a <USBD_CtlError>
          ret = USBD_FAIL;
 800688e:	2302      	movs	r3, #2
 8006890:	75fb      	strb	r3, [r7, #23]
          break;
 8006892:	e000      	b.n	8006896 <USBD_CDC_Setup+0x12c>
          break;
 8006894:	bf00      	nop
      }
      break;
 8006896:	e006      	b.n	80068a6 <USBD_CDC_Setup+0x13c>

    default:
      USBD_CtlError(pdev, req);
 8006898:	6839      	ldr	r1, [r7, #0]
 800689a:	6878      	ldr	r0, [r7, #4]
 800689c:	f001 f96d 	bl	8007b7a <USBD_CtlError>
      ret = USBD_FAIL;
 80068a0:	2302      	movs	r3, #2
 80068a2:	75fb      	strb	r3, [r7, #23]
      break;
 80068a4:	bf00      	nop
  }

  return ret;
 80068a6:	7dfb      	ldrb	r3, [r7, #23]
}
 80068a8:	4618      	mov	r0, r3
 80068aa:	3718      	adds	r7, #24
 80068ac:	46bd      	mov	sp, r7
 80068ae:	bd80      	pop	{r7, pc}

080068b0 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80068b0:	b580      	push	{r7, lr}
 80068b2:	b084      	sub	sp, #16
 80068b4:	af00      	add	r7, sp, #0
 80068b6:	6078      	str	r0, [r7, #4]
 80068b8:	460b      	mov	r3, r1
 80068ba:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80068c2:	60fb      	str	r3, [r7, #12]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80068ca:	60bb      	str	r3, [r7, #8]

  if (pdev->pClassData != NULL)
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80068d2:	2b00      	cmp	r3, #0
 80068d4:	d03a      	beq.n	800694c <USBD_CDC_DataIn+0x9c>
  {
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 80068d6:	78fa      	ldrb	r2, [r7, #3]
 80068d8:	6879      	ldr	r1, [r7, #4]
 80068da:	4613      	mov	r3, r2
 80068dc:	009b      	lsls	r3, r3, #2
 80068de:	4413      	add	r3, r2
 80068e0:	009b      	lsls	r3, r3, #2
 80068e2:	440b      	add	r3, r1
 80068e4:	331c      	adds	r3, #28
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	2b00      	cmp	r3, #0
 80068ea:	d029      	beq.n	8006940 <USBD_CDC_DataIn+0x90>
 80068ec:	78fa      	ldrb	r2, [r7, #3]
 80068ee:	6879      	ldr	r1, [r7, #4]
 80068f0:	4613      	mov	r3, r2
 80068f2:	009b      	lsls	r3, r3, #2
 80068f4:	4413      	add	r3, r2
 80068f6:	009b      	lsls	r3, r3, #2
 80068f8:	440b      	add	r3, r1
 80068fa:	331c      	adds	r3, #28
 80068fc:	681a      	ldr	r2, [r3, #0]
 80068fe:	78f9      	ldrb	r1, [r7, #3]
 8006900:	68b8      	ldr	r0, [r7, #8]
 8006902:	460b      	mov	r3, r1
 8006904:	00db      	lsls	r3, r3, #3
 8006906:	440b      	add	r3, r1
 8006908:	009b      	lsls	r3, r3, #2
 800690a:	4403      	add	r3, r0
 800690c:	3344      	adds	r3, #68	; 0x44
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	fbb2 f1f3 	udiv	r1, r2, r3
 8006914:	fb01 f303 	mul.w	r3, r1, r3
 8006918:	1ad3      	subs	r3, r2, r3
 800691a:	2b00      	cmp	r3, #0
 800691c:	d110      	bne.n	8006940 <USBD_CDC_DataIn+0x90>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 800691e:	78fa      	ldrb	r2, [r7, #3]
 8006920:	6879      	ldr	r1, [r7, #4]
 8006922:	4613      	mov	r3, r2
 8006924:	009b      	lsls	r3, r3, #2
 8006926:	4413      	add	r3, r2
 8006928:	009b      	lsls	r3, r3, #2
 800692a:	440b      	add	r3, r1
 800692c:	331c      	adds	r3, #28
 800692e:	2200      	movs	r2, #0
 8006930:	601a      	str	r2, [r3, #0]

      /* Send ZLP */
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8006932:	78f9      	ldrb	r1, [r7, #3]
 8006934:	2300      	movs	r3, #0
 8006936:	2200      	movs	r2, #0
 8006938:	6878      	ldr	r0, [r7, #4]
 800693a:	f001 fe67 	bl	800860c <USBD_LL_Transmit>
 800693e:	e003      	b.n	8006948 <USBD_CDC_DataIn+0x98>
    }
    else
    {
      hcdc->TxState = 0U;
 8006940:	68fb      	ldr	r3, [r7, #12]
 8006942:	2200      	movs	r2, #0
 8006944:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }
    return USBD_OK;
 8006948:	2300      	movs	r3, #0
 800694a:	e000      	b.n	800694e <USBD_CDC_DataIn+0x9e>
  }
  else
  {
    return USBD_FAIL;
 800694c:	2302      	movs	r3, #2
  }
}
 800694e:	4618      	mov	r0, r3
 8006950:	3710      	adds	r7, #16
 8006952:	46bd      	mov	sp, r7
 8006954:	bd80      	pop	{r7, pc}

08006956 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8006956:	b580      	push	{r7, lr}
 8006958:	b084      	sub	sp, #16
 800695a:	af00      	add	r7, sp, #0
 800695c:	6078      	str	r0, [r7, #4]
 800695e:	460b      	mov	r3, r1
 8006960:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006968:	60fb      	str	r3, [r7, #12]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800696a:	78fb      	ldrb	r3, [r7, #3]
 800696c:	4619      	mov	r1, r3
 800696e:	6878      	ldr	r0, [r7, #4]
 8006970:	f001 fe92 	bl	8008698 <USBD_LL_GetRxDataSize>
 8006974:	4602      	mov	r2, r0
 8006976:	68fb      	ldr	r3, [r7, #12]
 8006978:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if (pdev->pClassData != NULL)
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006982:	2b00      	cmp	r3, #0
 8006984:	d00d      	beq.n	80069a2 <USBD_CDC_DataOut+0x4c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800698c:	68db      	ldr	r3, [r3, #12]
 800698e:	68fa      	ldr	r2, [r7, #12]
 8006990:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 8006994:	68fa      	ldr	r2, [r7, #12]
 8006996:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 800699a:	4611      	mov	r1, r2
 800699c:	4798      	blx	r3

    return USBD_OK;
 800699e:	2300      	movs	r3, #0
 80069a0:	e000      	b.n	80069a4 <USBD_CDC_DataOut+0x4e>
  }
  else
  {
    return USBD_FAIL;
 80069a2:	2302      	movs	r3, #2
  }
}
 80069a4:	4618      	mov	r0, r3
 80069a6:	3710      	adds	r7, #16
 80069a8:	46bd      	mov	sp, r7
 80069aa:	bd80      	pop	{r7, pc}

080069ac <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 80069ac:	b580      	push	{r7, lr}
 80069ae:	b084      	sub	sp, #16
 80069b0:	af00      	add	r7, sp, #0
 80069b2:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80069ba:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80069c2:	2b00      	cmp	r3, #0
 80069c4:	d015      	beq.n	80069f2 <USBD_CDC_EP0_RxReady+0x46>
 80069c6:	68fb      	ldr	r3, [r7, #12]
 80069c8:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 80069cc:	2bff      	cmp	r3, #255	; 0xff
 80069ce:	d010      	beq.n	80069f2 <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80069d6:	689b      	ldr	r3, [r3, #8]
 80069d8:	68fa      	ldr	r2, [r7, #12]
 80069da:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)(void *)hcdc->data,
 80069de:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 80069e0:	68fa      	ldr	r2, [r7, #12]
 80069e2:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 80069e6:	b292      	uxth	r2, r2
 80069e8:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 80069ea:	68fb      	ldr	r3, [r7, #12]
 80069ec:	22ff      	movs	r2, #255	; 0xff
 80069ee:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200

  }
  return USBD_OK;
 80069f2:	2300      	movs	r3, #0
}
 80069f4:	4618      	mov	r0, r3
 80069f6:	3710      	adds	r7, #16
 80069f8:	46bd      	mov	sp, r7
 80069fa:	bd80      	pop	{r7, pc}

080069fc <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 80069fc:	b480      	push	{r7}
 80069fe:	b083      	sub	sp, #12
 8006a00:	af00      	add	r7, sp, #0
 8006a02:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgFSDesc);
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	2243      	movs	r2, #67	; 0x43
 8006a08:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 8006a0a:	4b03      	ldr	r3, [pc, #12]	; (8006a18 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 8006a0c:	4618      	mov	r0, r3
 8006a0e:	370c      	adds	r7, #12
 8006a10:	46bd      	mov	sp, r7
 8006a12:	bc80      	pop	{r7}
 8006a14:	4770      	bx	lr
 8006a16:	bf00      	nop
 8006a18:	20000094 	.word	0x20000094

08006a1c <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8006a1c:	b480      	push	{r7}
 8006a1e:	b083      	sub	sp, #12
 8006a20:	af00      	add	r7, sp, #0
 8006a22:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgHSDesc);
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	2243      	movs	r2, #67	; 0x43
 8006a28:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 8006a2a:	4b03      	ldr	r3, [pc, #12]	; (8006a38 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 8006a2c:	4618      	mov	r0, r3
 8006a2e:	370c      	adds	r7, #12
 8006a30:	46bd      	mov	sp, r7
 8006a32:	bc80      	pop	{r7}
 8006a34:	4770      	bx	lr
 8006a36:	bf00      	nop
 8006a38:	20000050 	.word	0x20000050

08006a3c <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8006a3c:	b480      	push	{r7}
 8006a3e:	b083      	sub	sp, #12
 8006a40:	af00      	add	r7, sp, #0
 8006a42:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_OtherSpeedCfgDesc);
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	2243      	movs	r2, #67	; 0x43
 8006a48:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 8006a4a:	4b03      	ldr	r3, [pc, #12]	; (8006a58 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 8006a4c:	4618      	mov	r0, r3
 8006a4e:	370c      	adds	r7, #12
 8006a50:	46bd      	mov	sp, r7
 8006a52:	bc80      	pop	{r7}
 8006a54:	4770      	bx	lr
 8006a56:	bf00      	nop
 8006a58:	200000d8 	.word	0x200000d8

08006a5c <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8006a5c:	b480      	push	{r7}
 8006a5e:	b083      	sub	sp, #12
 8006a60:	af00      	add	r7, sp, #0
 8006a62:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_DeviceQualifierDesc);
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	220a      	movs	r2, #10
 8006a68:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 8006a6a:	4b03      	ldr	r3, [pc, #12]	; (8006a78 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8006a6c:	4618      	mov	r0, r3
 8006a6e:	370c      	adds	r7, #12
 8006a70:	46bd      	mov	sp, r7
 8006a72:	bc80      	pop	{r7}
 8006a74:	4770      	bx	lr
 8006a76:	bf00      	nop
 8006a78:	2000000c 	.word	0x2000000c

08006a7c <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                    USBD_CDC_ItfTypeDef *fops)
{
 8006a7c:	b480      	push	{r7}
 8006a7e:	b085      	sub	sp, #20
 8006a80:	af00      	add	r7, sp, #0
 8006a82:	6078      	str	r0, [r7, #4]
 8006a84:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 8006a86:	2302      	movs	r3, #2
 8006a88:	73fb      	strb	r3, [r7, #15]

  if (fops != NULL)
 8006a8a:	683b      	ldr	r3, [r7, #0]
 8006a8c:	2b00      	cmp	r3, #0
 8006a8e:	d005      	beq.n	8006a9c <USBD_CDC_RegisterInterface+0x20>
  {
    pdev->pUserData = fops;
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	683a      	ldr	r2, [r7, #0]
 8006a94:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    ret = USBD_OK;
 8006a98:	2300      	movs	r3, #0
 8006a9a:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8006a9c:	7bfb      	ldrb	r3, [r7, #15]
}
 8006a9e:	4618      	mov	r0, r3
 8006aa0:	3714      	adds	r7, #20
 8006aa2:	46bd      	mov	sp, r7
 8006aa4:	bc80      	pop	{r7}
 8006aa6:	4770      	bx	lr

08006aa8 <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
 8006aa8:	b480      	push	{r7}
 8006aaa:	b087      	sub	sp, #28
 8006aac:	af00      	add	r7, sp, #0
 8006aae:	60f8      	str	r0, [r7, #12]
 8006ab0:	60b9      	str	r1, [r7, #8]
 8006ab2:	4613      	mov	r3, r2
 8006ab4:	80fb      	strh	r3, [r7, #6]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8006ab6:	68fb      	ldr	r3, [r7, #12]
 8006ab8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006abc:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 8006abe:	697b      	ldr	r3, [r7, #20]
 8006ac0:	68ba      	ldr	r2, [r7, #8]
 8006ac2:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 8006ac6:	88fa      	ldrh	r2, [r7, #6]
 8006ac8:	697b      	ldr	r3, [r7, #20]
 8006aca:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return USBD_OK;
 8006ace:	2300      	movs	r3, #0
}
 8006ad0:	4618      	mov	r0, r3
 8006ad2:	371c      	adds	r7, #28
 8006ad4:	46bd      	mov	sp, r7
 8006ad6:	bc80      	pop	{r7}
 8006ad8:	4770      	bx	lr

08006ada <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff)
{
 8006ada:	b480      	push	{r7}
 8006adc:	b085      	sub	sp, #20
 8006ade:	af00      	add	r7, sp, #0
 8006ae0:	6078      	str	r0, [r7, #4]
 8006ae2:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006aea:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 8006aec:	68fb      	ldr	r3, [r7, #12]
 8006aee:	683a      	ldr	r2, [r7, #0]
 8006af0:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return USBD_OK;
 8006af4:	2300      	movs	r3, #0
}
 8006af6:	4618      	mov	r0, r3
 8006af8:	3714      	adds	r7, #20
 8006afa:	46bd      	mov	sp, r7
 8006afc:	bc80      	pop	{r7}
 8006afe:	4770      	bx	lr

08006b00 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8006b00:	b580      	push	{r7, lr}
 8006b02:	b084      	sub	sp, #16
 8006b04:	af00      	add	r7, sp, #0
 8006b06:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006b0e:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData != NULL)
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006b16:	2b00      	cmp	r3, #0
 8006b18:	d01c      	beq.n	8006b54 <USBD_CDC_TransmitPacket+0x54>
  {
    if (hcdc->TxState == 0U)
 8006b1a:	68fb      	ldr	r3, [r7, #12]
 8006b1c:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8006b20:	2b00      	cmp	r3, #0
 8006b22:	d115      	bne.n	8006b50 <USBD_CDC_TransmitPacket+0x50>
    {
      /* Tx Transfer in progress */
      hcdc->TxState = 1U;
 8006b24:	68fb      	ldr	r3, [r7, #12]
 8006b26:	2201      	movs	r2, #1
 8006b28:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

      /* Update the packet total length */
      pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 8006b2c:	68fb      	ldr	r3, [r7, #12]
 8006b2e:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	631a      	str	r2, [r3, #48]	; 0x30

      /* Transmit next packet */
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 8006b36:	68fb      	ldr	r3, [r7, #12]
 8006b38:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
                       (uint16_t)hcdc->TxLength);
 8006b3c:	68fb      	ldr	r3, [r7, #12]
 8006b3e:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 8006b42:	b29b      	uxth	r3, r3
 8006b44:	2181      	movs	r1, #129	; 0x81
 8006b46:	6878      	ldr	r0, [r7, #4]
 8006b48:	f001 fd60 	bl	800860c <USBD_LL_Transmit>

      return USBD_OK;
 8006b4c:	2300      	movs	r3, #0
 8006b4e:	e002      	b.n	8006b56 <USBD_CDC_TransmitPacket+0x56>
    }
    else
    {
      return USBD_BUSY;
 8006b50:	2301      	movs	r3, #1
 8006b52:	e000      	b.n	8006b56 <USBD_CDC_TransmitPacket+0x56>
    }
  }
  else
  {
    return USBD_FAIL;
 8006b54:	2302      	movs	r3, #2
  }
}
 8006b56:	4618      	mov	r0, r3
 8006b58:	3710      	adds	r7, #16
 8006b5a:	46bd      	mov	sp, r7
 8006b5c:	bd80      	pop	{r7, pc}

08006b5e <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8006b5e:	b580      	push	{r7, lr}
 8006b60:	b084      	sub	sp, #16
 8006b62:	af00      	add	r7, sp, #0
 8006b64:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006b6c:	60fb      	str	r3, [r7, #12]

  /* Suspend or Resume USB Out process */
  if (pdev->pClassData != NULL)
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006b74:	2b00      	cmp	r3, #0
 8006b76:	d017      	beq.n	8006ba8 <USBD_CDC_ReceivePacket+0x4a>
  {
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	7c1b      	ldrb	r3, [r3, #16]
 8006b7c:	2b00      	cmp	r3, #0
 8006b7e:	d109      	bne.n	8006b94 <USBD_CDC_ReceivePacket+0x36>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8006b80:	68fb      	ldr	r3, [r7, #12]
 8006b82:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8006b86:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006b8a:	2101      	movs	r1, #1
 8006b8c:	6878      	ldr	r0, [r7, #4]
 8006b8e:	f001 fd60 	bl	8008652 <USBD_LL_PrepareReceive>
 8006b92:	e007      	b.n	8006ba4 <USBD_CDC_ReceivePacket+0x46>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8006b94:	68fb      	ldr	r3, [r7, #12]
 8006b96:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8006b9a:	2340      	movs	r3, #64	; 0x40
 8006b9c:	2101      	movs	r1, #1
 8006b9e:	6878      	ldr	r0, [r7, #4]
 8006ba0:	f001 fd57 	bl	8008652 <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 8006ba4:	2300      	movs	r3, #0
 8006ba6:	e000      	b.n	8006baa <USBD_CDC_ReceivePacket+0x4c>
  }
  else
  {
    return USBD_FAIL;
 8006ba8:	2302      	movs	r3, #2
  }
}
 8006baa:	4618      	mov	r0, r3
 8006bac:	3710      	adds	r7, #16
 8006bae:	46bd      	mov	sp, r7
 8006bb0:	bd80      	pop	{r7, pc}

08006bb2 <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8006bb2:	b580      	push	{r7, lr}
 8006bb4:	b084      	sub	sp, #16
 8006bb6:	af00      	add	r7, sp, #0
 8006bb8:	60f8      	str	r0, [r7, #12]
 8006bba:	60b9      	str	r1, [r7, #8]
 8006bbc:	4613      	mov	r3, r2
 8006bbe:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8006bc0:	68fb      	ldr	r3, [r7, #12]
 8006bc2:	2b00      	cmp	r3, #0
 8006bc4:	d101      	bne.n	8006bca <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 8006bc6:	2302      	movs	r3, #2
 8006bc8:	e01a      	b.n	8006c00 <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 8006bca:	68fb      	ldr	r3, [r7, #12]
 8006bcc:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006bd0:	2b00      	cmp	r3, #0
 8006bd2:	d003      	beq.n	8006bdc <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 8006bd4:	68fb      	ldr	r3, [r7, #12]
 8006bd6:	2200      	movs	r2, #0
 8006bd8:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8006bdc:	68bb      	ldr	r3, [r7, #8]
 8006bde:	2b00      	cmp	r3, #0
 8006be0:	d003      	beq.n	8006bea <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 8006be2:	68fb      	ldr	r3, [r7, #12]
 8006be4:	68ba      	ldr	r2, [r7, #8]
 8006be6:	f8c3 22b0 	str.w	r2, [r3, #688]	; 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8006bea:	68fb      	ldr	r3, [r7, #12]
 8006bec:	2201      	movs	r2, #1
 8006bee:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 8006bf2:	68fb      	ldr	r3, [r7, #12]
 8006bf4:	79fa      	ldrb	r2, [r7, #7]
 8006bf6:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 8006bf8:	68f8      	ldr	r0, [r7, #12]
 8006bfa:	f001 fbdb 	bl	80083b4 <USBD_LL_Init>

  return USBD_OK;
 8006bfe:	2300      	movs	r3, #0
}
 8006c00:	4618      	mov	r0, r3
 8006c02:	3710      	adds	r7, #16
 8006c04:	46bd      	mov	sp, r7
 8006c06:	bd80      	pop	{r7, pc}

08006c08 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8006c08:	b480      	push	{r7}
 8006c0a:	b085      	sub	sp, #20
 8006c0c:	af00      	add	r7, sp, #0
 8006c0e:	6078      	str	r0, [r7, #4]
 8006c10:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 8006c12:	2300      	movs	r3, #0
 8006c14:	73fb      	strb	r3, [r7, #15]
  if (pclass != NULL)
 8006c16:	683b      	ldr	r3, [r7, #0]
 8006c18:	2b00      	cmp	r3, #0
 8006c1a:	d006      	beq.n	8006c2a <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	683a      	ldr	r2, [r7, #0]
 8006c20:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
    status = USBD_OK;
 8006c24:	2300      	movs	r3, #0
 8006c26:	73fb      	strb	r3, [r7, #15]
 8006c28:	e001      	b.n	8006c2e <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 8006c2a:	2302      	movs	r3, #2
 8006c2c:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8006c2e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006c30:	4618      	mov	r0, r3
 8006c32:	3714      	adds	r7, #20
 8006c34:	46bd      	mov	sp, r7
 8006c36:	bc80      	pop	{r7}
 8006c38:	4770      	bx	lr

08006c3a <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 8006c3a:	b580      	push	{r7, lr}
 8006c3c:	b082      	sub	sp, #8
 8006c3e:	af00      	add	r7, sp, #0
 8006c40:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 8006c42:	6878      	ldr	r0, [r7, #4]
 8006c44:	f001 fbfa 	bl	800843c <USBD_LL_Start>

  return USBD_OK;
 8006c48:	2300      	movs	r3, #0
}
 8006c4a:	4618      	mov	r0, r3
 8006c4c:	3708      	adds	r7, #8
 8006c4e:	46bd      	mov	sp, r7
 8006c50:	bd80      	pop	{r7, pc}

08006c52 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 8006c52:	b480      	push	{r7}
 8006c54:	b083      	sub	sp, #12
 8006c56:	af00      	add	r7, sp, #0
 8006c58:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8006c5a:	2300      	movs	r3, #0
}
 8006c5c:	4618      	mov	r0, r3
 8006c5e:	370c      	adds	r7, #12
 8006c60:	46bd      	mov	sp, r7
 8006c62:	bc80      	pop	{r7}
 8006c64:	4770      	bx	lr

08006c66 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8006c66:	b580      	push	{r7, lr}
 8006c68:	b084      	sub	sp, #16
 8006c6a:	af00      	add	r7, sp, #0
 8006c6c:	6078      	str	r0, [r7, #4]
 8006c6e:	460b      	mov	r3, r1
 8006c70:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 8006c72:	2302      	movs	r3, #2
 8006c74:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006c7c:	2b00      	cmp	r3, #0
 8006c7e:	d00c      	beq.n	8006c9a <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	78fa      	ldrb	r2, [r7, #3]
 8006c8a:	4611      	mov	r1, r2
 8006c8c:	6878      	ldr	r0, [r7, #4]
 8006c8e:	4798      	blx	r3
 8006c90:	4603      	mov	r3, r0
 8006c92:	2b00      	cmp	r3, #0
 8006c94:	d101      	bne.n	8006c9a <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 8006c96:	2300      	movs	r3, #0
 8006c98:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 8006c9a:	7bfb      	ldrb	r3, [r7, #15]
}
 8006c9c:	4618      	mov	r0, r3
 8006c9e:	3710      	adds	r7, #16
 8006ca0:	46bd      	mov	sp, r7
 8006ca2:	bd80      	pop	{r7, pc}

08006ca4 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8006ca4:	b580      	push	{r7, lr}
 8006ca6:	b082      	sub	sp, #8
 8006ca8:	af00      	add	r7, sp, #0
 8006caa:	6078      	str	r0, [r7, #4]
 8006cac:	460b      	mov	r3, r1
 8006cae:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006cb6:	685b      	ldr	r3, [r3, #4]
 8006cb8:	78fa      	ldrb	r2, [r7, #3]
 8006cba:	4611      	mov	r1, r2
 8006cbc:	6878      	ldr	r0, [r7, #4]
 8006cbe:	4798      	blx	r3

  return USBD_OK;
 8006cc0:	2300      	movs	r3, #0
}
 8006cc2:	4618      	mov	r0, r3
 8006cc4:	3708      	adds	r7, #8
 8006cc6:	46bd      	mov	sp, r7
 8006cc8:	bd80      	pop	{r7, pc}

08006cca <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8006cca:	b580      	push	{r7, lr}
 8006ccc:	b082      	sub	sp, #8
 8006cce:	af00      	add	r7, sp, #0
 8006cd0:	6078      	str	r0, [r7, #4]
 8006cd2:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8006cda:	6839      	ldr	r1, [r7, #0]
 8006cdc:	4618      	mov	r0, r3
 8006cde:	f000 ff10 	bl	8007b02 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	2201      	movs	r2, #1
 8006ce6:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 8006cf0:	461a      	mov	r2, r3
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8006cfe:	f003 031f 	and.w	r3, r3, #31
 8006d02:	2b02      	cmp	r3, #2
 8006d04:	d016      	beq.n	8006d34 <USBD_LL_SetupStage+0x6a>
 8006d06:	2b02      	cmp	r3, #2
 8006d08:	d81c      	bhi.n	8006d44 <USBD_LL_SetupStage+0x7a>
 8006d0a:	2b00      	cmp	r3, #0
 8006d0c:	d002      	beq.n	8006d14 <USBD_LL_SetupStage+0x4a>
 8006d0e:	2b01      	cmp	r3, #1
 8006d10:	d008      	beq.n	8006d24 <USBD_LL_SetupStage+0x5a>
 8006d12:	e017      	b.n	8006d44 <USBD_LL_SetupStage+0x7a>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8006d1a:	4619      	mov	r1, r3
 8006d1c:	6878      	ldr	r0, [r7, #4]
 8006d1e:	f000 fa03 	bl	8007128 <USBD_StdDevReq>
      break;
 8006d22:	e01a      	b.n	8006d5a <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8006d2a:	4619      	mov	r1, r3
 8006d2c:	6878      	ldr	r0, [r7, #4]
 8006d2e:	f000 fa65 	bl	80071fc <USBD_StdItfReq>
      break;
 8006d32:	e012      	b.n	8006d5a <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8006d3a:	4619      	mov	r1, r3
 8006d3c:	6878      	ldr	r0, [r7, #4]
 8006d3e:	f000 faa5 	bl	800728c <USBD_StdEPReq>
      break;
 8006d42:	e00a      	b.n	8006d5a <USBD_LL_SetupStage+0x90>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8006d4a:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8006d4e:	b2db      	uxtb	r3, r3
 8006d50:	4619      	mov	r1, r3
 8006d52:	6878      	ldr	r0, [r7, #4]
 8006d54:	f001 fbd2 	bl	80084fc <USBD_LL_StallEP>
      break;
 8006d58:	bf00      	nop
  }

  return USBD_OK;
 8006d5a:	2300      	movs	r3, #0
}
 8006d5c:	4618      	mov	r0, r3
 8006d5e:	3708      	adds	r7, #8
 8006d60:	46bd      	mov	sp, r7
 8006d62:	bd80      	pop	{r7, pc}

08006d64 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8006d64:	b580      	push	{r7, lr}
 8006d66:	b086      	sub	sp, #24
 8006d68:	af00      	add	r7, sp, #0
 8006d6a:	60f8      	str	r0, [r7, #12]
 8006d6c:	460b      	mov	r3, r1
 8006d6e:	607a      	str	r2, [r7, #4]
 8006d70:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8006d72:	7afb      	ldrb	r3, [r7, #11]
 8006d74:	2b00      	cmp	r3, #0
 8006d76:	d14b      	bne.n	8006e10 <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 8006d78:	68fb      	ldr	r3, [r7, #12]
 8006d7a:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 8006d7e:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8006d80:	68fb      	ldr	r3, [r7, #12]
 8006d82:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8006d86:	2b03      	cmp	r3, #3
 8006d88:	d134      	bne.n	8006df4 <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 8006d8a:	697b      	ldr	r3, [r7, #20]
 8006d8c:	68da      	ldr	r2, [r3, #12]
 8006d8e:	697b      	ldr	r3, [r7, #20]
 8006d90:	691b      	ldr	r3, [r3, #16]
 8006d92:	429a      	cmp	r2, r3
 8006d94:	d919      	bls.n	8006dca <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 8006d96:	697b      	ldr	r3, [r7, #20]
 8006d98:	68da      	ldr	r2, [r3, #12]
 8006d9a:	697b      	ldr	r3, [r7, #20]
 8006d9c:	691b      	ldr	r3, [r3, #16]
 8006d9e:	1ad2      	subs	r2, r2, r3
 8006da0:	697b      	ldr	r3, [r7, #20]
 8006da2:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8006da4:	697b      	ldr	r3, [r7, #20]
 8006da6:	68da      	ldr	r2, [r3, #12]
 8006da8:	697b      	ldr	r3, [r7, #20]
 8006daa:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 8006dac:	429a      	cmp	r2, r3
 8006dae:	d203      	bcs.n	8006db8 <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8006db0:	697b      	ldr	r3, [r7, #20]
 8006db2:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 8006db4:	b29b      	uxth	r3, r3
 8006db6:	e002      	b.n	8006dbe <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8006db8:	697b      	ldr	r3, [r7, #20]
 8006dba:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 8006dbc:	b29b      	uxth	r3, r3
 8006dbe:	461a      	mov	r2, r3
 8006dc0:	6879      	ldr	r1, [r7, #4]
 8006dc2:	68f8      	ldr	r0, [r7, #12]
 8006dc4:	f000 ff8f 	bl	8007ce6 <USBD_CtlContinueRx>
 8006dc8:	e038      	b.n	8006e3c <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8006dca:	68fb      	ldr	r3, [r7, #12]
 8006dcc:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006dd0:	691b      	ldr	r3, [r3, #16]
 8006dd2:	2b00      	cmp	r3, #0
 8006dd4:	d00a      	beq.n	8006dec <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8006ddc:	2b03      	cmp	r3, #3
 8006dde:	d105      	bne.n	8006dec <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 8006de0:	68fb      	ldr	r3, [r7, #12]
 8006de2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006de6:	691b      	ldr	r3, [r3, #16]
 8006de8:	68f8      	ldr	r0, [r7, #12]
 8006dea:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 8006dec:	68f8      	ldr	r0, [r7, #12]
 8006dee:	f000 ff8c 	bl	8007d0a <USBD_CtlSendStatus>
 8006df2:	e023      	b.n	8006e3c <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 8006df4:	68fb      	ldr	r3, [r7, #12]
 8006df6:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8006dfa:	2b05      	cmp	r3, #5
 8006dfc:	d11e      	bne.n	8006e3c <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 8006dfe:	68fb      	ldr	r3, [r7, #12]
 8006e00:	2200      	movs	r2, #0
 8006e02:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
        USBD_LL_StallEP(pdev, 0U);
 8006e06:	2100      	movs	r1, #0
 8006e08:	68f8      	ldr	r0, [r7, #12]
 8006e0a:	f001 fb77 	bl	80084fc <USBD_LL_StallEP>
 8006e0e:	e015      	b.n	8006e3c <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 8006e10:	68fb      	ldr	r3, [r7, #12]
 8006e12:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006e16:	699b      	ldr	r3, [r3, #24]
 8006e18:	2b00      	cmp	r3, #0
 8006e1a:	d00d      	beq.n	8006e38 <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8006e1c:	68fb      	ldr	r3, [r7, #12]
 8006e1e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 8006e22:	2b03      	cmp	r3, #3
 8006e24:	d108      	bne.n	8006e38 <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 8006e26:	68fb      	ldr	r3, [r7, #12]
 8006e28:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006e2c:	699b      	ldr	r3, [r3, #24]
 8006e2e:	7afa      	ldrb	r2, [r7, #11]
 8006e30:	4611      	mov	r1, r2
 8006e32:	68f8      	ldr	r0, [r7, #12]
 8006e34:	4798      	blx	r3
 8006e36:	e001      	b.n	8006e3c <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8006e38:	2302      	movs	r3, #2
 8006e3a:	e000      	b.n	8006e3e <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 8006e3c:	2300      	movs	r3, #0
}
 8006e3e:	4618      	mov	r0, r3
 8006e40:	3718      	adds	r7, #24
 8006e42:	46bd      	mov	sp, r7
 8006e44:	bd80      	pop	{r7, pc}

08006e46 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8006e46:	b580      	push	{r7, lr}
 8006e48:	b086      	sub	sp, #24
 8006e4a:	af00      	add	r7, sp, #0
 8006e4c:	60f8      	str	r0, [r7, #12]
 8006e4e:	460b      	mov	r3, r1
 8006e50:	607a      	str	r2, [r7, #4]
 8006e52:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8006e54:	7afb      	ldrb	r3, [r7, #11]
 8006e56:	2b00      	cmp	r3, #0
 8006e58:	d17f      	bne.n	8006f5a <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 8006e5a:	68fb      	ldr	r3, [r7, #12]
 8006e5c:	3314      	adds	r3, #20
 8006e5e:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8006e60:	68fb      	ldr	r3, [r7, #12]
 8006e62:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8006e66:	2b02      	cmp	r3, #2
 8006e68:	d15c      	bne.n	8006f24 <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 8006e6a:	697b      	ldr	r3, [r7, #20]
 8006e6c:	68da      	ldr	r2, [r3, #12]
 8006e6e:	697b      	ldr	r3, [r7, #20]
 8006e70:	691b      	ldr	r3, [r3, #16]
 8006e72:	429a      	cmp	r2, r3
 8006e74:	d915      	bls.n	8006ea2 <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 8006e76:	697b      	ldr	r3, [r7, #20]
 8006e78:	68da      	ldr	r2, [r3, #12]
 8006e7a:	697b      	ldr	r3, [r7, #20]
 8006e7c:	691b      	ldr	r3, [r3, #16]
 8006e7e:	1ad2      	subs	r2, r2, r3
 8006e80:	697b      	ldr	r3, [r7, #20]
 8006e82:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 8006e84:	697b      	ldr	r3, [r7, #20]
 8006e86:	68db      	ldr	r3, [r3, #12]
 8006e88:	b29b      	uxth	r3, r3
 8006e8a:	461a      	mov	r2, r3
 8006e8c:	6879      	ldr	r1, [r7, #4]
 8006e8e:	68f8      	ldr	r0, [r7, #12]
 8006e90:	f000 fef9 	bl	8007c86 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8006e94:	2300      	movs	r3, #0
 8006e96:	2200      	movs	r2, #0
 8006e98:	2100      	movs	r1, #0
 8006e9a:	68f8      	ldr	r0, [r7, #12]
 8006e9c:	f001 fbd9 	bl	8008652 <USBD_LL_PrepareReceive>
 8006ea0:	e04e      	b.n	8006f40 <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8006ea2:	697b      	ldr	r3, [r7, #20]
 8006ea4:	689b      	ldr	r3, [r3, #8]
 8006ea6:	697a      	ldr	r2, [r7, #20]
 8006ea8:	6912      	ldr	r2, [r2, #16]
 8006eaa:	fbb3 f1f2 	udiv	r1, r3, r2
 8006eae:	fb01 f202 	mul.w	r2, r1, r2
 8006eb2:	1a9b      	subs	r3, r3, r2
 8006eb4:	2b00      	cmp	r3, #0
 8006eb6:	d11c      	bne.n	8006ef2 <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 8006eb8:	697b      	ldr	r3, [r7, #20]
 8006eba:	689a      	ldr	r2, [r3, #8]
 8006ebc:	697b      	ldr	r3, [r7, #20]
 8006ebe:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8006ec0:	429a      	cmp	r2, r3
 8006ec2:	d316      	bcc.n	8006ef2 <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 8006ec4:	697b      	ldr	r3, [r7, #20]
 8006ec6:	689a      	ldr	r2, [r3, #8]
 8006ec8:	68fb      	ldr	r3, [r7, #12]
 8006eca:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 8006ece:	429a      	cmp	r2, r3
 8006ed0:	d20f      	bcs.n	8006ef2 <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 8006ed2:	2200      	movs	r2, #0
 8006ed4:	2100      	movs	r1, #0
 8006ed6:	68f8      	ldr	r0, [r7, #12]
 8006ed8:	f000 fed5 	bl	8007c86 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8006edc:	68fb      	ldr	r3, [r7, #12]
 8006ede:	2200      	movs	r2, #0
 8006ee0:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8006ee4:	2300      	movs	r3, #0
 8006ee6:	2200      	movs	r2, #0
 8006ee8:	2100      	movs	r1, #0
 8006eea:	68f8      	ldr	r0, [r7, #12]
 8006eec:	f001 fbb1 	bl	8008652 <USBD_LL_PrepareReceive>
 8006ef0:	e026      	b.n	8006f40 <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8006ef2:	68fb      	ldr	r3, [r7, #12]
 8006ef4:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006ef8:	68db      	ldr	r3, [r3, #12]
 8006efa:	2b00      	cmp	r3, #0
 8006efc:	d00a      	beq.n	8006f14 <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 8006efe:	68fb      	ldr	r3, [r7, #12]
 8006f00:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8006f04:	2b03      	cmp	r3, #3
 8006f06:	d105      	bne.n	8006f14 <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 8006f08:	68fb      	ldr	r3, [r7, #12]
 8006f0a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006f0e:	68db      	ldr	r3, [r3, #12]
 8006f10:	68f8      	ldr	r0, [r7, #12]
 8006f12:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 8006f14:	2180      	movs	r1, #128	; 0x80
 8006f16:	68f8      	ldr	r0, [r7, #12]
 8006f18:	f001 faf0 	bl	80084fc <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 8006f1c:	68f8      	ldr	r0, [r7, #12]
 8006f1e:	f000 ff07 	bl	8007d30 <USBD_CtlReceiveStatus>
 8006f22:	e00d      	b.n	8006f40 <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8006f24:	68fb      	ldr	r3, [r7, #12]
 8006f26:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8006f2a:	2b04      	cmp	r3, #4
 8006f2c:	d004      	beq.n	8006f38 <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 8006f2e:	68fb      	ldr	r3, [r7, #12]
 8006f30:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8006f34:	2b00      	cmp	r3, #0
 8006f36:	d103      	bne.n	8006f40 <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 8006f38:	2180      	movs	r1, #128	; 0x80
 8006f3a:	68f8      	ldr	r0, [r7, #12]
 8006f3c:	f001 fade 	bl	80084fc <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 8006f40:	68fb      	ldr	r3, [r7, #12]
 8006f42:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 8006f46:	2b01      	cmp	r3, #1
 8006f48:	d11d      	bne.n	8006f86 <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 8006f4a:	68f8      	ldr	r0, [r7, #12]
 8006f4c:	f7ff fe81 	bl	8006c52 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8006f50:	68fb      	ldr	r3, [r7, #12]
 8006f52:	2200      	movs	r2, #0
 8006f54:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 8006f58:	e015      	b.n	8006f86 <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 8006f5a:	68fb      	ldr	r3, [r7, #12]
 8006f5c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006f60:	695b      	ldr	r3, [r3, #20]
 8006f62:	2b00      	cmp	r3, #0
 8006f64:	d00d      	beq.n	8006f82 <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8006f66:	68fb      	ldr	r3, [r7, #12]
 8006f68:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 8006f6c:	2b03      	cmp	r3, #3
 8006f6e:	d108      	bne.n	8006f82 <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 8006f70:	68fb      	ldr	r3, [r7, #12]
 8006f72:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006f76:	695b      	ldr	r3, [r3, #20]
 8006f78:	7afa      	ldrb	r2, [r7, #11]
 8006f7a:	4611      	mov	r1, r2
 8006f7c:	68f8      	ldr	r0, [r7, #12]
 8006f7e:	4798      	blx	r3
 8006f80:	e001      	b.n	8006f86 <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8006f82:	2302      	movs	r3, #2
 8006f84:	e000      	b.n	8006f88 <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 8006f86:	2300      	movs	r3, #0
}
 8006f88:	4618      	mov	r0, r3
 8006f8a:	3718      	adds	r7, #24
 8006f8c:	46bd      	mov	sp, r7
 8006f8e:	bd80      	pop	{r7, pc}

08006f90 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8006f90:	b580      	push	{r7, lr}
 8006f92:	b082      	sub	sp, #8
 8006f94:	af00      	add	r7, sp, #0
 8006f96:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8006f98:	2340      	movs	r3, #64	; 0x40
 8006f9a:	2200      	movs	r2, #0
 8006f9c:	2100      	movs	r1, #0
 8006f9e:	6878      	ldr	r0, [r7, #4]
 8006fa0:	f001 fa67 	bl	8008472 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	2201      	movs	r2, #1
 8006fa8:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	2240      	movs	r2, #64	; 0x40
 8006fb0:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8006fb4:	2340      	movs	r3, #64	; 0x40
 8006fb6:	2200      	movs	r2, #0
 8006fb8:	2180      	movs	r1, #128	; 0x80
 8006fba:	6878      	ldr	r0, [r7, #4]
 8006fbc:	f001 fa59 	bl	8008472 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	2201      	movs	r2, #1
 8006fc4:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	2240      	movs	r2, #64	; 0x40
 8006fca:	625a      	str	r2, [r3, #36]	; 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	2201      	movs	r2, #1
 8006fd0:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	2200      	movs	r2, #0
 8006fd8:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	2200      	movs	r2, #0
 8006fe0:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	2200      	movs	r2, #0
 8006fe6:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData)
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006ff0:	2b00      	cmp	r3, #0
 8006ff2:	d009      	beq.n	8007008 <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006ffa:	685b      	ldr	r3, [r3, #4]
 8006ffc:	687a      	ldr	r2, [r7, #4]
 8006ffe:	6852      	ldr	r2, [r2, #4]
 8007000:	b2d2      	uxtb	r2, r2
 8007002:	4611      	mov	r1, r2
 8007004:	6878      	ldr	r0, [r7, #4]
 8007006:	4798      	blx	r3
  }

  return USBD_OK;
 8007008:	2300      	movs	r3, #0
}
 800700a:	4618      	mov	r0, r3
 800700c:	3708      	adds	r7, #8
 800700e:	46bd      	mov	sp, r7
 8007010:	bd80      	pop	{r7, pc}

08007012 <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8007012:	b480      	push	{r7}
 8007014:	b083      	sub	sp, #12
 8007016:	af00      	add	r7, sp, #0
 8007018:	6078      	str	r0, [r7, #4]
 800701a:	460b      	mov	r3, r1
 800701c:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	78fa      	ldrb	r2, [r7, #3]
 8007022:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8007024:	2300      	movs	r3, #0
}
 8007026:	4618      	mov	r0, r3
 8007028:	370c      	adds	r7, #12
 800702a:	46bd      	mov	sp, r7
 800702c:	bc80      	pop	{r7}
 800702e:	4770      	bx	lr

08007030 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8007030:	b480      	push	{r7}
 8007032:	b083      	sub	sp, #12
 8007034:	af00      	add	r7, sp, #0
 8007036:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	2204      	movs	r2, #4
 8007048:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 800704c:	2300      	movs	r3, #0
}
 800704e:	4618      	mov	r0, r3
 8007050:	370c      	adds	r7, #12
 8007052:	46bd      	mov	sp, r7
 8007054:	bc80      	pop	{r7}
 8007056:	4770      	bx	lr

08007058 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8007058:	b480      	push	{r7}
 800705a:	b083      	sub	sp, #12
 800705c:	af00      	add	r7, sp, #0
 800705e:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007066:	2b04      	cmp	r3, #4
 8007068:	d105      	bne.n	8007076 <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 8007076:	2300      	movs	r3, #0
}
 8007078:	4618      	mov	r0, r3
 800707a:	370c      	adds	r7, #12
 800707c:	46bd      	mov	sp, r7
 800707e:	bc80      	pop	{r7}
 8007080:	4770      	bx	lr

08007082 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8007082:	b580      	push	{r7, lr}
 8007084:	b082      	sub	sp, #8
 8007086:	af00      	add	r7, sp, #0
 8007088:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007090:	2b03      	cmp	r3, #3
 8007092:	d10b      	bne.n	80070ac <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800709a:	69db      	ldr	r3, [r3, #28]
 800709c:	2b00      	cmp	r3, #0
 800709e:	d005      	beq.n	80070ac <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80070a6:	69db      	ldr	r3, [r3, #28]
 80070a8:	6878      	ldr	r0, [r7, #4]
 80070aa:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80070ac:	2300      	movs	r3, #0
}
 80070ae:	4618      	mov	r0, r3
 80070b0:	3708      	adds	r7, #8
 80070b2:	46bd      	mov	sp, r7
 80070b4:	bd80      	pop	{r7, pc}

080070b6 <USBD_LL_IsoINIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 80070b6:	b480      	push	{r7}
 80070b8:	b083      	sub	sp, #12
 80070ba:	af00      	add	r7, sp, #0
 80070bc:	6078      	str	r0, [r7, #4]
 80070be:	460b      	mov	r3, r1
 80070c0:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 80070c2:	2300      	movs	r3, #0
}
 80070c4:	4618      	mov	r0, r3
 80070c6:	370c      	adds	r7, #12
 80070c8:	46bd      	mov	sp, r7
 80070ca:	bc80      	pop	{r7}
 80070cc:	4770      	bx	lr

080070ce <USBD_LL_IsoOUTIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 80070ce:	b480      	push	{r7}
 80070d0:	b083      	sub	sp, #12
 80070d2:	af00      	add	r7, sp, #0
 80070d4:	6078      	str	r0, [r7, #4]
 80070d6:	460b      	mov	r3, r1
 80070d8:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 80070da:	2300      	movs	r3, #0
}
 80070dc:	4618      	mov	r0, r3
 80070de:	370c      	adds	r7, #12
 80070e0:	46bd      	mov	sp, r7
 80070e2:	bc80      	pop	{r7}
 80070e4:	4770      	bx	lr

080070e6 <USBD_LL_DevConnected>:
*         Handle device connection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 80070e6:	b480      	push	{r7}
 80070e8:	b083      	sub	sp, #12
 80070ea:	af00      	add	r7, sp, #0
 80070ec:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80070ee:	2300      	movs	r3, #0
}
 80070f0:	4618      	mov	r0, r3
 80070f2:	370c      	adds	r7, #12
 80070f4:	46bd      	mov	sp, r7
 80070f6:	bc80      	pop	{r7}
 80070f8:	4770      	bx	lr

080070fa <USBD_LL_DevDisconnected>:
*         Handle device disconnection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 80070fa:	b580      	push	{r7, lr}
 80070fc:	b082      	sub	sp, #8
 80070fe:	af00      	add	r7, sp, #0
 8007100:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	2201      	movs	r2, #1
 8007106:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007110:	685b      	ldr	r3, [r3, #4]
 8007112:	687a      	ldr	r2, [r7, #4]
 8007114:	6852      	ldr	r2, [r2, #4]
 8007116:	b2d2      	uxtb	r2, r2
 8007118:	4611      	mov	r1, r2
 800711a:	6878      	ldr	r0, [r7, #4]
 800711c:	4798      	blx	r3

  return USBD_OK;
 800711e:	2300      	movs	r3, #0
}
 8007120:	4618      	mov	r0, r3
 8007122:	3708      	adds	r7, #8
 8007124:	46bd      	mov	sp, r7
 8007126:	bd80      	pop	{r7, pc}

08007128 <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 8007128:	b580      	push	{r7, lr}
 800712a:	b084      	sub	sp, #16
 800712c:	af00      	add	r7, sp, #0
 800712e:	6078      	str	r0, [r7, #4]
 8007130:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8007132:	2300      	movs	r3, #0
 8007134:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007136:	683b      	ldr	r3, [r7, #0]
 8007138:	781b      	ldrb	r3, [r3, #0]
 800713a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800713e:	2b40      	cmp	r3, #64	; 0x40
 8007140:	d005      	beq.n	800714e <USBD_StdDevReq+0x26>
 8007142:	2b40      	cmp	r3, #64	; 0x40
 8007144:	d84f      	bhi.n	80071e6 <USBD_StdDevReq+0xbe>
 8007146:	2b00      	cmp	r3, #0
 8007148:	d009      	beq.n	800715e <USBD_StdDevReq+0x36>
 800714a:	2b20      	cmp	r3, #32
 800714c:	d14b      	bne.n	80071e6 <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007154:	689b      	ldr	r3, [r3, #8]
 8007156:	6839      	ldr	r1, [r7, #0]
 8007158:	6878      	ldr	r0, [r7, #4]
 800715a:	4798      	blx	r3
      break;
 800715c:	e048      	b.n	80071f0 <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800715e:	683b      	ldr	r3, [r7, #0]
 8007160:	785b      	ldrb	r3, [r3, #1]
 8007162:	2b09      	cmp	r3, #9
 8007164:	d839      	bhi.n	80071da <USBD_StdDevReq+0xb2>
 8007166:	a201      	add	r2, pc, #4	; (adr r2, 800716c <USBD_StdDevReq+0x44>)
 8007168:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800716c:	080071bd 	.word	0x080071bd
 8007170:	080071d1 	.word	0x080071d1
 8007174:	080071db 	.word	0x080071db
 8007178:	080071c7 	.word	0x080071c7
 800717c:	080071db 	.word	0x080071db
 8007180:	0800719f 	.word	0x0800719f
 8007184:	08007195 	.word	0x08007195
 8007188:	080071db 	.word	0x080071db
 800718c:	080071b3 	.word	0x080071b3
 8007190:	080071a9 	.word	0x080071a9
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8007194:	6839      	ldr	r1, [r7, #0]
 8007196:	6878      	ldr	r0, [r7, #4]
 8007198:	f000 f9dc 	bl	8007554 <USBD_GetDescriptor>
          break;
 800719c:	e022      	b.n	80071e4 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800719e:	6839      	ldr	r1, [r7, #0]
 80071a0:	6878      	ldr	r0, [r7, #4]
 80071a2:	f000 fb3f 	bl	8007824 <USBD_SetAddress>
          break;
 80071a6:	e01d      	b.n	80071e4 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 80071a8:	6839      	ldr	r1, [r7, #0]
 80071aa:	6878      	ldr	r0, [r7, #4]
 80071ac:	f000 fb7e 	bl	80078ac <USBD_SetConfig>
          break;
 80071b0:	e018      	b.n	80071e4 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 80071b2:	6839      	ldr	r1, [r7, #0]
 80071b4:	6878      	ldr	r0, [r7, #4]
 80071b6:	f000 fc07 	bl	80079c8 <USBD_GetConfig>
          break;
 80071ba:	e013      	b.n	80071e4 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 80071bc:	6839      	ldr	r1, [r7, #0]
 80071be:	6878      	ldr	r0, [r7, #4]
 80071c0:	f000 fc37 	bl	8007a32 <USBD_GetStatus>
          break;
 80071c4:	e00e      	b.n	80071e4 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 80071c6:	6839      	ldr	r1, [r7, #0]
 80071c8:	6878      	ldr	r0, [r7, #4]
 80071ca:	f000 fc65 	bl	8007a98 <USBD_SetFeature>
          break;
 80071ce:	e009      	b.n	80071e4 <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 80071d0:	6839      	ldr	r1, [r7, #0]
 80071d2:	6878      	ldr	r0, [r7, #4]
 80071d4:	f000 fc74 	bl	8007ac0 <USBD_ClrFeature>
          break;
 80071d8:	e004      	b.n	80071e4 <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 80071da:	6839      	ldr	r1, [r7, #0]
 80071dc:	6878      	ldr	r0, [r7, #4]
 80071de:	f000 fccc 	bl	8007b7a <USBD_CtlError>
          break;
 80071e2:	bf00      	nop
      }
      break;
 80071e4:	e004      	b.n	80071f0 <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 80071e6:	6839      	ldr	r1, [r7, #0]
 80071e8:	6878      	ldr	r0, [r7, #4]
 80071ea:	f000 fcc6 	bl	8007b7a <USBD_CtlError>
      break;
 80071ee:	bf00      	nop
  }

  return ret;
 80071f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80071f2:	4618      	mov	r0, r3
 80071f4:	3710      	adds	r7, #16
 80071f6:	46bd      	mov	sp, r7
 80071f8:	bd80      	pop	{r7, pc}
 80071fa:	bf00      	nop

080071fc <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 80071fc:	b580      	push	{r7, lr}
 80071fe:	b084      	sub	sp, #16
 8007200:	af00      	add	r7, sp, #0
 8007202:	6078      	str	r0, [r7, #4]
 8007204:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8007206:	2300      	movs	r3, #0
 8007208:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800720a:	683b      	ldr	r3, [r7, #0]
 800720c:	781b      	ldrb	r3, [r3, #0]
 800720e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8007212:	2b40      	cmp	r3, #64	; 0x40
 8007214:	d005      	beq.n	8007222 <USBD_StdItfReq+0x26>
 8007216:	2b40      	cmp	r3, #64	; 0x40
 8007218:	d82e      	bhi.n	8007278 <USBD_StdItfReq+0x7c>
 800721a:	2b00      	cmp	r3, #0
 800721c:	d001      	beq.n	8007222 <USBD_StdItfReq+0x26>
 800721e:	2b20      	cmp	r3, #32
 8007220:	d12a      	bne.n	8007278 <USBD_StdItfReq+0x7c>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007228:	3b01      	subs	r3, #1
 800722a:	2b02      	cmp	r3, #2
 800722c:	d81d      	bhi.n	800726a <USBD_StdItfReq+0x6e>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800722e:	683b      	ldr	r3, [r7, #0]
 8007230:	889b      	ldrh	r3, [r3, #4]
 8007232:	b2db      	uxtb	r3, r3
 8007234:	2b01      	cmp	r3, #1
 8007236:	d813      	bhi.n	8007260 <USBD_StdItfReq+0x64>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800723e:	689b      	ldr	r3, [r3, #8]
 8007240:	6839      	ldr	r1, [r7, #0]
 8007242:	6878      	ldr	r0, [r7, #4]
 8007244:	4798      	blx	r3
 8007246:	4603      	mov	r3, r0
 8007248:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800724a:	683b      	ldr	r3, [r7, #0]
 800724c:	88db      	ldrh	r3, [r3, #6]
 800724e:	2b00      	cmp	r3, #0
 8007250:	d110      	bne.n	8007274 <USBD_StdItfReq+0x78>
 8007252:	7bfb      	ldrb	r3, [r7, #15]
 8007254:	2b00      	cmp	r3, #0
 8007256:	d10d      	bne.n	8007274 <USBD_StdItfReq+0x78>
            {
              USBD_CtlSendStatus(pdev);
 8007258:	6878      	ldr	r0, [r7, #4]
 800725a:	f000 fd56 	bl	8007d0a <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800725e:	e009      	b.n	8007274 <USBD_StdItfReq+0x78>
            USBD_CtlError(pdev, req);
 8007260:	6839      	ldr	r1, [r7, #0]
 8007262:	6878      	ldr	r0, [r7, #4]
 8007264:	f000 fc89 	bl	8007b7a <USBD_CtlError>
          break;
 8007268:	e004      	b.n	8007274 <USBD_StdItfReq+0x78>

        default:
          USBD_CtlError(pdev, req);
 800726a:	6839      	ldr	r1, [r7, #0]
 800726c:	6878      	ldr	r0, [r7, #4]
 800726e:	f000 fc84 	bl	8007b7a <USBD_CtlError>
          break;
 8007272:	e000      	b.n	8007276 <USBD_StdItfReq+0x7a>
          break;
 8007274:	bf00      	nop
      }
      break;
 8007276:	e004      	b.n	8007282 <USBD_StdItfReq+0x86>

    default:
      USBD_CtlError(pdev, req);
 8007278:	6839      	ldr	r1, [r7, #0]
 800727a:	6878      	ldr	r0, [r7, #4]
 800727c:	f000 fc7d 	bl	8007b7a <USBD_CtlError>
      break;
 8007280:	bf00      	nop
  }

  return USBD_OK;
 8007282:	2300      	movs	r3, #0
}
 8007284:	4618      	mov	r0, r3
 8007286:	3710      	adds	r7, #16
 8007288:	46bd      	mov	sp, r7
 800728a:	bd80      	pop	{r7, pc}

0800728c <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 800728c:	b580      	push	{r7, lr}
 800728e:	b084      	sub	sp, #16
 8007290:	af00      	add	r7, sp, #0
 8007292:	6078      	str	r0, [r7, #4]
 8007294:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 8007296:	2300      	movs	r3, #0
 8007298:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 800729a:	683b      	ldr	r3, [r7, #0]
 800729c:	889b      	ldrh	r3, [r3, #4]
 800729e:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80072a0:	683b      	ldr	r3, [r7, #0]
 80072a2:	781b      	ldrb	r3, [r3, #0]
 80072a4:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80072a8:	2b40      	cmp	r3, #64	; 0x40
 80072aa:	d007      	beq.n	80072bc <USBD_StdEPReq+0x30>
 80072ac:	2b40      	cmp	r3, #64	; 0x40
 80072ae:	f200 8146 	bhi.w	800753e <USBD_StdEPReq+0x2b2>
 80072b2:	2b00      	cmp	r3, #0
 80072b4:	d00a      	beq.n	80072cc <USBD_StdEPReq+0x40>
 80072b6:	2b20      	cmp	r3, #32
 80072b8:	f040 8141 	bne.w	800753e <USBD_StdEPReq+0x2b2>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80072c2:	689b      	ldr	r3, [r3, #8]
 80072c4:	6839      	ldr	r1, [r7, #0]
 80072c6:	6878      	ldr	r0, [r7, #4]
 80072c8:	4798      	blx	r3
      break;
 80072ca:	e13d      	b.n	8007548 <USBD_StdEPReq+0x2bc>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 80072cc:	683b      	ldr	r3, [r7, #0]
 80072ce:	781b      	ldrb	r3, [r3, #0]
 80072d0:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80072d4:	2b20      	cmp	r3, #32
 80072d6:	d10a      	bne.n	80072ee <USBD_StdEPReq+0x62>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80072de:	689b      	ldr	r3, [r3, #8]
 80072e0:	6839      	ldr	r1, [r7, #0]
 80072e2:	6878      	ldr	r0, [r7, #4]
 80072e4:	4798      	blx	r3
 80072e6:	4603      	mov	r3, r0
 80072e8:	73fb      	strb	r3, [r7, #15]

        return ret;
 80072ea:	7bfb      	ldrb	r3, [r7, #15]
 80072ec:	e12d      	b.n	800754a <USBD_StdEPReq+0x2be>
      }

      switch (req->bRequest)
 80072ee:	683b      	ldr	r3, [r7, #0]
 80072f0:	785b      	ldrb	r3, [r3, #1]
 80072f2:	2b03      	cmp	r3, #3
 80072f4:	d007      	beq.n	8007306 <USBD_StdEPReq+0x7a>
 80072f6:	2b03      	cmp	r3, #3
 80072f8:	f300 811b 	bgt.w	8007532 <USBD_StdEPReq+0x2a6>
 80072fc:	2b00      	cmp	r3, #0
 80072fe:	d072      	beq.n	80073e6 <USBD_StdEPReq+0x15a>
 8007300:	2b01      	cmp	r3, #1
 8007302:	d03a      	beq.n	800737a <USBD_StdEPReq+0xee>
 8007304:	e115      	b.n	8007532 <USBD_StdEPReq+0x2a6>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800730c:	2b02      	cmp	r3, #2
 800730e:	d002      	beq.n	8007316 <USBD_StdEPReq+0x8a>
 8007310:	2b03      	cmp	r3, #3
 8007312:	d015      	beq.n	8007340 <USBD_StdEPReq+0xb4>
 8007314:	e02b      	b.n	800736e <USBD_StdEPReq+0xe2>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007316:	7bbb      	ldrb	r3, [r7, #14]
 8007318:	2b00      	cmp	r3, #0
 800731a:	d00c      	beq.n	8007336 <USBD_StdEPReq+0xaa>
 800731c:	7bbb      	ldrb	r3, [r7, #14]
 800731e:	2b80      	cmp	r3, #128	; 0x80
 8007320:	d009      	beq.n	8007336 <USBD_StdEPReq+0xaa>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 8007322:	7bbb      	ldrb	r3, [r7, #14]
 8007324:	4619      	mov	r1, r3
 8007326:	6878      	ldr	r0, [r7, #4]
 8007328:	f001 f8e8 	bl	80084fc <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 800732c:	2180      	movs	r1, #128	; 0x80
 800732e:	6878      	ldr	r0, [r7, #4]
 8007330:	f001 f8e4 	bl	80084fc <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8007334:	e020      	b.n	8007378 <USBD_StdEPReq+0xec>
                USBD_CtlError(pdev, req);
 8007336:	6839      	ldr	r1, [r7, #0]
 8007338:	6878      	ldr	r0, [r7, #4]
 800733a:	f000 fc1e 	bl	8007b7a <USBD_CtlError>
              break;
 800733e:	e01b      	b.n	8007378 <USBD_StdEPReq+0xec>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8007340:	683b      	ldr	r3, [r7, #0]
 8007342:	885b      	ldrh	r3, [r3, #2]
 8007344:	2b00      	cmp	r3, #0
 8007346:	d10e      	bne.n	8007366 <USBD_StdEPReq+0xda>
              {
                if ((ep_addr != 0x00U) &&
 8007348:	7bbb      	ldrb	r3, [r7, #14]
 800734a:	2b00      	cmp	r3, #0
 800734c:	d00b      	beq.n	8007366 <USBD_StdEPReq+0xda>
 800734e:	7bbb      	ldrb	r3, [r7, #14]
 8007350:	2b80      	cmp	r3, #128	; 0x80
 8007352:	d008      	beq.n	8007366 <USBD_StdEPReq+0xda>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8007354:	683b      	ldr	r3, [r7, #0]
 8007356:	88db      	ldrh	r3, [r3, #6]
 8007358:	2b00      	cmp	r3, #0
 800735a:	d104      	bne.n	8007366 <USBD_StdEPReq+0xda>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 800735c:	7bbb      	ldrb	r3, [r7, #14]
 800735e:	4619      	mov	r1, r3
 8007360:	6878      	ldr	r0, [r7, #4]
 8007362:	f001 f8cb 	bl	80084fc <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 8007366:	6878      	ldr	r0, [r7, #4]
 8007368:	f000 fccf 	bl	8007d0a <USBD_CtlSendStatus>

              break;
 800736c:	e004      	b.n	8007378 <USBD_StdEPReq+0xec>

            default:
              USBD_CtlError(pdev, req);
 800736e:	6839      	ldr	r1, [r7, #0]
 8007370:	6878      	ldr	r0, [r7, #4]
 8007372:	f000 fc02 	bl	8007b7a <USBD_CtlError>
              break;
 8007376:	bf00      	nop
          }
          break;
 8007378:	e0e0      	b.n	800753c <USBD_StdEPReq+0x2b0>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007380:	2b02      	cmp	r3, #2
 8007382:	d002      	beq.n	800738a <USBD_StdEPReq+0xfe>
 8007384:	2b03      	cmp	r3, #3
 8007386:	d015      	beq.n	80073b4 <USBD_StdEPReq+0x128>
 8007388:	e026      	b.n	80073d8 <USBD_StdEPReq+0x14c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800738a:	7bbb      	ldrb	r3, [r7, #14]
 800738c:	2b00      	cmp	r3, #0
 800738e:	d00c      	beq.n	80073aa <USBD_StdEPReq+0x11e>
 8007390:	7bbb      	ldrb	r3, [r7, #14]
 8007392:	2b80      	cmp	r3, #128	; 0x80
 8007394:	d009      	beq.n	80073aa <USBD_StdEPReq+0x11e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 8007396:	7bbb      	ldrb	r3, [r7, #14]
 8007398:	4619      	mov	r1, r3
 800739a:	6878      	ldr	r0, [r7, #4]
 800739c:	f001 f8ae 	bl	80084fc <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 80073a0:	2180      	movs	r1, #128	; 0x80
 80073a2:	6878      	ldr	r0, [r7, #4]
 80073a4:	f001 f8aa 	bl	80084fc <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80073a8:	e01c      	b.n	80073e4 <USBD_StdEPReq+0x158>
                USBD_CtlError(pdev, req);
 80073aa:	6839      	ldr	r1, [r7, #0]
 80073ac:	6878      	ldr	r0, [r7, #4]
 80073ae:	f000 fbe4 	bl	8007b7a <USBD_CtlError>
              break;
 80073b2:	e017      	b.n	80073e4 <USBD_StdEPReq+0x158>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80073b4:	683b      	ldr	r3, [r7, #0]
 80073b6:	885b      	ldrh	r3, [r3, #2]
 80073b8:	2b00      	cmp	r3, #0
 80073ba:	d112      	bne.n	80073e2 <USBD_StdEPReq+0x156>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 80073bc:	7bbb      	ldrb	r3, [r7, #14]
 80073be:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80073c2:	2b00      	cmp	r3, #0
 80073c4:	d004      	beq.n	80073d0 <USBD_StdEPReq+0x144>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 80073c6:	7bbb      	ldrb	r3, [r7, #14]
 80073c8:	4619      	mov	r1, r3
 80073ca:	6878      	ldr	r0, [r7, #4]
 80073cc:	f001 f8b5 	bl	800853a <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 80073d0:	6878      	ldr	r0, [r7, #4]
 80073d2:	f000 fc9a 	bl	8007d0a <USBD_CtlSendStatus>
              }
              break;
 80073d6:	e004      	b.n	80073e2 <USBD_StdEPReq+0x156>

            default:
              USBD_CtlError(pdev, req);
 80073d8:	6839      	ldr	r1, [r7, #0]
 80073da:	6878      	ldr	r0, [r7, #4]
 80073dc:	f000 fbcd 	bl	8007b7a <USBD_CtlError>
              break;
 80073e0:	e000      	b.n	80073e4 <USBD_StdEPReq+0x158>
              break;
 80073e2:	bf00      	nop
          }
          break;
 80073e4:	e0aa      	b.n	800753c <USBD_StdEPReq+0x2b0>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80073ec:	2b02      	cmp	r3, #2
 80073ee:	d002      	beq.n	80073f6 <USBD_StdEPReq+0x16a>
 80073f0:	2b03      	cmp	r3, #3
 80073f2:	d032      	beq.n	800745a <USBD_StdEPReq+0x1ce>
 80073f4:	e097      	b.n	8007526 <USBD_StdEPReq+0x29a>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80073f6:	7bbb      	ldrb	r3, [r7, #14]
 80073f8:	2b00      	cmp	r3, #0
 80073fa:	d007      	beq.n	800740c <USBD_StdEPReq+0x180>
 80073fc:	7bbb      	ldrb	r3, [r7, #14]
 80073fe:	2b80      	cmp	r3, #128	; 0x80
 8007400:	d004      	beq.n	800740c <USBD_StdEPReq+0x180>
              {
                USBD_CtlError(pdev, req);
 8007402:	6839      	ldr	r1, [r7, #0]
 8007404:	6878      	ldr	r0, [r7, #4]
 8007406:	f000 fbb8 	bl	8007b7a <USBD_CtlError>
                break;
 800740a:	e091      	b.n	8007530 <USBD_StdEPReq+0x2a4>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800740c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007410:	2b00      	cmp	r3, #0
 8007412:	da0b      	bge.n	800742c <USBD_StdEPReq+0x1a0>
 8007414:	7bbb      	ldrb	r3, [r7, #14]
 8007416:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800741a:	4613      	mov	r3, r2
 800741c:	009b      	lsls	r3, r3, #2
 800741e:	4413      	add	r3, r2
 8007420:	009b      	lsls	r3, r3, #2
 8007422:	3310      	adds	r3, #16
 8007424:	687a      	ldr	r2, [r7, #4]
 8007426:	4413      	add	r3, r2
 8007428:	3304      	adds	r3, #4
 800742a:	e00b      	b.n	8007444 <USBD_StdEPReq+0x1b8>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800742c:	7bbb      	ldrb	r3, [r7, #14]
 800742e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007432:	4613      	mov	r3, r2
 8007434:	009b      	lsls	r3, r3, #2
 8007436:	4413      	add	r3, r2
 8007438:	009b      	lsls	r3, r3, #2
 800743a:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800743e:	687a      	ldr	r2, [r7, #4]
 8007440:	4413      	add	r3, r2
 8007442:	3304      	adds	r3, #4
 8007444:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8007446:	68bb      	ldr	r3, [r7, #8]
 8007448:	2200      	movs	r2, #0
 800744a:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 800744c:	68bb      	ldr	r3, [r7, #8]
 800744e:	2202      	movs	r2, #2
 8007450:	4619      	mov	r1, r3
 8007452:	6878      	ldr	r0, [r7, #4]
 8007454:	f000 fbfb 	bl	8007c4e <USBD_CtlSendData>
              break;
 8007458:	e06a      	b.n	8007530 <USBD_StdEPReq+0x2a4>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800745a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800745e:	2b00      	cmp	r3, #0
 8007460:	da11      	bge.n	8007486 <USBD_StdEPReq+0x1fa>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8007462:	7bbb      	ldrb	r3, [r7, #14]
 8007464:	f003 020f 	and.w	r2, r3, #15
 8007468:	6879      	ldr	r1, [r7, #4]
 800746a:	4613      	mov	r3, r2
 800746c:	009b      	lsls	r3, r3, #2
 800746e:	4413      	add	r3, r2
 8007470:	009b      	lsls	r3, r3, #2
 8007472:	440b      	add	r3, r1
 8007474:	3318      	adds	r3, #24
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	2b00      	cmp	r3, #0
 800747a:	d117      	bne.n	80074ac <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 800747c:	6839      	ldr	r1, [r7, #0]
 800747e:	6878      	ldr	r0, [r7, #4]
 8007480:	f000 fb7b 	bl	8007b7a <USBD_CtlError>
                  break;
 8007484:	e054      	b.n	8007530 <USBD_StdEPReq+0x2a4>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8007486:	7bbb      	ldrb	r3, [r7, #14]
 8007488:	f003 020f 	and.w	r2, r3, #15
 800748c:	6879      	ldr	r1, [r7, #4]
 800748e:	4613      	mov	r3, r2
 8007490:	009b      	lsls	r3, r3, #2
 8007492:	4413      	add	r3, r2
 8007494:	009b      	lsls	r3, r3, #2
 8007496:	440b      	add	r3, r1
 8007498:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	2b00      	cmp	r3, #0
 80074a0:	d104      	bne.n	80074ac <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 80074a2:	6839      	ldr	r1, [r7, #0]
 80074a4:	6878      	ldr	r0, [r7, #4]
 80074a6:	f000 fb68 	bl	8007b7a <USBD_CtlError>
                  break;
 80074aa:	e041      	b.n	8007530 <USBD_StdEPReq+0x2a4>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80074ac:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80074b0:	2b00      	cmp	r3, #0
 80074b2:	da0b      	bge.n	80074cc <USBD_StdEPReq+0x240>
 80074b4:	7bbb      	ldrb	r3, [r7, #14]
 80074b6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80074ba:	4613      	mov	r3, r2
 80074bc:	009b      	lsls	r3, r3, #2
 80074be:	4413      	add	r3, r2
 80074c0:	009b      	lsls	r3, r3, #2
 80074c2:	3310      	adds	r3, #16
 80074c4:	687a      	ldr	r2, [r7, #4]
 80074c6:	4413      	add	r3, r2
 80074c8:	3304      	adds	r3, #4
 80074ca:	e00b      	b.n	80074e4 <USBD_StdEPReq+0x258>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80074cc:	7bbb      	ldrb	r3, [r7, #14]
 80074ce:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80074d2:	4613      	mov	r3, r2
 80074d4:	009b      	lsls	r3, r3, #2
 80074d6:	4413      	add	r3, r2
 80074d8:	009b      	lsls	r3, r3, #2
 80074da:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 80074de:	687a      	ldr	r2, [r7, #4]
 80074e0:	4413      	add	r3, r2
 80074e2:	3304      	adds	r3, #4
 80074e4:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 80074e6:	7bbb      	ldrb	r3, [r7, #14]
 80074e8:	2b00      	cmp	r3, #0
 80074ea:	d002      	beq.n	80074f2 <USBD_StdEPReq+0x266>
 80074ec:	7bbb      	ldrb	r3, [r7, #14]
 80074ee:	2b80      	cmp	r3, #128	; 0x80
 80074f0:	d103      	bne.n	80074fa <USBD_StdEPReq+0x26e>
              {
                pep->status = 0x0000U;
 80074f2:	68bb      	ldr	r3, [r7, #8]
 80074f4:	2200      	movs	r2, #0
 80074f6:	601a      	str	r2, [r3, #0]
 80074f8:	e00e      	b.n	8007518 <USBD_StdEPReq+0x28c>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 80074fa:	7bbb      	ldrb	r3, [r7, #14]
 80074fc:	4619      	mov	r1, r3
 80074fe:	6878      	ldr	r0, [r7, #4]
 8007500:	f001 f83a 	bl	8008578 <USBD_LL_IsStallEP>
 8007504:	4603      	mov	r3, r0
 8007506:	2b00      	cmp	r3, #0
 8007508:	d003      	beq.n	8007512 <USBD_StdEPReq+0x286>
              {
                pep->status = 0x0001U;
 800750a:	68bb      	ldr	r3, [r7, #8]
 800750c:	2201      	movs	r2, #1
 800750e:	601a      	str	r2, [r3, #0]
 8007510:	e002      	b.n	8007518 <USBD_StdEPReq+0x28c>
              }
              else
              {
                pep->status = 0x0000U;
 8007512:	68bb      	ldr	r3, [r7, #8]
 8007514:	2200      	movs	r2, #0
 8007516:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8007518:	68bb      	ldr	r3, [r7, #8]
 800751a:	2202      	movs	r2, #2
 800751c:	4619      	mov	r1, r3
 800751e:	6878      	ldr	r0, [r7, #4]
 8007520:	f000 fb95 	bl	8007c4e <USBD_CtlSendData>
              break;
 8007524:	e004      	b.n	8007530 <USBD_StdEPReq+0x2a4>

            default:
              USBD_CtlError(pdev, req);
 8007526:	6839      	ldr	r1, [r7, #0]
 8007528:	6878      	ldr	r0, [r7, #4]
 800752a:	f000 fb26 	bl	8007b7a <USBD_CtlError>
              break;
 800752e:	bf00      	nop
          }
          break;
 8007530:	e004      	b.n	800753c <USBD_StdEPReq+0x2b0>

        default:
          USBD_CtlError(pdev, req);
 8007532:	6839      	ldr	r1, [r7, #0]
 8007534:	6878      	ldr	r0, [r7, #4]
 8007536:	f000 fb20 	bl	8007b7a <USBD_CtlError>
          break;
 800753a:	bf00      	nop
      }
      break;
 800753c:	e004      	b.n	8007548 <USBD_StdEPReq+0x2bc>

    default:
      USBD_CtlError(pdev, req);
 800753e:	6839      	ldr	r1, [r7, #0]
 8007540:	6878      	ldr	r0, [r7, #4]
 8007542:	f000 fb1a 	bl	8007b7a <USBD_CtlError>
      break;
 8007546:	bf00      	nop
  }

  return ret;
 8007548:	7bfb      	ldrb	r3, [r7, #15]
}
 800754a:	4618      	mov	r0, r3
 800754c:	3710      	adds	r7, #16
 800754e:	46bd      	mov	sp, r7
 8007550:	bd80      	pop	{r7, pc}
	...

08007554 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 8007554:	b580      	push	{r7, lr}
 8007556:	b084      	sub	sp, #16
 8007558:	af00      	add	r7, sp, #0
 800755a:	6078      	str	r0, [r7, #4]
 800755c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800755e:	2300      	movs	r3, #0
 8007560:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8007562:	2300      	movs	r3, #0
 8007564:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8007566:	2300      	movs	r3, #0
 8007568:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800756a:	683b      	ldr	r3, [r7, #0]
 800756c:	885b      	ldrh	r3, [r3, #2]
 800756e:	0a1b      	lsrs	r3, r3, #8
 8007570:	b29b      	uxth	r3, r3
 8007572:	3b01      	subs	r3, #1
 8007574:	2b06      	cmp	r3, #6
 8007576:	f200 8128 	bhi.w	80077ca <USBD_GetDescriptor+0x276>
 800757a:	a201      	add	r2, pc, #4	; (adr r2, 8007580 <USBD_GetDescriptor+0x2c>)
 800757c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007580:	0800759d 	.word	0x0800759d
 8007584:	080075b5 	.word	0x080075b5
 8007588:	080075f5 	.word	0x080075f5
 800758c:	080077cb 	.word	0x080077cb
 8007590:	080077cb 	.word	0x080077cb
 8007594:	0800776b 	.word	0x0800776b
 8007598:	08007797 	.word	0x08007797
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	687a      	ldr	r2, [r7, #4]
 80075a6:	7c12      	ldrb	r2, [r2, #16]
 80075a8:	f107 0108 	add.w	r1, r7, #8
 80075ac:	4610      	mov	r0, r2
 80075ae:	4798      	blx	r3
 80075b0:	60f8      	str	r0, [r7, #12]
      break;
 80075b2:	e112      	b.n	80077da <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	7c1b      	ldrb	r3, [r3, #16]
 80075b8:	2b00      	cmp	r3, #0
 80075ba:	d10d      	bne.n	80075d8 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80075c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80075c4:	f107 0208 	add.w	r2, r7, #8
 80075c8:	4610      	mov	r0, r2
 80075ca:	4798      	blx	r3
 80075cc:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80075ce:	68fb      	ldr	r3, [r7, #12]
 80075d0:	3301      	adds	r3, #1
 80075d2:	2202      	movs	r2, #2
 80075d4:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 80075d6:	e100      	b.n	80077da <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80075de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80075e0:	f107 0208 	add.w	r2, r7, #8
 80075e4:	4610      	mov	r0, r2
 80075e6:	4798      	blx	r3
 80075e8:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80075ea:	68fb      	ldr	r3, [r7, #12]
 80075ec:	3301      	adds	r3, #1
 80075ee:	2202      	movs	r2, #2
 80075f0:	701a      	strb	r2, [r3, #0]
      break;
 80075f2:	e0f2      	b.n	80077da <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 80075f4:	683b      	ldr	r3, [r7, #0]
 80075f6:	885b      	ldrh	r3, [r3, #2]
 80075f8:	b2db      	uxtb	r3, r3
 80075fa:	2b05      	cmp	r3, #5
 80075fc:	f200 80ac 	bhi.w	8007758 <USBD_GetDescriptor+0x204>
 8007600:	a201      	add	r2, pc, #4	; (adr r2, 8007608 <USBD_GetDescriptor+0xb4>)
 8007602:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007606:	bf00      	nop
 8007608:	08007621 	.word	0x08007621
 800760c:	08007655 	.word	0x08007655
 8007610:	08007689 	.word	0x08007689
 8007614:	080076bd 	.word	0x080076bd
 8007618:	080076f1 	.word	0x080076f1
 800761c:	08007725 	.word	0x08007725
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8007626:	685b      	ldr	r3, [r3, #4]
 8007628:	2b00      	cmp	r3, #0
 800762a:	d00b      	beq.n	8007644 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8007632:	685b      	ldr	r3, [r3, #4]
 8007634:	687a      	ldr	r2, [r7, #4]
 8007636:	7c12      	ldrb	r2, [r2, #16]
 8007638:	f107 0108 	add.w	r1, r7, #8
 800763c:	4610      	mov	r0, r2
 800763e:	4798      	blx	r3
 8007640:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007642:	e091      	b.n	8007768 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007644:	6839      	ldr	r1, [r7, #0]
 8007646:	6878      	ldr	r0, [r7, #4]
 8007648:	f000 fa97 	bl	8007b7a <USBD_CtlError>
            err++;
 800764c:	7afb      	ldrb	r3, [r7, #11]
 800764e:	3301      	adds	r3, #1
 8007650:	72fb      	strb	r3, [r7, #11]
          break;
 8007652:	e089      	b.n	8007768 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800765a:	689b      	ldr	r3, [r3, #8]
 800765c:	2b00      	cmp	r3, #0
 800765e:	d00b      	beq.n	8007678 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8007666:	689b      	ldr	r3, [r3, #8]
 8007668:	687a      	ldr	r2, [r7, #4]
 800766a:	7c12      	ldrb	r2, [r2, #16]
 800766c:	f107 0108 	add.w	r1, r7, #8
 8007670:	4610      	mov	r0, r2
 8007672:	4798      	blx	r3
 8007674:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007676:	e077      	b.n	8007768 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007678:	6839      	ldr	r1, [r7, #0]
 800767a:	6878      	ldr	r0, [r7, #4]
 800767c:	f000 fa7d 	bl	8007b7a <USBD_CtlError>
            err++;
 8007680:	7afb      	ldrb	r3, [r7, #11]
 8007682:	3301      	adds	r3, #1
 8007684:	72fb      	strb	r3, [r7, #11]
          break;
 8007686:	e06f      	b.n	8007768 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800768e:	68db      	ldr	r3, [r3, #12]
 8007690:	2b00      	cmp	r3, #0
 8007692:	d00b      	beq.n	80076ac <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800769a:	68db      	ldr	r3, [r3, #12]
 800769c:	687a      	ldr	r2, [r7, #4]
 800769e:	7c12      	ldrb	r2, [r2, #16]
 80076a0:	f107 0108 	add.w	r1, r7, #8
 80076a4:	4610      	mov	r0, r2
 80076a6:	4798      	blx	r3
 80076a8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80076aa:	e05d      	b.n	8007768 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80076ac:	6839      	ldr	r1, [r7, #0]
 80076ae:	6878      	ldr	r0, [r7, #4]
 80076b0:	f000 fa63 	bl	8007b7a <USBD_CtlError>
            err++;
 80076b4:	7afb      	ldrb	r3, [r7, #11]
 80076b6:	3301      	adds	r3, #1
 80076b8:	72fb      	strb	r3, [r7, #11]
          break;
 80076ba:	e055      	b.n	8007768 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80076c2:	691b      	ldr	r3, [r3, #16]
 80076c4:	2b00      	cmp	r3, #0
 80076c6:	d00b      	beq.n	80076e0 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80076ce:	691b      	ldr	r3, [r3, #16]
 80076d0:	687a      	ldr	r2, [r7, #4]
 80076d2:	7c12      	ldrb	r2, [r2, #16]
 80076d4:	f107 0108 	add.w	r1, r7, #8
 80076d8:	4610      	mov	r0, r2
 80076da:	4798      	blx	r3
 80076dc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80076de:	e043      	b.n	8007768 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80076e0:	6839      	ldr	r1, [r7, #0]
 80076e2:	6878      	ldr	r0, [r7, #4]
 80076e4:	f000 fa49 	bl	8007b7a <USBD_CtlError>
            err++;
 80076e8:	7afb      	ldrb	r3, [r7, #11]
 80076ea:	3301      	adds	r3, #1
 80076ec:	72fb      	strb	r3, [r7, #11]
          break;
 80076ee:	e03b      	b.n	8007768 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80076f6:	695b      	ldr	r3, [r3, #20]
 80076f8:	2b00      	cmp	r3, #0
 80076fa:	d00b      	beq.n	8007714 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8007702:	695b      	ldr	r3, [r3, #20]
 8007704:	687a      	ldr	r2, [r7, #4]
 8007706:	7c12      	ldrb	r2, [r2, #16]
 8007708:	f107 0108 	add.w	r1, r7, #8
 800770c:	4610      	mov	r0, r2
 800770e:	4798      	blx	r3
 8007710:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007712:	e029      	b.n	8007768 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007714:	6839      	ldr	r1, [r7, #0]
 8007716:	6878      	ldr	r0, [r7, #4]
 8007718:	f000 fa2f 	bl	8007b7a <USBD_CtlError>
            err++;
 800771c:	7afb      	ldrb	r3, [r7, #11]
 800771e:	3301      	adds	r3, #1
 8007720:	72fb      	strb	r3, [r7, #11]
          break;
 8007722:	e021      	b.n	8007768 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800772a:	699b      	ldr	r3, [r3, #24]
 800772c:	2b00      	cmp	r3, #0
 800772e:	d00b      	beq.n	8007748 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8007736:	699b      	ldr	r3, [r3, #24]
 8007738:	687a      	ldr	r2, [r7, #4]
 800773a:	7c12      	ldrb	r2, [r2, #16]
 800773c:	f107 0108 	add.w	r1, r7, #8
 8007740:	4610      	mov	r0, r2
 8007742:	4798      	blx	r3
 8007744:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007746:	e00f      	b.n	8007768 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007748:	6839      	ldr	r1, [r7, #0]
 800774a:	6878      	ldr	r0, [r7, #4]
 800774c:	f000 fa15 	bl	8007b7a <USBD_CtlError>
            err++;
 8007750:	7afb      	ldrb	r3, [r7, #11]
 8007752:	3301      	adds	r3, #1
 8007754:	72fb      	strb	r3, [r7, #11]
          break;
 8007756:	e007      	b.n	8007768 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 8007758:	6839      	ldr	r1, [r7, #0]
 800775a:	6878      	ldr	r0, [r7, #4]
 800775c:	f000 fa0d 	bl	8007b7a <USBD_CtlError>
          err++;
 8007760:	7afb      	ldrb	r3, [r7, #11]
 8007762:	3301      	adds	r3, #1
 8007764:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 8007766:	e038      	b.n	80077da <USBD_GetDescriptor+0x286>
 8007768:	e037      	b.n	80077da <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	7c1b      	ldrb	r3, [r3, #16]
 800776e:	2b00      	cmp	r3, #0
 8007770:	d109      	bne.n	8007786 <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007778:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800777a:	f107 0208 	add.w	r2, r7, #8
 800777e:	4610      	mov	r0, r2
 8007780:	4798      	blx	r3
 8007782:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8007784:	e029      	b.n	80077da <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8007786:	6839      	ldr	r1, [r7, #0]
 8007788:	6878      	ldr	r0, [r7, #4]
 800778a:	f000 f9f6 	bl	8007b7a <USBD_CtlError>
        err++;
 800778e:	7afb      	ldrb	r3, [r7, #11]
 8007790:	3301      	adds	r3, #1
 8007792:	72fb      	strb	r3, [r7, #11]
      break;
 8007794:	e021      	b.n	80077da <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	7c1b      	ldrb	r3, [r3, #16]
 800779a:	2b00      	cmp	r3, #0
 800779c:	d10d      	bne.n	80077ba <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80077a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80077a6:	f107 0208 	add.w	r2, r7, #8
 80077aa:	4610      	mov	r0, r2
 80077ac:	4798      	blx	r3
 80077ae:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 80077b0:	68fb      	ldr	r3, [r7, #12]
 80077b2:	3301      	adds	r3, #1
 80077b4:	2207      	movs	r2, #7
 80077b6:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80077b8:	e00f      	b.n	80077da <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 80077ba:	6839      	ldr	r1, [r7, #0]
 80077bc:	6878      	ldr	r0, [r7, #4]
 80077be:	f000 f9dc 	bl	8007b7a <USBD_CtlError>
        err++;
 80077c2:	7afb      	ldrb	r3, [r7, #11]
 80077c4:	3301      	adds	r3, #1
 80077c6:	72fb      	strb	r3, [r7, #11]
      break;
 80077c8:	e007      	b.n	80077da <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 80077ca:	6839      	ldr	r1, [r7, #0]
 80077cc:	6878      	ldr	r0, [r7, #4]
 80077ce:	f000 f9d4 	bl	8007b7a <USBD_CtlError>
      err++;
 80077d2:	7afb      	ldrb	r3, [r7, #11]
 80077d4:	3301      	adds	r3, #1
 80077d6:	72fb      	strb	r3, [r7, #11]
      break;
 80077d8:	bf00      	nop
  }

  if (err != 0U)
 80077da:	7afb      	ldrb	r3, [r7, #11]
 80077dc:	2b00      	cmp	r3, #0
 80077de:	d11c      	bne.n	800781a <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 80077e0:	893b      	ldrh	r3, [r7, #8]
 80077e2:	2b00      	cmp	r3, #0
 80077e4:	d011      	beq.n	800780a <USBD_GetDescriptor+0x2b6>
 80077e6:	683b      	ldr	r3, [r7, #0]
 80077e8:	88db      	ldrh	r3, [r3, #6]
 80077ea:	2b00      	cmp	r3, #0
 80077ec:	d00d      	beq.n	800780a <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 80077ee:	683b      	ldr	r3, [r7, #0]
 80077f0:	88da      	ldrh	r2, [r3, #6]
 80077f2:	893b      	ldrh	r3, [r7, #8]
 80077f4:	4293      	cmp	r3, r2
 80077f6:	bf28      	it	cs
 80077f8:	4613      	movcs	r3, r2
 80077fa:	b29b      	uxth	r3, r3
 80077fc:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 80077fe:	893b      	ldrh	r3, [r7, #8]
 8007800:	461a      	mov	r2, r3
 8007802:	68f9      	ldr	r1, [r7, #12]
 8007804:	6878      	ldr	r0, [r7, #4]
 8007806:	f000 fa22 	bl	8007c4e <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 800780a:	683b      	ldr	r3, [r7, #0]
 800780c:	88db      	ldrh	r3, [r3, #6]
 800780e:	2b00      	cmp	r3, #0
 8007810:	d104      	bne.n	800781c <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 8007812:	6878      	ldr	r0, [r7, #4]
 8007814:	f000 fa79 	bl	8007d0a <USBD_CtlSendStatus>
 8007818:	e000      	b.n	800781c <USBD_GetDescriptor+0x2c8>
    return;
 800781a:	bf00      	nop
    }
  }
}
 800781c:	3710      	adds	r7, #16
 800781e:	46bd      	mov	sp, r7
 8007820:	bd80      	pop	{r7, pc}
 8007822:	bf00      	nop

08007824 <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8007824:	b580      	push	{r7, lr}
 8007826:	b084      	sub	sp, #16
 8007828:	af00      	add	r7, sp, #0
 800782a:	6078      	str	r0, [r7, #4]
 800782c:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800782e:	683b      	ldr	r3, [r7, #0]
 8007830:	889b      	ldrh	r3, [r3, #4]
 8007832:	2b00      	cmp	r3, #0
 8007834:	d130      	bne.n	8007898 <USBD_SetAddress+0x74>
 8007836:	683b      	ldr	r3, [r7, #0]
 8007838:	88db      	ldrh	r3, [r3, #6]
 800783a:	2b00      	cmp	r3, #0
 800783c:	d12c      	bne.n	8007898 <USBD_SetAddress+0x74>
 800783e:	683b      	ldr	r3, [r7, #0]
 8007840:	885b      	ldrh	r3, [r3, #2]
 8007842:	2b7f      	cmp	r3, #127	; 0x7f
 8007844:	d828      	bhi.n	8007898 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8007846:	683b      	ldr	r3, [r7, #0]
 8007848:	885b      	ldrh	r3, [r3, #2]
 800784a:	b2db      	uxtb	r3, r3
 800784c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007850:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007858:	2b03      	cmp	r3, #3
 800785a:	d104      	bne.n	8007866 <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 800785c:	6839      	ldr	r1, [r7, #0]
 800785e:	6878      	ldr	r0, [r7, #4]
 8007860:	f000 f98b 	bl	8007b7a <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007864:	e01d      	b.n	80078a2 <USBD_SetAddress+0x7e>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	7bfa      	ldrb	r2, [r7, #15]
 800786a:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 800786e:	7bfb      	ldrb	r3, [r7, #15]
 8007870:	4619      	mov	r1, r3
 8007872:	6878      	ldr	r0, [r7, #4]
 8007874:	f000 feab 	bl	80085ce <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 8007878:	6878      	ldr	r0, [r7, #4]
 800787a:	f000 fa46 	bl	8007d0a <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800787e:	7bfb      	ldrb	r3, [r7, #15]
 8007880:	2b00      	cmp	r3, #0
 8007882:	d004      	beq.n	800788e <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	2202      	movs	r2, #2
 8007888:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800788c:	e009      	b.n	80078a2 <USBD_SetAddress+0x7e>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	2201      	movs	r2, #1
 8007892:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007896:	e004      	b.n	80078a2 <USBD_SetAddress+0x7e>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8007898:	6839      	ldr	r1, [r7, #0]
 800789a:	6878      	ldr	r0, [r7, #4]
 800789c:	f000 f96d 	bl	8007b7a <USBD_CtlError>
  }
}
 80078a0:	bf00      	nop
 80078a2:	bf00      	nop
 80078a4:	3710      	adds	r7, #16
 80078a6:	46bd      	mov	sp, r7
 80078a8:	bd80      	pop	{r7, pc}
	...

080078ac <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80078ac:	b580      	push	{r7, lr}
 80078ae:	b082      	sub	sp, #8
 80078b0:	af00      	add	r7, sp, #0
 80078b2:	6078      	str	r0, [r7, #4]
 80078b4:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 80078b6:	683b      	ldr	r3, [r7, #0]
 80078b8:	885b      	ldrh	r3, [r3, #2]
 80078ba:	b2da      	uxtb	r2, r3
 80078bc:	4b41      	ldr	r3, [pc, #260]	; (80079c4 <USBD_SetConfig+0x118>)
 80078be:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 80078c0:	4b40      	ldr	r3, [pc, #256]	; (80079c4 <USBD_SetConfig+0x118>)
 80078c2:	781b      	ldrb	r3, [r3, #0]
 80078c4:	2b01      	cmp	r3, #1
 80078c6:	d904      	bls.n	80078d2 <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 80078c8:	6839      	ldr	r1, [r7, #0]
 80078ca:	6878      	ldr	r0, [r7, #4]
 80078cc:	f000 f955 	bl	8007b7a <USBD_CtlError>
 80078d0:	e075      	b.n	80079be <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80078d8:	2b02      	cmp	r3, #2
 80078da:	d002      	beq.n	80078e2 <USBD_SetConfig+0x36>
 80078dc:	2b03      	cmp	r3, #3
 80078de:	d023      	beq.n	8007928 <USBD_SetConfig+0x7c>
 80078e0:	e062      	b.n	80079a8 <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 80078e2:	4b38      	ldr	r3, [pc, #224]	; (80079c4 <USBD_SetConfig+0x118>)
 80078e4:	781b      	ldrb	r3, [r3, #0]
 80078e6:	2b00      	cmp	r3, #0
 80078e8:	d01a      	beq.n	8007920 <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 80078ea:	4b36      	ldr	r3, [pc, #216]	; (80079c4 <USBD_SetConfig+0x118>)
 80078ec:	781b      	ldrb	r3, [r3, #0]
 80078ee:	461a      	mov	r2, r3
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	2203      	movs	r2, #3
 80078f8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 80078fc:	4b31      	ldr	r3, [pc, #196]	; (80079c4 <USBD_SetConfig+0x118>)
 80078fe:	781b      	ldrb	r3, [r3, #0]
 8007900:	4619      	mov	r1, r3
 8007902:	6878      	ldr	r0, [r7, #4]
 8007904:	f7ff f9af 	bl	8006c66 <USBD_SetClassConfig>
 8007908:	4603      	mov	r3, r0
 800790a:	2b02      	cmp	r3, #2
 800790c:	d104      	bne.n	8007918 <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 800790e:	6839      	ldr	r1, [r7, #0]
 8007910:	6878      	ldr	r0, [r7, #4]
 8007912:	f000 f932 	bl	8007b7a <USBD_CtlError>
            return;
 8007916:	e052      	b.n	80079be <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 8007918:	6878      	ldr	r0, [r7, #4]
 800791a:	f000 f9f6 	bl	8007d0a <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800791e:	e04e      	b.n	80079be <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8007920:	6878      	ldr	r0, [r7, #4]
 8007922:	f000 f9f2 	bl	8007d0a <USBD_CtlSendStatus>
        break;
 8007926:	e04a      	b.n	80079be <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 8007928:	4b26      	ldr	r3, [pc, #152]	; (80079c4 <USBD_SetConfig+0x118>)
 800792a:	781b      	ldrb	r3, [r3, #0]
 800792c:	2b00      	cmp	r3, #0
 800792e:	d112      	bne.n	8007956 <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	2202      	movs	r2, #2
 8007934:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          pdev->dev_config = cfgidx;
 8007938:	4b22      	ldr	r3, [pc, #136]	; (80079c4 <USBD_SetConfig+0x118>)
 800793a:	781b      	ldrb	r3, [r3, #0]
 800793c:	461a      	mov	r2, r3
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 8007942:	4b20      	ldr	r3, [pc, #128]	; (80079c4 <USBD_SetConfig+0x118>)
 8007944:	781b      	ldrb	r3, [r3, #0]
 8007946:	4619      	mov	r1, r3
 8007948:	6878      	ldr	r0, [r7, #4]
 800794a:	f7ff f9ab 	bl	8006ca4 <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 800794e:	6878      	ldr	r0, [r7, #4]
 8007950:	f000 f9db 	bl	8007d0a <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 8007954:	e033      	b.n	80079be <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 8007956:	4b1b      	ldr	r3, [pc, #108]	; (80079c4 <USBD_SetConfig+0x118>)
 8007958:	781b      	ldrb	r3, [r3, #0]
 800795a:	461a      	mov	r2, r3
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	685b      	ldr	r3, [r3, #4]
 8007960:	429a      	cmp	r2, r3
 8007962:	d01d      	beq.n	80079a0 <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	685b      	ldr	r3, [r3, #4]
 8007968:	b2db      	uxtb	r3, r3
 800796a:	4619      	mov	r1, r3
 800796c:	6878      	ldr	r0, [r7, #4]
 800796e:	f7ff f999 	bl	8006ca4 <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 8007972:	4b14      	ldr	r3, [pc, #80]	; (80079c4 <USBD_SetConfig+0x118>)
 8007974:	781b      	ldrb	r3, [r3, #0]
 8007976:	461a      	mov	r2, r3
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800797c:	4b11      	ldr	r3, [pc, #68]	; (80079c4 <USBD_SetConfig+0x118>)
 800797e:	781b      	ldrb	r3, [r3, #0]
 8007980:	4619      	mov	r1, r3
 8007982:	6878      	ldr	r0, [r7, #4]
 8007984:	f7ff f96f 	bl	8006c66 <USBD_SetClassConfig>
 8007988:	4603      	mov	r3, r0
 800798a:	2b02      	cmp	r3, #2
 800798c:	d104      	bne.n	8007998 <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 800798e:	6839      	ldr	r1, [r7, #0]
 8007990:	6878      	ldr	r0, [r7, #4]
 8007992:	f000 f8f2 	bl	8007b7a <USBD_CtlError>
            return;
 8007996:	e012      	b.n	80079be <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8007998:	6878      	ldr	r0, [r7, #4]
 800799a:	f000 f9b6 	bl	8007d0a <USBD_CtlSendStatus>
        break;
 800799e:	e00e      	b.n	80079be <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 80079a0:	6878      	ldr	r0, [r7, #4]
 80079a2:	f000 f9b2 	bl	8007d0a <USBD_CtlSendStatus>
        break;
 80079a6:	e00a      	b.n	80079be <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 80079a8:	6839      	ldr	r1, [r7, #0]
 80079aa:	6878      	ldr	r0, [r7, #4]
 80079ac:	f000 f8e5 	bl	8007b7a <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 80079b0:	4b04      	ldr	r3, [pc, #16]	; (80079c4 <USBD_SetConfig+0x118>)
 80079b2:	781b      	ldrb	r3, [r3, #0]
 80079b4:	4619      	mov	r1, r3
 80079b6:	6878      	ldr	r0, [r7, #4]
 80079b8:	f7ff f974 	bl	8006ca4 <USBD_ClrClassConfig>
        break;
 80079bc:	bf00      	nop
    }
  }
}
 80079be:	3708      	adds	r7, #8
 80079c0:	46bd      	mov	sp, r7
 80079c2:	bd80      	pop	{r7, pc}
 80079c4:	200003d8 	.word	0x200003d8

080079c8 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80079c8:	b580      	push	{r7, lr}
 80079ca:	b082      	sub	sp, #8
 80079cc:	af00      	add	r7, sp, #0
 80079ce:	6078      	str	r0, [r7, #4]
 80079d0:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 80079d2:	683b      	ldr	r3, [r7, #0]
 80079d4:	88db      	ldrh	r3, [r3, #6]
 80079d6:	2b01      	cmp	r3, #1
 80079d8:	d004      	beq.n	80079e4 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 80079da:	6839      	ldr	r1, [r7, #0]
 80079dc:	6878      	ldr	r0, [r7, #4]
 80079de:	f000 f8cc 	bl	8007b7a <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 80079e2:	e022      	b.n	8007a2a <USBD_GetConfig+0x62>
    switch (pdev->dev_state)
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80079ea:	2b02      	cmp	r3, #2
 80079ec:	dc02      	bgt.n	80079f4 <USBD_GetConfig+0x2c>
 80079ee:	2b00      	cmp	r3, #0
 80079f0:	dc03      	bgt.n	80079fa <USBD_GetConfig+0x32>
 80079f2:	e015      	b.n	8007a20 <USBD_GetConfig+0x58>
 80079f4:	2b03      	cmp	r3, #3
 80079f6:	d00b      	beq.n	8007a10 <USBD_GetConfig+0x48>
 80079f8:	e012      	b.n	8007a20 <USBD_GetConfig+0x58>
        pdev->dev_default_config = 0U;
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	2200      	movs	r2, #0
 80079fe:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	3308      	adds	r3, #8
 8007a04:	2201      	movs	r2, #1
 8007a06:	4619      	mov	r1, r3
 8007a08:	6878      	ldr	r0, [r7, #4]
 8007a0a:	f000 f920 	bl	8007c4e <USBD_CtlSendData>
        break;
 8007a0e:	e00c      	b.n	8007a2a <USBD_GetConfig+0x62>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	3304      	adds	r3, #4
 8007a14:	2201      	movs	r2, #1
 8007a16:	4619      	mov	r1, r3
 8007a18:	6878      	ldr	r0, [r7, #4]
 8007a1a:	f000 f918 	bl	8007c4e <USBD_CtlSendData>
        break;
 8007a1e:	e004      	b.n	8007a2a <USBD_GetConfig+0x62>
        USBD_CtlError(pdev, req);
 8007a20:	6839      	ldr	r1, [r7, #0]
 8007a22:	6878      	ldr	r0, [r7, #4]
 8007a24:	f000 f8a9 	bl	8007b7a <USBD_CtlError>
        break;
 8007a28:	bf00      	nop
}
 8007a2a:	bf00      	nop
 8007a2c:	3708      	adds	r7, #8
 8007a2e:	46bd      	mov	sp, r7
 8007a30:	bd80      	pop	{r7, pc}

08007a32 <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007a32:	b580      	push	{r7, lr}
 8007a34:	b082      	sub	sp, #8
 8007a36:	af00      	add	r7, sp, #0
 8007a38:	6078      	str	r0, [r7, #4]
 8007a3a:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007a42:	3b01      	subs	r3, #1
 8007a44:	2b02      	cmp	r3, #2
 8007a46:	d81e      	bhi.n	8007a86 <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8007a48:	683b      	ldr	r3, [r7, #0]
 8007a4a:	88db      	ldrh	r3, [r3, #6]
 8007a4c:	2b02      	cmp	r3, #2
 8007a4e:	d004      	beq.n	8007a5a <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 8007a50:	6839      	ldr	r1, [r7, #0]
 8007a52:	6878      	ldr	r0, [r7, #4]
 8007a54:	f000 f891 	bl	8007b7a <USBD_CtlError>
        break;
 8007a58:	e01a      	b.n	8007a90 <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	2201      	movs	r2, #1
 8007a5e:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 8007a66:	2b00      	cmp	r3, #0
 8007a68:	d005      	beq.n	8007a76 <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	68db      	ldr	r3, [r3, #12]
 8007a6e:	f043 0202 	orr.w	r2, r3, #2
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	330c      	adds	r3, #12
 8007a7a:	2202      	movs	r2, #2
 8007a7c:	4619      	mov	r1, r3
 8007a7e:	6878      	ldr	r0, [r7, #4]
 8007a80:	f000 f8e5 	bl	8007c4e <USBD_CtlSendData>
      break;
 8007a84:	e004      	b.n	8007a90 <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 8007a86:	6839      	ldr	r1, [r7, #0]
 8007a88:	6878      	ldr	r0, [r7, #4]
 8007a8a:	f000 f876 	bl	8007b7a <USBD_CtlError>
      break;
 8007a8e:	bf00      	nop
  }
}
 8007a90:	bf00      	nop
 8007a92:	3708      	adds	r7, #8
 8007a94:	46bd      	mov	sp, r7
 8007a96:	bd80      	pop	{r7, pc}

08007a98 <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8007a98:	b580      	push	{r7, lr}
 8007a9a:	b082      	sub	sp, #8
 8007a9c:	af00      	add	r7, sp, #0
 8007a9e:	6078      	str	r0, [r7, #4]
 8007aa0:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8007aa2:	683b      	ldr	r3, [r7, #0]
 8007aa4:	885b      	ldrh	r3, [r3, #2]
 8007aa6:	2b01      	cmp	r3, #1
 8007aa8:	d106      	bne.n	8007ab8 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	2201      	movs	r2, #1
 8007aae:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    USBD_CtlSendStatus(pdev);
 8007ab2:	6878      	ldr	r0, [r7, #4]
 8007ab4:	f000 f929 	bl	8007d0a <USBD_CtlSendStatus>
  }
}
 8007ab8:	bf00      	nop
 8007aba:	3708      	adds	r7, #8
 8007abc:	46bd      	mov	sp, r7
 8007abe:	bd80      	pop	{r7, pc}

08007ac0 <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8007ac0:	b580      	push	{r7, lr}
 8007ac2:	b082      	sub	sp, #8
 8007ac4:	af00      	add	r7, sp, #0
 8007ac6:	6078      	str	r0, [r7, #4]
 8007ac8:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007ad0:	3b01      	subs	r3, #1
 8007ad2:	2b02      	cmp	r3, #2
 8007ad4:	d80b      	bhi.n	8007aee <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8007ad6:	683b      	ldr	r3, [r7, #0]
 8007ad8:	885b      	ldrh	r3, [r3, #2]
 8007ada:	2b01      	cmp	r3, #1
 8007adc:	d10c      	bne.n	8007af8 <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	2200      	movs	r2, #0
 8007ae2:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        USBD_CtlSendStatus(pdev);
 8007ae6:	6878      	ldr	r0, [r7, #4]
 8007ae8:	f000 f90f 	bl	8007d0a <USBD_CtlSendStatus>
      }
      break;
 8007aec:	e004      	b.n	8007af8 <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 8007aee:	6839      	ldr	r1, [r7, #0]
 8007af0:	6878      	ldr	r0, [r7, #4]
 8007af2:	f000 f842 	bl	8007b7a <USBD_CtlError>
      break;
 8007af6:	e000      	b.n	8007afa <USBD_ClrFeature+0x3a>
      break;
 8007af8:	bf00      	nop
  }
}
 8007afa:	bf00      	nop
 8007afc:	3708      	adds	r7, #8
 8007afe:	46bd      	mov	sp, r7
 8007b00:	bd80      	pop	{r7, pc}

08007b02 <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8007b02:	b480      	push	{r7}
 8007b04:	b083      	sub	sp, #12
 8007b06:	af00      	add	r7, sp, #0
 8007b08:	6078      	str	r0, [r7, #4]
 8007b0a:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 8007b0c:	683b      	ldr	r3, [r7, #0]
 8007b0e:	781a      	ldrb	r2, [r3, #0]
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 8007b14:	683b      	ldr	r3, [r7, #0]
 8007b16:	785a      	ldrb	r2, [r3, #1]
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 8007b1c:	683b      	ldr	r3, [r7, #0]
 8007b1e:	3302      	adds	r3, #2
 8007b20:	781b      	ldrb	r3, [r3, #0]
 8007b22:	b29a      	uxth	r2, r3
 8007b24:	683b      	ldr	r3, [r7, #0]
 8007b26:	3303      	adds	r3, #3
 8007b28:	781b      	ldrb	r3, [r3, #0]
 8007b2a:	b29b      	uxth	r3, r3
 8007b2c:	021b      	lsls	r3, r3, #8
 8007b2e:	b29b      	uxth	r3, r3
 8007b30:	4413      	add	r3, r2
 8007b32:	b29a      	uxth	r2, r3
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 8007b38:	683b      	ldr	r3, [r7, #0]
 8007b3a:	3304      	adds	r3, #4
 8007b3c:	781b      	ldrb	r3, [r3, #0]
 8007b3e:	b29a      	uxth	r2, r3
 8007b40:	683b      	ldr	r3, [r7, #0]
 8007b42:	3305      	adds	r3, #5
 8007b44:	781b      	ldrb	r3, [r3, #0]
 8007b46:	b29b      	uxth	r3, r3
 8007b48:	021b      	lsls	r3, r3, #8
 8007b4a:	b29b      	uxth	r3, r3
 8007b4c:	4413      	add	r3, r2
 8007b4e:	b29a      	uxth	r2, r3
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 8007b54:	683b      	ldr	r3, [r7, #0]
 8007b56:	3306      	adds	r3, #6
 8007b58:	781b      	ldrb	r3, [r3, #0]
 8007b5a:	b29a      	uxth	r2, r3
 8007b5c:	683b      	ldr	r3, [r7, #0]
 8007b5e:	3307      	adds	r3, #7
 8007b60:	781b      	ldrb	r3, [r3, #0]
 8007b62:	b29b      	uxth	r3, r3
 8007b64:	021b      	lsls	r3, r3, #8
 8007b66:	b29b      	uxth	r3, r3
 8007b68:	4413      	add	r3, r2
 8007b6a:	b29a      	uxth	r2, r3
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	80da      	strh	r2, [r3, #6]

}
 8007b70:	bf00      	nop
 8007b72:	370c      	adds	r7, #12
 8007b74:	46bd      	mov	sp, r7
 8007b76:	bc80      	pop	{r7}
 8007b78:	4770      	bx	lr

08007b7a <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 8007b7a:	b580      	push	{r7, lr}
 8007b7c:	b082      	sub	sp, #8
 8007b7e:	af00      	add	r7, sp, #0
 8007b80:	6078      	str	r0, [r7, #4]
 8007b82:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 8007b84:	2180      	movs	r1, #128	; 0x80
 8007b86:	6878      	ldr	r0, [r7, #4]
 8007b88:	f000 fcb8 	bl	80084fc <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 8007b8c:	2100      	movs	r1, #0
 8007b8e:	6878      	ldr	r0, [r7, #4]
 8007b90:	f000 fcb4 	bl	80084fc <USBD_LL_StallEP>
}
 8007b94:	bf00      	nop
 8007b96:	3708      	adds	r7, #8
 8007b98:	46bd      	mov	sp, r7
 8007b9a:	bd80      	pop	{r7, pc}

08007b9c <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8007b9c:	b580      	push	{r7, lr}
 8007b9e:	b086      	sub	sp, #24
 8007ba0:	af00      	add	r7, sp, #0
 8007ba2:	60f8      	str	r0, [r7, #12]
 8007ba4:	60b9      	str	r1, [r7, #8]
 8007ba6:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8007ba8:	2300      	movs	r3, #0
 8007baa:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 8007bac:	68fb      	ldr	r3, [r7, #12]
 8007bae:	2b00      	cmp	r3, #0
 8007bb0:	d032      	beq.n	8007c18 <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 8007bb2:	68f8      	ldr	r0, [r7, #12]
 8007bb4:	f000 f834 	bl	8007c20 <USBD_GetLen>
 8007bb8:	4603      	mov	r3, r0
 8007bba:	3301      	adds	r3, #1
 8007bbc:	b29b      	uxth	r3, r3
 8007bbe:	005b      	lsls	r3, r3, #1
 8007bc0:	b29a      	uxth	r2, r3
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 8007bc6:	7dfb      	ldrb	r3, [r7, #23]
 8007bc8:	1c5a      	adds	r2, r3, #1
 8007bca:	75fa      	strb	r2, [r7, #23]
 8007bcc:	461a      	mov	r2, r3
 8007bce:	68bb      	ldr	r3, [r7, #8]
 8007bd0:	4413      	add	r3, r2
 8007bd2:	687a      	ldr	r2, [r7, #4]
 8007bd4:	7812      	ldrb	r2, [r2, #0]
 8007bd6:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 8007bd8:	7dfb      	ldrb	r3, [r7, #23]
 8007bda:	1c5a      	adds	r2, r3, #1
 8007bdc:	75fa      	strb	r2, [r7, #23]
 8007bde:	461a      	mov	r2, r3
 8007be0:	68bb      	ldr	r3, [r7, #8]
 8007be2:	4413      	add	r3, r2
 8007be4:	2203      	movs	r2, #3
 8007be6:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 8007be8:	e012      	b.n	8007c10 <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 8007bea:	68fb      	ldr	r3, [r7, #12]
 8007bec:	1c5a      	adds	r2, r3, #1
 8007bee:	60fa      	str	r2, [r7, #12]
 8007bf0:	7dfa      	ldrb	r2, [r7, #23]
 8007bf2:	1c51      	adds	r1, r2, #1
 8007bf4:	75f9      	strb	r1, [r7, #23]
 8007bf6:	4611      	mov	r1, r2
 8007bf8:	68ba      	ldr	r2, [r7, #8]
 8007bfa:	440a      	add	r2, r1
 8007bfc:	781b      	ldrb	r3, [r3, #0]
 8007bfe:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 8007c00:	7dfb      	ldrb	r3, [r7, #23]
 8007c02:	1c5a      	adds	r2, r3, #1
 8007c04:	75fa      	strb	r2, [r7, #23]
 8007c06:	461a      	mov	r2, r3
 8007c08:	68bb      	ldr	r3, [r7, #8]
 8007c0a:	4413      	add	r3, r2
 8007c0c:	2200      	movs	r2, #0
 8007c0e:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 8007c10:	68fb      	ldr	r3, [r7, #12]
 8007c12:	781b      	ldrb	r3, [r3, #0]
 8007c14:	2b00      	cmp	r3, #0
 8007c16:	d1e8      	bne.n	8007bea <USBD_GetString+0x4e>
    }
  }
}
 8007c18:	bf00      	nop
 8007c1a:	3718      	adds	r7, #24
 8007c1c:	46bd      	mov	sp, r7
 8007c1e:	bd80      	pop	{r7, pc}

08007c20 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8007c20:	b480      	push	{r7}
 8007c22:	b085      	sub	sp, #20
 8007c24:	af00      	add	r7, sp, #0
 8007c26:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8007c28:	2300      	movs	r3, #0
 8007c2a:	73fb      	strb	r3, [r7, #15]

  while (*buf != '\0')
 8007c2c:	e005      	b.n	8007c3a <USBD_GetLen+0x1a>
  {
    len++;
 8007c2e:	7bfb      	ldrb	r3, [r7, #15]
 8007c30:	3301      	adds	r3, #1
 8007c32:	73fb      	strb	r3, [r7, #15]
    buf++;
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	3301      	adds	r3, #1
 8007c38:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	781b      	ldrb	r3, [r3, #0]
 8007c3e:	2b00      	cmp	r3, #0
 8007c40:	d1f5      	bne.n	8007c2e <USBD_GetLen+0xe>
  }

  return len;
 8007c42:	7bfb      	ldrb	r3, [r7, #15]
}
 8007c44:	4618      	mov	r0, r3
 8007c46:	3714      	adds	r7, #20
 8007c48:	46bd      	mov	sp, r7
 8007c4a:	bc80      	pop	{r7}
 8007c4c:	4770      	bx	lr

08007c4e <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 8007c4e:	b580      	push	{r7, lr}
 8007c50:	b084      	sub	sp, #16
 8007c52:	af00      	add	r7, sp, #0
 8007c54:	60f8      	str	r0, [r7, #12]
 8007c56:	60b9      	str	r1, [r7, #8]
 8007c58:	4613      	mov	r3, r2
 8007c5a:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8007c5c:	68fb      	ldr	r3, [r7, #12]
 8007c5e:	2202      	movs	r2, #2
 8007c60:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 8007c64:	88fa      	ldrh	r2, [r7, #6]
 8007c66:	68fb      	ldr	r3, [r7, #12]
 8007c68:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 8007c6a:	88fa      	ldrh	r2, [r7, #6]
 8007c6c:	68fb      	ldr	r3, [r7, #12]
 8007c6e:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8007c70:	88fb      	ldrh	r3, [r7, #6]
 8007c72:	68ba      	ldr	r2, [r7, #8]
 8007c74:	2100      	movs	r1, #0
 8007c76:	68f8      	ldr	r0, [r7, #12]
 8007c78:	f000 fcc8 	bl	800860c <USBD_LL_Transmit>

  return USBD_OK;
 8007c7c:	2300      	movs	r3, #0
}
 8007c7e:	4618      	mov	r0, r3
 8007c80:	3710      	adds	r7, #16
 8007c82:	46bd      	mov	sp, r7
 8007c84:	bd80      	pop	{r7, pc}

08007c86 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 8007c86:	b580      	push	{r7, lr}
 8007c88:	b084      	sub	sp, #16
 8007c8a:	af00      	add	r7, sp, #0
 8007c8c:	60f8      	str	r0, [r7, #12]
 8007c8e:	60b9      	str	r1, [r7, #8]
 8007c90:	4613      	mov	r3, r2
 8007c92:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8007c94:	88fb      	ldrh	r3, [r7, #6]
 8007c96:	68ba      	ldr	r2, [r7, #8]
 8007c98:	2100      	movs	r1, #0
 8007c9a:	68f8      	ldr	r0, [r7, #12]
 8007c9c:	f000 fcb6 	bl	800860c <USBD_LL_Transmit>

  return USBD_OK;
 8007ca0:	2300      	movs	r3, #0
}
 8007ca2:	4618      	mov	r0, r3
 8007ca4:	3710      	adds	r7, #16
 8007ca6:	46bd      	mov	sp, r7
 8007ca8:	bd80      	pop	{r7, pc}

08007caa <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 8007caa:	b580      	push	{r7, lr}
 8007cac:	b084      	sub	sp, #16
 8007cae:	af00      	add	r7, sp, #0
 8007cb0:	60f8      	str	r0, [r7, #12]
 8007cb2:	60b9      	str	r1, [r7, #8]
 8007cb4:	4613      	mov	r3, r2
 8007cb6:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8007cb8:	68fb      	ldr	r3, [r7, #12]
 8007cba:	2203      	movs	r2, #3
 8007cbc:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 8007cc0:	88fa      	ldrh	r2, [r7, #6]
 8007cc2:	68fb      	ldr	r3, [r7, #12]
 8007cc4:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
  pdev->ep_out[0].rem_length   = len;
 8007cc8:	88fa      	ldrh	r2, [r7, #6]
 8007cca:	68fb      	ldr	r3, [r7, #12]
 8007ccc:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8007cd0:	88fb      	ldrh	r3, [r7, #6]
 8007cd2:	68ba      	ldr	r2, [r7, #8]
 8007cd4:	2100      	movs	r1, #0
 8007cd6:	68f8      	ldr	r0, [r7, #12]
 8007cd8:	f000 fcbb 	bl	8008652 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8007cdc:	2300      	movs	r3, #0
}
 8007cde:	4618      	mov	r0, r3
 8007ce0:	3710      	adds	r7, #16
 8007ce2:	46bd      	mov	sp, r7
 8007ce4:	bd80      	pop	{r7, pc}

08007ce6 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 8007ce6:	b580      	push	{r7, lr}
 8007ce8:	b084      	sub	sp, #16
 8007cea:	af00      	add	r7, sp, #0
 8007cec:	60f8      	str	r0, [r7, #12]
 8007cee:	60b9      	str	r1, [r7, #8]
 8007cf0:	4613      	mov	r3, r2
 8007cf2:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8007cf4:	88fb      	ldrh	r3, [r7, #6]
 8007cf6:	68ba      	ldr	r2, [r7, #8]
 8007cf8:	2100      	movs	r1, #0
 8007cfa:	68f8      	ldr	r0, [r7, #12]
 8007cfc:	f000 fca9 	bl	8008652 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8007d00:	2300      	movs	r3, #0
}
 8007d02:	4618      	mov	r0, r3
 8007d04:	3710      	adds	r7, #16
 8007d06:	46bd      	mov	sp, r7
 8007d08:	bd80      	pop	{r7, pc}

08007d0a <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8007d0a:	b580      	push	{r7, lr}
 8007d0c:	b082      	sub	sp, #8
 8007d0e:	af00      	add	r7, sp, #0
 8007d10:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	2204      	movs	r2, #4
 8007d16:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8007d1a:	2300      	movs	r3, #0
 8007d1c:	2200      	movs	r2, #0
 8007d1e:	2100      	movs	r1, #0
 8007d20:	6878      	ldr	r0, [r7, #4]
 8007d22:	f000 fc73 	bl	800860c <USBD_LL_Transmit>

  return USBD_OK;
 8007d26:	2300      	movs	r3, #0
}
 8007d28:	4618      	mov	r0, r3
 8007d2a:	3708      	adds	r7, #8
 8007d2c:	46bd      	mov	sp, r7
 8007d2e:	bd80      	pop	{r7, pc}

08007d30 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8007d30:	b580      	push	{r7, lr}
 8007d32:	b082      	sub	sp, #8
 8007d34:	af00      	add	r7, sp, #0
 8007d36:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	2205      	movs	r2, #5
 8007d3c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007d40:	2300      	movs	r3, #0
 8007d42:	2200      	movs	r2, #0
 8007d44:	2100      	movs	r1, #0
 8007d46:	6878      	ldr	r0, [r7, #4]
 8007d48:	f000 fc83 	bl	8008652 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8007d4c:	2300      	movs	r3, #0
}
 8007d4e:	4618      	mov	r0, r3
 8007d50:	3708      	adds	r7, #8
 8007d52:	46bd      	mov	sp, r7
 8007d54:	bd80      	pop	{r7, pc}

08007d56 <USB_Transmit>:

/* USER CODE BEGIN PFP */
/* Private function prototypes -----------------------------------------------*/

void USB_Transmit(char* Buf, uint16_t Len)
{
 8007d56:	b580      	push	{r7, lr}
 8007d58:	b082      	sub	sp, #8
 8007d5a:	af00      	add	r7, sp, #0
 8007d5c:	6078      	str	r0, [r7, #4]
 8007d5e:	460b      	mov	r3, r1
 8007d60:	807b      	strh	r3, [r7, #2]
	CDC_Transmit_FS((uint8_t*)Buf, Len); //Explicit conversion of char ptr to uint8_t ptr
 8007d62:	887b      	ldrh	r3, [r7, #2]
 8007d64:	4619      	mov	r1, r3
 8007d66:	6878      	ldr	r0, [r7, #4]
 8007d68:	f000 f8c2 	bl	8007ef0 <CDC_Transmit_FS>
}
 8007d6c:	bf00      	nop
 8007d6e:	3708      	adds	r7, #8
 8007d70:	46bd      	mov	sp, r7
 8007d72:	bd80      	pop	{r7, pc}

08007d74 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8007d74:	b580      	push	{r7, lr}
 8007d76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8007d78:	2200      	movs	r2, #0
 8007d7a:	4912      	ldr	r1, [pc, #72]	; (8007dc4 <MX_USB_DEVICE_Init+0x50>)
 8007d7c:	4812      	ldr	r0, [pc, #72]	; (8007dc8 <MX_USB_DEVICE_Init+0x54>)
 8007d7e:	f7fe ff18 	bl	8006bb2 <USBD_Init>
 8007d82:	4603      	mov	r3, r0
 8007d84:	2b00      	cmp	r3, #0
 8007d86:	d001      	beq.n	8007d8c <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8007d88:	f7f9 fa3e 	bl	8001208 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8007d8c:	490f      	ldr	r1, [pc, #60]	; (8007dcc <MX_USB_DEVICE_Init+0x58>)
 8007d8e:	480e      	ldr	r0, [pc, #56]	; (8007dc8 <MX_USB_DEVICE_Init+0x54>)
 8007d90:	f7fe ff3a 	bl	8006c08 <USBD_RegisterClass>
 8007d94:	4603      	mov	r3, r0
 8007d96:	2b00      	cmp	r3, #0
 8007d98:	d001      	beq.n	8007d9e <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8007d9a:	f7f9 fa35 	bl	8001208 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8007d9e:	490c      	ldr	r1, [pc, #48]	; (8007dd0 <MX_USB_DEVICE_Init+0x5c>)
 8007da0:	4809      	ldr	r0, [pc, #36]	; (8007dc8 <MX_USB_DEVICE_Init+0x54>)
 8007da2:	f7fe fe6b 	bl	8006a7c <USBD_CDC_RegisterInterface>
 8007da6:	4603      	mov	r3, r0
 8007da8:	2b00      	cmp	r3, #0
 8007daa:	d001      	beq.n	8007db0 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8007dac:	f7f9 fa2c 	bl	8001208 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8007db0:	4805      	ldr	r0, [pc, #20]	; (8007dc8 <MX_USB_DEVICE_Init+0x54>)
 8007db2:	f7fe ff42 	bl	8006c3a <USBD_Start>
 8007db6:	4603      	mov	r3, r0
 8007db8:	2b00      	cmp	r3, #0
 8007dba:	d001      	beq.n	8007dc0 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8007dbc:	f7f9 fa24 	bl	8001208 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8007dc0:	bf00      	nop
 8007dc2:	bd80      	pop	{r7, pc}
 8007dc4:	2000012c 	.word	0x2000012c
 8007dc8:	200003dc 	.word	0x200003dc
 8007dcc:	20000018 	.word	0x20000018
 8007dd0:	2000011c 	.word	0x2000011c

08007dd4 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8007dd4:	b580      	push	{r7, lr}
 8007dd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8007dd8:	2200      	movs	r2, #0
 8007dda:	4905      	ldr	r1, [pc, #20]	; (8007df0 <CDC_Init_FS+0x1c>)
 8007ddc:	4805      	ldr	r0, [pc, #20]	; (8007df4 <CDC_Init_FS+0x20>)
 8007dde:	f7fe fe63 	bl	8006aa8 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8007de2:	4905      	ldr	r1, [pc, #20]	; (8007df8 <CDC_Init_FS+0x24>)
 8007de4:	4803      	ldr	r0, [pc, #12]	; (8007df4 <CDC_Init_FS+0x20>)
 8007de6:	f7fe fe78 	bl	8006ada <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8007dea:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8007dec:	4618      	mov	r0, r3
 8007dee:	bd80      	pop	{r7, pc}
 8007df0:	20000aa0 	.word	0x20000aa0
 8007df4:	200003dc 	.word	0x200003dc
 8007df8:	200006a0 	.word	0x200006a0

08007dfc <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8007dfc:	b480      	push	{r7}
 8007dfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8007e00:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8007e02:	4618      	mov	r0, r3
 8007e04:	46bd      	mov	sp, r7
 8007e06:	bc80      	pop	{r7}
 8007e08:	4770      	bx	lr
	...

08007e0c <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8007e0c:	b480      	push	{r7}
 8007e0e:	b083      	sub	sp, #12
 8007e10:	af00      	add	r7, sp, #0
 8007e12:	4603      	mov	r3, r0
 8007e14:	6039      	str	r1, [r7, #0]
 8007e16:	71fb      	strb	r3, [r7, #7]
 8007e18:	4613      	mov	r3, r2
 8007e1a:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8007e1c:	79fb      	ldrb	r3, [r7, #7]
 8007e1e:	2b23      	cmp	r3, #35	; 0x23
 8007e20:	d84a      	bhi.n	8007eb8 <CDC_Control_FS+0xac>
 8007e22:	a201      	add	r2, pc, #4	; (adr r2, 8007e28 <CDC_Control_FS+0x1c>)
 8007e24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e28:	08007eb9 	.word	0x08007eb9
 8007e2c:	08007eb9 	.word	0x08007eb9
 8007e30:	08007eb9 	.word	0x08007eb9
 8007e34:	08007eb9 	.word	0x08007eb9
 8007e38:	08007eb9 	.word	0x08007eb9
 8007e3c:	08007eb9 	.word	0x08007eb9
 8007e40:	08007eb9 	.word	0x08007eb9
 8007e44:	08007eb9 	.word	0x08007eb9
 8007e48:	08007eb9 	.word	0x08007eb9
 8007e4c:	08007eb9 	.word	0x08007eb9
 8007e50:	08007eb9 	.word	0x08007eb9
 8007e54:	08007eb9 	.word	0x08007eb9
 8007e58:	08007eb9 	.word	0x08007eb9
 8007e5c:	08007eb9 	.word	0x08007eb9
 8007e60:	08007eb9 	.word	0x08007eb9
 8007e64:	08007eb9 	.word	0x08007eb9
 8007e68:	08007eb9 	.word	0x08007eb9
 8007e6c:	08007eb9 	.word	0x08007eb9
 8007e70:	08007eb9 	.word	0x08007eb9
 8007e74:	08007eb9 	.word	0x08007eb9
 8007e78:	08007eb9 	.word	0x08007eb9
 8007e7c:	08007eb9 	.word	0x08007eb9
 8007e80:	08007eb9 	.word	0x08007eb9
 8007e84:	08007eb9 	.word	0x08007eb9
 8007e88:	08007eb9 	.word	0x08007eb9
 8007e8c:	08007eb9 	.word	0x08007eb9
 8007e90:	08007eb9 	.word	0x08007eb9
 8007e94:	08007eb9 	.word	0x08007eb9
 8007e98:	08007eb9 	.word	0x08007eb9
 8007e9c:	08007eb9 	.word	0x08007eb9
 8007ea0:	08007eb9 	.word	0x08007eb9
 8007ea4:	08007eb9 	.word	0x08007eb9
 8007ea8:	08007eb9 	.word	0x08007eb9
 8007eac:	08007eb9 	.word	0x08007eb9
 8007eb0:	08007eb9 	.word	0x08007eb9
 8007eb4:	08007eb9 	.word	0x08007eb9
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8007eb8:	bf00      	nop
  }

  return (USBD_OK);
 8007eba:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8007ebc:	4618      	mov	r0, r3
 8007ebe:	370c      	adds	r7, #12
 8007ec0:	46bd      	mov	sp, r7
 8007ec2:	bc80      	pop	{r7}
 8007ec4:	4770      	bx	lr
 8007ec6:	bf00      	nop

08007ec8 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8007ec8:	b580      	push	{r7, lr}
 8007eca:	b082      	sub	sp, #8
 8007ecc:	af00      	add	r7, sp, #0
 8007ece:	6078      	str	r0, [r7, #4]
 8007ed0:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8007ed2:	6879      	ldr	r1, [r7, #4]
 8007ed4:	4805      	ldr	r0, [pc, #20]	; (8007eec <CDC_Receive_FS+0x24>)
 8007ed6:	f7fe fe00 	bl	8006ada <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8007eda:	4804      	ldr	r0, [pc, #16]	; (8007eec <CDC_Receive_FS+0x24>)
 8007edc:	f7fe fe3f 	bl	8006b5e <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8007ee0:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8007ee2:	4618      	mov	r0, r3
 8007ee4:	3708      	adds	r7, #8
 8007ee6:	46bd      	mov	sp, r7
 8007ee8:	bd80      	pop	{r7, pc}
 8007eea:	bf00      	nop
 8007eec:	200003dc 	.word	0x200003dc

08007ef0 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8007ef0:	b580      	push	{r7, lr}
 8007ef2:	b084      	sub	sp, #16
 8007ef4:	af00      	add	r7, sp, #0
 8007ef6:	6078      	str	r0, [r7, #4]
 8007ef8:	460b      	mov	r3, r1
 8007efa:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8007efc:	2300      	movs	r3, #0
 8007efe:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8007f00:	4b0d      	ldr	r3, [pc, #52]	; (8007f38 <CDC_Transmit_FS+0x48>)
 8007f02:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007f06:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8007f08:	68bb      	ldr	r3, [r7, #8]
 8007f0a:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8007f0e:	2b00      	cmp	r3, #0
 8007f10:	d001      	beq.n	8007f16 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 8007f12:	2301      	movs	r3, #1
 8007f14:	e00b      	b.n	8007f2e <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8007f16:	887b      	ldrh	r3, [r7, #2]
 8007f18:	461a      	mov	r2, r3
 8007f1a:	6879      	ldr	r1, [r7, #4]
 8007f1c:	4806      	ldr	r0, [pc, #24]	; (8007f38 <CDC_Transmit_FS+0x48>)
 8007f1e:	f7fe fdc3 	bl	8006aa8 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8007f22:	4805      	ldr	r0, [pc, #20]	; (8007f38 <CDC_Transmit_FS+0x48>)
 8007f24:	f7fe fdec 	bl	8006b00 <USBD_CDC_TransmitPacket>
 8007f28:	4603      	mov	r3, r0
 8007f2a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8007f2c:	7bfb      	ldrb	r3, [r7, #15]
}
 8007f2e:	4618      	mov	r0, r3
 8007f30:	3710      	adds	r7, #16
 8007f32:	46bd      	mov	sp, r7
 8007f34:	bd80      	pop	{r7, pc}
 8007f36:	bf00      	nop
 8007f38:	200003dc 	.word	0x200003dc

08007f3c <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007f3c:	b480      	push	{r7}
 8007f3e:	b083      	sub	sp, #12
 8007f40:	af00      	add	r7, sp, #0
 8007f42:	4603      	mov	r3, r0
 8007f44:	6039      	str	r1, [r7, #0]
 8007f46:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8007f48:	683b      	ldr	r3, [r7, #0]
 8007f4a:	2212      	movs	r2, #18
 8007f4c:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8007f4e:	4b03      	ldr	r3, [pc, #12]	; (8007f5c <USBD_FS_DeviceDescriptor+0x20>)
}
 8007f50:	4618      	mov	r0, r3
 8007f52:	370c      	adds	r7, #12
 8007f54:	46bd      	mov	sp, r7
 8007f56:	bc80      	pop	{r7}
 8007f58:	4770      	bx	lr
 8007f5a:	bf00      	nop
 8007f5c:	20000148 	.word	0x20000148

08007f60 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007f60:	b480      	push	{r7}
 8007f62:	b083      	sub	sp, #12
 8007f64:	af00      	add	r7, sp, #0
 8007f66:	4603      	mov	r3, r0
 8007f68:	6039      	str	r1, [r7, #0]
 8007f6a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8007f6c:	683b      	ldr	r3, [r7, #0]
 8007f6e:	2204      	movs	r2, #4
 8007f70:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8007f72:	4b03      	ldr	r3, [pc, #12]	; (8007f80 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8007f74:	4618      	mov	r0, r3
 8007f76:	370c      	adds	r7, #12
 8007f78:	46bd      	mov	sp, r7
 8007f7a:	bc80      	pop	{r7}
 8007f7c:	4770      	bx	lr
 8007f7e:	bf00      	nop
 8007f80:	2000015c 	.word	0x2000015c

08007f84 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007f84:	b580      	push	{r7, lr}
 8007f86:	b082      	sub	sp, #8
 8007f88:	af00      	add	r7, sp, #0
 8007f8a:	4603      	mov	r3, r0
 8007f8c:	6039      	str	r1, [r7, #0]
 8007f8e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8007f90:	79fb      	ldrb	r3, [r7, #7]
 8007f92:	2b00      	cmp	r3, #0
 8007f94:	d105      	bne.n	8007fa2 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8007f96:	683a      	ldr	r2, [r7, #0]
 8007f98:	4907      	ldr	r1, [pc, #28]	; (8007fb8 <USBD_FS_ProductStrDescriptor+0x34>)
 8007f9a:	4808      	ldr	r0, [pc, #32]	; (8007fbc <USBD_FS_ProductStrDescriptor+0x38>)
 8007f9c:	f7ff fdfe 	bl	8007b9c <USBD_GetString>
 8007fa0:	e004      	b.n	8007fac <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8007fa2:	683a      	ldr	r2, [r7, #0]
 8007fa4:	4904      	ldr	r1, [pc, #16]	; (8007fb8 <USBD_FS_ProductStrDescriptor+0x34>)
 8007fa6:	4805      	ldr	r0, [pc, #20]	; (8007fbc <USBD_FS_ProductStrDescriptor+0x38>)
 8007fa8:	f7ff fdf8 	bl	8007b9c <USBD_GetString>
  }
  return USBD_StrDesc;
 8007fac:	4b02      	ldr	r3, [pc, #8]	; (8007fb8 <USBD_FS_ProductStrDescriptor+0x34>)
}
 8007fae:	4618      	mov	r0, r3
 8007fb0:	3708      	adds	r7, #8
 8007fb2:	46bd      	mov	sp, r7
 8007fb4:	bd80      	pop	{r7, pc}
 8007fb6:	bf00      	nop
 8007fb8:	20000ea0 	.word	0x20000ea0
 8007fbc:	080090fc 	.word	0x080090fc

08007fc0 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007fc0:	b580      	push	{r7, lr}
 8007fc2:	b082      	sub	sp, #8
 8007fc4:	af00      	add	r7, sp, #0
 8007fc6:	4603      	mov	r3, r0
 8007fc8:	6039      	str	r1, [r7, #0]
 8007fca:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8007fcc:	683a      	ldr	r2, [r7, #0]
 8007fce:	4904      	ldr	r1, [pc, #16]	; (8007fe0 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8007fd0:	4804      	ldr	r0, [pc, #16]	; (8007fe4 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8007fd2:	f7ff fde3 	bl	8007b9c <USBD_GetString>
  return USBD_StrDesc;
 8007fd6:	4b02      	ldr	r3, [pc, #8]	; (8007fe0 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8007fd8:	4618      	mov	r0, r3
 8007fda:	3708      	adds	r7, #8
 8007fdc:	46bd      	mov	sp, r7
 8007fde:	bd80      	pop	{r7, pc}
 8007fe0:	20000ea0 	.word	0x20000ea0
 8007fe4:	08009114 	.word	0x08009114

08007fe8 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007fe8:	b580      	push	{r7, lr}
 8007fea:	b082      	sub	sp, #8
 8007fec:	af00      	add	r7, sp, #0
 8007fee:	4603      	mov	r3, r0
 8007ff0:	6039      	str	r1, [r7, #0]
 8007ff2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8007ff4:	683b      	ldr	r3, [r7, #0]
 8007ff6:	221a      	movs	r2, #26
 8007ff8:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8007ffa:	f000 f843 	bl	8008084 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8007ffe:	4b02      	ldr	r3, [pc, #8]	; (8008008 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8008000:	4618      	mov	r0, r3
 8008002:	3708      	adds	r7, #8
 8008004:	46bd      	mov	sp, r7
 8008006:	bd80      	pop	{r7, pc}
 8008008:	20000160 	.word	0x20000160

0800800c <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800800c:	b580      	push	{r7, lr}
 800800e:	b082      	sub	sp, #8
 8008010:	af00      	add	r7, sp, #0
 8008012:	4603      	mov	r3, r0
 8008014:	6039      	str	r1, [r7, #0]
 8008016:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8008018:	79fb      	ldrb	r3, [r7, #7]
 800801a:	2b00      	cmp	r3, #0
 800801c:	d105      	bne.n	800802a <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800801e:	683a      	ldr	r2, [r7, #0]
 8008020:	4907      	ldr	r1, [pc, #28]	; (8008040 <USBD_FS_ConfigStrDescriptor+0x34>)
 8008022:	4808      	ldr	r0, [pc, #32]	; (8008044 <USBD_FS_ConfigStrDescriptor+0x38>)
 8008024:	f7ff fdba 	bl	8007b9c <USBD_GetString>
 8008028:	e004      	b.n	8008034 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800802a:	683a      	ldr	r2, [r7, #0]
 800802c:	4904      	ldr	r1, [pc, #16]	; (8008040 <USBD_FS_ConfigStrDescriptor+0x34>)
 800802e:	4805      	ldr	r0, [pc, #20]	; (8008044 <USBD_FS_ConfigStrDescriptor+0x38>)
 8008030:	f7ff fdb4 	bl	8007b9c <USBD_GetString>
  }
  return USBD_StrDesc;
 8008034:	4b02      	ldr	r3, [pc, #8]	; (8008040 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8008036:	4618      	mov	r0, r3
 8008038:	3708      	adds	r7, #8
 800803a:	46bd      	mov	sp, r7
 800803c:	bd80      	pop	{r7, pc}
 800803e:	bf00      	nop
 8008040:	20000ea0 	.word	0x20000ea0
 8008044:	08009128 	.word	0x08009128

08008048 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008048:	b580      	push	{r7, lr}
 800804a:	b082      	sub	sp, #8
 800804c:	af00      	add	r7, sp, #0
 800804e:	4603      	mov	r3, r0
 8008050:	6039      	str	r1, [r7, #0]
 8008052:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8008054:	79fb      	ldrb	r3, [r7, #7]
 8008056:	2b00      	cmp	r3, #0
 8008058:	d105      	bne.n	8008066 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800805a:	683a      	ldr	r2, [r7, #0]
 800805c:	4907      	ldr	r1, [pc, #28]	; (800807c <USBD_FS_InterfaceStrDescriptor+0x34>)
 800805e:	4808      	ldr	r0, [pc, #32]	; (8008080 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8008060:	f7ff fd9c 	bl	8007b9c <USBD_GetString>
 8008064:	e004      	b.n	8008070 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8008066:	683a      	ldr	r2, [r7, #0]
 8008068:	4904      	ldr	r1, [pc, #16]	; (800807c <USBD_FS_InterfaceStrDescriptor+0x34>)
 800806a:	4805      	ldr	r0, [pc, #20]	; (8008080 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800806c:	f7ff fd96 	bl	8007b9c <USBD_GetString>
  }
  return USBD_StrDesc;
 8008070:	4b02      	ldr	r3, [pc, #8]	; (800807c <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8008072:	4618      	mov	r0, r3
 8008074:	3708      	adds	r7, #8
 8008076:	46bd      	mov	sp, r7
 8008078:	bd80      	pop	{r7, pc}
 800807a:	bf00      	nop
 800807c:	20000ea0 	.word	0x20000ea0
 8008080:	08009134 	.word	0x08009134

08008084 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8008084:	b580      	push	{r7, lr}
 8008086:	b084      	sub	sp, #16
 8008088:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800808a:	4b0f      	ldr	r3, [pc, #60]	; (80080c8 <Get_SerialNum+0x44>)
 800808c:	681b      	ldr	r3, [r3, #0]
 800808e:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8008090:	4b0e      	ldr	r3, [pc, #56]	; (80080cc <Get_SerialNum+0x48>)
 8008092:	681b      	ldr	r3, [r3, #0]
 8008094:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8008096:	4b0e      	ldr	r3, [pc, #56]	; (80080d0 <Get_SerialNum+0x4c>)
 8008098:	681b      	ldr	r3, [r3, #0]
 800809a:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800809c:	68fa      	ldr	r2, [r7, #12]
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	4413      	add	r3, r2
 80080a2:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 80080a4:	68fb      	ldr	r3, [r7, #12]
 80080a6:	2b00      	cmp	r3, #0
 80080a8:	d009      	beq.n	80080be <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 80080aa:	2208      	movs	r2, #8
 80080ac:	4909      	ldr	r1, [pc, #36]	; (80080d4 <Get_SerialNum+0x50>)
 80080ae:	68f8      	ldr	r0, [r7, #12]
 80080b0:	f000 f814 	bl	80080dc <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 80080b4:	2204      	movs	r2, #4
 80080b6:	4908      	ldr	r1, [pc, #32]	; (80080d8 <Get_SerialNum+0x54>)
 80080b8:	68b8      	ldr	r0, [r7, #8]
 80080ba:	f000 f80f 	bl	80080dc <IntToUnicode>
  }
}
 80080be:	bf00      	nop
 80080c0:	3710      	adds	r7, #16
 80080c2:	46bd      	mov	sp, r7
 80080c4:	bd80      	pop	{r7, pc}
 80080c6:	bf00      	nop
 80080c8:	1ffff7e8 	.word	0x1ffff7e8
 80080cc:	1ffff7ec 	.word	0x1ffff7ec
 80080d0:	1ffff7f0 	.word	0x1ffff7f0
 80080d4:	20000162 	.word	0x20000162
 80080d8:	20000172 	.word	0x20000172

080080dc <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 80080dc:	b480      	push	{r7}
 80080de:	b087      	sub	sp, #28
 80080e0:	af00      	add	r7, sp, #0
 80080e2:	60f8      	str	r0, [r7, #12]
 80080e4:	60b9      	str	r1, [r7, #8]
 80080e6:	4613      	mov	r3, r2
 80080e8:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 80080ea:	2300      	movs	r3, #0
 80080ec:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 80080ee:	2300      	movs	r3, #0
 80080f0:	75fb      	strb	r3, [r7, #23]
 80080f2:	e027      	b.n	8008144 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 80080f4:	68fb      	ldr	r3, [r7, #12]
 80080f6:	0f1b      	lsrs	r3, r3, #28
 80080f8:	2b09      	cmp	r3, #9
 80080fa:	d80b      	bhi.n	8008114 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 80080fc:	68fb      	ldr	r3, [r7, #12]
 80080fe:	0f1b      	lsrs	r3, r3, #28
 8008100:	b2da      	uxtb	r2, r3
 8008102:	7dfb      	ldrb	r3, [r7, #23]
 8008104:	005b      	lsls	r3, r3, #1
 8008106:	4619      	mov	r1, r3
 8008108:	68bb      	ldr	r3, [r7, #8]
 800810a:	440b      	add	r3, r1
 800810c:	3230      	adds	r2, #48	; 0x30
 800810e:	b2d2      	uxtb	r2, r2
 8008110:	701a      	strb	r2, [r3, #0]
 8008112:	e00a      	b.n	800812a <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8008114:	68fb      	ldr	r3, [r7, #12]
 8008116:	0f1b      	lsrs	r3, r3, #28
 8008118:	b2da      	uxtb	r2, r3
 800811a:	7dfb      	ldrb	r3, [r7, #23]
 800811c:	005b      	lsls	r3, r3, #1
 800811e:	4619      	mov	r1, r3
 8008120:	68bb      	ldr	r3, [r7, #8]
 8008122:	440b      	add	r3, r1
 8008124:	3237      	adds	r2, #55	; 0x37
 8008126:	b2d2      	uxtb	r2, r2
 8008128:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800812a:	68fb      	ldr	r3, [r7, #12]
 800812c:	011b      	lsls	r3, r3, #4
 800812e:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8008130:	7dfb      	ldrb	r3, [r7, #23]
 8008132:	005b      	lsls	r3, r3, #1
 8008134:	3301      	adds	r3, #1
 8008136:	68ba      	ldr	r2, [r7, #8]
 8008138:	4413      	add	r3, r2
 800813a:	2200      	movs	r2, #0
 800813c:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800813e:	7dfb      	ldrb	r3, [r7, #23]
 8008140:	3301      	adds	r3, #1
 8008142:	75fb      	strb	r3, [r7, #23]
 8008144:	7dfa      	ldrb	r2, [r7, #23]
 8008146:	79fb      	ldrb	r3, [r7, #7]
 8008148:	429a      	cmp	r2, r3
 800814a:	d3d3      	bcc.n	80080f4 <IntToUnicode+0x18>
  }
}
 800814c:	bf00      	nop
 800814e:	bf00      	nop
 8008150:	371c      	adds	r7, #28
 8008152:	46bd      	mov	sp, r7
 8008154:	bc80      	pop	{r7}
 8008156:	4770      	bx	lr

08008158 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8008158:	b580      	push	{r7, lr}
 800815a:	b088      	sub	sp, #32
 800815c:	af00      	add	r7, sp, #0
 800815e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008160:	f107 0310 	add.w	r3, r7, #16
 8008164:	2200      	movs	r2, #0
 8008166:	601a      	str	r2, [r3, #0]
 8008168:	605a      	str	r2, [r3, #4]
 800816a:	609a      	str	r2, [r3, #8]
 800816c:	60da      	str	r2, [r3, #12]
  if(pcdHandle->Instance==USB_OTG_FS)
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	681b      	ldr	r3, [r3, #0]
 8008172:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8008176:	d12c      	bne.n	80081d2 <HAL_PCD_MspInit+0x7a>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8008178:	4b18      	ldr	r3, [pc, #96]	; (80081dc <HAL_PCD_MspInit+0x84>)
 800817a:	699b      	ldr	r3, [r3, #24]
 800817c:	4a17      	ldr	r2, [pc, #92]	; (80081dc <HAL_PCD_MspInit+0x84>)
 800817e:	f043 0304 	orr.w	r3, r3, #4
 8008182:	6193      	str	r3, [r2, #24]
 8008184:	4b15      	ldr	r3, [pc, #84]	; (80081dc <HAL_PCD_MspInit+0x84>)
 8008186:	699b      	ldr	r3, [r3, #24]
 8008188:	f003 0304 	and.w	r3, r3, #4
 800818c:	60fb      	str	r3, [r7, #12]
 800818e:	68fb      	ldr	r3, [r7, #12]
    /**USB_OTG_FS GPIO Configuration
    PA9     ------> USB_OTG_FS_VBUS
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8008190:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008194:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8008196:	2300      	movs	r3, #0
 8008198:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800819a:	2300      	movs	r3, #0
 800819c:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800819e:	f107 0310 	add.w	r3, r7, #16
 80081a2:	4619      	mov	r1, r3
 80081a4:	480e      	ldr	r0, [pc, #56]	; (80081e0 <HAL_PCD_MspInit+0x88>)
 80081a6:	f7f9 ff61 	bl	800206c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80081aa:	4b0c      	ldr	r3, [pc, #48]	; (80081dc <HAL_PCD_MspInit+0x84>)
 80081ac:	695b      	ldr	r3, [r3, #20]
 80081ae:	4a0b      	ldr	r2, [pc, #44]	; (80081dc <HAL_PCD_MspInit+0x84>)
 80081b0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80081b4:	6153      	str	r3, [r2, #20]
 80081b6:	4b09      	ldr	r3, [pc, #36]	; (80081dc <HAL_PCD_MspInit+0x84>)
 80081b8:	695b      	ldr	r3, [r3, #20]
 80081ba:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80081be:	60bb      	str	r3, [r7, #8]
 80081c0:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 80081c2:	2200      	movs	r2, #0
 80081c4:	2100      	movs	r1, #0
 80081c6:	2043      	movs	r0, #67	; 0x43
 80081c8:	f7f9 ff19 	bl	8001ffe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 80081cc:	2043      	movs	r0, #67	; 0x43
 80081ce:	f7f9 ff32 	bl	8002036 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 80081d2:	bf00      	nop
 80081d4:	3720      	adds	r7, #32
 80081d6:	46bd      	mov	sp, r7
 80081d8:	bd80      	pop	{r7, pc}
 80081da:	bf00      	nop
 80081dc:	40021000 	.word	0x40021000
 80081e0:	40010800 	.word	0x40010800

080081e4 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80081e4:	b580      	push	{r7, lr}
 80081e6:	b082      	sub	sp, #8
 80081e8:	af00      	add	r7, sp, #0
 80081ea:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	f8d3 2500 	ldr.w	r2, [r3, #1280]	; 0x500
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 80081f8:	4619      	mov	r1, r3
 80081fa:	4610      	mov	r0, r2
 80081fc:	f7fe fd65 	bl	8006cca <USBD_LL_SetupStage>
}
 8008200:	bf00      	nop
 8008202:	3708      	adds	r7, #8
 8008204:	46bd      	mov	sp, r7
 8008206:	bd80      	pop	{r7, pc}

08008208 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008208:	b580      	push	{r7, lr}
 800820a:	b082      	sub	sp, #8
 800820c:	af00      	add	r7, sp, #0
 800820e:	6078      	str	r0, [r7, #4]
 8008210:	460b      	mov	r3, r1
 8008212:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	f8d3 0500 	ldr.w	r0, [r3, #1280]	; 0x500
 800821a:	78fa      	ldrb	r2, [r7, #3]
 800821c:	6879      	ldr	r1, [r7, #4]
 800821e:	4613      	mov	r3, r2
 8008220:	00db      	lsls	r3, r3, #3
 8008222:	4413      	add	r3, r2
 8008224:	009b      	lsls	r3, r3, #2
 8008226:	440b      	add	r3, r1
 8008228:	f503 7322 	add.w	r3, r3, #648	; 0x288
 800822c:	681a      	ldr	r2, [r3, #0]
 800822e:	78fb      	ldrb	r3, [r7, #3]
 8008230:	4619      	mov	r1, r3
 8008232:	f7fe fd97 	bl	8006d64 <USBD_LL_DataOutStage>
}
 8008236:	bf00      	nop
 8008238:	3708      	adds	r7, #8
 800823a:	46bd      	mov	sp, r7
 800823c:	bd80      	pop	{r7, pc}

0800823e <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800823e:	b580      	push	{r7, lr}
 8008240:	b082      	sub	sp, #8
 8008242:	af00      	add	r7, sp, #0
 8008244:	6078      	str	r0, [r7, #4]
 8008246:	460b      	mov	r3, r1
 8008248:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	f8d3 0500 	ldr.w	r0, [r3, #1280]	; 0x500
 8008250:	78fa      	ldrb	r2, [r7, #3]
 8008252:	6879      	ldr	r1, [r7, #4]
 8008254:	4613      	mov	r3, r2
 8008256:	00db      	lsls	r3, r3, #3
 8008258:	4413      	add	r3, r2
 800825a:	009b      	lsls	r3, r3, #2
 800825c:	440b      	add	r3, r1
 800825e:	3348      	adds	r3, #72	; 0x48
 8008260:	681a      	ldr	r2, [r3, #0]
 8008262:	78fb      	ldrb	r3, [r7, #3]
 8008264:	4619      	mov	r1, r3
 8008266:	f7fe fdee 	bl	8006e46 <USBD_LL_DataInStage>
}
 800826a:	bf00      	nop
 800826c:	3708      	adds	r7, #8
 800826e:	46bd      	mov	sp, r7
 8008270:	bd80      	pop	{r7, pc}

08008272 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008272:	b580      	push	{r7, lr}
 8008274:	b082      	sub	sp, #8
 8008276:	af00      	add	r7, sp, #0
 8008278:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	f8d3 3500 	ldr.w	r3, [r3, #1280]	; 0x500
 8008280:	4618      	mov	r0, r3
 8008282:	f7fe fefe 	bl	8007082 <USBD_LL_SOF>
}
 8008286:	bf00      	nop
 8008288:	3708      	adds	r7, #8
 800828a:	46bd      	mov	sp, r7
 800828c:	bd80      	pop	{r7, pc}

0800828e <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800828e:	b580      	push	{r7, lr}
 8008290:	b084      	sub	sp, #16
 8008292:	af00      	add	r7, sp, #0
 8008294:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8008296:	2301      	movs	r3, #1
 8008298:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	691b      	ldr	r3, [r3, #16]
 800829e:	2b02      	cmp	r3, #2
 80082a0:	d001      	beq.n	80082a6 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 80082a2:	f7f8 ffb1 	bl	8001208 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	f8d3 3500 	ldr.w	r3, [r3, #1280]	; 0x500
 80082ac:	7bfa      	ldrb	r2, [r7, #15]
 80082ae:	4611      	mov	r1, r2
 80082b0:	4618      	mov	r0, r3
 80082b2:	f7fe feae 	bl	8007012 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	f8d3 3500 	ldr.w	r3, [r3, #1280]	; 0x500
 80082bc:	4618      	mov	r0, r3
 80082be:	f7fe fe67 	bl	8006f90 <USBD_LL_Reset>
}
 80082c2:	bf00      	nop
 80082c4:	3710      	adds	r7, #16
 80082c6:	46bd      	mov	sp, r7
 80082c8:	bd80      	pop	{r7, pc}
	...

080082cc <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80082cc:	b580      	push	{r7, lr}
 80082ce:	b082      	sub	sp, #8
 80082d0:	af00      	add	r7, sp, #0
 80082d2:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	f8d3 3500 	ldr.w	r3, [r3, #1280]	; 0x500
 80082da:	4618      	mov	r0, r3
 80082dc:	f7fe fea8 	bl	8007030 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	681b      	ldr	r3, [r3, #0]
 80082e4:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80082e8:	681b      	ldr	r3, [r3, #0]
 80082ea:	687a      	ldr	r2, [r7, #4]
 80082ec:	6812      	ldr	r2, [r2, #0]
 80082ee:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 80082f2:	f043 0301 	orr.w	r3, r3, #1
 80082f6:	6013      	str	r3, [r2, #0]
  if (hpcd->Init.low_power_enable)
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	6a1b      	ldr	r3, [r3, #32]
 80082fc:	2b00      	cmp	r3, #0
 80082fe:	d005      	beq.n	800830c <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8008300:	4b04      	ldr	r3, [pc, #16]	; (8008314 <HAL_PCD_SuspendCallback+0x48>)
 8008302:	691b      	ldr	r3, [r3, #16]
 8008304:	4a03      	ldr	r2, [pc, #12]	; (8008314 <HAL_PCD_SuspendCallback+0x48>)
 8008306:	f043 0306 	orr.w	r3, r3, #6
 800830a:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800830c:	bf00      	nop
 800830e:	3708      	adds	r7, #8
 8008310:	46bd      	mov	sp, r7
 8008312:	bd80      	pop	{r7, pc}
 8008314:	e000ed00 	.word	0xe000ed00

08008318 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008318:	b580      	push	{r7, lr}
 800831a:	b082      	sub	sp, #8
 800831c:	af00      	add	r7, sp, #0
 800831e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	f8d3 3500 	ldr.w	r3, [r3, #1280]	; 0x500
 8008326:	4618      	mov	r0, r3
 8008328:	f7fe fe96 	bl	8007058 <USBD_LL_Resume>
}
 800832c:	bf00      	nop
 800832e:	3708      	adds	r7, #8
 8008330:	46bd      	mov	sp, r7
 8008332:	bd80      	pop	{r7, pc}

08008334 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008334:	b580      	push	{r7, lr}
 8008336:	b082      	sub	sp, #8
 8008338:	af00      	add	r7, sp, #0
 800833a:	6078      	str	r0, [r7, #4]
 800833c:	460b      	mov	r3, r1
 800833e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	f8d3 3500 	ldr.w	r3, [r3, #1280]	; 0x500
 8008346:	78fa      	ldrb	r2, [r7, #3]
 8008348:	4611      	mov	r1, r2
 800834a:	4618      	mov	r0, r3
 800834c:	f7fe febf 	bl	80070ce <USBD_LL_IsoOUTIncomplete>
}
 8008350:	bf00      	nop
 8008352:	3708      	adds	r7, #8
 8008354:	46bd      	mov	sp, r7
 8008356:	bd80      	pop	{r7, pc}

08008358 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008358:	b580      	push	{r7, lr}
 800835a:	b082      	sub	sp, #8
 800835c:	af00      	add	r7, sp, #0
 800835e:	6078      	str	r0, [r7, #4]
 8008360:	460b      	mov	r3, r1
 8008362:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	f8d3 3500 	ldr.w	r3, [r3, #1280]	; 0x500
 800836a:	78fa      	ldrb	r2, [r7, #3]
 800836c:	4611      	mov	r1, r2
 800836e:	4618      	mov	r0, r3
 8008370:	f7fe fea1 	bl	80070b6 <USBD_LL_IsoINIncomplete>
}
 8008374:	bf00      	nop
 8008376:	3708      	adds	r7, #8
 8008378:	46bd      	mov	sp, r7
 800837a:	bd80      	pop	{r7, pc}

0800837c <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800837c:	b580      	push	{r7, lr}
 800837e:	b082      	sub	sp, #8
 8008380:	af00      	add	r7, sp, #0
 8008382:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	f8d3 3500 	ldr.w	r3, [r3, #1280]	; 0x500
 800838a:	4618      	mov	r0, r3
 800838c:	f7fe feab 	bl	80070e6 <USBD_LL_DevConnected>
}
 8008390:	bf00      	nop
 8008392:	3708      	adds	r7, #8
 8008394:	46bd      	mov	sp, r7
 8008396:	bd80      	pop	{r7, pc}

08008398 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008398:	b580      	push	{r7, lr}
 800839a:	b082      	sub	sp, #8
 800839c:	af00      	add	r7, sp, #0
 800839e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	f8d3 3500 	ldr.w	r3, [r3, #1280]	; 0x500
 80083a6:	4618      	mov	r0, r3
 80083a8:	f7fe fea7 	bl	80070fa <USBD_LL_DevDisconnected>
}
 80083ac:	bf00      	nop
 80083ae:	3708      	adds	r7, #8
 80083b0:	46bd      	mov	sp, r7
 80083b2:	bd80      	pop	{r7, pc}

080083b4 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 80083b4:	b580      	push	{r7, lr}
 80083b6:	b082      	sub	sp, #8
 80083b8:	af00      	add	r7, sp, #0
 80083ba:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	781b      	ldrb	r3, [r3, #0]
 80083c0:	2b00      	cmp	r3, #0
 80083c2:	d133      	bne.n	800842c <USBD_LL_Init+0x78>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 80083c4:	4a1c      	ldr	r2, [pc, #112]	; (8008438 <USBD_LL_Init+0x84>)
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	f8c2 3500 	str.w	r3, [r2, #1280]	; 0x500
  pdev->pData = &hpcd_USB_OTG_FS;
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	4a1a      	ldr	r2, [pc, #104]	; (8008438 <USBD_LL_Init+0x84>)
 80083d0:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80083d4:	4b18      	ldr	r3, [pc, #96]	; (8008438 <USBD_LL_Init+0x84>)
 80083d6:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 80083da:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 80083dc:	4b16      	ldr	r3, [pc, #88]	; (8008438 <USBD_LL_Init+0x84>)
 80083de:	2204      	movs	r2, #4
 80083e0:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 80083e2:	4b15      	ldr	r3, [pc, #84]	; (8008438 <USBD_LL_Init+0x84>)
 80083e4:	2202      	movs	r2, #2
 80083e6:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80083e8:	4b13      	ldr	r3, [pc, #76]	; (8008438 <USBD_LL_Init+0x84>)
 80083ea:	2202      	movs	r2, #2
 80083ec:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 80083ee:	4b12      	ldr	r3, [pc, #72]	; (8008438 <USBD_LL_Init+0x84>)
 80083f0:	2200      	movs	r2, #0
 80083f2:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 80083f4:	4b10      	ldr	r3, [pc, #64]	; (8008438 <USBD_LL_Init+0x84>)
 80083f6:	2200      	movs	r2, #0
 80083f8:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 80083fa:	4b0f      	ldr	r3, [pc, #60]	; (8008438 <USBD_LL_Init+0x84>)
 80083fc:	2201      	movs	r2, #1
 80083fe:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8008400:	480d      	ldr	r0, [pc, #52]	; (8008438 <USBD_LL_Init+0x84>)
 8008402:	f7f9 ffe8 	bl	80023d6 <HAL_PCD_Init>
 8008406:	4603      	mov	r3, r0
 8008408:	2b00      	cmp	r3, #0
 800840a:	d001      	beq.n	8008410 <USBD_LL_Init+0x5c>
  {
    Error_Handler( );
 800840c:	f7f8 fefc 	bl	8001208 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8008410:	2180      	movs	r1, #128	; 0x80
 8008412:	4809      	ldr	r0, [pc, #36]	; (8008438 <USBD_LL_Init+0x84>)
 8008414:	f7fb f900 	bl	8003618 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8008418:	2240      	movs	r2, #64	; 0x40
 800841a:	2100      	movs	r1, #0
 800841c:	4806      	ldr	r0, [pc, #24]	; (8008438 <USBD_LL_Init+0x84>)
 800841e:	f7fb f8b5 	bl	800358c <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8008422:	2280      	movs	r2, #128	; 0x80
 8008424:	2101      	movs	r1, #1
 8008426:	4804      	ldr	r0, [pc, #16]	; (8008438 <USBD_LL_Init+0x84>)
 8008428:	f7fb f8b0 	bl	800358c <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800842c:	2300      	movs	r3, #0
}
 800842e:	4618      	mov	r0, r3
 8008430:	3708      	adds	r7, #8
 8008432:	46bd      	mov	sp, r7
 8008434:	bd80      	pop	{r7, pc}
 8008436:	bf00      	nop
 8008438:	200010a0 	.word	0x200010a0

0800843c <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800843c:	b580      	push	{r7, lr}
 800843e:	b084      	sub	sp, #16
 8008440:	af00      	add	r7, sp, #0
 8008442:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008444:	2300      	movs	r3, #0
 8008446:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008448:	2300      	movs	r3, #0
 800844a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8008452:	4618      	mov	r0, r3
 8008454:	f7fa f8dc 	bl	8002610 <HAL_PCD_Start>
 8008458:	4603      	mov	r3, r0
 800845a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800845c:	7bfb      	ldrb	r3, [r7, #15]
 800845e:	4618      	mov	r0, r3
 8008460:	f000 f944 	bl	80086ec <USBD_Get_USB_Status>
 8008464:	4603      	mov	r3, r0
 8008466:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008468:	7bbb      	ldrb	r3, [r7, #14]
}
 800846a:	4618      	mov	r0, r3
 800846c:	3710      	adds	r7, #16
 800846e:	46bd      	mov	sp, r7
 8008470:	bd80      	pop	{r7, pc}

08008472 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8008472:	b580      	push	{r7, lr}
 8008474:	b084      	sub	sp, #16
 8008476:	af00      	add	r7, sp, #0
 8008478:	6078      	str	r0, [r7, #4]
 800847a:	4608      	mov	r0, r1
 800847c:	4611      	mov	r1, r2
 800847e:	461a      	mov	r2, r3
 8008480:	4603      	mov	r3, r0
 8008482:	70fb      	strb	r3, [r7, #3]
 8008484:	460b      	mov	r3, r1
 8008486:	70bb      	strb	r3, [r7, #2]
 8008488:	4613      	mov	r3, r2
 800848a:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800848c:	2300      	movs	r3, #0
 800848e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008490:	2300      	movs	r3, #0
 8008492:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800849a:	78bb      	ldrb	r3, [r7, #2]
 800849c:	883a      	ldrh	r2, [r7, #0]
 800849e:	78f9      	ldrb	r1, [r7, #3]
 80084a0:	f7fa fd55 	bl	8002f4e <HAL_PCD_EP_Open>
 80084a4:	4603      	mov	r3, r0
 80084a6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80084a8:	7bfb      	ldrb	r3, [r7, #15]
 80084aa:	4618      	mov	r0, r3
 80084ac:	f000 f91e 	bl	80086ec <USBD_Get_USB_Status>
 80084b0:	4603      	mov	r3, r0
 80084b2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80084b4:	7bbb      	ldrb	r3, [r7, #14]
}
 80084b6:	4618      	mov	r0, r3
 80084b8:	3710      	adds	r7, #16
 80084ba:	46bd      	mov	sp, r7
 80084bc:	bd80      	pop	{r7, pc}

080084be <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80084be:	b580      	push	{r7, lr}
 80084c0:	b084      	sub	sp, #16
 80084c2:	af00      	add	r7, sp, #0
 80084c4:	6078      	str	r0, [r7, #4]
 80084c6:	460b      	mov	r3, r1
 80084c8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80084ca:	2300      	movs	r3, #0
 80084cc:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80084ce:	2300      	movs	r3, #0
 80084d0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80084d8:	78fa      	ldrb	r2, [r7, #3]
 80084da:	4611      	mov	r1, r2
 80084dc:	4618      	mov	r0, r3
 80084de:	f7fa fd9e 	bl	800301e <HAL_PCD_EP_Close>
 80084e2:	4603      	mov	r3, r0
 80084e4:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80084e6:	7bfb      	ldrb	r3, [r7, #15]
 80084e8:	4618      	mov	r0, r3
 80084ea:	f000 f8ff 	bl	80086ec <USBD_Get_USB_Status>
 80084ee:	4603      	mov	r3, r0
 80084f0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80084f2:	7bbb      	ldrb	r3, [r7, #14]
}
 80084f4:	4618      	mov	r0, r3
 80084f6:	3710      	adds	r7, #16
 80084f8:	46bd      	mov	sp, r7
 80084fa:	bd80      	pop	{r7, pc}

080084fc <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80084fc:	b580      	push	{r7, lr}
 80084fe:	b084      	sub	sp, #16
 8008500:	af00      	add	r7, sp, #0
 8008502:	6078      	str	r0, [r7, #4]
 8008504:	460b      	mov	r3, r1
 8008506:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008508:	2300      	movs	r3, #0
 800850a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800850c:	2300      	movs	r3, #0
 800850e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8008516:	78fa      	ldrb	r2, [r7, #3]
 8008518:	4611      	mov	r1, r2
 800851a:	4618      	mov	r0, r3
 800851c:	f7fa fe43 	bl	80031a6 <HAL_PCD_EP_SetStall>
 8008520:	4603      	mov	r3, r0
 8008522:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008524:	7bfb      	ldrb	r3, [r7, #15]
 8008526:	4618      	mov	r0, r3
 8008528:	f000 f8e0 	bl	80086ec <USBD_Get_USB_Status>
 800852c:	4603      	mov	r3, r0
 800852e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008530:	7bbb      	ldrb	r3, [r7, #14]
}
 8008532:	4618      	mov	r0, r3
 8008534:	3710      	adds	r7, #16
 8008536:	46bd      	mov	sp, r7
 8008538:	bd80      	pop	{r7, pc}

0800853a <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800853a:	b580      	push	{r7, lr}
 800853c:	b084      	sub	sp, #16
 800853e:	af00      	add	r7, sp, #0
 8008540:	6078      	str	r0, [r7, #4]
 8008542:	460b      	mov	r3, r1
 8008544:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008546:	2300      	movs	r3, #0
 8008548:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800854a:	2300      	movs	r3, #0
 800854c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8008554:	78fa      	ldrb	r2, [r7, #3]
 8008556:	4611      	mov	r1, r2
 8008558:	4618      	mov	r0, r3
 800855a:	f7fa fe86 	bl	800326a <HAL_PCD_EP_ClrStall>
 800855e:	4603      	mov	r3, r0
 8008560:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008562:	7bfb      	ldrb	r3, [r7, #15]
 8008564:	4618      	mov	r0, r3
 8008566:	f000 f8c1 	bl	80086ec <USBD_Get_USB_Status>
 800856a:	4603      	mov	r3, r0
 800856c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800856e:	7bbb      	ldrb	r3, [r7, #14]
}
 8008570:	4618      	mov	r0, r3
 8008572:	3710      	adds	r7, #16
 8008574:	46bd      	mov	sp, r7
 8008576:	bd80      	pop	{r7, pc}

08008578 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008578:	b480      	push	{r7}
 800857a:	b085      	sub	sp, #20
 800857c:	af00      	add	r7, sp, #0
 800857e:	6078      	str	r0, [r7, #4]
 8008580:	460b      	mov	r3, r1
 8008582:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800858a:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800858c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8008590:	2b00      	cmp	r3, #0
 8008592:	da0b      	bge.n	80085ac <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8008594:	78fb      	ldrb	r3, [r7, #3]
 8008596:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800859a:	68f9      	ldr	r1, [r7, #12]
 800859c:	4613      	mov	r3, r2
 800859e:	00db      	lsls	r3, r3, #3
 80085a0:	4413      	add	r3, r2
 80085a2:	009b      	lsls	r3, r3, #2
 80085a4:	440b      	add	r3, r1
 80085a6:	333e      	adds	r3, #62	; 0x3e
 80085a8:	781b      	ldrb	r3, [r3, #0]
 80085aa:	e00b      	b.n	80085c4 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 80085ac:	78fb      	ldrb	r3, [r7, #3]
 80085ae:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80085b2:	68f9      	ldr	r1, [r7, #12]
 80085b4:	4613      	mov	r3, r2
 80085b6:	00db      	lsls	r3, r3, #3
 80085b8:	4413      	add	r3, r2
 80085ba:	009b      	lsls	r3, r3, #2
 80085bc:	440b      	add	r3, r1
 80085be:	f203 237e 	addw	r3, r3, #638	; 0x27e
 80085c2:	781b      	ldrb	r3, [r3, #0]
  }
}
 80085c4:	4618      	mov	r0, r3
 80085c6:	3714      	adds	r7, #20
 80085c8:	46bd      	mov	sp, r7
 80085ca:	bc80      	pop	{r7}
 80085cc:	4770      	bx	lr

080085ce <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 80085ce:	b580      	push	{r7, lr}
 80085d0:	b084      	sub	sp, #16
 80085d2:	af00      	add	r7, sp, #0
 80085d4:	6078      	str	r0, [r7, #4]
 80085d6:	460b      	mov	r3, r1
 80085d8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80085da:	2300      	movs	r3, #0
 80085dc:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80085de:	2300      	movs	r3, #0
 80085e0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80085e8:	78fa      	ldrb	r2, [r7, #3]
 80085ea:	4611      	mov	r1, r2
 80085ec:	4618      	mov	r0, r3
 80085ee:	f7fa fc89 	bl	8002f04 <HAL_PCD_SetAddress>
 80085f2:	4603      	mov	r3, r0
 80085f4:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80085f6:	7bfb      	ldrb	r3, [r7, #15]
 80085f8:	4618      	mov	r0, r3
 80085fa:	f000 f877 	bl	80086ec <USBD_Get_USB_Status>
 80085fe:	4603      	mov	r3, r0
 8008600:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008602:	7bbb      	ldrb	r3, [r7, #14]
}
 8008604:	4618      	mov	r0, r3
 8008606:	3710      	adds	r7, #16
 8008608:	46bd      	mov	sp, r7
 800860a:	bd80      	pop	{r7, pc}

0800860c <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800860c:	b580      	push	{r7, lr}
 800860e:	b086      	sub	sp, #24
 8008610:	af00      	add	r7, sp, #0
 8008612:	60f8      	str	r0, [r7, #12]
 8008614:	607a      	str	r2, [r7, #4]
 8008616:	461a      	mov	r2, r3
 8008618:	460b      	mov	r3, r1
 800861a:	72fb      	strb	r3, [r7, #11]
 800861c:	4613      	mov	r3, r2
 800861e:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008620:	2300      	movs	r3, #0
 8008622:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008624:	2300      	movs	r3, #0
 8008626:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8008628:	68fb      	ldr	r3, [r7, #12]
 800862a:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800862e:	893b      	ldrh	r3, [r7, #8]
 8008630:	7af9      	ldrb	r1, [r7, #11]
 8008632:	687a      	ldr	r2, [r7, #4]
 8008634:	f7fa fd86 	bl	8003144 <HAL_PCD_EP_Transmit>
 8008638:	4603      	mov	r3, r0
 800863a:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800863c:	7dfb      	ldrb	r3, [r7, #23]
 800863e:	4618      	mov	r0, r3
 8008640:	f000 f854 	bl	80086ec <USBD_Get_USB_Status>
 8008644:	4603      	mov	r3, r0
 8008646:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8008648:	7dbb      	ldrb	r3, [r7, #22]
}
 800864a:	4618      	mov	r0, r3
 800864c:	3718      	adds	r7, #24
 800864e:	46bd      	mov	sp, r7
 8008650:	bd80      	pop	{r7, pc}

08008652 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 8008652:	b580      	push	{r7, lr}
 8008654:	b086      	sub	sp, #24
 8008656:	af00      	add	r7, sp, #0
 8008658:	60f8      	str	r0, [r7, #12]
 800865a:	607a      	str	r2, [r7, #4]
 800865c:	461a      	mov	r2, r3
 800865e:	460b      	mov	r3, r1
 8008660:	72fb      	strb	r3, [r7, #11]
 8008662:	4613      	mov	r3, r2
 8008664:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008666:	2300      	movs	r3, #0
 8008668:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800866a:	2300      	movs	r3, #0
 800866c:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800866e:	68fb      	ldr	r3, [r7, #12]
 8008670:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8008674:	893b      	ldrh	r3, [r7, #8]
 8008676:	7af9      	ldrb	r1, [r7, #11]
 8008678:	687a      	ldr	r2, [r7, #4]
 800867a:	f7fa fd1a 	bl	80030b2 <HAL_PCD_EP_Receive>
 800867e:	4603      	mov	r3, r0
 8008680:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008682:	7dfb      	ldrb	r3, [r7, #23]
 8008684:	4618      	mov	r0, r3
 8008686:	f000 f831 	bl	80086ec <USBD_Get_USB_Status>
 800868a:	4603      	mov	r3, r0
 800868c:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800868e:	7dbb      	ldrb	r3, [r7, #22]
}
 8008690:	4618      	mov	r0, r3
 8008692:	3718      	adds	r7, #24
 8008694:	46bd      	mov	sp, r7
 8008696:	bd80      	pop	{r7, pc}

08008698 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008698:	b580      	push	{r7, lr}
 800869a:	b082      	sub	sp, #8
 800869c:	af00      	add	r7, sp, #0
 800869e:	6078      	str	r0, [r7, #4]
 80086a0:	460b      	mov	r3, r1
 80086a2:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80086aa:	78fa      	ldrb	r2, [r7, #3]
 80086ac:	4611      	mov	r1, r2
 80086ae:	4618      	mov	r0, r3
 80086b0:	f7fa fd31 	bl	8003116 <HAL_PCD_EP_GetRxCount>
 80086b4:	4603      	mov	r3, r0
}
 80086b6:	4618      	mov	r0, r3
 80086b8:	3708      	adds	r7, #8
 80086ba:	46bd      	mov	sp, r7
 80086bc:	bd80      	pop	{r7, pc}
	...

080086c0 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 80086c0:	b480      	push	{r7}
 80086c2:	b083      	sub	sp, #12
 80086c4:	af00      	add	r7, sp, #0
 80086c6:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 80086c8:	4b02      	ldr	r3, [pc, #8]	; (80086d4 <USBD_static_malloc+0x14>)
}
 80086ca:	4618      	mov	r0, r3
 80086cc:	370c      	adds	r7, #12
 80086ce:	46bd      	mov	sp, r7
 80086d0:	bc80      	pop	{r7}
 80086d2:	4770      	bx	lr
 80086d4:	200015a4 	.word	0x200015a4

080086d8 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 80086d8:	b480      	push	{r7}
 80086da:	b083      	sub	sp, #12
 80086dc:	af00      	add	r7, sp, #0
 80086de:	6078      	str	r0, [r7, #4]

}
 80086e0:	bf00      	nop
 80086e2:	370c      	adds	r7, #12
 80086e4:	46bd      	mov	sp, r7
 80086e6:	bc80      	pop	{r7}
 80086e8:	4770      	bx	lr
	...

080086ec <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 80086ec:	b480      	push	{r7}
 80086ee:	b085      	sub	sp, #20
 80086f0:	af00      	add	r7, sp, #0
 80086f2:	4603      	mov	r3, r0
 80086f4:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80086f6:	2300      	movs	r3, #0
 80086f8:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 80086fa:	79fb      	ldrb	r3, [r7, #7]
 80086fc:	2b03      	cmp	r3, #3
 80086fe:	d817      	bhi.n	8008730 <USBD_Get_USB_Status+0x44>
 8008700:	a201      	add	r2, pc, #4	; (adr r2, 8008708 <USBD_Get_USB_Status+0x1c>)
 8008702:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008706:	bf00      	nop
 8008708:	08008719 	.word	0x08008719
 800870c:	0800871f 	.word	0x0800871f
 8008710:	08008725 	.word	0x08008725
 8008714:	0800872b 	.word	0x0800872b
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8008718:	2300      	movs	r3, #0
 800871a:	73fb      	strb	r3, [r7, #15]
    break;
 800871c:	e00b      	b.n	8008736 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800871e:	2302      	movs	r3, #2
 8008720:	73fb      	strb	r3, [r7, #15]
    break;
 8008722:	e008      	b.n	8008736 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8008724:	2301      	movs	r3, #1
 8008726:	73fb      	strb	r3, [r7, #15]
    break;
 8008728:	e005      	b.n	8008736 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800872a:	2302      	movs	r3, #2
 800872c:	73fb      	strb	r3, [r7, #15]
    break;
 800872e:	e002      	b.n	8008736 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8008730:	2302      	movs	r3, #2
 8008732:	73fb      	strb	r3, [r7, #15]
    break;
 8008734:	bf00      	nop
  }
  return usb_status;
 8008736:	7bfb      	ldrb	r3, [r7, #15]
}
 8008738:	4618      	mov	r0, r3
 800873a:	3714      	adds	r7, #20
 800873c:	46bd      	mov	sp, r7
 800873e:	bc80      	pop	{r7}
 8008740:	4770      	bx	lr
 8008742:	bf00      	nop

08008744 <siprintf>:
 8008744:	b40e      	push	{r1, r2, r3}
 8008746:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800874a:	b500      	push	{lr}
 800874c:	b09c      	sub	sp, #112	; 0x70
 800874e:	ab1d      	add	r3, sp, #116	; 0x74
 8008750:	9002      	str	r0, [sp, #8]
 8008752:	9006      	str	r0, [sp, #24]
 8008754:	9107      	str	r1, [sp, #28]
 8008756:	9104      	str	r1, [sp, #16]
 8008758:	4808      	ldr	r0, [pc, #32]	; (800877c <siprintf+0x38>)
 800875a:	4909      	ldr	r1, [pc, #36]	; (8008780 <siprintf+0x3c>)
 800875c:	f853 2b04 	ldr.w	r2, [r3], #4
 8008760:	9105      	str	r1, [sp, #20]
 8008762:	6800      	ldr	r0, [r0, #0]
 8008764:	a902      	add	r1, sp, #8
 8008766:	9301      	str	r3, [sp, #4]
 8008768:	f000 f9b0 	bl	8008acc <_svfiprintf_r>
 800876c:	2200      	movs	r2, #0
 800876e:	9b02      	ldr	r3, [sp, #8]
 8008770:	701a      	strb	r2, [r3, #0]
 8008772:	b01c      	add	sp, #112	; 0x70
 8008774:	f85d eb04 	ldr.w	lr, [sp], #4
 8008778:	b003      	add	sp, #12
 800877a:	4770      	bx	lr
 800877c:	200001c8 	.word	0x200001c8
 8008780:	ffff0208 	.word	0xffff0208

08008784 <memset>:
 8008784:	4603      	mov	r3, r0
 8008786:	4402      	add	r2, r0
 8008788:	4293      	cmp	r3, r2
 800878a:	d100      	bne.n	800878e <memset+0xa>
 800878c:	4770      	bx	lr
 800878e:	f803 1b01 	strb.w	r1, [r3], #1
 8008792:	e7f9      	b.n	8008788 <memset+0x4>

08008794 <strncat>:
 8008794:	b530      	push	{r4, r5, lr}
 8008796:	4604      	mov	r4, r0
 8008798:	7825      	ldrb	r5, [r4, #0]
 800879a:	4623      	mov	r3, r4
 800879c:	3401      	adds	r4, #1
 800879e:	2d00      	cmp	r5, #0
 80087a0:	d1fa      	bne.n	8008798 <strncat+0x4>
 80087a2:	3a01      	subs	r2, #1
 80087a4:	d304      	bcc.n	80087b0 <strncat+0x1c>
 80087a6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80087aa:	f803 4b01 	strb.w	r4, [r3], #1
 80087ae:	b904      	cbnz	r4, 80087b2 <strncat+0x1e>
 80087b0:	bd30      	pop	{r4, r5, pc}
 80087b2:	2a00      	cmp	r2, #0
 80087b4:	d1f5      	bne.n	80087a2 <strncat+0xe>
 80087b6:	701a      	strb	r2, [r3, #0]
 80087b8:	e7f3      	b.n	80087a2 <strncat+0xe>
	...

080087bc <__errno>:
 80087bc:	4b01      	ldr	r3, [pc, #4]	; (80087c4 <__errno+0x8>)
 80087be:	6818      	ldr	r0, [r3, #0]
 80087c0:	4770      	bx	lr
 80087c2:	bf00      	nop
 80087c4:	200001c8 	.word	0x200001c8

080087c8 <__libc_init_array>:
 80087c8:	b570      	push	{r4, r5, r6, lr}
 80087ca:	2600      	movs	r6, #0
 80087cc:	4d0c      	ldr	r5, [pc, #48]	; (8008800 <__libc_init_array+0x38>)
 80087ce:	4c0d      	ldr	r4, [pc, #52]	; (8008804 <__libc_init_array+0x3c>)
 80087d0:	1b64      	subs	r4, r4, r5
 80087d2:	10a4      	asrs	r4, r4, #2
 80087d4:	42a6      	cmp	r6, r4
 80087d6:	d109      	bne.n	80087ec <__libc_init_array+0x24>
 80087d8:	f000 fc7a 	bl	80090d0 <_init>
 80087dc:	2600      	movs	r6, #0
 80087de:	4d0a      	ldr	r5, [pc, #40]	; (8008808 <__libc_init_array+0x40>)
 80087e0:	4c0a      	ldr	r4, [pc, #40]	; (800880c <__libc_init_array+0x44>)
 80087e2:	1b64      	subs	r4, r4, r5
 80087e4:	10a4      	asrs	r4, r4, #2
 80087e6:	42a6      	cmp	r6, r4
 80087e8:	d105      	bne.n	80087f6 <__libc_init_array+0x2e>
 80087ea:	bd70      	pop	{r4, r5, r6, pc}
 80087ec:	f855 3b04 	ldr.w	r3, [r5], #4
 80087f0:	4798      	blx	r3
 80087f2:	3601      	adds	r6, #1
 80087f4:	e7ee      	b.n	80087d4 <__libc_init_array+0xc>
 80087f6:	f855 3b04 	ldr.w	r3, [r5], #4
 80087fa:	4798      	blx	r3
 80087fc:	3601      	adds	r6, #1
 80087fe:	e7f2      	b.n	80087e6 <__libc_init_array+0x1e>
 8008800:	080095bc 	.word	0x080095bc
 8008804:	080095bc 	.word	0x080095bc
 8008808:	080095bc 	.word	0x080095bc
 800880c:	080095c0 	.word	0x080095c0

08008810 <__retarget_lock_acquire_recursive>:
 8008810:	4770      	bx	lr

08008812 <__retarget_lock_release_recursive>:
 8008812:	4770      	bx	lr

08008814 <memcpy>:
 8008814:	440a      	add	r2, r1
 8008816:	4291      	cmp	r1, r2
 8008818:	f100 33ff 	add.w	r3, r0, #4294967295
 800881c:	d100      	bne.n	8008820 <memcpy+0xc>
 800881e:	4770      	bx	lr
 8008820:	b510      	push	{r4, lr}
 8008822:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008826:	4291      	cmp	r1, r2
 8008828:	f803 4f01 	strb.w	r4, [r3, #1]!
 800882c:	d1f9      	bne.n	8008822 <memcpy+0xe>
 800882e:	bd10      	pop	{r4, pc}

08008830 <_free_r>:
 8008830:	b538      	push	{r3, r4, r5, lr}
 8008832:	4605      	mov	r5, r0
 8008834:	2900      	cmp	r1, #0
 8008836:	d040      	beq.n	80088ba <_free_r+0x8a>
 8008838:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800883c:	1f0c      	subs	r4, r1, #4
 800883e:	2b00      	cmp	r3, #0
 8008840:	bfb8      	it	lt
 8008842:	18e4      	addlt	r4, r4, r3
 8008844:	f000 f8dc 	bl	8008a00 <__malloc_lock>
 8008848:	4a1c      	ldr	r2, [pc, #112]	; (80088bc <_free_r+0x8c>)
 800884a:	6813      	ldr	r3, [r2, #0]
 800884c:	b933      	cbnz	r3, 800885c <_free_r+0x2c>
 800884e:	6063      	str	r3, [r4, #4]
 8008850:	6014      	str	r4, [r2, #0]
 8008852:	4628      	mov	r0, r5
 8008854:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008858:	f000 b8d8 	b.w	8008a0c <__malloc_unlock>
 800885c:	42a3      	cmp	r3, r4
 800885e:	d908      	bls.n	8008872 <_free_r+0x42>
 8008860:	6820      	ldr	r0, [r4, #0]
 8008862:	1821      	adds	r1, r4, r0
 8008864:	428b      	cmp	r3, r1
 8008866:	bf01      	itttt	eq
 8008868:	6819      	ldreq	r1, [r3, #0]
 800886a:	685b      	ldreq	r3, [r3, #4]
 800886c:	1809      	addeq	r1, r1, r0
 800886e:	6021      	streq	r1, [r4, #0]
 8008870:	e7ed      	b.n	800884e <_free_r+0x1e>
 8008872:	461a      	mov	r2, r3
 8008874:	685b      	ldr	r3, [r3, #4]
 8008876:	b10b      	cbz	r3, 800887c <_free_r+0x4c>
 8008878:	42a3      	cmp	r3, r4
 800887a:	d9fa      	bls.n	8008872 <_free_r+0x42>
 800887c:	6811      	ldr	r1, [r2, #0]
 800887e:	1850      	adds	r0, r2, r1
 8008880:	42a0      	cmp	r0, r4
 8008882:	d10b      	bne.n	800889c <_free_r+0x6c>
 8008884:	6820      	ldr	r0, [r4, #0]
 8008886:	4401      	add	r1, r0
 8008888:	1850      	adds	r0, r2, r1
 800888a:	4283      	cmp	r3, r0
 800888c:	6011      	str	r1, [r2, #0]
 800888e:	d1e0      	bne.n	8008852 <_free_r+0x22>
 8008890:	6818      	ldr	r0, [r3, #0]
 8008892:	685b      	ldr	r3, [r3, #4]
 8008894:	4408      	add	r0, r1
 8008896:	6010      	str	r0, [r2, #0]
 8008898:	6053      	str	r3, [r2, #4]
 800889a:	e7da      	b.n	8008852 <_free_r+0x22>
 800889c:	d902      	bls.n	80088a4 <_free_r+0x74>
 800889e:	230c      	movs	r3, #12
 80088a0:	602b      	str	r3, [r5, #0]
 80088a2:	e7d6      	b.n	8008852 <_free_r+0x22>
 80088a4:	6820      	ldr	r0, [r4, #0]
 80088a6:	1821      	adds	r1, r4, r0
 80088a8:	428b      	cmp	r3, r1
 80088aa:	bf01      	itttt	eq
 80088ac:	6819      	ldreq	r1, [r3, #0]
 80088ae:	685b      	ldreq	r3, [r3, #4]
 80088b0:	1809      	addeq	r1, r1, r0
 80088b2:	6021      	streq	r1, [r4, #0]
 80088b4:	6063      	str	r3, [r4, #4]
 80088b6:	6054      	str	r4, [r2, #4]
 80088b8:	e7cb      	b.n	8008852 <_free_r+0x22>
 80088ba:	bd38      	pop	{r3, r4, r5, pc}
 80088bc:	20001904 	.word	0x20001904

080088c0 <sbrk_aligned>:
 80088c0:	b570      	push	{r4, r5, r6, lr}
 80088c2:	4e0e      	ldr	r6, [pc, #56]	; (80088fc <sbrk_aligned+0x3c>)
 80088c4:	460c      	mov	r4, r1
 80088c6:	6831      	ldr	r1, [r6, #0]
 80088c8:	4605      	mov	r5, r0
 80088ca:	b911      	cbnz	r1, 80088d2 <sbrk_aligned+0x12>
 80088cc:	f000 fbaa 	bl	8009024 <_sbrk_r>
 80088d0:	6030      	str	r0, [r6, #0]
 80088d2:	4621      	mov	r1, r4
 80088d4:	4628      	mov	r0, r5
 80088d6:	f000 fba5 	bl	8009024 <_sbrk_r>
 80088da:	1c43      	adds	r3, r0, #1
 80088dc:	d00a      	beq.n	80088f4 <sbrk_aligned+0x34>
 80088de:	1cc4      	adds	r4, r0, #3
 80088e0:	f024 0403 	bic.w	r4, r4, #3
 80088e4:	42a0      	cmp	r0, r4
 80088e6:	d007      	beq.n	80088f8 <sbrk_aligned+0x38>
 80088e8:	1a21      	subs	r1, r4, r0
 80088ea:	4628      	mov	r0, r5
 80088ec:	f000 fb9a 	bl	8009024 <_sbrk_r>
 80088f0:	3001      	adds	r0, #1
 80088f2:	d101      	bne.n	80088f8 <sbrk_aligned+0x38>
 80088f4:	f04f 34ff 	mov.w	r4, #4294967295
 80088f8:	4620      	mov	r0, r4
 80088fa:	bd70      	pop	{r4, r5, r6, pc}
 80088fc:	20001908 	.word	0x20001908

08008900 <_malloc_r>:
 8008900:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008904:	1ccd      	adds	r5, r1, #3
 8008906:	f025 0503 	bic.w	r5, r5, #3
 800890a:	3508      	adds	r5, #8
 800890c:	2d0c      	cmp	r5, #12
 800890e:	bf38      	it	cc
 8008910:	250c      	movcc	r5, #12
 8008912:	2d00      	cmp	r5, #0
 8008914:	4607      	mov	r7, r0
 8008916:	db01      	blt.n	800891c <_malloc_r+0x1c>
 8008918:	42a9      	cmp	r1, r5
 800891a:	d905      	bls.n	8008928 <_malloc_r+0x28>
 800891c:	230c      	movs	r3, #12
 800891e:	2600      	movs	r6, #0
 8008920:	603b      	str	r3, [r7, #0]
 8008922:	4630      	mov	r0, r6
 8008924:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008928:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 80089fc <_malloc_r+0xfc>
 800892c:	f000 f868 	bl	8008a00 <__malloc_lock>
 8008930:	f8d8 3000 	ldr.w	r3, [r8]
 8008934:	461c      	mov	r4, r3
 8008936:	bb5c      	cbnz	r4, 8008990 <_malloc_r+0x90>
 8008938:	4629      	mov	r1, r5
 800893a:	4638      	mov	r0, r7
 800893c:	f7ff ffc0 	bl	80088c0 <sbrk_aligned>
 8008940:	1c43      	adds	r3, r0, #1
 8008942:	4604      	mov	r4, r0
 8008944:	d155      	bne.n	80089f2 <_malloc_r+0xf2>
 8008946:	f8d8 4000 	ldr.w	r4, [r8]
 800894a:	4626      	mov	r6, r4
 800894c:	2e00      	cmp	r6, #0
 800894e:	d145      	bne.n	80089dc <_malloc_r+0xdc>
 8008950:	2c00      	cmp	r4, #0
 8008952:	d048      	beq.n	80089e6 <_malloc_r+0xe6>
 8008954:	6823      	ldr	r3, [r4, #0]
 8008956:	4631      	mov	r1, r6
 8008958:	4638      	mov	r0, r7
 800895a:	eb04 0903 	add.w	r9, r4, r3
 800895e:	f000 fb61 	bl	8009024 <_sbrk_r>
 8008962:	4581      	cmp	r9, r0
 8008964:	d13f      	bne.n	80089e6 <_malloc_r+0xe6>
 8008966:	6821      	ldr	r1, [r4, #0]
 8008968:	4638      	mov	r0, r7
 800896a:	1a6d      	subs	r5, r5, r1
 800896c:	4629      	mov	r1, r5
 800896e:	f7ff ffa7 	bl	80088c0 <sbrk_aligned>
 8008972:	3001      	adds	r0, #1
 8008974:	d037      	beq.n	80089e6 <_malloc_r+0xe6>
 8008976:	6823      	ldr	r3, [r4, #0]
 8008978:	442b      	add	r3, r5
 800897a:	6023      	str	r3, [r4, #0]
 800897c:	f8d8 3000 	ldr.w	r3, [r8]
 8008980:	2b00      	cmp	r3, #0
 8008982:	d038      	beq.n	80089f6 <_malloc_r+0xf6>
 8008984:	685a      	ldr	r2, [r3, #4]
 8008986:	42a2      	cmp	r2, r4
 8008988:	d12b      	bne.n	80089e2 <_malloc_r+0xe2>
 800898a:	2200      	movs	r2, #0
 800898c:	605a      	str	r2, [r3, #4]
 800898e:	e00f      	b.n	80089b0 <_malloc_r+0xb0>
 8008990:	6822      	ldr	r2, [r4, #0]
 8008992:	1b52      	subs	r2, r2, r5
 8008994:	d41f      	bmi.n	80089d6 <_malloc_r+0xd6>
 8008996:	2a0b      	cmp	r2, #11
 8008998:	d917      	bls.n	80089ca <_malloc_r+0xca>
 800899a:	1961      	adds	r1, r4, r5
 800899c:	42a3      	cmp	r3, r4
 800899e:	6025      	str	r5, [r4, #0]
 80089a0:	bf18      	it	ne
 80089a2:	6059      	strne	r1, [r3, #4]
 80089a4:	6863      	ldr	r3, [r4, #4]
 80089a6:	bf08      	it	eq
 80089a8:	f8c8 1000 	streq.w	r1, [r8]
 80089ac:	5162      	str	r2, [r4, r5]
 80089ae:	604b      	str	r3, [r1, #4]
 80089b0:	4638      	mov	r0, r7
 80089b2:	f104 060b 	add.w	r6, r4, #11
 80089b6:	f000 f829 	bl	8008a0c <__malloc_unlock>
 80089ba:	f026 0607 	bic.w	r6, r6, #7
 80089be:	1d23      	adds	r3, r4, #4
 80089c0:	1af2      	subs	r2, r6, r3
 80089c2:	d0ae      	beq.n	8008922 <_malloc_r+0x22>
 80089c4:	1b9b      	subs	r3, r3, r6
 80089c6:	50a3      	str	r3, [r4, r2]
 80089c8:	e7ab      	b.n	8008922 <_malloc_r+0x22>
 80089ca:	42a3      	cmp	r3, r4
 80089cc:	6862      	ldr	r2, [r4, #4]
 80089ce:	d1dd      	bne.n	800898c <_malloc_r+0x8c>
 80089d0:	f8c8 2000 	str.w	r2, [r8]
 80089d4:	e7ec      	b.n	80089b0 <_malloc_r+0xb0>
 80089d6:	4623      	mov	r3, r4
 80089d8:	6864      	ldr	r4, [r4, #4]
 80089da:	e7ac      	b.n	8008936 <_malloc_r+0x36>
 80089dc:	4634      	mov	r4, r6
 80089de:	6876      	ldr	r6, [r6, #4]
 80089e0:	e7b4      	b.n	800894c <_malloc_r+0x4c>
 80089e2:	4613      	mov	r3, r2
 80089e4:	e7cc      	b.n	8008980 <_malloc_r+0x80>
 80089e6:	230c      	movs	r3, #12
 80089e8:	4638      	mov	r0, r7
 80089ea:	603b      	str	r3, [r7, #0]
 80089ec:	f000 f80e 	bl	8008a0c <__malloc_unlock>
 80089f0:	e797      	b.n	8008922 <_malloc_r+0x22>
 80089f2:	6025      	str	r5, [r4, #0]
 80089f4:	e7dc      	b.n	80089b0 <_malloc_r+0xb0>
 80089f6:	605b      	str	r3, [r3, #4]
 80089f8:	deff      	udf	#255	; 0xff
 80089fa:	bf00      	nop
 80089fc:	20001904 	.word	0x20001904

08008a00 <__malloc_lock>:
 8008a00:	4801      	ldr	r0, [pc, #4]	; (8008a08 <__malloc_lock+0x8>)
 8008a02:	f7ff bf05 	b.w	8008810 <__retarget_lock_acquire_recursive>
 8008a06:	bf00      	nop
 8008a08:	20001900 	.word	0x20001900

08008a0c <__malloc_unlock>:
 8008a0c:	4801      	ldr	r0, [pc, #4]	; (8008a14 <__malloc_unlock+0x8>)
 8008a0e:	f7ff bf00 	b.w	8008812 <__retarget_lock_release_recursive>
 8008a12:	bf00      	nop
 8008a14:	20001900 	.word	0x20001900

08008a18 <__ssputs_r>:
 8008a18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008a1c:	461f      	mov	r7, r3
 8008a1e:	688e      	ldr	r6, [r1, #8]
 8008a20:	4682      	mov	sl, r0
 8008a22:	42be      	cmp	r6, r7
 8008a24:	460c      	mov	r4, r1
 8008a26:	4690      	mov	r8, r2
 8008a28:	680b      	ldr	r3, [r1, #0]
 8008a2a:	d82c      	bhi.n	8008a86 <__ssputs_r+0x6e>
 8008a2c:	898a      	ldrh	r2, [r1, #12]
 8008a2e:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008a32:	d026      	beq.n	8008a82 <__ssputs_r+0x6a>
 8008a34:	6965      	ldr	r5, [r4, #20]
 8008a36:	6909      	ldr	r1, [r1, #16]
 8008a38:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008a3c:	eba3 0901 	sub.w	r9, r3, r1
 8008a40:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008a44:	1c7b      	adds	r3, r7, #1
 8008a46:	444b      	add	r3, r9
 8008a48:	106d      	asrs	r5, r5, #1
 8008a4a:	429d      	cmp	r5, r3
 8008a4c:	bf38      	it	cc
 8008a4e:	461d      	movcc	r5, r3
 8008a50:	0553      	lsls	r3, r2, #21
 8008a52:	d527      	bpl.n	8008aa4 <__ssputs_r+0x8c>
 8008a54:	4629      	mov	r1, r5
 8008a56:	f7ff ff53 	bl	8008900 <_malloc_r>
 8008a5a:	4606      	mov	r6, r0
 8008a5c:	b360      	cbz	r0, 8008ab8 <__ssputs_r+0xa0>
 8008a5e:	464a      	mov	r2, r9
 8008a60:	6921      	ldr	r1, [r4, #16]
 8008a62:	f7ff fed7 	bl	8008814 <memcpy>
 8008a66:	89a3      	ldrh	r3, [r4, #12]
 8008a68:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8008a6c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008a70:	81a3      	strh	r3, [r4, #12]
 8008a72:	6126      	str	r6, [r4, #16]
 8008a74:	444e      	add	r6, r9
 8008a76:	6026      	str	r6, [r4, #0]
 8008a78:	463e      	mov	r6, r7
 8008a7a:	6165      	str	r5, [r4, #20]
 8008a7c:	eba5 0509 	sub.w	r5, r5, r9
 8008a80:	60a5      	str	r5, [r4, #8]
 8008a82:	42be      	cmp	r6, r7
 8008a84:	d900      	bls.n	8008a88 <__ssputs_r+0x70>
 8008a86:	463e      	mov	r6, r7
 8008a88:	4632      	mov	r2, r6
 8008a8a:	4641      	mov	r1, r8
 8008a8c:	6820      	ldr	r0, [r4, #0]
 8008a8e:	f000 faaf 	bl	8008ff0 <memmove>
 8008a92:	2000      	movs	r0, #0
 8008a94:	68a3      	ldr	r3, [r4, #8]
 8008a96:	1b9b      	subs	r3, r3, r6
 8008a98:	60a3      	str	r3, [r4, #8]
 8008a9a:	6823      	ldr	r3, [r4, #0]
 8008a9c:	4433      	add	r3, r6
 8008a9e:	6023      	str	r3, [r4, #0]
 8008aa0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008aa4:	462a      	mov	r2, r5
 8008aa6:	f000 fadb 	bl	8009060 <_realloc_r>
 8008aaa:	4606      	mov	r6, r0
 8008aac:	2800      	cmp	r0, #0
 8008aae:	d1e0      	bne.n	8008a72 <__ssputs_r+0x5a>
 8008ab0:	4650      	mov	r0, sl
 8008ab2:	6921      	ldr	r1, [r4, #16]
 8008ab4:	f7ff febc 	bl	8008830 <_free_r>
 8008ab8:	230c      	movs	r3, #12
 8008aba:	f8ca 3000 	str.w	r3, [sl]
 8008abe:	89a3      	ldrh	r3, [r4, #12]
 8008ac0:	f04f 30ff 	mov.w	r0, #4294967295
 8008ac4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008ac8:	81a3      	strh	r3, [r4, #12]
 8008aca:	e7e9      	b.n	8008aa0 <__ssputs_r+0x88>

08008acc <_svfiprintf_r>:
 8008acc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008ad0:	4698      	mov	r8, r3
 8008ad2:	898b      	ldrh	r3, [r1, #12]
 8008ad4:	4607      	mov	r7, r0
 8008ad6:	061b      	lsls	r3, r3, #24
 8008ad8:	460d      	mov	r5, r1
 8008ada:	4614      	mov	r4, r2
 8008adc:	b09d      	sub	sp, #116	; 0x74
 8008ade:	d50e      	bpl.n	8008afe <_svfiprintf_r+0x32>
 8008ae0:	690b      	ldr	r3, [r1, #16]
 8008ae2:	b963      	cbnz	r3, 8008afe <_svfiprintf_r+0x32>
 8008ae4:	2140      	movs	r1, #64	; 0x40
 8008ae6:	f7ff ff0b 	bl	8008900 <_malloc_r>
 8008aea:	6028      	str	r0, [r5, #0]
 8008aec:	6128      	str	r0, [r5, #16]
 8008aee:	b920      	cbnz	r0, 8008afa <_svfiprintf_r+0x2e>
 8008af0:	230c      	movs	r3, #12
 8008af2:	603b      	str	r3, [r7, #0]
 8008af4:	f04f 30ff 	mov.w	r0, #4294967295
 8008af8:	e0d0      	b.n	8008c9c <_svfiprintf_r+0x1d0>
 8008afa:	2340      	movs	r3, #64	; 0x40
 8008afc:	616b      	str	r3, [r5, #20]
 8008afe:	2300      	movs	r3, #0
 8008b00:	9309      	str	r3, [sp, #36]	; 0x24
 8008b02:	2320      	movs	r3, #32
 8008b04:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008b08:	2330      	movs	r3, #48	; 0x30
 8008b0a:	f04f 0901 	mov.w	r9, #1
 8008b0e:	f8cd 800c 	str.w	r8, [sp, #12]
 8008b12:	f8df 81a0 	ldr.w	r8, [pc, #416]	; 8008cb4 <_svfiprintf_r+0x1e8>
 8008b16:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008b1a:	4623      	mov	r3, r4
 8008b1c:	469a      	mov	sl, r3
 8008b1e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008b22:	b10a      	cbz	r2, 8008b28 <_svfiprintf_r+0x5c>
 8008b24:	2a25      	cmp	r2, #37	; 0x25
 8008b26:	d1f9      	bne.n	8008b1c <_svfiprintf_r+0x50>
 8008b28:	ebba 0b04 	subs.w	fp, sl, r4
 8008b2c:	d00b      	beq.n	8008b46 <_svfiprintf_r+0x7a>
 8008b2e:	465b      	mov	r3, fp
 8008b30:	4622      	mov	r2, r4
 8008b32:	4629      	mov	r1, r5
 8008b34:	4638      	mov	r0, r7
 8008b36:	f7ff ff6f 	bl	8008a18 <__ssputs_r>
 8008b3a:	3001      	adds	r0, #1
 8008b3c:	f000 80a9 	beq.w	8008c92 <_svfiprintf_r+0x1c6>
 8008b40:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008b42:	445a      	add	r2, fp
 8008b44:	9209      	str	r2, [sp, #36]	; 0x24
 8008b46:	f89a 3000 	ldrb.w	r3, [sl]
 8008b4a:	2b00      	cmp	r3, #0
 8008b4c:	f000 80a1 	beq.w	8008c92 <_svfiprintf_r+0x1c6>
 8008b50:	2300      	movs	r3, #0
 8008b52:	f04f 32ff 	mov.w	r2, #4294967295
 8008b56:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008b5a:	f10a 0a01 	add.w	sl, sl, #1
 8008b5e:	9304      	str	r3, [sp, #16]
 8008b60:	9307      	str	r3, [sp, #28]
 8008b62:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008b66:	931a      	str	r3, [sp, #104]	; 0x68
 8008b68:	4654      	mov	r4, sl
 8008b6a:	2205      	movs	r2, #5
 8008b6c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008b70:	4850      	ldr	r0, [pc, #320]	; (8008cb4 <_svfiprintf_r+0x1e8>)
 8008b72:	f000 fa67 	bl	8009044 <memchr>
 8008b76:	9a04      	ldr	r2, [sp, #16]
 8008b78:	b9d8      	cbnz	r0, 8008bb2 <_svfiprintf_r+0xe6>
 8008b7a:	06d0      	lsls	r0, r2, #27
 8008b7c:	bf44      	itt	mi
 8008b7e:	2320      	movmi	r3, #32
 8008b80:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008b84:	0711      	lsls	r1, r2, #28
 8008b86:	bf44      	itt	mi
 8008b88:	232b      	movmi	r3, #43	; 0x2b
 8008b8a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008b8e:	f89a 3000 	ldrb.w	r3, [sl]
 8008b92:	2b2a      	cmp	r3, #42	; 0x2a
 8008b94:	d015      	beq.n	8008bc2 <_svfiprintf_r+0xf6>
 8008b96:	4654      	mov	r4, sl
 8008b98:	2000      	movs	r0, #0
 8008b9a:	f04f 0c0a 	mov.w	ip, #10
 8008b9e:	9a07      	ldr	r2, [sp, #28]
 8008ba0:	4621      	mov	r1, r4
 8008ba2:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008ba6:	3b30      	subs	r3, #48	; 0x30
 8008ba8:	2b09      	cmp	r3, #9
 8008baa:	d94d      	bls.n	8008c48 <_svfiprintf_r+0x17c>
 8008bac:	b1b0      	cbz	r0, 8008bdc <_svfiprintf_r+0x110>
 8008bae:	9207      	str	r2, [sp, #28]
 8008bb0:	e014      	b.n	8008bdc <_svfiprintf_r+0x110>
 8008bb2:	eba0 0308 	sub.w	r3, r0, r8
 8008bb6:	fa09 f303 	lsl.w	r3, r9, r3
 8008bba:	4313      	orrs	r3, r2
 8008bbc:	46a2      	mov	sl, r4
 8008bbe:	9304      	str	r3, [sp, #16]
 8008bc0:	e7d2      	b.n	8008b68 <_svfiprintf_r+0x9c>
 8008bc2:	9b03      	ldr	r3, [sp, #12]
 8008bc4:	1d19      	adds	r1, r3, #4
 8008bc6:	681b      	ldr	r3, [r3, #0]
 8008bc8:	9103      	str	r1, [sp, #12]
 8008bca:	2b00      	cmp	r3, #0
 8008bcc:	bfbb      	ittet	lt
 8008bce:	425b      	neglt	r3, r3
 8008bd0:	f042 0202 	orrlt.w	r2, r2, #2
 8008bd4:	9307      	strge	r3, [sp, #28]
 8008bd6:	9307      	strlt	r3, [sp, #28]
 8008bd8:	bfb8      	it	lt
 8008bda:	9204      	strlt	r2, [sp, #16]
 8008bdc:	7823      	ldrb	r3, [r4, #0]
 8008bde:	2b2e      	cmp	r3, #46	; 0x2e
 8008be0:	d10c      	bne.n	8008bfc <_svfiprintf_r+0x130>
 8008be2:	7863      	ldrb	r3, [r4, #1]
 8008be4:	2b2a      	cmp	r3, #42	; 0x2a
 8008be6:	d134      	bne.n	8008c52 <_svfiprintf_r+0x186>
 8008be8:	9b03      	ldr	r3, [sp, #12]
 8008bea:	3402      	adds	r4, #2
 8008bec:	1d1a      	adds	r2, r3, #4
 8008bee:	681b      	ldr	r3, [r3, #0]
 8008bf0:	9203      	str	r2, [sp, #12]
 8008bf2:	2b00      	cmp	r3, #0
 8008bf4:	bfb8      	it	lt
 8008bf6:	f04f 33ff 	movlt.w	r3, #4294967295
 8008bfa:	9305      	str	r3, [sp, #20]
 8008bfc:	f8df a0b8 	ldr.w	sl, [pc, #184]	; 8008cb8 <_svfiprintf_r+0x1ec>
 8008c00:	2203      	movs	r2, #3
 8008c02:	4650      	mov	r0, sl
 8008c04:	7821      	ldrb	r1, [r4, #0]
 8008c06:	f000 fa1d 	bl	8009044 <memchr>
 8008c0a:	b138      	cbz	r0, 8008c1c <_svfiprintf_r+0x150>
 8008c0c:	2240      	movs	r2, #64	; 0x40
 8008c0e:	9b04      	ldr	r3, [sp, #16]
 8008c10:	eba0 000a 	sub.w	r0, r0, sl
 8008c14:	4082      	lsls	r2, r0
 8008c16:	4313      	orrs	r3, r2
 8008c18:	3401      	adds	r4, #1
 8008c1a:	9304      	str	r3, [sp, #16]
 8008c1c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008c20:	2206      	movs	r2, #6
 8008c22:	4826      	ldr	r0, [pc, #152]	; (8008cbc <_svfiprintf_r+0x1f0>)
 8008c24:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008c28:	f000 fa0c 	bl	8009044 <memchr>
 8008c2c:	2800      	cmp	r0, #0
 8008c2e:	d038      	beq.n	8008ca2 <_svfiprintf_r+0x1d6>
 8008c30:	4b23      	ldr	r3, [pc, #140]	; (8008cc0 <_svfiprintf_r+0x1f4>)
 8008c32:	bb1b      	cbnz	r3, 8008c7c <_svfiprintf_r+0x1b0>
 8008c34:	9b03      	ldr	r3, [sp, #12]
 8008c36:	3307      	adds	r3, #7
 8008c38:	f023 0307 	bic.w	r3, r3, #7
 8008c3c:	3308      	adds	r3, #8
 8008c3e:	9303      	str	r3, [sp, #12]
 8008c40:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008c42:	4433      	add	r3, r6
 8008c44:	9309      	str	r3, [sp, #36]	; 0x24
 8008c46:	e768      	b.n	8008b1a <_svfiprintf_r+0x4e>
 8008c48:	460c      	mov	r4, r1
 8008c4a:	2001      	movs	r0, #1
 8008c4c:	fb0c 3202 	mla	r2, ip, r2, r3
 8008c50:	e7a6      	b.n	8008ba0 <_svfiprintf_r+0xd4>
 8008c52:	2300      	movs	r3, #0
 8008c54:	f04f 0c0a 	mov.w	ip, #10
 8008c58:	4619      	mov	r1, r3
 8008c5a:	3401      	adds	r4, #1
 8008c5c:	9305      	str	r3, [sp, #20]
 8008c5e:	4620      	mov	r0, r4
 8008c60:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008c64:	3a30      	subs	r2, #48	; 0x30
 8008c66:	2a09      	cmp	r2, #9
 8008c68:	d903      	bls.n	8008c72 <_svfiprintf_r+0x1a6>
 8008c6a:	2b00      	cmp	r3, #0
 8008c6c:	d0c6      	beq.n	8008bfc <_svfiprintf_r+0x130>
 8008c6e:	9105      	str	r1, [sp, #20]
 8008c70:	e7c4      	b.n	8008bfc <_svfiprintf_r+0x130>
 8008c72:	4604      	mov	r4, r0
 8008c74:	2301      	movs	r3, #1
 8008c76:	fb0c 2101 	mla	r1, ip, r1, r2
 8008c7a:	e7f0      	b.n	8008c5e <_svfiprintf_r+0x192>
 8008c7c:	ab03      	add	r3, sp, #12
 8008c7e:	9300      	str	r3, [sp, #0]
 8008c80:	462a      	mov	r2, r5
 8008c82:	4638      	mov	r0, r7
 8008c84:	4b0f      	ldr	r3, [pc, #60]	; (8008cc4 <_svfiprintf_r+0x1f8>)
 8008c86:	a904      	add	r1, sp, #16
 8008c88:	f3af 8000 	nop.w
 8008c8c:	1c42      	adds	r2, r0, #1
 8008c8e:	4606      	mov	r6, r0
 8008c90:	d1d6      	bne.n	8008c40 <_svfiprintf_r+0x174>
 8008c92:	89ab      	ldrh	r3, [r5, #12]
 8008c94:	065b      	lsls	r3, r3, #25
 8008c96:	f53f af2d 	bmi.w	8008af4 <_svfiprintf_r+0x28>
 8008c9a:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008c9c:	b01d      	add	sp, #116	; 0x74
 8008c9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008ca2:	ab03      	add	r3, sp, #12
 8008ca4:	9300      	str	r3, [sp, #0]
 8008ca6:	462a      	mov	r2, r5
 8008ca8:	4638      	mov	r0, r7
 8008caa:	4b06      	ldr	r3, [pc, #24]	; (8008cc4 <_svfiprintf_r+0x1f8>)
 8008cac:	a904      	add	r1, sp, #16
 8008cae:	f000 f87d 	bl	8008dac <_printf_i>
 8008cb2:	e7eb      	b.n	8008c8c <_svfiprintf_r+0x1c0>
 8008cb4:	08009580 	.word	0x08009580
 8008cb8:	08009586 	.word	0x08009586
 8008cbc:	0800958a 	.word	0x0800958a
 8008cc0:	00000000 	.word	0x00000000
 8008cc4:	08008a19 	.word	0x08008a19

08008cc8 <_printf_common>:
 8008cc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008ccc:	4616      	mov	r6, r2
 8008cce:	4699      	mov	r9, r3
 8008cd0:	688a      	ldr	r2, [r1, #8]
 8008cd2:	690b      	ldr	r3, [r1, #16]
 8008cd4:	4607      	mov	r7, r0
 8008cd6:	4293      	cmp	r3, r2
 8008cd8:	bfb8      	it	lt
 8008cda:	4613      	movlt	r3, r2
 8008cdc:	6033      	str	r3, [r6, #0]
 8008cde:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008ce2:	460c      	mov	r4, r1
 8008ce4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008ce8:	b10a      	cbz	r2, 8008cee <_printf_common+0x26>
 8008cea:	3301      	adds	r3, #1
 8008cec:	6033      	str	r3, [r6, #0]
 8008cee:	6823      	ldr	r3, [r4, #0]
 8008cf0:	0699      	lsls	r1, r3, #26
 8008cf2:	bf42      	ittt	mi
 8008cf4:	6833      	ldrmi	r3, [r6, #0]
 8008cf6:	3302      	addmi	r3, #2
 8008cf8:	6033      	strmi	r3, [r6, #0]
 8008cfa:	6825      	ldr	r5, [r4, #0]
 8008cfc:	f015 0506 	ands.w	r5, r5, #6
 8008d00:	d106      	bne.n	8008d10 <_printf_common+0x48>
 8008d02:	f104 0a19 	add.w	sl, r4, #25
 8008d06:	68e3      	ldr	r3, [r4, #12]
 8008d08:	6832      	ldr	r2, [r6, #0]
 8008d0a:	1a9b      	subs	r3, r3, r2
 8008d0c:	42ab      	cmp	r3, r5
 8008d0e:	dc2b      	bgt.n	8008d68 <_printf_common+0xa0>
 8008d10:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8008d14:	1e13      	subs	r3, r2, #0
 8008d16:	6822      	ldr	r2, [r4, #0]
 8008d18:	bf18      	it	ne
 8008d1a:	2301      	movne	r3, #1
 8008d1c:	0692      	lsls	r2, r2, #26
 8008d1e:	d430      	bmi.n	8008d82 <_printf_common+0xba>
 8008d20:	4649      	mov	r1, r9
 8008d22:	4638      	mov	r0, r7
 8008d24:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008d28:	47c0      	blx	r8
 8008d2a:	3001      	adds	r0, #1
 8008d2c:	d023      	beq.n	8008d76 <_printf_common+0xae>
 8008d2e:	6823      	ldr	r3, [r4, #0]
 8008d30:	6922      	ldr	r2, [r4, #16]
 8008d32:	f003 0306 	and.w	r3, r3, #6
 8008d36:	2b04      	cmp	r3, #4
 8008d38:	bf14      	ite	ne
 8008d3a:	2500      	movne	r5, #0
 8008d3c:	6833      	ldreq	r3, [r6, #0]
 8008d3e:	f04f 0600 	mov.w	r6, #0
 8008d42:	bf08      	it	eq
 8008d44:	68e5      	ldreq	r5, [r4, #12]
 8008d46:	f104 041a 	add.w	r4, r4, #26
 8008d4a:	bf08      	it	eq
 8008d4c:	1aed      	subeq	r5, r5, r3
 8008d4e:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8008d52:	bf08      	it	eq
 8008d54:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008d58:	4293      	cmp	r3, r2
 8008d5a:	bfc4      	itt	gt
 8008d5c:	1a9b      	subgt	r3, r3, r2
 8008d5e:	18ed      	addgt	r5, r5, r3
 8008d60:	42b5      	cmp	r5, r6
 8008d62:	d11a      	bne.n	8008d9a <_printf_common+0xd2>
 8008d64:	2000      	movs	r0, #0
 8008d66:	e008      	b.n	8008d7a <_printf_common+0xb2>
 8008d68:	2301      	movs	r3, #1
 8008d6a:	4652      	mov	r2, sl
 8008d6c:	4649      	mov	r1, r9
 8008d6e:	4638      	mov	r0, r7
 8008d70:	47c0      	blx	r8
 8008d72:	3001      	adds	r0, #1
 8008d74:	d103      	bne.n	8008d7e <_printf_common+0xb6>
 8008d76:	f04f 30ff 	mov.w	r0, #4294967295
 8008d7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008d7e:	3501      	adds	r5, #1
 8008d80:	e7c1      	b.n	8008d06 <_printf_common+0x3e>
 8008d82:	2030      	movs	r0, #48	; 0x30
 8008d84:	18e1      	adds	r1, r4, r3
 8008d86:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008d8a:	1c5a      	adds	r2, r3, #1
 8008d8c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008d90:	4422      	add	r2, r4
 8008d92:	3302      	adds	r3, #2
 8008d94:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008d98:	e7c2      	b.n	8008d20 <_printf_common+0x58>
 8008d9a:	2301      	movs	r3, #1
 8008d9c:	4622      	mov	r2, r4
 8008d9e:	4649      	mov	r1, r9
 8008da0:	4638      	mov	r0, r7
 8008da2:	47c0      	blx	r8
 8008da4:	3001      	adds	r0, #1
 8008da6:	d0e6      	beq.n	8008d76 <_printf_common+0xae>
 8008da8:	3601      	adds	r6, #1
 8008daa:	e7d9      	b.n	8008d60 <_printf_common+0x98>

08008dac <_printf_i>:
 8008dac:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008db0:	7e0f      	ldrb	r7, [r1, #24]
 8008db2:	4691      	mov	r9, r2
 8008db4:	2f78      	cmp	r7, #120	; 0x78
 8008db6:	4680      	mov	r8, r0
 8008db8:	460c      	mov	r4, r1
 8008dba:	469a      	mov	sl, r3
 8008dbc:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8008dbe:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8008dc2:	d807      	bhi.n	8008dd4 <_printf_i+0x28>
 8008dc4:	2f62      	cmp	r7, #98	; 0x62
 8008dc6:	d80a      	bhi.n	8008dde <_printf_i+0x32>
 8008dc8:	2f00      	cmp	r7, #0
 8008dca:	f000 80d5 	beq.w	8008f78 <_printf_i+0x1cc>
 8008dce:	2f58      	cmp	r7, #88	; 0x58
 8008dd0:	f000 80c1 	beq.w	8008f56 <_printf_i+0x1aa>
 8008dd4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008dd8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8008ddc:	e03a      	b.n	8008e54 <_printf_i+0xa8>
 8008dde:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8008de2:	2b15      	cmp	r3, #21
 8008de4:	d8f6      	bhi.n	8008dd4 <_printf_i+0x28>
 8008de6:	a101      	add	r1, pc, #4	; (adr r1, 8008dec <_printf_i+0x40>)
 8008de8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008dec:	08008e45 	.word	0x08008e45
 8008df0:	08008e59 	.word	0x08008e59
 8008df4:	08008dd5 	.word	0x08008dd5
 8008df8:	08008dd5 	.word	0x08008dd5
 8008dfc:	08008dd5 	.word	0x08008dd5
 8008e00:	08008dd5 	.word	0x08008dd5
 8008e04:	08008e59 	.word	0x08008e59
 8008e08:	08008dd5 	.word	0x08008dd5
 8008e0c:	08008dd5 	.word	0x08008dd5
 8008e10:	08008dd5 	.word	0x08008dd5
 8008e14:	08008dd5 	.word	0x08008dd5
 8008e18:	08008f5f 	.word	0x08008f5f
 8008e1c:	08008e85 	.word	0x08008e85
 8008e20:	08008f19 	.word	0x08008f19
 8008e24:	08008dd5 	.word	0x08008dd5
 8008e28:	08008dd5 	.word	0x08008dd5
 8008e2c:	08008f81 	.word	0x08008f81
 8008e30:	08008dd5 	.word	0x08008dd5
 8008e34:	08008e85 	.word	0x08008e85
 8008e38:	08008dd5 	.word	0x08008dd5
 8008e3c:	08008dd5 	.word	0x08008dd5
 8008e40:	08008f21 	.word	0x08008f21
 8008e44:	682b      	ldr	r3, [r5, #0]
 8008e46:	1d1a      	adds	r2, r3, #4
 8008e48:	681b      	ldr	r3, [r3, #0]
 8008e4a:	602a      	str	r2, [r5, #0]
 8008e4c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008e50:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008e54:	2301      	movs	r3, #1
 8008e56:	e0a0      	b.n	8008f9a <_printf_i+0x1ee>
 8008e58:	6820      	ldr	r0, [r4, #0]
 8008e5a:	682b      	ldr	r3, [r5, #0]
 8008e5c:	0607      	lsls	r7, r0, #24
 8008e5e:	f103 0104 	add.w	r1, r3, #4
 8008e62:	6029      	str	r1, [r5, #0]
 8008e64:	d501      	bpl.n	8008e6a <_printf_i+0xbe>
 8008e66:	681e      	ldr	r6, [r3, #0]
 8008e68:	e003      	b.n	8008e72 <_printf_i+0xc6>
 8008e6a:	0646      	lsls	r6, r0, #25
 8008e6c:	d5fb      	bpl.n	8008e66 <_printf_i+0xba>
 8008e6e:	f9b3 6000 	ldrsh.w	r6, [r3]
 8008e72:	2e00      	cmp	r6, #0
 8008e74:	da03      	bge.n	8008e7e <_printf_i+0xd2>
 8008e76:	232d      	movs	r3, #45	; 0x2d
 8008e78:	4276      	negs	r6, r6
 8008e7a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008e7e:	230a      	movs	r3, #10
 8008e80:	4859      	ldr	r0, [pc, #356]	; (8008fe8 <_printf_i+0x23c>)
 8008e82:	e012      	b.n	8008eaa <_printf_i+0xfe>
 8008e84:	682b      	ldr	r3, [r5, #0]
 8008e86:	6820      	ldr	r0, [r4, #0]
 8008e88:	1d19      	adds	r1, r3, #4
 8008e8a:	6029      	str	r1, [r5, #0]
 8008e8c:	0605      	lsls	r5, r0, #24
 8008e8e:	d501      	bpl.n	8008e94 <_printf_i+0xe8>
 8008e90:	681e      	ldr	r6, [r3, #0]
 8008e92:	e002      	b.n	8008e9a <_printf_i+0xee>
 8008e94:	0641      	lsls	r1, r0, #25
 8008e96:	d5fb      	bpl.n	8008e90 <_printf_i+0xe4>
 8008e98:	881e      	ldrh	r6, [r3, #0]
 8008e9a:	2f6f      	cmp	r7, #111	; 0x6f
 8008e9c:	bf0c      	ite	eq
 8008e9e:	2308      	moveq	r3, #8
 8008ea0:	230a      	movne	r3, #10
 8008ea2:	4851      	ldr	r0, [pc, #324]	; (8008fe8 <_printf_i+0x23c>)
 8008ea4:	2100      	movs	r1, #0
 8008ea6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008eaa:	6865      	ldr	r5, [r4, #4]
 8008eac:	2d00      	cmp	r5, #0
 8008eae:	bfa8      	it	ge
 8008eb0:	6821      	ldrge	r1, [r4, #0]
 8008eb2:	60a5      	str	r5, [r4, #8]
 8008eb4:	bfa4      	itt	ge
 8008eb6:	f021 0104 	bicge.w	r1, r1, #4
 8008eba:	6021      	strge	r1, [r4, #0]
 8008ebc:	b90e      	cbnz	r6, 8008ec2 <_printf_i+0x116>
 8008ebe:	2d00      	cmp	r5, #0
 8008ec0:	d04b      	beq.n	8008f5a <_printf_i+0x1ae>
 8008ec2:	4615      	mov	r5, r2
 8008ec4:	fbb6 f1f3 	udiv	r1, r6, r3
 8008ec8:	fb03 6711 	mls	r7, r3, r1, r6
 8008ecc:	5dc7      	ldrb	r7, [r0, r7]
 8008ece:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8008ed2:	4637      	mov	r7, r6
 8008ed4:	42bb      	cmp	r3, r7
 8008ed6:	460e      	mov	r6, r1
 8008ed8:	d9f4      	bls.n	8008ec4 <_printf_i+0x118>
 8008eda:	2b08      	cmp	r3, #8
 8008edc:	d10b      	bne.n	8008ef6 <_printf_i+0x14a>
 8008ede:	6823      	ldr	r3, [r4, #0]
 8008ee0:	07de      	lsls	r6, r3, #31
 8008ee2:	d508      	bpl.n	8008ef6 <_printf_i+0x14a>
 8008ee4:	6923      	ldr	r3, [r4, #16]
 8008ee6:	6861      	ldr	r1, [r4, #4]
 8008ee8:	4299      	cmp	r1, r3
 8008eea:	bfde      	ittt	le
 8008eec:	2330      	movle	r3, #48	; 0x30
 8008eee:	f805 3c01 	strble.w	r3, [r5, #-1]
 8008ef2:	f105 35ff 	addle.w	r5, r5, #4294967295
 8008ef6:	1b52      	subs	r2, r2, r5
 8008ef8:	6122      	str	r2, [r4, #16]
 8008efa:	464b      	mov	r3, r9
 8008efc:	4621      	mov	r1, r4
 8008efe:	4640      	mov	r0, r8
 8008f00:	f8cd a000 	str.w	sl, [sp]
 8008f04:	aa03      	add	r2, sp, #12
 8008f06:	f7ff fedf 	bl	8008cc8 <_printf_common>
 8008f0a:	3001      	adds	r0, #1
 8008f0c:	d14a      	bne.n	8008fa4 <_printf_i+0x1f8>
 8008f0e:	f04f 30ff 	mov.w	r0, #4294967295
 8008f12:	b004      	add	sp, #16
 8008f14:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008f18:	6823      	ldr	r3, [r4, #0]
 8008f1a:	f043 0320 	orr.w	r3, r3, #32
 8008f1e:	6023      	str	r3, [r4, #0]
 8008f20:	2778      	movs	r7, #120	; 0x78
 8008f22:	4832      	ldr	r0, [pc, #200]	; (8008fec <_printf_i+0x240>)
 8008f24:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8008f28:	6823      	ldr	r3, [r4, #0]
 8008f2a:	6829      	ldr	r1, [r5, #0]
 8008f2c:	061f      	lsls	r7, r3, #24
 8008f2e:	f851 6b04 	ldr.w	r6, [r1], #4
 8008f32:	d402      	bmi.n	8008f3a <_printf_i+0x18e>
 8008f34:	065f      	lsls	r7, r3, #25
 8008f36:	bf48      	it	mi
 8008f38:	b2b6      	uxthmi	r6, r6
 8008f3a:	07df      	lsls	r7, r3, #31
 8008f3c:	bf48      	it	mi
 8008f3e:	f043 0320 	orrmi.w	r3, r3, #32
 8008f42:	6029      	str	r1, [r5, #0]
 8008f44:	bf48      	it	mi
 8008f46:	6023      	strmi	r3, [r4, #0]
 8008f48:	b91e      	cbnz	r6, 8008f52 <_printf_i+0x1a6>
 8008f4a:	6823      	ldr	r3, [r4, #0]
 8008f4c:	f023 0320 	bic.w	r3, r3, #32
 8008f50:	6023      	str	r3, [r4, #0]
 8008f52:	2310      	movs	r3, #16
 8008f54:	e7a6      	b.n	8008ea4 <_printf_i+0xf8>
 8008f56:	4824      	ldr	r0, [pc, #144]	; (8008fe8 <_printf_i+0x23c>)
 8008f58:	e7e4      	b.n	8008f24 <_printf_i+0x178>
 8008f5a:	4615      	mov	r5, r2
 8008f5c:	e7bd      	b.n	8008eda <_printf_i+0x12e>
 8008f5e:	682b      	ldr	r3, [r5, #0]
 8008f60:	6826      	ldr	r6, [r4, #0]
 8008f62:	1d18      	adds	r0, r3, #4
 8008f64:	6961      	ldr	r1, [r4, #20]
 8008f66:	6028      	str	r0, [r5, #0]
 8008f68:	0635      	lsls	r5, r6, #24
 8008f6a:	681b      	ldr	r3, [r3, #0]
 8008f6c:	d501      	bpl.n	8008f72 <_printf_i+0x1c6>
 8008f6e:	6019      	str	r1, [r3, #0]
 8008f70:	e002      	b.n	8008f78 <_printf_i+0x1cc>
 8008f72:	0670      	lsls	r0, r6, #25
 8008f74:	d5fb      	bpl.n	8008f6e <_printf_i+0x1c2>
 8008f76:	8019      	strh	r1, [r3, #0]
 8008f78:	2300      	movs	r3, #0
 8008f7a:	4615      	mov	r5, r2
 8008f7c:	6123      	str	r3, [r4, #16]
 8008f7e:	e7bc      	b.n	8008efa <_printf_i+0x14e>
 8008f80:	682b      	ldr	r3, [r5, #0]
 8008f82:	2100      	movs	r1, #0
 8008f84:	1d1a      	adds	r2, r3, #4
 8008f86:	602a      	str	r2, [r5, #0]
 8008f88:	681d      	ldr	r5, [r3, #0]
 8008f8a:	6862      	ldr	r2, [r4, #4]
 8008f8c:	4628      	mov	r0, r5
 8008f8e:	f000 f859 	bl	8009044 <memchr>
 8008f92:	b108      	cbz	r0, 8008f98 <_printf_i+0x1ec>
 8008f94:	1b40      	subs	r0, r0, r5
 8008f96:	6060      	str	r0, [r4, #4]
 8008f98:	6863      	ldr	r3, [r4, #4]
 8008f9a:	6123      	str	r3, [r4, #16]
 8008f9c:	2300      	movs	r3, #0
 8008f9e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008fa2:	e7aa      	b.n	8008efa <_printf_i+0x14e>
 8008fa4:	462a      	mov	r2, r5
 8008fa6:	4649      	mov	r1, r9
 8008fa8:	4640      	mov	r0, r8
 8008faa:	6923      	ldr	r3, [r4, #16]
 8008fac:	47d0      	blx	sl
 8008fae:	3001      	adds	r0, #1
 8008fb0:	d0ad      	beq.n	8008f0e <_printf_i+0x162>
 8008fb2:	6823      	ldr	r3, [r4, #0]
 8008fb4:	079b      	lsls	r3, r3, #30
 8008fb6:	d413      	bmi.n	8008fe0 <_printf_i+0x234>
 8008fb8:	68e0      	ldr	r0, [r4, #12]
 8008fba:	9b03      	ldr	r3, [sp, #12]
 8008fbc:	4298      	cmp	r0, r3
 8008fbe:	bfb8      	it	lt
 8008fc0:	4618      	movlt	r0, r3
 8008fc2:	e7a6      	b.n	8008f12 <_printf_i+0x166>
 8008fc4:	2301      	movs	r3, #1
 8008fc6:	4632      	mov	r2, r6
 8008fc8:	4649      	mov	r1, r9
 8008fca:	4640      	mov	r0, r8
 8008fcc:	47d0      	blx	sl
 8008fce:	3001      	adds	r0, #1
 8008fd0:	d09d      	beq.n	8008f0e <_printf_i+0x162>
 8008fd2:	3501      	adds	r5, #1
 8008fd4:	68e3      	ldr	r3, [r4, #12]
 8008fd6:	9903      	ldr	r1, [sp, #12]
 8008fd8:	1a5b      	subs	r3, r3, r1
 8008fda:	42ab      	cmp	r3, r5
 8008fdc:	dcf2      	bgt.n	8008fc4 <_printf_i+0x218>
 8008fde:	e7eb      	b.n	8008fb8 <_printf_i+0x20c>
 8008fe0:	2500      	movs	r5, #0
 8008fe2:	f104 0619 	add.w	r6, r4, #25
 8008fe6:	e7f5      	b.n	8008fd4 <_printf_i+0x228>
 8008fe8:	08009591 	.word	0x08009591
 8008fec:	080095a2 	.word	0x080095a2

08008ff0 <memmove>:
 8008ff0:	4288      	cmp	r0, r1
 8008ff2:	b510      	push	{r4, lr}
 8008ff4:	eb01 0402 	add.w	r4, r1, r2
 8008ff8:	d902      	bls.n	8009000 <memmove+0x10>
 8008ffa:	4284      	cmp	r4, r0
 8008ffc:	4623      	mov	r3, r4
 8008ffe:	d807      	bhi.n	8009010 <memmove+0x20>
 8009000:	1e43      	subs	r3, r0, #1
 8009002:	42a1      	cmp	r1, r4
 8009004:	d008      	beq.n	8009018 <memmove+0x28>
 8009006:	f811 2b01 	ldrb.w	r2, [r1], #1
 800900a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800900e:	e7f8      	b.n	8009002 <memmove+0x12>
 8009010:	4601      	mov	r1, r0
 8009012:	4402      	add	r2, r0
 8009014:	428a      	cmp	r2, r1
 8009016:	d100      	bne.n	800901a <memmove+0x2a>
 8009018:	bd10      	pop	{r4, pc}
 800901a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800901e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009022:	e7f7      	b.n	8009014 <memmove+0x24>

08009024 <_sbrk_r>:
 8009024:	b538      	push	{r3, r4, r5, lr}
 8009026:	2300      	movs	r3, #0
 8009028:	4d05      	ldr	r5, [pc, #20]	; (8009040 <_sbrk_r+0x1c>)
 800902a:	4604      	mov	r4, r0
 800902c:	4608      	mov	r0, r1
 800902e:	602b      	str	r3, [r5, #0]
 8009030:	f7f8 f9ec 	bl	800140c <_sbrk>
 8009034:	1c43      	adds	r3, r0, #1
 8009036:	d102      	bne.n	800903e <_sbrk_r+0x1a>
 8009038:	682b      	ldr	r3, [r5, #0]
 800903a:	b103      	cbz	r3, 800903e <_sbrk_r+0x1a>
 800903c:	6023      	str	r3, [r4, #0]
 800903e:	bd38      	pop	{r3, r4, r5, pc}
 8009040:	200018fc 	.word	0x200018fc

08009044 <memchr>:
 8009044:	4603      	mov	r3, r0
 8009046:	b510      	push	{r4, lr}
 8009048:	b2c9      	uxtb	r1, r1
 800904a:	4402      	add	r2, r0
 800904c:	4293      	cmp	r3, r2
 800904e:	4618      	mov	r0, r3
 8009050:	d101      	bne.n	8009056 <memchr+0x12>
 8009052:	2000      	movs	r0, #0
 8009054:	e003      	b.n	800905e <memchr+0x1a>
 8009056:	7804      	ldrb	r4, [r0, #0]
 8009058:	3301      	adds	r3, #1
 800905a:	428c      	cmp	r4, r1
 800905c:	d1f6      	bne.n	800904c <memchr+0x8>
 800905e:	bd10      	pop	{r4, pc}

08009060 <_realloc_r>:
 8009060:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009064:	4680      	mov	r8, r0
 8009066:	4614      	mov	r4, r2
 8009068:	460e      	mov	r6, r1
 800906a:	b921      	cbnz	r1, 8009076 <_realloc_r+0x16>
 800906c:	4611      	mov	r1, r2
 800906e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009072:	f7ff bc45 	b.w	8008900 <_malloc_r>
 8009076:	b92a      	cbnz	r2, 8009084 <_realloc_r+0x24>
 8009078:	f7ff fbda 	bl	8008830 <_free_r>
 800907c:	4625      	mov	r5, r4
 800907e:	4628      	mov	r0, r5
 8009080:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009084:	f000 f81b 	bl	80090be <_malloc_usable_size_r>
 8009088:	4284      	cmp	r4, r0
 800908a:	4607      	mov	r7, r0
 800908c:	d802      	bhi.n	8009094 <_realloc_r+0x34>
 800908e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8009092:	d812      	bhi.n	80090ba <_realloc_r+0x5a>
 8009094:	4621      	mov	r1, r4
 8009096:	4640      	mov	r0, r8
 8009098:	f7ff fc32 	bl	8008900 <_malloc_r>
 800909c:	4605      	mov	r5, r0
 800909e:	2800      	cmp	r0, #0
 80090a0:	d0ed      	beq.n	800907e <_realloc_r+0x1e>
 80090a2:	42bc      	cmp	r4, r7
 80090a4:	4622      	mov	r2, r4
 80090a6:	4631      	mov	r1, r6
 80090a8:	bf28      	it	cs
 80090aa:	463a      	movcs	r2, r7
 80090ac:	f7ff fbb2 	bl	8008814 <memcpy>
 80090b0:	4631      	mov	r1, r6
 80090b2:	4640      	mov	r0, r8
 80090b4:	f7ff fbbc 	bl	8008830 <_free_r>
 80090b8:	e7e1      	b.n	800907e <_realloc_r+0x1e>
 80090ba:	4635      	mov	r5, r6
 80090bc:	e7df      	b.n	800907e <_realloc_r+0x1e>

080090be <_malloc_usable_size_r>:
 80090be:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80090c2:	1f18      	subs	r0, r3, #4
 80090c4:	2b00      	cmp	r3, #0
 80090c6:	bfbc      	itt	lt
 80090c8:	580b      	ldrlt	r3, [r1, r0]
 80090ca:	18c0      	addlt	r0, r0, r3
 80090cc:	4770      	bx	lr
	...

080090d0 <_init>:
 80090d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80090d2:	bf00      	nop
 80090d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80090d6:	bc08      	pop	{r3}
 80090d8:	469e      	mov	lr, r3
 80090da:	4770      	bx	lr

080090dc <_fini>:
 80090dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80090de:	bf00      	nop
 80090e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80090e2:	bc08      	pop	{r3}
 80090e4:	469e      	mov	lr, r3
 80090e6:	4770      	bx	lr
