#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon May  1 13:02:04 2023
# Process ID: 4212
# Current directory: C:/Users/chase/OneDrive/Documents/Spring23/EECS645/Project_MIPS_Single_Cycle/vivado_project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8692 C:\Users\chase\OneDrive\Documents\Spring23\EECS645\Project_MIPS_Single_Cycle\vivado_project\vivado_project.xpr
# Log file: C:/Users/chase/OneDrive/Documents/Spring23/EECS645/Project_MIPS_Single_Cycle/vivado_project/vivado.log
# Journal file: C:/Users/chase/OneDrive/Documents/Spring23/EECS645/Project_MIPS_Single_Cycle/vivado_project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/chase/OneDrive/Documents/Spring23/EECS645/Project_MIPS_Single_Cycle/vivado_project/vivado_project.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/chase/OneDrive/Documents/Spring23/EECS645/Project_MIPS_Single_Cycle/vivado_project'
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/chase/OneDrive/Documents/Spring23/EECS645/Project_MIPS_Single_Cycle/vivado_project/vivado_project.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/chase/OneDrive/Documents/Spring23/EECS645/Project_MIPS_Single_Cycle/vivado_project/vivado_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_single_cycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/chase/OneDrive/Documents/Spring23/EECS645/Project_MIPS_Single_Cycle/vivado_project/vivado_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj mips_single_cycle_tb_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 999.641 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/chase/OneDrive/Documents/Spring23/EECS645/Project_MIPS_Single_Cycle/vivado_project/vivado_project.sim/sim_1/behav/xsim'
"xelab -wto 86514101006f40e284587206a3c92435 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_single_cycle_tb_behav xil_defaultlib.mips_single_cycle_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 86514101006f40e284587206a3c92435 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_single_cycle_tb_behav xil_defaultlib.mips_single_cycle_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/chase/OneDrive/Documents/Spring23/EECS645/Project_MIPS_Single_Cycle/vivado_project/vivado_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mips_single_cycle_tb_behav -key {Behavioral:sim_1:Functional:mips_single_cycle_tb} -tclbatch {mips_single_cycle_tb.tcl} -view {C:/Users/chase/OneDrive/Documents/Spring23/EECS645/Project_MIPS_Single_Cycle/simulation_sources/mips_single_cycle_wave.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config C:/Users/chase/OneDrive/Documents/Spring23/EECS645/Project_MIPS_Single_Cycle/simulation_sources/mips_single_cycle_wave.wcfg
source mips_single_cycle_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1300ms
run: Time (s): cpu = 00:01:03 ; elapsed = 00:02:16 . Memory (MB): peak = 999.641 ; gain = 0.000
xsim: Time (s): cpu = 00:01:06 ; elapsed = 00:02:20 . Memory (MB): peak = 999.641 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mips_single_cycle_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1300ms
launch_simulation: Time (s): cpu = 00:01:07 ; elapsed = 00:02:33 . Memory (MB): peak = 999.641 ; gain = 0.000
set_property -name {xsim.simulate.runtime} -value {5200000ns} -objects [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\chase\OneDrive\Documents\Spring23\EECS645\Project_MIPS_Single_Cycle\design_sources\cu.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\chase\OneDrive\Documents\Spring23\EECS645\Project_MIPS_Single_Cycle\design_sources\alu.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\chase\OneDrive\Documents\Spring23\EECS645\Project_MIPS_Single_Cycle\design_sources\top_mips_single_cycle.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\chase\OneDrive\Documents\Spring23\EECS645\Project_MIPS_Single_Cycle\design_sources\cu.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\chase\OneDrive\Documents\Spring23\EECS645\Project_MIPS_Single_Cycle\design_sources\alu.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\chase\OneDrive\Documents\Spring23\EECS645\Project_MIPS_Single_Cycle\design_sources\top_mips_single_cycle.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 999.641 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/chase/OneDrive/Documents/Spring23/EECS645/Project_MIPS_Single_Cycle/vivado_project/vivado_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_single_cycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/chase/OneDrive/Documents/Spring23/EECS645/Project_MIPS_Single_Cycle/vivado_project/vivado_project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj mips_single_cycle_tb_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 999.641 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/chase/OneDrive/Documents/Spring23/EECS645/Project_MIPS_Single_Cycle/vivado_project/vivado_project.sim/sim_1/behav/xsim'
"xelab -wto 86514101006f40e284587206a3c92435 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_single_cycle_tb_behav xil_defaultlib.mips_single_cycle_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 86514101006f40e284587206a3c92435 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_single_cycle_tb_behav xil_defaultlib.mips_single_cycle_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/chase/OneDrive/Documents/Spring23/EECS645/Project_MIPS_Single_Cycle/vivado_project/vivado_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mips_single_cycle_tb_behav -key {Behavioral:sim_1:Functional:mips_single_cycle_tb} -tclbatch {mips_single_cycle_tb.tcl} -view {C:/Users/chase/OneDrive/Documents/Spring23/EECS645/Project_MIPS_Single_Cycle/simulation_sources/mips_single_cycle_wave.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config C:/Users/chase/OneDrive/Documents/Spring23/EECS645/Project_MIPS_Single_Cycle/simulation_sources/mips_single_cycle_wave.wcfg
source mips_single_cycle_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 5200000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mips_single_cycle_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 5200000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 999.641 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon May  1 13:39:16 2023...
