
Cadence Innovus(TM) Implementation System.
Copyright 2019 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v19.17-s077_1, built Tue Dec 1 11:09:44 PST 2020
Options:	
Date:		Wed Mar 22 03:28:23 2023
Host:		ieng6-ece-03.ucsd.edu (x86_64 w/Linux 3.10.0-1160.80.1.el7.x86_64) (4cores*8cpus*Intel(R) Xeon(R) CPU E5-2650 0 @ 2.00GHz 20480KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		invs	Innovus Implementation System	19.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (64 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> win
<CMD> setMultiCpuUsage -localCpu 8
<CMD> set init_pwr_net VDD
<CMD> set init_gnd_net VSS
<CMD> set init_verilog ../dualcore.out.v
<CMD> set init_design_netlisttype Verilog
<CMD> set init_design_settop 1
<CMD> set init_top_cell dualcore
<CMD> set init_lef_file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef
<CMD> create_library_set -name WC_LIB -timing $worst_timing_lib
<CMD> create_library_set -name BC_LIB -timing $best_timing_lib
<CMD> create_rc_corner -name Cmax -cap_table $worst_captbl -T 125
<CMD> create_rc_corner -name Cmin -cap_table $best_captbl -T -40
<CMD> create_delay_corner -name WC -library_set WC_LIB -rc_corner Cmax
<CMD> create_delay_corner -name BC -library_set BC_LIB -rc_corner Cmin
<CMD> create_constraint_mode -name CON -sdc_file [list $sdc]
**ERROR: (TCLCMD-989):	cannot open SDC file '../synth/constraints/dualcore.sdc' for mode 'CON'

<CMD> setMultiCpuUsage -localCpu 8
<CMD> set init_pwr_net VDD
<CMD> set init_gnd_net VSS
<CMD> set init_verilog ../dualcore.out.v
<CMD> set init_design_netlisttype Verilog
<CMD> set init_design_settop 1
<CMD> set init_top_cell dualcore
<CMD> set init_lef_file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef
<CMD> create_library_set -name WC_LIB -timing $worst_timing_lib
<CMD> create_library_set -name BC_LIB -timing $best_timing_lib
<CMD> create_rc_corner -name Cmax -cap_table $worst_captbl -T 125
Extraction setup Started 
<CMD> create_rc_corner -name Cmin -cap_table $best_captbl -T -40
Extraction setup Started 
<CMD> create_delay_corner -name WC -library_set WC_LIB -rc_corner Cmax
Extraction setup Started 
<CMD> create_delay_corner -name BC -library_set BC_LIB -rc_corner Cmin
Extraction setup Started 
<CMD> create_constraint_mode -name CON -sdc_file [list $sdc]
<CMD> create_analysis_view -name WC_VIEW -delay_corner WC -constraint_mode CON
<CMD> create_analysis_view -name BC_VIEW -delay_corner BC -constraint_mode CON
<CMD> init_design -setup WC_VIEW -hold BC_VIEW

Loading LEF file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef ...
WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 28.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 867.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 877.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1014.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1024.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1161.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1171.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1308.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1318.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1372.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1383.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1604.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1614.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1769.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1771.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1772.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1776.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1778.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1779.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1783.
Set DBUPerIGU to M2 pitch 400.
**WARN: (IMPLF-200):	Pin 'I' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

viaInitial starts at Wed Mar 22 03:29:35 2023
viaInitial ends at Wed Mar 22 03:29:35 2023

##  Check design process and node:  
##  Both design process and tech node are not set.

Starting library reading in 'Multi-threaded flow' (with '8' threads)
Reading WC_LIB timing library /home/linux/ieng6/ee260bwi23/public/PDKdata/lib/tcbn65gpluswc.lib.
Read 811 cells in library tcbn65gpluswc.
Library reading multithread flow ended.
Starting library reading in 'Multi-threaded flow' (with '8' threads)
Reading BC_LIB timing library /home/linux/ieng6/ee260bwi23/public/PDKdata/lib/tcbn65gplusbc.lib.
Read 811 cells in library tcbn65gplusbc.
Library reading multithread flow ended.
*** End library_loading (cpu=0.07min, real=0.03min, mem=69.0M, fe_cpu=0.50min, fe_real=1.23min, fe_mem=783.2M) ***
#% Begin Load netlist data ... (date=03/22 03:29:37, mem=518.1M)
*** Begin netlist parsing (mem=783.2M) ***
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D0' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D0' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D0' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D0' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Created 811 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '../dualcore.out.v'

*** Memory Usage v#1 (Current mem = 784.164M, initial mem = 283.785M) ***
*** End netlist parsing (cpu=0:00:00.3, real=0:00:00.0, mem=784.2M) ***
#% End Load netlist data ... (date=03/22 03:29:37, total cpu=0:00:00.3, real=0:00:00.0, peak res=547.1M, current mem=547.1M)
Set top cell to dualcore.
Hooked 1622 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell dualcore ...
*** Netlist is unique.
** info: there are 1851 modules.
** info: there are 38153 stdCell insts.

*** Memory Usage v#1 (Current mem = 829.078M, initial mem = 283.785M) ***
**WARN: (IMPFP-3961):	The techSite 'dcore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ccore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
WC_VIEW BC_VIEW
Extraction setup Started 
Initializing multi-corner RC extraction with 2 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Reading Capacitance Table File /home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: WC_VIEW
    RC-Corner Name        : Cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: BC_VIEW
    RC-Corner Name        : Cmin
    RC-Corner Index       : 1
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Reading timing constraints file '../dualcore.sdc' ...
Current (total cpu=0:00:31.6, real=0:01:16, peak res=788.2M, current mem=788.2M)
**WARN: (TCLNL-330):	set_input_delay on clock root 'clk2' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ../dualcore.sdc, Line 15).

INFO (CTE): Reading of timing constraints file ../dualcore.sdc completed, with 1 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=832.2M, current mem=832.2M)
Current (total cpu=0:00:31.7, real=0:01:16, peak res=832.2M, current mem=832.2M)
Total number of combinational cells: 497
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
WARNING   IMPEXT-2710          2  Basic Cap table for layer M%d is ignored...
WARNING   IMPEXT-2760          2  Layer M%d specified in the cap table is ...
WARNING   IMPEXT-2771          2  Via %s specified in the cap table is ign...
WARNING   IMPEXT-2801          2  Resistance values are not provided in th...
WARNING   IMPVL-159         1622  Pin '%s' of cell '%s' is defined in LEF ...
WARNING   TCLNL-330            1  set_input_delay on clock root '%s' is no...
*** Message Summary: 1634 warning(s), 0 error(s)

<CMD> set_interactive_constraint_modes {CON}
<CMD> setDesignMode -process 65
##  Process: 65            (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
<CMD> floorPlan -site core -r 1 0.50 10.0 10.0 10.0 10.0
**WARN: (IMPFP-3961):	The techSite 'dcore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ccore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> timeDesign -preplace -prefix preplace
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
Multithreaded Timing Analysis is initialized with 8 threads

Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
Starting delay calculation for Setup views
AAE DB initialization (MEM=1416.07 CPU=0:00:00.3 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=1437.92)
Total number of fetched objects 40097
End delay calculation. (MEM=1885.46 CPU=0:00:04.4 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1802.38 CPU=0:00:06.2 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:09.2 real=0:00:04.0 totSessionCpu=0:00:43.6 mem=1770.4M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.313  | -1.313  |  0.341  | -0.364  |
|           TNS (ns):| -1248.3 |-393.248 |  0.000  |-890.555 |
|    Violating Paths:|  8331   |  3814   |    0    |  4693   |
|          All Paths:|  17969  |  9517   |    1    |  11787  |
+--------------------+---------+---------+---------+---------+

Density: 49.996%
------------------------------------------------------------
Set Using Default Delay Limit as 1000.
Resetting back High Fanout Nets as non-ideal
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Reported timing to dir ./timingReports
Total CPU time: 12.86 sec
Total Real time: 6.0 sec
Total Memory Usage: 1430.855469 Mbytes
<CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
38153 new pwr-pin connections were made to global net 'VDD'.
<CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
38153 new gnd-pin connections were made to global net 'VSS'.
<CMD> addRing -spacing {top 2 bottom 2 left 2 right 2} -width {top 3 bottom 3 left 3 right 3} -layer {top M1 bottom M1 left M2 right M2} -center 1 -type core_rings -nets {VSS  VDD}
#% Begin addRing (date=03/22 03:29:45, mem=1043.4M)

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1430.9M)
Ring generation is complete.
vias are now being generated.
addRing created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M1   |        4       |       NA       |
|  VIA1  |        8       |        0       |
|   M2   |        4       |       NA       |
+--------+----------------+----------------+
#% End addRing (date=03/22 03:29:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=1045.2M, current mem=1045.2M)
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer M8 -stacked_via_bottom_layer M1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {VSS VDD} -layer M4 -direction vertical -width 1.8 -spacing 1.8 -number_of_sets 20 -start_from left -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit M8 -padcore_ring_bottom_layer_limit M1 -block_ring_top_layer_limit M8 -block_ring_bottom_layer_limit M1 -use_wire_group 0 -snap_wire_center_to_grid None
#% Begin addStripe (date=03/22 03:29:45, mem=1045.3M)

Initialize fgc environment(mem: 1430.9M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1430.9M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1430.9M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1430.9M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1430.9M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
**WARN: (IMPPP-4063):	Multi-CPU is set to 1 in addStripe automatically according to the free memory on the current machine.  When the number of CPU in setMultiCpuUsage is more than 1, addStripe gets worse runtime caused by data exchange and other time consuming operations
Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1430.9M)
Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1430.9M)
Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1430.9M)
Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1430.9M)
Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1430.9M)
Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1430.9M)
Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1430.9M)
Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1430.9M)
Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1430.9M)
Stripe generation is complete.
vias are now being generated.
addStripe created 40 wires.
ViaGen created 240 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  VIA1  |       80       |        0       |
|  VIA2  |       80       |        0       |
|  VIA3  |       80       |        0       |
|   M4   |       40       |       NA       |
+--------+----------------+----------------+
#% End addStripe (date=03/22 03:29:45, total cpu=0:00:00.1, real=0:00:00.0, peak res=1046.1M, current mem=1046.1M)
<CMD> sroute
#% Begin sroute (date=03/22 03:29:45, mem=1046.1M)
*** Begin SPECIAL ROUTE on Wed Mar 22 03:29:45 2023 ***
SPECIAL ROUTE ran on directory: /home/linux/ieng6/oce/1b/agnaneswaran/systolic-transformer/dual_core_opt/pnr
SPECIAL ROUTE ran on machine: ieng6-ece-03.ucsd.edu (Linux 3.10.0-1160.80.1.el7.x86_64 Xeon 2.00Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSpecial set to true
srouteConnectConverterPin set to false
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2575.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 17 layers, 8 routing layers, 1 overlap layer
Read in 846 macros, 191 used
Read in 191 components
  191 core components: 191 unplaced, 0 placed, 0 fixed
Read in 304 logical pins
Read in 304 nets
Read in 2 special nets, 2 routed
Read in 382 terminals
Begin power routing ...
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 628
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 314
End power routing: cpu: 0:00:01, real: 0:00:01, peak: 2583.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished

sroute created 942 wires.
ViaGen created 19468 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M1   |       942      |       NA       |
|  VIA1  |      6908      |        0       |
|  VIA2  |      6280      |        0       |
|  VIA3  |      6280      |        0       |
+--------+----------------+----------------+
#% End sroute (date=03/22 03:29:47, total cpu=0:00:01.7, real=0:00:02.0, peak res=1060.0M, current mem=1060.0M)
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixOverlap 1 -spreadDirection counterclockwise -edge 3 -layer 3 -spreadType side -pin {norm_valid {out_core1[0]} {out_core1[1]} {out_core1[2]} {out_core1[3]} {out_core1[4]} {out_core1[5]} {out_core1[6]} {out_core1[7]} {out_core1[8]} {out_core1[9]} {out_core1[10]} {out_core1[11]} {out_core1[12]} {out_core1[13]} {out_core1[14]} {out_core1[15]} {out_core1[16]} {out_core1[17]} {out_core1[18]} {out_core1[19]} {out_core1[20]} {out_core1[21]} {out_core1[22]} {out_core1[23]} {out_core1[24]} {out_core1[25]} {out_core1[26]} {out_core1[27]} {out_core1[28]} {out_core1[29]} {out_core1[30]} {out_core1[31]} {out_core1[32]} {out_core1[33]} {out_core1[34]} {out_core1[35]} {out_core1[36]} {out_core1[37]} {out_core1[38]} {out_core1[39]} {out_core1[40]} {out_core1[41]} {out_core1[42]} {out_core1[43]} {out_core1[44]} {out_core1[45]} {out_core1[46]} {out_core1[47]} {out_core1[48]} {out_core1[49]} {out_core1[50]} {out_core1[51]} {out_core1[52]} {out_core1[53]} {out_core1[54]} {out_core1[55]} {out_core1[56]} {out_core1[57]} {out_core1[58]} {out_core1[59]} {out_core1[60]} {out_core1[61]} {out_core1[62]} {out_core1[63]} {out_core1[64]} {out_core1[65]} {out_core1[66]} {out_core1[67]} {out_core1[68]} {out_core1[69]} {out_core1[70]} {out_core1[71]} {out_core1[72]} {out_core1[73]} {out_core1[74]} {out_core1[75]} {out_core1[76]} {out_core1[77]} {out_core1[78]} {out_core1[79]} {out_core1[80]} {out_core1[81]} {out_core1[82]} {out_core1[83]} {out_core1[84]} {out_core1[85]} {out_core1[86]} {out_core1[87]} {out_core2[0]} {out_core2[1]} {out_core2[2]} {out_core2[3]} {out_core2[4]} {out_core2[5]} {out_core2[6]} {out_core2[7]} {out_core2[8]} {out_core2[9]} {out_core2[10]} {out_core2[11]} {out_core2[12]} {out_core2[13]} {out_core2[14]} {out_core2[15]} {out_core2[16]} {out_core2[17]} {out_core2[18]} {out_core2[19]} {out_core2[20]} {out_core2[21]} {out_core2[22]} {out_core2[23]} {out_core2[24]} {out_core2[25]} {out_core2[26]} {out_core2[27]} {out_core2[28]} {out_core2[29]} {out_core2[30]} {out_core2[31]} {out_core2[32]} {out_core2[33]} {out_core2[34]} {out_core2[35]} {out_core2[36]} {out_core2[37]} {out_core2[38]} {out_core2[39]} {out_core2[40]} {out_core2[41]} {out_core2[42]} {out_core2[43]} {out_core2[44]} {out_core2[45]} {out_core2[46]} {out_core2[47]} {out_core2[48]} {out_core2[49]} {out_core2[50]} {out_core2[51]} {out_core2[52]} {out_core2[53]} {out_core2[54]} {out_core2[55]} {out_core2[56]} {out_core2[57]} {out_core2[58]} {out_core2[59]} {out_core2[60]} {out_core2[61]} {out_core2[62]} {out_core2[63]} {out_core2[64]} {out_core2[65]} {out_core2[66]} {out_core2[67]} {out_core2[68]} {out_core2[69]} {out_core2[70]} {out_core2[71]} {out_core2[72]} {out_core2[73]} {out_core2[74]} {out_core2[75]} {out_core2[76]} {out_core2[77]} {out_core2[78]} {out_core2[79]} {out_core2[80]} {out_core2[81]} {out_core2[82]} {out_core2[83]} {out_core2[84]} {out_core2[85]} {out_core2[86]} {out_core2[87]} {psum_norm_1[0]} {psum_norm_1[1]} {psum_norm_1[2]} {psum_norm_1[3]} {psum_norm_1[4]} {psum_norm_1[5]} {psum_norm_1[6]} {psum_norm_1[7]} {psum_norm_1[8]} {psum_norm_1[9]} {psum_norm_1[10]} {psum_norm_2[0]} {psum_norm_2[1]} {psum_norm_2[2]} {psum_norm_2[3]} {psum_norm_2[4]} {psum_norm_2[5]} {psum_norm_2[6]} {psum_norm_2[7]} {psum_norm_2[8]} {psum_norm_2[9]} {psum_norm_2[10]}}
Successfully spread [199] pins.
editPin : finished (cpu = 0:00:01.1 real = 0:00:01.0, mem = 1467.2M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Bottom -layer 3 -spreadType start -spacing 0.2 -start 0.0 0.0 -pin {norm_valid {out_core1[0]} {out_core1[1]} {out_core1[2]} {out_core1[3]} {out_core1[4]} {out_core1[5]} {out_core1[6]} {out_core1[7]} {out_core1[8]} {out_core1[9]} {out_core1[10]} {out_core1[11]} {out_core1[12]} {out_core1[13]} {out_core1[14]} {out_core1[15]} {out_core1[16]} {out_core1[17]} {out_core1[18]} {out_core1[19]} {out_core1[20]} {out_core1[21]} {out_core1[22]} {out_core1[23]} {out_core1[24]} {out_core1[25]} {out_core1[26]} {out_core1[27]} {out_core1[28]} {out_core1[29]} {out_core1[30]} {out_core1[31]} {out_core1[32]} {out_core1[33]} {out_core1[34]} {out_core1[35]} {out_core1[36]} {out_core1[37]} {out_core1[38]} {out_core1[39]} {out_core1[40]} {out_core1[41]} {out_core1[42]} {out_core1[43]} {out_core1[44]} {out_core1[45]} {out_core1[46]} {out_core1[47]} {out_core1[48]} {out_core1[49]} {out_core1[50]} {out_core1[51]} {out_core1[52]} {out_core1[53]} {out_core1[54]} {out_core1[55]} {out_core1[56]} {out_core1[57]} {out_core1[58]} {out_core1[59]} {out_core1[60]} {out_core1[61]} {out_core1[62]} {out_core1[63]} {out_core1[64]} {out_core1[65]} {out_core1[66]} {out_core1[67]} {out_core1[68]} {out_core1[69]} {out_core1[70]} {out_core1[71]} {out_core1[72]} {out_core1[73]} {out_core1[74]} {out_core1[75]} {out_core1[76]} {out_core1[77]} {out_core1[78]} {out_core1[79]} {out_core1[80]} {out_core1[81]} {out_core1[82]} {out_core1[83]} {out_core1[84]} {out_core1[85]} {out_core1[86]} {out_core1[87]} {out_core2[0]} {out_core2[1]} {out_core2[2]} {out_core2[3]} {out_core2[4]} {out_core2[5]} {out_core2[6]} {out_core2[7]} {out_core2[8]} {out_core2[9]} {out_core2[10]} {out_core2[11]} {out_core2[12]} {out_core2[13]} {out_core2[14]} {out_core2[15]} {out_core2[16]} {out_core2[17]} {out_core2[18]} {out_core2[19]} {out_core2[20]} {out_core2[21]} {out_core2[22]} {out_core2[23]} {out_core2[24]} {out_core2[25]} {out_core2[26]} {out_core2[27]} {out_core2[28]} {out_core2[29]} {out_core2[30]} {out_core2[31]} {out_core2[32]} {out_core2[33]} {out_core2[34]} {out_core2[35]} {out_core2[36]} {out_core2[37]} {out_core2[38]} {out_core2[39]} {out_core2[40]} {out_core2[41]} {out_core2[42]} {out_core2[43]} {out_core2[44]} {out_core2[45]} {out_core2[46]} {out_core2[47]} {out_core2[48]} {out_core2[49]} {out_core2[50]} {out_core2[51]} {out_core2[52]} {out_core2[53]} {out_core2[54]} {out_core2[55]} {out_core2[56]} {out_core2[57]} {out_core2[58]} {out_core2[59]} {out_core2[60]} {out_core2[61]} {out_core2[62]} {out_core2[63]} {out_core2[64]} {out_core2[65]} {out_core2[66]} {out_core2[67]} {out_core2[68]} {out_core2[69]} {out_core2[70]} {out_core2[71]} {out_core2[72]} {out_core2[73]} {out_core2[74]} {out_core2[75]} {out_core2[76]} {out_core2[77]} {out_core2[78]} {out_core2[79]} {out_core2[80]} {out_core2[81]} {out_core2[82]} {out_core2[83]} {out_core2[84]} {out_core2[85]} {out_core2[86]} {out_core2[87]} {psum_norm_1[0]} {psum_norm_1[1]} {psum_norm_1[2]} {psum_norm_1[3]} {psum_norm_1[4]} {psum_norm_1[5]} {psum_norm_1[6]} {psum_norm_1[7]} {psum_norm_1[8]} {psum_norm_1[9]} {psum_norm_1[10]} {psum_norm_2[0]} {psum_norm_2[1]} {psum_norm_2[2]} {psum_norm_2[3]} {psum_norm_2[4]} {psum_norm_2[5]} {psum_norm_2[6]} {psum_norm_2[7]} {psum_norm_2[8]} {psum_norm_2[9]} {psum_norm_2[10]}}
Successfully spread [199] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1468.2M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> saveDesign floorplan.enc
#% Begin save design ... (date=03/22 03:29:48, mem=1099.7M)
% Begin Save ccopt configuration ... (date=03/22 03:29:48, mem=1102.7M)
% End Save ccopt configuration ... (date=03/22 03:29:48, total cpu=0:00:00.0, real=0:00:00.0, peak res=1103.6M, current mem=1103.6M)
% Begin Save netlist data ... (date=03/22 03:29:48, mem=1103.6M)
Writing Binary DB to floorplan.enc.dat.tmp/vbin/dualcore.v.bin in multi-threaded mode...
% End Save netlist data ... (date=03/22 03:29:48, total cpu=0:00:00.2, real=0:00:00.0, peak res=1107.3M, current mem=1107.3M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file floorplan.enc.dat.tmp/dualcore.route.congmap.gz ...
% Begin Save AAE data ... (date=03/22 03:29:48, mem=1108.3M)
Saving AAE Data ...
% End Save AAE data ... (date=03/22 03:29:48, total cpu=0:00:00.0, real=0:00:00.0, peak res=1108.3M, current mem=1108.3M)
% Begin Save clock tree data ... (date=03/22 03:29:48, mem=1119.6M)
% End Save clock tree data ... (date=03/22 03:29:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=1119.6M, current mem=1119.6M)
Saving preference file floorplan.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving floorplan file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
*** Completed savePGFile (cpu=0:00:00.1 real=0:00:00.0 mem=1553.3M) ***
TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=1537.3M) ***
TAT_INFO: ::saveRoute REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveSymbolTable REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 1 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=03/22 03:29:50, mem=1123.0M)
% End Save power constraints data ... (date=03/22 03:29:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=1123.1M, current mem=1123.1M)
Cmin Cmax
Generated self-contained design floorplan.enc.dat.tmp
#% End save design ... (date=03/22 03:29:52, total cpu=0:00:02.2, real=0:00:04.0, peak res=1125.3M, current mem=1125.3M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setPlaceMode -timingDriven true -reorderScan false -congEffort medium -modulePlan false
**WARN: (IMPTCM-125):	Option "-modulePlan" for command setPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
<CMD> setOptMode -effort high -powerEffort high -leakageToDynamicRatio 0.5 -fixFanoutLoad true -restruct true -verbose true
<CMD> place_opt_design
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
**INFO: user set placement options
setPlaceMode -place_global_cong_effort medium -place_global_reorder_scan false -timingDriven true
**INFO: user set opt options
setOptMode -effort high -fixFanoutLoad true -leakageToDynamicRatio 0.5 -powerEffort high -restruct true -verbose true
-place_design_floorplan_mode false         # bool, default=false
*** Start deleteBufferTree ***
*info: Marking 0 level shifter instances dont touch
*info: Marking 0 always on instances dont touch
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

Cleanup ECO timing graph ...
Cleanup RC data ...
Cleanup routing data ...
*summary: 651 instances (buffers/inverters) removed
*       :      3 instances of type 'INVD8' removed
*       :      2 instances of type 'INVD6' removed
*       :      1 instance  of type 'INVD4' removed
*       :      2 instances of type 'INVD3' removed
*       :      9 instances of type 'INVD2' removed
*       :    108 instances of type 'INVD1' removed
*       :    291 instances of type 'INVD0' removed
*       :      1 instance  of type 'CKND8' removed
*       :      1 instance  of type 'CKND6' removed
*       :     10 instances of type 'CKND4' removed
*       :      6 instances of type 'CKND3' removed
*       :     50 instances of type 'CKND2' removed
*       :      1 instance  of type 'CKND16' removed
*       :      3 instances of type 'CKND12' removed
*       :      3 instances of type 'CKBD4' removed
*       :      4 instances of type 'CKBD2' removed
*       :      9 instances of type 'CKBD1' removed
*       :      6 instances of type 'BUFFD8' removed
*       :      3 instances of type 'BUFFD6' removed
*       :     14 instances of type 'BUFFD3' removed
*       :     16 instances of type 'BUFFD2' removed
*       :      2 instances of type 'BUFFD16' removed
*       :     94 instances of type 'BUFFD1' removed
*       :     12 instances of type 'BUFFD0' removed
*** Finish deleteBufferTree (0:00:02.2) ***
Effort level <high> specified for tdgp_reg2reg_default path_group
**INFO: No dynamic/leakage power view specified, setting up the setup view "WC_VIEW" as power view
** WARN:  (VOLTUS_POWR-3212): The 'set_power_analysis_mode -leakage_power_view |-dynamic_power_view|-analysis_view' will be obsolete in 18.20 release. Use 'set_analysis_view -leakage <> | -dynamic <>' to set leakage and dynamic power views.


Power Net Detected:
        Voltage	    Name
             0V	    VSS
           0.9V	    VDD
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
             0V	    VSS
           0.9V	    VDD
clk2(1000MHz) clk1(1000MHz) 
Starting Levelizing
2023-Mar-22 03:29:57 (2023-Mar-22 10:29:57 GMT)
2023-Mar-22 03:29:57 (2023-Mar-22 10:29:57 GMT): 10%
2023-Mar-22 03:29:57 (2023-Mar-22 10:29:57 GMT): 20%
2023-Mar-22 03:29:57 (2023-Mar-22 10:29:57 GMT): 30%
2023-Mar-22 03:29:57 (2023-Mar-22 10:29:57 GMT): 40%
2023-Mar-22 03:29:57 (2023-Mar-22 10:29:57 GMT): 50%
2023-Mar-22 03:29:57 (2023-Mar-22 10:29:57 GMT): 60%
2023-Mar-22 03:29:57 (2023-Mar-22 10:29:57 GMT): 70%
2023-Mar-22 03:29:57 (2023-Mar-22 10:29:57 GMT): 80%
2023-Mar-22 03:29:57 (2023-Mar-22 10:29:57 GMT): 90%

Finished Levelizing
2023-Mar-22 03:29:57 (2023-Mar-22 10:29:57 GMT)

Starting Activity Propagation
2023-Mar-22 03:29:57 (2023-Mar-22 10:29:57 GMT)
** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
Use 'set_default_switching_activity -input_activity' command to change the default activity value.

2023-Mar-22 03:29:58 (2023-Mar-22 10:29:58 GMT): 10%
2023-Mar-22 03:29:58 (2023-Mar-22 10:29:58 GMT): 20%

Finished Activity Propagation
2023-Mar-22 03:29:58 (2023-Mar-22 10:29:58 GMT)
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
No user-set net weight.
Net fanout histogram:
2		: 28769 (72.9%) nets
3		: 5946 (15.1%) nets
4     -	14	: 4062 (10.3%) nets
15    -	39	: 569 (1.4%) nets
40    -	79	: 58 (0.1%) nets
80    -	159	: 81 (0.2%) nets
160   -	319	: 1 (0.0%) nets
320   -	639	: 1 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 2 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=medium gpeffort=medium 
Scan chains were not defined.
#std cell=37622 (0 fixed + 37622 movable) #buf cell=0 #inv cell=4241 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=39489 #term=135133 #term/net=3.42, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=304
stdCell: 37622 single + 0 double + 0 multi
Total standard cell length = 87.9228 (mm), area = 0.1583 (mm^2)
Average module density = 0.500.
Density for the design = 0.500.
       = stdcell_area 439614 sites (158261 um^2) / alloc_area 879791 sites (316725 um^2).
Pin Density = 0.1529.
            = total # of pins 135133 / total area 883599.
Enabling multi-CPU acceleration with 8 CPU(s) for placement
=== lastAutoLevel = 10 
Init WL Bound For Global Placement... 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 2.382e+05 (1.15e+05 1.23e+05)
              Est.  stn bbox = 2.490e+05 (1.20e+05 1.29e+05)
              cpu = 0:00:00.7 real = 0:00:01.0 mem = 1746.7M
Iteration  2: Total net bbox = 2.382e+05 (1.15e+05 1.23e+05)
              Est.  stn bbox = 2.490e+05 (1.20e+05 1.29e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1746.7M
*** Finished SKP initialization (cpu=0:00:20.2, real=0:00:13.0)***
Iteration  3: Total net bbox = 2.168e+05 (1.06e+05 1.11e+05)
              Est.  stn bbox = 2.407e+05 (1.17e+05 1.23e+05)
              cpu = 0:00:27.6 real = 0:00:16.0 mem = 2567.7M
Iteration  4: Total net bbox = 2.947e+05 (1.61e+05 1.34e+05)
              Est.  stn bbox = 3.606e+05 (2.02e+05 1.59e+05)
              cpu = 0:01:29 real = 0:00:27.0 mem = 2656.2M
Iteration  5: Total net bbox = 2.947e+05 (1.61e+05 1.34e+05)
              Est.  stn bbox = 3.606e+05 (2.02e+05 1.59e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2656.2M
Iteration  6: Total net bbox = 3.699e+05 (1.75e+05 1.95e+05)
              Est.  stn bbox = 4.998e+05 (2.40e+05 2.60e+05)
              cpu = 0:00:49.3 real = 0:00:15.0 mem = 2668.3M
Iteration  7: Total net bbox = 4.749e+05 (2.49e+05 2.26e+05)
              Est.  stn bbox = 6.588e+05 (3.44e+05 3.15e+05)
              cpu = 0:00:01.7 real = 0:00:01.0 mem = 2317.3M
Iteration  8: Total net bbox = 4.749e+05 (2.49e+05 2.26e+05)
              Est.  stn bbox = 6.588e+05 (3.44e+05 3.15e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 2317.3M
Iteration  9: Total net bbox = 5.120e+05 (2.67e+05 2.45e+05)
              Est.  stn bbox = 7.122e+05 (3.70e+05 3.42e+05)
              cpu = 0:00:52.2 real = 0:00:18.0 mem = 2302.3M
Iteration 10: Total net bbox = 5.120e+05 (2.67e+05 2.45e+05)
              Est.  stn bbox = 7.122e+05 (3.70e+05 3.42e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 2302.3M
Iteration 11: Total net bbox = 5.204e+05 (2.73e+05 2.47e+05)
              Est.  stn bbox = 7.247e+05 (3.78e+05 3.46e+05)
              cpu = 0:00:43.9 real = 0:00:15.0 mem = 2304.5M
Iteration 12: Total net bbox = 5.204e+05 (2.73e+05 2.47e+05)
              Est.  stn bbox = 7.247e+05 (3.78e+05 3.46e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 2304.5M
Iteration 13: Total net bbox = 5.652e+05 (2.91e+05 2.75e+05)
              Est.  stn bbox = 7.650e+05 (3.94e+05 3.71e+05)
              cpu = 0:03:09 real = 0:00:58.0 mem = 2332.1M
Iteration 14: Total net bbox = 5.652e+05 (2.91e+05 2.75e+05)
              Est.  stn bbox = 7.650e+05 (3.94e+05 3.71e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 2332.1M
Iteration 15: Total net bbox = 5.652e+05 (2.91e+05 2.75e+05)
              Est.  stn bbox = 7.650e+05 (3.94e+05 3.71e+05)
              cpu = 0:00:00.1 real = 0:00:01.0 mem = 2332.1M
Finished Global Placement (cpu=0:07:35, real=0:02:34, mem=2332.1M)
0 delay mode for cte disabled.
Info: 1 clock gating cells identified, 1 (on average) moved 7/7
net ignore based on current view = 0
*** Starting refinePlace (0:08:36 mem=1996.0M) ***
Total net bbox length = 5.652e+05 (2.907e+05 2.745e+05) (ext = 9.762e+04)
Move report: Detail placement moves 37622 insts, mean move: 1.05 um, max move: 19.92 um
	Max move on inst (core2_inst/mac_array_instance/col_idx_6__mac_col_inst/U81): (263.79, 91.13) --> (245.80, 89.20)
	Runtime: CPU: 0:00:09.4 REAL: 0:00:05.0 MEM: 1996.0MB
Summary Report:
Instances move: 37622 (out of 37622 movable)
Instances flipped: 0
Mean displacement: 1.05 um
Max displacement: 19.92 um (Instance: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/U81) (263.79, 91.1275) -> (245.8, 89.2)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD0
Total net bbox length = 5.259e+05 (2.502e+05 2.757e+05) (ext = 9.763e+04)
Runtime: CPU: 0:00:09.5 REAL: 0:00:05.0 MEM: 1996.0MB
*** Finished refinePlace (0:08:46 mem=1996.0M) ***
*** Finished Initial Placement (cpu=0:07:46, real=0:02:40, mem=1992.3M) ***
Effort level <high> specified for tdgp_reg2reg_default path_group

*** Start incrementalPlace ***
Init WL Bound for IncrIp in placeDesign ... 
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  WC_VIEW
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1992.31 MB )
[NR-eGR] Read 32480 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1992.31 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 32480
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=39479  numIgnoredNets=0
[NR-eGR] There are 3 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 39479 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 39479 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.047568e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-6)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       132( 0.13%)        22( 0.02%)         3( 0.00%)   ( 0.15%) 
[NR-eGR]      M3  (3)         3( 0.00%)         1( 0.00%)         1( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         3( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         2( 0.00%)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total              140( 0.02%)        24( 0.00%)         4( 0.00%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 1.04 seconds, mem = 1992.3M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 134819
[NR-eGR]     M2  (2V) length: 2.734759e+05um, number of vias: 203457
[NR-eGR]     M3  (3H) length: 2.767218e+05um, number of vias: 4748
[NR-eGR]     M4  (4V) length: 5.024456e+04um, number of vias: 1028
[NR-eGR]     M5  (5H) length: 1.941330e+04um, number of vias: 321
[NR-eGR]     M6  (6V) length: 8.879465e+03um, number of vias: 13
[NR-eGR]     M7  (7H) length: 5.358000e+02um, number of vias: 15
[NR-eGR]     M8  (8V) length: 1.212000e+03um, number of vias: 0
[NR-eGR] Total length: 6.304828e+05um, number of vias: 344401
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 3.567300e+04um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.48 seconds, mem = 1808.3M
Tdgp not successfully inited but do clear!
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:02.6, real=0:00:02.0)***
Tdgp not successfully inited but do clear!
0 delay mode for cte disabled.
**placeDesign ... cpu = 0: 7:59, real = 0: 2:49, mem = 1800.3M **
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1300.5M, totSessionCpu=0:08:49 **
**WARN: (IMPOPT-576):	105 nets have unplaced terms. 
Type 'man IMPOPT-576' for more detail.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 8 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPOPT-665):	clk1 : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	rst1 : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in_core1[31] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in_core1[30] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in_core1[29] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in_core1[28] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in_core1[27] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in_core1[26] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in_core1[25] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in_core1[24] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in_core1[23] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in_core1[22] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in_core1[21] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in_core1[20] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in_core1[19] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in_core1[18] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in_core1[17] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in_core1[16] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in_core1[15] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in_core1[14] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Initializing cpe interface
**optDesign ... cpu = 0:00:08, real = 0:00:04, mem = 1642.0M, totSessionCpu=0:08:57 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2110.32 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2140.70 MB )
[NR-eGR] Read 32480 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2140.70 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 32480
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=39479  numIgnoredNets=0
[NR-eGR] There are 3 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 39479 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 39479 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.126246e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       140( 0.14%)        19( 0.02%)         2( 0.00%)   ( 0.16%) 
[NR-eGR]      M3  (3)         6( 0.01%)         0( 0.00%)         1( 0.00%)   ( 0.01%) 
[NR-eGR]      M4  (4)         5( 0.01%)         1( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M5  (5)         1( 0.00%)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         2( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total              154( 0.02%)        22( 0.00%)         3( 0.00%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 134819
[NR-eGR]     M2  (2V) length: 2.741618e+05um, number of vias: 203070
[NR-eGR]     M3  (3H) length: 2.783395e+05um, number of vias: 4957
[NR-eGR]     M4  (4V) length: 5.232589e+04um, number of vias: 1148
[NR-eGR]     M5  (5H) length: 2.225480e+04um, number of vias: 312
[NR-eGR]     M6  (6V) length: 9.567865e+03um, number of vias: 12
[NR-eGR]     M7  (7H) length: 6.914000e+02um, number of vias: 12
[NR-eGR]     M8  (8V) length: 1.205545e+03um, number of vias: 0
[NR-eGR] Total length: 6.385468e+05um, number of vias: 344330
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 3.767080e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 2.60 sec, Real: 1.54 sec, Curr Mem: 2149.45 MB )
Extraction called for design 'dualcore' of instances=37622 and nets=39622 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:00.0  MEM: 2131.449M)
** Profile ** Start :  cpu=0:00:00.0, mem=2131.4M
** Profile ** Other data :  cpu=0:00:00.3, mem=2135.1M
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=2234.3)
Total number of fetched objects 39566
End delay calculation. (MEM=2589.22 CPU=0:00:05.6 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2589.22 CPU=0:00:07.5 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:10.6 real=0:00:04.0 totSessionCpu=0:09:11 mem=2557.2M)
** Profile ** Overall slacks :  cpu=0:00:10.9, mem=2565.2M
** Profile ** DRVs :  cpu=0:00:01.2, mem=2587.8M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -8.893  |
|           TNS (ns):|-14269.2 |
|    Violating Paths:|  13293  |
|          All Paths:|  17969  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    517 (517)     |   -0.277   |    518 (518)     |
|   max_tran     |   1186 (19910)   |   -6.948   |   1186 (19913)   |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.753%
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2587.8M
**optDesign ... cpu = 0:00:23, real = 0:00:11, mem = 1796.4M, totSessionCpu=0:09:13 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 2264.2M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2264.2M) ***
FDS started ...
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1817.31MB/3513.36MB/1817.32MB)

Begin Processing Timing Window Data for Power Calculation

clk2(1000MHz) clk1(1000MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1817.32MB/3513.36MB/1817.32MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1817.33MB/3513.36MB/1817.33MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-22 03:32:53 (2023-Mar-22 10:32:53 GMT)
2023-Mar-22 03:32:53 (2023-Mar-22 10:32:53 GMT): 10%
2023-Mar-22 03:32:53 (2023-Mar-22 10:32:53 GMT): 20%
2023-Mar-22 03:32:53 (2023-Mar-22 10:32:53 GMT): 30%
2023-Mar-22 03:32:54 (2023-Mar-22 10:32:54 GMT): 40%
2023-Mar-22 03:32:54 (2023-Mar-22 10:32:54 GMT): 50%
2023-Mar-22 03:32:54 (2023-Mar-22 10:32:54 GMT): 60%
2023-Mar-22 03:32:54 (2023-Mar-22 10:32:54 GMT): 70%
2023-Mar-22 03:32:54 (2023-Mar-22 10:32:54 GMT): 80%
2023-Mar-22 03:32:54 (2023-Mar-22 10:32:54 GMT): 90%

Finished Levelizing
2023-Mar-22 03:32:54 (2023-Mar-22 10:32:54 GMT)

Starting Activity Propagation
2023-Mar-22 03:32:54 (2023-Mar-22 10:32:54 GMT)
2023-Mar-22 03:32:54 (2023-Mar-22 10:32:54 GMT): 10%
2023-Mar-22 03:32:54 (2023-Mar-22 10:32:54 GMT): 20%

Finished Activity Propagation
2023-Mar-22 03:32:55 (2023-Mar-22 10:32:55 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1818.30MB/3513.36MB/1818.30MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-22 03:32:55 (2023-Mar-22 10:32:55 GMT)
2023-Mar-22 03:32:56 (2023-Mar-22 10:32:56 GMT): 10%
2023-Mar-22 03:32:56 (2023-Mar-22 10:32:56 GMT): 20%
2023-Mar-22 03:32:56 (2023-Mar-22 10:32:56 GMT): 30%
2023-Mar-22 03:32:56 (2023-Mar-22 10:32:56 GMT): 40%
2023-Mar-22 03:32:56 (2023-Mar-22 10:32:56 GMT): 50%
2023-Mar-22 03:32:57 (2023-Mar-22 10:32:57 GMT): 60%
2023-Mar-22 03:32:57 (2023-Mar-22 10:32:57 GMT): 70%
2023-Mar-22 03:32:57 (2023-Mar-22 10:32:57 GMT): 80%
2023-Mar-22 03:32:57 (2023-Mar-22 10:32:57 GMT): 90%

Finished Calculating power
2023-Mar-22 03:32:57 (2023-Mar-22 10:32:57 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:01, mem(process/total/peak)=1820.45MB/3583.37MB/1820.45MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1820.45MB/3583.37MB/1820.50MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:03, mem(process/total/peak)=1820.50MB/3583.37MB/1820.51MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1820.51MB/3583.37MB/1820.52MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-22 03:32:57 (2023-Mar-22 10:32:57 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: dualcore
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       98.41416504 	   80.1995%
Total Switching Power:      23.25714209 	   18.9527%
Total Leakage Power:         1.04032148 	    0.8478%
Total Power:               122.71162911
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         82.65       3.488      0.5767       86.72       70.67
Macro                                  0           0           0           0           0
IO                                     0           0     7.6e-07     7.6e-07   6.193e-07
Combinational                      15.76       19.77      0.4636       35.99       29.33
Clock (Combinational)           0.001305           0   8.076e-06    0.001313     0.00107
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              98.41       23.26        1.04       122.7         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      98.41       23.26        1.04       122.7         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk1                            0.001305           0   8.076e-06    0.001313     0.00107
-----------------------------------------------------------------------------------------
Total                           0.001305           0   8.076e-06    0.001313     0.00107
-----------------------------------------------------------------------------------------
Clock: clk1
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:     normalizer_inst/U1963 (ND2D8):          0.05131
*              Highest Leakage Power:     normalizer_inst/U8466 (ND3D8):        0.0001962
*                Total Cap:      1.91824e-10 F
*                Total instances in design: 37622
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1831.07MB/3596.62MB/1831.09MB)

Finished cut-off ROI computation ...
Completed resizing move eval ...
Committed moves ...
FDS :: Updated timing
FDS :: Design WNS: -9.491 ns

 133 instances changed cell type

                       UpSize    DownSize   SameSize   Total
                       ------    --------   --------   -----
    Sequential            0          0          0          0
 Combinational            0        133          0        133

 133 instances resized during new FDS.

Number of insts committed for which the initial cell was dont use = 0

*** FDS finished (cpu=0:00:11.9 real=0:00:07.0 mem=2653.0M) ***

The useful skew maximum allowed delay is: 0.2
#InfoCS: Num dontuse cells 92, Num usable cells 948
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 948
Info: 3 clock nets excluded from IPO operation.
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:09:26.7/0:04:36.0 (2.1), mem = 2653.0M
(I,S,L,T): WC_VIEW: 98.7163, 22.8745, 1.01801, 122.609

Footprint cell information for calculating maxBufDist
*info: There are 18 candidate Buffer cells
*info: There are 18 candidate Inverter cells


Netlist preparation processing... 

Constant propagation run...
CPU of constant propagation run : 0:00:00.1 (mem :2861.0M)

Dangling output instance removal run...
CPU of dangling output instance removal run : 0:00:00.0 (mem :2861.0M)

Dont care observability instance removal run...
CPU of dont care observability instance removal run : 0:00:00.0 (mem :2861.0M)

Removed instances... 

Replaced instances... 

Removed 0 instance
	CPU for removing db instances : 0:00:00.0 (mem :2861.0M)
	CPU for removing timing graph nodes : 0:00:00.0 (mem :2861.0M)
CPU of: netlist preparation :0:00:00.1 (mem :2861.0M)

Mark undriven nets with IPOIgnored run...
CPU of marking undriven nets with IPOIgnored run : 0:00:00.0 (mem :2861.0M)
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
(I,S,L,T): WC_VIEW: 98.7163, 22.8745, 1.01801, 122.609
*** AreaOpt [finish] : cpu/real = 0:00:05.5/0:00:05.0 (1.1), totSession cpu/real = 0:09:32.2/0:04:41.0 (2.0), mem = 2653.0M
skipped the cell partition in DRV
Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 92, Num usable cells 948
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 948
Begin: GigaOpt high fanout net optimization
Info: 3 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:09:33.5/0:04:41.8 (2.0), mem = 2408.2M
(I,S,L,T): WC_VIEW: 98.7163, 22.8745, 1.01801, 122.609
(I,S,L,T): WC_VIEW: 98.7163, 22.8745, 1.01801, 122.609
*** DrvOpt [finish] : cpu/real = 0:00:05.7/0:00:04.8 (1.2), totSession cpu/real = 0:09:39.2/0:04:46.6 (2.0), mem = 2408.2M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 3 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:09:39.3/0:04:46.8 (2.0), mem = 2408.2M
(I,S,L,T): WC_VIEW: 98.7163, 22.8745, 1.01801, 122.609
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|  1676| 22938|    -7.09|   664|   664|    -0.29|     0|     0|     0|     0|    -9.49|-14282.15|       0|       0|       0|  49.63|          |         |
|     6|    54|    -0.13|     5|     5|    -0.00|     0|     0|     0|     0|    -5.92| -3233.31|     206|       4|     609|  49.95| 0:00:04.0|  2979.4M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -5.92| -2843.19|       0|       0|       6|  49.95| 0:00:00.0|  2979.4M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 2 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     2 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.


*** Finish DRV Fixing (cpu=0:00:12.8 real=0:00:04.0 mem=2979.4M) ***

(I,S,L,T): WC_VIEW: 97.3581, 22.9695, 1.03319, 121.361
*** DrvOpt [finish] : cpu/real = 0:00:17.2/0:00:07.7 (2.3), totSession cpu/real = 0:09:56.5/0:04:54.4 (2.0), mem = 2771.5M
End: GigaOpt DRV Optimization
Leakage Power Opt: resetting the buf/inv selection
**optDesign ... cpu = 0:01:07, real = 0:00:38, mem = 1926.8M, totSessionCpu=0:09:57 **

Active setup views:
 WC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 92, Num usable cells 948
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 948
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 3 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:09:57.2/0:04:55.1 (2.0), mem = 2466.0M
(I,S,L,T): WC_VIEW: 97.3581, 22.9695, 1.03319, 121.361
*info: 3 clock nets excluded
*info: 2 special nets excluded.
*info: 133 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -5.923  TNS Slack -2843.192 
+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   |   TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -5.923|-2843.192|    49.95%|   0:00:00.0| 2695.1M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -4.357|-1307.444|    50.29%|   0:00:07.0| 3096.7M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -4.069| -780.835|    50.63%|   0:00:05.0| 3124.3M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -4.069| -780.835|    50.63%|   0:00:00.0| 3124.3M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -3.578| -186.653|    50.98%|   0:00:07.0| 3124.3M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -3.385| -154.661|    51.07%|   0:00:05.0| 3182.6M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -3.353| -141.565|    51.12%|   0:00:01.0| 3182.6M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -3.353| -141.565|    51.12%|   0:00:01.0| 3182.6M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -3.198| -104.491|    51.22%|   0:00:02.0| 3182.6M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -3.047|  -94.381|    51.26%|   0:00:02.0| 3182.6M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -2.998|  -87.983|    51.31%|   0:00:01.0| 3182.6M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -2.998|  -87.983|    51.31%|   0:00:00.0| 3182.6M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -2.863|  -80.325|    51.33%|   0:00:01.0| 3182.6M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.806|  -77.334|    51.36%|   0:00:02.0| 3220.8M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.800|  -76.254|    51.37%|   0:00:01.0| 3220.8M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.800|  -76.254|    51.37%|   0:00:00.0| 3220.8M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.775|  -74.931|    51.38%|   0:00:01.0| 3220.8M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.777|  -74.556|    51.40%|   0:00:02.0| 3220.8M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.752|  -74.203|    51.41%|   0:00:01.0| 3220.8M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.752|  -74.203|    51.41%|   0:00:00.0| 3220.8M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.726|  -72.545|    51.42%|   0:00:01.0| 3220.8M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.678|  -71.312|    51.43%|   0:00:01.0| 3220.8M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -2.670|  -70.984|    51.43%|   0:00:01.0| 3220.8M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -2.670|  -70.984|    51.43%|   0:00:00.0| 3220.8M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -2.631|  -70.025|    51.45%|   0:00:01.0| 3220.8M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.631|  -69.697|    51.46%|   0:00:02.0| 3239.9M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.625|  -69.220|    51.46%|   0:00:00.0| 3239.9M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.625|  -69.220|    51.46%|   0:00:00.0| 3239.9M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.608|  -68.921|    51.47%|   0:00:01.0| 3239.9M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.601|  -68.438|    51.48%|   0:00:02.0| 3239.9M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_1__0_/D              |
+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:02:52 real=0:00:48.0 mem=3239.9M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:02:52 real=0:00:48.0 mem=3239.9M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 3 constrained nets 
**** End NDR-Layer Usage Statistics ****
** GigaOpt Global Opt End WNS Slack -2.601  TNS Slack -68.438 
(I,S,L,T): WC_VIEW: 98.7437, 24.0312, 1.15574, 123.931
*** SetupOpt [finish] : cpu/real = 0:03:02.3/0:00:58.8 (3.1), totSession cpu/real = 0:12:59.4/0:05:53.9 (2.2), mem = 3030.4M
End: GigaOpt Global Optimization
Leakage Power Opt: resetting the buf/inv selection
*** Timing NOT met, worst failing slack is -2.601
*** Check timing (0:00:00.1)
#InfoCS: Num dontuse cells 92, Num usable cells 948
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 948
Info: 3 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:13:01.4/0:05:55.8 (2.2), mem = 2804.4M
(I,S,L,T): WC_VIEW: 98.7437, 24.0312, 1.15574, 123.931
Reclaim Optimization WNS Slack -2.601  TNS Slack -68.438 Density 51.48
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    51.48%|        -|  -2.601| -68.438|   0:00:00.0| 2804.4M|
|    51.42%|      296|  -2.592| -68.327|   0:00:05.0| 3109.6M|
|    51.42%|       12|  -2.592| -68.324|   0:00:01.0| 3109.6M|
|    51.42%|        0|  -2.592| -68.324|   0:00:00.0| 3109.6M|
|    51.37%|       75|  -2.592| -68.324|   0:00:01.0| 3109.6M|
|    50.88%|     1253|  -2.588| -66.912|   0:00:10.0| 3109.6M|
|    50.84%|      161|  -2.588| -66.915|   0:00:00.0| 3109.6M|
|    50.83%|       19|  -2.588| -66.915|   0:00:01.0| 3109.6M|
|    50.83%|        1|  -2.588| -66.915|   0:00:00.0| 3109.6M|
|    50.83%|        0|  -2.588| -66.915|   0:00:00.0| 3109.6M|
|    50.83%|        0|  -2.588| -66.915|   0:00:01.0| 3109.6M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -2.588  TNS Slack -66.915 Density 50.83
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 3 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:52.2) (real = 0:00:22.0) **
(I,S,L,T): WC_VIEW: 98.6171, 23.7228, 1.12753, 123.467
*** AreaOpt [finish] : cpu/real = 0:00:51.3/0:00:20.4 (2.5), totSession cpu/real = 0:13:52.7/0:06:16.2 (2.2), mem = 3109.6M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:53, real=0:00:22, mem=2594.67M, totSessionCpu=0:13:53).

*** Start incrementalPlace ***
Collecting buffer chain nets ...
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  WC_VIEW
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2627.05 MB )
[NR-eGR] Read 32480 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2627.05 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 32480
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=40011  numIgnoredNets=0
[NR-eGR] There are 3 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 39980 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 39980 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.068016e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       107( 0.10%)        12( 0.01%)   ( 0.12%) 
[NR-eGR]      M3  (3)         2( 0.00%)         1( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              111( 0.02%)        13( 0.00%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 1.09 seconds, mem = 2631.3M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:07.6, real=0:00:04.0)***
Iteration  8: Total net bbox = 4.215e+05 (2.03e+05 2.19e+05)
              Est.  stn bbox = 5.611e+05 (2.71e+05 2.90e+05)
              cpu = 0:00:36.3 real = 0:00:12.0 mem = 3383.4M
Iteration  9: Total net bbox = 4.460e+05 (2.17e+05 2.29e+05)
              Est.  stn bbox = 5.882e+05 (2.87e+05 3.01e+05)
              cpu = 0:01:41 real = 0:00:31.0 mem = 3375.4M
Iteration 10: Total net bbox = 4.596e+05 (2.23e+05 2.36e+05)
              Est.  stn bbox = 6.006e+05 (2.93e+05 3.08e+05)
              cpu = 0:00:45.6 real = 0:00:15.0 mem = 3287.4M
Iteration 11: Total net bbox = 4.818e+05 (2.34e+05 2.48e+05)
              Est.  stn bbox = 6.221e+05 (3.03e+05 3.19e+05)
              cpu = 0:00:29.7 real = 0:00:09.0 mem = 3290.3M
Iteration 12: Total net bbox = 4.836e+05 (2.35e+05 2.49e+05)
              Est.  stn bbox = 6.238e+05 (3.04e+05 3.20e+05)
              cpu = 0:00:22.3 real = 0:00:07.0 mem = 3295.3M
Move report: Timing Driven Placement moves 38154 insts, mean move: 15.21 um, max move: 112.59 um
	Max move on inst (core2_inst/psum_mem_instance/FE_OFC1265_N184): (87.00, 152.20) --> (136.50, 89.11)

Finished Incremental Placement (cpu=0:04:16, real=0:01:26, mem=3035.6M)
*** Starting refinePlace (0:18:13 mem=3039.3M) ***
Total net bbox length = 5.756e+05 (2.970e+05 2.785e+05) (ext = 9.525e+04)
Move report: Detail placement moves 38154 insts, mean move: 0.84 um, max move: 21.94 um
	Max move on inst (core2_inst/mac_array_instance/col_idx_8__mac_col_inst/FE_OFC670_intadd_66_n1): (299.23, 10.11) --> (277.40, 10.00)
	Runtime: CPU: 0:00:07.8 REAL: 0:00:04.0 MEM: 3039.3MB
Summary Report:
Instances move: 38154 (out of 38154 movable)
Instances flipped: 0
Mean displacement: 0.84 um
Max displacement: 21.94 um (Instance: core2_inst/mac_array_instance/col_idx_8__mac_col_inst/FE_OFC670_intadd_66_n1) (299.234, 10.11) -> (277.4, 10)
	Length: 3 sites, height: 1 rows, site name: core, cell type: CKND1
Total net bbox length = 5.343e+05 (2.540e+05 2.803e+05) (ext = 9.512e+04)
Runtime: CPU: 0:00:07.9 REAL: 0:00:05.0 MEM: 3039.3MB
*** Finished refinePlace (0:18:21 mem=3039.3M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 3039.27 MB )
[NR-eGR] Read 32480 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 3039.27 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 32480
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=40011  numIgnoredNets=0
[NR-eGR] There are 3 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 40011 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 40011 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.849316e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       107( 0.10%)        10( 0.01%)   ( 0.11%) 
[NR-eGR]      M3  (3)         0( 0.00%)         1( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         6( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         1( 0.00%)         1( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              114( 0.02%)        12( 0.00%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 1.12 seconds, mem = 3039.3M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 135840
[NR-eGR]     M2  (2V) length: 2.569689e+05um, number of vias: 202854
[NR-eGR]     M3  (3H) length: 2.610899e+05um, number of vias: 5932
[NR-eGR]     M4  (4V) length: 5.491057e+04um, number of vias: 1342
[NR-eGR]     M5  (5H) length: 2.276520e+04um, number of vias: 492
[NR-eGR]     M6  (6V) length: 1.166144e+04um, number of vias: 40
[NR-eGR]     M7  (7H) length: 1.387000e+03um, number of vias: 54
[NR-eGR]     M8  (8V) length: 1.997680e+03um, number of vias: 0
[NR-eGR] Total length: 6.107807e+05um, number of vias: 346554
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 3.577320e+04um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.56 seconds, mem = 2965.3M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:04:30, real=0:01:33)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2625.5M)
Extraction called for design 'dualcore' of instances=38154 and nets=40161 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:00.0  MEM: 2625.496M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:09:36, real = 0:03:37, mem = 1824.2M, totSessionCpu=0:18:26 **
skipped the cell partition in DRV
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=2510.81)
Total number of fetched objects 40098
End delay calculation. (MEM=2857.72 CPU=0:00:05.9 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2857.72 CPU=0:00:07.9 REAL=0:00:02.0)
Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 92, Num usable cells 948
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 948
Begin: GigaOpt DRV Optimization
Info: 3 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:18:39.3/0:07:57.5 (2.3), mem = 2857.7M
(I,S,L,T): WC_VIEW: 98.5955, 22.8422, 1.12753, 122.565
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     1|     3|    -0.02|     0|     0|     0.00|     0|     0|     0|     0|    -2.55|   -67.80|       0|       0|       0|  50.83|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -2.55|   -67.80|       0|       0|       1|  50.83| 0:00:00.0|  3069.4M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -2.55|   -67.80|       0|       0|       0|  50.83| 0:00:00.0|  3069.4M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 3 constrained nets 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 2 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     2 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.


*** Finish DRV Fixing (cpu=0:00:01.3 real=0:00:01.0 mem=3069.4M) ***

(I,S,L,T): WC_VIEW: 98.5953, 22.8424, 1.12754, 122.565
*** DrvOpt [finish] : cpu/real = 0:00:08.8/0:00:06.7 (1.3), totSession cpu/real = 0:18:48.1/0:08:04.2 (2.3), mem = 2861.4M
End: GigaOpt DRV Optimization
Leakage Power Opt: resetting the buf/inv selection
**optDesign ... cpu = 0:09:59, real = 0:03:48, mem = 1970.3M, totSessionCpu=0:18:48 **
*** Timing NOT met, worst failing slack is -2.550
*** Check timing (0:00:00.1)
#InfoCS: Num dontuse cells 92, Num usable cells 948
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 948
Begin: GigaOpt Optimization in TNS mode
Info: 3 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:18:51.7/0:08:05.7 (2.3), mem = 2496.4M
(I,S,L,T): WC_VIEW: 98.5953, 22.8424, 1.12754, 122.565
*info: 3 clock nets excluded
*info: 2 special nets excluded.
*info: 140 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -2.550 TNS Slack -67.796 Density 50.83
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.055| -4.118|
|reg2cgate | 0.337|  0.000|
|reg2reg   |-2.550|-64.008|
|HEPG      |-2.550|-64.008|
|All Paths |-2.550|-67.796|
+----------+------+-------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.550|   -2.550| -64.008|  -67.796|    50.83%|   0:00:01.0| 2739.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.534|   -2.534| -63.780|  -67.567|    50.83%|   0:00:00.0| 3045.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.513|   -2.513| -62.860|  -66.647|    50.83%|   0:00:01.0| 3047.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.482|   -2.482| -62.460|  -66.248|    50.83%|   0:00:00.0| 3047.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.454|   -2.454| -62.128|  -65.916|    50.83%|   0:00:00.0| 3047.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.450|   -2.450| -62.001|  -65.788|    50.84%|   0:00:00.0| 3047.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.427|   -2.427| -61.850|  -65.637|    50.84%|   0:00:00.0| 3047.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.417|   -2.417| -61.485|  -65.272|    50.84%|   0:00:01.0| 3047.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.409|   -2.409| -61.216|  -65.004|    50.84%|   0:00:00.0| 3085.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.405|   -2.405| -61.106|  -64.894|    50.84%|   0:00:00.0| 3085.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.387|   -2.387| -60.900|  -64.687|    50.85%|   0:00:01.0| 3085.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.382|   -2.382| -60.813|  -64.600|    50.85%|   0:00:00.0| 3085.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.377|   -2.377| -60.582|  -64.369|    50.85%|   0:00:00.0| 3085.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.369|   -2.369| -60.387|  -64.174|    50.85%|   0:00:01.0| 3085.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.363|   -2.363| -60.184|  -63.971|    50.85%|   0:00:00.0| 3085.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.356|   -2.356| -60.029|  -63.817|    50.85%|   0:00:00.0| 3085.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.355|   -2.355| -59.930|  -63.718|    50.86%|   0:00:00.0| 3085.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.349|   -2.349| -59.907|  -63.694|    50.86%|   0:00:00.0| 3085.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.343|   -2.343| -59.782|  -63.569|    50.86%|   0:00:01.0| 3085.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.340|   -2.340| -59.594|  -63.381|    50.86%|   0:00:00.0| 3085.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.337|   -2.337| -59.487|  -63.275|    50.86%|   0:00:00.0| 3085.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.335|   -2.335| -59.406|  -63.194|    50.86%|   0:00:01.0| 3085.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.329|   -2.329| -59.309|  -63.097|    50.86%|   0:00:00.0| 3085.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.324|   -2.324| -59.235|  -63.022|    50.86%|   0:00:00.0| 3085.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.320|   -2.320| -59.113|  -62.901|    50.86%|   0:00:00.0| 3093.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.320|   -2.320| -59.008|  -62.795|    50.86%|   0:00:01.0| 3093.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.320|   -2.320| -58.962|  -62.750|    50.86%|   0:00:00.0| 3093.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.316|   -2.316| -58.931|  -62.719|    50.87%|   0:00:00.0| 3093.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.316|   -2.316| -58.882|  -62.670|    50.87%|   0:00:00.0| 3093.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.305|   -2.305| -58.641|  -62.429|    50.87%|   0:00:01.0| 3093.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.304|   -2.304| -58.598|  -62.386|    50.87%|   0:00:00.0| 3093.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.301|   -2.301| -58.567|  -62.355|    50.87%|   0:00:00.0| 3093.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.300|   -2.300| -58.522|  -62.309|    50.88%|   0:00:00.0| 3093.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.300|   -2.300| -58.500|  -62.287|    50.88%|   0:00:01.0| 3093.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.287|   -2.287| -58.351|  -62.138|    50.88%|   0:00:00.0| 3093.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.287|   -2.287| -58.180|  -61.967|    50.88%|   0:00:00.0| 3101.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.287|   -2.287| -58.168|  -61.956|    50.88%|   0:00:00.0| 3101.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.275|   -2.275| -58.049|  -61.837|    50.89%|   0:00:01.0| 3101.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.273|   -2.273| -57.973|  -61.761|    50.89%|   0:00:00.0| 3101.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.267|   -2.267| -57.890|  -61.677|    50.89%|   0:00:00.0| 3109.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.266|   -2.266| -57.867|  -61.655|    50.89%|   0:00:00.0| 3109.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.266|   -2.266| -57.864|  -61.652|    50.89%|   0:00:01.0| 3109.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.255|   -2.255| -57.653|  -61.441|    50.89%|   0:00:00.0| 3109.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.255|   -2.255| -57.602|  -61.389|    50.89%|   0:00:00.0| 3109.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.255|   -2.255| -57.600|  -61.388|    50.89%|   0:00:00.0| 3109.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.251|   -2.251| -57.489|  -61.277|    50.90%|   0:00:01.0| 3109.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.249|   -2.249| -57.406|  -61.194|    50.90%|   0:00:00.0| 3109.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.249|   -2.249| -57.328|  -61.115|    50.90%|   0:00:00.0| 3109.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.245|   -2.245| -57.268|  -61.056|    50.90%|   0:00:00.0| 3109.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.244|   -2.244| -57.242|  -61.029|    50.90%|   0:00:01.0| 3109.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.244|   -2.244| -57.241|  -61.028|    50.90%|   0:00:00.0| 3109.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.239|   -2.239| -57.144|  -60.931|    50.90%|   0:00:00.0| 3109.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.234|   -2.234| -57.112|  -60.900|    50.90%|   0:00:00.0| 3109.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.231|   -2.231| -57.093|  -60.881|    50.90%|   0:00:01.0| 3109.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.231|   -2.231| -57.067|  -60.855|    50.90%|   0:00:00.0| 3109.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.228|   -2.228| -56.923|  -60.710|    50.91%|   0:00:00.0| 3109.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.220|   -2.220| -56.872|  -60.659|    50.91%|   0:00:01.0| 3109.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.220|   -2.220| -56.863|  -60.651|    50.91%|   0:00:00.0| 3109.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.216|   -2.216| -56.783|  -60.570|    50.92%|   0:00:00.0| 3109.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.217|   -2.217| -56.752|  -60.540|    50.92%|   0:00:00.0| 3109.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.210|   -2.210| -56.510|  -60.298|    50.92%|   0:00:01.0| 3109.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.207|   -2.207| -56.452|  -60.240|    50.92%|   0:00:00.0| 3109.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.203|   -2.203| -56.440|  -60.228|    50.93%|   0:00:00.0| 3109.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.203|   -2.203| -56.438|  -60.226|    50.93%|   0:00:00.0| 3109.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.196|   -2.196| -56.262|  -60.049|    50.93%|   0:00:01.0| 3109.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.195|   -2.195| -56.219|  -60.007|    50.93%|   0:00:00.0| 3109.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.195|   -2.195| -56.127|  -59.915|    50.93%|   0:00:00.0| 3109.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.191|   -2.191| -55.851|  -59.639|    50.94%|   0:00:01.0| 3109.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.191|   -2.191| -55.823|  -59.610|    50.94%|   0:00:00.0| 3109.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.187|   -2.187| -55.711|  -59.498|    50.95%|   0:00:00.0| 3109.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.187|   -2.187| -55.657|  -59.444|    50.95%|   0:00:00.0| 3109.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.177|   -2.177| -55.500|  -59.288|    50.95%|   0:00:01.0| 3109.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.177|   -2.177| -55.441|  -59.228|    50.95%|   0:00:00.0| 3109.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.164|   -2.164| -55.193|  -58.981|    50.96%|   0:00:00.0| 3109.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.164|   -2.164| -55.190|  -58.978|    50.96%|   0:00:00.0| 3109.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.158|   -2.158| -55.071|  -58.859|    50.96%|   0:00:01.0| 3109.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.158|   -2.158| -55.023|  -58.811|    50.96%|   0:00:00.0| 3109.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.158|   -2.158| -55.017|  -58.804|    50.96%|   0:00:00.0| 3109.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.153|   -2.153| -54.894|  -58.681|    50.97%|   0:00:01.0| 3109.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.153|   -2.153| -54.857|  -58.645|    50.97%|   0:00:00.0| 3109.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.153|   -2.153| -54.854|  -58.641|    50.97%|   0:00:00.0| 3117.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.144|   -2.144| -54.707|  -58.494|    50.98%|   0:00:00.0| 3117.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.145|   -2.145| -54.682|  -58.469|    50.98%|   0:00:01.0| 3117.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.144|   -2.144| -54.682|  -58.470|    50.98%|   0:00:00.0| 3117.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.140|   -2.140| -54.620|  -58.407|    50.99%|   0:00:00.0| 3117.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.139|   -2.139| -54.547|  -58.334|    50.99%|   0:00:00.0| 3117.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.139|   -2.139| -54.541|  -58.328|    50.99%|   0:00:00.0| 3117.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.139|   -2.139| -54.539|  -58.326|    50.99%|   0:00:01.0| 3117.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.135|   -2.135| -54.340|  -58.127|    51.00%|   0:00:00.0| 3117.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.134|   -2.134| -54.268|  -58.056|    51.00%|   0:00:00.0| 3117.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.134|   -2.134| -54.256|  -58.043|    51.00%|   0:00:01.0| 3117.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.131|   -2.131| -54.132|  -57.919|    51.01%|   0:00:00.0| 3117.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.131|   -2.131| -54.118|  -57.905|    51.01%|   0:00:00.0| 3117.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.131|   -2.131| -54.113|  -57.901|    51.01%|   0:00:00.0| 3117.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.123|   -2.123| -54.051|  -57.838|    51.02%|   0:00:01.0| 3117.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.120|   -2.120| -54.037|  -57.824|    51.02%|   0:00:00.0| 3117.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.121|   -2.121| -54.036|  -57.823|    51.02%|   0:00:00.0| 3117.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.112|   -2.112| -53.888|  -57.676|    51.03%|   0:00:01.0| 3117.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.111|   -2.111| -53.856|  -57.644|    51.04%|   0:00:00.0| 3117.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.111|   -2.111| -53.855|  -57.643|    51.04%|   0:00:00.0| 3117.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.112|   -2.112| -53.850|  -57.638|    51.04%|   0:00:00.0| 3117.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.108|   -2.108| -53.560|  -57.347|    51.05%|   0:00:01.0| 3117.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.107|   -2.107| -53.550|  -57.338|    51.05%|   0:00:00.0| 3117.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.104|   -2.104| -53.427|  -57.214|    51.07%|   0:00:00.0| 3117.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.104|   -2.104| -53.418|  -57.205|    51.07%|   0:00:01.0| 3125.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.097|   -2.097| -53.350|  -57.137|    51.08%|   0:00:00.0| 3125.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.096|   -2.096| -53.324|  -57.111|    51.08%|   0:00:00.0| 3125.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.096|   -2.096| -53.316|  -57.104|    51.08%|   0:00:00.0| 3125.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.096|   -2.096| -53.316|  -57.103|    51.08%|   0:00:01.0| 3125.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.090|   -2.090| -53.201|  -56.989|    51.09%|   0:00:00.0| 3125.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.090|   -2.090| -53.181|  -56.969|    51.09%|   0:00:00.0| 3125.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.082|   -2.082| -53.071|  -56.858|    51.09%|   0:00:00.0| 3125.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.082|   -2.082| -53.065|  -56.852|    51.10%|   0:00:01.0| 3125.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.079|   -2.079| -52.928|  -56.716|    51.10%|   0:00:00.0| 3125.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.079|   -2.079| -52.915|  -56.702|    51.10%|   0:00:00.0| 3125.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.074|   -2.074| -52.792|  -56.579|    51.11%|   0:00:01.0| 3125.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.072|   -2.072| -52.767|  -56.554|    51.11%|   0:00:00.0| 3125.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.072|   -2.072| -52.762|  -56.549|    51.12%|   0:00:00.0| 3125.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.067|   -2.067| -52.593|  -56.381|    51.12%|   0:00:00.0| 3125.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.067|   -2.067| -52.581|  -56.368|    51.12%|   0:00:01.0| 3125.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.062|   -2.062| -52.457|  -56.245|    51.12%|   0:00:00.0| 3125.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.058|   -2.058| -52.306|  -56.094|    51.13%|   0:00:00.0| 3125.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.058|   -2.058| -52.279|  -56.067|    51.13%|   0:00:01.0| 3125.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.055|   -2.055| -52.240|  -56.027|    51.14%|   0:00:00.0| 3125.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.055|   -2.055| -52.235|  -56.022|    51.14%|   0:00:00.0| 3125.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.053|   -2.053| -52.181|  -55.968|    51.15%|   0:00:01.0| 3125.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.049|   -2.049| -52.079|  -55.867|    51.17%|   0:00:01.0| 3108.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.049|   -2.049| -52.072|  -55.860|    51.17%|   0:00:00.0| 3108.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.043|   -2.043| -51.962|  -55.749|    51.18%|   0:00:00.0| 3108.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.042|   -2.042| -51.931|  -55.719|    51.18%|   0:00:01.0| 3108.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.036|   -2.036| -51.815|  -55.603|    51.19%|   0:00:00.0| 3146.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.032|   -2.032| -51.780|  -55.567|    51.19%|   0:00:00.0| 3146.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.030|   -2.030| -51.765|  -55.552|    51.20%|   0:00:01.0| 3146.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.024|   -2.024| -51.570|  -55.358|    51.20%|   0:00:00.0| 3146.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.023|   -2.023| -51.555|  -55.342|    51.20%|   0:00:00.0| 3146.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.018|   -2.018| -51.328|  -55.116|    51.21%|   0:00:01.0| 3177.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.019|   -2.019| -51.258|  -55.045|    51.21%|   0:00:01.0| 3177.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.013|   -2.013| -51.149|  -54.937|    51.23%|   0:00:00.0| 3177.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.013|   -2.013| -51.085|  -54.872|    51.23%|   0:00:00.0| 3177.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.007|   -2.007| -50.944|  -54.732|    51.23%|   0:00:01.0| 3177.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.007|   -2.007| -50.901|  -54.688|    51.24%|   0:00:01.0| 3196.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.007|   -2.007| -50.894|  -54.681|    51.24%|   0:00:00.0| 3196.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.006|   -2.006| -50.819|  -54.606|    51.25%|   0:00:00.0| 3196.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.006|   -2.006| -50.778|  -54.566|    51.25%|   0:00:01.0| 3196.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.002|   -2.002| -50.677|  -54.465|    51.26%|   0:00:00.0| 3196.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.002|   -2.002| -50.663|  -54.450|    51.26%|   0:00:00.0| 3196.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.000|   -2.000| -50.589|  -54.376|    51.27%|   0:00:00.0| 3196.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.000|   -2.000| -50.584|  -54.372|    51.27%|   0:00:01.0| 3196.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.995|   -1.995| -50.567|  -54.354|    51.28%|   0:00:00.0| 3196.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.994|   -1.994| -50.540|  -54.327|    51.28%|   0:00:01.0| 3196.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.994|   -1.994| -50.532|  -54.320|    51.28%|   0:00:00.0| 3196.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.993|   -1.993| -50.519|  -54.306|    51.29%|   0:00:00.0| 3196.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.993|   -1.993| -50.518|  -54.306|    51.29%|   0:00:00.0| 3196.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.990|   -1.990| -50.346|  -54.134|    51.29%|   0:00:01.0| 3196.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.990|   -1.990| -50.346|  -54.133|    51.29%|   0:00:00.0| 3196.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.989|   -1.989| -50.234|  -54.021|    51.30%|   0:00:00.0| 3196.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.989|   -1.989| -50.228|  -54.016|    51.30%|   0:00:00.0| 3196.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.985|   -1.985| -50.202|  -53.989|    51.30%|   0:00:01.0| 3196.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.984|   -1.984| -50.157|  -53.945|    51.31%|   0:00:00.0| 3196.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.984|   -1.984| -50.151|  -53.938|    51.31%|   0:00:00.0| 3196.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.984|   -1.984| -50.145|  -53.932|    51.31%|   0:00:00.0| 3196.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.984|   -1.984| -50.074|  -53.861|    51.32%|   0:00:01.0| 3196.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.984|   -1.984| -50.059|  -53.846|    51.32%|   0:00:00.0| 3196.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.984|   -1.984| -50.053|  -53.840|    51.32%|   0:00:00.0| 3196.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.984|   -1.984| -50.050|  -53.838|    51.32%|   0:00:01.0| 3196.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.984|   -1.984| -50.046|  -53.833|    51.32%|   0:00:00.0| 3196.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.984|   -1.984| -50.039|  -53.826|    51.32%|   0:00:00.0| 3196.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.984|   -1.984| -49.998|  -53.785|    51.32%|   0:00:00.0| 3196.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.984|   -1.984| -49.989|  -53.777|    51.32%|   0:00:01.0| 3196.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.984|   -1.984| -49.923|  -53.710|    51.33%|   0:00:01.0| 3196.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.984|   -1.984| -49.894|  -53.682|    51.33%|   0:00:00.0| 3196.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.984|   -1.984| -49.863|  -53.651|    51.33%|   0:00:01.0| 3196.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.984|   -1.984| -49.826|  -53.614|    51.34%|   0:00:00.0| 3196.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.984|   -1.984| -49.801|  -53.589|    51.34%|   0:00:01.0| 3196.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.984|   -1.984| -49.801|  -53.589|    51.34%|   0:00:00.0| 3196.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.984|   -1.984| -49.784|  -53.571|    51.35%|   0:00:00.0| 3196.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.984|   -1.984| -49.739|  -53.527|    51.35%|   0:00:01.0| 3196.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.984|   -1.984| -49.674|  -53.462|    51.35%|   0:00:00.0| 3196.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.984|   -1.984| -49.665|  -53.453|    51.35%|   0:00:00.0| 3196.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.984|   -1.984| -49.617|  -53.404|    51.36%|   0:00:01.0| 3196.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.984|   -1.984| -49.596|  -53.383|    51.36%|   0:00:00.0| 3204.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.984|   -1.984| -49.550|  -53.337|    51.36%|   0:00:00.0| 3204.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.984|   -1.984| -49.500|  -53.288|    51.37%|   0:00:01.0| 3204.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -1.984|   -1.984| -49.489|  -53.276|    51.37%|   0:00:00.0| 3204.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -1.984|   -1.984| -49.474|  -53.262|    51.37%|   0:00:00.0| 3204.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -1.984|   -1.984| -49.465|  -53.253|    51.38%|   0:00:01.0| 3204.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -1.984|   -1.984| -49.445|  -53.232|    51.38%|   0:00:00.0| 3204.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.984|   -1.984| -49.429|  -53.216|    51.38%|   0:00:00.0| 3204.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.984|   -1.984| -49.410|  -53.197|    51.38%|   0:00:01.0| 3204.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.984|   -1.984| -49.400|  -53.188|    51.38%|   0:00:00.0| 3204.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.984|   -1.984| -49.389|  -53.177|    51.38%|   0:00:00.0| 3204.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.984|   -1.984| -49.381|  -53.169|    51.39%|   0:00:00.0| 3204.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.984|   -1.984| -49.349|  -53.137|    51.39%|   0:00:01.0| 3204.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.984|   -1.984| -49.319|  -53.106|    51.40%|   0:00:00.0| 3204.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.984|   -1.984| -49.303|  -53.090|    51.40%|   0:00:01.0| 3204.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__1_/D              |
|  -1.984|   -1.984| -49.239|  -53.027|    51.41%|   0:00:01.0| 3204.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__1_/D              |
|  -1.984|   -1.984| -49.237|  -53.025|    51.41%|   0:00:00.0| 3204.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__1_/D              |
|  -1.984|   -1.984| -49.210|  -52.998|    51.41%|   0:00:00.0| 3204.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__1_/D              |
|  -1.984|   -1.984| -49.158|  -52.945|    51.42%|   0:00:01.0| 3204.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__1_/D              |
|  -1.984|   -1.984| -49.153|  -52.940|    51.42%|   0:00:00.0| 3204.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__1_/D              |
|  -1.984|   -1.984| -49.143|  -52.931|    51.43%|   0:00:00.0| 3204.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__1_/D              |
|  -1.984|   -1.984| -49.138|  -52.926|    51.43%|   0:00:01.0| 3204.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__1_/D              |
|  -1.984|   -1.984| -49.137|  -52.924|    51.43%|   0:00:00.0| 3204.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__1_/D              |
|  -1.984|   -1.984| -49.122|  -52.910|    51.43%|   0:00:00.0| 3204.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__1_/D              |
|  -1.984|   -1.984| -49.106|  -52.893|    51.44%|   0:00:01.0| 3204.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__1_/D              |
|  -1.984|   -1.984| -49.103|  -52.890|    51.44%|   0:00:00.0| 3204.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__1_/D              |
|  -1.984|   -1.984| -49.102|  -52.889|    51.44%|   0:00:00.0| 3204.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__1_/D              |
|  -1.984|   -1.984| -49.037|  -52.825|    51.44%|   0:00:00.0| 3204.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.984|   -1.984| -49.031|  -52.819|    51.45%|   0:00:02.0| 3204.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.984|   -1.984| -49.027|  -52.815|    51.46%|   0:00:00.0| 3204.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__1_/D              |
|  -1.984|   -1.984| -49.018|  -52.806|    51.46%|   0:00:00.0| 3204.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__1_/D              |
|  -1.984|   -1.984| -48.976|  -52.763|    51.47%|   0:00:01.0| 3204.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__1_/D              |
|  -1.984|   -1.984| -48.940|  -52.728|    51.47%|   0:00:00.0| 3204.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__1_/D              |
|  -1.984|   -1.984| -48.920|  -52.708|    51.47%|   0:00:01.0| 3204.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__1_/D              |
|  -1.984|   -1.984| -48.899|  -52.686|    51.47%|   0:00:00.0| 3204.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__1_/D              |
|  -1.984|   -1.984| -48.895|  -52.682|    51.47%|   0:00:00.0| 3204.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__1_/D              |
|  -1.984|   -1.984| -48.891|  -52.679|    51.47%|   0:00:00.0| 3204.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__1_/D              |
|  -1.984|   -1.984| -48.879|  -52.667|    51.47%|   0:00:00.0| 3204.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__1_/D              |
|  -1.984|   -1.984| -48.825|  -52.613|    51.48%|   0:00:01.0| 3204.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__2_/D              |
|  -1.984|   -1.984| -48.806|  -52.594|    51.48%|   0:00:00.0| 3204.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__2_/D              |
|  -1.984|   -1.984| -48.804|  -52.592|    51.48%|   0:00:00.0| 3204.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__2_/D              |
|  -1.984|   -1.984| -48.786|  -52.574|    51.49%|   0:00:00.0| 3204.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__2_/D              |
|  -1.984|   -1.984| -48.758|  -52.546|    51.49%|   0:00:01.0| 3204.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__2_/D              |
|  -1.984|   -1.984| -48.713|  -52.501|    51.50%|   0:00:00.0| 3204.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__2_/D              |
|  -1.984|   -1.984| -48.713|  -52.500|    51.50%|   0:00:01.0| 3204.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__2_/D              |
|  -1.984|   -1.984| -48.673|  -52.460|    51.50%|   0:00:00.0| 3204.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__2_/D              |
|  -1.984|   -1.984| -48.667|  -52.454|    51.50%|   0:00:00.0| 3212.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__2_/D              |
|  -1.984|   -1.984| -48.665|  -52.453|    51.50%|   0:00:00.0| 3212.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__2_/D              |
|  -1.984|   -1.984| -48.664|  -52.452|    51.50%|   0:00:01.0| 3212.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__2_/D              |
|  -1.984|   -1.984| -48.664|  -52.451|    51.51%|   0:00:00.0| 3212.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__2_/D              |
|  -1.984|   -1.984| -48.659|  -52.446|    51.51%|   0:00:00.0| 3212.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__2_/D              |
|  -1.984|   -1.984| -48.643|  -52.431|    51.51%|   0:00:01.0| 3212.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__2_/D              |
|  -1.984|   -1.984| -48.642|  -52.430|    51.51%|   0:00:00.0| 3212.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__2_/D              |
|  -1.984|   -1.984| -48.623|  -52.410|    51.51%|   0:00:00.0| 3212.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__2_/D              |
|  -1.984|   -1.984| -48.548|  -52.335|    51.51%|   0:00:01.0| 3212.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__3_/D              |
|  -1.984|   -1.984| -48.537|  -52.324|    51.52%|   0:00:00.0| 3212.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__3_/D              |
|  -1.984|   -1.984| -48.530|  -52.318|    51.52%|   0:00:00.0| 3212.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__3_/D              |
|  -1.984|   -1.984| -48.494|  -52.281|    51.52%|   0:00:00.0| 3212.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__3_/D              |
|  -1.984|   -1.984| -48.473|  -52.260|    51.52%|   0:00:00.0| 3212.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__3_/D              |
|  -1.984|   -1.984| -48.436|  -52.223|    51.52%|   0:00:01.0| 3212.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__4_/D              |
|  -1.984|   -1.984| -48.423|  -52.211|    51.52%|   0:00:00.0| 3212.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__4_/D              |
|  -1.984|   -1.984| -48.422|  -52.209|    51.52%|   0:00:00.0| 3212.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__4_/D              |
|  -1.984|   -1.984| -48.400|  -52.187|    51.52%|   0:00:01.0| 3212.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__4_/D              |
|  -1.984|   -1.984| -48.395|  -52.183|    51.53%|   0:00:00.0| 3212.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__4_/D              |
|  -1.984|   -1.984| -48.383|  -52.170|    51.53%|   0:00:00.0| 3212.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__5_/D              |
|  -1.984|   -1.984| -48.376|  -52.164|    51.53%|   0:00:00.0| 3212.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__5_/D              |
|  -1.984|   -1.984| -48.376|  -52.164|    51.53%|   0:00:01.0| 3212.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__5_/D              |
|  -1.984|   -1.984| -48.353|  -52.140|    51.53%|   0:00:00.0| 3212.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__6_/D              |
|  -1.984|   -1.984| -48.278|  -52.065|    51.53%|   0:00:00.0| 3212.1M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -1.984|   -1.984| -48.243|  -52.031|    51.53%|   0:00:00.0| 3212.1M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -1.984|   -1.984| -48.179|  -51.966|    51.53%|   0:00:01.0| 3212.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__6_/D              |
|  -1.984|   -1.984| -48.125|  -51.913|    51.53%|   0:00:00.0| 3212.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__6_/D              |
|  -1.984|   -1.984| -48.099|  -51.886|    51.54%|   0:00:00.0| 3212.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__6_/D              |
|  -1.984|   -1.984| -48.034|  -51.822|    51.54%|   0:00:00.0| 3212.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__6_/D              |
|  -1.984|   -1.984| -47.951|  -51.739|    51.54%|   0:00:00.0| 3212.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__6_/D              |
|  -1.984|   -1.984| -47.935|  -51.722|    51.54%|   0:00:01.0| 3212.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__7_/D              |
|  -1.984|   -1.984| -47.932|  -51.719|    51.55%|   0:00:00.0| 3212.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__7_/D              |
|  -1.984|   -1.984| -47.924|  -51.712|    51.55%|   0:00:00.0| 3212.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__8_/D              |
|  -1.984|   -1.984| -47.922|  -51.710|    51.55%|   0:00:01.0| 3212.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__8_/D              |
|  -1.984|   -1.984| -47.888|  -51.675|    51.55%|   0:00:00.0| 3212.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__8_/D              |
|  -1.984|   -1.984| -47.887|  -51.674|    51.55%|   0:00:00.0| 3212.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__8_/D              |
|  -1.984|   -1.984| -47.885|  -51.672|    51.55%|   0:00:00.0| 3212.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__8_/D              |
|  -1.984|   -1.984| -47.884|  -51.672|    51.55%|   0:00:00.0| 3212.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__8_/D              |
|  -1.984|   -1.984| -47.880|  -51.668|    51.55%|   0:00:01.0| 3212.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__8_/D              |
|  -1.984|   -1.984| -47.876|  -51.663|    51.55%|   0:00:00.0| 3212.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__8_/D              |
|  -1.984|   -1.984| -47.853|  -51.640|    51.55%|   0:00:00.0| 3212.1M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_9_/D                       |
|  -1.984|   -1.984| -47.839|  -51.627|    51.55%|   0:00:00.0| 3212.1M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_8_/D                       |
|  -1.984|   -1.984| -47.765|  -51.552|    51.55%|   0:00:00.0| 3212.1M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_7_/D                       |
|  -1.984|   -1.984| -46.953|  -50.752|    51.56%|   0:00:00.0| 3212.1M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_7_/D                       |
|  -1.984|   -1.984| -46.925|  -50.724|    51.56%|   0:00:00.0| 3212.1M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_7_/D                       |
|  -1.984|   -1.984| -46.395|  -50.217|    51.56%|   0:00:01.0| 3212.1M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_7_/D                       |
|  -1.984|   -1.984| -46.366|  -50.187|    51.56%|   0:00:00.0| 3212.1M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_7_/D                       |
|  -1.984|   -1.984| -46.210|  -50.032|    51.56%|   0:00:00.0| 3212.1M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_7_/D                       |
|  -1.984|   -1.984| -46.100|  -49.922|    51.56%|   0:00:00.0| 3212.1M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_7_/D                       |
|  -1.984|   -1.984| -44.584|  -48.391|    51.57%|   0:00:00.0| 3212.1M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_5__fifo_instance/q0_ |
|        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
|  -1.984|   -1.984| -44.394|  -48.201|    51.57%|   0:00:01.0| 3212.1M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_7__fifo_instance/q4_ |
|        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
|  -1.984|   -1.984| -44.122|  -47.898|    51.57%|   0:00:00.0| 3212.1M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_7__fifo_instance/q4_ |
|        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
|  -1.984|   -1.984| -43.798|  -47.559|    51.58%|   0:00:00.0| 3212.1M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_3__fifo_instance/q5_ |
|        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
|  -1.984|   -1.984| -43.702|  -47.463|    51.58%|   0:00:00.0| 3212.1M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_3__fifo_instance/q1_ |
|        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
|  -1.984|   -1.984| -43.472|  -47.234|    51.58%|   0:00:01.0| 3212.1M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_7__fifo_instance/q2_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -1.984|   -1.984| -43.344|  -47.105|    51.59%|   0:00:00.0| 3212.1M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_7__fifo_instance/q2_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -1.984|   -1.984| -43.124|  -46.885|    51.59%|   0:00:00.0| 3212.1M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_6__fifo_instance/q4_ |
|        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
|  -1.984|   -1.984| -43.062|  -46.823|    51.59%|   0:00:00.0| 3212.1M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_6__fifo_instance/q4_ |
|        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
|  -1.984|   -1.984| -43.038|  -46.799|    51.59%|   0:00:00.0| 3212.1M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_6__fifo_instance/q0_ |
|        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
|  -1.984|   -1.984| -43.024|  -46.785|    51.59%|   0:00:00.0| 3212.1M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_3__fifo_instance/q1_ |
|        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
|  -1.984|   -1.984| -42.942|  -46.703|    51.60%|   0:00:00.0| 3212.1M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_4__fifo_instance/q2_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -1.984|   -1.984| -42.851|  -46.612|    51.60%|   0:00:00.0| 3212.1M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_3__fifo_instance/q2_ |
|        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
|  -1.984|   -1.984| -42.559|  -46.320|    51.62%|   0:00:00.0| 3212.1M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_6__fifo_instance/q6_ |
|        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
|  -1.984|   -1.984| -42.559|  -46.320|    51.62%|   0:00:00.0| 3212.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:03:45 real=0:01:26 mem=3212.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:03:45 real=0:01:26 mem=3212.1M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.055| -3.783|
|reg2cgate | 0.337|  0.000|
|reg2reg   |-1.984|-42.559|
|HEPG      |-1.984|-42.559|
|All Paths |-1.984|-46.320|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -1.984 TNS Slack -46.320 Density 51.62
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:22:46.5/0:09:41.3 (2.4), mem = 3212.1M
(I,S,L,T): WC_VIEW: 100.08, 24.0554, 1.17043, 125.305
Reclaim Optimization WNS Slack -1.984  TNS Slack -46.320 Density 51.62
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    51.62%|        -|  -1.984| -46.320|   0:00:00.0| 3212.1M|
|    51.61%|       18|  -1.984| -46.373|   0:00:01.0| 3212.1M|
|    51.50%|      465|  -1.967| -46.684|   0:00:08.0| 3212.1M|
|    51.50%|        4|  -1.967| -46.684|   0:00:00.0| 3212.1M|
|    51.50%|        0|  -1.967| -46.684|   0:00:00.0| 3212.1M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -1.967  TNS Slack -46.684 Density 51.50
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 3 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:24.5) (real = 0:00:11.0) **
(I,S,L,T): WC_VIEW: 99.8976, 23.951, 1.16386, 125.012
*** AreaOpt [finish] : cpu/real = 0:00:24.7/0:00:11.5 (2.1), totSession cpu/real = 0:23:11.2/0:09:52.8 (2.3), mem = 3212.1M
End: Area Reclaim Optimization (cpu=0:00:25, real=0:00:11, mem=3140.05M, totSessionCpu=0:23:11).
** GigaOpt Optimizer WNS Slack -1.967 TNS Slack -46.684 Density 51.50
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.055| -3.804|
|reg2cgate | 0.337|  0.000|
|reg2reg   |-1.967|-42.912|
|HEPG      |-1.967|-42.912|
|All Paths |-1.967|-46.684|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 3 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:04:10 real=0:01:38 mem=3140.1M) ***

(I,S,L,T): WC_VIEW: 99.8976, 23.951, 1.16386, 125.012
*** SetupOpt [finish] : cpu/real = 0:04:20.5/0:01:48.0 (2.4), totSession cpu/real = 0:23:12.1/0:09:53.7 (2.3), mem = 2930.6M
End: GigaOpt Optimization in TNS mode

*** Start incrementalPlace ***
Collecting buffer chain nets ...
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  WC_VIEW
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2653.98 MB )
[NR-eGR] Read 32480 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2653.98 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 32480
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=40226  numIgnoredNets=0
[NR-eGR] There are 3 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 40220 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 40220 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.862978e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-4)             (5-8)            (9-12)           (13-15)    OverCon 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       125( 0.12%)         2( 0.00%)         3( 0.00%)         4( 0.00%)   ( 0.13%) 
[NR-eGR]      M3  (3)         3( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)        17( 0.02%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]      M5  (5)         1( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         1( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR] Total              147( 0.02%)         2( 0.00%)         3( 0.00%)         4( 0.00%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 1.10 seconds, mem = 2662.9M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:08.1, real=0:00:04.0)***
Iteration  8: Total net bbox = 4.272e+05 (2.06e+05 2.21e+05)
              Est.  stn bbox = 5.660e+05 (2.75e+05 2.91e+05)
              cpu = 0:00:22.7 real = 0:00:08.0 mem = 3461.1M
Iteration  9: Total net bbox = 4.464e+05 (2.16e+05 2.30e+05)
              Est.  stn bbox = 5.880e+05 (2.85e+05 3.03e+05)
              cpu = 0:01:34 real = 0:00:28.0 mem = 3439.1M
Iteration 10: Total net bbox = 4.585e+05 (2.21e+05 2.37e+05)
              Est.  stn bbox = 5.989e+05 (2.90e+05 3.09e+05)
              cpu = 0:00:47.6 real = 0:00:15.0 mem = 3349.0M
Iteration 11: Total net bbox = 4.817e+05 (2.33e+05 2.48e+05)
              Est.  stn bbox = 6.211e+05 (3.02e+05 3.20e+05)
              cpu = 0:00:32.3 real = 0:00:10.0 mem = 3352.1M
Iteration 12: Total net bbox = 4.839e+05 (2.34e+05 2.50e+05)
              Est.  stn bbox = 6.235e+05 (3.03e+05 3.21e+05)
              cpu = 0:00:20.8 real = 0:00:07.0 mem = 3357.1M
Move report: Timing Driven Placement moves 38379 insts, mean move: 4.38 um, max move: 96.18 um
	Max move on inst (normalizer_inst/FE_RC_337_0): (236.60, 294.40) --> (262.42, 364.76)

Finished Incremental Placement (cpu=0:03:58, real=0:01:20, mem=3097.4M)
*** Starting refinePlace (0:27:13 mem=3101.1M) ***
Total net bbox length = 5.760e+05 (2.965e+05 2.796e+05) (ext = 9.494e+04)
Move report: Detail placement moves 38379 insts, mean move: 0.84 um, max move: 34.18 um
	Max move on inst (core2_inst/mac_array_instance/col_idx_7__mac_col_inst/U85): (268.07, 51.91) --> (234.40, 51.40)
	Runtime: CPU: 0:00:07.7 REAL: 0:00:04.0 MEM: 3101.1MB
Summary Report:
Instances move: 38379 (out of 38379 movable)
Instances flipped: 0
Mean displacement: 0.84 um
Max displacement: 34.18 um (Instance: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/U85) (268.07, 51.908) -> (234.4, 51.4)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD0
Total net bbox length = 5.344e+05 (2.530e+05 2.815e+05) (ext = 9.478e+04)
Runtime: CPU: 0:00:07.8 REAL: 0:00:04.0 MEM: 3101.1MB
*** Finished refinePlace (0:27:20 mem=3101.1M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 3101.08 MB )
[NR-eGR] Read 32480 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3101.08 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 32480
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=40226  numIgnoredNets=0
[NR-eGR] There are 3 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 40226 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 40226 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.845410e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       114( 0.11%)        11( 0.01%)   ( 0.12%) 
[NR-eGR]      M3  (3)         0( 0.00%)         1( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)        12( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M5  (5)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              129( 0.02%)        12( 0.00%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 1.04 seconds, mem = 3101.1M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 136363
[NR-eGR]     M2  (2V) length: 2.577778e+05um, number of vias: 203250
[NR-eGR]     M3  (3H) length: 2.620004e+05um, number of vias: 5861
[NR-eGR]     M4  (4V) length: 5.517725e+04um, number of vias: 1274
[NR-eGR]     M5  (5H) length: 2.081840e+04um, number of vias: 450
[NR-eGR]     M6  (6V) length: 1.114859e+04um, number of vias: 36
[NR-eGR]     M7  (7H) length: 1.241400e+03um, number of vias: 54
[NR-eGR]     M8  (8V) length: 2.212600e+03um, number of vias: 0
[NR-eGR] Total length: 6.103764e+05um, number of vias: 347288
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 3.562660e+04um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.61 seconds, mem = 3029.1M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:04:10, real=0:01:28)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2689.3M)
Extraction called for design 'dualcore' of instances=38379 and nets=40376 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 2689.309M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:18:36, real = 0:07:08, mem = 1852.9M, totSessionCpu=0:27:25 **
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=2564.86)
Total number of fetched objects 40313
End delay calculation. (MEM=2892.7 CPU=0:00:05.7 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2892.7 CPU=0:00:07.7 REAL=0:00:02.0)
skipped the cell partition in DRV
*** Timing NOT met, worst failing slack is -2.025
*** Check timing (0:00:00.1)
#InfoCS: Num dontuse cells 92, Num usable cells 948
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 948
Begin: GigaOpt Optimization in WNS mode
Info: 3 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:27:39.3/0:11:29.1 (2.4), mem = 2892.7M
(I,S,L,T): WC_VIEW: 99.8984, 23.9108, 1.16386, 124.973
*info: 3 clock nets excluded
*info: 2 special nets excluded.
*info: 140 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -2.025 TNS Slack -55.161 Density 51.50
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.097| -7.928|
|reg2cgate | 0.338|  0.000|
|reg2reg   |-2.025|-47.825|
|HEPG      |-2.025|-47.825|
|All Paths |-2.025|-55.161|
+----------+------+-------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.025|   -2.025| -47.825|  -55.161|    51.50%|   0:00:00.0| 3104.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.998|   -1.998| -47.694|  -55.030|    51.50%|   0:00:01.0| 3142.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.985|   -1.985| -47.463|  -54.799|    51.50%|   0:00:02.0| 3190.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.977|   -1.977| -47.289|  -54.625|    51.51%|   0:00:01.0| 3198.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__1_/D              |
|  -1.968|   -1.968| -47.124|  -54.460|    51.51%|   0:00:01.0| 3198.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__1_/D              |
|  -1.960|   -1.960| -47.041|  -54.378|    51.51%|   0:00:01.0| 3198.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.954|   -1.954| -46.695|  -54.032|    51.51%|   0:00:01.0| 3225.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__1_/D              |
|  -1.951|   -1.951| -46.639|  -53.975|    51.51%|   0:00:01.0| 3225.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.946|   -1.946| -46.562|  -53.899|    51.51%|   0:00:01.0| 3225.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__1_/D              |
|  -1.938|   -1.938| -46.508|  -53.845|    51.51%|   0:00:01.0| 3225.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.938|   -1.938| -46.432|  -53.768|    51.51%|   0:00:01.0| 3225.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.934|   -1.934| -46.398|  -53.735|    51.52%|   0:00:00.0| 3225.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.933|   -1.933| -46.180|  -53.516|    51.52%|   0:00:00.0| 3225.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.933|   -1.933| -46.175|  -53.512|    51.52%|   0:00:01.0| 3225.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.923|   -1.923| -46.065|  -53.402|    51.53%|   0:00:00.0| 3225.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.922|   -1.922| -45.975|  -53.312|    51.53%|   0:00:00.0| 3225.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.920|   -1.920| -45.938|  -53.275|    51.53%|   0:00:01.0| 3225.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.914|   -1.914| -45.864|  -53.201|    51.54%|   0:00:00.0| 3225.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.914|   -1.914| -45.736|  -53.073|    51.54%|   0:00:01.0| 3225.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.906|   -1.906| -45.696|  -53.033|    51.55%|   0:00:00.0| 3225.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.906|   -1.906| -45.630|  -52.967|    51.56%|   0:00:01.0| 3225.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.894|   -1.894| -45.277|  -52.614|    51.57%|   0:00:01.0| 3225.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.895|   -1.895| -45.214|  -52.550|    51.58%|   0:00:00.0| 3225.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.895|   -1.895| -45.209|  -52.545|    51.59%|   0:00:01.0| 3225.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.893|   -1.893| -45.184|  -52.520|    51.59%|   0:00:00.0| 3225.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__1_/D              |
|  -1.886|   -1.886| -45.031|  -52.368|    51.59%|   0:00:00.0| 3225.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.884|   -1.884| -44.958|  -52.294|    51.60%|   0:00:01.0| 3225.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__1_/D              |
|  -1.884|   -1.884| -44.958|  -52.294|    51.60%|   0:00:00.0| 3225.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__1_/D              |
|  -1.879|   -1.879| -44.804|  -52.141|    51.61%|   0:00:00.0| 3225.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.878|   -1.878| -44.791|  -52.128|    51.61%|   0:00:01.0| 3225.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.878|   -1.878| -44.791|  -52.127|    51.61%|   0:00:00.0| 3225.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.870|   -1.870| -44.655|  -51.992|    51.62%|   0:00:00.0| 3225.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.867|   -1.867| -44.619|  -51.956|    51.63%|   0:00:01.0| 3225.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__1_/D              |
|  -1.868|   -1.868| -44.612|  -51.949|    51.63%|   0:00:00.0| 3225.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__1_/D              |
|  -1.868|   -1.868| -44.606|  -51.943|    51.63%|   0:00:00.0| 3225.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__1_/D              |
|  -1.865|   -1.865| -44.456|  -51.793|    51.65%|   0:00:01.0| 3225.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__1_/D              |
|  -1.863|   -1.863| -44.283|  -51.620|    51.66%|   0:00:01.0| 3225.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__1_/D              |
|  -1.859|   -1.859| -44.275|  -51.612|    51.66%|   0:00:00.0| 3225.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__1_/D              |
|  -1.859|   -1.859| -44.275|  -51.611|    51.66%|   0:00:00.0| 3225.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__1_/D              |
|  -1.859|   -1.859| -44.273|  -51.610|    51.66%|   0:00:00.0| 3225.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__1_/D              |
|  -1.856|   -1.856| -44.238|  -51.575|    51.67%|   0:00:01.0| 3225.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__1_/D              |
|  -1.854|   -1.854| -44.181|  -51.517|    51.68%|   0:00:00.0| 3225.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.853|   -1.853| -44.139|  -51.476|    51.68%|   0:00:00.0| 3225.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.850|   -1.850| -44.138|  -51.474|    51.68%|   0:00:01.0| 3225.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__1_/D              |
|  -1.850|   -1.850| -44.128|  -51.465|    51.68%|   0:00:00.0| 3225.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__1_/D              |
|  -1.846|   -1.846| -44.104|  -51.441|    51.69%|   0:00:00.0| 3225.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.843|   -1.843| -44.096|  -51.433|    51.69%|   0:00:00.0| 3225.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.837|   -1.837| -43.928|  -51.265|    51.71%|   0:00:01.0| 3225.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.838|   -1.838| -43.926|  -51.263|    51.71%|   0:00:00.0| 3225.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.831|   -1.831| -43.747|  -51.083|    51.72%|   0:00:01.0| 3244.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.832|   -1.832| -43.720|  -51.057|    51.72%|   0:00:00.0| 3244.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.829|   -1.829| -43.586|  -50.922|    51.74%|   0:00:01.0| 3244.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.829|   -1.829| -43.585|  -50.922|    51.74%|   0:00:00.0| 3244.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.822|   -1.822| -43.477|  -50.814|    51.74%|   0:00:00.0| 3244.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.822|   -1.822| -43.460|  -50.796|    51.74%|   0:00:01.0| 3244.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.815|   -1.815| -43.301|  -50.638|    51.75%|   0:00:00.0| 3244.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.815|   -1.815| -43.296|  -50.632|    51.75%|   0:00:00.0| 3244.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.815|   -1.815| -43.217|  -50.554|    51.77%|   0:00:01.0| 3227.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.810|   -1.810| -43.137|  -50.474|    51.78%|   0:00:02.0| 3250.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.804|   -1.804| -43.454|  -50.791|    51.79%|   0:00:03.0| 3250.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__1_/D              |
|  -1.804|   -1.804| -43.432|  -50.769|    51.80%|   0:00:00.0| 3250.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__1_/D              |
|  -1.797|   -1.797| -43.281|  -50.617|    51.81%|   0:00:01.0| 3250.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.798|   -1.798| -43.276|  -50.612|    51.81%|   0:00:00.0| 3250.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.796|   -1.796| -43.202|  -50.538|    51.82%|   0:00:01.0| 3250.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.796|   -1.796| -43.201|  -50.537|    51.82%|   0:00:00.0| 3250.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.791|   -1.791| -42.903|  -50.239|    51.83%|   0:00:00.0| 3250.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.788|   -1.788| -42.819|  -50.156|    51.84%|   0:00:01.0| 3250.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.782|   -1.782| -42.766|  -50.103|    51.84%|   0:00:00.0| 3250.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.779|   -1.779| -42.674|  -50.011|    51.85%|   0:00:02.0| 3250.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.779|   -1.779| -42.671|  -50.008|    51.85%|   0:00:01.0| 3250.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.776|   -1.776| -42.562|  -49.898|    51.86%|   0:00:00.0| 3250.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.776|   -1.776| -42.548|  -49.884|    51.86%|   0:00:00.0| 3250.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.774|   -1.774| -42.495|  -49.832|    51.87%|   0:00:00.0| 3250.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__1_/D              |
|  -1.773|   -1.773| -42.467|  -49.804|    51.87%|   0:00:01.0| 3250.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.768|   -1.768| -42.451|  -49.787|    51.87%|   0:00:01.0| 3250.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.767|   -1.767| -42.425|  -49.761|    51.87%|   0:00:00.0| 3250.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.764|   -1.764| -42.346|  -49.682|    51.89%|   0:00:01.0| 3250.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.760|   -1.760| -42.272|  -49.608|    51.90%|   0:00:00.0| 3250.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__1_/D              |
|  -1.760|   -1.760| -42.245|  -49.582|    51.89%|   0:00:00.0| 3250.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__1_/D              |
|  -1.756|   -1.756| -42.222|  -49.558|    51.90%|   0:00:01.0| 3250.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.756|   -1.756| -42.222|  -49.558|    51.90%|   0:00:00.0| 3250.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.750|   -1.750| -42.175|  -49.512|    51.90%|   0:00:00.0| 3250.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.750|   -1.750| -42.163|  -49.500|    51.90%|   0:00:01.0| 3250.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.748|   -1.748| -42.129|  -49.466|    51.91%|   0:00:00.0| 3250.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.747|   -1.747| -42.087|  -49.424|    51.91%|   0:00:03.0| 3250.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.744|   -1.744| -41.983|  -49.320|    51.91%|   0:00:02.0| 3381.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.742|   -1.742| -41.971|  -49.307|    51.91%|   0:00:00.0| 3381.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.741|   -1.741| -41.971|  -49.307|    51.91%|   0:00:01.0| 3381.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.736|   -1.736| -41.960|  -49.296|    51.91%|   0:00:01.0| 3381.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.735|   -1.735| -41.888|  -49.225|    51.91%|   0:00:01.0| 3381.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.733|   -1.733| -41.804|  -49.140|    51.91%|   0:00:02.0| 3391.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.727|   -1.727| -41.778|  -49.114|    51.91%|   0:00:03.0| 3391.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.725|   -1.725| -41.719|  -49.055|    51.92%|   0:00:00.0| 3391.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.724|   -1.724| -41.710|  -49.047|    51.92%|   0:00:00.0| 3391.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.722|   -1.722| -41.704|  -49.040|    51.92%|   0:00:02.0| 3391.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.718|   -1.718| -41.603|  -48.940|    51.93%|   0:00:02.0| 3391.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.714|   -1.714| -41.574|  -48.911|    51.93%|   0:00:01.0| 3391.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.712|   -1.712| -41.501|  -48.838|    51.93%|   0:00:02.0| 3391.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.711|   -1.711| -41.499|  -48.835|    51.93%|   0:00:02.0| 3391.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.707|   -1.707| -41.419|  -48.756|    51.95%|   0:00:02.0| 3391.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.706|   -1.706| -41.403|  -48.739|    51.95%|   0:00:01.0| 3391.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.704|   -1.704| -41.333|  -48.669|    51.95%|   0:00:01.0| 3391.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.699|   -1.699| -41.174|  -48.510|    51.96%|   0:00:01.0| 3391.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.696|   -1.696| -41.151|  -48.487|    51.96%|   0:00:01.0| 3391.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.696|   -1.696| -41.097|  -48.433|    51.97%|   0:00:01.0| 3391.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.693|   -1.693| -41.034|  -48.370|    51.98%|   0:00:01.0| 3391.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.692|   -1.692| -40.999|  -48.336|    51.98%|   0:00:03.0| 3391.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.690|   -1.690| -40.951|  -48.287|    51.98%|   0:00:01.0| 3391.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.689|   -1.689| -40.933|  -48.270|    51.98%|   0:00:02.0| 3391.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.688|   -1.688| -40.870|  -48.206|    51.98%|   0:00:02.0| 3391.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.686|   -1.686| -40.790|  -48.126|    51.99%|   0:00:01.0| 3391.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.685|   -1.685| -40.769|  -48.106|    51.99%|   0:00:02.0| 3391.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.685|   -1.685| -40.766|  -48.102|    51.99%|   0:00:01.0| 3391.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.679|   -1.679| -40.706|  -48.042|    52.00%|   0:00:01.0| 3391.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.679|   -1.679| -40.670|  -48.007|    52.00%|   0:00:01.0| 3391.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.678|   -1.678| -40.668|  -48.005|    52.00%|   0:00:02.0| 3391.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.676|   -1.676| -40.522|  -47.859|    52.03%|   0:00:02.0| 3391.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.676|   -1.676| -40.500|  -47.836|    52.03%|   0:00:01.0| 3391.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.672|   -1.672| -40.501|  -47.837|    52.04%|   0:00:00.0| 3391.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.671|   -1.671| -40.455|  -47.792|    52.04%|   0:00:02.0| 3391.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.668|   -1.668| -40.427|  -47.764|    52.04%|   0:00:00.0| 3391.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.662|   -1.662| -40.378|  -47.715|    52.05%|   0:00:01.0| 3391.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.661|   -1.661| -40.367|  -47.704|    52.05%|   0:00:02.0| 3391.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.661|   -1.661| -40.313|  -47.650|    52.04%|   0:00:02.0| 3391.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.657|   -1.657| -40.129|  -47.465|    52.07%|   0:00:01.0| 3391.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.657|   -1.657| -40.127|  -47.464|    52.07%|   0:00:01.0| 3391.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.656|   -1.656| -40.125|  -47.462|    52.07%|   0:00:00.0| 3391.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.652|   -1.652| -40.069|  -47.406|    52.08%|   0:00:01.0| 3391.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.652|   -1.652| -40.066|  -47.403|    52.08%|   0:00:02.0| 3391.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.649|   -1.649| -39.972|  -47.308|    52.10%|   0:00:03.0| 3376.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.649|   -1.649| -39.932|  -47.268|    52.10%|   0:00:00.0| 3376.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.649|   -1.649| -39.931|  -47.268|    52.10%|   0:00:01.0| 3376.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.645|   -1.645| -39.826|  -47.163|    52.11%|   0:00:00.0| 3376.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.643|   -1.643| -39.799|  -47.136|    52.12%|   0:00:02.0| 3376.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.641|   -1.641| -39.771|  -47.108|    52.12%|   0:00:04.0| 3376.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.640|   -1.640| -39.716|  -47.053|    52.14%|   0:00:02.0| 3376.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.635|   -1.635| -39.583|  -46.919|    52.15%|   0:00:00.0| 3376.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.634|   -1.634| -39.578|  -46.914|    52.15%|   0:00:02.0| 3376.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.634|   -1.634| -39.552|  -46.889|    52.15%|   0:00:04.0| 3376.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.630|   -1.630| -39.468|  -46.804|    52.16%|   0:00:01.0| 3376.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.630|   -1.630| -39.464|  -46.801|    52.16%|   0:00:03.0| 3376.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.628|   -1.628| -39.394|  -46.731|    52.18%|   0:00:01.0| 3376.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.628|   -1.628| -39.382|  -46.718|    52.18%|   0:00:01.0| 3376.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.623|   -1.623| -39.253|  -46.589|    52.19%|   0:00:01.0| 3376.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.623|   -1.623| -39.211|  -46.548|    52.19%|   0:00:02.0| 3376.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.623|   -1.623| -39.150|  -46.486|    52.21%|   0:00:02.0| 3376.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.620|   -1.620| -39.114|  -46.451|    52.21%|   0:00:00.0| 3376.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.620|   -1.620| -39.107|  -46.443|    52.21%|   0:00:02.0| 3373.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.617|   -1.617| -39.090|  -46.427|    52.21%|   0:00:00.0| 3373.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.617|   -1.617| -39.062|  -46.398|    52.21%|   0:00:02.0| 3373.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.615|   -1.615| -38.980|  -46.317|    52.22%|   0:00:02.0| 3373.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.613|   -1.613| -38.954|  -46.291|    52.23%|   0:00:01.0| 3373.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.613|   -1.613| -38.916|  -46.253|    52.23%|   0:00:02.0| 3366.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.612|   -1.612| -38.901|  -46.238|    52.24%|   0:00:00.0| 3366.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.611|   -1.611| -38.848|  -46.185|    52.25%|   0:00:01.0| 3366.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.611|   -1.611| -38.846|  -46.183|    52.25%|   0:00:02.0| 3366.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.610|   -1.610| -38.763|  -46.099|    52.26%|   0:00:00.0| 3366.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.608|   -1.608| -38.749|  -46.086|    52.26%|   0:00:01.0| 3366.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.608|   -1.608| -38.745|  -46.082|    52.26%|   0:00:01.0| 3366.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.608|   -1.608| -38.671|  -46.008|    52.27%|   0:00:01.0| 3366.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.613|   -1.613| -38.780|  -46.117|    52.37%|   0:00:05.0| 3366.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.613|   -1.613| -38.780|  -46.117|    52.37%|   0:00:00.0| 3366.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:10:31 real=0:02:35 mem=3366.3M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.097|   -1.613|  -7.928|  -46.117|    52.37%|   0:00:01.0| 3366.3M|   WC_VIEW|  default| core2_inst/ofifo_inst/col_idx_4__fifo_instance/q7_ |
|        |         |        |         |          |            |        |          |         | reg_10_/E                                          |
|  -0.076|   -1.613|  -6.417|  -44.606|    52.37%|   0:00:00.0| 3366.3M|   WC_VIEW|  default| core2_inst/psum_mem_instance/memory9_reg_46_/E     |
|  -0.058|   -1.613|  -3.699|  -41.888|    52.37%|   0:00:00.0| 3366.3M|   WC_VIEW|  default| core2_inst/ofifo_inst/col_idx_7__fifo_instance/q4_ |
|        |         |        |         |          |            |        |          |         | reg_3_/D                                           |
|  -0.048|   -1.613|  -2.658|  -40.889|    52.37%|   0:00:00.0| 3366.3M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_16_/D           |
|  -0.039|   -1.613|  -2.425|  -40.656|    52.37%|   0:00:00.0| 3366.3M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_15_/D           |
|  -0.028|   -1.613|  -1.804|  -40.035|    52.37%|   0:00:00.0| 3366.3M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_15_/D           |
|  -0.021|   -1.613|  -0.753|  -38.984|    52.38%|   0:00:00.0| 3366.3M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_82_/D           |
|  -0.020|   -1.613|  -0.656|  -38.887|    52.38%|   0:00:01.0| 3366.3M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_28_/D           |
|  -0.017|   -1.613|  -0.598|  -38.829|    52.38%|   0:00:00.0| 3366.3M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_15_/D           |
|  -0.010|   -1.613|  -0.401|  -38.632|    52.38%|   0:00:00.0| 3366.3M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_23_/D           |
|  -0.007|   -1.613|  -0.054|  -38.285|    52.38%|   0:00:00.0| 3366.3M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_23_/D           |
|  -0.003|   -1.613|  -0.003|  -38.234|    52.39%|   0:00:00.0| 3366.3M|   WC_VIEW|  default| core2_inst/kmem_instance/Q_reg_8_/D                |
|   0.005|   -1.613|   0.000|  -38.231|    52.39%|   0:00:00.0| 3366.3M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_82_/D           |
|   0.010|   -1.613|   0.000|  -38.231|    52.39%|   0:00:01.0| 3366.3M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_25_/D           |
|   0.017|   -1.613|   0.000|  -38.231|    52.40%|   0:00:00.0| 3366.3M|   WC_VIEW|  default| core1_inst/kmem_instance/Q_reg_26_/D               |
|   0.017|   -1.613|   0.000|  -38.231|    52.40%|   0:00:00.0| 3366.3M|   WC_VIEW|  default| core1_inst/kmem_instance/Q_reg_26_/D               |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:05.5 real=0:00:03.0 mem=3366.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:10:37 real=0:02:38 mem=3366.3M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.017|  0.000|
|reg2cgate | 0.338|  0.000|
|reg2reg   |-1.613|-38.231|
|HEPG      |-1.613|-38.231|
|All Paths |-1.613|-38.231|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -1.613 TNS Slack -38.231 Density 52.40
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:38:28.2/0:14:18.5 (2.7), mem = 3366.3M
(I,S,L,T): WC_VIEW: 101.374, 25.346, 1.20421, 127.924
Reclaim Optimization WNS Slack -1.613  TNS Slack -38.231 Density 52.40
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    52.40%|        -|  -1.613| -38.231|   0:00:00.0| 3366.3M|
|    52.39%|       18|  -1.613| -38.231|   0:00:01.0| 3366.3M|
|    52.26%|      565|  -1.604| -38.337|   0:00:09.0| 3366.3M|
|    52.26%|        2|  -1.604| -38.337|   0:00:00.0| 3366.3M|
|    52.26%|        0|  -1.604| -38.337|   0:00:00.0| 3366.3M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -1.604  TNS Slack -38.337 Density 52.26
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 164 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:27.4) (real = 0:00:12.0) **
(I,S,L,T): WC_VIEW: 101.212, 25.217, 1.19765, 127.627
*** AreaOpt [finish] : cpu/real = 0:00:27.6/0:00:12.4 (2.2), totSession cpu/real = 0:38:55.8/0:14:30.9 (2.7), mem = 3366.3M
End: Area Reclaim Optimization (cpu=0:00:28, real=0:00:12, mem=3274.32M, totSessionCpu=0:38:56).
*** Starting refinePlace (0:38:56 mem=3274.3M) ***
Total net bbox length = 5.366e+05 (2.545e+05 2.821e+05) (ext = 9.478e+04)
Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3274.3MB
Move report: Detail placement moves 4418 insts, mean move: 0.50 um, max move: 4.00 um
	Max move on inst (normalizer_inst/U2445): (211.80, 227.80) --> (209.60, 229.60)
	Runtime: CPU: 0:00:01.2 REAL: 0:00:00.0 MEM: 3338.1MB
Summary Report:
Instances move: 4418 (out of 38514 movable)
Instances flipped: 0
Mean displacement: 0.50 um
Max displacement: 4.00 um (Instance: normalizer_inst/U2445) (211.8, 227.8) -> (209.6, 229.6)
	Length: 22 sites, height: 1 rows, site name: core, cell type: CKND2D8
Total net bbox length = 5.373e+05 (2.551e+05 2.822e+05) (ext = 9.479e+04)
Runtime: CPU: 0:00:01.3 REAL: 0:00:00.0 MEM: 3338.1MB
*** Finished refinePlace (0:38:58 mem=3338.1M) ***
Finished re-routing un-routed nets (0:00:00.0 3338.2M)


Density : 0.5226
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:02.6 real=0:00:02.0 mem=3338.2M) ***
** GigaOpt Optimizer WNS Slack -1.604 TNS Slack -38.337 Density 52.26
Optimizer WNS Pass 1
OptDebug: Start of Optimizer WNS Pass 1:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.000|  0.000|
|reg2cgate | 0.338|  0.000|
|reg2reg   |-1.604|-38.337|
|HEPG      |-1.604|-38.337|
|All Paths |-1.604|-38.337|
+----------+------+-------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.604|   -1.604| -38.337|  -38.337|    52.26%|   0:00:00.0| 3338.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.592|   -1.592| -38.053|  -38.053|    52.29%|   0:00:27.0| 3414.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.586|   -1.586| -38.011|  -38.011|    52.31%|   0:00:00.0| 3414.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.584|   -1.584| -37.956|  -37.956|    52.31%|   0:00:06.0| 3414.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.583|   -1.583| -37.912|  -37.912|    52.31%|   0:00:06.0| 3414.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.583|   -1.583| -37.900|  -37.900|    52.31%|   0:00:01.0| 3414.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.584|   -1.584| -37.706|  -37.706|    52.35%|   0:00:01.0| 3414.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.579|   -1.579| -37.648|  -37.648|    52.36%|   0:00:00.0| 3414.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.579|   -1.579| -37.648|  -37.648|    52.36%|   0:00:01.0| 3414.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.574|   -1.574| -37.630|  -37.630|    52.37%|   0:00:01.0| 3414.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.572|   -1.572| -37.525|  -37.525|    52.39%|   0:00:03.0| 3414.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.567|   -1.567| -37.427|  -37.427|    52.39%|   0:00:01.0| 3414.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.565|   -1.565| -37.423|  -37.423|    52.39%|   0:00:05.0| 3464.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.563|   -1.563| -37.396|  -37.396|    52.39%|   0:00:03.0| 3464.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.563|   -1.563| -37.394|  -37.394|    52.39%|   0:00:01.0| 3464.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.559|   -1.559| -37.147|  -37.147|    52.43%|   0:00:01.0| 3464.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.558|   -1.558| -37.097|  -37.097|    52.45%|   0:00:01.0| 3464.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.558|   -1.558| -37.094|  -37.094|    52.45%|   0:00:01.0| 3464.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.556|   -1.556| -37.074|  -37.074|    52.46%|   0:00:00.0| 3464.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.555|   -1.555| -37.067|  -37.067|    52.46%|   0:00:01.0| 3464.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.550|   -1.550| -36.943|  -36.943|    52.49%|   0:00:02.0| 3464.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.550|   -1.550| -36.938|  -36.938|    52.49%|   0:00:00.0| 3464.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.546|   -1.546| -36.839|  -36.839|    52.50%|   0:00:01.0| 3464.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.546|   -1.546| -36.835|  -36.835|    52.51%|   0:00:01.0| 3464.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.540|   -1.540| -36.711|  -36.711|    52.54%|   0:00:01.0| 3464.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.540|   -1.540| -36.710|  -36.710|    52.54%|   0:00:01.0| 3464.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.538|   -1.538| -36.650|  -36.650|    52.56%|   0:00:02.0| 3464.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.538|   -1.538| -36.655|  -36.655|    52.56%|   0:00:01.0| 3464.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.538|   -1.538| -36.595|  -36.595|    52.56%|   0:00:02.0| 3464.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.535|   -1.535| -36.483|  -36.483|    52.58%|   0:00:00.0| 3464.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.531|   -1.531| -36.432|  -36.432|    52.58%|   0:00:01.0| 3464.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.529|   -1.529| -36.404|  -36.404|    52.61%|   0:00:02.0| 3464.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.527|   -1.527| -36.353|  -36.353|    52.61%|   0:00:01.0| 3464.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.525|   -1.525| -36.277|  -36.277|    52.65%|   0:00:01.0| 3464.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.520|   -1.520| -36.204|  -36.204|    52.68%|   0:00:02.0| 3464.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.520|   -1.520| -36.177|  -36.177|    52.68%|   0:00:03.0| 3464.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.518|   -1.518| -36.171|  -36.171|    52.68%|   0:00:02.0| 3464.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.518|   -1.518| -36.127|  -36.127|    52.68%|   0:00:02.0| 3445.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.515|   -1.515| -36.021|  -36.021|    52.71%|   0:00:00.0| 3445.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.514|   -1.514| -36.001|  -36.001|    52.71%|   0:00:02.0| 3445.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.514|   -1.514| -36.000|  -36.000|    52.71%|   0:00:02.0| 3445.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.512|   -1.512| -35.941|  -35.941|    52.74%|   0:00:00.0| 3445.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.512|   -1.512| -35.936|  -35.936|    52.74%|   0:00:02.0| 3445.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.512|   -1.512| -35.928|  -35.928|    52.74%|   0:00:01.0| 3445.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.510|   -1.510| -35.928|  -35.928|    52.76%|   0:00:01.0| 3445.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.510|   -1.510| -35.916|  -35.916|    52.76%|   0:00:01.0| 3464.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.509|   -1.509| -35.883|  -35.883|    52.77%|   0:00:02.0| 3464.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.505|   -1.505| -35.811|  -35.811|    52.79%|   0:00:00.0| 3464.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.503|   -1.503| -35.791|  -35.791|    52.79%|   0:00:01.0| 3464.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.503|   -1.503| -35.752|  -35.752|    52.79%|   0:00:02.0| 3464.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.502|   -1.502| -35.672|  -35.672|    52.82%|   0:00:01.0| 3464.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.500|   -1.500| -35.631|  -35.631|    52.82%|   0:00:01.0| 3464.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.499|   -1.499| -35.614|  -35.614|    52.82%|   0:00:03.0| 3464.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.498|   -1.498| -35.502|  -35.502|    52.85%|   0:00:02.0| 3464.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.497|   -1.497| -35.401|  -35.401|    52.87%|   0:00:02.0| 3464.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.495|   -1.495| -35.390|  -35.390|    52.87%|   0:00:01.0| 3464.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.495|   -1.495| -35.381|  -35.381|    52.89%|   0:00:03.0| 3464.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.497|   -1.497| -35.356|  -35.356|    53.12%|   0:00:07.0| 3464.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.495|   -1.495| -35.344|  -35.344|    53.11%|   0:00:01.0| 3464.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.494|   -1.494| -35.326|  -35.326|    53.11%|   0:00:01.0| 3464.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.495|   -1.495| -35.320|  -35.320|    53.12%|   0:00:01.0| 3464.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.492|   -1.492| -35.315|  -35.315|    53.12%|   0:00:01.0| 3464.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.492|   -1.492| -35.300|  -35.300|    53.12%|   0:00:01.0| 3464.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.491|   -1.491| -35.334|  -35.334|    53.13%|   0:00:00.0| 3464.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.489|   -1.489| -35.286|  -35.286|    53.14%|   0:00:02.0| 3464.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.488|   -1.488| -35.269|  -35.269|    53.15%|   0:00:01.0| 3464.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.487|   -1.487| -35.260|  -35.260|    53.15%|   0:00:00.0| 3464.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.487|   -1.487| -35.215|  -35.215|    53.16%|   0:00:03.0| 3464.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.487|   -1.487| -35.183|  -35.183|    53.16%|   0:00:00.0| 3464.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.487|   -1.487| -35.181|  -35.181|    53.17%|   0:00:00.0| 3464.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.489|   -1.489| -35.360|  -35.360|    53.36%|   0:00:06.0| 3464.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.489|   -1.489| -35.328|  -35.328|    53.36%|   0:00:00.0| 3464.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.489|   -1.489| -35.328|  -35.328|    53.36%|   0:00:00.0| 3464.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:11:00 real=0:02:17 mem=3464.8M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.000|   -1.489|   0.000|  -35.328|    53.36%|   0:00:00.0| 3464.8M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_40_/D           |
|   0.007|   -1.489|   0.000|  -35.328|    53.36%|   0:00:00.0| 3456.8M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_37_/D           |
Dumping Information for Job 6 **WARN: (IMPESI-3014):	The RC network is incomplete for net inst_core1[12]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
|   0.009|   -1.489|   0.000|  -35.328|    53.36%|   0:00:00.0| 3456.8M|   WC_VIEW|  default| core1_inst/qmem_instance/Q_reg_13_/D               |
|   0.015|   -1.489|   0.000|  -35.328|    53.37%|   0:00:00.0| 3456.8M|   WC_VIEW|  default| core1_inst/qmem_instance/Q_reg_11_/D               |
|   0.015|   -1.489|   0.000|  -35.328|    53.37%|   0:00:00.0| 3456.8M|   WC_VIEW|  default| core1_inst/qmem_instance/Q_reg_11_/D               |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.7 real=0:00:01.0 mem=3456.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:11:02 real=0:02:18 mem=3456.8M) ***
OptDebug: End of Optimizer WNS Pass 1:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.015|  0.000|
|reg2cgate | 0.338|  0.000|
|reg2reg   |-1.489|-35.328|
|HEPG      |-1.489|-35.328|
|All Paths |-1.489|-35.328|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -1.489 TNS Slack -35.328 Density 53.37
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:50:01.0/0:16:51.0 (3.0), mem = 3456.8M
(I,S,L,T): WC_VIEW: 103.047, 26.801, 1.24557, 131.093
Reclaim Optimization WNS Slack -1.489  TNS Slack -35.328 Density 53.37
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    53.37%|        -|  -1.489| -35.328|   0:00:01.0| 3456.8M|
|    53.36%|       14|  -1.489| -35.327|   0:00:00.0| 3456.8M|
|    53.20%|      696|  -1.475| -35.319|   0:00:10.0| 3456.8M|
|    53.20%|        2|  -1.475| -35.319|   0:00:00.0| 3456.8M|
|    53.20%|        0|  -1.475| -35.319|   0:00:00.0| 3456.8M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -1.475  TNS Slack -35.319 Density 53.20
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 208 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:28.1) (real = 0:00:12.0) **
(I,S,L,T): WC_VIEW: 102.815, 26.5894, 1.23836, 130.643
*** AreaOpt [finish] : cpu/real = 0:00:28.4/0:00:12.6 (2.2), totSession cpu/real = 0:50:29.4/0:17:03.6 (3.0), mem = 3456.8M
End: Area Reclaim Optimization (cpu=0:00:28, real=0:00:12, mem=3380.77M, totSessionCpu=0:50:29).
*** Starting refinePlace (0:50:30 mem=3380.8M) ***
Total net bbox length = 5.390e+05 (2.563e+05 2.827e+05) (ext = 9.479e+04)
Move report: Timing Driven Placement moves 10079 insts, mean move: 4.68 um, max move: 48.20 um
	Max move on inst (normalizer_inst/FE_RC_761_0): (223.60, 238.60) --> (198.80, 262.00)
	Runtime: CPU: 0:00:09.1 REAL: 0:00:04.0 MEM: 3474.4MB
Move report: Detail placement moves 5450 insts, mean move: 0.45 um, max move: 3.80 um
	Max move on inst (core1_inst/psum_mem_instance/U343): (160.80, 254.80) --> (162.80, 253.00)
	Runtime: CPU: 0:00:01.1 REAL: 0:00:00.0 MEM: 3474.4MB
Summary Report:
Instances move: 11807 (out of 38625 movable)
Instances flipped: 53
Mean displacement: 4.10 um
Max displacement: 48.20 um (Instance: normalizer_inst/FE_RC_761_0) (223.6, 238.6) -> (198.8, 262)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 5.452e+05 (2.612e+05 2.840e+05) (ext = 9.481e+04)
Runtime: CPU: 0:00:10.3 REAL: 0:00:04.0 MEM: 3474.4MB
*** Finished refinePlace (0:50:40 mem=3474.4M) ***
Finished re-routing un-routed nets (0:00:00.0 3474.4M)


Density : 0.5320
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:11.8 real=0:00:06.0 mem=3474.4M) ***
** GigaOpt Optimizer WNS Slack -1.485 TNS Slack -35.408 Density 53.20
Optimizer WNS Pass 2
OptDebug: Start of Optimizer WNS Pass 2:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.001|  0.000|
|reg2cgate | 0.338|  0.000|
|reg2reg   |-1.485|-35.408|
|HEPG      |-1.485|-35.408|
|All Paths |-1.485|-35.408|
+----------+------+-------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.485|   -1.485| -35.408|  -35.408|    53.20%|   0:00:00.0| 3474.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.473|   -1.473| -35.247|  -35.247|    53.29%|   0:00:21.0| 3531.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.473|   -1.473| -35.228|  -35.228|    53.29%|   0:00:00.0| 3531.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.467|   -1.467| -35.187|  -35.187|    53.30%|   0:00:01.0| 3531.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.467|   -1.467| -35.144|  -35.144|    53.30%|   0:00:05.0| 3531.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.461|   -1.461| -35.159|  -35.159|    53.33%|   0:00:01.0| 3531.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.461|   -1.461| -35.131|  -35.131|    53.33%|   0:00:06.0| 3550.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.454|   -1.454| -35.069|  -35.069|    53.36%|   0:00:00.0| 3550.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.454|   -1.454| -35.036|  -35.036|    53.36%|   0:00:05.0| 3550.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.447|   -1.447| -34.875|  -34.875|    53.40%|   0:00:01.0| 3550.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.448|   -1.448| -34.869|  -34.869|    53.39%|   0:00:05.0| 3550.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.448|   -1.448| -34.847|  -34.847|    53.39%|   0:00:00.0| 3550.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.445|   -1.445| -34.702|  -34.702|    53.44%|   0:00:02.0| 3550.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.444|   -1.444| -34.703|  -34.703|    53.44%|   0:00:02.0| 3550.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.444|   -1.444| -34.630|  -34.630|    53.47%|   0:00:01.0| 3550.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.440|   -1.440| -34.590|  -34.590|    53.47%|   0:00:00.0| 3550.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.440|   -1.440| -34.569|  -34.569|    53.47%|   0:00:00.0| 3550.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.435|   -1.435| -34.500|  -34.500|    53.50%|   0:00:02.0| 3550.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.435|   -1.435| -34.496|  -34.496|    53.50%|   0:00:01.0| 3550.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.429|   -1.429| -34.376|  -34.376|    53.53%|   0:00:01.0| 3550.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.429|   -1.429| -34.265|  -34.265|    53.57%|   0:00:02.0| 3558.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.431|   -1.431| -34.259|  -34.259|    53.58%|   0:00:01.0| 3558.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.425|   -1.425| -34.235|  -34.235|    53.58%|   0:00:00.0| 3558.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.423|   -1.423| -34.196|  -34.196|    53.61%|   0:00:01.0| 3558.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.422|   -1.422| -34.080|  -34.080|    53.63%|   0:00:01.0| 3558.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.421|   -1.421| -34.040|  -34.040|    53.64%|   0:00:01.0| 3558.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.418|   -1.418| -34.064|  -34.064|    53.65%|   0:00:00.0| 3558.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.418|   -1.418| -34.060|  -34.060|    53.65%|   0:00:01.0| 3558.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.417|   -1.417| -34.046|  -34.046|    53.68%|   0:00:02.0| 3558.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.416|   -1.416| -34.042|  -34.042|    53.70%|   0:00:01.0| 3558.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.416|   -1.416| -34.322|  -34.322|    53.71%|   0:00:01.0| 3558.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.414|   -1.414| -34.323|  -34.323|    53.72%|   0:00:01.0| 3558.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.414|   -1.414| -34.037|  -34.037|    53.72%|   0:00:00.0| 3558.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.412|   -1.412| -33.986|  -33.986|    53.74%|   0:00:02.0| 3558.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.412|   -1.412| -34.004|  -34.004|    53.76%|   0:00:02.0| 3558.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.411|   -1.411| -34.010|  -34.010|    53.77%|   0:00:00.0| 3558.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.411|   -1.411| -34.006|  -34.006|    53.77%|   0:00:01.0| 3558.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.410|   -1.410| -33.962|  -33.962|    53.78%|   0:00:00.0| 3558.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.410|   -1.410| -33.901|  -33.901|    53.80%|   0:00:01.0| 3558.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.409|   -1.409| -33.914|  -33.914|    53.80%|   0:00:01.0| 3558.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.409|   -1.409| -33.905|  -33.905|    53.81%|   0:00:01.0| 3558.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.408|   -1.408| -33.909|  -33.909|    53.81%|   0:00:00.0| 3558.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.406|   -1.406| -33.922|  -33.922|    53.83%|   0:00:01.0| 3558.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.406|   -1.406| -34.100|  -34.100|    53.85%|   0:00:02.0| 3558.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.405|   -1.405| -34.145|  -34.145|    53.86%|   0:00:01.0| 3558.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.405|   -1.405| -34.143|  -34.143|    53.86%|   0:00:00.0| 3558.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.405|   -1.405| -34.136|  -34.136|    53.87%|   0:00:01.0| 3558.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.410|   -1.410| -34.195|  -34.195|    54.08%|   0:00:05.0| 3558.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.410|   -1.410| -34.194|  -34.194|    54.08%|   0:00:00.0| 3558.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.410|   -1.410| -34.194|  -34.194|    54.08%|   0:00:00.0| 3558.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:06:39 real=0:01:24 mem=3558.8M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.001|   -1.410|   0.000|  -34.194|    54.08%|   0:00:00.0| 3558.8M|   WC_VIEW|  default| core1_inst/kmem_instance/Q_reg_7_/D                |
|   0.002|   -1.410|   0.000|  -34.194|    54.09%|   0:00:00.0| 3558.8M|   WC_VIEW|  default| core2_inst/qmem_instance/Q_reg_18_/D               |
|   0.011|   -1.410|   0.000|  -34.194|    54.09%|   0:00:00.0| 3558.8M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_7_/D            |
|   0.019|   -1.410|   0.000|  -34.194|    54.09%|   0:00:00.0| 3558.8M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_4_/D            |
|   0.019|   -1.410|   0.000|  -34.194|    54.09%|   0:00:00.0| 3558.8M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_4_/D            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.6 real=0:00:01.0 mem=3558.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:06:41 real=0:01:26 mem=3558.8M) ***
OptDebug: End of Optimizer WNS Pass 2:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.019|  0.000|
|reg2cgate | 0.338|  0.000|
|reg2reg   |-1.410|-34.194|
|HEPG      |-1.410|-34.194|
|All Paths |-1.410|-34.194|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -1.410 TNS Slack -34.194 Density 54.09
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:57:22.7/0:18:36.1 (3.1), mem = 3558.8M
(I,S,L,T): WC_VIEW: 104.204, 27.8826, 1.27492, 133.361
Reclaim Optimization WNS Slack -1.410  TNS Slack -34.194 Density 54.09
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    54.09%|        -|  -1.410| -34.194|   0:00:01.0| 3558.8M|
|    54.09%|       13|  -1.411| -34.079|   0:00:00.0| 3558.8M|
|    53.89%|      769|  -1.400| -33.970|   0:00:10.0| 3558.8M|
|    53.89%|        2|  -1.400| -33.970|   0:00:00.0| 3558.8M|
|    53.89%|        0|  -1.400| -33.970|   0:00:00.0| 3558.8M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -1.400  TNS Slack -33.970 Density 53.89
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 239 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:28.3) (real = 0:00:12.0) **
(I,S,L,T): WC_VIEW: 103.912, 27.6262, 1.26618, 132.804
*** AreaOpt [finish] : cpu/real = 0:00:28.5/0:00:12.6 (2.3), totSession cpu/real = 0:57:51.2/0:18:48.6 (3.1), mem = 3558.8M
End: Area Reclaim Optimization (cpu=0:00:29, real=0:00:12, mem=3463.76M, totSessionCpu=0:57:51).
*** Starting refinePlace (0:57:52 mem=3463.8M) ***
Total net bbox length = 5.472e+05 (2.623e+05 2.849e+05) (ext = 9.481e+04)
Move report: Timing Driven Placement moves 8984 insts, mean move: 2.94 um, max move: 40.00 um
	Max move on inst (normalizer_inst/FE_RC_1217_0): (235.60, 294.40) --> (252.20, 317.80)
	Runtime: CPU: 0:00:07.7 REAL: 0:00:03.0 MEM: 3546.0MB
Move report: Detail placement moves 6471 insts, mean move: 0.51 um, max move: 4.20 um
	Max move on inst (normalizer_inst/U3002): (255.60, 200.80) --> (255.00, 197.20)
	Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 3546.0MB
Summary Report:
Instances move: 11251 (out of 38793 movable)
Instances flipped: 44
Mean displacement: 2.50 um
Max displacement: 40.00 um (Instance: normalizer_inst/FE_RC_1217_0) (235.6, 294.4) -> (252.2, 317.8)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 5.487e+05 (2.637e+05 2.850e+05) (ext = 9.484e+04)
Runtime: CPU: 0:00:08.9 REAL: 0:00:04.0 MEM: 3546.0MB
*** Finished refinePlace (0:58:01 mem=3546.0M) ***
Finished re-routing un-routed nets (0:00:00.1 3546.0M)


Density : 0.5389
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:10.7 real=0:00:06.0 mem=3546.0M) ***
** GigaOpt Optimizer WNS Slack -1.421 TNS Slack -34.115 Density 53.89
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 3
OptDebug: Start of Optimizer WNS Pass 3:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.003|  0.000|
|reg2cgate | 0.338|  0.000|
|reg2reg   |-1.421|-34.115|
|HEPG      |-1.421|-34.115|
|All Paths |-1.421|-34.115|
+----------+------+-------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.421|   -1.421| -34.115|  -34.115|    53.89%|   0:00:01.0| 3546.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.401|   -1.401| -33.987|  -33.987|    53.93%|   0:00:17.0| 3622.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.398|   -1.398| -33.929|  -33.929|    53.95%|   0:00:01.0| 3622.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.398|   -1.398| -33.927|  -33.927|    53.94%|   0:00:02.0| 3622.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.394|   -1.394| -33.874|  -33.874|    53.96%|   0:00:01.0| 3622.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.394|   -1.394| -33.850|  -33.850|    53.96%|   0:00:07.0| 3641.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.394|   -1.394| -33.741|  -33.741|    54.01%|   0:00:01.0| 3641.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.391|   -1.391| -33.736|  -33.736|    54.03%|   0:00:02.0| 3696.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.391|   -1.391| -33.720|  -33.720|    54.02%|   0:00:04.0| 3696.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.386|   -1.386| -33.678|  -33.678|    54.08%|   0:00:02.0| 3696.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.386|   -1.386| -33.676|  -33.676|    54.08%|   0:00:04.0| 3696.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.387|   -1.387| -33.514|  -33.514|    54.12%|   0:00:01.0| 3696.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.393|   -1.393| -33.509|  -33.509|    54.26%|   0:00:13.0| 3693.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.389|   -1.389| -33.482|  -33.482|    54.26%|   0:00:00.0| 3693.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.388|   -1.388| -33.481|  -33.481|    54.27%|   0:00:02.0| 3693.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.387|   -1.387| -33.469|  -33.469|    54.27%|   0:00:01.0| 3693.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.380|   -1.380| -33.393|  -33.393|    54.28%|   0:00:02.0| 3693.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.378|   -1.378| -33.355|  -33.355|    54.30%|   0:00:02.0| 3693.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.378|   -1.378| -33.299|  -33.299|    54.30%|   0:00:04.0| 3685.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.378|   -1.378| -33.298|  -33.298|    54.30%|   0:00:01.0| 3685.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.378|   -1.378| -33.305|  -33.305|    54.30%|   0:00:00.0| 3685.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.378|   -1.378| -33.301|  -33.301|    54.31%|   0:00:01.0| 3685.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.377|   -1.377| -33.304|  -33.304|    54.31%|   0:00:00.0| 3685.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.379|   -1.379| -33.368|  -33.368|    54.57%|   0:00:10.0| 3685.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.380|   -1.380| -33.335|  -33.335|    54.63%|   0:00:02.0| 3685.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.380|   -1.380| -33.335|  -33.335|    54.63%|   0:00:00.0| 3685.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:06:34 real=0:01:21 mem=3685.7M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.003|   -1.380|   0.000|  -33.335|    54.63%|   0:00:01.0| 3685.7M|   WC_VIEW|  default| core2_inst/kmem_instance/Q_reg_8_/D                |
|   0.011|   -1.380|   0.000|  -33.335|    54.63%|   0:00:00.0| 3685.7M|   WC_VIEW|  default| core2_inst/psum_mem_instance/memory6_reg_43_/E     |
|   0.015|   -1.380|   0.000|  -33.335|    54.63%|   0:00:00.0| 3685.7M|   WC_VIEW|  default| core2_inst/psum_mem_instance/memory6_reg_85_/E     |
|   0.015|   -1.380|   0.000|  -33.335|    54.63%|   0:00:00.0| 3685.7M|   WC_VIEW|  default| core2_inst/psum_mem_instance/memory6_reg_85_/E     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.7 real=0:00:01.0 mem=3685.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:06:36 real=0:01:22 mem=3685.7M) ***
OptDebug: End of Optimizer WNS Pass 3:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.015|  0.000|
|reg2cgate | 0.338|  0.000|
|reg2reg   |-1.380|-33.335|
|HEPG      |-1.380|-33.335|
|All Paths |-1.380|-33.335|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -1.380 TNS Slack -33.335 Density 54.63
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:04:38.3/0:20:16.7 (3.2), mem = 3685.7M
(I,S,L,T): WC_VIEW: 105.122, 28.8189, 1.2959, 135.237
Reclaim Optimization WNS Slack -1.380  TNS Slack -33.335 Density 54.63
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    54.63%|        -|  -1.380| -33.335|   0:00:00.0| 3685.7M|
|    54.62%|       17|  -1.380| -33.313|   0:00:01.0| 3685.7M|
|    54.41%|      908|  -1.360| -33.138|   0:00:10.0| 3685.7M|
|    54.40%|        8|  -1.360| -33.138|   0:00:01.0| 3685.7M|
|    54.40%|        0|  -1.360| -33.138|   0:00:00.0| 3685.7M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -1.360  TNS Slack -33.138 Density 54.40
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 249 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:30.8) (real = 0:00:14.0) **
(I,S,L,T): WC_VIEW: 104.781, 28.5035, 1.2864, 134.57
*** AreaOpt [finish] : cpu/real = 0:00:31.0/0:00:14.4 (2.2), totSession cpu/real = 1:05:09.3/0:20:31.1 (3.2), mem = 3685.7M
End: Area Reclaim Optimization (cpu=0:00:31, real=0:00:15, mem=3520.66M, totSessionCpu=1:05:09).
*** Starting refinePlace (1:05:10 mem=3520.7M) ***
Total net bbox length = 5.501e+05 (2.644e+05 2.857e+05) (ext = 9.484e+04)
Move report: Timing Driven Placement moves 8494 insts, mean move: 5.05 um, max move: 44.00 um
	Max move on inst (normalizer_inst/FE_RC_1210_0): (275.60, 344.80) --> (255.00, 368.20)
	Runtime: CPU: 0:00:09.3 REAL: 0:00:05.0 MEM: 3614.7MB
Move report: Detail placement moves 6696 insts, mean move: 0.57 um, max move: 5.00 um
	Max move on inst (normalizer_inst/FE_RC_429_0): (198.20, 238.60) --> (201.40, 240.40)
	Runtime: CPU: 0:00:01.2 REAL: 0:00:00.0 MEM: 3614.7MB
Summary Report:
Instances move: 11586 (out of 38915 movable)
Instances flipped: 5
Mean displacement: 3.90 um
Max displacement: 44.20 um (Instance: normalizer_inst/FE_RC_1217_0) (252.2, 317.8) -> (264, 350.2)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 5.543e+05 (2.664e+05 2.879e+05) (ext = 9.482e+04)
Runtime: CPU: 0:00:10.6 REAL: 0:00:05.0 MEM: 3614.7MB
*** Finished refinePlace (1:05:20 mem=3614.7M) ***
Finished re-routing un-routed nets (0:00:00.1 3614.8M)


Density : 0.5440
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:12.6 real=0:00:06.0 mem=3614.8M) ***
** GigaOpt Optimizer WNS Slack -1.393 TNS Slack -33.545 Density 54.40
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 4
OptDebug: Start of Optimizer WNS Pass 4:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.003|  0.000|
|reg2cgate | 0.338|  0.000|
|reg2reg   |-1.393|-33.545|
|HEPG      |-1.393|-33.545|
|All Paths |-1.393|-33.545|
+----------+------+-------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.393|   -1.393| -33.545|  -33.545|    54.40%|   0:00:00.0| 3614.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.371|   -1.371| -33.228|  -33.228|    54.45%|   0:00:15.0| 3652.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.368|   -1.368| -33.227|  -33.227|    54.45%|   0:00:00.0| 3652.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.368|   -1.368| -33.204|  -33.204|    54.45%|   0:00:05.0| 3691.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.366|   -1.366| -33.188|  -33.188|    54.47%|   0:00:00.0| 3691.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.366|   -1.366| -33.181|  -33.181|    54.47%|   0:00:03.0| 3691.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.364|   -1.364| -33.134|  -33.134|    54.51%|   0:00:01.0| 3691.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.364|   -1.364| -33.103|  -33.103|    54.51%|   0:00:01.0| 3691.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.362|   -1.362| -33.052|  -33.052|    54.53%|   0:00:04.0| 3729.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.362|   -1.362| -33.048|  -33.048|    54.53%|   0:00:01.0| 3729.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.363|   -1.363| -33.047|  -33.047|    54.55%|   0:00:01.0| 3729.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.362|   -1.362| -33.056|  -33.056|    54.56%|   0:00:02.0| 3729.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.361|   -1.361| -33.046|  -33.046|    54.56%|   0:00:00.0| 3729.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.361|   -1.361| -33.015|  -33.015|    54.56%|   0:00:02.0| 3729.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.360|   -1.360| -33.043|  -33.043|    54.57%|   0:00:01.0| 3729.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.360|   -1.360| -32.974|  -32.974|    54.59%|   0:00:01.0| 3729.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.361|   -1.361| -32.963|  -32.963|    54.59%|   0:00:00.0| 3729.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.370|   -1.370| -33.035|  -33.035|    54.90%|   0:00:06.0| 3729.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:03:40 real=0:00:43.0 mem=3729.2M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.003|   -1.370|   0.000|  -33.035|    54.90%|   0:00:01.0| 3729.2M|   WC_VIEW|  default| core2_inst/kmem_instance/Q_reg_8_/D                |
|   0.011|   -1.370|   0.000|  -33.035|    54.90%|   0:00:00.0| 3729.2M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_7_/D            |
|   0.019|   -1.370|   0.000|  -33.035|    54.91%|   0:00:00.0| 3729.2M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_4_/D            |
|   0.019|   -1.370|   0.000|  -33.035|    54.91%|   0:00:00.0| 3729.2M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_4_/D            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.3 real=0:00:01.0 mem=3729.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:03:41 real=0:00:44.0 mem=3729.2M) ***
OptDebug: End of Optimizer WNS Pass 4:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.019|  0.000|
|reg2cgate | 0.338|  0.000|
|reg2reg   |-1.370|-33.035|
|HEPG      |-1.370|-33.035|
|All Paths |-1.370|-33.035|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -1.370 TNS Slack -33.035 Density 54.91
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:09:03.9/0:21:22.8 (3.2), mem = 3729.2M
(I,S,L,T): WC_VIEW: 105.597, 29.3694, 1.30599, 136.272
Reclaim Optimization WNS Slack -1.370  TNS Slack -33.035 Density 54.91
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    54.91%|        -|  -1.370| -33.035|   0:00:00.0| 3729.2M|
|    54.90%|       13|  -1.368| -33.090|   0:00:01.0| 3729.2M|
|    54.69%|      840|  -1.351| -32.794|   0:00:11.0| 3729.2M|
|    54.69%|        7|  -1.351| -32.794|   0:00:00.0| 3729.2M|
|    54.69%|        0|  -1.351| -32.794|   0:00:00.0| 3729.2M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -1.351  TNS Slack -32.794 Density 54.69
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 259 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:32.9) (real = 0:00:14.0) **
(I,S,L,T): WC_VIEW: 105.273, 29.0864, 1.29722, 135.656
*** AreaOpt [finish] : cpu/real = 0:00:33.2/0:00:14.1 (2.3), totSession cpu/real = 1:09:37.0/0:21:36.9 (3.2), mem = 3729.2M
End: Area Reclaim Optimization (cpu=0:00:33, real=0:00:15, mem=3577.21M, totSessionCpu=1:09:37).
*** Starting refinePlace (1:09:38 mem=3577.2M) ***
Total net bbox length = 5.547e+05 (2.666e+05 2.881e+05) (ext = 9.482e+04)
Move report: Timing Driven Placement moves 10193 insts, mean move: 3.60 um, max move: 41.20 um
	Max move on inst (normalizer_inst/FE_RC_1833_0): (298.40, 312.40) --> (278.80, 334.00)
	Runtime: CPU: 0:00:11.4 REAL: 0:00:05.0 MEM: 3660.0MB
Move report: Detail placement moves 5687 insts, mean move: 0.48 um, max move: 4.20 um
	Max move on inst (normalizer_inst/U2204): (183.20, 262.00) --> (185.60, 263.80)
	Runtime: CPU: 0:00:01.8 REAL: 0:00:01.0 MEM: 3660.0MB
Summary Report:
Instances move: 11278 (out of 38943 movable)
Instances flipped: 13
Mean displacement: 3.33 um
Max displacement: 41.20 um (Instance: normalizer_inst/FE_RC_1833_0) (298.4, 312.4) -> (278.8, 334)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 5.557e+05 (2.674e+05 2.883e+05) (ext = 9.484e+04)
Runtime: CPU: 0:00:13.3 REAL: 0:00:06.0 MEM: 3660.0MB
*** Finished refinePlace (1:09:51 mem=3660.0M) ***
Finished re-routing un-routed nets (0:00:00.1 3660.0M)


Density : 0.5469
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:16.2 real=0:00:08.0 mem=3660.0M) ***
** GigaOpt Optimizer WNS Slack -1.381 TNS Slack -33.465 Density 54.69
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 5
OptDebug: Start of Optimizer WNS Pass 5:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.003|  0.000|
|reg2cgate | 0.338|  0.000|
|reg2reg   |-1.381|-33.465|
|HEPG      |-1.381|-33.465|
|All Paths |-1.381|-33.465|
+----------+------+-------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.381|   -1.381| -33.465|  -33.465|    54.69%|   0:00:00.0| 3660.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.364|   -1.364| -33.282|  -33.282|    54.73%|   0:00:12.0| 3679.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.355|   -1.355| -33.238|  -33.238|    54.74%|   0:00:01.0| 3679.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.355|   -1.355| -33.203|  -33.203|    54.73%|   0:00:12.0| 3736.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.355|   -1.355| -33.149|  -33.149|    54.77%|   0:00:02.0| 3736.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.349|   -1.349| -33.038|  -33.038|    54.78%|   0:00:01.0| 3736.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.347|   -1.347| -32.985|  -32.985|    54.82%|   0:00:06.0| 3736.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.347|   -1.347| -32.958|  -32.958|    54.82%|   0:00:02.0| 3736.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.346|   -1.346| -32.868|  -32.868|    54.85%|   0:00:04.0| 3736.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.342|   -1.342| -32.819|  -32.819|    54.87%|   0:00:01.0| 3736.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.342|   -1.342| -32.812|  -32.812|    54.87%|   0:00:02.0| 3736.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
Analyzing useful skew in preCTS mode ...
The view delay ratios are: (WC_VIEW 1) (BC_VIEW 0.514993)
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -1.319|   -1.319| -36.560|  -36.560|    55.15%|   0:00:19.0| 3811.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.316|   -1.316| -36.531|  -36.531|    55.15%|   0:00:01.0| 3811.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.308|   -1.308| -36.402|  -36.402|    55.15%|   0:00:00.0| 3811.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.306|   -1.306| -36.284|  -36.284|    55.15%|   0:00:00.0| 3811.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.302|   -1.302| -36.170|  -36.170|    55.15%|   0:00:01.0| 3811.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.299|   -1.299| -36.024|  -36.024|    55.15%|   0:00:00.0| 3811.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.299|   -1.299| -35.972|  -35.972|    55.15%|   0:00:00.0| 3811.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.293|   -1.293| -35.922|  -35.922|    55.15%|   0:00:01.0| 3811.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.293|   -1.293| -35.802|  -35.802|    55.15%|   0:00:00.0| 3811.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.288|   -1.288| -35.762|  -35.762|    55.15%|   0:00:01.0| 3811.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.288|   -1.288| -35.565|  -35.565|    55.15%|   0:00:00.0| 3811.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.286|   -1.286| -35.549|  -35.549|    55.15%|   0:00:01.0| 3811.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.285|   -1.285| -35.535|  -35.535|    55.15%|   0:00:00.0| 3811.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.285|   -1.285| -35.453|  -35.453|    55.15%|   0:00:00.0| 3811.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.285|   -1.285| -35.446|  -35.446|    55.15%|   0:00:01.0| 3811.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.283|   -1.283| -35.432|  -35.432|    55.15%|   0:00:00.0| 3811.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.283|   -1.283| -35.210|  -35.210|    55.15%|   0:00:00.0| 3811.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.279|   -1.279| -35.181|  -35.181|    55.16%|   0:00:01.0| 3811.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.275|   -1.275| -35.146|  -35.146|    55.16%|   0:00:00.0| 3811.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.274|   -1.274| -35.031|  -35.031|    55.16%|   0:00:01.0| 3811.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.273|   -1.273| -35.016|  -35.016|    55.16%|   0:00:01.0| 3811.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.270|   -1.270| -35.000|  -35.000|    55.16%|   0:00:00.0| 3811.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.270|   -1.270| -35.243|  -35.243|    55.20%|   0:00:03.0| 3811.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.263|   -1.263| -35.212|  -35.212|    55.21%|   0:00:00.0| 3811.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.261|   -1.261| -35.173|  -35.173|    55.21%|   0:00:00.0| 3811.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.260|   -1.260| -35.119|  -35.119|    55.21%|   0:00:01.0| 3811.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.260|   -1.260| -35.044|  -35.044|    55.21%|   0:00:01.0| 3811.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.259|   -1.259| -35.102|  -35.102|    55.21%|   0:00:01.0| 3811.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.259|   -1.259| -35.082|  -35.082|    55.21%|   0:00:01.0| 3811.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.256|   -1.256| -35.058|  -35.058|    55.22%|   0:00:00.0| 3811.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.253|   -1.253| -35.034|  -35.034|    55.22%|   0:00:01.0| 3811.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.253|   -1.253| -34.929|  -34.929|    55.22%|   0:00:00.0| 3811.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.252|   -1.252| -34.826|  -34.826|    55.22%|   0:00:01.0| 3811.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.250|   -1.250| -34.809|  -34.809|    55.23%|   0:00:00.0| 3811.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.252|   -1.252| -34.816|  -34.816|    55.26%|   0:00:02.0| 3811.5M|   WC_VIEW|  default| normalizer_inst/div_in_1_reg_0__10_/Q              |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -1.218|   -1.218| -35.823|  -35.823|    55.26%|   0:00:04.0| 3811.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.216|   -1.216| -35.671|  -35.671|    55.26%|   0:00:00.0| 3811.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.215|   -1.215| -35.660|  -35.660|    55.26%|   0:00:01.0| 3811.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.210|   -1.210| -35.613|  -35.613|    55.26%|   0:00:01.0| 3811.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.209|   -1.209| -35.453|  -35.453|    55.26%|   0:00:00.0| 3811.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.205|   -1.205| -35.393|  -35.393|    55.26%|   0:00:03.0| 3811.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.197|   -1.197| -35.303|  -35.303|    55.26%|   0:00:01.0| 3811.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.197|   -1.197| -35.290|  -35.290|    55.26%|   0:00:01.0| 3811.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.193|   -1.193| -35.207|  -35.207|    55.27%|   0:00:00.0| 3811.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.190|   -1.190| -35.169|  -35.169|    55.27%|   0:00:00.0| 3811.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.189|   -1.189| -35.329|  -35.329|    55.27%|   0:00:01.0| 3811.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.188|   -1.188| -35.328|  -35.328|    55.27%|   0:00:01.0| 3811.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.186|   -1.186| -35.289|  -35.289|    55.28%|   0:00:01.0| 3811.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.182|   -1.182| -35.251|  -35.251|    55.28%|   0:00:01.0| 3811.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.178|   -1.178| -35.049|  -35.049|    55.29%|   0:00:01.0| 3811.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.176|   -1.176| -35.013|  -35.013|    55.29%|   0:00:00.0| 3811.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.173|   -1.173| -34.953|  -34.953|    55.31%|   0:00:01.0| 3811.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.170|   -1.170| -34.925|  -34.925|    55.31%|   0:00:00.0| 3811.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.167|   -1.167| -34.858|  -34.858|    55.33%|   0:00:01.0| 3811.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.166|   -1.166| -34.846|  -34.846|    55.33%|   0:00:01.0| 3811.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.166|   -1.166| -34.803|  -34.803|    55.33%|   0:00:03.0| 3811.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.164|   -1.164| -34.729|  -34.729|    55.35%|   0:00:01.0| 3811.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.164|   -1.164| -34.729|  -34.729|    55.35%|   0:00:01.0| 3811.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.162|   -1.162| -34.686|  -34.686|    55.36%|   0:00:01.0| 3811.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.162|   -1.162| -34.681|  -34.681|    55.36%|   0:00:01.0| 3811.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.159|   -1.159| -34.635|  -34.635|    55.37%|   0:00:00.0| 3811.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.157|   -1.157| -34.621|  -34.621|    55.36%|   0:00:01.0| 3811.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.156|   -1.156| -34.617|  -34.617|    55.36%|   0:00:00.0| 3811.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.156|   -1.156| -34.518|  -34.518|    55.38%|   0:00:01.0| 3811.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.154|   -1.154| -34.488|  -34.488|    55.39%|   0:00:01.0| 3811.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.153|   -1.153| -34.439|  -34.439|    55.39%|   0:00:00.0| 3811.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.152|   -1.152| -34.388|  -34.388|    55.39%|   0:00:01.0| 3811.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.152|   -1.152| -34.365|  -34.365|    55.39%|   0:00:00.0| 3808.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.149|   -1.149| -34.344|  -34.344|    55.40%|   0:00:01.0| 3808.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.149|   -1.149| -34.329|  -34.329|    55.40%|   0:00:01.0| 3808.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.148|   -1.148| -34.308|  -34.308|    55.40%|   0:00:00.0| 3808.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.148|   -1.148| -34.293|  -34.293|    55.40%|   0:00:01.0| 3808.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.147|   -1.147| -34.269|  -34.269|    55.41%|   0:00:01.0| 3808.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.146|   -1.146| -34.264|  -34.264|    55.41%|   0:00:00.0| 3808.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.146|   -1.146| -34.248|  -34.248|    55.42%|   0:00:03.0| 3846.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.146|   -1.146| -34.238|  -34.238|    55.42%|   0:00:00.0| 3846.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.145|   -1.145| -34.269|  -34.269|    55.45%|   0:00:01.0| 3846.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.145|   -1.145| -34.268|  -34.268|    55.45%|   0:00:00.0| 3846.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.145|   -1.145| -34.264|  -34.264|    55.46%|   0:00:01.0| 3846.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.145|   -1.145| -34.245|  -34.245|    55.47%|   0:00:01.0| 3846.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -1.145|   -1.145| -35.407|  -35.407|    55.48%|   0:00:01.0| 3846.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:09:24 real=0:02:03 mem=3846.7M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.003|   -1.145|   0.000|  -35.407|    55.48%|   0:00:01.0| 3846.7M|   WC_VIEW|  default| core2_inst/kmem_instance/Q_reg_8_/D                |
|   0.011|   -1.145|   0.000|  -35.407|    55.48%|   0:00:00.0| 3846.7M|   WC_VIEW|  default| psum_norm_1[6]                                     |
|   0.019|   -1.145|   0.000|  -35.407|    55.48%|   0:00:00.0| 3846.7M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_4_/D            |
|   0.019|   -1.145|   0.000|  -35.407|    55.48%|   0:00:00.0| 3846.7M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_4_/D            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.2 real=0:00:01.0 mem=3846.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:09:25 real=0:02:04 mem=3846.7M) ***
OptDebug: End of Optimizer WNS Pass 5:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.019|  0.000|
|reg2cgate | 0.338|  0.000|
|reg2reg   |-1.145|-35.407|
|HEPG      |-1.145|-35.407|
|All Paths |-1.145|-35.407|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -1.145 TNS Slack -35.407 Density 55.48
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:19:19.8/0:23:50.6 (3.3), mem = 3846.7M
(I,S,L,T): WC_VIEW: 106.512, 30.2091, 1.32821, 138.049
Reclaim Optimization WNS Slack -1.145  TNS Slack -35.407 Density 55.48
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    55.48%|        -|  -1.145| -35.407|   0:00:00.0| 3846.7M|
|    55.44%|       59|  -1.143| -35.086|   0:00:02.0| 3846.7M|
|    55.19%|     1033|  -1.132| -34.945|   0:00:11.0| 3846.7M|
|    55.19%|        9|  -1.132| -34.945|   0:00:01.0| 3846.7M|
|    55.19%|        0|  -1.132| -34.945|   0:00:00.0| 3846.7M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -1.131  TNS Slack -34.945 Density 55.19
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 284 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:37.4) (real = 0:00:16.0) **
(I,S,L,T): WC_VIEW: 106.058, 29.8601, 1.31557, 137.233
*** AreaOpt [finish] : cpu/real = 0:00:37.7/0:00:16.1 (2.3), totSession cpu/real = 1:19:57.5/0:24:06.6 (3.3), mem = 3846.7M
End: Area Reclaim Optimization (cpu=0:00:38, real=0:00:16, mem=3694.66M, totSessionCpu=1:19:57).
*** Starting refinePlace (1:19:58 mem=3694.7M) ***
Total net bbox length = 5.584e+05 (2.687e+05 2.897e+05) (ext = 9.484e+04)
Move report: Timing Driven Placement moves 10990 insts, mean move: 2.73 um, max move: 34.60 um
	Max move on inst (normalizer_inst/FE_RC_2287_0): (299.20, 182.80) --> (321.20, 195.40)
	Runtime: CPU: 0:00:09.4 REAL: 0:00:04.0 MEM: 3776.4MB
Move report: Detail placement moves 6793 insts, mean move: 0.53 um, max move: 3.80 um
	Max move on inst (core1_inst/psum_mem_instance/U748): (143.60, 262.00) --> (141.60, 260.20)
	Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 3776.4MB
Summary Report:
Instances move: 12686 (out of 39289 movable)
Instances flipped: 19
Mean displacement: 2.49 um
Max displacement: 34.60 um (Instance: normalizer_inst/FE_RC_2287_0) (299.2, 182.8) -> (321.2, 195.4)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 5.596e+05 (2.696e+05 2.900e+05) (ext = 9.484e+04)
Runtime: CPU: 0:00:10.8 REAL: 0:00:05.0 MEM: 3776.4MB
*** Finished refinePlace (1:20:09 mem=3776.4M) ***
Finished re-routing un-routed nets (0:00:00.1 3776.4M)


Density : 0.5519
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:12.9 real=0:00:07.0 mem=3776.4M) ***
** GigaOpt Optimizer WNS Slack -1.150 TNS Slack -35.104 Density 55.19
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 6
OptDebug: Start of Optimizer WNS Pass 6:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.002|  0.000|
|reg2cgate | 0.338|  0.000|
|reg2reg   |-1.150|-35.104|
|HEPG      |-1.150|-35.104|
|All Paths |-1.150|-35.104|
+----------+------+-------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.150|   -1.150| -35.104|  -35.104|    55.19%|   0:00:01.0| 3776.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.136|   -1.136| -34.984|  -34.984|    55.23%|   0:00:13.0| 3776.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.136|   -1.136| -34.961|  -34.961|    55.23%|   0:00:05.0| 3814.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.133|   -1.133| -34.897|  -34.897|    55.25%|   0:00:02.0| 3814.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.132|   -1.132| -34.841|  -34.841|    55.26%|   0:00:04.0| 3814.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.128|   -1.128| -34.780|  -34.780|    55.28%|   0:00:03.0| 3852.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.128|   -1.128| -34.780|  -34.780|    55.28%|   0:00:02.0| 3852.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.126|   -1.126| -34.742|  -34.742|    55.30%|   0:00:03.0| 3852.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.126|   -1.126| -34.740|  -34.740|    55.29%|   0:00:02.0| 3852.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.126|   -1.126| -34.695|  -34.695|    55.32%|   0:00:02.0| 3852.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.126|   -1.126| -34.683|  -34.683|    55.33%|   0:00:00.0| 3852.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -1.137|   -1.137| -34.714|  -34.714|    55.63%|   0:00:17.0| 3852.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.137|   -1.137| -34.714|  -34.714|    55.63%|   0:00:00.0| 3852.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:04:29 real=0:00:54.0 mem=3852.7M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.002|   -1.137|   0.000|  -34.714|    55.63%|   0:00:00.0| 3852.7M|   WC_VIEW|  default| core1_inst/kmem_instance/Q_reg_26_/D               |
|   0.006|   -1.137|   0.000|  -34.714|    55.63%|   0:00:00.0| 3852.7M|   WC_VIEW|  default| core1_inst/kmem_instance/Q_reg_26_/D               |
|   0.014|   -1.137|   0.000|  -34.714|    55.63%|   0:00:01.0| 3852.7M|   WC_VIEW|  default| core2_inst/qmem_instance/Q_reg_18_/D               |
|   0.021|   -1.137|   0.000|  -34.714|    55.64%|   0:00:00.0| 3852.7M|   WC_VIEW|  default| core2_inst/qmem_instance/Q_reg_20_/D               |
|   0.021|   -1.137|   0.000|  -34.714|    55.64%|   0:00:00.0| 3852.7M|   WC_VIEW|  default| core2_inst/qmem_instance/Q_reg_20_/D               |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:02.0 real=0:00:01.0 mem=3852.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:04:32 real=0:00:55.0 mem=3852.7M) ***
OptDebug: End of Optimizer WNS Pass 6:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.021|  0.000|
|reg2cgate | 0.338|  0.000|
|reg2reg   |-1.137|-34.714|
|HEPG      |-1.137|-34.714|
|All Paths |-1.137|-34.714|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -1.137 TNS Slack -34.714 Density 55.64
*** Starting refinePlace (1:24:43 mem=3852.7M) ***
Total net bbox length = 5.609e+05 (2.704e+05 2.905e+05) (ext = 9.484e+04)
Move report: Timing Driven Placement moves 9573 insts, mean move: 4.05 um, max move: 52.20 um
	Max move on inst (normalizer_inst/FE_RC_2583_0): (238.00, 359.20) --> (270.40, 379.00)
	Runtime: CPU: 0:00:11.0 REAL: 0:00:05.0 MEM: 3806.7MB
Move report: Detail placement moves 8289 insts, mean move: 1.08 um, max move: 9.00 um
	Max move on inst (normalizer_inst/FE_RC_2287_0): (321.20, 195.40) --> (330.20, 195.40)
	Runtime: CPU: 0:00:06.7 REAL: 0:00:04.0 MEM: 3806.7MB
Summary Report:
Instances move: 12845 (out of 39372 movable)
Instances flipped: 3230
Mean displacement: 3.43 um
Max displacement: 57.00 um (Instance: normalizer_inst/FE_RC_2583_0) (238, 359.2) -> (275.2, 379)
	Length: 4 sites, height: 1 rows, site name: core, cell type: CKND2
Total net bbox length = 5.515e+05 (2.600e+05 2.914e+05) (ext = 9.484e+04)
Runtime: CPU: 0:00:17.7 REAL: 0:00:09.0 MEM: 3806.7MB
*** Finished refinePlace (1:25:01 mem=3806.7M) ***
Finished re-routing un-routed nets (0:00:00.1 3806.7M)


Density : 0.5564
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:20.1 real=0:00:10.0 mem=3806.7M) ***
** GigaOpt Optimizer WNS Slack -1.142 TNS Slack -34.637 Density 55.64
Recovering Place ECO bump
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.142|   -1.142| -34.637|  -34.637|    55.64%|   0:00:00.0| 3806.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.133|   -1.133| -34.533|  -34.533|    55.65%|   0:00:08.0| 3844.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.132|   -1.132| -34.531|  -34.531|    55.65%|   0:00:01.0| 3844.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.132|   -1.132| -34.528|  -34.528|    55.65%|   0:00:00.0| 3844.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.132|   -1.132| -34.528|  -34.528|    55.65%|   0:00:00.0| 3844.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.132|   -1.132| -34.528|  -34.528|    55.65%|   0:00:00.0| 3844.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:42.3 real=0:00:09.0 mem=3844.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:42.3 real=0:00:09.0 mem=3844.8M) ***
*** Starting refinePlace (1:25:46 mem=3844.8M) ***
Total net bbox length = 5.516e+05 (2.601e+05 2.915e+05) (ext = 9.484e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 3844.8MB
Summary Report:
Instances move: 0 (out of 39390 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.516e+05 (2.601e+05 2.915e+05) (ext = 9.484e+04)
Runtime: CPU: 0:00:01.5 REAL: 0:00:01.0 MEM: 3844.8MB
*** Finished refinePlace (1:25:48 mem=3844.8M) ***
Finished re-routing un-routed nets (0:00:00.0 3844.8M)


Density : 0.5565
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:02.9 real=0:00:02.0 mem=3844.8M) ***
** GigaOpt Optimizer WNS Slack -1.132 TNS Slack -34.528 Density 55.65
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.021|  0.000|
|reg2cgate | 0.330|  0.000|
|reg2reg   |-1.132|-34.528|
|HEPG      |-1.132|-34.528|
|All Paths |-1.132|-34.528|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 286 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:57:59 real=0:13:52 mem=3844.8M) ***

(I,S,L,T): WC_VIEW: 106.764, 30.6143, 1.33312, 138.712
*** SetupOpt [finish] : cpu/real = 0:58:10.4/0:14:02.5 (4.1), totSession cpu/real = 1:25:49.8/0:25:31.6 (3.4), mem = 3636.9M
End: GigaOpt Optimization in WNS mode
*** Timing NOT met, worst failing slack is -1.132
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 92, Num usable cells 948
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 948
Begin: GigaOpt Optimization in TNS mode
Info: 3 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:25:50.4/0:25:32.2 (3.4), mem = 3248.9M
(I,S,L,T): WC_VIEW: 106.764, 30.6143, 1.33312, 138.712
*info: 3 clock nets excluded
*info: 2 special nets excluded.
*info: 140 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.132 TNS Slack -34.528 Density 55.65
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.021|  0.000|
|reg2cgate | 0.330|  0.000|
|reg2reg   |-1.132|-34.528|
|HEPG      |-1.132|-34.528|
|All Paths |-1.132|-34.528|
+----------+------+-------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.132|   -1.132| -34.528|  -34.528|    55.65%|   0:00:00.0| 3460.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.129|   -1.129| -34.251|  -34.251|    55.71%|   0:00:19.0| 3862.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.129|   -1.129| -34.201|  -34.201|    55.72%|   0:00:04.0| 3919.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.129|   -1.129| -34.190|  -34.190|    55.72%|   0:00:02.0| 3900.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.129|   -1.129| -34.129|  -34.129|    55.76%|   0:00:04.0| 3900.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__1_/D              |
|  -1.129|   -1.129| -34.078|  -34.078|    55.77%|   0:00:00.0| 3900.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__1_/D              |
|  -1.129|   -1.129| -34.046|  -34.046|    55.78%|   0:00:02.0| 3900.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__1_/D              |
|  -1.129|   -1.129| -34.044|  -34.044|    55.79%|   0:00:01.0| 3900.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__1_/D              |
|  -1.129|   -1.129| -34.011|  -34.011|    55.80%|   0:00:00.0| 3900.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__1_/D              |
|  -1.129|   -1.129| -33.982|  -33.982|    55.80%|   0:00:01.0| 3900.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.129|   -1.129| -33.961|  -33.961|    55.80%|   0:00:01.0| 3900.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.129|   -1.129| -33.940|  -33.940|    55.82%|   0:00:00.0| 3900.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.129|   -1.129| -33.938|  -33.938|    55.81%|   0:00:01.0| 3900.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.129|   -1.129| -33.926|  -33.926|    55.82%|   0:00:00.0| 3900.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.129|   -1.129| -33.924|  -33.924|    55.82%|   0:00:01.0| 3900.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.129|   -1.129| -33.869|  -33.869|    55.82%|   0:00:00.0| 3900.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.129|   -1.129| -33.861|  -33.861|    55.83%|   0:00:01.0| 3900.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.129|   -1.129| -33.855|  -33.855|    55.83%|   0:00:01.0| 3900.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.129|   -1.129| -33.833|  -33.833|    55.83%|   0:00:00.0| 3900.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.129|   -1.129| -33.831|  -33.831|    55.83%|   0:00:01.0| 3900.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.129|   -1.129| -33.791|  -33.791|    55.84%|   0:00:00.0| 3900.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.129|   -1.129| -33.787|  -33.787|    55.84%|   0:00:01.0| 3900.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.129|   -1.129| -33.787|  -33.787|    55.84%|   0:00:00.0| 3900.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.129|   -1.129| -33.721|  -33.721|    55.84%|   0:00:01.0| 3900.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.129|   -1.129| -33.707|  -33.707|    55.85%|   0:00:02.0| 3900.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -1.129|   -1.129| -33.704|  -33.704|    55.85%|   0:00:00.0| 3900.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -1.129|   -1.129| -33.704|  -33.704|    55.85%|   0:00:00.0| 3900.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -1.129|   -1.129| -33.713|  -33.713|    55.86%|   0:00:02.0| 3900.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -1.129|   -1.129| -33.680|  -33.680|    55.86%|   0:00:00.0| 3900.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__2_/D              |
|  -1.129|   -1.129| -33.674|  -33.674|    55.86%|   0:00:00.0| 3900.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__2_/D              |
|  -1.129|   -1.129| -33.651|  -33.651|    55.86%|   0:00:01.0| 3900.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__2_/D              |
|  -1.129|   -1.129| -33.641|  -33.641|    55.86%|   0:00:01.0| 3900.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__2_/D              |
|  -1.129|   -1.129| -33.619|  -33.619|    55.86%|   0:00:00.0| 3900.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__2_/D              |
|  -1.129|   -1.129| -33.619|  -33.619|    55.86%|   0:00:00.0| 3900.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__2_/D              |
|  -1.129|   -1.129| -33.617|  -33.617|    55.87%|   0:00:01.0| 3900.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__2_/D              |
|  -1.129|   -1.129| -33.604|  -33.604|    55.87%|   0:00:00.0| 3900.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__2_/D              |
|  -1.129|   -1.129| -33.594|  -33.594|    55.87%|   0:00:00.0| 3900.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__2_/D              |
|  -1.129|   -1.129| -33.574|  -33.574|    55.87%|   0:00:01.0| 3900.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__3_/D              |
|  -1.129|   -1.129| -33.569|  -33.569|    55.87%|   0:00:00.0| 3900.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__3_/D              |
|  -1.129|   -1.129| -33.566|  -33.566|    55.87%|   0:00:00.0| 3900.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__3_/D              |
|  -1.129|   -1.129| -33.435|  -33.435|    55.87%|   0:00:00.0| 3900.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -1.129|   -1.129| -33.253|  -33.253|    55.87%|   0:00:01.0| 3900.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -1.129|   -1.129| -33.237|  -33.237|    55.87%|   0:00:00.0| 3900.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -1.129|   -1.129| -33.137|  -33.137|    55.87%|   0:00:00.0| 3900.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__3_/D              |
|  -1.129|   -1.129| -33.111|  -33.111|    55.87%|   0:00:00.0| 3900.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__3_/D              |
|  -1.129|   -1.129| -33.101|  -33.101|    55.87%|   0:00:00.0| 3900.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__3_/D              |
|  -1.129|   -1.129| -32.916|  -32.916|    55.87%|   0:00:01.0| 3900.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__3_/D              |
|  -1.129|   -1.129| -32.909|  -32.909|    55.87%|   0:00:00.0| 3900.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__3_/D              |
|  -1.129|   -1.129| -32.706|  -32.706|    55.87%|   0:00:00.0| 3900.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__3_/D              |
|  -1.129|   -1.129| -32.634|  -32.634|    55.87%|   0:00:00.0| 3900.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__3_/D              |
|  -1.129|   -1.129| -32.574|  -32.574|    55.87%|   0:00:01.0| 3900.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__3_/D              |
|  -1.129|   -1.129| -32.563|  -32.563|    55.88%|   0:00:00.0| 3900.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__3_/D              |
|  -1.129|   -1.129| -32.553|  -32.553|    55.88%|   0:00:01.0| 3900.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__3_/D              |
|  -1.129|   -1.129| -32.514|  -32.514|    55.88%|   0:00:00.0| 3900.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__3_/D              |
|  -1.129|   -1.129| -32.514|  -32.514|    55.89%|   0:00:00.0| 3900.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__3_/D              |
|  -1.129|   -1.129| -32.502|  -32.502|    55.89%|   0:00:01.0| 3900.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__3_/D              |
|  -1.129|   -1.129| -32.441|  -32.441|    55.89%|   0:00:01.0| 3900.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__4_/D              |
|  -1.129|   -1.129| -32.419|  -32.419|    55.89%|   0:00:00.0| 3900.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__4_/D              |
|  -1.129|   -1.129| -32.390|  -32.390|    55.90%|   0:00:00.0| 3900.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__4_/D              |
|  -1.129|   -1.129| -32.379|  -32.379|    55.90%|   0:00:01.0| 3900.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__4_/D              |
|  -1.129|   -1.129| -32.353|  -32.353|    55.90%|   0:00:00.0| 3900.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__4_/D              |
|  -1.129|   -1.129| -32.350|  -32.350|    55.90%|   0:00:01.0| 3900.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__4_/D              |
|  -1.129|   -1.129| -32.272|  -32.272|    55.91%|   0:00:01.0| 3900.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -1.129|   -1.129| -32.215|  -32.215|    55.91%|   0:00:02.0| 3900.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_12_/D                      |
|  -1.129|   -1.129| -32.137|  -32.137|    55.91%|   0:00:03.0| 3900.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__5_/D              |
|  -1.129|   -1.129| -32.118|  -32.118|    55.91%|   0:00:00.0| 3900.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__5_/D              |
|  -1.129|   -1.129| -32.096|  -32.096|    55.91%|   0:00:00.0| 3900.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__5_/D              |
|  -1.129|   -1.129| -32.055|  -32.055|    55.91%|   0:00:01.0| 3900.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__5_/D              |
|  -1.129|   -1.129| -32.050|  -32.050|    55.91%|   0:00:00.0| 3900.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__5_/D              |
|  -1.129|   -1.129| -32.030|  -32.030|    55.91%|   0:00:00.0| 3900.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__5_/D              |
|  -1.129|   -1.129| -32.012|  -32.012|    55.91%|   0:00:00.0| 3900.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__5_/D              |
|  -1.129|   -1.129| -31.947|  -31.947|    55.91%|   0:00:01.0| 3900.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__5_/D              |
|  -1.129|   -1.129| -31.896|  -31.896|    55.91%|   0:00:01.0| 3900.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__4_/D              |
|  -1.129|   -1.129| -31.798|  -31.798|    55.91%|   0:00:00.0| 3900.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__4_/D              |
|  -1.129|   -1.129| -31.781|  -31.781|    55.91%|   0:00:00.0| 3900.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__4_/D              |
|  -1.129|   -1.129| -31.778|  -31.778|    55.91%|   0:00:00.0| 3900.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__4_/D              |
|  -1.129|   -1.129| -31.699|  -31.699|    55.91%|   0:00:01.0| 3900.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__5_/D              |
|  -1.129|   -1.129| -31.646|  -31.646|    55.91%|   0:00:00.0| 3900.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__5_/D              |
|  -1.129|   -1.129| -31.530|  -31.530|    55.91%|   0:00:01.0| 3900.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_12_/D                      |
|  -1.129|   -1.129| -31.511|  -31.511|    55.91%|   0:00:01.0| 3900.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__5_/D              |
|  -1.129|   -1.129| -31.508|  -31.508|    55.91%|   0:00:00.0| 3900.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__5_/D              |
|  -1.129|   -1.129| -31.503|  -31.503|    55.91%|   0:00:01.0| 3900.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__5_/D              |
|  -1.129|   -1.129| -31.457|  -31.457|    55.92%|   0:00:01.0| 3900.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_11_/D                      |
|  -1.129|   -1.129| -31.435|  -31.435|    55.92%|   0:00:00.0| 3900.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_11_/D                      |
|  -1.129|   -1.129| -31.319|  -31.319|    55.92%|   0:00:01.0| 3900.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_11_/D                      |
|  -1.129|   -1.129| -31.189|  -31.189|    55.92%|   0:00:00.0| 3900.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_11_/D                      |
|  -1.129|   -1.129| -31.158|  -31.158|    55.92%|   0:00:00.0| 3900.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_11_/D                      |
|  -1.129|   -1.129| -31.126|  -31.126|    55.92%|   0:00:01.0| 3900.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_11_/D                      |
|  -1.129|   -1.129| -31.103|  -31.103|    55.92%|   0:00:01.0| 3900.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_11_/D                      |
|  -1.129|   -1.129| -31.098|  -31.098|    55.92%|   0:00:03.0| 3900.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_11_/D                      |
|  -1.129|   -1.129| -31.090|  -31.090|    55.92%|   0:00:01.0| 3900.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_8_/D                       |
|  -1.129|   -1.129| -31.069|  -31.069|    55.92%|   0:00:00.0| 3900.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_11_/D                      |
|  -1.129|   -1.129| -31.060|  -31.060|    55.92%|   0:00:01.0| 3900.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_8_/D                       |
|  -1.129|   -1.129| -31.021|  -31.021|    55.92%|   0:00:00.0| 3900.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_11_/D                      |
|  -1.129|   -1.129| -31.018|  -31.018|    55.92%|   0:00:00.0| 3900.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_11_/D                      |
|  -1.129|   -1.129| -31.015|  -31.015|    55.93%|   0:00:00.0| 3900.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_11_/D                      |
|  -1.129|   -1.129| -30.203|  -30.203|    55.93%|   0:00:00.0| 3900.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_10_/D                      |
|  -1.129|   -1.129| -29.934|  -29.934|    55.93%|   0:00:00.0| 3900.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_10_/D                      |
|  -1.129|   -1.129| -29.928|  -29.928|    55.93%|   0:00:00.0| 3900.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_10_/D                      |
|  -1.129|   -1.129| -29.925|  -29.925|    55.93%|   0:00:00.0| 3900.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_10_/D                      |
|  -1.129|   -1.129| -29.060|  -29.060|    55.93%|   0:00:00.0| 3900.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_7_/D                       |
|  -1.129|   -1.129| -27.967|  -27.967|    55.93%|   0:00:01.0| 3900.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_7_/D                       |
|  -1.129|   -1.129| -27.592|  -27.592|    55.93%|   0:00:00.0| 3900.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_in_2_reg_0__4_/E               |
|  -1.129|   -1.129| -26.960|  -26.960|    55.93%|   0:00:00.0| 3900.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_5_/D                       |
|  -1.129|   -1.129| -26.688|  -26.688|    55.93%|   0:00:00.0| 3900.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__6_/D              |
|  -1.129|   -1.129| -26.652|  -26.652|    55.93%|   0:00:00.0| 3900.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_in_2_reg_0__4_/E               |
|  -1.129|   -1.129| -24.179|  -24.179|    55.94%|   0:00:01.0| 3900.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__6_/D              |
|  -1.129|   -1.129| -24.134|  -24.134|    55.94%|   0:00:00.0| 3900.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_5_/D                       |
|  -1.129|   -1.129| -24.123|  -24.123|    55.94%|   0:00:01.0| 3900.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_5_/D                       |
|  -1.129|   -1.129| -22.265|  -22.265|    55.94%|   0:00:00.0| 3900.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_5_/D                       |
|  -1.129|   -1.129| -22.193|  -22.193|    55.94%|   0:00:00.0| 3900.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_5_/D                       |
|  -1.129|   -1.129| -22.188|  -22.188|    55.94%|   0:00:01.0| 3900.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_5_/D                       |
|  -1.129|   -1.129| -22.161|  -22.161|    55.94%|   0:00:01.0| 3900.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_5_/D                       |
|  -1.129|   -1.129| -21.569|  -21.569|    55.95%|   0:00:01.0| 3900.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__6_/D              |
|  -1.129|   -1.129| -21.461|  -21.461|    55.95%|   0:00:00.0| 3900.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__6_/D              |
|  -1.129|   -1.129| -21.295|  -21.295|    55.95%|   0:00:00.0| 3900.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__6_/D              |
|  -1.129|   -1.129| -21.138|  -21.138|    55.96%|   0:00:00.0| 3900.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__6_/D              |
|  -1.130|   -1.130| -21.009|  -21.009|    55.97%|   0:00:01.0| 3900.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__6_/D              |
|  -1.130|   -1.130| -21.003|  -21.003|    55.97%|   0:00:00.0| 3900.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__6_/D              |
|  -1.130|   -1.130| -20.954|  -20.954|    55.98%|   0:00:01.0| 3900.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__6_/D              |
|  -1.130|   -1.130| -20.877|  -20.877|    55.98%|   0:00:00.0| 3900.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__6_/D              |
|  -1.130|   -1.130| -20.868|  -20.868|    55.98%|   0:00:00.0| 3900.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__6_/D              |
|  -1.130|   -1.130| -20.789|  -20.789|    56.01%|   0:00:02.0| 3900.8M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_6__fifo_instance/q5_ |
|        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
|  -1.130|   -1.130| -20.779|  -20.779|    56.02%|   0:00:04.0| 3900.8M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_6__fifo_instance/q5_ |
|        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
|  -1.130|   -1.130| -20.705|  -20.705|    56.04%|   0:00:01.0| 3900.8M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_4__fifo_instance/q5_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -1.130|   -1.130| -20.645|  -20.645|    56.04%|   0:00:02.0| 3900.8M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_3__fifo_instance/q2_ |
|        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
|  -1.130|   -1.130| -20.625|  -20.625|    56.05%|   0:00:01.0| 3900.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_4_/D                       |
|  -1.130|   -1.130| -20.625|  -20.625|    56.05%|   0:00:04.0| 3900.8M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_7__fifo_instance/q2_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -1.130|   -1.130| -20.605|  -20.605|    56.05%|   0:00:03.0| 3900.8M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_7__fifo_instance/q2_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -1.130|   -1.130| -20.581|  -20.581|    56.06%|   0:00:03.0| 3900.8M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_5__fifo_instance/q0_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -1.130|   -1.130| -20.560|  -20.560|    56.10%|   0:00:01.0| 3900.8M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_0__fifo_instance/q2_ |
|        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
|  -1.130|   -1.130| -20.560|  -20.560|    56.17%|   0:00:11.0| 3900.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:07:59 real=0:01:59 mem=3900.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:08:00 real=0:01:59 mem=3900.8M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.021|  0.000|
|reg2cgate | 0.330|  0.000|
|reg2reg   |-1.130|-20.560|
|HEPG      |-1.130|-20.560|
|All Paths |-1.130|-20.560|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -1.130 TNS Slack -20.560 Density 56.17
*** Starting refinePlace (1:34:01 mem=3900.8M) ***
Total net bbox length = 5.552e+05 (2.623e+05 2.929e+05) (ext = 9.484e+04)
Move report: Timing Driven Placement moves 13072 insts, mean move: 2.74 um, max move: 21.00 um
	Max move on inst (normalizer_inst/FE_RC_2192_0): (259.60, 251.20) --> (269.80, 240.40)
	Runtime: CPU: 0:00:09.9 REAL: 0:00:04.0 MEM: 3900.8MB
Move report: Detail placement moves 8798 insts, mean move: 1.02 um, max move: 8.60 um
	Max move on inst (normalizer_inst/FE_RC_2587_0): (298.00, 334.00) --> (306.60, 334.00)
	Runtime: CPU: 0:00:07.0 REAL: 0:00:04.0 MEM: 3900.8MB
Summary Report:
Instances move: 14734 (out of 39739 movable)
Instances flipped: 256
Mean displacement: 2.67 um
Max displacement: 26.60 um (Instance: normalizer_inst/FE_OFC2098_sum_7) (279.8, 236.8) -> (297.4, 227.8)
	Length: 6 sites, height: 1 rows, site name: core, cell type: BUFFD2
Total net bbox length = 5.550e+05 (2.616e+05 2.935e+05) (ext = 9.487e+04)
Runtime: CPU: 0:00:17.0 REAL: 0:00:08.0 MEM: 3900.8MB
*** Finished refinePlace (1:34:18 mem=3900.8M) ***
Finished re-routing un-routed nets (0:00:00.1 3900.8M)


Density : 0.5617
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:19.3 real=0:00:10.0 mem=3900.8M) ***
** GigaOpt Optimizer WNS Slack -1.136 TNS Slack -20.828 Density 56.17
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.006| -0.006|
|reg2cgate | 0.330|  0.000|
|reg2reg   |-1.136|-20.822|
|HEPG      |-1.136|-20.822|
|All Paths |-1.136|-20.828|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 368 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:08:20 real=0:02:11 mem=3900.8M) ***

(I,S,L,T): WC_VIEW: 107.292, 31.048, 1.35432, 139.694
*** SetupOpt [finish] : cpu/real = 0:08:30.0/0:02:20.1 (3.6), totSession cpu/real = 1:34:20.4/0:27:52.3 (3.4), mem = 3691.3M
End: GigaOpt Optimization in TNS mode
Info: 3 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:34:21.3/0:27:53.2 (3.4), mem = 3458.3M
(I,S,L,T): WC_VIEW: 107.292, 31.048, 1.35432, 139.694
Reclaim Optimization WNS Slack -1.136  TNS Slack -20.828 Density 56.17
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    56.17%|        -|  -1.136| -20.828|   0:00:00.0| 3458.3M|
|    56.17%|       46|  -1.136| -20.826|   0:00:01.0| 3763.6M|
|    56.12%|       63|  -1.136| -20.772|   0:00:01.0| 3763.6M|
|    55.69%|     1591|  -1.122| -20.808|   0:00:13.0| 3763.6M|
|    55.68%|       54|  -1.122| -20.806|   0:00:00.0| 3763.6M|
|    55.68%|        0|  -1.122| -20.806|   0:00:01.0| 3763.6M|
|    55.68%|        2|  -1.122| -20.806|   0:00:00.0| 3763.6M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -1.122  TNS Slack -20.806 Density 55.68
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 319 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:43.7) (real = 0:00:18.0) **
*** Starting refinePlace (1:35:05 mem=3763.6M) ***
Total net bbox length = 5.554e+05 (2.621e+05 2.934e+05) (ext = 9.487e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.5 REAL: 0:00:00.0 MEM: 3763.5MB
Summary Report:
Instances move: 0 (out of 39666 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.554e+05 (2.621e+05 2.934e+05) (ext = 9.487e+04)
Runtime: CPU: 0:00:01.6 REAL: 0:00:01.0 MEM: 3763.5MB
*** Finished refinePlace (1:35:07 mem=3763.5M) ***
Finished re-routing un-routed nets (0:00:00.0 3763.6M)


Density : 0.5568
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:03.0 real=0:00:02.0 mem=3763.6M) ***
(I,S,L,T): WC_VIEW: 106.547, 30.555, 1.32736, 138.43
*** AreaOpt [finish] : cpu/real = 0:00:46.9/0:00:20.7 (2.3), totSession cpu/real = 1:35:08.3/0:28:13.9 (3.4), mem = 3763.6M
End: Area Reclaim Optimization (cpu=0:00:47, real=0:00:21, mem=3251.58M, totSessionCpu=1:35:08).
Begin: GigaOpt postEco DRV Optimization
Info: 3 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:35:09.3/0:28:14.9 (3.4), mem = 3251.6M
(I,S,L,T): WC_VIEW: 106.547, 30.555, 1.32736, 138.43
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     8|   143|    -0.07|     4|     4|    -0.00|     0|     0|     0|     0|    -1.12|   -20.81|       0|       0|       0|  55.68|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -1.12|   -20.81|       1|       0|       7|  55.68| 0:00:01.0|  3823.5M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -1.12|   -20.81|       0|       0|       0|  55.68| 0:00:00.0|  3823.5M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 319 constrained nets 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 2 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     2 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.


*** Finish DRV Fixing (cpu=0:00:02.0 real=0:00:01.0 mem=3823.5M) ***

*** Starting refinePlace (1:35:16 mem=3823.5M) ***
Total net bbox length = 5.554e+05 (2.621e+05 2.934e+05) (ext = 9.487e+04)
Move report: Detail placement moves 8 insts, mean move: 2.10 um, max move: 3.20 um
	Max move on inst (normalizer_inst/FE_OFC2891_n6424): (251.60, 314.20) --> (254.80, 314.20)
	Runtime: CPU: 0:00:01.5 REAL: 0:00:01.0 MEM: 3823.5MB
Summary Report:
Instances move: 8 (out of 39667 movable)
Instances flipped: 0
Mean displacement: 2.10 um
Max displacement: 3.20 um (Instance: normalizer_inst/FE_OFC2891_n6424) (251.6, 314.2) -> (254.8, 314.2)
	Length: 4 sites, height: 1 rows, site name: core, cell type: BUFFD1
Total net bbox length = 5.554e+05 (2.621e+05 2.934e+05) (ext = 9.487e+04)
Runtime: CPU: 0:00:01.6 REAL: 0:00:01.0 MEM: 3823.5MB
*** Finished refinePlace (1:35:18 mem=3823.5M) ***
Finished re-routing un-routed nets (0:00:00.0 3823.5M)


Density : 0.5568
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:03.0 real=0:00:02.0 mem=3823.5M) ***
(I,S,L,T): WC_VIEW: 106.497, 30.556, 1.32746, 138.381
*** DrvOpt [finish] : cpu/real = 0:00:09.8/0:00:06.8 (1.4), totSession cpu/real = 1:35:19.1/0:28:21.7 (3.4), mem = 3615.6M
End: GigaOpt postEco DRV Optimization
**optDesign ... cpu = 1:26:32, real = 0:24:06, mem = 2562.1M, totSessionCpu=1:35:21 **
**optDesign ... cpu = 1:26:32, real = 0:24:06, mem = 2560.8M, totSessionCpu=1:35:21 **
** Profile ** Start :  cpu=0:00:00.0, mem=3253.1M
** Profile ** Other data :  cpu=0:00:00.2, mem=3253.1M
** Profile ** Overall slacks :  cpu=0:00:00.7, mem=3334.5M
** Profile ** DRVs :  cpu=0:00:01.1, mem=3334.5M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.122  | -1.122  |  0.330  | -0.006  |
|           TNS (ns):| -20.805 | -20.800 |  0.000  | -0.006  |
|    Violating Paths:|   37    |   36    |    0    |    1    |
|          All Paths:|  17969  |  9517   |    1    |  11787  |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 55.678%
Routing Overflow: 0.00% H and 0.00% V
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=3334.5M
Info: 3 clock nets excluded from IPO operation.

Begin: Power Optimization
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2603.08MB/4582.80MB/2953.69MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2603.08MB/4582.80MB/2953.69MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2603.08MB/4582.80MB/2953.69MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-22 03:56:49 (2023-Mar-22 10:56:49 GMT)
2023-Mar-22 03:56:49 (2023-Mar-22 10:56:49 GMT): 10%
2023-Mar-22 03:56:49 (2023-Mar-22 10:56:49 GMT): 20%
2023-Mar-22 03:56:49 (2023-Mar-22 10:56:49 GMT): 30%
2023-Mar-22 03:56:50 (2023-Mar-22 10:56:50 GMT): 40%
2023-Mar-22 03:56:50 (2023-Mar-22 10:56:50 GMT): 50%
2023-Mar-22 03:56:50 (2023-Mar-22 10:56:50 GMT): 60%
2023-Mar-22 03:56:50 (2023-Mar-22 10:56:50 GMT): 70%
2023-Mar-22 03:56:50 (2023-Mar-22 10:56:50 GMT): 80%
2023-Mar-22 03:56:50 (2023-Mar-22 10:56:50 GMT): 90%

Finished Levelizing
2023-Mar-22 03:56:50 (2023-Mar-22 10:56:50 GMT)

Starting Activity Propagation
2023-Mar-22 03:56:50 (2023-Mar-22 10:56:50 GMT)
2023-Mar-22 03:56:50 (2023-Mar-22 10:56:50 GMT): 10%
2023-Mar-22 03:56:50 (2023-Mar-22 10:56:50 GMT): 20%

Finished Activity Propagation
2023-Mar-22 03:56:51 (2023-Mar-22 10:56:51 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=2604.56MB/4582.80MB/2953.69MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-22 03:56:51 (2023-Mar-22 10:56:51 GMT)
2023-Mar-22 03:56:53 (2023-Mar-22 10:56:53 GMT): 10%
2023-Mar-22 03:56:53 (2023-Mar-22 10:56:53 GMT): 20%
2023-Mar-22 03:56:53 (2023-Mar-22 10:56:53 GMT): 30%
2023-Mar-22 03:56:53 (2023-Mar-22 10:56:53 GMT): 40%
2023-Mar-22 03:56:53 (2023-Mar-22 10:56:53 GMT): 50%
2023-Mar-22 03:56:53 (2023-Mar-22 10:56:53 GMT): 60%
2023-Mar-22 03:56:53 (2023-Mar-22 10:56:53 GMT): 70%
2023-Mar-22 03:56:53 (2023-Mar-22 10:56:53 GMT): 80%
2023-Mar-22 03:56:53 (2023-Mar-22 10:56:53 GMT): 90%

Finished Calculating power
2023-Mar-22 03:56:53 (2023-Mar-22 10:56:53 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:01, mem(process/total/peak)=2608.11MB/4583.57MB/2953.69MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2608.11MB/4583.57MB/2953.69MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:04, mem(process/total/peak)=2608.11MB/4583.57MB/2953.69MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2608.11MB/4583.57MB/2953.69MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-22 03:56:53 (2023-Mar-22 10:56:53 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: dualcore
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      105.13732929 	   76.6967%
Total Switching Power:      30.56468875 	   22.2967%
Total Leakage Power:         1.37990445 	    1.0066%
Total Power:               137.08192314
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         81.28       3.037       0.582        84.9       61.93
Macro                                  0           0           0           0           0
IO                                     0           0     7.6e-07     7.6e-07   5.544e-07
Combinational                      23.86       27.53      0.7979       52.18       38.07
Clock (Combinational)           0.001305           0   8.076e-06    0.001313   0.0009579
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              105.1       30.56        1.38       137.1         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      105.1       30.56        1.38       137.1         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk1                            0.001305           0   8.076e-06    0.001313   0.0009579
-----------------------------------------------------------------------------------------
Total                           0.001305           0   8.076e-06    0.001313   0.0009579
-----------------------------------------------------------------------------------------
Clock: clk1
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power: normalizer_inst/FE_OCPC2308_n11602 (BUFFD16):           0.0692
*              Highest Leakage Power: normalizer_inst/FE_RC_2005_0 (ND3D8):        0.0002609
*                Total Cap:      2.27767e-10 F
*                Total instances in design: 39667
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2617.13MB/4583.57MB/2953.69MB)


Phase 1 finished in (cpu = 0:00:07.2) (real = 0:00:02.0) **
+----------+---------+--------+--------+------------+--------+
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 319 constrained nets 
**** End NDR-Layer Usage Statistics ****

Number of insts committed for which the initial cell was dont use = 0
Info : Out of 303 seq cells, 0 cells are internal dont use, and 7 cells are db dont use.
End: Core Power Optimization (cpu = 0:00:10.6) (real = 0:00:04.0) **
(I,S,L,T): WC_VIEW: 106.383, 30.5279, 1.32037, 138.232
*** PowerOpt [finish] : cpu/real = 0:00:10.5/0:00:04.8 (2.2), totSession cpu/real = 1:35:41.1/0:28:35.1 (3.3), mem = 3830.1M
Finished Timing Update in (cpu = 0:00:10.8) (real = 0:00:05.0) **
OPT: Doing preprocessing before recovery...
Checking setup slack degradation ...
Begin: GigaOpt nonLegal postEco optimization
Checking setup slack degradation ...
End: GigaOpt nonLegal postEco optimization
Begin: GigaOpt TNS non-legal recovery
Checking setup slack degradation ...
End: GigaOpt TNS non-legal recovery
*** Starting refinePlace (1:36:35 mem=3827.1M) ***
Total net bbox length = 5.555e+05 (2.622e+05 2.933e+05) (ext = 9.487e+04)
Move report: Detail placement moves 515 insts, mean move: 2.16 um, max move: 12.80 um
	Max move on inst (normalizer_inst/FE_OCPC2824_n5378): (224.60, 253.00) --> (220.80, 244.00)
	Runtime: CPU: 0:00:01.5 REAL: 0:00:01.0 MEM: 3827.1MB
Summary Report:
Instances move: 515 (out of 39667 movable)
Instances flipped: 0
Mean displacement: 2.16 um
Max displacement: 12.80 um (Instance: normalizer_inst/FE_OCPC2824_n5378) (224.6, 253) -> (220.8, 244)
	Length: 4 sites, height: 1 rows, site name: core, cell type: CKBD0
Total net bbox length = 5.566e+05 (2.627e+05 2.939e+05) (ext = 9.487e+04)
Runtime: CPU: 0:00:01.6 REAL: 0:00:01.0 MEM: 3827.1MB
*** Finished refinePlace (1:36:37 mem=3827.1M) ***
Finished re-routing un-routed nets (0:00:00.0 3827.1M)


Density : 0.5577
Max route overflow : 0.0000

Checking setup slack degradation ...
Checking setup slack degradation ...
Begin: Core Power Optimization
*** PowerOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:36:38.5/0:29:10.5 (3.3), mem = 3827.1M
(I,S,L,T): WC_VIEW: 106.62, 30.6922, 1.32909, 138.641
Reclaim Optimization WNS Slack -1.116  TNS Slack -21.658 Density 55.77
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    55.77%|        -|  -1.116| -21.658|   0:00:00.0| 3827.1M|
|    55.77%|        0|  -1.116| -21.658|   0:00:01.0| 3827.1M|
Dumping Information for Job 1346 **WARN: (IMPESI-3014):	The RC network is incomplete for net inst_core1[8]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
 
|    55.77%|      411|  -1.116| -21.663|   0:00:04.0| 3865.3M|
|    55.76%|       34|  -1.116| -21.636|   0:00:02.0| 3860.3M|
|    55.76%|        0|  -1.116| -21.636|   0:00:02.0| 3860.3M|
|    55.76%|        0|  -1.116| -21.636|   0:00:01.0| 3860.3M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -1.116  TNS Slack -21.636 Density 55.76
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 319 constrained nets 
**** End NDR-Layer Usage Statistics ****

Number of insts committed for which the initial cell was dont use = 0
Info : Out of 303 seq cells, 0 cells are internal dont use, and 7 cells are db dont use.
End: Core Power Optimization (cpu = 0:00:39.4) (real = 0:00:13.0) **
(I,S,L,T): WC_VIEW: 106.617, 30.6773, 1.3289, 138.623
*** PowerOpt [finish] : cpu/real = 0:00:39.6/0:00:12.7 (3.1), totSession cpu/real = 1:37:18.1/0:29:23.2 (3.3), mem = 3860.3M
*** Starting refinePlace (1:37:19 mem=3860.3M) ***
Total net bbox length = 5.565e+05 (2.627e+05 2.938e+05) (ext = 9.481e+04)
Move report: Detail placement moves 37 insts, mean move: 2.10 um, max move: 7.60 um
	Max move on inst (normalizer_inst/FE_OFC1998_n12352): (249.00, 236.80) --> (245.00, 233.20)
	Runtime: CPU: 0:00:01.5 REAL: 0:00:01.0 MEM: 3869.4MB
Summary Report:
Instances move: 37 (out of 39628 movable)
Instances flipped: 0
Mean displacement: 2.10 um
Max displacement: 7.60 um (Instance: normalizer_inst/FE_OFC1998_n12352) (249, 236.8) -> (245, 233.2)
	Length: 6 sites, height: 1 rows, site name: core, cell type: BUFFD2
Total net bbox length = 5.566e+05 (2.627e+05 2.938e+05) (ext = 9.481e+04)
Runtime: CPU: 0:00:01.6 REAL: 0:00:01.0 MEM: 3869.4MB
*** Finished refinePlace (1:37:20 mem=3869.4M) ***
Finished re-routing un-routed nets (0:00:00.0 3869.4M)


Density : 0.5576
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:03.0 real=0:00:02.0 mem=3869.4M) ***
Checking setup slack degradation ...
Info: 3 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:37:22.9/0:29:26.7 (3.3), mem = 3869.4M
(I,S,L,T): WC_VIEW: 106.617, 30.6773, 1.3289, 138.623
Info: 3 clock nets excluded from IPO operation.
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.116|   -1.116| -21.636|  -21.636|    55.76%|   0:00:00.0| 4067.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish pre-CTS Optimize Step (cpu=0:00:00.4 real=0:00:00.0 mem=4228.5M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.9 real=0:00:01.0 mem=4228.5M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 319 constrained nets 
**** End NDR-Layer Usage Statistics ****
(I,S,L,T): WC_VIEW: 106.617, 30.6773, 1.3289, 138.623
*** SetupOpt [finish] : cpu/real = 0:00:09.1/0:00:09.2 (1.0), totSession cpu/real = 1:37:31.9/0:29:35.9 (3.3), mem = 4028.5M
Executing incremental physical updates
*** Starting refinePlace (1:37:32 mem=4030.0M) ***
Total net bbox length = 5.566e+05 (2.627e+05 2.938e+05) (ext = 9.481e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.5 REAL: 0:00:01.0 MEM: 4030.0MB
Summary Report:
Instances move: 0 (out of 39628 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.566e+05 (2.627e+05 2.938e+05) (ext = 9.481e+04)
Runtime: CPU: 0:00:01.6 REAL: 0:00:01.0 MEM: 4030.0MB
*** Finished refinePlace (1:37:34 mem=4030.0M) ***
Finished re-routing un-routed nets (0:00:00.0 4030.0M)


Density : 0.5576
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:02.9 real=0:00:02.0 mem=4030.0M) ***
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2728.26MB/5278.47MB/2953.69MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2728.26MB/5278.47MB/2953.69MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2728.26MB/5278.47MB/2953.69MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-22 03:58:03 (2023-Mar-22 10:58:03 GMT)
2023-Mar-22 03:58:03 (2023-Mar-22 10:58:03 GMT): 10%
2023-Mar-22 03:58:03 (2023-Mar-22 10:58:03 GMT): 20%
2023-Mar-22 03:58:03 (2023-Mar-22 10:58:03 GMT): 30%
2023-Mar-22 03:58:03 (2023-Mar-22 10:58:03 GMT): 40%
2023-Mar-22 03:58:03 (2023-Mar-22 10:58:03 GMT): 50%
2023-Mar-22 03:58:04 (2023-Mar-22 10:58:04 GMT): 60%
2023-Mar-22 03:58:04 (2023-Mar-22 10:58:04 GMT): 70%
2023-Mar-22 03:58:04 (2023-Mar-22 10:58:04 GMT): 80%
2023-Mar-22 03:58:04 (2023-Mar-22 10:58:04 GMT): 90%

Finished Levelizing
2023-Mar-22 03:58:04 (2023-Mar-22 10:58:04 GMT)

Starting Activity Propagation
2023-Mar-22 03:58:04 (2023-Mar-22 10:58:04 GMT)
2023-Mar-22 03:58:04 (2023-Mar-22 10:58:04 GMT): 10%
2023-Mar-22 03:58:04 (2023-Mar-22 10:58:04 GMT): 20%

Finished Activity Propagation
2023-Mar-22 03:58:05 (2023-Mar-22 10:58:05 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=2728.66MB/5278.47MB/2953.69MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-22 03:58:05 (2023-Mar-22 10:58:05 GMT)
2023-Mar-22 03:58:07 (2023-Mar-22 10:58:07 GMT): 10%
2023-Mar-22 03:58:07 (2023-Mar-22 10:58:07 GMT): 20%
2023-Mar-22 03:58:07 (2023-Mar-22 10:58:07 GMT): 30%
2023-Mar-22 03:58:07 (2023-Mar-22 10:58:07 GMT): 40%
2023-Mar-22 03:58:07 (2023-Mar-22 10:58:07 GMT): 50%
2023-Mar-22 03:58:07 (2023-Mar-22 10:58:07 GMT): 60%
2023-Mar-22 03:58:07 (2023-Mar-22 10:58:07 GMT): 70%
2023-Mar-22 03:58:07 (2023-Mar-22 10:58:07 GMT): 80%
2023-Mar-22 03:58:07 (2023-Mar-22 10:58:07 GMT): 90%

Finished Calculating power
2023-Mar-22 03:58:07 (2023-Mar-22 10:58:07 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:01, mem(process/total/peak)=2730.44MB/5348.48MB/2953.69MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2730.44MB/5348.48MB/2953.69MB)

Ended Power Analysis: (cpu=0:00:04, real=0:00:04, mem(process/total/peak)=2730.44MB/5348.48MB/2953.69MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2730.44MB/5348.48MB/2953.69MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-22 03:58:07 (2023-Mar-22 10:58:07 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: dualcore
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      105.20647366 	   76.6456%
Total Switching Power:      30.67583017 	   22.3481%
Total Leakage Power:         1.38124503 	    1.0063%
Total Power:               137.26354946
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         81.28       3.043       0.582        84.9       61.85
Macro                                  0           0           0           0           0
IO                                     0           0     7.6e-07     7.6e-07   5.537e-07
Combinational                      23.93       27.63      0.7992       52.36       38.14
Clock (Combinational)           0.001305           0   8.076e-06    0.001313   0.0009566
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              105.2       30.68       1.381       137.3         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      105.2       30.68       1.381       137.3         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk1                            0.001305           0   8.076e-06    0.001313   0.0009566
-----------------------------------------------------------------------------------------
Total                           0.001305           0   8.076e-06    0.001313   0.0009566
-----------------------------------------------------------------------------------------
Clock: clk1
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power: normalizer_inst/FE_OCPC2308_n11602 (BUFFD16):          0.06984
*              Highest Leakage Power: normalizer_inst/FE_RC_2005_0 (ND3D8):        0.0002609
*                Total Cap:      2.28244e-10 F
*                Total instances in design: 39628
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:01, real=0:00:00,
mem(process/total/peak)=2732.50MB/5348.48MB/2953.69MB)

** Power Reclaim End WNS Slack -1.116  TNS Slack -21.636 
End: Power Optimization (cpu=0:02:11, real=0:01:13, mem=3349.05M, totSessionCpu=1:37:42).
**optDesign ... cpu = 1:28:52, real = 0:25:27, mem = 2575.4M, totSessionCpu=1:37:42 **

Active setup views:
 WC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'dualcore' of instances=39628 and nets=41598 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 3284.055M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:39   (Analysis view: WC_VIEW)
 Advancing count:39, Max:-200.0(ps) Min:-200.0(ps) Total:-7800.0(ps)
 Delaying  count:0
--------------------------------------------------
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 3357.09 MB )
[NR-eGR] Read 32480 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3357.09 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 32480
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=41448  numIgnoredNets=0
[NR-eGR] There are 3 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 41448 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 319 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.02% V. EstWL: 1.893960e+04um
[NR-eGR] 
[NR-eGR] Layer group 2: route 41129 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 6.070626e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       109( 0.11%)         4( 0.00%)   ( 0.11%) 
[NR-eGR]      M3  (3)         1( 0.00%)         1( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)        12( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         4( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)        18( 0.02%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]      M8  (8)        23( 0.02%)         0( 0.00%)   ( 0.02%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              167( 0.02%)         5( 0.00%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.40 sec, Real: 1.17 sec, Curr Mem: 3367.75 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
<optDesign CMD> Restore Using all VT Cells
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=3237.74)
Total number of fetched objects 41535
End delay calculation. (MEM=3573.58 CPU=0:00:05.9 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=3573.58 CPU=0:00:07.8 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:10.6 real=0:00:03.0 totSessionCpu=1:37:57 mem=3541.6M)
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2650.02MB/4790.02MB/2953.69MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2650.02MB/4790.02MB/2953.69MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2650.02MB/4790.02MB/2953.69MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-22 03:58:16 (2023-Mar-22 10:58:16 GMT)
2023-Mar-22 03:58:16 (2023-Mar-22 10:58:16 GMT): 10%
2023-Mar-22 03:58:16 (2023-Mar-22 10:58:16 GMT): 20%
2023-Mar-22 03:58:16 (2023-Mar-22 10:58:16 GMT): 30%
2023-Mar-22 03:58:16 (2023-Mar-22 10:58:16 GMT): 40%
2023-Mar-22 03:58:16 (2023-Mar-22 10:58:16 GMT): 50%
2023-Mar-22 03:58:16 (2023-Mar-22 10:58:16 GMT): 60%
2023-Mar-22 03:58:16 (2023-Mar-22 10:58:16 GMT): 70%
2023-Mar-22 03:58:16 (2023-Mar-22 10:58:16 GMT): 80%
2023-Mar-22 03:58:16 (2023-Mar-22 10:58:16 GMT): 90%

Finished Levelizing
2023-Mar-22 03:58:16 (2023-Mar-22 10:58:16 GMT)

Starting Activity Propagation
2023-Mar-22 03:58:16 (2023-Mar-22 10:58:16 GMT)
2023-Mar-22 03:58:17 (2023-Mar-22 10:58:17 GMT): 10%
2023-Mar-22 03:58:17 (2023-Mar-22 10:58:17 GMT): 20%

Finished Activity Propagation
2023-Mar-22 03:58:17 (2023-Mar-22 10:58:17 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=2650.55MB/4790.02MB/2953.69MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-22 03:58:18 (2023-Mar-22 10:58:18 GMT)
2023-Mar-22 03:58:19 (2023-Mar-22 10:58:19 GMT): 10%
2023-Mar-22 03:58:19 (2023-Mar-22 10:58:19 GMT): 20%
2023-Mar-22 03:58:19 (2023-Mar-22 10:58:19 GMT): 30%
2023-Mar-22 03:58:19 (2023-Mar-22 10:58:19 GMT): 40%
2023-Mar-22 03:58:19 (2023-Mar-22 10:58:19 GMT): 50%
2023-Mar-22 03:58:19 (2023-Mar-22 10:58:19 GMT): 60%
2023-Mar-22 03:58:19 (2023-Mar-22 10:58:19 GMT): 70%
2023-Mar-22 03:58:19 (2023-Mar-22 10:58:19 GMT): 80%
2023-Mar-22 03:58:19 (2023-Mar-22 10:58:19 GMT): 90%

Finished Calculating power
2023-Mar-22 03:58:19 (2023-Mar-22 10:58:19 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:01, mem(process/total/peak)=2655.12MB/4870.05MB/2953.69MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2655.12MB/4870.05MB/2953.69MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:04, mem(process/total/peak)=2655.12MB/4870.05MB/2953.69MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2655.12MB/4870.05MB/2953.69MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-22 03:58:19 (2023-Mar-22 10:58:19 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: dualcore

*

*	Power Domain used: 

*              Rail:        VDD      Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/dualcore_preCTS.power

*

-----------------------------------------------------------------------------------------

*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      105.20643586 	   76.6456%
Total Switching Power:      30.67583017 	   22.3481%
Total Leakage Power:         1.38124503 	    1.0063%
Total Power:               137.26351167
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         81.28       3.043       0.582        84.9       61.86
Macro                                  0           0           0           0           0
IO                                     0           0     7.6e-07     7.6e-07   5.537e-07
Combinational                      23.93       27.63      0.7992       52.36       38.14
Clock (Combinational)           0.001305           0   8.076e-06    0.001313   0.0009566
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              105.2       30.68       1.381       137.3         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      105.2       30.68       1.381       137.3         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk1                            0.001305           0   8.076e-06    0.001313   0.0009566
-----------------------------------------------------------------------------------------
Total                           0.001305           0   8.076e-06    0.001313   0.0009566
-----------------------------------------------------------------------------------------
Clock: clk1
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Ended Static Power Report Generation: (cpu=0:00:01, real=0:00:00,
mem(process/total/peak)=2667.18MB/4870.05MB/2953.69MB)


Output file is ./timingReports/dualcore_preCTS.power.
**optDesign ... cpu = 1:29:15, real = 0:25:39, mem = 2576.3M, totSessionCpu=1:38:04 **
cleaningup cpe interface
Reported timing to dir ./timingReports
**optDesign ... cpu = 1:29:15, real = 0:25:40, mem = 2565.0M, totSessionCpu=1:38:04 **
** Profile ** Start :  cpu=0:00:00.0, mem=3259.6M
** Profile ** Other data :  cpu=0:00:00.2, mem=3259.6M
** Profile ** Overall slacks :  cpu=0:00:00.7, mem=3349.1M
** Profile ** Total reports :  cpu=0:00:00.5, mem=3270.1M
** Profile ** DRVs :  cpu=0:00:02.1, mem=3274.5M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.117  | -1.117  |  0.330  | -0.061  |
|           TNS (ns):| -21.680 | -20.532 |  0.000  | -1.147  |
|    Violating Paths:|   101   |   42    |    0    |   59    |
|          All Paths:|  17969  |  9517   |    1    |  11787  |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 55.763%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=3274.5M
**optDesign ... cpu = 1:29:18, real = 0:25:43, mem = 2551.4M, totSessionCpu=1:38:08 **
*** Finished optDesign ***
cleaningup cpe interface
 *** Writing scheduling file: 'scheduling_file.cts.28781' ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
cleaningup cpe interface
**place_opt_design ... cpu = 1:37:18, real = 0:28:32, mem = 3208.9M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3442          4  The version of the capacitance table fil...
WARNING   IMPESI-3014          2  The RC network is incomplete for net %s....
WARNING   IMPOPT-576           1  %d nets have unplaced terms.             
WARNING   IMPOPT-665         105  %s : Net has unplaced terms or is connec...
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
*** Message Summary: 113 warning(s), 0 error(s)

<CMD> addFiller -cell {DCAP DCAP4 DCAP8 DCAP16 DCAP32} -merge true
*INFO: Adding fillers to top-module.
*INFO:   Added 7748 filler insts (cell DCAP32 / prefix FILLER).
*INFO:   Added 1064 filler insts (cell DCAP16 / prefix FILLER).
*INFO:   Added 2697 filler insts (cell DCAP8 / prefix FILLER).
*INFO:   Added 6822 filler insts (cell DCAP4 / prefix FILLER).
*INFO:   Added 19482 filler insts (cell DCAP / prefix FILLER).
*INFO: Total 37813 filler insts added - prefix FILLER (CPU: 0:00:03.3).
For 37813 new insts, 37813 new pwr-pin connections were made to global net 'VDD'.
37813 new gnd-pin connections were made to global net 'VSS'.
*** Applied 2 GNC rules (cpu = 0:00:00.0)
*INFO: Filler mode add_fillers_with_drc is default true to avoid gaps, which may add fillers with violations. Please check the violations for FILLER_incr* fillers and fix them before routeDesign. Set it to false can avoid the violation but may leave gaps.
*INFO: Second pass addFiller without DRC checking.
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst of any cell-type.
<CMD> saveDesign placement.enc
#% Begin save design ... (date=03/22 03:58:26, mem=2471.0M)
% Begin Save ccopt configuration ... (date=03/22 03:58:26, mem=2471.0M)
% End Save ccopt configuration ... (date=03/22 03:58:26, total cpu=0:00:00.1, real=0:00:00.0, peak res=2471.3M, current mem=2471.3M)
% Begin Save netlist data ... (date=03/22 03:58:26, mem=2471.3M)
Writing Binary DB to placement.enc.dat/vbin/dualcore.v.bin in multi-threaded mode...
% End Save netlist data ... (date=03/22 03:58:27, total cpu=0:00:00.2, real=0:00:01.0, peak res=2471.3M, current mem=2471.1M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file placement.enc.dat/dualcore.route.congmap.gz ...
% Begin Save AAE data ... (date=03/22 03:58:27, mem=2472.2M)
Saving AAE Data ...
% End Save AAE data ... (date=03/22 03:58:27, total cpu=0:00:00.1, real=0:00:00.0, peak res=2472.2M, current mem=2472.2M)
Saving scheduling_file.cts.28781 in placement.enc.dat/scheduling_file.cts
% Begin Save clock tree data ... (date=03/22 03:58:27, mem=2472.4M)
% End Save clock tree data ... (date=03/22 03:58:27, total cpu=0:00:00.1, real=0:00:00.0, peak res=2472.4M, current mem=2472.4M)
Saving preference file placement.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving floorplan file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
Saving route file in separate thread ...
Saving property file in separate thread ...
Saving PG file placement.enc.dat/dualcore.pg.gz
** Saving stdCellPlacement_binary (version# 2) ...
Saving property file placement.enc.dat/dualcore.prop
*** Completed saveProperty (cpu=0:00:00.1 real=0:00:00.0 mem=3278.5M) ***
Save Adaptive View Pruing View Names to Binary file
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
*** Completed savePGFile (cpu=0:00:00.2 real=0:00:00.0 mem=3270.5M) ***
TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
*** Completed saveRoute (cpu=0:00:00.5 real=0:00:00.0 mem=3254.4M) ***
TAT_INFO: ::saveRoute REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
Saving rc congestion map placement.enc.dat/dualcore.congmap.gz ...
TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=03/22 03:58:29, mem=2473.7M)
% End Save power constraints data ... (date=03/22 03:58:29, total cpu=0:00:00.1, real=0:00:00.0, peak res=2473.7M, current mem=2473.7M)
Cmin Cmax
Generated self-contained design placement.enc.dat
#% End save design ... (date=03/22 03:58:31, total cpu=0:00:03.6, real=0:00:05.0, peak res=2474.9M, current mem=2474.9M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> set_ccopt_property -update_io_latency false
<CMD> create_ccopt_clock_tree_spec -file ./constraints/dualcore.ccopt
Creating clock tree spec for modes (timing configs): CON
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
** NOTE: Created directory path './constraints' for file './constraints/dualcore.ccopt'.
Wrote: ./constraints/dualcore.ccopt
<CMD> ccopt_design
#% Begin ccopt_design (date=03/22 03:58:34, mem=2367.3M)
Setting ::DelayCal::PrerouteDcFastMode 0
Runtime...
(ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
(ccopt_design): create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): CON
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Extracting original clock gating for clk2...
  clock_tree clk2 contains 5019 sinks and 0 clock gates.
  Extraction for clk2 complete.
Extracting original clock gating for clk2 done.
Extracting original clock gating for clk1...
  clock_tree clk1 contains 5251 sinks and 0 clock gates.
  Extraction for clk1 complete.
Extracting original clock gating for clk1 done.
The skew group clk1/CON was created. It contains 5251 sinks and 1 sources.
The skew group clk2/CON was created. It contains 5019 sinks and 1 sources.
Checking clock tree convergence...
Checking clock tree convergence done.
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
Using CCOpt effort standard.
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=3192.1M, init mem=3195.8M)
*info: Placed = 77441         
*info: Unplaced = 0           
Placement Density:97.89%(311395/318096)
Placement Density (including fixed std cells):97.89%(311395/318096)
Finished checkPlace (total: cpu=0:00:00.6, real=0:00:01.0; vio checks: cpu=0:00:00.4, real=0:00:00.0; mem=3192.1M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.7 real=0:00:00.6)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
route_type is set for at least one key
update_io_latency: 0 (default: true)
Using cell based legalization.
Route type trimming info:
  No route type modifications were made.
Clock tree balancer configuration for clock_trees clk1 clk2:
Non-default CCOpt properties:
  route_type (leaf): default_route_type_leaf (default: default)
  route_type (trunk): default_route_type_nonleaf (default: default)
  route_type (top): default_route_type_nonleaf (default: default)
For power domain auto-default:
  Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
  Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
  Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 318095.640um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner WC:setup, late and power domain auto-default:
  Slew time target (leaf):    0.105ns
  Slew time target (trunk):   0.105ns
  Slew time target (top):     0.105ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.057ns
  Buffer max distance: 562.449um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=562.449um, saturatedSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
  Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=460.465um, saturatedSlew=0.087ns, speed=6205.728um per ns, cellArea=13.291um^2 per 1000um}
  Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=441.111um, saturatedSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}


Logic Sizing Table:

------------------------------------------------------------------
Cell       Instance count    Source         Eligible library cells
------------------------------------------------------------------
CKAN2D0          1           library set    {CKAN2D1 CKAN2D0}
------------------------------------------------------------------


Clock tree balancer configuration for skew_group clk1/CON:
  Sources:                     pin clk1
  Total number of sinks:       5251
  Delay constrained sinks:     5251
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner WC:setup.late:
  Skew target:                 0.057ns
Clock tree balancer configuration for skew_group clk2/CON:
  Sources:                     pin clk2
  Total number of sinks:       5019
  Delay constrained sinks:     5019
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner WC:setup.late:
  Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Primary reporting skew groups are:
skew_group clk1/CON with 5251 clock sinks

Via Selection for Estimated Routes (rule default):

----------------------------------------------------------------
Layer    Via Cell        Res.     Cap.     RC       Top of Stack
Range                    (Ohm)    (fF)     (fs)     Only
----------------------------------------------------------------
M1-M2    VIA12_1cut_V    1.500    0.020    0.030    false
M2-M3    VIA23_1cut      1.500    0.015    0.023    false
M3-M4    VIA34_1cut      1.500    0.015    0.023    false
M4-M5    VIA45_1cut      1.500    0.015    0.023    false
M5-M6    VIA56_1cut      1.500    0.014    0.021    false
M6-M7    VIA67_1cut      0.220    0.071    0.016    false
M7-M8    VIA78_1cut      0.220    0.060    0.013    false
----------------------------------------------------------------

Have 8 CPUs available for CTS. Selected algorithms will run multithreaded.
No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
Validating CTS configuration done. (took cpu=0:00:02.6 real=0:00:02.5)
CCOpt configuration status: all checks passed.
External - Set all clocks to propagated mode...
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

External - Set all clocks to propagated mode done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:03.3 real=0:00:03.2)
CCOpt::Phase::Initialization done. (took cpu=0:00:03.3 real=0:00:03.2)
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
             0V	    VSS
           0.9V	    VDD

Starting Activity Propagation
2023-Mar-22 03:58:42 (2023-Mar-22 10:58:42 GMT)
2023-Mar-22 03:58:43 (2023-Mar-22 10:58:43 GMT): 10%
2023-Mar-22 03:58:43 (2023-Mar-22 10:58:43 GMT): 20%

Finished Activity Propagation
2023-Mar-22 03:58:44 (2023-Mar-22 10:58:44 GMT)
Initializing cpe interface
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
CCOpt::Phase::PreparingToBalance...
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Leaving CCOpt scope - Initializing activity data...
Leaving CCOpt scope - Initializing activity data done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 39 advancing pin insertion delay (0.380% of 10270 clock tree sinks)
Found 0 delaying pin insertion delay (0.000% of 10270 clock tree sinks)
Leaving CCOpt scope - optDesignGlobalRouteStep...
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 3434.07 MB )
[NR-eGR] Read 32480 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3434.07 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 32480
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=41448  numIgnoredNets=0
[NR-eGR] There are 3 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 41448 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 319 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.02% V. EstWL: 1.893960e+04um
[NR-eGR] 
[NR-eGR] Layer group 2: route 41129 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 6.070626e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       109( 0.11%)         4( 0.00%)   ( 0.11%) 
[NR-eGR]      M3  (3)         1( 0.00%)         1( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)        12( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         4( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)        18( 0.02%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]      M8  (8)        23( 0.02%)         0( 0.00%)   ( 0.02%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              167( 0.02%)         5( 0.00%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 139568
[NR-eGR]     M2  (2V) length: 2.566223e+05um, number of vias: 206435
[NR-eGR]     M3  (3H) length: 2.640681e+05um, number of vias: 7960
[NR-eGR]     M4  (4V) length: 5.711754e+04um, number of vias: 3331
[NR-eGR]     M5  (5H) length: 2.138850e+04um, number of vias: 2633
[NR-eGR]     M6  (6V) length: 1.347842e+04um, number of vias: 2179
[NR-eGR]     M7  (7H) length: 9.481100e+03um, number of vias: 2743
[NR-eGR]     M8  (8V) length: 1.150899e+04um, number of vias: 0
[NR-eGR] Total length: 6.336650e+05um, number of vias: 364849
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 3.557740e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 3.06 sec, Real: 2.03 sec, Curr Mem: 3420.26 MB )
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:03.2 real=0:00:02.2)
Rebuilding timing graph...
Rebuilding timing graph done.
Legalization setup...
Using cell based legalization.
Legalization setup done. (took cpu=0:00:00.7 real=0:00:00.5)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
cloning_copy_activity: 1 (default: false)
cts_merge_clock_gates is set for at least one key
cts_merge_clock_logic is set for at least one key
route_type is set for at least one key
update_io_latency: 0 (default: true)
Route type trimming info:
  No route type modifications were made.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Clock tree balancer configuration for clock_trees clk1 clk2:
Non-default CCOpt properties:
  cts_merge_clock_gates: true (default: false)
  cts_merge_clock_logic: true (default: false)
  route_type (leaf): default_route_type_leaf (default: default)
  route_type (trunk): default_route_type_nonleaf (default: default)
  route_type (top): default_route_type_nonleaf (default: default)
For power domain auto-default:
  Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
  Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
  Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 318095.640um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner WC:setup, late and power domain auto-default:
  Slew time target (leaf):    0.105ns
  Slew time target (trunk):   0.105ns
  Slew time target (top):     0.105ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.057ns
  Buffer max distance: 562.449um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=562.449um, saturatedSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
  Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=460.465um, saturatedSlew=0.087ns, speed=6205.728um per ns, cellArea=13.291um^2 per 1000um}
  Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=441.111um, saturatedSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}


Logic Sizing Table:

------------------------------------------------------------------
Cell       Instance count    Source         Eligible library cells
------------------------------------------------------------------
CKAN2D0          1           library set    {CKAN2D1 CKAN2D0}
------------------------------------------------------------------


Clock tree balancer configuration for skew_group clk1/CON:
  Sources:                     pin clk1
  Total number of sinks:       5251
  Delay constrained sinks:     5251
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner WC:setup.late:
  Skew target:                 0.057ns
Clock tree balancer configuration for skew_group clk2/CON:
  Sources:                     pin clk2
  Total number of sinks:       5019
  Delay constrained sinks:     5019
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner WC:setup.late:
  Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Primary reporting skew groups are:
skew_group clk1/CON with 5251 clock sinks

Via Selection for Estimated Routes (rule default):

----------------------------------------------------------------
Layer    Via Cell        Res.     Cap.     RC       Top of Stack
Range                    (Ohm)    (fF)     (fs)     Only
----------------------------------------------------------------
M1-M2    VIA12_1cut_V    1.500    0.020    0.030    false
M2-M3    VIA23_1cut      1.500    0.015    0.023    false
M3-M4    VIA34_1cut      1.500    0.015    0.023    false
M4-M5    VIA45_1cut      1.500    0.015    0.023    false
M5-M6    VIA56_1cut      1.500    0.014    0.021    false
M6-M7    VIA67_1cut      0.220    0.071    0.016    false
M7-M8    VIA78_1cut      0.220    0.060    0.013    false
----------------------------------------------------------------

Have 8 CPUs available for CTS. Selected algorithms will run multithreaded.
No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
Validating CTS configuration done. (took cpu=0:00:01.9 real=0:00:01.9)
CCOpt configuration status: all checks passed.
Adding exclusion drivers to pins that are effective_sink_type exclude...
    Adding exclusion drivers (these will be instances of the smallest area library cells).
  No exclusion drivers are needed.
Adding exclusion drivers to pins that are effective_sink_type exclude done.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.
  
Antenna diode management done.
Adding driver cells for primary IOs...
  
  ----------------------------------------------------------------------------------------------
  CCOpt reported the following when adding drivers below input ports and above output ports     
  ----------------------------------------------------------------------------------------------
    (empty table)
  ----------------------------------------------------------------------------------------------
  
  
Adding driver cells for primary IOs done.
Adding driver cell for primary IO roots...
Adding driver cell for primary IO roots done.
Maximizing clock DAG abstraction...
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:08.0 real=0:00:05.4)
Synthesizing clock trees...
  Preparing To Balance...
  Checking for inverting clock gates...
  Checking for inverting clock gates done.
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=1, total=1
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=2.160um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=697.000um, total=697.000um
    Clock DAG library cell distribution before merging {count}:
     Logics: CKAN2D0: 1 
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    
    Clock logic merging summary:
    
    -----------------------------------------------------------
    Description                           Number of occurrences
    -----------------------------------------------------------
    Total clock logics                              1
    Globally unique logic expressions               1
    Potentially mergeable clock logics              0
    Actually merged clock logics                    0
    -----------------------------------------------------------
    
    --------------------------------------------
    Cannot merge reason    Number of occurrences
    --------------------------------------------
    GloballyUnique                   1
    --------------------------------------------
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Preparing To Balance done. (took cpu=0:00:00.6 real=0:00:00.6)
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=1, total=1
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=2.160um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=697.000um, total=697.000um
    Clock DAG library cell distribution before clustering {count}:
     Logics: CKAN2D1: 1 
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
    Bottom-up phase...
    Clustering clock_tree clk2...
        Clock tree timing engine global stage delay update for WC:setup.late...
        Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.4 real=0:00:00.1)
    Clustering clock_tree clk2 done.
    Clustering clock_tree clk1...
    Clustering clock_tree clk1 done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=119, i=0, icg=0, nicg=0, l=1, total=120
      cell areas       : b=1188.720um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1190.880um^2
      hp wire lengths  : top=0.000um, trunk=2694.200um, leaf=9737.500um, total=12431.700um
    Clock DAG library cell distribution after bottom-up phase {count}:
       Bufs: CKBD16: 114 CKBD12: 5 
     Logics: CKAN2D1: 1 
    Bottom-up phase done. (took cpu=0:00:05.3 real=0:00:05.0)
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with FGC disabled for clock sinks and datapath.
*** Starting refinePlace (1:38:47 mem=3864.4M) ***
Total net bbox length = 5.674e+05 (2.684e+05 2.989e+05) (ext = 9.511e+04)
Move report: Detail placement moves 16257 insts, mean move: 0.85 um, max move: 12.60 um
	Max move on inst (core1_inst/psum_mem_instance/U543): (38.60, 280.00) --> (31.40, 285.40)
	Runtime: CPU: 0:00:05.3 REAL: 0:00:03.0 MEM: 3864.4MB
Summary Report:
Instances move: 7875 (out of 39747 movable)
Instances flipped: 0
Mean displacement: 0.84 um
Max displacement: 12.60 um (Instance: core1_inst/psum_mem_instance/U543) (38.6, 280) -> (31.4, 285.4)
	Length: 7 sites, height: 1 rows, site name: core, cell type: AOI22D0
Total net bbox length = 5.699e+05 (2.702e+05 2.997e+05) (ext = 9.509e+04)
Runtime: CPU: 0:00:05.4 REAL: 0:00:03.0 MEM: 3864.4MB
*** Finished refinePlace (1:38:52 mem=3864.4M) ***
    Moved 3326, flipped 273 and cell swapped 0 of 10390 clock instance(s) during refinement.
    The largest move was 7.2 microns for core2_inst/qmem_instance/memory5_reg_7_.
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:06.4 real=0:00:04.2)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Clock tree timing engine global stage delay update for WC:setup.late...
    Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.4 real=0:00:00.1)
    
    Clock tree legalization - Histogram:
    ====================================
    
    --------------------------------
    Movement (um)    Number of cells
    --------------------------------
    [1.8,2.16)              2
    [2.16,2.52)             0
    [2.52,2.88)             1
    [2.88,3.24)             2
    [3.24,3.6)              9
    [3.6,3.96)              0
    [3.96,4.32)             0
    [4.32,4.68)             0
    [4.68,5.04)             0
    [5.04,5.4)              1
    --------------------------------
    
    
    Clock tree legalization - Top 10 Movements:
    ===========================================
    
    -----------------------------------------------------------------------------------------------------------------------------------------------------
    Movement (um)    Desired              Achieved             Node
                     location             location             
    -----------------------------------------------------------------------------------------------------------------------------------------------------
         5.4         (55.800,285.400)     (61.200,285.400)     CTS_ccl_a_buf_00371 (a lib_cell CKBD16) at (61.200,285.400), in power domain auto-default
         3.6         (279.600,433.000)    (283.200,433.000)    CTS_ccl_a_buf_00300 (a lib_cell CKBD16) at (283.200,433.000), in power domain auto-default
         3.6         (192.200,191.800)    (192.200,188.200)    CTS_ccl_a_buf_00198 (a lib_cell CKBD16) at (192.200,188.200), in power domain auto-default
         3.6         (290.600,121.600)    (290.600,118.000)    CTS_ccl_a_buf_00106 (a lib_cell CKBD16) at (290.600,118.000), in power domain auto-default
         3.6         (121.200,121.600)    (121.200,125.200)    CTS_ccl_a_buf_00050 (a lib_cell CKBD16) at (121.200,125.200), in power domain auto-default
         3.6         (275.600,433.000)    (275.600,429.400)    CTS_ccl_a_buf_00366 (a lib_cell CKBD16) at (275.600,429.400), in power domain auto-default
         3.6         (55.800,285.400)     (55.800,289.000)     CTS_ccl_a_buf_00362 (a lib_cell CKBD16) at (55.800,289.000), in power domain auto-default
         3.6         (192.200,191.800)    (192.200,195.400)    CTS_ccl_buf_00200 (a lib_cell CKBD16) at (192.200,195.400), in power domain auto-default
         3.6         (460.400,121.600)    (460.400,118.000)    CTS_ccl_a_buf_00174 (a lib_cell CKBD16) at (460.400,118.000), in power domain auto-default
         3.6         (121.200,121.600)    (121.200,118.000)    CTS_ccl_a_buf_00177 (a lib_cell CKBD16) at (121.200,118.000), in power domain auto-default
    -----------------------------------------------------------------------------------------------------------------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:07.7 real=0:00:05.1)
    Clock DAG stats after 'Clustering':
      cell counts      : b=119, i=0, icg=0, nicg=0, l=1, total=120
      cell areas       : b=1188.720um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1190.880um^2
      cell capacitance : b=0.649pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.650pF
      sink capacitance : count=10270, total=8.976pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.623pF, leaf=6.453pF, total=7.076pF
      wire lengths     : top=0.000um, trunk=4044.993um, leaf=37805.125um, total=41850.118um
      hp wire lengths  : top=0.000um, trunk=2710.600um, leaf=9806.100um, total=12516.700um
    Clock DAG net violations after 'Clustering': none
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Trunk : target=0.105ns count=15 avg=0.060ns sd=0.027ns min=0.004ns max=0.086ns {6 <= 0.063ns, 8 <= 0.084ns, 1 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=107 avg=0.090ns sd=0.005ns min=0.058ns max=0.104ns {1 <= 0.063ns, 3 <= 0.084ns, 94 <= 0.094ns, 5 <= 0.100ns, 4 <= 0.105ns}
    Clock DAG library cell distribution after 'Clustering' {count}:
       Bufs: CKBD16: 114 CKBD12: 5 
     Logics: CKAN2D1: 1 
    Primary reporting skew groups after 'Clustering':
      skew_group clk1/CON: insertion delay [min=0.233, max=0.396, avg=0.249, sd=0.016], skew [0.163 vs 0.057*], 99.1% {0.233, 0.291} (wid=0.034 ws=0.031) (gid=0.394 gs=0.179)
    Skew group summary after 'Clustering':
      skew_group clk1/CON: insertion delay [min=0.233, max=0.396, avg=0.249, sd=0.016], skew [0.163 vs 0.057*], 99.1% {0.233, 0.291} (wid=0.034 ws=0.031) (gid=0.394 gs=0.179)
      skew_group clk2/CON: insertion delay [min=0.226, max=0.254, avg=0.240, sd=0.007], skew [0.027 vs 0.057], 100% {0.226, 0.254} (wid=0.030 ws=0.027) (gid=0.228 gs=0.009)
    Legalizer API calls during this step: 1793 succeeded with high effort: 1793 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Clustering done. (took cpu=0:00:13.4 real=0:00:10.5)
  Looking for fanout violations...
  Looking for fanout violations done.
  CongRepair After Initial Clustering...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Leaving CCOpt scope - Early Global Route...
  Clock implementation routing...
Net route status summary:
  Clock:       122 (unrouted=122, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 51152 (unrouted=9708, trialRouted=41444, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=9697, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR only...
      Early Global Route - eGR->NR step...
(ccopt eGR): There are 122 nets for routing of which 122 have one or more fixed wires.
(ccopt eGR): Start to route 122 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 3860.75 MB )
[NR-eGR] Read 58504 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 3860.75 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 58504
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=41566  numIgnoredNets=41445
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 121 clock nets ( 121 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 121 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 121 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.05% V. EstWL: 4.035420e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 106 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 106 net(s) in layer range [3, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 7.480080e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 82 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 82 net(s) in layer range [3, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.016334e+05um
[NR-eGR] 
[NR-eGR] Create a new net group with 33 nets and layer range [2, 8]
[NR-eGR] Layer group 4: route 33 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.233882e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)        31( 0.03%)   ( 0.03%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total               31( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 139803
[NR-eGR]     M2  (2V) length: 2.472287e+05um, number of vias: 199943
[NR-eGR]     M3  (3H) length: 2.649580e+05um, number of vias: 13036
[NR-eGR]     M4  (4V) length: 6.775894e+04um, number of vias: 4263
[NR-eGR]     M5  (5H) length: 2.343920e+04um, number of vias: 3213
[NR-eGR]     M6  (6V) length: 1.461102e+04um, number of vias: 2179
[NR-eGR]     M7  (7H) length: 9.481100e+03um, number of vias: 2743
[NR-eGR]     M8  (8V) length: 1.150899e+04um, number of vias: 0
[NR-eGR] Total length: 6.389860e+05um, number of vias: 365180
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 4.091720e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]     M1  (1H) length: 0.000000e+00um, number of vias: 10509
[NR-eGR]     M2  (2V) length: 9.323400e+03um, number of vias: 12961
[NR-eGR]     M3  (3H) length: 1.767670e+04um, number of vias: 5252
[NR-eGR]     M4  (4V) length: 1.073380e+04um, number of vias: 932
[NR-eGR]     M5  (5H) length: 2.050700e+03um, number of vias: 580
[NR-eGR]     M6  (6V) length: 1.132600e+03um, number of vias: 0
[NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 4.091720e+04um, number of vias: 30234
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 4.091720e+04um, number of vias: 30234
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.73 sec, Real: 1.78 sec, Curr Mem: 3491.75 MB )
Generated NR early global route guides for clocks to: /tmp/innovus_temp_28781_ieng6-ece-03.ucsd.edu_agnaneswaran_obSaZT/.rgf9v5fiu
      Early Global Route - eGR->NR step done. (took cpu=0:00:02.0 real=0:00:02.1)
    Routing using eGR only done.
Net route status summary:
  Clock:       122 (unrouted=1, trialRouted=0, noStatus=0, routed=121, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 51152 (unrouted=9708, trialRouted=41444, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=9697, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

  Clock implementation routing done.
  CCOpt: Starting congestion repair using flow wrapper...
    Congestion Repair...

Starting congRepair ...
Collecting buffer chain nets ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 3531.62 MB )
[NR-eGR] Read 32480 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3531.62 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 32480
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 121  Num Prerouted Wires = 30894
[NR-eGR] Read numTotalNets=41566  numIgnoredNets=121
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0 
[NR-eGR] Rule id: 1  Nets: 41445 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 319 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.02% V. EstWL: 1.894680e+04um
[NR-eGR] 
[NR-eGR] Layer group 2: route 41126 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 5.773446e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-6)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       127( 0.12%)         3( 0.00%)         0( 0.00%)   ( 0.13%) 
[NR-eGR]      M3  (3)         5( 0.00%)         0( 0.00%)         1( 0.00%)   ( 0.01%) 
[NR-eGR]      M4  (4)        75( 0.08%)         0( 0.00%)         0( 0.00%)   ( 0.08%) 
[NR-eGR]      M5  (5)         2( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         7( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M7  (7)        17( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]      M8  (8)        23( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total              256( 0.04%)         3( 0.00%)         1( 0.00%)   ( 0.04%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 1.50 seconds, mem = 3540.8M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 139805
[NR-eGR]     M2  (2V) length: 2.390548e+05um, number of vias: 199065
[NR-eGR]     M3  (3H) length: 2.565887e+05um, number of vias: 14933
[NR-eGR]     M4  (4V) length: 7.391126e+04um, number of vias: 5098
[NR-eGR]     M5  (5H) length: 3.377630e+04um, number of vias: 3404
[NR-eGR]     M6  (6V) length: 1.755376e+04um, number of vias: 2182
[NR-eGR]     M7  (7H) length: 9.404800e+03um, number of vias: 2748
[NR-eGR]     M8  (8V) length: 1.160699e+04um, number of vias: 0
[NR-eGR] Total length: 6.418966e+05um, number of vias: 367235
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.60 seconds, mem = 3501.8M
End of congRepair (cpu=0:00:03.2, real=0:00:02.0)
    Congestion Repair done. (took cpu=0:00:03.3 real=0:00:02.3)
  CCOpt: Starting congestion repair using flow wrapper done.
  Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:06.4 real=0:00:05.2)
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'dualcore' of instances=77560 and nets=51274 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:01.0  MEM: 3505.453M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.8 real=0:00:00.9)
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.4 real=0:00:00.1)
  Clock DAG stats after clustering cong repair call:
    cell counts      : b=119, i=0, icg=0, nicg=0, l=1, total=120
    cell areas       : b=1188.720um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1190.880um^2
    cell capacitance : b=0.649pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.650pF
    sink capacitance : count=10270, total=8.976pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.634pF, leaf=6.556pF, total=7.190pF
    wire lengths     : top=0.000um, trunk=4044.993um, leaf=37805.125um, total=41850.118um
    hp wire lengths  : top=0.000um, trunk=2710.600um, leaf=9806.100um, total=12516.700um
  Clock DAG net violations after clustering cong repair call:
    Remaining Transition : {count=1, worst=[0.001ns]} avg=0.001ns sd=0.000ns sum=0.001ns
  Clock DAG primary half-corner transition distribution after clustering cong repair call:
    Trunk : target=0.105ns count=15 avg=0.060ns sd=0.027ns min=0.004ns max=0.086ns {5 <= 0.063ns, 9 <= 0.084ns, 1 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=107 avg=0.091ns sd=0.005ns min=0.059ns max=0.106ns {1 <= 0.063ns, 2 <= 0.084ns, 90 <= 0.094ns, 9 <= 0.100ns, 4 <= 0.105ns} {1 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
  Clock DAG library cell distribution after clustering cong repair call {count}:
     Bufs: CKBD16: 114 CKBD12: 5 
   Logics: CKAN2D1: 1 
  Primary reporting skew groups after clustering cong repair call:
    skew_group clk1/CON: insertion delay [min=0.235, max=0.397, avg=0.251, sd=0.016], skew [0.162 vs 0.057*], 99.3% {0.235, 0.292} (wid=0.034 ws=0.031) (gid=0.395 gs=0.179)
  Skew group summary after clustering cong repair call:
    skew_group clk1/CON: insertion delay [min=0.235, max=0.397, avg=0.251, sd=0.016], skew [0.162 vs 0.057*], 99.3% {0.235, 0.292} (wid=0.034 ws=0.031) (gid=0.395 gs=0.179)
    skew_group clk2/CON: insertion delay [min=0.227, max=0.254, avg=0.241, sd=0.007], skew [0.028 vs 0.057], 100% {0.227, 0.254} (wid=0.030 ws=0.027) (gid=0.229 gs=0.009)
  CongRepair After Initial Clustering done. (took cpu=0:00:08.2 real=0:00:06.7)
  Stage::Clustering done. (took cpu=0:00:21.6 real=0:00:17.3)
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=119, i=0, icg=0, nicg=0, l=1, total=120
      cell areas       : b=1190.880um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1193.040um^2
      cell capacitance : b=0.650pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.651pF
      sink capacitance : count=10270, total=8.976pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.634pF, leaf=6.556pF, total=7.190pF
      wire lengths     : top=0.000um, trunk=4046.193um, leaf=37804.125um, total=41850.318um
      hp wire lengths  : top=0.000um, trunk=2710.600um, leaf=9806.100um, total=12516.700um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Trunk : target=0.105ns count=15 avg=0.060ns sd=0.027ns min=0.004ns max=0.086ns {5 <= 0.063ns, 9 <= 0.084ns, 1 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=107 avg=0.091ns sd=0.005ns min=0.059ns max=0.104ns {1 <= 0.063ns, 3 <= 0.084ns, 90 <= 0.094ns, 9 <= 0.100ns, 4 <= 0.105ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
       Bufs: CKBD16: 115 CKBD12: 4 
     Logics: CKAN2D1: 1 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
      skew_group clk1/CON: insertion delay [min=0.237, max=0.397], skew [0.160 vs 0.057*]
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group clk1/CON: insertion delay [min=0.237, max=0.397], skew [0.160 vs 0.057*]
      skew_group clk2/CON: insertion delay [min=0.227, max=0.254], skew [0.028 vs 0.057]
    Legalizer API calls during this step: 1 succeeded with high effort: 1 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.2 real=0:00:00.2)
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=119, i=0, icg=0, nicg=0, l=1, total=120
      cell areas       : b=1190.880um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1193.040um^2
      cell capacitance : b=0.650pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.651pF
      sink capacitance : count=10270, total=8.976pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.634pF, leaf=6.556pF, total=7.190pF
      wire lengths     : top=0.000um, trunk=4046.193um, leaf=37804.125um, total=41850.318um
      hp wire lengths  : top=0.000um, trunk=2710.600um, leaf=9806.100um, total=12516.700um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Trunk : target=0.105ns count=15 avg=0.060ns sd=0.027ns min=0.004ns max=0.086ns {5 <= 0.063ns, 9 <= 0.084ns, 1 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=107 avg=0.091ns sd=0.005ns min=0.059ns max=0.104ns {1 <= 0.063ns, 3 <= 0.084ns, 90 <= 0.094ns, 9 <= 0.100ns, 4 <= 0.105ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
       Bufs: CKBD16: 115 CKBD12: 4 
     Logics: CKAN2D1: 1 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk1/CON: insertion delay [min=0.237, max=0.397, avg=0.251, sd=0.016], skew [0.160 vs 0.057*], 99.3% {0.237, 0.294} (wid=0.034 ws=0.031) (gid=0.395 gs=0.177)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk1/CON: insertion delay [min=0.237, max=0.397, avg=0.251, sd=0.016], skew [0.160 vs 0.057*], 99.3% {0.237, 0.294} (wid=0.034 ws=0.031) (gid=0.395 gs=0.177)
      skew_group clk2/CON: insertion delay [min=0.227, max=0.254, avg=0.241, sd=0.007], skew [0.028 vs 0.057], 100% {0.227, 0.254} (wid=0.030 ws=0.027) (gid=0.229 gs=0.009)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.3 real=0:00:00.3)
  Stage::DRV Fixing done. (took cpu=0:00:00.5 real=0:00:00.6)
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=118, i=0, icg=0, nicg=0, l=1, total=119
      cell areas       : b=1178.640um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1180.800um^2
      cell capacitance : b=0.643pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.644pF
      sink capacitance : count=10270, total=8.976pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.679pF, leaf=6.556pF, total=7.235pF
      wire lengths     : top=0.000um, trunk=4327.693um, leaf=37804.125um, total=42131.818um
      hp wire lengths  : top=0.000um, trunk=2572.200um, leaf=9806.100um, total=12378.300um
    Clock DAG net violations after 'Removing unnecessary root buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Trunk : target=0.105ns count=14 avg=0.067ns sd=0.030ns min=0.009ns max=0.101ns {4 <= 0.063ns, 5 <= 0.084ns, 2 <= 0.094ns, 2 <= 0.100ns, 1 <= 0.105ns}
      Leaf  : target=0.105ns count=107 avg=0.091ns sd=0.005ns min=0.059ns max=0.104ns {1 <= 0.063ns, 3 <= 0.084ns, 90 <= 0.094ns, 9 <= 0.100ns, 4 <= 0.105ns}
    Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
       Bufs: CKBD16: 113 CKBD12: 5 
     Logics: CKAN2D1: 1 
    Primary reporting skew groups after 'Removing unnecessary root buffering':
      skew_group clk1/CON: insertion delay [min=0.237, max=0.397], skew [0.160 vs 0.057*]
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group clk1/CON: insertion delay [min=0.237, max=0.397], skew [0.160 vs 0.057*]
      skew_group clk2/CON: insertion delay [min=0.169, max=0.214], skew [0.045 vs 0.057]
    Legalizer API calls during this step: 27 succeeded with high effort: 27 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.6 real=0:00:00.6)
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=118, i=0, icg=0, nicg=0, l=1, total=119
      cell areas       : b=1178.640um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1180.800um^2
      cell capacitance : b=0.643pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.644pF
      sink capacitance : count=10270, total=8.976pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.679pF, leaf=6.556pF, total=7.235pF
      wire lengths     : top=0.000um, trunk=4327.693um, leaf=37804.125um, total=42131.818um
      hp wire lengths  : top=0.000um, trunk=2572.200um, leaf=9806.100um, total=12378.300um
    Clock DAG net violations after 'Removing unconstrained drivers': none
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Trunk : target=0.105ns count=14 avg=0.067ns sd=0.030ns min=0.009ns max=0.101ns {4 <= 0.063ns, 5 <= 0.084ns, 2 <= 0.094ns, 2 <= 0.100ns, 1 <= 0.105ns}
      Leaf  : target=0.105ns count=107 avg=0.091ns sd=0.005ns min=0.059ns max=0.104ns {1 <= 0.063ns, 3 <= 0.084ns, 90 <= 0.094ns, 9 <= 0.100ns, 4 <= 0.105ns}
    Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
       Bufs: CKBD16: 113 CKBD12: 5 
     Logics: CKAN2D1: 1 
    Primary reporting skew groups after 'Removing unconstrained drivers':
      skew_group clk1/CON: insertion delay [min=0.237, max=0.397], skew [0.160 vs 0.057*]
    Skew group summary after 'Removing unconstrained drivers':
      skew_group clk1/CON: insertion delay [min=0.237, max=0.397], skew [0.160 vs 0.057*]
      skew_group clk2/CON: insertion delay [min=0.169, max=0.214], skew [0.045 vs 0.057]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.1 real=0:00:00.1)
  Checking for inverting clock gates...
  Checking for inverting clock gates done.
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=118, i=0, icg=0, nicg=0, l=1, total=119
      cell areas       : b=1178.640um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1180.800um^2
      cell capacitance : b=0.643pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.644pF
      sink capacitance : count=10270, total=8.976pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.679pF, leaf=6.556pF, total=7.235pF
      wire lengths     : top=0.000um, trunk=4327.693um, leaf=37804.125um, total=42131.818um
      hp wire lengths  : top=0.000um, trunk=2572.200um, leaf=9806.100um, total=12378.300um
    Clock DAG net violations after 'Reducing insertion delay 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Trunk : target=0.105ns count=14 avg=0.067ns sd=0.030ns min=0.009ns max=0.101ns {4 <= 0.063ns, 5 <= 0.084ns, 2 <= 0.094ns, 2 <= 0.100ns, 1 <= 0.105ns}
      Leaf  : target=0.105ns count=107 avg=0.091ns sd=0.005ns min=0.059ns max=0.104ns {1 <= 0.063ns, 3 <= 0.084ns, 90 <= 0.094ns, 9 <= 0.100ns, 4 <= 0.105ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
       Bufs: CKBD16: 113 CKBD12: 5 
     Logics: CKAN2D1: 1 
    Primary reporting skew groups after 'Reducing insertion delay 1':
      skew_group clk1/CON: insertion delay [min=0.237, max=0.397], skew [0.160 vs 0.057*]
    Skew group summary after 'Reducing insertion delay 1':
      skew_group clk1/CON: insertion delay [min=0.237, max=0.397], skew [0.160 vs 0.057*]
      skew_group clk2/CON: insertion delay [min=0.169, max=0.214], skew [0.045 vs 0.057]
    Legalizer API calls during this step: 27 succeeded with high effort: 27 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.7 real=0:00:00.7)
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=118, i=0, icg=0, nicg=0, l=1, total=119
      cell areas       : b=1178.640um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1180.800um^2
      cell capacitance : b=0.643pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.644pF
      sink capacitance : count=10270, total=8.976pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.679pF, leaf=6.556pF, total=7.235pF
      wire lengths     : top=0.000um, trunk=4327.693um, leaf=37804.125um, total=42131.818um
      hp wire lengths  : top=0.000um, trunk=2572.200um, leaf=9806.100um, total=12378.300um
    Clock DAG net violations after 'Removing longest path buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Trunk : target=0.105ns count=14 avg=0.067ns sd=0.030ns min=0.009ns max=0.101ns {4 <= 0.063ns, 5 <= 0.084ns, 2 <= 0.094ns, 2 <= 0.100ns, 1 <= 0.105ns}
      Leaf  : target=0.105ns count=107 avg=0.091ns sd=0.005ns min=0.059ns max=0.104ns {1 <= 0.063ns, 3 <= 0.084ns, 90 <= 0.094ns, 9 <= 0.100ns, 4 <= 0.105ns}
    Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
       Bufs: CKBD16: 113 CKBD12: 5 
     Logics: CKAN2D1: 1 
    Primary reporting skew groups after 'Removing longest path buffering':
      skew_group clk1/CON: insertion delay [min=0.237, max=0.397], skew [0.160 vs 0.057*]
    Skew group summary after 'Removing longest path buffering':
      skew_group clk1/CON: insertion delay [min=0.237, max=0.397], skew [0.160 vs 0.057*]
      skew_group clk2/CON: insertion delay [min=0.169, max=0.214], skew [0.045 vs 0.057]
    Legalizer API calls during this step: 3 succeeded with high effort: 3 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing longest path buffering done. (took cpu=0:00:00.1 real=0:00:00.2)
  Reducing insertion delay 2...
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=118, i=0, icg=0, nicg=0, l=1, total=119
      cell areas       : b=1173.960um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1176.120um^2
      cell capacitance : b=0.641pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.642pF
      sink capacitance : count=10270, total=8.976pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.637pF, leaf=6.554pF, total=7.191pF
      wire lengths     : top=0.000um, trunk=4069.894um, leaf=37791.924um, total=41861.819um
      hp wire lengths  : top=0.000um, trunk=2431.400um, leaf=9822.600um, total=12254.000um
    Clock DAG net violations after 'Reducing insertion delay 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Trunk : target=0.105ns count=14 avg=0.061ns sd=0.027ns min=0.008ns max=0.094ns {5 <= 0.063ns, 6 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=107 avg=0.091ns sd=0.005ns min=0.059ns max=0.104ns {1 <= 0.063ns, 3 <= 0.084ns, 91 <= 0.094ns, 8 <= 0.100ns, 4 <= 0.105ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
       Bufs: CKBD16: 113 CKBD12: 4 CKBD4: 1 
     Logics: CKAN2D1: 1 
    Primary reporting skew groups after 'Reducing insertion delay 2':
      skew_group clk1/CON: insertion delay [min=0.237, max=0.376, avg=0.249, sd=0.012], skew [0.139 vs 0.057*], 99.3% {0.237, 0.294} (wid=0.034 ws=0.031) (gid=0.374 gs=0.157)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group clk1/CON: insertion delay [min=0.237, max=0.376, avg=0.249, sd=0.012], skew [0.139 vs 0.057*], 99.3% {0.237, 0.294} (wid=0.034 ws=0.031) (gid=0.374 gs=0.157)
      skew_group clk2/CON: insertion delay [min=0.166, max=0.185, avg=0.180, sd=0.004], skew [0.019 vs 0.057], 100% {0.166, 0.185} (wid=0.026 ws=0.018) (gid=0.167 gs=0.010)
    Legalizer API calls during this step: 694 succeeded with high effort: 694 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 2 done. (took cpu=0:00:08.0 real=0:00:08.0)
  Stage::Insertion Delay Reduction done. (took cpu=0:00:09.6 real=0:00:09.7)
  CCOpt::Phase::Construction done. (took cpu=0:00:31.8 real=0:00:27.5)
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=118, i=0, icg=0, nicg=0, l=1, total=119
      cell areas       : b=1173.960um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1176.120um^2
      cell capacitance : b=0.641pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.642pF
      sink capacitance : count=10270, total=8.976pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.637pF, leaf=6.554pF, total=7.191pF
      wire lengths     : top=0.000um, trunk=4069.894um, leaf=37791.924um, total=41861.819um
      hp wire lengths  : top=0.000um, trunk=2431.400um, leaf=9822.600um, total=12254.000um
    Clock DAG net violations after 'Improving clock tree routing': none
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Trunk : target=0.105ns count=14 avg=0.061ns sd=0.027ns min=0.008ns max=0.094ns {5 <= 0.063ns, 6 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=107 avg=0.091ns sd=0.005ns min=0.059ns max=0.104ns {1 <= 0.063ns, 3 <= 0.084ns, 91 <= 0.094ns, 8 <= 0.100ns, 4 <= 0.105ns}
    Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
       Bufs: CKBD16: 113 CKBD12: 4 CKBD4: 1 
     Logics: CKAN2D1: 1 
    Primary reporting skew groups after 'Improving clock tree routing':
      skew_group clk1/CON: insertion delay [min=0.237, max=0.376], skew [0.139 vs 0.057*]
    Skew group summary after 'Improving clock tree routing':
      skew_group clk1/CON: insertion delay [min=0.237, max=0.376], skew [0.139 vs 0.057*]
      skew_group clk2/CON: insertion delay [min=0.166, max=0.185], skew [0.019 vs 0.057]
    Legalizer API calls during this step: 33 succeeded with high effort: 33 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock tree routing done. (took cpu=0:00:00.2 real=0:00:00.2)
  Reducing clock tree power 1...
    Resizing gates: ...20% ...40% ...60% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    80% ...100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=118, i=0, icg=0, nicg=0, l=1, total=119
      cell areas       : b=1153.800um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1155.960um^2
      cell capacitance : b=0.630pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.631pF
      sink capacitance : count=10270, total=8.976pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.637pF, leaf=6.553pF, total=7.190pF
      wire lengths     : top=0.000um, trunk=4068.294um, leaf=37786.724um, total=41855.019um
      hp wire lengths  : top=0.000um, trunk=2431.400um, leaf=9822.600um, total=12254.000um
    Clock DAG net violations after 'Reducing clock tree power 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Trunk : target=0.105ns count=14 avg=0.070ns sd=0.031ns min=0.008ns max=0.101ns {4 <= 0.063ns, 2 <= 0.084ns, 6 <= 0.094ns, 0 <= 0.100ns, 2 <= 0.105ns}
      Leaf  : target=0.105ns count=107 avg=0.091ns sd=0.005ns min=0.059ns max=0.105ns {1 <= 0.063ns, 1 <= 0.084ns, 91 <= 0.094ns, 9 <= 0.100ns, 5 <= 0.105ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
       Bufs: CKBD16: 106 CKBD12: 9 CKBD8: 2 CKBD3: 1 
     Logics: CKAN2D1: 1 
    Primary reporting skew groups after 'Reducing clock tree power 1':
      skew_group clk1/CON: insertion delay [min=0.275, max=0.380], skew [0.105 vs 0.057*]
    Skew group summary after 'Reducing clock tree power 1':
      skew_group clk1/CON: insertion delay [min=0.275, max=0.380], skew [0.105 vs 0.057*]
      skew_group clk2/CON: insertion delay [min=0.166, max=0.185], skew [0.019 vs 0.057]
    Legalizer API calls during this step: 252 succeeded with high effort: 252 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 1 done. (took cpu=0:00:01.9 real=0:00:00.6)
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=118, i=0, icg=0, nicg=0, l=1, total=119
      cell areas       : b=1153.800um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1155.960um^2
      cell capacitance : b=0.630pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.631pF
      sink capacitance : count=10270, total=8.976pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.664pF, leaf=6.565pF, total=7.230pF
      wire lengths     : top=0.000um, trunk=4232.994um, leaf=37872.825um, total=42105.819um
      hp wire lengths  : top=0.000um, trunk=2611.000um, leaf=9885.200um, total=12496.200um
    Clock DAG net violations after 'Reducing clock tree power 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Trunk : target=0.105ns count=14 avg=0.072ns sd=0.033ns min=0.007ns max=0.104ns {4 <= 0.063ns, 2 <= 0.084ns, 5 <= 0.094ns, 0 <= 0.100ns, 3 <= 0.105ns}
      Leaf  : target=0.105ns count=107 avg=0.091ns sd=0.005ns min=0.059ns max=0.105ns {1 <= 0.063ns, 0 <= 0.084ns, 91 <= 0.094ns, 10 <= 0.100ns, 5 <= 0.105ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
       Bufs: CKBD16: 106 CKBD12: 9 CKBD8: 2 CKBD3: 1 
     Logics: CKAN2D1: 1 
    Primary reporting skew groups after 'Reducing clock tree power 2':
      skew_group clk1/CON: insertion delay [min=0.291, max=0.380, avg=0.299, sd=0.008], skew [0.089 vs 0.057*], 99.3% {0.291, 0.349} (wid=0.033 ws=0.030) (gid=0.378 gs=0.110)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group clk1/CON: insertion delay [min=0.291, max=0.380, avg=0.299, sd=0.008], skew [0.089 vs 0.057*], 99.3% {0.291, 0.349} (wid=0.033 ws=0.030) (gid=0.378 gs=0.110)
      skew_group clk2/CON: insertion delay [min=0.166, max=0.185, avg=0.180, sd=0.004], skew [0.019 vs 0.057], 100% {0.166, 0.185} (wid=0.026 ws=0.018) (gid=0.171 gs=0.014)
    Legalizer API calls during this step: 252 succeeded with high effort: 252 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 2 done. (took cpu=0:00:02.2 real=0:00:02.3)
  Stage::Reducing Power done. (took cpu=0:00:04.4 real=0:00:03.1)
  Stage::Balancing...
  Approximately balancing fragments step...
    Resolve constraints - Approximately balancing fragments...
    Resolving skew group constraints...
      Solving LP: 2 skew groups; 4 fragments, 4 fraglets and 5 vertices; 48 variables and 128 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:01.1 real=0:00:01.1)
    Estimate delay to be added in balancing - Approximately balancing fragments...
    Trial balancer estimated the amount of delay to be added in balancing: 0.063ns
    Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.4 real=0:00:00.4)
    Approximately balancing fragments...
      Moving gates to improve sub-tree skew...
        Tried: 122 Succeeded: 0
        Topology Tried: 0 Succeeded: 0
        0 Succeeded with SS ratio
        0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
        Total reducing skew: 0 Average reducing skew for 0 nets : 0
        Clock DAG stats after 'Moving gates to improve sub-tree skew':
          cell counts      : b=118, i=0, icg=0, nicg=0, l=1, total=119
          cell areas       : b=1153.800um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1155.960um^2
          cell capacitance : b=0.630pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.631pF
          sink capacitance : count=10270, total=8.976pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.664pF, leaf=6.565pF, total=7.230pF
          wire lengths     : top=0.000um, trunk=4232.994um, leaf=37872.825um, total=42105.819um
          hp wire lengths  : top=0.000um, trunk=2611.000um, leaf=9885.200um, total=12496.200um
        Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
        Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
          Trunk : target=0.105ns count=14 avg=0.072ns sd=0.033ns min=0.007ns max=0.104ns {4 <= 0.063ns, 2 <= 0.084ns, 5 <= 0.094ns, 0 <= 0.100ns, 3 <= 0.105ns}
          Leaf  : target=0.105ns count=107 avg=0.091ns sd=0.005ns min=0.059ns max=0.105ns {1 <= 0.063ns, 0 <= 0.084ns, 91 <= 0.094ns, 10 <= 0.100ns, 5 <= 0.105ns}
        Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
           Bufs: CKBD16: 106 CKBD12: 9 CKBD8: 2 CKBD3: 1 
         Logics: CKAN2D1: 1 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to improve sub-tree skew done. (took cpu=0:00:00.2 real=0:00:00.2)
      Approximately balancing fragments bottom up...
        bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=119, i=0, icg=0, nicg=0, l=1, total=120
          cell areas       : b=1155.240um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1157.400um^2
          cell capacitance : b=0.631pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.632pF
          sink capacitance : count=10270, total=8.976pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.667pF, leaf=6.565pF, total=7.233pF
          wire lengths     : top=0.000um, trunk=4250.793um, leaf=37872.825um, total=42123.619um
          hp wire lengths  : top=0.000um, trunk=2622.000um, leaf=9885.200um, total=12507.200um
        Clock DAG net violations after 'Approximately balancing fragments bottom up': none
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Trunk : target=0.105ns count=15 avg=0.070ns sd=0.032ns min=0.007ns max=0.104ns {5 <= 0.063ns, 2 <= 0.084ns, 5 <= 0.094ns, 0 <= 0.100ns, 3 <= 0.105ns}
          Leaf  : target=0.105ns count=107 avg=0.091ns sd=0.005ns min=0.059ns max=0.105ns {1 <= 0.063ns, 0 <= 0.084ns, 91 <= 0.094ns, 10 <= 0.100ns, 5 <= 0.105ns}
        Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
           Bufs: CKBD16: 106 CKBD12: 9 CKBD8: 2 CKBD3: 1 CKBD1: 1 
         Logics: CKAN2D1: 1 
        Legalizer API calls during this step: 3 succeeded with high effort: 3 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:01.0 real=0:00:01.0)
      Approximately balancing fragments, wire and cell delays...
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=120, i=0, icg=0, nicg=0, l=1, total=121
          cell areas       : b=1156.680um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1158.840um^2
          cell capacitance : b=0.633pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.633pF
          sink capacitance : count=10270, total=8.976pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.668pF, leaf=6.565pF, total=7.233pF
          wire lengths     : top=0.000um, trunk=4254.994um, leaf=37872.825um, total=42127.819um
          hp wire lengths  : top=0.000um, trunk=2624.000um, leaf=9885.200um, total=12509.200um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Trunk : target=0.105ns count=16 avg=0.068ns sd=0.032ns min=0.007ns max=0.104ns {6 <= 0.063ns, 2 <= 0.084ns, 5 <= 0.094ns, 0 <= 0.100ns, 3 <= 0.105ns}
          Leaf  : target=0.105ns count=107 avg=0.091ns sd=0.005ns min=0.059ns max=0.105ns {1 <= 0.063ns, 0 <= 0.084ns, 91 <= 0.094ns, 10 <= 0.100ns, 5 <= 0.105ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
           Bufs: CKBD16: 106 CKBD12: 9 CKBD8: 2 CKBD3: 1 CKBD1: 2 
         Logics: CKAN2D1: 1 
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays, iteration 2...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 2:
          cell counts      : b=120, i=0, icg=0, nicg=0, l=1, total=121
          cell areas       : b=1156.680um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1158.840um^2
          cell capacitance : b=0.633pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.633pF
          sink capacitance : count=10270, total=8.976pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.668pF, leaf=6.565pF, total=7.233pF
          wire lengths     : top=0.000um, trunk=4254.994um, leaf=37872.825um, total=42127.819um
          hp wire lengths  : top=0.000um, trunk=2624.000um, leaf=9885.200um, total=12509.200um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 2: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 2:
          Trunk : target=0.105ns count=16 avg=0.068ns sd=0.032ns min=0.007ns max=0.104ns {6 <= 0.063ns, 2 <= 0.084ns, 5 <= 0.094ns, 0 <= 0.100ns, 3 <= 0.105ns}
          Leaf  : target=0.105ns count=107 avg=0.091ns sd=0.005ns min=0.059ns max=0.105ns {1 <= 0.063ns, 0 <= 0.084ns, 91 <= 0.094ns, 10 <= 0.100ns, 5 <= 0.105ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 2 {count}:
           Bufs: CKBD16: 106 CKBD12: 9 CKBD8: 2 CKBD3: 1 CKBD1: 2 
         Logics: CKAN2D1: 1 
      Approximately balancing fragments, wire and cell delays, iteration 2 done.
      Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.4 real=0:00:00.4)
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=120, i=0, icg=0, nicg=0, l=1, total=121
      cell areas       : b=1156.680um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1158.840um^2
      cell capacitance : b=0.633pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.633pF
      sink capacitance : count=10270, total=8.976pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.668pF, leaf=6.565pF, total=7.233pF
      wire lengths     : top=0.000um, trunk=4254.994um, leaf=37872.825um, total=42127.819um
      hp wire lengths  : top=0.000um, trunk=2624.000um, leaf=9885.200um, total=12509.200um
    Clock DAG net violations after 'Approximately balancing fragments step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Trunk : target=0.105ns count=16 avg=0.068ns sd=0.032ns min=0.007ns max=0.104ns {6 <= 0.063ns, 2 <= 0.084ns, 5 <= 0.094ns, 0 <= 0.100ns, 3 <= 0.105ns}
      Leaf  : target=0.105ns count=107 avg=0.091ns sd=0.005ns min=0.059ns max=0.105ns {1 <= 0.063ns, 0 <= 0.084ns, 91 <= 0.094ns, 10 <= 0.100ns, 5 <= 0.105ns}
    Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
       Bufs: CKBD16: 106 CKBD12: 9 CKBD8: 2 CKBD3: 1 CKBD1: 2 
     Logics: CKAN2D1: 1 
    Legalizer API calls during this step: 6 succeeded with high effort: 6 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing fragments step done. (took cpu=0:00:03.2 real=0:00:03.2)
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=120, i=0, icg=0, nicg=0, l=1, total=121
    cell areas       : b=1156.680um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1158.840um^2
    cell capacitance : b=0.633pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.633pF
    sink capacitance : count=10270, total=8.976pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.668pF, leaf=6.565pF, total=7.233pF
    wire lengths     : top=0.000um, trunk=4254.994um, leaf=37872.825um, total=42127.819um
    hp wire lengths  : top=0.000um, trunk=2624.000um, leaf=9885.200um, total=12509.200um
  Clock DAG net violations after Approximately balancing fragments: none
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Trunk : target=0.105ns count=16 avg=0.068ns sd=0.032ns min=0.007ns max=0.104ns {6 <= 0.063ns, 2 <= 0.084ns, 5 <= 0.094ns, 0 <= 0.100ns, 3 <= 0.105ns}
    Leaf  : target=0.105ns count=107 avg=0.091ns sd=0.005ns min=0.059ns max=0.105ns {1 <= 0.063ns, 0 <= 0.084ns, 91 <= 0.094ns, 10 <= 0.100ns, 5 <= 0.105ns}
  Clock DAG library cell distribution after Approximately balancing fragments {count}:
     Bufs: CKBD16: 106 CKBD12: 9 CKBD8: 2 CKBD3: 1 CKBD1: 2 
   Logics: CKAN2D1: 1 
  Primary reporting skew groups after Approximately balancing fragments:
    skew_group clk1/CON: insertion delay [min=0.339, max=0.376], skew [0.037 vs 0.057]
  Skew group summary after Approximately balancing fragments:
    skew_group clk1/CON: insertion delay [min=0.339, max=0.376], skew [0.037 vs 0.057]
    skew_group clk2/CON: insertion delay [min=0.166, max=0.185], skew [0.019 vs 0.057]
  Improving fragments clock skew...
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=120, i=0, icg=0, nicg=0, l=1, total=121
      cell areas       : b=1156.680um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1158.840um^2
      cell capacitance : b=0.633pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.633pF
      sink capacitance : count=10270, total=8.976pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.668pF, leaf=6.565pF, total=7.233pF
      wire lengths     : top=0.000um, trunk=4254.994um, leaf=37872.825um, total=42127.819um
      hp wire lengths  : top=0.000um, trunk=2624.000um, leaf=9885.200um, total=12509.200um
    Clock DAG net violations after 'Improving fragments clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Trunk : target=0.105ns count=16 avg=0.068ns sd=0.032ns min=0.007ns max=0.104ns {6 <= 0.063ns, 2 <= 0.084ns, 5 <= 0.094ns, 0 <= 0.100ns, 3 <= 0.105ns}
      Leaf  : target=0.105ns count=107 avg=0.091ns sd=0.005ns min=0.059ns max=0.105ns {1 <= 0.063ns, 0 <= 0.084ns, 91 <= 0.094ns, 10 <= 0.100ns, 5 <= 0.105ns}
    Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
       Bufs: CKBD16: 106 CKBD12: 9 CKBD8: 2 CKBD3: 1 CKBD1: 2 
     Logics: CKAN2D1: 1 
    Primary reporting skew groups after 'Improving fragments clock skew':
      skew_group clk1/CON: insertion delay [min=0.339, max=0.376], skew [0.037 vs 0.057]
    Skew group summary after 'Improving fragments clock skew':
      skew_group clk1/CON: insertion delay [min=0.339, max=0.376], skew [0.037 vs 0.057]
      skew_group clk2/CON: insertion delay [min=0.166, max=0.185], skew [0.019 vs 0.057]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving fragments clock skew done. (took cpu=0:00:00.3 real=0:00:00.3)
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 2 skew groups; 4 fragments, 4 fraglets and 5 vertices; 48 variables and 128 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.7 real=0:00:00.6)
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=120, i=0, icg=0, nicg=0, l=1, total=121
          cell areas       : b=1156.680um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1158.840um^2
          cell capacitance : b=0.633pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.633pF
          sink capacitance : count=10270, total=8.976pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.668pF, leaf=6.565pF, total=7.233pF
          wire lengths     : top=0.000um, trunk=4254.994um, leaf=37872.825um, total=42127.819um
          hp wire lengths  : top=0.000um, trunk=2624.000um, leaf=9885.200um, total=12509.200um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Trunk : target=0.105ns count=16 avg=0.068ns sd=0.032ns min=0.007ns max=0.104ns {6 <= 0.063ns, 2 <= 0.084ns, 5 <= 0.094ns, 0 <= 0.100ns, 3 <= 0.105ns}
          Leaf  : target=0.105ns count=107 avg=0.091ns sd=0.005ns min=0.059ns max=0.105ns {1 <= 0.063ns, 0 <= 0.084ns, 91 <= 0.094ns, 10 <= 0.100ns, 5 <= 0.105ns}
        Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
           Bufs: CKBD16: 106 CKBD12: 9 CKBD8: 2 CKBD3: 1 CKBD1: 2 
         Logics: CKAN2D1: 1 
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.2 real=0:00:00.2)
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=120, i=0, icg=0, nicg=0, l=1, total=121
      cell areas       : b=1156.680um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1158.840um^2
      cell capacitance : b=0.633pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.633pF
      sink capacitance : count=10270, total=8.976pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.668pF, leaf=6.565pF, total=7.233pF
      wire lengths     : top=0.000um, trunk=4254.994um, leaf=37872.825um, total=42127.819um
      hp wire lengths  : top=0.000um, trunk=2624.000um, leaf=9885.200um, total=12509.200um
    Clock DAG net violations after 'Approximately balancing step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Trunk : target=0.105ns count=16 avg=0.068ns sd=0.032ns min=0.007ns max=0.104ns {6 <= 0.063ns, 2 <= 0.084ns, 5 <= 0.094ns, 0 <= 0.100ns, 3 <= 0.105ns}
      Leaf  : target=0.105ns count=107 avg=0.091ns sd=0.005ns min=0.059ns max=0.105ns {1 <= 0.063ns, 0 <= 0.084ns, 91 <= 0.094ns, 10 <= 0.100ns, 5 <= 0.105ns}
    Clock DAG library cell distribution after 'Approximately balancing step' {count}:
       Bufs: CKBD16: 106 CKBD12: 9 CKBD8: 2 CKBD3: 1 CKBD1: 2 
     Logics: CKAN2D1: 1 
    Primary reporting skew groups after 'Approximately balancing step':
      skew_group clk1/CON: insertion delay [min=0.339, max=0.376], skew [0.037 vs 0.057]
    Skew group summary after 'Approximately balancing step':
      skew_group clk1/CON: insertion delay [min=0.339, max=0.376], skew [0.037 vs 0.057]
      skew_group clk2/CON: insertion delay [min=0.166, max=0.185], skew [0.019 vs 0.057]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing step done. (took cpu=0:00:01.0 real=0:00:00.9)
  Fixing clock tree overload...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=120, i=0, icg=0, nicg=0, l=1, total=121
      cell areas       : b=1156.680um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1158.840um^2
      cell capacitance : b=0.633pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.633pF
      sink capacitance : count=10270, total=8.976pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.668pF, leaf=6.565pF, total=7.233pF
      wire lengths     : top=0.000um, trunk=4254.994um, leaf=37872.825um, total=42127.819um
      hp wire lengths  : top=0.000um, trunk=2624.000um, leaf=9885.200um, total=12509.200um
    Clock DAG net violations after 'Fixing clock tree overload': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Trunk : target=0.105ns count=16 avg=0.068ns sd=0.032ns min=0.007ns max=0.104ns {6 <= 0.063ns, 2 <= 0.084ns, 5 <= 0.094ns, 0 <= 0.100ns, 3 <= 0.105ns}
      Leaf  : target=0.105ns count=107 avg=0.091ns sd=0.005ns min=0.059ns max=0.105ns {1 <= 0.063ns, 0 <= 0.084ns, 91 <= 0.094ns, 10 <= 0.100ns, 5 <= 0.105ns}
    Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
       Bufs: CKBD16: 106 CKBD12: 9 CKBD8: 2 CKBD3: 1 CKBD1: 2 
     Logics: CKAN2D1: 1 
    Primary reporting skew groups after 'Fixing clock tree overload':
      skew_group clk1/CON: insertion delay [min=0.339, max=0.376], skew [0.037 vs 0.057]
    Skew group summary after 'Fixing clock tree overload':
      skew_group clk1/CON: insertion delay [min=0.339, max=0.376], skew [0.037 vs 0.057]
      skew_group clk2/CON: insertion delay [min=0.166, max=0.185], skew [0.019 vs 0.057]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree overload done. (took cpu=0:00:00.1 real=0:00:00.1)
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=120, i=0, icg=0, nicg=0, l=1, total=121
      cell areas       : b=1156.680um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1158.840um^2
      cell capacitance : b=0.633pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.633pF
      sink capacitance : count=10270, total=8.976pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.668pF, leaf=6.565pF, total=7.233pF
      wire lengths     : top=0.000um, trunk=4254.994um, leaf=37872.825um, total=42127.819um
      hp wire lengths  : top=0.000um, trunk=2624.000um, leaf=9885.200um, total=12509.200um
    Clock DAG net violations after 'Approximately balancing paths': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Trunk : target=0.105ns count=16 avg=0.068ns sd=0.032ns min=0.007ns max=0.104ns {6 <= 0.063ns, 2 <= 0.084ns, 5 <= 0.094ns, 0 <= 0.100ns, 3 <= 0.105ns}
      Leaf  : target=0.105ns count=107 avg=0.091ns sd=0.005ns min=0.059ns max=0.105ns {1 <= 0.063ns, 0 <= 0.084ns, 91 <= 0.094ns, 10 <= 0.100ns, 5 <= 0.105ns}
    Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
       Bufs: CKBD16: 106 CKBD12: 9 CKBD8: 2 CKBD3: 1 CKBD1: 2 
     Logics: CKAN2D1: 1 
    Primary reporting skew groups after 'Approximately balancing paths':
      skew_group clk1/CON: insertion delay [min=0.339, max=0.376, avg=0.347, sd=0.005], skew [0.037 vs 0.057], 100% {0.339, 0.376} (wid=0.032 ws=0.030) (gid=0.374 gs=0.057)
    Skew group summary after 'Approximately balancing paths':
      skew_group clk1/CON: insertion delay [min=0.339, max=0.376, avg=0.347, sd=0.005], skew [0.037 vs 0.057], 100% {0.339, 0.376} (wid=0.032 ws=0.030) (gid=0.374 gs=0.057)
      skew_group clk2/CON: insertion delay [min=0.166, max=0.185, avg=0.180, sd=0.004], skew [0.019 vs 0.057], 100% {0.166, 0.185} (wid=0.026 ws=0.018) (gid=0.171 gs=0.014)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing paths done. (took cpu=0:00:00.2 real=0:00:00.3)
  Stage::Balancing done. (took cpu=0:00:05.1 real=0:00:05.2)
  Stage::Polishing...
  Merging balancing drivers for power...
    Clock tree timing engine global stage delay update for WC:setup.late...
    Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.4 real=0:00:00.1)
    Tried: 124 Succeeded: 0
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=120, i=0, icg=0, nicg=0, l=1, total=121
      cell areas       : b=1156.680um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1158.840um^2
      cell capacitance : b=0.633pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.633pF
      sink capacitance : count=10270, total=8.976pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.668pF, leaf=6.565pF, total=7.233pF
      wire lengths     : top=0.000um, trunk=4254.994um, leaf=37872.825um, total=42127.819um
      hp wire lengths  : top=0.000um, trunk=2624.000um, leaf=9885.200um, total=12509.200um
    Clock DAG net violations after 'Merging balancing drivers for power': none
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Trunk : target=0.105ns count=16 avg=0.068ns sd=0.032ns min=0.007ns max=0.104ns {6 <= 0.063ns, 2 <= 0.084ns, 5 <= 0.094ns, 0 <= 0.100ns, 3 <= 0.105ns}
      Leaf  : target=0.105ns count=107 avg=0.091ns sd=0.005ns min=0.059ns max=0.105ns {1 <= 0.063ns, 0 <= 0.084ns, 91 <= 0.094ns, 10 <= 0.100ns, 5 <= 0.105ns}
    Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
       Bufs: CKBD16: 106 CKBD12: 9 CKBD8: 2 CKBD3: 1 CKBD1: 2 
     Logics: CKAN2D1: 1 
    Primary reporting skew groups after 'Merging balancing drivers for power':
      skew_group clk1/CON: insertion delay [min=0.340, max=0.376], skew [0.036 vs 0.057]
    Skew group summary after 'Merging balancing drivers for power':
      skew_group clk1/CON: insertion delay [min=0.340, max=0.376], skew [0.036 vs 0.057]
      skew_group clk2/CON: insertion delay [min=0.166, max=0.186], skew [0.020 vs 0.057]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Merging balancing drivers for power done. (took cpu=0:00:00.7 real=0:00:00.4)
  Checking for inverting clock gates...
  Checking for inverting clock gates done.
  Improving clock skew...
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=120, i=0, icg=0, nicg=0, l=1, total=121
      cell areas       : b=1156.680um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1158.840um^2
      cell capacitance : b=0.633pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.633pF
      sink capacitance : count=10270, total=8.976pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.668pF, leaf=6.565pF, total=7.233pF
      wire lengths     : top=0.000um, trunk=4254.994um, leaf=37872.825um, total=42127.819um
      hp wire lengths  : top=0.000um, trunk=2624.000um, leaf=9885.200um, total=12509.200um
    Clock DAG net violations after 'Improving clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Trunk : target=0.105ns count=16 avg=0.068ns sd=0.032ns min=0.007ns max=0.104ns {6 <= 0.063ns, 2 <= 0.084ns, 5 <= 0.094ns, 0 <= 0.100ns, 3 <= 0.105ns}
      Leaf  : target=0.105ns count=107 avg=0.091ns sd=0.005ns min=0.059ns max=0.105ns {1 <= 0.063ns, 0 <= 0.084ns, 91 <= 0.094ns, 10 <= 0.100ns, 5 <= 0.105ns}
    Clock DAG library cell distribution after 'Improving clock skew' {count}:
       Bufs: CKBD16: 106 CKBD12: 9 CKBD8: 2 CKBD3: 1 CKBD1: 2 
     Logics: CKAN2D1: 1 
    Primary reporting skew groups after 'Improving clock skew':
      skew_group clk1/CON: insertion delay [min=0.340, max=0.376, avg=0.348, sd=0.005], skew [0.036 vs 0.057], 100% {0.340, 0.376} (wid=0.032 ws=0.030) (gid=0.374 gs=0.056)
    Skew group summary after 'Improving clock skew':
      skew_group clk1/CON: insertion delay [min=0.340, max=0.376, avg=0.348, sd=0.005], skew [0.036 vs 0.057], 100% {0.340, 0.376} (wid=0.032 ws=0.030) (gid=0.374 gs=0.056)
      skew_group clk2/CON: insertion delay [min=0.166, max=0.186, avg=0.180, sd=0.004], skew [0.020 vs 0.057], 100% {0.166, 0.186} (wid=0.026 ws=0.018) (gid=0.171 gs=0.014)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock skew done. (took cpu=0:00:00.3 real=0:00:00.3)
  Reducing clock tree power 3...
    Initial gate capacitance is (rise=9.609pF fall=9.581pF).
    Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Stopping in iteration 1: unable to make further power recovery in this step.
    Iteration 1: gate capacitance is (rise=9.608pF fall=9.579pF).
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=120, i=0, icg=0, nicg=0, l=1, total=121
      cell areas       : b=1154.160um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1156.320um^2
      cell capacitance : b=0.631pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.632pF
      sink capacitance : count=10270, total=8.976pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.668pF, leaf=6.565pF, total=7.233pF
      wire lengths     : top=0.000um, trunk=4254.994um, leaf=37871.825um, total=42126.819um
      hp wire lengths  : top=0.000um, trunk=2624.000um, leaf=9885.200um, total=12509.200um
    Clock DAG net violations after 'Reducing clock tree power 3': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Trunk : target=0.105ns count=16 avg=0.071ns sd=0.031ns min=0.007ns max=0.104ns {5 <= 0.063ns, 3 <= 0.084ns, 5 <= 0.094ns, 0 <= 0.100ns, 3 <= 0.105ns}
      Leaf  : target=0.105ns count=107 avg=0.091ns sd=0.004ns min=0.073ns max=0.105ns {0 <= 0.063ns, 1 <= 0.084ns, 91 <= 0.094ns, 10 <= 0.100ns, 5 <= 0.105ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
       Bufs: CKBD16: 105 CKBD12: 10 CKBD8: 2 CKBD2: 1 CKBD1: 1 CKBD0: 1 
     Logics: CKAN2D1: 1 
    Primary reporting skew groups after 'Reducing clock tree power 3':
      skew_group clk1/CON: insertion delay [min=0.351, max=0.387, avg=0.378, sd=0.005], skew [0.036 vs 0.057], 100% {0.351, 0.387} (wid=0.032 ws=0.030) (gid=0.383 gs=0.040)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group clk1/CON: insertion delay [min=0.351, max=0.387, avg=0.378, sd=0.005], skew [0.036 vs 0.057], 100% {0.351, 0.387} (wid=0.032 ws=0.030) (gid=0.383 gs=0.040)
      skew_group clk2/CON: insertion delay [min=0.166, max=0.186, avg=0.180, sd=0.004], skew [0.020 vs 0.057], 100% {0.166, 0.186} (wid=0.026 ws=0.018) (gid=0.171 gs=0.014)
    BalancingStep Reducing clock tree power 3 has increased max latencies (wire and cell) to be greater than the max desired latencies
    {clk1/CON,WC: 0.376 -> 0.387, clk2/CON,WC: 0.186 -> 0.186}Legalizer API calls during this step: 249 succeeded with high effort: 249 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 3 done. (took cpu=0:00:01.9 real=0:00:00.8)
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=120, i=0, icg=0, nicg=0, l=1, total=121
      cell areas       : b=1154.160um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1156.320um^2
      cell capacitance : b=0.631pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.632pF
      sink capacitance : count=10270, total=8.976pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.668pF, leaf=6.565pF, total=7.233pF
      wire lengths     : top=0.000um, trunk=4254.994um, leaf=37871.825um, total=42126.819um
      hp wire lengths  : top=0.000um, trunk=2624.000um, leaf=9885.200um, total=12509.200um
    Clock DAG net violations after 'Improving insertion delay': none
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Trunk : target=0.105ns count=16 avg=0.071ns sd=0.031ns min=0.007ns max=0.104ns {5 <= 0.063ns, 3 <= 0.084ns, 5 <= 0.094ns, 0 <= 0.100ns, 3 <= 0.105ns}
      Leaf  : target=0.105ns count=107 avg=0.091ns sd=0.004ns min=0.073ns max=0.105ns {0 <= 0.063ns, 1 <= 0.084ns, 91 <= 0.094ns, 10 <= 0.100ns, 5 <= 0.105ns}
    Clock DAG library cell distribution after 'Improving insertion delay' {count}:
       Bufs: CKBD16: 105 CKBD12: 10 CKBD8: 2 CKBD2: 1 CKBD1: 1 CKBD0: 1 
     Logics: CKAN2D1: 1 
    Primary reporting skew groups after 'Improving insertion delay':
      skew_group clk1/CON: insertion delay [min=0.351, max=0.387, avg=0.378, sd=0.005], skew [0.036 vs 0.057], 100% {0.351, 0.387} (wid=0.032 ws=0.030) (gid=0.383 gs=0.040)
    Skew group summary after 'Improving insertion delay':
      skew_group clk1/CON: insertion delay [min=0.351, max=0.387, avg=0.378, sd=0.005], skew [0.036 vs 0.057], 100% {0.351, 0.387} (wid=0.032 ws=0.030) (gid=0.383 gs=0.040)
      skew_group clk2/CON: insertion delay [min=0.166, max=0.186, avg=0.180, sd=0.004], skew [0.020 vs 0.057], 100% {0.166, 0.186} (wid=0.026 ws=0.018) (gid=0.171 gs=0.014)
    BalancingStep Improving insertion delay has increased max latencies (wire and cell) to be greater than the max desired latencies
    {clk1/CON,WC: 0.376 -> 0.387, clk2/CON,WC: 0.186 -> 0.186}Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving insertion delay done. (took cpu=0:00:00.2 real=0:00:00.3)
  Wire Opt OverFix...
    Wire Reduction extra effort...
      Artificially removing short and long paths...
        BalancingStep Artificially removing short and long paths has increased max latencies (wire and cell) to be greater than the max desired latencies
        {clk1/CON,WC: 0.376 -> 0.387, clk2/CON,WC: 0.186 -> 0.186}Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.1 real=0:00:00.1)
      Global shorten wires A0...
        BalancingStep Global shorten wires A0 has increased max latencies (wire and cell) to be greater than the max desired latencies
        {clk1/CON,WC: 0.376 -> 0.385, clk2/CON,WC: 0.186 -> 0.186}Legalizer API calls during this step: 45 succeeded with high effort: 45 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A0 done. (took cpu=0:00:00.2 real=0:00:00.2)
      Move For Wirelength - core...
        Move for wirelength. considered=123, filtered=123, permitted=121, cannotCompute=0, computed=121, moveTooSmall=9, resolved=109, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=6, ignoredLeafDriver=0, worse=80, accepted=23
        Max accepted move=112.200um, total accepted move=641.600um, average move=27.895um
        Move for wirelength. considered=123, filtered=123, permitted=121, cannotCompute=0, computed=121, moveTooSmall=22, resolved=97, predictFail=6, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=13, ignoredLeafDriver=0, worse=62, accepted=16
        Max accepted move=26.800um, total accepted move=167.000um, average move=10.438um
        Move for wirelength. considered=123, filtered=123, permitted=121, cannotCompute=0, computed=121, moveTooSmall=42, resolved=71, predictFail=0, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=20, ignoredLeafDriver=0, worse=29, accepted=21
        Max accepted move=21.600um, total accepted move=217.800um, average move=10.371um
        Legalizer API calls during this step: 271 succeeded with high effort: 271 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:03.6 real=0:00:03.6)
      Global shorten wires A1...
        Legalizer API calls during this step: 47 succeeded with high effort: 47 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=123, filtered=123, permitted=121, cannotCompute=0, computed=121, moveTooSmall=15, resolved=8, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=4, ignoredLeafDriver=0, worse=3, accepted=1
        Max accepted move=2.600um, total accepted move=2.600um, average move=2.600um
        Move for wirelength. considered=123, filtered=123, permitted=121, cannotCompute=0, computed=121, moveTooSmall=14, resolved=3, predictFail=1, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=2, ignoredLeafDriver=0, worse=0, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 10 succeeded with high effort: 10 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.9 real=0:00:00.9)
      Global shorten wires B...
        Modifying slew-target multiplier from 1 to 0.95
        Reverting slew-target multiplier from 0.95 to 1
        Legalizer API calls during this step: 555 succeeded with high effort: 555 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires B done. (took cpu=0:00:01.2 real=0:00:01.2)
      Move For Wirelength - branch...
        Move for wirelength. considered=123, filtered=123, permitted=121, cannotCompute=0, computed=121, moveTooSmall=0, resolved=18, predictFail=0, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=9, accepted=8
        Max accepted move=1.400um, total accepted move=6.200um, average move=0.775um
        Move for wirelength. considered=123, filtered=123, permitted=121, cannotCompute=0, computed=121, moveTooSmall=0, resolved=13, predictFail=9, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=3, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 22 succeeded with high effort: 22 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - branch done. (took cpu=0:00:00.2 real=0:00:00.2)
      Clock DAG stats after 'Wire Reduction extra effort':
        cell counts      : b=120, i=0, icg=0, nicg=0, l=1, total=121
        cell areas       : b=1154.160um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1156.320um^2
        cell capacitance : b=0.631pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.632pF
        sink capacitance : count=10270, total=8.976pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        wire capacitance : top=0.000pF, trunk=0.568pF, leaf=6.543pF, total=7.112pF
        wire lengths     : top=0.000um, trunk=3617.392um, leaf=37736.123um, total=41353.515um
        hp wire lengths  : top=0.000um, trunk=2285.200um, leaf=9910.300um, total=12195.500um
      Clock DAG net violations after 'Wire Reduction extra effort': none
      Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
        Trunk : target=0.105ns count=16 avg=0.065ns sd=0.029ns min=0.007ns max=0.099ns {5 <= 0.063ns, 7 <= 0.084ns, 3 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
        Leaf  : target=0.105ns count=107 avg=0.091ns sd=0.005ns min=0.073ns max=0.105ns {0 <= 0.063ns, 1 <= 0.084ns, 87 <= 0.094ns, 13 <= 0.100ns, 6 <= 0.105ns}
      Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
         Bufs: CKBD16: 105 CKBD12: 10 CKBD8: 2 CKBD2: 1 CKBD1: 1 CKBD0: 1 
       Logics: CKAN2D1: 1 
      Primary reporting skew groups after 'Wire Reduction extra effort':
        skew_group clk1/CON: insertion delay [min=0.332, max=0.383, avg=0.365, sd=0.010], skew [0.051 vs 0.057], 100% {0.332, 0.383} (wid=0.026 ws=0.024) (gid=0.381 gs=0.059)
      Skew group summary after 'Wire Reduction extra effort':
        skew_group clk1/CON: insertion delay [min=0.332, max=0.383, avg=0.365, sd=0.010], skew [0.051 vs 0.057], 100% {0.332, 0.383} (wid=0.026 ws=0.024) (gid=0.381 gs=0.059)
        skew_group clk2/CON: insertion delay [min=0.161, max=0.182, avg=0.175, sd=0.004], skew [0.021 vs 0.057], 100% {0.161, 0.182} (wid=0.024 ws=0.019) (gid=0.168 gs=0.015)
      Legalizer API calls during this step: 950 succeeded with high effort: 950 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Wire Reduction extra effort done. (took cpu=0:00:06.6 real=0:00:06.7)
    Optimizing orientation...
    FlipOpt...
    Optimizing orientation on clock cells...
      Orientation Wirelength Optimization: Attempted = 124 , Succeeded = 24 , Wirelength increased = 97 , CannotMove = 3 , Illegal = 0 , Other = 0
    Optimizing orientation on clock cells done.
    FlipOpt done. (took cpu=0:00:00.3 real=0:00:00.3)
    Optimizing orientation done. (took cpu=0:00:00.3 real=0:00:00.3)
    Clock DAG stats after 'Wire Opt OverFix':
      cell counts      : b=120, i=0, icg=0, nicg=0, l=1, total=121
      cell areas       : b=1154.160um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1156.320um^2
      cell capacitance : b=0.631pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.632pF
      sink capacitance : count=10270, total=8.976pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.558pF, leaf=6.540pF, total=7.098pF
      wire lengths     : top=0.000um, trunk=3548.392um, leaf=37713.623um, total=41262.015um
      hp wire lengths  : top=0.000um, trunk=2285.200um, leaf=9910.300um, total=12195.500um
    Clock DAG net violations after 'Wire Opt OverFix': none
    Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
      Trunk : target=0.105ns count=16 avg=0.064ns sd=0.029ns min=0.007ns max=0.098ns {5 <= 0.063ns, 7 <= 0.084ns, 3 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=107 avg=0.091ns sd=0.005ns min=0.073ns max=0.105ns {0 <= 0.063ns, 1 <= 0.084ns, 88 <= 0.094ns, 12 <= 0.100ns, 6 <= 0.105ns}
    Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
       Bufs: CKBD16: 105 CKBD12: 10 CKBD8: 2 CKBD2: 1 CKBD1: 1 CKBD0: 1 
     Logics: CKAN2D1: 1 
    Primary reporting skew groups after 'Wire Opt OverFix':
      skew_group clk1/CON: insertion delay [min=0.332, max=0.383, avg=0.358, sd=0.009], skew [0.051 vs 0.057], 100% {0.332, 0.383} (wid=0.026 ws=0.023) (gid=0.381 gs=0.059)
    Skew group summary after 'Wire Opt OverFix':
      skew_group clk1/CON: insertion delay [min=0.332, max=0.383, avg=0.358, sd=0.009], skew [0.051 vs 0.057], 100% {0.332, 0.383} (wid=0.026 ws=0.023) (gid=0.381 gs=0.059)
      skew_group clk2/CON: insertion delay [min=0.161, max=0.182, avg=0.174, sd=0.004], skew [0.021 vs 0.057], 100% {0.161, 0.182} (wid=0.023 ws=0.018) (gid=0.167 gs=0.014)
    Legalizer API calls during this step: 950 succeeded with high effort: 950 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Wire Opt OverFix done. (took cpu=0:00:07.6 real=0:00:07.6)
  Total capacitance is (rise=16.705pF fall=16.677pF), of which (rise=7.098pF fall=7.098pF) is wire, and (rise=9.608pF fall=9.579pF) is gate.
  Stage::Polishing done. (took cpu=0:00:10.7 real=0:00:09.5)
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  Leaving CCOpt scope - ClockRefiner...
  Performing Clock Only Refine Place.
*** Starting refinePlace (1:39:33 mem=3810.7M) ***
Total net bbox length = 5.698e+05 (2.700e+05 2.998e+05) (ext = 9.510e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3810.7MB
Summary Report:
Instances move: 0 (out of 39748 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.698e+05 (2.700e+05 2.998e+05) (ext = 9.510e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3810.7MB
*** Finished refinePlace (1:39:33 mem=3810.7M) ***
  Moved 0, flipped 0 and cell swapped 0 of 10391 clock instance(s) during refinement.
  The largest move was 0 microns for .
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.6 real=0:00:00.6)
  Stage::Updating netlist done. (took cpu=0:00:01.0 real=0:00:00.9)
  CCOpt::Phase::Implementation done. (took cpu=0:00:21.1 real=0:00:18.7)
  CCOpt::Phase::eGRPC...
  eGR Post Conditioning loop iteration 0...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:       123 (unrouted=123, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 51152 (unrouted=9708, trialRouted=41444, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=9697, (crossesIlmBoundary AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR->NR step...
(ccopt eGR): There are 123 nets for routing of which 123 have one or more fixed wires.
(ccopt eGR): Start to route 123 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 3810.71 MB )
[NR-eGR] Read 58504 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3810.71 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 58504
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=41568  numIgnoredNets=41445
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 123 clock nets ( 123 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 123 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 123 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.05% V. EstWL: 3.999240e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 105 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 105 net(s) in layer range [3, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 7.389180e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 81 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 81 net(s) in layer range [3, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.003266e+05um
[NR-eGR] 
[NR-eGR] Create a new net group with 29 nets and layer range [2, 8]
[NR-eGR] Layer group 4: route 29 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.199394e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)        27( 0.03%)   ( 0.03%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total               27( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 139806
[NR-eGR]     M2  (2V) length: 2.388788e+05um, number of vias: 199008
[NR-eGR]     M3  (3H) length: 2.565319e+05um, number of vias: 15017
[NR-eGR]     M4  (4V) length: 7.396326e+04um, number of vias: 5089
[NR-eGR]     M5  (5H) length: 3.356960e+04um, number of vias: 3402
[NR-eGR]     M6  (6V) length: 1.751437e+04um, number of vias: 2182
[NR-eGR]     M7  (7H) length: 9.404800e+03um, number of vias: 2748
[NR-eGR]     M8  (8V) length: 1.160699e+04um, number of vias: 0
[NR-eGR] Total length: 6.414697e+05um, number of vias: 367252
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 4.051790e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]     M1  (1H) length: 0.000000e+00um, number of vias: 10512
[NR-eGR]     M2  (2V) length: 9.162000e+03um, number of vias: 12906
[NR-eGR]     M3  (3H) length: 1.763290e+04um, number of vias: 5336
[NR-eGR]     M4  (4V) length: 1.078580e+04um, number of vias: 923
[NR-eGR]     M5  (5H) length: 1.844000e+03um, number of vias: 578
[NR-eGR]     M6  (6V) length: 1.093200e+03um, number of vias: 0
[NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 4.051790e+04um, number of vias: 30255
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 4.051790e+04um, number of vias: 30255
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.45 sec, Real: 1.54 sec, Curr Mem: 3496.71 MB )
Generated NR early global route guides for clocks to: /tmp/innovus_temp_28781_ieng6-ece-03.ucsd.edu_agnaneswaran_obSaZT/.rgfHXuDqV
        Early Global Route - eGR->NR step done. (took cpu=0:00:01.7 real=0:00:01.7)
Set FIXED routing status on 123 net(s)
      Routing using eGR only done.
Net route status summary:
  Clock:       123 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=123, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 51152 (unrouted=9708, trialRouted=41444, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=9697, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:01.9 real=0:00:02.0)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'dualcore' of instances=77561 and nets=51275 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 3496.711M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.7 real=0:00:00.7)
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with cell sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Clock tree timing engine global stage delay update for WC:setup.late...
        Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.4 real=0:00:00.1)
        Reset bufferability constraints done. (took cpu=0:00:00.4 real=0:00:00.1)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=120, i=0, icg=0, nicg=0, l=1, total=121
          cell areas       : b=1154.160um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1156.320um^2
          cell capacitance : b=0.631pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.632pF
          sink capacitance : count=10270, total=8.976pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.551pF, leaf=6.504pF, total=7.055pF
          wire lengths     : top=0.000um, trunk=3590.195um, leaf=36928.300um, total=40518.494um
          hp wire lengths  : top=0.000um, trunk=2285.200um, leaf=9910.300um, total=12195.500um
        Clock DAG net violations eGRPC initial state: none
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Trunk : target=0.105ns count=16 avg=0.064ns sd=0.028ns min=0.007ns max=0.098ns {5 <= 0.063ns, 7 <= 0.084ns, 3 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
          Leaf  : target=0.105ns count=107 avg=0.091ns sd=0.004ns min=0.073ns max=0.104ns {0 <= 0.063ns, 2 <= 0.084ns, 94 <= 0.094ns, 6 <= 0.100ns, 5 <= 0.105ns}
        Clock DAG library cell distribution eGRPC initial state {count}:
           Bufs: CKBD16: 105 CKBD12: 10 CKBD8: 2 CKBD2: 1 CKBD1: 1 CKBD0: 1 
         Logics: CKAN2D1: 1 
        Primary reporting skew groups eGRPC initial state:
          skew_group clk1/CON: insertion delay [min=0.330, max=0.383, avg=0.358, sd=0.009], skew [0.052 vs 0.057], 100% {0.330, 0.383} (wid=0.024 ws=0.023) (gid=0.381 gs=0.059)
        Skew group summary eGRPC initial state:
          skew_group clk1/CON: insertion delay [min=0.330, max=0.383, avg=0.358, sd=0.009], skew [0.052 vs 0.057], 100% {0.330, 0.383} (wid=0.024 ws=0.023) (gid=0.381 gs=0.059)
          skew_group clk2/CON: insertion delay [min=0.161, max=0.181, avg=0.174, sd=0.004], skew [0.021 vs 0.057], 100% {0.161, 0.181} (wid=0.023 ws=0.017) (gid=0.167 gs=0.014)
        Moving buffers...
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.1 real=0:00:00.1)
        Clock DAG stats eGRPC after moving buffers:
          cell counts      : b=120, i=0, icg=0, nicg=0, l=1, total=121
          cell areas       : b=1154.160um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1156.320um^2
          cell capacitance : b=0.631pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.632pF
          sink capacitance : count=10270, total=8.976pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.551pF, leaf=6.504pF, total=7.055pF
          wire lengths     : top=0.000um, trunk=3590.195um, leaf=36928.300um, total=40518.494um
          hp wire lengths  : top=0.000um, trunk=2285.200um, leaf=9910.300um, total=12195.500um
        Clock DAG net violations eGRPC after moving buffers: none
        Clock DAG primary half-corner transition distribution eGRPC after moving buffers:
          Trunk : target=0.105ns count=16 avg=0.064ns sd=0.028ns min=0.007ns max=0.098ns {5 <= 0.063ns, 7 <= 0.084ns, 3 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
          Leaf  : target=0.105ns count=107 avg=0.091ns sd=0.004ns min=0.073ns max=0.104ns {0 <= 0.063ns, 2 <= 0.084ns, 94 <= 0.094ns, 6 <= 0.100ns, 5 <= 0.105ns}
        Clock DAG library cell distribution eGRPC after moving buffers {count}:
           Bufs: CKBD16: 105 CKBD12: 10 CKBD8: 2 CKBD2: 1 CKBD1: 1 CKBD0: 1 
         Logics: CKAN2D1: 1 
        Primary reporting skew groups eGRPC after moving buffers:
          skew_group clk1/CON: insertion delay [min=0.330, max=0.383, avg=0.358, sd=0.009], skew [0.052 vs 0.057], 100% {0.330, 0.383} (wid=0.024 ws=0.023) (gid=0.381 gs=0.059)
        Skew group summary eGRPC after moving buffers:
          skew_group clk1/CON: insertion delay [min=0.330, max=0.383, avg=0.358, sd=0.009], skew [0.052 vs 0.057], 100% {0.330, 0.383} (wid=0.024 ws=0.023) (gid=0.381 gs=0.059)
          skew_group clk2/CON: insertion delay [min=0.161, max=0.181, avg=0.174, sd=0.004], skew [0.021 vs 0.057], 100% {0.161, 0.181} (wid=0.023 ws=0.017) (gid=0.167 gs=0.014)
        Moving buffers done. (took cpu=0:00:00.3 real=0:00:00.4)
        Initial Pass of Downsizing Clock Tree Cells...
        Artificially removing long paths...
          Artificially shortened 39 long paths. The largest offset applied was 0.007ns.
          
          
          Skew Group Offsets:
          
          ----------------------------------------------------------------------------------------
          Skew Group    Num.     Num.       Offset        Max        Previous Max.    Current Max.
                        Sinks    Offsets    Percentile    Offset     Path Delay       Path Delay
          ----------------------------------------------------------------------------------------
          clk1/CON      5251       39         0.743%      0.007ns       0.383ns         0.376ns
          ----------------------------------------------------------------------------------------
          
          Offsets Histogram:
          
          -------------------------------
          From (ns)    To (ns)      Count
          -------------------------------
          below          0.006        1
            0.006      and above     38
          -------------------------------
          
          Mean=0.006ns Median=0.006ns Std.Dev=0.000ns
          
          
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.1)
        Modifying slew-target multiplier from 1 to 0.9
        Downsizing prefiltering...
        Downsizing prefiltering done.
        Downsizing: ...20% ...40% ...60% ...80% ...**ERROR: (IMPCCOPT-2215):	The route/traversal graph for net 'clk2' is not fully connected.
**WARN: (IMPCCOPT-2245):	Cannot perform post-route optimization on net driven by term 'clk2'.
100% 
        DoDownSizing Summary : numSized = 0, numUnchanged = 9, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 105, numSkippedDueToCloseToSkewTarget = 9
        CCOpt-eGRPC Downsizing: considered: 9, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 1, attempted: 8, unsuccessful: 0, sized: 0
        Reverting slew-target multiplier from 0.9 to 1
        Reverting Artificially removing long paths...
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        Reverting Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
        Clock DAG stats eGRPC after downsizing:
          cell counts      : b=120, i=0, icg=0, nicg=0, l=1, total=121
          cell areas       : b=1154.160um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1156.320um^2
          cell capacitance : b=0.631pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.632pF
          sink capacitance : count=10270, total=8.976pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.551pF, leaf=6.504pF, total=7.055pF
          wire lengths     : top=0.000um, trunk=3590.195um, leaf=36928.300um, total=40518.494um
          hp wire lengths  : top=0.000um, trunk=2285.200um, leaf=9910.300um, total=12195.500um
        Clock DAG net violations eGRPC after downsizing: none
        Clock DAG primary half-corner transition distribution eGRPC after downsizing:
          Trunk : target=0.105ns count=16 avg=0.064ns sd=0.028ns min=0.007ns max=0.098ns {5 <= 0.063ns, 7 <= 0.084ns, 3 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
          Leaf  : target=0.105ns count=107 avg=0.091ns sd=0.004ns min=0.073ns max=0.104ns {0 <= 0.063ns, 2 <= 0.084ns, 94 <= 0.094ns, 6 <= 0.100ns, 5 <= 0.105ns}
        Clock DAG library cell distribution eGRPC after downsizing {count}:
           Bufs: CKBD16: 105 CKBD12: 10 CKBD8: 2 CKBD2: 1 CKBD1: 1 CKBD0: 1 
         Logics: CKAN2D1: 1 
        Primary reporting skew groups eGRPC after downsizing:
          skew_group clk1/CON: insertion delay [min=0.330, max=0.383, avg=0.358, sd=0.009], skew [0.052 vs 0.057], 100% {0.330, 0.383} (wid=0.024 ws=0.023) (gid=0.381 gs=0.059)
        Skew group summary eGRPC after downsizing:
          skew_group clk1/CON: insertion delay [min=0.330, max=0.383, avg=0.358, sd=0.009], skew [0.052 vs 0.057], 100% {0.330, 0.383} (wid=0.024 ws=0.023) (gid=0.381 gs=0.059)
          skew_group clk2/CON: insertion delay [min=0.161, max=0.181, avg=0.174, sd=0.004], skew [0.021 vs 0.057], 100% {0.161, 0.181} (wid=0.023 ws=0.017) (gid=0.167 gs=0.014)
        Initial Pass of Downsizing Clock Tree Cells done. (took cpu=0:00:00.6 real=0:00:00.6)
        Fixing DRVs...
        Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
        CCOpt-eGRPC: considered: 123, tested: 123, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
        
        PRO Statistics: Fix DRVs (cell sizing):
        =======================================
        
        Cell changes by Net Type:
        
        -------------------------------------------------------------------------------------------------
        Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
        -------------------------------------------------------------------------------------------------
        top                0            0           0            0                    0                0
        trunk              0            0           0            0                    0                0
        leaf               0            0           0            0                    0                0
        -------------------------------------------------------------------------------------------------
        Total              0            0           0            0                    0                0
        -------------------------------------------------------------------------------------------------
        
        Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
        Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
        
        Clock DAG stats eGRPC after DRV fixing:
          cell counts      : b=120, i=0, icg=0, nicg=0, l=1, total=121
          cell areas       : b=1154.160um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1156.320um^2
          cell capacitance : b=0.631pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.632pF
          sink capacitance : count=10270, total=8.976pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.551pF, leaf=6.504pF, total=7.055pF
          wire lengths     : top=0.000um, trunk=3590.195um, leaf=36928.300um, total=40518.494um
          hp wire lengths  : top=0.000um, trunk=2285.200um, leaf=9910.300um, total=12195.500um
        Clock DAG net violations eGRPC after DRV fixing: none
        Clock DAG primary half-corner transition distribution eGRPC after DRV fixing:
          Trunk : target=0.105ns count=16 avg=0.064ns sd=0.028ns min=0.007ns max=0.098ns {5 <= 0.063ns, 7 <= 0.084ns, 3 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
          Leaf  : target=0.105ns count=107 avg=0.091ns sd=0.004ns min=0.073ns max=0.104ns {0 <= 0.063ns, 2 <= 0.084ns, 94 <= 0.094ns, 6 <= 0.100ns, 5 <= 0.105ns}
        Clock DAG library cell distribution eGRPC after DRV fixing {count}:
           Bufs: CKBD16: 105 CKBD12: 10 CKBD8: 2 CKBD2: 1 CKBD1: 1 CKBD0: 1 
         Logics: CKAN2D1: 1 
        Primary reporting skew groups eGRPC after DRV fixing:
          skew_group clk1/CON: insertion delay [min=0.330, max=0.383, avg=0.358, sd=0.009], skew [0.052 vs 0.057], 100% {0.330, 0.383} (wid=0.024 ws=0.023) (gid=0.381 gs=0.059)
        Skew group summary eGRPC after DRV fixing:
          skew_group clk1/CON: insertion delay [min=0.330, max=0.383, avg=0.358, sd=0.009], skew [0.052 vs 0.057], 100% {0.330, 0.383} (wid=0.024 ws=0.023) (gid=0.381 gs=0.059)
          skew_group clk2/CON: insertion delay [min=0.161, max=0.181, avg=0.174, sd=0.004], skew [0.021 vs 0.057], 100% {0.161, 0.181} (wid=0.023 ws=0.017) (gid=0.167 gs=0.014)
        Fixing DRVs done. (took cpu=0:00:00.3 real=0:00:00.3)
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.1 real=0:00:00.1)
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Set dirty flag on 13 insts, 26 nets
        Clock DAG stats before routing clock trees:
          cell counts      : b=120, i=0, icg=0, nicg=0, l=1, total=121
          cell areas       : b=1154.160um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1156.320um^2
          cell capacitance : b=0.631pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.632pF
          sink capacitance : count=10270, total=8.976pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.551pF, leaf=6.504pF, total=7.055pF
          wire lengths     : top=0.000um, trunk=3590.195um, leaf=36928.300um, total=40518.494um
          hp wire lengths  : top=0.000um, trunk=2285.200um, leaf=9910.300um, total=12195.500um
        Clock DAG net violations before routing clock trees: none
        Clock DAG primary half-corner transition distribution before routing clock trees:
          Trunk : target=0.105ns count=16 avg=0.064ns sd=0.028ns min=0.007ns max=0.098ns {5 <= 0.063ns, 7 <= 0.084ns, 3 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
          Leaf  : target=0.105ns count=107 avg=0.091ns sd=0.004ns min=0.073ns max=0.104ns {0 <= 0.063ns, 2 <= 0.084ns, 94 <= 0.094ns, 6 <= 0.100ns, 5 <= 0.105ns}
        Clock DAG library cell distribution before routing clock trees {count}:
           Bufs: CKBD16: 105 CKBD12: 10 CKBD8: 2 CKBD2: 1 CKBD1: 1 CKBD0: 1 
         Logics: CKAN2D1: 1 
        Primary reporting skew groups before routing clock trees:
          skew_group clk1/CON: insertion delay [min=0.330, max=0.383, avg=0.358, sd=0.009], skew [0.052 vs 0.057], 100% {0.330, 0.383} (wid=0.024 ws=0.023) (gid=0.381 gs=0.059)
        Skew group summary before routing clock trees:
          skew_group clk1/CON: insertion delay [min=0.330, max=0.383, avg=0.358, sd=0.009], skew [0.052 vs 0.057], 100% {0.330, 0.383} (wid=0.024 ws=0.023) (gid=0.381 gs=0.059)
          skew_group clk2/CON: insertion delay [min=0.161, max=0.181, avg=0.174, sd=0.004], skew [0.021 vs 0.057], 100% {0.161, 0.181} (wid=0.023 ws=0.017) (gid=0.167 gs=0.014)
      eGRPC done.
    Calling post conditioning for eGRPC done.
  eGR Post Conditioning loop iteration 0 done.
  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
  Leaving CCOpt scope - ClockRefiner...
  Performing Single Pass Refine Place.
*** Starting refinePlace (1:39:39 mem=3749.9M) ***
Total net bbox length = 5.698e+05 (2.700e+05 2.998e+05) (ext = 9.510e+04)
Move report: Detail placement moves 9579 insts, mean move: 0.77 um, max move: 8.60 um
	Max move on inst (core2_inst/psum_mem_instance/memory15_reg_24_): (96.80, 110.80) --> (91.80, 114.40)
	Runtime: CPU: 0:00:04.7 REAL: 0:00:03.0 MEM: 3749.9MB
Summary Report:
Instances move: 4561 (out of 39748 movable)
Instances flipped: 0
Mean displacement: 0.73 um
Max displacement: 8.60 um (Instance: core2_inst/psum_mem_instance/memory15_reg_24_) (96.8, 110.8) -> (91.8, 114.4)
	Length: 26 sites, height: 1 rows, site name: core, cell type: EDFQD1
Total net bbox length = 5.712e+05 (2.711e+05 3.001e+05) (ext = 9.510e+04)
Runtime: CPU: 0:00:04.9 REAL: 0:00:03.0 MEM: 3749.9MB
*** Finished refinePlace (1:39:44 mem=3749.9M) ***
  Moved 1955, flipped 83 and cell swapped 0 of 10391 clock instance(s) during refinement.
  The largest move was 8.6 microns for core2_inst/psum_mem_instance/memory15_reg_24_.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:05.4 real=0:00:03.3)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:11.0 real=0:00:08.8)
  CCOpt::Phase::Routing...
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:       123 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=123, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 51152 (unrouted=9708, trialRouted=41444, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=9697, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->NR step...
(ccopt eGR): There are 123 nets for routing of which 123 have one or more fixed wires.
(ccopt eGR): Start to route 123 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 3749.93 MB )
[NR-eGR] Read 58504 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3749.93 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 58504
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=41568  numIgnoredNets=41445
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 123 clock nets ( 123 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 123 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 123 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.04% V. EstWL: 4.005540e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 106 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 106 net(s) in layer range [3, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 7.436880e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 79 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 79 net(s) in layer range [3, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.003338e+05um
[NR-eGR] 
[NR-eGR] Create a new net group with 35 nets and layer range [2, 8]
[NR-eGR] Layer group 4: route 35 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.233540e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)        31( 0.03%)   ( 0.03%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total               31( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 139806
[NR-eGR]     M2  (2V) length: 2.388311e+05um, number of vias: 199020
[NR-eGR]     M3  (3H) length: 2.564845e+05um, number of vias: 15021
[NR-eGR]     M4  (4V) length: 7.407986e+04um, number of vias: 5084
[NR-eGR]     M5  (5H) length: 3.364420e+04um, number of vias: 3398
[NR-eGR]     M6  (6V) length: 1.751037e+04um, number of vias: 2182
[NR-eGR]     M7  (7H) length: 9.404800e+03um, number of vias: 2748
[NR-eGR]     M8  (8V) length: 1.160699e+04um, number of vias: 0
[NR-eGR] Total length: 6.415619e+05um, number of vias: 367259
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 4.061010e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]     M1  (1H) length: 0.000000e+00um, number of vias: 10512
[NR-eGR]     M2  (2V) length: 9.114400e+03um, number of vias: 12918
[NR-eGR]     M3  (3H) length: 1.758550e+04um, number of vias: 5340
[NR-eGR]     M4  (4V) length: 1.090240e+04um, number of vias: 918
[NR-eGR]     M5  (5H) length: 1.918600e+03um, number of vias: 574
[NR-eGR]     M6  (6V) length: 1.089200e+03um, number of vias: 0
[NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 4.061010e+04um, number of vias: 30262
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 4.061010e+04um, number of vias: 30262
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.43 sec, Real: 1.42 sec, Curr Mem: 3444.93 MB )
Generated NR early global route guides for clocks to: /tmp/innovus_temp_28781_ieng6-ece-03.ucsd.edu_agnaneswaran_obSaZT/.rgfE9RYLF
      Early Global Route - eGR->NR step done. (took cpu=0:00:01.6 real=0:00:01.6)
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 123 clock nets with NanoRoute.
  All net are default rule.
  Removed pre-existing routes for 123 nets.
  Preferred NanoRoute mode settings: Current
**WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
      Clock detailed routing...
        NanoRoute...
% Begin globalDetailRoute (date=03/22 03:59:48, mem=2760.2M)

globalDetailRoute

#setNanoRouteMode -drouteAutoStop false
#setNanoRouteMode -drouteEndIteration 20
#setNanoRouteMode -routeAllowPinAsFeedthrough "false"
#setNanoRouteMode -routeSelectedNetOnly true
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Wed Mar 22 03:59:48 2023
#
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk1 of net clk1 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst1 of net rst1 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in_core1[31] of net mem_in_core1[31] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in_core1[30] of net mem_in_core1[30] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in_core1[29] of net mem_in_core1[29] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in_core1[28] of net mem_in_core1[28] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in_core1[27] of net mem_in_core1[27] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in_core1[26] of net mem_in_core1[26] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in_core1[25] of net mem_in_core1[25] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in_core1[24] of net mem_in_core1[24] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in_core1[23] of net mem_in_core1[23] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in_core1[22] of net mem_in_core1[22] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in_core1[21] of net mem_in_core1[21] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in_core1[20] of net mem_in_core1[20] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in_core1[19] of net mem_in_core1[19] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in_core1[18] of net mem_in_core1[18] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in_core1[17] of net mem_in_core1[17] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in_core1[16] of net mem_in_core1[16] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in_core1[15] of net mem_in_core1[15] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in_core1[14] of net mem_in_core1[14] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#num needed restored net=0
#need_extraction net=0 (total=51275)
#NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
#Skip comparing routing design signature in db-snapshot flow
#Using multithreading with 8 threads.
#Start routing data preparation on Wed Mar 22 03:59:50 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 51270 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 4 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:26, elapsed time = 00:00:06, memory = 2850.63 (MB), peak = 3120.66 (MB)
#Merging special wires: starts on Wed Mar 22 03:59:56 2023 with memory = 2851.67 (MB), peak = 3120.66 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.0 GB --0.71 [8]--
#reading routing guides ......
#
#Finished routing data preparation on Wed Mar 22 03:59:56 2023
#
#Cpu time = 00:00:26
#Elapsed time = 00:00:06
#Increased memory = 33.07 (MB)
#Total memory = 2852.45 (MB)
#Peak memory = 3120.66 (MB)
#
#
#Start global routing on Wed Mar 22 03:59:56 2023
#
#
#Start global routing initialization on Wed Mar 22 03:59:56 2023
#
#Number of eco nets is 0
#
#Start global routing data preparation on Wed Mar 22 03:59:56 2023
#
#Start routing resource analysis on Wed Mar 22 03:59:56 2023
#
#Routing resource analysis is done on Wed Mar 22 03:59:57 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H        2836          80       37830    93.86%
#  M2             V        2839          84       37830     1.04%
#  M3             H        2916           0       37830     0.09%
#  M4             V        2347         576       37830     1.02%
#  M5             H        2916           0       37830     0.00%
#  M6             V        2923           0       37830     0.00%
#  M7             H         729           0       37830     0.00%
#  M8             V         730           0       37830     0.00%
#  --------------------------------------------------------------
#  Total                  18237       3.16%      302640    12.00%
#
#  123 nets (0.24%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Wed Mar 22 03:59:57 2023
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2860.68 (MB), peak = 3120.66 (MB)
#
#Routing guide is on.
#
#Global routing initialization is done on Wed Mar 22 03:59:57 2023
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2861.03 (MB), peak = 3120.66 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 2868.57 (MB), peak = 3120.66 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 2870.28 (MB), peak = 3120.66 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 9707 (skipped).
#Total number of selected nets for routing = 123.
#Total number of unselected nets (but routable) for routing = 41445 (skipped).
#Total number of nets in the design = 51275.
#
#41445 skipped nets do not have any wires.
#123 routable nets have only global wires.
#123 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                123               0  
#------------------------------------------------
#        Total                123               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Unconstrained  
#-------------------------------------------------------------
#      Default                123          319           41126  
#-------------------------------------------------------------
#        Total                123          319           41126  
#-------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  M1            0(0.00%)   (0.00%)
#  M2            1(0.00%)   (0.00%)
#  M3            0(0.00%)   (0.00%)
#  M4           25(0.07%)   (0.07%)
#  M5            0(0.00%)   (0.00%)
#  M6            0(0.00%)   (0.00%)
#  M7            0(0.00%)   (0.00%)
#  M8            0(0.00%)   (0.00%)
#  --------------------------------
#     Total     26(0.01%)   (0.01%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.01% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 123
#Total wire length = 38583 um.
#Total half perimeter of net bounding box = 12870 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 8136 um.
#Total wire length on LAYER M3 = 16800 um.
#Total wire length on LAYER M4 = 10788 um.
#Total wire length on LAYER M5 = 1830 um.
#Total wire length on LAYER M6 = 1029 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 23619
#Up-Via Summary (total 23619):
#           
#-----------------------
# M1              10510
# M2               7741
# M3               4126
# M4                794
# M5                448
#-----------------------
#                 23619 
#
#Total number of involved priority nets 121
#Maximum src to sink distance for priority net 296.7
#Average of max src_to_sink distance for priority net 84.9
#Average of ave src_to_sink distance for priority net 46.0
#Max overcon = 1 tracks.
#Total overcon = 0.01%.
#Worst layer Gcell overcon rate = 0.07%.
#
#Global routing statistics:
#Cpu time = 00:00:09
#Elapsed time = 00:00:08
#Increased memory = 24.77 (MB)
#Total memory = 2877.23 (MB)
#Peak memory = 3120.66 (MB)
#
#Finished global routing on Wed Mar 22 04:00:04 2023
#
#
#reading routing guides ......
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2859.76 (MB), peak = 3120.66 (MB)
#Start Track Assignment.
#Done with 5031 horizontal wires in 2 hboxes and 5829 vertical wires in 2 hboxes.
#Done with 4943 horizontal wires in 2 hboxes and 5709 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 123
#Total wire length = 42367 um.
#Total half perimeter of net bounding box = 12870 um.
#Total wire length on LAYER M1 = 3719 um.
#Total wire length on LAYER M2 = 7897 um.
#Total wire length on LAYER M3 = 16542 um.
#Total wire length on LAYER M4 = 11245 um.
#Total wire length on LAYER M5 = 1836 um.
#Total wire length on LAYER M6 = 1127 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 23619
#Up-Via Summary (total 23619):
#           
#-----------------------
# M1              10510
# M2               7741
# M3               4126
# M4                794
# M5                448
#-----------------------
#                 23619 
#
#cpu time = 00:00:03, elapsed time = 00:00:02, memory = 2878.68 (MB), peak = 3120.66 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:38
#Elapsed time = 00:00:17
#Increased memory = 59.64 (MB)
#Total memory = 2878.87 (MB)
#Peak memory = 3120.66 (MB)
#Using multithreading with 8 threads.
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 2.5% of the total area was rechecked for DRC, and 64.8% required routing.
#   number of violations = 0
#cpu time = 00:01:41, elapsed time = 00:00:16, memory = 3191.17 (MB), peak = 3194.42 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 123
#Total wire length = 41545 um.
#Total half perimeter of net bounding box = 12870 um.
#Total wire length on LAYER M1 = 1 um.
#Total wire length on LAYER M2 = 603 um.
#Total wire length on LAYER M3 = 20011 um.
#Total wire length on LAYER M4 = 18530 um.
#Total wire length on LAYER M5 = 1693 um.
#Total wire length on LAYER M6 = 708 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 32351
#Total number of multi-cut vias = 117 (  0.4%)
#Total number of single cut vias = 32234 ( 99.6%)
#Up-Via Summary (total 32351):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             10395 ( 98.9%)       117 (  1.1%)      10512
# M2             10517 (100.0%)         0 (  0.0%)      10517
# M3             10624 (100.0%)         0 (  0.0%)      10624
# M4               527 (100.0%)         0 (  0.0%)        527
# M5               171 (100.0%)         0 (  0.0%)        171
#-----------------------------------------------------------
#                32234 ( 99.6%)       117 (  0.4%)      32351 
#
#Total number of DRC violations = 0
#Cpu time = 00:01:43
#Elapsed time = 00:00:18
#Increased memory = 6.95 (MB)
#Total memory = 2885.82 (MB)
#Peak memory = 3194.42 (MB)
#detailRoute Statistics:
#Cpu time = 00:01:43
#Elapsed time = 00:00:18
#Increased memory = 6.95 (MB)
#Total memory = 2885.82 (MB)
#Peak memory = 3194.42 (MB)
#Skip updating routing design signature in db-snapshot flow
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
#
#globalDetailRoute statistics:
#Cpu time = 00:02:23
#Elapsed time = 00:00:38
#Increased memory = 89.75 (MB)
#Total memory = 2849.99 (MB)
#Peak memory = 3194.42 (MB)
#Number of warnings = 22
#Total number of warnings = 25
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Mar 22 04:00:26 2023
#
% End globalDetailRoute (date=03/22 04:00:26, total cpu=0:02:24, real=0:00:38.0, peak res=3194.4M, current mem=2834.1M)
        NanoRoute done. (took cpu=0:02:24 real=0:00:37.9)
      Clock detailed routing done.
Checking guided vs. routed lengths for 123 nets...

**ERROR: (IMPCCOPT-5054):	Net clk1 is not completely connected after routing.
**ERROR: (IMPCCOPT-5054):	Net clk2 is not completely connected after routing.
      
      Guided max path lengths
      =======================
      
      ---------------------------------------
      From (um)    To (um)    Number of paths
      ---------------------------------------
         0.000      50.000            4
        50.000     100.000          102
       100.000     150.000            8
       150.000     200.000            4
       200.000     250.000            2
       250.000     300.000            3
      ---------------------------------------
      
      Deviation of routing from guided max path lengths
      =================================================
      
      -------------------------------------
      From (%)    To (%)    Number of paths
      -------------------------------------
      below        0.000          88
        0.000      2.000          17
        2.000      4.000           8
        4.000      6.000           5
        6.000      8.000           3
        8.000     10.000           0
       10.000     12.000           1
       12.000     14.000           0
       14.000     16.000           1
      -------------------------------------
      

    Top 10 notable deviations of routed length from guided length
    =============================================================

    Net clk2 (5 terminals)
    Guided length:  max path =   288.382um, total =   288.382um
    Routed length:  max path =     0.000um, total =     0.000um
    Deviation:      max path =   -100.000%,  total =   -100.000%

    Net clk1 (3 terminals)
    Guided length:  max path =   215.313um, total =   215.413um
    Routed length:  max path =     0.000um, total =     0.000um
    Deviation:      max path =   -100.000%,  total =   -100.000%

    Net core1_inst/psum_mem_instance/CTS_2 (101 terminals)
    Guided length:  max path =    62.600um, total =   327.200um
    Routed length:  max path =    61.800um, total =   409.030um
    Deviation:      max path =    -1.278%,  total =    25.009%

    Net core2_inst/CTS_27 (101 terminals)
    Guided length:  max path =    72.400um, total =   344.100um
    Routed length:  max path =    69.600um, total =   428.150um
    Deviation:      max path =    -3.867%,  total =    24.426%

    Net core1_inst/CTS_9 (101 terminals)
    Guided length:  max path =    79.800um, total =   330.500um
    Routed length:  max path =    73.000um, total =   408.280um
    Deviation:      max path =    -8.521%,  total =    23.534%

    Net core2_inst/CTS_6 (96 terminals)
    Guided length:  max path =    93.200um, total =   323.800um
    Routed length:  max path =    83.000um, total =   398.490um
    Deviation:      max path =   -10.944%,  total =    23.067%

    Net core2_inst/psum_mem_instance/CTS_3 (101 terminals)
    Guided length:  max path =    67.000um, total =   337.598um
    Routed length:  max path =    67.600um, total =   413.050um
    Deviation:      max path =     0.896%,  total =    22.350%

    Net core2_inst/CTS_1 (96 terminals)
    Guided length:  max path =    74.000um, total =   342.100um
    Routed length:  max path =    70.000um, total =   414.950um
    Deviation:      max path =    -5.405%,  total =    21.295%

    Net core2_inst/CTS_21 (101 terminals)
    Guided length:  max path =    85.400um, total =   338.000um
    Routed length:  max path =    80.600um, total =   409.820um
    Deviation:      max path =    -5.621%,  total =    21.249%

    Net core2_inst/CTS_28 (101 terminals)
    Guided length:  max path =    52.800um, total =   314.999um
    Routed length:  max path =    53.600um, total =   381.060um
    Deviation:      max path =     1.515%,  total =    20.972%

Set FIXED routing status on 123 net(s)
Set FIXED placed status on 121 instance(s)
      Route Remaining Unrouted Nets...
Running earlyGlobalRoute to complete any remaining unrouted nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 3497.45 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 3537.33 MB )
[NR-eGR] Read 32480 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3537.33 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 32480
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 123  Num Prerouted Wires = 32332
[NR-eGR] Read numTotalNets=41568  numIgnoredNets=123
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0 
[NR-eGR] Rule id: 1  Nets: 41445 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 319 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.02% V. EstWL: 1.894500e+04um
[NR-eGR] 
[NR-eGR] Layer group 2: route 41126 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 5.790276e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-6)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       109( 0.11%)         2( 0.00%)         0( 0.00%)   ( 0.11%) 
[NR-eGR]      M3  (3)         1( 0.00%)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)       153( 0.16%)         0( 0.00%)         0( 0.00%)   ( 0.16%) 
[NR-eGR]      M5  (5)         0( 0.00%)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         6( 0.01%)         0( 0.00%)         1( 0.00%)   ( 0.01%) 
[NR-eGR]      M7  (7)        18( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]      M8  (8)        23( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total              310( 0.04%)         5( 0.00%)         1( 0.00%)   ( 0.04%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 139808
[NR-eGR]     M2  (2V) length: 2.368282e+05um, number of vias: 197558
[NR-eGR]     M3  (3H) length: 2.574572e+05um, number of vias: 19594
[NR-eGR]     M4  (4V) length: 7.465261e+04um, number of vias: 4925
[NR-eGR]     M5  (5H) length: 3.632660e+04um, number of vias: 3018
[NR-eGR]     M6  (6V) length: 1.783835e+04um, number of vias: 2178
[NR-eGR]     M7  (7H) length: 9.337300e+03um, number of vias: 2747
[NR-eGR]     M8  (8V) length: 1.182527e+04um, number of vias: 0
[NR-eGR] Total length: 6.442655e+05um, number of vias: 369828
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 2.68 sec, Real: 1.76 sec, Curr Mem: 3504.50 MB )
      Route Remaining Unrouted Nets done. (took cpu=0:00:03.1 real=0:00:02.2)
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:       123 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=123, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 51152 (unrouted=9707, trialRouted=41445, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=9697, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

    Leaving CCOpt scope - Routing Tools done. (took cpu=0:02:29 real=0:00:42.2)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'dualcore' of instances=77561 and nets=51275 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 3495.500M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.7 real=0:00:00.8)
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.5 real=0:00:00.1)
  Clock DAG stats after routing clock trees:
    cell counts      : b=120, i=0, icg=0, nicg=0, l=1, total=121
    cell areas       : b=1154.160um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1156.320um^2
    cell capacitance : b=0.631pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.632pF
    sink capacitance : count=10270, total=8.976pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.555pF, leaf=6.642pF, total=7.198pF
    wire lengths     : top=0.000um, trunk=3586.794um, leaf=37957.400um, total=41544.194um
    hp wire lengths  : top=0.000um, trunk=2285.200um, leaf=9933.300um, total=12218.500um
  Clock DAG net violations after routing clock trees:
    Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Trunk : target=0.105ns count=16 avg=0.064ns sd=0.029ns min=0.007ns max=0.098ns {5 <= 0.063ns, 7 <= 0.084ns, 3 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=107 avg=0.092ns sd=0.005ns min=0.072ns max=0.105ns {0 <= 0.063ns, 3 <= 0.084ns, 84 <= 0.094ns, 15 <= 0.100ns, 4 <= 0.105ns} {1 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
  Clock DAG library cell distribution after routing clock trees {count}:
     Bufs: CKBD16: 105 CKBD12: 10 CKBD8: 2 CKBD2: 1 CKBD1: 1 CKBD0: 1 
   Logics: CKAN2D1: 1 
  Primary reporting skew groups after routing clock trees:
    skew_group clk1/CON: insertion delay [min=0.330, max=0.382, avg=0.358, sd=0.009], skew [0.052 vs 0.057], 100% {0.330, 0.382} (wid=0.024 ws=0.022) (gid=0.380 gs=0.058)
  Skew group summary after routing clock trees:
    skew_group clk1/CON: insertion delay [min=0.330, max=0.382, avg=0.358, sd=0.009], skew [0.052 vs 0.057], 100% {0.330, 0.382} (wid=0.024 ws=0.022) (gid=0.380 gs=0.058)
    skew_group clk2/CON: insertion delay [min=0.161, max=0.181, avg=0.174, sd=0.004], skew [0.020 vs 0.057], 100% {0.161, 0.181} (wid=0.023 ws=0.018) (gid=0.168 gs=0.014)
  CCOpt::Phase::Routing done. (took cpu=0:02:31 real=0:00:43.5)
  CCOpt::Phase::PostConditioning...
  Post Conditioning - Blocking space for clock sinks to ensure they remain legal.
  Removing CTS place status from clock tree and sinks.
  Switching to inst based legalization.
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with cell sizing and buffering
     - Skew fixing with cell sizing
    
    Currently running CTS, using active skew data
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    Upsizing to fix DRVs...
    Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PostConditioning: considered: 123, tested: 123, violation detected: 1, violation ignored (due to small violation): 0, cannot run: 0, attempted: 1, unsuccessful: 0, sized: 1
    
    PRO Statistics: Fix DRVs (initial upsizing):
    ============================================
    
    Cell changes by Net Type:
    
    ----------------------------------------------------------------------------------------------------------------------------
    Net Type    Attempted            Upsized              Downsized    Swapped Same Size    Total Changed        Not Sized
    ----------------------------------------------------------------------------------------------------------------------------
    top                0                    0                    0            0                    0                    0
    trunk              0                    0                    0            0                    0                    0
    leaf               1 [100.0%]           1 (100.0%)           0            0                    1 (100.0%)           0 (0.0%)
    ----------------------------------------------------------------------------------------------------------------------------
    Total              1 [100.0%]           1 (100.0%)           0            0                    1 (100.0%)           0 (0.0%)
    ----------------------------------------------------------------------------------------------------------------------------
    
    Upsized: 1, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 2.160um^2 (0.187%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
    
    Clock DAG stats PostConditioning after Upsizing to fix DRVs:
      cell counts      : b=120, i=0, icg=0, nicg=0, l=1, total=121
      cell areas       : b=1156.320um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1158.480um^2
      cell capacitance : b=0.632pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.633pF
      sink capacitance : count=10270, total=8.976pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.555pF, leaf=6.642pF, total=7.198pF
      wire lengths     : top=0.000um, trunk=3586.794um, leaf=37957.400um, total=41544.194um
      hp wire lengths  : top=0.000um, trunk=2285.200um, leaf=9933.300um, total=12218.500um
    Clock DAG net violations PostConditioning after Upsizing to fix DRVs: none
    Clock DAG primary half-corner transition distribution PostConditioning after Upsizing to fix DRVs:
      Trunk : target=0.105ns count=16 avg=0.064ns sd=0.029ns min=0.007ns max=0.098ns {5 <= 0.063ns, 7 <= 0.084ns, 3 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=107 avg=0.091ns sd=0.004ns min=0.072ns max=0.104ns {0 <= 0.063ns, 4 <= 0.084ns, 84 <= 0.094ns, 15 <= 0.100ns, 4 <= 0.105ns}
    Clock DAG library cell distribution PostConditioning after Upsizing to fix DRVs {count}:
       Bufs: CKBD16: 106 CKBD12: 9 CKBD8: 2 CKBD2: 1 CKBD1: 1 CKBD0: 1 
     Logics: CKAN2D1: 1 
    Primary reporting skew groups PostConditioning after Upsizing to fix DRVs:
      skew_group clk1/CON: insertion delay [min=0.330, max=0.382, avg=0.358, sd=0.009], skew [0.052 vs 0.057], 100% {0.330, 0.382} (wid=0.024 ws=0.022) (gid=0.380 gs=0.058)
    Skew group summary PostConditioning after Upsizing to fix DRVs:
      skew_group clk1/CON: insertion delay [min=0.330, max=0.382, avg=0.358, sd=0.009], skew [0.052 vs 0.057], 100% {0.330, 0.382} (wid=0.024 ws=0.022) (gid=0.380 gs=0.058)
      skew_group clk2/CON: insertion delay [min=0.161, max=0.181, avg=0.174, sd=0.004], skew [0.020 vs 0.057], 100% {0.161, 0.181} (wid=0.023 ws=0.018) (gid=0.168 gs=0.014)
    Upsizing to fix DRVs done. (took cpu=0:00:00.4 real=0:00:00.4)
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 2 skew groups; 4 fragments, 4 fraglets and 5 vertices; 48 variables and 128 constraints; tolerance 1
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:00.8 real=0:00:00.8)
    Fixing DRVs...
    Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PostConditioning: considered: 123, tested: 123, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
    
    PRO Statistics: Fix DRVs (cell sizing):
    =======================================
    
    Cell changes by Net Type:
    
    -------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
    -------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                0
    trunk              0            0           0            0                    0                0
    leaf               0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    Total              0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats PostConditioning after DRV fixing:
      cell counts      : b=120, i=0, icg=0, nicg=0, l=1, total=121
      cell areas       : b=1156.320um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1158.480um^2
      cell capacitance : b=0.632pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.633pF
      sink capacitance : count=10270, total=8.976pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.555pF, leaf=6.642pF, total=7.198pF
      wire lengths     : top=0.000um, trunk=3586.794um, leaf=37957.400um, total=41544.194um
      hp wire lengths  : top=0.000um, trunk=2285.200um, leaf=9933.300um, total=12218.500um
    Clock DAG net violations PostConditioning after DRV fixing: none
    Clock DAG primary half-corner transition distribution PostConditioning after DRV fixing:
      Trunk : target=0.105ns count=16 avg=0.064ns sd=0.029ns min=0.007ns max=0.098ns {5 <= 0.063ns, 7 <= 0.084ns, 3 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=107 avg=0.091ns sd=0.004ns min=0.072ns max=0.104ns {0 <= 0.063ns, 4 <= 0.084ns, 84 <= 0.094ns, 15 <= 0.100ns, 4 <= 0.105ns}
    Clock DAG library cell distribution PostConditioning after DRV fixing {count}:
       Bufs: CKBD16: 106 CKBD12: 9 CKBD8: 2 CKBD2: 1 CKBD1: 1 CKBD0: 1 
     Logics: CKAN2D1: 1 
    Primary reporting skew groups PostConditioning after DRV fixing:
      skew_group clk1/CON: insertion delay [min=0.330, max=0.382, avg=0.358, sd=0.009], skew [0.052 vs 0.057], 100% {0.330, 0.382} (wid=0.024 ws=0.022) (gid=0.380 gs=0.058)
    Skew group summary PostConditioning after DRV fixing:
      skew_group clk1/CON: insertion delay [min=0.330, max=0.382, avg=0.358, sd=0.009], skew [0.052 vs 0.057], 100% {0.330, 0.382} (wid=0.024 ws=0.022) (gid=0.380 gs=0.058)
      skew_group clk2/CON: insertion delay [min=0.161, max=0.181, avg=0.174, sd=0.004], skew [0.020 vs 0.057], 100% {0.161, 0.181} (wid=0.023 ws=0.018) (gid=0.168 gs=0.014)
    Fixing DRVs done. (took cpu=0:00:00.3 real=0:00:00.3)
    Buffering to fix DRVs...
    Fixing DRVs with route buffering pass 1. Quick buffering: enabled
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    Inserted 0 buffers and inverters.
    success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
    CCOpt-PostConditioning: nets considered: 123, nets tested: 123, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=120, i=0, icg=0, nicg=0, l=1, total=121
      cell areas       : b=1156.320um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1158.480um^2
      cell capacitance : b=0.632pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.633pF
      sink capacitance : count=10270, total=8.976pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.555pF, leaf=6.642pF, total=7.198pF
      wire lengths     : top=0.000um, trunk=3586.794um, leaf=37957.400um, total=41544.194um
      hp wire lengths  : top=0.000um, trunk=2285.200um, leaf=9933.300um, total=12218.500um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Trunk : target=0.105ns count=16 avg=0.064ns sd=0.029ns min=0.007ns max=0.098ns {5 <= 0.063ns, 7 <= 0.084ns, 3 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=107 avg=0.091ns sd=0.004ns min=0.072ns max=0.104ns {0 <= 0.063ns, 4 <= 0.084ns, 84 <= 0.094ns, 15 <= 0.100ns, 4 <= 0.105ns}
    Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
       Bufs: CKBD16: 106 CKBD12: 9 CKBD8: 2 CKBD2: 1 CKBD1: 1 CKBD0: 1 
     Logics: CKAN2D1: 1 
    Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
      skew_group clk1/CON: insertion delay [min=0.330, max=0.382, avg=0.358, sd=0.009], skew [0.052 vs 0.057], 100% {0.330, 0.382} (wid=0.024 ws=0.022) (gid=0.380 gs=0.058)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group clk1/CON: insertion delay [min=0.330, max=0.382, avg=0.358, sd=0.009], skew [0.052 vs 0.057], 100% {0.330, 0.382} (wid=0.024 ws=0.022) (gid=0.380 gs=0.058)
      skew_group clk2/CON: insertion delay [min=0.161, max=0.181, avg=0.174, sd=0.004], skew [0.020 vs 0.057], 100% {0.161, 0.181} (wid=0.023 ws=0.018) (gid=0.168 gs=0.014)
    Buffering to fix DRVs done. (took cpu=0:00:00.3 real=0:00:00.3)
    Fixing Skew by cell sizing...
    Resized 0 clock insts to decrease delay.
    Resized 0 clock insts to increase delay.
    
    PRO Statistics: Fix Skew (cell sizing):
    =======================================
    
    Cell changes by Net Type:
    
    -------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
    -------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                0
    trunk              0            0           0            0                    0                0
    leaf               0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    Total              0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats PostConditioning after skew fixing by cell sizing:
      cell counts      : b=120, i=0, icg=0, nicg=0, l=1, total=121
      cell areas       : b=1156.320um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1158.480um^2
      cell capacitance : b=0.632pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.633pF
      sink capacitance : count=10270, total=8.976pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.555pF, leaf=6.642pF, total=7.198pF
      wire lengths     : top=0.000um, trunk=3586.794um, leaf=37957.400um, total=41544.194um
      hp wire lengths  : top=0.000um, trunk=2285.200um, leaf=9933.300um, total=12218.500um
    Clock DAG net violations PostConditioning after skew fixing by cell sizing: none
    Clock DAG primary half-corner transition distribution PostConditioning after skew fixing by cell sizing:
      Trunk : target=0.105ns count=16 avg=0.064ns sd=0.029ns min=0.007ns max=0.098ns {5 <= 0.063ns, 7 <= 0.084ns, 3 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=107 avg=0.091ns sd=0.004ns min=0.072ns max=0.104ns {0 <= 0.063ns, 4 <= 0.084ns, 84 <= 0.094ns, 15 <= 0.100ns, 4 <= 0.105ns}
    Clock DAG library cell distribution PostConditioning after skew fixing by cell sizing {count}:
       Bufs: CKBD16: 106 CKBD12: 9 CKBD8: 2 CKBD2: 1 CKBD1: 1 CKBD0: 1 
     Logics: CKAN2D1: 1 
    Primary reporting skew groups PostConditioning after skew fixing by cell sizing:
      skew_group clk1/CON: insertion delay [min=0.330, max=0.382, avg=0.358, sd=0.009], skew [0.052 vs 0.057], 100% {0.330, 0.382} (wid=0.024 ws=0.022) (gid=0.380 gs=0.058)
    Skew group summary PostConditioning after skew fixing by cell sizing:
      skew_group clk1/CON: insertion delay [min=0.330, max=0.382, avg=0.358, sd=0.009], skew [0.052 vs 0.057], 100% {0.330, 0.382} (wid=0.024 ws=0.022) (gid=0.380 gs=0.058)
      skew_group clk2/CON: insertion delay [min=0.161, max=0.181, avg=0.174, sd=0.004], skew [0.020 vs 0.057], 100% {0.161, 0.181} (wid=0.023 ws=0.018) (gid=0.168 gs=0.014)
    Fixing Skew by cell sizing done. (took cpu=0:00:00.2 real=0:00:00.3)
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
    Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
    Leaving CCOpt scope - ClockRefiner...
    Performing Single Pass Refine Place.
*** Starting refinePlace (1:42:18 mem=3804.4M) ***
Total net bbox length = 5.712e+05 (2.711e+05 3.001e+05) (ext = 9.510e+04)
Move report: Detail placement moves 31 insts, mean move: 8.79 um, max move: 37.80 um
	Max move on inst (FILLER__7_5482): (117.80, 533.80) --> (81.80, 535.60)
	Runtime: CPU: 0:00:03.1 REAL: 0:00:02.0 MEM: 3804.4MB
Summary Report:
Instances move: 0 (out of 39748 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.712e+05 (2.711e+05 3.001e+05) (ext = 9.510e+04)
Runtime: CPU: 0:00:03.2 REAL: 0:00:03.0 MEM: 3804.4MB
*** Finished refinePlace (1:42:21 mem=3804.4M) ***
    Moved 0, flipped 0 and cell swapped 0 of 10391 clock instance(s) during refinement.
    The largest move was 0 microns for .
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:03.6 real=0:00:02.5)
    Set dirty flag on 18 insts, 4 nets
  PostConditioning done.
Net route status summary:
  Clock:       123 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=123, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 51152 (unrouted=9707, trialRouted=41445, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=9697, (crossesIlmBoundary AND tooFewTerms=0)])
  Update timing and DAG stats after post-conditioning...
  Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.5 real=0:00:00.1)
  Clock DAG stats after post-conditioning:
    cell counts      : b=120, i=0, icg=0, nicg=0, l=1, total=121
    cell areas       : b=1156.320um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1158.480um^2
    cell capacitance : b=0.632pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.633pF
    sink capacitance : count=10270, total=8.976pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.555pF, leaf=6.642pF, total=7.198pF
    wire lengths     : top=0.000um, trunk=3586.794um, leaf=37957.400um, total=41544.194um
    hp wire lengths  : top=0.000um, trunk=2285.200um, leaf=9933.300um, total=12218.500um
  Clock DAG net violations after post-conditioning: none
  Clock DAG primary half-corner transition distribution after post-conditioning:
    Trunk : target=0.105ns count=16 avg=0.064ns sd=0.029ns min=0.007ns max=0.098ns {5 <= 0.063ns, 7 <= 0.084ns, 3 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=107 avg=0.091ns sd=0.004ns min=0.072ns max=0.104ns {0 <= 0.063ns, 4 <= 0.084ns, 84 <= 0.094ns, 15 <= 0.100ns, 4 <= 0.105ns}
  Clock DAG library cell distribution after post-conditioning {count}:
     Bufs: CKBD16: 106 CKBD12: 9 CKBD8: 2 CKBD2: 1 CKBD1: 1 CKBD0: 1 
   Logics: CKAN2D1: 1 
  Primary reporting skew groups after post-conditioning:
    skew_group clk1/CON: insertion delay [min=0.330, max=0.382, avg=0.358, sd=0.009], skew [0.052 vs 0.057], 100% {0.330, 0.382} (wid=0.024 ws=0.022) (gid=0.380 gs=0.058)
  Skew group summary after post-conditioning:
    skew_group clk1/CON: insertion delay [min=0.330, max=0.382, avg=0.358, sd=0.009], skew [0.052 vs 0.057], 100% {0.330, 0.382} (wid=0.024 ws=0.022) (gid=0.380 gs=0.058)
    skew_group clk2/CON: insertion delay [min=0.161, max=0.181, avg=0.174, sd=0.004], skew [0.020 vs 0.057], 100% {0.161, 0.181} (wid=0.023 ws=0.018) (gid=0.168 gs=0.014)
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:07.2 real=0:00:05.7)
  Setting CTS place status to fixed for clock tree and sinks.
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  --------------------------------------------------------------
  Cell type                     Count    Area        Capacitance
  --------------------------------------------------------------
  Buffers                        120     1156.320       0.632
  Inverters                        0        0.000       0.000
  Integrated Clock Gates           0        0.000       0.000
  Non-Integrated Clock Gates       0        0.000       0.000
  Clock Logic                      1        2.160       0.001
  All                            121     1158.480       0.633
  --------------------------------------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top           0.000
  Trunk      3586.794
  Leaf      37957.400
  Total     41544.194
  --------------------
  
  
  Clock DAG hp wire lengths at end of CTS:
  ========================================
  
  -----------------------
  Type     hp Wire Length
  -----------------------
  Top            0.000
  Trunk       2285.200
  Leaf        9933.300
  Total      12218.500
  -----------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  ---------------------------------
  Type     Gate     Wire     Total
  ---------------------------------
  Top      0.000    0.000     0.000
  Trunk    0.633    0.555     1.188
  Leaf     8.976    6.642    15.618
  Total    9.609    7.198    16.806
  ---------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  --------------------------------------------------------
  Count    Total    Average    Std. Dev.    Min      Max
  --------------------------------------------------------
  10270    8.976     0.001       0.000      0.001    0.001
  --------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  None
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                                Over Target
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------
  Trunk       0.105       16      0.064       0.029      0.007    0.098    {5 <= 0.063ns, 7 <= 0.084ns, 3 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}           -
  Leaf        0.105      107      0.091       0.004      0.072    0.104    {0 <= 0.063ns, 4 <= 0.084ns, 84 <= 0.094ns, 15 <= 0.100ns, 4 <= 0.105ns}         -
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG library cell distribution at end of CTS:
  ==================================================
  
  ----------------------------------------
  Name       Type      Inst     Inst Area 
                       Count    (um^2)
  ----------------------------------------
  CKBD16     buffer     106      1068.480
  CKBD12     buffer       9        71.280
  CKBD8      buffer       2        11.520
  CKBD2      buffer       1         2.160
  CKBD1      buffer       1         1.440
  CKBD0      buffer       1         1.440
  CKAN2D1    logic        1         2.160
  ----------------------------------------
  
  
  Primary reporting skew groups summary at end of CTS:
  ====================================================
  
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner      Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  WC:setup.late    clk1/CON      0.330     0.382     0.052       0.057         0.022           0.014           0.358        0.009     100% {0.330, 0.382}
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner      Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  WC:setup.late    clk1/CON      0.330     0.382     0.052       0.057         0.022           0.014           0.358        0.009     100% {0.330, 0.382}
  WC:setup.late    clk2/CON      0.161     0.181     0.020       0.057         0.018           0.007           0.174        0.004     100% {0.161, 0.181}
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Found a total of 0 clock tree pins with a slew violation.
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.3 real=0:00:00.3)
Synthesizing clock trees done.
Tidy Up And Update Timing...
External - Set all clocks to propagated mode...
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

Setting all clocks to propagated mode.
CON
External - Set all clocks to propagated mode done. (took cpu=0:00:01.7 real=0:00:00.5)
Clock DAG stats after update timingGraph:
  cell counts      : b=120, i=0, icg=0, nicg=0, l=1, total=121
  cell areas       : b=1156.320um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1158.480um^2
  cell capacitance : b=0.632pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.633pF
  sink capacitance : count=10270, total=8.976pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
  wire capacitance : top=0.000pF, trunk=0.555pF, leaf=6.642pF, total=7.198pF
  wire lengths     : top=0.000um, trunk=3586.794um, leaf=37957.400um, total=41544.194um
  hp wire lengths  : top=0.000um, trunk=2285.200um, leaf=9933.300um, total=12218.500um
Clock DAG net violations after update timingGraph: none
Clock DAG primary half-corner transition distribution after update timingGraph:
  Trunk : target=0.105ns count=16 avg=0.064ns sd=0.029ns min=0.007ns max=0.098ns {5 <= 0.063ns, 7 <= 0.084ns, 3 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
  Leaf  : target=0.105ns count=107 avg=0.091ns sd=0.004ns min=0.072ns max=0.104ns {0 <= 0.063ns, 4 <= 0.084ns, 84 <= 0.094ns, 15 <= 0.100ns, 4 <= 0.105ns}
Clock DAG library cell distribution after update timingGraph {count}:
   Bufs: CKBD16: 106 CKBD12: 9 CKBD8: 2 CKBD2: 1 CKBD1: 1 CKBD0: 1 
 Logics: CKAN2D1: 1 
Primary reporting skew groups after update timingGraph:
  skew_group clk1/CON: insertion delay [min=0.330, max=0.382, avg=0.358, sd=0.009], skew [0.052 vs 0.057], 100% {0.330, 0.382} (wid=0.024 ws=0.022) (gid=0.380 gs=0.058)
Skew group summary after update timingGraph:
  skew_group clk1/CON: insertion delay [min=0.330, max=0.382, avg=0.358, sd=0.009], skew [0.052 vs 0.057], 100% {0.330, 0.382} (wid=0.024 ws=0.022) (gid=0.380 gs=0.058)
  skew_group clk2/CON: insertion delay [min=0.161, max=0.181, avg=0.174, sd=0.004], skew [0.020 vs 0.057], 100% {0.161, 0.181} (wid=0.023 ws=0.018) (gid=0.168 gs=0.014)
Logging CTS constraint violations...
  No violations found.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:02.2 real=0:00:01.1)
Runtime done. (took cpu=0:04:07 real=0:02:03)
Runtime Summary
===============
Clock Runtime:  (43%) Core CTS          50.08 (Init 6.39, Construction 17.34, Implementation 18.07, eGRPC 3.05, PostConditioning 3.22, Other 2.01)
Clock Runtime:  (49%) CTS services      56.95 (RefinePlace 10.53, EarlyGlobalClock 6.24, NanoRoute 37.88, ExtractRC 2.30, TimingAnalysis 0.00)
Clock Runtime:   (6%) Other CTS          7.76 (Init 2.80, CongRepair/EGR-DP 4.43, TimingUpdate 0.53, Other 0.00)
Clock Runtime: (100%) Total            114.79

Synthesizing clock trees with CCOpt done.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2899.5M, totSessionCpu=1:42:25 **
**WARN: (IMPOPT-576):	105 nets have unplaced terms. 
Type 'man IMPOPT-576' for more detail.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
GigaOpt running with 8 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**WARN: (IMPOPT-665):	clk1 : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	rst1 : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in_core1[31] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in_core1[30] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in_core1[29] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in_core1[28] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in_core1[27] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in_core1[26] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in_core1[25] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in_core1[24] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in_core1[23] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in_core1[22] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in_core1[21] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in_core1[20] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in_core1[19] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in_core1[18] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in_core1[17] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in_core1[16] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in_core1[15] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in_core1[14] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**optDesign ... cpu = 0:00:10, real = 0:00:04, mem = 2894.0M, totSessionCpu=1:42:35 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=3557.1M)
** Profile ** Start :  cpu=0:00:00.0, mem=3557.1M
** Profile ** Other data :  cpu=0:00:00.4, mem=3560.8M
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=3566.89)
Total number of fetched objects 41655
End delay calculation. (MEM=3940.88 CPU=0:00:06.0 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=3940.88 CPU=0:00:07.7 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:10.5 real=0:00:02.0 totSessionCpu=1:42:46 mem=3908.9M)
** Profile ** Overall slacks :  cpu=0:00:11.2, mem=3916.9M
** Profile ** DRVs :  cpu=0:00:01.4, mem=3939.4M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.370  | -1.370  | -0.038  | -0.381  |
|           TNS (ns):| -34.780 | -28.038 | -0.038  | -6.704  |
|    Violating Paths:|   202   |   179   |    1    |   22    |
|          All Paths:|  17969  |  9517   |    1    |  11787  |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 56.126%
       (98.257% with Fillers)
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=3939.4M
**optDesign ... cpu = 0:00:23, real = 0:00:08, mem = 2918.2M, totSessionCpu=1:42:48 **
** INFO : this run is activating low effort ccoptDesign flow

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 39748

Instance distribution across the VT partitions:

 LVT : inst = 10959 (27.6%), cells = 335 (41.31%)
   Lib tcbn65gpluswc        : inst = 10959 (27.6%)

 HVT : inst = 28789 (72.4%), cells = 461 (56.84%)
   Lib tcbn65gpluswc        : inst = 28789 (72.4%)

Reporting took 0 sec
*** Starting optimizing excluded clock nets MEM= 3581.9M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3581.9M) ***
*** Starting optimizing excluded clock nets MEM= 3581.9M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3581.9M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
Info: 123 nets with fixed/cover wires excluded.
Info: 123 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:42:50.4/0:32:22.1 (3.2), mem = 3581.9M
(I,S,L,T): WC_VIEW: 105.571, 31.4899, 2.0737, 139.135
(I,S,L,T): WC_VIEW: 105.571, 31.4899, 2.0737, 139.135
*** DrvOpt [finish] : cpu/real = 0:00:06.9/0:00:05.3 (1.3), totSession cpu/real = 1:42:57.2/0:32:27.4 (3.2), mem = 3714.9M
End: GigaOpt high fanout net optimization
skipped the cell partition in DRV
*** Timing NOT met, worst failing slack is -1.370
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 92, Num usable cells 948
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 948
Begin: GigaOpt Optimization in TNS mode
Info: 123 nets with fixed/cover wires excluded.
Info: 123 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:42:59.0/0:32:28.6 (3.2), mem = 3714.9M
(I,S,L,T): WC_VIEW: 105.571, 31.4899, 2.0737, 139.135
*info: 123 clock nets excluded
*info: 2 special nets excluded.
*info: 140 no-driver nets excluded.
*info: 123 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -1.370 TNS Slack -34.780 Density 98.26
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.381| -6.704|
|reg2cgate |-0.038| -0.038|
|reg2reg   |-1.370|-28.038|
|HEPG      |-1.370|-28.076|
|All Paths |-1.370|-34.780|
+----------+------+-------+

CCOptDebug: Start of Optimizer TNS Pass: reg2cgate* WNS -0.038ns TNS -0.038ns; reg2reg* WNS -1.370ns TNS -28.038ns; HEPG WNS -1.370ns TNS -28.038ns; all paths WNS -1.370ns TNS -34.780ns; Real time 0:02:30
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.370|   -1.370| -28.076|  -34.780|    98.26%|   0:00:00.0| 3924.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.363|   -1.363| -27.880|  -34.584|    98.25%|   0:00:02.0| 4191.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__1_/D              |
|  -1.363|   -1.363| -27.864|  -34.567|    98.25%|   0:00:00.0| 4191.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__1_/D              |
|  -1.363|   -1.363| -27.838|  -34.542|    98.25%|   0:00:01.0| 4191.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__2_/D              |
|  -1.363|   -1.363| -27.838|  -34.542|    98.25%|   0:00:00.0| 4191.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__4_/D              |
|  -1.363|   -1.363| -27.709|  -34.413|    98.25%|   0:00:01.0| 4191.4M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_12_/D                      |
|  -1.363|   -1.363| -27.705|  -34.409|    98.25%|   0:00:00.0| 4191.4M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_12_/D                      |
|  -1.363|   -1.363| -27.676|  -34.379|    98.25%|   0:00:00.0| 4191.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__7_/D              |
|  -1.363|   -1.363| -27.564|  -34.267|    98.25%|   0:00:01.0| 4191.4M|   WC_VIEW|reg2cgate| gclk_inst1/U3/A1                                   |
|  -1.363|   -1.363| -27.545|  -34.249|    98.25%|   0:00:00.0| 4191.4M|   WC_VIEW|reg2cgate| gclk_inst1/U3/A1                                   |
|  -1.363|   -1.363| -27.390|  -34.094|    98.25%|   0:00:00.0| 4191.4M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product3_reg_reg_6_/D                          |
|  -1.363|   -1.363| -27.383|  -34.087|    98.25%|   0:00:00.0| 4191.4M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product3_reg_reg_6_/D                          |
|  -1.363|   -1.363| -27.366|  -34.069|    98.25%|   0:00:00.0| 4191.4M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_4__fifo_instance/q5_ |
|        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
|  -1.363|   -1.363| -27.365|  -34.069|    98.25%|   0:00:00.0| 4191.4M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_4__fifo_instance/q5_ |
|        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
|  -1.363|   -1.363| -27.365|  -34.069|    98.25%|   0:00:00.0| 4191.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:13.1 real=0:00:06.0 mem=4191.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:13.2 real=0:00:06.0 mem=4191.4M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.381| -6.704|
|reg2cgate |-0.038| -0.038|
|reg2reg   |-1.363|-27.327|
|HEPG      |-1.363|-27.365|
|All Paths |-1.363|-34.069|
+----------+------+-------+

CCOptDebug: End of Optimizer TNS Pass: reg2cgate* WNS -0.038ns TNS -0.038ns; reg2reg* WNS -1.363ns TNS -27.327ns; HEPG WNS -1.363ns TNS -27.327ns; all paths WNS -1.363ns TNS -34.068ns; Real time 0:02:37
** GigaOpt Optimizer WNS Slack -1.363 TNS Slack -34.069 Density 98.25
*** Starting refinePlace (1:43:25 mem=4191.4M) ***
Total net bbox length = 5.712e+05 (2.710e+05 3.001e+05) (ext = 9.510e+04)
Density distribution unevenness ratio = 0.727%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:03.1 REAL: 0:00:02.0 MEM: 4201.5MB
Summary Report:
Instances move: 0 (out of 39623 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.712e+05 (2.710e+05 3.001e+05) (ext = 9.510e+04)
Runtime: CPU: 0:00:03.3 REAL: 0:00:02.0 MEM: 4201.5MB
*** Finished refinePlace (1:43:28 mem=4201.5M) ***
Finished re-routing un-routed nets (0:00:00.0 4201.5M)


Density : 0.9825
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:05.0 real=0:00:04.0 mem=4201.5M) ***
** GigaOpt Optimizer WNS Slack -1.363 TNS Slack -34.069 Density 98.25
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.381| -6.704|
|reg2cgate |-0.038| -0.038|
|reg2reg   |-1.363|-27.327|
|HEPG      |-1.363|-27.365|
|All Paths |-1.363|-34.069|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 123 constrained nets 
Layer 7 has 316 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:20.0 real=0:00:11.0 mem=4201.5M) ***

(I,S,L,T): WC_VIEW: 105.576, 31.4899, 2.07417, 139.14
*** SetupOpt [finish] : cpu/real = 0:00:31.0/0:00:22.3 (1.4), totSession cpu/real = 1:43:30.0/0:32:50.9 (3.2), mem = 3992.0M
End: GigaOpt Optimization in TNS mode
#InfoCS: Num dontuse cells 92, Num usable cells 948
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 948
Begin: GigaOpt Optimization in WNS mode
Info: 123 nets with fixed/cover wires excluded.
Info: 123 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:43:30.3/0:32:51.2 (3.2), mem = 3643.0M
(I,S,L,T): WC_VIEW: 105.576, 31.4899, 2.07417, 139.14
*info: 123 clock nets excluded
*info: 2 special nets excluded.
*info: 140 no-driver nets excluded.
*info: 123 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -1.363 TNS Slack -34.069 Density 98.25
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.381| -6.704|
|reg2cgate |-0.038| -0.038|
|reg2reg   |-1.363|-27.327|
|HEPG      |-1.363|-27.365|
|All Paths |-1.363|-34.069|
+----------+------+-------+

CCOptDebug: Start of Optimizer WNS Pass 0: reg2cgate* WNS -0.038ns TNS -0.038ns; reg2reg* WNS -1.363ns TNS -27.327ns; HEPG WNS -1.363ns TNS -27.327ns; all paths WNS -1.363ns TNS -34.068ns; Real time 0:02:53
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.363|   -1.363| -27.365|  -34.069|    98.25%|   0:00:00.0| 3856.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.323|   -1.323| -26.943|  -33.647|    98.25%|   0:00:07.0| 4204.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.323|   -1.323| -26.926|  -33.630|    98.24%|   0:00:01.0| 4204.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.318|   -1.318| -26.821|  -33.525|    98.24%|   0:00:01.0| 4204.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.318|   -1.318| -26.818|  -33.521|    98.24%|   0:00:00.0| 4204.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.315|   -1.315| -26.760|  -33.464|    98.24%|   0:00:01.0| 4204.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.311|   -1.311| -26.688|  -33.392|    98.24%|   0:00:01.0| 4204.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.311|   -1.311| -26.685|  -33.389|    98.24%|   0:00:00.0| 4204.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.308|   -1.308| -26.663|  -33.367|    98.24%|   0:00:00.0| 4204.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.304|   -1.304| -26.594|  -33.298|    98.24%|   0:00:01.0| 4204.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.300|   -1.300| -26.540|  -33.244|    98.24%|   0:00:00.0| 4204.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.298|   -1.298| -26.511|  -33.215|    98.24%|   0:00:01.0| 4204.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.294|   -1.294| -26.404|  -33.107|    98.24%|   0:00:00.0| 4204.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.294|   -1.294| -26.384|  -33.088|    98.24%|   0:00:00.0| 4204.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.291|   -1.291| -26.316|  -33.020|    98.24%|   0:00:01.0| 4204.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.288|   -1.288| -26.236|  -32.939|    98.24%|   0:00:00.0| 4204.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.288|   -1.288| -26.216|  -32.919|    98.24%|   0:00:00.0| 4204.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.286|   -1.286| -26.077|  -32.781|    98.24%|   0:00:01.0| 4204.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.286|   -1.286| -26.038|  -32.741|    98.24%|   0:00:00.0| 4204.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.278|   -1.278| -26.007|  -32.710|    98.24%|   0:00:00.0| 4204.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.276|   -1.276| -25.914|  -32.618|    98.23%|   0:00:02.0| 4204.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.276|   -1.276| -25.893|  -32.597|    98.23%|   0:00:03.0| 4204.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.276|   -1.276| -25.884|  -32.588|    98.23%|   0:00:01.0| 4204.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
**INFO: Starting Blocking QThread with 8 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Multi-CPU acceleration using 8 CPU(s).
*** QThread Job [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.5M
Multithreaded Timing Analysis is initialized with 8 threads

#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=0)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Total number of fetched objects 41643
End delay calculation. (MEM=0 CPU=0:00:06.2 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:08.5 REAL=0:00:02.0)
Design Initial Hold Timing WNS  -0.019  TNS -0.019 VIO 1
*** QThread Job [finish] : cpu/real = 0:00:13.6/0:00:04.4 (3.1), mem = 0.0M

_______________________________________________________________________
skewClock sized 0 and inserted 4 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.147|   -1.147| -23.868|  -32.367|    98.23%|   0:00:08.0| 4257.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.141|   -1.141| -23.833|  -32.332|    98.23%|   0:00:01.0| 4257.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.138|   -1.138| -23.817|  -32.316|    98.23%|   0:00:00.0| 4257.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.138|   -1.138| -23.817|  -32.315|    98.23%|   0:00:00.0| 4257.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 0 and inserted 10 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.861|   -0.861| -25.022|  -39.689|    98.23%|   0:00:05.0| 4267.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -0.861|   -0.861| -25.020|  -39.686|    98.22%|   0:00:00.0| 4267.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -0.861|   -0.861| -25.020|  -39.686|    98.22%|   0:00:01.0| 4267.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:55 real=0:00:36.0 mem=4267.8M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.750|   -0.861| -14.666|  -39.686|    98.22%|   0:00:00.0| 4267.8M|   WC_VIEW|  default| psum_norm_2[2]                                     |
|  -0.685|   -0.861| -13.972|  -38.992|    98.23%|   0:00:01.0| 4267.8M|   WC_VIEW|  default| psum_norm_1[1]                                     |
|  -0.683|   -0.861| -13.827|  -38.846|    98.23%|   0:00:00.0| 4267.8M|   WC_VIEW|  default| psum_norm_1[0]                                     |
|  -0.673|   -0.861| -13.674|  -38.693|    98.23%|   0:00:00.0| 4267.8M|   WC_VIEW|  default| psum_norm_2[10]                                    |
|  -0.668|   -0.861| -13.433|  -38.453|    98.23%|   0:00:00.0| 4267.8M|   WC_VIEW|  default| psum_norm_2[2]                                     |
|  -0.668|   -0.861| -13.323|  -38.343|    98.23%|   0:00:00.0| 4267.8M|   WC_VIEW|  default| psum_norm_2[2]                                     |
|  -0.663|   -0.861| -13.283|  -38.302|    98.23%|   0:00:00.0| 4267.8M|   WC_VIEW|  default| psum_norm_2[1]                                     |
|  -0.650|   -0.861| -13.243|  -38.263|    98.23%|   0:00:01.0| 4267.8M|   WC_VIEW|  default| psum_norm_2[0]                                     |
|  -0.640|   -0.861| -13.222|  -38.241|    98.23%|   0:00:00.0| 4267.8M|   WC_VIEW|  default| psum_norm_1[2]                                     |
|  -0.640|   -0.861| -13.026|  -38.045|    98.23%|   0:00:00.0| 4267.8M|   WC_VIEW|  default| psum_norm_1[2]                                     |
|  -0.631|   -0.861| -13.015|  -38.035|    98.23%|   0:00:00.0| 4267.8M|   WC_VIEW|  default| psum_norm_2[5]                                     |
|  -0.630|   -0.861| -12.909|  -37.929|    98.23%|   0:00:00.0| 4267.8M|   WC_VIEW|  default| psum_norm_1[2]                                     |
|  -0.628|   -0.861| -12.887|  -37.907|    98.23%|   0:00:00.0| 4267.8M|   WC_VIEW|  default| psum_norm_2[0]                                     |
|  -0.628|   -0.861| -12.863|  -37.883|    98.23%|   0:00:00.0| 4267.8M|   WC_VIEW|  default| psum_norm_2[0]                                     |
|  -0.628|   -0.861| -12.863|  -37.883|    98.23%|   0:00:00.0| 4267.8M|   WC_VIEW|  default| psum_norm_2[0]                                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:03.1 real=0:00:02.0 mem=4267.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:58 real=0:00:38.0 mem=4267.8M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.628|-12.863|
|reg2cgate |-0.038| -0.038|
|reg2reg   |-0.861|-24.982|
|HEPG      |-0.861|-25.020|
|All Paths |-0.861|-37.883|
+----------+------+-------+

CCOptDebug: End of Optimizer WNS Pass 0: reg2cgate* WNS -0.038ns TNS -0.038ns; reg2reg* WNS -0.861ns TNS -24.982ns; HEPG WNS -0.861ns TNS -24.982ns; all paths WNS -0.861ns TNS -37.883ns; Real time 0:03:31
** GigaOpt Optimizer WNS Slack -0.861 TNS Slack -37.883 Density 98.23
*** Starting refinePlace (1:45:40 mem=4267.8M) ***
Total net bbox length = 5.716e+05 (2.714e+05 3.002e+05) (ext = 9.511e+04)
Density distribution unevenness ratio = 0.744%
Density distribution unevenness ratio = 3.055%
Move report: Timing Driven Placement moves 76788 insts, mean move: 5.30 um, max move: 62.60 um
	Max move on inst (normalizer_inst/FE_USKC2904_CTS_6): (196.40, 188.20) --> (217.60, 229.60)
	Runtime: CPU: 0:00:32.3 REAL: 0:00:11.0 MEM: 4374.3MB
Move report: Detail placement moves 70902 insts, mean move: 3.74 um, max move: 46.60 um
	Max move on inst (FILLER__1_6095): (68.20, 87.40) --> (59.40, 125.20)
	Runtime: CPU: 0:00:03.9 REAL: 0:00:03.0 MEM: 4372.3MB
Summary Report:
Instances move: 39359 (out of 39625 movable)
Instances flipped: 199
Mean displacement: 5.31 um
Max displacement: 63.60 um (Instance: normalizer_inst/FE_USKC2904_CTS_6) (196.4, 188.2) -> (218.6, 229.6)
	Length: 7 sites, height: 1 rows, site name: core, cell type: CKBD3
Total net bbox length = 6.334e+05 (3.404e+05 2.930e+05) (ext = 9.518e+04)
Runtime: CPU: 0:00:36.4 REAL: 0:00:14.0 MEM: 4372.3MB
*** Finished refinePlace (1:46:17 mem=4372.3M) ***
Finished re-routing un-routed nets (0:00:00.2 4372.4M)

**WARN: (IMPESI-3014):	The RC network is incomplete for net mem_in_core1[0]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.

Density : 0.9825
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:40.4 real=0:00:17.0 mem=4372.4M) ***
** GigaOpt Optimizer WNS Slack -0.943 TNS Slack -40.524 Density 98.25
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 1
OptDebug: Start of Optimizer WNS Pass 1:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.628|-12.872|
|reg2cgate |-0.038| -0.038|
|reg2reg   |-0.943|-27.614|
|HEPG      |-0.943|-27.652|
|All Paths |-0.943|-40.524|
+----------+------+-------+

CCOptDebug: Start of Optimizer WNS Pass 1: reg2cgate* WNS -0.038ns TNS -0.038ns; reg2reg* WNS -0.943ns TNS -27.614ns; HEPG WNS -0.943ns TNS -27.614ns; all paths WNS -0.943ns TNS -40.524ns; Real time 0:03:49
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.943|   -0.943| -27.652|  -40.524|    98.25%|   0:00:00.0| 4372.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.874|   -0.874| -27.045|  -39.917|    98.26%|   0:00:05.0| 4391.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -0.872|   -0.872| -27.037|  -39.909|    98.26%|   0:00:01.0| 4391.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -0.872|   -0.872| -27.035|  -39.907|    98.26%|   0:00:01.0| 4391.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 0 and inserted 15 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.452|   -1.258| -13.811|  -40.604|    98.26%|   0:00:07.0| 4346.7M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -0.444|   -1.258| -13.780|  -40.573|    98.26%|   0:00:00.0| 4349.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_12_/D                      |
|  -0.438|   -1.258| -13.766|  -40.559|    98.26%|   0:00:01.0| 4349.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_12_/D                      |
|  -0.438|   -1.258| -13.762|  -40.555|    98.26%|   0:00:00.0| 4349.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_12_/D                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 0 and inserted 17 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.319|   -1.776|  -5.600|  -43.778|    98.26%|   0:00:06.0| 4349.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_12_/D                      |
|  -0.260|   -1.776|  -4.955|  -43.133|    98.26%|   0:00:00.0| 4349.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -0.246|   -1.776|  -4.913|  -43.091|    98.26%|   0:00:00.0| 4368.9M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -0.243|   -1.776|  -4.886|  -43.064|    98.26%|   0:00:01.0| 4368.9M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_12_/D                      |
|  -0.243|   -1.776|  -4.878|  -43.056|    98.26%|   0:00:00.0| 4368.9M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_12_/D                      |
|  -0.242|   -1.776|  -4.878|  -43.056|    98.26%|   0:00:00.0| 4368.9M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_12_/D                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:57.4 real=0:00:22.0 mem=4368.9M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.776|   -1.776| -38.178|  -43.056|    98.26%|   0:00:01.0| 4368.9M|   WC_VIEW|  default| psum_norm_2[0]                                     |
|  -1.775|   -1.775| -38.168|  -43.045|    98.26%|   0:00:00.0| 4368.9M|   WC_VIEW|  default| psum_norm_2[2]                                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.6 real=0:00:01.0 mem=4368.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:58.2 real=0:00:23.0 mem=4368.9M) ***
OptDebug: End of Optimizer WNS Pass 1:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.775|-38.168|
|reg2cgate |-0.038| -0.038|
|reg2reg   |-0.242| -4.840|
|HEPG      |-0.242| -4.878|
|All Paths |-1.775|-43.045|
+----------+------+-------+

CCOptDebug: End of Optimizer WNS Pass 1: reg2cgate* WNS -0.038ns TNS -0.038ns; reg2reg* WNS -0.243ns TNS -4.840ns; HEPG WNS -0.243ns TNS -4.840ns; all paths WNS -1.775ns TNS -43.045ns; Real time 0:04:12
** GigaOpt Optimizer WNS Slack -1.775 TNS Slack -43.045 Density 98.26
*** Starting refinePlace (1:47:20 mem=4368.9M) ***
Total net bbox length = 6.348e+05 (3.408e+05 2.940e+05) (ext = 9.518e+04)
Density distribution unevenness ratio = 1.205%
Density distribution unevenness ratio = 2.730%
Move report: Timing Driven Placement moves 76182 insts, mean move: 3.98 um, max move: 82.80 um
	Max move on inst (normalizer_inst/FE_USKC2918_CTS_6): (170.00, 276.40) --> (207.80, 231.40)
	Runtime: CPU: 0:00:27.6 REAL: 0:00:11.0 MEM: 4452.0MB
Move report: Detail placement moves 70701 insts, mean move: 3.30 um, max move: 38.00 um
	Max move on inst (FILLER__1_6243): (50.00, 89.20) --> (35.40, 112.60)
	Runtime: CPU: 0:00:03.3 REAL: 0:00:02.0 MEM: 4450.0MB
Summary Report:
Instances move: 39003 (out of 39653 movable)
Instances flipped: 0
Mean displacement: 4.02 um
Max displacement: 84.80 um (Instance: normalizer_inst/FE_USKC2918_CTS_6) (170, 276.4) -> (209.8, 231.4)
	Length: 6 sites, height: 1 rows, site name: core, cell type: CKBD2
Total net bbox length = 6.238e+05 (3.355e+05 2.883e+05) (ext = 9.595e+04)
Runtime: CPU: 0:00:31.1 REAL: 0:00:14.0 MEM: 4450.0MB
*** Finished refinePlace (1:47:51 mem=4450.0M) ***
Finished re-routing un-routed nets (0:00:00.3 4450.0M)

**WARN: (IMPESI-3014):	The RC network is incomplete for net mem_in_core1[12]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.

Density : 0.9828
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:35.7 real=0:00:16.0 mem=4450.0M) ***
** GigaOpt Optimizer WNS Slack -1.776 TNS Slack -44.778 Density 98.28
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 2
OptDebug: Start of Optimizer WNS Pass 2:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.776|-38.182|
|reg2cgate |-0.038| -0.038|
|reg2reg   |-0.245| -6.559|
|HEPG      |-0.245| -6.596|
|All Paths |-1.776|-44.778|
+----------+------+-------+

CCOptDebug: Start of Optimizer WNS Pass 2: reg2cgate* WNS -0.038ns TNS -0.038ns; reg2reg* WNS -0.245ns TNS -6.559ns; HEPG WNS -0.245ns TNS -6.559ns; all paths WNS -1.777ns TNS -44.779ns; Real time 0:04:29
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.245|   -1.776|  -6.596|  -44.778|    98.28%|   0:00:00.0| 4450.0M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_11_/D                      |
|  -0.239|   -1.776|  -6.590|  -44.772|    98.28%|   0:00:01.0| 4450.0M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_11_/D                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:02.2 real=0:00:01.0 mem=4450.0M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.776|   -1.776| -38.182|  -44.772|    98.28%|   0:00:01.0| 4450.0M|   WC_VIEW|  default| psum_norm_2[1]                                     |
|  -1.775|   -1.775| -38.176|  -44.766|    98.28%|   0:00:00.0| 4450.0M|   WC_VIEW|  default| psum_norm_2[2]                                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.7 real=0:00:01.0 mem=4450.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:03.1 real=0:00:02.0 mem=4450.0M) ***
OptDebug: End of Optimizer WNS Pass 2:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.775|-38.176|
|reg2cgate |-0.038| -0.038|
|reg2reg   |-0.239| -6.552|
|HEPG      |-0.239| -6.590|
|All Paths |-1.775|-44.766|
+----------+------+-------+

CCOptDebug: End of Optimizer WNS Pass 2: reg2cgate* WNS -0.038ns TNS -0.038ns; reg2reg* WNS -0.239ns TNS -6.553ns; HEPG WNS -0.239ns TNS -6.553ns; all paths WNS -1.775ns TNS -44.766ns; Real time 0:04:32
** GigaOpt Optimizer WNS Slack -1.775 TNS Slack -44.766 Density 98.28
*** Starting refinePlace (1:48:01 mem=4450.0M) ***
Total net bbox length = 6.238e+05 (3.355e+05 2.883e+05) (ext = 9.595e+04)
Density distribution unevenness ratio = 1.172%
Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 4450.0MB
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:03.2 REAL: 0:00:03.0 MEM: 4450.0MB
Summary Report:
Instances move: 0 (out of 39653 movable)
Instances flipped: 19873
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 6.238e+05 (3.355e+05 2.883e+05) (ext = 9.601e+04)
Runtime: CPU: 0:00:03.5 REAL: 0:00:03.0 MEM: 4450.0MB
*** Finished refinePlace (1:48:04 mem=4450.0M) ***
Finished re-routing un-routed nets (0:00:00.0 4450.0M)


Density : 0.9828
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:05.8 real=0:00:05.0 mem=4450.0M) ***
** GigaOpt Optimizer WNS Slack -1.775 TNS Slack -44.796 Density 98.28
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.775|-38.176|
|reg2cgate |-0.038| -0.038|
|reg2reg   |-0.239| -6.582|
|HEPG      |-0.239| -6.620|
|All Paths |-1.775|-44.796|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 169 constrained nets 
Layer 7 has 263 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:04:26 real=0:01:45 mem=4450.0M) ***

(I,S,L,T): WC_VIEW: 105.582, 31.82, 2.07497, 139.477
*** SetupOpt [finish] : cpu/real = 0:04:36.5/0:01:55.8 (2.4), totSession cpu/real = 1:48:06.8/0:34:47.0 (3.1), mem = 4240.5M
End: GigaOpt Optimization in WNS mode
#InfoCS: Num dontuse cells 92, Num usable cells 948
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 948
Begin: GigaOpt Optimization in TNS mode
Info: 123 nets with fixed/cover wires excluded.
Info: 169 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:48:07.1/0:34:47.4 (3.1), mem = 3801.5M
(I,S,L,T): WC_VIEW: 105.582, 31.82, 2.07497, 139.477
*info: 169 clock nets excluded
*info: 2 special nets excluded.
*info: 140 no-driver nets excluded.
*info: 123 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -1.775 TNS Slack -44.796 Density 98.28
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.775|-38.176|
|reg2cgate |-0.038| -0.038|
|reg2reg   |-0.239| -6.582|
|HEPG      |-0.239| -6.620|
|All Paths |-1.775|-44.796|
+----------+------+-------+

CCOptDebug: Start of Optimizer TNS Pass: reg2cgate* WNS -0.038ns TNS -0.038ns; reg2reg* WNS -0.239ns TNS -6.583ns; HEPG WNS -0.239ns TNS -6.583ns; all paths WNS -1.775ns TNS -44.796ns; Real time 0:04:49
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.239|   -1.775|  -6.620|  -44.796|    98.28%|   0:00:00.0| 4013.0M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_11_/D                      |
|  -0.239|   -1.775|  -5.663|  -43.839|    98.28%|   0:00:02.0| 4381.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.239|   -1.775|  -5.063|  -43.238|    98.28%|   0:00:00.0| 4419.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.239|   -1.775|  -4.902|  -43.078|    98.28%|   0:00:01.0| 4419.7M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_5_/D                       |
|  -0.239|   -1.775|  -4.832|  -43.008|    98.28%|   0:00:00.0| 4419.7M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_5_/D                       |
|  -0.239|   -1.775|  -4.802|  -42.978|    98.28%|   0:00:00.0| 4419.7M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_5_/D                       |
|  -0.239|   -1.775|  -4.710|  -42.885|    98.28%|   0:00:00.0| 4419.7M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_5_/D                       |
|  -0.239|   -1.775|  -4.541|  -42.716|    98.28%|   0:00:01.0| 4419.7M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add1_reg_l1_reg_8_/D                           |
|  -0.239|   -1.775|  -4.528|  -42.703|    98.28%|   0:00:00.0| 4419.7M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add1_reg_l1_reg_8_/D                           |
|  -0.239|   -1.775|  -4.291|  -42.466|    98.28%|   0:00:00.0| 4419.7M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add1_reg_l1_reg_8_/D                           |
|  -0.239|   -1.775|  -3.862|  -42.037|    98.27%|   0:00:01.0| 4419.7M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add0_reg_l2_reg_8_/D                           |
|  -0.239|   -1.775|  -3.836|  -42.011|    98.27%|   0:00:00.0| 4419.7M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add0_reg_l2_reg_8_/D                           |
|  -0.239|   -1.775|  -3.808|  -41.984|    98.27%|   0:00:00.0| 4419.7M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add0_reg_l2_reg_8_/D                           |
|  -0.239|   -1.775|  -3.751|  -41.926|    98.27%|   0:00:01.0| 4419.7M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_7__fifo_instance/q6_ |
|        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
|  -0.239|   -1.775|  -3.750|  -41.925|    98.27%|   0:00:03.0| 4419.7M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_7__fifo_instance/q6_ |
|        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
|  -0.239|   -1.775|  -3.723|  -41.898|    98.27%|   0:00:01.0| 4419.7M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_1__fifo_instance/q2_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -0.239|   -1.775|  -3.705|  -41.881|    98.27%|   0:00:02.0| 4419.7M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add2_reg_l1_reg_8_/D                           |
|  -0.239|   -1.775|  -3.705|  -41.881|    98.27%|   0:00:00.0| 4419.7M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_11_/D                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:37.2 real=0:00:13.0 mem=4419.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:37.3 real=0:00:13.0 mem=4419.7M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.775|-38.176|
|reg2cgate |-0.038| -0.038|
|reg2reg   |-0.239| -3.667|
|HEPG      |-0.239| -3.705|
|All Paths |-1.775|-41.881|
+----------+------+-------+

CCOptDebug: End of Optimizer TNS Pass: reg2cgate* WNS -0.038ns TNS -0.038ns; reg2reg* WNS -0.239ns TNS -3.667ns; HEPG WNS -0.239ns TNS -3.667ns; all paths WNS -1.775ns TNS -41.881ns; Real time 0:05:02
** GigaOpt Optimizer WNS Slack -1.775 TNS Slack -41.881 Density 98.27
*** Starting refinePlace (1:48:56 mem=4419.7M) ***
Total net bbox length = 6.238e+05 (3.355e+05 2.883e+05) (ext = 9.601e+04)
Density distribution unevenness ratio = 1.178%
Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 4419.7MB
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:03.1 REAL: 0:00:02.0 MEM: 4419.7MB
Summary Report:
Instances move: 0 (out of 39653 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 6.238e+05 (3.355e+05 2.883e+05) (ext = 9.601e+04)
Runtime: CPU: 0:00:03.3 REAL: 0:00:02.0 MEM: 4419.7MB
*** Finished refinePlace (1:49:00 mem=4419.7M) ***
Finished re-routing un-routed nets (0:00:00.0 4419.7M)


Density : 0.9827
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:05.1 real=0:00:05.0 mem=4419.7M) ***
** GigaOpt Optimizer WNS Slack -1.775 TNS Slack -41.881 Density 98.27
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.775|-38.176|
|reg2cgate |-0.038| -0.038|
|reg2reg   |-0.239| -3.667|
|HEPG      |-0.239| -3.705|
|All Paths |-1.775|-41.881|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 169 constrained nets 
Layer 7 has 270 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:43.8 real=0:00:19.0 mem=4419.7M) ***

(I,S,L,T): WC_VIEW: 105.6, 31.8459, 2.07638, 139.522
*** SetupOpt [finish] : cpu/real = 0:00:54.6/0:00:29.2 (1.9), totSession cpu/real = 1:49:01.7/0:35:16.6 (3.1), mem = 4210.3M
End: GigaOpt Optimization in TNS mode
Info: 123 nets with fixed/cover wires excluded.
Info: 169 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:49:02.9/0:35:17.8 (3.1), mem = 4008.3M
(I,S,L,T): WC_VIEW: 105.6, 31.8459, 2.07638, 139.522
Usable buffer cells for single buffer setup transform:
CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
Number of usable buffer cells above: 18
Reclaim Optimization WNS Slack -1.775  TNS Slack -41.881 Density 98.27
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    98.27%|        -|  -1.775| -41.881|   0:00:00.0| 4008.3M|
|    98.23%|      158|  -1.775| -41.850|   0:00:04.0| 4313.5M|
|    98.23%|        0|  -1.775| -41.850|   0:00:01.0| 4313.5M|
|    98.23%|      234|  -1.775| -41.754|   0:00:04.0| 4313.5M|
|    98.01%|      337|  -1.775| -41.747|   0:00:03.0| 4313.5M|
|    96.49%|     3792|  -1.775| -41.786|   0:00:16.0| 4313.5M|
|    96.17%|      971|  -1.775| -41.786|   0:00:09.0| 4313.5M|
|    96.12%|      162|  -1.775| -41.786|   0:00:04.0| 4313.5M|
|    96.11%|       13|  -1.775| -41.786|   0:00:00.0| 4313.5M|
|    96.11%|        0|  -1.775| -41.786|   0:00:01.0| 4313.5M|
|    96.11%|       14|  -1.775| -41.786|   0:00:00.0| 4313.5M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -1.775  TNS Slack -41.786 Density 96.11
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 169 constrained nets 
Layer 7 has 21 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:01:52) (real = 0:00:45.0) **
*** Starting refinePlace (1:50:56 mem=4313.5M) ***
Total net bbox length = 6.222e+05 (3.346e+05 2.876e+05) (ext = 9.601e+04)
Move report: Detail placement moves 364 insts, mean move: 3.24 um, max move: 56.80 um
	Max move on inst (FILLER__3_4694): (153.80, 447.40) --> (152.80, 391.60)
	Runtime: CPU: 0:00:03.0 REAL: 0:00:02.0 MEM: 4341.0MB
Summary Report:
Instances move: 147 (out of 39130 movable)
Instances flipped: 20
Mean displacement: 1.63 um
Max displacement: 6.80 um (Instance: normalizer_inst/U3590) (369.6, 274.6) -> (376.4, 274.6)
	Length: 6 sites, height: 1 rows, site name: core, cell type: OAI21D1
Total net bbox length = 6.225e+05 (3.348e+05 2.877e+05) (ext = 9.601e+04)
Runtime: CPU: 0:00:03.2 REAL: 0:00:02.0 MEM: 4341.0MB
*** Finished refinePlace (1:50:59 mem=4341.0M) ***
Finished re-routing un-routed nets (0:00:00.0 4341.0M)


Density : 0.9611
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:05.1 real=0:00:04.0 mem=4341.0M) ***
(I,S,L,T): WC_VIEW: 102.593, 28.9767, 1.99016, 133.56
*** AreaOpt [finish] : cpu/real = 0:01:57.5/0:00:49.0 (2.4), totSession cpu/real = 1:51:00.4/0:36:06.8 (3.1), mem = 4341.0M
End: Area Reclaim Optimization (cpu=0:01:58, real=0:00:50, mem=3802.03M, totSessionCpu=1:51:01).
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 3838.23 MB )
[NR-eGR] Read 32480 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3838.23 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 32480
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 123  Num Prerouted Wires = 32385
[NR-eGR] Read numTotalNets=41071  numIgnoredNets=123
[NR-eGR] There are 46 clock nets ( 46 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 40902 
[NR-eGR] Rule id: 1  Nets: 46 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 21 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.913200e+03um
[NR-eGR] 
[NR-eGR] Layer group 2: route 46 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.14% V. EstWL: 4.602600e+03um
[NR-eGR] 
[NR-eGR] Layer group 3: route 40881 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.02% V. EstWL: 6.270750e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       159( 0.15%)        12( 0.01%)         1( 0.00%)   ( 0.17%) 
[NR-eGR]      M3  (3)        25( 0.02%)         2( 0.00%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]      M4  (4)       181( 0.19%)         0( 0.00%)         0( 0.00%)   ( 0.19%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         1( 0.00%)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total              367( 0.05%)        15( 0.00%)         1( 0.00%)   ( 0.05%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 138748
[NR-eGR]     M2  (2V) length: 2.165593e+05um, number of vias: 194832
[NR-eGR]     M3  (3H) length: 3.055485e+05um, number of vias: 22930
[NR-eGR]     M4  (4V) length: 9.449385e+04um, number of vias: 5684
[NR-eGR]     M5  (5H) length: 5.697830e+04um, number of vias: 1349
[NR-eGR]     M6  (6V) length: 1.732745e+04um, number of vias: 104
[NR-eGR]     M7  (7H) length: 2.199800e+03um, number of vias: 120
[NR-eGR]     M8  (8V) length: 2.808800e+03um, number of vias: 0
[NR-eGR] Total length: 6.959160e+05um, number of vias: 363767
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 6.978000e+02um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 3.17 sec, Real: 2.31 sec, Curr Mem: 3723.78 MB )
Extraction called for design 'dualcore' of instances=77064 and nets=41221 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 3714.781M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=3761.45)
Total number of fetched objects 41158
End delay calculation. (MEM=4150.52 CPU=0:00:06.2 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=4150.52 CPU=0:00:08.3 REAL=0:00:02.0)
Begin: GigaOpt postEco DRV Optimization
Info: 123 nets with fixed/cover wires excluded.
Info: 169 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:51:18.7/0:36:15.5 (3.1), mem = 4118.5M
(I,S,L,T): WC_VIEW: 102.608, 30.1985, 1.99016, 134.797
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     1|     4|    -0.04|     1|     1|    -0.00|     0|     0|     0|     0|    -1.64|   -45.47|       0|       0|       0|  96.11|          |         |
|     1|     4|    -0.04|     1|     1|    -0.00|     0|     0|     0|     0|    -1.64|   -45.47|       0|       0|       0|  96.11| 0:00:00.0|  4362.2M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 169 constrained nets 
Layer 7 has 13 constrained nets 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 3 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     2 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.


*** Finish DRV Fixing (cpu=0:00:01.6 real=0:00:01.0 mem=4362.2M) ***

(I,S,L,T): WC_VIEW: 102.608, 30.1985, 1.99016, 134.797
*** DrvOpt [finish] : cpu/real = 0:00:09.4/0:00:06.6 (1.4), totSession cpu/real = 1:51:28.1/0:36:22.1 (3.1), mem = 4154.2M
End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after routing: -0.319 -> -0.393 (bump = 0.074)
GigaOpt: WNS bump threshold: -14.5
Begin: GigaOpt postEco optimization
Info: 123 nets with fixed/cover wires excluded.
Info: 169 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:51:28.6/0:36:22.6 (3.1), mem = 4154.2M
(I,S,L,T): WC_VIEW: 102.608, 30.1985, 1.99016, 134.797
*info: 169 clock nets excluded
*info: 2 special nets excluded.
*info: 140 no-driver nets excluded.
*info: 123 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -1.636 TNS Slack -45.474 Density 96.11
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.636|-34.520|
|reg2cgate |-0.038| -0.038|
|reg2reg   |-0.324|-10.916|
|HEPG      |-0.324|-10.954|
|All Paths |-1.636|-45.474|
+----------+------+-------+

CCOptDebug: Start of Optimizer WNS Pass 0: reg2cgate* WNS -0.038ns TNS -0.038ns; reg2reg* WNS -0.324ns TNS -10.916ns; HEPG WNS -0.324ns TNS -10.916ns; all paths WNS -1.636ns TNS -45.474ns; Real time 0:06:23
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.324|   -1.636| -10.954|  -45.474|    96.11%|   0:00:01.0| 4362.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -0.240|   -1.636| -10.394|  -44.913|    96.12%|   0:00:12.0| 4457.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -0.237|   -1.636| -10.317|  -44.836|    96.13%|   0:00:01.0| 4457.6M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -0.237|   -1.636| -10.314|  -44.834|    96.13%|   0:00:01.0| 4457.6M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -0.237|   -1.636| -10.298|  -44.818|    96.14%|   0:00:00.0| 4457.6M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -0.237|   -1.636| -10.298|  -44.818|    96.14%|   0:00:00.0| 4457.6M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:07 real=0:00:15.0 mem=4457.6M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.636|   -1.636| -34.520|  -44.818|    96.14%|   0:00:01.0| 4457.6M|   WC_VIEW|  default| psum_norm_2[2]                                     |
|  -1.636|   -1.636| -34.508|  -44.807|    96.14%|   0:00:00.0| 4457.6M|   WC_VIEW|  default| psum_norm_2[2]                                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.6 real=0:00:01.0 mem=4457.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:07 real=0:00:16.0 mem=4457.6M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.636|-34.508|
|reg2cgate |-0.038| -0.038|
|reg2reg   |-0.237|-10.260|
|HEPG      |-0.237|-10.299|
|All Paths |-1.636|-44.807|
+----------+------+-------+

CCOptDebug: End of Optimizer WNS Pass 0: reg2cgate* WNS -0.038ns TNS -0.038ns; reg2reg* WNS -0.237ns TNS -10.260ns; HEPG WNS -0.237ns TNS -10.260ns; all paths WNS -1.636ns TNS -44.807ns; Real time 0:06:39
** GigaOpt Optimizer WNS Slack -1.636 TNS Slack -44.807 Density 96.14
*** Starting refinePlace (1:52:47 mem=4457.6M) ***
Total net bbox length = 6.224e+05 (3.347e+05 2.877e+05) (ext = 9.601e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:03.1 REAL: 0:00:02.0 MEM: 4457.6MB
Summary Report:
Instances move: 0 (out of 39123 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 6.224e+05 (3.347e+05 2.877e+05) (ext = 9.601e+04)
Runtime: CPU: 0:00:03.3 REAL: 0:00:02.0 MEM: 4457.6MB
*** Finished refinePlace (1:52:51 mem=4457.6M) ***
Finished re-routing un-routed nets (0:00:00.0 4457.6M)


Density : 0.9614
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:05.4 real=0:00:04.0 mem=4457.6M) ***
** GigaOpt Optimizer WNS Slack -1.636 TNS Slack -44.807 Density 96.14
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.636|-34.508|
|reg2cgate |-0.038| -0.038|
|reg2reg   |-0.237|-10.260|
|HEPG      |-0.237|-10.299|
|All Paths |-1.636|-44.807|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 169 constrained nets 
Layer 7 has 13 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:01:14 real=0:00:21.0 mem=4457.6M) ***

(I,S,L,T): WC_VIEW: 102.636, 30.2404, 1.99116, 134.867
*** SetupOpt [finish] : cpu/real = 0:01:24.2/0:00:30.6 (2.7), totSession cpu/real = 1:52:52.8/0:36:53.2 (3.1), mem = 4249.6M
End: GigaOpt postEco optimization
GigaOpt: WNS changes after postEco optimization: -0.319 -> -0.311 (bump = -0.008)
GigaOpt: Skipping nonLegal postEco optimization
Design TNS changes after trial route: -41.786 -> -44.807
Begin: GigaOpt TNS recovery
Info: 123 nets with fixed/cover wires excluded.
Info: 169 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:52:53.7/0:36:54.1 (3.1), mem = 4249.6M
(I,S,L,T): WC_VIEW: 102.636, 30.2404, 1.99116, 134.867
*info: 169 clock nets excluded
*info: 2 special nets excluded.
*info: 140 no-driver nets excluded.
*info: 123 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -1.636 TNS Slack -44.807 Density 96.14
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.636|-34.508|
|reg2cgate |-0.038| -0.038|
|reg2reg   |-0.237|-10.260|
|HEPG      |-0.237|-10.299|
|All Paths |-1.636|-44.807|
+----------+------+-------+

CCOptDebug: Start of Optimizer TNS Pass: reg2cgate* WNS -0.038ns TNS -0.038ns; reg2reg* WNS -0.237ns TNS -10.260ns; HEPG WNS -0.237ns TNS -10.260ns; all paths WNS -1.636ns TNS -44.807ns; Real time 0:06:54
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.237|   -1.636| -10.299|  -44.807|    96.14%|   0:00:00.0| 4457.6M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -0.237|   -1.636| -10.164|  -44.672|    96.15%|   0:00:02.0| 4457.6M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -0.237|   -1.636| -10.117|  -44.625|    96.16%|   0:00:01.0| 4457.6M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_8_/D                       |
|  -0.237|   -1.636| -10.113|  -44.621|    96.16%|   0:00:00.0| 4457.6M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_8_/D                       |
|  -0.237|   -1.636| -10.069|  -44.577|    96.17%|   0:00:00.0| 4457.6M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_8_/D                       |
|  -0.237|   -1.636| -10.062|  -44.570|    96.17%|   0:00:00.0| 4457.6M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_8_/D                       |
|  -0.237|   -1.636| -10.056|  -44.564|    96.17%|   0:00:01.0| 4457.6M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_8_/D                       |
|  -0.237|   -1.636| -10.025|  -44.533|    96.18%|   0:00:00.0| 4457.6M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_8_/D                       |
|  -0.237|   -1.636| -10.024|  -44.533|    96.18%|   0:00:00.0| 4457.6M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_8_/D                       |
|  -0.237|   -1.636| -10.019|  -44.528|    96.19%|   0:00:00.0| 4457.6M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_8_/D                       |
|  -0.237|   -1.636| -10.007|  -44.515|    96.19%|   0:00:01.0| 4457.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -0.237|   -1.636|  -9.983|  -44.491|    96.20%|   0:00:00.0| 4457.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -0.237|   -1.636|  -9.981|  -44.489|    96.20%|   0:00:01.0| 4457.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -0.237|   -1.636|  -9.980|  -44.488|    96.20%|   0:00:00.0| 4452.6M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_6_/D                       |
|  -0.237|   -1.636|  -9.969|  -44.477|    96.20%|   0:00:00.0| 4452.6M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_6_/D                       |
|  -0.237|   -1.636|  -9.968|  -44.477|    96.20%|   0:00:00.0| 4452.6M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_6_/D                       |
|  -0.237|   -1.636|  -9.955|  -44.464|    96.21%|   0:00:00.0| 4452.6M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_6_/D                       |
|  -0.237|   -1.636|  -9.952|  -44.461|    96.21%|   0:00:01.0| 4452.6M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_6_/D                       |
|  -0.237|   -1.636|  -9.916|  -44.425|    96.21%|   0:00:01.0| 4452.6M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_5_/D                       |
|  -0.237|   -1.636|  -9.916|  -44.424|    96.21%|   0:00:00.0| 4452.6M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_5_/D                       |
|  -0.237|   -1.636|  -9.554|  -44.062|    96.21%|   0:00:00.0| 4452.6M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add2_reg_l1_reg_7_/D                           |
|  -0.237|   -1.636|  -9.528|  -44.036|    96.21%|   0:00:00.0| 4452.6M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add2_reg_l1_reg_7_/D                           |
|  -0.237|   -1.636|  -9.053|  -43.561|    96.21%|   0:00:01.0| 4452.6M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add0_reg_l1_reg_7_/D                           |
|  -0.237|   -1.636|  -8.766|  -43.274|    96.21%|   0:00:00.0| 4452.6M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add0_reg_l1_reg_7_/D                           |
|  -0.237|   -1.636|  -8.007|  -42.515|    96.21%|   0:00:01.0| 4452.6M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add1_reg_l1_reg_7_/D                           |
|  -0.237|   -1.636|  -7.932|  -42.440|    96.21%|   0:00:00.0| 4452.6M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add1_reg_l1_reg_7_/D                           |
|  -0.237|   -1.636|  -7.740|  -42.249|    96.21%|   0:00:00.0| 4452.6M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_5__fifo_instance/q1_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -0.237|   -1.636|  -7.738|  -42.246|    96.21%|   0:00:01.0| 4452.6M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_5__fifo_instance/q1_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -0.237|   -1.636|  -7.738|  -42.246|    96.21%|   0:00:00.0| 4452.6M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:34.5 real=0:00:12.0 mem=4452.6M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.636|   -1.636| -34.508|  -42.246|    96.21%|   0:00:01.0| 4452.6M|   WC_VIEW|  default| psum_norm_2[2]                                     |
|  -1.636|   -1.636| -34.039|  -41.777|    96.22%|   0:00:00.0| 4452.6M|   WC_VIEW|  default| psum_norm_2[8]                                     |
|  -1.636|   -1.636| -34.034|  -41.771|    96.22%|   0:00:00.0| 4452.6M|   WC_VIEW|  default| psum_norm_2[7]                                     |
|  -1.636|   -1.636| -33.956|  -41.694|    96.22%|   0:00:00.0| 4452.6M|   WC_VIEW|  default| psum_norm_1[3]                                     |
|  -1.636|   -1.636| -33.851|  -41.589|    96.22%|   0:00:00.0| 4452.6M|   WC_VIEW|  default| psum_norm_2[4]                                     |
|  -1.636|   -1.636| -33.780|  -41.519|    96.22%|   0:00:00.0| 4452.6M|   WC_VIEW|  default| psum_norm_2[5]                                     |
|  -1.636|   -1.636| -33.766|  -41.504|    96.22%|   0:00:00.0| 4452.6M|   WC_VIEW|  default| psum_norm_2[9]                                     |
|  -1.636|   -1.636| -33.766|  -41.504|    96.22%|   0:00:00.0| 4452.6M|   WC_VIEW|  default| psum_norm_2[2]                                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.2 real=0:00:01.0 mem=4452.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:35.8 real=0:00:13.0 mem=4452.6M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.636|-33.766|
|reg2cgate |-0.038| -0.038|
|reg2reg   |-0.237| -7.700|
|HEPG      |-0.237| -7.738|
|All Paths |-1.636|-41.504|
+----------+------+-------+

CCOptDebug: End of Optimizer TNS Pass: reg2cgate* WNS -0.038ns TNS -0.038ns; reg2reg* WNS -0.237ns TNS -7.700ns; HEPG WNS -0.237ns TNS -7.700ns; all paths WNS -1.636ns TNS -41.504ns; Real time 0:07:09
** GigaOpt Optimizer WNS Slack -1.636 TNS Slack -41.504 Density 96.22
*** Starting refinePlace (1:53:40 mem=4452.6M) ***
Total net bbox length = 6.225e+05 (3.348e+05 2.877e+05) (ext = 9.600e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:02.9 REAL: 0:00:02.0 MEM: 4452.6MB
Summary Report:
Instances move: 0 (out of 39122 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 6.225e+05 (3.348e+05 2.877e+05) (ext = 9.600e+04)
Runtime: CPU: 0:00:03.0 REAL: 0:00:02.0 MEM: 4452.6MB
*** Finished refinePlace (1:53:43 mem=4452.6M) ***
Finished re-routing un-routed nets (0:00:00.0 4452.6M)


Density : 0.9622
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:04.9 real=0:00:03.0 mem=4452.6M) ***
** GigaOpt Optimizer WNS Slack -1.636 TNS Slack -41.504 Density 96.22
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.636|-33.766|
|reg2cgate |-0.038| -0.038|
|reg2reg   |-0.237| -7.700|
|HEPG      |-0.237| -7.738|
|All Paths |-1.636|-41.504|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 169 constrained nets 
Layer 7 has 13 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:42.0 real=0:00:18.0 mem=4452.6M) ***

(I,S,L,T): WC_VIEW: 102.771, 30.3692, 1.99539, 135.136
*** SetupOpt [finish] : cpu/real = 0:00:51.6/0:00:28.0 (1.8), totSession cpu/real = 1:53:45.3/0:37:22.1 (3.0), mem = 4244.6M
End: GigaOpt TNS recovery
*** Steiner Routed Nets: 0.134%; Threshold: 100; Threshold for Hold: 100
Re-routed 10 nets
Extraction called for design 'dualcore' of instances=77056 and nets=41213 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:01.0  MEM: 3785.590M)
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=3774.07)
Total number of fetched objects 41150
End delay calculation. (MEM=4167.14 CPU=0:00:06.5 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=4167.14 CPU=0:00:08.6 REAL=0:00:02.0)
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 123 nets with fixed/cover wires excluded.
Info: 169 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:53:59.2/0:37:27.2 (3.0), mem = 4135.1M
(I,S,L,T): WC_VIEW: 102.771, 30.3692, 1.99539, 135.136
*info: 169 clock nets excluded
*info: 2 special nets excluded.
*info: 140 no-driver nets excluded.
*info: 123 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -1.637 TNS Slack -41.514 Density 96.22
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.637|-33.769|
|reg2cgate |-0.038| -0.038|
|reg2reg   |-0.237| -7.707|
|HEPG      |-0.237| -7.745|
|All Paths |-1.637|-41.514|
+----------+------+-------+

CCOptDebug: Start of Optimizer TNS Pass: reg2cgate* WNS -0.038ns TNS -0.038ns; reg2reg* WNS -0.237ns TNS -7.706ns; HEPG WNS -0.237ns TNS -7.706ns; all paths WNS -1.637ns TNS -41.514ns; Real time 0:07:28
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.237|   -1.637|  -7.745|  -41.514|    96.22%|   0:00:01.0| 4375.1M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -0.237|   -1.637|  -7.745|  -41.514|    96.22%|   0:00:01.0| 4375.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add1_reg_l1_reg_7_/D                           |
|  -0.237|   -1.637|  -7.745|  -41.514|    96.22%|   0:00:00.0| 4375.1M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:02.7 real=0:00:03.0 mem=4375.1M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.637|   -1.637| -33.769|  -41.514|    96.22%|   0:00:00.0| 4375.1M|   WC_VIEW|  default| psum_norm_2[2]                                     |
|  -1.637|   -1.637| -33.769|  -41.514|    96.22%|   0:00:00.0| 4375.1M|   WC_VIEW|  default| psum_norm_2[9]                                     |
|  -1.637|   -1.637| -33.769|  -41.514|    96.22%|   0:00:00.0| 4375.1M|   WC_VIEW|  default| psum_norm_2[2]                                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:01.0 mem=4375.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:03.3 real=0:00:04.0 mem=4375.1M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.637|-33.769|
|reg2cgate |-0.038| -0.038|
|reg2reg   |-0.237| -7.707|
|HEPG      |-0.237| -7.745|
|All Paths |-1.637|-41.514|
+----------+------+-------+

CCOptDebug: End of Optimizer TNS Pass: reg2cgate* WNS -0.038ns TNS -0.038ns; reg2reg* WNS -0.237ns TNS -7.706ns; HEPG WNS -0.237ns TNS -7.706ns; all paths WNS -1.637ns TNS -41.514ns; Real time 0:07:32
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.637|-33.769|
|reg2cgate |-0.038| -0.038|
|reg2reg   |-0.237| -7.707|
|HEPG      |-0.237| -7.745|
|All Paths |-1.637|-41.514|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 169 constrained nets 
Layer 7 has 13 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:05.4 real=0:00:05.0 mem=4375.1M) ***

(I,S,L,T): WC_VIEW: 102.771, 30.3692, 1.99539, 135.136
*** SetupOpt [finish] : cpu/real = 0:00:15.4/0:00:14.6 (1.1), totSession cpu/real = 1:54:14.6/0:37:41.7 (3.0), mem = 4167.2M
End: GigaOpt Optimization in post-eco TNS mode
**optDesign ... cpu = 0:11:52, real = 0:05:31, mem = 3090.7M, totSessionCpu=1:54:17 **
**optDesign ... cpu = 0:11:52, real = 0:05:31, mem = 3088.7M, totSessionCpu=1:54:17 **
** Profile ** Start :  cpu=0:00:00.0, mem=3780.7M
** Profile ** Other data :  cpu=0:00:00.3, mem=3780.7M
** Profile ** Overall slacks :  cpu=0:00:00.7, mem=3852.1M
** Profile ** DRVs :  cpu=0:00:01.3, mem=3852.1M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.637  | -0.237  | -0.038  | -1.637  |
|           TNS (ns):| -41.514 | -7.706  | -0.038  | -33.769 |
|    Violating Paths:|   354   |   330   |    1    |   23    |
|          All Paths:|  17969  |  9517   |    1    |  11787  |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 54.088%
       (96.220% with Fillers)
Routing Overflow: 0.00% H and 0.00% V
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=3852.1M
Info: 123 nets with fixed/cover wires excluded.
Info: 169 clock nets excluded from IPO operation.

Begin: Power Optimization
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3116.71MB/5108.47MB/3530.87MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3116.71MB/5108.47MB/3530.87MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3116.71MB/5108.47MB/3530.87MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-22 04:06:11 (2023-Mar-22 11:06:11 GMT)
2023-Mar-22 04:06:11 (2023-Mar-22 11:06:11 GMT): 10%
2023-Mar-22 04:06:11 (2023-Mar-22 11:06:11 GMT): 20%
2023-Mar-22 04:06:11 (2023-Mar-22 11:06:11 GMT): 30%
2023-Mar-22 04:06:11 (2023-Mar-22 11:06:11 GMT): 40%
2023-Mar-22 04:06:11 (2023-Mar-22 11:06:11 GMT): 50%
2023-Mar-22 04:06:11 (2023-Mar-22 11:06:11 GMT): 60%
2023-Mar-22 04:06:11 (2023-Mar-22 11:06:11 GMT): 70%
2023-Mar-22 04:06:11 (2023-Mar-22 11:06:11 GMT): 80%
2023-Mar-22 04:06:11 (2023-Mar-22 11:06:11 GMT): 90%

Finished Levelizing
2023-Mar-22 04:06:11 (2023-Mar-22 11:06:11 GMT)

Starting Activity Propagation
2023-Mar-22 04:06:11 (2023-Mar-22 11:06:11 GMT)
2023-Mar-22 04:06:12 (2023-Mar-22 11:06:12 GMT): 10%
2023-Mar-22 04:06:12 (2023-Mar-22 11:06:12 GMT): 20%

Finished Activity Propagation
2023-Mar-22 04:06:13 (2023-Mar-22 11:06:13 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=3118.04MB/5108.47MB/3530.87MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-22 04:06:13 (2023-Mar-22 11:06:13 GMT)
2023-Mar-22 04:06:15 (2023-Mar-22 11:06:15 GMT): 10%
2023-Mar-22 04:06:15 (2023-Mar-22 11:06:15 GMT): 20%
2023-Mar-22 04:06:15 (2023-Mar-22 11:06:15 GMT): 30%
2023-Mar-22 04:06:15 (2023-Mar-22 11:06:15 GMT): 40%
2023-Mar-22 04:06:15 (2023-Mar-22 11:06:15 GMT): 50%
2023-Mar-22 04:06:15 (2023-Mar-22 11:06:15 GMT): 60%
2023-Mar-22 04:06:15 (2023-Mar-22 11:06:15 GMT): 70%
2023-Mar-22 04:06:15 (2023-Mar-22 11:06:15 GMT): 80%
2023-Mar-22 04:06:15 (2023-Mar-22 11:06:15 GMT): 90%

Finished Calculating power
2023-Mar-22 04:06:15 (2023-Mar-22 11:06:15 GMT)
Ended Power Computation: (cpu=0:00:04, real=0:00:02, mem(process/total/peak)=3122.20MB/5173.24MB/3530.87MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3122.20MB/5173.24MB/3530.87MB)

Ended Power Analysis: (cpu=0:00:07, real=0:00:05, mem(process/total/peak)=3122.20MB/5173.24MB/3530.87MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=3122.20MB/5173.24MB/3530.87MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-22 04:06:15 (2023-Mar-22 11:06:15 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: dualcore
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      105.48820330 	   69.6948%
Total Switching Power:      43.79820951 	   28.9369%
Total Leakage Power:         2.07098088 	    1.3683%
Total Power:               151.35739396
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                          80.1       3.318      0.5802          84        55.5
Macro                                  0           0           0           0           0
IO                                     0           0     7.6e-07     7.6e-07   5.021e-07
Physical-Only                          0           0      0.7448      0.7448      0.4921
Combinational                      21.36       27.06      0.7176       49.13       32.46
Clock (Combinational)              4.024       13.43     0.02849       17.48       11.55
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              105.5        43.8       2.071       151.4         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      105.5        43.8       2.071       151.4         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk1                               2.137       6.874     0.01607       9.027       5.964
clk2                               1.887       6.551     0.01242        8.45       5.583
-----------------------------------------------------------------------------------------
Total                              4.024       13.43     0.02849       17.48       11.55
-----------------------------------------------------------------------------------------
Clock: clk1
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Clock: clk2
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:       CTS_ccl_a_buf_00032 (CKBD16):           0.1624
*              Highest Leakage Power: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/intadd_219_U2 (FA1D4):        0.0002609
*                Total Cap:      2.46278e-10 F
*                Total instances in design: 77056
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap: 37813
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=3149.27MB/5173.24MB/3530.87MB)


Phase 1 finished in (cpu = 0:00:09.8) (real = 0:00:02.0) **
+----------+---------+--------+--------+------------+--------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 169 constrained nets 
Layer 7 has 13 constrained nets 
**** End NDR-Layer Usage Statistics ****

Number of insts committed for which the initial cell was dont use = 0
Info : Out of 303 seq cells, 0 cells are internal dont use, and 7 cells are db dont use.
End: Core Power Optimization (cpu = 0:00:14.3) (real = 0:00:07.0) **
(I,S,L,T): WC_VIEW: 102.769, 30.3684, 1.99488, 135.132
*** PowerOpt [finish] : cpu/real = 0:00:14.2/0:00:06.5 (2.2), totSession cpu/real = 1:54:44.2/0:38:00.5 (3.0), mem = 4411.7M
Finished Timing Update in (cpu = 0:00:14.6) (real = 0:00:07.0) **
OPT: Doing preprocessing before recovery...
skewClock sized 17 and inserted 0 insts
OptDebug: End of preprocessForPowerRecovery:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.970|-41.100|
|reg2cgate |-0.038| -0.038|
|reg2reg   |-0.168| -6.373|
|HEPG      |-0.168| -6.412|
|All Paths |-1.970|-47.511|
+----------+------+-------+

Checking setup slack degradation ...
Begin: GigaOpt nonLegal postEco optimization
Info: 123 nets with fixed/cover wires excluded.
Info: 169 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:54:52.4/0:38:07.6 (3.0), mem = 4411.7M
(I,S,L,T): WC_VIEW: 102.769, 30.3684, 1.99488, 135.132
Info: 123 nets with fixed/cover wires excluded.
Info: 169 clock nets excluded from IPO operation.
** GigaOpt Optimizer WNS Slack -1.970 TNS Slack -47.511 Density 96.22
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.970|-41.100|
|reg2cgate |-0.038| -0.038|
|reg2reg   |-0.168| -6.373|
|HEPG      |-0.168| -6.412|
|All Paths |-1.970|-47.511|
+----------+------+-------+

CCOptDebug: Start of Optimizer WNS Pass 0: reg2cgate* WNS -0.038ns TNS -0.038ns; reg2reg* WNS -0.168ns TNS -6.373ns; HEPG WNS -0.168ns TNS -6.373ns; all paths WNS -1.970ns TNS -47.511ns; Real time 0:08:07
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.168|   -1.970|  -6.412|  -47.511|    96.22%|   0:00:01.0| 4610.2M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_11_/D                      |
Checking setup slack degradation ...
End: GigaOpt nonLegal postEco optimization
Begin: GigaOpt TNS non-legal recovery
Checking setup slack degradation ...
End: GigaOpt TNS non-legal recovery
*** Starting refinePlace (1:55:20 mem=4469.0M) ***
Total net bbox length = 6.225e+05 (3.348e+05 2.877e+05) (ext = 9.600e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:03.0 REAL: 0:00:02.0 MEM: 4469.0MB
Summary Report:
Instances move: 0 (out of 39123 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 6.225e+05 (3.348e+05 2.877e+05) (ext = 9.600e+04)
Runtime: CPU: 0:00:03.2 REAL: 0:00:02.0 MEM: 4469.0MB
*** Finished refinePlace (1:55:23 mem=4469.0M) ***
Finished re-routing un-routed nets (0:00:00.0 4469.0M)


Density : 0.9621
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:05.1 real=0:00:04.0 mem=4469.0M) ***
Checking setup slack degradation ...
Begin: GigaOpt postEco optimization
Checking setup slack degradation ...
End: GigaOpt postEco optimization
Checking setup slack degradation ...
Trigger unconditional timing recovery
Begin: GigaOpt postEco optimization
Info: 123 nets with fixed/cover wires excluded.
Info: 169 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:55:39.0/0:38:47.8 (3.0), mem = 4734.6M
(I,S,L,T): WC_VIEW: 102.769, 30.3684, 1.99487, 135.132
Info: 123 nets with fixed/cover wires excluded.
Info: 169 clock nets excluded from IPO operation.
** GigaOpt Optimizer WNS Slack -1.970 TNS Slack -47.490 Density 96.21
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.970|-41.099|
|reg2cgate |-0.038| -0.038|
|reg2reg   |-0.165| -6.352|
|HEPG      |-0.165| -6.391|
|All Paths |-1.970|-47.490|
+----------+------+-------+

CCOptDebug: Start of Optimizer WNS Pass 0: reg2cgate* WNS -0.038ns TNS -0.038ns; reg2reg* WNS -0.164ns TNS -6.352ns; HEPG WNS -0.164ns TNS -6.352ns; all paths WNS -1.970ns TNS -47.489ns; Real time 0:08:47
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.165|   -1.970|  -6.391|  -47.490|    96.21%|   0:00:00.0| 4934.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
Checking setup slack degradation ...
End: GigaOpt postEco optimization
*** Starting refinePlace (1:55:52 mem=4728.1M) ***
Total net bbox length = 6.225e+05 (3.348e+05 2.877e+05) (ext = 9.600e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:02.9 REAL: 0:00:02.0 MEM: 4728.1MB
Summary Report:
Instances move: 0 (out of 39123 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 6.225e+05 (3.348e+05 2.877e+05) (ext = 9.600e+04)
Runtime: CPU: 0:00:03.1 REAL: 0:00:02.0 MEM: 4728.1MB
*** Finished refinePlace (1:55:56 mem=4728.1M) ***
Finished re-routing un-routed nets (0:00:00.0 4728.1M)


Density : 0.9621
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:05.2 real=0:00:03.0 mem=4728.1M) ***
Executing incremental physical updates
Begin: Core Power Optimization
*** PowerOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:55:56.8/0:39:02.8 (3.0), mem = 4728.1M
(I,S,L,T): WC_VIEW: 102.769, 30.3684, 1.99487, 135.132
Usable buffer cells for single buffer setup transform:
CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
Number of usable buffer cells above: 18
Reclaim Optimization WNS Slack -1.970  TNS Slack -47.490 Density 96.21
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    96.21%|        -|  -1.970| -47.490|   0:00:00.0| 4728.1M|
|    96.21%|        0|  -1.970| -47.490|   0:00:01.0| 4728.1M|
|    96.18%|       91|  -1.970| -47.367|   0:00:02.0| 4728.1M|
|    96.17%|       14|  -1.970| -47.367|   0:00:01.0| 4728.1M|
|    95.93%|     9593|  -1.970| -46.880|   0:00:29.0| 4728.1M|
|    95.79%|     3720|  -1.970| -46.880|   0:00:14.0| 4728.1M|
|    95.77%|      621|  -1.970| -46.880|   0:00:04.0| 4728.1M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -1.970  TNS Slack -46.883 Density 95.77
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 169 constrained nets 
Layer 7 has 13 constrained nets 
**** End NDR-Layer Usage Statistics ****

Number of insts committed for which the initial cell was dont use = 0
Info : Out of 303 seq cells, 0 cells are internal dont use, and 7 cells are db dont use.
End: Core Power Optimization (cpu = 0:02:46) (real = 0:00:54.0) **
(I,S,L,T): WC_VIEW: 101.276, 29.0758, 1.95376, 132.305
*** PowerOpt [finish] : cpu/real = 0:02:46.5/0:00:54.3 (3.1), totSession cpu/real = 1:58:43.3/0:39:57.2 (3.0), mem = 4728.1M
*** Starting refinePlace (1:58:44 mem=4728.1M) ***
Total net bbox length = 6.223e+05 (3.347e+05 2.875e+05) (ext = 9.600e+04)
Move report: Detail placement moves 51 insts, mean move: 4.22 um, max move: 38.60 um
	Max move on inst (FILLER__1_5589): (403.00, 76.60) --> (384.20, 96.40)
	Runtime: CPU: 0:00:02.9 REAL: 0:00:02.0 MEM: 4728.1MB
Summary Report:
Instances move: 7 (out of 39012 movable)
Instances flipped: 0
Mean displacement: 1.77 um
Max displacement: 4.00 um (Instance: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/FE_RC_495_0) (241.4, 83.8) -> (237.4, 83.8)
	Length: 3 sites, height: 1 rows, site name: core, cell type: CKND0
Total net bbox length = 6.223e+05 (3.347e+05 2.875e+05) (ext = 9.600e+04)
Runtime: CPU: 0:00:03.1 REAL: 0:00:02.0 MEM: 4728.1MB
*** Finished refinePlace (1:58:47 mem=4728.1M) ***
Finished re-routing un-routed nets (0:00:00.0 4728.1M)


Density : 0.9577
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:05.0 real=0:00:03.0 mem=4728.1M) ***
Checking setup slack degradation ...
Begin: GigaOpt nonLegal postEco optimization
Info: 123 nets with fixed/cover wires excluded.
Info: 169 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:58:50.1/0:40:02.1 (3.0), mem = 4728.1M
(I,S,L,T): WC_VIEW: 101.276, 29.0758, 1.95376, 132.305
Info: 123 nets with fixed/cover wires excluded.
Info: 169 clock nets excluded from IPO operation.
** GigaOpt Optimizer WNS Slack -1.970 TNS Slack -46.883 Density 95.77
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.970|-41.099|
|reg2cgate |-0.038| -0.038|
|reg2reg   |-0.165| -5.745|
|HEPG      |-0.165| -5.784|
|All Paths |-1.970|-46.883|
+----------+------+-------+

CCOptDebug: Start of Optimizer WNS Pass 0: reg2cgate* WNS -0.038ns TNS -0.038ns; reg2reg* WNS -0.165ns TNS -5.745ns; HEPG WNS -0.165ns TNS -5.745ns; all paths WNS -1.970ns TNS -46.883ns; Real time 0:10:01
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.165|   -1.970|  -5.784|  -46.883|    95.77%|   0:00:01.0| 4926.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -0.165|   -1.970|  -5.784|  -46.883|    95.77%|   0:00:00.0| 4926.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:01.0 mem=4926.5M) ***
Checking setup slack degradation ...
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.970|   -1.970| -41.099|  -46.883|    95.77%|   0:00:01.0| 4926.5M|   WC_VIEW|  default| psum_norm_2[2]                                     |
|  -1.970|   -1.970| -41.099|  -46.883|    95.77%|   0:00:00.0| 4926.5M|   WC_VIEW|  default| psum_norm_2[2]                                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:01.0 mem=4926.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.8 real=0:00:02.0 mem=4926.5M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.970|-41.099|
|reg2cgate |-0.038| -0.038|
|reg2reg   |-0.165| -5.745|
|HEPG      |-0.165| -5.784|
|All Paths |-1.970|-46.883|
+----------+------+-------+

CCOptDebug: End of Optimizer WNS Pass 0: reg2cgate* WNS -0.038ns TNS -0.038ns; reg2reg* WNS -0.165ns TNS -5.745ns; HEPG WNS -0.165ns TNS -5.745ns; all paths WNS -1.970ns TNS -46.883ns; Real time 0:10:03
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.970|-41.099|
|reg2cgate |-0.038| -0.038|
|reg2reg   |-0.165| -5.745|
|HEPG      |-0.165| -5.784|
|All Paths |-1.970|-46.883|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 169 constrained nets 
Layer 7 has 13 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:01.9 real=0:00:02.0 mem=4926.5M) ***

(I,S,L,T): WC_VIEW: 101.276, 29.0758, 1.95376, 132.305
*** SetupOpt [finish] : cpu/real = 0:00:10.3/0:00:10.6 (1.0), totSession cpu/real = 1:59:00.3/0:40:12.6 (3.0), mem = 4726.6M
End: GigaOpt nonLegal postEco optimization
Begin: GigaOpt TNS non-legal recovery
Info: 123 nets with fixed/cover wires excluded.
Info: 169 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:59:00.9/0:40:13.2 (3.0), mem = 4726.6M
(I,S,L,T): WC_VIEW: 101.276, 29.0758, 1.95376, 132.305
Info: 123 nets with fixed/cover wires excluded.
Info: 169 clock nets excluded from IPO operation.
** GigaOpt Optimizer WNS Slack -1.970 TNS Slack -46.883 Density 95.77
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.970|-41.099|
|reg2cgate |-0.038| -0.038|
|reg2reg   |-0.165| -5.745|
|HEPG      |-0.165| -5.784|
|All Paths |-1.970|-46.883|
+----------+------+-------+

CCOptDebug: Start of Optimizer TNS Pass: reg2cgate* WNS -0.038ns TNS -0.038ns; reg2reg* WNS -0.165ns TNS -5.745ns; HEPG WNS -0.165ns TNS -5.745ns; all paths WNS -1.970ns TNS -46.883ns; Real time 0:10:12
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.165|   -1.970|  -5.784|  -46.883|    95.77%|   0:00:00.0| 4926.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -0.165|   -1.970|  -5.784|  -46.883|    95.77%|   0:00:01.0| 4983.7M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:03.6 real=0:00:01.0 mem=4983.7M) ***
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:04.0 real=0:00:01.0 mem=4983.7M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.970|-41.099|
|reg2cgate |-0.038| -0.038|
|reg2reg   |-0.165| -5.745|
|HEPG      |-0.165| -5.784|
|All Paths |-1.970|-46.883|
+----------+------+-------+

CCOptDebug: End of Optimizer TNS Pass: reg2cgate* WNS -0.038ns TNS -0.038ns; reg2reg* WNS -0.165ns TNS -5.745ns; HEPG WNS -0.165ns TNS -5.745ns; all paths WNS -1.970ns TNS -46.883ns; Real time 0:10:14
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.970|-41.099|
|reg2cgate |-0.038| -0.038|
|reg2reg   |-0.165| -5.745|
|HEPG      |-0.165| -5.784|
|All Paths |-1.970|-46.883|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 169 constrained nets 
Layer 7 has 13 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:05.0 real=0:00:02.0 mem=4983.7M) ***

(I,S,L,T): WC_VIEW: 101.276, 29.0758, 1.95376, 132.305
*** SetupOpt [finish] : cpu/real = 0:00:13.4/0:00:11.0 (1.2), totSession cpu/real = 1:59:14.3/0:40:24.2 (3.0), mem = 4783.8M
End: GigaOpt TNS non-legal recovery
*** Starting refinePlace (1:59:16 mem=4785.3M) ***
Total net bbox length = 6.223e+05 (3.347e+05 2.875e+05) (ext = 9.600e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:02.8 REAL: 0:00:02.0 MEM: 4785.3MB
Summary Report:
Instances move: 0 (out of 39012 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 6.223e+05 (3.347e+05 2.875e+05) (ext = 9.600e+04)
Runtime: CPU: 0:00:03.0 REAL: 0:00:02.0 MEM: 4785.3MB
*** Finished refinePlace (1:59:19 mem=4785.3M) ***
Finished re-routing un-routed nets (0:00:00.0 4785.3M)


Density : 0.9577
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:04.9 real=0:00:04.0 mem=4785.3M) ***
Checking setup slack degradation ...
Begin: GigaOpt postEco optimization
Info: 123 nets with fixed/cover wires excluded.
Info: 169 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:59:21.0/0:40:28.9 (2.9), mem = 4785.3M
(I,S,L,T): WC_VIEW: 101.276, 29.0758, 1.95376, 132.305
Info: 123 nets with fixed/cover wires excluded.
Info: 169 clock nets excluded from IPO operation.
** GigaOpt Optimizer WNS Slack -1.970 TNS Slack -46.883 Density 95.77
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.970|-41.099|
|reg2cgate |-0.038| -0.038|
|reg2reg   |-0.165| -5.745|
|HEPG      |-0.165| -5.784|
|All Paths |-1.970|-46.883|
+----------+------+-------+

CCOptDebug: Start of Optimizer WNS Pass 0: reg2cgate* WNS -0.038ns TNS -0.038ns; reg2reg* WNS -0.165ns TNS -5.745ns; HEPG WNS -0.165ns TNS -5.745ns; all paths WNS -1.970ns TNS -46.883ns; Real time 0:10:28
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.165|   -1.970|  -5.784|  -46.883|    95.77%|   0:00:01.0| 4983.7M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -0.165|   -1.970|  -5.784|  -46.883|    95.77%|   0:00:00.0| 4983.7M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:01.0 mem=4983.7M) ***
Checking setup slack degradation ...
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.970|   -1.970| -41.099|  -46.883|    95.77%|   0:00:01.0| 4983.7M|   WC_VIEW|  default| psum_norm_2[2]                                     |
|  -1.970|   -1.970| -41.099|  -46.883|    95.77%|   0:00:00.0| 4983.7M|   WC_VIEW|  default| psum_norm_2[2]                                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:01.0 mem=4983.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.9 real=0:00:02.0 mem=4983.7M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.970|-41.099|
|reg2cgate |-0.038| -0.038|
|reg2reg   |-0.165| -5.745|
|HEPG      |-0.165| -5.784|
|All Paths |-1.970|-46.883|
+----------+------+-------+

CCOptDebug: End of Optimizer WNS Pass 0: reg2cgate* WNS -0.038ns TNS -0.038ns; reg2reg* WNS -0.165ns TNS -5.745ns; HEPG WNS -0.165ns TNS -5.745ns; all paths WNS -1.970ns TNS -46.883ns; Real time 0:10:30
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.970|-41.099|
|reg2cgate |-0.038| -0.038|
|reg2reg   |-0.165| -5.745|
|HEPG      |-0.165| -5.784|
|All Paths |-1.970|-46.883|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 169 constrained nets 
Layer 7 has 13 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:02.0 real=0:00:03.0 mem=4983.7M) ***

(I,S,L,T): WC_VIEW: 101.276, 29.0758, 1.95376, 132.305
*** SetupOpt [finish] : cpu/real = 0:00:10.3/0:00:10.6 (1.0), totSession cpu/real = 1:59:31.2/0:40:39.5 (2.9), mem = 4783.8M
End: GigaOpt postEco optimization
Checking setup slack degradation ...
Trigger unconditional timing recovery
Begin: GigaOpt postEco optimization
Info: 123 nets with fixed/cover wires excluded.
Info: 169 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:59:33.0/0:40:40.9 (2.9), mem = 4783.8M
(I,S,L,T): WC_VIEW: 101.276, 29.0758, 1.95376, 132.305
Info: 123 nets with fixed/cover wires excluded.
Info: 169 clock nets excluded from IPO operation.
** GigaOpt Optimizer WNS Slack -1.970 TNS Slack -46.883 Density 95.77
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.970|-41.099|
|reg2cgate |-0.038| -0.038|
|reg2reg   |-0.165| -5.745|
|HEPG      |-0.165| -5.784|
|All Paths |-1.970|-46.883|
+----------+------+-------+

CCOptDebug: Start of Optimizer WNS Pass 0: reg2cgate* WNS -0.038ns TNS -0.038ns; reg2reg* WNS -0.165ns TNS -5.745ns; HEPG WNS -0.165ns TNS -5.745ns; all paths WNS -1.970ns TNS -46.883ns; Real time 0:10:40
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.165|   -1.970|  -5.784|  -46.883|    95.77%|   0:00:01.0| 4983.7M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -0.165|   -1.970|  -5.784|  -46.883|    95.77%|   0:00:00.0| 4983.7M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.4 real=0:00:01.0 mem=4983.7M) ***
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:01.8 real=0:00:02.0 mem=4983.7M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.970|-41.099|
|reg2cgate |-0.038| -0.038|
|reg2reg   |-0.165| -5.745|
|HEPG      |-0.165| -5.784|
|All Paths |-1.970|-46.883|
+----------+------+-------+

CCOptDebug: End of Optimizer WNS Pass 0: reg2cgate* WNS -0.038ns TNS -0.038ns; reg2reg* WNS -0.165ns TNS -5.745ns; HEPG WNS -0.165ns TNS -5.745ns; all paths WNS -1.970ns TNS -46.883ns; Real time 0:10:42
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.970|-41.099|
|reg2cgate |-0.038| -0.038|
|reg2reg   |-0.165| -5.745|
|HEPG      |-0.165| -5.784|
|All Paths |-1.970|-46.883|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 169 constrained nets 
Layer 7 has 13 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:02.8 real=0:00:02.0 mem=4983.7M) ***

(I,S,L,T): WC_VIEW: 101.276, 29.0758, 1.95376, 132.305
*** SetupOpt [finish] : cpu/real = 0:00:11.2/0:00:10.6 (1.1), totSession cpu/real = 1:59:44.2/0:40:51.5 (2.9), mem = 4783.8M
End: GigaOpt postEco optimization
*** Starting refinePlace (1:59:46 mem=4785.3M) ***
Total net bbox length = 6.223e+05 (3.347e+05 2.875e+05) (ext = 9.600e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:02.7 REAL: 0:00:02.0 MEM: 4785.3MB
Summary Report:
Instances move: 0 (out of 39012 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 6.223e+05 (3.347e+05 2.875e+05) (ext = 9.600e+04)
Runtime: CPU: 0:00:02.9 REAL: 0:00:02.0 MEM: 4785.3MB
*** Finished refinePlace (1:59:49 mem=4785.3M) ***
Finished re-routing un-routed nets (0:00:00.0 4785.3M)


Density : 0.9577
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:04.8 real=0:00:03.0 mem=4785.3M) ***
Info: 123 nets with fixed/cover wires excluded.
Info: 169 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:59:50.1/0:40:55.6 (2.9), mem = 4785.3M
(I,S,L,T): WC_VIEW: 101.276, 29.0758, 1.95376, 132.305
Info: 123 nets with fixed/cover wires excluded.
Info: 169 clock nets excluded from IPO operation.
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.970|   -1.970| -46.883|  -46.883|    95.77%|   0:00:00.0| 4983.7M|   WC_VIEW|  default| psum_norm_2[2]                                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish post-CTS Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=4983.7M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.7 real=0:00:01.0 mem=4983.7M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 169 constrained nets 
Layer 7 has 13 constrained nets 
**** End NDR-Layer Usage Statistics ****
(I,S,L,T): WC_VIEW: 101.276, 29.0758, 1.95376, 132.305
*** SetupOpt [finish] : cpu/real = 0:00:09.2/0:00:09.3 (1.0), totSession cpu/real = 1:59:59.3/0:41:04.9 (2.9), mem = 4783.8M
Executing incremental physical updates
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3410.08MB/6040.24MB/3530.87MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3410.08MB/6040.24MB/3530.87MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3410.08MB/6040.24MB/3530.87MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-22 04:09:31 (2023-Mar-22 11:09:31 GMT)
2023-Mar-22 04:09:31 (2023-Mar-22 11:09:31 GMT): 10%
2023-Mar-22 04:09:31 (2023-Mar-22 11:09:31 GMT): 20%
2023-Mar-22 04:09:31 (2023-Mar-22 11:09:31 GMT): 30%
2023-Mar-22 04:09:31 (2023-Mar-22 11:09:31 GMT): 40%
2023-Mar-22 04:09:31 (2023-Mar-22 11:09:31 GMT): 50%
2023-Mar-22 04:09:31 (2023-Mar-22 11:09:31 GMT): 60%
2023-Mar-22 04:09:31 (2023-Mar-22 11:09:31 GMT): 70%
2023-Mar-22 04:09:31 (2023-Mar-22 11:09:31 GMT): 80%
2023-Mar-22 04:09:31 (2023-Mar-22 11:09:31 GMT): 90%

Finished Levelizing
2023-Mar-22 04:09:31 (2023-Mar-22 11:09:31 GMT)

Starting Activity Propagation
2023-Mar-22 04:09:31 (2023-Mar-22 11:09:31 GMT)
2023-Mar-22 04:09:32 (2023-Mar-22 11:09:32 GMT): 10%
2023-Mar-22 04:09:32 (2023-Mar-22 11:09:32 GMT): 20%

Finished Activity Propagation
2023-Mar-22 04:09:33 (2023-Mar-22 11:09:33 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=3410.59MB/6040.24MB/3530.87MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-22 04:09:33 (2023-Mar-22 11:09:33 GMT)
2023-Mar-22 04:09:34 (2023-Mar-22 11:09:34 GMT): 10%
2023-Mar-22 04:09:34 (2023-Mar-22 11:09:34 GMT): 20%
2023-Mar-22 04:09:34 (2023-Mar-22 11:09:34 GMT): 30%
2023-Mar-22 04:09:34 (2023-Mar-22 11:09:34 GMT): 40%
2023-Mar-22 04:09:34 (2023-Mar-22 11:09:34 GMT): 50%
2023-Mar-22 04:09:35 (2023-Mar-22 11:09:35 GMT): 60%
2023-Mar-22 04:09:35 (2023-Mar-22 11:09:35 GMT): 70%
2023-Mar-22 04:09:35 (2023-Mar-22 11:09:35 GMT): 80%
2023-Mar-22 04:09:35 (2023-Mar-22 11:09:35 GMT): 90%

Finished Calculating power
2023-Mar-22 04:09:35 (2023-Mar-22 11:09:35 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:02, mem(process/total/peak)=3414.60MB/6105.01MB/3530.87MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3414.60MB/6105.01MB/3530.87MB)

Ended Power Analysis: (cpu=0:00:06, real=0:00:05, mem(process/total/peak)=3414.60MB/6105.01MB/3530.87MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=3414.60MB/6105.01MB/3530.87MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-22 04:09:35 (2023-Mar-22 11:09:35 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: dualcore
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      104.05004803 	   70.0528%
Total Switching Power:      42.46148142 	   28.5877%
Total Leakage Power:         2.01928616 	    1.3595%
Total Power:               148.53081589
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         80.11       3.297      0.5796       83.99       56.54
Macro                                  0           0           0           0           0
IO                                     0           0     7.6e-07     7.6e-07   5.117e-07
Physical-Only                          0           0      0.7448      0.7448      0.5014
Combinational                      19.96       25.74       0.667       46.37       31.22
Clock (Combinational)              3.982       13.42     0.02788       17.43       11.74
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              104.1       42.46       2.019       148.5         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      104.1       42.46       2.019       148.5         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk1                               2.095        6.87     0.01546        8.98       6.046
clk2                               1.887       6.551     0.01242        8.45       5.689
-----------------------------------------------------------------------------------------
Total                              3.982       13.42     0.02788       17.43       11.74
-----------------------------------------------------------------------------------------
Clock: clk1
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Clock: clk2
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:       CTS_ccl_a_buf_00032 (CKBD16):           0.1624
*              Highest Leakage Power: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/intadd_219_U2 (FA1D4):        0.0002609
*                Total Cap:      2.40785e-10 F
*                Total instances in design: 76945
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap: 37813
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=3434.16MB/6105.01MB/3530.87MB)

** Power Reclaim End WNS Slack -1.970  TNS Slack -46.883 
End: Power Optimization (cpu=0:05:38, real=0:03:18, mem=3968.32M, totSessionCpu=2:00:08).
**optDesign ... cpu = 0:17:42, real = 0:08:59, mem = 3156.2M, totSessionCpu=2:00:08 **

Active setup views:
 WC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'dualcore' of instances=76945 and nets=41102 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:01.0  MEM: 3899.316M)
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 3939.19 MB )
[NR-eGR] Read 32480 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3939.19 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 32480
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 123  Num Prerouted Wires = 32385
[NR-eGR] Read numTotalNets=40952  numIgnoredNets=123
[NR-eGR] There are 46 clock nets ( 46 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 40783 
[NR-eGR] Rule id: 1  Nets: 46 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 13 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.670200e+03um
[NR-eGR] 
[NR-eGR] Layer group 2: route 46 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.14% V. EstWL: 4.359600e+03um
[NR-eGR] 
[NR-eGR] Layer group 3: route 40770 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.02% V. EstWL: 6.268500e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       160( 0.16%)        13( 0.01%)   ( 0.17%) 
[NR-eGR]      M3  (3)        20( 0.02%)         2( 0.00%)   ( 0.02%) 
[NR-eGR]      M4  (4)       183( 0.19%)         0( 0.00%)   ( 0.19%) 
[NR-eGR]      M5  (5)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)         2( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              365( 0.05%)        17( 0.00%)   ( 0.05%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.52 sec, Real: 1.34 sec, Curr Mem: 3953.93 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
<optDesign CMD> Restore Using all VT Cells
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=3823.93)
Total number of fetched objects 41039
End delay calculation. (MEM=4178.84 CPU=0:00:05.8 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=4178.84 CPU=0:00:07.8 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:11.6 real=0:00:04.0 totSessionCpu=2:00:22 mem=4146.8M)
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3174.20MB/5403.27MB/3530.87MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3174.20MB/5403.27MB/3530.87MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3174.20MB/5403.27MB/3530.87MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-22 04:09:44 (2023-Mar-22 11:09:44 GMT)
2023-Mar-22 04:09:44 (2023-Mar-22 11:09:44 GMT): 10%
2023-Mar-22 04:09:44 (2023-Mar-22 11:09:44 GMT): 20%
2023-Mar-22 04:09:44 (2023-Mar-22 11:09:44 GMT): 30%
2023-Mar-22 04:09:44 (2023-Mar-22 11:09:44 GMT): 40%
2023-Mar-22 04:09:44 (2023-Mar-22 11:09:44 GMT): 50%
2023-Mar-22 04:09:44 (2023-Mar-22 11:09:44 GMT): 60%
2023-Mar-22 04:09:44 (2023-Mar-22 11:09:44 GMT): 70%
2023-Mar-22 04:09:44 (2023-Mar-22 11:09:44 GMT): 80%
2023-Mar-22 04:09:44 (2023-Mar-22 11:09:44 GMT): 90%

Finished Levelizing
2023-Mar-22 04:09:44 (2023-Mar-22 11:09:44 GMT)

Starting Activity Propagation
2023-Mar-22 04:09:44 (2023-Mar-22 11:09:44 GMT)
2023-Mar-22 04:09:45 (2023-Mar-22 11:09:45 GMT): 10%
2023-Mar-22 04:09:45 (2023-Mar-22 11:09:45 GMT): 20%

Finished Activity Propagation
2023-Mar-22 04:09:46 (2023-Mar-22 11:09:46 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=3175.50MB/5403.27MB/3530.87MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-22 04:09:46 (2023-Mar-22 11:09:46 GMT)
2023-Mar-22 04:09:47 (2023-Mar-22 11:09:47 GMT): 10%
2023-Mar-22 04:09:47 (2023-Mar-22 11:09:47 GMT): 20%
2023-Mar-22 04:09:48 (2023-Mar-22 11:09:48 GMT): 30%
2023-Mar-22 04:09:48 (2023-Mar-22 11:09:48 GMT): 40%
2023-Mar-22 04:09:48 (2023-Mar-22 11:09:48 GMT): 50%
2023-Mar-22 04:09:48 (2023-Mar-22 11:09:48 GMT): 60%
2023-Mar-22 04:09:48 (2023-Mar-22 11:09:48 GMT): 70%
2023-Mar-22 04:09:48 (2023-Mar-22 11:09:48 GMT): 80%
2023-Mar-22 04:09:48 (2023-Mar-22 11:09:48 GMT): 90%

Finished Calculating power
2023-Mar-22 04:09:48 (2023-Mar-22 11:09:48 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:01, mem(process/total/peak)=3180.06MB/5483.30MB/3530.87MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3180.06MB/5483.30MB/3530.87MB)

Ended Power Analysis: (cpu=0:00:06, real=0:00:05, mem(process/total/peak)=3180.06MB/5483.30MB/3530.87MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=3180.06MB/5483.30MB/3530.87MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-22 04:09:48 (2023-Mar-22 11:09:48 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: dualcore

*

*	Power Domain used: 

*              Rail:        VDD      Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/dualcore_postCTS.power

*

-----------------------------------------------------------------------------------------

*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      104.05005601 	   70.0528%
Total Switching Power:      42.46148142 	   28.5877%
Total Leakage Power:         2.01928616 	    1.3595%
Total Power:               148.53082387
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         80.11       3.297      0.5796       83.99       56.54
Macro                                  0           0           0           0           0
IO                                     0           0     7.6e-07     7.6e-07   5.117e-07
Physical-Only                          0           0      0.7448      0.7448      0.5014
Combinational                      19.96       25.74       0.667       46.37       31.22
Clock (Combinational)              3.982       13.42     0.02788       17.43       11.74
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              104.1       42.46       2.019       148.5         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      104.1       42.46       2.019       148.5         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk1                               2.095        6.87     0.01546        8.98       6.046
clk2                               1.887       6.551     0.01242        8.45       5.689
-----------------------------------------------------------------------------------------
Total                              3.982       13.42     0.02788       17.43       11.74
-----------------------------------------------------------------------------------------
Clock: clk1
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Clock: clk2
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:01,
mem(process/total/peak)=3223.38MB/5483.30MB/3530.87MB)


Output file is ./timingReports/dualcore_postCTS.power.
**optDesign ... cpu = 0:18:05, real = 0:09:12, mem = 3141.8M, totSessionCpu=2:00:30 **
cleaningup cpe interface
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:18:05, real = 0:09:12, mem = 3130.5M, totSessionCpu=2:00:30 **
** Profile ** Start :  cpu=0:00:00.0, mem=3882.9M
** Profile ** Other data :  cpu=0:00:00.3, mem=3882.9M
** Profile ** Overall slacks :  cpu=0:00:00.7, mem=3970.3M
** Profile ** Total reports :  cpu=0:00:00.4, mem=3894.3M
** Profile ** DRVs :  cpu=0:00:02.3, mem=3898.8M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.970  | -0.164  | -0.038  | -1.970  |
|           TNS (ns):| -46.812 | -5.679  | -0.038  | -41.095 |
|    Violating Paths:|   326   |   302   |    1    |   23    |
|          All Paths:|  17969  |  9517   |    1    |  11787  |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 53.638%
       (95.769% with Fillers)
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=3898.8M
**optDesign ... cpu = 0:18:09, real = 0:09:16, mem = 3116.3M, totSessionCpu=2:00:34 **
*** Finished optDesign ***
cleaningup cpe interface
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
Set place::cacheFPlanSiteMark to 0
cleaningup cpe interface

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3442          6  The version of the capacitance table fil...
WARNING   IMPESI-3014          2  The RC network is incomplete for net %s....
WARNING   IMPOPT-576           1  %d nets have unplaced terms.             
WARNING   IMPOPT-665         105  %s : Net has unplaced terms or is connec...
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
WARNING   IMPCCOPT-2332      356  The property %s is deprecated. It still ...
WARNING   IMPCCOPT-1361       12  Routing configuration for %s nets in clo...
ERROR     IMPCCOPT-2215        1  The route/traversal graph for net '%s' i...
WARNING   IMPCCOPT-2231        5  CCOpt data structures have been affected...
ERROR     IMPCCOPT-5054        2  Net %s is not completely connected after...
WARNING   IMPCCOPT-2245        1  Cannot perform post-route optimization o...
WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
*** Message Summary: 492 warning(s), 3 error(s)

#% End ccopt_design (date=03/22 04:09:53, total cpu=0:22:16, real=0:11:19, peak res=3533.3M, current mem=3036.0M)
<CMD> set_propagated_clock [all_clocks]
<CMD> optDesign -postCTS -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2922.6M, totSessionCpu=2:00:35 **
**WARN: (IMPOPT-576):	105 nets have unplaced terms. 
Type 'man IMPOPT-576' for more detail.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 8 threads.
Need call spDPlaceInit before registerPrioInstLoc.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**WARN: (IMPOPT-665):	clk1 : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	rst1 : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in_core1[31] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in_core1[30] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in_core1[29] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in_core1[28] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in_core1[27] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in_core1[26] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in_core1[25] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in_core1[24] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in_core1[23] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in_core1[22] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in_core1[21] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in_core1[20] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in_core1[19] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in_core1[18] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in_core1[17] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in_core1[16] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in_core1[15] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in_core1[14] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
             0V	    VSS
           0.9V	    VDD

Starting Activity Propagation
2023-Mar-22 04:09:58 (2023-Mar-22 11:09:58 GMT)
2023-Mar-22 04:09:59 (2023-Mar-22 11:09:59 GMT): 10%
2023-Mar-22 04:09:59 (2023-Mar-22 11:09:59 GMT): 20%

Finished Activity Propagation
2023-Mar-22 04:10:00 (2023-Mar-22 11:10:00 GMT)
Initializing cpe interface
**optDesign ... cpu = 0:00:15, real = 0:00:08, mem = 3232.3M, totSessionCpu=2:00:50 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -ecoRoute false
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=4019.5M)
GigaOpt Hold Optimizer is used
Include MVT Delays for Hold Opt
<optDesign CMD> fixhold  no -lvt Cells
#InfoCS: Num dontuse cells 391, Num usable cells 649
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 391, Num usable cells 649
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=2:00:53 mem=4023.1M ***
**INFO: Starting Blocking QThread with 8 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Multi-CPU acceleration using 8 CPU(s).
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.0M
Multithreaded Timing Analysis is initialized with 8 threads

Starting delay calculation for Hold views
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=0)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
**WARN: (IMPESI-3014):	The RC network is incomplete for net mem_in_core2[20]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
Total number of fetched objects 41039
End delay calculation. (MEM=199.051 CPU=0:00:05.9 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=199.051 CPU=0:00:07.9 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:10.4 real=0:00:03.0 totSessionCpu=0:00:25.3 mem=167.0M)

Active hold views:
 BC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:14.6 real=0:00:05.0 totSessionCpu=0:00:26.6 mem=197.6M ***
** Profile ** Start :  cpu=0:00:00.0, mem=197.6M
** Profile ** Overall slacks :  cpu=0:00:00.4, mem=197.6M
Done building hold timer [41838 node(s), 61786 edge(s), 1 view(s)] (fixHold) cpu=0:00:17.2 real=0:00:07.0 totSessionCpu=0:00:29.2 mem=197.6M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:17.3/0:00:06.5 (2.6), mem = 197.6M

_______________________________________________________________________
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=4067.01)
Total number of fetched objects 41039
End delay calculation. (MEM=4439.01 CPU=0:00:06.0 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=4439.01 CPU=0:00:07.8 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:09.6 real=0:00:03.0 totSessionCpu=2:01:21 mem=4407.0M)
Done building cte setup timing graph (fixHold) cpu=0:00:28.9 real=0:00:11.0 totSessionCpu=2:01:21 mem=4407.0M ***
** Profile ** Start :  cpu=0:00:00.0, mem=4407.0M
** Profile ** Overall slacks :  cpu=0:00:00.7, mem=4415.0M
Restoring Auto Hold Views:  BC_VIEW
Restoring Active Hold Views:  BC_VIEW 
Restoring Hold Target Slack: 0

*Info: minBufDelay = 55.1 ps, libStdDelay = 25.8 ps, minBufSize = 5760000 (4.0)
*Info: worst delay setup view: WC_VIEW
** Profile ** Start :  cpu=0:00:00.0, mem=4415.0M
** Profile ** Other data :  cpu=0:00:00.3, mem=4415.0M
** Profile ** DRVs :  cpu=0:00:01.2, mem=4437.5M

------------------------------------------------------------
     Hold Opt Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.970  | -0.164  | -0.038  | -1.970  |
|           TNS (ns):| -46.812 | -5.679  | -0.038  | -41.095 |
|    Violating Paths:|   326   |   302   |    1    |   23    |
|          All Paths:|  17969  |  9517   |    1    |  11787  |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.564  | -0.564  |  0.223  |  0.000  |
|           TNS (ns):| -28.707 | -28.707 |  0.000  |  0.000  |
|    Violating Paths:|   131   |   131   |    0    |    0    |
|          All Paths:|  9518   |  9517   |    1    |    0    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 53.638%
       (95.769% with Fillers)
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:51, real = 0:00:23, mem = 3366.5M, totSessionCpu=2:01:25 **
*** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:01:25.5/0:41:52.9 (2.9), mem = 4065.5M
(I,S,L,T): WC_VIEW: 101.253, 29.0409, 1.95376, 132.247
*info: Run optDesign holdfix with 8 threads.
Info: 123 nets with fixed/cover wires excluded.
Info: 169 clock nets excluded from IPO operation.
Info: Done creating the CCOpt slew target map.

*** Starting Core Fixing (fixHold) cpu=0:00:37.5 real=0:00:18.0 totSessionCpu=2:01:30 mem=4406.2M density=95.769% ***
** Profile ** Start :  cpu=0:00:00.0, mem=4406.2M
** Profile ** Other data :  cpu=0:00:00.0, mem=4406.2M
** Profile ** Overall slacks :  cpu=0:00:00.7, mem=4436.7M

Phase I ......
Executing transform: ECO Safe Resize
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
===========================================================================================
  Phase 1 : Step 1 Iter 0 Summary (ECO Safe Resize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.5640
      TNS :     -28.7064
      #VP :          131
  Density :      95.769%
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.0 real=0:00:00.0
 accumulated cpu=0:00:39.2 real=0:00:19.0 totSessionCpu=2:01:32 mem=4436.7M
===========================================================================================

Executing transform: AddBuffer + LegalResize
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
===========================================================================================
  Phase 1 : Step 2 Iter 0 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.5640
      TNS :     -28.7064
      #VP :          131
  Density :      95.769%
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.0 real=0:00:00.0
 accumulated cpu=0:00:39.3 real=0:00:19.0 totSessionCpu=2:01:32 mem=4436.7M
===========================================================================================

** Profile ** Start :  cpu=0:00:00.0, mem=4436.7M
** Profile ** Other data :  cpu=0:00:00.0, mem=4436.7M
** Profile ** Overall slacks :  cpu=0:00:00.7, mem=4436.7M


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 13157 net(s) have violated hold timing slacks.

Buffering failure reasons
------------------------------------------------

Resizing failure reasons
------------------------------------------------

*info: net names were printed out to logv file


*** Finished Core Fixing (fixHold) cpu=0:00:40.7 real=0:00:20.0 totSessionCpu=2:01:33 mem=4426.7M density=95.769% ***


*** Finish Post CTS Hold Fixing (cpu=0:00:40.7 real=0:00:20.0 totSessionCpu=2:01:33 mem=4426.7M density=95.769%) ***
(I,S,L,T): WC_VIEW: 101.253, 29.0409, 1.95376, 132.247
*** HoldOpt [finish] : cpu/real = 0:00:07.9/0:00:06.9 (1.1), totSession cpu/real = 2:01:33.4/0:41:59.8 (2.9), mem = 4215.7M
**INFO: total 0 insts, 0 nets marked don't touch
**INFO: total 0 insts, 0 nets marked don't touch DB property
**INFO: total 0 insts, 0 nets unmarked don't touch


Active setup views:
 WC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

[NR-eGR] Started Early Global Route kernel ( Curr Mem: 4143.75 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 4183.62 MB )
[NR-eGR] Read 32480 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 4183.62 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 32480
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 123  Num Prerouted Wires = 32385
[NR-eGR] Read numTotalNets=40952  numIgnoredNets=123
[NR-eGR] There are 46 clock nets ( 46 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 40783 
[NR-eGR] Rule id: 1  Nets: 46 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 13 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.670200e+03um
[NR-eGR] 
[NR-eGR] Layer group 2: route 46 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.14% V. EstWL: 4.359600e+03um
[NR-eGR] 
[NR-eGR] Layer group 3: route 40770 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.02% V. EstWL: 6.268500e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       160( 0.16%)        13( 0.01%)   ( 0.17%) 
[NR-eGR]      M3  (3)        20( 0.02%)         2( 0.00%)   ( 0.02%) 
[NR-eGR]      M4  (4)       183( 0.19%)         0( 0.00%)   ( 0.19%) 
[NR-eGR]      M5  (5)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)         2( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              365( 0.05%)        17( 0.00%)   ( 0.05%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.40 sec, Real: 1.23 sec, Curr Mem: 4194.14 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
<optDesign CMD> Restore Using all VT Cells
cleaningup cpe interface
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:01, real = 0:00:32, mem = 3436.6M, totSessionCpu=2:01:36 **
** Profile ** Start :  cpu=0:00:00.0, mem=4136.1M
** Profile ** Other data :  cpu=0:00:00.2, mem=4136.2M
**INFO: Starting Blocking QThread with 8 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Multi-CPU acceleration using 8 CPU(s).
*** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.2M
Multithreaded Timing Analysis is initialized with 8 threads

Starting delay calculation for Hold views
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=0)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
**WARN: (IMPESI-3014):	The RC network is incomplete for net mem_in_core2[20]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
Total number of fetched objects 41039
End delay calculation. (MEM=168.582 CPU=0:00:05.7 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=168.582 CPU=0:00:07.8 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:09.4 real=0:00:02.0 totSessionCpu=0:00:40.1 mem=136.6M)
** Profile ** Overall slacks :  cpu=0:00:09.8, mem=144.6M
** Profile ** Total reports :  cpu=0:00:00.4, mem=0.0M
*** QThread HoldRpt [finish] : cpu/real = 0:00:12.8/0:00:04.1 (3.1), mem = 0.0M

_______________________________________________________________________
** Profile ** Overall slacks :  cpu=0:00:13.1, mem=4215.6M
** Profile ** Total reports :  cpu=0:00:00.4, mem=4139.6M
** Profile ** DRVs :  cpu=0:00:02.2, mem=4136.1M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.970  | -0.164  | -0.038  | -1.970  |
|           TNS (ns):| -46.812 | -5.679  | -0.038  | -41.095 |
|    Violating Paths:|   326   |   302   |    1    |   23    |
|          All Paths:|  17969  |  9517   |    1    |  11787  |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.564  | -0.564  |  0.223  |  0.000  |
|           TNS (ns):| -28.707 | -28.707 |  0.000  |  0.000  |
|    Violating Paths:|   131   |   131   |    0    |    0    |
|          All Paths:|  9518   |  9517   |    1    |    0    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 53.638%
       (95.769% with Fillers)
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=4136.1M
**optDesign ... cpu = 0:01:17, real = 0:00:41, mem = 3416.4M, totSessionCpu=2:01:52 **
*** Finished optDesign ***
cleaningup cpe interface
cleaningup cpe interface
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> saveDesign cts.enc
#% Begin save design ... (date=03/22 04:10:35, mem=3342.2M)
% Begin Save ccopt configuration ... (date=03/22 04:10:35, mem=3342.2M)
% End Save ccopt configuration ... (date=03/22 04:10:35, total cpu=0:00:00.4, real=0:00:00.0, peak res=3342.4M, current mem=3342.4M)
% Begin Save netlist data ... (date=03/22 04:10:35, mem=3342.4M)
Writing Binary DB to cts.enc.dat/vbin/dualcore.v.bin in multi-threaded mode...
% End Save netlist data ... (date=03/22 04:10:36, total cpu=0:00:00.2, real=0:00:01.0, peak res=3343.6M, current mem=3343.6M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file cts.enc.dat/dualcore.route.congmap.gz ...
% Begin Save AAE data ... (date=03/22 04:10:36, mem=3344.4M)
Saving AAE Data ...
% End Save AAE data ... (date=03/22 04:10:36, total cpu=0:00:00.1, real=0:00:00.0, peak res=3344.4M, current mem=3344.4M)
Saving scheduling_file.cts.28781 in cts.enc.dat/scheduling_file.cts
% Begin Save clock tree data ... (date=03/22 04:10:36, mem=3344.4M)
% End Save clock tree data ... (date=03/22 04:10:36, total cpu=0:00:00.1, real=0:00:01.0, peak res=3344.4M, current mem=3344.4M)
Saving preference file cts.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving floorplan file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
Saving property file in separate thread ...
Saving property file cts.enc.dat/dualcore.prop
Saving PG file cts.enc.dat/dualcore.pg.gz
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruing View Names to Binary file
*** Completed saveProperty (cpu=0:00:00.2 real=0:00:00.0 mem=4146.0M) ***
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
*** Completed savePGFile (cpu=0:00:00.3 real=0:00:00.0 mem=4137.9M) ***
TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
*** Completed saveRoute (cpu=0:00:00.6 real=0:00:00.0 mem=4121.9M) ***
TAT_INFO: ::saveRoute REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
#Saving pin access data to file cts.enc.dat/dualcore.apa ...
#
Saving rc congestion map cts.enc.dat/dualcore.congmap.gz ...
TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=03/22 04:10:39, mem=3344.8M)
% End Save power constraints data ... (date=03/22 04:10:39, total cpu=0:00:00.1, real=0:00:00.0, peak res=3344.8M, current mem=3344.8M)
Cmin Cmax
Generated self-contained design cts.enc.dat
#% End save design ... (date=03/22 04:10:41, total cpu=0:00:05.1, real=0:00:06.0, peak res=3345.1M, current mem=3345.1M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setNanoRouteMode -quiet -drouteAllowMergedWireAtPin false
<CMD> setNanoRouteMode -quiet -drouteFixAntenna true
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven true
<CMD> setNanoRouteMode -quiet -routeSiEffort medium
<CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix false
<CMD> setNanoRouteMode -quiet -drouteAutoStop true
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly false
<CMD> setNanoRouteMode -quiet -drouteStartIteration default
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> routeDesign
#% Begin routeDesign (date=03/22 04:10:41, mem=3345.1M)
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3345.09 (MB), peak = 3661.15 (MB)
#Cmax has no qx tech file defined
#No active RC corner or QRC tech file is missing.
#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=4078.9M, init mem=4082.6M)
*info: Placed = 76945          (Fixed = 120)
*info: Unplaced = 0           
Placement Density:95.77%(304637/318096)
Placement Density (including fixed std cells):95.77%(304637/318096)
Finished checkPlace (total: cpu=0:00:00.6, real=0:00:01.0; vio checks: cpu=0:00:00.4, real=0:00:01.0; mem=4078.9M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (123) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=4078.9M) ***
#Start route 169 clock and analog nets...
% Begin globalDetailRoute (date=03/22 04:10:42, mem=3335.3M)

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteEndIteration 5
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Wed Mar 22 04:10:42 2023
#
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk1 of net clk1 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst1 of net rst1 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in_core1[31] of net mem_in_core1[31] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in_core1[30] of net mem_in_core1[30] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in_core1[29] of net mem_in_core1[29] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in_core1[28] of net mem_in_core1[28] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in_core1[27] of net mem_in_core1[27] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in_core1[26] of net mem_in_core1[26] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in_core1[25] of net mem_in_core1[25] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in_core1[24] of net mem_in_core1[24] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in_core1[23] of net mem_in_core1[23] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in_core1[22] of net mem_in_core1[22] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in_core1[21] of net mem_in_core1[21] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in_core1[20] of net mem_in_core1[20] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in_core1[19] of net mem_in_core1[19] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in_core1[18] of net mem_in_core1[18] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in_core1[17] of net mem_in_core1[17] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in_core1[16] of net mem_in_core1[16] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in_core1[15] of net mem_in_core1[15] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in_core1[14] of net mem_in_core1[14] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#num needed restored net=40933
#need_extraction net=40933 (total=41102)
#NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
#Skip comparing routing design signature in db-snapshot flow
#Using multithreading with 8 threads.
#Start routing data preparation on Wed Mar 22 04:10:44 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 41097 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 4 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:07, elapsed time = 00:00:03, memory = 3393.43 (MB), peak = 3661.15 (MB)
#Merging special wires: starts on Wed Mar 22 04:10:47 2023 with memory = 3394.55 (MB), peak = 3661.15 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.6 GB --0.56 [8]--
#
#Finished routing data preparation on Wed Mar 22 04:10:47 2023
#
#Cpu time = 00:00:07
#Elapsed time = 00:00:03
#Increased memory = 18.24 (MB)
#Total memory = 3395.25 (MB)
#Peak memory = 3661.15 (MB)
#
#
#Start global routing on Wed Mar 22 04:10:47 2023
#
#
#Start global routing initialization on Wed Mar 22 04:10:47 2023
#
#Number of eco nets is 110
#
#Start global routing data preparation on Wed Mar 22 04:10:47 2023
#
#Start routing resource analysis on Wed Mar 22 04:10:47 2023
#
#Routing resource analysis is done on Wed Mar 22 04:10:48 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H        2836          80       37830    93.32%
#  M2             V        2839          84       37830     1.04%
#  M3             H        2916           0       37830     0.09%
#  M4             V        2347         576       37830     1.02%
#  M5             H        2916           0       37830     0.00%
#  M6             V        2923           0       37830     0.00%
#  M7             H         729           0       37830     0.00%
#  M8             V         730           0       37830     0.00%
#  --------------------------------------------------------------
#  Total                  18237       3.16%      302640    11.93%
#
#  169 nets (0.41%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Wed Mar 22 04:10:48 2023
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3403.66 (MB), peak = 3661.15 (MB)
#
#
#Global routing initialization is done on Wed Mar 22 04:10:48 2023
#
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3405.11 (MB), peak = 3661.15 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:03, elapsed time = 00:00:02, memory = 3477.30 (MB), peak = 3661.15 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3477.55 (MB), peak = 3661.15 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3477.55 (MB), peak = 3661.15 (MB)
#
#start global routing iteration 4...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3481.67 (MB), peak = 3661.15 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 150 (skipped).
#Total number of nets with skipped attribute = 40783 (skipped).
#Total number of routable nets = 169.
#Total number of nets in the design = 41102.
#
#156 routable nets have only global wires.
#13 routable nets have only detail routed wires.
#40783 skipped nets have only detail routed wires.
#156 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#13 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                156               0  
#------------------------------------------------
#        Total                156               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                169           13                13           40770  
#-------------------------------------------------------------------------------
#        Total                169           13                13           40770  
#-------------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  M1            0(0.00%)   (0.00%)
#  M2            0(0.00%)   (0.00%)
#  M3            0(0.00%)   (0.00%)
#  M4            7(0.02%)   (0.02%)
#  M5            0(0.00%)   (0.00%)
#  M6            0(0.00%)   (0.00%)
#  M7            0(0.00%)   (0.00%)
#  M8            0(0.00%)   (0.00%)
#  --------------------------------
#     Total      7(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 169
#Total wire length = 48219 um.
#Total half perimeter of net bounding box = 13744 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 292 um.
#Total wire length on LAYER M3 = 28697 um.
#Total wire length on LAYER M4 = 17062 um.
#Total wire length on LAYER M5 = 1549 um.
#Total wire length on LAYER M6 = 619 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 27303
#Total number of multi-cut vias = 114 (  0.4%)
#Total number of single cut vias = 27189 ( 99.6%)
#Up-Via Summary (total 27303):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              9862 ( 98.9%)       114 (  1.1%)       9976
# M2              9081 (100.0%)         0 (  0.0%)       9081
# M3              7648 (100.0%)         0 (  0.0%)       7648
# M4               454 (100.0%)         0 (  0.0%)        454
# M5               144 (100.0%)         0 (  0.0%)        144
#-----------------------------------------------------------
#                27189 ( 99.6%)       114 (  0.4%)      27303 
#
#Total number of involved priority nets 156
#Maximum src to sink distance for priority net 261.2
#Average of max src_to_sink distance for priority net 61.7
#Average of ave src_to_sink distance for priority net 36.1
#Max overcon = 1 tracks.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.02%.
#
#Global routing statistics:
#Cpu time = 00:00:07
#Elapsed time = 00:00:06
#Increased memory = 91.09 (MB)
#Total memory = 3486.33 (MB)
#Peak memory = 3661.15 (MB)
#
#Finished global routing on Wed Mar 22 04:10:53 2023
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3416.90 (MB), peak = 3661.15 (MB)
#Start Track Assignment.
#Done with 3885 horizontal wires in 2 hboxes and 476 vertical wires in 2 hboxes.
#Done with 21 horizontal wires in 2 hboxes and 7 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 169
#Total wire length = 57869 um.
#Total half perimeter of net bounding box = 13744 um.
#Total wire length on LAYER M1 = 2513 um.
#Total wire length on LAYER M2 = 340 um.
#Total wire length on LAYER M3 = 35133 um.
#Total wire length on LAYER M4 = 17710 um.
#Total wire length on LAYER M5 = 1554 um.
#Total wire length on LAYER M6 = 619 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 27303
#Total number of multi-cut vias = 114 (  0.4%)
#Total number of single cut vias = 27189 ( 99.6%)
#Up-Via Summary (total 27303):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              9862 ( 98.9%)       114 (  1.1%)       9976
# M2              9081 (100.0%)         0 (  0.0%)       9081
# M3              7648 (100.0%)         0 (  0.0%)       7648
# M4               454 (100.0%)         0 (  0.0%)        454
# M5               144 (100.0%)         0 (  0.0%)        144
#-----------------------------------------------------------
#                27189 ( 99.6%)       114 (  0.4%)      27303 
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3439.46 (MB), peak = 3661.15 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:17
#Elapsed time = 00:00:11
#Increased memory = 62.66 (MB)
#Total memory = 3439.66 (MB)
#Peak memory = 3661.15 (MB)
#Using multithreading with 8 threads.
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 1.6% of the total area was rechecked for DRC, and 63.9% required routing.
#   number of violations = 0
#75881 out of 76945 instances (98.6%) need to be verified(marked ipoed), dirty area = 102.2%.
#   number of violations = 0
#cpu time = 00:02:29, elapsed time = 00:00:24, memory = 3719.84 (MB), peak = 3754.93 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 169
#Total wire length = 48666 um.
#Total half perimeter of net bounding box = 13744 um.
#Total wire length on LAYER M1 = 6 um.
#Total wire length on LAYER M2 = 9770 um.
#Total wire length on LAYER M3 = 25023 um.
#Total wire length on LAYER M4 = 13348 um.
#Total wire length on LAYER M5 = 514 um.
#Total wire length on LAYER M6 = 5 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 24250
#Total number of multi-cut vias = 127 (  0.5%)
#Total number of single cut vias = 24123 ( 99.5%)
#Up-Via Summary (total 24250):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             10471 ( 98.8%)       127 (  1.2%)      10598
# M2              8934 (100.0%)         0 (  0.0%)       8934
# M3              4655 (100.0%)         0 (  0.0%)       4655
# M4                59 (100.0%)         0 (  0.0%)         59
# M5                 4 (100.0%)         0 (  0.0%)          4
#-----------------------------------------------------------
#                24123 ( 99.5%)       127 (  0.5%)      24250 
#
#Total number of DRC violations = 0
#Cpu time = 00:02:30
#Elapsed time = 00:00:25
#Increased memory = -21.29 (MB)
#Total memory = 3418.37 (MB)
#Peak memory = 3754.93 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3420.37 (MB), peak = 3754.93 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 169
#Total wire length = 48666 um.
#Total half perimeter of net bounding box = 13744 um.
#Total wire length on LAYER M1 = 6 um.
#Total wire length on LAYER M2 = 9770 um.
#Total wire length on LAYER M3 = 25023 um.
#Total wire length on LAYER M4 = 13348 um.
#Total wire length on LAYER M5 = 514 um.
#Total wire length on LAYER M6 = 5 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 24250
#Total number of multi-cut vias = 127 (  0.5%)
#Total number of single cut vias = 24123 ( 99.5%)
#Up-Via Summary (total 24250):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             10471 ( 98.8%)       127 (  1.2%)      10598
# M2              8934 (100.0%)         0 (  0.0%)       8934
# M3              4655 (100.0%)         0 (  0.0%)       4655
# M4                59 (100.0%)         0 (  0.0%)         59
# M5                 4 (100.0%)         0 (  0.0%)          4
#-----------------------------------------------------------
#                24123 ( 99.5%)       127 (  0.5%)      24250 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 169
#Total wire length = 48666 um.
#Total half perimeter of net bounding box = 13744 um.
#Total wire length on LAYER M1 = 6 um.
#Total wire length on LAYER M2 = 9770 um.
#Total wire length on LAYER M3 = 25023 um.
#Total wire length on LAYER M4 = 13348 um.
#Total wire length on LAYER M5 = 514 um.
#Total wire length on LAYER M6 = 5 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 24250
#Total number of multi-cut vias = 127 (  0.5%)
#Total number of single cut vias = 24123 ( 99.5%)
#Up-Via Summary (total 24250):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             10471 ( 98.8%)       127 (  1.2%)      10598
# M2              8934 (100.0%)         0 (  0.0%)       8934
# M3              4655 (100.0%)         0 (  0.0%)       4655
# M4                59 (100.0%)         0 (  0.0%)         59
# M5                 4 (100.0%)         0 (  0.0%)          4
#-----------------------------------------------------------
#                24123 ( 99.5%)       127 (  0.5%)      24250 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#detailRoute Statistics:
#Cpu time = 00:02:32
#Elapsed time = 00:00:27
#Increased memory = -15.66 (MB)
#Total memory = 3423.99 (MB)
#Peak memory = 3754.93 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:02:53
#Elapsed time = 00:00:41
#Increased memory = 25.27 (MB)
#Total memory = 3360.61 (MB)
#Peak memory = 3754.93 (MB)
#Number of warnings = 22
#Total number of warnings = 49
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Mar 22 04:11:23 2023
#
% End globalDetailRoute (date=03/22 04:11:23, total cpu=0:02:54, real=0:00:41.0, peak res=3754.9M, current mem=3238.2M)
#**INFO: auto set of droutePostRouteSwapVia to multiCut
% Begin globalDetailRoute (date=03/22 04:11:23, mem=3238.2M)

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSwapVia "multiCut"
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Wed Mar 22 04:11:23 2023
#
#Generating timing data, please wait...
#40962 total nets, 169 already routed, 169 will ignore in trialRoute
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
#Dump tif for version 2.1
**WARN: (IMPESI-3014):	The RC network is incomplete for net mem_in_core2[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net inst_core2[8]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
Total number of fetched objects 41039
End delay calculation. (MEM=4501.53 CPU=0:00:05.9 REAL=0:00:01.0)
#Generating timing data took: cpu time = 00:00:17, elapsed time = 00:00:09, memory = 3305.83 (MB), peak = 3754.93 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk1 of net clk1 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst1 of net rst1 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in_core1[31] of net mem_in_core1[31] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in_core1[30] of net mem_in_core1[30] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in_core1[29] of net mem_in_core1[29] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in_core1[28] of net mem_in_core1[28] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in_core1[27] of net mem_in_core1[27] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in_core1[26] of net mem_in_core1[26] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in_core1[25] of net mem_in_core1[25] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in_core1[24] of net mem_in_core1[24] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in_core1[23] of net mem_in_core1[23] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in_core1[22] of net mem_in_core1[22] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in_core1[21] of net mem_in_core1[21] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in_core1[20] of net mem_in_core1[20] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in_core1[19] of net mem_in_core1[19] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in_core1[18] of net mem_in_core1[18] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in_core1[17] of net mem_in_core1[17] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in_core1[16] of net mem_in_core1[16] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in_core1[15] of net mem_in_core1[15] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in_core1[14] of net mem_in_core1[14] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#num needed restored net=0
#need_extraction net=0 (total=41102)
#Start reading timing information from file .timing_file_28781.tif.gz ...
#Read in timing information for 304 ports, 39132 instances from timing file .timing_file_28781.tif.gz.
#NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
#Using multithreading with 8 threads.
#Start routing data preparation on Wed Mar 22 04:11:37 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 41097 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 4 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3308.21 (MB), peak = 3754.93 (MB)
#Merging special wires: starts on Wed Mar 22 04:11:39 2023 with memory = 3309.27 (MB), peak = 3754.93 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:3.7 GB --0.53 [8]--
#
#Finished routing data preparation on Wed Mar 22 04:11:39 2023
#
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 14.60 (MB)
#Total memory = 3310.23 (MB)
#Peak memory = 3754.93 (MB)
#
#
#Start global routing on Wed Mar 22 04:11:39 2023
#
#
#Start global routing initialization on Wed Mar 22 04:11:39 2023
#
#Number of eco nets is 0
#
#Start global routing data preparation on Wed Mar 22 04:11:39 2023
#
#Start routing resource analysis on Wed Mar 22 04:11:39 2023
#
#Routing resource analysis is done on Wed Mar 22 04:11:40 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H        2836          80       37830    93.32%
#  M2             V        2839          84       37830     1.04%
#  M3             H        2916           0       37830     0.09%
#  M4             V        2347         576       37830     1.02%
#  M5             H        2916           0       37830     0.00%
#  M6             V        2923           0       37830     0.00%
#  M7             H         729           0       37830     0.00%
#  M8             V         730           0       37830     0.00%
#  --------------------------------------------------------------
#  Total                  18237       3.16%      302640    11.93%
#
#  169 nets (0.41%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Wed Mar 22 04:11:40 2023
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3319.20 (MB), peak = 3754.93 (MB)
#
#
#Global routing initialization is done on Wed Mar 22 04:11:40 2023
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3320.32 (MB), peak = 3754.93 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:05, elapsed time = 00:00:03, memory = 3399.15 (MB), peak = 3754.93 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3399.17 (MB), peak = 3754.93 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:19, elapsed time = 00:00:13, memory = 3434.53 (MB), peak = 3754.93 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 150 (skipped).
#Total number of routable nets = 40952.
#Total number of nets in the design = 41102.
#
#40783 routable nets have only global wires.
#169 routable nets have only detail routed wires.
#13 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#169 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#------------------------------------------------------------
#        Rules   Pref Layer   Expansion Ratio   Unconstrained  
#------------------------------------------------------------
#      Default           13                13           40770  
#------------------------------------------------------------
#        Total           13                13           40770  
#------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                169           13                13           40770  
#-------------------------------------------------------------------------------
#        Total                169           13                13           40770  
#-------------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-4)         (5-6)         (7-8)   OverCon
#  --------------------------------------------------------------------------
#  M1            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M2          316(0.84%)     65(0.17%)     11(0.03%)      4(0.01%)   (1.06%)
#  M3           24(0.06%)      2(0.01%)      0(0.00%)      0(0.00%)   (0.07%)
#  M4           12(0.03%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.03%)
#  M5            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M6            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M7            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M8            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  --------------------------------------------------------------------------
#     Total    352(0.13%)     67(0.03%)     11(0.00%)      4(0.00%)   (0.16%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 8
#  Overflow after GR: 0.01% H + 0.15% V
#
#Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |    layer   |  max hotspot  | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] |    M1(H)   |          0.00 |          0.00 |
[hotspot] |    M2(V)   |          1.33 |          9.33 |
[hotspot] |    M3(H)   |          0.44 |          0.44 |
[hotspot] |    M4(V)   |          0.00 |          0.00 |
[hotspot] |    M5(H)   |          0.00 |          0.00 |
[hotspot] |    M6(V)   |          0.00 |          0.00 |
[hotspot] |    M7(H)   |          0.00 |          0.00 |
[hotspot] |    M8(V)   |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
[hotspot] |   worst    | (M2)     1.33 | (M2)     9.33 |
[hotspot] +------------+---------------+---------------+
[hotspot] | all layers |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 169
#Total wire length = 660296 um.
#Total half perimeter of net bounding box = 602360 um.
#Total wire length on LAYER M1 = 63 um.
#Total wire length on LAYER M2 = 174982 um.
#Total wire length on LAYER M3 = 292947 um.
#Total wire length on LAYER M4 = 120117 um.
#Total wire length on LAYER M5 = 60691 um.
#Total wire length on LAYER M6 = 7832 um.
#Total wire length on LAYER M7 = 1977 um.
#Total wire length on LAYER M8 = 1686 um.
#Total number of vias = 254460
#Total number of multi-cut vias = 127 (  0.0%)
#Total number of single cut vias = 254333 (100.0%)
#Up-Via Summary (total 254460):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            133601 ( 99.9%)       127 (  0.1%)     133728
# M2             99742 (100.0%)         0 (  0.0%)      99742
# M3             16930 (100.0%)         0 (  0.0%)      16930
# M4              3690 (100.0%)         0 (  0.0%)       3690
# M5               268 (100.0%)         0 (  0.0%)        268
# M6                53 (100.0%)         0 (  0.0%)         53
# M7                49 (100.0%)         0 (  0.0%)         49
#-----------------------------------------------------------
#               254333 (100.0%)       127 (  0.0%)     254460 
#
#Max overcon = 8 tracks.
#Total overcon = 0.16%.
#Worst layer Gcell overcon rate = 0.07%.
#
#Global routing statistics:
#Cpu time = 00:00:28
#Elapsed time = 00:00:20
#Increased memory = 126.95 (MB)
#Total memory = 3437.18 (MB)
#Peak memory = 3754.93 (MB)
#
#Finished global routing on Wed Mar 22 04:11:59 2023
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3345.18 (MB), peak = 3754.93 (MB)
#Start Track Assignment.
#Done with 62850 horizontal wires in 2 hboxes and 49780 vertical wires in 2 hboxes.
#Done with 13742 horizontal wires in 2 hboxes and 9810 vertical wires in 2 hboxes.
#Done with 2 horizontal wires in 2 hboxes and 2 vertical wires in 2 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# M1            55.38 	  0.00%  	  0.00% 	  0.00%
# M2        162418.93 	  0.04%  	  0.00% 	  0.01%
# M3        266073.23 	  0.10%  	  0.00% 	  0.01%
# M4        105881.96 	  0.02%  	  0.00% 	  0.00%
# M5         60294.31 	  0.00%  	  0.00% 	  0.00%
# M6          7837.02 	  0.00%  	  0.00% 	  0.00%
# M7          1990.60 	  0.00%  	  0.00% 	  0.00%
# M8          1698.31 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All      606249.74  	  0.06% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 169
#Total wire length = 699953 um.
#Total half perimeter of net bounding box = 602360 um.
#Total wire length on LAYER M1 = 29441 um.
#Total wire length on LAYER M2 = 171309 um.
#Total wire length on LAYER M3 = 306496 um.
#Total wire length on LAYER M4 = 119846 um.
#Total wire length on LAYER M5 = 61324 um.
#Total wire length on LAYER M6 = 7866 um.
#Total wire length on LAYER M7 = 1982 um.
#Total wire length on LAYER M8 = 1691 um.
#Total number of vias = 254460
#Total number of multi-cut vias = 127 (  0.0%)
#Total number of single cut vias = 254333 (100.0%)
#Up-Via Summary (total 254460):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            133601 ( 99.9%)       127 (  0.1%)     133728
# M2             99742 (100.0%)         0 (  0.0%)      99742
# M3             16930 (100.0%)         0 (  0.0%)      16930
# M4              3690 (100.0%)         0 (  0.0%)       3690
# M5               268 (100.0%)         0 (  0.0%)        268
# M6                53 (100.0%)         0 (  0.0%)         53
# M7                49 (100.0%)         0 (  0.0%)         49
#-----------------------------------------------------------
#               254333 (100.0%)       127 (  0.0%)     254460 
#
#cpu time = 00:00:15, elapsed time = 00:00:14, memory = 3398.99 (MB), peak = 3754.93 (MB)
#
#number of short segments in preferred routing layers
#	M7        M8        Total 
#	13        9         22        
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:46
#Elapsed time = 00:00:37
#Increased memory = 104.32 (MB)
#Total memory = 3399.95 (MB)
#Peak memory = 3754.93 (MB)
#Using multithreading with 8 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 585
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Totals
#	M1            1        1        1        0       56        0       59
#	M2           45       36      395        0        2        4      482
#	M3           13        4       19        4        1        1       42
#	M4            0        2        0        0        0        0        2
#	Totals       59       43      415        4       59        5      585
#cpu time = 00:05:32, elapsed time = 00:00:53, memory = 3797.28 (MB), peak = 3802.65 (MB)
#start 1st optimization iteration ...
#   number of violations = 479
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp      Mar   Totals
#	M1            0        5        0        0        0        5
#	M2           85       45      268       24       29      451
#	M3           10        4        6        0        0       20
#	M4            0        2        1        0        0        3
#	Totals       95       56      275       24       29      479
#cpu time = 00:00:20, elapsed time = 00:00:04, memory = 3805.05 (MB), peak = 3806.95 (MB)
#start 2nd optimization iteration ...
#   number of violations = 464
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Totals
#	M1            1        4        2        0        0        0        7
#	M2           95       27      250       39        0       25      436
#	M3           12        5        1        0        1        0       19
#	M4            0        2        0        0        0        0        2
#	Totals      108       38      253       39        1       25      464
#cpu time = 00:00:21, elapsed time = 00:00:04, memory = 3805.97 (MB), peak = 3807.49 (MB)
#start 3rd optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:26, elapsed time = 00:00:04, memory = 3801.26 (MB), peak = 3807.49 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 169
#Total wire length = 708700 um.
#Total half perimeter of net bounding box = 602360 um.
#Total wire length on LAYER M1 = 2613 um.
#Total wire length on LAYER M2 = 197129 um.
#Total wire length on LAYER M3 = 292994 um.
#Total wire length on LAYER M4 = 142118 um.
#Total wire length on LAYER M5 = 61873 um.
#Total wire length on LAYER M6 = 8400 um.
#Total wire length on LAYER M7 = 1945 um.
#Total wire length on LAYER M8 = 1629 um.
#Total number of vias = 284899
#Total number of multi-cut vias = 506 (  0.2%)
#Total number of single cut vias = 284393 ( 99.8%)
#Up-Via Summary (total 284899):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            137001 ( 99.7%)       471 (  0.3%)     137472
# M2            118482 (100.0%)         0 (  0.0%)     118482
# M3             24447 (100.0%)         0 (  0.0%)      24447
# M4              4110 (100.0%)         0 (  0.0%)       4110
# M5               288 ( 89.2%)        35 ( 10.8%)        323
# M6                36 (100.0%)         0 (  0.0%)         36
# M7                29 (100.0%)         0 (  0.0%)         29
#-----------------------------------------------------------
#               284393 ( 99.8%)       506 (  0.2%)     284899 
#
#Total number of DRC violations = 0
#Cpu time = 00:06:44
#Elapsed time = 00:01:08
#Increased memory = -29.12 (MB)
#Total memory = 3371.00 (MB)
#Peak memory = 3807.49 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3374.34 (MB), peak = 3807.49 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 169
#Total wire length = 708700 um.
#Total half perimeter of net bounding box = 602360 um.
#Total wire length on LAYER M1 = 2613 um.
#Total wire length on LAYER M2 = 197129 um.
#Total wire length on LAYER M3 = 292994 um.
#Total wire length on LAYER M4 = 142118 um.
#Total wire length on LAYER M5 = 61873 um.
#Total wire length on LAYER M6 = 8400 um.
#Total wire length on LAYER M7 = 1945 um.
#Total wire length on LAYER M8 = 1629 um.
#Total number of vias = 284899
#Total number of multi-cut vias = 506 (  0.2%)
#Total number of single cut vias = 284393 ( 99.8%)
#Up-Via Summary (total 284899):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            137001 ( 99.7%)       471 (  0.3%)     137472
# M2            118482 (100.0%)         0 (  0.0%)     118482
# M3             24447 (100.0%)         0 (  0.0%)      24447
# M4              4110 (100.0%)         0 (  0.0%)       4110
# M5               288 ( 89.2%)        35 ( 10.8%)        323
# M6                36 (100.0%)         0 (  0.0%)         36
# M7                29 (100.0%)         0 (  0.0%)         29
#-----------------------------------------------------------
#               284393 ( 99.8%)       506 (  0.2%)     284899 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 169
#Total wire length = 708700 um.
#Total half perimeter of net bounding box = 602360 um.
#Total wire length on LAYER M1 = 2613 um.
#Total wire length on LAYER M2 = 197129 um.
#Total wire length on LAYER M3 = 292994 um.
#Total wire length on LAYER M4 = 142118 um.
#Total wire length on LAYER M5 = 61873 um.
#Total wire length on LAYER M6 = 8400 um.
#Total wire length on LAYER M7 = 1945 um.
#Total wire length on LAYER M8 = 1629 um.
#Total number of vias = 284899
#Total number of multi-cut vias = 506 (  0.2%)
#Total number of single cut vias = 284393 ( 99.8%)
#Up-Via Summary (total 284899):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            137001 ( 99.7%)       471 (  0.3%)     137472
# M2            118482 (100.0%)         0 (  0.0%)     118482
# M3             24447 (100.0%)         0 (  0.0%)      24447
# M4              4110 (100.0%)         0 (  0.0%)       4110
# M5               288 ( 89.2%)        35 ( 10.8%)        323
# M6                36 (100.0%)         0 (  0.0%)         36
# M7                29 (100.0%)         0 (  0.0%)         29
#-----------------------------------------------------------
#               284393 ( 99.8%)       506 (  0.2%)     284899 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route via swapping...
#73.17% of area are rerouted by ECO routing.
#   number of violations = 0
#cpu time = 00:00:42, elapsed time = 00:00:08, memory = 3444.22 (MB), peak = 3807.49 (MB)
#CELL_VIEW dualcore,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 169
#Total wire length = 708700 um.
#Total half perimeter of net bounding box = 602360 um.
#Total wire length on LAYER M1 = 2613 um.
#Total wire length on LAYER M2 = 197129 um.
#Total wire length on LAYER M3 = 292994 um.
#Total wire length on LAYER M4 = 142118 um.
#Total wire length on LAYER M5 = 61873 um.
#Total wire length on LAYER M6 = 8400 um.
#Total wire length on LAYER M7 = 1945 um.
#Total wire length on LAYER M8 = 1629 um.
#Total number of vias = 284899
#Total number of multi-cut vias = 189797 ( 66.6%)
#Total number of single cut vias = 95102 ( 33.4%)
#Up-Via Summary (total 284899):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             93188 ( 67.8%)     44284 ( 32.2%)     137472
# M2              1839 (  1.6%)    116643 ( 98.4%)     118482
# M3                71 (  0.3%)     24376 ( 99.7%)      24447
# M4                 4 (  0.1%)      4106 ( 99.9%)       4110
# M5                 0 (  0.0%)       323 (100.0%)        323
# M6                 0 (  0.0%)        36 (100.0%)         36
# M7                 0 (  0.0%)        29 (100.0%)         29
#-----------------------------------------------------------
#                95102 ( 33.4%)    189797 ( 66.6%)     284899 
#
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:31, elapsed time = 00:00:05, memory = 3643.20 (MB), peak = 3807.49 (MB)
#CELL_VIEW dualcore,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Wed Mar 22 04:13:41 2023
#
#
#Start Post Route Wire Spread.
#Done with 8331 horizontal wires in 3 hboxes and 5658 vertical wires in 3 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 169
#Total wire length = 713931 um.
#Total half perimeter of net bounding box = 602360 um.
#Total wire length on LAYER M1 = 2614 um.
#Total wire length on LAYER M2 = 198002 um.
#Total wire length on LAYER M3 = 295712 um.
#Total wire length on LAYER M4 = 143486 um.
#Total wire length on LAYER M5 = 62122 um.
#Total wire length on LAYER M6 = 8416 um.
#Total wire length on LAYER M7 = 1952 um.
#Total wire length on LAYER M8 = 1629 um.
#Total number of vias = 284899
#Total number of multi-cut vias = 189797 ( 66.6%)
#Total number of single cut vias = 95102 ( 33.4%)
#Up-Via Summary (total 284899):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             93188 ( 67.8%)     44284 ( 32.2%)     137472
# M2              1839 (  1.6%)    116643 ( 98.4%)     118482
# M3                71 (  0.3%)     24376 ( 99.7%)      24447
# M4                 4 (  0.1%)      4106 ( 99.9%)       4110
# M5                 0 (  0.0%)       323 (100.0%)        323
# M6                 0 (  0.0%)        36 (100.0%)         36
# M7                 0 (  0.0%)        29 (100.0%)         29
#-----------------------------------------------------------
#                95102 ( 33.4%)    189797 ( 66.6%)     284899 
#
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:32, elapsed time = 00:00:05, memory = 3670.23 (MB), peak = 3807.49 (MB)
#CELL_VIEW dualcore,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#   number of violations = 0
#cpu time = 00:00:44, elapsed time = 00:00:13, memory = 3397.07 (MB), peak = 3807.49 (MB)
#CELL_VIEW dualcore,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 169
#Total wire length = 713931 um.
#Total half perimeter of net bounding box = 602360 um.
#Total wire length on LAYER M1 = 2614 um.
#Total wire length on LAYER M2 = 198002 um.
#Total wire length on LAYER M3 = 295712 um.
#Total wire length on LAYER M4 = 143486 um.
#Total wire length on LAYER M5 = 62122 um.
#Total wire length on LAYER M6 = 8416 um.
#Total wire length on LAYER M7 = 1952 um.
#Total wire length on LAYER M8 = 1629 um.
#Total number of vias = 284899
#Total number of multi-cut vias = 189797 ( 66.6%)
#Total number of single cut vias = 95102 ( 33.4%)
#Up-Via Summary (total 284899):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             93188 ( 67.8%)     44284 ( 32.2%)     137472
# M2              1839 (  1.6%)    116643 ( 98.4%)     118482
# M3                71 (  0.3%)     24376 ( 99.7%)      24447
# M4                 4 (  0.1%)      4106 ( 99.9%)       4110
# M5                 0 (  0.0%)       323 (100.0%)        323
# M6                 0 (  0.0%)        36 (100.0%)         36
# M7                 0 (  0.0%)        29 (100.0%)         29
#-----------------------------------------------------------
#                95102 ( 33.4%)    189797 ( 66.6%)     284899 
#
#detailRoute Statistics:
#Cpu time = 00:08:55
#Elapsed time = 00:01:40
#Increased memory = -8.69 (MB)
#Total memory = 3391.43 (MB)
#Peak memory = 3807.49 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:10:05
#Elapsed time = 00:02:31
#Increased memory = 54.29 (MB)
#Total memory = 3292.53 (MB)
#Peak memory = 3807.49 (MB)
#Number of warnings = 22
#Total number of warnings = 72
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Mar 22 04:13:55 2023
#
% End globalDetailRoute (date=03/22 04:13:55, total cpu=0:10:06, real=0:02:32, peak res=3807.5M, current mem=3256.5M)
#Default setup view is reset to WC_VIEW.
#Default setup view is reset to WC_VIEW.
#routeDesign: cpu time = 00:13:00, elapsed time = 00:03:14, memory = 3213.93 (MB), peak = 3807.49 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3442          1  The version of the capacitance table fil...
WARNING   IMPESI-3014          2  The RC network is incomplete for net %s....
*** Message Summary: 3 warning(s), 0 error(s)

#% End routeDesign (date=03/22 04:13:55, total cpu=0:13:01, real=0:03:15, peak res=3807.5M, current mem=3213.9M)
<CMD> setExtractRCMode -engine postRoute
<CMD> extractRC
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'dualcore' of instances=76945 and nets=41102 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_28781_ieng6-ece-03.ucsd.edu_agnaneswaran_obSaZT/dualcore_28781_YcxytJ.rcdb.d  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 4091.6M)
Extracted 10.0004% (CPU Time= 0:00:01.8  MEM= 4148.5M)
Extracted 20.0004% (CPU Time= 0:00:02.3  MEM= 4148.5M)
Extracted 30.0003% (CPU Time= 0:00:02.6  MEM= 4148.5M)
Extracted 40.0005% (CPU Time= 0:00:02.8  MEM= 4148.5M)
Extracted 50.0004% (CPU Time= 0:00:03.1  MEM= 4148.5M)
Extracted 60.0003% (CPU Time= 0:00:03.6  MEM= 4148.5M)
Extracted 70.0005% (CPU Time= 0:00:04.2  MEM= 4152.5M)
Extracted 80.0004% (CPU Time= 0:00:04.9  MEM= 4152.5M)
Extracted 90.0003% (CPU Time= 0:00:06.9  MEM= 4152.5M)
Extracted 100% (CPU Time= 0:00:08.2  MEM= 4152.5M)
Number of Extracted Resistors     : 709804
Number of Extracted Ground Cap.   : 701745
Number of Extracted Coupling Cap. : 1140332
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 4136.5M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:11.8  Real Time: 0:00:11.0  MEM: 4136.500M)
<CMD> setAnalysisMode -analysisType onChipVariation -cppr both
<CMD> optDesign -postRoute -setup -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3215.1M, totSessionCpu=2:15:09 **
**WARN: (IMPOPT-576):	105 nets have unplaced terms. 
Type 'man IMPOPT-576' for more detail.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
Switching SI Aware to true by default in postroute mode   
GigaOpt running with 8 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
Type 'man IMPOPT-7077' for more detail.
**WARN: (IMPOPT-665):	clk1 : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	rst1 : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in_core1[31] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in_core1[30] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in_core1[29] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in_core1[28] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in_core1[27] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in_core1[26] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in_core1[25] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in_core1[24] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in_core1[23] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in_core1[22] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in_core1[21] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in_core1[20] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in_core1[19] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in_core1[18] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in_core1[17] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in_core1[16] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in_core1[15] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in_core1[14] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
AAE DB initialization (MEM=4134.79 CPU=0:00:00.3 REAL=0:00:00.0) 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4189.1M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 4221.1M)
Starting SI iteration 2
             0V	    VSS
           0.9V	    VDD

Starting Levelizing
2023-Mar-22 04:14:14 (2023-Mar-22 11:14:14 GMT)
2023-Mar-22 04:14:14 (2023-Mar-22 11:14:14 GMT): 10%
2023-Mar-22 04:14:14 (2023-Mar-22 11:14:14 GMT): 20%
2023-Mar-22 04:14:14 (2023-Mar-22 11:14:14 GMT): 30%
2023-Mar-22 04:14:14 (2023-Mar-22 11:14:14 GMT): 40%
2023-Mar-22 04:14:14 (2023-Mar-22 11:14:14 GMT): 50%
2023-Mar-22 04:14:15 (2023-Mar-22 11:14:15 GMT): 60%
2023-Mar-22 04:14:15 (2023-Mar-22 11:14:15 GMT): 70%
2023-Mar-22 04:14:15 (2023-Mar-22 11:14:15 GMT): 80%
2023-Mar-22 04:14:15 (2023-Mar-22 11:14:15 GMT): 90%

Finished Levelizing
2023-Mar-22 04:14:15 (2023-Mar-22 11:14:15 GMT)

Starting Activity Propagation
2023-Mar-22 04:14:15 (2023-Mar-22 11:14:15 GMT)
2023-Mar-22 04:14:15 (2023-Mar-22 11:14:15 GMT): 10%
2023-Mar-22 04:14:15 (2023-Mar-22 11:14:15 GMT): 20%

Finished Activity Propagation
2023-Mar-22 04:14:16 (2023-Mar-22 11:14:16 GMT)
Initializing cpe interface
**optDesign ... cpu = 0:00:19, real = 0:00:11, mem = 3535.2M, totSessionCpu=2:15:29 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=4426.7M, init mem=4426.7M)
*info: Placed = 76945          (Fixed = 120)
*info: Unplaced = 0           
Placement Density:95.77%(304637/318096)
Placement Density (including fixed std cells):95.77%(304637/318096)
Finished checkPlace (total: cpu=0:00:00.6, real=0:00:01.0; vio checks: cpu=0:00:00.4, real=0:00:01.0; mem=4423.0M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 39132

Instance distribution across the VT partitions:

 LVT : inst = 8487 (21.7%), cells = 335 (41.31%)
   Lib tcbn65gpluswc        : inst = 8487 (21.7%)

 HVT : inst = 30645 (78.3%), cells = 461 (56.84%)
   Lib tcbn65gpluswc        : inst = 30645 (78.3%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'dualcore' of instances=76945 and nets=41102 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_28781_ieng6-ece-03.ucsd.edu_agnaneswaran_obSaZT/dualcore_28781_YcxytJ.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 4415.7M)
Extracted 10.0004% (CPU Time= 0:00:01.5  MEM= 4488.6M)
Extracted 20.0004% (CPU Time= 0:00:01.8  MEM= 4488.6M)
Extracted 30.0003% (CPU Time= 0:00:02.1  MEM= 4488.6M)
Extracted 40.0005% (CPU Time= 0:00:02.3  MEM= 4488.6M)
Extracted 50.0004% (CPU Time= 0:00:02.6  MEM= 4488.6M)
Extracted 60.0003% (CPU Time= 0:00:03.0  MEM= 4488.6M)
Extracted 70.0005% (CPU Time= 0:00:03.5  MEM= 4492.6M)
Extracted 80.0004% (CPU Time= 0:00:04.1  MEM= 4492.6M)
Extracted 90.0003% (CPU Time= 0:00:05.6  MEM= 4492.6M)
Extracted 100% (CPU Time= 0:00:06.6  MEM= 4492.6M)
Number of Extracted Resistors     : 709804
Number of Extracted Ground Cap.   : 701745
Number of Extracted Coupling Cap. : 1140332
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 4460.6M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:09.6  Real Time: 0:00:09.0  MEM: 4460.590M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**INFO: Starting Blocking QThread with 8 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Multi-CPU acceleration using 8 CPU(s).
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.7M
Multithreaded Timing Analysis is initialized with 8 threads

Starting delay calculation for Hold views
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=0)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 41039. 
Total number of fetched objects 41039
End delay calculation. (MEM=288.426 CPU=0:00:06.6 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=205.348 CPU=0:00:07.9 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:10.5 real=0:00:03.0 totSessionCpu=0:00:53.1 mem=173.3M)
Done building cte hold timing graph (HoldAware) cpu=0:00:13.1 real=0:00:04.0 totSessionCpu=0:00:53.1 mem=173.3M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:14.5/0:00:05.1 (2.8), mem = 203.9M

_______________________________________________________________________
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=4534.83)
Total number of fetched objects 41039
AAE_INFO-618: Total number of nets in the design is 41102,  99.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=4934.76 CPU=0:00:11.3 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=4851.68 CPU=0:00:12.8 REAL=0:00:03.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4819.7M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 4851.7M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=4534.8)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 41039. 
Total number of fetched objects 41039
AAE_INFO-618: Total number of nets in the design is 41102,  12.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=4808.04 CPU=0:00:03.2 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=4808.04 CPU=0:00:03.4 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:24.2 real=0:00:07.0 totSessionCpu=2:16:20 mem=4808.0M)
** Profile ** Start :  cpu=0:00:00.0, mem=4808.0M
** Profile ** Other data :  cpu=0:00:00.2, mem=4808.0M
** Profile ** Overall slacks :  cpu=0:00:00.8, mem=4816.0M
** Profile ** DRVs :  cpu=0:00:00.9, mem=4838.6M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.958  | -0.180  | -0.037  | -1.958  |
|           TNS (ns):| -44.937 | -4.918  | -0.037  | -39.981 |
|    Violating Paths:|   317   |   287   |    1    |   29    |
|          All Paths:|  17969  |  9517   |    1    |  11787  |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 53.638%
       (95.769% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:01:12, real = 0:00:37, mem = 3798.3M, totSessionCpu=2:16:22 **
Setting latch borrow mode to budget during optimization.
Info: Done creating the CCOpt slew target map.
Glitch fixing enabled
#InfoCS: Num dontuse cells 92, Num usable cells 948
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 948
Running CCOpt-PRO on entire clock network
Net route status summary:
  Clock:       169 (unrouted=0, trialRouted=0, noStatus=0, routed=169, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 40933 (unrouted=150, trialRouted=0, noStatus=0, routed=40783, fixed=0, [crossesIlmBoundary=0, tooFewTerms=140, (crossesIlmBoundary AND tooFewTerms=0)])
Clock tree cells fixed by user: 0 out of 167 (0%)
PRO...
Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
Initializing clock structures...
  Creating own balancer
  Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
  Removing CTS place status from clock tree and sinks.
  Initializing legalizer
  Using cell based legalization.
  Reconstructing clock tree datastructures...
    Validating CTS configuration...
    Checking module port directions...
    Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
    Non-default CCOpt properties:
    adjacent_rows_legal: true (default: false)
    allow_non_fterm_identical_swaps: 0 (default: true)
    cannot_merge_reason is set for at least one key
    cell_density is set for at least one key
    cell_halo_rows: 0 (default: 1)
    cell_halo_sites: 0 (default: 4)
    clock_nets_detailed_routed: 1 (default: false)
    cloning_copy_activity: 1 (default: false)
    force_design_routing_status: 1 (default: auto)
    primary_delay_corner: WC (default: )
    route_type is set for at least one key
    target_insertion_delay is set for at least one key
    target_skew is set for at least one key
    target_skew_wire is set for at least one key
    update_io_latency: 0 (default: true)
    Route type trimming info:
      No route type modifications were made.
    Clock tree balancer configuration for clock_trees clk1 clk2:
    Non-default CCOpt properties:
      cell_density: 1 (default: 0.75)
      route_type (leaf): default_route_type_leaf (default: default)
      route_type (trunk): default_route_type_nonleaf (default: default)
      route_type (top): default_route_type_nonleaf (default: default)
    For power domain auto-default:
      Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
      Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
      Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
      Unblocked area available for placement of any clock cells in power_domain auto-default: 318095.640um^2
    Top Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Mask Constraint: 0; Source: route_type.
    Trunk Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    Leaf Routing info:
      Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    For timing_corner WC:setup, late and power domain auto-default:
      Slew time target (leaf):    0.105ns
      Slew time target (trunk):   0.105ns
      Slew time target (top):     0.105ns (Note: no nets are considered top nets in this clock tree)
      Buffer unit delay: 0.057ns
      Buffer max distance: 562.449um
    Fastest wire driving cells and distances:
      Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=562.449um, saturatedSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
      Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=460.465um, saturatedSlew=0.087ns, speed=6205.728um per ns, cellArea=13.291um^2 per 1000um}
      Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=441.111um, saturatedSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
    
    
    Logic Sizing Table:
    
    ------------------------------------------------------------------
    Cell       Instance count    Source         Eligible library cells
    ------------------------------------------------------------------
    CKAN2D1          1           library set    {CKAN2D1}
    ------------------------------------------------------------------
    
    
    Clock tree balancer configuration for skew_group clk1/CON:
      Sources:                     pin clk1
      Total number of sinks:       5251
      Delay constrained sinks:     5251
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner WC:setup.late:
      Skew target:                 0.057ns
    Clock tree balancer configuration for skew_group clk2/CON:
      Sources:                     pin clk2
      Total number of sinks:       5019
      Delay constrained sinks:     5019
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner WC:setup.late:
      Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
    Primary reporting skew groups are:
    skew_group clk1/CON with 5251 clock sinks
    
    Via Selection for Estimated Routes (rule default):
    
    --------------------------------------------------------------
    Layer    Via Cell      Res.     Cap.     RC       Top of Stack
    Range                  (Ohm)    (fF)     (fs)     Only
    --------------------------------------------------------------
    M1-M2    VIA12_1cut    1.500    0.017    0.025    false
    M2-M3    VIA23_1cut    1.500    0.015    0.023    false
    M3-M4    VIA34_1cut    1.500    0.015    0.023    false
    M4-M5    VIA45_1cut    1.500    0.015    0.023    false
    M5-M6    VIA56_1cut    1.500    0.014    0.021    false
    M6-M7    VIA67_1cut    0.220    0.071    0.016    false
    M7-M8    VIA78_1cut    0.220    0.060    0.013    false
    --------------------------------------------------------------
    
    Have 8 CPUs available for CTS. Selected algorithms will run multithreaded.
    No ideal or dont_touch nets found in the clock tree
    No dont_touch hnets found in the clock tree
    Validating CTS configuration done. (took cpu=0:00:01.4 real=0:00:01.4)
    CCOpt configuration status: all checks passed.
  Reconstructing clock tree datastructures done.
Initializing clock structures done.
PRO...
  PRO active optimizations:
   - DRV fixing with cell sizing
  
  Detected clock skew data from CTS
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.4 real=0:00:00.1)
  Clock DAG stats PRO initial state:
    cell counts      : b=166, i=0, icg=0, nicg=0, l=1, total=167
    cell areas       : b=1292.400um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1294.560um^2
    cell capacitance : b=0.708pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.708pF
    sink capacitance : count=10270, total=8.963pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.570pF, leaf=6.726pF, total=7.296pF
    wire lengths     : top=0.000um, trunk=4255.600um, leaf=44540.200um, total=48795.800um
    hp wire lengths  : top=0.000um, trunk=2948.800um, leaf=10095.800um, total=13044.600um
  Clock DAG net violations PRO initial state: none
  Clock DAG primary half-corner transition distribution PRO initial state:
    Trunk : target=0.105ns count=58 avg=0.043ns sd=0.022ns min=0.015ns max=0.092ns {44 <= 0.063ns, 12 <= 0.084ns, 2 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=111 avg=0.090ns sd=0.010ns min=0.035ns max=0.104ns {4 <= 0.063ns, 3 <= 0.084ns, 84 <= 0.094ns, 16 <= 0.100ns, 4 <= 0.105ns}
  Clock DAG library cell distribution PRO initial state {count}:
     Bufs: BUFFD16: 4 CKBD16: 106 BUFFD12: 2 CKBD12: 8 CKBD8: 5 BUFFD4: 2 BUFFD3: 1 CKBD3: 3 CKBD2: 10 BUFFD1: 5 CKBD1: 3 BUFFD0: 4 CKBD0: 13 
   Logics: CKAN2D1: 1 
  Primary reporting skew groups PRO initial state:
    skew_group default.clk1/CON: unconstrained
  Skew group summary PRO initial state:
    skew_group clk1/CON: insertion delay [min=0.356, max=2.254, avg=0.396, sd=0.171], skew [1.898 vs 0.057*], 93.9% {0.356, 0.413} (wid=0.036 ws=0.019) (gid=2.228 gs=1.894)
    skew_group clk2/CON: insertion delay [min=0.187, max=0.220, avg=0.203, sd=0.009], skew [0.033 vs 0.057], 100% {0.187, 0.220} (wid=0.049 ws=0.028) (gid=0.178 gs=0.014)
  Recomputing CTS skew targets...
  Resolving skew group constraints...
    Solving LP: 2 skew groups; 4 fragments, 4 fraglets and 5 vertices; 49 variables and 132 constraints; tolerance 1
  Resolving skew group constraints done.
  Recomputing CTS skew targets done. (took cpu=0:00:00.7 real=0:00:00.7)
  Fixing DRVs...
  Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
  CCOpt-PRO: considered: 169, tested: 169, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
  
  PRO Statistics: Fix DRVs (cell sizing):
  =======================================
  
  Cell changes by Net Type:
  
  -------------------------------------------------------------------------------------------------
  Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
  -------------------------------------------------------------------------------------------------
  top                0            0           0            0                    0                0
  trunk              0            0           0            0                    0                0
  leaf               0            0           0            0                    0                0
  -------------------------------------------------------------------------------------------------
  Total              0            0           0            0                    0                0
  -------------------------------------------------------------------------------------------------
  
  Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
  Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
  
  Clock DAG stats PRO after DRV fixing:
    cell counts      : b=166, i=0, icg=0, nicg=0, l=1, total=167
    cell areas       : b=1292.400um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1294.560um^2
    cell capacitance : b=0.708pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.708pF
    sink capacitance : count=10270, total=8.963pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.570pF, leaf=6.726pF, total=7.296pF
    wire lengths     : top=0.000um, trunk=4255.600um, leaf=44540.200um, total=48795.800um
    hp wire lengths  : top=0.000um, trunk=2948.800um, leaf=10095.800um, total=13044.600um
  Clock DAG net violations PRO after DRV fixing: none
  Clock DAG primary half-corner transition distribution PRO after DRV fixing:
    Trunk : target=0.105ns count=58 avg=0.043ns sd=0.022ns min=0.015ns max=0.092ns {44 <= 0.063ns, 12 <= 0.084ns, 2 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=111 avg=0.090ns sd=0.010ns min=0.035ns max=0.104ns {4 <= 0.063ns, 3 <= 0.084ns, 84 <= 0.094ns, 16 <= 0.100ns, 4 <= 0.105ns}
  Clock DAG library cell distribution PRO after DRV fixing {count}:
     Bufs: BUFFD16: 4 CKBD16: 106 BUFFD12: 2 CKBD12: 8 CKBD8: 5 BUFFD4: 2 BUFFD3: 1 CKBD3: 3 CKBD2: 10 BUFFD1: 5 CKBD1: 3 BUFFD0: 4 CKBD0: 13 
   Logics: CKAN2D1: 1 
  Primary reporting skew groups PRO after DRV fixing:
    skew_group default.clk1/CON: unconstrained
  Skew group summary PRO after DRV fixing:
    skew_group clk1/CON: insertion delay [min=0.356, max=2.254, avg=0.396, sd=0.171], skew [1.898 vs 0.057*], 93.9% {0.356, 0.413} (wid=0.036 ws=0.019) (gid=2.228 gs=1.894)
    skew_group clk2/CON: insertion delay [min=0.187, max=0.220, avg=0.203, sd=0.009], skew [0.033 vs 0.057], 100% {0.187, 0.220} (wid=0.049 ws=0.028) (gid=0.178 gs=0.014)
  Fixing DRVs done. (took cpu=0:00:00.2 real=0:00:00.3)
  Reconnecting optimized routes...
  Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
  Set dirty flag on 0 insts, 0 nets
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.5 real=0:00:00.1)
  Clock DAG stats PRO final:
    cell counts      : b=166, i=0, icg=0, nicg=0, l=1, total=167
    cell areas       : b=1292.400um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1294.560um^2
    cell capacitance : b=0.708pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.708pF
    sink capacitance : count=10270, total=8.963pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.570pF, leaf=6.726pF, total=7.296pF
    wire lengths     : top=0.000um, trunk=4255.600um, leaf=44540.200um, total=48795.800um
    hp wire lengths  : top=0.000um, trunk=2948.800um, leaf=10095.800um, total=13044.600um
  Clock DAG net violations PRO final: none
  Clock DAG primary half-corner transition distribution PRO final:
    Trunk : target=0.105ns count=58 avg=0.043ns sd=0.022ns min=0.015ns max=0.092ns {44 <= 0.063ns, 12 <= 0.084ns, 2 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=111 avg=0.090ns sd=0.010ns min=0.035ns max=0.104ns {4 <= 0.063ns, 3 <= 0.084ns, 84 <= 0.094ns, 16 <= 0.100ns, 4 <= 0.105ns}
  Clock DAG library cell distribution PRO final {count}:
     Bufs: BUFFD16: 4 CKBD16: 106 BUFFD12: 2 CKBD12: 8 CKBD8: 5 BUFFD4: 2 BUFFD3: 1 CKBD3: 3 CKBD2: 10 BUFFD1: 5 CKBD1: 3 BUFFD0: 4 CKBD0: 13 
   Logics: CKAN2D1: 1 
  Primary reporting skew groups PRO final:
    skew_group default.clk1/CON: unconstrained
  Skew group summary PRO final:
    skew_group clk1/CON: insertion delay [min=0.356, max=2.254, avg=0.396, sd=0.171], skew [1.898 vs 0.057*], 93.9% {0.356, 0.413} (wid=0.036 ws=0.019) (gid=2.228 gs=1.894)
    skew_group clk2/CON: insertion delay [min=0.187, max=0.220, avg=0.203, sd=0.009], skew [0.033 vs 0.057], 100% {0.187, 0.220} (wid=0.049 ws=0.028) (gid=0.178 gs=0.014)
PRO done.
Restoring CTS place status for unmodified clock tree cells and sinks.
Net route status summary:
  Clock:       169 (unrouted=0, trialRouted=0, noStatus=0, routed=169, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 40933 (unrouted=150, trialRouted=0, noStatus=0, routed=40783, fixed=0, [crossesIlmBoundary=0, tooFewTerms=140, (crossesIlmBoundary AND tooFewTerms=0)])
Updating delays...
Updating delays done.
PRO done. (took cpu=0:00:05.1 real=0:00:04.3)
skipped the cell partition in DRV
<optDesign CMD> fixdrv  all VT Cells
Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 92, Num usable cells 948
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 948
**INFO: Start fixing DRV (Mem = 4550.99M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 169 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:16:32.6/0:46:25.4 (2.9), mem = 4551.0M
(I,S,L,T): WC_VIEW: 101.115, 27.4188, 1.95376, 130.487
DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
**INFO: Disabling fanout fix in postRoute stage.
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -1.96|   -44.95|       0|       0|       0|  95.77|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -1.96|   -44.95|       0|       0|       0|  95.77| 0:00:00.0|  4877.7M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 169 constrained nets 
Layer 7 has 13 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:02.0 real=0:00:02.0 mem=4877.7M) ***

(I,S,L,T): WC_VIEW: 101.115, 27.4188, 1.95376, 130.487
*** DrvOpt [finish] : cpu/real = 0:00:09.4/0:00:08.2 (1.2), totSession cpu/real = 2:16:42.0/0:46:33.5 (2.9), mem = 4668.2M
drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:01:33, real = 0:00:51, mem = 3962.7M, totSessionCpu=2:16:42 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:10, Mem = 4616.22M).
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=4616.2M
** Profile ** Other data :  cpu=0:00:00.3, mem=4616.2M
** Profile ** Overall slacks :  cpu=0:00:01.0, mem=4695.7M
** Profile ** DRVs :  cpu=0:00:00.9, mem=4694.2M

------------------------------------------------------------
     SI Timing Summary (cpu=0.16min real=0.13min mem=4616.2M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.958  | -0.180  | -0.037  | -1.958  |
|           TNS (ns):| -44.952 | -4.943  | -0.037  | -39.972 |
|    Violating Paths:|   317   |   287   |    1    |   29    |
|          All Paths:|  17969  |  9517   |    1    |  11787  |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 53.638%
       (95.769% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=4694.2M
**optDesign ... cpu = 0:01:35, real = 0:00:53, mem = 3949.0M, totSessionCpu=2:16:44 **
*** Timing NOT met, worst failing slack is -1.958
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 92, Num usable cells 948
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 948
Begin: GigaOpt Optimization in WNS mode
Info: 169 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:16:45.7/0:46:36.0 (2.9), mem = 4605.6M
(I,S,L,T): WC_VIEW: 101.115, 27.4188, 1.95376, 130.487
*info: 169 clock nets excluded
*info: 2 special nets excluded.
*info: 140 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.958 TNS Slack -44.952 Density 95.77
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.958|-39.971|
|reg2cgate |-0.037| -0.037|
|reg2reg   |-0.180| -4.943|
|HEPG      |-0.180| -4.981|
|All Paths |-1.958|-44.952|
+----------+------+-------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.180|   -1.958|  -4.981|  -44.952|    95.77%|   0:00:00.0| 4816.6M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_11_/D                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 0 and inserted 9 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.059|   -2.187|  -3.876|  -48.874|    95.77%|   0:00:06.0| 5272.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -0.053|   -2.187|  -3.554|  -48.552|    95.77%|   0:00:00.0| 5272.5M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add3_reg_l1_reg_7_/D                           |
|  -0.053|   -2.187|  -3.543|  -48.542|    95.77%|   0:00:01.0| 5291.6M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add3_reg_l1_reg_7_/D                           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 0 and inserted 1 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.046|   -2.187|  -3.326|  -48.325|    95.77%|   0:00:03.0| 5320.1M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -0.046|   -2.187|  -3.326|  -48.325|    95.77%|   0:00:01.0| 5320.1M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:14.8 real=0:00:11.0 mem=5320.1M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.187|   -2.187| -44.998|  -48.325|    95.77%|   0:00:00.0| 5320.1M|   WC_VIEW|  default| psum_norm_2[2]                                     |
|  -2.046|   -2.046| -44.081|  -47.408|    95.79%|   0:00:02.0| 5328.1M|   WC_VIEW|  default| psum_norm_1[5]                                     |
|  -2.037|   -2.037| -44.056|  -47.383|    95.79%|   0:00:00.0| 5328.1M|   WC_VIEW|  default| psum_norm_2[6]                                     |
|  -2.026|   -2.026| -43.973|  -47.300|    95.79%|   0:00:00.0| 5328.1M|   WC_VIEW|  default| psum_norm_2[2]                                     |
|  -2.026|   -2.026| -43.914|  -47.240|    95.79%|   0:00:00.0| 5328.1M|   WC_VIEW|  default| psum_norm_2[2]                                     |
|  -2.026|   -2.026| -43.886|  -47.212|    95.79%|   0:00:00.0| 5328.1M|   WC_VIEW|  default| psum_norm_2[2]                                     |
|  -2.023|   -2.023| -43.882|  -47.209|    95.79%|   0:00:00.0| 5328.1M|   WC_VIEW|  default| psum_norm_2[2]                                     |
|  -2.023|   -2.023| -43.883|  -47.209|    95.79%|   0:00:01.0| 5328.1M|   WC_VIEW|  default| psum_norm_2[2]                                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:05.1 real=0:00:03.0 mem=5328.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:20.1 real=0:00:14.0 mem=5328.1M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-2.023|-43.883|
|reg2cgate |-0.037| -0.037|
|reg2reg   |-0.046| -3.289|
|HEPG      |-0.046| -3.326|
|All Paths |-2.023|-47.209|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -2.023 TNS Slack -47.209 Density 95.79
Update Timing Windows (Threshold 0.015) ...
Re Calculate Delays on 9 Nets
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-2.023|-43.988|
|reg2cgate |-0.037| -0.037|
|reg2reg   |-0.046| -3.411|
|HEPG      |-0.046| -3.448|
|All Paths |-2.023|-47.436|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 179 constrained nets 
Layer 7 has 19 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:21.0 real=0:00:15.0 mem=5328.1M) ***
(I,S,L,T): WC_VIEW: 101.137, 27.4353, 1.95501, 130.527
*** SetupOpt [finish] : cpu/real = 0:00:34.0/0:00:27.7 (1.2), totSession cpu/real = 2:17:19.7/0:47:03.7 (2.9), mem = 5118.7M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (2:17:20 mem=5118.7M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:03.1 REAL: 0:00:02.0 MEM: 5118.7MB
Summary Report:
Instances move: 0 (out of 39042 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:03.4 REAL: 0:00:02.0 MEM: 5118.7MB
*** Finished refinePlace (2:17:23 mem=5118.7M) ***
End: GigaOpt Optimization in WNS mode
Skipping post route harden opt
#InfoCS: Num dontuse cells 92, Num usable cells 948
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 948
Begin: GigaOpt Optimization in TNS mode
Info: 179 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:17:24.1/0:47:06.8 (2.9), mem = 4699.7M
(I,S,L,T): WC_VIEW: 101.137, 27.4353, 1.95501, 130.527
*info: 179 clock nets excluded
*info: 2 special nets excluded.
*info: 140 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -2.023 TNS Slack -47.436 Density 95.80
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-2.023|-43.988|
|reg2cgate |-0.037| -0.037|
|reg2reg   |-0.046| -3.411|
|HEPG      |-0.046| -3.448|
|All Paths |-2.023|-47.436|
+----------+------+-------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.046|   -2.023|  -3.448|  -47.436|    95.80%|   0:00:00.0| 4911.2M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -0.046|   -2.023|  -2.797|  -46.787|    95.80%|   0:00:00.0| 5295.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add3_reg_l1_reg_7_/D                           |
|  -0.047|   -2.023|  -2.682|  -46.672|    95.80%|   0:00:00.0| 5303.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add1_reg_l1_reg_7_/D                           |
|  -0.047|   -2.023|  -2.677|  -46.667|    95.80%|   0:00:00.0| 5303.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add1_reg_l1_reg_7_/D                           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 2 and inserted 0 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.046|   -1.996|  -2.575|  -45.962|    95.80%|   0:00:04.0| 5325.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add1_reg_l1_reg_7_/D                           |
|  -0.046|   -1.996|  -2.573|  -45.960|    95.80%|   0:00:00.0| 5325.1M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add1_reg_l2_reg_8_/D                           |
|  -0.046|   -1.996|  -2.574|  -45.961|    95.80%|   0:00:00.0| 5325.1M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add3_reg_l1_reg_8_/D                           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:09.0 real=0:00:06.0 mem=5325.1M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.996|   -1.996| -43.387|  -45.961|    95.80%|   0:00:00.0| 5325.1M|   WC_VIEW|  default| psum_norm_2[2]                                     |
|  -1.996|   -1.996| -43.222|  -45.795|    95.81%|   0:00:01.0| 5325.1M|   WC_VIEW|  default| psum_norm_1[2]                                     |
|  -1.996|   -1.996| -43.188|  -45.761|    95.81%|   0:00:00.0| 5325.1M|   WC_VIEW|  default| psum_norm_2[3]                                     |
|  -1.996|   -1.996| -43.168|  -45.741|    95.81%|   0:00:00.0| 5325.1M|   WC_VIEW|  default| psum_norm_2[1]                                     |
|  -1.996|   -1.996| -43.017|  -45.591|    95.81%|   0:00:00.0| 5363.3M|   WC_VIEW|  default| core2_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/cnt_q_reg_3_/D                                 |
|  -1.996|   -1.996| -42.995|  -45.569|    95.81%|   0:00:01.0| 5363.3M|        NA|       NA| NA                                                 |
|  -1.996|   -1.996| -42.995|  -45.569|    95.81%|   0:00:00.0| 5363.3M|   WC_VIEW|  default| psum_norm_2[2]                                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:02.1 real=0:00:02.0 mem=5363.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:11.2 real=0:00:08.0 mem=5363.3M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.996|-42.995|
|reg2cgate |-0.037| -0.037|
|reg2reg   |-0.046| -2.536|
|HEPG      |-0.046| -2.574|
|All Paths |-1.996|-45.569|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -1.996 TNS Slack -45.569 Density 95.81
Update Timing Windows (Threshold 0.015) ...
Re Calculate Delays on 42 Nets
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-2.010|-43.048|
|reg2cgate |-0.037| -0.037|
|reg2reg   |-0.046| -2.537|
|HEPG      |-0.046| -2.575|
|All Paths |-2.010|-45.623|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 179 constrained nets 
Layer 7 has 21 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:12.2 real=0:00:09.0 mem=5363.3M) ***
(I,S,L,T): WC_VIEW: 101.164, 27.4461, 1.95656, 130.567
*** SetupOpt [finish] : cpu/real = 0:00:24.3/0:00:20.9 (1.2), totSession cpu/real = 2:17:48.4/0:47:27.7 (2.9), mem = 5153.8M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (2:17:49 mem=5153.8M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:03.0 REAL: 0:00:02.0 MEM: 5153.8MB
Summary Report:
Instances move: 0 (out of 39050 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:03.2 REAL: 0:00:02.0 MEM: 5153.8MB
*** Finished refinePlace (2:17:52 mem=5153.8M) ***
End: GigaOpt Optimization in TNS mode
**optDesign ... cpu = 0:02:43, real = 0:01:49, mem = 4031.2M, totSessionCpu=2:17:53 **
** Profile ** Start :  cpu=0:00:00.0, mem=4732.8M
** Profile ** Other data :  cpu=0:00:00.3, mem=4732.8M
** Profile ** Overall slacks :  cpu=0:00:00.9, mem=4812.2M
** Profile ** DRVs :  cpu=0:00:00.9, mem=4810.8M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -2.010  | -0.046  | -0.037  | -2.010  |
|           TNS (ns):| -45.624 | -2.538  | -0.037  | -43.048 |
|    Violating Paths:|   234   |   211   |    1    |   22    |
|          All Paths:|  17969  |  9517   |    1    |  11787  |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 53.684%
       (95.815% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=4810.8M
Info: 179 clock nets excluded from IPO operation.

Begin: Power Optimization
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4076.06MB/6093.26MB/4325.19MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4076.06MB/6093.26MB/4325.19MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4076.06MB/6093.26MB/4325.19MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-22 04:15:58 (2023-Mar-22 11:15:58 GMT)
2023-Mar-22 04:15:58 (2023-Mar-22 11:15:58 GMT): 10%
2023-Mar-22 04:15:58 (2023-Mar-22 11:15:58 GMT): 20%
2023-Mar-22 04:15:58 (2023-Mar-22 11:15:58 GMT): 30%
2023-Mar-22 04:15:58 (2023-Mar-22 11:15:58 GMT): 40%
2023-Mar-22 04:15:58 (2023-Mar-22 11:15:58 GMT): 50%
2023-Mar-22 04:15:58 (2023-Mar-22 11:15:58 GMT): 60%
2023-Mar-22 04:15:58 (2023-Mar-22 11:15:58 GMT): 70%
2023-Mar-22 04:15:59 (2023-Mar-22 11:15:59 GMT): 80%
2023-Mar-22 04:15:59 (2023-Mar-22 11:15:59 GMT): 90%

Finished Levelizing
2023-Mar-22 04:15:59 (2023-Mar-22 11:15:59 GMT)

Starting Activity Propagation
2023-Mar-22 04:15:59 (2023-Mar-22 11:15:59 GMT)
2023-Mar-22 04:15:59 (2023-Mar-22 11:15:59 GMT): 10%
2023-Mar-22 04:15:59 (2023-Mar-22 11:15:59 GMT): 20%

Finished Activity Propagation
2023-Mar-22 04:16:00 (2023-Mar-22 11:16:00 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=4077.19MB/6093.26MB/4325.19MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-22 04:16:00 (2023-Mar-22 11:16:00 GMT)
2023-Mar-22 04:16:02 (2023-Mar-22 11:16:02 GMT): 10%
2023-Mar-22 04:16:02 (2023-Mar-22 11:16:02 GMT): 20%
2023-Mar-22 04:16:02 (2023-Mar-22 11:16:02 GMT): 30%
2023-Mar-22 04:16:02 (2023-Mar-22 11:16:02 GMT): 40%
2023-Mar-22 04:16:02 (2023-Mar-22 11:16:02 GMT): 50%
2023-Mar-22 04:16:02 (2023-Mar-22 11:16:02 GMT): 60%
2023-Mar-22 04:16:02 (2023-Mar-22 11:16:02 GMT): 70%
2023-Mar-22 04:16:02 (2023-Mar-22 11:16:02 GMT): 80%
2023-Mar-22 04:16:02 (2023-Mar-22 11:16:02 GMT): 90%

Finished Calculating power
2023-Mar-22 04:16:02 (2023-Mar-22 11:16:02 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:01, mem(process/total/peak)=4081.40MB/6142.02MB/4325.19MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4081.40MB/6142.02MB/4325.19MB)

Ended Power Analysis: (cpu=0:00:06, real=0:00:04, mem(process/total/peak)=4081.40MB/6142.02MB/4325.19MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=4081.40MB/6142.02MB/4325.19MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-22 04:16:02 (2023-Mar-22 11:16:02 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: dualcore
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      104.03754469 	   70.8271%
Total Switching Power:      40.82936300 	   27.7960%
Total Leakage Power:         2.02246517 	    1.3769%
Total Power:               146.88937314
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         80.05       3.132      0.5797       83.76       57.03
Macro                                  0           0           0           0           0
IO                                     0           0     7.6e-07     7.6e-07   5.174e-07
Physical-Only                          0           0      0.7448      0.7448       0.507
Combinational                      19.98       24.31      0.6698       44.96       30.61
Clock (Combinational)              4.009       13.39     0.02821       17.42       11.86
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                                104       40.83       2.022       146.9         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9        104       40.83       2.022       146.9         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk1                               2.121       6.833     0.01577        8.97       6.106
clk2                               1.888       6.554     0.01244       8.454       5.756
-----------------------------------------------------------------------------------------
Total                              4.009       13.39     0.02821       17.42       11.86
-----------------------------------------------------------------------------------------
Clock: clk1
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Clock: clk2
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:       CTS_ccl_a_buf_00032 (CKBD16):           0.1646
*              Highest Leakage Power: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/intadd_219_U2 (FA1D4):        0.0002609
*                Total Cap:      2.28086e-10 F
*                Total instances in design: 76983
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap: 37813
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=4105.35MB/6142.02MB/4325.19MB)

Begin: Core Power Optimization
*** PowerOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:18:03.5/0:47:39.4 (2.9), mem = 5052.2M
(I,S,L,T): WC_VIEW: 101.161, 27.4423, 1.95656, 130.56
Usable buffer cells for single buffer setup transform:
CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
Number of usable buffer cells above: 18
Reclaim Optimization WNS Slack -2.010  TNS Slack -45.623 Density 95.82
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    95.82%|        -|  -2.010| -45.623|   0:00:00.0| 5068.2M|
|    95.42%|     6454|  -2.010| -45.482|   0:00:34.0| 5402.3M|
|    95.26%|     3476|  -2.010| -45.482|   0:00:13.0| 5402.3M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -2.010  TNS Slack -45.480 Density 95.26
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 179 constrained nets 
Layer 7 has 21 constrained nets 
**** End NDR-Layer Usage Statistics ****

Number of insts committed for which the initial cell was dont use = 0
Info : Out of 303 seq cells, 0 cells are internal dont use, and 7 cells are db dont use.
End: Core Power Optimization (cpu = 0:02:34) (real = 0:00:51.0) **
(I,S,L,T): WC_VIEW: 99.8361, 26.1613, 1.93014, 127.928
*** PowerOpt [finish] : cpu/real = 0:02:34.3/0:00:51.7 (3.0), totSession cpu/real = 2:20:37.8/0:48:31.1 (2.9), mem = 5402.3M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (2:20:38 mem=5402.3M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:02.9 REAL: 0:00:02.0 MEM: 5402.3MB
Summary Report:
Instances move: 0 (out of 39050 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:03.0 REAL: 0:00:02.0 MEM: 5402.3MB
*** Finished refinePlace (2:20:41 mem=5402.3M) ***
Running postRoute recovery in powerReclaim mode
**optDesign ... cpu = 0:05:32, real = 0:02:51, mem = 4212.3M, totSessionCpu=2:20:41 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in powerReclaim mode (cpu=0:00:01, real=0:00:01, mem=5336.35M, totSessionCpu=2:20:43).
**optDesign ... cpu = 0:05:33, real = 0:02:52, mem = 4212.6M, totSessionCpu=2:20:43 **

Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4213.25MB/6618.85MB/4325.19MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4213.25MB/6618.85MB/4325.19MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4213.25MB/6618.85MB/4325.19MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-22 04:17:00 (2023-Mar-22 11:17:00 GMT)
2023-Mar-22 04:17:00 (2023-Mar-22 11:17:00 GMT): 10%
2023-Mar-22 04:17:00 (2023-Mar-22 11:17:00 GMT): 20%
2023-Mar-22 04:17:00 (2023-Mar-22 11:17:00 GMT): 30%
2023-Mar-22 04:17:00 (2023-Mar-22 11:17:00 GMT): 40%
2023-Mar-22 04:17:00 (2023-Mar-22 11:17:00 GMT): 50%
2023-Mar-22 04:17:00 (2023-Mar-22 11:17:00 GMT): 60%
2023-Mar-22 04:17:00 (2023-Mar-22 11:17:00 GMT): 70%
2023-Mar-22 04:17:00 (2023-Mar-22 11:17:00 GMT): 80%
2023-Mar-22 04:17:00 (2023-Mar-22 11:17:00 GMT): 90%

Finished Levelizing
2023-Mar-22 04:17:00 (2023-Mar-22 11:17:00 GMT)

Starting Activity Propagation
2023-Mar-22 04:17:00 (2023-Mar-22 11:17:00 GMT)
2023-Mar-22 04:17:01 (2023-Mar-22 11:17:01 GMT): 10%
2023-Mar-22 04:17:01 (2023-Mar-22 11:17:01 GMT): 20%

Finished Activity Propagation
2023-Mar-22 04:17:01 (2023-Mar-22 11:17:01 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=4214.77MB/6618.85MB/4325.19MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-22 04:17:02 (2023-Mar-22 11:17:02 GMT)
2023-Mar-22 04:17:03 (2023-Mar-22 11:17:03 GMT): 10%
2023-Mar-22 04:17:03 (2023-Mar-22 11:17:03 GMT): 20%
2023-Mar-22 04:17:03 (2023-Mar-22 11:17:03 GMT): 30%
2023-Mar-22 04:17:03 (2023-Mar-22 11:17:03 GMT): 40%
2023-Mar-22 04:17:03 (2023-Mar-22 11:17:03 GMT): 50%
2023-Mar-22 04:17:03 (2023-Mar-22 11:17:03 GMT): 60%
2023-Mar-22 04:17:03 (2023-Mar-22 11:17:03 GMT): 70%
2023-Mar-22 04:17:03 (2023-Mar-22 11:17:03 GMT): 80%
2023-Mar-22 04:17:03 (2023-Mar-22 11:17:03 GMT): 90%

Finished Calculating power
2023-Mar-22 04:17:03 (2023-Mar-22 11:17:03 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:01, mem(process/total/peak)=4216.55MB/6682.86MB/4325.19MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4216.55MB/6682.86MB/4325.19MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:03, mem(process/total/peak)=4216.55MB/6682.86MB/4325.19MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=4216.55MB/6682.86MB/4325.19MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-22 04:17:03 (2023-Mar-22 11:17:03 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: dualcore
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      102.75395604 	   71.2111%
Total Switching Power:      39.54839065 	   27.4081%
Total Leakage Power:         1.99245417 	    1.3808%
Total Power:               144.29480115
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         80.08       3.126      0.5797       83.78       58.06
Macro                                  0           0           0           0           0
IO                                     0           0     7.6e-07     7.6e-07   5.267e-07
Physical-Only                          0           0      0.7448      0.7448      0.5161
Combinational                      18.67       23.04      0.6398       42.34       29.34
Clock (Combinational)              4.009       13.39     0.02821       17.42       12.08
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              102.8       39.55       1.992       144.3         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      102.8       39.55       1.992       144.3         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk1                               2.121       6.833     0.01577        8.97       6.216
clk2                               1.888       6.554     0.01244       8.454       5.859
-----------------------------------------------------------------------------------------
Total                              4.009       13.39     0.02821       17.42       12.08
-----------------------------------------------------------------------------------------
Clock: clk1
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Clock: clk2
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:       CTS_ccl_a_buf_00032 (CKBD16):           0.1646
*              Highest Leakage Power: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/intadd_219_U2 (FA1D4):        0.0002609
*                Total Cap:      2.24043e-10 F
*                Total instances in design: 76983
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap: 37813
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=4263.31MB/6735.36MB/4325.19MB)

** Power Reclaim End WNS Slack -2.010  TNS Slack -45.480 
End: Power Optimization (cpu=0:02:45, real=0:01:00, mem=4845.39M, totSessionCpu=2:20:49).
**optDesign ... cpu = 0:05:39, real = 0:02:57, mem = 4046.3M, totSessionCpu=2:20:49 **
**ERROR: (IMPOPT-310):	Design density (95.26%) exceeds/equals limit (95.00%).
GigaOpt Hold Optimizer is used
Include MVT Delays for Hold Opt
<optDesign CMD> fixhold  no -lvt Cells
#InfoCS: Num dontuse cells 391, Num usable cells 649
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 391, Num usable cells 649
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=2:20:51 mem=4848.9M ***
**INFO: Starting Blocking QThread with 8 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Multi-CPU acceleration using 8 CPU(s).
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.9M
Multithreaded Timing Analysis is initialized with 8 threads

Latch borrow mode reset to max_borrow
Starting delay calculation for Hold views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=0)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Total number of fetched objects 41077
AAE_INFO-618: Total number of nets in the design is 41140,  99.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=23.1445 CPU=0:00:11.0 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=23.1445 CPU=0:00:12.2 REAL=0:00:03.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 23.1M)

Executing IPO callback for view pruning ..

Active hold views:
 BC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Starting SI iteration 2
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=0)
Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 41077. 
Total number of fetched objects 41077
AAE_INFO-618: Total number of nets in the design is 41140,  4.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:01.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:01.5 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:20.6 real=0:00:07.0 totSessionCpu=0:01:16 mem=0.0M)
Done building cte hold timing graph (fixHold) cpu=0:00:23.4 real=0:00:08.0 totSessionCpu=0:01:16 mem=0.0M ***
** Profile ** Start :  cpu=0:00:00.0, mem=0.0M
** Profile ** Overall slacks :  cpu=0:00:00.5, mem=0.0M
Timing Data dump into file /tmp/innovus_temp_28781_ieng6-ece-03.ucsd.edu_agnaneswaran_obSaZT/coe_eosdata_PLZnGc/BC_VIEW.twf, for view: BC_VIEW 
	 Dumping view 1 BC_VIEW 
Done building hold timer [42279 node(s), 57823 edge(s), 1 view(s)] (fixHold) cpu=0:00:26.5 real=0:00:09.0 totSessionCpu=0:01:19 mem=0.0M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:26.5/0:00:09.5 (2.8), mem = 0.0M

_______________________________________________________________________
Done building cte setup timing graph (fixHold) cpu=0:00:25.2 real=0:00:10.0 totSessionCpu=2:21:16 mem=4848.9M ***
** Profile ** Start :  cpu=0:00:00.0, mem=4848.9M
** Profile ** Overall slacks :  cpu=0:00:00.9, mem=4928.3M
Restoring Auto Hold Views:  BC_VIEW
Restoring Active Hold Views:  BC_VIEW 
Restoring Hold Target Slack: 0
Loading timing data from /tmp/innovus_temp_28781_ieng6-ece-03.ucsd.edu_agnaneswaran_obSaZT/coe_eosdata_PLZnGc/BC_VIEW.twf 
	 Loading view 1 BC_VIEW 

*Info: minBufDelay = 55.1 ps, libStdDelay = 25.8 ps, minBufSize = 5760000 (4.0)
*Info: worst delay setup view: WC_VIEW
** Profile ** Start :  cpu=0:00:00.0, mem=4928.3M
** Profile ** Other data :  cpu=0:00:00.2, mem=4928.3M
** Profile ** DRVs :  cpu=0:00:00.8, mem=4926.8M

------------------------------------------------------------
     Hold Opt Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -2.010  | -0.046  | -0.037  | -2.010  |
|           TNS (ns):| -45.480 | -2.397  | -0.037  | -43.046 |
|    Violating Paths:|   229   |   206   |    1    |   22    |
|          All Paths:|  17969  |  9517   |    1    |  11787  |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.573  | -0.573  |  0.222  |  0.000  |
|           TNS (ns):| -28.535 | -28.535 |  0.000  |  0.000  |
|    Violating Paths:|   131   |   131   |    0    |    0    |
|          All Paths:|  9518   |  9517   |    1    |    0    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 53.127%
       (95.258% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:06:09, real = 0:03:11, mem = 4051.5M, totSessionCpu=2:21:19 **
*** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:21:18.9/0:48:53.1 (2.9), mem = 4844.8M
(I,S,L,T): WC_VIEW: 99.8361, 26.1613, 1.93014, 127.928
*info: Run optDesign holdfix with 8 threads.
Info: 179 clock nets excluded from IPO operation.
Info: Do not create the CCOpt slew target map as it already exists.

*** Starting Core Fixing (fixHold) cpu=0:00:30.6 real=0:00:14.0 totSessionCpu=2:21:22 mem=5063.8M density=95.258% ***
** Profile ** Start :  cpu=0:00:00.0, mem=5063.8M
** Profile ** Other data :  cpu=0:00:00.0, mem=5063.8M
** Profile ** Overall slacks :  cpu=0:00:01.0, mem=5143.2M

Phase I ......
Executing transform: ECO Safe Resize
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
===========================================================================================
  Phase 1 : Step 1 Iter 0 Summary (ECO Safe Resize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.5726
      TNS :     -28.5357
      #VP :          131
  Density :      95.258%
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.0 real=0:00:00.0
 accumulated cpu=0:00:32.9 real=0:00:16.0 totSessionCpu=2:21:24 mem=5143.2M
===========================================================================================

Executing transform: AddBuffer + LegalResize
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
===========================================================================================
  Phase 1 : Step 2 Iter 0 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.5726
      TNS :     -28.5357
      #VP :          131
  Density :      95.258%
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.0 real=0:00:00.0
 accumulated cpu=0:00:33.1 real=0:00:16.0 totSessionCpu=2:21:24 mem=5143.2M
===========================================================================================

** Profile ** Start :  cpu=0:00:00.0, mem=5143.2M
** Profile ** Other data :  cpu=0:00:00.0, mem=5143.2M
** Profile ** Overall slacks :  cpu=0:00:01.0, mem=5143.2M


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 13159 net(s) have violated hold timing slacks.

Buffering failure reasons
------------------------------------------------

Resizing failure reasons
------------------------------------------------

*info: net names were printed out to logv file


*** Finished Core Fixing (fixHold) cpu=0:00:34.9 real=0:00:17.0 totSessionCpu=2:21:26 mem=5143.2M density=95.258% ***


*** Finish Post Route Hold Fixing (cpu=0:00:34.9 real=0:00:17.0 totSessionCpu=2:21:26 mem=5143.2M density=95.258%) ***
(I,S,L,T): WC_VIEW: 99.8361, 26.1613, 1.93014, 127.928
*** HoldOpt [finish] : cpu/real = 0:00:07.4/0:00:05.8 (1.3), totSession cpu/real = 2:21:26.2/0:48:58.8 (2.9), mem = 4932.3M
**INFO: total 0 insts, 0 nets marked don't touch
**INFO: total 0 insts, 0 nets marked don't touch DB property
**INFO: total 0 insts, 0 nets unmarked don't touch

Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:06:17, real = 0:03:17, mem = 4063.6M, totSessionCpu=2:21:27 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:02, real=0:00:01, mem=4883.78M, totSessionCpu=2:21:29).
**optDesign ... cpu = 0:06:20, real = 0:03:18, mem = 4069.1M, totSessionCpu=2:21:29 **

Skipping post route harden opt
Default Rule : ""
Non Default Rules :
Worst Slack : -0.046 ns

Start Layer Assignment ...
WNS(-0.046ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)

Select 0 cadidates out of 41140.
No critical nets selected. Skipped !
GigaOpt: setting up router preferences
        design wns: -0.0462
        slack threshold: 1.4038
GigaOpt: 24 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 951 (2.3%)
Default Rule : ""
Non Default Rules :
Worst Slack : -2.010 ns

Start Layer Assignment ...
WNS(-2.010ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)

Select 20 cadidates out of 41140.
Total Assign Layers on 0 Nets (cpu 0:00:00.6).
GigaOpt: setting up router preferences
        design wns: -2.0099
        slack threshold: -0.5599
GigaOpt: 18 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 1228 (3.0%)
** Profile ** Start :  cpu=0:00:00.0, mem=4952.6M
** Profile ** Other data :  cpu=0:00:00.3, mem=4952.6M
** Profile ** Overall slacks :  cpu=0:00:00.9, mem=4952.6M
** Profile ** DRVs :  cpu=0:00:00.9, mem=4952.6M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -2.010  | -0.046  | -0.037  | -2.010  |
|           TNS (ns):| -45.480 | -2.397  | -0.037  | -43.046 |
|    Violating Paths:|   229   |   206   |    1    |   22    |
|          All Paths:|  17969  |  9517   |    1    |  11787  |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 53.127%
       (95.258% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.1, mem=4952.6M
**optDesign ... cpu = 0:06:25, real = 0:03:22, mem = 4001.5M, totSessionCpu=2:21:34 **
-routeWithEco false                       # bool, default=false
-routeWithEco true                        # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithTimingDriven false              # bool, default=false
-routeWithSiDriven true                   # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting
Existing Dirty Nets : 71
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 71

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#Start globalDetailRoute on Wed Mar 22 04:17:30 2023
#
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk1 of net clk1 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst1 of net rst1 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in_core1[31] of net mem_in_core1[31] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in_core1[30] of net mem_in_core1[30] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in_core1[29] of net mem_in_core1[29] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in_core1[28] of net mem_in_core1[28] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in_core1[27] of net mem_in_core1[27] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in_core1[26] of net mem_in_core1[26] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in_core1[25] of net mem_in_core1[25] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in_core1[24] of net mem_in_core1[24] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in_core1[23] of net mem_in_core1[23] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in_core1[22] of net mem_in_core1[22] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in_core1[21] of net mem_in_core1[21] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in_core1[20] of net mem_in_core1[20] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in_core1[19] of net mem_in_core1[19] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in_core1[18] of net mem_in_core1[18] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in_core1[17] of net mem_in_core1[17] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in_core1[16] of net mem_in_core1[16] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in_core1[15] of net mem_in_core1[15] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in_core1[14] of net mem_in_core1[14] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#num needed restored net=0
#need_extraction net=0 (total=41140)
#Processed 1915 dirty instances, 275 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
#(1907 insts marked dirty, reset pre-exisiting dirty flag on 5094 insts, 4505 nets marked need extraction)
#NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
#Skip comparing routing design signature in db-snapshot flow
#Using multithreading with 8 threads.
#Start routing data preparation on Wed Mar 22 04:17:32 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 41135 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 4 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:04, elapsed time = 00:00:03, memory = 3882.74 (MB), peak = 4372.62 (MB)
#Merging special wires: starts on Wed Mar 22 04:17:35 2023 with memory = 3883.75 (MB), peak = 4372.62 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.3 GB --0.64 [8]--
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 379.00000 199.80000 ) on M1 for NET core2_inst/CTS_14. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 246.32000 147.70000 ) on M1 for NET rst2. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 302.12000 52.30000 ) on M1 for NET rst2. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 300.12000 21.70000 ) on M1 for NET rst2. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 30.89500 93.70000 ) on M1 for NET normalizer_inst/FE_OFN183_n12739. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 26.09500 93.70000 ) on M1 for NET normalizer_inst/FE_OFN183_n12739. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 94.22000 135.11500 ) on M1 for NET core2_inst/psum_mem_instance/FE_OFN120_N176. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 302.73000 52.28000 ) on M1 for NET core2_inst/mac_array_instance/col_idx_7__mac_col_inst/FE_DBTN105_rst2. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 246.93000 147.71500 ) on M1 for NET core2_inst/mac_array_instance/col_idx_5__mac_col_inst/FE_DBTN107_rst2. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 300.73000 21.71500 ) on M1 for NET core2_inst/mac_array_instance/col_idx_8__mac_col_inst/FE_DBTN104_rst2. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 79.35000 217.90000 ) on M1 for NET core1_inst/psum_mem_instance/FE_OFN262_n915. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 80.15000 225.10000 ) on M1 for NET core1_inst/psum_mem_instance/FE_OFN70_n912. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 86.22000 145.91500 ) on M1 for NET core2_inst/psum_mem_instance/FE_OFN125_N179. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 86.02000 144.08500 ) on M1 for NET core2_inst/psum_mem_instance/FE_OFN241_n701. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 90.42000 144.08500 ) on M1 for NET core2_inst/psum_mem_instance/FE_OFN161_n909. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 96.22000 140.48500 ) on M1 for NET core2_inst/psum_mem_instance/FE_OFN148_n276. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 87.75000 140.50000 ) on M1 for NET core2_inst/psum_mem_instance/FE_OFN13280_n907. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 86.10000 234.11500 ) on M1 for NET core1_inst/psum_mem_instance/FE_OFN59_n269. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 102.82000 149.51500 ) on M1 for NET core2_inst/psum_mem_instance/FE_OFN12954_n. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 84.02000 235.91500 ) on M1 for NET core1_inst/psum_mem_instance/FE_OFN30_N174. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Connectivity extraction summary:
#4492 routed nets are extracted.
#    2720 (6.61%) extracted nets are partially routed.
#36487 routed net(s) are imported.
#11 (0.03%) nets are without wires.
#150 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 41140.
#
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Wed Mar 22 04:17:37 2023
#
#Cpu time = 00:00:06
#Elapsed time = 00:00:05
#Increased memory = 13.95 (MB)
#Total memory = 3886.23 (MB)
#Peak memory = 4372.62 (MB)
#
#
#Start global routing on Wed Mar 22 04:17:37 2023
#
#
#Start global routing initialization on Wed Mar 22 04:17:37 2023
#
#Number of eco nets is 2722
#
#Start global routing data preparation on Wed Mar 22 04:17:37 2023
#
#Start routing resource analysis on Wed Mar 22 04:17:37 2023
#
#Routing resource analysis is done on Wed Mar 22 04:17:38 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H        2836          80       37830    93.23%
#  M2             V        2839          84       37830     1.04%
#  M3             H        2916           0       37830     0.09%
#  M4             V        2347         576       37830     1.02%
#  M5             H        2916           0       37830     0.00%
#  M6             V        2923           0       37830     0.00%
#  M7             H         729           0       37830     0.00%
#  M8             V         730           0       37830     0.00%
#  --------------------------------------------------------------
#  Total                  18237       3.16%      302640    11.92%
#
#  221 nets (0.54%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Wed Mar 22 04:17:38 2023
#
#cpu time = 00:00:03, elapsed time = 00:00:01, memory = 3895.49 (MB), peak = 4372.62 (MB)
#
#
#Global routing initialization is done on Wed Mar 22 04:17:38 2023
#
#cpu time = 00:00:03, elapsed time = 00:00:01, memory = 3896.62 (MB), peak = 4372.62 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3906.71 (MB), peak = 4372.62 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3906.82 (MB), peak = 4372.62 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3919.49 (MB), peak = 4372.62 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 150 (skipped).
#Total number of routable nets = 40990.
#Total number of nets in the design = 41140.
#
#2733 routable nets have only global wires.
#38257 routable nets have only detail routed wires.
#53 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#189 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                 39           14                14            2680  
#-------------------------------------------------------------------------------
#        Total                 39           14                14            2680  
#-------------------------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                221           21                21           40748  
#-------------------------------------------------------------------------------
#        Total                221           21                21           40748  
#-------------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon          
#                  #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)   OverCon
#  ----------------------------------------------
#  M1            2(0.05%)      0(0.00%)   (0.05%)
#  M2           35(0.09%)      4(0.01%)   (0.10%)
#  M3            0(0.00%)      0(0.00%)   (0.00%)
#  M4            0(0.00%)      0(0.00%)   (0.00%)
#  M5            0(0.00%)      0(0.00%)   (0.00%)
#  M6            0(0.00%)      0(0.00%)   (0.00%)
#  M7            0(0.00%)      0(0.00%)   (0.00%)
#  M8            0(0.00%)      0(0.00%)   (0.00%)
#  ----------------------------------------------
#     Total     37(0.01%)      4(0.00%)   (0.02%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
#  Overflow after GR: 0.00% H + 0.01% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 221
#Total wire length = 714439 um.
#Total half perimeter of net bounding box = 602110 um.
#Total wire length on LAYER M1 = 2532 um.
#Total wire length on LAYER M2 = 197789 um.
#Total wire length on LAYER M3 = 296428 um.
#Total wire length on LAYER M4 = 143523 um.
#Total wire length on LAYER M5 = 62128 um.
#Total wire length on LAYER M6 = 8421 um.
#Total wire length on LAYER M7 = 1961 um.
#Total wire length on LAYER M8 = 1657 um.
#Total number of vias = 284820
#Total number of multi-cut vias = 188885 ( 66.3%)
#Total number of single cut vias = 95935 ( 33.7%)
#Up-Via Summary (total 284820):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             93320 ( 68.0%)     43836 ( 32.0%)     137156
# M2              2425 (  2.0%)    116190 ( 98.0%)     118615
# M3               117 (  0.5%)     24368 ( 99.5%)      24485
# M4                25 (  0.6%)      4105 ( 99.4%)       4130
# M5                16 (  4.7%)       323 ( 95.3%)        339
# M6                19 ( 35.8%)        34 ( 64.2%)         53
# M7                13 ( 31.0%)        29 ( 69.0%)         42
#-----------------------------------------------------------
#                95935 ( 33.7%)    188885 ( 66.3%)     284820 
#
#Total number of involved priority nets 20
#Maximum src to sink distance for priority net 256.5
#Average of max src_to_sink distance for priority net 30.4
#Average of ave src_to_sink distance for priority net 20.1
#Max overcon = 2 tracks.
#Total overcon = 0.02%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:09
#Elapsed time = 00:00:05
#Increased memory = 36.91 (MB)
#Total memory = 3923.40 (MB)
#Peak memory = 4372.62 (MB)
#
#Finished global routing on Wed Mar 22 04:17:42 2023
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3904.25 (MB), peak = 4372.62 (MB)
#Start Track Assignment.
#Done with 356 horizontal wires in 2 hboxes and 149 vertical wires in 2 hboxes.
#Done with 13 horizontal wires in 2 hboxes and 13 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 221
#Total wire length = 715790 um.
#Total half perimeter of net bounding box = 602110 um.
#Total wire length on LAYER M1 = 2725 um.
#Total wire length on LAYER M2 = 198272 um.
#Total wire length on LAYER M3 = 297056 um.
#Total wire length on LAYER M4 = 143536 um.
#Total wire length on LAYER M5 = 62133 um.
#Total wire length on LAYER M6 = 8425 um.
#Total wire length on LAYER M7 = 1982 um.
#Total wire length on LAYER M8 = 1661 um.
#Total number of vias = 284820
#Total number of multi-cut vias = 188885 ( 66.3%)
#Total number of single cut vias = 95935 ( 33.7%)
#Up-Via Summary (total 284820):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             93320 ( 68.0%)     43836 ( 32.0%)     137156
# M2              2425 (  2.0%)    116190 ( 98.0%)     118615
# M3               117 (  0.5%)     24368 ( 99.5%)      24485
# M4                25 (  0.6%)      4105 ( 99.4%)       4130
# M5                16 (  4.7%)       323 ( 95.3%)        339
# M6                19 ( 35.8%)        34 ( 64.2%)         53
# M7                13 ( 31.0%)        29 ( 69.0%)         42
#-----------------------------------------------------------
#                95935 ( 33.7%)    188885 ( 66.3%)     284820 
#
#cpu time = 00:00:09, elapsed time = 00:00:07, memory = 4014.85 (MB), peak = 4372.62 (MB)
#
#number of short segments in preferred routing layers
#	M3        M4        M7        M8        Total 
#	8         4         4         1         17        
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:25
#Elapsed time = 00:00:19
#Increased memory = 143.52 (MB)
#Total memory = 4015.79 (MB)
#Peak memory = 4372.62 (MB)
#Using multithreading with 8 threads.
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 12.2% of the total area was rechecked for DRC, and 24.8% required routing.
#   number of violations = 138
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Totals
#	M1            6        2        7        1        6        0       22
#	M2           18       13       77        0        0        7      115
#	M3            0        0        0        0        0        0        0
#	M4            0        0        1        0        0        0        1
#	Totals       24       15       85        1        6        7      138
#1907 out of 76983 instances (2.5%) need to be verified(marked ipoed), dirty area = 1.5%.
#0.0% of the total area is being checked for drcs
#0.0% of the total area was checked
#   number of violations = 138
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Totals
#	M1            6        2        7        1        6        0       22
#	M2           18       13       77        0        0        7      115
#	M3            0        0        0        0        0        0        0
#	M4            0        0        1        0        0        0        1
#	Totals       24       15       85        1        6        7      138
#cpu time = 00:01:07, elapsed time = 00:00:12, memory = 4240.35 (MB), peak = 4372.62 (MB)
#start 1st optimization iteration ...
#   number of violations = 9
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   Totals
#	M1            4        0        1        5
#	M2            2        1        1        4
#	Totals        6        1        2        9
#cpu time = 00:00:09, elapsed time = 00:00:02, memory = 4311.79 (MB), peak = 4372.62 (MB)
#start 2nd optimization iteration ...
#   number of violations = 9
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   Totals
#	M1            4        0        1        5
#	M2            2        1        1        4
#	Totals        6        1        2        9
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 4311.70 (MB), peak = 4372.62 (MB)
#start 3rd optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 4313.19 (MB), peak = 4372.62 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 221
#Total wire length = 714755 um.
#Total half perimeter of net bounding box = 602110 um.
#Total wire length on LAYER M1 = 2642 um.
#Total wire length on LAYER M2 = 197145 um.
#Total wire length on LAYER M3 = 296764 um.
#Total wire length on LAYER M4 = 143987 um.
#Total wire length on LAYER M5 = 62168 um.
#Total wire length on LAYER M6 = 8442 um.
#Total wire length on LAYER M7 = 1963 um.
#Total wire length on LAYER M8 = 1644 um.
#Total number of vias = 287190
#Total number of multi-cut vias = 183494 ( 63.9%)
#Total number of single cut vias = 103696 ( 36.1%)
#Up-Via Summary (total 287190):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             95685 ( 69.6%)     41863 ( 30.4%)     137548
# M2              6832 (  5.7%)    113219 ( 94.3%)     120051
# M3               989 (  4.0%)     23994 ( 96.0%)      24983
# M4               148 (  3.5%)      4025 ( 96.5%)       4173
# M5                16 (  4.6%)       330 ( 95.4%)        346
# M6                15 ( 30.6%)        34 ( 69.4%)         49
# M7                11 ( 27.5%)        29 ( 72.5%)         40
#-----------------------------------------------------------
#               103696 ( 36.1%)    183494 ( 63.9%)     287190 
#
#Total number of DRC violations = 0
#Cpu time = 00:01:22
#Elapsed time = 00:00:17
#Increased memory = -101.99 (MB)
#Total memory = 3913.80 (MB)
#Peak memory = 4372.62 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3915.86 (MB), peak = 4372.62 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 221
#Total wire length = 714755 um.
#Total half perimeter of net bounding box = 602110 um.
#Total wire length on LAYER M1 = 2642 um.
#Total wire length on LAYER M2 = 197145 um.
#Total wire length on LAYER M3 = 296764 um.
#Total wire length on LAYER M4 = 143987 um.
#Total wire length on LAYER M5 = 62168 um.
#Total wire length on LAYER M6 = 8442 um.
#Total wire length on LAYER M7 = 1963 um.
#Total wire length on LAYER M8 = 1644 um.
#Total number of vias = 287190
#Total number of multi-cut vias = 183494 ( 63.9%)
#Total number of single cut vias = 103696 ( 36.1%)
#Up-Via Summary (total 287190):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             95685 ( 69.6%)     41863 ( 30.4%)     137548
# M2              6832 (  5.7%)    113219 ( 94.3%)     120051
# M3               989 (  4.0%)     23994 ( 96.0%)      24983
# M4               148 (  3.5%)      4025 ( 96.5%)       4173
# M5                16 (  4.6%)       330 ( 95.4%)        346
# M6                15 ( 30.6%)        34 ( 69.4%)         49
# M7                11 ( 27.5%)        29 ( 72.5%)         40
#-----------------------------------------------------------
#               103696 ( 36.1%)    183494 ( 63.9%)     287190 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 221
#Total wire length = 714755 um.
#Total half perimeter of net bounding box = 602110 um.
#Total wire length on LAYER M1 = 2642 um.
#Total wire length on LAYER M2 = 197145 um.
#Total wire length on LAYER M3 = 296764 um.
#Total wire length on LAYER M4 = 143987 um.
#Total wire length on LAYER M5 = 62168 um.
#Total wire length on LAYER M6 = 8442 um.
#Total wire length on LAYER M7 = 1963 um.
#Total wire length on LAYER M8 = 1644 um.
#Total number of vias = 287190
#Total number of multi-cut vias = 183494 ( 63.9%)
#Total number of single cut vias = 103696 ( 36.1%)
#Up-Via Summary (total 287190):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             95685 ( 69.6%)     41863 ( 30.4%)     137548
# M2              6832 (  5.7%)    113219 ( 94.3%)     120051
# M3               989 (  4.0%)     23994 ( 96.0%)      24983
# M4               148 (  3.5%)      4025 ( 96.5%)       4173
# M5                16 (  4.6%)       330 ( 95.4%)        346
# M6                15 ( 30.6%)        34 ( 69.4%)         49
# M7                11 ( 27.5%)        29 ( 72.5%)         40
#-----------------------------------------------------------
#               103696 ( 36.1%)    183494 ( 63.9%)     287190 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Wed Mar 22 04:18:12 2023
#
#
#Start Post Route Wire Spread.
#Done with 846 horizontal wires in 3 hboxes and 574 vertical wires in 3 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 221
#Total wire length = 715064 um.
#Total half perimeter of net bounding box = 602110 um.
#Total wire length on LAYER M1 = 2642 um.
#Total wire length on LAYER M2 = 197197 um.
#Total wire length on LAYER M3 = 296929 um.
#Total wire length on LAYER M4 = 144066 um.
#Total wire length on LAYER M5 = 62179 um.
#Total wire length on LAYER M6 = 8443 um.
#Total wire length on LAYER M7 = 1963 um.
#Total wire length on LAYER M8 = 1644 um.
#Total number of vias = 287190
#Total number of multi-cut vias = 183494 ( 63.9%)
#Total number of single cut vias = 103696 ( 36.1%)
#Up-Via Summary (total 287190):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             95685 ( 69.6%)     41863 ( 30.4%)     137548
# M2              6832 (  5.7%)    113219 ( 94.3%)     120051
# M3               989 (  4.0%)     23994 ( 96.0%)      24983
# M4               148 (  3.5%)      4025 ( 96.5%)       4173
# M5                16 (  4.6%)       330 ( 95.4%)        346
# M6                15 ( 30.6%)        34 ( 69.4%)         49
# M7                11 ( 27.5%)        29 ( 72.5%)         40
#-----------------------------------------------------------
#               103696 ( 36.1%)    183494 ( 63.9%)     287190 
#
#   number of violations = 0
#cpu time = 00:00:11, elapsed time = 00:00:07, memory = 4002.70 (MB), peak = 4372.62 (MB)
#CELL_VIEW dualcore,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 221
#Total wire length = 715064 um.
#Total half perimeter of net bounding box = 602110 um.
#Total wire length on LAYER M1 = 2642 um.
#Total wire length on LAYER M2 = 197197 um.
#Total wire length on LAYER M3 = 296929 um.
#Total wire length on LAYER M4 = 144066 um.
#Total wire length on LAYER M5 = 62179 um.
#Total wire length on LAYER M6 = 8443 um.
#Total wire length on LAYER M7 = 1963 um.
#Total wire length on LAYER M8 = 1644 um.
#Total number of vias = 287190
#Total number of multi-cut vias = 183494 ( 63.9%)
#Total number of single cut vias = 103696 ( 36.1%)
#Up-Via Summary (total 287190):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             95685 ( 69.6%)     41863 ( 30.4%)     137548
# M2              6832 (  5.7%)    113219 ( 94.3%)     120051
# M3               989 (  4.0%)     23994 ( 96.0%)      24983
# M4               148 (  3.5%)      4025 ( 96.5%)       4173
# M5                16 (  4.6%)       330 ( 95.4%)        346
# M6                15 ( 30.6%)        34 ( 69.4%)         49
# M7                11 ( 27.5%)        29 ( 72.5%)         40
#-----------------------------------------------------------
#               103696 ( 36.1%)    183494 ( 63.9%)     287190 
#
#detailRoute Statistics:
#Cpu time = 00:01:41
#Elapsed time = 00:00:28
#Increased memory = -110.38 (MB)
#Total memory = 3905.42 (MB)
#Peak memory = 4372.62 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:02:13
#Elapsed time = 00:00:51
#Increased memory = -158.17 (MB)
#Total memory = 3843.29 (MB)
#Peak memory = 4372.62 (MB)
#Number of warnings = 42
#Total number of warnings = 114
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Mar 22 04:18:20 2023
#
**optDesign ... cpu = 0:08:38, real = 0:04:14, mem = 3661.3M, totSessionCpu=2:23:47 **
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithSiDriven true                   # bool, default=false, user setting
New Signature Flow (restoreNanoRouteOptions) ....
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'dualcore' of instances=76983 and nets=41140 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_28781_ieng6-ece-03.ucsd.edu_agnaneswaran_obSaZT/dualcore_28781_YcxytJ.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 4730.2M)
Extracted 10.0004% (CPU Time= 0:00:02.0  MEM= 4787.1M)
Extracted 20.0005% (CPU Time= 0:00:02.5  MEM= 4787.1M)
Extracted 30.0003% (CPU Time= 0:00:02.8  MEM= 4787.1M)
Extracted 40.0004% (CPU Time= 0:00:03.0  MEM= 4787.1M)
Extracted 50.0005% (CPU Time= 0:00:03.4  MEM= 4787.1M)
Extracted 60.0004% (CPU Time= 0:00:03.9  MEM= 4787.1M)
Extracted 70.0005% (CPU Time= 0:00:04.5  MEM= 4791.1M)
Extracted 80.0003% (CPU Time= 0:00:05.1  MEM= 4791.1M)
Extracted 90.0004% (CPU Time= 0:00:07.3  MEM= 4791.1M)
Extracted 100% (CPU Time= 0:00:08.8  MEM= 4791.1M)
Number of Extracted Resistors     : 717842
Number of Extracted Ground Cap.   : 708859
Number of Extracted Coupling Cap. : 1152272
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 4767.9M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:12.8  Real Time: 0:00:12.0  MEM: 4767.863M)
**optDesign ... cpu = 0:08:51, real = 0:04:26, mem = 3663.6M, totSessionCpu=2:24:00 **
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=4667.58)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 8 threads acquired from CTE.
Total number of fetched objects 41077
AAE_INFO-618: Total number of nets in the design is 41140,  99.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=5060.74 CPU=0:00:12.1 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=5060.74 CPU=0:00:14.1 REAL=0:00:04.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 5028.7M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 5060.7M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=4689.86)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 41077. 
Total number of fetched objects 41077
AAE_INFO-618: Total number of nets in the design is 41140,  13.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=4963.11 CPU=0:00:03.8 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=4963.11 CPU=0:00:04.1 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:29.0 real=0:00:10.0 totSessionCpu=2:24:29 mem=4963.1M)
** Profile ** Start :  cpu=0:00:00.0, mem=4963.1M
** Profile ** Other data :  cpu=0:00:00.3, mem=4963.1M
** Profile ** Overall slacks :  cpu=0:00:00.9, mem=4971.1M
** Profile ** DRVs :  cpu=0:00:01.0, mem=4993.6M

------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.998  | -0.048  | -0.037  | -1.998  |
|           TNS (ns):| -45.424 | -2.357  | -0.037  | -43.029 |
|    Violating Paths:|   227   |   204   |    1    |   22    |
|          All Paths:|  17969  |  9517   |    1    |  11787  |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 53.127%
       (95.258% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=4993.6M
**optDesign ... cpu = 0:09:22, real = 0:04:37, mem = 3892.2M, totSessionCpu=2:24:32 **
**optDesign ... cpu = 0:09:22, real = 0:04:37, mem = 3892.2M, totSessionCpu=2:24:32 **
Executing marking Critical Nets1
*** Timing NOT met, worst failing slack is -1.998
*** Check timing (0:00:00.1)
Begin: GigaOpt Optimization in post-eco TNS mode (Recovery)
Info: 179 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:24:31.9/0:50:20.3 (2.9), mem = 4689.6M
(I,S,L,T): WC_VIEW: 99.8361, 26.1638, 1.93014, 127.93
*info: 179 clock nets excluded
*info: 2 special nets excluded.
*info: 140 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.998 TNS Slack -45.423 Density 95.26
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.998|-43.029|
|reg2cgate |-0.037| -0.037|
|reg2reg   |-0.048| -2.357|
|HEPG      |-0.048| -2.394|
|All Paths |-1.998|-45.423|
+----------+------+-------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.048|   -1.998|  -2.394|  -45.423|    95.26%|   0:00:00.0| 5019.4M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add3_reg_l1_reg_8_/D                           |
|  -0.048|   -1.998|  -2.394|  -45.423|    95.26%|   0:00:01.0| 5114.8M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add3_reg_l1_reg_8_/D                           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.5 real=0:00:01.0 mem=5114.8M) ***
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:01.0 real=0:00:01.0 mem=5114.8M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.998|-43.029|
|reg2cgate |-0.037| -0.037|
|reg2reg   |-0.048| -2.357|
|HEPG      |-0.048| -2.394|
|All Paths |-1.998|-45.423|
+----------+------+-------+

OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.998|-43.029|
|reg2cgate |-0.037| -0.037|
|reg2reg   |-0.048| -2.357|
|HEPG      |-0.048| -2.394|
|All Paths |-1.998|-45.423|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 179 constrained nets 
Layer 7 has 21 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:01.7 real=0:00:02.0 mem=5114.8M) ***
(I,S,L,T): WC_VIEW: 99.8361, 26.1638, 1.93014, 127.93
*** SetupOpt [finish] : cpu/real = 0:00:13.8/0:00:13.6 (1.0), totSession cpu/real = 2:24:45.7/0:50:33.9 (2.9), mem = 4906.8M
End: GigaOpt Optimization in post-eco TNS mode
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:09:36, real = 0:04:52, mem = 4059.2M, totSessionCpu=2:24:46 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:01, real=0:00:01, mem=4737.34M, totSessionCpu=2:24:47).
**optDesign ... cpu = 0:09:38, real = 0:04:53, mem = 4054.2M, totSessionCpu=2:24:47 **

Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4063.26MB/5989.61MB/4325.19MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4063.26MB/5989.61MB/4325.19MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4063.26MB/5989.61MB/4325.19MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-22 04:19:02 (2023-Mar-22 11:19:02 GMT)
2023-Mar-22 04:19:02 (2023-Mar-22 11:19:02 GMT): 10%
2023-Mar-22 04:19:02 (2023-Mar-22 11:19:02 GMT): 20%
2023-Mar-22 04:19:02 (2023-Mar-22 11:19:02 GMT): 30%
2023-Mar-22 04:19:02 (2023-Mar-22 11:19:02 GMT): 40%
2023-Mar-22 04:19:02 (2023-Mar-22 11:19:02 GMT): 50%
2023-Mar-22 04:19:02 (2023-Mar-22 11:19:02 GMT): 60%
2023-Mar-22 04:19:02 (2023-Mar-22 11:19:02 GMT): 70%
2023-Mar-22 04:19:02 (2023-Mar-22 11:19:02 GMT): 80%
2023-Mar-22 04:19:02 (2023-Mar-22 11:19:02 GMT): 90%

Finished Levelizing
2023-Mar-22 04:19:02 (2023-Mar-22 11:19:02 GMT)

Starting Activity Propagation
2023-Mar-22 04:19:02 (2023-Mar-22 11:19:02 GMT)
2023-Mar-22 04:19:03 (2023-Mar-22 11:19:03 GMT): 10%
2023-Mar-22 04:19:03 (2023-Mar-22 11:19:03 GMT): 20%

Finished Activity Propagation
2023-Mar-22 04:19:04 (2023-Mar-22 11:19:04 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=4064.23MB/5989.61MB/4325.19MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-22 04:19:04 (2023-Mar-22 11:19:04 GMT)
2023-Mar-22 04:19:05 (2023-Mar-22 11:19:05 GMT): 10%
2023-Mar-22 04:19:05 (2023-Mar-22 11:19:05 GMT): 20%
2023-Mar-22 04:19:05 (2023-Mar-22 11:19:05 GMT): 30%
2023-Mar-22 04:19:05 (2023-Mar-22 11:19:05 GMT): 40%
2023-Mar-22 04:19:05 (2023-Mar-22 11:19:05 GMT): 50%
2023-Mar-22 04:19:05 (2023-Mar-22 11:19:05 GMT): 60%
2023-Mar-22 04:19:05 (2023-Mar-22 11:19:05 GMT): 70%
2023-Mar-22 04:19:05 (2023-Mar-22 11:19:05 GMT): 80%
2023-Mar-22 04:19:05 (2023-Mar-22 11:19:05 GMT): 90%

Finished Calculating power
2023-Mar-22 04:19:05 (2023-Mar-22 11:19:05 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:01, mem(process/total/peak)=4069.64MB/6069.64MB/4325.19MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4069.64MB/6069.64MB/4325.19MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:04, mem(process/total/peak)=4069.64MB/6069.64MB/4325.19MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=4069.64MB/6069.64MB/4325.19MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-22 04:19:05 (2023-Mar-22 11:19:05 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: dualcore

*

*	Power Domain used: 

*              Rail:        VDD      Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/dualcore_postRoute.power

*

-----------------------------------------------------------------------------------------

*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      102.75376913 	   71.2132%
Total Switching Power:      39.54418493 	   27.4060%
Total Leakage Power:         1.99245417 	    1.3809%
Total Power:               144.29040858
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         80.08       3.125      0.5797       83.78       58.07
Macro                                  0           0           0           0           0
IO                                     0           0     7.6e-07     7.6e-07   5.267e-07
Physical-Only                          0           0      0.7448      0.7448      0.5162
Combinational                      18.67       23.04      0.6398       42.34       29.35
Clock (Combinational)              4.009       13.38     0.02821       17.42       12.07
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              102.8       39.54       1.992       144.3         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      102.8       39.54       1.992       144.3         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk1                               2.121       6.832     0.01577       8.969       6.216
clk2                               1.888       6.548     0.01244       8.448       5.855
-----------------------------------------------------------------------------------------
Total                              4.009       13.38     0.02821       17.42       12.07
-----------------------------------------------------------------------------------------
Clock: clk1
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Clock: clk2
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Ended Static Power Report Generation: (cpu=0:00:01, real=0:00:00,
mem(process/total/peak)=4114.45MB/6122.14MB/4325.19MB)


Output file is ./timingReports/dualcore_postRoute.power.
**optDesign ... cpu = 0:09:48, real = 0:04:59, mem = 4054.2M, totSessionCpu=2:24:57 **
cleaningup cpe interface
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:09:48, real = 0:04:59, mem = 4046.2M, totSessionCpu=2:24:58 **
** Profile ** Start :  cpu=0:00:00.0, mem=4787.3M
** Profile ** Other data :  cpu=0:00:00.3, mem=4787.4M
**INFO: Starting Blocking QThread with 8 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Multi-CPU acceleration using 8 CPU(s).
*** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.4M
Multithreaded Timing Analysis is initialized with 8 threads

Starting delay calculation for Hold views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=0)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Total number of fetched objects 41077
AAE_INFO-618: Total number of nets in the design is 41140,  99.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=143.27 CPU=0:00:11.4 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=143.27 CPU=0:00:12.6 REAL=0:00:03.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 111.3M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 143.3M)
Starting SI iteration 2
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=0)
Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 41077. 
Total number of fetched objects 41077
AAE_INFO-618: Total number of nets in the design is 41140,  4.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=52.6328 CPU=0:00:01.4 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=52.6328 CPU=0:00:01.6 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:22.0 real=0:00:07.0 totSessionCpu=0:01:43 mem=52.6M)
** Profile ** Overall slacks :  cpu=0:00:22.5, mem=60.6M
** Profile ** Total reports :  cpu=0:00:00.4, mem=0.0M
*** QThread HoldRpt [finish] : cpu/real = 0:00:25.9/0:00:08.4 (3.1), mem = 0.0M

_______________________________________________________________________
** Profile ** Overall slacks :  cpu=0:00:25.0, mem=4874.8M
** Profile ** Total reports :  cpu=0:00:00.4, mem=4797.8M
** Profile ** DRVs :  cpu=0:00:01.8, mem=4802.3M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.998  | -0.048  | -0.037  | -1.998  |
|           TNS (ns):| -45.424 | -2.357  | -0.037  | -43.029 |
|    Violating Paths:|   227   |   204   |    1    |   22    |
|          All Paths:|  17969  |  9517   |    1    |  11787  |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.578  | -0.578  |  0.222  |  0.000  |
|           TNS (ns):| -28.961 | -28.961 |  0.000  |  0.000  |
|    Violating Paths:|   131   |   131   |    0    |    0    |
|          All Paths:|  9518   |  9517   |    1    |    0    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 53.127%
       (95.258% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=4802.3M
**optDesign ... cpu = 0:10:16, real = 0:05:12, mem = 4028.2M, totSessionCpu=2:25:25 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
cleaningup cpe interface
cleaningup cpe interface
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> optDesign -postRoute -drv
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3941.6M, totSessionCpu=2:25:25 **
**WARN: (IMPOPT-576):	105 nets have unplaced terms. 
Type 'man IMPOPT-576' for more detail.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
GigaOpt running with 8 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**WARN: (IMPOPT-665):	clk1 : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	rst1 : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in_core1[31] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in_core1[30] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in_core1[29] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in_core1[28] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in_core1[27] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in_core1[26] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in_core1[25] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in_core1[24] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in_core1[23] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in_core1[22] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in_core1[21] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in_core1[20] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in_core1[19] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in_core1[18] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in_core1[17] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in_core1[16] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in_core1[15] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in_core1[14] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
             0V	    VSS
           0.9V	    VDD

Starting Activity Propagation
2023-Mar-22 04:19:24 (2023-Mar-22 11:19:24 GMT)
2023-Mar-22 04:19:24 (2023-Mar-22 11:19:24 GMT): 10%
2023-Mar-22 04:19:25 (2023-Mar-22 11:19:25 GMT): 20%

Finished Activity Propagation
2023-Mar-22 04:19:25 (2023-Mar-22 11:19:25 GMT)
Initializing cpe interface
**optDesign ... cpu = 0:00:14, real = 0:00:09, mem = 4270.0M, totSessionCpu=2:25:40 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=5052.8M, init mem=5052.8M)
*info: Placed = 76983          (Fixed = 132)
*info: Unplaced = 0           
Placement Density:95.25%(303013/318120)
Placement Density (including fixed std cells):95.25%(303013/318120)
Finished checkPlace (total: cpu=0:00:00.7, real=0:00:00.0; vio checks: cpu=0:00:00.5, real=0:00:00.0; mem=5049.1M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 39170

Instance distribution across the VT partitions:

 LVT : inst = 8006 (20.4%), cells = 335 (41.31%)
   Lib tcbn65gpluswc        : inst = 8006 (20.4%)

 HVT : inst = 31164 (79.6%), cells = 461 (56.84%)
   Lib tcbn65gpluswc        : inst = 31164 (79.6%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'dualcore' of instances=76983 and nets=41140 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_28781_ieng6-ece-03.ucsd.edu_agnaneswaran_obSaZT/dualcore_28781_YcxytJ.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 5042.8M)
Extracted 10.0004% (CPU Time= 0:00:02.0  MEM= 5115.7M)
Extracted 20.0005% (CPU Time= 0:00:02.4  MEM= 5115.7M)
Extracted 30.0003% (CPU Time= 0:00:02.7  MEM= 5115.7M)
Extracted 40.0004% (CPU Time= 0:00:03.0  MEM= 5115.7M)
Extracted 50.0005% (CPU Time= 0:00:03.3  MEM= 5115.7M)
Extracted 60.0004% (CPU Time= 0:00:03.8  MEM= 5115.7M)
Extracted 70.0005% (CPU Time= 0:00:04.4  MEM= 5119.7M)
Extracted 80.0003% (CPU Time= 0:00:05.0  MEM= 5119.7M)
Extracted 90.0004% (CPU Time= 0:00:07.1  MEM= 5119.7M)
Extracted 100% (CPU Time= 0:00:08.2  MEM= 5119.7M)
Number of Extracted Resistors     : 717842
Number of Extracted Ground Cap.   : 708859
Number of Extracted Coupling Cap. : 1152272
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 5087.7M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:11.9  Real Time: 0:00:11.0  MEM: 5087.652M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=5003.93)
Total number of fetched objects 41077
AAE_INFO-618: Total number of nets in the design is 41140,  99.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=5387.55 CPU=0:00:11.7 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=5387.55 CPU=0:00:12.8 REAL=0:00:02.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 5355.5M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 5387.5M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=4989.66)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 41077. 
Total number of fetched objects 41077
AAE_INFO-618: Total number of nets in the design is 41140,  13.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=5262.91 CPU=0:00:03.7 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=5262.91 CPU=0:00:03.9 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:25.9 real=0:00:08.0 totSessionCpu=2:26:20 mem=5262.9M)
** Profile ** Start :  cpu=0:00:00.0, mem=5262.9M
** Profile ** Other data :  cpu=0:00:00.2, mem=5262.9M
** Profile ** Overall slacks :  cpu=0:00:00.8, mem=5270.9M
** Profile ** DRVs :  cpu=0:00:01.0, mem=5293.4M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.998  | -0.048  | -0.037  | -1.998  |
|           TNS (ns):| -45.424 | -2.357  | -0.037  | -43.029 |
|    Violating Paths:|   227   |   204   |    1    |   22    |
|          All Paths:|  17969  |  9517   |    1    |  11787  |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 53.127%
       (95.258% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=5293.4M
**optDesign ... cpu = 0:00:57, real = 0:00:31, mem = 4205.7M, totSessionCpu=2:26:23 **
Setting latch borrow mode to budget during optimization.
Info: Done creating the CCOpt slew target map.
Glitch fixing enabled
#InfoCS: Num dontuse cells 92, Num usable cells 948
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 948
Running CCOpt-PRO on entire clock network
Net route status summary:
  Clock:       179 (unrouted=0, trialRouted=0, noStatus=0, routed=179, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 40961 (unrouted=150, trialRouted=0, noStatus=0, routed=40811, fixed=0, [crossesIlmBoundary=0, tooFewTerms=140, (crossesIlmBoundary AND tooFewTerms=0)])
Clock tree cells fixed by user: 0 out of 177 (0%)
PRO...
Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
Initializing clock structures...
  Creating own balancer
  Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
  Removing CTS place status from clock tree and sinks.
  Initializing legalizer
  Using cell based legalization.
  Reconstructing clock tree datastructures...
    Validating CTS configuration...
    Checking module port directions...
    Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
    Non-default CCOpt properties:
    adjacent_rows_legal: true (default: false)
    allow_non_fterm_identical_swaps: 0 (default: true)
    cannot_merge_reason is set for at least one key
    cell_density is set for at least one key
    cell_halo_rows: 0 (default: 1)
    cell_halo_sites: 0 (default: 4)
    clock_nets_detailed_routed: 1 (default: false)
    cloning_copy_activity: 1 (default: false)
    force_design_routing_status: 1 (default: auto)
    primary_delay_corner: WC (default: )
    route_type is set for at least one key
    target_insertion_delay is set for at least one key
    target_skew is set for at least one key
    target_skew_wire is set for at least one key
    update_io_latency: 0 (default: true)
    Route type trimming info:
      No route type modifications were made.
    Clock tree balancer configuration for clock_trees clk1 clk2:
    Non-default CCOpt properties:
      cell_density: 1 (default: 0.75)
      route_type (leaf): default_route_type_leaf (default: default)
      route_type (trunk): default_route_type_nonleaf (default: default)
      route_type (top): default_route_type_nonleaf (default: default)
    For power domain auto-default:
      Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
      Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
      Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
      Unblocked area available for placement of any clock cells in power_domain auto-default: 318095.640um^2
    Top Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Mask Constraint: 0; Source: route_type.
    Trunk Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    Leaf Routing info:
      Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    For timing_corner WC:setup, late and power domain auto-default:
      Slew time target (leaf):    0.105ns
      Slew time target (trunk):   0.105ns
      Slew time target (top):     0.105ns (Note: no nets are considered top nets in this clock tree)
      Buffer unit delay: 0.057ns
      Buffer max distance: 562.449um
    Fastest wire driving cells and distances:
      Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=562.449um, saturatedSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
      Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=460.465um, saturatedSlew=0.087ns, speed=6205.728um per ns, cellArea=13.291um^2 per 1000um}
      Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=441.111um, saturatedSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
    
    
    Logic Sizing Table:
    
    ------------------------------------------------------------------
    Cell       Instance count    Source         Eligible library cells
    ------------------------------------------------------------------
    CKAN2D1          1           library set    {CKAN2D1}
    ------------------------------------------------------------------
    
    
    Clock tree balancer configuration for skew_group clk1/CON:
      Sources:                     pin clk1
      Total number of sinks:       5251
      Delay constrained sinks:     5251
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner WC:setup.late:
      Skew target:                 0.057ns
    Clock tree balancer configuration for skew_group clk2/CON:
      Sources:                     pin clk2
      Total number of sinks:       5019
      Delay constrained sinks:     5019
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner WC:setup.late:
      Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
    Primary reporting skew groups are:
    skew_group clk1/CON with 5251 clock sinks
    
    Via Selection for Estimated Routes (rule default):
    
    --------------------------------------------------------------
    Layer    Via Cell      Res.     Cap.     RC       Top of Stack
    Range                  (Ohm)    (fF)     (fs)     Only
    --------------------------------------------------------------
    M1-M2    VIA12_1cut    1.500    0.017    0.025    false
    M2-M3    VIA23_1cut    1.500    0.015    0.023    false
    M3-M4    VIA34_1cut    1.500    0.015    0.023    false
    M4-M5    VIA45_1cut    1.500    0.015    0.023    false
    M5-M6    VIA56_1cut    1.500    0.014    0.021    false
    M6-M7    VIA67_1cut    0.220    0.071    0.016    false
    M7-M8    VIA78_1cut    0.220    0.060    0.013    false
    --------------------------------------------------------------
    
    Have 8 CPUs available for CTS. Selected algorithms will run multithreaded.
    No ideal or dont_touch nets found in the clock tree
    No dont_touch hnets found in the clock tree
    Validating CTS configuration done. (took cpu=0:00:01.5 real=0:00:01.5)
    CCOpt configuration status: all checks passed.
  Reconstructing clock tree datastructures done.
Initializing clock structures done.
PRO...
  PRO active optimizations:
   - DRV fixing with cell sizing
  
  Detected clock skew data from CTS
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.5 real=0:00:00.1)
  Clock DAG stats PRO initial state:
    cell counts      : b=176, i=0, icg=0, nicg=0, l=1, total=177
    cell areas       : b=1314.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1316.160um^2
    cell capacitance : b=0.721pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.721pF
    sink capacitance : count=10270, total=8.963pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.581pF, leaf=6.726pF, total=7.307pF
    wire lengths     : top=0.000um, trunk=4320.050um, leaf=44562.000um, total=48882.050um
    hp wire lengths  : top=0.000um, trunk=2996.400um, leaf=10120.000um, total=13116.400um
  Clock DAG net violations PRO initial state: none
  Clock DAG primary half-corner transition distribution PRO initial state:
    Trunk : target=0.105ns count=66 avg=0.041ns sd=0.022ns min=0.015ns max=0.092ns {52 <= 0.063ns, 12 <= 0.084ns, 2 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=113 avg=0.089ns sd=0.013ns min=0.024ns max=0.104ns {6 <= 0.063ns, 3 <= 0.084ns, 84 <= 0.094ns, 16 <= 0.100ns, 4 <= 0.105ns}
  Clock DAG library cell distribution PRO initial state {count}:
     Bufs: BUFFD16: 4 CKBD16: 106 BUFFD12: 2 CKBD12: 8 CKBD8: 5 BUFFD4: 3 BUFFD3: 1 CKBD3: 4 BUFFD2: 2 CKBD2: 14 BUFFD1: 5 CKBD1: 4 BUFFD0: 5 CKBD0: 13 
   Logics: CKAN2D1: 1 
  Primary reporting skew groups PRO initial state:
    skew_group default.clk1/CON: unconstrained
  Skew group summary PRO initial state:
    skew_group clk1/CON: insertion delay [min=0.356, max=2.454, avg=0.397, sd=0.189], skew [2.098 vs 0.057*], 93.9% {0.356, 0.413} (wid=0.036 ws=0.019) (gid=2.427 gs=2.094)
    skew_group clk2/CON: insertion delay [min=0.187, max=0.275, avg=0.203, sd=0.009], skew [0.088 vs 0.057*], 100% {0.187, 0.244} (wid=0.049 ws=0.028) (gid=0.233 gs=0.069)
  Recomputing CTS skew targets...
  Resolving skew group constraints...
    Solving LP: 2 skew groups; 4 fragments, 4 fraglets and 5 vertices; 49 variables and 132 constraints; tolerance 1
  Resolving skew group constraints done.
  Recomputing CTS skew targets done. (took cpu=0:00:00.8 real=0:00:00.8)
  Fixing DRVs...
  Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
  CCOpt-PRO: considered: 179, tested: 179, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
  
  PRO Statistics: Fix DRVs (cell sizing):
  =======================================
  
  Cell changes by Net Type:
  
  -------------------------------------------------------------------------------------------------
  Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
  -------------------------------------------------------------------------------------------------
  top                0            0           0            0                    0                0
  trunk              0            0           0            0                    0                0
  leaf               0            0           0            0                    0                0
  -------------------------------------------------------------------------------------------------
  Total              0            0           0            0                    0                0
  -------------------------------------------------------------------------------------------------
  
  Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
  Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
  
  Clock DAG stats PRO after DRV fixing:
    cell counts      : b=176, i=0, icg=0, nicg=0, l=1, total=177
    cell areas       : b=1314.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1316.160um^2
    cell capacitance : b=0.721pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.721pF
    sink capacitance : count=10270, total=8.963pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.581pF, leaf=6.726pF, total=7.307pF
    wire lengths     : top=0.000um, trunk=4320.050um, leaf=44562.000um, total=48882.050um
    hp wire lengths  : top=0.000um, trunk=2996.400um, leaf=10120.000um, total=13116.400um
  Clock DAG net violations PRO after DRV fixing: none
  Clock DAG primary half-corner transition distribution PRO after DRV fixing:
    Trunk : target=0.105ns count=66 avg=0.041ns sd=0.022ns min=0.015ns max=0.092ns {52 <= 0.063ns, 12 <= 0.084ns, 2 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=113 avg=0.089ns sd=0.013ns min=0.024ns max=0.104ns {6 <= 0.063ns, 3 <= 0.084ns, 84 <= 0.094ns, 16 <= 0.100ns, 4 <= 0.105ns}
  Clock DAG library cell distribution PRO after DRV fixing {count}:
     Bufs: BUFFD16: 4 CKBD16: 106 BUFFD12: 2 CKBD12: 8 CKBD8: 5 BUFFD4: 3 BUFFD3: 1 CKBD3: 4 BUFFD2: 2 CKBD2: 14 BUFFD1: 5 CKBD1: 4 BUFFD0: 5 CKBD0: 13 
   Logics: CKAN2D1: 1 
  Primary reporting skew groups PRO after DRV fixing:
    skew_group default.clk1/CON: unconstrained
  Skew group summary PRO after DRV fixing:
    skew_group clk1/CON: insertion delay [min=0.356, max=2.454, avg=0.397, sd=0.189], skew [2.098 vs 0.057*], 93.9% {0.356, 0.413} (wid=0.036 ws=0.019) (gid=2.427 gs=2.094)
    skew_group clk2/CON: insertion delay [min=0.187, max=0.275, avg=0.203, sd=0.009], skew [0.088 vs 0.057*], 100% {0.187, 0.244} (wid=0.049 ws=0.028) (gid=0.233 gs=0.069)
  Fixing DRVs done. (took cpu=0:00:00.2 real=0:00:00.3)
  Reconnecting optimized routes...
  Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
  Set dirty flag on 0 insts, 0 nets
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.5 real=0:00:00.1)
  Clock DAG stats PRO final:
    cell counts      : b=176, i=0, icg=0, nicg=0, l=1, total=177
    cell areas       : b=1314.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1316.160um^2
    cell capacitance : b=0.721pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.721pF
    sink capacitance : count=10270, total=8.963pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.581pF, leaf=6.726pF, total=7.307pF
    wire lengths     : top=0.000um, trunk=4320.050um, leaf=44562.000um, total=48882.050um
    hp wire lengths  : top=0.000um, trunk=2996.400um, leaf=10120.000um, total=13116.400um
  Clock DAG net violations PRO final: none
  Clock DAG primary half-corner transition distribution PRO final:
    Trunk : target=0.105ns count=66 avg=0.041ns sd=0.022ns min=0.015ns max=0.092ns {52 <= 0.063ns, 12 <= 0.084ns, 2 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=113 avg=0.089ns sd=0.013ns min=0.024ns max=0.104ns {6 <= 0.063ns, 3 <= 0.084ns, 84 <= 0.094ns, 16 <= 0.100ns, 4 <= 0.105ns}
  Clock DAG library cell distribution PRO final {count}:
     Bufs: BUFFD16: 4 CKBD16: 106 BUFFD12: 2 CKBD12: 8 CKBD8: 5 BUFFD4: 3 BUFFD3: 1 CKBD3: 4 BUFFD2: 2 CKBD2: 14 BUFFD1: 5 CKBD1: 4 BUFFD0: 5 CKBD0: 13 
   Logics: CKAN2D1: 1 
  Primary reporting skew groups PRO final:
    skew_group default.clk1/CON: unconstrained
  Skew group summary PRO final:
    skew_group clk1/CON: insertion delay [min=0.356, max=2.454, avg=0.397, sd=0.189], skew [2.098 vs 0.057*], 93.9% {0.356, 0.413} (wid=0.036 ws=0.019) (gid=2.427 gs=2.094)
    skew_group clk2/CON: insertion delay [min=0.187, max=0.275, avg=0.203, sd=0.009], skew [0.088 vs 0.057*], 100% {0.187, 0.244} (wid=0.049 ws=0.028) (gid=0.233 gs=0.069)
PRO done.
Restoring CTS place status for unmodified clock tree cells and sinks.
Net route status summary:
  Clock:       179 (unrouted=0, trialRouted=0, noStatus=0, routed=179, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 40961 (unrouted=150, trialRouted=0, noStatus=0, routed=40811, fixed=0, [crossesIlmBoundary=0, tooFewTerms=140, (crossesIlmBoundary AND tooFewTerms=0)])
Updating delays...
Updating delays done.
PRO done. (took cpu=0:00:05.4 real=0:00:04.5)
skipped the cell partition in DRV
<optDesign CMD> fixdrv  all VT Cells
Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 92, Num usable cells 948
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 948
**INFO: Start fixing DRV (Mem = 5005.86M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 179 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:26:34.0/0:51:32.3 (2.8), mem = 5005.9M
(I,S,L,T): WC_VIEW: 99.8361, 26.1638, 1.93014, 127.93
DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
**INFO: Disabling fanout fix in postRoute stage.
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -2.00|   -45.42|       0|       0|       0|  95.26|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -2.00|   -45.42|       0|       0|       0|  95.26| 0:00:00.0|  5331.6M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 179 constrained nets 
Layer 7 has 21 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:02.6 real=0:00:02.0 mem=5331.6M) ***

(I,S,L,T): WC_VIEW: 99.8361, 26.1638, 1.93014, 127.93
*** DrvOpt [finish] : cpu/real = 0:00:09.4/0:00:08.1 (1.2), totSession cpu/real = 2:26:43.5/0:51:40.5 (2.8), mem = 5122.2M
drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:01:18, real = 0:00:46, mem = 4359.9M, totSessionCpu=2:26:43 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:10, Mem = 5060.15M).
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=5060.2M
** Profile ** Other data :  cpu=0:00:00.3, mem=5060.2M
** Profile ** Overall slacks :  cpu=0:00:01.1, mem=5170.1M
** Profile ** DRVs :  cpu=0:00:01.2, mem=5168.6M

------------------------------------------------------------
     SI Timing Summary (cpu=0.16min real=0.13min mem=5060.2M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.998  | -0.048  | -0.037  | -1.998  |
|           TNS (ns):| -45.423 | -2.373  | -0.037  | -43.012 |
|    Violating Paths:|   228   |   205   |    1    |   22    |
|          All Paths:|  17969  |  9517   |    1    |  11787  |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 53.127%
       (95.258% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=5168.6M
**optDesign ... cpu = 0:01:21, real = 0:00:47, mem = 4344.1M, totSessionCpu=2:26:46 **
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:01:23, real = 0:00:49, mem = 4312.4M, totSessionCpu=2:26:48 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:01, real=0:00:00, mem=5048.08M, totSessionCpu=2:26:49).
**optDesign ... cpu = 0:01:24, real = 0:00:49, mem = 4312.8M, totSessionCpu=2:26:49 **

Skipping post route harden opt
** Profile ** Start :  cpu=0:00:00.0, mem=5048.1M
** Profile ** Other data :  cpu=0:00:00.2, mem=5048.1M
** Profile ** Overall slacks :  cpu=0:00:01.1, mem=5127.5M
** Profile ** DRVs :  cpu=0:00:01.2, mem=5127.5M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.998  | -0.048  | -0.037  | -1.998  |
|           TNS (ns):| -45.423 | -2.373  | -0.037  | -43.012 |
|    Violating Paths:|   228   |   205   |    1    |   22    |
|          All Paths:|  17969  |  9517   |    1    |  11787  |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 53.127%
       (95.258% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=5127.5M
**optDesign ... cpu = 0:01:28, real = 0:00:51, mem = 4310.4M, totSessionCpu=2:26:53 **
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (2:26:53 mem=5047.5M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:03.0 REAL: 0:00:02.0 MEM: 5066.6MB
Summary Report:
Instances move: 0 (out of 39050 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:03.2 REAL: 0:00:02.0 MEM: 5066.6MB
*** Finished refinePlace (2:26:57 mem=5066.6M) ***
-routeWithEco false                       # bool, default=false
-routeWithEco true                        # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithTimingDriven false              # bool, default=false
-routeWithSiDriven true                   # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting
Existing Dirty Nets : 0
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 0

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSpreadWire "auto"
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#Start globalDetailRoute on Wed Mar 22 04:20:13 2023
#
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk1 of net clk1 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst1 of net rst1 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in_core1[31] of net mem_in_core1[31] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in_core1[30] of net mem_in_core1[30] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in_core1[29] of net mem_in_core1[29] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in_core1[28] of net mem_in_core1[28] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in_core1[27] of net mem_in_core1[27] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in_core1[26] of net mem_in_core1[26] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in_core1[25] of net mem_in_core1[25] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in_core1[24] of net mem_in_core1[24] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in_core1[23] of net mem_in_core1[23] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in_core1[22] of net mem_in_core1[22] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in_core1[21] of net mem_in_core1[21] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in_core1[20] of net mem_in_core1[20] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in_core1[19] of net mem_in_core1[19] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in_core1[18] of net mem_in_core1[18] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in_core1[17] of net mem_in_core1[17] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in_core1[16] of net mem_in_core1[16] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in_core1[15] of net mem_in_core1[15] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in_core1[14] of net mem_in_core1[14] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#num needed restored net=0
#need_extraction net=0 (total=41140)
#Processed 0 dirty instances, 0 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
#(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
#NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
#Skip comparing routing design signature in db-snapshot flow
#Using multithreading with 8 threads.
#Start routing data preparation on Wed Mar 22 04:20:15 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 41135 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 4 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 4302.80 (MB), peak = 4417.05 (MB)
#Merging special wires: starts on Wed Mar 22 04:20:18 2023 with memory = 4303.84 (MB), peak = 4417.05 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:4.2 GB, peak:4.3 GB --0.69 [8]--
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Wed Mar 22 04:20:18 2023
#
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 12.57 (MB)
#Total memory = 4305.56 (MB)
#Peak memory = 4417.05 (MB)
#
#
#Start global routing on Wed Mar 22 04:20:18 2023
#
#
#Start global routing initialization on Wed Mar 22 04:20:18 2023
#
#WARNING (NRGR-22) Design is already detail routed.
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:05
#Elapsed time = 00:00:05
#Increased memory = 12.45 (MB)
#Total memory = 4305.43 (MB)
#Peak memory = 4417.05 (MB)
#Using multithreading with 8 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 4310.13 (MB), peak = 4417.05 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 221
#Total wire length = 715064 um.
#Total half perimeter of net bounding box = 602110 um.
#Total wire length on LAYER M1 = 2642 um.
#Total wire length on LAYER M2 = 197197 um.
#Total wire length on LAYER M3 = 296929 um.
#Total wire length on LAYER M4 = 144066 um.
#Total wire length on LAYER M5 = 62179 um.
#Total wire length on LAYER M6 = 8443 um.
#Total wire length on LAYER M7 = 1963 um.
#Total wire length on LAYER M8 = 1644 um.
#Total number of vias = 287190
#Total number of multi-cut vias = 183494 ( 63.9%)
#Total number of single cut vias = 103696 ( 36.1%)
#Up-Via Summary (total 287190):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             95685 ( 69.6%)     41863 ( 30.4%)     137548
# M2              6832 (  5.7%)    113219 ( 94.3%)     120051
# M3               989 (  4.0%)     23994 ( 96.0%)      24983
# M4               148 (  3.5%)      4025 ( 96.5%)       4173
# M5                16 (  4.6%)       330 ( 95.4%)        346
# M6                15 ( 30.6%)        34 ( 69.4%)         49
# M7                11 ( 27.5%)        29 ( 72.5%)         40
#-----------------------------------------------------------
#               103696 ( 36.1%)    183494 ( 63.9%)     287190 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:05
#Elapsed time = 00:00:03
#Increased memory = 2.63 (MB)
#Total memory = 4308.06 (MB)
#Peak memory = 4417.05 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:03, elapsed time = 00:00:02, memory = 4316.00 (MB), peak = 4417.05 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 221
#Total wire length = 715064 um.
#Total half perimeter of net bounding box = 602110 um.
#Total wire length on LAYER M1 = 2642 um.
#Total wire length on LAYER M2 = 197197 um.
#Total wire length on LAYER M3 = 296929 um.
#Total wire length on LAYER M4 = 144066 um.
#Total wire length on LAYER M5 = 62179 um.
#Total wire length on LAYER M6 = 8443 um.
#Total wire length on LAYER M7 = 1963 um.
#Total wire length on LAYER M8 = 1644 um.
#Total number of vias = 287190
#Total number of multi-cut vias = 183494 ( 63.9%)
#Total number of single cut vias = 103696 ( 36.1%)
#Up-Via Summary (total 287190):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             95685 ( 69.6%)     41863 ( 30.4%)     137548
# M2              6832 (  5.7%)    113219 ( 94.3%)     120051
# M3               989 (  4.0%)     23994 ( 96.0%)      24983
# M4               148 (  3.5%)      4025 ( 96.5%)       4173
# M5                16 (  4.6%)       330 ( 95.4%)        346
# M6                15 ( 30.6%)        34 ( 69.4%)         49
# M7                11 ( 27.5%)        29 ( 72.5%)         40
#-----------------------------------------------------------
#               103696 ( 36.1%)    183494 ( 63.9%)     287190 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 221
#Total wire length = 715064 um.
#Total half perimeter of net bounding box = 602110 um.
#Total wire length on LAYER M1 = 2642 um.
#Total wire length on LAYER M2 = 197197 um.
#Total wire length on LAYER M3 = 296929 um.
#Total wire length on LAYER M4 = 144066 um.
#Total wire length on LAYER M5 = 62179 um.
#Total wire length on LAYER M6 = 8443 um.
#Total wire length on LAYER M7 = 1963 um.
#Total wire length on LAYER M8 = 1644 um.
#Total number of vias = 287190
#Total number of multi-cut vias = 183494 ( 63.9%)
#Total number of single cut vias = 103696 ( 36.1%)
#Up-Via Summary (total 287190):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             95685 ( 69.6%)     41863 ( 30.4%)     137548
# M2              6832 (  5.7%)    113219 ( 94.3%)     120051
# M3               989 (  4.0%)     23994 ( 96.0%)      24983
# M4               148 (  3.5%)      4025 ( 96.5%)       4173
# M5                16 (  4.6%)       330 ( 95.4%)        346
# M6                15 ( 30.6%)        34 ( 69.4%)         49
# M7                11 ( 27.5%)        29 ( 72.5%)         40
#-----------------------------------------------------------
#               103696 ( 36.1%)    183494 ( 63.9%)     287190 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#detailRoute Statistics:
#Cpu time = 00:00:11
#Elapsed time = 00:00:05
#Increased memory = 11.34 (MB)
#Total memory = 4316.76 (MB)
#Peak memory = 4417.05 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:00:21
#Elapsed time = 00:00:13
#Increased memory = -87.40 (MB)
#Total memory = 4281.52 (MB)
#Peak memory = 4417.05 (MB)
#Number of warnings = 22
#Total number of warnings = 136
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Mar 22 04:20:26 2023
#
**optDesign ... cpu = 0:01:53, real = 0:01:07, mem = 4264.8M, totSessionCpu=2:27:18 **
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithSiDriven true                   # bool, default=false, user setting
New Signature Flow (restoreNanoRouteOptions) ....
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'dualcore' of instances=76983 and nets=41140 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_28781_ieng6-ece-03.ucsd.edu_agnaneswaran_obSaZT/dualcore_28781_YcxytJ.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 5051.4M)
Extracted 10.0004% (CPU Time= 0:00:01.9  MEM= 5108.3M)
Extracted 20.0005% (CPU Time= 0:00:02.4  MEM= 5108.3M)
Extracted 30.0003% (CPU Time= 0:00:02.7  MEM= 5108.3M)
Extracted 40.0004% (CPU Time= 0:00:03.0  MEM= 5108.3M)
Extracted 50.0005% (CPU Time= 0:00:03.3  MEM= 5108.3M)
Extracted 60.0004% (CPU Time= 0:00:03.8  MEM= 5108.3M)
Extracted 70.0005% (CPU Time= 0:00:04.4  MEM= 5112.3M)
Extracted 80.0003% (CPU Time= 0:00:05.0  MEM= 5112.3M)
Extracted 90.0004% (CPU Time= 0:00:07.1  MEM= 5112.3M)
Extracted 100% (CPU Time= 0:00:08.5  MEM= 5112.3M)
Number of Extracted Resistors     : 716792
Number of Extracted Ground Cap.   : 707809
Number of Extracted Coupling Cap. : 1149124
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 5096.3M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:12.2  Real Time: 0:00:12.0  MEM: 5096.309M)
**optDesign ... cpu = 0:02:05, real = 0:01:19, mem = 4101.9M, totSessionCpu=2:27:31 **
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=5030.79)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 8 threads acquired from CTE.
Total number of fetched objects 41077
AAE_INFO-618: Total number of nets in the design is 41140,  99.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=5404.88 CPU=0:00:12.0 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=5404.88 CPU=0:00:13.9 REAL=0:00:04.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 5372.9M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.4, REAL = 0:00:00.0, MEM = 5404.9M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=5050.99)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 41077. 
Total number of fetched objects 41077
AAE_INFO-618: Total number of nets in the design is 41140,  13.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=5324.24 CPU=0:00:03.8 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=5324.24 CPU=0:00:04.0 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:28.8 real=0:00:09.0 totSessionCpu=2:28:00 mem=5324.2M)
** Profile ** Start :  cpu=0:00:00.0, mem=5324.2M
** Profile ** Other data :  cpu=0:00:00.3, mem=5324.2M
** Profile ** Overall slacks :  cpu=0:00:00.8, mem=5332.2M
** Profile ** DRVs :  cpu=0:00:01.0, mem=5354.8M

------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.998  | -0.048  | -0.037  | -1.998  |
|           TNS (ns):| -45.435 | -2.368  | -0.037  | -43.029 |
|    Violating Paths:|   227   |   204   |    1    |   22    |
|          All Paths:|  17969  |  9517   |    1    |  11787  |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 53.127%
       (95.258% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=5354.8M
**optDesign ... cpu = 0:02:37, real = 0:01:30, mem = 4327.0M, totSessionCpu=2:28:02 **
**optDesign ... cpu = 0:02:37, real = 0:01:30, mem = 4327.0M, totSessionCpu=2:28:02 **
Executing marking Critical Nets1
Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
cleaningup cpe interface
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:02:40, real = 0:01:31, mem = 4314.9M, totSessionCpu=2:28:05 **
** Profile ** Start :  cpu=0:00:00.0, mem=5020.2M
** Profile ** Other data :  cpu=0:00:00.2, mem=5020.2M
** Profile ** Overall slacks :  cpu=0:00:00.9, mem=5107.7M
** Profile ** Total reports :  cpu=0:00:00.4, mem=5030.7M
** Profile ** DRVs :  cpu=0:00:02.2, mem=5051.2M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.998  | -0.048  | -0.037  | -1.998  |
|           TNS (ns):| -45.435 | -2.368  | -0.037  | -43.029 |
|    Violating Paths:|   227   |   204   |    1    |   22    |
|          All Paths:|  17969  |  9517   |    1    |  11787  |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 53.127%
       (95.258% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=5051.2M
**optDesign ... cpu = 0:02:44, real = 0:01:35, mem = 4306.5M, totSessionCpu=2:28:09 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
cleaningup cpe interface
cleaningup cpe interface
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> optDesign -postRoute -inc
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 4220.8M, totSessionCpu=2:28:09 **
**WARN: (IMPOPT-576):	105 nets have unplaced terms. 
Type 'man IMPOPT-576' for more detail.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
GigaOpt running with 8 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**WARN: (IMPOPT-665):	clk1 : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	rst1 : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in_core1[31] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in_core1[30] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in_core1[29] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in_core1[28] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in_core1[27] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in_core1[26] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in_core1[25] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in_core1[24] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in_core1[23] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in_core1[22] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in_core1[21] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in_core1[20] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in_core1[19] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in_core1[18] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in_core1[17] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in_core1[16] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in_core1[15] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_in_core1[14] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
             0V	    VSS
           0.9V	    VDD

Starting Levelizing
2023-Mar-22 04:20:59 (2023-Mar-22 11:20:59 GMT)
2023-Mar-22 04:20:59 (2023-Mar-22 11:20:59 GMT): 10%
2023-Mar-22 04:20:59 (2023-Mar-22 11:20:59 GMT): 20%
2023-Mar-22 04:20:59 (2023-Mar-22 11:20:59 GMT): 30%
2023-Mar-22 04:20:59 (2023-Mar-22 11:20:59 GMT): 40%
2023-Mar-22 04:20:59 (2023-Mar-22 11:20:59 GMT): 50%
2023-Mar-22 04:20:59 (2023-Mar-22 11:20:59 GMT): 60%
2023-Mar-22 04:20:59 (2023-Mar-22 11:20:59 GMT): 70%
2023-Mar-22 04:20:59 (2023-Mar-22 11:20:59 GMT): 80%
2023-Mar-22 04:20:59 (2023-Mar-22 11:20:59 GMT): 90%

Finished Levelizing
2023-Mar-22 04:21:00 (2023-Mar-22 11:21:00 GMT)

Starting Activity Propagation
2023-Mar-22 04:21:00 (2023-Mar-22 11:21:00 GMT)
2023-Mar-22 04:21:00 (2023-Mar-22 11:21:00 GMT): 10%
2023-Mar-22 04:21:00 (2023-Mar-22 11:21:00 GMT): 20%

Finished Activity Propagation
2023-Mar-22 04:21:01 (2023-Mar-22 11:21:01 GMT)
Initializing cpe interface
**optDesign ... cpu = 0:00:15, real = 0:00:09, mem = 4565.1M, totSessionCpu=2:28:25 **
**INFO: DRVs not fixed with -incr option
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=5298.7M, init mem=5298.7M)
*info: Placed = 76983          (Fixed = 132)
*info: Unplaced = 0           
Placement Density:95.25%(303013/318120)
Placement Density (including fixed std cells):95.25%(303013/318120)
Finished checkPlace (total: cpu=0:00:00.7, real=0:00:01.0; vio checks: cpu=0:00:00.5, real=0:00:01.0; mem=5295.0M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
**INFO: setOptMode -fixDRC false -> DRV Optimization will not be done as part of the Optimization.
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 39170

Instance distribution across the VT partitions:

 LVT : inst = 8006 (20.4%), cells = 335 (41.31%)
   Lib tcbn65gpluswc        : inst = 8006 (20.4%)

 HVT : inst = 31164 (79.6%), cells = 461 (56.84%)
   Lib tcbn65gpluswc        : inst = 31164 (79.6%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'dualcore' of instances=76983 and nets=41140 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_28781_ieng6-ece-03.ucsd.edu_agnaneswaran_obSaZT/dualcore_28781_YcxytJ.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 5288.7M)
Extracted 10.0004% (CPU Time= 0:00:02.0  MEM= 5361.6M)
Extracted 20.0005% (CPU Time= 0:00:02.4  MEM= 5361.6M)
Extracted 30.0003% (CPU Time= 0:00:02.7  MEM= 5361.6M)
Extracted 40.0004% (CPU Time= 0:00:03.0  MEM= 5361.6M)
Extracted 50.0005% (CPU Time= 0:00:03.3  MEM= 5361.6M)
Extracted 60.0004% (CPU Time= 0:00:03.8  MEM= 5361.6M)
Extracted 70.0005% (CPU Time= 0:00:04.4  MEM= 5365.6M)
Extracted 80.0003% (CPU Time= 0:00:05.0  MEM= 5365.6M)
Extracted 90.0004% (CPU Time= 0:00:07.0  MEM= 5365.6M)
Extracted 100% (CPU Time= 0:00:08.4  MEM= 5365.6M)
Number of Extracted Resistors     : 716792
Number of Extracted Ground Cap.   : 707809
Number of Extracted Coupling Cap. : 1149124
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 5329.6M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:12.4  Real Time: 0:00:11.0  MEM: 5329.582M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**INFO: Starting Blocking QThread with 8 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Multi-CPU acceleration using 8 CPU(s).
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.9M
Multithreaded Timing Analysis is initialized with 8 threads

Starting delay calculation for Hold views
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=0)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 41077. 
Total number of fetched objects 41077
End delay calculation. (MEM=164.957 CPU=0:00:07.3 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=164.957 CPU=0:00:08.7 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:11.8 real=0:00:04.0 totSessionCpu=0:01:57 mem=133.0M)
Done building cte hold timing graph (HoldAware) cpu=0:00:15.2 real=0:00:05.0 totSessionCpu=0:01:57 mem=133.0M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:16.8/0:00:06.0 (2.8), mem = 163.5M

_______________________________________________________________________
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=5309.86)
Total number of fetched objects 41077
AAE_INFO-618: Total number of nets in the design is 41140,  99.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=5674.4 CPU=0:00:12.5 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=5674.4 CPU=0:00:13.8 REAL=0:00:03.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 5642.4M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 5674.4M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=5304.52)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 41077. 
Total number of fetched objects 41077
AAE_INFO-618: Total number of nets in the design is 41140,  13.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=5585.76 CPU=0:00:04.0 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=5585.76 CPU=0:00:04.2 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:27.6 real=0:00:08.0 totSessionCpu=2:29:25 mem=5585.8M)
** Profile ** Start :  cpu=0:00:00.0, mem=5585.8M
** Profile ** Other data :  cpu=0:00:00.3, mem=5585.8M
** Profile ** Overall slacks :  cpu=0:00:00.9, mem=5593.8M
** Profile ** DRVs :  cpu=0:00:01.1, mem=5616.3M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.998  | -0.048  | -0.037  | -1.998  |
|           TNS (ns):| -45.435 | -2.368  | -0.037  | -43.029 |
|    Violating Paths:|   227   |   204   |    1    |   22    |
|          All Paths:|  17969  |  9517   |    1    |  11787  |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 53.127%
       (95.258% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:01:18, real = 0:00:41, mem = 4577.5M, totSessionCpu=2:29:28 **
Setting latch borrow mode to budget during optimization.
Info: Done creating the CCOpt slew target map.
*** Timing NOT met, worst failing slack is -1.998
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 92, Num usable cells 948
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 948
Begin: GigaOpt Optimization in WNS mode
Info: 179 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:29:32.5/0:53:12.2 (2.8), mem = 5281.8M
(I,S,L,T): WC_VIEW: 99.8363, 26.1665, 1.93014, 127.933
*info: 179 clock nets excluded
*info: 2 special nets excluded.
*info: 140 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.998 TNS Slack -45.434 Density 95.26
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.998|-43.029|
|reg2cgate |-0.037| -0.037|
|reg2reg   |-0.048| -2.368|
|HEPG      |-0.048| -2.405|
|All Paths |-1.998|-45.434|
+----------+------+-------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.048|   -1.998|  -2.405|  -45.434|    95.26%|   0:00:00.0| 5643.5M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add3_reg_l1_reg_8_/D                           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.048|   -1.998|  -2.405|  -45.434|    95.26%|   0:00:02.0| 5877.5M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add3_reg_l1_reg_8_/D                           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.7 real=0:00:02.0 mem=5877.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:01.8 real=0:00:02.0 mem=5877.5M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.998|-43.029|
|reg2cgate |-0.037| -0.037|
|reg2reg   |-0.048| -2.368|
|HEPG      |-0.048| -2.405|
|All Paths |-1.998|-45.434|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -1.998 TNS Slack -45.434 Density 95.26
Update Timing Windows (Threshold 0.015) ...
Re Calculate Delays on 0 Nets
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.998|-43.029|
|reg2cgate |-0.037| -0.037|
|reg2reg   |-0.048| -2.368|
|HEPG      |-0.048| -2.405|
|All Paths |-1.998|-45.434|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 179 constrained nets 
Layer 7 has 21 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:02.9 real=0:00:03.0 mem=5877.5M) ***
(I,S,L,T): WC_VIEW: 99.8363, 26.1665, 1.93014, 127.933
*** SetupOpt [finish] : cpu/real = 0:00:18.1/0:00:17.9 (1.0), totSession cpu/real = 2:29:50.5/0:53:30.1 (2.8), mem = 5668.1M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (2:29:51 mem=5668.1M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:03.2 REAL: 0:00:02.0 MEM: 5668.1MB
Summary Report:
Instances move: 0 (out of 39050 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:03.4 REAL: 0:00:02.0 MEM: 5668.1MB
*** Finished refinePlace (2:29:54 mem=5668.1M) ***
End: GigaOpt Optimization in WNS mode
Skipping post route harden opt
#InfoCS: Num dontuse cells 92, Num usable cells 948
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 948
Begin: GigaOpt Optimization in TNS mode
Info: 179 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:29:54.9/0:53:33.3 (2.8), mem = 5438.1M
(I,S,L,T): WC_VIEW: 99.8363, 26.1665, 1.93014, 127.933
*info: 179 clock nets excluded
*info: 2 special nets excluded.
*info: 140 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.998 TNS Slack -45.434 Density 95.26
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.998|-43.029|
|reg2cgate |-0.037| -0.037|
|reg2reg   |-0.048| -2.368|
|HEPG      |-0.048| -2.405|
|All Paths |-1.998|-45.434|
+----------+------+-------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.048|   -1.998|  -2.405|  -45.434|    95.26%|   0:00:00.0| 5649.5M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add3_reg_l1_reg_8_/D                           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.048|   -1.998|  -2.401|  -45.430|    95.26%|   0:00:04.0| 6112.8M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add0_reg_l2_reg_8_/D                           |
|  -0.048|   -1.998|  -2.401|  -45.430|    95.26%|   0:00:02.0| 6112.8M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add3_reg_l1_reg_8_/D                           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:08.3 real=0:00:06.0 mem=6112.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:08.4 real=0:00:06.0 mem=6112.8M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.998|-43.029|
|reg2cgate |-0.037| -0.037|
|reg2reg   |-0.048| -2.363|
|HEPG      |-0.048| -2.401|
|All Paths |-1.998|-45.430|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -1.998 TNS Slack -45.430 Density 95.26
Update Timing Windows (Threshold 0.015) ...
Re Calculate Delays on 1 Nets
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.998|-43.029|
|reg2cgate |-0.037| -0.037|
|reg2reg   |-0.048| -2.363|
|HEPG      |-0.048| -2.401|
|All Paths |-1.998|-45.430|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 179 constrained nets 
Layer 7 has 21 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:09.3 real=0:00:07.0 mem=6112.8M) ***
(I,S,L,T): WC_VIEW: 99.8364, 26.1667, 1.93015, 127.933
*** SetupOpt [finish] : cpu/real = 0:00:22.0/0:00:19.8 (1.1), totSession cpu/real = 2:30:17.0/0:53:53.1 (2.8), mem = 5903.3M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (2:30:17 mem=5903.3M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:02.9 REAL: 0:00:02.0 MEM: 5903.3MB
Summary Report:
Instances move: 0 (out of 39050 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:03.1 REAL: 0:00:02.0 MEM: 5903.3MB
*** Finished refinePlace (2:30:20 mem=5903.3M) ***
End: GigaOpt Optimization in TNS mode
Default Rule : ""
Non Default Rules :
Worst Slack : -0.048 ns

Start Layer Assignment ...
WNS(-0.048ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)

Select 0 cadidates out of 41140.
No critical nets selected. Skipped !
GigaOpt: setting up router preferences
        design wns: -0.0478
        slack threshold: 1.4022
GigaOpt: 1 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 953 (2.3%)
Default Rule : ""
Non Default Rules :
Worst Slack : -1.998 ns

Start Layer Assignment ...
WNS(-1.998ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)

Select 20 cadidates out of 41140.
Total Assign Layers on 0 Nets (cpu 0:00:00.5).
GigaOpt: setting up router preferences
        design wns: -1.9984
        slack threshold: -0.5484
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 1228 (3.0%)
** Profile ** Start :  cpu=0:00:00.0, mem=5515.0M
** Profile ** Other data :  cpu=0:00:00.2, mem=5515.0M
** Profile ** Overall slacks :  cpu=0:00:00.8, mem=5515.0M
** Profile ** DRVs :  cpu=0:00:00.8, mem=5515.0M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.998  | -0.048  | -0.037  | -1.998  |
|           TNS (ns):| -45.430 | -2.364  | -0.037  | -43.029 |
|    Violating Paths:|   225   |   202   |    1    |   22    |
|          All Paths:|  17969  |  9517   |    1    |  11787  |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 53.127%
       (95.258% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=5515.0M
**optDesign ... cpu = 0:02:16, real = 0:01:30, mem = 4700.5M, totSessionCpu=2:30:25 **
-routeWithEco false                       # bool, default=false
-routeWithEco true                        # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithTimingDriven false              # bool, default=false
-routeWithSiDriven true                   # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting
Existing Dirty Nets : 0
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 0

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSpreadWire "auto"
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#Start globalDetailRoute on Wed Mar 22 04:22:24 2023
#
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk1 of net clk1 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst1 of net rst1 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in_core1[31] of net mem_in_core1[31] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in_core1[30] of net mem_in_core1[30] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in_core1[29] of net mem_in_core1[29] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in_core1[28] of net mem_in_core1[28] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in_core1[27] of net mem_in_core1[27] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in_core1[26] of net mem_in_core1[26] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in_core1[25] of net mem_in_core1[25] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in_core1[24] of net mem_in_core1[24] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in_core1[23] of net mem_in_core1[23] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in_core1[22] of net mem_in_core1[22] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in_core1[21] of net mem_in_core1[21] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in_core1[20] of net mem_in_core1[20] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in_core1[19] of net mem_in_core1[19] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in_core1[18] of net mem_in_core1[18] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in_core1[17] of net mem_in_core1[17] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in_core1[16] of net mem_in_core1[16] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in_core1[15] of net mem_in_core1[15] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/mem_in_core1[14] of net mem_in_core1[14] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#num needed restored net=0
#need_extraction net=0 (total=41140)
#Processed 2 dirty instances, 0 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
#(2 insts marked dirty, reset pre-exisiting dirty flag on 2 insts, 9 nets marked need extraction)
#NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
#Skip comparing routing design signature in db-snapshot flow
#Using multithreading with 8 threads.
#Start routing data preparation on Wed Mar 22 04:22:26 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 41135 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 4 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:03, elapsed time = 00:00:02, memory = 4590.80 (MB), peak = 5162.55 (MB)
#Merging special wires: starts on Wed Mar 22 04:22:28 2023 with memory = 4591.85 (MB), peak = 5162.55 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:4.5 GB, peak:5.0 GB --0.66 [8]--
#
#Connectivity extraction summary:
#7 routed nets are extracted.
#40983 routed net(s) are imported.
#150 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 41140.
#
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Wed Mar 22 04:22:29 2023
#
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 11.02 (MB)
#Total memory = 4592.29 (MB)
#Peak memory = 5162.55 (MB)
#
#
#Start global routing on Wed Mar 22 04:22:29 2023
#
#
#Start global routing initialization on Wed Mar 22 04:22:29 2023
#
#WARNING (NRGR-22) Design is already detail routed.
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:05
#Elapsed time = 00:00:04
#Increased memory = 10.96 (MB)
#Total memory = 4592.22 (MB)
#Peak memory = 5162.55 (MB)
#Using multithreading with 8 threads.
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 0.2% of the total area was rechecked for DRC, and 0.0% required routing.
#   number of violations = 0
#2 out of 76983 instances (0.0%) need to be verified(marked ipoed), dirty area = 0.0%.
#0.0% of the total area is being checked for drcs
#0.0% of the total area was checked
#   number of violations = 0
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 4635.41 (MB), peak = 5162.55 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 222
#Total wire length = 715064 um.
#Total half perimeter of net bounding box = 602110 um.
#Total wire length on LAYER M1 = 2642 um.
#Total wire length on LAYER M2 = 197197 um.
#Total wire length on LAYER M3 = 296929 um.
#Total wire length on LAYER M4 = 144066 um.
#Total wire length on LAYER M5 = 62179 um.
#Total wire length on LAYER M6 = 8443 um.
#Total wire length on LAYER M7 = 1963 um.
#Total wire length on LAYER M8 = 1644 um.
#Total number of vias = 287190
#Total number of multi-cut vias = 183494 ( 63.9%)
#Total number of single cut vias = 103696 ( 36.1%)
#Up-Via Summary (total 287190):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             95685 ( 69.6%)     41863 ( 30.4%)     137548
# M2              6832 (  5.7%)    113219 ( 94.3%)     120051
# M3               989 (  4.0%)     23994 ( 96.0%)      24983
# M4               148 (  3.5%)      4025 ( 96.5%)       4173
# M5                16 (  4.6%)       330 ( 95.4%)        346
# M6                15 ( 30.6%)        34 ( 69.4%)         49
# M7                11 ( 27.5%)        29 ( 72.5%)         40
#-----------------------------------------------------------
#               103696 ( 36.1%)    183494 ( 63.9%)     287190 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:05
#Elapsed time = 00:00:02
#Increased memory = 6.81 (MB)
#Total memory = 4599.03 (MB)
#Peak memory = 5162.55 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:03, elapsed time = 00:00:01, memory = 4605.70 (MB), peak = 5162.55 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 222
#Total wire length = 715064 um.
#Total half perimeter of net bounding box = 602110 um.
#Total wire length on LAYER M1 = 2642 um.
#Total wire length on LAYER M2 = 197197 um.
#Total wire length on LAYER M3 = 296929 um.
#Total wire length on LAYER M4 = 144066 um.
#Total wire length on LAYER M5 = 62179 um.
#Total wire length on LAYER M6 = 8443 um.
#Total wire length on LAYER M7 = 1963 um.
#Total wire length on LAYER M8 = 1644 um.
#Total number of vias = 287190
#Total number of multi-cut vias = 183494 ( 63.9%)
#Total number of single cut vias = 103696 ( 36.1%)
#Up-Via Summary (total 287190):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             95685 ( 69.6%)     41863 ( 30.4%)     137548
# M2              6832 (  5.7%)    113219 ( 94.3%)     120051
# M3               989 (  4.0%)     23994 ( 96.0%)      24983
# M4               148 (  3.5%)      4025 ( 96.5%)       4173
# M5                16 (  4.6%)       330 ( 95.4%)        346
# M6                15 ( 30.6%)        34 ( 69.4%)         49
# M7                11 ( 27.5%)        29 ( 72.5%)         40
#-----------------------------------------------------------
#               103696 ( 36.1%)    183494 ( 63.9%)     287190 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 222
#Total wire length = 715064 um.
#Total half perimeter of net bounding box = 602110 um.
#Total wire length on LAYER M1 = 2642 um.
#Total wire length on LAYER M2 = 197197 um.
#Total wire length on LAYER M3 = 296929 um.
#Total wire length on LAYER M4 = 144066 um.
#Total wire length on LAYER M5 = 62179 um.
#Total wire length on LAYER M6 = 8443 um.
#Total wire length on LAYER M7 = 1963 um.
#Total wire length on LAYER M8 = 1644 um.
#Total number of vias = 287190
#Total number of multi-cut vias = 183494 ( 63.9%)
#Total number of single cut vias = 103696 ( 36.1%)
#Up-Via Summary (total 287190):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             95685 ( 69.6%)     41863 ( 30.4%)     137548
# M2              6832 (  5.7%)    113219 ( 94.3%)     120051
# M3               989 (  4.0%)     23994 ( 96.0%)      24983
# M4               148 (  3.5%)      4025 ( 96.5%)       4173
# M5                16 (  4.6%)       330 ( 95.4%)        346
# M6                15 ( 30.6%)        34 ( 69.4%)         49
# M7                11 ( 27.5%)        29 ( 72.5%)         40
#-----------------------------------------------------------
#               103696 ( 36.1%)    183494 ( 63.9%)     287190 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#detailRoute Statistics:
#Cpu time = 00:00:09
#Elapsed time = 00:00:05
#Increased memory = 13.78 (MB)
#Total memory = 4606.00 (MB)
#Peak memory = 5162.55 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:00:19
#Elapsed time = 00:00:11
#Increased memory = -143.63 (MB)
#Total memory = 4556.84 (MB)
#Peak memory = 5162.55 (MB)
#Number of warnings = 22
#Total number of warnings = 158
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Mar 22 04:22:35 2023
#
**optDesign ... cpu = 0:02:35, real = 0:01:42, mem = 4549.3M, totSessionCpu=2:30:44 **
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithSiDriven true                   # bool, default=false, user setting
New Signature Flow (restoreNanoRouteOptions) ....
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'dualcore' of instances=76983 and nets=41140 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_28781_ieng6-ece-03.ucsd.edu_agnaneswaran_obSaZT/dualcore_28781_YcxytJ.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 5399.9M)
Extracted 10.0004% (CPU Time= 0:00:01.5  MEM= 5456.8M)
Extracted 20.0005% (CPU Time= 0:00:01.9  MEM= 5456.8M)
Extracted 30.0003% (CPU Time= 0:00:02.1  MEM= 5456.8M)
Extracted 40.0004% (CPU Time= 0:00:02.3  MEM= 5456.8M)
Extracted 50.0005% (CPU Time= 0:00:02.6  MEM= 5456.8M)
Extracted 60.0004% (CPU Time= 0:00:03.0  MEM= 5456.8M)
Extracted 70.0005% (CPU Time= 0:00:03.6  MEM= 5460.8M)
Extracted 80.0003% (CPU Time= 0:00:04.1  MEM= 5460.8M)
Extracted 90.0004% (CPU Time= 0:00:05.7  MEM= 5460.8M)
Extracted 100% (CPU Time= 0:00:06.8  MEM= 5460.8M)
Number of Extracted Resistors     : 716792
Number of Extracted Ground Cap.   : 707809
Number of Extracted Coupling Cap. : 1149124
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 5444.8M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:10.2  Real Time: 0:00:09.0  MEM: 5437.543M)
**optDesign ... cpu = 0:02:45, real = 0:01:52, mem = 4380.5M, totSessionCpu=2:30:55 **
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=5371.04)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 8 threads acquired from CTE.
Total number of fetched objects 41077
AAE_INFO-618: Total number of nets in the design is 41140,  99.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=5726.05 CPU=0:00:12.4 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=5726.05 CPU=0:00:14.4 REAL=0:00:04.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 5694.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 5726.0M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=5390.16)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 41077. 
Total number of fetched objects 41077
AAE_INFO-618: Total number of nets in the design is 41140,  13.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=5663.41 CPU=0:00:03.8 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=5663.41 CPU=0:00:04.1 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:29.7 real=0:00:09.0 totSessionCpu=2:31:24 mem=5663.4M)
** Profile ** Start :  cpu=0:00:00.0, mem=5663.4M
** Profile ** Other data :  cpu=0:00:00.3, mem=5663.4M
** Profile ** Overall slacks :  cpu=0:00:00.9, mem=5671.4M
** Profile ** DRVs :  cpu=0:00:01.0, mem=5693.9M

------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.998  | -0.048  | -0.037  | -1.998  |
|           TNS (ns):| -45.430 | -2.364  | -0.037  | -43.029 |
|    Violating Paths:|   225   |   202   |    1    |   22    |
|          All Paths:|  17969  |  9517   |    1    |  11787  |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 53.127%
       (95.258% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=5693.9M
**optDesign ... cpu = 0:03:18, real = 0:02:03, mem = 4619.5M, totSessionCpu=2:31:27 **
**optDesign ... cpu = 0:03:18, real = 0:02:03, mem = 4619.5M, totSessionCpu=2:31:27 **
Executing marking Critical Nets1
*** Timing NOT met, worst failing slack is -1.998
*** Check timing (0:00:00.1)
Begin: GigaOpt Optimization in post-eco TNS mode (Recovery)
Info: 179 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:31:27.4/0:54:32.3 (2.8), mem = 5387.9M
(I,S,L,T): WC_VIEW: 99.8364, 26.1667, 1.93015, 127.933
*info: 179 clock nets excluded
*info: 2 special nets excluded.
*info: 140 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.998 TNS Slack -45.430 Density 95.26
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.998|-43.029|
|reg2cgate |-0.037| -0.037|
|reg2reg   |-0.048| -2.363|
|HEPG      |-0.048| -2.401|
|All Paths |-1.998|-45.430|
+----------+------+-------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.048|   -1.998|  -2.401|  -45.430|    95.26%|   0:00:00.0| 5717.7M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add3_reg_l1_reg_8_/D                           |
|  -0.048|   -1.998|  -2.401|  -45.430|    95.26%|   0:00:00.0| 5832.2M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add3_reg_l1_reg_8_/D                           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.4 real=0:00:01.0 mem=5832.2M) ***
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:00.8 real=0:00:01.0 mem=5832.2M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.998|-43.029|
|reg2cgate |-0.037| -0.037|
|reg2reg   |-0.048| -2.363|
|HEPG      |-0.048| -2.401|
|All Paths |-1.998|-45.430|
+----------+------+-------+

OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.998|-43.029|
|reg2cgate |-0.037| -0.037|
|reg2reg   |-0.048| -2.363|
|HEPG      |-0.048| -2.401|
|All Paths |-1.998|-45.430|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 179 constrained nets 
Layer 7 has 21 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:01.5 real=0:00:02.0 mem=5832.2M) ***
(I,S,L,T): WC_VIEW: 99.8364, 26.1667, 1.93015, 127.933
*** SetupOpt [finish] : cpu/real = 0:00:13.6/0:00:13.4 (1.0), totSession cpu/real = 2:31:41.0/0:54:45.7 (2.8), mem = 5624.2M
End: GigaOpt Optimization in post-eco TNS mode
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:03:32, real = 0:02:16, mem = 4787.1M, totSessionCpu=2:31:41 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:01, real=0:00:01, mem=5438.72M, totSessionCpu=2:31:42).
**optDesign ... cpu = 0:03:33, real = 0:02:17, mem = 4786.3M, totSessionCpu=2:31:42 **

Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
cleaningup cpe interface
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:03:36, real = 0:02:18, mem = 4770.1M, totSessionCpu=2:31:45 **
** Profile ** Start :  cpu=0:00:00.0, mem=5408.2M
** Profile ** Other data :  cpu=0:00:00.3, mem=5408.2M
** Profile ** Overall slacks :  cpu=0:00:00.9, mem=5495.6M
** Profile ** Total reports :  cpu=0:00:00.5, mem=5415.6M
** Profile ** DRVs :  cpu=0:00:02.3, mem=5436.2M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.998  | -0.048  | -0.037  | -1.998  |
|           TNS (ns):| -45.430 | -2.364  | -0.037  | -43.029 |
|    Violating Paths:|   225   |   202   |    1    |   22    |
|          All Paths:|  17969  |  9517   |    1    |  11787  |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 53.127%
       (95.258% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=5436.2M
**optDesign ... cpu = 0:03:40, real = 0:02:22, mem = 4754.7M, totSessionCpu=2:31:49 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
cleaningup cpe interface
cleaningup cpe interface
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> saveDesign route.enc
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=03/22 04:23:17, mem=4670.4M)
% Begin Save ccopt configuration ... (date=03/22 04:23:17, mem=4670.4M)
% End Save ccopt configuration ... (date=03/22 04:23:17, total cpu=0:00:00.5, real=0:00:01.0, peak res=4670.6M, current mem=4670.6M)
% Begin Save netlist data ... (date=03/22 04:23:18, mem=4670.6M)
Writing Binary DB to route.enc.dat/vbin/dualcore.v.bin in multi-threaded mode...
% End Save netlist data ... (date=03/22 04:23:18, total cpu=0:00:00.3, real=0:00:00.0, peak res=4671.7M, current mem=4671.7M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file route.enc.dat/dualcore.route.congmap.gz ...
% Begin Save AAE data ... (date=03/22 04:23:18, mem=4672.7M)
Saving AAE Data ...
% End Save AAE data ... (date=03/22 04:23:18, total cpu=0:00:00.1, real=0:00:00.0, peak res=4672.7M, current mem=4672.7M)
Saving scheduling_file.cts.28781 in route.enc.dat/scheduling_file.cts
% Begin Save clock tree data ... (date=03/22 04:23:19, mem=4680.2M)
% End Save clock tree data ... (date=03/22 04:23:19, total cpu=0:00:00.1, real=0:00:00.0, peak res=4680.2M, current mem=4680.2M)
Saving preference file route.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving floorplan file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
Saving property file in separate thread ...
Saving PG file route.enc.dat/dualcore.pg.gz
** Saving stdCellPlacement_binary (version# 2) ...
Saving property file route.enc.dat/dualcore.prop
Save Adaptive View Pruing View Names to Binary file
*** Completed saveProperty (cpu=0:00:00.4 real=0:00:00.0 mem=5445.0M) ***
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
*** Completed savePGFile (cpu=0:00:00.7 real=0:00:00.0 mem=5437.0M) ***
TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
*** Completed saveRoute (cpu=0:00:01.2 real=0:00:01.0 mem=5421.0M) ***
TAT_INFO: ::saveRoute REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
#Saving pin access data to file route.enc.dat/dualcore.apa ...
#
TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=03/22 04:23:22, mem=4680.6M)
% End Save power constraints data ... (date=03/22 04:23:22, total cpu=0:00:00.1, real=0:00:00.0, peak res=4680.6M, current mem=4680.6M)
Cmin Cmax
Generated self-contained design route.enc.dat
#% End save design ... (date=03/22 04:23:24, total cpu=0:00:06.5, real=0:00:07.0, peak res=4680.8M, current mem=4680.8M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 5377.0) ***

**WARN: (IMPVFG-257):	verifyGeometry command is replaced by verify_drc command. It still works in this release but will be removed in future release. Please update your script to use the new command.
  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 2880
**WARN: (IMPVFG-198):	Area to be verified is small to see any runtime gain from multi-cpus. Use setMultiCpuUsage command to adjust the number of CPUs. 
Multi-CPU acceleration using 8 CPU(s).
Saving Drc markers ...
... No Drc file written since there is no markers found.
VG: elapsed time: 15.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 7
  Overlap     : 0
End Summary

  Verification Complete : 7 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:41.2  MEM: 1240.2M)

<CMD> verifyConnectivity
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Wed Mar 22 04:23:39 2023

Design Name: dualcore
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (584.6000, 583.4000)
Error Limit = 1000; Warning Limit = 50
Check all nets
Use 8 pthreads
**WARN: (IMPVFC-97):	IO pin mem_in_core1[29] of net mem_in_core1[29] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin mem_in_core1[21] of net mem_in_core1[21] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin mem_in_core1[13] of net mem_in_core1[13] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin mem_in_core1[5] of net mem_in_core1[5] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin inst_core1[14] of net inst_core1[14] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin inst_core1[6] of net inst_core1[6] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin rst2 of net rst2 has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin mem_in_core2[24] of net mem_in_core2[24] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin mem_in_core2[16] of net mem_in_core2[16] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin mem_in_core2[8] of net mem_in_core2[8] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin mem_in_core2[0] of net mem_in_core2[0] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin inst_core2[9] of net inst_core2[9] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin inst_core2[1] of net inst_core2[1] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin mem_in_core1[30] of net mem_in_core1[30] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin mem_in_core1[22] of net mem_in_core1[22] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin mem_in_core1[14] of net mem_in_core1[14] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin mem_in_core1[6] of net mem_in_core1[6] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin inst_core1[15] of net inst_core1[15] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin inst_core1[7] of net inst_core1[7] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (EMS-27):	Message (IMPVFC-97) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPVFC-97):	IO pin mem_in_core1[28] of net mem_in_core1[28] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Wed Mar 22 04:23:41 2023
Time Elapsed: 0:00:02.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:03.9  MEM: 27.000M)

<CMD> report_timing -max_paths 5 > ${design}.post_route.timing.rpt
<CMD> report_power -outfile dualcore.post_route.power.rpt
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4853.42MB/6654.74MB/4956.13MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4853.42MB/6654.74MB/4956.13MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4853.42MB/6654.74MB/4956.13MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-22 04:23:43 (2023-Mar-22 11:23:43 GMT)
2023-Mar-22 04:23:43 (2023-Mar-22 11:23:43 GMT): 10%
2023-Mar-22 04:23:43 (2023-Mar-22 11:23:43 GMT): 20%
2023-Mar-22 04:23:43 (2023-Mar-22 11:23:43 GMT): 30%
2023-Mar-22 04:23:43 (2023-Mar-22 11:23:43 GMT): 40%
2023-Mar-22 04:23:43 (2023-Mar-22 11:23:43 GMT): 50%
2023-Mar-22 04:23:43 (2023-Mar-22 11:23:43 GMT): 60%
2023-Mar-22 04:23:43 (2023-Mar-22 11:23:43 GMT): 70%
2023-Mar-22 04:23:43 (2023-Mar-22 11:23:43 GMT): 80%
2023-Mar-22 04:23:43 (2023-Mar-22 11:23:43 GMT): 90%

Finished Levelizing
2023-Mar-22 04:23:43 (2023-Mar-22 11:23:43 GMT)

Starting Activity Propagation
2023-Mar-22 04:23:43 (2023-Mar-22 11:23:43 GMT)
2023-Mar-22 04:23:44 (2023-Mar-22 11:23:44 GMT): 10%
2023-Mar-22 04:23:44 (2023-Mar-22 11:23:44 GMT): 20%

Finished Activity Propagation
2023-Mar-22 04:23:45 (2023-Mar-22 11:23:45 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=4853.49MB/6654.74MB/4956.13MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-22 04:23:45 (2023-Mar-22 11:23:45 GMT)
2023-Mar-22 04:23:46 (2023-Mar-22 11:23:46 GMT): 10%
2023-Mar-22 04:23:46 (2023-Mar-22 11:23:46 GMT): 20%
2023-Mar-22 04:23:46 (2023-Mar-22 11:23:46 GMT): 30%
2023-Mar-22 04:23:46 (2023-Mar-22 11:23:46 GMT): 40%
2023-Mar-22 04:23:46 (2023-Mar-22 11:23:46 GMT): 50%
2023-Mar-22 04:23:47 (2023-Mar-22 11:23:47 GMT): 60%
2023-Mar-22 04:23:47 (2023-Mar-22 11:23:47 GMT): 70%
2023-Mar-22 04:23:47 (2023-Mar-22 11:23:47 GMT): 80%
2023-Mar-22 04:23:47 (2023-Mar-22 11:23:47 GMT): 90%

Finished Calculating power
2023-Mar-22 04:23:47 (2023-Mar-22 11:23:47 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:01, mem(process/total/peak)=4874.20MB/6750.80MB/4956.13MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4874.20MB/6750.80MB/4956.13MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:05, mem(process/total/peak)=4874.20MB/6750.80MB/4956.13MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=4874.20MB/6750.80MB/4956.13MB)
Begin Static Power Report Generation
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      102.75404162 	   71.2111%
Total Switching Power:      39.54854500 	   27.4081%
Total Leakage Power:         1.99247066 	    1.3808%
Total Power:               144.29505763
-----------------------------------------------------------------------------------------
Ended Static Power Report Generation: (cpu=0:00:01, real=0:00:00,
mem(process/total/peak)=4915.54MB/6803.30MB/4956.13MB)


Output file is .//dualcore.post_route.power.rpt.
<CMD> summaryReport -nohtml -outfile dualcore.post_route.summary.rpt
Creating directory summaryReport.
Start to collect the design information.
Build netlist information for Cell dualcore.
Finished collecting the design information.
Generating standard cells used in the design report.
Analyze library ... 
Analyze netlist ... 
Generate no-driven nets information report.
Analyze timing ... 
Analyze floorplan/placement ... 
Analysis Routing ...
Report saved in file dualcore.post_route.summary.rpt.
<CMD> streamOut dualcore.gds2
Parse map file...
Writing GDSII file ...
	****** db unit per micron = 2000 ******
	****** output gds2 file unit per micron = 2000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    170                             COMP
    171                          DIEAREA
    8                                 M1
    9                                 M1
    10                                M1
    11                                M1
    14                                M1
    12                                M1
    13                                M1
    15                                M1
    16                                M1
    17                                M1
    29                                M2
    30                                M2
    31                                M2
    32                                M2
    35                                M2
    33                                M2
    34                                M2
    36                                M2
    37                                M2
    38                                M2
    50                                M3
    51                                M3
    52                                M3
    53                                M3
    56                                M3
    54                                M3
    55                                M3
    57                                M3
    58                                M3
    59                                M3
    71                                M4
    72                                M4
    73                                M4
    74                                M4
    77                                M4
    75                                M4
    76                                M4
    78                                M4
    79                                M4
    80                                M4
    92                                M5
    93                                M5
    94                                M5
    95                                M5
    98                                M5
    96                                M5
    97                                M5
    99                                M5
    100                               M5
    101                               M5
    113                               M6
    114                               M6
    115                               M6
    116                               M6
    119                               M6
    117                               M6
    118                               M6
    120                               M6
    121                               M6
    122                               M6
    134                               M7
    135                               M7
    136                               M7
    137                               M7
    140                               M7
    138                               M7
    139                               M7
    141                               M7
    142                               M7
    143                               M7
    155                               M8
    156                               M8
    157                               M8
    158                               M8
    161                               M8
    159                               M8
    160                               M8
    162                               M8
    163                               M8
    164                               M8
    1                                 CO
    2                                 CO
    5                                 CO
    3                                 CO
    4                                 CO
    6                                 CO
    7                                 CO
    22                              VIA1
    23                              VIA1
    26                              VIA1
    24                              VIA1
    25                              VIA1
    27                              VIA1
    28                              VIA1
    43                              VIA2
    44                              VIA2
    47                              VIA2
    45                              VIA2
    46                              VIA2
    48                              VIA2
    49                              VIA2
    64                              VIA3
    65                              VIA3
    68                              VIA3
    66                              VIA3
    67                              VIA3
    69                              VIA3
    70                              VIA3
    85                              VIA4
    86                              VIA4
    89                              VIA4
    87                              VIA4
    88                              VIA4
    90                              VIA4
    91                              VIA4
    106                             VIA5
    107                             VIA5
    110                             VIA5
    108                             VIA5
    109                             VIA5
    111                             VIA5
    112                             VIA5
    127                             VIA6
    128                             VIA6
    131                             VIA6
    129                             VIA6
    130                             VIA6
    132                             VIA6
    133                             VIA6
    148                             VIA7
    149                             VIA7
    152                             VIA7
    150                             VIA7
    151                             VIA7
    153                             VIA7
    154                             VIA7
    18                                M1
    19                                M1
    20                                M1
    21                                M1
    39                                M2
    40                                M2
    41                                M2
    42                                M2
    60                                M3
    61                                M3
    62                                M3
    63                                M3
    81                                M4
    82                                M4
    83                                M4
    84                                M4
    102                               M5
    103                               M5
    104                               M5
    105                               M5
    123                               M6
    124                               M6
    125                               M6
    126                               M6
    144                               M7
    145                               M7
    146                               M7
    147                               M7
    165                               M8
    166                               M8
    167                               M8
    168                               M8


Stream Out Information Processed for GDS version 3:
Units: 2000 DBU

Object                             Count
----------------------------------------
Instances                          76983

Ports/Pins                           199
    metal layer M3                   199

Nets                              428891
    metal layer M1                  4126
    metal layer M2                237739
    metal layer M3                146541
    metal layer M4                 34476
    metal layer M5                  5507
    metal layer M6                   405
    metal layer M7                    76
    metal layer M8                    21

    Via Instances                 287190

Special Nets                         990
    metal layer M1                   946
    metal layer M2                     4
    metal layer M4                    40

    Via Instances                  19716

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Metal FillDRCs                         0

    Via Instances                      0

Text                               41296
    metal layer M1                  1231
    metal layer M2                 30483
    metal layer M3                  8693
    metal layer M4                   806
    metal layer M5                    74
    metal layer M6                     5
    metal layer M7                     1
    metal layer M8                     3


Blockages                              0


Custom Text                            0


Custom Box                             0

Trim Metal                             0

######Streamout is finished!
<CMD> write_lef_abstract dualcore.lef
<CMD> defOut -netlist -routing dualcore.def
Writing DEF file 'dualcore.def', current time is Wed Mar 22 04:23:54 2023 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file 'dualcore.def' is written, current time is Wed Mar 22 04:23:58 2023 ...
<CMD> saveNetlist dualcore.pnr.v
Writing Netlist "dualcore.pnr.v" ...
<CMD> setAnalysisMode -setup
**WARN: (IMPTCM-70):	Option "-setup" for command setAnalysisMode is obsolete and has been replaced by "-checkType setup". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-checkType setup".
<CMD> set_analysis_view -setup WC_VIEW -hold WC_VIEW
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: WC_VIEW
    RC-Corner Name        : Cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
set_analysis_view/update_rc_corner called to change MMMC setup. New set of RC Corners are a subset of previous MMMC setup and the RC setup information for the new set has remained same. Therefore, parasitic data in the tool brought as per previous MMMC setup is being maintained.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Reading timing constraints file '/tmp/innovus_temp_28781_ieng6-ece-03.ucsd.edu_agnaneswaran_obSaZT/.mmmcIp2W4y/modes/CON/CON.sdc' ...
Current (total cpu=2:33:00, real=0:55:40, peak res=6087.2M, current mem=4217.4M)
dualcore
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:00.0, peak res=4233.5M, current mem=4233.5M)
Current (total cpu=2:33:00, real=0:55:40, peak res=6087.2M, current mem=4233.5M)
Reading latency file '/tmp/innovus_temp_28781_ieng6-ece-03.ucsd.edu_agnaneswaran_obSaZT/.mmmcIp2W4y/views/WC_VIEW/latency.sdc' ...
Total number of combinational cells: 497
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.
<CMD> do_extract_model -view WC_VIEW -format dotlib ${design}_WC.lib
AAE DB initialization (MEM=5211.3 CPU=0:00:00.1 REAL=0:00:00.0) 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (8 T). (MEM=5339.38)
Total number of fetched objects 41077
AAE_INFO-618: Total number of nets in the design is 41140,  99.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=5795.14 CPU=0:00:12.9 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=5712.06 CPU=0:00:14.6 REAL=0:00:04.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 5680.1M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 5712.1M)
Starting SI iteration 2
Start delay calculation (fullDC) (8 T). (MEM=5415.06)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 41077. 
Total number of fetched objects 41077
AAE_INFO-618: Total number of nets in the design is 41140,  15.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=5688.3 CPU=0:00:05.1 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=5688.3 CPU=0:00:05.4 REAL=0:00:01.0)
TAMODEL Cpu User Time =   47.8 sec
TAMODEL Memory Usage  =    8.0 MB
<CMD> write_sdf -view WC_VIEW ${design}_WC.sdf
**WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_delay_calc'. This setting is recommended for generating SDF for functional  simulation applications.
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (8 T). (MEM=5688.1)
Total number of fetched objects 41077
AAE_INFO-618: Total number of nets in the design is 41140,  99.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=5739.39 CPU=0:00:10.9 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=5739.39 CPU=0:00:12.0 REAL=0:00:03.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 5707.4M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 5739.4M)
Starting SI iteration 2
Start delay calculation (fullDC) (8 T). (MEM=5428.39)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 41077. 
Total number of fetched objects 41077
AAE_INFO-618: Total number of nets in the design is 41140,  15.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=5701.63 CPU=0:00:04.7 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=5701.63 CPU=0:00:04.9 REAL=0:00:01.0)
<CMD> setAnalysisMode -hold
**WARN: (IMPTCM-70):	Option "-hold" for command setAnalysisMode is obsolete and has been replaced by "-checkType hold". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-checkType hold".
<CMD> set_analysis_view -setup BC_VIEW -hold BC_VIEW
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'BC_VIEW' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (IMPEXT-3503):	The corner setup has changed in the MMMC flow. New RC corners 'Cmin' have been added, therefore, no parasitic data exists for them. As a result, the parasitic data in the tool from the previous setup is deleted. Extract or restore the parasitic data for all the current corners by calling 'extractRC/spefIn'.
Reading Capacitance Table File /home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: BC_VIEW
    RC-Corner Name        : Cmin
    RC-Corner Index       : 0
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Reading timing constraints file '/tmp/innovus_temp_28781_ieng6-ece-03.ucsd.edu_agnaneswaran_obSaZT/.mmmcApBl18/modes/CON/CON.sdc' ...
Current (total cpu=2:34:46, real=0:56:50, peak res=6087.2M, current mem=4238.1M)
dualcore
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=4254.6M, current mem=4254.6M)
Current (total cpu=2:34:46, real=0:56:50, peak res=6087.2M, current mem=4254.6M)
Reading latency file '/tmp/innovus_temp_28781_ieng6-ece-03.ucsd.edu_agnaneswaran_obSaZT/.mmmcApBl18/views/BC_VIEW/latency.sdc' ...
Total number of combinational cells: 497
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.
<CMD> do_extract_model -view BC_VIEW -format dotlib ${design}_BC.lib
AAE DB initialization (MEM=5200.9 CPU=0:00:00.1 REAL=0:00:00.0) 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'dualcore' of instances=76983 and nets=41140 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design dualcore.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_28781_ieng6-ece-03.ucsd.edu_agnaneswaran_obSaZT/dualcore_28781_YcxytJ.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 5196.9M)
Extracted 10.0004% (CPU Time= 0:00:01.4  MEM= 5277.8M)
Extracted 20.0005% (CPU Time= 0:00:01.7  MEM= 5277.8M)
Extracted 30.0003% (CPU Time= 0:00:02.0  MEM= 5277.8M)
Extracted 40.0004% (CPU Time= 0:00:02.1  MEM= 5277.8M)
Extracted 50.0005% (CPU Time= 0:00:02.4  MEM= 5277.8M)
Extracted 60.0004% (CPU Time= 0:00:02.7  MEM= 5277.8M)
Extracted 70.0005% (CPU Time= 0:00:03.2  MEM= 5281.8M)
Extracted 80.0003% (CPU Time= 0:00:03.7  MEM= 5281.8M)
Extracted 90.0004% (CPU Time= 0:00:05.1  MEM= 5281.8M)
Extracted 100% (CPU Time= 0:00:06.1  MEM= 5281.8M)
Number of Extracted Resistors     : 716792
Number of Extracted Ground Cap.   : 707809
Number of Extracted Coupling Cap. : 1149104
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 5265.8M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:09.1  Real Time: 0:00:09.0  MEM: 5265.789M)
Start delay calculation (fullDC) (8 T). (MEM=5362.27)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Total number of fetched objects 41077
AAE_INFO-618: Total number of nets in the design is 41140,  99.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=5816.04 CPU=0:00:10.5 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=5732.96 CPU=0:00:12.4 REAL=0:00:03.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 5701.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 5733.0M)
Starting SI iteration 2
Start delay calculation (fullDC) (8 T). (MEM=5447.96)
Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 41077. 
Total number of fetched objects 41077
AAE_INFO-618: Total number of nets in the design is 41140,  4.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=5721.2 CPU=0:00:01.6 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=5721.2 CPU=0:00:01.8 REAL=0:00:01.0)
TAMODEL Cpu User Time =   42.2 sec
TAMODEL Memory Usage  =    0.0 MB
<CMD> write_sdf -view BC_VIEW ${design}_BC.sdf
**WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_delay_calc'. This setting is recommended for generating SDF for functional  simulation applications.
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (8 T). (MEM=5721)
Total number of fetched objects 41077
AAE_INFO-618: Total number of nets in the design is 41140,  99.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=5772.29 CPU=0:00:10.0 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=5772.29 CPU=0:00:11.1 REAL=0:00:02.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 5740.3M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:00.0, MEM = 5772.3M)
Starting SI iteration 2
Start delay calculation (fullDC) (8 T). (MEM=5450.29)
Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 41077. 
Total number of fetched objects 41077
AAE_INFO-618: Total number of nets in the design is 41140,  4.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=5723.53 CPU=0:00:01.6 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=5723.53 CPU=0:00:01.8 REAL=0:00:01.0)
<CMD> checkPinAssignment
#% Begin checkPinAssignment (date=03/22 04:28:11, mem=4574.9M)
Checking pins of top cell dualcore ... completed

===========================================================================================================================
                                                checkPinAssignment Summary
===========================================================================================================================
Partition   | pads  | pins   | legal  | illegal | internal | internal illegal | FT     | FT illegal | constant | unplaced |
===========================================================================================================================
dualcore    |     0 |    304 |      0 |     199 |        0 |                0 |      0 |          0 |        0 |      105 |
===========================================================================================================================
TOTAL       |     0 |    304 |      0 |     199 |        0 |                0 |      0 |          0 |        0 |      105 |
===========================================================================================================================
#% End checkPinAssignment (date=03/22 04:28:11, total cpu=0:00:00.1, real=0:00:00.0, peak res=4577.0M, current mem=4577.0M)

*** Memory Usage v#1 (Current mem = 5490.352M, initial mem = 283.785M) ***
*** Message Summary: 3021 warning(s), 5 error(s)

--- Ending "Innovus" (totcpu=2:36:47, real=1:00:04, mem=5490.4M) ---
