================================================================
== Vivado RTL Synthesis Results
================================================================
+ General Information:
    * Date:            Wed Nov 22 21:21:22 +0800 2023
    * Version:         2023.2 (Build 4023990 on Oct 11 2023)
    * Project:         fde_ip
    * Solution:        hls (Vivado IP Flow Target)
    * Product family:  zynq
    * Target device:   xc7z020-clg400-1


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * RTL Synthesis target clock:  10 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== RTL Synthesis Resource Summary
================================================================
LUT:              3573
FF:               2665
DSP:              0
BRAM:             128
URAM:             0
SRL:              0


================================================================
== RTL Synthesis Timing Summary
================================================================
* Timing was met
+----------------+-------------+
| Timing         | Period (ns) |
+----------------+-------------+
| Target         | 10.000      |
| Post-Synthesis | 6.127       |
+----------------+-------------+


================================================================
== RTL Synthesis Resources
================================================================
+----------------------+------+------+-----+------+------+-----+--------+------+---------+----------+--------+
| Name                 | LUT  | FF   | DSP | BRAM | URAM | SRL | Pragma | Impl | Latency | Variable | Source |
+----------------------+------+------+-----+------+------+-----+--------+------+---------+----------+--------+
| inst                 | 3573 | 2665 |     | 128  |      |     |        |      |         |          |        |
|   (inst)             |      | 1098 |     |      |      |     |        |      |         |          |        |
|   control_s_axi_U    | 1312 | 104  |     | 128  |      |     |        |      |         |          |        |
|   grp_decode_fu_217  | 603  | 40   |     |      |      |     |        |      |         |          |        |
|   grp_execute_fu_223 | 1592 | 1421 |     |      |      |     |        |      |         |          |        |
|   grp_fetch_fu_210   | 66   | 2    |     |      |      |     |        |      |         |          |        |
+----------------------+------+------+-----+------+------+-----+--------+------+---------+----------+--------+


================================================================
== RTL Synthesis Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 6.72%  | OK     |
| FD                                                        | 50%       | 2.50%  | OK     |
| LUTRAM+SRL                                                | 25%       | 0.00%  | OK     |
| MUXF7                                                     | 15%       | 0.96%  | OK     |
| DSP                                                       | 80%       | 0.00%  | OK     |
| RAMB/FIFO                                                 | 80%       | 45.71% | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 45.71% | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 998       | 17     | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 3.42   | OK     |
| Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.575ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.403ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== RTL Synthesis Timing Paths
================================================================
* Timing was met
+-------+-------+----------------------------------------------------------+---------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path  | SLACK | STARTPOINT PIN                                           | ENDPOINT PIN                                            | LOGIC LEVELS | MAX FANOUT | DATAPATH DELAY | DATAPATH LOGIC | DATAPATH NET |
|       |       |                                                          |                                                         |              |            |                |          DELAY |        DELAY |
+-------+-------+----------------------------------------------------------+---------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 3.873 | grp_execute_fu_223/pc_val_read_reg_5208_reg[4]/C         | ap_CS_fsm_reg[1]/D                                      |            6 |          4 |          6.120 |          2.088 |        4.032 |
| Path2 | 3.878 | control_s_axi_U/int_code_ram/mem_reg_0_0_6/CLKBWRCLK     | grp_decode_fu_217/d_i_type_write_assign_reg_98_reg[2]/D |            4 |          9 |          6.115 |          3.661 |        2.454 |
| Path3 | 3.889 | grp_execute_fu_223/d_i_opcode_val_read_reg_5201_reg[0]/C | grp_execute_fu_223/result_reg_477_reg[10]/R             |            6 |         33 |          5.503 |          1.433 |        4.070 |
| Path4 | 3.889 | grp_execute_fu_223/d_i_opcode_val_read_reg_5201_reg[0]/C | grp_execute_fu_223/result_reg_477_reg[11]/R             |            6 |         33 |          5.503 |          1.433 |        4.070 |
| Path5 | 3.889 | grp_execute_fu_223/d_i_opcode_val_read_reg_5201_reg[0]/C | grp_execute_fu_223/result_reg_477_reg[1]/R              |            6 |         33 |          5.503 |          1.433 |        4.070 |
+-------+-------+----------------------------------------------------------+---------------------------------------------------------+--------------+------------+----------------+----------------+--------------+

    +------------------------------------------------+----------------------+
    | Path1 Cells                                    | Primitive Type       |
    +------------------------------------------------+----------------------+
    | grp_execute_fu_223/pc_val_read_reg_5208_reg[4] | FLOP_LATCH.flop.FDRE |
    | grp_execute_fu_223/pc_0_fu_64_reg[4]_i_3       | CARRY.others.CARRY4  |
    | grp_execute_fu_223/pc_0_fu_64_reg[8]_i_3       | CARRY.others.CARRY4  |
    | grp_execute_fu_223/pc_0_fu_64[5]_i_2           | LUT.others.LUT6      |
    | grp_execute_fu_223/ap_CS_fsm[8]_i_9            | LUT.others.LUT4      |
    | grp_execute_fu_223/ap_CS_fsm[1]_i_2            | LUT.others.LUT6      |
    | control_s_axi_U/ap_CS_fsm[1]_i_1__2            | LUT.others.LUT5      |
    | ap_CS_fsm_reg[1]                               | FLOP_LATCH.flop.FDRE |
    +------------------------------------------------+----------------------+

    +------------------------------------------------------------------+----------------------+
    | Path2 Cells                                                      | Primitive Type       |
    +------------------------------------------------------------------+----------------------+
    | control_s_axi_U/int_code_ram/mem_reg_0_0_6                       | BMEM.bram.RAMB36E1   |
    | control_s_axi_U/int_code_ram/mem_reg_0_1_6                       | BMEM.bram.RAMB36E1   |
    | grp_decode_fu_217/d_i_type_write_assign_reg_98[0]_i_2            | LUT.others.LUT3      |
    | control_s_axi_U/int_code_ram/d_i_type_write_assign_reg_98[2]_i_2 | LUT.others.LUT5      |
    | control_s_axi_U/int_code_ram/d_i_type_write_assign_reg_98[2]_i_1 | LUT.others.LUT6      |
    | grp_decode_fu_217/d_i_type_write_assign_reg_98_reg[2]            | FLOP_LATCH.flop.FDRE |
    +------------------------------------------------------------------+----------------------+

    +--------------------------------------------------------+----------------------+
    | Path3 Cells                                            | Primitive Type       |
    +--------------------------------------------------------+----------------------+
    | grp_execute_fu_223/d_i_opcode_val_read_reg_5201_reg[0] | FLOP_LATCH.flop.FDRE |
    | grp_execute_fu_223/ap_predicate_pred380_state4_i_2     | LUT.others.LUT5      |
    | grp_execute_fu_223/result_reg_477[15]_i_3              | LUT.others.LUT5      |
    | grp_execute_fu_223/result_reg_477[31]_i_28             | LUT.others.LUT4      |
    | grp_execute_fu_223/result_reg_477[31]_i_27             | LUT.others.LUT5      |
    | grp_execute_fu_223/result_reg_477[15]_i_5              | LUT.others.LUT6      |
    | grp_execute_fu_223/result_reg_477[11]_i_1              | LUT.others.LUT6      |
    | grp_execute_fu_223/result_reg_477_reg[10]              | FLOP_LATCH.flop.FDRE |
    +--------------------------------------------------------+----------------------+

    +--------------------------------------------------------+----------------------+
    | Path4 Cells                                            | Primitive Type       |
    +--------------------------------------------------------+----------------------+
    | grp_execute_fu_223/d_i_opcode_val_read_reg_5201_reg[0] | FLOP_LATCH.flop.FDRE |
    | grp_execute_fu_223/ap_predicate_pred380_state4_i_2     | LUT.others.LUT5      |
    | grp_execute_fu_223/result_reg_477[15]_i_3              | LUT.others.LUT5      |
    | grp_execute_fu_223/result_reg_477[31]_i_28             | LUT.others.LUT4      |
    | grp_execute_fu_223/result_reg_477[31]_i_27             | LUT.others.LUT5      |
    | grp_execute_fu_223/result_reg_477[15]_i_5              | LUT.others.LUT6      |
    | grp_execute_fu_223/result_reg_477[11]_i_1              | LUT.others.LUT6      |
    | grp_execute_fu_223/result_reg_477_reg[11]              | FLOP_LATCH.flop.FDRE |
    +--------------------------------------------------------+----------------------+

    +--------------------------------------------------------+----------------------+
    | Path5 Cells                                            | Primitive Type       |
    +--------------------------------------------------------+----------------------+
    | grp_execute_fu_223/d_i_opcode_val_read_reg_5201_reg[0] | FLOP_LATCH.flop.FDRE |
    | grp_execute_fu_223/ap_predicate_pred380_state4_i_2     | LUT.others.LUT5      |
    | grp_execute_fu_223/result_reg_477[15]_i_3              | LUT.others.LUT5      |
    | grp_execute_fu_223/result_reg_477[31]_i_28             | LUT.others.LUT4      |
    | grp_execute_fu_223/result_reg_477[31]_i_27             | LUT.others.LUT5      |
    | grp_execute_fu_223/result_reg_477[15]_i_5              | LUT.others.LUT6      |
    | grp_execute_fu_223/result_reg_477[11]_i_1              | LUT.others.LUT6      |
    | grp_execute_fu_223/result_reg_477_reg[1]               | FLOP_LATCH.flop.FDRE |
    +--------------------------------------------------------+----------------------+


================================================================
== RTL Synthesis Vivado Reports
================================================================
+--------------------------+---------------------------------------------------------------+
| Report Type              | Report Location                                               |
+--------------------------+---------------------------------------------------------------+
| design_analysis          | impl/verilog/report/fde_ip_design_analysis_synth.rpt          |
| failfast                 | impl/verilog/report/fde_ip_failfast_synth.rpt                 |
| timing                   | impl/verilog/report/fde_ip_timing_synth.rpt                   |
| timing_paths             | impl/verilog/report/fde_ip_timing_paths_synth.rpt             |
| utilization              | impl/verilog/report/fde_ip_utilization_synth.rpt              |
| utilization_hierarchical | impl/verilog/report/fde_ip_utilization_hierarchical_synth.rpt |
+--------------------------+---------------------------------------------------------------+


