# Reading pref.tcl
# do ALU_n_bit_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/joshr/OneDrive/Desktop/University\ of\ San\ Carlos/USC\ Year\ 3\ -\ Sem\ 1/HDL/Laboratories/LE5/Verilog/ALU_n-bit {C:/Users/joshr/OneDrive/Desktop/University of San Carlos/USC Year 3 - Sem 1/HDL/Laboratories/LE5/Verilog/ALU_n-bit/ALU_n_bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:39:47 on Nov 23,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/joshr/OneDrive/Desktop/University of San Carlos/USC Year 3 - Sem 1/HDL/Laboratories/LE5/Verilog/ALU_n-bit" C:/Users/joshr/OneDrive/Desktop/University of San Carlos/USC Year 3 - Sem 1/HDL/Laboratories/LE5/Verilog/ALU_n-bit/ALU_n_bit.v 
# -- Compiling module ALU_n_bit
# 
# Top level modules:
# 	ALU_n_bit
# End time: 22:39:47 on Nov 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/joshr/OneDrive/Desktop/University\ of\ San\ Carlos/USC\ Year\ 3\ -\ Sem\ 1/HDL/Laboratories/LE5/Verilog/ALU_n-bit {C:/Users/joshr/OneDrive/Desktop/University of San Carlos/USC Year 3 - Sem 1/HDL/Laboratories/LE5/Verilog/ALU_n-bit/tb_ALU_n_bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:39:49 on Nov 23,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/joshr/OneDrive/Desktop/University of San Carlos/USC Year 3 - Sem 1/HDL/Laboratories/LE5/Verilog/ALU_n-bit" C:/Users/joshr/OneDrive/Desktop/University of San Carlos/USC Year 3 - Sem 1/HDL/Laboratories/LE5/Verilog/ALU_n-bit/tb_ALU_n_bit.v 
# -- Compiling module tb_ALU_n_bit
# 
# Top level modules:
# 	tb_ALU_n_bit
# End time: 22:39:49 on Nov 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  tb_ALU_n_bit
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" tb_ALU_n_bit 
# Start time: 22:39:49 on Nov 23,2023
# Loading work.tb_ALU_n_bit
# Loading work.ALU_n_bit
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Test Bench | 4-bit ALU_n_bit...
# Addition with Carry...
# Time =  0 ns | Mode = 000 | A = 0000 | B = 0001 | CB_in = 0 | Result = 0001 | CB_out = 0
# Time = 10 ns | Mode = 000 | A = 1111 | B = 0001 | CB_in = 0 | Result = 0000 | CB_out = 1
# Time = 20 ns | Mode = 000 | A = 0010 | B = 0100 | CB_in = 0 | Result = 0110 | CB_out = 0
# Subtraction with Borrow...
# Time = 30 ns | Mode = 001 | A = 0000 | B = 0001 | CB_in = 0 | Result = 0001 | CB_out = 1
# Time = 40 ns | Mode = 001 | A = 1111 | B = 0001 | CB_in = 0 | Result = 1110 | CB_out = 0
# Time = 50 ns | Mode = 001 | A = 0010 | B = 0100 | CB_in = 0 | Result = 0010 | CB_out = 1
# Bitwise AND of A and B...
# Time = 60 ns | Mode = 010 | A = 0000 | B = 0001 | CB_in = 0 | Result = 0000 | CB_out = 0
# Time = 70 ns | Mode = 010 | A = 1111 | B = 0001 | CB_in = 0 | Result = 0001 | CB_out = 0
# Time = 80 ns | Mode = 010 | A = 0010 | B = 0100 | CB_in = 0 | Result = 0000 | CB_out = 0
# Bitwise OR of A and B...
# Time = 90 ns | Mode = 011 | A = 0000 | B = 0001 | CB_in = 0 | Result = 0001 | CB_out = 0
# Time = 100 ns | Mode = 011 | A = 1111 | B = 0001 | CB_in = 0 | Result = 1111 | CB_out = 0
# Time = 110 ns | Mode = 011 | A = 0010 | B = 0100 | CB_in = 0 | Result = 0110 | CB_out = 0
# Bitwise XOR of A and B...
# Time = 120 ns | Mode = 100 | A = 0000 | B = 0001 | CB_in = 0 | Result = 0001 | CB_out = 0
# Time = 130 ns | Mode = 100 | A = 1111 | B = 0001 | CB_in = 0 | Result = 1110 | CB_out = 0
# Time = 140 ns | Mode = 100 | A = 0010 | B = 0100 | CB_in = 0 | Result = 0110 | CB_out = 0
# Complement of A...
# Time = 150 ns | Mode = 101 | A = 0000 | B = 0000 | CB_in = 0 | Result = 1111 | CB_out = 0
# Time = 160 ns | Mode = 101 | A = 1111 | B = 0000 | CB_in = 0 | Result = 0000 | CB_out = 0
# Time = 170 ns | Mode = 101 | A = 0010 | B = 0000 | CB_in = 0 | Result = 1101 | CB_out = 0
# Increment A...
# Time = 180 ns | Mode = 110 | A = 0000 | B = 0000 | CB_in = 0 | Result = 0001 | CB_out = 0
# Time = 190 ns | Mode = 110 | A = 1111 | B = 0000 | CB_in = 0 | Result = 0000 | CB_out = 1
# Time = 200 ns | Mode = 110 | A = 0010 | B = 0000 | CB_in = 0 | Result = 0011 | CB_out = 0
# Decrement A...
# Time = 210 ns | Mode = 111 | A = 0000 | B = 0000 | CB_in = 0 | Result = 0001 | CB_out = 1
# Time = 220 ns | Mode = 111 | A = 1111 | B = 0000 | CB_in = 0 | Result = 1110 | CB_out = 0
# Time = 230 ns | Mode = 111 | A = 0010 | B = 0000 | CB_in = 0 | Result = 0001 | CB_out = 0
# ** Note: $stop    : C:/Users/joshr/OneDrive/Desktop/University of San Carlos/USC Year 3 - Sem 1/HDL/Laboratories/LE5/Verilog/ALU_n-bit/tb_ALU_n_bit.v(67)
#    Time: 240 ns  Iteration: 0  Instance: /tb_ALU_n_bit
# Break in Module tb_ALU_n_bit at C:/Users/joshr/OneDrive/Desktop/University of San Carlos/USC Year 3 - Sem 1/HDL/Laboratories/LE5/Verilog/ALU_n-bit/tb_ALU_n_bit.v line 67
# End time: 23:13:34 on Nov 23,2023, Elapsed time: 0:33:45
# Errors: 0, Warnings: 0
