
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 25000000
Simulation Instructions: 25000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /home/ravi/ACA/pa2-race-of-prefetchers-random/Traces/bc-0.trace.gz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
cpu0_L2C IP-based stride prefetcher
WARNING: The extended signature CACHE::prefetch_line(ip, base_addr, pf_addr, fill_this_level, prefetch_metadata) is deprecated.
WARNING: Use CACHE::prefetch_line(pf_addr, fill_this_level, prefetch_metadata) instead.
Heartbeat CPU 0 instructions: 10000002 cycles: 3203426 heartbeat IPC: 3.12166 cumulative IPC: 3.12166 (Simulation time: 0 hr 0 min 54 sec) 
Heartbeat CPU 0 instructions: 20000001 cycles: 5712250 heartbeat IPC: 3.98593 cumulative IPC: 3.50125 (Simulation time: 0 hr 1 min 35 sec) 

Warmup complete CPU 0 instructions: 25000003 cycles: 6963681 (Simulation time: 0 hr 2 min 5 sec) 

Heartbeat CPU 0 instructions: 30000001 cycles: 43595491 heartbeat IPC: 0.263969 cumulative IPC: 0.136493 (Simulation time: 0 hr 3 min 23 sec) 
Heartbeat CPU 0 instructions: 40000002 cycles: 119083137 heartbeat IPC: 0.132472 cumulative IPC: 0.133786 (Simulation time: 0 hr 5 min 15 sec) 
Heartbeat CPU 0 instructions: 50000002 cycles: 194469392 heartbeat IPC: 0.13265 cumulative IPC: 0.133329 (Simulation time: 0 hr 6 min 58 sec) 
Finished CPU 0 instructions: 25000004 cycles: 187505712 cumulative IPC: 0.133329 (Simulation time: 0 hr 6 min 58 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.133329 instructions: 25000004 cycles: 187505712
cpu0_DTLB TOTAL     ACCESS:    5782009  HIT:    5048228  MISS:     733781
cpu0_DTLB LOAD      ACCESS:    4554506  HIT:    4076513  MISS:     477993
cpu0_DTLB RFO       ACCESS:    1227503  HIT:     971715  MISS:     255788
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 13.8802 cycles
cpu0_ITLB TOTAL     ACCESS:    3107161  HIT:    3107161  MISS:          0
cpu0_ITLB LOAD      ACCESS:    3107161  HIT:    3107161  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:         86  HIT:         86  MISS:          0
cpu0_L1I LOAD      ACCESS:         86  HIT:         86  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:     733781  HIT:     397123  MISS:     336658
cpu0_STLB LOAD      ACCESS:     477993  HIT:     310202  MISS:     167791
cpu0_STLB RFO       ACCESS:     255788  HIT:      86921  MISS:     168867
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 10.4517 cycles
cpu0_L1D TOTAL     ACCESS:    6848588  HIT:    4761893  MISS:    2086695
cpu0_L1D LOAD      ACCESS:    5222399  HIT:    3148130  MISS:    2074269
cpu0_L1D RFO       ACCESS:    1299105  HIT:    1288073  MISS:      11032
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:     327084  HIT:     325690  MISS:       1394
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 169.78 cycles
cpu0_L2C TOTAL     ACCESS:    3043041  HIT:    1083601  MISS:    1959440
cpu0_L2C LOAD      ACCESS:    2074269  HIT:     222393  MISS:    1851876
cpu0_L2C RFO       ACCESS:      11032  HIT:        128  MISS:      10904
cpu0_L2C PREFETCH  ACCESS:     307525  HIT:     210925  MISS:      96600
cpu0_L2C WRITEBACK ACCESS:     648821  HIT:     648808  MISS:         13
cpu0_L2C TRANSLATION ACCESS:       1394  HIT:       1347  MISS:         47
cpu0_L2C PREFETCH  REQUESTED:     322184  ISSUED:     312521  USEFUL:      21414  USELESS:      75477
cpu0_L2C AVERAGE MISS LATENCY: 183.066 cycles
LLC TOTAL     ACCESS:    2593783  HIT:    1255050  MISS:    1338733
LLC LOAD      ACCESS:    1851876  HIT:     610999  MISS:    1240877
LLC RFO       ACCESS:      10904  HIT:        515  MISS:      10389
LLC PREFETCH  ACCESS:      96629  HIT:       9267  MISS:      87362
LLC WRITEBACK ACCESS:     634327  HIT:     634258  MISS:         69
LLC TRANSLATION ACCESS:         47  HIT:         11  MISS:         36
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 237.235 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      58774  ROW_BUFFER_MISS:    1279217
 DBUS AVG_CONGESTED_CYCLE:    3.95791
 WQ ROW_BUFFER_HIT:       1070  ROW_BUFFER_MISS:     542051  FULL:          0


CPU 0 Branch Prediction Accuracy: 81.1279% MPKI: 35.6282 Average ROB Occupancy at Mispredict: 22.2503
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 35.6282
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

