Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Reading design: procesador4bits.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "procesador4bits.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "procesador4bits"
Output Format                      : NGC
Target Device                      : xc7a100t-3-ftg256

---- Source Options
Top Module Name                    : procesador4bits
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "F:\Documentos David\Universidad\3ero A\Arquitectura de ordenadores\tarea\tercera unidad\trabajo final\EjercicioBitSlice\EjercicioBitSlice\sumador1bit.vhd" into library work
Parsing entity <sumador1bit>.
Parsing architecture <Behavioral> of entity <sumador1bit>.
Parsing VHDL file "F:\Documentos David\Universidad\3ero A\Arquitectura de ordenadores\tarea\tercera unidad\trabajo final\EjercicioBitSlice\EjercicioBitSlice\restador1bit.vhd" into library work
Parsing entity <restador1bit>.
Parsing architecture <Behavioral> of entity <restador1bit>.
Parsing VHDL file "F:\Documentos David\Universidad\3ero A\Arquitectura de ordenadores\tarea\tercera unidad\trabajo final\EjercicioBitSlice\EjercicioBitSlice\xor4bits.vhd" into library work
Parsing entity <xor4bits>.
Parsing architecture <Behavioral> of entity <xor4bits>.
Parsing VHDL file "F:\Documentos David\Universidad\3ero A\Arquitectura de ordenadores\tarea\tercera unidad\trabajo final\EjercicioBitSlice\EjercicioBitSlice\sumador4bits.vhd" into library work
Parsing entity <sumador4bits>.
Parsing architecture <Behavioral> of entity <sumador4bits>.
Parsing VHDL file "F:\Documentos David\Universidad\3ero A\Arquitectura de ordenadores\tarea\tercera unidad\trabajo final\EjercicioBitSlice\EjercicioBitSlice\restador4bits.vhd" into library work
Parsing entity <restador4bits>.
Parsing architecture <Behavioral> of entity <restador4bits>.
Parsing VHDL file "F:\Documentos David\Universidad\3ero A\Arquitectura de ordenadores\tarea\tercera unidad\trabajo final\EjercicioBitSlice\EjercicioBitSlice\or4bits.vhd" into library work
Parsing entity <or4bits>.
Parsing architecture <Behavioral> of entity <or4bits>.
Parsing VHDL file "F:\Documentos David\Universidad\3ero A\Arquitectura de ordenadores\tarea\tercera unidad\trabajo final\EjercicioBitSlice\EjercicioBitSlice\multiplexor.vhd" into library work
Parsing entity <multiplexor4bits>.
Parsing architecture <Behavioral> of entity <multiplexor4bits>.
Parsing VHDL file "F:\Documentos David\Universidad\3ero A\Arquitectura de ordenadores\tarea\tercera unidad\trabajo final\EjercicioBitSlice\EjercicioBitSlice\complemento4bits.vhd" into library work
Parsing entity <complemento4bits>.
Parsing architecture <Behavioral> of entity <complemento4bits>.
Parsing VHDL file "F:\Documentos David\Universidad\3ero A\Arquitectura de ordenadores\tarea\tercera unidad\trabajo final\EjercicioBitSlice\EjercicioBitSlice\registro_instrucciones4bits.vhd" into library work
Parsing entity <registro4bits>.
Parsing architecture <Behavioral> of entity <registro4bits>.
Parsing VHDL file "F:\Documentos David\Universidad\3ero A\Arquitectura de ordenadores\tarea\tercera unidad\trabajo final\EjercicioBitSlice\EjercicioBitSlice\ram16x4bits.vhd" into library work
Parsing entity <ram16x4bits>.
Parsing architecture <Behavioral> of entity <ram16x4bits>.
Parsing VHDL file "F:\Documentos David\Universidad\3ero A\Arquitectura de ordenadores\tarea\tercera unidad\trabajo final\EjercicioBitSlice\EjercicioBitSlice\gen_ciclos_clk.vhd" into library work
Parsing entity <gen_ciclos_clk>.
Parsing architecture <Behavioral> of entity <gen_ciclos_clk>.
Parsing VHDL file "F:\Documentos David\Universidad\3ero A\Arquitectura de ordenadores\tarea\tercera unidad\trabajo final\EjercicioBitSlice\EjercicioBitSlice\Contador.vhd" into library work
Parsing entity <contador>.
Parsing architecture <Behavioral> of entity <contador>.
Parsing VHDL file "F:\Documentos David\Universidad\3ero A\Arquitectura de ordenadores\tarea\tercera unidad\trabajo final\EjercicioBitSlice\EjercicioBitSlice\alu4bits.vhd" into library work
Parsing entity <alu4bits>.
Parsing architecture <Behavioral> of entity <alu4bits>.
Parsing VHDL file "F:\Documentos David\Universidad\3ero A\Arquitectura de ordenadores\tarea\tercera unidad\trabajo final\EjercicioBitSlice\EjercicioBitSlice\procesador4bits.vhd" into library work
Parsing entity <procesador4bits>.
Parsing architecture <Behavioral> of entity <procesador4bits>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <procesador4bits> (architecture <Behavioral>) from library <work>.

Elaborating entity <gen_ciclos_clk> (architecture <Behavioral>) from library <work>.

Elaborating entity <contador> (architecture <Behavioral>) from library <work>.

Elaborating entity <ram16x4bits> (architecture <Behavioral>) from library <work>.

Elaborating entity <registro4bits> (architecture <Behavioral>) from library <work>.

Elaborating entity <alu4bits> (architecture <Behavioral>) from library <work>.

Elaborating entity <restador4bits> (architecture <Behavioral>) from library <work>.

Elaborating entity <restador1bit> (architecture <Behavioral>) from library <work>.

Elaborating entity <xor4bits> (architecture <Behavioral>) from library <work>.

Elaborating entity <sumador4bits> (architecture <Behavioral>) from library <work>.

Elaborating entity <sumador1bit> (architecture <Behavioral>) from library <work>.

Elaborating entity <complemento4bits> (architecture <Behavioral>) from library <work>.

Elaborating entity <or4bits> (architecture <Behavioral>) from library <work>.

Elaborating entity <multiplexor4bits> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:634 - "F:\Documentos David\Universidad\3ero A\Arquitectura de ordenadores\tarea\tercera unidad\trabajo final\EjercicioBitSlice\EjercicioBitSlice\alu4bits.vhd" Line 96: Net <s_c1> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <procesador4bits>.
    Related source file is "F:\Documentos David\Universidad\3ero A\Arquitectura de ordenadores\tarea\tercera unidad\trabajo final\EjercicioBitSlice\EjercicioBitSlice\procesador4bits.vhd".
INFO:Xst:3210 - "F:\Documentos David\Universidad\3ero A\Arquitectura de ordenadores\tarea\tercera unidad\trabajo final\EjercicioBitSlice\EjercicioBitSlice\procesador4bits.vhd" line 81: Output port <Cout_alu> of the instance <paso6_alu> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <procesador4bits> synthesized.

Synthesizing Unit <gen_ciclos_clk>.
    Related source file is "F:\Documentos David\Universidad\3ero A\Arquitectura de ordenadores\tarea\tercera unidad\trabajo final\EjercicioBitSlice\EjercicioBitSlice\gen_ciclos_clk.vhd".
    Found 8-bit register for signal <y>.
    Found 3-bit register for signal <selector>.
    Found 25-bit register for signal <cnt>.
    Found 3-bit adder for signal <selector[2]_GND_6_o_add_2_OUT> created at line 38.
    Found 25-bit adder for signal <cnt[24]_GND_6_o_add_3_OUT> created at line 40.
    Found 8x8-bit Read Only RAM for signal <selector[2]_PWR_6_o_wide_mux_1_OUT>
    Summary:
	inferred   1 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred  36 D-type flip-flop(s).
Unit <gen_ciclos_clk> synthesized.

Synthesizing Unit <contador>.
    Related source file is "F:\Documentos David\Universidad\3ero A\Arquitectura de ordenadores\tarea\tercera unidad\trabajo final\EjercicioBitSlice\EjercicioBitSlice\Contador.vhd".
    Found 4-bit register for signal <count>.
    Found 4-bit adder for signal <count[3]_GND_8_o_add_1_OUT> created at line 23.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
Unit <contador> synthesized.

Synthesizing Unit <ram16x4bits>.
    Related source file is "F:\Documentos David\Universidad\3ero A\Arquitectura de ordenadores\tarea\tercera unidad\trabajo final\EjercicioBitSlice\EjercicioBitSlice\ram16x4bits.vhd".
    Found 16x4-bit dual-port RAM <Mram_ram> for signal <ram>.
    Found 4-bit register for signal <read_address>.
    Summary:
	inferred   1 RAM(s).
	inferred   4 D-type flip-flop(s).
Unit <ram16x4bits> synthesized.

Synthesizing Unit <registro4bits>.
    Related source file is "F:\Documentos David\Universidad\3ero A\Arquitectura de ordenadores\tarea\tercera unidad\trabajo final\EjercicioBitSlice\EjercicioBitSlice\registro_instrucciones4bits.vhd".
    Found 4-bit register for signal <salidas>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <registro4bits> synthesized.

Synthesizing Unit <alu4bits>.
    Related source file is "F:\Documentos David\Universidad\3ero A\Arquitectura de ordenadores\tarea\tercera unidad\trabajo final\EjercicioBitSlice\EjercicioBitSlice\alu4bits.vhd".
INFO:Xst:3210 - "F:\Documentos David\Universidad\3ero A\Arquitectura de ordenadores\tarea\tercera unidad\trabajo final\EjercicioBitSlice\EjercicioBitSlice\alu4bits.vhd" line 104: Output port <cout> of the instance <incremento1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\Documentos David\Universidad\3ero A\Arquitectura de ordenadores\tarea\tercera unidad\trabajo final\EjercicioBitSlice\EjercicioBitSlice\alu4bits.vhd" line 106: Output port <cout> of the instance <decremento1> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <s_c1> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <s_c2> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	inferred   2 Multiplexer(s).
Unit <alu4bits> synthesized.

Synthesizing Unit <restador4bits>.
    Related source file is "F:\Documentos David\Universidad\3ero A\Arquitectura de ordenadores\tarea\tercera unidad\trabajo final\EjercicioBitSlice\EjercicioBitSlice\restador4bits.vhd".
    Summary:
	no macro.
Unit <restador4bits> synthesized.

Synthesizing Unit <restador1bit>.
    Related source file is "F:\Documentos David\Universidad\3ero A\Arquitectura de ordenadores\tarea\tercera unidad\trabajo final\EjercicioBitSlice\EjercicioBitSlice\restador1bit.vhd".
    Summary:
Unit <restador1bit> synthesized.

Synthesizing Unit <xor4bits>.
    Related source file is "F:\Documentos David\Universidad\3ero A\Arquitectura de ordenadores\tarea\tercera unidad\trabajo final\EjercicioBitSlice\EjercicioBitSlice\xor4bits.vhd".
    Summary:
Unit <xor4bits> synthesized.

Synthesizing Unit <sumador4bits>.
    Related source file is "F:\Documentos David\Universidad\3ero A\Arquitectura de ordenadores\tarea\tercera unidad\trabajo final\EjercicioBitSlice\EjercicioBitSlice\sumador4bits.vhd".
    Summary:
	no macro.
Unit <sumador4bits> synthesized.

Synthesizing Unit <sumador1bit>.
    Related source file is "F:\Documentos David\Universidad\3ero A\Arquitectura de ordenadores\tarea\tercera unidad\trabajo final\EjercicioBitSlice\EjercicioBitSlice\sumador1bit.vhd".
    Summary:
Unit <sumador1bit> synthesized.

Synthesizing Unit <complemento4bits>.
    Related source file is "F:\Documentos David\Universidad\3ero A\Arquitectura de ordenadores\tarea\tercera unidad\trabajo final\EjercicioBitSlice\EjercicioBitSlice\complemento4bits.vhd".
    Summary:
	no macro.
Unit <complemento4bits> synthesized.

Synthesizing Unit <or4bits>.
    Related source file is "F:\Documentos David\Universidad\3ero A\Arquitectura de ordenadores\tarea\tercera unidad\trabajo final\EjercicioBitSlice\EjercicioBitSlice\or4bits.vhd".
    Summary:
	no macro.
Unit <or4bits> synthesized.

Synthesizing Unit <multiplexor4bits>.
    Related source file is "F:\Documentos David\Universidad\3ero A\Arquitectura de ordenadores\tarea\tercera unidad\trabajo final\EjercicioBitSlice\EjercicioBitSlice\multiplexor.vhd".
    Summary:
	inferred   8 Multiplexer(s).
Unit <multiplexor4bits> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x4-bit dual-port RAM                                : 1
 8x8-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 3
 25-bit adder                                          : 1
 3-bit adder                                           : 1
 4-bit adder                                           : 1
# Registers                                            : 9
 25-bit register                                       : 1
 3-bit register                                        : 1
 4-bit register                                        : 6
 8-bit register                                        : 1
# Multiplexers                                         : 10
 1-bit 2-to-1 multiplexer                              : 2
 4-bit 2-to-1 multiplexer                              : 8
# Xors                                                 : 25
 1-bit xor2                                            : 24
 4-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:2677 - Node <y_5> of sequential type is unconnected in block <paso1_gen>.
WARNING:Xst:2677 - Node <y_7> of sequential type is unconnected in block <paso1_gen>.

Synthesizing (advanced) Unit <contador>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <contador> synthesized (advanced).

Synthesizing (advanced) Unit <gen_ciclos_clk>.
The following registers are absorbed into counter <selector>: 1 register on signal <selector>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
INFO:Xst:3231 - The small RAM <Mram_selector[2]_PWR_6_o_wide_mux_1_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 8-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <selector>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <gen_ciclos_clk> synthesized (advanced).

Synthesizing (advanced) Unit <ram16x4bits>.
INFO:Xst:3231 - The small RAM <Mram_ram> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 4-bit                     |          |
    |     clkA           | connected to signal <clock>         | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <address>       |          |
    |     diA            | connected to signal <datain>        |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 4-bit                     |          |
    |     addrB          | connected to signal <read_address>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <ram16x4bits> synthesized (advanced).
WARNING:Xst:2677 - Node <y_5> of sequential type is unconnected in block <gen_ciclos_clk>.
WARNING:Xst:2677 - Node <y_7> of sequential type is unconnected in block <gen_ciclos_clk>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x4-bit dual-port distributed RAM                    : 1
 8x8-bit single-port distributed Read Only RAM         : 1
# Counters                                             : 3
 25-bit up counter                                     : 1
 3-bit up counter                                      : 1
 4-bit up counter                                      : 1
# Registers                                            : 26
 Flip-Flops                                            : 26
# Multiplexers                                         : 10
 1-bit 2-to-1 multiplexer                              : 2
 4-bit 2-to-1 multiplexer                              : 8
# Xors                                                 : 25
 1-bit xor2                                            : 24
 4-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <procesador4bits> ...

Optimizing unit <gen_ciclos_clk> ...

Optimizing unit <alu4bits> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block procesador4bits, actual ratio is 0.
FlipFlop paso8_acum/salidas_3 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop paso8_acum/salidas_2 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop paso8_acum/salidas_1 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop paso8_acum/salidas_0 has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 62
 Flip-Flops                                            : 62

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : procesador4bits.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 129
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 24
#      LUT2                        : 4
#      LUT3                        : 2
#      LUT4                        : 6
#      LUT5                        : 9
#      LUT6                        : 30
#      MUXCY                       : 24
#      VCC                         : 1
#      XORCY                       : 25
# FlipFlops/Latches                : 62
#      FD                          : 20
#      FD_1                        : 20
#      FDE                         : 3
#      FDE_1                       : 6
#      FDR                         : 13
# RAMS                             : 4
#      RAM32X1D                    : 4
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 10
#      IBUF                        : 6
#      OBUF                        : 4

Device utilization summary:
---------------------------

Selected Device : 7a100tftg256-3 


Slice Logic Utilization: 
 Number of Slice Registers:              58  out of  126800     0%  
 Number of Slice LUTs:                   86  out of  63400     0%  
    Number used as Logic:                78  out of  63400     0%  
    Number used as Memory:                8  out of  19000     0%  
       Number used as RAM:                8

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     92
   Number with an unused Flip Flop:      34  out of     92    36%  
   Number with an unused LUT:             6  out of     92     6%  
   Number of fully used LUT-FF pairs:    52  out of     92    56%  
   Number of unique control sets:        10

IO Utilization: 
 Number of IOs:                          11
 Number of bonded IOBs:                  11  out of    170     6%  
    IOB Flip Flops/Latches:               4

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+----------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)            | Load  |
-----------------------------------+----------------------------------+-------+
clk                                | BUFGP                            | 42    |
paso1_gen/y_6                      | NONE(paso8_acum/salidas_3)       | 8     |
paso1_gen/y_4                      | NONE(paso7_acum_temp/salidas_3)  | 4     |
paso1_gen/y_2                      | NONE(paso5_reg_datos/salidas_3)  | 4     |
paso1_gen/y_0                      | NONE(paso4_reg_instruc/salidas_3)| 4     |
xe(paso1_gen/e1:O)                 | NONE(*)(paso2_cont/count_0)      | 4     |
-----------------------------------+----------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 2.707ns (Maximum Frequency: 369.405MHz)
   Minimum input arrival time before clock: 1.036ns
   Maximum output required time after clock: 0.643ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.707ns (frequency: 369.405MHz)
  Total number of paths / destination ports: 1221 / 68
-------------------------------------------------------------------------
Delay:               2.707ns (Levels of Logic = 2)
  Source:            paso1_gen/cnt_13 (FF)
  Destination:       paso1_gen/cnt_24 (FF)
  Source Clock:      clk falling
  Destination Clock: clk falling

  Data Path: paso1_gen/cnt_13 to paso1_gen/cnt_24
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.361   0.697  paso1_gen/cnt_13 (paso1_gen/cnt_13)
     LUT6:I0->O           26   0.097   0.789  paso1_gen/PWR_6_o_cnt[24]_equal_1_o<24>1 (paso1_gen/PWR_6_o_cnt[24]_equal_1_o<24>)
     LUT5:I0->O            9   0.097   0.316  paso1_gen/PWR_6_o_cnt[24]_equal_1_o<24>5 (paso1_gen/PWR_6_o_cnt[24]_equal_1_o)
     FDR:R                     0.349          paso1_gen/cnt_16
    ----------------------------------------
    Total                      2.707ns (0.904ns logic, 1.803ns route)
                                       (33.4% logic, 66.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'xe'
  Clock period: 1.812ns (frequency: 551.998MHz)
  Total number of paths / destination ports: 26 / 8
-------------------------------------------------------------------------
Delay:               1.812ns (Levels of Logic = 1)
  Source:            paso2_cont/count_3 (FF)
  Destination:       paso2_cont/count_0 (FF)
  Source Clock:      xe rising
  Destination Clock: xe rising

  Data Path: paso2_cont/count_3 to paso2_cont/count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              7   0.361   0.711  paso2_cont/count_3 (paso2_cont/count_3)
     LUT5:I0->O            4   0.097   0.293  paso2_cont/reset_count[3]_OR_29_o1 (paso2_cont/reset_count[3]_OR_29_o)
     FDR:R                     0.349          paso2_cont/count_0
    ----------------------------------------
    Total                      1.812ns (0.807ns logic, 1.005ns route)
                                       (44.5% logic, 55.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.654ns (Levels of Logic = 1)
  Source:            we (PAD)
  Destination:       paso3_mem/Mram_ram1 (RAM)
  Destination Clock: clk rising

  Data Path: we to paso3_mem/Mram_ram1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   0.001   0.293  we_IBUF (we_IBUF)
     RAM32X1D:WE               0.360          paso3_mem/Mram_ram1
    ----------------------------------------
    Total                      0.654ns (0.361ns logic, 0.293ns route)
                                       (55.2% logic, 44.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'xe'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              1.036ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       paso2_cont/count_0 (FF)
  Destination Clock: xe rising

  Data Path: reset to paso2_cont/count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.001   0.295  reset_IBUF (reset_IBUF)
     LUT5:I4->O            4   0.097   0.293  paso2_cont/reset_count[3]_OR_29_o1 (paso2_cont/reset_count[3]_OR_29_o)
     FDR:R                     0.349          paso2_cont/count_0
    ----------------------------------------
    Total                      1.036ns (0.447ns logic, 0.589ns route)
                                       (43.2% logic, 56.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'paso1_gen/y_6'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              0.643ns (Levels of Logic = 1)
  Source:            paso8_acum/salidas_3_1 (FF)
  Destination:       salCPU<3> (PAD)
  Source Clock:      paso1_gen/y_6 falling

  Data Path: paso8_acum/salidas_3_1 to salCPU<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q             1   0.364   0.279  paso8_acum/salidas_3_1 (paso8_acum/salidas_3_1)
     OBUF:I->O                 0.000          salCPU_3_OBUF (salCPU<3>)
    ----------------------------------------
    Total                      0.643ns (0.364ns logic, 0.279ns route)
                                       (56.6% logic, 43.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    0.688|         |    2.707|         |
xe             |    0.702|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock paso1_gen/y_0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.153|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock paso1_gen/y_2
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.153|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock paso1_gen/y_4
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
paso1_gen/y_0  |         |         |    2.450|         |
paso1_gen/y_2  |         |         |    2.963|         |
paso1_gen/y_6  |         |         |    2.927|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock paso1_gen/y_6
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
paso1_gen/y_4  |         |         |    0.655|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock xe
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
xe             |    1.812|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 14.00 secs
Total CPU time to Xst completion: 13.69 secs
 
--> 

Total memory usage is 4617812 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    7 (   0 filtered)
Number of infos    :    6 (   0 filtered)

