--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
system_stub.twr -v 30 -l 30 system_stub_routed.ncd system_stub.pcf

Design file:              system_stub_routed.ncd
Physical constraint file: system_stub.pcf
Device,package,speed:     xc7z020,clg484,C,-1 (ADVANCED 1.02 2012-07-09)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_0" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 5360 paths analyzed, 1822 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.846ns.
--------------------------------------------------------------------------------
Slack:                  14.154ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw (FF)
  Destination:          system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.734ns (Levels of Logic = 4)
  Clock Path Skew:      -0.077ns (0.746 - 0.823)
  Source Clock:         processing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    processing_system7_0_FCLK_CLK0_pin rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw to system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y97.AQ      Tcko                  0.456   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
    SLICE_X27Y93.C2      net (fanout=23)       1.389   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
    SLICE_X27Y93.C       Tilo                  0.124   system_i/axi_gpio_0/axi_gpio_0/bus2ip_reset
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_valid_i<1>1
    SLICE_X27Y92.A4      net (fanout=2)        0.872   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/n0369[1]
    SLICE_X27Y92.A       Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d[2]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X28Y96.A5      net (fanout=27)       0.846   system_i/axi_interconnect_1_M_ARVALID
    SLICE_X28Y96.A       Tilo                  0.124   system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_2
                                                       system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst1
    SLICE_X34Y91.A1      net (fanout=37)       1.752   system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst
    SLICE_X34Y91.CLK     Tas                   0.047   system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_30
                                                       system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_27_rstpot
                                                       system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_27
    -------------------------------------------------  ---------------------------
    Total                                      5.734ns (0.875ns logic, 4.859ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Slack:                  14.168ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw (FF)
  Destination:          system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_28 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.720ns (Levels of Logic = 4)
  Clock Path Skew:      -0.077ns (0.746 - 0.823)
  Source Clock:         processing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    processing_system7_0_FCLK_CLK0_pin rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw to system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y97.AQ      Tcko                  0.456   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
    SLICE_X27Y93.C2      net (fanout=23)       1.389   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
    SLICE_X27Y93.C       Tilo                  0.124   system_i/axi_gpio_0/axi_gpio_0/bus2ip_reset
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_valid_i<1>1
    SLICE_X27Y92.A4      net (fanout=2)        0.872   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/n0369[1]
    SLICE_X27Y92.A       Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d[2]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X28Y96.A5      net (fanout=27)       0.846   system_i/axi_interconnect_1_M_ARVALID
    SLICE_X28Y96.A       Tilo                  0.124   system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_2
                                                       system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst1
    SLICE_X34Y91.B1      net (fanout=37)       1.742   system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst
    SLICE_X34Y91.CLK     Tas                   0.043   system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_30
                                                       system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_28_rstpot
                                                       system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_28
    -------------------------------------------------  ---------------------------
    Total                                      5.720ns (0.871ns logic, 4.849ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Slack:                  14.296ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3 (FF)
  Destination:          system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.643ns (Levels of Logic = 6)
  Clock Path Skew:      -0.026ns (0.789 - 0.815)
  Source Clock:         processing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    processing_system7_0_FCLK_CLK0_pin rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3 to system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y87.CQ      Tcko                  0.518   system_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]
                                                       system_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3
    SLICE_X27Y91.B4      net (fanout=7)        0.814   system_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]
    SLICE_X27Y91.BMUX    Tilo                  0.358   system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/iGPIO_xferAck
                                                       system_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1
    SLICE_X26Y93.B1      net (fanout=4)        0.874   system_i/axi_interconnect_1_M_AWREADY
    SLICE_X26Y93.B       Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011611_SW1_F
    SLICE_X28Y93.B5      net (fanout=1)        0.421   system_i/axi_interconnect_1/N31
    SLICE_X28Y93.B       Tilo                  0.124   system_i/axi_interconnect_1/N15
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011611_SW11
    SLICE_X28Y93.C6      net (fanout=2)        0.174   system_i/axi_interconnect_1/N15
    SLICE_X28Y93.CMUX    Tilo                  0.543   system_i/axi_interconnect_1/N15
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O1_G
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O1
    SLICE_X26Y95.B2      net (fanout=4)        1.017   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_awready_mux
    SLICE_X26Y95.B       Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/out1
    SLICE_X28Y97.C6      net (fanout=2)        0.459   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/aa_awready
    SLICE_X28Y97.CLK     Tas                   0.093   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0_glue_set
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
    -------------------------------------------------  ---------------------------
    Total                                      5.643ns (1.884ns logic, 3.759ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack:                  14.300ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3 (FF)
  Destination:          system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.639ns (Levels of Logic = 6)
  Clock Path Skew:      -0.026ns (0.789 - 0.815)
  Source Clock:         processing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    processing_system7_0_FCLK_CLK0_pin rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3 to system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y87.CQ      Tcko                  0.518   system_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]
                                                       system_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3
    SLICE_X27Y91.B4      net (fanout=7)        0.814   system_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]
    SLICE_X27Y91.BMUX    Tilo                  0.358   system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/iGPIO_xferAck
                                                       system_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1
    SLICE_X26Y93.B1      net (fanout=4)        0.874   system_i/axi_interconnect_1_M_AWREADY
    SLICE_X26Y93.B       Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011611_SW1_F
    SLICE_X28Y93.B5      net (fanout=1)        0.421   system_i/axi_interconnect_1/N31
    SLICE_X28Y93.B       Tilo                  0.124   system_i/axi_interconnect_1/N15
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011611_SW11
    SLICE_X28Y93.D6      net (fanout=2)        0.177   system_i/axi_interconnect_1/N15
    SLICE_X28Y93.CMUX    Topdc                 0.536   system_i/axi_interconnect_1/N15
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O1_F
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O1
    SLICE_X26Y95.B2      net (fanout=4)        1.017   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_awready_mux
    SLICE_X26Y95.B       Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/out1
    SLICE_X28Y97.C6      net (fanout=2)        0.459   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/aa_awready
    SLICE_X28Y97.CLK     Tas                   0.093   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0_glue_set
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
    -------------------------------------------------  ---------------------------
    Total                                      5.639ns (1.877ns logic, 3.762ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack:                  14.323ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw (FF)
  Destination:          system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.565ns (Levels of Logic = 4)
  Clock Path Skew:      -0.077ns (0.746 - 0.823)
  Source Clock:         processing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    processing_system7_0_FCLK_CLK0_pin rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw to system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y97.AQ      Tcko                  0.456   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
    SLICE_X27Y93.C2      net (fanout=23)       1.389   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
    SLICE_X27Y93.C       Tilo                  0.124   system_i/axi_gpio_0/axi_gpio_0/bus2ip_reset
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_valid_i<1>1
    SLICE_X27Y92.A4      net (fanout=2)        0.872   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/n0369[1]
    SLICE_X27Y92.A       Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d[2]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X28Y96.A5      net (fanout=27)       0.846   system_i/axi_interconnect_1_M_ARVALID
    SLICE_X28Y96.A       Tilo                  0.124   system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_2
                                                       system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst1
    SLICE_X34Y92.A1      net (fanout=37)       1.583   system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst
    SLICE_X34Y92.CLK     Tas                   0.047   system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_30
                                                       system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_27_rstpot
                                                       system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_27
    -------------------------------------------------  ---------------------------
    Total                                      5.565ns (0.875ns logic, 4.690ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Slack:                  14.336ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3 (FF)
  Destination:          system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.608ns (Levels of Logic = 6)
  Clock Path Skew:      -0.021ns (0.170 - 0.191)
  Source Clock:         processing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    processing_system7_0_FCLK_CLK0_pin rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3 to system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y87.CQ      Tcko                  0.518   system_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]
                                                       system_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3
    SLICE_X27Y91.B4      net (fanout=7)        0.814   system_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]
    SLICE_X27Y91.BMUX    Tilo                  0.358   system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/iGPIO_xferAck
                                                       system_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1
    SLICE_X26Y93.B1      net (fanout=4)        0.874   system_i/axi_interconnect_1_M_AWREADY
    SLICE_X26Y93.B       Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011611_SW1_F
    SLICE_X28Y93.B5      net (fanout=1)        0.421   system_i/axi_interconnect_1/N31
    SLICE_X28Y93.B       Tilo                  0.124   system_i/axi_interconnect_1/N15
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011611_SW11
    SLICE_X28Y93.C6      net (fanout=2)        0.174   system_i/axi_interconnect_1/N15
    SLICE_X28Y93.CMUX    Tilo                  0.543   system_i/axi_interconnect_1/N15
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O1_G
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O1
    SLICE_X26Y95.B2      net (fanout=4)        1.017   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_awready_mux
    SLICE_X26Y95.B       Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/out1
    SLICE_X26Y95.A4      net (fanout=2)        0.470   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/aa_awready
    SLICE_X26Y95.CLK     Tas                   0.047   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    -------------------------------------------------  ---------------------------
    Total                                      5.608ns (1.838ns logic, 3.770ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack:                  14.337ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw (FF)
  Destination:          system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_28 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.551ns (Levels of Logic = 4)
  Clock Path Skew:      -0.077ns (0.746 - 0.823)
  Source Clock:         processing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    processing_system7_0_FCLK_CLK0_pin rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw to system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y97.AQ      Tcko                  0.456   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
    SLICE_X27Y93.C2      net (fanout=23)       1.389   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
    SLICE_X27Y93.C       Tilo                  0.124   system_i/axi_gpio_0/axi_gpio_0/bus2ip_reset
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_valid_i<1>1
    SLICE_X27Y92.A4      net (fanout=2)        0.872   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/n0369[1]
    SLICE_X27Y92.A       Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d[2]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X28Y96.A5      net (fanout=27)       0.846   system_i/axi_interconnect_1_M_ARVALID
    SLICE_X28Y96.A       Tilo                  0.124   system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_2
                                                       system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst1
    SLICE_X34Y92.B1      net (fanout=37)       1.573   system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst
    SLICE_X34Y92.CLK     Tas                   0.043   system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_30
                                                       system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_28_rstpot
                                                       system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_28
    -------------------------------------------------  ---------------------------
    Total                                      5.551ns (0.871ns logic, 4.680ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Slack:                  14.340ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3 (FF)
  Destination:          system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.604ns (Levels of Logic = 6)
  Clock Path Skew:      -0.021ns (0.170 - 0.191)
  Source Clock:         processing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    processing_system7_0_FCLK_CLK0_pin rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3 to system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y87.CQ      Tcko                  0.518   system_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]
                                                       system_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3
    SLICE_X27Y91.B4      net (fanout=7)        0.814   system_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]
    SLICE_X27Y91.BMUX    Tilo                  0.358   system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/iGPIO_xferAck
                                                       system_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1
    SLICE_X26Y93.B1      net (fanout=4)        0.874   system_i/axi_interconnect_1_M_AWREADY
    SLICE_X26Y93.B       Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011611_SW1_F
    SLICE_X28Y93.B5      net (fanout=1)        0.421   system_i/axi_interconnect_1/N31
    SLICE_X28Y93.B       Tilo                  0.124   system_i/axi_interconnect_1/N15
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011611_SW11
    SLICE_X28Y93.D6      net (fanout=2)        0.177   system_i/axi_interconnect_1/N15
    SLICE_X28Y93.CMUX    Topdc                 0.536   system_i/axi_interconnect_1/N15
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O1_F
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O1
    SLICE_X26Y95.B2      net (fanout=4)        1.017   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_awready_mux
    SLICE_X26Y95.B       Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/out1
    SLICE_X26Y95.A4      net (fanout=2)        0.470   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/aa_awready
    SLICE_X26Y95.CLK     Tas                   0.047   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    -------------------------------------------------  ---------------------------
    Total                                      5.604ns (1.831ns logic, 3.773ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack:                  14.347ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0 (FF)
  Destination:          system_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.323ns (Levels of Logic = 5)
  Clock Path Skew:      -0.295ns (1.336 - 1.631)
  Source Clock:         processing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    processing_system7_0_FCLK_CLK0_pin rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0 to system_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y104.AQ     Tcko                  0.518   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[1]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0
    SLICE_X28Y93.A2      net (fanout=14)       1.245   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[0]
    SLICE_X28Y93.AMUX    Tilo                  0.354   system_i/axi_interconnect_1/N15
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<0>1
    SLICE_X29Y91.A1      net (fanout=2)        0.835   system_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]
    SLICE_X29Y91.A       Tilo                  0.124   system_i/axi_gpio_0/axi_gpio_0/INTR_CTRLR_GEN.INTERRUPT_CONTROL_I/Intr2Bus_WrAck
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011611
    SLICE_X29Y91.B5      net (fanout=2)        0.278   system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n01161
    SLICE_X29Y91.B       Tilo                  0.124   system_i/axi_gpio_0/axi_gpio_0/INTR_CTRLR_GEN.INTERRUPT_CONTROL_I/Intr2Bus_WrAck
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_req1
    SLICE_X27Y90.B4      net (fanout=3)        0.617   system_i/axi_interconnect_1_M_AWVALID
    SLICE_X27Y90.B       Tilo                  0.124   system_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_18
                                                       system_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Mmux_start11
    SLICE_X29Y89.A2      net (fanout=23)       1.009   system_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start
    SLICE_X29Y89.CLK     Tas                   0.095   system_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_11
                                                       system_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[1].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I/Mmux_CS11
                                                       system_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_8
    -------------------------------------------------  ---------------------------
    Total                                      5.323ns (1.339ns logic, 3.984ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack:                  14.368ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0 (FF)
  Destination:          system_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.301ns (Levels of Logic = 4)
  Clock Path Skew:      -0.296ns (1.335 - 1.631)
  Source Clock:         processing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    processing_system7_0_FCLK_CLK0_pin rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0 to system_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y104.AQ     Tcko                  0.518   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[1]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0
    SLICE_X28Y93.A2      net (fanout=14)       1.245   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[0]
    SLICE_X28Y93.AMUX    Tilo                  0.354   system_i/axi_interconnect_1/N15
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<0>1
    SLICE_X29Y91.A1      net (fanout=2)        0.835   system_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]
    SLICE_X29Y91.A       Tilo                  0.124   system_i/axi_gpio_0/axi_gpio_0/INTR_CTRLR_GEN.INTERRUPT_CONTROL_I/Intr2Bus_WrAck
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011611
    SLICE_X29Y91.B5      net (fanout=2)        0.278   system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n01161
    SLICE_X29Y91.B       Tilo                  0.124   system_i/axi_gpio_0/axi_gpio_0/INTR_CTRLR_GEN.INTERRUPT_CONTROL_I/Intr2Bus_WrAck
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_req1
    SLICE_X27Y90.B4      net (fanout=3)        0.617   system_i/axi_interconnect_1_M_AWVALID
    SLICE_X27Y90.B       Tilo                  0.124   system_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_18
                                                       system_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Mmux_start11
    SLICE_X28Y88.CE      net (fanout=23)       0.877   system_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start
    SLICE_X28Y88.CLK     Tceck                 0.205   system_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_19
                                                       system_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_19
    -------------------------------------------------  ---------------------------
    Total                                      5.301ns (1.449ns logic, 3.852ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack:                  14.390ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw (FF)
  Destination:          system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.497ns (Levels of Logic = 4)
  Clock Path Skew:      -0.078ns (0.745 - 0.823)
  Source Clock:         processing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    processing_system7_0_FCLK_CLK0_pin rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw to system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y97.AQ      Tcko                  0.456   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
    SLICE_X27Y93.C2      net (fanout=23)       1.389   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
    SLICE_X27Y93.C       Tilo                  0.124   system_i/axi_gpio_0/axi_gpio_0/bus2ip_reset
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_valid_i<1>1
    SLICE_X27Y92.A4      net (fanout=2)        0.872   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/n0369[1]
    SLICE_X27Y92.A       Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d[2]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X28Y96.A5      net (fanout=27)       0.846   system_i/axi_interconnect_1_M_ARVALID
    SLICE_X28Y96.A       Tilo                  0.124   system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_2
                                                       system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst1
    SLICE_X35Y90.D5      net (fanout=37)       1.470   system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst
    SLICE_X35Y90.CLK     Tas                   0.092   system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_31
                                                       system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_31_rstpot
                                                       system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_31
    -------------------------------------------------  ---------------------------
    Total                                      5.497ns (0.920ns logic, 4.577ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Slack:                  14.393ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0 (FF)
  Destination:          system_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.276ns (Levels of Logic = 4)
  Clock Path Skew:      -0.296ns (1.335 - 1.631)
  Source Clock:         processing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    processing_system7_0_FCLK_CLK0_pin rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0 to system_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y104.AQ     Tcko                  0.518   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[1]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0
    SLICE_X28Y93.A2      net (fanout=14)       1.245   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[0]
    SLICE_X28Y93.AMUX    Tilo                  0.354   system_i/axi_interconnect_1/N15
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<0>1
    SLICE_X29Y91.A1      net (fanout=2)        0.835   system_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]
    SLICE_X29Y91.A       Tilo                  0.124   system_i/axi_gpio_0/axi_gpio_0/INTR_CTRLR_GEN.INTERRUPT_CONTROL_I/Intr2Bus_WrAck
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011611
    SLICE_X29Y91.B5      net (fanout=2)        0.278   system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n01161
    SLICE_X29Y91.B       Tilo                  0.124   system_i/axi_gpio_0/axi_gpio_0/INTR_CTRLR_GEN.INTERRUPT_CONTROL_I/Intr2Bus_WrAck
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_req1
    SLICE_X27Y90.B4      net (fanout=3)        0.617   system_i/axi_interconnect_1_M_AWVALID
    SLICE_X27Y90.B       Tilo                  0.124   system_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_18
                                                       system_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Mmux_start11
    SLICE_X26Y98.CE      net (fanout=23)       0.888   system_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start
    SLICE_X26Y98.CLK     Tceck                 0.169   system_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i[0]
                                                       system_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0
    -------------------------------------------------  ---------------------------
    Total                                      5.276ns (1.413ns logic, 3.863ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack:                  14.427ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0 (FF)
  Destination:          system_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.242ns (Levels of Logic = 5)
  Clock Path Skew:      -0.296ns (1.335 - 1.631)
  Source Clock:         processing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    processing_system7_0_FCLK_CLK0_pin rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0 to system_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y104.AQ     Tcko                  0.518   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[1]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0
    SLICE_X28Y93.A2      net (fanout=14)       1.245   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[0]
    SLICE_X28Y93.AMUX    Tilo                  0.354   system_i/axi_interconnect_1/N15
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<0>1
    SLICE_X29Y91.A1      net (fanout=2)        0.835   system_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]
    SLICE_X29Y91.A       Tilo                  0.124   system_i/axi_gpio_0/axi_gpio_0/INTR_CTRLR_GEN.INTERRUPT_CONTROL_I/Intr2Bus_WrAck
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011611
    SLICE_X29Y91.B5      net (fanout=2)        0.278   system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n01161
    SLICE_X29Y91.B       Tilo                  0.124   system_i/axi_gpio_0/axi_gpio_0/INTR_CTRLR_GEN.INTERRUPT_CONTROL_I/Intr2Bus_WrAck
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_req1
    SLICE_X27Y90.B4      net (fanout=3)        0.617   system_i/axi_interconnect_1_M_AWVALID
    SLICE_X27Y90.B       Tilo                  0.124   system_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_18
                                                       system_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Mmux_start11
    SLICE_X28Y88.B4      net (fanout=23)       0.930   system_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start
    SLICE_X28Y88.CLK     Tas                   0.093   system_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_19
                                                       system_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[1].PER_CE_GEN[15].MULTIPLE_CES_THIS_CS_GEN.CE_I/Mmux_CS11
                                                       system_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_19
    -------------------------------------------------  ---------------------------
    Total                                      5.242ns (1.337ns logic, 3.905ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack:                  14.487ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw (FF)
  Destination:          system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.402ns (Levels of Logic = 4)
  Clock Path Skew:      -0.076ns (0.747 - 0.823)
  Source Clock:         processing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    processing_system7_0_FCLK_CLK0_pin rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw to system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y97.AQ      Tcko                  0.456   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
    SLICE_X27Y93.C2      net (fanout=23)       1.389   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
    SLICE_X27Y93.C       Tilo                  0.124   system_i/axi_gpio_0/axi_gpio_0/bus2ip_reset
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_valid_i<1>1
    SLICE_X27Y92.A4      net (fanout=2)        0.872   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/n0369[1]
    SLICE_X27Y92.A       Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d[2]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X28Y96.A5      net (fanout=27)       0.846   system_i/axi_interconnect_1_M_ARVALID
    SLICE_X28Y96.A       Tilo                  0.124   system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_2
                                                       system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst1
    SLICE_X32Y99.D1      net (fanout=37)       1.422   system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst
    SLICE_X32Y99.CLK     Tas                   0.045   system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_14
                                                       system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_14_rstpot
                                                       system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_14
    -------------------------------------------------  ---------------------------
    Total                                      5.402ns (0.873ns logic, 4.529ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack:                  14.491ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_gpio_0/axi_gpio_0/ip2bus_wrack_i_D1 (FF)
  Destination:          system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.452ns (Levels of Logic = 6)
  Clock Path Skew:      -0.022ns (0.171 - 0.193)
  Source Clock:         processing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    processing_system7_0_FCLK_CLK0_pin rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_gpio_0/axi_gpio_0/ip2bus_wrack_i_D1 to system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y90.AQ      Tcko                  0.456   system_i/axi_gpio_0/axi_gpio_0/ip2bus_wrack_i_D1
                                                       system_i/axi_gpio_0/axi_gpio_0/ip2bus_wrack_i_D1
    SLICE_X27Y91.B3      net (fanout=4)        0.683   system_i/axi_gpio_0/axi_gpio_0/ip2bus_wrack_i_D1
    SLICE_X27Y91.BMUX    Tilo                  0.360   system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/iGPIO_xferAck
                                                       system_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1
    SLICE_X26Y93.B1      net (fanout=4)        0.874   system_i/axi_interconnect_1_M_AWREADY
    SLICE_X26Y93.B       Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011611_SW1_F
    SLICE_X28Y93.B5      net (fanout=1)        0.421   system_i/axi_interconnect_1/N31
    SLICE_X28Y93.B       Tilo                  0.124   system_i/axi_interconnect_1/N15
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011611_SW11
    SLICE_X28Y93.C6      net (fanout=2)        0.174   system_i/axi_interconnect_1/N15
    SLICE_X28Y93.CMUX    Tilo                  0.543   system_i/axi_interconnect_1/N15
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O1_G
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O1
    SLICE_X26Y95.B2      net (fanout=4)        1.017   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_awready_mux
    SLICE_X26Y95.B       Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/out1
    SLICE_X28Y97.C6      net (fanout=2)        0.459   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/aa_awready
    SLICE_X28Y97.CLK     Tas                   0.093   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0_glue_set
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
    -------------------------------------------------  ---------------------------
    Total                                      5.452ns (1.824ns logic, 3.628ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack:                  14.493ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw (FF)
  Destination:          system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.396ns (Levels of Logic = 4)
  Clock Path Skew:      -0.076ns (0.747 - 0.823)
  Source Clock:         processing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    processing_system7_0_FCLK_CLK0_pin rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw to system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y97.AQ      Tcko                  0.456   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
    SLICE_X27Y93.C2      net (fanout=23)       1.389   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
    SLICE_X27Y93.C       Tilo                  0.124   system_i/axi_gpio_0/axi_gpio_0/bus2ip_reset
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_valid_i<1>1
    SLICE_X27Y92.A4      net (fanout=2)        0.872   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/n0369[1]
    SLICE_X27Y92.A       Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d[2]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X28Y96.A5      net (fanout=27)       0.846   system_i/axi_interconnect_1_M_ARVALID
    SLICE_X28Y96.A       Tilo                  0.124   system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_2
                                                       system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst1
    SLICE_X34Y93.A1      net (fanout=37)       1.414   system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst
    SLICE_X34Y93.CLK     Tas                   0.047   system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_26
                                                       system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_23_rstpot
                                                       system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_23
    -------------------------------------------------  ---------------------------
    Total                                      5.396ns (0.875ns logic, 4.521ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack:                  14.495ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_gpio_0/axi_gpio_0/ip2bus_wrack_i_D1 (FF)
  Destination:          system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.448ns (Levels of Logic = 6)
  Clock Path Skew:      -0.022ns (0.171 - 0.193)
  Source Clock:         processing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    processing_system7_0_FCLK_CLK0_pin rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_gpio_0/axi_gpio_0/ip2bus_wrack_i_D1 to system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y90.AQ      Tcko                  0.456   system_i/axi_gpio_0/axi_gpio_0/ip2bus_wrack_i_D1
                                                       system_i/axi_gpio_0/axi_gpio_0/ip2bus_wrack_i_D1
    SLICE_X27Y91.B3      net (fanout=4)        0.683   system_i/axi_gpio_0/axi_gpio_0/ip2bus_wrack_i_D1
    SLICE_X27Y91.BMUX    Tilo                  0.360   system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/iGPIO_xferAck
                                                       system_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1
    SLICE_X26Y93.B1      net (fanout=4)        0.874   system_i/axi_interconnect_1_M_AWREADY
    SLICE_X26Y93.B       Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011611_SW1_F
    SLICE_X28Y93.B5      net (fanout=1)        0.421   system_i/axi_interconnect_1/N31
    SLICE_X28Y93.B       Tilo                  0.124   system_i/axi_interconnect_1/N15
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011611_SW11
    SLICE_X28Y93.D6      net (fanout=2)        0.177   system_i/axi_interconnect_1/N15
    SLICE_X28Y93.CMUX    Topdc                 0.536   system_i/axi_interconnect_1/N15
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O1_F
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O1
    SLICE_X26Y95.B2      net (fanout=4)        1.017   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_awready_mux
    SLICE_X26Y95.B       Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/out1
    SLICE_X28Y97.C6      net (fanout=2)        0.459   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/aa_awready
    SLICE_X28Y97.CLK     Tas                   0.093   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0_glue_set
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
    -------------------------------------------------  ---------------------------
    Total                                      5.448ns (1.817ns logic, 3.631ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack:                  14.506ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw (FF)
  Destination:          system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.383ns (Levels of Logic = 4)
  Clock Path Skew:      -0.076ns (0.747 - 0.823)
  Source Clock:         processing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    processing_system7_0_FCLK_CLK0_pin rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw to system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y97.AQ      Tcko                  0.456   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
    SLICE_X27Y93.C2      net (fanout=23)       1.389   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
    SLICE_X27Y93.C       Tilo                  0.124   system_i/axi_gpio_0/axi_gpio_0/bus2ip_reset
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_valid_i<1>1
    SLICE_X27Y92.A4      net (fanout=2)        0.872   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/n0369[1]
    SLICE_X27Y92.A       Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d[2]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X28Y96.A5      net (fanout=27)       0.846   system_i/axi_interconnect_1_M_ARVALID
    SLICE_X28Y96.A       Tilo                  0.124   system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_2
                                                       system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst1
    SLICE_X32Y99.C1      net (fanout=37)       1.403   system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst
    SLICE_X32Y99.CLK     Tas                   0.045   system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_14
                                                       system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_13_rstpot
                                                       system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_13
    -------------------------------------------------  ---------------------------
    Total                                      5.383ns (0.873ns logic, 4.510ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack:                  14.507ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw (FF)
  Destination:          system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.382ns (Levels of Logic = 4)
  Clock Path Skew:      -0.076ns (0.747 - 0.823)
  Source Clock:         processing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    processing_system7_0_FCLK_CLK0_pin rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw to system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y97.AQ      Tcko                  0.456   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
    SLICE_X27Y93.C2      net (fanout=23)       1.389   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
    SLICE_X27Y93.C       Tilo                  0.124   system_i/axi_gpio_0/axi_gpio_0/bus2ip_reset
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_valid_i<1>1
    SLICE_X27Y92.A4      net (fanout=2)        0.872   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/n0369[1]
    SLICE_X27Y92.A       Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d[2]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X28Y96.A5      net (fanout=27)       0.846   system_i/axi_interconnect_1_M_ARVALID
    SLICE_X28Y96.A       Tilo                  0.124   system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_2
                                                       system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst1
    SLICE_X34Y93.B1      net (fanout=37)       1.404   system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst
    SLICE_X34Y93.CLK     Tas                   0.043   system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_26
                                                       system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_24_rstpot
                                                       system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_24
    -------------------------------------------------  ---------------------------
    Total                                      5.382ns (0.871ns logic, 4.511ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack:                  14.512ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_gpio_0/axi_gpio_0/ip2bus_wrack_i_D1 (FF)
  Destination:          system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.417ns (Levels of Logic = 6)
  Clock Path Skew:      -0.036ns (0.784 - 0.820)
  Source Clock:         processing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    processing_system7_0_FCLK_CLK0_pin rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_gpio_0/axi_gpio_0/ip2bus_wrack_i_D1 to system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y90.AQ      Tcko                  0.456   system_i/axi_gpio_0/axi_gpio_0/ip2bus_wrack_i_D1
                                                       system_i/axi_gpio_0/axi_gpio_0/ip2bus_wrack_i_D1
    SLICE_X27Y91.B3      net (fanout=4)        0.683   system_i/axi_gpio_0/axi_gpio_0/ip2bus_wrack_i_D1
    SLICE_X27Y91.BMUX    Tilo                  0.360   system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/iGPIO_xferAck
                                                       system_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1
    SLICE_X26Y93.B1      net (fanout=4)        0.874   system_i/axi_interconnect_1_M_AWREADY
    SLICE_X26Y93.B       Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011611_SW1_F
    SLICE_X28Y93.B5      net (fanout=1)        0.421   system_i/axi_interconnect_1/N31
    SLICE_X28Y93.B       Tilo                  0.124   system_i/axi_interconnect_1/N15
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011611_SW11
    SLICE_X28Y93.C6      net (fanout=2)        0.174   system_i/axi_interconnect_1/N15
    SLICE_X28Y93.CMUX    Tilo                  0.543   system_i/axi_interconnect_1/N15
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O1_G
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O1
    SLICE_X26Y95.B2      net (fanout=4)        1.017   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_awready_mux
    SLICE_X26Y95.B       Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/out1
    SLICE_X26Y95.A4      net (fanout=2)        0.470   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/aa_awready
    SLICE_X26Y95.CLK     Tas                   0.047   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    -------------------------------------------------  ---------------------------
    Total                                      5.417ns (1.778ns logic, 3.639ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack:                  14.516ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_gpio_0/axi_gpio_0/ip2bus_wrack_i_D1 (FF)
  Destination:          system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.413ns (Levels of Logic = 6)
  Clock Path Skew:      -0.036ns (0.784 - 0.820)
  Source Clock:         processing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    processing_system7_0_FCLK_CLK0_pin rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_gpio_0/axi_gpio_0/ip2bus_wrack_i_D1 to system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y90.AQ      Tcko                  0.456   system_i/axi_gpio_0/axi_gpio_0/ip2bus_wrack_i_D1
                                                       system_i/axi_gpio_0/axi_gpio_0/ip2bus_wrack_i_D1
    SLICE_X27Y91.B3      net (fanout=4)        0.683   system_i/axi_gpio_0/axi_gpio_0/ip2bus_wrack_i_D1
    SLICE_X27Y91.BMUX    Tilo                  0.360   system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/iGPIO_xferAck
                                                       system_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1
    SLICE_X26Y93.B1      net (fanout=4)        0.874   system_i/axi_interconnect_1_M_AWREADY
    SLICE_X26Y93.B       Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011611_SW1_F
    SLICE_X28Y93.B5      net (fanout=1)        0.421   system_i/axi_interconnect_1/N31
    SLICE_X28Y93.B       Tilo                  0.124   system_i/axi_interconnect_1/N15
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011611_SW11
    SLICE_X28Y93.D6      net (fanout=2)        0.177   system_i/axi_interconnect_1/N15
    SLICE_X28Y93.CMUX    Topdc                 0.536   system_i/axi_interconnect_1/N15
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O1_F
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O1
    SLICE_X26Y95.B2      net (fanout=4)        1.017   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_awready_mux
    SLICE_X26Y95.B       Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/out1
    SLICE_X26Y95.A4      net (fanout=2)        0.470   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/aa_awready
    SLICE_X26Y95.CLK     Tas                   0.047   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    -------------------------------------------------  ---------------------------
    Total                                      5.413ns (1.771ns logic, 3.642ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack:                  14.546ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0 (FF)
  Destination:          system_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.123ns (Levels of Logic = 5)
  Clock Path Skew:      -0.296ns (1.335 - 1.631)
  Source Clock:         processing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    processing_system7_0_FCLK_CLK0_pin rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0 to system_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y104.AQ     Tcko                  0.518   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[1]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0
    SLICE_X28Y93.A2      net (fanout=14)       1.245   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[0]
    SLICE_X28Y93.AMUX    Tilo                  0.354   system_i/axi_interconnect_1/N15
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<0>1
    SLICE_X29Y91.A1      net (fanout=2)        0.835   system_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]
    SLICE_X29Y91.A       Tilo                  0.124   system_i/axi_gpio_0/axi_gpio_0/INTR_CTRLR_GEN.INTERRUPT_CONTROL_I/Intr2Bus_WrAck
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011611
    SLICE_X29Y91.B5      net (fanout=2)        0.278   system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n01161
    SLICE_X29Y91.B       Tilo                  0.124   system_i/axi_gpio_0/axi_gpio_0/INTR_CTRLR_GEN.INTERRUPT_CONTROL_I/Intr2Bus_WrAck
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_req1
    SLICE_X27Y90.B4      net (fanout=3)        0.617   system_i/axi_interconnect_1_M_AWVALID
    SLICE_X27Y90.B       Tilo                  0.124   system_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_18
                                                       system_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Mmux_start11
    SLICE_X26Y98.C6      net (fanout=23)       0.859   system_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start
    SLICE_X26Y98.CLK     Tas                   0.045   system_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i[0]
                                                       system_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I/Mmux_CS11
                                                       system_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0
    -------------------------------------------------  ---------------------------
    Total                                      5.123ns (1.289ns logic, 3.834ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack:                  14.550ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw (FF)
  Destination:          system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_30 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.338ns (Levels of Logic = 4)
  Clock Path Skew:      -0.077ns (0.746 - 0.823)
  Source Clock:         processing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    processing_system7_0_FCLK_CLK0_pin rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw to system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y97.AQ      Tcko                  0.456   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
    SLICE_X27Y93.C2      net (fanout=23)       1.389   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
    SLICE_X27Y93.C       Tilo                  0.124   system_i/axi_gpio_0/axi_gpio_0/bus2ip_reset
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_valid_i<1>1
    SLICE_X27Y92.A4      net (fanout=2)        0.872   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/n0369[1]
    SLICE_X27Y92.A       Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d[2]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X28Y96.A5      net (fanout=27)       0.846   system_i/axi_interconnect_1_M_ARVALID
    SLICE_X28Y96.A       Tilo                  0.124   system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_2
                                                       system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst1
    SLICE_X34Y91.D5      net (fanout=37)       1.358   system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst
    SLICE_X34Y91.CLK     Tas                   0.045   system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_30
                                                       system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_30_rstpot
                                                       system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_30
    -------------------------------------------------  ---------------------------
    Total                                      5.338ns (0.873ns logic, 4.465ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack:                  14.554ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw (FF)
  Destination:          system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_29 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.334ns (Levels of Logic = 4)
  Clock Path Skew:      -0.077ns (0.746 - 0.823)
  Source Clock:         processing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    processing_system7_0_FCLK_CLK0_pin rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw to system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y97.AQ      Tcko                  0.456   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
    SLICE_X27Y93.C2      net (fanout=23)       1.389   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
    SLICE_X27Y93.C       Tilo                  0.124   system_i/axi_gpio_0/axi_gpio_0/bus2ip_reset
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_valid_i<1>1
    SLICE_X27Y92.A4      net (fanout=2)        0.872   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/n0369[1]
    SLICE_X27Y92.A       Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d[2]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X28Y96.A5      net (fanout=27)       0.846   system_i/axi_interconnect_1_M_ARVALID
    SLICE_X28Y96.A       Tilo                  0.124   system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_2
                                                       system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst1
    SLICE_X34Y91.C5      net (fanout=37)       1.354   system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst
    SLICE_X34Y91.CLK     Tas                   0.045   system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_30
                                                       system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_29_rstpot
                                                       system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_29
    -------------------------------------------------  ---------------------------
    Total                                      5.334ns (0.873ns logic, 4.461ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack:                  14.569ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i (FF)
  Destination:          system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.323ns (Levels of Logic = 4)
  Clock Path Skew:      -0.073ns (0.746 - 0.819)
  Source Clock:         processing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    processing_system7_0_FCLK_CLK0_pin rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i to system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y95.AQ      Tcko                  0.518   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    SLICE_X27Y93.C1      net (fanout=25)       0.916   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    SLICE_X27Y93.C       Tilo                  0.124   system_i/axi_gpio_0/axi_gpio_0/bus2ip_reset
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_valid_i<1>1
    SLICE_X27Y92.A4      net (fanout=2)        0.872   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/n0369[1]
    SLICE_X27Y92.A       Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d[2]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X28Y96.A5      net (fanout=27)       0.846   system_i/axi_interconnect_1_M_ARVALID
    SLICE_X28Y96.A       Tilo                  0.124   system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_2
                                                       system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst1
    SLICE_X34Y91.A1      net (fanout=37)       1.752   system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst
    SLICE_X34Y91.CLK     Tas                   0.047   system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_30
                                                       system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_27_rstpot
                                                       system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_27
    -------------------------------------------------  ---------------------------
    Total                                      5.323ns (0.937ns logic, 4.386ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack:                  14.574ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0 (FF)
  Destination:          system_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.096ns (Levels of Logic = 5)
  Clock Path Skew:      -0.295ns (1.336 - 1.631)
  Source Clock:         processing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    processing_system7_0_FCLK_CLK0_pin rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0 to system_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y104.AQ     Tcko                  0.518   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[1]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0
    SLICE_X28Y93.A2      net (fanout=14)       1.245   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[0]
    SLICE_X28Y93.AMUX    Tilo                  0.354   system_i/axi_interconnect_1/N15
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<0>1
    SLICE_X29Y91.A1      net (fanout=2)        0.835   system_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]
    SLICE_X29Y91.A       Tilo                  0.124   system_i/axi_gpio_0/axi_gpio_0/INTR_CTRLR_GEN.INTERRUPT_CONTROL_I/Intr2Bus_WrAck
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011611
    SLICE_X29Y91.B5      net (fanout=2)        0.278   system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n01161
    SLICE_X29Y91.B       Tilo                  0.124   system_i/axi_gpio_0/axi_gpio_0/INTR_CTRLR_GEN.INTERRUPT_CONTROL_I/Intr2Bus_WrAck
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_req1
    SLICE_X27Y90.B4      net (fanout=3)        0.617   system_i/axi_interconnect_1_M_AWVALID
    SLICE_X27Y90.B       Tilo                  0.124   system_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_18
                                                       system_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Mmux_start11
    SLICE_X29Y89.B4      net (fanout=23)       0.784   system_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start
    SLICE_X29Y89.CLK     Tas                   0.093   system_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_11
                                                       system_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[1].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I/Mmux_CS11
                                                       system_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_9
    -------------------------------------------------  ---------------------------
    Total                                      5.096ns (1.337ns logic, 3.759ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack:                  14.580ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0 (FF)
  Destination:          system_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.086ns (Levels of Logic = 5)
  Clock Path Skew:      -0.299ns (1.332 - 1.631)
  Source Clock:         processing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    processing_system7_0_FCLK_CLK0_pin rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0 to system_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y104.AQ     Tcko                  0.518   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[1]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0
    SLICE_X28Y93.A2      net (fanout=14)       1.245   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[0]
    SLICE_X28Y93.AMUX    Tilo                  0.354   system_i/axi_interconnect_1/N15
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<0>1
    SLICE_X29Y91.A1      net (fanout=2)        0.835   system_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]
    SLICE_X29Y91.A       Tilo                  0.124   system_i/axi_gpio_0/axi_gpio_0/INTR_CTRLR_GEN.INTERRUPT_CONTROL_I/Intr2Bus_WrAck
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011611
    SLICE_X29Y91.B5      net (fanout=2)        0.278   system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n01161
    SLICE_X29Y91.B       Tilo                  0.124   system_i/axi_gpio_0/axi_gpio_0/INTR_CTRLR_GEN.INTERRUPT_CONTROL_I/Intr2Bus_WrAck
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_req1
    SLICE_X27Y90.B4      net (fanout=3)        0.617   system_i/axi_interconnect_1_M_AWVALID
    SLICE_X27Y90.B       Tilo                  0.124   system_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_18
                                                       system_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Mmux_start11
    SLICE_X26Y90.A2      net (fanout=23)       0.820   system_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start
    SLICE_X26Y90.CLK     Tas                   0.047   system_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_15
                                                       system_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[1].PER_CE_GEN[8].MULTIPLE_CES_THIS_CS_GEN.CE_I/Mmux_CS11
                                                       system_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_12
    -------------------------------------------------  ---------------------------
    Total                                      5.086ns (1.291ns logic, 3.795ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack:                  14.583ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i (FF)
  Destination:          system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_28 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.309ns (Levels of Logic = 4)
  Clock Path Skew:      -0.073ns (0.746 - 0.819)
  Source Clock:         processing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    processing_system7_0_FCLK_CLK0_pin rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i to system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y95.AQ      Tcko                  0.518   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    SLICE_X27Y93.C1      net (fanout=25)       0.916   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    SLICE_X27Y93.C       Tilo                  0.124   system_i/axi_gpio_0/axi_gpio_0/bus2ip_reset
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_valid_i<1>1
    SLICE_X27Y92.A4      net (fanout=2)        0.872   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/n0369[1]
    SLICE_X27Y92.A       Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d[2]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X28Y96.A5      net (fanout=27)       0.846   system_i/axi_interconnect_1_M_ARVALID
    SLICE_X28Y96.A       Tilo                  0.124   system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/GPIO_DBus_i_2
                                                       system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst1
    SLICE_X34Y91.B1      net (fanout=37)       1.742   system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Read_Reg_Rst
    SLICE_X34Y91.CLK     Tas                   0.043   system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_30
                                                       system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_28_rstpot
                                                       system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Dual.GPIO2_DBus_i_28
    -------------------------------------------------  ---------------------------
    Total                                      5.309ns (0.933ns logic, 4.376ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack:                  14.592ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0 (FF)
  Destination:          system_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.074ns (Levels of Logic = 4)
  Clock Path Skew:      -0.299ns (1.332 - 1.631)
  Source Clock:         processing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    processing_system7_0_FCLK_CLK0_pin rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0 to system_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y104.AQ     Tcko                  0.518   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[1]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0
    SLICE_X28Y93.A2      net (fanout=14)       1.245   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[0]
    SLICE_X28Y93.AMUX    Tilo                  0.354   system_i/axi_interconnect_1/N15
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<0>1
    SLICE_X29Y91.A1      net (fanout=2)        0.835   system_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]
    SLICE_X29Y91.A       Tilo                  0.124   system_i/axi_gpio_0/axi_gpio_0/INTR_CTRLR_GEN.INTERRUPT_CONTROL_I/Intr2Bus_WrAck
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011611
    SLICE_X29Y91.B5      net (fanout=2)        0.278   system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n01161
    SLICE_X29Y91.B       Tilo                  0.124   system_i/axi_gpio_0/axi_gpio_0/INTR_CTRLR_GEN.INTERRUPT_CONTROL_I/Intr2Bus_WrAck
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_req1
    SLICE_X27Y90.B4      net (fanout=3)        0.617   system_i/axi_interconnect_1_M_AWVALID
    SLICE_X27Y90.B       Tilo                  0.124   system_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_18
                                                       system_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Mmux_start11
    SLICE_X27Y90.CE      net (fanout=23)       0.650   system_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start
    SLICE_X27Y90.CLK     Tceck                 0.205   system_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_18
                                                       system_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_17
    -------------------------------------------------  ---------------------------
    Total                                      5.074ns (1.449ns logic, 3.625ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack:                  14.592ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0 (FF)
  Destination:          system_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.074ns (Levels of Logic = 4)
  Clock Path Skew:      -0.299ns (1.332 - 1.631)
  Source Clock:         processing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    processing_system7_0_FCLK_CLK0_pin rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0 to system_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y104.AQ     Tcko                  0.518   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[1]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0
    SLICE_X28Y93.A2      net (fanout=14)       1.245   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[0]
    SLICE_X28Y93.AMUX    Tilo                  0.354   system_i/axi_interconnect_1/N15
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<0>1
    SLICE_X29Y91.A1      net (fanout=2)        0.835   system_i/axi_interconnect_1/DEBUG_MC_MP_ARADDRCONTROL[0]
    SLICE_X29Y91.A       Tilo                  0.124   system_i/axi_gpio_0/axi_gpio_0/INTR_CTRLR_GEN.INTERRUPT_CONTROL_I/Intr2Bus_WrAck
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011611
    SLICE_X29Y91.B5      net (fanout=2)        0.278   system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n01161
    SLICE_X29Y91.B       Tilo                  0.124   system_i/axi_gpio_0/axi_gpio_0/INTR_CTRLR_GEN.INTERRUPT_CONTROL_I/Intr2Bus_WrAck
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_req1
    SLICE_X27Y90.B4      net (fanout=3)        0.617   system_i/axi_interconnect_1_M_AWVALID
    SLICE_X27Y90.B       Tilo                  0.124   system_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_18
                                                       system_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Mmux_start11
    SLICE_X27Y90.CE      net (fanout=23)       0.650   system_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start
    SLICE_X27Y90.CLK     Tceck                 0.205   system_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_18
                                                       system_i/axi_gpio_0/axi_gpio_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_18
    -------------------------------------------------  ---------------------------
    Total                                      5.074ns (1.449ns logic, 3.625ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_0" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.300ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.850ns (Tmpw)
  Physical resource: system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_io_i_d2_23/CLK
  Logical resource: system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_io_i_d2_20/CLK
  Location pin: SLICE_X36Y90.CLK
  Clock network: processing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 18.300ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.850ns (Tmpw)
  Physical resource: system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_io_i_d2_23/CLK
  Logical resource: system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_io_i_d2_20/CLK
  Location pin: SLICE_X36Y90.CLK
  Clock network: processing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 18.300ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.850ns (Tmpw)
  Physical resource: system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_io_i_d2_23/CLK
  Logical resource: system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_io_i_d2_21/CLK
  Location pin: SLICE_X36Y90.CLK
  Clock network: processing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 18.300ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.850ns (Tmpw)
  Physical resource: system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_io_i_d2_23/CLK
  Logical resource: system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_io_i_d2_21/CLK
  Location pin: SLICE_X36Y90.CLK
  Clock network: processing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 18.300ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.850ns (Tmpw)
  Physical resource: system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_io_i_d2_23/CLK
  Logical resource: system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_io_i_d2_22/CLK
  Location pin: SLICE_X36Y90.CLK
  Clock network: processing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 18.300ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.850ns (Tmpw)
  Physical resource: system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_io_i_d2_23/CLK
  Logical resource: system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_io_i_d2_22/CLK
  Location pin: SLICE_X36Y90.CLK
  Clock network: processing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 18.300ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.850ns (Tmpw)
  Physical resource: system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_io_i_d2_23/CLK
  Logical resource: system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_io_i_d2_23/CLK
  Location pin: SLICE_X36Y90.CLK
  Clock network: processing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 18.300ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.850ns (Tmpw)
  Physical resource: system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_io_i_d2_23/CLK
  Logical resource: system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_io_i_d2_23/CLK
  Location pin: SLICE_X36Y90.CLK
  Clock network: processing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 18.300ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.850ns (Tmpw)
  Physical resource: system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_io_i_d2_15/CLK
  Logical resource: system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_io_i_d2_12/CLK
  Location pin: SLICE_X36Y98.CLK
  Clock network: processing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 18.300ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.850ns (Tmpw)
  Physical resource: system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_io_i_d2_15/CLK
  Logical resource: system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_io_i_d2_12/CLK
  Location pin: SLICE_X36Y98.CLK
  Clock network: processing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 18.300ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.850ns (Tmpw)
  Physical resource: system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_io_i_d2_15/CLK
  Logical resource: system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_io_i_d2_13/CLK
  Location pin: SLICE_X36Y98.CLK
  Clock network: processing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 18.300ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.850ns (Tmpw)
  Physical resource: system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_io_i_d2_15/CLK
  Logical resource: system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_io_i_d2_13/CLK
  Location pin: SLICE_X36Y98.CLK
  Clock network: processing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 18.300ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.850ns (Tmpw)
  Physical resource: system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_io_i_d2_15/CLK
  Logical resource: system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_io_i_d2_14/CLK
  Location pin: SLICE_X36Y98.CLK
  Clock network: processing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 18.300ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.850ns (Tmpw)
  Physical resource: system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_io_i_d2_15/CLK
  Logical resource: system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_io_i_d2_14/CLK
  Location pin: SLICE_X36Y98.CLK
  Clock network: processing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 18.300ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.850ns (Tmpw)
  Physical resource: system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_io_i_d2_15/CLK
  Logical resource: system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_io_i_d2_15/CLK
  Location pin: SLICE_X36Y98.CLK
  Clock network: processing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 18.300ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.850ns (Tmpw)
  Physical resource: system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_io_i_d2_15/CLK
  Logical resource: system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_io_i_d2_15/CLK
  Location pin: SLICE_X36Y98.CLK
  Clock network: processing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 18.300ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.850ns (Tmpw)
  Physical resource: system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_io_i_d2_7/CLK
  Logical resource: system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_io_i_d2_4/CLK
  Location pin: SLICE_X36Y100.CLK
  Clock network: processing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 18.300ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.850ns (Tmpw)
  Physical resource: system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_io_i_d2_7/CLK
  Logical resource: system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_io_i_d2_4/CLK
  Location pin: SLICE_X36Y100.CLK
  Clock network: processing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 18.300ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.850ns (Tmpw)
  Physical resource: system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_io_i_d2_7/CLK
  Logical resource: system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_io_i_d2_5/CLK
  Location pin: SLICE_X36Y100.CLK
  Clock network: processing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 18.300ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.850ns (Tmpw)
  Physical resource: system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_io_i_d2_7/CLK
  Logical resource: system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_io_i_d2_5/CLK
  Location pin: SLICE_X36Y100.CLK
  Clock network: processing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 18.300ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.850ns (Tmpw)
  Physical resource: system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_io_i_d2_7/CLK
  Logical resource: system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_io_i_d2_6/CLK
  Location pin: SLICE_X36Y100.CLK
  Clock network: processing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 18.300ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.850ns (Tmpw)
  Physical resource: system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_io_i_d2_7/CLK
  Logical resource: system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_io_i_d2_6/CLK
  Location pin: SLICE_X36Y100.CLK
  Clock network: processing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 18.300ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.850ns (Tmpw)
  Physical resource: system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_io_i_d2_7/CLK
  Logical resource: system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_io_i_d2_7/CLK
  Location pin: SLICE_X36Y100.CLK
  Clock network: processing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 18.300ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.850ns (Tmpw)
  Physical resource: system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_io_i_d2_7/CLK
  Logical resource: system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_io_i_d2_7/CLK
  Location pin: SLICE_X36Y100.CLK
  Clock network: processing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 18.300ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.850ns (Tmpw)
  Physical resource: system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_io_i_d2_27/CLK
  Logical resource: system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_io_i_d2_24/CLK
  Location pin: SLICE_X38Y90.CLK
  Clock network: processing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 18.300ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.850ns (Tmpw)
  Physical resource: system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_io_i_d2_27/CLK
  Logical resource: system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_io_i_d2_24/CLK
  Location pin: SLICE_X38Y90.CLK
  Clock network: processing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 18.300ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.850ns (Tmpw)
  Physical resource: system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_io_i_d2_27/CLK
  Logical resource: system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_io_i_d2_25/CLK
  Location pin: SLICE_X38Y90.CLK
  Clock network: processing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 18.300ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.850ns (Tmpw)
  Physical resource: system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_io_i_d2_27/CLK
  Logical resource: system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_io_i_d2_25/CLK
  Location pin: SLICE_X38Y90.CLK
  Clock network: processing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 18.300ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.850ns (Tmpw)
  Physical resource: system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_io_i_d2_27/CLK
  Logical resource: system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_io_i_d2_26/CLK
  Location pin: SLICE_X38Y90.CLK
  Clock network: processing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------
Slack: 18.300ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.850ns (Tmpw)
  Physical resource: system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/gpio_io_i_d2_27/CLK
  Logical resource: system_i/axi_gpio_0/axi_gpio_0/gpio_core_1/Mshreg_gpio_io_i_d2_26/CLK
  Location pin: SLICE_X38Y90.CLK
  Clock network: processing_system7_0_FCLK_CLK0_pin
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_axi_interconnect_1_reset_resync_path" TIG;

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  1.073ns (data path - clock path skew + uncertainty)
  Source:               system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (FF)
  Destination:          system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Data Path Delay:      1.038ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         processing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    processing_system7_0_FCLK_CLK0_pin rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 to system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y111.AQ     Tcko                  0.518   system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    SLICE_X26Y111.BX     net (fanout=1)        0.475   system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[0]
    SLICE_X26Y111.CLK    Tdick                 0.045   system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    -------------------------------------------------  ---------------------------
    Total                                      1.038ns (0.563ns logic, 0.475ns route)
                                                       (54.2% logic, 45.8% route)

--------------------------------------------------------------------------------
Delay:                  1.054ns (data path - clock path skew + uncertainty)
  Source:               system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Destination:          system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (FF)
  Data Path Delay:      1.019ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         processing_system7_0_FCLK_CLK0_pin rising at 0.000ns
  Destination Clock:    processing_system7_0_FCLK_CLK0_pin rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 to system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y111.BQ     Tcko                  0.518   system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    SLICE_X26Y111.CX     net (fanout=1)        0.473   system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[1]
    SLICE_X26Y111.CLK    Tdick                 0.028   system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    -------------------------------------------------  ---------------------------
    Total                                      1.019ns (0.546ns logic, 0.473ns route)
                                                       (53.6% logic, 46.4% route)

--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
No constraints were found to generate data for the Data Sheet Report section.
Use the Advanced Analysis (-a) option or generate global constraints for each
clock, its pad to setup and clock to pad paths, and a pad to pad constraint.

Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 5362 paths, 0 nets, and 1982 connections

Design statistics:
   Minimum period:   5.846ns{1}   (Maximum frequency: 171.057MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Sep 25 17:37:36 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 623 MB



