<p> </p><p><u>Executive Summary</u></p><p>Ncore Fast SystemC performance models now passing writes and some snoops; bringing up the Altera config for testing.  Reviewed and delivered a Critical Issue report for Toshiba AxProt Recall issue.  Completed productive review of the first timebox for Ncore3/CodaCache/Presto execution schedule.  Most areas on track for January targets, making adjustments as necessary.  Big focus on hiring our critical needs with 4 on-site interviews scheduled for SW last week.  Got an accept for the Memory Schedule uArch position.  Oski is running final long-runs for Ncore3.0 formal verification; discussing SOW for Ncore3.5 to complete by Q3’18.</p><p> </p><p><u>Results</u></p><ul><li> </li></ul><p><u>Highlights</u></p><ul><li>Celebrated Austin R&amp;D team 1 year anniversary with Arteris! (see pic attached)</li></ul><p><u>Lowlights</u></p><ul><li>Intel on very old 11.4 version with many compatibility issues to mitigate and unable to move to 12.1.  Working options to make Ncore 11.4 compatible.</li></ul><p> </p><p><u>Engineering Progress</u></p><ul><li>HW Architecture</li></ul><ul><ul><li>Symphony</li></ul></ul><ul><li style="list-style-type: none;background-image: none;"><ul><li style="list-style-type: none;background-image: none;"><ul><li>Advancing HW specification to 0.9.  Updated Perfmon, Debug and Trace chapters.  Nearly complete with the new Routing chapter.</li><li>Significant focus on micro-architecture reviews.</li></ul></li></ul></li></ul><ul><ul><li>Ncore / Concerto RevC (CHI + ACE)</li><ul><li>Oski Formal Verification:</li><ul><li>Oski is running all final long-runs to fully complete Formal Verification of Ncore3 / Concerto RevC by this week.</li></ul><li>Ncore System Parameter Specification (NSPS – replaces CSPS). Finished the second pass. Latest version is available on SVN. Sent to team for review.</li><li>SMI at 0.9.</li><li>Updated Concerto message formats. At 0.8+. Added features for error architecture and resiliency.</li><li>Further meeting with CAE / CTO to discuss Ncore 3 positioning with respect to non-coherent accesses. Supporting Long Reads and Write will really help Ncore 3 messaging.</li></ul></ul><li>Software</li><ul><li>Ncore2.x</li><ul><li>Working to provide solution to Intel for Ncore (Xephyr and nw.js) support on SLES 11.4.</li></ul><li>Project Angelo: Fast SystemC Performance Modeling</li><ul><li>Implemented and tested Write Transactions</li><li>Bringing-up Customer (Altera) design</li><li>Made SnpInv and SnpRecall work functionally correct after fixing Synopsys Xtor and our blocks</li><li>Created a stl file to generate SnpInvDtr but our model failed and debugging in progress      (DCE block is fine though)</li><li>Created stl files to generate CmdUpdInv, MrdRdInv and verified functionality</li><li>Debugged build failure of Altera config and identified that some DCE parameters were not passed down properly by PA - resolved by Synopsys</li></ul><li>SW Architecture</li><ul><li>Defined new IP-XACT methodology:  <a class="external-link" href="https://arterisip.atlassian.net/browse/TACHL-46" rel="nofollow">TACHL-46</a> Generate Metadata necessary for IP-XACT with RTL generation</li><li>Reviewed Implementation issues in the Maestro®  Kernel and GUI.</li><li>Held Knowledge transfer meetings from DMI owner (Angelo)</li><li>Driving the debug and completion effort of the Angelo project.</li><li>Working with design leadership on TACHL library policy.</li><li>Working with Product Management and CAE on Customer flow definition.</li><li>Defined the IP-XACT generation process in TACHL (our own solution not relying on Magillem® )</li><li>Advancing Maestro SW specification to 0.7.</li><li>Defined a standalone LLC executable for team ( this solution includes both the CLI and the Server in one deliverable)</li><li>Discussed implementation of an installation process and Licensing features in LLC CLI.</li></ul><li>Maestro Front-end (Client)</li><ul><li>GUI</li><ul><li>Refining Ncore 3.0 user flow with Project manager and AEs</li></ul><li>Maestro Kernel</li><ul><li>Updated type manager to utilize new infrastructure</li><li>Updated data model to support arrays of objects and variables</li></ul></ul><li>Maestro Back-end (Server)</li><ul><li>CodaCache</li><li>Serve static page - schema designer on <a class="external-link" href="http://maestro.arteris.com/designer" rel="nofollow">maestro.arteris.com/designer</a></li></ul><li>Topology Synthesis</li><ul><li>Working on specification for flow.</li></ul><li>Infrastructure</li><ul><li>JSON Schema designer</li><ul><li>Switching from specified and tachl to primary and derived</li><li>Major UI improvements</li><li>Generating javascript for custom validation rules</li><li>Setting up reference to an external file</li></ul></ul></ul></ul><ul><ul><li>CodaCache software for Maestro advancing (see CodaCache section below).</li></ul></ul><p> </p><ul><li>Piano / Physical Optimization</li><ul><li>Solutions Architecture</li><ul><li>Made improvements to gate/space delay prediction scripts</li><li>Continued writing timing modeling spec</li><ul><li>now includes section outlining proposed object manipulation</li></ul><li>Presented SW team with concepts of physical pipelined design with illustrations from FlexNoc/Piano</li><li>Participated in Maestro architectural discussions</li><li>Delivered marketing interview to Ann at Semi Eng about 7nm design closure challenges in NOC planning context</li><li>Continued experiments with Piano Flow on Intel NOC</li><ul><li>Tentative observation - regioning constraints often make timing worse</li></ul></ul><li>iNoCs based pipeline insertion flow</li></ul></ul><ul><li>Federico is back from vacation and is working full-time now on this POC.</li></ul><ul><ul><li>Continue to interview for Physical Design position.</li></ul></ul><p> </p><ul><li>Documentation</li><ul><li>Ncore</li><ul><li>1.6.3 – Waiting to review the change request from Sumie</li><li>2.5 – completed a figure for the user guide, sent SW the Getting Started Guide for feedback; awaiting input for user guide, integration guide, reference manual (Read allocation policy &amp; Performance modeling)</li><li>3.0 – Added to Ncore architecture time box for documentation deliverables, set-up meeting with Sanjay next week to go over documentation expectations from him.</li><li>All customer documentation is under review for Ncore 3.0</li><li>Start migrating new documents to the new structured template for Ncore 3.0. Start with the existing 2.2 reference manual for Ncore 3.0 release.</li></ul><li>Piano (No Update)</li><ul><li>PIANO Shell command</li><li>PIANO Editor – Reviewed Ncore information for PIANO.</li><li>PIANO Quick Start Guide – Reviewed information that needs to be added for Ncore</li></ul><li>Symphony/Presto</li><ul><li>Met with Product Management to go over Transport section for Ncore 3.0.</li><li>Made a list of topics for the Transport section and the content provider for the topics</li></ul><li>Technical Publication Process</li><ul><li>Tested structured templates with existing Ncore documents, will begin migrating to the new templates</li><li>Received feedback on Structured templates from the instructor in Austin, our templates look good and ready for use</li><li>Will update Tech pubs process this coming week</li><li>Looked at cross-referencing in JAMA; not possible to x-ref in JAMA to another source like Word or FrameMaker. JAMA allows cross-referencing to a URL.</li><li>Working on XML input for customer documentation.</li></ul></ul></ul><p> </p><p><u>Products Summary</u></p><p> </p><ul><li>Ncore v1.6.3</li><ul><li>All regressions complete. Sent confirmation to Sumie that we have completed verification of the fix.</li></ul><li>Ncore v2.2.1</li><ul><li>Plan to release Ncore2.2.1 maintenance release with identified installation improvements including support for CentOS 6/7 and SuSE 11/12 (Intel).</li></ul></ul><p><u> </u></p><ul><li>Ncore v2.5 – Targeted release to deliver Ncore Performance Modeling, Piano v2.5 support, Extended Victim Cache/Read-allocate CMC policy and deferred errata from v2.2</li><ul><li>RTL in freeze mode. Made a wild guess fix for DCE. </li><li>Breker Eval: 2 out of 4 eval items complete. Working on the remaining 2 items.</li><li>Carbon: Checker traces now being dumped. However, when checker trace dumping is enabled, carbon test fails for some reason. Under debug. Carbon test plan presented to me. Upload to confluence pending.</li><li>CMC Read allocate:</li><ul><li>DMI: All regressions with read allocate look good.</li><li>System: Fix to checker caused other failures in the checker. Debugged and fix checked in today.</li></ul><li>Easter Eggs now on Glissando. Few DCE wild guesses need to be fixed. Few compile failures need to be looked at.</li><li>Customer TB: All tests checked in and IR.6 released. This has all new customer TB test cases. Failures are seen due to IP-Xact fixes that are required.</li><li>Release Review: Jama presentation given to QA team. QA team will add QA items to Jama for the next meeting.</li><li>Regression Results Ncore 2.x</li></ul></ul><div class="table-wrap"><table class="confluenceTable"><tbody><tr><td class="confluenceTd"><p><strong>Date</strong></p></td><td class="confluenceTd"><p><strong>AIU</strong></p></td><td class="confluenceTd"><p><strong>NCB</strong></p></td><td class="confluenceTd"><p><strong>DCE</strong></p></td><td class="confluenceTd"><p><strong>DMI</strong></p></td><td class="confluenceTd"><p><strong>FLTC</strong></p></td><td class="confluenceTd"><p><strong>FSC</strong></p></td><td class="confluenceTd"><p><strong>PSYS</strong></p></td><td class="confluenceTd"><p><strong>FSYS</strong></p></td></tr><tr><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p align="right">14-Jan</p></td><td class="confluenceTd"><p align="right">98</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p align="right">99</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p align="right">89</p></td><td class="confluenceTd"><p align="right">98</p></td></tr><tr><td class="confluenceTd"><p align="right">15-Jan</p></td><td class="confluenceTd"><p align="right">98</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p align="right">99</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p align="right">88</p></td><td class="confluenceTd"><p align="right"> </p></td></tr><tr><td class="confluenceTd"><p align="right">16-Jan</p></td><td class="confluenceTd"><p align="right">99</p></td><td class="confluenceTd"><p align="right">99</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p align="right">99</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p align="right">88</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p align="right">17-Jan</p></td><td class="confluenceTd"><p align="right">99</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p align="right">99</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p align="right">87</p></td><td class="confluenceTd"><p align="right">85</p></td></tr><tr><td class="confluenceTd"><p align="right">18-Jan</p></td><td class="confluenceTd"><p align="right">98</p></td><td class="confluenceTd"><p align="right">98</p></td><td class="confluenceTd"><p align="right">98</p></td><td class="confluenceTd"><p align="right">94</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p align="right">93</p></td><td class="confluenceTd"><p align="right">95</p></td></tr></tbody></table></div><p> </p><p> </p><ul><li>Ncore v3.0</li><ul><li>Documentation</li><ul><li>Created documentation timeline for Sanjay, will add to his architecture time box for documentation deliverables</li><li>All customer documentation is under review</li><li>Working on documentation input for JAMA: cross-referencing maybe an issue from JAMA to Word/FrameMaker</li></ul><li>Design</li></ul></ul><ul><ul><ul><li>Created 3.0 sprints with initial tasks for January time box  (<a class="external-link" href="https://arterisip.atlassian.net/secure/RapidBoard.jspa?rapidView=27&amp;view=planning&amp;selectedIssue=CONC-3830" rel="nofollow">https://arterisip.atlassian.net/secure/RapidBoard.jspa?rapidView=27&amp;view=planning&amp;selectedIssue=CONC-3830</a>)</li></ul></ul></ul><ul><ul><ul><li>DII à Rx path coding done, working on Wr path</li><li>IO-AIU à tACHL port done, working on SMI integration and 3.0 changes for AXI</li><li>CHI-AIU à RTL coding in progress, worked on micro arch update</li><li>DMI à working on uArch initial review coming week</li><li>DCE à Made progress on uArch</li><li>CCP à fixed couple of minor issues in tACHL RTL.</li></ul><li>Verification</li><ul><li>SMI agent: Complete</li><li>System BFM for AIU/NCB: In progress</li><li>DMI BFM and scoreboard: Port to SMI on-going</li><li>DII scoreboard: Work started on DII scoreboard</li><li>NCB: working on NCB test plan; going to start making NCB scoreboard updates to support SMI</li><li>CCP + Formal</li><ul><li>Scratchpad test plan internal review done. Few changes recommended before review with designers and architects.</li><li>Scratchpad testing started.</li><li>Ncore 3.0 RTL formal architectural meeting with HarGovind this week. Learnings captured.</li></ul></ul></ul><li>CodaCache</li><ul><li>Design</li><ul><li>Micro Arch 0.8 update done, Review coming week.</li><li>Detailed coding to begin this week.</li></ul></ul></ul><ul><ul><ul><li>Parameter specification done in new format review coming week.</li></ul></ul></ul><ul><ul><li>Verification</li><ul><li>TB ready for read and write bring up</li><li>TB ready for scratchpad bring up</li><li>TB ready to bring up initial set of registers</li><li>TB integrated APB VIP for register accesses</li><li>Q channel BFM complete and code reviewed.</li><li>TB support for queiscing to test TT debug registers complete.</li><li>Detailed test plan in progress</li></ul><li>SW</li><ul><li>Serve static page - schema designer on <a class="external-link" href="http://maestro.arteris.com/designer" rel="nofollow">maestro.arteris.com/designer</a></li></ul></ul></ul><ul><li>Presto</li></ul><ul><ul><li>Design: (<a class="external-link" href="https://arterisip.atlassian.net/issues/?filter=1230" rel="nofollow">https://arterisip.atlassian.net/issues/?filter=1230</a>)</li><ul><li>uArch: head reviews for ATUs, SMI and ATP interface specifications</li><li>Codding packetizer/depacketizer, switch arbiter, path lookup </li><li>TACHL:  working on adding packet and interface definitions, hierarchical TACHL includes, dumping/capturing JSON data to/from file.</li></ul><li>Performance: Sprint <a class="external-link" href="https://arterisip.atlassian.net/secure/RapidBoard.jspa?rapidView=10&amp;sprint=75" rel="nofollow">https://arterisip.atlassian.net/secure/RapidBoard.jspa?rapidView=10&amp;sprint=75</a></li><ul><li>Working with Architects to study credit management and memory scheduler impact on QoS.</li><li>Working on modifying priority arbiter</li></ul><li>Verification: Sprint dashboard: <a class="external-link" href="https://arterisip.atlassian.net/secure/RapidBoard.jspa?rapidView=15&amp;selectedIssue=SYM-297" rel="nofollow">https://arterisip.atlassian.net/secure/RapidBoard.jspa?rapidView=15&amp;selectedIssue=SYM-297</a></li><ul><li>Formal: Conducted testplan review for all the arbiters. Will be using ACL2 for formal verification. Testplan at <a class="external-link" href="https://confluence.arteris.com/display/ENGR/Arbiters+Test+Plan" rel="nofollow">https://confluence.arteris.com/display/ENGR/Arbiters+Test+Plan</a></li><li>Packetizer and depacketizer testbench running with 1K transaction across blackbox RTL.</li><li>Working on running 1K ATP packets across switch TB</li><li>Working on depacketizer test plan</li><li>Working on iATU and tATU test plans</li><li>TACHL: working on streaming flow using TACHL in verification infrastructure.</li></ul><li>Key Deliverables</li><ul><li>Arch 0.9 (0.7 uArch and 0.5 Verification) -&gt; 12/24.  Support for Ncore3 will push full uArch to 1/31.</li></ul><li>Top Issues</li><ul><li>Need Intern to provide scripting support as there is significant effort to enable ramp of Symphony development environment.</li></ul></ul></ul><p> </p><p><u>Hiring</u></p><ul><li>Open Positions</li><ul><li>Memory Scheduler Arch/uArch – offer extended to Steve Kromer.  Accepted and will start 2/05/2018.</li><li>SW Architect</li><li>SW EDA Developer (2) – 3 candidates in the pipeline scheduled for on-site interviews</li><li>Performance Modeling – one on-site interview candidate this week</li><li>Presto HW RTL Designer</li><li>Physical Design – one candidate in the pipeline.</li><li>Austin Intern – reviewing resumes</li></ul></ul><p> </p><p> </p><p><u>Individual Progress</u></p><ul><li>Met with Austin team 1/17 – 1/19.</li><li>Presented offer to Steve Kromer for Memory Scheduler position.  Accepted and starts 2/05.</li><li>Updated engineering budget for 2018 and reviewed with Stephane.</li><li>Negotiated next SOW with Oski for Ncore 3.5 (CHI/ACE interoperability and CCIX).</li><li>Negotiated license of QSLEC with Mentor Graphics which will include additional Formal tool.</li><li>Held mid-Jan timebox review with staff.</li><li>Continued Jama implementation and training plans.</li><li>Completed Toshiba Corrective Issue Action Plan and reviewed with CAE.</li></ul><p> </p><p><u> </u></p><p><u>Top Priorities</u></p><ul><li>Engineering processes, methodologies and culture to deliver sustainable cadence of high quality products across portfolio</li><ul><li>Ncore Fast Performance Models and Ncore2.5 in Q1’18.</li><li>Ncore3.0 Production Release in September, 2018.</li><li>CodaCache1.0 in April, 2018.</li><li>Deliver updated Timing Closure / Physical Optimization roadmap (capabilities and products) based on Piano2.x and new Maestro technology.</li><li>Ncore3.5 Production Release Q4’18.</li><li>Presto Production Release Q1’19.</li></ul></ul><p> </p><p> </p><p><u>2018 Travel</u>:</p><p>Austin Feb visit TBD.</p><p> </p><p> </p>