vendor_name = ModelSim
source_file = 1, C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/DSS.vhd
source_file = 1, C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/LPMROM.qip
source_file = 1, C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/LPMROM.vhd
source_file = 1, C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/romtest.vwf
source_file = 1, C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/DSS_TB.vhd
source_file = 1, C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/LFSR.vhd
source_file = 1, C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/xor_gate.vhd
source_file = 1, C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/PhaseAccumulator.vhd
source_file = 1, C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/mux.vhd
source_file = 1, C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/NC0.vhd
source_file = 1, C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/LFSR1.vhd
source_file = 1, C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/db/DSS.cbx.xml
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_constant.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/dffeea.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/addcore.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/look_add.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altshift.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/db/add_sub_kge.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_ff.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/db/altsyncram_jp91.tdf
source_file = 1, C:/Users/lanzb/Documents/Github/Direct-digtal-synthesizer-/coswavesoted.mif
design_name = DSS
instance = comp, \ASK_OUT[0]~output , ASK_OUT[0]~output, DSS, 1
instance = comp, \ASK_OUT[1]~output , ASK_OUT[1]~output, DSS, 1
instance = comp, \ASK_OUT[2]~output , ASK_OUT[2]~output, DSS, 1
instance = comp, \ASK_OUT[3]~output , ASK_OUT[3]~output, DSS, 1
instance = comp, \ASK_OUT[4]~output , ASK_OUT[4]~output, DSS, 1
instance = comp, \ASK_OUT[5]~output , ASK_OUT[5]~output, DSS, 1
instance = comp, \ASK_OUT[6]~output , ASK_OUT[6]~output, DSS, 1
instance = comp, \ASK_OUT[7]~output , ASK_OUT[7]~output, DSS, 1
instance = comp, \LFSR_ASK[0]~output , LFSR_ASK[0]~output, DSS, 1
instance = comp, \LFSR_ASK[1]~output , LFSR_ASK[1]~output, DSS, 1
instance = comp, \LFSR_ASK[2]~output , LFSR_ASK[2]~output, DSS, 1
instance = comp, \LFSR_ASK[3]~output , LFSR_ASK[3]~output, DSS, 1
instance = comp, \LFSR_ASK[4]~output , LFSR_ASK[4]~output, DSS, 1
instance = comp, \LUT_OUT[0]~output , LUT_OUT[0]~output, DSS, 1
instance = comp, \LUT_OUT[1]~output , LUT_OUT[1]~output, DSS, 1
instance = comp, \LUT_OUT[2]~output , LUT_OUT[2]~output, DSS, 1
instance = comp, \LUT_OUT[3]~output , LUT_OUT[3]~output, DSS, 1
instance = comp, \LUT_OUT[4]~output , LUT_OUT[4]~output, DSS, 1
instance = comp, \LUT_OUT[5]~output , LUT_OUT[5]~output, DSS, 1
instance = comp, \LUT_OUT[6]~output , LUT_OUT[6]~output, DSS, 1
instance = comp, \LUT_OUT[7]~output , LUT_OUT[7]~output, DSS, 1
instance = comp, \clkin~input , clkin~input, DSS, 1
instance = comp, \clkin~inputclkctrl , clkin~inputclkctrl, DSS, 1
instance = comp, \ASK_LFSR|shift_reg|dffs[2]~feeder , ASK_LFSR|shift_reg|dffs[2]~feeder, DSS, 1
instance = comp, \ASK_LFSR|shift_reg|dffs[2] , ASK_LFSR|shift_reg|dffs[2], DSS, 1
instance = comp, \ASK_LFSR|shift_reg|dffs[3]~feeder , ASK_LFSR|shift_reg|dffs[3]~feeder, DSS, 1
instance = comp, \ASK_LFSR|shift_reg|dffs[3] , ASK_LFSR|shift_reg|dffs[3], DSS, 1
instance = comp, \ASK_LFSR|shift_reg|dffs[4]~feeder , ASK_LFSR|shift_reg|dffs[4]~feeder, DSS, 1
instance = comp, \ASK_LFSR|shift_reg|dffs[4] , ASK_LFSR|shift_reg|dffs[4], DSS, 1
instance = comp, \ASK_LFSR|shift_reg|dffs[5]~feeder , ASK_LFSR|shift_reg|dffs[5]~feeder, DSS, 1
instance = comp, \ASK_LFSR|shift_reg|dffs[5] , ASK_LFSR|shift_reg|dffs[5], DSS, 1
instance = comp, \ASK_LFSR|shift_reg|dffs[6]~feeder , ASK_LFSR|shift_reg|dffs[6]~feeder, DSS, 1
instance = comp, \ASK_LFSR|shift_reg|dffs[6] , ASK_LFSR|shift_reg|dffs[6], DSS, 1
instance = comp, \ASK_LFSR|shift_reg|dffs[7]~feeder , ASK_LFSR|shift_reg|dffs[7]~feeder, DSS, 1
instance = comp, \ASK_LFSR|shift_reg|dffs[7] , ASK_LFSR|shift_reg|dffs[7], DSS, 1
instance = comp, \ASK_LFSR|xo3|Y~0 , ASK_LFSR|xo3|Y~0, DSS, 1
instance = comp, \ASK_LFSR|shift_reg|dffs[0] , ASK_LFSR|shift_reg|dffs[0], DSS, 1
instance = comp, \ASK_LFSR|shift_reg|dffs[1]~feeder , ASK_LFSR|shift_reg|dffs[1]~feeder, DSS, 1
instance = comp, \ASK_LFSR|shift_reg|dffs[1] , ASK_LFSR|shift_reg|dffs[1], DSS, 1
instance = comp, \MyROM|altsyncram_component|auto_generated|ram_block1a0 , MyROM|altsyncram_component|auto_generated|ram_block1a0, DSS, 1
instance = comp, \data_port_0[0]~input , data_port_0[0]~input, DSS, 1
instance = comp, \mypa|myFF|dffs[0]~1 , mypa|myFF|dffs[0]~1, DSS, 1
instance = comp, \mypa|myFF|dffs[0] , mypa|myFF|dffs[0], DSS, 1
instance = comp, \FF1|dffs[0]~feeder , FF1|dffs[0]~feeder, DSS, 1
instance = comp, \FF1|dffs[0] , FF1|dffs[0], DSS, 1
instance = comp, \ASK_MUX|out_port[0]~0 , ASK_MUX|out_port[0]~0, DSS, 1
instance = comp, \ASK_MUX|out_port[1]~1 , ASK_MUX|out_port[1]~1, DSS, 1
instance = comp, \ASK_MUX|out_port[2]~2 , ASK_MUX|out_port[2]~2, DSS, 1
instance = comp, \ASK_MUX|out_port[3]~3 , ASK_MUX|out_port[3]~3, DSS, 1
instance = comp, \ASK_MUX|out_port[4]~4 , ASK_MUX|out_port[4]~4, DSS, 1
instance = comp, \ASK_MUX|out_port[5]~5 , ASK_MUX|out_port[5]~5, DSS, 1
instance = comp, \ASK_MUX|out_port[6]~6 , ASK_MUX|out_port[6]~6, DSS, 1
instance = comp, \ASK_MUX|out_port[7]~7 , ASK_MUX|out_port[7]~7, DSS, 1
instance = comp, \data_port_1[0]~input , data_port_1[0]~input, DSS, 1
instance = comp, \data_port_1[1]~input , data_port_1[1]~input, DSS, 1
instance = comp, \data_port_1[2]~input , data_port_1[2]~input, DSS, 1
instance = comp, \data_port_1[3]~input , data_port_1[3]~input, DSS, 1
instance = comp, \data_port_1[4]~input , data_port_1[4]~input, DSS, 1
instance = comp, \data_port_0[4]~input , data_port_0[4]~input, DSS, 1
instance = comp, \data_port_0[3]~input , data_port_0[3]~input, DSS, 1
instance = comp, \data_port_0[2]~input , data_port_0[2]~input, DSS, 1
instance = comp, \data_port_0[1]~input , data_port_0[1]~input, DSS, 1
