// Seed: 1561743364
module module_0;
  union packed {
    real  id_1;
    logic id_2;
  } [1  *  -1 : -1] id_3;
endmodule
module module_1 (
    input wand id_0,
    input supply1 id_1,
    output supply1 id_2,
    input supply0 id_3,
    input wor id_4,
    output wire id_5,
    output wand id_6,
    input tri id_7,
    input supply0 id_8,
    input supply1 id_9,
    input tri id_10,
    input wor id_11,
    input tri1 id_12,
    input tri id_13
);
  assign id_5 = 1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0.0;
endmodule
