///Register `IO_IBER` reader
pub type R = crate::R<IO_IBERrs>;
///Register `IO_IBER` writer
pub type W = crate::W<IO_IBERrs>;
///Field `PA0_IBE` reader - PA0_IBE: Interrupt edge selection for Port A I/Os. 0: single edge detection. 1: both edges detection
pub type PA0_IBE_R = crate::BitReader;
///Field `PA0_IBE` writer - PA0_IBE: Interrupt edge selection for Port A I/Os. 0: single edge detection. 1: both edges detection
pub type PA0_IBE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `PA1_IBE` reader - PA1_IBE: Interrupt edge selection for Port A I/Os. 0: single edge detection. 1: both edges detection
pub type PA1_IBE_R = crate::BitReader;
///Field `PA1_IBE` writer - PA1_IBE: Interrupt edge selection for Port A I/Os. 0: single edge detection. 1: both edges detection
pub type PA1_IBE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `PA2_IBE` reader - PA2_IBE: Interrupt edge selection for Port A I/Os. 0: single edge detection. 1: both edges detection
pub type PA2_IBE_R = crate::BitReader;
///Field `PA2_IBE` writer - PA2_IBE: Interrupt edge selection for Port A I/Os. 0: single edge detection. 1: both edges detection
pub type PA2_IBE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `PA3_IBE` reader - PA3_IBE: Interrupt edge selection for Port A I/Os. 0: single edge detection. 1: both edges detection
pub type PA3_IBE_R = crate::BitReader;
///Field `PA3_IBE` writer - PA3_IBE: Interrupt edge selection for Port A I/Os. 0: single edge detection. 1: both edges detection
pub type PA3_IBE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `PA4_IBE` reader - PA4_IBE: Interrupt edge selection for Port A I/Os.
pub type PA4_IBE_R = crate::BitReader;
///Field `PA4_IBE` writer - PA4_IBE: Interrupt edge selection for Port A I/Os.
pub type PA4_IBE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `PA5_IBE` reader - PA5_IBE: Interrupt edge selection for Port A I/Os.
pub type PA5_IBE_R = crate::BitReader;
///Field `PA5_IBE` writer - PA5_IBE: Interrupt edge selection for Port A I/Os.
pub type PA5_IBE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `PA6_IBE` reader - PA6_IBE: Interrupt edge selection for Port A I/Os.
pub type PA6_IBE_R = crate::BitReader;
///Field `PA6_IBE` writer - PA6_IBE: Interrupt edge selection for Port A I/Os.
pub type PA6_IBE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `PA7_IBE` reader - PA7_IBE: Interrupt edge selection for Port A I/Os.
pub type PA7_IBE_R = crate::BitReader;
///Field `PA7_IBE` writer - PA7_IBE: Interrupt edge selection for Port A I/Os.
pub type PA7_IBE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `PA8_IBE` reader - PA8_IBE: Interrupt edge selection for Port A I/Os. 0: single edge detection. 1: both edges detection
pub type PA8_IBE_R = crate::BitReader;
///Field `PA8_IBE` writer - PA8_IBE: Interrupt edge selection for Port A I/Os. 0: single edge detection. 1: both edges detection
pub type PA8_IBE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `PA9_IBE` reader - PA9_IBE: Interrupt edge selection for Port A I/Os. 0: single edge detection. 1: both edges detection
pub type PA9_IBE_R = crate::BitReader;
///Field `PA9_IBE` writer - PA9_IBE: Interrupt edge selection for Port A I/Os. 0: single edge detection. 1: both edges detection
pub type PA9_IBE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `PA10_IBE` reader - PA10_IBE: Interrupt edge selection for Port A I/Os. 0: single edge detection. 1: both edges detection
pub type PA10_IBE_R = crate::BitReader;
///Field `PA10_IBE` writer - PA10_IBE: Interrupt edge selection for Port A I/Os. 0: single edge detection. 1: both edges detection
pub type PA10_IBE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `PA11_IBE` reader - PA11_IBE: Interrupt edge selection for Port A I/Os. 0: single edge detection. 1: both edges detection
pub type PA11_IBE_R = crate::BitReader;
///Field `PA11_IBE` writer - PA11_IBE: Interrupt edge selection for Port A I/Os. 0: single edge detection. 1: both edges detection
pub type PA11_IBE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `PA12_IBE` reader - PA12_IBE: Interrupt edge selection for Port A I/Os.
pub type PA12_IBE_R = crate::BitReader;
///Field `PA12_IBE` writer - PA12_IBE: Interrupt edge selection for Port A I/Os.
pub type PA12_IBE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `PA13_IBE` reader - PA13_IBE: Interrupt edge selection for Port A I/Os.
pub type PA13_IBE_R = crate::BitReader;
///Field `PA13_IBE` writer - PA13_IBE: Interrupt edge selection for Port A I/Os.
pub type PA13_IBE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `PA14_IBE` reader - PA14_IBE: Interrupt edge selection for Port A I/Os.
pub type PA14_IBE_R = crate::BitReader;
///Field `PA14_IBE` writer - PA14_IBE: Interrupt edge selection for Port A I/Os.
pub type PA14_IBE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `PA15_IBE` reader - PA15_IBE: Interrupt edge selection for Port A I/Os.
pub type PA15_IBE_R = crate::BitReader;
///Field `PA15_IBE` writer - PA15_IBE: Interrupt edge selection for Port A I/Os.
pub type PA15_IBE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `PB0_IBE` reader - PB0_IBE: Interrupt edge selection for port B I/Os.
pub type PB0_IBE_R = crate::BitReader;
///Field `PB0_IBE` writer - PB0_IBE: Interrupt edge selection for port B I/Os.
pub type PB0_IBE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `PB1_IBE` reader - PB1_IBE: Interrupt edge selection for port B I/Os.
pub type PB1_IBE_R = crate::BitReader;
///Field `PB1_IBE` writer - PB1_IBE: Interrupt edge selection for port B I/Os.
pub type PB1_IBE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `PB2_IBE` reader - PB2_IBE: Interrupt edge selection for port B I/Os.
pub type PB2_IBE_R = crate::BitReader;
///Field `PB2_IBE` writer - PB2_IBE: Interrupt edge selection for port B I/Os.
pub type PB2_IBE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `PB3_IBE` reader - PB3_IBE: Interrupt edge selection for port B I/Os.
pub type PB3_IBE_R = crate::BitReader;
///Field `PB3_IBE` writer - PB3_IBE: Interrupt edge selection for port B I/Os.
pub type PB3_IBE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `PB4_IBE` reader - PB4_IBE: Interrupt edge selection for port B I/Os.
pub type PB4_IBE_R = crate::BitReader;
///Field `PB4_IBE` writer - PB4_IBE: Interrupt edge selection for port B I/Os.
pub type PB4_IBE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `PB5_IBE` reader - PB5_IBE: Interrupt edge selection for port B I/Os.
pub type PB5_IBE_R = crate::BitReader;
///Field `PB5_IBE` writer - PB5_IBE: Interrupt edge selection for port B I/Os.
pub type PB5_IBE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `PB6_IBE` reader - PB6_IBE: Interrupt edge selection for port B I/Os.
pub type PB6_IBE_R = crate::BitReader;
///Field `PB6_IBE` writer - PB6_IBE: Interrupt edge selection for port B I/Os.
pub type PB6_IBE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `PB7_IBE` reader - PB7_IBE: Interrupt edge selection for port B I/Os.
pub type PB7_IBE_R = crate::BitReader;
///Field `PB7_IBE` writer - PB7_IBE: Interrupt edge selection for port B I/Os.
pub type PB7_IBE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `PB8_IBE` reader - PB8_IBE: Interrupt edge selection for port B I/Os.
pub type PB8_IBE_R = crate::BitReader;
///Field `PB8_IBE` writer - PB8_IBE: Interrupt edge selection for port B I/Os.
pub type PB8_IBE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `PB9_IBE` reader - PB9_IBE: Interrupt edge selection for port B I/Os.
pub type PB9_IBE_R = crate::BitReader;
///Field `PB9_IBE` writer - PB9_IBE: Interrupt edge selection for port B I/Os.
pub type PB9_IBE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `PB10_IBE` reader - PB10_IBE: Interrupt edge selection for port B I/Os.
pub type PB10_IBE_R = crate::BitReader;
///Field `PB10_IBE` writer - PB10_IBE: Interrupt edge selection for port B I/Os.
pub type PB10_IBE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `PB11_IBE` reader - PB11_IBE: Interrupt edge selection for port B I/Os.
pub type PB11_IBE_R = crate::BitReader;
///Field `PB11_IBE` writer - PB11_IBE: Interrupt edge selection for port B I/Os.
pub type PB11_IBE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `PB12_IBE` reader - PB12_IBE: Interrupt edge selection for port B I/Os. 0: single edge detection. 1: both edges detection.
pub type PB12_IBE_R = crate::BitReader;
///Field `PB12_IBE` writer - PB12_IBE: Interrupt edge selection for port B I/Os. 0: single edge detection. 1: both edges detection.
pub type PB12_IBE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `PB13_IBE` reader - PB13_IBE: Interrupt edge selection for port B I/Os. 0: single edge detection. 1: both edges detection.
pub type PB13_IBE_R = crate::BitReader;
///Field `PB13_IBE` writer - PB13_IBE: Interrupt edge selection for port B I/Os. 0: single edge detection. 1: both edges detection.
pub type PB13_IBE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `PB14_IBE` reader - PB14_IBE: Interrupt edge selection for port B I/Os. 0: single edge detection. 1: both edges detection.
pub type PB14_IBE_R = crate::BitReader;
///Field `PB14_IBE` writer - PB14_IBE: Interrupt edge selection for port B I/Os. 0: single edge detection. 1: both edges detection.
pub type PB14_IBE_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `PB15_IBE` reader - PB15_IBE: Interrupt edge selection for port B I/Os. 0: single edge detection. 1: both edges detection.
pub type PB15_IBE_R = crate::BitReader;
///Field `PB15_IBE` writer - PB15_IBE: Interrupt edge selection for port B I/Os. 0: single edge detection. 1: both edges detection.
pub type PB15_IBE_W<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    ///Bit 0 - PA0_IBE: Interrupt edge selection for Port A I/Os. 0: single edge detection. 1: both edges detection
    #[inline(always)]
    pub fn pa0_ibe(&self) -> PA0_IBE_R {
        PA0_IBE_R::new((self.bits & 1) != 0)
    }
    ///Bit 1 - PA1_IBE: Interrupt edge selection for Port A I/Os. 0: single edge detection. 1: both edges detection
    #[inline(always)]
    pub fn pa1_ibe(&self) -> PA1_IBE_R {
        PA1_IBE_R::new(((self.bits >> 1) & 1) != 0)
    }
    ///Bit 2 - PA2_IBE: Interrupt edge selection for Port A I/Os. 0: single edge detection. 1: both edges detection
    #[inline(always)]
    pub fn pa2_ibe(&self) -> PA2_IBE_R {
        PA2_IBE_R::new(((self.bits >> 2) & 1) != 0)
    }
    ///Bit 3 - PA3_IBE: Interrupt edge selection for Port A I/Os. 0: single edge detection. 1: both edges detection
    #[inline(always)]
    pub fn pa3_ibe(&self) -> PA3_IBE_R {
        PA3_IBE_R::new(((self.bits >> 3) & 1) != 0)
    }
    ///Bit 4 - PA4_IBE: Interrupt edge selection for Port A I/Os.
    #[inline(always)]
    pub fn pa4_ibe(&self) -> PA4_IBE_R {
        PA4_IBE_R::new(((self.bits >> 4) & 1) != 0)
    }
    ///Bit 5 - PA5_IBE: Interrupt edge selection for Port A I/Os.
    #[inline(always)]
    pub fn pa5_ibe(&self) -> PA5_IBE_R {
        PA5_IBE_R::new(((self.bits >> 5) & 1) != 0)
    }
    ///Bit 6 - PA6_IBE: Interrupt edge selection for Port A I/Os.
    #[inline(always)]
    pub fn pa6_ibe(&self) -> PA6_IBE_R {
        PA6_IBE_R::new(((self.bits >> 6) & 1) != 0)
    }
    ///Bit 7 - PA7_IBE: Interrupt edge selection for Port A I/Os.
    #[inline(always)]
    pub fn pa7_ibe(&self) -> PA7_IBE_R {
        PA7_IBE_R::new(((self.bits >> 7) & 1) != 0)
    }
    ///Bit 8 - PA8_IBE: Interrupt edge selection for Port A I/Os. 0: single edge detection. 1: both edges detection
    #[inline(always)]
    pub fn pa8_ibe(&self) -> PA8_IBE_R {
        PA8_IBE_R::new(((self.bits >> 8) & 1) != 0)
    }
    ///Bit 9 - PA9_IBE: Interrupt edge selection for Port A I/Os. 0: single edge detection. 1: both edges detection
    #[inline(always)]
    pub fn pa9_ibe(&self) -> PA9_IBE_R {
        PA9_IBE_R::new(((self.bits >> 9) & 1) != 0)
    }
    ///Bit 10 - PA10_IBE: Interrupt edge selection for Port A I/Os. 0: single edge detection. 1: both edges detection
    #[inline(always)]
    pub fn pa10_ibe(&self) -> PA10_IBE_R {
        PA10_IBE_R::new(((self.bits >> 10) & 1) != 0)
    }
    ///Bit 11 - PA11_IBE: Interrupt edge selection for Port A I/Os. 0: single edge detection. 1: both edges detection
    #[inline(always)]
    pub fn pa11_ibe(&self) -> PA11_IBE_R {
        PA11_IBE_R::new(((self.bits >> 11) & 1) != 0)
    }
    ///Bit 12 - PA12_IBE: Interrupt edge selection for Port A I/Os.
    #[inline(always)]
    pub fn pa12_ibe(&self) -> PA12_IBE_R {
        PA12_IBE_R::new(((self.bits >> 12) & 1) != 0)
    }
    ///Bit 13 - PA13_IBE: Interrupt edge selection for Port A I/Os.
    #[inline(always)]
    pub fn pa13_ibe(&self) -> PA13_IBE_R {
        PA13_IBE_R::new(((self.bits >> 13) & 1) != 0)
    }
    ///Bit 14 - PA14_IBE: Interrupt edge selection for Port A I/Os.
    #[inline(always)]
    pub fn pa14_ibe(&self) -> PA14_IBE_R {
        PA14_IBE_R::new(((self.bits >> 14) & 1) != 0)
    }
    ///Bit 15 - PA15_IBE: Interrupt edge selection for Port A I/Os.
    #[inline(always)]
    pub fn pa15_ibe(&self) -> PA15_IBE_R {
        PA15_IBE_R::new(((self.bits >> 15) & 1) != 0)
    }
    ///Bit 16 - PB0_IBE: Interrupt edge selection for port B I/Os.
    #[inline(always)]
    pub fn pb0_ibe(&self) -> PB0_IBE_R {
        PB0_IBE_R::new(((self.bits >> 16) & 1) != 0)
    }
    ///Bit 17 - PB1_IBE: Interrupt edge selection for port B I/Os.
    #[inline(always)]
    pub fn pb1_ibe(&self) -> PB1_IBE_R {
        PB1_IBE_R::new(((self.bits >> 17) & 1) != 0)
    }
    ///Bit 18 - PB2_IBE: Interrupt edge selection for port B I/Os.
    #[inline(always)]
    pub fn pb2_ibe(&self) -> PB2_IBE_R {
        PB2_IBE_R::new(((self.bits >> 18) & 1) != 0)
    }
    ///Bit 19 - PB3_IBE: Interrupt edge selection for port B I/Os.
    #[inline(always)]
    pub fn pb3_ibe(&self) -> PB3_IBE_R {
        PB3_IBE_R::new(((self.bits >> 19) & 1) != 0)
    }
    ///Bit 20 - PB4_IBE: Interrupt edge selection for port B I/Os.
    #[inline(always)]
    pub fn pb4_ibe(&self) -> PB4_IBE_R {
        PB4_IBE_R::new(((self.bits >> 20) & 1) != 0)
    }
    ///Bit 21 - PB5_IBE: Interrupt edge selection for port B I/Os.
    #[inline(always)]
    pub fn pb5_ibe(&self) -> PB5_IBE_R {
        PB5_IBE_R::new(((self.bits >> 21) & 1) != 0)
    }
    ///Bit 22 - PB6_IBE: Interrupt edge selection for port B I/Os.
    #[inline(always)]
    pub fn pb6_ibe(&self) -> PB6_IBE_R {
        PB6_IBE_R::new(((self.bits >> 22) & 1) != 0)
    }
    ///Bit 23 - PB7_IBE: Interrupt edge selection for port B I/Os.
    #[inline(always)]
    pub fn pb7_ibe(&self) -> PB7_IBE_R {
        PB7_IBE_R::new(((self.bits >> 23) & 1) != 0)
    }
    ///Bit 24 - PB8_IBE: Interrupt edge selection for port B I/Os.
    #[inline(always)]
    pub fn pb8_ibe(&self) -> PB8_IBE_R {
        PB8_IBE_R::new(((self.bits >> 24) & 1) != 0)
    }
    ///Bit 25 - PB9_IBE: Interrupt edge selection for port B I/Os.
    #[inline(always)]
    pub fn pb9_ibe(&self) -> PB9_IBE_R {
        PB9_IBE_R::new(((self.bits >> 25) & 1) != 0)
    }
    ///Bit 26 - PB10_IBE: Interrupt edge selection for port B I/Os.
    #[inline(always)]
    pub fn pb10_ibe(&self) -> PB10_IBE_R {
        PB10_IBE_R::new(((self.bits >> 26) & 1) != 0)
    }
    ///Bit 27 - PB11_IBE: Interrupt edge selection for port B I/Os.
    #[inline(always)]
    pub fn pb11_ibe(&self) -> PB11_IBE_R {
        PB11_IBE_R::new(((self.bits >> 27) & 1) != 0)
    }
    ///Bit 28 - PB12_IBE: Interrupt edge selection for port B I/Os. 0: single edge detection. 1: both edges detection.
    #[inline(always)]
    pub fn pb12_ibe(&self) -> PB12_IBE_R {
        PB12_IBE_R::new(((self.bits >> 28) & 1) != 0)
    }
    ///Bit 29 - PB13_IBE: Interrupt edge selection for port B I/Os. 0: single edge detection. 1: both edges detection.
    #[inline(always)]
    pub fn pb13_ibe(&self) -> PB13_IBE_R {
        PB13_IBE_R::new(((self.bits >> 29) & 1) != 0)
    }
    ///Bit 30 - PB14_IBE: Interrupt edge selection for port B I/Os. 0: single edge detection. 1: both edges detection.
    #[inline(always)]
    pub fn pb14_ibe(&self) -> PB14_IBE_R {
        PB14_IBE_R::new(((self.bits >> 30) & 1) != 0)
    }
    ///Bit 31 - PB15_IBE: Interrupt edge selection for port B I/Os. 0: single edge detection. 1: both edges detection.
    #[inline(always)]
    pub fn pb15_ibe(&self) -> PB15_IBE_R {
        PB15_IBE_R::new(((self.bits >> 31) & 1) != 0)
    }
}
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("IO_IBER")
            .field("pa0_ibe", &self.pa0_ibe())
            .field("pa1_ibe", &self.pa1_ibe())
            .field("pa2_ibe", &self.pa2_ibe())
            .field("pa3_ibe", &self.pa3_ibe())
            .field("pa4_ibe", &self.pa4_ibe())
            .field("pa5_ibe", &self.pa5_ibe())
            .field("pa6_ibe", &self.pa6_ibe())
            .field("pa7_ibe", &self.pa7_ibe())
            .field("pa8_ibe", &self.pa8_ibe())
            .field("pa9_ibe", &self.pa9_ibe())
            .field("pa10_ibe", &self.pa10_ibe())
            .field("pa11_ibe", &self.pa11_ibe())
            .field("pa12_ibe", &self.pa12_ibe())
            .field("pa13_ibe", &self.pa13_ibe())
            .field("pa14_ibe", &self.pa14_ibe())
            .field("pa15_ibe", &self.pa15_ibe())
            .field("pb0_ibe", &self.pb0_ibe())
            .field("pb1_ibe", &self.pb1_ibe())
            .field("pb2_ibe", &self.pb2_ibe())
            .field("pb3_ibe", &self.pb3_ibe())
            .field("pb4_ibe", &self.pb4_ibe())
            .field("pb5_ibe", &self.pb5_ibe())
            .field("pb6_ibe", &self.pb6_ibe())
            .field("pb7_ibe", &self.pb7_ibe())
            .field("pb8_ibe", &self.pb8_ibe())
            .field("pb9_ibe", &self.pb9_ibe())
            .field("pb10_ibe", &self.pb10_ibe())
            .field("pb11_ibe", &self.pb11_ibe())
            .field("pb12_ibe", &self.pb12_ibe())
            .field("pb13_ibe", &self.pb13_ibe())
            .field("pb14_ibe", &self.pb14_ibe())
            .field("pb15_ibe", &self.pb15_ibe())
            .finish()
    }
}
impl W {
    ///Bit 0 - PA0_IBE: Interrupt edge selection for Port A I/Os. 0: single edge detection. 1: both edges detection
    #[inline(always)]
    pub fn pa0_ibe(&mut self) -> PA0_IBE_W<IO_IBERrs> {
        PA0_IBE_W::new(self, 0)
    }
    ///Bit 1 - PA1_IBE: Interrupt edge selection for Port A I/Os. 0: single edge detection. 1: both edges detection
    #[inline(always)]
    pub fn pa1_ibe(&mut self) -> PA1_IBE_W<IO_IBERrs> {
        PA1_IBE_W::new(self, 1)
    }
    ///Bit 2 - PA2_IBE: Interrupt edge selection for Port A I/Os. 0: single edge detection. 1: both edges detection
    #[inline(always)]
    pub fn pa2_ibe(&mut self) -> PA2_IBE_W<IO_IBERrs> {
        PA2_IBE_W::new(self, 2)
    }
    ///Bit 3 - PA3_IBE: Interrupt edge selection for Port A I/Os. 0: single edge detection. 1: both edges detection
    #[inline(always)]
    pub fn pa3_ibe(&mut self) -> PA3_IBE_W<IO_IBERrs> {
        PA3_IBE_W::new(self, 3)
    }
    ///Bit 4 - PA4_IBE: Interrupt edge selection for Port A I/Os.
    #[inline(always)]
    pub fn pa4_ibe(&mut self) -> PA4_IBE_W<IO_IBERrs> {
        PA4_IBE_W::new(self, 4)
    }
    ///Bit 5 - PA5_IBE: Interrupt edge selection for Port A I/Os.
    #[inline(always)]
    pub fn pa5_ibe(&mut self) -> PA5_IBE_W<IO_IBERrs> {
        PA5_IBE_W::new(self, 5)
    }
    ///Bit 6 - PA6_IBE: Interrupt edge selection for Port A I/Os.
    #[inline(always)]
    pub fn pa6_ibe(&mut self) -> PA6_IBE_W<IO_IBERrs> {
        PA6_IBE_W::new(self, 6)
    }
    ///Bit 7 - PA7_IBE: Interrupt edge selection for Port A I/Os.
    #[inline(always)]
    pub fn pa7_ibe(&mut self) -> PA7_IBE_W<IO_IBERrs> {
        PA7_IBE_W::new(self, 7)
    }
    ///Bit 8 - PA8_IBE: Interrupt edge selection for Port A I/Os. 0: single edge detection. 1: both edges detection
    #[inline(always)]
    pub fn pa8_ibe(&mut self) -> PA8_IBE_W<IO_IBERrs> {
        PA8_IBE_W::new(self, 8)
    }
    ///Bit 9 - PA9_IBE: Interrupt edge selection for Port A I/Os. 0: single edge detection. 1: both edges detection
    #[inline(always)]
    pub fn pa9_ibe(&mut self) -> PA9_IBE_W<IO_IBERrs> {
        PA9_IBE_W::new(self, 9)
    }
    ///Bit 10 - PA10_IBE: Interrupt edge selection for Port A I/Os. 0: single edge detection. 1: both edges detection
    #[inline(always)]
    pub fn pa10_ibe(&mut self) -> PA10_IBE_W<IO_IBERrs> {
        PA10_IBE_W::new(self, 10)
    }
    ///Bit 11 - PA11_IBE: Interrupt edge selection for Port A I/Os. 0: single edge detection. 1: both edges detection
    #[inline(always)]
    pub fn pa11_ibe(&mut self) -> PA11_IBE_W<IO_IBERrs> {
        PA11_IBE_W::new(self, 11)
    }
    ///Bit 12 - PA12_IBE: Interrupt edge selection for Port A I/Os.
    #[inline(always)]
    pub fn pa12_ibe(&mut self) -> PA12_IBE_W<IO_IBERrs> {
        PA12_IBE_W::new(self, 12)
    }
    ///Bit 13 - PA13_IBE: Interrupt edge selection for Port A I/Os.
    #[inline(always)]
    pub fn pa13_ibe(&mut self) -> PA13_IBE_W<IO_IBERrs> {
        PA13_IBE_W::new(self, 13)
    }
    ///Bit 14 - PA14_IBE: Interrupt edge selection for Port A I/Os.
    #[inline(always)]
    pub fn pa14_ibe(&mut self) -> PA14_IBE_W<IO_IBERrs> {
        PA14_IBE_W::new(self, 14)
    }
    ///Bit 15 - PA15_IBE: Interrupt edge selection for Port A I/Os.
    #[inline(always)]
    pub fn pa15_ibe(&mut self) -> PA15_IBE_W<IO_IBERrs> {
        PA15_IBE_W::new(self, 15)
    }
    ///Bit 16 - PB0_IBE: Interrupt edge selection for port B I/Os.
    #[inline(always)]
    pub fn pb0_ibe(&mut self) -> PB0_IBE_W<IO_IBERrs> {
        PB0_IBE_W::new(self, 16)
    }
    ///Bit 17 - PB1_IBE: Interrupt edge selection for port B I/Os.
    #[inline(always)]
    pub fn pb1_ibe(&mut self) -> PB1_IBE_W<IO_IBERrs> {
        PB1_IBE_W::new(self, 17)
    }
    ///Bit 18 - PB2_IBE: Interrupt edge selection for port B I/Os.
    #[inline(always)]
    pub fn pb2_ibe(&mut self) -> PB2_IBE_W<IO_IBERrs> {
        PB2_IBE_W::new(self, 18)
    }
    ///Bit 19 - PB3_IBE: Interrupt edge selection for port B I/Os.
    #[inline(always)]
    pub fn pb3_ibe(&mut self) -> PB3_IBE_W<IO_IBERrs> {
        PB3_IBE_W::new(self, 19)
    }
    ///Bit 20 - PB4_IBE: Interrupt edge selection for port B I/Os.
    #[inline(always)]
    pub fn pb4_ibe(&mut self) -> PB4_IBE_W<IO_IBERrs> {
        PB4_IBE_W::new(self, 20)
    }
    ///Bit 21 - PB5_IBE: Interrupt edge selection for port B I/Os.
    #[inline(always)]
    pub fn pb5_ibe(&mut self) -> PB5_IBE_W<IO_IBERrs> {
        PB5_IBE_W::new(self, 21)
    }
    ///Bit 22 - PB6_IBE: Interrupt edge selection for port B I/Os.
    #[inline(always)]
    pub fn pb6_ibe(&mut self) -> PB6_IBE_W<IO_IBERrs> {
        PB6_IBE_W::new(self, 22)
    }
    ///Bit 23 - PB7_IBE: Interrupt edge selection for port B I/Os.
    #[inline(always)]
    pub fn pb7_ibe(&mut self) -> PB7_IBE_W<IO_IBERrs> {
        PB7_IBE_W::new(self, 23)
    }
    ///Bit 24 - PB8_IBE: Interrupt edge selection for port B I/Os.
    #[inline(always)]
    pub fn pb8_ibe(&mut self) -> PB8_IBE_W<IO_IBERrs> {
        PB8_IBE_W::new(self, 24)
    }
    ///Bit 25 - PB9_IBE: Interrupt edge selection for port B I/Os.
    #[inline(always)]
    pub fn pb9_ibe(&mut self) -> PB9_IBE_W<IO_IBERrs> {
        PB9_IBE_W::new(self, 25)
    }
    ///Bit 26 - PB10_IBE: Interrupt edge selection for port B I/Os.
    #[inline(always)]
    pub fn pb10_ibe(&mut self) -> PB10_IBE_W<IO_IBERrs> {
        PB10_IBE_W::new(self, 26)
    }
    ///Bit 27 - PB11_IBE: Interrupt edge selection for port B I/Os.
    #[inline(always)]
    pub fn pb11_ibe(&mut self) -> PB11_IBE_W<IO_IBERrs> {
        PB11_IBE_W::new(self, 27)
    }
    ///Bit 28 - PB12_IBE: Interrupt edge selection for port B I/Os. 0: single edge detection. 1: both edges detection.
    #[inline(always)]
    pub fn pb12_ibe(&mut self) -> PB12_IBE_W<IO_IBERrs> {
        PB12_IBE_W::new(self, 28)
    }
    ///Bit 29 - PB13_IBE: Interrupt edge selection for port B I/Os. 0: single edge detection. 1: both edges detection.
    #[inline(always)]
    pub fn pb13_ibe(&mut self) -> PB13_IBE_W<IO_IBERrs> {
        PB13_IBE_W::new(self, 29)
    }
    ///Bit 30 - PB14_IBE: Interrupt edge selection for port B I/Os. 0: single edge detection. 1: both edges detection.
    #[inline(always)]
    pub fn pb14_ibe(&mut self) -> PB14_IBE_W<IO_IBERrs> {
        PB14_IBE_W::new(self, 30)
    }
    ///Bit 31 - PB15_IBE: Interrupt edge selection for port B I/Os. 0: single edge detection. 1: both edges detection.
    #[inline(always)]
    pub fn pb15_ibe(&mut self) -> PB15_IBE_W<IO_IBERrs> {
        PB15_IBE_W::new(self, 31)
    }
}
/**IO_IBER register

You can [`read`](crate::Reg::read) this register and get [`io_iber::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`io_iber::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

See register [structure](https://stm32-rs.github.io/stm32-rs/STM32WB06.html#SYSTEM_CTRL:IO_IBER)*/
pub struct IO_IBERrs;
impl crate::RegisterSpec for IO_IBERrs {
    type Ux = u32;
}
///`read()` method returns [`io_iber::R`](R) reader structure
impl crate::Readable for IO_IBERrs {}
///`write(|w| ..)` method takes [`io_iber::W`](W) writer structure
impl crate::Writable for IO_IBERrs {
    type Safety = crate::Unsafe;
}
///`reset()` method sets IO_IBER to value 0
impl crate::Resettable for IO_IBERrs {}
