---
published: true
---
#### Day 1: Day 1.2: Verilog Self-Checking testbench of a 2:1 mux. (Continue) 
<iframe width="560" height="315" src="https://www.youtube.com/embed/aSsHl2Jm3bo" title="YouTube video player" frameborder="0" allow="accelerometer; autoplay; clipboard-write; encrypted-media; gyroscope; picture-in-picture" allowfullscreen></iframe>


###### Relating verilog testbench constructs with SystemVerilog and UVM for better understanding.

[![Day_1_code](https://github.com/Adil3495/adil3495.github.io/blob/master/images/eda_logo.png?raw=true)](http://gestyy.com/epSQJi)

---------------------------------------------------------------------------------------------
