Analysis & Synthesis report for wrap
Mon Jan  8 16:00:58 2024
Quartus Prime Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Registers Packed Into Inferred Megafunctions
 14. Multiplexer Restructuring Statistics (No Restructuring Performed)
 15. Source assignments for fifo:ififo1|altsyncram:store_rtl_0|altsyncram_1pk1:auto_generated
 16. Source assignments for RAM:iRAM1|altsyncram:mem_rtl_0|altsyncram_q8f2:auto_generated
 17. Source assignments for RAM:iRAM2|altsyncram:mem_rtl_0|altsyncram_q8f2:auto_generated
 18. Source assignments for NTT_GEN1:iNTT_GEN1|altsyncram:mem_ROMWRAP_rtl_0|altsyncram_t2d1:auto_generated
 19. Source assignments for INTT_GEN1:iINTT_GEN1|altsyncram:mem_ROMWRAP_rtl_0|altsyncram_13d1:auto_generated
 20. Parameter Settings for User Entity Instance: mode:imode1
 21. Parameter Settings for User Entity Instance: Address_Gen:iAddress_Gen
 22. Parameter Settings for User Entity Instance: control:icontrol
 23. Parameter Settings for User Entity Instance: butterfly:ibutterfly1|mont_reduce:imont_reduce_0
 24. Parameter Settings for User Entity Instance: butterfly:ibutterfly1|mont_reduce:imont_reduce_1
 25. Parameter Settings for User Entity Instance: butterfly:ibutterfly1|barret_reduce:ibarret_reduce
 26. Parameter Settings for User Entity Instance: fifo:ififo1
 27. Parameter Settings for Inferred Entity Instance: fifo:ififo1|altsyncram:store_rtl_0
 28. Parameter Settings for Inferred Entity Instance: RAM:iRAM1|altsyncram:mem_rtl_0
 29. Parameter Settings for Inferred Entity Instance: RAM:iRAM2|altsyncram:mem_rtl_0
 30. Parameter Settings for Inferred Entity Instance: NTT_GEN1:iNTT_GEN1|altsyncram:mem_ROMWRAP_rtl_0
 31. Parameter Settings for Inferred Entity Instance: INTT_GEN1:iINTT_GEN1|altsyncram:mem_ROMWRAP_rtl_0
 32. altsyncram Parameter Settings by Entity Instance
 33. Port Connectivity Checks: "butterfly:ibutterfly1|mux_xx2_p:imux_xx22"
 34. Port Connectivity Checks: "butterfly:ibutterfly1|mux_xx2_p:imux_xx21"
 35. Port Connectivity Checks: "butterfly:ibutterfly1|BKmodSUB:iBKmodSUB|xor16SUB:ixor16SUB_1"
 36. Port Connectivity Checks: "butterfly:ibutterfly1|BKmodSUB:iBKmodSUB|GrayCell:blockr1c1"
 37. Port Connectivity Checks: "butterfly:ibutterfly1|BKmodSUB:iBKmodSUB|pg16SUB:ipg16SUB1"
 38. Port Connectivity Checks: "butterfly:ibutterfly1|BKmodADD:iBKmodADD|xor16SUM:ixor16SUM_1"
 39. Port Connectivity Checks: "butterfly:ibutterfly1|BKmodADD:iBKmodADD|GrayCell:blockr1c1"
 40. Port Connectivity Checks: "butterfly:ibutterfly1|BKmodADD:iBKmodADD|pg16SUM:ipg16SUM1"
 41. Post-Synthesis Netlist Statistics for Top Partition
 42. Elapsed Time Per Partition
 43. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+---------------------------------+----------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon Jan  8 16:00:58 2024              ;
; Quartus Prime Version           ; 22.1std.0 Build 915 10/25/2022 SC Standard Edition ;
; Revision Name                   ; wrap                                               ;
; Top-level Entity Name           ; wrap                                               ;
; Family                          ; Cyclone V                                          ;
; Logic utilization (in ALMs)     ; N/A                                                ;
; Total registers                 ; 565                                                ;
; Total pins                      ; 177                                                ;
; Total virtual pins              ; 0                                                  ;
; Total block memory bits         ; 73,728                                             ;
; Total DSP Blocks                ; 8                                                  ;
; Total HSSI RX PCSs              ; 0                                                  ;
; Total HSSI PMA RX Deserializers ; 0                                                  ;
; Total HSSI TX PCSs              ; 0                                                  ;
; Total HSSI PMA TX Serializers   ; 0                                                  ;
; Total PLLs                      ; 0                                                  ;
; Total DLLs                      ; 0                                                  ;
+---------------------------------+----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; wrap               ; wrap               ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; On                 ; Off                ;
; Maximum processors allowed for parallel compilation                             ; All                ;                    ;
; Restructure Multiplexers                                                        ; Off                ; Auto               ;
; Optimization Technique                                                          ; Speed              ; Balanced           ;
; Perform WYSIWYG Primitive Resynthesis                                           ; On                 ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 56          ;
; Maximum allowed            ; 15          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 15          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processor 9            ;   0.0%      ;
;     Processor 10           ;   0.0%      ;
;     Processor 11           ;   0.0%      ;
;     Processors 12-15       ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                        ;
+-----------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path        ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                    ; Library ;
+-----------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------+---------+
; mont_reduce.v                           ; yes             ; User Verilog HDL File                                 ; /home/haka/Desktop/KyberV12/dut_quartus/mont_reduce.v                           ;         ;
; mux_xx2_p.v                             ; yes             ; User Verilog HDL File                                 ; /home/haka/Desktop/KyberV12/dut_quartus/mux_xx2_p.v                             ;         ;
; barret_reduce.v                         ; yes             ; User Verilog HDL File                                 ; /home/haka/Desktop/KyberV12/dut_quartus/barret_reduce.v                         ;         ;
; fifo.v                                  ; yes             ; User Verilog HDL File                                 ; /home/haka/Desktop/KyberV12/dut_quartus/fifo.v                                  ;         ;
; RAM.v                                   ; yes             ; User Verilog HDL File                                 ; /home/haka/Desktop/KyberV12/dut_quartus/RAM.v                                   ;         ;
; NTT_GEN1.v                              ; yes             ; User Verilog HDL File                                 ; /home/haka/Desktop/KyberV12/dut_quartus/NTT_GEN1.v                              ;         ;
; mode.v                                  ; yes             ; User Verilog HDL File                                 ; /home/haka/Desktop/KyberV12/dut_quartus/mode.v                                  ;         ;
; INTT_GEN1.v                             ; yes             ; User Verilog HDL File                                 ; /home/haka/Desktop/KyberV12/dut_quartus/INTT_GEN1.v                             ;         ;
; INOUT_GEN1.v                            ; yes             ; User Verilog HDL File                                 ; /home/haka/Desktop/KyberV12/dut_quartus/INOUT_GEN1.v                            ;         ;
; GrayCell.v                              ; yes             ; User Verilog HDL File                                 ; /home/haka/Desktop/KyberV12/dut_quartus/GrayCell.v                              ;         ;
; control.v                               ; yes             ; User Verilog HDL File                                 ; /home/haka/Desktop/KyberV12/dut_quartus/control.v                               ;         ;
; butterfly.v                             ; yes             ; User Verilog HDL File                                 ; /home/haka/Desktop/KyberV12/dut_quartus/butterfly.v                             ;         ;
; BlackCell.v                             ; yes             ; User Verilog HDL File                                 ; /home/haka/Desktop/KyberV12/dut_quartus/BlackCell.v                             ;         ;
; BKmodSUB.v                              ; yes             ; User Verilog HDL File                                 ; /home/haka/Desktop/KyberV12/dut_quartus/BKmodSUB.v                              ;         ;
; BKmodADD.v                              ; yes             ; User Verilog HDL File                                 ; /home/haka/Desktop/KyberV12/dut_quartus/BKmodADD.v                              ;         ;
; Address_Gen.v                           ; yes             ; User Verilog HDL File                                 ; /home/haka/Desktop/KyberV12/dut_quartus/Address_Gen.v                           ;         ;
; wrap.v                                  ; yes             ; User Verilog HDL File                                 ; /home/haka/Desktop/KyberV12/dut_quartus/wrap.v                                  ;         ;
; mult3.v                                 ; yes             ; Auto-Found Wizard-Generated File                      ; /home/haka/Desktop/KyberV12/dut_quartus/mult3.v                                 ;         ;
; altsyncram.tdf                          ; yes             ; Megafunction                                          ; /opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf           ;         ;
; stratix_ram_block.inc                   ; yes             ; Megafunction                                          ; /opt/intelFPGA/22.1std/quartus/libraries/megafunctions/stratix_ram_block.inc    ;         ;
; lpm_mux.inc                             ; yes             ; Megafunction                                          ; /opt/intelFPGA/22.1std/quartus/libraries/megafunctions/lpm_mux.inc              ;         ;
; lpm_decode.inc                          ; yes             ; Megafunction                                          ; /opt/intelFPGA/22.1std/quartus/libraries/megafunctions/lpm_decode.inc           ;         ;
; aglobal221.inc                          ; yes             ; Megafunction                                          ; /opt/intelFPGA/22.1std/quartus/libraries/megafunctions/aglobal221.inc           ;         ;
; a_rdenreg.inc                           ; yes             ; Megafunction                                          ; /opt/intelFPGA/22.1std/quartus/libraries/megafunctions/a_rdenreg.inc            ;         ;
; altrom.inc                              ; yes             ; Megafunction                                          ; /opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altrom.inc               ;         ;
; altram.inc                              ; yes             ; Megafunction                                          ; /opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altram.inc               ;         ;
; altdpram.inc                            ; yes             ; Megafunction                                          ; /opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altdpram.inc             ;         ;
; db/altsyncram_1pk1.tdf                  ; yes             ; Auto-Generated Megafunction                           ; /home/haka/Desktop/KyberV12/dut_quartus/db/altsyncram_1pk1.tdf                  ;         ;
; db/altsyncram_q8f2.tdf                  ; yes             ; Auto-Generated Megafunction                           ; /home/haka/Desktop/KyberV12/dut_quartus/db/altsyncram_q8f2.tdf                  ;         ;
; db/altsyncram_t2d1.tdf                  ; yes             ; Auto-Generated Megafunction                           ; /home/haka/Desktop/KyberV12/dut_quartus/db/altsyncram_t2d1.tdf                  ;         ;
; db/wrap.ram0_NTT_GEN1_acf138fa.hdl.mif  ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /home/haka/Desktop/KyberV12/dut_quartus/db/wrap.ram0_NTT_GEN1_acf138fa.hdl.mif  ;         ;
; db/altsyncram_13d1.tdf                  ; yes             ; Auto-Generated Megafunction                           ; /home/haka/Desktop/KyberV12/dut_quartus/db/altsyncram_13d1.tdf                  ;         ;
; db/wrap.ram0_INTT_GEN1_e2b12c36.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /home/haka/Desktop/KyberV12/dut_quartus/db/wrap.ram0_INTT_GEN1_e2b12c36.hdl.mif ;         ;
+-----------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 376       ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 635       ;
;     -- 7 input functions                    ; 0         ;
;     -- 6 input functions                    ; 64        ;
;     -- 5 input functions                    ; 108       ;
;     -- 4 input functions                    ; 104       ;
;     -- <=3 input functions                  ; 359       ;
;                                             ;           ;
; Dedicated logic registers                   ; 565       ;
;                                             ;           ;
; I/O pins                                    ; 177       ;
; Total MLAB memory bits                      ; 0         ;
; Total block memory bits                     ; 73728     ;
;                                             ;           ;
; Total DSP Blocks                            ; 8         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 611       ;
; Total fan-out                               ; 6375      ;
; Average fan-out                             ; 3.77      ;
+---------------------------------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                          ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                    ; Entity Name     ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------+-----------------+--------------+
; |wrap                                     ; 635 (83)            ; 565 (0)                   ; 73728             ; 8          ; 177  ; 0            ; |wrap                                                                                  ; wrap            ; work         ;
;    |Address_Gen:iAddress_Gen|             ; 58 (58)             ; 34 (34)                   ; 0                 ; 0          ; 0    ; 0            ; |wrap|Address_Gen:iAddress_Gen                                                         ; Address_Gen     ; work         ;
;    |INOUT_GEN1:iINOUT_GEN1|               ; 0 (0)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |wrap|INOUT_GEN1:iINOUT_GEN1                                                           ; INOUT_GEN1      ; work         ;
;    |INTT_GEN1:iINTT_GEN1|                 ; 0 (0)               ; 0 (0)                     ; 28672             ; 0          ; 0    ; 0            ; |wrap|INTT_GEN1:iINTT_GEN1                                                             ; INTT_GEN1       ; work         ;
;       |altsyncram:mem_ROMWRAP_rtl_0|      ; 0 (0)               ; 0 (0)                     ; 28672             ; 0          ; 0    ; 0            ; |wrap|INTT_GEN1:iINTT_GEN1|altsyncram:mem_ROMWRAP_rtl_0                                ; altsyncram      ; work         ;
;          |altsyncram_13d1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 28672             ; 0          ; 0    ; 0            ; |wrap|INTT_GEN1:iINTT_GEN1|altsyncram:mem_ROMWRAP_rtl_0|altsyncram_13d1:auto_generated ; altsyncram_13d1 ; work         ;
;    |NTT_GEN1:iNTT_GEN1|                   ; 0 (0)               ; 0 (0)                     ; 28672             ; 0          ; 0    ; 0            ; |wrap|NTT_GEN1:iNTT_GEN1                                                               ; NTT_GEN1        ; work         ;
;       |altsyncram:mem_ROMWRAP_rtl_0|      ; 0 (0)               ; 0 (0)                     ; 28672             ; 0          ; 0    ; 0            ; |wrap|NTT_GEN1:iNTT_GEN1|altsyncram:mem_ROMWRAP_rtl_0                                  ; altsyncram      ; work         ;
;          |altsyncram_t2d1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 28672             ; 0          ; 0    ; 0            ; |wrap|NTT_GEN1:iNTT_GEN1|altsyncram:mem_ROMWRAP_rtl_0|altsyncram_t2d1:auto_generated   ; altsyncram_t2d1 ; work         ;
;    |RAM:iRAM1|                            ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |wrap|RAM:iRAM1                                                                        ; RAM             ; work         ;
;       |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |wrap|RAM:iRAM1|altsyncram:mem_rtl_0                                                   ; altsyncram      ; work         ;
;          |altsyncram_q8f2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |wrap|RAM:iRAM1|altsyncram:mem_rtl_0|altsyncram_q8f2:auto_generated                    ; altsyncram_q8f2 ; work         ;
;    |RAM:iRAM2|                            ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |wrap|RAM:iRAM2                                                                        ; RAM             ; work         ;
;       |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |wrap|RAM:iRAM2|altsyncram:mem_rtl_0                                                   ; altsyncram      ; work         ;
;          |altsyncram_q8f2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |wrap|RAM:iRAM2|altsyncram:mem_rtl_0|altsyncram_q8f2:auto_generated                    ; altsyncram_q8f2 ; work         ;
;    |butterfly:ibutterfly1|                ; 182 (48)            ; 240 (208)                 ; 0                 ; 8          ; 0    ; 0            ; |wrap|butterfly:ibutterfly1                                                            ; butterfly       ; work         ;
;       |BKmodADD:iBKmodADD|                ; 35 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrap|butterfly:ibutterfly1|BKmodADD:iBKmodADD                                         ; BKmodADD        ; work         ;
;          |BlackCell:blockr2c11|           ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrap|butterfly:ibutterfly1|BKmodADD:iBKmodADD|BlackCell:blockr2c11                    ; BlackCell       ; work         ;
;          |GrayCell:blockr2c3|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrap|butterfly:ibutterfly1|BKmodADD:iBKmodADD|GrayCell:blockr2c3                      ; GrayCell        ; work         ;
;          |GrayCell:blockr5c13|            ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrap|butterfly:ibutterfly1|BKmodADD:iBKmodADD|GrayCell:blockr5c13                     ; GrayCell        ; work         ;
;          |GrayCell:blockr5c5|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrap|butterfly:ibutterfly1|BKmodADD:iBKmodADD|GrayCell:blockr5c5                      ; GrayCell        ; work         ;
;          |GrayCell:blockr5c9|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrap|butterfly:ibutterfly1|BKmodADD:iBKmodADD|GrayCell:blockr5c9                      ; GrayCell        ; work         ;
;          |GrayCell:blockr6c11|            ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrap|butterfly:ibutterfly1|BKmodADD:iBKmodADD|GrayCell:blockr6c11                     ; GrayCell        ; work         ;
;          |GrayCell:blockr6c6|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrap|butterfly:ibutterfly1|BKmodADD:iBKmodADD|GrayCell:blockr6c6                      ; GrayCell        ; work         ;
;          |pg16SUM:ipg16SUM1|              ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrap|butterfly:ibutterfly1|BKmodADD:iBKmodADD|pg16SUM:ipg16SUM1                       ; pg16SUM         ; work         ;
;          |xor16SUM:ixor16SUM_1|           ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrap|butterfly:ibutterfly1|BKmodADD:iBKmodADD|xor16SUM:ixor16SUM_1                    ; xor16SUM        ; work         ;
;       |BKmodSUB:iBKmodSUB|                ; 35 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrap|butterfly:ibutterfly1|BKmodSUB:iBKmodSUB                                         ; BKmodSUB        ; work         ;
;          |BlackCell:blockr2c11|           ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrap|butterfly:ibutterfly1|BKmodSUB:iBKmodSUB|BlackCell:blockr2c11                    ; BlackCell       ; work         ;
;          |GrayCell:blockr2c3|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrap|butterfly:ibutterfly1|BKmodSUB:iBKmodSUB|GrayCell:blockr2c3                      ; GrayCell        ; work         ;
;          |GrayCell:blockr5c13|            ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrap|butterfly:ibutterfly1|BKmodSUB:iBKmodSUB|GrayCell:blockr5c13                     ; GrayCell        ; work         ;
;          |GrayCell:blockr5c5|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrap|butterfly:ibutterfly1|BKmodSUB:iBKmodSUB|GrayCell:blockr5c5                      ; GrayCell        ; work         ;
;          |GrayCell:blockr5c9|             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrap|butterfly:ibutterfly1|BKmodSUB:iBKmodSUB|GrayCell:blockr5c9                      ; GrayCell        ; work         ;
;          |GrayCell:blockr6c11|            ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrap|butterfly:ibutterfly1|BKmodSUB:iBKmodSUB|GrayCell:blockr6c11                     ; GrayCell        ; work         ;
;          |GrayCell:blockr6c6|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrap|butterfly:ibutterfly1|BKmodSUB:iBKmodSUB|GrayCell:blockr6c6                      ; GrayCell        ; work         ;
;          |pg16SUB:ipg16SUB1|              ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrap|butterfly:ibutterfly1|BKmodSUB:iBKmodSUB|pg16SUB:ipg16SUB1                       ; pg16SUB         ; work         ;
;          |xor16SUB:ixor16SUB_1|           ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |wrap|butterfly:ibutterfly1|BKmodSUB:iBKmodSUB|xor16SUB:ixor16SUB_1                    ; xor16SUB        ; work         ;
;       |MULT3:iMULT_0|                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |wrap|butterfly:ibutterfly1|MULT3:iMULT_0                                              ; MULT3           ; work         ;
;       |MULT3:iMULT_1|                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |wrap|butterfly:ibutterfly1|MULT3:iMULT_1                                              ; MULT3           ; work         ;
;       |barret_reduce:ibarret_reduce|      ; 0 (0)               ; 0 (0)                     ; 0                 ; 2          ; 0    ; 0            ; |wrap|butterfly:ibutterfly1|barret_reduce:ibarret_reduce                               ; barret_reduce   ; work         ;
;       |mont_reduce:imont_reduce_0|        ; 32 (32)             ; 0 (0)                     ; 0                 ; 2          ; 0    ; 0            ; |wrap|butterfly:ibutterfly1|mont_reduce:imont_reduce_0                                 ; mont_reduce     ; work         ;
;       |mont_reduce:imont_reduce_1|        ; 0 (0)               ; 0 (0)                     ; 0                 ; 2          ; 0    ; 0            ; |wrap|butterfly:ibutterfly1|mont_reduce:imont_reduce_1                                 ; mont_reduce     ; work         ;
;       |mux_xx2_p:imux_xx21|               ; 16 (16)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |wrap|butterfly:ibutterfly1|mux_xx2_p:imux_xx21                                        ; mux_xx2_p       ; work         ;
;       |mux_xx2_p:imux_xx22|               ; 16 (16)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |wrap|butterfly:ibutterfly1|mux_xx2_p:imux_xx22                                        ; mux_xx2_p       ; work         ;
;    |control:icontrol|                     ; 221 (221)           ; 109 (109)                 ; 0                 ; 0          ; 0    ; 0            ; |wrap|control:icontrol                                                                 ; control         ; work         ;
;    |fifo:ififo1|                          ; 89 (89)             ; 173 (173)                 ; 8192              ; 0          ; 0    ; 0            ; |wrap|fifo:ififo1                                                                      ; fifo            ; work         ;
;       |altsyncram:store_rtl_0|            ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |wrap|fifo:ififo1|altsyncram:store_rtl_0                                               ; altsyncram      ; work         ;
;          |altsyncram_1pk1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |wrap|fifo:ififo1|altsyncram:store_rtl_0|altsyncram_1pk1:auto_generated                ; altsyncram_1pk1 ; work         ;
;    |mode:imode1|                          ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |wrap|mode:imode1                                                                      ; mode            ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------------------------------------+
; Name                                                                                        ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                     ;
+---------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------------------------------------+
; INTT_GEN1:iINTT_GEN1|altsyncram:mem_ROMWRAP_rtl_0|altsyncram_13d1:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 896          ; 32           ; --           ; --           ; 28672 ; db/wrap.ram0_INTT_GEN1_e2b12c36.hdl.mif ;
; NTT_GEN1:iNTT_GEN1|altsyncram:mem_ROMWRAP_rtl_0|altsyncram_t2d1:auto_generated|ALTSYNCRAM   ; AUTO ; ROM              ; 896          ; 32           ; --           ; --           ; 28672 ; db/wrap.ram0_NTT_GEN1_acf138fa.hdl.mif  ;
; RAM:iRAM1|altsyncram:mem_rtl_0|altsyncram_q8f2:auto_generated|ALTSYNCRAM                    ; AUTO ; True Dual Port   ; 256          ; 16           ; 256          ; 16           ; 4096  ; None                                    ;
; RAM:iRAM2|altsyncram:mem_rtl_0|altsyncram_q8f2:auto_generated|ALTSYNCRAM                    ; AUTO ; True Dual Port   ; 256          ; 16           ; 256          ; 16           ; 4096  ; None                                    ;
; fifo:ififo1|altsyncram:store_rtl_0|altsyncram_1pk1:auto_generated|ALTSYNCRAM                ; AUTO ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192  ; None                                    ;
+---------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------------------------------------+


+-------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary    ;
+-----------------------------------+-------------+
; Statistic                         ; Number Used ;
+-----------------------------------+-------------+
; Two Independent 18x18             ; 5           ;
; Independent 18x18 plus 36         ; 3           ;
; Total number of DSP blocks        ; 8           ;
;                                   ;             ;
; Fixed Point Signed Multiplier     ; 2           ;
; Fixed Point Mixed Sign Multiplier ; 6           ;
+-----------------------------------+-------------+


+-----------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                ;
+-----------------------------------------+-----------------------------------------+
; Register name                           ; Reason for Removal                      ;
+-----------------------------------------+-----------------------------------------+
; INOUT_GEN1:iINOUT_GEN1|a[8]             ; Merged with INOUT_GEN1:iINOUT_GEN1|a[0] ;
; INOUT_GEN1:iINOUT_GEN1|a[9]             ; Merged with INOUT_GEN1:iINOUT_GEN1|a[1] ;
; INOUT_GEN1:iINOUT_GEN1|a[10]            ; Merged with INOUT_GEN1:iINOUT_GEN1|a[2] ;
; INOUT_GEN1:iINOUT_GEN1|a[11]            ; Merged with INOUT_GEN1:iINOUT_GEN1|a[3] ;
; INOUT_GEN1:iINOUT_GEN1|a[12]            ; Merged with INOUT_GEN1:iINOUT_GEN1|a[4] ;
; INOUT_GEN1:iINOUT_GEN1|a[13]            ; Merged with INOUT_GEN1:iINOUT_GEN1|a[5] ;
; INOUT_GEN1:iINOUT_GEN1|a[14]            ; Merged with INOUT_GEN1:iINOUT_GEN1|a[6] ;
; INOUT_GEN1:iINOUT_GEN1|a[15]            ; Merged with INOUT_GEN1:iINOUT_GEN1|a[7] ;
; INOUT_GEN1:iINOUT_GEN1|a[0]             ; Stuck at VCC due to stuck port data_in  ;
; Address_Gen:iAddress_Gen|counterx2[7,8] ; Lost fanout                             ;
; Total Number of Removed Registers = 11  ;                                         ;
+-----------------------------------------+-----------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                         ;
+---------------------------------------+--------------------+----------------------------------------+
; Register name                         ; Reason for Removal ; Registers Removed due to This Register ;
+---------------------------------------+--------------------+----------------------------------------+
; Address_Gen:iAddress_Gen|counterx2[8] ; Lost Fanouts       ; Address_Gen:iAddress_Gen|counterx2[7]  ;
+---------------------------------------+--------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 565   ;
; Number of registers using Synchronous Clear  ; 220   ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 274   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 154   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                  ;
+-------------------------------+----------------------------------------+------+
; Register Name                 ; Megafunction                           ; Type ;
+-------------------------------+----------------------------------------+------+
; fifo:ififo1|rdaddr[0..7]      ; fifo:ififo1|store_rtl_0                ; RAM  ;
; RAM:iRAM1|DA1out[0..15]       ; RAM:iRAM1|mem_rtl_0                    ; RAM  ;
; RAM:iRAM1|DB1out[0..15]       ; RAM:iRAM1|mem_rtl_0                    ; RAM  ;
; RAM:iRAM2|DA1out[0..15]       ; RAM:iRAM2|mem_rtl_0                    ; RAM  ;
; RAM:iRAM2|DB1out[0..15]       ; RAM:iRAM2|mem_rtl_0                    ; RAM  ;
; NTT_GEN1:iNTT_GEN1|a[0..31]   ; NTT_GEN1:iNTT_GEN1|mem_ROMWRAP_rtl_0   ; RAM  ;
; INTT_GEN1:iINTT_GEN1|a[0..31] ; INTT_GEN1:iINTT_GEN1|mem_ROMWRAP_rtl_0 ; RAM  ;
+-------------------------------+----------------------------------------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (No Restructuring Performed)                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------+
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |wrap|butterfly:ibutterfly1|mux_xx2_p:imux_xx22|o[7] ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |wrap|fifo:ififo1|rd_ptr[8]                          ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |wrap|fifo:ififo1|wr_ptr[8]                          ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |wrap|control:icontrol|counter1[22]                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |wrap|control:icontrol|counter2[3]                   ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |wrap|Address_Gen:iAddress_Gen|counterx2[0]          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |wrap|Address_Gen:iAddress_Gen|counter[1]            ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |wrap|control:icontrol|counter3[17]                  ;
; 6:1                ; 32 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |wrap|control:icontrol|counter6[9]                   ;
; 7:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |wrap|Address_Gen:iAddress_Gen|counter_clk[0]        ;
; 11:1               ; 4 bits    ; 28 LEs        ; 12 LEs               ; 16 LEs                 ; Yes        ; |wrap|control:icontrol|counter5[3]                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |wrap|Raddb1_w[0]                                    ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |wrap|Raddb1_w[6]                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Source assignments for fifo:ififo1|altsyncram:store_rtl_0|altsyncram_1pk1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------+
; Assignment                      ; Value              ; From ; To                         ;
+---------------------------------+--------------------+------+----------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                          ;
+---------------------------------+--------------------+------+----------------------------+


+--------------------------------------------------------------------------------------+
; Source assignments for RAM:iRAM1|altsyncram:mem_rtl_0|altsyncram_q8f2:auto_generated ;
+---------------------------------+--------------------+------+------------------------+
; Assignment                      ; Value              ; From ; To                     ;
+---------------------------------+--------------------+------+------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                      ;
+---------------------------------+--------------------+------+------------------------+


+--------------------------------------------------------------------------------------+
; Source assignments for RAM:iRAM2|altsyncram:mem_rtl_0|altsyncram_q8f2:auto_generated ;
+---------------------------------+--------------------+------+------------------------+
; Assignment                      ; Value              ; From ; To                     ;
+---------------------------------+--------------------+------+------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                      ;
+---------------------------------+--------------------+------+------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for NTT_GEN1:iNTT_GEN1|altsyncram:mem_ROMWRAP_rtl_0|altsyncram_t2d1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------+
; Assignment                      ; Value              ; From ; To                                      ;
+---------------------------------+--------------------+------+-----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                       ;
+---------------------------------+--------------------+------+-----------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Source assignments for INTT_GEN1:iINTT_GEN1|altsyncram:mem_ROMWRAP_rtl_0|altsyncram_13d1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------+
; Assignment                      ; Value              ; From ; To                                        ;
+---------------------------------+--------------------+------+-------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                         ;
+---------------------------------+--------------------+------+-------------------------------------------+


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: mode:imode1 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; NTT            ; 00    ; Unsigned Binary                 ;
; INTT           ; 01    ; Unsigned Binary                 ;
; IN             ; 10    ; Unsigned Binary                 ;
; OUT            ; 11    ; Unsigned Binary                 ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Address_Gen:iAddress_Gen ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; NTT            ; 00    ; Unsigned Binary                              ;
; INTT           ; 01    ; Unsigned Binary                              ;
; IN             ; 10    ; Unsigned Binary                              ;
; OUT            ; 11    ; Unsigned Binary                              ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: control:icontrol ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; NTT            ; 00    ; Unsigned Binary                      ;
; INTT           ; 01    ; Unsigned Binary                      ;
; IN             ; 10    ; Unsigned Binary                      ;
; OUT            ; 11    ; Unsigned Binary                      ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: butterfly:ibutterfly1|mont_reduce:imont_reduce_0 ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; MONT           ; -1044 ; Signed Integer                                                       ;
; QINV           ; -3327 ; Signed Integer                                                       ;
; KYBER_Q        ; 3329  ; Signed Integer                                                       ;
; WIDTH          ; 16    ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: butterfly:ibutterfly1|mont_reduce:imont_reduce_1 ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; MONT           ; -1044 ; Signed Integer                                                       ;
; QINV           ; -3327 ; Signed Integer                                                       ;
; KYBER_Q        ; 3329  ; Signed Integer                                                       ;
; WIDTH          ; 16    ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: butterfly:ibutterfly1|barret_reduce:ibarret_reduce ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; KYBER_Q        ; 3329  ; Signed Integer                                                         ;
; WIDTH          ; 16    ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo:ififo1 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; DAT_WIDTH      ; 32    ; Signed Integer                  ;
; ADDR_WIDTH     ; 8     ; Signed Integer                  ;
; SIMULATION     ; 0     ; Unsigned Binary                 ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fifo:ififo1|altsyncram:store_rtl_0 ;
+------------------------------------+----------------------+-------------------------+
; Parameter Name                     ; Value                ; Type                    ;
+------------------------------------+----------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                 ;
; WIDTH_A                            ; 32                   ; Untyped                 ;
; WIDTHAD_A                          ; 8                    ; Untyped                 ;
; NUMWORDS_A                         ; 256                  ; Untyped                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WIDTH_B                            ; 32                   ; Untyped                 ;
; WIDTHAD_B                          ; 8                    ; Untyped                 ;
; NUMWORDS_B                         ; 256                  ; Untyped                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_1pk1      ; Untyped                 ;
+------------------------------------+----------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: RAM:iRAM1|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+---------------------+
; Parameter Name                     ; Value                ; Type                ;
+------------------------------------+----------------------+---------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped             ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped             ;
; WIDTH_A                            ; 16                   ; Untyped             ;
; WIDTHAD_A                          ; 8                    ; Untyped             ;
; NUMWORDS_A                         ; 256                  ; Untyped             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped             ;
; WIDTH_B                            ; 16                   ; Untyped             ;
; WIDTHAD_B                          ; 8                    ; Untyped             ;
; NUMWORDS_B                         ; 256                  ; Untyped             ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped             ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped             ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped             ;
; BYTE_SIZE                          ; 8                    ; Untyped             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped             ;
; INIT_FILE                          ; UNUSED               ; Untyped             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped             ;
; ENABLE_ECC                         ; FALSE                ; Untyped             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped             ;
; CBXI_PARAMETER                     ; altsyncram_q8f2      ; Untyped             ;
+------------------------------------+----------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: RAM:iRAM2|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+---------------------+
; Parameter Name                     ; Value                ; Type                ;
+------------------------------------+----------------------+---------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped             ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped             ;
; WIDTH_A                            ; 16                   ; Untyped             ;
; WIDTHAD_A                          ; 8                    ; Untyped             ;
; NUMWORDS_A                         ; 256                  ; Untyped             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped             ;
; WIDTH_B                            ; 16                   ; Untyped             ;
; WIDTHAD_B                          ; 8                    ; Untyped             ;
; NUMWORDS_B                         ; 256                  ; Untyped             ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped             ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped             ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped             ;
; BYTE_SIZE                          ; 8                    ; Untyped             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped             ;
; INIT_FILE                          ; UNUSED               ; Untyped             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped             ;
; ENABLE_ECC                         ; FALSE                ; Untyped             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped             ;
; CBXI_PARAMETER                     ; altsyncram_q8f2      ; Untyped             ;
+------------------------------------+----------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: NTT_GEN1:iNTT_GEN1|altsyncram:mem_ROMWRAP_rtl_0 ;
+------------------------------------+----------------------------------------+--------------------+
; Parameter Name                     ; Value                                  ; Type               ;
+------------------------------------+----------------------------------------+--------------------+
; BYTE_SIZE_BLOCK                    ; 8                                      ; Untyped            ;
; AUTO_CARRY_CHAINS                  ; ON                                     ; AUTO_CARRY         ;
; IGNORE_CARRY_BUFFERS               ; OFF                                    ; IGNORE_CARRY       ;
; AUTO_CASCADE_CHAINS                ; ON                                     ; AUTO_CASCADE       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                    ; IGNORE_CASCADE     ;
; WIDTH_BYTEENA                      ; 1                                      ; Untyped            ;
; OPERATION_MODE                     ; ROM                                    ; Untyped            ;
; WIDTH_A                            ; 32                                     ; Untyped            ;
; WIDTHAD_A                          ; 10                                     ; Untyped            ;
; NUMWORDS_A                         ; 896                                    ; Untyped            ;
; OUTDATA_REG_A                      ; UNREGISTERED                           ; Untyped            ;
; ADDRESS_ACLR_A                     ; NONE                                   ; Untyped            ;
; OUTDATA_ACLR_A                     ; NONE                                   ; Untyped            ;
; WRCONTROL_ACLR_A                   ; NONE                                   ; Untyped            ;
; INDATA_ACLR_A                      ; NONE                                   ; Untyped            ;
; BYTEENA_ACLR_A                     ; NONE                                   ; Untyped            ;
; WIDTH_B                            ; 1                                      ; Untyped            ;
; WIDTHAD_B                          ; 1                                      ; Untyped            ;
; NUMWORDS_B                         ; 1                                      ; Untyped            ;
; INDATA_REG_B                       ; CLOCK1                                 ; Untyped            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                 ; Untyped            ;
; RDCONTROL_REG_B                    ; CLOCK1                                 ; Untyped            ;
; ADDRESS_REG_B                      ; CLOCK1                                 ; Untyped            ;
; OUTDATA_REG_B                      ; UNREGISTERED                           ; Untyped            ;
; BYTEENA_REG_B                      ; CLOCK1                                 ; Untyped            ;
; INDATA_ACLR_B                      ; NONE                                   ; Untyped            ;
; WRCONTROL_ACLR_B                   ; NONE                                   ; Untyped            ;
; ADDRESS_ACLR_B                     ; NONE                                   ; Untyped            ;
; OUTDATA_ACLR_B                     ; NONE                                   ; Untyped            ;
; RDCONTROL_ACLR_B                   ; NONE                                   ; Untyped            ;
; BYTEENA_ACLR_B                     ; NONE                                   ; Untyped            ;
; WIDTH_BYTEENA_A                    ; 1                                      ; Untyped            ;
; WIDTH_BYTEENA_B                    ; 1                                      ; Untyped            ;
; RAM_BLOCK_TYPE                     ; AUTO                                   ; Untyped            ;
; BYTE_SIZE                          ; 8                                      ; Untyped            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ; Untyped            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                   ; Untyped            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                   ; Untyped            ;
; INIT_FILE                          ; db/wrap.ram0_NTT_GEN1_acf138fa.hdl.mif ; Untyped            ;
; INIT_FILE_LAYOUT                   ; PORT_A                                 ; Untyped            ;
; MAXIMUM_DEPTH                      ; 0                                      ; Untyped            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                 ; Untyped            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                 ; Untyped            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                 ; Untyped            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                 ; Untyped            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                        ; Untyped            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                        ; Untyped            ;
; ENABLE_ECC                         ; FALSE                                  ; Untyped            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                  ; Untyped            ;
; WIDTH_ECCSTATUS                    ; 3                                      ; Untyped            ;
; DEVICE_FAMILY                      ; Cyclone V                              ; Untyped            ;
; CBXI_PARAMETER                     ; altsyncram_t2d1                        ; Untyped            ;
+------------------------------------+----------------------------------------+--------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: INTT_GEN1:iINTT_GEN1|altsyncram:mem_ROMWRAP_rtl_0 ;
+------------------------------------+-----------------------------------------+---------------------+
; Parameter Name                     ; Value                                   ; Type                ;
+------------------------------------+-----------------------------------------+---------------------+
; BYTE_SIZE_BLOCK                    ; 8                                       ; Untyped             ;
; AUTO_CARRY_CHAINS                  ; ON                                      ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS               ; OFF                                     ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                ; ON                                      ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                     ; IGNORE_CASCADE      ;
; WIDTH_BYTEENA                      ; 1                                       ; Untyped             ;
; OPERATION_MODE                     ; ROM                                     ; Untyped             ;
; WIDTH_A                            ; 32                                      ; Untyped             ;
; WIDTHAD_A                          ; 10                                      ; Untyped             ;
; NUMWORDS_A                         ; 896                                     ; Untyped             ;
; OUTDATA_REG_A                      ; UNREGISTERED                            ; Untyped             ;
; ADDRESS_ACLR_A                     ; NONE                                    ; Untyped             ;
; OUTDATA_ACLR_A                     ; NONE                                    ; Untyped             ;
; WRCONTROL_ACLR_A                   ; NONE                                    ; Untyped             ;
; INDATA_ACLR_A                      ; NONE                                    ; Untyped             ;
; BYTEENA_ACLR_A                     ; NONE                                    ; Untyped             ;
; WIDTH_B                            ; 1                                       ; Untyped             ;
; WIDTHAD_B                          ; 1                                       ; Untyped             ;
; NUMWORDS_B                         ; 1                                       ; Untyped             ;
; INDATA_REG_B                       ; CLOCK1                                  ; Untyped             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                  ; Untyped             ;
; RDCONTROL_REG_B                    ; CLOCK1                                  ; Untyped             ;
; ADDRESS_REG_B                      ; CLOCK1                                  ; Untyped             ;
; OUTDATA_REG_B                      ; UNREGISTERED                            ; Untyped             ;
; BYTEENA_REG_B                      ; CLOCK1                                  ; Untyped             ;
; INDATA_ACLR_B                      ; NONE                                    ; Untyped             ;
; WRCONTROL_ACLR_B                   ; NONE                                    ; Untyped             ;
; ADDRESS_ACLR_B                     ; NONE                                    ; Untyped             ;
; OUTDATA_ACLR_B                     ; NONE                                    ; Untyped             ;
; RDCONTROL_ACLR_B                   ; NONE                                    ; Untyped             ;
; BYTEENA_ACLR_B                     ; NONE                                    ; Untyped             ;
; WIDTH_BYTEENA_A                    ; 1                                       ; Untyped             ;
; WIDTH_BYTEENA_B                    ; 1                                       ; Untyped             ;
; RAM_BLOCK_TYPE                     ; AUTO                                    ; Untyped             ;
; BYTE_SIZE                          ; 8                                       ; Untyped             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                               ; Untyped             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                    ; Untyped             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                    ; Untyped             ;
; INIT_FILE                          ; db/wrap.ram0_INTT_GEN1_e2b12c36.hdl.mif ; Untyped             ;
; INIT_FILE_LAYOUT                   ; PORT_A                                  ; Untyped             ;
; MAXIMUM_DEPTH                      ; 0                                       ; Untyped             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                  ; Untyped             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                  ; Untyped             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                  ; Untyped             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                  ; Untyped             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                         ; Untyped             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                         ; Untyped             ;
; ENABLE_ECC                         ; FALSE                                   ; Untyped             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                   ; Untyped             ;
; WIDTH_ECCSTATUS                    ; 3                                       ; Untyped             ;
; DEVICE_FAMILY                      ; Cyclone V                               ; Untyped             ;
; CBXI_PARAMETER                     ; altsyncram_13d1                         ; Untyped             ;
+------------------------------------+-----------------------------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                              ;
+-------------------------------------------+---------------------------------------------------+
; Name                                      ; Value                                             ;
+-------------------------------------------+---------------------------------------------------+
; Number of entity instances                ; 5                                                 ;
; Entity Instance                           ; fifo:ififo1|altsyncram:store_rtl_0                ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                         ;
;     -- WIDTH_A                            ; 32                                                ;
;     -- NUMWORDS_A                         ; 256                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                      ;
;     -- WIDTH_B                            ; 32                                                ;
;     -- NUMWORDS_B                         ; 256                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                         ;
; Entity Instance                           ; RAM:iRAM1|altsyncram:mem_rtl_0                    ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                   ;
;     -- WIDTH_A                            ; 16                                                ;
;     -- NUMWORDS_A                         ; 256                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                      ;
;     -- WIDTH_B                            ; 16                                                ;
;     -- NUMWORDS_B                         ; 256                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                          ;
; Entity Instance                           ; RAM:iRAM2|altsyncram:mem_rtl_0                    ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                   ;
;     -- WIDTH_A                            ; 16                                                ;
;     -- NUMWORDS_A                         ; 256                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                      ;
;     -- WIDTH_B                            ; 16                                                ;
;     -- NUMWORDS_B                         ; 256                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                          ;
; Entity Instance                           ; NTT_GEN1:iNTT_GEN1|altsyncram:mem_ROMWRAP_rtl_0   ;
;     -- OPERATION_MODE                     ; ROM                                               ;
;     -- WIDTH_A                            ; 32                                                ;
;     -- NUMWORDS_A                         ; 896                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                      ;
;     -- WIDTH_B                            ; 1                                                 ;
;     -- NUMWORDS_B                         ; 1                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                         ;
; Entity Instance                           ; INTT_GEN1:iINTT_GEN1|altsyncram:mem_ROMWRAP_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                               ;
;     -- WIDTH_A                            ; 32                                                ;
;     -- NUMWORDS_A                         ; 896                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                      ;
;     -- WIDTH_B                            ; 1                                                 ;
;     -- NUMWORDS_B                         ; 1                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                         ;
+-------------------------------------------+---------------------------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "butterfly:ibutterfly1|mux_xx2_p:imux_xx22" ;
+------+-------+----------+---------------------------------------------+
; Port ; Type  ; Severity ; Details                                     ;
+------+-------+----------+---------------------------------------------+
; d    ; Input ; Info     ; Stuck at GND                                ;
+------+-------+----------+---------------------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "butterfly:ibutterfly1|mux_xx2_p:imux_xx21" ;
+------+-------+----------+---------------------------------------------+
; Port ; Type  ; Severity ; Details                                     ;
+------+-------+----------+---------------------------------------------+
; d    ; Input ; Info     ; Stuck at GND                                ;
+------+-------+----------+---------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "butterfly:ibutterfly1|BKmodSUB:iBKmodSUB|xor16SUB:ixor16SUB_1" ;
+------+-------+----------+-----------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                         ;
+------+-------+----------+-----------------------------------------------------------------+
; A[0] ; Input ; Info     ; Stuck at GND                                                    ;
+------+-------+----------+-----------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "butterfly:ibutterfly1|BKmodSUB:iBKmodSUB|GrayCell:blockr1c1" ;
+------+-------+----------+---------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                       ;
+------+-------+----------+---------------------------------------------------------------+
; pg0  ; Input ; Info     ; Stuck at GND                                                  ;
+------+-------+----------+---------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "butterfly:ibutterfly1|BKmodSUB:iBKmodSUB|pg16SUB:ipg16SUB1"                            ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; pg15[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "butterfly:ibutterfly1|BKmodADD:iBKmodADD|xor16SUM:ixor16SUM_1" ;
+------+-------+----------+-----------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                         ;
+------+-------+----------+-----------------------------------------------------------------+
; A[0] ; Input ; Info     ; Stuck at GND                                                    ;
+------+-------+----------+-----------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "butterfly:ibutterfly1|BKmodADD:iBKmodADD|GrayCell:blockr1c1" ;
+------+-------+----------+---------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                       ;
+------+-------+----------+---------------------------------------------------------------+
; pg0  ; Input ; Info     ; Stuck at GND                                                  ;
+------+-------+----------+---------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "butterfly:ibutterfly1|BKmodADD:iBKmodADD|pg16SUM:ipg16SUM1"                            ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; pg15[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 565                         ;
;     CLR               ; 240                         ;
;     CLR SCLR          ; 1                           ;
;     ENA               ; 35                          ;
;     ENA CLR           ; 10                          ;
;     ENA CLR SCLR      ; 23                          ;
;     ENA SCLR          ; 86                          ;
;     SCLR              ; 110                         ;
;     plain             ; 60                          ;
; arriav_lcell_comb     ; 636                         ;
;     arith             ; 154                         ;
;         1 data inputs ; 151                         ;
;         2 data inputs ; 3                           ;
;     normal            ; 432                         ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 87                          ;
;         3 data inputs ; 67                          ;
;         4 data inputs ; 104                         ;
;         5 data inputs ; 108                         ;
;         6 data inputs ; 64                          ;
;     shared            ; 50                          ;
;         2 data inputs ; 50                          ;
; arriav_mac            ; 8                           ;
; boundary_port         ; 177                         ;
; stratixv_ram_block    ; 128                         ;
;                       ;                             ;
; Max LUT depth         ; 5.10                        ;
; Average LUT depth     ; 2.17                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition
    Info: Processing started: Mon Jan  8 16:00:48 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off wrap -c wrap
Warning (125092): Tcl Script File MULT3.qip not found
    Info (125063): set_global_assignment -name QIP_FILE MULT3.qip
Warning (125092): Tcl Script File MULT6.qip not found
    Info (125063): set_global_assignment -name QIP_FILE MULT6.qip
Info (16303): Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time
Info (20030): Parallel compilation is enabled and will use 15 of the 15 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file mont_reduce.v
    Info (12023): Found entity 1: mont_reduce File: /home/haka/Desktop/KyberV12/dut_quartus/mont_reduce.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux_xx2_p.v
    Info (12023): Found entity 1: mux_xx2_p File: /home/haka/Desktop/KyberV12/dut_quartus/mux_xx2_p.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file barret_reduce.v
    Info (12023): Found entity 1: barret_reduce File: /home/haka/Desktop/KyberV12/dut_quartus/barret_reduce.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fifo.v
    Info (12023): Found entity 1: fifo File: /home/haka/Desktop/KyberV12/dut_quartus/fifo.v Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file Wrap_tb.v
    Info (12023): Found entity 1: Wrap_tb File: /home/haka/Desktop/KyberV12/dut_quartus/Wrap_tb.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file ROMIN1.v
    Info (12023): Found entity 1: ROMIN1 File: /home/haka/Desktop/KyberV12/dut_quartus/ROMIN1.v Line: 22
Warning (12019): Can't analyze file -- file ROM.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file RAM.v
    Info (12023): Found entity 1: RAM File: /home/haka/Desktop/KyberV12/dut_quartus/RAM.v Line: 79
Info (12021): Found 1 design units, including 1 entities, in source file NTT_GEN1.v
    Info (12023): Found entity 1: NTT_GEN1 File: /home/haka/Desktop/KyberV12/dut_quartus/NTT_GEN1.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file mux_xx2.v
    Info (12023): Found entity 1: mux_xx2 File: /home/haka/Desktop/KyberV12/dut_quartus/mux_xx2.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file mode.v
    Info (12023): Found entity 1: mode File: /home/haka/Desktop/KyberV12/dut_quartus/mode.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file INTT_GEN1.v
    Info (12023): Found entity 1: INTT_GEN1 File: /home/haka/Desktop/KyberV12/dut_quartus/INTT_GEN1.v Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file INOUT_GEN1.v
    Info (12023): Found entity 1: INOUT_GEN1 File: /home/haka/Desktop/KyberV12/dut_quartus/INOUT_GEN1.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file GrayCell.v
    Info (12023): Found entity 1: GrayCell File: /home/haka/Desktop/KyberV12/dut_quartus/GrayCell.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file control.v
    Info (12023): Found entity 1: control File: /home/haka/Desktop/KyberV12/dut_quartus/control.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file butterfly.v
    Info (12023): Found entity 1: butterfly File: /home/haka/Desktop/KyberV12/dut_quartus/butterfly.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file BlackCell.v
    Info (12023): Found entity 1: BlackCell File: /home/haka/Desktop/KyberV12/dut_quartus/BlackCell.v Line: 1
Info (12021): Found 3 design units, including 3 entities, in source file BKmodSUB.v
    Info (12023): Found entity 1: BKmodSUB File: /home/haka/Desktop/KyberV12/dut_quartus/BKmodSUB.v Line: 22
    Info (12023): Found entity 2: xor16SUB File: /home/haka/Desktop/KyberV12/dut_quartus/BKmodSUB.v Line: 107
    Info (12023): Found entity 3: pg16SUB File: /home/haka/Desktop/KyberV12/dut_quartus/BKmodSUB.v Line: 127
Info (12021): Found 3 design units, including 3 entities, in source file BKmodADD.v
    Info (12023): Found entity 1: BKmodADD File: /home/haka/Desktop/KyberV12/dut_quartus/BKmodADD.v Line: 21
    Info (12023): Found entity 2: xor16SUM File: /home/haka/Desktop/KyberV12/dut_quartus/BKmodADD.v Line: 106
    Info (12023): Found entity 3: pg16SUM File: /home/haka/Desktop/KyberV12/dut_quartus/BKmodADD.v Line: 127
Info (12021): Found 1 design units, including 1 entities, in source file barrett.v
    Info (12023): Found entity 1: barrett File: /home/haka/Desktop/KyberV12/dut_quartus/barrett.v Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file Address_Gen.v
    Info (12023): Found entity 1: Address_Gen File: /home/haka/Desktop/KyberV12/dut_quartus/Address_Gen.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file wrap.v
    Info (12023): Found entity 1: wrap File: /home/haka/Desktop/KyberV12/dut_quartus/wrap.v Line: 22
Info (12127): Elaborating entity "wrap" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at wrap.v(112): truncated value with size 32 to match size of target (1) File: /home/haka/Desktop/KyberV12/dut_quartus/wrap.v Line: 112
Warning (10230): Verilog HDL assignment warning at wrap.v(189): truncated value with size 32 to match size of target (1) File: /home/haka/Desktop/KyberV12/dut_quartus/wrap.v Line: 189
Info (12128): Elaborating entity "INOUT_GEN1" for hierarchy "INOUT_GEN1:iINOUT_GEN1" File: /home/haka/Desktop/KyberV12/dut_quartus/wrap.v Line: 81
Warning (10030): Net "mem_ROMWRAP.data_a" at INOUT_GEN1.v(29) has no driver or initial value, using a default initial value '0' File: /home/haka/Desktop/KyberV12/dut_quartus/INOUT_GEN1.v Line: 29
Warning (10030): Net "mem_ROMWRAP.waddr_a" at INOUT_GEN1.v(29) has no driver or initial value, using a default initial value '0' File: /home/haka/Desktop/KyberV12/dut_quartus/INOUT_GEN1.v Line: 29
Warning (10030): Net "mem_ROMWRAP.we_a" at INOUT_GEN1.v(29) has no driver or initial value, using a default initial value '0' File: /home/haka/Desktop/KyberV12/dut_quartus/INOUT_GEN1.v Line: 29
Info (12128): Elaborating entity "INTT_GEN1" for hierarchy "INTT_GEN1:iINTT_GEN1" File: /home/haka/Desktop/KyberV12/dut_quartus/wrap.v Line: 87
Warning (10030): Net "mem_ROMWRAP.data_a" at INTT_GEN1.v(51) has no driver or initial value, using a default initial value '0' File: /home/haka/Desktop/KyberV12/dut_quartus/INTT_GEN1.v Line: 51
Warning (10030): Net "mem_ROMWRAP.waddr_a" at INTT_GEN1.v(51) has no driver or initial value, using a default initial value '0' File: /home/haka/Desktop/KyberV12/dut_quartus/INTT_GEN1.v Line: 51
Warning (10030): Net "mem_ROMWRAP.we_a" at INTT_GEN1.v(51) has no driver or initial value, using a default initial value '0' File: /home/haka/Desktop/KyberV12/dut_quartus/INTT_GEN1.v Line: 51
Info (12128): Elaborating entity "NTT_GEN1" for hierarchy "NTT_GEN1:iNTT_GEN1" File: /home/haka/Desktop/KyberV12/dut_quartus/wrap.v Line: 93
Warning (10030): Net "mem_ROMWRAP.data_a" at NTT_GEN1.v(30) has no driver or initial value, using a default initial value '0' File: /home/haka/Desktop/KyberV12/dut_quartus/NTT_GEN1.v Line: 30
Warning (10030): Net "mem_ROMWRAP.waddr_a" at NTT_GEN1.v(30) has no driver or initial value, using a default initial value '0' File: /home/haka/Desktop/KyberV12/dut_quartus/NTT_GEN1.v Line: 30
Warning (10030): Net "mem_ROMWRAP.we_a" at NTT_GEN1.v(30) has no driver or initial value, using a default initial value '0' File: /home/haka/Desktop/KyberV12/dut_quartus/NTT_GEN1.v Line: 30
Info (12128): Elaborating entity "RAM" for hierarchy "RAM:iRAM2" File: /home/haka/Desktop/KyberV12/dut_quartus/wrap.v Line: 126
Info (12128): Elaborating entity "mode" for hierarchy "mode:imode1" File: /home/haka/Desktop/KyberV12/dut_quartus/wrap.v Line: 135
Info (12128): Elaborating entity "Address_Gen" for hierarchy "Address_Gen:iAddress_Gen" File: /home/haka/Desktop/KyberV12/dut_quartus/wrap.v Line: 145
Warning (10230): Verilog HDL assignment warning at Address_Gen.v(92): truncated value with size 32 to match size of target (8) File: /home/haka/Desktop/KyberV12/dut_quartus/Address_Gen.v Line: 92
Warning (10230): Verilog HDL assignment warning at Address_Gen.v(96): truncated value with size 32 to match size of target (8) File: /home/haka/Desktop/KyberV12/dut_quartus/Address_Gen.v Line: 96
Warning (10230): Verilog HDL assignment warning at Address_Gen.v(97): truncated value with size 32 to match size of target (10) File: /home/haka/Desktop/KyberV12/dut_quartus/Address_Gen.v Line: 97
Warning (10230): Verilog HDL assignment warning at Address_Gen.v(106): truncated value with size 32 to match size of target (8) File: /home/haka/Desktop/KyberV12/dut_quartus/Address_Gen.v Line: 106
Warning (10230): Verilog HDL assignment warning at Address_Gen.v(107): truncated value with size 32 to match size of target (9) File: /home/haka/Desktop/KyberV12/dut_quartus/Address_Gen.v Line: 107
Warning (10230): Verilog HDL assignment warning at Address_Gen.v(116): truncated value with size 32 to match size of target (9) File: /home/haka/Desktop/KyberV12/dut_quartus/Address_Gen.v Line: 116
Info (12128): Elaborating entity "control" for hierarchy "control:icontrol" File: /home/haka/Desktop/KyberV12/dut_quartus/wrap.v Line: 175
Warning (10230): Verilog HDL assignment warning at control.v(74): truncated value with size 32 to match size of target (1) File: /home/haka/Desktop/KyberV12/dut_quartus/control.v Line: 74
Warning (10230): Verilog HDL assignment warning at control.v(90): truncated value with size 32 to match size of target (4) File: /home/haka/Desktop/KyberV12/dut_quartus/control.v Line: 90
Warning (10230): Verilog HDL assignment warning at control.v(100): truncated value with size 32 to match size of target (4) File: /home/haka/Desktop/KyberV12/dut_quartus/control.v Line: 100
Warning (10230): Verilog HDL assignment warning at control.v(146): truncated value with size 32 to match size of target (4) File: /home/haka/Desktop/KyberV12/dut_quartus/control.v Line: 146
Info (12128): Elaborating entity "butterfly" for hierarchy "butterfly:ibutterfly1" File: /home/haka/Desktop/KyberV12/dut_quartus/wrap.v Line: 186
Warning (12125): Using design file mult3.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: MULT3 File: /home/haka/Desktop/KyberV12/dut_quartus/mult3.v Line: 14
Info (12128): Elaborating entity "MULT3" for hierarchy "butterfly:ibutterfly1|MULT3:iMULT_0" File: /home/haka/Desktop/KyberV12/dut_quartus/butterfly.v Line: 49
Info (12128): Elaborating entity "mont_reduce" for hierarchy "butterfly:ibutterfly1|mont_reduce:imont_reduce_0" File: /home/haka/Desktop/KyberV12/dut_quartus/butterfly.v Line: 65
Warning (10230): Verilog HDL assignment warning at mont_reduce.v(19): truncated value with size 32 to match size of target (16) File: /home/haka/Desktop/KyberV12/dut_quartus/mont_reduce.v Line: 19
Info (12128): Elaborating entity "BKmodADD" for hierarchy "butterfly:ibutterfly1|BKmodADD:iBKmodADD" File: /home/haka/Desktop/KyberV12/dut_quartus/butterfly.v Line: 89
Info (12128): Elaborating entity "pg16SUM" for hierarchy "butterfly:ibutterfly1|BKmodADD:iBKmodADD|pg16SUM:ipg16SUM1" File: /home/haka/Desktop/KyberV12/dut_quartus/BKmodADD.v Line: 35
Info (12128): Elaborating entity "GrayCell" for hierarchy "butterfly:ibutterfly1|BKmodADD:iBKmodADD|GrayCell:blockr1c1" File: /home/haka/Desktop/KyberV12/dut_quartus/BKmodADD.v Line: 41
Info (12128): Elaborating entity "BlackCell" for hierarchy "butterfly:ibutterfly1|BKmodADD:iBKmodADD|BlackCell:blockr1c3" File: /home/haka/Desktop/KyberV12/dut_quartus/BKmodADD.v Line: 42
Info (12128): Elaborating entity "xor16SUM" for hierarchy "butterfly:ibutterfly1|BKmodADD:iBKmodADD|xor16SUM:ixor16SUM_1" File: /home/haka/Desktop/KyberV12/dut_quartus/BKmodADD.v Line: 98
Info (12128): Elaborating entity "BKmodSUB" for hierarchy "butterfly:ibutterfly1|BKmodSUB:iBKmodSUB" File: /home/haka/Desktop/KyberV12/dut_quartus/butterfly.v Line: 90
Info (12128): Elaborating entity "pg16SUB" for hierarchy "butterfly:ibutterfly1|BKmodSUB:iBKmodSUB|pg16SUB:ipg16SUB1" File: /home/haka/Desktop/KyberV12/dut_quartus/BKmodSUB.v Line: 36
Info (12128): Elaborating entity "xor16SUB" for hierarchy "butterfly:ibutterfly1|BKmodSUB:iBKmodSUB|xor16SUB:ixor16SUB_1" File: /home/haka/Desktop/KyberV12/dut_quartus/BKmodSUB.v Line: 99
Info (12128): Elaborating entity "barret_reduce" for hierarchy "butterfly:ibutterfly1|barret_reduce:ibarret_reduce" File: /home/haka/Desktop/KyberV12/dut_quartus/butterfly.v Line: 106
Warning (10230): Verilog HDL assignment warning at barret_reduce.v(8): truncated value with size 32 to match size of target (16) File: /home/haka/Desktop/KyberV12/dut_quartus/barret_reduce.v Line: 8
Warning (10230): Verilog HDL assignment warning at barret_reduce.v(23): truncated value with size 32 to match size of target (16) File: /home/haka/Desktop/KyberV12/dut_quartus/barret_reduce.v Line: 23
Info (12128): Elaborating entity "mux_xx2_p" for hierarchy "butterfly:ibutterfly1|mux_xx2_p:imux_xx21" File: /home/haka/Desktop/KyberV12/dut_quartus/butterfly.v Line: 121
Info (12128): Elaborating entity "fifo" for hierarchy "fifo:ififo1" File: /home/haka/Desktop/KyberV12/dut_quartus/wrap.v Line: 207
Warning (10036): Verilog HDL or VHDL warning at fifo.v(170): object "wr_ena" assigned a value but never read File: /home/haka/Desktop/KyberV12/dut_quartus/fifo.v Line: 170
Warning (276027): Inferred dual-clock RAM node "fifo:ififo1|store_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "INOUT_GEN1:iINOUT_GEN1|mem_ROMWRAP" is uninferred due to inappropriate RAM size File: /home/haka/Desktop/KyberV12/dut_quartus/INOUT_GEN1.v Line: 29
Info (19000): Inferred 5 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "fifo:ififo1|store_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "RAM:iRAM1|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to BIDIR_DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_REG_B set to CLOCK0
        Info (286033): Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to NEW_DATA_NO_NBE_READ
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_B set to NEW_DATA_NO_NBE_READ
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "RAM:iRAM2|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to BIDIR_DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_REG_B set to CLOCK0
        Info (286033): Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to NEW_DATA_NO_NBE_READ
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_B set to NEW_DATA_NO_NBE_READ
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "NTT_GEN1:iNTT_GEN1|mem_ROMWRAP_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 896
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/wrap.ram0_NTT_GEN1_acf138fa.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "INTT_GEN1:iINTT_GEN1|mem_ROMWRAP_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 896
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/wrap.ram0_INTT_GEN1_e2b12c36.hdl.mif
Info (12130): Elaborated megafunction instantiation "fifo:ififo1|altsyncram:store_rtl_0"
Info (12133): Instantiated megafunction "fifo:ififo1|altsyncram:store_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "8"
    Info (12134): Parameter "NUMWORDS_B" = "256"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1pk1.tdf
    Info (12023): Found entity 1: altsyncram_1pk1 File: /home/haka/Desktop/KyberV12/dut_quartus/db/altsyncram_1pk1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "RAM:iRAM1|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "RAM:iRAM1|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "NUMWORDS_B" = "256"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_REG_B" = "CLOCK0"
    Info (12134): Parameter "WRCONTROL_WRADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "RDCONTROL_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_PORT_A" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_PORT_B" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_q8f2.tdf
    Info (12023): Found entity 1: altsyncram_q8f2 File: /home/haka/Desktop/KyberV12/dut_quartus/db/altsyncram_q8f2.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "NTT_GEN1:iNTT_GEN1|altsyncram:mem_ROMWRAP_rtl_0"
Info (12133): Instantiated megafunction "NTT_GEN1:iNTT_GEN1|altsyncram:mem_ROMWRAP_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "896"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/wrap.ram0_NTT_GEN1_acf138fa.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_t2d1.tdf
    Info (12023): Found entity 1: altsyncram_t2d1 File: /home/haka/Desktop/KyberV12/dut_quartus/db/altsyncram_t2d1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "INTT_GEN1:iINTT_GEN1|altsyncram:mem_ROMWRAP_rtl_0"
Info (12133): Instantiated megafunction "INTT_GEN1:iINTT_GEN1|altsyncram:mem_ROMWRAP_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "896"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/wrap.ram0_INTT_GEN1_e2b12c36.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_13d1.tdf
    Info (12023): Found entity 1: altsyncram_13d1 File: /home/haka/Desktop/KyberV12/dut_quartus/db/altsyncram_13d1.tdf Line: 28
Info (17026): Resynthesizing 0 WYSIWYG logic cells and I/Os using "speed" technology mapper which leaves 0 WYSIWYG logic cells and I/Os untouched
Info (286030): Timing-Driven Synthesis is running
Info (17049): 2 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1189 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 56 input pins
    Info (21059): Implemented 121 output pins
    Info (21061): Implemented 876 logic cells
    Info (21064): Implemented 128 RAM segments
    Info (21062): Implemented 8 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 30 warnings
    Info: Peak virtual memory: 563 megabytes
    Info: Processing ended: Mon Jan  8 16:00:58 2024
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:27


