================================================================
== Vivado RTL Synthesis Results
================================================================
+ General Information:
    * Date:            Tue May 20 06:17:39 -03 2025
    * Version:         2024.2 (Build 5238294 on Nov  8 2024)
    * Project:         hls
    * Solution:        hls (Vivado IP Flow Target)
    * Product family:  spartan7
    * Target device:   xc7s25-csga324-1


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * RTL Synthesis target clock:  3.3 ns
    * C-Synthesis target clock:    3.3 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== RTL Synthesis Resource Summary
================================================================
LUT:              3861
FF:               3380
DSP:              80
BRAM:             0
URAM:             0
SRL:              0


================================================================
== RTL Synthesis Timing Summary
================================================================
* Timing was NOT met
+----------------+-------------+
| Timing         | Period (ns) |
+----------------+-------------+
| Target         | 3.300       |
| Post-Synthesis | 6.803       |
+----------------+-------------+


================================================================
== RTL Synthesis Resources
================================================================
+------------------------------------+------+------+-----+------+------+-----+--------+------+---------+----------+--------+
| Name                               | LUT  | FF   | DSP | BRAM | URAM | SRL | Pragma | Impl | Latency | Variable | Source |
+------------------------------------+------+------+-----+------+------+-----+--------+------+---------+----------+--------+
| inst                               | 3861 | 3380 | 80  |      |      |     |        |      |         |          |        |
|   (inst)                           | 864  | 2010 | 36  |      |      |     |        |      |         |          |        |
|   control_s_axi_U                  | 89   | 25   |     |      |      |     |        |      |         |          |        |
|   flow_control_loop_pipe_U         | 3    | 1    |     |      |      |     |        |      |         |          |        |
|   mac_muladd_9s_9s_18s_18_4_1_U101 | 9    |      | 1   |      |      |     |        |      |         |          |        |
|   mac_muladd_9s_9s_18s_18_4_1_U38  | 2    |      | 1   |      |      |     |        |      |         |          |        |
|   mac_muladd_9s_9s_18s_18_4_1_U40  | 2    |      | 1   |      |      |     |        |      |         |          |        |
|   mac_muladd_9s_9s_18s_18_4_1_U42  | 3    |      | 1   |      |      |     |        |      |         |          |        |
|   mac_muladd_9s_9s_18s_18_4_1_U44  | 2    |      | 1   |      |      |     |        |      |         |          |        |
|   mac_muladd_9s_9s_18s_18_4_1_U46  | 4    |      | 1   |      |      |     |        |      |         |          |        |
|   mac_muladd_9s_9s_18s_18_4_1_U48  | 2    |      | 1   |      |      |     |        |      |         |          |        |
|   mac_muladd_9s_9s_18s_18_4_1_U50  | 2    |      | 1   |      |      |     |        |      |         |          |        |
|   mac_muladd_9s_9s_18s_18_4_1_U51  | 2    |      | 1   |      |      |     |        |      |         |          |        |
|   mac_muladd_9s_9s_18s_18_4_1_U53  | 2    |      | 1   |      |      |     |        |      |         |          |        |
|   mac_muladd_9s_9s_18s_18_4_1_U54  | 2    |      | 1   |      |      |     |        |      |         |          |        |
|   mac_muladd_9s_9s_18s_18_4_1_U56  | 2    |      | 1   |      |      |     |        |      |         |          |        |
|   mac_muladd_9s_9s_18s_18_4_1_U58  | 2    |      | 1   |      |      |     |        |      |         |          |        |
|   mac_muladd_9s_9s_18s_18_4_1_U60  | 2    |      | 1   |      |      |     |        |      |         |          |        |
|   mac_muladd_9s_9s_18s_18_4_1_U62  | 2    |      | 1   |      |      |     |        |      |         |          |        |
|   mac_muladd_9s_9s_18s_18_4_1_U64  | 2    |      | 1   |      |      |     |        |      |         |          |        |
|   mac_muladd_9s_9s_18s_18_4_1_U66  | 2    |      | 1   |      |      |     |        |      |         |          |        |
|   mac_muladd_9s_9s_18s_18_4_1_U67  | 2    |      | 1   |      |      |     |        |      |         |          |        |
|   mac_muladd_9s_9s_18s_18_4_1_U69  | 2    |      | 1   |      |      |     |        |      |         |          |        |
|   mac_muladd_9s_9s_18s_18_4_1_U70  | 2    |      | 1   |      |      |     |        |      |         |          |        |
|   mac_muladd_9s_9s_18s_18_4_1_U72  | 2    |      | 1   |      |      |     |        |      |         |          |        |
|   mac_muladd_9s_9s_18s_18_4_1_U74  | 2    |      | 1   |      |      |     |        |      |         |          |        |
|   mac_muladd_9s_9s_18s_18_4_1_U76  | 2    |      | 1   |      |      |     |        |      |         |          |        |
|   mac_muladd_9s_9s_18s_18_4_1_U78  | 2    |      | 1   |      |      |     |        |      |         |          |        |
|   mac_muladd_9s_9s_18s_18_4_1_U80  | 2    |      | 1   |      |      |     |        |      |         |          |        |
|   mac_muladd_9s_9s_18s_18_4_1_U82  | 2    |      | 1   |      |      |     |        |      |         |          |        |
|   mac_muladd_9s_9s_18s_18_4_1_U83  | 2    |      | 1   |      |      |     |        |      |         |          |        |
|   mac_muladd_9s_9s_18s_18_4_1_U85  | 2    |      | 1   |      |      |     |        |      |         |          |        |
|   mac_muladd_9s_9s_18s_18_4_1_U86  | 2    |      | 1   |      |      |     |        |      |         |          |        |
|   mac_muladd_9s_9s_18s_18_4_1_U88  | 2    |      | 1   |      |      |     |        |      |         |          |        |
|   mac_muladd_9s_9s_18s_18_4_1_U90  | 2    |      | 1   |      |      |     |        |      |         |          |        |
|   mac_muladd_9s_9s_18s_18_4_1_U92  | 2    |      | 1   |      |      |     |        |      |         |          |        |
|   mac_muladd_9s_9s_18s_18_4_1_U94  | 2    |      | 1   |      |      |     |        |      |         |          |        |
|   mac_muladd_9s_9s_18s_18_4_1_U96  | 2    |      | 1   |      |      |     |        |      |         |          |        |
|   mac_muladd_9s_9s_18s_18_4_1_U98  | 1    |      | 1   |      |      |     |        |      |         |          |        |
|   mac_muladd_9s_9s_18s_18_4_1_U99  | 9    |      | 1   |      |      |     |        |      |         |          |        |
|   mac_muladd_9s_9s_18s_19_4_1_U100 | 1    |      | 1   |      |      |     |        |      |         |          |        |
|   mac_muladd_9s_9s_18s_19_4_1_U39  | 4    |      | 1   |      |      |     |        |      |         |          |        |
|   mac_muladd_9s_9s_18s_19_4_1_U41  | 3    |      | 1   |      |      |     |        |      |         |          |        |
|   mac_muladd_9s_9s_18s_19_4_1_U43  | 3    |      | 1   |      |      |     |        |      |         |          |        |
|   mac_muladd_9s_9s_18s_19_4_1_U45  | 116  | 56   |     |      |      |     |        |      |         |          |        |
|   mac_muladd_9s_9s_18s_19_4_1_U47  | 116  | 56   |     |      |      |     |        |      |         |          |        |
|   mac_muladd_9s_9s_18s_19_4_1_U49  | 116  | 56   |     |      |      |     |        |      |         |          |        |
|   mac_muladd_9s_9s_18s_19_4_1_U52  | 116  | 56   |     |      |      |     |        |      |         |          |        |
|   mac_muladd_9s_9s_18s_19_4_1_U55  | 116  | 56   |     |      |      |     |        |      |         |          |        |
|   mac_muladd_9s_9s_18s_19_4_1_U57  | 116  | 56   |     |      |      |     |        |      |         |          |        |
|   mac_muladd_9s_9s_18s_19_4_1_U59  | 116  | 56   |     |      |      |     |        |      |         |          |        |
|   mac_muladd_9s_9s_18s_19_4_1_U61  | 116  | 56   |     |      |      |     |        |      |         |          |        |
|   mac_muladd_9s_9s_18s_19_4_1_U63  | 116  | 56   |     |      |      |     |        |      |         |          |        |
|   mac_muladd_9s_9s_18s_19_4_1_U65  | 116  | 56   |     |      |      |     |        |      |         |          |        |
|   mac_muladd_9s_9s_18s_19_4_1_U68  | 116  | 56   |     |      |      |     |        |      |         |          |        |
|   mac_muladd_9s_9s_18s_19_4_1_U71  | 116  | 56   |     |      |      |     |        |      |         |          |        |
|   mac_muladd_9s_9s_18s_19_4_1_U73  | 116  | 56   |     |      |      |     |        |      |         |          |        |
|   mac_muladd_9s_9s_18s_19_4_1_U75  | 116  | 56   |     |      |      |     |        |      |         |          |        |
|   mac_muladd_9s_9s_18s_19_4_1_U77  | 116  | 56   |     |      |      |     |        |      |         |          |        |
|   mac_muladd_9s_9s_18s_19_4_1_U79  | 116  | 56   |     |      |      |     |        |      |         |          |        |
|   mac_muladd_9s_9s_18s_19_4_1_U81  | 116  | 56   |     |      |      |     |        |      |         |          |        |
|   mac_muladd_9s_9s_18s_19_4_1_U84  | 116  | 56   |     |      |      |     |        |      |         |          |        |
|   mac_muladd_9s_9s_18s_19_4_1_U87  | 116  | 56   |     |      |      |     |        |      |         |          |        |
|   mac_muladd_9s_9s_18s_19_4_1_U89  | 116  | 56   |     |      |      |     |        |      |         |          |        |
|   mac_muladd_9s_9s_18s_19_4_1_U91  | 116  | 56   |     |      |      |     |        |      |         |          |        |
|   mac_muladd_9s_9s_18s_19_4_1_U93  | 116  | 56   |     |      |      |     |        |      |         |          |        |
|   mac_muladd_9s_9s_18s_19_4_1_U95  | 116  | 56   |     |      |      |     |        |      |         |          |        |
|   mac_muladd_9s_9s_18s_19_4_1_U97  | 116  | 56   |     |      |      |     |        |      |         |          |        |
|   mul_32ns_34ns_55_5_1_U1          | 22   |      | 4   |      |      |     |        |      |         |          |        |
+------------------------------------+------+------+-----+------+------+-----+--------+------+---------+----------+--------+


================================================================
== RTL Synthesis Fail Fast
================================================================
+-----------------------------------------------------------+-----------+---------+--------+
| Criteria                                                  | Guideline | Actual  | Status |
+-----------------------------------------------------------+-----------+---------+--------+
| LUT                                                       | 70%       | 26.45%  | OK     |
| FD                                                        | 50%       | 11.58%  | OK     |
| LUTRAM+SRL                                                | 25%       | 0.00%   | OK     |
| MUXF7                                                     | 15%       | 0.00%   | OK     |
| DSP                                                       | 80%       | 100.00% | REVIEW |
| RAMB/FIFO                                                 | 80%       | 0.00%   | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 100.00% | REVIEW |
| BUFGCE* + BUFGCTRL                                        | 24        | 0       | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0       | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0       | OK     |
| Control Sets                                              | 274       | 142     | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 2.33    | OK     |
| Max Average Fanout for modules > 100k cells               | 4         | 0       | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0       | OK     |
+-----------------------------------------------------------+-----------+---------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0       | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0       | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0       | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0       | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0       | OK     |
+-----------------------------------------------------------+-----------+---------+--------+
| Number of paths above max LUT budgeting (0.575ns)         | 0         | 0       | OK     |
| Number of paths above max Net budgeting (0.403ns)         | 0         | 100     | REVIEW |
+-----------------------------------------------------------+-----------+---------+--------+


================================================================
== RTL Synthesis Timing Paths
================================================================
* Timing was NOT met
+--------+--------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path   |  SLACK | STARTPOINT PIN                                                                                                   | ENDPOINT PIN                                                                                         | LOGIC LEVELS | MAX FANOUT | DATAPATH DELAY | DATAPATH LOGIC | DATAPATH NET |
|        |        |                                                                                                                  |                                                                                                      |              |            |                |          DELAY |        DELAY |
+--------+--------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path1  | -3.503 | mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C | mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D |            7 |         31 |          6.828 |          3.335 |        3.493 |
| Path2  | -3.503 | mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C | mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D |            7 |         31 |          6.828 |          3.335 |        3.493 |
| Path3  | -3.503 | mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C | mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D |            7 |         31 |          6.828 |          3.335 |        3.493 |
| Path4  | -3.503 | mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C | mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D |            7 |         31 |          6.828 |          3.335 |        3.493 |
| Path5  | -3.503 | mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C | mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D |            7 |         31 |          6.828 |          3.335 |        3.493 |
| Path6  | -3.503 | mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C | mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D |            7 |         31 |          6.828 |          3.335 |        3.493 |
| Path7  | -3.503 | mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C | mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D |            7 |         31 |          6.828 |          3.335 |        3.493 |
| Path8  | -3.503 | mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C | mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D |            7 |         31 |          6.828 |          3.335 |        3.493 |
| Path9  | -3.503 | mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C | mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D |            7 |         31 |          6.828 |          3.335 |        3.493 |
| Path10 | -3.503 | mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C | mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D |            7 |         31 |          6.828 |          3.335 |        3.493 |
+--------+--------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+

    +----------------------------------------------------------------------------------------------------------------+----------------------+
    | Path1 Cells                                                                                                    | Primitive Type       |
    +----------------------------------------------------------------------------------------------------------------+----------------------+
    | mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0 | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26            | LUT.others.LUT6      |
    | mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5             | LUT.others.LUT3      |
    | mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]             | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0 | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__0         | LUT.others.LUT6      |
    | mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5             | LUT.others.LUT3      |
    | mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]             | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0 | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__1         | LUT.others.LUT6      |
    | mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5             | LUT.others.LUT3      |
    | mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]             | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0 | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__2         | LUT.others.LUT6      |
    | mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5             | LUT.others.LUT3      |
    | mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]             | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0 | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__3         | LUT.others.LUT6      |
    | mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5             | LUT.others.LUT3      |
    | mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]             | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0 | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__4         | LUT.others.LUT6      |
    | mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5             | LUT.others.LUT3      |
    | mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]             | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0 | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__5         | LUT.others.LUT6      |
    | mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5             | LUT.others.LUT3      |
    | mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]             | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0 | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__6         | LUT.others.LUT6      |
    | mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5             | LUT.others.LUT3      |
    | mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]             | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0 | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__7         | LUT.others.LUT6      |
    | mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5             | LUT.others.LUT3      |
    | mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]             | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0 | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__8         | LUT.others.LUT6      |
    | mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5             | LUT.others.LUT3      |
    | mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]             | FLOP_LATCH.flop.FDRE |
    +----------------------------------------------------------------------------------------------------------------+----------------------+

    +----------------------------------------------------------------------------------------------------------------+----------------------+
    | Path2 Cells                                                                                                    | Primitive Type       |
    +----------------------------------------------------------------------------------------------------------------+----------------------+
    | mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0 | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26            | LUT.others.LUT6      |
    | mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5             | LUT.others.LUT3      |
    | mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]             | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0 | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__0         | LUT.others.LUT6      |
    | mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5             | LUT.others.LUT3      |
    | mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]             | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0 | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__1         | LUT.others.LUT6      |
    | mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5             | LUT.others.LUT3      |
    | mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]             | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0 | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__2         | LUT.others.LUT6      |
    | mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5             | LUT.others.LUT3      |
    | mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]             | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0 | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__3         | LUT.others.LUT6      |
    | mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5             | LUT.others.LUT3      |
    | mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]             | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0 | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__4         | LUT.others.LUT6      |
    | mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5             | LUT.others.LUT3      |
    | mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]             | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0 | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__5         | LUT.others.LUT6      |
    | mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5             | LUT.others.LUT3      |
    | mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]             | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0 | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__6         | LUT.others.LUT6      |
    | mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5             | LUT.others.LUT3      |
    | mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]             | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0 | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__7         | LUT.others.LUT6      |
    | mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5             | LUT.others.LUT3      |
    | mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]             | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0 | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__8         | LUT.others.LUT6      |
    | mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5             | LUT.others.LUT3      |
    | mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]             | FLOP_LATCH.flop.FDRE |
    +----------------------------------------------------------------------------------------------------------------+----------------------+

    +----------------------------------------------------------------------------------------------------------------+----------------------+
    | Path3 Cells                                                                                                    | Primitive Type       |
    +----------------------------------------------------------------------------------------------------------------+----------------------+
    | mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0 | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26            | LUT.others.LUT6      |
    | mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5             | LUT.others.LUT3      |
    | mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]             | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0 | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__0         | LUT.others.LUT6      |
    | mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5             | LUT.others.LUT3      |
    | mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]             | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0 | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__1         | LUT.others.LUT6      |
    | mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5             | LUT.others.LUT3      |
    | mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]             | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0 | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__2         | LUT.others.LUT6      |
    | mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5             | LUT.others.LUT3      |
    | mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]             | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0 | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__3         | LUT.others.LUT6      |
    | mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5             | LUT.others.LUT3      |
    | mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]             | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0 | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__4         | LUT.others.LUT6      |
    | mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5             | LUT.others.LUT3      |
    | mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]             | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0 | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__5         | LUT.others.LUT6      |
    | mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5             | LUT.others.LUT3      |
    | mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]             | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0 | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__6         | LUT.others.LUT6      |
    | mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5             | LUT.others.LUT3      |
    | mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]             | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0 | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__7         | LUT.others.LUT6      |
    | mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5             | LUT.others.LUT3      |
    | mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]             | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0 | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__8         | LUT.others.LUT6      |
    | mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5             | LUT.others.LUT3      |
    | mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]             | FLOP_LATCH.flop.FDRE |
    +----------------------------------------------------------------------------------------------------------------+----------------------+

    +----------------------------------------------------------------------------------------------------------------+----------------------+
    | Path4 Cells                                                                                                    | Primitive Type       |
    +----------------------------------------------------------------------------------------------------------------+----------------------+
    | mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0 | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26            | LUT.others.LUT6      |
    | mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5             | LUT.others.LUT3      |
    | mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]             | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0 | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__0         | LUT.others.LUT6      |
    | mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5             | LUT.others.LUT3      |
    | mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]             | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0 | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__1         | LUT.others.LUT6      |
    | mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5             | LUT.others.LUT3      |
    | mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]             | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0 | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__2         | LUT.others.LUT6      |
    | mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5             | LUT.others.LUT3      |
    | mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]             | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0 | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__3         | LUT.others.LUT6      |
    | mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5             | LUT.others.LUT3      |
    | mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]             | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0 | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__4         | LUT.others.LUT6      |
    | mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5             | LUT.others.LUT3      |
    | mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]             | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0 | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__5         | LUT.others.LUT6      |
    | mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5             | LUT.others.LUT3      |
    | mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]             | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0 | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__6         | LUT.others.LUT6      |
    | mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5             | LUT.others.LUT3      |
    | mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]             | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0 | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__7         | LUT.others.LUT6      |
    | mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5             | LUT.others.LUT3      |
    | mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]             | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0 | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__8         | LUT.others.LUT6      |
    | mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5             | LUT.others.LUT3      |
    | mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]             | FLOP_LATCH.flop.FDRE |
    +----------------------------------------------------------------------------------------------------------------+----------------------+

    +----------------------------------------------------------------------------------------------------------------+----------------------+
    | Path5 Cells                                                                                                    | Primitive Type       |
    +----------------------------------------------------------------------------------------------------------------+----------------------+
    | mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0 | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26            | LUT.others.LUT6      |
    | mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5             | LUT.others.LUT3      |
    | mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]             | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0 | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__0         | LUT.others.LUT6      |
    | mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5             | LUT.others.LUT3      |
    | mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]             | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0 | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__1         | LUT.others.LUT6      |
    | mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5             | LUT.others.LUT3      |
    | mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]             | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0 | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__2         | LUT.others.LUT6      |
    | mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5             | LUT.others.LUT3      |
    | mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]             | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0 | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__3         | LUT.others.LUT6      |
    | mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5             | LUT.others.LUT3      |
    | mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]             | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0 | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__4         | LUT.others.LUT6      |
    | mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5             | LUT.others.LUT3      |
    | mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]             | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0 | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__5         | LUT.others.LUT6      |
    | mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5             | LUT.others.LUT3      |
    | mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]             | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0 | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__6         | LUT.others.LUT6      |
    | mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5             | LUT.others.LUT3      |
    | mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]             | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0 | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__7         | LUT.others.LUT6      |
    | mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5             | LUT.others.LUT3      |
    | mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]             | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0 | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__8         | LUT.others.LUT6      |
    | mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5             | LUT.others.LUT3      |
    | mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]             | FLOP_LATCH.flop.FDRE |
    +----------------------------------------------------------------------------------------------------------------+----------------------+

    +----------------------------------------------------------------------------------------------------------------+----------------------+
    | Path6 Cells                                                                                                    | Primitive Type       |
    +----------------------------------------------------------------------------------------------------------------+----------------------+
    | mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0 | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26            | LUT.others.LUT6      |
    | mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5             | LUT.others.LUT3      |
    | mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]             | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0 | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__0         | LUT.others.LUT6      |
    | mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5             | LUT.others.LUT3      |
    | mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]             | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0 | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__1         | LUT.others.LUT6      |
    | mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5             | LUT.others.LUT3      |
    | mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]             | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0 | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__2         | LUT.others.LUT6      |
    | mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5             | LUT.others.LUT3      |
    | mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]             | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0 | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__3         | LUT.others.LUT6      |
    | mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5             | LUT.others.LUT3      |
    | mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]             | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0 | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__4         | LUT.others.LUT6      |
    | mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5             | LUT.others.LUT3      |
    | mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]             | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0 | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__5         | LUT.others.LUT6      |
    | mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5             | LUT.others.LUT3      |
    | mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]             | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0 | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__6         | LUT.others.LUT6      |
    | mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5             | LUT.others.LUT3      |
    | mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]             | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0 | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__7         | LUT.others.LUT6      |
    | mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5             | LUT.others.LUT3      |
    | mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]             | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0 | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__8         | LUT.others.LUT6      |
    | mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5             | LUT.others.LUT3      |
    | mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]             | FLOP_LATCH.flop.FDRE |
    +----------------------------------------------------------------------------------------------------------------+----------------------+

    +----------------------------------------------------------------------------------------------------------------+----------------------+
    | Path7 Cells                                                                                                    | Primitive Type       |
    +----------------------------------------------------------------------------------------------------------------+----------------------+
    | mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0 | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26            | LUT.others.LUT6      |
    | mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5             | LUT.others.LUT3      |
    | mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]             | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0 | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__0         | LUT.others.LUT6      |
    | mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5             | LUT.others.LUT3      |
    | mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]             | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0 | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__1         | LUT.others.LUT6      |
    | mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5             | LUT.others.LUT3      |
    | mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]             | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0 | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__2         | LUT.others.LUT6      |
    | mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5             | LUT.others.LUT3      |
    | mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]             | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0 | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__3         | LUT.others.LUT6      |
    | mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5             | LUT.others.LUT3      |
    | mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]             | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0 | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__4         | LUT.others.LUT6      |
    | mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5             | LUT.others.LUT3      |
    | mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]             | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0 | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__5         | LUT.others.LUT6      |
    | mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5             | LUT.others.LUT3      |
    | mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]             | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0 | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__6         | LUT.others.LUT6      |
    | mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5             | LUT.others.LUT3      |
    | mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]             | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0 | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__7         | LUT.others.LUT6      |
    | mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5             | LUT.others.LUT3      |
    | mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]             | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0 | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__8         | LUT.others.LUT6      |
    | mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5             | LUT.others.LUT3      |
    | mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]             | FLOP_LATCH.flop.FDRE |
    +----------------------------------------------------------------------------------------------------------------+----------------------+

    +----------------------------------------------------------------------------------------------------------------+----------------------+
    | Path8 Cells                                                                                                    | Primitive Type       |
    +----------------------------------------------------------------------------------------------------------------+----------------------+
    | mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0 | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26            | LUT.others.LUT6      |
    | mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5             | LUT.others.LUT3      |
    | mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]             | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0 | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__0         | LUT.others.LUT6      |
    | mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5             | LUT.others.LUT3      |
    | mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]             | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0 | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__1         | LUT.others.LUT6      |
    | mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5             | LUT.others.LUT3      |
    | mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]             | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0 | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__2         | LUT.others.LUT6      |
    | mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5             | LUT.others.LUT3      |
    | mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]             | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0 | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__3         | LUT.others.LUT6      |
    | mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5             | LUT.others.LUT3      |
    | mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]             | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0 | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__4         | LUT.others.LUT6      |
    | mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5             | LUT.others.LUT3      |
    | mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]             | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0 | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__5         | LUT.others.LUT6      |
    | mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5             | LUT.others.LUT3      |
    | mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]             | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0 | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__6         | LUT.others.LUT6      |
    | mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5             | LUT.others.LUT3      |
    | mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]             | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0 | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__7         | LUT.others.LUT6      |
    | mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5             | LUT.others.LUT3      |
    | mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]             | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0 | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__8         | LUT.others.LUT6      |
    | mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5             | LUT.others.LUT3      |
    | mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]             | FLOP_LATCH.flop.FDRE |
    +----------------------------------------------------------------------------------------------------------------+----------------------+

    +----------------------------------------------------------------------------------------------------------------+----------------------+
    | Path9 Cells                                                                                                    | Primitive Type       |
    +----------------------------------------------------------------------------------------------------------------+----------------------+
    | mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0 | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26            | LUT.others.LUT6      |
    | mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5             | LUT.others.LUT3      |
    | mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]             | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0 | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__0         | LUT.others.LUT6      |
    | mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5             | LUT.others.LUT3      |
    | mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]             | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0 | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__1         | LUT.others.LUT6      |
    | mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5             | LUT.others.LUT3      |
    | mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]             | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0 | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__2         | LUT.others.LUT6      |
    | mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5             | LUT.others.LUT3      |
    | mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]             | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0 | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__3         | LUT.others.LUT6      |
    | mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5             | LUT.others.LUT3      |
    | mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]             | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0 | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__4         | LUT.others.LUT6      |
    | mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5             | LUT.others.LUT3      |
    | mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]             | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0 | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__5         | LUT.others.LUT6      |
    | mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5             | LUT.others.LUT3      |
    | mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]             | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0 | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__6         | LUT.others.LUT6      |
    | mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5             | LUT.others.LUT3      |
    | mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]             | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0 | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__7         | LUT.others.LUT6      |
    | mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5             | LUT.others.LUT3      |
    | mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]             | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0 | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__8         | LUT.others.LUT6      |
    | mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5             | LUT.others.LUT3      |
    | mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]             | FLOP_LATCH.flop.FDRE |
    +----------------------------------------------------------------------------------------------------------------+----------------------+

    +----------------------------------------------------------------------------------------------------------------+----------------------+
    | Path10 Cells                                                                                                   | Primitive Type       |
    +----------------------------------------------------------------------------------------------------------------+----------------------+
    | mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0 | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26            | LUT.others.LUT6      |
    | mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5             | LUT.others.LUT3      |
    | mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]             | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0 | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__0         | LUT.others.LUT6      |
    | mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5             | LUT.others.LUT3      |
    | mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]             | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0 | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__1         | LUT.others.LUT6      |
    | mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5             | LUT.others.LUT3      |
    | mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]             | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0 | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__2         | LUT.others.LUT6      |
    | mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5             | LUT.others.LUT3      |
    | mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]             | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0 | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__3         | LUT.others.LUT6      |
    | mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5             | LUT.others.LUT3      |
    | mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]             | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0 | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__4         | LUT.others.LUT6      |
    | mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5             | LUT.others.LUT3      |
    | mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]             | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0 | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__5         | LUT.others.LUT6      |
    | mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5             | LUT.others.LUT3      |
    | mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]             | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0 | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__6         | LUT.others.LUT6      |
    | mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5             | LUT.others.LUT3      |
    | mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]             | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0 | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__7         | LUT.others.LUT6      |
    | mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5             | LUT.others.LUT3      |
    | mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]             | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0 | FLOP_LATCH.flop.FDRE |
    | mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__8         | LUT.others.LUT6      |
    | mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10        | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5             | LUT.others.LUT3      |
    | mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1         | CARRY.others.CARRY4  |
    | mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]             | FLOP_LATCH.flop.FDRE |
    +----------------------------------------------------------------------------------------------------------------+----------------------+


================================================================
== RTL Synthesis Vivado Reports
================================================================
+--------------------------+-----------------------------------------------------------------------+
| Report Type              | Report Location                                                       |
+--------------------------+-----------------------------------------------------------------------+
| design_analysis          | impl/verilog/report/match_template_design_analysis_synth.rpt          |
| failfast                 | impl/verilog/report/match_template_failfast_synth.rpt                 |
| power                    | impl/verilog/report/match_template_power_synth.rpt                    |
| timing                   | impl/verilog/report/match_template_timing_synth.rpt                   |
| timing_paths             | impl/verilog/report/match_template_timing_paths_synth.rpt             |
| utilization              | impl/verilog/report/match_template_utilization_synth.rpt              |
| utilization_hierarchical | impl/verilog/report/match_template_utilization_hierarchical_synth.rpt |
+--------------------------+-----------------------------------------------------------------------+


