INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/mehta/SystemVerilogProjects/simple_adder/simple_adder.srcs/sources_1/new/simple_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/mehta/SystemVerilogProjects/simple_adder/simple_adder.srcs/sources_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bench
