Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date              : Tue Jan 28 09:39:57 2020
| Host              : ceacmsfw running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command           : report_timing_summary -max_paths 10 -file lpgbtfpga_kcu105_10g24_top_timing_summary_routed.rpt -pb lpgbtfpga_kcu105_10g24_top_timing_summary_routed.pb -rpx lpgbtfpga_kcu105_10g24_top_timing_summary_routed.rpx -warn_on_violation
| Design            : lpgbtfpga_kcu105_10g24_top
| Device            : xcku040-ffva1156
| Speed File        : -2  PRODUCTION 1.25 10-29-2018
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: payload/example/TxRx_Data_SrcRcvr_s_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.081        0.000                      0                29192        0.016        0.000                      0                29191        0.473        0.000                       0                 12116  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                       ------------         ----------      --------------
SMA_MGT_REFCLK                                                                              {0.000 1.563}        3.125           320.000         
  rxoutclk_out[0]_1                                                                         {0.000 1.563}        3.125           320.000         
  txoutclk_out[0]_1                                                                         {0.000 1.563}        3.125           320.000         
USER_CLOCK                                                                                  {0.000 4.000}        8.000           125.000         
  ipbus_clk                                                                                 {0.000 16.000}       32.000          31.250          
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          
eth_refclk                                                                                  {0.000 3.200}        6.400           156.250         
  txoutclk_out[0]                                                                           {0.000 4.000}        8.000           125.000         
    userclk_out                                                                             {0.000 8.000}        16.000          62.500          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
  rxoutclk_out[0]_1                                                                               0.112        0.000                      0                 9302        0.031        0.000                      0                 9302        0.486        0.000                       0                  4603  
  txoutclk_out[0]_1                                                                               0.197        0.000                      0                 1728        0.034        0.000                      0                 1728        0.486        0.000                       0                  1050  
USER_CLOCK                                                                                        4.831        0.000                      0                 1818        0.037        0.000                      0                 1818        1.600        0.000                       0                  1255  
  ipbus_clk                                                                                      23.074        0.000                      0                 2626        0.035        0.000                      0                 2626       14.200        0.000                       0                   879  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       30.043        0.000                      0                  968        0.037        0.000                      0                  968       15.832        0.000                       0                   491  
  txoutclk_out[0]                                                                                 2.874        0.000                      0                 8421        0.016        0.000                      0                 8420        3.146        0.000                       0                  3770  
    userclk_out                                                                                  14.241        0.000                      0                   63        0.032        0.000                      0                   63        0.473        0.000                       0                    68  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
txoutclk_out[0]_1  rxoutclk_out[0]_1        0.316        0.000                      0                  447        0.126        0.000                      0                  447  
ipbus_clk          rxoutclk_out[0]_1        0.095        0.000                      0                   18        1.283        0.000                      0                   18  
rxoutclk_out[0]_1  txoutclk_out[0]_1        0.239        0.000                      0                  293        0.034        0.000                      0                  293  
rxoutclk_out[0]_1  ipbus_clk                4.101        0.000                      0                   36        0.124        0.000                      0                   36  
userclk_out        txoutclk_out[0]          6.204        0.000                      0                   26        0.032        0.000                      0                   26  
txoutclk_out[0]    userclk_out              5.729        0.000                      0                   22        0.718        0.000                      0                   22  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           USER_CLOCK                                                                                  USER_CLOCK                                                                                        6.743        0.000                      0                   91        0.089        0.000                      0                   91  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       31.074        0.000                      0                  100        0.166        0.000                      0                  100  
**async_default**                                                                           rxoutclk_out[0]_1                                                                           rxoutclk_out[0]_1                                                                                 0.081        0.000                      0                 3190        0.091        0.000                      0                 3190  
**async_default**                                                                           txoutclk_out[0]_1                                                                           rxoutclk_out[0]_1                                                                                 0.567        0.000                      0                  137        0.247        0.000                      0                  137  
**async_default**                                                                           txoutclk_out[0]                                                                             txoutclk_out[0]                                                                                   7.283        0.000                      0                    2        0.208        0.000                      0                    2  
**async_default**                                                                           txoutclk_out[0]_1                                                                           txoutclk_out[0]_1                                                                                 1.276        0.000                      0                  342        0.109        0.000                      0                  342  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  rxoutclk_out[0]_1
  To Clock:  rxoutclk_out[0]_1

Setup :            0  Failing Endpoints,  Worst Slack        0.112ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.486ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.112ns  (required time - arrival time)
  Source:                 lpgbtFpga_top_inst/uplink_inst/clkEnOut_s_reg_replica_13/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            payload/example/RxReg_data_s_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (rxoutclk_out[0]_1 rise@3.125ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        2.768ns  (logic 0.118ns (4.263%)  route 2.650ns (95.737%))
  Logic Levels:           0  
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.809ns = ( 5.934 - 3.125 ) 
    Source Clock Delay      (SCD):    3.214ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.817ns (routing 1.144ns, distribution 1.673ns)
  Clock Net Delay (Destination): 2.480ns (routing 1.043ns, distribution 1.437ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        2.817     3.214    lpgbtFpga_top_inst/uplink_inst/MGT_RXUSRCLK_o
    SLICE_X89Y262        FDCE                                         r  lpgbtFpga_top_inst/uplink_inst/clkEnOut_s_reg_replica_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y262        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     3.332 r  lpgbtFpga_top_inst/uplink_inst/clkEnOut_s_reg_replica_13/Q
                         net (fo=239, routed)         2.650     5.982    payload/example/uplinkClkEn_o_repN_13_alias
    SLICE_X86Y266        FDRE                                         r  payload/example/RxReg_data_s_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      3.125     3.125 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     3.125 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     3.171    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.454 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        2.480     5.934    payload/example/uplinkClk_o
    SLICE_X86Y266        FDRE                                         r  payload/example/RxReg_data_s_reg[8]/C
                         clock pessimism              0.243     6.177    
                         clock uncertainty           -0.035     6.141    
    SLICE_X86Y266        FDRE (Setup_AFF_SLICEL_C_CE)
                                                     -0.047     6.094    payload/example/RxReg_data_s_reg[8]
  -------------------------------------------------------------------
                         required time                          6.094    
                         arrival time                          -5.982    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.252ns  (required time - arrival time)
  Source:                 lpgbtFpga_top_inst/uplink_inst/clkEnOut_s_reg_replica_13/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            payload/example/RxReg_data_s_reg[53]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (rxoutclk_out[0]_1 rise@3.125ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        2.625ns  (logic 0.118ns (4.495%)  route 2.507ns (95.505%))
  Logic Levels:           0  
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.809ns = ( 5.934 - 3.125 ) 
    Source Clock Delay      (SCD):    3.214ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.817ns (routing 1.144ns, distribution 1.673ns)
  Clock Net Delay (Destination): 2.480ns (routing 1.043ns, distribution 1.437ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        2.817     3.214    lpgbtFpga_top_inst/uplink_inst/MGT_RXUSRCLK_o
    SLICE_X89Y262        FDCE                                         r  lpgbtFpga_top_inst/uplink_inst/clkEnOut_s_reg_replica_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y262        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     3.332 r  lpgbtFpga_top_inst/uplink_inst/clkEnOut_s_reg_replica_13/Q
                         net (fo=239, routed)         2.507     5.839    payload/example/uplinkClkEn_o_repN_13_alias
    SLICE_X86Y269        FDRE                                         r  payload/example/RxReg_data_s_reg[53]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      3.125     3.125 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     3.125 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     3.171    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.454 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        2.480     5.934    payload/example/uplinkClk_o
    SLICE_X86Y269        FDRE                                         r  payload/example/RxReg_data_s_reg[53]/C
                         clock pessimism              0.243     6.177    
                         clock uncertainty           -0.035     6.141    
    SLICE_X86Y269        FDRE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.050     6.091    payload/example/RxReg_data_s_reg[53]
  -------------------------------------------------------------------
                         required time                          6.091    
                         arrival time                          -5.839    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (required time - arrival time)
  Source:                 lpgbtFpga_top_inst/uplink_inst/clkEnOut_s_reg_replica_13/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            payload/example/RxReg_data_s_reg[67]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (rxoutclk_out[0]_1 rise@3.125ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        2.625ns  (logic 0.118ns (4.495%)  route 2.507ns (95.505%))
  Logic Levels:           0  
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.809ns = ( 5.934 - 3.125 ) 
    Source Clock Delay      (SCD):    3.214ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.817ns (routing 1.144ns, distribution 1.673ns)
  Clock Net Delay (Destination): 2.480ns (routing 1.043ns, distribution 1.437ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        2.817     3.214    lpgbtFpga_top_inst/uplink_inst/MGT_RXUSRCLK_o
    SLICE_X89Y262        FDCE                                         r  lpgbtFpga_top_inst/uplink_inst/clkEnOut_s_reg_replica_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y262        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     3.332 r  lpgbtFpga_top_inst/uplink_inst/clkEnOut_s_reg_replica_13/Q
                         net (fo=239, routed)         2.507     5.839    payload/example/uplinkClkEn_o_repN_13_alias
    SLICE_X86Y269        FDRE                                         r  payload/example/RxReg_data_s_reg[67]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      3.125     3.125 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     3.125 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     3.171    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.454 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        2.480     5.934    payload/example/uplinkClk_o
    SLICE_X86Y269        FDRE                                         r  payload/example/RxReg_data_s_reg[67]/C
                         clock pessimism              0.243     6.177    
                         clock uncertainty           -0.035     6.141    
    SLICE_X86Y269        FDRE (Setup_GFF2_SLICEL_C_CE)
                                                     -0.050     6.091    payload/example/RxReg_data_s_reg[67]
  -------------------------------------------------------------------
                         required time                          6.091    
                         arrival time                          -5.839    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (required time - arrival time)
  Source:                 lpgbtFpga_top_inst/uplink_inst/clkEnOut_s_reg_replica_13/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            payload/example/RxReg_data_s_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (rxoutclk_out[0]_1 rise@3.125ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        2.625ns  (logic 0.118ns (4.495%)  route 2.507ns (95.505%))
  Logic Levels:           0  
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.809ns = ( 5.934 - 3.125 ) 
    Source Clock Delay      (SCD):    3.214ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.817ns (routing 1.144ns, distribution 1.673ns)
  Clock Net Delay (Destination): 2.480ns (routing 1.043ns, distribution 1.437ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        2.817     3.214    lpgbtFpga_top_inst/uplink_inst/MGT_RXUSRCLK_o
    SLICE_X89Y262        FDCE                                         r  lpgbtFpga_top_inst/uplink_inst/clkEnOut_s_reg_replica_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y262        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     3.332 r  lpgbtFpga_top_inst/uplink_inst/clkEnOut_s_reg_replica_13/Q
                         net (fo=239, routed)         2.507     5.839    payload/example/uplinkClkEn_o_repN_13_alias
    SLICE_X86Y269        FDRE                                         r  payload/example/RxReg_data_s_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      3.125     3.125 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     3.125 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     3.171    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.454 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        2.480     5.934    payload/example/uplinkClk_o
    SLICE_X86Y269        FDRE                                         r  payload/example/RxReg_data_s_reg[6]/C
                         clock pessimism              0.243     6.177    
                         clock uncertainty           -0.035     6.141    
    SLICE_X86Y269        FDRE (Setup_FFF2_SLICEL_C_CE)
                                                     -0.050     6.091    payload/example/RxReg_data_s_reg[6]
  -------------------------------------------------------------------
                         required time                          6.091    
                         arrival time                          -5.839    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.261ns  (required time - arrival time)
  Source:                 lpgbtFpga_top_inst/uplink_inst/clkEnOut_s_reg_replica_13/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            payload/example/RxReg_data_s_reg[71]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (rxoutclk_out[0]_1 rise@3.125ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        2.614ns  (logic 0.118ns (4.514%)  route 2.496ns (95.486%))
  Logic Levels:           0  
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.805ns = ( 5.930 - 3.125 ) 
    Source Clock Delay      (SCD):    3.214ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.817ns (routing 1.144ns, distribution 1.673ns)
  Clock Net Delay (Destination): 2.476ns (routing 1.043ns, distribution 1.433ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        2.817     3.214    lpgbtFpga_top_inst/uplink_inst/MGT_RXUSRCLK_o
    SLICE_X89Y262        FDCE                                         r  lpgbtFpga_top_inst/uplink_inst/clkEnOut_s_reg_replica_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y262        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     3.332 r  lpgbtFpga_top_inst/uplink_inst/clkEnOut_s_reg_replica_13/Q
                         net (fo=239, routed)         2.496     5.828    payload/example/uplinkClkEn_o_repN_13_alias
    SLICE_X87Y268        FDRE                                         r  payload/example/RxReg_data_s_reg[71]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      3.125     3.125 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     3.125 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     3.171    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.454 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        2.476     5.930    payload/example/uplinkClk_o
    SLICE_X87Y268        FDRE                                         r  payload/example/RxReg_data_s_reg[71]/C
                         clock pessimism              0.243     6.173    
                         clock uncertainty           -0.035     6.137    
    SLICE_X87Y268        FDRE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.048     6.089    payload/example/RxReg_data_s_reg[71]
  -------------------------------------------------------------------
                         required time                          6.089    
                         arrival time                          -5.828    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.312ns  (required time - arrival time)
  Source:                 lpgbtFpga_top_inst/uplink_inst/clkEnOut_s_reg_replica_13/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            payload/example/RxReg_data_s_reg[69]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (rxoutclk_out[0]_1 rise@3.125ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        2.552ns  (logic 0.118ns (4.624%)  route 2.434ns (95.376%))
  Logic Levels:           0  
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.796ns = ( 5.921 - 3.125 ) 
    Source Clock Delay      (SCD):    3.214ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.817ns (routing 1.144ns, distribution 1.673ns)
  Clock Net Delay (Destination): 2.467ns (routing 1.043ns, distribution 1.424ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        2.817     3.214    lpgbtFpga_top_inst/uplink_inst/MGT_RXUSRCLK_o
    SLICE_X89Y262        FDCE                                         r  lpgbtFpga_top_inst/uplink_inst/clkEnOut_s_reg_replica_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y262        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     3.332 r  lpgbtFpga_top_inst/uplink_inst/clkEnOut_s_reg_replica_13/Q
                         net (fo=239, routed)         2.434     5.766    payload/example/uplinkClkEn_o_repN_13_alias
    SLICE_X87Y269        FDRE                                         r  payload/example/RxReg_data_s_reg[69]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      3.125     3.125 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     3.125 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     3.171    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.454 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        2.467     5.921    payload/example/uplinkClk_o
    SLICE_X87Y269        FDRE                                         r  payload/example/RxReg_data_s_reg[69]/C
                         clock pessimism              0.243     6.164    
                         clock uncertainty           -0.035     6.128    
    SLICE_X87Y269        FDRE (Setup_EFF2_SLICEL_C_CE)
                                                     -0.050     6.078    payload/example/RxReg_data_s_reg[69]
  -------------------------------------------------------------------
                         required time                          6.078    
                         arrival time                          -5.766    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.320ns  (required time - arrival time)
  Source:                 lpgbtFpga_top_inst/uplink_inst/clkEnOut_s_reg_replica_13/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            payload/example/RxReg_data_s_reg[68]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (rxoutclk_out[0]_1 rise@3.125ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        2.547ns  (logic 0.118ns (4.633%)  route 2.429ns (95.367%))
  Logic Levels:           0  
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.796ns = ( 5.921 - 3.125 ) 
    Source Clock Delay      (SCD):    3.214ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.817ns (routing 1.144ns, distribution 1.673ns)
  Clock Net Delay (Destination): 2.467ns (routing 1.043ns, distribution 1.424ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        2.817     3.214    lpgbtFpga_top_inst/uplink_inst/MGT_RXUSRCLK_o
    SLICE_X89Y262        FDCE                                         r  lpgbtFpga_top_inst/uplink_inst/clkEnOut_s_reg_replica_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y262        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     3.332 r  lpgbtFpga_top_inst/uplink_inst/clkEnOut_s_reg_replica_13/Q
                         net (fo=239, routed)         2.429     5.761    payload/example/uplinkClkEn_o_repN_13_alias
    SLICE_X87Y269        FDRE                                         r  payload/example/RxReg_data_s_reg[68]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      3.125     3.125 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     3.125 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     3.171    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.454 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        2.467     5.921    payload/example/uplinkClk_o
    SLICE_X87Y269        FDRE                                         r  payload/example/RxReg_data_s_reg[68]/C
                         clock pessimism              0.243     6.164    
                         clock uncertainty           -0.035     6.128    
    SLICE_X87Y269        FDRE (Setup_EFF_SLICEL_C_CE)
                                                     -0.047     6.081    payload/example/RxReg_data_s_reg[68]
  -------------------------------------------------------------------
                         required time                          6.081    
                         arrival time                          -5.761    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.325ns  (required time - arrival time)
  Source:                 lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/cnter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/reg1_reg[131]/CE
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (rxoutclk_out[0]_1 rise@3.125ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        2.549ns  (logic 0.290ns (11.377%)  route 2.259ns (88.623%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.809ns = ( 5.934 - 3.125 ) 
    Source Clock Delay      (SCD):    3.219ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.822ns (routing 1.144ns, distribution 1.678ns)
  Clock Net Delay (Destination): 2.480ns (routing 1.043ns, distribution 1.437ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        2.822     3.219    lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/MGT_RXUSRCLK_o
    SLICE_X98Y258        FDCE                                         r  lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/cnter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y258        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     3.336 f  lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/cnter_reg[0]/Q
                         net (fo=13, routed)          0.272     3.608    lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/cnter_reg__0__0[0]
    SLICE_X98Y258        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.173     3.781 r  lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/reg1[255]_i_1/O
                         net (fo=257, routed)         1.987     5.768    lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/sta_gbRdy_s
    SLICE_X83Y245        FDCE                                         r  lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/reg1_reg[131]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      3.125     3.125 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     3.125 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     3.171    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.454 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        2.480     5.934    lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/MGT_RXUSRCLK_o
    SLICE_X83Y245        FDCE                                         r  lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/reg1_reg[131]/C
                         clock pessimism              0.243     6.177    
                         clock uncertainty           -0.035     6.141    
    SLICE_X83Y245        FDCE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.048     6.093    lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/reg1_reg[131]
  -------------------------------------------------------------------
                         required time                          6.093    
                         arrival time                          -5.768    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.325ns  (required time - arrival time)
  Source:                 lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/cnter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/reg1_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (rxoutclk_out[0]_1 rise@3.125ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        2.545ns  (logic 0.290ns (11.395%)  route 2.255ns (88.605%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.807ns = ( 5.932 - 3.125 ) 
    Source Clock Delay      (SCD):    3.219ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.822ns (routing 1.144ns, distribution 1.678ns)
  Clock Net Delay (Destination): 2.478ns (routing 1.043ns, distribution 1.435ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        2.822     3.219    lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/MGT_RXUSRCLK_o
    SLICE_X98Y258        FDCE                                         r  lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/cnter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y258        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     3.336 f  lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/cnter_reg[0]/Q
                         net (fo=13, routed)          0.272     3.608    lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/cnter_reg__0__0[0]
    SLICE_X98Y258        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.173     3.781 r  lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/reg1[255]_i_1/O
                         net (fo=257, routed)         1.983     5.764    lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/sta_gbRdy_s
    SLICE_X83Y245        FDCE                                         r  lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/reg1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      3.125     3.125 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     3.125 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     3.171    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.454 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        2.478     5.932    lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/MGT_RXUSRCLK_o
    SLICE_X83Y245        FDCE                                         r  lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/reg1_reg[3]/C
                         clock pessimism              0.243     6.175    
                         clock uncertainty           -0.035     6.139    
    SLICE_X83Y245        FDCE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.050     6.089    lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/reg1_reg[3]
  -------------------------------------------------------------------
                         required time                          6.089    
                         arrival time                          -5.764    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.365ns  (required time - arrival time)
  Source:                 lpgbtFpga_top_inst/uplink_inst/clkEnOut_s_reg_replica_13/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            payload/example/RxReg_data_s_reg[149]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (rxoutclk_out[0]_1 rise@3.125ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        2.597ns  (logic 0.118ns (4.544%)  route 2.479ns (95.456%))
  Logic Levels:           0  
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.824ns = ( 5.949 - 3.125 ) 
    Source Clock Delay      (SCD):    3.214ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.817ns (routing 1.144ns, distribution 1.673ns)
  Clock Net Delay (Destination): 2.495ns (routing 1.043ns, distribution 1.452ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        2.817     3.214    lpgbtFpga_top_inst/uplink_inst/MGT_RXUSRCLK_o
    SLICE_X89Y262        FDCE                                         r  lpgbtFpga_top_inst/uplink_inst/clkEnOut_s_reg_replica_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y262        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     3.332 r  lpgbtFpga_top_inst/uplink_inst/clkEnOut_s_reg_replica_13/Q
                         net (fo=239, routed)         2.479     5.811    payload/example/uplinkClkEn_o_repN_13_alias
    SLICE_X89Y266        FDRE                                         r  payload/example/RxReg_data_s_reg[149]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      3.125     3.125 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     3.125 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     3.171    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.454 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        2.495     5.949    payload/example/uplinkClk_o
    SLICE_X89Y266        FDRE                                         r  payload/example/RxReg_data_s_reg[149]/C
                         clock pessimism              0.310     6.259    
                         clock uncertainty           -0.035     6.223    
    SLICE_X89Y266        FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.047     6.176    payload/example/RxReg_data_s_reg[149]
  -------------------------------------------------------------------
                         required time                          6.176    
                         arrival time                          -5.811    
  -------------------------------------------------------------------
                         slack                                  0.365    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 lpgbtfpga_patternchecker_inst/multi_elink_1g28_gen[4].prbs7_32b_checker_inst/feedback_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            lpgbtfpga_patternchecker_inst/multi_elink_1g28_gen[4].prbs7_32b_checker_inst/feedback_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_1 rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.079ns (43.889%)  route 0.101ns (56.111%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.745ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Net Delay (Source):      1.347ns (routing 0.602ns, distribution 0.745ns)
  Clock Net Delay (Destination): 1.580ns (routing 0.678ns, distribution 0.902ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.018     0.018    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        1.347     1.465    lpgbtfpga_patternchecker_inst/multi_elink_1g28_gen[4].prbs7_32b_checker_inst/ser320_clk_i
    SLICE_X100Y268       FDCE                                         r  lpgbtfpga_patternchecker_inst/multi_elink_1g28_gen[4].prbs7_32b_checker_inst/feedback_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y268       FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.049     1.514 r  lpgbtfpga_patternchecker_inst/multi_elink_1g28_gen[4].prbs7_32b_checker_inst/feedback_reg_reg[6]/Q
                         net (fo=26, routed)          0.085     1.599    lpgbtfpga_patternchecker_inst/multi_elink_1g28_gen[4].prbs7_32b_checker_inst/p_4_in
    SLICE_X98Y268        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.030     1.629 r  lpgbtfpga_patternchecker_inst/multi_elink_1g28_gen[4].prbs7_32b_checker_inst/feedback_reg[3]_i_1__3/O
                         net (fo=1, routed)           0.016     1.645    lpgbtfpga_patternchecker_inst/multi_elink_1g28_gen[4].prbs7_32b_checker_inst/feedback_reg[3]_i_1__3_n_0
    SLICE_X98Y268        FDCE                                         r  lpgbtfpga_patternchecker_inst/multi_elink_1g28_gen[4].prbs7_32b_checker_inst/feedback_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        1.580     1.745    lpgbtfpga_patternchecker_inst/multi_elink_1g28_gen[4].prbs7_32b_checker_inst/ser320_clk_i
    SLICE_X98Y268        FDCE                                         r  lpgbtfpga_patternchecker_inst/multi_elink_1g28_gen[4].prbs7_32b_checker_inst/feedback_reg_reg[3]/C
                         clock pessimism             -0.187     1.558    
    SLICE_X98Y268        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.056     1.614    lpgbtfpga_patternchecker_inst/multi_elink_1g28_gen[4].prbs7_32b_checker_inst/feedback_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.645    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 lpgbtfpga_patternchecker_inst/multi_elink_1g28_gen[5].prbs7_32b_checker_inst/feedback_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            lpgbtfpga_patternchecker_inst/multi_elink_1g28_gen[5].prbs7_32b_checker_inst/feedback_reg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_1 rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.065ns (40.373%)  route 0.096ns (59.627%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.736ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Net Delay (Source):      1.361ns (routing 0.602ns, distribution 0.759ns)
  Clock Net Delay (Destination): 1.571ns (routing 0.678ns, distribution 0.893ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.018     0.018    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        1.361     1.479    lpgbtfpga_patternchecker_inst/multi_elink_1g28_gen[5].prbs7_32b_checker_inst/ser320_clk_i
    SLICE_X98Y277        FDCE                                         r  lpgbtfpga_patternchecker_inst/multi_elink_1g28_gen[5].prbs7_32b_checker_inst/feedback_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y277        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     1.528 r  lpgbtfpga_patternchecker_inst/multi_elink_1g28_gen[5].prbs7_32b_checker_inst/feedback_reg_reg[1]/Q
                         net (fo=25, routed)          0.081     1.609    lpgbtfpga_patternchecker_inst/multi_elink_1g28_gen[5].prbs7_32b_checker_inst/p_2_in
    SLICE_X100Y277       LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.016     1.625 r  lpgbtfpga_patternchecker_inst/multi_elink_1g28_gen[5].prbs7_32b_checker_inst/feedback_reg[14]_i_1__4/O
                         net (fo=1, routed)           0.015     1.640    lpgbtfpga_patternchecker_inst/multi_elink_1g28_gen[5].prbs7_32b_checker_inst/feedback_reg[14]_i_1__4_n_0
    SLICE_X100Y277       FDCE                                         r  lpgbtfpga_patternchecker_inst/multi_elink_1g28_gen[5].prbs7_32b_checker_inst/feedback_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        1.571     1.736    lpgbtfpga_patternchecker_inst/multi_elink_1g28_gen[5].prbs7_32b_checker_inst/ser320_clk_i
    SLICE_X100Y277       FDCE                                         r  lpgbtfpga_patternchecker_inst/multi_elink_1g28_gen[5].prbs7_32b_checker_inst/feedback_reg_reg[14]/C
                         clock pessimism             -0.187     1.549    
    SLICE_X100Y277       FDCE (Hold_BFF_SLICEM_C_D)
                                                      0.056     1.605    lpgbtfpga_patternchecker_inst/multi_elink_1g28_gen[5].prbs7_32b_checker_inst/feedback_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.640    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 lpgbtfpga_patternchecker_inst/multi_elink_320mbps_gen[20].prbs7_8b_checker_inst/feedback_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            lpgbtfpga_patternchecker_inst/multi_elink_320mbps_gen[20].prbs7_8b_checker_inst/err_s_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_1 rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.064ns (42.105%)  route 0.088ns (57.895%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.757ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Net Delay (Source):      1.356ns (routing 0.602ns, distribution 0.754ns)
  Clock Net Delay (Destination): 1.592ns (routing 0.678ns, distribution 0.914ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.018     0.018    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        1.356     1.474    lpgbtfpga_patternchecker_inst/multi_elink_320mbps_gen[20].prbs7_8b_checker_inst/ser320_clk_i
    SLICE_X97Y275        FDCE                                         r  lpgbtfpga_patternchecker_inst/multi_elink_320mbps_gen[20].prbs7_8b_checker_inst/feedback_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y275        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.523 r  lpgbtfpga_patternchecker_inst/multi_elink_320mbps_gen[20].prbs7_8b_checker_inst/feedback_reg_reg[0]/Q
                         net (fo=5, routed)           0.072     1.595    lpgbtfpga_patternchecker_inst/multi_elink_320mbps_gen[20].prbs7_8b_checker_inst/feedback_reg_reg_n_0_[0]
    SLICE_X97Y276        LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.015     1.610 r  lpgbtfpga_patternchecker_inst/multi_elink_320mbps_gen[20].prbs7_8b_checker_inst/err_s[1]_i_1__40/O
                         net (fo=1, routed)           0.016     1.626    lpgbtfpga_patternchecker_inst/multi_elink_320mbps_gen[20].prbs7_8b_checker_inst/p_14_out[1]
    SLICE_X97Y276        FDCE                                         r  lpgbtfpga_patternchecker_inst/multi_elink_320mbps_gen[20].prbs7_8b_checker_inst/err_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        1.592     1.757    lpgbtfpga_patternchecker_inst/multi_elink_320mbps_gen[20].prbs7_8b_checker_inst/ser320_clk_i
    SLICE_X97Y276        FDCE                                         r  lpgbtfpga_patternchecker_inst/multi_elink_320mbps_gen[20].prbs7_8b_checker_inst/err_s_reg[1]/C
                         clock pessimism             -0.223     1.534    
    SLICE_X97Y276        FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.056     1.590    lpgbtfpga_patternchecker_inst/multi_elink_320mbps_gen[20].prbs7_8b_checker_inst/err_s_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.626    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 lpgbtfpga_patternchecker_inst/multi_elink_160mbps_gen[12].prbs7_4b_checker_inst/feedback_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            lpgbtfpga_patternchecker_inst/multi_elink_160mbps_gen[12].prbs7_4b_checker_inst/feedback_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_1 rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.078ns (47.273%)  route 0.087ns (52.727%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.719ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Net Delay (Source):      1.341ns (routing 0.602ns, distribution 0.739ns)
  Clock Net Delay (Destination): 1.554ns (routing 0.678ns, distribution 0.876ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.018     0.018    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        1.341     1.459    lpgbtfpga_patternchecker_inst/multi_elink_160mbps_gen[12].prbs7_4b_checker_inst/ser320_clk_i
    SLICE_X87Y291        FDCE                                         r  lpgbtfpga_patternchecker_inst/multi_elink_160mbps_gen[12].prbs7_4b_checker_inst/feedback_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y291        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.048     1.507 r  lpgbtfpga_patternchecker_inst/multi_elink_160mbps_gen[12].prbs7_4b_checker_inst/feedback_reg_reg[4]/Q
                         net (fo=5, routed)           0.075     1.582    lpgbtfpga_patternchecker_inst/multi_elink_160mbps_gen[12].prbs7_4b_checker_inst/p_0_in0_in
    SLICE_X86Y291        LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.030     1.612 r  lpgbtfpga_patternchecker_inst/multi_elink_160mbps_gen[12].prbs7_4b_checker_inst/feedback_reg[2]_i_1__60/O
                         net (fo=1, routed)           0.012     1.624    lpgbtfpga_patternchecker_inst/multi_elink_160mbps_gen[12].prbs7_4b_checker_inst/p_3_out[2]
    SLICE_X86Y291        FDCE                                         r  lpgbtfpga_patternchecker_inst/multi_elink_160mbps_gen[12].prbs7_4b_checker_inst/feedback_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        1.554     1.719    lpgbtfpga_patternchecker_inst/multi_elink_160mbps_gen[12].prbs7_4b_checker_inst/ser320_clk_i
    SLICE_X86Y291        FDCE                                         r  lpgbtfpga_patternchecker_inst/multi_elink_160mbps_gen[12].prbs7_4b_checker_inst/feedback_reg_reg[2]/C
                         clock pessimism             -0.188     1.531    
    SLICE_X86Y291        FDCE (Hold_FFF_SLICEL_C_D)
                                                      0.056     1.587    lpgbtfpga_patternchecker_inst/multi_elink_160mbps_gen[12].prbs7_4b_checker_inst/feedback_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.624    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 lpgbtfpga_patternchecker_inst/multi_elink_1g28_gen[6].prbs7_32b_checker_inst/feedback_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            lpgbtfpga_patternchecker_inst/multi_elink_1g28_gen[6].prbs7_32b_checker_inst/feedback_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_1 rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.175ns  (logic 0.078ns (44.571%)  route 0.097ns (55.429%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.759ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Net Delay (Source):      1.373ns (routing 0.602ns, distribution 0.771ns)
  Clock Net Delay (Destination): 1.594ns (routing 0.678ns, distribution 0.916ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.018     0.018    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        1.373     1.491    lpgbtfpga_patternchecker_inst/multi_elink_1g28_gen[6].prbs7_32b_checker_inst/ser320_clk_i
    SLICE_X98Y287        FDCE                                         r  lpgbtfpga_patternchecker_inst/multi_elink_1g28_gen[6].prbs7_32b_checker_inst/feedback_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y287        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.048     1.539 r  lpgbtfpga_patternchecker_inst/multi_elink_1g28_gen[6].prbs7_32b_checker_inst/feedback_reg_reg[1]/Q
                         net (fo=25, routed)          0.081     1.620    lpgbtfpga_patternchecker_inst/multi_elink_1g28_gen[6].prbs7_32b_checker_inst/p_2_in
    SLICE_X97Y287        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.030     1.650 r  lpgbtfpga_patternchecker_inst/multi_elink_1g28_gen[6].prbs7_32b_checker_inst/feedback_reg[3]_i_1__5/O
                         net (fo=1, routed)           0.016     1.666    lpgbtfpga_patternchecker_inst/multi_elink_1g28_gen[6].prbs7_32b_checker_inst/feedback_reg[3]_i_1__5_n_0
    SLICE_X97Y287        FDCE                                         r  lpgbtfpga_patternchecker_inst/multi_elink_1g28_gen[6].prbs7_32b_checker_inst/feedback_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        1.594     1.759    lpgbtfpga_patternchecker_inst/multi_elink_1g28_gen[6].prbs7_32b_checker_inst/ser320_clk_i
    SLICE_X97Y287        FDCE                                         r  lpgbtfpga_patternchecker_inst/multi_elink_1g28_gen[6].prbs7_32b_checker_inst/feedback_reg_reg[3]/C
                         clock pessimism             -0.187     1.572    
    SLICE_X97Y287        FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.056     1.628    lpgbtfpga_patternchecker_inst/multi_elink_1g28_gen[6].prbs7_32b_checker_inst/feedback_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.666    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 lpgbtfpga_patternchecker_inst/multi_elink_320mbps_gen[24].prbs7_8b_checker_inst/feedback_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            lpgbtfpga_patternchecker_inst/multi_elink_320mbps_gen[24].prbs7_8b_checker_inst/feedback_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_1 rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.063ns (34.426%)  route 0.120ns (65.574%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.760ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Net Delay (Source):      1.366ns (routing 0.602ns, distribution 0.764ns)
  Clock Net Delay (Destination): 1.595ns (routing 0.678ns, distribution 0.917ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.018     0.018    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        1.366     1.484    lpgbtfpga_patternchecker_inst/multi_elink_320mbps_gen[24].prbs7_8b_checker_inst/ser320_clk_i
    SLICE_X98Y284        FDCE                                         r  lpgbtfpga_patternchecker_inst/multi_elink_320mbps_gen[24].prbs7_8b_checker_inst/feedback_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y284        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     1.532 r  lpgbtfpga_patternchecker_inst/multi_elink_320mbps_gen[24].prbs7_8b_checker_inst/feedback_reg_reg[3]/Q
                         net (fo=5, routed)           0.106     1.638    lpgbtfpga_patternchecker_inst/multi_elink_320mbps_gen[24].prbs7_8b_checker_inst/p_1_in7_in
    SLICE_X96Y284        LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.015     1.653 r  lpgbtfpga_patternchecker_inst/multi_elink_320mbps_gen[24].prbs7_8b_checker_inst/feedback_reg[4]_i_1__44/O
                         net (fo=1, routed)           0.014     1.667    lpgbtfpga_patternchecker_inst/multi_elink_320mbps_gen[24].prbs7_8b_checker_inst/feedback_reg[4]_i_1__44_n_0
    SLICE_X96Y284        FDCE                                         r  lpgbtfpga_patternchecker_inst/multi_elink_320mbps_gen[24].prbs7_8b_checker_inst/feedback_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        1.595     1.760    lpgbtfpga_patternchecker_inst/multi_elink_320mbps_gen[24].prbs7_8b_checker_inst/ser320_clk_i
    SLICE_X96Y284        FDCE                                         r  lpgbtfpga_patternchecker_inst/multi_elink_320mbps_gen[24].prbs7_8b_checker_inst/feedback_reg_reg[4]/C
                         clock pessimism             -0.187     1.573    
    SLICE_X96Y284        FDCE (Hold_GFF_SLICEL_C_D)
                                                      0.056     1.629    lpgbtfpga_patternchecker_inst/multi_elink_320mbps_gen[24].prbs7_8b_checker_inst/feedback_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.667    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 lpgbtfpga_patternchecker_inst/multi_elink_160mbps_gen[22].prbs7_4b_checker_inst/feedback_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            lpgbtfpga_patternchecker_inst/multi_elink_160mbps_gen[22].prbs7_4b_checker_inst/feedback_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_1 rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.094ns (49.735%)  route 0.095ns (50.265%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.762ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Net Delay (Source):      1.363ns (routing 0.602ns, distribution 0.761ns)
  Clock Net Delay (Destination): 1.597ns (routing 0.678ns, distribution 0.919ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.018     0.018    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        1.363     1.481    lpgbtfpga_patternchecker_inst/multi_elink_160mbps_gen[22].prbs7_4b_checker_inst/ser320_clk_i
    SLICE_X92Y281        FDCE                                         r  lpgbtfpga_patternchecker_inst/multi_elink_160mbps_gen[22].prbs7_4b_checker_inst/feedback_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y281        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     1.530 r  lpgbtfpga_patternchecker_inst/multi_elink_160mbps_gen[22].prbs7_4b_checker_inst/feedback_reg_reg[4]/Q
                         net (fo=5, routed)           0.079     1.609    lpgbtfpga_patternchecker_inst/multi_elink_160mbps_gen[22].prbs7_4b_checker_inst/p_0_in0_in
    SLICE_X94Y281        LUT4 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.045     1.654 r  lpgbtfpga_patternchecker_inst/multi_elink_160mbps_gen[22].prbs7_4b_checker_inst/feedback_reg[2]_i_1__70/O
                         net (fo=1, routed)           0.016     1.670    lpgbtfpga_patternchecker_inst/multi_elink_160mbps_gen[22].prbs7_4b_checker_inst/p_3_out[2]
    SLICE_X94Y281        FDCE                                         r  lpgbtfpga_patternchecker_inst/multi_elink_160mbps_gen[22].prbs7_4b_checker_inst/feedback_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        1.597     1.762    lpgbtfpga_patternchecker_inst/multi_elink_160mbps_gen[22].prbs7_4b_checker_inst/ser320_clk_i
    SLICE_X94Y281        FDCE                                         r  lpgbtfpga_patternchecker_inst/multi_elink_160mbps_gen[22].prbs7_4b_checker_inst/feedback_reg_reg[2]/C
                         clock pessimism             -0.187     1.575    
    SLICE_X94Y281        FDCE (Hold_CFF_SLICEM_C_D)
                                                      0.056     1.631    lpgbtfpga_patternchecker_inst/multi_elink_160mbps_gen[22].prbs7_4b_checker_inst/feedback_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.670    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 lpgbtfpga_patternchecker_inst/multi_elink_320mbps_gen[8].prbs7_8b_checker_inst/cnt_stats_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            lpgbtfpga_patternchecker_inst/multi_elink_320mbps_gen[8].prbs7_8b_checker_inst/cnt_stats_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_1 rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.078ns (45.882%)  route 0.092ns (54.118%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.727ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Net Delay (Source):      1.347ns (routing 0.602ns, distribution 0.745ns)
  Clock Net Delay (Destination): 1.562ns (routing 0.678ns, distribution 0.884ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.018     0.018    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        1.347     1.465    lpgbtfpga_patternchecker_inst/multi_elink_320mbps_gen[8].prbs7_8b_checker_inst/ser320_clk_i
    SLICE_X89Y274        FDCE                                         r  lpgbtfpga_patternchecker_inst/multi_elink_320mbps_gen[8].prbs7_8b_checker_inst/cnt_stats_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y274        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.048     1.513 r  lpgbtfpga_patternchecker_inst/multi_elink_320mbps_gen[8].prbs7_8b_checker_inst/cnt_stats_reg[1]/Q
                         net (fo=5, routed)           0.076     1.589    lpgbtfpga_patternchecker_inst/multi_elink_320mbps_gen[8].prbs7_8b_checker_inst/cnt_stats_reg__0[1]
    SLICE_X88Y274        LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.030     1.619 r  lpgbtfpga_patternchecker_inst/multi_elink_320mbps_gen[8].prbs7_8b_checker_inst/cnt_stats[2]_i_1__28/O
                         net (fo=1, routed)           0.016     1.635    lpgbtfpga_patternchecker_inst/multi_elink_320mbps_gen[8].prbs7_8b_checker_inst/cnt_stats[2]_i_1__28_n_0
    SLICE_X88Y274        FDCE                                         r  lpgbtfpga_patternchecker_inst/multi_elink_320mbps_gen[8].prbs7_8b_checker_inst/cnt_stats_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        1.562     1.727    lpgbtfpga_patternchecker_inst/multi_elink_320mbps_gen[8].prbs7_8b_checker_inst/ser320_clk_i
    SLICE_X88Y274        FDCE                                         r  lpgbtfpga_patternchecker_inst/multi_elink_320mbps_gen[8].prbs7_8b_checker_inst/cnt_stats_reg[2]/C
                         clock pessimism             -0.188     1.539    
    SLICE_X88Y274        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.056     1.595    lpgbtfpga_patternchecker_inst/multi_elink_320mbps_gen[8].prbs7_8b_checker_inst/cnt_stats_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.635    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 lpgbtfpga_patternchecker_inst/multi_elink_320mbps_gen[10].prbs7_8b_checker_inst/cnt_stats_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            lpgbtfpga_patternchecker_inst/multi_elink_320mbps_gen[10].prbs7_8b_checker_inst/status_reg/D
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_1 rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.150ns  (logic 0.063ns (42.000%)  route 0.087ns (58.000%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.759ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Net Delay (Source):      1.365ns (routing 0.602ns, distribution 0.763ns)
  Clock Net Delay (Destination): 1.594ns (routing 0.678ns, distribution 0.916ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.018     0.018    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        1.365     1.483    lpgbtfpga_patternchecker_inst/multi_elink_320mbps_gen[10].prbs7_8b_checker_inst/ser320_clk_i
    SLICE_X92Y282        FDCE                                         r  lpgbtfpga_patternchecker_inst/multi_elink_320mbps_gen[10].prbs7_8b_checker_inst/cnt_stats_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y282        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.048     1.531 r  lpgbtfpga_patternchecker_inst/multi_elink_320mbps_gen[10].prbs7_8b_checker_inst/cnt_stats_reg[1]/Q
                         net (fo=5, routed)           0.071     1.602    lpgbtfpga_patternchecker_inst/multi_elink_320mbps_gen[10].prbs7_8b_checker_inst/cnt_stats_reg__0[1]
    SLICE_X92Y283        LUT5 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.015     1.617 r  lpgbtfpga_patternchecker_inst/multi_elink_320mbps_gen[10].prbs7_8b_checker_inst/status_i_1__30/O
                         net (fo=1, routed)           0.016     1.633    lpgbtfpga_patternchecker_inst/multi_elink_320mbps_gen[10].prbs7_8b_checker_inst/status_i_1__30_n_0
    SLICE_X92Y283        FDCE                                         r  lpgbtfpga_patternchecker_inst/multi_elink_320mbps_gen[10].prbs7_8b_checker_inst/status_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        1.594     1.759    lpgbtfpga_patternchecker_inst/multi_elink_320mbps_gen[10].prbs7_8b_checker_inst/ser320_clk_i
    SLICE_X92Y283        FDCE                                         r  lpgbtfpga_patternchecker_inst/multi_elink_320mbps_gen[10].prbs7_8b_checker_inst/status_reg/C
                         clock pessimism             -0.222     1.537    
    SLICE_X92Y283        FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.056     1.593    lpgbtfpga_patternchecker_inst/multi_elink_320mbps_gen[10].prbs7_8b_checker_inst/status_reg
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.633    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 lpgbtfpga_patternchecker_inst/multi_elink_320mbps_gen[18].prbs7_8b_checker_inst/cnt_stats_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            lpgbtfpga_patternchecker_inst/multi_elink_320mbps_gen[18].prbs7_8b_checker_inst/status_reg/D
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_1 rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.078ns (46.429%)  route 0.090ns (53.571%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.734ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Net Delay (Source):      1.357ns (routing 0.602ns, distribution 0.755ns)
  Clock Net Delay (Destination): 1.569ns (routing 0.678ns, distribution 0.891ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.018     0.018    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        1.357     1.475    lpgbtfpga_patternchecker_inst/multi_elink_320mbps_gen[18].prbs7_8b_checker_inst/ser320_clk_i
    SLICE_X92Y274        FDCE                                         r  lpgbtfpga_patternchecker_inst/multi_elink_320mbps_gen[18].prbs7_8b_checker_inst/cnt_stats_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y274        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.048     1.523 r  lpgbtfpga_patternchecker_inst/multi_elink_320mbps_gen[18].prbs7_8b_checker_inst/cnt_stats_reg[3]/Q
                         net (fo=3, routed)           0.074     1.597    lpgbtfpga_patternchecker_inst/multi_elink_320mbps_gen[18].prbs7_8b_checker_inst/cnt_stats_reg__0[3]
    SLICE_X91Y274        LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.030     1.627 r  lpgbtfpga_patternchecker_inst/multi_elink_320mbps_gen[18].prbs7_8b_checker_inst/status_i_1__38/O
                         net (fo=1, routed)           0.016     1.643    lpgbtfpga_patternchecker_inst/multi_elink_320mbps_gen[18].prbs7_8b_checker_inst/status_i_1__38_n_0
    SLICE_X91Y274        FDCE                                         r  lpgbtfpga_patternchecker_inst/multi_elink_320mbps_gen[18].prbs7_8b_checker_inst/status_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        1.569     1.734    lpgbtfpga_patternchecker_inst/multi_elink_320mbps_gen[18].prbs7_8b_checker_inst/ser320_clk_i
    SLICE_X91Y274        FDCE                                         r  lpgbtfpga_patternchecker_inst/multi_elink_320mbps_gen[18].prbs7_8b_checker_inst/status_reg/C
                         clock pessimism             -0.187     1.547    
    SLICE_X91Y274        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.056     1.603    lpgbtfpga_patternchecker_inst/multi_elink_320mbps_gen[18].prbs7_8b_checker_inst/status_reg
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.643    
  -------------------------------------------------------------------
                         slack                                  0.040    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rxoutclk_out[0]_1
Waveform(ns):       { 0.000 1.563 }
Period(ns):         3.125
Sources:            { lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE3_CHANNEL/RXUSRCLK   n/a                      1.954         3.125       1.171      GTHE3_CHANNEL_X0Y17  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Min Period        n/a     GTHE3_CHANNEL/RXUSRCLK2  n/a                      1.954         3.125       1.171      GTHE3_CHANNEL_X0Y17  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                      1.709         3.125       1.416      RAMB36_X8Y49         payload/example/slave6/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                      1.709         3.125       1.416      RAMB36_X9Y50         payload/example/slave6/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                      1.709         3.125       1.416      RAMB36_X8Y56         payload/example/slave6/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                      1.709         3.125       1.416      RAMB36_X9Y53         payload/example/slave5/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                      1.709         3.125       1.416      RAMB36_X8Y54         payload/example/slave5/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                      1.709         3.125       1.416      RAMB36_X8Y53         payload/example/slave5/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                      1.709         3.125       1.416      RAMB36_X9Y54         payload/example/slave5/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                      1.709         3.125       1.416      RAMB36_X8Y48         payload/example/slave6/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/RXUSRCLK   n/a                      0.880         1.563       0.683      GTHE3_CHANNEL_X0Y17  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/RXUSRCLK2  n/a                      0.880         1.563       0.683      GTHE3_CHANNEL_X0Y17  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Low Pulse Width   Slow    GTHE3_CHANNEL/RXUSRCLK   n/a                      0.880         1.563       0.683      GTHE3_CHANNEL_X0Y17  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/RXUSRCLK2  n/a                      0.880         1.563       0.683      GTHE3_CHANNEL_X0Y17  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK       n/a                      0.854         1.562       0.708      RAMB36_X9Y54         payload/example/slave5/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK       n/a                      0.854         1.562       0.708      RAMB36_X8Y49         payload/example/slave6/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK       n/a                      0.854         1.562       0.708      RAMB36_X9Y53         payload/example/slave5/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK       n/a                      0.854         1.562       0.708      RAMB36_X8Y53         payload/example/slave5/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK       n/a                      0.854         1.562       0.708      RAMB36_X8Y48         payload/example/slave6/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK       n/a                      0.854         1.563       0.709      RAMB36_X9Y50         payload/example/slave6/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    GTHE3_CHANNEL/RXUSRCLK   n/a                      0.880         1.562       0.682      GTHE3_CHANNEL_X0Y17  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
High Pulse Width  Slow    GTHE3_CHANNEL/RXUSRCLK2  n/a                      0.880         1.562       0.682      GTHE3_CHANNEL_X0Y17  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
High Pulse Width  Fast    GTHE3_CHANNEL/RXUSRCLK   n/a                      0.880         1.563       0.683      GTHE3_CHANNEL_X0Y17  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
High Pulse Width  Fast    GTHE3_CHANNEL/RXUSRCLK2  n/a                      0.880         1.563       0.683      GTHE3_CHANNEL_X0Y17  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK       n/a                      0.854         1.562       0.708      RAMB36_X9Y50         payload/example/slave6/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK       n/a                      0.854         1.562       0.708      RAMB36_X8Y56         payload/example/slave6/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK       n/a                      0.854         1.562       0.708      RAMB36_X8Y54         payload/example/slave5/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK       n/a                      0.854         1.562       0.708      RAMB36_X8Y49         payload/example/slave6/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK       n/a                      0.854         1.562       0.708      RAMB36_X9Y53         payload/example/slave5/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK       n/a                      0.854         1.562       0.708      RAMB36_X8Y54         payload/example/slave5/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK   GTHE3_CHANNEL/RXUSRCLK2  0.516         0.030       0.486      GTHE3_CHANNEL_X0Y17  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Fast    GTHE3_CHANNEL/RXUSRCLK   GTHE3_CHANNEL/RXUSRCLK2  0.519         0.017       0.502      GTHE3_CHANNEL_X0Y17  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Fast    GTHE3_CHANNEL/RXUSRCLK2  GTHE3_CHANNEL/RXUSRCLK   0.882         0.017       0.865      GTHE3_CHANNEL_X0Y17  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK2  GTHE3_CHANNEL/RXUSRCLK   1.005         0.030       0.975      GTHE3_CHANNEL_X0Y17  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_out[0]_1
  To Clock:  txoutclk_out[0]_1

Setup :            0  Failing Endpoints,  Worst Slack        0.197ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.486ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.197ns  (required time - arrival time)
  Source:                 payload/example/lpGBT_SCA_rst_cmd_strb1_s_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            payload/example/lpGBTsc_inst/ic_inst/tx_inst/offset_pos_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             txoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (txoutclk_out[0]_1 rise@3.125ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        2.692ns  (logic 0.114ns (4.235%)  route 2.578ns (95.765%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.856ns = ( 5.981 - 3.125 ) 
    Source Clock Delay      (SCD):    3.142ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.745ns (routing 1.144ns, distribution 1.601ns)
  Clock Net Delay (Destination): 2.527ns (routing 1.043ns, distribution 1.484ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.082     0.082    lpgbtFpga_top_inst/mgt_inst/txoutclk_sig
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  lpgbtFpga_top_inst/mgt_inst/txWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1050, routed)        2.745     3.142    payload/example/clk_mgtTxClk_o
    SLICE_X81Y264        FDRE                                         r  payload/example/lpGBT_SCA_rst_cmd_strb1_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y264        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     3.256 r  payload/example/lpGBT_SCA_rst_cmd_strb1_s_reg/Q
                         net (fo=191, routed)         2.578     5.834    payload/example/lpGBTsc_inst/ic_inst/tx_inst/lpGBT_SCA_rst_cmd_strb1_s
    SLICE_X99Y224        FDRE                                         r  payload/example/lpGBTsc_inst/ic_inst/tx_inst/offset_pos_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      3.125     3.125 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     3.125 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.046     3.171    lpgbtFpga_top_inst/mgt_inst/txoutclk_sig
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.454 r  lpgbtFpga_top_inst/mgt_inst/txWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1050, routed)        2.527     5.981    payload/example/lpGBTsc_inst/ic_inst/tx_inst/clk_mgtTxClk_o
    SLICE_X99Y224        FDRE                                         r  payload/example/lpGBTsc_inst/ic_inst/tx_inst/offset_pos_reg[0]/C
                         clock pessimism              0.169     6.150    
                         clock uncertainty           -0.035     6.115    
    SLICE_X99Y224        FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.084     6.031    payload/example/lpGBTsc_inst/ic_inst/tx_inst/offset_pos_reg[0]
  -------------------------------------------------------------------
                         required time                          6.031    
                         arrival time                          -5.834    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.197ns  (required time - arrival time)
  Source:                 payload/example/lpGBT_SCA_rst_cmd_strb1_s_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            payload/example/lpGBTsc_inst/ic_inst/tx_inst/offset_pos_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             txoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (txoutclk_out[0]_1 rise@3.125ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        2.692ns  (logic 0.114ns (4.235%)  route 2.578ns (95.765%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.856ns = ( 5.981 - 3.125 ) 
    Source Clock Delay      (SCD):    3.142ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.745ns (routing 1.144ns, distribution 1.601ns)
  Clock Net Delay (Destination): 2.527ns (routing 1.043ns, distribution 1.484ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.082     0.082    lpgbtFpga_top_inst/mgt_inst/txoutclk_sig
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  lpgbtFpga_top_inst/mgt_inst/txWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1050, routed)        2.745     3.142    payload/example/clk_mgtTxClk_o
    SLICE_X81Y264        FDRE                                         r  payload/example/lpGBT_SCA_rst_cmd_strb1_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y264        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     3.256 r  payload/example/lpGBT_SCA_rst_cmd_strb1_s_reg/Q
                         net (fo=191, routed)         2.578     5.834    payload/example/lpGBTsc_inst/ic_inst/tx_inst/lpGBT_SCA_rst_cmd_strb1_s
    SLICE_X99Y224        FDRE                                         r  payload/example/lpGBTsc_inst/ic_inst/tx_inst/offset_pos_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      3.125     3.125 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     3.125 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.046     3.171    lpgbtFpga_top_inst/mgt_inst/txoutclk_sig
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.454 r  lpgbtFpga_top_inst/mgt_inst/txWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1050, routed)        2.527     5.981    payload/example/lpGBTsc_inst/ic_inst/tx_inst/clk_mgtTxClk_o
    SLICE_X99Y224        FDRE                                         r  payload/example/lpGBTsc_inst/ic_inst/tx_inst/offset_pos_reg[1]/C
                         clock pessimism              0.169     6.150    
                         clock uncertainty           -0.035     6.115    
    SLICE_X99Y224        FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.084     6.031    payload/example/lpGBTsc_inst/ic_inst/tx_inst/offset_pos_reg[1]
  -------------------------------------------------------------------
                         required time                          6.031    
                         arrival time                          -5.834    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.197ns  (required time - arrival time)
  Source:                 payload/example/lpGBT_SCA_rst_cmd_strb1_s_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            payload/example/lpGBTsc_inst/ic_inst/tx_inst/offset_pos_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             txoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (txoutclk_out[0]_1 rise@3.125ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        2.692ns  (logic 0.114ns (4.235%)  route 2.578ns (95.765%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.856ns = ( 5.981 - 3.125 ) 
    Source Clock Delay      (SCD):    3.142ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.745ns (routing 1.144ns, distribution 1.601ns)
  Clock Net Delay (Destination): 2.527ns (routing 1.043ns, distribution 1.484ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.082     0.082    lpgbtFpga_top_inst/mgt_inst/txoutclk_sig
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  lpgbtFpga_top_inst/mgt_inst/txWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1050, routed)        2.745     3.142    payload/example/clk_mgtTxClk_o
    SLICE_X81Y264        FDRE                                         r  payload/example/lpGBT_SCA_rst_cmd_strb1_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y264        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     3.256 r  payload/example/lpGBT_SCA_rst_cmd_strb1_s_reg/Q
                         net (fo=191, routed)         2.578     5.834    payload/example/lpGBTsc_inst/ic_inst/tx_inst/lpGBT_SCA_rst_cmd_strb1_s
    SLICE_X99Y224        FDRE                                         r  payload/example/lpGBTsc_inst/ic_inst/tx_inst/offset_pos_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      3.125     3.125 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     3.125 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.046     3.171    lpgbtFpga_top_inst/mgt_inst/txoutclk_sig
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.454 r  lpgbtFpga_top_inst/mgt_inst/txWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1050, routed)        2.527     5.981    payload/example/lpGBTsc_inst/ic_inst/tx_inst/clk_mgtTxClk_o
    SLICE_X99Y224        FDRE                                         r  payload/example/lpGBTsc_inst/ic_inst/tx_inst/offset_pos_reg[2]/C
                         clock pessimism              0.169     6.150    
                         clock uncertainty           -0.035     6.115    
    SLICE_X99Y224        FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.084     6.031    payload/example/lpGBTsc_inst/ic_inst/tx_inst/offset_pos_reg[2]
  -------------------------------------------------------------------
                         required time                          6.031    
                         arrival time                          -5.834    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.218ns  (required time - arrival time)
  Source:                 payload/example/lpGBT_SCA_rst_cmd_strb1_s_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            payload/example/lpGBTsc_inst/ic_inst/tx_inst/tx_data_o_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             txoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (txoutclk_out[0]_1 rise@3.125ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        2.670ns  (logic 0.114ns (4.270%)  route 2.556ns (95.730%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.855ns = ( 5.980 - 3.125 ) 
    Source Clock Delay      (SCD):    3.142ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.745ns (routing 1.144ns, distribution 1.601ns)
  Clock Net Delay (Destination): 2.526ns (routing 1.043ns, distribution 1.483ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.082     0.082    lpgbtFpga_top_inst/mgt_inst/txoutclk_sig
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  lpgbtFpga_top_inst/mgt_inst/txWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1050, routed)        2.745     3.142    payload/example/clk_mgtTxClk_o
    SLICE_X81Y264        FDRE                                         r  payload/example/lpGBT_SCA_rst_cmd_strb1_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y264        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     3.256 r  payload/example/lpGBT_SCA_rst_cmd_strb1_s_reg/Q
                         net (fo=191, routed)         2.556     5.812    payload/example/lpGBTsc_inst/ic_inst/tx_inst/lpGBT_SCA_rst_cmd_strb1_s
    SLICE_X97Y224        FDSE                                         r  payload/example/lpGBTsc_inst/ic_inst/tx_inst/tx_data_o_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      3.125     3.125 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     3.125 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.046     3.171    lpgbtFpga_top_inst/mgt_inst/txoutclk_sig
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.454 r  lpgbtFpga_top_inst/mgt_inst/txWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1050, routed)        2.526     5.980    payload/example/lpGBTsc_inst/ic_inst/tx_inst/clk_mgtTxClk_o
    SLICE_X97Y224        FDSE                                         r  payload/example/lpGBTsc_inst/ic_inst/tx_inst/tx_data_o_reg[0]/C
                         clock pessimism              0.169     6.149    
                         clock uncertainty           -0.035     6.114    
    SLICE_X97Y224        FDSE (Setup_AFF_SLICEL_C_S)
                                                     -0.084     6.030    payload/example/lpGBTsc_inst/ic_inst/tx_inst/tx_data_o_reg[0]
  -------------------------------------------------------------------
                         required time                          6.030    
                         arrival time                          -5.812    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.218ns  (required time - arrival time)
  Source:                 payload/example/lpGBT_SCA_rst_cmd_strb1_s_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            payload/example/lpGBTsc_inst/ic_inst/tx_inst/tx_data_o_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             txoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (txoutclk_out[0]_1 rise@3.125ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        2.670ns  (logic 0.114ns (4.270%)  route 2.556ns (95.730%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.855ns = ( 5.980 - 3.125 ) 
    Source Clock Delay      (SCD):    3.142ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.745ns (routing 1.144ns, distribution 1.601ns)
  Clock Net Delay (Destination): 2.526ns (routing 1.043ns, distribution 1.483ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.082     0.082    lpgbtFpga_top_inst/mgt_inst/txoutclk_sig
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  lpgbtFpga_top_inst/mgt_inst/txWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1050, routed)        2.745     3.142    payload/example/clk_mgtTxClk_o
    SLICE_X81Y264        FDRE                                         r  payload/example/lpGBT_SCA_rst_cmd_strb1_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y264        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     3.256 r  payload/example/lpGBT_SCA_rst_cmd_strb1_s_reg/Q
                         net (fo=191, routed)         2.556     5.812    payload/example/lpGBTsc_inst/ic_inst/tx_inst/lpGBT_SCA_rst_cmd_strb1_s
    SLICE_X97Y224        FDSE                                         r  payload/example/lpGBTsc_inst/ic_inst/tx_inst/tx_data_o_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      3.125     3.125 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     3.125 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.046     3.171    lpgbtFpga_top_inst/mgt_inst/txoutclk_sig
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.454 r  lpgbtFpga_top_inst/mgt_inst/txWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1050, routed)        2.526     5.980    payload/example/lpGBTsc_inst/ic_inst/tx_inst/clk_mgtTxClk_o
    SLICE_X97Y224        FDSE                                         r  payload/example/lpGBTsc_inst/ic_inst/tx_inst/tx_data_o_reg[1]/C
                         clock pessimism              0.169     6.149    
                         clock uncertainty           -0.035     6.114    
    SLICE_X97Y224        FDSE (Setup_BFF_SLICEL_C_S)
                                                     -0.084     6.030    payload/example/lpGBTsc_inst/ic_inst/tx_inst/tx_data_o_reg[1]
  -------------------------------------------------------------------
                         required time                          6.030    
                         arrival time                          -5.812    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.220ns  (required time - arrival time)
  Source:                 payload/example/lpGBT_SCA_rst_cmd_strb1_s_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            payload/example/lpGBTsc_inst/ic_inst/tx_inst/offset_pos_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             txoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (txoutclk_out[0]_1 rise@3.125ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        2.670ns  (logic 0.114ns (4.270%)  route 2.556ns (95.730%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.855ns = ( 5.980 - 3.125 ) 
    Source Clock Delay      (SCD):    3.142ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.745ns (routing 1.144ns, distribution 1.601ns)
  Clock Net Delay (Destination): 2.526ns (routing 1.043ns, distribution 1.483ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.082     0.082    lpgbtFpga_top_inst/mgt_inst/txoutclk_sig
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  lpgbtFpga_top_inst/mgt_inst/txWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1050, routed)        2.745     3.142    payload/example/clk_mgtTxClk_o
    SLICE_X81Y264        FDRE                                         r  payload/example/lpGBT_SCA_rst_cmd_strb1_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y264        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     3.256 r  payload/example/lpGBT_SCA_rst_cmd_strb1_s_reg/Q
                         net (fo=191, routed)         2.556     5.812    payload/example/lpGBTsc_inst/ic_inst/tx_inst/lpGBT_SCA_rst_cmd_strb1_s
    SLICE_X97Y224        FDRE                                         r  payload/example/lpGBTsc_inst/ic_inst/tx_inst/offset_pos_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      3.125     3.125 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     3.125 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.046     3.171    lpgbtFpga_top_inst/mgt_inst/txoutclk_sig
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.454 r  lpgbtFpga_top_inst/mgt_inst/txWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1050, routed)        2.526     5.980    payload/example/lpGBTsc_inst/ic_inst/tx_inst/clk_mgtTxClk_o
    SLICE_X97Y224        FDRE                                         r  payload/example/lpGBTsc_inst/ic_inst/tx_inst/offset_pos_reg[3]/C
                         clock pessimism              0.169     6.149    
                         clock uncertainty           -0.035     6.114    
    SLICE_X97Y224        FDRE (Setup_AFF2_SLICEL_C_R)
                                                     -0.082     6.032    payload/example/lpGBTsc_inst/ic_inst/tx_inst/offset_pos_reg[3]
  -------------------------------------------------------------------
                         required time                          6.032    
                         arrival time                          -5.812    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.221ns  (required time - arrival time)
  Source:                 payload/example/lpGBT_SCA_rst_cmd_strb1_s_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            payload/example/lpGBTsc_inst/ic_inst/tx_inst/high_lvl_cnter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             txoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (txoutclk_out[0]_1 rise@3.125ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        2.668ns  (logic 0.114ns (4.273%)  route 2.554ns (95.727%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.856ns = ( 5.981 - 3.125 ) 
    Source Clock Delay      (SCD):    3.142ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.745ns (routing 1.144ns, distribution 1.601ns)
  Clock Net Delay (Destination): 2.527ns (routing 1.043ns, distribution 1.484ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.082     0.082    lpgbtFpga_top_inst/mgt_inst/txoutclk_sig
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  lpgbtFpga_top_inst/mgt_inst/txWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1050, routed)        2.745     3.142    payload/example/clk_mgtTxClk_o
    SLICE_X81Y264        FDRE                                         r  payload/example/lpGBT_SCA_rst_cmd_strb1_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y264        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     3.256 r  payload/example/lpGBT_SCA_rst_cmd_strb1_s_reg/Q
                         net (fo=191, routed)         2.554     5.810    payload/example/lpGBTsc_inst/ic_inst/tx_inst/lpGBT_SCA_rst_cmd_strb1_s
    SLICE_X96Y224        FDRE                                         r  payload/example/lpGBTsc_inst/ic_inst/tx_inst/high_lvl_cnter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      3.125     3.125 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     3.125 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.046     3.171    lpgbtFpga_top_inst/mgt_inst/txoutclk_sig
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.454 r  lpgbtFpga_top_inst/mgt_inst/txWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1050, routed)        2.527     5.981    payload/example/lpGBTsc_inst/ic_inst/tx_inst/clk_mgtTxClk_o
    SLICE_X96Y224        FDRE                                         r  payload/example/lpGBTsc_inst/ic_inst/tx_inst/high_lvl_cnter_reg[0]/C
                         clock pessimism              0.169     6.150    
                         clock uncertainty           -0.035     6.115    
    SLICE_X96Y224        FDRE (Setup_BFF_SLICEL_C_R)
                                                     -0.084     6.031    payload/example/lpGBTsc_inst/ic_inst/tx_inst/high_lvl_cnter_reg[0]
  -------------------------------------------------------------------
                         required time                          6.031    
                         arrival time                          -5.810    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (required time - arrival time)
  Source:                 payload/example/lpGBT_SCA_rst_cmd_strb1_s_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            payload/example/lpGBTsc_inst/ic_inst/tx_inst/high_lvl_cnter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             txoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (txoutclk_out[0]_1 rise@3.125ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        2.668ns  (logic 0.114ns (4.273%)  route 2.554ns (95.727%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.856ns = ( 5.981 - 3.125 ) 
    Source Clock Delay      (SCD):    3.142ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.745ns (routing 1.144ns, distribution 1.601ns)
  Clock Net Delay (Destination): 2.527ns (routing 1.043ns, distribution 1.484ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.082     0.082    lpgbtFpga_top_inst/mgt_inst/txoutclk_sig
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  lpgbtFpga_top_inst/mgt_inst/txWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1050, routed)        2.745     3.142    payload/example/clk_mgtTxClk_o
    SLICE_X81Y264        FDRE                                         r  payload/example/lpGBT_SCA_rst_cmd_strb1_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y264        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     3.256 r  payload/example/lpGBT_SCA_rst_cmd_strb1_s_reg/Q
                         net (fo=191, routed)         2.554     5.810    payload/example/lpGBTsc_inst/ic_inst/tx_inst/lpGBT_SCA_rst_cmd_strb1_s
    SLICE_X96Y224        FDRE                                         r  payload/example/lpGBTsc_inst/ic_inst/tx_inst/high_lvl_cnter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      3.125     3.125 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     3.125 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.046     3.171    lpgbtFpga_top_inst/mgt_inst/txoutclk_sig
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.454 r  lpgbtFpga_top_inst/mgt_inst/txWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1050, routed)        2.527     5.981    payload/example/lpGBTsc_inst/ic_inst/tx_inst/clk_mgtTxClk_o
    SLICE_X96Y224        FDRE                                         r  payload/example/lpGBTsc_inst/ic_inst/tx_inst/high_lvl_cnter_reg[2]/C
                         clock pessimism              0.169     6.150    
                         clock uncertainty           -0.035     6.115    
    SLICE_X96Y224        FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.084     6.031    payload/example/lpGBTsc_inst/ic_inst/tx_inst/high_lvl_cnter_reg[2]
  -------------------------------------------------------------------
                         required time                          6.031    
                         arrival time                          -5.810    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.252ns  (required time - arrival time)
  Source:                 lpgbtfgpa_txclken_s_reg/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            lpgbtfpga_patterngen_inst/multi_elink_gen_160mbps[0].prbs7_2b_generator_inst/feedback_reg_reg[2]/CE
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             txoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (txoutclk_out[0]_1 rise@3.125ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        2.658ns  (logic 0.116ns (4.364%)  route 2.542ns (95.636%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.860ns = ( 5.985 - 3.125 ) 
    Source Clock Delay      (SCD):    3.161ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.764ns (routing 1.144ns, distribution 1.620ns)
  Clock Net Delay (Destination): 2.531ns (routing 1.043ns, distribution 1.488ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.082     0.082    lpgbtFpga_top_inst/mgt_inst/txoutclk_sig
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  lpgbtFpga_top_inst/mgt_inst/txWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1050, routed)        2.764     3.161    USER_SMA_GPIO_N_OBUF
    SLICE_X81Y259        FDCE                                         r  lpgbtfgpa_txclken_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y259        FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     3.277 r  lpgbtfgpa_txclken_s_reg/Q
                         net (fo=327, routed)         2.542     5.819    lpgbtfpga_patterngen_inst/multi_elink_gen_160mbps[0].prbs7_2b_generator_inst/clkEnDnLink_i
    SLICE_X92Y236        FDPE                                         r  lpgbtfpga_patterngen_inst/multi_elink_gen_160mbps[0].prbs7_2b_generator_inst/feedback_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      3.125     3.125 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     3.125 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.046     3.171    lpgbtFpga_top_inst/mgt_inst/txoutclk_sig
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.454 r  lpgbtFpga_top_inst/mgt_inst/txWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1050, routed)        2.531     5.985    lpgbtfpga_patterngen_inst/multi_elink_gen_160mbps[0].prbs7_2b_generator_inst/clk320DnLink_i
    SLICE_X92Y236        FDPE                                         r  lpgbtfpga_patterngen_inst/multi_elink_gen_160mbps[0].prbs7_2b_generator_inst/feedback_reg_reg[2]/C
                         clock pessimism              0.169     6.154    
                         clock uncertainty           -0.035     6.119    
    SLICE_X92Y236        FDPE (Setup_AFF2_SLICEL_C_CE)
                                                     -0.048     6.071    lpgbtfpga_patterngen_inst/multi_elink_gen_160mbps[0].prbs7_2b_generator_inst/feedback_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          6.071    
                         arrival time                          -5.819    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (required time - arrival time)
  Source:                 lpgbtfgpa_txclken_s_reg/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            lpgbtfpga_patterngen_inst/multi_elink_gen_160mbps[0].prbs7_2b_generator_inst/feedback_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             txoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (txoutclk_out[0]_1 rise@3.125ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        2.658ns  (logic 0.116ns (4.364%)  route 2.542ns (95.636%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.860ns = ( 5.985 - 3.125 ) 
    Source Clock Delay      (SCD):    3.161ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.764ns (routing 1.144ns, distribution 1.620ns)
  Clock Net Delay (Destination): 2.531ns (routing 1.043ns, distribution 1.488ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.082     0.082    lpgbtFpga_top_inst/mgt_inst/txoutclk_sig
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  lpgbtFpga_top_inst/mgt_inst/txWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1050, routed)        2.764     3.161    USER_SMA_GPIO_N_OBUF
    SLICE_X81Y259        FDCE                                         r  lpgbtfgpa_txclken_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y259        FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     3.277 r  lpgbtfgpa_txclken_s_reg/Q
                         net (fo=327, routed)         2.542     5.819    lpgbtfpga_patterngen_inst/multi_elink_gen_160mbps[0].prbs7_2b_generator_inst/clkEnDnLink_i
    SLICE_X92Y236        FDCE                                         r  lpgbtfpga_patterngen_inst/multi_elink_gen_160mbps[0].prbs7_2b_generator_inst/feedback_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      3.125     3.125 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     3.125 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.046     3.171    lpgbtFpga_top_inst/mgt_inst/txoutclk_sig
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.454 r  lpgbtFpga_top_inst/mgt_inst/txWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1050, routed)        2.531     5.985    lpgbtfpga_patterngen_inst/multi_elink_gen_160mbps[0].prbs7_2b_generator_inst/clk320DnLink_i
    SLICE_X92Y236        FDCE                                         r  lpgbtfpga_patterngen_inst/multi_elink_gen_160mbps[0].prbs7_2b_generator_inst/feedback_reg_reg[4]/C
                         clock pessimism              0.169     6.154    
                         clock uncertainty           -0.035     6.119    
    SLICE_X92Y236        FDCE (Setup_BFF2_SLICEL_C_CE)
                                                     -0.048     6.071    lpgbtfpga_patterngen_inst/multi_elink_gen_160mbps[0].prbs7_2b_generator_inst/feedback_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          6.071    
                         arrival time                          -5.819    
  -------------------------------------------------------------------
                         slack                                  0.252    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 lpgbtFpga_top_inst/downlink_inst/lpgbtfpga_txGearbox_inst/dat_outFrame_o_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[25]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by txoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             txoutclk_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_1 rise@0.000ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.049ns (21.973%)  route 0.174ns (78.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.670ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Net Delay (Source):      1.354ns (routing 0.602ns, distribution 0.752ns)
  Clock Net Delay (Destination): 1.505ns (routing 0.678ns, distribution 0.827ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.018     0.018    lpgbtFpga_top_inst/mgt_inst/txoutclk_sig
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  lpgbtFpga_top_inst/mgt_inst/txWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1050, routed)        1.354     1.472    lpgbtFpga_top_inst/downlink_inst/lpgbtfpga_txGearbox_inst/donwlinkClk_i
    SLICE_X99Y258        FDRE                                         r  lpgbtFpga_top_inst/downlink_inst/lpgbtfpga_txGearbox_inst/dat_outFrame_o_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y258        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     1.521 r  lpgbtFpga_top_inst/downlink_inst/lpgbtfpga_txGearbox_inst/dat_outFrame_o_reg[27]/Q
                         net (fo=4, routed)           0.174     1.695    lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gtwiz_userdata_tx_in[25]
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                                r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[25]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.035     0.035    lpgbtFpga_top_inst/mgt_inst/txoutclk_sig
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  lpgbtFpga_top_inst/mgt_inst/txWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1050, routed)        1.505     1.670    lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txusrclk2_in[0]
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                                r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.189     1.481    
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXDATA[25])
                                                      0.180     1.661    lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.695    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 payload/example/lpGBTsc_inst/ic_inst/tx_inst/FSM_sequential_hdlc_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            payload/example/lpGBTsc_inst/ic_inst/tx_inst/reg_pos_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             txoutclk_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_1 rise@0.000ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.064ns (39.264%)  route 0.099ns (60.736%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.731ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Net Delay (Source):      1.350ns (routing 0.602ns, distribution 0.748ns)
  Clock Net Delay (Destination): 1.566ns (routing 0.678ns, distribution 0.888ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.018     0.018    lpgbtFpga_top_inst/mgt_inst/txoutclk_sig
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  lpgbtFpga_top_inst/mgt_inst/txWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1050, routed)        1.350     1.468    payload/example/lpGBTsc_inst/ic_inst/tx_inst/clk_mgtTxClk_o
    SLICE_X99Y222        FDRE                                         r  payload/example/lpGBTsc_inst/ic_inst/tx_inst/FSM_sequential_hdlc_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y222        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     1.517 r  payload/example/lpGBTsc_inst/ic_inst/tx_inst/FSM_sequential_hdlc_state_reg[1]/Q
                         net (fo=25, routed)          0.083     1.600    payload/example/lpGBTsc_inst/ic_inst/tx_inst/hdlc_state__0[1]
    SLICE_X100Y222       LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.015     1.615 r  payload/example/lpGBTsc_inst/ic_inst/tx_inst/reg_pos[3]_i_1__0/O
                         net (fo=1, routed)           0.016     1.631    payload/example/lpGBTsc_inst/ic_inst/tx_inst/reg_pos[3]_i_1__0_n_0
    SLICE_X100Y222       FDRE                                         r  payload/example/lpGBTsc_inst/ic_inst/tx_inst/reg_pos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.035     0.035    lpgbtFpga_top_inst/mgt_inst/txoutclk_sig
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  lpgbtFpga_top_inst/mgt_inst/txWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1050, routed)        1.566     1.731    payload/example/lpGBTsc_inst/ic_inst/tx_inst/clk_mgtTxClk_o
    SLICE_X100Y222       FDRE                                         r  payload/example/lpGBTsc_inst/ic_inst/tx_inst/reg_pos_reg[3]/C
                         clock pessimism             -0.190     1.541    
    SLICE_X100Y222       FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.056     1.597    payload/example/lpGBTsc_inst/ic_inst/tx_inst/reg_pos_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.631    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 lpgbtfpga_patterngen_inst/multi_elink_gen_320mbps[1].prbs7_2b_generator_inst/feedback_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            lpgbtfpga_patterngen_inst/multi_elink_gen_320mbps[1].prbs7_2b_generator_inst/prbs_word_s_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             txoutclk_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_1 rise@0.000ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.048ns (33.103%)  route 0.097ns (66.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.730ns
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Net Delay (Source):      1.337ns (routing 0.602ns, distribution 0.735ns)
  Clock Net Delay (Destination): 1.565ns (routing 0.678ns, distribution 0.887ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.018     0.018    lpgbtFpga_top_inst/mgt_inst/txoutclk_sig
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  lpgbtFpga_top_inst/mgt_inst/txWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1050, routed)        1.337     1.455    lpgbtfpga_patterngen_inst/multi_elink_gen_320mbps[1].prbs7_2b_generator_inst/clk320DnLink_i
    SLICE_X85Y241        FDCE                                         r  lpgbtfpga_patterngen_inst/multi_elink_gen_320mbps[1].prbs7_2b_generator_inst/feedback_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y241        FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.048     1.503 r  lpgbtfpga_patterngen_inst/multi_elink_gen_320mbps[1].prbs7_2b_generator_inst/feedback_reg_reg[6]/Q
                         net (fo=4, routed)           0.097     1.600    lpgbtfpga_patterngen_inst/multi_elink_gen_320mbps[1].prbs7_2b_generator_inst/feedback_reg_reg_n_0_[6]
    SLICE_X85Y242        FDCE                                         r  lpgbtfpga_patterngen_inst/multi_elink_gen_320mbps[1].prbs7_2b_generator_inst/prbs_word_s_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.035     0.035    lpgbtFpga_top_inst/mgt_inst/txoutclk_sig
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  lpgbtFpga_top_inst/mgt_inst/txWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1050, routed)        1.565     1.730    lpgbtfpga_patterngen_inst/multi_elink_gen_320mbps[1].prbs7_2b_generator_inst/clk320DnLink_i
    SLICE_X85Y242        FDCE                                         r  lpgbtfpga_patterngen_inst/multi_elink_gen_320mbps[1].prbs7_2b_generator_inst/prbs_word_s_reg[6]/C
                         clock pessimism             -0.221     1.509    
    SLICE_X85Y242        FDCE (Hold_AFF2_SLICEL_C_D)
                                                      0.056     1.565    lpgbtfpga_patterngen_inst/multi_elink_gen_320mbps[1].prbs7_2b_generator_inst/prbs_word_s_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.600    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 lpgbtFpga_top_inst/downlink_inst/lpgbtfpga_txGearbox_inst/dat_outFrame_o_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[16]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by txoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             txoutclk_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_1 rise@0.000ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.049ns (22.791%)  route 0.166ns (77.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.670ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Net Delay (Source):      1.354ns (routing 0.602ns, distribution 0.752ns)
  Clock Net Delay (Destination): 1.505ns (routing 0.678ns, distribution 0.827ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.018     0.018    lpgbtFpga_top_inst/mgt_inst/txoutclk_sig
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  lpgbtFpga_top_inst/mgt_inst/txWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1050, routed)        1.354     1.472    lpgbtFpga_top_inst/downlink_inst/lpgbtfpga_txGearbox_inst/donwlinkClk_i
    SLICE_X99Y258        FDRE                                         r  lpgbtFpga_top_inst/downlink_inst/lpgbtfpga_txGearbox_inst/dat_outFrame_o_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y258        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.521 r  lpgbtFpga_top_inst/downlink_inst/lpgbtfpga_txGearbox_inst/dat_outFrame_o_reg[19]/Q
                         net (fo=4, routed)           0.166     1.687    lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gtwiz_userdata_tx_in[16]
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                                r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[16]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.035     0.035    lpgbtFpga_top_inst/mgt_inst/txoutclk_sig
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  lpgbtFpga_top_inst/mgt_inst/txWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1050, routed)        1.505     1.670    lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txusrclk2_in[0]
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                                r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.189     1.481    
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXDATA[16])
                                                      0.171     1.652    lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.687    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 lpgbtFpga_top_inst/downlink_inst/lpgbtfpga_txGearbox_inst/dat_outFrame_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[1]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by txoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             txoutclk_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_1 rise@0.000ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.048ns (25.946%)  route 0.137ns (74.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.670ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Net Delay (Source):      1.354ns (routing 0.602ns, distribution 0.752ns)
  Clock Net Delay (Destination): 1.505ns (routing 0.678ns, distribution 0.827ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.018     0.018    lpgbtFpga_top_inst/mgt_inst/txoutclk_sig
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  lpgbtFpga_top_inst/mgt_inst/txWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1050, routed)        1.354     1.472    lpgbtFpga_top_inst/downlink_inst/lpgbtfpga_txGearbox_inst/donwlinkClk_i
    SLICE_X99Y258        FDRE                                         r  lpgbtFpga_top_inst/downlink_inst/lpgbtfpga_txGearbox_inst/dat_outFrame_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y258        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.048     1.520 r  lpgbtFpga_top_inst/downlink_inst/lpgbtfpga_txGearbox_inst/dat_outFrame_o_reg[3]/Q
                         net (fo=4, routed)           0.137     1.657    lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gtwiz_userdata_tx_in[1]
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                                r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[1]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.035     0.035    lpgbtFpga_top_inst/mgt_inst/txoutclk_sig
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  lpgbtFpga_top_inst/mgt_inst/txWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1050, routed)        1.505     1.670    lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txusrclk2_in[0]
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                                r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.189     1.481    
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXDATA[1])
                                                      0.140     1.621    lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.657    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 lpgbtFpga_top_inst/downlink_inst/lpgbtfpga_txGearbox_inst/dat_outFrame_o_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[21]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by txoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             txoutclk_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_1 rise@0.000ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.048ns (21.333%)  route 0.177ns (78.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.670ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Net Delay (Source):      1.354ns (routing 0.602ns, distribution 0.752ns)
  Clock Net Delay (Destination): 1.505ns (routing 0.678ns, distribution 0.827ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.018     0.018    lpgbtFpga_top_inst/mgt_inst/txoutclk_sig
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  lpgbtFpga_top_inst/mgt_inst/txWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1050, routed)        1.354     1.472    lpgbtFpga_top_inst/downlink_inst/lpgbtfpga_txGearbox_inst/donwlinkClk_i
    SLICE_X99Y258        FDRE                                         r  lpgbtFpga_top_inst/downlink_inst/lpgbtfpga_txGearbox_inst/dat_outFrame_o_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y258        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     1.520 r  lpgbtFpga_top_inst/downlink_inst/lpgbtfpga_txGearbox_inst/dat_outFrame_o_reg[23]/Q
                         net (fo=4, routed)           0.177     1.697    lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gtwiz_userdata_tx_in[21]
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                                r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[21]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.035     0.035    lpgbtFpga_top_inst/mgt_inst/txoutclk_sig
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  lpgbtFpga_top_inst/mgt_inst/txWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1050, routed)        1.505     1.670    lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txusrclk2_in[0]
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                                r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.189     1.481    
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXDATA[21])
                                                      0.180     1.661    lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.697    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 lpgbtFpga_top_inst/downlink_inst/lpgbtfpga_txGearbox_inst/txFrame_from_frameInverter_pipe_s_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            lpgbtFpga_top_inst/downlink_inst/lpgbtfpga_txGearbox_inst/txFrame_from_frameInverter_reg_s_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             txoutclk_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_1 rise@0.000ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.175ns  (logic 0.048ns (27.429%)  route 0.127ns (72.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.752ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Net Delay (Source):      1.363ns (routing 0.602ns, distribution 0.761ns)
  Clock Net Delay (Destination): 1.587ns (routing 0.678ns, distribution 0.909ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.018     0.018    lpgbtFpga_top_inst/mgt_inst/txoutclk_sig
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  lpgbtFpga_top_inst/mgt_inst/txWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1050, routed)        1.363     1.481    lpgbtFpga_top_inst/downlink_inst/lpgbtfpga_txGearbox_inst/donwlinkClk_i
    SLICE_X92Y244        FDRE                                         r  lpgbtFpga_top_inst/downlink_inst/lpgbtfpga_txGearbox_inst/txFrame_from_frameInverter_pipe_s_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y244        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     1.529 r  lpgbtFpga_top_inst/downlink_inst/lpgbtfpga_txGearbox_inst/txFrame_from_frameInverter_pipe_s_reg[27]/Q
                         net (fo=1, routed)           0.127     1.656    lpgbtFpga_top_inst/downlink_inst/lpgbtfpga_txGearbox_inst/txFrame_from_frameInverter_pipe_s[27]
    SLICE_X94Y244        FDRE                                         r  lpgbtFpga_top_inst/downlink_inst/lpgbtfpga_txGearbox_inst/txFrame_from_frameInverter_reg_s_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.035     0.035    lpgbtFpga_top_inst/mgt_inst/txoutclk_sig
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  lpgbtFpga_top_inst/mgt_inst/txWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1050, routed)        1.587     1.752    lpgbtFpga_top_inst/downlink_inst/lpgbtfpga_txGearbox_inst/donwlinkClk_i
    SLICE_X94Y244        FDRE                                         r  lpgbtFpga_top_inst/downlink_inst/lpgbtfpga_txGearbox_inst/txFrame_from_frameInverter_reg_s_reg[27]/C
                         clock pessimism             -0.188     1.564    
    SLICE_X94Y244        FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.056     1.620    lpgbtFpga_top_inst/downlink_inst/lpgbtfpga_txGearbox_inst/txFrame_from_frameInverter_reg_s_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.656    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 lpgbtFpga_top_inst/downlink_inst/lpgbtfpga_txGearbox_inst/dat_outFrame_o_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[19]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by txoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             txoutclk_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_1 rise@0.000ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.049ns (22.791%)  route 0.166ns (77.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.670ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Net Delay (Source):      1.354ns (routing 0.602ns, distribution 0.752ns)
  Clock Net Delay (Destination): 1.505ns (routing 0.678ns, distribution 0.827ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.018     0.018    lpgbtFpga_top_inst/mgt_inst/txoutclk_sig
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  lpgbtFpga_top_inst/mgt_inst/txWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1050, routed)        1.354     1.472    lpgbtFpga_top_inst/downlink_inst/lpgbtfpga_txGearbox_inst/donwlinkClk_i
    SLICE_X99Y258        FDRE                                         r  lpgbtFpga_top_inst/downlink_inst/lpgbtfpga_txGearbox_inst/dat_outFrame_o_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y258        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.521 r  lpgbtFpga_top_inst/downlink_inst/lpgbtfpga_txGearbox_inst/dat_outFrame_o_reg[19]/Q
                         net (fo=4, routed)           0.166     1.687    lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gtwiz_userdata_tx_in[19]
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                                r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[19]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.035     0.035    lpgbtFpga_top_inst/mgt_inst/txoutclk_sig
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  lpgbtFpga_top_inst/mgt_inst/txWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1050, routed)        1.505     1.670    lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txusrclk2_in[0]
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                                r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.189     1.481    
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXDATA[19])
                                                      0.169     1.650    lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.687    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 lpgbtfpga_patterngen_inst/multi_elink_gen_320mbps[3].prbs7_2b_generator_inst/prbs_word_s_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            lpgbtFpga_top_inst/downlink_inst/lpgbtfpga_txGearbox_inst/txFrame_from_frameInverter_pipe_s_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             txoutclk_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_1 rise@0.000ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.132ns (49.071%)  route 0.137ns (50.929%))
  Logic Levels:           3  (LUT3=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.771ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Net Delay (Source):      1.354ns (routing 0.602ns, distribution 0.752ns)
  Clock Net Delay (Destination): 1.606ns (routing 0.678ns, distribution 0.928ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.018     0.018    lpgbtFpga_top_inst/mgt_inst/txoutclk_sig
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  lpgbtFpga_top_inst/mgt_inst/txWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1050, routed)        1.354     1.472    lpgbtfpga_patterngen_inst/multi_elink_gen_320mbps[3].prbs7_2b_generator_inst/clk320DnLink_i
    SLICE_X94Y239        FDPE                                         r  lpgbtfpga_patterngen_inst/multi_elink_gen_320mbps[3].prbs7_2b_generator_inst/prbs_word_s_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y239        FDPE (Prop_GFF2_SLICEM_C_Q)
                                                      0.048     1.520 r  lpgbtfpga_patterngen_inst/multi_elink_gen_320mbps[3].prbs7_2b_generator_inst/prbs_word_s_reg[7]/Q
                         net (fo=1, routed)           0.033     1.553    lpgbtfpga_patterngen_inst/multi_elink_gen_320mbps[3].prbs7_2b_generator_inst/prbs_word_s_reg_n_0_[7]
    SLICE_X94Y239        LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.030     1.583 r  lpgbtfpga_patterngen_inst/multi_elink_gen_320mbps[3].prbs7_2b_generator_inst/downlink_o[31]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     1.583    lpgbtfpga_patterngen_inst/multi_elink_gen_80mbps[15].prbs7_2b_generator_inst/txFrame_from_frameInverter_pipe_s_reg[8]
    SLICE_X94Y239        MUXF7 (Prop_F7MUX_GH_SLICEM_I1_O)
                                                      0.024     1.607 r  lpgbtfpga_patterngen_inst/multi_elink_gen_80mbps[15].prbs7_2b_generator_inst/downlink_o[31]_INST_0/O
                         net (fo=6, routed)           0.092     1.699    lpgbtFpga_top_inst/downlink_inst/lpgbtfpga_scrambler_inst/downlinkUserData_i[31]
    SLICE_X94Y240        LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.030     1.729 r  lpgbtFpga_top_inst/downlink_inst/lpgbtfpga_scrambler_inst/txFrame_from_frameInverter_pipe_s[8]_i_1/O
                         net (fo=1, routed)           0.012     1.741    lpgbtFpga_top_inst/downlink_inst/lpgbtfpga_txGearbox_inst/D[4]
    SLICE_X94Y240        FDRE                                         r  lpgbtFpga_top_inst/downlink_inst/lpgbtfpga_txGearbox_inst/txFrame_from_frameInverter_pipe_s_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.035     0.035    lpgbtFpga_top_inst/mgt_inst/txoutclk_sig
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  lpgbtFpga_top_inst/mgt_inst/txWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1050, routed)        1.606     1.771    lpgbtFpga_top_inst/downlink_inst/lpgbtfpga_txGearbox_inst/donwlinkClk_i
    SLICE_X94Y240        FDRE                                         r  lpgbtFpga_top_inst/downlink_inst/lpgbtfpga_txGearbox_inst/txFrame_from_frameInverter_pipe_s_reg[8]/C
                         clock pessimism             -0.123     1.648    
    SLICE_X94Y240        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.056     1.704    lpgbtFpga_top_inst/downlink_inst/lpgbtfpga_txGearbox_inst/txFrame_from_frameInverter_pipe_s_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 lpgbtFpga_top_inst/downlink_inst/lpgbtfpga_txGearbox_inst/dat_outFrame_o_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[20]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by txoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             txoutclk_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_1 rise@0.000ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.048ns (21.333%)  route 0.177ns (78.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.670ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Net Delay (Source):      1.354ns (routing 0.602ns, distribution 0.752ns)
  Clock Net Delay (Destination): 1.505ns (routing 0.678ns, distribution 0.827ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.018     0.018    lpgbtFpga_top_inst/mgt_inst/txoutclk_sig
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  lpgbtFpga_top_inst/mgt_inst/txWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1050, routed)        1.354     1.472    lpgbtFpga_top_inst/downlink_inst/lpgbtfpga_txGearbox_inst/donwlinkClk_i
    SLICE_X99Y258        FDRE                                         r  lpgbtFpga_top_inst/downlink_inst/lpgbtfpga_txGearbox_inst/dat_outFrame_o_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y258        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     1.520 r  lpgbtFpga_top_inst/downlink_inst/lpgbtfpga_txGearbox_inst/dat_outFrame_o_reg[23]/Q
                         net (fo=4, routed)           0.177     1.697    lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gtwiz_userdata_tx_in[20]
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                                r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[20]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.035     0.035    lpgbtFpga_top_inst/mgt_inst/txoutclk_sig
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  lpgbtFpga_top_inst/mgt_inst/txWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1050, routed)        1.505     1.670    lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txusrclk2_in[0]
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                                r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.189     1.481    
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXDATA[20])
                                                      0.178     1.659    lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.697    
  -------------------------------------------------------------------
                         slack                                  0.038    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_out[0]_1
Waveform(ns):       { 0.000 1.563 }
Period(ns):         3.125
Sources:            { lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE3_CHANNEL/TXUSRCLK   n/a                      1.954         3.125       1.171      GTHE3_CHANNEL_X0Y17  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Min Period        n/a     GTHE3_CHANNEL/TXUSRCLK2  n/a                      1.954         3.125       1.171      GTHE3_CHANNEL_X0Y17  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                      1.709         3.125       1.416      RAMB36_X6Y53         payload/example/slave14/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                      1.709         3.125       1.416      RAMB36_X8Y51         payload/example/slave12/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                      1.709         3.125       1.416      RAMB36_X7Y56         payload/example/slave12/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                      1.709         3.125       1.416      RAMB36_X6Y51         payload/example/slave12/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                      1.709         3.125       1.416      RAMB36_X6Y55         payload/example/slave12/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                      1.709         3.125       1.416      RAMB36_X9Y48         payload/example/slave4/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                      1.709         3.125       1.416      RAMB36_X8Y52         payload/example/slave13/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                      1.709         3.125       1.416      RAMB36_X9Y49         payload/example/slave4/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/TXUSRCLK   n/a                      0.880         1.562       0.682      GTHE3_CHANNEL_X0Y17  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/TXUSRCLK2  n/a                      0.880         1.562       0.682      GTHE3_CHANNEL_X0Y17  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Low Pulse Width   Slow    GTHE3_CHANNEL/TXUSRCLK   n/a                      0.880         1.563       0.683      GTHE3_CHANNEL_X0Y17  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/TXUSRCLK2  n/a                      0.880         1.563       0.683      GTHE3_CHANNEL_X0Y17  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK       n/a                      0.854         1.562       0.708      RAMB36_X7Y56         payload/example/slave12/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK       n/a                      0.854         1.562       0.708      RAMB36_X8Y52         payload/example/slave13/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK       n/a                      0.854         1.562       0.708      RAMB36_X7Y51         payload/example/slave13/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK       n/a                      0.854         1.562       0.708      RAMB36_X6Y54         payload/example/slave13/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK       n/a                      0.854         1.562       0.708      RAMB36_X8Y50         payload/example/slave14/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK       n/a                      0.854         1.562       0.708      RAMB36_X7Y54         payload/example/slave14/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    GTHE3_CHANNEL/TXUSRCLK   n/a                      0.880         1.562       0.682      GTHE3_CHANNEL_X0Y17  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
High Pulse Width  Slow    GTHE3_CHANNEL/TXUSRCLK2  n/a                      0.880         1.562       0.682      GTHE3_CHANNEL_X0Y17  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
High Pulse Width  Fast    GTHE3_CHANNEL/TXUSRCLK   n/a                      0.880         1.563       0.683      GTHE3_CHANNEL_X0Y17  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
High Pulse Width  Fast    GTHE3_CHANNEL/TXUSRCLK2  n/a                      0.880         1.563       0.683      GTHE3_CHANNEL_X0Y17  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK       n/a                      0.854         1.562       0.708      RAMB36_X6Y53         payload/example/slave14/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK       n/a                      0.854         1.562       0.708      RAMB36_X7Y55         payload/example/slave13/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK       n/a                      0.854         1.562       0.708      RAMB36_X7Y51         payload/example/slave13/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK       n/a                      0.854         1.562       0.708      RAMB36_X9Y55         payload/example/slave4/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK       n/a                      0.854         1.562       0.708      RAMB36_X7Y52         payload/example/slave11/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK       n/a                      0.854         1.562       0.708      RAMB36_X9Y51         payload/example/slave11/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK   GTHE3_CHANNEL/TXUSRCLK2  0.516         0.030       0.486      GTHE3_CHANNEL_X0Y17  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew          Fast    GTHE3_CHANNEL/TXUSRCLK   GTHE3_CHANNEL/TXUSRCLK2  0.520         0.017       0.503      GTHE3_CHANNEL_X0Y17  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK2  GTHE3_CHANNEL/TXUSRCLK   0.575         0.030       0.545      GTHE3_CHANNEL_X0Y17  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Max Skew          Fast    GTHE3_CHANNEL/TXUSRCLK2  GTHE3_CHANNEL/TXUSRCLK   0.914         0.017       0.897      GTHE3_CHANNEL_X0Y17  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2



---------------------------------------------------------------------------------------------------
From Clock:  USER_CLOCK
  To Clock:  USER_CLOCK

Setup :            0  Failing Endpoints,  Worst Slack        4.831ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.831ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                            (rising edge-triggered cell FDPE clocked by USER_CLOCK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by USER_CLOCK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             USER_CLOCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (USER_CLOCK rise@8.000ns - USER_CLOCK rise@0.000ns)
  Data Path Delay:        2.954ns  (logic 0.796ns (26.947%)  route 2.158ns (73.053%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.994ns = ( 10.994 - 8.000 ) 
    Source Clock Delay      (SCD):    3.688ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.278ns (routing 0.681ns, distribution 1.597ns)
  Clock Net Delay (Destination): 1.922ns (routing 0.626ns, distribution 1.296ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    userClockIbufgds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.521 r  userClockIbufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.611    userClockIbufgds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.611 r  userClockIbufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.327    mgt_freedrpclk_s
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.410 r  mgt_freedrpclk_s_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1254, routed)        2.278     3.688    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X79Y294        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y294        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     3.804 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/Q
                         net (fo=8, routed)           0.818     4.622    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/EMPTY_O
    SLICE_X75Y286        LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.072     4.694 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[0]_i_6/O
                         net (fo=1, routed)           0.209     4.903    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/current_state_reg[0]_1
    SLICE_X74Y286        LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.132     5.035 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/current_state[0]_i_4/O
                         net (fo=3, routed)           0.334     5.369    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state_reg[0]_0
    SLICE_X73Y285        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.132     5.501 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[0]_i_1/O
                         net (fo=23, routed)          0.656     6.157    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/next_state[0]
    SLICE_X75Y287        LUT5 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.210     6.367 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__7/O
                         net (fo=1, routed)           0.119     6.486    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__7_n_0
    SLICE_X75Y287        LUT6 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.134     6.620 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_dwe_r[0]_i_1/O
                         net (fo=1, routed)           0.022     6.642    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_15
    SLICE_X75Y287        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock USER_CLOCK rise edge)
                                                      8.000     8.000 r  
    G10                                               0.000     8.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.000    userClockIbufgds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     8.324 r  userClockIbufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.375    userClockIbufgds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.375 r  userClockIbufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     8.997    mgt_freedrpclk_s
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     9.072 r  mgt_freedrpclk_s_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1254, routed)        1.922    10.994    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X75Y287        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/C
                         clock pessimism              0.455    11.449    
                         clock uncertainty           -0.035    11.413    
    SLICE_X75Y287        FDCE (Setup_EFF_SLICEM_C_D)
                                                      0.060    11.473    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]
  -------------------------------------------------------------------
                         required time                         11.473    
                         arrival time                          -6.642    
  -------------------------------------------------------------------
                         slack                                  4.831    

Slack (MET) :             4.837ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                            (rising edge-triggered cell FDPE clocked by USER_CLOCK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/D
                            (rising edge-triggered cell FDCE clocked by USER_CLOCK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             USER_CLOCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (USER_CLOCK rise@8.000ns - USER_CLOCK rise@0.000ns)
  Data Path Delay:        2.943ns  (logic 0.758ns (25.756%)  route 2.185ns (74.244%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.990ns = ( 10.990 - 8.000 ) 
    Source Clock Delay      (SCD):    3.688ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.278ns (routing 0.681ns, distribution 1.597ns)
  Clock Net Delay (Destination): 1.918ns (routing 0.626ns, distribution 1.292ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    userClockIbufgds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.521 r  userClockIbufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.611    userClockIbufgds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.611 r  userClockIbufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.327    mgt_freedrpclk_s
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.410 r  mgt_freedrpclk_s_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1254, routed)        2.278     3.688    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X79Y294        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y294        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     3.804 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/Q
                         net (fo=8, routed)           0.818     4.622    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/EMPTY_O
    SLICE_X75Y286        LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.072     4.694 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[0]_i_6/O
                         net (fo=1, routed)           0.209     4.903    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/current_state_reg[0]_1
    SLICE_X74Y286        LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.132     5.035 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/current_state[0]_i_4/O
                         net (fo=3, routed)           0.334     5.369    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state_reg[0]_0
    SLICE_X73Y285        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.132     5.501 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[0]_i_1/O
                         net (fo=23, routed)          0.656     6.157    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/next_state[0]
    SLICE_X75Y287        LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.191     6.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__1/O
                         net (fo=1, routed)           0.146     6.494    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__1_n_0
    SLICE_X74Y287        LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.115     6.609 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/auto_sl_drdy_i_1/O
                         net (fo=1, routed)           0.022     6.631    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_10
    SLICE_X74Y287        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock USER_CLOCK rise edge)
                                                      8.000     8.000 r  
    G10                                               0.000     8.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.000    userClockIbufgds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     8.324 r  userClockIbufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.375    userClockIbufgds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.375 r  userClockIbufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     8.997    mgt_freedrpclk_s
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     9.072 r  mgt_freedrpclk_s_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1254, routed)        1.918    10.990    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X74Y287        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/C
                         clock pessimism              0.455    11.445    
                         clock uncertainty           -0.035    11.409    
    SLICE_X74Y287        FDCE (Setup_FFF_SLICEL_C_D)
                                                      0.059    11.468    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg
  -------------------------------------------------------------------
                         required time                         11.468    
                         arrival time                          -6.631    
  -------------------------------------------------------------------
                         slack                                  4.837    

Slack (MET) :             5.021ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                            (rising edge-triggered cell FDPE clocked by USER_CLOCK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by USER_CLOCK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             USER_CLOCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (USER_CLOCK rise@8.000ns - USER_CLOCK rise@0.000ns)
  Data Path Delay:        2.766ns  (logic 0.743ns (26.862%)  route 2.023ns (73.138%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.996ns = ( 10.996 - 8.000 ) 
    Source Clock Delay      (SCD):    3.688ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.278ns (routing 0.681ns, distribution 1.597ns)
  Clock Net Delay (Destination): 1.924ns (routing 0.626ns, distribution 1.298ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    userClockIbufgds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.521 r  userClockIbufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.611    userClockIbufgds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.611 r  userClockIbufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.327    mgt_freedrpclk_s
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.410 r  mgt_freedrpclk_s_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1254, routed)        2.278     3.688    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X79Y294        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y294        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     3.804 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/Q
                         net (fo=8, routed)           0.818     4.622    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/EMPTY_O
    SLICE_X75Y286        LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.072     4.694 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[0]_i_6/O
                         net (fo=1, routed)           0.209     4.903    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/current_state_reg[0]_1
    SLICE_X74Y286        LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.132     5.035 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/current_state[0]_i_4/O
                         net (fo=3, routed)           0.334     5.369    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state_reg[0]_0
    SLICE_X73Y285        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.132     5.501 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[0]_i_1/O
                         net (fo=23, routed)          0.500     6.001    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/next_state[0]
    SLICE_X74Y287        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.175     6.176 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0/O
                         net (fo=1, routed)           0.136     6.312    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0_n_0
    SLICE_X74Y286        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.116     6.428 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_berr_r[0]_i_1/O
                         net (fo=1, routed)           0.026     6.454    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_7
    SLICE_X74Y286        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock USER_CLOCK rise edge)
                                                      8.000     8.000 r  
    G10                                               0.000     8.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.000    userClockIbufgds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     8.324 r  userClockIbufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.375    userClockIbufgds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.375 r  userClockIbufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     8.997    mgt_freedrpclk_s
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     9.072 r  mgt_freedrpclk_s_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1254, routed)        1.924    10.996    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X74Y286        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/C
                         clock pessimism              0.455    11.450    
                         clock uncertainty           -0.035    11.415    
    SLICE_X74Y286        FDCE (Setup_GFF_SLICEL_C_D)
                                                      0.060    11.475    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]
  -------------------------------------------------------------------
                         required time                         11.475    
                         arrival time                          -6.454    
  -------------------------------------------------------------------
                         slack                                  5.021    

Slack (MET) :             5.048ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by USER_CLOCK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vio_debug_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[7].wr_probe_out_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by USER_CLOCK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             USER_CLOCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (USER_CLOCK rise@8.000ns - USER_CLOCK rise@0.000ns)
  Data Path Delay:        2.712ns  (logic 0.640ns (23.599%)  route 2.072ns (76.401%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.103ns = ( 11.103 - 8.000 ) 
    Source Clock Delay      (SCD):    3.691ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.281ns (routing 0.681ns, distribution 1.600ns)
  Clock Net Delay (Destination): 2.031ns (routing 0.626ns, distribution 1.405ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    userClockIbufgds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.521 r  userClockIbufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.611    userClockIbufgds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.611 r  userClockIbufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.327    mgt_freedrpclk_s
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.410 r  mgt_freedrpclk_s_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1254, routed)        2.281     3.691    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/clk
    SLICE_X77Y288        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y288        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     3.805 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[11]/Q
                         net (fo=9, routed)           0.347     4.152    vio_debug_inst/inst/U_XSDB_SLAVE/sl_iport_i[15]
    SLICE_X80Y287        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.185     4.337 r  vio_debug_inst/inst/U_XSDB_SLAVE/s_den_o_INST_0_i_1/O
                         net (fo=3, routed)           0.362     4.699    vio_debug_inst/inst/U_XSDB_SLAVE/s_den_o_INST_0_i_1_n_0
    SLICE_X80Y287        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.185     4.884 f  vio_debug_inst/inst/U_XSDB_SLAVE/s_den_o_INST_0/O
                         net (fo=10, routed)          0.374     5.258    vio_debug_inst/inst/PROBE_OUT_ALL_INST/s_den_o
    SLICE_X80Y286        LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.116     5.374 f  vio_debug_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].wr_probe_out[0]_i_3/O
                         net (fo=8, routed)           0.380     5.754    vio_debug_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].wr_probe_out[0]_i_3_n_0
    SLICE_X83Y286        LUT5 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.040     5.794 r  vio_debug_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[7].wr_probe_out[7]_i_1/O
                         net (fo=7, routed)           0.609     6.403    vio_debug_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[7].wr_probe_out[7]_i_1_n_0
    SLICE_X82Y282        FDRE                                         r  vio_debug_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[7].wr_probe_out_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock USER_CLOCK rise edge)
                                                      8.000     8.000 r  
    G10                                               0.000     8.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.000    userClockIbufgds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     8.324 r  userClockIbufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.375    userClockIbufgds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.375 r  userClockIbufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     8.997    mgt_freedrpclk_s
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     9.072 r  mgt_freedrpclk_s_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1254, routed)        2.031    11.103    vio_debug_inst/inst/PROBE_OUT_ALL_INST/out
    SLICE_X82Y282        FDRE                                         r  vio_debug_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[7].wr_probe_out_reg[7]/C
                         clock pessimism              0.467    11.570    
                         clock uncertainty           -0.035    11.535    
    SLICE_X82Y282        FDRE (Setup_EFF2_SLICEM_C_R)
                                                     -0.083    11.452    vio_debug_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[7].wr_probe_out_reg[7]
  -------------------------------------------------------------------
                         required time                         11.452    
                         arrival time                          -6.403    
  -------------------------------------------------------------------
                         slack                                  5.048    

Slack (MET) :             5.063ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by USER_CLOCK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vio_debug_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[15].wr_probe_out_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by USER_CLOCK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             USER_CLOCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (USER_CLOCK rise@8.000ns - USER_CLOCK rise@0.000ns)
  Data Path Delay:        2.697ns  (logic 0.788ns (29.218%)  route 1.909ns (70.782%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.104ns = ( 11.104 - 8.000 ) 
    Source Clock Delay      (SCD):    3.691ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.281ns (routing 0.681ns, distribution 1.600ns)
  Clock Net Delay (Destination): 2.032ns (routing 0.626ns, distribution 1.406ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    userClockIbufgds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.521 r  userClockIbufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.611    userClockIbufgds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.611 r  userClockIbufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.327    mgt_freedrpclk_s
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.410 r  mgt_freedrpclk_s_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1254, routed)        2.281     3.691    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/clk
    SLICE_X77Y288        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y288        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     3.805 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[11]/Q
                         net (fo=9, routed)           0.347     4.152    vio_debug_inst/inst/U_XSDB_SLAVE/sl_iport_i[15]
    SLICE_X80Y287        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.185     4.337 r  vio_debug_inst/inst/U_XSDB_SLAVE/s_den_o_INST_0_i_1/O
                         net (fo=3, routed)           0.362     4.699    vio_debug_inst/inst/U_XSDB_SLAVE/s_den_o_INST_0_i_1_n_0
    SLICE_X80Y287        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.185     4.884 f  vio_debug_inst/inst/U_XSDB_SLAVE/s_den_o_INST_0/O
                         net (fo=10, routed)          0.393     5.277    vio_debug_inst/inst/PROBE_OUT_ALL_INST/s_den_o
    SLICE_X80Y286        LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.185     5.462 f  vio_debug_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[15].wr_probe_out[15]_i_2/O
                         net (fo=3, routed)           0.152     5.614    vio_debug_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[15].wr_probe_out[15]_i_2_n_0
    SLICE_X81Y286        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.119     5.733 r  vio_debug_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[15].wr_probe_out[15]_i_1/O
                         net (fo=7, routed)           0.655     6.388    vio_debug_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[15].wr_probe_out[15]_i_1_n_0
    SLICE_X82Y281        FDRE                                         r  vio_debug_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[15].wr_probe_out_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock USER_CLOCK rise edge)
                                                      8.000     8.000 r  
    G10                                               0.000     8.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.000    userClockIbufgds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     8.324 r  userClockIbufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.375    userClockIbufgds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.375 r  userClockIbufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     8.997    mgt_freedrpclk_s
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     9.072 r  mgt_freedrpclk_s_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1254, routed)        2.032    11.104    vio_debug_inst/inst/PROBE_OUT_ALL_INST/out
    SLICE_X82Y281        FDRE                                         r  vio_debug_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[15].wr_probe_out_reg[15]/C
                         clock pessimism              0.467    11.571    
                         clock uncertainty           -0.035    11.536    
    SLICE_X82Y281        FDRE (Setup_AFF_SLICEM_C_R)
                                                     -0.084    11.452    vio_debug_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[15].wr_probe_out_reg[15]
  -------------------------------------------------------------------
                         required time                         11.452    
                         arrival time                          -6.388    
  -------------------------------------------------------------------
                         slack                                  5.063    

Slack (MET) :             5.083ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                            (rising edge-triggered cell FDPE clocked by USER_CLOCK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by USER_CLOCK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             USER_CLOCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (USER_CLOCK rise@8.000ns - USER_CLOCK rise@0.000ns)
  Data Path Delay:        2.610ns  (logic 0.545ns (20.881%)  route 2.065ns (79.119%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.010ns = ( 11.010 - 8.000 ) 
    Source Clock Delay      (SCD):    3.688ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.278ns (routing 0.681ns, distribution 1.597ns)
  Clock Net Delay (Destination): 1.938ns (routing 0.626ns, distribution 1.312ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    userClockIbufgds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.521 r  userClockIbufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.611    userClockIbufgds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.611 r  userClockIbufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.327    mgt_freedrpclk_s
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.410 r  mgt_freedrpclk_s_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1254, routed)        2.278     3.688    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X79Y294        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y294        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     3.804 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/Q
                         net (fo=8, routed)           0.818     4.622    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/EMPTY_O
    SLICE_X75Y286        LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.072     4.694 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[0]_i_6/O
                         net (fo=1, routed)           0.209     4.903    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/current_state_reg[0]_1
    SLICE_X74Y286        LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.132     5.035 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/current_state[0]_i_4/O
                         net (fo=3, routed)           0.334     5.369    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state_reg[0]_0
    SLICE_X73Y285        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.132     5.501 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[0]_i_1/O
                         net (fo=23, routed)          0.203     5.704    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/next_state[0]
    SLICE_X73Y286        LUT5 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.093     5.797 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_rst_r[0]_i_1/O
                         net (fo=2, routed)           0.501     6.298    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode
    SLICE_X73Y286        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock USER_CLOCK rise edge)
                                                      8.000     8.000 r  
    G10                                               0.000     8.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.000    userClockIbufgds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     8.324 r  userClockIbufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.375    userClockIbufgds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.375 r  userClockIbufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     8.997    mgt_freedrpclk_s
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     9.072 r  mgt_freedrpclk_s_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1254, routed)        1.938    11.010    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X73Y286        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/C
                         clock pessimism              0.454    11.464    
                         clock uncertainty           -0.035    11.429    
    SLICE_X73Y286        FDCE (Setup_BFF2_SLICEL_C_CE)
                                                     -0.048    11.381    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]
  -------------------------------------------------------------------
                         required time                         11.381    
                         arrival time                          -6.298    
  -------------------------------------------------------------------
                         slack                                  5.083    

Slack (MET) :             5.087ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                            (rising edge-triggered cell FDPE clocked by USER_CLOCK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/D
                            (rising edge-triggered cell FDCE clocked by USER_CLOCK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             USER_CLOCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (USER_CLOCK rise@8.000ns - USER_CLOCK rise@0.000ns)
  Data Path Delay:        2.697ns  (logic 0.589ns (21.839%)  route 2.108ns (78.161%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.994ns = ( 10.994 - 8.000 ) 
    Source Clock Delay      (SCD):    3.688ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.278ns (routing 0.681ns, distribution 1.597ns)
  Clock Net Delay (Destination): 1.922ns (routing 0.626ns, distribution 1.296ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    userClockIbufgds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.521 r  userClockIbufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.611    userClockIbufgds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.611 r  userClockIbufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.327    mgt_freedrpclk_s
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.410 r  mgt_freedrpclk_s_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1254, routed)        2.278     3.688    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X79Y294        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y294        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     3.804 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/Q
                         net (fo=8, routed)           0.818     4.622    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/EMPTY_O
    SLICE_X75Y286        LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.072     4.694 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[0]_i_6/O
                         net (fo=1, routed)           0.209     4.903    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/current_state_reg[0]_1
    SLICE_X74Y286        LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.132     5.035 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/current_state[0]_i_4/O
                         net (fo=3, routed)           0.334     5.369    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state_reg[0]_0
    SLICE_X73Y285        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.132     5.501 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[0]_i_1/O
                         net (fo=23, routed)          0.724     6.225    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/next_state[0]
    SLICE_X75Y287        LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.137     6.362 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/ma_wr_pop_r_i_1/O
                         net (fo=1, routed)           0.023     6.385    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_16
    SLICE_X75Y287        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock USER_CLOCK rise edge)
                                                      8.000     8.000 r  
    G10                                               0.000     8.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.000    userClockIbufgds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     8.324 r  userClockIbufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.375    userClockIbufgds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.375 r  userClockIbufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     8.997    mgt_freedrpclk_s
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     9.072 r  mgt_freedrpclk_s_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1254, routed)        1.922    10.994    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X75Y287        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/C
                         clock pessimism              0.455    11.449    
                         clock uncertainty           -0.035    11.413    
    SLICE_X75Y287        FDCE (Setup_FFF_SLICEM_C_D)
                                                      0.059    11.472    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg
  -------------------------------------------------------------------
                         required time                         11.472    
                         arrival time                          -6.385    
  -------------------------------------------------------------------
                         slack                                  5.087    

Slack (MET) :             5.113ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                            (rising edge-triggered cell FDPE clocked by USER_CLOCK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by USER_CLOCK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             USER_CLOCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (USER_CLOCK rise@8.000ns - USER_CLOCK rise@0.000ns)
  Data Path Delay:        2.668ns  (logic 0.757ns (28.373%)  route 1.911ns (71.627%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.990ns = ( 10.990 - 8.000 ) 
    Source Clock Delay      (SCD):    3.688ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.278ns (routing 0.681ns, distribution 1.597ns)
  Clock Net Delay (Destination): 1.918ns (routing 0.626ns, distribution 1.292ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    userClockIbufgds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.521 r  userClockIbufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.611    userClockIbufgds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.611 r  userClockIbufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.327    mgt_freedrpclk_s
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.410 r  mgt_freedrpclk_s_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1254, routed)        2.278     3.688    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X79Y294        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y294        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     3.804 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/Q
                         net (fo=8, routed)           0.818     4.622    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/EMPTY_O
    SLICE_X75Y286        LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.072     4.694 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[0]_i_6/O
                         net (fo=1, routed)           0.209     4.903    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/current_state_reg[0]_1
    SLICE_X74Y286        LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.132     5.035 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/current_state[0]_i_4/O
                         net (fo=3, routed)           0.334     5.369    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state_reg[0]_0
    SLICE_X73Y285        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.132     5.501 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[0]_i_1/O
                         net (fo=23, routed)          0.146     5.647    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/next_state[0]
    SLICE_X73Y287        LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     5.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__6/O
                         net (fo=1, routed)           0.378     6.158    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__6_n_0
    SLICE_X74Y287        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.172     6.330 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_den_r[0]_i_1/O
                         net (fo=1, routed)           0.026     6.356    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_14
    SLICE_X74Y287        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock USER_CLOCK rise edge)
                                                      8.000     8.000 r  
    G10                                               0.000     8.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.000    userClockIbufgds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     8.324 r  userClockIbufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.375    userClockIbufgds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.375 r  userClockIbufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     8.997    mgt_freedrpclk_s
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     9.072 r  mgt_freedrpclk_s_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1254, routed)        1.918    10.990    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X74Y287        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/C
                         clock pessimism              0.455    11.445    
                         clock uncertainty           -0.035    11.409    
    SLICE_X74Y287        FDCE (Setup_GFF_SLICEL_C_D)
                                                      0.060    11.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]
  -------------------------------------------------------------------
                         required time                         11.469    
                         arrival time                          -6.356    
  -------------------------------------------------------------------
                         slack                                  5.113    

Slack (MET) :             5.132ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by USER_CLOCK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vio_debug_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[45].wr_probe_out_reg[45]/R
                            (rising edge-triggered cell FDRE clocked by USER_CLOCK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             USER_CLOCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (USER_CLOCK rise@8.000ns - USER_CLOCK rise@0.000ns)
  Data Path Delay:        2.638ns  (logic 0.788ns (29.871%)  route 1.850ns (70.129%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.114ns = ( 11.114 - 8.000 ) 
    Source Clock Delay      (SCD):    3.691ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.281ns (routing 0.681ns, distribution 1.600ns)
  Clock Net Delay (Destination): 2.042ns (routing 0.626ns, distribution 1.416ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    userClockIbufgds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.521 r  userClockIbufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.611    userClockIbufgds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.611 r  userClockIbufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.327    mgt_freedrpclk_s
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.410 r  mgt_freedrpclk_s_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1254, routed)        2.281     3.691    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/clk
    SLICE_X77Y288        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y288        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     3.805 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[11]/Q
                         net (fo=9, routed)           0.347     4.152    vio_debug_inst/inst/U_XSDB_SLAVE/sl_iport_i[15]
    SLICE_X80Y287        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.185     4.337 r  vio_debug_inst/inst/U_XSDB_SLAVE/s_den_o_INST_0_i_1/O
                         net (fo=3, routed)           0.362     4.699    vio_debug_inst/inst/U_XSDB_SLAVE/s_den_o_INST_0_i_1_n_0
    SLICE_X80Y287        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.185     4.884 f  vio_debug_inst/inst/U_XSDB_SLAVE/s_den_o_INST_0/O
                         net (fo=10, routed)          0.393     5.277    vio_debug_inst/inst/PROBE_OUT_ALL_INST/s_den_o
    SLICE_X80Y286        LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.185     5.462 f  vio_debug_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[15].wr_probe_out[15]_i_2/O
                         net (fo=3, routed)           0.152     5.614    vio_debug_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[15].wr_probe_out[15]_i_2_n_0
    SLICE_X81Y286        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.119     5.733 r  vio_debug_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[15].wr_probe_out[15]_i_1/O
                         net (fo=7, routed)           0.596     6.329    vio_debug_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[15].wr_probe_out[15]_i_1_n_0
    SLICE_X84Y285        FDRE                                         r  vio_debug_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[45].wr_probe_out_reg[45]/R
  -------------------------------------------------------------------    -------------------

                         (clock USER_CLOCK rise edge)
                                                      8.000     8.000 r  
    G10                                               0.000     8.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.000    userClockIbufgds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     8.324 r  userClockIbufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.375    userClockIbufgds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.375 r  userClockIbufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     8.997    mgt_freedrpclk_s
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     9.072 r  mgt_freedrpclk_s_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1254, routed)        2.042    11.114    vio_debug_inst/inst/PROBE_OUT_ALL_INST/out
    SLICE_X84Y285        FDRE                                         r  vio_debug_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[45].wr_probe_out_reg[45]/C
                         clock pessimism              0.467    11.581    
                         clock uncertainty           -0.035    11.546    
    SLICE_X84Y285        FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.084    11.462    vio_debug_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[45].wr_probe_out_reg[45]
  -------------------------------------------------------------------
                         required time                         11.462    
                         arrival time                          -6.329    
  -------------------------------------------------------------------
                         slack                                  5.132    

Slack (MET) :             5.134ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by USER_CLOCK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vio_debug_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[46].wr_probe_out_reg[46]/R
                            (rising edge-triggered cell FDRE clocked by USER_CLOCK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             USER_CLOCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (USER_CLOCK rise@8.000ns - USER_CLOCK rise@0.000ns)
  Data Path Delay:        2.638ns  (logic 0.788ns (29.871%)  route 1.850ns (70.129%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.114ns = ( 11.114 - 8.000 ) 
    Source Clock Delay      (SCD):    3.691ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.281ns (routing 0.681ns, distribution 1.600ns)
  Clock Net Delay (Destination): 2.042ns (routing 0.626ns, distribution 1.416ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    userClockIbufgds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.521 r  userClockIbufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.611    userClockIbufgds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.611 r  userClockIbufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.327    mgt_freedrpclk_s
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.410 r  mgt_freedrpclk_s_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1254, routed)        2.281     3.691    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/clk
    SLICE_X77Y288        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y288        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     3.805 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[11]/Q
                         net (fo=9, routed)           0.347     4.152    vio_debug_inst/inst/U_XSDB_SLAVE/sl_iport_i[15]
    SLICE_X80Y287        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.185     4.337 r  vio_debug_inst/inst/U_XSDB_SLAVE/s_den_o_INST_0_i_1/O
                         net (fo=3, routed)           0.362     4.699    vio_debug_inst/inst/U_XSDB_SLAVE/s_den_o_INST_0_i_1_n_0
    SLICE_X80Y287        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.185     4.884 f  vio_debug_inst/inst/U_XSDB_SLAVE/s_den_o_INST_0/O
                         net (fo=10, routed)          0.393     5.277    vio_debug_inst/inst/PROBE_OUT_ALL_INST/s_den_o
    SLICE_X80Y286        LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.185     5.462 f  vio_debug_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[15].wr_probe_out[15]_i_2/O
                         net (fo=3, routed)           0.152     5.614    vio_debug_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[15].wr_probe_out[15]_i_2_n_0
    SLICE_X81Y286        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.119     5.733 r  vio_debug_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[15].wr_probe_out[15]_i_1/O
                         net (fo=7, routed)           0.596     6.329    vio_debug_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[15].wr_probe_out[15]_i_1_n_0
    SLICE_X84Y285        FDRE                                         r  vio_debug_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[46].wr_probe_out_reg[46]/R
  -------------------------------------------------------------------    -------------------

                         (clock USER_CLOCK rise edge)
                                                      8.000     8.000 r  
    G10                                               0.000     8.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.000    userClockIbufgds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     8.324 r  userClockIbufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.375    userClockIbufgds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.375 r  userClockIbufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     8.997    mgt_freedrpclk_s
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     9.072 r  mgt_freedrpclk_s_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1254, routed)        2.042    11.114    vio_debug_inst/inst/PROBE_OUT_ALL_INST/out
    SLICE_X84Y285        FDRE                                         r  vio_debug_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[46].wr_probe_out_reg[46]/C
                         clock pessimism              0.467    11.581    
                         clock uncertainty           -0.035    11.546    
    SLICE_X84Y285        FDRE (Setup_AFF2_SLICEL_C_R)
                                                     -0.082    11.464    vio_debug_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[46].wr_probe_out_reg[46]
  -------------------------------------------------------------------
                         required time                         11.464    
                         arrival time                          -6.329    
  -------------------------------------------------------------------
                         slack                                  5.134    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst/i_in_out_reg/C
                            (rising edge-triggered cell FDRE clocked by USER_CLOCK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by USER_CLOCK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             USER_CLOCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (USER_CLOCK rise@0.000ns - USER_CLOCK rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.120ns (56.075%)  route 0.094ns (43.925%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.135ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Net Delay (Source):      1.037ns (routing 0.308ns, distribution 0.729ns)
  Clock Net Delay (Destination): 1.191ns (routing 0.341ns, distribution 0.850ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    userClockIbufgds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.202 r  userClockIbufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.230    userClockIbufgds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.230 r  userClockIbufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.579    mgt_freedrpclk_s
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.606 r  mgt_freedrpclk_s_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1254, routed)        1.037     1.643    lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X98Y240        FDRE                                         r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst/i_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y240        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.692 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst/i_in_out_reg/Q
                         net (fo=3, routed)           0.078     1.770    lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst/gtwiz_reset_tx_pll_and_datapath_dly
    SLICE_X98Y239        LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.071     1.841 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst/FSM_sequential_sm_reset_tx[0]_i_1/O
                         net (fo=1, routed)           0.016     1.857    lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst_n_2
    SLICE_X98Y239        FDRE                                         r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    userClockIbufgds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.457 r  userClockIbufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.505    userClockIbufgds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.505 r  userClockIbufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.913    mgt_freedrpclk_s
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.944 r  mgt_freedrpclk_s_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1254, routed)        1.191     2.135    lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X98Y239        FDRE                                         r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[0]/C
                         clock pessimism             -0.372     1.764    
    SLICE_X98Y239        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     1.820    lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by USER_CLOCK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_pll_and_datapath_int_reg/R
                            (rising edge-triggered cell FDRE clocked by USER_CLOCK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             USER_CLOCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (USER_CLOCK rise@0.000ns - USER_CLOCK rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.049ns (22.072%)  route 0.173ns (77.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.156ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Net Delay (Source):      1.003ns (routing 0.308ns, distribution 0.695ns)
  Clock Net Delay (Destination): 1.212ns (routing 0.341ns, distribution 0.871ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    userClockIbufgds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.202 r  userClockIbufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.230    userClockIbufgds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.230 r  userClockIbufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.579    mgt_freedrpclk_s
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.606 r  mgt_freedrpclk_s_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1254, routed)        1.003     1.609    lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X97Y239        FDPE                                         r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y239        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.658 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/rst_in_out_reg/Q
                         net (fo=7, routed)           0.173     1.831    lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_all_sync
    SLICE_X97Y241        FDRE                                         r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_pll_and_datapath_int_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    userClockIbufgds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.457 r  userClockIbufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.505    userClockIbufgds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.505 r  userClockIbufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.913    mgt_freedrpclk_s
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.944 r  mgt_freedrpclk_s_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1254, routed)        1.212     2.156    lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X97Y241        FDRE                                         r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_pll_and_datapath_int_reg/C
                         clock pessimism             -0.372     1.785    
    SLICE_X97Y241        FDRE (Hold_HFF2_SLICEL_C_R)
                                                      0.005     1.790    lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_pll_and_datapath_int_reg
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by USER_CLOCK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_clr_reg/S
                            (rising edge-triggered cell FDSE clocked by USER_CLOCK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             USER_CLOCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (USER_CLOCK rise@0.000ns - USER_CLOCK rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.049ns (22.072%)  route 0.173ns (77.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.156ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Net Delay (Source):      1.003ns (routing 0.308ns, distribution 0.695ns)
  Clock Net Delay (Destination): 1.212ns (routing 0.341ns, distribution 0.871ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    userClockIbufgds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.202 r  userClockIbufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.230    userClockIbufgds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.230 r  userClockIbufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.579    mgt_freedrpclk_s
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.606 r  mgt_freedrpclk_s_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1254, routed)        1.003     1.609    lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X97Y239        FDPE                                         r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y239        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.658 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/rst_in_out_reg/Q
                         net (fo=7, routed)           0.173     1.831    lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_all_sync
    SLICE_X97Y241        FDSE                                         r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_clr_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    userClockIbufgds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.457 r  userClockIbufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.505    userClockIbufgds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.505 r  userClockIbufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.913    mgt_freedrpclk_s
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.944 r  mgt_freedrpclk_s_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1254, routed)        1.212     2.156    lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X97Y241        FDSE                                         r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_clr_reg/C
                         clock pessimism             -0.372     1.785    
    SLICE_X97Y241        FDSE (Hold_GFF2_SLICEL_C_S)
                                                      0.005     1.790    lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_clr_reg
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 vio_debug_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[46].wr_probe_out_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by USER_CLOCK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vio_debug_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[46].PROBE_OUT0_INST/data_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by USER_CLOCK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             USER_CLOCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (USER_CLOCK rise@0.000ns - USER_CLOCK rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.064ns (43.537%)  route 0.083ns (56.463%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.119ns
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Net Delay (Source):      0.999ns (routing 0.308ns, distribution 0.691ns)
  Clock Net Delay (Destination): 1.175ns (routing 0.341ns, distribution 0.834ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    userClockIbufgds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.202 r  userClockIbufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.230    userClockIbufgds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.230 r  userClockIbufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.579    mgt_freedrpclk_s
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.606 r  mgt_freedrpclk_s_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1254, routed)        0.999     1.605    vio_debug_inst/inst/PROBE_OUT_ALL_INST/out
    SLICE_X84Y285        FDRE                                         r  vio_debug_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[46].wr_probe_out_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y285        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     1.654 r  vio_debug_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[46].wr_probe_out_reg[46]/Q
                         net (fo=1, routed)           0.067     1.721    vio_debug_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[46].PROBE_OUT0_INST/wr_probe_out[0]
    SLICE_X84Y284        LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.015     1.736 r  vio_debug_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[46].PROBE_OUT0_INST/data_int[0]_i_1__13/O
                         net (fo=1, routed)           0.016     1.752    vio_debug_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[46].PROBE_OUT0_INST/data_int[0]_i_1__13_n_0
    SLICE_X84Y284        FDRE                                         r  vio_debug_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[46].PROBE_OUT0_INST/data_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    userClockIbufgds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.457 r  userClockIbufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.505    userClockIbufgds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.505 r  userClockIbufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.913    mgt_freedrpclk_s
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.944 r  mgt_freedrpclk_s_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1254, routed)        1.175     2.119    vio_debug_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[46].PROBE_OUT0_INST/data_int_reg[0]_1
    SLICE_X84Y284        FDRE                                         r  vio_debug_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[46].PROBE_OUT0_INST/data_int_reg[0]/C
                         clock pessimism             -0.466     1.653    
    SLICE_X84Y284        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     1.709    vio_debug_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[46].PROBE_OUT0_INST/data_int_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.709    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst/i_in_out_reg/C
                            (rising edge-triggered cell FDRE clocked by USER_CLOCK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by USER_CLOCK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             USER_CLOCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (USER_CLOCK rise@0.000ns - USER_CLOCK rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.131ns (59.545%)  route 0.089ns (40.455%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.135ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Net Delay (Source):      1.037ns (routing 0.308ns, distribution 0.729ns)
  Clock Net Delay (Destination): 1.191ns (routing 0.341ns, distribution 0.850ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    userClockIbufgds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.202 r  userClockIbufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.230    userClockIbufgds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.230 r  userClockIbufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.579    mgt_freedrpclk_s
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.606 r  mgt_freedrpclk_s_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1254, routed)        1.037     1.643    lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X98Y240        FDRE                                         r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst/i_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y240        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.692 f  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst/i_in_out_reg/Q
                         net (fo=3, routed)           0.078     1.770    lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst/gtwiz_reset_tx_pll_and_datapath_dly
    SLICE_X98Y239        LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.082     1.852 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst/FSM_sequential_sm_reset_tx[1]_i_1/O
                         net (fo=1, routed)           0.011     1.863    lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst_n_1
    SLICE_X98Y239        FDRE                                         r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    userClockIbufgds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.457 r  userClockIbufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.505    userClockIbufgds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.505 r  userClockIbufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.913    mgt_freedrpclk_s
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.944 r  mgt_freedrpclk_s_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1254, routed)        1.191     2.135    lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X98Y239        FDRE                                         r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[1]/C
                         clock pessimism             -0.372     1.764    
    SLICE_X98Y239        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.056     1.820    lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 vio_debug_inst/inst/PROBE_IN_INST/data_int_sync2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by USER_CLOCK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vio_debug_inst/inst/PROBE_IN_INST/dn_activity_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by USER_CLOCK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             USER_CLOCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (USER_CLOCK rise@0.000ns - USER_CLOCK rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.064ns (42.384%)  route 0.087ns (57.616%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.091ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Net Delay (Source):      0.972ns (routing 0.308ns, distribution 0.664ns)
  Clock Net Delay (Destination): 1.147ns (routing 0.341ns, distribution 0.806ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    userClockIbufgds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.202 r  userClockIbufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.230    userClockIbufgds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.230 r  userClockIbufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.579    mgt_freedrpclk_s
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.606 r  mgt_freedrpclk_s_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1254, routed)        0.972     1.578    vio_debug_inst/inst/PROBE_IN_INST/out
    SLICE_X77Y280        FDRE                                         r  vio_debug_inst/inst/PROBE_IN_INST/data_int_sync2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y280        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     1.627 r  vio_debug_inst/inst/PROBE_IN_INST/data_int_sync2_reg[2]/Q
                         net (fo=3, routed)           0.071     1.698    vio_debug_inst/inst/PROBE_IN_INST/data_int_sync2[2]
    SLICE_X77Y279        LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.015     1.713 r  vio_debug_inst/inst/PROBE_IN_INST/dn_activity[2]_i_1/O
                         net (fo=1, routed)           0.016     1.729    vio_debug_inst/inst/PROBE_IN_INST/dn_activity06_out
    SLICE_X77Y279        FDRE                                         r  vio_debug_inst/inst/PROBE_IN_INST/dn_activity_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    userClockIbufgds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.457 r  userClockIbufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.505    userClockIbufgds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.505 r  userClockIbufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.913    mgt_freedrpclk_s
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.944 r  mgt_freedrpclk_s_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1254, routed)        1.147     2.091    vio_debug_inst/inst/PROBE_IN_INST/out
    SLICE_X77Y279        FDRE                                         r  vio_debug_inst/inst/PROBE_IN_INST/dn_activity_reg[2]/C
                         clock pessimism             -0.462     1.629    
    SLICE_X77Y279        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     1.685    vio_debug_inst/inst/PROBE_IN_INST/dn_activity_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.685    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by USER_CLOCK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by USER_CLOCK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             USER_CLOCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (USER_CLOCK rise@0.000ns - USER_CLOCK rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.049ns (21.491%)  route 0.179ns (78.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.159ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Net Delay (Source):      1.003ns (routing 0.308ns, distribution 0.695ns)
  Clock Net Delay (Destination): 1.215ns (routing 0.341ns, distribution 0.874ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    userClockIbufgds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.202 r  userClockIbufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.230    userClockIbufgds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.230 r  userClockIbufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.579    mgt_freedrpclk_s
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.606 r  mgt_freedrpclk_s_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1254, routed)        1.003     1.609    lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X97Y239        FDPE                                         r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y239        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.658 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/rst_in_out_reg/Q
                         net (fo=7, routed)           0.179     1.837    lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_all_sync
    SLICE_X97Y241        FDRE                                         r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    userClockIbufgds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.457 r  userClockIbufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.505    userClockIbufgds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.505 r  userClockIbufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.913    mgt_freedrpclk_s
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.944 r  mgt_freedrpclk_s_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1254, routed)        1.215     2.159    lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X97Y241        FDRE                                         r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all_reg[0]/C
                         clock pessimism             -0.372     1.788    
    SLICE_X97Y241        FDRE (Hold_CFF_SLICEL_C_R)
                                                      0.005     1.793    lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by USER_CLOCK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by USER_CLOCK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             USER_CLOCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (USER_CLOCK rise@0.000ns - USER_CLOCK rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.049ns (21.491%)  route 0.179ns (78.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.159ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Net Delay (Source):      1.003ns (routing 0.308ns, distribution 0.695ns)
  Clock Net Delay (Destination): 1.215ns (routing 0.341ns, distribution 0.874ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    userClockIbufgds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.202 r  userClockIbufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.230    userClockIbufgds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.230 r  userClockIbufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.579    mgt_freedrpclk_s
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.606 r  mgt_freedrpclk_s_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1254, routed)        1.003     1.609    lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X97Y239        FDPE                                         r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y239        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.658 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/rst_in_out_reg/Q
                         net (fo=7, routed)           0.179     1.837    lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_all_sync
    SLICE_X97Y241        FDRE                                         r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    userClockIbufgds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.457 r  userClockIbufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.505    userClockIbufgds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.505 r  userClockIbufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.913    mgt_freedrpclk_s
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.944 r  mgt_freedrpclk_s_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1254, routed)        1.215     2.159    lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X97Y241        FDRE                                         r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all_reg[1]/C
                         clock pessimism             -0.372     1.788    
    SLICE_X97Y241        FDRE (Hold_DFF_SLICEL_C_R)
                                                      0.005     1.793    lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by USER_CLOCK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by USER_CLOCK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             USER_CLOCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (USER_CLOCK rise@0.000ns - USER_CLOCK rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.049ns (21.491%)  route 0.179ns (78.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.159ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Net Delay (Source):      1.003ns (routing 0.308ns, distribution 0.695ns)
  Clock Net Delay (Destination): 1.215ns (routing 0.341ns, distribution 0.874ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    userClockIbufgds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.202 r  userClockIbufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.230    userClockIbufgds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.230 r  userClockIbufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.579    mgt_freedrpclk_s
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.606 r  mgt_freedrpclk_s_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1254, routed)        1.003     1.609    lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X97Y239        FDPE                                         r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y239        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.658 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/rst_in_out_reg/Q
                         net (fo=7, routed)           0.179     1.837    lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_all_sync
    SLICE_X97Y241        FDRE                                         r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    userClockIbufgds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.457 r  userClockIbufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.505    userClockIbufgds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.505 r  userClockIbufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.913    mgt_freedrpclk_s
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.944 r  mgt_freedrpclk_s_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1254, routed)        1.215     2.159    lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X97Y241        FDRE                                         r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all_reg[2]/C
                         clock pessimism             -0.372     1.788    
    SLICE_X97Y241        FDRE (Hold_DFF2_SLICEL_C_R)
                                                      0.005     1.793    lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/FSM_sequential_sm_reset_all_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 vio_debug_inst/inst/U_XSDB_SLAVE/reg_test_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by USER_CLOCK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vio_debug_inst/inst/U_XSDB_SLAVE/reg_do_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by USER_CLOCK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             USER_CLOCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (USER_CLOCK rise@0.000ns - USER_CLOCK rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.093ns (65.035%)  route 0.050ns (34.965%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.121ns
    Source Clock Delay      (SCD):    1.602ns
    Clock Pessimism Removal (CPR):    0.477ns
  Clock Net Delay (Source):      0.996ns (routing 0.308ns, distribution 0.688ns)
  Clock Net Delay (Destination): 1.177ns (routing 0.341ns, distribution 0.836ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    userClockIbufgds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.202 r  userClockIbufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.230    userClockIbufgds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.230 r  userClockIbufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.579    mgt_freedrpclk_s
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.606 r  mgt_freedrpclk_s_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1254, routed)        0.996     1.602    vio_debug_inst/inst/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X83Y292        FDRE                                         r  vio_debug_inst/inst/U_XSDB_SLAVE/reg_test_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y292        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.650 r  vio_debug_inst/inst/U_XSDB_SLAVE/reg_test_reg[11]/Q
                         net (fo=1, routed)           0.034     1.684    vio_debug_inst/inst/U_XSDB_SLAVE/reg_test[11]
    SLICE_X83Y292        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.045     1.729 r  vio_debug_inst/inst/U_XSDB_SLAVE/reg_do[11]_i_1/O
                         net (fo=1, routed)           0.016     1.745    vio_debug_inst/inst/U_XSDB_SLAVE/reg_do[11]
    SLICE_X83Y292        FDRE                                         r  vio_debug_inst/inst/U_XSDB_SLAVE/reg_do_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    userClockIbufgds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.457 r  userClockIbufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.505    userClockIbufgds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.505 r  userClockIbufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.913    mgt_freedrpclk_s
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.944 r  mgt_freedrpclk_s_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1254, routed)        1.177     2.121    vio_debug_inst/inst/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X83Y292        FDRE                                         r  vio_debug_inst/inst/U_XSDB_SLAVE/reg_do_reg[11]/C
                         clock pessimism             -0.477     1.644    
    SLICE_X83Y292        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     1.700    vio_debug_inst/inst/U_XSDB_SLAVE/reg_do_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.700    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.045    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         USER_CLOCK
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { USER_CLOCK_P }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         8.000       4.000      GTHE3_CHANNEL_X0Y17  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     BUFGCE/I              n/a            1.379         8.000       6.621      BUFGCE_X1Y56         mgt_freedrpclk_s_BUFG_inst/I
Min Period        n/a     RAMD32/CLK            n/a            1.336         8.000       6.664      SLICE_X81Y292        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Min Period        n/a     RAMD32/CLK            n/a            1.336         8.000       6.664      SLICE_X81Y292        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK            n/a            1.336         8.000       6.664      SLICE_X81Y292        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Min Period        n/a     RAMD32/CLK            n/a            1.336         8.000       6.664      SLICE_X81Y292        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK            n/a            1.336         8.000       6.664      SLICE_X81Y292        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Min Period        n/a     RAMD32/CLK            n/a            1.336         8.000       6.664      SLICE_X81Y292        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK            n/a            1.336         8.000       6.664      SLICE_X81Y292        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
Min Period        n/a     RAMD32/CLK            n/a            1.336         8.000       6.664      SLICE_X81Y292        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
Low Pulse Width   Slow    MMCME3_ADV/CLKIN1     n/a            2.400         4.000       1.600      MMCME3_ADV_X1Y2      infra/clocks/mmcm/CLKIN1
Low Pulse Width   Fast    MMCME3_ADV/CLKIN1     n/a            2.400         4.000       1.600      MMCME3_ADV_X1Y2      infra/clocks/mmcm/CLKIN1
Low Pulse Width   Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         4.000       2.200      GTHE3_CHANNEL_X0Y17  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         4.000       2.200      GTHE3_CHANNEL_X0Y17  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.668         4.000       3.332      SLICE_X79Y292        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.668         4.000       3.332      SLICE_X79Y292        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.668         4.000       3.332      SLICE_X79Y292        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.668         4.000       3.332      SLICE_X79Y292        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.668         4.000       3.332      SLICE_X79Y292        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.668         4.000       3.332      SLICE_X79Y292        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC_D1/CLK
High Pulse Width  Slow    MMCME3_ADV/CLKIN1     n/a            2.400         4.000       1.600      MMCME3_ADV_X1Y2      infra/clocks/mmcm/CLKIN1
High Pulse Width  Fast    MMCME3_ADV/CLKIN1     n/a            2.400         4.000       1.600      MMCME3_ADV_X1Y2      infra/clocks/mmcm/CLKIN1
High Pulse Width  Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         4.000       2.200      GTHE3_CHANNEL_X0Y17  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         4.000       2.200      GTHE3_CHANNEL_X0Y17  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Slow    RAMD32/CLK            n/a            0.668         4.000       3.332      SLICE_X81Y292        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK            n/a            0.668         4.000       3.332      SLICE_X81Y292        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK            n/a            0.668         4.000       3.332      SLICE_X81Y292        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK            n/a            0.668         4.000       3.332      SLICE_X81Y292        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK            n/a            0.668         4.000       3.332      SLICE_X81Y292        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK            n/a            0.668         4.000       3.332      SLICE_X81Y292        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  ipbus_clk
  To Clock:  ipbus_clk

Setup :            0  Failing Endpoints,  Worst Slack       23.074ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       14.200ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.074ns  (required time - arrival time)
  Source:                 payload/example/slave4/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ipbus_clk  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_bram_0/DINADIN[2]
                            (rising edge-triggered cell RAMB36E2 clocked by ipbus_clk  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             ipbus_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (ipbus_clk rise@32.000ns - ipbus_clk rise@0.000ns)
  Data Path Delay:        7.894ns  (logic 1.978ns (25.057%)  route 5.916ns (74.943%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.684ns = ( 37.684 - 32.000 ) 
    Source Clock Delay      (SCD):    6.221ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.471ns (routing 0.779ns, distribution 1.692ns)
  Clock Net Delay (Destination): 1.967ns (routing 0.716ns, distribution 1.251ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ipbus_clk rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    userClockIbufgds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.521 r  userClockIbufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.611    userClockIbufgds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.611 r  userClockIbufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.327    mgt_freedrpclk_s
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.410 r  mgt_freedrpclk_s_BUFG_inst/O
                         net (fo=1254, routed)        2.085     3.495    infra/clocks/clk_mgtfreedrpclk_i
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     3.264 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.403     3.667    infra/clocks/I
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.750 r  infra/clocks/bufgipb/O
    X2Y3 (CLOCK_ROOT)    net (fo=877, routed)         2.471     6.221    payload/example/slave4/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X9Y48         RAMB36E2                                     r  payload/example/slave4/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X9Y48         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[2])
                                                      1.390     7.611 r  payload/example/slave4/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOUTADOUT[2]
                         net (fo=1, routed)           0.961     8.572    payload/example/slave7/rmw_input_reg[31]_i_5_2[2]
    SLICE_X86Y253        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.173     8.745 r  payload/example/slave7/rmw_input[2]_i_7/O
                         net (fo=1, routed)           0.000     8.745    payload/example/slave3/rmw_input_reg[2]_i_2_0
    SLICE_X86Y253        MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.058     8.803 r  payload/example/slave3/rmw_input_reg[2]_i_4/O
                         net (fo=1, routed)           0.000     8.803    payload/example/slave3/rmw_input_reg[2]_i_4_n_0
    SLICE_X86Y253        MUXF8 (Prop_F8MUX_BOT_SLICEL_I0_O)
                                                      0.060     8.863 r  payload/example/slave3/rmw_input_reg[2]_i_2/O
                         net (fo=1, routed)           1.866    10.729    infra/ipbus/trans/sm/rmw_input_reg[2]_0
    SLICE_X81Y252        LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.040    10.769 r  infra/ipbus/trans/sm/rmw_input[2]_i_1/O
                         net (fo=2, routed)           0.969    11.738    infra/ipbus/trans/sm/ipb_in[ipb_rdata][2]
    SLICE_X77Y255        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.185    11.923 r  infra/ipbus/trans/sm/ram_reg_bram_0_i_53/O
                         net (fo=1, routed)           0.356    12.279    infra/ipbus/trans/iface/ram_reg_bram_0_3
    SLICE_X77Y253        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.072    12.351 r  infra/ipbus/trans/iface/ram_reg_bram_0_i_25/O
                         net (fo=4, routed)           1.764    14.115    infra/ipbus/udp_if/ipbus_tx_ram/tx_dia[2]
    RAMB36_X7Y42         RAMB36E2                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_bram_0/DINADIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock ipbus_clk rise edge)
                                                     32.000    32.000 r  
    G10                                               0.000    32.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000    32.000    userClockIbufgds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    32.324 r  userClockIbufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    32.375    userClockIbufgds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    32.375 r  userClockIbufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622    32.997    mgt_freedrpclk_s
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    33.072 r  mgt_freedrpclk_s_BUFG_inst/O
                         net (fo=1254, routed)        1.890    34.962    infra/clocks/clk_mgtfreedrpclk_i
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335    35.297 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.345    35.642    infra/clocks/I
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.717 r  infra/clocks/bufgipb/O
    X2Y3 (CLOCK_ROOT)    net (fo=877, routed)         1.967    37.684    infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_bram_7_0
    RAMB36_X7Y42         RAMB36E2                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_bram_0/CLKARDCLK
                         clock pessimism              0.097    37.780    
                         clock uncertainty           -0.085    37.696    
    RAMB36_X7Y42         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[2])
                                                     -0.506    37.190    infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                         37.190    
                         arrival time                         -14.115    
  -------------------------------------------------------------------
                         slack                                 23.074    

Slack (MET) :             23.190ns  (required time - arrival time)
  Source:                 payload/example/slave4/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ipbus_clk  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_bram_1/DINADIN[2]
                            (rising edge-triggered cell RAMB36E2 clocked by ipbus_clk  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             ipbus_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (ipbus_clk rise@32.000ns - ipbus_clk rise@0.000ns)
  Data Path Delay:        7.786ns  (logic 1.978ns (25.405%)  route 5.808ns (74.595%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.692ns = ( 37.692 - 32.000 ) 
    Source Clock Delay      (SCD):    6.221ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.471ns (routing 0.779ns, distribution 1.692ns)
  Clock Net Delay (Destination): 1.975ns (routing 0.716ns, distribution 1.259ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ipbus_clk rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    userClockIbufgds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.521 r  userClockIbufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.611    userClockIbufgds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.611 r  userClockIbufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.327    mgt_freedrpclk_s
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.410 r  mgt_freedrpclk_s_BUFG_inst/O
                         net (fo=1254, routed)        2.085     3.495    infra/clocks/clk_mgtfreedrpclk_i
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     3.264 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.403     3.667    infra/clocks/I
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.750 r  infra/clocks/bufgipb/O
    X2Y3 (CLOCK_ROOT)    net (fo=877, routed)         2.471     6.221    payload/example/slave4/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X9Y48         RAMB36E2                                     r  payload/example/slave4/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X9Y48         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[2])
                                                      1.390     7.611 r  payload/example/slave4/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOUTADOUT[2]
                         net (fo=1, routed)           0.961     8.572    payload/example/slave7/rmw_input_reg[31]_i_5_2[2]
    SLICE_X86Y253        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.173     8.745 r  payload/example/slave7/rmw_input[2]_i_7/O
                         net (fo=1, routed)           0.000     8.745    payload/example/slave3/rmw_input_reg[2]_i_2_0
    SLICE_X86Y253        MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.058     8.803 r  payload/example/slave3/rmw_input_reg[2]_i_4/O
                         net (fo=1, routed)           0.000     8.803    payload/example/slave3/rmw_input_reg[2]_i_4_n_0
    SLICE_X86Y253        MUXF8 (Prop_F8MUX_BOT_SLICEL_I0_O)
                                                      0.060     8.863 r  payload/example/slave3/rmw_input_reg[2]_i_2/O
                         net (fo=1, routed)           1.866    10.729    infra/ipbus/trans/sm/rmw_input_reg[2]_0
    SLICE_X81Y252        LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.040    10.769 r  infra/ipbus/trans/sm/rmw_input[2]_i_1/O
                         net (fo=2, routed)           0.969    11.738    infra/ipbus/trans/sm/ipb_in[ipb_rdata][2]
    SLICE_X77Y255        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.185    11.923 r  infra/ipbus/trans/sm/ram_reg_bram_0_i_53/O
                         net (fo=1, routed)           0.356    12.279    infra/ipbus/trans/iface/ram_reg_bram_0_3
    SLICE_X77Y253        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.072    12.351 r  infra/ipbus/trans/iface/ram_reg_bram_0_i_25/O
                         net (fo=4, routed)           1.656    14.007    infra/ipbus/udp_if/ipbus_tx_ram/tx_dia[2]
    RAMB36_X7Y43         RAMB36E2                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_bram_1/DINADIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock ipbus_clk rise edge)
                                                     32.000    32.000 r  
    G10                                               0.000    32.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000    32.000    userClockIbufgds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    32.324 r  userClockIbufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    32.375    userClockIbufgds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    32.375 r  userClockIbufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622    32.997    mgt_freedrpclk_s
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    33.072 r  mgt_freedrpclk_s_BUFG_inst/O
                         net (fo=1254, routed)        1.890    34.962    infra/clocks/clk_mgtfreedrpclk_i
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335    35.297 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.345    35.642    infra/clocks/I
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.717 r  infra/clocks/bufgipb/O
    X2Y3 (CLOCK_ROOT)    net (fo=877, routed)         1.975    37.692    infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_bram_7_0
    RAMB36_X7Y43         RAMB36E2                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_bram_1/CLKARDCLK
                         clock pessimism              0.097    37.788    
                         clock uncertainty           -0.085    37.704    
    RAMB36_X7Y43         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[2])
                                                     -0.506    37.198    infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_bram_1
  -------------------------------------------------------------------
                         required time                         37.198    
                         arrival time                         -14.007    
  -------------------------------------------------------------------
                         slack                                 23.190    

Slack (MET) :             23.217ns  (required time - arrival time)
  Source:                 payload/example/slave5/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ipbus_clk  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_bram_0/DINADIN[0]
                            (rising edge-triggered cell RAMB36E2 clocked by ipbus_clk  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             ipbus_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (ipbus_clk rise@32.000ns - ipbus_clk rise@0.000ns)
  Data Path Delay:        7.696ns  (logic 1.896ns (24.636%)  route 5.800ns (75.364%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.684ns = ( 37.684 - 32.000 ) 
    Source Clock Delay      (SCD):    6.203ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.453ns (routing 0.779ns, distribution 1.674ns)
  Clock Net Delay (Destination): 1.967ns (routing 0.716ns, distribution 1.251ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ipbus_clk rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    userClockIbufgds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.521 r  userClockIbufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.611    userClockIbufgds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.611 r  userClockIbufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.327    mgt_freedrpclk_s
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.410 r  mgt_freedrpclk_s_BUFG_inst/O
                         net (fo=1254, routed)        2.085     3.495    infra/clocks/clk_mgtfreedrpclk_i
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     3.264 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.403     3.667    infra/clocks/I
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.750 r  infra/clocks/bufgipb/O
    X2Y3 (CLOCK_ROOT)    net (fo=877, routed)         2.453     6.203    payload/example/slave5/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X9Y53         RAMB36E2                                     r  payload/example/slave5/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X9Y53         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      1.391     7.594 r  payload/example/slave5/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOUTADOUT[0]
                         net (fo=1, routed)           1.036     8.630    payload/example/slave7/rmw_input_reg[31]_i_5_0[0]
    SLICE_X83Y252        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.185     8.815 r  payload/example/slave7/rmw_input[0]_i_7/O
                         net (fo=1, routed)           0.000     8.815    payload/example/slave3/rmw_input_reg[0]_i_2_0
    SLICE_X83Y252        MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.058     8.873 r  payload/example/slave3/rmw_input_reg[0]_i_4/O
                         net (fo=1, routed)           0.000     8.873    payload/example/slave3/rmw_input_reg[0]_i_4_n_0
    SLICE_X83Y252        MUXF8 (Prop_F8MUX_BOT_SLICEL_I0_O)
                                                      0.060     8.933 r  payload/example/slave3/rmw_input_reg[0]_i_2/O
                         net (fo=1, routed)           1.162    10.095    infra/ipbus/trans/sm/rmw_input_reg[0]_0
    SLICE_X81Y252        LUT5 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.043    10.138 r  infra/ipbus/trans/sm/rmw_input[0]_i_1/O
                         net (fo=2, routed)           0.853    10.991    infra/ipbus/trans/sm/ipb_in[ipb_rdata][0]
    SLICE_X78Y253        LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.040    11.031 r  infra/ipbus/trans/sm/ram_reg_bram_0_i_56/O
                         net (fo=1, routed)           0.557    11.588    infra/ipbus/trans/iface/ram_reg_bram_0_0
    SLICE_X78Y253        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.119    11.707 r  infra/ipbus/trans/iface/ram_reg_bram_0_i_27/O
                         net (fo=4, routed)           2.192    13.899    infra/ipbus/udp_if/ipbus_tx_ram/tx_dia[0]
    RAMB36_X7Y42         RAMB36E2                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_bram_0/DINADIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock ipbus_clk rise edge)
                                                     32.000    32.000 r  
    G10                                               0.000    32.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000    32.000    userClockIbufgds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    32.324 r  userClockIbufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    32.375    userClockIbufgds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    32.375 r  userClockIbufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622    32.997    mgt_freedrpclk_s
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    33.072 r  mgt_freedrpclk_s_BUFG_inst/O
                         net (fo=1254, routed)        1.890    34.962    infra/clocks/clk_mgtfreedrpclk_i
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335    35.297 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.345    35.642    infra/clocks/I
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.717 r  infra/clocks/bufgipb/O
    X2Y3 (CLOCK_ROOT)    net (fo=877, routed)         1.967    37.684    infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_bram_7_0
    RAMB36_X7Y42         RAMB36E2                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_bram_0/CLKARDCLK
                         clock pessimism              0.097    37.780    
                         clock uncertainty           -0.085    37.696    
    RAMB36_X7Y42         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[0])
                                                     -0.579    37.117    infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                         37.117    
                         arrival time                         -13.899    
  -------------------------------------------------------------------
                         slack                                 23.217    

Slack (MET) :             23.337ns  (required time - arrival time)
  Source:                 payload/example/slave5/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ipbus_clk  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_bram_0/DINADIN[4]
                            (rising edge-triggered cell RAMB36E2 clocked by ipbus_clk  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             ipbus_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (ipbus_clk rise@32.000ns - ipbus_clk rise@0.000ns)
  Data Path Delay:        7.621ns  (logic 2.008ns (26.348%)  route 5.613ns (73.652%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.684ns = ( 37.684 - 32.000 ) 
    Source Clock Delay      (SCD):    6.203ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.453ns (routing 0.779ns, distribution 1.674ns)
  Clock Net Delay (Destination): 1.967ns (routing 0.716ns, distribution 1.251ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ipbus_clk rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    userClockIbufgds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.521 r  userClockIbufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.611    userClockIbufgds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.611 r  userClockIbufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.327    mgt_freedrpclk_s
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.410 r  mgt_freedrpclk_s_BUFG_inst/O
                         net (fo=1254, routed)        2.085     3.495    infra/clocks/clk_mgtfreedrpclk_i
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     3.264 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.403     3.667    infra/clocks/I
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.750 r  infra/clocks/bufgipb/O
    X2Y3 (CLOCK_ROOT)    net (fo=877, routed)         2.453     6.203    payload/example/slave5/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X9Y53         RAMB36E2                                     r  payload/example/slave5/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X9Y53         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[4])
                                                      1.381     7.584 r  payload/example/slave5/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOUTADOUT[4]
                         net (fo=1, routed)           0.914     8.498    payload/example/slave7/rmw_input_reg[31]_i_5_0[4]
    SLICE_X86Y249        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.185     8.683 r  payload/example/slave7/rmw_input[4]_i_7/O
                         net (fo=1, routed)           0.000     8.683    payload/example/slave3/rmw_input_reg[4]_i_2_0
    SLICE_X86Y249        MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.058     8.741 r  payload/example/slave3/rmw_input_reg[4]_i_4/O
                         net (fo=1, routed)           0.000     8.741    payload/example/slave3/rmw_input_reg[4]_i_4_n_0
    SLICE_X86Y249        MUXF8 (Prop_F8MUX_BOT_SLICEL_I0_O)
                                                      0.060     8.801 r  payload/example/slave3/rmw_input_reg[4]_i_2/O
                         net (fo=1, routed)           0.903     9.704    infra/ipbus/trans/sm/rmw_input_reg[4]_0
    SLICE_X86Y251        LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.116     9.820 r  infra/ipbus/trans/sm/rmw_input[4]_i_1/O
                         net (fo=2, routed)           1.283    11.103    infra/ipbus/trans/sm/ipb_in[ipb_rdata][4]
    SLICE_X78Y252        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.071    11.174 r  infra/ipbus/trans/sm/ram_reg_bram_0_i_50/O
                         net (fo=1, routed)           0.579    11.753    infra/ipbus/trans/iface/ram_reg_bram_0_5
    SLICE_X78Y252        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.137    11.890 r  infra/ipbus/trans/iface/ram_reg_bram_0_i_23/O
                         net (fo=4, routed)           1.934    13.824    infra/ipbus/udp_if/ipbus_tx_ram/tx_dia[4]
    RAMB36_X7Y42         RAMB36E2                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_bram_0/DINADIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock ipbus_clk rise edge)
                                                     32.000    32.000 r  
    G10                                               0.000    32.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000    32.000    userClockIbufgds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    32.324 r  userClockIbufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    32.375    userClockIbufgds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    32.375 r  userClockIbufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622    32.997    mgt_freedrpclk_s
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    33.072 r  mgt_freedrpclk_s_BUFG_inst/O
                         net (fo=1254, routed)        1.890    34.962    infra/clocks/clk_mgtfreedrpclk_i
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335    35.297 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.345    35.642    infra/clocks/I
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.717 r  infra/clocks/bufgipb/O
    X2Y3 (CLOCK_ROOT)    net (fo=877, routed)         1.967    37.684    infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_bram_7_0
    RAMB36_X7Y42         RAMB36E2                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_bram_0/CLKARDCLK
                         clock pessimism              0.097    37.780    
                         clock uncertainty           -0.085    37.696    
    RAMB36_X7Y42         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[4])
                                                     -0.534    37.162    infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                         37.162    
                         arrival time                         -13.824    
  -------------------------------------------------------------------
                         slack                                 23.337    

Slack (MET) :             23.370ns  (required time - arrival time)
  Source:                 payload/example/slave5/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ipbus_clk  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_bram_0/DINADIN[1]
                            (rising edge-triggered cell RAMB36E2 clocked by ipbus_clk  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             ipbus_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (ipbus_clk rise@32.000ns - ipbus_clk rise@0.000ns)
  Data Path Delay:        7.587ns  (logic 1.983ns (26.137%)  route 5.604ns (73.863%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.684ns = ( 37.684 - 32.000 ) 
    Source Clock Delay      (SCD):    6.203ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.453ns (routing 0.779ns, distribution 1.674ns)
  Clock Net Delay (Destination): 1.967ns (routing 0.716ns, distribution 1.251ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ipbus_clk rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    userClockIbufgds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.521 r  userClockIbufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.611    userClockIbufgds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.611 r  userClockIbufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.327    mgt_freedrpclk_s
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.410 r  mgt_freedrpclk_s_BUFG_inst/O
                         net (fo=1254, routed)        2.085     3.495    infra/clocks/clk_mgtfreedrpclk_i
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     3.264 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.403     3.667    infra/clocks/I
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.750 r  infra/clocks/bufgipb/O
    X2Y3 (CLOCK_ROOT)    net (fo=877, routed)         2.453     6.203    payload/example/slave5/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X9Y53         RAMB36E2                                     r  payload/example/slave5/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X9Y53         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[1])
                                                      1.387     7.590 r  payload/example/slave5/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOUTADOUT[1]
                         net (fo=1, routed)           0.983     8.573    payload/example/slave7/rmw_input_reg[31]_i_5_0[1]
    SLICE_X87Y249        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.130     8.703 r  payload/example/slave7/rmw_input[1]_i_7/O
                         net (fo=1, routed)           0.000     8.703    payload/example/slave3/rmw_input_reg[1]_i_2_0
    SLICE_X87Y249        MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.058     8.761 r  payload/example/slave3/rmw_input_reg[1]_i_4/O
                         net (fo=1, routed)           0.000     8.761    payload/example/slave3/rmw_input_reg[1]_i_4_n_0
    SLICE_X87Y249        MUXF8 (Prop_F8MUX_BOT_SLICEL_I0_O)
                                                      0.060     8.821 r  payload/example/slave3/rmw_input_reg[1]_i_2/O
                         net (fo=1, routed)           1.649    10.470    infra/ipbus/trans/sm/rmw_input_reg[1]_1
    SLICE_X81Y249        LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.043    10.513 r  infra/ipbus/trans/sm/rmw_input[1]_i_1/O
                         net (fo=2, routed)           0.742    11.255    infra/ipbus/trans/sm/ipb_in[ipb_rdata][1]
    SLICE_X77Y253        LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.132    11.387 r  infra/ipbus/trans/sm/ram_reg_bram_0_i_55/O
                         net (fo=1, routed)           0.483    11.870    infra/ipbus/trans/iface/ram_reg_bram_0_1
    SLICE_X77Y253        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.173    12.043 r  infra/ipbus/trans/iface/ram_reg_bram_0_i_26/O
                         net (fo=4, routed)           1.747    13.790    infra/ipbus/udp_if/ipbus_tx_ram/tx_dia[1]
    RAMB36_X7Y42         RAMB36E2                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_bram_0/DINADIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock ipbus_clk rise edge)
                                                     32.000    32.000 r  
    G10                                               0.000    32.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000    32.000    userClockIbufgds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    32.324 r  userClockIbufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    32.375    userClockIbufgds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    32.375 r  userClockIbufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622    32.997    mgt_freedrpclk_s
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    33.072 r  mgt_freedrpclk_s_BUFG_inst/O
                         net (fo=1254, routed)        1.890    34.962    infra/clocks/clk_mgtfreedrpclk_i
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335    35.297 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.345    35.642    infra/clocks/I
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.717 r  infra/clocks/bufgipb/O
    X2Y3 (CLOCK_ROOT)    net (fo=877, routed)         1.967    37.684    infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_bram_7_0
    RAMB36_X7Y42         RAMB36E2                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_bram_0/CLKARDCLK
                         clock pessimism              0.097    37.780    
                         clock uncertainty           -0.085    37.696    
    RAMB36_X7Y42         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[1])
                                                     -0.535    37.161    infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                         37.161    
                         arrival time                         -13.790    
  -------------------------------------------------------------------
                         slack                                 23.370    

Slack (MET) :             23.393ns  (required time - arrival time)
  Source:                 payload/example/slave5/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ipbus_clk  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_bram_1/DINADIN[0]
                            (rising edge-triggered cell RAMB36E2 clocked by ipbus_clk  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             ipbus_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (ipbus_clk rise@32.000ns - ipbus_clk rise@0.000ns)
  Data Path Delay:        7.528ns  (logic 1.896ns (25.186%)  route 5.632ns (74.814%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.692ns = ( 37.692 - 32.000 ) 
    Source Clock Delay      (SCD):    6.203ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.453ns (routing 0.779ns, distribution 1.674ns)
  Clock Net Delay (Destination): 1.975ns (routing 0.716ns, distribution 1.259ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ipbus_clk rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    userClockIbufgds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.521 r  userClockIbufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.611    userClockIbufgds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.611 r  userClockIbufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.327    mgt_freedrpclk_s
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.410 r  mgt_freedrpclk_s_BUFG_inst/O
                         net (fo=1254, routed)        2.085     3.495    infra/clocks/clk_mgtfreedrpclk_i
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     3.264 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.403     3.667    infra/clocks/I
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.750 r  infra/clocks/bufgipb/O
    X2Y3 (CLOCK_ROOT)    net (fo=877, routed)         2.453     6.203    payload/example/slave5/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X9Y53         RAMB36E2                                     r  payload/example/slave5/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X9Y53         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      1.391     7.594 r  payload/example/slave5/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOUTADOUT[0]
                         net (fo=1, routed)           1.036     8.630    payload/example/slave7/rmw_input_reg[31]_i_5_0[0]
    SLICE_X83Y252        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.185     8.815 r  payload/example/slave7/rmw_input[0]_i_7/O
                         net (fo=1, routed)           0.000     8.815    payload/example/slave3/rmw_input_reg[0]_i_2_0
    SLICE_X83Y252        MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.058     8.873 r  payload/example/slave3/rmw_input_reg[0]_i_4/O
                         net (fo=1, routed)           0.000     8.873    payload/example/slave3/rmw_input_reg[0]_i_4_n_0
    SLICE_X83Y252        MUXF8 (Prop_F8MUX_BOT_SLICEL_I0_O)
                                                      0.060     8.933 r  payload/example/slave3/rmw_input_reg[0]_i_2/O
                         net (fo=1, routed)           1.162    10.095    infra/ipbus/trans/sm/rmw_input_reg[0]_0
    SLICE_X81Y252        LUT5 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.043    10.138 r  infra/ipbus/trans/sm/rmw_input[0]_i_1/O
                         net (fo=2, routed)           0.853    10.991    infra/ipbus/trans/sm/ipb_in[ipb_rdata][0]
    SLICE_X78Y253        LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.040    11.031 r  infra/ipbus/trans/sm/ram_reg_bram_0_i_56/O
                         net (fo=1, routed)           0.557    11.588    infra/ipbus/trans/iface/ram_reg_bram_0_0
    SLICE_X78Y253        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.119    11.707 r  infra/ipbus/trans/iface/ram_reg_bram_0_i_27/O
                         net (fo=4, routed)           2.024    13.731    infra/ipbus/udp_if/ipbus_tx_ram/tx_dia[0]
    RAMB36_X7Y43         RAMB36E2                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_bram_1/DINADIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock ipbus_clk rise edge)
                                                     32.000    32.000 r  
    G10                                               0.000    32.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000    32.000    userClockIbufgds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    32.324 r  userClockIbufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    32.375    userClockIbufgds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    32.375 r  userClockIbufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622    32.997    mgt_freedrpclk_s
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    33.072 r  mgt_freedrpclk_s_BUFG_inst/O
                         net (fo=1254, routed)        1.890    34.962    infra/clocks/clk_mgtfreedrpclk_i
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335    35.297 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.345    35.642    infra/clocks/I
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.717 r  infra/clocks/bufgipb/O
    X2Y3 (CLOCK_ROOT)    net (fo=877, routed)         1.975    37.692    infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_bram_7_0
    RAMB36_X7Y43         RAMB36E2                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_bram_1/CLKARDCLK
                         clock pessimism              0.097    37.788    
                         clock uncertainty           -0.085    37.704    
    RAMB36_X7Y43         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[0])
                                                     -0.579    37.125    infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_bram_1
  -------------------------------------------------------------------
                         required time                         37.125    
                         arrival time                         -13.731    
  -------------------------------------------------------------------
                         slack                                 23.393    

Slack (MET) :             23.463ns  (required time - arrival time)
  Source:                 payload/example/slave11/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ipbus_clk  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_bram_0/DINADIN[3]
                            (rising edge-triggered cell RAMB36E2 clocked by ipbus_clk  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             ipbus_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (ipbus_clk rise@32.000ns - ipbus_clk rise@0.000ns)
  Data Path Delay:        7.511ns  (logic 1.960ns (26.095%)  route 5.551ns (73.905%))
  Logic Levels:           6  (LUT5=3 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.684ns = ( 37.684 - 32.000 ) 
    Source Clock Delay      (SCD):    6.210ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.460ns (routing 0.779ns, distribution 1.681ns)
  Clock Net Delay (Destination): 1.967ns (routing 0.716ns, distribution 1.251ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ipbus_clk rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    userClockIbufgds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.521 r  userClockIbufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.611    userClockIbufgds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.611 r  userClockIbufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.327    mgt_freedrpclk_s
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.410 r  mgt_freedrpclk_s_BUFG_inst/O
                         net (fo=1254, routed)        2.085     3.495    infra/clocks/clk_mgtfreedrpclk_i
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     3.264 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.403     3.667    infra/clocks/I
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.750 r  infra/clocks/bufgipb/O
    X2Y3 (CLOCK_ROOT)    net (fo=877, routed)         2.460     6.210    payload/example/slave11/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X9Y52         RAMB36E2                                     r  payload/example/slave11/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X9Y52         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[3])
                                                      1.375     7.585 r  payload/example/slave11/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOUTADOUT[3]
                         net (fo=1, routed)           0.954     8.539    payload/example/slave11/ipbr[11][ipb_rdata][3]
    SLICE_X86Y251        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.173     8.712 r  payload/example/slave11/rmw_input[3]_i_8/O
                         net (fo=1, routed)           0.000     8.712    payload/example/slave11/rmw_input[3]_i_8_n_0
    SLICE_X86Y251        MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.058     8.770 r  payload/example/slave11/rmw_input_reg[3]_i_5/O
                         net (fo=1, routed)           0.000     8.770    payload/example/slave3/rmw_input_reg[3]
    SLICE_X86Y251        MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.059     8.829 r  payload/example/slave3/rmw_input_reg[3]_i_2/O
                         net (fo=1, routed)           1.506    10.335    infra/ipbus/trans/sm/rmw_input_reg[3]_0
    SLICE_X81Y251        LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.043    10.378 r  infra/ipbus/trans/sm/rmw_input[3]_i_1/O
                         net (fo=2, routed)           0.763    11.141    infra/ipbus/trans/sm/ipb_in[ipb_rdata][3]
    SLICE_X76Y251        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.075    11.216 r  infra/ipbus/trans/sm/ram_reg_bram_0_i_52/O
                         net (fo=1, routed)           0.626    11.842    infra/ipbus/trans/iface/ram_reg_bram_0_4
    SLICE_X76Y251        LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.177    12.019 r  infra/ipbus/trans/iface/ram_reg_bram_0_i_24/O
                         net (fo=4, routed)           1.702    13.721    infra/ipbus/udp_if/ipbus_tx_ram/tx_dia[3]
    RAMB36_X7Y42         RAMB36E2                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_bram_0/DINADIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock ipbus_clk rise edge)
                                                     32.000    32.000 r  
    G10                                               0.000    32.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000    32.000    userClockIbufgds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    32.324 r  userClockIbufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    32.375    userClockIbufgds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    32.375 r  userClockIbufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622    32.997    mgt_freedrpclk_s
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    33.072 r  mgt_freedrpclk_s_BUFG_inst/O
                         net (fo=1254, routed)        1.890    34.962    infra/clocks/clk_mgtfreedrpclk_i
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335    35.297 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.345    35.642    infra/clocks/I
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.717 r  infra/clocks/bufgipb/O
    X2Y3 (CLOCK_ROOT)    net (fo=877, routed)         1.967    37.684    infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_bram_7_0
    RAMB36_X7Y42         RAMB36E2                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_bram_0/CLKARDCLK
                         clock pessimism              0.097    37.780    
                         clock uncertainty           -0.085    37.696    
    RAMB36_X7Y42         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[3])
                                                     -0.511    37.185    infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                         37.185    
                         arrival time                         -13.721    
  -------------------------------------------------------------------
                         slack                                 23.463    

Slack (MET) :             23.538ns  (required time - arrival time)
  Source:                 payload/example/slave5/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ipbus_clk  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_bram_1/DINADIN[1]
                            (rising edge-triggered cell RAMB36E2 clocked by ipbus_clk  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             ipbus_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (ipbus_clk rise@32.000ns - ipbus_clk rise@0.000ns)
  Data Path Delay:        7.427ns  (logic 1.983ns (26.700%)  route 5.444ns (73.300%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.692ns = ( 37.692 - 32.000 ) 
    Source Clock Delay      (SCD):    6.203ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.453ns (routing 0.779ns, distribution 1.674ns)
  Clock Net Delay (Destination): 1.975ns (routing 0.716ns, distribution 1.259ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ipbus_clk rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    userClockIbufgds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.521 r  userClockIbufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.611    userClockIbufgds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.611 r  userClockIbufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.327    mgt_freedrpclk_s
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.410 r  mgt_freedrpclk_s_BUFG_inst/O
                         net (fo=1254, routed)        2.085     3.495    infra/clocks/clk_mgtfreedrpclk_i
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     3.264 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.403     3.667    infra/clocks/I
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.750 r  infra/clocks/bufgipb/O
    X2Y3 (CLOCK_ROOT)    net (fo=877, routed)         2.453     6.203    payload/example/slave5/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X9Y53         RAMB36E2                                     r  payload/example/slave5/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X9Y53         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[1])
                                                      1.387     7.590 r  payload/example/slave5/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOUTADOUT[1]
                         net (fo=1, routed)           0.983     8.573    payload/example/slave7/rmw_input_reg[31]_i_5_0[1]
    SLICE_X87Y249        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.130     8.703 r  payload/example/slave7/rmw_input[1]_i_7/O
                         net (fo=1, routed)           0.000     8.703    payload/example/slave3/rmw_input_reg[1]_i_2_0
    SLICE_X87Y249        MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.058     8.761 r  payload/example/slave3/rmw_input_reg[1]_i_4/O
                         net (fo=1, routed)           0.000     8.761    payload/example/slave3/rmw_input_reg[1]_i_4_n_0
    SLICE_X87Y249        MUXF8 (Prop_F8MUX_BOT_SLICEL_I0_O)
                                                      0.060     8.821 r  payload/example/slave3/rmw_input_reg[1]_i_2/O
                         net (fo=1, routed)           1.649    10.470    infra/ipbus/trans/sm/rmw_input_reg[1]_1
    SLICE_X81Y249        LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.043    10.513 r  infra/ipbus/trans/sm/rmw_input[1]_i_1/O
                         net (fo=2, routed)           0.742    11.255    infra/ipbus/trans/sm/ipb_in[ipb_rdata][1]
    SLICE_X77Y253        LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.132    11.387 r  infra/ipbus/trans/sm/ram_reg_bram_0_i_55/O
                         net (fo=1, routed)           0.483    11.870    infra/ipbus/trans/iface/ram_reg_bram_0_1
    SLICE_X77Y253        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.173    12.043 r  infra/ipbus/trans/iface/ram_reg_bram_0_i_26/O
                         net (fo=4, routed)           1.587    13.630    infra/ipbus/udp_if/ipbus_tx_ram/tx_dia[1]
    RAMB36_X7Y43         RAMB36E2                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_bram_1/DINADIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock ipbus_clk rise edge)
                                                     32.000    32.000 r  
    G10                                               0.000    32.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000    32.000    userClockIbufgds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    32.324 r  userClockIbufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    32.375    userClockIbufgds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    32.375 r  userClockIbufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622    32.997    mgt_freedrpclk_s
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    33.072 r  mgt_freedrpclk_s_BUFG_inst/O
                         net (fo=1254, routed)        1.890    34.962    infra/clocks/clk_mgtfreedrpclk_i
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335    35.297 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.345    35.642    infra/clocks/I
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.717 r  infra/clocks/bufgipb/O
    X2Y3 (CLOCK_ROOT)    net (fo=877, routed)         1.975    37.692    infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_bram_7_0
    RAMB36_X7Y43         RAMB36E2                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_bram_1/CLKARDCLK
                         clock pessimism              0.097    37.788    
                         clock uncertainty           -0.085    37.704    
    RAMB36_X7Y43         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[1])
                                                     -0.535    37.169    infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_bram_1
  -------------------------------------------------------------------
                         required time                         37.169    
                         arrival time                         -13.630    
  -------------------------------------------------------------------
                         slack                                 23.538    

Slack (MET) :             23.545ns  (required time - arrival time)
  Source:                 payload/example/slave4/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ipbus_clk  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_bram_2/DINADIN[2]
                            (rising edge-triggered cell RAMB36E2 clocked by ipbus_clk  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             ipbus_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (ipbus_clk rise@32.000ns - ipbus_clk rise@0.000ns)
  Data Path Delay:        7.436ns  (logic 1.978ns (26.600%)  route 5.458ns (73.400%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.697ns = ( 37.697 - 32.000 ) 
    Source Clock Delay      (SCD):    6.221ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.471ns (routing 0.779ns, distribution 1.692ns)
  Clock Net Delay (Destination): 1.980ns (routing 0.716ns, distribution 1.264ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ipbus_clk rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    userClockIbufgds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.521 r  userClockIbufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.611    userClockIbufgds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.611 r  userClockIbufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.327    mgt_freedrpclk_s
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.410 r  mgt_freedrpclk_s_BUFG_inst/O
                         net (fo=1254, routed)        2.085     3.495    infra/clocks/clk_mgtfreedrpclk_i
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     3.264 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.403     3.667    infra/clocks/I
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.750 r  infra/clocks/bufgipb/O
    X2Y3 (CLOCK_ROOT)    net (fo=877, routed)         2.471     6.221    payload/example/slave4/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X9Y48         RAMB36E2                                     r  payload/example/slave4/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X9Y48         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[2])
                                                      1.390     7.611 r  payload/example/slave4/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOUTADOUT[2]
                         net (fo=1, routed)           0.961     8.572    payload/example/slave7/rmw_input_reg[31]_i_5_2[2]
    SLICE_X86Y253        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.173     8.745 r  payload/example/slave7/rmw_input[2]_i_7/O
                         net (fo=1, routed)           0.000     8.745    payload/example/slave3/rmw_input_reg[2]_i_2_0
    SLICE_X86Y253        MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.058     8.803 r  payload/example/slave3/rmw_input_reg[2]_i_4/O
                         net (fo=1, routed)           0.000     8.803    payload/example/slave3/rmw_input_reg[2]_i_4_n_0
    SLICE_X86Y253        MUXF8 (Prop_F8MUX_BOT_SLICEL_I0_O)
                                                      0.060     8.863 r  payload/example/slave3/rmw_input_reg[2]_i_2/O
                         net (fo=1, routed)           1.866    10.729    infra/ipbus/trans/sm/rmw_input_reg[2]_0
    SLICE_X81Y252        LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.040    10.769 r  infra/ipbus/trans/sm/rmw_input[2]_i_1/O
                         net (fo=2, routed)           0.969    11.738    infra/ipbus/trans/sm/ipb_in[ipb_rdata][2]
    SLICE_X77Y255        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.185    11.923 r  infra/ipbus/trans/sm/ram_reg_bram_0_i_53/O
                         net (fo=1, routed)           0.356    12.279    infra/ipbus/trans/iface/ram_reg_bram_0_3
    SLICE_X77Y253        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.072    12.351 r  infra/ipbus/trans/iface/ram_reg_bram_0_i_25/O
                         net (fo=4, routed)           1.306    13.657    infra/ipbus/udp_if/ipbus_tx_ram/tx_dia[2]
    RAMB36_X7Y44         RAMB36E2                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_bram_2/DINADIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock ipbus_clk rise edge)
                                                     32.000    32.000 r  
    G10                                               0.000    32.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000    32.000    userClockIbufgds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    32.324 r  userClockIbufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    32.375    userClockIbufgds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    32.375 r  userClockIbufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622    32.997    mgt_freedrpclk_s
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    33.072 r  mgt_freedrpclk_s_BUFG_inst/O
                         net (fo=1254, routed)        1.890    34.962    infra/clocks/clk_mgtfreedrpclk_i
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335    35.297 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.345    35.642    infra/clocks/I
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.717 r  infra/clocks/bufgipb/O
    X2Y3 (CLOCK_ROOT)    net (fo=877, routed)         1.980    37.697    infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_bram_7_0
    RAMB36_X7Y44         RAMB36E2                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_bram_2/CLKARDCLK
                         clock pessimism              0.097    37.793    
                         clock uncertainty           -0.085    37.709    
    RAMB36_X7Y44         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[2])
                                                     -0.506    37.203    infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_bram_2
  -------------------------------------------------------------------
                         required time                         37.203    
                         arrival time                         -13.657    
  -------------------------------------------------------------------
                         slack                                 23.545    

Slack (MET) :             23.554ns  (required time - arrival time)
  Source:                 payload/example/slave11/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ipbus_clk  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_bram_1/DINADIN[3]
                            (rising edge-triggered cell RAMB36E2 clocked by ipbus_clk  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             ipbus_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (ipbus_clk rise@32.000ns - ipbus_clk rise@0.000ns)
  Data Path Delay:        7.428ns  (logic 1.960ns (26.387%)  route 5.468ns (73.613%))
  Logic Levels:           6  (LUT5=3 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.692ns = ( 37.692 - 32.000 ) 
    Source Clock Delay      (SCD):    6.210ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.460ns (routing 0.779ns, distribution 1.681ns)
  Clock Net Delay (Destination): 1.975ns (routing 0.716ns, distribution 1.259ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ipbus_clk rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    userClockIbufgds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.521 r  userClockIbufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.611    userClockIbufgds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.611 r  userClockIbufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.327    mgt_freedrpclk_s
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.410 r  mgt_freedrpclk_s_BUFG_inst/O
                         net (fo=1254, routed)        2.085     3.495    infra/clocks/clk_mgtfreedrpclk_i
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     3.264 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.403     3.667    infra/clocks/I
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.750 r  infra/clocks/bufgipb/O
    X2Y3 (CLOCK_ROOT)    net (fo=877, routed)         2.460     6.210    payload/example/slave11/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X9Y52         RAMB36E2                                     r  payload/example/slave11/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X9Y52         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[3])
                                                      1.375     7.585 r  payload/example/slave11/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOUTADOUT[3]
                         net (fo=1, routed)           0.954     8.539    payload/example/slave11/ipbr[11][ipb_rdata][3]
    SLICE_X86Y251        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.173     8.712 r  payload/example/slave11/rmw_input[3]_i_8/O
                         net (fo=1, routed)           0.000     8.712    payload/example/slave11/rmw_input[3]_i_8_n_0
    SLICE_X86Y251        MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.058     8.770 r  payload/example/slave11/rmw_input_reg[3]_i_5/O
                         net (fo=1, routed)           0.000     8.770    payload/example/slave3/rmw_input_reg[3]
    SLICE_X86Y251        MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.059     8.829 r  payload/example/slave3/rmw_input_reg[3]_i_2/O
                         net (fo=1, routed)           1.506    10.335    infra/ipbus/trans/sm/rmw_input_reg[3]_0
    SLICE_X81Y251        LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.043    10.378 r  infra/ipbus/trans/sm/rmw_input[3]_i_1/O
                         net (fo=2, routed)           0.763    11.141    infra/ipbus/trans/sm/ipb_in[ipb_rdata][3]
    SLICE_X76Y251        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.075    11.216 r  infra/ipbus/trans/sm/ram_reg_bram_0_i_52/O
                         net (fo=1, routed)           0.626    11.842    infra/ipbus/trans/iface/ram_reg_bram_0_4
    SLICE_X76Y251        LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.177    12.019 r  infra/ipbus/trans/iface/ram_reg_bram_0_i_24/O
                         net (fo=4, routed)           1.619    13.638    infra/ipbus/udp_if/ipbus_tx_ram/tx_dia[3]
    RAMB36_X7Y43         RAMB36E2                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_bram_1/DINADIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock ipbus_clk rise edge)
                                                     32.000    32.000 r  
    G10                                               0.000    32.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000    32.000    userClockIbufgds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    32.324 r  userClockIbufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    32.375    userClockIbufgds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    32.375 r  userClockIbufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622    32.997    mgt_freedrpclk_s
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    33.072 r  mgt_freedrpclk_s_BUFG_inst/O
                         net (fo=1254, routed)        1.890    34.962    infra/clocks/clk_mgtfreedrpclk_i
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335    35.297 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.345    35.642    infra/clocks/I
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.717 r  infra/clocks/bufgipb/O
    X2Y3 (CLOCK_ROOT)    net (fo=877, routed)         1.975    37.692    infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_bram_7_0
    RAMB36_X7Y43         RAMB36E2                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_bram_1/CLKARDCLK
                         clock pessimism              0.097    37.788    
                         clock uncertainty           -0.085    37.704    
    RAMB36_X7Y43         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[3])
                                                     -0.511    37.193    infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_bram_1
  -------------------------------------------------------------------
                         required time                         37.193    
                         arrival time                         -13.638    
  -------------------------------------------------------------------
                         slack                                 23.554    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 infra/ipbus/trans/iface/rxf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ipbus_clk  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            infra/ipbus/trans/sm/addr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ipbus_clk  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             ipbus_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ipbus_clk rise@0.000ns - ipbus_clk rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.063ns (41.447%)  route 0.089ns (58.553%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.181ns
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Net Delay (Source):      1.012ns (routing 0.354ns, distribution 0.658ns)
  Clock Net Delay (Destination): 1.180ns (routing 0.392ns, distribution 0.788ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ipbus_clk rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    userClockIbufgds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.202 r  userClockIbufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.230    userClockIbufgds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.230 r  userClockIbufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.579    mgt_freedrpclk_s
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.606 r  mgt_freedrpclk_s_BUFG_inst/O
                         net (fo=1254, routed)        0.889     1.495    infra/clocks/clk_mgtfreedrpclk_i
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     1.765 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.166     1.931    infra/clocks/I
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.958 r  infra/clocks/bufgipb/O
    X2Y3 (CLOCK_ROOT)    net (fo=877, routed)         1.012     2.970    infra/ipbus/trans/iface/raddr_reg[8]_0
    SLICE_X81Y254        FDRE                                         r  infra/ipbus/trans/iface/rxf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y254        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     3.018 r  infra/ipbus/trans/iface/rxf_reg[2]/Q
                         net (fo=5, routed)           0.075     3.093    infra/ipbus/trans/iface/rxf_reg[31]_0[2]
    SLICE_X80Y254        LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.015     3.108 r  infra/ipbus/trans/iface/addr[2]_i_1/O
                         net (fo=1, routed)           0.014     3.122    infra/ipbus/trans/sm/addr_reg[15]_6[1]
    SLICE_X80Y254        FDRE                                         r  infra/ipbus/trans/sm/addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ipbus_clk rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    userClockIbufgds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.457 r  userClockIbufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.505    userClockIbufgds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.505 r  userClockIbufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.913    mgt_freedrpclk_s
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.944 r  mgt_freedrpclk_s_BUFG_inst/O
                         net (fo=1254, routed)        1.025     1.969    infra/clocks/clk_mgtfreedrpclk_i
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     1.762 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.208     1.970    infra/clocks/I
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.001 r  infra/clocks/bufgipb/O
    X2Y3 (CLOCK_ROOT)    net (fo=877, routed)         1.180     3.181    infra/ipbus/trans/sm/timer_reg[7]_0
    SLICE_X80Y254        FDRE                                         r  infra/ipbus/trans/sm/addr_reg[2]/C
                         clock pessimism             -0.151     3.031    
    SLICE_X80Y254        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.056     3.087    infra/ipbus/trans/sm/addr_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.087    
                         arrival time                           3.122    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 infra/ipbus/trans/sm/rmw_write_reg/C
                            (rising edge-triggered cell FDRE clocked by ipbus_clk  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            infra/ipbus/trans/sm/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ipbus_clk  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             ipbus_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ipbus_clk rise@0.000ns - ipbus_clk rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.064ns (42.384%)  route 0.087ns (57.616%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.186ns
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Net Delay (Source):      1.007ns (routing 0.354ns, distribution 0.653ns)
  Clock Net Delay (Destination): 1.185ns (routing 0.392ns, distribution 0.793ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ipbus_clk rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    userClockIbufgds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.202 r  userClockIbufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.230    userClockIbufgds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.230 r  userClockIbufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.579    mgt_freedrpclk_s
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.606 r  mgt_freedrpclk_s_BUFG_inst/O
                         net (fo=1254, routed)        0.889     1.495    infra/clocks/clk_mgtfreedrpclk_i
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     1.765 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.166     1.931    infra/clocks/I
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.958 r  infra/clocks/bufgipb/O
    X2Y3 (CLOCK_ROOT)    net (fo=877, routed)         1.007     2.965    infra/ipbus/trans/sm/timer_reg[7]_0
    SLICE_X77Y250        FDRE                                         r  infra/ipbus/trans/sm/rmw_write_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y250        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     3.014 f  infra/ipbus/trans/sm/rmw_write_reg/Q
                         net (fo=7, routed)           0.071     3.085    infra/ipbus/trans/sm/rmw_write_reg_n_0
    SLICE_X77Y251        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.015     3.100 r  infra/ipbus/trans/sm/FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.016     3.116    infra/ipbus/trans/sm/FSM_onehot_state[2]_i_1_n_0
    SLICE_X77Y251        FDRE                                         r  infra/ipbus/trans/sm/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ipbus_clk rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    userClockIbufgds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.457 r  userClockIbufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.505    userClockIbufgds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.505 r  userClockIbufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.913    mgt_freedrpclk_s
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.944 r  mgt_freedrpclk_s_BUFG_inst/O
                         net (fo=1254, routed)        1.025     1.969    infra/clocks/clk_mgtfreedrpclk_i
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     1.762 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.208     1.970    infra/clocks/I
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.001 r  infra/clocks/bufgipb/O
    X2Y3 (CLOCK_ROOT)    net (fo=877, routed)         1.185     3.186    infra/ipbus/trans/sm/timer_reg[7]_0
    SLICE_X77Y251        FDRE                                         r  infra/ipbus/trans/sm/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.172     3.014    
    SLICE_X77Y251        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     3.070    infra/ipbus/trans/sm/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.070    
                         arrival time                           3.116    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 infra/ipbus/trans/sm/rmw_coeff_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by ipbus_clk  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            infra/ipbus/trans/sm/rmw_result_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by ipbus_clk  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             ipbus_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ipbus_clk rise@0.000ns - ipbus_clk rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.093ns (64.583%)  route 0.051ns (35.417%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.188ns
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Net Delay (Source):      1.006ns (routing 0.354ns, distribution 0.652ns)
  Clock Net Delay (Destination): 1.187ns (routing 0.392ns, distribution 0.795ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ipbus_clk rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    userClockIbufgds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.202 r  userClockIbufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.230    userClockIbufgds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.230 r  userClockIbufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.579    mgt_freedrpclk_s
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.606 r  mgt_freedrpclk_s_BUFG_inst/O
                         net (fo=1254, routed)        0.889     1.495    infra/clocks/clk_mgtfreedrpclk_i
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     1.765 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.166     1.931    infra/clocks/I
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.958 r  infra/clocks/bufgipb/O
    X2Y3 (CLOCK_ROOT)    net (fo=877, routed)         1.006     2.964    infra/ipbus/trans/sm/timer_reg[7]_0
    SLICE_X76Y260        FDRE                                         r  infra/ipbus/trans/sm/rmw_coeff_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y260        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.048     3.012 r  infra/ipbus/trans/sm/rmw_coeff_reg[31]/Q
                         net (fo=1, routed)           0.035     3.047    infra/ipbus/trans/sm/rmw_coeff[31]
    SLICE_X76Y260        LUT5 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.045     3.092 r  infra/ipbus/trans/sm/rmw_result[31]_i_2/O
                         net (fo=1, routed)           0.016     3.108    infra/ipbus/trans/sm/rmw_result[31]
    SLICE_X76Y260        FDRE                                         r  infra/ipbus/trans/sm/rmw_result_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock ipbus_clk rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    userClockIbufgds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.457 r  userClockIbufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.505    userClockIbufgds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.505 r  userClockIbufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.913    mgt_freedrpclk_s
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.944 r  mgt_freedrpclk_s_BUFG_inst/O
                         net (fo=1254, routed)        1.025     1.969    infra/clocks/clk_mgtfreedrpclk_i
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     1.762 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.208     1.970    infra/clocks/I
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.001 r  infra/clocks/bufgipb/O
    X2Y3 (CLOCK_ROOT)    net (fo=877, routed)         1.187     3.188    infra/ipbus/trans/sm/timer_reg[7]_0
    SLICE_X76Y260        FDRE                                         r  infra/ipbus/trans/sm/rmw_result_reg[31]/C
                         clock pessimism             -0.183     3.005    
    SLICE_X76Y260        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.056     3.061    infra/ipbus/trans/sm/rmw_result_reg[31]
  -------------------------------------------------------------------
                         required time                         -3.061    
                         arrival time                           3.108    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 infra/ipbus/trans/sm/rmw_coeff_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by ipbus_clk  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            infra/ipbus/trans/sm/rmw_result_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ipbus_clk  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             ipbus_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ipbus_clk rise@0.000ns - ipbus_clk rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.093ns (64.583%)  route 0.051ns (35.417%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.196ns
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Net Delay (Source):      1.013ns (routing 0.354ns, distribution 0.659ns)
  Clock Net Delay (Destination): 1.195ns (routing 0.392ns, distribution 0.803ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ipbus_clk rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    userClockIbufgds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.202 r  userClockIbufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.230    userClockIbufgds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.230 r  userClockIbufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.579    mgt_freedrpclk_s
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.606 r  mgt_freedrpclk_s_BUFG_inst/O
                         net (fo=1254, routed)        0.889     1.495    infra/clocks/clk_mgtfreedrpclk_i
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     1.765 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.166     1.931    infra/clocks/I
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.958 r  infra/clocks/bufgipb/O
    X2Y3 (CLOCK_ROOT)    net (fo=877, routed)         1.013     2.971    infra/ipbus/trans/sm/timer_reg[7]_0
    SLICE_X79Y260        FDRE                                         r  infra/ipbus/trans/sm/rmw_coeff_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y260        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.048     3.019 r  infra/ipbus/trans/sm/rmw_coeff_reg[16]/Q
                         net (fo=1, routed)           0.035     3.054    infra/ipbus/trans/sm/rmw_coeff[16]
    SLICE_X79Y260        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.045     3.099 r  infra/ipbus/trans/sm/rmw_result[16]_i_1/O
                         net (fo=1, routed)           0.016     3.115    infra/ipbus/trans/sm/rmw_result[16]
    SLICE_X79Y260        FDRE                                         r  infra/ipbus/trans/sm/rmw_result_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ipbus_clk rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    userClockIbufgds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.457 r  userClockIbufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.505    userClockIbufgds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.505 r  userClockIbufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.913    mgt_freedrpclk_s
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.944 r  mgt_freedrpclk_s_BUFG_inst/O
                         net (fo=1254, routed)        1.025     1.969    infra/clocks/clk_mgtfreedrpclk_i
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     1.762 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.208     1.970    infra/clocks/I
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.001 r  infra/clocks/bufgipb/O
    X2Y3 (CLOCK_ROOT)    net (fo=877, routed)         1.195     3.196    infra/ipbus/trans/sm/timer_reg[7]_0
    SLICE_X79Y260        FDRE                                         r  infra/ipbus/trans/sm/rmw_result_reg[16]/C
                         clock pessimism             -0.184     3.012    
    SLICE_X79Y260        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.056     3.068    infra/ipbus/trans/sm/rmw_result_reg[16]
  -------------------------------------------------------------------
                         required time                         -3.068    
                         arrival time                           3.115    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 infra/ipbus/trans/iface/waddr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ipbus_clk  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            infra/ipbus/trans/iface/haddr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ipbus_clk  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             ipbus_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ipbus_clk rise@0.000ns - ipbus_clk rise@0.000ns)
  Data Path Delay:        0.166ns  (logic 0.049ns (29.518%)  route 0.117ns (70.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.132ns
    Source Clock Delay      (SCD):    2.930ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Net Delay (Source):      0.972ns (routing 0.354ns, distribution 0.618ns)
  Clock Net Delay (Destination): 1.131ns (routing 0.392ns, distribution 0.739ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ipbus_clk rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    userClockIbufgds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.202 r  userClockIbufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.230    userClockIbufgds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.230 r  userClockIbufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.579    mgt_freedrpclk_s
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.606 r  mgt_freedrpclk_s_BUFG_inst/O
                         net (fo=1254, routed)        0.889     1.495    infra/clocks/clk_mgtfreedrpclk_i
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     1.765 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.166     1.931    infra/clocks/I
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.958 r  infra/clocks/bufgipb/O
    X2Y3 (CLOCK_ROOT)    net (fo=877, routed)         0.972     2.930    infra/ipbus/trans/iface/raddr_reg[8]_0
    SLICE_X75Y251        FDRE                                         r  infra/ipbus/trans/iface/waddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y251        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     2.979 r  infra/ipbus/trans/iface/waddr_reg[2]/Q
                         net (fo=3, routed)           0.117     3.096    infra/ipbus/trans/iface/waddr_reg__0[2]
    SLICE_X74Y250        FDRE                                         r  infra/ipbus/trans/iface/haddr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ipbus_clk rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    userClockIbufgds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.457 r  userClockIbufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.505    userClockIbufgds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.505 r  userClockIbufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.913    mgt_freedrpclk_s
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.944 r  mgt_freedrpclk_s_BUFG_inst/O
                         net (fo=1254, routed)        1.025     1.969    infra/clocks/clk_mgtfreedrpclk_i
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     1.762 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.208     1.970    infra/clocks/I
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.001 r  infra/clocks/bufgipb/O
    X2Y3 (CLOCK_ROOT)    net (fo=877, routed)         1.131     3.132    infra/ipbus/trans/iface/raddr_reg[8]_0
    SLICE_X74Y250        FDRE                                         r  infra/ipbus/trans/iface/haddr_reg[2]/C
                         clock pessimism             -0.140     2.993    
    SLICE_X74Y250        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.056     3.049    infra/ipbus/trans/iface/haddr_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.049    
                         arrival time                           3.096    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 infra/ipbus/trans/sm/timer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ipbus_clk  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            infra/ipbus/trans/sm/timer_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ipbus_clk  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             ipbus_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ipbus_clk rise@0.000ns - ipbus_clk rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.064ns (58.716%)  route 0.045ns (41.284%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.183ns
    Source Clock Delay      (SCD):    2.966ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Net Delay (Source):      1.008ns (routing 0.354ns, distribution 0.654ns)
  Clock Net Delay (Destination): 1.182ns (routing 0.392ns, distribution 0.790ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ipbus_clk rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    userClockIbufgds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.202 r  userClockIbufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.230    userClockIbufgds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.230 r  userClockIbufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.579    mgt_freedrpclk_s
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.606 r  mgt_freedrpclk_s_BUFG_inst/O
                         net (fo=1254, routed)        0.889     1.495    infra/clocks/clk_mgtfreedrpclk_i
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     1.765 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.166     1.931    infra/clocks/I
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.958 r  infra/clocks/bufgipb/O
    X2Y3 (CLOCK_ROOT)    net (fo=877, routed)         1.008     2.966    infra/ipbus/trans/sm/timer_reg[7]_0
    SLICE_X78Y251        FDRE                                         r  infra/ipbus/trans/sm/timer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y251        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     3.015 r  infra/ipbus/trans/sm/timer_reg[5]/Q
                         net (fo=2, routed)           0.033     3.048    infra/ipbus/trans/sm/timer_reg__0[5]
    SLICE_X78Y251        LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.015     3.063 r  infra/ipbus/trans/sm/timer[5]_i_1/O
                         net (fo=1, routed)           0.012     3.075    infra/ipbus/trans/sm/plusOp__3[5]
    SLICE_X78Y251        FDRE                                         r  infra/ipbus/trans/sm/timer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ipbus_clk rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    userClockIbufgds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.457 r  userClockIbufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.505    userClockIbufgds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.505 r  userClockIbufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.913    mgt_freedrpclk_s
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.944 r  mgt_freedrpclk_s_BUFG_inst/O
                         net (fo=1254, routed)        1.025     1.969    infra/clocks/clk_mgtfreedrpclk_i
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     1.762 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.208     1.970    infra/clocks/I
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.001 r  infra/clocks/bufgipb/O
    X2Y3 (CLOCK_ROOT)    net (fo=877, routed)         1.182     3.183    infra/ipbus/trans/sm/timer_reg[7]_0
    SLICE_X78Y251        FDRE                                         r  infra/ipbus/trans/sm/timer_reg[5]/C
                         clock pessimism             -0.213     2.971    
    SLICE_X78Y251        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.056     3.027    infra/ipbus/trans/sm/timer_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.027    
                         arrival time                           3.075    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 infra/ipbus/trans/sm/words_todo_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ipbus_clk  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            infra/ipbus/trans/sm/words_todo_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ipbus_clk  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             ipbus_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ipbus_clk rise@0.000ns - ipbus_clk rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.064ns (58.716%)  route 0.045ns (41.284%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.185ns
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Net Delay (Source):      1.012ns (routing 0.354ns, distribution 0.658ns)
  Clock Net Delay (Destination): 1.184ns (routing 0.392ns, distribution 0.792ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ipbus_clk rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    userClockIbufgds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.202 r  userClockIbufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.230    userClockIbufgds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.230 r  userClockIbufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.579    mgt_freedrpclk_s
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.606 r  mgt_freedrpclk_s_BUFG_inst/O
                         net (fo=1254, routed)        0.889     1.495    infra/clocks/clk_mgtfreedrpclk_i
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     1.765 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.166     1.931    infra/clocks/I
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.958 r  infra/clocks/bufgipb/O
    X2Y3 (CLOCK_ROOT)    net (fo=877, routed)         1.012     2.970    infra/ipbus/trans/sm/timer_reg[7]_0
    SLICE_X81Y255        FDRE                                         r  infra/ipbus/trans/sm/words_todo_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y255        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     3.019 r  infra/ipbus/trans/sm/words_todo_reg[5]/Q
                         net (fo=2, routed)           0.033     3.052    infra/ipbus/trans/sm/words_todo[5]
    SLICE_X81Y255        LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.015     3.067 r  infra/ipbus/trans/sm/words_todo[5]_i_1/O
                         net (fo=1, routed)           0.012     3.079    infra/ipbus/trans/sm/words_todo[5]_i_1_n_0
    SLICE_X81Y255        FDRE                                         r  infra/ipbus/trans/sm/words_todo_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ipbus_clk rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    userClockIbufgds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.457 r  userClockIbufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.505    userClockIbufgds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.505 r  userClockIbufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.913    mgt_freedrpclk_s
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.944 r  mgt_freedrpclk_s_BUFG_inst/O
                         net (fo=1254, routed)        1.025     1.969    infra/clocks/clk_mgtfreedrpclk_i
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     1.762 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.208     1.970    infra/clocks/I
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.001 r  infra/clocks/bufgipb/O
    X2Y3 (CLOCK_ROOT)    net (fo=877, routed)         1.184     3.185    infra/ipbus/trans/sm/timer_reg[7]_0
    SLICE_X81Y255        FDRE                                         r  infra/ipbus/trans/sm/words_todo_reg[5]/C
                         clock pessimism             -0.211     2.975    
    SLICE_X81Y255        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.056     3.031    infra/ipbus/trans/sm/words_todo_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.031    
                         arrival time                           3.079    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 payload/example/RxLed/lgen[0].scnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ipbus_clk  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            payload/example/RxLed/lgen[0].scnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ipbus_clk  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             ipbus_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ipbus_clk rise@0.000ns - ipbus_clk rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.094ns (66.667%)  route 0.047ns (33.333%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.214ns
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Net Delay (Source):      1.034ns (routing 0.354ns, distribution 0.680ns)
  Clock Net Delay (Destination): 1.213ns (routing 0.392ns, distribution 0.821ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ipbus_clk rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    userClockIbufgds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.202 r  userClockIbufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.230    userClockIbufgds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.230 r  userClockIbufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.579    mgt_freedrpclk_s
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.606 r  mgt_freedrpclk_s_BUFG_inst/O
                         net (fo=1254, routed)        0.889     1.495    infra/clocks/clk_mgtfreedrpclk_i
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     1.765 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.166     1.931    infra/clocks/I
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.958 r  infra/clocks/bufgipb/O
    X2Y3 (CLOCK_ROOT)    net (fo=877, routed)         1.034     2.992    payload/example/RxLed/CLK
    SLICE_X91Y236        FDRE                                         r  payload/example/RxLed/lgen[0].scnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y236        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     3.041 r  payload/example/RxLed/lgen[0].scnt_reg[3]/Q
                         net (fo=5, routed)           0.035     3.076    payload/example/RxLed/lgen[0].scnt_reg__0[3]
    SLICE_X91Y236        LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.045     3.121 r  payload/example/RxLed/lgen[0].scnt[5]_i_1__0/O
                         net (fo=1, routed)           0.012     3.133    payload/example/RxLed/plusOp__0[5]
    SLICE_X91Y236        FDRE                                         r  payload/example/RxLed/lgen[0].scnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ipbus_clk rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    userClockIbufgds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.457 r  userClockIbufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.505    userClockIbufgds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.505 r  userClockIbufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.913    mgt_freedrpclk_s
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.944 r  mgt_freedrpclk_s_BUFG_inst/O
                         net (fo=1254, routed)        1.025     1.969    infra/clocks/clk_mgtfreedrpclk_i
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     1.762 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.208     1.970    infra/clocks/I
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.001 r  infra/clocks/bufgipb/O
    X2Y3 (CLOCK_ROOT)    net (fo=877, routed)         1.213     3.214    payload/example/RxLed/CLK
    SLICE_X91Y236        FDRE                                         r  payload/example/RxLed/lgen[0].scnt_reg[5]/C
                         clock pessimism             -0.187     3.027    
    SLICE_X91Y236        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056     3.083    payload/example/RxLed/lgen[0].scnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.083    
                         arrival time                           3.133    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 payload/example/RxLed/lgen[0].e_d_reg/C
                            (rising edge-triggered cell FDRE clocked by ipbus_clk  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            payload/example/RxLed/lgen[0].e_d_reg/D
                            (rising edge-triggered cell FDRE clocked by ipbus_clk  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             ipbus_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ipbus_clk rise@0.000ns - ipbus_clk rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.064ns (57.658%)  route 0.047ns (42.342%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.210ns
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Net Delay (Source):      1.034ns (routing 0.354ns, distribution 0.680ns)
  Clock Net Delay (Destination): 1.209ns (routing 0.392ns, distribution 0.817ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ipbus_clk rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    userClockIbufgds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.202 r  userClockIbufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.230    userClockIbufgds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.230 r  userClockIbufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.579    mgt_freedrpclk_s
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.606 r  mgt_freedrpclk_s_BUFG_inst/O
                         net (fo=1254, routed)        0.889     1.495    infra/clocks/clk_mgtfreedrpclk_i
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     1.765 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.166     1.931    infra/clocks/I
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.958 r  infra/clocks/bufgipb/O
    X2Y3 (CLOCK_ROOT)    net (fo=877, routed)         1.034     2.992    payload/example/RxLed/CLK
    SLICE_X90Y236        FDRE                                         r  payload/example/RxLed/lgen[0].e_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y236        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     3.041 r  payload/example/RxLed/lgen[0].e_d_reg/Q
                         net (fo=2, routed)           0.035     3.076    payload/RxLed/e_d
    SLICE_X90Y236        LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.015     3.091 r  payload/lgen[0].e_d_i_1__0/O
                         net (fo=1, routed)           0.012     3.103    payload/example/RxLed/lgen[0].e_d_reg_0
    SLICE_X90Y236        FDRE                                         r  payload/example/RxLed/lgen[0].e_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ipbus_clk rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    userClockIbufgds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.457 r  userClockIbufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.505    userClockIbufgds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.505 r  userClockIbufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.913    mgt_freedrpclk_s
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.944 r  mgt_freedrpclk_s_BUFG_inst/O
                         net (fo=1254, routed)        1.025     1.969    infra/clocks/clk_mgtfreedrpclk_i
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     1.762 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.208     1.970    infra/clocks/I
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.001 r  infra/clocks/bufgipb/O
    X2Y3 (CLOCK_ROOT)    net (fo=877, routed)         1.209     3.210    payload/example/RxLed/CLK
    SLICE_X90Y236        FDRE                                         r  payload/example/RxLed/lgen[0].e_d_reg/C
                         clock pessimism             -0.214     2.997    
    SLICE_X90Y236        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056     3.053    payload/example/RxLed/lgen[0].e_d_reg
  -------------------------------------------------------------------
                         required time                         -3.053    
                         arrival time                           3.103    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 payload/example/slave13/ack_s_reg/C
                            (rising edge-triggered cell FDRE clocked by ipbus_clk  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            payload/example/slave13/ack_s_reg/D
                            (rising edge-triggered cell FDRE clocked by ipbus_clk  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             ipbus_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ipbus_clk rise@0.000ns - ipbus_clk rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.064ns (57.658%)  route 0.047ns (42.342%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.176ns
    Source Clock Delay      (SCD):    2.960ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Net Delay (Source):      1.002ns (routing 0.354ns, distribution 0.648ns)
  Clock Net Delay (Destination): 1.175ns (routing 0.392ns, distribution 0.783ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ipbus_clk rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    userClockIbufgds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.202 r  userClockIbufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.230    userClockIbufgds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.230 r  userClockIbufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.579    mgt_freedrpclk_s
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.606 r  mgt_freedrpclk_s_BUFG_inst/O
                         net (fo=1254, routed)        0.889     1.495    infra/clocks/clk_mgtfreedrpclk_i
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     1.765 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.166     1.931    infra/clocks/I
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.958 r  infra/clocks/bufgipb/O
    X2Y3 (CLOCK_ROOT)    net (fo=877, routed)         1.002     2.960    payload/example/slave13/CLK
    SLICE_X80Y263        FDRE                                         r  payload/example/slave13/ack_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y263        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     3.009 f  payload/example/slave13/ack_s_reg/Q
                         net (fo=2, routed)           0.035     3.044    infra/ipbus/trans/sm/ipbr[13][ipb_ack]
    SLICE_X80Y263        LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.015     3.059 r  infra/ipbus/trans/sm/ack_s_i_1__1/O
                         net (fo=1, routed)           0.012     3.071    payload/example/slave13/ack_s0_4
    SLICE_X80Y263        FDRE                                         r  payload/example/slave13/ack_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ipbus_clk rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    userClockIbufgds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.457 r  userClockIbufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.505    userClockIbufgds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.505 r  userClockIbufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.913    mgt_freedrpclk_s
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.944 r  mgt_freedrpclk_s_BUFG_inst/O
                         net (fo=1254, routed)        1.025     1.969    infra/clocks/clk_mgtfreedrpclk_i
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     1.762 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.208     1.970    infra/clocks/I
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.001 r  infra/clocks/bufgipb/O
    X2Y3 (CLOCK_ROOT)    net (fo=877, routed)         1.175     3.176    payload/example/slave13/CLK
    SLICE_X80Y263        FDRE                                         r  payload/example/slave13/ack_s_reg/C
                         clock pessimism             -0.212     2.965    
    SLICE_X80Y263        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056     3.021    payload/example/slave13/ack_s_reg
  -------------------------------------------------------------------
                         required time                         -3.021    
                         arrival time                           3.071    
  -------------------------------------------------------------------
                         slack                                  0.050    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ipbus_clk
Waveform(ns):       { 0.000 16.000 }
Period(ns):         32.000
Sources:            { infra/clocks/mmcm/CLKOUT1 }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         32.000      28.000     GTHE3_CHANNEL_X0Y10  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     RAMB36E2/CLKARDCLK    n/a            1.709         32.000      30.291     RAMB36_X6Y53         payload/example/slave14/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK    n/a            1.709         32.000      30.291     RAMB36_X8Y49         payload/example/slave6/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK    n/a            1.709         32.000      30.291     RAMB36_X7Y42         infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK    n/a            1.709         32.000      30.291     RAMB36_X8Y51         payload/example/slave12/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK    n/a            1.709         32.000      30.291     RAMB36_X9Y50         payload/example/slave6/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK    n/a            1.709         32.000      30.291     RAMB36_X7Y43         infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK    n/a            1.709         32.000      30.291     RAMB36_X7Y56         payload/example/slave12/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK    n/a            1.709         32.000      30.291     RAMB36_X7Y44         infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_bram_2/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK    n/a            1.709         32.000      30.291     RAMB36_X6Y51         payload/example/slave12/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         16.000      14.200     GTHE3_CHANNEL_X0Y10  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         16.000      14.200     GTHE3_CHANNEL_X0Y10  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK    n/a            0.854         16.000      15.146     RAMB36_X7Y44         infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_bram_2/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK    n/a            0.854         16.000      15.146     RAMB36_X6Y53         payload/example/slave14/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK    n/a            0.854         16.000      15.146     RAMB36_X7Y42         infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK    n/a            0.854         16.000      15.146     RAMB36_X9Y50         payload/example/slave6/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK    n/a            0.854         16.000      15.146     RAMB36_X7Y43         infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_bram_1/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK    n/a            0.854         16.000      15.146     RAMB36_X7Y43         infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_bram_1/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK    n/a            0.854         16.000      15.146     RAMB36_X7Y56         payload/example/slave12/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK    n/a            0.854         16.000      15.146     RAMB36_X9Y48         payload/example/slave4/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         16.000      14.200     GTHE3_CHANNEL_X0Y10  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         16.000      14.200     GTHE3_CHANNEL_X0Y10  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK    n/a            0.854         16.000      15.146     RAMB36_X7Y56         payload/example/slave12/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK    n/a            0.854         16.000      15.146     RAMB36_X7Y44         infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_bram_2/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK    n/a            0.854         16.000      15.146     RAMB36_X7Y45         infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_bram_3/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK    n/a            0.854         16.000      15.146     RAMB36_X9Y45         infra/ipbus/udp_if/ipbus_rx_ram/ram1_reg_bram_1/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK    n/a            0.854         16.000      15.146     RAMB36_X8Y46         infra/ipbus/udp_if/ipbus_rx_ram/ram2_reg_bram_0/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK    n/a            0.854         16.000      15.146     RAMB36_X8Y47         infra/ipbus/udp_if/ipbus_rx_ram/ram2_reg_bram_1/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK    n/a            0.854         16.000      15.146     RAMB36_X8Y53         payload/example/slave5/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK    n/a            0.854         16.000      15.146     RAMB36_X8Y45         infra/ipbus/udp_if/ipbus_rx_ram/ram4_reg_bram_1/CLKBWRCLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       30.043ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.832ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.043ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.849ns  (logic 1.077ns (37.803%)  route 1.772ns (62.197%))
  Logic Levels:           5  (CARRY8=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.865ns = ( 36.865 - 33.000 ) 
    Source Clock Delay      (SCD):    4.671ns
    Clock Pessimism Removal (CPR):    0.675ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.268ns (routing 0.002ns, distribution 1.266ns)
  Clock Net Delay (Destination): 1.121ns (routing 0.002ns, distribution 1.119ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.320     3.320    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.403 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=490, routed)         1.268     4.671    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X69Y291        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y291        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     4.786 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.508     5.294    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X69Y295        LUT4 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.115     5.409 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_18/O
                         net (fo=2, routed)           0.400     5.809    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[14]
    SLICE_X68Y294        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.185     5.994 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
                         net (fo=1, routed)           0.000     5.994    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
    SLICE_X68Y294        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.353     6.347 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[7]
                         net (fo=4, routed)           0.407     6.754    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X70Y291        LUT5 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.132     6.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.430     7.316    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X71Y293        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.177     7.493 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.027     7.520    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X71Y293        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.669    35.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.744 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=490, routed)         1.121    36.865    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X71Y293        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.675    37.540    
                         clock uncertainty           -0.035    37.504    
    SLICE_X71Y293        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.059    37.563    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         37.563    
                         arrival time                          -7.520    
  -------------------------------------------------------------------
                         slack                                 30.043    

Slack (MET) :             30.122ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.770ns  (logic 1.038ns (37.473%)  route 1.732ns (62.527%))
  Logic Levels:           5  (CARRY8=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.864ns = ( 36.864 - 33.000 ) 
    Source Clock Delay      (SCD):    4.671ns
    Clock Pessimism Removal (CPR):    0.675ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.268ns (routing 0.002ns, distribution 1.266ns)
  Clock Net Delay (Destination): 1.120ns (routing 0.002ns, distribution 1.118ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.320     3.320    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.403 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=490, routed)         1.268     4.671    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X69Y291        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y291        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     4.786 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.508     5.294    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X69Y295        LUT4 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.115     5.409 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_18/O
                         net (fo=2, routed)           0.400     5.809    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[14]
    SLICE_X68Y294        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.185     5.994 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
                         net (fo=1, routed)           0.000     5.994    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
    SLICE_X68Y294        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.353     6.347 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[7]
                         net (fo=4, routed)           0.407     6.754    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X70Y291        LUT5 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.132     6.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.382     7.268    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X72Y293        LUT3 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.138     7.406 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.035     7.441    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X72Y293        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.669    35.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.744 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=490, routed)         1.120    36.864    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X72Y293        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.675    37.539    
                         clock uncertainty           -0.035    37.503    
    SLICE_X72Y293        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.060    37.563    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         37.563    
                         arrival time                          -7.441    
  -------------------------------------------------------------------
                         slack                                 30.122    

Slack (MET) :             30.140ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.751ns  (logic 1.091ns (39.658%)  route 1.660ns (60.342%))
  Logic Levels:           5  (CARRY8=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.865ns = ( 36.865 - 33.000 ) 
    Source Clock Delay      (SCD):    4.671ns
    Clock Pessimism Removal (CPR):    0.675ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.268ns (routing 0.002ns, distribution 1.266ns)
  Clock Net Delay (Destination): 1.121ns (routing 0.002ns, distribution 1.119ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.320     3.320    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.403 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=490, routed)         1.268     4.671    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X69Y291        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y291        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     4.786 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.508     5.294    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X69Y295        LUT4 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.115     5.409 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_18/O
                         net (fo=2, routed)           0.400     5.809    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[14]
    SLICE_X68Y294        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.185     5.994 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
                         net (fo=1, routed)           0.000     5.994    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
    SLICE_X68Y294        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.353     6.347 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[7]
                         net (fo=4, routed)           0.407     6.754    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X70Y291        LUT5 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.132     6.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.319     7.205    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X71Y293        LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.191     7.396 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.026     7.422    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X71Y293        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.669    35.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.744 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=490, routed)         1.121    36.865    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X71Y293        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.675    37.540    
                         clock uncertainty           -0.035    37.504    
    SLICE_X71Y293        FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.058    37.562    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         37.562    
                         arrival time                          -7.422    
  -------------------------------------------------------------------
                         slack                                 30.140    

Slack (MET) :             30.148ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.744ns  (logic 1.020ns (37.172%)  route 1.724ns (62.828%))
  Logic Levels:           5  (CARRY8=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.864ns = ( 36.864 - 33.000 ) 
    Source Clock Delay      (SCD):    4.671ns
    Clock Pessimism Removal (CPR):    0.675ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.268ns (routing 0.002ns, distribution 1.266ns)
  Clock Net Delay (Destination): 1.120ns (routing 0.002ns, distribution 1.118ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.320     3.320    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.403 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=490, routed)         1.268     4.671    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X69Y291        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y291        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     4.786 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.508     5.294    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X69Y295        LUT4 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.115     5.409 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_18/O
                         net (fo=2, routed)           0.400     5.809    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[14]
    SLICE_X68Y294        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.185     5.994 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
                         net (fo=1, routed)           0.000     5.994    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
    SLICE_X68Y294        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.353     6.347 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[7]
                         net (fo=4, routed)           0.407     6.754    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X70Y291        LUT5 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.132     6.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.382     7.268    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X72Y293        LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.120     7.388 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.027     7.415    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X72Y293        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.669    35.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.744 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=490, routed)         1.120    36.864    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X72Y293        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.675    37.539    
                         clock uncertainty           -0.035    37.503    
    SLICE_X72Y293        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.060    37.563    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         37.563    
                         arrival time                          -7.415    
  -------------------------------------------------------------------
                         slack                                 30.148    

Slack (MET) :             30.159ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.733ns  (logic 1.016ns (37.175%)  route 1.717ns (62.825%))
  Logic Levels:           5  (CARRY8=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.864ns = ( 36.864 - 33.000 ) 
    Source Clock Delay      (SCD):    4.671ns
    Clock Pessimism Removal (CPR):    0.675ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.268ns (routing 0.002ns, distribution 1.266ns)
  Clock Net Delay (Destination): 1.120ns (routing 0.002ns, distribution 1.118ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.320     3.320    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.403 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=490, routed)         1.268     4.671    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X69Y291        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y291        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     4.786 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.508     5.294    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X69Y295        LUT4 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.115     5.409 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_18/O
                         net (fo=2, routed)           0.400     5.809    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[14]
    SLICE_X68Y294        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.185     5.994 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
                         net (fo=1, routed)           0.000     5.994    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
    SLICE_X68Y294        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.353     6.347 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[7]
                         net (fo=4, routed)           0.407     6.754    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X70Y291        LUT5 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.132     6.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.376     7.262    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X72Y293        LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.116     7.378 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.026     7.404    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X72Y293        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.669    35.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.744 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=490, routed)         1.120    36.864    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X72Y293        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.675    37.539    
                         clock uncertainty           -0.035    37.503    
    SLICE_X72Y293        FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.060    37.563    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         37.563    
                         arrival time                          -7.404    
  -------------------------------------------------------------------
                         slack                                 30.159    

Slack (MET) :             30.174ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.294ns  (logic 0.425ns (18.527%)  route 1.869ns (81.473%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.927ns = ( 36.927 - 33.000 ) 
    Source Clock Delay      (SCD):    4.694ns
    Clock Pessimism Removal (CPR):    0.674ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.291ns (routing 0.002ns, distribution 1.289ns)
  Clock Net Delay (Destination): 1.183ns (routing 0.002ns, distribution 1.181ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.320     3.320    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.403 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=490, routed)         1.291     4.694    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X73Y288        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y288        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.114     4.808 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/Q
                         net (fo=25, routed)          1.056     5.864    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/p_0_in
    SLICE_X81Y297        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.120     5.984 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst_i_1/O
                         net (fo=3, routed)           0.302     6.286    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X79Y298        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.191     6.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=44, routed)          0.511     6.988    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WE
    SLICE_X81Y295        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.669    35.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.744 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=490, routed)         1.183    36.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X81Y295        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
                         clock pessimism              0.674    37.601    
                         clock uncertainty           -0.035    37.566    
    SLICE_X81Y295        RAMD32 (Setup_A5LUT_SLICEM_CLK_WE)
                                                     -0.404    37.162    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA
  -------------------------------------------------------------------
                         required time                         37.162    
                         arrival time                          -6.988    
  -------------------------------------------------------------------
                         slack                                 30.174    

Slack (MET) :             30.174ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.294ns  (logic 0.425ns (18.527%)  route 1.869ns (81.473%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.927ns = ( 36.927 - 33.000 ) 
    Source Clock Delay      (SCD):    4.694ns
    Clock Pessimism Removal (CPR):    0.674ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.291ns (routing 0.002ns, distribution 1.289ns)
  Clock Net Delay (Destination): 1.183ns (routing 0.002ns, distribution 1.181ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.320     3.320    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.403 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=490, routed)         1.291     4.694    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X73Y288        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y288        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.114     4.808 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/Q
                         net (fo=25, routed)          1.056     5.864    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/p_0_in
    SLICE_X81Y297        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.120     5.984 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst_i_1/O
                         net (fo=3, routed)           0.302     6.286    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X79Y298        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.191     6.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=44, routed)          0.511     6.988    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WE
    SLICE_X81Y295        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.669    35.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.744 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=490, routed)         1.183    36.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X81Y295        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
                         clock pessimism              0.674    37.601    
                         clock uncertainty           -0.035    37.566    
    SLICE_X81Y295        RAMD32 (Setup_A6LUT_SLICEM_CLK_WE)
                                                     -0.404    37.162    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1
  -------------------------------------------------------------------
                         required time                         37.162    
                         arrival time                          -6.988    
  -------------------------------------------------------------------
                         slack                                 30.174    

Slack (MET) :             30.174ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.294ns  (logic 0.425ns (18.527%)  route 1.869ns (81.473%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.927ns = ( 36.927 - 33.000 ) 
    Source Clock Delay      (SCD):    4.694ns
    Clock Pessimism Removal (CPR):    0.674ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.291ns (routing 0.002ns, distribution 1.289ns)
  Clock Net Delay (Destination): 1.183ns (routing 0.002ns, distribution 1.181ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.320     3.320    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.403 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=490, routed)         1.291     4.694    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X73Y288        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y288        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.114     4.808 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/Q
                         net (fo=25, routed)          1.056     5.864    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/p_0_in
    SLICE_X81Y297        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.120     5.984 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst_i_1/O
                         net (fo=3, routed)           0.302     6.286    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X79Y298        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.191     6.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=44, routed)          0.511     6.988    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WE
    SLICE_X81Y295        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.669    35.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.744 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=490, routed)         1.183    36.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X81Y295        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
                         clock pessimism              0.674    37.601    
                         clock uncertainty           -0.035    37.566    
    SLICE_X81Y295        RAMD32 (Setup_B5LUT_SLICEM_CLK_WE)
                                                     -0.404    37.162    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB
  -------------------------------------------------------------------
                         required time                         37.162    
                         arrival time                          -6.988    
  -------------------------------------------------------------------
                         slack                                 30.174    

Slack (MET) :             30.174ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.294ns  (logic 0.425ns (18.527%)  route 1.869ns (81.473%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.927ns = ( 36.927 - 33.000 ) 
    Source Clock Delay      (SCD):    4.694ns
    Clock Pessimism Removal (CPR):    0.674ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.291ns (routing 0.002ns, distribution 1.289ns)
  Clock Net Delay (Destination): 1.183ns (routing 0.002ns, distribution 1.181ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.320     3.320    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.403 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=490, routed)         1.291     4.694    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X73Y288        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y288        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.114     4.808 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/Q
                         net (fo=25, routed)          1.056     5.864    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/p_0_in
    SLICE_X81Y297        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.120     5.984 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst_i_1/O
                         net (fo=3, routed)           0.302     6.286    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X79Y298        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.191     6.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=44, routed)          0.511     6.988    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WE
    SLICE_X81Y295        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.669    35.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.744 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=490, routed)         1.183    36.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X81Y295        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
                         clock pessimism              0.674    37.601    
                         clock uncertainty           -0.035    37.566    
    SLICE_X81Y295        RAMD32 (Setup_B6LUT_SLICEM_CLK_WE)
                                                     -0.404    37.162    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1
  -------------------------------------------------------------------
                         required time                         37.162    
                         arrival time                          -6.988    
  -------------------------------------------------------------------
                         slack                                 30.174    

Slack (MET) :             30.174ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.294ns  (logic 0.425ns (18.527%)  route 1.869ns (81.473%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.927ns = ( 36.927 - 33.000 ) 
    Source Clock Delay      (SCD):    4.694ns
    Clock Pessimism Removal (CPR):    0.674ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.291ns (routing 0.002ns, distribution 1.289ns)
  Clock Net Delay (Destination): 1.183ns (routing 0.002ns, distribution 1.181ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.320     3.320    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.403 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=490, routed)         1.291     4.694    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X73Y288        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y288        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.114     4.808 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/Q
                         net (fo=25, routed)          1.056     5.864    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/p_0_in
    SLICE_X81Y297        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.120     5.984 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst_i_1/O
                         net (fo=3, routed)           0.302     6.286    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X79Y298        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.191     6.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=44, routed)          0.511     6.988    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WE
    SLICE_X81Y295        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.669    35.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.744 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=490, routed)         1.183    36.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X81Y295        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
                         clock pessimism              0.674    37.601    
                         clock uncertainty           -0.035    37.566    
    SLICE_X81Y295        RAMD32 (Setup_C5LUT_SLICEM_CLK_WE)
                                                     -0.404    37.162    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC
  -------------------------------------------------------------------
                         required time                         37.162    
                         arrival time                          -6.988    
  -------------------------------------------------------------------
                         slack                                 30.174    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.063ns (40.385%)  route 0.093ns (59.615%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.959ns
    Source Clock Delay      (SCD):    2.299ns
    Clock Pessimism Removal (CPR):    0.597ns
  Clock Net Delay (Source):      0.588ns (routing 0.002ns, distribution 0.586ns)
  Clock Net Delay (Destination): 0.676ns (routing 0.002ns, distribution 0.674ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.684     1.684    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=490, routed)         0.588     2.299    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X79Y293        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y293        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.048     2.347 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/Q
                         net (fo=1, routed)           0.081     2.428    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/fifo_dout[10]
    SLICE_X78Y293        LUT5 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.015     2.443 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/shift_reg_in[9]_i_1/O
                         net (fo=1, routed)           0.012     2.455    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO_n_6
    SLICE_X78Y293        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.252     2.252    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.283 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=490, routed)         0.676     2.959    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X78Y293        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[9]/C
                         clock pessimism             -0.597     2.362    
    SLICE_X78Y293        FDCE (Hold_EFF_SLICEM_C_D)
                                                      0.056     2.418    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.418    
                         arrival time                           2.455    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.049ns (28.655%)  route 0.122ns (71.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.966ns
    Source Clock Delay      (SCD):    2.299ns
    Clock Pessimism Removal (CPR):    0.597ns
  Clock Net Delay (Source):      0.588ns (routing 0.002ns, distribution 0.586ns)
  Clock Net Delay (Destination): 0.683ns (routing 0.002ns, distribution 0.681ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.684     1.684    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=490, routed)         0.588     2.299    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X80Y295        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y295        FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     2.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/Q
                         net (fo=2, routed)           0.122     2.470    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIG1
    SLICE_X81Y295        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.252     2.252    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.283 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=490, routed)         0.683     2.966    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X81Y295        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG_D1/CLK
                         clock pessimism             -0.597     2.369    
    SLICE_X81Y295        RAMD32 (Hold_G6LUT_SLICEM_CLK_I)
                                                      0.062     2.431    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG_D1
  -------------------------------------------------------------------
                         required time                         -2.431    
                         arrival time                           2.470    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.179ns  (logic 0.048ns (26.816%)  route 0.131ns (73.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.923ns
    Source Clock Delay      (SCD):    2.264ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Net Delay (Source):      0.553ns (routing 0.002ns, distribution 0.551ns)
  Clock Net Delay (Destination): 0.640ns (routing 0.002ns, distribution 0.638ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.684     1.684    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=490, routed)         0.553     2.264    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X69Y295        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y295        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.048     2.312 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[26]/Q
                         net (fo=2, routed)           0.131     2.443    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[26]
    SLICE_X68Y295        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.252     2.252    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.283 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=490, routed)         0.640     2.923    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X68Y295        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[25]/C
                         clock pessimism             -0.581     2.342    
    SLICE_X68Y295        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.056     2.398    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.398    
                         arrival time                           2.443    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[20]/C
                            (rising edge-triggered cell FDSE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.063ns (35.000%)  route 0.117ns (65.000%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.925ns
    Source Clock Delay      (SCD):    2.267ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Net Delay (Source):      0.556ns (routing 0.002ns, distribution 0.554ns)
  Clock Net Delay (Destination): 0.642ns (routing 0.002ns, distribution 0.640ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.684     1.684    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=490, routed)         0.556     2.267    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X74Y296        FDSE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y296        FDSE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     2.315 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[20]/Q
                         net (fo=1, routed)           0.103     2.418    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid__0[20]
    SLICE_X73Y296        LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.015     2.433 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[19]_i_1/O
                         net (fo=1, routed)           0.014     2.447    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[19]_i_1_n_0
    SLICE_X73Y296        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.252     2.252    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.283 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=490, routed)         0.642     2.925    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X73Y296        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[19]/C
                         clock pessimism             -0.581     2.344    
    SLICE_X73Y296        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.056     2.400    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.400    
                         arrival time                           2.447    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.048ns (30.769%)  route 0.108ns (69.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.974ns
    Source Clock Delay      (SCD):    2.299ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Net Delay (Source):      0.588ns (routing 0.002ns, distribution 0.586ns)
  Clock Net Delay (Destination): 0.691ns (routing 0.002ns, distribution 0.689ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.684     1.684    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=490, routed)         0.588     2.299    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X80Y296        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y296        FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     2.347 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/Q
                         net (fo=4, routed)           0.108     2.455    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/p_6_out[3]
    SLICE_X80Y297        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.252     2.252    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.283 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=490, routed)         0.691     2.974    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X80Y297        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/C
                         clock pessimism             -0.623     2.351    
    SLICE_X80Y297        FDCE (Hold_AFF_SLICEL_C_D)
                                                      0.056     2.407    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.407    
                         arrival time                           2.455    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.064ns (58.716%)  route 0.045ns (41.284%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.958ns
    Source Clock Delay      (SCD):    2.293ns
    Clock Pessimism Removal (CPR):    0.660ns
  Clock Net Delay (Source):      0.582ns (routing 0.002ns, distribution 0.580ns)
  Clock Net Delay (Destination): 0.675ns (routing 0.002ns, distribution 0.673ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.684     1.684    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=490, routed)         0.582     2.293    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X76Y294        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y294        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     2.342 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[19]/Q
                         net (fo=2, routed)           0.033     2.375    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid[19]
    SLICE_X76Y294        LUT4 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.015     2.390 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[19]_i_1/O
                         net (fo=1, routed)           0.012     2.402    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[19]
    SLICE_X76Y294        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.252     2.252    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.283 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=490, routed)         0.675     2.958    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X76Y294        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[19]/C
                         clock pessimism             -0.660     2.298    
    SLICE_X76Y294        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.056     2.354    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.354    
                         arrival time                           2.402    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.064ns (58.716%)  route 0.045ns (41.284%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.932ns
    Source Clock Delay      (SCD):    2.271ns
    Clock Pessimism Removal (CPR):    0.656ns
  Clock Net Delay (Source):      0.560ns (routing 0.002ns, distribution 0.558ns)
  Clock Net Delay (Destination): 0.649ns (routing 0.002ns, distribution 0.647ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.684     1.684    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=490, routed)         0.560     2.271    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X75Y296        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y296        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     2.320 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[28]/Q
                         net (fo=2, routed)           0.033     2.353    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid[28]
    SLICE_X75Y296        LUT4 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.015     2.368 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[28]_i_1/O
                         net (fo=1, routed)           0.012     2.380    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[28]
    SLICE_X75Y296        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.252     2.252    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.283 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=490, routed)         0.649     2.932    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X75Y296        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[28]/C
                         clock pessimism             -0.656     2.276    
    SLICE_X75Y296        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.056     2.332    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.332    
                         arrival time                           2.380    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.064ns (58.716%)  route 0.045ns (41.284%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.932ns
    Source Clock Delay      (SCD):    2.271ns
    Clock Pessimism Removal (CPR):    0.656ns
  Clock Net Delay (Source):      0.560ns (routing 0.002ns, distribution 0.558ns)
  Clock Net Delay (Destination): 0.649ns (routing 0.002ns, distribution 0.647ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.684     1.684    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=490, routed)         0.560     2.271    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X75Y295        FDSE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y295        FDSE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     2.320 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[5]/Q
                         net (fo=2, routed)           0.033     2.353    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid[5]
    SLICE_X75Y295        LUT4 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.015     2.368 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[5]_i_1/O
                         net (fo=1, routed)           0.012     2.380    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[5]
    SLICE_X75Y295        FDSE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.252     2.252    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.283 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=490, routed)         0.649     2.932    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X75Y295        FDSE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[5]/C
                         clock pessimism             -0.656     2.276    
    SLICE_X75Y295        FDSE (Hold_AFF_SLICEM_C_D)
                                                      0.056     2.332    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.332    
                         arrival time                           2.380    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.148ns  (logic 0.064ns (43.243%)  route 0.084ns (56.757%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.961ns
    Source Clock Delay      (SCD):    2.294ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Net Delay (Source):      0.583ns (routing 0.002ns, distribution 0.581ns)
  Clock Net Delay (Destination): 0.678ns (routing 0.002ns, distribution 0.676ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.684     1.684    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=490, routed)         0.583     2.294    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X78Y292        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y292        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     2.343 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[12]/Q
                         net (fo=1, routed)           0.068     2.411    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/Q[12]
    SLICE_X78Y293        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.015     2.426 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/shift_reg_in[11]_i_1/O
                         net (fo=1, routed)           0.016     2.442    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO_n_4
    SLICE_X78Y293        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.252     2.252    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.283 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=490, routed)         0.678     2.961    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X78Y293        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[11]/C
                         clock pessimism             -0.623     2.338    
    SLICE_X78Y293        FDCE (Hold_CFF_SLICEM_C_D)
                                                      0.056     2.394    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.394    
                         arrival time                           2.442    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.064ns (34.783%)  route 0.120ns (65.217%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.927ns
    Source Clock Delay      (SCD):    2.267ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Net Delay (Source):      0.556ns (routing 0.002ns, distribution 0.554ns)
  Clock Net Delay (Destination): 0.644ns (routing 0.002ns, distribution 0.642ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.684     1.684    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=490, routed)         0.556     2.267    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X73Y296        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y296        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     2.316 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[28]/Q
                         net (fo=1, routed)           0.108     2.424    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid__0[28]
    SLICE_X74Y296        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.015     2.439 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[27]_i_1/O
                         net (fo=1, routed)           0.012     2.451    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[27]_i_1_n_0
    SLICE_X74Y296        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.252     2.252    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.283 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=490, routed)         0.644     2.927    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X74Y296        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[27]/C
                         clock pessimism             -0.581     2.346    
    SLICE_X74Y296        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.056     2.402    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.402    
                         arrival time                           2.451    
  -------------------------------------------------------------------
                         slack                                  0.049    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I    n/a            1.379         33.000      31.621     BUFGCE_X1Y116  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X81Y295  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X81Y295  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X81Y295  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X81Y295  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X81Y295  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X81Y295  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X81Y295  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X81Y295  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X81Y295  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X81Y295  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X81Y295  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X81Y295  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X81Y295  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X81Y295  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X81Y295  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X81Y295  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X81Y295  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X81Y295  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X81Y295  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X81Y295  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X81Y295  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X81Y295  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X81Y295  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X81Y295  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X81Y295  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X81Y295  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X81Y295  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X81Y295  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X81Y295  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_out[0]
  To Clock:  txoutclk_out[0]

Setup :            0  Failing Endpoints,  Worst Slack        2.874ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.874ns  (required time - arrival time)
  Source:                 infra/clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/IPADDR/My_IP_addr_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (txoutclk_out[0] rise@8.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        4.871ns  (logic 0.305ns (6.262%)  route 4.566ns (93.738%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.401ns = ( 10.401 - 8.000 ) 
    Source Clock Delay      (SCD):    2.820ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.423ns (routing 0.794ns, distribution 1.629ns)
  Clock Net Delay (Destination): 2.072ns (routing 0.722ns, distribution 1.350ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  infra/eth/phy/U0/core_clocking_i/usrclk2_bufg_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=3768, routed)        2.423     2.820    infra/clocks/userclk2_out
    SLICE_X86Y221        FDRE                                         r  infra/clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y221        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.934 f  infra/clocks/rst_125_reg/Q
                         net (fo=1075, routed)        4.539     7.473    infra/ipbus/udp_if/IPADDR/rst125
    SLICE_X72Y262        LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.191     7.664 r  infra/ipbus/udp_if/IPADDR/My_IP_addr[16]_i_1/O
                         net (fo=1, routed)           0.027     7.691    infra/ipbus/udp_if/IPADDR/My_IP_addr[16]_i_1_n_0
    SLICE_X72Y262        FDRE                                         r  infra/ipbus/udp_if/IPADDR/My_IP_addr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      8.000     8.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     8.046    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     8.329 r  infra/eth/phy/U0/core_clocking_i/usrclk2_bufg_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=3768, routed)        2.072    10.401    infra/ipbus/udp_if/IPADDR/userclk2_out
    SLICE_X72Y262        FDRE                                         r  infra/ipbus/udp_if/IPADDR/My_IP_addr_reg[16]/C
                         clock pessimism              0.140    10.541    
                         clock uncertainty           -0.035    10.506    
    SLICE_X72Y262        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.059    10.565    infra/ipbus/udp_if/IPADDR/My_IP_addr_reg[16]
  -------------------------------------------------------------------
                         required time                         10.565    
                         arrival time                          -7.691    
  -------------------------------------------------------------------
                         slack                                  2.874    

Slack (MET) :             2.935ns  (required time - arrival time)
  Source:                 infra/clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/status_buffer/history_reg[90]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (txoutclk_out[0] rise@8.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        4.718ns  (logic 0.434ns (9.199%)  route 4.284ns (90.801%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.361ns = ( 10.361 - 8.000 ) 
    Source Clock Delay      (SCD):    2.820ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.423ns (routing 0.794ns, distribution 1.629ns)
  Clock Net Delay (Destination): 2.032ns (routing 0.722ns, distribution 1.310ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  infra/eth/phy/U0/core_clocking_i/usrclk2_bufg_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=3768, routed)        2.423     2.820    infra/clocks/userclk2_out
    SLICE_X86Y221        FDRE                                         r  infra/clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y221        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.934 f  infra/clocks/rst_125_reg/Q
                         net (fo=1075, routed)        2.020     4.954    infra/ipbus/udp_if/status_buffer/rst125
    SLICE_X77Y237        LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.133     5.087 r  infra/ipbus/udp_if/status_buffer/history[5]_i_2/O
                         net (fo=2, routed)           0.285     5.372    infra/ipbus/udp_if/clock_crossing_if/history_reg[6]_0
    SLICE_X77Y237        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.070     5.442 f  infra/ipbus/udp_if/clock_crossing_if/event_pending_i_2/O
                         net (fo=12, routed)          0.240     5.682    infra/ipbus/udp_if/status_buffer/history_reg[4]_0
    SLICE_X78Y237        LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.117     5.799 r  infra/ipbus/udp_if/status_buffer/history[7]_i_1/O
                         net (fo=128, routed)         1.739     7.538    infra/ipbus/udp_if/status_buffer/history[7]_i_1_n_0
    SLICE_X74Y223        FDRE                                         r  infra/ipbus/udp_if/status_buffer/history_reg[90]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      8.000     8.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     8.046    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     8.329 r  infra/eth/phy/U0/core_clocking_i/usrclk2_bufg_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=3768, routed)        2.032    10.361    infra/ipbus/udp_if/status_buffer/userclk2_out
    SLICE_X74Y223        FDRE                                         r  infra/ipbus/udp_if/status_buffer/history_reg[90]/C
                         clock pessimism              0.197    10.558    
                         clock uncertainty           -0.035    10.523    
    SLICE_X74Y223        FDRE (Setup_EFF2_SLICEL_C_CE)
                                                     -0.050    10.473    infra/ipbus/udp_if/status_buffer/history_reg[90]
  -------------------------------------------------------------------
                         required time                         10.473    
                         arrival time                          -7.538    
  -------------------------------------------------------------------
                         slack                                  2.935    

Slack (MET) :             2.942ns  (required time - arrival time)
  Source:                 infra/clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/status_buffer/history_reg[82]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (txoutclk_out[0] rise@8.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        4.714ns  (logic 0.434ns (9.207%)  route 4.280ns (90.793%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.361ns = ( 10.361 - 8.000 ) 
    Source Clock Delay      (SCD):    2.820ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.423ns (routing 0.794ns, distribution 1.629ns)
  Clock Net Delay (Destination): 2.032ns (routing 0.722ns, distribution 1.310ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  infra/eth/phy/U0/core_clocking_i/usrclk2_bufg_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=3768, routed)        2.423     2.820    infra/clocks/userclk2_out
    SLICE_X86Y221        FDRE                                         r  infra/clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y221        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.934 f  infra/clocks/rst_125_reg/Q
                         net (fo=1075, routed)        2.020     4.954    infra/ipbus/udp_if/status_buffer/rst125
    SLICE_X77Y237        LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.133     5.087 r  infra/ipbus/udp_if/status_buffer/history[5]_i_2/O
                         net (fo=2, routed)           0.285     5.372    infra/ipbus/udp_if/clock_crossing_if/history_reg[6]_0
    SLICE_X77Y237        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.070     5.442 f  infra/ipbus/udp_if/clock_crossing_if/event_pending_i_2/O
                         net (fo=12, routed)          0.240     5.682    infra/ipbus/udp_if/status_buffer/history_reg[4]_0
    SLICE_X78Y237        LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.117     5.799 r  infra/ipbus/udp_if/status_buffer/history[7]_i_1/O
                         net (fo=128, routed)         1.735     7.534    infra/ipbus/udp_if/status_buffer/history[7]_i_1_n_0
    SLICE_X74Y223        FDRE                                         r  infra/ipbus/udp_if/status_buffer/history_reg[82]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      8.000     8.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     8.046    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     8.329 r  infra/eth/phy/U0/core_clocking_i/usrclk2_bufg_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=3768, routed)        2.032    10.361    infra/ipbus/udp_if/status_buffer/userclk2_out
    SLICE_X74Y223        FDRE                                         r  infra/ipbus/udp_if/status_buffer/history_reg[82]/C
                         clock pessimism              0.197    10.558    
                         clock uncertainty           -0.035    10.523    
    SLICE_X74Y223        FDRE (Setup_EFF_SLICEL_C_CE)
                                                     -0.047    10.476    infra/ipbus/udp_if/status_buffer/history_reg[82]
  -------------------------------------------------------------------
                         required time                         10.476    
                         arrival time                          -7.534    
  -------------------------------------------------------------------
                         slack                                  2.942    

Slack (MET) :             2.942ns  (required time - arrival time)
  Source:                 infra/clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/status_buffer/history_reg[98]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (txoutclk_out[0] rise@8.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        4.714ns  (logic 0.434ns (9.207%)  route 4.280ns (90.793%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.361ns = ( 10.361 - 8.000 ) 
    Source Clock Delay      (SCD):    2.820ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.423ns (routing 0.794ns, distribution 1.629ns)
  Clock Net Delay (Destination): 2.032ns (routing 0.722ns, distribution 1.310ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  infra/eth/phy/U0/core_clocking_i/usrclk2_bufg_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=3768, routed)        2.423     2.820    infra/clocks/userclk2_out
    SLICE_X86Y221        FDRE                                         r  infra/clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y221        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.934 f  infra/clocks/rst_125_reg/Q
                         net (fo=1075, routed)        2.020     4.954    infra/ipbus/udp_if/status_buffer/rst125
    SLICE_X77Y237        LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.133     5.087 r  infra/ipbus/udp_if/status_buffer/history[5]_i_2/O
                         net (fo=2, routed)           0.285     5.372    infra/ipbus/udp_if/clock_crossing_if/history_reg[6]_0
    SLICE_X77Y237        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.070     5.442 f  infra/ipbus/udp_if/clock_crossing_if/event_pending_i_2/O
                         net (fo=12, routed)          0.240     5.682    infra/ipbus/udp_if/status_buffer/history_reg[4]_0
    SLICE_X78Y237        LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.117     5.799 r  infra/ipbus/udp_if/status_buffer/history[7]_i_1/O
                         net (fo=128, routed)         1.735     7.534    infra/ipbus/udp_if/status_buffer/history[7]_i_1_n_0
    SLICE_X74Y223        FDRE                                         r  infra/ipbus/udp_if/status_buffer/history_reg[98]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      8.000     8.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     8.046    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     8.329 r  infra/eth/phy/U0/core_clocking_i/usrclk2_bufg_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=3768, routed)        2.032    10.361    infra/ipbus/udp_if/status_buffer/userclk2_out
    SLICE_X74Y223        FDRE                                         r  infra/ipbus/udp_if/status_buffer/history_reg[98]/C
                         clock pessimism              0.197    10.558    
                         clock uncertainty           -0.035    10.523    
    SLICE_X74Y223        FDRE (Setup_FFF_SLICEL_C_CE)
                                                     -0.047    10.476    infra/ipbus/udp_if/status_buffer/history_reg[98]
  -------------------------------------------------------------------
                         required time                         10.476    
                         arrival time                          -7.534    
  -------------------------------------------------------------------
                         slack                                  2.942    

Slack (MET) :             2.976ns  (required time - arrival time)
  Source:                 infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/tx_byte_sum/lo_byte_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (txoutclk_out[0] rise@8.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        4.849ns  (logic 3.132ns (64.591%)  route 1.717ns (35.409%))
  Logic Levels:           8  (CARRY8=2 LUT5=1 LUT6=2 RAMB36E2=3)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.412ns = ( 10.412 - 8.000 ) 
    Source Clock Delay      (SCD):    2.751ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.354ns (routing 0.794ns, distribution 1.560ns)
  Clock Net Delay (Destination): 2.083ns (routing 0.722ns, distribution 1.361ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  infra/eth/phy/U0/core_clocking_i/usrclk2_bufg_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=3768, routed)        2.354     2.751    infra/ipbus/udp_if/ipbus_tx_ram/userclk2_out
    RAMB36_X7Y42         RAMB36E2                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y42         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_CASDOUTB[3])
                                                      1.466     4.217 r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_bram_0/CASDOUTB[3]
                         net (fo=1, routed)           0.035     4.252    infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_bram_0_n_64
    RAMB36_X7Y43         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[3]_CASDOUTB[3])
                                                      0.301     4.553 r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_bram_1/CASDOUTB[3]
                         net (fo=1, routed)           0.035     4.588    infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_bram_1_n_64
    RAMB36_X7Y44         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[3]_CASDOUTB[3])
                                                      0.301     4.889 r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_bram_2/CASDOUTB[3]
                         net (fo=1, routed)           0.035     4.924    infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_bram_2_n_64
    RAMB36_X7Y45         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[3]_DOUTBDOUT[3])
                                                      0.205     5.129 r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_bram_3/DOUTBDOUT[3]
                         net (fo=1, routed)           0.596     5.725    infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_bram_3_n_128
    SLICE_X74Y232        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.188     5.913 r  infra/ipbus/udp_if/ipbus_tx_ram/pay_len[5]_i_1/O
                         net (fo=3, routed)           0.671     6.584    infra/ipbus/udp_if/tx_byte_sum/lo_byte_int_reg[2]_0[0]
    SLICE_X73Y239        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.116     6.700 r  infra/ipbus/udp_if/tx_byte_sum/lo_byte_int[3]_i_2__0/O
                         net (fo=2, routed)           0.281     6.981    infra/ipbus/udp_if/tx_main/lo_byte_int_reg[3]
    SLICE_X73Y243        LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.132     7.113 r  infra/ipbus/udp_if/tx_main/lo_byte[7]_i_6__0/O
                         net (fo=1, routed)           0.000     7.113    infra/ipbus/udp_if/tx_main/lo_byte[7]_i_6__0_n_0
    SLICE_X73Y243        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.324     7.437 r  infra/ipbus/udp_if/tx_main/lo_byte_reg[7]_i_1__0/CO[7]
                         net (fo=1, routed)           0.027     7.464    infra/ipbus/udp_if/tx_main/lo_byte_reg[7]_i_1__0_n_0
    SLICE_X73Y244        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.099     7.563 r  infra/ipbus/udp_if/tx_main/lo_byte_reg[8]_i_1__0/O[0]
                         net (fo=1, routed)           0.037     7.600    infra/ipbus/udp_if/tx_byte_sum/lo_byte_reg[8]_1[8]
    SLICE_X73Y244        FDRE                                         r  infra/ipbus/udp_if/tx_byte_sum/lo_byte_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      8.000     8.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     8.046    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     8.329 r  infra/eth/phy/U0/core_clocking_i/usrclk2_bufg_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=3768, routed)        2.083    10.412    infra/ipbus/udp_if/tx_byte_sum/userclk2_out
    SLICE_X73Y244        FDRE                                         r  infra/ipbus/udp_if/tx_byte_sum/lo_byte_reg[8]/C
                         clock pessimism              0.140    10.552    
                         clock uncertainty           -0.035    10.517    
    SLICE_X73Y244        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.059    10.576    infra/ipbus/udp_if/tx_byte_sum/lo_byte_reg[8]
  -------------------------------------------------------------------
                         required time                         10.576    
                         arrival time                          -7.600    
  -------------------------------------------------------------------
                         slack                                  2.976    

Slack (MET) :             2.992ns  (required time - arrival time)
  Source:                 infra/clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/status_buffer/history_reg[82]/R
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (txoutclk_out[0] rise@8.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        4.628ns  (logic 0.505ns (10.912%)  route 4.123ns (89.088%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.361ns = ( 10.361 - 8.000 ) 
    Source Clock Delay      (SCD):    2.820ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.423ns (routing 0.794ns, distribution 1.629ns)
  Clock Net Delay (Destination): 2.032ns (routing 0.722ns, distribution 1.310ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  infra/eth/phy/U0/core_clocking_i/usrclk2_bufg_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=3768, routed)        2.423     2.820    infra/clocks/userclk2_out
    SLICE_X86Y221        FDRE                                         r  infra/clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y221        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.934 r  infra/clocks/rst_125_reg/Q
                         net (fo=1075, routed)        2.020     4.954    infra/ipbus/udp_if/status_buffer/rst125
    SLICE_X77Y237        LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.133     5.087 f  infra/ipbus/udp_if/status_buffer/history[5]_i_2/O
                         net (fo=2, routed)           0.285     5.372    infra/ipbus/udp_if/clock_crossing_if/history_reg[6]_0
    SLICE_X77Y237        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.070     5.442 r  infra/ipbus/udp_if/clock_crossing_if/event_pending_i_2/O
                         net (fo=12, routed)          0.223     5.665    infra/ipbus/udp_if/clock_crossing_if/rxram_dropped_reg_1
    SLICE_X77Y236        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.188     5.853 r  infra/ipbus/udp_if/clock_crossing_if/history[127]_i_1/O
                         net (fo=120, routed)         1.595     7.448    infra/ipbus/udp_if/status_buffer/history_reg[127]_0
    SLICE_X74Y223        FDRE                                         r  infra/ipbus/udp_if/status_buffer/history_reg[82]/R
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      8.000     8.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     8.046    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     8.329 r  infra/eth/phy/U0/core_clocking_i/usrclk2_bufg_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=3768, routed)        2.032    10.361    infra/ipbus/udp_if/status_buffer/userclk2_out
    SLICE_X74Y223        FDRE                                         r  infra/ipbus/udp_if/status_buffer/history_reg[82]/C
                         clock pessimism              0.197    10.558    
                         clock uncertainty           -0.035    10.523    
    SLICE_X74Y223        FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.083    10.440    infra/ipbus/udp_if/status_buffer/history_reg[82]
  -------------------------------------------------------------------
                         required time                         10.440    
                         arrival time                          -7.448    
  -------------------------------------------------------------------
                         slack                                  2.992    

Slack (MET) :             2.992ns  (required time - arrival time)
  Source:                 infra/clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/status_buffer/history_reg[90]/R
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (txoutclk_out[0] rise@8.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        4.628ns  (logic 0.505ns (10.912%)  route 4.123ns (89.088%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.361ns = ( 10.361 - 8.000 ) 
    Source Clock Delay      (SCD):    2.820ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.423ns (routing 0.794ns, distribution 1.629ns)
  Clock Net Delay (Destination): 2.032ns (routing 0.722ns, distribution 1.310ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  infra/eth/phy/U0/core_clocking_i/usrclk2_bufg_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=3768, routed)        2.423     2.820    infra/clocks/userclk2_out
    SLICE_X86Y221        FDRE                                         r  infra/clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y221        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.934 r  infra/clocks/rst_125_reg/Q
                         net (fo=1075, routed)        2.020     4.954    infra/ipbus/udp_if/status_buffer/rst125
    SLICE_X77Y237        LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.133     5.087 f  infra/ipbus/udp_if/status_buffer/history[5]_i_2/O
                         net (fo=2, routed)           0.285     5.372    infra/ipbus/udp_if/clock_crossing_if/history_reg[6]_0
    SLICE_X77Y237        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.070     5.442 r  infra/ipbus/udp_if/clock_crossing_if/event_pending_i_2/O
                         net (fo=12, routed)          0.223     5.665    infra/ipbus/udp_if/clock_crossing_if/rxram_dropped_reg_1
    SLICE_X77Y236        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.188     5.853 r  infra/ipbus/udp_if/clock_crossing_if/history[127]_i_1/O
                         net (fo=120, routed)         1.595     7.448    infra/ipbus/udp_if/status_buffer/history_reg[127]_0
    SLICE_X74Y223        FDRE                                         r  infra/ipbus/udp_if/status_buffer/history_reg[90]/R
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      8.000     8.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     8.046    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     8.329 r  infra/eth/phy/U0/core_clocking_i/usrclk2_bufg_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=3768, routed)        2.032    10.361    infra/ipbus/udp_if/status_buffer/userclk2_out
    SLICE_X74Y223        FDRE                                         r  infra/ipbus/udp_if/status_buffer/history_reg[90]/C
                         clock pessimism              0.197    10.558    
                         clock uncertainty           -0.035    10.523    
    SLICE_X74Y223        FDRE (Setup_EFF2_SLICEL_C_R)
                                                     -0.083    10.440    infra/ipbus/udp_if/status_buffer/history_reg[90]
  -------------------------------------------------------------------
                         required time                         10.440    
                         arrival time                          -7.448    
  -------------------------------------------------------------------
                         slack                                  2.992    

Slack (MET) :             2.992ns  (required time - arrival time)
  Source:                 infra/clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/status_buffer/history_reg[98]/R
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (txoutclk_out[0] rise@8.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        4.628ns  (logic 0.505ns (10.912%)  route 4.123ns (89.088%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.361ns = ( 10.361 - 8.000 ) 
    Source Clock Delay      (SCD):    2.820ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.423ns (routing 0.794ns, distribution 1.629ns)
  Clock Net Delay (Destination): 2.032ns (routing 0.722ns, distribution 1.310ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  infra/eth/phy/U0/core_clocking_i/usrclk2_bufg_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=3768, routed)        2.423     2.820    infra/clocks/userclk2_out
    SLICE_X86Y221        FDRE                                         r  infra/clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y221        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.934 r  infra/clocks/rst_125_reg/Q
                         net (fo=1075, routed)        2.020     4.954    infra/ipbus/udp_if/status_buffer/rst125
    SLICE_X77Y237        LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.133     5.087 f  infra/ipbus/udp_if/status_buffer/history[5]_i_2/O
                         net (fo=2, routed)           0.285     5.372    infra/ipbus/udp_if/clock_crossing_if/history_reg[6]_0
    SLICE_X77Y237        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.070     5.442 r  infra/ipbus/udp_if/clock_crossing_if/event_pending_i_2/O
                         net (fo=12, routed)          0.223     5.665    infra/ipbus/udp_if/clock_crossing_if/rxram_dropped_reg_1
    SLICE_X77Y236        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.188     5.853 r  infra/ipbus/udp_if/clock_crossing_if/history[127]_i_1/O
                         net (fo=120, routed)         1.595     7.448    infra/ipbus/udp_if/status_buffer/history_reg[127]_0
    SLICE_X74Y223        FDRE                                         r  infra/ipbus/udp_if/status_buffer/history_reg[98]/R
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      8.000     8.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     8.046    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     8.329 r  infra/eth/phy/U0/core_clocking_i/usrclk2_bufg_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=3768, routed)        2.032    10.361    infra/ipbus/udp_if/status_buffer/userclk2_out
    SLICE_X74Y223        FDRE                                         r  infra/ipbus/udp_if/status_buffer/history_reg[98]/C
                         clock pessimism              0.197    10.558    
                         clock uncertainty           -0.035    10.523    
    SLICE_X74Y223        FDRE (Setup_FFF_SLICEL_C_R)
                                                     -0.083    10.440    infra/ipbus/udp_if/status_buffer/history_reg[98]
  -------------------------------------------------------------------
                         required time                         10.440    
                         arrival time                          -7.448    
  -------------------------------------------------------------------
                         slack                                  2.992    

Slack (MET) :             3.000ns  (required time - arrival time)
  Source:                 infra/clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/IPADDR/My_IP_addr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (txoutclk_out[0] rise@8.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        4.744ns  (logic 0.291ns (6.134%)  route 4.453ns (93.866%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.401ns = ( 10.401 - 8.000 ) 
    Source Clock Delay      (SCD):    2.820ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.423ns (routing 0.794ns, distribution 1.629ns)
  Clock Net Delay (Destination): 2.072ns (routing 0.722ns, distribution 1.350ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  infra/eth/phy/U0/core_clocking_i/usrclk2_bufg_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=3768, routed)        2.423     2.820    infra/clocks/userclk2_out
    SLICE_X86Y221        FDRE                                         r  infra/clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y221        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.934 f  infra/clocks/rst_125_reg/Q
                         net (fo=1075, routed)        4.427     7.361    infra/ipbus/udp_if/IPADDR/rst125
    SLICE_X72Y262        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.177     7.538 r  infra/ipbus/udp_if/IPADDR/My_IP_addr[2]_i_1/O
                         net (fo=1, routed)           0.026     7.564    infra/ipbus/udp_if/IPADDR/My_IP_addr[2]_i_1_n_0
    SLICE_X72Y262        FDRE                                         r  infra/ipbus/udp_if/IPADDR/My_IP_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      8.000     8.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     8.046    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     8.329 r  infra/eth/phy/U0/core_clocking_i/usrclk2_bufg_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=3768, routed)        2.072    10.401    infra/ipbus/udp_if/IPADDR/userclk2_out
    SLICE_X72Y262        FDRE                                         r  infra/ipbus/udp_if/IPADDR/My_IP_addr_reg[2]/C
                         clock pessimism              0.140    10.541    
                         clock uncertainty           -0.035    10.506    
    SLICE_X72Y262        FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.058    10.564    infra/ipbus/udp_if/IPADDR/My_IP_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         10.564    
                         arrival time                          -7.564    
  -------------------------------------------------------------------
                         slack                                  3.000    

Slack (MET) :             3.000ns  (required time - arrival time)
  Source:                 infra/clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/IPADDR/My_IP_addr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (txoutclk_out[0] rise@8.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        4.732ns  (logic 0.291ns (6.150%)  route 4.441ns (93.850%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.388ns = ( 10.388 - 8.000 ) 
    Source Clock Delay      (SCD):    2.820ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.423ns (routing 0.794ns, distribution 1.629ns)
  Clock Net Delay (Destination): 2.059ns (routing 0.722ns, distribution 1.337ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  infra/eth/phy/U0/core_clocking_i/usrclk2_bufg_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=3768, routed)        2.423     2.820    infra/clocks/userclk2_out
    SLICE_X86Y221        FDRE                                         r  infra/clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y221        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.934 f  infra/clocks/rst_125_reg/Q
                         net (fo=1075, routed)        4.414     7.348    infra/ipbus/udp_if/IPADDR/rst125
    SLICE_X75Y261        LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.177     7.525 r  infra/ipbus/udp_if/IPADDR/My_IP_addr[10]_i_1/O
                         net (fo=1, routed)           0.027     7.552    infra/ipbus/udp_if/IPADDR/My_IP_addr[10]_i_1_n_0
    SLICE_X75Y261        FDRE                                         r  infra/ipbus/udp_if/IPADDR/My_IP_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      8.000     8.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     8.046    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     8.329 r  infra/eth/phy/U0/core_clocking_i/usrclk2_bufg_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=3768, routed)        2.059    10.388    infra/ipbus/udp_if/IPADDR/userclk2_out
    SLICE_X75Y261        FDRE                                         r  infra/ipbus/udp_if/IPADDR/My_IP_addr_reg[10]/C
                         clock pessimism              0.140    10.528    
                         clock uncertainty           -0.035    10.493    
    SLICE_X75Y261        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.059    10.552    infra/ipbus/udp_if/IPADDR/My_IP_addr_reg[10]
  -------------------------------------------------------------------
                         required time                         10.552    
                         arrival time                          -7.552    
  -------------------------------------------------------------------
                         slack                                  3.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[39]_srl32____infra_ipbus_udp_if_rx_packet_parser_pkt_mask_reg_s_30/CLK
                            (rising edge-triggered cell SRLC32E clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[42]_srl3____infra_ipbus_udp_if_rx_packet_parser_pkt_mask_reg_s_33/D
                            (rising edge-triggered cell SRL16E clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.145ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.460ns
    Source Clock Delay      (SCD):    1.208ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Net Delay (Source):      1.090ns (routing 0.423ns, distribution 0.667ns)
  Clock Net Delay (Destination): 1.295ns (routing 0.477ns, distribution 0.818ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  infra/eth/phy/U0/core_clocking_i/usrclk2_bufg_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=3768, routed)        1.090     1.208    infra/ipbus/udp_if/rx_packet_parser/userclk2_out
    SLICE_X67Y240        SRLC32E                                      r  infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[39]_srl32____infra_ipbus_udp_if_rx_packet_parser_pkt_mask_reg_s_30/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y240        SRLC32E (Prop_E6LUT_SLICEM_CLK_Q31)
                                                      0.145     1.353 r  infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[39]_srl32____infra_ipbus_udp_if_rx_packet_parser_pkt_mask_reg_s_30/Q31
                         net (fo=1, routed)           0.000     1.353    infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[39]_srl32____infra_ipbus_udp_if_rx_packet_parser_pkt_mask_reg_s_30_n_1
    SLICE_X67Y240        SRL16E                                       r  infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[42]_srl3____infra_ipbus_udp_if_rx_packet_parser_pkt_mask_reg_s_33/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  infra/eth/phy/U0/core_clocking_i/usrclk2_bufg_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=3768, routed)        1.295     1.460    infra/ipbus/udp_if/rx_packet_parser/userclk2_out
    SLICE_X67Y240        SRL16E                                       r  infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[42]_srl3____infra_ipbus_udp_if_rx_packet_parser_pkt_mask_reg_s_33/CLK
                         clock pessimism             -0.243     1.217    
    SLICE_X67Y240        SRL16E (Hold_D6LUT_SLICEM_CLK_D)
                                                      0.120     1.337    infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[42]_srl3____infra_ipbus_udp_if_rx_packet_parser_pkt_mask_reg_s_33
  -------------------------------------------------------------------
                         required time                         -1.337    
                         arrival time                           1.353    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 infra/ipbus/udp_if/ARP/shift_buf_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/ARP/arp_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.064ns (43.836%)  route 0.082ns (56.164%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.455ns
    Source Clock Delay      (SCD):    1.202ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Net Delay (Source):      1.084ns (routing 0.423ns, distribution 0.661ns)
  Clock Net Delay (Destination): 1.290ns (routing 0.477ns, distribution 0.813ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  infra/eth/phy/U0/core_clocking_i/usrclk2_bufg_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=3768, routed)        1.084     1.202    infra/ipbus/udp_if/ARP/userclk2_out
    SLICE_X73Y256        FDRE                                         r  infra/ipbus/udp_if/ARP/shift_buf_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y256        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     1.251 r  infra/ipbus/udp_if/ARP/shift_buf_reg[42]/Q
                         net (fo=2, routed)           0.068     1.319    infra/ipbus/udp_if/ARP/shift_buf[42]
    SLICE_X72Y255        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.015     1.334 r  infra/ipbus/udp_if/ARP/arp_data[2]_i_1/O
                         net (fo=1, routed)           0.014     1.348    infra/ipbus/udp_if/ARP/arp_data[2]_i_1_n_0
    SLICE_X72Y255        FDRE                                         r  infra/ipbus/udp_if/ARP/arp_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  infra/eth/phy/U0/core_clocking_i/usrclk2_bufg_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=3768, routed)        1.290     1.455    infra/ipbus/udp_if/ARP/userclk2_out
    SLICE_X72Y255        FDRE                                         r  infra/ipbus/udp_if/ARP/arp_data_reg[2]/C
                         clock pessimism             -0.193     1.262    
    SLICE_X72Y255        FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.056     1.318    infra/ipbus/udp_if/ARP/arp_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.318    
                         arrival time                           1.348    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[91]__1/C
                            (rising edge-triggered cell FDSE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[107]__1_srl2___infra_ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_59/D
                            (rising edge-triggered cell SRL16E clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.049ns (18.919%)  route 0.210ns (81.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.455ns
    Source Clock Delay      (SCD):    1.191ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Net Delay (Source):      1.073ns (routing 0.423ns, distribution 0.650ns)
  Clock Net Delay (Destination): 1.290ns (routing 0.477ns, distribution 0.813ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  infra/eth/phy/U0/core_clocking_i/usrclk2_bufg_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=3768, routed)        1.073     1.191    infra/ipbus/udp_if/rx_packet_parser/userclk2_out
    SLICE_X68Y243        FDSE                                         r  infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[91]__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y243        FDSE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     1.240 r  infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[91]__1/Q
                         net (fo=1, routed)           0.210     1.450    infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[91]__1_n_0
    SLICE_X64Y242        SRL16E                                       r  infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[107]__1_srl2___infra_ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_59/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  infra/eth/phy/U0/core_clocking_i/usrclk2_bufg_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=3768, routed)        1.290     1.455    infra/ipbus/udp_if/rx_packet_parser/userclk2_out
    SLICE_X64Y242        SRL16E                                       r  infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[107]__1_srl2___infra_ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_59/CLK
                         clock pessimism             -0.158     1.297    
    SLICE_X64Y242        SRL16E (Hold_B6LUT_SLICEM_CLK_D)
                                                      0.120     1.417    infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[107]__1_srl2___infra_ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_59
  -------------------------------------------------------------------
                         required time                         -1.417    
                         arrival time                           1.450    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 infra/ipbus/udp_if/status_buffer/ipbus_out_reg[79]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/status_buffer/ipbus_out_reg[111]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.179ns  (logic 0.048ns (26.816%)  route 0.131ns (73.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.480ns
    Source Clock Delay      (SCD):    1.227ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Net Delay (Source):      1.109ns (routing 0.423ns, distribution 0.686ns)
  Clock Net Delay (Destination): 1.315ns (routing 0.477ns, distribution 0.838ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  infra/eth/phy/U0/core_clocking_i/usrclk2_bufg_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=3768, routed)        1.109     1.227    infra/ipbus/udp_if/status_buffer/userclk2_out
    SLICE_X81Y226        FDRE                                         r  infra/ipbus/udp_if/status_buffer/ipbus_out_reg[79]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y226        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     1.275 r  infra/ipbus/udp_if/status_buffer/ipbus_out_reg[79]/Q
                         net (fo=2, routed)           0.131     1.406    infra/ipbus/udp_if/status_buffer/ipbus_out[79]
    SLICE_X82Y226        FDRE                                         r  infra/ipbus/udp_if/status_buffer/ipbus_out_reg[111]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  infra/eth/phy/U0/core_clocking_i/usrclk2_bufg_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=3768, routed)        1.315     1.480    infra/ipbus/udp_if/status_buffer/userclk2_out
    SLICE_X82Y226        FDRE                                         r  infra/ipbus/udp_if/status_buffer/ipbus_out_reg[111]/C
                         clock pessimism             -0.166     1.314    
    SLICE_X82Y226        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.056     1.370    infra/ipbus/udp_if/status_buffer/ipbus_out_reg[111]
  -------------------------------------------------------------------
                         required time                         -1.370    
                         arrival time                           1.406    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 infra/ipbus/udp_if/rx_ram_mux/rxram_end_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/internal_ram_shim/end_address_buf_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.048ns (26.374%)  route 0.134ns (73.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.445ns
    Source Clock Delay      (SCD):    1.196ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Net Delay (Source):      1.078ns (routing 0.423ns, distribution 0.655ns)
  Clock Net Delay (Destination): 1.280ns (routing 0.477ns, distribution 0.803ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  infra/eth/phy/U0/core_clocking_i/usrclk2_bufg_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=3768, routed)        1.078     1.196    infra/ipbus/udp_if/rx_ram_mux/userclk2_out
    SLICE_X71Y245        FDRE                                         r  infra/ipbus/udp_if/rx_ram_mux/rxram_end_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y245        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.048     1.244 r  infra/ipbus/udp_if/rx_ram_mux/rxram_end_addr_reg[7]/Q
                         net (fo=2, routed)           0.134     1.378    infra/ipbus/udp_if/internal_ram_shim/end_address_buf_reg[0][12]_0[7]
    SLICE_X70Y244        FDRE                                         r  infra/ipbus/udp_if/internal_ram_shim/end_address_buf_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  infra/eth/phy/U0/core_clocking_i/usrclk2_bufg_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=3768, routed)        1.280     1.445    infra/ipbus/udp_if/internal_ram_shim/userclk2_out
    SLICE_X70Y244        FDRE                                         r  infra/ipbus/udp_if/internal_ram_shim/end_address_buf_reg[1][7]/C
                         clock pessimism             -0.158     1.287    
    SLICE_X70Y244        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.055     1.342    infra/ipbus/udp_if/internal_ram_shim/end_address_buf_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -1.342    
                         arrival time                           1.378    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg_s_9/C
                            (rising edge-triggered cell FDSE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[37]__2/D
                            (rising edge-triggered cell FDSE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.113ns (44.664%)  route 0.140ns (55.336%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.432ns
    Source Clock Delay      (SCD):    1.171ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Net Delay (Source):      1.053ns (routing 0.423ns, distribution 0.630ns)
  Clock Net Delay (Destination): 1.267ns (routing 0.477ns, distribution 0.790ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  infra/eth/phy/U0/core_clocking_i/usrclk2_bufg_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=3768, routed)        1.053     1.171    infra/ipbus/udp_if/rx_packet_parser/userclk2_out
    SLICE_X67Y237        FDSE                                         r  infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg_s_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y237        FDSE (Prop_GFF2_SLICEM_C_Q)
                                                      0.048     1.219 r  infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg_s_9/Q
                         net (fo=3, routed)           0.124     1.343    infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg_s_9_n_0
    SLICE_X67Y241        LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.065     1.408 r  infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg_gate__5/O
                         net (fo=1, routed)           0.016     1.424    infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg_gate__5_n_0
    SLICE_X67Y241        FDSE                                         r  infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[37]__2/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  infra/eth/phy/U0/core_clocking_i/usrclk2_bufg_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=3768, routed)        1.267     1.432    infra/ipbus/udp_if/rx_packet_parser/userclk2_out
    SLICE_X67Y241        FDSE                                         r  infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[37]__2/C
                         clock pessimism             -0.101     1.331    
    SLICE_X67Y241        FDSE (Hold_DFF_SLICEM_C_D)
                                                      0.056     1.387    infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[37]__2
  -------------------------------------------------------------------
                         required time                         -1.387    
                         arrival time                           1.424    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 infra/ipbus/udp_if/RARP_block/x_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/RARP_block/y_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.063ns (42.857%)  route 0.084ns (57.143%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.422ns
    Source Clock Delay      (SCD):    1.179ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Net Delay (Source):      1.061ns (routing 0.423ns, distribution 0.638ns)
  Clock Net Delay (Destination): 1.257ns (routing 0.477ns, distribution 0.780ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  infra/eth/phy/U0/core_clocking_i/usrclk2_bufg_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=3768, routed)        1.061     1.179    infra/ipbus/udp_if/RARP_block/userclk2_out
    SLICE_X67Y233        FDRE                                         r  infra/ipbus/udp_if/RARP_block/x_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y233        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     1.227 r  infra/ipbus/udp_if/RARP_block/x_reg[13]/Q
                         net (fo=2, routed)           0.072     1.299    infra/ipbus/udp_if/RARP_block/x[13]
    SLICE_X67Y232        LUT6 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.015     1.314 r  infra/ipbus/udp_if/RARP_block/y[10]_i_1/O
                         net (fo=1, routed)           0.012     1.326    infra/ipbus/udp_if/RARP_block/y0[10]
    SLICE_X67Y232        FDSE                                         r  infra/ipbus/udp_if/RARP_block/y_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  infra/eth/phy/U0/core_clocking_i/usrclk2_bufg_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=3768, routed)        1.257     1.422    infra/ipbus/udp_if/RARP_block/userclk2_out
    SLICE_X67Y232        FDSE                                         r  infra/ipbus/udp_if/RARP_block/y_reg[10]/C
                         clock pessimism             -0.189     1.233    
    SLICE_X67Y232        FDSE (Hold_AFF_SLICEM_C_D)
                                                      0.056     1.289    infra/ipbus/udp_if/RARP_block/y_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.289    
                         arrival time                           1.326    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[96]__1/C
                            (rising edge-triggered cell FDSE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[104]__1/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.049ns (28.824%)  route 0.121ns (71.176%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.427ns
    Source Clock Delay      (SCD):    1.192ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Net Delay (Source):      1.074ns (routing 0.423ns, distribution 0.651ns)
  Clock Net Delay (Destination): 1.262ns (routing 0.477ns, distribution 0.785ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  infra/eth/phy/U0/core_clocking_i/usrclk2_bufg_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=3768, routed)        1.074     1.192    infra/ipbus/udp_if/rx_packet_parser/userclk2_out
    SLICE_X64Y243        FDSE                                         r  infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[96]__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y243        FDSE (Prop_FFF_SLICEM_C_Q)
                                                      0.049     1.241 r  infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[96]__1/Q
                         net (fo=1, routed)           0.121     1.362    infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[96]__1_n_0
    SLICE_X66Y243        FDRE                                         r  infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[104]__1/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  infra/eth/phy/U0/core_clocking_i/usrclk2_bufg_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=3768, routed)        1.262     1.427    infra/ipbus/udp_if/rx_packet_parser/userclk2_out
    SLICE_X66Y243        FDRE                                         r  infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[104]__1/C
                         clock pessimism             -0.158     1.269    
    SLICE_X66Y243        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.056     1.325    infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[104]__1
  -------------------------------------------------------------------
                         required time                         -1.325    
                         arrival time                           1.362    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[3]__4/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[5]__4/D
                            (rising edge-triggered cell FDSE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.064ns (39.752%)  route 0.097ns (60.248%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.434ns
    Source Clock Delay      (SCD):    1.176ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Net Delay (Source):      1.058ns (routing 0.423ns, distribution 0.635ns)
  Clock Net Delay (Destination): 1.269ns (routing 0.477ns, distribution 0.792ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  infra/eth/phy/U0/core_clocking_i/usrclk2_bufg_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=3768, routed)        1.058     1.176    infra/ipbus/udp_if/rx_packet_parser/userclk2_out
    SLICE_X72Y234        FDRE                                         r  infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[3]__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y234        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.048     1.224 r  infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[3]__4/Q
                         net (fo=3, routed)           0.081     1.305    infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[3]__4_n_0
    SLICE_X72Y236        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.016     1.321 r  infra/ipbus/udp_if/rx_packet_parser/pkt_data[5]__4_i_1/O
                         net (fo=1, routed)           0.016     1.337    infra/ipbus/udp_if/rx_packet_parser/pkt_data[5]__4_i_1_n_0
    SLICE_X72Y236        FDSE                                         r  infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[5]__4/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  infra/eth/phy/U0/core_clocking_i/usrclk2_bufg_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=3768, routed)        1.269     1.434    infra/ipbus/udp_if/rx_packet_parser/userclk2_out
    SLICE_X72Y236        FDSE                                         r  infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[5]__4/C
                         clock pessimism             -0.190     1.244    
    SLICE_X72Y236        FDSE (Hold_HFF_SLICEM_C_D)
                                                      0.056     1.300    infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[5]__4
  -------------------------------------------------------------------
                         required time                         -1.300    
                         arrival time                           1.337    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 infra/ipbus/udp_if/payload/buf_to_load_int_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/payload/shift_buf_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.064ns (42.953%)  route 0.085ns (57.047%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.493ns
    Source Clock Delay      (SCD):    1.241ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Net Delay (Source):      1.123ns (routing 0.423ns, distribution 0.700ns)
  Clock Net Delay (Destination): 1.328ns (routing 0.477ns, distribution 0.851ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  infra/eth/phy/U0/core_clocking_i/usrclk2_bufg_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=3768, routed)        1.123     1.241    infra/ipbus/udp_if/payload/userclk2_out
    SLICE_X77Y248        FDRE                                         r  infra/ipbus/udp_if/payload/buf_to_load_int_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y248        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.290 r  infra/ipbus/udp_if/payload/buf_to_load_int_reg[15]/Q
                         net (fo=2, routed)           0.069     1.359    infra/ipbus/udp_if/payload/buf_to_load_int[15]
    SLICE_X77Y247        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.015     1.374 r  infra/ipbus/udp_if/payload/shift_buf[15]_i_1__0/O
                         net (fo=1, routed)           0.016     1.390    infra/ipbus/udp_if/payload/p_1_in[15]
    SLICE_X77Y247        FDRE                                         r  infra/ipbus/udp_if/payload/shift_buf_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  infra/eth/phy/U0/core_clocking_i/usrclk2_bufg_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=3768, routed)        1.328     1.493    infra/ipbus/udp_if/payload/userclk2_out
    SLICE_X77Y247        FDRE                                         r  infra/ipbus/udp_if/payload/shift_buf_reg[15]/C
                         clock pessimism             -0.198     1.295    
    SLICE_X77Y247        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     1.351    infra/ipbus/udp_if/payload/shift_buf_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.351    
                         arrival time                           1.390    
  -------------------------------------------------------------------
                         slack                                  0.039    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_out[0]
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.709         8.000       6.291      RAMB36_X7Y42  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.709         8.000       6.291      RAMB36_X7Y43  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_bram_1/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.709         8.000       6.291      RAMB36_X7Y44  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_bram_2/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.709         8.000       6.291      RAMB36_X7Y45  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_bram_3/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.709         8.000       6.291      RAMB36_X7Y49  infra/ipbus/udp_if/internal_ram/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.709         8.000       6.291      RAMB36_X7Y49  infra/ipbus/udp_if/internal_ram/ram_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.709         8.000       6.291      RAMB36_X7Y47  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_bram_4/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.709         8.000       6.291      RAMB36_X7Y48  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_bram_5/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.709         8.000       6.291      RAMB36_X7Y46  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_bram_6/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.709         8.000       6.291      RAMB36_X9Y44  infra/ipbus/udp_if/ipbus_rx_ram/ram1_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.854         4.000       3.146      RAMB36_X7Y49  infra/ipbus/udp_if/internal_ram/ram_reg_bram_0/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.854         4.000       3.146      RAMB36_X7Y42  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_bram_0/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.854         4.000       3.146      RAMB36_X7Y44  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_bram_2/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.854         4.000       3.146      RAMB36_X7Y49  infra/ipbus/udp_if/internal_ram/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.854         4.000       3.146      RAMB36_X7Y47  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_bram_4/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.854         4.000       3.146      RAMB36_X7Y46  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_bram_6/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.854         4.000       3.146      RAMB18_X7Y82  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_bram_7/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.854         4.000       3.146      RAMB18_X7Y82  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_bram_7/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.854         4.000       3.146      RAMB36_X8Y46  infra/ipbus/udp_if/ipbus_rx_ram/ram2_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.854         4.000       3.146      RAMB36_X8Y47  infra/ipbus/udp_if/ipbus_rx_ram/ram2_reg_bram_1/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.854         4.000       3.146      RAMB36_X7Y44  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_bram_2/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.854         4.000       3.146      RAMB36_X7Y49  infra/ipbus/udp_if/internal_ram/ram_reg_bram_0/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.854         4.000       3.146      RAMB36_X9Y46  infra/ipbus/udp_if/ipbus_rx_ram/ram3_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.854         4.000       3.146      RAMB36_X7Y42  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_bram_0/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.854         4.000       3.146      RAMB36_X7Y43  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_bram_1/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.854         4.000       3.146      RAMB36_X7Y45  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_bram_3/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.854         4.000       3.146      RAMB36_X7Y49  infra/ipbus/udp_if/internal_ram/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.854         4.000       3.146      RAMB36_X7Y49  infra/ipbus/udp_if/internal_ram/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.854         4.000       3.146      RAMB36_X7Y47  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_bram_4/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.854         4.000       3.146      RAMB36_X7Y48  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_bram_5/CLKBWRCLK



---------------------------------------------------------------------------------------------------
From Clock:  userclk_out
  To Clock:  userclk_out

Setup :            0  Failing Endpoints,  Worst Slack       14.241ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.473ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.241ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txbufstatus_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (userclk_out rise@16.000ns - userclk_out rise@0.000ns)
  Data Path Delay:        1.753ns  (logic 1.241ns (70.793%)  route 0.512ns (29.207%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.116ns = ( 17.116 - 16.000 ) 
    Source Clock Delay      (SCD):    1.238ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.841ns (routing 0.109ns, distribution 0.732ns)
  Clock Net Delay (Destination): 0.787ns (routing 0.093ns, distribution 0.694ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y68        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  infra/eth/phy/U0/core_clocking_i/usrclk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=68, routed)          0.841     1.238    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txusrclk2_in[0]
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                                r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_TXUSRCLK2_TXBUFSTATUS[1])
                                                      1.241     2.479 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXBUFSTATUS[1]
                         net (fo=1, routed)           0.512     2.991    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i_n_118
    SLICE_X99Y150        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txbufstatus_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk_out rise edge)
                                                     16.000    16.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000    16.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046    16.046    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y68        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    16.329 r  infra/eth/phy/U0/core_clocking_i/usrclk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=68, routed)          0.787    17.116    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X99Y150        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txbufstatus_reg_reg[1]/C
                         clock pessimism              0.092    17.208    
                         clock uncertainty           -0.035    17.173    
    SLICE_X99Y150        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.059    17.232    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txbufstatus_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         17.232    
                         arrival time                          -2.991    
  -------------------------------------------------------------------
                         slack                                 14.241    

Slack (MET) :             14.281ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxbufstatus_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (userclk_out rise@16.000ns - userclk_out rise@0.000ns)
  Data Path Delay:        1.738ns  (logic 1.229ns (70.713%)  route 0.509ns (29.287%))
  Logic Levels:           0  
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.119ns = ( 17.119 - 16.000 ) 
    Source Clock Delay      (SCD):    1.217ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.820ns (routing 0.109ns, distribution 0.711ns)
  Clock Net Delay (Destination): 0.790ns (routing 0.093ns, distribution 0.697ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y68        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  infra/eth/phy/U0/core_clocking_i/usrclk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=68, routed)          0.820     1.217    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rxusrclk2_in[0]
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                                r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_RXUSRCLK2_RXBUFSTATUS[2])
                                                      1.229     2.446 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXBUFSTATUS[2]
                         net (fo=1, routed)           0.509     2.955    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i_n_58
    SLICE_X99Y157        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxbufstatus_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk_out rise edge)
                                                     16.000    16.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000    16.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046    16.046    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y68        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    16.329 r  infra/eth/phy/U0/core_clocking_i/usrclk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=68, routed)          0.790    17.119    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X99Y157        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxbufstatus_reg_reg[2]/C
                         clock pessimism              0.092    17.211    
                         clock uncertainty           -0.035    17.176    
    SLICE_X99Y157        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.060    17.236    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxbufstatus_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         17.236    
                         arrival time                          -2.955    
  -------------------------------------------------------------------
                         slack                                 14.281    

Slack (MET) :             14.336ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (userclk_out rise@16.000ns - userclk_out rise@0.000ns)
  Data Path Delay:        1.680ns  (logic 1.188ns (70.714%)  route 0.492ns (29.286%))
  Logic Levels:           0  
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.115ns = ( 17.115 - 16.000 ) 
    Source Clock Delay      (SCD):    1.217ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.820ns (routing 0.109ns, distribution 0.711ns)
  Clock Net Delay (Destination): 0.786ns (routing 0.093ns, distribution 0.693ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y68        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  infra/eth/phy/U0/core_clocking_i/usrclk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=68, routed)          0.820     1.217    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rxusrclk2_in[0]
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                                r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_RXUSRCLK2_RXDATA[4])
                                                      1.188     2.405 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXDATA[4]
                         net (fo=1, routed)           0.492     2.897    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_int[4]
    SLICE_X99Y154        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk_out rise edge)
                                                     16.000    16.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000    16.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046    16.046    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y68        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    16.329 r  infra/eth/phy/U0/core_clocking_i/usrclk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=68, routed)          0.786    17.115    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X99Y154        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[4]/C
                         clock pessimism              0.092    17.207    
                         clock uncertainty           -0.035    17.172    
    SLICE_X99Y154        FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.061    17.233    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         17.233    
                         arrival time                          -2.897    
  -------------------------------------------------------------------
                         slack                                 14.336    

Slack (MET) :             14.361ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (userclk_out rise@16.000ns - userclk_out rise@0.000ns)
  Data Path Delay:        1.719ns  (logic 1.146ns (66.667%)  route 0.573ns (33.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.135ns = ( 17.135 - 16.000 ) 
    Source Clock Delay      (SCD):    1.217ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.820ns (routing 0.109ns, distribution 0.711ns)
  Clock Net Delay (Destination): 0.806ns (routing 0.093ns, distribution 0.713ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y68        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  infra/eth/phy/U0/core_clocking_i/usrclk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=68, routed)          0.820     1.217    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rxusrclk2_in[0]
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                                r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_RXUSRCLK2_RXDATA[3])
                                                      1.146     2.363 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXDATA[3]
                         net (fo=1, routed)           0.573     2.936    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_int[3]
    SLICE_X100Y155       FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk_out rise edge)
                                                     16.000    16.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000    16.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046    16.046    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y68        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    16.329 r  infra/eth/phy/U0/core_clocking_i/usrclk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=68, routed)          0.806    17.135    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X100Y155       FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[3]/C
                         clock pessimism              0.139    17.274    
                         clock uncertainty           -0.035    17.238    
    SLICE_X100Y155       FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.059    17.297    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         17.297    
                         arrival time                          -2.936    
  -------------------------------------------------------------------
                         slack                                 14.361    

Slack (MET) :             14.389ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (userclk_out rise@16.000ns - userclk_out rise@0.000ns)
  Data Path Delay:        1.633ns  (logic 1.046ns (64.054%)  route 0.587ns (35.946%))
  Logic Levels:           0  
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.121ns = ( 17.121 - 16.000 ) 
    Source Clock Delay      (SCD):    1.217ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.820ns (routing 0.109ns, distribution 0.711ns)
  Clock Net Delay (Destination): 0.792ns (routing 0.093ns, distribution 0.699ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y68        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  infra/eth/phy/U0/core_clocking_i/usrclk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=68, routed)          0.820     1.217    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rxusrclk2_in[0]
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                                r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_RXUSRCLK2_RXDATA[1])
                                                      1.046     2.263 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXDATA[1]
                         net (fo=1, routed)           0.587     2.850    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_int[1]
    SLICE_X99Y153        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk_out rise edge)
                                                     16.000    16.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000    16.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046    16.046    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y68        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    16.329 r  infra/eth/phy/U0/core_clocking_i/usrclk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=68, routed)          0.792    17.121    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X99Y153        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[1]/C
                         clock pessimism              0.092    17.213    
                         clock uncertainty           -0.035    17.178    
    SLICE_X99Y153        FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.061    17.239    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         17.239    
                         arrival time                          -2.850    
  -------------------------------------------------------------------
                         slack                                 14.389    

Slack (MET) :             14.404ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (userclk_out rise@16.000ns - userclk_out rise@0.000ns)
  Data Path Delay:        1.676ns  (logic 1.095ns (65.334%)  route 0.581ns (34.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.134ns = ( 17.134 - 16.000 ) 
    Source Clock Delay      (SCD):    1.217ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.820ns (routing 0.109ns, distribution 0.711ns)
  Clock Net Delay (Destination): 0.805ns (routing 0.093ns, distribution 0.712ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y68        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  infra/eth/phy/U0/core_clocking_i/usrclk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=68, routed)          0.820     1.217    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rxusrclk2_in[0]
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                                r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_RXUSRCLK2_RXDATA[13])
                                                      1.095     2.312 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXDATA[13]
                         net (fo=1, routed)           0.581     2.893    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_int[13]
    SLICE_X100Y155       FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk_out rise edge)
                                                     16.000    16.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000    16.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046    16.046    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y68        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    16.329 r  infra/eth/phy/U0/core_clocking_i/usrclk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=68, routed)          0.805    17.134    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X100Y155       FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[13]/C
                         clock pessimism              0.139    17.273    
                         clock uncertainty           -0.035    17.237    
    SLICE_X100Y155       FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.060    17.297    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         17.297    
                         arrival time                          -2.893    
  -------------------------------------------------------------------
                         slack                                 14.404    

Slack (MET) :             14.415ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (userclk_out rise@16.000ns - userclk_out rise@0.000ns)
  Data Path Delay:        1.601ns  (logic 1.090ns (68.082%)  route 0.511ns (31.918%))
  Logic Levels:           0  
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.116ns = ( 17.116 - 16.000 ) 
    Source Clock Delay      (SCD):    1.217ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.820ns (routing 0.109ns, distribution 0.711ns)
  Clock Net Delay (Destination): 0.787ns (routing 0.093ns, distribution 0.694ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y68        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  infra/eth/phy/U0/core_clocking_i/usrclk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=68, routed)          0.820     1.217    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rxusrclk2_in[0]
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                                r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_RXUSRCLK2_RXDATA[15])
                                                      1.090     2.307 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXDATA[15]
                         net (fo=1, routed)           0.511     2.818    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_int[15]
    SLICE_X99Y155        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk_out rise edge)
                                                     16.000    16.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000    16.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046    16.046    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y68        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    16.329 r  infra/eth/phy/U0/core_clocking_i/usrclk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=68, routed)          0.787    17.116    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X99Y155        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[15]/C
                         clock pessimism              0.092    17.208    
                         clock uncertainty           -0.035    17.173    
    SLICE_X99Y155        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.060    17.233    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         17.233    
                         arrival time                          -2.818    
  -------------------------------------------------------------------
                         slack                                 14.415    

Slack (MET) :             14.415ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (userclk_out rise@16.000ns - userclk_out rise@0.000ns)
  Data Path Delay:        1.600ns  (logic 1.044ns (65.250%)  route 0.556ns (34.750%))
  Logic Levels:           0  
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.115ns = ( 17.115 - 16.000 ) 
    Source Clock Delay      (SCD):    1.217ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.820ns (routing 0.109ns, distribution 0.711ns)
  Clock Net Delay (Destination): 0.786ns (routing 0.093ns, distribution 0.693ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y68        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  infra/eth/phy/U0/core_clocking_i/usrclk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=68, routed)          0.820     1.217    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rxusrclk2_in[0]
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                                r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_RXUSRCLK2_RXDATA[2])
                                                      1.044     2.261 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXDATA[2]
                         net (fo=1, routed)           0.556     2.817    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_int[2]
    SLICE_X99Y154        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk_out rise edge)
                                                     16.000    16.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000    16.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046    16.046    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y68        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    16.329 r  infra/eth/phy/U0/core_clocking_i/usrclk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=68, routed)          0.786    17.115    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X99Y154        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[2]/C
                         clock pessimism              0.092    17.207    
                         clock uncertainty           -0.035    17.172    
    SLICE_X99Y154        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.060    17.232    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         17.232    
                         arrival time                          -2.817    
  -------------------------------------------------------------------
                         slack                                 14.415    

Slack (MET) :             14.423ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (userclk_out rise@16.000ns - userclk_out rise@0.000ns)
  Data Path Delay:        1.597ns  (logic 1.077ns (67.439%)  route 0.520ns (32.561%))
  Logic Levels:           0  
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.121ns = ( 17.121 - 16.000 ) 
    Source Clock Delay      (SCD):    1.217ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.820ns (routing 0.109ns, distribution 0.711ns)
  Clock Net Delay (Destination): 0.792ns (routing 0.093ns, distribution 0.699ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y68        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  infra/eth/phy/U0/core_clocking_i/usrclk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=68, routed)          0.820     1.217    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rxusrclk2_in[0]
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                                r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_RXUSRCLK2_RXDATA[0])
                                                      1.077     2.294 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXDATA[0]
                         net (fo=1, routed)           0.520     2.814    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_int[0]
    SLICE_X99Y153        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk_out rise edge)
                                                     16.000    16.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000    16.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046    16.046    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y68        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    16.329 r  infra/eth/phy/U0/core_clocking_i/usrclk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=68, routed)          0.792    17.121    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X99Y153        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[0]/C
                         clock pessimism              0.092    17.213    
                         clock uncertainty           -0.035    17.178    
    SLICE_X99Y153        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.059    17.237    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         17.237    
                         arrival time                          -2.814    
  -------------------------------------------------------------------
                         slack                                 14.423    

Slack (MET) :             14.466ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (userclk_out rise@16.000ns - userclk_out rise@0.000ns)
  Data Path Delay:        1.617ns  (logic 1.019ns (63.018%)  route 0.598ns (36.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.135ns = ( 17.135 - 16.000 ) 
    Source Clock Delay      (SCD):    1.217ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.820ns (routing 0.109ns, distribution 0.711ns)
  Clock Net Delay (Destination): 0.806ns (routing 0.093ns, distribution 0.713ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y68        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  infra/eth/phy/U0/core_clocking_i/usrclk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=68, routed)          0.820     1.217    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rxusrclk2_in[0]
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                                r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_RXUSRCLK2_RXDATA[12])
                                                      1.019     2.236 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXDATA[12]
                         net (fo=1, routed)           0.598     2.834    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_int[12]
    SLICE_X100Y155       FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk_out rise edge)
                                                     16.000    16.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000    16.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046    16.046    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y68        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    16.329 r  infra/eth/phy/U0/core_clocking_i/usrclk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=68, routed)          0.806    17.135    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X100Y155       FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[12]/C
                         clock pessimism              0.139    17.274    
                         clock uncertainty           -0.035    17.238    
    SLICE_X100Y155       FDRE (Setup_BFF2_SLICEM_C_D)
                                                      0.062    17.300    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         17.300    
                         arrival time                          -2.834    
  -------------------------------------------------------------------
                         slack                                 14.466    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[4]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk_out rise@0.000ns - userclk_out rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.049ns (22.172%)  route 0.172ns (77.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.596ns
    Source Clock Delay      (SCD):    0.511ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Net Delay (Source):      0.393ns (routing 0.059ns, distribution 0.334ns)
  Clock Net Delay (Destination): 0.431ns (routing 0.075ns, distribution 0.356ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y68        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  infra/eth/phy/U0/core_clocking_i/usrclk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=68, routed)          0.393     0.511    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X99Y152        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y152        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     0.560 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[4]/Q
                         net (fo=1, routed)           0.172     0.732    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gtwiz_userdata_tx_in[4]
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                                r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[4]
  -------------------------------------------------------------------    -------------------

                         (clock userclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y68        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  infra/eth/phy/U0/core_clocking_i/usrclk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=68, routed)          0.431     0.596    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txusrclk2_in[0]
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                                r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.068     0.528    
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXDATA[4])
                                                      0.172     0.700    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -0.700    
                         arrival time                           0.732    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[13]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk_out rise@0.000ns - userclk_out rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.048ns (21.918%)  route 0.171ns (78.082%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.596ns
    Source Clock Delay      (SCD):    0.507ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Net Delay (Source):      0.389ns (routing 0.059ns, distribution 0.330ns)
  Clock Net Delay (Destination): 0.431ns (routing 0.075ns, distribution 0.356ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y68        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  infra/eth/phy/U0/core_clocking_i/usrclk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=68, routed)          0.389     0.507    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X99Y151        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y151        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.048     0.555 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[13]/Q
                         net (fo=1, routed)           0.171     0.726    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gtwiz_userdata_tx_in[13]
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                                r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[13]
  -------------------------------------------------------------------    -------------------

                         (clock userclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y68        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  infra/eth/phy/U0/core_clocking_i/usrclk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=68, routed)          0.431     0.596    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txusrclk2_in[0]
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                                r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.068     0.528    
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXDATA[13])
                                                      0.164     0.692    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -0.692    
                         arrival time                           0.726    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[2]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk_out rise@0.000ns - userclk_out rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.049ns (23.223%)  route 0.162ns (76.777%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.596ns
    Source Clock Delay      (SCD):    0.509ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Net Delay (Source):      0.391ns (routing 0.059ns, distribution 0.332ns)
  Clock Net Delay (Destination): 0.431ns (routing 0.075ns, distribution 0.356ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y68        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  infra/eth/phy/U0/core_clocking_i/usrclk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=68, routed)          0.391     0.509    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X99Y150        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y150        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     0.558 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[2]/Q
                         net (fo=1, routed)           0.162     0.720    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gtwiz_userdata_tx_in[2]
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                                r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[2]
  -------------------------------------------------------------------    -------------------

                         (clock userclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y68        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  infra/eth/phy/U0/core_clocking_i/usrclk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=68, routed)          0.431     0.596    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txusrclk2_in[0]
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                                r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.068     0.528    
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXDATA[2])
                                                      0.147     0.675    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -0.675    
                         arrival time                           0.720    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[3]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk_out rise@0.000ns - userclk_out rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.048ns (21.719%)  route 0.173ns (78.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.596ns
    Source Clock Delay      (SCD):    0.509ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Net Delay (Source):      0.391ns (routing 0.059ns, distribution 0.332ns)
  Clock Net Delay (Destination): 0.431ns (routing 0.075ns, distribution 0.356ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y68        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  infra/eth/phy/U0/core_clocking_i/usrclk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=68, routed)          0.391     0.509    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X99Y150        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y150        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.048     0.557 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[3]/Q
                         net (fo=1, routed)           0.173     0.730    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gtwiz_userdata_tx_in[3]
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                                r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[3]
  -------------------------------------------------------------------    -------------------

                         (clock userclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y68        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  infra/eth/phy/U0/core_clocking_i/usrclk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=68, routed)          0.431     0.596    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txusrclk2_in[0]
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                                r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.068     0.528    
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXDATA[3])
                                                      0.157     0.685    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -0.685    
                         arrival time                           0.730    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[10]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk_out rise@0.000ns - userclk_out rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.049ns (23.223%)  route 0.162ns (76.777%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.596ns
    Source Clock Delay      (SCD):    0.507ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Net Delay (Source):      0.389ns (routing 0.059ns, distribution 0.330ns)
  Clock Net Delay (Destination): 0.431ns (routing 0.075ns, distribution 0.356ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y68        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  infra/eth/phy/U0/core_clocking_i/usrclk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=68, routed)          0.389     0.507    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X99Y151        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y151        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     0.556 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[10]/Q
                         net (fo=1, routed)           0.162     0.718    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gtwiz_userdata_tx_in[10]
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                                r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[10]
  -------------------------------------------------------------------    -------------------

                         (clock userclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y68        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  infra/eth/phy/U0/core_clocking_i/usrclk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=68, routed)          0.431     0.596    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txusrclk2_in[0]
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                                r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.068     0.528    
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXDATA[10])
                                                      0.139     0.667    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -0.667    
                         arrival time                           0.718    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync5/C
                            (rising edge-triggered cell FDPE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync6/D
                            (rising edge-triggered cell FDPE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk_out rise@0.000ns - userclk_out rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.048ns (33.566%)  route 0.095ns (66.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.639ns
    Source Clock Delay      (SCD):    0.514ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Net Delay (Source):      0.396ns (routing 0.059ns, distribution 0.337ns)
  Clock Net Delay (Destination): 0.474ns (routing 0.075ns, distribution 0.399ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y68        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  infra/eth/phy/U0/core_clocking_i/usrclk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=68, routed)          0.396     0.514    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/CLK
    SLICE_X93Y153        FDPE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y153        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     0.562 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync5/Q
                         net (fo=1, routed)           0.095     0.657    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync_reg5
    SLICE_X93Y154        FDPE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync6/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y68        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  infra/eth/phy/U0/core_clocking_i/usrclk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=68, routed)          0.474     0.639    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/CLK
    SLICE_X93Y154        FDPE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync6/C
                         clock pessimism             -0.090     0.549    
    SLICE_X93Y154        FDPE (Hold_AFF2_SLICEL_C_D)
                                                      0.056     0.605    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync6
  -------------------------------------------------------------------
                         required time                         -0.605    
                         arrival time                           0.657    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[5]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk_out rise@0.000ns - userclk_out rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.048ns (22.749%)  route 0.163ns (77.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.596ns
    Source Clock Delay      (SCD):    0.509ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Net Delay (Source):      0.391ns (routing 0.059ns, distribution 0.332ns)
  Clock Net Delay (Destination): 0.431ns (routing 0.075ns, distribution 0.356ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y68        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  infra/eth/phy/U0/core_clocking_i/usrclk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=68, routed)          0.391     0.509    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X99Y150        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y150        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.048     0.557 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[5]/Q
                         net (fo=1, routed)           0.163     0.720    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gtwiz_userdata_tx_in[5]
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                                r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[5]
  -------------------------------------------------------------------    -------------------

                         (clock userclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y68        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  infra/eth/phy/U0/core_clocking_i/usrclk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=68, routed)          0.431     0.596    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txusrclk2_in[0]
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                                r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.068     0.528    
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXDATA[5])
                                                      0.135     0.663    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           0.720    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync3_reg/C
                            (rising edge-triggered cell FDCE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/D
                            (rising edge-triggered cell FDCE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk_out rise@0.000ns - userclk_out rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.048ns (30.769%)  route 0.108ns (69.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.648ns
    Source Clock Delay      (SCD):    0.521ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Net Delay (Source):      0.403ns (routing 0.059ns, distribution 0.344ns)
  Clock Net Delay (Destination): 0.483ns (routing 0.075ns, distribution 0.408ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y68        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  infra/eth/phy/U0/core_clocking_i/usrclk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=68, routed)          0.403     0.521    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X97Y157        FDCE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y157        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.048     0.569 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync3_reg/Q
                         net (fo=1, routed)           0.108     0.677    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync3
    SLICE_X97Y157        FDCE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y68        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  infra/eth/phy/U0/core_clocking_i/usrclk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=68, routed)          0.483     0.648    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X97Y157        FDCE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                         clock pessimism             -0.100     0.548    
    SLICE_X97Y157        FDCE (Hold_EFF_SLICEL_C_D)
                                                      0.056     0.604    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg
  -------------------------------------------------------------------
                         required time                         -0.604    
                         arrival time                           0.677    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync3_reg/C
                            (rising edge-triggered cell FDCE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/D
                            (rising edge-triggered cell FDCE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk_out rise@0.000ns - userclk_out rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.048ns (30.769%)  route 0.108ns (69.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.647ns
    Source Clock Delay      (SCD):    0.520ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Net Delay (Source):      0.402ns (routing 0.059ns, distribution 0.343ns)
  Clock Net Delay (Destination): 0.482ns (routing 0.075ns, distribution 0.407ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y68        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  infra/eth/phy/U0/core_clocking_i/usrclk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=68, routed)          0.402     0.520    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/txusrclk2_in[0]
    SLICE_X95Y156        FDCE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y156        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.048     0.568 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync3_reg/Q
                         net (fo=1, routed)           0.108     0.676    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync3
    SLICE_X95Y156        FDCE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y68        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  infra/eth/phy/U0/core_clocking_i/usrclk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=68, routed)          0.482     0.647    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/txusrclk2_in[0]
    SLICE_X95Y156        FDCE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
                         clock pessimism             -0.100     0.547    
    SLICE_X95Y156        FDCE (Hold_EFF_SLICEL_C_D)
                                                      0.056     0.603    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg
  -------------------------------------------------------------------
                         required time                         -0.603    
                         arrival time                           0.676    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[0]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk_out rise@0.000ns - userclk_out rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.048ns (22.749%)  route 0.163ns (77.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.596ns
    Source Clock Delay      (SCD):    0.507ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Net Delay (Source):      0.389ns (routing 0.059ns, distribution 0.330ns)
  Clock Net Delay (Destination): 0.431ns (routing 0.075ns, distribution 0.356ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y68        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  infra/eth/phy/U0/core_clocking_i/usrclk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=68, routed)          0.389     0.507    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X99Y151        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y151        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     0.555 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[0]/Q
                         net (fo=1, routed)           0.163     0.718    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gtwiz_userdata_tx_in[0]
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                                r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[0]
  -------------------------------------------------------------------    -------------------

                         (clock userclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y68        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  infra/eth/phy/U0/core_clocking_i/usrclk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=68, routed)          0.431     0.596    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txusrclk2_in[0]
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                                r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.068     0.528    
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXDATA[0])
                                                      0.113     0.641    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -0.641    
                         arrival time                           0.718    
  -------------------------------------------------------------------
                         slack                                  0.077    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         userclk_out
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { infra/eth/phy/U0/core_clocking_i/usrclk_bufg_inst/O }

Check Type        Corner  Lib Pin                  Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE3_CHANNEL/RXUSRCLK   n/a                      2.443         16.000      13.557     GTHE3_CHANNEL_X0Y10  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Min Period        n/a     GTHE3_CHANNEL/RXUSRCLK2  n/a                      2.443         16.000      13.557     GTHE3_CHANNEL_X0Y10  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Min Period        n/a     GTHE3_CHANNEL/TXUSRCLK   n/a                      2.443         16.000      13.557     GTHE3_CHANNEL_X0Y10  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Min Period        n/a     GTHE3_CHANNEL/TXUSRCLK2  n/a                      2.443         16.000      13.557     GTHE3_CHANNEL_X0Y10  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Min Period        n/a     FDRE/C                   n/a                      0.550         16.000      15.450     SLICE_X99Y153        infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[0]/C
Min Period        n/a     FDRE/C                   n/a                      0.550         16.000      15.450     SLICE_X100Y155       infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[10]/C
Min Period        n/a     FDRE/C                   n/a                      0.550         16.000      15.450     SLICE_X100Y155       infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[11]/C
Min Period        n/a     FDRE/C                   n/a                      0.550         16.000      15.450     SLICE_X100Y155       infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[12]/C
Min Period        n/a     FDRE/C                   n/a                      0.550         16.000      15.450     SLICE_X100Y155       infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[13]/C
Min Period        n/a     FDRE/C                   n/a                      0.550         16.000      15.450     SLICE_X100Y155       infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[14]/C
Low Pulse Width   Fast    GTHE3_CHANNEL/TXUSRCLK   n/a                      1.100         8.000       6.900      GTHE3_CHANNEL_X0Y10  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/TXUSRCLK2  n/a                      1.100         8.000       6.900      GTHE3_CHANNEL_X0Y10  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Low Pulse Width   Slow    GTHE3_CHANNEL/RXUSRCLK   n/a                      1.100         8.000       6.900      GTHE3_CHANNEL_X0Y10  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/RXUSRCLK2  n/a                      1.100         8.000       6.900      GTHE3_CHANNEL_X0Y10  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Low Pulse Width   Slow    GTHE3_CHANNEL/TXUSRCLK   n/a                      1.100         8.000       6.900      GTHE3_CHANNEL_X0Y10  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/TXUSRCLK2  n/a                      1.100         8.000       6.900      GTHE3_CHANNEL_X0Y10  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Low Pulse Width   Fast    GTHE3_CHANNEL/RXUSRCLK   n/a                      1.100         8.000       6.900      GTHE3_CHANNEL_X0Y10  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/RXUSRCLK2  n/a                      1.100         8.000       6.900      GTHE3_CHANNEL_X0Y10  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Low Pulse Width   Slow    FDRE/C                   n/a                      0.275         8.000       7.725      SLICE_X99Y151        infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[0]/C
Low Pulse Width   Slow    FDRE/C                   n/a                      0.275         8.000       7.725      SLICE_X99Y151        infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[0]/C
High Pulse Width  Fast    GTHE3_CHANNEL/RXUSRCLK   n/a                      1.100         8.000       6.900      GTHE3_CHANNEL_X0Y10  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
High Pulse Width  Fast    GTHE3_CHANNEL/RXUSRCLK2  n/a                      1.100         8.000       6.900      GTHE3_CHANNEL_X0Y10  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
High Pulse Width  Slow    GTHE3_CHANNEL/RXUSRCLK   n/a                      1.100         8.000       6.900      GTHE3_CHANNEL_X0Y10  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
High Pulse Width  Slow    GTHE3_CHANNEL/RXUSRCLK2  n/a                      1.100         8.000       6.900      GTHE3_CHANNEL_X0Y10  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
High Pulse Width  Slow    GTHE3_CHANNEL/TXUSRCLK   n/a                      1.100         8.000       6.900      GTHE3_CHANNEL_X0Y10  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
High Pulse Width  Fast    GTHE3_CHANNEL/TXUSRCLK   n/a                      1.100         8.000       6.900      GTHE3_CHANNEL_X0Y10  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
High Pulse Width  Slow    GTHE3_CHANNEL/TXUSRCLK2  n/a                      1.100         8.000       6.900      GTHE3_CHANNEL_X0Y10  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
High Pulse Width  Fast    GTHE3_CHANNEL/TXUSRCLK2  n/a                      1.100         8.000       6.900      GTHE3_CHANNEL_X0Y10  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
High Pulse Width  Fast    FDRE/C                   n/a                      0.275         8.000       7.725      SLICE_X100Y155       infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[10]/C
High Pulse Width  Fast    FDRE/C                   n/a                      0.275         8.000       7.725      SLICE_X100Y155       infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[11]/C
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK   GTHE3_CHANNEL/TXUSRCLK2  0.516         0.043       0.473      GTHE3_CHANNEL_X0Y10  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK   GTHE3_CHANNEL/RXUSRCLK2  0.516         0.028       0.488      GTHE3_CHANNEL_X0Y10  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Fast    GTHE3_CHANNEL/TXUSRCLK   GTHE3_CHANNEL/TXUSRCLK2  0.520         0.025       0.495      GTHE3_CHANNEL_X0Y10  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew          Fast    GTHE3_CHANNEL/RXUSRCLK   GTHE3_CHANNEL/RXUSRCLK2  0.519         0.016       0.503      GTHE3_CHANNEL_X0Y10  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK2  GTHE3_CHANNEL/TXUSRCLK   0.575         0.043       0.532      GTHE3_CHANNEL_X0Y10  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Max Skew          Fast    GTHE3_CHANNEL/RXUSRCLK2  GTHE3_CHANNEL/RXUSRCLK   0.882         0.016       0.866      GTHE3_CHANNEL_X0Y10  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Max Skew          Fast    GTHE3_CHANNEL/TXUSRCLK2  GTHE3_CHANNEL/TXUSRCLK   0.914         0.025       0.889      GTHE3_CHANNEL_X0Y10  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK2  GTHE3_CHANNEL/RXUSRCLK   1.005         0.028       0.977      GTHE3_CHANNEL_X0Y10  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_out[0]_1
  To Clock:  rxoutclk_out[0]_1

Setup :            0  Failing Endpoints,  Worst Slack        0.316ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.126ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.316ns  (required time - arrival time)
  Source:                 payload/example/TxRx_Data_SrcRcvr_s_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            payload/example/PRBS_Checkers_Generate[5].lpGBT_rx_checker/PRBS_pattern_previous_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (rxoutclk_out[0]_1 rise@3.125ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        2.417ns  (logic 0.231ns (9.557%)  route 2.186ns (90.443%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.845ns = ( 5.970 - 3.125 ) 
    Source Clock Delay      (SCD):    3.155ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.758ns (routing 1.144ns, distribution 1.614ns)
  Clock Net Delay (Destination): 2.516ns (routing 1.043ns, distribution 1.473ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.082     0.082    lpgbtFpga_top_inst/mgt_inst/txoutclk_sig
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  lpgbtFpga_top_inst/mgt_inst/txWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1050, routed)        2.758     3.155    payload/example/clk_mgtTxClk_o
    SLICE_X85Y266        FDRE                                         r  payload/example/TxRx_Data_SrcRcvr_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y266        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     3.270 r  payload/example/TxRx_Data_SrcRcvr_s_reg/Q
                         net (fo=3, routed)           0.468     3.738    payload/example/PRBS_Checkers_Generate[6].lpGBT_rx_checker/PRBS_pattern_previous_reg[30]_0
    SLICE_X85Y266        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116     3.854 r  payload/example/PRBS_Checkers_Generate[6].lpGBT_rx_checker/PRBS_pattern_previous[30]_i_1__5/O
                         net (fo=225, routed)         1.718     5.572    payload/example/PRBS_Checkers_Generate[5].lpGBT_rx_checker/PRBS_Checker_EN_OR_s
    SLICE_X94Y268        FDRE                                         r  payload/example/PRBS_Checkers_Generate[5].lpGBT_rx_checker/PRBS_pattern_previous_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      3.125     3.125 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     3.125 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     3.171    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.454 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        2.516     5.970    payload/example/PRBS_Checkers_Generate[5].lpGBT_rx_checker/uplinkClk_o
    SLICE_X94Y268        FDRE                                         r  payload/example/PRBS_Checkers_Generate[5].lpGBT_rx_checker/PRBS_pattern_previous_reg[15]/C
                         clock pessimism              0.000     5.970    
                         clock uncertainty           -0.035     5.935    
    SLICE_X94Y268        FDRE (Setup_DFF_SLICEM_C_CE)
                                                     -0.047     5.888    payload/example/PRBS_Checkers_Generate[5].lpGBT_rx_checker/PRBS_pattern_previous_reg[15]
  -------------------------------------------------------------------
                         required time                          5.888    
                         arrival time                          -5.572    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.346ns  (required time - arrival time)
  Source:                 payload/example/TxRx_Data_SrcRcvr_s_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            payload/example/PRBS_Checkers_Generate[5].lpGBT_rx_checker/PRBS_pattern_previous_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (rxoutclk_out[0]_1 rise@3.125ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        2.374ns  (logic 0.231ns (9.730%)  route 2.143ns (90.270%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 5.957 - 3.125 ) 
    Source Clock Delay      (SCD):    3.155ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.758ns (routing 1.144ns, distribution 1.614ns)
  Clock Net Delay (Destination): 2.503ns (routing 1.043ns, distribution 1.460ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.082     0.082    lpgbtFpga_top_inst/mgt_inst/txoutclk_sig
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  lpgbtFpga_top_inst/mgt_inst/txWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1050, routed)        2.758     3.155    payload/example/clk_mgtTxClk_o
    SLICE_X85Y266        FDRE                                         r  payload/example/TxRx_Data_SrcRcvr_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y266        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     3.270 r  payload/example/TxRx_Data_SrcRcvr_s_reg/Q
                         net (fo=3, routed)           0.468     3.738    payload/example/PRBS_Checkers_Generate[6].lpGBT_rx_checker/PRBS_pattern_previous_reg[30]_0
    SLICE_X85Y266        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116     3.854 r  payload/example/PRBS_Checkers_Generate[6].lpGBT_rx_checker/PRBS_pattern_previous[30]_i_1__5/O
                         net (fo=225, routed)         1.675     5.529    payload/example/PRBS_Checkers_Generate[5].lpGBT_rx_checker/PRBS_Checker_EN_OR_s
    SLICE_X94Y269        FDRE                                         r  payload/example/PRBS_Checkers_Generate[5].lpGBT_rx_checker/PRBS_pattern_previous_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      3.125     3.125 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     3.125 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     3.171    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.454 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        2.503     5.957    payload/example/PRBS_Checkers_Generate[5].lpGBT_rx_checker/uplinkClk_o
    SLICE_X94Y269        FDRE                                         r  payload/example/PRBS_Checkers_Generate[5].lpGBT_rx_checker/PRBS_pattern_previous_reg[1]/C
                         clock pessimism              0.000     5.957    
                         clock uncertainty           -0.035     5.922    
    SLICE_X94Y269        FDRE (Setup_DFF_SLICEM_C_CE)
                                                     -0.047     5.875    payload/example/PRBS_Checkers_Generate[5].lpGBT_rx_checker/PRBS_pattern_previous_reg[1]
  -------------------------------------------------------------------
                         required time                          5.875    
                         arrival time                          -5.529    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (required time - arrival time)
  Source:                 payload/example/TxRx_Data_SrcRcvr_s_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            payload/example/PRBS_Checkers_Generate[5].lpGBT_rx_checker/PRBS_pattern_previous_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (rxoutclk_out[0]_1 rise@3.125ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        2.374ns  (logic 0.231ns (9.730%)  route 2.143ns (90.270%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 5.957 - 3.125 ) 
    Source Clock Delay      (SCD):    3.155ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.758ns (routing 1.144ns, distribution 1.614ns)
  Clock Net Delay (Destination): 2.503ns (routing 1.043ns, distribution 1.460ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.082     0.082    lpgbtFpga_top_inst/mgt_inst/txoutclk_sig
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  lpgbtFpga_top_inst/mgt_inst/txWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1050, routed)        2.758     3.155    payload/example/clk_mgtTxClk_o
    SLICE_X85Y266        FDRE                                         r  payload/example/TxRx_Data_SrcRcvr_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y266        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     3.270 r  payload/example/TxRx_Data_SrcRcvr_s_reg/Q
                         net (fo=3, routed)           0.468     3.738    payload/example/PRBS_Checkers_Generate[6].lpGBT_rx_checker/PRBS_pattern_previous_reg[30]_0
    SLICE_X85Y266        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116     3.854 r  payload/example/PRBS_Checkers_Generate[6].lpGBT_rx_checker/PRBS_pattern_previous[30]_i_1__5/O
                         net (fo=225, routed)         1.675     5.529    payload/example/PRBS_Checkers_Generate[5].lpGBT_rx_checker/PRBS_Checker_EN_OR_s
    SLICE_X94Y269        FDRE                                         r  payload/example/PRBS_Checkers_Generate[5].lpGBT_rx_checker/PRBS_pattern_previous_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      3.125     3.125 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     3.125 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     3.171    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.454 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        2.503     5.957    payload/example/PRBS_Checkers_Generate[5].lpGBT_rx_checker/uplinkClk_o
    SLICE_X94Y269        FDRE                                         r  payload/example/PRBS_Checkers_Generate[5].lpGBT_rx_checker/PRBS_pattern_previous_reg[20]/C
                         clock pessimism              0.000     5.957    
                         clock uncertainty           -0.035     5.922    
    SLICE_X94Y269        FDRE (Setup_CFF_SLICEM_C_CE)
                                                     -0.047     5.875    payload/example/PRBS_Checkers_Generate[5].lpGBT_rx_checker/PRBS_pattern_previous_reg[20]
  -------------------------------------------------------------------
                         required time                          5.875    
                         arrival time                          -5.529    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (required time - arrival time)
  Source:                 payload/example/TxRx_Data_SrcRcvr_s_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            payload/example/PRBS_Checkers_Generate[5].lpGBT_rx_checker/PRBS_pattern_previous_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (rxoutclk_out[0]_1 rise@3.125ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        2.374ns  (logic 0.231ns (9.730%)  route 2.143ns (90.270%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 5.957 - 3.125 ) 
    Source Clock Delay      (SCD):    3.155ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.758ns (routing 1.144ns, distribution 1.614ns)
  Clock Net Delay (Destination): 2.503ns (routing 1.043ns, distribution 1.460ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.082     0.082    lpgbtFpga_top_inst/mgt_inst/txoutclk_sig
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  lpgbtFpga_top_inst/mgt_inst/txWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1050, routed)        2.758     3.155    payload/example/clk_mgtTxClk_o
    SLICE_X85Y266        FDRE                                         r  payload/example/TxRx_Data_SrcRcvr_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y266        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     3.270 r  payload/example/TxRx_Data_SrcRcvr_s_reg/Q
                         net (fo=3, routed)           0.468     3.738    payload/example/PRBS_Checkers_Generate[6].lpGBT_rx_checker/PRBS_pattern_previous_reg[30]_0
    SLICE_X85Y266        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116     3.854 r  payload/example/PRBS_Checkers_Generate[6].lpGBT_rx_checker/PRBS_pattern_previous[30]_i_1__5/O
                         net (fo=225, routed)         1.675     5.529    payload/example/PRBS_Checkers_Generate[5].lpGBT_rx_checker/PRBS_Checker_EN_OR_s
    SLICE_X94Y269        FDRE                                         r  payload/example/PRBS_Checkers_Generate[5].lpGBT_rx_checker/PRBS_pattern_previous_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      3.125     3.125 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     3.125 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     3.171    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.454 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        2.503     5.957    payload/example/PRBS_Checkers_Generate[5].lpGBT_rx_checker/uplinkClk_o
    SLICE_X94Y269        FDRE                                         r  payload/example/PRBS_Checkers_Generate[5].lpGBT_rx_checker/PRBS_pattern_previous_reg[23]/C
                         clock pessimism              0.000     5.957    
                         clock uncertainty           -0.035     5.922    
    SLICE_X94Y269        FDRE (Setup_BFF_SLICEM_C_CE)
                                                     -0.047     5.875    payload/example/PRBS_Checkers_Generate[5].lpGBT_rx_checker/PRBS_pattern_previous_reg[23]
  -------------------------------------------------------------------
                         required time                          5.875    
                         arrival time                          -5.529    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.380ns  (required time - arrival time)
  Source:                 payload/example/TxRx_Data_SrcRcvr_s_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            payload/example/PRBS_Checkers_Generate[4].lpGBT_rx_checker/PRBS_pattern_previous_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (rxoutclk_out[0]_1 rise@3.125ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        2.348ns  (logic 0.231ns (9.838%)  route 2.117ns (90.162%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.841ns = ( 5.966 - 3.125 ) 
    Source Clock Delay      (SCD):    3.155ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.758ns (routing 1.144ns, distribution 1.614ns)
  Clock Net Delay (Destination): 2.512ns (routing 1.043ns, distribution 1.469ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.082     0.082    lpgbtFpga_top_inst/mgt_inst/txoutclk_sig
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  lpgbtFpga_top_inst/mgt_inst/txWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1050, routed)        2.758     3.155    payload/example/clk_mgtTxClk_o
    SLICE_X85Y266        FDRE                                         r  payload/example/TxRx_Data_SrcRcvr_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y266        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     3.270 r  payload/example/TxRx_Data_SrcRcvr_s_reg/Q
                         net (fo=3, routed)           0.468     3.738    payload/example/PRBS_Checkers_Generate[6].lpGBT_rx_checker/PRBS_pattern_previous_reg[30]_0
    SLICE_X85Y266        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116     3.854 r  payload/example/PRBS_Checkers_Generate[6].lpGBT_rx_checker/PRBS_pattern_previous[30]_i_1__5/O
                         net (fo=225, routed)         1.649     5.503    payload/example/PRBS_Checkers_Generate[4].lpGBT_rx_checker/PRBS_Checker_EN_OR_s
    SLICE_X90Y267        FDRE                                         r  payload/example/PRBS_Checkers_Generate[4].lpGBT_rx_checker/PRBS_pattern_previous_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      3.125     3.125 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     3.125 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     3.171    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.454 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        2.512     5.966    payload/example/PRBS_Checkers_Generate[4].lpGBT_rx_checker/uplinkClk_o
    SLICE_X90Y267        FDRE                                         r  payload/example/PRBS_Checkers_Generate[4].lpGBT_rx_checker/PRBS_pattern_previous_reg[16]/C
                         clock pessimism              0.000     5.966    
                         clock uncertainty           -0.035     5.931    
    SLICE_X90Y267        FDRE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.048     5.883    payload/example/PRBS_Checkers_Generate[4].lpGBT_rx_checker/PRBS_pattern_previous_reg[16]
  -------------------------------------------------------------------
                         required time                          5.883    
                         arrival time                          -5.503    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.381ns  (required time - arrival time)
  Source:                 payload/example/TxRx_Data_SrcRcvr_s_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            payload/example/PRBS_Checkers_Generate[6].lpGBT_rx_checker/PRBS_pattern_previous_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (rxoutclk_out[0]_1 rise@3.125ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        2.350ns  (logic 0.231ns (9.830%)  route 2.119ns (90.170%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.843ns = ( 5.968 - 3.125 ) 
    Source Clock Delay      (SCD):    3.155ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.758ns (routing 1.144ns, distribution 1.614ns)
  Clock Net Delay (Destination): 2.514ns (routing 1.043ns, distribution 1.471ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.082     0.082    lpgbtFpga_top_inst/mgt_inst/txoutclk_sig
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  lpgbtFpga_top_inst/mgt_inst/txWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1050, routed)        2.758     3.155    payload/example/clk_mgtTxClk_o
    SLICE_X85Y266        FDRE                                         r  payload/example/TxRx_Data_SrcRcvr_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y266        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     3.270 r  payload/example/TxRx_Data_SrcRcvr_s_reg/Q
                         net (fo=3, routed)           0.468     3.738    payload/example/PRBS_Checkers_Generate[6].lpGBT_rx_checker/PRBS_pattern_previous_reg[30]_0
    SLICE_X85Y266        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116     3.854 r  payload/example/PRBS_Checkers_Generate[6].lpGBT_rx_checker/PRBS_pattern_previous[30]_i_1__5/O
                         net (fo=225, routed)         1.651     5.505    payload/example/PRBS_Checkers_Generate[6].lpGBT_rx_checker/PRBS_Checker_EN_OR_s
    SLICE_X92Y267        FDRE                                         r  payload/example/PRBS_Checkers_Generate[6].lpGBT_rx_checker/PRBS_pattern_previous_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      3.125     3.125 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     3.125 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     3.171    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.454 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        2.514     5.968    payload/example/PRBS_Checkers_Generate[6].lpGBT_rx_checker/uplinkClk_o
    SLICE_X92Y267        FDRE                                         r  payload/example/PRBS_Checkers_Generate[6].lpGBT_rx_checker/PRBS_pattern_previous_reg[11]/C
                         clock pessimism              0.000     5.968    
                         clock uncertainty           -0.035     5.933    
    SLICE_X92Y267        FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.047     5.886    payload/example/PRBS_Checkers_Generate[6].lpGBT_rx_checker/PRBS_pattern_previous_reg[11]
  -------------------------------------------------------------------
                         required time                          5.886    
                         arrival time                          -5.505    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.381ns  (required time - arrival time)
  Source:                 payload/example/TxRx_Data_SrcRcvr_s_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            payload/example/PRBS_Checkers_Generate[6].lpGBT_rx_checker/PRBS_pattern_previous_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (rxoutclk_out[0]_1 rise@3.125ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        2.350ns  (logic 0.231ns (9.830%)  route 2.119ns (90.170%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.843ns = ( 5.968 - 3.125 ) 
    Source Clock Delay      (SCD):    3.155ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.758ns (routing 1.144ns, distribution 1.614ns)
  Clock Net Delay (Destination): 2.514ns (routing 1.043ns, distribution 1.471ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.082     0.082    lpgbtFpga_top_inst/mgt_inst/txoutclk_sig
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  lpgbtFpga_top_inst/mgt_inst/txWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1050, routed)        2.758     3.155    payload/example/clk_mgtTxClk_o
    SLICE_X85Y266        FDRE                                         r  payload/example/TxRx_Data_SrcRcvr_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y266        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     3.270 r  payload/example/TxRx_Data_SrcRcvr_s_reg/Q
                         net (fo=3, routed)           0.468     3.738    payload/example/PRBS_Checkers_Generate[6].lpGBT_rx_checker/PRBS_pattern_previous_reg[30]_0
    SLICE_X85Y266        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116     3.854 r  payload/example/PRBS_Checkers_Generate[6].lpGBT_rx_checker/PRBS_pattern_previous[30]_i_1__5/O
                         net (fo=225, routed)         1.651     5.505    payload/example/PRBS_Checkers_Generate[6].lpGBT_rx_checker/PRBS_Checker_EN_OR_s
    SLICE_X92Y267        FDRE                                         r  payload/example/PRBS_Checkers_Generate[6].lpGBT_rx_checker/PRBS_pattern_previous_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      3.125     3.125 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     3.125 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     3.171    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.454 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        2.514     5.968    payload/example/PRBS_Checkers_Generate[6].lpGBT_rx_checker/uplinkClk_o
    SLICE_X92Y267        FDRE                                         r  payload/example/PRBS_Checkers_Generate[6].lpGBT_rx_checker/PRBS_pattern_previous_reg[12]/C
                         clock pessimism              0.000     5.968    
                         clock uncertainty           -0.035     5.933    
    SLICE_X92Y267        FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.047     5.886    payload/example/PRBS_Checkers_Generate[6].lpGBT_rx_checker/PRBS_pattern_previous_reg[12]
  -------------------------------------------------------------------
                         required time                          5.886    
                         arrival time                          -5.505    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.381ns  (required time - arrival time)
  Source:                 payload/example/TxRx_Data_SrcRcvr_s_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            payload/example/PRBS_Checkers_Generate[6].lpGBT_rx_checker/PRBS_pattern_previous_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (rxoutclk_out[0]_1 rise@3.125ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        2.350ns  (logic 0.231ns (9.830%)  route 2.119ns (90.170%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.843ns = ( 5.968 - 3.125 ) 
    Source Clock Delay      (SCD):    3.155ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.758ns (routing 1.144ns, distribution 1.614ns)
  Clock Net Delay (Destination): 2.514ns (routing 1.043ns, distribution 1.471ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.082     0.082    lpgbtFpga_top_inst/mgt_inst/txoutclk_sig
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  lpgbtFpga_top_inst/mgt_inst/txWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1050, routed)        2.758     3.155    payload/example/clk_mgtTxClk_o
    SLICE_X85Y266        FDRE                                         r  payload/example/TxRx_Data_SrcRcvr_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y266        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     3.270 r  payload/example/TxRx_Data_SrcRcvr_s_reg/Q
                         net (fo=3, routed)           0.468     3.738    payload/example/PRBS_Checkers_Generate[6].lpGBT_rx_checker/PRBS_pattern_previous_reg[30]_0
    SLICE_X85Y266        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116     3.854 r  payload/example/PRBS_Checkers_Generate[6].lpGBT_rx_checker/PRBS_pattern_previous[30]_i_1__5/O
                         net (fo=225, routed)         1.651     5.505    payload/example/PRBS_Checkers_Generate[6].lpGBT_rx_checker/PRBS_Checker_EN_OR_s
    SLICE_X92Y267        FDRE                                         r  payload/example/PRBS_Checkers_Generate[6].lpGBT_rx_checker/PRBS_pattern_previous_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      3.125     3.125 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     3.125 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     3.171    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.454 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        2.514     5.968    payload/example/PRBS_Checkers_Generate[6].lpGBT_rx_checker/uplinkClk_o
    SLICE_X92Y267        FDRE                                         r  payload/example/PRBS_Checkers_Generate[6].lpGBT_rx_checker/PRBS_pattern_previous_reg[14]/C
                         clock pessimism              0.000     5.968    
                         clock uncertainty           -0.035     5.933    
    SLICE_X92Y267        FDRE (Setup_BFF_SLICEL_C_CE)
                                                     -0.047     5.886    payload/example/PRBS_Checkers_Generate[6].lpGBT_rx_checker/PRBS_pattern_previous_reg[14]
  -------------------------------------------------------------------
                         required time                          5.886    
                         arrival time                          -5.505    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.382ns  (required time - arrival time)
  Source:                 payload/example/TxRx_Data_SrcRcvr_s_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            payload/example/PRBS_Checkers_Generate[4].lpGBT_rx_checker/PRBS_pattern_previous_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (rxoutclk_out[0]_1 rise@3.125ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        2.343ns  (logic 0.231ns (9.859%)  route 2.112ns (90.141%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.837ns = ( 5.962 - 3.125 ) 
    Source Clock Delay      (SCD):    3.155ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.758ns (routing 1.144ns, distribution 1.614ns)
  Clock Net Delay (Destination): 2.508ns (routing 1.043ns, distribution 1.465ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.082     0.082    lpgbtFpga_top_inst/mgt_inst/txoutclk_sig
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  lpgbtFpga_top_inst/mgt_inst/txWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1050, routed)        2.758     3.155    payload/example/clk_mgtTxClk_o
    SLICE_X85Y266        FDRE                                         r  payload/example/TxRx_Data_SrcRcvr_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y266        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     3.270 r  payload/example/TxRx_Data_SrcRcvr_s_reg/Q
                         net (fo=3, routed)           0.468     3.738    payload/example/PRBS_Checkers_Generate[6].lpGBT_rx_checker/PRBS_pattern_previous_reg[30]_0
    SLICE_X85Y266        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116     3.854 r  payload/example/PRBS_Checkers_Generate[6].lpGBT_rx_checker/PRBS_pattern_previous[30]_i_1__5/O
                         net (fo=225, routed)         1.644     5.498    payload/example/PRBS_Checkers_Generate[4].lpGBT_rx_checker/PRBS_Checker_EN_OR_s
    SLICE_X89Y267        FDRE                                         r  payload/example/PRBS_Checkers_Generate[4].lpGBT_rx_checker/PRBS_pattern_previous_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      3.125     3.125 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     3.125 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     3.171    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.454 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        2.508     5.962    payload/example/PRBS_Checkers_Generate[4].lpGBT_rx_checker/uplinkClk_o
    SLICE_X89Y267        FDRE                                         r  payload/example/PRBS_Checkers_Generate[4].lpGBT_rx_checker/PRBS_pattern_previous_reg[25]/C
                         clock pessimism              0.000     5.962    
                         clock uncertainty           -0.035     5.927    
    SLICE_X89Y267        FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.047     5.880    payload/example/PRBS_Checkers_Generate[4].lpGBT_rx_checker/PRBS_pattern_previous_reg[25]
  -------------------------------------------------------------------
                         required time                          5.880    
                         arrival time                          -5.498    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.382ns  (required time - arrival time)
  Source:                 payload/example/TxRx_Data_SrcRcvr_s_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            payload/example/PRBS_Checkers_Generate[4].lpGBT_rx_checker/PRBS_pattern_previous_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (rxoutclk_out[0]_1 rise@3.125ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        2.343ns  (logic 0.231ns (9.859%)  route 2.112ns (90.141%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.837ns = ( 5.962 - 3.125 ) 
    Source Clock Delay      (SCD):    3.155ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.758ns (routing 1.144ns, distribution 1.614ns)
  Clock Net Delay (Destination): 2.508ns (routing 1.043ns, distribution 1.465ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.082     0.082    lpgbtFpga_top_inst/mgt_inst/txoutclk_sig
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  lpgbtFpga_top_inst/mgt_inst/txWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1050, routed)        2.758     3.155    payload/example/clk_mgtTxClk_o
    SLICE_X85Y266        FDRE                                         r  payload/example/TxRx_Data_SrcRcvr_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y266        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     3.270 r  payload/example/TxRx_Data_SrcRcvr_s_reg/Q
                         net (fo=3, routed)           0.468     3.738    payload/example/PRBS_Checkers_Generate[6].lpGBT_rx_checker/PRBS_pattern_previous_reg[30]_0
    SLICE_X85Y266        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116     3.854 r  payload/example/PRBS_Checkers_Generate[6].lpGBT_rx_checker/PRBS_pattern_previous[30]_i_1__5/O
                         net (fo=225, routed)         1.644     5.498    payload/example/PRBS_Checkers_Generate[4].lpGBT_rx_checker/PRBS_Checker_EN_OR_s
    SLICE_X89Y267        FDRE                                         r  payload/example/PRBS_Checkers_Generate[4].lpGBT_rx_checker/PRBS_pattern_previous_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      3.125     3.125 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     3.125 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     3.171    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.454 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        2.508     5.962    payload/example/PRBS_Checkers_Generate[4].lpGBT_rx_checker/uplinkClk_o
    SLICE_X89Y267        FDRE                                         r  payload/example/PRBS_Checkers_Generate[4].lpGBT_rx_checker/PRBS_pattern_previous_reg[26]/C
                         clock pessimism              0.000     5.962    
                         clock uncertainty           -0.035     5.927    
    SLICE_X89Y267        FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.047     5.880    payload/example/PRBS_Checkers_Generate[4].lpGBT_rx_checker/PRBS_pattern_previous_reg[26]
  -------------------------------------------------------------------
                         required time                          5.880    
                         arrival time                          -5.498    
  -------------------------------------------------------------------
                         slack                                  0.382    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 payload/example/lpGBT_SCA_rst_cmd_strb1_s_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            payload/example/lpGBTsc_inst/sca_inst/sca_gen[0].rx_inst/sca_rx_fifo_inst/data_o_reg[49]/R
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_1 rise@0.000ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.049ns (12.405%)  route 0.346ns (87.595%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.688ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.306ns (routing 0.602ns, distribution 0.704ns)
  Clock Net Delay (Destination): 1.523ns (routing 0.678ns, distribution 0.845ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.018     0.018    lpgbtFpga_top_inst/mgt_inst/txoutclk_sig
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  lpgbtFpga_top_inst/mgt_inst/txWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1050, routed)        1.306     1.424    payload/example/clk_mgtTxClk_o
    SLICE_X81Y264        FDRE                                         r  payload/example/lpGBT_SCA_rst_cmd_strb1_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y264        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.473 r  payload/example/lpGBT_SCA_rst_cmd_strb1_s_reg/Q
                         net (fo=191, routed)         0.346     1.819    payload/example/lpGBTsc_inst/sca_inst/sca_gen[0].rx_inst/sca_rx_fifo_inst/lpGBT_SCA_rst_cmd_strb1_s
    SLICE_X81Y262        FDRE                                         r  payload/example/lpGBTsc_inst/sca_inst/sca_gen[0].rx_inst/sca_rx_fifo_inst/data_o_reg[49]/R
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        1.523     1.688    payload/example/lpGBTsc_inst/sca_inst/sca_gen[0].rx_inst/sca_rx_fifo_inst/uplinkClk_o
    SLICE_X81Y262        FDRE                                         r  payload/example/lpGBTsc_inst/sca_inst/sca_gen[0].rx_inst/sca_rx_fifo_inst/data_o_reg[49]/C
                         clock pessimism              0.000     1.688    
    SLICE_X81Y262        FDRE (Hold_HFF2_SLICEM_C_R)
                                                      0.005     1.693    payload/example/lpGBTsc_inst/sca_inst/sca_gen[0].rx_inst/sca_rx_fifo_inst/data_o_reg[49]
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 payload/example/lpGBT_SCA_rst_cmd_strb1_s_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            payload/example/lpGBTsc_inst/sca_inst/sca_gen[0].rx_inst/sca_rx_fifo_inst/data_o_reg[73]/R
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_1 rise@0.000ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.049ns (12.405%)  route 0.346ns (87.595%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.688ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.306ns (routing 0.602ns, distribution 0.704ns)
  Clock Net Delay (Destination): 1.523ns (routing 0.678ns, distribution 0.845ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.018     0.018    lpgbtFpga_top_inst/mgt_inst/txoutclk_sig
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  lpgbtFpga_top_inst/mgt_inst/txWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1050, routed)        1.306     1.424    payload/example/clk_mgtTxClk_o
    SLICE_X81Y264        FDRE                                         r  payload/example/lpGBT_SCA_rst_cmd_strb1_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y264        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.473 r  payload/example/lpGBT_SCA_rst_cmd_strb1_s_reg/Q
                         net (fo=191, routed)         0.346     1.819    payload/example/lpGBTsc_inst/sca_inst/sca_gen[0].rx_inst/sca_rx_fifo_inst/lpGBT_SCA_rst_cmd_strb1_s
    SLICE_X81Y262        FDRE                                         r  payload/example/lpGBTsc_inst/sca_inst/sca_gen[0].rx_inst/sca_rx_fifo_inst/data_o_reg[73]/R
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        1.523     1.688    payload/example/lpGBTsc_inst/sca_inst/sca_gen[0].rx_inst/sca_rx_fifo_inst/uplinkClk_o
    SLICE_X81Y262        FDRE                                         r  payload/example/lpGBTsc_inst/sca_inst/sca_gen[0].rx_inst/sca_rx_fifo_inst/data_o_reg[73]/C
                         clock pessimism              0.000     1.688    
    SLICE_X81Y262        FDRE (Hold_GFF2_SLICEM_C_R)
                                                      0.005     1.693    payload/example/lpGBTsc_inst/sca_inst/sca_gen[0].rx_inst/sca_rx_fifo_inst/data_o_reg[73]
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 payload/example/lpGBT_SCA_rst_cmd_strb1_s_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            payload/example/lpGBTsc_inst/sca_inst/sca_gen[0].rx_inst/sca_rx_fifo_inst/data_o_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_1 rise@0.000ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.049ns (12.405%)  route 0.346ns (87.595%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.688ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.306ns (routing 0.602ns, distribution 0.704ns)
  Clock Net Delay (Destination): 1.523ns (routing 0.678ns, distribution 0.845ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.018     0.018    lpgbtFpga_top_inst/mgt_inst/txoutclk_sig
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  lpgbtFpga_top_inst/mgt_inst/txWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1050, routed)        1.306     1.424    payload/example/clk_mgtTxClk_o
    SLICE_X81Y264        FDRE                                         r  payload/example/lpGBT_SCA_rst_cmd_strb1_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y264        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.473 r  payload/example/lpGBT_SCA_rst_cmd_strb1_s_reg/Q
                         net (fo=191, routed)         0.346     1.819    payload/example/lpGBTsc_inst/sca_inst/sca_gen[0].rx_inst/sca_rx_fifo_inst/lpGBT_SCA_rst_cmd_strb1_s
    SLICE_X81Y262        FDRE                                         r  payload/example/lpGBTsc_inst/sca_inst/sca_gen[0].rx_inst/sca_rx_fifo_inst/data_o_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        1.523     1.688    payload/example/lpGBTsc_inst/sca_inst/sca_gen[0].rx_inst/sca_rx_fifo_inst/uplinkClk_o
    SLICE_X81Y262        FDRE                                         r  payload/example/lpGBTsc_inst/sca_inst/sca_gen[0].rx_inst/sca_rx_fifo_inst/data_o_reg[9]/C
                         clock pessimism              0.000     1.688    
    SLICE_X81Y262        FDRE (Hold_FFF2_SLICEM_C_R)
                                                      0.005     1.693    payload/example/lpGBTsc_inst/sca_inst/sca_gen[0].rx_inst/sca_rx_fifo_inst/data_o_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 payload/example/lpGBT_SCA_rst_cmd_strb1_s_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            payload/example/lpGBTsc_inst/sca_inst/sca_gen[0].rx_inst/sca_rx_fifo_inst/mem_arr_reg[6][1]/R
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_1 rise@0.000ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.049ns (12.405%)  route 0.346ns (87.595%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.688ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.306ns (routing 0.602ns, distribution 0.704ns)
  Clock Net Delay (Destination): 1.523ns (routing 0.678ns, distribution 0.845ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.018     0.018    lpgbtFpga_top_inst/mgt_inst/txoutclk_sig
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  lpgbtFpga_top_inst/mgt_inst/txWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1050, routed)        1.306     1.424    payload/example/clk_mgtTxClk_o
    SLICE_X81Y264        FDRE                                         r  payload/example/lpGBT_SCA_rst_cmd_strb1_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y264        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.473 r  payload/example/lpGBT_SCA_rst_cmd_strb1_s_reg/Q
                         net (fo=191, routed)         0.346     1.819    payload/example/lpGBTsc_inst/sca_inst/sca_gen[0].rx_inst/sca_rx_fifo_inst/lpGBT_SCA_rst_cmd_strb1_s
    SLICE_X81Y262        FDRE                                         r  payload/example/lpGBTsc_inst/sca_inst/sca_gen[0].rx_inst/sca_rx_fifo_inst/mem_arr_reg[6][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        1.523     1.688    payload/example/lpGBTsc_inst/sca_inst/sca_gen[0].rx_inst/sca_rx_fifo_inst/uplinkClk_o
    SLICE_X81Y262        FDRE                                         r  payload/example/lpGBTsc_inst/sca_inst/sca_gen[0].rx_inst/sca_rx_fifo_inst/mem_arr_reg[6][1]/C
                         clock pessimism              0.000     1.688    
    SLICE_X81Y262        FDRE (Hold_HFF_SLICEM_C_R)
                                                      0.005     1.693    payload/example/lpGBTsc_inst/sca_inst/sca_gen[0].rx_inst/sca_rx_fifo_inst/mem_arr_reg[6][1]
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 payload/example/lpGBT_SCA_rst_cmd_strb1_s_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            payload/example/lpGBTsc_inst/sca_inst/sca_gen[0].rx_inst/sca_rx_fifo_inst/data_o_reg[59]/R
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_1 rise@0.000ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.049ns (12.312%)  route 0.349ns (87.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.690ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.306ns (routing 0.602ns, distribution 0.704ns)
  Clock Net Delay (Destination): 1.525ns (routing 0.678ns, distribution 0.847ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.018     0.018    lpgbtFpga_top_inst/mgt_inst/txoutclk_sig
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  lpgbtFpga_top_inst/mgt_inst/txWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1050, routed)        1.306     1.424    payload/example/clk_mgtTxClk_o
    SLICE_X81Y264        FDRE                                         r  payload/example/lpGBT_SCA_rst_cmd_strb1_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y264        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.473 r  payload/example/lpGBT_SCA_rst_cmd_strb1_s_reg/Q
                         net (fo=191, routed)         0.349     1.822    payload/example/lpGBTsc_inst/sca_inst/sca_gen[0].rx_inst/sca_rx_fifo_inst/lpGBT_SCA_rst_cmd_strb1_s
    SLICE_X81Y262        FDRE                                         r  payload/example/lpGBTsc_inst/sca_inst/sca_gen[0].rx_inst/sca_rx_fifo_inst/data_o_reg[59]/R
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        1.525     1.690    payload/example/lpGBTsc_inst/sca_inst/sca_gen[0].rx_inst/sca_rx_fifo_inst/uplinkClk_o
    SLICE_X81Y262        FDRE                                         r  payload/example/lpGBTsc_inst/sca_inst/sca_gen[0].rx_inst/sca_rx_fifo_inst/data_o_reg[59]/C
                         clock pessimism              0.000     1.690    
    SLICE_X81Y262        FDRE (Hold_DFF_SLICEM_C_R)
                                                      0.005     1.695    payload/example/lpGBTsc_inst/sca_inst/sca_gen[0].rx_inst/sca_rx_fifo_inst/data_o_reg[59]
  -------------------------------------------------------------------
                         required time                         -1.695    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 payload/example/lpGBT_SCA_rst_cmd_strb1_s_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            payload/example/lpGBTsc_inst/sca_inst/sca_gen[0].rx_inst/sca_rx_fifo_inst/data_o_reg[61]/R
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_1 rise@0.000ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.049ns (12.312%)  route 0.349ns (87.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.690ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.306ns (routing 0.602ns, distribution 0.704ns)
  Clock Net Delay (Destination): 1.525ns (routing 0.678ns, distribution 0.847ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.018     0.018    lpgbtFpga_top_inst/mgt_inst/txoutclk_sig
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  lpgbtFpga_top_inst/mgt_inst/txWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1050, routed)        1.306     1.424    payload/example/clk_mgtTxClk_o
    SLICE_X81Y264        FDRE                                         r  payload/example/lpGBT_SCA_rst_cmd_strb1_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y264        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.473 r  payload/example/lpGBT_SCA_rst_cmd_strb1_s_reg/Q
                         net (fo=191, routed)         0.349     1.822    payload/example/lpGBTsc_inst/sca_inst/sca_gen[0].rx_inst/sca_rx_fifo_inst/lpGBT_SCA_rst_cmd_strb1_s
    SLICE_X81Y262        FDRE                                         r  payload/example/lpGBTsc_inst/sca_inst/sca_gen[0].rx_inst/sca_rx_fifo_inst/data_o_reg[61]/R
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        1.525     1.690    payload/example/lpGBTsc_inst/sca_inst/sca_gen[0].rx_inst/sca_rx_fifo_inst/uplinkClk_o
    SLICE_X81Y262        FDRE                                         r  payload/example/lpGBTsc_inst/sca_inst/sca_gen[0].rx_inst/sca_rx_fifo_inst/data_o_reg[61]/C
                         clock pessimism              0.000     1.690    
    SLICE_X81Y262        FDRE (Hold_CFF_SLICEM_C_R)
                                                      0.005     1.695    payload/example/lpGBTsc_inst/sca_inst/sca_gen[0].rx_inst/sca_rx_fifo_inst/data_o_reg[61]
  -------------------------------------------------------------------
                         required time                         -1.695    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 payload/example/lpGBT_SCA_rst_cmd_strb1_s_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            payload/example/lpGBTsc_inst/sca_inst/sca_gen[0].rx_inst/sca_rx_fifo_inst/data_o_reg[75]/R
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_1 rise@0.000ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.049ns (12.312%)  route 0.349ns (87.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.690ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.306ns (routing 0.602ns, distribution 0.704ns)
  Clock Net Delay (Destination): 1.525ns (routing 0.678ns, distribution 0.847ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.018     0.018    lpgbtFpga_top_inst/mgt_inst/txoutclk_sig
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  lpgbtFpga_top_inst/mgt_inst/txWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1050, routed)        1.306     1.424    payload/example/clk_mgtTxClk_o
    SLICE_X81Y264        FDRE                                         r  payload/example/lpGBT_SCA_rst_cmd_strb1_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y264        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.473 r  payload/example/lpGBT_SCA_rst_cmd_strb1_s_reg/Q
                         net (fo=191, routed)         0.349     1.822    payload/example/lpGBTsc_inst/sca_inst/sca_gen[0].rx_inst/sca_rx_fifo_inst/lpGBT_SCA_rst_cmd_strb1_s
    SLICE_X81Y262        FDRE                                         r  payload/example/lpGBTsc_inst/sca_inst/sca_gen[0].rx_inst/sca_rx_fifo_inst/data_o_reg[75]/R
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        1.525     1.690    payload/example/lpGBTsc_inst/sca_inst/sca_gen[0].rx_inst/sca_rx_fifo_inst/uplinkClk_o
    SLICE_X81Y262        FDRE                                         r  payload/example/lpGBTsc_inst/sca_inst/sca_gen[0].rx_inst/sca_rx_fifo_inst/data_o_reg[75]/C
                         clock pessimism              0.000     1.690    
    SLICE_X81Y262        FDRE (Hold_BFF_SLICEM_C_R)
                                                      0.005     1.695    payload/example/lpGBTsc_inst/sca_inst/sca_gen[0].rx_inst/sca_rx_fifo_inst/data_o_reg[75]
  -------------------------------------------------------------------
                         required time                         -1.695    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 payload/example/lpGBT_SCA_rst_cmd_strb1_s_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            payload/example/lpGBTsc_inst/sca_inst/sca_gen[0].rx_inst/sca_rx_fifo_inst/data_o_reg[79]/R
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_1 rise@0.000ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.049ns (12.312%)  route 0.349ns (87.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.690ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.306ns (routing 0.602ns, distribution 0.704ns)
  Clock Net Delay (Destination): 1.525ns (routing 0.678ns, distribution 0.847ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.018     0.018    lpgbtFpga_top_inst/mgt_inst/txoutclk_sig
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  lpgbtFpga_top_inst/mgt_inst/txWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1050, routed)        1.306     1.424    payload/example/clk_mgtTxClk_o
    SLICE_X81Y264        FDRE                                         r  payload/example/lpGBT_SCA_rst_cmd_strb1_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y264        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.473 r  payload/example/lpGBT_SCA_rst_cmd_strb1_s_reg/Q
                         net (fo=191, routed)         0.349     1.822    payload/example/lpGBTsc_inst/sca_inst/sca_gen[0].rx_inst/sca_rx_fifo_inst/lpGBT_SCA_rst_cmd_strb1_s
    SLICE_X81Y262        FDRE                                         r  payload/example/lpGBTsc_inst/sca_inst/sca_gen[0].rx_inst/sca_rx_fifo_inst/data_o_reg[79]/R
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        1.525     1.690    payload/example/lpGBTsc_inst/sca_inst/sca_gen[0].rx_inst/sca_rx_fifo_inst/uplinkClk_o
    SLICE_X81Y262        FDRE                                         r  payload/example/lpGBTsc_inst/sca_inst/sca_gen[0].rx_inst/sca_rx_fifo_inst/data_o_reg[79]/C
                         clock pessimism              0.000     1.690    
    SLICE_X81Y262        FDRE (Hold_AFF_SLICEM_C_R)
                                                      0.005     1.695    payload/example/lpGBTsc_inst/sca_inst/sca_gen[0].rx_inst/sca_rx_fifo_inst/data_o_reg[79]
  -------------------------------------------------------------------
                         required time                         -1.695    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 payload/example/lpGBT_SCA_rst_cmd_strb1_s_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            payload/example/lpGBTsc_inst/sca_inst/sca_gen[0].rx_inst/sca_rx_fifo_inst/mem_arr_reg[1][1]/R
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_1 rise@0.000ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.049ns (12.312%)  route 0.349ns (87.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.690ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.306ns (routing 0.602ns, distribution 0.704ns)
  Clock Net Delay (Destination): 1.525ns (routing 0.678ns, distribution 0.847ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.018     0.018    lpgbtFpga_top_inst/mgt_inst/txoutclk_sig
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  lpgbtFpga_top_inst/mgt_inst/txWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1050, routed)        1.306     1.424    payload/example/clk_mgtTxClk_o
    SLICE_X81Y264        FDRE                                         r  payload/example/lpGBT_SCA_rst_cmd_strb1_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y264        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.473 r  payload/example/lpGBT_SCA_rst_cmd_strb1_s_reg/Q
                         net (fo=191, routed)         0.349     1.822    payload/example/lpGBTsc_inst/sca_inst/sca_gen[0].rx_inst/sca_rx_fifo_inst/lpGBT_SCA_rst_cmd_strb1_s
    SLICE_X81Y262        FDRE                                         r  payload/example/lpGBTsc_inst/sca_inst/sca_gen[0].rx_inst/sca_rx_fifo_inst/mem_arr_reg[1][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        1.525     1.690    payload/example/lpGBTsc_inst/sca_inst/sca_gen[0].rx_inst/sca_rx_fifo_inst/uplinkClk_o
    SLICE_X81Y262        FDRE                                         r  payload/example/lpGBTsc_inst/sca_inst/sca_gen[0].rx_inst/sca_rx_fifo_inst/mem_arr_reg[1][1]/C
                         clock pessimism              0.000     1.690    
    SLICE_X81Y262        FDRE (Hold_DFF2_SLICEM_C_R)
                                                      0.005     1.695    payload/example/lpGBTsc_inst/sca_inst/sca_gen[0].rx_inst/sca_rx_fifo_inst/mem_arr_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -1.695    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 payload/example/lpGBT_SCA_rst_cmd_strb1_s_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            payload/example/lpGBTsc_inst/sca_inst/sca_gen[0].rx_inst/sca_rx_fifo_inst/data_o_reg[34]/R
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_1 rise@0.000ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.049ns (11.611%)  route 0.373ns (88.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.713ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.306ns (routing 0.602ns, distribution 0.704ns)
  Clock Net Delay (Destination): 1.548ns (routing 0.678ns, distribution 0.870ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.018     0.018    lpgbtFpga_top_inst/mgt_inst/txoutclk_sig
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  lpgbtFpga_top_inst/mgt_inst/txWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1050, routed)        1.306     1.424    payload/example/clk_mgtTxClk_o
    SLICE_X81Y264        FDRE                                         r  payload/example/lpGBT_SCA_rst_cmd_strb1_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y264        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.473 r  payload/example/lpGBT_SCA_rst_cmd_strb1_s_reg/Q
                         net (fo=191, routed)         0.373     1.846    payload/example/lpGBTsc_inst/sca_inst/sca_gen[0].rx_inst/sca_rx_fifo_inst/lpGBT_SCA_rst_cmd_strb1_s
    SLICE_X85Y262        FDRE                                         r  payload/example/lpGBTsc_inst/sca_inst/sca_gen[0].rx_inst/sca_rx_fifo_inst/data_o_reg[34]/R
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        1.548     1.713    payload/example/lpGBTsc_inst/sca_inst/sca_gen[0].rx_inst/sca_rx_fifo_inst/uplinkClk_o
    SLICE_X85Y262        FDRE                                         r  payload/example/lpGBTsc_inst/sca_inst/sca_gen[0].rx_inst/sca_rx_fifo_inst/data_o_reg[34]/C
                         clock pessimism              0.000     1.713    
    SLICE_X85Y262        FDRE (Hold_HFF2_SLICEL_C_R)
                                                      0.005     1.718    payload/example/lpGBTsc_inst/sca_inst/sca_gen[0].rx_inst/sca_rx_fifo_inst/data_o_reg[34]
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.128    





---------------------------------------------------------------------------------------------------
From Clock:  ipbus_clk
  To Clock:  rxoutclk_out[0]_1

Setup :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.283ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (required time - arrival time)
  Source:                 infra/ipbus/trans/sm/addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ipbus_clk  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            payload/example/rd_to_gbtic_Trig_si_reg/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.375ns  (rxoutclk_out[0]_1 rise@134.375ns - ipbus_clk rise@128.000ns)
  Data Path Delay:        2.839ns  (logic 0.642ns (22.614%)  route 2.197ns (77.386%))
  Logic Levels:           4  (LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -3.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.786ns = ( 130.911 - 128.125 ) 
    Source Clock Delay      (SCD):    6.106ns = ( 134.106 - 128.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.097ns
  Clock Net Delay (Source):      2.356ns (routing 0.779ns, distribution 1.577ns)
  Clock Net Delay (Destination): 2.457ns (routing 1.043ns, distribution 1.414ns)
  Timing Exception:       MultiCycle Path   Setup -end   3    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ipbus_clk rise edge)
                                                    128.000   128.000 r  
    G10                                               0.000   128.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000   128.000    userClockIbufgds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521   128.521 r  userClockIbufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090   128.611    userClockIbufgds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000   128.611 r  userClockIbufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716   129.327    mgt_freedrpclk_s
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083   129.410 r  mgt_freedrpclk_s_BUFG_inst/O
                         net (fo=1254, routed)        2.085   131.495    infra/clocks/clk_mgtfreedrpclk_i
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231   131.264 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.403   131.667    infra/clocks/I
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083   131.750 r  infra/clocks/bufgipb/O
    X2Y3 (CLOCK_ROOT)    net (fo=877, routed)         2.356   134.106    infra/ipbus/trans/sm/timer_reg[7]_0
    SLICE_X80Y255        FDRE                                         r  infra/ipbus/trans/sm/addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y255        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.114   134.220 r  infra/ipbus/trans/sm/addr_reg[3]/Q
                         net (fo=36, routed)          0.374   134.594    infra/ipbus/trans/sm/addr_reg[11]_0[3]
    SLICE_X79Y251        LUT5 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.147   134.741 f  infra/ipbus/trans/sm/reg[0][31]_i_14__0/O
                         net (fo=1, routed)           0.289   135.030    infra/ipbus/trans/sm/reg[0][31]_i_14__0_n_0
    SLICE_X79Y251        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.118   135.148 f  infra/ipbus/trans/sm/reg[0][31]_i_7/O
                         net (fo=1, routed)           0.000   135.148    infra/ipbus/trans/sm/reg[0][31]_i_7_n_0
    SLICE_X79Y251        MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.067   135.215 f  infra/ipbus/trans/sm/reg_reg[0][31]_i_3/O
                         net (fo=173, routed)         1.270   136.485    infra/ipbus/trans/sm/addr_reg[15]_0
    SLICE_X81Y261        LUT5 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.196   136.681 r  infra/ipbus/trans/sm/rd_to_gbtic_Trig_si_i_1/O
                         net (fo=2, routed)           0.264   136.945    payload/example/ipbw[18][ipb_strobe]
    SLICE_X80Y261        FDRE                                         r  payload/example/rd_to_gbtic_Trig_si_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                    134.375   134.375 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000   134.375 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046   134.421    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283   134.704 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        2.457   137.161    payload/example/uplinkClk_o
    SLICE_X80Y261        FDRE                                         r  payload/example/rd_to_gbtic_Trig_si_reg/C
                         clock pessimism              0.000   137.161    
                         clock uncertainty           -0.182   136.979    
    SLICE_X80Y261        FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.061   137.040    payload/example/rd_to_gbtic_Trig_si_reg
  -------------------------------------------------------------------
                         required time                        137.040    
                         arrival time                        -136.945    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.680ns  (required time - arrival time)
  Source:                 infra/ipbus/trans/sm/addr_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ipbus_clk  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            payload/example/rd_to_gbtic_si_reg/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.375ns  (rxoutclk_out[0]_1 rise@134.375ns - ipbus_clk rise@128.000ns)
  Data Path Delay:        2.288ns  (logic 0.774ns (33.829%)  route 1.514ns (66.171%))
  Logic Levels:           5  (LUT2=2 LUT6=3)
  Clock Path Skew:        -3.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.809ns = ( 130.934 - 128.125 ) 
    Source Clock Delay      (SCD):    6.093ns = ( 134.093 - 128.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.097ns
  Clock Net Delay (Source):      2.343ns (routing 0.779ns, distribution 1.564ns)
  Clock Net Delay (Destination): 2.480ns (routing 1.043ns, distribution 1.437ns)
  Timing Exception:       MultiCycle Path   Setup -end   3    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ipbus_clk rise edge)
                                                    128.000   128.000 r  
    G10                                               0.000   128.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000   128.000    userClockIbufgds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521   128.521 r  userClockIbufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090   128.611    userClockIbufgds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000   128.611 r  userClockIbufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716   129.327    mgt_freedrpclk_s
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083   129.410 r  mgt_freedrpclk_s_BUFG_inst/O
                         net (fo=1254, routed)        2.085   131.495    infra/clocks/clk_mgtfreedrpclk_i
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231   131.264 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.403   131.667    infra/clocks/I
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083   131.750 r  infra/clocks/bufgipb/O
    X2Y3 (CLOCK_ROOT)    net (fo=877, routed)         2.343   134.093    infra/ipbus/trans/sm/timer_reg[7]_0
    SLICE_X80Y254        FDRE                                         r  infra/ipbus/trans/sm/addr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y254        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114   134.207 r  infra/ipbus/trans/sm/addr_reg[14]/Q
                         net (fo=22, routed)          0.281   134.488    infra/ipbus/trans/sm/ipb_out[ipb_addr][14]
    SLICE_X80Y251        LUT2 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.206   134.694 f  infra/ipbus/trans/sm/rmw_input[31]_i_17/O
                         net (fo=2, routed)           0.191   134.885    infra/ipbus/trans/sm/rmw_input[31]_i_17_n_0
    SLICE_X80Y252        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.115   135.000 f  infra/ipbus/trans/sm/rmw_input[31]_i_11/O
                         net (fo=1, routed)           0.274   135.274    infra/ipbus/trans/sm/rmw_input[31]_i_11_n_0
    SLICE_X81Y252        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.119   135.393 f  infra/ipbus/trans/sm/rmw_input[31]_i_6/O
                         net (fo=64, routed)          0.495   135.888    infra/ipbus/trans/sm/addr_reg[15]_2
    SLICE_X81Y261        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.177   136.065 f  infra/ipbus/trans/sm/ipb_SCA_start_cmd_strb_s_i_2/O
                         net (fo=4, routed)           0.246   136.311    infra/ipbus/trans/sm/ipb_SCA_start_cmd_strb_s_i_2_n_0
    SLICE_X82Y263        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.043   136.354 r  infra/ipbus/trans/sm/rd_to_gbtic_si_i_1/O
                         net (fo=1, routed)           0.027   136.381    payload/example/rd_to_gbtic_si0
    SLICE_X82Y263        FDRE                                         r  payload/example/rd_to_gbtic_si_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                    134.375   134.375 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000   134.375 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046   134.421    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283   134.704 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        2.480   137.184    payload/example/uplinkClk_o
    SLICE_X82Y263        FDRE                                         r  payload/example/rd_to_gbtic_si_reg/C
                         clock pessimism              0.000   137.184    
                         clock uncertainty           -0.182   137.002    
    SLICE_X82Y263        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.059   137.061    payload/example/rd_to_gbtic_si_reg
  -------------------------------------------------------------------
                         required time                        137.061    
                         arrival time                        -136.381    
  -------------------------------------------------------------------
                         slack                                  0.680    

Slack (MET) :             0.731ns  (required time - arrival time)
  Source:                 infra/ipbus/trans/sm/addr_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ipbus_clk  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            payload/example/ipb_IC_read_Status_strb_s_reg/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.375ns  (rxoutclk_out[0]_1 rise@134.375ns - ipbus_clk rise@128.000ns)
  Data Path Delay:        2.215ns  (logic 0.625ns (28.217%)  route 1.590ns (71.783%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -3.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.786ns = ( 130.911 - 128.125 ) 
    Source Clock Delay      (SCD):    6.093ns = ( 134.093 - 128.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.097ns
  Clock Net Delay (Source):      2.343ns (routing 0.779ns, distribution 1.564ns)
  Clock Net Delay (Destination): 2.457ns (routing 1.043ns, distribution 1.414ns)
  Timing Exception:       MultiCycle Path   Setup -end   3    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ipbus_clk rise edge)
                                                    128.000   128.000 r  
    G10                                               0.000   128.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000   128.000    userClockIbufgds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521   128.521 r  userClockIbufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090   128.611    userClockIbufgds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000   128.611 r  userClockIbufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716   129.327    mgt_freedrpclk_s
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083   129.410 r  mgt_freedrpclk_s_BUFG_inst/O
                         net (fo=1254, routed)        2.085   131.495    infra/clocks/clk_mgtfreedrpclk_i
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231   131.264 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.403   131.667    infra/clocks/I
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083   131.750 r  infra/clocks/bufgipb/O
    X2Y3 (CLOCK_ROOT)    net (fo=877, routed)         2.343   134.093    infra/ipbus/trans/sm/timer_reg[7]_0
    SLICE_X80Y254        FDRE                                         r  infra/ipbus/trans/sm/addr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y254        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114   134.207 r  infra/ipbus/trans/sm/addr_reg[14]/Q
                         net (fo=22, routed)          0.281   134.488    infra/ipbus/trans/sm/ipb_out[ipb_addr][14]
    SLICE_X80Y251        LUT2 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.206   134.694 f  infra/ipbus/trans/sm/rmw_input[31]_i_17/O
                         net (fo=2, routed)           0.191   134.885    infra/ipbus/trans/sm/rmw_input[31]_i_17_n_0
    SLICE_X80Y252        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.115   135.000 f  infra/ipbus/trans/sm/rmw_input[31]_i_11/O
                         net (fo=1, routed)           0.274   135.274    infra/ipbus/trans/sm/rmw_input[31]_i_11_n_0
    SLICE_X81Y252        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.119   135.393 f  infra/ipbus/trans/sm/rmw_input[31]_i_6/O
                         net (fo=64, routed)          0.536   135.929    infra/ipbus/trans/sm/addr_reg[15]_2
    SLICE_X80Y261        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.071   136.000 r  infra/ipbus/trans/sm/ipb_IC_read_Status_strb_s_i_1/O
                         net (fo=3, routed)           0.308   136.308    payload/example/ipbw[19][ipb_strobe]
    SLICE_X80Y261        FDRE                                         r  payload/example/ipb_IC_read_Status_strb_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                    134.375   134.375 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000   134.375 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046   134.421    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283   134.704 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        2.457   137.161    payload/example/uplinkClk_o
    SLICE_X80Y261        FDRE                                         r  payload/example/ipb_IC_read_Status_strb_s_reg/C
                         clock pessimism              0.000   137.161    
                         clock uncertainty           -0.182   136.979    
    SLICE_X80Y261        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.060   137.039    payload/example/ipb_IC_read_Status_strb_s_reg
  -------------------------------------------------------------------
                         required time                        137.039    
                         arrival time                        -136.308    
  -------------------------------------------------------------------
                         slack                                  0.731    

Slack (MET) :             0.777ns  (required time - arrival time)
  Source:                 infra/ipbus/trans/sm/addr_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ipbus_clk  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            payload/example/ipb_IC_read_Status_En_s_reg/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.375ns  (rxoutclk_out[0]_1 rise@134.375ns - ipbus_clk rise@128.000ns)
  Data Path Delay:        2.170ns  (logic 0.740ns (34.101%)  route 1.430ns (65.899%))
  Logic Levels:           5  (LUT2=2 LUT6=3)
  Clock Path Skew:        -3.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.788ns = ( 130.913 - 128.125 ) 
    Source Clock Delay      (SCD):    6.093ns = ( 134.093 - 128.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.097ns
  Clock Net Delay (Source):      2.343ns (routing 0.779ns, distribution 1.564ns)
  Clock Net Delay (Destination): 2.459ns (routing 1.043ns, distribution 1.416ns)
  Timing Exception:       MultiCycle Path   Setup -end   3    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ipbus_clk rise edge)
                                                    128.000   128.000 r  
    G10                                               0.000   128.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000   128.000    userClockIbufgds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521   128.521 r  userClockIbufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090   128.611    userClockIbufgds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000   128.611 r  userClockIbufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716   129.327    mgt_freedrpclk_s
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083   129.410 r  mgt_freedrpclk_s_BUFG_inst/O
                         net (fo=1254, routed)        2.085   131.495    infra/clocks/clk_mgtfreedrpclk_i
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231   131.264 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.403   131.667    infra/clocks/I
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083   131.750 r  infra/clocks/bufgipb/O
    X2Y3 (CLOCK_ROOT)    net (fo=877, routed)         2.343   134.093    infra/ipbus/trans/sm/timer_reg[7]_0
    SLICE_X80Y254        FDRE                                         r  infra/ipbus/trans/sm/addr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y254        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114   134.207 r  infra/ipbus/trans/sm/addr_reg[14]/Q
                         net (fo=22, routed)          0.281   134.488    infra/ipbus/trans/sm/ipb_out[ipb_addr][14]
    SLICE_X80Y251        LUT2 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.206   134.694 f  infra/ipbus/trans/sm/rmw_input[31]_i_17/O
                         net (fo=2, routed)           0.191   134.885    infra/ipbus/trans/sm/rmw_input[31]_i_17_n_0
    SLICE_X80Y252        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.115   135.000 f  infra/ipbus/trans/sm/rmw_input[31]_i_11/O
                         net (fo=1, routed)           0.274   135.274    infra/ipbus/trans/sm/rmw_input[31]_i_11_n_0
    SLICE_X81Y252        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.119   135.393 f  infra/ipbus/trans/sm/rmw_input[31]_i_6/O
                         net (fo=64, routed)          0.536   135.929    infra/ipbus/trans/sm/addr_reg[15]_2
    SLICE_X80Y261        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.071   136.000 r  infra/ipbus/trans/sm/ipb_IC_read_Status_strb_s_i_1/O
                         net (fo=3, routed)           0.121   136.121    payload/ipbw[19][ipb_strobe]
    SLICE_X80Y261        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.115   136.236 r  payload/ipb_IC_read_Status_En_s_i_1/O
                         net (fo=1, routed)           0.027   136.263    payload/example/ipb_IC_read_Status_En_s0
    SLICE_X80Y261        FDRE                                         r  payload/example/ipb_IC_read_Status_En_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                    134.375   134.375 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000   134.375 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046   134.421    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283   134.704 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        2.459   137.163    payload/example/uplinkClk_o
    SLICE_X80Y261        FDRE                                         r  payload/example/ipb_IC_read_Status_En_s_reg/C
                         clock pessimism              0.000   137.163    
                         clock uncertainty           -0.182   136.981    
    SLICE_X80Y261        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059   137.040    payload/example/ipb_IC_read_Status_En_s_reg
  -------------------------------------------------------------------
                         required time                        137.040    
                         arrival time                        -136.263    
  -------------------------------------------------------------------
                         slack                                  0.777    

Slack (MET) :             0.977ns  (required time - arrival time)
  Source:                 payload/example/slave10/reg_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by ipbus_clk  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            payload/example/EC_Frame_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.375ns  (rxoutclk_out[0]_1 rise@134.375ns - ipbus_clk rise@128.000ns)
  Data Path Delay:        1.924ns  (logic 0.458ns (23.805%)  route 1.466ns (76.195%))
  Logic Levels:           2  (CARRY8=1 LUT4=1)
  Clock Path Skew:        -3.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.780ns = ( 130.905 - 128.125 ) 
    Source Clock Delay      (SCD):    5.988ns = ( 133.988 - 128.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.097ns
  Clock Net Delay (Source):      2.238ns (routing 0.779ns, distribution 1.459ns)
  Clock Net Delay (Destination): 2.451ns (routing 1.043ns, distribution 1.408ns)
  Timing Exception:       MultiCycle Path   Setup -end   3    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ipbus_clk rise edge)
                                                    128.000   128.000 r  
    G10                                               0.000   128.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000   128.000    userClockIbufgds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521   128.521 r  userClockIbufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090   128.611    userClockIbufgds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000   128.611 r  userClockIbufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716   129.327    mgt_freedrpclk_s
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083   129.410 r  mgt_freedrpclk_s_BUFG_inst/O
                         net (fo=1254, routed)        2.085   131.495    infra/clocks/clk_mgtfreedrpclk_i
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231   131.264 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.403   131.667    infra/clocks/I
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083   131.750 r  infra/clocks/bufgipb/O
    X2Y3 (CLOCK_ROOT)    net (fo=877, routed)         2.238   133.988    payload/example/slave10/CLK
    SLICE_X74Y260        FDRE                                         r  payload/example/slave10/reg_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y260        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118   134.106 f  payload/example/slave10/reg_reg[0][9]/Q
                         net (fo=4, routed)           0.679   134.785    payload/example/slave10/q[0][9]
    SLICE_X85Y250        LUT4 (Prop_E5LUT_SLICEL_I2_O)
                                                      0.208   134.993 r  payload/example/slave10/EC_Frame_cnt[9]_i_4/O
                         net (fo=1, routed)           0.000   134.993    payload/example/slave10/EC_Frame_cnt[9]_i_4_n_0
    SLICE_X85Y250        CARRY8 (Prop_CARRY8_SLICEL_DI[4]_CO[4])
                                                      0.132   135.125 r  payload/example/slave10/EC_Frame_cnt_reg[9]_i_1/CO[4]
                         net (fo=10, routed)          0.787   135.912    payload/example/slave10_n_34
    SLICE_X79Y262        FDRE                                         r  payload/example/EC_Frame_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                    134.375   134.375 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000   134.375 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046   134.421    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283   134.704 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        2.451   137.155    payload/example/uplinkClk_o
    SLICE_X79Y262        FDRE                                         r  payload/example/EC_Frame_cnt_reg[3]/C
                         clock pessimism              0.000   137.155    
                         clock uncertainty           -0.182   136.973    
    SLICE_X79Y262        FDRE (Setup_DFF_SLICEM_C_R)
                                                     -0.084   136.889    payload/example/EC_Frame_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                        136.889    
                         arrival time                        -135.912    
  -------------------------------------------------------------------
                         slack                                  0.977    

Slack (MET) :             0.979ns  (required time - arrival time)
  Source:                 payload/example/slave10/reg_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by ipbus_clk  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            payload/example/EC_Frame_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.375ns  (rxoutclk_out[0]_1 rise@134.375ns - ipbus_clk rise@128.000ns)
  Data Path Delay:        1.924ns  (logic 0.458ns (23.805%)  route 1.466ns (76.195%))
  Logic Levels:           2  (CARRY8=1 LUT4=1)
  Clock Path Skew:        -3.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.780ns = ( 130.905 - 128.125 ) 
    Source Clock Delay      (SCD):    5.988ns = ( 133.988 - 128.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.097ns
  Clock Net Delay (Source):      2.238ns (routing 0.779ns, distribution 1.459ns)
  Clock Net Delay (Destination): 2.451ns (routing 1.043ns, distribution 1.408ns)
  Timing Exception:       MultiCycle Path   Setup -end   3    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ipbus_clk rise edge)
                                                    128.000   128.000 r  
    G10                                               0.000   128.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000   128.000    userClockIbufgds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521   128.521 r  userClockIbufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090   128.611    userClockIbufgds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000   128.611 r  userClockIbufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716   129.327    mgt_freedrpclk_s
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083   129.410 r  mgt_freedrpclk_s_BUFG_inst/O
                         net (fo=1254, routed)        2.085   131.495    infra/clocks/clk_mgtfreedrpclk_i
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231   131.264 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.403   131.667    infra/clocks/I
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083   131.750 r  infra/clocks/bufgipb/O
    X2Y3 (CLOCK_ROOT)    net (fo=877, routed)         2.238   133.988    payload/example/slave10/CLK
    SLICE_X74Y260        FDRE                                         r  payload/example/slave10/reg_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y260        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118   134.106 f  payload/example/slave10/reg_reg[0][9]/Q
                         net (fo=4, routed)           0.679   134.785    payload/example/slave10/q[0][9]
    SLICE_X85Y250        LUT4 (Prop_E5LUT_SLICEL_I2_O)
                                                      0.208   134.993 r  payload/example/slave10/EC_Frame_cnt[9]_i_4/O
                         net (fo=1, routed)           0.000   134.993    payload/example/slave10/EC_Frame_cnt[9]_i_4_n_0
    SLICE_X85Y250        CARRY8 (Prop_CARRY8_SLICEL_DI[4]_CO[4])
                                                      0.132   135.125 r  payload/example/slave10/EC_Frame_cnt_reg[9]_i_1/CO[4]
                         net (fo=10, routed)          0.787   135.912    payload/example/slave10_n_34
    SLICE_X79Y262        FDRE                                         r  payload/example/EC_Frame_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                    134.375   134.375 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000   134.375 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046   134.421    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283   134.704 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        2.451   137.155    payload/example/uplinkClk_o
    SLICE_X79Y262        FDRE                                         r  payload/example/EC_Frame_cnt_reg[4]/C
                         clock pessimism              0.000   137.155    
                         clock uncertainty           -0.182   136.973    
    SLICE_X79Y262        FDRE (Setup_DFF2_SLICEM_C_R)
                                                     -0.082   136.891    payload/example/EC_Frame_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                        136.891    
                         arrival time                        -135.912    
  -------------------------------------------------------------------
                         slack                                  0.979    

Slack (MET) :             1.045ns  (required time - arrival time)
  Source:                 payload/example/slave10/reg_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by ipbus_clk  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            payload/example/EC_Frame_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.375ns  (rxoutclk_out[0]_1 rise@134.375ns - ipbus_clk rise@128.000ns)
  Data Path Delay:        1.861ns  (logic 0.458ns (24.610%)  route 1.403ns (75.390%))
  Logic Levels:           2  (CARRY8=1 LUT4=1)
  Clock Path Skew:        -3.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.785ns = ( 130.910 - 128.125 ) 
    Source Clock Delay      (SCD):    5.988ns = ( 133.988 - 128.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.097ns
  Clock Net Delay (Source):      2.238ns (routing 0.779ns, distribution 1.459ns)
  Clock Net Delay (Destination): 2.456ns (routing 1.043ns, distribution 1.413ns)
  Timing Exception:       MultiCycle Path   Setup -end   3    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ipbus_clk rise edge)
                                                    128.000   128.000 r  
    G10                                               0.000   128.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000   128.000    userClockIbufgds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521   128.521 r  userClockIbufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090   128.611    userClockIbufgds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000   128.611 r  userClockIbufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716   129.327    mgt_freedrpclk_s
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083   129.410 r  mgt_freedrpclk_s_BUFG_inst/O
                         net (fo=1254, routed)        2.085   131.495    infra/clocks/clk_mgtfreedrpclk_i
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231   131.264 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.403   131.667    infra/clocks/I
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083   131.750 r  infra/clocks/bufgipb/O
    X2Y3 (CLOCK_ROOT)    net (fo=877, routed)         2.238   133.988    payload/example/slave10/CLK
    SLICE_X74Y260        FDRE                                         r  payload/example/slave10/reg_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y260        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118   134.106 f  payload/example/slave10/reg_reg[0][9]/Q
                         net (fo=4, routed)           0.679   134.785    payload/example/slave10/q[0][9]
    SLICE_X85Y250        LUT4 (Prop_E5LUT_SLICEL_I2_O)
                                                      0.208   134.993 r  payload/example/slave10/EC_Frame_cnt[9]_i_4/O
                         net (fo=1, routed)           0.000   134.993    payload/example/slave10/EC_Frame_cnt[9]_i_4_n_0
    SLICE_X85Y250        CARRY8 (Prop_CARRY8_SLICEL_DI[4]_CO[4])
                                                      0.132   135.125 r  payload/example/slave10/EC_Frame_cnt_reg[9]_i_1/CO[4]
                         net (fo=10, routed)          0.724   135.849    payload/example/slave10_n_34
    SLICE_X79Y263        FDRE                                         r  payload/example/EC_Frame_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                    134.375   134.375 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000   134.375 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046   134.421    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283   134.704 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        2.456   137.160    payload/example/uplinkClk_o
    SLICE_X79Y263        FDRE                                         r  payload/example/EC_Frame_cnt_reg[5]/C
                         clock pessimism              0.000   137.160    
                         clock uncertainty           -0.182   136.978    
    SLICE_X79Y263        FDRE (Setup_AFF_SLICEM_C_R)
                                                     -0.084   136.894    payload/example/EC_Frame_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                        136.894    
                         arrival time                        -135.849    
  -------------------------------------------------------------------
                         slack                                  1.045    

Slack (MET) :             1.045ns  (required time - arrival time)
  Source:                 payload/example/slave10/reg_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by ipbus_clk  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            payload/example/EC_Frame_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.375ns  (rxoutclk_out[0]_1 rise@134.375ns - ipbus_clk rise@128.000ns)
  Data Path Delay:        1.861ns  (logic 0.458ns (24.610%)  route 1.403ns (75.390%))
  Logic Levels:           2  (CARRY8=1 LUT4=1)
  Clock Path Skew:        -3.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.785ns = ( 130.910 - 128.125 ) 
    Source Clock Delay      (SCD):    5.988ns = ( 133.988 - 128.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.097ns
  Clock Net Delay (Source):      2.238ns (routing 0.779ns, distribution 1.459ns)
  Clock Net Delay (Destination): 2.456ns (routing 1.043ns, distribution 1.413ns)
  Timing Exception:       MultiCycle Path   Setup -end   3    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ipbus_clk rise edge)
                                                    128.000   128.000 r  
    G10                                               0.000   128.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000   128.000    userClockIbufgds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521   128.521 r  userClockIbufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090   128.611    userClockIbufgds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000   128.611 r  userClockIbufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716   129.327    mgt_freedrpclk_s
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083   129.410 r  mgt_freedrpclk_s_BUFG_inst/O
                         net (fo=1254, routed)        2.085   131.495    infra/clocks/clk_mgtfreedrpclk_i
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231   131.264 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.403   131.667    infra/clocks/I
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083   131.750 r  infra/clocks/bufgipb/O
    X2Y3 (CLOCK_ROOT)    net (fo=877, routed)         2.238   133.988    payload/example/slave10/CLK
    SLICE_X74Y260        FDRE                                         r  payload/example/slave10/reg_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y260        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118   134.106 f  payload/example/slave10/reg_reg[0][9]/Q
                         net (fo=4, routed)           0.679   134.785    payload/example/slave10/q[0][9]
    SLICE_X85Y250        LUT4 (Prop_E5LUT_SLICEL_I2_O)
                                                      0.208   134.993 r  payload/example/slave10/EC_Frame_cnt[9]_i_4/O
                         net (fo=1, routed)           0.000   134.993    payload/example/slave10/EC_Frame_cnt[9]_i_4_n_0
    SLICE_X85Y250        CARRY8 (Prop_CARRY8_SLICEL_DI[4]_CO[4])
                                                      0.132   135.125 r  payload/example/slave10/EC_Frame_cnt_reg[9]_i_1/CO[4]
                         net (fo=10, routed)          0.724   135.849    payload/example/slave10_n_34
    SLICE_X79Y263        FDRE                                         r  payload/example/EC_Frame_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                    134.375   134.375 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000   134.375 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046   134.421    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283   134.704 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        2.456   137.160    payload/example/uplinkClk_o
    SLICE_X79Y263        FDRE                                         r  payload/example/EC_Frame_cnt_reg[6]/C
                         clock pessimism              0.000   137.160    
                         clock uncertainty           -0.182   136.978    
    SLICE_X79Y263        FDRE (Setup_DFF_SLICEM_C_R)
                                                     -0.084   136.894    payload/example/EC_Frame_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                        136.894    
                         arrival time                        -135.849    
  -------------------------------------------------------------------
                         slack                                  1.045    

Slack (MET) :             1.045ns  (required time - arrival time)
  Source:                 payload/example/slave10/reg_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by ipbus_clk  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            payload/example/EC_Frame_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.375ns  (rxoutclk_out[0]_1 rise@134.375ns - ipbus_clk rise@128.000ns)
  Data Path Delay:        1.861ns  (logic 0.458ns (24.610%)  route 1.403ns (75.390%))
  Logic Levels:           2  (CARRY8=1 LUT4=1)
  Clock Path Skew:        -3.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.785ns = ( 130.910 - 128.125 ) 
    Source Clock Delay      (SCD):    5.988ns = ( 133.988 - 128.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.097ns
  Clock Net Delay (Source):      2.238ns (routing 0.779ns, distribution 1.459ns)
  Clock Net Delay (Destination): 2.456ns (routing 1.043ns, distribution 1.413ns)
  Timing Exception:       MultiCycle Path   Setup -end   3    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ipbus_clk rise edge)
                                                    128.000   128.000 r  
    G10                                               0.000   128.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000   128.000    userClockIbufgds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521   128.521 r  userClockIbufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090   128.611    userClockIbufgds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000   128.611 r  userClockIbufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716   129.327    mgt_freedrpclk_s
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083   129.410 r  mgt_freedrpclk_s_BUFG_inst/O
                         net (fo=1254, routed)        2.085   131.495    infra/clocks/clk_mgtfreedrpclk_i
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231   131.264 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.403   131.667    infra/clocks/I
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083   131.750 r  infra/clocks/bufgipb/O
    X2Y3 (CLOCK_ROOT)    net (fo=877, routed)         2.238   133.988    payload/example/slave10/CLK
    SLICE_X74Y260        FDRE                                         r  payload/example/slave10/reg_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y260        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118   134.106 f  payload/example/slave10/reg_reg[0][9]/Q
                         net (fo=4, routed)           0.679   134.785    payload/example/slave10/q[0][9]
    SLICE_X85Y250        LUT4 (Prop_E5LUT_SLICEL_I2_O)
                                                      0.208   134.993 r  payload/example/slave10/EC_Frame_cnt[9]_i_4/O
                         net (fo=1, routed)           0.000   134.993    payload/example/slave10/EC_Frame_cnt[9]_i_4_n_0
    SLICE_X85Y250        CARRY8 (Prop_CARRY8_SLICEL_DI[4]_CO[4])
                                                      0.132   135.125 r  payload/example/slave10/EC_Frame_cnt_reg[9]_i_1/CO[4]
                         net (fo=10, routed)          0.724   135.849    payload/example/slave10_n_34
    SLICE_X79Y263        FDRE                                         r  payload/example/EC_Frame_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                    134.375   134.375 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000   134.375 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046   134.421    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283   134.704 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        2.456   137.160    payload/example/uplinkClk_o
    SLICE_X79Y263        FDRE                                         r  payload/example/EC_Frame_cnt_reg[8]/C
                         clock pessimism              0.000   137.160    
                         clock uncertainty           -0.182   136.978    
    SLICE_X79Y263        FDRE (Setup_CFF_SLICEM_C_R)
                                                     -0.084   136.894    payload/example/EC_Frame_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                        136.894    
                         arrival time                        -135.849    
  -------------------------------------------------------------------
                         slack                                  1.045    

Slack (MET) :             1.047ns  (required time - arrival time)
  Source:                 payload/example/slave10/reg_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by ipbus_clk  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            payload/example/EC_Frame_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.375ns  (rxoutclk_out[0]_1 rise@134.375ns - ipbus_clk rise@128.000ns)
  Data Path Delay:        1.861ns  (logic 0.458ns (24.610%)  route 1.403ns (75.390%))
  Logic Levels:           2  (CARRY8=1 LUT4=1)
  Clock Path Skew:        -3.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.785ns = ( 130.910 - 128.125 ) 
    Source Clock Delay      (SCD):    5.988ns = ( 133.988 - 128.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.097ns
  Clock Net Delay (Source):      2.238ns (routing 0.779ns, distribution 1.459ns)
  Clock Net Delay (Destination): 2.456ns (routing 1.043ns, distribution 1.413ns)
  Timing Exception:       MultiCycle Path   Setup -end   3    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ipbus_clk rise edge)
                                                    128.000   128.000 r  
    G10                                               0.000   128.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000   128.000    userClockIbufgds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521   128.521 r  userClockIbufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090   128.611    userClockIbufgds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000   128.611 r  userClockIbufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716   129.327    mgt_freedrpclk_s
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083   129.410 r  mgt_freedrpclk_s_BUFG_inst/O
                         net (fo=1254, routed)        2.085   131.495    infra/clocks/clk_mgtfreedrpclk_i
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231   131.264 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.403   131.667    infra/clocks/I
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083   131.750 r  infra/clocks/bufgipb/O
    X2Y3 (CLOCK_ROOT)    net (fo=877, routed)         2.238   133.988    payload/example/slave10/CLK
    SLICE_X74Y260        FDRE                                         r  payload/example/slave10/reg_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y260        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118   134.106 f  payload/example/slave10/reg_reg[0][9]/Q
                         net (fo=4, routed)           0.679   134.785    payload/example/slave10/q[0][9]
    SLICE_X85Y250        LUT4 (Prop_E5LUT_SLICEL_I2_O)
                                                      0.208   134.993 r  payload/example/slave10/EC_Frame_cnt[9]_i_4/O
                         net (fo=1, routed)           0.000   134.993    payload/example/slave10/EC_Frame_cnt[9]_i_4_n_0
    SLICE_X85Y250        CARRY8 (Prop_CARRY8_SLICEL_DI[4]_CO[4])
                                                      0.132   135.125 r  payload/example/slave10/EC_Frame_cnt_reg[9]_i_1/CO[4]
                         net (fo=10, routed)          0.724   135.849    payload/example/slave10_n_34
    SLICE_X79Y263        FDRE                                         r  payload/example/EC_Frame_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                    134.375   134.375 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000   134.375 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046   134.421    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283   134.704 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        2.456   137.160    payload/example/uplinkClk_o
    SLICE_X79Y263        FDRE                                         r  payload/example/EC_Frame_cnt_reg[0]/C
                         clock pessimism              0.000   137.160    
                         clock uncertainty           -0.182   136.978    
    SLICE_X79Y263        FDRE (Setup_BFF2_SLICEM_C_R)
                                                     -0.082   136.896    payload/example/EC_Frame_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                        136.896    
                         arrival time                        -135.849    
  -------------------------------------------------------------------
                         slack                                  1.047    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.283ns  (arrival time - required time)
  Source:                 payload/example/slave10/reg_reg[0][12]/C
                            (rising edge-triggered cell FDRE clocked by ipbus_clk  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            payload/example/Next_EC_TxFrame_En_s_reg/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_1 rise@0.000ns - ipbus_clk rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.110ns (47.009%)  route 0.124ns (52.991%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -1.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.630ns
    Source Clock Delay      (SCD):    2.917ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.097ns
  Clock Net Delay (Source):      0.959ns (routing 0.354ns, distribution 0.605ns)
  Clock Net Delay (Destination): 1.465ns (routing 0.678ns, distribution 0.787ns)
  Timing Exception:       MultiCycle Path   Setup -end   3    Hold  -end   2  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ipbus_clk rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    userClockIbufgds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.202 r  userClockIbufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.230    userClockIbufgds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.230 r  userClockIbufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.579    mgt_freedrpclk_s
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.606 r  mgt_freedrpclk_s_BUFG_inst/O
                         net (fo=1254, routed)        0.889     1.495    infra/clocks/clk_mgtfreedrpclk_i
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     1.765 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.166     1.931    infra/clocks/I
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.958 r  infra/clocks/bufgipb/O
    X2Y3 (CLOCK_ROOT)    net (fo=877, routed)         0.959     2.917    payload/example/slave10/CLK
    SLICE_X74Y260        FDRE                                         r  payload/example/slave10/reg_reg[0][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y260        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     2.966 r  payload/example/slave10/reg_reg[0][12]/Q
                         net (fo=2, routed)           0.037     3.003    payload/example/slave10/q[0][12]
    SLICE_X74Y260        LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.015     3.018 r  payload/example/slave10/Next_EC_TxFrame_En_s_i_5/O
                         net (fo=1, routed)           0.071     3.089    payload/example/slave10/Next_EC_TxFrame_En_s_i_5_n_0
    SLICE_X75Y260        LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.046     3.135 r  payload/example/slave10/Next_EC_TxFrame_En_s_i_1/O
                         net (fo=1, routed)           0.016     3.151    payload/example/slave10_n_1
    SLICE_X75Y260        FDRE                                         r  payload/example/Next_EC_TxFrame_En_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        1.465     1.630    payload/example/uplinkClk_o
    SLICE_X75Y260        FDRE                                         r  payload/example/Next_EC_TxFrame_En_s_reg/C
                         clock pessimism              0.000     1.630    
                         clock uncertainty            0.182     1.812    
    SLICE_X75Y260        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.056     1.868    payload/example/Next_EC_TxFrame_En_s_reg
  -------------------------------------------------------------------
                         required time                         -1.868    
                         arrival time                           3.151    
  -------------------------------------------------------------------
                         slack                                  1.283    

Slack (MET) :             1.592ns  (arrival time - required time)
  Source:                 infra/ipbus/trans/sm/addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ipbus_clk  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            payload/example/rd_to_gbtic_si_reg/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_1 rise@0.000ns - ipbus_clk rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.141ns (24.522%)  route 0.434ns (75.478%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -1.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.711ns
    Source Clock Delay      (SCD):    2.966ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.097ns
  Clock Net Delay (Source):      1.008ns (routing 0.354ns, distribution 0.654ns)
  Clock Net Delay (Destination): 1.546ns (routing 0.678ns, distribution 0.868ns)
  Timing Exception:       MultiCycle Path   Setup -end   3    Hold  -end   2  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ipbus_clk rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    userClockIbufgds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.202 r  userClockIbufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.230    userClockIbufgds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.230 r  userClockIbufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.579    mgt_freedrpclk_s
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.606 r  mgt_freedrpclk_s_BUFG_inst/O
                         net (fo=1254, routed)        0.889     1.495    infra/clocks/clk_mgtfreedrpclk_i
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     1.765 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.166     1.931    infra/clocks/I
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.958 r  infra/clocks/bufgipb/O
    X2Y3 (CLOCK_ROOT)    net (fo=877, routed)         1.008     2.966    infra/ipbus/trans/sm/timer_reg[7]_0
    SLICE_X80Y254        FDRE                                         r  infra/ipbus/trans/sm/addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y254        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     3.015 r  infra/ipbus/trans/sm/addr_reg[15]/Q
                         net (fo=6, routed)           0.088     3.103    infra/ipbus/trans/sm/ipb_out[ipb_addr][15]
    SLICE_X80Y252        MUXF7 (Prop_F7MUX_GH_SLICEL_S_O)
                                                      0.020     3.123 f  infra/ipbus/trans/sm/reg_reg[0][31]_i_2/O
                         net (fo=91, routed)          0.330     3.453    infra/ipbus/trans/sm/addr_reg[15]_1
    SLICE_X82Y263        LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.072     3.525 r  infra/ipbus/trans/sm/rd_to_gbtic_si_i_1/O
                         net (fo=1, routed)           0.016     3.541    payload/example/rd_to_gbtic_si0
    SLICE_X82Y263        FDRE                                         r  payload/example/rd_to_gbtic_si_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        1.546     1.711    payload/example/uplinkClk_o
    SLICE_X82Y263        FDRE                                         r  payload/example/rd_to_gbtic_si_reg/C
                         clock pessimism              0.000     1.711    
                         clock uncertainty            0.182     1.893    
    SLICE_X82Y263        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.056     1.949    payload/example/rd_to_gbtic_si_reg
  -------------------------------------------------------------------
                         required time                         -1.949    
                         arrival time                           3.541    
  -------------------------------------------------------------------
                         slack                                  1.592    

Slack (MET) :             1.642ns  (arrival time - required time)
  Source:                 infra/ipbus/trans/sm/addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ipbus_clk  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            payload/example/ipb_IC_read_Status_En_s_reg/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_1 rise@0.000ns - ipbus_clk rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.172ns (28.811%)  route 0.425ns (71.189%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -1.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.686ns
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.097ns
  Clock Net Delay (Source):      1.011ns (routing 0.354ns, distribution 0.657ns)
  Clock Net Delay (Destination): 1.521ns (routing 0.678ns, distribution 0.843ns)
  Timing Exception:       MultiCycle Path   Setup -end   3    Hold  -end   2  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ipbus_clk rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    userClockIbufgds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.202 r  userClockIbufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.230    userClockIbufgds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.230 r  userClockIbufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.579    mgt_freedrpclk_s
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.606 r  mgt_freedrpclk_s_BUFG_inst/O
                         net (fo=1254, routed)        0.889     1.495    infra/clocks/clk_mgtfreedrpclk_i
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     1.765 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.166     1.931    infra/clocks/I
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.958 r  infra/clocks/bufgipb/O
    X2Y3 (CLOCK_ROOT)    net (fo=877, routed)         1.011     2.969    infra/ipbus/trans/sm/timer_reg[7]_0
    SLICE_X80Y255        FDRE                                         r  infra/ipbus/trans/sm/addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y255        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     3.017 r  infra/ipbus/trans/sm/addr_reg[11]/Q
                         net (fo=24, routed)          0.130     3.147    infra/ipbus/trans/sm/addr_reg[11]_0[11]
    SLICE_X80Y251        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.064     3.211 r  infra/ipbus/trans/sm/reg[0][31]_i_3__0/O
                         net (fo=161, routed)         0.219     3.430    infra/ipbus/trans/sm/addr_reg[11]_1
    SLICE_X80Y261        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.015     3.445 r  infra/ipbus/trans/sm/ipb_IC_read_Status_strb_s_i_1/O
                         net (fo=3, routed)           0.060     3.505    payload/ipbw[19][ipb_strobe]
    SLICE_X80Y261        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.045     3.550 r  payload/ipb_IC_read_Status_En_s_i_1/O
                         net (fo=1, routed)           0.016     3.566    payload/example/ipb_IC_read_Status_En_s0
    SLICE_X80Y261        FDRE                                         r  payload/example/ipb_IC_read_Status_En_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        1.521     1.686    payload/example/uplinkClk_o
    SLICE_X80Y261        FDRE                                         r  payload/example/ipb_IC_read_Status_En_s_reg/C
                         clock pessimism              0.000     1.686    
                         clock uncertainty            0.182     1.868    
    SLICE_X80Y261        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     1.924    payload/example/ipb_IC_read_Status_En_s_reg
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           3.566    
  -------------------------------------------------------------------
                         slack                                  1.642    

Slack (MET) :             1.657ns  (arrival time - required time)
  Source:                 infra/ipbus/trans/sm/addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ipbus_clk  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            payload/example/ipb_IC_read_Status_strb_s_reg/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_1 rise@0.000ns - ipbus_clk rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.127ns (20.854%)  route 0.482ns (79.146%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -1.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.683ns
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.097ns
  Clock Net Delay (Source):      1.011ns (routing 0.354ns, distribution 0.657ns)
  Clock Net Delay (Destination): 1.518ns (routing 0.678ns, distribution 0.840ns)
  Timing Exception:       MultiCycle Path   Setup -end   3    Hold  -end   2  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ipbus_clk rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    userClockIbufgds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.202 r  userClockIbufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.230    userClockIbufgds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.230 r  userClockIbufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.579    mgt_freedrpclk_s
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.606 r  mgt_freedrpclk_s_BUFG_inst/O
                         net (fo=1254, routed)        0.889     1.495    infra/clocks/clk_mgtfreedrpclk_i
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     1.765 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.166     1.931    infra/clocks/I
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.958 r  infra/clocks/bufgipb/O
    X2Y3 (CLOCK_ROOT)    net (fo=877, routed)         1.011     2.969    infra/ipbus/trans/sm/timer_reg[7]_0
    SLICE_X80Y255        FDRE                                         r  infra/ipbus/trans/sm/addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y255        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     3.017 r  infra/ipbus/trans/sm/addr_reg[11]/Q
                         net (fo=24, routed)          0.130     3.147    infra/ipbus/trans/sm/addr_reg[11]_0[11]
    SLICE_X80Y251        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.064     3.211 r  infra/ipbus/trans/sm/reg[0][31]_i_3__0/O
                         net (fo=161, routed)         0.219     3.430    infra/ipbus/trans/sm/addr_reg[11]_1
    SLICE_X80Y261        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.015     3.445 r  infra/ipbus/trans/sm/ipb_IC_read_Status_strb_s_i_1/O
                         net (fo=3, routed)           0.133     3.578    payload/example/ipbw[19][ipb_strobe]
    SLICE_X80Y261        FDRE                                         r  payload/example/ipb_IC_read_Status_strb_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        1.518     1.683    payload/example/uplinkClk_o
    SLICE_X80Y261        FDRE                                         r  payload/example/ipb_IC_read_Status_strb_s_reg/C
                         clock pessimism              0.000     1.683    
                         clock uncertainty            0.182     1.865    
    SLICE_X80Y261        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.056     1.921    payload/example/ipb_IC_read_Status_strb_s_reg
  -------------------------------------------------------------------
                         required time                         -1.921    
                         arrival time                           3.578    
  -------------------------------------------------------------------
                         slack                                  1.657    

Slack (MET) :             1.666ns  (arrival time - required time)
  Source:                 payload/example/slave7/reg_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by ipbus_clk  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            payload/example/Push_PRBS_Chercker_s_reg/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_1 rise@0.000ns - ipbus_clk rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.102ns (16.294%)  route 0.524ns (83.706%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.699ns
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.097ns
  Clock Net Delay (Source):      1.018ns (routing 0.354ns, distribution 0.664ns)
  Clock Net Delay (Destination): 1.534ns (routing 0.678ns, distribution 0.856ns)
  Timing Exception:       MultiCycle Path   Setup -end   3    Hold  -end   2  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ipbus_clk rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    userClockIbufgds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.202 r  userClockIbufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.230    userClockIbufgds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.230 r  userClockIbufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.579    mgt_freedrpclk_s
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.606 r  mgt_freedrpclk_s_BUFG_inst/O
                         net (fo=1254, routed)        0.889     1.495    infra/clocks/clk_mgtfreedrpclk_i
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     1.765 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.166     1.931    infra/clocks/I
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.958 r  infra/clocks/bufgipb/O
    X2Y3 (CLOCK_ROOT)    net (fo=877, routed)         1.018     2.976    payload/example/slave7/CLK
    SLICE_X85Y253        FDRE                                         r  payload/example/slave7/reg_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y253        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     3.025 r  payload/example/slave7/reg_reg[0][0]/Q
                         net (fo=3, routed)           0.223     3.248    payload/example/slave7/q[0][0]
    SLICE_X85Y266        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.053     3.301 r  payload/example/slave7/Push_PRBS_Chercker_s_i_1/O
                         net (fo=1, routed)           0.301     3.602    payload/example/slave7_n_33
    SLICE_X85Y266        FDRE                                         r  payload/example/Push_PRBS_Chercker_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        1.534     1.699    payload/example/uplinkClk_o
    SLICE_X85Y266        FDRE                                         r  payload/example/Push_PRBS_Chercker_s_reg/C
                         clock pessimism              0.000     1.699    
                         clock uncertainty            0.182     1.881    
    SLICE_X85Y266        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.055     1.936    payload/example/Push_PRBS_Chercker_s_reg
  -------------------------------------------------------------------
                         required time                         -1.936    
                         arrival time                           3.602    
  -------------------------------------------------------------------
                         slack                                  1.666    

Slack (MET) :             1.674ns  (arrival time - required time)
  Source:                 payload/example/slave10/reg_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by ipbus_clk  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            payload/example/EC_Frame_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_1 rise@0.000ns - ipbus_clk rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.178ns (31.504%)  route 0.387ns (68.496%))
  Logic Levels:           2  (CARRY8=1 LUT4=1)
  Clock Path Skew:        -1.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.679ns
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.097ns
  Clock Net Delay (Source):      1.017ns (routing 0.354ns, distribution 0.663ns)
  Clock Net Delay (Destination): 1.514ns (routing 0.678ns, distribution 0.836ns)
  Timing Exception:       MultiCycle Path   Setup -end   3    Hold  -end   2  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ipbus_clk rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    userClockIbufgds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.202 r  userClockIbufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.230    userClockIbufgds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.230 r  userClockIbufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.579    mgt_freedrpclk_s
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.606 r  mgt_freedrpclk_s_BUFG_inst/O
                         net (fo=1254, routed)        0.889     1.495    infra/clocks/clk_mgtfreedrpclk_i
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     1.765 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.166     1.931    infra/clocks/I
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.958 r  infra/clocks/bufgipb/O
    X2Y3 (CLOCK_ROOT)    net (fo=877, routed)         1.017     2.975    payload/example/slave10/CLK
    SLICE_X85Y251        FDRE                                         r  payload/example/slave10/reg_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y251        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     3.023 r  payload/example/slave10/reg_reg[0][6]/Q
                         net (fo=4, routed)           0.077     3.100    payload/example/slave10/q[0][6]
    SLICE_X85Y250        LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.053     3.153 r  payload/example/slave10/EC_Frame_cnt[9]_i_10/O
                         net (fo=1, routed)           0.000     3.153    payload/example/slave10/EC_Frame_cnt[9]_i_10_n_0
    SLICE_X85Y250        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[4])
                                                      0.077     3.230 r  payload/example/slave10/EC_Frame_cnt_reg[9]_i_1/CO[4]
                         net (fo=10, routed)          0.310     3.540    payload/example/slave10_n_34
    SLICE_X81Y263        FDRE                                         r  payload/example/EC_Frame_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        1.514     1.679    payload/example/uplinkClk_o
    SLICE_X81Y263        FDRE                                         r  payload/example/EC_Frame_cnt_reg[1]/C
                         clock pessimism              0.000     1.679    
                         clock uncertainty            0.182     1.861    
    SLICE_X81Y263        FDRE (Hold_HFF_SLICEM_C_R)
                                                      0.005     1.866    payload/example/EC_Frame_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.866    
                         arrival time                           3.540    
  -------------------------------------------------------------------
                         slack                                  1.674    

Slack (MET) :             1.674ns  (arrival time - required time)
  Source:                 payload/example/slave10/reg_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by ipbus_clk  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            payload/example/EC_Frame_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_1 rise@0.000ns - ipbus_clk rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.178ns (31.504%)  route 0.387ns (68.496%))
  Logic Levels:           2  (CARRY8=1 LUT4=1)
  Clock Path Skew:        -1.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.679ns
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.097ns
  Clock Net Delay (Source):      1.017ns (routing 0.354ns, distribution 0.663ns)
  Clock Net Delay (Destination): 1.514ns (routing 0.678ns, distribution 0.836ns)
  Timing Exception:       MultiCycle Path   Setup -end   3    Hold  -end   2  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ipbus_clk rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    userClockIbufgds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.202 r  userClockIbufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.230    userClockIbufgds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.230 r  userClockIbufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.579    mgt_freedrpclk_s
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.606 r  mgt_freedrpclk_s_BUFG_inst/O
                         net (fo=1254, routed)        0.889     1.495    infra/clocks/clk_mgtfreedrpclk_i
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     1.765 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.166     1.931    infra/clocks/I
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.958 r  infra/clocks/bufgipb/O
    X2Y3 (CLOCK_ROOT)    net (fo=877, routed)         1.017     2.975    payload/example/slave10/CLK
    SLICE_X85Y251        FDRE                                         r  payload/example/slave10/reg_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y251        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     3.023 r  payload/example/slave10/reg_reg[0][6]/Q
                         net (fo=4, routed)           0.077     3.100    payload/example/slave10/q[0][6]
    SLICE_X85Y250        LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.053     3.153 r  payload/example/slave10/EC_Frame_cnt[9]_i_10/O
                         net (fo=1, routed)           0.000     3.153    payload/example/slave10/EC_Frame_cnt[9]_i_10_n_0
    SLICE_X85Y250        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[4])
                                                      0.077     3.230 r  payload/example/slave10/EC_Frame_cnt_reg[9]_i_1/CO[4]
                         net (fo=10, routed)          0.310     3.540    payload/example/slave10_n_34
    SLICE_X81Y263        FDRE                                         r  payload/example/EC_Frame_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        1.514     1.679    payload/example/uplinkClk_o
    SLICE_X81Y263        FDRE                                         r  payload/example/EC_Frame_cnt_reg[2]/C
                         clock pessimism              0.000     1.679    
                         clock uncertainty            0.182     1.861    
    SLICE_X81Y263        FDRE (Hold_HFF2_SLICEM_C_R)
                                                      0.005     1.866    payload/example/EC_Frame_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.866    
                         arrival time                           3.540    
  -------------------------------------------------------------------
                         slack                                  1.674    

Slack (MET) :             1.710ns  (arrival time - required time)
  Source:                 payload/example/slave10/reg_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by ipbus_clk  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            payload/example/EC_Frame_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_1 rise@0.000ns - ipbus_clk rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.178ns (29.325%)  route 0.429ns (70.675%))
  Logic Levels:           2  (CARRY8=1 LUT4=1)
  Clock Path Skew:        -1.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.685ns
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.097ns
  Clock Net Delay (Source):      1.017ns (routing 0.354ns, distribution 0.663ns)
  Clock Net Delay (Destination): 1.520ns (routing 0.678ns, distribution 0.842ns)
  Timing Exception:       MultiCycle Path   Setup -end   3    Hold  -end   2  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ipbus_clk rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    userClockIbufgds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.202 r  userClockIbufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.230    userClockIbufgds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.230 r  userClockIbufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.579    mgt_freedrpclk_s
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.606 r  mgt_freedrpclk_s_BUFG_inst/O
                         net (fo=1254, routed)        0.889     1.495    infra/clocks/clk_mgtfreedrpclk_i
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     1.765 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.166     1.931    infra/clocks/I
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.958 r  infra/clocks/bufgipb/O
    X2Y3 (CLOCK_ROOT)    net (fo=877, routed)         1.017     2.975    payload/example/slave10/CLK
    SLICE_X85Y251        FDRE                                         r  payload/example/slave10/reg_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y251        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     3.023 r  payload/example/slave10/reg_reg[0][6]/Q
                         net (fo=4, routed)           0.077     3.100    payload/example/slave10/q[0][6]
    SLICE_X85Y250        LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.053     3.153 r  payload/example/slave10/EC_Frame_cnt[9]_i_10/O
                         net (fo=1, routed)           0.000     3.153    payload/example/slave10/EC_Frame_cnt[9]_i_10_n_0
    SLICE_X85Y250        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[4])
                                                      0.077     3.230 r  payload/example/slave10/EC_Frame_cnt_reg[9]_i_1/CO[4]
                         net (fo=10, routed)          0.352     3.582    payload/example/slave10_n_34
    SLICE_X79Y263        FDRE                                         r  payload/example/EC_Frame_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        1.520     1.685    payload/example/uplinkClk_o
    SLICE_X79Y263        FDRE                                         r  payload/example/EC_Frame_cnt_reg[0]/C
                         clock pessimism              0.000     1.685    
                         clock uncertainty            0.182     1.867    
    SLICE_X79Y263        FDRE (Hold_BFF2_SLICEM_C_R)
                                                      0.005     1.872    payload/example/EC_Frame_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.872    
                         arrival time                           3.582    
  -------------------------------------------------------------------
                         slack                                  1.710    

Slack (MET) :             1.710ns  (arrival time - required time)
  Source:                 payload/example/slave10/reg_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by ipbus_clk  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            payload/example/EC_Frame_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_1 rise@0.000ns - ipbus_clk rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.178ns (29.325%)  route 0.429ns (70.675%))
  Logic Levels:           2  (CARRY8=1 LUT4=1)
  Clock Path Skew:        -1.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.685ns
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.097ns
  Clock Net Delay (Source):      1.017ns (routing 0.354ns, distribution 0.663ns)
  Clock Net Delay (Destination): 1.520ns (routing 0.678ns, distribution 0.842ns)
  Timing Exception:       MultiCycle Path   Setup -end   3    Hold  -end   2  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ipbus_clk rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    userClockIbufgds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.202 r  userClockIbufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.230    userClockIbufgds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.230 r  userClockIbufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.579    mgt_freedrpclk_s
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.606 r  mgt_freedrpclk_s_BUFG_inst/O
                         net (fo=1254, routed)        0.889     1.495    infra/clocks/clk_mgtfreedrpclk_i
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     1.765 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.166     1.931    infra/clocks/I
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.958 r  infra/clocks/bufgipb/O
    X2Y3 (CLOCK_ROOT)    net (fo=877, routed)         1.017     2.975    payload/example/slave10/CLK
    SLICE_X85Y251        FDRE                                         r  payload/example/slave10/reg_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y251        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     3.023 r  payload/example/slave10/reg_reg[0][6]/Q
                         net (fo=4, routed)           0.077     3.100    payload/example/slave10/q[0][6]
    SLICE_X85Y250        LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.053     3.153 r  payload/example/slave10/EC_Frame_cnt[9]_i_10/O
                         net (fo=1, routed)           0.000     3.153    payload/example/slave10/EC_Frame_cnt[9]_i_10_n_0
    SLICE_X85Y250        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[4])
                                                      0.077     3.230 r  payload/example/slave10/EC_Frame_cnt_reg[9]_i_1/CO[4]
                         net (fo=10, routed)          0.352     3.582    payload/example/slave10_n_34
    SLICE_X79Y263        FDRE                                         r  payload/example/EC_Frame_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        1.520     1.685    payload/example/uplinkClk_o
    SLICE_X79Y263        FDRE                                         r  payload/example/EC_Frame_cnt_reg[5]/C
                         clock pessimism              0.000     1.685    
                         clock uncertainty            0.182     1.867    
    SLICE_X79Y263        FDRE (Hold_AFF_SLICEM_C_R)
                                                      0.005     1.872    payload/example/EC_Frame_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.872    
                         arrival time                           3.582    
  -------------------------------------------------------------------
                         slack                                  1.710    

Slack (MET) :             1.710ns  (arrival time - required time)
  Source:                 payload/example/slave10/reg_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by ipbus_clk  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            payload/example/EC_Frame_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             rxoutclk_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_1 rise@0.000ns - ipbus_clk rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.178ns (29.325%)  route 0.429ns (70.675%))
  Logic Levels:           2  (CARRY8=1 LUT4=1)
  Clock Path Skew:        -1.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.685ns
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.097ns
  Clock Net Delay (Source):      1.017ns (routing 0.354ns, distribution 0.663ns)
  Clock Net Delay (Destination): 1.520ns (routing 0.678ns, distribution 0.842ns)
  Timing Exception:       MultiCycle Path   Setup -end   3    Hold  -end   2  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ipbus_clk rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    userClockIbufgds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.202 r  userClockIbufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.230    userClockIbufgds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.230 r  userClockIbufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.579    mgt_freedrpclk_s
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.606 r  mgt_freedrpclk_s_BUFG_inst/O
                         net (fo=1254, routed)        0.889     1.495    infra/clocks/clk_mgtfreedrpclk_i
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     1.765 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.166     1.931    infra/clocks/I
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.958 r  infra/clocks/bufgipb/O
    X2Y3 (CLOCK_ROOT)    net (fo=877, routed)         1.017     2.975    payload/example/slave10/CLK
    SLICE_X85Y251        FDRE                                         r  payload/example/slave10/reg_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y251        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     3.023 r  payload/example/slave10/reg_reg[0][6]/Q
                         net (fo=4, routed)           0.077     3.100    payload/example/slave10/q[0][6]
    SLICE_X85Y250        LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.053     3.153 r  payload/example/slave10/EC_Frame_cnt[9]_i_10/O
                         net (fo=1, routed)           0.000     3.153    payload/example/slave10/EC_Frame_cnt[9]_i_10_n_0
    SLICE_X85Y250        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[4])
                                                      0.077     3.230 r  payload/example/slave10/EC_Frame_cnt_reg[9]_i_1/CO[4]
                         net (fo=10, routed)          0.352     3.582    payload/example/slave10_n_34
    SLICE_X79Y263        FDRE                                         r  payload/example/EC_Frame_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        1.520     1.685    payload/example/uplinkClk_o
    SLICE_X79Y263        FDRE                                         r  payload/example/EC_Frame_cnt_reg[6]/C
                         clock pessimism              0.000     1.685    
                         clock uncertainty            0.182     1.867    
    SLICE_X79Y263        FDRE (Hold_DFF_SLICEM_C_R)
                                                      0.005     1.872    payload/example/EC_Frame_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.872    
                         arrival time                           3.582    
  -------------------------------------------------------------------
                         slack                                  1.710    





---------------------------------------------------------------------------------------------------
From Clock:  rxoutclk_out[0]_1
  To Clock:  txoutclk_out[0]_1

Setup :            0  Failing Endpoints,  Worst Slack        0.239ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.239ns  (required time - arrival time)
  Source:                 payload/example/EC_Frame_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            payload/example/slave12/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E2 clocked by txoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             txoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (txoutclk_out[0]_1 rise@3.125ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        1.946ns  (logic 0.115ns (5.910%)  route 1.831ns (94.090%))
  Logic Levels:           0  
  Clock Path Skew:        -0.457ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 5.823 - 3.125 ) 
    Source Clock Delay      (SCD):    3.155ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.758ns (routing 1.144ns, distribution 1.614ns)
  Clock Net Delay (Destination): 2.369ns (routing 1.043ns, distribution 1.326ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        2.758     3.155    payload/example/uplinkClk_o
    SLICE_X79Y263        FDRE                                         r  payload/example/EC_Frame_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y263        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     3.270 r  payload/example/EC_Frame_cnt_reg[5]/Q
                         net (fo=24, routed)          1.831     5.101    payload/example/slave12/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X7Y56         RAMB36E2                                     r  payload/example/slave12/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      3.125     3.125 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     3.125 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.046     3.171    lpgbtFpga_top_inst/mgt_inst/txoutclk_sig
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.454 r  lpgbtFpga_top_inst/mgt_inst/txWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1050, routed)        2.369     5.823    payload/example/slave12/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X7Y56         RAMB36E2                                     r  payload/example/slave12/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     5.823    
                         clock uncertainty           -0.035     5.788    
    RAMB36_X7Y56         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.448     5.340    payload/example/slave12/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.340    
                         arrival time                          -5.101    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.284ns  (required time - arrival time)
  Source:                 payload/example/EC_Frame_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            payload/example/slave13/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E2 clocked by txoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             txoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (txoutclk_out[0]_1 rise@3.125ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        1.896ns  (logic 0.115ns (6.065%)  route 1.781ns (93.935%))
  Logic Levels:           0  
  Clock Path Skew:        -0.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 5.818 - 3.125 ) 
    Source Clock Delay      (SCD):    3.155ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.758ns (routing 1.144ns, distribution 1.614ns)
  Clock Net Delay (Destination): 2.364ns (routing 1.043ns, distribution 1.321ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        2.758     3.155    payload/example/uplinkClk_o
    SLICE_X79Y263        FDRE                                         r  payload/example/EC_Frame_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y263        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     3.270 r  payload/example/EC_Frame_cnt_reg[5]/Q
                         net (fo=24, routed)          1.781     5.051    payload/example/slave13/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X7Y55         RAMB36E2                                     r  payload/example/slave13/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      3.125     3.125 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     3.125 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.046     3.171    lpgbtFpga_top_inst/mgt_inst/txoutclk_sig
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.454 r  lpgbtFpga_top_inst/mgt_inst/txWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1050, routed)        2.364     5.818    payload/example/slave13/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X7Y55         RAMB36E2                                     r  payload/example/slave13/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     5.818    
                         clock uncertainty           -0.035     5.783    
    RAMB36_X7Y55         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.448     5.335    payload/example/slave13/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.335    
                         arrival time                          -5.051    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.286ns  (required time - arrival time)
  Source:                 payload/example/EC_Frame_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            payload/example/slave14/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E2 clocked by txoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             txoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (txoutclk_out[0]_1 rise@3.125ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        1.887ns  (logic 0.115ns (6.094%)  route 1.772ns (93.906%))
  Logic Levels:           0  
  Clock Path Skew:        -0.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 5.811 - 3.125 ) 
    Source Clock Delay      (SCD):    3.155ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.758ns (routing 1.144ns, distribution 1.614ns)
  Clock Net Delay (Destination): 2.357ns (routing 1.043ns, distribution 1.314ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        2.758     3.155    payload/example/uplinkClk_o
    SLICE_X79Y263        FDRE                                         r  payload/example/EC_Frame_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y263        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     3.270 r  payload/example/EC_Frame_cnt_reg[5]/Q
                         net (fo=24, routed)          1.772     5.042    payload/example/slave14/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X7Y54         RAMB36E2                                     r  payload/example/slave14/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      3.125     3.125 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     3.125 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.046     3.171    lpgbtFpga_top_inst/mgt_inst/txoutclk_sig
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.454 r  lpgbtFpga_top_inst/mgt_inst/txWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1050, routed)        2.357     5.811    payload/example/slave14/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X7Y54         RAMB36E2                                     r  payload/example/slave14/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     5.811    
                         clock uncertainty           -0.035     5.776    
    RAMB36_X7Y54         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.448     5.328    payload/example/slave14/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.328    
                         arrival time                          -5.042    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.305ns  (required time - arrival time)
  Source:                 payload/example/EC_Frame_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            payload/example/slave14/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E2 clocked by txoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             txoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (txoutclk_out[0]_1 rise@3.125ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        1.851ns  (logic 0.115ns (6.213%)  route 1.736ns (93.787%))
  Logic Levels:           0  
  Clock Path Skew:        -0.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.669ns = ( 5.794 - 3.125 ) 
    Source Clock Delay      (SCD):    3.155ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.758ns (routing 1.144ns, distribution 1.614ns)
  Clock Net Delay (Destination): 2.340ns (routing 1.043ns, distribution 1.297ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        2.758     3.155    payload/example/uplinkClk_o
    SLICE_X79Y263        FDRE                                         r  payload/example/EC_Frame_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y263        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     3.270 r  payload/example/EC_Frame_cnt_reg[5]/Q
                         net (fo=24, routed)          1.736     5.006    payload/example/slave14/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X6Y53         RAMB36E2                                     r  payload/example/slave14/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      3.125     3.125 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     3.125 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.046     3.171    lpgbtFpga_top_inst/mgt_inst/txoutclk_sig
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.454 r  lpgbtFpga_top_inst/mgt_inst/txWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1050, routed)        2.340     5.794    payload/example/slave14/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB36_X6Y53         RAMB36E2                                     r  payload/example/slave14/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     5.794    
                         clock uncertainty           -0.035     5.759    
    RAMB36_X6Y53         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.448     5.311    payload/example/slave14/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.311    
                         arrival time                          -5.006    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.327ns  (required time - arrival time)
  Source:                 payload/example/EC_Frame_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            payload/example/slave13/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E2 clocked by txoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             txoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (txoutclk_out[0]_1 rise@3.125ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        1.644ns  (logic 0.117ns (7.117%)  route 1.527ns (92.883%))
  Logic Levels:           0  
  Clock Path Skew:        -0.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.668ns = ( 5.793 - 3.125 ) 
    Source Clock Delay      (SCD):    3.144ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.747ns (routing 1.144ns, distribution 1.603ns)
  Clock Net Delay (Destination): 2.339ns (routing 1.043ns, distribution 1.296ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        2.747     3.144    payload/example/uplinkClk_o
    SLICE_X81Y263        FDRE                                         r  payload/example/EC_Frame_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y263        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.117     3.261 r  payload/example/EC_Frame_cnt_reg[2]/Q
                         net (fo=27, routed)          1.527     4.788    payload/example/slave13/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X6Y54         RAMB36E2                                     r  payload/example/slave13/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      3.125     3.125 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     3.125 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.046     3.171    lpgbtFpga_top_inst/mgt_inst/txoutclk_sig
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.454 r  lpgbtFpga_top_inst/mgt_inst/txWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1050, routed)        2.339     5.793    payload/example/slave13/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB36_X6Y54         RAMB36E2                                     r  payload/example/slave13/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     5.793    
                         clock uncertainty           -0.035     5.758    
    RAMB36_X6Y54         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.643     5.115    payload/example/slave13/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.115    
                         arrival time                          -4.788    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.334ns  (required time - arrival time)
  Source:                 payload/example/EC_Frame_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            payload/example/slave12/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E2 clocked by txoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             txoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (txoutclk_out[0]_1 rise@3.125ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        1.813ns  (logic 0.117ns (6.453%)  route 1.696ns (93.547%))
  Logic Levels:           0  
  Clock Path Skew:        -0.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 5.805 - 3.125 ) 
    Source Clock Delay      (SCD):    3.155ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.758ns (routing 1.144ns, distribution 1.614ns)
  Clock Net Delay (Destination): 2.351ns (routing 1.043ns, distribution 1.308ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        2.758     3.155    payload/example/uplinkClk_o
    SLICE_X79Y263        FDRE                                         r  payload/example/EC_Frame_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y263        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.117     3.272 r  payload/example/EC_Frame_cnt_reg[9]/Q
                         net (fo=23, routed)          1.696     4.968    payload/example/slave12/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X6Y51         RAMB36E2                                     r  payload/example/slave12/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      3.125     3.125 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     3.125 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.046     3.171    lpgbtFpga_top_inst/mgt_inst/txoutclk_sig
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.454 r  lpgbtFpga_top_inst/mgt_inst/txWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1050, routed)        2.351     5.805    payload/example/slave12/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X6Y51         RAMB36E2                                     r  payload/example/slave12/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     5.805    
                         clock uncertainty           -0.035     5.770    
    RAMB36_X6Y51         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.468     5.302    payload/example/slave12/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.302    
                         arrival time                          -4.968    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.334ns  (required time - arrival time)
  Source:                 payload/example/EC_Frame_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            payload/example/slave12/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E2 clocked by txoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             txoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (txoutclk_out[0]_1 rise@3.125ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        1.833ns  (logic 0.115ns (6.274%)  route 1.718ns (93.726%))
  Logic Levels:           0  
  Clock Path Skew:        -0.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 5.805 - 3.125 ) 
    Source Clock Delay      (SCD):    3.155ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.758ns (routing 1.144ns, distribution 1.614ns)
  Clock Net Delay (Destination): 2.351ns (routing 1.043ns, distribution 1.308ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        2.758     3.155    payload/example/uplinkClk_o
    SLICE_X79Y263        FDRE                                         r  payload/example/EC_Frame_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y263        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     3.270 r  payload/example/EC_Frame_cnt_reg[5]/Q
                         net (fo=24, routed)          1.718     4.988    payload/example/slave12/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X6Y51         RAMB36E2                                     r  payload/example/slave12/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      3.125     3.125 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     3.125 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.046     3.171    lpgbtFpga_top_inst/mgt_inst/txoutclk_sig
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.454 r  lpgbtFpga_top_inst/mgt_inst/txWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1050, routed)        2.351     5.805    payload/example/slave12/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X6Y51         RAMB36E2                                     r  payload/example/slave12/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     5.805    
                         clock uncertainty           -0.035     5.770    
    RAMB36_X6Y51         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.448     5.322    payload/example/slave12/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.322    
                         arrival time                          -4.988    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.342ns  (required time - arrival time)
  Source:                 payload/example/EC_Frame_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            payload/example/slave12/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E2 clocked by txoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             txoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (txoutclk_out[0]_1 rise@3.125ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        1.869ns  (logic 0.114ns (6.100%)  route 1.755ns (93.900%))
  Logic Levels:           0  
  Clock Path Skew:        -0.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns = ( 5.800 - 3.125 ) 
    Source Clock Delay      (SCD):    3.144ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.747ns (routing 1.144ns, distribution 1.603ns)
  Clock Net Delay (Destination): 2.346ns (routing 1.043ns, distribution 1.303ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        2.747     3.144    payload/example/uplinkClk_o
    SLICE_X81Y263        FDRE                                         r  payload/example/EC_Frame_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y263        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     3.258 r  payload/example/EC_Frame_cnt_reg[1]/Q
                         net (fo=28, routed)          1.755     5.013    payload/example/slave12/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addrb[1]
    RAMB36_X6Y55         RAMB36E2                                     r  payload/example/slave12/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      3.125     3.125 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     3.125 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.046     3.171    lpgbtFpga_top_inst/mgt_inst/txoutclk_sig
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.454 r  lpgbtFpga_top_inst/mgt_inst/txWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1050, routed)        2.346     5.800    payload/example/slave12/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB36_X6Y55         RAMB36E2                                     r  payload/example/slave12/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     5.800    
                         clock uncertainty           -0.035     5.765    
    RAMB36_X6Y55         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.410     5.355    payload/example/slave12/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.355    
                         arrival time                          -5.013    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.345ns  (required time - arrival time)
  Source:                 payload/example/EC_Frame_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            payload/example/slave12/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E2 clocked by txoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             txoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (txoutclk_out[0]_1 rise@3.125ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        1.842ns  (logic 0.114ns (6.189%)  route 1.728ns (93.811%))
  Logic Levels:           0  
  Clock Path Skew:        -0.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 5.805 - 3.125 ) 
    Source Clock Delay      (SCD):    3.143ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.746ns (routing 1.144ns, distribution 1.602ns)
  Clock Net Delay (Destination): 2.351ns (routing 1.043ns, distribution 1.308ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        2.746     3.143    payload/example/uplinkClk_o
    SLICE_X79Y262        FDRE                                         r  payload/example/EC_Frame_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y262        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     3.257 r  payload/example/EC_Frame_cnt_reg[3]/Q
                         net (fo=26, routed)          1.728     4.985    payload/example/slave12/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[3]
    RAMB36_X6Y51         RAMB36E2                                     r  payload/example/slave12/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      3.125     3.125 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     3.125 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.046     3.171    lpgbtFpga_top_inst/mgt_inst/txoutclk_sig
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.454 r  lpgbtFpga_top_inst/mgt_inst/txWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1050, routed)        2.351     5.805    payload/example/slave12/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X6Y51         RAMB36E2                                     r  payload/example/slave12/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     5.805    
                         clock uncertainty           -0.035     5.770    
    RAMB36_X6Y51         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.440     5.330    payload/example/slave12/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.330    
                         arrival time                          -4.985    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.356ns  (required time - arrival time)
  Source:                 payload/example/EC_Frame_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            payload/example/slave14/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E2 clocked by txoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             txoutclk_out[0]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (txoutclk_out[0]_1 rise@3.125ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        1.801ns  (logic 0.114ns (6.330%)  route 1.687ns (93.670%))
  Logic Levels:           0  
  Clock Path Skew:        -0.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 5.811 - 3.125 ) 
    Source Clock Delay      (SCD):    3.155ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.758ns (routing 1.144ns, distribution 1.614ns)
  Clock Net Delay (Destination): 2.357ns (routing 1.043ns, distribution 1.314ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        2.758     3.155    payload/example/uplinkClk_o
    SLICE_X79Y263        FDRE                                         r  payload/example/EC_Frame_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y263        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.114     3.269 r  payload/example/EC_Frame_cnt_reg[8]/Q
                         net (fo=24, routed)          1.687     4.956    payload/example/slave14/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X7Y54         RAMB36E2                                     r  payload/example/slave14/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      3.125     3.125 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     3.125 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.046     3.171    lpgbtFpga_top_inst/mgt_inst/txoutclk_sig
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.454 r  lpgbtFpga_top_inst/mgt_inst/txWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1050, routed)        2.357     5.811    payload/example/slave14/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X7Y54         RAMB36E2                                     r  payload/example/slave14/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     5.811    
                         clock uncertainty           -0.035     5.776    
    RAMB36_X7Y54         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.464     5.312    payload/example/slave14/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.312    
                         arrival time                          -4.956    
  -------------------------------------------------------------------
                         slack                                  0.356    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 payload/example/lpGBTsc_inst/sca_inst/sca_gen[0].rx_inst/sca_rx_fifo_inst/data_o_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            payload/example/slave11/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINBDIN[3]
                            (rising edge-triggered cell RAMB36E2 clocked by txoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             txoutclk_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_1 rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.078ns (20.800%)  route 0.297ns (79.200%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.757ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.327ns (routing 0.602ns, distribution 0.725ns)
  Clock Net Delay (Destination): 1.592ns (routing 0.678ns, distribution 0.914ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.018     0.018    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        1.327     1.445    payload/example/lpGBTsc_inst/sca_inst/sca_gen[0].rx_inst/sca_rx_fifo_inst/uplinkClk_o
    SLICE_X83Y259        FDRE                                         r  payload/example/lpGBTsc_inst/sca_inst/sca_gen[0].rx_inst/sca_rx_fifo_inst/data_o_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y259        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.048     1.493 r  payload/example/lpGBTsc_inst/sca_inst/sca_gen[0].rx_inst/sca_rx_fifo_inst/data_o_reg[62]/Q
                         net (fo=1, routed)           0.033     1.526    payload/example/lpGBTsc_inst/sca_inst/sca_gen[0].rx_inst/p_2_in[6]
    SLICE_X83Y259        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.030     1.556 r  payload/example/lpGBTsc_inst/sca_inst/sca_gen[0].rx_inst/BRAM_i_3/O
                         net (fo=1, routed)           0.264     1.820    payload/example/slave11/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/dinb[3]
    RAMB36_X8Y55         RAMB36E2                                     r  payload/example/slave11/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINBDIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.035     0.035    lpgbtFpga_top_inst/mgt_inst/txoutclk_sig
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  lpgbtFpga_top_inst/mgt_inst/txWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1050, routed)        1.592     1.757    payload/example/slave11/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB36_X8Y55         RAMB36E2                                     r  payload/example/slave11/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     1.757    
    RAMB36_X8Y55         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[3])
                                                      0.029     1.786    payload/example/slave11/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.786    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 payload/example/EC_Frame_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            payload/example/slave11/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E2 clocked by txoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             txoutclk_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_1 rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.049ns (16.724%)  route 0.244ns (83.276%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.691ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.305ns (routing 0.602ns, distribution 0.703ns)
  Clock Net Delay (Destination): 1.526ns (routing 0.678ns, distribution 0.848ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.018     0.018    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        1.305     1.423    payload/example/uplinkClk_o
    SLICE_X79Y262        FDRE                                         r  payload/example/EC_Frame_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y262        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.049     1.472 r  payload/example/EC_Frame_cnt_reg[4]/Q
                         net (fo=25, routed)          0.244     1.716    payload/example/slave11/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[4]
    RAMB36_X7Y52         RAMB36E2                                     r  payload/example/slave11/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.035     0.035    lpgbtFpga_top_inst/mgt_inst/txoutclk_sig
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  lpgbtFpga_top_inst/mgt_inst/txWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1050, routed)        1.526     1.691    payload/example/slave11/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X7Y52         RAMB36E2                                     r  payload/example/slave11/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     1.691    
    RAMB36_X7Y52         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.023     1.668    payload/example/slave11/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 payload/example/EC_Frame_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            payload/example/slave11/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E2 clocked by txoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             txoutclk_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_1 rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.049ns (16.781%)  route 0.243ns (83.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.691ns
    Source Clock Delay      (SCD):    1.426ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.308ns (routing 0.602ns, distribution 0.706ns)
  Clock Net Delay (Destination): 1.526ns (routing 0.678ns, distribution 0.848ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.018     0.018    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        1.308     1.426    payload/example/uplinkClk_o
    SLICE_X79Y263        FDRE                                         r  payload/example/EC_Frame_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y263        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     1.475 r  payload/example/EC_Frame_cnt_reg[6]/Q
                         net (fo=26, routed)          0.243     1.718    payload/example/slave11/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X7Y52         RAMB36E2                                     r  payload/example/slave11/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.035     0.035    lpgbtFpga_top_inst/mgt_inst/txoutclk_sig
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  lpgbtFpga_top_inst/mgt_inst/txWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1050, routed)        1.526     1.691    payload/example/slave11/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X7Y52         RAMB36E2                                     r  payload/example/slave11/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     1.691    
    RAMB36_X7Y52         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.023     1.668    payload/example/slave11/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 payload/example/EC_Frame_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            payload/example/slave11/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E2 clocked by txoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             txoutclk_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_1 rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.048ns (15.842%)  route 0.255ns (84.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.691ns
    Source Clock Delay      (SCD):    1.426ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.308ns (routing 0.602ns, distribution 0.706ns)
  Clock Net Delay (Destination): 1.526ns (routing 0.678ns, distribution 0.848ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.018     0.018    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        1.308     1.426    payload/example/uplinkClk_o
    SLICE_X79Y263        FDRE                                         r  payload/example/EC_Frame_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y263        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.048     1.474 r  payload/example/EC_Frame_cnt_reg[9]/Q
                         net (fo=23, routed)          0.255     1.729    payload/example/slave11/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X7Y52         RAMB36E2                                     r  payload/example/slave11/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.035     0.035    lpgbtFpga_top_inst/mgt_inst/txoutclk_sig
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  lpgbtFpga_top_inst/mgt_inst/txWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1050, routed)        1.526     1.691    payload/example/slave11/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X7Y52         RAMB36E2                                     r  payload/example/slave11/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     1.691    
    RAMB36_X7Y52         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.023     1.668    payload/example/slave11/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 payload/example/EC_Frame_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            payload/example/slave11/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E2 clocked by txoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             txoutclk_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_1 rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.048ns (15.635%)  route 0.259ns (84.365%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.691ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.306ns (routing 0.602ns, distribution 0.704ns)
  Clock Net Delay (Destination): 1.526ns (routing 0.678ns, distribution 0.848ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.018     0.018    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        1.306     1.424    payload/example/uplinkClk_o
    SLICE_X81Y263        FDRE                                         r  payload/example/EC_Frame_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y263        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.048     1.472 r  payload/example/EC_Frame_cnt_reg[2]/Q
                         net (fo=27, routed)          0.259     1.731    payload/example/slave11/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X7Y52         RAMB36E2                                     r  payload/example/slave11/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.035     0.035    lpgbtFpga_top_inst/mgt_inst/txoutclk_sig
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  lpgbtFpga_top_inst/mgt_inst/txWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1050, routed)        1.526     1.691    payload/example/slave11/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X7Y52         RAMB36E2                                     r  payload/example/slave11/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     1.691    
    RAMB36_X7Y52         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.023     1.668    payload/example/slave11/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 payload/example/EC_Frame_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            payload/example/slave11/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E2 clocked by txoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             txoutclk_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_1 rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.048ns (15.434%)  route 0.263ns (84.566%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.691ns
    Source Clock Delay      (SCD):    1.426ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.308ns (routing 0.602ns, distribution 0.706ns)
  Clock Net Delay (Destination): 1.526ns (routing 0.678ns, distribution 0.848ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.018     0.018    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        1.308     1.426    payload/example/uplinkClk_o
    SLICE_X79Y263        FDRE                                         r  payload/example/EC_Frame_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y263        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.048     1.474 r  payload/example/EC_Frame_cnt_reg[8]/Q
                         net (fo=24, routed)          0.263     1.737    payload/example/slave11/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X7Y52         RAMB36E2                                     r  payload/example/slave11/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.035     0.035    lpgbtFpga_top_inst/mgt_inst/txoutclk_sig
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  lpgbtFpga_top_inst/mgt_inst/txWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1050, routed)        1.526     1.691    payload/example/slave11/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X7Y52         RAMB36E2                                     r  payload/example/slave11/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     1.691    
    RAMB36_X7Y52         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.023     1.668    payload/example/slave11/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 payload/example/EC_Frame_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            payload/example/slave11/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E2 clocked by txoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             txoutclk_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_1 rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.048ns (15.385%)  route 0.264ns (84.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.691ns
    Source Clock Delay      (SCD):    1.426ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.308ns (routing 0.602ns, distribution 0.706ns)
  Clock Net Delay (Destination): 1.526ns (routing 0.678ns, distribution 0.848ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.018     0.018    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        1.308     1.426    payload/example/uplinkClk_o
    SLICE_X79Y263        FDRE                                         r  payload/example/EC_Frame_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y263        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.048     1.474 r  payload/example/EC_Frame_cnt_reg[0]/Q
                         net (fo=29, routed)          0.264     1.738    payload/example/slave11/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X7Y52         RAMB36E2                                     r  payload/example/slave11/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.035     0.035    lpgbtFpga_top_inst/mgt_inst/txoutclk_sig
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  lpgbtFpga_top_inst/mgt_inst/txWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1050, routed)        1.526     1.691    payload/example/slave11/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X7Y52         RAMB36E2                                     r  payload/example/slave11/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     1.691    
    RAMB36_X7Y52         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.023     1.668    payload/example/slave11/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 payload/example/EC_Frame_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            payload/example/slave13/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E2 clocked by txoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             txoutclk_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_1 rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.048ns (15.484%)  route 0.262ns (84.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.681ns
    Source Clock Delay      (SCD):    1.426ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.308ns (routing 0.602ns, distribution 0.706ns)
  Clock Net Delay (Destination): 1.516ns (routing 0.678ns, distribution 0.838ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.018     0.018    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        1.308     1.426    payload/example/uplinkClk_o
    SLICE_X79Y263        FDRE                                         r  payload/example/EC_Frame_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y263        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.048     1.474 r  payload/example/EC_Frame_cnt_reg[9]/Q
                         net (fo=23, routed)          0.262     1.736    payload/example/slave13/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X7Y51         RAMB36E2                                     r  payload/example/slave13/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.035     0.035    lpgbtFpga_top_inst/mgt_inst/txoutclk_sig
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  lpgbtFpga_top_inst/mgt_inst/txWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1050, routed)        1.516     1.681    payload/example/slave13/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X7Y51         RAMB36E2                                     r  payload/example/slave13/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     1.681    
    RAMB36_X7Y51         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.023     1.658    payload/example/slave13/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 payload/example/lpGBTsc_inst/sca_inst/sca_gen[0].rx_inst/sca_rx_fifo_inst/data_o_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            payload/example/lpGBTsc_inst/sca_inst/sca_gen[0].tx_control_s_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             txoutclk_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_1 rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.048ns (12.435%)  route 0.338ns (87.565%))
  Logic Levels:           0  
  Clock Path Skew:        0.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.678ns
    Source Clock Delay      (SCD):    1.429ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.311ns (routing 0.602ns, distribution 0.709ns)
  Clock Net Delay (Destination): 1.513ns (routing 0.678ns, distribution 0.835ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.018     0.018    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        1.311     1.429    payload/example/lpGBTsc_inst/sca_inst/sca_gen[0].rx_inst/sca_rx_fifo_inst/uplinkClk_o
    SLICE_X81Y262        FDRE                                         r  payload/example/lpGBTsc_inst/sca_inst/sca_gen[0].rx_inst/sca_rx_fifo_inst/data_o_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y262        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.048     1.477 r  payload/example/lpGBTsc_inst/sca_inst/sca_gen[0].rx_inst/sca_rx_fifo_inst/data_o_reg[9]/Q
                         net (fo=1, routed)           0.338     1.815    payload/example/lpGBTsc_inst/sca_inst/sca_gen[0].rx_inst_n_30
    SLICE_X79Y262        FDRE                                         r  payload/example/lpGBTsc_inst/sca_inst/sca_gen[0].tx_control_s_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.035     0.035    lpgbtFpga_top_inst/mgt_inst/txoutclk_sig
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  lpgbtFpga_top_inst/mgt_inst/txWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1050, routed)        1.513     1.678    payload/example/lpGBTsc_inst/sca_inst/clk_mgtTxClk_o
    SLICE_X79Y262        FDRE                                         r  payload/example/lpGBTsc_inst/sca_inst/sca_gen[0].tx_control_s_reg[0][1]/C
                         clock pessimism              0.000     1.678    
    SLICE_X79Y262        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.056     1.734    payload/example/lpGBTsc_inst/sca_inst/sca_gen[0].tx_control_s_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -1.734    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 payload/example/EC_Frame_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            payload/example/slave11/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E2 clocked by txoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             txoutclk_out[0]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_1 rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.049ns (14.985%)  route 0.278ns (85.015%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.691ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.305ns (routing 0.602ns, distribution 0.703ns)
  Clock Net Delay (Destination): 1.526ns (routing 0.678ns, distribution 0.848ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.018     0.018    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        1.305     1.423    payload/example/uplinkClk_o
    SLICE_X79Y262        FDRE                                         r  payload/example/EC_Frame_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y262        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     1.472 r  payload/example/EC_Frame_cnt_reg[3]/Q
                         net (fo=26, routed)          0.278     1.750    payload/example/slave11/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[3]
    RAMB36_X7Y52         RAMB36E2                                     r  payload/example/slave11/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.035     0.035    lpgbtFpga_top_inst/mgt_inst/txoutclk_sig
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  lpgbtFpga_top_inst/mgt_inst/txWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1050, routed)        1.526     1.691    payload/example/slave11/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X7Y52         RAMB36E2                                     r  payload/example/slave11/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     1.691    
    RAMB36_X7Y52         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.023     1.668    payload/example/slave11/BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.082    





---------------------------------------------------------------------------------------------------
From Clock:  rxoutclk_out[0]_1
  To Clock:  ipbus_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.101ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.124ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.101ns  (required time - arrival time)
  Source:                 payload/example/ErrCntReg_s_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_bram_0/DINADIN[2]
                            (rising edge-triggered cell RAMB36E2 clocked by ipbus_clk  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             ipbus_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (ipbus_clk rise@672.000ns - rxoutclk_out[0]_1 rise@662.500ns)
  Data Path Delay:        7.208ns  (logic 0.569ns (7.894%)  route 6.639ns (92.106%))
  Logic Levels:           6  (LUT5=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        2.497ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.684ns = ( 677.684 - 672.000 ) 
    Source Clock Delay      (SCD):    3.187ns = ( 675.062 - 671.875 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.097ns
  Clock Net Delay (Source):      2.790ns (routing 1.144ns, distribution 1.646ns)
  Clock Net Delay (Destination): 1.967ns (routing 0.716ns, distribution 1.251ns)
  Timing Exception:       MultiCycle Path   Setup -start 4    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                    662.500   662.500 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000   662.500 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082   662.582    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315   662.897 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        2.790   665.687    payload/example/uplinkClk_o
    SLICE_X83Y263        FDRE                                         r  payload/example/ErrCntReg_s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y263        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114   665.801 r  payload/example/ErrCntReg_s_reg[2]/Q
                         net (fo=1, routed)           1.684   667.485    payload/example/slave11/rmw_input_reg[4]_i_5_2[2]
    SLICE_X86Y253        LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.041   667.526 r  payload/example/slave11/rmw_input[2]_i_8/O
                         net (fo=1, routed)           0.000   667.526    payload/example/slave11/rmw_input[2]_i_8_n_0
    SLICE_X86Y253        MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.058   667.584 r  payload/example/slave11/rmw_input_reg[2]_i_5/O
                         net (fo=1, routed)           0.000   667.584    payload/example/slave3/rmw_input_reg[2]
    SLICE_X86Y253        MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.059   667.643 r  payload/example/slave3/rmw_input_reg[2]_i_2/O
                         net (fo=1, routed)           1.866   669.509    infra/ipbus/trans/sm/rmw_input_reg[2]_0
    SLICE_X81Y252        LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.040   669.549 r  infra/ipbus/trans/sm/rmw_input[2]_i_1/O
                         net (fo=2, routed)           0.969   670.518    infra/ipbus/trans/sm/ipb_in[ipb_rdata][2]
    SLICE_X77Y255        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.185   670.703 r  infra/ipbus/trans/sm/ram_reg_bram_0_i_53/O
                         net (fo=1, routed)           0.356   671.059    infra/ipbus/trans/iface/ram_reg_bram_0_3
    SLICE_X77Y253        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.072   671.131 r  infra/ipbus/trans/iface/ram_reg_bram_0_i_25/O
                         net (fo=4, routed)           1.764   672.895    infra/ipbus/udp_if/ipbus_tx_ram/tx_dia[2]
    RAMB36_X7Y42         RAMB36E2                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_bram_0/DINADIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock ipbus_clk rise edge)
                                                    672.000   672.000 r  
    G10                                               0.000   672.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000   672.000    userClockIbufgds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324   672.324 r  userClockIbufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051   672.375    userClockIbufgds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000   672.375 r  userClockIbufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622   672.997    mgt_freedrpclk_s
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   673.072 r  mgt_freedrpclk_s_BUFG_inst/O
                         net (fo=1254, routed)        1.890   674.962    infra/clocks/clk_mgtfreedrpclk_i
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335   675.297 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.345   675.642    infra/clocks/I
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   675.717 r  infra/clocks/bufgipb/O
    X2Y3 (CLOCK_ROOT)    net (fo=877, routed)         1.967   677.684    infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_bram_7_0
    RAMB36_X7Y42         RAMB36E2                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_bram_0/CLKARDCLK
                         clock pessimism              0.000   677.684    
                         clock uncertainty           -0.182   677.502    
    RAMB36_X7Y42         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[2])
                                                     -0.506   676.996    infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                        676.996    
                         arrival time                        -672.895    
  -------------------------------------------------------------------
                         slack                                  4.101    

Slack (MET) :             4.217ns  (required time - arrival time)
  Source:                 payload/example/ErrCntReg_s_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_bram_1/DINADIN[2]
                            (rising edge-triggered cell RAMB36E2 clocked by ipbus_clk  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             ipbus_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (ipbus_clk rise@672.000ns - rxoutclk_out[0]_1 rise@662.500ns)
  Data Path Delay:        7.100ns  (logic 0.569ns (8.014%)  route 6.531ns (91.986%))
  Logic Levels:           6  (LUT5=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        2.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.692ns = ( 677.692 - 672.000 ) 
    Source Clock Delay      (SCD):    3.187ns = ( 675.062 - 671.875 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.097ns
  Clock Net Delay (Source):      2.790ns (routing 1.144ns, distribution 1.646ns)
  Clock Net Delay (Destination): 1.975ns (routing 0.716ns, distribution 1.259ns)
  Timing Exception:       MultiCycle Path   Setup -start 4    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                    662.500   662.500 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000   662.500 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082   662.582    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315   662.897 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        2.790   665.687    payload/example/uplinkClk_o
    SLICE_X83Y263        FDRE                                         r  payload/example/ErrCntReg_s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y263        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114   665.801 r  payload/example/ErrCntReg_s_reg[2]/Q
                         net (fo=1, routed)           1.684   667.485    payload/example/slave11/rmw_input_reg[4]_i_5_2[2]
    SLICE_X86Y253        LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.041   667.526 r  payload/example/slave11/rmw_input[2]_i_8/O
                         net (fo=1, routed)           0.000   667.526    payload/example/slave11/rmw_input[2]_i_8_n_0
    SLICE_X86Y253        MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.058   667.584 r  payload/example/slave11/rmw_input_reg[2]_i_5/O
                         net (fo=1, routed)           0.000   667.584    payload/example/slave3/rmw_input_reg[2]
    SLICE_X86Y253        MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.059   667.643 r  payload/example/slave3/rmw_input_reg[2]_i_2/O
                         net (fo=1, routed)           1.866   669.509    infra/ipbus/trans/sm/rmw_input_reg[2]_0
    SLICE_X81Y252        LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.040   669.549 r  infra/ipbus/trans/sm/rmw_input[2]_i_1/O
                         net (fo=2, routed)           0.969   670.518    infra/ipbus/trans/sm/ipb_in[ipb_rdata][2]
    SLICE_X77Y255        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.185   670.703 r  infra/ipbus/trans/sm/ram_reg_bram_0_i_53/O
                         net (fo=1, routed)           0.356   671.059    infra/ipbus/trans/iface/ram_reg_bram_0_3
    SLICE_X77Y253        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.072   671.131 r  infra/ipbus/trans/iface/ram_reg_bram_0_i_25/O
                         net (fo=4, routed)           1.656   672.787    infra/ipbus/udp_if/ipbus_tx_ram/tx_dia[2]
    RAMB36_X7Y43         RAMB36E2                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_bram_1/DINADIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock ipbus_clk rise edge)
                                                    672.000   672.000 r  
    G10                                               0.000   672.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000   672.000    userClockIbufgds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324   672.324 r  userClockIbufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051   672.375    userClockIbufgds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000   672.375 r  userClockIbufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622   672.997    mgt_freedrpclk_s
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   673.072 r  mgt_freedrpclk_s_BUFG_inst/O
                         net (fo=1254, routed)        1.890   674.962    infra/clocks/clk_mgtfreedrpclk_i
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335   675.297 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.345   675.642    infra/clocks/I
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   675.717 r  infra/clocks/bufgipb/O
    X2Y3 (CLOCK_ROOT)    net (fo=877, routed)         1.975   677.692    infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_bram_7_0
    RAMB36_X7Y43         RAMB36E2                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_bram_1/CLKARDCLK
                         clock pessimism              0.000   677.692    
                         clock uncertainty           -0.182   677.510    
    RAMB36_X7Y43         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[2])
                                                     -0.506   677.004    infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_bram_1
  -------------------------------------------------------------------
                         required time                        677.004    
                         arrival time                        -672.787    
  -------------------------------------------------------------------
                         slack                                  4.217    

Slack (MET) :             4.260ns  (required time - arrival time)
  Source:                 payload/example/ErrCntReg_s_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_bram_0/DINADIN[1]
                            (rising edge-triggered cell RAMB36E2 clocked by ipbus_clk  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             ipbus_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (ipbus_clk rise@672.000ns - rxoutclk_out[0]_1 rise@662.500ns)
  Data Path Delay:        7.013ns  (logic 0.755ns (10.766%)  route 6.258ns (89.234%))
  Logic Levels:           6  (LUT5=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        2.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.684ns = ( 677.684 - 672.000 ) 
    Source Clock Delay      (SCD):    3.194ns = ( 675.069 - 671.875 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.097ns
  Clock Net Delay (Source):      2.797ns (routing 1.144ns, distribution 1.653ns)
  Clock Net Delay (Destination): 1.967ns (routing 0.716ns, distribution 1.251ns)
  Timing Exception:       MultiCycle Path   Setup -start 4    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                    662.500   662.500 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000   662.500 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082   662.582    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315   662.897 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        2.797   665.694    payload/example/uplinkClk_o
    SLICE_X82Y263        FDRE                                         r  payload/example/ErrCntReg_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y263        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117   665.811 r  payload/example/ErrCntReg_s_reg[1]/Q
                         net (fo=1, routed)           1.637   667.448    payload/example/slave11/rmw_input_reg[4]_i_5_2[1]
    SLICE_X87Y249        LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.173   667.621 r  payload/example/slave11/rmw_input[1]_i_8/O
                         net (fo=1, routed)           0.000   667.621    payload/example/slave11/rmw_input[1]_i_8_n_0
    SLICE_X87Y249        MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.058   667.679 r  payload/example/slave11/rmw_input_reg[1]_i_5/O
                         net (fo=1, routed)           0.000   667.679    payload/example/slave3/rmw_input_reg[1]
    SLICE_X87Y249        MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.059   667.738 r  payload/example/slave3/rmw_input_reg[1]_i_2/O
                         net (fo=1, routed)           1.649   669.387    infra/ipbus/trans/sm/rmw_input_reg[1]_1
    SLICE_X81Y249        LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.043   669.430 r  infra/ipbus/trans/sm/rmw_input[1]_i_1/O
                         net (fo=2, routed)           0.742   670.172    infra/ipbus/trans/sm/ipb_in[ipb_rdata][1]
    SLICE_X77Y253        LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.132   670.304 r  infra/ipbus/trans/sm/ram_reg_bram_0_i_55/O
                         net (fo=1, routed)           0.483   670.787    infra/ipbus/trans/iface/ram_reg_bram_0_1
    SLICE_X77Y253        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.173   670.960 r  infra/ipbus/trans/iface/ram_reg_bram_0_i_26/O
                         net (fo=4, routed)           1.747   672.707    infra/ipbus/udp_if/ipbus_tx_ram/tx_dia[1]
    RAMB36_X7Y42         RAMB36E2                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_bram_0/DINADIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock ipbus_clk rise edge)
                                                    672.000   672.000 r  
    G10                                               0.000   672.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000   672.000    userClockIbufgds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324   672.324 r  userClockIbufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051   672.375    userClockIbufgds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000   672.375 r  userClockIbufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622   672.997    mgt_freedrpclk_s
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   673.072 r  mgt_freedrpclk_s_BUFG_inst/O
                         net (fo=1254, routed)        1.890   674.962    infra/clocks/clk_mgtfreedrpclk_i
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335   675.297 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.345   675.642    infra/clocks/I
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   675.717 r  infra/clocks/bufgipb/O
    X2Y3 (CLOCK_ROOT)    net (fo=877, routed)         1.967   677.684    infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_bram_7_0
    RAMB36_X7Y42         RAMB36E2                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_bram_0/CLKARDCLK
                         clock pessimism              0.000   677.684    
                         clock uncertainty           -0.182   677.502    
    RAMB36_X7Y42         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[1])
                                                     -0.535   676.967    infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                        676.967    
                         arrival time                        -672.707    
  -------------------------------------------------------------------
                         slack                                  4.260    

Slack (MET) :             4.281ns  (required time - arrival time)
  Source:                 payload/example/ErrCntReg_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_bram_0/DINADIN[0]
                            (rising edge-triggered cell RAMB36E2 clocked by ipbus_clk  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             ipbus_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (ipbus_clk rise@672.000ns - rxoutclk_out[0]_1 rise@662.500ns)
  Data Path Delay:        6.955ns  (logic 0.620ns (8.914%)  route 6.335ns (91.086%))
  Logic Levels:           6  (LUT5=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        2.497ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.684ns = ( 677.684 - 672.000 ) 
    Source Clock Delay      (SCD):    3.187ns = ( 675.062 - 671.875 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.097ns
  Clock Net Delay (Source):      2.790ns (routing 1.144ns, distribution 1.646ns)
  Clock Net Delay (Destination): 1.967ns (routing 0.716ns, distribution 1.251ns)
  Timing Exception:       MultiCycle Path   Setup -start 4    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                    662.500   662.500 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000   662.500 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082   662.582    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315   662.897 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        2.790   665.687    payload/example/uplinkClk_o
    SLICE_X83Y263        FDRE                                         r  payload/example/ErrCntReg_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y263        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114   665.801 r  payload/example/ErrCntReg_s_reg[0]/Q
                         net (fo=1, routed)           1.571   667.372    payload/example/slave11/rmw_input_reg[4]_i_5_2[0]
    SLICE_X83Y252        LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.187   667.559 r  payload/example/slave11/rmw_input[0]_i_8/O
                         net (fo=1, routed)           0.000   667.559    payload/example/slave11/rmw_input[0]_i_8_n_0
    SLICE_X83Y252        MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.058   667.617 r  payload/example/slave11/rmw_input_reg[0]_i_5/O
                         net (fo=1, routed)           0.000   667.617    payload/example/slave3/rmw_input_reg[0]_0
    SLICE_X83Y252        MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.059   667.676 r  payload/example/slave3/rmw_input_reg[0]_i_2/O
                         net (fo=1, routed)           1.162   668.838    infra/ipbus/trans/sm/rmw_input_reg[0]_0
    SLICE_X81Y252        LUT5 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.043   668.881 r  infra/ipbus/trans/sm/rmw_input[0]_i_1/O
                         net (fo=2, routed)           0.853   669.734    infra/ipbus/trans/sm/ipb_in[ipb_rdata][0]
    SLICE_X78Y253        LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.040   669.774 r  infra/ipbus/trans/sm/ram_reg_bram_0_i_56/O
                         net (fo=1, routed)           0.557   670.331    infra/ipbus/trans/iface/ram_reg_bram_0_0
    SLICE_X78Y253        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.119   670.450 r  infra/ipbus/trans/iface/ram_reg_bram_0_i_27/O
                         net (fo=4, routed)           2.192   672.642    infra/ipbus/udp_if/ipbus_tx_ram/tx_dia[0]
    RAMB36_X7Y42         RAMB36E2                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_bram_0/DINADIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock ipbus_clk rise edge)
                                                    672.000   672.000 r  
    G10                                               0.000   672.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000   672.000    userClockIbufgds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324   672.324 r  userClockIbufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051   672.375    userClockIbufgds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000   672.375 r  userClockIbufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622   672.997    mgt_freedrpclk_s
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   673.072 r  mgt_freedrpclk_s_BUFG_inst/O
                         net (fo=1254, routed)        1.890   674.962    infra/clocks/clk_mgtfreedrpclk_i
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335   675.297 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.345   675.642    infra/clocks/I
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   675.717 r  infra/clocks/bufgipb/O
    X2Y3 (CLOCK_ROOT)    net (fo=877, routed)         1.967   677.684    infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_bram_7_0
    RAMB36_X7Y42         RAMB36E2                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_bram_0/CLKARDCLK
                         clock pessimism              0.000   677.684    
                         clock uncertainty           -0.182   677.502    
    RAMB36_X7Y42         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[0])
                                                     -0.579   676.923    infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                        676.923    
                         arrival time                        -672.642    
  -------------------------------------------------------------------
                         slack                                  4.281    

Slack (MET) :             4.334ns  (required time - arrival time)
  Source:                 payload/example/ErrCntReg_s_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_bram_0/DINADIN[3]
                            (rising edge-triggered cell RAMB36E2 clocked by ipbus_clk  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             ipbus_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (ipbus_clk rise@672.000ns - rxoutclk_out[0]_1 rise@662.500ns)
  Data Path Delay:        6.970ns  (logic 0.713ns (10.230%)  route 6.257ns (89.770%))
  Logic Levels:           6  (LUT5=3 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        2.497ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.684ns = ( 677.684 - 672.000 ) 
    Source Clock Delay      (SCD):    3.187ns = ( 675.062 - 671.875 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.097ns
  Clock Net Delay (Source):      2.790ns (routing 1.144ns, distribution 1.646ns)
  Clock Net Delay (Destination): 1.967ns (routing 0.716ns, distribution 1.251ns)
  Timing Exception:       MultiCycle Path   Setup -start 4    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                    662.500   662.500 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000   662.500 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082   662.582    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315   662.897 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        2.790   665.687    payload/example/uplinkClk_o
    SLICE_X83Y263        FDRE                                         r  payload/example/ErrCntReg_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y263        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.114   665.801 r  payload/example/ErrCntReg_s_reg[3]/Q
                         net (fo=1, routed)           1.660   667.461    payload/example/slave11/rmw_input_reg[4]_i_5_2[3]
    SLICE_X86Y251        LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.187   667.648 r  payload/example/slave11/rmw_input[3]_i_8/O
                         net (fo=1, routed)           0.000   667.648    payload/example/slave11/rmw_input[3]_i_8_n_0
    SLICE_X86Y251        MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.058   667.706 r  payload/example/slave11/rmw_input_reg[3]_i_5/O
                         net (fo=1, routed)           0.000   667.706    payload/example/slave3/rmw_input_reg[3]
    SLICE_X86Y251        MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.059   667.765 r  payload/example/slave3/rmw_input_reg[3]_i_2/O
                         net (fo=1, routed)           1.506   669.271    infra/ipbus/trans/sm/rmw_input_reg[3]_0
    SLICE_X81Y251        LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.043   669.314 r  infra/ipbus/trans/sm/rmw_input[3]_i_1/O
                         net (fo=2, routed)           0.763   670.077    infra/ipbus/trans/sm/ipb_in[ipb_rdata][3]
    SLICE_X76Y251        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.075   670.152 r  infra/ipbus/trans/sm/ram_reg_bram_0_i_52/O
                         net (fo=1, routed)           0.626   670.778    infra/ipbus/trans/iface/ram_reg_bram_0_4
    SLICE_X76Y251        LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.177   670.955 r  infra/ipbus/trans/iface/ram_reg_bram_0_i_24/O
                         net (fo=4, routed)           1.702   672.657    infra/ipbus/udp_if/ipbus_tx_ram/tx_dia[3]
    RAMB36_X7Y42         RAMB36E2                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_bram_0/DINADIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock ipbus_clk rise edge)
                                                    672.000   672.000 r  
    G10                                               0.000   672.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000   672.000    userClockIbufgds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324   672.324 r  userClockIbufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051   672.375    userClockIbufgds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000   672.375 r  userClockIbufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622   672.997    mgt_freedrpclk_s
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   673.072 r  mgt_freedrpclk_s_BUFG_inst/O
                         net (fo=1254, routed)        1.890   674.962    infra/clocks/clk_mgtfreedrpclk_i
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335   675.297 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.345   675.642    infra/clocks/I
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   675.717 r  infra/clocks/bufgipb/O
    X2Y3 (CLOCK_ROOT)    net (fo=877, routed)         1.967   677.684    infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_bram_7_0
    RAMB36_X7Y42         RAMB36E2                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_bram_0/CLKARDCLK
                         clock pessimism              0.000   677.684    
                         clock uncertainty           -0.182   677.502    
    RAMB36_X7Y42         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[3])
                                                     -0.511   676.991    infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                        676.991    
                         arrival time                        -672.657    
  -------------------------------------------------------------------
                         slack                                  4.334    

Slack (MET) :             4.425ns  (required time - arrival time)
  Source:                 payload/example/ErrCntReg_s_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_bram_1/DINADIN[3]
                            (rising edge-triggered cell RAMB36E2 clocked by ipbus_clk  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             ipbus_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (ipbus_clk rise@672.000ns - rxoutclk_out[0]_1 rise@662.500ns)
  Data Path Delay:        6.887ns  (logic 0.713ns (10.353%)  route 6.174ns (89.647%))
  Logic Levels:           6  (LUT5=3 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        2.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.692ns = ( 677.692 - 672.000 ) 
    Source Clock Delay      (SCD):    3.187ns = ( 675.062 - 671.875 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.097ns
  Clock Net Delay (Source):      2.790ns (routing 1.144ns, distribution 1.646ns)
  Clock Net Delay (Destination): 1.975ns (routing 0.716ns, distribution 1.259ns)
  Timing Exception:       MultiCycle Path   Setup -start 4    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                    662.500   662.500 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000   662.500 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082   662.582    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315   662.897 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        2.790   665.687    payload/example/uplinkClk_o
    SLICE_X83Y263        FDRE                                         r  payload/example/ErrCntReg_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y263        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.114   665.801 r  payload/example/ErrCntReg_s_reg[3]/Q
                         net (fo=1, routed)           1.660   667.461    payload/example/slave11/rmw_input_reg[4]_i_5_2[3]
    SLICE_X86Y251        LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.187   667.648 r  payload/example/slave11/rmw_input[3]_i_8/O
                         net (fo=1, routed)           0.000   667.648    payload/example/slave11/rmw_input[3]_i_8_n_0
    SLICE_X86Y251        MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.058   667.706 r  payload/example/slave11/rmw_input_reg[3]_i_5/O
                         net (fo=1, routed)           0.000   667.706    payload/example/slave3/rmw_input_reg[3]
    SLICE_X86Y251        MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.059   667.765 r  payload/example/slave3/rmw_input_reg[3]_i_2/O
                         net (fo=1, routed)           1.506   669.271    infra/ipbus/trans/sm/rmw_input_reg[3]_0
    SLICE_X81Y251        LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.043   669.314 r  infra/ipbus/trans/sm/rmw_input[3]_i_1/O
                         net (fo=2, routed)           0.763   670.077    infra/ipbus/trans/sm/ipb_in[ipb_rdata][3]
    SLICE_X76Y251        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.075   670.152 r  infra/ipbus/trans/sm/ram_reg_bram_0_i_52/O
                         net (fo=1, routed)           0.626   670.778    infra/ipbus/trans/iface/ram_reg_bram_0_4
    SLICE_X76Y251        LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.177   670.955 r  infra/ipbus/trans/iface/ram_reg_bram_0_i_24/O
                         net (fo=4, routed)           1.619   672.574    infra/ipbus/udp_if/ipbus_tx_ram/tx_dia[3]
    RAMB36_X7Y43         RAMB36E2                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_bram_1/DINADIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock ipbus_clk rise edge)
                                                    672.000   672.000 r  
    G10                                               0.000   672.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000   672.000    userClockIbufgds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324   672.324 r  userClockIbufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051   672.375    userClockIbufgds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000   672.375 r  userClockIbufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622   672.997    mgt_freedrpclk_s
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   673.072 r  mgt_freedrpclk_s_BUFG_inst/O
                         net (fo=1254, routed)        1.890   674.962    infra/clocks/clk_mgtfreedrpclk_i
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335   675.297 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.345   675.642    infra/clocks/I
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   675.717 r  infra/clocks/bufgipb/O
    X2Y3 (CLOCK_ROOT)    net (fo=877, routed)         1.975   677.692    infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_bram_7_0
    RAMB36_X7Y43         RAMB36E2                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_bram_1/CLKARDCLK
                         clock pessimism              0.000   677.692    
                         clock uncertainty           -0.182   677.510    
    RAMB36_X7Y43         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[3])
                                                     -0.511   676.999    infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_bram_1
  -------------------------------------------------------------------
                         required time                        676.999    
                         arrival time                        -672.574    
  -------------------------------------------------------------------
                         slack                                  4.425    

Slack (MET) :             4.428ns  (required time - arrival time)
  Source:                 payload/example/ErrCntReg_s_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_bram_1/DINADIN[1]
                            (rising edge-triggered cell RAMB36E2 clocked by ipbus_clk  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             ipbus_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (ipbus_clk rise@672.000ns - rxoutclk_out[0]_1 rise@662.500ns)
  Data Path Delay:        6.853ns  (logic 0.755ns (11.017%)  route 6.098ns (88.983%))
  Logic Levels:           6  (LUT5=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        2.498ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.692ns = ( 677.692 - 672.000 ) 
    Source Clock Delay      (SCD):    3.194ns = ( 675.069 - 671.875 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.097ns
  Clock Net Delay (Source):      2.797ns (routing 1.144ns, distribution 1.653ns)
  Clock Net Delay (Destination): 1.975ns (routing 0.716ns, distribution 1.259ns)
  Timing Exception:       MultiCycle Path   Setup -start 4    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                    662.500   662.500 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000   662.500 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082   662.582    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315   662.897 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        2.797   665.694    payload/example/uplinkClk_o
    SLICE_X82Y263        FDRE                                         r  payload/example/ErrCntReg_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y263        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117   665.811 r  payload/example/ErrCntReg_s_reg[1]/Q
                         net (fo=1, routed)           1.637   667.448    payload/example/slave11/rmw_input_reg[4]_i_5_2[1]
    SLICE_X87Y249        LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.173   667.621 r  payload/example/slave11/rmw_input[1]_i_8/O
                         net (fo=1, routed)           0.000   667.621    payload/example/slave11/rmw_input[1]_i_8_n_0
    SLICE_X87Y249        MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.058   667.679 r  payload/example/slave11/rmw_input_reg[1]_i_5/O
                         net (fo=1, routed)           0.000   667.679    payload/example/slave3/rmw_input_reg[1]
    SLICE_X87Y249        MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.059   667.738 r  payload/example/slave3/rmw_input_reg[1]_i_2/O
                         net (fo=1, routed)           1.649   669.387    infra/ipbus/trans/sm/rmw_input_reg[1]_1
    SLICE_X81Y249        LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.043   669.430 r  infra/ipbus/trans/sm/rmw_input[1]_i_1/O
                         net (fo=2, routed)           0.742   670.172    infra/ipbus/trans/sm/ipb_in[ipb_rdata][1]
    SLICE_X77Y253        LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.132   670.304 r  infra/ipbus/trans/sm/ram_reg_bram_0_i_55/O
                         net (fo=1, routed)           0.483   670.787    infra/ipbus/trans/iface/ram_reg_bram_0_1
    SLICE_X77Y253        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.173   670.960 r  infra/ipbus/trans/iface/ram_reg_bram_0_i_26/O
                         net (fo=4, routed)           1.587   672.547    infra/ipbus/udp_if/ipbus_tx_ram/tx_dia[1]
    RAMB36_X7Y43         RAMB36E2                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_bram_1/DINADIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock ipbus_clk rise edge)
                                                    672.000   672.000 r  
    G10                                               0.000   672.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000   672.000    userClockIbufgds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324   672.324 r  userClockIbufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051   672.375    userClockIbufgds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000   672.375 r  userClockIbufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622   672.997    mgt_freedrpclk_s
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   673.072 r  mgt_freedrpclk_s_BUFG_inst/O
                         net (fo=1254, routed)        1.890   674.962    infra/clocks/clk_mgtfreedrpclk_i
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335   675.297 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.345   675.642    infra/clocks/I
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   675.717 r  infra/clocks/bufgipb/O
    X2Y3 (CLOCK_ROOT)    net (fo=877, routed)         1.975   677.692    infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_bram_7_0
    RAMB36_X7Y43         RAMB36E2                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_bram_1/CLKARDCLK
                         clock pessimism              0.000   677.692    
                         clock uncertainty           -0.182   677.510    
    RAMB36_X7Y43         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[1])
                                                     -0.535   676.975    infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_bram_1
  -------------------------------------------------------------------
                         required time                        676.975    
                         arrival time                        -672.547    
  -------------------------------------------------------------------
                         slack                                  4.428    

Slack (MET) :             4.457ns  (required time - arrival time)
  Source:                 payload/example/ErrCntReg_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_bram_1/DINADIN[0]
                            (rising edge-triggered cell RAMB36E2 clocked by ipbus_clk  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             ipbus_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (ipbus_clk rise@672.000ns - rxoutclk_out[0]_1 rise@662.500ns)
  Data Path Delay:        6.787ns  (logic 0.620ns (9.135%)  route 6.167ns (90.865%))
  Logic Levels:           6  (LUT5=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        2.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.692ns = ( 677.692 - 672.000 ) 
    Source Clock Delay      (SCD):    3.187ns = ( 675.062 - 671.875 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.097ns
  Clock Net Delay (Source):      2.790ns (routing 1.144ns, distribution 1.646ns)
  Clock Net Delay (Destination): 1.975ns (routing 0.716ns, distribution 1.259ns)
  Timing Exception:       MultiCycle Path   Setup -start 4    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                    662.500   662.500 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000   662.500 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082   662.582    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315   662.897 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        2.790   665.687    payload/example/uplinkClk_o
    SLICE_X83Y263        FDRE                                         r  payload/example/ErrCntReg_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y263        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114   665.801 r  payload/example/ErrCntReg_s_reg[0]/Q
                         net (fo=1, routed)           1.571   667.372    payload/example/slave11/rmw_input_reg[4]_i_5_2[0]
    SLICE_X83Y252        LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.187   667.559 r  payload/example/slave11/rmw_input[0]_i_8/O
                         net (fo=1, routed)           0.000   667.559    payload/example/slave11/rmw_input[0]_i_8_n_0
    SLICE_X83Y252        MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.058   667.617 r  payload/example/slave11/rmw_input_reg[0]_i_5/O
                         net (fo=1, routed)           0.000   667.617    payload/example/slave3/rmw_input_reg[0]_0
    SLICE_X83Y252        MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.059   667.676 r  payload/example/slave3/rmw_input_reg[0]_i_2/O
                         net (fo=1, routed)           1.162   668.838    infra/ipbus/trans/sm/rmw_input_reg[0]_0
    SLICE_X81Y252        LUT5 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.043   668.881 r  infra/ipbus/trans/sm/rmw_input[0]_i_1/O
                         net (fo=2, routed)           0.853   669.734    infra/ipbus/trans/sm/ipb_in[ipb_rdata][0]
    SLICE_X78Y253        LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.040   669.774 r  infra/ipbus/trans/sm/ram_reg_bram_0_i_56/O
                         net (fo=1, routed)           0.557   670.331    infra/ipbus/trans/iface/ram_reg_bram_0_0
    SLICE_X78Y253        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.119   670.450 r  infra/ipbus/trans/iface/ram_reg_bram_0_i_27/O
                         net (fo=4, routed)           2.024   672.474    infra/ipbus/udp_if/ipbus_tx_ram/tx_dia[0]
    RAMB36_X7Y43         RAMB36E2                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_bram_1/DINADIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock ipbus_clk rise edge)
                                                    672.000   672.000 r  
    G10                                               0.000   672.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000   672.000    userClockIbufgds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324   672.324 r  userClockIbufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051   672.375    userClockIbufgds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000   672.375 r  userClockIbufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622   672.997    mgt_freedrpclk_s
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   673.072 r  mgt_freedrpclk_s_BUFG_inst/O
                         net (fo=1254, routed)        1.890   674.962    infra/clocks/clk_mgtfreedrpclk_i
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335   675.297 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.345   675.642    infra/clocks/I
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   675.717 r  infra/clocks/bufgipb/O
    X2Y3 (CLOCK_ROOT)    net (fo=877, routed)         1.975   677.692    infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_bram_7_0
    RAMB36_X7Y43         RAMB36E2                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_bram_1/CLKARDCLK
                         clock pessimism              0.000   677.692    
                         clock uncertainty           -0.182   677.510    
    RAMB36_X7Y43         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[0])
                                                     -0.579   676.931    infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_bram_1
  -------------------------------------------------------------------
                         required time                        676.931    
                         arrival time                        -672.474    
  -------------------------------------------------------------------
                         slack                                  4.457    

Slack (MET) :             4.494ns  (required time - arrival time)
  Source:                 payload/example/ErrCntReg_s_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_bram_0/DINADIN[4]
                            (rising edge-triggered cell RAMB36E2 clocked by ipbus_clk  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             ipbus_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (ipbus_clk rise@672.000ns - rxoutclk_out[0]_1 rise@662.500ns)
  Data Path Delay:        6.787ns  (logic 0.687ns (10.122%)  route 6.100ns (89.878%))
  Logic Levels:           6  (LUT5=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        2.497ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.684ns = ( 677.684 - 672.000 ) 
    Source Clock Delay      (SCD):    3.187ns = ( 675.062 - 671.875 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.097ns
  Clock Net Delay (Source):      2.790ns (routing 1.144ns, distribution 1.646ns)
  Clock Net Delay (Destination): 1.967ns (routing 0.716ns, distribution 1.251ns)
  Timing Exception:       MultiCycle Path   Setup -start 4    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                    662.500   662.500 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000   662.500 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082   662.582    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315   662.897 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        2.790   665.687    payload/example/uplinkClk_o
    SLICE_X83Y263        FDRE                                         r  payload/example/ErrCntReg_s_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y263        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114   665.801 r  payload/example/ErrCntReg_s_reg[4]/Q
                         net (fo=1, routed)           1.401   667.202    payload/example/slave11/rmw_input_reg[4]_i_5_2[4]
    SLICE_X86Y249        LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.132   667.334 r  payload/example/slave11/rmw_input[4]_i_8/O
                         net (fo=1, routed)           0.000   667.334    payload/example/slave11/rmw_input[4]_i_8_n_0
    SLICE_X86Y249        MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.058   667.392 r  payload/example/slave11/rmw_input_reg[4]_i_5/O
                         net (fo=1, routed)           0.000   667.392    payload/example/slave3/rmw_input_reg[4]
    SLICE_X86Y249        MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.059   667.451 r  payload/example/slave3/rmw_input_reg[4]_i_2/O
                         net (fo=1, routed)           0.903   668.354    infra/ipbus/trans/sm/rmw_input_reg[4]_0
    SLICE_X86Y251        LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.116   668.470 r  infra/ipbus/trans/sm/rmw_input[4]_i_1/O
                         net (fo=2, routed)           1.283   669.753    infra/ipbus/trans/sm/ipb_in[ipb_rdata][4]
    SLICE_X78Y252        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.071   669.824 r  infra/ipbus/trans/sm/ram_reg_bram_0_i_50/O
                         net (fo=1, routed)           0.579   670.403    infra/ipbus/trans/iface/ram_reg_bram_0_5
    SLICE_X78Y252        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.137   670.540 r  infra/ipbus/trans/iface/ram_reg_bram_0_i_23/O
                         net (fo=4, routed)           1.934   672.474    infra/ipbus/udp_if/ipbus_tx_ram/tx_dia[4]
    RAMB36_X7Y42         RAMB36E2                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_bram_0/DINADIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock ipbus_clk rise edge)
                                                    672.000   672.000 r  
    G10                                               0.000   672.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000   672.000    userClockIbufgds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324   672.324 r  userClockIbufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051   672.375    userClockIbufgds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000   672.375 r  userClockIbufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622   672.997    mgt_freedrpclk_s
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   673.072 r  mgt_freedrpclk_s_BUFG_inst/O
                         net (fo=1254, routed)        1.890   674.962    infra/clocks/clk_mgtfreedrpclk_i
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335   675.297 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.345   675.642    infra/clocks/I
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   675.717 r  infra/clocks/bufgipb/O
    X2Y3 (CLOCK_ROOT)    net (fo=877, routed)         1.967   677.684    infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_bram_7_0
    RAMB36_X7Y42         RAMB36E2                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_bram_0/CLKARDCLK
                         clock pessimism              0.000   677.684    
                         clock uncertainty           -0.182   677.502    
    RAMB36_X7Y42         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[4])
                                                     -0.534   676.968    infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                        676.968    
                         arrival time                        -672.474    
  -------------------------------------------------------------------
                         slack                                  4.494    

Slack (MET) :             4.572ns  (required time - arrival time)
  Source:                 payload/example/ErrCntReg_s_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_bram_2/DINADIN[2]
                            (rising edge-triggered cell RAMB36E2 clocked by ipbus_clk  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             ipbus_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.500ns  (ipbus_clk rise@672.000ns - rxoutclk_out[0]_1 rise@662.500ns)
  Data Path Delay:        6.750ns  (logic 0.569ns (8.430%)  route 6.181ns (91.570%))
  Logic Levels:           6  (LUT5=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        2.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.697ns = ( 677.697 - 672.000 ) 
    Source Clock Delay      (SCD):    3.187ns = ( 675.062 - 671.875 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.097ns
  Clock Net Delay (Source):      2.790ns (routing 1.144ns, distribution 1.646ns)
  Clock Net Delay (Destination): 1.980ns (routing 0.716ns, distribution 1.264ns)
  Timing Exception:       MultiCycle Path   Setup -start 4    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                    662.500   662.500 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000   662.500 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082   662.582    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315   662.897 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        2.790   665.687    payload/example/uplinkClk_o
    SLICE_X83Y263        FDRE                                         r  payload/example/ErrCntReg_s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y263        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114   665.801 r  payload/example/ErrCntReg_s_reg[2]/Q
                         net (fo=1, routed)           1.684   667.485    payload/example/slave11/rmw_input_reg[4]_i_5_2[2]
    SLICE_X86Y253        LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.041   667.526 r  payload/example/slave11/rmw_input[2]_i_8/O
                         net (fo=1, routed)           0.000   667.526    payload/example/slave11/rmw_input[2]_i_8_n_0
    SLICE_X86Y253        MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.058   667.584 r  payload/example/slave11/rmw_input_reg[2]_i_5/O
                         net (fo=1, routed)           0.000   667.584    payload/example/slave3/rmw_input_reg[2]
    SLICE_X86Y253        MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.059   667.643 r  payload/example/slave3/rmw_input_reg[2]_i_2/O
                         net (fo=1, routed)           1.866   669.509    infra/ipbus/trans/sm/rmw_input_reg[2]_0
    SLICE_X81Y252        LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.040   669.549 r  infra/ipbus/trans/sm/rmw_input[2]_i_1/O
                         net (fo=2, routed)           0.969   670.518    infra/ipbus/trans/sm/ipb_in[ipb_rdata][2]
    SLICE_X77Y255        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.185   670.703 r  infra/ipbus/trans/sm/ram_reg_bram_0_i_53/O
                         net (fo=1, routed)           0.356   671.059    infra/ipbus/trans/iface/ram_reg_bram_0_3
    SLICE_X77Y253        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.072   671.131 r  infra/ipbus/trans/iface/ram_reg_bram_0_i_25/O
                         net (fo=4, routed)           1.306   672.437    infra/ipbus/udp_if/ipbus_tx_ram/tx_dia[2]
    RAMB36_X7Y44         RAMB36E2                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_bram_2/DINADIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock ipbus_clk rise edge)
                                                    672.000   672.000 r  
    G10                                               0.000   672.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000   672.000    userClockIbufgds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324   672.324 r  userClockIbufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051   672.375    userClockIbufgds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000   672.375 r  userClockIbufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622   672.997    mgt_freedrpclk_s
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   673.072 r  mgt_freedrpclk_s_BUFG_inst/O
                         net (fo=1254, routed)        1.890   674.962    infra/clocks/clk_mgtfreedrpclk_i
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335   675.297 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.345   675.642    infra/clocks/I
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   675.717 r  infra/clocks/bufgipb/O
    X2Y3 (CLOCK_ROOT)    net (fo=877, routed)         1.980   677.697    infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_bram_7_0
    RAMB36_X7Y44         RAMB36E2                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_bram_2/CLKARDCLK
                         clock pessimism              0.000   677.697    
                         clock uncertainty           -0.182   677.515    
    RAMB36_X7Y44         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[2])
                                                     -0.506   677.009    infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_bram_2
  -------------------------------------------------------------------
                         required time                        677.009    
                         arrival time                        -672.437    
  -------------------------------------------------------------------
                         slack                                  4.572    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 payload/example/IC_rx_FIFO_Data_to_ipBUS_s_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            payload/example/ipbr_reg[18][ipb_rdata][2]/D
                            (rising edge-triggered cell FDRE clocked by ipbus_clk  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             ipbus_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ipbus_clk rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        3.665ns  (logic 0.103ns (2.810%)  route 3.562ns (97.190%))
  Logic Levels:           0  
  Clock Path Skew:        3.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.114ns
    Source Clock Delay      (SCD):    2.864ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.097ns
  Clock Net Delay (Source):      2.535ns (routing 1.043ns, distribution 1.492ns)
  Clock Net Delay (Destination): 2.364ns (routing 0.779ns, distribution 1.585ns)
  Timing Exception:       MultiCycle Path   Setup -start 4    Hold  -start 3  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     0.046    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        2.535     2.864    payload/example/uplinkClk_o
    SLICE_X96Y236        FDRE                                         r  payload/example/IC_rx_FIFO_Data_to_ipBUS_s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y236        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.103     2.967 r  payload/example/IC_rx_FIFO_Data_to_ipBUS_s_reg[2]/Q
                         net (fo=1, routed)           3.562     6.529    payload/example/IC_rx_FIFO_Data_to_ipBUS_s[2]
    SLICE_X87Y241        FDRE                                         r  payload/example/ipbr_reg[18][ipb_rdata][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ipbus_clk rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    userClockIbufgds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.521 r  userClockIbufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.611    userClockIbufgds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.611 r  userClockIbufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.327    mgt_freedrpclk_s
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.410 r  mgt_freedrpclk_s_BUFG_inst/O
                         net (fo=1254, routed)        2.085     3.495    infra/clocks/clk_mgtfreedrpclk_i
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     3.264 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.403     3.667    infra/clocks/I
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.750 r  infra/clocks/bufgipb/O
    X2Y3 (CLOCK_ROOT)    net (fo=877, routed)         2.364     6.114    payload/example/CLK
    SLICE_X87Y241        FDRE                                         r  payload/example/ipbr_reg[18][ipb_rdata][2]/C
                         clock pessimism              0.000     6.114    
                         clock uncertainty            0.182     6.296    
    SLICE_X87Y241        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.109     6.405    payload/example/ipbr_reg[18][ipb_rdata][2]
  -------------------------------------------------------------------
                         required time                         -6.405    
                         arrival time                           6.529    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 payload/example/Status_from_IC_Reg_s_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            payload/example/ipbr_reg[19][ipb_rdata][1]/D
                            (rising edge-triggered cell FDRE clocked by ipbus_clk  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             ipbus_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ipbus_clk rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        3.740ns  (logic 0.107ns (2.861%)  route 3.633ns (97.139%))
  Logic Levels:           0  
  Clock Path Skew:        3.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.086ns
    Source Clock Delay      (SCD):    2.795ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.097ns
  Clock Net Delay (Source):      2.466ns (routing 1.043ns, distribution 1.423ns)
  Clock Net Delay (Destination): 2.336ns (routing 0.779ns, distribution 1.557ns)
  Timing Exception:       MultiCycle Path   Setup -start 4    Hold  -start 3  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     0.046    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        2.466     2.795    payload/example/uplinkClk_o
    SLICE_X81Y246        FDRE                                         r  payload/example/Status_from_IC_Reg_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y246        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.107     2.902 r  payload/example/Status_from_IC_Reg_s_reg[1]/Q
                         net (fo=1, routed)           3.633     6.535    payload/example/Status_from_IC_Reg_s[1]
    SLICE_X81Y246        FDRE                                         r  payload/example/ipbr_reg[19][ipb_rdata][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ipbus_clk rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    userClockIbufgds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.521 r  userClockIbufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.611    userClockIbufgds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.611 r  userClockIbufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.327    mgt_freedrpclk_s
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.410 r  mgt_freedrpclk_s_BUFG_inst/O
                         net (fo=1254, routed)        2.085     3.495    infra/clocks/clk_mgtfreedrpclk_i
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     3.264 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.403     3.667    infra/clocks/I
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.750 r  infra/clocks/bufgipb/O
    X2Y3 (CLOCK_ROOT)    net (fo=877, routed)         2.336     6.086    payload/example/CLK
    SLICE_X81Y246        FDRE                                         r  payload/example/ipbr_reg[19][ipb_rdata][1]/C
                         clock pessimism              0.000     6.086    
                         clock uncertainty            0.182     6.268    
    SLICE_X81Y246        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.106     6.374    payload/example/ipbr_reg[19][ipb_rdata][1]
  -------------------------------------------------------------------
                         required time                         -6.374    
                         arrival time                           6.535    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 payload/example/lpGBTsc_inst/sca_inst/sca_gen[0].rx_inst/sca_rx_fifo_inst/to_be_read_o_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            payload/example/RxLed/lgen[0].s_reg/D
                            (rising edge-triggered cell FDRE clocked by ipbus_clk  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             ipbus_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ipbus_clk rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        3.761ns  (logic 0.104ns (2.765%)  route 3.657ns (97.235%))
  Logic Levels:           0  
  Clock Path Skew:        3.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.139ns
    Source Clock Delay      (SCD):    2.836ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.097ns
  Clock Net Delay (Source):      2.507ns (routing 1.043ns, distribution 1.464ns)
  Clock Net Delay (Destination): 2.389ns (routing 0.779ns, distribution 1.610ns)
  Timing Exception:       MultiCycle Path   Setup -start 4    Hold  -start 3  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     0.046    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        2.507     2.836    payload/example/lpGBTsc_inst/sca_inst/sca_gen[0].rx_inst/sca_rx_fifo_inst/uplinkClk_o
    SLICE_X88Y261        FDRE                                         r  payload/example/lpGBTsc_inst/sca_inst/sca_gen[0].rx_inst/sca_rx_fifo_inst/to_be_read_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y261        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.104     2.940 r  payload/example/lpGBTsc_inst/sca_inst/sca_gen[0].rx_inst/sca_rx_fifo_inst/to_be_read_o_reg/Q
                         net (fo=6, routed)           3.657     6.597    payload/example/RxLed/rx_received_so
    SLICE_X89Y243        FDRE                                         r  payload/example/RxLed/lgen[0].s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ipbus_clk rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    userClockIbufgds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.521 r  userClockIbufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.611    userClockIbufgds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.611 r  userClockIbufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.327    mgt_freedrpclk_s
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.410 r  mgt_freedrpclk_s_BUFG_inst/O
                         net (fo=1254, routed)        2.085     3.495    infra/clocks/clk_mgtfreedrpclk_i
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     3.264 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.403     3.667    infra/clocks/I
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.750 r  infra/clocks/bufgipb/O
    X2Y3 (CLOCK_ROOT)    net (fo=877, routed)         2.389     6.139    payload/example/RxLed/CLK
    SLICE_X89Y243        FDRE                                         r  payload/example/RxLed/lgen[0].s_reg/C
                         clock pessimism              0.000     6.139    
                         clock uncertainty            0.182     6.321    
    SLICE_X89Y243        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.109     6.430    payload/example/RxLed/lgen[0].s_reg
  -------------------------------------------------------------------
                         required time                         -6.430    
                         arrival time                           6.597    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 payload/example/IC_rx_FIFO_Data_to_ipBUS_s_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            payload/example/ipbr_reg[18][ipb_rdata][5]/D
                            (rising edge-triggered cell FDRE clocked by ipbus_clk  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             ipbus_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ipbus_clk rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        3.796ns  (logic 0.104ns (2.740%)  route 3.692ns (97.260%))
  Logic Levels:           0  
  Clock Path Skew:        3.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.139ns
    Source Clock Delay      (SCD):    2.839ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.097ns
  Clock Net Delay (Source):      2.510ns (routing 1.043ns, distribution 1.467ns)
  Clock Net Delay (Destination): 2.389ns (routing 0.779ns, distribution 1.610ns)
  Timing Exception:       MultiCycle Path   Setup -start 4    Hold  -start 3  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     0.046    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        2.510     2.839    payload/example/uplinkClk_o
    SLICE_X88Y244        FDRE                                         r  payload/example/IC_rx_FIFO_Data_to_ipBUS_s_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y244        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.104     2.943 r  payload/example/IC_rx_FIFO_Data_to_ipBUS_s_reg[5]/Q
                         net (fo=1, routed)           3.692     6.635    payload/example/IC_rx_FIFO_Data_to_ipBUS_s[5]
    SLICE_X88Y244        FDRE                                         r  payload/example/ipbr_reg[18][ipb_rdata][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ipbus_clk rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    userClockIbufgds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.521 r  userClockIbufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.611    userClockIbufgds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.611 r  userClockIbufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.327    mgt_freedrpclk_s
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.410 r  mgt_freedrpclk_s_BUFG_inst/O
                         net (fo=1254, routed)        2.085     3.495    infra/clocks/clk_mgtfreedrpclk_i
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     3.264 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.403     3.667    infra/clocks/I
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.750 r  infra/clocks/bufgipb/O
    X2Y3 (CLOCK_ROOT)    net (fo=877, routed)         2.389     6.139    payload/example/CLK
    SLICE_X88Y244        FDRE                                         r  payload/example/ipbr_reg[18][ipb_rdata][5]/C
                         clock pessimism              0.000     6.139    
                         clock uncertainty            0.182     6.321    
    SLICE_X88Y244        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.108     6.429    payload/example/ipbr_reg[18][ipb_rdata][5]
  -------------------------------------------------------------------
                         required time                         -6.429    
                         arrival time                           6.635    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 payload/example/IC_rx_FIFO_Data_to_ipBUS_s_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            payload/example/ipbr_reg[18][ipb_rdata][3]/D
                            (rising edge-triggered cell FDRE clocked by ipbus_clk  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             ipbus_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ipbus_clk rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        3.764ns  (logic 0.107ns (2.843%)  route 3.657ns (97.157%))
  Logic Levels:           0  
  Clock Path Skew:        3.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.114ns
    Source Clock Delay      (SCD):    2.855ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.097ns
  Clock Net Delay (Source):      2.526ns (routing 1.043ns, distribution 1.483ns)
  Clock Net Delay (Destination): 2.364ns (routing 0.779ns, distribution 1.585ns)
  Timing Exception:       MultiCycle Path   Setup -start 4    Hold  -start 3  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     0.046    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        2.526     2.855    payload/example/uplinkClk_o
    SLICE_X98Y236        FDRE                                         r  payload/example/IC_rx_FIFO_Data_to_ipBUS_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y236        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.107     2.962 r  payload/example/IC_rx_FIFO_Data_to_ipBUS_s_reg[3]/Q
                         net (fo=1, routed)           3.657     6.619    payload/example/IC_rx_FIFO_Data_to_ipBUS_s[3]
    SLICE_X87Y242        FDRE                                         r  payload/example/ipbr_reg[18][ipb_rdata][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ipbus_clk rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    userClockIbufgds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.521 r  userClockIbufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.611    userClockIbufgds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.611 r  userClockIbufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.327    mgt_freedrpclk_s
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.410 r  mgt_freedrpclk_s_BUFG_inst/O
                         net (fo=1254, routed)        2.085     3.495    infra/clocks/clk_mgtfreedrpclk_i
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     3.264 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.403     3.667    infra/clocks/I
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.750 r  infra/clocks/bufgipb/O
    X2Y3 (CLOCK_ROOT)    net (fo=877, routed)         2.364     6.114    payload/example/CLK
    SLICE_X87Y242        FDRE                                         r  payload/example/ipbr_reg[18][ipb_rdata][3]/C
                         clock pessimism              0.000     6.114    
                         clock uncertainty            0.182     6.296    
    SLICE_X87Y242        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.109     6.405    payload/example/ipbr_reg[18][ipb_rdata][3]
  -------------------------------------------------------------------
                         required time                         -6.405    
                         arrival time                           6.619    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 payload/example/IC_rx_FIFO_Data_to_ipBUS_s_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            payload/example/ipbr_reg[18][ipb_rdata][6]/D
                            (rising edge-triggered cell FDRE clocked by ipbus_clk  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             ipbus_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ipbus_clk rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        3.806ns  (logic 0.106ns (2.785%)  route 3.700ns (97.215%))
  Logic Levels:           0  
  Clock Path Skew:        3.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.139ns
    Source Clock Delay      (SCD):    2.839ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.097ns
  Clock Net Delay (Source):      2.510ns (routing 1.043ns, distribution 1.467ns)
  Clock Net Delay (Destination): 2.389ns (routing 0.779ns, distribution 1.610ns)
  Timing Exception:       MultiCycle Path   Setup -start 4    Hold  -start 3  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     0.046    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        2.510     2.839    payload/example/uplinkClk_o
    SLICE_X88Y244        FDRE                                         r  payload/example/IC_rx_FIFO_Data_to_ipBUS_s_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y244        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.106     2.945 r  payload/example/IC_rx_FIFO_Data_to_ipBUS_s_reg[6]/Q
                         net (fo=1, routed)           3.700     6.645    payload/example/IC_rx_FIFO_Data_to_ipBUS_s[6]
    SLICE_X88Y244        FDRE                                         r  payload/example/ipbr_reg[18][ipb_rdata][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ipbus_clk rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    userClockIbufgds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.521 r  userClockIbufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.611    userClockIbufgds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.611 r  userClockIbufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.327    mgt_freedrpclk_s
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.410 r  mgt_freedrpclk_s_BUFG_inst/O
                         net (fo=1254, routed)        2.085     3.495    infra/clocks/clk_mgtfreedrpclk_i
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     3.264 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.403     3.667    infra/clocks/I
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.750 r  infra/clocks/bufgipb/O
    X2Y3 (CLOCK_ROOT)    net (fo=877, routed)         2.389     6.139    payload/example/CLK
    SLICE_X88Y244        FDRE                                         r  payload/example/ipbr_reg[18][ipb_rdata][6]/C
                         clock pessimism              0.000     6.139    
                         clock uncertainty            0.182     6.321    
    SLICE_X88Y244        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.106     6.427    payload/example/ipbr_reg[18][ipb_rdata][6]
  -------------------------------------------------------------------
                         required time                         -6.427    
                         arrival time                           6.645    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 payload/example/IC_rx_FIFO_Data_to_ipBUS_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            payload/example/ipbr_reg[18][ipb_rdata][0]/D
                            (rising edge-triggered cell FDRE clocked by ipbus_clk  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             ipbus_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ipbus_clk rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        3.814ns  (logic 0.104ns (2.727%)  route 3.710ns (97.273%))
  Logic Levels:           0  
  Clock Path Skew:        3.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.139ns
    Source Clock Delay      (SCD):    2.839ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.097ns
  Clock Net Delay (Source):      2.510ns (routing 1.043ns, distribution 1.467ns)
  Clock Net Delay (Destination): 2.389ns (routing 0.779ns, distribution 1.610ns)
  Timing Exception:       MultiCycle Path   Setup -start 4    Hold  -start 3  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     0.046    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        2.510     2.839    payload/example/uplinkClk_o
    SLICE_X88Y244        FDRE                                         r  payload/example/IC_rx_FIFO_Data_to_ipBUS_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y244        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.104     2.943 r  payload/example/IC_rx_FIFO_Data_to_ipBUS_s_reg[0]/Q
                         net (fo=1, routed)           3.710     6.653    payload/example/IC_rx_FIFO_Data_to_ipBUS_s[0]
    SLICE_X88Y244        FDRE                                         r  payload/example/ipbr_reg[18][ipb_rdata][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ipbus_clk rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    userClockIbufgds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.521 r  userClockIbufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.611    userClockIbufgds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.611 r  userClockIbufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.327    mgt_freedrpclk_s
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.410 r  mgt_freedrpclk_s_BUFG_inst/O
                         net (fo=1254, routed)        2.085     3.495    infra/clocks/clk_mgtfreedrpclk_i
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     3.264 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.403     3.667    infra/clocks/I
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.750 r  infra/clocks/bufgipb/O
    X2Y3 (CLOCK_ROOT)    net (fo=877, routed)         2.389     6.139    payload/example/CLK
    SLICE_X88Y244        FDRE                                         r  payload/example/ipbr_reg[18][ipb_rdata][0]/C
                         clock pessimism              0.000     6.139    
                         clock uncertainty            0.182     6.321    
    SLICE_X88Y244        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.109     6.430    payload/example/ipbr_reg[18][ipb_rdata][0]
  -------------------------------------------------------------------
                         required time                         -6.430    
                         arrival time                           6.653    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 payload/example/IC_rx_FIFO_Data_to_ipBUS_s_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            payload/example/ipbr_reg[18][ipb_rdata][7]/D
                            (rising edge-triggered cell FDRE clocked by ipbus_clk  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             ipbus_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ipbus_clk rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        3.785ns  (logic 0.103ns (2.721%)  route 3.682ns (97.279%))
  Logic Levels:           0  
  Clock Path Skew:        3.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.102ns
    Source Clock Delay      (SCD):    2.839ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.097ns
  Clock Net Delay (Source):      2.510ns (routing 1.043ns, distribution 1.467ns)
  Clock Net Delay (Destination): 2.352ns (routing 0.779ns, distribution 1.573ns)
  Timing Exception:       MultiCycle Path   Setup -start 4    Hold  -start 3  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     0.046    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        2.510     2.839    payload/example/uplinkClk_o
    SLICE_X88Y244        FDRE                                         r  payload/example/IC_rx_FIFO_Data_to_ipBUS_s_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y244        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.103     2.942 r  payload/example/IC_rx_FIFO_Data_to_ipBUS_s_reg[7]/Q
                         net (fo=1, routed)           3.682     6.624    payload/example/IC_rx_FIFO_Data_to_ipBUS_s[7]
    SLICE_X85Y244        FDRE                                         r  payload/example/ipbr_reg[18][ipb_rdata][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ipbus_clk rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    userClockIbufgds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.521 r  userClockIbufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.611    userClockIbufgds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.611 r  userClockIbufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.327    mgt_freedrpclk_s
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.410 r  mgt_freedrpclk_s_BUFG_inst/O
                         net (fo=1254, routed)        2.085     3.495    infra/clocks/clk_mgtfreedrpclk_i
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     3.264 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.403     3.667    infra/clocks/I
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.750 r  infra/clocks/bufgipb/O
    X2Y3 (CLOCK_ROOT)    net (fo=877, routed)         2.352     6.102    payload/example/CLK
    SLICE_X85Y244        FDRE                                         r  payload/example/ipbr_reg[18][ipb_rdata][7]/C
                         clock pessimism              0.000     6.102    
                         clock uncertainty            0.182     6.284    
    SLICE_X85Y244        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.109     6.393    payload/example/ipbr_reg[18][ipb_rdata][7]
  -------------------------------------------------------------------
                         required time                         -6.393    
                         arrival time                           6.624    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 payload/example/IC_rx_FIFO_Data_to_ipBUS_s_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            payload/example/ipbr_reg[18][ipb_rdata][1]/D
                            (rising edge-triggered cell FDRE clocked by ipbus_clk  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             ipbus_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ipbus_clk rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        3.839ns  (logic 0.107ns (2.787%)  route 3.732ns (97.213%))
  Logic Levels:           0  
  Clock Path Skew:        3.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.139ns
    Source Clock Delay      (SCD):    2.839ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.097ns
  Clock Net Delay (Source):      2.510ns (routing 1.043ns, distribution 1.467ns)
  Clock Net Delay (Destination): 2.389ns (routing 0.779ns, distribution 1.610ns)
  Timing Exception:       MultiCycle Path   Setup -start 4    Hold  -start 3  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     0.046    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        2.510     2.839    payload/example/uplinkClk_o
    SLICE_X88Y244        FDRE                                         r  payload/example/IC_rx_FIFO_Data_to_ipBUS_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y244        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.107     2.946 r  payload/example/IC_rx_FIFO_Data_to_ipBUS_s_reg[1]/Q
                         net (fo=1, routed)           3.732     6.678    payload/example/IC_rx_FIFO_Data_to_ipBUS_s[1]
    SLICE_X88Y244        FDRE                                         r  payload/example/ipbr_reg[18][ipb_rdata][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ipbus_clk rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    userClockIbufgds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.521 r  userClockIbufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.611    userClockIbufgds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.611 r  userClockIbufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.327    mgt_freedrpclk_s
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.410 r  mgt_freedrpclk_s_BUFG_inst/O
                         net (fo=1254, routed)        2.085     3.495    infra/clocks/clk_mgtfreedrpclk_i
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     3.264 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.403     3.667    infra/clocks/I
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.750 r  infra/clocks/bufgipb/O
    X2Y3 (CLOCK_ROOT)    net (fo=877, routed)         2.389     6.139    payload/example/CLK
    SLICE_X88Y244        FDRE                                         r  payload/example/ipbr_reg[18][ipb_rdata][1]/C
                         clock pessimism              0.000     6.139    
                         clock uncertainty            0.182     6.321    
    SLICE_X88Y244        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.106     6.427    payload/example/ipbr_reg[18][ipb_rdata][1]
  -------------------------------------------------------------------
                         required time                         -6.427    
                         arrival time                           6.678    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 payload/example/IC_rx_FIFO_Data_to_ipBUS_s_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            payload/example/ipbr_reg[18][ipb_rdata][4]/D
                            (rising edge-triggered cell FDRE clocked by ipbus_clk  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             ipbus_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ipbus_clk rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        3.828ns  (logic 0.107ns (2.795%)  route 3.721ns (97.205%))
  Logic Levels:           0  
  Clock Path Skew:        3.235ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.090ns
    Source Clock Delay      (SCD):    2.855ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.097ns
  Clock Net Delay (Source):      2.526ns (routing 1.043ns, distribution 1.483ns)
  Clock Net Delay (Destination): 2.340ns (routing 0.779ns, distribution 1.561ns)
  Timing Exception:       MultiCycle Path   Setup -start 4    Hold  -start 3  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     0.046    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        2.526     2.855    payload/example/uplinkClk_o
    SLICE_X98Y236        FDRE                                         r  payload/example/IC_rx_FIFO_Data_to_ipBUS_s_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y236        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.107     2.962 r  payload/example/IC_rx_FIFO_Data_to_ipBUS_s_reg[4]/Q
                         net (fo=1, routed)           3.721     6.683    payload/example/IC_rx_FIFO_Data_to_ipBUS_s[4]
    SLICE_X87Y239        FDRE                                         r  payload/example/ipbr_reg[18][ipb_rdata][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ipbus_clk rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    userClockIbufgds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.521 r  userClockIbufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.611    userClockIbufgds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.611 r  userClockIbufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.327    mgt_freedrpclk_s
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.410 r  mgt_freedrpclk_s_BUFG_inst/O
                         net (fo=1254, routed)        2.085     3.495    infra/clocks/clk_mgtfreedrpclk_i
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     3.264 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.403     3.667    infra/clocks/I
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.750 r  infra/clocks/bufgipb/O
    X2Y3 (CLOCK_ROOT)    net (fo=877, routed)         2.340     6.090    payload/example/CLK
    SLICE_X87Y239        FDRE                                         r  payload/example/ipbr_reg[18][ipb_rdata][4]/C
                         clock pessimism              0.000     6.090    
                         clock uncertainty            0.182     6.272    
    SLICE_X87Y239        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.109     6.381    payload/example/ipbr_reg[18][ipb_rdata][4]
  -------------------------------------------------------------------
                         required time                         -6.381    
                         arrival time                           6.683    
  -------------------------------------------------------------------
                         slack                                  0.302    





---------------------------------------------------------------------------------------------------
From Clock:  userclk_out
  To Clock:  txoutclk_out[0]

Setup :            0  Failing Endpoints,  Worst Slack        6.204ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.204ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (txoutclk_out[0] rise@8.000ns - userclk_out rise@0.000ns)
  Data Path Delay:        2.978ns  (logic 0.118ns (3.962%)  route 2.860ns (96.038%))
  Logic Levels:           0  
  Clock Path Skew:        1.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.506ns = ( 10.506 - 8.000 ) 
    Source Clock Delay      (SCD):    1.348ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.951ns (routing 0.109ns, distribution 0.842ns)
  Clock Net Delay (Destination): 2.177ns (routing 0.722ns, distribution 1.455ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y68        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  infra/eth/phy/U0/core_clocking_i/usrclk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=68, routed)          0.951     1.348    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X100Y155       FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y155       FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.118     1.466 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[12]/Q
                         net (fo=1, routed)           2.860     4.326    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg[12]
    SLICE_X97Y154        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      8.000     8.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     8.046    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     8.329 r  infra/eth/phy/U0/core_clocking_i/usrclk2_bufg_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=3768, routed)        2.177    10.506    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X97Y154        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[12]/C
                         clock pessimism              0.000    10.506    
                         clock uncertainty           -0.035    10.471    
    SLICE_X97Y154        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.059    10.530    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[12]
  -------------------------------------------------------------------
                         required time                         10.530    
                         arrival time                          -4.326    
  -------------------------------------------------------------------
                         slack                                  6.204    

Slack (MET) :             6.429ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (txoutclk_out[0] rise@8.000ns - userclk_out rise@0.000ns)
  Data Path Delay:        2.757ns  (logic 0.116ns (4.207%)  route 2.641ns (95.793%))
  Logic Levels:           0  
  Clock Path Skew:        1.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.506ns = ( 10.506 - 8.000 ) 
    Source Clock Delay      (SCD):    1.345ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.948ns (routing 0.109ns, distribution 0.839ns)
  Clock Net Delay (Destination): 2.177ns (routing 0.722ns, distribution 1.455ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y68        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  infra/eth/phy/U0/core_clocking_i/usrclk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=68, routed)          0.948     1.345    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X100Y155       FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y155       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     1.461 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[10]/Q
                         net (fo=1, routed)           2.641     4.102    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg[10]
    SLICE_X97Y154        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      8.000     8.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     8.046    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     8.329 r  infra/eth/phy/U0/core_clocking_i/usrclk2_bufg_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=3768, routed)        2.177    10.506    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X97Y154        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[10]/C
                         clock pessimism              0.000    10.506    
                         clock uncertainty           -0.035    10.471    
    SLICE_X97Y154        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.060    10.531    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[10]
  -------------------------------------------------------------------
                         required time                         10.531    
                         arrival time                          -4.102    
  -------------------------------------------------------------------
                         slack                                  6.429    

Slack (MET) :             6.524ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (txoutclk_out[0] rise@8.000ns - userclk_out rise@0.000ns)
  Data Path Delay:        2.706ns  (logic 0.114ns (4.213%)  route 2.592ns (95.787%))
  Logic Levels:           0  
  Clock Path Skew:        1.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.506ns = ( 10.506 - 8.000 ) 
    Source Clock Delay      (SCD):    1.301ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.904ns (routing 0.109ns, distribution 0.795ns)
  Clock Net Delay (Destination): 2.177ns (routing 0.722ns, distribution 1.455ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y68        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  infra/eth/phy/U0/core_clocking_i/usrclk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=68, routed)          0.904     1.301    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X99Y154        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y154        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     1.415 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[2]/Q
                         net (fo=1, routed)           2.592     4.007    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg[2]
    SLICE_X97Y154        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      8.000     8.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     8.046    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     8.329 r  infra/eth/phy/U0/core_clocking_i/usrclk2_bufg_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=3768, routed)        2.177    10.506    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X97Y154        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[2]/C
                         clock pessimism              0.000    10.506    
                         clock uncertainty           -0.035    10.471    
    SLICE_X97Y154        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.060    10.531    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[2]
  -------------------------------------------------------------------
                         required time                         10.531    
                         arrival time                          -4.007    
  -------------------------------------------------------------------
                         slack                                  6.524    

Slack (MET) :             6.537ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_double_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (txoutclk_out[0] rise@8.000ns - userclk_out rise@0.000ns)
  Data Path Delay:        2.653ns  (logic 0.115ns (4.335%)  route 2.538ns (95.665%))
  Logic Levels:           0  
  Clock Path Skew:        1.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.513ns = ( 10.513 - 8.000 ) 
    Source Clock Delay      (SCD):    1.348ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.951ns (routing 0.109ns, distribution 0.842ns)
  Clock Net Delay (Destination): 2.184ns (routing 0.722ns, distribution 1.462ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y68        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  infra/eth/phy/U0/core_clocking_i/usrclk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=68, routed)          0.951     1.348    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X100Y155       FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y155       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     1.463 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[0]/Q
                         net (fo=1, routed)           2.538     4.001    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg__0[0]
    SLICE_X97Y155        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_double_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      8.000     8.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     8.046    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     8.329 r  infra/eth/phy/U0/core_clocking_i/usrclk2_bufg_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=3768, routed)        2.184    10.513    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X97Y155        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_double_reg[0]/C
                         clock pessimism              0.000    10.513    
                         clock uncertainty           -0.035    10.478    
    SLICE_X97Y155        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060    10.538    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_double_reg[0]
  -------------------------------------------------------------------
                         required time                         10.538    
                         arrival time                          -4.001    
  -------------------------------------------------------------------
                         slack                                  6.537    

Slack (MET) :             6.558ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (txoutclk_out[0] rise@8.000ns - userclk_out rise@0.000ns)
  Data Path Delay:        2.679ns  (logic 0.114ns (4.255%)  route 2.565ns (95.745%))
  Logic Levels:           0  
  Clock Path Skew:        1.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.513ns = ( 10.513 - 8.000 ) 
    Source Clock Delay      (SCD):    1.302ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.905ns (routing 0.109ns, distribution 0.796ns)
  Clock Net Delay (Destination): 2.184ns (routing 0.722ns, distribution 1.462ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y68        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  infra/eth/phy/U0/core_clocking_i/usrclk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=68, routed)          0.905     1.302    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X99Y155        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y155        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     1.416 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[15]/Q
                         net (fo=1, routed)           2.565     3.981    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg[15]
    SLICE_X96Y155        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      8.000     8.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     8.046    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     8.329 r  infra/eth/phy/U0/core_clocking_i/usrclk2_bufg_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=3768, routed)        2.184    10.513    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X96Y155        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[15]/C
                         clock pessimism              0.000    10.513    
                         clock uncertainty           -0.035    10.478    
    SLICE_X96Y155        FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.061    10.539    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[15]
  -------------------------------------------------------------------
                         required time                         10.539    
                         arrival time                          -3.981    
  -------------------------------------------------------------------
                         slack                                  6.558    

Slack (MET) :             6.561ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_double_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (txoutclk_out[0] rise@8.000ns - userclk_out rise@0.000ns)
  Data Path Delay:        2.615ns  (logic 0.117ns (4.474%)  route 2.498ns (95.526%))
  Logic Levels:           0  
  Clock Path Skew:        1.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.499ns = ( 10.499 - 8.000 ) 
    Source Clock Delay      (SCD):    1.348ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.951ns (routing 0.109ns, distribution 0.842ns)
  Clock Net Delay (Destination): 2.170ns (routing 0.722ns, distribution 1.448ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y68        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  infra/eth/phy/U0/core_clocking_i/usrclk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=68, routed)          0.951     1.348    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X100Y155       FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y155       FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     1.465 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_reg_reg[1]/Q
                         net (fo=1, routed)           2.498     3.963    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_reg__0[1]
    SLICE_X98Y153        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_double_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      8.000     8.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     8.046    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     8.329 r  infra/eth/phy/U0/core_clocking_i/usrclk2_bufg_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=3768, routed)        2.170    10.499    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X98Y153        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_double_reg[1]/C
                         clock pessimism              0.000    10.499    
                         clock uncertainty           -0.035    10.464    
    SLICE_X98Y153        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060    10.524    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_double_reg[1]
  -------------------------------------------------------------------
                         required time                         10.524    
                         arrival time                          -3.963    
  -------------------------------------------------------------------
                         slack                                  6.561    

Slack (MET) :             6.565ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (txoutclk_out[0] rise@8.000ns - userclk_out rise@0.000ns)
  Data Path Delay:        2.625ns  (logic 0.117ns (4.457%)  route 2.508ns (95.543%))
  Logic Levels:           0  
  Clock Path Skew:        1.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.513ns = ( 10.513 - 8.000 ) 
    Source Clock Delay      (SCD):    1.348ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.951ns (routing 0.109ns, distribution 0.842ns)
  Clock Net Delay (Destination): 2.184ns (routing 0.722ns, distribution 1.462ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y68        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  infra/eth/phy/U0/core_clocking_i/usrclk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=68, routed)          0.951     1.348    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X100Y155       FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y155       FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.117     1.465 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[6]/Q
                         net (fo=1, routed)           2.508     3.973    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg[6]
    SLICE_X96Y155        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      8.000     8.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     8.046    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     8.329 r  infra/eth/phy/U0/core_clocking_i/usrclk2_bufg_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=3768, routed)        2.184    10.513    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X96Y155        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[6]/C
                         clock pessimism              0.000    10.513    
                         clock uncertainty           -0.035    10.478    
    SLICE_X96Y155        FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.060    10.538    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[6]
  -------------------------------------------------------------------
                         required time                         10.538    
                         arrival time                          -3.973    
  -------------------------------------------------------------------
                         slack                                  6.565    

Slack (MET) :             6.618ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (txoutclk_out[0] rise@8.000ns - userclk_out rise@0.000ns)
  Data Path Delay:        2.612ns  (logic 0.114ns (4.364%)  route 2.498ns (95.636%))
  Logic Levels:           0  
  Clock Path Skew:        1.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.506ns = ( 10.506 - 8.000 ) 
    Source Clock Delay      (SCD):    1.301ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.904ns (routing 0.109ns, distribution 0.795ns)
  Clock Net Delay (Destination): 2.177ns (routing 0.722ns, distribution 1.455ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y68        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  infra/eth/phy/U0/core_clocking_i/usrclk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=68, routed)          0.904     1.301    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X99Y154        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y154        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.114     1.415 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[5]/Q
                         net (fo=1, routed)           2.498     3.913    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg[5]
    SLICE_X97Y154        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      8.000     8.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     8.046    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     8.329 r  infra/eth/phy/U0/core_clocking_i/usrclk2_bufg_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=3768, routed)        2.177    10.506    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X97Y154        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[5]/C
                         clock pessimism              0.000    10.506    
                         clock uncertainty           -0.035    10.471    
    SLICE_X97Y154        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060    10.531    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[5]
  -------------------------------------------------------------------
                         required time                         10.531    
                         arrival time                          -3.913    
  -------------------------------------------------------------------
                         slack                                  6.618    

Slack (MET) :             6.630ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (txoutclk_out[0] rise@8.000ns - userclk_out rise@0.000ns)
  Data Path Delay:        2.557ns  (logic 0.114ns (4.458%)  route 2.443ns (95.542%))
  Logic Levels:           0  
  Clock Path Skew:        1.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.506ns = ( 10.506 - 8.000 ) 
    Source Clock Delay      (SCD):    1.345ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.948ns (routing 0.109ns, distribution 0.839ns)
  Clock Net Delay (Destination): 2.177ns (routing 0.722ns, distribution 1.455ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y68        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  infra/eth/phy/U0/core_clocking_i/usrclk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=68, routed)          0.948     1.345    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X100Y155       FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y155       FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.114     1.459 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[11]/Q
                         net (fo=1, routed)           2.443     3.902    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg[11]
    SLICE_X97Y154        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      8.000     8.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     8.046    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     8.329 r  infra/eth/phy/U0/core_clocking_i/usrclk2_bufg_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=3768, routed)        2.177    10.506    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X97Y154        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[11]/C
                         clock pessimism              0.000    10.506    
                         clock uncertainty           -0.035    10.471    
    SLICE_X97Y154        FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.061    10.532    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[11]
  -------------------------------------------------------------------
                         required time                         10.532    
                         arrival time                          -3.902    
  -------------------------------------------------------------------
                         slack                                  6.630    

Slack (MET) :             6.631ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxbufstatus_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxbuferr_reg/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (txoutclk_out[0] rise@8.000ns - userclk_out rise@0.000ns)
  Data Path Delay:        2.585ns  (logic 0.114ns (4.410%)  route 2.471ns (95.590%))
  Logic Levels:           0  
  Clock Path Skew:        1.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.496ns = ( 10.496 - 8.000 ) 
    Source Clock Delay      (SCD):    1.305ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.908ns (routing 0.109ns, distribution 0.799ns)
  Clock Net Delay (Destination): 2.167ns (routing 0.722ns, distribution 1.445ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y68        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  infra/eth/phy/U0/core_clocking_i/usrclk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=68, routed)          0.908     1.305    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X99Y157        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxbufstatus_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y157        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     1.419 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxbufstatus_reg_reg[2]/Q
                         net (fo=1, routed)           2.471     3.890    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/p_0_in
    SLICE_X97Y156        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxbuferr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      8.000     8.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     8.046    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     8.329 r  infra/eth/phy/U0/core_clocking_i/usrclk2_bufg_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=3768, routed)        2.167    10.496    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X97Y156        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxbuferr_reg/C
                         clock pessimism              0.000    10.496    
                         clock uncertainty           -0.035    10.461    
    SLICE_X97Y156        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.060    10.521    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxbuferr_reg
  -------------------------------------------------------------------
                         required time                         10.521    
                         arrival time                          -3.890    
  -------------------------------------------------------------------
                         slack                                  6.631    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - userclk_out rise@0.000ns)
  Data Path Delay:        1.853ns  (logic 0.107ns (5.774%)  route 1.746ns (94.226%))
  Logic Levels:           0  
  Clock Path Skew:        1.715ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.836ns
    Source Clock Delay      (SCD):    1.121ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.792ns (routing 0.093ns, distribution 0.699ns)
  Clock Net Delay (Destination): 2.439ns (routing 0.794ns, distribution 1.645ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     0.046    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y68        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  infra/eth/phy/U0/core_clocking_i/usrclk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=68, routed)          0.792     1.121    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X99Y153        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y153        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.107     1.228 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[1]/Q
                         net (fo=1, routed)           1.746     2.974    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg[1]
    SLICE_X98Y153        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  infra/eth/phy/U0/core_clocking_i/usrclk2_bufg_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=3768, routed)        2.439     2.836    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X98Y153        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[1]/C
                         clock pessimism              0.000     2.836    
    SLICE_X98Y153        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.106     2.942    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.942    
                         arrival time                           2.974    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_double_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - userclk_out rise@0.000ns)
  Data Path Delay:        1.881ns  (logic 0.107ns (5.688%)  route 1.774ns (94.312%))
  Logic Levels:           0  
  Clock Path Skew:        1.736ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.871ns
    Source Clock Delay      (SCD):    1.135ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.806ns (routing 0.093ns, distribution 0.713ns)
  Clock Net Delay (Destination): 2.474ns (routing 0.794ns, distribution 1.680ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     0.046    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y68        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  infra/eth/phy/U0/core_clocking_i/usrclk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=68, routed)          0.806     1.135    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X100Y155       FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y155       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.107     1.242 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[1]/Q
                         net (fo=1, routed)           1.774     3.016    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg__0[1]
    SLICE_X97Y155        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_double_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  infra/eth/phy/U0/core_clocking_i/usrclk2_bufg_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=3768, routed)        2.474     2.871    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X97Y155        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_double_reg[1]/C
                         clock pessimism              0.000     2.871    
    SLICE_X97Y155        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.107     2.978    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_double_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.978    
                         arrival time                           3.016    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - userclk_out rise@0.000ns)
  Data Path Delay:        1.898ns  (logic 0.106ns (5.585%)  route 1.792ns (94.415%))
  Logic Levels:           0  
  Clock Path Skew:        1.741ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.856ns
    Source Clock Delay      (SCD):    1.115ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.786ns (routing 0.093ns, distribution 0.693ns)
  Clock Net Delay (Destination): 2.459ns (routing 0.794ns, distribution 1.665ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     0.046    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y68        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  infra/eth/phy/U0/core_clocking_i/usrclk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=68, routed)          0.786     1.115    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X99Y154        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y154        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.106     1.221 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[4]/Q
                         net (fo=1, routed)           1.792     3.013    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg[4]
    SLICE_X97Y154        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  infra/eth/phy/U0/core_clocking_i/usrclk2_bufg_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=3768, routed)        2.459     2.856    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X97Y154        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[4]/C
                         clock pessimism              0.000     2.856    
    SLICE_X97Y154        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.107     2.963    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.963    
                         arrival time                           3.013    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txbufstatus_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txbuferr_reg/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - userclk_out rise@0.000ns)
  Data Path Delay:        1.890ns  (logic 0.104ns (5.503%)  route 1.786ns (94.497%))
  Logic Levels:           0  
  Clock Path Skew:        1.719ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.835ns
    Source Clock Delay      (SCD):    1.116ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.787ns (routing 0.093ns, distribution 0.694ns)
  Clock Net Delay (Destination): 2.438ns (routing 0.794ns, distribution 1.644ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     0.046    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y68        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  infra/eth/phy/U0/core_clocking_i/usrclk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=68, routed)          0.787     1.116    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X99Y150        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txbufstatus_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y150        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.104     1.220 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txbufstatus_reg_reg[1]/Q
                         net (fo=1, routed)           1.786     3.006    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txbufstatus_reg[1]
    SLICE_X98Y150        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txbuferr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  infra/eth/phy/U0/core_clocking_i/usrclk2_bufg_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=3768, routed)        2.438     2.835    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X98Y150        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txbuferr_reg/C
                         clock pessimism              0.000     2.835    
    SLICE_X98Y150        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.108     2.943    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txbuferr_reg
  -------------------------------------------------------------------
                         required time                         -2.943    
                         arrival time                           3.006    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - userclk_out rise@0.000ns)
  Data Path Delay:        1.893ns  (logic 0.106ns (5.600%)  route 1.787ns (94.400%))
  Logic Levels:           0  
  Clock Path Skew:        1.702ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.836ns
    Source Clock Delay      (SCD):    1.134ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.805ns (routing 0.093ns, distribution 0.712ns)
  Clock Net Delay (Destination): 2.439ns (routing 0.794ns, distribution 1.645ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     0.046    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y68        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  infra/eth/phy/U0/core_clocking_i/usrclk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=68, routed)          0.805     1.134    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X100Y155       FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y155       FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.106     1.240 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[8]/Q
                         net (fo=1, routed)           1.787     3.027    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg[8]
    SLICE_X98Y153        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  infra/eth/phy/U0/core_clocking_i/usrclk2_bufg_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=3768, routed)        2.439     2.836    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X98Y153        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[8]/C
                         clock pessimism              0.000     2.836    
    SLICE_X98Y153        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.108     2.944    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.944    
                         arrival time                           3.027    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxcharisk_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxcharisk_double_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - userclk_out rise@0.000ns)
  Data Path Delay:        1.952ns  (logic 0.104ns (5.328%)  route 1.848ns (94.672%))
  Logic Levels:           0  
  Clock Path Skew:        1.736ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.871ns
    Source Clock Delay      (SCD):    1.135ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.806ns (routing 0.093ns, distribution 0.713ns)
  Clock Net Delay (Destination): 2.474ns (routing 0.794ns, distribution 1.680ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     0.046    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y68        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  infra/eth/phy/U0/core_clocking_i/usrclk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=68, routed)          0.806     1.135    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X100Y155       FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxcharisk_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y155       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.104     1.239 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxcharisk_reg_reg[1]/Q
                         net (fo=1, routed)           1.848     3.087    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxcharisk_reg__0[1]
    SLICE_X97Y155        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxcharisk_double_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  infra/eth/phy/U0/core_clocking_i/usrclk2_bufg_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=3768, routed)        2.474     2.871    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X97Y155        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxcharisk_double_reg[1]/C
                         clock pessimism              0.000     2.871    
    SLICE_X97Y155        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.106     2.977    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxcharisk_double_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.977    
                         arrival time                           3.087    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - userclk_out rise@0.000ns)
  Data Path Delay:        1.941ns  (logic 0.103ns (5.307%)  route 1.838ns (94.693%))
  Logic Levels:           0  
  Clock Path Skew:        1.721ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.856ns
    Source Clock Delay      (SCD):    1.135ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.806ns (routing 0.093ns, distribution 0.713ns)
  Clock Net Delay (Destination): 2.459ns (routing 0.794ns, distribution 1.665ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     0.046    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y68        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  infra/eth/phy/U0/core_clocking_i/usrclk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=68, routed)          0.806     1.135    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X100Y155       FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y155       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.103     1.238 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[3]/Q
                         net (fo=1, routed)           1.838     3.076    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg[3]
    SLICE_X97Y154        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  infra/eth/phy/U0/core_clocking_i/usrclk2_bufg_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=3768, routed)        2.459     2.856    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X97Y154        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[3]/C
                         clock pessimism              0.000     2.856    
    SLICE_X97Y154        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.107     2.963    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.963    
                         arrival time                           3.076    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - userclk_out rise@0.000ns)
  Data Path Delay:        1.948ns  (logic 0.104ns (5.339%)  route 1.844ns (94.661%))
  Logic Levels:           0  
  Clock Path Skew:        1.729ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.864ns
    Source Clock Delay      (SCD):    1.135ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.806ns (routing 0.093ns, distribution 0.713ns)
  Clock Net Delay (Destination): 2.467ns (routing 0.794ns, distribution 1.673ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     0.046    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y68        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  infra/eth/phy/U0/core_clocking_i/usrclk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=68, routed)          0.806     1.135    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X100Y155       FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y155       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.104     1.239 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[7]/Q
                         net (fo=1, routed)           1.844     3.083    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg[7]
    SLICE_X96Y155        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  infra/eth/phy/U0/core_clocking_i/usrclk2_bufg_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=3768, routed)        2.467     2.864    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X96Y155        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[7]/C
                         clock pessimism              0.000     2.864    
    SLICE_X96Y155        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.106     2.970    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.970    
                         arrival time                           3.083    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - userclk_out rise@0.000ns)
  Data Path Delay:        2.002ns  (logic 0.103ns (5.145%)  route 1.899ns (94.855%))
  Logic Levels:           0  
  Clock Path Skew:        1.730ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.864ns
    Source Clock Delay      (SCD):    1.134ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.805ns (routing 0.093ns, distribution 0.712ns)
  Clock Net Delay (Destination): 2.467ns (routing 0.794ns, distribution 1.673ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     0.046    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y68        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  infra/eth/phy/U0/core_clocking_i/usrclk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=68, routed)          0.805     1.134    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X100Y155       FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y155       FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.103     1.237 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[14]/Q
                         net (fo=1, routed)           1.899     3.136    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg[14]
    SLICE_X96Y155        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  infra/eth/phy/U0/core_clocking_i/usrclk2_bufg_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=3768, routed)        2.467     2.864    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X96Y155        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[14]/C
                         clock pessimism              0.000     2.864    
    SLICE_X96Y155        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.108     2.972    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.972    
                         arrival time                           3.136    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             txoutclk_out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - userclk_out rise@0.000ns)
  Data Path Delay:        1.994ns  (logic 0.104ns (5.216%)  route 1.890ns (94.784%))
  Logic Levels:           0  
  Clock Path Skew:        1.715ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.836ns
    Source Clock Delay      (SCD):    1.121ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      0.792ns (routing 0.093ns, distribution 0.699ns)
  Clock Net Delay (Destination): 2.439ns (routing 0.794ns, distribution 1.645ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     0.046    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y68        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  infra/eth/phy/U0/core_clocking_i/usrclk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=68, routed)          0.792     1.121    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X99Y153        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y153        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.104     1.225 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[0]/Q
                         net (fo=1, routed)           1.890     3.115    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg[0]
    SLICE_X98Y153        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  infra/eth/phy/U0/core_clocking_i/usrclk2_bufg_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=3768, routed)        2.439     2.836    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X98Y153        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[0]/C
                         clock pessimism              0.000     2.836    
    SLICE_X98Y153        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.109     2.945    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.945    
                         arrival time                           3.115    
  -------------------------------------------------------------------
                         slack                                  0.170    





---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_out[0]
  To Clock:  userclk_out

Setup :            0  Failing Endpoints,  Worst Slack        5.729ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.718ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.729ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (userclk_out rise@16.000ns - txoutclk_out[0] rise@8.000ns)
  Data Path Delay:        0.561ns  (logic 0.114ns (20.321%)  route 0.447ns (79.679%))
  Logic Levels:           0  
  Clock Path Skew:        -1.735ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.119ns = ( 17.119 - 16.000 ) 
    Source Clock Delay      (SCD):    2.854ns = ( 10.854 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.457ns (routing 0.794ns, distribution 1.663ns)
  Clock Net Delay (Destination): 0.790ns (routing 0.093ns, distribution 0.697ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      8.000     8.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     8.082    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     8.397 r  infra/eth/phy/U0/core_clocking_i/usrclk2_bufg_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=3768, routed)        2.457    10.854    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X99Y152        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y152        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114    10.968 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[12]/Q
                         net (fo=1, routed)           0.447    11.415    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_double[12]
    SLICE_X99Y153        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk_out rise edge)
                                                     16.000    16.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000    16.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046    16.046    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y68        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    16.329 r  infra/eth/phy/U0/core_clocking_i/usrclk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=68, routed)          0.790    17.119    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X99Y153        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[12]/C
                         clock pessimism              0.000    17.119    
                         clock uncertainty           -0.035    17.084    
    SLICE_X99Y153        FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.060    17.144    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[12]
  -------------------------------------------------------------------
                         required time                         17.144    
                         arrival time                         -11.415    
  -------------------------------------------------------------------
                         slack                                  5.729    

Slack (MET) :             5.734ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (userclk_out rise@16.000ns - txoutclk_out[0] rise@8.000ns)
  Data Path Delay:        0.550ns  (logic 0.114ns (20.727%)  route 0.436ns (79.273%))
  Logic Levels:           0  
  Clock Path Skew:        -1.740ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.114ns = ( 17.114 - 16.000 ) 
    Source Clock Delay      (SCD):    2.854ns = ( 10.854 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.457ns (routing 0.794ns, distribution 1.663ns)
  Clock Net Delay (Destination): 0.785ns (routing 0.093ns, distribution 0.692ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      8.000     8.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     8.082    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     8.397 r  infra/eth/phy/U0/core_clocking_i/usrclk2_bufg_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=3768, routed)        2.457    10.854    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X99Y152        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y152        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.114    10.968 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[4]/Q
                         net (fo=1, routed)           0.436    11.404    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_double[4]
    SLICE_X99Y152        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk_out rise edge)
                                                     16.000    16.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000    16.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046    16.046    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y68        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    16.329 r  infra/eth/phy/U0/core_clocking_i/usrclk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=68, routed)          0.785    17.114    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X99Y152        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[4]/C
                         clock pessimism              0.000    17.114    
                         clock uncertainty           -0.035    17.079    
    SLICE_X99Y152        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.059    17.138    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[4]
  -------------------------------------------------------------------
                         required time                         17.138    
                         arrival time                         -11.404    
  -------------------------------------------------------------------
                         slack                                  5.734    

Slack (MET) :             5.765ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_double_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (userclk_out rise@16.000ns - txoutclk_out[0] rise@8.000ns)
  Data Path Delay:        0.532ns  (logic 0.114ns (21.429%)  route 0.418ns (78.571%))
  Logic Levels:           0  
  Clock Path Skew:        -1.726ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.121ns = ( 17.121 - 16.000 ) 
    Source Clock Delay      (SCD):    2.847ns = ( 10.847 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.450ns (routing 0.794ns, distribution 1.656ns)
  Clock Net Delay (Destination): 0.792ns (routing 0.093ns, distribution 0.699ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      8.000     8.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     8.082    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     8.397 r  infra/eth/phy/U0/core_clocking_i/usrclk2_bufg_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=3768, routed)        2.450    10.847    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X98Y152        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_double_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y152        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114    10.961 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_double_reg[1]/Q
                         net (fo=1, routed)           0.418    11.379    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_double[1]
    SLICE_X99Y153        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk_out rise edge)
                                                     16.000    16.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000    16.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046    16.046    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y68        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    16.329 r  infra/eth/phy/U0/core_clocking_i/usrclk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=68, routed)          0.792    17.121    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X99Y153        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[1]/C
                         clock pessimism              0.000    17.121    
                         clock uncertainty           -0.035    17.086    
    SLICE_X99Y153        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.058    17.144    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[1]
  -------------------------------------------------------------------
                         required time                         17.144    
                         arrival time                         -11.379    
  -------------------------------------------------------------------
                         slack                                  5.765    

Slack (MET) :             5.777ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (userclk_out rise@16.000ns - txoutclk_out[0] rise@8.000ns)
  Data Path Delay:        0.515ns  (logic 0.114ns (22.136%)  route 0.401ns (77.864%))
  Logic Levels:           0  
  Clock Path Skew:        -1.732ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.114ns = ( 17.114 - 16.000 ) 
    Source Clock Delay      (SCD):    2.846ns = ( 10.846 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.449ns (routing 0.794ns, distribution 1.655ns)
  Clock Net Delay (Destination): 0.785ns (routing 0.093ns, distribution 0.692ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      8.000     8.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     8.082    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     8.397 r  infra/eth/phy/U0/core_clocking_i/usrclk2_bufg_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=3768, routed)        2.449    10.846    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X99Y149        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y149        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114    10.960 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[2]/Q
                         net (fo=1, routed)           0.401    11.361    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_double[2]
    SLICE_X99Y150        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk_out rise edge)
                                                     16.000    16.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000    16.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046    16.046    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y68        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    16.329 r  infra/eth/phy/U0/core_clocking_i/usrclk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=68, routed)          0.785    17.114    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X99Y150        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[2]/C
                         clock pessimism              0.000    17.114    
                         clock uncertainty           -0.035    17.079    
    SLICE_X99Y150        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.059    17.138    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[2]
  -------------------------------------------------------------------
                         required time                         17.138    
                         arrival time                         -11.361    
  -------------------------------------------------------------------
                         slack                                  5.777    

Slack (MET) :             5.825ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (userclk_out rise@16.000ns - txoutclk_out[0] rise@8.000ns)
  Data Path Delay:        0.466ns  (logic 0.114ns (24.464%)  route 0.352ns (75.536%))
  Logic Levels:           0  
  Clock Path Skew:        -1.733ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.121ns = ( 17.121 - 16.000 ) 
    Source Clock Delay      (SCD):    2.854ns = ( 10.854 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.457ns (routing 0.794ns, distribution 1.663ns)
  Clock Net Delay (Destination): 0.792ns (routing 0.093ns, distribution 0.699ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      8.000     8.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     8.082    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     8.397 r  infra/eth/phy/U0/core_clocking_i/usrclk2_bufg_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=3768, routed)        2.457    10.854    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X99Y152        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y152        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114    10.968 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[9]/Q
                         net (fo=1, routed)           0.352    11.320    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_double[9]
    SLICE_X99Y153        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk_out rise edge)
                                                     16.000    16.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000    16.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046    16.046    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y68        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    16.329 r  infra/eth/phy/U0/core_clocking_i/usrclk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=68, routed)          0.792    17.121    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X99Y153        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[9]/C
                         clock pessimism              0.000    17.121    
                         clock uncertainty           -0.035    17.086    
    SLICE_X99Y153        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.059    17.145    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[9]
  -------------------------------------------------------------------
                         required time                         17.145    
                         arrival time                         -11.320    
  -------------------------------------------------------------------
                         slack                                  5.825    

Slack (MET) :             5.834ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (userclk_out rise@16.000ns - txoutclk_out[0] rise@8.000ns)
  Data Path Delay:        0.452ns  (logic 0.118ns (26.106%)  route 0.334ns (73.894%))
  Logic Levels:           0  
  Clock Path Skew:        -1.739ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.110ns = ( 17.110 - 16.000 ) 
    Source Clock Delay      (SCD):    2.849ns = ( 10.849 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.452ns (routing 0.794ns, distribution 1.658ns)
  Clock Net Delay (Destination): 0.781ns (routing 0.093ns, distribution 0.688ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      8.000     8.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     8.082    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     8.397 r  infra/eth/phy/U0/core_clocking_i/usrclk2_bufg_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=3768, routed)        2.452    10.849    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X98Y151        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y151        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.118    10.967 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[7]/Q
                         net (fo=1, routed)           0.334    11.301    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_double[7]
    SLICE_X99Y151        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk_out rise edge)
                                                     16.000    16.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000    16.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046    16.046    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y68        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    16.329 r  infra/eth/phy/U0/core_clocking_i/usrclk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=68, routed)          0.781    17.110    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X99Y151        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[7]/C
                         clock pessimism              0.000    17.110    
                         clock uncertainty           -0.035    17.075    
    SLICE_X99Y151        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060    17.135    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[7]
  -------------------------------------------------------------------
                         required time                         17.135    
                         arrival time                         -11.301    
  -------------------------------------------------------------------
                         slack                                  5.834    

Slack (MET) :             5.834ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txcharisk_double_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (userclk_out rise@16.000ns - txoutclk_out[0] rise@8.000ns)
  Data Path Delay:        0.465ns  (logic 0.114ns (24.516%)  route 0.351ns (75.484%))
  Logic Levels:           0  
  Clock Path Skew:        -1.727ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.114ns = ( 17.114 - 16.000 ) 
    Source Clock Delay      (SCD):    2.841ns = ( 10.841 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.444ns (routing 0.794ns, distribution 1.650ns)
  Clock Net Delay (Destination): 0.785ns (routing 0.093ns, distribution 0.692ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      8.000     8.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     8.082    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     8.397 r  infra/eth/phy/U0/core_clocking_i/usrclk2_bufg_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=3768, routed)        2.444    10.841    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X99Y149        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txcharisk_double_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y149        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114    10.955 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txcharisk_double_reg[0]/Q
                         net (fo=1, routed)           0.351    11.306    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txcharisk_double[0]
    SLICE_X99Y150        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk_out rise edge)
                                                     16.000    16.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000    16.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046    16.046    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y68        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    16.329 r  infra/eth/phy/U0/core_clocking_i/usrclk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=68, routed)          0.785    17.114    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X99Y150        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[0]/C
                         clock pessimism              0.000    17.114    
                         clock uncertainty           -0.035    17.079    
    SLICE_X99Y150        FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.061    17.140    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[0]
  -------------------------------------------------------------------
                         required time                         17.140    
                         arrival time                         -11.306    
  -------------------------------------------------------------------
                         slack                                  5.834    

Slack (MET) :             5.854ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_double_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (userclk_out rise@16.000ns - txoutclk_out[0] rise@8.000ns)
  Data Path Delay:        0.432ns  (logic 0.117ns (27.083%)  route 0.315ns (72.917%))
  Logic Levels:           0  
  Clock Path Skew:        -1.739ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.110ns = ( 17.110 - 16.000 ) 
    Source Clock Delay      (SCD):    2.849ns = ( 10.849 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.452ns (routing 0.794ns, distribution 1.658ns)
  Clock Net Delay (Destination): 0.781ns (routing 0.093ns, distribution 0.688ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      8.000     8.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     8.082    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     8.397 r  infra/eth/phy/U0/core_clocking_i/usrclk2_bufg_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=3768, routed)        2.452    10.849    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X98Y151        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_double_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y151        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117    10.966 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_double_reg[0]/Q
                         net (fo=1, routed)           0.315    11.281    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_double[0]
    SLICE_X99Y151        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk_out rise edge)
                                                     16.000    16.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000    16.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046    16.046    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y68        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    16.329 r  infra/eth/phy/U0/core_clocking_i/usrclk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=68, routed)          0.781    17.110    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X99Y151        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[0]/C
                         clock pessimism              0.000    17.110    
                         clock uncertainty           -0.035    17.075    
    SLICE_X99Y151        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.060    17.135    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[0]
  -------------------------------------------------------------------
                         required time                         17.135    
                         arrival time                         -11.281    
  -------------------------------------------------------------------
                         slack                                  5.854    

Slack (MET) :             5.855ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (userclk_out rise@16.000ns - txoutclk_out[0] rise@8.000ns)
  Data Path Delay:        0.432ns  (logic 0.117ns (27.083%)  route 0.315ns (72.917%))
  Logic Levels:           0  
  Clock Path Skew:        -1.739ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.110ns = ( 17.110 - 16.000 ) 
    Source Clock Delay      (SCD):    2.849ns = ( 10.849 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.452ns (routing 0.794ns, distribution 1.658ns)
  Clock Net Delay (Destination): 0.781ns (routing 0.093ns, distribution 0.688ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      8.000     8.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     8.082    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     8.397 r  infra/eth/phy/U0/core_clocking_i/usrclk2_bufg_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=3768, routed)        2.452    10.849    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X98Y151        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y151        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117    10.966 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[0]/Q
                         net (fo=1, routed)           0.315    11.281    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_double[0]
    SLICE_X99Y151        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk_out rise edge)
                                                     16.000    16.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000    16.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046    16.046    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y68        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    16.329 r  infra/eth/phy/U0/core_clocking_i/usrclk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=68, routed)          0.781    17.110    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X99Y151        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[0]/C
                         clock pessimism              0.000    17.110    
                         clock uncertainty           -0.035    17.075    
    SLICE_X99Y151        FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.061    17.136    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[0]
  -------------------------------------------------------------------
                         required time                         17.136    
                         arrival time                         -11.281    
  -------------------------------------------------------------------
                         slack                                  5.855    

Slack (MET) :             5.861ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (userclk_out rise@16.000ns - txoutclk_out[0] rise@8.000ns)
  Data Path Delay:        0.418ns  (logic 0.117ns (27.990%)  route 0.301ns (72.010%))
  Logic Levels:           0  
  Clock Path Skew:        -1.746ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.110ns = ( 17.110 - 16.000 ) 
    Source Clock Delay      (SCD):    2.856ns = ( 10.856 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.459ns (routing 0.794ns, distribution 1.665ns)
  Clock Net Delay (Destination): 0.781ns (routing 0.093ns, distribution 0.688ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      8.000     8.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     8.082    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     8.397 r  infra/eth/phy/U0/core_clocking_i/usrclk2_bufg_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=3768, routed)        2.459    10.856    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X99Y151        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y151        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117    10.973 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[11]/Q
                         net (fo=1, routed)           0.301    11.274    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_double[11]
    SLICE_X99Y151        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk_out rise edge)
                                                     16.000    16.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000    16.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046    16.046    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y68        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    16.329 r  infra/eth/phy/U0/core_clocking_i/usrclk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=68, routed)          0.781    17.110    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X99Y151        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[11]/C
                         clock pessimism              0.000    17.110    
                         clock uncertainty           -0.035    17.075    
    SLICE_X99Y151        FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.060    17.135    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[11]
  -------------------------------------------------------------------
                         required time                         17.135    
                         arrival time                         -11.274    
  -------------------------------------------------------------------
                         slack                                  5.861    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.718ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txchardispval_double_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk_out rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.048ns (33.803%)  route 0.094ns (66.197%))
  Logic Levels:           0  
  Clock Path Skew:        -0.632ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.640ns
    Source Clock Delay      (SCD):    1.272ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.154ns (routing 0.423ns, distribution 0.731ns)
  Clock Net Delay (Destination): 0.475ns (routing 0.075ns, distribution 0.400ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  infra/eth/phy/U0/core_clocking_i/usrclk2_bufg_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=3768, routed)        1.154     1.272    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X98Y150        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txchardispval_double_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y150        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     1.320 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txchardispval_double_reg[0]/Q
                         net (fo=1, routed)           0.094     1.414    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txchardispval_double[0]
    SLICE_X99Y150        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y68        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  infra/eth/phy/U0/core_clocking_i/usrclk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=68, routed)          0.475     0.640    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X99Y150        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[0]/C
                         clock pessimism              0.000     0.640    
    SLICE_X99Y150        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.056     0.696    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.696    
                         arrival time                           1.414    
  -------------------------------------------------------------------
                         slack                                  0.718    

Slack (MET) :             0.733ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txchardispval_double_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk_out rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.048ns (31.169%)  route 0.106ns (68.831%))
  Logic Levels:           0  
  Clock Path Skew:        -0.635ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.637ns
    Source Clock Delay      (SCD):    1.272ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.154ns (routing 0.423ns, distribution 0.731ns)
  Clock Net Delay (Destination): 0.472ns (routing 0.075ns, distribution 0.397ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  infra/eth/phy/U0/core_clocking_i/usrclk2_bufg_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=3768, routed)        1.154     1.272    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X98Y150        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txchardispval_double_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y150        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.048     1.320 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txchardispval_double_reg[1]/Q
                         net (fo=1, routed)           0.106     1.426    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txchardispval_double[1]
    SLICE_X99Y150        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y68        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  infra/eth/phy/U0/core_clocking_i/usrclk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=68, routed)          0.472     0.637    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X99Y150        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[1]/C
                         clock pessimism              0.000     0.637    
    SLICE_X99Y150        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.056     0.693    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.693    
                         arrival time                           1.426    
  -------------------------------------------------------------------
                         slack                                  0.733    

Slack (MET) :             0.737ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txcharisk_double_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk_out rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.048ns (30.769%)  route 0.108ns (69.231%))
  Logic Levels:           0  
  Clock Path Skew:        -0.637ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.642ns
    Source Clock Delay      (SCD):    1.279ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.161ns (routing 0.423ns, distribution 0.738ns)
  Clock Net Delay (Destination): 0.477ns (routing 0.075ns, distribution 0.402ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  infra/eth/phy/U0/core_clocking_i/usrclk2_bufg_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=3768, routed)        1.161     1.279    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X99Y152        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txcharisk_double_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y152        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     1.327 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txcharisk_double_reg[1]/Q
                         net (fo=1, routed)           0.108     1.435    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txcharisk_double[1]
    SLICE_X99Y153        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y68        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  infra/eth/phy/U0/core_clocking_i/usrclk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=68, routed)          0.477     0.642    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X99Y153        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[1]/C
                         clock pessimism              0.000     0.642    
    SLICE_X99Y153        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.056     0.698    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.698    
                         arrival time                           1.435    
  -------------------------------------------------------------------
                         slack                                  0.737    

Slack (MET) :             0.743ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk_out rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.048ns (31.373%)  route 0.105ns (68.627%))
  Logic Levels:           0  
  Clock Path Skew:        -0.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.631ns
    Source Clock Delay      (SCD):    1.277ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.159ns (routing 0.423ns, distribution 0.736ns)
  Clock Net Delay (Destination): 0.466ns (routing 0.075ns, distribution 0.391ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  infra/eth/phy/U0/core_clocking_i/usrclk2_bufg_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=3768, routed)        1.159     1.277    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X98Y151        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y151        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.048     1.325 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[1]/Q
                         net (fo=1, routed)           0.105     1.430    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_double[1]
    SLICE_X99Y151        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y68        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  infra/eth/phy/U0/core_clocking_i/usrclk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=68, routed)          0.466     0.631    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X99Y151        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[1]/C
                         clock pessimism              0.000     0.631    
    SLICE_X99Y151        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.056     0.687    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.687    
                         arrival time                           1.430    
  -------------------------------------------------------------------
                         slack                                  0.743    

Slack (MET) :             0.746ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk_out rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.048ns (29.814%)  route 0.113ns (70.186%))
  Logic Levels:           0  
  Clock Path Skew:        -0.640ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.637ns
    Source Clock Delay      (SCD):    1.277ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.159ns (routing 0.423ns, distribution 0.736ns)
  Clock Net Delay (Destination): 0.472ns (routing 0.075ns, distribution 0.397ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  infra/eth/phy/U0/core_clocking_i/usrclk2_bufg_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=3768, routed)        1.159     1.277    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X99Y149        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y149        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.048     1.325 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[3]/Q
                         net (fo=1, routed)           0.113     1.438    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_double[3]
    SLICE_X99Y150        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y68        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  infra/eth/phy/U0/core_clocking_i/usrclk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=68, routed)          0.472     0.637    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X99Y150        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[3]/C
                         clock pessimism              0.000     0.637    
    SLICE_X99Y150        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.055     0.692    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.692    
                         arrival time                           1.438    
  -------------------------------------------------------------------
                         slack                                  0.746    

Slack (MET) :             0.749ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk_out rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.049ns (31.210%)  route 0.108ns (68.790%))
  Logic Levels:           0  
  Clock Path Skew:        -0.648ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.631ns
    Source Clock Delay      (SCD):    1.279ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.161ns (routing 0.423ns, distribution 0.738ns)
  Clock Net Delay (Destination): 0.466ns (routing 0.075ns, distribution 0.391ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  infra/eth/phy/U0/core_clocking_i/usrclk2_bufg_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=3768, routed)        1.161     1.279    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X99Y151        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y151        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     1.328 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[10]/Q
                         net (fo=1, routed)           0.108     1.436    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_double[10]
    SLICE_X99Y151        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y68        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  infra/eth/phy/U0/core_clocking_i/usrclk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=68, routed)          0.466     0.631    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X99Y151        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[10]/C
                         clock pessimism              0.000     0.631    
    SLICE_X99Y151        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.056     0.687    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.687    
                         arrival time                           1.436    
  -------------------------------------------------------------------
                         slack                                  0.749    

Slack (MET) :             0.749ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk_out rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.048ns (28.743%)  route 0.119ns (71.257%))
  Logic Levels:           0  
  Clock Path Skew:        -0.638ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.637ns
    Source Clock Delay      (SCD):    1.275ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.157ns (routing 0.423ns, distribution 0.734ns)
  Clock Net Delay (Destination): 0.472ns (routing 0.075ns, distribution 0.397ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  infra/eth/phy/U0/core_clocking_i/usrclk2_bufg_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=3768, routed)        1.157     1.275    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X99Y149        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y149        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.048     1.323 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[5]/Q
                         net (fo=1, routed)           0.119     1.442    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_double[5]
    SLICE_X99Y150        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y68        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  infra/eth/phy/U0/core_clocking_i/usrclk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=68, routed)          0.472     0.637    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X99Y150        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[5]/C
                         clock pessimism              0.000     0.637    
    SLICE_X99Y150        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.056     0.693    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.693    
                         arrival time                           1.442    
  -------------------------------------------------------------------
                         slack                                  0.749    

Slack (MET) :             0.751ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk_out rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.048ns (27.746%)  route 0.125ns (72.254%))
  Logic Levels:           0  
  Clock Path Skew:        -0.634ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.645ns
    Source Clock Delay      (SCD):    1.279ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.161ns (routing 0.423ns, distribution 0.738ns)
  Clock Net Delay (Destination): 0.480ns (routing 0.075ns, distribution 0.405ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  infra/eth/phy/U0/core_clocking_i/usrclk2_bufg_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=3768, routed)        1.161     1.279    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X98Y152        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y152        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     1.327 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[8]/Q
                         net (fo=1, routed)           0.125     1.452    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_double[8]
    SLICE_X99Y153        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y68        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  infra/eth/phy/U0/core_clocking_i/usrclk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=68, routed)          0.480     0.645    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X99Y153        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[8]/C
                         clock pessimism              0.000     0.645    
    SLICE_X99Y153        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.056     0.701    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.701    
                         arrival time                           1.452    
  -------------------------------------------------------------------
                         slack                                  0.751    

Slack (MET) :             0.756ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk_out rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.166ns  (logic 0.048ns (28.916%)  route 0.118ns (71.084%))
  Logic Levels:           0  
  Clock Path Skew:        -0.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.631ns
    Source Clock Delay      (SCD):    1.277ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.159ns (routing 0.423ns, distribution 0.736ns)
  Clock Net Delay (Destination): 0.466ns (routing 0.075ns, distribution 0.391ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  infra/eth/phy/U0/core_clocking_i/usrclk2_bufg_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=3768, routed)        1.159     1.277    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X98Y151        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y151        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     1.325 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[15]/Q
                         net (fo=1, routed)           0.118     1.443    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_double[15]
    SLICE_X99Y151        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y68        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  infra/eth/phy/U0/core_clocking_i/usrclk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=68, routed)          0.466     0.631    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X99Y151        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[15]/C
                         clock pessimism              0.000     0.631    
    SLICE_X99Y151        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.056     0.687    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.687    
                         arrival time                           1.443    
  -------------------------------------------------------------------
                         slack                                  0.756    

Slack (MET) :             0.762ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by userclk_out  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             userclk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk_out rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.049ns (28.824%)  route 0.121ns (71.176%))
  Logic Levels:           0  
  Clock Path Skew:        -0.648ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.631ns
    Source Clock Delay      (SCD):    1.279ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.161ns (routing 0.423ns, distribution 0.738ns)
  Clock Net Delay (Destination): 0.466ns (routing 0.075ns, distribution 0.391ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  infra/eth/phy/U0/core_clocking_i/usrclk2_bufg_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=3768, routed)        1.161     1.279    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X99Y151        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y151        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     1.328 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[13]/Q
                         net (fo=1, routed)           0.121     1.449    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_double[13]
    SLICE_X99Y151        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk_out rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y68        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  infra/eth/phy/U0/core_clocking_i/usrclk_bufg_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=68, routed)          0.466     0.631    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X99Y151        FDRE                                         r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[13]/C
                         clock pessimism              0.000     0.631    
    SLICE_X99Y151        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.056     0.687    infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.687    
                         arrival time                           1.449    
  -------------------------------------------------------------------
                         slack                                  0.762    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  USER_CLOCK
  To Clock:  USER_CLOCK

Setup :            0  Failing Endpoints,  Worst Slack        6.743ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.089ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.743ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by USER_CLOCK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock USER_CLOCK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (USER_CLOCK rise@8.000ns - USER_CLOCK rise@0.000ns)
  Data Path Delay:        1.092ns  (logic 0.114ns (10.440%)  route 0.978ns (89.560%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.079ns = ( 11.079 - 8.000 ) 
    Source Clock Delay      (SCD):    3.651ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.241ns (routing 0.681ns, distribution 1.560ns)
  Clock Net Delay (Destination): 2.007ns (routing 0.626ns, distribution 1.381ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    userClockIbufgds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.521 r  userClockIbufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.611    userClockIbufgds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.611 r  userClockIbufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.327    mgt_freedrpclk_s
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.410 r  mgt_freedrpclk_s_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1254, routed)        2.241     3.651    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X76Y291        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y291        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.114     3.765 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          0.978     4.743    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X76Y297        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock USER_CLOCK rise edge)
                                                      8.000     8.000 r  
    G10                                               0.000     8.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.000    userClockIbufgds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     8.324 r  userClockIbufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.375    userClockIbufgds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.375 r  userClockIbufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     8.997    mgt_freedrpclk_s
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     9.072 r  mgt_freedrpclk_s_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1254, routed)        2.007    11.079    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X76Y297        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.525    11.604    
                         clock uncertainty           -0.035    11.569    
    SLICE_X76Y297        FDPE (Recov_DFF2_SLICEM_C_PRE)
                                                     -0.082    11.487    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         11.487    
                         arrival time                          -4.743    
  -------------------------------------------------------------------
                         slack                                  6.743    

Slack (MET) :             6.743ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by USER_CLOCK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock USER_CLOCK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (USER_CLOCK rise@8.000ns - USER_CLOCK rise@0.000ns)
  Data Path Delay:        1.092ns  (logic 0.114ns (10.440%)  route 0.978ns (89.560%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.079ns = ( 11.079 - 8.000 ) 
    Source Clock Delay      (SCD):    3.651ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.241ns (routing 0.681ns, distribution 1.560ns)
  Clock Net Delay (Destination): 2.007ns (routing 0.626ns, distribution 1.381ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    userClockIbufgds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.521 r  userClockIbufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.611    userClockIbufgds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.611 r  userClockIbufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.327    mgt_freedrpclk_s
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.410 r  mgt_freedrpclk_s_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1254, routed)        2.241     3.651    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X76Y291        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y291        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.114     3.765 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          0.978     4.743    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X76Y297        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock USER_CLOCK rise edge)
                                                      8.000     8.000 r  
    G10                                               0.000     8.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.000    userClockIbufgds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     8.324 r  userClockIbufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.375    userClockIbufgds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.375 r  userClockIbufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     8.997    mgt_freedrpclk_s
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     9.072 r  mgt_freedrpclk_s_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1254, routed)        2.007    11.079    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X76Y297        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.525    11.604    
                         clock uncertainty           -0.035    11.569    
    SLICE_X76Y297        FDPE (Recov_AFF2_SLICEM_C_PRE)
                                                     -0.082    11.487    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         11.487    
                         arrival time                          -4.743    
  -------------------------------------------------------------------
                         slack                                  6.743    

Slack (MET) :             6.928ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by USER_CLOCK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
                            (recovery check against rising-edge clock USER_CLOCK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (USER_CLOCK rise@8.000ns - USER_CLOCK rise@0.000ns)
  Data Path Delay:        0.911ns  (logic 0.116ns (12.733%)  route 0.795ns (87.267%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.092ns = ( 11.092 - 8.000 ) 
    Source Clock Delay      (SCD):    3.662ns
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.252ns (routing 0.681ns, distribution 1.571ns)
  Clock Net Delay (Destination): 2.020ns (routing 0.626ns, distribution 1.394ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    userClockIbufgds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.521 r  userClockIbufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.611    userClockIbufgds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.611 r  userClockIbufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.327    mgt_freedrpclk_s
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.410 r  mgt_freedrpclk_s_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1254, routed)        2.252     3.662    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X79Y298        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y298        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     3.778 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.795     4.573    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X80Y294        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock USER_CLOCK rise edge)
                                                      8.000     8.000 r  
    G10                                               0.000     8.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.000    userClockIbufgds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     8.324 r  userClockIbufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.375    userClockIbufgds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.375 r  userClockIbufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     8.997    mgt_freedrpclk_s
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     9.072 r  mgt_freedrpclk_s_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1254, routed)        2.020    11.092    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X80Y294        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                         clock pessimism              0.527    11.619    
                         clock uncertainty           -0.035    11.584    
    SLICE_X80Y294        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.082    11.502    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         11.502    
                         arrival time                          -4.573    
  -------------------------------------------------------------------
                         slack                                  6.928    

Slack (MET) :             6.928ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by USER_CLOCK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
                            (recovery check against rising-edge clock USER_CLOCK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (USER_CLOCK rise@8.000ns - USER_CLOCK rise@0.000ns)
  Data Path Delay:        0.911ns  (logic 0.116ns (12.733%)  route 0.795ns (87.267%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.092ns = ( 11.092 - 8.000 ) 
    Source Clock Delay      (SCD):    3.662ns
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.252ns (routing 0.681ns, distribution 1.571ns)
  Clock Net Delay (Destination): 2.020ns (routing 0.626ns, distribution 1.394ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    userClockIbufgds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.521 r  userClockIbufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.611    userClockIbufgds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.611 r  userClockIbufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.327    mgt_freedrpclk_s
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.410 r  mgt_freedrpclk_s_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1254, routed)        2.252     3.662    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X79Y298        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y298        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     3.778 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.795     4.573    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X80Y294        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock USER_CLOCK rise edge)
                                                      8.000     8.000 r  
    G10                                               0.000     8.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.000    userClockIbufgds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     8.324 r  userClockIbufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.375    userClockIbufgds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.375 r  userClockIbufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     8.997    mgt_freedrpclk_s
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     9.072 r  mgt_freedrpclk_s_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1254, routed)        2.020    11.092    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X80Y294        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                         clock pessimism              0.527    11.619    
                         clock uncertainty           -0.035    11.584    
    SLICE_X80Y294        FDCE (Recov_AFF2_SLICEL_C_CLR)
                                                     -0.082    11.502    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         11.502    
                         arrival time                          -4.573    
  -------------------------------------------------------------------
                         slack                                  6.928    

Slack (MET) :             6.946ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by USER_CLOCK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/CLR
                            (recovery check against rising-edge clock USER_CLOCK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (USER_CLOCK rise@8.000ns - USER_CLOCK rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.114ns (14.541%)  route 0.670ns (85.459%))
  Logic Levels:           0  
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.989ns = ( 10.989 - 8.000 ) 
    Source Clock Delay      (SCD):    3.597ns
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.187ns (routing 0.681ns, distribution 1.506ns)
  Clock Net Delay (Destination): 1.917ns (routing 0.626ns, distribution 1.291ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    userClockIbufgds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.521 r  userClockIbufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.611    userClockIbufgds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.611 r  userClockIbufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.327    mgt_freedrpclk_s
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.410 r  mgt_freedrpclk_s_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1254, routed)        2.187     3.597    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X72Y286        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y286        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     3.711 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.670     4.381    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X74Y285        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock USER_CLOCK rise edge)
                                                      8.000     8.000 r  
    G10                                               0.000     8.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.000    userClockIbufgds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     8.324 r  userClockIbufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.375    userClockIbufgds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.375 r  userClockIbufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     8.997    mgt_freedrpclk_s
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     9.072 r  mgt_freedrpclk_s_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1254, routed)        1.917    10.989    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X74Y285        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/C
                         clock pessimism              0.456    11.444    
                         clock uncertainty           -0.035    11.409    
    SLICE_X74Y285        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.082    11.327    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         11.327    
                         arrival time                          -4.381    
  -------------------------------------------------------------------
                         slack                                  6.946    

Slack (MET) :             6.946ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by USER_CLOCK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/CLR
                            (recovery check against rising-edge clock USER_CLOCK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (USER_CLOCK rise@8.000ns - USER_CLOCK rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.114ns (14.541%)  route 0.670ns (85.459%))
  Logic Levels:           0  
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.989ns = ( 10.989 - 8.000 ) 
    Source Clock Delay      (SCD):    3.597ns
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.187ns (routing 0.681ns, distribution 1.506ns)
  Clock Net Delay (Destination): 1.917ns (routing 0.626ns, distribution 1.291ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    userClockIbufgds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.521 r  userClockIbufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.611    userClockIbufgds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.611 r  userClockIbufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.327    mgt_freedrpclk_s
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.410 r  mgt_freedrpclk_s_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1254, routed)        2.187     3.597    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X72Y286        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y286        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     3.711 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.670     4.381    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X74Y285        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock USER_CLOCK rise edge)
                                                      8.000     8.000 r  
    G10                                               0.000     8.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.000    userClockIbufgds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     8.324 r  userClockIbufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.375    userClockIbufgds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.375 r  userClockIbufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     8.997    mgt_freedrpclk_s
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     9.072 r  mgt_freedrpclk_s_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1254, routed)        1.917    10.989    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X74Y285        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/C
                         clock pessimism              0.456    11.444    
                         clock uncertainty           -0.035    11.409    
    SLICE_X74Y285        FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.082    11.327    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         11.327    
                         arrival time                          -4.381    
  -------------------------------------------------------------------
                         slack                                  6.946    

Slack (MET) :             6.946ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by USER_CLOCK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/CLR
                            (recovery check against rising-edge clock USER_CLOCK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (USER_CLOCK rise@8.000ns - USER_CLOCK rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.114ns (14.541%)  route 0.670ns (85.459%))
  Logic Levels:           0  
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.989ns = ( 10.989 - 8.000 ) 
    Source Clock Delay      (SCD):    3.597ns
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.187ns (routing 0.681ns, distribution 1.506ns)
  Clock Net Delay (Destination): 1.917ns (routing 0.626ns, distribution 1.291ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    userClockIbufgds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.521 r  userClockIbufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.611    userClockIbufgds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.611 r  userClockIbufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.327    mgt_freedrpclk_s
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.410 r  mgt_freedrpclk_s_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1254, routed)        2.187     3.597    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X72Y286        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y286        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     3.711 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.670     4.381    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X74Y285        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock USER_CLOCK rise edge)
                                                      8.000     8.000 r  
    G10                                               0.000     8.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.000    userClockIbufgds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     8.324 r  userClockIbufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.375    userClockIbufgds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.375 r  userClockIbufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     8.997    mgt_freedrpclk_s
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     9.072 r  mgt_freedrpclk_s_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1254, routed)        1.917    10.989    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X74Y285        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/C
                         clock pessimism              0.456    11.444    
                         clock uncertainty           -0.035    11.409    
    SLICE_X74Y285        FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.082    11.327    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         11.327    
                         arrival time                          -4.381    
  -------------------------------------------------------------------
                         slack                                  6.946    

Slack (MET) :             6.946ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by USER_CLOCK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/CLR
                            (recovery check against rising-edge clock USER_CLOCK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (USER_CLOCK rise@8.000ns - USER_CLOCK rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.114ns (14.541%)  route 0.670ns (85.459%))
  Logic Levels:           0  
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.989ns = ( 10.989 - 8.000 ) 
    Source Clock Delay      (SCD):    3.597ns
    Clock Pessimism Removal (CPR):    0.456ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.187ns (routing 0.681ns, distribution 1.506ns)
  Clock Net Delay (Destination): 1.917ns (routing 0.626ns, distribution 1.291ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    userClockIbufgds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.521 r  userClockIbufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.611    userClockIbufgds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.611 r  userClockIbufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.327    mgt_freedrpclk_s
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.410 r  mgt_freedrpclk_s_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1254, routed)        2.187     3.597    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X72Y286        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y286        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     3.711 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.670     4.381    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X74Y285        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock USER_CLOCK rise edge)
                                                      8.000     8.000 r  
    G10                                               0.000     8.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.000    userClockIbufgds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     8.324 r  userClockIbufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.375    userClockIbufgds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.375 r  userClockIbufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     8.997    mgt_freedrpclk_s
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     9.072 r  mgt_freedrpclk_s_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1254, routed)        1.917    10.989    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X74Y285        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/C
                         clock pessimism              0.456    11.444    
                         clock uncertainty           -0.035    11.409    
    SLICE_X74Y285        FDCE (Recov_FFF2_SLICEL_C_CLR)
                                                     -0.082    11.327    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         11.327    
                         arrival time                          -4.381    
  -------------------------------------------------------------------
                         slack                                  6.946    

Slack (MET) :             6.987ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by USER_CLOCK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/CLR
                            (recovery check against rising-edge clock USER_CLOCK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (USER_CLOCK rise@8.000ns - USER_CLOCK rise@0.000ns)
  Data Path Delay:        0.754ns  (logic 0.114ns (15.119%)  route 0.640ns (84.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.000ns = ( 11.000 - 8.000 ) 
    Source Clock Delay      (SCD):    3.597ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.187ns (routing 0.681ns, distribution 1.506ns)
  Clock Net Delay (Destination): 1.928ns (routing 0.626ns, distribution 1.302ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    userClockIbufgds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.521 r  userClockIbufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.611    userClockIbufgds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.611 r  userClockIbufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.327    mgt_freedrpclk_s
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.410 r  mgt_freedrpclk_s_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1254, routed)        2.187     3.597    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X72Y286        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y286        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     3.711 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.640     4.351    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X75Y286        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock USER_CLOCK rise edge)
                                                      8.000     8.000 r  
    G10                                               0.000     8.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.000    userClockIbufgds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     8.324 r  userClockIbufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.375    userClockIbufgds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.375 r  userClockIbufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     8.997    mgt_freedrpclk_s
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     9.072 r  mgt_freedrpclk_s_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1254, routed)        1.928    11.000    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X75Y286        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/C
                         clock pessimism              0.455    11.455    
                         clock uncertainty           -0.035    11.420    
    SLICE_X75Y286        FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.082    11.338    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg
  -------------------------------------------------------------------
                         required time                         11.338    
                         arrival time                          -4.351    
  -------------------------------------------------------------------
                         slack                                  6.987    

Slack (MET) :             6.987ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by USER_CLOCK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
                            (recovery check against rising-edge clock USER_CLOCK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (USER_CLOCK rise@8.000ns - USER_CLOCK rise@0.000ns)
  Data Path Delay:        0.754ns  (logic 0.114ns (15.119%)  route 0.640ns (84.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.000ns = ( 11.000 - 8.000 ) 
    Source Clock Delay      (SCD):    3.597ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.187ns (routing 0.681ns, distribution 1.506ns)
  Clock Net Delay (Destination): 1.928ns (routing 0.626ns, distribution 1.302ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    userClockIbufgds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.521 r  userClockIbufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.611    userClockIbufgds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.611 r  userClockIbufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.716     1.327    mgt_freedrpclk_s
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.410 r  mgt_freedrpclk_s_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1254, routed)        2.187     3.597    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X72Y286        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y286        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     3.711 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.640     4.351    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X75Y286        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock USER_CLOCK rise edge)
                                                      8.000     8.000 r  
    G10                                               0.000     8.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     8.000    userClockIbufgds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324     8.324 r  userClockIbufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     8.375    userClockIbufgds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     8.375 r  userClockIbufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.622     8.997    mgt_freedrpclk_s
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     9.072 r  mgt_freedrpclk_s_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1254, routed)        1.928    11.000    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X75Y286        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/C
                         clock pessimism              0.455    11.455    
                         clock uncertainty           -0.035    11.420    
    SLICE_X75Y286        FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.082    11.338    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg
  -------------------------------------------------------------------
                         required time                         11.338    
                         arrival time                          -4.351    
  -------------------------------------------------------------------
                         slack                                  6.987    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by USER_CLOCK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock USER_CLOCK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (USER_CLOCK rise@0.000ns - USER_CLOCK rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.048ns (21.145%)  route 0.179ns (78.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.096ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Net Delay (Source):      0.930ns (routing 0.308ns, distribution 0.622ns)
  Clock Net Delay (Destination): 1.152ns (routing 0.341ns, distribution 0.811ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    userClockIbufgds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.202 r  userClockIbufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.230    userClockIbufgds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.230 r  userClockIbufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.579    mgt_freedrpclk_s
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.606 r  mgt_freedrpclk_s_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1254, routed)        0.930     1.536    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X75Y287        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y287        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.048     1.584 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.179     1.763    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X76Y287        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    userClockIbufgds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.457 r  userClockIbufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.505    userClockIbufgds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.505 r  userClockIbufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.913    mgt_freedrpclk_s
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.944 r  mgt_freedrpclk_s_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1254, routed)        1.152     2.096    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clk
    SLICE_X76Y287        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism             -0.428     1.669    
    SLICE_X76Y287        FDCE (Remov_DFF2_SLICEM_C_CLR)
                                                      0.005     1.674    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by USER_CLOCK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock USER_CLOCK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (USER_CLOCK rise@0.000ns - USER_CLOCK rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.048ns (21.333%)  route 0.177ns (78.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.094ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Net Delay (Source):      0.930ns (routing 0.308ns, distribution 0.622ns)
  Clock Net Delay (Destination): 1.150ns (routing 0.341ns, distribution 0.809ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    userClockIbufgds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.202 r  userClockIbufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.230    userClockIbufgds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.230 r  userClockIbufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.579    mgt_freedrpclk_s
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.606 r  mgt_freedrpclk_s_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1254, routed)        0.930     1.536    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X75Y287        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y287        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.048     1.584 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/Q
                         net (fo=2, routed)           0.177     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clr_abort_rd
    SLICE_X76Y287        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    userClockIbufgds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.457 r  userClockIbufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.505    userClockIbufgds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.505 r  userClockIbufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.913    mgt_freedrpclk_s
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.944 r  mgt_freedrpclk_s_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1254, routed)        1.150     2.094    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clk
    SLICE_X76Y287        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/C
                         clock pessimism             -0.428     1.667    
    SLICE_X76Y287        FDCE (Remov_HFF2_SLICEM_C_CLR)
                                                      0.005     1.672    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by USER_CLOCK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock USER_CLOCK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (USER_CLOCK rise@0.000ns - USER_CLOCK rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.080ns (27.491%)  route 0.211ns (72.509%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.543ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Net Delay (Source):      0.937ns (routing 0.308ns, distribution 0.629ns)
  Clock Net Delay (Destination): 1.137ns (routing 0.341ns, distribution 0.796ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    userClockIbufgds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.202 r  userClockIbufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.230    userClockIbufgds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.230 r  userClockIbufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.579    mgt_freedrpclk_s
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.606 r  mgt_freedrpclk_s_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1254, routed)        0.937     1.543    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X75Y297        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y297        FDPE (Prop_HFF2_SLICEM_C_Q)
                                                      0.048     1.591 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.038     1.629    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X75Y297        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.032     1.661 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.173     1.834    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X76Y297        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    userClockIbufgds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.457 r  userClockIbufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.505    userClockIbufgds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.505 r  userClockIbufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.913    mgt_freedrpclk_s
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.944 r  mgt_freedrpclk_s_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1254, routed)        1.137     2.081    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X76Y297        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism             -0.428     1.653    
    SLICE_X76Y297        FDPE (Remov_EFF_SLICEM_C_PRE)
                                                      0.005     1.658    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by USER_CLOCK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock USER_CLOCK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (USER_CLOCK rise@0.000ns - USER_CLOCK rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.080ns (27.491%)  route 0.211ns (72.509%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.543ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Net Delay (Source):      0.937ns (routing 0.308ns, distribution 0.629ns)
  Clock Net Delay (Destination): 1.137ns (routing 0.341ns, distribution 0.796ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    userClockIbufgds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.202 r  userClockIbufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.230    userClockIbufgds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.230 r  userClockIbufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.579    mgt_freedrpclk_s
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.606 r  mgt_freedrpclk_s_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1254, routed)        0.937     1.543    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X75Y297        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y297        FDPE (Prop_HFF2_SLICEM_C_Q)
                                                      0.048     1.591 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.038     1.629    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X75Y297        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.032     1.661 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.173     1.834    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X76Y297        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    userClockIbufgds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.457 r  userClockIbufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.505    userClockIbufgds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.505 r  userClockIbufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.913    mgt_freedrpclk_s
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.944 r  mgt_freedrpclk_s_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1254, routed)        1.137     2.081    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X76Y297        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism             -0.428     1.653    
    SLICE_X76Y297        FDPE (Remov_EFF2_SLICEM_C_PRE)
                                                      0.005     1.658    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by USER_CLOCK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock USER_CLOCK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (USER_CLOCK rise@0.000ns - USER_CLOCK rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.080ns (27.491%)  route 0.211ns (72.509%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.543ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Net Delay (Source):      0.937ns (routing 0.308ns, distribution 0.629ns)
  Clock Net Delay (Destination): 1.137ns (routing 0.341ns, distribution 0.796ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    userClockIbufgds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.202 r  userClockIbufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.230    userClockIbufgds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.230 r  userClockIbufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.579    mgt_freedrpclk_s
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.606 r  mgt_freedrpclk_s_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1254, routed)        0.937     1.543    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X75Y297        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y297        FDPE (Prop_HFF2_SLICEM_C_Q)
                                                      0.048     1.591 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.038     1.629    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X75Y297        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.032     1.661 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.173     1.834    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X76Y297        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    userClockIbufgds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.457 r  userClockIbufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.505    userClockIbufgds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.505 r  userClockIbufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.913    mgt_freedrpclk_s
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.944 r  mgt_freedrpclk_s_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1254, routed)        1.137     2.081    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X76Y297        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism             -0.428     1.653    
    SLICE_X76Y297        FDPE (Remov_FFF_SLICEM_C_PRE)
                                                      0.005     1.658    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by USER_CLOCK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock USER_CLOCK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (USER_CLOCK rise@0.000ns - USER_CLOCK rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.048ns (18.462%)  route 0.212ns (81.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.437ns
  Clock Net Delay (Source):      0.972ns (routing 0.308ns, distribution 0.664ns)
  Clock Net Delay (Destination): 1.140ns (routing 0.341ns, distribution 0.799ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    userClockIbufgds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.202 r  userClockIbufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.230    userClockIbufgds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.230 r  userClockIbufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.579    mgt_freedrpclk_s
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.606 r  mgt_freedrpclk_s_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1254, routed)        0.972     1.578    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X76Y297        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y297        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     1.626 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.212     1.838    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X78Y295        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    userClockIbufgds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.457 r  userClockIbufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.505    userClockIbufgds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.505 r  userClockIbufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.913    mgt_freedrpclk_s
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.944 r  mgt_freedrpclk_s_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1254, routed)        1.140     2.084    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X78Y295        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.437     1.647    
    SLICE_X78Y295        FDPE (Remov_EFF_SLICEM_C_PRE)
                                                      0.005     1.652    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by USER_CLOCK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock USER_CLOCK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (USER_CLOCK rise@0.000ns - USER_CLOCK rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.048ns (18.462%)  route 0.212ns (81.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.437ns
  Clock Net Delay (Source):      0.972ns (routing 0.308ns, distribution 0.664ns)
  Clock Net Delay (Destination): 1.140ns (routing 0.341ns, distribution 0.799ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    userClockIbufgds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.202 r  userClockIbufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.230    userClockIbufgds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.230 r  userClockIbufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.579    mgt_freedrpclk_s
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.606 r  mgt_freedrpclk_s_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1254, routed)        0.972     1.578    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X76Y297        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y297        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     1.626 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.212     1.838    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X78Y295        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    userClockIbufgds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.457 r  userClockIbufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.505    userClockIbufgds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.505 r  userClockIbufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.913    mgt_freedrpclk_s
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.944 r  mgt_freedrpclk_s_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1254, routed)        1.140     2.084    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X78Y295        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.437     1.647    
    SLICE_X78Y295        FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                      0.005     1.652    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by USER_CLOCK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock USER_CLOCK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (USER_CLOCK rise@0.000ns - USER_CLOCK rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.048ns (18.462%)  route 0.212ns (81.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.437ns
  Clock Net Delay (Source):      0.972ns (routing 0.308ns, distribution 0.664ns)
  Clock Net Delay (Destination): 1.140ns (routing 0.341ns, distribution 0.799ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    userClockIbufgds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.202 r  userClockIbufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.230    userClockIbufgds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.230 r  userClockIbufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.579    mgt_freedrpclk_s
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.606 r  mgt_freedrpclk_s_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1254, routed)        0.972     1.578    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X76Y297        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y297        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     1.626 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.212     1.838    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X78Y295        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    userClockIbufgds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.457 r  userClockIbufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.505    userClockIbufgds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.505 r  userClockIbufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.913    mgt_freedrpclk_s
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.944 r  mgt_freedrpclk_s_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1254, routed)        1.140     2.084    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X78Y295        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.437     1.647    
    SLICE_X78Y295        FDCE (Remov_FFF_SLICEM_C_CLR)
                                                      0.005     1.652    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by USER_CLOCK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock USER_CLOCK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (USER_CLOCK rise@0.000ns - USER_CLOCK rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.048ns (18.462%)  route 0.212ns (81.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.437ns
  Clock Net Delay (Source):      0.972ns (routing 0.308ns, distribution 0.664ns)
  Clock Net Delay (Destination): 1.140ns (routing 0.341ns, distribution 0.799ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    userClockIbufgds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.202 r  userClockIbufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.230    userClockIbufgds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.230 r  userClockIbufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.579    mgt_freedrpclk_s
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.606 r  mgt_freedrpclk_s_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1254, routed)        0.972     1.578    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X76Y297        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y297        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     1.626 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.212     1.838    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X78Y295        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    userClockIbufgds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.457 r  userClockIbufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.505    userClockIbufgds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.505 r  userClockIbufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.913    mgt_freedrpclk_s
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.944 r  mgt_freedrpclk_s_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1254, routed)        1.140     2.084    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X78Y295        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.437     1.647    
    SLICE_X78Y295        FDCE (Remov_FFF2_SLICEM_C_CLR)
                                                      0.005     1.652    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by USER_CLOCK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock USER_CLOCK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (USER_CLOCK rise@0.000ns - USER_CLOCK rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.048ns (18.462%)  route 0.212ns (81.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.437ns
  Clock Net Delay (Source):      0.972ns (routing 0.308ns, distribution 0.664ns)
  Clock Net Delay (Destination): 1.140ns (routing 0.341ns, distribution 0.799ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    userClockIbufgds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.202 r  userClockIbufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.230    userClockIbufgds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.230 r  userClockIbufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.349     0.579    mgt_freedrpclk_s
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.606 r  mgt_freedrpclk_s_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1254, routed)        0.972     1.578    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X76Y297        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y297        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     1.626 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.212     1.838    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X78Y295        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock USER_CLOCK rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  USER_CLOCK_P (IN)
                         net (fo=0)                   0.000     0.000    userClockIbufgds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.457 r  userClockIbufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.505    userClockIbufgds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.505 r  userClockIbufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.408     0.913    mgt_freedrpclk_s
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.944 r  mgt_freedrpclk_s_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1254, routed)        1.140     2.084    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X78Y295        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.437     1.647    
    SLICE_X78Y295        FDCE (Remov_GFF_SLICEM_C_CLR)
                                                      0.005     1.652    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.186    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       31.074ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.074ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.682ns  (logic 0.305ns (18.133%)  route 1.377ns (81.867%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.862ns = ( 36.862 - 33.000 ) 
    Source Clock Delay      (SCD):    4.664ns
    Clock Pessimism Removal (CPR):    0.675ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.261ns (routing 0.002ns, distribution 1.259ns)
  Clock Net Delay (Destination): 1.118ns (routing 0.002ns, distribution 1.116ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.320     3.320    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.403 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=490, routed)         1.261     4.664    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X70Y291        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y291        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.778 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          0.764     5.542    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X72Y290        LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.191     5.733 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.613     6.346    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X73Y289        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.669    35.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.744 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=490, routed)         1.118    36.862    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X73Y289        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.675    37.537    
                         clock uncertainty           -0.035    37.502    
    SLICE_X73Y289        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.082    37.420    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         37.420    
                         arrival time                          -6.346    
  -------------------------------------------------------------------
                         slack                                 31.074    

Slack (MET) :             31.074ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.682ns  (logic 0.305ns (18.133%)  route 1.377ns (81.867%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.862ns = ( 36.862 - 33.000 ) 
    Source Clock Delay      (SCD):    4.664ns
    Clock Pessimism Removal (CPR):    0.675ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.261ns (routing 0.002ns, distribution 1.259ns)
  Clock Net Delay (Destination): 1.118ns (routing 0.002ns, distribution 1.116ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.320     3.320    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.403 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=490, routed)         1.261     4.664    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X70Y291        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y291        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.778 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          0.764     5.542    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X72Y290        LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.191     5.733 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.613     6.346    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X73Y289        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.669    35.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.744 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=490, routed)         1.118    36.862    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X73Y289        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.675    37.537    
                         clock uncertainty           -0.035    37.502    
    SLICE_X73Y289        FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.082    37.420    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         37.420    
                         arrival time                          -6.346    
  -------------------------------------------------------------------
                         slack                                 31.074    

Slack (MET) :             31.074ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.682ns  (logic 0.305ns (18.133%)  route 1.377ns (81.867%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.862ns = ( 36.862 - 33.000 ) 
    Source Clock Delay      (SCD):    4.664ns
    Clock Pessimism Removal (CPR):    0.675ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.261ns (routing 0.002ns, distribution 1.259ns)
  Clock Net Delay (Destination): 1.118ns (routing 0.002ns, distribution 1.116ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.320     3.320    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.403 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=490, routed)         1.261     4.664    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X70Y291        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y291        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.778 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          0.764     5.542    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X72Y290        LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.191     5.733 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.613     6.346    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X73Y289        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.669    35.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.744 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=490, routed)         1.118    36.862    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X73Y289        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.675    37.537    
                         clock uncertainty           -0.035    37.502    
    SLICE_X73Y289        FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.082    37.420    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         37.420    
                         arrival time                          -6.346    
  -------------------------------------------------------------------
                         slack                                 31.074    

Slack (MET) :             31.074ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.682ns  (logic 0.305ns (18.133%)  route 1.377ns (81.867%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.862ns = ( 36.862 - 33.000 ) 
    Source Clock Delay      (SCD):    4.664ns
    Clock Pessimism Removal (CPR):    0.675ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.261ns (routing 0.002ns, distribution 1.259ns)
  Clock Net Delay (Destination): 1.118ns (routing 0.002ns, distribution 1.116ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.320     3.320    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.403 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=490, routed)         1.261     4.664    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X70Y291        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y291        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.778 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          0.764     5.542    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X72Y290        LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.191     5.733 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.613     6.346    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X73Y289        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.669    35.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.744 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=490, routed)         1.118    36.862    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X73Y289        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.675    37.537    
                         clock uncertainty           -0.035    37.502    
    SLICE_X73Y289        FDCE (Recov_FFF2_SLICEL_C_CLR)
                                                     -0.082    37.420    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         37.420    
                         arrival time                          -6.346    
  -------------------------------------------------------------------
                         slack                                 31.074    

Slack (MET) :             31.074ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.682ns  (logic 0.305ns (18.133%)  route 1.377ns (81.867%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.862ns = ( 36.862 - 33.000 ) 
    Source Clock Delay      (SCD):    4.664ns
    Clock Pessimism Removal (CPR):    0.675ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.261ns (routing 0.002ns, distribution 1.259ns)
  Clock Net Delay (Destination): 1.118ns (routing 0.002ns, distribution 1.116ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.320     3.320    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.403 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=490, routed)         1.261     4.664    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X70Y291        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y291        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.778 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          0.764     5.542    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X72Y290        LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.191     5.733 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.613     6.346    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X73Y289        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.669    35.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.744 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=490, routed)         1.118    36.862    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X73Y289        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.675    37.537    
                         clock uncertainty           -0.035    37.502    
    SLICE_X73Y289        FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.082    37.420    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         37.420    
                         arrival time                          -6.346    
  -------------------------------------------------------------------
                         slack                                 31.074    

Slack (MET) :             31.074ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.682ns  (logic 0.305ns (18.133%)  route 1.377ns (81.867%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.862ns = ( 36.862 - 33.000 ) 
    Source Clock Delay      (SCD):    4.664ns
    Clock Pessimism Removal (CPR):    0.675ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.261ns (routing 0.002ns, distribution 1.259ns)
  Clock Net Delay (Destination): 1.118ns (routing 0.002ns, distribution 1.116ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.320     3.320    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.403 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=490, routed)         1.261     4.664    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X70Y291        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y291        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.778 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          0.764     5.542    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X72Y290        LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.191     5.733 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.613     6.346    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X73Y289        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.669    35.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.744 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=490, routed)         1.118    36.862    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X73Y289        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.675    37.537    
                         clock uncertainty           -0.035    37.502    
    SLICE_X73Y289        FDCE (Recov_GFF2_SLICEL_C_CLR)
                                                     -0.082    37.420    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         37.420    
                         arrival time                          -6.346    
  -------------------------------------------------------------------
                         slack                                 31.074    

Slack (MET) :             31.074ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.682ns  (logic 0.305ns (18.133%)  route 1.377ns (81.867%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.862ns = ( 36.862 - 33.000 ) 
    Source Clock Delay      (SCD):    4.664ns
    Clock Pessimism Removal (CPR):    0.675ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.261ns (routing 0.002ns, distribution 1.259ns)
  Clock Net Delay (Destination): 1.118ns (routing 0.002ns, distribution 1.116ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.320     3.320    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.403 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=490, routed)         1.261     4.664    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X70Y291        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y291        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.778 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          0.764     5.542    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X72Y290        LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.191     5.733 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.613     6.346    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X73Y289        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.669    35.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.744 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=490, routed)         1.118    36.862    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X73Y289        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.675    37.537    
                         clock uncertainty           -0.035    37.502    
    SLICE_X73Y289        FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.082    37.420    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         37.420    
                         arrival time                          -6.346    
  -------------------------------------------------------------------
                         slack                                 31.074    

Slack (MET) :             31.074ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.682ns  (logic 0.305ns (18.133%)  route 1.377ns (81.867%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.862ns = ( 36.862 - 33.000 ) 
    Source Clock Delay      (SCD):    4.664ns
    Clock Pessimism Removal (CPR):    0.675ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.261ns (routing 0.002ns, distribution 1.259ns)
  Clock Net Delay (Destination): 1.118ns (routing 0.002ns, distribution 1.116ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.320     3.320    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.403 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=490, routed)         1.261     4.664    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X70Y291        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y291        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.778 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          0.764     5.542    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X72Y290        LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.191     5.733 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.613     6.346    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X73Y289        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.669    35.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.744 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=490, routed)         1.118    36.862    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X73Y289        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.675    37.537    
                         clock uncertainty           -0.035    37.502    
    SLICE_X73Y289        FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.082    37.420    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         37.420    
                         arrival time                          -6.346    
  -------------------------------------------------------------------
                         slack                                 31.074    

Slack (MET) :             31.351ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.417ns  (logic 0.305ns (21.524%)  route 1.112ns (78.476%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.875ns = ( 36.875 - 33.000 ) 
    Source Clock Delay      (SCD):    4.664ns
    Clock Pessimism Removal (CPR):    0.675ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.261ns (routing 0.002ns, distribution 1.259ns)
  Clock Net Delay (Destination): 1.131ns (routing 0.002ns, distribution 1.129ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.320     3.320    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.403 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=490, routed)         1.261     4.664    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X70Y291        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y291        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.778 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          0.764     5.542    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X72Y290        LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.191     5.733 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.348     6.081    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X73Y290        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.669    35.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.744 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=490, routed)         1.131    36.875    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X73Y290        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.675    37.550    
                         clock uncertainty           -0.035    37.514    
    SLICE_X73Y290        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.082    37.432    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         37.432    
                         arrival time                          -6.081    
  -------------------------------------------------------------------
                         slack                                 31.351    

Slack (MET) :             31.351ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.417ns  (logic 0.305ns (21.524%)  route 1.112ns (78.476%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.875ns = ( 36.875 - 33.000 ) 
    Source Clock Delay      (SCD):    4.664ns
    Clock Pessimism Removal (CPR):    0.675ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.261ns (routing 0.002ns, distribution 1.259ns)
  Clock Net Delay (Destination): 1.131ns (routing 0.002ns, distribution 1.129ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.320     3.320    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.403 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=490, routed)         1.261     4.664    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X70Y291        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y291        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.778 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          0.764     5.542    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X72Y290        LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.191     5.733 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.348     6.081    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X73Y290        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.669    35.669    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.744 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=490, routed)         1.131    36.875    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X73Y290        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.675    37.550    
                         clock uncertainty           -0.035    37.514    
    SLICE_X73Y290        FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.082    37.432    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         37.432    
                         arrival time                          -6.081    
  -------------------------------------------------------------------
                         slack                                 31.351    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.049ns (22.897%)  route 0.165ns (77.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.971ns
    Source Clock Delay      (SCD):    2.304ns
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Net Delay (Source):      0.593ns (routing 0.002ns, distribution 0.591ns)
  Clock Net Delay (Destination): 0.688ns (routing 0.002ns, distribution 0.686ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.684     1.684    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=490, routed)         0.593     2.304    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X81Y298        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y298        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.049     2.353 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.165     2.518    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X81Y299        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.252     2.252    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.283 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=490, routed)         0.688     2.971    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X81Y299        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.624     2.347    
    SLICE_X81Y299        FDPE (Remov_DFF2_SLICEM_C_PRE)
                                                      0.005     2.352    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -2.352    
                         arrival time                           2.518    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.049ns (19.291%)  route 0.205ns (80.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.973ns
    Source Clock Delay      (SCD):    2.303ns
    Clock Pessimism Removal (CPR):    0.597ns
  Clock Net Delay (Source):      0.592ns (routing 0.002ns, distribution 0.590ns)
  Clock Net Delay (Destination): 0.690ns (routing 0.002ns, distribution 0.688ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.684     1.684    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=490, routed)         0.592     2.303    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X81Y298        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y298        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     2.352 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.205     2.557    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg_2[0]
    SLICE_X79Y297        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.252     2.252    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.283 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=490, routed)         0.690     2.973    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X79Y297        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.597     2.376    
    SLICE_X79Y297        FDCE (Remov_EFF_SLICEM_C_CLR)
                                                      0.005     2.381    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.381    
                         arrival time                           2.557    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.049ns (19.291%)  route 0.205ns (80.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.973ns
    Source Clock Delay      (SCD):    2.303ns
    Clock Pessimism Removal (CPR):    0.597ns
  Clock Net Delay (Source):      0.592ns (routing 0.002ns, distribution 0.590ns)
  Clock Net Delay (Destination): 0.690ns (routing 0.002ns, distribution 0.688ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.684     1.684    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=490, routed)         0.592     2.303    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X81Y298        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y298        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     2.352 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.205     2.557    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg_2[0]
    SLICE_X79Y297        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.252     2.252    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.283 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=490, routed)         0.690     2.973    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X79Y297        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.597     2.376    
    SLICE_X79Y297        FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                      0.005     2.381    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -2.381    
                         arrival time                           2.557    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.049ns (18.919%)  route 0.210ns (81.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.974ns
    Source Clock Delay      (SCD):    2.303ns
    Clock Pessimism Removal (CPR):    0.597ns
  Clock Net Delay (Source):      0.592ns (routing 0.002ns, distribution 0.590ns)
  Clock Net Delay (Destination): 0.691ns (routing 0.002ns, distribution 0.689ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.684     1.684    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=490, routed)         0.592     2.303    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X81Y298        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y298        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     2.352 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.210     2.562    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X80Y297        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.252     2.252    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.283 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=490, routed)         0.691     2.974    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X80Y297        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.597     2.377    
    SLICE_X80Y297        FDCE (Remov_BFF2_SLICEL_C_CLR)
                                                      0.005     2.382    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.382    
                         arrival time                           2.562    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.049ns (18.919%)  route 0.210ns (81.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.974ns
    Source Clock Delay      (SCD):    2.303ns
    Clock Pessimism Removal (CPR):    0.597ns
  Clock Net Delay (Source):      0.592ns (routing 0.002ns, distribution 0.590ns)
  Clock Net Delay (Destination): 0.691ns (routing 0.002ns, distribution 0.689ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.684     1.684    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=490, routed)         0.592     2.303    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X81Y298        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y298        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     2.352 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.210     2.562    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X80Y297        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.252     2.252    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.283 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=490, routed)         0.691     2.974    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X80Y297        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.597     2.377    
    SLICE_X80Y297        FDCE (Remov_AFF2_SLICEL_C_CLR)
                                                      0.005     2.382    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.382    
                         arrival time                           2.562    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.049ns (18.919%)  route 0.210ns (81.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.974ns
    Source Clock Delay      (SCD):    2.303ns
    Clock Pessimism Removal (CPR):    0.597ns
  Clock Net Delay (Source):      0.592ns (routing 0.002ns, distribution 0.590ns)
  Clock Net Delay (Destination): 0.691ns (routing 0.002ns, distribution 0.689ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.684     1.684    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=490, routed)         0.592     2.303    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X81Y298        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y298        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     2.352 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.210     2.562    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X80Y297        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.252     2.252    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.283 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=490, routed)         0.691     2.974    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X80Y297        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/C
                         clock pessimism             -0.597     2.377    
    SLICE_X80Y297        FDCE (Remov_DFF_SLICEL_C_CLR)
                                                      0.005     2.382    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.382    
                         arrival time                           2.562    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.049ns (18.919%)  route 0.210ns (81.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.974ns
    Source Clock Delay      (SCD):    2.303ns
    Clock Pessimism Removal (CPR):    0.597ns
  Clock Net Delay (Source):      0.592ns (routing 0.002ns, distribution 0.590ns)
  Clock Net Delay (Destination): 0.691ns (routing 0.002ns, distribution 0.689ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.684     1.684    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=490, routed)         0.592     2.303    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X81Y298        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y298        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     2.352 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.210     2.562    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X80Y297        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.252     2.252    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.283 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=490, routed)         0.691     2.974    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X80Y297        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/C
                         clock pessimism             -0.597     2.377    
    SLICE_X80Y297        FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                      0.005     2.382    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.382    
                         arrival time                           2.562    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.049ns (18.919%)  route 0.210ns (81.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.974ns
    Source Clock Delay      (SCD):    2.303ns
    Clock Pessimism Removal (CPR):    0.597ns
  Clock Net Delay (Source):      0.592ns (routing 0.002ns, distribution 0.590ns)
  Clock Net Delay (Destination): 0.691ns (routing 0.002ns, distribution 0.689ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.684     1.684    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=490, routed)         0.592     2.303    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X81Y298        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y298        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     2.352 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.210     2.562    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X80Y297        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.252     2.252    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.283 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=490, routed)         0.691     2.974    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X80Y297        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/C
                         clock pessimism             -0.597     2.377    
    SLICE_X80Y297        FDCE (Remov_CFF2_SLICEL_C_CLR)
                                                      0.005     2.382    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.382    
                         arrival time                           2.562    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.049ns (18.919%)  route 0.210ns (81.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.974ns
    Source Clock Delay      (SCD):    2.303ns
    Clock Pessimism Removal (CPR):    0.597ns
  Clock Net Delay (Source):      0.592ns (routing 0.002ns, distribution 0.590ns)
  Clock Net Delay (Destination): 0.691ns (routing 0.002ns, distribution 0.689ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.684     1.684    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=490, routed)         0.592     2.303    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X81Y298        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y298        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     2.352 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.210     2.562    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X80Y297        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.252     2.252    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.283 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=490, routed)         0.691     2.974    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X80Y297        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/C
                         clock pessimism             -0.597     2.377    
    SLICE_X80Y297        FDCE (Remov_AFF_SLICEL_C_CLR)
                                                      0.005     2.382    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.382    
                         arrival time                           2.562    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.048ns (18.391%)  route 0.213ns (81.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.963ns
    Source Clock Delay      (SCD):    2.303ns
    Clock Pessimism Removal (CPR):    0.597ns
  Clock Net Delay (Source):      0.592ns (routing 0.002ns, distribution 0.590ns)
  Clock Net Delay (Destination): 0.680ns (routing 0.002ns, distribution 0.678ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.684     1.684    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.711 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=490, routed)         0.592     2.303    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X81Y298        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y298        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     2.351 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.213     2.564    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X80Y298        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.252     2.252    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.283 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=490, routed)         0.680     2.963    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X80Y298        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.597     2.366    
    SLICE_X80Y298        FDPE (Remov_EFF_SLICEL_C_PRE)
                                                      0.005     2.371    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.371    
                         arrival time                           2.564    
  -------------------------------------------------------------------
                         slack                                  0.193    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rxoutclk_out[0]_1
  To Clock:  rxoutclk_out[0]_1

Setup :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (required time - arrival time)
  Source:                 lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/gbReset_outsynch_s_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/dat_outFrame_o_reg[45]/CLR
                            (recovery check against rising-edge clock rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.125ns  (rxoutclk_out[0]_1 rise@3.125ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        2.751ns  (logic 0.116ns (4.217%)  route 2.635ns (95.783%))
  Logic Levels:           0  
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.793ns = ( 5.918 - 3.125 ) 
    Source Clock Delay      (SCD):    3.211ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.814ns (routing 1.144ns, distribution 1.670ns)
  Clock Net Delay (Destination): 2.464ns (routing 1.043ns, distribution 1.421ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        2.814     3.211    lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/MGT_RXUSRCLK_o
    SLICE_X88Y247        FDRE                                         r  lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/gbReset_outsynch_s_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y247        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     3.327 f  lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/gbReset_outsynch_s_reg_rep/Q
                         net (fo=127, routed)         2.635     5.962    lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/gbReset_outsynch_s_reg_rep_n_0
    SLICE_X81Y248        FDCE                                         f  lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/dat_outFrame_o_reg[45]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      3.125     3.125 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     3.125 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     3.171    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.454 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        2.464     5.918    lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/MGT_RXUSRCLK_o
    SLICE_X81Y248        FDCE                                         r  lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/dat_outFrame_o_reg[45]/C
                         clock pessimism              0.243     6.161    
                         clock uncertainty           -0.035     6.125    
    SLICE_X81Y248        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.082     6.043    lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/dat_outFrame_o_reg[45]
  -------------------------------------------------------------------
                         required time                          6.043    
                         arrival time                          -5.962    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.108ns  (required time - arrival time)
  Source:                 lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/gbReset_outsynch_s_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/dat_outFrame_o_reg[3]/CLR
                            (recovery check against rising-edge clock rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.125ns  (rxoutclk_out[0]_1 rise@3.125ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        2.791ns  (logic 0.116ns (4.156%)  route 2.675ns (95.844%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.860ns = ( 5.985 - 3.125 ) 
    Source Clock Delay      (SCD):    3.211ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.814ns (routing 1.144ns, distribution 1.670ns)
  Clock Net Delay (Destination): 2.531ns (routing 1.043ns, distribution 1.488ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        2.814     3.211    lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/MGT_RXUSRCLK_o
    SLICE_X88Y247        FDRE                                         r  lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/gbReset_outsynch_s_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y247        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     3.327 f  lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/gbReset_outsynch_s_reg_rep/Q
                         net (fo=127, routed)         2.675     6.002    lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/gbReset_outsynch_s_reg_rep_n_0
    SLICE_X97Y258        FDCE                                         f  lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/dat_outFrame_o_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      3.125     3.125 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     3.125 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     3.171    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.454 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        2.531     5.985    lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/MGT_RXUSRCLK_o
    SLICE_X97Y258        FDCE                                         r  lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/dat_outFrame_o_reg[3]/C
                         clock pessimism              0.242     6.227    
                         clock uncertainty           -0.035     6.192    
    SLICE_X97Y258        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.082     6.110    lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/dat_outFrame_o_reg[3]
  -------------------------------------------------------------------
                         required time                          6.110    
                         arrival time                          -6.002    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.123ns  (required time - arrival time)
  Source:                 lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/gbReset_outsynch_s_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/dat_outFrame_o_reg[40]/CLR
                            (recovery check against rising-edge clock rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.125ns  (rxoutclk_out[0]_1 rise@3.125ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        2.708ns  (logic 0.116ns (4.284%)  route 2.592ns (95.716%))
  Logic Levels:           0  
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.792ns = ( 5.917 - 3.125 ) 
    Source Clock Delay      (SCD):    3.211ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.814ns (routing 1.144ns, distribution 1.670ns)
  Clock Net Delay (Destination): 2.463ns (routing 1.043ns, distribution 1.420ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        2.814     3.211    lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/MGT_RXUSRCLK_o
    SLICE_X88Y247        FDRE                                         r  lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/gbReset_outsynch_s_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y247        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     3.327 f  lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/gbReset_outsynch_s_reg_rep/Q
                         net (fo=127, routed)         2.592     5.919    lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/gbReset_outsynch_s_reg_rep_n_0
    SLICE_X81Y261        FDCE                                         f  lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/dat_outFrame_o_reg[40]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      3.125     3.125 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     3.125 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     3.171    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.454 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        2.463     5.917    lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/MGT_RXUSRCLK_o
    SLICE_X81Y261        FDCE                                         r  lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/dat_outFrame_o_reg[40]/C
                         clock pessimism              0.243     6.160    
                         clock uncertainty           -0.035     6.124    
    SLICE_X81Y261        FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.082     6.042    lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/dat_outFrame_o_reg[40]
  -------------------------------------------------------------------
                         required time                          6.042    
                         arrival time                          -5.919    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (required time - arrival time)
  Source:                 lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/gbReset_outsynch_s_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/dat_outFrame_o_reg[41]/CLR
                            (recovery check against rising-edge clock rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.125ns  (rxoutclk_out[0]_1 rise@3.125ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        2.708ns  (logic 0.116ns (4.284%)  route 2.592ns (95.716%))
  Logic Levels:           0  
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.792ns = ( 5.917 - 3.125 ) 
    Source Clock Delay      (SCD):    3.211ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.814ns (routing 1.144ns, distribution 1.670ns)
  Clock Net Delay (Destination): 2.463ns (routing 1.043ns, distribution 1.420ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        2.814     3.211    lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/MGT_RXUSRCLK_o
    SLICE_X88Y247        FDRE                                         r  lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/gbReset_outsynch_s_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y247        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     3.327 f  lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/gbReset_outsynch_s_reg_rep/Q
                         net (fo=127, routed)         2.592     5.919    lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/gbReset_outsynch_s_reg_rep_n_0
    SLICE_X81Y261        FDCE                                         f  lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/dat_outFrame_o_reg[41]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      3.125     3.125 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     3.125 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     3.171    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.454 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        2.463     5.917    lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/MGT_RXUSRCLK_o
    SLICE_X81Y261        FDCE                                         r  lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/dat_outFrame_o_reg[41]/C
                         clock pessimism              0.243     6.160    
                         clock uncertainty           -0.035     6.124    
    SLICE_X81Y261        FDCE (Recov_AFF2_SLICEM_C_CLR)
                                                     -0.082     6.042    lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/dat_outFrame_o_reg[41]
  -------------------------------------------------------------------
                         required time                          6.042    
                         arrival time                          -5.919    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (required time - arrival time)
  Source:                 lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/gbReset_outsynch_s_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/dat_outFrame_o_reg[42]/CLR
                            (recovery check against rising-edge clock rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.125ns  (rxoutclk_out[0]_1 rise@3.125ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        2.708ns  (logic 0.116ns (4.284%)  route 2.592ns (95.716%))
  Logic Levels:           0  
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.792ns = ( 5.917 - 3.125 ) 
    Source Clock Delay      (SCD):    3.211ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.814ns (routing 1.144ns, distribution 1.670ns)
  Clock Net Delay (Destination): 2.463ns (routing 1.043ns, distribution 1.420ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        2.814     3.211    lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/MGT_RXUSRCLK_o
    SLICE_X88Y247        FDRE                                         r  lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/gbReset_outsynch_s_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y247        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     3.327 f  lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/gbReset_outsynch_s_reg_rep/Q
                         net (fo=127, routed)         2.592     5.919    lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/gbReset_outsynch_s_reg_rep_n_0
    SLICE_X81Y261        FDCE                                         f  lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/dat_outFrame_o_reg[42]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      3.125     3.125 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     3.125 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     3.171    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.454 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        2.463     5.917    lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/MGT_RXUSRCLK_o
    SLICE_X81Y261        FDCE                                         r  lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/dat_outFrame_o_reg[42]/C
                         clock pessimism              0.243     6.160    
                         clock uncertainty           -0.035     6.124    
    SLICE_X81Y261        FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.082     6.042    lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/dat_outFrame_o_reg[42]
  -------------------------------------------------------------------
                         required time                          6.042    
                         arrival time                          -5.919    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.132ns  (required time - arrival time)
  Source:                 lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/gbReset_outsynch_s_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/dat_outFrame_o_reg[19]/CLR
                            (recovery check against rising-edge clock rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.125ns  (rxoutclk_out[0]_1 rise@3.125ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        2.714ns  (logic 0.116ns (4.274%)  route 2.598ns (95.726%))
  Logic Levels:           0  
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.807ns = ( 5.932 - 3.125 ) 
    Source Clock Delay      (SCD):    3.211ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.814ns (routing 1.144ns, distribution 1.670ns)
  Clock Net Delay (Destination): 2.478ns (routing 1.043ns, distribution 1.435ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        2.814     3.211    lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/MGT_RXUSRCLK_o
    SLICE_X88Y247        FDRE                                         r  lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/gbReset_outsynch_s_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y247        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     3.327 f  lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/gbReset_outsynch_s_reg_rep/Q
                         net (fo=127, routed)         2.598     5.925    lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/gbReset_outsynch_s_reg_rep_n_0
    SLICE_X83Y252        FDCE                                         f  lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/dat_outFrame_o_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      3.125     3.125 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     3.125 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     3.171    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.454 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        2.478     5.932    lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/MGT_RXUSRCLK_o
    SLICE_X83Y252        FDCE                                         r  lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/dat_outFrame_o_reg[19]/C
                         clock pessimism              0.243     6.175    
                         clock uncertainty           -0.035     6.139    
    SLICE_X83Y252        FDCE (Recov_AFF2_SLICEL_C_CLR)
                                                     -0.082     6.057    lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/dat_outFrame_o_reg[19]
  -------------------------------------------------------------------
                         required time                          6.057    
                         arrival time                          -5.925    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (required time - arrival time)
  Source:                 lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/gbReset_outsynch_s_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/dat_outFrame_o_reg[20]/CLR
                            (recovery check against rising-edge clock rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.125ns  (rxoutclk_out[0]_1 rise@3.125ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        2.714ns  (logic 0.116ns (4.274%)  route 2.598ns (95.726%))
  Logic Levels:           0  
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.807ns = ( 5.932 - 3.125 ) 
    Source Clock Delay      (SCD):    3.211ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.814ns (routing 1.144ns, distribution 1.670ns)
  Clock Net Delay (Destination): 2.478ns (routing 1.043ns, distribution 1.435ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        2.814     3.211    lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/MGT_RXUSRCLK_o
    SLICE_X88Y247        FDRE                                         r  lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/gbReset_outsynch_s_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y247        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     3.327 f  lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/gbReset_outsynch_s_reg_rep/Q
                         net (fo=127, routed)         2.598     5.925    lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/gbReset_outsynch_s_reg_rep_n_0
    SLICE_X83Y252        FDCE                                         f  lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/dat_outFrame_o_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      3.125     3.125 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     3.125 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     3.171    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.454 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        2.478     5.932    lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/MGT_RXUSRCLK_o
    SLICE_X83Y252        FDCE                                         r  lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/dat_outFrame_o_reg[20]/C
                         clock pessimism              0.243     6.175    
                         clock uncertainty           -0.035     6.139    
    SLICE_X83Y252        FDCE (Recov_BFF2_SLICEL_C_CLR)
                                                     -0.082     6.057    lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/dat_outFrame_o_reg[20]
  -------------------------------------------------------------------
                         required time                          6.057    
                         arrival time                          -5.925    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (required time - arrival time)
  Source:                 lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/gbReset_outsynch_s_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/dat_outFrame_o_reg[21]/CLR
                            (recovery check against rising-edge clock rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.125ns  (rxoutclk_out[0]_1 rise@3.125ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        2.714ns  (logic 0.116ns (4.274%)  route 2.598ns (95.726%))
  Logic Levels:           0  
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.807ns = ( 5.932 - 3.125 ) 
    Source Clock Delay      (SCD):    3.211ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.814ns (routing 1.144ns, distribution 1.670ns)
  Clock Net Delay (Destination): 2.478ns (routing 1.043ns, distribution 1.435ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        2.814     3.211    lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/MGT_RXUSRCLK_o
    SLICE_X88Y247        FDRE                                         r  lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/gbReset_outsynch_s_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y247        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     3.327 f  lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/gbReset_outsynch_s_reg_rep/Q
                         net (fo=127, routed)         2.598     5.925    lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/gbReset_outsynch_s_reg_rep_n_0
    SLICE_X83Y252        FDCE                                         f  lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/dat_outFrame_o_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      3.125     3.125 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     3.125 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     3.171    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.454 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        2.478     5.932    lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/MGT_RXUSRCLK_o
    SLICE_X83Y252        FDCE                                         r  lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/dat_outFrame_o_reg[21]/C
                         clock pessimism              0.243     6.175    
                         clock uncertainty           -0.035     6.139    
    SLICE_X83Y252        FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.082     6.057    lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/dat_outFrame_o_reg[21]
  -------------------------------------------------------------------
                         required time                          6.057    
                         arrival time                          -5.925    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.137ns  (required time - arrival time)
  Source:                 lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/gbReset_outsynch_s_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/dat_outFrame_o_reg[44]/CLR
                            (recovery check against rising-edge clock rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.125ns  (rxoutclk_out[0]_1 rise@3.125ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        2.705ns  (logic 0.116ns (4.288%)  route 2.589ns (95.712%))
  Logic Levels:           0  
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.803ns = ( 5.928 - 3.125 ) 
    Source Clock Delay      (SCD):    3.211ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.814ns (routing 1.144ns, distribution 1.670ns)
  Clock Net Delay (Destination): 2.474ns (routing 1.043ns, distribution 1.431ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        2.814     3.211    lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/MGT_RXUSRCLK_o
    SLICE_X88Y247        FDRE                                         r  lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/gbReset_outsynch_s_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y247        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     3.327 f  lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/gbReset_outsynch_s_reg_rep/Q
                         net (fo=127, routed)         2.589     5.916    lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/gbReset_outsynch_s_reg_rep_n_0
    SLICE_X83Y258        FDCE                                         f  lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/dat_outFrame_o_reg[44]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      3.125     3.125 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     3.125 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     3.171    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.454 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        2.474     5.928    lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/MGT_RXUSRCLK_o
    SLICE_X83Y258        FDCE                                         r  lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/dat_outFrame_o_reg[44]/C
                         clock pessimism              0.243     6.171    
                         clock uncertainty           -0.035     6.135    
    SLICE_X83Y258        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.082     6.053    lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/dat_outFrame_o_reg[44]
  -------------------------------------------------------------------
                         required time                          6.053    
                         arrival time                          -5.916    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.138ns  (required time - arrival time)
  Source:                 lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/gbReset_outsynch_s_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/dat_outFrame_o_reg[107]/CLR
                            (recovery check against rising-edge clock rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.125ns  (rxoutclk_out[0]_1 rise@3.125ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        2.757ns  (logic 0.116ns (4.207%)  route 2.641ns (95.793%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.856ns = ( 5.981 - 3.125 ) 
    Source Clock Delay      (SCD):    3.211ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.814ns (routing 1.144ns, distribution 1.670ns)
  Clock Net Delay (Destination): 2.527ns (routing 1.043ns, distribution 1.484ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.082     0.082    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        2.814     3.211    lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/MGT_RXUSRCLK_o
    SLICE_X88Y247        FDRE                                         r  lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/gbReset_outsynch_s_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y247        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     3.327 f  lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/gbReset_outsynch_s_reg_rep/Q
                         net (fo=127, routed)         2.641     5.968    lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/gbReset_outsynch_s_reg_rep_n_0
    SLICE_X93Y260        FDCE                                         f  lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/dat_outFrame_o_reg[107]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      3.125     3.125 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     3.125 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     3.171    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.454 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        2.527     5.981    lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/MGT_RXUSRCLK_o
    SLICE_X93Y260        FDCE                                         r  lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/dat_outFrame_o_reg[107]/C
                         clock pessimism              0.242     6.223    
                         clock uncertainty           -0.035     6.188    
    SLICE_X93Y260        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.082     6.106    lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/dat_outFrame_o_reg[107]
  -------------------------------------------------------------------
                         required time                          6.106    
                         arrival time                          -5.968    
  -------------------------------------------------------------------
                         slack                                  0.138    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/gbReset_outsynch_s_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/dat_outFrame_o_reg[175]/CLR
                            (removal check against rising-edge clock rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_1 rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.049ns (25.521%)  route 0.143ns (74.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.756ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Net Delay (Source):      1.355ns (routing 0.602ns, distribution 0.753ns)
  Clock Net Delay (Destination): 1.591ns (routing 0.678ns, distribution 0.913ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.018     0.018    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        1.355     1.473    lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/MGT_RXUSRCLK_o
    SLICE_X88Y247        FDRE                                         r  lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/gbReset_outsynch_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y247        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.522 f  lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/gbReset_outsynch_s_reg/Q
                         net (fo=129, routed)         0.143     1.665    lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/gbReset_outsynch_s
    SLICE_X90Y247        FDCE                                         f  lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/dat_outFrame_o_reg[175]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        1.591     1.756    lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/MGT_RXUSRCLK_o
    SLICE_X90Y247        FDCE                                         r  lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/dat_outFrame_o_reg[175]/C
                         clock pessimism             -0.187     1.569    
    SLICE_X90Y247        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                      0.005     1.574    lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/dat_outFrame_o_reg[175]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.665    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/gbReset_outsynch_s_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/dat_outFrame_o_reg[187]/CLR
                            (removal check against rising-edge clock rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_1 rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.049ns (25.521%)  route 0.143ns (74.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.756ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Net Delay (Source):      1.355ns (routing 0.602ns, distribution 0.753ns)
  Clock Net Delay (Destination): 1.591ns (routing 0.678ns, distribution 0.913ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.018     0.018    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        1.355     1.473    lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/MGT_RXUSRCLK_o
    SLICE_X88Y247        FDRE                                         r  lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/gbReset_outsynch_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y247        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.522 f  lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/gbReset_outsynch_s_reg/Q
                         net (fo=129, routed)         0.143     1.665    lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/gbReset_outsynch_s
    SLICE_X90Y247        FDCE                                         f  lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/dat_outFrame_o_reg[187]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        1.591     1.756    lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/MGT_RXUSRCLK_o
    SLICE_X90Y247        FDCE                                         r  lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/dat_outFrame_o_reg[187]/C
                         clock pessimism             -0.187     1.569    
    SLICE_X90Y247        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                      0.005     1.574    lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/dat_outFrame_o_reg[187]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.665    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/gbReset_outsynch_s_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/dat_outFrame_o_reg[198]/CLR
                            (removal check against rising-edge clock rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_1 rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.049ns (25.521%)  route 0.143ns (74.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.756ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Net Delay (Source):      1.355ns (routing 0.602ns, distribution 0.753ns)
  Clock Net Delay (Destination): 1.591ns (routing 0.678ns, distribution 0.913ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.018     0.018    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        1.355     1.473    lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/MGT_RXUSRCLK_o
    SLICE_X88Y247        FDRE                                         r  lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/gbReset_outsynch_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y247        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.522 f  lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/gbReset_outsynch_s_reg/Q
                         net (fo=129, routed)         0.143     1.665    lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/gbReset_outsynch_s
    SLICE_X90Y247        FDCE                                         f  lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/dat_outFrame_o_reg[198]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        1.591     1.756    lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/MGT_RXUSRCLK_o
    SLICE_X90Y247        FDCE                                         r  lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/dat_outFrame_o_reg[198]/C
                         clock pessimism             -0.187     1.569    
    SLICE_X90Y247        FDCE (Remov_FFF_SLICEL_C_CLR)
                                                      0.005     1.574    lpgbtFpga_top_inst/uplink_inst/rxgearbox_10g_gen.rxGearbox_10g24_inst/dat_outFrame_o_reg[198]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.665    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 lpgbtfpga_patternchecker_inst/reset320_s_reg/C
                            (rising edge-triggered cell FDPE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            lpgbtfpga_patternchecker_inst/multi_elink_320mbps_gen[21].prbs7_8b_checker_inst/err_s_reg[0]/CLR
                            (removal check against rising-edge clock rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_1 rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.049ns (25.000%)  route 0.147ns (75.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.744ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Net Delay (Source):      1.354ns (routing 0.602ns, distribution 0.752ns)
  Clock Net Delay (Destination): 1.579ns (routing 0.678ns, distribution 0.901ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.018     0.018    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        1.354     1.472    lpgbtfpga_patternchecker_inst/ser320_clk_i
    SLICE_X91Y278        FDPE                                         r  lpgbtfpga_patternchecker_inst/reset320_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y278        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.521 f  lpgbtfpga_patternchecker_inst/reset320_s_reg/Q
                         net (fo=152, routed)         0.147     1.668    lpgbtfpga_patternchecker_inst/multi_elink_320mbps_gen[21].prbs7_8b_checker_inst/AR[0]
    SLICE_X92Y278        FDCE                                         f  lpgbtfpga_patternchecker_inst/multi_elink_320mbps_gen[21].prbs7_8b_checker_inst/err_s_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        1.579     1.744    lpgbtfpga_patternchecker_inst/multi_elink_320mbps_gen[21].prbs7_8b_checker_inst/ser320_clk_i
    SLICE_X92Y278        FDCE                                         r  lpgbtfpga_patternchecker_inst/multi_elink_320mbps_gen[21].prbs7_8b_checker_inst/err_s_reg[0]/C
                         clock pessimism             -0.187     1.557    
    SLICE_X92Y278        FDCE (Remov_HFF_SLICEL_C_CLR)
                                                      0.005     1.562    lpgbtfpga_patternchecker_inst/multi_elink_320mbps_gen[21].prbs7_8b_checker_inst/err_s_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.668    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 lpgbtfpga_patternchecker_inst/reset320_s_reg/C
                            (rising edge-triggered cell FDPE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            lpgbtfpga_patternchecker_inst/multi_elink_320mbps_gen[21].prbs7_8b_checker_inst/feedback_reg_reg[0]/CLR
                            (removal check against rising-edge clock rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_1 rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.049ns (25.000%)  route 0.147ns (75.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.744ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Net Delay (Source):      1.354ns (routing 0.602ns, distribution 0.752ns)
  Clock Net Delay (Destination): 1.579ns (routing 0.678ns, distribution 0.901ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.018     0.018    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        1.354     1.472    lpgbtfpga_patternchecker_inst/ser320_clk_i
    SLICE_X91Y278        FDPE                                         r  lpgbtfpga_patternchecker_inst/reset320_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y278        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.521 f  lpgbtfpga_patternchecker_inst/reset320_s_reg/Q
                         net (fo=152, routed)         0.147     1.668    lpgbtfpga_patternchecker_inst/multi_elink_320mbps_gen[21].prbs7_8b_checker_inst/AR[0]
    SLICE_X92Y278        FDCE                                         f  lpgbtfpga_patternchecker_inst/multi_elink_320mbps_gen[21].prbs7_8b_checker_inst/feedback_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        1.579     1.744    lpgbtfpga_patternchecker_inst/multi_elink_320mbps_gen[21].prbs7_8b_checker_inst/ser320_clk_i
    SLICE_X92Y278        FDCE                                         r  lpgbtfpga_patternchecker_inst/multi_elink_320mbps_gen[21].prbs7_8b_checker_inst/feedback_reg_reg[0]/C
                         clock pessimism             -0.187     1.557    
    SLICE_X92Y278        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                      0.005     1.562    lpgbtfpga_patternchecker_inst/multi_elink_320mbps_gen[21].prbs7_8b_checker_inst/feedback_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.668    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 lpgbtfpga_patternchecker_inst/reset320_s_reg/C
                            (rising edge-triggered cell FDPE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            lpgbtfpga_patternchecker_inst/multi_elink_320mbps_gen[21].prbs7_8b_checker_inst/err_s_reg[5]/CLR
                            (removal check against rising-edge clock rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_1 rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.049ns (24.138%)  route 0.154ns (75.862%))
  Logic Levels:           0  
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.749ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Net Delay (Source):      1.354ns (routing 0.602ns, distribution 0.752ns)
  Clock Net Delay (Destination): 1.584ns (routing 0.678ns, distribution 0.906ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.018     0.018    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        1.354     1.472    lpgbtfpga_patternchecker_inst/ser320_clk_i
    SLICE_X91Y278        FDPE                                         r  lpgbtfpga_patternchecker_inst/reset320_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y278        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.521 f  lpgbtfpga_patternchecker_inst/reset320_s_reg/Q
                         net (fo=152, routed)         0.154     1.675    lpgbtfpga_patternchecker_inst/multi_elink_320mbps_gen[21].prbs7_8b_checker_inst/AR[0]
    SLICE_X93Y278        FDCE                                         f  lpgbtfpga_patternchecker_inst/multi_elink_320mbps_gen[21].prbs7_8b_checker_inst/err_s_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        1.584     1.749    lpgbtfpga_patternchecker_inst/multi_elink_320mbps_gen[21].prbs7_8b_checker_inst/ser320_clk_i
    SLICE_X93Y278        FDCE                                         r  lpgbtfpga_patternchecker_inst/multi_elink_320mbps_gen[21].prbs7_8b_checker_inst/err_s_reg[5]/C
                         clock pessimism             -0.187     1.562    
    SLICE_X93Y278        FDCE (Remov_CFF_SLICEL_C_CLR)
                                                      0.005     1.567    lpgbtfpga_patternchecker_inst/multi_elink_320mbps_gen[21].prbs7_8b_checker_inst/err_s_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.675    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 lpgbtfpga_patternchecker_inst/reset320_s_reg/C
                            (rising edge-triggered cell FDPE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            lpgbtfpga_patternchecker_inst/multi_elink_320mbps_gen[21].prbs7_8b_checker_inst/err_s_reg[7]/CLR
                            (removal check against rising-edge clock rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_1 rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.049ns (24.138%)  route 0.154ns (75.862%))
  Logic Levels:           0  
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.749ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Net Delay (Source):      1.354ns (routing 0.602ns, distribution 0.752ns)
  Clock Net Delay (Destination): 1.584ns (routing 0.678ns, distribution 0.906ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.018     0.018    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        1.354     1.472    lpgbtfpga_patternchecker_inst/ser320_clk_i
    SLICE_X91Y278        FDPE                                         r  lpgbtfpga_patternchecker_inst/reset320_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y278        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.521 f  lpgbtfpga_patternchecker_inst/reset320_s_reg/Q
                         net (fo=152, routed)         0.154     1.675    lpgbtfpga_patternchecker_inst/multi_elink_320mbps_gen[21].prbs7_8b_checker_inst/AR[0]
    SLICE_X93Y278        FDCE                                         f  lpgbtfpga_patternchecker_inst/multi_elink_320mbps_gen[21].prbs7_8b_checker_inst/err_s_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        1.584     1.749    lpgbtfpga_patternchecker_inst/multi_elink_320mbps_gen[21].prbs7_8b_checker_inst/ser320_clk_i
    SLICE_X93Y278        FDCE                                         r  lpgbtfpga_patternchecker_inst/multi_elink_320mbps_gen[21].prbs7_8b_checker_inst/err_s_reg[7]/C
                         clock pessimism             -0.187     1.562    
    SLICE_X93Y278        FDCE (Remov_BFF_SLICEL_C_CLR)
                                                      0.005     1.567    lpgbtfpga_patternchecker_inst/multi_elink_320mbps_gen[21].prbs7_8b_checker_inst/err_s_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.675    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 lpgbtfpga_patternchecker_inst/reset320_s_reg/C
                            (rising edge-triggered cell FDPE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            lpgbtfpga_patternchecker_inst/multi_elink_320mbps_gen[21].prbs7_8b_checker_inst/feedback_reg_reg[1]/CLR
                            (removal check against rising-edge clock rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_1 rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.049ns (24.138%)  route 0.154ns (75.862%))
  Logic Levels:           0  
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.749ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Net Delay (Source):      1.354ns (routing 0.602ns, distribution 0.752ns)
  Clock Net Delay (Destination): 1.584ns (routing 0.678ns, distribution 0.906ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.018     0.018    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        1.354     1.472    lpgbtfpga_patternchecker_inst/ser320_clk_i
    SLICE_X91Y278        FDPE                                         r  lpgbtfpga_patternchecker_inst/reset320_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y278        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.521 f  lpgbtfpga_patternchecker_inst/reset320_s_reg/Q
                         net (fo=152, routed)         0.154     1.675    lpgbtfpga_patternchecker_inst/multi_elink_320mbps_gen[21].prbs7_8b_checker_inst/AR[0]
    SLICE_X93Y278        FDCE                                         f  lpgbtfpga_patternchecker_inst/multi_elink_320mbps_gen[21].prbs7_8b_checker_inst/feedback_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        1.584     1.749    lpgbtfpga_patternchecker_inst/multi_elink_320mbps_gen[21].prbs7_8b_checker_inst/ser320_clk_i
    SLICE_X93Y278        FDCE                                         r  lpgbtfpga_patternchecker_inst/multi_elink_320mbps_gen[21].prbs7_8b_checker_inst/feedback_reg_reg[1]/C
                         clock pessimism             -0.187     1.562    
    SLICE_X93Y278        FDCE (Remov_AFF2_SLICEL_C_CLR)
                                                      0.005     1.567    lpgbtfpga_patternchecker_inst/multi_elink_320mbps_gen[21].prbs7_8b_checker_inst/feedback_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.675    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 lpgbtfpga_patternchecker_inst/reset320_s_reg/C
                            (rising edge-triggered cell FDPE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            lpgbtfpga_patternchecker_inst/multi_elink_320mbps_gen[21].prbs7_8b_checker_inst/feedback_reg_reg[5]/CLR
                            (removal check against rising-edge clock rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_1 rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.049ns (24.138%)  route 0.154ns (75.862%))
  Logic Levels:           0  
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.749ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Net Delay (Source):      1.354ns (routing 0.602ns, distribution 0.752ns)
  Clock Net Delay (Destination): 1.584ns (routing 0.678ns, distribution 0.906ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.018     0.018    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        1.354     1.472    lpgbtfpga_patternchecker_inst/ser320_clk_i
    SLICE_X91Y278        FDPE                                         r  lpgbtfpga_patternchecker_inst/reset320_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y278        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.521 f  lpgbtfpga_patternchecker_inst/reset320_s_reg/Q
                         net (fo=152, routed)         0.154     1.675    lpgbtfpga_patternchecker_inst/multi_elink_320mbps_gen[21].prbs7_8b_checker_inst/AR[0]
    SLICE_X93Y278        FDCE                                         f  lpgbtfpga_patternchecker_inst/multi_elink_320mbps_gen[21].prbs7_8b_checker_inst/feedback_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        1.584     1.749    lpgbtfpga_patternchecker_inst/multi_elink_320mbps_gen[21].prbs7_8b_checker_inst/ser320_clk_i
    SLICE_X93Y278        FDCE                                         r  lpgbtfpga_patternchecker_inst/multi_elink_320mbps_gen[21].prbs7_8b_checker_inst/feedback_reg_reg[5]/C
                         clock pessimism             -0.187     1.562    
    SLICE_X93Y278        FDCE (Remov_CFF2_SLICEL_C_CLR)
                                                      0.005     1.567    lpgbtfpga_patternchecker_inst/multi_elink_320mbps_gen[21].prbs7_8b_checker_inst/feedback_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.675    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 lpgbtfpga_patternchecker_inst/reset320_s_reg/C
                            (rising edge-triggered cell FDPE clocked by rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            lpgbtfpga_patternchecker_inst/multi_elink_320mbps_gen[21].prbs7_8b_checker_inst/feedback_reg_reg[7]/CLR
                            (removal check against rising-edge clock rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_1 rise@0.000ns - rxoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.049ns (24.138%)  route 0.154ns (75.862%))
  Logic Levels:           0  
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.749ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Net Delay (Source):      1.354ns (routing 0.602ns, distribution 0.752ns)
  Clock Net Delay (Destination): 1.584ns (routing 0.678ns, distribution 0.906ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.018     0.018    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        1.354     1.472    lpgbtfpga_patternchecker_inst/ser320_clk_i
    SLICE_X91Y278        FDPE                                         r  lpgbtfpga_patternchecker_inst/reset320_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y278        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.521 f  lpgbtfpga_patternchecker_inst/reset320_s_reg/Q
                         net (fo=152, routed)         0.154     1.675    lpgbtfpga_patternchecker_inst/multi_elink_320mbps_gen[21].prbs7_8b_checker_inst/AR[0]
    SLICE_X93Y278        FDCE                                         f  lpgbtfpga_patternchecker_inst/multi_elink_320mbps_gen[21].prbs7_8b_checker_inst/feedback_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        1.584     1.749    lpgbtfpga_patternchecker_inst/multi_elink_320mbps_gen[21].prbs7_8b_checker_inst/ser320_clk_i
    SLICE_X93Y278        FDCE                                         r  lpgbtfpga_patternchecker_inst/multi_elink_320mbps_gen[21].prbs7_8b_checker_inst/feedback_reg_reg[7]/C
                         clock pessimism             -0.187     1.562    
    SLICE_X93Y278        FDCE (Remov_BFF2_SLICEL_C_CLR)
                                                      0.005     1.567    lpgbtfpga_patternchecker_inst/multi_elink_320mbps_gen[21].prbs7_8b_checker_inst/feedback_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.675    
  -------------------------------------------------------------------
                         slack                                  0.108    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  txoutclk_out[0]_1
  To Clock:  rxoutclk_out[0]_1

Setup :            0  Failing Endpoints,  Worst Slack        0.567ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.247ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.567ns  (required time - arrival time)
  Source:                 payload/example/lpGBT_SCA_rst_cmd_strb1_s_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            payload/example/lpGBTsc_inst/ic_inst/rx_inst/ic_rx_fifo_inst/mem_arr_reg[11][0]/CLR
                            (recovery check against rising-edge clock rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.125ns  (rxoutclk_out[0]_1 rise@3.125ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        2.149ns  (logic 0.230ns (10.703%)  route 1.919ns (89.297%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.850ns = ( 5.975 - 3.125 ) 
    Source Clock Delay      (SCD):    3.142ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.745ns (routing 1.144ns, distribution 1.601ns)
  Clock Net Delay (Destination): 2.521ns (routing 1.043ns, distribution 1.478ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.082     0.082    lpgbtFpga_top_inst/mgt_inst/txoutclk_sig
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  lpgbtFpga_top_inst/mgt_inst/txWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1050, routed)        2.745     3.142    payload/example/clk_mgtTxClk_o
    SLICE_X81Y264        FDRE                                         r  payload/example/lpGBT_SCA_rst_cmd_strb1_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y264        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     3.256 f  payload/example/lpGBT_SCA_rst_cmd_strb1_s_reg/Q
                         net (fo=191, routed)         0.813     4.069    payload/example/lpGBTsc_inst/ic_inst/rx_inst/ic_rx_fifo_inst/lpGBT_SCA_rst_cmd_strb1_s
    SLICE_X87Y240        LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.116     4.185 f  payload/example/lpGBTsc_inst/ic_inst/rx_inst/ic_rx_fifo_inst/ongoing_i_2__0/O
                         net (fo=132, routed)         1.106     5.291    payload/example/lpGBTsc_inst/ic_inst/rx_inst/ic_rx_fifo_inst/AR[0]
    SLICE_X97Y237        FDCE                                         f  payload/example/lpGBTsc_inst/ic_inst/rx_inst/ic_rx_fifo_inst/mem_arr_reg[11][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      3.125     3.125 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     3.125 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     3.171    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.454 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        2.521     5.975    payload/example/lpGBTsc_inst/ic_inst/rx_inst/ic_rx_fifo_inst/uplinkClk_o
    SLICE_X97Y237        FDCE                                         r  payload/example/lpGBTsc_inst/ic_inst/rx_inst/ic_rx_fifo_inst/mem_arr_reg[11][0]/C
                         clock pessimism              0.000     5.975    
                         clock uncertainty           -0.035     5.940    
    SLICE_X97Y237        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.082     5.858    payload/example/lpGBTsc_inst/ic_inst/rx_inst/ic_rx_fifo_inst/mem_arr_reg[11][0]
  -------------------------------------------------------------------
                         required time                          5.858    
                         arrival time                          -5.291    
  -------------------------------------------------------------------
                         slack                                  0.567    

Slack (MET) :             0.656ns  (required time - arrival time)
  Source:                 payload/example/lpGBT_SCA_rst_cmd_strb1_s_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            payload/example/lpGBTsc_inst/ic_inst/rx_inst/ic_rx_fifo_inst/mem_arr_reg[0][7]/CLR
                            (recovery check against rising-edge clock rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.125ns  (rxoutclk_out[0]_1 rise@3.125ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        2.076ns  (logic 0.230ns (11.079%)  route 1.846ns (88.921%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.866ns = ( 5.991 - 3.125 ) 
    Source Clock Delay      (SCD):    3.142ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.745ns (routing 1.144ns, distribution 1.601ns)
  Clock Net Delay (Destination): 2.537ns (routing 1.043ns, distribution 1.494ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.082     0.082    lpgbtFpga_top_inst/mgt_inst/txoutclk_sig
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  lpgbtFpga_top_inst/mgt_inst/txWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1050, routed)        2.745     3.142    payload/example/clk_mgtTxClk_o
    SLICE_X81Y264        FDRE                                         r  payload/example/lpGBT_SCA_rst_cmd_strb1_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y264        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     3.256 f  payload/example/lpGBT_SCA_rst_cmd_strb1_s_reg/Q
                         net (fo=191, routed)         0.813     4.069    payload/example/lpGBTsc_inst/ic_inst/rx_inst/ic_rx_fifo_inst/lpGBT_SCA_rst_cmd_strb1_s
    SLICE_X87Y240        LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.116     4.185 f  payload/example/lpGBTsc_inst/ic_inst/rx_inst/ic_rx_fifo_inst/ongoing_i_2__0/O
                         net (fo=132, routed)         1.033     5.218    payload/example/lpGBTsc_inst/ic_inst/rx_inst/ic_rx_fifo_inst/AR[0]
    SLICE_X98Y233        FDCE                                         f  payload/example/lpGBTsc_inst/ic_inst/rx_inst/ic_rx_fifo_inst/mem_arr_reg[0][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      3.125     3.125 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     3.125 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     3.171    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.454 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        2.537     5.991    payload/example/lpGBTsc_inst/ic_inst/rx_inst/ic_rx_fifo_inst/uplinkClk_o
    SLICE_X98Y233        FDCE                                         r  payload/example/lpGBTsc_inst/ic_inst/rx_inst/ic_rx_fifo_inst/mem_arr_reg[0][7]/C
                         clock pessimism              0.000     5.991    
                         clock uncertainty           -0.035     5.956    
    SLICE_X98Y233        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.082     5.874    payload/example/lpGBTsc_inst/ic_inst/rx_inst/ic_rx_fifo_inst/mem_arr_reg[0][7]
  -------------------------------------------------------------------
                         required time                          5.874    
                         arrival time                          -5.218    
  -------------------------------------------------------------------
                         slack                                  0.656    

Slack (MET) :             0.656ns  (required time - arrival time)
  Source:                 payload/example/lpGBT_SCA_rst_cmd_strb1_s_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            payload/example/lpGBTsc_inst/ic_inst/rx_inst/ic_rx_fifo_inst/mem_arr_reg[3][7]/CLR
                            (recovery check against rising-edge clock rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.125ns  (rxoutclk_out[0]_1 rise@3.125ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        2.076ns  (logic 0.230ns (11.079%)  route 1.846ns (88.921%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.866ns = ( 5.991 - 3.125 ) 
    Source Clock Delay      (SCD):    3.142ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.745ns (routing 1.144ns, distribution 1.601ns)
  Clock Net Delay (Destination): 2.537ns (routing 1.043ns, distribution 1.494ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.082     0.082    lpgbtFpga_top_inst/mgt_inst/txoutclk_sig
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  lpgbtFpga_top_inst/mgt_inst/txWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1050, routed)        2.745     3.142    payload/example/clk_mgtTxClk_o
    SLICE_X81Y264        FDRE                                         r  payload/example/lpGBT_SCA_rst_cmd_strb1_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y264        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     3.256 f  payload/example/lpGBT_SCA_rst_cmd_strb1_s_reg/Q
                         net (fo=191, routed)         0.813     4.069    payload/example/lpGBTsc_inst/ic_inst/rx_inst/ic_rx_fifo_inst/lpGBT_SCA_rst_cmd_strb1_s
    SLICE_X87Y240        LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.116     4.185 f  payload/example/lpGBTsc_inst/ic_inst/rx_inst/ic_rx_fifo_inst/ongoing_i_2__0/O
                         net (fo=132, routed)         1.033     5.218    payload/example/lpGBTsc_inst/ic_inst/rx_inst/ic_rx_fifo_inst/AR[0]
    SLICE_X98Y233        FDCE                                         f  payload/example/lpGBTsc_inst/ic_inst/rx_inst/ic_rx_fifo_inst/mem_arr_reg[3][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      3.125     3.125 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     3.125 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     3.171    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.454 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        2.537     5.991    payload/example/lpGBTsc_inst/ic_inst/rx_inst/ic_rx_fifo_inst/uplinkClk_o
    SLICE_X98Y233        FDCE                                         r  payload/example/lpGBTsc_inst/ic_inst/rx_inst/ic_rx_fifo_inst/mem_arr_reg[3][7]/C
                         clock pessimism              0.000     5.991    
                         clock uncertainty           -0.035     5.956    
    SLICE_X98Y233        FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.082     5.874    payload/example/lpGBTsc_inst/ic_inst/rx_inst/ic_rx_fifo_inst/mem_arr_reg[3][7]
  -------------------------------------------------------------------
                         required time                          5.874    
                         arrival time                          -5.218    
  -------------------------------------------------------------------
                         slack                                  0.656    

Slack (MET) :             0.658ns  (required time - arrival time)
  Source:                 payload/example/lpGBT_SCA_rst_cmd_strb1_s_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            payload/example/lpGBTsc_inst/ic_inst/rx_inst/ic_rx_fifo_inst/mem_arr_reg[8][5]/CLR
                            (recovery check against rising-edge clock rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.125ns  (rxoutclk_out[0]_1 rise@3.125ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        2.078ns  (logic 0.230ns (11.068%)  route 1.848ns (88.932%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.870ns = ( 5.995 - 3.125 ) 
    Source Clock Delay      (SCD):    3.142ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.745ns (routing 1.144ns, distribution 1.601ns)
  Clock Net Delay (Destination): 2.541ns (routing 1.043ns, distribution 1.498ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.082     0.082    lpgbtFpga_top_inst/mgt_inst/txoutclk_sig
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  lpgbtFpga_top_inst/mgt_inst/txWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1050, routed)        2.745     3.142    payload/example/clk_mgtTxClk_o
    SLICE_X81Y264        FDRE                                         r  payload/example/lpGBT_SCA_rst_cmd_strb1_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y264        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     3.256 f  payload/example/lpGBT_SCA_rst_cmd_strb1_s_reg/Q
                         net (fo=191, routed)         0.813     4.069    payload/example/lpGBTsc_inst/ic_inst/rx_inst/ic_rx_fifo_inst/lpGBT_SCA_rst_cmd_strb1_s
    SLICE_X87Y240        LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.116     4.185 f  payload/example/lpGBTsc_inst/ic_inst/rx_inst/ic_rx_fifo_inst/ongoing_i_2__0/O
                         net (fo=132, routed)         1.035     5.220    payload/example/lpGBTsc_inst/ic_inst/rx_inst/ic_rx_fifo_inst/AR[0]
    SLICE_X99Y233        FDCE                                         f  payload/example/lpGBTsc_inst/ic_inst/rx_inst/ic_rx_fifo_inst/mem_arr_reg[8][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      3.125     3.125 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     3.125 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     3.171    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.454 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        2.541     5.995    payload/example/lpGBTsc_inst/ic_inst/rx_inst/ic_rx_fifo_inst/uplinkClk_o
    SLICE_X99Y233        FDCE                                         r  payload/example/lpGBTsc_inst/ic_inst/rx_inst/ic_rx_fifo_inst/mem_arr_reg[8][5]/C
                         clock pessimism              0.000     5.995    
                         clock uncertainty           -0.035     5.960    
    SLICE_X99Y233        FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.082     5.878    payload/example/lpGBTsc_inst/ic_inst/rx_inst/ic_rx_fifo_inst/mem_arr_reg[8][5]
  -------------------------------------------------------------------
                         required time                          5.878    
                         arrival time                          -5.220    
  -------------------------------------------------------------------
                         slack                                  0.658    

Slack (MET) :             0.658ns  (required time - arrival time)
  Source:                 payload/example/lpGBT_SCA_rst_cmd_strb1_s_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            payload/example/lpGBTsc_inst/ic_inst/rx_inst/ic_rx_fifo_inst/mem_arr_reg[8][7]/CLR
                            (recovery check against rising-edge clock rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.125ns  (rxoutclk_out[0]_1 rise@3.125ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        2.078ns  (logic 0.230ns (11.068%)  route 1.848ns (88.932%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.870ns = ( 5.995 - 3.125 ) 
    Source Clock Delay      (SCD):    3.142ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.745ns (routing 1.144ns, distribution 1.601ns)
  Clock Net Delay (Destination): 2.541ns (routing 1.043ns, distribution 1.498ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.082     0.082    lpgbtFpga_top_inst/mgt_inst/txoutclk_sig
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  lpgbtFpga_top_inst/mgt_inst/txWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1050, routed)        2.745     3.142    payload/example/clk_mgtTxClk_o
    SLICE_X81Y264        FDRE                                         r  payload/example/lpGBT_SCA_rst_cmd_strb1_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y264        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     3.256 f  payload/example/lpGBT_SCA_rst_cmd_strb1_s_reg/Q
                         net (fo=191, routed)         0.813     4.069    payload/example/lpGBTsc_inst/ic_inst/rx_inst/ic_rx_fifo_inst/lpGBT_SCA_rst_cmd_strb1_s
    SLICE_X87Y240        LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.116     4.185 f  payload/example/lpGBTsc_inst/ic_inst/rx_inst/ic_rx_fifo_inst/ongoing_i_2__0/O
                         net (fo=132, routed)         1.035     5.220    payload/example/lpGBTsc_inst/ic_inst/rx_inst/ic_rx_fifo_inst/AR[0]
    SLICE_X99Y233        FDCE                                         f  payload/example/lpGBTsc_inst/ic_inst/rx_inst/ic_rx_fifo_inst/mem_arr_reg[8][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      3.125     3.125 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     3.125 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     3.171    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.454 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        2.541     5.995    payload/example/lpGBTsc_inst/ic_inst/rx_inst/ic_rx_fifo_inst/uplinkClk_o
    SLICE_X99Y233        FDCE                                         r  payload/example/lpGBTsc_inst/ic_inst/rx_inst/ic_rx_fifo_inst/mem_arr_reg[8][7]/C
                         clock pessimism              0.000     5.995    
                         clock uncertainty           -0.035     5.960    
    SLICE_X99Y233        FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.082     5.878    payload/example/lpGBTsc_inst/ic_inst/rx_inst/ic_rx_fifo_inst/mem_arr_reg[8][7]
  -------------------------------------------------------------------
                         required time                          5.878    
                         arrival time                          -5.220    
  -------------------------------------------------------------------
                         slack                                  0.658    

Slack (MET) :             0.658ns  (required time - arrival time)
  Source:                 payload/example/lpGBT_SCA_rst_cmd_strb1_s_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            payload/example/lpGBTsc_inst/ic_inst/rx_inst/ic_rx_fifo_inst/mem_arr_reg[9][5]/CLR
                            (recovery check against rising-edge clock rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.125ns  (rxoutclk_out[0]_1 rise@3.125ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        2.078ns  (logic 0.230ns (11.068%)  route 1.848ns (88.932%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.870ns = ( 5.995 - 3.125 ) 
    Source Clock Delay      (SCD):    3.142ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.745ns (routing 1.144ns, distribution 1.601ns)
  Clock Net Delay (Destination): 2.541ns (routing 1.043ns, distribution 1.498ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.082     0.082    lpgbtFpga_top_inst/mgt_inst/txoutclk_sig
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  lpgbtFpga_top_inst/mgt_inst/txWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1050, routed)        2.745     3.142    payload/example/clk_mgtTxClk_o
    SLICE_X81Y264        FDRE                                         r  payload/example/lpGBT_SCA_rst_cmd_strb1_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y264        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     3.256 f  payload/example/lpGBT_SCA_rst_cmd_strb1_s_reg/Q
                         net (fo=191, routed)         0.813     4.069    payload/example/lpGBTsc_inst/ic_inst/rx_inst/ic_rx_fifo_inst/lpGBT_SCA_rst_cmd_strb1_s
    SLICE_X87Y240        LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.116     4.185 f  payload/example/lpGBTsc_inst/ic_inst/rx_inst/ic_rx_fifo_inst/ongoing_i_2__0/O
                         net (fo=132, routed)         1.035     5.220    payload/example/lpGBTsc_inst/ic_inst/rx_inst/ic_rx_fifo_inst/AR[0]
    SLICE_X99Y233        FDCE                                         f  payload/example/lpGBTsc_inst/ic_inst/rx_inst/ic_rx_fifo_inst/mem_arr_reg[9][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      3.125     3.125 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     3.125 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     3.171    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.454 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        2.541     5.995    payload/example/lpGBTsc_inst/ic_inst/rx_inst/ic_rx_fifo_inst/uplinkClk_o
    SLICE_X99Y233        FDCE                                         r  payload/example/lpGBTsc_inst/ic_inst/rx_inst/ic_rx_fifo_inst/mem_arr_reg[9][5]/C
                         clock pessimism              0.000     5.995    
                         clock uncertainty           -0.035     5.960    
    SLICE_X99Y233        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.082     5.878    payload/example/lpGBTsc_inst/ic_inst/rx_inst/ic_rx_fifo_inst/mem_arr_reg[9][5]
  -------------------------------------------------------------------
                         required time                          5.878    
                         arrival time                          -5.220    
  -------------------------------------------------------------------
                         slack                                  0.658    

Slack (MET) :             0.658ns  (required time - arrival time)
  Source:                 payload/example/lpGBT_SCA_rst_cmd_strb1_s_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            payload/example/lpGBTsc_inst/ic_inst/rx_inst/ic_rx_fifo_inst/mem_arr_reg[9][7]/CLR
                            (recovery check against rising-edge clock rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.125ns  (rxoutclk_out[0]_1 rise@3.125ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        2.078ns  (logic 0.230ns (11.068%)  route 1.848ns (88.932%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.870ns = ( 5.995 - 3.125 ) 
    Source Clock Delay      (SCD):    3.142ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.745ns (routing 1.144ns, distribution 1.601ns)
  Clock Net Delay (Destination): 2.541ns (routing 1.043ns, distribution 1.498ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.082     0.082    lpgbtFpga_top_inst/mgt_inst/txoutclk_sig
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  lpgbtFpga_top_inst/mgt_inst/txWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1050, routed)        2.745     3.142    payload/example/clk_mgtTxClk_o
    SLICE_X81Y264        FDRE                                         r  payload/example/lpGBT_SCA_rst_cmd_strb1_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y264        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     3.256 f  payload/example/lpGBT_SCA_rst_cmd_strb1_s_reg/Q
                         net (fo=191, routed)         0.813     4.069    payload/example/lpGBTsc_inst/ic_inst/rx_inst/ic_rx_fifo_inst/lpGBT_SCA_rst_cmd_strb1_s
    SLICE_X87Y240        LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.116     4.185 f  payload/example/lpGBTsc_inst/ic_inst/rx_inst/ic_rx_fifo_inst/ongoing_i_2__0/O
                         net (fo=132, routed)         1.035     5.220    payload/example/lpGBTsc_inst/ic_inst/rx_inst/ic_rx_fifo_inst/AR[0]
    SLICE_X99Y233        FDCE                                         f  payload/example/lpGBTsc_inst/ic_inst/rx_inst/ic_rx_fifo_inst/mem_arr_reg[9][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      3.125     3.125 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     3.125 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     3.171    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.454 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        2.541     5.995    payload/example/lpGBTsc_inst/ic_inst/rx_inst/ic_rx_fifo_inst/uplinkClk_o
    SLICE_X99Y233        FDCE                                         r  payload/example/lpGBTsc_inst/ic_inst/rx_inst/ic_rx_fifo_inst/mem_arr_reg[9][7]/C
                         clock pessimism              0.000     5.995    
                         clock uncertainty           -0.035     5.960    
    SLICE_X99Y233        FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.082     5.878    payload/example/lpGBTsc_inst/ic_inst/rx_inst/ic_rx_fifo_inst/mem_arr_reg[9][7]
  -------------------------------------------------------------------
                         required time                          5.878    
                         arrival time                          -5.220    
  -------------------------------------------------------------------
                         slack                                  0.658    

Slack (MET) :             0.664ns  (required time - arrival time)
  Source:                 payload/example/lpGBT_SCA_rst_cmd_strb1_s_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            payload/example/lpGBTsc_inst/ic_inst/rx_inst/ic_rx_fifo_inst/mem_arr_reg[1][7]/CLR
                            (recovery check against rising-edge clock rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.125ns  (rxoutclk_out[0]_1 rise@3.125ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        2.066ns  (logic 0.230ns (11.133%)  route 1.836ns (88.867%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.864ns = ( 5.989 - 3.125 ) 
    Source Clock Delay      (SCD):    3.142ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.745ns (routing 1.144ns, distribution 1.601ns)
  Clock Net Delay (Destination): 2.535ns (routing 1.043ns, distribution 1.492ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.082     0.082    lpgbtFpga_top_inst/mgt_inst/txoutclk_sig
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  lpgbtFpga_top_inst/mgt_inst/txWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1050, routed)        2.745     3.142    payload/example/clk_mgtTxClk_o
    SLICE_X81Y264        FDRE                                         r  payload/example/lpGBT_SCA_rst_cmd_strb1_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y264        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     3.256 f  payload/example/lpGBT_SCA_rst_cmd_strb1_s_reg/Q
                         net (fo=191, routed)         0.813     4.069    payload/example/lpGBTsc_inst/ic_inst/rx_inst/ic_rx_fifo_inst/lpGBT_SCA_rst_cmd_strb1_s
    SLICE_X87Y240        LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.116     4.185 f  payload/example/lpGBTsc_inst/ic_inst/rx_inst/ic_rx_fifo_inst/ongoing_i_2__0/O
                         net (fo=132, routed)         1.023     5.208    payload/example/lpGBTsc_inst/ic_inst/rx_inst/ic_rx_fifo_inst/AR[0]
    SLICE_X98Y233        FDCE                                         f  payload/example/lpGBTsc_inst/ic_inst/rx_inst/ic_rx_fifo_inst/mem_arr_reg[1][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      3.125     3.125 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     3.125 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     3.171    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.454 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        2.535     5.989    payload/example/lpGBTsc_inst/ic_inst/rx_inst/ic_rx_fifo_inst/uplinkClk_o
    SLICE_X98Y233        FDCE                                         r  payload/example/lpGBTsc_inst/ic_inst/rx_inst/ic_rx_fifo_inst/mem_arr_reg[1][7]/C
                         clock pessimism              0.000     5.989    
                         clock uncertainty           -0.035     5.954    
    SLICE_X98Y233        FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.082     5.872    payload/example/lpGBTsc_inst/ic_inst/rx_inst/ic_rx_fifo_inst/mem_arr_reg[1][7]
  -------------------------------------------------------------------
                         required time                          5.872    
                         arrival time                          -5.208    
  -------------------------------------------------------------------
                         slack                                  0.664    

Slack (MET) :             0.664ns  (required time - arrival time)
  Source:                 payload/example/lpGBT_SCA_rst_cmd_strb1_s_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            payload/example/lpGBTsc_inst/ic_inst/rx_inst/ic_rx_fifo_inst/mem_arr_reg[2][7]/CLR
                            (recovery check against rising-edge clock rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.125ns  (rxoutclk_out[0]_1 rise@3.125ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        2.066ns  (logic 0.230ns (11.133%)  route 1.836ns (88.867%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.864ns = ( 5.989 - 3.125 ) 
    Source Clock Delay      (SCD):    3.142ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.745ns (routing 1.144ns, distribution 1.601ns)
  Clock Net Delay (Destination): 2.535ns (routing 1.043ns, distribution 1.492ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.082     0.082    lpgbtFpga_top_inst/mgt_inst/txoutclk_sig
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  lpgbtFpga_top_inst/mgt_inst/txWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1050, routed)        2.745     3.142    payload/example/clk_mgtTxClk_o
    SLICE_X81Y264        FDRE                                         r  payload/example/lpGBT_SCA_rst_cmd_strb1_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y264        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     3.256 f  payload/example/lpGBT_SCA_rst_cmd_strb1_s_reg/Q
                         net (fo=191, routed)         0.813     4.069    payload/example/lpGBTsc_inst/ic_inst/rx_inst/ic_rx_fifo_inst/lpGBT_SCA_rst_cmd_strb1_s
    SLICE_X87Y240        LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.116     4.185 f  payload/example/lpGBTsc_inst/ic_inst/rx_inst/ic_rx_fifo_inst/ongoing_i_2__0/O
                         net (fo=132, routed)         1.023     5.208    payload/example/lpGBTsc_inst/ic_inst/rx_inst/ic_rx_fifo_inst/AR[0]
    SLICE_X98Y233        FDCE                                         f  payload/example/lpGBTsc_inst/ic_inst/rx_inst/ic_rx_fifo_inst/mem_arr_reg[2][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      3.125     3.125 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     3.125 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     3.171    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.454 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        2.535     5.989    payload/example/lpGBTsc_inst/ic_inst/rx_inst/ic_rx_fifo_inst/uplinkClk_o
    SLICE_X98Y233        FDCE                                         r  payload/example/lpGBTsc_inst/ic_inst/rx_inst/ic_rx_fifo_inst/mem_arr_reg[2][7]/C
                         clock pessimism              0.000     5.989    
                         clock uncertainty           -0.035     5.954    
    SLICE_X98Y233        FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.082     5.872    payload/example/lpGBTsc_inst/ic_inst/rx_inst/ic_rx_fifo_inst/mem_arr_reg[2][7]
  -------------------------------------------------------------------
                         required time                          5.872    
                         arrival time                          -5.208    
  -------------------------------------------------------------------
                         slack                                  0.664    

Slack (MET) :             0.666ns  (required time - arrival time)
  Source:                 payload/example/lpGBT_SCA_rst_cmd_strb1_s_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            payload/example/lpGBTsc_inst/ic_inst/rx_inst/ic_rx_fifo_inst/mem_arr_reg[10][5]/CLR
                            (recovery check against rising-edge clock rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.125ns  (rxoutclk_out[0]_1 rise@3.125ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        2.068ns  (logic 0.230ns (11.122%)  route 1.838ns (88.878%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.868ns = ( 5.993 - 3.125 ) 
    Source Clock Delay      (SCD):    3.142ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.745ns (routing 1.144ns, distribution 1.601ns)
  Clock Net Delay (Destination): 2.539ns (routing 1.043ns, distribution 1.496ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.082     0.082    lpgbtFpga_top_inst/mgt_inst/txoutclk_sig
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  lpgbtFpga_top_inst/mgt_inst/txWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1050, routed)        2.745     3.142    payload/example/clk_mgtTxClk_o
    SLICE_X81Y264        FDRE                                         r  payload/example/lpGBT_SCA_rst_cmd_strb1_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y264        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     3.256 f  payload/example/lpGBT_SCA_rst_cmd_strb1_s_reg/Q
                         net (fo=191, routed)         0.813     4.069    payload/example/lpGBTsc_inst/ic_inst/rx_inst/ic_rx_fifo_inst/lpGBT_SCA_rst_cmd_strb1_s
    SLICE_X87Y240        LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.116     4.185 f  payload/example/lpGBTsc_inst/ic_inst/rx_inst/ic_rx_fifo_inst/ongoing_i_2__0/O
                         net (fo=132, routed)         1.025     5.210    payload/example/lpGBTsc_inst/ic_inst/rx_inst/ic_rx_fifo_inst/AR[0]
    SLICE_X99Y233        FDCE                                         f  payload/example/lpGBTsc_inst/ic_inst/rx_inst/ic_rx_fifo_inst/mem_arr_reg[10][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      3.125     3.125 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     3.125 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.046     3.171    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.454 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        2.539     5.993    payload/example/lpGBTsc_inst/ic_inst/rx_inst/ic_rx_fifo_inst/uplinkClk_o
    SLICE_X99Y233        FDCE                                         r  payload/example/lpGBTsc_inst/ic_inst/rx_inst/ic_rx_fifo_inst/mem_arr_reg[10][5]/C
                         clock pessimism              0.000     5.993    
                         clock uncertainty           -0.035     5.958    
    SLICE_X99Y233        FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.082     5.876    payload/example/lpGBTsc_inst/ic_inst/rx_inst/ic_rx_fifo_inst/mem_arr_reg[10][5]
  -------------------------------------------------------------------
                         required time                          5.876    
                         arrival time                          -5.210    
  -------------------------------------------------------------------
                         slack                                  0.666    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            lpgbtFpga_top_inst/mgt_inst/resetDoneSynch_rx/rst_in_out_reg/PRE
                            (removal check against rising-edge clock rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_1 rise@0.000ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.065ns (12.646%)  route 0.449ns (87.354%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.742ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.362ns (routing 0.602ns, distribution 0.760ns)
  Clock Net Delay (Destination): 1.577ns (routing 0.678ns, distribution 0.899ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.018     0.018    lpgbtFpga_top_inst/mgt_inst/txoutclk_sig
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  lpgbtFpga_top_inst/mgt_inst/txWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1050, routed)        1.362     1.480    lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/txusrclk2_in[0]
    SLICE_X100Y243       FDCE                                         r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y243       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.529 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/Q
                         net (fo=3, routed)           0.073     1.602    lpgbtFpga_top_inst/mgt_inst/resetDoneSynch_rx/gtwiz_reset_tx_done_out[0]
    SLICE_X100Y244       LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.016     1.618 f  lpgbtFpga_top_inst/mgt_inst/resetDoneSynch_rx/rst_in_meta_i_1/O
                         net (fo=5, routed)           0.376     1.994    lpgbtFpga_top_inst/mgt_inst/resetDoneSynch_rx/rst_in_meta_i_1_n_0
    SLICE_X100Y254       FDPE                                         f  lpgbtFpga_top_inst/mgt_inst/resetDoneSynch_rx/rst_in_out_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        1.577     1.742    lpgbtFpga_top_inst/mgt_inst/resetDoneSynch_rx/rst_in_out_reg_0
    SLICE_X100Y254       FDPE                                         r  lpgbtFpga_top_inst/mgt_inst/resetDoneSynch_rx/rst_in_out_reg/C
                         clock pessimism              0.000     1.742    
    SLICE_X100Y254       FDPE (Remov_AFF_SLICEM_C_PRE)
                                                      0.005     1.747    lpgbtFpga_top_inst/mgt_inst/resetDoneSynch_rx/rst_in_out_reg
  -------------------------------------------------------------------
                         required time                         -1.747    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            lpgbtFpga_top_inst/mgt_inst/resetDoneSynch_rx/rst_in_meta_reg/PRE
                            (removal check against rising-edge clock rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_1 rise@0.000ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.065ns (11.586%)  route 0.496ns (88.414%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.752ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.362ns (routing 0.602ns, distribution 0.760ns)
  Clock Net Delay (Destination): 1.587ns (routing 0.678ns, distribution 0.909ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.018     0.018    lpgbtFpga_top_inst/mgt_inst/txoutclk_sig
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  lpgbtFpga_top_inst/mgt_inst/txWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1050, routed)        1.362     1.480    lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/txusrclk2_in[0]
    SLICE_X100Y243       FDCE                                         r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y243       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.529 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/Q
                         net (fo=3, routed)           0.073     1.602    lpgbtFpga_top_inst/mgt_inst/resetDoneSynch_rx/gtwiz_reset_tx_done_out[0]
    SLICE_X100Y244       LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.016     1.618 f  lpgbtFpga_top_inst/mgt_inst/resetDoneSynch_rx/rst_in_meta_i_1/O
                         net (fo=5, routed)           0.423     2.041    lpgbtFpga_top_inst/mgt_inst/resetDoneSynch_rx/rst_in_meta_i_1_n_0
    SLICE_X100Y244       FDPE                                         f  lpgbtFpga_top_inst/mgt_inst/resetDoneSynch_rx/rst_in_meta_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        1.587     1.752    lpgbtFpga_top_inst/mgt_inst/resetDoneSynch_rx/rst_in_out_reg_0
    SLICE_X100Y244       FDPE                                         r  lpgbtFpga_top_inst/mgt_inst/resetDoneSynch_rx/rst_in_meta_reg/C
                         clock pessimism              0.000     1.752    
    SLICE_X100Y244       FDPE (Remov_EFF_SLICEM_C_PRE)
                                                      0.005     1.757    lpgbtFpga_top_inst/mgt_inst/resetDoneSynch_rx/rst_in_meta_reg
  -------------------------------------------------------------------
                         required time                         -1.757    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            lpgbtFpga_top_inst/mgt_inst/resetDoneSynch_rx/rst_in_sync1_reg/PRE
                            (removal check against rising-edge clock rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_1 rise@0.000ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.065ns (11.586%)  route 0.496ns (88.414%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.752ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.362ns (routing 0.602ns, distribution 0.760ns)
  Clock Net Delay (Destination): 1.587ns (routing 0.678ns, distribution 0.909ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.018     0.018    lpgbtFpga_top_inst/mgt_inst/txoutclk_sig
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  lpgbtFpga_top_inst/mgt_inst/txWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1050, routed)        1.362     1.480    lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/txusrclk2_in[0]
    SLICE_X100Y243       FDCE                                         r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y243       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.529 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/Q
                         net (fo=3, routed)           0.073     1.602    lpgbtFpga_top_inst/mgt_inst/resetDoneSynch_rx/gtwiz_reset_tx_done_out[0]
    SLICE_X100Y244       LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.016     1.618 f  lpgbtFpga_top_inst/mgt_inst/resetDoneSynch_rx/rst_in_meta_i_1/O
                         net (fo=5, routed)           0.423     2.041    lpgbtFpga_top_inst/mgt_inst/resetDoneSynch_rx/rst_in_meta_i_1_n_0
    SLICE_X100Y244       FDPE                                         f  lpgbtFpga_top_inst/mgt_inst/resetDoneSynch_rx/rst_in_sync1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        1.587     1.752    lpgbtFpga_top_inst/mgt_inst/resetDoneSynch_rx/rst_in_out_reg_0
    SLICE_X100Y244       FDPE                                         r  lpgbtFpga_top_inst/mgt_inst/resetDoneSynch_rx/rst_in_sync1_reg/C
                         clock pessimism              0.000     1.752    
    SLICE_X100Y244       FDPE (Remov_FFF_SLICEM_C_PRE)
                                                      0.005     1.757    lpgbtFpga_top_inst/mgt_inst/resetDoneSynch_rx/rst_in_sync1_reg
  -------------------------------------------------------------------
                         required time                         -1.757    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            lpgbtFpga_top_inst/mgt_inst/resetDoneSynch_rx/rst_in_sync2_reg/PRE
                            (removal check against rising-edge clock rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_1 rise@0.000ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.065ns (11.586%)  route 0.496ns (88.414%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.752ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.362ns (routing 0.602ns, distribution 0.760ns)
  Clock Net Delay (Destination): 1.587ns (routing 0.678ns, distribution 0.909ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.018     0.018    lpgbtFpga_top_inst/mgt_inst/txoutclk_sig
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  lpgbtFpga_top_inst/mgt_inst/txWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1050, routed)        1.362     1.480    lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/txusrclk2_in[0]
    SLICE_X100Y243       FDCE                                         r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y243       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.529 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/Q
                         net (fo=3, routed)           0.073     1.602    lpgbtFpga_top_inst/mgt_inst/resetDoneSynch_rx/gtwiz_reset_tx_done_out[0]
    SLICE_X100Y244       LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.016     1.618 f  lpgbtFpga_top_inst/mgt_inst/resetDoneSynch_rx/rst_in_meta_i_1/O
                         net (fo=5, routed)           0.423     2.041    lpgbtFpga_top_inst/mgt_inst/resetDoneSynch_rx/rst_in_meta_i_1_n_0
    SLICE_X100Y244       FDPE                                         f  lpgbtFpga_top_inst/mgt_inst/resetDoneSynch_rx/rst_in_sync2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        1.587     1.752    lpgbtFpga_top_inst/mgt_inst/resetDoneSynch_rx/rst_in_out_reg_0
    SLICE_X100Y244       FDPE                                         r  lpgbtFpga_top_inst/mgt_inst/resetDoneSynch_rx/rst_in_sync2_reg/C
                         clock pessimism              0.000     1.752    
    SLICE_X100Y244       FDPE (Remov_FFF2_SLICEM_C_PRE)
                                                      0.005     1.757    lpgbtFpga_top_inst/mgt_inst/resetDoneSynch_rx/rst_in_sync2_reg
  -------------------------------------------------------------------
                         required time                         -1.757    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            lpgbtFpga_top_inst/mgt_inst/resetDoneSynch_rx/rst_in_sync3_reg/PRE
                            (removal check against rising-edge clock rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_1 rise@0.000ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.065ns (11.586%)  route 0.496ns (88.414%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.752ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.362ns (routing 0.602ns, distribution 0.760ns)
  Clock Net Delay (Destination): 1.587ns (routing 0.678ns, distribution 0.909ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.018     0.018    lpgbtFpga_top_inst/mgt_inst/txoutclk_sig
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  lpgbtFpga_top_inst/mgt_inst/txWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1050, routed)        1.362     1.480    lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/txusrclk2_in[0]
    SLICE_X100Y243       FDCE                                         r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y243       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.529 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/Q
                         net (fo=3, routed)           0.073     1.602    lpgbtFpga_top_inst/mgt_inst/resetDoneSynch_rx/gtwiz_reset_tx_done_out[0]
    SLICE_X100Y244       LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.016     1.618 f  lpgbtFpga_top_inst/mgt_inst/resetDoneSynch_rx/rst_in_meta_i_1/O
                         net (fo=5, routed)           0.423     2.041    lpgbtFpga_top_inst/mgt_inst/resetDoneSynch_rx/rst_in_meta_i_1_n_0
    SLICE_X100Y244       FDPE                                         f  lpgbtFpga_top_inst/mgt_inst/resetDoneSynch_rx/rst_in_sync3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        1.587     1.752    lpgbtFpga_top_inst/mgt_inst/resetDoneSynch_rx/rst_in_out_reg_0
    SLICE_X100Y244       FDPE                                         r  lpgbtFpga_top_inst/mgt_inst/resetDoneSynch_rx/rst_in_sync3_reg/C
                         clock pessimism              0.000     1.752    
    SLICE_X100Y244       FDPE (Remov_GFF_SLICEM_C_PRE)
                                                      0.005     1.757    lpgbtFpga_top_inst/mgt_inst/resetDoneSynch_rx/rst_in_sync3_reg
  -------------------------------------------------------------------
                         required time                         -1.757    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 payload/example/start_write_to_gbtic_si_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            payload/example/lpGBTsc_inst/ic_inst/rx_inst/Deserializer_inst/cnter_reg[0]/CLR
                            (removal check against rising-edge clock rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_1 rise@0.000ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.079ns (12.887%)  route 0.534ns (87.113%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.715ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.349ns (routing 0.602ns, distribution 0.747ns)
  Clock Net Delay (Destination): 1.550ns (routing 0.678ns, distribution 0.872ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.018     0.018    lpgbtFpga_top_inst/mgt_inst/txoutclk_sig
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  lpgbtFpga_top_inst/mgt_inst/txWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1050, routed)        1.349     1.467    payload/example/clk_mgtTxClk_o
    SLICE_X91Y239        FDRE                                         r  payload/example/start_write_to_gbtic_si_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y239        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.516 f  payload/example/start_write_to_gbtic_si_reg/Q
                         net (fo=50, routed)          0.298     1.814    payload/example/lpGBTsc_inst/ic_inst/rx_inst/ic_rx_fifo_inst/start_write_to_gbtic_si
    SLICE_X87Y240        LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.030     1.844 f  payload/example/lpGBTsc_inst/ic_inst/rx_inst/ic_rx_fifo_inst/ongoing_i_2__0/O
                         net (fo=132, routed)         0.236     2.080    payload/example/lpGBTsc_inst/ic_inst/rx_inst/Deserializer_inst/AR[0]
    SLICE_X86Y241        FDCE                                         f  payload/example/lpGBTsc_inst/ic_inst/rx_inst/Deserializer_inst/cnter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        1.550     1.715    payload/example/lpGBTsc_inst/ic_inst/rx_inst/Deserializer_inst/uplinkClk_o
    SLICE_X86Y241        FDCE                                         r  payload/example/lpGBTsc_inst/ic_inst/rx_inst/Deserializer_inst/cnter_reg[0]/C
                         clock pessimism              0.000     1.715    
    SLICE_X86Y241        FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                      0.005     1.720    payload/example/lpGBTsc_inst/ic_inst/rx_inst/Deserializer_inst/cnter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.720    
                         arrival time                           2.080    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 payload/example/start_write_to_gbtic_si_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            payload/example/lpGBTsc_inst/ic_inst/rx_inst/Deserializer_inst/reg_reg[4]/CLR
                            (removal check against rising-edge clock rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_1 rise@0.000ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.079ns (13.015%)  route 0.528ns (86.985%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.232ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.699ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.349ns (routing 0.602ns, distribution 0.747ns)
  Clock Net Delay (Destination): 1.534ns (routing 0.678ns, distribution 0.856ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.018     0.018    lpgbtFpga_top_inst/mgt_inst/txoutclk_sig
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  lpgbtFpga_top_inst/mgt_inst/txWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1050, routed)        1.349     1.467    payload/example/clk_mgtTxClk_o
    SLICE_X91Y239        FDRE                                         r  payload/example/start_write_to_gbtic_si_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y239        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.516 f  payload/example/start_write_to_gbtic_si_reg/Q
                         net (fo=50, routed)          0.298     1.814    payload/example/lpGBTsc_inst/ic_inst/rx_inst/ic_rx_fifo_inst/start_write_to_gbtic_si
    SLICE_X87Y240        LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.030     1.844 f  payload/example/lpGBTsc_inst/ic_inst/rx_inst/ic_rx_fifo_inst/ongoing_i_2__0/O
                         net (fo=132, routed)         0.230     2.074    payload/example/lpGBTsc_inst/ic_inst/rx_inst/Deserializer_inst/AR[0]
    SLICE_X87Y238        FDCE                                         f  payload/example/lpGBTsc_inst/ic_inst/rx_inst/Deserializer_inst/reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        1.534     1.699    payload/example/lpGBTsc_inst/ic_inst/rx_inst/Deserializer_inst/uplinkClk_o
    SLICE_X87Y238        FDCE                                         r  payload/example/lpGBTsc_inst/ic_inst/rx_inst/Deserializer_inst/reg_reg[4]/C
                         clock pessimism              0.000     1.699    
    SLICE_X87Y238        FDCE (Remov_HFF_SLICEL_C_CLR)
                                                      0.005     1.704    payload/example/lpGBTsc_inst/ic_inst/rx_inst/Deserializer_inst/reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           2.074    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 payload/example/start_write_to_gbtic_si_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            payload/example/lpGBTsc_inst/ic_inst/rx_inst/Deserializer_inst/reg_reg[5]/CLR
                            (removal check against rising-edge clock rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_1 rise@0.000ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.079ns (13.015%)  route 0.528ns (86.985%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.232ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.699ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.349ns (routing 0.602ns, distribution 0.747ns)
  Clock Net Delay (Destination): 1.534ns (routing 0.678ns, distribution 0.856ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.018     0.018    lpgbtFpga_top_inst/mgt_inst/txoutclk_sig
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  lpgbtFpga_top_inst/mgt_inst/txWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1050, routed)        1.349     1.467    payload/example/clk_mgtTxClk_o
    SLICE_X91Y239        FDRE                                         r  payload/example/start_write_to_gbtic_si_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y239        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.516 f  payload/example/start_write_to_gbtic_si_reg/Q
                         net (fo=50, routed)          0.298     1.814    payload/example/lpGBTsc_inst/ic_inst/rx_inst/ic_rx_fifo_inst/start_write_to_gbtic_si
    SLICE_X87Y240        LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.030     1.844 f  payload/example/lpGBTsc_inst/ic_inst/rx_inst/ic_rx_fifo_inst/ongoing_i_2__0/O
                         net (fo=132, routed)         0.230     2.074    payload/example/lpGBTsc_inst/ic_inst/rx_inst/Deserializer_inst/AR[0]
    SLICE_X87Y238        FDCE                                         f  payload/example/lpGBTsc_inst/ic_inst/rx_inst/Deserializer_inst/reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        1.534     1.699    payload/example/lpGBTsc_inst/ic_inst/rx_inst/Deserializer_inst/uplinkClk_o
    SLICE_X87Y238        FDCE                                         r  payload/example/lpGBTsc_inst/ic_inst/rx_inst/Deserializer_inst/reg_reg[5]/C
                         clock pessimism              0.000     1.699    
    SLICE_X87Y238        FDCE (Remov_GFF_SLICEL_C_CLR)
                                                      0.005     1.704    payload/example/lpGBTsc_inst/ic_inst/rx_inst/Deserializer_inst/reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           2.074    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 payload/example/start_write_to_gbtic_si_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            payload/example/lpGBTsc_inst/ic_inst/rx_inst/Deserializer_inst/cnter_reg[2]/CLR
                            (removal check against rising-edge clock rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_1 rise@0.000ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.079ns (12.229%)  route 0.567ns (87.771%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.728ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.349ns (routing 0.602ns, distribution 0.747ns)
  Clock Net Delay (Destination): 1.563ns (routing 0.678ns, distribution 0.885ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.018     0.018    lpgbtFpga_top_inst/mgt_inst/txoutclk_sig
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  lpgbtFpga_top_inst/mgt_inst/txWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1050, routed)        1.349     1.467    payload/example/clk_mgtTxClk_o
    SLICE_X91Y239        FDRE                                         r  payload/example/start_write_to_gbtic_si_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y239        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.516 f  payload/example/start_write_to_gbtic_si_reg/Q
                         net (fo=50, routed)          0.298     1.814    payload/example/lpGBTsc_inst/ic_inst/rx_inst/ic_rx_fifo_inst/start_write_to_gbtic_si
    SLICE_X87Y240        LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.030     1.844 f  payload/example/lpGBTsc_inst/ic_inst/rx_inst/ic_rx_fifo_inst/ongoing_i_2__0/O
                         net (fo=132, routed)         0.269     2.113    payload/example/lpGBTsc_inst/ic_inst/rx_inst/Deserializer_inst/AR[0]
    SLICE_X86Y242        FDCE                                         f  payload/example/lpGBTsc_inst/ic_inst/rx_inst/Deserializer_inst/cnter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        1.563     1.728    payload/example/lpGBTsc_inst/ic_inst/rx_inst/Deserializer_inst/uplinkClk_o
    SLICE_X86Y242        FDCE                                         r  payload/example/lpGBTsc_inst/ic_inst/rx_inst/Deserializer_inst/cnter_reg[2]/C
                         clock pessimism              0.000     1.728    
    SLICE_X86Y242        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                      0.005     1.733    payload/example/lpGBTsc_inst/ic_inst/rx_inst/Deserializer_inst/cnter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.733    
                         arrival time                           2.113    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 payload/example/start_write_to_gbtic_si_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            payload/example/lpGBTsc_inst/ic_inst/rx_inst/Deserializer_inst/ongoing_reg/CLR
                            (removal check against rising-edge clock rxoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_out[0]_1 rise@0.000ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.079ns (12.229%)  route 0.567ns (87.771%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.728ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.349ns (routing 0.602ns, distribution 0.747ns)
  Clock Net Delay (Destination): 1.563ns (routing 0.678ns, distribution 0.885ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.018     0.018    lpgbtFpga_top_inst/mgt_inst/txoutclk_sig
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  lpgbtFpga_top_inst/mgt_inst/txWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1050, routed)        1.349     1.467    payload/example/clk_mgtTxClk_o
    SLICE_X91Y239        FDRE                                         r  payload/example/start_write_to_gbtic_si_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y239        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.516 f  payload/example/start_write_to_gbtic_si_reg/Q
                         net (fo=50, routed)          0.298     1.814    payload/example/lpGBTsc_inst/ic_inst/rx_inst/ic_rx_fifo_inst/start_write_to_gbtic_si
    SLICE_X87Y240        LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.030     1.844 f  payload/example/lpGBTsc_inst/ic_inst/rx_inst/ic_rx_fifo_inst/ongoing_i_2__0/O
                         net (fo=132, routed)         0.269     2.113    payload/example/lpGBTsc_inst/ic_inst/rx_inst/Deserializer_inst/AR[0]
    SLICE_X86Y242        FDCE                                         f  payload/example/lpGBTsc_inst/ic_inst/rx_inst/Deserializer_inst/ongoing_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.035     0.035    lpgbtFpga_top_inst/mgt_inst/I
    BUFG_GT_X0Y97        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  lpgbtFpga_top_inst/mgt_inst/rxWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=4602, routed)        1.563     1.728    payload/example/lpGBTsc_inst/ic_inst/rx_inst/Deserializer_inst/uplinkClk_o
    SLICE_X86Y242        FDCE                                         r  payload/example/lpGBTsc_inst/ic_inst/rx_inst/Deserializer_inst/ongoing_reg/C
                         clock pessimism              0.000     1.728    
    SLICE_X86Y242        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                      0.005     1.733    payload/example/lpGBTsc_inst/ic_inst/rx_inst/Deserializer_inst/ongoing_reg
  -------------------------------------------------------------------
                         required time                         -1.733    
                         arrival time                           2.113    
  -------------------------------------------------------------------
                         slack                                  0.380    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  txoutclk_out[0]
  To Clock:  txoutclk_out[0]

Setup :            0  Failing Endpoints,  Worst Slack        7.283ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.208ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.283ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_basex_156_25_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_basex_156_25_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/PRE
                            (recovery check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (txoutclk_out[0] rise@8.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.117ns (21.910%)  route 0.417ns (78.090%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.505ns = ( 10.505 - 8.000 ) 
    Source Clock Delay      (SCD):    2.850ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.453ns (routing 0.794ns, distribution 1.659ns)
  Clock Net Delay (Destination): 2.176ns (routing 0.722ns, distribution 1.454ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  infra/eth/phy/U0/core_clocking_i/usrclk2_bufg_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=3768, routed)        2.453     2.850    infra/eth/phy/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_basex_156_25_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/userclk2
    SLICE_X94Y158        FDPE                                         r  infra/eth/phy/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_basex_156_25_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y158        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117     2.967 f  infra/eth/phy/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_basex_156_25_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/Q
                         net (fo=2, routed)           0.417     3.384    infra/eth/phy/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_basex_156_25_core/gpcs_pma_inst/reset_out
    SLICE_X94Y155        FDPE                                         f  infra/eth/phy/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_basex_156_25_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      8.000     8.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     8.046    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     8.329 r  infra/eth/phy/U0/core_clocking_i/usrclk2_bufg_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=3768, routed)        2.176    10.505    infra/eth/phy/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_basex_156_25_core/gpcs_pma_inst/userclk2
    SLICE_X94Y155        FDPE                                         r  infra/eth/phy/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_basex_156_25_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/C
                         clock pessimism              0.279    10.784    
                         clock uncertainty           -0.035    10.749    
    SLICE_X94Y155        FDPE (Recov_HFF2_SLICEM_C_PRE)
                                                     -0.082    10.667    infra/eth/phy/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_basex_156_25_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg
  -------------------------------------------------------------------
                         required time                         10.667    
                         arrival time                          -3.384    
  -------------------------------------------------------------------
                         slack                                  7.283    

Slack (MET) :             7.283ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_basex_156_25_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_basex_156_25_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg/PRE
                            (recovery check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (txoutclk_out[0] rise@8.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.117ns (21.910%)  route 0.417ns (78.090%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.505ns = ( 10.505 - 8.000 ) 
    Source Clock Delay      (SCD):    2.850ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.453ns (routing 0.794ns, distribution 1.659ns)
  Clock Net Delay (Destination): 2.176ns (routing 0.722ns, distribution 1.454ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  infra/eth/phy/U0/core_clocking_i/usrclk2_bufg_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=3768, routed)        2.453     2.850    infra/eth/phy/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_basex_156_25_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/userclk2
    SLICE_X94Y158        FDPE                                         r  infra/eth/phy/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_basex_156_25_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y158        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117     2.967 f  infra/eth/phy/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_basex_156_25_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/Q
                         net (fo=2, routed)           0.417     3.384    infra/eth/phy/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_basex_156_25_core/gpcs_pma_inst/reset_out
    SLICE_X94Y155        FDPE                                         f  infra/eth/phy/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_basex_156_25_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      8.000     8.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     8.046    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     8.329 r  infra/eth/phy/U0/core_clocking_i/usrclk2_bufg_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=3768, routed)        2.176    10.505    infra/eth/phy/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_basex_156_25_core/gpcs_pma_inst/userclk2
    SLICE_X94Y155        FDPE                                         r  infra/eth/phy/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_basex_156_25_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg/C
                         clock pessimism              0.279    10.784    
                         clock uncertainty           -0.035    10.749    
    SLICE_X94Y155        FDPE (Recov_EFF2_SLICEM_C_PRE)
                                                     -0.082    10.667    infra/eth/phy/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_basex_156_25_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg
  -------------------------------------------------------------------
                         required time                         10.667    
                         arrival time                          -3.384    
  -------------------------------------------------------------------
                         slack                                  7.283    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_basex_156_25_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_basex_156_25_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/PRE
                            (removal check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.049ns (19.838%)  route 0.198ns (80.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.521ns
    Source Clock Delay      (SCD):    1.285ns
    Clock Pessimism Removal (CPR):    0.202ns
  Clock Net Delay (Source):      1.167ns (routing 0.423ns, distribution 0.744ns)
  Clock Net Delay (Destination): 1.356ns (routing 0.477ns, distribution 0.879ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  infra/eth/phy/U0/core_clocking_i/usrclk2_bufg_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=3768, routed)        1.167     1.285    infra/eth/phy/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_basex_156_25_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/userclk2
    SLICE_X94Y158        FDPE                                         r  infra/eth/phy/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_basex_156_25_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y158        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.049     1.334 f  infra/eth/phy/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_basex_156_25_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/Q
                         net (fo=2, routed)           0.198     1.532    infra/eth/phy/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_basex_156_25_core/gpcs_pma_inst/reset_out
    SLICE_X94Y155        FDPE                                         f  infra/eth/phy/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_basex_156_25_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  infra/eth/phy/U0/core_clocking_i/usrclk2_bufg_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=3768, routed)        1.356     1.521    infra/eth/phy/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_basex_156_25_core/gpcs_pma_inst/userclk2
    SLICE_X94Y155        FDPE                                         r  infra/eth/phy/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_basex_156_25_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/C
                         clock pessimism             -0.202     1.319    
    SLICE_X94Y155        FDPE (Remov_HFF2_SLICEM_C_PRE)
                                                      0.005     1.324    infra/eth/phy/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_basex_156_25_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg
  -------------------------------------------------------------------
                         required time                         -1.324    
                         arrival time                           1.532    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_basex_156_25_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_basex_156_25_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg/PRE
                            (removal check against rising-edge clock txoutclk_out[0]  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0] rise@0.000ns - txoutclk_out[0] rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.049ns (19.838%)  route 0.198ns (80.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.521ns
    Source Clock Delay      (SCD):    1.285ns
    Clock Pessimism Removal (CPR):    0.202ns
  Clock Net Delay (Source):      1.167ns (routing 0.423ns, distribution 0.744ns)
  Clock Net Delay (Destination): 1.356ns (routing 0.477ns, distribution 0.879ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  infra/eth/phy/U0/core_clocking_i/usrclk2_bufg_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=3768, routed)        1.167     1.285    infra/eth/phy/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_basex_156_25_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/userclk2
    SLICE_X94Y158        FDPE                                         r  infra/eth/phy/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_basex_156_25_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y158        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.049     1.334 f  infra/eth/phy/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_basex_156_25_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/Q
                         net (fo=2, routed)           0.198     1.532    infra/eth/phy/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_basex_156_25_core/gpcs_pma_inst/reset_out
    SLICE_X94Y155        FDPE                                         f  infra/eth/phy/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_basex_156_25_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    infra/eth/phy/U0/core_clocking_i/txoutclk
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  infra/eth/phy/U0/core_clocking_i/usrclk2_bufg_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=3768, routed)        1.356     1.521    infra/eth/phy/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_basex_156_25_core/gpcs_pma_inst/userclk2
    SLICE_X94Y155        FDPE                                         r  infra/eth/phy/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_basex_156_25_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg/C
                         clock pessimism             -0.202     1.319    
    SLICE_X94Y155        FDPE (Remov_EFF2_SLICEM_C_PRE)
                                                      0.005     1.324    infra/eth/phy/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_basex_156_25_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg
  -------------------------------------------------------------------
                         required time                         -1.324    
                         arrival time                           1.532    
  -------------------------------------------------------------------
                         slack                                  0.208    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  txoutclk_out[0]_1
  To Clock:  txoutclk_out[0]_1

Setup :            0  Failing Endpoints,  Worst Slack        1.276ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.276ns  (required time - arrival time)
  Source:                 lpgbtfpga_patterngen_inst/reset_synch_s_reg_rep__1/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            lpgbtfpga_patterngen_inst/multi_elink_gen_160mbps[2].prbs7_2b_generator_inst/prbs_word_s_reg[3]/CLR
                            (recovery check against rising-edge clock txoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.125ns  (txoutclk_out[0]_1 rise@3.125ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        1.507ns  (logic 0.117ns (7.764%)  route 1.390ns (92.236%))
  Logic Levels:           0  
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.804ns = ( 5.929 - 3.125 ) 
    Source Clock Delay      (SCD):    3.198ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.801ns (routing 1.144ns, distribution 1.657ns)
  Clock Net Delay (Destination): 2.475ns (routing 1.043ns, distribution 1.432ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.082     0.082    lpgbtFpga_top_inst/mgt_inst/txoutclk_sig
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  lpgbtFpga_top_inst/mgt_inst/txWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1050, routed)        2.801     3.198    lpgbtfpga_patterngen_inst/clk320DnLink_i
    SLICE_X86Y237        FDPE                                         r  lpgbtfpga_patterngen_inst/reset_synch_s_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y237        FDPE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     3.315 f  lpgbtfpga_patterngen_inst/reset_synch_s_reg_rep__1/Q
                         net (fo=74, routed)          1.390     4.705    lpgbtfpga_patterngen_inst/multi_elink_gen_160mbps[2].prbs7_2b_generator_inst/AS[0]
    SLICE_X85Y244        FDCE                                         f  lpgbtfpga_patterngen_inst/multi_elink_gen_160mbps[2].prbs7_2b_generator_inst/prbs_word_s_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      3.125     3.125 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     3.125 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.046     3.171    lpgbtFpga_top_inst/mgt_inst/txoutclk_sig
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.454 r  lpgbtFpga_top_inst/mgt_inst/txWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1050, routed)        2.475     5.929    lpgbtfpga_patterngen_inst/multi_elink_gen_160mbps[2].prbs7_2b_generator_inst/clk320DnLink_i
    SLICE_X85Y244        FDCE                                         r  lpgbtfpga_patterngen_inst/multi_elink_gen_160mbps[2].prbs7_2b_generator_inst/prbs_word_s_reg[3]/C
                         clock pessimism              0.169     6.098    
                         clock uncertainty           -0.035     6.063    
    SLICE_X85Y244        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.082     5.981    lpgbtfpga_patterngen_inst/multi_elink_gen_160mbps[2].prbs7_2b_generator_inst/prbs_word_s_reg[3]
  -------------------------------------------------------------------
                         required time                          5.981    
                         arrival time                          -4.705    
  -------------------------------------------------------------------
                         slack                                  1.276    

Slack (MET) :             1.276ns  (required time - arrival time)
  Source:                 lpgbtfpga_patterngen_inst/reset_synch_s_reg_rep__1/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            lpgbtfpga_patterngen_inst/multi_elink_gen_320mbps[1].prbs7_2b_generator_inst/prbs_word_s_reg[3]/CLR
                            (recovery check against rising-edge clock txoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.125ns  (txoutclk_out[0]_1 rise@3.125ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        1.507ns  (logic 0.117ns (7.764%)  route 1.390ns (92.236%))
  Logic Levels:           0  
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.804ns = ( 5.929 - 3.125 ) 
    Source Clock Delay      (SCD):    3.198ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.801ns (routing 1.144ns, distribution 1.657ns)
  Clock Net Delay (Destination): 2.475ns (routing 1.043ns, distribution 1.432ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.082     0.082    lpgbtFpga_top_inst/mgt_inst/txoutclk_sig
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  lpgbtFpga_top_inst/mgt_inst/txWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1050, routed)        2.801     3.198    lpgbtfpga_patterngen_inst/clk320DnLink_i
    SLICE_X86Y237        FDPE                                         r  lpgbtfpga_patterngen_inst/reset_synch_s_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y237        FDPE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     3.315 f  lpgbtfpga_patterngen_inst/reset_synch_s_reg_rep__1/Q
                         net (fo=74, routed)          1.390     4.705    lpgbtfpga_patterngen_inst/multi_elink_gen_320mbps[1].prbs7_2b_generator_inst/AS[0]
    SLICE_X85Y244        FDCE                                         f  lpgbtfpga_patterngen_inst/multi_elink_gen_320mbps[1].prbs7_2b_generator_inst/prbs_word_s_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      3.125     3.125 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     3.125 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.046     3.171    lpgbtFpga_top_inst/mgt_inst/txoutclk_sig
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.454 r  lpgbtFpga_top_inst/mgt_inst/txWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1050, routed)        2.475     5.929    lpgbtfpga_patterngen_inst/multi_elink_gen_320mbps[1].prbs7_2b_generator_inst/clk320DnLink_i
    SLICE_X85Y244        FDCE                                         r  lpgbtfpga_patterngen_inst/multi_elink_gen_320mbps[1].prbs7_2b_generator_inst/prbs_word_s_reg[3]/C
                         clock pessimism              0.169     6.098    
                         clock uncertainty           -0.035     6.063    
    SLICE_X85Y244        FDCE (Recov_AFF2_SLICEL_C_CLR)
                                                     -0.082     5.981    lpgbtfpga_patterngen_inst/multi_elink_gen_320mbps[1].prbs7_2b_generator_inst/prbs_word_s_reg[3]
  -------------------------------------------------------------------
                         required time                          5.981    
                         arrival time                          -4.705    
  -------------------------------------------------------------------
                         slack                                  1.276    

Slack (MET) :             1.276ns  (required time - arrival time)
  Source:                 lpgbtfpga_patterngen_inst/reset_synch_s_reg_rep__1/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            lpgbtfpga_patterngen_inst/multi_elink_gen_80mbps[5].prbs7_2b_generator_inst/prbs_word_s_reg[1]/CLR
                            (recovery check against rising-edge clock txoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.125ns  (txoutclk_out[0]_1 rise@3.125ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        1.507ns  (logic 0.117ns (7.764%)  route 1.390ns (92.236%))
  Logic Levels:           0  
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.804ns = ( 5.929 - 3.125 ) 
    Source Clock Delay      (SCD):    3.198ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.801ns (routing 1.144ns, distribution 1.657ns)
  Clock Net Delay (Destination): 2.475ns (routing 1.043ns, distribution 1.432ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.082     0.082    lpgbtFpga_top_inst/mgt_inst/txoutclk_sig
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  lpgbtFpga_top_inst/mgt_inst/txWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1050, routed)        2.801     3.198    lpgbtfpga_patterngen_inst/clk320DnLink_i
    SLICE_X86Y237        FDPE                                         r  lpgbtfpga_patterngen_inst/reset_synch_s_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y237        FDPE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     3.315 f  lpgbtfpga_patterngen_inst/reset_synch_s_reg_rep__1/Q
                         net (fo=74, routed)          1.390     4.705    lpgbtfpga_patterngen_inst/multi_elink_gen_80mbps[5].prbs7_2b_generator_inst/AS[0]
    SLICE_X85Y244        FDCE                                         f  lpgbtfpga_patterngen_inst/multi_elink_gen_80mbps[5].prbs7_2b_generator_inst/prbs_word_s_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      3.125     3.125 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     3.125 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.046     3.171    lpgbtFpga_top_inst/mgt_inst/txoutclk_sig
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.454 r  lpgbtFpga_top_inst/mgt_inst/txWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1050, routed)        2.475     5.929    lpgbtfpga_patterngen_inst/multi_elink_gen_80mbps[5].prbs7_2b_generator_inst/clk320DnLink_i
    SLICE_X85Y244        FDCE                                         r  lpgbtfpga_patterngen_inst/multi_elink_gen_80mbps[5].prbs7_2b_generator_inst/prbs_word_s_reg[1]/C
                         clock pessimism              0.169     6.098    
                         clock uncertainty           -0.035     6.063    
    SLICE_X85Y244        FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.082     5.981    lpgbtfpga_patterngen_inst/multi_elink_gen_80mbps[5].prbs7_2b_generator_inst/prbs_word_s_reg[1]
  -------------------------------------------------------------------
                         required time                          5.981    
                         arrival time                          -4.705    
  -------------------------------------------------------------------
                         slack                                  1.276    

Slack (MET) :             1.318ns  (required time - arrival time)
  Source:                 lpgbtfpga_patterngen_inst/reset_synch_s_reg_rep__1/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            lpgbtfpga_patterngen_inst/multi_elink_gen_160mbps[2].prbs7_2b_generator_inst/feedback_reg_reg[1]/CLR
                            (recovery check against rising-edge clock txoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.125ns  (txoutclk_out[0]_1 rise@3.125ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        1.483ns  (logic 0.117ns (7.889%)  route 1.366ns (92.111%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.822ns = ( 5.947 - 3.125 ) 
    Source Clock Delay      (SCD):    3.198ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.801ns (routing 1.144ns, distribution 1.657ns)
  Clock Net Delay (Destination): 2.493ns (routing 1.043ns, distribution 1.450ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.082     0.082    lpgbtFpga_top_inst/mgt_inst/txoutclk_sig
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  lpgbtFpga_top_inst/mgt_inst/txWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1050, routed)        2.801     3.198    lpgbtfpga_patterngen_inst/clk320DnLink_i
    SLICE_X86Y237        FDPE                                         r  lpgbtfpga_patterngen_inst/reset_synch_s_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y237        FDPE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     3.315 f  lpgbtfpga_patterngen_inst/reset_synch_s_reg_rep__1/Q
                         net (fo=74, routed)          1.366     4.681    lpgbtfpga_patterngen_inst/multi_elink_gen_160mbps[2].prbs7_2b_generator_inst/AS[0]
    SLICE_X85Y243        FDCE                                         f  lpgbtfpga_patterngen_inst/multi_elink_gen_160mbps[2].prbs7_2b_generator_inst/feedback_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      3.125     3.125 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     3.125 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.046     3.171    lpgbtFpga_top_inst/mgt_inst/txoutclk_sig
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.454 r  lpgbtFpga_top_inst/mgt_inst/txWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1050, routed)        2.493     5.947    lpgbtfpga_patterngen_inst/multi_elink_gen_160mbps[2].prbs7_2b_generator_inst/clk320DnLink_i
    SLICE_X85Y243        FDCE                                         r  lpgbtfpga_patterngen_inst/multi_elink_gen_160mbps[2].prbs7_2b_generator_inst/feedback_reg_reg[1]/C
                         clock pessimism              0.169     6.116    
                         clock uncertainty           -0.035     6.081    
    SLICE_X85Y243        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.082     5.999    lpgbtfpga_patterngen_inst/multi_elink_gen_160mbps[2].prbs7_2b_generator_inst/feedback_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.999    
                         arrival time                          -4.681    
  -------------------------------------------------------------------
                         slack                                  1.318    

Slack (MET) :             1.318ns  (required time - arrival time)
  Source:                 lpgbtfpga_patterngen_inst/reset_synch_s_reg_rep__1/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            lpgbtfpga_patterngen_inst/multi_elink_gen_160mbps[2].prbs7_2b_generator_inst/feedback_reg_reg[5]/PRE
                            (recovery check against rising-edge clock txoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.125ns  (txoutclk_out[0]_1 rise@3.125ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        1.483ns  (logic 0.117ns (7.889%)  route 1.366ns (92.111%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.822ns = ( 5.947 - 3.125 ) 
    Source Clock Delay      (SCD):    3.198ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.801ns (routing 1.144ns, distribution 1.657ns)
  Clock Net Delay (Destination): 2.493ns (routing 1.043ns, distribution 1.450ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.082     0.082    lpgbtFpga_top_inst/mgt_inst/txoutclk_sig
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  lpgbtFpga_top_inst/mgt_inst/txWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1050, routed)        2.801     3.198    lpgbtfpga_patterngen_inst/clk320DnLink_i
    SLICE_X86Y237        FDPE                                         r  lpgbtfpga_patterngen_inst/reset_synch_s_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y237        FDPE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     3.315 f  lpgbtfpga_patterngen_inst/reset_synch_s_reg_rep__1/Q
                         net (fo=74, routed)          1.366     4.681    lpgbtfpga_patterngen_inst/multi_elink_gen_160mbps[2].prbs7_2b_generator_inst/AS[0]
    SLICE_X85Y243        FDPE                                         f  lpgbtfpga_patterngen_inst/multi_elink_gen_160mbps[2].prbs7_2b_generator_inst/feedback_reg_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      3.125     3.125 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     3.125 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.046     3.171    lpgbtFpga_top_inst/mgt_inst/txoutclk_sig
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.454 r  lpgbtFpga_top_inst/mgt_inst/txWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1050, routed)        2.493     5.947    lpgbtfpga_patterngen_inst/multi_elink_gen_160mbps[2].prbs7_2b_generator_inst/clk320DnLink_i
    SLICE_X85Y243        FDPE                                         r  lpgbtfpga_patterngen_inst/multi_elink_gen_160mbps[2].prbs7_2b_generator_inst/feedback_reg_reg[5]/C
                         clock pessimism              0.169     6.116    
                         clock uncertainty           -0.035     6.081    
    SLICE_X85Y243        FDPE (Recov_AFF2_SLICEL_C_PRE)
                                                     -0.082     5.999    lpgbtfpga_patterngen_inst/multi_elink_gen_160mbps[2].prbs7_2b_generator_inst/feedback_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          5.999    
                         arrival time                          -4.681    
  -------------------------------------------------------------------
                         slack                                  1.318    

Slack (MET) :             1.321ns  (required time - arrival time)
  Source:                 lpgbtfpga_patterngen_inst/reset_synch_s_reg_rep__1/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            lpgbtfpga_patterngen_inst/multi_elink_gen_80mbps[5].prbs7_2b_generator_inst/feedback_reg_reg[1]/CLR
                            (recovery check against rising-edge clock txoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.125ns  (txoutclk_out[0]_1 rise@3.125ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        1.481ns  (logic 0.117ns (7.900%)  route 1.364ns (92.100%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.823ns = ( 5.948 - 3.125 ) 
    Source Clock Delay      (SCD):    3.198ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.801ns (routing 1.144ns, distribution 1.657ns)
  Clock Net Delay (Destination): 2.494ns (routing 1.043ns, distribution 1.451ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.082     0.082    lpgbtFpga_top_inst/mgt_inst/txoutclk_sig
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  lpgbtFpga_top_inst/mgt_inst/txWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1050, routed)        2.801     3.198    lpgbtfpga_patterngen_inst/clk320DnLink_i
    SLICE_X86Y237        FDPE                                         r  lpgbtfpga_patterngen_inst/reset_synch_s_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y237        FDPE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     3.315 f  lpgbtfpga_patterngen_inst/reset_synch_s_reg_rep__1/Q
                         net (fo=74, routed)          1.364     4.679    lpgbtfpga_patterngen_inst/multi_elink_gen_80mbps[5].prbs7_2b_generator_inst/AS[0]
    SLICE_X84Y243        FDCE                                         f  lpgbtfpga_patterngen_inst/multi_elink_gen_80mbps[5].prbs7_2b_generator_inst/feedback_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      3.125     3.125 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     3.125 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.046     3.171    lpgbtFpga_top_inst/mgt_inst/txoutclk_sig
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.454 r  lpgbtFpga_top_inst/mgt_inst/txWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1050, routed)        2.494     5.948    lpgbtfpga_patterngen_inst/multi_elink_gen_80mbps[5].prbs7_2b_generator_inst/clk320DnLink_i
    SLICE_X84Y243        FDCE                                         r  lpgbtfpga_patterngen_inst/multi_elink_gen_80mbps[5].prbs7_2b_generator_inst/feedback_reg_reg[1]/C
                         clock pessimism              0.169     6.117    
                         clock uncertainty           -0.035     6.082    
    SLICE_X84Y243        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.082     6.000    lpgbtfpga_patterngen_inst/multi_elink_gen_80mbps[5].prbs7_2b_generator_inst/feedback_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          6.000    
                         arrival time                          -4.679    
  -------------------------------------------------------------------
                         slack                                  1.321    

Slack (MET) :             1.326ns  (required time - arrival time)
  Source:                 lpgbtfpga_patterngen_inst/reset_synch_s_reg_rep__1/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            lpgbtfpga_patterngen_inst/multi_elink_gen_160mbps[2].prbs7_2b_generator_inst/feedback_reg_reg[0]/CLR
                            (recovery check against rising-edge clock txoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.125ns  (txoutclk_out[0]_1 rise@3.125ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        1.473ns  (logic 0.117ns (7.943%)  route 1.356ns (92.057%))
  Logic Levels:           0  
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.820ns = ( 5.945 - 3.125 ) 
    Source Clock Delay      (SCD):    3.198ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.801ns (routing 1.144ns, distribution 1.657ns)
  Clock Net Delay (Destination): 2.491ns (routing 1.043ns, distribution 1.448ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.082     0.082    lpgbtFpga_top_inst/mgt_inst/txoutclk_sig
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  lpgbtFpga_top_inst/mgt_inst/txWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1050, routed)        2.801     3.198    lpgbtfpga_patterngen_inst/clk320DnLink_i
    SLICE_X86Y237        FDPE                                         r  lpgbtfpga_patterngen_inst/reset_synch_s_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y237        FDPE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     3.315 f  lpgbtfpga_patterngen_inst/reset_synch_s_reg_rep__1/Q
                         net (fo=74, routed)          1.356     4.671    lpgbtfpga_patterngen_inst/multi_elink_gen_160mbps[2].prbs7_2b_generator_inst/AS[0]
    SLICE_X85Y243        FDCE                                         f  lpgbtfpga_patterngen_inst/multi_elink_gen_160mbps[2].prbs7_2b_generator_inst/feedback_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      3.125     3.125 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     3.125 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.046     3.171    lpgbtFpga_top_inst/mgt_inst/txoutclk_sig
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.454 r  lpgbtFpga_top_inst/mgt_inst/txWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1050, routed)        2.491     5.945    lpgbtfpga_patterngen_inst/multi_elink_gen_160mbps[2].prbs7_2b_generator_inst/clk320DnLink_i
    SLICE_X85Y243        FDCE                                         r  lpgbtfpga_patterngen_inst/multi_elink_gen_160mbps[2].prbs7_2b_generator_inst/feedback_reg_reg[0]/C
                         clock pessimism              0.169     6.114    
                         clock uncertainty           -0.035     6.079    
    SLICE_X85Y243        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.082     5.997    lpgbtfpga_patterngen_inst/multi_elink_gen_160mbps[2].prbs7_2b_generator_inst/feedback_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.997    
                         arrival time                          -4.671    
  -------------------------------------------------------------------
                         slack                                  1.326    

Slack (MET) :             1.326ns  (required time - arrival time)
  Source:                 lpgbtfpga_patterngen_inst/reset_synch_s_reg_rep__1/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            lpgbtfpga_patterngen_inst/multi_elink_gen_160mbps[2].prbs7_2b_generator_inst/feedback_reg_reg[2]/PRE
                            (recovery check against rising-edge clock txoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.125ns  (txoutclk_out[0]_1 rise@3.125ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        1.473ns  (logic 0.117ns (7.943%)  route 1.356ns (92.057%))
  Logic Levels:           0  
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.820ns = ( 5.945 - 3.125 ) 
    Source Clock Delay      (SCD):    3.198ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.801ns (routing 1.144ns, distribution 1.657ns)
  Clock Net Delay (Destination): 2.491ns (routing 1.043ns, distribution 1.448ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.082     0.082    lpgbtFpga_top_inst/mgt_inst/txoutclk_sig
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  lpgbtFpga_top_inst/mgt_inst/txWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1050, routed)        2.801     3.198    lpgbtfpga_patterngen_inst/clk320DnLink_i
    SLICE_X86Y237        FDPE                                         r  lpgbtfpga_patterngen_inst/reset_synch_s_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y237        FDPE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     3.315 f  lpgbtfpga_patterngen_inst/reset_synch_s_reg_rep__1/Q
                         net (fo=74, routed)          1.356     4.671    lpgbtfpga_patterngen_inst/multi_elink_gen_160mbps[2].prbs7_2b_generator_inst/AS[0]
    SLICE_X85Y243        FDPE                                         f  lpgbtfpga_patterngen_inst/multi_elink_gen_160mbps[2].prbs7_2b_generator_inst/feedback_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      3.125     3.125 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     3.125 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.046     3.171    lpgbtFpga_top_inst/mgt_inst/txoutclk_sig
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.454 r  lpgbtFpga_top_inst/mgt_inst/txWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1050, routed)        2.491     5.945    lpgbtfpga_patterngen_inst/multi_elink_gen_160mbps[2].prbs7_2b_generator_inst/clk320DnLink_i
    SLICE_X85Y243        FDPE                                         r  lpgbtfpga_patterngen_inst/multi_elink_gen_160mbps[2].prbs7_2b_generator_inst/feedback_reg_reg[2]/C
                         clock pessimism              0.169     6.114    
                         clock uncertainty           -0.035     6.079    
    SLICE_X85Y243        FDPE (Recov_EFF2_SLICEL_C_PRE)
                                                     -0.082     5.997    lpgbtfpga_patterngen_inst/multi_elink_gen_160mbps[2].prbs7_2b_generator_inst/feedback_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.997    
                         arrival time                          -4.671    
  -------------------------------------------------------------------
                         slack                                  1.326    

Slack (MET) :             1.326ns  (required time - arrival time)
  Source:                 lpgbtfpga_patterngen_inst/reset_synch_s_reg_rep__1/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            lpgbtfpga_patterngen_inst/multi_elink_gen_160mbps[2].prbs7_2b_generator_inst/feedback_reg_reg[3]/CLR
                            (recovery check against rising-edge clock txoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.125ns  (txoutclk_out[0]_1 rise@3.125ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        1.473ns  (logic 0.117ns (7.943%)  route 1.356ns (92.057%))
  Logic Levels:           0  
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.820ns = ( 5.945 - 3.125 ) 
    Source Clock Delay      (SCD):    3.198ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.801ns (routing 1.144ns, distribution 1.657ns)
  Clock Net Delay (Destination): 2.491ns (routing 1.043ns, distribution 1.448ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.082     0.082    lpgbtFpga_top_inst/mgt_inst/txoutclk_sig
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  lpgbtFpga_top_inst/mgt_inst/txWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1050, routed)        2.801     3.198    lpgbtfpga_patterngen_inst/clk320DnLink_i
    SLICE_X86Y237        FDPE                                         r  lpgbtfpga_patterngen_inst/reset_synch_s_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y237        FDPE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     3.315 f  lpgbtfpga_patterngen_inst/reset_synch_s_reg_rep__1/Q
                         net (fo=74, routed)          1.356     4.671    lpgbtfpga_patterngen_inst/multi_elink_gen_160mbps[2].prbs7_2b_generator_inst/AS[0]
    SLICE_X85Y243        FDCE                                         f  lpgbtfpga_patterngen_inst/multi_elink_gen_160mbps[2].prbs7_2b_generator_inst/feedback_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      3.125     3.125 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     3.125 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.046     3.171    lpgbtFpga_top_inst/mgt_inst/txoutclk_sig
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.454 r  lpgbtFpga_top_inst/mgt_inst/txWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1050, routed)        2.491     5.945    lpgbtfpga_patterngen_inst/multi_elink_gen_160mbps[2].prbs7_2b_generator_inst/clk320DnLink_i
    SLICE_X85Y243        FDCE                                         r  lpgbtfpga_patterngen_inst/multi_elink_gen_160mbps[2].prbs7_2b_generator_inst/feedback_reg_reg[3]/C
                         clock pessimism              0.169     6.114    
                         clock uncertainty           -0.035     6.079    
    SLICE_X85Y243        FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.082     5.997    lpgbtfpga_patterngen_inst/multi_elink_gen_160mbps[2].prbs7_2b_generator_inst/feedback_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.997    
                         arrival time                          -4.671    
  -------------------------------------------------------------------
                         slack                                  1.326    

Slack (MET) :             1.326ns  (required time - arrival time)
  Source:                 lpgbtfpga_patterngen_inst/reset_synch_s_reg_rep__1/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            lpgbtfpga_patterngen_inst/multi_elink_gen_160mbps[2].prbs7_2b_generator_inst/feedback_reg_reg[4]/CLR
                            (recovery check against rising-edge clock txoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.125ns  (txoutclk_out[0]_1 rise@3.125ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        1.473ns  (logic 0.117ns (7.943%)  route 1.356ns (92.057%))
  Logic Levels:           0  
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.820ns = ( 5.945 - 3.125 ) 
    Source Clock Delay      (SCD):    3.198ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.801ns (routing 1.144ns, distribution 1.657ns)
  Clock Net Delay (Destination): 2.491ns (routing 1.043ns, distribution 1.448ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.082     0.082    lpgbtFpga_top_inst/mgt_inst/txoutclk_sig
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  lpgbtFpga_top_inst/mgt_inst/txWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1050, routed)        2.801     3.198    lpgbtfpga_patterngen_inst/clk320DnLink_i
    SLICE_X86Y237        FDPE                                         r  lpgbtfpga_patterngen_inst/reset_synch_s_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y237        FDPE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     3.315 f  lpgbtfpga_patterngen_inst/reset_synch_s_reg_rep__1/Q
                         net (fo=74, routed)          1.356     4.671    lpgbtfpga_patterngen_inst/multi_elink_gen_160mbps[2].prbs7_2b_generator_inst/AS[0]
    SLICE_X85Y243        FDCE                                         f  lpgbtfpga_patterngen_inst/multi_elink_gen_160mbps[2].prbs7_2b_generator_inst/feedback_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      3.125     3.125 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     3.125 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.046     3.171    lpgbtFpga_top_inst/mgt_inst/txoutclk_sig
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     3.454 r  lpgbtFpga_top_inst/mgt_inst/txWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1050, routed)        2.491     5.945    lpgbtfpga_patterngen_inst/multi_elink_gen_160mbps[2].prbs7_2b_generator_inst/clk320DnLink_i
    SLICE_X85Y243        FDCE                                         r  lpgbtfpga_patterngen_inst/multi_elink_gen_160mbps[2].prbs7_2b_generator_inst/feedback_reg_reg[4]/C
                         clock pessimism              0.169     6.114    
                         clock uncertainty           -0.035     6.079    
    SLICE_X85Y243        FDCE (Recov_FFF2_SLICEL_C_CLR)
                                                     -0.082     5.997    lpgbtfpga_patterngen_inst/multi_elink_gen_160mbps[2].prbs7_2b_generator_inst/feedback_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          5.997    
                         arrival time                          -4.671    
  -------------------------------------------------------------------
                         slack                                  1.326    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 lpgbtFpga_top_inst/downlink_inst/lpgbtfpga_txGearbox_inst/gearboxSyncReset_reg/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            lpgbtFpga_top_inst/downlink_inst/lpgbtfpga_txGearbox_inst/txWord_beforeOversampling_s_reg[7]/CLR
                            (removal check against rising-edge clock txoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_1 rise@0.000ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.049ns (24.747%)  route 0.149ns (75.252%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.754ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Net Delay (Source):      1.364ns (routing 0.602ns, distribution 0.762ns)
  Clock Net Delay (Destination): 1.589ns (routing 0.678ns, distribution 0.911ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.018     0.018    lpgbtFpga_top_inst/mgt_inst/txoutclk_sig
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  lpgbtFpga_top_inst/mgt_inst/txWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1050, routed)        1.364     1.482    lpgbtFpga_top_inst/downlink_inst/lpgbtfpga_txGearbox_inst/donwlinkClk_i
    SLICE_X96Y243        FDPE                                         r  lpgbtFpga_top_inst/downlink_inst/lpgbtfpga_txGearbox_inst/gearboxSyncReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y243        FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     1.531 f  lpgbtFpga_top_inst/downlink_inst/lpgbtfpga_txGearbox_inst/gearboxSyncReset_reg/Q
                         net (fo=53, routed)          0.149     1.680    lpgbtFpga_top_inst/downlink_inst/lpgbtfpga_txGearbox_inst/SS[0]
    SLICE_X94Y243        FDCE                                         f  lpgbtFpga_top_inst/downlink_inst/lpgbtfpga_txGearbox_inst/txWord_beforeOversampling_s_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.035     0.035    lpgbtFpga_top_inst/mgt_inst/txoutclk_sig
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  lpgbtFpga_top_inst/mgt_inst/txWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1050, routed)        1.589     1.754    lpgbtFpga_top_inst/downlink_inst/lpgbtfpga_txGearbox_inst/donwlinkClk_i
    SLICE_X94Y243        FDCE                                         r  lpgbtFpga_top_inst/downlink_inst/lpgbtfpga_txGearbox_inst/txWord_beforeOversampling_s_reg[7]/C
                         clock pessimism             -0.188     1.566    
    SLICE_X94Y243        FDCE (Remov_DFF_SLICEM_C_CLR)
                                                      0.005     1.571    lpgbtFpga_top_inst/downlink_inst/lpgbtfpga_txGearbox_inst/txWord_beforeOversampling_s_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.680    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 payload/example/lpGBTsc_inst/ic_inst/tx_inst/reset_fifo_reg/C
                            (rising edge-triggered cell FDSE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            payload/example/lpGBTsc_inst/ic_inst/tx_inst/reset_fifo_r_reg/PRE
                            (removal check against rising-edge clock txoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_1 rise@0.000ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.176ns  (logic 0.048ns (27.273%)  route 0.128ns (72.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.748ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Net Delay (Source):      1.353ns (routing 0.602ns, distribution 0.751ns)
  Clock Net Delay (Destination): 1.583ns (routing 0.678ns, distribution 0.905ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.018     0.018    lpgbtFpga_top_inst/mgt_inst/txoutclk_sig
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  lpgbtFpga_top_inst/mgt_inst/txWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1050, routed)        1.353     1.471    payload/example/lpGBTsc_inst/ic_inst/tx_inst/clk_mgtTxClk_o
    SLICE_X95Y226        FDSE                                         r  payload/example/lpGBTsc_inst/ic_inst/tx_inst/reset_fifo_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y226        FDSE (Prop_FFF2_SLICEL_C_Q)
                                                      0.048     1.519 f  payload/example/lpGBTsc_inst/ic_inst/tx_inst/reset_fifo_reg/Q
                         net (fo=2, routed)           0.128     1.647    payload/example/lpGBTsc_inst/ic_inst/tx_inst/reset_fifo
    SLICE_X94Y226        FDPE                                         f  payload/example/lpGBTsc_inst/ic_inst/tx_inst/reset_fifo_r_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.035     0.035    lpgbtFpga_top_inst/mgt_inst/txoutclk_sig
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  lpgbtFpga_top_inst/mgt_inst/txWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1050, routed)        1.583     1.748    payload/example/lpGBTsc_inst/ic_inst/tx_inst/clk_mgtTxClk_o
    SLICE_X94Y226        FDPE                                         r  payload/example/lpGBTsc_inst/ic_inst/tx_inst/reset_fifo_r_reg/C
                         clock pessimism             -0.236     1.512    
    SLICE_X94Y226        FDPE (Remov_EFF_SLICEM_C_PRE)
                                                      0.005     1.517    payload/example/lpGBTsc_inst/ic_inst/tx_inst/reset_fifo_r_reg
  -------------------------------------------------------------------
                         required time                         -1.517    
                         arrival time                           1.647    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 lpgbtFpga_top_inst/downlink_inst/lpgbtfpga_txGearbox_inst/gearboxSyncReset_reg/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            lpgbtFpga_top_inst/downlink_inst/lpgbtfpga_txGearbox_inst/txWord_beforeOversampling_s_reg[1]/CLR
                            (removal check against rising-edge clock txoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_1 rise@0.000ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.049ns (20.588%)  route 0.189ns (79.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.770ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Net Delay (Source):      1.364ns (routing 0.602ns, distribution 0.762ns)
  Clock Net Delay (Destination): 1.605ns (routing 0.678ns, distribution 0.927ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.018     0.018    lpgbtFpga_top_inst/mgt_inst/txoutclk_sig
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  lpgbtFpga_top_inst/mgt_inst/txWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1050, routed)        1.364     1.482    lpgbtFpga_top_inst/downlink_inst/lpgbtfpga_txGearbox_inst/donwlinkClk_i
    SLICE_X96Y243        FDPE                                         r  lpgbtFpga_top_inst/downlink_inst/lpgbtfpga_txGearbox_inst/gearboxSyncReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y243        FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     1.531 f  lpgbtFpga_top_inst/downlink_inst/lpgbtfpga_txGearbox_inst/gearboxSyncReset_reg/Q
                         net (fo=53, routed)          0.189     1.720    lpgbtFpga_top_inst/downlink_inst/lpgbtfpga_txGearbox_inst/SS[0]
    SLICE_X95Y241        FDCE                                         f  lpgbtFpga_top_inst/downlink_inst/lpgbtfpga_txGearbox_inst/txWord_beforeOversampling_s_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.035     0.035    lpgbtFpga_top_inst/mgt_inst/txoutclk_sig
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  lpgbtFpga_top_inst/mgt_inst/txWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1050, routed)        1.605     1.770    lpgbtFpga_top_inst/downlink_inst/lpgbtfpga_txGearbox_inst/donwlinkClk_i
    SLICE_X95Y241        FDCE                                         r  lpgbtFpga_top_inst/downlink_inst/lpgbtfpga_txGearbox_inst/txWord_beforeOversampling_s_reg[1]/C
                         clock pessimism             -0.188     1.582    
    SLICE_X95Y241        FDCE (Remov_DFF_SLICEL_C_CLR)
                                                      0.005     1.587    lpgbtFpga_top_inst/downlink_inst/lpgbtfpga_txGearbox_inst/txWord_beforeOversampling_s_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 payload/example/lpGBTsc_inst/ic_inst/tx_inst/ongoing_read_s_reg/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            payload/example/lpGBTsc_inst/ic_inst/tx_inst/ongoing_read_r_reg/CLR
                            (removal check against rising-edge clock txoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_1 rise@0.000ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.048ns (22.120%)  route 0.169ns (77.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.735ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Net Delay (Source):      1.349ns (routing 0.602ns, distribution 0.747ns)
  Clock Net Delay (Destination): 1.570ns (routing 0.678ns, distribution 0.892ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.018     0.018    lpgbtFpga_top_inst/mgt_inst/txoutclk_sig
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  lpgbtFpga_top_inst/mgt_inst/txWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1050, routed)        1.349     1.467    payload/example/lpGBTsc_inst/ic_inst/tx_inst/clk_mgtTxClk_o
    SLICE_X91Y232        FDCE                                         r  payload/example/lpGBTsc_inst/ic_inst/tx_inst/ongoing_read_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y232        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.048     1.515 r  payload/example/lpGBTsc_inst/ic_inst/tx_inst/ongoing_read_s_reg/Q
                         net (fo=9, routed)           0.169     1.684    payload/example/lpGBTsc_inst/ic_inst/tx_inst/ongoing_read_s_reg_n_0
    SLICE_X92Y232        FDCE                                         f  payload/example/lpGBTsc_inst/ic_inst/tx_inst/ongoing_read_r_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.035     0.035    lpgbtFpga_top_inst/mgt_inst/txoutclk_sig
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  lpgbtFpga_top_inst/mgt_inst/txWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1050, routed)        1.570     1.735    payload/example/lpGBTsc_inst/ic_inst/tx_inst/clk_mgtTxClk_o
    SLICE_X92Y232        FDCE                                         r  payload/example/lpGBTsc_inst/ic_inst/tx_inst/ongoing_read_r_reg/C
                         clock pessimism             -0.190     1.545    
    SLICE_X92Y232        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                      0.005     1.550    payload/example/lpGBTsc_inst/ic_inst/tx_inst/ongoing_read_r_reg
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.684    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 payload/example/lpGBTsc_inst/ic_inst/tx_inst/reset_fifo_r_reg/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            payload/example/lpGBTsc_inst/ic_inst/tx_inst/cmd_len_reg[0]/PRE
                            (removal check against rising-edge clock txoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_1 rise@0.000ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.049ns (22.172%)  route 0.172ns (77.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.734ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Net Delay (Source):      1.355ns (routing 0.602ns, distribution 0.753ns)
  Clock Net Delay (Destination): 1.569ns (routing 0.678ns, distribution 0.891ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.018     0.018    lpgbtFpga_top_inst/mgt_inst/txoutclk_sig
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  lpgbtFpga_top_inst/mgt_inst/txWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1050, routed)        1.355     1.473    payload/example/lpGBTsc_inst/ic_inst/tx_inst/clk_mgtTxClk_o
    SLICE_X94Y226        FDPE                                         r  payload/example/lpGBTsc_inst/ic_inst/tx_inst/reset_fifo_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y226        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.522 f  payload/example/lpGBTsc_inst/ic_inst/tx_inst/reset_fifo_r_reg/Q
                         net (fo=29, routed)          0.172     1.694    payload/example/lpGBTsc_inst/ic_inst/tx_inst/reset_fifo_r
    SLICE_X92Y226        FDPE                                         f  payload/example/lpGBTsc_inst/ic_inst/tx_inst/cmd_len_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.035     0.035    lpgbtFpga_top_inst/mgt_inst/txoutclk_sig
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  lpgbtFpga_top_inst/mgt_inst/txWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1050, routed)        1.569     1.734    payload/example/lpGBTsc_inst/ic_inst/tx_inst/clk_mgtTxClk_o
    SLICE_X92Y226        FDPE                                         r  payload/example/lpGBTsc_inst/ic_inst/tx_inst/cmd_len_reg[0]/C
                         clock pessimism             -0.190     1.544    
    SLICE_X92Y226        FDPE (Remov_DFF_SLICEL_C_PRE)
                                                      0.005     1.549    payload/example/lpGBTsc_inst/ic_inst/tx_inst/cmd_len_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.694    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 payload/example/lpGBTsc_inst/ic_inst/tx_inst/reset_fifo_r_reg/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            payload/example/lpGBTsc_inst/ic_inst/tx_inst/cmd_len_reg[1]/PRE
                            (removal check against rising-edge clock txoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_1 rise@0.000ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.049ns (22.172%)  route 0.172ns (77.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.734ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Net Delay (Source):      1.355ns (routing 0.602ns, distribution 0.753ns)
  Clock Net Delay (Destination): 1.569ns (routing 0.678ns, distribution 0.891ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.018     0.018    lpgbtFpga_top_inst/mgt_inst/txoutclk_sig
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  lpgbtFpga_top_inst/mgt_inst/txWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1050, routed)        1.355     1.473    payload/example/lpGBTsc_inst/ic_inst/tx_inst/clk_mgtTxClk_o
    SLICE_X94Y226        FDPE                                         r  payload/example/lpGBTsc_inst/ic_inst/tx_inst/reset_fifo_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y226        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.522 f  payload/example/lpGBTsc_inst/ic_inst/tx_inst/reset_fifo_r_reg/Q
                         net (fo=29, routed)          0.172     1.694    payload/example/lpGBTsc_inst/ic_inst/tx_inst/reset_fifo_r
    SLICE_X92Y226        FDPE                                         f  payload/example/lpGBTsc_inst/ic_inst/tx_inst/cmd_len_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.035     0.035    lpgbtFpga_top_inst/mgt_inst/txoutclk_sig
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  lpgbtFpga_top_inst/mgt_inst/txWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1050, routed)        1.569     1.734    payload/example/lpGBTsc_inst/ic_inst/tx_inst/clk_mgtTxClk_o
    SLICE_X92Y226        FDPE                                         r  payload/example/lpGBTsc_inst/ic_inst/tx_inst/cmd_len_reg[1]/C
                         clock pessimism             -0.190     1.544    
    SLICE_X92Y226        FDPE (Remov_DFF2_SLICEL_C_PRE)
                                                      0.005     1.549    payload/example/lpGBTsc_inst/ic_inst/tx_inst/cmd_len_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.694    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 payload/example/lpGBTsc_inst/ic_inst/tx_inst/reset_fifo_r_reg/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            payload/example/lpGBTsc_inst/ic_inst/tx_inst/cmd_len_reg[2]/PRE
                            (removal check against rising-edge clock txoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_1 rise@0.000ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.049ns (22.172%)  route 0.172ns (77.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.734ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Net Delay (Source):      1.355ns (routing 0.602ns, distribution 0.753ns)
  Clock Net Delay (Destination): 1.569ns (routing 0.678ns, distribution 0.891ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.018     0.018    lpgbtFpga_top_inst/mgt_inst/txoutclk_sig
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  lpgbtFpga_top_inst/mgt_inst/txWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1050, routed)        1.355     1.473    payload/example/lpGBTsc_inst/ic_inst/tx_inst/clk_mgtTxClk_o
    SLICE_X94Y226        FDPE                                         r  payload/example/lpGBTsc_inst/ic_inst/tx_inst/reset_fifo_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y226        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.522 f  payload/example/lpGBTsc_inst/ic_inst/tx_inst/reset_fifo_r_reg/Q
                         net (fo=29, routed)          0.172     1.694    payload/example/lpGBTsc_inst/ic_inst/tx_inst/reset_fifo_r
    SLICE_X92Y226        FDPE                                         f  payload/example/lpGBTsc_inst/ic_inst/tx_inst/cmd_len_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.035     0.035    lpgbtFpga_top_inst/mgt_inst/txoutclk_sig
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  lpgbtFpga_top_inst/mgt_inst/txWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1050, routed)        1.569     1.734    payload/example/lpGBTsc_inst/ic_inst/tx_inst/clk_mgtTxClk_o
    SLICE_X92Y226        FDPE                                         r  payload/example/lpGBTsc_inst/ic_inst/tx_inst/cmd_len_reg[2]/C
                         clock pessimism             -0.190     1.544    
    SLICE_X92Y226        FDPE (Remov_BFF2_SLICEL_C_PRE)
                                                      0.005     1.549    payload/example/lpGBTsc_inst/ic_inst/tx_inst/cmd_len_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.694    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 payload/example/lpGBTsc_inst/ic_inst/tx_inst/reset_fifo_r_reg/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            payload/example/lpGBTsc_inst/ic_inst/tx_inst/cmd_len_reg[3]/CLR
                            (removal check against rising-edge clock txoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_1 rise@0.000ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.049ns (22.172%)  route 0.172ns (77.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.734ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Net Delay (Source):      1.355ns (routing 0.602ns, distribution 0.753ns)
  Clock Net Delay (Destination): 1.569ns (routing 0.678ns, distribution 0.891ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.018     0.018    lpgbtFpga_top_inst/mgt_inst/txoutclk_sig
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  lpgbtFpga_top_inst/mgt_inst/txWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1050, routed)        1.355     1.473    payload/example/lpGBTsc_inst/ic_inst/tx_inst/clk_mgtTxClk_o
    SLICE_X94Y226        FDPE                                         r  payload/example/lpGBTsc_inst/ic_inst/tx_inst/reset_fifo_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y226        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.522 f  payload/example/lpGBTsc_inst/ic_inst/tx_inst/reset_fifo_r_reg/Q
                         net (fo=29, routed)          0.172     1.694    payload/example/lpGBTsc_inst/ic_inst/tx_inst/reset_fifo_r
    SLICE_X92Y226        FDCE                                         f  payload/example/lpGBTsc_inst/ic_inst/tx_inst/cmd_len_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.035     0.035    lpgbtFpga_top_inst/mgt_inst/txoutclk_sig
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  lpgbtFpga_top_inst/mgt_inst/txWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1050, routed)        1.569     1.734    payload/example/lpGBTsc_inst/ic_inst/tx_inst/clk_mgtTxClk_o
    SLICE_X92Y226        FDCE                                         r  payload/example/lpGBTsc_inst/ic_inst/tx_inst/cmd_len_reg[3]/C
                         clock pessimism             -0.190     1.544    
    SLICE_X92Y226        FDCE (Remov_CFF_SLICEL_C_CLR)
                                                      0.005     1.549    payload/example/lpGBTsc_inst/ic_inst/tx_inst/cmd_len_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.694    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 payload/example/lpGBTsc_inst/ic_inst/tx_inst/reset_fifo_r_reg/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            payload/example/lpGBTsc_inst/ic_inst/tx_inst/cmd_len_reg[4]/CLR
                            (removal check against rising-edge clock txoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_1 rise@0.000ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.049ns (22.172%)  route 0.172ns (77.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.734ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Net Delay (Source):      1.355ns (routing 0.602ns, distribution 0.753ns)
  Clock Net Delay (Destination): 1.569ns (routing 0.678ns, distribution 0.891ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.018     0.018    lpgbtFpga_top_inst/mgt_inst/txoutclk_sig
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  lpgbtFpga_top_inst/mgt_inst/txWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1050, routed)        1.355     1.473    payload/example/lpGBTsc_inst/ic_inst/tx_inst/clk_mgtTxClk_o
    SLICE_X94Y226        FDPE                                         r  payload/example/lpGBTsc_inst/ic_inst/tx_inst/reset_fifo_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y226        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.522 f  payload/example/lpGBTsc_inst/ic_inst/tx_inst/reset_fifo_r_reg/Q
                         net (fo=29, routed)          0.172     1.694    payload/example/lpGBTsc_inst/ic_inst/tx_inst/reset_fifo_r
    SLICE_X92Y226        FDCE                                         f  payload/example/lpGBTsc_inst/ic_inst/tx_inst/cmd_len_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.035     0.035    lpgbtFpga_top_inst/mgt_inst/txoutclk_sig
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  lpgbtFpga_top_inst/mgt_inst/txWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1050, routed)        1.569     1.734    payload/example/lpGBTsc_inst/ic_inst/tx_inst/clk_mgtTxClk_o
    SLICE_X92Y226        FDCE                                         r  payload/example/lpGBTsc_inst/ic_inst/tx_inst/cmd_len_reg[4]/C
                         clock pessimism             -0.190     1.544    
    SLICE_X92Y226        FDCE (Remov_CFF2_SLICEL_C_CLR)
                                                      0.005     1.549    payload/example/lpGBTsc_inst/ic_inst/tx_inst/cmd_len_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.694    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            lpgbtFpga_top_inst/downlink_inst/lpgbtfpga_txGearbox_inst/rst_gearbox_s_reg/PRE
                            (removal check against rising-edge clock txoutclk_out[0]_1  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[0]_1 rise@0.000ns - txoutclk_out[0]_1 rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.049ns (21.304%)  route 0.181ns (78.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.745ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Net Delay (Source):      1.362ns (routing 0.602ns, distribution 0.760ns)
  Clock Net Delay (Destination): 1.580ns (routing 0.678ns, distribution 0.902ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.018     0.018    lpgbtFpga_top_inst/mgt_inst/txoutclk_sig
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  lpgbtFpga_top_inst/mgt_inst/txWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1050, routed)        1.362     1.480    lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/txusrclk2_in[0]
    SLICE_X100Y243       FDCE                                         r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y243       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.529 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/Q
                         net (fo=3, routed)           0.181     1.710    lpgbtFpga_top_inst/downlink_inst/lpgbtfpga_txGearbox_inst/rxBuffBypassRst1
    SLICE_X96Y243        FDPE                                         f  lpgbtFpga_top_inst/downlink_inst/lpgbtfpga_txGearbox_inst/rst_gearbox_s_reg/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[0]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.035     0.035    lpgbtFpga_top_inst/mgt_inst/txoutclk_sig
    BUFG_GT_X0Y96        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  lpgbtFpga_top_inst/mgt_inst/txWordClkBuf_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=1050, routed)        1.580     1.745    lpgbtFpga_top_inst/downlink_inst/lpgbtfpga_txGearbox_inst/donwlinkClk_i
    SLICE_X96Y243        FDPE                                         r  lpgbtFpga_top_inst/downlink_inst/lpgbtfpga_txGearbox_inst/rst_gearbox_s_reg/C
                         clock pessimism             -0.188     1.557    
    SLICE_X96Y243        FDPE (Remov_EFF_SLICEL_C_PRE)
                                                      0.005     1.562    lpgbtFpga_top_inst/downlink_inst/lpgbtfpga_txGearbox_inst/rst_gearbox_s_reg
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  0.148    





