initSidebarItems({"mod":[["cs","Control and Status GENERAL CONSTRAINTS: Reference clock frequency min=5MHz, max=800MHz Feedback divider min=16, max=320 VCO frequency min=400MHz, max=1600MHz"],["fbdiv_int","Feedback divisor (note: this PLL does not support fractional division)"],["prim","Controls the PLL post dividers for the primary output (note: this PLL does not have a secondary output) the primary output is driven from VCO divided by postdiv1*postdiv2"],["pwr","Controls the PLL power modes."]],"struct":[["RegisterBlock","Register block"]],"type":[["CS","Control and Status GENERAL CONSTRAINTS: Reference clock frequency min=5MHz, max=800MHz Feedback divider min=16, max=320 VCO frequency min=400MHz, max=1600MHz"],["FBDIV_INT","Feedback divisor (note: this PLL does not support fractional division)"],["PRIM","Controls the PLL post dividers for the primary output (note: this PLL does not have a secondary output) the primary output is driven from VCO divided by postdiv1*postdiv2"],["PWR","Controls the PLL power modes."]]});