<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\xn173\Desktop\FPGA_Compitition\Gowin_FPGA\FPGA_proj\Fault_detect_1028\impl\gwsynthesis\Fault_detect_1028.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\xn173\Desktop\FPGA_Compitition\Gowin_FPGA\FPGA_proj\Fault_detect_1028\src\Fault_detect_1028.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.8.11 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV18PG256C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2A-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Tue Nov 07 21:34:53 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>2571</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>2109</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>26</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>22</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>2</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk_i</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>clk_i_ibuf/I </td>
</tr>
<tr>
<td>sck_o_2</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>u_mic_interface/u_mic_driver/sck_o_s1/Q </td>
</tr>
<tr>
<td>ws_o_4</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>u_mic_interface/u_mic_driver/ws_o_s2/Q </td>
</tr>
<tr>
<td>u_FIFO/fifo_inst/wfull_val</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>u_FIFO/fifo_inst/wfull_val_s0/F </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk_i</td>
<td>100.000(MHz)</td>
<td style="color: #FF0000;" class = "error">81.664(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>sck_o_2</td>
<td>100.000(MHz)</td>
<td>305.421(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>ws_o_4</td>
<td>100.000(MHz)</td>
<td>128.694(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of u_FIFO/fifo_inst/wfull_val!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk_i</td>
<td>Setup</td>
<td>-32.496</td>
<td>17</td>
</tr>
<tr>
<td>clk_i</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sck_o_2</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sck_o_2</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ws_o_4</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ws_o_4</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_FIFO/fifo_inst/wfull_val</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_FIFO/fifo_inst/wfull_val</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-2.245</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s/DOB[0]</td>
<td>u_fault_detect_top/u_fft_wrapper/amp_o_0_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>12.210</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-2.167</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s/DOB[0]</td>
<td>u_fault_detect_top/u_fft_wrapper/amp_o_15_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>12.132</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-2.146</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s/DOB[0]</td>
<td>u_fault_detect_top/u_fft_wrapper/amp_o_1_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>12.111</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-2.061</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s/DOB[0]</td>
<td>u_fault_detect_top/u_fft_wrapper/amp_o_14_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>12.026</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-2.045</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s/DOB[0]</td>
<td>u_fault_detect_top/u_fft_wrapper/amp_o_5_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>12.010</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-2.003</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s/DOB[0]</td>
<td>u_fault_detect_top/u_fft_wrapper/amp_o_2_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>11.968</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-1.982</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s/DOB[0]</td>
<td>u_fault_detect_top/u_fft_wrapper/amp_o_8_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>11.947</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-1.865</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s/DOB[0]</td>
<td>u_fault_detect_top/u_fft_wrapper/amp_o_3_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>11.830</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-1.802</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s/DOB[0]</td>
<td>u_fault_detect_top/u_fft_wrapper/amp_o_11_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>11.767</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-1.802</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s/DOB[0]</td>
<td>u_fault_detect_top/u_fft_wrapper/amp_o_13_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>11.767</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-1.775</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s/DOB[0]</td>
<td>u_fault_detect_top/u_fft_wrapper/amp_o_4_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>11.740</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-1.775</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s/DOB[0]</td>
<td>u_fault_detect_top/u_fft_wrapper/amp_o_6_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>11.740</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-1.775</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s/DOB[0]</td>
<td>u_fault_detect_top/u_fft_wrapper/amp_o_10_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>11.740</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-1.775</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s/DOB[0]</td>
<td>u_fault_detect_top/u_fft_wrapper/amp_o_12_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>11.740</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-1.774</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s/DOB[0]</td>
<td>u_fault_detect_top/u_fft_wrapper/amp_o_7_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>11.739</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-1.774</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s/DOB[0]</td>
<td>u_fault_detect_top/u_fft_wrapper/amp_o_9_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>11.739</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-1.727</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s/DOB[0]</td>
<td>u_fault_detect_top/u_fft_wrapper/amp_o_16_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>11.692</td>
</tr>
<tr>
<td>18</td>
<td>0.268</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/qmem/reMem/mem_r_mem_r_0_1_s/DOA[3]</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/tf_inst/btfy_inst/tdfWder.multY/iMultaddalu18/A0[16]</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>5.726</td>
</tr>
<tr>
<td>19</td>
<td>0.268</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/qmem/reMem/mem_r_mem_r_0_1_s/DOA[3]</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/tf_inst/btfy_inst/tdfWder.multY/iMultaddalu18/A0[15]</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>5.726</td>
</tr>
<tr>
<td>20</td>
<td>0.268</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/qmem/reMem/mem_r_mem_r_0_1_s/DOA[3]</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/tf_inst/btfy_inst/tdfWder.multY/iMultaddalu18/A0[12]</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>5.726</td>
</tr>
<tr>
<td>21</td>
<td>0.278</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/qmem/reMem/mem_r_mem_r_0_1_s/DOA[3]</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/tf_inst/btfy_inst/tdfWder.multY/iMultaddalu18/A0[10]</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>5.716</td>
</tr>
<tr>
<td>22</td>
<td>0.278</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/qmem/reMem/mem_r_mem_r_0_1_s/DOA[3]</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/tf_inst/btfy_inst/tdfWder.multY/iMultaddalu18/A0[8]</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>5.716</td>
</tr>
<tr>
<td>23</td>
<td>0.278</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/qmem/reMem/mem_r_mem_r_0_1_s/DOA[3]</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/tf_inst/btfy_inst/tdfWder.multY/iMultaddalu18/A0[7]</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>5.716</td>
</tr>
<tr>
<td>24</td>
<td>0.283</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/qmem/reMem/mem_r_mem_r_0_1_s/DOA[3]</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/tf_inst/btfy_inst/tdfWder.multY/iMultaddalu18/A0[13]</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>5.711</td>
</tr>
<tr>
<td>25</td>
<td>0.302</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/qmem/reMem/mem_r_mem_r_0_1_s/DOA[3]</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/tf_inst/btfy_inst/tdfWder.multY/iMultaddalu18/A0[11]</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>5.692</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-0.795</td>
<td>u_mic_interface/u_data_conv/n153_s2/I0</td>
<td>u_mic_interface/u_mic_driver/ws_o_s2/D</td>
<td>ws_o_4:[F]</td>
<td>sck_o_2:[F]</td>
<td>0.000</td>
<td>-0.987</td>
<td>0.239</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-0.671</td>
<td>u_mic_interface/u_mic_driver/n10_s2/I0</td>
<td>u_mic_interface/u_mic_driver/sck_o_s1/D</td>
<td>sck_o_2:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>-0.860</td>
<td>0.234</td>
</tr>
<tr>
<td>3</td>
<td>0.005</td>
<td>u_FIFO/fifo_inst/reset_w_1_s1/Q</td>
<td>u_FIFO/fifo_inst/wfull_val1_s4/CE</td>
<td>ws_o_4:[F]</td>
<td>u_FIFO/fifo_inst/wfull_val:[F]</td>
<td>0.000</td>
<td>-0.550</td>
<td>0.601</td>
</tr>
<tr>
<td>4</td>
<td>0.204</td>
<td>u_mic_interface/u_data_conv/ws_t1_sck_s0/D</td>
<td>u_mic_interface/u_data_conv/ws_t1_sck_s0/D</td>
<td>ws_o_4:[R]</td>
<td>sck_o_2:[R]</td>
<td>0.000</td>
<td>-0.865</td>
<td>1.115</td>
</tr>
<tr>
<td>5</td>
<td>0.210</td>
<td>u_mic_interface/u_data_conv/ws_t1_s0/D</td>
<td>u_mic_interface/u_data_conv/ws_t1_s0/D</td>
<td>ws_o_4:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>-0.860</td>
<td>1.115</td>
</tr>
<tr>
<td>6</td>
<td>0.211</td>
<td>u_FIFO/fifo_inst/Equal.wbin_10_s0/Q</td>
<td>u_FIFO/fifo_inst/Equal.mem_Equal.mem_0_1_s/ADA[12]</td>
<td>ws_o_4:[R]</td>
<td>ws_o_4:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.329</td>
</tr>
<tr>
<td>7</td>
<td>0.212</td>
<td>u_FIFO/fifo_inst/Equal.wbin_7_s0/Q</td>
<td>u_FIFO/fifo_inst/Equal.mem_Equal.mem_0_1_s/ADA[9]</td>
<td>ws_o_4:[R]</td>
<td>ws_o_4:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.330</td>
</tr>
<tr>
<td>8</td>
<td>0.333</td>
<td>u_FIFO/fifo_inst/Equal.wbin_1_s0/Q</td>
<td>u_FIFO/fifo_inst/Equal.mem_Equal.mem_0_1_s/ADA[3]</td>
<td>ws_o_4:[R]</td>
<td>ws_o_4:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.451</td>
</tr>
<tr>
<td>9</td>
<td>0.335</td>
<td>u_FIFO/fifo_inst/rbin_num_7_s0/Q</td>
<td>u_FIFO/fifo_inst/Equal.mem_Equal.mem_0_1_s/ADB[9]</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.453</td>
</tr>
<tr>
<td>10</td>
<td>0.339</td>
<td>u_FIFO/fifo_inst/Equal.wbin_6_s0/Q</td>
<td>u_FIFO/fifo_inst/Equal.mem_Equal.mem_0_1_s/ADA[8]</td>
<td>ws_o_4:[R]</td>
<td>ws_o_4:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.457</td>
</tr>
<tr>
<td>11</td>
<td>0.341</td>
<td>u_FIFO/fifo_inst/Equal.wbin_11_s0/Q</td>
<td>u_FIFO/fifo_inst/Equal.mem_Equal.mem_0_1_s/ADA[13]</td>
<td>ws_o_4:[R]</td>
<td>ws_o_4:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.459</td>
</tr>
<tr>
<td>12</td>
<td>0.348</td>
<td>u_FIFO/fifo_inst/rbin_num_0_s0/Q</td>
<td>u_FIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s/ADB[2]</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.466</td>
</tr>
<tr>
<td>13</td>
<td>0.349</td>
<td>u_FIFO/fifo_inst/Equal.wbin_5_s0/Q</td>
<td>u_FIFO/fifo_inst/Equal.mem_Equal.mem_0_1_s/ADA[7]</td>
<td>ws_o_4:[R]</td>
<td>ws_o_4:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.467</td>
</tr>
<tr>
<td>14</td>
<td>0.361</td>
<td>u_FIFO/fifo_inst/rbin_num_8_s0/Q</td>
<td>u_FIFO/fifo_inst/Equal.mem_Equal.mem_0_1_s/ADB[10]</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.479</td>
</tr>
<tr>
<td>15</td>
<td>0.361</td>
<td>u_FIFO/fifo_inst/rbin_num_5_s0/Q</td>
<td>u_FIFO/fifo_inst/Equal.mem_Equal.mem_0_1_s/ADB[7]</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.479</td>
</tr>
<tr>
<td>16</td>
<td>0.361</td>
<td>u_FIFO/fifo_inst/rbin_num_9_s0/Q</td>
<td>u_FIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s/ADB[11]</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.479</td>
</tr>
<tr>
<td>17</td>
<td>0.361</td>
<td>u_FIFO/fifo_inst/Equal.wbin_9_s0/Q</td>
<td>u_FIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s/ADA[11]</td>
<td>ws_o_4:[R]</td>
<td>ws_o_4:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.479</td>
</tr>
<tr>
<td>18</td>
<td>0.366</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/tf_inst/twBtfyParm_inst/twfad_r_11_s1/Q</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/tf_inst/tw_inst/twRe_r_twRe_r_0_3_s/AD[13]</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.484</td>
</tr>
<tr>
<td>19</td>
<td>0.366</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/tf_inst/twBtfyParm_inst/twfad_r_11_s1/Q</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/tf_inst/tw_inst/twRe_r_twRe_r_0_2_s/AD[13]</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.484</td>
</tr>
<tr>
<td>20</td>
<td>0.380</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/tf_inst/twBtfyParm_inst/twfad_r_0_s1/Q</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/tf_inst/tw_inst/twRe_r_twRe_r_0_3_s/AD[2]</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.498</td>
</tr>
<tr>
<td>21</td>
<td>0.425</td>
<td>u_motor_ctrl/delay_cnt_20_s0/Q</td>
<td>u_motor_ctrl/delay_cnt_20_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>22</td>
<td>0.425</td>
<td>u_motor_ctrl/delay_cnt_29_s0/Q</td>
<td>u_motor_ctrl/delay_cnt_29_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>23</td>
<td>0.425</td>
<td>u_motor_ctrl/pwm_cnt_13_s0/Q</td>
<td>u_motor_ctrl/pwm_cnt_13_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>24</td>
<td>0.425</td>
<td>u_motor_ctrl/pwm_cnt_24_s0/Q</td>
<td>u_motor_ctrl/pwm_cnt_24_s0/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>25</td>
<td>0.425</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/tf_inst/ctrl_inst/cclt_dwnad_2_3_s1/Q</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/tf_inst/ctrl_inst/cclt_dwnad_2_3_s1/D</td>
<td>clk_i:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-0.003</td>
<td>u_FIFO/fifo_inst/wfull_val1_s4/Q</td>
<td>u_mic_interface/u_mic_driver/sck_o_s1/CLEAR</td>
<td>u_FIFO/fifo_inst/wfull_val:[F]</td>
<td>clk_i:[R]</td>
<td>5.000</td>
<td>1.094</td>
<td>3.839</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-0.003</td>
<td>u_FIFO/fifo_inst/wfull_val1_s4/Q</td>
<td>u_mic_interface/u_mic_driver/sck_cnt_3_s0/CLEAR</td>
<td>u_FIFO/fifo_inst/wfull_val:[F]</td>
<td>clk_i:[R]</td>
<td>5.000</td>
<td>1.094</td>
<td>3.839</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-0.003</td>
<td>u_FIFO/fifo_inst/wfull_val1_s4/Q</td>
<td>u_mic_interface/u_mic_driver/sck_cnt_0_s0/CLEAR</td>
<td>u_FIFO/fifo_inst/wfull_val:[F]</td>
<td>clk_i:[R]</td>
<td>5.000</td>
<td>1.094</td>
<td>3.839</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-0.003</td>
<td>u_FIFO/fifo_inst/wfull_val1_s4/Q</td>
<td>u_mic_interface/u_mic_driver/sck_cnt_1_s0/CLEAR</td>
<td>u_FIFO/fifo_inst/wfull_val:[F]</td>
<td>clk_i:[R]</td>
<td>5.000</td>
<td>1.094</td>
<td>3.839</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-0.003</td>
<td>u_FIFO/fifo_inst/wfull_val1_s4/Q</td>
<td>u_mic_interface/u_mic_driver/sck_cnt_2_s0/CLEAR</td>
<td>u_FIFO/fifo_inst/wfull_val:[F]</td>
<td>clk_i:[R]</td>
<td>5.000</td>
<td>1.094</td>
<td>3.839</td>
</tr>
<tr>
<td>6</td>
<td>0.220</td>
<td>u_FIFO/fifo_inst/wfull_val1_s4/Q</td>
<td>u_mic_interface/u_data_conv/cnt_delay_19_s0/CLEAR</td>
<td>u_FIFO/fifo_inst/wfull_val:[F]</td>
<td>sck_o_2:[R]</td>
<td>5.000</td>
<td>0.806</td>
<td>3.904</td>
</tr>
<tr>
<td>7</td>
<td>0.220</td>
<td>u_FIFO/fifo_inst/wfull_val1_s4/Q</td>
<td>u_mic_interface/u_data_conv/cnt_delay_18_s0/CLEAR</td>
<td>u_FIFO/fifo_inst/wfull_val:[F]</td>
<td>sck_o_2:[R]</td>
<td>5.000</td>
<td>0.806</td>
<td>3.904</td>
</tr>
<tr>
<td>8</td>
<td>0.278</td>
<td>u_FIFO/fifo_inst/wfull_val1_s4/Q</td>
<td>u_mic_interface/u_data_conv/cnt_flag_s1/CLEAR</td>
<td>u_FIFO/fifo_inst/wfull_val:[F]</td>
<td>clk_i:[R]</td>
<td>5.000</td>
<td>1.094</td>
<td>3.557</td>
</tr>
<tr>
<td>9</td>
<td>0.278</td>
<td>u_FIFO/fifo_inst/wfull_val1_s4/Q</td>
<td>u_mic_interface/u_data_conv/ws_t1_s0/CLEAR</td>
<td>u_FIFO/fifo_inst/wfull_val:[F]</td>
<td>clk_i:[R]</td>
<td>5.000</td>
<td>1.094</td>
<td>3.557</td>
</tr>
<tr>
<td>10</td>
<td>0.278</td>
<td>u_FIFO/fifo_inst/wfull_val1_s4/Q</td>
<td>u_mic_interface/u_data_conv/ws_t0_s0/CLEAR</td>
<td>u_FIFO/fifo_inst/wfull_val:[F]</td>
<td>clk_i:[R]</td>
<td>5.000</td>
<td>1.094</td>
<td>3.557</td>
</tr>
<tr>
<td>11</td>
<td>0.285</td>
<td>u_FIFO/fifo_inst/wfull_val1_s4/Q</td>
<td>u_mic_interface/u_data_conv/cnt_delay_12_s0/CLEAR</td>
<td>u_FIFO/fifo_inst/wfull_val:[F]</td>
<td>sck_o_2:[R]</td>
<td>5.000</td>
<td>0.806</td>
<td>3.839</td>
</tr>
<tr>
<td>12</td>
<td>0.285</td>
<td>u_FIFO/fifo_inst/wfull_val1_s4/Q</td>
<td>u_mic_interface/u_data_conv/cnt_delay_13_s0/CLEAR</td>
<td>u_FIFO/fifo_inst/wfull_val:[F]</td>
<td>sck_o_2:[R]</td>
<td>5.000</td>
<td>0.806</td>
<td>3.839</td>
</tr>
<tr>
<td>13</td>
<td>0.285</td>
<td>u_FIFO/fifo_inst/wfull_val1_s4/Q</td>
<td>u_mic_interface/u_data_conv/cnt_delay_14_s0/CLEAR</td>
<td>u_FIFO/fifo_inst/wfull_val:[F]</td>
<td>sck_o_2:[R]</td>
<td>5.000</td>
<td>0.806</td>
<td>3.839</td>
</tr>
<tr>
<td>14</td>
<td>0.285</td>
<td>u_FIFO/fifo_inst/wfull_val1_s4/Q</td>
<td>u_mic_interface/u_data_conv/cnt_delay_15_s0/CLEAR</td>
<td>u_FIFO/fifo_inst/wfull_val:[F]</td>
<td>sck_o_2:[R]</td>
<td>5.000</td>
<td>0.806</td>
<td>3.839</td>
</tr>
<tr>
<td>15</td>
<td>0.285</td>
<td>u_FIFO/fifo_inst/wfull_val1_s4/Q</td>
<td>u_mic_interface/u_data_conv/cnt_delay_16_s0/CLEAR</td>
<td>u_FIFO/fifo_inst/wfull_val:[F]</td>
<td>sck_o_2:[R]</td>
<td>5.000</td>
<td>0.806</td>
<td>3.839</td>
</tr>
<tr>
<td>16</td>
<td>0.285</td>
<td>u_FIFO/fifo_inst/wfull_val1_s4/Q</td>
<td>u_mic_interface/u_data_conv/cnt_delay_17_s0/CLEAR</td>
<td>u_FIFO/fifo_inst/wfull_val:[F]</td>
<td>sck_o_2:[R]</td>
<td>5.000</td>
<td>0.806</td>
<td>3.839</td>
</tr>
<tr>
<td>17</td>
<td>0.291</td>
<td>u_FIFO/fifo_inst/wfull_val1_s4/Q</td>
<td>u_mic_interface/u_mic_driver/ws_cnt_3_s0/CLEAR</td>
<td>u_FIFO/fifo_inst/wfull_val:[F]</td>
<td>sck_o_2:[R]</td>
<td>5.000</td>
<td>0.806</td>
<td>3.833</td>
</tr>
<tr>
<td>18</td>
<td>0.291</td>
<td>u_FIFO/fifo_inst/wfull_val1_s4/Q</td>
<td>u_mic_interface/u_mic_driver/ws_cnt_4_s0/CLEAR</td>
<td>u_FIFO/fifo_inst/wfull_val:[F]</td>
<td>sck_o_2:[R]</td>
<td>5.000</td>
<td>0.806</td>
<td>3.833</td>
</tr>
<tr>
<td>19</td>
<td>0.291</td>
<td>u_FIFO/fifo_inst/wfull_val1_s4/Q</td>
<td>u_mic_interface/u_mic_driver/ws_cnt_5_s0/CLEAR</td>
<td>u_FIFO/fifo_inst/wfull_val:[F]</td>
<td>sck_o_2:[R]</td>
<td>5.000</td>
<td>0.806</td>
<td>3.833</td>
</tr>
<tr>
<td>20</td>
<td>0.333</td>
<td>u_FIFO/fifo_inst/wfull_val1_s4/Q</td>
<td>u_mic_interface/u_data_conv/cnt_delay_1_s0/CLEAR</td>
<td>u_FIFO/fifo_inst/wfull_val:[F]</td>
<td>sck_o_2:[R]</td>
<td>5.000</td>
<td>0.806</td>
<td>3.791</td>
</tr>
<tr>
<td>21</td>
<td>0.333</td>
<td>u_FIFO/fifo_inst/wfull_val1_s4/Q</td>
<td>u_mic_interface/u_data_conv/cnt_delay_2_s0/CLEAR</td>
<td>u_FIFO/fifo_inst/wfull_val:[F]</td>
<td>sck_o_2:[R]</td>
<td>5.000</td>
<td>0.806</td>
<td>3.791</td>
</tr>
<tr>
<td>22</td>
<td>0.333</td>
<td>u_FIFO/fifo_inst/wfull_val1_s4/Q</td>
<td>u_mic_interface/u_data_conv/cnt_delay_3_s0/CLEAR</td>
<td>u_FIFO/fifo_inst/wfull_val:[F]</td>
<td>sck_o_2:[R]</td>
<td>5.000</td>
<td>0.806</td>
<td>3.791</td>
</tr>
<tr>
<td>23</td>
<td>0.333</td>
<td>u_FIFO/fifo_inst/wfull_val1_s4/Q</td>
<td>u_mic_interface/u_data_conv/cnt_delay_4_s0/CLEAR</td>
<td>u_FIFO/fifo_inst/wfull_val:[F]</td>
<td>sck_o_2:[R]</td>
<td>5.000</td>
<td>0.806</td>
<td>3.791</td>
</tr>
<tr>
<td>24</td>
<td>0.333</td>
<td>u_FIFO/fifo_inst/wfull_val1_s4/Q</td>
<td>u_mic_interface/u_data_conv/cnt_delay_5_s0/CLEAR</td>
<td>u_FIFO/fifo_inst/wfull_val:[F]</td>
<td>sck_o_2:[R]</td>
<td>5.000</td>
<td>0.806</td>
<td>3.791</td>
</tr>
<tr>
<td>25</td>
<td>0.401</td>
<td>u_FIFO/fifo_inst/wfull_val1_s4/Q</td>
<td>u_mic_interface/u_data_conv/data_buff_3_s1/CLEAR</td>
<td>u_FIFO/fifo_inst/wfull_val:[F]</td>
<td>sck_o_2:[R]</td>
<td>5.000</td>
<td>0.806</td>
<td>3.723</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.005</td>
<td>u_FIFO/fifo_inst/reset_w_1_s1/Q</td>
<td>u_FIFO/fifo_inst/wfull_val1_s4/CLEAR</td>
<td>ws_o_4:[F]</td>
<td>u_FIFO/fifo_inst/wfull_val:[F]</td>
<td>0.000</td>
<td>-0.550</td>
<td>0.601</td>
</tr>
<tr>
<td>2</td>
<td>1.567</td>
<td>u_FIFO/fifo_inst/wptr_4_s0/Q</td>
<td>u_FIFO/fifo_inst/Full_s1/PRESET</td>
<td>ws_o_4:[R]</td>
<td>ws_o_4:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.578</td>
</tr>
<tr>
<td>3</td>
<td>1.683</td>
<td>u_FIFO/fifo_inst/wptr_12_s0/Q</td>
<td>u_FIFO/fifo_inst/Empty_s0/PRESET</td>
<td>ws_o_4:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>-0.117</td>
<td>1.846</td>
</tr>
<tr>
<td>4</td>
<td>1.683</td>
<td>u_FIFO/fifo_inst/wptr_12_s0/Q</td>
<td>u_FIFO/fifo_inst/rempty_val1_s0/PRESET</td>
<td>ws_o_4:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>-0.117</td>
<td>1.846</td>
</tr>
<tr>
<td>5</td>
<td>1.689</td>
<td>u_FIFO/fifo_inst/wptr_4_s0/Q</td>
<td>u_FIFO/fifo_inst/wfull_val1_s1/PRESET</td>
<td>ws_o_4:[R]</td>
<td>ws_o_4:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.700</td>
</tr>
<tr>
<td>6</td>
<td>1.937</td>
<td>u_FIFO/fifo_inst/Full_s0/Q</td>
<td>u_mic_interface/u_data_conv/data_buff_2_s5/CLEAR</td>
<td>ws_o_4:[R]</td>
<td>sck_o_2:[R]</td>
<td>0.000</td>
<td>-0.122</td>
<td>2.105</td>
</tr>
<tr>
<td>7</td>
<td>1.937</td>
<td>u_FIFO/fifo_inst/Full_s0/Q</td>
<td>u_mic_interface/u_data_conv/data_buff_4_s1/CLEAR</td>
<td>ws_o_4:[R]</td>
<td>sck_o_2:[R]</td>
<td>0.000</td>
<td>-0.122</td>
<td>2.105</td>
</tr>
<tr>
<td>8</td>
<td>1.937</td>
<td>u_FIFO/fifo_inst/Full_s0/Q</td>
<td>u_mic_interface/u_data_conv/cnt_0_s0/CLEAR</td>
<td>ws_o_4:[R]</td>
<td>sck_o_2:[R]</td>
<td>0.000</td>
<td>-0.122</td>
<td>2.105</td>
</tr>
<tr>
<td>9</td>
<td>2.054</td>
<td>u_FIFO/fifo_inst/Full_s0/Q</td>
<td>u_mic_capture/capture_en_o_s0/CLEAR</td>
<td>ws_o_4:[R]</td>
<td>ws_o_4:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.065</td>
</tr>
<tr>
<td>10</td>
<td>2.072</td>
<td>u_FIFO/fifo_inst/Full_s0/Q</td>
<td>u_mic_interface/u_data_conv/data_buff_1_s1/CLEAR</td>
<td>ws_o_4:[R]</td>
<td>sck_o_2:[R]</td>
<td>0.000</td>
<td>-0.122</td>
<td>2.240</td>
</tr>
<tr>
<td>11</td>
<td>2.072</td>
<td>u_FIFO/fifo_inst/Full_s0/Q</td>
<td>u_mic_interface/u_data_conv/data_buff_5_s1/CLEAR</td>
<td>ws_o_4:[R]</td>
<td>sck_o_2:[R]</td>
<td>0.000</td>
<td>-0.122</td>
<td>2.240</td>
</tr>
<tr>
<td>12</td>
<td>2.072</td>
<td>u_FIFO/fifo_inst/Full_s0/Q</td>
<td>u_mic_interface/u_data_conv/cnt_1_s0/CLEAR</td>
<td>ws_o_4:[R]</td>
<td>sck_o_2:[R]</td>
<td>0.000</td>
<td>-0.122</td>
<td>2.240</td>
</tr>
<tr>
<td>13</td>
<td>2.072</td>
<td>u_FIFO/fifo_inst/Full_s0/Q</td>
<td>u_mic_interface/u_data_conv/cnt_2_s0/CLEAR</td>
<td>ws_o_4:[R]</td>
<td>sck_o_2:[R]</td>
<td>0.000</td>
<td>-0.122</td>
<td>2.240</td>
</tr>
<tr>
<td>14</td>
<td>2.072</td>
<td>u_FIFO/fifo_inst/Full_s0/Q</td>
<td>u_mic_interface/u_data_conv/cnt_3_s0/CLEAR</td>
<td>ws_o_4:[R]</td>
<td>sck_o_2:[R]</td>
<td>0.000</td>
<td>-0.122</td>
<td>2.240</td>
</tr>
<tr>
<td>15</td>
<td>2.074</td>
<td>u_FIFO/fifo_inst/Full_s0/Q</td>
<td>u_mic_interface/u_mic_driver/ws_cnt_1_s0/CLEAR</td>
<td>ws_o_4:[R]</td>
<td>sck_o_2:[R]</td>
<td>0.000</td>
<td>-0.122</td>
<td>2.242</td>
</tr>
<tr>
<td>16</td>
<td>2.074</td>
<td>u_FIFO/fifo_inst/Full_s0/Q</td>
<td>u_mic_interface/u_mic_driver/ws_cnt_2_s0/CLEAR</td>
<td>ws_o_4:[R]</td>
<td>sck_o_2:[R]</td>
<td>0.000</td>
<td>-0.122</td>
<td>2.242</td>
</tr>
<tr>
<td>17</td>
<td>2.077</td>
<td>u_FIFO/fifo_inst/Full_s0/Q</td>
<td>u_mic_interface/u_data_conv/data_buff_6_s1/CLEAR</td>
<td>ws_o_4:[R]</td>
<td>sck_o_2:[R]</td>
<td>0.000</td>
<td>-0.122</td>
<td>2.245</td>
</tr>
<tr>
<td>18</td>
<td>2.077</td>
<td>u_FIFO/fifo_inst/Full_s0/Q</td>
<td>u_mic_interface/u_data_conv/data_buff_7_s1/CLEAR</td>
<td>ws_o_4:[R]</td>
<td>sck_o_2:[R]</td>
<td>0.000</td>
<td>-0.122</td>
<td>2.245</td>
</tr>
<tr>
<td>19</td>
<td>2.077</td>
<td>u_FIFO/fifo_inst/Full_s0/Q</td>
<td>u_mic_interface/u_data_conv/cnt_flag_s1/CLEAR</td>
<td>ws_o_4:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>-0.117</td>
<td>2.240</td>
</tr>
<tr>
<td>20</td>
<td>2.077</td>
<td>u_FIFO/fifo_inst/Full_s0/Q</td>
<td>u_mic_interface/u_data_conv/ws_t1_s0/CLEAR</td>
<td>ws_o_4:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>-0.117</td>
<td>2.240</td>
</tr>
<tr>
<td>21</td>
<td>2.077</td>
<td>u_FIFO/fifo_inst/Full_s0/Q</td>
<td>u_mic_interface/u_data_conv/ws_t0_s0/CLEAR</td>
<td>ws_o_4:[R]</td>
<td>clk_i:[R]</td>
<td>0.000</td>
<td>-0.117</td>
<td>2.240</td>
</tr>
<tr>
<td>22</td>
<td>2.085</td>
<td>u_FIFO/fifo_inst/Full_s0/Q</td>
<td>u_mic_capture/vaild_cnt_7_s1/CLEAR</td>
<td>ws_o_4:[R]</td>
<td>ws_o_4:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.096</td>
</tr>
<tr>
<td>23</td>
<td>2.085</td>
<td>u_FIFO/fifo_inst/Full_s0/Q</td>
<td>u_mic_capture/vaild_cnt_2_s1/CLEAR</td>
<td>ws_o_4:[R]</td>
<td>ws_o_4:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.096</td>
</tr>
<tr>
<td>24</td>
<td>2.085</td>
<td>u_FIFO/fifo_inst/Full_s0/Q</td>
<td>u_mic_capture/vaild_cnt_5_s1/CLEAR</td>
<td>ws_o_4:[R]</td>
<td>ws_o_4:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.096</td>
</tr>
<tr>
<td>25</td>
<td>2.088</td>
<td>u_FIFO/fifo_inst/Full_s0/Q</td>
<td>u_mic_capture/vaild_cnt_0_s1/CLEAR</td>
<td>ws_o_4:[R]</td>
<td>ws_o_4:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.099</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>3.408</td>
<td>4.408</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sck_o_2</td>
<td>u_mic_interface/u_mic_driver/ws_cnt_5_s0</td>
</tr>
<tr>
<td>2</td>
<td>3.408</td>
<td>4.408</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sck_o_2</td>
<td>u_mic_interface/u_mic_driver/ws_cnt_4_s0</td>
</tr>
<tr>
<td>3</td>
<td>3.408</td>
<td>4.408</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sck_o_2</td>
<td>u_mic_interface/u_mic_driver/ws_cnt_3_s0</td>
</tr>
<tr>
<td>4</td>
<td>3.408</td>
<td>4.408</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sck_o_2</td>
<td>u_mic_interface/u_data_conv/data_buff_2_s5</td>
</tr>
<tr>
<td>5</td>
<td>3.408</td>
<td>4.408</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sck_o_2</td>
<td>u_mic_interface/u_data_conv/data_buff_0_s4</td>
</tr>
<tr>
<td>6</td>
<td>3.408</td>
<td>4.408</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sck_o_2</td>
<td>u_mic_interface/u_mic_driver/ws_cnt_2_s0</td>
</tr>
<tr>
<td>7</td>
<td>3.408</td>
<td>4.408</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sck_o_2</td>
<td>u_mic_interface/u_data_conv/cnt_delay_17_s0</td>
</tr>
<tr>
<td>8</td>
<td>3.408</td>
<td>4.408</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sck_o_2</td>
<td>u_mic_interface/u_data_conv/cnt_delay_1_s0</td>
</tr>
<tr>
<td>9</td>
<td>3.408</td>
<td>4.408</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sck_o_2</td>
<td>u_mic_interface/u_data_conv/cnt_delay_19_s0</td>
</tr>
<tr>
<td>10</td>
<td>3.408</td>
<td>4.408</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sck_o_2</td>
<td>u_mic_interface/u_data_conv/data_buff_5_s1</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.245</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.136</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fault_detect_top/u_fft_wrapper/amp_o_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>535</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>BSRAM_R10[10]</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s/CLKB</td>
</tr>
<tr>
<td>3.186</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>BSRAM_R10[10]</td>
<td style=" font-weight:bold;">u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s/DOB[0]</td>
</tr>
<tr>
<td>4.115</td>
<td>0.929</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C35[2][B]</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/pmem/reMem/pxna_do_re_0_s10/I1</td>
</tr>
<tr>
<td>4.486</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C35[2][B]</td>
<td style=" background: #97FFFF;">u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/pmem/reMem/pxna_do_re_0_s10/F</td>
</tr>
<tr>
<td>4.733</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C37[3][A]</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/udxk_inst/ud_xk_re_0_s/I1</td>
</tr>
<tr>
<td>5.282</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R23C37[3][A]</td>
<td style=" background: #97FFFF;">u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/udxk_inst/ud_xk_re_0_s/F</td>
</tr>
<tr>
<td>5.465</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C38[1][B]</td>
<td>u_fault_detect_top/u_fft_wrapper/xk_re_abs_5_s1/I3</td>
</tr>
<tr>
<td>6.035</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R23C38[1][B]</td>
<td style=" background: #97FFFF;">u_fault_detect_top/u_fft_wrapper/xk_re_abs_5_s1/F</td>
</tr>
<tr>
<td>6.210</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C39[2][B]</td>
<td>u_fault_detect_top/u_fft_wrapper/xk_re_abs_6_s1/I2</td>
</tr>
<tr>
<td>6.672</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R23C39[2][B]</td>
<td style=" background: #97FFFF;">u_fault_detect_top/u_fft_wrapper/xk_re_abs_6_s1/F</td>
</tr>
<tr>
<td>6.848</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C39[0][A]</td>
<td>u_fault_detect_top/u_fft_wrapper/xk_re_abs_6_s0/I0</td>
</tr>
<tr>
<td>7.365</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R24C39[0][A]</td>
<td style=" background: #97FFFF;">u_fault_detect_top/u_fft_wrapper/xk_re_abs_6_s0/F</td>
</tr>
<tr>
<td>8.025</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[4][A]</td>
<td>u_fault_detect_top/u_fft_wrapper/n123_s4/B0[6]</td>
</tr>
<tr>
<td>11.805</td>
<td>3.780</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[4][A]</td>
<td style=" background: #97FFFF;">u_fault_detect_top/u_fft_wrapper/n123_s4/DOUT[0]</td>
</tr>
<tr>
<td>12.566</td>
<td>0.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C42[0][A]</td>
<td>u_fault_detect_top/u_fft_wrapper/n173_s1/I0</td>
</tr>
<tr>
<td>13.136</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C42[0][A]</td>
<td style=" background: #97FFFF;">u_fault_detect_top/u_fft_wrapper/n173_s1/F</td>
</tr>
<tr>
<td>13.136</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C42[0][A]</td>
<td style=" font-weight:bold;">u_fault_detect_top/u_fft_wrapper/amp_o_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>535</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C42[0][A]</td>
<td>u_fault_detect_top/u_fft_wrapper/amp_o_0_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C42[0][A]</td>
<td>u_fault_detect_top/u_fft_wrapper/amp_o_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.819, 55.847%; route: 3.131, 25.644%; tC2Q: 2.260, 18.509%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.167</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.058</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fault_detect_top/u_fft_wrapper/amp_o_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>535</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>BSRAM_R10[10]</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s/CLKB</td>
</tr>
<tr>
<td>3.186</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>BSRAM_R10[10]</td>
<td style=" font-weight:bold;">u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s/DOB[0]</td>
</tr>
<tr>
<td>4.115</td>
<td>0.929</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C35[2][B]</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/pmem/reMem/pxna_do_re_0_s10/I1</td>
</tr>
<tr>
<td>4.486</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C35[2][B]</td>
<td style=" background: #97FFFF;">u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/pmem/reMem/pxna_do_re_0_s10/F</td>
</tr>
<tr>
<td>4.733</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C37[3][A]</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/udxk_inst/ud_xk_re_0_s/I1</td>
</tr>
<tr>
<td>5.282</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R23C37[3][A]</td>
<td style=" background: #97FFFF;">u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/udxk_inst/ud_xk_re_0_s/F</td>
</tr>
<tr>
<td>5.465</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C38[1][B]</td>
<td>u_fault_detect_top/u_fft_wrapper/xk_re_abs_5_s1/I3</td>
</tr>
<tr>
<td>6.035</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R23C38[1][B]</td>
<td style=" background: #97FFFF;">u_fault_detect_top/u_fft_wrapper/xk_re_abs_5_s1/F</td>
</tr>
<tr>
<td>6.210</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C39[2][B]</td>
<td>u_fault_detect_top/u_fft_wrapper/xk_re_abs_6_s1/I2</td>
</tr>
<tr>
<td>6.672</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R23C39[2][B]</td>
<td style=" background: #97FFFF;">u_fault_detect_top/u_fft_wrapper/xk_re_abs_6_s1/F</td>
</tr>
<tr>
<td>6.848</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C39[0][A]</td>
<td>u_fault_detect_top/u_fft_wrapper/xk_re_abs_6_s0/I0</td>
</tr>
<tr>
<td>7.365</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R24C39[0][A]</td>
<td style=" background: #97FFFF;">u_fault_detect_top/u_fft_wrapper/xk_re_abs_6_s0/F</td>
</tr>
<tr>
<td>8.025</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[4][A]</td>
<td>u_fault_detect_top/u_fft_wrapper/n123_s4/B0[6]</td>
</tr>
<tr>
<td>11.805</td>
<td>3.780</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[4][A]</td>
<td style=" background: #97FFFF;">u_fault_detect_top/u_fft_wrapper/n123_s4/DOUT[15]</td>
</tr>
<tr>
<td>12.488</td>
<td>0.683</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C40[2][A]</td>
<td>u_fault_detect_top/u_fft_wrapper/n158_s1/I0</td>
</tr>
<tr>
<td>13.058</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C40[2][A]</td>
<td style=" background: #97FFFF;">u_fault_detect_top/u_fft_wrapper/n158_s1/F</td>
</tr>
<tr>
<td>13.058</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C40[2][A]</td>
<td style=" font-weight:bold;">u_fault_detect_top/u_fft_wrapper/amp_o_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>535</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C40[2][A]</td>
<td>u_fault_detect_top/u_fft_wrapper/amp_o_15_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C40[2][A]</td>
<td>u_fault_detect_top/u_fft_wrapper/amp_o_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.819, 56.205%; route: 3.053, 25.168%; tC2Q: 2.260, 18.628%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.146</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.037</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fault_detect_top/u_fft_wrapper/amp_o_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>535</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>BSRAM_R10[10]</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s/CLKB</td>
</tr>
<tr>
<td>3.186</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>BSRAM_R10[10]</td>
<td style=" font-weight:bold;">u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s/DOB[0]</td>
</tr>
<tr>
<td>4.115</td>
<td>0.929</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C35[2][B]</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/pmem/reMem/pxna_do_re_0_s10/I1</td>
</tr>
<tr>
<td>4.486</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C35[2][B]</td>
<td style=" background: #97FFFF;">u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/pmem/reMem/pxna_do_re_0_s10/F</td>
</tr>
<tr>
<td>4.733</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C37[3][A]</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/udxk_inst/ud_xk_re_0_s/I1</td>
</tr>
<tr>
<td>5.282</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R23C37[3][A]</td>
<td style=" background: #97FFFF;">u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/udxk_inst/ud_xk_re_0_s/F</td>
</tr>
<tr>
<td>5.465</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C38[1][B]</td>
<td>u_fault_detect_top/u_fft_wrapper/xk_re_abs_5_s1/I3</td>
</tr>
<tr>
<td>6.035</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R23C38[1][B]</td>
<td style=" background: #97FFFF;">u_fault_detect_top/u_fft_wrapper/xk_re_abs_5_s1/F</td>
</tr>
<tr>
<td>6.210</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C39[2][B]</td>
<td>u_fault_detect_top/u_fft_wrapper/xk_re_abs_6_s1/I2</td>
</tr>
<tr>
<td>6.672</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R23C39[2][B]</td>
<td style=" background: #97FFFF;">u_fault_detect_top/u_fft_wrapper/xk_re_abs_6_s1/F</td>
</tr>
<tr>
<td>6.848</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C39[0][A]</td>
<td>u_fault_detect_top/u_fft_wrapper/xk_re_abs_6_s0/I0</td>
</tr>
<tr>
<td>7.365</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R24C39[0][A]</td>
<td style=" background: #97FFFF;">u_fault_detect_top/u_fft_wrapper/xk_re_abs_6_s0/F</td>
</tr>
<tr>
<td>8.025</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[4][A]</td>
<td>u_fault_detect_top/u_fft_wrapper/n123_s4/B0[6]</td>
</tr>
<tr>
<td>11.805</td>
<td>3.780</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[4][A]</td>
<td style=" background: #97FFFF;">u_fault_detect_top/u_fft_wrapper/n123_s4/DOUT[1]</td>
</tr>
<tr>
<td>12.488</td>
<td>0.683</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C40[2][A]</td>
<td>u_fault_detect_top/u_fft_wrapper/n172_s1/I0</td>
</tr>
<tr>
<td>13.037</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C40[2][A]</td>
<td style=" background: #97FFFF;">u_fault_detect_top/u_fft_wrapper/n172_s1/F</td>
</tr>
<tr>
<td>13.037</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C40[2][A]</td>
<td style=" font-weight:bold;">u_fault_detect_top/u_fft_wrapper/amp_o_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>535</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C40[2][A]</td>
<td>u_fault_detect_top/u_fft_wrapper/amp_o_1_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C40[2][A]</td>
<td>u_fault_detect_top/u_fft_wrapper/amp_o_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.798, 56.129%; route: 3.053, 25.211%; tC2Q: 2.260, 18.660%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.061</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.951</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fault_detect_top/u_fft_wrapper/amp_o_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>535</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>BSRAM_R10[10]</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s/CLKB</td>
</tr>
<tr>
<td>3.186</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>BSRAM_R10[10]</td>
<td style=" font-weight:bold;">u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s/DOB[0]</td>
</tr>
<tr>
<td>4.115</td>
<td>0.929</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C35[2][B]</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/pmem/reMem/pxna_do_re_0_s10/I1</td>
</tr>
<tr>
<td>4.486</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C35[2][B]</td>
<td style=" background: #97FFFF;">u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/pmem/reMem/pxna_do_re_0_s10/F</td>
</tr>
<tr>
<td>4.733</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C37[3][A]</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/udxk_inst/ud_xk_re_0_s/I1</td>
</tr>
<tr>
<td>5.282</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R23C37[3][A]</td>
<td style=" background: #97FFFF;">u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/udxk_inst/ud_xk_re_0_s/F</td>
</tr>
<tr>
<td>5.465</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C38[1][B]</td>
<td>u_fault_detect_top/u_fft_wrapper/xk_re_abs_5_s1/I3</td>
</tr>
<tr>
<td>6.035</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R23C38[1][B]</td>
<td style=" background: #97FFFF;">u_fault_detect_top/u_fft_wrapper/xk_re_abs_5_s1/F</td>
</tr>
<tr>
<td>6.210</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C39[2][B]</td>
<td>u_fault_detect_top/u_fft_wrapper/xk_re_abs_6_s1/I2</td>
</tr>
<tr>
<td>6.672</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R23C39[2][B]</td>
<td style=" background: #97FFFF;">u_fault_detect_top/u_fft_wrapper/xk_re_abs_6_s1/F</td>
</tr>
<tr>
<td>6.848</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C39[0][A]</td>
<td>u_fault_detect_top/u_fft_wrapper/xk_re_abs_6_s0/I0</td>
</tr>
<tr>
<td>7.365</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R24C39[0][A]</td>
<td style=" background: #97FFFF;">u_fault_detect_top/u_fft_wrapper/xk_re_abs_6_s0/F</td>
</tr>
<tr>
<td>8.025</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[4][A]</td>
<td>u_fault_detect_top/u_fft_wrapper/n123_s4/B0[6]</td>
</tr>
<tr>
<td>11.805</td>
<td>3.780</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[4][A]</td>
<td style=" background: #97FFFF;">u_fault_detect_top/u_fft_wrapper/n123_s4/DOUT[14]</td>
</tr>
<tr>
<td>12.489</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C41[2][A]</td>
<td>u_fault_detect_top/u_fft_wrapper/n159_s1/I0</td>
</tr>
<tr>
<td>12.951</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C41[2][A]</td>
<td style=" background: #97FFFF;">u_fault_detect_top/u_fft_wrapper/n159_s1/F</td>
</tr>
<tr>
<td>12.951</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C41[2][A]</td>
<td style=" font-weight:bold;">u_fault_detect_top/u_fft_wrapper/amp_o_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>535</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C41[2][A]</td>
<td>u_fault_detect_top/u_fft_wrapper/amp_o_14_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C41[2][A]</td>
<td>u_fault_detect_top/u_fft_wrapper/amp_o_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.711, 55.806%; route: 3.055, 25.401%; tC2Q: 2.260, 18.793%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.045</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.936</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fault_detect_top/u_fft_wrapper/amp_o_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>535</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>BSRAM_R10[10]</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s/CLKB</td>
</tr>
<tr>
<td>3.186</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>BSRAM_R10[10]</td>
<td style=" font-weight:bold;">u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s/DOB[0]</td>
</tr>
<tr>
<td>4.115</td>
<td>0.929</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C35[2][B]</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/pmem/reMem/pxna_do_re_0_s10/I1</td>
</tr>
<tr>
<td>4.486</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C35[2][B]</td>
<td style=" background: #97FFFF;">u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/pmem/reMem/pxna_do_re_0_s10/F</td>
</tr>
<tr>
<td>4.733</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C37[3][A]</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/udxk_inst/ud_xk_re_0_s/I1</td>
</tr>
<tr>
<td>5.282</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R23C37[3][A]</td>
<td style=" background: #97FFFF;">u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/udxk_inst/ud_xk_re_0_s/F</td>
</tr>
<tr>
<td>5.465</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C38[1][B]</td>
<td>u_fault_detect_top/u_fft_wrapper/xk_re_abs_5_s1/I3</td>
</tr>
<tr>
<td>6.035</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R23C38[1][B]</td>
<td style=" background: #97FFFF;">u_fault_detect_top/u_fft_wrapper/xk_re_abs_5_s1/F</td>
</tr>
<tr>
<td>6.210</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C39[2][B]</td>
<td>u_fault_detect_top/u_fft_wrapper/xk_re_abs_6_s1/I2</td>
</tr>
<tr>
<td>6.672</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R23C39[2][B]</td>
<td style=" background: #97FFFF;">u_fault_detect_top/u_fft_wrapper/xk_re_abs_6_s1/F</td>
</tr>
<tr>
<td>6.848</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C39[0][A]</td>
<td>u_fault_detect_top/u_fft_wrapper/xk_re_abs_6_s0/I0</td>
</tr>
<tr>
<td>7.365</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R24C39[0][A]</td>
<td style=" background: #97FFFF;">u_fault_detect_top/u_fft_wrapper/xk_re_abs_6_s0/F</td>
</tr>
<tr>
<td>8.025</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[4][A]</td>
<td>u_fault_detect_top/u_fft_wrapper/n123_s4/B0[6]</td>
</tr>
<tr>
<td>11.805</td>
<td>3.780</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[4][A]</td>
<td style=" background: #97FFFF;">u_fault_detect_top/u_fft_wrapper/n123_s4/DOUT[5]</td>
</tr>
<tr>
<td>12.565</td>
<td>0.760</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C42[2][A]</td>
<td>u_fault_detect_top/u_fft_wrapper/n168_s1/I0</td>
</tr>
<tr>
<td>12.936</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C42[2][A]</td>
<td style=" background: #97FFFF;">u_fault_detect_top/u_fft_wrapper/n168_s1/F</td>
</tr>
<tr>
<td>12.936</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C42[2][A]</td>
<td style=" font-weight:bold;">u_fault_detect_top/u_fft_wrapper/amp_o_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>535</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C42[2][A]</td>
<td>u_fault_detect_top/u_fft_wrapper/amp_o_5_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C42[2][A]</td>
<td>u_fault_detect_top/u_fft_wrapper/amp_o_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.620, 55.120%; route: 3.130, 26.062%; tC2Q: 2.260, 18.817%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.003</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.893</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fault_detect_top/u_fft_wrapper/amp_o_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>535</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>BSRAM_R10[10]</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s/CLKB</td>
</tr>
<tr>
<td>3.186</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>BSRAM_R10[10]</td>
<td style=" font-weight:bold;">u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s/DOB[0]</td>
</tr>
<tr>
<td>4.115</td>
<td>0.929</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C35[2][B]</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/pmem/reMem/pxna_do_re_0_s10/I1</td>
</tr>
<tr>
<td>4.486</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C35[2][B]</td>
<td style=" background: #97FFFF;">u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/pmem/reMem/pxna_do_re_0_s10/F</td>
</tr>
<tr>
<td>4.733</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C37[3][A]</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/udxk_inst/ud_xk_re_0_s/I1</td>
</tr>
<tr>
<td>5.282</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R23C37[3][A]</td>
<td style=" background: #97FFFF;">u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/udxk_inst/ud_xk_re_0_s/F</td>
</tr>
<tr>
<td>5.465</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C38[1][B]</td>
<td>u_fault_detect_top/u_fft_wrapper/xk_re_abs_5_s1/I3</td>
</tr>
<tr>
<td>6.035</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R23C38[1][B]</td>
<td style=" background: #97FFFF;">u_fault_detect_top/u_fft_wrapper/xk_re_abs_5_s1/F</td>
</tr>
<tr>
<td>6.210</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C39[2][B]</td>
<td>u_fault_detect_top/u_fft_wrapper/xk_re_abs_6_s1/I2</td>
</tr>
<tr>
<td>6.672</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R23C39[2][B]</td>
<td style=" background: #97FFFF;">u_fault_detect_top/u_fft_wrapper/xk_re_abs_6_s1/F</td>
</tr>
<tr>
<td>6.848</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C39[0][A]</td>
<td>u_fault_detect_top/u_fft_wrapper/xk_re_abs_6_s0/I0</td>
</tr>
<tr>
<td>7.365</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R24C39[0][A]</td>
<td style=" background: #97FFFF;">u_fault_detect_top/u_fft_wrapper/xk_re_abs_6_s0/F</td>
</tr>
<tr>
<td>8.025</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[4][A]</td>
<td>u_fault_detect_top/u_fft_wrapper/n123_s4/B0[6]</td>
</tr>
<tr>
<td>11.805</td>
<td>3.780</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[4][A]</td>
<td style=" background: #97FFFF;">u_fault_detect_top/u_fft_wrapper/n123_s4/DOUT[2]</td>
</tr>
<tr>
<td>12.323</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C40[2][B]</td>
<td>u_fault_detect_top/u_fft_wrapper/n171_s1/I0</td>
</tr>
<tr>
<td>12.893</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C40[2][B]</td>
<td style=" background: #97FFFF;">u_fault_detect_top/u_fft_wrapper/n171_s1/F</td>
</tr>
<tr>
<td>12.893</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C40[2][B]</td>
<td style=" font-weight:bold;">u_fault_detect_top/u_fft_wrapper/amp_o_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>535</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C40[2][B]</td>
<td>u_fault_detect_top/u_fft_wrapper/amp_o_2_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C40[2][B]</td>
<td>u_fault_detect_top/u_fft_wrapper/amp_o_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.819, 56.979%; route: 2.889, 24.136%; tC2Q: 2.260, 18.884%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.982</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.872</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fault_detect_top/u_fft_wrapper/amp_o_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>535</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>BSRAM_R10[10]</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s/CLKB</td>
</tr>
<tr>
<td>3.186</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>BSRAM_R10[10]</td>
<td style=" font-weight:bold;">u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s/DOB[0]</td>
</tr>
<tr>
<td>4.115</td>
<td>0.929</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C35[2][B]</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/pmem/reMem/pxna_do_re_0_s10/I1</td>
</tr>
<tr>
<td>4.486</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C35[2][B]</td>
<td style=" background: #97FFFF;">u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/pmem/reMem/pxna_do_re_0_s10/F</td>
</tr>
<tr>
<td>4.733</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C37[3][A]</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/udxk_inst/ud_xk_re_0_s/I1</td>
</tr>
<tr>
<td>5.282</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R23C37[3][A]</td>
<td style=" background: #97FFFF;">u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/udxk_inst/ud_xk_re_0_s/F</td>
</tr>
<tr>
<td>5.465</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C38[1][B]</td>
<td>u_fault_detect_top/u_fft_wrapper/xk_re_abs_5_s1/I3</td>
</tr>
<tr>
<td>6.035</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R23C38[1][B]</td>
<td style=" background: #97FFFF;">u_fault_detect_top/u_fft_wrapper/xk_re_abs_5_s1/F</td>
</tr>
<tr>
<td>6.210</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C39[2][B]</td>
<td>u_fault_detect_top/u_fft_wrapper/xk_re_abs_6_s1/I2</td>
</tr>
<tr>
<td>6.672</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R23C39[2][B]</td>
<td style=" background: #97FFFF;">u_fault_detect_top/u_fft_wrapper/xk_re_abs_6_s1/F</td>
</tr>
<tr>
<td>6.848</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C39[0][A]</td>
<td>u_fault_detect_top/u_fft_wrapper/xk_re_abs_6_s0/I0</td>
</tr>
<tr>
<td>7.365</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R24C39[0][A]</td>
<td style=" background: #97FFFF;">u_fault_detect_top/u_fft_wrapper/xk_re_abs_6_s0/F</td>
</tr>
<tr>
<td>8.025</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[4][A]</td>
<td>u_fault_detect_top/u_fft_wrapper/n123_s4/B0[6]</td>
</tr>
<tr>
<td>11.805</td>
<td>3.780</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[4][A]</td>
<td style=" background: #97FFFF;">u_fault_detect_top/u_fft_wrapper/n123_s4/DOUT[8]</td>
</tr>
<tr>
<td>12.323</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C43[2][B]</td>
<td>u_fault_detect_top/u_fft_wrapper/n165_s1/I0</td>
</tr>
<tr>
<td>12.872</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C43[2][B]</td>
<td style=" background: #97FFFF;">u_fault_detect_top/u_fft_wrapper/n165_s1/F</td>
</tr>
<tr>
<td>12.872</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C43[2][B]</td>
<td style=" font-weight:bold;">u_fault_detect_top/u_fft_wrapper/amp_o_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>535</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C43[2][B]</td>
<td>u_fault_detect_top/u_fft_wrapper/amp_o_8_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C43[2][B]</td>
<td>u_fault_detect_top/u_fft_wrapper/amp_o_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.798, 56.904%; route: 2.889, 24.179%; tC2Q: 2.260, 18.918%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.865</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.756</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fault_detect_top/u_fft_wrapper/amp_o_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>535</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>BSRAM_R10[10]</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s/CLKB</td>
</tr>
<tr>
<td>3.186</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>BSRAM_R10[10]</td>
<td style=" font-weight:bold;">u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s/DOB[0]</td>
</tr>
<tr>
<td>4.115</td>
<td>0.929</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C35[2][B]</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/pmem/reMem/pxna_do_re_0_s10/I1</td>
</tr>
<tr>
<td>4.486</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C35[2][B]</td>
<td style=" background: #97FFFF;">u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/pmem/reMem/pxna_do_re_0_s10/F</td>
</tr>
<tr>
<td>4.733</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C37[3][A]</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/udxk_inst/ud_xk_re_0_s/I1</td>
</tr>
<tr>
<td>5.282</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R23C37[3][A]</td>
<td style=" background: #97FFFF;">u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/udxk_inst/ud_xk_re_0_s/F</td>
</tr>
<tr>
<td>5.465</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C38[1][B]</td>
<td>u_fault_detect_top/u_fft_wrapper/xk_re_abs_5_s1/I3</td>
</tr>
<tr>
<td>6.035</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R23C38[1][B]</td>
<td style=" background: #97FFFF;">u_fault_detect_top/u_fft_wrapper/xk_re_abs_5_s1/F</td>
</tr>
<tr>
<td>6.210</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C39[2][B]</td>
<td>u_fault_detect_top/u_fft_wrapper/xk_re_abs_6_s1/I2</td>
</tr>
<tr>
<td>6.672</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R23C39[2][B]</td>
<td style=" background: #97FFFF;">u_fault_detect_top/u_fft_wrapper/xk_re_abs_6_s1/F</td>
</tr>
<tr>
<td>6.848</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C39[0][A]</td>
<td>u_fault_detect_top/u_fft_wrapper/xk_re_abs_6_s0/I0</td>
</tr>
<tr>
<td>7.365</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R24C39[0][A]</td>
<td style=" background: #97FFFF;">u_fault_detect_top/u_fft_wrapper/xk_re_abs_6_s0/F</td>
</tr>
<tr>
<td>8.025</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[4][A]</td>
<td>u_fault_detect_top/u_fft_wrapper/n123_s4/B0[6]</td>
</tr>
<tr>
<td>11.805</td>
<td>3.780</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[4][A]</td>
<td style=" background: #97FFFF;">u_fault_detect_top/u_fft_wrapper/n123_s4/DOUT[3]</td>
</tr>
<tr>
<td>12.294</td>
<td>0.489</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C40[2][A]</td>
<td>u_fault_detect_top/u_fft_wrapper/n170_s1/I0</td>
</tr>
<tr>
<td>12.756</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C40[2][A]</td>
<td style=" background: #97FFFF;">u_fault_detect_top/u_fft_wrapper/n170_s1/F</td>
</tr>
<tr>
<td>12.756</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C40[2][A]</td>
<td style=" font-weight:bold;">u_fault_detect_top/u_fft_wrapper/amp_o_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>535</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C40[2][A]</td>
<td>u_fault_detect_top/u_fft_wrapper/amp_o_3_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C40[2][A]</td>
<td>u_fault_detect_top/u_fft_wrapper/amp_o_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.711, 56.727%; route: 2.859, 24.169%; tC2Q: 2.260, 19.104%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.802</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.693</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fault_detect_top/u_fft_wrapper/amp_o_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>535</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>BSRAM_R10[10]</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s/CLKB</td>
</tr>
<tr>
<td>3.186</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>BSRAM_R10[10]</td>
<td style=" font-weight:bold;">u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s/DOB[0]</td>
</tr>
<tr>
<td>4.115</td>
<td>0.929</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C35[2][B]</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/pmem/reMem/pxna_do_re_0_s10/I1</td>
</tr>
<tr>
<td>4.486</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C35[2][B]</td>
<td style=" background: #97FFFF;">u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/pmem/reMem/pxna_do_re_0_s10/F</td>
</tr>
<tr>
<td>4.733</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C37[3][A]</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/udxk_inst/ud_xk_re_0_s/I1</td>
</tr>
<tr>
<td>5.282</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R23C37[3][A]</td>
<td style=" background: #97FFFF;">u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/udxk_inst/ud_xk_re_0_s/F</td>
</tr>
<tr>
<td>5.465</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C38[1][B]</td>
<td>u_fault_detect_top/u_fft_wrapper/xk_re_abs_5_s1/I3</td>
</tr>
<tr>
<td>6.035</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R23C38[1][B]</td>
<td style=" background: #97FFFF;">u_fault_detect_top/u_fft_wrapper/xk_re_abs_5_s1/F</td>
</tr>
<tr>
<td>6.210</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C39[2][B]</td>
<td>u_fault_detect_top/u_fft_wrapper/xk_re_abs_6_s1/I2</td>
</tr>
<tr>
<td>6.672</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R23C39[2][B]</td>
<td style=" background: #97FFFF;">u_fault_detect_top/u_fft_wrapper/xk_re_abs_6_s1/F</td>
</tr>
<tr>
<td>6.848</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C39[0][A]</td>
<td>u_fault_detect_top/u_fft_wrapper/xk_re_abs_6_s0/I0</td>
</tr>
<tr>
<td>7.365</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R24C39[0][A]</td>
<td style=" background: #97FFFF;">u_fault_detect_top/u_fft_wrapper/xk_re_abs_6_s0/F</td>
</tr>
<tr>
<td>8.025</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[4][A]</td>
<td>u_fault_detect_top/u_fft_wrapper/n123_s4/B0[6]</td>
</tr>
<tr>
<td>11.805</td>
<td>3.780</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[4][A]</td>
<td style=" background: #97FFFF;">u_fault_detect_top/u_fft_wrapper/n123_s4/DOUT[11]</td>
</tr>
<tr>
<td>12.322</td>
<td>0.517</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C41[1][A]</td>
<td>u_fault_detect_top/u_fft_wrapper/n162_s1/I0</td>
</tr>
<tr>
<td>12.693</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C41[1][A]</td>
<td style=" background: #97FFFF;">u_fault_detect_top/u_fft_wrapper/n162_s1/F</td>
</tr>
<tr>
<td>12.693</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C41[1][A]</td>
<td style=" font-weight:bold;">u_fault_detect_top/u_fft_wrapper/amp_o_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>535</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C41[1][A]</td>
<td>u_fault_detect_top/u_fft_wrapper/amp_o_11_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C41[1][A]</td>
<td>u_fault_detect_top/u_fft_wrapper/amp_o_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.620, 56.257%; route: 2.887, 24.537%; tC2Q: 2.260, 19.206%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.802</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.693</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fault_detect_top/u_fft_wrapper/amp_o_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>535</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>BSRAM_R10[10]</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s/CLKB</td>
</tr>
<tr>
<td>3.186</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>BSRAM_R10[10]</td>
<td style=" font-weight:bold;">u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s/DOB[0]</td>
</tr>
<tr>
<td>4.115</td>
<td>0.929</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C35[2][B]</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/pmem/reMem/pxna_do_re_0_s10/I1</td>
</tr>
<tr>
<td>4.486</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C35[2][B]</td>
<td style=" background: #97FFFF;">u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/pmem/reMem/pxna_do_re_0_s10/F</td>
</tr>
<tr>
<td>4.733</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C37[3][A]</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/udxk_inst/ud_xk_re_0_s/I1</td>
</tr>
<tr>
<td>5.282</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R23C37[3][A]</td>
<td style=" background: #97FFFF;">u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/udxk_inst/ud_xk_re_0_s/F</td>
</tr>
<tr>
<td>5.465</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C38[1][B]</td>
<td>u_fault_detect_top/u_fft_wrapper/xk_re_abs_5_s1/I3</td>
</tr>
<tr>
<td>6.035</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R23C38[1][B]</td>
<td style=" background: #97FFFF;">u_fault_detect_top/u_fft_wrapper/xk_re_abs_5_s1/F</td>
</tr>
<tr>
<td>6.210</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C39[2][B]</td>
<td>u_fault_detect_top/u_fft_wrapper/xk_re_abs_6_s1/I2</td>
</tr>
<tr>
<td>6.672</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R23C39[2][B]</td>
<td style=" background: #97FFFF;">u_fault_detect_top/u_fft_wrapper/xk_re_abs_6_s1/F</td>
</tr>
<tr>
<td>6.848</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C39[0][A]</td>
<td>u_fault_detect_top/u_fft_wrapper/xk_re_abs_6_s0/I0</td>
</tr>
<tr>
<td>7.365</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R24C39[0][A]</td>
<td style=" background: #97FFFF;">u_fault_detect_top/u_fft_wrapper/xk_re_abs_6_s0/F</td>
</tr>
<tr>
<td>8.025</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[4][A]</td>
<td>u_fault_detect_top/u_fft_wrapper/n123_s4/B0[6]</td>
</tr>
<tr>
<td>11.805</td>
<td>3.780</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[4][A]</td>
<td style=" background: #97FFFF;">u_fault_detect_top/u_fft_wrapper/n123_s4/DOUT[13]</td>
</tr>
<tr>
<td>12.322</td>
<td>0.517</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C42[1][B]</td>
<td>u_fault_detect_top/u_fft_wrapper/n160_s1/I0</td>
</tr>
<tr>
<td>12.693</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C42[1][B]</td>
<td style=" background: #97FFFF;">u_fault_detect_top/u_fft_wrapper/n160_s1/F</td>
</tr>
<tr>
<td>12.693</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C42[1][B]</td>
<td style=" font-weight:bold;">u_fault_detect_top/u_fft_wrapper/amp_o_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>535</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C42[1][B]</td>
<td>u_fault_detect_top/u_fft_wrapper/amp_o_13_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C42[1][B]</td>
<td>u_fault_detect_top/u_fft_wrapper/amp_o_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.620, 56.257%; route: 2.887, 24.537%; tC2Q: 2.260, 19.206%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.775</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.666</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fault_detect_top/u_fft_wrapper/amp_o_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>535</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>BSRAM_R10[10]</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s/CLKB</td>
</tr>
<tr>
<td>3.186</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>BSRAM_R10[10]</td>
<td style=" font-weight:bold;">u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s/DOB[0]</td>
</tr>
<tr>
<td>4.115</td>
<td>0.929</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C35[2][B]</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/pmem/reMem/pxna_do_re_0_s10/I1</td>
</tr>
<tr>
<td>4.486</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C35[2][B]</td>
<td style=" background: #97FFFF;">u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/pmem/reMem/pxna_do_re_0_s10/F</td>
</tr>
<tr>
<td>4.733</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C37[3][A]</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/udxk_inst/ud_xk_re_0_s/I1</td>
</tr>
<tr>
<td>5.282</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R23C37[3][A]</td>
<td style=" background: #97FFFF;">u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/udxk_inst/ud_xk_re_0_s/F</td>
</tr>
<tr>
<td>5.465</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C38[1][B]</td>
<td>u_fault_detect_top/u_fft_wrapper/xk_re_abs_5_s1/I3</td>
</tr>
<tr>
<td>6.035</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R23C38[1][B]</td>
<td style=" background: #97FFFF;">u_fault_detect_top/u_fft_wrapper/xk_re_abs_5_s1/F</td>
</tr>
<tr>
<td>6.210</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C39[2][B]</td>
<td>u_fault_detect_top/u_fft_wrapper/xk_re_abs_6_s1/I2</td>
</tr>
<tr>
<td>6.672</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R23C39[2][B]</td>
<td style=" background: #97FFFF;">u_fault_detect_top/u_fft_wrapper/xk_re_abs_6_s1/F</td>
</tr>
<tr>
<td>6.848</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C39[0][A]</td>
<td>u_fault_detect_top/u_fft_wrapper/xk_re_abs_6_s0/I0</td>
</tr>
<tr>
<td>7.365</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R24C39[0][A]</td>
<td style=" background: #97FFFF;">u_fault_detect_top/u_fft_wrapper/xk_re_abs_6_s0/F</td>
</tr>
<tr>
<td>8.025</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[4][A]</td>
<td>u_fault_detect_top/u_fft_wrapper/n123_s4/B0[6]</td>
</tr>
<tr>
<td>11.805</td>
<td>3.780</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[4][A]</td>
<td style=" background: #97FFFF;">u_fault_detect_top/u_fft_wrapper/n123_s4/DOUT[4]</td>
</tr>
<tr>
<td>12.295</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C40[2][B]</td>
<td>u_fault_detect_top/u_fft_wrapper/n169_s1/I0</td>
</tr>
<tr>
<td>12.666</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C40[2][B]</td>
<td style=" background: #97FFFF;">u_fault_detect_top/u_fft_wrapper/n169_s1/F</td>
</tr>
<tr>
<td>12.666</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C40[2][B]</td>
<td style=" font-weight:bold;">u_fault_detect_top/u_fft_wrapper/amp_o_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>535</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C40[2][B]</td>
<td>u_fault_detect_top/u_fft_wrapper/amp_o_4_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C40[2][B]</td>
<td>u_fault_detect_top/u_fft_wrapper/amp_o_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.620, 56.387%; route: 2.860, 24.363%; tC2Q: 2.260, 19.250%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.775</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.666</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fault_detect_top/u_fft_wrapper/amp_o_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>535</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>BSRAM_R10[10]</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s/CLKB</td>
</tr>
<tr>
<td>3.186</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>BSRAM_R10[10]</td>
<td style=" font-weight:bold;">u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s/DOB[0]</td>
</tr>
<tr>
<td>4.115</td>
<td>0.929</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C35[2][B]</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/pmem/reMem/pxna_do_re_0_s10/I1</td>
</tr>
<tr>
<td>4.486</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C35[2][B]</td>
<td style=" background: #97FFFF;">u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/pmem/reMem/pxna_do_re_0_s10/F</td>
</tr>
<tr>
<td>4.733</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C37[3][A]</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/udxk_inst/ud_xk_re_0_s/I1</td>
</tr>
<tr>
<td>5.282</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R23C37[3][A]</td>
<td style=" background: #97FFFF;">u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/udxk_inst/ud_xk_re_0_s/F</td>
</tr>
<tr>
<td>5.465</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C38[1][B]</td>
<td>u_fault_detect_top/u_fft_wrapper/xk_re_abs_5_s1/I3</td>
</tr>
<tr>
<td>6.035</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R23C38[1][B]</td>
<td style=" background: #97FFFF;">u_fault_detect_top/u_fft_wrapper/xk_re_abs_5_s1/F</td>
</tr>
<tr>
<td>6.210</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C39[2][B]</td>
<td>u_fault_detect_top/u_fft_wrapper/xk_re_abs_6_s1/I2</td>
</tr>
<tr>
<td>6.672</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R23C39[2][B]</td>
<td style=" background: #97FFFF;">u_fault_detect_top/u_fft_wrapper/xk_re_abs_6_s1/F</td>
</tr>
<tr>
<td>6.848</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C39[0][A]</td>
<td>u_fault_detect_top/u_fft_wrapper/xk_re_abs_6_s0/I0</td>
</tr>
<tr>
<td>7.365</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R24C39[0][A]</td>
<td style=" background: #97FFFF;">u_fault_detect_top/u_fft_wrapper/xk_re_abs_6_s0/F</td>
</tr>
<tr>
<td>8.025</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[4][A]</td>
<td>u_fault_detect_top/u_fft_wrapper/n123_s4/B0[6]</td>
</tr>
<tr>
<td>11.805</td>
<td>3.780</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[4][A]</td>
<td style=" background: #97FFFF;">u_fault_detect_top/u_fft_wrapper/n123_s4/DOUT[6]</td>
</tr>
<tr>
<td>12.295</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C41[0][B]</td>
<td>u_fault_detect_top/u_fft_wrapper/n167_s1/I0</td>
</tr>
<tr>
<td>12.666</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C41[0][B]</td>
<td style=" background: #97FFFF;">u_fault_detect_top/u_fft_wrapper/n167_s1/F</td>
</tr>
<tr>
<td>12.666</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C41[0][B]</td>
<td style=" font-weight:bold;">u_fault_detect_top/u_fft_wrapper/amp_o_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>535</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C41[0][B]</td>
<td>u_fault_detect_top/u_fft_wrapper/amp_o_6_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C41[0][B]</td>
<td>u_fault_detect_top/u_fft_wrapper/amp_o_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.620, 56.387%; route: 2.860, 24.363%; tC2Q: 2.260, 19.250%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.775</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.666</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fault_detect_top/u_fft_wrapper/amp_o_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>535</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>BSRAM_R10[10]</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s/CLKB</td>
</tr>
<tr>
<td>3.186</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>BSRAM_R10[10]</td>
<td style=" font-weight:bold;">u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s/DOB[0]</td>
</tr>
<tr>
<td>4.115</td>
<td>0.929</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C35[2][B]</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/pmem/reMem/pxna_do_re_0_s10/I1</td>
</tr>
<tr>
<td>4.486</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C35[2][B]</td>
<td style=" background: #97FFFF;">u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/pmem/reMem/pxna_do_re_0_s10/F</td>
</tr>
<tr>
<td>4.733</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C37[3][A]</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/udxk_inst/ud_xk_re_0_s/I1</td>
</tr>
<tr>
<td>5.282</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R23C37[3][A]</td>
<td style=" background: #97FFFF;">u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/udxk_inst/ud_xk_re_0_s/F</td>
</tr>
<tr>
<td>5.465</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C38[1][B]</td>
<td>u_fault_detect_top/u_fft_wrapper/xk_re_abs_5_s1/I3</td>
</tr>
<tr>
<td>6.035</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R23C38[1][B]</td>
<td style=" background: #97FFFF;">u_fault_detect_top/u_fft_wrapper/xk_re_abs_5_s1/F</td>
</tr>
<tr>
<td>6.210</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C39[2][B]</td>
<td>u_fault_detect_top/u_fft_wrapper/xk_re_abs_6_s1/I2</td>
</tr>
<tr>
<td>6.672</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R23C39[2][B]</td>
<td style=" background: #97FFFF;">u_fault_detect_top/u_fft_wrapper/xk_re_abs_6_s1/F</td>
</tr>
<tr>
<td>6.848</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C39[0][A]</td>
<td>u_fault_detect_top/u_fft_wrapper/xk_re_abs_6_s0/I0</td>
</tr>
<tr>
<td>7.365</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R24C39[0][A]</td>
<td style=" background: #97FFFF;">u_fault_detect_top/u_fft_wrapper/xk_re_abs_6_s0/F</td>
</tr>
<tr>
<td>8.025</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[4][A]</td>
<td>u_fault_detect_top/u_fft_wrapper/n123_s4/B0[6]</td>
</tr>
<tr>
<td>11.805</td>
<td>3.780</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[4][A]</td>
<td style=" background: #97FFFF;">u_fault_detect_top/u_fft_wrapper/n123_s4/DOUT[10]</td>
</tr>
<tr>
<td>12.295</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C41[1][B]</td>
<td>u_fault_detect_top/u_fft_wrapper/n163_s1/I0</td>
</tr>
<tr>
<td>12.666</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C41[1][B]</td>
<td style=" background: #97FFFF;">u_fault_detect_top/u_fft_wrapper/n163_s1/F</td>
</tr>
<tr>
<td>12.666</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C41[1][B]</td>
<td style=" font-weight:bold;">u_fault_detect_top/u_fft_wrapper/amp_o_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>535</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C41[1][B]</td>
<td>u_fault_detect_top/u_fft_wrapper/amp_o_10_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C41[1][B]</td>
<td>u_fault_detect_top/u_fft_wrapper/amp_o_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.620, 56.387%; route: 2.860, 24.363%; tC2Q: 2.260, 19.250%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.775</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.666</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fault_detect_top/u_fft_wrapper/amp_o_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>535</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>BSRAM_R10[10]</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s/CLKB</td>
</tr>
<tr>
<td>3.186</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>BSRAM_R10[10]</td>
<td style=" font-weight:bold;">u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s/DOB[0]</td>
</tr>
<tr>
<td>4.115</td>
<td>0.929</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C35[2][B]</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/pmem/reMem/pxna_do_re_0_s10/I1</td>
</tr>
<tr>
<td>4.486</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C35[2][B]</td>
<td style=" background: #97FFFF;">u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/pmem/reMem/pxna_do_re_0_s10/F</td>
</tr>
<tr>
<td>4.733</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C37[3][A]</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/udxk_inst/ud_xk_re_0_s/I1</td>
</tr>
<tr>
<td>5.282</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R23C37[3][A]</td>
<td style=" background: #97FFFF;">u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/udxk_inst/ud_xk_re_0_s/F</td>
</tr>
<tr>
<td>5.465</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C38[1][B]</td>
<td>u_fault_detect_top/u_fft_wrapper/xk_re_abs_5_s1/I3</td>
</tr>
<tr>
<td>6.035</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R23C38[1][B]</td>
<td style=" background: #97FFFF;">u_fault_detect_top/u_fft_wrapper/xk_re_abs_5_s1/F</td>
</tr>
<tr>
<td>6.210</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C39[2][B]</td>
<td>u_fault_detect_top/u_fft_wrapper/xk_re_abs_6_s1/I2</td>
</tr>
<tr>
<td>6.672</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R23C39[2][B]</td>
<td style=" background: #97FFFF;">u_fault_detect_top/u_fft_wrapper/xk_re_abs_6_s1/F</td>
</tr>
<tr>
<td>6.848</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C39[0][A]</td>
<td>u_fault_detect_top/u_fft_wrapper/xk_re_abs_6_s0/I0</td>
</tr>
<tr>
<td>7.365</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R24C39[0][A]</td>
<td style=" background: #97FFFF;">u_fault_detect_top/u_fft_wrapper/xk_re_abs_6_s0/F</td>
</tr>
<tr>
<td>8.025</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[4][A]</td>
<td>u_fault_detect_top/u_fft_wrapper/n123_s4/B0[6]</td>
</tr>
<tr>
<td>11.805</td>
<td>3.780</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[4][A]</td>
<td style=" background: #97FFFF;">u_fault_detect_top/u_fft_wrapper/n123_s4/DOUT[12]</td>
</tr>
<tr>
<td>12.295</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C40[1][B]</td>
<td>u_fault_detect_top/u_fft_wrapper/n161_s1/I0</td>
</tr>
<tr>
<td>12.666</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C40[1][B]</td>
<td style=" background: #97FFFF;">u_fault_detect_top/u_fft_wrapper/n161_s1/F</td>
</tr>
<tr>
<td>12.666</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C40[1][B]</td>
<td style=" font-weight:bold;">u_fault_detect_top/u_fft_wrapper/amp_o_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>535</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C40[1][B]</td>
<td>u_fault_detect_top/u_fft_wrapper/amp_o_12_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C40[1][B]</td>
<td>u_fault_detect_top/u_fft_wrapper/amp_o_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.620, 56.387%; route: 2.860, 24.363%; tC2Q: 2.260, 19.250%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.774</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.665</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fault_detect_top/u_fft_wrapper/amp_o_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>535</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>BSRAM_R10[10]</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s/CLKB</td>
</tr>
<tr>
<td>3.186</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>BSRAM_R10[10]</td>
<td style=" font-weight:bold;">u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s/DOB[0]</td>
</tr>
<tr>
<td>4.115</td>
<td>0.929</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C35[2][B]</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/pmem/reMem/pxna_do_re_0_s10/I1</td>
</tr>
<tr>
<td>4.486</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C35[2][B]</td>
<td style=" background: #97FFFF;">u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/pmem/reMem/pxna_do_re_0_s10/F</td>
</tr>
<tr>
<td>4.733</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C37[3][A]</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/udxk_inst/ud_xk_re_0_s/I1</td>
</tr>
<tr>
<td>5.282</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R23C37[3][A]</td>
<td style=" background: #97FFFF;">u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/udxk_inst/ud_xk_re_0_s/F</td>
</tr>
<tr>
<td>5.465</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C38[1][B]</td>
<td>u_fault_detect_top/u_fft_wrapper/xk_re_abs_5_s1/I3</td>
</tr>
<tr>
<td>6.035</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R23C38[1][B]</td>
<td style=" background: #97FFFF;">u_fault_detect_top/u_fft_wrapper/xk_re_abs_5_s1/F</td>
</tr>
<tr>
<td>6.210</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C39[2][B]</td>
<td>u_fault_detect_top/u_fft_wrapper/xk_re_abs_6_s1/I2</td>
</tr>
<tr>
<td>6.672</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R23C39[2][B]</td>
<td style=" background: #97FFFF;">u_fault_detect_top/u_fft_wrapper/xk_re_abs_6_s1/F</td>
</tr>
<tr>
<td>6.848</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C39[0][A]</td>
<td>u_fault_detect_top/u_fft_wrapper/xk_re_abs_6_s0/I0</td>
</tr>
<tr>
<td>7.365</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R24C39[0][A]</td>
<td style=" background: #97FFFF;">u_fault_detect_top/u_fft_wrapper/xk_re_abs_6_s0/F</td>
</tr>
<tr>
<td>8.025</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[4][A]</td>
<td>u_fault_detect_top/u_fft_wrapper/n123_s4/B0[6]</td>
</tr>
<tr>
<td>11.805</td>
<td>3.780</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[4][A]</td>
<td style=" background: #97FFFF;">u_fault_detect_top/u_fft_wrapper/n123_s4/DOUT[7]</td>
</tr>
<tr>
<td>12.294</td>
<td>0.489</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C41[0][A]</td>
<td>u_fault_detect_top/u_fft_wrapper/n166_s1/I0</td>
</tr>
<tr>
<td>12.665</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C41[0][A]</td>
<td style=" background: #97FFFF;">u_fault_detect_top/u_fft_wrapper/n166_s1/F</td>
</tr>
<tr>
<td>12.665</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C41[0][A]</td>
<td style=" font-weight:bold;">u_fault_detect_top/u_fft_wrapper/amp_o_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>535</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C41[0][A]</td>
<td>u_fault_detect_top/u_fft_wrapper/amp_o_7_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C41[0][A]</td>
<td>u_fault_detect_top/u_fft_wrapper/amp_o_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.620, 56.392%; route: 2.859, 24.356%; tC2Q: 2.260, 19.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.774</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.665</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fault_detect_top/u_fft_wrapper/amp_o_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>535</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>BSRAM_R10[10]</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s/CLKB</td>
</tr>
<tr>
<td>3.186</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>BSRAM_R10[10]</td>
<td style=" font-weight:bold;">u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s/DOB[0]</td>
</tr>
<tr>
<td>4.115</td>
<td>0.929</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C35[2][B]</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/pmem/reMem/pxna_do_re_0_s10/I1</td>
</tr>
<tr>
<td>4.486</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C35[2][B]</td>
<td style=" background: #97FFFF;">u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/pmem/reMem/pxna_do_re_0_s10/F</td>
</tr>
<tr>
<td>4.733</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C37[3][A]</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/udxk_inst/ud_xk_re_0_s/I1</td>
</tr>
<tr>
<td>5.282</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R23C37[3][A]</td>
<td style=" background: #97FFFF;">u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/udxk_inst/ud_xk_re_0_s/F</td>
</tr>
<tr>
<td>5.465</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C38[1][B]</td>
<td>u_fault_detect_top/u_fft_wrapper/xk_re_abs_5_s1/I3</td>
</tr>
<tr>
<td>6.035</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R23C38[1][B]</td>
<td style=" background: #97FFFF;">u_fault_detect_top/u_fft_wrapper/xk_re_abs_5_s1/F</td>
</tr>
<tr>
<td>6.210</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C39[2][B]</td>
<td>u_fault_detect_top/u_fft_wrapper/xk_re_abs_6_s1/I2</td>
</tr>
<tr>
<td>6.672</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R23C39[2][B]</td>
<td style=" background: #97FFFF;">u_fault_detect_top/u_fft_wrapper/xk_re_abs_6_s1/F</td>
</tr>
<tr>
<td>6.848</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C39[0][A]</td>
<td>u_fault_detect_top/u_fft_wrapper/xk_re_abs_6_s0/I0</td>
</tr>
<tr>
<td>7.365</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R24C39[0][A]</td>
<td style=" background: #97FFFF;">u_fault_detect_top/u_fft_wrapper/xk_re_abs_6_s0/F</td>
</tr>
<tr>
<td>8.025</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[4][A]</td>
<td>u_fault_detect_top/u_fft_wrapper/n123_s4/B0[6]</td>
</tr>
<tr>
<td>11.805</td>
<td>3.780</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[4][A]</td>
<td style=" background: #97FFFF;">u_fault_detect_top/u_fft_wrapper/n123_s4/DOUT[9]</td>
</tr>
<tr>
<td>12.294</td>
<td>0.489</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C41[1][A]</td>
<td>u_fault_detect_top/u_fft_wrapper/n164_s1/I0</td>
</tr>
<tr>
<td>12.665</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C41[1][A]</td>
<td style=" background: #97FFFF;">u_fault_detect_top/u_fft_wrapper/n164_s1/F</td>
</tr>
<tr>
<td>12.665</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C41[1][A]</td>
<td style=" font-weight:bold;">u_fault_detect_top/u_fft_wrapper/amp_o_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>535</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C41[1][A]</td>
<td>u_fault_detect_top/u_fft_wrapper/amp_o_9_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C41[1][A]</td>
<td>u_fault_detect_top/u_fft_wrapper/amp_o_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.620, 56.392%; route: 2.859, 24.356%; tC2Q: 2.260, 19.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.727</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.618</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fault_detect_top/u_fft_wrapper/amp_o_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>535</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>BSRAM_R10[10]</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s/CLKB</td>
</tr>
<tr>
<td>3.186</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>BSRAM_R10[10]</td>
<td style=" font-weight:bold;">u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s/DOB[0]</td>
</tr>
<tr>
<td>4.115</td>
<td>0.929</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C35[2][B]</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/pmem/reMem/pxna_do_re_0_s10/I1</td>
</tr>
<tr>
<td>4.486</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C35[2][B]</td>
<td style=" background: #97FFFF;">u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/pmem/reMem/pxna_do_re_0_s10/F</td>
</tr>
<tr>
<td>4.733</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C37[3][A]</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/udxk_inst/ud_xk_re_0_s/I1</td>
</tr>
<tr>
<td>5.282</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R23C37[3][A]</td>
<td style=" background: #97FFFF;">u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/udxk_inst/ud_xk_re_0_s/F</td>
</tr>
<tr>
<td>5.465</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C38[1][B]</td>
<td>u_fault_detect_top/u_fft_wrapper/xk_re_abs_5_s1/I3</td>
</tr>
<tr>
<td>6.035</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R23C38[1][B]</td>
<td style=" background: #97FFFF;">u_fault_detect_top/u_fft_wrapper/xk_re_abs_5_s1/F</td>
</tr>
<tr>
<td>6.210</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C39[2][B]</td>
<td>u_fault_detect_top/u_fft_wrapper/xk_re_abs_6_s1/I2</td>
</tr>
<tr>
<td>6.672</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R23C39[2][B]</td>
<td style=" background: #97FFFF;">u_fault_detect_top/u_fft_wrapper/xk_re_abs_6_s1/F</td>
</tr>
<tr>
<td>6.848</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C39[0][A]</td>
<td>u_fault_detect_top/u_fft_wrapper/xk_re_abs_6_s0/I0</td>
</tr>
<tr>
<td>7.365</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R24C39[0][A]</td>
<td style=" background: #97FFFF;">u_fault_detect_top/u_fft_wrapper/xk_re_abs_6_s0/F</td>
</tr>
<tr>
<td>8.025</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[4][A]</td>
<td>u_fault_detect_top/u_fft_wrapper/n123_s4/B0[6]</td>
</tr>
<tr>
<td>11.805</td>
<td>3.780</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[4][A]</td>
<td style=" background: #97FFFF;">u_fault_detect_top/u_fft_wrapper/n123_s4/DOUT[16]</td>
</tr>
<tr>
<td>12.247</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C40[0][B]</td>
<td>u_fault_detect_top/u_fft_wrapper/n157_s1/I0</td>
</tr>
<tr>
<td>12.618</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C40[0][B]</td>
<td style=" background: #97FFFF;">u_fault_detect_top/u_fft_wrapper/n157_s1/F</td>
</tr>
<tr>
<td>12.618</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C40[0][B]</td>
<td style=" font-weight:bold;">u_fault_detect_top/u_fft_wrapper/amp_o_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>535</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C40[0][B]</td>
<td>u_fault_detect_top/u_fft_wrapper/amp_o_16_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C40[0][B]</td>
<td>u_fault_detect_top/u_fft_wrapper/amp_o_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.620, 56.621%; route: 2.812, 24.050%; tC2Q: 2.260, 19.330%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.268</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.652</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.920</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/qmem/reMem/mem_r_mem_r_0_1_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/tf_inst/btfy_inst/tdfWder.multY/iMultaddalu18</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>535</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>BSRAM_R10[14]</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/qmem/reMem/mem_r_mem_r_0_1_s/CLKA</td>
</tr>
<tr>
<td>3.186</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td style=" font-weight:bold;">u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/qmem/reMem/mem_r_mem_r_0_1_s/DOA[3]</td>
</tr>
<tr>
<td>4.141</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C45[0][B]</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/qmem/reMem/qxnb_do_re_7_s/I1</td>
</tr>
<tr>
<td>4.594</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C45[0][B]</td>
<td style=" background: #97FFFF;">u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/qmem/reMem/qxnb_do_re_7_s/F</td>
</tr>
<tr>
<td>5.112</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C39[0][B]</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/tf_inst/ctrl_inst/btfy_xnbre_7_s/I2</td>
</tr>
<tr>
<td>5.667</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R27C39[0][B]</td>
<td style=" background: #97FFFF;">u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/tf_inst/ctrl_inst/btfy_xnbre_7_s/F</td>
</tr>
<tr>
<td>6.652</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R37[4][B]</td>
<td style=" font-weight:bold;">u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/tf_inst/btfy_inst/tdfWder.multY/iMultaddalu18/A0[16]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>535</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R37[4][B]</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/tf_inst/btfy_inst/tdfWder.multY/iMultaddalu18/CLK</td>
</tr>
<tr>
<td>6.920</td>
<td>-4.006</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R37[4][B]</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/tf_inst/btfy_inst/tdfWder.multY/iMultaddalu18</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.008, 17.603%; route: 2.458, 42.929%; tC2Q: 2.260, 39.467%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.268</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.652</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.920</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/qmem/reMem/mem_r_mem_r_0_1_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/tf_inst/btfy_inst/tdfWder.multY/iMultaddalu18</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>535</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>BSRAM_R10[14]</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/qmem/reMem/mem_r_mem_r_0_1_s/CLKA</td>
</tr>
<tr>
<td>3.186</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td style=" font-weight:bold;">u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/qmem/reMem/mem_r_mem_r_0_1_s/DOA[3]</td>
</tr>
<tr>
<td>4.141</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C45[0][B]</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/qmem/reMem/qxnb_do_re_7_s/I1</td>
</tr>
<tr>
<td>4.594</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C45[0][B]</td>
<td style=" background: #97FFFF;">u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/qmem/reMem/qxnb_do_re_7_s/F</td>
</tr>
<tr>
<td>5.112</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C39[0][B]</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/tf_inst/ctrl_inst/btfy_xnbre_7_s/I2</td>
</tr>
<tr>
<td>5.667</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R27C39[0][B]</td>
<td style=" background: #97FFFF;">u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/tf_inst/ctrl_inst/btfy_xnbre_7_s/F</td>
</tr>
<tr>
<td>6.652</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R37[4][B]</td>
<td style=" font-weight:bold;">u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/tf_inst/btfy_inst/tdfWder.multY/iMultaddalu18/A0[15]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>535</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R37[4][B]</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/tf_inst/btfy_inst/tdfWder.multY/iMultaddalu18/CLK</td>
</tr>
<tr>
<td>6.920</td>
<td>-4.006</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R37[4][B]</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/tf_inst/btfy_inst/tdfWder.multY/iMultaddalu18</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.008, 17.603%; route: 2.458, 42.929%; tC2Q: 2.260, 39.467%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.268</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.652</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.920</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/qmem/reMem/mem_r_mem_r_0_1_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/tf_inst/btfy_inst/tdfWder.multY/iMultaddalu18</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>535</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>BSRAM_R10[14]</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/qmem/reMem/mem_r_mem_r_0_1_s/CLKA</td>
</tr>
<tr>
<td>3.186</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td style=" font-weight:bold;">u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/qmem/reMem/mem_r_mem_r_0_1_s/DOA[3]</td>
</tr>
<tr>
<td>4.141</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C45[0][B]</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/qmem/reMem/qxnb_do_re_7_s/I1</td>
</tr>
<tr>
<td>4.594</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C45[0][B]</td>
<td style=" background: #97FFFF;">u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/qmem/reMem/qxnb_do_re_7_s/F</td>
</tr>
<tr>
<td>5.112</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C39[0][B]</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/tf_inst/ctrl_inst/btfy_xnbre_7_s/I2</td>
</tr>
<tr>
<td>5.667</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R27C39[0][B]</td>
<td style=" background: #97FFFF;">u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/tf_inst/ctrl_inst/btfy_xnbre_7_s/F</td>
</tr>
<tr>
<td>6.652</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R37[4][B]</td>
<td style=" font-weight:bold;">u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/tf_inst/btfy_inst/tdfWder.multY/iMultaddalu18/A0[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>535</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R37[4][B]</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/tf_inst/btfy_inst/tdfWder.multY/iMultaddalu18/CLK</td>
</tr>
<tr>
<td>6.920</td>
<td>-4.006</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R37[4][B]</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/tf_inst/btfy_inst/tdfWder.multY/iMultaddalu18</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.008, 17.603%; route: 2.458, 42.929%; tC2Q: 2.260, 39.467%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.642</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.920</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/qmem/reMem/mem_r_mem_r_0_1_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/tf_inst/btfy_inst/tdfWder.multY/iMultaddalu18</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>535</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>BSRAM_R10[14]</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/qmem/reMem/mem_r_mem_r_0_1_s/CLKA</td>
</tr>
<tr>
<td>3.186</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td style=" font-weight:bold;">u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/qmem/reMem/mem_r_mem_r_0_1_s/DOA[3]</td>
</tr>
<tr>
<td>4.141</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C45[0][B]</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/qmem/reMem/qxnb_do_re_7_s/I1</td>
</tr>
<tr>
<td>4.594</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C45[0][B]</td>
<td style=" background: #97FFFF;">u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/qmem/reMem/qxnb_do_re_7_s/F</td>
</tr>
<tr>
<td>5.112</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C39[0][B]</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/tf_inst/ctrl_inst/btfy_xnbre_7_s/I2</td>
</tr>
<tr>
<td>5.667</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R27C39[0][B]</td>
<td style=" background: #97FFFF;">u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/tf_inst/ctrl_inst/btfy_xnbre_7_s/F</td>
</tr>
<tr>
<td>6.642</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R37[4][B]</td>
<td style=" font-weight:bold;">u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/tf_inst/btfy_inst/tdfWder.multY/iMultaddalu18/A0[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>535</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R37[4][B]</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/tf_inst/btfy_inst/tdfWder.multY/iMultaddalu18/CLK</td>
</tr>
<tr>
<td>6.920</td>
<td>-4.006</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R37[4][B]</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/tf_inst/btfy_inst/tdfWder.multY/iMultaddalu18</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.008, 17.634%; route: 2.448, 42.828%; tC2Q: 2.260, 39.537%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.642</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.920</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/qmem/reMem/mem_r_mem_r_0_1_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/tf_inst/btfy_inst/tdfWder.multY/iMultaddalu18</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>535</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>BSRAM_R10[14]</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/qmem/reMem/mem_r_mem_r_0_1_s/CLKA</td>
</tr>
<tr>
<td>3.186</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td style=" font-weight:bold;">u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/qmem/reMem/mem_r_mem_r_0_1_s/DOA[3]</td>
</tr>
<tr>
<td>4.141</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C45[0][B]</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/qmem/reMem/qxnb_do_re_7_s/I1</td>
</tr>
<tr>
<td>4.594</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C45[0][B]</td>
<td style=" background: #97FFFF;">u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/qmem/reMem/qxnb_do_re_7_s/F</td>
</tr>
<tr>
<td>5.112</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C39[0][B]</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/tf_inst/ctrl_inst/btfy_xnbre_7_s/I2</td>
</tr>
<tr>
<td>5.667</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R27C39[0][B]</td>
<td style=" background: #97FFFF;">u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/tf_inst/ctrl_inst/btfy_xnbre_7_s/F</td>
</tr>
<tr>
<td>6.642</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R37[4][B]</td>
<td style=" font-weight:bold;">u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/tf_inst/btfy_inst/tdfWder.multY/iMultaddalu18/A0[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>535</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R37[4][B]</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/tf_inst/btfy_inst/tdfWder.multY/iMultaddalu18/CLK</td>
</tr>
<tr>
<td>6.920</td>
<td>-4.006</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R37[4][B]</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/tf_inst/btfy_inst/tdfWder.multY/iMultaddalu18</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.008, 17.634%; route: 2.448, 42.828%; tC2Q: 2.260, 39.537%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.642</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.920</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/qmem/reMem/mem_r_mem_r_0_1_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/tf_inst/btfy_inst/tdfWder.multY/iMultaddalu18</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>535</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>BSRAM_R10[14]</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/qmem/reMem/mem_r_mem_r_0_1_s/CLKA</td>
</tr>
<tr>
<td>3.186</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td style=" font-weight:bold;">u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/qmem/reMem/mem_r_mem_r_0_1_s/DOA[3]</td>
</tr>
<tr>
<td>4.141</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C45[0][B]</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/qmem/reMem/qxnb_do_re_7_s/I1</td>
</tr>
<tr>
<td>4.594</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C45[0][B]</td>
<td style=" background: #97FFFF;">u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/qmem/reMem/qxnb_do_re_7_s/F</td>
</tr>
<tr>
<td>5.112</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C39[0][B]</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/tf_inst/ctrl_inst/btfy_xnbre_7_s/I2</td>
</tr>
<tr>
<td>5.667</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R27C39[0][B]</td>
<td style=" background: #97FFFF;">u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/tf_inst/ctrl_inst/btfy_xnbre_7_s/F</td>
</tr>
<tr>
<td>6.642</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R37[4][B]</td>
<td style=" font-weight:bold;">u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/tf_inst/btfy_inst/tdfWder.multY/iMultaddalu18/A0[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>535</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R37[4][B]</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/tf_inst/btfy_inst/tdfWder.multY/iMultaddalu18/CLK</td>
</tr>
<tr>
<td>6.920</td>
<td>-4.006</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R37[4][B]</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/tf_inst/btfy_inst/tdfWder.multY/iMultaddalu18</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.008, 17.634%; route: 2.448, 42.828%; tC2Q: 2.260, 39.537%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.283</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.636</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.920</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/qmem/reMem/mem_r_mem_r_0_1_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/tf_inst/btfy_inst/tdfWder.multY/iMultaddalu18</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>535</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>BSRAM_R10[14]</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/qmem/reMem/mem_r_mem_r_0_1_s/CLKA</td>
</tr>
<tr>
<td>3.186</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td style=" font-weight:bold;">u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/qmem/reMem/mem_r_mem_r_0_1_s/DOA[3]</td>
</tr>
<tr>
<td>4.141</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C45[0][B]</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/qmem/reMem/qxnb_do_re_7_s/I1</td>
</tr>
<tr>
<td>4.594</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C45[0][B]</td>
<td style=" background: #97FFFF;">u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/qmem/reMem/qxnb_do_re_7_s/F</td>
</tr>
<tr>
<td>5.112</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C39[0][B]</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/tf_inst/ctrl_inst/btfy_xnbre_7_s/I2</td>
</tr>
<tr>
<td>5.667</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R27C39[0][B]</td>
<td style=" background: #97FFFF;">u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/tf_inst/ctrl_inst/btfy_xnbre_7_s/F</td>
</tr>
<tr>
<td>6.636</td>
<td>0.970</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R37[4][B]</td>
<td style=" font-weight:bold;">u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/tf_inst/btfy_inst/tdfWder.multY/iMultaddalu18/A0[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>535</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R37[4][B]</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/tf_inst/btfy_inst/tdfWder.multY/iMultaddalu18/CLK</td>
</tr>
<tr>
<td>6.920</td>
<td>-4.006</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R37[4][B]</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/tf_inst/btfy_inst/tdfWder.multY/iMultaddalu18</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.008, 17.652%; route: 2.443, 42.772%; tC2Q: 2.260, 39.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.302</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.618</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.920</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/qmem/reMem/mem_r_mem_r_0_1_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/tf_inst/btfy_inst/tdfWder.multY/iMultaddalu18</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>535</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>BSRAM_R10[14]</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/qmem/reMem/mem_r_mem_r_0_1_s/CLKA</td>
</tr>
<tr>
<td>3.186</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td style=" font-weight:bold;">u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/qmem/reMem/mem_r_mem_r_0_1_s/DOA[3]</td>
</tr>
<tr>
<td>4.141</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C45[0][B]</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/qmem/reMem/qxnb_do_re_7_s/I1</td>
</tr>
<tr>
<td>4.594</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C45[0][B]</td>
<td style=" background: #97FFFF;">u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/mem_inst/qmem/reMem/qxnb_do_re_7_s/F</td>
</tr>
<tr>
<td>5.112</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C39[0][B]</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/tf_inst/ctrl_inst/btfy_xnbre_7_s/I2</td>
</tr>
<tr>
<td>5.667</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R27C39[0][B]</td>
<td style=" background: #97FFFF;">u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/tf_inst/ctrl_inst/btfy_xnbre_7_s/F</td>
</tr>
<tr>
<td>6.618</td>
<td>0.951</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R37[4][B]</td>
<td style=" font-weight:bold;">u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/tf_inst/btfy_inst/tdfWder.multY/iMultaddalu18/A0[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>535</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R37[4][B]</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/tf_inst/btfy_inst/tdfWder.multY/iMultaddalu18/CLK</td>
</tr>
<tr>
<td>6.920</td>
<td>-4.006</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R37[4][B]</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/tf_inst/btfy_inst/tdfWder.multY/iMultaddalu18</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.008, 17.709%; route: 2.424, 42.586%; tC2Q: 2.260, 39.705%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.795</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.239</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.033</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_mic_interface/u_data_conv/n153_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_mic_interface/u_mic_driver/ws_o_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ws_o_4:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sck_o_2:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ws_o_4</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>55</td>
<td>R43C45[0][A]</td>
<td>u_mic_interface/u_mic_driver/ws_o_s2/Q</td>
</tr>
<tr>
<td>5.007</td>
<td>0.007</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C45[0][A]</td>
<td style=" font-weight:bold;">u_mic_interface/u_data_conv/n153_s2/I0</td>
</tr>
<tr>
<td>5.239</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R43C45[0][A]</td>
<td style=" background: #97FFFF;">u_mic_interface/u_data_conv/n153_s2/F</td>
</tr>
<tr>
<td>5.239</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C45[0][A]</td>
<td style=" font-weight:bold;">u_mic_interface/u_mic_driver/ws_o_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck_o_2</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>44</td>
<td>R41C46[0][A]</td>
<td>u_mic_interface/u_mic_driver/sck_o_s1/Q</td>
</tr>
<tr>
<td>5.987</td>
<td>0.987</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C45[0][A]</td>
<td>u_mic_interface/u_mic_driver/ws_o_s2/CLK</td>
</tr>
<tr>
<td>6.022</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_mic_interface/u_mic_driver/ws_o_s2</td>
</tr>
<tr>
<td>6.033</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R43C45[0][A]</td>
<td>u_mic_interface/u_mic_driver/ws_o_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.987</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 97.252%; route: 0.000, 0.000%; tC2Q: 0.007, 2.748%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.987, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.671</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.234</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.906</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_mic_interface/u_mic_driver/n10_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_mic_interface/u_mic_driver/sck_o_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sck_o_2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck_o_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>R41C46[0][A]</td>
<td>u_mic_interface/u_mic_driver/sck_o_s1/Q</td>
</tr>
<tr>
<td>0.002</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C46[0][A]</td>
<td style=" font-weight:bold;">u_mic_interface/u_mic_driver/n10_s2/I0</td>
</tr>
<tr>
<td>0.234</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R41C46[0][A]</td>
<td style=" background: #97FFFF;">u_mic_interface/u_mic_driver/n10_s2/F</td>
</tr>
<tr>
<td>0.234</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C46[0][A]</td>
<td style=" font-weight:bold;">u_mic_interface/u_mic_driver/sck_o_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>535</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C46[0][A]</td>
<td>u_mic_interface/u_mic_driver/sck_o_s1/CLK</td>
</tr>
<tr>
<td>0.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_mic_interface/u_mic_driver/sck_o_s1</td>
</tr>
<tr>
<td>0.906</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C46[0][A]</td>
<td>u_mic_interface/u_mic_driver/sck_o_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.860</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 98.957%; route: 0.000, 0.000%; tC2Q: 0.002, 1.043%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.439</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.434</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_FIFO/fifo_inst/reset_w_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_FIFO/fifo_inst/wfull_val1_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ws_o_4:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_FIFO/fifo_inst/wfull_val:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ws_o_4</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>55</td>
<td>R43C45[0][A]</td>
<td>u_mic_interface/u_mic_driver/ws_o_s2/Q</td>
</tr>
<tr>
<td>5.838</td>
<td>0.838</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C37[1][A]</td>
<td>u_FIFO/fifo_inst/reset_w_1_s1/CLK</td>
</tr>
<tr>
<td>6.040</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>30</td>
<td>R43C37[1][A]</td>
<td style=" font-weight:bold;">u_FIFO/fifo_inst/reset_w_1_s1/Q</td>
</tr>
<tr>
<td>6.439</td>
<td>0.399</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C40[2][A]</td>
<td style=" font-weight:bold;">u_FIFO/fifo_inst/wfull_val1_s4/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_FIFO/fifo_inst/wfull_val</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>R41C38[0][A]</td>
<td>u_FIFO/fifo_inst/wfull_val_s0/F</td>
</tr>
<tr>
<td>6.388</td>
<td>1.388</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C40[2][A]</td>
<td>u_FIFO/fifo_inst/wfull_val1_s4/G</td>
</tr>
<tr>
<td>6.423</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_FIFO/fifo_inst/wfull_val1_s4</td>
</tr>
<tr>
<td>6.434</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C40[2][A]</td>
<td>u_FIFO/fifo_inst/wfull_val1_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.550</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.838, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.399, 66.408%; tC2Q: 0.202, 33.592%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.388, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.204</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.115</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.911</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_mic_interface/u_data_conv/ws_t1_sck_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_mic_interface/u_data_conv/ws_t1_sck_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ws_o_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sck_o_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ws_o_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>55</td>
<td>R43C45[0][A]</td>
<td>u_mic_interface/u_mic_driver/ws_o_s2/Q</td>
</tr>
<tr>
<td>1.115</td>
<td>1.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C44[0][B]</td>
<td style=" font-weight:bold;">u_mic_interface/u_data_conv/ws_t1_sck_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck_o_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>R41C46[0][A]</td>
<td>u_mic_interface/u_mic_driver/sck_o_s1/Q</td>
</tr>
<tr>
<td>0.865</td>
<td>0.865</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C44[0][B]</td>
<td>u_mic_interface/u_data_conv/ws_t1_sck_s0/CLK</td>
</tr>
<tr>
<td>0.900</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_mic_interface/u_data_conv/ws_t1_sck_s0</td>
</tr>
<tr>
<td>0.911</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C44[0][B]</td>
<td>u_mic_interface/u_data_conv/ws_t1_sck_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.865</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.115, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.865, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.210</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.115</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.906</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_mic_interface/u_data_conv/ws_t1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_mic_interface/u_data_conv/ws_t1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ws_o_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ws_o_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>55</td>
<td>R43C45[0][A]</td>
<td>u_mic_interface/u_mic_driver/ws_o_s2/Q</td>
</tr>
<tr>
<td>1.115</td>
<td>1.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C42[1][A]</td>
<td style=" font-weight:bold;">u_mic_interface/u_data_conv/ws_t1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>535</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C42[1][A]</td>
<td>u_mic_interface/u_data_conv/ws_t1_s0/CLK</td>
</tr>
<tr>
<td>0.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_mic_interface/u_data_conv/ws_t1_s0</td>
</tr>
<tr>
<td>0.906</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R43C42[1][A]</td>
<td>u_mic_interface/u_data_conv/ws_t1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.860</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.115, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.211</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.072</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.861</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_FIFO/fifo_inst/Equal.wbin_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_FIFO/fifo_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ws_o_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ws_o_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ws_o_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>55</td>
<td>R43C45[0][A]</td>
<td>u_mic_interface/u_mic_driver/ws_o_s2/Q</td>
</tr>
<tr>
<td>0.743</td>
<td>0.743</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C39[2][A]</td>
<td>u_FIFO/fifo_inst/Equal.wbin_10_s0/CLK</td>
</tr>
<tr>
<td>0.945</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R44C39[2][A]</td>
<td style=" font-weight:bold;">u_FIFO/fifo_inst/Equal.wbin_10_s0/Q</td>
</tr>
<tr>
<td>1.072</td>
<td>0.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td style=" font-weight:bold;">u_FIFO/fifo_inst/Equal.mem_Equal.mem_0_1_s/ADA[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ws_o_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>55</td>
<td>R43C45[0][A]</td>
<td>u_mic_interface/u_mic_driver/ws_o_s2/Q</td>
</tr>
<tr>
<td>0.743</td>
<td>0.743</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td>u_FIFO/fifo_inst/Equal.mem_Equal.mem_0_1_s/CLKA</td>
</tr>
<tr>
<td>0.861</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td>u_FIFO/fifo_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.743, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.127, 38.581%; tC2Q: 0.202, 61.419%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.743, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.212</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.073</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.861</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_FIFO/fifo_inst/Equal.wbin_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_FIFO/fifo_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ws_o_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ws_o_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ws_o_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>55</td>
<td>R43C45[0][A]</td>
<td>u_mic_interface/u_mic_driver/ws_o_s2/Q</td>
</tr>
<tr>
<td>0.743</td>
<td>0.743</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C38[2][A]</td>
<td>u_FIFO/fifo_inst/Equal.wbin_7_s0/CLK</td>
</tr>
<tr>
<td>0.945</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R44C38[2][A]</td>
<td style=" font-weight:bold;">u_FIFO/fifo_inst/Equal.wbin_7_s0/Q</td>
</tr>
<tr>
<td>1.073</td>
<td>0.128</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td style=" font-weight:bold;">u_FIFO/fifo_inst/Equal.mem_Equal.mem_0_1_s/ADA[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ws_o_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>55</td>
<td>R43C45[0][A]</td>
<td>u_mic_interface/u_mic_driver/ws_o_s2/Q</td>
</tr>
<tr>
<td>0.743</td>
<td>0.743</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td>u_FIFO/fifo_inst/Equal.mem_Equal.mem_0_1_s/CLKA</td>
</tr>
<tr>
<td>0.861</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td>u_FIFO/fifo_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.743, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.128, 38.808%; tC2Q: 0.202, 61.192%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.743, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.333</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.194</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.861</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_FIFO/fifo_inst/Equal.wbin_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_FIFO/fifo_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ws_o_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ws_o_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ws_o_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>55</td>
<td>R43C45[0][A]</td>
<td>u_mic_interface/u_mic_driver/ws_o_s2/Q</td>
</tr>
<tr>
<td>0.743</td>
<td>0.743</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C39[0][A]</td>
<td>u_FIFO/fifo_inst/Equal.wbin_1_s0/CLK</td>
</tr>
<tr>
<td>0.945</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R42C39[0][A]</td>
<td style=" font-weight:bold;">u_FIFO/fifo_inst/Equal.wbin_1_s0/Q</td>
</tr>
<tr>
<td>1.194</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td style=" font-weight:bold;">u_FIFO/fifo_inst/Equal.mem_Equal.mem_0_1_s/ADA[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ws_o_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>55</td>
<td>R43C45[0][A]</td>
<td>u_mic_interface/u_mic_driver/ws_o_s2/Q</td>
</tr>
<tr>
<td>0.743</td>
<td>0.743</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td>u_FIFO/fifo_inst/Equal.mem_Equal.mem_0_1_s/CLKA</td>
</tr>
<tr>
<td>0.861</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td>u_FIFO/fifo_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.743, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.249, 55.200%; tC2Q: 0.202, 44.800%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.743, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.313</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.978</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_FIFO/fifo_inst/rbin_num_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_FIFO/fifo_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>535</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C38[2][A]</td>
<td>u_FIFO/fifo_inst/rbin_num_7_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R42C38[2][A]</td>
<td style=" font-weight:bold;">u_FIFO/fifo_inst/rbin_num_7_s0/Q</td>
</tr>
<tr>
<td>1.313</td>
<td>0.251</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td style=" font-weight:bold;">u_FIFO/fifo_inst/Equal.mem_Equal.mem_0_1_s/ADB[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>535</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td>u_FIFO/fifo_inst/Equal.mem_Equal.mem_0_1_s/CLKB</td>
</tr>
<tr>
<td>0.978</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td>u_FIFO/fifo_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.251, 55.441%; tC2Q: 0.202, 44.559%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.339</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.200</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.861</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_FIFO/fifo_inst/Equal.wbin_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_FIFO/fifo_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ws_o_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ws_o_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ws_o_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>55</td>
<td>R43C45[0][A]</td>
<td>u_mic_interface/u_mic_driver/ws_o_s2/Q</td>
</tr>
<tr>
<td>0.743</td>
<td>0.743</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C38[1][B]</td>
<td>u_FIFO/fifo_inst/Equal.wbin_6_s0/CLK</td>
</tr>
<tr>
<td>0.945</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R44C38[1][B]</td>
<td style=" font-weight:bold;">u_FIFO/fifo_inst/Equal.wbin_6_s0/Q</td>
</tr>
<tr>
<td>1.200</td>
<td>0.255</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td style=" font-weight:bold;">u_FIFO/fifo_inst/Equal.mem_Equal.mem_0_1_s/ADA[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ws_o_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>55</td>
<td>R43C45[0][A]</td>
<td>u_mic_interface/u_mic_driver/ws_o_s2/Q</td>
</tr>
<tr>
<td>0.743</td>
<td>0.743</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td>u_FIFO/fifo_inst/Equal.mem_Equal.mem_0_1_s/CLKA</td>
</tr>
<tr>
<td>0.861</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td>u_FIFO/fifo_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.743, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.255, 55.828%; tC2Q: 0.202, 44.172%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.743, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.341</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.202</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.861</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_FIFO/fifo_inst/Equal.wbin_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_FIFO/fifo_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ws_o_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ws_o_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ws_o_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>55</td>
<td>R43C45[0][A]</td>
<td>u_mic_interface/u_mic_driver/ws_o_s2/Q</td>
</tr>
<tr>
<td>0.743</td>
<td>0.743</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C39[2][B]</td>
<td>u_FIFO/fifo_inst/Equal.wbin_11_s0/CLK</td>
</tr>
<tr>
<td>0.945</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R44C39[2][B]</td>
<td style=" font-weight:bold;">u_FIFO/fifo_inst/Equal.wbin_11_s0/Q</td>
</tr>
<tr>
<td>1.202</td>
<td>0.257</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td style=" font-weight:bold;">u_FIFO/fifo_inst/Equal.mem_Equal.mem_0_1_s/ADA[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ws_o_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>55</td>
<td>R43C45[0][A]</td>
<td>u_mic_interface/u_mic_driver/ws_o_s2/Q</td>
</tr>
<tr>
<td>0.743</td>
<td>0.743</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td>u_FIFO/fifo_inst/Equal.mem_Equal.mem_0_1_s/CLKA</td>
</tr>
<tr>
<td>0.861</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td>u_FIFO/fifo_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.743, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.257, 55.999%; tC2Q: 0.202, 44.001%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.743, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.348</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.326</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.978</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_FIFO/fifo_inst/rbin_num_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_FIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>535</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C36[1][B]</td>
<td>u_FIFO/fifo_inst/rbin_num_0_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R44C36[1][B]</td>
<td style=" font-weight:bold;">u_FIFO/fifo_inst/rbin_num_0_s0/Q</td>
</tr>
<tr>
<td>1.326</td>
<td>0.264</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td style=" font-weight:bold;">u_FIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s/ADB[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>535</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td>u_FIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>0.978</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td>u_FIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.264, 56.658%; tC2Q: 0.202, 43.342%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.349</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.210</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.861</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_FIFO/fifo_inst/Equal.wbin_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_FIFO/fifo_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ws_o_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ws_o_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ws_o_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>55</td>
<td>R43C45[0][A]</td>
<td>u_mic_interface/u_mic_driver/ws_o_s2/Q</td>
</tr>
<tr>
<td>0.743</td>
<td>0.743</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C37[0][A]</td>
<td>u_FIFO/fifo_inst/Equal.wbin_5_s0/CLK</td>
</tr>
<tr>
<td>0.945</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R44C37[0][A]</td>
<td style=" font-weight:bold;">u_FIFO/fifo_inst/Equal.wbin_5_s0/Q</td>
</tr>
<tr>
<td>1.210</td>
<td>0.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td style=" font-weight:bold;">u_FIFO/fifo_inst/Equal.mem_Equal.mem_0_1_s/ADA[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ws_o_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>55</td>
<td>R43C45[0][A]</td>
<td>u_mic_interface/u_mic_driver/ws_o_s2/Q</td>
</tr>
<tr>
<td>0.743</td>
<td>0.743</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td>u_FIFO/fifo_inst/Equal.mem_Equal.mem_0_1_s/CLKA</td>
</tr>
<tr>
<td>0.861</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td>u_FIFO/fifo_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.743, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.265, 56.766%; tC2Q: 0.202, 43.234%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.743, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.361</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.339</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.978</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_FIFO/fifo_inst/rbin_num_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_FIFO/fifo_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>535</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C38[1][A]</td>
<td>u_FIFO/fifo_inst/rbin_num_8_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R42C38[1][A]</td>
<td style=" font-weight:bold;">u_FIFO/fifo_inst/rbin_num_8_s0/Q</td>
</tr>
<tr>
<td>1.339</td>
<td>0.277</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td style=" font-weight:bold;">u_FIFO/fifo_inst/Equal.mem_Equal.mem_0_1_s/ADB[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>535</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td>u_FIFO/fifo_inst/Equal.mem_Equal.mem_0_1_s/CLKB</td>
</tr>
<tr>
<td>0.978</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td>u_FIFO/fifo_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.277, 57.861%; tC2Q: 0.202, 42.139%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.361</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.339</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.978</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_FIFO/fifo_inst/rbin_num_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_FIFO/fifo_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>535</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C40[2][B]</td>
<td>u_FIFO/fifo_inst/rbin_num_5_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R42C40[2][B]</td>
<td style=" font-weight:bold;">u_FIFO/fifo_inst/rbin_num_5_s0/Q</td>
</tr>
<tr>
<td>1.339</td>
<td>0.277</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td style=" font-weight:bold;">u_FIFO/fifo_inst/Equal.mem_Equal.mem_0_1_s/ADB[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>535</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td>u_FIFO/fifo_inst/Equal.mem_Equal.mem_0_1_s/CLKB</td>
</tr>
<tr>
<td>0.978</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td>u_FIFO/fifo_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.277, 57.861%; tC2Q: 0.202, 42.139%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.361</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.339</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.978</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_FIFO/fifo_inst/rbin_num_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_FIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>535</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C35[1][A]</td>
<td>u_FIFO/fifo_inst/rbin_num_9_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R42C35[1][A]</td>
<td style=" font-weight:bold;">u_FIFO/fifo_inst/rbin_num_9_s0/Q</td>
</tr>
<tr>
<td>1.339</td>
<td>0.277</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td style=" font-weight:bold;">u_FIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s/ADB[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>535</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td>u_FIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>0.978</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td>u_FIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.277, 57.861%; tC2Q: 0.202, 42.139%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.361</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.222</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.861</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_FIFO/fifo_inst/Equal.wbin_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_FIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ws_o_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ws_o_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ws_o_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>55</td>
<td>R43C45[0][A]</td>
<td>u_mic_interface/u_mic_driver/ws_o_s2/Q</td>
</tr>
<tr>
<td>0.743</td>
<td>0.743</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C39[1][A]</td>
<td>u_FIFO/fifo_inst/Equal.wbin_9_s0/CLK</td>
</tr>
<tr>
<td>0.945</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R44C39[1][A]</td>
<td style=" font-weight:bold;">u_FIFO/fifo_inst/Equal.wbin_9_s0/Q</td>
</tr>
<tr>
<td>1.222</td>
<td>0.277</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td style=" font-weight:bold;">u_FIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s/ADA[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ws_o_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>55</td>
<td>R43C45[0][A]</td>
<td>u_mic_interface/u_mic_driver/ws_o_s2/Q</td>
</tr>
<tr>
<td>0.743</td>
<td>0.743</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td>u_FIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.861</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td>u_FIFO/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.743, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.277, 57.861%; tC2Q: 0.202, 42.139%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.743, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.366</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.344</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.978</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/tf_inst/twBtfyParm_inst/twfad_r_11_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/tf_inst/tw_inst/twRe_r_twRe_r_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>535</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C40[2][A]</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/tf_inst/twBtfyParm_inst/twfad_r_11_s1/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R36C40[2][A]</td>
<td style=" font-weight:bold;">u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/tf_inst/twBtfyParm_inst/twfad_r_11_s1/Q</td>
</tr>
<tr>
<td>1.344</td>
<td>0.282</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td style=" font-weight:bold;">u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/tf_inst/tw_inst/twRe_r_twRe_r_0_3_s/AD[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>535</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/tf_inst/tw_inst/twRe_r_twRe_r_0_3_s/CLK</td>
</tr>
<tr>
<td>0.978</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/tf_inst/tw_inst/twRe_r_twRe_r_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.282, 58.270%; tC2Q: 0.202, 41.730%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.366</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.344</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.978</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/tf_inst/twBtfyParm_inst/twfad_r_11_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/tf_inst/tw_inst/twRe_r_twRe_r_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>535</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C40[2][A]</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/tf_inst/twBtfyParm_inst/twfad_r_11_s1/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R36C40[2][A]</td>
<td style=" font-weight:bold;">u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/tf_inst/twBtfyParm_inst/twfad_r_11_s1/Q</td>
</tr>
<tr>
<td>1.344</td>
<td>0.282</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td style=" font-weight:bold;">u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/tf_inst/tw_inst/twRe_r_twRe_r_0_2_s/AD[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>535</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/tf_inst/tw_inst/twRe_r_twRe_r_0_2_s/CLK</td>
</tr>
<tr>
<td>0.978</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/tf_inst/tw_inst/twRe_r_twRe_r_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.282, 58.270%; tC2Q: 0.202, 41.730%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.380</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.358</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.978</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/tf_inst/twBtfyParm_inst/twfad_r_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/tf_inst/tw_inst/twRe_r_twRe_r_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>535</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C43[0][A]</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/tf_inst/twBtfyParm_inst/twfad_r_0_s1/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R35C43[0][A]</td>
<td style=" font-weight:bold;">u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/tf_inst/twBtfyParm_inst/twfad_r_0_s1/Q</td>
</tr>
<tr>
<td>1.358</td>
<td>0.296</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td style=" font-weight:bold;">u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/tf_inst/tw_inst/twRe_r_twRe_r_0_3_s/AD[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>535</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/tf_inst/tw_inst/twRe_r_twRe_r_0_3_s/CLK</td>
</tr>
<tr>
<td>0.978</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/tf_inst/tw_inst/twRe_r_twRe_r_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.296, 59.454%; tC2Q: 0.202, 40.546%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_motor_ctrl/delay_cnt_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_motor_ctrl/delay_cnt_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>535</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td>u_motor_ctrl/delay_cnt_20_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R16C36[0][A]</td>
<td style=" font-weight:bold;">u_motor_ctrl/delay_cnt_20_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td>u_motor_ctrl/n389_s1/I3</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td style=" background: #97FFFF;">u_motor_ctrl/n389_s1/F</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td style=" font-weight:bold;">u_motor_ctrl/delay_cnt_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>535</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td>u_motor_ctrl/delay_cnt_20_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C36[0][A]</td>
<td>u_motor_ctrl/delay_cnt_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_motor_ctrl/delay_cnt_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_motor_ctrl/delay_cnt_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>535</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C35[0][A]</td>
<td>u_motor_ctrl/delay_cnt_29_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R18C35[0][A]</td>
<td style=" font-weight:bold;">u_motor_ctrl/delay_cnt_29_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C35[0][A]</td>
<td>u_motor_ctrl/n380_s1/I3</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C35[0][A]</td>
<td style=" background: #97FFFF;">u_motor_ctrl/n380_s1/F</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C35[0][A]</td>
<td style=" font-weight:bold;">u_motor_ctrl/delay_cnt_29_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>535</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C35[0][A]</td>
<td>u_motor_ctrl/delay_cnt_29_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C35[0][A]</td>
<td>u_motor_ctrl/delay_cnt_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_motor_ctrl/pwm_cnt_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_motor_ctrl/pwm_cnt_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>535</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C36[0][A]</td>
<td>u_motor_ctrl/pwm_cnt_13_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R14C36[0][A]</td>
<td style=" font-weight:bold;">u_motor_ctrl/pwm_cnt_13_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C36[0][A]</td>
<td>u_motor_ctrl/n79_s1/I2</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C36[0][A]</td>
<td style=" background: #97FFFF;">u_motor_ctrl/n79_s1/F</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C36[0][A]</td>
<td style=" font-weight:bold;">u_motor_ctrl/pwm_cnt_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>535</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C36[0][A]</td>
<td>u_motor_ctrl/pwm_cnt_13_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C36[0][A]</td>
<td>u_motor_ctrl/pwm_cnt_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_motor_ctrl/pwm_cnt_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_motor_ctrl/pwm_cnt_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>535</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C37[0][A]</td>
<td>u_motor_ctrl/pwm_cnt_24_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R12C37[0][A]</td>
<td style=" font-weight:bold;">u_motor_ctrl/pwm_cnt_24_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C37[0][A]</td>
<td>u_motor_ctrl/n68_s1/I3</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C37[0][A]</td>
<td style=" background: #97FFFF;">u_motor_ctrl/n68_s1/F</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C37[0][A]</td>
<td style=" font-weight:bold;">u_motor_ctrl/pwm_cnt_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>535</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C37[0][A]</td>
<td>u_motor_ctrl/pwm_cnt_24_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C37[0][A]</td>
<td>u_motor_ctrl/pwm_cnt_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/tf_inst/ctrl_inst/cclt_dwnad_2_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/tf_inst/ctrl_inst/cclt_dwnad_2_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>535</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C44[0][A]</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/tf_inst/ctrl_inst/cclt_dwnad_2_3_s1/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R29C44[0][A]</td>
<td style=" font-weight:bold;">u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/tf_inst/ctrl_inst/cclt_dwnad_2_3_s1/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C44[0][A]</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/tf_inst/ctrl_inst/n167_s0/I0</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C44[0][A]</td>
<td style=" background: #97FFFF;">u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/tf_inst/ctrl_inst/n167_s0/F</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C44[0][A]</td>
<td style=" font-weight:bold;">u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/tf_inst/ctrl_inst/cclt_dwnad_2_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>535</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C44[0][A]</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/tf_inst/ctrl_inst/cclt_dwnad_2_3_s1/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C44[0][A]</td>
<td>u_fault_detect_top/u_fft_wrapper/u_fft/fft_top_inst/tf_inst/ctrl_inst/cclt_dwnad_2_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.859</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.856</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_FIFO/fifo_inst/wfull_val1_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_mic_interface/u_mic_driver/sck_o_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_FIFO/fifo_inst/wfull_val:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_FIFO/fifo_inst/wfull_val</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>R41C38[0][A]</td>
<td>u_FIFO/fifo_inst/wfull_val_s0/F</td>
</tr>
<tr>
<td>7.020</td>
<td>2.020</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C40[2][A]</td>
<td>u_FIFO/fifo_inst/wfull_val1_s4/G</td>
</tr>
<tr>
<td>7.252</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R41C40[2][A]</td>
<td style=" font-weight:bold;">u_FIFO/fifo_inst/wfull_val1_s4/Q</td>
</tr>
<tr>
<td>7.412</td>
<td>0.160</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C40[1][B]</td>
<td>u_FIFO/fifo_inst/Full_d_s/I2</td>
</tr>
<tr>
<td>7.783</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R41C40[1][B]</td>
<td style=" background: #97FFFF;">u_FIFO/fifo_inst/Full_d_s/F</td>
</tr>
<tr>
<td>8.666</td>
<td>0.883</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C41[3][A]</td>
<td>mic_active_s6/I0</td>
</tr>
<tr>
<td>9.128</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C41[3][A]</td>
<td style=" background: #97FFFF;">mic_active_s6/F</td>
</tr>
<tr>
<td>9.131</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C41[3][B]</td>
<td>n45_s2/I1</td>
</tr>
<tr>
<td>9.584</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>68</td>
<td>R26C41[3][B]</td>
<td style=" background: #97FFFF;">n45_s2/F</td>
</tr>
<tr>
<td>10.859</td>
<td>1.275</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C46[0][A]</td>
<td style=" font-weight:bold;">u_mic_interface/u_mic_driver/sck_o_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>535</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C46[0][A]</td>
<td>u_mic_interface/u_mic_driver/sck_o_s1/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_mic_interface/u_mic_driver/sck_o_s1</td>
</tr>
<tr>
<td>10.856</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C46[0][A]</td>
<td>u_mic_interface/u_mic_driver/sck_o_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.094</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.020, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.286, 33.499%; route: 2.321, 60.457%; tC2Q: 0.232, 6.043%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.859</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.856</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_FIFO/fifo_inst/wfull_val1_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_mic_interface/u_mic_driver/sck_cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_FIFO/fifo_inst/wfull_val:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_FIFO/fifo_inst/wfull_val</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>R41C38[0][A]</td>
<td>u_FIFO/fifo_inst/wfull_val_s0/F</td>
</tr>
<tr>
<td>7.020</td>
<td>2.020</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C40[2][A]</td>
<td>u_FIFO/fifo_inst/wfull_val1_s4/G</td>
</tr>
<tr>
<td>7.252</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R41C40[2][A]</td>
<td style=" font-weight:bold;">u_FIFO/fifo_inst/wfull_val1_s4/Q</td>
</tr>
<tr>
<td>7.412</td>
<td>0.160</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C40[1][B]</td>
<td>u_FIFO/fifo_inst/Full_d_s/I2</td>
</tr>
<tr>
<td>7.783</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R41C40[1][B]</td>
<td style=" background: #97FFFF;">u_FIFO/fifo_inst/Full_d_s/F</td>
</tr>
<tr>
<td>8.666</td>
<td>0.883</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C41[3][A]</td>
<td>mic_active_s6/I0</td>
</tr>
<tr>
<td>9.128</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C41[3][A]</td>
<td style=" background: #97FFFF;">mic_active_s6/F</td>
</tr>
<tr>
<td>9.131</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C41[3][B]</td>
<td>n45_s2/I1</td>
</tr>
<tr>
<td>9.584</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>68</td>
<td>R26C41[3][B]</td>
<td style=" background: #97FFFF;">n45_s2/F</td>
</tr>
<tr>
<td>10.859</td>
<td>1.275</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C46[2][B]</td>
<td style=" font-weight:bold;">u_mic_interface/u_mic_driver/sck_cnt_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>535</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C46[2][B]</td>
<td>u_mic_interface/u_mic_driver/sck_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_mic_interface/u_mic_driver/sck_cnt_3_s0</td>
</tr>
<tr>
<td>10.856</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C46[2][B]</td>
<td>u_mic_interface/u_mic_driver/sck_cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.094</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.020, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.286, 33.499%; route: 2.321, 60.457%; tC2Q: 0.232, 6.043%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.859</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.856</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_FIFO/fifo_inst/wfull_val1_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_mic_interface/u_mic_driver/sck_cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_FIFO/fifo_inst/wfull_val:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_FIFO/fifo_inst/wfull_val</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>R41C38[0][A]</td>
<td>u_FIFO/fifo_inst/wfull_val_s0/F</td>
</tr>
<tr>
<td>7.020</td>
<td>2.020</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C40[2][A]</td>
<td>u_FIFO/fifo_inst/wfull_val1_s4/G</td>
</tr>
<tr>
<td>7.252</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R41C40[2][A]</td>
<td style=" font-weight:bold;">u_FIFO/fifo_inst/wfull_val1_s4/Q</td>
</tr>
<tr>
<td>7.412</td>
<td>0.160</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C40[1][B]</td>
<td>u_FIFO/fifo_inst/Full_d_s/I2</td>
</tr>
<tr>
<td>7.783</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R41C40[1][B]</td>
<td style=" background: #97FFFF;">u_FIFO/fifo_inst/Full_d_s/F</td>
</tr>
<tr>
<td>8.666</td>
<td>0.883</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C41[3][A]</td>
<td>mic_active_s6/I0</td>
</tr>
<tr>
<td>9.128</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C41[3][A]</td>
<td style=" background: #97FFFF;">mic_active_s6/F</td>
</tr>
<tr>
<td>9.131</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C41[3][B]</td>
<td>n45_s2/I1</td>
</tr>
<tr>
<td>9.584</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>68</td>
<td>R26C41[3][B]</td>
<td style=" background: #97FFFF;">n45_s2/F</td>
</tr>
<tr>
<td>10.859</td>
<td>1.275</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C46[1][B]</td>
<td style=" font-weight:bold;">u_mic_interface/u_mic_driver/sck_cnt_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>535</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C46[1][B]</td>
<td>u_mic_interface/u_mic_driver/sck_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_mic_interface/u_mic_driver/sck_cnt_0_s0</td>
</tr>
<tr>
<td>10.856</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C46[1][B]</td>
<td>u_mic_interface/u_mic_driver/sck_cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.094</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.020, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.286, 33.499%; route: 2.321, 60.457%; tC2Q: 0.232, 6.043%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.859</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.856</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_FIFO/fifo_inst/wfull_val1_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_mic_interface/u_mic_driver/sck_cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_FIFO/fifo_inst/wfull_val:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_FIFO/fifo_inst/wfull_val</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>R41C38[0][A]</td>
<td>u_FIFO/fifo_inst/wfull_val_s0/F</td>
</tr>
<tr>
<td>7.020</td>
<td>2.020</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C40[2][A]</td>
<td>u_FIFO/fifo_inst/wfull_val1_s4/G</td>
</tr>
<tr>
<td>7.252</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R41C40[2][A]</td>
<td style=" font-weight:bold;">u_FIFO/fifo_inst/wfull_val1_s4/Q</td>
</tr>
<tr>
<td>7.412</td>
<td>0.160</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C40[1][B]</td>
<td>u_FIFO/fifo_inst/Full_d_s/I2</td>
</tr>
<tr>
<td>7.783</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R41C40[1][B]</td>
<td style=" background: #97FFFF;">u_FIFO/fifo_inst/Full_d_s/F</td>
</tr>
<tr>
<td>8.666</td>
<td>0.883</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C41[3][A]</td>
<td>mic_active_s6/I0</td>
</tr>
<tr>
<td>9.128</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C41[3][A]</td>
<td style=" background: #97FFFF;">mic_active_s6/F</td>
</tr>
<tr>
<td>9.131</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C41[3][B]</td>
<td>n45_s2/I1</td>
</tr>
<tr>
<td>9.584</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>68</td>
<td>R26C41[3][B]</td>
<td style=" background: #97FFFF;">n45_s2/F</td>
</tr>
<tr>
<td>10.859</td>
<td>1.275</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C46[2][A]</td>
<td style=" font-weight:bold;">u_mic_interface/u_mic_driver/sck_cnt_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>535</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C46[2][A]</td>
<td>u_mic_interface/u_mic_driver/sck_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_mic_interface/u_mic_driver/sck_cnt_1_s0</td>
</tr>
<tr>
<td>10.856</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C46[2][A]</td>
<td>u_mic_interface/u_mic_driver/sck_cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.094</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.020, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.286, 33.499%; route: 2.321, 60.457%; tC2Q: 0.232, 6.043%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.859</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.856</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_FIFO/fifo_inst/wfull_val1_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_mic_interface/u_mic_driver/sck_cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_FIFO/fifo_inst/wfull_val:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_FIFO/fifo_inst/wfull_val</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>R41C38[0][A]</td>
<td>u_FIFO/fifo_inst/wfull_val_s0/F</td>
</tr>
<tr>
<td>7.020</td>
<td>2.020</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C40[2][A]</td>
<td>u_FIFO/fifo_inst/wfull_val1_s4/G</td>
</tr>
<tr>
<td>7.252</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R41C40[2][A]</td>
<td style=" font-weight:bold;">u_FIFO/fifo_inst/wfull_val1_s4/Q</td>
</tr>
<tr>
<td>7.412</td>
<td>0.160</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C40[1][B]</td>
<td>u_FIFO/fifo_inst/Full_d_s/I2</td>
</tr>
<tr>
<td>7.783</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R41C40[1][B]</td>
<td style=" background: #97FFFF;">u_FIFO/fifo_inst/Full_d_s/F</td>
</tr>
<tr>
<td>8.666</td>
<td>0.883</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C41[3][A]</td>
<td>mic_active_s6/I0</td>
</tr>
<tr>
<td>9.128</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C41[3][A]</td>
<td style=" background: #97FFFF;">mic_active_s6/F</td>
</tr>
<tr>
<td>9.131</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C41[3][B]</td>
<td>n45_s2/I1</td>
</tr>
<tr>
<td>9.584</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>68</td>
<td>R26C41[3][B]</td>
<td style=" background: #97FFFF;">n45_s2/F</td>
</tr>
<tr>
<td>10.859</td>
<td>1.275</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C46[1][A]</td>
<td style=" font-weight:bold;">u_mic_interface/u_mic_driver/sck_cnt_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>535</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C46[1][A]</td>
<td>u_mic_interface/u_mic_driver/sck_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_mic_interface/u_mic_driver/sck_cnt_2_s0</td>
</tr>
<tr>
<td>10.856</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C46[1][A]</td>
<td>u_mic_interface/u_mic_driver/sck_cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.094</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.020, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.286, 33.499%; route: 2.321, 60.457%; tC2Q: 0.232, 6.043%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.220</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.924</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_FIFO/fifo_inst/wfull_val1_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_mic_interface/u_data_conv/cnt_delay_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_FIFO/fifo_inst/wfull_val:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sck_o_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_FIFO/fifo_inst/wfull_val</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>R41C38[0][A]</td>
<td>u_FIFO/fifo_inst/wfull_val_s0/F</td>
</tr>
<tr>
<td>7.020</td>
<td>2.020</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C40[2][A]</td>
<td>u_FIFO/fifo_inst/wfull_val1_s4/G</td>
</tr>
<tr>
<td>7.252</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R41C40[2][A]</td>
<td style=" font-weight:bold;">u_FIFO/fifo_inst/wfull_val1_s4/Q</td>
</tr>
<tr>
<td>7.412</td>
<td>0.160</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C40[1][B]</td>
<td>u_FIFO/fifo_inst/Full_d_s/I2</td>
</tr>
<tr>
<td>7.783</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R41C40[1][B]</td>
<td style=" background: #97FFFF;">u_FIFO/fifo_inst/Full_d_s/F</td>
</tr>
<tr>
<td>8.666</td>
<td>0.883</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C41[3][A]</td>
<td>mic_active_s6/I0</td>
</tr>
<tr>
<td>9.128</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C41[3][A]</td>
<td style=" background: #97FFFF;">mic_active_s6/F</td>
</tr>
<tr>
<td>9.131</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C41[3][B]</td>
<td>n45_s2/I1</td>
</tr>
<tr>
<td>9.584</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>68</td>
<td>R26C41[3][B]</td>
<td style=" background: #97FFFF;">n45_s2/F</td>
</tr>
<tr>
<td>10.924</td>
<td>1.341</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C47[0][B]</td>
<td style=" font-weight:bold;">u_mic_interface/u_data_conv/cnt_delay_19_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck_o_2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>R41C46[0][A]</td>
<td>u_mic_interface/u_mic_driver/sck_o_s1/Q</td>
</tr>
<tr>
<td>11.214</td>
<td>1.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C47[0][B]</td>
<td>u_mic_interface/u_data_conv/cnt_delay_19_s0/CLK</td>
</tr>
<tr>
<td>11.179</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_mic_interface/u_data_conv/cnt_delay_19_s0</td>
</tr>
<tr>
<td>11.144</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C47[0][B]</td>
<td>u_mic_interface/u_data_conv/cnt_delay_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.806</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.020, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.286, 32.940%; route: 2.386, 61.118%; tC2Q: 0.232, 5.942%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.214, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.220</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.924</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_FIFO/fifo_inst/wfull_val1_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_mic_interface/u_data_conv/cnt_delay_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_FIFO/fifo_inst/wfull_val:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sck_o_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_FIFO/fifo_inst/wfull_val</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>R41C38[0][A]</td>
<td>u_FIFO/fifo_inst/wfull_val_s0/F</td>
</tr>
<tr>
<td>7.020</td>
<td>2.020</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C40[2][A]</td>
<td>u_FIFO/fifo_inst/wfull_val1_s4/G</td>
</tr>
<tr>
<td>7.252</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R41C40[2][A]</td>
<td style=" font-weight:bold;">u_FIFO/fifo_inst/wfull_val1_s4/Q</td>
</tr>
<tr>
<td>7.412</td>
<td>0.160</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C40[1][B]</td>
<td>u_FIFO/fifo_inst/Full_d_s/I2</td>
</tr>
<tr>
<td>7.783</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R41C40[1][B]</td>
<td style=" background: #97FFFF;">u_FIFO/fifo_inst/Full_d_s/F</td>
</tr>
<tr>
<td>8.666</td>
<td>0.883</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C41[3][A]</td>
<td>mic_active_s6/I0</td>
</tr>
<tr>
<td>9.128</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C41[3][A]</td>
<td style=" background: #97FFFF;">mic_active_s6/F</td>
</tr>
<tr>
<td>9.131</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C41[3][B]</td>
<td>n45_s2/I1</td>
</tr>
<tr>
<td>9.584</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>68</td>
<td>R26C41[3][B]</td>
<td style=" background: #97FFFF;">n45_s2/F</td>
</tr>
<tr>
<td>10.924</td>
<td>1.341</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C47[0][A]</td>
<td style=" font-weight:bold;">u_mic_interface/u_data_conv/cnt_delay_18_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck_o_2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>R41C46[0][A]</td>
<td>u_mic_interface/u_mic_driver/sck_o_s1/Q</td>
</tr>
<tr>
<td>11.214</td>
<td>1.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C47[0][A]</td>
<td>u_mic_interface/u_data_conv/cnt_delay_18_s0/CLK</td>
</tr>
<tr>
<td>11.179</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_mic_interface/u_data_conv/cnt_delay_18_s0</td>
</tr>
<tr>
<td>11.144</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C47[0][A]</td>
<td>u_mic_interface/u_data_conv/cnt_delay_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.806</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.020, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.286, 32.940%; route: 2.386, 61.118%; tC2Q: 0.232, 5.942%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.214, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.578</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.856</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_FIFO/fifo_inst/wfull_val1_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_mic_interface/u_data_conv/cnt_flag_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_FIFO/fifo_inst/wfull_val:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_FIFO/fifo_inst/wfull_val</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>R41C38[0][A]</td>
<td>u_FIFO/fifo_inst/wfull_val_s0/F</td>
</tr>
<tr>
<td>7.020</td>
<td>2.020</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C40[2][A]</td>
<td>u_FIFO/fifo_inst/wfull_val1_s4/G</td>
</tr>
<tr>
<td>7.252</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R41C40[2][A]</td>
<td style=" font-weight:bold;">u_FIFO/fifo_inst/wfull_val1_s4/Q</td>
</tr>
<tr>
<td>7.412</td>
<td>0.160</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C40[1][B]</td>
<td>u_FIFO/fifo_inst/Full_d_s/I2</td>
</tr>
<tr>
<td>7.783</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R41C40[1][B]</td>
<td style=" background: #97FFFF;">u_FIFO/fifo_inst/Full_d_s/F</td>
</tr>
<tr>
<td>8.666</td>
<td>0.883</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C41[3][A]</td>
<td>mic_active_s6/I0</td>
</tr>
<tr>
<td>9.128</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C41[3][A]</td>
<td style=" background: #97FFFF;">mic_active_s6/F</td>
</tr>
<tr>
<td>9.131</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C41[3][B]</td>
<td>n45_s2/I1</td>
</tr>
<tr>
<td>9.584</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>68</td>
<td>R26C41[3][B]</td>
<td style=" background: #97FFFF;">n45_s2/F</td>
</tr>
<tr>
<td>10.578</td>
<td>0.994</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C42[0][A]</td>
<td style=" font-weight:bold;">u_mic_interface/u_data_conv/cnt_flag_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>535</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C42[0][A]</td>
<td>u_mic_interface/u_data_conv/cnt_flag_s1/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_mic_interface/u_data_conv/cnt_flag_s1</td>
</tr>
<tr>
<td>10.856</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C42[0][A]</td>
<td>u_mic_interface/u_data_conv/cnt_flag_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.094</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.020, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.286, 36.150%; route: 2.039, 57.328%; tC2Q: 0.232, 6.522%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.578</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.856</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_FIFO/fifo_inst/wfull_val1_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_mic_interface/u_data_conv/ws_t1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_FIFO/fifo_inst/wfull_val:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_FIFO/fifo_inst/wfull_val</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>R41C38[0][A]</td>
<td>u_FIFO/fifo_inst/wfull_val_s0/F</td>
</tr>
<tr>
<td>7.020</td>
<td>2.020</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C40[2][A]</td>
<td>u_FIFO/fifo_inst/wfull_val1_s4/G</td>
</tr>
<tr>
<td>7.252</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R41C40[2][A]</td>
<td style=" font-weight:bold;">u_FIFO/fifo_inst/wfull_val1_s4/Q</td>
</tr>
<tr>
<td>7.412</td>
<td>0.160</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C40[1][B]</td>
<td>u_FIFO/fifo_inst/Full_d_s/I2</td>
</tr>
<tr>
<td>7.783</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R41C40[1][B]</td>
<td style=" background: #97FFFF;">u_FIFO/fifo_inst/Full_d_s/F</td>
</tr>
<tr>
<td>8.666</td>
<td>0.883</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C41[3][A]</td>
<td>mic_active_s6/I0</td>
</tr>
<tr>
<td>9.128</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C41[3][A]</td>
<td style=" background: #97FFFF;">mic_active_s6/F</td>
</tr>
<tr>
<td>9.131</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C41[3][B]</td>
<td>n45_s2/I1</td>
</tr>
<tr>
<td>9.584</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>68</td>
<td>R26C41[3][B]</td>
<td style=" background: #97FFFF;">n45_s2/F</td>
</tr>
<tr>
<td>10.578</td>
<td>0.994</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C42[1][A]</td>
<td style=" font-weight:bold;">u_mic_interface/u_data_conv/ws_t1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>535</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C42[1][A]</td>
<td>u_mic_interface/u_data_conv/ws_t1_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_mic_interface/u_data_conv/ws_t1_s0</td>
</tr>
<tr>
<td>10.856</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C42[1][A]</td>
<td>u_mic_interface/u_data_conv/ws_t1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.094</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.020, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.286, 36.150%; route: 2.039, 57.328%; tC2Q: 0.232, 6.522%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.578</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.856</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_FIFO/fifo_inst/wfull_val1_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_mic_interface/u_data_conv/ws_t0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_FIFO/fifo_inst/wfull_val:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_FIFO/fifo_inst/wfull_val</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>R41C38[0][A]</td>
<td>u_FIFO/fifo_inst/wfull_val_s0/F</td>
</tr>
<tr>
<td>7.020</td>
<td>2.020</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C40[2][A]</td>
<td>u_FIFO/fifo_inst/wfull_val1_s4/G</td>
</tr>
<tr>
<td>7.252</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R41C40[2][A]</td>
<td style=" font-weight:bold;">u_FIFO/fifo_inst/wfull_val1_s4/Q</td>
</tr>
<tr>
<td>7.412</td>
<td>0.160</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C40[1][B]</td>
<td>u_FIFO/fifo_inst/Full_d_s/I2</td>
</tr>
<tr>
<td>7.783</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R41C40[1][B]</td>
<td style=" background: #97FFFF;">u_FIFO/fifo_inst/Full_d_s/F</td>
</tr>
<tr>
<td>8.666</td>
<td>0.883</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C41[3][A]</td>
<td>mic_active_s6/I0</td>
</tr>
<tr>
<td>9.128</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C41[3][A]</td>
<td style=" background: #97FFFF;">mic_active_s6/F</td>
</tr>
<tr>
<td>9.131</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C41[3][B]</td>
<td>n45_s2/I1</td>
</tr>
<tr>
<td>9.584</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>68</td>
<td>R26C41[3][B]</td>
<td style=" background: #97FFFF;">n45_s2/F</td>
</tr>
<tr>
<td>10.578</td>
<td>0.994</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C42[1][B]</td>
<td style=" font-weight:bold;">u_mic_interface/u_data_conv/ws_t0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>535</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C42[1][B]</td>
<td>u_mic_interface/u_data_conv/ws_t0_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_mic_interface/u_data_conv/ws_t0_s0</td>
</tr>
<tr>
<td>10.856</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C42[1][B]</td>
<td>u_mic_interface/u_data_conv/ws_t0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.094</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.020, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.286, 36.150%; route: 2.039, 57.328%; tC2Q: 0.232, 6.522%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.285</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.859</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_FIFO/fifo_inst/wfull_val1_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_mic_interface/u_data_conv/cnt_delay_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_FIFO/fifo_inst/wfull_val:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sck_o_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_FIFO/fifo_inst/wfull_val</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>R41C38[0][A]</td>
<td>u_FIFO/fifo_inst/wfull_val_s0/F</td>
</tr>
<tr>
<td>7.020</td>
<td>2.020</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C40[2][A]</td>
<td>u_FIFO/fifo_inst/wfull_val1_s4/G</td>
</tr>
<tr>
<td>7.252</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R41C40[2][A]</td>
<td style=" font-weight:bold;">u_FIFO/fifo_inst/wfull_val1_s4/Q</td>
</tr>
<tr>
<td>7.412</td>
<td>0.160</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C40[1][B]</td>
<td>u_FIFO/fifo_inst/Full_d_s/I2</td>
</tr>
<tr>
<td>7.783</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R41C40[1][B]</td>
<td style=" background: #97FFFF;">u_FIFO/fifo_inst/Full_d_s/F</td>
</tr>
<tr>
<td>8.666</td>
<td>0.883</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C41[3][A]</td>
<td>mic_active_s6/I0</td>
</tr>
<tr>
<td>9.128</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C41[3][A]</td>
<td style=" background: #97FFFF;">mic_active_s6/F</td>
</tr>
<tr>
<td>9.131</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C41[3][B]</td>
<td>n45_s2/I1</td>
</tr>
<tr>
<td>9.584</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>68</td>
<td>R26C41[3][B]</td>
<td style=" background: #97FFFF;">n45_s2/F</td>
</tr>
<tr>
<td>10.859</td>
<td>1.275</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C46[0][A]</td>
<td style=" font-weight:bold;">u_mic_interface/u_data_conv/cnt_delay_12_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck_o_2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>R41C46[0][A]</td>
<td>u_mic_interface/u_mic_driver/sck_o_s1/Q</td>
</tr>
<tr>
<td>11.214</td>
<td>1.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C46[0][A]</td>
<td>u_mic_interface/u_data_conv/cnt_delay_12_s0/CLK</td>
</tr>
<tr>
<td>11.179</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_mic_interface/u_data_conv/cnt_delay_12_s0</td>
</tr>
<tr>
<td>11.144</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C46[0][A]</td>
<td>u_mic_interface/u_data_conv/cnt_delay_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.806</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.020, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.286, 33.499%; route: 2.321, 60.457%; tC2Q: 0.232, 6.043%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.214, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.285</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.859</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_FIFO/fifo_inst/wfull_val1_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_mic_interface/u_data_conv/cnt_delay_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_FIFO/fifo_inst/wfull_val:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sck_o_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_FIFO/fifo_inst/wfull_val</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>R41C38[0][A]</td>
<td>u_FIFO/fifo_inst/wfull_val_s0/F</td>
</tr>
<tr>
<td>7.020</td>
<td>2.020</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C40[2][A]</td>
<td>u_FIFO/fifo_inst/wfull_val1_s4/G</td>
</tr>
<tr>
<td>7.252</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R41C40[2][A]</td>
<td style=" font-weight:bold;">u_FIFO/fifo_inst/wfull_val1_s4/Q</td>
</tr>
<tr>
<td>7.412</td>
<td>0.160</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C40[1][B]</td>
<td>u_FIFO/fifo_inst/Full_d_s/I2</td>
</tr>
<tr>
<td>7.783</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R41C40[1][B]</td>
<td style=" background: #97FFFF;">u_FIFO/fifo_inst/Full_d_s/F</td>
</tr>
<tr>
<td>8.666</td>
<td>0.883</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C41[3][A]</td>
<td>mic_active_s6/I0</td>
</tr>
<tr>
<td>9.128</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C41[3][A]</td>
<td style=" background: #97FFFF;">mic_active_s6/F</td>
</tr>
<tr>
<td>9.131</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C41[3][B]</td>
<td>n45_s2/I1</td>
</tr>
<tr>
<td>9.584</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>68</td>
<td>R26C41[3][B]</td>
<td style=" background: #97FFFF;">n45_s2/F</td>
</tr>
<tr>
<td>10.859</td>
<td>1.275</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C46[0][B]</td>
<td style=" font-weight:bold;">u_mic_interface/u_data_conv/cnt_delay_13_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck_o_2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>R41C46[0][A]</td>
<td>u_mic_interface/u_mic_driver/sck_o_s1/Q</td>
</tr>
<tr>
<td>11.214</td>
<td>1.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C46[0][B]</td>
<td>u_mic_interface/u_data_conv/cnt_delay_13_s0/CLK</td>
</tr>
<tr>
<td>11.179</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_mic_interface/u_data_conv/cnt_delay_13_s0</td>
</tr>
<tr>
<td>11.144</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C46[0][B]</td>
<td>u_mic_interface/u_data_conv/cnt_delay_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.806</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.020, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.286, 33.499%; route: 2.321, 60.457%; tC2Q: 0.232, 6.043%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.214, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.285</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.859</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_FIFO/fifo_inst/wfull_val1_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_mic_interface/u_data_conv/cnt_delay_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_FIFO/fifo_inst/wfull_val:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sck_o_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_FIFO/fifo_inst/wfull_val</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>R41C38[0][A]</td>
<td>u_FIFO/fifo_inst/wfull_val_s0/F</td>
</tr>
<tr>
<td>7.020</td>
<td>2.020</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C40[2][A]</td>
<td>u_FIFO/fifo_inst/wfull_val1_s4/G</td>
</tr>
<tr>
<td>7.252</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R41C40[2][A]</td>
<td style=" font-weight:bold;">u_FIFO/fifo_inst/wfull_val1_s4/Q</td>
</tr>
<tr>
<td>7.412</td>
<td>0.160</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C40[1][B]</td>
<td>u_FIFO/fifo_inst/Full_d_s/I2</td>
</tr>
<tr>
<td>7.783</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R41C40[1][B]</td>
<td style=" background: #97FFFF;">u_FIFO/fifo_inst/Full_d_s/F</td>
</tr>
<tr>
<td>8.666</td>
<td>0.883</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C41[3][A]</td>
<td>mic_active_s6/I0</td>
</tr>
<tr>
<td>9.128</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C41[3][A]</td>
<td style=" background: #97FFFF;">mic_active_s6/F</td>
</tr>
<tr>
<td>9.131</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C41[3][B]</td>
<td>n45_s2/I1</td>
</tr>
<tr>
<td>9.584</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>68</td>
<td>R26C41[3][B]</td>
<td style=" background: #97FFFF;">n45_s2/F</td>
</tr>
<tr>
<td>10.859</td>
<td>1.275</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C46[1][A]</td>
<td style=" font-weight:bold;">u_mic_interface/u_data_conv/cnt_delay_14_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck_o_2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>R41C46[0][A]</td>
<td>u_mic_interface/u_mic_driver/sck_o_s1/Q</td>
</tr>
<tr>
<td>11.214</td>
<td>1.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C46[1][A]</td>
<td>u_mic_interface/u_data_conv/cnt_delay_14_s0/CLK</td>
</tr>
<tr>
<td>11.179</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_mic_interface/u_data_conv/cnt_delay_14_s0</td>
</tr>
<tr>
<td>11.144</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C46[1][A]</td>
<td>u_mic_interface/u_data_conv/cnt_delay_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.806</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.020, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.286, 33.499%; route: 2.321, 60.457%; tC2Q: 0.232, 6.043%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.214, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.285</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.859</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_FIFO/fifo_inst/wfull_val1_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_mic_interface/u_data_conv/cnt_delay_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_FIFO/fifo_inst/wfull_val:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sck_o_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_FIFO/fifo_inst/wfull_val</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>R41C38[0][A]</td>
<td>u_FIFO/fifo_inst/wfull_val_s0/F</td>
</tr>
<tr>
<td>7.020</td>
<td>2.020</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C40[2][A]</td>
<td>u_FIFO/fifo_inst/wfull_val1_s4/G</td>
</tr>
<tr>
<td>7.252</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R41C40[2][A]</td>
<td style=" font-weight:bold;">u_FIFO/fifo_inst/wfull_val1_s4/Q</td>
</tr>
<tr>
<td>7.412</td>
<td>0.160</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C40[1][B]</td>
<td>u_FIFO/fifo_inst/Full_d_s/I2</td>
</tr>
<tr>
<td>7.783</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R41C40[1][B]</td>
<td style=" background: #97FFFF;">u_FIFO/fifo_inst/Full_d_s/F</td>
</tr>
<tr>
<td>8.666</td>
<td>0.883</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C41[3][A]</td>
<td>mic_active_s6/I0</td>
</tr>
<tr>
<td>9.128</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C41[3][A]</td>
<td style=" background: #97FFFF;">mic_active_s6/F</td>
</tr>
<tr>
<td>9.131</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C41[3][B]</td>
<td>n45_s2/I1</td>
</tr>
<tr>
<td>9.584</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>68</td>
<td>R26C41[3][B]</td>
<td style=" background: #97FFFF;">n45_s2/F</td>
</tr>
<tr>
<td>10.859</td>
<td>1.275</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C46[1][B]</td>
<td style=" font-weight:bold;">u_mic_interface/u_data_conv/cnt_delay_15_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck_o_2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>R41C46[0][A]</td>
<td>u_mic_interface/u_mic_driver/sck_o_s1/Q</td>
</tr>
<tr>
<td>11.214</td>
<td>1.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C46[1][B]</td>
<td>u_mic_interface/u_data_conv/cnt_delay_15_s0/CLK</td>
</tr>
<tr>
<td>11.179</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_mic_interface/u_data_conv/cnt_delay_15_s0</td>
</tr>
<tr>
<td>11.144</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C46[1][B]</td>
<td>u_mic_interface/u_data_conv/cnt_delay_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.806</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.020, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.286, 33.499%; route: 2.321, 60.457%; tC2Q: 0.232, 6.043%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.214, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.285</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.859</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_FIFO/fifo_inst/wfull_val1_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_mic_interface/u_data_conv/cnt_delay_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_FIFO/fifo_inst/wfull_val:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sck_o_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_FIFO/fifo_inst/wfull_val</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>R41C38[0][A]</td>
<td>u_FIFO/fifo_inst/wfull_val_s0/F</td>
</tr>
<tr>
<td>7.020</td>
<td>2.020</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C40[2][A]</td>
<td>u_FIFO/fifo_inst/wfull_val1_s4/G</td>
</tr>
<tr>
<td>7.252</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R41C40[2][A]</td>
<td style=" font-weight:bold;">u_FIFO/fifo_inst/wfull_val1_s4/Q</td>
</tr>
<tr>
<td>7.412</td>
<td>0.160</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C40[1][B]</td>
<td>u_FIFO/fifo_inst/Full_d_s/I2</td>
</tr>
<tr>
<td>7.783</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R41C40[1][B]</td>
<td style=" background: #97FFFF;">u_FIFO/fifo_inst/Full_d_s/F</td>
</tr>
<tr>
<td>8.666</td>
<td>0.883</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C41[3][A]</td>
<td>mic_active_s6/I0</td>
</tr>
<tr>
<td>9.128</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C41[3][A]</td>
<td style=" background: #97FFFF;">mic_active_s6/F</td>
</tr>
<tr>
<td>9.131</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C41[3][B]</td>
<td>n45_s2/I1</td>
</tr>
<tr>
<td>9.584</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>68</td>
<td>R26C41[3][B]</td>
<td style=" background: #97FFFF;">n45_s2/F</td>
</tr>
<tr>
<td>10.859</td>
<td>1.275</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C46[2][A]</td>
<td style=" font-weight:bold;">u_mic_interface/u_data_conv/cnt_delay_16_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck_o_2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>R41C46[0][A]</td>
<td>u_mic_interface/u_mic_driver/sck_o_s1/Q</td>
</tr>
<tr>
<td>11.214</td>
<td>1.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C46[2][A]</td>
<td>u_mic_interface/u_data_conv/cnt_delay_16_s0/CLK</td>
</tr>
<tr>
<td>11.179</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_mic_interface/u_data_conv/cnt_delay_16_s0</td>
</tr>
<tr>
<td>11.144</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C46[2][A]</td>
<td>u_mic_interface/u_data_conv/cnt_delay_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.806</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.020, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.286, 33.499%; route: 2.321, 60.457%; tC2Q: 0.232, 6.043%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.214, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.285</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.859</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_FIFO/fifo_inst/wfull_val1_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_mic_interface/u_data_conv/cnt_delay_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_FIFO/fifo_inst/wfull_val:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sck_o_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_FIFO/fifo_inst/wfull_val</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>R41C38[0][A]</td>
<td>u_FIFO/fifo_inst/wfull_val_s0/F</td>
</tr>
<tr>
<td>7.020</td>
<td>2.020</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C40[2][A]</td>
<td>u_FIFO/fifo_inst/wfull_val1_s4/G</td>
</tr>
<tr>
<td>7.252</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R41C40[2][A]</td>
<td style=" font-weight:bold;">u_FIFO/fifo_inst/wfull_val1_s4/Q</td>
</tr>
<tr>
<td>7.412</td>
<td>0.160</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C40[1][B]</td>
<td>u_FIFO/fifo_inst/Full_d_s/I2</td>
</tr>
<tr>
<td>7.783</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R41C40[1][B]</td>
<td style=" background: #97FFFF;">u_FIFO/fifo_inst/Full_d_s/F</td>
</tr>
<tr>
<td>8.666</td>
<td>0.883</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C41[3][A]</td>
<td>mic_active_s6/I0</td>
</tr>
<tr>
<td>9.128</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C41[3][A]</td>
<td style=" background: #97FFFF;">mic_active_s6/F</td>
</tr>
<tr>
<td>9.131</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C41[3][B]</td>
<td>n45_s2/I1</td>
</tr>
<tr>
<td>9.584</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>68</td>
<td>R26C41[3][B]</td>
<td style=" background: #97FFFF;">n45_s2/F</td>
</tr>
<tr>
<td>10.859</td>
<td>1.275</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C46[2][B]</td>
<td style=" font-weight:bold;">u_mic_interface/u_data_conv/cnt_delay_17_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck_o_2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>R41C46[0][A]</td>
<td>u_mic_interface/u_mic_driver/sck_o_s1/Q</td>
</tr>
<tr>
<td>11.214</td>
<td>1.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C46[2][B]</td>
<td>u_mic_interface/u_data_conv/cnt_delay_17_s0/CLK</td>
</tr>
<tr>
<td>11.179</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_mic_interface/u_data_conv/cnt_delay_17_s0</td>
</tr>
<tr>
<td>11.144</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C46[2][B]</td>
<td>u_mic_interface/u_data_conv/cnt_delay_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.806</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.020, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.286, 33.499%; route: 2.321, 60.457%; tC2Q: 0.232, 6.043%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.214, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.291</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.853</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_FIFO/fifo_inst/wfull_val1_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_mic_interface/u_mic_driver/ws_cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_FIFO/fifo_inst/wfull_val:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sck_o_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_FIFO/fifo_inst/wfull_val</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>R41C38[0][A]</td>
<td>u_FIFO/fifo_inst/wfull_val_s0/F</td>
</tr>
<tr>
<td>7.020</td>
<td>2.020</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C40[2][A]</td>
<td>u_FIFO/fifo_inst/wfull_val1_s4/G</td>
</tr>
<tr>
<td>7.252</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R41C40[2][A]</td>
<td style=" font-weight:bold;">u_FIFO/fifo_inst/wfull_val1_s4/Q</td>
</tr>
<tr>
<td>7.412</td>
<td>0.160</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C40[1][B]</td>
<td>u_FIFO/fifo_inst/Full_d_s/I2</td>
</tr>
<tr>
<td>7.783</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R41C40[1][B]</td>
<td style=" background: #97FFFF;">u_FIFO/fifo_inst/Full_d_s/F</td>
</tr>
<tr>
<td>8.666</td>
<td>0.883</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C41[3][A]</td>
<td>mic_active_s6/I0</td>
</tr>
<tr>
<td>9.128</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C41[3][A]</td>
<td style=" background: #97FFFF;">mic_active_s6/F</td>
</tr>
<tr>
<td>9.131</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C41[3][B]</td>
<td>n45_s2/I1</td>
</tr>
<tr>
<td>9.584</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>68</td>
<td>R26C41[3][B]</td>
<td style=" background: #97FFFF;">n45_s2/F</td>
</tr>
<tr>
<td>10.853</td>
<td>1.270</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C46[1][B]</td>
<td style=" font-weight:bold;">u_mic_interface/u_mic_driver/ws_cnt_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck_o_2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>R41C46[0][A]</td>
<td>u_mic_interface/u_mic_driver/sck_o_s1/Q</td>
</tr>
<tr>
<td>11.214</td>
<td>1.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C46[1][B]</td>
<td>u_mic_interface/u_mic_driver/ws_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>11.179</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_mic_interface/u_mic_driver/ws_cnt_3_s0</td>
</tr>
<tr>
<td>11.144</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C46[1][B]</td>
<td>u_mic_interface/u_mic_driver/ws_cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.806</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.020, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.286, 33.549%; route: 2.315, 60.398%; tC2Q: 0.232, 6.052%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.214, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.291</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.853</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_FIFO/fifo_inst/wfull_val1_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_mic_interface/u_mic_driver/ws_cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_FIFO/fifo_inst/wfull_val:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sck_o_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_FIFO/fifo_inst/wfull_val</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>R41C38[0][A]</td>
<td>u_FIFO/fifo_inst/wfull_val_s0/F</td>
</tr>
<tr>
<td>7.020</td>
<td>2.020</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C40[2][A]</td>
<td>u_FIFO/fifo_inst/wfull_val1_s4/G</td>
</tr>
<tr>
<td>7.252</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R41C40[2][A]</td>
<td style=" font-weight:bold;">u_FIFO/fifo_inst/wfull_val1_s4/Q</td>
</tr>
<tr>
<td>7.412</td>
<td>0.160</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C40[1][B]</td>
<td>u_FIFO/fifo_inst/Full_d_s/I2</td>
</tr>
<tr>
<td>7.783</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R41C40[1][B]</td>
<td style=" background: #97FFFF;">u_FIFO/fifo_inst/Full_d_s/F</td>
</tr>
<tr>
<td>8.666</td>
<td>0.883</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C41[3][A]</td>
<td>mic_active_s6/I0</td>
</tr>
<tr>
<td>9.128</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C41[3][A]</td>
<td style=" background: #97FFFF;">mic_active_s6/F</td>
</tr>
<tr>
<td>9.131</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C41[3][B]</td>
<td>n45_s2/I1</td>
</tr>
<tr>
<td>9.584</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>68</td>
<td>R26C41[3][B]</td>
<td style=" background: #97FFFF;">n45_s2/F</td>
</tr>
<tr>
<td>10.853</td>
<td>1.270</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C46[2][A]</td>
<td style=" font-weight:bold;">u_mic_interface/u_mic_driver/ws_cnt_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck_o_2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>R41C46[0][A]</td>
<td>u_mic_interface/u_mic_driver/sck_o_s1/Q</td>
</tr>
<tr>
<td>11.214</td>
<td>1.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C46[2][A]</td>
<td>u_mic_interface/u_mic_driver/ws_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>11.179</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_mic_interface/u_mic_driver/ws_cnt_4_s0</td>
</tr>
<tr>
<td>11.144</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C46[2][A]</td>
<td>u_mic_interface/u_mic_driver/ws_cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.806</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.020, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.286, 33.549%; route: 2.315, 60.398%; tC2Q: 0.232, 6.052%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.214, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.291</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.853</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_FIFO/fifo_inst/wfull_val1_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_mic_interface/u_mic_driver/ws_cnt_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_FIFO/fifo_inst/wfull_val:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sck_o_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_FIFO/fifo_inst/wfull_val</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>R41C38[0][A]</td>
<td>u_FIFO/fifo_inst/wfull_val_s0/F</td>
</tr>
<tr>
<td>7.020</td>
<td>2.020</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C40[2][A]</td>
<td>u_FIFO/fifo_inst/wfull_val1_s4/G</td>
</tr>
<tr>
<td>7.252</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R41C40[2][A]</td>
<td style=" font-weight:bold;">u_FIFO/fifo_inst/wfull_val1_s4/Q</td>
</tr>
<tr>
<td>7.412</td>
<td>0.160</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C40[1][B]</td>
<td>u_FIFO/fifo_inst/Full_d_s/I2</td>
</tr>
<tr>
<td>7.783</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R41C40[1][B]</td>
<td style=" background: #97FFFF;">u_FIFO/fifo_inst/Full_d_s/F</td>
</tr>
<tr>
<td>8.666</td>
<td>0.883</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C41[3][A]</td>
<td>mic_active_s6/I0</td>
</tr>
<tr>
<td>9.128</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C41[3][A]</td>
<td style=" background: #97FFFF;">mic_active_s6/F</td>
</tr>
<tr>
<td>9.131</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C41[3][B]</td>
<td>n45_s2/I1</td>
</tr>
<tr>
<td>9.584</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>68</td>
<td>R26C41[3][B]</td>
<td style=" background: #97FFFF;">n45_s2/F</td>
</tr>
<tr>
<td>10.853</td>
<td>1.270</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C46[1][A]</td>
<td style=" font-weight:bold;">u_mic_interface/u_mic_driver/ws_cnt_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck_o_2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>R41C46[0][A]</td>
<td>u_mic_interface/u_mic_driver/sck_o_s1/Q</td>
</tr>
<tr>
<td>11.214</td>
<td>1.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C46[1][A]</td>
<td>u_mic_interface/u_mic_driver/ws_cnt_5_s0/CLK</td>
</tr>
<tr>
<td>11.179</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_mic_interface/u_mic_driver/ws_cnt_5_s0</td>
</tr>
<tr>
<td>11.144</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C46[1][A]</td>
<td>u_mic_interface/u_mic_driver/ws_cnt_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.806</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.020, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.286, 33.549%; route: 2.315, 60.398%; tC2Q: 0.232, 6.052%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.214, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.333</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.811</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_FIFO/fifo_inst/wfull_val1_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_mic_interface/u_data_conv/cnt_delay_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_FIFO/fifo_inst/wfull_val:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sck_o_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_FIFO/fifo_inst/wfull_val</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>R41C38[0][A]</td>
<td>u_FIFO/fifo_inst/wfull_val_s0/F</td>
</tr>
<tr>
<td>7.020</td>
<td>2.020</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C40[2][A]</td>
<td>u_FIFO/fifo_inst/wfull_val1_s4/G</td>
</tr>
<tr>
<td>7.252</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R41C40[2][A]</td>
<td style=" font-weight:bold;">u_FIFO/fifo_inst/wfull_val1_s4/Q</td>
</tr>
<tr>
<td>7.412</td>
<td>0.160</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C40[1][B]</td>
<td>u_FIFO/fifo_inst/Full_d_s/I2</td>
</tr>
<tr>
<td>7.783</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R41C40[1][B]</td>
<td style=" background: #97FFFF;">u_FIFO/fifo_inst/Full_d_s/F</td>
</tr>
<tr>
<td>8.666</td>
<td>0.883</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C41[3][A]</td>
<td>mic_active_s6/I0</td>
</tr>
<tr>
<td>9.128</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C41[3][A]</td>
<td style=" background: #97FFFF;">mic_active_s6/F</td>
</tr>
<tr>
<td>9.131</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C41[3][B]</td>
<td>n45_s2/I1</td>
</tr>
<tr>
<td>9.584</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>68</td>
<td>R26C41[3][B]</td>
<td style=" background: #97FFFF;">n45_s2/F</td>
</tr>
<tr>
<td>10.811</td>
<td>1.228</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C44[0][B]</td>
<td style=" font-weight:bold;">u_mic_interface/u_data_conv/cnt_delay_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck_o_2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>R41C46[0][A]</td>
<td>u_mic_interface/u_mic_driver/sck_o_s1/Q</td>
</tr>
<tr>
<td>11.214</td>
<td>1.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C44[0][B]</td>
<td>u_mic_interface/u_data_conv/cnt_delay_1_s0/CLK</td>
</tr>
<tr>
<td>11.179</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_mic_interface/u_data_conv/cnt_delay_1_s0</td>
</tr>
<tr>
<td>11.144</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C44[0][B]</td>
<td>u_mic_interface/u_data_conv/cnt_delay_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.806</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.020, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.286, 33.921%; route: 2.273, 59.960%; tC2Q: 0.232, 6.119%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.214, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.333</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.811</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_FIFO/fifo_inst/wfull_val1_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_mic_interface/u_data_conv/cnt_delay_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_FIFO/fifo_inst/wfull_val:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sck_o_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_FIFO/fifo_inst/wfull_val</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>R41C38[0][A]</td>
<td>u_FIFO/fifo_inst/wfull_val_s0/F</td>
</tr>
<tr>
<td>7.020</td>
<td>2.020</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C40[2][A]</td>
<td>u_FIFO/fifo_inst/wfull_val1_s4/G</td>
</tr>
<tr>
<td>7.252</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R41C40[2][A]</td>
<td style=" font-weight:bold;">u_FIFO/fifo_inst/wfull_val1_s4/Q</td>
</tr>
<tr>
<td>7.412</td>
<td>0.160</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C40[1][B]</td>
<td>u_FIFO/fifo_inst/Full_d_s/I2</td>
</tr>
<tr>
<td>7.783</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R41C40[1][B]</td>
<td style=" background: #97FFFF;">u_FIFO/fifo_inst/Full_d_s/F</td>
</tr>
<tr>
<td>8.666</td>
<td>0.883</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C41[3][A]</td>
<td>mic_active_s6/I0</td>
</tr>
<tr>
<td>9.128</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C41[3][A]</td>
<td style=" background: #97FFFF;">mic_active_s6/F</td>
</tr>
<tr>
<td>9.131</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C41[3][B]</td>
<td>n45_s2/I1</td>
</tr>
<tr>
<td>9.584</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>68</td>
<td>R26C41[3][B]</td>
<td style=" background: #97FFFF;">n45_s2/F</td>
</tr>
<tr>
<td>10.811</td>
<td>1.228</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C44[1][A]</td>
<td style=" font-weight:bold;">u_mic_interface/u_data_conv/cnt_delay_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck_o_2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>R41C46[0][A]</td>
<td>u_mic_interface/u_mic_driver/sck_o_s1/Q</td>
</tr>
<tr>
<td>11.214</td>
<td>1.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C44[1][A]</td>
<td>u_mic_interface/u_data_conv/cnt_delay_2_s0/CLK</td>
</tr>
<tr>
<td>11.179</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_mic_interface/u_data_conv/cnt_delay_2_s0</td>
</tr>
<tr>
<td>11.144</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C44[1][A]</td>
<td>u_mic_interface/u_data_conv/cnt_delay_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.806</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.020, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.286, 33.921%; route: 2.273, 59.960%; tC2Q: 0.232, 6.119%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.214, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.333</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.811</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_FIFO/fifo_inst/wfull_val1_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_mic_interface/u_data_conv/cnt_delay_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_FIFO/fifo_inst/wfull_val:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sck_o_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_FIFO/fifo_inst/wfull_val</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>R41C38[0][A]</td>
<td>u_FIFO/fifo_inst/wfull_val_s0/F</td>
</tr>
<tr>
<td>7.020</td>
<td>2.020</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C40[2][A]</td>
<td>u_FIFO/fifo_inst/wfull_val1_s4/G</td>
</tr>
<tr>
<td>7.252</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R41C40[2][A]</td>
<td style=" font-weight:bold;">u_FIFO/fifo_inst/wfull_val1_s4/Q</td>
</tr>
<tr>
<td>7.412</td>
<td>0.160</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C40[1][B]</td>
<td>u_FIFO/fifo_inst/Full_d_s/I2</td>
</tr>
<tr>
<td>7.783</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R41C40[1][B]</td>
<td style=" background: #97FFFF;">u_FIFO/fifo_inst/Full_d_s/F</td>
</tr>
<tr>
<td>8.666</td>
<td>0.883</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C41[3][A]</td>
<td>mic_active_s6/I0</td>
</tr>
<tr>
<td>9.128</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C41[3][A]</td>
<td style=" background: #97FFFF;">mic_active_s6/F</td>
</tr>
<tr>
<td>9.131</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C41[3][B]</td>
<td>n45_s2/I1</td>
</tr>
<tr>
<td>9.584</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>68</td>
<td>R26C41[3][B]</td>
<td style=" background: #97FFFF;">n45_s2/F</td>
</tr>
<tr>
<td>10.811</td>
<td>1.228</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C44[1][B]</td>
<td style=" font-weight:bold;">u_mic_interface/u_data_conv/cnt_delay_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck_o_2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>R41C46[0][A]</td>
<td>u_mic_interface/u_mic_driver/sck_o_s1/Q</td>
</tr>
<tr>
<td>11.214</td>
<td>1.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C44[1][B]</td>
<td>u_mic_interface/u_data_conv/cnt_delay_3_s0/CLK</td>
</tr>
<tr>
<td>11.179</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_mic_interface/u_data_conv/cnt_delay_3_s0</td>
</tr>
<tr>
<td>11.144</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C44[1][B]</td>
<td>u_mic_interface/u_data_conv/cnt_delay_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.806</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.020, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.286, 33.921%; route: 2.273, 59.960%; tC2Q: 0.232, 6.119%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.214, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.333</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.811</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_FIFO/fifo_inst/wfull_val1_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_mic_interface/u_data_conv/cnt_delay_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_FIFO/fifo_inst/wfull_val:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sck_o_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_FIFO/fifo_inst/wfull_val</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>R41C38[0][A]</td>
<td>u_FIFO/fifo_inst/wfull_val_s0/F</td>
</tr>
<tr>
<td>7.020</td>
<td>2.020</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C40[2][A]</td>
<td>u_FIFO/fifo_inst/wfull_val1_s4/G</td>
</tr>
<tr>
<td>7.252</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R41C40[2][A]</td>
<td style=" font-weight:bold;">u_FIFO/fifo_inst/wfull_val1_s4/Q</td>
</tr>
<tr>
<td>7.412</td>
<td>0.160</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C40[1][B]</td>
<td>u_FIFO/fifo_inst/Full_d_s/I2</td>
</tr>
<tr>
<td>7.783</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R41C40[1][B]</td>
<td style=" background: #97FFFF;">u_FIFO/fifo_inst/Full_d_s/F</td>
</tr>
<tr>
<td>8.666</td>
<td>0.883</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C41[3][A]</td>
<td>mic_active_s6/I0</td>
</tr>
<tr>
<td>9.128</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C41[3][A]</td>
<td style=" background: #97FFFF;">mic_active_s6/F</td>
</tr>
<tr>
<td>9.131</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C41[3][B]</td>
<td>n45_s2/I1</td>
</tr>
<tr>
<td>9.584</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>68</td>
<td>R26C41[3][B]</td>
<td style=" background: #97FFFF;">n45_s2/F</td>
</tr>
<tr>
<td>10.811</td>
<td>1.228</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C44[2][A]</td>
<td style=" font-weight:bold;">u_mic_interface/u_data_conv/cnt_delay_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck_o_2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>R41C46[0][A]</td>
<td>u_mic_interface/u_mic_driver/sck_o_s1/Q</td>
</tr>
<tr>
<td>11.214</td>
<td>1.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C44[2][A]</td>
<td>u_mic_interface/u_data_conv/cnt_delay_4_s0/CLK</td>
</tr>
<tr>
<td>11.179</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_mic_interface/u_data_conv/cnt_delay_4_s0</td>
</tr>
<tr>
<td>11.144</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C44[2][A]</td>
<td>u_mic_interface/u_data_conv/cnt_delay_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.806</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.020, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.286, 33.921%; route: 2.273, 59.960%; tC2Q: 0.232, 6.119%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.214, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.333</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.811</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_FIFO/fifo_inst/wfull_val1_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_mic_interface/u_data_conv/cnt_delay_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_FIFO/fifo_inst/wfull_val:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sck_o_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_FIFO/fifo_inst/wfull_val</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>R41C38[0][A]</td>
<td>u_FIFO/fifo_inst/wfull_val_s0/F</td>
</tr>
<tr>
<td>7.020</td>
<td>2.020</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C40[2][A]</td>
<td>u_FIFO/fifo_inst/wfull_val1_s4/G</td>
</tr>
<tr>
<td>7.252</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R41C40[2][A]</td>
<td style=" font-weight:bold;">u_FIFO/fifo_inst/wfull_val1_s4/Q</td>
</tr>
<tr>
<td>7.412</td>
<td>0.160</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C40[1][B]</td>
<td>u_FIFO/fifo_inst/Full_d_s/I2</td>
</tr>
<tr>
<td>7.783</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R41C40[1][B]</td>
<td style=" background: #97FFFF;">u_FIFO/fifo_inst/Full_d_s/F</td>
</tr>
<tr>
<td>8.666</td>
<td>0.883</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C41[3][A]</td>
<td>mic_active_s6/I0</td>
</tr>
<tr>
<td>9.128</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C41[3][A]</td>
<td style=" background: #97FFFF;">mic_active_s6/F</td>
</tr>
<tr>
<td>9.131</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C41[3][B]</td>
<td>n45_s2/I1</td>
</tr>
<tr>
<td>9.584</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>68</td>
<td>R26C41[3][B]</td>
<td style=" background: #97FFFF;">n45_s2/F</td>
</tr>
<tr>
<td>10.811</td>
<td>1.228</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C44[2][B]</td>
<td style=" font-weight:bold;">u_mic_interface/u_data_conv/cnt_delay_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck_o_2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>R41C46[0][A]</td>
<td>u_mic_interface/u_mic_driver/sck_o_s1/Q</td>
</tr>
<tr>
<td>11.214</td>
<td>1.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C44[2][B]</td>
<td>u_mic_interface/u_data_conv/cnt_delay_5_s0/CLK</td>
</tr>
<tr>
<td>11.179</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_mic_interface/u_data_conv/cnt_delay_5_s0</td>
</tr>
<tr>
<td>11.144</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C44[2][B]</td>
<td>u_mic_interface/u_data_conv/cnt_delay_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.806</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.020, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.286, 33.921%; route: 2.273, 59.960%; tC2Q: 0.232, 6.119%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.214, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.401</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.744</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_FIFO/fifo_inst/wfull_val1_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_mic_interface/u_data_conv/data_buff_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_FIFO/fifo_inst/wfull_val:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sck_o_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_FIFO/fifo_inst/wfull_val</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>R41C38[0][A]</td>
<td>u_FIFO/fifo_inst/wfull_val_s0/F</td>
</tr>
<tr>
<td>7.020</td>
<td>2.020</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C40[2][A]</td>
<td>u_FIFO/fifo_inst/wfull_val1_s4/G</td>
</tr>
<tr>
<td>7.252</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R41C40[2][A]</td>
<td style=" font-weight:bold;">u_FIFO/fifo_inst/wfull_val1_s4/Q</td>
</tr>
<tr>
<td>7.412</td>
<td>0.160</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C40[1][B]</td>
<td>u_FIFO/fifo_inst/Full_d_s/I2</td>
</tr>
<tr>
<td>7.783</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R41C40[1][B]</td>
<td style=" background: #97FFFF;">u_FIFO/fifo_inst/Full_d_s/F</td>
</tr>
<tr>
<td>8.666</td>
<td>0.883</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C41[3][A]</td>
<td>mic_active_s6/I0</td>
</tr>
<tr>
<td>9.128</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C41[3][A]</td>
<td style=" background: #97FFFF;">mic_active_s6/F</td>
</tr>
<tr>
<td>9.131</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C41[3][B]</td>
<td>n45_s2/I1</td>
</tr>
<tr>
<td>9.584</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>68</td>
<td>R26C41[3][B]</td>
<td style=" background: #97FFFF;">n45_s2/F</td>
</tr>
<tr>
<td>10.744</td>
<td>1.160</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C44[2][A]</td>
<td style=" font-weight:bold;">u_mic_interface/u_data_conv/data_buff_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck_o_2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>R41C46[0][A]</td>
<td>u_mic_interface/u_mic_driver/sck_o_s1/Q</td>
</tr>
<tr>
<td>11.214</td>
<td>1.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C44[2][A]</td>
<td>u_mic_interface/u_data_conv/data_buff_3_s1/CLK</td>
</tr>
<tr>
<td>11.179</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_mic_interface/u_data_conv/data_buff_3_s1</td>
</tr>
<tr>
<td>11.144</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C44[2][A]</td>
<td>u_mic_interface/u_data_conv/data_buff_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.806</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.020, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.286, 34.538%; route: 2.205, 59.231%; tC2Q: 0.232, 6.231%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.214, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.439</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.434</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_FIFO/fifo_inst/reset_w_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_FIFO/fifo_inst/wfull_val1_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ws_o_4:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_FIFO/fifo_inst/wfull_val:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ws_o_4</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>55</td>
<td>R43C45[0][A]</td>
<td>u_mic_interface/u_mic_driver/ws_o_s2/Q</td>
</tr>
<tr>
<td>5.838</td>
<td>0.838</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C37[1][A]</td>
<td>u_FIFO/fifo_inst/reset_w_1_s1/CLK</td>
</tr>
<tr>
<td>6.040</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>30</td>
<td>R43C37[1][A]</td>
<td style=" font-weight:bold;">u_FIFO/fifo_inst/reset_w_1_s1/Q</td>
</tr>
<tr>
<td>6.439</td>
<td>0.399</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C40[2][A]</td>
<td style=" font-weight:bold;">u_FIFO/fifo_inst/wfull_val1_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_FIFO/fifo_inst/wfull_val</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>R41C38[0][A]</td>
<td>u_FIFO/fifo_inst/wfull_val_s0/F</td>
</tr>
<tr>
<td>6.388</td>
<td>1.388</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C40[2][A]</td>
<td>u_FIFO/fifo_inst/wfull_val1_s4/G</td>
</tr>
<tr>
<td>6.423</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_FIFO/fifo_inst/wfull_val1_s4</td>
</tr>
<tr>
<td>6.434</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C40[2][A]</td>
<td>u_FIFO/fifo_inst/wfull_val1_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.550</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.838, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.399, 66.408%; tC2Q: 0.202, 33.592%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.388, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.567</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.322</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.754</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_FIFO/fifo_inst/wptr_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_FIFO/fifo_inst/Full_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ws_o_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ws_o_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ws_o_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>55</td>
<td>R43C45[0][A]</td>
<td>u_mic_interface/u_mic_driver/ws_o_s2/Q</td>
</tr>
<tr>
<td>0.743</td>
<td>0.743</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C37[2][B]</td>
<td>u_FIFO/fifo_inst/wptr_4_s0/CLK</td>
</tr>
<tr>
<td>0.944</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R43C37[2][B]</td>
<td style=" font-weight:bold;">u_FIFO/fifo_inst/wptr_4_s0/Q</td>
</tr>
<tr>
<td>1.066</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C37[2][A]</td>
<td>u_FIFO/fifo_inst/wfull_val_s1/I0</td>
</tr>
<tr>
<td>1.410</td>
<td>0.344</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R43C37[2][A]</td>
<td style=" background: #97FFFF;">u_FIFO/fifo_inst/wfull_val_s1/F</td>
</tr>
<tr>
<td>1.684</td>
<td>0.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C38[1][B]</td>
<td>u_FIFO/fifo_inst/n596_s0/I1</td>
</tr>
<tr>
<td>2.068</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R41C38[1][B]</td>
<td style=" background: #97FFFF;">u_FIFO/fifo_inst/n596_s0/F</td>
</tr>
<tr>
<td>2.322</td>
<td>0.254</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C40[1][A]</td>
<td style=" font-weight:bold;">u_FIFO/fifo_inst/Full_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ws_o_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>55</td>
<td>R43C45[0][A]</td>
<td>u_mic_interface/u_mic_driver/ws_o_s2/Q</td>
</tr>
<tr>
<td>0.743</td>
<td>0.743</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C40[1][A]</td>
<td>u_FIFO/fifo_inst/Full_s1/CLK</td>
</tr>
<tr>
<td>0.754</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C40[1][A]</td>
<td>u_FIFO/fifo_inst/Full_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.743, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.728, 46.121%; route: 0.649, 41.145%; tC2Q: 0.201, 12.734%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.743, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.683</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.589</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.906</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_FIFO/fifo_inst/wptr_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_FIFO/fifo_inst/Empty_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ws_o_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ws_o_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>55</td>
<td>R43C45[0][A]</td>
<td>u_mic_interface/u_mic_driver/ws_o_s2/Q</td>
</tr>
<tr>
<td>0.743</td>
<td>0.743</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C38[2][B]</td>
<td>u_FIFO/fifo_inst/wptr_12_s0/CLK</td>
</tr>
<tr>
<td>0.945</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R44C38[2][B]</td>
<td style=" font-weight:bold;">u_FIFO/fifo_inst/wptr_12_s0/Q</td>
</tr>
<tr>
<td>1.208</td>
<td>0.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C37[0][B]</td>
<td>u_FIFO/fifo_inst/rempty_val_s2/I0</td>
</tr>
<tr>
<td>1.498</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R43C37[0][B]</td>
<td style=" background: #97FFFF;">u_FIFO/fifo_inst/rempty_val_s2/F</td>
</tr>
<tr>
<td>1.775</td>
<td>0.277</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C35[3][A]</td>
<td>u_FIFO/fifo_inst/n421_s0/I0</td>
</tr>
<tr>
<td>2.085</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R44C35[3][A]</td>
<td style=" background: #97FFFF;">u_FIFO/fifo_inst/n421_s0/F</td>
</tr>
<tr>
<td>2.589</td>
<td>0.504</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C35[1][B]</td>
<td style=" font-weight:bold;">u_FIFO/fifo_inst/Empty_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>535</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C35[1][B]</td>
<td>u_FIFO/fifo_inst/Empty_s0/CLK</td>
</tr>
<tr>
<td>0.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_FIFO/fifo_inst/Empty_s0</td>
</tr>
<tr>
<td>0.906</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R44C35[1][B]</td>
<td>u_FIFO/fifo_inst/Empty_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.117</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.743, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.600, 32.503%; route: 1.044, 56.554%; tC2Q: 0.202, 10.943%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.683</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.589</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.906</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_FIFO/fifo_inst/wptr_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_FIFO/fifo_inst/rempty_val1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ws_o_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ws_o_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>55</td>
<td>R43C45[0][A]</td>
<td>u_mic_interface/u_mic_driver/ws_o_s2/Q</td>
</tr>
<tr>
<td>0.743</td>
<td>0.743</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C38[2][B]</td>
<td>u_FIFO/fifo_inst/wptr_12_s0/CLK</td>
</tr>
<tr>
<td>0.945</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R44C38[2][B]</td>
<td style=" font-weight:bold;">u_FIFO/fifo_inst/wptr_12_s0/Q</td>
</tr>
<tr>
<td>1.208</td>
<td>0.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C37[0][B]</td>
<td>u_FIFO/fifo_inst/rempty_val_s2/I0</td>
</tr>
<tr>
<td>1.498</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R43C37[0][B]</td>
<td style=" background: #97FFFF;">u_FIFO/fifo_inst/rempty_val_s2/F</td>
</tr>
<tr>
<td>1.775</td>
<td>0.277</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C35[3][A]</td>
<td>u_FIFO/fifo_inst/n421_s0/I0</td>
</tr>
<tr>
<td>2.085</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R44C35[3][A]</td>
<td style=" background: #97FFFF;">u_FIFO/fifo_inst/n421_s0/F</td>
</tr>
<tr>
<td>2.589</td>
<td>0.504</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C35[1][A]</td>
<td style=" font-weight:bold;">u_FIFO/fifo_inst/rempty_val1_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>535</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C35[1][A]</td>
<td>u_FIFO/fifo_inst/rempty_val1_s0/CLK</td>
</tr>
<tr>
<td>0.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_FIFO/fifo_inst/rempty_val1_s0</td>
</tr>
<tr>
<td>0.906</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R44C35[1][A]</td>
<td>u_FIFO/fifo_inst/rempty_val1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.117</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.743, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.600, 32.503%; route: 1.044, 56.554%; tC2Q: 0.202, 10.943%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.689</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.444</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.754</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_FIFO/fifo_inst/wptr_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_FIFO/fifo_inst/wfull_val1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ws_o_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ws_o_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ws_o_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>55</td>
<td>R43C45[0][A]</td>
<td>u_mic_interface/u_mic_driver/ws_o_s2/Q</td>
</tr>
<tr>
<td>0.743</td>
<td>0.743</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C37[2][B]</td>
<td>u_FIFO/fifo_inst/wptr_4_s0/CLK</td>
</tr>
<tr>
<td>0.944</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R43C37[2][B]</td>
<td style=" font-weight:bold;">u_FIFO/fifo_inst/wptr_4_s0/Q</td>
</tr>
<tr>
<td>1.066</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C37[2][A]</td>
<td>u_FIFO/fifo_inst/wfull_val_s1/I0</td>
</tr>
<tr>
<td>1.410</td>
<td>0.344</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R43C37[2][A]</td>
<td style=" background: #97FFFF;">u_FIFO/fifo_inst/wfull_val_s1/F</td>
</tr>
<tr>
<td>1.684</td>
<td>0.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C38[1][B]</td>
<td>u_FIFO/fifo_inst/n596_s0/I1</td>
</tr>
<tr>
<td>2.068</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R41C38[1][B]</td>
<td style=" background: #97FFFF;">u_FIFO/fifo_inst/n596_s0/F</td>
</tr>
<tr>
<td>2.444</td>
<td>0.376</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C40[1][B]</td>
<td style=" font-weight:bold;">u_FIFO/fifo_inst/wfull_val1_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ws_o_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>55</td>
<td>R43C45[0][A]</td>
<td>u_mic_interface/u_mic_driver/ws_o_s2/Q</td>
</tr>
<tr>
<td>0.743</td>
<td>0.743</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C40[1][B]</td>
<td>u_FIFO/fifo_inst/wfull_val1_s1/CLK</td>
</tr>
<tr>
<td>0.754</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C40[1][B]</td>
<td>u_FIFO/fifo_inst/wfull_val1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.743, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.728, 42.812%; route: 0.771, 45.367%; tC2Q: 0.201, 11.820%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.743, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.848</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.911</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_FIFO/fifo_inst/Full_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_mic_interface/u_data_conv/data_buff_2_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ws_o_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sck_o_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ws_o_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>55</td>
<td>R43C45[0][A]</td>
<td>u_mic_interface/u_mic_driver/ws_o_s2/Q</td>
</tr>
<tr>
<td>0.743</td>
<td>0.743</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C40[0][A]</td>
<td>u_FIFO/fifo_inst/Full_s0/CLK</td>
</tr>
<tr>
<td>0.944</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R41C40[0][A]</td>
<td style=" font-weight:bold;">u_FIFO/fifo_inst/Full_s0/Q</td>
</tr>
<tr>
<td>1.068</td>
<td>0.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C40[1][B]</td>
<td>u_FIFO/fifo_inst/Full_d_s/I0</td>
</tr>
<tr>
<td>1.452</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R41C40[1][B]</td>
<td style=" background: #97FFFF;">u_FIFO/fifo_inst/Full_d_s/F</td>
</tr>
<tr>
<td>2.016</td>
<td>0.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C41[3][B]</td>
<td>n45_s2/I0</td>
</tr>
<tr>
<td>2.407</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>R26C41[3][B]</td>
<td style=" background: #97FFFF;">n45_s2/F</td>
</tr>
<tr>
<td>2.848</td>
<td>0.441</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C42[0][B]</td>
<td style=" font-weight:bold;">u_mic_interface/u_data_conv/data_buff_2_s5/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck_o_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>R41C46[0][A]</td>
<td>u_mic_interface/u_mic_driver/sck_o_s1/Q</td>
</tr>
<tr>
<td>0.865</td>
<td>0.865</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C42[0][B]</td>
<td>u_mic_interface/u_data_conv/data_buff_2_s5/CLK</td>
</tr>
<tr>
<td>0.900</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_mic_interface/u_data_conv/data_buff_2_s5</td>
</tr>
<tr>
<td>0.911</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C42[0][B]</td>
<td>u_mic_interface/u_data_conv/data_buff_2_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.122</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.743, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.775, 36.822%; route: 1.129, 53.628%; tC2Q: 0.201, 9.550%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.865, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.848</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.911</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_FIFO/fifo_inst/Full_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_mic_interface/u_data_conv/data_buff_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ws_o_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sck_o_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ws_o_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>55</td>
<td>R43C45[0][A]</td>
<td>u_mic_interface/u_mic_driver/ws_o_s2/Q</td>
</tr>
<tr>
<td>0.743</td>
<td>0.743</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C40[0][A]</td>
<td>u_FIFO/fifo_inst/Full_s0/CLK</td>
</tr>
<tr>
<td>0.944</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R41C40[0][A]</td>
<td style=" font-weight:bold;">u_FIFO/fifo_inst/Full_s0/Q</td>
</tr>
<tr>
<td>1.068</td>
<td>0.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C40[1][B]</td>
<td>u_FIFO/fifo_inst/Full_d_s/I0</td>
</tr>
<tr>
<td>1.452</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R41C40[1][B]</td>
<td style=" background: #97FFFF;">u_FIFO/fifo_inst/Full_d_s/F</td>
</tr>
<tr>
<td>2.016</td>
<td>0.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C41[3][B]</td>
<td>n45_s2/I0</td>
</tr>
<tr>
<td>2.407</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>R26C41[3][B]</td>
<td style=" background: #97FFFF;">n45_s2/F</td>
</tr>
<tr>
<td>2.848</td>
<td>0.441</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C41[1][A]</td>
<td style=" font-weight:bold;">u_mic_interface/u_data_conv/data_buff_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck_o_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>R41C46[0][A]</td>
<td>u_mic_interface/u_mic_driver/sck_o_s1/Q</td>
</tr>
<tr>
<td>0.865</td>
<td>0.865</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C41[1][A]</td>
<td>u_mic_interface/u_data_conv/data_buff_4_s1/CLK</td>
</tr>
<tr>
<td>0.900</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_mic_interface/u_data_conv/data_buff_4_s1</td>
</tr>
<tr>
<td>0.911</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C41[1][A]</td>
<td>u_mic_interface/u_data_conv/data_buff_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.122</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.743, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.775, 36.822%; route: 1.129, 53.628%; tC2Q: 0.201, 9.550%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.865, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.848</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.911</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_FIFO/fifo_inst/Full_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_mic_interface/u_data_conv/cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ws_o_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sck_o_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ws_o_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>55</td>
<td>R43C45[0][A]</td>
<td>u_mic_interface/u_mic_driver/ws_o_s2/Q</td>
</tr>
<tr>
<td>0.743</td>
<td>0.743</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C40[0][A]</td>
<td>u_FIFO/fifo_inst/Full_s0/CLK</td>
</tr>
<tr>
<td>0.944</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R41C40[0][A]</td>
<td style=" font-weight:bold;">u_FIFO/fifo_inst/Full_s0/Q</td>
</tr>
<tr>
<td>1.068</td>
<td>0.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C40[1][B]</td>
<td>u_FIFO/fifo_inst/Full_d_s/I0</td>
</tr>
<tr>
<td>1.452</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R41C40[1][B]</td>
<td style=" background: #97FFFF;">u_FIFO/fifo_inst/Full_d_s/F</td>
</tr>
<tr>
<td>2.016</td>
<td>0.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C41[3][B]</td>
<td>n45_s2/I0</td>
</tr>
<tr>
<td>2.407</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>R26C41[3][B]</td>
<td style=" background: #97FFFF;">n45_s2/F</td>
</tr>
<tr>
<td>2.848</td>
<td>0.441</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C42[0][A]</td>
<td style=" font-weight:bold;">u_mic_interface/u_data_conv/cnt_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck_o_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>R41C46[0][A]</td>
<td>u_mic_interface/u_mic_driver/sck_o_s1/Q</td>
</tr>
<tr>
<td>0.865</td>
<td>0.865</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C42[0][A]</td>
<td>u_mic_interface/u_data_conv/cnt_0_s0/CLK</td>
</tr>
<tr>
<td>0.900</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_mic_interface/u_data_conv/cnt_0_s0</td>
</tr>
<tr>
<td>0.911</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C42[0][A]</td>
<td>u_mic_interface/u_data_conv/cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.122</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.743, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.775, 36.822%; route: 1.129, 53.628%; tC2Q: 0.201, 9.550%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.865, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.054</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.809</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.754</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_FIFO/fifo_inst/Full_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_mic_capture/capture_en_o_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ws_o_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ws_o_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ws_o_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>55</td>
<td>R43C45[0][A]</td>
<td>u_mic_interface/u_mic_driver/ws_o_s2/Q</td>
</tr>
<tr>
<td>0.743</td>
<td>0.743</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C40[0][A]</td>
<td>u_FIFO/fifo_inst/Full_s0/CLK</td>
</tr>
<tr>
<td>0.944</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R41C40[0][A]</td>
<td style=" font-weight:bold;">u_FIFO/fifo_inst/Full_s0/Q</td>
</tr>
<tr>
<td>1.068</td>
<td>0.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C40[1][B]</td>
<td>u_FIFO/fifo_inst/Full_d_s/I0</td>
</tr>
<tr>
<td>1.452</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R41C40[1][B]</td>
<td style=" background: #97FFFF;">u_FIFO/fifo_inst/Full_d_s/F</td>
</tr>
<tr>
<td>2.016</td>
<td>0.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C41[3][B]</td>
<td>n45_s2/I0</td>
</tr>
<tr>
<td>2.407</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>R26C41[3][B]</td>
<td style=" background: #97FFFF;">n45_s2/F</td>
</tr>
<tr>
<td>2.809</td>
<td>0.402</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C41[0][A]</td>
<td style=" font-weight:bold;">u_mic_capture/capture_en_o_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ws_o_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>55</td>
<td>R43C45[0][A]</td>
<td>u_mic_interface/u_mic_driver/ws_o_s2/Q</td>
</tr>
<tr>
<td>0.743</td>
<td>0.743</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C41[0][A]</td>
<td>u_mic_capture/capture_en_o_s0/CLK</td>
</tr>
<tr>
<td>0.754</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C41[0][A]</td>
<td>u_mic_capture/capture_en_o_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.743, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.775, 37.522%; route: 1.089, 52.746%; tC2Q: 0.201, 9.732%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.743, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.072</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.983</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.911</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_FIFO/fifo_inst/Full_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_mic_interface/u_data_conv/data_buff_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ws_o_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sck_o_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ws_o_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>55</td>
<td>R43C45[0][A]</td>
<td>u_mic_interface/u_mic_driver/ws_o_s2/Q</td>
</tr>
<tr>
<td>0.743</td>
<td>0.743</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C40[0][A]</td>
<td>u_FIFO/fifo_inst/Full_s0/CLK</td>
</tr>
<tr>
<td>0.944</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R41C40[0][A]</td>
<td style=" font-weight:bold;">u_FIFO/fifo_inst/Full_s0/Q</td>
</tr>
<tr>
<td>1.068</td>
<td>0.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C40[1][B]</td>
<td>u_FIFO/fifo_inst/Full_d_s/I0</td>
</tr>
<tr>
<td>1.452</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R41C40[1][B]</td>
<td style=" background: #97FFFF;">u_FIFO/fifo_inst/Full_d_s/F</td>
</tr>
<tr>
<td>2.016</td>
<td>0.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C41[3][B]</td>
<td>n45_s2/I0</td>
</tr>
<tr>
<td>2.407</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>R26C41[3][B]</td>
<td style=" background: #97FFFF;">n45_s2/F</td>
</tr>
<tr>
<td>2.983</td>
<td>0.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C42[1][A]</td>
<td style=" font-weight:bold;">u_mic_interface/u_data_conv/data_buff_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck_o_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>R41C46[0][A]</td>
<td>u_mic_interface/u_mic_driver/sck_o_s1/Q</td>
</tr>
<tr>
<td>0.865</td>
<td>0.865</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C42[1][A]</td>
<td>u_mic_interface/u_data_conv/data_buff_1_s1/CLK</td>
</tr>
<tr>
<td>0.900</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_mic_interface/u_data_conv/data_buff_1_s1</td>
</tr>
<tr>
<td>0.911</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C42[1][A]</td>
<td>u_mic_interface/u_data_conv/data_buff_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.122</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.743, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.775, 34.604%; route: 1.264, 56.421%; tC2Q: 0.201, 8.975%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.865, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.072</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.983</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.911</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_FIFO/fifo_inst/Full_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_mic_interface/u_data_conv/data_buff_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ws_o_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sck_o_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ws_o_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>55</td>
<td>R43C45[0][A]</td>
<td>u_mic_interface/u_mic_driver/ws_o_s2/Q</td>
</tr>
<tr>
<td>0.743</td>
<td>0.743</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C40[0][A]</td>
<td>u_FIFO/fifo_inst/Full_s0/CLK</td>
</tr>
<tr>
<td>0.944</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R41C40[0][A]</td>
<td style=" font-weight:bold;">u_FIFO/fifo_inst/Full_s0/Q</td>
</tr>
<tr>
<td>1.068</td>
<td>0.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C40[1][B]</td>
<td>u_FIFO/fifo_inst/Full_d_s/I0</td>
</tr>
<tr>
<td>1.452</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R41C40[1][B]</td>
<td style=" background: #97FFFF;">u_FIFO/fifo_inst/Full_d_s/F</td>
</tr>
<tr>
<td>2.016</td>
<td>0.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C41[3][B]</td>
<td>n45_s2/I0</td>
</tr>
<tr>
<td>2.407</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>R26C41[3][B]</td>
<td style=" background: #97FFFF;">n45_s2/F</td>
</tr>
<tr>
<td>2.983</td>
<td>0.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C42[2][A]</td>
<td style=" font-weight:bold;">u_mic_interface/u_data_conv/data_buff_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck_o_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>R41C46[0][A]</td>
<td>u_mic_interface/u_mic_driver/sck_o_s1/Q</td>
</tr>
<tr>
<td>0.865</td>
<td>0.865</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C42[2][A]</td>
<td>u_mic_interface/u_data_conv/data_buff_5_s1/CLK</td>
</tr>
<tr>
<td>0.900</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_mic_interface/u_data_conv/data_buff_5_s1</td>
</tr>
<tr>
<td>0.911</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C42[2][A]</td>
<td>u_mic_interface/u_data_conv/data_buff_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.122</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.743, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.775, 34.604%; route: 1.264, 56.421%; tC2Q: 0.201, 8.975%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.865, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.072</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.983</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.911</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_FIFO/fifo_inst/Full_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_mic_interface/u_data_conv/cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ws_o_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sck_o_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ws_o_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>55</td>
<td>R43C45[0][A]</td>
<td>u_mic_interface/u_mic_driver/ws_o_s2/Q</td>
</tr>
<tr>
<td>0.743</td>
<td>0.743</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C40[0][A]</td>
<td>u_FIFO/fifo_inst/Full_s0/CLK</td>
</tr>
<tr>
<td>0.944</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R41C40[0][A]</td>
<td style=" font-weight:bold;">u_FIFO/fifo_inst/Full_s0/Q</td>
</tr>
<tr>
<td>1.068</td>
<td>0.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C40[1][B]</td>
<td>u_FIFO/fifo_inst/Full_d_s/I0</td>
</tr>
<tr>
<td>1.452</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R41C40[1][B]</td>
<td style=" background: #97FFFF;">u_FIFO/fifo_inst/Full_d_s/F</td>
</tr>
<tr>
<td>2.016</td>
<td>0.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C41[3][B]</td>
<td>n45_s2/I0</td>
</tr>
<tr>
<td>2.407</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>R26C41[3][B]</td>
<td style=" background: #97FFFF;">n45_s2/F</td>
</tr>
<tr>
<td>2.983</td>
<td>0.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C44[0][A]</td>
<td style=" font-weight:bold;">u_mic_interface/u_data_conv/cnt_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck_o_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>R41C46[0][A]</td>
<td>u_mic_interface/u_mic_driver/sck_o_s1/Q</td>
</tr>
<tr>
<td>0.865</td>
<td>0.865</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C44[0][A]</td>
<td>u_mic_interface/u_data_conv/cnt_1_s0/CLK</td>
</tr>
<tr>
<td>0.900</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_mic_interface/u_data_conv/cnt_1_s0</td>
</tr>
<tr>
<td>0.911</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C44[0][A]</td>
<td>u_mic_interface/u_data_conv/cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.122</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.743, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.775, 34.604%; route: 1.264, 56.421%; tC2Q: 0.201, 8.975%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.865, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.072</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.983</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.911</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_FIFO/fifo_inst/Full_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_mic_interface/u_data_conv/cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ws_o_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sck_o_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ws_o_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>55</td>
<td>R43C45[0][A]</td>
<td>u_mic_interface/u_mic_driver/ws_o_s2/Q</td>
</tr>
<tr>
<td>0.743</td>
<td>0.743</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C40[0][A]</td>
<td>u_FIFO/fifo_inst/Full_s0/CLK</td>
</tr>
<tr>
<td>0.944</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R41C40[0][A]</td>
<td style=" font-weight:bold;">u_FIFO/fifo_inst/Full_s0/Q</td>
</tr>
<tr>
<td>1.068</td>
<td>0.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C40[1][B]</td>
<td>u_FIFO/fifo_inst/Full_d_s/I0</td>
</tr>
<tr>
<td>1.452</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R41C40[1][B]</td>
<td style=" background: #97FFFF;">u_FIFO/fifo_inst/Full_d_s/F</td>
</tr>
<tr>
<td>2.016</td>
<td>0.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C41[3][B]</td>
<td>n45_s2/I0</td>
</tr>
<tr>
<td>2.407</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>R26C41[3][B]</td>
<td style=" background: #97FFFF;">n45_s2/F</td>
</tr>
<tr>
<td>2.983</td>
<td>0.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C44[2][A]</td>
<td style=" font-weight:bold;">u_mic_interface/u_data_conv/cnt_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck_o_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>R41C46[0][A]</td>
<td>u_mic_interface/u_mic_driver/sck_o_s1/Q</td>
</tr>
<tr>
<td>0.865</td>
<td>0.865</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C44[2][A]</td>
<td>u_mic_interface/u_data_conv/cnt_2_s0/CLK</td>
</tr>
<tr>
<td>0.900</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_mic_interface/u_data_conv/cnt_2_s0</td>
</tr>
<tr>
<td>0.911</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C44[2][A]</td>
<td>u_mic_interface/u_data_conv/cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.122</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.743, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.775, 34.604%; route: 1.264, 56.421%; tC2Q: 0.201, 8.975%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.865, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.072</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.983</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.911</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_FIFO/fifo_inst/Full_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_mic_interface/u_data_conv/cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ws_o_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sck_o_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ws_o_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>55</td>
<td>R43C45[0][A]</td>
<td>u_mic_interface/u_mic_driver/ws_o_s2/Q</td>
</tr>
<tr>
<td>0.743</td>
<td>0.743</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C40[0][A]</td>
<td>u_FIFO/fifo_inst/Full_s0/CLK</td>
</tr>
<tr>
<td>0.944</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R41C40[0][A]</td>
<td style=" font-weight:bold;">u_FIFO/fifo_inst/Full_s0/Q</td>
</tr>
<tr>
<td>1.068</td>
<td>0.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C40[1][B]</td>
<td>u_FIFO/fifo_inst/Full_d_s/I0</td>
</tr>
<tr>
<td>1.452</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R41C40[1][B]</td>
<td style=" background: #97FFFF;">u_FIFO/fifo_inst/Full_d_s/F</td>
</tr>
<tr>
<td>2.016</td>
<td>0.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C41[3][B]</td>
<td>n45_s2/I0</td>
</tr>
<tr>
<td>2.407</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>R26C41[3][B]</td>
<td style=" background: #97FFFF;">n45_s2/F</td>
</tr>
<tr>
<td>2.983</td>
<td>0.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C44[0][B]</td>
<td style=" font-weight:bold;">u_mic_interface/u_data_conv/cnt_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck_o_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>R41C46[0][A]</td>
<td>u_mic_interface/u_mic_driver/sck_o_s1/Q</td>
</tr>
<tr>
<td>0.865</td>
<td>0.865</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C44[0][B]</td>
<td>u_mic_interface/u_data_conv/cnt_3_s0/CLK</td>
</tr>
<tr>
<td>0.900</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_mic_interface/u_data_conv/cnt_3_s0</td>
</tr>
<tr>
<td>0.911</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C44[0][B]</td>
<td>u_mic_interface/u_data_conv/cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.122</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.743, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.775, 34.604%; route: 1.264, 56.421%; tC2Q: 0.201, 8.975%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.865, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.985</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.911</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_FIFO/fifo_inst/Full_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_mic_interface/u_mic_driver/ws_cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ws_o_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sck_o_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ws_o_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>55</td>
<td>R43C45[0][A]</td>
<td>u_mic_interface/u_mic_driver/ws_o_s2/Q</td>
</tr>
<tr>
<td>0.743</td>
<td>0.743</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C40[0][A]</td>
<td>u_FIFO/fifo_inst/Full_s0/CLK</td>
</tr>
<tr>
<td>0.944</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R41C40[0][A]</td>
<td style=" font-weight:bold;">u_FIFO/fifo_inst/Full_s0/Q</td>
</tr>
<tr>
<td>1.068</td>
<td>0.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C40[1][B]</td>
<td>u_FIFO/fifo_inst/Full_d_s/I0</td>
</tr>
<tr>
<td>1.452</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R41C40[1][B]</td>
<td style=" background: #97FFFF;">u_FIFO/fifo_inst/Full_d_s/F</td>
</tr>
<tr>
<td>2.016</td>
<td>0.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C41[3][B]</td>
<td>n45_s2/I0</td>
</tr>
<tr>
<td>2.407</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>R26C41[3][B]</td>
<td style=" background: #97FFFF;">n45_s2/F</td>
</tr>
<tr>
<td>2.985</td>
<td>0.578</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C46[0][B]</td>
<td style=" font-weight:bold;">u_mic_interface/u_mic_driver/ws_cnt_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck_o_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>R41C46[0][A]</td>
<td>u_mic_interface/u_mic_driver/sck_o_s1/Q</td>
</tr>
<tr>
<td>0.865</td>
<td>0.865</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C46[0][B]</td>
<td>u_mic_interface/u_mic_driver/ws_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>0.900</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_mic_interface/u_mic_driver/ws_cnt_1_s0</td>
</tr>
<tr>
<td>0.911</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C46[0][B]</td>
<td>u_mic_interface/u_mic_driver/ws_cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.122</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.743, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.775, 34.568%; route: 1.266, 56.466%; tC2Q: 0.201, 8.965%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.865, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.985</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.911</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_FIFO/fifo_inst/Full_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_mic_interface/u_mic_driver/ws_cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ws_o_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sck_o_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ws_o_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>55</td>
<td>R43C45[0][A]</td>
<td>u_mic_interface/u_mic_driver/ws_o_s2/Q</td>
</tr>
<tr>
<td>0.743</td>
<td>0.743</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C40[0][A]</td>
<td>u_FIFO/fifo_inst/Full_s0/CLK</td>
</tr>
<tr>
<td>0.944</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R41C40[0][A]</td>
<td style=" font-weight:bold;">u_FIFO/fifo_inst/Full_s0/Q</td>
</tr>
<tr>
<td>1.068</td>
<td>0.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C40[1][B]</td>
<td>u_FIFO/fifo_inst/Full_d_s/I0</td>
</tr>
<tr>
<td>1.452</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R41C40[1][B]</td>
<td style=" background: #97FFFF;">u_FIFO/fifo_inst/Full_d_s/F</td>
</tr>
<tr>
<td>2.016</td>
<td>0.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C41[3][B]</td>
<td>n45_s2/I0</td>
</tr>
<tr>
<td>2.407</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>R26C41[3][B]</td>
<td style=" background: #97FFFF;">n45_s2/F</td>
</tr>
<tr>
<td>2.985</td>
<td>0.578</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C46[0][A]</td>
<td style=" font-weight:bold;">u_mic_interface/u_mic_driver/ws_cnt_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck_o_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>R41C46[0][A]</td>
<td>u_mic_interface/u_mic_driver/sck_o_s1/Q</td>
</tr>
<tr>
<td>0.865</td>
<td>0.865</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C46[0][A]</td>
<td>u_mic_interface/u_mic_driver/ws_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>0.900</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_mic_interface/u_mic_driver/ws_cnt_2_s0</td>
</tr>
<tr>
<td>0.911</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C46[0][A]</td>
<td>u_mic_interface/u_mic_driver/ws_cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.122</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.743, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.775, 34.568%; route: 1.266, 56.466%; tC2Q: 0.201, 8.965%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.865, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.077</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.988</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.911</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_FIFO/fifo_inst/Full_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_mic_interface/u_data_conv/data_buff_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ws_o_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sck_o_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ws_o_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>55</td>
<td>R43C45[0][A]</td>
<td>u_mic_interface/u_mic_driver/ws_o_s2/Q</td>
</tr>
<tr>
<td>0.743</td>
<td>0.743</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C40[0][A]</td>
<td>u_FIFO/fifo_inst/Full_s0/CLK</td>
</tr>
<tr>
<td>0.944</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R41C40[0][A]</td>
<td style=" font-weight:bold;">u_FIFO/fifo_inst/Full_s0/Q</td>
</tr>
<tr>
<td>1.068</td>
<td>0.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C40[1][B]</td>
<td>u_FIFO/fifo_inst/Full_d_s/I0</td>
</tr>
<tr>
<td>1.452</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R41C40[1][B]</td>
<td style=" background: #97FFFF;">u_FIFO/fifo_inst/Full_d_s/F</td>
</tr>
<tr>
<td>2.016</td>
<td>0.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C41[3][B]</td>
<td>n45_s2/I0</td>
</tr>
<tr>
<td>2.407</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>R26C41[3][B]</td>
<td style=" background: #97FFFF;">n45_s2/F</td>
</tr>
<tr>
<td>2.988</td>
<td>0.581</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C43[2][A]</td>
<td style=" font-weight:bold;">u_mic_interface/u_data_conv/data_buff_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck_o_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>R41C46[0][A]</td>
<td>u_mic_interface/u_mic_driver/sck_o_s1/Q</td>
</tr>
<tr>
<td>0.865</td>
<td>0.865</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C43[2][A]</td>
<td>u_mic_interface/u_data_conv/data_buff_6_s1/CLK</td>
</tr>
<tr>
<td>0.900</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_mic_interface/u_data_conv/data_buff_6_s1</td>
</tr>
<tr>
<td>0.911</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C43[2][A]</td>
<td>u_mic_interface/u_data_conv/data_buff_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.122</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.743, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.775, 34.523%; route: 1.269, 56.523%; tC2Q: 0.201, 8.954%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.865, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.077</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.988</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.911</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_FIFO/fifo_inst/Full_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_mic_interface/u_data_conv/data_buff_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ws_o_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sck_o_2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ws_o_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>55</td>
<td>R43C45[0][A]</td>
<td>u_mic_interface/u_mic_driver/ws_o_s2/Q</td>
</tr>
<tr>
<td>0.743</td>
<td>0.743</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C40[0][A]</td>
<td>u_FIFO/fifo_inst/Full_s0/CLK</td>
</tr>
<tr>
<td>0.944</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R41C40[0][A]</td>
<td style=" font-weight:bold;">u_FIFO/fifo_inst/Full_s0/Q</td>
</tr>
<tr>
<td>1.068</td>
<td>0.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C40[1][B]</td>
<td>u_FIFO/fifo_inst/Full_d_s/I0</td>
</tr>
<tr>
<td>1.452</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R41C40[1][B]</td>
<td style=" background: #97FFFF;">u_FIFO/fifo_inst/Full_d_s/F</td>
</tr>
<tr>
<td>2.016</td>
<td>0.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C41[3][B]</td>
<td>n45_s2/I0</td>
</tr>
<tr>
<td>2.407</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>R26C41[3][B]</td>
<td style=" background: #97FFFF;">n45_s2/F</td>
</tr>
<tr>
<td>2.988</td>
<td>0.581</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C43[0][A]</td>
<td style=" font-weight:bold;">u_mic_interface/u_data_conv/data_buff_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sck_o_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>44</td>
<td>R41C46[0][A]</td>
<td>u_mic_interface/u_mic_driver/sck_o_s1/Q</td>
</tr>
<tr>
<td>0.865</td>
<td>0.865</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C43[0][A]</td>
<td>u_mic_interface/u_data_conv/data_buff_7_s1/CLK</td>
</tr>
<tr>
<td>0.900</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_mic_interface/u_data_conv/data_buff_7_s1</td>
</tr>
<tr>
<td>0.911</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C43[0][A]</td>
<td>u_mic_interface/u_data_conv/data_buff_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.122</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.743, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.775, 34.523%; route: 1.269, 56.523%; tC2Q: 0.201, 8.954%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.865, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.077</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.983</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.906</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_FIFO/fifo_inst/Full_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_mic_interface/u_data_conv/cnt_flag_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ws_o_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ws_o_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>55</td>
<td>R43C45[0][A]</td>
<td>u_mic_interface/u_mic_driver/ws_o_s2/Q</td>
</tr>
<tr>
<td>0.743</td>
<td>0.743</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C40[0][A]</td>
<td>u_FIFO/fifo_inst/Full_s0/CLK</td>
</tr>
<tr>
<td>0.944</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R41C40[0][A]</td>
<td style=" font-weight:bold;">u_FIFO/fifo_inst/Full_s0/Q</td>
</tr>
<tr>
<td>1.068</td>
<td>0.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C40[1][B]</td>
<td>u_FIFO/fifo_inst/Full_d_s/I0</td>
</tr>
<tr>
<td>1.452</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R41C40[1][B]</td>
<td style=" background: #97FFFF;">u_FIFO/fifo_inst/Full_d_s/F</td>
</tr>
<tr>
<td>2.016</td>
<td>0.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C41[3][B]</td>
<td>n45_s2/I0</td>
</tr>
<tr>
<td>2.407</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>R26C41[3][B]</td>
<td style=" background: #97FFFF;">n45_s2/F</td>
</tr>
<tr>
<td>2.983</td>
<td>0.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C42[0][A]</td>
<td style=" font-weight:bold;">u_mic_interface/u_data_conv/cnt_flag_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>535</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C42[0][A]</td>
<td>u_mic_interface/u_data_conv/cnt_flag_s1/CLK</td>
</tr>
<tr>
<td>0.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_mic_interface/u_data_conv/cnt_flag_s1</td>
</tr>
<tr>
<td>0.906</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R43C42[0][A]</td>
<td>u_mic_interface/u_data_conv/cnt_flag_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.117</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.743, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.775, 34.604%; route: 1.264, 56.421%; tC2Q: 0.201, 8.975%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.077</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.983</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.906</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_FIFO/fifo_inst/Full_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_mic_interface/u_data_conv/ws_t1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ws_o_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ws_o_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>55</td>
<td>R43C45[0][A]</td>
<td>u_mic_interface/u_mic_driver/ws_o_s2/Q</td>
</tr>
<tr>
<td>0.743</td>
<td>0.743</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C40[0][A]</td>
<td>u_FIFO/fifo_inst/Full_s0/CLK</td>
</tr>
<tr>
<td>0.944</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R41C40[0][A]</td>
<td style=" font-weight:bold;">u_FIFO/fifo_inst/Full_s0/Q</td>
</tr>
<tr>
<td>1.068</td>
<td>0.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C40[1][B]</td>
<td>u_FIFO/fifo_inst/Full_d_s/I0</td>
</tr>
<tr>
<td>1.452</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R41C40[1][B]</td>
<td style=" background: #97FFFF;">u_FIFO/fifo_inst/Full_d_s/F</td>
</tr>
<tr>
<td>2.016</td>
<td>0.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C41[3][B]</td>
<td>n45_s2/I0</td>
</tr>
<tr>
<td>2.407</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>R26C41[3][B]</td>
<td style=" background: #97FFFF;">n45_s2/F</td>
</tr>
<tr>
<td>2.983</td>
<td>0.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C42[1][A]</td>
<td style=" font-weight:bold;">u_mic_interface/u_data_conv/ws_t1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>535</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C42[1][A]</td>
<td>u_mic_interface/u_data_conv/ws_t1_s0/CLK</td>
</tr>
<tr>
<td>0.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_mic_interface/u_data_conv/ws_t1_s0</td>
</tr>
<tr>
<td>0.906</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R43C42[1][A]</td>
<td>u_mic_interface/u_data_conv/ws_t1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.117</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.743, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.775, 34.604%; route: 1.264, 56.421%; tC2Q: 0.201, 8.975%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.077</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.983</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.906</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_FIFO/fifo_inst/Full_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_mic_interface/u_data_conv/ws_t0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ws_o_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ws_o_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>55</td>
<td>R43C45[0][A]</td>
<td>u_mic_interface/u_mic_driver/ws_o_s2/Q</td>
</tr>
<tr>
<td>0.743</td>
<td>0.743</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C40[0][A]</td>
<td>u_FIFO/fifo_inst/Full_s0/CLK</td>
</tr>
<tr>
<td>0.944</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R41C40[0][A]</td>
<td style=" font-weight:bold;">u_FIFO/fifo_inst/Full_s0/Q</td>
</tr>
<tr>
<td>1.068</td>
<td>0.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C40[1][B]</td>
<td>u_FIFO/fifo_inst/Full_d_s/I0</td>
</tr>
<tr>
<td>1.452</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R41C40[1][B]</td>
<td style=" background: #97FFFF;">u_FIFO/fifo_inst/Full_d_s/F</td>
</tr>
<tr>
<td>2.016</td>
<td>0.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C41[3][B]</td>
<td>n45_s2/I0</td>
</tr>
<tr>
<td>2.407</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>R26C41[3][B]</td>
<td style=" background: #97FFFF;">n45_s2/F</td>
</tr>
<tr>
<td>2.983</td>
<td>0.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C42[1][B]</td>
<td style=" font-weight:bold;">u_mic_interface/u_data_conv/ws_t0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>535</td>
<td>IOT27[A]</td>
<td>clk_i_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C42[1][B]</td>
<td>u_mic_interface/u_data_conv/ws_t0_s0/CLK</td>
</tr>
<tr>
<td>0.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_mic_interface/u_data_conv/ws_t0_s0</td>
</tr>
<tr>
<td>0.906</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R43C42[1][B]</td>
<td>u_mic_interface/u_data_conv/ws_t0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.117</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.743, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.775, 34.604%; route: 1.264, 56.421%; tC2Q: 0.201, 8.975%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.085</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.839</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.754</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_FIFO/fifo_inst/Full_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_mic_capture/vaild_cnt_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ws_o_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ws_o_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ws_o_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>55</td>
<td>R43C45[0][A]</td>
<td>u_mic_interface/u_mic_driver/ws_o_s2/Q</td>
</tr>
<tr>
<td>0.743</td>
<td>0.743</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C40[0][A]</td>
<td>u_FIFO/fifo_inst/Full_s0/CLK</td>
</tr>
<tr>
<td>0.944</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R41C40[0][A]</td>
<td style=" font-weight:bold;">u_FIFO/fifo_inst/Full_s0/Q</td>
</tr>
<tr>
<td>1.068</td>
<td>0.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C40[1][B]</td>
<td>u_FIFO/fifo_inst/Full_d_s/I0</td>
</tr>
<tr>
<td>1.452</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R41C40[1][B]</td>
<td style=" background: #97FFFF;">u_FIFO/fifo_inst/Full_d_s/F</td>
</tr>
<tr>
<td>2.016</td>
<td>0.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C41[3][B]</td>
<td>n45_s2/I0</td>
</tr>
<tr>
<td>2.407</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>R26C41[3][B]</td>
<td style=" background: #97FFFF;">n45_s2/F</td>
</tr>
<tr>
<td>2.839</td>
<td>0.432</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C42[1][A]</td>
<td style=" font-weight:bold;">u_mic_capture/vaild_cnt_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ws_o_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>55</td>
<td>R43C45[0][A]</td>
<td>u_mic_interface/u_mic_driver/ws_o_s2/Q</td>
</tr>
<tr>
<td>0.743</td>
<td>0.743</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C42[1][A]</td>
<td>u_mic_capture/vaild_cnt_7_s1/CLK</td>
</tr>
<tr>
<td>0.754</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C42[1][A]</td>
<td>u_mic_capture/vaild_cnt_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.743, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.775, 36.981%; route: 1.120, 53.428%; tC2Q: 0.201, 9.591%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.743, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.085</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.839</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.754</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_FIFO/fifo_inst/Full_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_mic_capture/vaild_cnt_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ws_o_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ws_o_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ws_o_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>55</td>
<td>R43C45[0][A]</td>
<td>u_mic_interface/u_mic_driver/ws_o_s2/Q</td>
</tr>
<tr>
<td>0.743</td>
<td>0.743</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C40[0][A]</td>
<td>u_FIFO/fifo_inst/Full_s0/CLK</td>
</tr>
<tr>
<td>0.944</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R41C40[0][A]</td>
<td style=" font-weight:bold;">u_FIFO/fifo_inst/Full_s0/Q</td>
</tr>
<tr>
<td>1.068</td>
<td>0.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C40[1][B]</td>
<td>u_FIFO/fifo_inst/Full_d_s/I0</td>
</tr>
<tr>
<td>1.452</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R41C40[1][B]</td>
<td style=" background: #97FFFF;">u_FIFO/fifo_inst/Full_d_s/F</td>
</tr>
<tr>
<td>2.016</td>
<td>0.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C41[3][B]</td>
<td>n45_s2/I0</td>
</tr>
<tr>
<td>2.407</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>R26C41[3][B]</td>
<td style=" background: #97FFFF;">n45_s2/F</td>
</tr>
<tr>
<td>2.839</td>
<td>0.432</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C42[0][B]</td>
<td style=" font-weight:bold;">u_mic_capture/vaild_cnt_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ws_o_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>55</td>
<td>R43C45[0][A]</td>
<td>u_mic_interface/u_mic_driver/ws_o_s2/Q</td>
</tr>
<tr>
<td>0.743</td>
<td>0.743</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C42[0][B]</td>
<td>u_mic_capture/vaild_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>0.754</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C42[0][B]</td>
<td>u_mic_capture/vaild_cnt_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.743, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.775, 36.981%; route: 1.120, 53.428%; tC2Q: 0.201, 9.591%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.743, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.085</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.839</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.754</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_FIFO/fifo_inst/Full_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_mic_capture/vaild_cnt_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ws_o_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ws_o_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ws_o_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>55</td>
<td>R43C45[0][A]</td>
<td>u_mic_interface/u_mic_driver/ws_o_s2/Q</td>
</tr>
<tr>
<td>0.743</td>
<td>0.743</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C40[0][A]</td>
<td>u_FIFO/fifo_inst/Full_s0/CLK</td>
</tr>
<tr>
<td>0.944</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R41C40[0][A]</td>
<td style=" font-weight:bold;">u_FIFO/fifo_inst/Full_s0/Q</td>
</tr>
<tr>
<td>1.068</td>
<td>0.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C40[1][B]</td>
<td>u_FIFO/fifo_inst/Full_d_s/I0</td>
</tr>
<tr>
<td>1.452</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R41C40[1][B]</td>
<td style=" background: #97FFFF;">u_FIFO/fifo_inst/Full_d_s/F</td>
</tr>
<tr>
<td>2.016</td>
<td>0.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C41[3][B]</td>
<td>n45_s2/I0</td>
</tr>
<tr>
<td>2.407</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>R26C41[3][B]</td>
<td style=" background: #97FFFF;">n45_s2/F</td>
</tr>
<tr>
<td>2.839</td>
<td>0.432</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C42[0][A]</td>
<td style=" font-weight:bold;">u_mic_capture/vaild_cnt_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ws_o_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>55</td>
<td>R43C45[0][A]</td>
<td>u_mic_interface/u_mic_driver/ws_o_s2/Q</td>
</tr>
<tr>
<td>0.743</td>
<td>0.743</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C42[0][A]</td>
<td>u_mic_capture/vaild_cnt_5_s1/CLK</td>
</tr>
<tr>
<td>0.754</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C42[0][A]</td>
<td>u_mic_capture/vaild_cnt_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.743, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.775, 36.981%; route: 1.120, 53.428%; tC2Q: 0.201, 9.591%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.743, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.088</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.842</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.754</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_FIFO/fifo_inst/Full_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_mic_capture/vaild_cnt_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ws_o_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ws_o_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ws_o_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>55</td>
<td>R43C45[0][A]</td>
<td>u_mic_interface/u_mic_driver/ws_o_s2/Q</td>
</tr>
<tr>
<td>0.743</td>
<td>0.743</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C40[0][A]</td>
<td>u_FIFO/fifo_inst/Full_s0/CLK</td>
</tr>
<tr>
<td>0.944</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R41C40[0][A]</td>
<td style=" font-weight:bold;">u_FIFO/fifo_inst/Full_s0/Q</td>
</tr>
<tr>
<td>1.068</td>
<td>0.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C40[1][B]</td>
<td>u_FIFO/fifo_inst/Full_d_s/I0</td>
</tr>
<tr>
<td>1.452</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R41C40[1][B]</td>
<td style=" background: #97FFFF;">u_FIFO/fifo_inst/Full_d_s/F</td>
</tr>
<tr>
<td>2.016</td>
<td>0.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C41[3][B]</td>
<td>n45_s2/I0</td>
</tr>
<tr>
<td>2.407</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>R26C41[3][B]</td>
<td style=" background: #97FFFF;">n45_s2/F</td>
</tr>
<tr>
<td>2.842</td>
<td>0.435</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C43[2][A]</td>
<td style=" font-weight:bold;">u_mic_capture/vaild_cnt_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ws_o_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>55</td>
<td>R43C45[0][A]</td>
<td>u_mic_interface/u_mic_driver/ws_o_s2/Q</td>
</tr>
<tr>
<td>0.743</td>
<td>0.743</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C43[2][A]</td>
<td>u_mic_capture/vaild_cnt_0_s1/CLK</td>
</tr>
<tr>
<td>0.754</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C43[2][A]</td>
<td>u_mic_capture/vaild_cnt_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.743, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.775, 36.928%; route: 1.123, 53.495%; tC2Q: 0.201, 9.577%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.743, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.408</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.408</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sck_o_2</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_mic_interface/u_mic_driver/ws_cnt_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sck_o_2</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_mic_interface/u_mic_driver/sck_o_s1/Q</td>
</tr>
<tr>
<td>6.457</td>
<td>1.457</td>
<td>tNET</td>
<td>FF</td>
<td>u_mic_interface/u_mic_driver/ws_cnt_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sck_o_2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_mic_interface/u_mic_driver/sck_o_s1/Q</td>
</tr>
<tr>
<td>10.865</td>
<td>0.865</td>
<td>tNET</td>
<td>RR</td>
<td>u_mic_interface/u_mic_driver/ws_cnt_5_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.408</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.408</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sck_o_2</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_mic_interface/u_mic_driver/ws_cnt_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sck_o_2</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_mic_interface/u_mic_driver/sck_o_s1/Q</td>
</tr>
<tr>
<td>6.457</td>
<td>1.457</td>
<td>tNET</td>
<td>FF</td>
<td>u_mic_interface/u_mic_driver/ws_cnt_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sck_o_2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_mic_interface/u_mic_driver/sck_o_s1/Q</td>
</tr>
<tr>
<td>10.865</td>
<td>0.865</td>
<td>tNET</td>
<td>RR</td>
<td>u_mic_interface/u_mic_driver/ws_cnt_4_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.408</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.408</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sck_o_2</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_mic_interface/u_mic_driver/ws_cnt_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sck_o_2</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_mic_interface/u_mic_driver/sck_o_s1/Q</td>
</tr>
<tr>
<td>6.457</td>
<td>1.457</td>
<td>tNET</td>
<td>FF</td>
<td>u_mic_interface/u_mic_driver/ws_cnt_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sck_o_2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_mic_interface/u_mic_driver/sck_o_s1/Q</td>
</tr>
<tr>
<td>10.865</td>
<td>0.865</td>
<td>tNET</td>
<td>RR</td>
<td>u_mic_interface/u_mic_driver/ws_cnt_3_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.408</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.408</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sck_o_2</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_mic_interface/u_data_conv/data_buff_2_s5</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sck_o_2</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_mic_interface/u_mic_driver/sck_o_s1/Q</td>
</tr>
<tr>
<td>6.457</td>
<td>1.457</td>
<td>tNET</td>
<td>FF</td>
<td>u_mic_interface/u_data_conv/data_buff_2_s5/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sck_o_2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_mic_interface/u_mic_driver/sck_o_s1/Q</td>
</tr>
<tr>
<td>10.865</td>
<td>0.865</td>
<td>tNET</td>
<td>RR</td>
<td>u_mic_interface/u_data_conv/data_buff_2_s5/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.408</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.408</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sck_o_2</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_mic_interface/u_data_conv/data_buff_0_s4</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sck_o_2</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_mic_interface/u_mic_driver/sck_o_s1/Q</td>
</tr>
<tr>
<td>6.457</td>
<td>1.457</td>
<td>tNET</td>
<td>FF</td>
<td>u_mic_interface/u_data_conv/data_buff_0_s4/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sck_o_2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_mic_interface/u_mic_driver/sck_o_s1/Q</td>
</tr>
<tr>
<td>10.865</td>
<td>0.865</td>
<td>tNET</td>
<td>RR</td>
<td>u_mic_interface/u_data_conv/data_buff_0_s4/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.408</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.408</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sck_o_2</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_mic_interface/u_mic_driver/ws_cnt_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sck_o_2</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_mic_interface/u_mic_driver/sck_o_s1/Q</td>
</tr>
<tr>
<td>6.457</td>
<td>1.457</td>
<td>tNET</td>
<td>FF</td>
<td>u_mic_interface/u_mic_driver/ws_cnt_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sck_o_2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_mic_interface/u_mic_driver/sck_o_s1/Q</td>
</tr>
<tr>
<td>10.865</td>
<td>0.865</td>
<td>tNET</td>
<td>RR</td>
<td>u_mic_interface/u_mic_driver/ws_cnt_2_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.408</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.408</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sck_o_2</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_mic_interface/u_data_conv/cnt_delay_17_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sck_o_2</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_mic_interface/u_mic_driver/sck_o_s1/Q</td>
</tr>
<tr>
<td>6.457</td>
<td>1.457</td>
<td>tNET</td>
<td>FF</td>
<td>u_mic_interface/u_data_conv/cnt_delay_17_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sck_o_2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_mic_interface/u_mic_driver/sck_o_s1/Q</td>
</tr>
<tr>
<td>10.865</td>
<td>0.865</td>
<td>tNET</td>
<td>RR</td>
<td>u_mic_interface/u_data_conv/cnt_delay_17_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.408</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.408</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sck_o_2</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_mic_interface/u_data_conv/cnt_delay_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sck_o_2</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_mic_interface/u_mic_driver/sck_o_s1/Q</td>
</tr>
<tr>
<td>6.457</td>
<td>1.457</td>
<td>tNET</td>
<td>FF</td>
<td>u_mic_interface/u_data_conv/cnt_delay_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sck_o_2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_mic_interface/u_mic_driver/sck_o_s1/Q</td>
</tr>
<tr>
<td>10.865</td>
<td>0.865</td>
<td>tNET</td>
<td>RR</td>
<td>u_mic_interface/u_data_conv/cnt_delay_1_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.408</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.408</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sck_o_2</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_mic_interface/u_data_conv/cnt_delay_19_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sck_o_2</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_mic_interface/u_mic_driver/sck_o_s1/Q</td>
</tr>
<tr>
<td>6.457</td>
<td>1.457</td>
<td>tNET</td>
<td>FF</td>
<td>u_mic_interface/u_data_conv/cnt_delay_19_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sck_o_2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_mic_interface/u_mic_driver/sck_o_s1/Q</td>
</tr>
<tr>
<td>10.865</td>
<td>0.865</td>
<td>tNET</td>
<td>RR</td>
<td>u_mic_interface/u_data_conv/cnt_delay_19_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.408</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.408</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sck_o_2</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_mic_interface/u_data_conv/data_buff_5_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sck_o_2</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_mic_interface/u_mic_driver/sck_o_s1/Q</td>
</tr>
<tr>
<td>6.457</td>
<td>1.457</td>
<td>tNET</td>
<td>FF</td>
<td>u_mic_interface/u_data_conv/data_buff_5_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sck_o_2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_mic_interface/u_mic_driver/sck_o_s1/Q</td>
</tr>
<tr>
<td>10.865</td>
<td>0.865</td>
<td>tNET</td>
<td>RR</td>
<td>u_mic_interface/u_data_conv/data_buff_5_s1/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>535</td>
<td>clk_i_d</td>
<td>-2.245</td>
<td>0.261</td>
</tr>
<tr>
<td>100</td>
<td>slfRst_1</td>
<td>1.399</td>
<td>1.341</td>
</tr>
<tr>
<td>84</td>
<td>dSrc</td>
<td>3.009</td>
<td>1.975</td>
</tr>
<tr>
<td>69</td>
<td>ftCtl_ea</td>
<td>5.189</td>
<td>1.313</td>
</tr>
<tr>
<td>68</td>
<td>n45_7</td>
<td>-0.003</td>
<td>1.341</td>
</tr>
<tr>
<td>65</td>
<td>slfRst_2</td>
<td>2.596</td>
<td>0.731</td>
</tr>
<tr>
<td>64</td>
<td>qxnb_do_re_0_16</td>
<td>-0.786</td>
<td>1.683</td>
</tr>
<tr>
<td>55</td>
<td>ws_o_4</td>
<td>1.115</td>
<td>1.751</td>
</tr>
<tr>
<td>48</td>
<td>n161_6</td>
<td>2.916</td>
<td>1.007</td>
</tr>
<tr>
<td>44</td>
<td>sck_o_2</td>
<td>3.363</td>
<td>1.866</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R16C44</td>
<td>88.89%</td>
</tr>
<tr>
<td>R11C37</td>
<td>86.11%</td>
</tr>
<tr>
<td>R36C40</td>
<td>86.11%</td>
</tr>
<tr>
<td>R33C36</td>
<td>84.72%</td>
</tr>
<tr>
<td>R34C36</td>
<td>84.72%</td>
</tr>
<tr>
<td>R21C41</td>
<td>83.33%</td>
</tr>
<tr>
<td>R34C37</td>
<td>81.94%</td>
</tr>
<tr>
<td>R16C45</td>
<td>81.94%</td>
</tr>
<tr>
<td>R17C44</td>
<td>81.94%</td>
</tr>
<tr>
<td>R39C36</td>
<td>81.94%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
