  **** HLS Build v2025.1 6135595
INFO: [HLS 200-2005] Using work_dir C:/Users/ishan/ECT_110_vitis/cnn/cnn 
INFO: [HLS 200-2176] Writing Vitis IDE component file C:/Users/ishan/ECT_110_vitis/cnn/cnn/vitis-comp.json
INFO: [HLS 200-10] Creating and opening component 'C:/Users/ishan/ECT_110_vitis/cnn/cnn'.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-2174] Applying component config ini file C:/Users/ishan/ECT_110_vitis/cnn/hls_config.cfg
INFO: [HLS 200-1465] Applying config ini 'syn.file=approx_mac.h' from C:/Users/ishan/ECT_110_vitis/cnn/hls_config.cfg(10)
INFO: [HLS 200-10] Adding design file 'C:/Users/ishan/ECT_110_vitis/cnn/approx_mac.h' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=accelerator.cpp' from C:/Users/ishan/ECT_110_vitis/cnn/hls_config.cfg(11)
INFO: [HLS 200-10] Adding design file 'C:/Users/ishan/ECT_110_vitis/cnn/accelerator.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=accelerator.h' from C:/Users/ishan/ECT_110_vitis/cnn/hls_config.cfg(12)
INFO: [HLS 200-10] Adding design file 'C:/Users/ishan/ECT_110_vitis/cnn/accelerator.h' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=pe.h' from C:/Users/ishan/ECT_110_vitis/cnn/hls_config.cfg(13)
INFO: [HLS 200-10] Adding design file 'C:/Users/ishan/ECT_110_vitis/cnn/pe.h' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=systolic_array.h' from C:/Users/ishan/ECT_110_vitis/cnn/hls_config.cfg(14)
INFO: [HLS 200-10] Adding design file 'C:/Users/ishan/ECT_110_vitis/cnn/systolic_array.h' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=Untitled.cpp' from C:/Users/ishan/ECT_110_vitis/cnn/hls_config.cfg(8)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/ishan/ECT_110_vitis/cnn/Untitled.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.top=cnn_accelerator' from C:/Users/ishan/ECT_110_vitis/cnn/hls_config.cfg(9)
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from C:/Users/ishan/ECT_110_vitis/cnn/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying config ini 'part=xc7z020clg484-1' from C:/Users/ishan/ECT_110_vitis/cnn/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1465] Applying config ini 'clock=100Mhz' from C:/Users/ishan/ECT_110_vitis/cnn/hls_config.cfg(7)
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from C:/Users/ishan/ECT_110_vitis/cnn/hls_config.cfg(5)
INFO: [HLS 200-2176] Writing Vitis IDE component file C:/Users/ishan/ECT_110_vitis/cnn/cnn/vitis-comp.json
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 2 seconds. Elapsed time: 2.567 seconds; current allocated memory: 157.219 MB.
INFO: [HLS 200-10] Analyzing design file 'accelerator.cpp' ... 
WARNING: [HLS 207-5562] missing argument for 'variable' (./approx_mac.h:9:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.008 seconds; current allocated memory: 160.180 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 1,367 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (C:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,397 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (C:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 850 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (C:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 850 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (C:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 850 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (C:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 789 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details (C:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 669 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (C:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 735 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (C:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 849 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (C:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 861 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (C:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 825 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details (C:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 825 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (C:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,193 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (C:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 953 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (C:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,454 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details (C:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 1,148 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (C:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 214-131] Inlining function 'mac_int8(ap_int<8>, ap_int<8>, ap_int<32>)' into 'pe(ap_int<8>, ap_int<8>, ap_int<6>, ap_int<4>, ap_int<2>, ap_int<32>&, int)' (./pe.h:24:23)
INFO: [HLS 214-131] Inlining function 'mac_int2(ap_int<2>, ap_int<2>, ap_int<32>)' into 'pe(ap_int<8>, ap_int<8>, ap_int<6>, ap_int<4>, ap_int<2>, ap_int<32>&, int)' (./pe.h:27:23)
INFO: [HLS 214-131] Inlining function 'mac_int4(ap_int<4>, ap_int<4>, ap_int<32>)' into 'pe(ap_int<8>, ap_int<8>, ap_int<6>, ap_int<4>, ap_int<2>, ap_int<32>&, int)' (./pe.h:26:23)
INFO: [HLS 214-131] Inlining function 'mac_int6(ap_int<6>, ap_int<6>, ap_int<32>)' into 'pe(ap_int<8>, ap_int<8>, ap_int<6>, ap_int<4>, ap_int<2>, ap_int<32>&, int)' (./pe.h:25:23)
INFO: [HLS 214-131] Inlining function 'pe(ap_int<8>, ap_int<8>, ap_int<6>, ap_int<4>, ap_int<2>, ap_int<32>&, int)' into 'systolic_array(ap_int<8>*, ap_int<8>*, ap_int<6>*, ap_int<4>*, ap_int<2>*, ap_int<32>*, int)' (./systolic_array.h:23:2)
INFO: [HLS 214-131] Inlining function 'systolic_array(ap_int<8>*, ap_int<8>*, ap_int<6>*, ap_int<4>*, ap_int<2>*, ap_int<32>*, int)' into 'cnn_accelerator(ap_int<8> (*) [10][10], ap_int<8> (*) [16][3][3], ap_int<6> (*) [16][3][3], ap_int<4> (*) [16][3][3], ap_int<2> (*) [16][3][3], ap_int<32> (*) [8][8], int)' (accelerator.cpp:70:13)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_48_7' is marked as complete unroll implied by the pipeline pragma (accelerator.cpp:48:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_60_8' is marked as complete unroll implied by the pipeline pragma (accelerator.cpp:60:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_21_1' is marked as complete unroll implied by the pipeline pragma (./systolic_array.h:21:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_72_9' is marked as complete unroll implied by the pipeline pragma (accelerator.cpp:72:30)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_48_7' (accelerator.cpp:48:26) in function 'cnn_accelerator' completely with a factor of 4 (accelerator.cpp:15:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_72_9' (accelerator.cpp:72:30) in function 'cnn_accelerator' completely with a factor of 4 (accelerator.cpp:15:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_21_1' (./systolic_array.h:21:19) in function 'cnn_accelerator' completely with a factor of 4 (accelerator.cpp:15:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_60_8' (accelerator.cpp:60:19) in function 'cnn_accelerator' completely with a factor of 4 (accelerator.cpp:15:0)
INFO: [HLS 214-248] Applying array_partition to 'partial': Complete partitioning on dimension 1.
INFO: [HLS 214-241] Aggregating maxi variable 'output' with compact=none mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'weight2' with compact=none mode in 8-bits (accelerator.cpp:15:0)
INFO: [HLS 214-241] Aggregating maxi variable 'weight4' with compact=none mode in 8-bits (accelerator.cpp:15:0)
INFO: [HLS 214-241] Aggregating maxi variable 'weight6' with compact=none mode in 8-bits (accelerator.cpp:15:0)
INFO: [HLS 214-241] Aggregating maxi variable 'weight8' with compact=none mode in 8-bits (accelerator.cpp:15:0)
INFO: [HLS 214-241] Aggregating maxi variable 'input' with compact=none mode in 8-bits (accelerator.cpp:15:0)
INFO: [HLS 214-437] Automatically disabling loop flattening for loop 'VITIS_LOOP_40_4'. (accelerator.cpp:40:22)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'cnn_accelerator(ap_int<8> (*) [10][10], ap_int<8> (*) [16][3][3], ap_int<6> (*) [16][3][3], ap_int<4> (*) [16][3][3], ap_int<2> (*) [16][3][3], ap_int<32> (*) [8][8], int)::in_buf' due to pipeline pragma (accelerator.cpp:44:9)
INFO: [HLS 214-248] Applying array_partition to '_ZZ15cnn_acceleratorPA10_A10_6ap_intILi8EEPA16_A3_A3_S0_PA16_A3_A3_S_ILi6EEPA16_A3_A3_S_ILi4EEPA16_A3_A3_S_ILi2EEPA8_A8_S_ILi32EEiE6in_buf': Complete partitioning on dimension 1. (accelerator.cpp:28:0)
INFO: [HLS 214-115] Multiple burst writes of length 1024 and bit width 32 in loop 'VITIS_LOOP_40_4'(accelerator.cpp:40:22) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (accelerator.cpp:40:22)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 9.367 seconds; current allocated memory: 163.863 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 163.863 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 170.793 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 172.664 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'cnn_accelerator' (./pe.h:7:52)...18 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.245 seconds; current allocated memory: 197.695 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_33_2'(accelerator.cpp:33:22) and 'VITIS_LOOP_34_3'(accelerator.cpp:34:22) in function 'cnn_accelerator' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_32_1'(accelerator.cpp:32:19) and 'VITIS_LOOP_33_2'(accelerator.cpp:33:22) in function 'cnn_accelerator' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_41_5'(accelerator.cpp:41:22) and 'VITIS_LOOP_42_6'(accelerator.cpp:42:22) in function 'cnn_accelerator' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_33_2' (accelerator.cpp:33:22) in function 'cnn_accelerator'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_32_1' (accelerator.cpp:32:19) in function 'cnn_accelerator'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_41_5' (accelerator.cpp:41:22) in function 'cnn_accelerator'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.317 seconds; current allocated memory: 210.477 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cnn_accelerator' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_accelerator_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln36_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 16, loop 'VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.313 seconds; current allocated memory: 215.715 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.036 seconds; current allocated memory: 216.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_accelerator_Pipeline_VITIS_LOOP_41_5_VITIS_LOOP_42_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_5_VITIS_LOOP_42_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_41_5_VITIS_LOOP_42_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.238 seconds; current allocated memory: 222.066 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 222.098 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.392 seconds; current allocated memory: 227.555 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.243 seconds; current allocated memory: 227.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_accelerator_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_accelerator_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3' pipeline 'VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_5ns_4ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_accelerator_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.293 seconds; current allocated memory: 230.871 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_accelerator_Pipeline_VITIS_LOOP_41_5_VITIS_LOOP_42_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_accelerator_Pipeline_VITIS_LOOP_41_5_VITIS_LOOP_42_6' pipeline 'VITIS_LOOP_41_5_VITIS_LOOP_42_6' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_accelerator_Pipeline_VITIS_LOOP_41_5_VITIS_LOOP_42_6/m_axi_gmem_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_accelerator_Pipeline_VITIS_LOOP_41_5_VITIS_LOOP_42_6/m_axi_gmem_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_accelerator_Pipeline_VITIS_LOOP_41_5_VITIS_LOOP_42_6/m_axi_gmem_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_accelerator_Pipeline_VITIS_LOOP_41_5_VITIS_LOOP_42_6/m_axi_gmem_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_accelerator_Pipeline_VITIS_LOOP_41_5_VITIS_LOOP_42_6/m_axi_gmem_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_accelerator_Pipeline_VITIS_LOOP_41_5_VITIS_LOOP_42_6/m_axi_gmem_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_accelerator_Pipeline_VITIS_LOOP_41_5_VITIS_LOOP_42_6/m_axi_gmem_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_accelerator_Pipeline_VITIS_LOOP_41_5_VITIS_LOOP_42_6/m_axi_gmem_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_accelerator_Pipeline_VITIS_LOOP_41_5_VITIS_LOOP_42_6/m_axi_gmem_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_accelerator_Pipeline_VITIS_LOOP_41_5_VITIS_LOOP_42_6/m_axi_gmem_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_accelerator_Pipeline_VITIS_LOOP_41_5_VITIS_LOOP_42_6/m_axi_gmem_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_accelerator_Pipeline_VITIS_LOOP_41_5_VITIS_LOOP_42_6/m_axi_gmem_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn_accelerator_Pipeline_VITIS_LOOP_41_5_VITIS_LOOP_42_6/m_axi_gmem_0_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_2s_2s_4_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_4s_4s_8_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6s_6s_12_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_8s_16_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_accelerator_Pipeline_VITIS_LOOP_41_5_VITIS_LOOP_42_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.448 seconds; current allocated memory: 238.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_accelerator/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_accelerator/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_accelerator/weight8' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_accelerator/weight6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_accelerator/weight4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_accelerator/weight2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_accelerator/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_accelerator/precision' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'cnn_accelerator' to 's_axilite & ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'cnn_mulmulmulaccelerator_ap_int_10_10_ap_int_16_3_3_ap_int_16_3_3_ap_RAM_2P_BRAM_1R1W' to 'cnn_mulmulmulaccelerator_ap_int_10_10_ap_int_16_3_3_ap_int_16_3_3_ap_RAM_2P_Bbkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ15cnn_acceleratorPA10_A10_6ap_intILi8EEPA16_A3_A3_S0_PA16_A3_A3_S_ILi6EEPA16_5_RAM_2P_BRAM_1R1W' to 'p_ZZ15cnn_acceleratorPA10_A10_6ap_intILi8EEPA16_A3_A3_S0_PA16_A3_A3_S_ILi6EEPcud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ15cnn_acceleratorPA10_A10_6ap_intILi8EEPA16_A3_A3_S0_PA16_A3_A3_S_ILi6EEPA16_4_RAM_2P_BRAM_1R1W' to 'p_ZZ15cnn_acceleratorPA10_A10_6ap_intILi8EEPA16_A3_A3_S0_PA16_A3_A3_S_ILi6EEPdEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ15cnn_acceleratorPA10_A10_6ap_intILi8EEPA16_A3_A3_S0_PA16_A3_A3_S_ILi6EEPA16_3_RAM_2P_BRAM_1R1W' to 'p_ZZ15cnn_acceleratorPA10_A10_6ap_intILi8EEPA16_A3_A3_S0_PA16_A3_A3_S_ILi6EEPeOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ15cnn_acceleratorPA10_A10_6ap_intILi8EEPA16_A3_A3_S0_PA16_A3_A3_S_ILi6EEPA16_2_RAM_2P_BRAM_1R1W' to 'p_ZZ15cnn_acceleratorPA10_A10_6ap_intILi8EEPA16_A3_A3_S0_PA16_A3_A3_S_ILi6EEPfYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ15cnn_acceleratorPA10_A10_6ap_intILi8EEPA16_A3_A3_S0_PA16_A3_A3_S_ILi6EEPA16_1_RAM_2P_BRAM_1R1W' to 'p_ZZ15cnn_acceleratorPA10_A10_6ap_intILi8EEPA16_A3_A3_S0_PA16_A3_A3_S_ILi6EEPg8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ15cnn_acceleratorPA10_A10_6ap_intILi8EEPA16_A3_A3_S0_PA16_A3_A3_S_ILi6EEPA16_s_RAM_2P_BRAM_1R1W' to 'p_ZZ15cnn_acceleratorPA10_A10_6ap_intILi8EEPA16_A3_A3_S0_PA16_A3_A3_S_ILi6EEPhbi' due to the length limit 80
INFO: [RTGEN 206-100] Bundling port 'input_r', 'weight8', 'weight6', 'weight4', 'weight2', 'output_r', 'precision' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_accelerator'.
INFO: [RTMG 210-278] Implementing memory 'cnn_accelerator_cnn_accelerator_ap_int_10_10_ap_int_16_3_3_ap_int_16_3_3_ap_9_RAM_2P_BRAM_1R1W' using block RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.882 seconds; current allocated memory: 254.316 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.853 seconds; current allocated memory: 268.629 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.309 seconds; current allocated memory: 277.066 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for cnn_accelerator.
INFO: [VLOG 209-307] Generating Verilog RTL for cnn_accelerator.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 3 seconds. Total elapsed time: 25.452 seconds; peak allocated memory: 277.109 MB.
INFO: [v++ 60-791] Total elapsed time: 0h 0m 29s
