# Loading project tb_divisorUnit
# Compile of tb_divisorUnit.sv was successful.
# Compile of DivisorUnit.sv was successful.
# Compile of DivisorUnitDP.sv was successful.
# Compile of adder.sv was successful.
# Compile of carrySaveAdder.sv was successful.
# Compile of comparator.sv was successful.
# Compile of divOvfDetectBlock.sv was successful.
# Compile of divZeroDetect.sv was successful.
# Compile of fullAdder.sv was successful.
# Compile of kernelLogic.sv was successful.
# Compile of mux2to1.sv was successful.
# Compile of mux4to1.sv was successful.
# Compile of register.sv was successful.
# Compile of shiftRegister.sv was successful.
# Compile of syncCounter.sv was successful.
# 15 compiles, 0 failed with no errors.
cd ../../../common
# reading /home/clmcasino/intel_lite/18.1/modelsim_ase/linuxaloem/../modelsim.ini
do divisor.do
# ** Warning: (vlib-34) Library already exists at "../tbs/divisorUnit/work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:16:24 on Aug 04,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../src/components/adder.sv ../src/components/carrySaveAdder.sv ../src/components/comparator.sv ../src/components/divOvfDetectBlock.sv ../src/components/divZeroDetect.sv ../src/components/fullAdder.sv ../src/components/kernelLogic.sv ../src/components/mux2to1.sv ../src/components/mux4to1.sv ../src/components/register.sv ../src/components/shiftRegister.sv ../src/components/syncCounter.sv 
# -- Compiling module adder
# -- Compiling module carrySaveAdder
# -- Compiling module comparator
# -- Compiling module divOvfDetectBlock
# -- Compiling module divZeroDetect
# -- Compiling module fullAdder
# -- Compiling module kernelLogic
# -- Compiling module mux2to1
# -- Compiling module mux4to1
# -- Compiling module register
# -- Compiling module shiftRegister
# -- Compiling module syncCounter
# 
# Top level modules:
# 	adder
# 	carrySaveAdder
# 	comparator
# 	divOvfDetectBlock
# 	divZeroDetect
# 	kernelLogic
# 	mux2to1
# 	mux4to1
# 	register
# 	shiftRegister
# 	syncCounter
# End time: 12:16:24 on Aug 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:16:24 on Aug 04,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../src/DivisorUnit.sv 
# -- Compiling module DivisorUnit
# 
# Top level modules:
# 	DivisorUnit
# End time: 12:16:24 on Aug 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:16:24 on Aug 04,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../src/DivisorUnitDP.sv 
# -- Compiling module DivisorUnitDP
# 
# Top level modules:
# 	DivisorUnitDP
# End time: 12:16:24 on Aug 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:16:24 on Aug 04,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../tbs/divisorUnit/tb_divisorUnit.sv 
# -- Compiling module tb_divisorUnit
# 
# Top level modules:
# 	tb_divisorUnit
# End time: 12:16:24 on Aug 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -c ../tbs/divisorUnit/work.tb_divisorUnit 
# Start time: 12:16:24 on Aug 04,2019
# Loading sv_std.std
# Loading ../tbs/divisorUnit/work.tb_divisorUnit
# Loading ../tbs/divisorUnit/work.DivisorUnit
# Loading ../tbs/divisorUnit/work.DivisorUnitDP
# Loading ../tbs/divisorUnit/work.shiftRegister
# Loading ../tbs/divisorUnit/work.register
# Loading ../tbs/divisorUnit/work.kernelLogic
# Loading ../tbs/divisorUnit/work.mux2to1
# Loading ../tbs/divisorUnit/work.carrySaveAdder
# Loading ../tbs/divisorUnit/work.mux4to1
# Loading ../tbs/divisorUnit/work.adder
# Loading ../tbs/divisorUnit/work.syncCounter
# Loading ../tbs/divisorUnit/work.fullAdder
# WARNING: No extended dataflow license exists
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
add wave sim:/tb_divisorUnit/DUT/divisorDP/KL/*
run
restart
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do divisor.do
# ** Warning: (vlib-34) Library already exists at "../tbs/divisorUnit/work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:42:01 on Aug 04,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../src/components/adder.sv ../src/components/carrySaveAdder.sv ../src/components/comparator.sv ../src/components/divOvfDetectBlock.sv ../src/components/divZeroDetect.sv ../src/components/fullAdder.sv ../src/components/kernelLogic.sv ../src/components/mux2to1.sv ../src/components/mux4to1.sv ../src/components/register.sv ../src/components/shiftRegister.sv ../src/components/syncCounter.sv 
# -- Compiling module adder
# -- Compiling module carrySaveAdder
# -- Compiling module comparator
# -- Compiling module divOvfDetectBlock
# -- Compiling module divZeroDetect
# -- Compiling module fullAdder
# -- Compiling module kernelLogic
# -- Compiling module mux2to1
# -- Compiling module mux4to1
# -- Compiling module register
# -- Compiling module shiftRegister
# -- Compiling module syncCounter
# 
# Top level modules:
# 	adder
# 	carrySaveAdder
# 	comparator
# 	divOvfDetectBlock
# 	divZeroDetect
# 	kernelLogic
# 	mux2to1
# 	mux4to1
# 	register
# 	shiftRegister
# 	syncCounter
# End time: 10:42:01 on Aug 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:42:01 on Aug 04,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../src/DivisorUnit.sv 
# -- Compiling module DivisorUnit
# 
# Top level modules:
# 	DivisorUnit
# End time: 10:42:01 on Aug 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:42:01 on Aug 04,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../src/DivisorUnitDP.sv 
# -- Compiling module DivisorUnitDP
# 
# Top level modules:
# 	DivisorUnitDP
# End time: 10:42:01 on Aug 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:42:01 on Aug 04,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../tbs/divisorUnit/tb_divisorUnit.sv 
# -- Compiling module tb_divisorUnit
# 
# Top level modules:
# 	tb_divisorUnit
# End time: 10:42:01 on Aug 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:42:01 on Aug 04,2019, Elapsed time: -1:-34:-23
# Errors: 0, Warnings: 3
# vsim -c ../tbs/divisorUnit/work.tb_divisorUnit 
# Start time: 10:42:01 on Aug 04,2019
# Loading sv_std.std
# Loading ../tbs/divisorUnit/work.tb_divisorUnit
# Loading ../tbs/divisorUnit/work.DivisorUnit
# Loading ../tbs/divisorUnit/work.DivisorUnitDP
# Loading ../tbs/divisorUnit/work.shiftRegister
# Loading ../tbs/divisorUnit/work.register
# Loading ../tbs/divisorUnit/work.kernelLogic
# Loading ../tbs/divisorUnit/work.mux2to1
# Loading ../tbs/divisorUnit/work.carrySaveAdder
# Loading ../tbs/divisorUnit/work.mux4to1
# Loading ../tbs/divisorUnit/work.adder
# Loading ../tbs/divisorUnit/work.syncCounter
# Loading ../tbs/divisorUnit/work.fullAdder
# WARNING: No extended dataflow license exists
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
quit -sim
# End time: 11:06:30 on Aug 04,2019, Elapsed time: 0:24:29
# Errors: 0, Warnings: 2
do divisor.do
# ** Warning: (vlib-34) Library already exists at "../tbs/divisorUnit/work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:06:41 on Aug 04,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../src/components/adder.sv ../src/components/carrySaveAdder.sv ../src/components/comparator.sv ../src/components/divOvfDetectBlock.sv ../src/components/divZeroDetect.sv ../src/components/fullAdder.sv ../src/components/kernelLogic.sv ../src/components/mux2to1.sv ../src/components/mux4to1.sv ../src/components/register.sv ../src/components/shiftRegister.sv ../src/components/syncCounter.sv 
# -- Compiling module adder
# -- Compiling module carrySaveAdder
# -- Compiling module comparator
# -- Compiling module divOvfDetectBlock
# -- Compiling module divZeroDetect
# -- Compiling module fullAdder
# -- Compiling module kernelLogic
# -- Compiling module mux2to1
# -- Compiling module mux4to1
# -- Compiling module register
# -- Compiling module shiftRegister
# -- Compiling module syncCounter
# 
# Top level modules:
# 	adder
# 	carrySaveAdder
# 	comparator
# 	divOvfDetectBlock
# 	divZeroDetect
# 	kernelLogic
# 	mux2to1
# 	mux4to1
# 	register
# 	shiftRegister
# 	syncCounter
# End time: 11:06:41 on Aug 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:06:41 on Aug 04,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../src/DivisorUnit.sv 
# -- Compiling module DivisorUnit
# 
# Top level modules:
# 	DivisorUnit
# End time: 11:06:41 on Aug 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:06:41 on Aug 04,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../src/DivisorUnitDP.sv 
# -- Compiling module DivisorUnitDP
# 
# Top level modules:
# 	DivisorUnitDP
# End time: 11:06:41 on Aug 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:06:41 on Aug 04,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../tbs/divisorUnit/tb_divisorUnit.sv 
# -- Compiling module tb_divisorUnit
# 
# Top level modules:
# 	tb_divisorUnit
# End time: 11:06:41 on Aug 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -c ../tbs/divisorUnit/work.tb_divisorUnit 
# Start time: 11:06:41 on Aug 04,2019
# Loading sv_std.std
# Loading ../tbs/divisorUnit/work.tb_divisorUnit
# Loading ../tbs/divisorUnit/work.DivisorUnit
# Loading ../tbs/divisorUnit/work.DivisorUnitDP
# Loading ../tbs/divisorUnit/work.shiftRegister
# Loading ../tbs/divisorUnit/work.register
# Loading ../tbs/divisorUnit/work.kernelLogic
# Loading ../tbs/divisorUnit/work.mux2to1
# Loading ../tbs/divisorUnit/work.carrySaveAdder
# Loading ../tbs/divisorUnit/work.mux4to1
# Loading ../tbs/divisorUnit/work.adder
# Loading ../tbs/divisorUnit/work.syncCounter
# Loading ../tbs/divisorUnit/work.fullAdder
# WARNING: No extended dataflow license exists
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do divisor.do
# ** Warning: (vlib-34) Library already exists at "../tbs/divisorUnit/work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:54 on Aug 04,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../src/components/adder.sv ../src/components/carrySaveAdder.sv ../src/components/comparator.sv ../src/components/divOvfDetectBlock.sv ../src/components/divZeroDetect.sv ../src/components/fullAdder.sv ../src/components/kernelLogic.sv ../src/components/mux2to1.sv ../src/components/mux4to1.sv ../src/components/register.sv ../src/components/shiftRegister.sv ../src/components/syncCounter.sv 
# -- Compiling module adder
# -- Compiling module carrySaveAdder
# -- Compiling module comparator
# -- Compiling module divOvfDetectBlock
# -- Compiling module divZeroDetect
# -- Compiling module fullAdder
# -- Compiling module kernelLogic
# -- Compiling module mux2to1
# -- Compiling module mux4to1
# -- Compiling module register
# -- Compiling module shiftRegister
# -- Compiling module syncCounter
# 
# Top level modules:
# 	adder
# 	carrySaveAdder
# 	comparator
# 	divOvfDetectBlock
# 	divZeroDetect
# 	kernelLogic
# 	mux2to1
# 	mux4to1
# 	register
# 	shiftRegister
# 	syncCounter
# End time: 11:35:54 on Aug 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:54 on Aug 04,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../src/DivisorUnit.sv 
# -- Compiling module DivisorUnit
# 
# Top level modules:
# 	DivisorUnit
# End time: 11:35:54 on Aug 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:54 on Aug 04,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../src/DivisorUnitDP.sv 
# -- Compiling module DivisorUnitDP
# 
# Top level modules:
# 	DivisorUnitDP
# End time: 11:35:54 on Aug 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:54 on Aug 04,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../tbs/divisorUnit/tb_divisorUnit.sv 
# -- Compiling module tb_divisorUnit
# 
# Top level modules:
# 	tb_divisorUnit
# End time: 11:35:54 on Aug 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:35:54 on Aug 04,2019, Elapsed time: 0:29:13
# Errors: 0, Warnings: 2
# vsim -c ../tbs/divisorUnit/work.tb_divisorUnit 
# Start time: 11:35:54 on Aug 04,2019
# Loading sv_std.std
# Loading ../tbs/divisorUnit/work.tb_divisorUnit
# Loading ../tbs/divisorUnit/work.DivisorUnit
# Loading ../tbs/divisorUnit/work.DivisorUnitDP
# Loading ../tbs/divisorUnit/work.shiftRegister
# Loading ../tbs/divisorUnit/work.register
# Loading ../tbs/divisorUnit/work.kernelLogic
# Loading ../tbs/divisorUnit/work.mux2to1
# Loading ../tbs/divisorUnit/work.carrySaveAdder
# Loading ../tbs/divisorUnit/work.mux4to1
# Loading ../tbs/divisorUnit/work.adder
# Loading ../tbs/divisorUnit/work.syncCounter
# Loading ../tbs/divisorUnit/work.fullAdder
# WARNING: No extended dataflow license exists
# A time value could not be extracted from the current line
# A time value could not be extracted from the current line
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do divisor.do
# ** Warning: (vlib-34) Library already exists at "../tbs/divisorUnit/work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:43:26 on Aug 04,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../src/components/adder.sv ../src/components/carrySaveAdder.sv ../src/components/comparator.sv ../src/components/divOvfDetectBlock.sv ../src/components/divZeroDetect.sv ../src/components/fullAdder.sv ../src/components/kernelLogic.sv ../src/components/mux2to1.sv ../src/components/mux4to1.sv ../src/components/register.sv ../src/components/shiftRegister.sv ../src/components/syncCounter.sv 
# -- Compiling module adder
# -- Compiling module carrySaveAdder
# -- Compiling module comparator
# -- Compiling module divOvfDetectBlock
# -- Compiling module divZeroDetect
# -- Compiling module fullAdder
# -- Compiling module kernelLogic
# -- Compiling module mux2to1
# -- Compiling module mux4to1
# -- Compiling module register
# -- Compiling module shiftRegister
# -- Compiling module syncCounter
# 
# Top level modules:
# 	adder
# 	carrySaveAdder
# 	comparator
# 	divOvfDetectBlock
# 	divZeroDetect
# 	kernelLogic
# 	mux2to1
# 	mux4to1
# 	register
# 	shiftRegister
# 	syncCounter
# End time: 11:43:26 on Aug 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:43:26 on Aug 04,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../src/DivisorUnit.sv 
# -- Compiling module DivisorUnit
# 
# Top level modules:
# 	DivisorUnit
# End time: 11:43:26 on Aug 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:43:26 on Aug 04,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../src/DivisorUnitDP.sv 
# -- Compiling module DivisorUnitDP
# 
# Top level modules:
# 	DivisorUnitDP
# End time: 11:43:26 on Aug 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:43:26 on Aug 04,2019
# vlog -reportprogress 300 -work ../tbs/divisorUnit/work ../tbs/divisorUnit/tb_divisorUnit.sv 
# -- Compiling module tb_divisorUnit
# 
# Top level modules:
# 	tb_divisorUnit
# End time: 11:43:26 on Aug 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:43:27 on Aug 04,2019, Elapsed time: 0:07:33
# Errors: 0, Warnings: 2
# vsim -c ../tbs/divisorUnit/work.tb_divisorUnit 
# Start time: 11:43:27 on Aug 04,2019
# Loading sv_std.std
# Loading ../tbs/divisorUnit/work.tb_divisorUnit
# Loading ../tbs/divisorUnit/work.DivisorUnit
# Loading ../tbs/divisorUnit/work.DivisorUnitDP
# Loading ../tbs/divisorUnit/work.shiftRegister
# Loading ../tbs/divisorUnit/work.register
# Loading ../tbs/divisorUnit/work.kernelLogic
# Loading ../tbs/divisorUnit/work.mux2to1
# Loading ../tbs/divisorUnit/work.carrySaveAdder
# Loading ../tbs/divisorUnit/work.mux4to1
# Loading ../tbs/divisorUnit/work.adder
# Loading ../tbs/divisorUnit/work.syncCounter
# Loading ../tbs/divisorUnit/work.fullAdder
# WARNING: No extended dataflow license exists
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
