
Timer-ex5.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002394  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  0800251c  0800251c  0000351c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800255c  0800255c  0000400c  2**0
                  CONTENTS
  4 .ARM          00000000  0800255c  0800255c  0000400c  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800255c  0800255c  0000400c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800255c  0800255c  0000355c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08002560  08002560  00003560  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08002564  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000b8  2000000c  08002570  0000400c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200000c4  08002570  000040c4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000400c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a8d8  00000000  00000000  0000403c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000193e  00000000  00000000  0000e914  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b50  00000000  00000000  00010258  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000008b1  00000000  00000000  00010da8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00025cf3  00000000  00000000  00011659  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000c2aa  00000000  00000000  0003734c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ec16e  00000000  00000000  000435f6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0012f764  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002e68  00000000  00000000  0012f7a8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000052  00000000  00000000  00132610  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000000c 	.word	0x2000000c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08002504 	.word	0x08002504

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000010 	.word	0x20000010
 80001c4:	08002504 	.word	0x08002504

080001c8 <main>:
TIM_HandleTypeDef htim3, htim2;

void MX_TIM2_Init(void);
void MX_TIM3_Init(void);

int main(void) {
 80001c8:	b580      	push	{r7, lr}
 80001ca:	af00      	add	r7, sp, #0
  HAL_Init();
 80001cc:	f000 fa20 	bl	8000610 <HAL_Init>

  Nucleo_BSP_Init();
 80001d0:	f000 f8cc 	bl	800036c <Nucleo_BSP_Init>
  MX_TIM2_Init();
 80001d4:	f000 f80a 	bl	80001ec <MX_TIM2_Init>
  MX_TIM3_Init();
 80001d8:	f000 f846 	bl	8000268 <MX_TIM3_Init>

  HAL_TIM_Base_Start_IT(&htim3);
 80001dc:	4802      	ldr	r0, [pc, #8]	@ (80001e8 <main+0x20>)
 80001de:	f001 fc49 	bl	8001a74 <HAL_TIM_Base_Start_IT>

  while (1);
 80001e2:	bf00      	nop
 80001e4:	e7fd      	b.n	80001e2 <main+0x1a>
 80001e6:	bf00      	nop
 80001e8:	20000028 	.word	0x20000028

080001ec <MX_TIM2_Init>:
}

void MX_TIM2_Init(void) {
 80001ec:	b580      	push	{r7, lr}
 80001ee:	b08c      	sub	sp, #48	@ 0x30
 80001f0:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig;
  TIM_MasterConfigTypeDef sMasterConfig;
  TIM_SlaveConfigTypeDef sSlaveConfig;

  htim2.Instance = TIM2;
 80001f2:	4b1c      	ldr	r3, [pc, #112]	@ (8000264 <MX_TIM2_Init+0x78>)
 80001f4:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80001f8:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 39999;
 80001fa:	4b1a      	ldr	r3, [pc, #104]	@ (8000264 <MX_TIM2_Init+0x78>)
 80001fc:	f649 423f 	movw	r2, #39999	@ 0x9c3f
 8000200:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000202:	4b18      	ldr	r3, [pc, #96]	@ (8000264 <MX_TIM2_Init+0x78>)
 8000204:	2200      	movs	r2, #0
 8000206:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 499;
 8000208:	4b16      	ldr	r3, [pc, #88]	@ (8000264 <MX_TIM2_Init+0x78>)
 800020a:	f240 12f3 	movw	r2, #499	@ 0x1f3
 800020e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000210:	4b14      	ldr	r3, [pc, #80]	@ (8000264 <MX_TIM2_Init+0x78>)
 8000212:	2200      	movs	r2, #0
 8000214:	611a      	str	r2, [r3, #16]
  HAL_TIM_Base_Init(&htim2);
 8000216:	4813      	ldr	r0, [pc, #76]	@ (8000264 <MX_TIM2_Init+0x78>)
 8000218:	f001 fbd4 	bl	80019c4 <HAL_TIM_Base_Init>

  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800021c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000220:	623b      	str	r3, [r7, #32]
  HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig);
 8000222:	f107 0320 	add.w	r3, r7, #32
 8000226:	4619      	mov	r1, r3
 8000228:	480e      	ldr	r0, [pc, #56]	@ (8000264 <MX_TIM2_Init+0x78>)
 800022a:	f001 fd9a 	bl	8001d62 <HAL_TIM_ConfigClockSource>

  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_TRIGGER;
 800022e:	2306      	movs	r3, #6
 8000230:	603b      	str	r3, [r7, #0]
  sSlaveConfig.InputTrigger = TIM_TS_TI1FP1;
 8000232:	2350      	movs	r3, #80	@ 0x50
 8000234:	607b      	str	r3, [r7, #4]
  sSlaveConfig.TriggerPolarity = TIM_TRIGGERPOLARITY_RISING;
 8000236:	2300      	movs	r3, #0
 8000238:	60bb      	str	r3, [r7, #8]
  sSlaveConfig.TriggerFilter = 15;
 800023a:	230f      	movs	r3, #15
 800023c:	613b      	str	r3, [r7, #16]
  HAL_TIM_SlaveConfigSynchronization(&htim2, &sSlaveConfig);
 800023e:	463b      	mov	r3, r7
 8000240:	4619      	mov	r1, r3
 8000242:	4808      	ldr	r0, [pc, #32]	@ (8000264 <MX_TIM2_Init+0x78>)
 8000244:	f001 fe56 	bl	8001ef4 <HAL_TIM_SlaveConfigSynchro>

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000248:	2320      	movs	r3, #32
 800024a:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 800024c:	2380      	movs	r3, #128	@ 0x80
 800024e:	61fb      	str	r3, [r7, #28]
  HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig);
 8000250:	f107 0314 	add.w	r3, r7, #20
 8000254:	4619      	mov	r1, r3
 8000256:	4803      	ldr	r0, [pc, #12]	@ (8000264 <MX_TIM2_Init+0x78>)
 8000258:	f002 f88a 	bl	8002370 <HAL_TIMEx_MasterConfigSynchronization>
}
 800025c:	bf00      	nop
 800025e:	3730      	adds	r7, #48	@ 0x30
 8000260:	46bd      	mov	sp, r7
 8000262:	bd80      	pop	{r7, pc}
 8000264:	20000074 	.word	0x20000074

08000268 <MX_TIM3_Init>:

void MX_TIM3_Init(void) {
 8000268:	b580      	push	{r7, lr}
 800026a:	b086      	sub	sp, #24
 800026c:	af00      	add	r7, sp, #0
  TIM_SlaveConfigTypeDef sSlaveConfig;

  htim3.Instance = TIM3;
 800026e:	4b13      	ldr	r3, [pc, #76]	@ (80002bc <MX_TIM3_Init+0x54>)
 8000270:	4a13      	ldr	r2, [pc, #76]	@ (80002c0 <MX_TIM3_Init+0x58>)
 8000272:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8000274:	4b11      	ldr	r3, [pc, #68]	@ (80002bc <MX_TIM3_Init+0x54>)
 8000276:	2200      	movs	r2, #0
 8000278:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800027a:	4b10      	ldr	r3, [pc, #64]	@ (80002bc <MX_TIM3_Init+0x54>)
 800027c:	2200      	movs	r2, #0
 800027e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1;
 8000280:	4b0e      	ldr	r3, [pc, #56]	@ (80002bc <MX_TIM3_Init+0x54>)
 8000282:	2201      	movs	r2, #1
 8000284:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000286:	4b0d      	ldr	r3, [pc, #52]	@ (80002bc <MX_TIM3_Init+0x54>)
 8000288:	2200      	movs	r2, #0
 800028a:	611a      	str	r2, [r3, #16]
  HAL_TIM_Base_Init(&htim3);
 800028c:	480b      	ldr	r0, [pc, #44]	@ (80002bc <MX_TIM3_Init+0x54>)
 800028e:	f001 fb99 	bl	80019c4 <HAL_TIM_Base_Init>

  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_EXTERNAL1;
 8000292:	2307      	movs	r3, #7
 8000294:	607b      	str	r3, [r7, #4]
  sSlaveConfig.InputTrigger = TIM_TS_ITR1;
 8000296:	2310      	movs	r3, #16
 8000298:	60bb      	str	r3, [r7, #8]
  HAL_TIM_SlaveConfigSynchronization(&htim3, &sSlaveConfig);
 800029a:	1d3b      	adds	r3, r7, #4
 800029c:	4619      	mov	r1, r3
 800029e:	4807      	ldr	r0, [pc, #28]	@ (80002bc <MX_TIM3_Init+0x54>)
 80002a0:	f001 fe28 	bl	8001ef4 <HAL_TIM_SlaveConfigSynchro>

  HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80002a4:	2200      	movs	r2, #0
 80002a6:	2100      	movs	r1, #0
 80002a8:	201d      	movs	r0, #29
 80002aa:	f000 fb08 	bl	80008be <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80002ae:	201d      	movs	r0, #29
 80002b0:	f000 fb21 	bl	80008f6 <HAL_NVIC_EnableIRQ>
}
 80002b4:	bf00      	nop
 80002b6:	3718      	adds	r7, #24
 80002b8:	46bd      	mov	sp, r7
 80002ba:	bd80      	pop	{r7, pc}
 80002bc:	20000028 	.word	0x20000028
 80002c0:	40000400 	.word	0x40000400

080002c4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base) {
 80002c4:	b580      	push	{r7, lr}
 80002c6:	b08a      	sub	sp, #40	@ 0x28
 80002c8:	af00      	add	r7, sp, #0
 80002ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  if(htim_base->Instance==TIM2) {
 80002cc:	687b      	ldr	r3, [r7, #4]
 80002ce:	681b      	ldr	r3, [r3, #0]
 80002d0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80002d4:	d11c      	bne.n	8000310 <HAL_TIM_Base_MspInit+0x4c>
    __TIM2_CLK_ENABLE();
 80002d6:	4b19      	ldr	r3, [pc, #100]	@ (800033c <HAL_TIM_Base_MspInit+0x78>)
 80002d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80002da:	4a18      	ldr	r2, [pc, #96]	@ (800033c <HAL_TIM_Base_MspInit+0x78>)
 80002dc:	f043 0301 	orr.w	r3, r3, #1
 80002e0:	6593      	str	r3, [r2, #88]	@ 0x58
 80002e2:	4b16      	ldr	r3, [pc, #88]	@ (800033c <HAL_TIM_Base_MspInit+0x78>)
 80002e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80002e6:	f003 0301 	and.w	r3, r3, #1
 80002ea:	613b      	str	r3, [r7, #16]
 80002ec:	693b      	ldr	r3, [r7, #16]

    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80002ee:	2301      	movs	r3, #1
 80002f0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80002f2:	2302      	movs	r3, #2
 80002f4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80002f6:	2302      	movs	r3, #2
 80002f8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_LOW;
 80002fa:	2300      	movs	r3, #0
 80002fc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80002fe:	2301      	movs	r3, #1
 8000300:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000302:	f107 0314 	add.w	r3, r7, #20
 8000306:	4619      	mov	r1, r3
 8000308:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800030c:	f000 fb2a 	bl	8000964 <HAL_GPIO_Init>
  }

  if(htim_base->Instance==TIM3)
 8000310:	687b      	ldr	r3, [r7, #4]
 8000312:	681b      	ldr	r3, [r3, #0]
 8000314:	4a0a      	ldr	r2, [pc, #40]	@ (8000340 <HAL_TIM_Base_MspInit+0x7c>)
 8000316:	4293      	cmp	r3, r2
 8000318:	d10b      	bne.n	8000332 <HAL_TIM_Base_MspInit+0x6e>
    __TIM3_CLK_ENABLE();
 800031a:	4b08      	ldr	r3, [pc, #32]	@ (800033c <HAL_TIM_Base_MspInit+0x78>)
 800031c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800031e:	4a07      	ldr	r2, [pc, #28]	@ (800033c <HAL_TIM_Base_MspInit+0x78>)
 8000320:	f043 0302 	orr.w	r3, r3, #2
 8000324:	6593      	str	r3, [r2, #88]	@ 0x58
 8000326:	4b05      	ldr	r3, [pc, #20]	@ (800033c <HAL_TIM_Base_MspInit+0x78>)
 8000328:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800032a:	f003 0302 	and.w	r3, r3, #2
 800032e:	60fb      	str	r3, [r7, #12]
 8000330:	68fb      	ldr	r3, [r7, #12]
}
 8000332:	bf00      	nop
 8000334:	3728      	adds	r7, #40	@ 0x28
 8000336:	46bd      	mov	sp, r7
 8000338:	bd80      	pop	{r7, pc}
 800033a:	bf00      	nop
 800033c:	40021000 	.word	0x40021000
 8000340:	40000400 	.word	0x40000400

08000344 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8000344:	b580      	push	{r7, lr}
 8000346:	b082      	sub	sp, #8
 8000348:	af00      	add	r7, sp, #0
 800034a:	6078      	str	r0, [r7, #4]
  if(htim->Instance == TIM3)
 800034c:	687b      	ldr	r3, [r7, #4]
 800034e:	681b      	ldr	r3, [r3, #0]
 8000350:	4a05      	ldr	r2, [pc, #20]	@ (8000368 <HAL_TIM_PeriodElapsedCallback+0x24>)
 8000352:	4293      	cmp	r3, r2
 8000354:	d104      	bne.n	8000360 <HAL_TIM_PeriodElapsedCallback+0x1c>
    HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8000356:	2120      	movs	r1, #32
 8000358:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800035c:	f000 fcac 	bl	8000cb8 <HAL_GPIO_TogglePin>
}
 8000360:	bf00      	nop
 8000362:	3708      	adds	r7, #8
 8000364:	46bd      	mov	sp, r7
 8000366:	bd80      	pop	{r7, pc}
 8000368:	40000400 	.word	0x40000400

0800036c <Nucleo_BSP_Init>:

/* Private function prototypes -----------------------------------------------*/
void SystemClock_Config(void);
static void MX_GPIO_Init(void);

void Nucleo_BSP_Init() {
 800036c:	b580      	push	{r7, lr}
 800036e:	af00      	add	r7, sp, #0
  /* Configure the system clock */
  SystemClock_Config();
 8000370:	f000 f804 	bl	800037c <SystemClock_Config>

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000374:	f000 f862 	bl	800043c <MX_GPIO_Init>
}
 8000378:	bf00      	nop
 800037a:	bd80      	pop	{r7, pc}

0800037c <SystemClock_Config>:

/** System Clock Configuration
*/
void SystemClock_Config(void)
{
 800037c:	b580      	push	{r7, lr}
 800037e:	b098      	sub	sp, #96	@ 0x60
 8000380:	af00      	add	r7, sp, #0

  RCC_OscInitTypeDef RCC_OscInitStruct;
  RCC_ClkInitTypeDef RCC_ClkInitStruct;

  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE;
 8000382:	2306      	movs	r3, #6
 8000384:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8000386:	2301      	movs	r3, #1
 8000388:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800038a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800038e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = 16;
 8000390:	2310      	movs	r3, #16
 8000392:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000394:	2302      	movs	r3, #2
 8000396:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000398:	2302      	movs	r3, #2
 800039a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLM = 1;
 800039c:	2301      	movs	r3, #1
 800039e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLN = 10;
 80003a0:	230a      	movs	r3, #10
 80003a2:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80003a4:	2307      	movs	r3, #7
 80003a6:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80003a8:	2302      	movs	r3, #2
 80003aa:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80003ac:	2302      	movs	r3, #2
 80003ae:	65fb      	str	r3, [r7, #92]	@ 0x5c
  HAL_RCC_OscConfig(&RCC_OscInitStruct);
 80003b0:	f107 031c 	add.w	r3, r7, #28
 80003b4:	4618      	mov	r0, r3
 80003b6:	f000 fcfd 	bl	8000db4 <HAL_RCC_OscConfig>

  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80003ba:	230f      	movs	r3, #15
 80003bc:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80003be:	2303      	movs	r3, #3
 80003c0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80003c2:	2300      	movs	r3, #0
 80003c4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80003c6:	2300      	movs	r3, #0
 80003c8:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80003ca:	2300      	movs	r3, #0
 80003cc:	61bb      	str	r3, [r7, #24]
  HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4);
 80003ce:	f107 0308 	add.w	r3, r7, #8
 80003d2:	2104      	movs	r1, #4
 80003d4:	4618      	mov	r0, r3
 80003d6:	f001 f8c9 	bl	800156c <HAL_RCC_ClockConfig>

  HAL_RCC_MCOConfig(RCC_MCO1, RCC_MCO1SOURCE_HSI, RCC_MCODIV_1);
 80003da:	2200      	movs	r2, #0
 80003dc:	f04f 7140 	mov.w	r1, #50331648	@ 0x3000000
 80003e0:	2000      	movs	r0, #0
 80003e2:	f001 f9c3 	bl	800176c <HAL_RCC_MCOConfig>

  __PWR_CLK_ENABLE();
 80003e6:	4b13      	ldr	r3, [pc, #76]	@ (8000434 <SystemClock_Config+0xb8>)
 80003e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80003ea:	4a12      	ldr	r2, [pc, #72]	@ (8000434 <SystemClock_Config+0xb8>)
 80003ec:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80003f0:	6593      	str	r3, [r2, #88]	@ 0x58
 80003f2:	4b10      	ldr	r3, [pc, #64]	@ (8000434 <SystemClock_Config+0xb8>)
 80003f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80003f6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80003fa:	607b      	str	r3, [r7, #4]
 80003fc:	687b      	ldr	r3, [r7, #4]

  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80003fe:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000402:	f000 fc81 	bl	8000d08 <HAL_PWREx_ControlVoltageScaling>

  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 8000406:	f001 fa71 	bl	80018ec <HAL_RCC_GetHCLKFreq>
 800040a:	4603      	mov	r3, r0
 800040c:	4a0a      	ldr	r2, [pc, #40]	@ (8000438 <SystemClock_Config+0xbc>)
 800040e:	fba2 2303 	umull	r2, r3, r2, r3
 8000412:	099b      	lsrs	r3, r3, #6
 8000414:	4618      	mov	r0, r3
 8000416:	f000 fa7c 	bl	8000912 <HAL_SYSTICK_Config>

  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 800041a:	2004      	movs	r0, #4
 800041c:	f000 fa86 	bl	800092c <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8000420:	2200      	movs	r2, #0
 8000422:	2100      	movs	r1, #0
 8000424:	f04f 30ff 	mov.w	r0, #4294967295
 8000428:	f000 fa49 	bl	80008be <HAL_NVIC_SetPriority>
}
 800042c:	bf00      	nop
 800042e:	3760      	adds	r7, #96	@ 0x60
 8000430:	46bd      	mov	sp, r7
 8000432:	bd80      	pop	{r7, pc}
 8000434:	40021000 	.word	0x40021000
 8000438:	10624dd3 	.word	0x10624dd3

0800043c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800043c:	b580      	push	{r7, lr}
 800043e:	b088      	sub	sp, #32
 8000440:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __GPIOC_CLK_ENABLE();
 8000442:	4b24      	ldr	r3, [pc, #144]	@ (80004d4 <MX_GPIO_Init+0x98>)
 8000444:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000446:	4a23      	ldr	r2, [pc, #140]	@ (80004d4 <MX_GPIO_Init+0x98>)
 8000448:	f043 0304 	orr.w	r3, r3, #4
 800044c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800044e:	4b21      	ldr	r3, [pc, #132]	@ (80004d4 <MX_GPIO_Init+0x98>)
 8000450:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000452:	f003 0304 	and.w	r3, r3, #4
 8000456:	60bb      	str	r3, [r7, #8]
 8000458:	68bb      	ldr	r3, [r7, #8]
  __GPIOA_CLK_ENABLE();
 800045a:	4b1e      	ldr	r3, [pc, #120]	@ (80004d4 <MX_GPIO_Init+0x98>)
 800045c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800045e:	4a1d      	ldr	r2, [pc, #116]	@ (80004d4 <MX_GPIO_Init+0x98>)
 8000460:	f043 0301 	orr.w	r3, r3, #1
 8000464:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000466:	4b1b      	ldr	r3, [pc, #108]	@ (80004d4 <MX_GPIO_Init+0x98>)
 8000468:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800046a:	f003 0301 	and.w	r3, r3, #1
 800046e:	607b      	str	r3, [r7, #4]
 8000470:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000472:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000476:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000478:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 800047c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800047e:	2300      	movs	r3, #0
 8000480:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000482:	f107 030c 	add.w	r3, r7, #12
 8000486:	4619      	mov	r1, r3
 8000488:	4813      	ldr	r0, [pc, #76]	@ (80004d8 <MX_GPIO_Init+0x9c>)
 800048a:	f000 fa6b 	bl	8000964 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800048e:	2320      	movs	r3, #32
 8000490:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000492:	2301      	movs	r3, #1
 8000494:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000496:	2300      	movs	r3, #0
 8000498:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 800049a:	2303      	movs	r3, #3
 800049c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800049e:	f107 030c 	add.w	r3, r7, #12
 80004a2:	4619      	mov	r1, r3
 80004a4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80004a8:	f000 fa5c 	bl	8000964 <HAL_GPIO_Init>

  /*Configure GPIOC pin8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 80004ac:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80004b0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80004b2:	2301      	movs	r3, #1
 80004b4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004b6:	2300      	movs	r3, #0
 80004b8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 80004ba:	2303      	movs	r3, #3
 80004bc:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80004be:	f107 030c 	add.w	r3, r7, #12
 80004c2:	4619      	mov	r1, r3
 80004c4:	4804      	ldr	r0, [pc, #16]	@ (80004d8 <MX_GPIO_Init+0x9c>)
 80004c6:	f000 fa4d 	bl	8000964 <HAL_GPIO_Init>

}
 80004ca:	bf00      	nop
 80004cc:	3720      	adds	r7, #32
 80004ce:	46bd      	mov	sp, r7
 80004d0:	bd80      	pop	{r7, pc}
 80004d2:	bf00      	nop
 80004d4:	40021000 	.word	0x40021000
 80004d8:	48000800 	.word	0x48000800

080004dc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80004dc:	b480      	push	{r7}
 80004de:	b083      	sub	sp, #12
 80004e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80004e2:	4b0f      	ldr	r3, [pc, #60]	@ (8000520 <HAL_MspInit+0x44>)
 80004e4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80004e6:	4a0e      	ldr	r2, [pc, #56]	@ (8000520 <HAL_MspInit+0x44>)
 80004e8:	f043 0301 	orr.w	r3, r3, #1
 80004ec:	6613      	str	r3, [r2, #96]	@ 0x60
 80004ee:	4b0c      	ldr	r3, [pc, #48]	@ (8000520 <HAL_MspInit+0x44>)
 80004f0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80004f2:	f003 0301 	and.w	r3, r3, #1
 80004f6:	607b      	str	r3, [r7, #4]
 80004f8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80004fa:	4b09      	ldr	r3, [pc, #36]	@ (8000520 <HAL_MspInit+0x44>)
 80004fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80004fe:	4a08      	ldr	r2, [pc, #32]	@ (8000520 <HAL_MspInit+0x44>)
 8000500:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000504:	6593      	str	r3, [r2, #88]	@ 0x58
 8000506:	4b06      	ldr	r3, [pc, #24]	@ (8000520 <HAL_MspInit+0x44>)
 8000508:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800050a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800050e:	603b      	str	r3, [r7, #0]
 8000510:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000512:	bf00      	nop
 8000514:	370c      	adds	r7, #12
 8000516:	46bd      	mov	sp, r7
 8000518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800051c:	4770      	bx	lr
 800051e:	bf00      	nop
 8000520:	40021000 	.word	0x40021000

08000524 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000524:	b480      	push	{r7}
 8000526:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000528:	bf00      	nop
 800052a:	e7fd      	b.n	8000528 <NMI_Handler+0x4>

0800052c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800052c:	b480      	push	{r7}
 800052e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000530:	bf00      	nop
 8000532:	e7fd      	b.n	8000530 <HardFault_Handler+0x4>

08000534 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000534:	b480      	push	{r7}
 8000536:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000538:	bf00      	nop
 800053a:	e7fd      	b.n	8000538 <MemManage_Handler+0x4>

0800053c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800053c:	b480      	push	{r7}
 800053e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000540:	bf00      	nop
 8000542:	e7fd      	b.n	8000540 <BusFault_Handler+0x4>

08000544 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000544:	b480      	push	{r7}
 8000546:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000548:	bf00      	nop
 800054a:	e7fd      	b.n	8000548 <UsageFault_Handler+0x4>

0800054c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800054c:	b480      	push	{r7}
 800054e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000550:	bf00      	nop
 8000552:	46bd      	mov	sp, r7
 8000554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000558:	4770      	bx	lr

0800055a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800055a:	b480      	push	{r7}
 800055c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800055e:	bf00      	nop
 8000560:	46bd      	mov	sp, r7
 8000562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000566:	4770      	bx	lr

08000568 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000568:	b480      	push	{r7}
 800056a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800056c:	bf00      	nop
 800056e:	46bd      	mov	sp, r7
 8000570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000574:	4770      	bx	lr

08000576 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000576:	b580      	push	{r7, lr}
 8000578:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800057a:	f000 f8a5 	bl	80006c8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800057e:	bf00      	nop
 8000580:	bd80      	pop	{r7, pc}
	...

08000584 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8000584:	b580      	push	{r7, lr}
 8000586:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8000588:	4802      	ldr	r0, [pc, #8]	@ (8000594 <TIM3_IRQHandler+0x10>)
 800058a:	f001 fae3 	bl	8001b54 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800058e:	bf00      	nop
 8000590:	bd80      	pop	{r7, pc}
 8000592:	bf00      	nop
 8000594:	20000028 	.word	0x20000028

08000598 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000598:	b480      	push	{r7}
 800059a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 800059c:	4b06      	ldr	r3, [pc, #24]	@ (80005b8 <SystemInit+0x20>)
 800059e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80005a2:	4a05      	ldr	r2, [pc, #20]	@ (80005b8 <SystemInit+0x20>)
 80005a4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80005a8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 80005ac:	bf00      	nop
 80005ae:	46bd      	mov	sp, r7
 80005b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005b4:	4770      	bx	lr
 80005b6:	bf00      	nop
 80005b8:	e000ed00 	.word	0xe000ed00

080005bc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80005bc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80005f4 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80005c0:	f7ff ffea 	bl	8000598 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80005c4:	480c      	ldr	r0, [pc, #48]	@ (80005f8 <LoopForever+0x6>)
  ldr r1, =_edata
 80005c6:	490d      	ldr	r1, [pc, #52]	@ (80005fc <LoopForever+0xa>)
  ldr r2, =_sidata
 80005c8:	4a0d      	ldr	r2, [pc, #52]	@ (8000600 <LoopForever+0xe>)
  movs r3, #0
 80005ca:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80005cc:	e002      	b.n	80005d4 <LoopCopyDataInit>

080005ce <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80005ce:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80005d0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80005d2:	3304      	adds	r3, #4

080005d4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80005d4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80005d6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80005d8:	d3f9      	bcc.n	80005ce <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80005da:	4a0a      	ldr	r2, [pc, #40]	@ (8000604 <LoopForever+0x12>)
  ldr r4, =_ebss
 80005dc:	4c0a      	ldr	r4, [pc, #40]	@ (8000608 <LoopForever+0x16>)
  movs r3, #0
 80005de:	2300      	movs	r3, #0
  b LoopFillZerobss
 80005e0:	e001      	b.n	80005e6 <LoopFillZerobss>

080005e2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80005e2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80005e4:	3204      	adds	r2, #4

080005e6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80005e6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80005e8:	d3fb      	bcc.n	80005e2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80005ea:	f001 ff67 	bl	80024bc <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80005ee:	f7ff fdeb 	bl	80001c8 <main>

080005f2 <LoopForever>:

LoopForever:
    b LoopForever
 80005f2:	e7fe      	b.n	80005f2 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80005f4:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80005f8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80005fc:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000600:	08002564 	.word	0x08002564
  ldr r2, =_sbss
 8000604:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000608:	200000c4 	.word	0x200000c4

0800060c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800060c:	e7fe      	b.n	800060c <ADC1_2_IRQHandler>
	...

08000610 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000610:	b580      	push	{r7, lr}
 8000612:	b082      	sub	sp, #8
 8000614:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000616:	2300      	movs	r3, #0
 8000618:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800061a:	4b0c      	ldr	r3, [pc, #48]	@ (800064c <HAL_Init+0x3c>)
 800061c:	681b      	ldr	r3, [r3, #0]
 800061e:	4a0b      	ldr	r2, [pc, #44]	@ (800064c <HAL_Init+0x3c>)
 8000620:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000624:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000626:	2003      	movs	r0, #3
 8000628:	f000 f93e 	bl	80008a8 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800062c:	2000      	movs	r0, #0
 800062e:	f000 f80f 	bl	8000650 <HAL_InitTick>
 8000632:	4603      	mov	r3, r0
 8000634:	2b00      	cmp	r3, #0
 8000636:	d002      	beq.n	800063e <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8000638:	2301      	movs	r3, #1
 800063a:	71fb      	strb	r3, [r7, #7]
 800063c:	e001      	b.n	8000642 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800063e:	f7ff ff4d 	bl	80004dc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000642:	79fb      	ldrb	r3, [r7, #7]
}
 8000644:	4618      	mov	r0, r3
 8000646:	3708      	adds	r7, #8
 8000648:	46bd      	mov	sp, r7
 800064a:	bd80      	pop	{r7, pc}
 800064c:	40022000 	.word	0x40022000

08000650 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000650:	b580      	push	{r7, lr}
 8000652:	b084      	sub	sp, #16
 8000654:	af00      	add	r7, sp, #0
 8000656:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000658:	2300      	movs	r3, #0
 800065a:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 800065c:	4b17      	ldr	r3, [pc, #92]	@ (80006bc <HAL_InitTick+0x6c>)
 800065e:	781b      	ldrb	r3, [r3, #0]
 8000660:	2b00      	cmp	r3, #0
 8000662:	d023      	beq.n	80006ac <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000664:	4b16      	ldr	r3, [pc, #88]	@ (80006c0 <HAL_InitTick+0x70>)
 8000666:	681a      	ldr	r2, [r3, #0]
 8000668:	4b14      	ldr	r3, [pc, #80]	@ (80006bc <HAL_InitTick+0x6c>)
 800066a:	781b      	ldrb	r3, [r3, #0]
 800066c:	4619      	mov	r1, r3
 800066e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000672:	fbb3 f3f1 	udiv	r3, r3, r1
 8000676:	fbb2 f3f3 	udiv	r3, r2, r3
 800067a:	4618      	mov	r0, r3
 800067c:	f000 f949 	bl	8000912 <HAL_SYSTICK_Config>
 8000680:	4603      	mov	r3, r0
 8000682:	2b00      	cmp	r3, #0
 8000684:	d10f      	bne.n	80006a6 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000686:	687b      	ldr	r3, [r7, #4]
 8000688:	2b0f      	cmp	r3, #15
 800068a:	d809      	bhi.n	80006a0 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800068c:	2200      	movs	r2, #0
 800068e:	6879      	ldr	r1, [r7, #4]
 8000690:	f04f 30ff 	mov.w	r0, #4294967295
 8000694:	f000 f913 	bl	80008be <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000698:	4a0a      	ldr	r2, [pc, #40]	@ (80006c4 <HAL_InitTick+0x74>)
 800069a:	687b      	ldr	r3, [r7, #4]
 800069c:	6013      	str	r3, [r2, #0]
 800069e:	e007      	b.n	80006b0 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80006a0:	2301      	movs	r3, #1
 80006a2:	73fb      	strb	r3, [r7, #15]
 80006a4:	e004      	b.n	80006b0 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80006a6:	2301      	movs	r3, #1
 80006a8:	73fb      	strb	r3, [r7, #15]
 80006aa:	e001      	b.n	80006b0 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80006ac:	2301      	movs	r3, #1
 80006ae:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80006b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80006b2:	4618      	mov	r0, r3
 80006b4:	3710      	adds	r7, #16
 80006b6:	46bd      	mov	sp, r7
 80006b8:	bd80      	pop	{r7, pc}
 80006ba:	bf00      	nop
 80006bc:	20000008 	.word	0x20000008
 80006c0:	20000000 	.word	0x20000000
 80006c4:	20000004 	.word	0x20000004

080006c8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80006c8:	b480      	push	{r7}
 80006ca:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80006cc:	4b06      	ldr	r3, [pc, #24]	@ (80006e8 <HAL_IncTick+0x20>)
 80006ce:	781b      	ldrb	r3, [r3, #0]
 80006d0:	461a      	mov	r2, r3
 80006d2:	4b06      	ldr	r3, [pc, #24]	@ (80006ec <HAL_IncTick+0x24>)
 80006d4:	681b      	ldr	r3, [r3, #0]
 80006d6:	4413      	add	r3, r2
 80006d8:	4a04      	ldr	r2, [pc, #16]	@ (80006ec <HAL_IncTick+0x24>)
 80006da:	6013      	str	r3, [r2, #0]
}
 80006dc:	bf00      	nop
 80006de:	46bd      	mov	sp, r7
 80006e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006e4:	4770      	bx	lr
 80006e6:	bf00      	nop
 80006e8:	20000008 	.word	0x20000008
 80006ec:	200000c0 	.word	0x200000c0

080006f0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80006f0:	b480      	push	{r7}
 80006f2:	af00      	add	r7, sp, #0
  return uwTick;
 80006f4:	4b03      	ldr	r3, [pc, #12]	@ (8000704 <HAL_GetTick+0x14>)
 80006f6:	681b      	ldr	r3, [r3, #0]
}
 80006f8:	4618      	mov	r0, r3
 80006fa:	46bd      	mov	sp, r7
 80006fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000700:	4770      	bx	lr
 8000702:	bf00      	nop
 8000704:	200000c0 	.word	0x200000c0

08000708 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000708:	b480      	push	{r7}
 800070a:	b085      	sub	sp, #20
 800070c:	af00      	add	r7, sp, #0
 800070e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000710:	687b      	ldr	r3, [r7, #4]
 8000712:	f003 0307 	and.w	r3, r3, #7
 8000716:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000718:	4b0c      	ldr	r3, [pc, #48]	@ (800074c <__NVIC_SetPriorityGrouping+0x44>)
 800071a:	68db      	ldr	r3, [r3, #12]
 800071c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800071e:	68ba      	ldr	r2, [r7, #8]
 8000720:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000724:	4013      	ands	r3, r2
 8000726:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000728:	68fb      	ldr	r3, [r7, #12]
 800072a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800072c:	68bb      	ldr	r3, [r7, #8]
 800072e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000730:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000734:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000738:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800073a:	4a04      	ldr	r2, [pc, #16]	@ (800074c <__NVIC_SetPriorityGrouping+0x44>)
 800073c:	68bb      	ldr	r3, [r7, #8]
 800073e:	60d3      	str	r3, [r2, #12]
}
 8000740:	bf00      	nop
 8000742:	3714      	adds	r7, #20
 8000744:	46bd      	mov	sp, r7
 8000746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800074a:	4770      	bx	lr
 800074c:	e000ed00 	.word	0xe000ed00

08000750 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000750:	b480      	push	{r7}
 8000752:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000754:	4b04      	ldr	r3, [pc, #16]	@ (8000768 <__NVIC_GetPriorityGrouping+0x18>)
 8000756:	68db      	ldr	r3, [r3, #12]
 8000758:	0a1b      	lsrs	r3, r3, #8
 800075a:	f003 0307 	and.w	r3, r3, #7
}
 800075e:	4618      	mov	r0, r3
 8000760:	46bd      	mov	sp, r7
 8000762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000766:	4770      	bx	lr
 8000768:	e000ed00 	.word	0xe000ed00

0800076c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800076c:	b480      	push	{r7}
 800076e:	b083      	sub	sp, #12
 8000770:	af00      	add	r7, sp, #0
 8000772:	4603      	mov	r3, r0
 8000774:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000776:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800077a:	2b00      	cmp	r3, #0
 800077c:	db0b      	blt.n	8000796 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800077e:	79fb      	ldrb	r3, [r7, #7]
 8000780:	f003 021f 	and.w	r2, r3, #31
 8000784:	4907      	ldr	r1, [pc, #28]	@ (80007a4 <__NVIC_EnableIRQ+0x38>)
 8000786:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800078a:	095b      	lsrs	r3, r3, #5
 800078c:	2001      	movs	r0, #1
 800078e:	fa00 f202 	lsl.w	r2, r0, r2
 8000792:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000796:	bf00      	nop
 8000798:	370c      	adds	r7, #12
 800079a:	46bd      	mov	sp, r7
 800079c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007a0:	4770      	bx	lr
 80007a2:	bf00      	nop
 80007a4:	e000e100 	.word	0xe000e100

080007a8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80007a8:	b480      	push	{r7}
 80007aa:	b083      	sub	sp, #12
 80007ac:	af00      	add	r7, sp, #0
 80007ae:	4603      	mov	r3, r0
 80007b0:	6039      	str	r1, [r7, #0]
 80007b2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80007b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007b8:	2b00      	cmp	r3, #0
 80007ba:	db0a      	blt.n	80007d2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80007bc:	683b      	ldr	r3, [r7, #0]
 80007be:	b2da      	uxtb	r2, r3
 80007c0:	490c      	ldr	r1, [pc, #48]	@ (80007f4 <__NVIC_SetPriority+0x4c>)
 80007c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007c6:	0112      	lsls	r2, r2, #4
 80007c8:	b2d2      	uxtb	r2, r2
 80007ca:	440b      	add	r3, r1
 80007cc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80007d0:	e00a      	b.n	80007e8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80007d2:	683b      	ldr	r3, [r7, #0]
 80007d4:	b2da      	uxtb	r2, r3
 80007d6:	4908      	ldr	r1, [pc, #32]	@ (80007f8 <__NVIC_SetPriority+0x50>)
 80007d8:	79fb      	ldrb	r3, [r7, #7]
 80007da:	f003 030f 	and.w	r3, r3, #15
 80007de:	3b04      	subs	r3, #4
 80007e0:	0112      	lsls	r2, r2, #4
 80007e2:	b2d2      	uxtb	r2, r2
 80007e4:	440b      	add	r3, r1
 80007e6:	761a      	strb	r2, [r3, #24]
}
 80007e8:	bf00      	nop
 80007ea:	370c      	adds	r7, #12
 80007ec:	46bd      	mov	sp, r7
 80007ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007f2:	4770      	bx	lr
 80007f4:	e000e100 	.word	0xe000e100
 80007f8:	e000ed00 	.word	0xe000ed00

080007fc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80007fc:	b480      	push	{r7}
 80007fe:	b089      	sub	sp, #36	@ 0x24
 8000800:	af00      	add	r7, sp, #0
 8000802:	60f8      	str	r0, [r7, #12]
 8000804:	60b9      	str	r1, [r7, #8]
 8000806:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000808:	68fb      	ldr	r3, [r7, #12]
 800080a:	f003 0307 	and.w	r3, r3, #7
 800080e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000810:	69fb      	ldr	r3, [r7, #28]
 8000812:	f1c3 0307 	rsb	r3, r3, #7
 8000816:	2b04      	cmp	r3, #4
 8000818:	bf28      	it	cs
 800081a:	2304      	movcs	r3, #4
 800081c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800081e:	69fb      	ldr	r3, [r7, #28]
 8000820:	3304      	adds	r3, #4
 8000822:	2b06      	cmp	r3, #6
 8000824:	d902      	bls.n	800082c <NVIC_EncodePriority+0x30>
 8000826:	69fb      	ldr	r3, [r7, #28]
 8000828:	3b03      	subs	r3, #3
 800082a:	e000      	b.n	800082e <NVIC_EncodePriority+0x32>
 800082c:	2300      	movs	r3, #0
 800082e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000830:	f04f 32ff 	mov.w	r2, #4294967295
 8000834:	69bb      	ldr	r3, [r7, #24]
 8000836:	fa02 f303 	lsl.w	r3, r2, r3
 800083a:	43da      	mvns	r2, r3
 800083c:	68bb      	ldr	r3, [r7, #8]
 800083e:	401a      	ands	r2, r3
 8000840:	697b      	ldr	r3, [r7, #20]
 8000842:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000844:	f04f 31ff 	mov.w	r1, #4294967295
 8000848:	697b      	ldr	r3, [r7, #20]
 800084a:	fa01 f303 	lsl.w	r3, r1, r3
 800084e:	43d9      	mvns	r1, r3
 8000850:	687b      	ldr	r3, [r7, #4]
 8000852:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000854:	4313      	orrs	r3, r2
         );
}
 8000856:	4618      	mov	r0, r3
 8000858:	3724      	adds	r7, #36	@ 0x24
 800085a:	46bd      	mov	sp, r7
 800085c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000860:	4770      	bx	lr
	...

08000864 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000864:	b580      	push	{r7, lr}
 8000866:	b082      	sub	sp, #8
 8000868:	af00      	add	r7, sp, #0
 800086a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800086c:	687b      	ldr	r3, [r7, #4]
 800086e:	3b01      	subs	r3, #1
 8000870:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000874:	d301      	bcc.n	800087a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000876:	2301      	movs	r3, #1
 8000878:	e00f      	b.n	800089a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800087a:	4a0a      	ldr	r2, [pc, #40]	@ (80008a4 <SysTick_Config+0x40>)
 800087c:	687b      	ldr	r3, [r7, #4]
 800087e:	3b01      	subs	r3, #1
 8000880:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000882:	210f      	movs	r1, #15
 8000884:	f04f 30ff 	mov.w	r0, #4294967295
 8000888:	f7ff ff8e 	bl	80007a8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800088c:	4b05      	ldr	r3, [pc, #20]	@ (80008a4 <SysTick_Config+0x40>)
 800088e:	2200      	movs	r2, #0
 8000890:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000892:	4b04      	ldr	r3, [pc, #16]	@ (80008a4 <SysTick_Config+0x40>)
 8000894:	2207      	movs	r2, #7
 8000896:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000898:	2300      	movs	r3, #0
}
 800089a:	4618      	mov	r0, r3
 800089c:	3708      	adds	r7, #8
 800089e:	46bd      	mov	sp, r7
 80008a0:	bd80      	pop	{r7, pc}
 80008a2:	bf00      	nop
 80008a4:	e000e010 	.word	0xe000e010

080008a8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80008a8:	b580      	push	{r7, lr}
 80008aa:	b082      	sub	sp, #8
 80008ac:	af00      	add	r7, sp, #0
 80008ae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80008b0:	6878      	ldr	r0, [r7, #4]
 80008b2:	f7ff ff29 	bl	8000708 <__NVIC_SetPriorityGrouping>
}
 80008b6:	bf00      	nop
 80008b8:	3708      	adds	r7, #8
 80008ba:	46bd      	mov	sp, r7
 80008bc:	bd80      	pop	{r7, pc}

080008be <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80008be:	b580      	push	{r7, lr}
 80008c0:	b086      	sub	sp, #24
 80008c2:	af00      	add	r7, sp, #0
 80008c4:	4603      	mov	r3, r0
 80008c6:	60b9      	str	r1, [r7, #8]
 80008c8:	607a      	str	r2, [r7, #4]
 80008ca:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80008cc:	2300      	movs	r3, #0
 80008ce:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80008d0:	f7ff ff3e 	bl	8000750 <__NVIC_GetPriorityGrouping>
 80008d4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80008d6:	687a      	ldr	r2, [r7, #4]
 80008d8:	68b9      	ldr	r1, [r7, #8]
 80008da:	6978      	ldr	r0, [r7, #20]
 80008dc:	f7ff ff8e 	bl	80007fc <NVIC_EncodePriority>
 80008e0:	4602      	mov	r2, r0
 80008e2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80008e6:	4611      	mov	r1, r2
 80008e8:	4618      	mov	r0, r3
 80008ea:	f7ff ff5d 	bl	80007a8 <__NVIC_SetPriority>
}
 80008ee:	bf00      	nop
 80008f0:	3718      	adds	r7, #24
 80008f2:	46bd      	mov	sp, r7
 80008f4:	bd80      	pop	{r7, pc}

080008f6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80008f6:	b580      	push	{r7, lr}
 80008f8:	b082      	sub	sp, #8
 80008fa:	af00      	add	r7, sp, #0
 80008fc:	4603      	mov	r3, r0
 80008fe:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000900:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000904:	4618      	mov	r0, r3
 8000906:	f7ff ff31 	bl	800076c <__NVIC_EnableIRQ>
}
 800090a:	bf00      	nop
 800090c:	3708      	adds	r7, #8
 800090e:	46bd      	mov	sp, r7
 8000910:	bd80      	pop	{r7, pc}

08000912 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000912:	b580      	push	{r7, lr}
 8000914:	b082      	sub	sp, #8
 8000916:	af00      	add	r7, sp, #0
 8000918:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800091a:	6878      	ldr	r0, [r7, #4]
 800091c:	f7ff ffa2 	bl	8000864 <SysTick_Config>
 8000920:	4603      	mov	r3, r0
}
 8000922:	4618      	mov	r0, r3
 8000924:	3708      	adds	r7, #8
 8000926:	46bd      	mov	sp, r7
 8000928:	bd80      	pop	{r7, pc}
	...

0800092c <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 800092c:	b480      	push	{r7}
 800092e:	b083      	sub	sp, #12
 8000930:	af00      	add	r7, sp, #0
 8000932:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8000934:	687b      	ldr	r3, [r7, #4]
 8000936:	2b04      	cmp	r3, #4
 8000938:	d106      	bne.n	8000948 <HAL_SYSTICK_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 800093a:	4b09      	ldr	r3, [pc, #36]	@ (8000960 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 800093c:	681b      	ldr	r3, [r3, #0]
 800093e:	4a08      	ldr	r2, [pc, #32]	@ (8000960 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8000940:	f043 0304 	orr.w	r3, r3, #4
 8000944:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 8000946:	e005      	b.n	8000954 <HAL_SYSTICK_CLKSourceConfig+0x28>
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8000948:	4b05      	ldr	r3, [pc, #20]	@ (8000960 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 800094a:	681b      	ldr	r3, [r3, #0]
 800094c:	4a04      	ldr	r2, [pc, #16]	@ (8000960 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 800094e:	f023 0304 	bic.w	r3, r3, #4
 8000952:	6013      	str	r3, [r2, #0]
}
 8000954:	bf00      	nop
 8000956:	370c      	adds	r7, #12
 8000958:	46bd      	mov	sp, r7
 800095a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800095e:	4770      	bx	lr
 8000960:	e000e010 	.word	0xe000e010

08000964 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000964:	b480      	push	{r7}
 8000966:	b087      	sub	sp, #28
 8000968:	af00      	add	r7, sp, #0
 800096a:	6078      	str	r0, [r7, #4]
 800096c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800096e:	2300      	movs	r3, #0
 8000970:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000972:	e17f      	b.n	8000c74 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000974:	683b      	ldr	r3, [r7, #0]
 8000976:	681a      	ldr	r2, [r3, #0]
 8000978:	2101      	movs	r1, #1
 800097a:	697b      	ldr	r3, [r7, #20]
 800097c:	fa01 f303 	lsl.w	r3, r1, r3
 8000980:	4013      	ands	r3, r2
 8000982:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000984:	68fb      	ldr	r3, [r7, #12]
 8000986:	2b00      	cmp	r3, #0
 8000988:	f000 8171 	beq.w	8000c6e <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800098c:	683b      	ldr	r3, [r7, #0]
 800098e:	685b      	ldr	r3, [r3, #4]
 8000990:	f003 0303 	and.w	r3, r3, #3
 8000994:	2b01      	cmp	r3, #1
 8000996:	d005      	beq.n	80009a4 <HAL_GPIO_Init+0x40>
 8000998:	683b      	ldr	r3, [r7, #0]
 800099a:	685b      	ldr	r3, [r3, #4]
 800099c:	f003 0303 	and.w	r3, r3, #3
 80009a0:	2b02      	cmp	r3, #2
 80009a2:	d130      	bne.n	8000a06 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80009a4:	687b      	ldr	r3, [r7, #4]
 80009a6:	689b      	ldr	r3, [r3, #8]
 80009a8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80009aa:	697b      	ldr	r3, [r7, #20]
 80009ac:	005b      	lsls	r3, r3, #1
 80009ae:	2203      	movs	r2, #3
 80009b0:	fa02 f303 	lsl.w	r3, r2, r3
 80009b4:	43db      	mvns	r3, r3
 80009b6:	693a      	ldr	r2, [r7, #16]
 80009b8:	4013      	ands	r3, r2
 80009ba:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80009bc:	683b      	ldr	r3, [r7, #0]
 80009be:	68da      	ldr	r2, [r3, #12]
 80009c0:	697b      	ldr	r3, [r7, #20]
 80009c2:	005b      	lsls	r3, r3, #1
 80009c4:	fa02 f303 	lsl.w	r3, r2, r3
 80009c8:	693a      	ldr	r2, [r7, #16]
 80009ca:	4313      	orrs	r3, r2
 80009cc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80009ce:	687b      	ldr	r3, [r7, #4]
 80009d0:	693a      	ldr	r2, [r7, #16]
 80009d2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80009d4:	687b      	ldr	r3, [r7, #4]
 80009d6:	685b      	ldr	r3, [r3, #4]
 80009d8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80009da:	2201      	movs	r2, #1
 80009dc:	697b      	ldr	r3, [r7, #20]
 80009de:	fa02 f303 	lsl.w	r3, r2, r3
 80009e2:	43db      	mvns	r3, r3
 80009e4:	693a      	ldr	r2, [r7, #16]
 80009e6:	4013      	ands	r3, r2
 80009e8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80009ea:	683b      	ldr	r3, [r7, #0]
 80009ec:	685b      	ldr	r3, [r3, #4]
 80009ee:	091b      	lsrs	r3, r3, #4
 80009f0:	f003 0201 	and.w	r2, r3, #1
 80009f4:	697b      	ldr	r3, [r7, #20]
 80009f6:	fa02 f303 	lsl.w	r3, r2, r3
 80009fa:	693a      	ldr	r2, [r7, #16]
 80009fc:	4313      	orrs	r3, r2
 80009fe:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000a00:	687b      	ldr	r3, [r7, #4]
 8000a02:	693a      	ldr	r2, [r7, #16]
 8000a04:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8000a06:	683b      	ldr	r3, [r7, #0]
 8000a08:	685b      	ldr	r3, [r3, #4]
 8000a0a:	f003 0303 	and.w	r3, r3, #3
 8000a0e:	2b03      	cmp	r3, #3
 8000a10:	d118      	bne.n	8000a44 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8000a12:	687b      	ldr	r3, [r7, #4]
 8000a14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000a16:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8000a18:	2201      	movs	r2, #1
 8000a1a:	697b      	ldr	r3, [r7, #20]
 8000a1c:	fa02 f303 	lsl.w	r3, r2, r3
 8000a20:	43db      	mvns	r3, r3
 8000a22:	693a      	ldr	r2, [r7, #16]
 8000a24:	4013      	ands	r3, r2
 8000a26:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8000a28:	683b      	ldr	r3, [r7, #0]
 8000a2a:	685b      	ldr	r3, [r3, #4]
 8000a2c:	08db      	lsrs	r3, r3, #3
 8000a2e:	f003 0201 	and.w	r2, r3, #1
 8000a32:	697b      	ldr	r3, [r7, #20]
 8000a34:	fa02 f303 	lsl.w	r3, r2, r3
 8000a38:	693a      	ldr	r2, [r7, #16]
 8000a3a:	4313      	orrs	r3, r2
 8000a3c:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8000a3e:	687b      	ldr	r3, [r7, #4]
 8000a40:	693a      	ldr	r2, [r7, #16]
 8000a42:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000a44:	683b      	ldr	r3, [r7, #0]
 8000a46:	685b      	ldr	r3, [r3, #4]
 8000a48:	f003 0303 	and.w	r3, r3, #3
 8000a4c:	2b03      	cmp	r3, #3
 8000a4e:	d017      	beq.n	8000a80 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8000a50:	687b      	ldr	r3, [r7, #4]
 8000a52:	68db      	ldr	r3, [r3, #12]
 8000a54:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000a56:	697b      	ldr	r3, [r7, #20]
 8000a58:	005b      	lsls	r3, r3, #1
 8000a5a:	2203      	movs	r2, #3
 8000a5c:	fa02 f303 	lsl.w	r3, r2, r3
 8000a60:	43db      	mvns	r3, r3
 8000a62:	693a      	ldr	r2, [r7, #16]
 8000a64:	4013      	ands	r3, r2
 8000a66:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000a68:	683b      	ldr	r3, [r7, #0]
 8000a6a:	689a      	ldr	r2, [r3, #8]
 8000a6c:	697b      	ldr	r3, [r7, #20]
 8000a6e:	005b      	lsls	r3, r3, #1
 8000a70:	fa02 f303 	lsl.w	r3, r2, r3
 8000a74:	693a      	ldr	r2, [r7, #16]
 8000a76:	4313      	orrs	r3, r2
 8000a78:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000a7a:	687b      	ldr	r3, [r7, #4]
 8000a7c:	693a      	ldr	r2, [r7, #16]
 8000a7e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000a80:	683b      	ldr	r3, [r7, #0]
 8000a82:	685b      	ldr	r3, [r3, #4]
 8000a84:	f003 0303 	and.w	r3, r3, #3
 8000a88:	2b02      	cmp	r3, #2
 8000a8a:	d123      	bne.n	8000ad4 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000a8c:	697b      	ldr	r3, [r7, #20]
 8000a8e:	08da      	lsrs	r2, r3, #3
 8000a90:	687b      	ldr	r3, [r7, #4]
 8000a92:	3208      	adds	r2, #8
 8000a94:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000a98:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000a9a:	697b      	ldr	r3, [r7, #20]
 8000a9c:	f003 0307 	and.w	r3, r3, #7
 8000aa0:	009b      	lsls	r3, r3, #2
 8000aa2:	220f      	movs	r2, #15
 8000aa4:	fa02 f303 	lsl.w	r3, r2, r3
 8000aa8:	43db      	mvns	r3, r3
 8000aaa:	693a      	ldr	r2, [r7, #16]
 8000aac:	4013      	ands	r3, r2
 8000aae:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000ab0:	683b      	ldr	r3, [r7, #0]
 8000ab2:	691a      	ldr	r2, [r3, #16]
 8000ab4:	697b      	ldr	r3, [r7, #20]
 8000ab6:	f003 0307 	and.w	r3, r3, #7
 8000aba:	009b      	lsls	r3, r3, #2
 8000abc:	fa02 f303 	lsl.w	r3, r2, r3
 8000ac0:	693a      	ldr	r2, [r7, #16]
 8000ac2:	4313      	orrs	r3, r2
 8000ac4:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000ac6:	697b      	ldr	r3, [r7, #20]
 8000ac8:	08da      	lsrs	r2, r3, #3
 8000aca:	687b      	ldr	r3, [r7, #4]
 8000acc:	3208      	adds	r2, #8
 8000ace:	6939      	ldr	r1, [r7, #16]
 8000ad0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000ad4:	687b      	ldr	r3, [r7, #4]
 8000ad6:	681b      	ldr	r3, [r3, #0]
 8000ad8:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8000ada:	697b      	ldr	r3, [r7, #20]
 8000adc:	005b      	lsls	r3, r3, #1
 8000ade:	2203      	movs	r2, #3
 8000ae0:	fa02 f303 	lsl.w	r3, r2, r3
 8000ae4:	43db      	mvns	r3, r3
 8000ae6:	693a      	ldr	r2, [r7, #16]
 8000ae8:	4013      	ands	r3, r2
 8000aea:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000aec:	683b      	ldr	r3, [r7, #0]
 8000aee:	685b      	ldr	r3, [r3, #4]
 8000af0:	f003 0203 	and.w	r2, r3, #3
 8000af4:	697b      	ldr	r3, [r7, #20]
 8000af6:	005b      	lsls	r3, r3, #1
 8000af8:	fa02 f303 	lsl.w	r3, r2, r3
 8000afc:	693a      	ldr	r2, [r7, #16]
 8000afe:	4313      	orrs	r3, r2
 8000b00:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000b02:	687b      	ldr	r3, [r7, #4]
 8000b04:	693a      	ldr	r2, [r7, #16]
 8000b06:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000b08:	683b      	ldr	r3, [r7, #0]
 8000b0a:	685b      	ldr	r3, [r3, #4]
 8000b0c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8000b10:	2b00      	cmp	r3, #0
 8000b12:	f000 80ac 	beq.w	8000c6e <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b16:	4b5f      	ldr	r3, [pc, #380]	@ (8000c94 <HAL_GPIO_Init+0x330>)
 8000b18:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000b1a:	4a5e      	ldr	r2, [pc, #376]	@ (8000c94 <HAL_GPIO_Init+0x330>)
 8000b1c:	f043 0301 	orr.w	r3, r3, #1
 8000b20:	6613      	str	r3, [r2, #96]	@ 0x60
 8000b22:	4b5c      	ldr	r3, [pc, #368]	@ (8000c94 <HAL_GPIO_Init+0x330>)
 8000b24:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000b26:	f003 0301 	and.w	r3, r3, #1
 8000b2a:	60bb      	str	r3, [r7, #8]
 8000b2c:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000b2e:	4a5a      	ldr	r2, [pc, #360]	@ (8000c98 <HAL_GPIO_Init+0x334>)
 8000b30:	697b      	ldr	r3, [r7, #20]
 8000b32:	089b      	lsrs	r3, r3, #2
 8000b34:	3302      	adds	r3, #2
 8000b36:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000b3a:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000b3c:	697b      	ldr	r3, [r7, #20]
 8000b3e:	f003 0303 	and.w	r3, r3, #3
 8000b42:	009b      	lsls	r3, r3, #2
 8000b44:	220f      	movs	r2, #15
 8000b46:	fa02 f303 	lsl.w	r3, r2, r3
 8000b4a:	43db      	mvns	r3, r3
 8000b4c:	693a      	ldr	r2, [r7, #16]
 8000b4e:	4013      	ands	r3, r2
 8000b50:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000b52:	687b      	ldr	r3, [r7, #4]
 8000b54:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8000b58:	d025      	beq.n	8000ba6 <HAL_GPIO_Init+0x242>
 8000b5a:	687b      	ldr	r3, [r7, #4]
 8000b5c:	4a4f      	ldr	r2, [pc, #316]	@ (8000c9c <HAL_GPIO_Init+0x338>)
 8000b5e:	4293      	cmp	r3, r2
 8000b60:	d01f      	beq.n	8000ba2 <HAL_GPIO_Init+0x23e>
 8000b62:	687b      	ldr	r3, [r7, #4]
 8000b64:	4a4e      	ldr	r2, [pc, #312]	@ (8000ca0 <HAL_GPIO_Init+0x33c>)
 8000b66:	4293      	cmp	r3, r2
 8000b68:	d019      	beq.n	8000b9e <HAL_GPIO_Init+0x23a>
 8000b6a:	687b      	ldr	r3, [r7, #4]
 8000b6c:	4a4d      	ldr	r2, [pc, #308]	@ (8000ca4 <HAL_GPIO_Init+0x340>)
 8000b6e:	4293      	cmp	r3, r2
 8000b70:	d013      	beq.n	8000b9a <HAL_GPIO_Init+0x236>
 8000b72:	687b      	ldr	r3, [r7, #4]
 8000b74:	4a4c      	ldr	r2, [pc, #304]	@ (8000ca8 <HAL_GPIO_Init+0x344>)
 8000b76:	4293      	cmp	r3, r2
 8000b78:	d00d      	beq.n	8000b96 <HAL_GPIO_Init+0x232>
 8000b7a:	687b      	ldr	r3, [r7, #4]
 8000b7c:	4a4b      	ldr	r2, [pc, #300]	@ (8000cac <HAL_GPIO_Init+0x348>)
 8000b7e:	4293      	cmp	r3, r2
 8000b80:	d007      	beq.n	8000b92 <HAL_GPIO_Init+0x22e>
 8000b82:	687b      	ldr	r3, [r7, #4]
 8000b84:	4a4a      	ldr	r2, [pc, #296]	@ (8000cb0 <HAL_GPIO_Init+0x34c>)
 8000b86:	4293      	cmp	r3, r2
 8000b88:	d101      	bne.n	8000b8e <HAL_GPIO_Init+0x22a>
 8000b8a:	2306      	movs	r3, #6
 8000b8c:	e00c      	b.n	8000ba8 <HAL_GPIO_Init+0x244>
 8000b8e:	2307      	movs	r3, #7
 8000b90:	e00a      	b.n	8000ba8 <HAL_GPIO_Init+0x244>
 8000b92:	2305      	movs	r3, #5
 8000b94:	e008      	b.n	8000ba8 <HAL_GPIO_Init+0x244>
 8000b96:	2304      	movs	r3, #4
 8000b98:	e006      	b.n	8000ba8 <HAL_GPIO_Init+0x244>
 8000b9a:	2303      	movs	r3, #3
 8000b9c:	e004      	b.n	8000ba8 <HAL_GPIO_Init+0x244>
 8000b9e:	2302      	movs	r3, #2
 8000ba0:	e002      	b.n	8000ba8 <HAL_GPIO_Init+0x244>
 8000ba2:	2301      	movs	r3, #1
 8000ba4:	e000      	b.n	8000ba8 <HAL_GPIO_Init+0x244>
 8000ba6:	2300      	movs	r3, #0
 8000ba8:	697a      	ldr	r2, [r7, #20]
 8000baa:	f002 0203 	and.w	r2, r2, #3
 8000bae:	0092      	lsls	r2, r2, #2
 8000bb0:	4093      	lsls	r3, r2
 8000bb2:	693a      	ldr	r2, [r7, #16]
 8000bb4:	4313      	orrs	r3, r2
 8000bb6:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000bb8:	4937      	ldr	r1, [pc, #220]	@ (8000c98 <HAL_GPIO_Init+0x334>)
 8000bba:	697b      	ldr	r3, [r7, #20]
 8000bbc:	089b      	lsrs	r3, r3, #2
 8000bbe:	3302      	adds	r3, #2
 8000bc0:	693a      	ldr	r2, [r7, #16]
 8000bc2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000bc6:	4b3b      	ldr	r3, [pc, #236]	@ (8000cb4 <HAL_GPIO_Init+0x350>)
 8000bc8:	689b      	ldr	r3, [r3, #8]
 8000bca:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000bcc:	68fb      	ldr	r3, [r7, #12]
 8000bce:	43db      	mvns	r3, r3
 8000bd0:	693a      	ldr	r2, [r7, #16]
 8000bd2:	4013      	ands	r3, r2
 8000bd4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000bd6:	683b      	ldr	r3, [r7, #0]
 8000bd8:	685b      	ldr	r3, [r3, #4]
 8000bda:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000bde:	2b00      	cmp	r3, #0
 8000be0:	d003      	beq.n	8000bea <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8000be2:	693a      	ldr	r2, [r7, #16]
 8000be4:	68fb      	ldr	r3, [r7, #12]
 8000be6:	4313      	orrs	r3, r2
 8000be8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8000bea:	4a32      	ldr	r2, [pc, #200]	@ (8000cb4 <HAL_GPIO_Init+0x350>)
 8000bec:	693b      	ldr	r3, [r7, #16]
 8000bee:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8000bf0:	4b30      	ldr	r3, [pc, #192]	@ (8000cb4 <HAL_GPIO_Init+0x350>)
 8000bf2:	68db      	ldr	r3, [r3, #12]
 8000bf4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000bf6:	68fb      	ldr	r3, [r7, #12]
 8000bf8:	43db      	mvns	r3, r3
 8000bfa:	693a      	ldr	r2, [r7, #16]
 8000bfc:	4013      	ands	r3, r2
 8000bfe:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000c00:	683b      	ldr	r3, [r7, #0]
 8000c02:	685b      	ldr	r3, [r3, #4]
 8000c04:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000c08:	2b00      	cmp	r3, #0
 8000c0a:	d003      	beq.n	8000c14 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8000c0c:	693a      	ldr	r2, [r7, #16]
 8000c0e:	68fb      	ldr	r3, [r7, #12]
 8000c10:	4313      	orrs	r3, r2
 8000c12:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8000c14:	4a27      	ldr	r2, [pc, #156]	@ (8000cb4 <HAL_GPIO_Init+0x350>)
 8000c16:	693b      	ldr	r3, [r7, #16]
 8000c18:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8000c1a:	4b26      	ldr	r3, [pc, #152]	@ (8000cb4 <HAL_GPIO_Init+0x350>)
 8000c1c:	685b      	ldr	r3, [r3, #4]
 8000c1e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000c20:	68fb      	ldr	r3, [r7, #12]
 8000c22:	43db      	mvns	r3, r3
 8000c24:	693a      	ldr	r2, [r7, #16]
 8000c26:	4013      	ands	r3, r2
 8000c28:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000c2a:	683b      	ldr	r3, [r7, #0]
 8000c2c:	685b      	ldr	r3, [r3, #4]
 8000c2e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000c32:	2b00      	cmp	r3, #0
 8000c34:	d003      	beq.n	8000c3e <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8000c36:	693a      	ldr	r2, [r7, #16]
 8000c38:	68fb      	ldr	r3, [r7, #12]
 8000c3a:	4313      	orrs	r3, r2
 8000c3c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8000c3e:	4a1d      	ldr	r2, [pc, #116]	@ (8000cb4 <HAL_GPIO_Init+0x350>)
 8000c40:	693b      	ldr	r3, [r7, #16]
 8000c42:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8000c44:	4b1b      	ldr	r3, [pc, #108]	@ (8000cb4 <HAL_GPIO_Init+0x350>)
 8000c46:	681b      	ldr	r3, [r3, #0]
 8000c48:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000c4a:	68fb      	ldr	r3, [r7, #12]
 8000c4c:	43db      	mvns	r3, r3
 8000c4e:	693a      	ldr	r2, [r7, #16]
 8000c50:	4013      	ands	r3, r2
 8000c52:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000c54:	683b      	ldr	r3, [r7, #0]
 8000c56:	685b      	ldr	r3, [r3, #4]
 8000c58:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000c5c:	2b00      	cmp	r3, #0
 8000c5e:	d003      	beq.n	8000c68 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8000c60:	693a      	ldr	r2, [r7, #16]
 8000c62:	68fb      	ldr	r3, [r7, #12]
 8000c64:	4313      	orrs	r3, r2
 8000c66:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8000c68:	4a12      	ldr	r2, [pc, #72]	@ (8000cb4 <HAL_GPIO_Init+0x350>)
 8000c6a:	693b      	ldr	r3, [r7, #16]
 8000c6c:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8000c6e:	697b      	ldr	r3, [r7, #20]
 8000c70:	3301      	adds	r3, #1
 8000c72:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000c74:	683b      	ldr	r3, [r7, #0]
 8000c76:	681a      	ldr	r2, [r3, #0]
 8000c78:	697b      	ldr	r3, [r7, #20]
 8000c7a:	fa22 f303 	lsr.w	r3, r2, r3
 8000c7e:	2b00      	cmp	r3, #0
 8000c80:	f47f ae78 	bne.w	8000974 <HAL_GPIO_Init+0x10>
  }
}
 8000c84:	bf00      	nop
 8000c86:	bf00      	nop
 8000c88:	371c      	adds	r7, #28
 8000c8a:	46bd      	mov	sp, r7
 8000c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c90:	4770      	bx	lr
 8000c92:	bf00      	nop
 8000c94:	40021000 	.word	0x40021000
 8000c98:	40010000 	.word	0x40010000
 8000c9c:	48000400 	.word	0x48000400
 8000ca0:	48000800 	.word	0x48000800
 8000ca4:	48000c00 	.word	0x48000c00
 8000ca8:	48001000 	.word	0x48001000
 8000cac:	48001400 	.word	0x48001400
 8000cb0:	48001800 	.word	0x48001800
 8000cb4:	40010400 	.word	0x40010400

08000cb8 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000cb8:	b480      	push	{r7}
 8000cba:	b085      	sub	sp, #20
 8000cbc:	af00      	add	r7, sp, #0
 8000cbe:	6078      	str	r0, [r7, #4]
 8000cc0:	460b      	mov	r3, r1
 8000cc2:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8000cc4:	687b      	ldr	r3, [r7, #4]
 8000cc6:	695b      	ldr	r3, [r3, #20]
 8000cc8:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8000cca:	887a      	ldrh	r2, [r7, #2]
 8000ccc:	68fb      	ldr	r3, [r7, #12]
 8000cce:	4013      	ands	r3, r2
 8000cd0:	041a      	lsls	r2, r3, #16
 8000cd2:	68fb      	ldr	r3, [r7, #12]
 8000cd4:	43d9      	mvns	r1, r3
 8000cd6:	887b      	ldrh	r3, [r7, #2]
 8000cd8:	400b      	ands	r3, r1
 8000cda:	431a      	orrs	r2, r3
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	619a      	str	r2, [r3, #24]
}
 8000ce0:	bf00      	nop
 8000ce2:	3714      	adds	r7, #20
 8000ce4:	46bd      	mov	sp, r7
 8000ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cea:	4770      	bx	lr

08000cec <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8000cec:	b480      	push	{r7}
 8000cee:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8000cf0:	4b04      	ldr	r3, [pc, #16]	@ (8000d04 <HAL_PWREx_GetVoltageRange+0x18>)
 8000cf2:	681b      	ldr	r3, [r3, #0]
 8000cf4:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8000cf8:	4618      	mov	r0, r3
 8000cfa:	46bd      	mov	sp, r7
 8000cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d00:	4770      	bx	lr
 8000d02:	bf00      	nop
 8000d04:	40007000 	.word	0x40007000

08000d08 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8000d08:	b480      	push	{r7}
 8000d0a:	b085      	sub	sp, #20
 8000d0c:	af00      	add	r7, sp, #0
 8000d0e:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8000d16:	d130      	bne.n	8000d7a <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8000d18:	4b23      	ldr	r3, [pc, #140]	@ (8000da8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000d1a:	681b      	ldr	r3, [r3, #0]
 8000d1c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8000d20:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8000d24:	d038      	beq.n	8000d98 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8000d26:	4b20      	ldr	r3, [pc, #128]	@ (8000da8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000d28:	681b      	ldr	r3, [r3, #0]
 8000d2a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8000d2e:	4a1e      	ldr	r2, [pc, #120]	@ (8000da8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000d30:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000d34:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8000d36:	4b1d      	ldr	r3, [pc, #116]	@ (8000dac <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8000d38:	681b      	ldr	r3, [r3, #0]
 8000d3a:	2232      	movs	r2, #50	@ 0x32
 8000d3c:	fb02 f303 	mul.w	r3, r2, r3
 8000d40:	4a1b      	ldr	r2, [pc, #108]	@ (8000db0 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8000d42:	fba2 2303 	umull	r2, r3, r2, r3
 8000d46:	0c9b      	lsrs	r3, r3, #18
 8000d48:	3301      	adds	r3, #1
 8000d4a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000d4c:	e002      	b.n	8000d54 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8000d4e:	68fb      	ldr	r3, [r7, #12]
 8000d50:	3b01      	subs	r3, #1
 8000d52:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000d54:	4b14      	ldr	r3, [pc, #80]	@ (8000da8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000d56:	695b      	ldr	r3, [r3, #20]
 8000d58:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000d5c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000d60:	d102      	bne.n	8000d68 <HAL_PWREx_ControlVoltageScaling+0x60>
 8000d62:	68fb      	ldr	r3, [r7, #12]
 8000d64:	2b00      	cmp	r3, #0
 8000d66:	d1f2      	bne.n	8000d4e <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8000d68:	4b0f      	ldr	r3, [pc, #60]	@ (8000da8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000d6a:	695b      	ldr	r3, [r3, #20]
 8000d6c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000d70:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000d74:	d110      	bne.n	8000d98 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8000d76:	2303      	movs	r3, #3
 8000d78:	e00f      	b.n	8000d9a <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8000d7a:	4b0b      	ldr	r3, [pc, #44]	@ (8000da8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000d7c:	681b      	ldr	r3, [r3, #0]
 8000d7e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8000d82:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000d86:	d007      	beq.n	8000d98 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8000d88:	4b07      	ldr	r3, [pc, #28]	@ (8000da8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000d8a:	681b      	ldr	r3, [r3, #0]
 8000d8c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8000d90:	4a05      	ldr	r2, [pc, #20]	@ (8000da8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000d92:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000d96:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8000d98:	2300      	movs	r3, #0
}
 8000d9a:	4618      	mov	r0, r3
 8000d9c:	3714      	adds	r7, #20
 8000d9e:	46bd      	mov	sp, r7
 8000da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000da4:	4770      	bx	lr
 8000da6:	bf00      	nop
 8000da8:	40007000 	.word	0x40007000
 8000dac:	20000000 	.word	0x20000000
 8000db0:	431bde83 	.word	0x431bde83

08000db4 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000db4:	b580      	push	{r7, lr}
 8000db6:	b088      	sub	sp, #32
 8000db8:	af00      	add	r7, sp, #0
 8000dba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000dbc:	687b      	ldr	r3, [r7, #4]
 8000dbe:	2b00      	cmp	r3, #0
 8000dc0:	d101      	bne.n	8000dc6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000dc2:	2301      	movs	r3, #1
 8000dc4:	e3ca      	b.n	800155c <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000dc6:	4b97      	ldr	r3, [pc, #604]	@ (8001024 <HAL_RCC_OscConfig+0x270>)
 8000dc8:	689b      	ldr	r3, [r3, #8]
 8000dca:	f003 030c 	and.w	r3, r3, #12
 8000dce:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000dd0:	4b94      	ldr	r3, [pc, #592]	@ (8001024 <HAL_RCC_OscConfig+0x270>)
 8000dd2:	68db      	ldr	r3, [r3, #12]
 8000dd4:	f003 0303 	and.w	r3, r3, #3
 8000dd8:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	681b      	ldr	r3, [r3, #0]
 8000dde:	f003 0310 	and.w	r3, r3, #16
 8000de2:	2b00      	cmp	r3, #0
 8000de4:	f000 80e4 	beq.w	8000fb0 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8000de8:	69bb      	ldr	r3, [r7, #24]
 8000dea:	2b00      	cmp	r3, #0
 8000dec:	d007      	beq.n	8000dfe <HAL_RCC_OscConfig+0x4a>
 8000dee:	69bb      	ldr	r3, [r7, #24]
 8000df0:	2b0c      	cmp	r3, #12
 8000df2:	f040 808b 	bne.w	8000f0c <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8000df6:	697b      	ldr	r3, [r7, #20]
 8000df8:	2b01      	cmp	r3, #1
 8000dfa:	f040 8087 	bne.w	8000f0c <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8000dfe:	4b89      	ldr	r3, [pc, #548]	@ (8001024 <HAL_RCC_OscConfig+0x270>)
 8000e00:	681b      	ldr	r3, [r3, #0]
 8000e02:	f003 0302 	and.w	r3, r3, #2
 8000e06:	2b00      	cmp	r3, #0
 8000e08:	d005      	beq.n	8000e16 <HAL_RCC_OscConfig+0x62>
 8000e0a:	687b      	ldr	r3, [r7, #4]
 8000e0c:	699b      	ldr	r3, [r3, #24]
 8000e0e:	2b00      	cmp	r3, #0
 8000e10:	d101      	bne.n	8000e16 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8000e12:	2301      	movs	r3, #1
 8000e14:	e3a2      	b.n	800155c <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	6a1a      	ldr	r2, [r3, #32]
 8000e1a:	4b82      	ldr	r3, [pc, #520]	@ (8001024 <HAL_RCC_OscConfig+0x270>)
 8000e1c:	681b      	ldr	r3, [r3, #0]
 8000e1e:	f003 0308 	and.w	r3, r3, #8
 8000e22:	2b00      	cmp	r3, #0
 8000e24:	d004      	beq.n	8000e30 <HAL_RCC_OscConfig+0x7c>
 8000e26:	4b7f      	ldr	r3, [pc, #508]	@ (8001024 <HAL_RCC_OscConfig+0x270>)
 8000e28:	681b      	ldr	r3, [r3, #0]
 8000e2a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8000e2e:	e005      	b.n	8000e3c <HAL_RCC_OscConfig+0x88>
 8000e30:	4b7c      	ldr	r3, [pc, #496]	@ (8001024 <HAL_RCC_OscConfig+0x270>)
 8000e32:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000e36:	091b      	lsrs	r3, r3, #4
 8000e38:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8000e3c:	4293      	cmp	r3, r2
 8000e3e:	d223      	bcs.n	8000e88 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	6a1b      	ldr	r3, [r3, #32]
 8000e44:	4618      	mov	r0, r3
 8000e46:	f000 fd5d 	bl	8001904 <RCC_SetFlashLatencyFromMSIRange>
 8000e4a:	4603      	mov	r3, r0
 8000e4c:	2b00      	cmp	r3, #0
 8000e4e:	d001      	beq.n	8000e54 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8000e50:	2301      	movs	r3, #1
 8000e52:	e383      	b.n	800155c <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000e54:	4b73      	ldr	r3, [pc, #460]	@ (8001024 <HAL_RCC_OscConfig+0x270>)
 8000e56:	681b      	ldr	r3, [r3, #0]
 8000e58:	4a72      	ldr	r2, [pc, #456]	@ (8001024 <HAL_RCC_OscConfig+0x270>)
 8000e5a:	f043 0308 	orr.w	r3, r3, #8
 8000e5e:	6013      	str	r3, [r2, #0]
 8000e60:	4b70      	ldr	r3, [pc, #448]	@ (8001024 <HAL_RCC_OscConfig+0x270>)
 8000e62:	681b      	ldr	r3, [r3, #0]
 8000e64:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	6a1b      	ldr	r3, [r3, #32]
 8000e6c:	496d      	ldr	r1, [pc, #436]	@ (8001024 <HAL_RCC_OscConfig+0x270>)
 8000e6e:	4313      	orrs	r3, r2
 8000e70:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000e72:	4b6c      	ldr	r3, [pc, #432]	@ (8001024 <HAL_RCC_OscConfig+0x270>)
 8000e74:	685b      	ldr	r3, [r3, #4]
 8000e76:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8000e7a:	687b      	ldr	r3, [r7, #4]
 8000e7c:	69db      	ldr	r3, [r3, #28]
 8000e7e:	021b      	lsls	r3, r3, #8
 8000e80:	4968      	ldr	r1, [pc, #416]	@ (8001024 <HAL_RCC_OscConfig+0x270>)
 8000e82:	4313      	orrs	r3, r2
 8000e84:	604b      	str	r3, [r1, #4]
 8000e86:	e025      	b.n	8000ed4 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000e88:	4b66      	ldr	r3, [pc, #408]	@ (8001024 <HAL_RCC_OscConfig+0x270>)
 8000e8a:	681b      	ldr	r3, [r3, #0]
 8000e8c:	4a65      	ldr	r2, [pc, #404]	@ (8001024 <HAL_RCC_OscConfig+0x270>)
 8000e8e:	f043 0308 	orr.w	r3, r3, #8
 8000e92:	6013      	str	r3, [r2, #0]
 8000e94:	4b63      	ldr	r3, [pc, #396]	@ (8001024 <HAL_RCC_OscConfig+0x270>)
 8000e96:	681b      	ldr	r3, [r3, #0]
 8000e98:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	6a1b      	ldr	r3, [r3, #32]
 8000ea0:	4960      	ldr	r1, [pc, #384]	@ (8001024 <HAL_RCC_OscConfig+0x270>)
 8000ea2:	4313      	orrs	r3, r2
 8000ea4:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000ea6:	4b5f      	ldr	r3, [pc, #380]	@ (8001024 <HAL_RCC_OscConfig+0x270>)
 8000ea8:	685b      	ldr	r3, [r3, #4]
 8000eaa:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	69db      	ldr	r3, [r3, #28]
 8000eb2:	021b      	lsls	r3, r3, #8
 8000eb4:	495b      	ldr	r1, [pc, #364]	@ (8001024 <HAL_RCC_OscConfig+0x270>)
 8000eb6:	4313      	orrs	r3, r2
 8000eb8:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8000eba:	69bb      	ldr	r3, [r7, #24]
 8000ebc:	2b00      	cmp	r3, #0
 8000ebe:	d109      	bne.n	8000ed4 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	6a1b      	ldr	r3, [r3, #32]
 8000ec4:	4618      	mov	r0, r3
 8000ec6:	f000 fd1d 	bl	8001904 <RCC_SetFlashLatencyFromMSIRange>
 8000eca:	4603      	mov	r3, r0
 8000ecc:	2b00      	cmp	r3, #0
 8000ece:	d001      	beq.n	8000ed4 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8000ed0:	2301      	movs	r3, #1
 8000ed2:	e343      	b.n	800155c <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8000ed4:	f000 fc7e 	bl	80017d4 <HAL_RCC_GetSysClockFreq>
 8000ed8:	4602      	mov	r2, r0
 8000eda:	4b52      	ldr	r3, [pc, #328]	@ (8001024 <HAL_RCC_OscConfig+0x270>)
 8000edc:	689b      	ldr	r3, [r3, #8]
 8000ede:	091b      	lsrs	r3, r3, #4
 8000ee0:	f003 030f 	and.w	r3, r3, #15
 8000ee4:	4950      	ldr	r1, [pc, #320]	@ (8001028 <HAL_RCC_OscConfig+0x274>)
 8000ee6:	5ccb      	ldrb	r3, [r1, r3]
 8000ee8:	f003 031f 	and.w	r3, r3, #31
 8000eec:	fa22 f303 	lsr.w	r3, r2, r3
 8000ef0:	4a4e      	ldr	r2, [pc, #312]	@ (800102c <HAL_RCC_OscConfig+0x278>)
 8000ef2:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8000ef4:	4b4e      	ldr	r3, [pc, #312]	@ (8001030 <HAL_RCC_OscConfig+0x27c>)
 8000ef6:	681b      	ldr	r3, [r3, #0]
 8000ef8:	4618      	mov	r0, r3
 8000efa:	f7ff fba9 	bl	8000650 <HAL_InitTick>
 8000efe:	4603      	mov	r3, r0
 8000f00:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8000f02:	7bfb      	ldrb	r3, [r7, #15]
 8000f04:	2b00      	cmp	r3, #0
 8000f06:	d052      	beq.n	8000fae <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8000f08:	7bfb      	ldrb	r3, [r7, #15]
 8000f0a:	e327      	b.n	800155c <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	699b      	ldr	r3, [r3, #24]
 8000f10:	2b00      	cmp	r3, #0
 8000f12:	d032      	beq.n	8000f7a <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8000f14:	4b43      	ldr	r3, [pc, #268]	@ (8001024 <HAL_RCC_OscConfig+0x270>)
 8000f16:	681b      	ldr	r3, [r3, #0]
 8000f18:	4a42      	ldr	r2, [pc, #264]	@ (8001024 <HAL_RCC_OscConfig+0x270>)
 8000f1a:	f043 0301 	orr.w	r3, r3, #1
 8000f1e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8000f20:	f7ff fbe6 	bl	80006f0 <HAL_GetTick>
 8000f24:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8000f26:	e008      	b.n	8000f3a <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000f28:	f7ff fbe2 	bl	80006f0 <HAL_GetTick>
 8000f2c:	4602      	mov	r2, r0
 8000f2e:	693b      	ldr	r3, [r7, #16]
 8000f30:	1ad3      	subs	r3, r2, r3
 8000f32:	2b02      	cmp	r3, #2
 8000f34:	d901      	bls.n	8000f3a <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8000f36:	2303      	movs	r3, #3
 8000f38:	e310      	b.n	800155c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8000f3a:	4b3a      	ldr	r3, [pc, #232]	@ (8001024 <HAL_RCC_OscConfig+0x270>)
 8000f3c:	681b      	ldr	r3, [r3, #0]
 8000f3e:	f003 0302 	and.w	r3, r3, #2
 8000f42:	2b00      	cmp	r3, #0
 8000f44:	d0f0      	beq.n	8000f28 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000f46:	4b37      	ldr	r3, [pc, #220]	@ (8001024 <HAL_RCC_OscConfig+0x270>)
 8000f48:	681b      	ldr	r3, [r3, #0]
 8000f4a:	4a36      	ldr	r2, [pc, #216]	@ (8001024 <HAL_RCC_OscConfig+0x270>)
 8000f4c:	f043 0308 	orr.w	r3, r3, #8
 8000f50:	6013      	str	r3, [r2, #0]
 8000f52:	4b34      	ldr	r3, [pc, #208]	@ (8001024 <HAL_RCC_OscConfig+0x270>)
 8000f54:	681b      	ldr	r3, [r3, #0]
 8000f56:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	6a1b      	ldr	r3, [r3, #32]
 8000f5e:	4931      	ldr	r1, [pc, #196]	@ (8001024 <HAL_RCC_OscConfig+0x270>)
 8000f60:	4313      	orrs	r3, r2
 8000f62:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000f64:	4b2f      	ldr	r3, [pc, #188]	@ (8001024 <HAL_RCC_OscConfig+0x270>)
 8000f66:	685b      	ldr	r3, [r3, #4]
 8000f68:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	69db      	ldr	r3, [r3, #28]
 8000f70:	021b      	lsls	r3, r3, #8
 8000f72:	492c      	ldr	r1, [pc, #176]	@ (8001024 <HAL_RCC_OscConfig+0x270>)
 8000f74:	4313      	orrs	r3, r2
 8000f76:	604b      	str	r3, [r1, #4]
 8000f78:	e01a      	b.n	8000fb0 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8000f7a:	4b2a      	ldr	r3, [pc, #168]	@ (8001024 <HAL_RCC_OscConfig+0x270>)
 8000f7c:	681b      	ldr	r3, [r3, #0]
 8000f7e:	4a29      	ldr	r2, [pc, #164]	@ (8001024 <HAL_RCC_OscConfig+0x270>)
 8000f80:	f023 0301 	bic.w	r3, r3, #1
 8000f84:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8000f86:	f7ff fbb3 	bl	80006f0 <HAL_GetTick>
 8000f8a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8000f8c:	e008      	b.n	8000fa0 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000f8e:	f7ff fbaf 	bl	80006f0 <HAL_GetTick>
 8000f92:	4602      	mov	r2, r0
 8000f94:	693b      	ldr	r3, [r7, #16]
 8000f96:	1ad3      	subs	r3, r2, r3
 8000f98:	2b02      	cmp	r3, #2
 8000f9a:	d901      	bls.n	8000fa0 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8000f9c:	2303      	movs	r3, #3
 8000f9e:	e2dd      	b.n	800155c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8000fa0:	4b20      	ldr	r3, [pc, #128]	@ (8001024 <HAL_RCC_OscConfig+0x270>)
 8000fa2:	681b      	ldr	r3, [r3, #0]
 8000fa4:	f003 0302 	and.w	r3, r3, #2
 8000fa8:	2b00      	cmp	r3, #0
 8000faa:	d1f0      	bne.n	8000f8e <HAL_RCC_OscConfig+0x1da>
 8000fac:	e000      	b.n	8000fb0 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8000fae:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	681b      	ldr	r3, [r3, #0]
 8000fb4:	f003 0301 	and.w	r3, r3, #1
 8000fb8:	2b00      	cmp	r3, #0
 8000fba:	d074      	beq.n	80010a6 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8000fbc:	69bb      	ldr	r3, [r7, #24]
 8000fbe:	2b08      	cmp	r3, #8
 8000fc0:	d005      	beq.n	8000fce <HAL_RCC_OscConfig+0x21a>
 8000fc2:	69bb      	ldr	r3, [r7, #24]
 8000fc4:	2b0c      	cmp	r3, #12
 8000fc6:	d10e      	bne.n	8000fe6 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8000fc8:	697b      	ldr	r3, [r7, #20]
 8000fca:	2b03      	cmp	r3, #3
 8000fcc:	d10b      	bne.n	8000fe6 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000fce:	4b15      	ldr	r3, [pc, #84]	@ (8001024 <HAL_RCC_OscConfig+0x270>)
 8000fd0:	681b      	ldr	r3, [r3, #0]
 8000fd2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000fd6:	2b00      	cmp	r3, #0
 8000fd8:	d064      	beq.n	80010a4 <HAL_RCC_OscConfig+0x2f0>
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	685b      	ldr	r3, [r3, #4]
 8000fde:	2b00      	cmp	r3, #0
 8000fe0:	d160      	bne.n	80010a4 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8000fe2:	2301      	movs	r3, #1
 8000fe4:	e2ba      	b.n	800155c <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	685b      	ldr	r3, [r3, #4]
 8000fea:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000fee:	d106      	bne.n	8000ffe <HAL_RCC_OscConfig+0x24a>
 8000ff0:	4b0c      	ldr	r3, [pc, #48]	@ (8001024 <HAL_RCC_OscConfig+0x270>)
 8000ff2:	681b      	ldr	r3, [r3, #0]
 8000ff4:	4a0b      	ldr	r2, [pc, #44]	@ (8001024 <HAL_RCC_OscConfig+0x270>)
 8000ff6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000ffa:	6013      	str	r3, [r2, #0]
 8000ffc:	e026      	b.n	800104c <HAL_RCC_OscConfig+0x298>
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	685b      	ldr	r3, [r3, #4]
 8001002:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001006:	d115      	bne.n	8001034 <HAL_RCC_OscConfig+0x280>
 8001008:	4b06      	ldr	r3, [pc, #24]	@ (8001024 <HAL_RCC_OscConfig+0x270>)
 800100a:	681b      	ldr	r3, [r3, #0]
 800100c:	4a05      	ldr	r2, [pc, #20]	@ (8001024 <HAL_RCC_OscConfig+0x270>)
 800100e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001012:	6013      	str	r3, [r2, #0]
 8001014:	4b03      	ldr	r3, [pc, #12]	@ (8001024 <HAL_RCC_OscConfig+0x270>)
 8001016:	681b      	ldr	r3, [r3, #0]
 8001018:	4a02      	ldr	r2, [pc, #8]	@ (8001024 <HAL_RCC_OscConfig+0x270>)
 800101a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800101e:	6013      	str	r3, [r2, #0]
 8001020:	e014      	b.n	800104c <HAL_RCC_OscConfig+0x298>
 8001022:	bf00      	nop
 8001024:	40021000 	.word	0x40021000
 8001028:	0800251c 	.word	0x0800251c
 800102c:	20000000 	.word	0x20000000
 8001030:	20000004 	.word	0x20000004
 8001034:	4ba0      	ldr	r3, [pc, #640]	@ (80012b8 <HAL_RCC_OscConfig+0x504>)
 8001036:	681b      	ldr	r3, [r3, #0]
 8001038:	4a9f      	ldr	r2, [pc, #636]	@ (80012b8 <HAL_RCC_OscConfig+0x504>)
 800103a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800103e:	6013      	str	r3, [r2, #0]
 8001040:	4b9d      	ldr	r3, [pc, #628]	@ (80012b8 <HAL_RCC_OscConfig+0x504>)
 8001042:	681b      	ldr	r3, [r3, #0]
 8001044:	4a9c      	ldr	r2, [pc, #624]	@ (80012b8 <HAL_RCC_OscConfig+0x504>)
 8001046:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800104a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	685b      	ldr	r3, [r3, #4]
 8001050:	2b00      	cmp	r3, #0
 8001052:	d013      	beq.n	800107c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001054:	f7ff fb4c 	bl	80006f0 <HAL_GetTick>
 8001058:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800105a:	e008      	b.n	800106e <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800105c:	f7ff fb48 	bl	80006f0 <HAL_GetTick>
 8001060:	4602      	mov	r2, r0
 8001062:	693b      	ldr	r3, [r7, #16]
 8001064:	1ad3      	subs	r3, r2, r3
 8001066:	2b64      	cmp	r3, #100	@ 0x64
 8001068:	d901      	bls.n	800106e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800106a:	2303      	movs	r3, #3
 800106c:	e276      	b.n	800155c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800106e:	4b92      	ldr	r3, [pc, #584]	@ (80012b8 <HAL_RCC_OscConfig+0x504>)
 8001070:	681b      	ldr	r3, [r3, #0]
 8001072:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001076:	2b00      	cmp	r3, #0
 8001078:	d0f0      	beq.n	800105c <HAL_RCC_OscConfig+0x2a8>
 800107a:	e014      	b.n	80010a6 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800107c:	f7ff fb38 	bl	80006f0 <HAL_GetTick>
 8001080:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001082:	e008      	b.n	8001096 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001084:	f7ff fb34 	bl	80006f0 <HAL_GetTick>
 8001088:	4602      	mov	r2, r0
 800108a:	693b      	ldr	r3, [r7, #16]
 800108c:	1ad3      	subs	r3, r2, r3
 800108e:	2b64      	cmp	r3, #100	@ 0x64
 8001090:	d901      	bls.n	8001096 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8001092:	2303      	movs	r3, #3
 8001094:	e262      	b.n	800155c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001096:	4b88      	ldr	r3, [pc, #544]	@ (80012b8 <HAL_RCC_OscConfig+0x504>)
 8001098:	681b      	ldr	r3, [r3, #0]
 800109a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800109e:	2b00      	cmp	r3, #0
 80010a0:	d1f0      	bne.n	8001084 <HAL_RCC_OscConfig+0x2d0>
 80010a2:	e000      	b.n	80010a6 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80010a4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	681b      	ldr	r3, [r3, #0]
 80010aa:	f003 0302 	and.w	r3, r3, #2
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	d060      	beq.n	8001174 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80010b2:	69bb      	ldr	r3, [r7, #24]
 80010b4:	2b04      	cmp	r3, #4
 80010b6:	d005      	beq.n	80010c4 <HAL_RCC_OscConfig+0x310>
 80010b8:	69bb      	ldr	r3, [r7, #24]
 80010ba:	2b0c      	cmp	r3, #12
 80010bc:	d119      	bne.n	80010f2 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80010be:	697b      	ldr	r3, [r7, #20]
 80010c0:	2b02      	cmp	r3, #2
 80010c2:	d116      	bne.n	80010f2 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80010c4:	4b7c      	ldr	r3, [pc, #496]	@ (80012b8 <HAL_RCC_OscConfig+0x504>)
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80010cc:	2b00      	cmp	r3, #0
 80010ce:	d005      	beq.n	80010dc <HAL_RCC_OscConfig+0x328>
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	68db      	ldr	r3, [r3, #12]
 80010d4:	2b00      	cmp	r3, #0
 80010d6:	d101      	bne.n	80010dc <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80010d8:	2301      	movs	r3, #1
 80010da:	e23f      	b.n	800155c <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80010dc:	4b76      	ldr	r3, [pc, #472]	@ (80012b8 <HAL_RCC_OscConfig+0x504>)
 80010de:	685b      	ldr	r3, [r3, #4]
 80010e0:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	691b      	ldr	r3, [r3, #16]
 80010e8:	061b      	lsls	r3, r3, #24
 80010ea:	4973      	ldr	r1, [pc, #460]	@ (80012b8 <HAL_RCC_OscConfig+0x504>)
 80010ec:	4313      	orrs	r3, r2
 80010ee:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80010f0:	e040      	b.n	8001174 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	68db      	ldr	r3, [r3, #12]
 80010f6:	2b00      	cmp	r3, #0
 80010f8:	d023      	beq.n	8001142 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80010fa:	4b6f      	ldr	r3, [pc, #444]	@ (80012b8 <HAL_RCC_OscConfig+0x504>)
 80010fc:	681b      	ldr	r3, [r3, #0]
 80010fe:	4a6e      	ldr	r2, [pc, #440]	@ (80012b8 <HAL_RCC_OscConfig+0x504>)
 8001100:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001104:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001106:	f7ff faf3 	bl	80006f0 <HAL_GetTick>
 800110a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800110c:	e008      	b.n	8001120 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800110e:	f7ff faef 	bl	80006f0 <HAL_GetTick>
 8001112:	4602      	mov	r2, r0
 8001114:	693b      	ldr	r3, [r7, #16]
 8001116:	1ad3      	subs	r3, r2, r3
 8001118:	2b02      	cmp	r3, #2
 800111a:	d901      	bls.n	8001120 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 800111c:	2303      	movs	r3, #3
 800111e:	e21d      	b.n	800155c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001120:	4b65      	ldr	r3, [pc, #404]	@ (80012b8 <HAL_RCC_OscConfig+0x504>)
 8001122:	681b      	ldr	r3, [r3, #0]
 8001124:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001128:	2b00      	cmp	r3, #0
 800112a:	d0f0      	beq.n	800110e <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800112c:	4b62      	ldr	r3, [pc, #392]	@ (80012b8 <HAL_RCC_OscConfig+0x504>)
 800112e:	685b      	ldr	r3, [r3, #4]
 8001130:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	691b      	ldr	r3, [r3, #16]
 8001138:	061b      	lsls	r3, r3, #24
 800113a:	495f      	ldr	r1, [pc, #380]	@ (80012b8 <HAL_RCC_OscConfig+0x504>)
 800113c:	4313      	orrs	r3, r2
 800113e:	604b      	str	r3, [r1, #4]
 8001140:	e018      	b.n	8001174 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001142:	4b5d      	ldr	r3, [pc, #372]	@ (80012b8 <HAL_RCC_OscConfig+0x504>)
 8001144:	681b      	ldr	r3, [r3, #0]
 8001146:	4a5c      	ldr	r2, [pc, #368]	@ (80012b8 <HAL_RCC_OscConfig+0x504>)
 8001148:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800114c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800114e:	f7ff facf 	bl	80006f0 <HAL_GetTick>
 8001152:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001154:	e008      	b.n	8001168 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001156:	f7ff facb 	bl	80006f0 <HAL_GetTick>
 800115a:	4602      	mov	r2, r0
 800115c:	693b      	ldr	r3, [r7, #16]
 800115e:	1ad3      	subs	r3, r2, r3
 8001160:	2b02      	cmp	r3, #2
 8001162:	d901      	bls.n	8001168 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8001164:	2303      	movs	r3, #3
 8001166:	e1f9      	b.n	800155c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001168:	4b53      	ldr	r3, [pc, #332]	@ (80012b8 <HAL_RCC_OscConfig+0x504>)
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001170:	2b00      	cmp	r3, #0
 8001172:	d1f0      	bne.n	8001156 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	f003 0308 	and.w	r3, r3, #8
 800117c:	2b00      	cmp	r3, #0
 800117e:	d03c      	beq.n	80011fa <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	695b      	ldr	r3, [r3, #20]
 8001184:	2b00      	cmp	r3, #0
 8001186:	d01c      	beq.n	80011c2 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001188:	4b4b      	ldr	r3, [pc, #300]	@ (80012b8 <HAL_RCC_OscConfig+0x504>)
 800118a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800118e:	4a4a      	ldr	r2, [pc, #296]	@ (80012b8 <HAL_RCC_OscConfig+0x504>)
 8001190:	f043 0301 	orr.w	r3, r3, #1
 8001194:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001198:	f7ff faaa 	bl	80006f0 <HAL_GetTick>
 800119c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800119e:	e008      	b.n	80011b2 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80011a0:	f7ff faa6 	bl	80006f0 <HAL_GetTick>
 80011a4:	4602      	mov	r2, r0
 80011a6:	693b      	ldr	r3, [r7, #16]
 80011a8:	1ad3      	subs	r3, r2, r3
 80011aa:	2b02      	cmp	r3, #2
 80011ac:	d901      	bls.n	80011b2 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80011ae:	2303      	movs	r3, #3
 80011b0:	e1d4      	b.n	800155c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80011b2:	4b41      	ldr	r3, [pc, #260]	@ (80012b8 <HAL_RCC_OscConfig+0x504>)
 80011b4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80011b8:	f003 0302 	and.w	r3, r3, #2
 80011bc:	2b00      	cmp	r3, #0
 80011be:	d0ef      	beq.n	80011a0 <HAL_RCC_OscConfig+0x3ec>
 80011c0:	e01b      	b.n	80011fa <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80011c2:	4b3d      	ldr	r3, [pc, #244]	@ (80012b8 <HAL_RCC_OscConfig+0x504>)
 80011c4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80011c8:	4a3b      	ldr	r2, [pc, #236]	@ (80012b8 <HAL_RCC_OscConfig+0x504>)
 80011ca:	f023 0301 	bic.w	r3, r3, #1
 80011ce:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80011d2:	f7ff fa8d 	bl	80006f0 <HAL_GetTick>
 80011d6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80011d8:	e008      	b.n	80011ec <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80011da:	f7ff fa89 	bl	80006f0 <HAL_GetTick>
 80011de:	4602      	mov	r2, r0
 80011e0:	693b      	ldr	r3, [r7, #16]
 80011e2:	1ad3      	subs	r3, r2, r3
 80011e4:	2b02      	cmp	r3, #2
 80011e6:	d901      	bls.n	80011ec <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80011e8:	2303      	movs	r3, #3
 80011ea:	e1b7      	b.n	800155c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80011ec:	4b32      	ldr	r3, [pc, #200]	@ (80012b8 <HAL_RCC_OscConfig+0x504>)
 80011ee:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80011f2:	f003 0302 	and.w	r3, r3, #2
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	d1ef      	bne.n	80011da <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	681b      	ldr	r3, [r3, #0]
 80011fe:	f003 0304 	and.w	r3, r3, #4
 8001202:	2b00      	cmp	r3, #0
 8001204:	f000 80a6 	beq.w	8001354 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001208:	2300      	movs	r3, #0
 800120a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800120c:	4b2a      	ldr	r3, [pc, #168]	@ (80012b8 <HAL_RCC_OscConfig+0x504>)
 800120e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001210:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001214:	2b00      	cmp	r3, #0
 8001216:	d10d      	bne.n	8001234 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001218:	4b27      	ldr	r3, [pc, #156]	@ (80012b8 <HAL_RCC_OscConfig+0x504>)
 800121a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800121c:	4a26      	ldr	r2, [pc, #152]	@ (80012b8 <HAL_RCC_OscConfig+0x504>)
 800121e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001222:	6593      	str	r3, [r2, #88]	@ 0x58
 8001224:	4b24      	ldr	r3, [pc, #144]	@ (80012b8 <HAL_RCC_OscConfig+0x504>)
 8001226:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001228:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800122c:	60bb      	str	r3, [r7, #8]
 800122e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001230:	2301      	movs	r3, #1
 8001232:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001234:	4b21      	ldr	r3, [pc, #132]	@ (80012bc <HAL_RCC_OscConfig+0x508>)
 8001236:	681b      	ldr	r3, [r3, #0]
 8001238:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800123c:	2b00      	cmp	r3, #0
 800123e:	d118      	bne.n	8001272 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001240:	4b1e      	ldr	r3, [pc, #120]	@ (80012bc <HAL_RCC_OscConfig+0x508>)
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	4a1d      	ldr	r2, [pc, #116]	@ (80012bc <HAL_RCC_OscConfig+0x508>)
 8001246:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800124a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800124c:	f7ff fa50 	bl	80006f0 <HAL_GetTick>
 8001250:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001252:	e008      	b.n	8001266 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001254:	f7ff fa4c 	bl	80006f0 <HAL_GetTick>
 8001258:	4602      	mov	r2, r0
 800125a:	693b      	ldr	r3, [r7, #16]
 800125c:	1ad3      	subs	r3, r2, r3
 800125e:	2b02      	cmp	r3, #2
 8001260:	d901      	bls.n	8001266 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8001262:	2303      	movs	r3, #3
 8001264:	e17a      	b.n	800155c <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001266:	4b15      	ldr	r3, [pc, #84]	@ (80012bc <HAL_RCC_OscConfig+0x508>)
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800126e:	2b00      	cmp	r3, #0
 8001270:	d0f0      	beq.n	8001254 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	689b      	ldr	r3, [r3, #8]
 8001276:	2b01      	cmp	r3, #1
 8001278:	d108      	bne.n	800128c <HAL_RCC_OscConfig+0x4d8>
 800127a:	4b0f      	ldr	r3, [pc, #60]	@ (80012b8 <HAL_RCC_OscConfig+0x504>)
 800127c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001280:	4a0d      	ldr	r2, [pc, #52]	@ (80012b8 <HAL_RCC_OscConfig+0x504>)
 8001282:	f043 0301 	orr.w	r3, r3, #1
 8001286:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800128a:	e029      	b.n	80012e0 <HAL_RCC_OscConfig+0x52c>
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	689b      	ldr	r3, [r3, #8]
 8001290:	2b05      	cmp	r3, #5
 8001292:	d115      	bne.n	80012c0 <HAL_RCC_OscConfig+0x50c>
 8001294:	4b08      	ldr	r3, [pc, #32]	@ (80012b8 <HAL_RCC_OscConfig+0x504>)
 8001296:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800129a:	4a07      	ldr	r2, [pc, #28]	@ (80012b8 <HAL_RCC_OscConfig+0x504>)
 800129c:	f043 0304 	orr.w	r3, r3, #4
 80012a0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80012a4:	4b04      	ldr	r3, [pc, #16]	@ (80012b8 <HAL_RCC_OscConfig+0x504>)
 80012a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80012aa:	4a03      	ldr	r2, [pc, #12]	@ (80012b8 <HAL_RCC_OscConfig+0x504>)
 80012ac:	f043 0301 	orr.w	r3, r3, #1
 80012b0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80012b4:	e014      	b.n	80012e0 <HAL_RCC_OscConfig+0x52c>
 80012b6:	bf00      	nop
 80012b8:	40021000 	.word	0x40021000
 80012bc:	40007000 	.word	0x40007000
 80012c0:	4b9c      	ldr	r3, [pc, #624]	@ (8001534 <HAL_RCC_OscConfig+0x780>)
 80012c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80012c6:	4a9b      	ldr	r2, [pc, #620]	@ (8001534 <HAL_RCC_OscConfig+0x780>)
 80012c8:	f023 0301 	bic.w	r3, r3, #1
 80012cc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80012d0:	4b98      	ldr	r3, [pc, #608]	@ (8001534 <HAL_RCC_OscConfig+0x780>)
 80012d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80012d6:	4a97      	ldr	r2, [pc, #604]	@ (8001534 <HAL_RCC_OscConfig+0x780>)
 80012d8:	f023 0304 	bic.w	r3, r3, #4
 80012dc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	689b      	ldr	r3, [r3, #8]
 80012e4:	2b00      	cmp	r3, #0
 80012e6:	d016      	beq.n	8001316 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80012e8:	f7ff fa02 	bl	80006f0 <HAL_GetTick>
 80012ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80012ee:	e00a      	b.n	8001306 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80012f0:	f7ff f9fe 	bl	80006f0 <HAL_GetTick>
 80012f4:	4602      	mov	r2, r0
 80012f6:	693b      	ldr	r3, [r7, #16]
 80012f8:	1ad3      	subs	r3, r2, r3
 80012fa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80012fe:	4293      	cmp	r3, r2
 8001300:	d901      	bls.n	8001306 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8001302:	2303      	movs	r3, #3
 8001304:	e12a      	b.n	800155c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001306:	4b8b      	ldr	r3, [pc, #556]	@ (8001534 <HAL_RCC_OscConfig+0x780>)
 8001308:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800130c:	f003 0302 	and.w	r3, r3, #2
 8001310:	2b00      	cmp	r3, #0
 8001312:	d0ed      	beq.n	80012f0 <HAL_RCC_OscConfig+0x53c>
 8001314:	e015      	b.n	8001342 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001316:	f7ff f9eb 	bl	80006f0 <HAL_GetTick>
 800131a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800131c:	e00a      	b.n	8001334 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800131e:	f7ff f9e7 	bl	80006f0 <HAL_GetTick>
 8001322:	4602      	mov	r2, r0
 8001324:	693b      	ldr	r3, [r7, #16]
 8001326:	1ad3      	subs	r3, r2, r3
 8001328:	f241 3288 	movw	r2, #5000	@ 0x1388
 800132c:	4293      	cmp	r3, r2
 800132e:	d901      	bls.n	8001334 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8001330:	2303      	movs	r3, #3
 8001332:	e113      	b.n	800155c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001334:	4b7f      	ldr	r3, [pc, #508]	@ (8001534 <HAL_RCC_OscConfig+0x780>)
 8001336:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800133a:	f003 0302 	and.w	r3, r3, #2
 800133e:	2b00      	cmp	r3, #0
 8001340:	d1ed      	bne.n	800131e <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001342:	7ffb      	ldrb	r3, [r7, #31]
 8001344:	2b01      	cmp	r3, #1
 8001346:	d105      	bne.n	8001354 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001348:	4b7a      	ldr	r3, [pc, #488]	@ (8001534 <HAL_RCC_OscConfig+0x780>)
 800134a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800134c:	4a79      	ldr	r2, [pc, #484]	@ (8001534 <HAL_RCC_OscConfig+0x780>)
 800134e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001352:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001358:	2b00      	cmp	r3, #0
 800135a:	f000 80fe 	beq.w	800155a <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001362:	2b02      	cmp	r3, #2
 8001364:	f040 80d0 	bne.w	8001508 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8001368:	4b72      	ldr	r3, [pc, #456]	@ (8001534 <HAL_RCC_OscConfig+0x780>)
 800136a:	68db      	ldr	r3, [r3, #12]
 800136c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800136e:	697b      	ldr	r3, [r7, #20]
 8001370:	f003 0203 	and.w	r2, r3, #3
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001378:	429a      	cmp	r2, r3
 800137a:	d130      	bne.n	80013de <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800137c:	697b      	ldr	r3, [r7, #20]
 800137e:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001386:	3b01      	subs	r3, #1
 8001388:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800138a:	429a      	cmp	r2, r3
 800138c:	d127      	bne.n	80013de <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800138e:	697b      	ldr	r3, [r7, #20]
 8001390:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001398:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800139a:	429a      	cmp	r2, r3
 800139c:	d11f      	bne.n	80013de <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800139e:	697b      	ldr	r3, [r7, #20]
 80013a0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80013a4:	687a      	ldr	r2, [r7, #4]
 80013a6:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80013a8:	2a07      	cmp	r2, #7
 80013aa:	bf14      	ite	ne
 80013ac:	2201      	movne	r2, #1
 80013ae:	2200      	moveq	r2, #0
 80013b0:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80013b2:	4293      	cmp	r3, r2
 80013b4:	d113      	bne.n	80013de <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80013b6:	697b      	ldr	r3, [r7, #20]
 80013b8:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80013c0:	085b      	lsrs	r3, r3, #1
 80013c2:	3b01      	subs	r3, #1
 80013c4:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80013c6:	429a      	cmp	r2, r3
 80013c8:	d109      	bne.n	80013de <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80013ca:	697b      	ldr	r3, [r7, #20]
 80013cc:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013d4:	085b      	lsrs	r3, r3, #1
 80013d6:	3b01      	subs	r3, #1
 80013d8:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80013da:	429a      	cmp	r2, r3
 80013dc:	d06e      	beq.n	80014bc <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80013de:	69bb      	ldr	r3, [r7, #24]
 80013e0:	2b0c      	cmp	r3, #12
 80013e2:	d069      	beq.n	80014b8 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80013e4:	4b53      	ldr	r3, [pc, #332]	@ (8001534 <HAL_RCC_OscConfig+0x780>)
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80013ec:	2b00      	cmp	r3, #0
 80013ee:	d105      	bne.n	80013fc <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80013f0:	4b50      	ldr	r3, [pc, #320]	@ (8001534 <HAL_RCC_OscConfig+0x780>)
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	d001      	beq.n	8001400 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 80013fc:	2301      	movs	r3, #1
 80013fe:	e0ad      	b.n	800155c <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8001400:	4b4c      	ldr	r3, [pc, #304]	@ (8001534 <HAL_RCC_OscConfig+0x780>)
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	4a4b      	ldr	r2, [pc, #300]	@ (8001534 <HAL_RCC_OscConfig+0x780>)
 8001406:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800140a:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800140c:	f7ff f970 	bl	80006f0 <HAL_GetTick>
 8001410:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001412:	e008      	b.n	8001426 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001414:	f7ff f96c 	bl	80006f0 <HAL_GetTick>
 8001418:	4602      	mov	r2, r0
 800141a:	693b      	ldr	r3, [r7, #16]
 800141c:	1ad3      	subs	r3, r2, r3
 800141e:	2b02      	cmp	r3, #2
 8001420:	d901      	bls.n	8001426 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8001422:	2303      	movs	r3, #3
 8001424:	e09a      	b.n	800155c <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001426:	4b43      	ldr	r3, [pc, #268]	@ (8001534 <HAL_RCC_OscConfig+0x780>)
 8001428:	681b      	ldr	r3, [r3, #0]
 800142a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800142e:	2b00      	cmp	r3, #0
 8001430:	d1f0      	bne.n	8001414 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001432:	4b40      	ldr	r3, [pc, #256]	@ (8001534 <HAL_RCC_OscConfig+0x780>)
 8001434:	68da      	ldr	r2, [r3, #12]
 8001436:	4b40      	ldr	r3, [pc, #256]	@ (8001538 <HAL_RCC_OscConfig+0x784>)
 8001438:	4013      	ands	r3, r2
 800143a:	687a      	ldr	r2, [r7, #4]
 800143c:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 800143e:	687a      	ldr	r2, [r7, #4]
 8001440:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8001442:	3a01      	subs	r2, #1
 8001444:	0112      	lsls	r2, r2, #4
 8001446:	4311      	orrs	r1, r2
 8001448:	687a      	ldr	r2, [r7, #4]
 800144a:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800144c:	0212      	lsls	r2, r2, #8
 800144e:	4311      	orrs	r1, r2
 8001450:	687a      	ldr	r2, [r7, #4]
 8001452:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8001454:	0852      	lsrs	r2, r2, #1
 8001456:	3a01      	subs	r2, #1
 8001458:	0552      	lsls	r2, r2, #21
 800145a:	4311      	orrs	r1, r2
 800145c:	687a      	ldr	r2, [r7, #4]
 800145e:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8001460:	0852      	lsrs	r2, r2, #1
 8001462:	3a01      	subs	r2, #1
 8001464:	0652      	lsls	r2, r2, #25
 8001466:	4311      	orrs	r1, r2
 8001468:	687a      	ldr	r2, [r7, #4]
 800146a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800146c:	0912      	lsrs	r2, r2, #4
 800146e:	0452      	lsls	r2, r2, #17
 8001470:	430a      	orrs	r2, r1
 8001472:	4930      	ldr	r1, [pc, #192]	@ (8001534 <HAL_RCC_OscConfig+0x780>)
 8001474:	4313      	orrs	r3, r2
 8001476:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8001478:	4b2e      	ldr	r3, [pc, #184]	@ (8001534 <HAL_RCC_OscConfig+0x780>)
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	4a2d      	ldr	r2, [pc, #180]	@ (8001534 <HAL_RCC_OscConfig+0x780>)
 800147e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001482:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001484:	4b2b      	ldr	r3, [pc, #172]	@ (8001534 <HAL_RCC_OscConfig+0x780>)
 8001486:	68db      	ldr	r3, [r3, #12]
 8001488:	4a2a      	ldr	r2, [pc, #168]	@ (8001534 <HAL_RCC_OscConfig+0x780>)
 800148a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800148e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001490:	f7ff f92e 	bl	80006f0 <HAL_GetTick>
 8001494:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001496:	e008      	b.n	80014aa <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001498:	f7ff f92a 	bl	80006f0 <HAL_GetTick>
 800149c:	4602      	mov	r2, r0
 800149e:	693b      	ldr	r3, [r7, #16]
 80014a0:	1ad3      	subs	r3, r2, r3
 80014a2:	2b02      	cmp	r3, #2
 80014a4:	d901      	bls.n	80014aa <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80014a6:	2303      	movs	r3, #3
 80014a8:	e058      	b.n	800155c <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80014aa:	4b22      	ldr	r3, [pc, #136]	@ (8001534 <HAL_RCC_OscConfig+0x780>)
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	d0f0      	beq.n	8001498 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80014b6:	e050      	b.n	800155a <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80014b8:	2301      	movs	r3, #1
 80014ba:	e04f      	b.n	800155c <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80014bc:	4b1d      	ldr	r3, [pc, #116]	@ (8001534 <HAL_RCC_OscConfig+0x780>)
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80014c4:	2b00      	cmp	r3, #0
 80014c6:	d148      	bne.n	800155a <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80014c8:	4b1a      	ldr	r3, [pc, #104]	@ (8001534 <HAL_RCC_OscConfig+0x780>)
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	4a19      	ldr	r2, [pc, #100]	@ (8001534 <HAL_RCC_OscConfig+0x780>)
 80014ce:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80014d2:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80014d4:	4b17      	ldr	r3, [pc, #92]	@ (8001534 <HAL_RCC_OscConfig+0x780>)
 80014d6:	68db      	ldr	r3, [r3, #12]
 80014d8:	4a16      	ldr	r2, [pc, #88]	@ (8001534 <HAL_RCC_OscConfig+0x780>)
 80014da:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80014de:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80014e0:	f7ff f906 	bl	80006f0 <HAL_GetTick>
 80014e4:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80014e6:	e008      	b.n	80014fa <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80014e8:	f7ff f902 	bl	80006f0 <HAL_GetTick>
 80014ec:	4602      	mov	r2, r0
 80014ee:	693b      	ldr	r3, [r7, #16]
 80014f0:	1ad3      	subs	r3, r2, r3
 80014f2:	2b02      	cmp	r3, #2
 80014f4:	d901      	bls.n	80014fa <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 80014f6:	2303      	movs	r3, #3
 80014f8:	e030      	b.n	800155c <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80014fa:	4b0e      	ldr	r3, [pc, #56]	@ (8001534 <HAL_RCC_OscConfig+0x780>)
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001502:	2b00      	cmp	r3, #0
 8001504:	d0f0      	beq.n	80014e8 <HAL_RCC_OscConfig+0x734>
 8001506:	e028      	b.n	800155a <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001508:	69bb      	ldr	r3, [r7, #24]
 800150a:	2b0c      	cmp	r3, #12
 800150c:	d023      	beq.n	8001556 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800150e:	4b09      	ldr	r3, [pc, #36]	@ (8001534 <HAL_RCC_OscConfig+0x780>)
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	4a08      	ldr	r2, [pc, #32]	@ (8001534 <HAL_RCC_OscConfig+0x780>)
 8001514:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001518:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800151a:	f7ff f8e9 	bl	80006f0 <HAL_GetTick>
 800151e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001520:	e00c      	b.n	800153c <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001522:	f7ff f8e5 	bl	80006f0 <HAL_GetTick>
 8001526:	4602      	mov	r2, r0
 8001528:	693b      	ldr	r3, [r7, #16]
 800152a:	1ad3      	subs	r3, r2, r3
 800152c:	2b02      	cmp	r3, #2
 800152e:	d905      	bls.n	800153c <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8001530:	2303      	movs	r3, #3
 8001532:	e013      	b.n	800155c <HAL_RCC_OscConfig+0x7a8>
 8001534:	40021000 	.word	0x40021000
 8001538:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800153c:	4b09      	ldr	r3, [pc, #36]	@ (8001564 <HAL_RCC_OscConfig+0x7b0>)
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001544:	2b00      	cmp	r3, #0
 8001546:	d1ec      	bne.n	8001522 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8001548:	4b06      	ldr	r3, [pc, #24]	@ (8001564 <HAL_RCC_OscConfig+0x7b0>)
 800154a:	68da      	ldr	r2, [r3, #12]
 800154c:	4905      	ldr	r1, [pc, #20]	@ (8001564 <HAL_RCC_OscConfig+0x7b0>)
 800154e:	4b06      	ldr	r3, [pc, #24]	@ (8001568 <HAL_RCC_OscConfig+0x7b4>)
 8001550:	4013      	ands	r3, r2
 8001552:	60cb      	str	r3, [r1, #12]
 8001554:	e001      	b.n	800155a <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8001556:	2301      	movs	r3, #1
 8001558:	e000      	b.n	800155c <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 800155a:	2300      	movs	r3, #0
}
 800155c:	4618      	mov	r0, r3
 800155e:	3720      	adds	r7, #32
 8001560:	46bd      	mov	sp, r7
 8001562:	bd80      	pop	{r7, pc}
 8001564:	40021000 	.word	0x40021000
 8001568:	feeefffc 	.word	0xfeeefffc

0800156c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800156c:	b580      	push	{r7, lr}
 800156e:	b084      	sub	sp, #16
 8001570:	af00      	add	r7, sp, #0
 8001572:	6078      	str	r0, [r7, #4]
 8001574:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	2b00      	cmp	r3, #0
 800157a:	d101      	bne.n	8001580 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800157c:	2301      	movs	r3, #1
 800157e:	e0e7      	b.n	8001750 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001580:	4b75      	ldr	r3, [pc, #468]	@ (8001758 <HAL_RCC_ClockConfig+0x1ec>)
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	f003 0307 	and.w	r3, r3, #7
 8001588:	683a      	ldr	r2, [r7, #0]
 800158a:	429a      	cmp	r2, r3
 800158c:	d910      	bls.n	80015b0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800158e:	4b72      	ldr	r3, [pc, #456]	@ (8001758 <HAL_RCC_ClockConfig+0x1ec>)
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	f023 0207 	bic.w	r2, r3, #7
 8001596:	4970      	ldr	r1, [pc, #448]	@ (8001758 <HAL_RCC_ClockConfig+0x1ec>)
 8001598:	683b      	ldr	r3, [r7, #0]
 800159a:	4313      	orrs	r3, r2
 800159c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800159e:	4b6e      	ldr	r3, [pc, #440]	@ (8001758 <HAL_RCC_ClockConfig+0x1ec>)
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	f003 0307 	and.w	r3, r3, #7
 80015a6:	683a      	ldr	r2, [r7, #0]
 80015a8:	429a      	cmp	r2, r3
 80015aa:	d001      	beq.n	80015b0 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80015ac:	2301      	movs	r3, #1
 80015ae:	e0cf      	b.n	8001750 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	f003 0302 	and.w	r3, r3, #2
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	d010      	beq.n	80015de <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	689a      	ldr	r2, [r3, #8]
 80015c0:	4b66      	ldr	r3, [pc, #408]	@ (800175c <HAL_RCC_ClockConfig+0x1f0>)
 80015c2:	689b      	ldr	r3, [r3, #8]
 80015c4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80015c8:	429a      	cmp	r2, r3
 80015ca:	d908      	bls.n	80015de <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80015cc:	4b63      	ldr	r3, [pc, #396]	@ (800175c <HAL_RCC_ClockConfig+0x1f0>)
 80015ce:	689b      	ldr	r3, [r3, #8]
 80015d0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	689b      	ldr	r3, [r3, #8]
 80015d8:	4960      	ldr	r1, [pc, #384]	@ (800175c <HAL_RCC_ClockConfig+0x1f0>)
 80015da:	4313      	orrs	r3, r2
 80015dc:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	f003 0301 	and.w	r3, r3, #1
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d04c      	beq.n	8001684 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	685b      	ldr	r3, [r3, #4]
 80015ee:	2b03      	cmp	r3, #3
 80015f0:	d107      	bne.n	8001602 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80015f2:	4b5a      	ldr	r3, [pc, #360]	@ (800175c <HAL_RCC_ClockConfig+0x1f0>)
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d121      	bne.n	8001642 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80015fe:	2301      	movs	r3, #1
 8001600:	e0a6      	b.n	8001750 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	685b      	ldr	r3, [r3, #4]
 8001606:	2b02      	cmp	r3, #2
 8001608:	d107      	bne.n	800161a <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800160a:	4b54      	ldr	r3, [pc, #336]	@ (800175c <HAL_RCC_ClockConfig+0x1f0>)
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001612:	2b00      	cmp	r3, #0
 8001614:	d115      	bne.n	8001642 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001616:	2301      	movs	r3, #1
 8001618:	e09a      	b.n	8001750 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	685b      	ldr	r3, [r3, #4]
 800161e:	2b00      	cmp	r3, #0
 8001620:	d107      	bne.n	8001632 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001622:	4b4e      	ldr	r3, [pc, #312]	@ (800175c <HAL_RCC_ClockConfig+0x1f0>)
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	f003 0302 	and.w	r3, r3, #2
 800162a:	2b00      	cmp	r3, #0
 800162c:	d109      	bne.n	8001642 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800162e:	2301      	movs	r3, #1
 8001630:	e08e      	b.n	8001750 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001632:	4b4a      	ldr	r3, [pc, #296]	@ (800175c <HAL_RCC_ClockConfig+0x1f0>)
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800163a:	2b00      	cmp	r3, #0
 800163c:	d101      	bne.n	8001642 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800163e:	2301      	movs	r3, #1
 8001640:	e086      	b.n	8001750 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001642:	4b46      	ldr	r3, [pc, #280]	@ (800175c <HAL_RCC_ClockConfig+0x1f0>)
 8001644:	689b      	ldr	r3, [r3, #8]
 8001646:	f023 0203 	bic.w	r2, r3, #3
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	685b      	ldr	r3, [r3, #4]
 800164e:	4943      	ldr	r1, [pc, #268]	@ (800175c <HAL_RCC_ClockConfig+0x1f0>)
 8001650:	4313      	orrs	r3, r2
 8001652:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001654:	f7ff f84c 	bl	80006f0 <HAL_GetTick>
 8001658:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800165a:	e00a      	b.n	8001672 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800165c:	f7ff f848 	bl	80006f0 <HAL_GetTick>
 8001660:	4602      	mov	r2, r0
 8001662:	68fb      	ldr	r3, [r7, #12]
 8001664:	1ad3      	subs	r3, r2, r3
 8001666:	f241 3288 	movw	r2, #5000	@ 0x1388
 800166a:	4293      	cmp	r3, r2
 800166c:	d901      	bls.n	8001672 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800166e:	2303      	movs	r3, #3
 8001670:	e06e      	b.n	8001750 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001672:	4b3a      	ldr	r3, [pc, #232]	@ (800175c <HAL_RCC_ClockConfig+0x1f0>)
 8001674:	689b      	ldr	r3, [r3, #8]
 8001676:	f003 020c 	and.w	r2, r3, #12
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	685b      	ldr	r3, [r3, #4]
 800167e:	009b      	lsls	r3, r3, #2
 8001680:	429a      	cmp	r2, r3
 8001682:	d1eb      	bne.n	800165c <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	f003 0302 	and.w	r3, r3, #2
 800168c:	2b00      	cmp	r3, #0
 800168e:	d010      	beq.n	80016b2 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	689a      	ldr	r2, [r3, #8]
 8001694:	4b31      	ldr	r3, [pc, #196]	@ (800175c <HAL_RCC_ClockConfig+0x1f0>)
 8001696:	689b      	ldr	r3, [r3, #8]
 8001698:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800169c:	429a      	cmp	r2, r3
 800169e:	d208      	bcs.n	80016b2 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80016a0:	4b2e      	ldr	r3, [pc, #184]	@ (800175c <HAL_RCC_ClockConfig+0x1f0>)
 80016a2:	689b      	ldr	r3, [r3, #8]
 80016a4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	689b      	ldr	r3, [r3, #8]
 80016ac:	492b      	ldr	r1, [pc, #172]	@ (800175c <HAL_RCC_ClockConfig+0x1f0>)
 80016ae:	4313      	orrs	r3, r2
 80016b0:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80016b2:	4b29      	ldr	r3, [pc, #164]	@ (8001758 <HAL_RCC_ClockConfig+0x1ec>)
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	f003 0307 	and.w	r3, r3, #7
 80016ba:	683a      	ldr	r2, [r7, #0]
 80016bc:	429a      	cmp	r2, r3
 80016be:	d210      	bcs.n	80016e2 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80016c0:	4b25      	ldr	r3, [pc, #148]	@ (8001758 <HAL_RCC_ClockConfig+0x1ec>)
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	f023 0207 	bic.w	r2, r3, #7
 80016c8:	4923      	ldr	r1, [pc, #140]	@ (8001758 <HAL_RCC_ClockConfig+0x1ec>)
 80016ca:	683b      	ldr	r3, [r7, #0]
 80016cc:	4313      	orrs	r3, r2
 80016ce:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80016d0:	4b21      	ldr	r3, [pc, #132]	@ (8001758 <HAL_RCC_ClockConfig+0x1ec>)
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	f003 0307 	and.w	r3, r3, #7
 80016d8:	683a      	ldr	r2, [r7, #0]
 80016da:	429a      	cmp	r2, r3
 80016dc:	d001      	beq.n	80016e2 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80016de:	2301      	movs	r3, #1
 80016e0:	e036      	b.n	8001750 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	f003 0304 	and.w	r3, r3, #4
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	d008      	beq.n	8001700 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80016ee:	4b1b      	ldr	r3, [pc, #108]	@ (800175c <HAL_RCC_ClockConfig+0x1f0>)
 80016f0:	689b      	ldr	r3, [r3, #8]
 80016f2:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	68db      	ldr	r3, [r3, #12]
 80016fa:	4918      	ldr	r1, [pc, #96]	@ (800175c <HAL_RCC_ClockConfig+0x1f0>)
 80016fc:	4313      	orrs	r3, r2
 80016fe:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	f003 0308 	and.w	r3, r3, #8
 8001708:	2b00      	cmp	r3, #0
 800170a:	d009      	beq.n	8001720 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800170c:	4b13      	ldr	r3, [pc, #76]	@ (800175c <HAL_RCC_ClockConfig+0x1f0>)
 800170e:	689b      	ldr	r3, [r3, #8]
 8001710:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	691b      	ldr	r3, [r3, #16]
 8001718:	00db      	lsls	r3, r3, #3
 800171a:	4910      	ldr	r1, [pc, #64]	@ (800175c <HAL_RCC_ClockConfig+0x1f0>)
 800171c:	4313      	orrs	r3, r2
 800171e:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001720:	f000 f858 	bl	80017d4 <HAL_RCC_GetSysClockFreq>
 8001724:	4602      	mov	r2, r0
 8001726:	4b0d      	ldr	r3, [pc, #52]	@ (800175c <HAL_RCC_ClockConfig+0x1f0>)
 8001728:	689b      	ldr	r3, [r3, #8]
 800172a:	091b      	lsrs	r3, r3, #4
 800172c:	f003 030f 	and.w	r3, r3, #15
 8001730:	490b      	ldr	r1, [pc, #44]	@ (8001760 <HAL_RCC_ClockConfig+0x1f4>)
 8001732:	5ccb      	ldrb	r3, [r1, r3]
 8001734:	f003 031f 	and.w	r3, r3, #31
 8001738:	fa22 f303 	lsr.w	r3, r2, r3
 800173c:	4a09      	ldr	r2, [pc, #36]	@ (8001764 <HAL_RCC_ClockConfig+0x1f8>)
 800173e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001740:	4b09      	ldr	r3, [pc, #36]	@ (8001768 <HAL_RCC_ClockConfig+0x1fc>)
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	4618      	mov	r0, r3
 8001746:	f7fe ff83 	bl	8000650 <HAL_InitTick>
 800174a:	4603      	mov	r3, r0
 800174c:	72fb      	strb	r3, [r7, #11]

  return status;
 800174e:	7afb      	ldrb	r3, [r7, #11]
}
 8001750:	4618      	mov	r0, r3
 8001752:	3710      	adds	r7, #16
 8001754:	46bd      	mov	sp, r7
 8001756:	bd80      	pop	{r7, pc}
 8001758:	40022000 	.word	0x40022000
 800175c:	40021000 	.word	0x40021000
 8001760:	0800251c 	.word	0x0800251c
 8001764:	20000000 	.word	0x20000000
 8001768:	20000004 	.word	0x20000004

0800176c <HAL_RCC_MCOConfig>:
  *            @arg @ref RCC_MCODIV_8  division by 8 applied to MCO clock
  *            @arg @ref RCC_MCODIV_16  division by 16 applied to MCO clock
  * @retval None
  */
void HAL_RCC_MCOConfig( uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
{
 800176c:	b580      	push	{r7, lr}
 800176e:	b08a      	sub	sp, #40	@ 0x28
 8001770:	af00      	add	r7, sp, #0
 8001772:	60f8      	str	r0, [r7, #12]
 8001774:	60b9      	str	r1, [r7, #8]
 8001776:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning if no assert_param check */
  UNUSED(RCC_MCOx);

  /* MCO Clock Enable */
  __MCO1_CLK_ENABLE();
 8001778:	4b15      	ldr	r3, [pc, #84]	@ (80017d0 <HAL_RCC_MCOConfig+0x64>)
 800177a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800177c:	4a14      	ldr	r2, [pc, #80]	@ (80017d0 <HAL_RCC_MCOConfig+0x64>)
 800177e:	f043 0301 	orr.w	r3, r3, #1
 8001782:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001784:	4b12      	ldr	r3, [pc, #72]	@ (80017d0 <HAL_RCC_MCOConfig+0x64>)
 8001786:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001788:	f003 0301 	and.w	r3, r3, #1
 800178c:	613b      	str	r3, [r7, #16]
 800178e:	693b      	ldr	r3, [r7, #16]

  /* Configure the MCO1 pin in alternate function mode */
  GPIO_InitStruct.Pin = MCO1_PIN;
 8001790:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001794:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001796:	2302      	movs	r3, #2
 8001798:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800179a:	2302      	movs	r3, #2
 800179c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800179e:	2300      	movs	r3, #0
 80017a0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 80017a2:	2300      	movs	r3, #0
 80017a4:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 80017a6:	f107 0314 	add.w	r3, r7, #20
 80017aa:	4619      	mov	r1, r3
 80017ac:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80017b0:	f7ff f8d8 	bl	8000964 <HAL_GPIO_Init>

  /* Mask MCOSEL[] and MCOPRE[] bits then set MCO1 clock source and prescaler */
  MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCOSEL | RCC_CFGR_MCOPRE), (RCC_MCOSource | RCC_MCODiv ));
 80017b4:	4b06      	ldr	r3, [pc, #24]	@ (80017d0 <HAL_RCC_MCOConfig+0x64>)
 80017b6:	689b      	ldr	r3, [r3, #8]
 80017b8:	f023 42ee 	bic.w	r2, r3, #1996488704	@ 0x77000000
 80017bc:	68b9      	ldr	r1, [r7, #8]
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	430b      	orrs	r3, r1
 80017c2:	4903      	ldr	r1, [pc, #12]	@ (80017d0 <HAL_RCC_MCOConfig+0x64>)
 80017c4:	4313      	orrs	r3, r2
 80017c6:	608b      	str	r3, [r1, #8]
}
 80017c8:	bf00      	nop
 80017ca:	3728      	adds	r7, #40	@ 0x28
 80017cc:	46bd      	mov	sp, r7
 80017ce:	bd80      	pop	{r7, pc}
 80017d0:	40021000 	.word	0x40021000

080017d4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80017d4:	b480      	push	{r7}
 80017d6:	b089      	sub	sp, #36	@ 0x24
 80017d8:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80017da:	2300      	movs	r3, #0
 80017dc:	61fb      	str	r3, [r7, #28]
 80017de:	2300      	movs	r3, #0
 80017e0:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80017e2:	4b3e      	ldr	r3, [pc, #248]	@ (80018dc <HAL_RCC_GetSysClockFreq+0x108>)
 80017e4:	689b      	ldr	r3, [r3, #8]
 80017e6:	f003 030c 	and.w	r3, r3, #12
 80017ea:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80017ec:	4b3b      	ldr	r3, [pc, #236]	@ (80018dc <HAL_RCC_GetSysClockFreq+0x108>)
 80017ee:	68db      	ldr	r3, [r3, #12]
 80017f0:	f003 0303 	and.w	r3, r3, #3
 80017f4:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80017f6:	693b      	ldr	r3, [r7, #16]
 80017f8:	2b00      	cmp	r3, #0
 80017fa:	d005      	beq.n	8001808 <HAL_RCC_GetSysClockFreq+0x34>
 80017fc:	693b      	ldr	r3, [r7, #16]
 80017fe:	2b0c      	cmp	r3, #12
 8001800:	d121      	bne.n	8001846 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8001802:	68fb      	ldr	r3, [r7, #12]
 8001804:	2b01      	cmp	r3, #1
 8001806:	d11e      	bne.n	8001846 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001808:	4b34      	ldr	r3, [pc, #208]	@ (80018dc <HAL_RCC_GetSysClockFreq+0x108>)
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	f003 0308 	and.w	r3, r3, #8
 8001810:	2b00      	cmp	r3, #0
 8001812:	d107      	bne.n	8001824 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001814:	4b31      	ldr	r3, [pc, #196]	@ (80018dc <HAL_RCC_GetSysClockFreq+0x108>)
 8001816:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800181a:	0a1b      	lsrs	r3, r3, #8
 800181c:	f003 030f 	and.w	r3, r3, #15
 8001820:	61fb      	str	r3, [r7, #28]
 8001822:	e005      	b.n	8001830 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001824:	4b2d      	ldr	r3, [pc, #180]	@ (80018dc <HAL_RCC_GetSysClockFreq+0x108>)
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	091b      	lsrs	r3, r3, #4
 800182a:	f003 030f 	and.w	r3, r3, #15
 800182e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8001830:	4a2b      	ldr	r2, [pc, #172]	@ (80018e0 <HAL_RCC_GetSysClockFreq+0x10c>)
 8001832:	69fb      	ldr	r3, [r7, #28]
 8001834:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001838:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800183a:	693b      	ldr	r3, [r7, #16]
 800183c:	2b00      	cmp	r3, #0
 800183e:	d10d      	bne.n	800185c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8001840:	69fb      	ldr	r3, [r7, #28]
 8001842:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001844:	e00a      	b.n	800185c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8001846:	693b      	ldr	r3, [r7, #16]
 8001848:	2b04      	cmp	r3, #4
 800184a:	d102      	bne.n	8001852 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800184c:	4b25      	ldr	r3, [pc, #148]	@ (80018e4 <HAL_RCC_GetSysClockFreq+0x110>)
 800184e:	61bb      	str	r3, [r7, #24]
 8001850:	e004      	b.n	800185c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8001852:	693b      	ldr	r3, [r7, #16]
 8001854:	2b08      	cmp	r3, #8
 8001856:	d101      	bne.n	800185c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001858:	4b23      	ldr	r3, [pc, #140]	@ (80018e8 <HAL_RCC_GetSysClockFreq+0x114>)
 800185a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800185c:	693b      	ldr	r3, [r7, #16]
 800185e:	2b0c      	cmp	r3, #12
 8001860:	d134      	bne.n	80018cc <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001862:	4b1e      	ldr	r3, [pc, #120]	@ (80018dc <HAL_RCC_GetSysClockFreq+0x108>)
 8001864:	68db      	ldr	r3, [r3, #12]
 8001866:	f003 0303 	and.w	r3, r3, #3
 800186a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800186c:	68bb      	ldr	r3, [r7, #8]
 800186e:	2b02      	cmp	r3, #2
 8001870:	d003      	beq.n	800187a <HAL_RCC_GetSysClockFreq+0xa6>
 8001872:	68bb      	ldr	r3, [r7, #8]
 8001874:	2b03      	cmp	r3, #3
 8001876:	d003      	beq.n	8001880 <HAL_RCC_GetSysClockFreq+0xac>
 8001878:	e005      	b.n	8001886 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800187a:	4b1a      	ldr	r3, [pc, #104]	@ (80018e4 <HAL_RCC_GetSysClockFreq+0x110>)
 800187c:	617b      	str	r3, [r7, #20]
      break;
 800187e:	e005      	b.n	800188c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8001880:	4b19      	ldr	r3, [pc, #100]	@ (80018e8 <HAL_RCC_GetSysClockFreq+0x114>)
 8001882:	617b      	str	r3, [r7, #20]
      break;
 8001884:	e002      	b.n	800188c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8001886:	69fb      	ldr	r3, [r7, #28]
 8001888:	617b      	str	r3, [r7, #20]
      break;
 800188a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800188c:	4b13      	ldr	r3, [pc, #76]	@ (80018dc <HAL_RCC_GetSysClockFreq+0x108>)
 800188e:	68db      	ldr	r3, [r3, #12]
 8001890:	091b      	lsrs	r3, r3, #4
 8001892:	f003 0307 	and.w	r3, r3, #7
 8001896:	3301      	adds	r3, #1
 8001898:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800189a:	4b10      	ldr	r3, [pc, #64]	@ (80018dc <HAL_RCC_GetSysClockFreq+0x108>)
 800189c:	68db      	ldr	r3, [r3, #12]
 800189e:	0a1b      	lsrs	r3, r3, #8
 80018a0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80018a4:	697a      	ldr	r2, [r7, #20]
 80018a6:	fb03 f202 	mul.w	r2, r3, r2
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80018b0:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80018b2:	4b0a      	ldr	r3, [pc, #40]	@ (80018dc <HAL_RCC_GetSysClockFreq+0x108>)
 80018b4:	68db      	ldr	r3, [r3, #12]
 80018b6:	0e5b      	lsrs	r3, r3, #25
 80018b8:	f003 0303 	and.w	r3, r3, #3
 80018bc:	3301      	adds	r3, #1
 80018be:	005b      	lsls	r3, r3, #1
 80018c0:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80018c2:	697a      	ldr	r2, [r7, #20]
 80018c4:	683b      	ldr	r3, [r7, #0]
 80018c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80018ca:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80018cc:	69bb      	ldr	r3, [r7, #24]
}
 80018ce:	4618      	mov	r0, r3
 80018d0:	3724      	adds	r7, #36	@ 0x24
 80018d2:	46bd      	mov	sp, r7
 80018d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d8:	4770      	bx	lr
 80018da:	bf00      	nop
 80018dc:	40021000 	.word	0x40021000
 80018e0:	0800252c 	.word	0x0800252c
 80018e4:	00f42400 	.word	0x00f42400
 80018e8:	007a1200 	.word	0x007a1200

080018ec <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80018ec:	b480      	push	{r7}
 80018ee:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80018f0:	4b03      	ldr	r3, [pc, #12]	@ (8001900 <HAL_RCC_GetHCLKFreq+0x14>)
 80018f2:	681b      	ldr	r3, [r3, #0]
}
 80018f4:	4618      	mov	r0, r3
 80018f6:	46bd      	mov	sp, r7
 80018f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018fc:	4770      	bx	lr
 80018fe:	bf00      	nop
 8001900:	20000000 	.word	0x20000000

08001904 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8001904:	b580      	push	{r7, lr}
 8001906:	b086      	sub	sp, #24
 8001908:	af00      	add	r7, sp, #0
 800190a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800190c:	2300      	movs	r3, #0
 800190e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8001910:	4b2a      	ldr	r3, [pc, #168]	@ (80019bc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001912:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001914:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001918:	2b00      	cmp	r3, #0
 800191a:	d003      	beq.n	8001924 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800191c:	f7ff f9e6 	bl	8000cec <HAL_PWREx_GetVoltageRange>
 8001920:	6178      	str	r0, [r7, #20]
 8001922:	e014      	b.n	800194e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001924:	4b25      	ldr	r3, [pc, #148]	@ (80019bc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001926:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001928:	4a24      	ldr	r2, [pc, #144]	@ (80019bc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800192a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800192e:	6593      	str	r3, [r2, #88]	@ 0x58
 8001930:	4b22      	ldr	r3, [pc, #136]	@ (80019bc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001932:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001934:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001938:	60fb      	str	r3, [r7, #12]
 800193a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800193c:	f7ff f9d6 	bl	8000cec <HAL_PWREx_GetVoltageRange>
 8001940:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8001942:	4b1e      	ldr	r3, [pc, #120]	@ (80019bc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001944:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001946:	4a1d      	ldr	r2, [pc, #116]	@ (80019bc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001948:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800194c:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800194e:	697b      	ldr	r3, [r7, #20]
 8001950:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001954:	d10b      	bne.n	800196e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	2b80      	cmp	r3, #128	@ 0x80
 800195a:	d919      	bls.n	8001990 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	2ba0      	cmp	r3, #160	@ 0xa0
 8001960:	d902      	bls.n	8001968 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001962:	2302      	movs	r3, #2
 8001964:	613b      	str	r3, [r7, #16]
 8001966:	e013      	b.n	8001990 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001968:	2301      	movs	r3, #1
 800196a:	613b      	str	r3, [r7, #16]
 800196c:	e010      	b.n	8001990 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	2b80      	cmp	r3, #128	@ 0x80
 8001972:	d902      	bls.n	800197a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8001974:	2303      	movs	r3, #3
 8001976:	613b      	str	r3, [r7, #16]
 8001978:	e00a      	b.n	8001990 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	2b80      	cmp	r3, #128	@ 0x80
 800197e:	d102      	bne.n	8001986 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001980:	2302      	movs	r3, #2
 8001982:	613b      	str	r3, [r7, #16]
 8001984:	e004      	b.n	8001990 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	2b70      	cmp	r3, #112	@ 0x70
 800198a:	d101      	bne.n	8001990 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800198c:	2301      	movs	r3, #1
 800198e:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8001990:	4b0b      	ldr	r3, [pc, #44]	@ (80019c0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	f023 0207 	bic.w	r2, r3, #7
 8001998:	4909      	ldr	r1, [pc, #36]	@ (80019c0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800199a:	693b      	ldr	r3, [r7, #16]
 800199c:	4313      	orrs	r3, r2
 800199e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80019a0:	4b07      	ldr	r3, [pc, #28]	@ (80019c0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	f003 0307 	and.w	r3, r3, #7
 80019a8:	693a      	ldr	r2, [r7, #16]
 80019aa:	429a      	cmp	r2, r3
 80019ac:	d001      	beq.n	80019b2 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80019ae:	2301      	movs	r3, #1
 80019b0:	e000      	b.n	80019b4 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80019b2:	2300      	movs	r3, #0
}
 80019b4:	4618      	mov	r0, r3
 80019b6:	3718      	adds	r7, #24
 80019b8:	46bd      	mov	sp, r7
 80019ba:	bd80      	pop	{r7, pc}
 80019bc:	40021000 	.word	0x40021000
 80019c0:	40022000 	.word	0x40022000

080019c4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80019c4:	b580      	push	{r7, lr}
 80019c6:	b082      	sub	sp, #8
 80019c8:	af00      	add	r7, sp, #0
 80019ca:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	d101      	bne.n	80019d6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80019d2:	2301      	movs	r3, #1
 80019d4:	e049      	b.n	8001a6a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80019dc:	b2db      	uxtb	r3, r3
 80019de:	2b00      	cmp	r3, #0
 80019e0:	d106      	bne.n	80019f0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	2200      	movs	r2, #0
 80019e6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80019ea:	6878      	ldr	r0, [r7, #4]
 80019ec:	f7fe fc6a 	bl	80002c4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	2202      	movs	r2, #2
 80019f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	681a      	ldr	r2, [r3, #0]
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	3304      	adds	r3, #4
 8001a00:	4619      	mov	r1, r3
 8001a02:	4610      	mov	r0, r2
 8001a04:	f000 fae0 	bl	8001fc8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	2201      	movs	r2, #1
 8001a0c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	2201      	movs	r2, #1
 8001a14:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	2201      	movs	r2, #1
 8001a1c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	2201      	movs	r2, #1
 8001a24:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	2201      	movs	r2, #1
 8001a2c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	2201      	movs	r2, #1
 8001a34:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	2201      	movs	r2, #1
 8001a3c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	2201      	movs	r2, #1
 8001a44:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	2201      	movs	r2, #1
 8001a4c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	2201      	movs	r2, #1
 8001a54:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	2201      	movs	r2, #1
 8001a5c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	2201      	movs	r2, #1
 8001a64:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8001a68:	2300      	movs	r3, #0
}
 8001a6a:	4618      	mov	r0, r3
 8001a6c:	3708      	adds	r7, #8
 8001a6e:	46bd      	mov	sp, r7
 8001a70:	bd80      	pop	{r7, pc}
	...

08001a74 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001a74:	b480      	push	{r7}
 8001a76:	b085      	sub	sp, #20
 8001a78:	af00      	add	r7, sp, #0
 8001a7a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001a82:	b2db      	uxtb	r3, r3
 8001a84:	2b01      	cmp	r3, #1
 8001a86:	d001      	beq.n	8001a8c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001a88:	2301      	movs	r3, #1
 8001a8a:	e04f      	b.n	8001b2c <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	2202      	movs	r2, #2
 8001a90:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	68da      	ldr	r2, [r3, #12]
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	f042 0201 	orr.w	r2, r2, #1
 8001aa2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	4a23      	ldr	r2, [pc, #140]	@ (8001b38 <HAL_TIM_Base_Start_IT+0xc4>)
 8001aaa:	4293      	cmp	r3, r2
 8001aac:	d01d      	beq.n	8001aea <HAL_TIM_Base_Start_IT+0x76>
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001ab6:	d018      	beq.n	8001aea <HAL_TIM_Base_Start_IT+0x76>
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	4a1f      	ldr	r2, [pc, #124]	@ (8001b3c <HAL_TIM_Base_Start_IT+0xc8>)
 8001abe:	4293      	cmp	r3, r2
 8001ac0:	d013      	beq.n	8001aea <HAL_TIM_Base_Start_IT+0x76>
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	4a1e      	ldr	r2, [pc, #120]	@ (8001b40 <HAL_TIM_Base_Start_IT+0xcc>)
 8001ac8:	4293      	cmp	r3, r2
 8001aca:	d00e      	beq.n	8001aea <HAL_TIM_Base_Start_IT+0x76>
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	4a1c      	ldr	r2, [pc, #112]	@ (8001b44 <HAL_TIM_Base_Start_IT+0xd0>)
 8001ad2:	4293      	cmp	r3, r2
 8001ad4:	d009      	beq.n	8001aea <HAL_TIM_Base_Start_IT+0x76>
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	4a1b      	ldr	r2, [pc, #108]	@ (8001b48 <HAL_TIM_Base_Start_IT+0xd4>)
 8001adc:	4293      	cmp	r3, r2
 8001ade:	d004      	beq.n	8001aea <HAL_TIM_Base_Start_IT+0x76>
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	4a19      	ldr	r2, [pc, #100]	@ (8001b4c <HAL_TIM_Base_Start_IT+0xd8>)
 8001ae6:	4293      	cmp	r3, r2
 8001ae8:	d115      	bne.n	8001b16 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	689a      	ldr	r2, [r3, #8]
 8001af0:	4b17      	ldr	r3, [pc, #92]	@ (8001b50 <HAL_TIM_Base_Start_IT+0xdc>)
 8001af2:	4013      	ands	r3, r2
 8001af4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001af6:	68fb      	ldr	r3, [r7, #12]
 8001af8:	2b06      	cmp	r3, #6
 8001afa:	d015      	beq.n	8001b28 <HAL_TIM_Base_Start_IT+0xb4>
 8001afc:	68fb      	ldr	r3, [r7, #12]
 8001afe:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001b02:	d011      	beq.n	8001b28 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	681a      	ldr	r2, [r3, #0]
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	f042 0201 	orr.w	r2, r2, #1
 8001b12:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001b14:	e008      	b.n	8001b28 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	681a      	ldr	r2, [r3, #0]
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	f042 0201 	orr.w	r2, r2, #1
 8001b24:	601a      	str	r2, [r3, #0]
 8001b26:	e000      	b.n	8001b2a <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001b28:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8001b2a:	2300      	movs	r3, #0
}
 8001b2c:	4618      	mov	r0, r3
 8001b2e:	3714      	adds	r7, #20
 8001b30:	46bd      	mov	sp, r7
 8001b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b36:	4770      	bx	lr
 8001b38:	40012c00 	.word	0x40012c00
 8001b3c:	40000400 	.word	0x40000400
 8001b40:	40000800 	.word	0x40000800
 8001b44:	40000c00 	.word	0x40000c00
 8001b48:	40013400 	.word	0x40013400
 8001b4c:	40014000 	.word	0x40014000
 8001b50:	00010007 	.word	0x00010007

08001b54 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001b54:	b580      	push	{r7, lr}
 8001b56:	b084      	sub	sp, #16
 8001b58:	af00      	add	r7, sp, #0
 8001b5a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	68db      	ldr	r3, [r3, #12]
 8001b62:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	691b      	ldr	r3, [r3, #16]
 8001b6a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8001b6c:	68bb      	ldr	r3, [r7, #8]
 8001b6e:	f003 0302 	and.w	r3, r3, #2
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d020      	beq.n	8001bb8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8001b76:	68fb      	ldr	r3, [r7, #12]
 8001b78:	f003 0302 	and.w	r3, r3, #2
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d01b      	beq.n	8001bb8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	f06f 0202 	mvn.w	r2, #2
 8001b88:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	2201      	movs	r2, #1
 8001b8e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	699b      	ldr	r3, [r3, #24]
 8001b96:	f003 0303 	and.w	r3, r3, #3
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d003      	beq.n	8001ba6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001b9e:	6878      	ldr	r0, [r7, #4]
 8001ba0:	f000 f9f4 	bl	8001f8c <HAL_TIM_IC_CaptureCallback>
 8001ba4:	e005      	b.n	8001bb2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001ba6:	6878      	ldr	r0, [r7, #4]
 8001ba8:	f000 f9e6 	bl	8001f78 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001bac:	6878      	ldr	r0, [r7, #4]
 8001bae:	f000 f9f7 	bl	8001fa0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	2200      	movs	r2, #0
 8001bb6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8001bb8:	68bb      	ldr	r3, [r7, #8]
 8001bba:	f003 0304 	and.w	r3, r3, #4
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d020      	beq.n	8001c04 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8001bc2:	68fb      	ldr	r3, [r7, #12]
 8001bc4:	f003 0304 	and.w	r3, r3, #4
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	d01b      	beq.n	8001c04 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	f06f 0204 	mvn.w	r2, #4
 8001bd4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	2202      	movs	r2, #2
 8001bda:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	699b      	ldr	r3, [r3, #24]
 8001be2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d003      	beq.n	8001bf2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001bea:	6878      	ldr	r0, [r7, #4]
 8001bec:	f000 f9ce 	bl	8001f8c <HAL_TIM_IC_CaptureCallback>
 8001bf0:	e005      	b.n	8001bfe <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001bf2:	6878      	ldr	r0, [r7, #4]
 8001bf4:	f000 f9c0 	bl	8001f78 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001bf8:	6878      	ldr	r0, [r7, #4]
 8001bfa:	f000 f9d1 	bl	8001fa0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	2200      	movs	r2, #0
 8001c02:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8001c04:	68bb      	ldr	r3, [r7, #8]
 8001c06:	f003 0308 	and.w	r3, r3, #8
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	d020      	beq.n	8001c50 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8001c0e:	68fb      	ldr	r3, [r7, #12]
 8001c10:	f003 0308 	and.w	r3, r3, #8
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d01b      	beq.n	8001c50 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	f06f 0208 	mvn.w	r2, #8
 8001c20:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	2204      	movs	r2, #4
 8001c26:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	69db      	ldr	r3, [r3, #28]
 8001c2e:	f003 0303 	and.w	r3, r3, #3
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d003      	beq.n	8001c3e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001c36:	6878      	ldr	r0, [r7, #4]
 8001c38:	f000 f9a8 	bl	8001f8c <HAL_TIM_IC_CaptureCallback>
 8001c3c:	e005      	b.n	8001c4a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001c3e:	6878      	ldr	r0, [r7, #4]
 8001c40:	f000 f99a 	bl	8001f78 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001c44:	6878      	ldr	r0, [r7, #4]
 8001c46:	f000 f9ab 	bl	8001fa0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	2200      	movs	r2, #0
 8001c4e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8001c50:	68bb      	ldr	r3, [r7, #8]
 8001c52:	f003 0310 	and.w	r3, r3, #16
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d020      	beq.n	8001c9c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8001c5a:	68fb      	ldr	r3, [r7, #12]
 8001c5c:	f003 0310 	and.w	r3, r3, #16
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	d01b      	beq.n	8001c9c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	f06f 0210 	mvn.w	r2, #16
 8001c6c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	2208      	movs	r2, #8
 8001c72:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	69db      	ldr	r3, [r3, #28]
 8001c7a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d003      	beq.n	8001c8a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001c82:	6878      	ldr	r0, [r7, #4]
 8001c84:	f000 f982 	bl	8001f8c <HAL_TIM_IC_CaptureCallback>
 8001c88:	e005      	b.n	8001c96 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001c8a:	6878      	ldr	r0, [r7, #4]
 8001c8c:	f000 f974 	bl	8001f78 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001c90:	6878      	ldr	r0, [r7, #4]
 8001c92:	f000 f985 	bl	8001fa0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	2200      	movs	r2, #0
 8001c9a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8001c9c:	68bb      	ldr	r3, [r7, #8]
 8001c9e:	f003 0301 	and.w	r3, r3, #1
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d00c      	beq.n	8001cc0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8001ca6:	68fb      	ldr	r3, [r7, #12]
 8001ca8:	f003 0301 	and.w	r3, r3, #1
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	d007      	beq.n	8001cc0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	f06f 0201 	mvn.w	r2, #1
 8001cb8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001cba:	6878      	ldr	r0, [r7, #4]
 8001cbc:	f7fe fb42 	bl	8000344 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8001cc0:	68bb      	ldr	r3, [r7, #8]
 8001cc2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d104      	bne.n	8001cd4 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8001cca:	68bb      	ldr	r3, [r7, #8]
 8001ccc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	d00c      	beq.n	8001cee <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8001cd4:	68fb      	ldr	r3, [r7, #12]
 8001cd6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d007      	beq.n	8001cee <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8001ce6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001ce8:	6878      	ldr	r0, [r7, #4]
 8001cea:	f000 fbd3 	bl	8002494 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8001cee:	68bb      	ldr	r3, [r7, #8]
 8001cf0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	d00c      	beq.n	8001d12 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8001cf8:	68fb      	ldr	r3, [r7, #12]
 8001cfa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d007      	beq.n	8001d12 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8001d0a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8001d0c:	6878      	ldr	r0, [r7, #4]
 8001d0e:	f000 fbcb 	bl	80024a8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8001d12:	68bb      	ldr	r3, [r7, #8]
 8001d14:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d00c      	beq.n	8001d36 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8001d1c:	68fb      	ldr	r3, [r7, #12]
 8001d1e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d007      	beq.n	8001d36 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8001d2e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001d30:	6878      	ldr	r0, [r7, #4]
 8001d32:	f000 f93f 	bl	8001fb4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8001d36:	68bb      	ldr	r3, [r7, #8]
 8001d38:	f003 0320 	and.w	r3, r3, #32
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d00c      	beq.n	8001d5a <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8001d40:	68fb      	ldr	r3, [r7, #12]
 8001d42:	f003 0320 	and.w	r3, r3, #32
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d007      	beq.n	8001d5a <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	f06f 0220 	mvn.w	r2, #32
 8001d52:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001d54:	6878      	ldr	r0, [r7, #4]
 8001d56:	f000 fb93 	bl	8002480 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001d5a:	bf00      	nop
 8001d5c:	3710      	adds	r7, #16
 8001d5e:	46bd      	mov	sp, r7
 8001d60:	bd80      	pop	{r7, pc}

08001d62 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8001d62:	b580      	push	{r7, lr}
 8001d64:	b084      	sub	sp, #16
 8001d66:	af00      	add	r7, sp, #0
 8001d68:	6078      	str	r0, [r7, #4]
 8001d6a:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001d6c:	2300      	movs	r3, #0
 8001d6e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001d76:	2b01      	cmp	r3, #1
 8001d78:	d101      	bne.n	8001d7e <HAL_TIM_ConfigClockSource+0x1c>
 8001d7a:	2302      	movs	r3, #2
 8001d7c:	e0b6      	b.n	8001eec <HAL_TIM_ConfigClockSource+0x18a>
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	2201      	movs	r2, #1
 8001d82:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	2202      	movs	r2, #2
 8001d8a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	689b      	ldr	r3, [r3, #8]
 8001d94:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8001d96:	68bb      	ldr	r3, [r7, #8]
 8001d98:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001d9c:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8001da0:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001da2:	68bb      	ldr	r3, [r7, #8]
 8001da4:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8001da8:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	68ba      	ldr	r2, [r7, #8]
 8001db0:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8001db2:	683b      	ldr	r3, [r7, #0]
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001dba:	d03e      	beq.n	8001e3a <HAL_TIM_ConfigClockSource+0xd8>
 8001dbc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001dc0:	f200 8087 	bhi.w	8001ed2 <HAL_TIM_ConfigClockSource+0x170>
 8001dc4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001dc8:	f000 8086 	beq.w	8001ed8 <HAL_TIM_ConfigClockSource+0x176>
 8001dcc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001dd0:	d87f      	bhi.n	8001ed2 <HAL_TIM_ConfigClockSource+0x170>
 8001dd2:	2b70      	cmp	r3, #112	@ 0x70
 8001dd4:	d01a      	beq.n	8001e0c <HAL_TIM_ConfigClockSource+0xaa>
 8001dd6:	2b70      	cmp	r3, #112	@ 0x70
 8001dd8:	d87b      	bhi.n	8001ed2 <HAL_TIM_ConfigClockSource+0x170>
 8001dda:	2b60      	cmp	r3, #96	@ 0x60
 8001ddc:	d050      	beq.n	8001e80 <HAL_TIM_ConfigClockSource+0x11e>
 8001dde:	2b60      	cmp	r3, #96	@ 0x60
 8001de0:	d877      	bhi.n	8001ed2 <HAL_TIM_ConfigClockSource+0x170>
 8001de2:	2b50      	cmp	r3, #80	@ 0x50
 8001de4:	d03c      	beq.n	8001e60 <HAL_TIM_ConfigClockSource+0xfe>
 8001de6:	2b50      	cmp	r3, #80	@ 0x50
 8001de8:	d873      	bhi.n	8001ed2 <HAL_TIM_ConfigClockSource+0x170>
 8001dea:	2b40      	cmp	r3, #64	@ 0x40
 8001dec:	d058      	beq.n	8001ea0 <HAL_TIM_ConfigClockSource+0x13e>
 8001dee:	2b40      	cmp	r3, #64	@ 0x40
 8001df0:	d86f      	bhi.n	8001ed2 <HAL_TIM_ConfigClockSource+0x170>
 8001df2:	2b30      	cmp	r3, #48	@ 0x30
 8001df4:	d064      	beq.n	8001ec0 <HAL_TIM_ConfigClockSource+0x15e>
 8001df6:	2b30      	cmp	r3, #48	@ 0x30
 8001df8:	d86b      	bhi.n	8001ed2 <HAL_TIM_ConfigClockSource+0x170>
 8001dfa:	2b20      	cmp	r3, #32
 8001dfc:	d060      	beq.n	8001ec0 <HAL_TIM_ConfigClockSource+0x15e>
 8001dfe:	2b20      	cmp	r3, #32
 8001e00:	d867      	bhi.n	8001ed2 <HAL_TIM_ConfigClockSource+0x170>
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d05c      	beq.n	8001ec0 <HAL_TIM_ConfigClockSource+0x15e>
 8001e06:	2b10      	cmp	r3, #16
 8001e08:	d05a      	beq.n	8001ec0 <HAL_TIM_ConfigClockSource+0x15e>
 8001e0a:	e062      	b.n	8001ed2 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8001e10:	683b      	ldr	r3, [r7, #0]
 8001e12:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8001e14:	683b      	ldr	r3, [r7, #0]
 8001e16:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8001e18:	683b      	ldr	r3, [r7, #0]
 8001e1a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8001e1c:	f000 fa87 	bl	800232e <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	689b      	ldr	r3, [r3, #8]
 8001e26:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8001e28:	68bb      	ldr	r3, [r7, #8]
 8001e2a:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8001e2e:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	68ba      	ldr	r2, [r7, #8]
 8001e36:	609a      	str	r2, [r3, #8]
      break;
 8001e38:	e04f      	b.n	8001eda <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8001e3e:	683b      	ldr	r3, [r7, #0]
 8001e40:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8001e42:	683b      	ldr	r3, [r7, #0]
 8001e44:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8001e46:	683b      	ldr	r3, [r7, #0]
 8001e48:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8001e4a:	f000 fa70 	bl	800232e <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	689a      	ldr	r2, [r3, #8]
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8001e5c:	609a      	str	r2, [r3, #8]
      break;
 8001e5e:	e03c      	b.n	8001eda <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8001e64:	683b      	ldr	r3, [r7, #0]
 8001e66:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8001e68:	683b      	ldr	r3, [r7, #0]
 8001e6a:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001e6c:	461a      	mov	r2, r3
 8001e6e:	f000 f9e4 	bl	800223a <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	2150      	movs	r1, #80	@ 0x50
 8001e78:	4618      	mov	r0, r3
 8001e7a:	f000 fa3d 	bl	80022f8 <TIM_ITRx_SetConfig>
      break;
 8001e7e:	e02c      	b.n	8001eda <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8001e84:	683b      	ldr	r3, [r7, #0]
 8001e86:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8001e88:	683b      	ldr	r3, [r7, #0]
 8001e8a:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8001e8c:	461a      	mov	r2, r3
 8001e8e:	f000 fa03 	bl	8002298 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	2160      	movs	r1, #96	@ 0x60
 8001e98:	4618      	mov	r0, r3
 8001e9a:	f000 fa2d 	bl	80022f8 <TIM_ITRx_SetConfig>
      break;
 8001e9e:	e01c      	b.n	8001eda <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8001ea4:	683b      	ldr	r3, [r7, #0]
 8001ea6:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8001ea8:	683b      	ldr	r3, [r7, #0]
 8001eaa:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001eac:	461a      	mov	r2, r3
 8001eae:	f000 f9c4 	bl	800223a <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	2140      	movs	r1, #64	@ 0x40
 8001eb8:	4618      	mov	r0, r3
 8001eba:	f000 fa1d 	bl	80022f8 <TIM_ITRx_SetConfig>
      break;
 8001ebe:	e00c      	b.n	8001eda <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681a      	ldr	r2, [r3, #0]
 8001ec4:	683b      	ldr	r3, [r7, #0]
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	4619      	mov	r1, r3
 8001eca:	4610      	mov	r0, r2
 8001ecc:	f000 fa14 	bl	80022f8 <TIM_ITRx_SetConfig>
      break;
 8001ed0:	e003      	b.n	8001eda <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8001ed2:	2301      	movs	r3, #1
 8001ed4:	73fb      	strb	r3, [r7, #15]
      break;
 8001ed6:	e000      	b.n	8001eda <HAL_TIM_ConfigClockSource+0x178>
      break;
 8001ed8:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	2201      	movs	r2, #1
 8001ede:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	2200      	movs	r2, #0
 8001ee6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8001eea:	7bfb      	ldrb	r3, [r7, #15]
}
 8001eec:	4618      	mov	r0, r3
 8001eee:	3710      	adds	r7, #16
 8001ef0:	46bd      	mov	sp, r7
 8001ef2:	bd80      	pop	{r7, pc}

08001ef4 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8001ef4:	b580      	push	{r7, lr}
 8001ef6:	b082      	sub	sp, #8
 8001ef8:	af00      	add	r7, sp, #0
 8001efa:	6078      	str	r0, [r7, #4]
 8001efc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001f04:	2b01      	cmp	r3, #1
 8001f06:	d101      	bne.n	8001f0c <HAL_TIM_SlaveConfigSynchro+0x18>
 8001f08:	2302      	movs	r3, #2
 8001f0a:	e031      	b.n	8001f70 <HAL_TIM_SlaveConfigSynchro+0x7c>
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	2201      	movs	r2, #1
 8001f10:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	2202      	movs	r2, #2
 8001f18:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8001f1c:	6839      	ldr	r1, [r7, #0]
 8001f1e:	6878      	ldr	r0, [r7, #4]
 8001f20:	f000 f8f8 	bl	8002114 <TIM_SlaveTimer_SetConfig>
 8001f24:	4603      	mov	r3, r0
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d009      	beq.n	8001f3e <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	2201      	movs	r2, #1
 8001f2e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    __HAL_UNLOCK(htim);
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	2200      	movs	r2, #0
 8001f36:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    return HAL_ERROR;
 8001f3a:	2301      	movs	r3, #1
 8001f3c:	e018      	b.n	8001f70 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	68da      	ldr	r2, [r3, #12]
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8001f4c:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	68da      	ldr	r2, [r3, #12]
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8001f5c:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	2201      	movs	r2, #1
 8001f62:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	2200      	movs	r2, #0
 8001f6a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8001f6e:	2300      	movs	r3, #0
}
 8001f70:	4618      	mov	r0, r3
 8001f72:	3708      	adds	r7, #8
 8001f74:	46bd      	mov	sp, r7
 8001f76:	bd80      	pop	{r7, pc}

08001f78 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001f78:	b480      	push	{r7}
 8001f7a:	b083      	sub	sp, #12
 8001f7c:	af00      	add	r7, sp, #0
 8001f7e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001f80:	bf00      	nop
 8001f82:	370c      	adds	r7, #12
 8001f84:	46bd      	mov	sp, r7
 8001f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f8a:	4770      	bx	lr

08001f8c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001f8c:	b480      	push	{r7}
 8001f8e:	b083      	sub	sp, #12
 8001f90:	af00      	add	r7, sp, #0
 8001f92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001f94:	bf00      	nop
 8001f96:	370c      	adds	r7, #12
 8001f98:	46bd      	mov	sp, r7
 8001f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f9e:	4770      	bx	lr

08001fa0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001fa0:	b480      	push	{r7}
 8001fa2:	b083      	sub	sp, #12
 8001fa4:	af00      	add	r7, sp, #0
 8001fa6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001fa8:	bf00      	nop
 8001faa:	370c      	adds	r7, #12
 8001fac:	46bd      	mov	sp, r7
 8001fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb2:	4770      	bx	lr

08001fb4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001fb4:	b480      	push	{r7}
 8001fb6:	b083      	sub	sp, #12
 8001fb8:	af00      	add	r7, sp, #0
 8001fba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8001fbc:	bf00      	nop
 8001fbe:	370c      	adds	r7, #12
 8001fc0:	46bd      	mov	sp, r7
 8001fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc6:	4770      	bx	lr

08001fc8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8001fc8:	b480      	push	{r7}
 8001fca:	b085      	sub	sp, #20
 8001fcc:	af00      	add	r7, sp, #0
 8001fce:	6078      	str	r0, [r7, #4]
 8001fd0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	4a46      	ldr	r2, [pc, #280]	@ (80020f4 <TIM_Base_SetConfig+0x12c>)
 8001fdc:	4293      	cmp	r3, r2
 8001fde:	d013      	beq.n	8002008 <TIM_Base_SetConfig+0x40>
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001fe6:	d00f      	beq.n	8002008 <TIM_Base_SetConfig+0x40>
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	4a43      	ldr	r2, [pc, #268]	@ (80020f8 <TIM_Base_SetConfig+0x130>)
 8001fec:	4293      	cmp	r3, r2
 8001fee:	d00b      	beq.n	8002008 <TIM_Base_SetConfig+0x40>
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	4a42      	ldr	r2, [pc, #264]	@ (80020fc <TIM_Base_SetConfig+0x134>)
 8001ff4:	4293      	cmp	r3, r2
 8001ff6:	d007      	beq.n	8002008 <TIM_Base_SetConfig+0x40>
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	4a41      	ldr	r2, [pc, #260]	@ (8002100 <TIM_Base_SetConfig+0x138>)
 8001ffc:	4293      	cmp	r3, r2
 8001ffe:	d003      	beq.n	8002008 <TIM_Base_SetConfig+0x40>
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	4a40      	ldr	r2, [pc, #256]	@ (8002104 <TIM_Base_SetConfig+0x13c>)
 8002004:	4293      	cmp	r3, r2
 8002006:	d108      	bne.n	800201a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002008:	68fb      	ldr	r3, [r7, #12]
 800200a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800200e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002010:	683b      	ldr	r3, [r7, #0]
 8002012:	685b      	ldr	r3, [r3, #4]
 8002014:	68fa      	ldr	r2, [r7, #12]
 8002016:	4313      	orrs	r3, r2
 8002018:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	4a35      	ldr	r2, [pc, #212]	@ (80020f4 <TIM_Base_SetConfig+0x12c>)
 800201e:	4293      	cmp	r3, r2
 8002020:	d01f      	beq.n	8002062 <TIM_Base_SetConfig+0x9a>
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002028:	d01b      	beq.n	8002062 <TIM_Base_SetConfig+0x9a>
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	4a32      	ldr	r2, [pc, #200]	@ (80020f8 <TIM_Base_SetConfig+0x130>)
 800202e:	4293      	cmp	r3, r2
 8002030:	d017      	beq.n	8002062 <TIM_Base_SetConfig+0x9a>
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	4a31      	ldr	r2, [pc, #196]	@ (80020fc <TIM_Base_SetConfig+0x134>)
 8002036:	4293      	cmp	r3, r2
 8002038:	d013      	beq.n	8002062 <TIM_Base_SetConfig+0x9a>
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	4a30      	ldr	r2, [pc, #192]	@ (8002100 <TIM_Base_SetConfig+0x138>)
 800203e:	4293      	cmp	r3, r2
 8002040:	d00f      	beq.n	8002062 <TIM_Base_SetConfig+0x9a>
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	4a2f      	ldr	r2, [pc, #188]	@ (8002104 <TIM_Base_SetConfig+0x13c>)
 8002046:	4293      	cmp	r3, r2
 8002048:	d00b      	beq.n	8002062 <TIM_Base_SetConfig+0x9a>
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	4a2e      	ldr	r2, [pc, #184]	@ (8002108 <TIM_Base_SetConfig+0x140>)
 800204e:	4293      	cmp	r3, r2
 8002050:	d007      	beq.n	8002062 <TIM_Base_SetConfig+0x9a>
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	4a2d      	ldr	r2, [pc, #180]	@ (800210c <TIM_Base_SetConfig+0x144>)
 8002056:	4293      	cmp	r3, r2
 8002058:	d003      	beq.n	8002062 <TIM_Base_SetConfig+0x9a>
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	4a2c      	ldr	r2, [pc, #176]	@ (8002110 <TIM_Base_SetConfig+0x148>)
 800205e:	4293      	cmp	r3, r2
 8002060:	d108      	bne.n	8002074 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002062:	68fb      	ldr	r3, [r7, #12]
 8002064:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002068:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800206a:	683b      	ldr	r3, [r7, #0]
 800206c:	68db      	ldr	r3, [r3, #12]
 800206e:	68fa      	ldr	r2, [r7, #12]
 8002070:	4313      	orrs	r3, r2
 8002072:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002074:	68fb      	ldr	r3, [r7, #12]
 8002076:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800207a:	683b      	ldr	r3, [r7, #0]
 800207c:	695b      	ldr	r3, [r3, #20]
 800207e:	4313      	orrs	r3, r2
 8002080:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	68fa      	ldr	r2, [r7, #12]
 8002086:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002088:	683b      	ldr	r3, [r7, #0]
 800208a:	689a      	ldr	r2, [r3, #8]
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002090:	683b      	ldr	r3, [r7, #0]
 8002092:	681a      	ldr	r2, [r3, #0]
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	4a16      	ldr	r2, [pc, #88]	@ (80020f4 <TIM_Base_SetConfig+0x12c>)
 800209c:	4293      	cmp	r3, r2
 800209e:	d00f      	beq.n	80020c0 <TIM_Base_SetConfig+0xf8>
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	4a18      	ldr	r2, [pc, #96]	@ (8002104 <TIM_Base_SetConfig+0x13c>)
 80020a4:	4293      	cmp	r3, r2
 80020a6:	d00b      	beq.n	80020c0 <TIM_Base_SetConfig+0xf8>
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	4a17      	ldr	r2, [pc, #92]	@ (8002108 <TIM_Base_SetConfig+0x140>)
 80020ac:	4293      	cmp	r3, r2
 80020ae:	d007      	beq.n	80020c0 <TIM_Base_SetConfig+0xf8>
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	4a16      	ldr	r2, [pc, #88]	@ (800210c <TIM_Base_SetConfig+0x144>)
 80020b4:	4293      	cmp	r3, r2
 80020b6:	d003      	beq.n	80020c0 <TIM_Base_SetConfig+0xf8>
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	4a15      	ldr	r2, [pc, #84]	@ (8002110 <TIM_Base_SetConfig+0x148>)
 80020bc:	4293      	cmp	r3, r2
 80020be:	d103      	bne.n	80020c8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80020c0:	683b      	ldr	r3, [r7, #0]
 80020c2:	691a      	ldr	r2, [r3, #16]
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	2201      	movs	r2, #1
 80020cc:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	691b      	ldr	r3, [r3, #16]
 80020d2:	f003 0301 	and.w	r3, r3, #1
 80020d6:	2b01      	cmp	r3, #1
 80020d8:	d105      	bne.n	80020e6 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	691b      	ldr	r3, [r3, #16]
 80020de:	f023 0201 	bic.w	r2, r3, #1
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	611a      	str	r2, [r3, #16]
  }
}
 80020e6:	bf00      	nop
 80020e8:	3714      	adds	r7, #20
 80020ea:	46bd      	mov	sp, r7
 80020ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f0:	4770      	bx	lr
 80020f2:	bf00      	nop
 80020f4:	40012c00 	.word	0x40012c00
 80020f8:	40000400 	.word	0x40000400
 80020fc:	40000800 	.word	0x40000800
 8002100:	40000c00 	.word	0x40000c00
 8002104:	40013400 	.word	0x40013400
 8002108:	40014000 	.word	0x40014000
 800210c:	40014400 	.word	0x40014400
 8002110:	40014800 	.word	0x40014800

08002114 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8002114:	b580      	push	{r7, lr}
 8002116:	b086      	sub	sp, #24
 8002118:	af00      	add	r7, sp, #0
 800211a:	6078      	str	r0, [r7, #4]
 800211c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800211e:	2300      	movs	r3, #0
 8002120:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	689b      	ldr	r3, [r3, #8]
 8002128:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800212a:	693b      	ldr	r3, [r7, #16]
 800212c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002130:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8002132:	683b      	ldr	r3, [r7, #0]
 8002134:	685b      	ldr	r3, [r3, #4]
 8002136:	693a      	ldr	r2, [r7, #16]
 8002138:	4313      	orrs	r3, r2
 800213a:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 800213c:	693b      	ldr	r3, [r7, #16]
 800213e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002142:	f023 0307 	bic.w	r3, r3, #7
 8002146:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8002148:	683b      	ldr	r3, [r7, #0]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	693a      	ldr	r2, [r7, #16]
 800214e:	4313      	orrs	r3, r2
 8002150:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	693a      	ldr	r2, [r7, #16]
 8002158:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 800215a:	683b      	ldr	r3, [r7, #0]
 800215c:	685b      	ldr	r3, [r3, #4]
 800215e:	2b70      	cmp	r3, #112	@ 0x70
 8002160:	d01a      	beq.n	8002198 <TIM_SlaveTimer_SetConfig+0x84>
 8002162:	2b70      	cmp	r3, #112	@ 0x70
 8002164:	d860      	bhi.n	8002228 <TIM_SlaveTimer_SetConfig+0x114>
 8002166:	2b60      	cmp	r3, #96	@ 0x60
 8002168:	d054      	beq.n	8002214 <TIM_SlaveTimer_SetConfig+0x100>
 800216a:	2b60      	cmp	r3, #96	@ 0x60
 800216c:	d85c      	bhi.n	8002228 <TIM_SlaveTimer_SetConfig+0x114>
 800216e:	2b50      	cmp	r3, #80	@ 0x50
 8002170:	d046      	beq.n	8002200 <TIM_SlaveTimer_SetConfig+0xec>
 8002172:	2b50      	cmp	r3, #80	@ 0x50
 8002174:	d858      	bhi.n	8002228 <TIM_SlaveTimer_SetConfig+0x114>
 8002176:	2b40      	cmp	r3, #64	@ 0x40
 8002178:	d019      	beq.n	80021ae <TIM_SlaveTimer_SetConfig+0x9a>
 800217a:	2b40      	cmp	r3, #64	@ 0x40
 800217c:	d854      	bhi.n	8002228 <TIM_SlaveTimer_SetConfig+0x114>
 800217e:	2b30      	cmp	r3, #48	@ 0x30
 8002180:	d055      	beq.n	800222e <TIM_SlaveTimer_SetConfig+0x11a>
 8002182:	2b30      	cmp	r3, #48	@ 0x30
 8002184:	d850      	bhi.n	8002228 <TIM_SlaveTimer_SetConfig+0x114>
 8002186:	2b20      	cmp	r3, #32
 8002188:	d051      	beq.n	800222e <TIM_SlaveTimer_SetConfig+0x11a>
 800218a:	2b20      	cmp	r3, #32
 800218c:	d84c      	bhi.n	8002228 <TIM_SlaveTimer_SetConfig+0x114>
 800218e:	2b00      	cmp	r3, #0
 8002190:	d04d      	beq.n	800222e <TIM_SlaveTimer_SetConfig+0x11a>
 8002192:	2b10      	cmp	r3, #16
 8002194:	d04b      	beq.n	800222e <TIM_SlaveTimer_SetConfig+0x11a>
 8002196:	e047      	b.n	8002228 <TIM_SlaveTimer_SetConfig+0x114>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	6818      	ldr	r0, [r3, #0]
                        sSlaveConfig->TriggerPrescaler,
 800219c:	683b      	ldr	r3, [r7, #0]
 800219e:	68d9      	ldr	r1, [r3, #12]
                        sSlaveConfig->TriggerPolarity,
 80021a0:	683b      	ldr	r3, [r7, #0]
 80021a2:	689a      	ldr	r2, [r3, #8]
                        sSlaveConfig->TriggerFilter);
 80021a4:	683b      	ldr	r3, [r7, #0]
 80021a6:	691b      	ldr	r3, [r3, #16]
      TIM_ETR_SetConfig(htim->Instance,
 80021a8:	f000 f8c1 	bl	800232e <TIM_ETR_SetConfig>
      break;
 80021ac:	e040      	b.n	8002230 <TIM_SlaveTimer_SetConfig+0x11c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 80021ae:	683b      	ldr	r3, [r7, #0]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	2b05      	cmp	r3, #5
 80021b4:	d101      	bne.n	80021ba <TIM_SlaveTimer_SetConfig+0xa6>
      {
        return HAL_ERROR;
 80021b6:	2301      	movs	r3, #1
 80021b8:	e03b      	b.n	8002232 <TIM_SlaveTimer_SetConfig+0x11e>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	6a1b      	ldr	r3, [r3, #32]
 80021c0:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	6a1a      	ldr	r2, [r3, #32]
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	f022 0201 	bic.w	r2, r2, #1
 80021d0:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	699b      	ldr	r3, [r3, #24]
 80021d8:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80021da:	68bb      	ldr	r3, [r7, #8]
 80021dc:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80021e0:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 80021e2:	683b      	ldr	r3, [r7, #0]
 80021e4:	691b      	ldr	r3, [r3, #16]
 80021e6:	011b      	lsls	r3, r3, #4
 80021e8:	68ba      	ldr	r2, [r7, #8]
 80021ea:	4313      	orrs	r3, r2
 80021ec:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	68ba      	ldr	r2, [r7, #8]
 80021f4:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	68fa      	ldr	r2, [r7, #12]
 80021fc:	621a      	str	r2, [r3, #32]
      break;
 80021fe:	e017      	b.n	8002230 <TIM_SlaveTimer_SetConfig+0x11c>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8002204:	683b      	ldr	r3, [r7, #0]
 8002206:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8002208:	683b      	ldr	r3, [r7, #0]
 800220a:	691b      	ldr	r3, [r3, #16]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800220c:	461a      	mov	r2, r3
 800220e:	f000 f814 	bl	800223a <TIM_TI1_ConfigInputStage>
      break;
 8002212:	e00d      	b.n	8002230 <TIM_SlaveTimer_SetConfig+0x11c>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8002218:	683b      	ldr	r3, [r7, #0]
 800221a:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 800221c:	683b      	ldr	r3, [r7, #0]
 800221e:	691b      	ldr	r3, [r3, #16]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002220:	461a      	mov	r2, r3
 8002222:	f000 f839 	bl	8002298 <TIM_TI2_ConfigInputStage>
      break;
 8002226:	e003      	b.n	8002230 <TIM_SlaveTimer_SetConfig+0x11c>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 8002228:	2301      	movs	r3, #1
 800222a:	75fb      	strb	r3, [r7, #23]
      break;
 800222c:	e000      	b.n	8002230 <TIM_SlaveTimer_SetConfig+0x11c>
      break;
 800222e:	bf00      	nop
  }

  return status;
 8002230:	7dfb      	ldrb	r3, [r7, #23]
}
 8002232:	4618      	mov	r0, r3
 8002234:	3718      	adds	r7, #24
 8002236:	46bd      	mov	sp, r7
 8002238:	bd80      	pop	{r7, pc}

0800223a <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800223a:	b480      	push	{r7}
 800223c:	b087      	sub	sp, #28
 800223e:	af00      	add	r7, sp, #0
 8002240:	60f8      	str	r0, [r7, #12]
 8002242:	60b9      	str	r1, [r7, #8]
 8002244:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002246:	68fb      	ldr	r3, [r7, #12]
 8002248:	6a1b      	ldr	r3, [r3, #32]
 800224a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800224c:	68fb      	ldr	r3, [r7, #12]
 800224e:	6a1b      	ldr	r3, [r3, #32]
 8002250:	f023 0201 	bic.w	r2, r3, #1
 8002254:	68fb      	ldr	r3, [r7, #12]
 8002256:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002258:	68fb      	ldr	r3, [r7, #12]
 800225a:	699b      	ldr	r3, [r3, #24]
 800225c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800225e:	693b      	ldr	r3, [r7, #16]
 8002260:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002264:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	011b      	lsls	r3, r3, #4
 800226a:	693a      	ldr	r2, [r7, #16]
 800226c:	4313      	orrs	r3, r2
 800226e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002270:	697b      	ldr	r3, [r7, #20]
 8002272:	f023 030a 	bic.w	r3, r3, #10
 8002276:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002278:	697a      	ldr	r2, [r7, #20]
 800227a:	68bb      	ldr	r3, [r7, #8]
 800227c:	4313      	orrs	r3, r2
 800227e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002280:	68fb      	ldr	r3, [r7, #12]
 8002282:	693a      	ldr	r2, [r7, #16]
 8002284:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002286:	68fb      	ldr	r3, [r7, #12]
 8002288:	697a      	ldr	r2, [r7, #20]
 800228a:	621a      	str	r2, [r3, #32]
}
 800228c:	bf00      	nop
 800228e:	371c      	adds	r7, #28
 8002290:	46bd      	mov	sp, r7
 8002292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002296:	4770      	bx	lr

08002298 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002298:	b480      	push	{r7}
 800229a:	b087      	sub	sp, #28
 800229c:	af00      	add	r7, sp, #0
 800229e:	60f8      	str	r0, [r7, #12]
 80022a0:	60b9      	str	r1, [r7, #8]
 80022a2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80022a4:	68fb      	ldr	r3, [r7, #12]
 80022a6:	6a1b      	ldr	r3, [r3, #32]
 80022a8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80022aa:	68fb      	ldr	r3, [r7, #12]
 80022ac:	6a1b      	ldr	r3, [r3, #32]
 80022ae:	f023 0210 	bic.w	r2, r3, #16
 80022b2:	68fb      	ldr	r3, [r7, #12]
 80022b4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80022b6:	68fb      	ldr	r3, [r7, #12]
 80022b8:	699b      	ldr	r3, [r3, #24]
 80022ba:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80022bc:	693b      	ldr	r3, [r7, #16]
 80022be:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80022c2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	031b      	lsls	r3, r3, #12
 80022c8:	693a      	ldr	r2, [r7, #16]
 80022ca:	4313      	orrs	r3, r2
 80022cc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80022ce:	697b      	ldr	r3, [r7, #20]
 80022d0:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80022d4:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80022d6:	68bb      	ldr	r3, [r7, #8]
 80022d8:	011b      	lsls	r3, r3, #4
 80022da:	697a      	ldr	r2, [r7, #20]
 80022dc:	4313      	orrs	r3, r2
 80022de:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	693a      	ldr	r2, [r7, #16]
 80022e4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80022e6:	68fb      	ldr	r3, [r7, #12]
 80022e8:	697a      	ldr	r2, [r7, #20]
 80022ea:	621a      	str	r2, [r3, #32]
}
 80022ec:	bf00      	nop
 80022ee:	371c      	adds	r7, #28
 80022f0:	46bd      	mov	sp, r7
 80022f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022f6:	4770      	bx	lr

080022f8 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80022f8:	b480      	push	{r7}
 80022fa:	b085      	sub	sp, #20
 80022fc:	af00      	add	r7, sp, #0
 80022fe:	6078      	str	r0, [r7, #4]
 8002300:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	689b      	ldr	r3, [r3, #8]
 8002306:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800230e:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002310:	683a      	ldr	r2, [r7, #0]
 8002312:	68fb      	ldr	r3, [r7, #12]
 8002314:	4313      	orrs	r3, r2
 8002316:	f043 0307 	orr.w	r3, r3, #7
 800231a:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	68fa      	ldr	r2, [r7, #12]
 8002320:	609a      	str	r2, [r3, #8]
}
 8002322:	bf00      	nop
 8002324:	3714      	adds	r7, #20
 8002326:	46bd      	mov	sp, r7
 8002328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800232c:	4770      	bx	lr

0800232e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800232e:	b480      	push	{r7}
 8002330:	b087      	sub	sp, #28
 8002332:	af00      	add	r7, sp, #0
 8002334:	60f8      	str	r0, [r7, #12]
 8002336:	60b9      	str	r1, [r7, #8]
 8002338:	607a      	str	r2, [r7, #4]
 800233a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	689b      	ldr	r3, [r3, #8]
 8002340:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002342:	697b      	ldr	r3, [r7, #20]
 8002344:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002348:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800234a:	683b      	ldr	r3, [r7, #0]
 800234c:	021a      	lsls	r2, r3, #8
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	431a      	orrs	r2, r3
 8002352:	68bb      	ldr	r3, [r7, #8]
 8002354:	4313      	orrs	r3, r2
 8002356:	697a      	ldr	r2, [r7, #20]
 8002358:	4313      	orrs	r3, r2
 800235a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800235c:	68fb      	ldr	r3, [r7, #12]
 800235e:	697a      	ldr	r2, [r7, #20]
 8002360:	609a      	str	r2, [r3, #8]
}
 8002362:	bf00      	nop
 8002364:	371c      	adds	r7, #28
 8002366:	46bd      	mov	sp, r7
 8002368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800236c:	4770      	bx	lr
	...

08002370 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002370:	b480      	push	{r7}
 8002372:	b085      	sub	sp, #20
 8002374:	af00      	add	r7, sp, #0
 8002376:	6078      	str	r0, [r7, #4]
 8002378:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002380:	2b01      	cmp	r3, #1
 8002382:	d101      	bne.n	8002388 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002384:	2302      	movs	r3, #2
 8002386:	e068      	b.n	800245a <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	2201      	movs	r2, #1
 800238c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	2202      	movs	r2, #2
 8002394:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	685b      	ldr	r3, [r3, #4]
 800239e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	689b      	ldr	r3, [r3, #8]
 80023a6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	4a2e      	ldr	r2, [pc, #184]	@ (8002468 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80023ae:	4293      	cmp	r3, r2
 80023b0:	d004      	beq.n	80023bc <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	4a2d      	ldr	r2, [pc, #180]	@ (800246c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80023b8:	4293      	cmp	r3, r2
 80023ba:	d108      	bne.n	80023ce <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80023c2:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80023c4:	683b      	ldr	r3, [r7, #0]
 80023c6:	685b      	ldr	r3, [r3, #4]
 80023c8:	68fa      	ldr	r2, [r7, #12]
 80023ca:	4313      	orrs	r3, r2
 80023cc:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80023ce:	68fb      	ldr	r3, [r7, #12]
 80023d0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80023d4:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80023d6:	683b      	ldr	r3, [r7, #0]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	68fa      	ldr	r2, [r7, #12]
 80023dc:	4313      	orrs	r3, r2
 80023de:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	68fa      	ldr	r2, [r7, #12]
 80023e6:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	4a1e      	ldr	r2, [pc, #120]	@ (8002468 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80023ee:	4293      	cmp	r3, r2
 80023f0:	d01d      	beq.n	800242e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80023fa:	d018      	beq.n	800242e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	4a1b      	ldr	r2, [pc, #108]	@ (8002470 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8002402:	4293      	cmp	r3, r2
 8002404:	d013      	beq.n	800242e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	4a1a      	ldr	r2, [pc, #104]	@ (8002474 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800240c:	4293      	cmp	r3, r2
 800240e:	d00e      	beq.n	800242e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	4a18      	ldr	r2, [pc, #96]	@ (8002478 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8002416:	4293      	cmp	r3, r2
 8002418:	d009      	beq.n	800242e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	4a13      	ldr	r2, [pc, #76]	@ (800246c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8002420:	4293      	cmp	r3, r2
 8002422:	d004      	beq.n	800242e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	4a14      	ldr	r2, [pc, #80]	@ (800247c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800242a:	4293      	cmp	r3, r2
 800242c:	d10c      	bne.n	8002448 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800242e:	68bb      	ldr	r3, [r7, #8]
 8002430:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002434:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002436:	683b      	ldr	r3, [r7, #0]
 8002438:	689b      	ldr	r3, [r3, #8]
 800243a:	68ba      	ldr	r2, [r7, #8]
 800243c:	4313      	orrs	r3, r2
 800243e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	68ba      	ldr	r2, [r7, #8]
 8002446:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	2201      	movs	r2, #1
 800244c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	2200      	movs	r2, #0
 8002454:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8002458:	2300      	movs	r3, #0
}
 800245a:	4618      	mov	r0, r3
 800245c:	3714      	adds	r7, #20
 800245e:	46bd      	mov	sp, r7
 8002460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002464:	4770      	bx	lr
 8002466:	bf00      	nop
 8002468:	40012c00 	.word	0x40012c00
 800246c:	40013400 	.word	0x40013400
 8002470:	40000400 	.word	0x40000400
 8002474:	40000800 	.word	0x40000800
 8002478:	40000c00 	.word	0x40000c00
 800247c:	40014000 	.word	0x40014000

08002480 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002480:	b480      	push	{r7}
 8002482:	b083      	sub	sp, #12
 8002484:	af00      	add	r7, sp, #0
 8002486:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002488:	bf00      	nop
 800248a:	370c      	adds	r7, #12
 800248c:	46bd      	mov	sp, r7
 800248e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002492:	4770      	bx	lr

08002494 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002494:	b480      	push	{r7}
 8002496:	b083      	sub	sp, #12
 8002498:	af00      	add	r7, sp, #0
 800249a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800249c:	bf00      	nop
 800249e:	370c      	adds	r7, #12
 80024a0:	46bd      	mov	sp, r7
 80024a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a6:	4770      	bx	lr

080024a8 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80024a8:	b480      	push	{r7}
 80024aa:	b083      	sub	sp, #12
 80024ac:	af00      	add	r7, sp, #0
 80024ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80024b0:	bf00      	nop
 80024b2:	370c      	adds	r7, #12
 80024b4:	46bd      	mov	sp, r7
 80024b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ba:	4770      	bx	lr

080024bc <__libc_init_array>:
 80024bc:	b570      	push	{r4, r5, r6, lr}
 80024be:	4d0d      	ldr	r5, [pc, #52]	@ (80024f4 <__libc_init_array+0x38>)
 80024c0:	4c0d      	ldr	r4, [pc, #52]	@ (80024f8 <__libc_init_array+0x3c>)
 80024c2:	1b64      	subs	r4, r4, r5
 80024c4:	10a4      	asrs	r4, r4, #2
 80024c6:	2600      	movs	r6, #0
 80024c8:	42a6      	cmp	r6, r4
 80024ca:	d109      	bne.n	80024e0 <__libc_init_array+0x24>
 80024cc:	4d0b      	ldr	r5, [pc, #44]	@ (80024fc <__libc_init_array+0x40>)
 80024ce:	4c0c      	ldr	r4, [pc, #48]	@ (8002500 <__libc_init_array+0x44>)
 80024d0:	f000 f818 	bl	8002504 <_init>
 80024d4:	1b64      	subs	r4, r4, r5
 80024d6:	10a4      	asrs	r4, r4, #2
 80024d8:	2600      	movs	r6, #0
 80024da:	42a6      	cmp	r6, r4
 80024dc:	d105      	bne.n	80024ea <__libc_init_array+0x2e>
 80024de:	bd70      	pop	{r4, r5, r6, pc}
 80024e0:	f855 3b04 	ldr.w	r3, [r5], #4
 80024e4:	4798      	blx	r3
 80024e6:	3601      	adds	r6, #1
 80024e8:	e7ee      	b.n	80024c8 <__libc_init_array+0xc>
 80024ea:	f855 3b04 	ldr.w	r3, [r5], #4
 80024ee:	4798      	blx	r3
 80024f0:	3601      	adds	r6, #1
 80024f2:	e7f2      	b.n	80024da <__libc_init_array+0x1e>
 80024f4:	0800255c 	.word	0x0800255c
 80024f8:	0800255c 	.word	0x0800255c
 80024fc:	0800255c 	.word	0x0800255c
 8002500:	08002560 	.word	0x08002560

08002504 <_init>:
 8002504:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002506:	bf00      	nop
 8002508:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800250a:	bc08      	pop	{r3}
 800250c:	469e      	mov	lr, r3
 800250e:	4770      	bx	lr

08002510 <_fini>:
 8002510:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002512:	bf00      	nop
 8002514:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002516:	bc08      	pop	{r3}
 8002518:	469e      	mov	lr, r3
 800251a:	4770      	bx	lr
