Analysis & Synthesis Status : Successful - Wed Jan 15 05:36:46 2020
Quartus II Version : 9.0 Build 235 06/17/2009 SP 2 SJ Web Edition
Revision Name : STLCA
Top-level Entity Name : STLCA
Family : Stratix II
Logic utilization : N/A
    Combinational ALUTs : 2
    Dedicated logic registers : 3
Total registers : 3
Total pins : 5
Total virtual pins : 0
Total block memory bits : 0
DSP block 9-bit elements : 0
Total PLLs : 0
Total DLLs : 0
