strict digraph  {
"0 /nncf_model_input_0" [id=0, label="nncf_model_input_#0", style=filled, type=nncf_model_input];
"1 MobileNetV2/Sequential[features]/ConvBNActivation[0]/NNCFConv2d[0]/conv2d_0" [color=lightblue, id=1, label="conv2d_OW32_G5_#1", style=filled, type=conv2d];
"2 MobileNetV2/Sequential[features]/ConvBNActivation[0]/NNCFBatchNorm2d[1]/batch_norm_0" [id=2, label="batch_norm_IW32_OW32_#2", style=filled, type=batch_norm];
"3 MobileNetV2/Sequential[features]/ConvBNActivation[0]/ReLU6[2]/hardtanh_0" [id=3, label="hardtanh_IW32_OW32_#3", style=filled, type=hardtanh];
"4 MobileNetV2/Sequential[features]/InvertedResidual[1]/Sequential[conv]/ConvBNActivation[0]/NNCFConv2d[0]/conv2d_0" [color=purple, id=4, label="DW_conv2d_IW32_OW32_G5_#4", style=filled, type=conv2d];
"5 MobileNetV2/Sequential[features]/InvertedResidual[1]/Sequential[conv]/ConvBNActivation[0]/NNCFBatchNorm2d[1]/batch_norm_0" [id=5, label="batch_norm_IW32_OW32_#5", style=filled, type=batch_norm];
"6 MobileNetV2/Sequential[features]/InvertedResidual[1]/Sequential[conv]/ConvBNActivation[0]/ReLU6[2]/hardtanh_0" [id=6, label="hardtanh_IW32_OW32_#6", style=filled, type=hardtanh];
"7 MobileNetV2/Sequential[features]/InvertedResidual[1]/Sequential[conv]/NNCFConv2d[1]/conv2d_0" [color=lightblue, id=7, label="conv2d_IW32_OW16_G6_#7", style=filled, type=conv2d];
"8 MobileNetV2/Sequential[features]/InvertedResidual[1]/Sequential[conv]/NNCFBatchNorm2d[2]/batch_norm_0" [id=8, label="batch_norm_IW16_OW16_#8", style=filled, type=batch_norm];
"9 MobileNetV2/Sequential[features]/InvertedResidual[2]/Sequential[conv]/ConvBNActivation[0]/NNCFConv2d[0]/conv2d_0" [color=lightblue, id=9, label="conv2d_IW16_OW96_G7_#9", style=filled, type=conv2d];
"10 MobileNetV2/Sequential[features]/InvertedResidual[2]/Sequential[conv]/ConvBNActivation[0]/NNCFBatchNorm2d[1]/batch_norm_0" [id=10, label="batch_norm_IW96_OW96_#10", style=filled, type=batch_norm];
"11 MobileNetV2/Sequential[features]/InvertedResidual[2]/Sequential[conv]/ConvBNActivation[0]/ReLU6[2]/hardtanh_0" [id=11, label="hardtanh_IW96_OW96_#11", style=filled, type=hardtanh];
"12 MobileNetV2/Sequential[features]/InvertedResidual[2]/Sequential[conv]/ConvBNActivation[1]/NNCFConv2d[0]/conv2d_0" [color=purple, id=12, label="DW_conv2d_IW96_OW96_G7_#12", style=filled, type=conv2d];
"13 MobileNetV2/Sequential[features]/InvertedResidual[2]/Sequential[conv]/ConvBNActivation[1]/NNCFBatchNorm2d[1]/batch_norm_0" [id=13, label="batch_norm_IW96_OW96_#13", style=filled, type=batch_norm];
"14 MobileNetV2/Sequential[features]/InvertedResidual[2]/Sequential[conv]/ConvBNActivation[1]/ReLU6[2]/hardtanh_0" [id=14, label="hardtanh_IW96_OW96_#14", style=filled, type=hardtanh];
"15 MobileNetV2/Sequential[features]/InvertedResidual[2]/Sequential[conv]/NNCFConv2d[2]/conv2d_0" [color=lightblue, id=15, label="conv2d_IW96_OW24_G0_#15", style=filled, type=conv2d];
"16 MobileNetV2/Sequential[features]/InvertedResidual[2]/Sequential[conv]/NNCFBatchNorm2d[3]/batch_norm_0" [id=16, label="batch_norm_IW24_OW24_#16", style=filled, type=batch_norm];
"17 MobileNetV2/Sequential[features]/InvertedResidual[3]/Sequential[conv]/ConvBNActivation[0]/NNCFConv2d[0]/conv2d_0" [color=lightblue, id=17, label="conv2d_IW24_OW144_G8_#17", style=filled, type=conv2d];
"18 MobileNetV2/Sequential[features]/InvertedResidual[3]/Sequential[conv]/ConvBNActivation[0]/NNCFBatchNorm2d[1]/batch_norm_0" [id=18, label="batch_norm_IW144_OW144_#18", style=filled, type=batch_norm];
"19 MobileNetV2/Sequential[features]/InvertedResidual[3]/Sequential[conv]/ConvBNActivation[0]/ReLU6[2]/hardtanh_0" [id=19, label="hardtanh_IW144_OW144_#19", style=filled, type=hardtanh];
"20 MobileNetV2/Sequential[features]/InvertedResidual[3]/Sequential[conv]/ConvBNActivation[1]/NNCFConv2d[0]/conv2d_0" [color=purple, id=20, label="DW_conv2d_IW144_OW144_G8_#20", style=filled, type=conv2d];
"21 MobileNetV2/Sequential[features]/InvertedResidual[3]/Sequential[conv]/ConvBNActivation[1]/NNCFBatchNorm2d[1]/batch_norm_0" [id=21, label="batch_norm_IW144_OW144_#21", style=filled, type=batch_norm];
"22 MobileNetV2/Sequential[features]/InvertedResidual[3]/Sequential[conv]/ConvBNActivation[1]/ReLU6[2]/hardtanh_0" [id=22, label="hardtanh_IW144_OW144_#22", style=filled, type=hardtanh];
"23 MobileNetV2/Sequential[features]/InvertedResidual[3]/Sequential[conv]/NNCFConv2d[2]/conv2d_0" [color=lightblue, id=23, label="conv2d_IW144_OW24_G0_#23", style=filled, type=conv2d];
"24 MobileNetV2/Sequential[features]/InvertedResidual[3]/Sequential[conv]/NNCFBatchNorm2d[3]/batch_norm_0" [id=24, label="batch_norm_IW24_OW24_#24", style=filled, type=batch_norm];
"25 MobileNetV2/Sequential[features]/InvertedResidual[3]/__add___0" [id=25, label="__add___IW[24, 24]_OW24_#25", style=filled, type=__add__];
"26 MobileNetV2/Sequential[features]/InvertedResidual[4]/Sequential[conv]/ConvBNActivation[0]/NNCFConv2d[0]/conv2d_0" [color=lightblue, id=26, label="conv2d_IW24_OW144_G9_#26", style=filled, type=conv2d];
"27 MobileNetV2/Sequential[features]/InvertedResidual[4]/Sequential[conv]/ConvBNActivation[0]/NNCFBatchNorm2d[1]/batch_norm_0" [id=27, label="batch_norm_IW144_OW144_#27", style=filled, type=batch_norm];
"28 MobileNetV2/Sequential[features]/InvertedResidual[4]/Sequential[conv]/ConvBNActivation[0]/ReLU6[2]/hardtanh_0" [id=28, label="hardtanh_IW144_OW144_#28", style=filled, type=hardtanh];
"29 MobileNetV2/Sequential[features]/InvertedResidual[4]/Sequential[conv]/ConvBNActivation[1]/NNCFConv2d[0]/conv2d_0" [color=purple, id=29, label="DW_conv2d_IW144_OW144_G9_#29", style=filled, type=conv2d];
"30 MobileNetV2/Sequential[features]/InvertedResidual[4]/Sequential[conv]/ConvBNActivation[1]/NNCFBatchNorm2d[1]/batch_norm_0" [id=30, label="batch_norm_IW144_OW144_#30", style=filled, type=batch_norm];
"31 MobileNetV2/Sequential[features]/InvertedResidual[4]/Sequential[conv]/ConvBNActivation[1]/ReLU6[2]/hardtanh_0" [id=31, label="hardtanh_IW144_OW144_#31", style=filled, type=hardtanh];
"32 MobileNetV2/Sequential[features]/InvertedResidual[4]/Sequential[conv]/NNCFConv2d[2]/conv2d_0" [color=lightblue, id=32, label="conv2d_IW144_OW32_G1_#32", style=filled, type=conv2d];
"33 MobileNetV2/Sequential[features]/InvertedResidual[4]/Sequential[conv]/NNCFBatchNorm2d[3]/batch_norm_0" [id=33, label="batch_norm_IW32_OW32_#33", style=filled, type=batch_norm];
"34 MobileNetV2/Sequential[features]/InvertedResidual[5]/Sequential[conv]/ConvBNActivation[0]/NNCFConv2d[0]/conv2d_0" [color=lightblue, id=34, label="conv2d_IW32_OW192_G10_#34", style=filled, type=conv2d];
"35 MobileNetV2/Sequential[features]/InvertedResidual[5]/Sequential[conv]/ConvBNActivation[0]/NNCFBatchNorm2d[1]/batch_norm_0" [id=35, label="batch_norm_IW192_OW192_#35", style=filled, type=batch_norm];
"36 MobileNetV2/Sequential[features]/InvertedResidual[5]/Sequential[conv]/ConvBNActivation[0]/ReLU6[2]/hardtanh_0" [id=36, label="hardtanh_IW192_OW192_#36", style=filled, type=hardtanh];
"37 MobileNetV2/Sequential[features]/InvertedResidual[5]/Sequential[conv]/ConvBNActivation[1]/NNCFConv2d[0]/conv2d_0" [color=purple, id=37, label="DW_conv2d_IW192_OW192_G10_#37", style=filled, type=conv2d];
"38 MobileNetV2/Sequential[features]/InvertedResidual[5]/Sequential[conv]/ConvBNActivation[1]/NNCFBatchNorm2d[1]/batch_norm_0" [id=38, label="batch_norm_IW192_OW192_#38", style=filled, type=batch_norm];
"39 MobileNetV2/Sequential[features]/InvertedResidual[5]/Sequential[conv]/ConvBNActivation[1]/ReLU6[2]/hardtanh_0" [id=39, label="hardtanh_IW192_OW192_#39", style=filled, type=hardtanh];
"40 MobileNetV2/Sequential[features]/InvertedResidual[5]/Sequential[conv]/NNCFConv2d[2]/conv2d_0" [color=lightblue, id=40, label="conv2d_IW192_OW32_G1_#40", style=filled, type=conv2d];
"41 MobileNetV2/Sequential[features]/InvertedResidual[5]/Sequential[conv]/NNCFBatchNorm2d[3]/batch_norm_0" [id=41, label="batch_norm_IW32_OW32_#41", style=filled, type=batch_norm];
"42 MobileNetV2/Sequential[features]/InvertedResidual[5]/__add___0" [id=42, label="__add___IW[32, 32]_OW32_#42", style=filled, type=__add__];
"43 MobileNetV2/Sequential[features]/InvertedResidual[6]/Sequential[conv]/ConvBNActivation[0]/NNCFConv2d[0]/conv2d_0" [color=lightblue, id=43, label="conv2d_IW32_OW192_G11_#43", style=filled, type=conv2d];
"44 MobileNetV2/Sequential[features]/InvertedResidual[6]/Sequential[conv]/ConvBNActivation[0]/NNCFBatchNorm2d[1]/batch_norm_0" [id=44, label="batch_norm_IW192_OW192_#44", style=filled, type=batch_norm];
"45 MobileNetV2/Sequential[features]/InvertedResidual[6]/Sequential[conv]/ConvBNActivation[0]/ReLU6[2]/hardtanh_0" [id=45, label="hardtanh_IW192_OW192_#45", style=filled, type=hardtanh];
"46 MobileNetV2/Sequential[features]/InvertedResidual[6]/Sequential[conv]/ConvBNActivation[1]/NNCFConv2d[0]/conv2d_0" [color=purple, id=46, label="DW_conv2d_IW192_OW192_G11_#46", style=filled, type=conv2d];
"47 MobileNetV2/Sequential[features]/InvertedResidual[6]/Sequential[conv]/ConvBNActivation[1]/NNCFBatchNorm2d[1]/batch_norm_0" [id=47, label="batch_norm_IW192_OW192_#47", style=filled, type=batch_norm];
"48 MobileNetV2/Sequential[features]/InvertedResidual[6]/Sequential[conv]/ConvBNActivation[1]/ReLU6[2]/hardtanh_0" [id=48, label="hardtanh_IW192_OW192_#48", style=filled, type=hardtanh];
"49 MobileNetV2/Sequential[features]/InvertedResidual[6]/Sequential[conv]/NNCFConv2d[2]/conv2d_0" [color=lightblue, id=49, label="conv2d_IW192_OW32_G1_#49", style=filled, type=conv2d];
"50 MobileNetV2/Sequential[features]/InvertedResidual[6]/Sequential[conv]/NNCFBatchNorm2d[3]/batch_norm_0" [id=50, label="batch_norm_IW32_OW32_#50", style=filled, type=batch_norm];
"51 MobileNetV2/Sequential[features]/InvertedResidual[6]/__add___0" [id=51, label="__add___IW[32, 32]_OW32_#51", style=filled, type=__add__];
"52 MobileNetV2/Sequential[features]/InvertedResidual[7]/Sequential[conv]/ConvBNActivation[0]/NNCFConv2d[0]/conv2d_0" [color=lightblue, id=52, label="conv2d_IW32_OW192_G12_#52", style=filled, type=conv2d];
"53 MobileNetV2/Sequential[features]/InvertedResidual[7]/Sequential[conv]/ConvBNActivation[0]/NNCFBatchNorm2d[1]/batch_norm_0" [id=53, label="batch_norm_IW192_OW192_#53", style=filled, type=batch_norm];
"54 MobileNetV2/Sequential[features]/InvertedResidual[7]/Sequential[conv]/ConvBNActivation[0]/ReLU6[2]/hardtanh_0" [id=54, label="hardtanh_IW192_OW192_#54", style=filled, type=hardtanh];
"55 MobileNetV2/Sequential[features]/InvertedResidual[7]/Sequential[conv]/ConvBNActivation[1]/NNCFConv2d[0]/conv2d_0" [color=purple, id=55, label="DW_conv2d_IW192_OW192_G12_#55", style=filled, type=conv2d];
"56 MobileNetV2/Sequential[features]/InvertedResidual[7]/Sequential[conv]/ConvBNActivation[1]/NNCFBatchNorm2d[1]/batch_norm_0" [id=56, label="batch_norm_IW192_OW192_#56", style=filled, type=batch_norm];
"57 MobileNetV2/Sequential[features]/InvertedResidual[7]/Sequential[conv]/ConvBNActivation[1]/ReLU6[2]/hardtanh_0" [id=57, label="hardtanh_IW192_OW192_#57", style=filled, type=hardtanh];
"58 MobileNetV2/Sequential[features]/InvertedResidual[7]/Sequential[conv]/NNCFConv2d[2]/conv2d_0" [color=lightblue, id=58, label="conv2d_IW192_OW64_G2_#58", style=filled, type=conv2d];
"59 MobileNetV2/Sequential[features]/InvertedResidual[7]/Sequential[conv]/NNCFBatchNorm2d[3]/batch_norm_0" [id=59, label="batch_norm_IW64_OW64_#59", style=filled, type=batch_norm];
"60 MobileNetV2/Sequential[features]/InvertedResidual[8]/Sequential[conv]/ConvBNActivation[0]/NNCFConv2d[0]/conv2d_0" [color=lightblue, id=60, label="conv2d_IW64_OW384_G13_#60", style=filled, type=conv2d];
"61 MobileNetV2/Sequential[features]/InvertedResidual[8]/Sequential[conv]/ConvBNActivation[0]/NNCFBatchNorm2d[1]/batch_norm_0" [id=61, label="batch_norm_IW384_OW384_#61", style=filled, type=batch_norm];
"62 MobileNetV2/Sequential[features]/InvertedResidual[8]/Sequential[conv]/ConvBNActivation[0]/ReLU6[2]/hardtanh_0" [id=62, label="hardtanh_IW384_OW384_#62", style=filled, type=hardtanh];
"63 MobileNetV2/Sequential[features]/InvertedResidual[8]/Sequential[conv]/ConvBNActivation[1]/NNCFConv2d[0]/conv2d_0" [color=purple, id=63, label="DW_conv2d_IW384_OW384_G13_#63", style=filled, type=conv2d];
"64 MobileNetV2/Sequential[features]/InvertedResidual[8]/Sequential[conv]/ConvBNActivation[1]/NNCFBatchNorm2d[1]/batch_norm_0" [id=64, label="batch_norm_IW384_OW384_#64", style=filled, type=batch_norm];
"65 MobileNetV2/Sequential[features]/InvertedResidual[8]/Sequential[conv]/ConvBNActivation[1]/ReLU6[2]/hardtanh_0" [id=65, label="hardtanh_IW384_OW384_#65", style=filled, type=hardtanh];
"66 MobileNetV2/Sequential[features]/InvertedResidual[8]/Sequential[conv]/NNCFConv2d[2]/conv2d_0" [color=lightblue, id=66, label="conv2d_IW384_OW64_G2_#66", style=filled, type=conv2d];
"67 MobileNetV2/Sequential[features]/InvertedResidual[8]/Sequential[conv]/NNCFBatchNorm2d[3]/batch_norm_0" [id=67, label="batch_norm_IW64_OW64_#67", style=filled, type=batch_norm];
"68 MobileNetV2/Sequential[features]/InvertedResidual[8]/__add___0" [id=68, label="__add___IW[64, 64]_OW64_#68", style=filled, type=__add__];
"69 MobileNetV2/Sequential[features]/InvertedResidual[9]/Sequential[conv]/ConvBNActivation[0]/NNCFConv2d[0]/conv2d_0" [color=lightblue, id=69, label="conv2d_IW64_OW384_G14_#69", style=filled, type=conv2d];
"70 MobileNetV2/Sequential[features]/InvertedResidual[9]/Sequential[conv]/ConvBNActivation[0]/NNCFBatchNorm2d[1]/batch_norm_0" [id=70, label="batch_norm_IW384_OW384_#70", style=filled, type=batch_norm];
"71 MobileNetV2/Sequential[features]/InvertedResidual[9]/Sequential[conv]/ConvBNActivation[0]/ReLU6[2]/hardtanh_0" [id=71, label="hardtanh_IW384_OW384_#71", style=filled, type=hardtanh];
"72 MobileNetV2/Sequential[features]/InvertedResidual[9]/Sequential[conv]/ConvBNActivation[1]/NNCFConv2d[0]/conv2d_0" [color=purple, id=72, label="DW_conv2d_IW384_OW384_G14_#72", style=filled, type=conv2d];
"73 MobileNetV2/Sequential[features]/InvertedResidual[9]/Sequential[conv]/ConvBNActivation[1]/NNCFBatchNorm2d[1]/batch_norm_0" [id=73, label="batch_norm_IW384_OW384_#73", style=filled, type=batch_norm];
"74 MobileNetV2/Sequential[features]/InvertedResidual[9]/Sequential[conv]/ConvBNActivation[1]/ReLU6[2]/hardtanh_0" [id=74, label="hardtanh_IW384_OW384_#74", style=filled, type=hardtanh];
"75 MobileNetV2/Sequential[features]/InvertedResidual[9]/Sequential[conv]/NNCFConv2d[2]/conv2d_0" [color=lightblue, id=75, label="conv2d_IW384_OW64_G2_#75", style=filled, type=conv2d];
"76 MobileNetV2/Sequential[features]/InvertedResidual[9]/Sequential[conv]/NNCFBatchNorm2d[3]/batch_norm_0" [id=76, label="batch_norm_IW64_OW64_#76", style=filled, type=batch_norm];
"77 MobileNetV2/Sequential[features]/InvertedResidual[9]/__add___0" [id=77, label="__add___IW[64, 64]_OW64_#77", style=filled, type=__add__];
"78 MobileNetV2/Sequential[features]/InvertedResidual[10]/Sequential[conv]/ConvBNActivation[0]/NNCFConv2d[0]/conv2d_0" [color=lightblue, id=78, label="conv2d_IW64_OW384_G15_#78", style=filled, type=conv2d];
"79 MobileNetV2/Sequential[features]/InvertedResidual[10]/Sequential[conv]/ConvBNActivation[0]/NNCFBatchNorm2d[1]/batch_norm_0" [id=79, label="batch_norm_IW384_OW384_#79", style=filled, type=batch_norm];
"80 MobileNetV2/Sequential[features]/InvertedResidual[10]/Sequential[conv]/ConvBNActivation[0]/ReLU6[2]/hardtanh_0" [id=80, label="hardtanh_IW384_OW384_#80", style=filled, type=hardtanh];
"81 MobileNetV2/Sequential[features]/InvertedResidual[10]/Sequential[conv]/ConvBNActivation[1]/NNCFConv2d[0]/conv2d_0" [color=purple, id=81, label="DW_conv2d_IW384_OW384_G15_#81", style=filled, type=conv2d];
"82 MobileNetV2/Sequential[features]/InvertedResidual[10]/Sequential[conv]/ConvBNActivation[1]/NNCFBatchNorm2d[1]/batch_norm_0" [id=82, label="batch_norm_IW384_OW384_#82", style=filled, type=batch_norm];
"83 MobileNetV2/Sequential[features]/InvertedResidual[10]/Sequential[conv]/ConvBNActivation[1]/ReLU6[2]/hardtanh_0" [id=83, label="hardtanh_IW384_OW384_#83", style=filled, type=hardtanh];
"84 MobileNetV2/Sequential[features]/InvertedResidual[10]/Sequential[conv]/NNCFConv2d[2]/conv2d_0" [color=lightblue, id=84, label="conv2d_IW384_OW64_G2_#84", style=filled, type=conv2d];
"85 MobileNetV2/Sequential[features]/InvertedResidual[10]/Sequential[conv]/NNCFBatchNorm2d[3]/batch_norm_0" [id=85, label="batch_norm_IW64_OW64_#85", style=filled, type=batch_norm];
"86 MobileNetV2/Sequential[features]/InvertedResidual[10]/__add___0" [id=86, label="__add___IW[64, 64]_OW64_#86", style=filled, type=__add__];
"87 MobileNetV2/Sequential[features]/InvertedResidual[11]/Sequential[conv]/ConvBNActivation[0]/NNCFConv2d[0]/conv2d_0" [color=lightblue, id=87, label="conv2d_IW64_OW384_G16_#87", style=filled, type=conv2d];
"88 MobileNetV2/Sequential[features]/InvertedResidual[11]/Sequential[conv]/ConvBNActivation[0]/NNCFBatchNorm2d[1]/batch_norm_0" [id=88, label="batch_norm_IW384_OW384_#88", style=filled, type=batch_norm];
"89 MobileNetV2/Sequential[features]/InvertedResidual[11]/Sequential[conv]/ConvBNActivation[0]/ReLU6[2]/hardtanh_0" [id=89, label="hardtanh_IW384_OW384_#89", style=filled, type=hardtanh];
"90 MobileNetV2/Sequential[features]/InvertedResidual[11]/Sequential[conv]/ConvBNActivation[1]/NNCFConv2d[0]/conv2d_0" [color=purple, id=90, label="DW_conv2d_IW384_OW384_G16_#90", style=filled, type=conv2d];
"91 MobileNetV2/Sequential[features]/InvertedResidual[11]/Sequential[conv]/ConvBNActivation[1]/NNCFBatchNorm2d[1]/batch_norm_0" [id=91, label="batch_norm_IW384_OW384_#91", style=filled, type=batch_norm];
"92 MobileNetV2/Sequential[features]/InvertedResidual[11]/Sequential[conv]/ConvBNActivation[1]/ReLU6[2]/hardtanh_0" [id=92, label="hardtanh_IW384_OW384_#92", style=filled, type=hardtanh];
"93 MobileNetV2/Sequential[features]/InvertedResidual[11]/Sequential[conv]/NNCFConv2d[2]/conv2d_0" [color=lightblue, id=93, label="conv2d_IW384_OW96_G3_#93", style=filled, type=conv2d];
"94 MobileNetV2/Sequential[features]/InvertedResidual[11]/Sequential[conv]/NNCFBatchNorm2d[3]/batch_norm_0" [id=94, label="batch_norm_IW96_OW96_#94", style=filled, type=batch_norm];
"95 MobileNetV2/Sequential[features]/InvertedResidual[12]/Sequential[conv]/ConvBNActivation[0]/NNCFConv2d[0]/conv2d_0" [color=lightblue, id=95, label="conv2d_IW96_OW576_G17_#95", style=filled, type=conv2d];
"96 MobileNetV2/Sequential[features]/InvertedResidual[12]/Sequential[conv]/ConvBNActivation[0]/NNCFBatchNorm2d[1]/batch_norm_0" [id=96, label="batch_norm_IW576_OW576_#96", style=filled, type=batch_norm];
"97 MobileNetV2/Sequential[features]/InvertedResidual[12]/Sequential[conv]/ConvBNActivation[0]/ReLU6[2]/hardtanh_0" [id=97, label="hardtanh_IW576_OW576_#97", style=filled, type=hardtanh];
"98 MobileNetV2/Sequential[features]/InvertedResidual[12]/Sequential[conv]/ConvBNActivation[1]/NNCFConv2d[0]/conv2d_0" [color=purple, id=98, label="DW_conv2d_IW576_OW576_G17_#98", style=filled, type=conv2d];
"99 MobileNetV2/Sequential[features]/InvertedResidual[12]/Sequential[conv]/ConvBNActivation[1]/NNCFBatchNorm2d[1]/batch_norm_0" [id=99, label="batch_norm_IW576_OW576_#99", style=filled, type=batch_norm];
"100 MobileNetV2/Sequential[features]/InvertedResidual[12]/Sequential[conv]/ConvBNActivation[1]/ReLU6[2]/hardtanh_0" [id=100, label="hardtanh_IW576_OW576_#100", style=filled, type=hardtanh];
"101 MobileNetV2/Sequential[features]/InvertedResidual[12]/Sequential[conv]/NNCFConv2d[2]/conv2d_0" [color=lightblue, id=101, label="conv2d_IW576_OW96_G3_#101", style=filled, type=conv2d];
"102 MobileNetV2/Sequential[features]/InvertedResidual[12]/Sequential[conv]/NNCFBatchNorm2d[3]/batch_norm_0" [id=102, label="batch_norm_IW96_OW96_#102", style=filled, type=batch_norm];
"103 MobileNetV2/Sequential[features]/InvertedResidual[12]/__add___0" [id=103, label="__add___IW[96, 96]_OW96_#103", style=filled, type=__add__];
"104 MobileNetV2/Sequential[features]/InvertedResidual[14]/Sequential[conv]/ConvBNActivation[0]/NNCFConv2d[0]/conv2d_0" [color=lightblue, id=104, label="conv2d_IW96_OW576_G19_#113", style=filled, type=conv2d];
"105 MobileNetV2/Sequential[features]/InvertedResidual[14]/Sequential[conv]/ConvBNActivation[0]/NNCFBatchNorm2d[1]/batch_norm_0" [id=105, label="batch_norm_IW576_OW576_#114", style=filled, type=batch_norm];
"106 MobileNetV2/Sequential[features]/InvertedResidual[14]/Sequential[conv]/ConvBNActivation[0]/ReLU6[2]/hardtanh_0" [id=106, label="hardtanh_IW576_OW576_#115", style=filled, type=hardtanh];
"107 MobileNetV2/Sequential[features]/InvertedResidual[14]/Sequential[conv]/ConvBNActivation[1]/NNCFConv2d[0]/conv2d_0" [color=purple, id=107, label="DW_conv2d_IW576_OW576_G19_#116", style=filled, type=conv2d];
"108 MobileNetV2/Sequential[features]/InvertedResidual[14]/Sequential[conv]/ConvBNActivation[1]/NNCFBatchNorm2d[1]/batch_norm_0" [id=108, label="batch_norm_IW576_OW576_#117", style=filled, type=batch_norm];
"109 MobileNetV2/Sequential[features]/InvertedResidual[14]/Sequential[conv]/ConvBNActivation[1]/ReLU6[2]/hardtanh_0" [id=109, label="hardtanh_IW576_OW576_#118", style=filled, type=hardtanh];
"110 MobileNetV2/Sequential[features]/InvertedResidual[14]/Sequential[conv]/NNCFConv2d[2]/conv2d_0" [color=lightblue, id=110, label="conv2d_IW576_OW160_G4_#119", style=filled, type=conv2d];
"111 MobileNetV2/Sequential[features]/InvertedResidual[14]/Sequential[conv]/NNCFBatchNorm2d[3]/batch_norm_0" [id=111, label="batch_norm_IW160_OW160_#120", style=filled, type=batch_norm];
"112 MobileNetV2/Sequential[features]/InvertedResidual[15]/Sequential[conv]/ConvBNActivation[0]/NNCFConv2d[0]/conv2d_0" [color=lightblue, id=112, label="conv2d_IW160_OW960_G20_#121", style=filled, type=conv2d];
"113 MobileNetV2/Sequential[features]/InvertedResidual[15]/Sequential[conv]/ConvBNActivation[0]/NNCFBatchNorm2d[1]/batch_norm_0" [id=113, label="batch_norm_IW960_OW960_#122", style=filled, type=batch_norm];
"114 MobileNetV2/Sequential[features]/InvertedResidual[15]/Sequential[conv]/ConvBNActivation[0]/ReLU6[2]/hardtanh_0" [id=114, label="hardtanh_IW960_OW960_#123", style=filled, type=hardtanh];
"115 MobileNetV2/Sequential[features]/InvertedResidual[15]/Sequential[conv]/ConvBNActivation[1]/NNCFConv2d[0]/conv2d_0" [color=purple, id=115, label="DW_conv2d_IW960_OW960_G20_#124", style=filled, type=conv2d];
"116 MobileNetV2/Sequential[features]/InvertedResidual[15]/Sequential[conv]/ConvBNActivation[1]/NNCFBatchNorm2d[1]/batch_norm_0" [id=116, label="batch_norm_IW960_OW960_#125", style=filled, type=batch_norm];
"117 MobileNetV2/Sequential[features]/InvertedResidual[15]/Sequential[conv]/ConvBNActivation[1]/ReLU6[2]/hardtanh_0" [id=117, label="hardtanh_IW960_OW960_#126", style=filled, type=hardtanh];
"118 MobileNetV2/Sequential[features]/InvertedResidual[15]/Sequential[conv]/NNCFConv2d[2]/conv2d_0" [color=lightblue, id=118, label="conv2d_IW960_OW160_G4_#127", style=filled, type=conv2d];
"119 MobileNetV2/Sequential[features]/InvertedResidual[15]/Sequential[conv]/NNCFBatchNorm2d[3]/batch_norm_0" [id=119, label="batch_norm_IW160_OW160_#128", style=filled, type=batch_norm];
"120 MobileNetV2/Sequential[features]/InvertedResidual[15]/__add___0" [id=120, label="__add___IW[160, 160]_OW160_#129", style=filled, type=__add__];
"121 MobileNetV2/Sequential[features]/InvertedResidual[16]/Sequential[conv]/ConvBNActivation[0]/NNCFConv2d[0]/conv2d_0" [color=lightblue, id=121, label="conv2d_IW160_OW960_G21_#130", style=filled, type=conv2d];
"122 MobileNetV2/Sequential[features]/InvertedResidual[16]/Sequential[conv]/ConvBNActivation[0]/NNCFBatchNorm2d[1]/batch_norm_0" [id=122, label="batch_norm_IW960_OW960_#131", style=filled, type=batch_norm];
"123 MobileNetV2/Sequential[features]/InvertedResidual[16]/Sequential[conv]/ConvBNActivation[0]/ReLU6[2]/hardtanh_0" [id=123, label="hardtanh_IW960_OW960_#132", style=filled, type=hardtanh];
"124 MobileNetV2/Sequential[features]/InvertedResidual[16]/Sequential[conv]/ConvBNActivation[1]/NNCFConv2d[0]/conv2d_0" [color=purple, id=124, label="DW_conv2d_IW960_OW960_G21_#133", style=filled, type=conv2d];
"125 MobileNetV2/Sequential[features]/InvertedResidual[16]/Sequential[conv]/ConvBNActivation[1]/NNCFBatchNorm2d[1]/batch_norm_0" [id=125, label="batch_norm_IW960_OW960_#134", style=filled, type=batch_norm];
"126 MobileNetV2/Sequential[features]/InvertedResidual[16]/Sequential[conv]/ConvBNActivation[1]/ReLU6[2]/hardtanh_0" [id=126, label="hardtanh_IW960_OW960_#135", style=filled, type=hardtanh];
"127 MobileNetV2/Sequential[features]/InvertedResidual[16]/Sequential[conv]/NNCFConv2d[2]/conv2d_0" [color=lightblue, id=127, label="conv2d_IW960_OW160_G4_#136", style=filled, type=conv2d];
"128 MobileNetV2/Sequential[features]/InvertedResidual[16]/Sequential[conv]/NNCFBatchNorm2d[3]/batch_norm_0" [id=128, label="batch_norm_IW160_OW160_#137", style=filled, type=batch_norm];
"129 MobileNetV2/Sequential[features]/InvertedResidual[16]/__add___0" [id=129, label="__add___IW[160, 160]_OW160_#138", style=filled, type=__add__];
"130 MobileNetV2/Sequential[features]/InvertedResidual[17]/Sequential[conv]/ConvBNActivation[0]/NNCFConv2d[0]/conv2d_0" [color=lightblue, id=130, label="conv2d_IW160_OW960_G22_#139", style=filled, type=conv2d];
"131 MobileNetV2/Sequential[features]/InvertedResidual[17]/Sequential[conv]/ConvBNActivation[0]/NNCFBatchNorm2d[1]/batch_norm_0" [id=131, label="batch_norm_IW960_OW960_#140", style=filled, type=batch_norm];
"132 MobileNetV2/Sequential[features]/InvertedResidual[17]/Sequential[conv]/ConvBNActivation[0]/ReLU6[2]/hardtanh_0" [id=132, label="hardtanh_IW960_OW960_#141", style=filled, type=hardtanh];
"133 MobileNetV2/Sequential[features]/InvertedResidual[17]/Sequential[conv]/ConvBNActivation[1]/NNCFConv2d[0]/conv2d_0" [color=purple, id=133, label="DW_conv2d_IW960_OW960_G22_#142", style=filled, type=conv2d];
"134 MobileNetV2/Sequential[features]/InvertedResidual[17]/Sequential[conv]/ConvBNActivation[1]/NNCFBatchNorm2d[1]/batch_norm_0" [id=134, label="batch_norm_IW960_OW960_#143", style=filled, type=batch_norm];
"135 MobileNetV2/Sequential[features]/InvertedResidual[17]/Sequential[conv]/ConvBNActivation[1]/ReLU6[2]/hardtanh_0" [id=135, label="hardtanh_IW960_OW960_#144", style=filled, type=hardtanh];
"136 MobileNetV2/Sequential[features]/InvertedResidual[17]/Sequential[conv]/NNCFConv2d[2]/conv2d_0" [color=lightblue, id=136, label="conv2d_IW960_OW320_G23_#145", style=filled, type=conv2d];
"137 MobileNetV2/Sequential[features]/InvertedResidual[17]/Sequential[conv]/NNCFBatchNorm2d[3]/batch_norm_0" [id=137, label="batch_norm_IW320_OW320_#146", style=filled, type=batch_norm];
"138 MobileNetV2/Sequential[features]/ConvBNActivation[18]/NNCFConv2d[0]/conv2d_0" [color=lightblue, id=138, label="conv2d_IW320_OW1280_G24_#147", style=filled, type=conv2d];
"139 MobileNetV2/Sequential[features]/ConvBNActivation[18]/NNCFBatchNorm2d[1]/batch_norm_0" [id=139, label="batch_norm_IW1280_OW1280_#148", style=filled, type=batch_norm];
"140 MobileNetV2/Sequential[features]/ConvBNActivation[18]/ReLU6[2]/hardtanh_0" [id=140, label="hardtanh_IW1280_OW1280_#149", style=filled, type=hardtanh];
"141 MobileNetV2/adaptive_avg_pool2d_0" [id=141, label="adaptive_avg_pool2d_IW1280_OW1280_#150", style=filled, type=adaptive_avg_pool2d];
"142 MobileNetV2/reshape_0" [id=142, label="reshape_IW1280_OW1280_#151", style=filled, type=reshape];
"143 MobileNetV2/Sequential[classifier]/Dropout[0]/dropout_0" [id=143, label="dropout_IW1280_OW1280_#152", style=filled, type=dropout];
"144 MobileNetV2/Sequential[classifier]/NNCFLinear[1]/linear_0" [id=144, label="linear_IW1280_#153", style=filled, type=linear];
"145 /nncf_model_output_0" [id=145, label="nncf_model_output_#154", style=filled, type=nncf_model_output];
"0 /nncf_model_input_0" -> "1 MobileNetV2/Sequential[features]/ConvBNActivation[0]/NNCFConv2d[0]/conv2d_0"  [label="(1, 3, 32, 32)", style=solid];
"1 MobileNetV2/Sequential[features]/ConvBNActivation[0]/NNCFConv2d[0]/conv2d_0" -> "2 MobileNetV2/Sequential[features]/ConvBNActivation[0]/NNCFBatchNorm2d[1]/batch_norm_0"  [label="(1, 32, 16, 16)", style=solid];
"2 MobileNetV2/Sequential[features]/ConvBNActivation[0]/NNCFBatchNorm2d[1]/batch_norm_0" -> "3 MobileNetV2/Sequential[features]/ConvBNActivation[0]/ReLU6[2]/hardtanh_0"  [label="(1, 32, 16, 16)", style=solid];
"3 MobileNetV2/Sequential[features]/ConvBNActivation[0]/ReLU6[2]/hardtanh_0" -> "4 MobileNetV2/Sequential[features]/InvertedResidual[1]/Sequential[conv]/ConvBNActivation[0]/NNCFConv2d[0]/conv2d_0"  [label="(1, 32, 16, 16)", style=solid];
"4 MobileNetV2/Sequential[features]/InvertedResidual[1]/Sequential[conv]/ConvBNActivation[0]/NNCFConv2d[0]/conv2d_0" -> "5 MobileNetV2/Sequential[features]/InvertedResidual[1]/Sequential[conv]/ConvBNActivation[0]/NNCFBatchNorm2d[1]/batch_norm_0"  [label="(1, 32, 16, 16)", style=solid];
"5 MobileNetV2/Sequential[features]/InvertedResidual[1]/Sequential[conv]/ConvBNActivation[0]/NNCFBatchNorm2d[1]/batch_norm_0" -> "6 MobileNetV2/Sequential[features]/InvertedResidual[1]/Sequential[conv]/ConvBNActivation[0]/ReLU6[2]/hardtanh_0"  [label="(1, 32, 16, 16)", style=solid];
"6 MobileNetV2/Sequential[features]/InvertedResidual[1]/Sequential[conv]/ConvBNActivation[0]/ReLU6[2]/hardtanh_0" -> "7 MobileNetV2/Sequential[features]/InvertedResidual[1]/Sequential[conv]/NNCFConv2d[1]/conv2d_0"  [label="(1, 32, 16, 16)", style=solid];
"7 MobileNetV2/Sequential[features]/InvertedResidual[1]/Sequential[conv]/NNCFConv2d[1]/conv2d_0" -> "8 MobileNetV2/Sequential[features]/InvertedResidual[1]/Sequential[conv]/NNCFBatchNorm2d[2]/batch_norm_0"  [label="(1, 16, 16, 16)", style=solid];
"8 MobileNetV2/Sequential[features]/InvertedResidual[1]/Sequential[conv]/NNCFBatchNorm2d[2]/batch_norm_0" -> "9 MobileNetV2/Sequential[features]/InvertedResidual[2]/Sequential[conv]/ConvBNActivation[0]/NNCFConv2d[0]/conv2d_0"  [label="(1, 16, 16, 16)", style=solid];
"9 MobileNetV2/Sequential[features]/InvertedResidual[2]/Sequential[conv]/ConvBNActivation[0]/NNCFConv2d[0]/conv2d_0" -> "10 MobileNetV2/Sequential[features]/InvertedResidual[2]/Sequential[conv]/ConvBNActivation[0]/NNCFBatchNorm2d[1]/batch_norm_0"  [label="(1, 96, 16, 16)", style=solid];
"10 MobileNetV2/Sequential[features]/InvertedResidual[2]/Sequential[conv]/ConvBNActivation[0]/NNCFBatchNorm2d[1]/batch_norm_0" -> "11 MobileNetV2/Sequential[features]/InvertedResidual[2]/Sequential[conv]/ConvBNActivation[0]/ReLU6[2]/hardtanh_0"  [label="(1, 96, 16, 16)", style=solid];
"11 MobileNetV2/Sequential[features]/InvertedResidual[2]/Sequential[conv]/ConvBNActivation[0]/ReLU6[2]/hardtanh_0" -> "12 MobileNetV2/Sequential[features]/InvertedResidual[2]/Sequential[conv]/ConvBNActivation[1]/NNCFConv2d[0]/conv2d_0"  [label="(1, 96, 16, 16)", style=solid];
"12 MobileNetV2/Sequential[features]/InvertedResidual[2]/Sequential[conv]/ConvBNActivation[1]/NNCFConv2d[0]/conv2d_0" -> "13 MobileNetV2/Sequential[features]/InvertedResidual[2]/Sequential[conv]/ConvBNActivation[1]/NNCFBatchNorm2d[1]/batch_norm_0"  [label="(1, 96, 8, 8)", style=solid];
"13 MobileNetV2/Sequential[features]/InvertedResidual[2]/Sequential[conv]/ConvBNActivation[1]/NNCFBatchNorm2d[1]/batch_norm_0" -> "14 MobileNetV2/Sequential[features]/InvertedResidual[2]/Sequential[conv]/ConvBNActivation[1]/ReLU6[2]/hardtanh_0"  [label="(1, 96, 8, 8)", style=solid];
"14 MobileNetV2/Sequential[features]/InvertedResidual[2]/Sequential[conv]/ConvBNActivation[1]/ReLU6[2]/hardtanh_0" -> "15 MobileNetV2/Sequential[features]/InvertedResidual[2]/Sequential[conv]/NNCFConv2d[2]/conv2d_0"  [label="(1, 96, 8, 8)", style=solid];
"15 MobileNetV2/Sequential[features]/InvertedResidual[2]/Sequential[conv]/NNCFConv2d[2]/conv2d_0" -> "16 MobileNetV2/Sequential[features]/InvertedResidual[2]/Sequential[conv]/NNCFBatchNorm2d[3]/batch_norm_0"  [label="(1, 24, 8, 8)", style=solid];
"16 MobileNetV2/Sequential[features]/InvertedResidual[2]/Sequential[conv]/NNCFBatchNorm2d[3]/batch_norm_0" -> "17 MobileNetV2/Sequential[features]/InvertedResidual[3]/Sequential[conv]/ConvBNActivation[0]/NNCFConv2d[0]/conv2d_0"  [label="(1, 24, 8, 8)", style=solid];
"16 MobileNetV2/Sequential[features]/InvertedResidual[2]/Sequential[conv]/NNCFBatchNorm2d[3]/batch_norm_0" -> "25 MobileNetV2/Sequential[features]/InvertedResidual[3]/__add___0"  [label="(1, 24, 8, 8)", style=solid];
"17 MobileNetV2/Sequential[features]/InvertedResidual[3]/Sequential[conv]/ConvBNActivation[0]/NNCFConv2d[0]/conv2d_0" -> "18 MobileNetV2/Sequential[features]/InvertedResidual[3]/Sequential[conv]/ConvBNActivation[0]/NNCFBatchNorm2d[1]/batch_norm_0"  [label="(1, 144, 8, 8)", style=solid];
"18 MobileNetV2/Sequential[features]/InvertedResidual[3]/Sequential[conv]/ConvBNActivation[0]/NNCFBatchNorm2d[1]/batch_norm_0" -> "19 MobileNetV2/Sequential[features]/InvertedResidual[3]/Sequential[conv]/ConvBNActivation[0]/ReLU6[2]/hardtanh_0"  [label="(1, 144, 8, 8)", style=solid];
"19 MobileNetV2/Sequential[features]/InvertedResidual[3]/Sequential[conv]/ConvBNActivation[0]/ReLU6[2]/hardtanh_0" -> "20 MobileNetV2/Sequential[features]/InvertedResidual[3]/Sequential[conv]/ConvBNActivation[1]/NNCFConv2d[0]/conv2d_0"  [label="(1, 144, 8, 8)", style=solid];
"20 MobileNetV2/Sequential[features]/InvertedResidual[3]/Sequential[conv]/ConvBNActivation[1]/NNCFConv2d[0]/conv2d_0" -> "21 MobileNetV2/Sequential[features]/InvertedResidual[3]/Sequential[conv]/ConvBNActivation[1]/NNCFBatchNorm2d[1]/batch_norm_0"  [label="(1, 144, 8, 8)", style=solid];
"21 MobileNetV2/Sequential[features]/InvertedResidual[3]/Sequential[conv]/ConvBNActivation[1]/NNCFBatchNorm2d[1]/batch_norm_0" -> "22 MobileNetV2/Sequential[features]/InvertedResidual[3]/Sequential[conv]/ConvBNActivation[1]/ReLU6[2]/hardtanh_0"  [label="(1, 144, 8, 8)", style=solid];
"22 MobileNetV2/Sequential[features]/InvertedResidual[3]/Sequential[conv]/ConvBNActivation[1]/ReLU6[2]/hardtanh_0" -> "23 MobileNetV2/Sequential[features]/InvertedResidual[3]/Sequential[conv]/NNCFConv2d[2]/conv2d_0"  [label="(1, 144, 8, 8)", style=solid];
"23 MobileNetV2/Sequential[features]/InvertedResidual[3]/Sequential[conv]/NNCFConv2d[2]/conv2d_0" -> "24 MobileNetV2/Sequential[features]/InvertedResidual[3]/Sequential[conv]/NNCFBatchNorm2d[3]/batch_norm_0"  [label="(1, 24, 8, 8)", style=solid];
"24 MobileNetV2/Sequential[features]/InvertedResidual[3]/Sequential[conv]/NNCFBatchNorm2d[3]/batch_norm_0" -> "25 MobileNetV2/Sequential[features]/InvertedResidual[3]/__add___0"  [label="(1, 24, 8, 8)", style=solid];
"25 MobileNetV2/Sequential[features]/InvertedResidual[3]/__add___0" -> "26 MobileNetV2/Sequential[features]/InvertedResidual[4]/Sequential[conv]/ConvBNActivation[0]/NNCFConv2d[0]/conv2d_0"  [label="(1, 24, 8, 8)", style=solid];
"26 MobileNetV2/Sequential[features]/InvertedResidual[4]/Sequential[conv]/ConvBNActivation[0]/NNCFConv2d[0]/conv2d_0" -> "27 MobileNetV2/Sequential[features]/InvertedResidual[4]/Sequential[conv]/ConvBNActivation[0]/NNCFBatchNorm2d[1]/batch_norm_0"  [label="(1, 144, 8, 8)", style=solid];
"27 MobileNetV2/Sequential[features]/InvertedResidual[4]/Sequential[conv]/ConvBNActivation[0]/NNCFBatchNorm2d[1]/batch_norm_0" -> "28 MobileNetV2/Sequential[features]/InvertedResidual[4]/Sequential[conv]/ConvBNActivation[0]/ReLU6[2]/hardtanh_0"  [label="(1, 144, 8, 8)", style=solid];
"28 MobileNetV2/Sequential[features]/InvertedResidual[4]/Sequential[conv]/ConvBNActivation[0]/ReLU6[2]/hardtanh_0" -> "29 MobileNetV2/Sequential[features]/InvertedResidual[4]/Sequential[conv]/ConvBNActivation[1]/NNCFConv2d[0]/conv2d_0"  [label="(1, 144, 8, 8)", style=solid];
"29 MobileNetV2/Sequential[features]/InvertedResidual[4]/Sequential[conv]/ConvBNActivation[1]/NNCFConv2d[0]/conv2d_0" -> "30 MobileNetV2/Sequential[features]/InvertedResidual[4]/Sequential[conv]/ConvBNActivation[1]/NNCFBatchNorm2d[1]/batch_norm_0"  [label="(1, 144, 4, 4)", style=solid];
"30 MobileNetV2/Sequential[features]/InvertedResidual[4]/Sequential[conv]/ConvBNActivation[1]/NNCFBatchNorm2d[1]/batch_norm_0" -> "31 MobileNetV2/Sequential[features]/InvertedResidual[4]/Sequential[conv]/ConvBNActivation[1]/ReLU6[2]/hardtanh_0"  [label="(1, 144, 4, 4)", style=solid];
"31 MobileNetV2/Sequential[features]/InvertedResidual[4]/Sequential[conv]/ConvBNActivation[1]/ReLU6[2]/hardtanh_0" -> "32 MobileNetV2/Sequential[features]/InvertedResidual[4]/Sequential[conv]/NNCFConv2d[2]/conv2d_0"  [label="(1, 144, 4, 4)", style=solid];
"32 MobileNetV2/Sequential[features]/InvertedResidual[4]/Sequential[conv]/NNCFConv2d[2]/conv2d_0" -> "33 MobileNetV2/Sequential[features]/InvertedResidual[4]/Sequential[conv]/NNCFBatchNorm2d[3]/batch_norm_0"  [label="(1, 32, 4, 4)", style=solid];
"33 MobileNetV2/Sequential[features]/InvertedResidual[4]/Sequential[conv]/NNCFBatchNorm2d[3]/batch_norm_0" -> "34 MobileNetV2/Sequential[features]/InvertedResidual[5]/Sequential[conv]/ConvBNActivation[0]/NNCFConv2d[0]/conv2d_0"  [label="(1, 32, 4, 4)", style=solid];
"33 MobileNetV2/Sequential[features]/InvertedResidual[4]/Sequential[conv]/NNCFBatchNorm2d[3]/batch_norm_0" -> "42 MobileNetV2/Sequential[features]/InvertedResidual[5]/__add___0"  [label="(1, 32, 4, 4)", style=solid];
"34 MobileNetV2/Sequential[features]/InvertedResidual[5]/Sequential[conv]/ConvBNActivation[0]/NNCFConv2d[0]/conv2d_0" -> "35 MobileNetV2/Sequential[features]/InvertedResidual[5]/Sequential[conv]/ConvBNActivation[0]/NNCFBatchNorm2d[1]/batch_norm_0"  [label="(1, 192, 4, 4)", style=solid];
"35 MobileNetV2/Sequential[features]/InvertedResidual[5]/Sequential[conv]/ConvBNActivation[0]/NNCFBatchNorm2d[1]/batch_norm_0" -> "36 MobileNetV2/Sequential[features]/InvertedResidual[5]/Sequential[conv]/ConvBNActivation[0]/ReLU6[2]/hardtanh_0"  [label="(1, 192, 4, 4)", style=solid];
"36 MobileNetV2/Sequential[features]/InvertedResidual[5]/Sequential[conv]/ConvBNActivation[0]/ReLU6[2]/hardtanh_0" -> "37 MobileNetV2/Sequential[features]/InvertedResidual[5]/Sequential[conv]/ConvBNActivation[1]/NNCFConv2d[0]/conv2d_0"  [label="(1, 192, 4, 4)", style=solid];
"37 MobileNetV2/Sequential[features]/InvertedResidual[5]/Sequential[conv]/ConvBNActivation[1]/NNCFConv2d[0]/conv2d_0" -> "38 MobileNetV2/Sequential[features]/InvertedResidual[5]/Sequential[conv]/ConvBNActivation[1]/NNCFBatchNorm2d[1]/batch_norm_0"  [label="(1, 192, 4, 4)", style=solid];
"38 MobileNetV2/Sequential[features]/InvertedResidual[5]/Sequential[conv]/ConvBNActivation[1]/NNCFBatchNorm2d[1]/batch_norm_0" -> "39 MobileNetV2/Sequential[features]/InvertedResidual[5]/Sequential[conv]/ConvBNActivation[1]/ReLU6[2]/hardtanh_0"  [label="(1, 192, 4, 4)", style=solid];
"39 MobileNetV2/Sequential[features]/InvertedResidual[5]/Sequential[conv]/ConvBNActivation[1]/ReLU6[2]/hardtanh_0" -> "40 MobileNetV2/Sequential[features]/InvertedResidual[5]/Sequential[conv]/NNCFConv2d[2]/conv2d_0"  [label="(1, 192, 4, 4)", style=solid];
"40 MobileNetV2/Sequential[features]/InvertedResidual[5]/Sequential[conv]/NNCFConv2d[2]/conv2d_0" -> "41 MobileNetV2/Sequential[features]/InvertedResidual[5]/Sequential[conv]/NNCFBatchNorm2d[3]/batch_norm_0"  [label="(1, 32, 4, 4)", style=solid];
"41 MobileNetV2/Sequential[features]/InvertedResidual[5]/Sequential[conv]/NNCFBatchNorm2d[3]/batch_norm_0" -> "42 MobileNetV2/Sequential[features]/InvertedResidual[5]/__add___0"  [label="(1, 32, 4, 4)", style=solid];
"42 MobileNetV2/Sequential[features]/InvertedResidual[5]/__add___0" -> "43 MobileNetV2/Sequential[features]/InvertedResidual[6]/Sequential[conv]/ConvBNActivation[0]/NNCFConv2d[0]/conv2d_0"  [label="(1, 32, 4, 4)", style=solid];
"42 MobileNetV2/Sequential[features]/InvertedResidual[5]/__add___0" -> "51 MobileNetV2/Sequential[features]/InvertedResidual[6]/__add___0"  [label="(1, 32, 4, 4)", style=solid];
"43 MobileNetV2/Sequential[features]/InvertedResidual[6]/Sequential[conv]/ConvBNActivation[0]/NNCFConv2d[0]/conv2d_0" -> "44 MobileNetV2/Sequential[features]/InvertedResidual[6]/Sequential[conv]/ConvBNActivation[0]/NNCFBatchNorm2d[1]/batch_norm_0"  [label="(1, 192, 4, 4)", style=solid];
"44 MobileNetV2/Sequential[features]/InvertedResidual[6]/Sequential[conv]/ConvBNActivation[0]/NNCFBatchNorm2d[1]/batch_norm_0" -> "45 MobileNetV2/Sequential[features]/InvertedResidual[6]/Sequential[conv]/ConvBNActivation[0]/ReLU6[2]/hardtanh_0"  [label="(1, 192, 4, 4)", style=solid];
"45 MobileNetV2/Sequential[features]/InvertedResidual[6]/Sequential[conv]/ConvBNActivation[0]/ReLU6[2]/hardtanh_0" -> "46 MobileNetV2/Sequential[features]/InvertedResidual[6]/Sequential[conv]/ConvBNActivation[1]/NNCFConv2d[0]/conv2d_0"  [label="(1, 192, 4, 4)", style=solid];
"46 MobileNetV2/Sequential[features]/InvertedResidual[6]/Sequential[conv]/ConvBNActivation[1]/NNCFConv2d[0]/conv2d_0" -> "47 MobileNetV2/Sequential[features]/InvertedResidual[6]/Sequential[conv]/ConvBNActivation[1]/NNCFBatchNorm2d[1]/batch_norm_0"  [label="(1, 192, 4, 4)", style=solid];
"47 MobileNetV2/Sequential[features]/InvertedResidual[6]/Sequential[conv]/ConvBNActivation[1]/NNCFBatchNorm2d[1]/batch_norm_0" -> "48 MobileNetV2/Sequential[features]/InvertedResidual[6]/Sequential[conv]/ConvBNActivation[1]/ReLU6[2]/hardtanh_0"  [label="(1, 192, 4, 4)", style=solid];
"48 MobileNetV2/Sequential[features]/InvertedResidual[6]/Sequential[conv]/ConvBNActivation[1]/ReLU6[2]/hardtanh_0" -> "49 MobileNetV2/Sequential[features]/InvertedResidual[6]/Sequential[conv]/NNCFConv2d[2]/conv2d_0"  [label="(1, 192, 4, 4)", style=solid];
"49 MobileNetV2/Sequential[features]/InvertedResidual[6]/Sequential[conv]/NNCFConv2d[2]/conv2d_0" -> "50 MobileNetV2/Sequential[features]/InvertedResidual[6]/Sequential[conv]/NNCFBatchNorm2d[3]/batch_norm_0"  [label="(1, 32, 4, 4)", style=solid];
"50 MobileNetV2/Sequential[features]/InvertedResidual[6]/Sequential[conv]/NNCFBatchNorm2d[3]/batch_norm_0" -> "51 MobileNetV2/Sequential[features]/InvertedResidual[6]/__add___0"  [label="(1, 32, 4, 4)", style=solid];
"51 MobileNetV2/Sequential[features]/InvertedResidual[6]/__add___0" -> "52 MobileNetV2/Sequential[features]/InvertedResidual[7]/Sequential[conv]/ConvBNActivation[0]/NNCFConv2d[0]/conv2d_0"  [label="(1, 32, 4, 4)", style=solid];
"52 MobileNetV2/Sequential[features]/InvertedResidual[7]/Sequential[conv]/ConvBNActivation[0]/NNCFConv2d[0]/conv2d_0" -> "53 MobileNetV2/Sequential[features]/InvertedResidual[7]/Sequential[conv]/ConvBNActivation[0]/NNCFBatchNorm2d[1]/batch_norm_0"  [label="(1, 192, 4, 4)", style=solid];
"53 MobileNetV2/Sequential[features]/InvertedResidual[7]/Sequential[conv]/ConvBNActivation[0]/NNCFBatchNorm2d[1]/batch_norm_0" -> "54 MobileNetV2/Sequential[features]/InvertedResidual[7]/Sequential[conv]/ConvBNActivation[0]/ReLU6[2]/hardtanh_0"  [label="(1, 192, 4, 4)", style=solid];
"54 MobileNetV2/Sequential[features]/InvertedResidual[7]/Sequential[conv]/ConvBNActivation[0]/ReLU6[2]/hardtanh_0" -> "55 MobileNetV2/Sequential[features]/InvertedResidual[7]/Sequential[conv]/ConvBNActivation[1]/NNCFConv2d[0]/conv2d_0"  [label="(1, 192, 4, 4)", style=solid];
"55 MobileNetV2/Sequential[features]/InvertedResidual[7]/Sequential[conv]/ConvBNActivation[1]/NNCFConv2d[0]/conv2d_0" -> "56 MobileNetV2/Sequential[features]/InvertedResidual[7]/Sequential[conv]/ConvBNActivation[1]/NNCFBatchNorm2d[1]/batch_norm_0"  [label="(1, 192, 2, 2)", style=solid];
"56 MobileNetV2/Sequential[features]/InvertedResidual[7]/Sequential[conv]/ConvBNActivation[1]/NNCFBatchNorm2d[1]/batch_norm_0" -> "57 MobileNetV2/Sequential[features]/InvertedResidual[7]/Sequential[conv]/ConvBNActivation[1]/ReLU6[2]/hardtanh_0"  [label="(1, 192, 2, 2)", style=solid];
"57 MobileNetV2/Sequential[features]/InvertedResidual[7]/Sequential[conv]/ConvBNActivation[1]/ReLU6[2]/hardtanh_0" -> "58 MobileNetV2/Sequential[features]/InvertedResidual[7]/Sequential[conv]/NNCFConv2d[2]/conv2d_0"  [label="(1, 192, 2, 2)", style=solid];
"58 MobileNetV2/Sequential[features]/InvertedResidual[7]/Sequential[conv]/NNCFConv2d[2]/conv2d_0" -> "59 MobileNetV2/Sequential[features]/InvertedResidual[7]/Sequential[conv]/NNCFBatchNorm2d[3]/batch_norm_0"  [label="(1, 64, 2, 2)", style=solid];
"59 MobileNetV2/Sequential[features]/InvertedResidual[7]/Sequential[conv]/NNCFBatchNorm2d[3]/batch_norm_0" -> "60 MobileNetV2/Sequential[features]/InvertedResidual[8]/Sequential[conv]/ConvBNActivation[0]/NNCFConv2d[0]/conv2d_0"  [label="(1, 64, 2, 2)", style=solid];
"59 MobileNetV2/Sequential[features]/InvertedResidual[7]/Sequential[conv]/NNCFBatchNorm2d[3]/batch_norm_0" -> "68 MobileNetV2/Sequential[features]/InvertedResidual[8]/__add___0"  [label="(1, 64, 2, 2)", style=solid];
"60 MobileNetV2/Sequential[features]/InvertedResidual[8]/Sequential[conv]/ConvBNActivation[0]/NNCFConv2d[0]/conv2d_0" -> "61 MobileNetV2/Sequential[features]/InvertedResidual[8]/Sequential[conv]/ConvBNActivation[0]/NNCFBatchNorm2d[1]/batch_norm_0"  [label="(1, 384, 2, 2)", style=solid];
"61 MobileNetV2/Sequential[features]/InvertedResidual[8]/Sequential[conv]/ConvBNActivation[0]/NNCFBatchNorm2d[1]/batch_norm_0" -> "62 MobileNetV2/Sequential[features]/InvertedResidual[8]/Sequential[conv]/ConvBNActivation[0]/ReLU6[2]/hardtanh_0"  [label="(1, 384, 2, 2)", style=solid];
"62 MobileNetV2/Sequential[features]/InvertedResidual[8]/Sequential[conv]/ConvBNActivation[0]/ReLU6[2]/hardtanh_0" -> "63 MobileNetV2/Sequential[features]/InvertedResidual[8]/Sequential[conv]/ConvBNActivation[1]/NNCFConv2d[0]/conv2d_0"  [label="(1, 384, 2, 2)", style=solid];
"63 MobileNetV2/Sequential[features]/InvertedResidual[8]/Sequential[conv]/ConvBNActivation[1]/NNCFConv2d[0]/conv2d_0" -> "64 MobileNetV2/Sequential[features]/InvertedResidual[8]/Sequential[conv]/ConvBNActivation[1]/NNCFBatchNorm2d[1]/batch_norm_0"  [label="(1, 384, 2, 2)", style=solid];
"64 MobileNetV2/Sequential[features]/InvertedResidual[8]/Sequential[conv]/ConvBNActivation[1]/NNCFBatchNorm2d[1]/batch_norm_0" -> "65 MobileNetV2/Sequential[features]/InvertedResidual[8]/Sequential[conv]/ConvBNActivation[1]/ReLU6[2]/hardtanh_0"  [label="(1, 384, 2, 2)", style=solid];
"65 MobileNetV2/Sequential[features]/InvertedResidual[8]/Sequential[conv]/ConvBNActivation[1]/ReLU6[2]/hardtanh_0" -> "66 MobileNetV2/Sequential[features]/InvertedResidual[8]/Sequential[conv]/NNCFConv2d[2]/conv2d_0"  [label="(1, 384, 2, 2)", style=solid];
"66 MobileNetV2/Sequential[features]/InvertedResidual[8]/Sequential[conv]/NNCFConv2d[2]/conv2d_0" -> "67 MobileNetV2/Sequential[features]/InvertedResidual[8]/Sequential[conv]/NNCFBatchNorm2d[3]/batch_norm_0"  [label="(1, 64, 2, 2)", style=solid];
"67 MobileNetV2/Sequential[features]/InvertedResidual[8]/Sequential[conv]/NNCFBatchNorm2d[3]/batch_norm_0" -> "68 MobileNetV2/Sequential[features]/InvertedResidual[8]/__add___0"  [label="(1, 64, 2, 2)", style=solid];
"68 MobileNetV2/Sequential[features]/InvertedResidual[8]/__add___0" -> "69 MobileNetV2/Sequential[features]/InvertedResidual[9]/Sequential[conv]/ConvBNActivation[0]/NNCFConv2d[0]/conv2d_0"  [label="(1, 64, 2, 2)", style=solid];
"68 MobileNetV2/Sequential[features]/InvertedResidual[8]/__add___0" -> "77 MobileNetV2/Sequential[features]/InvertedResidual[9]/__add___0"  [label="(1, 64, 2, 2)", style=solid];
"69 MobileNetV2/Sequential[features]/InvertedResidual[9]/Sequential[conv]/ConvBNActivation[0]/NNCFConv2d[0]/conv2d_0" -> "70 MobileNetV2/Sequential[features]/InvertedResidual[9]/Sequential[conv]/ConvBNActivation[0]/NNCFBatchNorm2d[1]/batch_norm_0"  [label="(1, 384, 2, 2)", style=solid];
"70 MobileNetV2/Sequential[features]/InvertedResidual[9]/Sequential[conv]/ConvBNActivation[0]/NNCFBatchNorm2d[1]/batch_norm_0" -> "71 MobileNetV2/Sequential[features]/InvertedResidual[9]/Sequential[conv]/ConvBNActivation[0]/ReLU6[2]/hardtanh_0"  [label="(1, 384, 2, 2)", style=solid];
"71 MobileNetV2/Sequential[features]/InvertedResidual[9]/Sequential[conv]/ConvBNActivation[0]/ReLU6[2]/hardtanh_0" -> "72 MobileNetV2/Sequential[features]/InvertedResidual[9]/Sequential[conv]/ConvBNActivation[1]/NNCFConv2d[0]/conv2d_0"  [label="(1, 384, 2, 2)", style=solid];
"72 MobileNetV2/Sequential[features]/InvertedResidual[9]/Sequential[conv]/ConvBNActivation[1]/NNCFConv2d[0]/conv2d_0" -> "73 MobileNetV2/Sequential[features]/InvertedResidual[9]/Sequential[conv]/ConvBNActivation[1]/NNCFBatchNorm2d[1]/batch_norm_0"  [label="(1, 384, 2, 2)", style=solid];
"73 MobileNetV2/Sequential[features]/InvertedResidual[9]/Sequential[conv]/ConvBNActivation[1]/NNCFBatchNorm2d[1]/batch_norm_0" -> "74 MobileNetV2/Sequential[features]/InvertedResidual[9]/Sequential[conv]/ConvBNActivation[1]/ReLU6[2]/hardtanh_0"  [label="(1, 384, 2, 2)", style=solid];
"74 MobileNetV2/Sequential[features]/InvertedResidual[9]/Sequential[conv]/ConvBNActivation[1]/ReLU6[2]/hardtanh_0" -> "75 MobileNetV2/Sequential[features]/InvertedResidual[9]/Sequential[conv]/NNCFConv2d[2]/conv2d_0"  [label="(1, 384, 2, 2)", style=solid];
"75 MobileNetV2/Sequential[features]/InvertedResidual[9]/Sequential[conv]/NNCFConv2d[2]/conv2d_0" -> "76 MobileNetV2/Sequential[features]/InvertedResidual[9]/Sequential[conv]/NNCFBatchNorm2d[3]/batch_norm_0"  [label="(1, 64, 2, 2)", style=solid];
"76 MobileNetV2/Sequential[features]/InvertedResidual[9]/Sequential[conv]/NNCFBatchNorm2d[3]/batch_norm_0" -> "77 MobileNetV2/Sequential[features]/InvertedResidual[9]/__add___0"  [label="(1, 64, 2, 2)", style=solid];
"77 MobileNetV2/Sequential[features]/InvertedResidual[9]/__add___0" -> "78 MobileNetV2/Sequential[features]/InvertedResidual[10]/Sequential[conv]/ConvBNActivation[0]/NNCFConv2d[0]/conv2d_0"  [label="(1, 64, 2, 2)", style=solid];
"77 MobileNetV2/Sequential[features]/InvertedResidual[9]/__add___0" -> "86 MobileNetV2/Sequential[features]/InvertedResidual[10]/__add___0"  [label="(1, 64, 2, 2)", style=solid];
"78 MobileNetV2/Sequential[features]/InvertedResidual[10]/Sequential[conv]/ConvBNActivation[0]/NNCFConv2d[0]/conv2d_0" -> "79 MobileNetV2/Sequential[features]/InvertedResidual[10]/Sequential[conv]/ConvBNActivation[0]/NNCFBatchNorm2d[1]/batch_norm_0"  [label="(1, 384, 2, 2)", style=solid];
"79 MobileNetV2/Sequential[features]/InvertedResidual[10]/Sequential[conv]/ConvBNActivation[0]/NNCFBatchNorm2d[1]/batch_norm_0" -> "80 MobileNetV2/Sequential[features]/InvertedResidual[10]/Sequential[conv]/ConvBNActivation[0]/ReLU6[2]/hardtanh_0"  [label="(1, 384, 2, 2)", style=solid];
"80 MobileNetV2/Sequential[features]/InvertedResidual[10]/Sequential[conv]/ConvBNActivation[0]/ReLU6[2]/hardtanh_0" -> "81 MobileNetV2/Sequential[features]/InvertedResidual[10]/Sequential[conv]/ConvBNActivation[1]/NNCFConv2d[0]/conv2d_0"  [label="(1, 384, 2, 2)", style=solid];
"81 MobileNetV2/Sequential[features]/InvertedResidual[10]/Sequential[conv]/ConvBNActivation[1]/NNCFConv2d[0]/conv2d_0" -> "82 MobileNetV2/Sequential[features]/InvertedResidual[10]/Sequential[conv]/ConvBNActivation[1]/NNCFBatchNorm2d[1]/batch_norm_0"  [label="(1, 384, 2, 2)", style=solid];
"82 MobileNetV2/Sequential[features]/InvertedResidual[10]/Sequential[conv]/ConvBNActivation[1]/NNCFBatchNorm2d[1]/batch_norm_0" -> "83 MobileNetV2/Sequential[features]/InvertedResidual[10]/Sequential[conv]/ConvBNActivation[1]/ReLU6[2]/hardtanh_0"  [label="(1, 384, 2, 2)", style=solid];
"83 MobileNetV2/Sequential[features]/InvertedResidual[10]/Sequential[conv]/ConvBNActivation[1]/ReLU6[2]/hardtanh_0" -> "84 MobileNetV2/Sequential[features]/InvertedResidual[10]/Sequential[conv]/NNCFConv2d[2]/conv2d_0"  [label="(1, 384, 2, 2)", style=solid];
"84 MobileNetV2/Sequential[features]/InvertedResidual[10]/Sequential[conv]/NNCFConv2d[2]/conv2d_0" -> "85 MobileNetV2/Sequential[features]/InvertedResidual[10]/Sequential[conv]/NNCFBatchNorm2d[3]/batch_norm_0"  [label="(1, 64, 2, 2)", style=solid];
"85 MobileNetV2/Sequential[features]/InvertedResidual[10]/Sequential[conv]/NNCFBatchNorm2d[3]/batch_norm_0" -> "86 MobileNetV2/Sequential[features]/InvertedResidual[10]/__add___0"  [label="(1, 64, 2, 2)", style=solid];
"86 MobileNetV2/Sequential[features]/InvertedResidual[10]/__add___0" -> "87 MobileNetV2/Sequential[features]/InvertedResidual[11]/Sequential[conv]/ConvBNActivation[0]/NNCFConv2d[0]/conv2d_0"  [label="(1, 64, 2, 2)", style=solid];
"87 MobileNetV2/Sequential[features]/InvertedResidual[11]/Sequential[conv]/ConvBNActivation[0]/NNCFConv2d[0]/conv2d_0" -> "88 MobileNetV2/Sequential[features]/InvertedResidual[11]/Sequential[conv]/ConvBNActivation[0]/NNCFBatchNorm2d[1]/batch_norm_0"  [label="(1, 384, 2, 2)", style=solid];
"88 MobileNetV2/Sequential[features]/InvertedResidual[11]/Sequential[conv]/ConvBNActivation[0]/NNCFBatchNorm2d[1]/batch_norm_0" -> "89 MobileNetV2/Sequential[features]/InvertedResidual[11]/Sequential[conv]/ConvBNActivation[0]/ReLU6[2]/hardtanh_0"  [label="(1, 384, 2, 2)", style=solid];
"89 MobileNetV2/Sequential[features]/InvertedResidual[11]/Sequential[conv]/ConvBNActivation[0]/ReLU6[2]/hardtanh_0" -> "90 MobileNetV2/Sequential[features]/InvertedResidual[11]/Sequential[conv]/ConvBNActivation[1]/NNCFConv2d[0]/conv2d_0"  [label="(1, 384, 2, 2)", style=solid];
"90 MobileNetV2/Sequential[features]/InvertedResidual[11]/Sequential[conv]/ConvBNActivation[1]/NNCFConv2d[0]/conv2d_0" -> "91 MobileNetV2/Sequential[features]/InvertedResidual[11]/Sequential[conv]/ConvBNActivation[1]/NNCFBatchNorm2d[1]/batch_norm_0"  [label="(1, 384, 2, 2)", style=solid];
"91 MobileNetV2/Sequential[features]/InvertedResidual[11]/Sequential[conv]/ConvBNActivation[1]/NNCFBatchNorm2d[1]/batch_norm_0" -> "92 MobileNetV2/Sequential[features]/InvertedResidual[11]/Sequential[conv]/ConvBNActivation[1]/ReLU6[2]/hardtanh_0"  [label="(1, 384, 2, 2)", style=solid];
"92 MobileNetV2/Sequential[features]/InvertedResidual[11]/Sequential[conv]/ConvBNActivation[1]/ReLU6[2]/hardtanh_0" -> "93 MobileNetV2/Sequential[features]/InvertedResidual[11]/Sequential[conv]/NNCFConv2d[2]/conv2d_0"  [label="(1, 384, 2, 2)", style=solid];
"93 MobileNetV2/Sequential[features]/InvertedResidual[11]/Sequential[conv]/NNCFConv2d[2]/conv2d_0" -> "94 MobileNetV2/Sequential[features]/InvertedResidual[11]/Sequential[conv]/NNCFBatchNorm2d[3]/batch_norm_0"  [label="(1, 96, 2, 2)", style=solid];
"94 MobileNetV2/Sequential[features]/InvertedResidual[11]/Sequential[conv]/NNCFBatchNorm2d[3]/batch_norm_0" -> "95 MobileNetV2/Sequential[features]/InvertedResidual[12]/Sequential[conv]/ConvBNActivation[0]/NNCFConv2d[0]/conv2d_0"  [label="(1, 96, 2, 2)", style=solid];
"94 MobileNetV2/Sequential[features]/InvertedResidual[11]/Sequential[conv]/NNCFBatchNorm2d[3]/batch_norm_0" -> "103 MobileNetV2/Sequential[features]/InvertedResidual[12]/__add___0"  [label="(1, 96, 2, 2)", style=solid];
"95 MobileNetV2/Sequential[features]/InvertedResidual[12]/Sequential[conv]/ConvBNActivation[0]/NNCFConv2d[0]/conv2d_0" -> "96 MobileNetV2/Sequential[features]/InvertedResidual[12]/Sequential[conv]/ConvBNActivation[0]/NNCFBatchNorm2d[1]/batch_norm_0"  [label="(1, 576, 2, 2)", style=solid];
"96 MobileNetV2/Sequential[features]/InvertedResidual[12]/Sequential[conv]/ConvBNActivation[0]/NNCFBatchNorm2d[1]/batch_norm_0" -> "97 MobileNetV2/Sequential[features]/InvertedResidual[12]/Sequential[conv]/ConvBNActivation[0]/ReLU6[2]/hardtanh_0"  [label="(1, 576, 2, 2)", style=solid];
"97 MobileNetV2/Sequential[features]/InvertedResidual[12]/Sequential[conv]/ConvBNActivation[0]/ReLU6[2]/hardtanh_0" -> "98 MobileNetV2/Sequential[features]/InvertedResidual[12]/Sequential[conv]/ConvBNActivation[1]/NNCFConv2d[0]/conv2d_0"  [label="(1, 576, 2, 2)", style=solid];
"98 MobileNetV2/Sequential[features]/InvertedResidual[12]/Sequential[conv]/ConvBNActivation[1]/NNCFConv2d[0]/conv2d_0" -> "99 MobileNetV2/Sequential[features]/InvertedResidual[12]/Sequential[conv]/ConvBNActivation[1]/NNCFBatchNorm2d[1]/batch_norm_0"  [label="(1, 576, 2, 2)", style=solid];
"99 MobileNetV2/Sequential[features]/InvertedResidual[12]/Sequential[conv]/ConvBNActivation[1]/NNCFBatchNorm2d[1]/batch_norm_0" -> "100 MobileNetV2/Sequential[features]/InvertedResidual[12]/Sequential[conv]/ConvBNActivation[1]/ReLU6[2]/hardtanh_0"  [label="(1, 576, 2, 2)", style=solid];
"100 MobileNetV2/Sequential[features]/InvertedResidual[12]/Sequential[conv]/ConvBNActivation[1]/ReLU6[2]/hardtanh_0" -> "101 MobileNetV2/Sequential[features]/InvertedResidual[12]/Sequential[conv]/NNCFConv2d[2]/conv2d_0"  [label="(1, 576, 2, 2)", style=solid];
"101 MobileNetV2/Sequential[features]/InvertedResidual[12]/Sequential[conv]/NNCFConv2d[2]/conv2d_0" -> "102 MobileNetV2/Sequential[features]/InvertedResidual[12]/Sequential[conv]/NNCFBatchNorm2d[3]/batch_norm_0"  [label="(1, 96, 2, 2)", style=solid];
"102 MobileNetV2/Sequential[features]/InvertedResidual[12]/Sequential[conv]/NNCFBatchNorm2d[3]/batch_norm_0" -> "103 MobileNetV2/Sequential[features]/InvertedResidual[12]/__add___0"  [label="(1, 96, 2, 2)", style=solid];
"103 MobileNetV2/Sequential[features]/InvertedResidual[12]/__add___0" -> "104 MobileNetV2/Sequential[features]/InvertedResidual[14]/Sequential[conv]/ConvBNActivation[0]/NNCFConv2d[0]/conv2d_0"  [label="(1, 96, 2, 2)", style=solid];
"104 MobileNetV2/Sequential[features]/InvertedResidual[14]/Sequential[conv]/ConvBNActivation[0]/NNCFConv2d[0]/conv2d_0" -> "105 MobileNetV2/Sequential[features]/InvertedResidual[14]/Sequential[conv]/ConvBNActivation[0]/NNCFBatchNorm2d[1]/batch_norm_0"  [label="(1, 576, 2, 2)", style=solid];
"105 MobileNetV2/Sequential[features]/InvertedResidual[14]/Sequential[conv]/ConvBNActivation[0]/NNCFBatchNorm2d[1]/batch_norm_0" -> "106 MobileNetV2/Sequential[features]/InvertedResidual[14]/Sequential[conv]/ConvBNActivation[0]/ReLU6[2]/hardtanh_0"  [label="(1, 576, 2, 2)", style=solid];
"106 MobileNetV2/Sequential[features]/InvertedResidual[14]/Sequential[conv]/ConvBNActivation[0]/ReLU6[2]/hardtanh_0" -> "107 MobileNetV2/Sequential[features]/InvertedResidual[14]/Sequential[conv]/ConvBNActivation[1]/NNCFConv2d[0]/conv2d_0"  [label="(1, 576, 2, 2)", style=solid];
"107 MobileNetV2/Sequential[features]/InvertedResidual[14]/Sequential[conv]/ConvBNActivation[1]/NNCFConv2d[0]/conv2d_0" -> "108 MobileNetV2/Sequential[features]/InvertedResidual[14]/Sequential[conv]/ConvBNActivation[1]/NNCFBatchNorm2d[1]/batch_norm_0"  [label="(1, 576, 1, 1)", style=solid];
"108 MobileNetV2/Sequential[features]/InvertedResidual[14]/Sequential[conv]/ConvBNActivation[1]/NNCFBatchNorm2d[1]/batch_norm_0" -> "109 MobileNetV2/Sequential[features]/InvertedResidual[14]/Sequential[conv]/ConvBNActivation[1]/ReLU6[2]/hardtanh_0"  [label="(1, 576, 1, 1)", style=solid];
"109 MobileNetV2/Sequential[features]/InvertedResidual[14]/Sequential[conv]/ConvBNActivation[1]/ReLU6[2]/hardtanh_0" -> "110 MobileNetV2/Sequential[features]/InvertedResidual[14]/Sequential[conv]/NNCFConv2d[2]/conv2d_0"  [label="(1, 576, 1, 1)", style=solid];
"110 MobileNetV2/Sequential[features]/InvertedResidual[14]/Sequential[conv]/NNCFConv2d[2]/conv2d_0" -> "111 MobileNetV2/Sequential[features]/InvertedResidual[14]/Sequential[conv]/NNCFBatchNorm2d[3]/batch_norm_0"  [label="(1, 160, 1, 1)", style=solid];
"111 MobileNetV2/Sequential[features]/InvertedResidual[14]/Sequential[conv]/NNCFBatchNorm2d[3]/batch_norm_0" -> "112 MobileNetV2/Sequential[features]/InvertedResidual[15]/Sequential[conv]/ConvBNActivation[0]/NNCFConv2d[0]/conv2d_0"  [label="(1, 160, 1, 1)", style=solid];
"111 MobileNetV2/Sequential[features]/InvertedResidual[14]/Sequential[conv]/NNCFBatchNorm2d[3]/batch_norm_0" -> "120 MobileNetV2/Sequential[features]/InvertedResidual[15]/__add___0"  [label="(1, 160, 1, 1)", style=solid];
"112 MobileNetV2/Sequential[features]/InvertedResidual[15]/Sequential[conv]/ConvBNActivation[0]/NNCFConv2d[0]/conv2d_0" -> "113 MobileNetV2/Sequential[features]/InvertedResidual[15]/Sequential[conv]/ConvBNActivation[0]/NNCFBatchNorm2d[1]/batch_norm_0"  [label="(1, 960, 1, 1)", style=solid];
"113 MobileNetV2/Sequential[features]/InvertedResidual[15]/Sequential[conv]/ConvBNActivation[0]/NNCFBatchNorm2d[1]/batch_norm_0" -> "114 MobileNetV2/Sequential[features]/InvertedResidual[15]/Sequential[conv]/ConvBNActivation[0]/ReLU6[2]/hardtanh_0"  [label="(1, 960, 1, 1)", style=solid];
"114 MobileNetV2/Sequential[features]/InvertedResidual[15]/Sequential[conv]/ConvBNActivation[0]/ReLU6[2]/hardtanh_0" -> "115 MobileNetV2/Sequential[features]/InvertedResidual[15]/Sequential[conv]/ConvBNActivation[1]/NNCFConv2d[0]/conv2d_0"  [label="(1, 960, 1, 1)", style=solid];
"115 MobileNetV2/Sequential[features]/InvertedResidual[15]/Sequential[conv]/ConvBNActivation[1]/NNCFConv2d[0]/conv2d_0" -> "116 MobileNetV2/Sequential[features]/InvertedResidual[15]/Sequential[conv]/ConvBNActivation[1]/NNCFBatchNorm2d[1]/batch_norm_0"  [label="(1, 960, 1, 1)", style=solid];
"116 MobileNetV2/Sequential[features]/InvertedResidual[15]/Sequential[conv]/ConvBNActivation[1]/NNCFBatchNorm2d[1]/batch_norm_0" -> "117 MobileNetV2/Sequential[features]/InvertedResidual[15]/Sequential[conv]/ConvBNActivation[1]/ReLU6[2]/hardtanh_0"  [label="(1, 960, 1, 1)", style=solid];
"117 MobileNetV2/Sequential[features]/InvertedResidual[15]/Sequential[conv]/ConvBNActivation[1]/ReLU6[2]/hardtanh_0" -> "118 MobileNetV2/Sequential[features]/InvertedResidual[15]/Sequential[conv]/NNCFConv2d[2]/conv2d_0"  [label="(1, 960, 1, 1)", style=solid];
"118 MobileNetV2/Sequential[features]/InvertedResidual[15]/Sequential[conv]/NNCFConv2d[2]/conv2d_0" -> "119 MobileNetV2/Sequential[features]/InvertedResidual[15]/Sequential[conv]/NNCFBatchNorm2d[3]/batch_norm_0"  [label="(1, 160, 1, 1)", style=solid];
"119 MobileNetV2/Sequential[features]/InvertedResidual[15]/Sequential[conv]/NNCFBatchNorm2d[3]/batch_norm_0" -> "120 MobileNetV2/Sequential[features]/InvertedResidual[15]/__add___0"  [label="(1, 160, 1, 1)", style=solid];
"120 MobileNetV2/Sequential[features]/InvertedResidual[15]/__add___0" -> "121 MobileNetV2/Sequential[features]/InvertedResidual[16]/Sequential[conv]/ConvBNActivation[0]/NNCFConv2d[0]/conv2d_0"  [label="(1, 160, 1, 1)", style=solid];
"120 MobileNetV2/Sequential[features]/InvertedResidual[15]/__add___0" -> "129 MobileNetV2/Sequential[features]/InvertedResidual[16]/__add___0"  [label="(1, 160, 1, 1)", style=solid];
"121 MobileNetV2/Sequential[features]/InvertedResidual[16]/Sequential[conv]/ConvBNActivation[0]/NNCFConv2d[0]/conv2d_0" -> "122 MobileNetV2/Sequential[features]/InvertedResidual[16]/Sequential[conv]/ConvBNActivation[0]/NNCFBatchNorm2d[1]/batch_norm_0"  [label="(1, 960, 1, 1)", style=solid];
"122 MobileNetV2/Sequential[features]/InvertedResidual[16]/Sequential[conv]/ConvBNActivation[0]/NNCFBatchNorm2d[1]/batch_norm_0" -> "123 MobileNetV2/Sequential[features]/InvertedResidual[16]/Sequential[conv]/ConvBNActivation[0]/ReLU6[2]/hardtanh_0"  [label="(1, 960, 1, 1)", style=solid];
"123 MobileNetV2/Sequential[features]/InvertedResidual[16]/Sequential[conv]/ConvBNActivation[0]/ReLU6[2]/hardtanh_0" -> "124 MobileNetV2/Sequential[features]/InvertedResidual[16]/Sequential[conv]/ConvBNActivation[1]/NNCFConv2d[0]/conv2d_0"  [label="(1, 960, 1, 1)", style=solid];
"124 MobileNetV2/Sequential[features]/InvertedResidual[16]/Sequential[conv]/ConvBNActivation[1]/NNCFConv2d[0]/conv2d_0" -> "125 MobileNetV2/Sequential[features]/InvertedResidual[16]/Sequential[conv]/ConvBNActivation[1]/NNCFBatchNorm2d[1]/batch_norm_0"  [label="(1, 960, 1, 1)", style=solid];
"125 MobileNetV2/Sequential[features]/InvertedResidual[16]/Sequential[conv]/ConvBNActivation[1]/NNCFBatchNorm2d[1]/batch_norm_0" -> "126 MobileNetV2/Sequential[features]/InvertedResidual[16]/Sequential[conv]/ConvBNActivation[1]/ReLU6[2]/hardtanh_0"  [label="(1, 960, 1, 1)", style=solid];
"126 MobileNetV2/Sequential[features]/InvertedResidual[16]/Sequential[conv]/ConvBNActivation[1]/ReLU6[2]/hardtanh_0" -> "127 MobileNetV2/Sequential[features]/InvertedResidual[16]/Sequential[conv]/NNCFConv2d[2]/conv2d_0"  [label="(1, 960, 1, 1)", style=solid];
"127 MobileNetV2/Sequential[features]/InvertedResidual[16]/Sequential[conv]/NNCFConv2d[2]/conv2d_0" -> "128 MobileNetV2/Sequential[features]/InvertedResidual[16]/Sequential[conv]/NNCFBatchNorm2d[3]/batch_norm_0"  [label="(1, 160, 1, 1)", style=solid];
"128 MobileNetV2/Sequential[features]/InvertedResidual[16]/Sequential[conv]/NNCFBatchNorm2d[3]/batch_norm_0" -> "129 MobileNetV2/Sequential[features]/InvertedResidual[16]/__add___0"  [label="(1, 160, 1, 1)", style=solid];
"129 MobileNetV2/Sequential[features]/InvertedResidual[16]/__add___0" -> "130 MobileNetV2/Sequential[features]/InvertedResidual[17]/Sequential[conv]/ConvBNActivation[0]/NNCFConv2d[0]/conv2d_0"  [label="(1, 160, 1, 1)", style=solid];
"130 MobileNetV2/Sequential[features]/InvertedResidual[17]/Sequential[conv]/ConvBNActivation[0]/NNCFConv2d[0]/conv2d_0" -> "131 MobileNetV2/Sequential[features]/InvertedResidual[17]/Sequential[conv]/ConvBNActivation[0]/NNCFBatchNorm2d[1]/batch_norm_0"  [label="(1, 960, 1, 1)", style=solid];
"131 MobileNetV2/Sequential[features]/InvertedResidual[17]/Sequential[conv]/ConvBNActivation[0]/NNCFBatchNorm2d[1]/batch_norm_0" -> "132 MobileNetV2/Sequential[features]/InvertedResidual[17]/Sequential[conv]/ConvBNActivation[0]/ReLU6[2]/hardtanh_0"  [label="(1, 960, 1, 1)", style=solid];
"132 MobileNetV2/Sequential[features]/InvertedResidual[17]/Sequential[conv]/ConvBNActivation[0]/ReLU6[2]/hardtanh_0" -> "133 MobileNetV2/Sequential[features]/InvertedResidual[17]/Sequential[conv]/ConvBNActivation[1]/NNCFConv2d[0]/conv2d_0"  [label="(1, 960, 1, 1)", style=solid];
"133 MobileNetV2/Sequential[features]/InvertedResidual[17]/Sequential[conv]/ConvBNActivation[1]/NNCFConv2d[0]/conv2d_0" -> "134 MobileNetV2/Sequential[features]/InvertedResidual[17]/Sequential[conv]/ConvBNActivation[1]/NNCFBatchNorm2d[1]/batch_norm_0"  [label="(1, 960, 1, 1)", style=solid];
"134 MobileNetV2/Sequential[features]/InvertedResidual[17]/Sequential[conv]/ConvBNActivation[1]/NNCFBatchNorm2d[1]/batch_norm_0" -> "135 MobileNetV2/Sequential[features]/InvertedResidual[17]/Sequential[conv]/ConvBNActivation[1]/ReLU6[2]/hardtanh_0"  [label="(1, 960, 1, 1)", style=solid];
"135 MobileNetV2/Sequential[features]/InvertedResidual[17]/Sequential[conv]/ConvBNActivation[1]/ReLU6[2]/hardtanh_0" -> "136 MobileNetV2/Sequential[features]/InvertedResidual[17]/Sequential[conv]/NNCFConv2d[2]/conv2d_0"  [label="(1, 960, 1, 1)", style=solid];
"136 MobileNetV2/Sequential[features]/InvertedResidual[17]/Sequential[conv]/NNCFConv2d[2]/conv2d_0" -> "137 MobileNetV2/Sequential[features]/InvertedResidual[17]/Sequential[conv]/NNCFBatchNorm2d[3]/batch_norm_0"  [label="(1, 320, 1, 1)", style=solid];
"137 MobileNetV2/Sequential[features]/InvertedResidual[17]/Sequential[conv]/NNCFBatchNorm2d[3]/batch_norm_0" -> "138 MobileNetV2/Sequential[features]/ConvBNActivation[18]/NNCFConv2d[0]/conv2d_0"  [label="(1, 320, 1, 1)", style=solid];
"138 MobileNetV2/Sequential[features]/ConvBNActivation[18]/NNCFConv2d[0]/conv2d_0" -> "139 MobileNetV2/Sequential[features]/ConvBNActivation[18]/NNCFBatchNorm2d[1]/batch_norm_0"  [label="(1, 1280, 1, 1)", style=solid];
"139 MobileNetV2/Sequential[features]/ConvBNActivation[18]/NNCFBatchNorm2d[1]/batch_norm_0" -> "140 MobileNetV2/Sequential[features]/ConvBNActivation[18]/ReLU6[2]/hardtanh_0"  [label="(1, 1280, 1, 1)", style=solid];
"140 MobileNetV2/Sequential[features]/ConvBNActivation[18]/ReLU6[2]/hardtanh_0" -> "141 MobileNetV2/adaptive_avg_pool2d_0"  [label="(1, 1280, 1, 1)", style=solid];
"141 MobileNetV2/adaptive_avg_pool2d_0" -> "142 MobileNetV2/reshape_0"  [label="(1, 1280, 1, 1)", style=solid];
"142 MobileNetV2/reshape_0" -> "143 MobileNetV2/Sequential[classifier]/Dropout[0]/dropout_0"  [label="(1, 1280)", style=solid];
"143 MobileNetV2/Sequential[classifier]/Dropout[0]/dropout_0" -> "144 MobileNetV2/Sequential[classifier]/NNCFLinear[1]/linear_0"  [label="(1, 1280)", style=solid];
"144 MobileNetV2/Sequential[classifier]/NNCFLinear[1]/linear_0" -> "145 /nncf_model_output_0"  [label="(1, 1000)", style=solid];
}
