

================================================================
== Vitis HLS Report for 'conv1_Pipeline_EXPORT_ROW_L'
================================================================
* Date:           Wed Nov  1 16:45:20 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    30608|    30608|  0.306 ms|  0.306 ms|  30608|  30608|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- EXPORT_ROW_L  |    30606|    30606|         8|          1|          1|  30600|       yes|
        +----------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    411|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    1|       0|     49|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    126|    -|
|Register         |        -|    -|     355|     64|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    1|     355|    650|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+---------------------+---------+----+---+----+-----+
    |         Instance         |        Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------+---------------------+---------+----+---+----+-----+
    |mul_6ns_19ns_24_1_1_U159  |mul_6ns_19ns_24_1_1  |        0|   1|  0|   6|    0|
    |mux_8_3_32_1_1_U160       |mux_8_3_32_1_1       |        0|   0|  0|  43|    0|
    +--------------------------+---------------------+---------+----+---+----+-----+
    |Total                     |                     |        0|   1|  0|  49|    0|
    +--------------------------+---------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name            | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------+----------+----+---+----+------------+------------+
    |add_ln158_1_fu_417_p2                |         +|   0|  0|  13|           6|           6|
    |add_ln158_2_fu_436_p2                |         +|   0|  0|  64|          64|          64|
    |add_ln158_3_fu_441_p2                |         +|   0|  0|  64|          64|          64|
    |add_ln158_4_fu_367_p2                |         +|   0|  0|  22|          15|           1|
    |add_ln158_fu_379_p2                  |         +|   0|  0|  12|           4|           1|
    |add_ln159_1_fu_648_p2                |         +|   0|  0|  19|          12|           1|
    |add_ln159_fu_494_p2                  |         +|   0|  0|  12|           4|           1|
    |empty_103_fu_612_p2                  |         +|   0|  0|  17|          12|          12|
    |empty_98_fu_630_p2                   |         +|   0|  0|  15|           8|           1|
    |empty_102_fu_576_p2                  |         -|   0|  0|  17|          12|          12|
    |and_ln158_1_fu_470_p2                |       and|   0|  0|   2|           1|           1|
    |and_ln158_fu_488_p2                  |       and|   0|  0|   2|           1|           1|
    |and_ln159_fu_588_p2                  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001            |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_io                   |       and|   0|  0|   2|           1|           1|
    |ap_block_state9_pp0_stage0_iter8     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op119_writereq_state3   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op137_writeresp_state9  |       and|   0|  0|   2|           1|           1|
    |empty_99_fu_636_p2                   |      icmp|   0|  0|  15|           8|           2|
    |exitcond142251005_fu_482_p2          |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln158_fu_361_p2                 |      icmp|   0|  0|  22|          15|          13|
    |icmp_ln159_1_fu_642_p2               |      icmp|   0|  0|  12|           4|           3|
    |icmp_ln159_fu_385_p2                 |      icmp|   0|  0|  19|          12|          10|
    |ap_block_pp0_stage0_11001            |        or|   0|  0|   2|           1|           1|
    |or_ln158_fu_399_p2                   |        or|   0|  0|   2|           1|           1|
    |or_ln159_1_fu_506_p2                 |        or|   0|  0|   2|           1|           1|
    |or_ln159_2_fu_594_p2                 |        or|   0|  0|   2|           1|           1|
    |or_ln159_fu_500_p2                   |        or|   0|  0|   2|           1|           1|
    |select_ln158_1_fu_405_p3             |    select|   0|  0|   4|           1|           4|
    |select_ln158_2_fu_456_p3             |    select|   0|  0|   3|           1|           1|
    |select_ln158_fu_391_p3               |    select|   0|  0|   4|           1|           1|
    |select_ln159_1_fu_524_p3             |    select|   0|  0|   3|           1|           3|
    |select_ln159_2_fu_540_p3             |    select|   0|  0|   2|           1|           1|
    |select_ln159_3_fu_600_p3             |    select|   0|  0|   4|           1|           4|
    |select_ln159_4_fu_654_p3             |    select|   0|  0|  11|           1|           1|
    |select_ln159_fu_512_p3               |    select|   0|  0|   8|           1|           1|
    |ap_enable_pp0                        |       xor|   0|  0|   2|           1|           2|
    |xor_ln158_1_fu_464_p2                |       xor|   0|  0|   2|           1|           2|
    |xor_ln158_fu_476_p2                  |       xor|   0|  0|   2|           1|           2|
    |xor_ln159_fu_582_p2                  |       xor|   0|  0|   2|           1|           2|
    +-------------------------------------+----------+----+---+----+------------+------------+
    |Total                                |          |   0|  0| 411|         273|         230|
    +-------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                 |   9|          2|    1|          2|
    |ap_phi_mux_first_iter_01_phi_fu_303_p4  |   9|          2|    1|          2|
    |ap_phi_mux_first_iter_0_phi_fu_292_p4   |   9|          2|    1|          2|
    |bh_1_fu_130                             |   9|          2|    4|          8|
    |bout_fu_138                             |   9|          2|    4|          8|
    |first_iter_0_reg_288                    |   9|          2|    1|          2|
    |i2_blk_n_AW                             |   9|          2|    1|          2|
    |i2_blk_n_B                              |   9|          2|    1|          2|
    |i2_blk_n_W                              |   9|          2|    1|          2|
    |indvar_flatten120_fu_142                |   9|          2|   15|         30|
    |indvar_flatten89_fu_134                 |   9|          2|   12|         24|
    |loop_index_i42_fu_126                   |   9|          2|    8|         16|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 126|         28|   52|        104|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg  |   1|   0|    1|          0|
    |bh_1_fu_130                       |   4|   0|    4|          0|
    |bout_fu_138                       |   4|   0|    4|          0|
    |empty_99_reg_841                  |   1|   0|    1|          0|
    |first_iter_01_reg_299             |   1|   0|    1|          0|
    |first_iter_0_reg_288              |   1|   0|    1|          0|
    |icmp_ln158_reg_778                |   1|   0|    1|          0|
    |icmp_ln159_1_reg_845              |   1|   0|    1|          0|
    |indvar_flatten120_fu_142          |  15|   0|   15|          0|
    |indvar_flatten89_fu_134           |  12|   0|   12|          0|
    |loop_index_i42_fu_126             |   8|   0|    8|          0|
    |or_ln159_2_reg_796                |   1|   0|    1|          0|
    |or_ln159_reg_787                  |   1|   0|    1|          0|
    |select_ln159_1_reg_791            |   3|   0|    3|          0|
    |sext_ln158_cast_reg_773           |  64|   0|   64|          0|
    |sext_ln159_mid2_v_reg_782         |  62|   0|   62|          0|
    |tmp_4_reg_849                     |  32|   0|   32|          0|
    |empty_99_reg_841                  |  64|  32|    1|          0|
    |icmp_ln159_1_reg_845              |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 355|  64|  229|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------------------------------------+-----+-----+------------+----------------------------------------------------------+--------------+
|                             RTL Ports                             | Dir | Bits|  Protocol  |                       Source Object                      |    C Type    |
+-------------------------------------------------------------------+-----+-----+------------+----------------------------------------------------------+--------------+
|ap_clk                                                             |   in|    1|  ap_ctrl_hs|                               conv1_Pipeline_EXPORT_ROW_L|  return value|
|ap_rst                                                             |   in|    1|  ap_ctrl_hs|                               conv1_Pipeline_EXPORT_ROW_L|  return value|
|ap_start                                                           |   in|    1|  ap_ctrl_hs|                               conv1_Pipeline_EXPORT_ROW_L|  return value|
|ap_done                                                            |  out|    1|  ap_ctrl_hs|                               conv1_Pipeline_EXPORT_ROW_L|  return value|
|ap_idle                                                            |  out|    1|  ap_ctrl_hs|                               conv1_Pipeline_EXPORT_ROW_L|  return value|
|ap_ready                                                           |  out|    1|  ap_ctrl_hs|                               conv1_Pipeline_EXPORT_ROW_L|  return value|
|m_axi_i2_AWVALID                                                   |  out|    1|       m_axi|                                                        i2|       pointer|
|m_axi_i2_AWREADY                                                   |   in|    1|       m_axi|                                                        i2|       pointer|
|m_axi_i2_AWADDR                                                    |  out|   64|       m_axi|                                                        i2|       pointer|
|m_axi_i2_AWID                                                      |  out|    1|       m_axi|                                                        i2|       pointer|
|m_axi_i2_AWLEN                                                     |  out|   32|       m_axi|                                                        i2|       pointer|
|m_axi_i2_AWSIZE                                                    |  out|    3|       m_axi|                                                        i2|       pointer|
|m_axi_i2_AWBURST                                                   |  out|    2|       m_axi|                                                        i2|       pointer|
|m_axi_i2_AWLOCK                                                    |  out|    2|       m_axi|                                                        i2|       pointer|
|m_axi_i2_AWCACHE                                                   |  out|    4|       m_axi|                                                        i2|       pointer|
|m_axi_i2_AWPROT                                                    |  out|    3|       m_axi|                                                        i2|       pointer|
|m_axi_i2_AWQOS                                                     |  out|    4|       m_axi|                                                        i2|       pointer|
|m_axi_i2_AWREGION                                                  |  out|    4|       m_axi|                                                        i2|       pointer|
|m_axi_i2_AWUSER                                                    |  out|    1|       m_axi|                                                        i2|       pointer|
|m_axi_i2_WVALID                                                    |  out|    1|       m_axi|                                                        i2|       pointer|
|m_axi_i2_WREADY                                                    |   in|    1|       m_axi|                                                        i2|       pointer|
|m_axi_i2_WDATA                                                     |  out|   32|       m_axi|                                                        i2|       pointer|
|m_axi_i2_WSTRB                                                     |  out|    4|       m_axi|                                                        i2|       pointer|
|m_axi_i2_WLAST                                                     |  out|    1|       m_axi|                                                        i2|       pointer|
|m_axi_i2_WID                                                       |  out|    1|       m_axi|                                                        i2|       pointer|
|m_axi_i2_WUSER                                                     |  out|    1|       m_axi|                                                        i2|       pointer|
|m_axi_i2_ARVALID                                                   |  out|    1|       m_axi|                                                        i2|       pointer|
|m_axi_i2_ARREADY                                                   |   in|    1|       m_axi|                                                        i2|       pointer|
|m_axi_i2_ARADDR                                                    |  out|   64|       m_axi|                                                        i2|       pointer|
|m_axi_i2_ARID                                                      |  out|    1|       m_axi|                                                        i2|       pointer|
|m_axi_i2_ARLEN                                                     |  out|   32|       m_axi|                                                        i2|       pointer|
|m_axi_i2_ARSIZE                                                    |  out|    3|       m_axi|                                                        i2|       pointer|
|m_axi_i2_ARBURST                                                   |  out|    2|       m_axi|                                                        i2|       pointer|
|m_axi_i2_ARLOCK                                                    |  out|    2|       m_axi|                                                        i2|       pointer|
|m_axi_i2_ARCACHE                                                   |  out|    4|       m_axi|                                                        i2|       pointer|
|m_axi_i2_ARPROT                                                    |  out|    3|       m_axi|                                                        i2|       pointer|
|m_axi_i2_ARQOS                                                     |  out|    4|       m_axi|                                                        i2|       pointer|
|m_axi_i2_ARREGION                                                  |  out|    4|       m_axi|                                                        i2|       pointer|
|m_axi_i2_ARUSER                                                    |  out|    1|       m_axi|                                                        i2|       pointer|
|m_axi_i2_RVALID                                                    |   in|    1|       m_axi|                                                        i2|       pointer|
|m_axi_i2_RREADY                                                    |  out|    1|       m_axi|                                                        i2|       pointer|
|m_axi_i2_RDATA                                                     |   in|   32|       m_axi|                                                        i2|       pointer|
|m_axi_i2_RLAST                                                     |   in|    1|       m_axi|                                                        i2|       pointer|
|m_axi_i2_RID                                                       |   in|    1|       m_axi|                                                        i2|       pointer|
|m_axi_i2_RFIFONUM                                                  |   in|   13|       m_axi|                                                        i2|       pointer|
|m_axi_i2_RUSER                                                     |   in|    1|       m_axi|                                                        i2|       pointer|
|m_axi_i2_RRESP                                                     |   in|    2|       m_axi|                                                        i2|       pointer|
|m_axi_i2_BVALID                                                    |   in|    1|       m_axi|                                                        i2|       pointer|
|m_axi_i2_BREADY                                                    |  out|    1|       m_axi|                                                        i2|       pointer|
|m_axi_i2_BRESP                                                     |   in|    2|       m_axi|                                                        i2|       pointer|
|m_axi_i2_BID                                                       |   in|    1|       m_axi|                                                        i2|       pointer|
|m_axi_i2_BUSER                                                     |   in|    1|       m_axi|                                                        i2|       pointer|
|trunc_ln141_mid2                                                   |   in|    6|     ap_none|                                          trunc_ln141_mid2|        scalar|
|output_ftmap                                                       |   in|   64|     ap_none|                                              output_ftmap|        scalar|
|sext_ln158                                                         |   in|   19|     ap_none|                                                sext_ln158|        scalar|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7_address0  |  out|   12|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7_ce0       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7_q0        |   in|   32|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6_address0  |  out|   12|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6_ce0       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6_q0        |   in|   32|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5_address0  |  out|   12|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5_ce0       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5_q0        |   in|   32|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4_address0  |  out|   12|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4_ce0       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4_q0        |   in|   32|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_address0  |  out|   12|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_ce0       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3_q0        |   in|   32|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_address0  |  out|   12|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_ce0       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2_q0        |   in|   32|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address0  |  out|   12|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce0       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_q0        |   in|   32|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address0    |  out|   12|   ap_memory|    conv1_float_255_255_float_1_9_9_float_float_255_255_ou|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce0         |  out|    1|   ap_memory|    conv1_float_255_255_float_1_9_9_float_float_255_255_ou|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_q0          |   in|   32|   ap_memory|    conv1_float_255_255_float_1_9_9_float_float_255_255_ou|         array|
+-------------------------------------------------------------------+-----+-----+------------+----------------------------------------------------------+--------------+

