Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri Mar  2 15:54:27 2018
| Host         : DESKTOP-RTPENS1 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     9 |
| Unused register locations in slices containing registers |    41 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               5 |            5 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              55 |           20 |
| Yes          | No                    | No                     |              58 |           19 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               9 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------+---------------------------+---------------------------+------------------+----------------+
|      Clock Signal      |       Enable Signal       |      Set/Reset Signal     | Slice Load Count | Bel Load Count |
+------------------------+---------------------------+---------------------------+------------------+----------------+
|  pll/clk/inst/clk_out1 |                           | vga_con/vsync_i_1_n_0     |                1 |              1 |
|  pll/clk/inst/clk_out1 |                           | vga_con/hsync_i_1_n_0     |                1 |              1 |
|  pll/clk/inst/clk_out1 |                           |                           |                5 |              5 |
|  pll/clk/inst/clk_out1 |                           | vga_con/hcount[9]_i_1_n_0 |                2 |              9 |
|  pll/clk/inst/clk_out1 | vga_con/vcount[9]_i_2_n_0 | vga_con/vcount[9]_i_1_n_0 |                2 |              9 |
|  pll/clk/inst/clk_out1 |                           | vga_con/green_reg[3]      |                7 |             12 |
|  pll/clk/inst/clk_out1 | vga_con/y_0               |                           |                6 |             19 |
|  pll/clk/inst/clk_out1 |                           | vga_con/y_0               |                9 |             32 |
|  pll/clk/inst/clk_out1 | vga_con/x_cor[9]_i_1_n_0  |                           |               13 |             39 |
+------------------------+---------------------------+---------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     2 |
| 5      |                     1 |
| 9      |                     2 |
| 12     |                     1 |
| 16+    |                     3 |
+--------+-----------------------+


