INFO-FLOW: Workspace C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1 opened at Thu Oct 30 21:57:15 +1100 2025
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xck26-sfvc784-2LV-c 
Execute       create_platform xck26-sfvc784-2LV-c -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
Command       create_platform done; 2.815 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.978 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 3.065 sec.
Execute   set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
Execute     create_platform xck26-sfvc784-2LV-c -board  
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.219 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
Execute   source ./srcnn_hls/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./srcnn_hls/solution1/directives.tcl
Execute     set_directive_top -name srcnn srcnn 
INFO: [HLS 200-1510] Running: set_directive_top -name srcnn srcnn 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 1.045 GB.
Execute       set_directive_top srcnn -name=srcnn 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'src/conv1.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling src/conv1.cpp as C++
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang src/conv1.cpp -foptimization-record-file=C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv1.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv1.cpp.clang.out.log 2> C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv1.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/clang.out.log 2> C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/.systemc_flag -fix-errors C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/all.directive.json -fix-errors C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp.clang-tidy.loop-label.err.log
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv1.bc {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp.clang.out.log 2> C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'src/conv1_tile.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling src/conv1_tile.cpp as C++
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang src/conv1_tile.cpp -foptimization-record-file=C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv1_tile.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv1_tile.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv1_tile.cpp.clang.out.log 2> C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv1_tile.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv1_tile.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/clang.out.log 2> C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv1_tile.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/.systemc_flag -fix-errors C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv1_tile.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv1_tile.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/all.directive.json -fix-errors C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv1_tile.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv1_tile.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv1_tile.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv1_tile.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv1_tile.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv1_tile.pp.0.cpp.clang-tidy.loop-label.err.log
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv1_tile.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv1_tile.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv1_tile.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv1_tile.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv1_tile.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv1_tile.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv1_tile.bc {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv1_tile.pp.0.cpp.clang.out.log 2> C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv1_tile.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'src/conv2.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling src/conv2.cpp as C++
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang src/conv2.cpp -foptimization-record-file=C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv2.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv2.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv2.cpp.clang.out.log 2> C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv2.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv2.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/clang.out.log 2> C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv2.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/.systemc_flag -fix-errors C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv2.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv2.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/all.directive.json -fix-errors C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv2.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv2.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv2.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv2.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv2.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv2.pp.0.cpp.clang-tidy.loop-label.err.log
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv2.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv2.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv2.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv2.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv2.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv2.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv2.bc {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv2.pp.0.cpp.clang.out.log 2> C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv2.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'src/conv3.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling src/conv3.cpp as C++
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang src/conv3.cpp -foptimization-record-file=C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv3.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv3.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv3.cpp.clang.out.log 2> C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv3.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv3.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/clang.out.log 2> C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv3.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/.systemc_flag -fix-errors C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv3.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv3.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/all.directive.json -fix-errors C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv3.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv3.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv3.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv3.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv3.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv3.pp.0.cpp.clang-tidy.loop-label.err.log
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv3.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv3.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv3.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv3.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv3.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv3.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv3.bc {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv3.pp.0.cpp.clang.out.log 2> C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv3.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'src/srcnn.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling src/srcnn.cpp as C++
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang src/srcnn.cpp -foptimization-record-file=C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/srcnn.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/srcnn.cpp.clang.out.log 2> C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/srcnn.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/clang.out.log 2> C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/.systemc_flag -fix-errors C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/all.directive.json -fix-errors C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp.clang-tidy.loop-label.err.log
Execute         source C:/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 0.162 sec.
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp.xilinx-dataflow-lawyer.err.log
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/srcnn.cpp:120:44)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/srcnn.cpp:120:65)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/srcnn.cpp:121:33)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/srcnn.cpp:121:54)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/srcnn.cpp:122:33)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/srcnn.cpp:122:54)
Execute       send_msg_by_id WARNING @200-471@%s%s 6 src/srcnn.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 6 issue(s) in file src/srcnn.cpp
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/srcnn.bc {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp.clang.out.log 2> C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.93 seconds; current allocated memory: 1.047 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.0.bc -args  "C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv1.g.bc" "C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv1_tile.g.bc" "C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv2.g.bc" "C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv3.g.bc" "C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/srcnn.g.bc"  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv1.g.bc C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv1_tile.g.bc C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv2.g.bc C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv3.g.bc C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/srcnn.g.bc -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.0.bc > C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.1.lower.bc -args C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.1.lower.bc > C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.2.m1.bc -args C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2023.1/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2023.1/win64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2023.1/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2023.1/win64/lib/libhlsmc++_39.bc -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.2.m1.bc > C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 1.741 sec.
Execute       run_link_or_opt -opt -out C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=srcnn -reflow-float-conversion 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=srcnn -reflow-float-conversion -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc > C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.817 sec.
Execute       run_link_or_opt -out C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.4.m2.bc -args C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2023.1/win64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2023.1/win64/lib/libfloatconversion_39.bc -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.4.m2.bc > C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=srcnn 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=srcnn -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.5.gdce.bc > C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=srcnn -mllvm -hls-db-dir -mllvm C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1024 -mllvm -reflow-fanout-threshold=16 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=1024 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -x ir C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.out.log 2> C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log
INFO: [HLS 214-291] Loop 'kernel_height_loop_conv3' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:424:17)
INFO: [HLS 214-291] Loop 'kernel_width_loop_conv3' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:427:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_349_5' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:349:20)
INFO: [HLS 214-291] Loop 'kernel_height_loop_conv1' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:253:17)
INFO: [HLS 214-291] Loop 'kernel_width_loop_conv1' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:256:21)
INFO: [HLS 214-186] Unrolling loop 'kernel_height_loop_conv3' (src/srcnn.cpp:424:17) in function 'conv3' completely with a factor of 5 (src/srcnn.cpp:387:0)
INFO: [HLS 214-186] Unrolling loop 'kernel_width_loop_conv3' (src/srcnn.cpp:427:21) in function 'conv3' completely with a factor of 5 (src/srcnn.cpp:387:0)
INFO: [HLS 214-188] Unrolling loop 'in_feature_loop_conv2' (src/srcnn.cpp:342:9) in function 'conv2' partially with a factor of 4 (src/srcnn.cpp:311:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_349_5' (src/srcnn.cpp:349:20) in function 'conv2' completely with a factor of 17 (src/srcnn.cpp:311:0)
INFO: [HLS 214-186] Unrolling loop 'kernel_height_loop_conv1' (src/srcnn.cpp:253:17) in function 'conv1_tile' completely with a factor of 9 (src/srcnn.cpp:202:0)
INFO: [HLS 214-186] Unrolling loop 'kernel_width_loop_conv1' (src/srcnn.cpp:256:21) in function 'conv1_tile' completely with a factor of 9 (src/srcnn.cpp:202:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weights_local': Cyclic partitioning with factor 8 on dimension 2. Cyclic partitioning with factor 2 on dimension 3. Cyclic partitioning with factor 2 on dimension 4. (src/srcnn.cpp:65:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weights_local': Cyclic partitioning with factor 2 on dimension 1. Cyclic partitioning with factor 2 on dimension 2. (src/srcnn.cpp:63:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weights_local': Cyclic partitioning with factor 2 on dimension 1. Complete partitioning on dimension 3. Complete partitioning on dimension 4. (src/srcnn.cpp:61:0)
INFO: [HLS 214-248] Applying array_partition to 'input_tile': Complete partitioning on dimension 2. Complete partitioning on dimension 3. (src/srcnn.cpp:208:13)
INFO: [HLS 214-248] Applying array_partition to 'layer1_output_tile': Cyclic partitioning with factor 2 on dimension 1. (src/srcnn.cpp:209:13)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'input_tile' due to pipeline pragma (src/srcnn.cpp:347:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=3' for array 'layer2_output_tile' due to pipeline pragma (src/srcnn.cpp:347:9)
INFO: [HLS 214-248] Applying array_partition to 'input_tile': Complete partitioning on dimension 3. (src/srcnn.cpp:314:10)
INFO: [HLS 214-248] Applying array_partition to 'layer2_output_tile': Complete partitioning on dimension 3. (src/srcnn.cpp:315:13)
INFO: [HLS 214-115] Multiple burst reads of length 800 and bit width 32 in loop 'VITIS_LOOP_180_2'(src/srcnn.cpp:180:27) has been inferred on bundle 'gmem_w3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/srcnn.cpp:180:27)
INFO: [HLS 214-115] Multiple burst reads of length 17 and bit width 32 in loop 'VITIS_LOOP_226_3'(src/srcnn.cpp:226:32) has been inferred on bundle 'gmem_in'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/srcnn.cpp:226:32)
INFO: [HLS 214-115] Multiple burst writes of length 17 and bit width 32 in loop 'VITIS_LOOP_465_2'(src/srcnn.cpp:465:27) has been inferred on bundle 'gmem_out'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/srcnn.cpp:465:27)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 15.522 seconds; current allocated memory: 1.049 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.006 seconds; current allocated memory: 1.049 GB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top srcnn -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/a.g.0.bc -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 2.399 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.435 seconds; current allocated memory: 1.073 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/a.g.1.bc -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 1.939 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/a.g.2.prechk.bc -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.984 seconds; current allocated memory: 1.082 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/a.g.1.bc to C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/a.o.1.bc -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_400_3' (src/srcnn.cpp:400) in function 'conv3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_321_2' (src/srcnn.cpp:321) in function 'conv2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_373_8' (src/srcnn.cpp:373) in function 'conv2' automatically.
INFO: [XFORM 203-102] Partitioning array 'layer3_output_tile' (src/srcnn.cpp:111) in dimension 1 automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_tile_height_loop_MAIN.1' (src/srcnn.cpp:111:11), detected/extracted 6 process function(s): 
	 'entry_proc'
	 'dataflow_in_loop_tile_height_loop_MAIN.1_Block_newFuncRoot4_proc'
	 'conv1_tile'
	 'conv2'
	 'conv3'
	 'reconstructor'.
Command         transform done; 4.004 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/a.o.1.tmp.bc -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-11] Balancing expressions in function 'load_conv1_params' (src/srcnn.cpp:140:35)...3 expression(s) balanced.
Command         transform done; 0.717 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 4.724 seconds; current allocated memory: 1.122 GB.
INFO-FLOW: Building ssdm...
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dce -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric -cdfg-build C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/a.o.2.bc -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_464_1' (src/srcnn.cpp:464:23) in function 'reconstructor'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_181_3' (src/srcnn.cpp:181:31) in function 'load_conv3_params'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_180_2' (src/srcnn.cpp:180:27) in function 'load_conv3_params'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_161_1' (src/srcnn.cpp:161:20) in function 'load_conv2_params' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_143_3' (src/srcnn.cpp:143:31) in function 'load_conv1_params'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_140_1' (src/srcnn.cpp:140:20) in function 'load_conv1_params' the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_399_2' (src/srcnn.cpp:399:27) in function 'conv3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_398_1' (src/srcnn.cpp:398:23) in function 'conv3'.
INFO: [XFORM 203-541] Flattening a loop nest 'OUT_STATIONARY_CONV3' (src/srcnn.cpp:408:5) in function 'conv3'.
INFO: [XFORM 203-541] Flattening a loop nest 'tile_height_loop_conv3' (src/srcnn.cpp:419:9) in function 'conv3'.
INFO: [XFORM 203-541] Flattening a loop nest 'in_feat_loop_conv3' (src/srcnn.cpp:417:5) in function 'conv3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_320_1' (src/srcnn.cpp:320:27) in function 'conv2'.
INFO: [XFORM 203-541] Flattening a loop nest 'STREAM_READ_CONV2' (src/srcnn.cpp:319:5) in function 'conv2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_330_3' (src/srcnn.cpp:330:27) in function 'conv2'.
INFO: [XFORM 203-541] Flattening a loop nest 'OUT_STATIONARY_CONV2' (src/srcnn.cpp:329:5) in function 'conv2'.
WARNING: [HLS 200-960] Cannot flatten loop 'in_feature_loop_conv2' (src/srcnn.cpp:342:9) in function 'conv2' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'RELU_CONV2' (src/srcnn.cpp:359:9) in function 'conv2'.
WARNING: [HLS 200-960] Cannot flatten loop 'out_feature_loop_CONV2' (src/srcnn.cpp:340:5) in function 'conv2' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_372_7' (src/srcnn.cpp:372:27) in function 'conv2'.
INFO: [XFORM 203-541] Flattening a loop nest 'STREAM_OUT_CONV2' (src/srcnn.cpp:371:5) in function 'conv2'.
INFO: [XFORM 203-541] Flattening a loop nest 'tile_height_loop_conv1' (src/srcnn.cpp:245:9) in function 'conv1_tile'.
INFO: [XFORM 203-541] Flattening a loop nest 'feature_loop_conv1' (src/srcnn.cpp:243:5) in function 'conv1_tile'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'layer1_output_tile.1' (src/srcnn.cpp:209).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'layer1_output_tile' (src/srcnn.cpp:209).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'layer1_output_tile.1' (src/srcnn.cpp:209).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'layer1_output_tile' (src/srcnn.cpp:209).
Execute           auto_get_db
WARNING: [HLS 200-1449] Process conv1_tile has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process conv2 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process conv3 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process dataflow_in_loop_tile_height_loop_MAIN.1 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
Command         transform done; 4.978 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.979 seconds; current allocated memory: 1.382 GB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 14.141 sec.
Command     elaborate done; 34.656 sec.
Execute     ap_eval exec zip -j C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command     ap_eval done; 0.124 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'srcnn' ...
Execute       ap_set_top_model srcnn 
WARNING: [SYN 201-103] Legalizing function name 'dataflow_in_loop_tile_height_loop_MAIN.1_Block_newFuncRoot4_proc' to 'dataflow_in_loop_tile_height_loop_MAIN_1_Block_newFuncRoot4_proc'.
WARNING: [SYN 201-103] Legalizing function name 'dataflow_in_loop_tile_height_loop_MAIN.1' to 'dataflow_in_loop_tile_height_loop_MAIN_1'.
Execute       get_model_list srcnn -filter all-wo-channel -topdown 
Execute       preproc_iomode -model srcnn 
Execute       preproc_iomode -model dataflow_parent_loop_proc 
Execute       preproc_iomode -model dataflow_in_loop_tile_height_loop_MAIN.1 
Execute       preproc_iomode -model reconstructor 
Execute       preproc_iomode -model reconstructor_Pipeline_VITIS_LOOP_465_2 
Execute       preproc_iomode -model conv3 
Execute       preproc_iomode -model conv3_Pipeline_in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3 
Execute       preproc_iomode -model conv3_Pipeline_OUT_STATIONARY_CONV3_VITIS_LOOP_409_4 
Execute       preproc_iomode -model conv3_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_399_2_VITIS_LOOP_400_3 
Execute       preproc_iomode -model conv2 
Execute       preproc_iomode -model conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_372_7_VITIS_LOOP_373_8 
Execute       preproc_iomode -model conv2_Pipeline_RELU_CONV2_VITIS_LOOP_360_6 
Execute       preproc_iomode -model conv2_Pipeline_tile_height_loop6 
Execute       preproc_iomode -model conv2_Pipeline_tile_height_loop5 
Execute       preproc_iomode -model conv2_Pipeline_tile_height_loop4 
Execute       preproc_iomode -model conv2_Pipeline_tile_height_loop 
Execute       preproc_iomode -model conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_330_3_VITIS_LOOP_331_4 
Execute       preproc_iomode -model conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_320_1_VITIS_LOOP_321_2 
Execute       preproc_iomode -model conv1_tile 
Execute       preproc_iomode -model conv1_tile_Pipeline_feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_co 
Execute       preproc_iomode -model dataflow_in_loop_tile_height_loop_MAIN.1_Block_newFuncRoot4_proc 
Execute       preproc_iomode -model entry_proc 
Execute       preproc_iomode -model load_conv3_params 
Execute       preproc_iomode -model load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4 
Execute       preproc_iomode -model load_conv2_params 
Execute       preproc_iomode -model load_conv2_params_Pipeline_VITIS_LOOP_163_2 
Execute       preproc_iomode -model load_conv1_params 
Execute       preproc_iomode -model load_conv1_params_Pipeline_VITIS_LOOP_143_3_VITIS_LOOP_144_4 
Execute       get_model_list srcnn -filter all-wo-channel 
INFO-FLOW: Model list for configure: load_conv1_params_Pipeline_VITIS_LOOP_143_3_VITIS_LOOP_144_4 load_conv1_params load_conv2_params_Pipeline_VITIS_LOOP_163_2 load_conv2_params load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4 load_conv3_params entry_proc dataflow_in_loop_tile_height_loop_MAIN.1_Block_newFuncRoot4_proc conv1_tile_Pipeline_feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_co conv1_tile conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_320_1_VITIS_LOOP_321_2 conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_330_3_VITIS_LOOP_331_4 conv2_Pipeline_tile_height_loop conv2_Pipeline_tile_height_loop4 conv2_Pipeline_tile_height_loop5 conv2_Pipeline_tile_height_loop6 conv2_Pipeline_RELU_CONV2_VITIS_LOOP_360_6 conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_372_7_VITIS_LOOP_373_8 conv2 conv3_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_399_2_VITIS_LOOP_400_3 conv3_Pipeline_OUT_STATIONARY_CONV3_VITIS_LOOP_409_4 conv3_Pipeline_in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3 conv3 reconstructor_Pipeline_VITIS_LOOP_465_2 reconstructor dataflow_in_loop_tile_height_loop_MAIN.1 dataflow_parent_loop_proc srcnn
INFO-FLOW: Configuring Module : load_conv1_params_Pipeline_VITIS_LOOP_143_3_VITIS_LOOP_144_4 ...
Execute       set_default_model load_conv1_params_Pipeline_VITIS_LOOP_143_3_VITIS_LOOP_144_4 
Execute       apply_spec_resource_limit load_conv1_params_Pipeline_VITIS_LOOP_143_3_VITIS_LOOP_144_4 
INFO-FLOW: Configuring Module : load_conv1_params ...
Execute       set_default_model load_conv1_params 
Execute       apply_spec_resource_limit load_conv1_params 
INFO-FLOW: Configuring Module : load_conv2_params_Pipeline_VITIS_LOOP_163_2 ...
Execute       set_default_model load_conv2_params_Pipeline_VITIS_LOOP_163_2 
Execute       apply_spec_resource_limit load_conv2_params_Pipeline_VITIS_LOOP_163_2 
INFO-FLOW: Configuring Module : load_conv2_params ...
Execute       set_default_model load_conv2_params 
Execute       apply_spec_resource_limit load_conv2_params 
INFO-FLOW: Configuring Module : load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4 ...
Execute       set_default_model load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4 
Execute       apply_spec_resource_limit load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4 
INFO-FLOW: Configuring Module : load_conv3_params ...
Execute       set_default_model load_conv3_params 
Execute       apply_spec_resource_limit load_conv3_params 
INFO-FLOW: Configuring Module : entry_proc ...
Execute       set_default_model entry_proc 
Execute       apply_spec_resource_limit entry_proc 
INFO-FLOW: Configuring Module : dataflow_in_loop_tile_height_loop_MAIN.1_Block_newFuncRoot4_proc ...
Execute       set_default_model dataflow_in_loop_tile_height_loop_MAIN.1_Block_newFuncRoot4_proc 
Execute       apply_spec_resource_limit dataflow_in_loop_tile_height_loop_MAIN.1_Block_newFuncRoot4_proc 
INFO-FLOW: Configuring Module : conv1_tile_Pipeline_feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_co ...
Execute       set_default_model conv1_tile_Pipeline_feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_co 
Execute       apply_spec_resource_limit conv1_tile_Pipeline_feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_co 
INFO-FLOW: Configuring Module : conv1_tile ...
Execute       set_default_model conv1_tile 
Execute       apply_spec_resource_limit conv1_tile 
INFO-FLOW: Configuring Module : conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_320_1_VITIS_LOOP_321_2 ...
Execute       set_default_model conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_320_1_VITIS_LOOP_321_2 
Execute       apply_spec_resource_limit conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_320_1_VITIS_LOOP_321_2 
INFO-FLOW: Configuring Module : conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_330_3_VITIS_LOOP_331_4 ...
Execute       set_default_model conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_330_3_VITIS_LOOP_331_4 
Execute       apply_spec_resource_limit conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_330_3_VITIS_LOOP_331_4 
INFO-FLOW: Configuring Module : conv2_Pipeline_tile_height_loop ...
Execute       set_default_model conv2_Pipeline_tile_height_loop 
Execute       apply_spec_resource_limit conv2_Pipeline_tile_height_loop 
INFO-FLOW: Configuring Module : conv2_Pipeline_tile_height_loop4 ...
Execute       set_default_model conv2_Pipeline_tile_height_loop4 
Execute       apply_spec_resource_limit conv2_Pipeline_tile_height_loop4 
INFO-FLOW: Configuring Module : conv2_Pipeline_tile_height_loop5 ...
Execute       set_default_model conv2_Pipeline_tile_height_loop5 
Execute       apply_spec_resource_limit conv2_Pipeline_tile_height_loop5 
INFO-FLOW: Configuring Module : conv2_Pipeline_tile_height_loop6 ...
Execute       set_default_model conv2_Pipeline_tile_height_loop6 
Execute       apply_spec_resource_limit conv2_Pipeline_tile_height_loop6 
INFO-FLOW: Configuring Module : conv2_Pipeline_RELU_CONV2_VITIS_LOOP_360_6 ...
Execute       set_default_model conv2_Pipeline_RELU_CONV2_VITIS_LOOP_360_6 
Execute       apply_spec_resource_limit conv2_Pipeline_RELU_CONV2_VITIS_LOOP_360_6 
INFO-FLOW: Configuring Module : conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_372_7_VITIS_LOOP_373_8 ...
Execute       set_default_model conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_372_7_VITIS_LOOP_373_8 
Execute       apply_spec_resource_limit conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_372_7_VITIS_LOOP_373_8 
INFO-FLOW: Configuring Module : conv2 ...
Execute       set_default_model conv2 
Execute       apply_spec_resource_limit conv2 
INFO-FLOW: Configuring Module : conv3_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_399_2_VITIS_LOOP_400_3 ...
Execute       set_default_model conv3_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_399_2_VITIS_LOOP_400_3 
Execute       apply_spec_resource_limit conv3_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_399_2_VITIS_LOOP_400_3 
INFO-FLOW: Configuring Module : conv3_Pipeline_OUT_STATIONARY_CONV3_VITIS_LOOP_409_4 ...
Execute       set_default_model conv3_Pipeline_OUT_STATIONARY_CONV3_VITIS_LOOP_409_4 
Execute       apply_spec_resource_limit conv3_Pipeline_OUT_STATIONARY_CONV3_VITIS_LOOP_409_4 
INFO-FLOW: Configuring Module : conv3_Pipeline_in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3 ...
Execute       set_default_model conv3_Pipeline_in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3 
Execute       apply_spec_resource_limit conv3_Pipeline_in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3 
INFO-FLOW: Configuring Module : conv3 ...
Execute       set_default_model conv3 
Execute       apply_spec_resource_limit conv3 
INFO-FLOW: Configuring Module : reconstructor_Pipeline_VITIS_LOOP_465_2 ...
Execute       set_default_model reconstructor_Pipeline_VITIS_LOOP_465_2 
Execute       apply_spec_resource_limit reconstructor_Pipeline_VITIS_LOOP_465_2 
INFO-FLOW: Configuring Module : reconstructor ...
Execute       set_default_model reconstructor 
Execute       apply_spec_resource_limit reconstructor 
INFO-FLOW: Configuring Module : dataflow_in_loop_tile_height_loop_MAIN.1 ...
Execute       set_default_model dataflow_in_loop_tile_height_loop_MAIN.1 
Execute       apply_spec_resource_limit dataflow_in_loop_tile_height_loop_MAIN.1 
INFO-FLOW: Configuring Module : dataflow_parent_loop_proc ...
Execute       set_default_model dataflow_parent_loop_proc 
Execute       apply_spec_resource_limit dataflow_parent_loop_proc 
INFO-FLOW: Configuring Module : srcnn ...
Execute       set_default_model srcnn 
Execute       apply_spec_resource_limit srcnn 
INFO-FLOW: Model list for preprocess: load_conv1_params_Pipeline_VITIS_LOOP_143_3_VITIS_LOOP_144_4 load_conv1_params load_conv2_params_Pipeline_VITIS_LOOP_163_2 load_conv2_params load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4 load_conv3_params entry_proc dataflow_in_loop_tile_height_loop_MAIN.1_Block_newFuncRoot4_proc conv1_tile_Pipeline_feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_co conv1_tile conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_320_1_VITIS_LOOP_321_2 conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_330_3_VITIS_LOOP_331_4 conv2_Pipeline_tile_height_loop conv2_Pipeline_tile_height_loop4 conv2_Pipeline_tile_height_loop5 conv2_Pipeline_tile_height_loop6 conv2_Pipeline_RELU_CONV2_VITIS_LOOP_360_6 conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_372_7_VITIS_LOOP_373_8 conv2 conv3_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_399_2_VITIS_LOOP_400_3 conv3_Pipeline_OUT_STATIONARY_CONV3_VITIS_LOOP_409_4 conv3_Pipeline_in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3 conv3 reconstructor_Pipeline_VITIS_LOOP_465_2 reconstructor dataflow_in_loop_tile_height_loop_MAIN.1 dataflow_parent_loop_proc srcnn
INFO-FLOW: Preprocessing Module: load_conv1_params_Pipeline_VITIS_LOOP_143_3_VITIS_LOOP_144_4 ...
Execute       set_default_model load_conv1_params_Pipeline_VITIS_LOOP_143_3_VITIS_LOOP_144_4 
Execute       cdfg_preprocess -model load_conv1_params_Pipeline_VITIS_LOOP_143_3_VITIS_LOOP_144_4 
Execute       rtl_gen_preprocess load_conv1_params_Pipeline_VITIS_LOOP_143_3_VITIS_LOOP_144_4 
INFO-FLOW: Preprocessing Module: load_conv1_params ...
Execute       set_default_model load_conv1_params 
Execute       cdfg_preprocess -model load_conv1_params 
Execute       rtl_gen_preprocess load_conv1_params 
INFO-FLOW: Preprocessing Module: load_conv2_params_Pipeline_VITIS_LOOP_163_2 ...
Execute       set_default_model load_conv2_params_Pipeline_VITIS_LOOP_163_2 
Execute       cdfg_preprocess -model load_conv2_params_Pipeline_VITIS_LOOP_163_2 
Execute       rtl_gen_preprocess load_conv2_params_Pipeline_VITIS_LOOP_163_2 
INFO-FLOW: Preprocessing Module: load_conv2_params ...
Execute       set_default_model load_conv2_params 
Execute       cdfg_preprocess -model load_conv2_params 
Execute       rtl_gen_preprocess load_conv2_params 
INFO-FLOW: Preprocessing Module: load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4 ...
Execute       set_default_model load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4 
Execute       cdfg_preprocess -model load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4 
Execute       rtl_gen_preprocess load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4 
INFO-FLOW: Preprocessing Module: load_conv3_params ...
Execute       set_default_model load_conv3_params 
Execute       cdfg_preprocess -model load_conv3_params 
Execute       rtl_gen_preprocess load_conv3_params 
INFO-FLOW: Preprocessing Module: entry_proc ...
Execute       set_default_model entry_proc 
Execute       cdfg_preprocess -model entry_proc 
Execute       rtl_gen_preprocess entry_proc 
INFO-FLOW: Preprocessing Module: dataflow_in_loop_tile_height_loop_MAIN.1_Block_newFuncRoot4_proc ...
Execute       set_default_model dataflow_in_loop_tile_height_loop_MAIN.1_Block_newFuncRoot4_proc 
Execute       cdfg_preprocess -model dataflow_in_loop_tile_height_loop_MAIN.1_Block_newFuncRoot4_proc 
Execute       rtl_gen_preprocess dataflow_in_loop_tile_height_loop_MAIN.1_Block_newFuncRoot4_proc 
INFO-FLOW: Preprocessing Module: conv1_tile_Pipeline_feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_co ...
Execute       set_default_model conv1_tile_Pipeline_feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_co 
Execute       cdfg_preprocess -model conv1_tile_Pipeline_feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_co 
Command       cdfg_preprocess done; 0.233 sec.
Execute       rtl_gen_preprocess conv1_tile_Pipeline_feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_co 
INFO-FLOW: Preprocessing Module: conv1_tile ...
Execute       set_default_model conv1_tile 
Execute       cdfg_preprocess -model conv1_tile 
Execute       rtl_gen_preprocess conv1_tile 
INFO-FLOW: Preprocessing Module: conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_320_1_VITIS_LOOP_321_2 ...
Execute       set_default_model conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_320_1_VITIS_LOOP_321_2 
Execute       cdfg_preprocess -model conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_320_1_VITIS_LOOP_321_2 
Execute       rtl_gen_preprocess conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_320_1_VITIS_LOOP_321_2 
INFO-FLOW: Preprocessing Module: conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_330_3_VITIS_LOOP_331_4 ...
Execute       set_default_model conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_330_3_VITIS_LOOP_331_4 
Execute       cdfg_preprocess -model conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_330_3_VITIS_LOOP_331_4 
Execute       rtl_gen_preprocess conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_330_3_VITIS_LOOP_331_4 
INFO-FLOW: Preprocessing Module: conv2_Pipeline_tile_height_loop ...
Execute       set_default_model conv2_Pipeline_tile_height_loop 
Execute       cdfg_preprocess -model conv2_Pipeline_tile_height_loop 
Execute       rtl_gen_preprocess conv2_Pipeline_tile_height_loop 
INFO-FLOW: Preprocessing Module: conv2_Pipeline_tile_height_loop4 ...
Execute       set_default_model conv2_Pipeline_tile_height_loop4 
Execute       cdfg_preprocess -model conv2_Pipeline_tile_height_loop4 
Execute       rtl_gen_preprocess conv2_Pipeline_tile_height_loop4 
INFO-FLOW: Preprocessing Module: conv2_Pipeline_tile_height_loop5 ...
Execute       set_default_model conv2_Pipeline_tile_height_loop5 
Execute       cdfg_preprocess -model conv2_Pipeline_tile_height_loop5 
Execute       rtl_gen_preprocess conv2_Pipeline_tile_height_loop5 
INFO-FLOW: Preprocessing Module: conv2_Pipeline_tile_height_loop6 ...
Execute       set_default_model conv2_Pipeline_tile_height_loop6 
Execute       cdfg_preprocess -model conv2_Pipeline_tile_height_loop6 
Execute       rtl_gen_preprocess conv2_Pipeline_tile_height_loop6 
INFO-FLOW: Preprocessing Module: conv2_Pipeline_RELU_CONV2_VITIS_LOOP_360_6 ...
Execute       set_default_model conv2_Pipeline_RELU_CONV2_VITIS_LOOP_360_6 
Execute       cdfg_preprocess -model conv2_Pipeline_RELU_CONV2_VITIS_LOOP_360_6 
Execute       rtl_gen_preprocess conv2_Pipeline_RELU_CONV2_VITIS_LOOP_360_6 
INFO-FLOW: Preprocessing Module: conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_372_7_VITIS_LOOP_373_8 ...
Execute       set_default_model conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_372_7_VITIS_LOOP_373_8 
Execute       cdfg_preprocess -model conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_372_7_VITIS_LOOP_373_8 
Execute       rtl_gen_preprocess conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_372_7_VITIS_LOOP_373_8 
INFO-FLOW: Preprocessing Module: conv2 ...
Execute       set_default_model conv2 
Execute       cdfg_preprocess -model conv2 
Execute       rtl_gen_preprocess conv2 
INFO-FLOW: Preprocessing Module: conv3_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_399_2_VITIS_LOOP_400_3 ...
Execute       set_default_model conv3_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_399_2_VITIS_LOOP_400_3 
Execute       cdfg_preprocess -model conv3_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_399_2_VITIS_LOOP_400_3 
Execute       rtl_gen_preprocess conv3_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_399_2_VITIS_LOOP_400_3 
INFO-FLOW: Preprocessing Module: conv3_Pipeline_OUT_STATIONARY_CONV3_VITIS_LOOP_409_4 ...
Execute       set_default_model conv3_Pipeline_OUT_STATIONARY_CONV3_VITIS_LOOP_409_4 
Execute       cdfg_preprocess -model conv3_Pipeline_OUT_STATIONARY_CONV3_VITIS_LOOP_409_4 
Execute       rtl_gen_preprocess conv3_Pipeline_OUT_STATIONARY_CONV3_VITIS_LOOP_409_4 
INFO-FLOW: Preprocessing Module: conv3_Pipeline_in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3 ...
Execute       set_default_model conv3_Pipeline_in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3 
Execute       cdfg_preprocess -model conv3_Pipeline_in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3 
Execute       rtl_gen_preprocess conv3_Pipeline_in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3 
INFO-FLOW: Preprocessing Module: conv3 ...
Execute       set_default_model conv3 
Execute       cdfg_preprocess -model conv3 
Execute       rtl_gen_preprocess conv3 
INFO-FLOW: Preprocessing Module: reconstructor_Pipeline_VITIS_LOOP_465_2 ...
Execute       set_default_model reconstructor_Pipeline_VITIS_LOOP_465_2 
Execute       cdfg_preprocess -model reconstructor_Pipeline_VITIS_LOOP_465_2 
Execute       rtl_gen_preprocess reconstructor_Pipeline_VITIS_LOOP_465_2 
INFO-FLOW: Preprocessing Module: reconstructor ...
Execute       set_default_model reconstructor 
Execute       cdfg_preprocess -model reconstructor 
Execute       rtl_gen_preprocess reconstructor 
INFO-FLOW: Preprocessing Module: dataflow_in_loop_tile_height_loop_MAIN.1 ...
Execute       set_default_model dataflow_in_loop_tile_height_loop_MAIN.1 
Execute       cdfg_preprocess -model dataflow_in_loop_tile_height_loop_MAIN.1 
Execute       rtl_gen_preprocess dataflow_in_loop_tile_height_loop_MAIN.1 
INFO-FLOW: Preprocessing Module: dataflow_parent_loop_proc ...
Execute       set_default_model dataflow_parent_loop_proc 
Execute       cdfg_preprocess -model dataflow_parent_loop_proc 
Execute       rtl_gen_preprocess dataflow_parent_loop_proc 
INFO-FLOW: Preprocessing Module: srcnn ...
Execute       set_default_model srcnn 
Execute       cdfg_preprocess -model srcnn 
Execute       rtl_gen_preprocess srcnn 
INFO-FLOW: Model list for synthesis: load_conv1_params_Pipeline_VITIS_LOOP_143_3_VITIS_LOOP_144_4 load_conv1_params load_conv2_params_Pipeline_VITIS_LOOP_163_2 load_conv2_params load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4 load_conv3_params entry_proc dataflow_in_loop_tile_height_loop_MAIN.1_Block_newFuncRoot4_proc conv1_tile_Pipeline_feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_co conv1_tile conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_320_1_VITIS_LOOP_321_2 conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_330_3_VITIS_LOOP_331_4 conv2_Pipeline_tile_height_loop conv2_Pipeline_tile_height_loop4 conv2_Pipeline_tile_height_loop5 conv2_Pipeline_tile_height_loop6 conv2_Pipeline_RELU_CONV2_VITIS_LOOP_360_6 conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_372_7_VITIS_LOOP_373_8 conv2 conv3_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_399_2_VITIS_LOOP_400_3 conv3_Pipeline_OUT_STATIONARY_CONV3_VITIS_LOOP_409_4 conv3_Pipeline_in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3 conv3 reconstructor_Pipeline_VITIS_LOOP_465_2 reconstructor dataflow_in_loop_tile_height_loop_MAIN.1 dataflow_parent_loop_proc srcnn
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_conv1_params_Pipeline_VITIS_LOOP_143_3_VITIS_LOOP_144_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model load_conv1_params_Pipeline_VITIS_LOOP_143_3_VITIS_LOOP_144_4 
Execute       schedule -model load_conv1_params_Pipeline_VITIS_LOOP_143_3_VITIS_LOOP_144_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_143_3_VITIS_LOOP_144_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 11, loop 'VITIS_LOOP_143_3_VITIS_LOOP_144_4'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.435 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.1 seconds; current allocated memory: 1.400 GB.
Execute       syn_report -verbosereport -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/load_conv1_params_Pipeline_VITIS_LOOP_143_3_VITIS_LOOP_144_4.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/load_conv1_params_Pipeline_VITIS_LOOP_143_3_VITIS_LOOP_144_4.sched.adb -f 
INFO-FLOW: Finish scheduling load_conv1_params_Pipeline_VITIS_LOOP_143_3_VITIS_LOOP_144_4.
Execute       set_default_model load_conv1_params_Pipeline_VITIS_LOOP_143_3_VITIS_LOOP_144_4 
Execute       bind -model load_conv1_params_Pipeline_VITIS_LOOP_143_3_VITIS_LOOP_144_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.101 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.262 seconds; current allocated memory: 1.401 GB.
Execute       syn_report -verbosereport -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/load_conv1_params_Pipeline_VITIS_LOOP_143_3_VITIS_LOOP_144_4.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/load_conv1_params_Pipeline_VITIS_LOOP_143_3_VITIS_LOOP_144_4.bind.adb -f 
INFO-FLOW: Finish binding load_conv1_params_Pipeline_VITIS_LOOP_143_3_VITIS_LOOP_144_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_conv1_params' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model load_conv1_params 
Execute       schedule -model load_conv1_params 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.267 seconds; current allocated memory: 1.401 GB.
Execute       syn_report -verbosereport -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/load_conv1_params.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/load_conv1_params.sched.adb -f 
INFO-FLOW: Finish scheduling load_conv1_params.
Execute       set_default_model load_conv1_params 
Execute       bind -model load_conv1_params 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.161 seconds; current allocated memory: 1.401 GB.
Execute       syn_report -verbosereport -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/load_conv1_params.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/load_conv1_params.bind.adb -f 
INFO-FLOW: Finish binding load_conv1_params.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_conv2_params_Pipeline_VITIS_LOOP_163_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model load_conv2_params_Pipeline_VITIS_LOOP_163_2 
Execute       schedule -model load_conv2_params_Pipeline_VITIS_LOOP_163_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_163_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 11, loop 'VITIS_LOOP_163_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.114 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.218 seconds; current allocated memory: 1.401 GB.
Execute       syn_report -verbosereport -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/load_conv2_params_Pipeline_VITIS_LOOP_163_2.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/load_conv2_params_Pipeline_VITIS_LOOP_163_2.sched.adb -f 
INFO-FLOW: Finish scheduling load_conv2_params_Pipeline_VITIS_LOOP_163_2.
Execute       set_default_model load_conv2_params_Pipeline_VITIS_LOOP_163_2 
Execute       bind -model load_conv2_params_Pipeline_VITIS_LOOP_163_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.174 seconds; current allocated memory: 1.401 GB.
Execute       syn_report -verbosereport -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/load_conv2_params_Pipeline_VITIS_LOOP_163_2.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/load_conv2_params_Pipeline_VITIS_LOOP_163_2.bind.adb -f 
INFO-FLOW: Finish binding load_conv2_params_Pipeline_VITIS_LOOP_163_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_conv2_params' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model load_conv2_params 
Execute       schedule -model load_conv2_params 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 1.401 GB.
Execute       syn_report -verbosereport -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/load_conv2_params.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/load_conv2_params.sched.adb -f 
INFO-FLOW: Finish scheduling load_conv2_params.
Execute       set_default_model load_conv2_params 
Execute       bind -model load_conv2_params 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.401 GB.
Execute       syn_report -verbosereport -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/load_conv2_params.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/load_conv2_params.bind.adb -f 
INFO-FLOW: Finish binding load_conv2_params.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4 
Execute       schedule -model load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.142 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.212 seconds; current allocated memory: 1.401 GB.
Execute       syn_report -verbosereport -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4.sched.adb -f 
INFO-FLOW: Finish scheduling load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4.
Execute       set_default_model load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4 
Execute       bind -model load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 1.401 GB.
Execute       syn_report -verbosereport -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4.bind.adb -f 
INFO-FLOW: Finish binding load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_conv3_params' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model load_conv3_params 
Execute       schedule -model load_conv3_params 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 1.401 GB.
Execute       syn_report -verbosereport -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/load_conv3_params.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/load_conv3_params.sched.adb -f 
INFO-FLOW: Finish scheduling load_conv3_params.
Execute       set_default_model load_conv3_params 
Execute       bind -model load_conv3_params 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.155 seconds; current allocated memory: 1.401 GB.
Execute       syn_report -verbosereport -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/load_conv3_params.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/load_conv3_params.bind.adb -f 
INFO-FLOW: Finish binding load_conv3_params.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model entry_proc 
Execute       schedule -model entry_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 1.401 GB.
Execute       syn_report -verbosereport -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/entry_proc.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/entry_proc.sched.adb -f 
INFO-FLOW: Finish scheduling entry_proc.
Execute       set_default_model entry_proc 
Execute       bind -model entry_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 1.401 GB.
Execute       syn_report -verbosereport -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/entry_proc.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/entry_proc.bind.adb -f 
INFO-FLOW: Finish binding entry_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_tile_height_loop_MAIN_1_Block_newFuncRoot4_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dataflow_in_loop_tile_height_loop_MAIN.1_Block_newFuncRoot4_proc 
Execute       schedule -model dataflow_in_loop_tile_height_loop_MAIN.1_Block_newFuncRoot4_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 1.402 GB.
Execute       syn_report -verbosereport -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/dataflow_in_loop_tile_height_loop_MAIN_1_Block_newFuncRoot4_proc.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/dataflow_in_loop_tile_height_loop_MAIN_1_Block_newFuncRoot4_proc.sched.adb -f 
INFO-FLOW: Finish scheduling dataflow_in_loop_tile_height_loop_MAIN.1_Block_newFuncRoot4_proc.
Execute       set_default_model dataflow_in_loop_tile_height_loop_MAIN.1_Block_newFuncRoot4_proc 
Execute       bind -model dataflow_in_loop_tile_height_loop_MAIN.1_Block_newFuncRoot4_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 1.402 GB.
Execute       syn_report -verbosereport -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/dataflow_in_loop_tile_height_loop_MAIN_1_Block_newFuncRoot4_proc.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/dataflow_in_loop_tile_height_loop_MAIN_1_Block_newFuncRoot4_proc.bind.adb -f 
INFO-FLOW: Finish binding dataflow_in_loop_tile_height_loop_MAIN.1_Block_newFuncRoot4_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1_tile_Pipeline_feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_co' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv1_tile_Pipeline_feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_co 
Execute       schedule -model conv1_tile_Pipeline_feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_co 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 331, loop 'feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 2.779 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.847 seconds; current allocated memory: 1.429 GB.
Execute       syn_report -verbosereport -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv1_tile_Pipeline_feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_co.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 1.14 sec.
Execute       db_write -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv1_tile_Pipeline_feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_co.sched.adb -f 
Command       db_write done; 0.132 sec.
INFO-FLOW: Finish scheduling conv1_tile_Pipeline_feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_co.
Execute       set_default_model conv1_tile_Pipeline_feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_co 
Execute       bind -model conv1_tile_Pipeline_feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_co 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.782 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.054 seconds; current allocated memory: 1.429 GB.
Execute       syn_report -verbosereport -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv1_tile_Pipeline_feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_co.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 0.32 sec.
Execute       db_write -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv1_tile_Pipeline_feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_co.bind.adb -f 
Command       db_write done; 0.18 sec.
INFO-FLOW: Finish binding conv1_tile_Pipeline_feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_co.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1_tile' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv1_tile 
Execute       schedule -model conv1_tile 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.631 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.158 seconds; current allocated memory: 1.431 GB.
Execute       syn_report -verbosereport -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv1_tile.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv1_tile.sched.adb -f 
Command       db_write done; 0.111 sec.
INFO-FLOW: Finish scheduling conv1_tile.
Execute       set_default_model conv1_tile 
Execute       bind -model conv1_tile 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'layer1_output_tile' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'layer1_output_tile_1' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.178 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.389 seconds; current allocated memory: 1.431 GB.
Execute       syn_report -verbosereport -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv1_tile.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 0.135 sec.
Execute       db_write -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv1_tile.bind.adb -f 
Command       db_write done; 0.14 sec.
INFO-FLOW: Finish binding conv1_tile.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_320_1_VITIS_LOOP_321_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_320_1_VITIS_LOOP_321_2 
Execute       schedule -model conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_320_1_VITIS_LOOP_321_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'STREAM_READ_CONV2_VITIS_LOOP_320_1_VITIS_LOOP_321_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'STREAM_READ_CONV2_VITIS_LOOP_320_1_VITIS_LOOP_321_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.106 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.415 seconds; current allocated memory: 1.431 GB.
Execute       syn_report -verbosereport -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_320_1_VITIS_LOOP_321_2.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_320_1_VITIS_LOOP_321_2.sched.adb -f 
INFO-FLOW: Finish scheduling conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_320_1_VITIS_LOOP_321_2.
Execute       set_default_model conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_320_1_VITIS_LOOP_321_2 
Execute       bind -model conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_320_1_VITIS_LOOP_321_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 1.431 GB.
Execute       syn_report -verbosereport -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_320_1_VITIS_LOOP_321_2.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_320_1_VITIS_LOOP_321_2.bind.adb -f 
INFO-FLOW: Finish binding conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_320_1_VITIS_LOOP_321_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_330_3_VITIS_LOOP_331_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_330_3_VITIS_LOOP_331_4 
Execute       schedule -model conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_330_3_VITIS_LOOP_331_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'OUT_STATIONARY_CONV2_VITIS_LOOP_330_3_VITIS_LOOP_331_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'OUT_STATIONARY_CONV2_VITIS_LOOP_330_3_VITIS_LOOP_331_4'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.109 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.174 seconds; current allocated memory: 1.431 GB.
Execute       syn_report -verbosereport -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_330_3_VITIS_LOOP_331_4.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_330_3_VITIS_LOOP_331_4.sched.adb -f 
INFO-FLOW: Finish scheduling conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_330_3_VITIS_LOOP_331_4.
Execute       set_default_model conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_330_3_VITIS_LOOP_331_4 
Execute       bind -model conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_330_3_VITIS_LOOP_331_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 1.431 GB.
Execute       syn_report -verbosereport -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_330_3_VITIS_LOOP_331_4.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_330_3_VITIS_LOOP_331_4.bind.adb -f 
INFO-FLOW: Finish binding conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_330_3_VITIS_LOOP_331_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_Pipeline_tile_height_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv2_Pipeline_tile_height_loop 
Execute       schedule -model conv2_Pipeline_tile_height_loop 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'tile_height_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 10, loop 'tile_height_loop'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.102 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.167 seconds; current allocated memory: 1.431 GB.
Execute       syn_report -verbosereport -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_tile_height_loop.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_tile_height_loop.sched.adb -f 
INFO-FLOW: Finish scheduling conv2_Pipeline_tile_height_loop.
Execute       set_default_model conv2_Pipeline_tile_height_loop 
Execute       bind -model conv2_Pipeline_tile_height_loop 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.174 seconds; current allocated memory: 1.431 GB.
Execute       syn_report -verbosereport -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_tile_height_loop.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_tile_height_loop.bind.adb -f 
INFO-FLOW: Finish binding conv2_Pipeline_tile_height_loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_Pipeline_tile_height_loop4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv2_Pipeline_tile_height_loop4 
Execute       schedule -model conv2_Pipeline_tile_height_loop4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'tile_height_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 10, loop 'tile_height_loop'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.115 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.203 seconds; current allocated memory: 1.431 GB.
Execute       syn_report -verbosereport -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_tile_height_loop4.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_tile_height_loop4.sched.adb -f 
INFO-FLOW: Finish scheduling conv2_Pipeline_tile_height_loop4.
Execute       set_default_model conv2_Pipeline_tile_height_loop4 
Execute       bind -model conv2_Pipeline_tile_height_loop4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 1.432 GB.
Execute       syn_report -verbosereport -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_tile_height_loop4.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_tile_height_loop4.bind.adb -f 
INFO-FLOW: Finish binding conv2_Pipeline_tile_height_loop4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_Pipeline_tile_height_loop5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv2_Pipeline_tile_height_loop5 
Execute       schedule -model conv2_Pipeline_tile_height_loop5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'tile_height_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 10, loop 'tile_height_loop'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.128 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.215 seconds; current allocated memory: 1.433 GB.
Execute       syn_report -verbosereport -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_tile_height_loop5.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_tile_height_loop5.sched.adb -f 
INFO-FLOW: Finish scheduling conv2_Pipeline_tile_height_loop5.
Execute       set_default_model conv2_Pipeline_tile_height_loop5 
Execute       bind -model conv2_Pipeline_tile_height_loop5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.162 seconds; current allocated memory: 1.434 GB.
Execute       syn_report -verbosereport -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_tile_height_loop5.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_tile_height_loop5.bind.adb -f 
INFO-FLOW: Finish binding conv2_Pipeline_tile_height_loop5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_Pipeline_tile_height_loop6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv2_Pipeline_tile_height_loop6 
Execute       schedule -model conv2_Pipeline_tile_height_loop6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'tile_height_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 10, loop 'tile_height_loop'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.17 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.269 seconds; current allocated memory: 1.435 GB.
Execute       syn_report -verbosereport -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_tile_height_loop6.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_tile_height_loop6.sched.adb -f 
INFO-FLOW: Finish scheduling conv2_Pipeline_tile_height_loop6.
Execute       set_default_model conv2_Pipeline_tile_height_loop6 
Execute       bind -model conv2_Pipeline_tile_height_loop6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.435 GB.
Execute       syn_report -verbosereport -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_tile_height_loop6.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_tile_height_loop6.bind.adb -f 
INFO-FLOW: Finish binding conv2_Pipeline_tile_height_loop6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_Pipeline_RELU_CONV2_VITIS_LOOP_360_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv2_Pipeline_RELU_CONV2_VITIS_LOOP_360_6 
Execute       schedule -model conv2_Pipeline_RELU_CONV2_VITIS_LOOP_360_6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'RELU_CONV2_VITIS_LOOP_360_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'RELU_CONV2_VITIS_LOOP_360_6'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.121 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.198 seconds; current allocated memory: 1.436 GB.
Execute       syn_report -verbosereport -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_RELU_CONV2_VITIS_LOOP_360_6.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_RELU_CONV2_VITIS_LOOP_360_6.sched.adb -f 
INFO-FLOW: Finish scheduling conv2_Pipeline_RELU_CONV2_VITIS_LOOP_360_6.
Execute       set_default_model conv2_Pipeline_RELU_CONV2_VITIS_LOOP_360_6 
Execute       bind -model conv2_Pipeline_RELU_CONV2_VITIS_LOOP_360_6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 1.437 GB.
Execute       syn_report -verbosereport -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_RELU_CONV2_VITIS_LOOP_360_6.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_RELU_CONV2_VITIS_LOOP_360_6.bind.adb -f 
INFO-FLOW: Finish binding conv2_Pipeline_RELU_CONV2_VITIS_LOOP_360_6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_372_7_VITIS_LOOP_373_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_372_7_VITIS_LOOP_373_8 
Execute       schedule -model conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_372_7_VITIS_LOOP_373_8 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'STREAM_OUT_CONV2_VITIS_LOOP_372_7_VITIS_LOOP_373_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'STREAM_OUT_CONV2_VITIS_LOOP_372_7_VITIS_LOOP_373_8'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.144 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.226 seconds; current allocated memory: 1.437 GB.
Execute       syn_report -verbosereport -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_372_7_VITIS_LOOP_373_8.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_372_7_VITIS_LOOP_373_8.sched.adb -f 
INFO-FLOW: Finish scheduling conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_372_7_VITIS_LOOP_373_8.
Execute       set_default_model conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_372_7_VITIS_LOOP_373_8 
Execute       bind -model conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_372_7_VITIS_LOOP_373_8 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 1.438 GB.
Execute       syn_report -verbosereport -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_372_7_VITIS_LOOP_373_8.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_372_7_VITIS_LOOP_373_8.bind.adb -f 
INFO-FLOW: Finish binding conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_372_7_VITIS_LOOP_373_8.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv2 
Execute       schedule -model conv2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.106 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.166 seconds; current allocated memory: 1.438 GB.
Execute       syn_report -verbosereport -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv2.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv2.sched.adb -f 
INFO-FLOW: Finish scheduling conv2.
Execute       set_default_model conv2 
Execute       bind -model conv2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.178 seconds; current allocated memory: 1.439 GB.
Execute       syn_report -verbosereport -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv2.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv2.bind.adb -f 
INFO-FLOW: Finish binding conv2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_399_2_VITIS_LOOP_400_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv3_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_399_2_VITIS_LOOP_400_3 
Execute       schedule -model conv3_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_399_2_VITIS_LOOP_400_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_tile'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_398_1_VITIS_LOOP_399_2_VITIS_LOOP_400_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_398_1_VITIS_LOOP_399_2_VITIS_LOOP_400_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.194 seconds; current allocated memory: 1.439 GB.
Execute       syn_report -verbosereport -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_399_2_VITIS_LOOP_400_3.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_399_2_VITIS_LOOP_400_3.sched.adb -f 
INFO-FLOW: Finish scheduling conv3_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_399_2_VITIS_LOOP_400_3.
Execute       set_default_model conv3_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_399_2_VITIS_LOOP_400_3 
Execute       bind -model conv3_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_399_2_VITIS_LOOP_400_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 1.439 GB.
Execute       syn_report -verbosereport -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_399_2_VITIS_LOOP_400_3.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_399_2_VITIS_LOOP_400_3.bind.adb -f 
INFO-FLOW: Finish binding conv3_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_399_2_VITIS_LOOP_400_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3_Pipeline_OUT_STATIONARY_CONV3_VITIS_LOOP_409_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv3_Pipeline_OUT_STATIONARY_CONV3_VITIS_LOOP_409_4 
Execute       schedule -model conv3_Pipeline_OUT_STATIONARY_CONV3_VITIS_LOOP_409_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'OUT_STATIONARY_CONV3_VITIS_LOOP_409_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'OUT_STATIONARY_CONV3_VITIS_LOOP_409_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 1.439 GB.
Execute       syn_report -verbosereport -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_OUT_STATIONARY_CONV3_VITIS_LOOP_409_4.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_OUT_STATIONARY_CONV3_VITIS_LOOP_409_4.sched.adb -f 
INFO-FLOW: Finish scheduling conv3_Pipeline_OUT_STATIONARY_CONV3_VITIS_LOOP_409_4.
Execute       set_default_model conv3_Pipeline_OUT_STATIONARY_CONV3_VITIS_LOOP_409_4 
Execute       bind -model conv3_Pipeline_OUT_STATIONARY_CONV3_VITIS_LOOP_409_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 1.439 GB.
Execute       syn_report -verbosereport -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_OUT_STATIONARY_CONV3_VITIS_LOOP_409_4.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_OUT_STATIONARY_CONV3_VITIS_LOOP_409_4.bind.adb -f 
INFO-FLOW: Finish binding conv3_Pipeline_OUT_STATIONARY_CONV3_VITIS_LOOP_409_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3_Pipeline_in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv3_Pipeline_in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3 
Execute       schedule -model conv3_Pipeline_in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'input_tile'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 9, Final II = 9, Depth = 108, loop 'in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 3.245 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.301 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 0.388 sec.
Execute       db_write -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3.sched.adb -f 
INFO-FLOW: Finish scheduling conv3_Pipeline_in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3.
Execute       set_default_model conv3_Pipeline_in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3 
Execute       bind -model conv3_Pipeline_in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.341 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.82 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 0.136 sec.
Execute       db_write -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3.bind.adb -f 
Command       db_write done; 0.117 sec.
INFO-FLOW: Finish binding conv3_Pipeline_in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv3 
Execute       schedule -model conv3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.323 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv3.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv3.sched.adb -f 
INFO-FLOW: Finish scheduling conv3.
Execute       set_default_model conv3 
Execute       bind -model conv3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv3.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv3.bind.adb -f 
INFO-FLOW: Finish binding conv3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reconstructor_Pipeline_VITIS_LOOP_465_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model reconstructor_Pipeline_VITIS_LOOP_465_2 
Execute       schedule -model reconstructor_Pipeline_VITIS_LOOP_465_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_464_1_VITIS_LOOP_465_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_464_1_VITIS_LOOP_465_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.119 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/reconstructor_Pipeline_VITIS_LOOP_465_2.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/reconstructor_Pipeline_VITIS_LOOP_465_2.sched.adb -f 
INFO-FLOW: Finish scheduling reconstructor_Pipeline_VITIS_LOOP_465_2.
Execute       set_default_model reconstructor_Pipeline_VITIS_LOOP_465_2 
Execute       bind -model reconstructor_Pipeline_VITIS_LOOP_465_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/reconstructor_Pipeline_VITIS_LOOP_465_2.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/reconstructor_Pipeline_VITIS_LOOP_465_2.bind.adb -f 
INFO-FLOW: Finish binding reconstructor_Pipeline_VITIS_LOOP_465_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reconstructor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model reconstructor 
Execute       schedule -model reconstructor 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/reconstructor.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/reconstructor.sched.adb -f 
INFO-FLOW: Finish scheduling reconstructor.
Execute       set_default_model reconstructor 
Execute       bind -model reconstructor 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/reconstructor.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/reconstructor.bind.adb -f 
INFO-FLOW: Finish binding reconstructor.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_tile_height_loop_MAIN_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dataflow_in_loop_tile_height_loop_MAIN.1 
Execute       schedule -model dataflow_in_loop_tile_height_loop_MAIN.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.451 GB.
Execute       syn_report -verbosereport -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/dataflow_in_loop_tile_height_loop_MAIN_1.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/dataflow_in_loop_tile_height_loop_MAIN_1.sched.adb -f 
INFO-FLOW: Finish scheduling dataflow_in_loop_tile_height_loop_MAIN.1.
Execute       set_default_model dataflow_in_loop_tile_height_loop_MAIN.1 
Execute       bind -model dataflow_in_loop_tile_height_loop_MAIN.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.121 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.181 seconds; current allocated memory: 1.452 GB.
Execute       syn_report -verbosereport -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/dataflow_in_loop_tile_height_loop_MAIN_1.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 0.139 sec.
Execute       db_write -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/dataflow_in_loop_tile_height_loop_MAIN_1.bind.adb -f 
INFO-FLOW: Finish binding dataflow_in_loop_tile_height_loop_MAIN.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dataflow_parent_loop_proc 
Execute       schedule -model dataflow_parent_loop_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.224 seconds; current allocated memory: 1.452 GB.
Execute       syn_report -verbosereport -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/dataflow_parent_loop_proc.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/dataflow_parent_loop_proc.sched.adb -f 
INFO-FLOW: Finish scheduling dataflow_parent_loop_proc.
Execute       set_default_model dataflow_parent_loop_proc 
Execute       bind -model dataflow_parent_loop_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 1.453 GB.
Execute       syn_report -verbosereport -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/dataflow_parent_loop_proc.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 0.139 sec.
Execute       db_write -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/dataflow_parent_loop_proc.bind.adb -f 
INFO-FLOW: Finish binding dataflow_parent_loop_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'srcnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model srcnn 
Execute       schedule -model srcnn 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.275 seconds; current allocated memory: 1.454 GB.
Execute       syn_report -verbosereport -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/srcnn.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/srcnn.sched.adb -f 
INFO-FLOW: Finish scheduling srcnn.
Execute       set_default_model srcnn 
Execute       bind -model srcnn 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.142 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.215 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/srcnn.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 0.162 sec.
Execute       db_write -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/srcnn.bind.adb -f 
INFO-FLOW: Finish binding srcnn.
Execute       get_model_list srcnn -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess load_conv1_params_Pipeline_VITIS_LOOP_143_3_VITIS_LOOP_144_4 
Execute       rtl_gen_preprocess load_conv1_params 
Execute       rtl_gen_preprocess load_conv2_params_Pipeline_VITIS_LOOP_163_2 
Execute       rtl_gen_preprocess load_conv2_params 
Execute       rtl_gen_preprocess load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4 
Execute       rtl_gen_preprocess load_conv3_params 
Execute       rtl_gen_preprocess entry_proc 
Execute       rtl_gen_preprocess dataflow_in_loop_tile_height_loop_MAIN.1_Block_newFuncRoot4_proc 
Execute       rtl_gen_preprocess conv1_tile_Pipeline_feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_co 
Execute       rtl_gen_preprocess conv1_tile 
Execute       rtl_gen_preprocess conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_320_1_VITIS_LOOP_321_2 
Execute       rtl_gen_preprocess conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_330_3_VITIS_LOOP_331_4 
Execute       rtl_gen_preprocess conv2_Pipeline_tile_height_loop 
Execute       rtl_gen_preprocess conv2_Pipeline_tile_height_loop4 
Execute       rtl_gen_preprocess conv2_Pipeline_tile_height_loop5 
Execute       rtl_gen_preprocess conv2_Pipeline_tile_height_loop6 
Execute       rtl_gen_preprocess conv2_Pipeline_RELU_CONV2_VITIS_LOOP_360_6 
Execute       rtl_gen_preprocess conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_372_7_VITIS_LOOP_373_8 
Execute       rtl_gen_preprocess conv2 
Execute       rtl_gen_preprocess conv3_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_399_2_VITIS_LOOP_400_3 
Execute       rtl_gen_preprocess conv3_Pipeline_OUT_STATIONARY_CONV3_VITIS_LOOP_409_4 
Execute       rtl_gen_preprocess conv3_Pipeline_in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3 
Execute       rtl_gen_preprocess conv3 
Execute       rtl_gen_preprocess reconstructor_Pipeline_VITIS_LOOP_465_2 
Execute       rtl_gen_preprocess reconstructor 
Execute       rtl_gen_preprocess dataflow_in_loop_tile_height_loop_MAIN.1 
Execute       rtl_gen_preprocess dataflow_parent_loop_proc 
Execute       rtl_gen_preprocess srcnn 
INFO-FLOW: Model list for RTL generation: load_conv1_params_Pipeline_VITIS_LOOP_143_3_VITIS_LOOP_144_4 load_conv1_params load_conv2_params_Pipeline_VITIS_LOOP_163_2 load_conv2_params load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4 load_conv3_params entry_proc dataflow_in_loop_tile_height_loop_MAIN.1_Block_newFuncRoot4_proc conv1_tile_Pipeline_feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_co conv1_tile conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_320_1_VITIS_LOOP_321_2 conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_330_3_VITIS_LOOP_331_4 conv2_Pipeline_tile_height_loop conv2_Pipeline_tile_height_loop4 conv2_Pipeline_tile_height_loop5 conv2_Pipeline_tile_height_loop6 conv2_Pipeline_RELU_CONV2_VITIS_LOOP_360_6 conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_372_7_VITIS_LOOP_373_8 conv2 conv3_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_399_2_VITIS_LOOP_400_3 conv3_Pipeline_OUT_STATIONARY_CONV3_VITIS_LOOP_409_4 conv3_Pipeline_in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3 conv3 reconstructor_Pipeline_VITIS_LOOP_465_2 reconstructor dataflow_in_loop_tile_height_loop_MAIN.1 dataflow_parent_loop_proc srcnn
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_conv1_params_Pipeline_VITIS_LOOP_143_3_VITIS_LOOP_144_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model load_conv1_params_Pipeline_VITIS_LOOP_143_3_VITIS_LOOP_144_4 -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/load_conv1_params_Pipeline_VITIS_LOOP_143_3_VITIS_LOOP_144_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_conv1_params_Pipeline_VITIS_LOOP_143_3_VITIS_LOOP_144_4' pipeline 'VITIS_LOOP_143_3_VITIS_LOOP_144_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'load_conv1_params_Pipeline_VITIS_LOOP_143_3_VITIS_LOOP_144_4' is 5994 from HDL expression: ((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_conv1_params_Pipeline_VITIS_LOOP_143_3_VITIS_LOOP_144_4'.
Command       create_rtl_model done; 0.103 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.366 seconds; current allocated memory: 1.461 GB.
Execute       source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl load_conv1_params_Pipeline_VITIS_LOOP_143_3_VITIS_LOOP_144_4 -style xilinx -f -lang vhdl -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/syn/vhdl/srcnn_load_conv1_params_Pipeline_VITIS_LOOP_143_3_VITIS_LOOP_144_4 
Execute       gen_rtl load_conv1_params_Pipeline_VITIS_LOOP_143_3_VITIS_LOOP_144_4 -style xilinx -f -lang vlog -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/syn/verilog/srcnn_load_conv1_params_Pipeline_VITIS_LOOP_143_3_VITIS_LOOP_144_4 
Execute       syn_report -csynth -model load_conv1_params_Pipeline_VITIS_LOOP_143_3_VITIS_LOOP_144_4 -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/syn/report/load_conv1_params_Pipeline_VITIS_LOOP_143_3_VITIS_LOOP_144_4_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model load_conv1_params_Pipeline_VITIS_LOOP_143_3_VITIS_LOOP_144_4 -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/syn/report/load_conv1_params_Pipeline_VITIS_LOOP_143_3_VITIS_LOOP_144_4_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model load_conv1_params_Pipeline_VITIS_LOOP_143_3_VITIS_LOOP_144_4 -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/load_conv1_params_Pipeline_VITIS_LOOP_143_3_VITIS_LOOP_144_4.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -model load_conv1_params_Pipeline_VITIS_LOOP_143_3_VITIS_LOOP_144_4 -f -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/load_conv1_params_Pipeline_VITIS_LOOP_143_3_VITIS_LOOP_144_4.adb 
Execute       db_write -model load_conv1_params_Pipeline_VITIS_LOOP_143_3_VITIS_LOOP_144_4 -bindview -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info load_conv1_params_Pipeline_VITIS_LOOP_143_3_VITIS_LOOP_144_4 -p C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/load_conv1_params_Pipeline_VITIS_LOOP_143_3_VITIS_LOOP_144_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_conv1_params' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model load_conv1_params -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/load_conv1_params.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'load_conv1_params' is 6318 from HDL expression: (1'b1 == ap_CS_fsm_state13)
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_conv1_params'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.661 seconds; current allocated memory: 1.478 GB.
Execute       source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl load_conv1_params -style xilinx -f -lang vhdl -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/syn/vhdl/srcnn_load_conv1_params 
Execute       gen_rtl load_conv1_params -style xilinx -f -lang vlog -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/syn/verilog/srcnn_load_conv1_params 
Execute       syn_report -csynth -model load_conv1_params -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/syn/report/load_conv1_params_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model load_conv1_params -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/syn/report/load_conv1_params_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model load_conv1_params -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/load_conv1_params.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -model load_conv1_params -f -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/load_conv1_params.adb 
Execute       db_write -model load_conv1_params -bindview -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info load_conv1_params -p C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/load_conv1_params 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_conv2_params_Pipeline_VITIS_LOOP_163_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model load_conv2_params_Pipeline_VITIS_LOOP_163_2 -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/load_conv2_params_Pipeline_VITIS_LOOP_163_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_conv2_params_Pipeline_VITIS_LOOP_163_2' pipeline 'VITIS_LOOP_163_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_conv2_params_Pipeline_VITIS_LOOP_163_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.247 seconds; current allocated memory: 1.482 GB.
Execute       source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl load_conv2_params_Pipeline_VITIS_LOOP_163_2 -style xilinx -f -lang vhdl -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/syn/vhdl/srcnn_load_conv2_params_Pipeline_VITIS_LOOP_163_2 
Execute       gen_rtl load_conv2_params_Pipeline_VITIS_LOOP_163_2 -style xilinx -f -lang vlog -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/syn/verilog/srcnn_load_conv2_params_Pipeline_VITIS_LOOP_163_2 
Execute       syn_report -csynth -model load_conv2_params_Pipeline_VITIS_LOOP_163_2 -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/syn/report/load_conv2_params_Pipeline_VITIS_LOOP_163_2_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model load_conv2_params_Pipeline_VITIS_LOOP_163_2 -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/syn/report/load_conv2_params_Pipeline_VITIS_LOOP_163_2_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model load_conv2_params_Pipeline_VITIS_LOOP_163_2 -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/load_conv2_params_Pipeline_VITIS_LOOP_163_2.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -model load_conv2_params_Pipeline_VITIS_LOOP_163_2 -f -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/load_conv2_params_Pipeline_VITIS_LOOP_163_2.adb 
Execute       db_write -model load_conv2_params_Pipeline_VITIS_LOOP_163_2 -bindview -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info load_conv2_params_Pipeline_VITIS_LOOP_163_2 -p C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/load_conv2_params_Pipeline_VITIS_LOOP_163_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_conv2_params' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model load_conv2_params -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/load_conv2_params.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_conv2_params'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.483 GB.
Execute       source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl load_conv2_params -style xilinx -f -lang vhdl -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/syn/vhdl/srcnn_load_conv2_params 
Execute       gen_rtl load_conv2_params -style xilinx -f -lang vlog -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/syn/verilog/srcnn_load_conv2_params 
Execute       syn_report -csynth -model load_conv2_params -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/syn/report/load_conv2_params_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model load_conv2_params -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/syn/report/load_conv2_params_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model load_conv2_params -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/load_conv2_params.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -model load_conv2_params -f -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/load_conv2_params.adb 
Execute       db_write -model load_conv2_params -bindview -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info load_conv2_params -p C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/load_conv2_params 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4 -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4' pipeline 'VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4/m_axi_gmem_w3_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4/m_axi_gmem_w3_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4/m_axi_gmem_w3_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4/m_axi_gmem_w3_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4/m_axi_gmem_w3_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4/m_axi_gmem_w3_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4/m_axi_gmem_w3_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4/m_axi_gmem_w3_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4/m_axi_gmem_w3_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4/m_axi_gmem_w3_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4/m_axi_gmem_w3_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4/m_axi_gmem_w3_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4'.
Command       create_rtl_model done; 0.254 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.402 seconds; current allocated memory: 1.485 GB.
Execute       source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4 -style xilinx -f -lang vhdl -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/syn/vhdl/srcnn_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4 
Execute       gen_rtl load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4 -style xilinx -f -lang vlog -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/syn/verilog/srcnn_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4 
Execute       syn_report -csynth -model load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4 -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/syn/report/load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4 -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/syn/report/load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4 -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -model load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4 -f -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4.adb 
Execute       db_write -model load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4 -bindview -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4 -p C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_conv3_params' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model load_conv3_params -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/load_conv3_params.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_conv3_params'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.355 seconds; current allocated memory: 1.490 GB.
Execute       source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl load_conv3_params -style xilinx -f -lang vhdl -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/syn/vhdl/srcnn_load_conv3_params 
Execute       gen_rtl load_conv3_params -style xilinx -f -lang vlog -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/syn/verilog/srcnn_load_conv3_params 
Execute       syn_report -csynth -model load_conv3_params -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/syn/report/load_conv3_params_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model load_conv3_params -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/syn/report/load_conv3_params_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model load_conv3_params -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/load_conv3_params.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -model load_conv3_params -f -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/load_conv3_params.adb 
Execute       db_write -model load_conv3_params -bindview -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info load_conv3_params -p C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/load_conv3_params 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model entry_proc -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/entry_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.158 seconds; current allocated memory: 1.491 GB.
Execute       source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl entry_proc -style xilinx -f -lang vhdl -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/syn/vhdl/srcnn_entry_proc 
Execute       gen_rtl entry_proc -style xilinx -f -lang vlog -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/syn/verilog/srcnn_entry_proc 
Execute       syn_report -csynth -model entry_proc -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/syn/report/entry_proc_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model entry_proc -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/syn/report/entry_proc_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model entry_proc -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/entry_proc.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -model entry_proc -f -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/entry_proc.adb 
Execute       db_write -model entry_proc -bindview -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info entry_proc -p C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/entry_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_tile_height_loop_MAIN_1_Block_newFuncRoot4_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model dataflow_in_loop_tile_height_loop_MAIN.1_Block_newFuncRoot4_proc -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/dataflow_in_loop_tile_height_loop_MAIN_1_Block_newFuncRoot4_proc.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_5ns_8_12_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_tile_height_loop_MAIN_1_Block_newFuncRoot4_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.189 seconds; current allocated memory: 1.492 GB.
Execute       source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl dataflow_in_loop_tile_height_loop_MAIN.1_Block_newFuncRoot4_proc -style xilinx -f -lang vhdl -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/syn/vhdl/srcnn_dataflow_in_loop_tile_height_loop_MAIN_1_Block_newFuncRoot4_proc 
Execute       gen_rtl dataflow_in_loop_tile_height_loop_MAIN.1_Block_newFuncRoot4_proc -style xilinx -f -lang vlog -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/syn/verilog/srcnn_dataflow_in_loop_tile_height_loop_MAIN_1_Block_newFuncRoot4_proc 
Execute       syn_report -csynth -model dataflow_in_loop_tile_height_loop_MAIN.1_Block_newFuncRoot4_proc -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/syn/report/dataflow_in_loop_tile_height_loop_MAIN_1_Block_newFuncRoot4_proc_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model dataflow_in_loop_tile_height_loop_MAIN.1_Block_newFuncRoot4_proc -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/syn/report/dataflow_in_loop_tile_height_loop_MAIN_1_Block_newFuncRoot4_proc_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model dataflow_in_loop_tile_height_loop_MAIN.1_Block_newFuncRoot4_proc -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/dataflow_in_loop_tile_height_loop_MAIN_1_Block_newFuncRoot4_proc.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -model dataflow_in_loop_tile_height_loop_MAIN.1_Block_newFuncRoot4_proc -f -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/dataflow_in_loop_tile_height_loop_MAIN_1_Block_newFuncRoot4_proc.adb 
Execute       db_write -model dataflow_in_loop_tile_height_loop_MAIN.1_Block_newFuncRoot4_proc -bindview -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dataflow_in_loop_tile_height_loop_MAIN.1_Block_newFuncRoot4_proc -p C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/dataflow_in_loop_tile_height_loop_MAIN_1_Block_newFuncRoot4_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1_tile_Pipeline_feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_co' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv1_tile_Pipeline_feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_co -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv1_tile_Pipeline_feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_co.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv1_tile_Pipeline_feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_co' pipeline 'feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'conv1_tile_Pipeline_feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_co' is 410252 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 81 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 81 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_16_4_32_1_1': 104 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_17_5_32_1_1': 130 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_2_1_32_1_1': 81 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1_tile_Pipeline_feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_co'.
Command       create_rtl_model done; 1.851 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.002 seconds; current allocated memory: 1.578 GB.
Execute       source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv1_tile_Pipeline_feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_co -style xilinx -f -lang vhdl -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/syn/vhdl/srcnn_conv1_tile_Pipeline_feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_co 
Execute       gen_rtl conv1_tile_Pipeline_feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_co -style xilinx -f -lang vlog -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/syn/verilog/srcnn_conv1_tile_Pipeline_feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_co 
Command       gen_rtl done; 0.127 sec.
Execute       syn_report -csynth -model conv1_tile_Pipeline_feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_co -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/syn/report/conv1_tile_Pipeline_feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_co_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 0.469 sec.
Execute       syn_report -rtlxml -model conv1_tile_Pipeline_feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_co -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/syn/report/conv1_tile_Pipeline_feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_co_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 0.202 sec.
Execute       syn_report -verbosereport -model conv1_tile_Pipeline_feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_co -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv1_tile_Pipeline_feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_co.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 0.61 sec.
Execute       db_write -model conv1_tile_Pipeline_feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_co -f -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv1_tile_Pipeline_feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_co.adb 
Command       db_write done; 0.448 sec.
Execute       db_write -model conv1_tile_Pipeline_feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_co -bindview -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.141 sec.
Execute       gen_tb_info conv1_tile_Pipeline_feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_co -p C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv1_tile_Pipeline_feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_co 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1_tile' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv1_tile -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv1_tile.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mux_2_1_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1_tile'.
INFO: [RTMG 210-278] Implementing memory 'srcnn_conv1_tile_layer1_output_tile_RAM_S2P_BRAM_1R1W' using block RAMs.
Command       create_rtl_model done; 0.195 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.068 seconds; current allocated memory: 1.610 GB.
Execute       source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv1_tile -style xilinx -f -lang vhdl -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/syn/vhdl/srcnn_conv1_tile 
Execute       gen_rtl conv1_tile -style xilinx -f -lang vlog -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/syn/verilog/srcnn_conv1_tile 
Execute       syn_report -csynth -model conv1_tile -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/syn/report/conv1_tile_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model conv1_tile -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/syn/report/conv1_tile_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model conv1_tile -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv1_tile.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 0.183 sec.
Execute       db_write -model conv1_tile -f -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv1_tile.adb 
Command       db_write done; 0.16 sec.
Execute       db_write -model conv1_tile -bindview -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info conv1_tile -p C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv1_tile 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_320_1_VITIS_LOOP_321_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_320_1_VITIS_LOOP_321_2 -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_320_1_VITIS_LOOP_321_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_320_1_VITIS_LOOP_321_2' pipeline 'STREAM_READ_CONV2_VITIS_LOOP_320_1_VITIS_LOOP_321_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_320_1_VITIS_LOOP_321_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.067 seconds; current allocated memory: 1.631 GB.
Execute       source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_320_1_VITIS_LOOP_321_2 -style xilinx -f -lang vhdl -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/syn/vhdl/srcnn_conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_320_1_VITIS_LOOP_321_2 
Execute       gen_rtl conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_320_1_VITIS_LOOP_321_2 -style xilinx -f -lang vlog -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/syn/verilog/srcnn_conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_320_1_VITIS_LOOP_321_2 
Execute       syn_report -csynth -model conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_320_1_VITIS_LOOP_321_2 -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/syn/report/conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_320_1_VITIS_LOOP_321_2_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_320_1_VITIS_LOOP_321_2 -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/syn/report/conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_320_1_VITIS_LOOP_321_2_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_320_1_VITIS_LOOP_321_2 -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_320_1_VITIS_LOOP_321_2.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -model conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_320_1_VITIS_LOOP_321_2 -f -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_320_1_VITIS_LOOP_321_2.adb 
Execute       db_write -model conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_320_1_VITIS_LOOP_321_2 -bindview -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_320_1_VITIS_LOOP_321_2 -p C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_320_1_VITIS_LOOP_321_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_330_3_VITIS_LOOP_331_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_330_3_VITIS_LOOP_331_4 -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_330_3_VITIS_LOOP_331_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_330_3_VITIS_LOOP_331_4' pipeline 'OUT_STATIONARY_CONV2_VITIS_LOOP_330_3_VITIS_LOOP_331_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_330_3_VITIS_LOOP_331_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.232 seconds; current allocated memory: 1.631 GB.
Execute       source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_330_3_VITIS_LOOP_331_4 -style xilinx -f -lang vhdl -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/syn/vhdl/srcnn_conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_330_3_VITIS_LOOP_331_4 
Execute       gen_rtl conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_330_3_VITIS_LOOP_331_4 -style xilinx -f -lang vlog -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/syn/verilog/srcnn_conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_330_3_VITIS_LOOP_331_4 
Execute       syn_report -csynth -model conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_330_3_VITIS_LOOP_331_4 -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/syn/report/conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_330_3_VITIS_LOOP_331_4_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_330_3_VITIS_LOOP_331_4 -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/syn/report/conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_330_3_VITIS_LOOP_331_4_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_330_3_VITIS_LOOP_331_4 -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_330_3_VITIS_LOOP_331_4.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -model conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_330_3_VITIS_LOOP_331_4 -f -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_330_3_VITIS_LOOP_331_4.adb 
Execute       db_write -model conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_330_3_VITIS_LOOP_331_4 -bindview -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_330_3_VITIS_LOOP_331_4 -p C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_330_3_VITIS_LOOP_331_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_Pipeline_tile_height_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv2_Pipeline_tile_height_loop -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_tile_height_loop.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'tile_height_loop' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2_Pipeline_tile_height_loop' pipeline 'tile_height_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 17 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 17 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_Pipeline_tile_height_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.315 seconds; current allocated memory: 1.633 GB.
Execute       source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv2_Pipeline_tile_height_loop -style xilinx -f -lang vhdl -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/syn/vhdl/srcnn_conv2_Pipeline_tile_height_loop 
Execute       gen_rtl conv2_Pipeline_tile_height_loop -style xilinx -f -lang vlog -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/syn/verilog/srcnn_conv2_Pipeline_tile_height_loop 
Execute       syn_report -csynth -model conv2_Pipeline_tile_height_loop -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/syn/report/conv2_Pipeline_tile_height_loop_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model conv2_Pipeline_tile_height_loop -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/syn/report/conv2_Pipeline_tile_height_loop_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model conv2_Pipeline_tile_height_loop -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_tile_height_loop.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -model conv2_Pipeline_tile_height_loop -f -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_tile_height_loop.adb 
Execute       db_write -model conv2_Pipeline_tile_height_loop -bindview -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info conv2_Pipeline_tile_height_loop -p C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_tile_height_loop 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_Pipeline_tile_height_loop4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv2_Pipeline_tile_height_loop4 -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_tile_height_loop4.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'tile_height_loop' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2_Pipeline_tile_height_loop4' pipeline 'tile_height_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 17 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 17 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_Pipeline_tile_height_loop4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.501 seconds; current allocated memory: 1.638 GB.
Execute       source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv2_Pipeline_tile_height_loop4 -style xilinx -f -lang vhdl -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/syn/vhdl/srcnn_conv2_Pipeline_tile_height_loop4 
Execute       gen_rtl conv2_Pipeline_tile_height_loop4 -style xilinx -f -lang vlog -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/syn/verilog/srcnn_conv2_Pipeline_tile_height_loop4 
Execute       syn_report -csynth -model conv2_Pipeline_tile_height_loop4 -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/syn/report/conv2_Pipeline_tile_height_loop4_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model conv2_Pipeline_tile_height_loop4 -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/syn/report/conv2_Pipeline_tile_height_loop4_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model conv2_Pipeline_tile_height_loop4 -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_tile_height_loop4.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -model conv2_Pipeline_tile_height_loop4 -f -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_tile_height_loop4.adb 
Execute       db_write -model conv2_Pipeline_tile_height_loop4 -bindview -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info conv2_Pipeline_tile_height_loop4 -p C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_tile_height_loop4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_Pipeline_tile_height_loop5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv2_Pipeline_tile_height_loop5 -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_tile_height_loop5.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'tile_height_loop' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2_Pipeline_tile_height_loop5' pipeline 'tile_height_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 17 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 17 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_Pipeline_tile_height_loop5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.496 seconds; current allocated memory: 1.642 GB.
Execute       source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv2_Pipeline_tile_height_loop5 -style xilinx -f -lang vhdl -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/syn/vhdl/srcnn_conv2_Pipeline_tile_height_loop5 
Execute       gen_rtl conv2_Pipeline_tile_height_loop5 -style xilinx -f -lang vlog -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/syn/verilog/srcnn_conv2_Pipeline_tile_height_loop5 
Execute       syn_report -csynth -model conv2_Pipeline_tile_height_loop5 -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/syn/report/conv2_Pipeline_tile_height_loop5_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model conv2_Pipeline_tile_height_loop5 -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/syn/report/conv2_Pipeline_tile_height_loop5_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model conv2_Pipeline_tile_height_loop5 -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_tile_height_loop5.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -model conv2_Pipeline_tile_height_loop5 -f -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_tile_height_loop5.adb 
Execute       db_write -model conv2_Pipeline_tile_height_loop5 -bindview -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info conv2_Pipeline_tile_height_loop5 -p C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_tile_height_loop5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_Pipeline_tile_height_loop6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv2_Pipeline_tile_height_loop6 -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_tile_height_loop6.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'tile_height_loop' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2_Pipeline_tile_height_loop6' pipeline 'tile_height_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 17 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 17 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_Pipeline_tile_height_loop6'.
Command       create_rtl_model done; 0.112 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.55 seconds; current allocated memory: 1.647 GB.
Execute       source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv2_Pipeline_tile_height_loop6 -style xilinx -f -lang vhdl -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/syn/vhdl/srcnn_conv2_Pipeline_tile_height_loop6 
Execute       gen_rtl conv2_Pipeline_tile_height_loop6 -style xilinx -f -lang vlog -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/syn/verilog/srcnn_conv2_Pipeline_tile_height_loop6 
Execute       syn_report -csynth -model conv2_Pipeline_tile_height_loop6 -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/syn/report/conv2_Pipeline_tile_height_loop6_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 0.105 sec.
Execute       syn_report -rtlxml -model conv2_Pipeline_tile_height_loop6 -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/syn/report/conv2_Pipeline_tile_height_loop6_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model conv2_Pipeline_tile_height_loop6 -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_tile_height_loop6.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -model conv2_Pipeline_tile_height_loop6 -f -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_tile_height_loop6.adb 
Execute       db_write -model conv2_Pipeline_tile_height_loop6 -bindview -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info conv2_Pipeline_tile_height_loop6 -p C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_tile_height_loop6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_Pipeline_RELU_CONV2_VITIS_LOOP_360_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv2_Pipeline_RELU_CONV2_VITIS_LOOP_360_6 -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_RELU_CONV2_VITIS_LOOP_360_6.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'RELU_CONV2_VITIS_LOOP_360_6' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2_Pipeline_RELU_CONV2_VITIS_LOOP_360_6' pipeline 'RELU_CONV2_VITIS_LOOP_360_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_17_5_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_Pipeline_RELU_CONV2_VITIS_LOOP_360_6'.
Command       create_rtl_model done; 0.111 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.594 seconds; current allocated memory: 1.652 GB.
Execute       source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv2_Pipeline_RELU_CONV2_VITIS_LOOP_360_6 -style xilinx -f -lang vhdl -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/syn/vhdl/srcnn_conv2_Pipeline_RELU_CONV2_VITIS_LOOP_360_6 
Execute       gen_rtl conv2_Pipeline_RELU_CONV2_VITIS_LOOP_360_6 -style xilinx -f -lang vlog -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/syn/verilog/srcnn_conv2_Pipeline_RELU_CONV2_VITIS_LOOP_360_6 
Execute       syn_report -csynth -model conv2_Pipeline_RELU_CONV2_VITIS_LOOP_360_6 -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/syn/report/conv2_Pipeline_RELU_CONV2_VITIS_LOOP_360_6_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model conv2_Pipeline_RELU_CONV2_VITIS_LOOP_360_6 -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/syn/report/conv2_Pipeline_RELU_CONV2_VITIS_LOOP_360_6_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model conv2_Pipeline_RELU_CONV2_VITIS_LOOP_360_6 -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_RELU_CONV2_VITIS_LOOP_360_6.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -model conv2_Pipeline_RELU_CONV2_VITIS_LOOP_360_6 -f -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_RELU_CONV2_VITIS_LOOP_360_6.adb 
Execute       db_write -model conv2_Pipeline_RELU_CONV2_VITIS_LOOP_360_6 -bindview -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info conv2_Pipeline_RELU_CONV2_VITIS_LOOP_360_6 -p C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_RELU_CONV2_VITIS_LOOP_360_6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_372_7_VITIS_LOOP_373_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_372_7_VITIS_LOOP_373_8 -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_372_7_VITIS_LOOP_373_8.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_372_7_VITIS_LOOP_373_8' pipeline 'STREAM_OUT_CONV2_VITIS_LOOP_372_7_VITIS_LOOP_373_8' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_17_5_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_372_7_VITIS_LOOP_373_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.655 GB.
Execute       source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_372_7_VITIS_LOOP_373_8 -style xilinx -f -lang vhdl -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/syn/vhdl/srcnn_conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_372_7_VITIS_LOOP_373_8 
Execute       gen_rtl conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_372_7_VITIS_LOOP_373_8 -style xilinx -f -lang vlog -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/syn/verilog/srcnn_conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_372_7_VITIS_LOOP_373_8 
Execute       syn_report -csynth -model conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_372_7_VITIS_LOOP_373_8 -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/syn/report/conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_372_7_VITIS_LOOP_373_8_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_372_7_VITIS_LOOP_373_8 -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/syn/report/conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_372_7_VITIS_LOOP_373_8_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_372_7_VITIS_LOOP_373_8 -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_372_7_VITIS_LOOP_373_8.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -model conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_372_7_VITIS_LOOP_373_8 -f -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_372_7_VITIS_LOOP_373_8.adb 
Execute       db_write -model conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_372_7_VITIS_LOOP_373_8 -bindview -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_372_7_VITIS_LOOP_373_8 -p C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_372_7_VITIS_LOOP_373_8 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv2 -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv2.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 17 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 17 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_2_1_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2'.
INFO: [RTMG 210-278] Implementing memory 'srcnn_conv2_input_tile_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'srcnn_conv2_layer2_output_tile_RAM_AUTO_1R1W' using auto RAMs.
Command       create_rtl_model done; 0.167 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.416 seconds; current allocated memory: 1.662 GB.
Execute       source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv2 -style xilinx -f -lang vhdl -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/syn/vhdl/srcnn_conv2 
Execute       gen_rtl conv2 -style xilinx -f -lang vlog -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/syn/verilog/srcnn_conv2 
Execute       syn_report -csynth -model conv2 -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/syn/report/conv2_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model conv2 -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/syn/report/conv2_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model conv2 -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv2.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 0.117 sec.
Execute       db_write -model conv2 -f -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv2.adb 
Execute       db_write -model conv2 -bindview -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info conv2 -p C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_399_2_VITIS_LOOP_400_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv3_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_399_2_VITIS_LOOP_400_3 -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_399_2_VITIS_LOOP_400_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv3_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_399_2_VITIS_LOOP_400_3' pipeline 'VITIS_LOOP_398_1_VITIS_LOOP_399_2_VITIS_LOOP_400_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_399_2_VITIS_LOOP_400_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.667 GB.
Execute       source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv3_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_399_2_VITIS_LOOP_400_3 -style xilinx -f -lang vhdl -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/syn/vhdl/srcnn_conv3_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_399_2_VITIS_LOOP_400_3 
Execute       gen_rtl conv3_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_399_2_VITIS_LOOP_400_3 -style xilinx -f -lang vlog -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/syn/verilog/srcnn_conv3_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_399_2_VITIS_LOOP_400_3 
Execute       syn_report -csynth -model conv3_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_399_2_VITIS_LOOP_400_3 -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/syn/report/conv3_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_399_2_VITIS_LOOP_400_3_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model conv3_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_399_2_VITIS_LOOP_400_3 -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/syn/report/conv3_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_399_2_VITIS_LOOP_400_3_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model conv3_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_399_2_VITIS_LOOP_400_3 -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_399_2_VITIS_LOOP_400_3.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -model conv3_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_399_2_VITIS_LOOP_400_3 -f -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_399_2_VITIS_LOOP_400_3.adb 
Execute       db_write -model conv3_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_399_2_VITIS_LOOP_400_3 -bindview -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info conv3_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_399_2_VITIS_LOOP_400_3 -p C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_399_2_VITIS_LOOP_400_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3_Pipeline_OUT_STATIONARY_CONV3_VITIS_LOOP_409_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv3_Pipeline_OUT_STATIONARY_CONV3_VITIS_LOOP_409_4 -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_OUT_STATIONARY_CONV3_VITIS_LOOP_409_4.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3_Pipeline_OUT_STATIONARY_CONV3_VITIS_LOOP_409_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.228 seconds; current allocated memory: 1.669 GB.
Execute       source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv3_Pipeline_OUT_STATIONARY_CONV3_VITIS_LOOP_409_4 -style xilinx -f -lang vhdl -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/syn/vhdl/srcnn_conv3_Pipeline_OUT_STATIONARY_CONV3_VITIS_LOOP_409_4 
Execute       gen_rtl conv3_Pipeline_OUT_STATIONARY_CONV3_VITIS_LOOP_409_4 -style xilinx -f -lang vlog -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/syn/verilog/srcnn_conv3_Pipeline_OUT_STATIONARY_CONV3_VITIS_LOOP_409_4 
Execute       syn_report -csynth -model conv3_Pipeline_OUT_STATIONARY_CONV3_VITIS_LOOP_409_4 -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/syn/report/conv3_Pipeline_OUT_STATIONARY_CONV3_VITIS_LOOP_409_4_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model conv3_Pipeline_OUT_STATIONARY_CONV3_VITIS_LOOP_409_4 -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/syn/report/conv3_Pipeline_OUT_STATIONARY_CONV3_VITIS_LOOP_409_4_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model conv3_Pipeline_OUT_STATIONARY_CONV3_VITIS_LOOP_409_4 -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_OUT_STATIONARY_CONV3_VITIS_LOOP_409_4.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -model conv3_Pipeline_OUT_STATIONARY_CONV3_VITIS_LOOP_409_4 -f -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_OUT_STATIONARY_CONV3_VITIS_LOOP_409_4.adb 
Execute       db_write -model conv3_Pipeline_OUT_STATIONARY_CONV3_VITIS_LOOP_409_4 -bindview -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info conv3_Pipeline_OUT_STATIONARY_CONV3_VITIS_LOOP_409_4 -p C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_OUT_STATIONARY_CONV3_VITIS_LOOP_409_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3_Pipeline_in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv3_Pipeline_in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3 -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv3_Pipeline_in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3' pipeline 'in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_8_3_32_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3_Pipeline_in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3'.
Command       create_rtl_model done; 0.26 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.432 seconds; current allocated memory: 1.674 GB.
Execute       source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv3_Pipeline_in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3 -style xilinx -f -lang vhdl -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/syn/vhdl/srcnn_conv3_Pipeline_in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3 
Execute       gen_rtl conv3_Pipeline_in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3 -style xilinx -f -lang vlog -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/syn/verilog/srcnn_conv3_Pipeline_in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3 
Execute       syn_report -csynth -model conv3_Pipeline_in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3 -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/syn/report/conv3_Pipeline_in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 0.83 sec.
Execute       syn_report -rtlxml -model conv3_Pipeline_in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3 -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/syn/report/conv3_Pipeline_in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 0.376 sec.
Execute       syn_report -verbosereport -model conv3_Pipeline_in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3 -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 0.612 sec.
Execute       db_write -model conv3_Pipeline_in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3 -f -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3.adb 
Command       db_write done; 0.552 sec.
Execute       db_write -model conv3_Pipeline_in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3 -bindview -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info conv3_Pipeline_in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3 -p C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv3 -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv3.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3'.
INFO: [RTMG 210-278] Implementing memory 'srcnn_conv3_input_tile_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.388 seconds; current allocated memory: 1.697 GB.
Execute       source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv3 -style xilinx -f -lang vhdl -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/syn/vhdl/srcnn_conv3 
Execute       gen_rtl conv3 -style xilinx -f -lang vlog -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/syn/verilog/srcnn_conv3 
Execute       syn_report -csynth -model conv3 -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/syn/report/conv3_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model conv3 -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/syn/report/conv3_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model conv3 -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv3.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 0.135 sec.
Execute       db_write -model conv3 -f -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv3.adb 
Execute       db_write -model conv3 -bindview -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info conv3 -p C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reconstructor_Pipeline_VITIS_LOOP_465_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model reconstructor_Pipeline_VITIS_LOOP_465_2 -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/reconstructor_Pipeline_VITIS_LOOP_465_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'reconstructor_Pipeline_VITIS_LOOP_465_2' pipeline 'VITIS_LOOP_464_1_VITIS_LOOP_465_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'reconstructor_Pipeline_VITIS_LOOP_465_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.698 GB.
Execute       source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl reconstructor_Pipeline_VITIS_LOOP_465_2 -style xilinx -f -lang vhdl -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/syn/vhdl/srcnn_reconstructor_Pipeline_VITIS_LOOP_465_2 
Execute       gen_rtl reconstructor_Pipeline_VITIS_LOOP_465_2 -style xilinx -f -lang vlog -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/syn/verilog/srcnn_reconstructor_Pipeline_VITIS_LOOP_465_2 
Execute       syn_report -csynth -model reconstructor_Pipeline_VITIS_LOOP_465_2 -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/syn/report/reconstructor_Pipeline_VITIS_LOOP_465_2_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model reconstructor_Pipeline_VITIS_LOOP_465_2 -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/syn/report/reconstructor_Pipeline_VITIS_LOOP_465_2_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model reconstructor_Pipeline_VITIS_LOOP_465_2 -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/reconstructor_Pipeline_VITIS_LOOP_465_2.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -model reconstructor_Pipeline_VITIS_LOOP_465_2 -f -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/reconstructor_Pipeline_VITIS_LOOP_465_2.adb 
Execute       db_write -model reconstructor_Pipeline_VITIS_LOOP_465_2 -bindview -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info reconstructor_Pipeline_VITIS_LOOP_465_2 -p C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/reconstructor_Pipeline_VITIS_LOOP_465_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reconstructor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model reconstructor -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/reconstructor.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'reconstructor'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.698 GB.
Execute       source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl reconstructor -style xilinx -f -lang vhdl -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/syn/vhdl/srcnn_reconstructor 
Execute       gen_rtl reconstructor -style xilinx -f -lang vlog -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/syn/verilog/srcnn_reconstructor 
Execute       syn_report -csynth -model reconstructor -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/syn/report/reconstructor_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model reconstructor -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/syn/report/reconstructor_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model reconstructor -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/reconstructor.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -model reconstructor -f -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/reconstructor.adb 
Execute       db_write -model reconstructor -bindview -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info reconstructor -p C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/reconstructor 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_tile_height_loop_MAIN_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model dataflow_in_loop_tile_height_loop_MAIN.1 -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/dataflow_in_loop_tile_height_loop_MAIN_1.compgen.tcl 
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_in_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_in_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_in_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_in_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_in_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_in_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_in_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_in_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_in_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_in_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_in_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_in_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_in_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_in_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_in_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_in_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_in_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_in_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_in_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_out_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_out_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_out_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_out_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_out_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_out_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_out_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_out_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_out_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_out_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_out_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_out_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_tile_height_loop_MAIN_1/m_axi_gmem_out_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_tile_height_loop_MAIN_1'.
INFO: [HLS 200-741] Implementing PIPO srcnn_dataflow_in_loop_tile_height_loop_MAIN_1_layer3_output_tile_0_RAM_AUTO_1R1W using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'srcnn_dataflow_in_loop_tile_height_loop_MAIN_1_layer3_output_tile_0_RAM_AUTO_1R1W_memcore' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'output_ftmap_c_U(srcnn_fifo_w64_d6_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'pixel_w_loc_c14_channel_U(srcnn_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'pixel_h_loc_c15_channel_U(srcnn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv1_to_conv2_U(srcnn_fifo_w32_d512_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'pixel_w_loc_c_U(srcnn_fifo_w8_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'pixel_h_loc_c_U(srcnn_fifo_w9_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv2_to_conv3_U(srcnn_fifo_w32_d512_D)' using Distributed RAMs.
Command       create_rtl_model done; 0.929 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.072 seconds; current allocated memory: 1.705 GB.
Execute       source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl dataflow_in_loop_tile_height_loop_MAIN.1 -style xilinx -f -lang vhdl -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/syn/vhdl/srcnn_dataflow_in_loop_tile_height_loop_MAIN_1 
Execute       gen_rtl dataflow_in_loop_tile_height_loop_MAIN.1 -style xilinx -f -lang vlog -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/syn/verilog/srcnn_dataflow_in_loop_tile_height_loop_MAIN_1 
Execute       syn_report -csynth -model dataflow_in_loop_tile_height_loop_MAIN.1 -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/syn/report/dataflow_in_loop_tile_height_loop_MAIN_1_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 0.132 sec.
Execute       syn_report -rtlxml -model dataflow_in_loop_tile_height_loop_MAIN.1 -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/syn/report/dataflow_in_loop_tile_height_loop_MAIN_1_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model dataflow_in_loop_tile_height_loop_MAIN.1 -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/dataflow_in_loop_tile_height_loop_MAIN_1.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 0.235 sec.
Execute       db_write -model dataflow_in_loop_tile_height_loop_MAIN.1 -f -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/dataflow_in_loop_tile_height_loop_MAIN_1.adb 
Execute       db_write -model dataflow_in_loop_tile_height_loop_MAIN.1 -bindview -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dataflow_in_loop_tile_height_loop_MAIN.1 -p C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/dataflow_in_loop_tile_height_loop_MAIN_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model dataflow_parent_loop_proc -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/dataflow_parent_loop_proc.compgen.tcl 
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_in_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_in_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_in_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_in_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_in_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_in_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_in_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_in_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_in_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_in_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_in_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_in_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_in_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_in_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_in_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_in_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_in_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_in_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_in_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_out_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_out_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_out_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_out_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_out_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_out_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_out_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_out_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_out_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_out_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_out_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_out_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem_out_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_proc'.
Command       create_rtl_model done; 0.794 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.438 seconds; current allocated memory: 1.725 GB.
Execute       source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl dataflow_parent_loop_proc -style xilinx -f -lang vhdl -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/syn/vhdl/srcnn_dataflow_parent_loop_proc 
Execute       gen_rtl dataflow_parent_loop_proc -style xilinx -f -lang vlog -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/syn/verilog/srcnn_dataflow_parent_loop_proc 
Execute       syn_report -csynth -model dataflow_parent_loop_proc -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/syn/report/dataflow_parent_loop_proc_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model dataflow_parent_loop_proc -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/syn/report/dataflow_parent_loop_proc_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model dataflow_parent_loop_proc -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/dataflow_parent_loop_proc.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 0.233 sec.
Execute       db_write -model dataflow_parent_loop_proc -f -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/dataflow_parent_loop_proc.adb 
Execute       db_write -model dataflow_parent_loop_proc -bindview -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dataflow_parent_loop_proc -p C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/dataflow_parent_loop_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'srcnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model srcnn -top_prefix  -sub_prefix srcnn_ -mg_file C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/srcnn.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/gmem_in' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/gmem_w1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/gmem_w2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/gmem_w3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/gmem_out' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/input_ftmap' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_biases' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv2_weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv2_biases' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv3_weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv3_biases' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/output_ftmap' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'srcnn' to 's_axilite & ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_161_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_bkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_162_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_cud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_163_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_dEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_164_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_eOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_165_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_fYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_166_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_g8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_167_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_hbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_168_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_ibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_169_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_jbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_170_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_kbM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_171_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_lbW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_172_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_mb6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_173_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_ncg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_174_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_ocq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_175_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_pcA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_176_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_qcK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_177_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_rcU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_178_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_sc4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_179_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_tde' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_180_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_udo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_181_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_vdy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_182_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_wdI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_183_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_xdS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_184_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_yd2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_185_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_zec' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_186_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_Aem' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_187_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_Bew' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_188_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_CeG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_189_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_DeQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_190_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_Ee0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_191_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_Ffa' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_192_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_Gfk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_193_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_Hfu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_194_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_IfE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_195_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_JfO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_196_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_KfY' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_197_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_Lf8' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_198_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_Mgi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_199_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_Ngs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_200_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_OgC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_201_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_PgM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_202_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_QgW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_203_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_Rg6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_204_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_Shg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_205_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_Thq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_206_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_UhA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_207_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_VhK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_208_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_WhU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_209_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_Xh4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_210_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_Yie' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_211_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_Zio' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_212_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_0iy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_213_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_1iI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_214_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_2iS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_215_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_3i2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_216_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_4jc' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_217_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_5jm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_218_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_6jw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_219_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_7jG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_220_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_8jQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_221_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_9j0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_222_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_bak' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_99_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_bbk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_98_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_bck' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_97_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_bdk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_96_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_bek' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_95_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_bfk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_94_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_bgk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_93_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_bhl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_92_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_bil' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_91_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_bjl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_90_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_bkl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_89_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_bll' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_88_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_bml' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_87_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_bnm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_86_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_bom' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_85_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_bpm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_84_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_bqm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_83_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_brm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_82_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_bsm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_81_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_btn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_80_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_bun' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_79_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_bvn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_78_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_bwn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_77_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_bxn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_76_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_byn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_75_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_bzo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_74_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_bAo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_73_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_bBo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_72_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_bCo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_71_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_bDo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_70_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_bEo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_69_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_bFp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_68_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_bGp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_67_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_bHp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_66_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_bIp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_65_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_bJp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_64_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_bKp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_63_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_bLp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_62_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_bMq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_61_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_bNq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_60_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_bOq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_59_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_bPq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_58_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_bQq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_57_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_bRq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_56_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_bSr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_55_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_bTr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_54_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_bUr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_53_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_bVr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_52_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_bWr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_51_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_bXr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_50_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_bYs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_49_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_bZs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_48_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_b0s' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_47_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_b1s' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_46_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_b2s' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_45_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_b3s' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_44_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_b4t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_43_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_b5t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_42_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_b6t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_41_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_b7t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_40_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_b8t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_39_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_b9t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_38_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_cau' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_37_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_cbu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_36_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_ccu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_35_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_cdu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_34_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_ceu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_33_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_cfu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_32_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_cgu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_31_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_chv' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_30_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_civ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_29_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_cjv' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_28_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_ckv' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_27_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_clv' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_26_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_cmv' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_25_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_cnw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_24_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_cow' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_23_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_cpw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_22_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_cqw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_21_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_crw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_20_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_csw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_19_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_ctx' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_18_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_cux' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_17_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_cvx' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_16_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_cwx' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_15_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_cxx' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_14_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_cyx' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_13_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_czy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_12_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_cAy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_11_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_cBy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_10_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_cCy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_9_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_cDy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_8_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_cEy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_7_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_cFz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_6_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_cGz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_5_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_cHz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_4_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_cIz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_3_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_cJz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_2_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_cKz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_1_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_cLz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_RAM_S2P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_cMA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_3_RAM_S2P_BRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_cNA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_2_RAM_S2P_BRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_cOA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_1_RAM_S2P_BRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_cPA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_RAM_S2P_BRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_cQA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_31_RAM_S2P_BRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_cRA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_30_RAM_S2P_BRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_cSB' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_29_RAM_S2P_BRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_cTB' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_28_RAM_S2P_BRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_cUB' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_27_RAM_S2P_BRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_cVB' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_26_RAM_S2P_BRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_cWB' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_25_RAM_S2P_BRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_cXB' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_24_RAM_S2P_BRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_cYC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_23_RAM_S2P_BRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_cZC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_22_RAM_S2P_BRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_c0C' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_21_RAM_S2P_BRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_c1C' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_20_RAM_S2P_BRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_c2C' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_19_RAM_S2P_BRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_c3C' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_18_RAM_S2P_BRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_c4D' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_17_RAM_S2P_BRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_c5D' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_16_RAM_S2P_BRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_c6D' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_15_RAM_S2P_BRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_c7D' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_14_RAM_S2P_BRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_c8D' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_13_RAM_S2P_BRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_c9D' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_12_RAM_S2P_BRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_daE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_11_RAM_S2P_BRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_dbE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_10_RAM_S2P_BRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_dcE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_9_RAM_S2P_BRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_ddE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_8_RAM_S2P_BRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_deE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_7_RAM_S2P_BRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_dfE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_6_RAM_S2P_BRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_dgE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_5_RAM_S2P_BRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_dhF' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_4_RAM_S2P_BRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_diF' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_3_RAM_S2P_BRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_djF' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_2_RAM_S2P_BRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_dkF' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_1_RAM_S2P_BRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_dlF' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_RAM_S2P_BRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_dmF' due to the length limit 80
INFO: [RTGEN 206-100] Bundling port 'input_ftmap', 'conv1_weights', 'conv1_biases', 'conv2_weights', 'conv2_biases', 'conv3_weights', 'conv3_biases', 'output_ftmap' and 'return' to AXI-Lite port ctrl.
INFO: [RTGEN 206-100] Finished creating RTL model for 'srcnn'.
INFO: [RTMG 210-278] Implementing memory 'srcnn_conv1_biases_local_RAM_S2P_BRAM_1R1W' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'srcnn_p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_bkb' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'srcnn_conv2_biases_local_RAM_S2P_BRAM_1R1W' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'srcnn_p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_cNA' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'srcnn_p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_cRA' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'srcnn_conv3_biases_local_RAM_S2P_BRAM_1R1W' using block RAMs.
Command       create_rtl_model done; 5.26 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 5.778 seconds; current allocated memory: 1.752 GB.
Execute       source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl srcnn -istop -style xilinx -f -lang vhdl -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/syn/vhdl/srcnn 
Execute       gen_rtl srcnn -istop -style xilinx -f -lang vlog -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/syn/verilog/srcnn 
Execute       syn_report -csynth -model srcnn -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/syn/report/srcnn_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model srcnn -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/syn/report/srcnn_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model srcnn -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/srcnn.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 0.197 sec.
Execute       db_write -model srcnn -f -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/srcnn.adb 
Execute       db_write -model srcnn -bindview -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info srcnn -p C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/srcnn 
Execute       export_constraint_db -f -tool general -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/srcnn.constraint.tcl 
Execute       syn_report -designview -model srcnn -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/srcnn.design.xml 
Command       syn_report done; 1.922 sec.
Execute       syn_report -csynthDesign -model srcnn -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/syn/report/csynth.rpt -MHOut C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -wcfg -model srcnn -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/srcnn_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model srcnn -o C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/srcnn.protoinst 
Execute       sc_get_clocks srcnn 
Execute       sc_get_portdomain srcnn 
INFO-FLOW: Model list for RTL component generation: load_conv1_params_Pipeline_VITIS_LOOP_143_3_VITIS_LOOP_144_4 load_conv1_params load_conv2_params_Pipeline_VITIS_LOOP_163_2 load_conv2_params load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4 load_conv3_params entry_proc dataflow_in_loop_tile_height_loop_MAIN.1_Block_newFuncRoot4_proc conv1_tile_Pipeline_feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_co conv1_tile conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_320_1_VITIS_LOOP_321_2 conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_330_3_VITIS_LOOP_331_4 conv2_Pipeline_tile_height_loop conv2_Pipeline_tile_height_loop4 conv2_Pipeline_tile_height_loop5 conv2_Pipeline_tile_height_loop6 conv2_Pipeline_RELU_CONV2_VITIS_LOOP_360_6 conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_372_7_VITIS_LOOP_373_8 conv2 conv3_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_399_2_VITIS_LOOP_400_3 conv3_Pipeline_OUT_STATIONARY_CONV3_VITIS_LOOP_409_4 conv3_Pipeline_in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3 conv3 reconstructor_Pipeline_VITIS_LOOP_465_2 reconstructor dataflow_in_loop_tile_height_loop_MAIN.1 dataflow_parent_loop_proc srcnn
INFO-FLOW: Handling components in module [load_conv1_params_Pipeline_VITIS_LOOP_143_3_VITIS_LOOP_144_4] ... 
Execute       source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/load_conv1_params_Pipeline_VITIS_LOOP_143_3_VITIS_LOOP_144_4.compgen.tcl 
INFO-FLOW: Found component srcnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [load_conv1_params] ... 
Execute       source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/load_conv1_params.compgen.tcl 
INFO-FLOW: Handling components in module [load_conv2_params_Pipeline_VITIS_LOOP_163_2] ... 
Execute       source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/load_conv2_params_Pipeline_VITIS_LOOP_163_2.compgen.tcl 
INFO-FLOW: Found component srcnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [load_conv2_params] ... 
Execute       source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/load_conv2_params.compgen.tcl 
INFO-FLOW: Handling components in module [load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4] ... 
Execute       source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4.compgen.tcl 
INFO-FLOW: Found component srcnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [load_conv3_params] ... 
Execute       source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/load_conv3_params.compgen.tcl 
INFO-FLOW: Handling components in module [entry_proc] ... 
Execute       source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/entry_proc.compgen.tcl 
INFO-FLOW: Handling components in module [dataflow_in_loop_tile_height_loop_MAIN_1_Block_newFuncRoot4_proc] ... 
Execute       source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/dataflow_in_loop_tile_height_loop_MAIN_1_Block_newFuncRoot4_proc.compgen.tcl 
INFO-FLOW: Found component srcnn_mul_8ns_10ns_17_1_1.
INFO-FLOW: Append model srcnn_mul_8ns_10ns_17_1_1
INFO-FLOW: Found component srcnn_urem_8ns_5ns_8_12_seq_1.
INFO-FLOW: Append model srcnn_urem_8ns_5ns_8_12_seq_1
INFO-FLOW: Handling components in module [conv1_tile_Pipeline_feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_co] ... 
Execute       source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv1_tile_Pipeline_feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_co.compgen.tcl 
INFO-FLOW: Found component srcnn_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model srcnn_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component srcnn_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model srcnn_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component srcnn_fcmp_32ns_32ns_1_2_no_dsp_1.
INFO-FLOW: Append model srcnn_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: Found component srcnn_mux_2_1_32_1_1.
INFO-FLOW: Append model srcnn_mux_2_1_32_1_1
INFO-FLOW: Found component srcnn_mux_16_4_32_1_1.
INFO-FLOW: Append model srcnn_mux_16_4_32_1_1
INFO-FLOW: Found component srcnn_mux_17_5_32_1_1.
INFO-FLOW: Append model srcnn_mux_17_5_32_1_1
INFO-FLOW: Found component srcnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv1_tile] ... 
Execute       source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv1_tile.compgen.tcl 
INFO-FLOW: Found component srcnn_conv1_tile_layer1_output_tile_RAM_S2P_BRAM_1R1W.
INFO-FLOW: Append model srcnn_conv1_tile_layer1_output_tile_RAM_S2P_BRAM_1R1W
INFO-FLOW: Handling components in module [conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_320_1_VITIS_LOOP_321_2] ... 
Execute       source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_320_1_VITIS_LOOP_321_2.compgen.tcl 
INFO-FLOW: Found component srcnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_330_3_VITIS_LOOP_331_4] ... 
Execute       source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_330_3_VITIS_LOOP_331_4.compgen.tcl 
INFO-FLOW: Found component srcnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv2_Pipeline_tile_height_loop] ... 
Execute       source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_tile_height_loop.compgen.tcl 
INFO-FLOW: Found component srcnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv2_Pipeline_tile_height_loop4] ... 
Execute       source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_tile_height_loop4.compgen.tcl 
INFO-FLOW: Found component srcnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv2_Pipeline_tile_height_loop5] ... 
Execute       source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_tile_height_loop5.compgen.tcl 
INFO-FLOW: Found component srcnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv2_Pipeline_tile_height_loop6] ... 
Execute       source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_tile_height_loop6.compgen.tcl 
INFO-FLOW: Found component srcnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv2_Pipeline_RELU_CONV2_VITIS_LOOP_360_6] ... 
Execute       source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_RELU_CONV2_VITIS_LOOP_360_6.compgen.tcl 
INFO-FLOW: Found component srcnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_372_7_VITIS_LOOP_373_8] ... 
Execute       source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_372_7_VITIS_LOOP_373_8.compgen.tcl 
INFO-FLOW: Found component srcnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv2] ... 
Execute       source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv2.compgen.tcl 
INFO-FLOW: Found component srcnn_conv2_input_tile_RAM_AUTO_1R1W.
INFO-FLOW: Append model srcnn_conv2_input_tile_RAM_AUTO_1R1W
INFO-FLOW: Found component srcnn_conv2_layer2_output_tile_RAM_AUTO_1R1W.
INFO-FLOW: Append model srcnn_conv2_layer2_output_tile_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [conv3_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_399_2_VITIS_LOOP_400_3] ... 
Execute       source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_399_2_VITIS_LOOP_400_3.compgen.tcl 
INFO-FLOW: Found component srcnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv3_Pipeline_OUT_STATIONARY_CONV3_VITIS_LOOP_409_4] ... 
Execute       source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_OUT_STATIONARY_CONV3_VITIS_LOOP_409_4.compgen.tcl 
INFO-FLOW: Found component srcnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv3_Pipeline_in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3] ... 
Execute       source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3.compgen.tcl 
INFO-FLOW: Found component srcnn_mux_8_3_32_1_1.
INFO-FLOW: Append model srcnn_mux_8_3_32_1_1
INFO-FLOW: Found component srcnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv3] ... 
Execute       source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv3.compgen.tcl 
INFO-FLOW: Found component srcnn_conv3_input_tile_RAM_1WNR_AUTO_1R1W.
INFO-FLOW: Append model srcnn_conv3_input_tile_RAM_1WNR_AUTO_1R1W
INFO-FLOW: Handling components in module [reconstructor_Pipeline_VITIS_LOOP_465_2] ... 
Execute       source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/reconstructor_Pipeline_VITIS_LOOP_465_2.compgen.tcl 
INFO-FLOW: Found component srcnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [reconstructor] ... 
Execute       source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/reconstructor.compgen.tcl 
INFO-FLOW: Handling components in module [dataflow_in_loop_tile_height_loop_MAIN_1] ... 
Execute       source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/dataflow_in_loop_tile_height_loop_MAIN_1.compgen.tcl 
INFO-FLOW: Found component srcnn_dataflow_in_loop_tile_height_loop_MAIN_1_layer3_output_tile_0_RAM_AUTO_1R1W_memcore.
INFO-FLOW: Append model srcnn_dataflow_in_loop_tile_height_loop_MAIN_1_layer3_output_tile_0_RAM_AUTO_1R1W_memcore
INFO-FLOW: Found component srcnn_dataflow_in_loop_tile_height_loop_MAIN_1_layer3_output_tile_0_RAM_AUTO_1R1W.
INFO-FLOW: Append model srcnn_dataflow_in_loop_tile_height_loop_MAIN_1_layer3_output_tile_0_RAM_AUTO_1R1W
INFO-FLOW: Found component srcnn_fifo_w64_d6_S.
INFO-FLOW: Append model srcnn_fifo_w64_d6_S
INFO-FLOW: Found component srcnn_fifo_w8_d2_S.
INFO-FLOW: Append model srcnn_fifo_w8_d2_S
INFO-FLOW: Found component srcnn_fifo_w9_d2_S.
INFO-FLOW: Append model srcnn_fifo_w9_d2_S
INFO-FLOW: Found component srcnn_fifo_w32_d512_D.
INFO-FLOW: Append model srcnn_fifo_w32_d512_D
INFO-FLOW: Found component srcnn_fifo_w8_d4_S.
INFO-FLOW: Append model srcnn_fifo_w8_d4_S
INFO-FLOW: Found component srcnn_fifo_w9_d4_S.
INFO-FLOW: Append model srcnn_fifo_w9_d4_S
INFO-FLOW: Found component srcnn_fifo_w32_d512_D.
INFO-FLOW: Append model srcnn_fifo_w32_d512_D
INFO-FLOW: Handling components in module [dataflow_parent_loop_proc] ... 
Execute       source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/dataflow_parent_loop_proc.compgen.tcl 
INFO-FLOW: Handling components in module [srcnn] ... 
Execute       source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/srcnn.compgen.tcl 
INFO-FLOW: Found component srcnn_conv1_biases_local_RAM_S2P_BRAM_1R1W.
INFO-FLOW: Append model srcnn_conv1_biases_local_RAM_S2P_BRAM_1R1W
INFO-FLOW: Found component srcnn_p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_bkb.
INFO-FLOW: Append model srcnn_p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_bkb
INFO-FLOW: Found component srcnn_conv2_biases_local_RAM_S2P_BRAM_1R1W.
INFO-FLOW: Append model srcnn_conv2_biases_local_RAM_S2P_BRAM_1R1W
INFO-FLOW: Found component srcnn_p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_cNA.
INFO-FLOW: Append model srcnn_p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_cNA
INFO-FLOW: Found component srcnn_p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_cRA.
INFO-FLOW: Append model srcnn_p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_cRA
INFO-FLOW: Found component srcnn_conv3_biases_local_RAM_S2P_BRAM_1R1W.
INFO-FLOW: Append model srcnn_conv3_biases_local_RAM_S2P_BRAM_1R1W
INFO-FLOW: Found component srcnn_gmem_in_m_axi.
INFO-FLOW: Append model srcnn_gmem_in_m_axi
INFO-FLOW: Found component srcnn_gmem_w1_m_axi.
INFO-FLOW: Append model srcnn_gmem_w1_m_axi
INFO-FLOW: Found component srcnn_gmem_w2_m_axi.
INFO-FLOW: Append model srcnn_gmem_w2_m_axi
INFO-FLOW: Found component srcnn_gmem_w3_m_axi.
INFO-FLOW: Append model srcnn_gmem_w3_m_axi
INFO-FLOW: Found component srcnn_gmem_out_m_axi.
INFO-FLOW: Append model srcnn_gmem_out_m_axi
INFO-FLOW: Found component srcnn_ctrl_s_axi.
INFO-FLOW: Append model srcnn_ctrl_s_axi
INFO-FLOW: Append model load_conv1_params_Pipeline_VITIS_LOOP_143_3_VITIS_LOOP_144_4
INFO-FLOW: Append model load_conv1_params
INFO-FLOW: Append model load_conv2_params_Pipeline_VITIS_LOOP_163_2
INFO-FLOW: Append model load_conv2_params
INFO-FLOW: Append model load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4
INFO-FLOW: Append model load_conv3_params
INFO-FLOW: Append model entry_proc
INFO-FLOW: Append model dataflow_in_loop_tile_height_loop_MAIN_1_Block_newFuncRoot4_proc
INFO-FLOW: Append model conv1_tile_Pipeline_feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_co
INFO-FLOW: Append model conv1_tile
INFO-FLOW: Append model conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_320_1_VITIS_LOOP_321_2
INFO-FLOW: Append model conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_330_3_VITIS_LOOP_331_4
INFO-FLOW: Append model conv2_Pipeline_tile_height_loop
INFO-FLOW: Append model conv2_Pipeline_tile_height_loop4
INFO-FLOW: Append model conv2_Pipeline_tile_height_loop5
INFO-FLOW: Append model conv2_Pipeline_tile_height_loop6
INFO-FLOW: Append model conv2_Pipeline_RELU_CONV2_VITIS_LOOP_360_6
INFO-FLOW: Append model conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_372_7_VITIS_LOOP_373_8
INFO-FLOW: Append model conv2
INFO-FLOW: Append model conv3_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_399_2_VITIS_LOOP_400_3
INFO-FLOW: Append model conv3_Pipeline_OUT_STATIONARY_CONV3_VITIS_LOOP_409_4
INFO-FLOW: Append model conv3_Pipeline_in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3
INFO-FLOW: Append model conv3
INFO-FLOW: Append model reconstructor_Pipeline_VITIS_LOOP_465_2
INFO-FLOW: Append model reconstructor
INFO-FLOW: Append model dataflow_in_loop_tile_height_loop_MAIN_1
INFO-FLOW: Append model dataflow_parent_loop_proc
INFO-FLOW: Append model srcnn
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: srcnn_flow_control_loop_pipe_sequential_init srcnn_flow_control_loop_pipe_sequential_init srcnn_flow_control_loop_pipe_sequential_init srcnn_mul_8ns_10ns_17_1_1 srcnn_urem_8ns_5ns_8_12_seq_1 srcnn_fadd_32ns_32ns_32_4_full_dsp_1 srcnn_fmul_32ns_32ns_32_3_max_dsp_1 srcnn_fcmp_32ns_32ns_1_2_no_dsp_1 srcnn_mux_2_1_32_1_1 srcnn_mux_16_4_32_1_1 srcnn_mux_17_5_32_1_1 srcnn_flow_control_loop_pipe_sequential_init srcnn_conv1_tile_layer1_output_tile_RAM_S2P_BRAM_1R1W srcnn_flow_control_loop_pipe_sequential_init srcnn_flow_control_loop_pipe_sequential_init srcnn_flow_control_loop_pipe_sequential_init srcnn_flow_control_loop_pipe_sequential_init srcnn_flow_control_loop_pipe_sequential_init srcnn_flow_control_loop_pipe_sequential_init srcnn_flow_control_loop_pipe_sequential_init srcnn_flow_control_loop_pipe_sequential_init srcnn_conv2_input_tile_RAM_AUTO_1R1W srcnn_conv2_layer2_output_tile_RAM_AUTO_1R1W srcnn_flow_control_loop_pipe_sequential_init srcnn_flow_control_loop_pipe_sequential_init srcnn_mux_8_3_32_1_1 srcnn_flow_control_loop_pipe_sequential_init srcnn_conv3_input_tile_RAM_1WNR_AUTO_1R1W srcnn_flow_control_loop_pipe_sequential_init srcnn_dataflow_in_loop_tile_height_loop_MAIN_1_layer3_output_tile_0_RAM_AUTO_1R1W_memcore srcnn_dataflow_in_loop_tile_height_loop_MAIN_1_layer3_output_tile_0_RAM_AUTO_1R1W srcnn_fifo_w64_d6_S srcnn_fifo_w8_d2_S srcnn_fifo_w9_d2_S srcnn_fifo_w32_d512_D srcnn_fifo_w8_d4_S srcnn_fifo_w9_d4_S srcnn_fifo_w32_d512_D srcnn_conv1_biases_local_RAM_S2P_BRAM_1R1W srcnn_p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_bkb srcnn_conv2_biases_local_RAM_S2P_BRAM_1R1W srcnn_p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_cNA srcnn_p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_cRA srcnn_conv3_biases_local_RAM_S2P_BRAM_1R1W srcnn_gmem_in_m_axi srcnn_gmem_w1_m_axi srcnn_gmem_w2_m_axi srcnn_gmem_w3_m_axi srcnn_gmem_out_m_axi srcnn_ctrl_s_axi load_conv1_params_Pipeline_VITIS_LOOP_143_3_VITIS_LOOP_144_4 load_conv1_params load_conv2_params_Pipeline_VITIS_LOOP_163_2 load_conv2_params load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4 load_conv3_params entry_proc dataflow_in_loop_tile_height_loop_MAIN_1_Block_newFuncRoot4_proc conv1_tile_Pipeline_feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_co conv1_tile conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_320_1_VITIS_LOOP_321_2 conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_330_3_VITIS_LOOP_331_4 conv2_Pipeline_tile_height_loop conv2_Pipeline_tile_height_loop4 conv2_Pipeline_tile_height_loop5 conv2_Pipeline_tile_height_loop6 conv2_Pipeline_RELU_CONV2_VITIS_LOOP_360_6 conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_372_7_VITIS_LOOP_373_8 conv2 conv3_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_399_2_VITIS_LOOP_400_3 conv3_Pipeline_OUT_STATIONARY_CONV3_VITIS_LOOP_409_4 conv3_Pipeline_in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3 conv3 reconstructor_Pipeline_VITIS_LOOP_465_2 reconstructor dataflow_in_loop_tile_height_loop_MAIN_1 dataflow_parent_loop_proc srcnn
INFO-FLOW: Generating C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model srcnn_mul_8ns_10ns_17_1_1
INFO-FLOW: To file: write model srcnn_urem_8ns_5ns_8_12_seq_1
INFO-FLOW: To file: write model srcnn_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model srcnn_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model srcnn_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: To file: write model srcnn_mux_2_1_32_1_1
INFO-FLOW: To file: write model srcnn_mux_16_4_32_1_1
INFO-FLOW: To file: write model srcnn_mux_17_5_32_1_1
INFO-FLOW: To file: write model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model srcnn_conv1_tile_layer1_output_tile_RAM_S2P_BRAM_1R1W
INFO-FLOW: To file: write model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model srcnn_conv2_input_tile_RAM_AUTO_1R1W
INFO-FLOW: To file: write model srcnn_conv2_layer2_output_tile_RAM_AUTO_1R1W
INFO-FLOW: To file: write model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model srcnn_mux_8_3_32_1_1
INFO-FLOW: To file: write model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model srcnn_conv3_input_tile_RAM_1WNR_AUTO_1R1W
INFO-FLOW: To file: write model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model srcnn_dataflow_in_loop_tile_height_loop_MAIN_1_layer3_output_tile_0_RAM_AUTO_1R1W_memcore
INFO-FLOW: To file: write model srcnn_dataflow_in_loop_tile_height_loop_MAIN_1_layer3_output_tile_0_RAM_AUTO_1R1W
INFO-FLOW: To file: write model srcnn_fifo_w64_d6_S
INFO-FLOW: To file: write model srcnn_fifo_w8_d2_S
INFO-FLOW: To file: write model srcnn_fifo_w9_d2_S
INFO-FLOW: To file: write model srcnn_fifo_w32_d512_D
INFO-FLOW: To file: write model srcnn_fifo_w8_d4_S
INFO-FLOW: To file: write model srcnn_fifo_w9_d4_S
INFO-FLOW: To file: write model srcnn_fifo_w32_d512_D
INFO-FLOW: To file: write model srcnn_conv1_biases_local_RAM_S2P_BRAM_1R1W
INFO-FLOW: To file: write model srcnn_p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_bkb
INFO-FLOW: To file: write model srcnn_conv2_biases_local_RAM_S2P_BRAM_1R1W
INFO-FLOW: To file: write model srcnn_p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_cNA
INFO-FLOW: To file: write model srcnn_p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_cRA
INFO-FLOW: To file: write model srcnn_conv3_biases_local_RAM_S2P_BRAM_1R1W
INFO-FLOW: To file: write model srcnn_gmem_in_m_axi
INFO-FLOW: To file: write model srcnn_gmem_w1_m_axi
INFO-FLOW: To file: write model srcnn_gmem_w2_m_axi
INFO-FLOW: To file: write model srcnn_gmem_w3_m_axi
INFO-FLOW: To file: write model srcnn_gmem_out_m_axi
INFO-FLOW: To file: write model srcnn_ctrl_s_axi
INFO-FLOW: To file: write model load_conv1_params_Pipeline_VITIS_LOOP_143_3_VITIS_LOOP_144_4
INFO-FLOW: To file: write model load_conv1_params
INFO-FLOW: To file: write model load_conv2_params_Pipeline_VITIS_LOOP_163_2
INFO-FLOW: To file: write model load_conv2_params
INFO-FLOW: To file: write model load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4
INFO-FLOW: To file: write model load_conv3_params
INFO-FLOW: To file: write model entry_proc
INFO-FLOW: To file: write model dataflow_in_loop_tile_height_loop_MAIN_1_Block_newFuncRoot4_proc
INFO-FLOW: To file: write model conv1_tile_Pipeline_feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_co
INFO-FLOW: To file: write model conv1_tile
INFO-FLOW: To file: write model conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_320_1_VITIS_LOOP_321_2
INFO-FLOW: To file: write model conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_330_3_VITIS_LOOP_331_4
INFO-FLOW: To file: write model conv2_Pipeline_tile_height_loop
INFO-FLOW: To file: write model conv2_Pipeline_tile_height_loop4
INFO-FLOW: To file: write model conv2_Pipeline_tile_height_loop5
INFO-FLOW: To file: write model conv2_Pipeline_tile_height_loop6
INFO-FLOW: To file: write model conv2_Pipeline_RELU_CONV2_VITIS_LOOP_360_6
INFO-FLOW: To file: write model conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_372_7_VITIS_LOOP_373_8
INFO-FLOW: To file: write model conv2
INFO-FLOW: To file: write model conv3_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_399_2_VITIS_LOOP_400_3
INFO-FLOW: To file: write model conv3_Pipeline_OUT_STATIONARY_CONV3_VITIS_LOOP_409_4
INFO-FLOW: To file: write model conv3_Pipeline_in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3
INFO-FLOW: To file: write model conv3
INFO-FLOW: To file: write model reconstructor_Pipeline_VITIS_LOOP_465_2
INFO-FLOW: To file: write model reconstructor
INFO-FLOW: To file: write model dataflow_in_loop_tile_height_loop_MAIN_1
INFO-FLOW: To file: write model dataflow_parent_loop_proc
INFO-FLOW: To file: write model srcnn
INFO-FLOW: Generating C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/vhdl' dstVlogDir='C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/vlog' tclDir='C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db' modelList='srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_mul_8ns_10ns_17_1_1
srcnn_urem_8ns_5ns_8_12_seq_1
srcnn_fadd_32ns_32ns_32_4_full_dsp_1
srcnn_fmul_32ns_32ns_32_3_max_dsp_1
srcnn_fcmp_32ns_32ns_1_2_no_dsp_1
srcnn_mux_2_1_32_1_1
srcnn_mux_16_4_32_1_1
srcnn_mux_17_5_32_1_1
srcnn_flow_control_loop_pipe_sequential_init
srcnn_conv1_tile_layer1_output_tile_RAM_S2P_BRAM_1R1W
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_conv2_input_tile_RAM_AUTO_1R1W
srcnn_conv2_layer2_output_tile_RAM_AUTO_1R1W
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_mux_8_3_32_1_1
srcnn_flow_control_loop_pipe_sequential_init
srcnn_conv3_input_tile_RAM_1WNR_AUTO_1R1W
srcnn_flow_control_loop_pipe_sequential_init
srcnn_dataflow_in_loop_tile_height_loop_MAIN_1_layer3_output_tile_0_RAM_AUTO_1R1W_memcore
srcnn_dataflow_in_loop_tile_height_loop_MAIN_1_layer3_output_tile_0_RAM_AUTO_1R1W
srcnn_fifo_w64_d6_S
srcnn_fifo_w8_d2_S
srcnn_fifo_w9_d2_S
srcnn_fifo_w32_d512_D
srcnn_fifo_w8_d4_S
srcnn_fifo_w9_d4_S
srcnn_fifo_w32_d512_D
srcnn_conv1_biases_local_RAM_S2P_BRAM_1R1W
srcnn_p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_bkb
srcnn_conv2_biases_local_RAM_S2P_BRAM_1R1W
srcnn_p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_cNA
srcnn_p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_cRA
srcnn_conv3_biases_local_RAM_S2P_BRAM_1R1W
srcnn_gmem_in_m_axi
srcnn_gmem_w1_m_axi
srcnn_gmem_w2_m_axi
srcnn_gmem_w3_m_axi
srcnn_gmem_out_m_axi
srcnn_ctrl_s_axi
load_conv1_params_Pipeline_VITIS_LOOP_143_3_VITIS_LOOP_144_4
load_conv1_params
load_conv2_params_Pipeline_VITIS_LOOP_163_2
load_conv2_params
load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4
load_conv3_params
entry_proc
dataflow_in_loop_tile_height_loop_MAIN_1_Block_newFuncRoot4_proc
conv1_tile_Pipeline_feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_co
conv1_tile
conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_320_1_VITIS_LOOP_321_2
conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_330_3_VITIS_LOOP_331_4
conv2_Pipeline_tile_height_loop
conv2_Pipeline_tile_height_loop4
conv2_Pipeline_tile_height_loop5
conv2_Pipeline_tile_height_loop6
conv2_Pipeline_RELU_CONV2_VITIS_LOOP_360_6
conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_372_7_VITIS_LOOP_373_8
conv2
conv3_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_399_2_VITIS_LOOP_400_3
conv3_Pipeline_OUT_STATIONARY_CONV3_VITIS_LOOP_409_4
conv3_Pipeline_in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3
conv3
reconstructor_Pipeline_VITIS_LOOP_465_2
reconstructor
dataflow_in_loop_tile_height_loop_MAIN_1
dataflow_parent_loop_proc
srcnn
' expOnly='0'
Execute       source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute       source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/load_conv1_params_Pipeline_VITIS_LOOP_143_3_VITIS_LOOP_144_4.compgen.tcl 
Execute       source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/load_conv1_params.compgen.tcl 
Execute       source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/load_conv2_params_Pipeline_VITIS_LOOP_163_2.compgen.tcl 
Execute       source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/load_conv2_params.compgen.tcl 
Execute       source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4.compgen.tcl 
Execute       source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/load_conv3_params.compgen.tcl 
Execute       source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/entry_proc.compgen.tcl 
Execute       source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/dataflow_in_loop_tile_height_loop_MAIN_1_Block_newFuncRoot4_proc.compgen.tcl 
Execute       source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv1_tile_Pipeline_feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_co.compgen.tcl 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute       source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv1_tile.compgen.tcl 
Execute       source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_320_1_VITIS_LOOP_321_2.compgen.tcl 
Execute       source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_330_3_VITIS_LOOP_331_4.compgen.tcl 
Execute       source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_tile_height_loop.compgen.tcl 
Execute       source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_tile_height_loop4.compgen.tcl 
Execute       source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_tile_height_loop5.compgen.tcl 
Execute       source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_tile_height_loop6.compgen.tcl 
Execute       source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_RELU_CONV2_VITIS_LOOP_360_6.compgen.tcl 
Execute       source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_372_7_VITIS_LOOP_373_8.compgen.tcl 
Execute       source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv2.compgen.tcl 
Execute       source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_399_2_VITIS_LOOP_400_3.compgen.tcl 
Execute       source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_OUT_STATIONARY_CONV3_VITIS_LOOP_409_4.compgen.tcl 
Execute       source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3.compgen.tcl 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute       source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv3.compgen.tcl 
Execute       source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/reconstructor_Pipeline_VITIS_LOOP_465_2.compgen.tcl 
Execute       source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/reconstructor.compgen.tcl 
Execute       source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/dataflow_in_loop_tile_height_loop_MAIN_1.compgen.tcl 
Execute       source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/dataflow_parent_loop_proc.compgen.tcl 
Execute       source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/srcnn.compgen.tcl 
Execute         source ./ctrl.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.515 seconds; current allocated memory: 1.781 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='srcnn_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name load_conv3_params
INFO-FLOW: No bind nodes found for module_name entry_proc
INFO-FLOW: No bind nodes found for module_name reconstructor
INFO-FLOW: No bind nodes found for module_name dataflow_parent_loop_proc
INFO-FLOW: Done: create_csynth_xml bind info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.2 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_mul_8ns_10ns_17_1_1
srcnn_urem_8ns_5ns_8_12_seq_1
srcnn_fadd_32ns_32ns_32_4_full_dsp_1
srcnn_fmul_32ns_32ns_32_3_max_dsp_1
srcnn_fcmp_32ns_32ns_1_2_no_dsp_1
srcnn_mux_2_1_32_1_1
srcnn_mux_16_4_32_1_1
srcnn_mux_17_5_32_1_1
srcnn_flow_control_loop_pipe_sequential_init
srcnn_conv1_tile_layer1_output_tile_RAM_S2P_BRAM_1R1W
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_conv2_input_tile_RAM_AUTO_1R1W
srcnn_conv2_layer2_output_tile_RAM_AUTO_1R1W
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_mux_8_3_32_1_1
srcnn_flow_control_loop_pipe_sequential_init
srcnn_conv3_input_tile_RAM_1WNR_AUTO_1R1W
srcnn_flow_control_loop_pipe_sequential_init
srcnn_dataflow_in_loop_tile_height_loop_MAIN_1_layer3_output_tile_0_RAM_AUTO_1R1W_memcore
srcnn_dataflow_in_loop_tile_height_loop_MAIN_1_layer3_output_tile_0_RAM_AUTO_1R1W
srcnn_fifo_w64_d6_S
srcnn_fifo_w8_d2_S
srcnn_fifo_w9_d2_S
srcnn_fifo_w32_d512_D
srcnn_fifo_w8_d4_S
srcnn_fifo_w9_d4_S
srcnn_fifo_w32_d512_D
srcnn_conv1_biases_local_RAM_S2P_BRAM_1R1W
srcnn_p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_bkb
srcnn_conv2_biases_local_RAM_S2P_BRAM_1R1W
srcnn_p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_cNA
srcnn_p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_cRA
srcnn_conv3_biases_local_RAM_S2P_BRAM_1R1W
srcnn_gmem_in_m_axi
srcnn_gmem_w1_m_axi
srcnn_gmem_w2_m_axi
srcnn_gmem_w3_m_axi
srcnn_gmem_out_m_axi
srcnn_ctrl_s_axi
load_conv1_params_Pipeline_VITIS_LOOP_143_3_VITIS_LOOP_144_4
load_conv1_params
load_conv2_params_Pipeline_VITIS_LOOP_163_2
load_conv2_params
load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4
load_conv3_params
entry_proc
dataflow_in_loop_tile_height_loop_MAIN_1_Block_newFuncRoot4_proc
conv1_tile_Pipeline_feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_co
conv1_tile
conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_320_1_VITIS_LOOP_321_2
conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_330_3_VITIS_LOOP_331_4
conv2_Pipeline_tile_height_loop
conv2_Pipeline_tile_height_loop4
conv2_Pipeline_tile_height_loop5
conv2_Pipeline_tile_height_loop6
conv2_Pipeline_RELU_CONV2_VITIS_LOOP_360_6
conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_372_7_VITIS_LOOP_373_8
conv2
conv3_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_399_2_VITIS_LOOP_400_3
conv3_Pipeline_OUT_STATIONARY_CONV3_VITIS_LOOP_409_4
conv3_Pipeline_in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3
conv3
reconstructor_Pipeline_VITIS_LOOP_465_2
reconstructor
dataflow_in_loop_tile_height_loop_MAIN_1
dataflow_parent_loop_proc
srcnn
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/top-io-be.tcl 
Execute       source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/srcnn.tbgen.tcl 
Execute       source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/srcnn.compgen.dataonly.tcl 
Execute       source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/srcnn.compgen.dataonly.tcl 
Execute       source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/srcnn.compgen.dataonly.tcl 
Execute       source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/load_conv1_params_Pipeline_VITIS_LOOP_143_3_VITIS_LOOP_144_4.tbgen.tcl 
Execute       source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/load_conv1_params.tbgen.tcl 
Execute       source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/load_conv2_params_Pipeline_VITIS_LOOP_163_2.tbgen.tcl 
Execute       source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/load_conv2_params.tbgen.tcl 
Execute       source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4.tbgen.tcl 
Execute       source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/load_conv3_params.tbgen.tcl 
Execute       source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/entry_proc.tbgen.tcl 
Execute       source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/dataflow_in_loop_tile_height_loop_MAIN_1_Block_newFuncRoot4_proc.tbgen.tcl 
Execute       source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv1_tile_Pipeline_feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_co.tbgen.tcl 
Execute       source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv1_tile.tbgen.tcl 
Execute       source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_320_1_VITIS_LOOP_321_2.tbgen.tcl 
Execute       source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_330_3_VITIS_LOOP_331_4.tbgen.tcl 
Execute       source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_tile_height_loop.tbgen.tcl 
Execute       source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_tile_height_loop4.tbgen.tcl 
Execute       source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_tile_height_loop5.tbgen.tcl 
Execute       source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_tile_height_loop6.tbgen.tcl 
Execute       source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_RELU_CONV2_VITIS_LOOP_360_6.tbgen.tcl 
Execute       source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_372_7_VITIS_LOOP_373_8.tbgen.tcl 
Execute       source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv2.tbgen.tcl 
Execute       source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_399_2_VITIS_LOOP_400_3.tbgen.tcl 
Execute       source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_OUT_STATIONARY_CONV3_VITIS_LOOP_409_4.tbgen.tcl 
Execute       source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3.tbgen.tcl 
Execute       source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv3.tbgen.tcl 
Execute       source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/reconstructor_Pipeline_VITIS_LOOP_465_2.tbgen.tcl 
Execute       source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/reconstructor.tbgen.tcl 
Execute       source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/dataflow_in_loop_tile_height_loop_MAIN_1.tbgen.tcl 
Execute       source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/dataflow_parent_loop_proc.tbgen.tcl 
Execute       source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/srcnn.tbgen.tcl 
Execute       source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute       source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/srcnn.constraint.tcl 
Execute       sc_get_clocks srcnn 
Execute       source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/impl/misc/srcnn_fadd_32ns_32ns_32_4_full_dsp_1_ip.tcl 
Execute       source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/impl/misc/srcnn_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl 
Execute       source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/impl/misc/srcnn_fmul_32ns_32ns_32_3_max_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME ctrl_s_axi_U SOURCE {} VARIABLE {} MODULE srcnn LOOP {} BUNDLEDNAME ctrl DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem_in_m_axi_U SOURCE {} VARIABLE {} MODULE srcnn LOOP {} BUNDLEDNAME gmem_in DSP 0 BRAM 4 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem_out_m_axi_U SOURCE {} VARIABLE {} MODULE srcnn LOOP {} BUNDLEDNAME gmem_out DSP 0 BRAM 4 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem_w1_m_axi_U SOURCE {} VARIABLE {} MODULE srcnn LOOP {} BUNDLEDNAME gmem_w1 DSP 0 BRAM 4 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem_w2_m_axi_U SOURCE {} VARIABLE {} MODULE srcnn LOOP {} BUNDLEDNAME gmem_w2 DSP 0 BRAM 4 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem_w3_m_axi_U SOURCE {} VARIABLE {} MODULE srcnn LOOP {} BUNDLEDNAME gmem_w3 DSP 0 BRAM 4 URAM 0}} report_dict {TOPINST srcnn MODULE2INSTS {srcnn srcnn load_conv1_params grp_load_conv1_params_fu_582 load_conv1_params_Pipeline_VITIS_LOOP_143_3_VITIS_LOOP_144_4 grp_load_conv1_params_Pipeline_VITIS_LOOP_143_3_VITIS_LOOP_144_4_fu_449 load_conv2_params grp_load_conv2_params_fu_916 load_conv2_params_Pipeline_VITIS_LOOP_163_2 grp_load_conv2_params_Pipeline_VITIS_LOOP_163_2_fu_123 load_conv3_params grp_load_conv3_params_fu_934 load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4 grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_144 dataflow_parent_loop_proc grp_dataflow_parent_loop_proc_fu_1008 dataflow_in_loop_tile_height_loop_MAIN_1 dataflow_in_loop_tile_height_loop_MAIN_1_U0 dataflow_in_loop_tile_height_loop_MAIN_1_Block_newFuncRoot4_proc dataflow_in_loop_tile_height_loop_MAIN_1_Block_newFuncRoot4_proc_U0 conv1_tile conv1_tile_U0 conv1_tile_Pipeline_feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_co grp_conv1_tile_Pipeline_feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_co_fu_1773 conv2 conv2_U0 conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_320_1_VITIS_LOOP_321_2 grp_conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_320_1_VITIS_LOOP_321_2_fu_344 conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_330_3_VITIS_LOOP_331_4 grp_conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_330_3_VITIS_LOOP_331_4_fu_384 conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_372_7_VITIS_LOOP_373_8 grp_conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_372_7_VITIS_LOOP_373_8_fu_407 conv2_Pipeline_RELU_CONV2_VITIS_LOOP_360_6 grp_conv2_Pipeline_RELU_CONV2_VITIS_LOOP_360_6_fu_430 conv2_Pipeline_tile_height_loop grp_conv2_Pipeline_tile_height_loop_fu_452 conv2_Pipeline_tile_height_loop4 grp_conv2_Pipeline_tile_height_loop4_fu_493 conv2_Pipeline_tile_height_loop5 grp_conv2_Pipeline_tile_height_loop5_fu_534 conv2_Pipeline_tile_height_loop6 grp_conv2_Pipeline_tile_height_loop6_fu_575 conv3 conv3_U0 conv3_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_399_2_VITIS_LOOP_400_3 grp_conv3_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_399_2_VITIS_LOOP_400_3_fu_112 conv3_Pipeline_OUT_STATIONARY_CONV3_VITIS_LOOP_409_4 grp_conv3_Pipeline_OUT_STATIONARY_CONV3_VITIS_LOOP_409_4_fu_119 conv3_Pipeline_in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3 grp_conv3_Pipeline_in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3_fu_127 entry_proc entry_proc_U0 reconstructor reconstructor_U0 reconstructor_Pipeline_VITIS_LOOP_465_2 grp_reconstructor_Pipeline_VITIS_LOOP_465_2_fu_66} INST2MODULE {srcnn srcnn grp_load_conv1_params_fu_582 load_conv1_params grp_load_conv1_params_Pipeline_VITIS_LOOP_143_3_VITIS_LOOP_144_4_fu_449 load_conv1_params_Pipeline_VITIS_LOOP_143_3_VITIS_LOOP_144_4 grp_load_conv2_params_fu_916 load_conv2_params grp_load_conv2_params_Pipeline_VITIS_LOOP_163_2_fu_123 load_conv2_params_Pipeline_VITIS_LOOP_163_2 grp_load_conv3_params_fu_934 load_conv3_params grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_144 load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4 grp_dataflow_parent_loop_proc_fu_1008 dataflow_parent_loop_proc dataflow_in_loop_tile_height_loop_MAIN_1_U0 dataflow_in_loop_tile_height_loop_MAIN_1 dataflow_in_loop_tile_height_loop_MAIN_1_Block_newFuncRoot4_proc_U0 dataflow_in_loop_tile_height_loop_MAIN_1_Block_newFuncRoot4_proc conv1_tile_U0 conv1_tile grp_conv1_tile_Pipeline_feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_co_fu_1773 conv1_tile_Pipeline_feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_co conv2_U0 conv2 grp_conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_320_1_VITIS_LOOP_321_2_fu_344 conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_320_1_VITIS_LOOP_321_2 grp_conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_330_3_VITIS_LOOP_331_4_fu_384 conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_330_3_VITIS_LOOP_331_4 grp_conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_372_7_VITIS_LOOP_373_8_fu_407 conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_372_7_VITIS_LOOP_373_8 grp_conv2_Pipeline_RELU_CONV2_VITIS_LOOP_360_6_fu_430 conv2_Pipeline_RELU_CONV2_VITIS_LOOP_360_6 grp_conv2_Pipeline_tile_height_loop_fu_452 conv2_Pipeline_tile_height_loop grp_conv2_Pipeline_tile_height_loop4_fu_493 conv2_Pipeline_tile_height_loop4 grp_conv2_Pipeline_tile_height_loop5_fu_534 conv2_Pipeline_tile_height_loop5 grp_conv2_Pipeline_tile_height_loop6_fu_575 conv2_Pipeline_tile_height_loop6 conv3_U0 conv3 grp_conv3_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_399_2_VITIS_LOOP_400_3_fu_112 conv3_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_399_2_VITIS_LOOP_400_3 grp_conv3_Pipeline_OUT_STATIONARY_CONV3_VITIS_LOOP_409_4_fu_119 conv3_Pipeline_OUT_STATIONARY_CONV3_VITIS_LOOP_409_4 grp_conv3_Pipeline_in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3_fu_127 conv3_Pipeline_in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3 entry_proc_U0 entry_proc reconstructor_U0 reconstructor grp_reconstructor_Pipeline_VITIS_LOOP_465_2_fu_66 reconstructor_Pipeline_VITIS_LOOP_465_2} INSTDATA {srcnn {DEPTH 1 CHILDREN {grp_load_conv1_params_fu_582 grp_load_conv2_params_fu_916 grp_load_conv3_params_fu_934 grp_dataflow_parent_loop_proc_fu_1008}} grp_load_conv1_params_fu_582 {DEPTH 2 CHILDREN grp_load_conv1_params_Pipeline_VITIS_LOOP_143_3_VITIS_LOOP_144_4_fu_449} grp_load_conv1_params_Pipeline_VITIS_LOOP_143_3_VITIS_LOOP_144_4_fu_449 {DEPTH 3 CHILDREN {}} grp_load_conv2_params_fu_916 {DEPTH 2 CHILDREN grp_load_conv2_params_Pipeline_VITIS_LOOP_163_2_fu_123} grp_load_conv2_params_Pipeline_VITIS_LOOP_163_2_fu_123 {DEPTH 3 CHILDREN {}} grp_load_conv3_params_fu_934 {DEPTH 2 CHILDREN grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_144} grp_load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4_fu_144 {DEPTH 3 CHILDREN {}} grp_dataflow_parent_loop_proc_fu_1008 {DEPTH 2 CHILDREN dataflow_in_loop_tile_height_loop_MAIN_1_U0} dataflow_in_loop_tile_height_loop_MAIN_1_U0 {DEPTH 3 CHILDREN {dataflow_in_loop_tile_height_loop_MAIN_1_Block_newFuncRoot4_proc_U0 conv1_tile_U0 conv2_U0 conv3_U0 entry_proc_U0 reconstructor_U0}} dataflow_in_loop_tile_height_loop_MAIN_1_Block_newFuncRoot4_proc_U0 {DEPTH 4 CHILDREN {}} conv1_tile_U0 {DEPTH 4 CHILDREN grp_conv1_tile_Pipeline_feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_co_fu_1773} grp_conv1_tile_Pipeline_feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_co_fu_1773 {DEPTH 5 CHILDREN {}} conv2_U0 {DEPTH 4 CHILDREN {grp_conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_320_1_VITIS_LOOP_321_2_fu_344 grp_conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_330_3_VITIS_LOOP_331_4_fu_384 grp_conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_372_7_VITIS_LOOP_373_8_fu_407 grp_conv2_Pipeline_RELU_CONV2_VITIS_LOOP_360_6_fu_430 grp_conv2_Pipeline_tile_height_loop_fu_452 grp_conv2_Pipeline_tile_height_loop4_fu_493 grp_conv2_Pipeline_tile_height_loop5_fu_534 grp_conv2_Pipeline_tile_height_loop6_fu_575}} grp_conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_320_1_VITIS_LOOP_321_2_fu_344 {DEPTH 5 CHILDREN {}} grp_conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_330_3_VITIS_LOOP_331_4_fu_384 {DEPTH 5 CHILDREN {}} grp_conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_372_7_VITIS_LOOP_373_8_fu_407 {DEPTH 5 CHILDREN {}} grp_conv2_Pipeline_RELU_CONV2_VITIS_LOOP_360_6_fu_430 {DEPTH 5 CHILDREN {}} grp_conv2_Pipeline_tile_height_loop_fu_452 {DEPTH 5 CHILDREN {}} grp_conv2_Pipeline_tile_height_loop4_fu_493 {DEPTH 5 CHILDREN {}} grp_conv2_Pipeline_tile_height_loop5_fu_534 {DEPTH 5 CHILDREN {}} grp_conv2_Pipeline_tile_height_loop6_fu_575 {DEPTH 5 CHILDREN {}} conv3_U0 {DEPTH 4 CHILDREN {grp_conv3_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_399_2_VITIS_LOOP_400_3_fu_112 grp_conv3_Pipeline_OUT_STATIONARY_CONV3_VITIS_LOOP_409_4_fu_119 grp_conv3_Pipeline_in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3_fu_127}} grp_conv3_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_399_2_VITIS_LOOP_400_3_fu_112 {DEPTH 5 CHILDREN {}} grp_conv3_Pipeline_OUT_STATIONARY_CONV3_VITIS_LOOP_409_4_fu_119 {DEPTH 5 CHILDREN {}} grp_conv3_Pipeline_in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3_fu_127 {DEPTH 5 CHILDREN {}} entry_proc_U0 {DEPTH 4 CHILDREN {}} reconstructor_U0 {DEPTH 4 CHILDREN grp_reconstructor_Pipeline_VITIS_LOOP_465_2_fu_66} grp_reconstructor_Pipeline_VITIS_LOOP_465_2_fu_66 {DEPTH 5 CHILDREN {}}} MODULEDATA {load_conv1_params_Pipeline_VITIS_LOOP_143_3_VITIS_LOOP_144_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln143_1_fu_3101_p2 SOURCE src/srcnn.cpp:143 VARIABLE add_ln143_1 LOOP VITIS_LOOP_143_3_VITIS_LOOP_144_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln143_3_fu_3113_p2 SOURCE src/srcnn.cpp:143 VARIABLE add_ln143_3 LOOP VITIS_LOOP_143_3_VITIS_LOOP_144_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln143_fu_3122_p2 SOURCE src/srcnn.cpp:143 VARIABLE add_ln143 LOOP VITIS_LOOP_143_3_VITIS_LOOP_144_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln143_2_fu_3154_p2 SOURCE src/srcnn.cpp:143 VARIABLE add_ln143_2 LOOP VITIS_LOOP_143_3_VITIS_LOOP_144_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln146_2_fu_3190_p2 SOURCE src/srcnn.cpp:146 VARIABLE add_ln146_2 LOOP VITIS_LOOP_143_3_VITIS_LOOP_144_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln144_fu_3216_p2 SOURCE src/srcnn.cpp:144 VARIABLE add_ln144 LOOP VITIS_LOOP_143_3_VITIS_LOOP_144_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} load_conv1_params {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln140_1_fu_823_p2 SOURCE src/srcnn.cpp:140 VARIABLE add_ln140_1 LOOP VITIS_LOOP_140_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln140_fu_835_p2 SOURCE src/srcnn.cpp:140 VARIABLE add_ln140 LOOP VITIS_LOOP_140_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln141_fu_845_p2 SOURCE src/srcnn.cpp:141 VARIABLE add_ln141 LOOP VITIS_LOOP_140_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} load_conv2_params_Pipeline_VITIS_LOOP_163_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln163_fu_226_p2 SOURCE src/srcnn.cpp:163 VARIABLE add_ln163 LOOP VITIS_LOOP_163_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln165_1_fu_250_p2 SOURCE src/srcnn.cpp:165 VARIABLE add_ln165_1 LOOP VITIS_LOOP_163_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln165_fu_260_p2 SOURCE src/srcnn.cpp:165 VARIABLE add_ln165 LOOP VITIS_LOOP_163_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} load_conv2_params {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln161_fu_184_p2 SOURCE src/srcnn.cpp:161 VARIABLE add_ln161 LOOP VITIS_LOOP_161_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln162_fu_194_p2 SOURCE src/srcnn.cpp:162 VARIABLE add_ln162 LOOP VITIS_LOOP_161_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln180_1_fu_773_p2 SOURCE src/srcnn.cpp:180 VARIABLE add_ln180_1 LOOP VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln180_fu_816_p2 SOURCE src/srcnn.cpp:180 VARIABLE add_ln180 LOOP VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln184_fu_874_p2 SOURCE src/srcnn.cpp:184 VARIABLE sub_ln184 LOOP VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln181_fu_916_p2 SOURCE src/srcnn.cpp:181 VARIABLE add_ln181 LOOP VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln184_fu_970_p2 SOURCE src/srcnn.cpp:184 VARIABLE add_ln184 LOOP VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln182_fu_1020_p2 SOURCE src/srcnn.cpp:182 VARIABLE add_ln182 LOOP VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln181_1_fu_1026_p2 SOURCE src/srcnn.cpp:181 VARIABLE add_ln181_1 LOOP VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dataflow_in_loop_tile_height_loop_MAIN_1_Block_newFuncRoot4_proc {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_10ns_17_1_1_U424 SOURCE {} VARIABLE mul LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME pixel_h_fu_64_p2 SOURCE src/srcnn.cpp:109 VARIABLE pixel_h LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} conv1_tile_Pipeline_feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_co {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_258_fu_6062_p2 SOURCE {} VARIABLE empty_258 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_cast_fu_6068_p2 SOURCE {} VARIABLE p_cast LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME indvars_iv_next366_i_fu_6082_p2 SOURCE {} VARIABLE indvars_iv_next366_i LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_259_fu_6088_p2 SOURCE {} VARIABLE empty_259 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_cast2_fu_6094_p2 SOURCE {} VARIABLE p_cast2 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_260_fu_6108_p2 SOURCE {} VARIABLE empty_260 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_cast3_fu_6114_p2 SOURCE {} VARIABLE p_cast3 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_261_fu_6128_p2 SOURCE {} VARIABLE empty_261 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_cast4_fu_6134_p2 SOURCE {} VARIABLE p_cast4 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_262_fu_6154_p2 SOURCE {} VARIABLE empty_262 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_263_fu_6166_p2 SOURCE {} VARIABLE empty_263 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_264_fu_6178_p2 SOURCE {} VARIABLE empty_264 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln243_1_fu_5959_p2 SOURCE src/srcnn.cpp:243 VARIABLE add_ln243_1 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln243_fu_5968_p2 SOURCE src/srcnn.cpp:243 VARIABLE add_ln243 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME indvars_iv_next366_i_dup_fu_6349_p2 SOURCE src/srcnn.cpp:243 VARIABLE indvars_iv_next366_i_dup LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid120_fu_6380_p2 SOURCE src/srcnn.cpp:243 VARIABLE p_mid120 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_cast_mid1_fu_6386_p2 SOURCE src/srcnn.cpp:243 VARIABLE p_cast_mid1 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME indvars_iv_next366_i_mid1_fu_6416_p2 SOURCE src/srcnn.cpp:243 VARIABLE indvars_iv_next366_i_mid1 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid126_fu_6422_p2 SOURCE src/srcnn.cpp:243 VARIABLE p_mid126 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_cast2_mid1_fu_6428_p2 SOURCE src/srcnn.cpp:243 VARIABLE p_cast2_mid1 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid132_fu_6458_p2 SOURCE src/srcnn.cpp:243 VARIABLE p_mid132 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_cast3_mid1_fu_6464_p2 SOURCE src/srcnn.cpp:243 VARIABLE p_cast3_mid1 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_cast4_mid1_fu_6494_p2 SOURCE src/srcnn.cpp:243 VARIABLE p_cast4_mid1 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid144_fu_6546_p2 SOURCE src/srcnn.cpp:243 VARIABLE p_mid144 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid148_fu_6574_p2 SOURCE src/srcnn.cpp:243 VARIABLE p_mid148 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid152_fu_6602_p2 SOURCE src/srcnn.cpp:243 VARIABLE p_mid152 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln267_fu_6634_p2 SOURCE src/srcnn.cpp:267 VARIABLE add_ln267 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln268_fu_6640_p2 SOURCE src/srcnn.cpp:268 VARIABLE add_ln268 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U510 SOURCE src/srcnn.cpp:276 VARIABLE prod LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U429 SOURCE src/srcnn.cpp:279 VARIABLE acc LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tw_fu_7083_p2 SOURCE src/srcnn.cpp:267 VARIABLE tw LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln267_2_fu_7417_p2 SOURCE src/srcnn.cpp:267 VARIABLE add_ln267_2 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln268_1_fu_7422_p2 SOURCE src/srcnn.cpp:268 VARIABLE add_ln268_1 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U511 SOURCE src/srcnn.cpp:276 VARIABLE prod_1 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U430 SOURCE src/srcnn.cpp:279 VARIABLE acc_1 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln267_3_fu_8169_p2 SOURCE src/srcnn.cpp:267 VARIABLE add_ln267_3 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln268_2_fu_8174_p2 SOURCE src/srcnn.cpp:268 VARIABLE add_ln268_2 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U512 SOURCE src/srcnn.cpp:276 VARIABLE prod_2 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U431 SOURCE src/srcnn.cpp:279 VARIABLE acc_2 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln267_4_fu_8921_p2 SOURCE src/srcnn.cpp:267 VARIABLE add_ln267_4 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln268_3_fu_8926_p2 SOURCE src/srcnn.cpp:268 VARIABLE add_ln268_3 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U513 SOURCE src/srcnn.cpp:276 VARIABLE prod_3 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U432 SOURCE src/srcnn.cpp:279 VARIABLE acc_3 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U514 SOURCE src/srcnn.cpp:276 VARIABLE prod_4 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U433 SOURCE src/srcnn.cpp:279 VARIABLE acc_4 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U515 SOURCE src/srcnn.cpp:276 VARIABLE prod_5 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U434 SOURCE src/srcnn.cpp:279 VARIABLE acc_5 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln267_5_fu_11171_p2 SOURCE src/srcnn.cpp:267 VARIABLE add_ln267_5 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U516 SOURCE src/srcnn.cpp:276 VARIABLE prod_6 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U435 SOURCE src/srcnn.cpp:279 VARIABLE acc_6 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln267_6_fu_11967_p2 SOURCE src/srcnn.cpp:267 VARIABLE add_ln267_6 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U517 SOURCE src/srcnn.cpp:276 VARIABLE prod_7 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U436 SOURCE src/srcnn.cpp:279 VARIABLE acc_7 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln267_7_fu_12836_p2 SOURCE src/srcnn.cpp:267 VARIABLE add_ln267_7 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U518 SOURCE src/srcnn.cpp:276 VARIABLE prod_8 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U437 SOURCE src/srcnn.cpp:279 VARIABLE acc_8 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U519 SOURCE src/srcnn.cpp:276 VARIABLE prod_9 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U438 SOURCE src/srcnn.cpp:279 VARIABLE acc_9 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U520 SOURCE src/srcnn.cpp:276 VARIABLE prod_10 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U439 SOURCE src/srcnn.cpp:279 VARIABLE acc_10 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U521 SOURCE src/srcnn.cpp:276 VARIABLE prod_11 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U440 SOURCE src/srcnn.cpp:279 VARIABLE acc_11 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U522 SOURCE src/srcnn.cpp:276 VARIABLE prod_12 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U441 SOURCE src/srcnn.cpp:279 VARIABLE acc_12 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U523 SOURCE src/srcnn.cpp:276 VARIABLE prod_13 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U442 SOURCE src/srcnn.cpp:279 VARIABLE acc_13 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U524 SOURCE src/srcnn.cpp:276 VARIABLE prod_14 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U443 SOURCE src/srcnn.cpp:279 VARIABLE acc_14 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U525 SOURCE src/srcnn.cpp:276 VARIABLE prod_15 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U444 SOURCE src/srcnn.cpp:279 VARIABLE acc_15 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U526 SOURCE src/srcnn.cpp:276 VARIABLE prod_16 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U445 SOURCE src/srcnn.cpp:279 VARIABLE acc_16 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U527 SOURCE src/srcnn.cpp:276 VARIABLE prod_17 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U446 SOURCE src/srcnn.cpp:279 VARIABLE acc_17 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U528 SOURCE src/srcnn.cpp:276 VARIABLE prod_18 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U447 SOURCE src/srcnn.cpp:279 VARIABLE acc_18 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U529 SOURCE src/srcnn.cpp:276 VARIABLE prod_19 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U448 SOURCE src/srcnn.cpp:279 VARIABLE acc_19 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U530 SOURCE src/srcnn.cpp:276 VARIABLE prod_20 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U449 SOURCE src/srcnn.cpp:279 VARIABLE acc_20 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U531 SOURCE src/srcnn.cpp:276 VARIABLE prod_21 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U450 SOURCE src/srcnn.cpp:279 VARIABLE acc_21 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U532 SOURCE src/srcnn.cpp:276 VARIABLE prod_22 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U451 SOURCE src/srcnn.cpp:279 VARIABLE acc_22 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U533 SOURCE src/srcnn.cpp:276 VARIABLE prod_23 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U452 SOURCE src/srcnn.cpp:279 VARIABLE acc_23 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U534 SOURCE src/srcnn.cpp:276 VARIABLE prod_24 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U453 SOURCE src/srcnn.cpp:279 VARIABLE acc_24 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U535 SOURCE src/srcnn.cpp:276 VARIABLE prod_25 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U454 SOURCE src/srcnn.cpp:279 VARIABLE acc_25 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U536 SOURCE src/srcnn.cpp:276 VARIABLE prod_26 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U455 SOURCE src/srcnn.cpp:279 VARIABLE acc_26 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U537 SOURCE src/srcnn.cpp:276 VARIABLE prod_27 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U456 SOURCE src/srcnn.cpp:279 VARIABLE acc_27 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U538 SOURCE src/srcnn.cpp:276 VARIABLE prod_28 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U457 SOURCE src/srcnn.cpp:279 VARIABLE acc_28 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U539 SOURCE src/srcnn.cpp:276 VARIABLE prod_29 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U458 SOURCE src/srcnn.cpp:279 VARIABLE acc_29 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U540 SOURCE src/srcnn.cpp:276 VARIABLE prod_30 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U459 SOURCE src/srcnn.cpp:279 VARIABLE acc_30 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U541 SOURCE src/srcnn.cpp:276 VARIABLE prod_31 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U460 SOURCE src/srcnn.cpp:279 VARIABLE acc_31 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U542 SOURCE src/srcnn.cpp:276 VARIABLE prod_32 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U461 SOURCE src/srcnn.cpp:279 VARIABLE acc_32 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U543 SOURCE src/srcnn.cpp:276 VARIABLE prod_33 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U462 SOURCE src/srcnn.cpp:279 VARIABLE acc_33 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U544 SOURCE src/srcnn.cpp:276 VARIABLE prod_34 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U463 SOURCE src/srcnn.cpp:279 VARIABLE acc_34 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U545 SOURCE src/srcnn.cpp:276 VARIABLE prod_35 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U464 SOURCE src/srcnn.cpp:279 VARIABLE acc_35 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U546 SOURCE src/srcnn.cpp:276 VARIABLE prod_36 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U465 SOURCE src/srcnn.cpp:279 VARIABLE acc_36 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U547 SOURCE src/srcnn.cpp:276 VARIABLE prod_37 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U466 SOURCE src/srcnn.cpp:279 VARIABLE acc_37 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U548 SOURCE src/srcnn.cpp:276 VARIABLE prod_38 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U467 SOURCE src/srcnn.cpp:279 VARIABLE acc_38 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U549 SOURCE src/srcnn.cpp:276 VARIABLE prod_39 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U468 SOURCE src/srcnn.cpp:279 VARIABLE acc_39 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U550 SOURCE src/srcnn.cpp:276 VARIABLE prod_40 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U469 SOURCE src/srcnn.cpp:279 VARIABLE acc_40 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U551 SOURCE src/srcnn.cpp:276 VARIABLE prod_41 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U470 SOURCE src/srcnn.cpp:279 VARIABLE acc_41 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U552 SOURCE src/srcnn.cpp:276 VARIABLE prod_42 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U471 SOURCE src/srcnn.cpp:279 VARIABLE acc_42 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U553 SOURCE src/srcnn.cpp:276 VARIABLE prod_43 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U472 SOURCE src/srcnn.cpp:279 VARIABLE acc_43 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U554 SOURCE src/srcnn.cpp:276 VARIABLE prod_44 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U473 SOURCE src/srcnn.cpp:279 VARIABLE acc_44 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U555 SOURCE src/srcnn.cpp:276 VARIABLE prod_45 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U474 SOURCE src/srcnn.cpp:279 VARIABLE acc_45 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U556 SOURCE src/srcnn.cpp:276 VARIABLE prod_46 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U475 SOURCE src/srcnn.cpp:279 VARIABLE acc_46 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U557 SOURCE src/srcnn.cpp:276 VARIABLE prod_47 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U476 SOURCE src/srcnn.cpp:279 VARIABLE acc_47 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U558 SOURCE src/srcnn.cpp:276 VARIABLE prod_48 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U477 SOURCE src/srcnn.cpp:279 VARIABLE acc_48 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U559 SOURCE src/srcnn.cpp:276 VARIABLE prod_49 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U478 SOURCE src/srcnn.cpp:279 VARIABLE acc_49 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U560 SOURCE src/srcnn.cpp:276 VARIABLE prod_50 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U479 SOURCE src/srcnn.cpp:279 VARIABLE acc_50 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U561 SOURCE src/srcnn.cpp:276 VARIABLE prod_51 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U480 SOURCE src/srcnn.cpp:279 VARIABLE acc_51 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U562 SOURCE src/srcnn.cpp:276 VARIABLE prod_52 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U481 SOURCE src/srcnn.cpp:279 VARIABLE acc_52 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U563 SOURCE src/srcnn.cpp:276 VARIABLE prod_53 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U482 SOURCE src/srcnn.cpp:279 VARIABLE acc_53 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U564 SOURCE src/srcnn.cpp:276 VARIABLE prod_54 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U483 SOURCE src/srcnn.cpp:279 VARIABLE acc_54 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U565 SOURCE src/srcnn.cpp:276 VARIABLE prod_55 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U484 SOURCE src/srcnn.cpp:279 VARIABLE acc_55 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U566 SOURCE src/srcnn.cpp:276 VARIABLE prod_56 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U485 SOURCE src/srcnn.cpp:279 VARIABLE acc_56 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U567 SOURCE src/srcnn.cpp:276 VARIABLE prod_57 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U486 SOURCE src/srcnn.cpp:279 VARIABLE acc_57 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U568 SOURCE src/srcnn.cpp:276 VARIABLE prod_58 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U487 SOURCE src/srcnn.cpp:279 VARIABLE acc_58 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U569 SOURCE src/srcnn.cpp:276 VARIABLE prod_59 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U488 SOURCE src/srcnn.cpp:279 VARIABLE acc_59 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U570 SOURCE src/srcnn.cpp:276 VARIABLE prod_60 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U489 SOURCE src/srcnn.cpp:279 VARIABLE acc_60 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U571 SOURCE src/srcnn.cpp:276 VARIABLE prod_61 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U490 SOURCE src/srcnn.cpp:279 VARIABLE acc_61 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U572 SOURCE src/srcnn.cpp:276 VARIABLE prod_62 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U491 SOURCE src/srcnn.cpp:279 VARIABLE acc_62 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U573 SOURCE src/srcnn.cpp:276 VARIABLE prod_63 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U492 SOURCE src/srcnn.cpp:279 VARIABLE acc_63 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U574 SOURCE src/srcnn.cpp:276 VARIABLE prod_64 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U493 SOURCE src/srcnn.cpp:279 VARIABLE acc_64 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U575 SOURCE src/srcnn.cpp:276 VARIABLE prod_65 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U494 SOURCE src/srcnn.cpp:279 VARIABLE acc_65 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U576 SOURCE src/srcnn.cpp:276 VARIABLE prod_66 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U495 SOURCE src/srcnn.cpp:279 VARIABLE acc_66 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U577 SOURCE src/srcnn.cpp:276 VARIABLE prod_67 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U496 SOURCE src/srcnn.cpp:279 VARIABLE acc_67 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U578 SOURCE src/srcnn.cpp:276 VARIABLE prod_68 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U497 SOURCE src/srcnn.cpp:279 VARIABLE acc_68 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U579 SOURCE src/srcnn.cpp:276 VARIABLE prod_69 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U498 SOURCE src/srcnn.cpp:279 VARIABLE acc_69 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U580 SOURCE src/srcnn.cpp:276 VARIABLE prod_70 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U499 SOURCE src/srcnn.cpp:279 VARIABLE acc_70 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U581 SOURCE src/srcnn.cpp:276 VARIABLE prod_71 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U500 SOURCE src/srcnn.cpp:279 VARIABLE acc_71 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U582 SOURCE src/srcnn.cpp:276 VARIABLE prod_72 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U501 SOURCE src/srcnn.cpp:279 VARIABLE acc_72 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U583 SOURCE src/srcnn.cpp:276 VARIABLE prod_73 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U502 SOURCE src/srcnn.cpp:279 VARIABLE acc_73 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U584 SOURCE src/srcnn.cpp:276 VARIABLE prod_74 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U503 SOURCE src/srcnn.cpp:279 VARIABLE acc_74 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U585 SOURCE src/srcnn.cpp:276 VARIABLE prod_75 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U504 SOURCE src/srcnn.cpp:279 VARIABLE acc_75 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U586 SOURCE src/srcnn.cpp:276 VARIABLE prod_76 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U505 SOURCE src/srcnn.cpp:279 VARIABLE acc_76 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U587 SOURCE src/srcnn.cpp:276 VARIABLE prod_77 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U506 SOURCE src/srcnn.cpp:279 VARIABLE acc_77 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U588 SOURCE src/srcnn.cpp:276 VARIABLE prod_78 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U507 SOURCE src/srcnn.cpp:279 VARIABLE acc_78 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U589 SOURCE src/srcnn.cpp:276 VARIABLE prod_79 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U508 SOURCE src/srcnn.cpp:279 VARIABLE acc_79 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U590 SOURCE src/srcnn.cpp:276 VARIABLE prod_80 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U509 SOURCE src/srcnn.cpp:279 VARIABLE acc_80 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln245_fu_6026_p2 SOURCE src/srcnn.cpp:245 VARIABLE add_ln245 LOOP feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_conv1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 405 BRAM 0 URAM 0}} conv1_tile {BINDINFO {{BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA yes RTLNAME layer1_output_tile_U SOURCE src/srcnn.cpp:209 VARIABLE layer1_output_tile LOOP {} BUNDLEDNAME {} DSP 0 BRAM 22 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA yes RTLNAME layer1_output_tile_1_U SOURCE src/srcnn.cpp:209 VARIABLE layer1_output_tile_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 22 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln225_3_fu_2428_p2 SOURCE src/srcnn.cpp:225 VARIABLE add_ln225_3 LOOP VITIS_LOOP_225_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln225_fu_2434_p2 SOURCE src/srcnn.cpp:225 VARIABLE add_ln225 LOOP VITIS_LOOP_225_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln225_fu_2463_p2 SOURCE src/srcnn.cpp:225 VARIABLE sub_ln225 LOOP VITIS_LOOP_225_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln225_1_fu_2473_p2 SOURCE src/srcnn.cpp:225 VARIABLE add_ln225_1 LOOP VITIS_LOOP_225_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln225_2_fu_2482_p2 SOURCE src/srcnn.cpp:225 VARIABLE add_ln225_2 LOOP VITIS_LOOP_225_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln226_fu_3674_p2 SOURCE src/srcnn.cpp:226 VARIABLE add_ln226 LOOP VITIS_LOOP_226_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln293_fu_5146_p2 SOURCE src/srcnn.cpp:293 VARIABLE add_ln293 LOOP STREAM_OUT_CONV1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln297_fu_5178_p2 SOURCE src/srcnn.cpp:297 VARIABLE add_ln297 LOOP STREAM_OUT_CONV1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln297_1_fu_5188_p2 SOURCE src/srcnn.cpp:297 VARIABLE add_ln297_1 LOOP VITIS_LOOP_294_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln297_2_fu_5205_p2 SOURCE src/srcnn.cpp:297 VARIABLE add_ln297_2 LOOP VITIS_LOOP_294_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln294_fu_5217_p2 SOURCE src/srcnn.cpp:294 VARIABLE add_ln294 LOOP VITIS_LOOP_294_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln297_3_fu_5231_p2 SOURCE src/srcnn.cpp:297 VARIABLE add_ln297_3 LOOP VITIS_LOOP_295_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln295_fu_5248_p2 SOURCE src/srcnn.cpp:295 VARIABLE add_ln295 LOOP VITIS_LOOP_295_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 405 BRAM 44 URAM 0}} conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_320_1_VITIS_LOOP_321_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln319_1_fu_416_p2 SOURCE src/srcnn.cpp:319 VARIABLE add_ln319_1 LOOP STREAM_READ_CONV2_VITIS_LOOP_320_1_VITIS_LOOP_321_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln319_fu_461_p2 SOURCE src/srcnn.cpp:319 VARIABLE add_ln319 LOOP STREAM_READ_CONV2_VITIS_LOOP_320_1_VITIS_LOOP_321_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln320_fu_516_p2 SOURCE src/srcnn.cpp:320 VARIABLE add_ln320 LOOP STREAM_READ_CONV2_VITIS_LOOP_320_1_VITIS_LOOP_321_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln321_fu_595_p2 SOURCE src/srcnn.cpp:321 VARIABLE add_ln321 LOOP STREAM_READ_CONV2_VITIS_LOOP_320_1_VITIS_LOOP_321_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln320_1_fu_428_p2 SOURCE src/srcnn.cpp:320 VARIABLE add_ln320_1 LOOP STREAM_READ_CONV2_VITIS_LOOP_320_1_VITIS_LOOP_321_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_330_3_VITIS_LOOP_331_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln329_1_fu_430_p2 SOURCE src/srcnn.cpp:329 VARIABLE add_ln329_1 LOOP OUT_STATIONARY_CONV2_VITIS_LOOP_330_3_VITIS_LOOP_331_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln329_fu_439_p2 SOURCE src/srcnn.cpp:329 VARIABLE add_ln329 LOOP OUT_STATIONARY_CONV2_VITIS_LOOP_330_3_VITIS_LOOP_331_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln330_fu_539_p2 SOURCE src/srcnn.cpp:330 VARIABLE add_ln330 LOOP OUT_STATIONARY_CONV2_VITIS_LOOP_330_3_VITIS_LOOP_331_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln331_fu_597_p2 SOURCE src/srcnn.cpp:331 VARIABLE add_ln331 LOOP OUT_STATIONARY_CONV2_VITIS_LOOP_330_3_VITIS_LOOP_331_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln330_1_fu_464_p2 SOURCE src/srcnn.cpp:330 VARIABLE add_ln330_1 LOOP OUT_STATIONARY_CONV2_VITIS_LOOP_330_3_VITIS_LOOP_331_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} conv2_Pipeline_tile_height_loop {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln345_fu_786_p2 SOURCE src/srcnn.cpp:345 VARIABLE add_ln345 LOOP tile_height_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln352_1_fu_796_p2 SOURCE src/srcnn.cpp:352 VARIABLE add_ln352_1 LOOP tile_height_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln350_1_fu_831_p2 SOURCE src/srcnn.cpp:350 VARIABLE add_ln350_1 LOOP tile_height_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} conv2_Pipeline_tile_height_loop4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln345_fu_786_p2 SOURCE src/srcnn.cpp:345 VARIABLE add_ln345 LOOP tile_height_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln352_fu_796_p2 SOURCE src/srcnn.cpp:352 VARIABLE add_ln352 LOOP tile_height_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln350_2_fu_831_p2 SOURCE src/srcnn.cpp:350 VARIABLE add_ln350_2 LOOP tile_height_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} conv2_Pipeline_tile_height_loop5 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln345_fu_786_p2 SOURCE src/srcnn.cpp:345 VARIABLE add_ln345 LOOP tile_height_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln352_fu_796_p2 SOURCE src/srcnn.cpp:352 VARIABLE add_ln352 LOOP tile_height_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln350_2_fu_831_p2 SOURCE src/srcnn.cpp:350 VARIABLE add_ln350_2 LOOP tile_height_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} conv2_Pipeline_tile_height_loop6 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln345_fu_786_p2 SOURCE src/srcnn.cpp:345 VARIABLE add_ln345 LOOP tile_height_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln352_fu_796_p2 SOURCE src/srcnn.cpp:352 VARIABLE add_ln352 LOOP tile_height_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln350_1_fu_831_p2 SOURCE src/srcnn.cpp:350 VARIABLE add_ln350_1 LOOP tile_height_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} conv2_Pipeline_RELU_CONV2_VITIS_LOOP_360_6 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln359_1_fu_465_p2 SOURCE src/srcnn.cpp:359 VARIABLE add_ln359_1 LOOP RELU_CONV2_VITIS_LOOP_360_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln359_fu_477_p2 SOURCE src/srcnn.cpp:359 VARIABLE add_ln359 LOOP RELU_CONV2_VITIS_LOOP_360_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln362_fu_509_p2 SOURCE src/srcnn.cpp:362 VARIABLE add_ln362 LOOP RELU_CONV2_VITIS_LOOP_360_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln360_fu_536_p2 SOURCE src/srcnn.cpp:360 VARIABLE add_ln360 LOOP RELU_CONV2_VITIS_LOOP_360_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_372_7_VITIS_LOOP_373_8 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln371_1_fu_388_p2 SOURCE src/srcnn.cpp:371 VARIABLE add_ln371_1 LOOP STREAM_OUT_CONV2_VITIS_LOOP_372_7_VITIS_LOOP_373_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln371_fu_406_p2 SOURCE src/srcnn.cpp:371 VARIABLE add_ln371 LOOP STREAM_OUT_CONV2_VITIS_LOOP_372_7_VITIS_LOOP_373_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln372_fu_470_p2 SOURCE src/srcnn.cpp:372 VARIABLE add_ln372 LOOP STREAM_OUT_CONV2_VITIS_LOOP_372_7_VITIS_LOOP_373_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln373_fu_529_p2 SOURCE src/srcnn.cpp:373 VARIABLE add_ln373 LOOP STREAM_OUT_CONV2_VITIS_LOOP_372_7_VITIS_LOOP_373_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln372_1_fu_535_p2 SOURCE src/srcnn.cpp:372 VARIABLE add_ln372_1 LOOP STREAM_OUT_CONV2_VITIS_LOOP_372_7_VITIS_LOOP_373_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} conv2 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_tile_U SOURCE src/srcnn.cpp:314 VARIABLE input_tile LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_tile_1_U SOURCE src/srcnn.cpp:314 VARIABLE input_tile_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_tile_2_U SOURCE src/srcnn.cpp:314 VARIABLE input_tile_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_tile_3_U SOURCE src/srcnn.cpp:314 VARIABLE input_tile_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_tile_4_U SOURCE src/srcnn.cpp:314 VARIABLE input_tile_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_tile_5_U SOURCE src/srcnn.cpp:314 VARIABLE input_tile_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_tile_6_U SOURCE src/srcnn.cpp:314 VARIABLE input_tile_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_tile_7_U SOURCE src/srcnn.cpp:314 VARIABLE input_tile_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_tile_8_U SOURCE src/srcnn.cpp:314 VARIABLE input_tile_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_tile_9_U SOURCE src/srcnn.cpp:314 VARIABLE input_tile_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_tile_10_U SOURCE src/srcnn.cpp:314 VARIABLE input_tile_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_tile_11_U SOURCE src/srcnn.cpp:314 VARIABLE input_tile_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_tile_12_U SOURCE src/srcnn.cpp:314 VARIABLE input_tile_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_tile_13_U SOURCE src/srcnn.cpp:314 VARIABLE input_tile_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_tile_14_U SOURCE src/srcnn.cpp:314 VARIABLE input_tile_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_tile_15_U SOURCE src/srcnn.cpp:314 VARIABLE input_tile_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_tile_16_U SOURCE src/srcnn.cpp:314 VARIABLE input_tile_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME layer2_output_tile_U SOURCE src/srcnn.cpp:315 VARIABLE layer2_output_tile LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME layer2_output_tile_1_U SOURCE src/srcnn.cpp:315 VARIABLE layer2_output_tile_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME layer2_output_tile_2_U SOURCE src/srcnn.cpp:315 VARIABLE layer2_output_tile_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME layer2_output_tile_3_U SOURCE src/srcnn.cpp:315 VARIABLE layer2_output_tile_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME layer2_output_tile_4_U SOURCE src/srcnn.cpp:315 VARIABLE layer2_output_tile_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME layer2_output_tile_5_U SOURCE src/srcnn.cpp:315 VARIABLE layer2_output_tile_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME layer2_output_tile_6_U SOURCE src/srcnn.cpp:315 VARIABLE layer2_output_tile_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME layer2_output_tile_7_U SOURCE src/srcnn.cpp:315 VARIABLE layer2_output_tile_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME layer2_output_tile_8_U SOURCE src/srcnn.cpp:315 VARIABLE layer2_output_tile_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME layer2_output_tile_9_U SOURCE src/srcnn.cpp:315 VARIABLE layer2_output_tile_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME layer2_output_tile_10_U SOURCE src/srcnn.cpp:315 VARIABLE layer2_output_tile_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME layer2_output_tile_11_U SOURCE src/srcnn.cpp:315 VARIABLE layer2_output_tile_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME layer2_output_tile_12_U SOURCE src/srcnn.cpp:315 VARIABLE layer2_output_tile_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME layer2_output_tile_13_U SOURCE src/srcnn.cpp:315 VARIABLE layer2_output_tile_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME layer2_output_tile_14_U SOURCE src/srcnn.cpp:315 VARIABLE layer2_output_tile_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME layer2_output_tile_15_U SOURCE src/srcnn.cpp:315 VARIABLE layer2_output_tile_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME layer2_output_tile_16_U SOURCE src/srcnn.cpp:315 VARIABLE layer2_output_tile_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln340_fu_662_p2 SOURCE src/srcnn.cpp:340 VARIABLE add_ln340 LOOP out_feature_loop_CONV2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln350_fu_680_p2 SOURCE src/srcnn.cpp:350 VARIABLE add_ln350 LOOP out_feature_loop_CONV2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln352_fu_759_p2 SOURCE src/srcnn.cpp:352 VARIABLE add_ln352 LOOP in_feature_loop_conv2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1918 SOURCE src/srcnn.cpp:352 VARIABLE add_ln352_1 LOOP in_feature_loop_conv2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1919 SOURCE src/srcnn.cpp:340 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_15 LOOP in_feature_loop_conv2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ram_s2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln352_2_fu_835_p2 SOURCE src/srcnn.cpp:352 VARIABLE add_ln352_2 LOOP in_feature_loop_conv2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1927 SOURCE src/srcnn.cpp:340 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_21 LOOP in_feature_loop_conv2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ram_s2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln352_3_fu_863_p2 SOURCE src/srcnn.cpp:352 VARIABLE add_ln352_3 LOOP in_feature_loop_conv2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1931 SOURCE src/srcnn.cpp:340 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_22 LOOP in_feature_loop_conv2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ram_s2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1933 SOURCE src/srcnn.cpp:342 VARIABLE add_ln342 LOOP in_feature_loop_conv2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 85 BRAM 102 URAM 0}} conv3_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_399_2_VITIS_LOOP_400_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln398_1_fu_147_p2 SOURCE src/srcnn.cpp:398 VARIABLE add_ln398_1 LOOP VITIS_LOOP_398_1_VITIS_LOOP_399_2_VITIS_LOOP_400_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln398_fu_170_p2 SOURCE src/srcnn.cpp:398 VARIABLE add_ln398 LOOP VITIS_LOOP_398_1_VITIS_LOOP_399_2_VITIS_LOOP_400_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_fu_238_p2 SOURCE src/srcnn.cpp:399 VARIABLE add_ln399 LOOP VITIS_LOOP_398_1_VITIS_LOOP_399_2_VITIS_LOOP_400_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln400_fu_318_p2 SOURCE src/srcnn.cpp:400 VARIABLE add_ln400 LOOP VITIS_LOOP_398_1_VITIS_LOOP_399_2_VITIS_LOOP_400_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_1_fu_324_p2 SOURCE src/srcnn.cpp:399 VARIABLE add_ln399_1 LOOP VITIS_LOOP_398_1_VITIS_LOOP_399_2_VITIS_LOOP_400_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} conv3_Pipeline_OUT_STATIONARY_CONV3_VITIS_LOOP_409_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_1_fu_98_p2 SOURCE src/srcnn.cpp:408 VARIABLE add_ln408_1 LOOP OUT_STATIONARY_CONV3_VITIS_LOOP_409_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_fu_110_p2 SOURCE src/srcnn.cpp:408 VARIABLE add_ln408 LOOP OUT_STATIONARY_CONV3_VITIS_LOOP_409_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln409_fu_171_p2 SOURCE src/srcnn.cpp:409 VARIABLE add_ln409 LOOP OUT_STATIONARY_CONV3_VITIS_LOOP_409_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} conv3_Pipeline_in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_4879_p2 SOURCE src/srcnn.cpp:417 VARIABLE empty LOOP in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_234_fu_4985_p2 SOURCE src/srcnn.cpp:417 VARIABLE empty_234 LOOP in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_235_fu_5010_p2 SOURCE src/srcnn.cpp:417 VARIABLE empty_235 LOOP in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_237_fu_5429_p2 SOURCE src/srcnn.cpp:417 VARIABLE empty_237 LOOP in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_238_fu_5189_p2 SOURCE src/srcnn.cpp:417 VARIABLE empty_238 LOOP in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_239_fu_5454_p2 SOURCE src/srcnn.cpp:417 VARIABLE empty_239 LOOP in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_240_fu_5572_p2 SOURCE src/srcnn.cpp:417 VARIABLE empty_240 LOOP in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_242_fu_4251_p2 SOURCE {} VARIABLE empty_242 LOOP in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_cast_fu_4257_p2 SOURCE {} VARIABLE p_cast LOOP in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME th_2_fu_5206_p2 SOURCE {} VARIABLE th_2 LOOP in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME pad_h_1_fu_4271_p2 SOURCE {} VARIABLE pad_h_1 LOOP in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_cast1_fu_4277_p2 SOURCE {} VARIABLE p_cast1 LOOP in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_243_fu_5217_p2 SOURCE {} VARIABLE empty_243 LOOP in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln417_1_fu_4297_p2 SOURCE src/srcnn.cpp:417 VARIABLE add_ln417_1 LOOP in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln417_fu_4309_p2 SOURCE src/srcnn.cpp:417 VARIABLE add_ln417 LOOP in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln447_fu_4353_p2 SOURCE src/srcnn.cpp:447 VARIABLE add_ln447 LOOP in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_244_fu_4924_p2 SOURCE src/srcnn.cpp:417 VARIABLE empty_244 LOOP in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_245_fu_5027_p2 SOURCE src/srcnn.cpp:417 VARIABLE empty_245 LOOP in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_246_fu_5052_p2 SOURCE src/srcnn.cpp:417 VARIABLE empty_246 LOOP in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_248_fu_5471_p2 SOURCE src/srcnn.cpp:417 VARIABLE empty_248 LOOP in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_249_fu_5228_p2 SOURCE src/srcnn.cpp:417 VARIABLE empty_249 LOOP in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_250_fu_5496_p2 SOURCE src/srcnn.cpp:417 VARIABLE empty_250 LOOP in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_251_fu_5589_p2 SOURCE src/srcnn.cpp:417 VARIABLE empty_251 LOOP in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME pad_h_4_dup_fu_4419_p2 SOURCE src/srcnn.cpp:417 VARIABLE pad_h_4_dup LOOP in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln447_1_fu_5072_p2 SOURCE src/srcnn.cpp:447 VARIABLE add_ln447_1 LOOP in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln447_2_fu_5093_p2 SOURCE src/srcnn.cpp:447 VARIABLE add_ln447_2 LOOP in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid129_fu_4469_p2 SOURCE src/srcnn.cpp:417 VARIABLE p_mid129 LOOP in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_cast_mid1_fu_4475_p2 SOURCE src/srcnn.cpp:417 VARIABLE p_cast_mid1 LOOP in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln447_3_fu_4509_p2 SOURCE src/srcnn.cpp:447 VARIABLE add_ln447_3 LOOP in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln447_4_fu_4531_p2 SOURCE src/srcnn.cpp:447 VARIABLE add_ln447_4 LOOP in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME pad_h_4_mid1_fu_5285_p2 SOURCE src/srcnn.cpp:417 VARIABLE pad_h_4_mid1 LOOP in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_cast1_mid1_fu_4537_p2 SOURCE src/srcnn.cpp:417 VARIABLE p_cast1_mid1 LOOP in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln447_5_fu_4768_p2 SOURCE src/srcnn.cpp:447 VARIABLE add_ln447_5 LOOP in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln447_6_fu_4789_p2 SOURCE src/srcnn.cpp:447 VARIABLE add_ln447_6 LOOP in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln447_7_fu_5315_p2 SOURCE src/srcnn.cpp:447 VARIABLE add_ln447_7 LOOP in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln447_8_fu_5336_p2 SOURCE src/srcnn.cpp:447 VARIABLE add_ln447_8 LOOP in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid133_fu_5342_p2 SOURCE src/srcnn.cpp:417 VARIABLE p_mid133 LOOP in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln447_9_fu_5372_p2 SOURCE src/srcnn.cpp:447 VARIABLE add_ln447_9 LOOP in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln447_10_fu_5393_p2 SOURCE src/srcnn.cpp:447 VARIABLE add_ln447_10 LOOP in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln447_11_fu_4586_p2 SOURCE src/srcnn.cpp:447 VARIABLE add_ln447_11 LOOP in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln447_12_fu_4958_p2 SOURCE src/srcnn.cpp:447 VARIABLE add_ln447_12 LOOP in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln447_13_fu_5162_p2 SOURCE src/srcnn.cpp:447 VARIABLE add_ln447_13 LOOP in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln447_14_fu_5399_p2 SOURCE src/srcnn.cpp:447 VARIABLE add_ln447_14 LOOP in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln447_15_fu_5513_p2 SOURCE src/srcnn.cpp:447 VARIABLE add_ln447_15 LOOP in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln437_fu_4601_p2 SOURCE src/srcnn.cpp:437 VARIABLE add_ln437 LOOP in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln438_fu_4607_p2 SOURCE src/srcnn.cpp:438 VARIABLE add_ln438 LOOP in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln447_16_fu_4633_p2 SOURCE src/srcnn.cpp:447 VARIABLE add_ln447_16 LOOP in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln447_17_fu_4795_p2 SOURCE src/srcnn.cpp:447 VARIABLE add_ln447_17 LOOP in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln447_18_fu_5099_p2 SOURCE src/srcnn.cpp:447 VARIABLE add_ln447_18 LOOP in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln447_19_fu_5409_p2 SOURCE src/srcnn.cpp:447 VARIABLE add_ln447_19 LOOP in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln447_20_fu_5517_p2 SOURCE src/srcnn.cpp:447 VARIABLE add_ln447_20 LOOP in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1950 SOURCE src/srcnn.cpp:446 VARIABLE mul LOOP in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1947 SOURCE src/srcnn.cpp:446 VARIABLE add LOOP in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME pad_w_11_fu_4805_p2 SOURCE src/srcnn.cpp:437 VARIABLE pad_w_11 LOOP in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME pad_w_4_fu_4644_p2 SOURCE src/srcnn.cpp:437 VARIABLE pad_w_4 LOOP in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln437_3_fu_4650_p2 SOURCE src/srcnn.cpp:437 VARIABLE add_ln437_3 LOOP in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln447_21_fu_4676_p2 SOURCE src/srcnn.cpp:447 VARIABLE add_ln447_21 LOOP in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln447_22_fu_4967_p2 SOURCE src/srcnn.cpp:447 VARIABLE add_ln447_22 LOOP in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln447_23_fu_5109_p2 SOURCE src/srcnn.cpp:447 VARIABLE add_ln447_23 LOOP in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln447_24_fu_5419_p2 SOURCE src/srcnn.cpp:447 VARIABLE add_ln447_24 LOOP in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln447_25_fu_5526_p2 SOURCE src/srcnn.cpp:447 VARIABLE add_ln447_25 LOOP in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1951 SOURCE src/srcnn.cpp:446 VARIABLE mul_s LOOP in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1947 SOURCE src/srcnn.cpp:446 VARIABLE add92_s LOOP in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1950 SOURCE src/srcnn.cpp:446 VARIABLE mul_5 LOOP in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1947 SOURCE src/srcnn.cpp:446 VARIABLE add92_5 LOOP in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln447_26_fu_4828_p2 SOURCE src/srcnn.cpp:447 VARIABLE add_ln447_26 LOOP in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln447_27_fu_4976_p2 SOURCE src/srcnn.cpp:447 VARIABLE add_ln447_27 LOOP in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln447_28_fu_5171_p2 SOURCE src/srcnn.cpp:447 VARIABLE add_ln447_28 LOOP in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln447_29_fu_5530_p2 SOURCE src/srcnn.cpp:447 VARIABLE add_ln447_29 LOOP in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln447_30_fu_5539_p2 SOURCE src/srcnn.cpp:447 VARIABLE add_ln447_30 LOOP in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1951 SOURCE src/srcnn.cpp:446 VARIABLE mul_6 LOOP in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1947 SOURCE src/srcnn.cpp:446 VARIABLE add92_6 LOOP in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln437_4_fu_4838_p2 SOURCE src/srcnn.cpp:437 VARIABLE add_ln437_4 LOOP in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln447_31_fu_4861_p2 SOURCE src/srcnn.cpp:447 VARIABLE add_ln447_31 LOOP in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln447_32_fu_5119_p2 SOURCE src/srcnn.cpp:447 VARIABLE add_ln447_32 LOOP in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln447_33_fu_5180_p2 SOURCE src/srcnn.cpp:447 VARIABLE add_ln447_33 LOOP in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln447_34_fu_5543_p2 SOURCE src/srcnn.cpp:447 VARIABLE add_ln447_34 LOOP in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln447_35_fu_5552_p2 SOURCE src/srcnn.cpp:447 VARIABLE add_ln447_35 LOOP in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1950 SOURCE src/srcnn.cpp:446 VARIABLE mul_7 LOOP in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1947 SOURCE src/srcnn.cpp:446 VARIABLE add92_7 LOOP in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1952 SOURCE src/srcnn.cpp:446 VARIABLE mul_1 LOOP in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1947 SOURCE src/srcnn.cpp:446 VARIABLE add92_1 LOOP in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1952 SOURCE src/srcnn.cpp:446 VARIABLE mul_1_1 LOOP in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1947 SOURCE src/srcnn.cpp:446 VARIABLE add92_1_1 LOOP in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1951 SOURCE src/srcnn.cpp:446 VARIABLE mul_1_2 LOOP in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1947 SOURCE src/srcnn.cpp:446 VARIABLE add92_1_2 LOOP in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1952 SOURCE src/srcnn.cpp:446 VARIABLE mul_1_3 LOOP in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1947 SOURCE src/srcnn.cpp:446 VARIABLE add92_1_3 LOOP in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1950 SOURCE src/srcnn.cpp:446 VARIABLE mul_1_4 LOOP in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1948 SOURCE src/srcnn.cpp:446 VARIABLE add92_1_4 LOOP in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1951 SOURCE src/srcnn.cpp:446 VARIABLE mul_2 LOOP in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1948 SOURCE src/srcnn.cpp:446 VARIABLE add92_2 LOOP in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1952 SOURCE src/srcnn.cpp:446 VARIABLE mul_2_1 LOOP in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1948 SOURCE src/srcnn.cpp:446 VARIABLE add92_2_1 LOOP in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1950 SOURCE src/srcnn.cpp:446 VARIABLE mul_2_2 LOOP in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1948 SOURCE src/srcnn.cpp:446 VARIABLE add92_2_2 LOOP in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1951 SOURCE src/srcnn.cpp:446 VARIABLE mul_2_3 LOOP in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1948 SOURCE src/srcnn.cpp:446 VARIABLE add92_2_3 LOOP in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1950 SOURCE src/srcnn.cpp:446 VARIABLE mul_2_4 LOOP in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1948 SOURCE src/srcnn.cpp:446 VARIABLE add92_2_4 LOOP in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1952 SOURCE src/srcnn.cpp:446 VARIABLE mul_3 LOOP in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1948 SOURCE src/srcnn.cpp:446 VARIABLE add92_3 LOOP in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1951 SOURCE src/srcnn.cpp:446 VARIABLE mul_3_1 LOOP in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1948 SOURCE src/srcnn.cpp:446 VARIABLE add92_3_1 LOOP in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1952 SOURCE src/srcnn.cpp:446 VARIABLE mul_3_2 LOOP in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1948 SOURCE src/srcnn.cpp:446 VARIABLE add92_3_2 LOOP in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1950 SOURCE src/srcnn.cpp:446 VARIABLE mul_3_3 LOOP in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1949 SOURCE src/srcnn.cpp:446 VARIABLE add92_3_3 LOOP in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1951 SOURCE src/srcnn.cpp:446 VARIABLE mul_3_4 LOOP in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1949 SOURCE src/srcnn.cpp:446 VARIABLE add92_3_4 LOOP in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1952 SOURCE src/srcnn.cpp:446 VARIABLE mul_4 LOOP in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1949 SOURCE src/srcnn.cpp:446 VARIABLE add92_4 LOOP in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1950 SOURCE src/srcnn.cpp:446 VARIABLE mul_4_1 LOOP in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1949 SOURCE src/srcnn.cpp:446 VARIABLE add92_4_1 LOOP in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1951 SOURCE src/srcnn.cpp:446 VARIABLE mul_4_2 LOOP in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1949 SOURCE src/srcnn.cpp:446 VARIABLE add92_4_2 LOOP in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1952 SOURCE src/srcnn.cpp:446 VARIABLE mul_4_3 LOOP in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1949 SOURCE src/srcnn.cpp:446 VARIABLE add92_4_3 LOOP in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1950 SOURCE src/srcnn.cpp:446 VARIABLE mul_4_4 LOOP in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U1949 SOURCE src/srcnn.cpp:446 VARIABLE add92_4_4 LOOP in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln419_fu_4687_p2 SOURCE src/srcnn.cpp:419 VARIABLE add_ln419 LOOP in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 15 BRAM 0 URAM 0}} conv3 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME input_tile_U SOURCE src/srcnn.cpp:395 VARIABLE input_tile LOOP {} BUNDLEDNAME {} DSP 0 BRAM 22 URAM 0 DISPNAME {bind_storage rom_np}}} AREA {DSP 15 BRAM 44 URAM 0}} reconstructor_Pipeline_VITIS_LOOP_465_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_201_p2 SOURCE src/srcnn.cpp:464 VARIABLE empty LOOP VITIS_LOOP_464_1_VITIS_LOOP_465_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_227_fu_231_p2 SOURCE src/srcnn.cpp:464 VARIABLE empty_227 LOOP VITIS_LOOP_464_1_VITIS_LOOP_465_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln464_3_fu_243_p2 SOURCE src/srcnn.cpp:464 VARIABLE add_ln464_3 LOOP VITIS_LOOP_464_1_VITIS_LOOP_465_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln464_fu_252_p2 SOURCE src/srcnn.cpp:464 VARIABLE add_ln464 LOOP VITIS_LOOP_464_1_VITIS_LOOP_465_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid1_fu_308_p2 SOURCE src/srcnn.cpp:464 VARIABLE p_mid1 LOOP VITIS_LOOP_464_1_VITIS_LOOP_465_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p_mid17_fu_338_p2 SOURCE src/srcnn.cpp:464 VARIABLE p_mid17 LOOP VITIS_LOOP_464_1_VITIS_LOOP_465_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln464_1_fu_356_p2 SOURCE src/srcnn.cpp:464 VARIABLE add_ln464_1 LOOP VITIS_LOOP_464_1_VITIS_LOOP_465_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln464_2_fu_366_p2 SOURCE src/srcnn.cpp:464 VARIABLE add_ln464_2 LOOP VITIS_LOOP_464_1_VITIS_LOOP_465_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln465_fu_397_p2 SOURCE src/srcnn.cpp:465 VARIABLE add_ln465 LOOP VITIS_LOOP_464_1_VITIS_LOOP_465_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dataflow_in_loop_tile_height_loop_MAIN_1 {BINDINFO {{BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME output_ftmap_c_U SOURCE {} VARIABLE output_ftmap_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME pixel_h_loc_c_U SOURCE {} VARIABLE pixel_h_loc_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME pixel_w_loc_c_U SOURCE {} VARIABLE pixel_w_loc_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL lutram LATENCY 0 OPTYPE fifo PRAGMA yes RTLNAME conv2_to_conv3_U SOURCE src/srcnn.cpp:115 VARIABLE conv2_to_conv3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL lutram LATENCY 0 OPTYPE fifo PRAGMA yes RTLNAME conv1_to_conv2_U SOURCE src/srcnn.cpp:114 VARIABLE conv1_to_conv2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME layer3_output_tile_0_U SOURCE src/srcnn.cpp:111 VARIABLE layer3_output_tile_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME pixel_w_loc_c14_channel_U SOURCE {} VARIABLE pixel_w_loc_c14_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME pixel_h_loc_c15_channel_U SOURCE {} VARIABLE pixel_h_loc_c15_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}}} AREA {DSP 505 BRAM 192 URAM 0}} srcnn {BINDINFO {{BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME conv1_biases_local_U SOURCE src/srcnn.cpp:72 VARIABLE conv1_biases_local LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_161_U SOURCE src/srcnn.cpp:71 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_161 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_162_U SOURCE src/srcnn.cpp:71 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_162 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_163_U SOURCE src/srcnn.cpp:71 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_163 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_164_U SOURCE src/srcnn.cpp:71 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_164 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_165_U SOURCE src/srcnn.cpp:71 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_165 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_166_U SOURCE src/srcnn.cpp:71 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_166 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_167_U SOURCE src/srcnn.cpp:71 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_167 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_168_U SOURCE src/srcnn.cpp:71 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_168 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_169_U SOURCE src/srcnn.cpp:71 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_169 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_170_U SOURCE src/srcnn.cpp:71 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_170 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_171_U SOURCE src/srcnn.cpp:71 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_171 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_172_U SOURCE src/srcnn.cpp:71 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_172 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_173_U SOURCE src/srcnn.cpp:71 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_173 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_174_U SOURCE src/srcnn.cpp:71 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_174 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_175_U SOURCE src/srcnn.cpp:71 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_175 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_176_U SOURCE src/srcnn.cpp:71 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_176 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_177_U SOURCE src/srcnn.cpp:71 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_177 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_178_U SOURCE src/srcnn.cpp:71 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_178 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_179_U SOURCE src/srcnn.cpp:71 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_179 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_180_U SOURCE src/srcnn.cpp:71 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_180 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_181_U SOURCE src/srcnn.cpp:71 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_181 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_182_U SOURCE src/srcnn.cpp:71 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_182 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_183_U SOURCE src/srcnn.cpp:71 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_183 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_184_U SOURCE src/srcnn.cpp:71 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_184 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_185_U SOURCE src/srcnn.cpp:71 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_185 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_186_U SOURCE src/srcnn.cpp:71 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_186 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_187_U SOURCE src/srcnn.cpp:71 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_187 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_188_U SOURCE src/srcnn.cpp:71 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_188 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_189_U SOURCE src/srcnn.cpp:71 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_189 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_190_U SOURCE src/srcnn.cpp:71 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_190 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_191_U SOURCE src/srcnn.cpp:71 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_191 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_192_U SOURCE src/srcnn.cpp:71 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_192 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_193_U SOURCE src/srcnn.cpp:71 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_193 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_194_U SOURCE src/srcnn.cpp:71 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_194 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_195_U SOURCE src/srcnn.cpp:71 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_195 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_196_U SOURCE src/srcnn.cpp:71 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_196 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_197_U SOURCE src/srcnn.cpp:71 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_197 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_198_U SOURCE src/srcnn.cpp:71 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_198 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_199_U SOURCE src/srcnn.cpp:71 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_199 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_200_U SOURCE src/srcnn.cpp:71 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_200 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_201_U SOURCE src/srcnn.cpp:71 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_201 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_202_U SOURCE src/srcnn.cpp:71 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_202 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_203_U SOURCE src/srcnn.cpp:71 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_203 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_204_U SOURCE src/srcnn.cpp:71 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_204 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_205_U SOURCE src/srcnn.cpp:71 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_205 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_206_U SOURCE src/srcnn.cpp:71 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_206 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_207_U SOURCE src/srcnn.cpp:71 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_207 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_208_U SOURCE src/srcnn.cpp:71 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_208 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_209_U SOURCE src/srcnn.cpp:71 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_209 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_210_U SOURCE src/srcnn.cpp:71 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_210 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_211_U SOURCE src/srcnn.cpp:71 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_211 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_212_U SOURCE src/srcnn.cpp:71 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_212 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_213_U SOURCE src/srcnn.cpp:71 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_213 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_214_U SOURCE src/srcnn.cpp:71 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_214 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_215_U SOURCE src/srcnn.cpp:71 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_215 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_216_U SOURCE src/srcnn.cpp:71 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_216 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_217_U SOURCE src/srcnn.cpp:71 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_217 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_218_U SOURCE src/srcnn.cpp:71 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_218 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_219_U SOURCE src/srcnn.cpp:71 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_219 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_220_U SOURCE src/srcnn.cpp:71 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_220 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_221_U SOURCE src/srcnn.cpp:71 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_221 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_222_U SOURCE src/srcnn.cpp:71 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_222 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_99_U SOURCE src/srcnn.cpp:71 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_99 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_98_U SOURCE src/srcnn.cpp:71 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_98 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_97_U SOURCE src/srcnn.cpp:71 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_97 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_96_U SOURCE src/srcnn.cpp:71 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_96 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_95_U SOURCE src/srcnn.cpp:71 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_95 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_94_U SOURCE src/srcnn.cpp:71 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_94 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_93_U SOURCE src/srcnn.cpp:71 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_93 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_92_U SOURCE src/srcnn.cpp:71 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_92 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_91_U SOURCE src/srcnn.cpp:71 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_91 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_90_U SOURCE src/srcnn.cpp:71 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_90 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_89_U SOURCE src/srcnn.cpp:71 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_89 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_88_U SOURCE src/srcnn.cpp:71 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_88 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_87_U SOURCE src/srcnn.cpp:71 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_87 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_86_U SOURCE src/srcnn.cpp:71 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_86 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_85_U SOURCE src/srcnn.cpp:71 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_85 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_84_U SOURCE src/srcnn.cpp:71 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_84 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_83_U SOURCE src/srcnn.cpp:71 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_83 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_82_U SOURCE src/srcnn.cpp:71 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_82 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_81_U SOURCE src/srcnn.cpp:71 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_81 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_80_U SOURCE src/srcnn.cpp:71 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_80 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_79_U SOURCE src/srcnn.cpp:71 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_79 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_78_U SOURCE src/srcnn.cpp:71 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_78 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_77_U SOURCE src/srcnn.cpp:71 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_77 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_76_U SOURCE src/srcnn.cpp:71 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_76 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_75_U SOURCE src/srcnn.cpp:71 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_75 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_74_U SOURCE src/srcnn.cpp:71 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_74 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_73_U SOURCE src/srcnn.cpp:71 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_72_U SOURCE src/srcnn.cpp:71 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_72 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_71_U SOURCE src/srcnn.cpp:71 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_71 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_70_U SOURCE src/srcnn.cpp:71 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_69_U SOURCE src/srcnn.cpp:71 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_69 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_68_U SOURCE src/srcnn.cpp:71 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_68 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_67_U SOURCE src/srcnn.cpp:71 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_67 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_66_U SOURCE src/srcnn.cpp:71 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_65_U SOURCE src/srcnn.cpp:71 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_65 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_64_U SOURCE src/srcnn.cpp:71 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_63_U SOURCE src/srcnn.cpp:71 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_62_U SOURCE src/srcnn.cpp:71 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_61_U SOURCE src/srcnn.cpp:71 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_60_U SOURCE src/srcnn.cpp:71 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_59_U SOURCE src/srcnn.cpp:71 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_58_U SOURCE src/srcnn.cpp:71 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_57_U SOURCE src/srcnn.cpp:71 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_56_U SOURCE src/srcnn.cpp:71 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_55_U SOURCE src/srcnn.cpp:71 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_54_U SOURCE src/srcnn.cpp:71 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_53_U SOURCE src/srcnn.cpp:71 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_52_U SOURCE src/srcnn.cpp:71 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_51_U SOURCE src/srcnn.cpp:71 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_50_U SOURCE src/srcnn.cpp:71 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_49_U SOURCE src/srcnn.cpp:71 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_48_U SOURCE src/srcnn.cpp:71 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_47_U SOURCE src/srcnn.cpp:71 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_46_U SOURCE src/srcnn.cpp:71 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_45_U SOURCE src/srcnn.cpp:71 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_44_U SOURCE src/srcnn.cpp:71 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_43_U SOURCE src/srcnn.cpp:71 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_42_U SOURCE src/srcnn.cpp:71 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_41_U SOURCE src/srcnn.cpp:71 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_40_U SOURCE src/srcnn.cpp:71 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_39_U SOURCE src/srcnn.cpp:71 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_38_U SOURCE src/srcnn.cpp:71 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_37_U SOURCE src/srcnn.cpp:71 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_36_U SOURCE src/srcnn.cpp:71 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_35_U SOURCE src/srcnn.cpp:71 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_34_U SOURCE src/srcnn.cpp:71 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_33_U SOURCE src/srcnn.cpp:71 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_32_U SOURCE src/srcnn.cpp:71 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_31_U SOURCE src/srcnn.cpp:71 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_30_U SOURCE src/srcnn.cpp:71 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_29_U SOURCE src/srcnn.cpp:71 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_28_U SOURCE src/srcnn.cpp:71 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_27_U SOURCE src/srcnn.cpp:71 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_26_U SOURCE src/srcnn.cpp:71 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_25_U SOURCE src/srcnn.cpp:71 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_24_U SOURCE src/srcnn.cpp:71 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_23_U SOURCE src/srcnn.cpp:71 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_22_U SOURCE src/srcnn.cpp:71 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_21_U SOURCE src/srcnn.cpp:71 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_20_U SOURCE src/srcnn.cpp:71 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_19_U SOURCE src/srcnn.cpp:71 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_18_U SOURCE src/srcnn.cpp:71 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_17_U SOURCE src/srcnn.cpp:71 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_16_U SOURCE src/srcnn.cpp:71 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_15_U SOURCE src/srcnn.cpp:71 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_14_U SOURCE src/srcnn.cpp:71 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_13_U SOURCE src/srcnn.cpp:71 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_12_U SOURCE src/srcnn.cpp:71 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_11_U SOURCE src/srcnn.cpp:71 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_10_U SOURCE src/srcnn.cpp:71 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_9_U SOURCE src/srcnn.cpp:71 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_8_U SOURCE src/srcnn.cpp:71 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_7_U SOURCE src/srcnn.cpp:71 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_6_U SOURCE src/srcnn.cpp:71 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_5_U SOURCE src/srcnn.cpp:71 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_4_U SOURCE src/srcnn.cpp:71 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_3_U SOURCE src/srcnn.cpp:71 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_2_U SOURCE src/srcnn.cpp:71 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_1_U SOURCE src/srcnn.cpp:71 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig_U SOURCE src/srcnn.cpp:71 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_weig LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME conv2_biases_local_U SOURCE src/srcnn.cpp:79 VARIABLE conv2_biases_local LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_3_U SOURCE src/srcnn.cpp:78 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_2_U SOURCE src/srcnn.cpp:78 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_1_U SOURCE src/srcnn.cpp:78 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_U SOURCE src/srcnn.cpp:78 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_31_U SOURCE src/srcnn.cpp:84 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_30_U SOURCE src/srcnn.cpp:84 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_29_U SOURCE src/srcnn.cpp:84 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_28_U SOURCE src/srcnn.cpp:84 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_27_U SOURCE src/srcnn.cpp:84 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_26_U SOURCE src/srcnn.cpp:84 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_25_U SOURCE src/srcnn.cpp:84 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_24_U SOURCE src/srcnn.cpp:84 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_23_U SOURCE src/srcnn.cpp:84 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_22_U SOURCE src/srcnn.cpp:84 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_21_U SOURCE src/srcnn.cpp:84 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_20_U SOURCE src/srcnn.cpp:84 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_19_U SOURCE src/srcnn.cpp:84 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_18_U SOURCE src/srcnn.cpp:84 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_17_U SOURCE src/srcnn.cpp:84 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_16_U SOURCE src/srcnn.cpp:84 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_15_U SOURCE src/srcnn.cpp:84 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_14_U SOURCE src/srcnn.cpp:84 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_13_U SOURCE src/srcnn.cpp:84 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_12_U SOURCE src/srcnn.cpp:84 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_11_U SOURCE src/srcnn.cpp:84 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_10_U SOURCE src/srcnn.cpp:84 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_9_U SOURCE src/srcnn.cpp:84 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_8_U SOURCE src/srcnn.cpp:84 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_7_U SOURCE src/srcnn.cpp:84 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_6_U SOURCE src/srcnn.cpp:84 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_5_U SOURCE src/srcnn.cpp:84 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_4_U SOURCE src/srcnn.cpp:84 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_3_U SOURCE src/srcnn.cpp:84 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_2_U SOURCE src/srcnn.cpp:84 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_1_U SOURCE src/srcnn.cpp:84 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig_U SOURCE src/srcnn.cpp:84 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_weig LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_s2p PRAGMA pragma RTLNAME conv3_biases_local_U SOURCE src/srcnn.cpp:85 VARIABLE conv3_biases_local LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}}} AREA {DSP 505 BRAM 251 URAM 0}} load_conv3_params {AREA {DSP 0 BRAM 0 URAM 0}} entry_proc {AREA {DSP 0 BRAM 0 URAM 0}} reconstructor {AREA {DSP 0 BRAM 0 URAM 0}} dataflow_parent_loop_proc {AREA {DSP 505 BRAM 192 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute       send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 4.295 seconds; current allocated memory: 1.807 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for srcnn.
INFO: [VLOG 209-307] Generating Verilog RTL for srcnn.
Execute       syn_report -model srcnn -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command     autosyn done; 58.428 sec.
Command   csynth_design done; 93.283 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 58 seconds. CPU system time: 5 seconds. Elapsed time: 93.283 seconds; current allocated memory: 780.609 MB.
Command ap_source done; 96.689 sec.
Execute cleanup_all 
Command cleanup_all done; 0.239 sec.
INFO-FLOW: Workspace C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1 opened at Thu Oct 30 21:59:42 +1100 2025
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xck26-sfvc784-2LV-c 
Execute       create_platform xck26-sfvc784-2LV-c -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
Command       create_platform done; 2.753 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.844 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 2.915 sec.
Execute   set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
Execute     create_platform xck26-sfvc784-2LV-c -board  
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.126 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
Execute   source ./srcnn_hls/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./srcnn_hls/solution1/directives.tcl
Execute     set_directive_top -name srcnn srcnn 
INFO: [HLS 200-1510] Running: set_directive_top -name srcnn srcnn 
Execute   export_design -rtl verilog -format ip_catalog 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
Execute     config_export -format=ip_catalog -rtl=verilog 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=srcnn xml_exists=0
Execute     source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute     source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute     source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute     source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/srcnn.tbgen.tcl 
Execute     source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/srcnn.tbgen.tcl 
Execute     source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/srcnn.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to srcnn
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=13
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=78 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_mul_8ns_10ns_17_1_1
srcnn_urem_8ns_5ns_8_12_seq_1
srcnn_fadd_32ns_32ns_32_4_full_dsp_1
srcnn_fmul_32ns_32ns_32_3_max_dsp_1
srcnn_fcmp_32ns_32ns_1_2_no_dsp_1
srcnn_mux_2_1_32_1_1
srcnn_mux_16_4_32_1_1
srcnn_mux_17_5_32_1_1
srcnn_flow_control_loop_pipe_sequential_init
srcnn_conv1_tile_layer1_output_tile_RAM_S2P_BRAM_1R1W
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_conv2_input_tile_RAM_AUTO_1R1W
srcnn_conv2_layer2_output_tile_RAM_AUTO_1R1W
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_mux_8_3_32_1_1
srcnn_flow_control_loop_pipe_sequential_init
srcnn_conv3_input_tile_RAM_1WNR_AUTO_1R1W
srcnn_flow_control_loop_pipe_sequential_init
srcnn_dataflow_in_loop_tile_height_loop_MAIN_1_layer3_output_tile_0_RAM_AUTO_1R1W_memcore
srcnn_dataflow_in_loop_tile_height_loop_MAIN_1_layer3_output_tile_0_RAM_AUTO_1R1W
srcnn_fifo_w64_d6_S
srcnn_fifo_w8_d2_S
srcnn_fifo_w9_d2_S
srcnn_fifo_w32_d512_D
srcnn_fifo_w8_d4_S
srcnn_fifo_w9_d4_S
srcnn_fifo_w32_d512_D
srcnn_conv1_biases_local_RAM_S2P_BRAM_1R1W
srcnn_p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv1_bkb
srcnn_conv2_biases_local_RAM_S2P_BRAM_1R1W
srcnn_p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_cNA
srcnn_p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv3_cRA
srcnn_conv3_biases_local_RAM_S2P_BRAM_1R1W
srcnn_gmem_in_m_axi
srcnn_gmem_w1_m_axi
srcnn_gmem_w2_m_axi
srcnn_gmem_w3_m_axi
srcnn_gmem_out_m_axi
srcnn_ctrl_s_axi
load_conv1_params_Pipeline_VITIS_LOOP_143_3_VITIS_LOOP_144_4
load_conv1_params
load_conv2_params_Pipeline_VITIS_LOOP_163_2
load_conv2_params
load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4
load_conv3_params
entry_proc
dataflow_in_loop_tile_height_loop_MAIN_1_Block_newFuncRoot4_proc
conv1_tile_Pipeline_feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_co
conv1_tile
conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_320_1_VITIS_LOOP_321_2
conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_330_3_VITIS_LOOP_331_4
conv2_Pipeline_tile_height_loop
conv2_Pipeline_tile_height_loop4
conv2_Pipeline_tile_height_loop5
conv2_Pipeline_tile_height_loop6
conv2_Pipeline_RELU_CONV2_VITIS_LOOP_360_6
conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_372_7_VITIS_LOOP_373_8
conv2
conv3_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_399_2_VITIS_LOOP_400_3
conv3_Pipeline_OUT_STATIONARY_CONV3_VITIS_LOOP_409_4
conv3_Pipeline_in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3
conv3
reconstructor_Pipeline_VITIS_LOOP_465_2
reconstructor
dataflow_in_loop_tile_height_loop_MAIN_1
dataflow_parent_loop_proc
srcnn
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source C:/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute     source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/top-io-be.tcl 
Execute     source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/srcnn.tbgen.tcl 
Execute     source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/srcnn.compgen.dataonly.tcl 
Execute     source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/srcnn.compgen.dataonly.tcl 
Execute     source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute     source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/srcnn.compgen.dataonly.tcl 
Execute     source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/load_conv1_params_Pipeline_VITIS_LOOP_143_3_VITIS_LOOP_144_4.tbgen.tcl 
Execute     source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/load_conv1_params.tbgen.tcl 
Execute     source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/load_conv2_params_Pipeline_VITIS_LOOP_163_2.tbgen.tcl 
Execute     source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/load_conv2_params.tbgen.tcl 
Execute     source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/load_conv3_params_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_181_3_VITIS_LOOP_182_4.tbgen.tcl 
Execute     source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/load_conv3_params.tbgen.tcl 
Execute     source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/entry_proc.tbgen.tcl 
Execute     source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/dataflow_in_loop_tile_height_loop_MAIN_1_Block_newFuncRoot4_proc.tbgen.tcl 
Execute     source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv1_tile_Pipeline_feature_loop_conv1_tile_height_loop_conv1_tile_width_loop_co.tbgen.tcl 
Execute     source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv1_tile.tbgen.tcl 
Execute     source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_320_1_VITIS_LOOP_321_2.tbgen.tcl 
Execute     source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_OUT_STATIONARY_CONV2_VITIS_LOOP_330_3_VITIS_LOOP_331_4.tbgen.tcl 
Execute     source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_tile_height_loop.tbgen.tcl 
Execute     source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_tile_height_loop4.tbgen.tcl 
Execute     source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_tile_height_loop5.tbgen.tcl 
Execute     source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_tile_height_loop6.tbgen.tcl 
Execute     source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_RELU_CONV2_VITIS_LOOP_360_6.tbgen.tcl 
Execute     source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_372_7_VITIS_LOOP_373_8.tbgen.tcl 
Execute     source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv2.tbgen.tcl 
Execute     source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_399_2_VITIS_LOOP_400_3.tbgen.tcl 
Execute     source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_OUT_STATIONARY_CONV3_VITIS_LOOP_409_4.tbgen.tcl 
Execute     source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv3_Pipeline_in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3.tbgen.tcl 
Execute     source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/conv3.tbgen.tcl 
Execute     source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/reconstructor_Pipeline_VITIS_LOOP_465_2.tbgen.tcl 
Execute     source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/reconstructor.tbgen.tcl 
Execute     source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/dataflow_in_loop_tile_height_loop_MAIN_1.tbgen.tcl 
Execute     source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/dataflow_parent_loop_proc.tbgen.tcl 
Execute     source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/srcnn.tbgen.tcl 
Execute     source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/srcnn.constraint.tcl 
Execute     sc_get_clocks srcnn 
Execute     source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/impl/misc/srcnn_fadd_32ns_32ns_32_4_full_dsp_1_ip.tcl 
Execute     source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/impl/misc/srcnn_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl 
Execute     source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/impl/misc/srcnn_fmul_32ns_32ns_32_3_max_dsp_1_ip.tcl 
Execute     source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/srcnn.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to srcnn
INFO-FLOW: DBG:PUTS:       copy ip_driver_dir 1_0 C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/driver
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/srcnn.tbgen.tcl 
Execute     source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/srcnn.compgen.dataonly.tcl 
Execute     source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/srcnn.compgen.dataonly.tcl 
Execute     source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=srcnn
Execute     source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute     source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute     source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute     source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/srcnn.tbgen.tcl 
Execute     source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/srcnn.tbgen.tcl 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/srcnn.tbgen.tcl 
Execute     source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/srcnn.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/srcnn.constraint.tcl 
Execute     source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/srcnn.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/impl/ip/pack.bat
INFO-FLOW: DBG:PUTS:     IP package: success C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/impl/ip/pack.bat
Execute     send_msg_by_id INFO @200-802@%s srcnn_hls/solution1/impl/export.zip 
INFO: [HLS 200-802] Generated output file srcnn_hls/solution1/impl/export.zip
Command   export_design done; 36.857 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 18 seconds. CPU system time: 2 seconds. Elapsed time: 36.857 seconds; current allocated memory: 31.398 MB.
Command ap_source done; 40.012 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1 opened at Thu Oct 30 23:20:01 +1100 2025
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xck26-sfvc784-2LV-c 
Execute       create_platform xck26-sfvc784-2LV-c -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
Command       create_platform done; 3.049 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 3.159 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 3.267 sec.
Execute   set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
Execute     create_platform xck26-sfvc784-2LV-c -board  
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.208 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
Execute   source ./srcnn_hls/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./srcnn_hls/solution1/directives.tcl
Execute     set_directive_top -name srcnn srcnn 
INFO: [HLS 200-1510] Running: set_directive_top -name srcnn srcnn 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source C:/Users/james/Documents/Hardware_Final_Project_Private_V2/golden/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 31.454 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 36.921 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 36.922 seconds; current allocated memory: 0.465 MB.
Command ap_source done; 40.652 sec.
Execute cleanup_all 
