

================================================================
== Vitis HLS Report for 'main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3'
================================================================
* Date:           Fri Apr 19 10:54:42 2024

* Version:        2023.2.1 (Build 4070103 on Dec 13 2023)
* Project:        ultra96ms2_418
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.203 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     9624|     9624|  96.240 us|  96.240 us|  9624|  9624|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3  |     9622|     9622|        24|          1|          1|  9600|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 25


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 25
* Pipeline : 1
  Pipeline-0 : II = 1, D = 25, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [ultra96ms2_418/dw_conv3x3.cpp:32->ultra96ms2_418/main_func.cpp:65]   --->   Operation 27 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [ultra96ms2_418/dw_conv3x3.cpp:31->ultra96ms2_418/main_func.cpp:65]   --->   Operation 28 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%indvar_flatten44 = alloca i32 1"   --->   Operation 29 'alloca' 'indvar_flatten44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%c = alloca i32 1" [ultra96ms2_418/dw_conv3x3.cpp:30->ultra96ms2_418/main_func.cpp:65]   --->   Operation 30 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%indvar_flatten59 = alloca i32 1"   --->   Operation 31 'alloca' 'indvar_flatten59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%weight_buf3x3_2_2_2_load_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weight_buf3x3_2_2_2_load"   --->   Operation 32 'read' 'weight_buf3x3_2_2_2_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%weight_buf3x3_2_2_1_load_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weight_buf3x3_2_2_1_load"   --->   Operation 33 'read' 'weight_buf3x3_2_2_1_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%weight_buf3x3_2_2_0_load_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weight_buf3x3_2_2_0_load"   --->   Operation 34 'read' 'weight_buf3x3_2_2_0_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%weight_buf3x3_2_1_2_load_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weight_buf3x3_2_1_2_load"   --->   Operation 35 'read' 'weight_buf3x3_2_1_2_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%weight_buf3x3_2_1_1_load_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weight_buf3x3_2_1_1_load"   --->   Operation 36 'read' 'weight_buf3x3_2_1_1_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%weight_buf3x3_2_1_0_load_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weight_buf3x3_2_1_0_load"   --->   Operation 37 'read' 'weight_buf3x3_2_1_0_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%weight_buf3x3_2_0_2_load_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weight_buf3x3_2_0_2_load"   --->   Operation 38 'read' 'weight_buf3x3_2_0_2_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%weight_buf3x3_2_0_1_load_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weight_buf3x3_2_0_1_load"   --->   Operation 39 'read' 'weight_buf3x3_2_0_1_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%weight_buf3x3_2_0_0_load_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weight_buf3x3_2_0_0_load"   --->   Operation 40 'read' 'weight_buf3x3_2_0_0_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%weight_buf3x3_1_2_2_load_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weight_buf3x3_1_2_2_load"   --->   Operation 41 'read' 'weight_buf3x3_1_2_2_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%weight_buf3x3_1_2_1_load_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weight_buf3x3_1_2_1_load"   --->   Operation 42 'read' 'weight_buf3x3_1_2_1_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%weight_buf3x3_1_2_0_load_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weight_buf3x3_1_2_0_load"   --->   Operation 43 'read' 'weight_buf3x3_1_2_0_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%weight_buf3x3_1_1_2_load_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weight_buf3x3_1_1_2_load"   --->   Operation 44 'read' 'weight_buf3x3_1_1_2_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%weight_buf3x3_1_1_1_load_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weight_buf3x3_1_1_1_load"   --->   Operation 45 'read' 'weight_buf3x3_1_1_1_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%weight_buf3x3_1_1_0_load_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weight_buf3x3_1_1_0_load"   --->   Operation 46 'read' 'weight_buf3x3_1_1_0_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%weight_buf3x3_1_0_2_load_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weight_buf3x3_1_0_2_load"   --->   Operation 47 'read' 'weight_buf3x3_1_0_2_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%weight_buf3x3_1_0_1_load_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weight_buf3x3_1_0_1_load"   --->   Operation 48 'read' 'weight_buf3x3_1_0_1_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%weight_buf3x3_1_0_0_load_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weight_buf3x3_1_0_0_load"   --->   Operation 49 'read' 'weight_buf3x3_1_0_0_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%weight_buf3x3_0_2_2_load_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weight_buf3x3_0_2_2_load"   --->   Operation 50 'read' 'weight_buf3x3_0_2_2_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%weight_buf3x3_0_2_1_load_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weight_buf3x3_0_2_1_load"   --->   Operation 51 'read' 'weight_buf3x3_0_2_1_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%weight_buf3x3_0_2_0_load_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weight_buf3x3_0_2_0_load"   --->   Operation 52 'read' 'weight_buf3x3_0_2_0_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%weight_buf3x3_0_1_2_load_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weight_buf3x3_0_1_2_load"   --->   Operation 53 'read' 'weight_buf3x3_0_1_2_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%weight_buf3x3_0_1_1_load_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weight_buf3x3_0_1_1_load"   --->   Operation 54 'read' 'weight_buf3x3_0_1_1_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%weight_buf3x3_0_1_0_load_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weight_buf3x3_0_1_0_load"   --->   Operation 55 'read' 'weight_buf3x3_0_1_0_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%weight_buf3x3_0_0_2_load_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weight_buf3x3_0_0_2_load"   --->   Operation 56 'read' 'weight_buf3x3_0_0_2_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%weight_buf3x3_0_0_1_load_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weight_buf3x3_0_0_1_load"   --->   Operation 57 'read' 'weight_buf3x3_0_0_1_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%weight_buf3x3_0_0_0_load_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weight_buf3x3_0_0_0_load"   --->   Operation 58 'read' 'weight_buf3x3_0_0_0_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%bias_buf3x3_2_load_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %bias_buf3x3_2_load"   --->   Operation 59 'read' 'bias_buf3x3_2_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%bias_buf3x3_1_load_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %bias_buf3x3_1_load"   --->   Operation 60 'read' 'bias_buf3x3_1_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%bias_buf3x3_0_load_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %bias_buf3x3_0_load"   --->   Operation 61 'read' 'bias_buf3x3_0_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.48ns)   --->   "%store_ln0 = store i14 0, i14 %indvar_flatten59"   --->   Operation 62 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 63 [1/1] (0.48ns)   --->   "%store_ln30 = store i2 0, i2 %c" [ultra96ms2_418/dw_conv3x3.cpp:30->ultra96ms2_418/main_func.cpp:65]   --->   Operation 63 'store' 'store_ln30' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 64 [1/1] (0.48ns)   --->   "%store_ln0 = store i13 0, i13 %indvar_flatten44"   --->   Operation 64 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 65 [1/1] (0.48ns)   --->   "%store_ln31 = store i6 0, i6 %i" [ultra96ms2_418/dw_conv3x3.cpp:31->ultra96ms2_418/main_func.cpp:65]   --->   Operation 65 'store' 'store_ln31' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 66 [1/1] (0.48ns)   --->   "%store_ln32 = store i7 0, i7 %j" [ultra96ms2_418/dw_conv3x3.cpp:32->ultra96ms2_418/main_func.cpp:65]   --->   Operation 66 'store' 'store_ln32' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_34_4.i"   --->   Operation 67 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.57>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%indvar_flatten44_load = load i13 %indvar_flatten44" [ultra96ms2_418/dw_conv3x3.cpp:31->ultra96ms2_418/main_func.cpp:65]   --->   Operation 68 'load' 'indvar_flatten44_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%indvar_flatten59_load = load i14 %indvar_flatten59" [ultra96ms2_418/dw_conv3x3.cpp:30->ultra96ms2_418/main_func.cpp:65]   --->   Operation 69 'load' 'indvar_flatten59_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.98ns)   --->   "%icmp_ln30 = icmp_eq  i14 %indvar_flatten59_load, i14 9600" [ultra96ms2_418/dw_conv3x3.cpp:30->ultra96ms2_418/main_func.cpp:65]   --->   Operation 70 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.98ns)   --->   "%add_ln30_1 = add i14 %indvar_flatten59_load, i14 1" [ultra96ms2_418/dw_conv3x3.cpp:30->ultra96ms2_418/main_func.cpp:65]   --->   Operation 71 'add' 'add_ln30_1' <Predicate = true> <Delay = 0.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln30 = br i1 %icmp_ln30, void %for.inc51.i, void %for.body8.i21.preheader.exitStub" [ultra96ms2_418/dw_conv3x3.cpp:30->ultra96ms2_418/main_func.cpp:65]   --->   Operation 72 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%j_load = load i7 %j" [ultra96ms2_418/dw_conv3x3.cpp:32->ultra96ms2_418/main_func.cpp:65]   --->   Operation 73 'load' 'j_load' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.97ns)   --->   "%icmp_ln31 = icmp_eq  i13 %indvar_flatten44_load, i13 3200" [ultra96ms2_418/dw_conv3x3.cpp:31->ultra96ms2_418/main_func.cpp:65]   --->   Operation 74 'icmp' 'icmp_ln31' <Predicate = (!icmp_ln30)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node and_ln30)   --->   "%xor_ln30 = xor i1 %icmp_ln31, i1 1" [ultra96ms2_418/dw_conv3x3.cpp:30->ultra96ms2_418/main_func.cpp:65]   --->   Operation 75 'xor' 'xor_ln30' <Predicate = (!icmp_ln30)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.89ns)   --->   "%icmp_ln32 = icmp_eq  i7 %j_load, i7 80" [ultra96ms2_418/dw_conv3x3.cpp:32->ultra96ms2_418/main_func.cpp:65]   --->   Operation 76 'icmp' 'icmp_ln32' <Predicate = (!icmp_ln30)> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln30 = and i1 %icmp_ln32, i1 %xor_ln30" [ultra96ms2_418/dw_conv3x3.cpp:30->ultra96ms2_418/main_func.cpp:65]   --->   Operation 77 'and' 'and_ln30' <Predicate = (!icmp_ln30)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node select_ln31)   --->   "%or_ln31 = or i1 %and_ln30, i1 %icmp_ln31" [ultra96ms2_418/dw_conv3x3.cpp:31->ultra96ms2_418/main_func.cpp:65]   --->   Operation 78 'or' 'or_ln31' <Predicate = (!icmp_ln30)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln31 = select i1 %or_ln31, i7 0, i7 %j_load" [ultra96ms2_418/dw_conv3x3.cpp:31->ultra96ms2_418/main_func.cpp:65]   --->   Operation 79 'select' 'select_ln31' <Predicate = (!icmp_ln30)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.89ns)   --->   "%add_ln32_1 = add i7 %select_ln31, i7 1" [ultra96ms2_418/dw_conv3x3.cpp:32->ultra96ms2_418/main_func.cpp:65]   --->   Operation 80 'add' 'add_ln32_1' <Predicate = (!icmp_ln30)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [11/11] (1.84ns)   --->   "%urem_ln32 = urem i7 %select_ln31, i7 3" [ultra96ms2_418/dw_conv3x3.cpp:32->ultra96ms2_418/main_func.cpp:65]   --->   Operation 81 'urem' 'urem_ln32' <Predicate = (!icmp_ln30)> <Delay = 1.84> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.97ns)   --->   "%add_ln31_4 = add i13 %indvar_flatten44_load, i13 1" [ultra96ms2_418/dw_conv3x3.cpp:31->ultra96ms2_418/main_func.cpp:65]   --->   Operation 82 'add' 'add_ln31_4' <Predicate = (!icmp_ln30)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.48ns)   --->   "%select_ln31_3 = select i1 %icmp_ln31, i13 1, i13 %add_ln31_4" [ultra96ms2_418/dw_conv3x3.cpp:31->ultra96ms2_418/main_func.cpp:65]   --->   Operation 83 'select' 'select_ln31_3' <Predicate = (!icmp_ln30)> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.48ns)   --->   "%store_ln30 = store i14 %add_ln30_1, i14 %indvar_flatten59" [ultra96ms2_418/dw_conv3x3.cpp:30->ultra96ms2_418/main_func.cpp:65]   --->   Operation 84 'store' 'store_ln30' <Predicate = (!icmp_ln30)> <Delay = 0.48>
ST_2 : Operation 85 [1/1] (0.48ns)   --->   "%store_ln31 = store i13 %select_ln31_3, i13 %indvar_flatten44" [ultra96ms2_418/dw_conv3x3.cpp:31->ultra96ms2_418/main_func.cpp:65]   --->   Operation 85 'store' 'store_ln31' <Predicate = (!icmp_ln30)> <Delay = 0.48>
ST_2 : Operation 86 [1/1] (0.48ns)   --->   "%store_ln32 = store i7 %add_ln32_1, i7 %j" [ultra96ms2_418/dw_conv3x3.cpp:32->ultra96ms2_418/main_func.cpp:65]   --->   Operation 86 'store' 'store_ln32' <Predicate = (!icmp_ln30)> <Delay = 0.48>

State 3 <SV = 2> <Delay = 3.93>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%i_load = load i6 %i" [ultra96ms2_418/dw_conv3x3.cpp:31->ultra96ms2_418/main_func.cpp:65]   --->   Operation 87 'load' 'i_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.44ns)   --->   "%select_ln30 = select i1 %icmp_ln31, i6 0, i6 %i_load" [ultra96ms2_418/dw_conv3x3.cpp:30->ultra96ms2_418/main_func.cpp:65]   --->   Operation 88 'select' 'select_ln30' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.88ns)   --->   "%add_ln31_1 = add i6 %i_load, i6 1" [ultra96ms2_418/dw_conv3x3.cpp:31->ultra96ms2_418/main_func.cpp:65]   --->   Operation 89 'add' 'add_ln31_1' <Predicate = (!icmp_ln31 & !and_ln30)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node select_ln31_1)   --->   "%select_ln30_1 = select i1 %icmp_ln31, i6 1, i6 %add_ln31_1" [ultra96ms2_418/dw_conv3x3.cpp:30->ultra96ms2_418/main_func.cpp:65]   --->   Operation 90 'select' 'select_ln30_1' <Predicate = (!and_ln30)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.88ns)   --->   "%add_ln31_2 = add i6 %select_ln30, i6 1" [ultra96ms2_418/dw_conv3x3.cpp:31->ultra96ms2_418/main_func.cpp:65]   --->   Operation 91 'add' 'add_ln31_2' <Predicate = (and_ln30)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.88ns)   --->   "%add_ln31_3 = add i6 %select_ln30, i6 2" [ultra96ms2_418/dw_conv3x3.cpp:31->ultra96ms2_418/main_func.cpp:65]   --->   Operation 92 'add' 'add_ln31_3' <Predicate = (and_ln30)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln31_1 = select i1 %and_ln30, i6 %add_ln31_3, i6 %select_ln30_1" [ultra96ms2_418/dw_conv3x3.cpp:31->ultra96ms2_418/main_func.cpp:65]   --->   Operation 93 'select' 'select_ln31_1' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.44ns)   --->   "%select_ln31_2 = select i1 %and_ln30, i6 %add_ln31_2, i6 %select_ln30" [ultra96ms2_418/dw_conv3x3.cpp:31->ultra96ms2_418/main_func.cpp:65]   --->   Operation 94 'select' 'select_ln31_2' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 95 [10/10] (1.53ns)   --->   "%urem_ln31 = urem i6 %select_ln31_2, i6 3" [ultra96ms2_418/dw_conv3x3.cpp:31->ultra96ms2_418/main_func.cpp:65]   --->   Operation 95 'urem' 'urem_ln31' <Predicate = true> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 96 [10/11] (1.84ns)   --->   "%urem_ln32 = urem i7 %select_ln31, i7 3" [ultra96ms2_418/dw_conv3x3.cpp:32->ultra96ms2_418/main_func.cpp:65]   --->   Operation 96 'urem' 'urem_ln32' <Predicate = true> <Delay = 1.84> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln36_15 = zext i6 %select_ln31_1" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 97 'zext' 'zext_ln36_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (2.17ns)   --->   "%mul_ln36_11 = mul i13 %zext_ln36_15, i13 86" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 98 'mul' 'mul_ln36_11' <Predicate = true> <Delay = 2.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_60 = partselect i5 @_ssdm_op_PartSelect.i5.i13.i32.i32, i13 %mul_ln36_11, i32 8, i32 12" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 99 'partselect' 'tmp_60' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.48ns)   --->   "%store_ln31 = store i6 %select_ln31_2, i6 %i" [ultra96ms2_418/dw_conv3x3.cpp:31->ultra96ms2_418/main_func.cpp:65]   --->   Operation 100 'store' 'store_ln31' <Predicate = true> <Delay = 0.48>

State 4 <SV = 3> <Delay = 1.84>
ST_4 : Operation 101 [9/10] (1.53ns)   --->   "%urem_ln31 = urem i6 %select_ln31_2, i6 3" [ultra96ms2_418/dw_conv3x3.cpp:31->ultra96ms2_418/main_func.cpp:65]   --->   Operation 101 'urem' 'urem_ln31' <Predicate = true> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [9/11] (1.84ns)   --->   "%urem_ln32 = urem i7 %select_ln31, i7 3" [ultra96ms2_418/dw_conv3x3.cpp:32->ultra96ms2_418/main_func.cpp:65]   --->   Operation 102 'urem' 'urem_ln32' <Predicate = true> <Delay = 1.84> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.84>
ST_5 : Operation 103 [8/10] (1.53ns)   --->   "%urem_ln31 = urem i6 %select_ln31_2, i6 3" [ultra96ms2_418/dw_conv3x3.cpp:31->ultra96ms2_418/main_func.cpp:65]   --->   Operation 103 'urem' 'urem_ln31' <Predicate = true> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 104 [8/11] (1.84ns)   --->   "%urem_ln32 = urem i7 %select_ln31, i7 3" [ultra96ms2_418/dw_conv3x3.cpp:32->ultra96ms2_418/main_func.cpp:65]   --->   Operation 104 'urem' 'urem_ln32' <Predicate = true> <Delay = 1.84> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.84>
ST_6 : Operation 105 [7/10] (1.53ns)   --->   "%urem_ln31 = urem i6 %select_ln31_2, i6 3" [ultra96ms2_418/dw_conv3x3.cpp:31->ultra96ms2_418/main_func.cpp:65]   --->   Operation 105 'urem' 'urem_ln31' <Predicate = true> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 106 [7/11] (1.84ns)   --->   "%urem_ln32 = urem i7 %select_ln31, i7 3" [ultra96ms2_418/dw_conv3x3.cpp:32->ultra96ms2_418/main_func.cpp:65]   --->   Operation 106 'urem' 'urem_ln32' <Predicate = true> <Delay = 1.84> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.84>
ST_7 : Operation 107 [6/10] (1.53ns)   --->   "%urem_ln31 = urem i6 %select_ln31_2, i6 3" [ultra96ms2_418/dw_conv3x3.cpp:31->ultra96ms2_418/main_func.cpp:65]   --->   Operation 107 'urem' 'urem_ln31' <Predicate = true> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 108 [6/11] (1.84ns)   --->   "%urem_ln32 = urem i7 %select_ln31, i7 3" [ultra96ms2_418/dw_conv3x3.cpp:32->ultra96ms2_418/main_func.cpp:65]   --->   Operation 108 'urem' 'urem_ln32' <Predicate = true> <Delay = 1.84> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.84>
ST_8 : Operation 109 [5/10] (1.53ns)   --->   "%urem_ln31 = urem i6 %select_ln31_2, i6 3" [ultra96ms2_418/dw_conv3x3.cpp:31->ultra96ms2_418/main_func.cpp:65]   --->   Operation 109 'urem' 'urem_ln31' <Predicate = true> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 110 [5/11] (1.84ns)   --->   "%urem_ln32 = urem i7 %select_ln31, i7 3" [ultra96ms2_418/dw_conv3x3.cpp:32->ultra96ms2_418/main_func.cpp:65]   --->   Operation 110 'urem' 'urem_ln32' <Predicate = true> <Delay = 1.84> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.84>
ST_9 : Operation 111 [4/10] (1.53ns)   --->   "%urem_ln31 = urem i6 %select_ln31_2, i6 3" [ultra96ms2_418/dw_conv3x3.cpp:31->ultra96ms2_418/main_func.cpp:65]   --->   Operation 111 'urem' 'urem_ln31' <Predicate = true> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 112 [4/11] (1.84ns)   --->   "%urem_ln32 = urem i7 %select_ln31, i7 3" [ultra96ms2_418/dw_conv3x3.cpp:32->ultra96ms2_418/main_func.cpp:65]   --->   Operation 112 'urem' 'urem_ln32' <Predicate = true> <Delay = 1.84> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.84>
ST_10 : Operation 113 [3/10] (1.53ns)   --->   "%urem_ln31 = urem i6 %select_ln31_2, i6 3" [ultra96ms2_418/dw_conv3x3.cpp:31->ultra96ms2_418/main_func.cpp:65]   --->   Operation 113 'urem' 'urem_ln31' <Predicate = true> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 114 [3/11] (1.84ns)   --->   "%urem_ln32 = urem i7 %select_ln31, i7 3" [ultra96ms2_418/dw_conv3x3.cpp:32->ultra96ms2_418/main_func.cpp:65]   --->   Operation 114 'urem' 'urem_ln32' <Predicate = true> <Delay = 1.84> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.84>
ST_11 : Operation 115 [2/10] (1.53ns)   --->   "%urem_ln31 = urem i6 %select_ln31_2, i6 3" [ultra96ms2_418/dw_conv3x3.cpp:31->ultra96ms2_418/main_func.cpp:65]   --->   Operation 115 'urem' 'urem_ln31' <Predicate = true> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 116 [2/11] (1.84ns)   --->   "%urem_ln32 = urem i7 %select_ln31, i7 3" [ultra96ms2_418/dw_conv3x3.cpp:32->ultra96ms2_418/main_func.cpp:65]   --->   Operation 116 'urem' 'urem_ln32' <Predicate = true> <Delay = 1.84> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 1.84>
ST_12 : Operation 117 [1/10] (1.53ns)   --->   "%urem_ln31 = urem i6 %select_ln31_2, i6 3" [ultra96ms2_418/dw_conv3x3.cpp:31->ultra96ms2_418/main_func.cpp:65]   --->   Operation 117 'urem' 'urem_ln31' <Predicate = true> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 118 [1/1] (0.00ns)   --->   "%trunc_ln31 = trunc i2 %urem_ln31" [ultra96ms2_418/dw_conv3x3.cpp:31->ultra96ms2_418/main_func.cpp:65]   --->   Operation 118 'trunc' 'trunc_ln31' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 119 [1/11] (1.84ns)   --->   "%urem_ln32 = urem i7 %select_ln31, i7 3" [ultra96ms2_418/dw_conv3x3.cpp:32->ultra96ms2_418/main_func.cpp:65]   --->   Operation 119 'urem' 'urem_ln32' <Predicate = true> <Delay = 1.84> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 120 [1/1] (0.00ns)   --->   "%trunc_ln32 = trunc i2 %urem_ln32" [ultra96ms2_418/dw_conv3x3.cpp:32->ultra96ms2_418/main_func.cpp:65]   --->   Operation 120 'trunc' 'trunc_ln32' <Predicate = true> <Delay = 0.00>

State 13 <SV = 12> <Delay = 7.20>
ST_13 : Operation 121 [1/1] (0.00ns)   --->   "%c_load = load i2 %c" [ultra96ms2_418/dw_conv3x3.cpp:30->ultra96ms2_418/main_func.cpp:65]   --->   Operation 121 'load' 'c_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 122 [1/1] (0.62ns)   --->   "%add_ln30 = add i2 %c_load, i2 1" [ultra96ms2_418/dw_conv3x3.cpp:30->ultra96ms2_418/main_func.cpp:65]   --->   Operation 122 'add' 'add_ln30' <Predicate = (icmp_ln31)> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 123 [1/1] (0.26ns)   --->   "%select_ln30_2 = select i1 %icmp_ln31, i2 %add_ln30, i2 %c_load" [ultra96ms2_418/dw_conv3x3.cpp:30->ultra96ms2_418/main_func.cpp:65]   --->   Operation 123 'select' 'select_ln30_2' <Predicate = true> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_35 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %select_ln30_2, i4 0" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 124 'bitconcatenate' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i6 %tmp_35" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 125 'zext' 'zext_ln36' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_36 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %select_ln30_2, i1 0" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 126 'bitconcatenate' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln36_1 = zext i3 %tmp_36" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 127 'zext' 'zext_ln36_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 128 [1/1] (0.88ns)   --->   "%sub_ln36 = sub i7 %zext_ln36, i7 %zext_ln36_1" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 128 'sub' 'sub_ln36' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 129 [1/1] (0.00ns)   --->   "%sub_ln36_cast = sext i7 %sub_ln36" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 129 'sext' 'sub_ln36_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_38 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %select_ln31_2, i6 0" [ultra96ms2_418/dw_conv3x3.cpp:33->ultra96ms2_418/main_func.cpp:65]   --->   Operation 130 'bitconcatenate' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_39 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %select_ln31_2, i4 0" [ultra96ms2_418/dw_conv3x3.cpp:33->ultra96ms2_418/main_func.cpp:65]   --->   Operation 131 'bitconcatenate' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i10 %tmp_39" [ultra96ms2_418/dw_conv3x3.cpp:33->ultra96ms2_418/main_func.cpp:65]   --->   Operation 132 'zext' 'zext_ln33' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 133 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln33 = add i12 %tmp_38, i12 %zext_ln33" [ultra96ms2_418/dw_conv3x3.cpp:33->ultra96ms2_418/main_func.cpp:65]   --->   Operation 133 'add' 'add_ln33' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 134 [1/1] (0.88ns)   --->   "%add_ln31 = add i6 %select_ln31_2, i6 2" [ultra96ms2_418/dw_conv3x3.cpp:31->ultra96ms2_418/main_func.cpp:65]   --->   Operation 134 'add' 'add_ln31' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i6 %select_ln31_2" [ultra96ms2_418/dw_conv3x3.cpp:31->ultra96ms2_418/main_func.cpp:65]   --->   Operation 135 'zext' 'zext_ln31' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 136 [1/1] (2.17ns)   --->   "%mul_ln31 = mul i13 %zext_ln31, i13 86" [ultra96ms2_418/dw_conv3x3.cpp:31->ultra96ms2_418/main_func.cpp:65]   --->   Operation 136 'mul' 'mul_ln31' <Predicate = true> <Delay = 2.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_40 = partselect i5 @_ssdm_op_PartSelect.i5.i13.i32.i32, i13 %mul_ln31, i32 8, i32 12" [ultra96ms2_418/dw_conv3x3.cpp:31->ultra96ms2_418/main_func.cpp:65]   --->   Operation 137 'partselect' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln36_2 = zext i5 %tmp_40" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 138 'zext' 'zext_ln36_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 139 [1/1] (0.89ns)   --->   "%add_ln36_9 = add i8 %sub_ln36_cast, i8 %zext_ln36_2" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 139 'add' 'add_ln36_9' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 140 [1/1] (0.00ns)   --->   "%trunc_ln36 = trunc i8 %add_ln36_9" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 140 'trunc' 'trunc_ln36' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_50 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %trunc_ln36, i5 0" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 141 'bitconcatenate' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_51 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %add_ln36_9, i2 0" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 142 'bitconcatenate' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 143 [1/1] (0.00ns)   --->   "%sext_ln36_18 = sext i10 %tmp_51" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 143 'sext' 'sext_ln36_18' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 144 [1/1] (0.94ns)   --->   "%sub_ln36_1 = sub i11 %tmp_50, i11 %sext_ln36_18" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 144 'sub' 'sub_ln36_1' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i6 %add_ln31" [ultra96ms2_418/dw_conv3x3.cpp:32->ultra96ms2_418/main_func.cpp:65]   --->   Operation 145 'zext' 'zext_ln32' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 146 [1/1] (2.17ns)   --->   "%mul_ln32 = mul i13 %zext_ln32, i13 86" [ultra96ms2_418/dw_conv3x3.cpp:32->ultra96ms2_418/main_func.cpp:65]   --->   Operation 146 'mul' 'mul_ln32' <Predicate = true> <Delay = 2.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_52 = partselect i5 @_ssdm_op_PartSelect.i5.i13.i32.i32, i13 %mul_ln32, i32 8, i32 12" [ultra96ms2_418/dw_conv3x3.cpp:32->ultra96ms2_418/main_func.cpp:65]   --->   Operation 147 'partselect' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln36_3 = zext i5 %tmp_52" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 148 'zext' 'zext_ln36_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 149 [1/1] (0.89ns)   --->   "%add_ln36_10 = add i8 %sub_ln36_cast, i8 %zext_ln36_3" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 149 'add' 'add_ln36_10' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 150 [1/1] (0.00ns)   --->   "%trunc_ln36_1 = trunc i8 %add_ln36_10" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 150 'trunc' 'trunc_ln36_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_53 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %trunc_ln36_1, i5 0" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 151 'bitconcatenate' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_54 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %add_ln36_10, i2 0" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 152 'bitconcatenate' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 153 [1/1] (0.00ns)   --->   "%sext_ln36_19 = sext i10 %tmp_54" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 153 'sext' 'sext_ln36_19' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 154 [1/1] (0.94ns)   --->   "%sub_ln36_2 = sub i11 %tmp_53, i11 %sext_ln36_19" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 154 'sub' 'sub_ln36_2' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln33_1 = zext i7 %select_ln31" [ultra96ms2_418/dw_conv3x3.cpp:33->ultra96ms2_418/main_func.cpp:65]   --->   Operation 155 'zext' 'zext_ln33_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 156 [1/1] (1.02ns) (root node of TernaryAdder)   --->   "%add_ln33_1 = add i12 %add_ln33, i12 %zext_ln33_1" [ultra96ms2_418/dw_conv3x3.cpp:33->ultra96ms2_418/main_func.cpp:65]   --->   Operation 156 'add' 'add_ln33_1' <Predicate = true> <Delay = 1.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 157 [1/1] (0.89ns)   --->   "%add_ln32 = add i7 %select_ln31, i7 2" [ultra96ms2_418/dw_conv3x3.cpp:32->ultra96ms2_418/main_func.cpp:65]   --->   Operation 157 'add' 'add_ln32' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln32_1 = zext i7 %select_ln31" [ultra96ms2_418/dw_conv3x3.cpp:32->ultra96ms2_418/main_func.cpp:65]   --->   Operation 158 'zext' 'zext_ln32_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 159 [1/1] (2.08ns)   --->   "%mul_ln32_1 = mul i15 %zext_ln32_1, i15 171" [ultra96ms2_418/dw_conv3x3.cpp:32->ultra96ms2_418/main_func.cpp:65]   --->   Operation 159 'mul' 'mul_ln32_1' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_55 = partselect i6 @_ssdm_op_PartSelect.i6.i15.i32.i32, i15 %mul_ln32_1, i32 9, i32 14" [ultra96ms2_418/dw_conv3x3.cpp:32->ultra96ms2_418/main_func.cpp:65]   --->   Operation 160 'partselect' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln36_4 = zext i6 %tmp_55" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 161 'zext' 'zext_ln36_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 162 [1/1] (0.94ns)   --->   "%add_ln36_11 = add i11 %sub_ln36_1, i11 %zext_ln36_4" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 162 'add' 'add_ln36_11' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln36_5 = zext i11 %add_ln36_11" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 163 'zext' 'zext_ln36_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 164 [1/1] (0.00ns)   --->   "%inBuffer3x3_0_0_addr = getelementptr i16 %inBuffer3x3_0_0, i64 0, i64 %zext_ln36_5" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 164 'getelementptr' 'inBuffer3x3_0_0_addr' <Predicate = (trunc_ln31 == 0 & trunc_ln32 == 0)> <Delay = 0.00>
ST_13 : Operation 165 [1/1] (0.94ns)   --->   "%add_ln36_12 = add i11 %sub_ln36_2, i11 %zext_ln36_4" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 165 'add' 'add_ln36_12' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln36_6 = zext i11 %add_ln36_12" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 166 'zext' 'zext_ln36_6' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 167 [1/1] (0.00ns)   --->   "%inBuffer3x3_0_0_addr_1 = getelementptr i16 %inBuffer3x3_0_0, i64 0, i64 %zext_ln36_6" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 167 'getelementptr' 'inBuffer3x3_0_0_addr_1' <Predicate = (trunc_ln32 == 0 & trunc_ln31 == 1)> <Delay = 0.00>
ST_13 : Operation 168 [1/1] (0.00ns)   --->   "%inBuffer3x3_0_1_addr = getelementptr i16 %inBuffer3x3_0_1, i64 0, i64 %zext_ln36_5" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 168 'getelementptr' 'inBuffer3x3_0_1_addr' <Predicate = (trunc_ln31 == 0 & trunc_ln32 == 1)> <Delay = 0.00>
ST_13 : Operation 169 [1/1] (0.00ns)   --->   "%inBuffer3x3_0_1_addr_1 = getelementptr i16 %inBuffer3x3_0_1, i64 0, i64 %zext_ln36_6" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 169 'getelementptr' 'inBuffer3x3_0_1_addr_1' <Predicate = (trunc_ln32 == 1 & trunc_ln31 == 1)> <Delay = 0.00>
ST_13 : Operation 170 [1/1] (0.00ns)   --->   "%inBuffer3x3_0_2_addr = getelementptr i16 %inBuffer3x3_0_2, i64 0, i64 %zext_ln36_5" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 170 'getelementptr' 'inBuffer3x3_0_2_addr' <Predicate = (trunc_ln31 == 0 & trunc_ln32 == 2)> <Delay = 0.00>
ST_13 : Operation 171 [1/1] (0.00ns)   --->   "%inBuffer3x3_0_2_addr_1 = getelementptr i16 %inBuffer3x3_0_2, i64 0, i64 %zext_ln36_6" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 171 'getelementptr' 'inBuffer3x3_0_2_addr_1' <Predicate = (trunc_ln32 == 2 & trunc_ln31 == 1)> <Delay = 0.00>
ST_13 : Operation 172 [1/1] (0.00ns)   --->   "%inBuffer3x3_1_0_addr = getelementptr i16 %inBuffer3x3_1_0, i64 0, i64 %zext_ln36_5" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 172 'getelementptr' 'inBuffer3x3_1_0_addr' <Predicate = (trunc_ln32 == 0 & trunc_ln31 == 1)> <Delay = 0.00>
ST_13 : Operation 173 [1/1] (0.00ns)   --->   "%inBuffer3x3_1_0_addr_1 = getelementptr i16 %inBuffer3x3_1_0, i64 0, i64 %zext_ln36_6" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 173 'getelementptr' 'inBuffer3x3_1_0_addr_1' <Predicate = (trunc_ln32 == 0 & trunc_ln31 == 2)> <Delay = 0.00>
ST_13 : Operation 174 [1/1] (0.00ns)   --->   "%inBuffer3x3_1_1_addr = getelementptr i16 %inBuffer3x3_1_1, i64 0, i64 %zext_ln36_5" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 174 'getelementptr' 'inBuffer3x3_1_1_addr' <Predicate = (trunc_ln32 == 1 & trunc_ln31 == 1)> <Delay = 0.00>
ST_13 : Operation 175 [1/1] (0.00ns)   --->   "%inBuffer3x3_1_1_addr_1 = getelementptr i16 %inBuffer3x3_1_1, i64 0, i64 %zext_ln36_6" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 175 'getelementptr' 'inBuffer3x3_1_1_addr_1' <Predicate = (trunc_ln32 == 1 & trunc_ln31 == 2)> <Delay = 0.00>
ST_13 : Operation 176 [1/1] (0.00ns)   --->   "%inBuffer3x3_1_2_addr = getelementptr i16 %inBuffer3x3_1_2, i64 0, i64 %zext_ln36_5" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 176 'getelementptr' 'inBuffer3x3_1_2_addr' <Predicate = (trunc_ln32 == 2 & trunc_ln31 == 1)> <Delay = 0.00>
ST_13 : Operation 177 [1/1] (0.00ns)   --->   "%inBuffer3x3_1_2_addr_1 = getelementptr i16 %inBuffer3x3_1_2, i64 0, i64 %zext_ln36_6" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 177 'getelementptr' 'inBuffer3x3_1_2_addr_1' <Predicate = (trunc_ln32 == 2 & trunc_ln31 == 2)> <Delay = 0.00>
ST_13 : Operation 178 [1/1] (0.00ns)   --->   "%inBuffer3x3_2_0_addr = getelementptr i16 %inBuffer3x3_2_0, i64 0, i64 %zext_ln36_5" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 178 'getelementptr' 'inBuffer3x3_2_0_addr' <Predicate = (trunc_ln32 == 0 & trunc_ln31 == 2)> <Delay = 0.00>
ST_13 : Operation 179 [1/1] (0.00ns)   --->   "%inBuffer3x3_2_0_addr_1 = getelementptr i16 %inBuffer3x3_2_0, i64 0, i64 %zext_ln36_6" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 179 'getelementptr' 'inBuffer3x3_2_0_addr_1' <Predicate = (trunc_ln31 == 0 & trunc_ln32 == 0)> <Delay = 0.00>
ST_13 : Operation 180 [1/1] (0.00ns)   --->   "%inBuffer3x3_2_1_addr = getelementptr i16 %inBuffer3x3_2_1, i64 0, i64 %zext_ln36_5" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 180 'getelementptr' 'inBuffer3x3_2_1_addr' <Predicate = (trunc_ln32 == 1 & trunc_ln31 == 2)> <Delay = 0.00>
ST_13 : Operation 181 [1/1] (0.00ns)   --->   "%inBuffer3x3_2_1_addr_1 = getelementptr i16 %inBuffer3x3_2_1, i64 0, i64 %zext_ln36_6" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 181 'getelementptr' 'inBuffer3x3_2_1_addr_1' <Predicate = (trunc_ln31 == 0 & trunc_ln32 == 1)> <Delay = 0.00>
ST_13 : Operation 182 [1/1] (0.00ns)   --->   "%inBuffer3x3_2_2_addr = getelementptr i16 %inBuffer3x3_2_2, i64 0, i64 %zext_ln36_5" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 182 'getelementptr' 'inBuffer3x3_2_2_addr' <Predicate = (trunc_ln32 == 2 & trunc_ln31 == 2)> <Delay = 0.00>
ST_13 : Operation 183 [1/1] (0.00ns)   --->   "%inBuffer3x3_2_2_addr_1 = getelementptr i16 %inBuffer3x3_2_2, i64 0, i64 %zext_ln36_6" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 183 'getelementptr' 'inBuffer3x3_2_2_addr_1' <Predicate = (trunc_ln31 == 0 & trunc_ln32 == 2)> <Delay = 0.00>
ST_13 : Operation 184 [2/2] (1.35ns)   --->   "%inBuffer3x3_0_0_load = load i11 %inBuffer3x3_0_0_addr" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 184 'load' 'inBuffer3x3_0_0_load' <Predicate = (trunc_ln31 == 0 & trunc_ln32 == 0)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_13 : Operation 185 [2/2] (1.35ns)   --->   "%inBuffer3x3_0_1_load = load i11 %inBuffer3x3_0_1_addr" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 185 'load' 'inBuffer3x3_0_1_load' <Predicate = (trunc_ln31 == 0 & trunc_ln32 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_13 : Operation 186 [2/2] (1.35ns)   --->   "%inBuffer3x3_0_2_load = load i11 %inBuffer3x3_0_2_addr" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 186 'load' 'inBuffer3x3_0_2_load' <Predicate = (trunc_ln31 == 0 & trunc_ln32 == 2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_13 : Operation 187 [2/2] (1.35ns)   --->   "%inBuffer3x3_1_0_load = load i11 %inBuffer3x3_1_0_addr" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 187 'load' 'inBuffer3x3_1_0_load' <Predicate = (trunc_ln32 == 0 & trunc_ln31 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_13 : Operation 188 [2/2] (1.35ns)   --->   "%inBuffer3x3_1_1_load = load i11 %inBuffer3x3_1_1_addr" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 188 'load' 'inBuffer3x3_1_1_load' <Predicate = (trunc_ln32 == 1 & trunc_ln31 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_13 : Operation 189 [2/2] (1.35ns)   --->   "%inBuffer3x3_1_2_load = load i11 %inBuffer3x3_1_2_addr" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 189 'load' 'inBuffer3x3_1_2_load' <Predicate = (trunc_ln32 == 2 & trunc_ln31 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_13 : Operation 190 [2/2] (1.35ns)   --->   "%inBuffer3x3_2_0_load = load i11 %inBuffer3x3_2_0_addr" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 190 'load' 'inBuffer3x3_2_0_load' <Predicate = (trunc_ln32 == 0 & trunc_ln31 == 2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_13 : Operation 191 [2/2] (1.35ns)   --->   "%inBuffer3x3_2_1_load = load i11 %inBuffer3x3_2_1_addr" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 191 'load' 'inBuffer3x3_2_1_load' <Predicate = (trunc_ln32 == 1 & trunc_ln31 == 2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_13 : Operation 192 [2/2] (1.35ns)   --->   "%inBuffer3x3_2_2_load = load i11 %inBuffer3x3_2_2_addr" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 192 'load' 'inBuffer3x3_2_2_load' <Predicate = (trunc_ln32 == 2 & trunc_ln31 == 2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_13 : Operation 193 [1/1] (0.00ns)   --->   "%zext_ln36_7 = zext i7 %add_ln32_1" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 193 'zext' 'zext_ln36_7' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 194 [1/1] (2.08ns)   --->   "%mul_ln36_9 = mul i15 %zext_ln36_7, i15 171" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 194 'mul' 'mul_ln36_9' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 195 [1/1] (0.00ns)   --->   "%tmp_56 = partselect i6 @_ssdm_op_PartSelect.i6.i15.i32.i32, i15 %mul_ln36_9, i32 9, i32 14" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 195 'partselect' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 196 [1/1] (0.00ns)   --->   "%zext_ln36_8 = zext i6 %tmp_56" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 196 'zext' 'zext_ln36_8' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 197 [1/1] (0.94ns)   --->   "%add_ln36_13 = add i11 %sub_ln36_1, i11 %zext_ln36_8" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 197 'add' 'add_ln36_13' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 198 [1/1] (0.00ns)   --->   "%zext_ln36_9 = zext i11 %add_ln36_13" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 198 'zext' 'zext_ln36_9' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 199 [1/1] (0.00ns)   --->   "%inBuffer3x3_0_0_addr_2 = getelementptr i16 %inBuffer3x3_0_0, i64 0, i64 %zext_ln36_9" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 199 'getelementptr' 'inBuffer3x3_0_0_addr_2' <Predicate = (trunc_ln31 == 0 & trunc_ln32 == 2)> <Delay = 0.00>
ST_13 : Operation 200 [1/1] (0.94ns)   --->   "%add_ln36_14 = add i11 %sub_ln36_2, i11 %zext_ln36_8" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 200 'add' 'add_ln36_14' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 201 [1/1] (0.00ns)   --->   "%zext_ln36_10 = zext i11 %add_ln36_14" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 201 'zext' 'zext_ln36_10' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 202 [1/1] (0.00ns)   --->   "%inBuffer3x3_0_0_addr_7 = getelementptr i16 %inBuffer3x3_0_0, i64 0, i64 %zext_ln36_10" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 202 'getelementptr' 'inBuffer3x3_0_0_addr_7' <Predicate = (trunc_ln32 == 2 & trunc_ln31 == 1)> <Delay = 0.00>
ST_13 : Operation 203 [1/1] (0.00ns)   --->   "%inBuffer3x3_0_1_addr_2 = getelementptr i16 %inBuffer3x3_0_1, i64 0, i64 %zext_ln36_9" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 203 'getelementptr' 'inBuffer3x3_0_1_addr_2' <Predicate = (trunc_ln31 == 0 & trunc_ln32 == 0)> <Delay = 0.00>
ST_13 : Operation 204 [1/1] (0.00ns)   --->   "%inBuffer3x3_0_1_addr_7 = getelementptr i16 %inBuffer3x3_0_1, i64 0, i64 %zext_ln36_10" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 204 'getelementptr' 'inBuffer3x3_0_1_addr_7' <Predicate = (trunc_ln32 == 0 & trunc_ln31 == 1)> <Delay = 0.00>
ST_13 : Operation 205 [1/1] (0.00ns)   --->   "%inBuffer3x3_0_2_addr_2 = getelementptr i16 %inBuffer3x3_0_2, i64 0, i64 %zext_ln36_9" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 205 'getelementptr' 'inBuffer3x3_0_2_addr_2' <Predicate = (trunc_ln31 == 0 & trunc_ln32 == 1)> <Delay = 0.00>
ST_13 : Operation 206 [1/1] (0.00ns)   --->   "%inBuffer3x3_0_2_addr_7 = getelementptr i16 %inBuffer3x3_0_2, i64 0, i64 %zext_ln36_10" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 206 'getelementptr' 'inBuffer3x3_0_2_addr_7' <Predicate = (trunc_ln32 == 1 & trunc_ln31 == 1)> <Delay = 0.00>
ST_13 : Operation 207 [1/1] (0.00ns)   --->   "%inBuffer3x3_1_0_addr_2 = getelementptr i16 %inBuffer3x3_1_0, i64 0, i64 %zext_ln36_9" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 207 'getelementptr' 'inBuffer3x3_1_0_addr_2' <Predicate = (trunc_ln32 == 2 & trunc_ln31 == 1)> <Delay = 0.00>
ST_13 : Operation 208 [1/1] (0.00ns)   --->   "%inBuffer3x3_1_0_addr_7 = getelementptr i16 %inBuffer3x3_1_0, i64 0, i64 %zext_ln36_10" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 208 'getelementptr' 'inBuffer3x3_1_0_addr_7' <Predicate = (trunc_ln32 == 2 & trunc_ln31 == 2)> <Delay = 0.00>
ST_13 : Operation 209 [1/1] (0.00ns)   --->   "%inBuffer3x3_1_1_addr_2 = getelementptr i16 %inBuffer3x3_1_1, i64 0, i64 %zext_ln36_9" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 209 'getelementptr' 'inBuffer3x3_1_1_addr_2' <Predicate = (trunc_ln32 == 0 & trunc_ln31 == 1)> <Delay = 0.00>
ST_13 : Operation 210 [1/1] (0.00ns)   --->   "%inBuffer3x3_1_1_addr_7 = getelementptr i16 %inBuffer3x3_1_1, i64 0, i64 %zext_ln36_10" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 210 'getelementptr' 'inBuffer3x3_1_1_addr_7' <Predicate = (trunc_ln32 == 0 & trunc_ln31 == 2)> <Delay = 0.00>
ST_13 : Operation 211 [1/1] (0.00ns)   --->   "%inBuffer3x3_1_2_addr_2 = getelementptr i16 %inBuffer3x3_1_2, i64 0, i64 %zext_ln36_9" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 211 'getelementptr' 'inBuffer3x3_1_2_addr_2' <Predicate = (trunc_ln32 == 1 & trunc_ln31 == 1)> <Delay = 0.00>
ST_13 : Operation 212 [1/1] (0.00ns)   --->   "%inBuffer3x3_1_2_addr_7 = getelementptr i16 %inBuffer3x3_1_2, i64 0, i64 %zext_ln36_10" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 212 'getelementptr' 'inBuffer3x3_1_2_addr_7' <Predicate = (trunc_ln32 == 1 & trunc_ln31 == 2)> <Delay = 0.00>
ST_13 : Operation 213 [1/1] (0.00ns)   --->   "%inBuffer3x3_2_0_addr_2 = getelementptr i16 %inBuffer3x3_2_0, i64 0, i64 %zext_ln36_9" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 213 'getelementptr' 'inBuffer3x3_2_0_addr_2' <Predicate = (trunc_ln32 == 2 & trunc_ln31 == 2)> <Delay = 0.00>
ST_13 : Operation 214 [1/1] (0.00ns)   --->   "%inBuffer3x3_2_0_addr_7 = getelementptr i16 %inBuffer3x3_2_0, i64 0, i64 %zext_ln36_10" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 214 'getelementptr' 'inBuffer3x3_2_0_addr_7' <Predicate = (trunc_ln31 == 0 & trunc_ln32 == 2)> <Delay = 0.00>
ST_13 : Operation 215 [1/1] (0.00ns)   --->   "%inBuffer3x3_2_1_addr_2 = getelementptr i16 %inBuffer3x3_2_1, i64 0, i64 %zext_ln36_9" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 215 'getelementptr' 'inBuffer3x3_2_1_addr_2' <Predicate = (trunc_ln32 == 0 & trunc_ln31 == 2)> <Delay = 0.00>
ST_13 : Operation 216 [1/1] (0.00ns)   --->   "%inBuffer3x3_2_1_addr_7 = getelementptr i16 %inBuffer3x3_2_1, i64 0, i64 %zext_ln36_10" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 216 'getelementptr' 'inBuffer3x3_2_1_addr_7' <Predicate = (trunc_ln31 == 0 & trunc_ln32 == 0)> <Delay = 0.00>
ST_13 : Operation 217 [1/1] (0.00ns)   --->   "%inBuffer3x3_2_2_addr_2 = getelementptr i16 %inBuffer3x3_2_2, i64 0, i64 %zext_ln36_9" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 217 'getelementptr' 'inBuffer3x3_2_2_addr_2' <Predicate = (trunc_ln32 == 1 & trunc_ln31 == 2)> <Delay = 0.00>
ST_13 : Operation 218 [1/1] (0.00ns)   --->   "%inBuffer3x3_2_2_addr_7 = getelementptr i16 %inBuffer3x3_2_2, i64 0, i64 %zext_ln36_10" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 218 'getelementptr' 'inBuffer3x3_2_2_addr_7' <Predicate = (trunc_ln31 == 0 & trunc_ln32 == 1)> <Delay = 0.00>
ST_13 : Operation 219 [2/2] (1.35ns)   --->   "%inBuffer3x3_0_0_load_1 = load i11 %inBuffer3x3_0_0_addr_2" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 219 'load' 'inBuffer3x3_0_0_load_1' <Predicate = (trunc_ln31 == 0 & trunc_ln32 == 2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_13 : Operation 220 [2/2] (1.35ns)   --->   "%inBuffer3x3_0_1_load_1 = load i11 %inBuffer3x3_0_1_addr_2" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 220 'load' 'inBuffer3x3_0_1_load_1' <Predicate = (trunc_ln31 == 0 & trunc_ln32 == 0)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_13 : Operation 221 [2/2] (1.35ns)   --->   "%inBuffer3x3_0_2_load_1 = load i11 %inBuffer3x3_0_2_addr_2" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 221 'load' 'inBuffer3x3_0_2_load_1' <Predicate = (trunc_ln31 == 0 & trunc_ln32 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_13 : Operation 222 [2/2] (1.35ns)   --->   "%inBuffer3x3_1_0_load_1 = load i11 %inBuffer3x3_1_0_addr_2" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 222 'load' 'inBuffer3x3_1_0_load_1' <Predicate = (trunc_ln32 == 2 & trunc_ln31 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_13 : Operation 223 [2/2] (1.35ns)   --->   "%inBuffer3x3_1_1_load_1 = load i11 %inBuffer3x3_1_1_addr_2" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 223 'load' 'inBuffer3x3_1_1_load_1' <Predicate = (trunc_ln32 == 0 & trunc_ln31 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_13 : Operation 224 [2/2] (1.35ns)   --->   "%inBuffer3x3_1_2_load_1 = load i11 %inBuffer3x3_1_2_addr_2" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 224 'load' 'inBuffer3x3_1_2_load_1' <Predicate = (trunc_ln32 == 1 & trunc_ln31 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_13 : Operation 225 [2/2] (1.35ns)   --->   "%inBuffer3x3_2_0_load_1 = load i11 %inBuffer3x3_2_0_addr_2" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 225 'load' 'inBuffer3x3_2_0_load_1' <Predicate = (trunc_ln32 == 2 & trunc_ln31 == 2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_13 : Operation 226 [2/2] (1.35ns)   --->   "%inBuffer3x3_2_1_load_1 = load i11 %inBuffer3x3_2_1_addr_2" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 226 'load' 'inBuffer3x3_2_1_load_1' <Predicate = (trunc_ln32 == 0 & trunc_ln31 == 2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_13 : Operation 227 [2/2] (1.35ns)   --->   "%inBuffer3x3_2_2_load_1 = load i11 %inBuffer3x3_2_2_addr_2" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 227 'load' 'inBuffer3x3_2_2_load_1' <Predicate = (trunc_ln32 == 1 & trunc_ln31 == 2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_13 : Operation 228 [1/1] (0.00ns)   --->   "%zext_ln36_11 = zext i7 %add_ln32" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 228 'zext' 'zext_ln36_11' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 229 [1/1] (2.08ns)   --->   "%mul_ln36_10 = mul i15 %zext_ln36_11, i15 171" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 229 'mul' 'mul_ln36_10' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 230 [1/1] (0.00ns)   --->   "%tmp_58 = partselect i6 @_ssdm_op_PartSelect.i6.i15.i32.i32, i15 %mul_ln36_10, i32 9, i32 14" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 230 'partselect' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 231 [1/1] (0.00ns)   --->   "%zext_ln36_12 = zext i6 %tmp_58" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 231 'zext' 'zext_ln36_12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 232 [1/1] (0.94ns)   --->   "%add_ln36_15 = add i11 %sub_ln36_1, i11 %zext_ln36_12" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 232 'add' 'add_ln36_15' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 233 [1/1] (0.00ns)   --->   "%zext_ln36_13 = zext i11 %add_ln36_15" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 233 'zext' 'zext_ln36_13' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 234 [1/1] (0.00ns)   --->   "%inBuffer3x3_0_0_addr_3 = getelementptr i16 %inBuffer3x3_0_0, i64 0, i64 %zext_ln36_13" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 234 'getelementptr' 'inBuffer3x3_0_0_addr_3' <Predicate = (trunc_ln31 == 0 & trunc_ln32 == 1)> <Delay = 0.00>
ST_13 : Operation 235 [1/1] (0.94ns)   --->   "%add_ln36_16 = add i11 %sub_ln36_2, i11 %zext_ln36_12" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 235 'add' 'add_ln36_16' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 236 [1/1] (0.00ns)   --->   "%zext_ln36_14 = zext i11 %add_ln36_16" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 236 'zext' 'zext_ln36_14' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 237 [1/1] (0.00ns)   --->   "%inBuffer3x3_0_0_addr_8 = getelementptr i16 %inBuffer3x3_0_0, i64 0, i64 %zext_ln36_14" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 237 'getelementptr' 'inBuffer3x3_0_0_addr_8' <Predicate = (trunc_ln32 == 1 & trunc_ln31 == 1)> <Delay = 0.00>
ST_13 : Operation 238 [1/1] (0.00ns)   --->   "%inBuffer3x3_0_1_addr_3 = getelementptr i16 %inBuffer3x3_0_1, i64 0, i64 %zext_ln36_13" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 238 'getelementptr' 'inBuffer3x3_0_1_addr_3' <Predicate = (trunc_ln31 == 0 & trunc_ln32 == 2)> <Delay = 0.00>
ST_13 : Operation 239 [1/1] (0.00ns)   --->   "%inBuffer3x3_0_1_addr_8 = getelementptr i16 %inBuffer3x3_0_1, i64 0, i64 %zext_ln36_14" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 239 'getelementptr' 'inBuffer3x3_0_1_addr_8' <Predicate = (trunc_ln32 == 2 & trunc_ln31 == 1)> <Delay = 0.00>
ST_13 : Operation 240 [1/1] (0.00ns)   --->   "%inBuffer3x3_0_2_addr_3 = getelementptr i16 %inBuffer3x3_0_2, i64 0, i64 %zext_ln36_13" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 240 'getelementptr' 'inBuffer3x3_0_2_addr_3' <Predicate = (trunc_ln31 == 0 & trunc_ln32 == 0)> <Delay = 0.00>
ST_13 : Operation 241 [1/1] (0.00ns)   --->   "%inBuffer3x3_0_2_addr_8 = getelementptr i16 %inBuffer3x3_0_2, i64 0, i64 %zext_ln36_14" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 241 'getelementptr' 'inBuffer3x3_0_2_addr_8' <Predicate = (trunc_ln32 == 0 & trunc_ln31 == 1)> <Delay = 0.00>
ST_13 : Operation 242 [1/1] (0.00ns)   --->   "%inBuffer3x3_1_0_addr_3 = getelementptr i16 %inBuffer3x3_1_0, i64 0, i64 %zext_ln36_13" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 242 'getelementptr' 'inBuffer3x3_1_0_addr_3' <Predicate = (trunc_ln32 == 1 & trunc_ln31 == 1)> <Delay = 0.00>
ST_13 : Operation 243 [1/1] (0.00ns)   --->   "%inBuffer3x3_1_0_addr_8 = getelementptr i16 %inBuffer3x3_1_0, i64 0, i64 %zext_ln36_14" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 243 'getelementptr' 'inBuffer3x3_1_0_addr_8' <Predicate = (trunc_ln32 == 1 & trunc_ln31 == 2)> <Delay = 0.00>
ST_13 : Operation 244 [1/1] (0.00ns)   --->   "%inBuffer3x3_1_1_addr_3 = getelementptr i16 %inBuffer3x3_1_1, i64 0, i64 %zext_ln36_13" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 244 'getelementptr' 'inBuffer3x3_1_1_addr_3' <Predicate = (trunc_ln32 == 2 & trunc_ln31 == 1)> <Delay = 0.00>
ST_13 : Operation 245 [1/1] (0.00ns)   --->   "%inBuffer3x3_1_1_addr_8 = getelementptr i16 %inBuffer3x3_1_1, i64 0, i64 %zext_ln36_14" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 245 'getelementptr' 'inBuffer3x3_1_1_addr_8' <Predicate = (trunc_ln32 == 2 & trunc_ln31 == 2)> <Delay = 0.00>
ST_13 : Operation 246 [1/1] (0.00ns)   --->   "%inBuffer3x3_1_2_addr_3 = getelementptr i16 %inBuffer3x3_1_2, i64 0, i64 %zext_ln36_13" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 246 'getelementptr' 'inBuffer3x3_1_2_addr_3' <Predicate = (trunc_ln32 == 0 & trunc_ln31 == 1)> <Delay = 0.00>
ST_13 : Operation 247 [1/1] (0.00ns)   --->   "%inBuffer3x3_1_2_addr_8 = getelementptr i16 %inBuffer3x3_1_2, i64 0, i64 %zext_ln36_14" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 247 'getelementptr' 'inBuffer3x3_1_2_addr_8' <Predicate = (trunc_ln32 == 0 & trunc_ln31 == 2)> <Delay = 0.00>
ST_13 : Operation 248 [1/1] (0.00ns)   --->   "%inBuffer3x3_2_0_addr_3 = getelementptr i16 %inBuffer3x3_2_0, i64 0, i64 %zext_ln36_13" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 248 'getelementptr' 'inBuffer3x3_2_0_addr_3' <Predicate = (trunc_ln32 == 1 & trunc_ln31 == 2)> <Delay = 0.00>
ST_13 : Operation 249 [1/1] (0.00ns)   --->   "%inBuffer3x3_2_0_addr_8 = getelementptr i16 %inBuffer3x3_2_0, i64 0, i64 %zext_ln36_14" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 249 'getelementptr' 'inBuffer3x3_2_0_addr_8' <Predicate = (trunc_ln31 == 0 & trunc_ln32 == 1)> <Delay = 0.00>
ST_13 : Operation 250 [1/1] (0.00ns)   --->   "%inBuffer3x3_2_1_addr_3 = getelementptr i16 %inBuffer3x3_2_1, i64 0, i64 %zext_ln36_13" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 250 'getelementptr' 'inBuffer3x3_2_1_addr_3' <Predicate = (trunc_ln32 == 2 & trunc_ln31 == 2)> <Delay = 0.00>
ST_13 : Operation 251 [1/1] (0.00ns)   --->   "%inBuffer3x3_2_1_addr_8 = getelementptr i16 %inBuffer3x3_2_1, i64 0, i64 %zext_ln36_14" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 251 'getelementptr' 'inBuffer3x3_2_1_addr_8' <Predicate = (trunc_ln31 == 0 & trunc_ln32 == 2)> <Delay = 0.00>
ST_13 : Operation 252 [1/1] (0.00ns)   --->   "%inBuffer3x3_2_2_addr_3 = getelementptr i16 %inBuffer3x3_2_2, i64 0, i64 %zext_ln36_13" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 252 'getelementptr' 'inBuffer3x3_2_2_addr_3' <Predicate = (trunc_ln32 == 0 & trunc_ln31 == 2)> <Delay = 0.00>
ST_13 : Operation 253 [1/1] (0.00ns)   --->   "%inBuffer3x3_2_2_addr_8 = getelementptr i16 %inBuffer3x3_2_2, i64 0, i64 %zext_ln36_14" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 253 'getelementptr' 'inBuffer3x3_2_2_addr_8' <Predicate = (trunc_ln31 == 0 & trunc_ln32 == 0)> <Delay = 0.00>
ST_13 : Operation 254 [2/2] (1.35ns)   --->   "%inBuffer3x3_0_0_load_2 = load i11 %inBuffer3x3_0_0_addr_3" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 254 'load' 'inBuffer3x3_0_0_load_2' <Predicate = (trunc_ln31 == 0 & trunc_ln32 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_13 : Operation 255 [2/2] (1.35ns)   --->   "%inBuffer3x3_0_1_load_2 = load i11 %inBuffer3x3_0_1_addr_3" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 255 'load' 'inBuffer3x3_0_1_load_2' <Predicate = (trunc_ln31 == 0 & trunc_ln32 == 2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_13 : Operation 256 [2/2] (1.35ns)   --->   "%inBuffer3x3_0_2_load_2 = load i11 %inBuffer3x3_0_2_addr_3" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 256 'load' 'inBuffer3x3_0_2_load_2' <Predicate = (trunc_ln31 == 0 & trunc_ln32 == 0)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_13 : Operation 257 [2/2] (1.35ns)   --->   "%inBuffer3x3_1_0_load_2 = load i11 %inBuffer3x3_1_0_addr_3" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 257 'load' 'inBuffer3x3_1_0_load_2' <Predicate = (trunc_ln32 == 1 & trunc_ln31 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_13 : Operation 258 [2/2] (1.35ns)   --->   "%inBuffer3x3_1_1_load_2 = load i11 %inBuffer3x3_1_1_addr_3" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 258 'load' 'inBuffer3x3_1_1_load_2' <Predicate = (trunc_ln32 == 2 & trunc_ln31 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_13 : Operation 259 [2/2] (1.35ns)   --->   "%inBuffer3x3_1_2_load_2 = load i11 %inBuffer3x3_1_2_addr_3" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 259 'load' 'inBuffer3x3_1_2_load_2' <Predicate = (trunc_ln32 == 0 & trunc_ln31 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_13 : Operation 260 [2/2] (1.35ns)   --->   "%inBuffer3x3_2_0_load_2 = load i11 %inBuffer3x3_2_0_addr_3" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 260 'load' 'inBuffer3x3_2_0_load_2' <Predicate = (trunc_ln32 == 1 & trunc_ln31 == 2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_13 : Operation 261 [2/2] (1.35ns)   --->   "%inBuffer3x3_2_1_load_2 = load i11 %inBuffer3x3_2_1_addr_3" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 261 'load' 'inBuffer3x3_2_1_load_2' <Predicate = (trunc_ln32 == 2 & trunc_ln31 == 2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_13 : Operation 262 [2/2] (1.35ns)   --->   "%inBuffer3x3_2_2_load_2 = load i11 %inBuffer3x3_2_2_addr_3" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 262 'load' 'inBuffer3x3_2_2_load_2' <Predicate = (trunc_ln32 == 0 & trunc_ln31 == 2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_13 : Operation 263 [1/1] (0.00ns)   --->   "%zext_ln36_16 = zext i5 %tmp_60" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 263 'zext' 'zext_ln36_16' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 264 [1/1] (0.89ns)   --->   "%add_ln36_17 = add i8 %sub_ln36_cast, i8 %zext_ln36_16" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 264 'add' 'add_ln36_17' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 265 [1/1] (0.00ns)   --->   "%trunc_ln36_2 = trunc i8 %add_ln36_17" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 265 'trunc' 'trunc_ln36_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 266 [1/1] (0.00ns)   --->   "%tmp_61 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %trunc_ln36_2, i5 0" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 266 'bitconcatenate' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 267 [1/1] (0.00ns)   --->   "%tmp_62 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %add_ln36_17, i2 0" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 267 'bitconcatenate' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 268 [1/1] (0.00ns)   --->   "%sext_ln36_20 = sext i10 %tmp_62" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 268 'sext' 'sext_ln36_20' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 269 [1/1] (0.94ns)   --->   "%sub_ln36_3 = sub i11 %tmp_61, i11 %sext_ln36_20" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 269 'sub' 'sub_ln36_3' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 270 [1/1] (0.94ns)   --->   "%add_ln36_18 = add i11 %sub_ln36_3, i11 %zext_ln36_4" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 270 'add' 'add_ln36_18' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 271 [1/1] (0.00ns)   --->   "%zext_ln36_17 = zext i11 %add_ln36_18" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 271 'zext' 'zext_ln36_17' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 272 [1/1] (0.00ns)   --->   "%inBuffer3x3_0_0_addr_4 = getelementptr i16 %inBuffer3x3_0_0, i64 0, i64 %zext_ln36_17" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 272 'getelementptr' 'inBuffer3x3_0_0_addr_4' <Predicate = (trunc_ln32 == 0 & trunc_ln31 == 2)> <Delay = 0.00>
ST_13 : Operation 273 [1/1] (0.94ns)   --->   "%add_ln36_19 = add i11 %sub_ln36_3, i11 %zext_ln36_8" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 273 'add' 'add_ln36_19' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 274 [1/1] (0.00ns)   --->   "%zext_ln36_18 = zext i11 %add_ln36_19" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 274 'zext' 'zext_ln36_18' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 275 [1/1] (0.00ns)   --->   "%inBuffer3x3_0_0_addr_5 = getelementptr i16 %inBuffer3x3_0_0, i64 0, i64 %zext_ln36_18" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 275 'getelementptr' 'inBuffer3x3_0_0_addr_5' <Predicate = (trunc_ln32 == 2 & trunc_ln31 == 2)> <Delay = 0.00>
ST_13 : Operation 276 [1/1] (0.94ns)   --->   "%add_ln36_20 = add i11 %sub_ln36_3, i11 %zext_ln36_12" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 276 'add' 'add_ln36_20' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 277 [1/1] (0.00ns)   --->   "%zext_ln36_19 = zext i11 %add_ln36_20" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 277 'zext' 'zext_ln36_19' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 278 [1/1] (0.00ns)   --->   "%inBuffer3x3_0_0_addr_6 = getelementptr i16 %inBuffer3x3_0_0, i64 0, i64 %zext_ln36_19" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 278 'getelementptr' 'inBuffer3x3_0_0_addr_6' <Predicate = (trunc_ln32 == 1 & trunc_ln31 == 2)> <Delay = 0.00>
ST_13 : Operation 279 [1/1] (0.00ns)   --->   "%inBuffer3x3_0_1_addr_4 = getelementptr i16 %inBuffer3x3_0_1, i64 0, i64 %zext_ln36_17" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 279 'getelementptr' 'inBuffer3x3_0_1_addr_4' <Predicate = (trunc_ln32 == 1 & trunc_ln31 == 2)> <Delay = 0.00>
ST_13 : Operation 280 [1/1] (0.00ns)   --->   "%inBuffer3x3_0_1_addr_5 = getelementptr i16 %inBuffer3x3_0_1, i64 0, i64 %zext_ln36_18" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 280 'getelementptr' 'inBuffer3x3_0_1_addr_5' <Predicate = (trunc_ln32 == 0 & trunc_ln31 == 2)> <Delay = 0.00>
ST_13 : Operation 281 [1/1] (0.00ns)   --->   "%inBuffer3x3_0_1_addr_6 = getelementptr i16 %inBuffer3x3_0_1, i64 0, i64 %zext_ln36_19" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 281 'getelementptr' 'inBuffer3x3_0_1_addr_6' <Predicate = (trunc_ln32 == 2 & trunc_ln31 == 2)> <Delay = 0.00>
ST_13 : Operation 282 [1/1] (0.00ns)   --->   "%inBuffer3x3_0_2_addr_4 = getelementptr i16 %inBuffer3x3_0_2, i64 0, i64 %zext_ln36_17" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 282 'getelementptr' 'inBuffer3x3_0_2_addr_4' <Predicate = (trunc_ln32 == 2 & trunc_ln31 == 2)> <Delay = 0.00>
ST_13 : Operation 283 [1/1] (0.00ns)   --->   "%inBuffer3x3_0_2_addr_5 = getelementptr i16 %inBuffer3x3_0_2, i64 0, i64 %zext_ln36_18" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 283 'getelementptr' 'inBuffer3x3_0_2_addr_5' <Predicate = (trunc_ln32 == 1 & trunc_ln31 == 2)> <Delay = 0.00>
ST_13 : Operation 284 [1/1] (0.00ns)   --->   "%inBuffer3x3_0_2_addr_6 = getelementptr i16 %inBuffer3x3_0_2, i64 0, i64 %zext_ln36_19" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 284 'getelementptr' 'inBuffer3x3_0_2_addr_6' <Predicate = (trunc_ln32 == 0 & trunc_ln31 == 2)> <Delay = 0.00>
ST_13 : Operation 285 [1/1] (0.00ns)   --->   "%inBuffer3x3_1_0_addr_4 = getelementptr i16 %inBuffer3x3_1_0, i64 0, i64 %zext_ln36_17" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 285 'getelementptr' 'inBuffer3x3_1_0_addr_4' <Predicate = (trunc_ln31 == 0 & trunc_ln32 == 0)> <Delay = 0.00>
ST_13 : Operation 286 [1/1] (0.00ns)   --->   "%inBuffer3x3_1_0_addr_5 = getelementptr i16 %inBuffer3x3_1_0, i64 0, i64 %zext_ln36_18" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 286 'getelementptr' 'inBuffer3x3_1_0_addr_5' <Predicate = (trunc_ln31 == 0 & trunc_ln32 == 2)> <Delay = 0.00>
ST_13 : Operation 287 [1/1] (0.00ns)   --->   "%inBuffer3x3_1_0_addr_6 = getelementptr i16 %inBuffer3x3_1_0, i64 0, i64 %zext_ln36_19" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 287 'getelementptr' 'inBuffer3x3_1_0_addr_6' <Predicate = (trunc_ln31 == 0 & trunc_ln32 == 1)> <Delay = 0.00>
ST_13 : Operation 288 [1/1] (0.00ns)   --->   "%inBuffer3x3_1_1_addr_4 = getelementptr i16 %inBuffer3x3_1_1, i64 0, i64 %zext_ln36_17" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 288 'getelementptr' 'inBuffer3x3_1_1_addr_4' <Predicate = (trunc_ln31 == 0 & trunc_ln32 == 1)> <Delay = 0.00>
ST_13 : Operation 289 [1/1] (0.00ns)   --->   "%inBuffer3x3_1_1_addr_5 = getelementptr i16 %inBuffer3x3_1_1, i64 0, i64 %zext_ln36_18" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 289 'getelementptr' 'inBuffer3x3_1_1_addr_5' <Predicate = (trunc_ln31 == 0 & trunc_ln32 == 0)> <Delay = 0.00>
ST_13 : Operation 290 [1/1] (0.00ns)   --->   "%inBuffer3x3_1_1_addr_6 = getelementptr i16 %inBuffer3x3_1_1, i64 0, i64 %zext_ln36_19" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 290 'getelementptr' 'inBuffer3x3_1_1_addr_6' <Predicate = (trunc_ln31 == 0 & trunc_ln32 == 2)> <Delay = 0.00>
ST_13 : Operation 291 [1/1] (0.00ns)   --->   "%inBuffer3x3_1_2_addr_4 = getelementptr i16 %inBuffer3x3_1_2, i64 0, i64 %zext_ln36_17" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 291 'getelementptr' 'inBuffer3x3_1_2_addr_4' <Predicate = (trunc_ln31 == 0 & trunc_ln32 == 2)> <Delay = 0.00>
ST_13 : Operation 292 [1/1] (0.00ns)   --->   "%inBuffer3x3_1_2_addr_5 = getelementptr i16 %inBuffer3x3_1_2, i64 0, i64 %zext_ln36_18" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 292 'getelementptr' 'inBuffer3x3_1_2_addr_5' <Predicate = (trunc_ln31 == 0 & trunc_ln32 == 1)> <Delay = 0.00>
ST_13 : Operation 293 [1/1] (0.00ns)   --->   "%inBuffer3x3_1_2_addr_6 = getelementptr i16 %inBuffer3x3_1_2, i64 0, i64 %zext_ln36_19" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 293 'getelementptr' 'inBuffer3x3_1_2_addr_6' <Predicate = (trunc_ln31 == 0 & trunc_ln32 == 0)> <Delay = 0.00>
ST_13 : Operation 294 [1/1] (0.00ns)   --->   "%inBuffer3x3_2_0_addr_4 = getelementptr i16 %inBuffer3x3_2_0, i64 0, i64 %zext_ln36_17" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 294 'getelementptr' 'inBuffer3x3_2_0_addr_4' <Predicate = (trunc_ln32 == 0 & trunc_ln31 == 1)> <Delay = 0.00>
ST_13 : Operation 295 [1/1] (0.00ns)   --->   "%inBuffer3x3_2_0_addr_5 = getelementptr i16 %inBuffer3x3_2_0, i64 0, i64 %zext_ln36_18" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 295 'getelementptr' 'inBuffer3x3_2_0_addr_5' <Predicate = (trunc_ln32 == 2 & trunc_ln31 == 1)> <Delay = 0.00>
ST_13 : Operation 296 [1/1] (0.00ns)   --->   "%inBuffer3x3_2_0_addr_6 = getelementptr i16 %inBuffer3x3_2_0, i64 0, i64 %zext_ln36_19" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 296 'getelementptr' 'inBuffer3x3_2_0_addr_6' <Predicate = (trunc_ln32 == 1 & trunc_ln31 == 1)> <Delay = 0.00>
ST_13 : Operation 297 [1/1] (0.00ns)   --->   "%inBuffer3x3_2_1_addr_4 = getelementptr i16 %inBuffer3x3_2_1, i64 0, i64 %zext_ln36_17" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 297 'getelementptr' 'inBuffer3x3_2_1_addr_4' <Predicate = (trunc_ln32 == 1 & trunc_ln31 == 1)> <Delay = 0.00>
ST_13 : Operation 298 [1/1] (0.00ns)   --->   "%inBuffer3x3_2_1_addr_5 = getelementptr i16 %inBuffer3x3_2_1, i64 0, i64 %zext_ln36_18" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 298 'getelementptr' 'inBuffer3x3_2_1_addr_5' <Predicate = (trunc_ln32 == 0 & trunc_ln31 == 1)> <Delay = 0.00>
ST_13 : Operation 299 [1/1] (0.00ns)   --->   "%inBuffer3x3_2_1_addr_6 = getelementptr i16 %inBuffer3x3_2_1, i64 0, i64 %zext_ln36_19" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 299 'getelementptr' 'inBuffer3x3_2_1_addr_6' <Predicate = (trunc_ln32 == 2 & trunc_ln31 == 1)> <Delay = 0.00>
ST_13 : Operation 300 [1/1] (0.00ns)   --->   "%inBuffer3x3_2_2_addr_4 = getelementptr i16 %inBuffer3x3_2_2, i64 0, i64 %zext_ln36_17" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 300 'getelementptr' 'inBuffer3x3_2_2_addr_4' <Predicate = (trunc_ln32 == 2 & trunc_ln31 == 1)> <Delay = 0.00>
ST_13 : Operation 301 [1/1] (0.00ns)   --->   "%inBuffer3x3_2_2_addr_5 = getelementptr i16 %inBuffer3x3_2_2, i64 0, i64 %zext_ln36_18" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 301 'getelementptr' 'inBuffer3x3_2_2_addr_5' <Predicate = (trunc_ln32 == 1 & trunc_ln31 == 1)> <Delay = 0.00>
ST_13 : Operation 302 [1/1] (0.00ns)   --->   "%inBuffer3x3_2_2_addr_6 = getelementptr i16 %inBuffer3x3_2_2, i64 0, i64 %zext_ln36_19" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 302 'getelementptr' 'inBuffer3x3_2_2_addr_6' <Predicate = (trunc_ln32 == 0 & trunc_ln31 == 1)> <Delay = 0.00>
ST_13 : Operation 303 [2/2] (1.35ns)   --->   "%inBuffer3x3_0_0_load_3 = load i11 %inBuffer3x3_0_0_addr_4" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 303 'load' 'inBuffer3x3_0_0_load_3' <Predicate = (trunc_ln32 == 0 & trunc_ln31 == 2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_13 : Operation 304 [2/2] (1.35ns)   --->   "%inBuffer3x3_0_1_load_3 = load i11 %inBuffer3x3_0_1_addr_4" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 304 'load' 'inBuffer3x3_0_1_load_3' <Predicate = (trunc_ln32 == 1 & trunc_ln31 == 2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_13 : Operation 305 [2/2] (1.35ns)   --->   "%inBuffer3x3_0_2_load_3 = load i11 %inBuffer3x3_0_2_addr_4" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 305 'load' 'inBuffer3x3_0_2_load_3' <Predicate = (trunc_ln32 == 2 & trunc_ln31 == 2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_13 : Operation 306 [2/2] (1.35ns)   --->   "%inBuffer3x3_1_0_load_3 = load i11 %inBuffer3x3_1_0_addr_4" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 306 'load' 'inBuffer3x3_1_0_load_3' <Predicate = (trunc_ln31 == 0 & trunc_ln32 == 0)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_13 : Operation 307 [2/2] (1.35ns)   --->   "%inBuffer3x3_1_1_load_3 = load i11 %inBuffer3x3_1_1_addr_4" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 307 'load' 'inBuffer3x3_1_1_load_3' <Predicate = (trunc_ln31 == 0 & trunc_ln32 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_13 : Operation 308 [2/2] (1.35ns)   --->   "%inBuffer3x3_1_2_load_3 = load i11 %inBuffer3x3_1_2_addr_4" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 308 'load' 'inBuffer3x3_1_2_load_3' <Predicate = (trunc_ln31 == 0 & trunc_ln32 == 2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_13 : Operation 309 [2/2] (1.35ns)   --->   "%inBuffer3x3_2_0_load_3 = load i11 %inBuffer3x3_2_0_addr_4" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 309 'load' 'inBuffer3x3_2_0_load_3' <Predicate = (trunc_ln32 == 0 & trunc_ln31 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_13 : Operation 310 [2/2] (1.35ns)   --->   "%inBuffer3x3_2_1_load_3 = load i11 %inBuffer3x3_2_1_addr_4" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 310 'load' 'inBuffer3x3_2_1_load_3' <Predicate = (trunc_ln32 == 1 & trunc_ln31 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_13 : Operation 311 [2/2] (1.35ns)   --->   "%inBuffer3x3_2_2_load_3 = load i11 %inBuffer3x3_2_2_addr_4" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 311 'load' 'inBuffer3x3_2_2_load_3' <Predicate = (trunc_ln32 == 2 & trunc_ln31 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_13 : Operation 312 [2/2] (1.35ns)   --->   "%inBuffer3x3_0_0_load_4 = load i11 %inBuffer3x3_0_0_addr_5" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 312 'load' 'inBuffer3x3_0_0_load_4' <Predicate = (trunc_ln32 == 2 & trunc_ln31 == 2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_13 : Operation 313 [2/2] (1.35ns)   --->   "%inBuffer3x3_0_1_load_4 = load i11 %inBuffer3x3_0_1_addr_5" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 313 'load' 'inBuffer3x3_0_1_load_4' <Predicate = (trunc_ln32 == 0 & trunc_ln31 == 2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_13 : Operation 314 [2/2] (1.35ns)   --->   "%inBuffer3x3_0_2_load_4 = load i11 %inBuffer3x3_0_2_addr_5" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 314 'load' 'inBuffer3x3_0_2_load_4' <Predicate = (trunc_ln32 == 1 & trunc_ln31 == 2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_13 : Operation 315 [2/2] (1.35ns)   --->   "%inBuffer3x3_1_0_load_4 = load i11 %inBuffer3x3_1_0_addr_5" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 315 'load' 'inBuffer3x3_1_0_load_4' <Predicate = (trunc_ln31 == 0 & trunc_ln32 == 2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_13 : Operation 316 [2/2] (1.35ns)   --->   "%inBuffer3x3_1_1_load_4 = load i11 %inBuffer3x3_1_1_addr_5" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 316 'load' 'inBuffer3x3_1_1_load_4' <Predicate = (trunc_ln31 == 0 & trunc_ln32 == 0)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_13 : Operation 317 [2/2] (1.35ns)   --->   "%inBuffer3x3_1_2_load_4 = load i11 %inBuffer3x3_1_2_addr_5" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 317 'load' 'inBuffer3x3_1_2_load_4' <Predicate = (trunc_ln31 == 0 & trunc_ln32 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_13 : Operation 318 [2/2] (1.35ns)   --->   "%inBuffer3x3_2_0_load_4 = load i11 %inBuffer3x3_2_0_addr_5" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 318 'load' 'inBuffer3x3_2_0_load_4' <Predicate = (trunc_ln32 == 2 & trunc_ln31 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_13 : Operation 319 [2/2] (1.35ns)   --->   "%inBuffer3x3_2_1_load_4 = load i11 %inBuffer3x3_2_1_addr_5" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 319 'load' 'inBuffer3x3_2_1_load_4' <Predicate = (trunc_ln32 == 0 & trunc_ln31 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_13 : Operation 320 [2/2] (1.35ns)   --->   "%inBuffer3x3_2_2_load_4 = load i11 %inBuffer3x3_2_2_addr_5" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 320 'load' 'inBuffer3x3_2_2_load_4' <Predicate = (trunc_ln32 == 1 & trunc_ln31 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_13 : Operation 321 [2/2] (1.35ns)   --->   "%inBuffer3x3_0_0_load_5 = load i11 %inBuffer3x3_0_0_addr_6" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 321 'load' 'inBuffer3x3_0_0_load_5' <Predicate = (trunc_ln32 == 1 & trunc_ln31 == 2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_13 : Operation 322 [2/2] (1.35ns)   --->   "%inBuffer3x3_0_1_load_5 = load i11 %inBuffer3x3_0_1_addr_6" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 322 'load' 'inBuffer3x3_0_1_load_5' <Predicate = (trunc_ln32 == 2 & trunc_ln31 == 2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_13 : Operation 323 [2/2] (1.35ns)   --->   "%inBuffer3x3_0_2_load_5 = load i11 %inBuffer3x3_0_2_addr_6" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 323 'load' 'inBuffer3x3_0_2_load_5' <Predicate = (trunc_ln32 == 0 & trunc_ln31 == 2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_13 : Operation 324 [2/2] (1.35ns)   --->   "%inBuffer3x3_1_0_load_5 = load i11 %inBuffer3x3_1_0_addr_6" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 324 'load' 'inBuffer3x3_1_0_load_5' <Predicate = (trunc_ln31 == 0 & trunc_ln32 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_13 : Operation 325 [2/2] (1.35ns)   --->   "%inBuffer3x3_1_1_load_5 = load i11 %inBuffer3x3_1_1_addr_6" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 325 'load' 'inBuffer3x3_1_1_load_5' <Predicate = (trunc_ln31 == 0 & trunc_ln32 == 2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_13 : Operation 326 [2/2] (1.35ns)   --->   "%inBuffer3x3_1_2_load_5 = load i11 %inBuffer3x3_1_2_addr_6" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 326 'load' 'inBuffer3x3_1_2_load_5' <Predicate = (trunc_ln31 == 0 & trunc_ln32 == 0)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_13 : Operation 327 [2/2] (1.35ns)   --->   "%inBuffer3x3_2_0_load_5 = load i11 %inBuffer3x3_2_0_addr_6" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 327 'load' 'inBuffer3x3_2_0_load_5' <Predicate = (trunc_ln32 == 1 & trunc_ln31 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_13 : Operation 328 [2/2] (1.35ns)   --->   "%inBuffer3x3_2_1_load_5 = load i11 %inBuffer3x3_2_1_addr_6" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 328 'load' 'inBuffer3x3_2_1_load_5' <Predicate = (trunc_ln32 == 2 & trunc_ln31 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_13 : Operation 329 [2/2] (1.35ns)   --->   "%inBuffer3x3_2_2_load_5 = load i11 %inBuffer3x3_2_2_addr_6" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 329 'load' 'inBuffer3x3_2_2_load_5' <Predicate = (trunc_ln32 == 0 & trunc_ln31 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_13 : Operation 330 [2/2] (1.35ns)   --->   "%inBuffer3x3_0_0_load_6 = load i11 %inBuffer3x3_0_0_addr_1" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 330 'load' 'inBuffer3x3_0_0_load_6' <Predicate = (trunc_ln32 == 0 & trunc_ln31 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_13 : Operation 331 [2/2] (1.35ns)   --->   "%inBuffer3x3_0_1_load_6 = load i11 %inBuffer3x3_0_1_addr_1" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 331 'load' 'inBuffer3x3_0_1_load_6' <Predicate = (trunc_ln32 == 1 & trunc_ln31 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_13 : Operation 332 [2/2] (1.35ns)   --->   "%inBuffer3x3_0_2_load_6 = load i11 %inBuffer3x3_0_2_addr_1" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 332 'load' 'inBuffer3x3_0_2_load_6' <Predicate = (trunc_ln32 == 2 & trunc_ln31 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_13 : Operation 333 [2/2] (1.35ns)   --->   "%inBuffer3x3_1_0_load_6 = load i11 %inBuffer3x3_1_0_addr_1" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 333 'load' 'inBuffer3x3_1_0_load_6' <Predicate = (trunc_ln32 == 0 & trunc_ln31 == 2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_13 : Operation 334 [2/2] (1.35ns)   --->   "%inBuffer3x3_1_1_load_6 = load i11 %inBuffer3x3_1_1_addr_1" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 334 'load' 'inBuffer3x3_1_1_load_6' <Predicate = (trunc_ln32 == 1 & trunc_ln31 == 2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_13 : Operation 335 [2/2] (1.35ns)   --->   "%inBuffer3x3_1_2_load_6 = load i11 %inBuffer3x3_1_2_addr_1" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 335 'load' 'inBuffer3x3_1_2_load_6' <Predicate = (trunc_ln32 == 2 & trunc_ln31 == 2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_13 : Operation 336 [2/2] (1.35ns)   --->   "%inBuffer3x3_2_0_load_6 = load i11 %inBuffer3x3_2_0_addr_1" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 336 'load' 'inBuffer3x3_2_0_load_6' <Predicate = (trunc_ln31 == 0 & trunc_ln32 == 0)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_13 : Operation 337 [2/2] (1.35ns)   --->   "%inBuffer3x3_2_1_load_6 = load i11 %inBuffer3x3_2_1_addr_1" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 337 'load' 'inBuffer3x3_2_1_load_6' <Predicate = (trunc_ln31 == 0 & trunc_ln32 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_13 : Operation 338 [2/2] (1.35ns)   --->   "%inBuffer3x3_2_2_load_6 = load i11 %inBuffer3x3_2_2_addr_1" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 338 'load' 'inBuffer3x3_2_2_load_6' <Predicate = (trunc_ln31 == 0 & trunc_ln32 == 2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_13 : Operation 339 [2/2] (1.35ns)   --->   "%inBuffer3x3_0_0_load_7 = load i11 %inBuffer3x3_0_0_addr_7" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 339 'load' 'inBuffer3x3_0_0_load_7' <Predicate = (trunc_ln32 == 2 & trunc_ln31 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_13 : Operation 340 [2/2] (1.35ns)   --->   "%inBuffer3x3_0_1_load_7 = load i11 %inBuffer3x3_0_1_addr_7" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 340 'load' 'inBuffer3x3_0_1_load_7' <Predicate = (trunc_ln32 == 0 & trunc_ln31 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_13 : Operation 341 [2/2] (1.35ns)   --->   "%inBuffer3x3_0_2_load_7 = load i11 %inBuffer3x3_0_2_addr_7" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 341 'load' 'inBuffer3x3_0_2_load_7' <Predicate = (trunc_ln32 == 1 & trunc_ln31 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_13 : Operation 342 [2/2] (1.35ns)   --->   "%inBuffer3x3_1_0_load_7 = load i11 %inBuffer3x3_1_0_addr_7" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 342 'load' 'inBuffer3x3_1_0_load_7' <Predicate = (trunc_ln32 == 2 & trunc_ln31 == 2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_13 : Operation 343 [2/2] (1.35ns)   --->   "%inBuffer3x3_1_1_load_7 = load i11 %inBuffer3x3_1_1_addr_7" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 343 'load' 'inBuffer3x3_1_1_load_7' <Predicate = (trunc_ln32 == 0 & trunc_ln31 == 2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_13 : Operation 344 [2/2] (1.35ns)   --->   "%inBuffer3x3_1_2_load_7 = load i11 %inBuffer3x3_1_2_addr_7" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 344 'load' 'inBuffer3x3_1_2_load_7' <Predicate = (trunc_ln32 == 1 & trunc_ln31 == 2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_13 : Operation 345 [2/2] (1.35ns)   --->   "%inBuffer3x3_2_0_load_7 = load i11 %inBuffer3x3_2_0_addr_7" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 345 'load' 'inBuffer3x3_2_0_load_7' <Predicate = (trunc_ln31 == 0 & trunc_ln32 == 2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_13 : Operation 346 [2/2] (1.35ns)   --->   "%inBuffer3x3_2_1_load_7 = load i11 %inBuffer3x3_2_1_addr_7" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 346 'load' 'inBuffer3x3_2_1_load_7' <Predicate = (trunc_ln31 == 0 & trunc_ln32 == 0)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_13 : Operation 347 [2/2] (1.35ns)   --->   "%inBuffer3x3_2_2_load_7 = load i11 %inBuffer3x3_2_2_addr_7" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 347 'load' 'inBuffer3x3_2_2_load_7' <Predicate = (trunc_ln31 == 0 & trunc_ln32 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_13 : Operation 348 [2/2] (1.35ns)   --->   "%inBuffer3x3_0_0_load_8 = load i11 %inBuffer3x3_0_0_addr_8" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 348 'load' 'inBuffer3x3_0_0_load_8' <Predicate = (trunc_ln32 == 1 & trunc_ln31 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_13 : Operation 349 [2/2] (1.35ns)   --->   "%inBuffer3x3_0_1_load_8 = load i11 %inBuffer3x3_0_1_addr_8" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 349 'load' 'inBuffer3x3_0_1_load_8' <Predicate = (trunc_ln32 == 2 & trunc_ln31 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_13 : Operation 350 [2/2] (1.35ns)   --->   "%inBuffer3x3_0_2_load_8 = load i11 %inBuffer3x3_0_2_addr_8" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 350 'load' 'inBuffer3x3_0_2_load_8' <Predicate = (trunc_ln32 == 0 & trunc_ln31 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_13 : Operation 351 [2/2] (1.35ns)   --->   "%inBuffer3x3_1_0_load_8 = load i11 %inBuffer3x3_1_0_addr_8" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 351 'load' 'inBuffer3x3_1_0_load_8' <Predicate = (trunc_ln32 == 1 & trunc_ln31 == 2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_13 : Operation 352 [2/2] (1.35ns)   --->   "%inBuffer3x3_1_1_load_8 = load i11 %inBuffer3x3_1_1_addr_8" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 352 'load' 'inBuffer3x3_1_1_load_8' <Predicate = (trunc_ln32 == 2 & trunc_ln31 == 2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_13 : Operation 353 [2/2] (1.35ns)   --->   "%inBuffer3x3_1_2_load_8 = load i11 %inBuffer3x3_1_2_addr_8" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 353 'load' 'inBuffer3x3_1_2_load_8' <Predicate = (trunc_ln32 == 0 & trunc_ln31 == 2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_13 : Operation 354 [2/2] (1.35ns)   --->   "%inBuffer3x3_2_0_load_8 = load i11 %inBuffer3x3_2_0_addr_8" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 354 'load' 'inBuffer3x3_2_0_load_8' <Predicate = (trunc_ln31 == 0 & trunc_ln32 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_13 : Operation 355 [2/2] (1.35ns)   --->   "%inBuffer3x3_2_1_load_8 = load i11 %inBuffer3x3_2_1_addr_8" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 355 'load' 'inBuffer3x3_2_1_load_8' <Predicate = (trunc_ln31 == 0 & trunc_ln32 == 2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_13 : Operation 356 [2/2] (1.35ns)   --->   "%inBuffer3x3_2_2_load_8 = load i11 %inBuffer3x3_2_2_addr_8" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 356 'load' 'inBuffer3x3_2_2_load_8' <Predicate = (trunc_ln31 == 0 & trunc_ln32 == 0)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_13 : Operation 357 [1/1] (1.03ns)   --->   "%switch_ln36 = switch i2 %select_ln30_2, void %arrayidx14211.i.case.2, i2 0, void %arrayidx14211.i.case.0, i2 1, void %arrayidx14211.i.case.1" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 357 'switch' 'switch_ln36' <Predicate = true> <Delay = 1.03>
ST_13 : Operation 358 [1/1] (0.48ns)   --->   "%store_ln30 = store i2 %select_ln30_2, i2 %c" [ultra96ms2_418/dw_conv3x3.cpp:30->ultra96ms2_418/main_func.cpp:65]   --->   Operation 358 'store' 'store_ln30' <Predicate = true> <Delay = 0.48>
ST_13 : Operation 359 [1/1] (0.00ns)   --->   "%br_ln32 = br void %VITIS_LOOP_34_4.i" [ultra96ms2_418/dw_conv3x3.cpp:32->ultra96ms2_418/main_func.cpp:65]   --->   Operation 359 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>

State 14 <SV = 13> <Delay = 3.53>
ST_14 : Operation 360 [1/2] (1.35ns)   --->   "%inBuffer3x3_0_0_load = load i11 %inBuffer3x3_0_0_addr" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 360 'load' 'inBuffer3x3_0_0_load' <Predicate = (trunc_ln31 == 0 & trunc_ln32 == 0)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_14 : Operation 361 [1/2] (1.35ns)   --->   "%inBuffer3x3_0_1_load = load i11 %inBuffer3x3_0_1_addr" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 361 'load' 'inBuffer3x3_0_1_load' <Predicate = (trunc_ln31 == 0 & trunc_ln32 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_14 : Operation 362 [1/2] (1.35ns)   --->   "%inBuffer3x3_0_2_load = load i11 %inBuffer3x3_0_2_addr" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 362 'load' 'inBuffer3x3_0_2_load' <Predicate = (trunc_ln31 == 0 & trunc_ln32 == 2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_14 : Operation 363 [1/1] (0.54ns)   --->   "%tmp = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %inBuffer3x3_0_0_load, i2 1, i16 %inBuffer3x3_0_1_load, i2 2, i16 %inBuffer3x3_0_2_load, i16 0, i2 %trunc_ln32" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 363 'sparsemux' 'tmp' <Predicate = (trunc_ln31 == 0)> <Delay = 0.54> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 364 [1/2] (1.35ns)   --->   "%inBuffer3x3_1_0_load = load i11 %inBuffer3x3_1_0_addr" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 364 'load' 'inBuffer3x3_1_0_load' <Predicate = (trunc_ln32 == 0 & trunc_ln31 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_14 : Operation 365 [1/2] (1.35ns)   --->   "%inBuffer3x3_1_1_load = load i11 %inBuffer3x3_1_1_addr" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 365 'load' 'inBuffer3x3_1_1_load' <Predicate = (trunc_ln32 == 1 & trunc_ln31 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_14 : Operation 366 [1/2] (1.35ns)   --->   "%inBuffer3x3_1_2_load = load i11 %inBuffer3x3_1_2_addr" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 366 'load' 'inBuffer3x3_1_2_load' <Predicate = (trunc_ln32 == 2 & trunc_ln31 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_14 : Operation 367 [1/1] (0.54ns)   --->   "%tmp_1 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %inBuffer3x3_1_0_load, i2 1, i16 %inBuffer3x3_1_1_load, i2 2, i16 %inBuffer3x3_1_2_load, i16 0, i2 %trunc_ln32" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 367 'sparsemux' 'tmp_1' <Predicate = (trunc_ln31 == 1)> <Delay = 0.54> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 368 [1/2] (1.35ns)   --->   "%inBuffer3x3_2_0_load = load i11 %inBuffer3x3_2_0_addr" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 368 'load' 'inBuffer3x3_2_0_load' <Predicate = (trunc_ln32 == 0 & trunc_ln31 == 2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_14 : Operation 369 [1/2] (1.35ns)   --->   "%inBuffer3x3_2_1_load = load i11 %inBuffer3x3_2_1_addr" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 369 'load' 'inBuffer3x3_2_1_load' <Predicate = (trunc_ln32 == 1 & trunc_ln31 == 2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_14 : Operation 370 [1/2] (1.35ns)   --->   "%inBuffer3x3_2_2_load = load i11 %inBuffer3x3_2_2_addr" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 370 'load' 'inBuffer3x3_2_2_load' <Predicate = (trunc_ln32 == 2 & trunc_ln31 == 2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_14 : Operation 371 [1/1] (0.54ns)   --->   "%tmp_2 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %inBuffer3x3_2_0_load, i2 1, i16 %inBuffer3x3_2_1_load, i2 2, i16 %inBuffer3x3_2_2_load, i16 0, i2 %trunc_ln32" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 371 'sparsemux' 'tmp_2' <Predicate = (trunc_ln31 == 2)> <Delay = 0.54> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 372 [1/1] (0.54ns)   --->   "%tmp_3 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %tmp, i2 1, i16 %tmp_1, i2 2, i16 %tmp_2, i16 0, i2 %trunc_ln31" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 372 'sparsemux' 'tmp_3' <Predicate = true> <Delay = 0.54> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 373 [1/1] (0.00ns)   --->   "%sext_ln36 = sext i16 %tmp_3" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 373 'sext' 'sext_ln36' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 374 [1/1] (0.54ns)   --->   "%tmp_41 = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %weight_buf3x3_0_0_0_load_read, i16 %weight_buf3x3_0_0_1_load_read, i16 %weight_buf3x3_0_0_2_load_read, i2 %select_ln30_2" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 374 'mux' 'tmp_41' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 375 [1/1] (0.00ns)   --->   "%sext_ln36_1 = sext i16 %tmp_41" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 375 'sext' 'sext_ln36_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 376 [3/3] (1.08ns) (grouped into DSP with root node add_ln36)   --->   "%mul_ln36 = mul i29 %sext_ln36_1, i29 %sext_ln36" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 376 'mul' 'mul_ln36' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 377 [1/2] (1.35ns)   --->   "%inBuffer3x3_0_0_load_1 = load i11 %inBuffer3x3_0_0_addr_2" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 377 'load' 'inBuffer3x3_0_0_load_1' <Predicate = (trunc_ln31 == 0 & trunc_ln32 == 2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_14 : Operation 378 [1/2] (1.35ns)   --->   "%inBuffer3x3_0_1_load_1 = load i11 %inBuffer3x3_0_1_addr_2" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 378 'load' 'inBuffer3x3_0_1_load_1' <Predicate = (trunc_ln31 == 0 & trunc_ln32 == 0)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_14 : Operation 379 [1/2] (1.35ns)   --->   "%inBuffer3x3_0_2_load_1 = load i11 %inBuffer3x3_0_2_addr_2" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 379 'load' 'inBuffer3x3_0_2_load_1' <Predicate = (trunc_ln31 == 0 & trunc_ln32 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_14 : Operation 380 [1/1] (0.54ns)   --->   "%tmp_4 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 2, i16 %inBuffer3x3_0_0_load_1, i2 0, i16 %inBuffer3x3_0_1_load_1, i2 1, i16 %inBuffer3x3_0_2_load_1, i16 0, i2 %trunc_ln32" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 380 'sparsemux' 'tmp_4' <Predicate = (trunc_ln31 == 0)> <Delay = 0.54> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 381 [1/2] (1.35ns)   --->   "%inBuffer3x3_1_0_load_1 = load i11 %inBuffer3x3_1_0_addr_2" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 381 'load' 'inBuffer3x3_1_0_load_1' <Predicate = (trunc_ln32 == 2 & trunc_ln31 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_14 : Operation 382 [1/2] (1.35ns)   --->   "%inBuffer3x3_1_1_load_1 = load i11 %inBuffer3x3_1_1_addr_2" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 382 'load' 'inBuffer3x3_1_1_load_1' <Predicate = (trunc_ln32 == 0 & trunc_ln31 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_14 : Operation 383 [1/2] (1.35ns)   --->   "%inBuffer3x3_1_2_load_1 = load i11 %inBuffer3x3_1_2_addr_2" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 383 'load' 'inBuffer3x3_1_2_load_1' <Predicate = (trunc_ln32 == 1 & trunc_ln31 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_14 : Operation 384 [1/1] (0.54ns)   --->   "%tmp_5 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 2, i16 %inBuffer3x3_1_0_load_1, i2 0, i16 %inBuffer3x3_1_1_load_1, i2 1, i16 %inBuffer3x3_1_2_load_1, i16 0, i2 %trunc_ln32" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 384 'sparsemux' 'tmp_5' <Predicate = (trunc_ln31 == 1)> <Delay = 0.54> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 385 [1/2] (1.35ns)   --->   "%inBuffer3x3_2_0_load_1 = load i11 %inBuffer3x3_2_0_addr_2" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 385 'load' 'inBuffer3x3_2_0_load_1' <Predicate = (trunc_ln32 == 2 & trunc_ln31 == 2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_14 : Operation 386 [1/2] (1.35ns)   --->   "%inBuffer3x3_2_1_load_1 = load i11 %inBuffer3x3_2_1_addr_2" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 386 'load' 'inBuffer3x3_2_1_load_1' <Predicate = (trunc_ln32 == 0 & trunc_ln31 == 2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_14 : Operation 387 [1/2] (1.35ns)   --->   "%inBuffer3x3_2_2_load_1 = load i11 %inBuffer3x3_2_2_addr_2" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 387 'load' 'inBuffer3x3_2_2_load_1' <Predicate = (trunc_ln32 == 1 & trunc_ln31 == 2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_14 : Operation 388 [1/1] (0.54ns)   --->   "%tmp_6 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 2, i16 %inBuffer3x3_2_0_load_1, i2 0, i16 %inBuffer3x3_2_1_load_1, i2 1, i16 %inBuffer3x3_2_2_load_1, i16 0, i2 %trunc_ln32" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 388 'sparsemux' 'tmp_6' <Predicate = (trunc_ln31 == 2)> <Delay = 0.54> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 389 [1/1] (0.54ns)   --->   "%tmp_7 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %tmp_4, i2 1, i16 %tmp_5, i2 2, i16 %tmp_6, i16 0, i2 %trunc_ln31" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 389 'sparsemux' 'tmp_7' <Predicate = true> <Delay = 0.54> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 390 [1/2] (1.35ns)   --->   "%inBuffer3x3_0_0_load_2 = load i11 %inBuffer3x3_0_0_addr_3" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 390 'load' 'inBuffer3x3_0_0_load_2' <Predicate = (trunc_ln31 == 0 & trunc_ln32 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_14 : Operation 391 [1/2] (1.35ns)   --->   "%inBuffer3x3_0_1_load_2 = load i11 %inBuffer3x3_0_1_addr_3" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 391 'load' 'inBuffer3x3_0_1_load_2' <Predicate = (trunc_ln31 == 0 & trunc_ln32 == 2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_14 : Operation 392 [1/2] (1.35ns)   --->   "%inBuffer3x3_0_2_load_2 = load i11 %inBuffer3x3_0_2_addr_3" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 392 'load' 'inBuffer3x3_0_2_load_2' <Predicate = (trunc_ln31 == 0 & trunc_ln32 == 0)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_14 : Operation 393 [1/1] (0.54ns)   --->   "%tmp_8 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 1, i16 %inBuffer3x3_0_0_load_2, i2 2, i16 %inBuffer3x3_0_1_load_2, i2 0, i16 %inBuffer3x3_0_2_load_2, i16 0, i2 %trunc_ln32" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 393 'sparsemux' 'tmp_8' <Predicate = (trunc_ln31 == 0)> <Delay = 0.54> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 394 [1/2] (1.35ns)   --->   "%inBuffer3x3_1_0_load_2 = load i11 %inBuffer3x3_1_0_addr_3" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 394 'load' 'inBuffer3x3_1_0_load_2' <Predicate = (trunc_ln32 == 1 & trunc_ln31 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_14 : Operation 395 [1/2] (1.35ns)   --->   "%inBuffer3x3_1_1_load_2 = load i11 %inBuffer3x3_1_1_addr_3" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 395 'load' 'inBuffer3x3_1_1_load_2' <Predicate = (trunc_ln32 == 2 & trunc_ln31 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_14 : Operation 396 [1/2] (1.35ns)   --->   "%inBuffer3x3_1_2_load_2 = load i11 %inBuffer3x3_1_2_addr_3" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 396 'load' 'inBuffer3x3_1_2_load_2' <Predicate = (trunc_ln32 == 0 & trunc_ln31 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_14 : Operation 397 [1/1] (0.54ns)   --->   "%tmp_9 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 1, i16 %inBuffer3x3_1_0_load_2, i2 2, i16 %inBuffer3x3_1_1_load_2, i2 0, i16 %inBuffer3x3_1_2_load_2, i16 0, i2 %trunc_ln32" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 397 'sparsemux' 'tmp_9' <Predicate = (trunc_ln31 == 1)> <Delay = 0.54> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 398 [1/2] (1.35ns)   --->   "%inBuffer3x3_2_0_load_2 = load i11 %inBuffer3x3_2_0_addr_3" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 398 'load' 'inBuffer3x3_2_0_load_2' <Predicate = (trunc_ln32 == 1 & trunc_ln31 == 2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_14 : Operation 399 [1/2] (1.35ns)   --->   "%inBuffer3x3_2_1_load_2 = load i11 %inBuffer3x3_2_1_addr_3" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 399 'load' 'inBuffer3x3_2_1_load_2' <Predicate = (trunc_ln32 == 2 & trunc_ln31 == 2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_14 : Operation 400 [1/2] (1.35ns)   --->   "%inBuffer3x3_2_2_load_2 = load i11 %inBuffer3x3_2_2_addr_3" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 400 'load' 'inBuffer3x3_2_2_load_2' <Predicate = (trunc_ln32 == 0 & trunc_ln31 == 2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_14 : Operation 401 [1/1] (0.54ns)   --->   "%tmp_s = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 1, i16 %inBuffer3x3_2_0_load_2, i2 2, i16 %inBuffer3x3_2_1_load_2, i2 0, i16 %inBuffer3x3_2_2_load_2, i16 0, i2 %trunc_ln32" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 401 'sparsemux' 'tmp_s' <Predicate = (trunc_ln31 == 2)> <Delay = 0.54> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 402 [1/1] (0.54ns)   --->   "%tmp_10 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %tmp_8, i2 1, i16 %tmp_9, i2 2, i16 %tmp_s, i16 0, i2 %trunc_ln31" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 402 'sparsemux' 'tmp_10' <Predicate = true> <Delay = 0.54> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 403 [1/2] (1.35ns)   --->   "%inBuffer3x3_0_0_load_3 = load i11 %inBuffer3x3_0_0_addr_4" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 403 'load' 'inBuffer3x3_0_0_load_3' <Predicate = (trunc_ln32 == 0 & trunc_ln31 == 2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_14 : Operation 404 [1/2] (1.35ns)   --->   "%inBuffer3x3_0_1_load_3 = load i11 %inBuffer3x3_0_1_addr_4" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 404 'load' 'inBuffer3x3_0_1_load_3' <Predicate = (trunc_ln32 == 1 & trunc_ln31 == 2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_14 : Operation 405 [1/2] (1.35ns)   --->   "%inBuffer3x3_0_2_load_3 = load i11 %inBuffer3x3_0_2_addr_4" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 405 'load' 'inBuffer3x3_0_2_load_3' <Predicate = (trunc_ln32 == 2 & trunc_ln31 == 2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_14 : Operation 406 [1/1] (0.54ns)   --->   "%tmp_11 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %inBuffer3x3_0_0_load_3, i2 1, i16 %inBuffer3x3_0_1_load_3, i2 2, i16 %inBuffer3x3_0_2_load_3, i16 0, i2 %trunc_ln32" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 406 'sparsemux' 'tmp_11' <Predicate = (trunc_ln31 == 2)> <Delay = 0.54> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 407 [1/2] (1.35ns)   --->   "%inBuffer3x3_1_0_load_3 = load i11 %inBuffer3x3_1_0_addr_4" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 407 'load' 'inBuffer3x3_1_0_load_3' <Predicate = (trunc_ln31 == 0 & trunc_ln32 == 0)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_14 : Operation 408 [1/2] (1.35ns)   --->   "%inBuffer3x3_1_1_load_3 = load i11 %inBuffer3x3_1_1_addr_4" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 408 'load' 'inBuffer3x3_1_1_load_3' <Predicate = (trunc_ln31 == 0 & trunc_ln32 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_14 : Operation 409 [1/2] (1.35ns)   --->   "%inBuffer3x3_1_2_load_3 = load i11 %inBuffer3x3_1_2_addr_4" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 409 'load' 'inBuffer3x3_1_2_load_3' <Predicate = (trunc_ln31 == 0 & trunc_ln32 == 2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_14 : Operation 410 [1/1] (0.54ns)   --->   "%tmp_12 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %inBuffer3x3_1_0_load_3, i2 1, i16 %inBuffer3x3_1_1_load_3, i2 2, i16 %inBuffer3x3_1_2_load_3, i16 0, i2 %trunc_ln32" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 410 'sparsemux' 'tmp_12' <Predicate = (trunc_ln31 == 0)> <Delay = 0.54> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 411 [1/2] (1.35ns)   --->   "%inBuffer3x3_2_0_load_3 = load i11 %inBuffer3x3_2_0_addr_4" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 411 'load' 'inBuffer3x3_2_0_load_3' <Predicate = (trunc_ln32 == 0 & trunc_ln31 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_14 : Operation 412 [1/2] (1.35ns)   --->   "%inBuffer3x3_2_1_load_3 = load i11 %inBuffer3x3_2_1_addr_4" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 412 'load' 'inBuffer3x3_2_1_load_3' <Predicate = (trunc_ln32 == 1 & trunc_ln31 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_14 : Operation 413 [1/2] (1.35ns)   --->   "%inBuffer3x3_2_2_load_3 = load i11 %inBuffer3x3_2_2_addr_4" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 413 'load' 'inBuffer3x3_2_2_load_3' <Predicate = (trunc_ln32 == 2 & trunc_ln31 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_14 : Operation 414 [1/1] (0.54ns)   --->   "%tmp_13 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %inBuffer3x3_2_0_load_3, i2 1, i16 %inBuffer3x3_2_1_load_3, i2 2, i16 %inBuffer3x3_2_2_load_3, i16 0, i2 %trunc_ln32" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 414 'sparsemux' 'tmp_13' <Predicate = (trunc_ln31 == 1)> <Delay = 0.54> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 415 [1/1] (0.54ns)   --->   "%tmp_14 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 2, i16 %tmp_11, i2 0, i16 %tmp_12, i2 1, i16 %tmp_13, i16 0, i2 %trunc_ln31" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 415 'sparsemux' 'tmp_14' <Predicate = true> <Delay = 0.54> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 416 [1/2] (1.35ns)   --->   "%inBuffer3x3_0_0_load_4 = load i11 %inBuffer3x3_0_0_addr_5" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 416 'load' 'inBuffer3x3_0_0_load_4' <Predicate = (trunc_ln32 == 2 & trunc_ln31 == 2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_14 : Operation 417 [1/2] (1.35ns)   --->   "%inBuffer3x3_0_1_load_4 = load i11 %inBuffer3x3_0_1_addr_5" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 417 'load' 'inBuffer3x3_0_1_load_4' <Predicate = (trunc_ln32 == 0 & trunc_ln31 == 2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_14 : Operation 418 [1/2] (1.35ns)   --->   "%inBuffer3x3_0_2_load_4 = load i11 %inBuffer3x3_0_2_addr_5" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 418 'load' 'inBuffer3x3_0_2_load_4' <Predicate = (trunc_ln32 == 1 & trunc_ln31 == 2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_14 : Operation 419 [1/1] (0.54ns)   --->   "%tmp_15 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 2, i16 %inBuffer3x3_0_0_load_4, i2 0, i16 %inBuffer3x3_0_1_load_4, i2 1, i16 %inBuffer3x3_0_2_load_4, i16 0, i2 %trunc_ln32" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 419 'sparsemux' 'tmp_15' <Predicate = (trunc_ln31 == 2)> <Delay = 0.54> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 420 [1/2] (1.35ns)   --->   "%inBuffer3x3_1_0_load_4 = load i11 %inBuffer3x3_1_0_addr_5" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 420 'load' 'inBuffer3x3_1_0_load_4' <Predicate = (trunc_ln31 == 0 & trunc_ln32 == 2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_14 : Operation 421 [1/2] (1.35ns)   --->   "%inBuffer3x3_1_1_load_4 = load i11 %inBuffer3x3_1_1_addr_5" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 421 'load' 'inBuffer3x3_1_1_load_4' <Predicate = (trunc_ln31 == 0 & trunc_ln32 == 0)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_14 : Operation 422 [1/2] (1.35ns)   --->   "%inBuffer3x3_1_2_load_4 = load i11 %inBuffer3x3_1_2_addr_5" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 422 'load' 'inBuffer3x3_1_2_load_4' <Predicate = (trunc_ln31 == 0 & trunc_ln32 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_14 : Operation 423 [1/1] (0.54ns)   --->   "%tmp_16 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 2, i16 %inBuffer3x3_1_0_load_4, i2 0, i16 %inBuffer3x3_1_1_load_4, i2 1, i16 %inBuffer3x3_1_2_load_4, i16 0, i2 %trunc_ln32" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 423 'sparsemux' 'tmp_16' <Predicate = (trunc_ln31 == 0)> <Delay = 0.54> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 424 [1/2] (1.35ns)   --->   "%inBuffer3x3_2_0_load_4 = load i11 %inBuffer3x3_2_0_addr_5" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 424 'load' 'inBuffer3x3_2_0_load_4' <Predicate = (trunc_ln32 == 2 & trunc_ln31 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_14 : Operation 425 [1/2] (1.35ns)   --->   "%inBuffer3x3_2_1_load_4 = load i11 %inBuffer3x3_2_1_addr_5" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 425 'load' 'inBuffer3x3_2_1_load_4' <Predicate = (trunc_ln32 == 0 & trunc_ln31 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_14 : Operation 426 [1/2] (1.35ns)   --->   "%inBuffer3x3_2_2_load_4 = load i11 %inBuffer3x3_2_2_addr_5" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 426 'load' 'inBuffer3x3_2_2_load_4' <Predicate = (trunc_ln32 == 1 & trunc_ln31 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_14 : Operation 427 [1/1] (0.54ns)   --->   "%tmp_17 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 2, i16 %inBuffer3x3_2_0_load_4, i2 0, i16 %inBuffer3x3_2_1_load_4, i2 1, i16 %inBuffer3x3_2_2_load_4, i16 0, i2 %trunc_ln32" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 427 'sparsemux' 'tmp_17' <Predicate = (trunc_ln31 == 1)> <Delay = 0.54> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 428 [1/1] (0.54ns)   --->   "%tmp_18 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 2, i16 %tmp_15, i2 0, i16 %tmp_16, i2 1, i16 %tmp_17, i16 0, i2 %trunc_ln31" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 428 'sparsemux' 'tmp_18' <Predicate = true> <Delay = 0.54> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 429 [1/2] (1.35ns)   --->   "%inBuffer3x3_0_0_load_5 = load i11 %inBuffer3x3_0_0_addr_6" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 429 'load' 'inBuffer3x3_0_0_load_5' <Predicate = (trunc_ln32 == 1 & trunc_ln31 == 2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_14 : Operation 430 [1/2] (1.35ns)   --->   "%inBuffer3x3_0_1_load_5 = load i11 %inBuffer3x3_0_1_addr_6" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 430 'load' 'inBuffer3x3_0_1_load_5' <Predicate = (trunc_ln32 == 2 & trunc_ln31 == 2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_14 : Operation 431 [1/2] (1.35ns)   --->   "%inBuffer3x3_0_2_load_5 = load i11 %inBuffer3x3_0_2_addr_6" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 431 'load' 'inBuffer3x3_0_2_load_5' <Predicate = (trunc_ln32 == 0 & trunc_ln31 == 2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_14 : Operation 432 [1/1] (0.54ns)   --->   "%tmp_19 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 1, i16 %inBuffer3x3_0_0_load_5, i2 2, i16 %inBuffer3x3_0_1_load_5, i2 0, i16 %inBuffer3x3_0_2_load_5, i16 0, i2 %trunc_ln32" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 432 'sparsemux' 'tmp_19' <Predicate = (trunc_ln31 == 2)> <Delay = 0.54> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 433 [1/2] (1.35ns)   --->   "%inBuffer3x3_1_0_load_5 = load i11 %inBuffer3x3_1_0_addr_6" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 433 'load' 'inBuffer3x3_1_0_load_5' <Predicate = (trunc_ln31 == 0 & trunc_ln32 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_14 : Operation 434 [1/2] (1.35ns)   --->   "%inBuffer3x3_1_1_load_5 = load i11 %inBuffer3x3_1_1_addr_6" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 434 'load' 'inBuffer3x3_1_1_load_5' <Predicate = (trunc_ln31 == 0 & trunc_ln32 == 2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_14 : Operation 435 [1/2] (1.35ns)   --->   "%inBuffer3x3_1_2_load_5 = load i11 %inBuffer3x3_1_2_addr_6" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 435 'load' 'inBuffer3x3_1_2_load_5' <Predicate = (trunc_ln31 == 0 & trunc_ln32 == 0)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_14 : Operation 436 [1/1] (0.54ns)   --->   "%tmp_20 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 1, i16 %inBuffer3x3_1_0_load_5, i2 2, i16 %inBuffer3x3_1_1_load_5, i2 0, i16 %inBuffer3x3_1_2_load_5, i16 0, i2 %trunc_ln32" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 436 'sparsemux' 'tmp_20' <Predicate = (trunc_ln31 == 0)> <Delay = 0.54> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 437 [1/2] (1.35ns)   --->   "%inBuffer3x3_2_0_load_5 = load i11 %inBuffer3x3_2_0_addr_6" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 437 'load' 'inBuffer3x3_2_0_load_5' <Predicate = (trunc_ln32 == 1 & trunc_ln31 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_14 : Operation 438 [1/2] (1.35ns)   --->   "%inBuffer3x3_2_1_load_5 = load i11 %inBuffer3x3_2_1_addr_6" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 438 'load' 'inBuffer3x3_2_1_load_5' <Predicate = (trunc_ln32 == 2 & trunc_ln31 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_14 : Operation 439 [1/2] (1.35ns)   --->   "%inBuffer3x3_2_2_load_5 = load i11 %inBuffer3x3_2_2_addr_6" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 439 'load' 'inBuffer3x3_2_2_load_5' <Predicate = (trunc_ln32 == 0 & trunc_ln31 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_14 : Operation 440 [1/1] (0.54ns)   --->   "%tmp_21 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 1, i16 %inBuffer3x3_2_0_load_5, i2 2, i16 %inBuffer3x3_2_1_load_5, i2 0, i16 %inBuffer3x3_2_2_load_5, i16 0, i2 %trunc_ln32" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 440 'sparsemux' 'tmp_21' <Predicate = (trunc_ln31 == 1)> <Delay = 0.54> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 441 [1/1] (0.54ns)   --->   "%tmp_22 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 2, i16 %tmp_19, i2 0, i16 %tmp_20, i2 1, i16 %tmp_21, i16 0, i2 %trunc_ln31" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 441 'sparsemux' 'tmp_22' <Predicate = true> <Delay = 0.54> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 442 [1/2] (1.35ns)   --->   "%inBuffer3x3_0_0_load_6 = load i11 %inBuffer3x3_0_0_addr_1" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 442 'load' 'inBuffer3x3_0_0_load_6' <Predicate = (trunc_ln32 == 0 & trunc_ln31 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_14 : Operation 443 [1/2] (1.35ns)   --->   "%inBuffer3x3_0_1_load_6 = load i11 %inBuffer3x3_0_1_addr_1" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 443 'load' 'inBuffer3x3_0_1_load_6' <Predicate = (trunc_ln32 == 1 & trunc_ln31 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_14 : Operation 444 [1/2] (1.35ns)   --->   "%inBuffer3x3_0_2_load_6 = load i11 %inBuffer3x3_0_2_addr_1" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 444 'load' 'inBuffer3x3_0_2_load_6' <Predicate = (trunc_ln32 == 2 & trunc_ln31 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_14 : Operation 445 [1/1] (0.54ns)   --->   "%tmp_23 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %inBuffer3x3_0_0_load_6, i2 1, i16 %inBuffer3x3_0_1_load_6, i2 2, i16 %inBuffer3x3_0_2_load_6, i16 0, i2 %trunc_ln32" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 445 'sparsemux' 'tmp_23' <Predicate = (trunc_ln31 == 1)> <Delay = 0.54> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 446 [1/2] (1.35ns)   --->   "%inBuffer3x3_1_0_load_6 = load i11 %inBuffer3x3_1_0_addr_1" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 446 'load' 'inBuffer3x3_1_0_load_6' <Predicate = (trunc_ln32 == 0 & trunc_ln31 == 2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_14 : Operation 447 [1/2] (1.35ns)   --->   "%inBuffer3x3_1_1_load_6 = load i11 %inBuffer3x3_1_1_addr_1" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 447 'load' 'inBuffer3x3_1_1_load_6' <Predicate = (trunc_ln32 == 1 & trunc_ln31 == 2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_14 : Operation 448 [1/2] (1.35ns)   --->   "%inBuffer3x3_1_2_load_6 = load i11 %inBuffer3x3_1_2_addr_1" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 448 'load' 'inBuffer3x3_1_2_load_6' <Predicate = (trunc_ln32 == 2 & trunc_ln31 == 2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_14 : Operation 449 [1/1] (0.54ns)   --->   "%tmp_24 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %inBuffer3x3_1_0_load_6, i2 1, i16 %inBuffer3x3_1_1_load_6, i2 2, i16 %inBuffer3x3_1_2_load_6, i16 0, i2 %trunc_ln32" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 449 'sparsemux' 'tmp_24' <Predicate = (trunc_ln31 == 2)> <Delay = 0.54> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 450 [1/2] (1.35ns)   --->   "%inBuffer3x3_2_0_load_6 = load i11 %inBuffer3x3_2_0_addr_1" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 450 'load' 'inBuffer3x3_2_0_load_6' <Predicate = (trunc_ln31 == 0 & trunc_ln32 == 0)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_14 : Operation 451 [1/2] (1.35ns)   --->   "%inBuffer3x3_2_1_load_6 = load i11 %inBuffer3x3_2_1_addr_1" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 451 'load' 'inBuffer3x3_2_1_load_6' <Predicate = (trunc_ln31 == 0 & trunc_ln32 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_14 : Operation 452 [1/2] (1.35ns)   --->   "%inBuffer3x3_2_2_load_6 = load i11 %inBuffer3x3_2_2_addr_1" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 452 'load' 'inBuffer3x3_2_2_load_6' <Predicate = (trunc_ln31 == 0 & trunc_ln32 == 2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_14 : Operation 453 [1/1] (0.54ns)   --->   "%tmp_25 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %inBuffer3x3_2_0_load_6, i2 1, i16 %inBuffer3x3_2_1_load_6, i2 2, i16 %inBuffer3x3_2_2_load_6, i16 0, i2 %trunc_ln32" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 453 'sparsemux' 'tmp_25' <Predicate = (trunc_ln31 == 0)> <Delay = 0.54> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 454 [1/1] (0.54ns)   --->   "%tmp_26 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 1, i16 %tmp_23, i2 2, i16 %tmp_24, i2 0, i16 %tmp_25, i16 0, i2 %trunc_ln31" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 454 'sparsemux' 'tmp_26' <Predicate = true> <Delay = 0.54> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 455 [1/2] (1.35ns)   --->   "%inBuffer3x3_0_0_load_7 = load i11 %inBuffer3x3_0_0_addr_7" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 455 'load' 'inBuffer3x3_0_0_load_7' <Predicate = (trunc_ln32 == 2 & trunc_ln31 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_14 : Operation 456 [1/2] (1.35ns)   --->   "%inBuffer3x3_0_1_load_7 = load i11 %inBuffer3x3_0_1_addr_7" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 456 'load' 'inBuffer3x3_0_1_load_7' <Predicate = (trunc_ln32 == 0 & trunc_ln31 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_14 : Operation 457 [1/2] (1.35ns)   --->   "%inBuffer3x3_0_2_load_7 = load i11 %inBuffer3x3_0_2_addr_7" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 457 'load' 'inBuffer3x3_0_2_load_7' <Predicate = (trunc_ln32 == 1 & trunc_ln31 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_14 : Operation 458 [1/1] (0.54ns)   --->   "%tmp_27 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 2, i16 %inBuffer3x3_0_0_load_7, i2 0, i16 %inBuffer3x3_0_1_load_7, i2 1, i16 %inBuffer3x3_0_2_load_7, i16 0, i2 %trunc_ln32" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 458 'sparsemux' 'tmp_27' <Predicate = (trunc_ln31 == 1)> <Delay = 0.54> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 459 [1/2] (1.35ns)   --->   "%inBuffer3x3_1_0_load_7 = load i11 %inBuffer3x3_1_0_addr_7" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 459 'load' 'inBuffer3x3_1_0_load_7' <Predicate = (trunc_ln32 == 2 & trunc_ln31 == 2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_14 : Operation 460 [1/2] (1.35ns)   --->   "%inBuffer3x3_1_1_load_7 = load i11 %inBuffer3x3_1_1_addr_7" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 460 'load' 'inBuffer3x3_1_1_load_7' <Predicate = (trunc_ln32 == 0 & trunc_ln31 == 2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_14 : Operation 461 [1/2] (1.35ns)   --->   "%inBuffer3x3_1_2_load_7 = load i11 %inBuffer3x3_1_2_addr_7" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 461 'load' 'inBuffer3x3_1_2_load_7' <Predicate = (trunc_ln32 == 1 & trunc_ln31 == 2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_14 : Operation 462 [1/1] (0.54ns)   --->   "%tmp_28 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 2, i16 %inBuffer3x3_1_0_load_7, i2 0, i16 %inBuffer3x3_1_1_load_7, i2 1, i16 %inBuffer3x3_1_2_load_7, i16 0, i2 %trunc_ln32" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 462 'sparsemux' 'tmp_28' <Predicate = (trunc_ln31 == 2)> <Delay = 0.54> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 463 [1/2] (1.35ns)   --->   "%inBuffer3x3_2_0_load_7 = load i11 %inBuffer3x3_2_0_addr_7" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 463 'load' 'inBuffer3x3_2_0_load_7' <Predicate = (trunc_ln31 == 0 & trunc_ln32 == 2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_14 : Operation 464 [1/2] (1.35ns)   --->   "%inBuffer3x3_2_1_load_7 = load i11 %inBuffer3x3_2_1_addr_7" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 464 'load' 'inBuffer3x3_2_1_load_7' <Predicate = (trunc_ln31 == 0 & trunc_ln32 == 0)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_14 : Operation 465 [1/2] (1.35ns)   --->   "%inBuffer3x3_2_2_load_7 = load i11 %inBuffer3x3_2_2_addr_7" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 465 'load' 'inBuffer3x3_2_2_load_7' <Predicate = (trunc_ln31 == 0 & trunc_ln32 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_14 : Operation 466 [1/1] (0.54ns)   --->   "%tmp_29 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 2, i16 %inBuffer3x3_2_0_load_7, i2 0, i16 %inBuffer3x3_2_1_load_7, i2 1, i16 %inBuffer3x3_2_2_load_7, i16 0, i2 %trunc_ln32" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 466 'sparsemux' 'tmp_29' <Predicate = (trunc_ln31 == 0)> <Delay = 0.54> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 467 [1/1] (0.54ns)   --->   "%tmp_30 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 1, i16 %tmp_27, i2 2, i16 %tmp_28, i2 0, i16 %tmp_29, i16 0, i2 %trunc_ln31" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 467 'sparsemux' 'tmp_30' <Predicate = true> <Delay = 0.54> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 468 [1/2] (1.35ns)   --->   "%inBuffer3x3_0_0_load_8 = load i11 %inBuffer3x3_0_0_addr_8" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 468 'load' 'inBuffer3x3_0_0_load_8' <Predicate = (trunc_ln32 == 1 & trunc_ln31 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_14 : Operation 469 [1/2] (1.35ns)   --->   "%inBuffer3x3_0_1_load_8 = load i11 %inBuffer3x3_0_1_addr_8" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 469 'load' 'inBuffer3x3_0_1_load_8' <Predicate = (trunc_ln32 == 2 & trunc_ln31 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_14 : Operation 470 [1/2] (1.35ns)   --->   "%inBuffer3x3_0_2_load_8 = load i11 %inBuffer3x3_0_2_addr_8" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 470 'load' 'inBuffer3x3_0_2_load_8' <Predicate = (trunc_ln32 == 0 & trunc_ln31 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_14 : Operation 471 [1/1] (0.54ns)   --->   "%tmp_31 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 1, i16 %inBuffer3x3_0_0_load_8, i2 2, i16 %inBuffer3x3_0_1_load_8, i2 0, i16 %inBuffer3x3_0_2_load_8, i16 0, i2 %trunc_ln32" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 471 'sparsemux' 'tmp_31' <Predicate = (trunc_ln31 == 1)> <Delay = 0.54> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 472 [1/2] (1.35ns)   --->   "%inBuffer3x3_1_0_load_8 = load i11 %inBuffer3x3_1_0_addr_8" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 472 'load' 'inBuffer3x3_1_0_load_8' <Predicate = (trunc_ln32 == 1 & trunc_ln31 == 2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_14 : Operation 473 [1/2] (1.35ns)   --->   "%inBuffer3x3_1_1_load_8 = load i11 %inBuffer3x3_1_1_addr_8" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 473 'load' 'inBuffer3x3_1_1_load_8' <Predicate = (trunc_ln32 == 2 & trunc_ln31 == 2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_14 : Operation 474 [1/2] (1.35ns)   --->   "%inBuffer3x3_1_2_load_8 = load i11 %inBuffer3x3_1_2_addr_8" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 474 'load' 'inBuffer3x3_1_2_load_8' <Predicate = (trunc_ln32 == 0 & trunc_ln31 == 2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_14 : Operation 475 [1/1] (0.54ns)   --->   "%tmp_32 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 1, i16 %inBuffer3x3_1_0_load_8, i2 2, i16 %inBuffer3x3_1_1_load_8, i2 0, i16 %inBuffer3x3_1_2_load_8, i16 0, i2 %trunc_ln32" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 475 'sparsemux' 'tmp_32' <Predicate = (trunc_ln31 == 2)> <Delay = 0.54> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 476 [1/2] (1.35ns)   --->   "%inBuffer3x3_2_0_load_8 = load i11 %inBuffer3x3_2_0_addr_8" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 476 'load' 'inBuffer3x3_2_0_load_8' <Predicate = (trunc_ln31 == 0 & trunc_ln32 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_14 : Operation 477 [1/2] (1.35ns)   --->   "%inBuffer3x3_2_1_load_8 = load i11 %inBuffer3x3_2_1_addr_8" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 477 'load' 'inBuffer3x3_2_1_load_8' <Predicate = (trunc_ln31 == 0 & trunc_ln32 == 2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_14 : Operation 478 [1/2] (1.35ns)   --->   "%inBuffer3x3_2_2_load_8 = load i11 %inBuffer3x3_2_2_addr_8" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 478 'load' 'inBuffer3x3_2_2_load_8' <Predicate = (trunc_ln31 == 0 & trunc_ln32 == 0)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_14 : Operation 479 [1/1] (0.54ns)   --->   "%tmp_33 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 1, i16 %inBuffer3x3_2_0_load_8, i2 2, i16 %inBuffer3x3_2_1_load_8, i2 0, i16 %inBuffer3x3_2_2_load_8, i16 0, i2 %trunc_ln32" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 479 'sparsemux' 'tmp_33' <Predicate = (trunc_ln31 == 0)> <Delay = 0.54> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 480 [1/1] (0.54ns)   --->   "%tmp_34 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 1, i16 %tmp_31, i2 2, i16 %tmp_32, i2 0, i16 %tmp_33, i16 0, i2 %trunc_ln31" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 480 'sparsemux' 'tmp_34' <Predicate = true> <Delay = 0.54> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 1.63>
ST_15 : Operation 481 [2/3] (1.08ns) (grouped into DSP with root node add_ln36)   --->   "%mul_ln36 = mul i29 %sext_ln36_1, i29 %sext_ln36" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 481 'mul' 'mul_ln36' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 482 [1/1] (0.00ns)   --->   "%sext_ln36_2 = sext i16 %tmp_7" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 482 'sext' 'sext_ln36_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 483 [1/1] (0.54ns)   --->   "%tmp_42 = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %weight_buf3x3_0_1_0_load_read, i16 %weight_buf3x3_0_1_1_load_read, i16 %weight_buf3x3_0_1_2_load_read, i2 %select_ln30_2" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 483 'mux' 'tmp_42' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 484 [1/1] (0.00ns)   --->   "%sext_ln36_3 = sext i16 %tmp_42" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 484 'sext' 'sext_ln36_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 485 [3/3] (1.08ns) (grouped into DSP with root node add_ln36_1)   --->   "%mul_ln36_1 = mul i29 %sext_ln36_3, i29 %sext_ln36_2" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 485 'mul' 'mul_ln36_1' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 16 <SV = 15> <Delay = 1.63>
ST_16 : Operation 486 [1/1] (0.54ns)   --->   "%tmp_37 = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %bias_buf3x3_0_load_read, i16 %bias_buf3x3_1_load_read, i16 %bias_buf3x3_2_load_read, i2 %select_ln30_2" [ultra96ms2_418/dw_conv3x3.cpp:30->ultra96ms2_418/main_func.cpp:65]   --->   Operation 486 'mux' 'tmp_37' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 487 [1/3] (0.00ns) (grouped into DSP with root node add_ln36)   --->   "%mul_ln36 = mul i29 %sext_ln36_1, i29 %sext_ln36" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 487 'mul' 'mul_ln36' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 488 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %tmp_37, i13 0" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 488 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 489 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln36 = add i29 %shl_ln1, i29 %mul_ln36" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 489 'add' 'add_ln36' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 490 [2/3] (1.08ns) (grouped into DSP with root node add_ln36_1)   --->   "%mul_ln36_1 = mul i29 %sext_ln36_3, i29 %sext_ln36_2" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 490 'mul' 'mul_ln36_1' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 491 [1/1] (0.00ns)   --->   "%sext_ln36_4 = sext i16 %tmp_10" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 491 'sext' 'sext_ln36_4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 492 [1/1] (0.54ns)   --->   "%tmp_43 = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %weight_buf3x3_0_2_0_load_read, i16 %weight_buf3x3_0_2_1_load_read, i16 %weight_buf3x3_0_2_2_load_read, i2 %select_ln30_2" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 492 'mux' 'tmp_43' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 493 [1/1] (0.00ns)   --->   "%sext_ln36_5 = sext i16 %tmp_43" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 493 'sext' 'sext_ln36_5' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 494 [3/3] (1.08ns) (grouped into DSP with root node add_ln36_2)   --->   "%mul_ln36_2 = mul i29 %sext_ln36_5, i29 %sext_ln36_4" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 494 'mul' 'mul_ln36_2' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 17 <SV = 16> <Delay = 1.66>
ST_17 : Operation 495 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln36 = add i29 %shl_ln1, i29 %mul_ln36" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 495 'add' 'add_ln36' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 496 [1/3] (0.00ns) (grouped into DSP with root node add_ln36_1)   --->   "%mul_ln36_1 = mul i29 %sext_ln36_3, i29 %sext_ln36_2" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 496 'mul' 'mul_ln36_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 497 [1/1] (0.00ns)   --->   "%tmp_57 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln36, i32 13, i32 28" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 497 'partselect' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 498 [1/1] (0.00ns)   --->   "%shl_ln36_1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %tmp_57, i13 0" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 498 'bitconcatenate' 'shl_ln36_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 499 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln36_1 = add i29 %shl_ln36_1, i29 %mul_ln36_1" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 499 'add' 'add_ln36_1' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 500 [2/3] (1.08ns) (grouped into DSP with root node add_ln36_2)   --->   "%mul_ln36_2 = mul i29 %sext_ln36_5, i29 %sext_ln36_4" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 500 'mul' 'mul_ln36_2' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 501 [1/1] (0.00ns)   --->   "%sext_ln36_6 = sext i16 %tmp_14" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 501 'sext' 'sext_ln36_6' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 502 [1/1] (0.54ns)   --->   "%tmp_44 = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %weight_buf3x3_1_0_0_load_read, i16 %weight_buf3x3_1_0_1_load_read, i16 %weight_buf3x3_1_0_2_load_read, i2 %select_ln30_2" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 502 'mux' 'tmp_44' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 503 [1/1] (0.00ns)   --->   "%sext_ln36_7 = sext i16 %tmp_44" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 503 'sext' 'sext_ln36_7' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 504 [3/3] (1.08ns) (grouped into DSP with root node add_ln36_3)   --->   "%mul_ln36_3 = mul i29 %sext_ln36_7, i29 %sext_ln36_6" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 504 'mul' 'mul_ln36_3' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 18 <SV = 17> <Delay = 1.66>
ST_18 : Operation 505 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln36_1 = add i29 %shl_ln36_1, i29 %mul_ln36_1" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 505 'add' 'add_ln36_1' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 506 [1/3] (0.00ns) (grouped into DSP with root node add_ln36_2)   --->   "%mul_ln36_2 = mul i29 %sext_ln36_5, i29 %sext_ln36_4" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 506 'mul' 'mul_ln36_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 507 [1/1] (0.00ns)   --->   "%tmp_59 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln36_1, i32 13, i32 28" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 507 'partselect' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 508 [1/1] (0.00ns)   --->   "%shl_ln36_2 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %tmp_59, i13 0" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 508 'bitconcatenate' 'shl_ln36_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 509 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln36_2 = add i29 %shl_ln36_2, i29 %mul_ln36_2" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 509 'add' 'add_ln36_2' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 510 [2/3] (1.08ns) (grouped into DSP with root node add_ln36_3)   --->   "%mul_ln36_3 = mul i29 %sext_ln36_7, i29 %sext_ln36_6" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 510 'mul' 'mul_ln36_3' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 511 [1/1] (0.00ns)   --->   "%sext_ln36_8 = sext i16 %tmp_18" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 511 'sext' 'sext_ln36_8' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 512 [1/1] (0.54ns)   --->   "%tmp_45 = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %weight_buf3x3_1_1_0_load_read, i16 %weight_buf3x3_1_1_1_load_read, i16 %weight_buf3x3_1_1_2_load_read, i2 %select_ln30_2" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 512 'mux' 'tmp_45' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 513 [1/1] (0.00ns)   --->   "%sext_ln36_9 = sext i16 %tmp_45" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 513 'sext' 'sext_ln36_9' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 514 [3/3] (1.08ns) (grouped into DSP with root node add_ln36_4)   --->   "%mul_ln36_4 = mul i29 %sext_ln36_9, i29 %sext_ln36_8" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 514 'mul' 'mul_ln36_4' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 19 <SV = 18> <Delay = 1.66>
ST_19 : Operation 515 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln36_2 = add i29 %shl_ln36_2, i29 %mul_ln36_2" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 515 'add' 'add_ln36_2' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 516 [1/3] (0.00ns) (grouped into DSP with root node add_ln36_3)   --->   "%mul_ln36_3 = mul i29 %sext_ln36_7, i29 %sext_ln36_6" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 516 'mul' 'mul_ln36_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 517 [1/1] (0.00ns)   --->   "%tmp_63 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln36_2, i32 13, i32 28" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 517 'partselect' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 518 [1/1] (0.00ns)   --->   "%shl_ln36_3 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %tmp_63, i13 0" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 518 'bitconcatenate' 'shl_ln36_3' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 519 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln36_3 = add i29 %shl_ln36_3, i29 %mul_ln36_3" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 519 'add' 'add_ln36_3' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 520 [2/3] (1.08ns) (grouped into DSP with root node add_ln36_4)   --->   "%mul_ln36_4 = mul i29 %sext_ln36_9, i29 %sext_ln36_8" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 520 'mul' 'mul_ln36_4' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 521 [1/1] (0.00ns)   --->   "%sext_ln36_10 = sext i16 %tmp_22" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 521 'sext' 'sext_ln36_10' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 522 [1/1] (0.54ns)   --->   "%tmp_46 = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %weight_buf3x3_1_2_0_load_read, i16 %weight_buf3x3_1_2_1_load_read, i16 %weight_buf3x3_1_2_2_load_read, i2 %select_ln30_2" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 522 'mux' 'tmp_46' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 523 [1/1] (0.00ns)   --->   "%sext_ln36_11 = sext i16 %tmp_46" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 523 'sext' 'sext_ln36_11' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 524 [3/3] (1.08ns) (grouped into DSP with root node add_ln36_5)   --->   "%mul_ln36_5 = mul i29 %sext_ln36_11, i29 %sext_ln36_10" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 524 'mul' 'mul_ln36_5' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 20 <SV = 19> <Delay = 1.66>
ST_20 : Operation 525 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln36_3 = add i29 %shl_ln36_3, i29 %mul_ln36_3" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 525 'add' 'add_ln36_3' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 526 [1/3] (0.00ns) (grouped into DSP with root node add_ln36_4)   --->   "%mul_ln36_4 = mul i29 %sext_ln36_9, i29 %sext_ln36_8" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 526 'mul' 'mul_ln36_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 527 [1/1] (0.00ns)   --->   "%tmp_64 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln36_3, i32 13, i32 28" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 527 'partselect' 'tmp_64' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 528 [1/1] (0.00ns)   --->   "%shl_ln36_4 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %tmp_64, i13 0" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 528 'bitconcatenate' 'shl_ln36_4' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 529 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln36_4 = add i29 %shl_ln36_4, i29 %mul_ln36_4" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 529 'add' 'add_ln36_4' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 530 [2/3] (1.08ns) (grouped into DSP with root node add_ln36_5)   --->   "%mul_ln36_5 = mul i29 %sext_ln36_11, i29 %sext_ln36_10" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 530 'mul' 'mul_ln36_5' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 531 [1/1] (0.00ns)   --->   "%sext_ln36_12 = sext i16 %tmp_26" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 531 'sext' 'sext_ln36_12' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 532 [1/1] (0.54ns)   --->   "%tmp_47 = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %weight_buf3x3_2_0_0_load_read, i16 %weight_buf3x3_2_0_1_load_read, i16 %weight_buf3x3_2_0_2_load_read, i2 %select_ln30_2" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 532 'mux' 'tmp_47' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 533 [1/1] (0.00ns)   --->   "%sext_ln36_13 = sext i16 %tmp_47" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 533 'sext' 'sext_ln36_13' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 534 [3/3] (1.08ns) (grouped into DSP with root node add_ln36_6)   --->   "%mul_ln36_6 = mul i29 %sext_ln36_13, i29 %sext_ln36_12" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 534 'mul' 'mul_ln36_6' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 21 <SV = 20> <Delay = 1.66>
ST_21 : Operation 535 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln36_4 = add i29 %shl_ln36_4, i29 %mul_ln36_4" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 535 'add' 'add_ln36_4' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 536 [1/3] (0.00ns) (grouped into DSP with root node add_ln36_5)   --->   "%mul_ln36_5 = mul i29 %sext_ln36_11, i29 %sext_ln36_10" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 536 'mul' 'mul_ln36_5' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 537 [1/1] (0.00ns)   --->   "%tmp_65 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln36_4, i32 13, i32 28" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 537 'partselect' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 538 [1/1] (0.00ns)   --->   "%shl_ln36_5 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %tmp_65, i13 0" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 538 'bitconcatenate' 'shl_ln36_5' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 539 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln36_5 = add i29 %shl_ln36_5, i29 %mul_ln36_5" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 539 'add' 'add_ln36_5' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 540 [2/3] (1.08ns) (grouped into DSP with root node add_ln36_6)   --->   "%mul_ln36_6 = mul i29 %sext_ln36_13, i29 %sext_ln36_12" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 540 'mul' 'mul_ln36_6' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 541 [1/1] (0.00ns)   --->   "%sext_ln36_14 = sext i16 %tmp_30" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 541 'sext' 'sext_ln36_14' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 542 [1/1] (0.54ns)   --->   "%tmp_48 = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %weight_buf3x3_2_1_0_load_read, i16 %weight_buf3x3_2_1_1_load_read, i16 %weight_buf3x3_2_1_2_load_read, i2 %select_ln30_2" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 542 'mux' 'tmp_48' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 543 [1/1] (0.00ns)   --->   "%sext_ln36_15 = sext i16 %tmp_48" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 543 'sext' 'sext_ln36_15' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 544 [3/3] (1.08ns) (grouped into DSP with root node add_ln36_7)   --->   "%mul_ln36_7 = mul i29 %sext_ln36_15, i29 %sext_ln36_14" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 544 'mul' 'mul_ln36_7' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 22 <SV = 21> <Delay = 1.66>
ST_22 : Operation 545 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln36_5 = add i29 %shl_ln36_5, i29 %mul_ln36_5" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 545 'add' 'add_ln36_5' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 546 [1/3] (0.00ns) (grouped into DSP with root node add_ln36_6)   --->   "%mul_ln36_6 = mul i29 %sext_ln36_13, i29 %sext_ln36_12" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 546 'mul' 'mul_ln36_6' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 547 [1/1] (0.00ns)   --->   "%tmp_66 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln36_5, i32 13, i32 28" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 547 'partselect' 'tmp_66' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 548 [1/1] (0.00ns)   --->   "%shl_ln36_6 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %tmp_66, i13 0" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 548 'bitconcatenate' 'shl_ln36_6' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 549 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln36_6 = add i29 %shl_ln36_6, i29 %mul_ln36_6" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 549 'add' 'add_ln36_6' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 550 [2/3] (1.08ns) (grouped into DSP with root node add_ln36_7)   --->   "%mul_ln36_7 = mul i29 %sext_ln36_15, i29 %sext_ln36_14" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 550 'mul' 'mul_ln36_7' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 551 [1/1] (0.00ns)   --->   "%sext_ln36_16 = sext i16 %tmp_34" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 551 'sext' 'sext_ln36_16' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 552 [1/1] (0.54ns)   --->   "%tmp_49 = mux i16 @_ssdm_op_Mux.ap_auto.3i16.i2, i16 %weight_buf3x3_2_2_0_load_read, i16 %weight_buf3x3_2_2_1_load_read, i16 %weight_buf3x3_2_2_2_load_read, i2 %select_ln30_2" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 552 'mux' 'tmp_49' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 553 [1/1] (0.00ns)   --->   "%sext_ln36_17 = sext i16 %tmp_49" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 553 'sext' 'sext_ln36_17' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 554 [3/3] (1.08ns) (grouped into DSP with root node add_ln36_8)   --->   "%mul_ln36_8 = mul i29 %sext_ln36_17, i29 %sext_ln36_16" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 554 'mul' 'mul_ln36_8' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 23 <SV = 22> <Delay = 1.66>
ST_23 : Operation 555 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln36_6 = add i29 %shl_ln36_6, i29 %mul_ln36_6" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 555 'add' 'add_ln36_6' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 556 [1/3] (0.00ns) (grouped into DSP with root node add_ln36_7)   --->   "%mul_ln36_7 = mul i29 %sext_ln36_15, i29 %sext_ln36_14" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 556 'mul' 'mul_ln36_7' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 557 [1/1] (0.00ns)   --->   "%tmp_67 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln36_6, i32 13, i32 28" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 557 'partselect' 'tmp_67' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 558 [1/1] (0.00ns)   --->   "%shl_ln36_7 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %tmp_67, i13 0" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 558 'bitconcatenate' 'shl_ln36_7' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 559 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln36_7 = add i29 %shl_ln36_7, i29 %mul_ln36_7" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 559 'add' 'add_ln36_7' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 560 [2/3] (1.08ns) (grouped into DSP with root node add_ln36_8)   --->   "%mul_ln36_8 = mul i29 %sext_ln36_17, i29 %sext_ln36_16" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 560 'mul' 'mul_ln36_8' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 24 <SV = 23> <Delay = 1.66>
ST_24 : Operation 561 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln36_7 = add i29 %shl_ln36_7, i29 %mul_ln36_7" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 561 'add' 'add_ln36_7' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 562 [1/3] (0.00ns) (grouped into DSP with root node add_ln36_8)   --->   "%mul_ln36_8 = mul i29 %sext_ln36_17, i29 %sext_ln36_16" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 562 'mul' 'mul_ln36_8' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 563 [1/1] (0.00ns)   --->   "%tmp_68 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln36_7, i32 13, i32 28" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 563 'partselect' 'tmp_68' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 564 [1/1] (0.00ns)   --->   "%shl_ln36_8 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %tmp_68, i13 0" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 564 'bitconcatenate' 'shl_ln36_8' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 565 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln36_8 = add i29 %shl_ln36_8, i29 %mul_ln36_8" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 565 'add' 'add_ln36_8' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 581 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 581 'ret' 'ret_ln0' <Predicate = (icmp_ln30)> <Delay = 0.00>

State 25 <SV = 24> <Delay = 2.18>
ST_25 : Operation 566 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_str"   --->   Operation 566 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 567 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9600, i64 9600, i64 9600"   --->   Operation 567 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 568 [1/1] (0.00ns)   --->   "%zext_ln33_2 = zext i12 %add_ln33_1" [ultra96ms2_418/dw_conv3x3.cpp:33->ultra96ms2_418/main_func.cpp:65]   --->   Operation 568 'zext' 'zext_ln33_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 569 [1/1] (0.00ns)   --->   "%outBuffer3x3_0_addr = getelementptr i16 %outBuffer3x3_0, i64 0, i64 %zext_ln33_2" [ultra96ms2_418/dw_conv3x3.cpp:33->ultra96ms2_418/main_func.cpp:65]   --->   Operation 569 'getelementptr' 'outBuffer3x3_0_addr' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 570 [1/1] (0.00ns)   --->   "%outBuffer3x3_1_addr = getelementptr i16 %outBuffer3x3_1, i64 0, i64 %zext_ln33_2" [ultra96ms2_418/dw_conv3x3.cpp:33->ultra96ms2_418/main_func.cpp:65]   --->   Operation 570 'getelementptr' 'outBuffer3x3_1_addr' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 571 [1/1] (0.00ns)   --->   "%outBuffer3x3_2_addr = getelementptr i16 %outBuffer3x3_2, i64 0, i64 %zext_ln33_2" [ultra96ms2_418/dw_conv3x3.cpp:33->ultra96ms2_418/main_func.cpp:65]   --->   Operation 571 'getelementptr' 'outBuffer3x3_2_addr' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 572 [1/1] (0.00ns)   --->   "%specpipeline_ln32 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_10" [ultra96ms2_418/dw_conv3x3.cpp:32->ultra96ms2_418/main_func.cpp:65]   --->   Operation 572 'specpipeline' 'specpipeline_ln32' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 573 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln36_8 = add i29 %shl_ln36_8, i29 %mul_ln36_8" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 573 'add' 'add_ln36_8' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 574 [1/1] (0.00ns)   --->   "%trunc_ln36_8 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln36_8, i32 13, i32 28" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 574 'partselect' 'trunc_ln36_8' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 575 [1/1] (1.35ns)   --->   "%store_ln36 = store i16 %trunc_ln36_8, i12 %outBuffer3x3_1_addr" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 575 'store' 'store_ln36' <Predicate = (select_ln30_2 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3200> <RAM>
ST_25 : Operation 576 [1/1] (0.00ns)   --->   "%br_ln36 = br void %arrayidx14211.i.exit" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 576 'br' 'br_ln36' <Predicate = (select_ln30_2 == 1)> <Delay = 0.00>
ST_25 : Operation 577 [1/1] (1.35ns)   --->   "%store_ln36 = store i16 %trunc_ln36_8, i12 %outBuffer3x3_0_addr" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 577 'store' 'store_ln36' <Predicate = (select_ln30_2 == 0)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3200> <RAM>
ST_25 : Operation 578 [1/1] (0.00ns)   --->   "%br_ln36 = br void %arrayidx14211.i.exit" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 578 'br' 'br_ln36' <Predicate = (select_ln30_2 == 0)> <Delay = 0.00>
ST_25 : Operation 579 [1/1] (1.35ns)   --->   "%store_ln36 = store i16 %trunc_ln36_8, i12 %outBuffer3x3_2_addr" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 579 'store' 'store_ln36' <Predicate = (select_ln30_2 != 0 & select_ln30_2 != 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3200> <RAM>
ST_25 : Operation 580 [1/1] (0.00ns)   --->   "%br_ln36 = br void %arrayidx14211.i.exit" [ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65]   --->   Operation 580 'br' 'br_ln36' <Predicate = (select_ln30_2 != 0 & select_ln30_2 != 1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.489ns
The critical path consists of the following:
	'alloca' operation 14 bit ('indvar_flatten59') [47]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten59' [78]  (0.489 ns)

 <State 2>: 3.572ns
The critical path consists of the following:
	'load' operation 13 bit ('indvar_flatten44_load', ultra96ms2_418/dw_conv3x3.cpp:31->ultra96ms2_418/main_func.cpp:65) on local variable 'indvar_flatten44' [85]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln31', ultra96ms2_418/dw_conv3x3.cpp:31->ultra96ms2_418/main_func.cpp:65) [97]  (0.975 ns)
	'xor' operation 1 bit ('xor_ln30', ultra96ms2_418/dw_conv3x3.cpp:30->ultra96ms2_418/main_func.cpp:65) [101]  (0.000 ns)
	'and' operation 1 bit ('and_ln30', ultra96ms2_418/dw_conv3x3.cpp:30->ultra96ms2_418/main_func.cpp:65) [103]  (0.331 ns)
	'or' operation 1 bit ('or_ln31', ultra96ms2_418/dw_conv3x3.cpp:31->ultra96ms2_418/main_func.cpp:65) [106]  (0.000 ns)
	'select' operation 7 bit ('select_ln31', ultra96ms2_418/dw_conv3x3.cpp:31->ultra96ms2_418/main_func.cpp:65) [107]  (0.420 ns)
	'urem' operation 2 bit ('urem_ln32', ultra96ms2_418/dw_conv3x3.cpp:32->ultra96ms2_418/main_func.cpp:65) [180]  (1.846 ns)

 <State 3>: 3.938ns
The critical path consists of the following:
	'load' operation 6 bit ('i_load', ultra96ms2_418/dw_conv3x3.cpp:31->ultra96ms2_418/main_func.cpp:65) on local variable 'i', ultra96ms2_418/dw_conv3x3.cpp:31->ultra96ms2_418/main_func.cpp:65 [92]  (0.000 ns)
	'select' operation 6 bit ('select_ln30', ultra96ms2_418/dw_conv3x3.cpp:30->ultra96ms2_418/main_func.cpp:65) [98]  (0.440 ns)
	'add' operation 6 bit ('add_ln31_3', ultra96ms2_418/dw_conv3x3.cpp:31->ultra96ms2_418/main_func.cpp:65) [108]  (0.887 ns)
	'select' operation 6 bit ('select_ln31_1', ultra96ms2_418/dw_conv3x3.cpp:31->ultra96ms2_418/main_func.cpp:65) [109]  (0.440 ns)
	'mul' operation 13 bit ('mul_ln36_11', ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65) [294]  (2.170 ns)

 <State 4>: 1.846ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln32', ultra96ms2_418/dw_conv3x3.cpp:32->ultra96ms2_418/main_func.cpp:65) [180]  (1.846 ns)

 <State 5>: 1.846ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln32', ultra96ms2_418/dw_conv3x3.cpp:32->ultra96ms2_418/main_func.cpp:65) [180]  (1.846 ns)

 <State 6>: 1.846ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln32', ultra96ms2_418/dw_conv3x3.cpp:32->ultra96ms2_418/main_func.cpp:65) [180]  (1.846 ns)

 <State 7>: 1.846ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln32', ultra96ms2_418/dw_conv3x3.cpp:32->ultra96ms2_418/main_func.cpp:65) [180]  (1.846 ns)

 <State 8>: 1.846ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln32', ultra96ms2_418/dw_conv3x3.cpp:32->ultra96ms2_418/main_func.cpp:65) [180]  (1.846 ns)

 <State 9>: 1.846ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln32', ultra96ms2_418/dw_conv3x3.cpp:32->ultra96ms2_418/main_func.cpp:65) [180]  (1.846 ns)

 <State 10>: 1.846ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln32', ultra96ms2_418/dw_conv3x3.cpp:32->ultra96ms2_418/main_func.cpp:65) [180]  (1.846 ns)

 <State 11>: 1.846ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln32', ultra96ms2_418/dw_conv3x3.cpp:32->ultra96ms2_418/main_func.cpp:65) [180]  (1.846 ns)

 <State 12>: 1.846ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln32', ultra96ms2_418/dw_conv3x3.cpp:32->ultra96ms2_418/main_func.cpp:65) [180]  (1.846 ns)

 <State 13>: 7.203ns
The critical path consists of the following:
	'add' operation 6 bit ('add_ln31', ultra96ms2_418/dw_conv3x3.cpp:31->ultra96ms2_418/main_func.cpp:65) [122]  (0.887 ns)
	'mul' operation 13 bit ('mul_ln32', ultra96ms2_418/dw_conv3x3.cpp:32->ultra96ms2_418/main_func.cpp:65) [136]  (2.170 ns)
	'add' operation 8 bit ('add_ln36_10', ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65) [139]  (0.897 ns)
	'sub' operation 11 bit ('sub_ln36_2', ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65) [144]  (0.948 ns)
	'add' operation 11 bit ('add_ln36_12', ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65) [161]  (0.948 ns)
	'getelementptr' operation 11 bit ('inBuffer3x3_0_0_addr_1', ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65) [163]  (0.000 ns)
	'load' operation 16 bit ('inBuffer3x3_0_0_load_6', ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65) on array 'inBuffer3x3_0_0' [396]  (1.352 ns)

 <State 14>: 3.534ns
The critical path consists of the following:
	'load' operation 16 bit ('inBuffer3x3_0_0_load', ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65) on array 'inBuffer3x3_0_0' [182]  (1.352 ns)
	'sparsemux' operation 16 bit ('tmp', ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65) [185]  (0.547 ns)
	'sparsemux' operation 16 bit ('tmp_3', ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65) [194]  (0.547 ns)
	'mul' operation 29 bit of DSP[200] ('mul_ln36', ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65) [198]  (1.088 ns)

 <State 15>: 1.635ns
The critical path consists of the following:
	'mux' operation 16 bit ('tmp_42', ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65) [241]  (0.547 ns)
	'mul' operation 29 bit of DSP[246] ('mul_ln36_1', ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65) [243]  (1.088 ns)

 <State 16>: 1.635ns
The critical path consists of the following:
	'mux' operation 16 bit ('tmp_43', ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65) [287]  (0.547 ns)
	'mul' operation 29 bit of DSP[292] ('mul_ln36_2', ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65) [289]  (1.088 ns)

 <State 17>: 1.662ns
The critical path consists of the following:
	'add' operation 29 bit of DSP[200] ('add_ln36', ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65) [200]  (0.831 ns)
	'add' operation 29 bit of DSP[246] ('add_ln36_1', ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65) [246]  (0.831 ns)

 <State 18>: 1.662ns
The critical path consists of the following:
	'add' operation 29 bit of DSP[246] ('add_ln36_1', ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65) [246]  (0.831 ns)
	'add' operation 29 bit of DSP[292] ('add_ln36_2', ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65) [292]  (0.831 ns)

 <State 19>: 1.662ns
The critical path consists of the following:
	'add' operation 29 bit of DSP[292] ('add_ln36_2', ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65) [292]  (0.831 ns)
	'add' operation 29 bit of DSP[355] ('add_ln36_3', ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65) [355]  (0.831 ns)

 <State 20>: 1.662ns
The critical path consists of the following:
	'add' operation 29 bit of DSP[355] ('add_ln36_3', ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65) [355]  (0.831 ns)
	'add' operation 29 bit of DSP[375] ('add_ln36_4', ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65) [375]  (0.831 ns)

 <State 21>: 1.662ns
The critical path consists of the following:
	'add' operation 29 bit of DSP[375] ('add_ln36_4', ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65) [375]  (0.831 ns)
	'add' operation 29 bit of DSP[395] ('add_ln36_5', ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65) [395]  (0.831 ns)

 <State 22>: 1.662ns
The critical path consists of the following:
	'add' operation 29 bit of DSP[395] ('add_ln36_5', ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65) [395]  (0.831 ns)
	'add' operation 29 bit of DSP[415] ('add_ln36_6', ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65) [415]  (0.831 ns)

 <State 23>: 1.662ns
The critical path consists of the following:
	'add' operation 29 bit of DSP[415] ('add_ln36_6', ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65) [415]  (0.831 ns)
	'add' operation 29 bit of DSP[435] ('add_ln36_7', ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65) [435]  (0.831 ns)

 <State 24>: 1.662ns
The critical path consists of the following:
	'add' operation 29 bit of DSP[435] ('add_ln36_7', ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65) [435]  (0.831 ns)
	'add' operation 29 bit of DSP[455] ('add_ln36_8', ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65) [455]  (0.831 ns)

 <State 25>: 2.183ns
The critical path consists of the following:
	'add' operation 29 bit of DSP[455] ('add_ln36_8', ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65) [455]  (0.831 ns)
	'store' operation 0 bit ('store_ln36', ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65) of variable 'trunc_ln36_8', ultra96ms2_418/dw_conv3x3.cpp:36->ultra96ms2_418/main_func.cpp:65 on array 'outBuffer3x3_1' [459]  (1.352 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
