{
    "design": {
        "design_info": {
            "boundary_crc": "0x0",
            "device": "xcvu13p-fsga2577-3-e",
            "name": "design_1",
            "synth_flow_mode": "Hierarchical",
            "tool_version": "2019.1",
            "gen_directory": "../../../../Wrapper.gen/sources_1/bd/design_1"
        },
        "design_tree": {
            "axi_pcie3_0": "",
            "axi_bram_ctrl_0": "",
            "axi_interconnect_0": {
                "xbar": "",
                "s00_couplers": {},
                "m00_couplers": {},
                "m01_couplers": {}
            },
            "clk_wiz": "",
            "axi_bram_ctrl_0_bram": ""
        },
        "interface_ports": {
            "pcie_7x_mgt_rtl_0": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:pcie_7x_mgt_rtl:1.0"
            }
        },
        "ports": {
            "reset_rtl_0": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                    "POLARITY": {
                        "value": "ACTIVE_LOW"
                    }
                }
            }
        },
        "components": {
            "axi_pcie3_0": {
                "vlnv": "xilinx.com:ip:axi_pcie3:3.0",
                "xci_name": "design_1_axi_pcie3_0_0",
                "xci_path": "ip/design_1_axi_pcie3_0_0/design_1_axi_pcie3_0_0.xci"
            },
            "axi_bram_ctrl_0": {
                "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
                "xci_name": "design_1_axi_bram_ctrl_0_0",
                "parameters": {
                    "DATA_WIDTH": {
                        "value": "64"
                    }
                },
                "xci_path": "ip/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0.xci"
            },
            "axi_interconnect_0": {
                "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
                "xci_name": "design_1_axi_interconnect_0_0",
                "interface_ports": {
                    "S00_AXI": {
                        "mode": "Slave",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                    },
                    "M00_AXI": {
                        "mode": "Master",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                    },
                    "M01_AXI": {
                        "mode": "Master",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                    }
                },
                "ports": {
                    "ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                            "ASSOCIATED_RESET": {
                                "value": "ARESETN"
                            }
                        }
                    },
                    "ARESETN": {
                        "type": "rst",
                        "direction": "I"
                    },
                    "S00_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                            "ASSOCIATED_BUSIF": {
                                "value": "S00_AXI"
                            },
                            "ASSOCIATED_RESET": {
                                "value": "S00_ARESETN"
                            }
                        }
                    },
                    "S00_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                    },
                    "M00_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                            "ASSOCIATED_BUSIF": {
                                "value": "M00_AXI"
                            },
                            "ASSOCIATED_RESET": {
                                "value": "M00_ARESETN"
                            }
                        }
                    },
                    "M00_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                    },
                    "M01_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                            "ASSOCIATED_BUSIF": {
                                "value": "M01_AXI"
                            },
                            "ASSOCIATED_RESET": {
                                "value": "M01_ARESETN"
                            }
                        }
                    },
                    "M01_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                    }
                },
                "components": {
                    "xbar": {
                        "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                        "xci_name": "design_1_xbar_0",
                        "parameters": {
                            "NUM_MI": {
                                "value": "2"
                            },
                            "NUM_SI": {
                                "value": "1"
                            },
                            "STRATEGY": {
                                "value": "0"
                            }
                        },
                        "xci_path": "ip/design_1_xbar_0/design_1_xbar_0.xci"
                    },
                    "s00_couplers": {
                        "interface_ports": {
                            "M_AXI": {
                                "mode": "Master",
                                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                            },
                            "S_AXI": {
                                "mode": "Slave",
                                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                            }
                        },
                        "ports": {
                            "M_ACLK": {
                                "type": "clk",
                                "direction": "I",
                                "parameters": {
                                    "ASSOCIATED_BUSIF": {
                                        "value": "M_AXI"
                                    },
                                    "ASSOCIATED_RESET": {
                                        "value": "M_ARESETN"
                                    }
                                }
                            },
                            "M_ARESETN": {
                                "type": "rst",
                                "direction": "I"
                            },
                            "S_ACLK": {
                                "type": "clk",
                                "direction": "I",
                                "parameters": {
                                    "ASSOCIATED_BUSIF": {
                                        "value": "S_AXI"
                                    },
                                    "ASSOCIATED_RESET": {
                                        "value": "S_ARESETN"
                                    }
                                }
                            },
                            "S_ARESETN": {
                                "type": "rst",
                                "direction": "I"
                            }
                        },
                        "interface_nets": {
                            "s00_couplers_to_s00_couplers": {
                                "interface_ports": [
                                    "S_AXI",
                                    "M_AXI"
                                ]
                            }
                        }
                    },
                    "m00_couplers": {
                        "interface_ports": {
                            "M_AXI": {
                                "mode": "Master",
                                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                            },
                            "S_AXI": {
                                "mode": "Slave",
                                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                            }
                        },
                        "ports": {
                            "M_ACLK": {
                                "type": "clk",
                                "direction": "I",
                                "parameters": {
                                    "ASSOCIATED_BUSIF": {
                                        "value": "M_AXI"
                                    },
                                    "ASSOCIATED_RESET": {
                                        "value": "M_ARESETN"
                                    }
                                }
                            },
                            "M_ARESETN": {
                                "type": "rst",
                                "direction": "I"
                            },
                            "S_ACLK": {
                                "type": "clk",
                                "direction": "I",
                                "parameters": {
                                    "ASSOCIATED_BUSIF": {
                                        "value": "S_AXI"
                                    },
                                    "ASSOCIATED_RESET": {
                                        "value": "S_ARESETN"
                                    }
                                }
                            },
                            "S_ARESETN": {
                                "type": "rst",
                                "direction": "I"
                            }
                        },
                        "interface_nets": {
                            "m00_couplers_to_m00_couplers": {
                                "interface_ports": [
                                    "S_AXI",
                                    "M_AXI"
                                ]
                            }
                        }
                    },
                    "m01_couplers": {
                        "interface_ports": {
                            "M_AXI": {
                                "mode": "Master",
                                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                            },
                            "S_AXI": {
                                "mode": "Slave",
                                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                            }
                        },
                        "ports": {
                            "M_ACLK": {
                                "type": "clk",
                                "direction": "I",
                                "parameters": {
                                    "ASSOCIATED_BUSIF": {
                                        "value": "M_AXI"
                                    },
                                    "ASSOCIATED_RESET": {
                                        "value": "M_ARESETN"
                                    }
                                }
                            },
                            "M_ARESETN": {
                                "type": "rst",
                                "direction": "I"
                            },
                            "S_ACLK": {
                                "type": "clk",
                                "direction": "I",
                                "parameters": {
                                    "ASSOCIATED_BUSIF": {
                                        "value": "S_AXI"
                                    },
                                    "ASSOCIATED_RESET": {
                                        "value": "S_ARESETN"
                                    }
                                }
                            },
                            "S_ARESETN": {
                                "type": "rst",
                                "direction": "I"
                            }
                        },
                        "interface_nets": {
                            "m01_couplers_to_m01_couplers": {
                                "interface_ports": [
                                    "S_AXI",
                                    "M_AXI"
                                ]
                            }
                        }
                    }
                },
                "interface_nets": {
                    "xbar_to_m01_couplers": {
                        "interface_ports": [
                            "xbar/M01_AXI",
                            "m01_couplers/S_AXI"
                        ]
                    },
                    "m01_couplers_to_axi_interconnect_0": {
                        "interface_ports": [
                            "M01_AXI",
                            "m01_couplers/M_AXI"
                        ]
                    },
                    "axi_interconnect_0_to_s00_couplers": {
                        "interface_ports": [
                            "S00_AXI",
                            "s00_couplers/S_AXI"
                        ]
                    },
                    "s00_couplers_to_xbar": {
                        "interface_ports": [
                            "s00_couplers/M_AXI",
                            "xbar/S00_AXI"
                        ]
                    },
                    "m00_couplers_to_axi_interconnect_0": {
                        "interface_ports": [
                            "M00_AXI",
                            "m00_couplers/M_AXI"
                        ]
                    },
                    "xbar_to_m00_couplers": {
                        "interface_ports": [
                            "xbar/M00_AXI",
                            "m00_couplers/S_AXI"
                        ]
                    }
                },
                "nets": {
                    "axi_interconnect_0_ACLK_net": {
                        "ports": [
                            "ACLK",
                            "xbar/aclk",
                            "s00_couplers/S_ACLK",
                            "s00_couplers/M_ACLK",
                            "m00_couplers/M_ACLK",
                            "m01_couplers/M_ACLK",
                            "m00_couplers/S_ACLK",
                            "m01_couplers/S_ACLK"
                        ]
                    },
                    "axi_interconnect_0_ARESETN_net": {
                        "ports": [
                            "ARESETN",
                            "xbar/aresetn",
                            "s00_couplers/S_ARESETN",
                            "s00_couplers/M_ARESETN",
                            "m00_couplers/M_ARESETN",
                            "m01_couplers/M_ARESETN",
                            "m00_couplers/S_ARESETN",
                            "m01_couplers/S_ARESETN"
                        ]
                    }
                },
                "xci_path": "ip/design_1_axi_interconnect_0_0/design_1_axi_interconnect_0_0.xci"
            },
            "clk_wiz": {
                "vlnv": "xilinx.com:ip:clk_wiz:6.0",
                "xci_name": "design_1_clk_wiz_0",
                "xci_path": "ip/design_1_clk_wiz_0/design_1_clk_wiz_0.xci"
            },
            "axi_bram_ctrl_0_bram": {
                "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
                "xci_name": "design_1_axi_bram_ctrl_0_bram_0",
                "parameters": {
                    "Memory_Type": {
                        "value": "True_Dual_Port_RAM"
                    }
                },
                "xci_path": "ip/design_1_axi_bram_ctrl_0_bram_0/design_1_axi_bram_ctrl_0_bram_0.xci"
            }
        },
        "interface_nets": {
            "axi_bram_ctrl_0_BRAM_PORTA": {
                "interface_ports": [
                    "axi_bram_ctrl_0_bram/BRAM_PORTA",
                    "axi_bram_ctrl_0/BRAM_PORTA"
                ]
            },
            "axi_bram_ctrl_0_BRAM_PORTB": {
                "interface_ports": [
                    "axi_bram_ctrl_0_bram/BRAM_PORTB",
                    "axi_bram_ctrl_0/BRAM_PORTB"
                ]
            },
            "axi_pcie3_0_pcie_7x_mgt": {
                "interface_ports": [
                    "pcie_7x_mgt_rtl_0",
                    "axi_pcie3_0/pcie_7x_mgt"
                ]
            },
            "axi_interconnect_0_M00_AXI": {
                "interface_ports": [
                    "axi_interconnect_0/M00_AXI",
                    "axi_bram_ctrl_0/S_AXI"
                ]
            },
            "axi_pcie3_0_M_AXI": {
                "interface_ports": [
                    "axi_pcie3_0/M_AXI",
                    "axi_interconnect_0/S00_AXI"
                ]
            }
        },
        "nets": {
            "reset_rtl_0_1": {
                "ports": [
                    "reset_rtl_0",
                    "axi_pcie3_0/sys_rst_n"
                ]
            },
            "clk_wiz_clk_out1": {
                "ports": [
                    "clk_wiz/clk_out1",
                    "axi_pcie3_0/refclk"
                ]
            },
            "axi_pcie3_0_axi_aclk": {
                "ports": [
                    "axi_pcie3_0/axi_aclk",
                    "axi_interconnect_0/S00_ACLK",
                    "axi_bram_ctrl_0/s_axi_aclk",
                    "axi_interconnect_0/M00_ACLK",
                    "axi_interconnect_0/ACLK"
                ]
            },
            "axi_pcie3_0_axi_aresetn": {
                "ports": [
                    "axi_pcie3_0/axi_aresetn",
                    "axi_interconnect_0/S00_ARESETN",
                    "axi_bram_ctrl_0/s_axi_aresetn",
                    "axi_interconnect_0/M00_ARESETN",
                    "axi_interconnect_0/ARESETN"
                ]
            }
        },
        "addressing": {
            "/axi_pcie3_0": {
                "address_spaces": {
                    "M_AXI": {
                        "range": "4G",
                        "width": "32",
                        "segments": {
                            "SEG_axi_bram_ctrl_0_Mem0": {
                                "address_block": "/axi_bram_ctrl_0/S_AXI/Mem0",
                                "offset": "0xC0000000",
                                "range": "8K"
                            }
                        }
                    }
                }
            }
        }
    }
}