<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › gpu › drm › radeon › evergreen_blit_kms.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>evergreen_blit_kms.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright 2010 Advanced Micro Devices, Inc.</span>
<span class="cm"> *</span>
<span class="cm"> * Permission is hereby granted, free of charge, to any person obtaining a</span>
<span class="cm"> * copy of this software and associated documentation files (the &quot;Software&quot;),</span>
<span class="cm"> * to deal in the Software without restriction, including without limitation</span>
<span class="cm"> * the rights to use, copy, modify, merge, publish, distribute, sublicense,</span>
<span class="cm"> * and/or sell copies of the Software, and to permit persons to whom the</span>
<span class="cm"> * Software is furnished to do so, subject to the following conditions:</span>
<span class="cm"> *</span>
<span class="cm"> * The above copyright notice and this permission notice (including the next</span>
<span class="cm"> * paragraph) shall be included in all copies or substantial portions of the</span>
<span class="cm"> * Software.</span>
<span class="cm"> *</span>
<span class="cm"> * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR</span>
<span class="cm"> * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,</span>
<span class="cm"> * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL</span>
<span class="cm"> * THE COPYRIGHT HOLDER(S) AND/OR ITS SUPPLIERS BE LIABLE FOR ANY CLAIM, DAMAGES OR</span>
<span class="cm"> * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,</span>
<span class="cm"> * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER</span>
<span class="cm"> * DEALINGS IN THE SOFTWARE.</span>
<span class="cm"> *</span>
<span class="cm"> * Authors:</span>
<span class="cm"> *     Alex Deucher &lt;alexander.deucher@amd.com&gt;</span>
<span class="cm"> */</span>

<span class="cp">#include &quot;drmP.h&quot;</span>
<span class="cp">#include &quot;drm.h&quot;</span>
<span class="cp">#include &quot;radeon_drm.h&quot;</span>
<span class="cp">#include &quot;radeon.h&quot;</span>

<span class="cp">#include &quot;evergreend.h&quot;</span>
<span class="cp">#include &quot;evergreen_blit_shaders.h&quot;</span>
<span class="cp">#include &quot;cayman_blit_shaders.h&quot;</span>
<span class="cp">#include &quot;radeon_blit_common.h&quot;</span>

<span class="cm">/* emits 17 */</span>
<span class="k">static</span> <span class="kt">void</span>
<span class="nf">set_render_target</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">format</span><span class="p">,</span>
		  <span class="kt">int</span> <span class="n">w</span><span class="p">,</span> <span class="kt">int</span> <span class="n">h</span><span class="p">,</span> <span class="n">u64</span> <span class="n">gpu_addr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">radeon_ring</span> <span class="o">*</span><span class="n">ring</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ring</span><span class="p">[</span><span class="n">RADEON_RING_TYPE_GFX_INDEX</span><span class="p">];</span>
	<span class="n">u32</span> <span class="n">cb_color_info</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">pitch</span><span class="p">,</span> <span class="n">slice</span><span class="p">;</span>

	<span class="n">h</span> <span class="o">=</span> <span class="n">ALIGN</span><span class="p">(</span><span class="n">h</span><span class="p">,</span> <span class="mi">8</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">h</span> <span class="o">&lt;</span> <span class="mi">8</span><span class="p">)</span>
		<span class="n">h</span> <span class="o">=</span> <span class="mi">8</span><span class="p">;</span>

	<span class="n">cb_color_info</span> <span class="o">=</span> <span class="n">CB_FORMAT</span><span class="p">(</span><span class="n">format</span><span class="p">)</span> <span class="o">|</span>
		<span class="n">CB_SOURCE_FORMAT</span><span class="p">(</span><span class="n">CB_SF_EXPORT_NORM</span><span class="p">)</span> <span class="o">|</span>
		<span class="n">CB_ARRAY_MODE</span><span class="p">(</span><span class="n">ARRAY_1D_TILED_THIN1</span><span class="p">);</span>
	<span class="n">pitch</span> <span class="o">=</span> <span class="p">(</span><span class="n">w</span> <span class="o">/</span> <span class="mi">8</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">slice</span> <span class="o">=</span> <span class="p">((</span><span class="n">w</span> <span class="o">*</span> <span class="n">h</span><span class="p">)</span> <span class="o">/</span> <span class="mi">64</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>

	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">PACKET3</span><span class="p">(</span><span class="n">PACKET3_SET_CONTEXT_REG</span><span class="p">,</span> <span class="mi">15</span><span class="p">));</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="p">(</span><span class="n">CB_COLOR0_BASE</span> <span class="o">-</span> <span class="n">PACKET3_SET_CONTEXT_REG_START</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">);</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">gpu_addr</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">);</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">pitch</span><span class="p">);</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">slice</span><span class="p">);</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">cb_color_info</span><span class="p">);</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="p">(</span><span class="n">w</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">|</span> <span class="p">((</span><span class="n">h</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">));</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* emits 5dw */</span>
<span class="k">static</span> <span class="kt">void</span>
<span class="nf">cp_set_surface_sync</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span>
		    <span class="n">u32</span> <span class="n">sync_type</span><span class="p">,</span> <span class="n">u32</span> <span class="n">size</span><span class="p">,</span>
		    <span class="n">u64</span> <span class="n">mc_addr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">radeon_ring</span> <span class="o">*</span><span class="n">ring</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ring</span><span class="p">[</span><span class="n">RADEON_RING_TYPE_GFX_INDEX</span><span class="p">];</span>
	<span class="n">u32</span> <span class="n">cp_coher_size</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">size</span> <span class="o">==</span> <span class="mh">0xffffffff</span><span class="p">)</span>
		<span class="n">cp_coher_size</span> <span class="o">=</span> <span class="mh">0xffffffff</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">cp_coher_size</span> <span class="o">=</span> <span class="p">((</span><span class="n">size</span> <span class="o">+</span> <span class="mi">255</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">&gt;=</span> <span class="n">CHIP_CAYMAN</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* CP_COHER_CNTL2 has to be set manually when submitting a surface_sync</span>
<span class="cm">		 * to the RB directly. For IBs, the CP programs this as part of the</span>
<span class="cm">		 * surface_sync packet.</span>
<span class="cm">		 */</span>
		<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">PACKET3</span><span class="p">(</span><span class="n">PACKET3_SET_CONFIG_REG</span><span class="p">,</span> <span class="mi">1</span><span class="p">));</span>
		<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="p">(</span><span class="mh">0x85e8</span> <span class="o">-</span> <span class="n">PACKET3_SET_CONFIG_REG_START</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">);</span>
		<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span> <span class="cm">/* CP_COHER_CNTL2 */</span>
	<span class="p">}</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">PACKET3</span><span class="p">(</span><span class="n">PACKET3_SURFACE_SYNC</span><span class="p">,</span> <span class="mi">3</span><span class="p">));</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">sync_type</span><span class="p">);</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">cp_coher_size</span><span class="p">);</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">mc_addr</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">);</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="mi">10</span><span class="p">);</span> <span class="cm">/* poll interval */</span>
<span class="p">}</span>

<span class="cm">/* emits 11dw + 1 surface sync = 16dw */</span>
<span class="k">static</span> <span class="kt">void</span>
<span class="nf">set_shaders</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">radeon_ring</span> <span class="o">*</span><span class="n">ring</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ring</span><span class="p">[</span><span class="n">RADEON_RING_TYPE_GFX_INDEX</span><span class="p">];</span>
	<span class="n">u64</span> <span class="n">gpu_addr</span><span class="p">;</span>

	<span class="cm">/* VS */</span>
	<span class="n">gpu_addr</span> <span class="o">=</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">r600_blit</span><span class="p">.</span><span class="n">shader_gpu_addr</span> <span class="o">+</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">r600_blit</span><span class="p">.</span><span class="n">vs_offset</span><span class="p">;</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">PACKET3</span><span class="p">(</span><span class="n">PACKET3_SET_CONTEXT_REG</span><span class="p">,</span> <span class="mi">3</span><span class="p">));</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="p">(</span><span class="n">SQ_PGM_START_VS</span> <span class="o">-</span> <span class="n">PACKET3_SET_CONTEXT_REG_START</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">);</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">gpu_addr</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">);</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="mi">2</span><span class="p">);</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="cm">/* PS */</span>
	<span class="n">gpu_addr</span> <span class="o">=</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">r600_blit</span><span class="p">.</span><span class="n">shader_gpu_addr</span> <span class="o">+</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">r600_blit</span><span class="p">.</span><span class="n">ps_offset</span><span class="p">;</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">PACKET3</span><span class="p">(</span><span class="n">PACKET3_SET_CONTEXT_REG</span><span class="p">,</span> <span class="mi">4</span><span class="p">));</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="p">(</span><span class="n">SQ_PGM_START_PS</span> <span class="o">-</span> <span class="n">PACKET3_SET_CONTEXT_REG_START</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">);</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">gpu_addr</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">);</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="mi">2</span><span class="p">);</span>

	<span class="n">gpu_addr</span> <span class="o">=</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">r600_blit</span><span class="p">.</span><span class="n">shader_gpu_addr</span> <span class="o">+</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">r600_blit</span><span class="p">.</span><span class="n">vs_offset</span><span class="p">;</span>
	<span class="n">cp_set_surface_sync</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">PACKET3_SH_ACTION_ENA</span><span class="p">,</span> <span class="mi">512</span><span class="p">,</span> <span class="n">gpu_addr</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* emits 10 + 1 sync (5) = 15 */</span>
<span class="k">static</span> <span class="kt">void</span>
<span class="nf">set_vtx_resource</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="n">u64</span> <span class="n">gpu_addr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">radeon_ring</span> <span class="o">*</span><span class="n">ring</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ring</span><span class="p">[</span><span class="n">RADEON_RING_TYPE_GFX_INDEX</span><span class="p">];</span>
	<span class="n">u32</span> <span class="n">sq_vtx_constant_word2</span><span class="p">,</span> <span class="n">sq_vtx_constant_word3</span><span class="p">;</span>

	<span class="cm">/* high addr, stride */</span>
	<span class="n">sq_vtx_constant_word2</span> <span class="o">=</span> <span class="n">SQ_VTXC_BASE_ADDR_HI</span><span class="p">(</span><span class="n">upper_32_bits</span><span class="p">(</span><span class="n">gpu_addr</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">)</span> <span class="o">|</span>
		<span class="n">SQ_VTXC_STRIDE</span><span class="p">(</span><span class="mi">16</span><span class="p">);</span>
<span class="cp">#ifdef __BIG_ENDIAN</span>
	<span class="n">sq_vtx_constant_word2</span> <span class="o">|=</span> <span class="n">SQ_VTXC_ENDIAN_SWAP</span><span class="p">(</span><span class="n">SQ_ENDIAN_8IN32</span><span class="p">);</span>
<span class="cp">#endif</span>
	<span class="cm">/* xyzw swizzles */</span>
	<span class="n">sq_vtx_constant_word3</span> <span class="o">=</span> <span class="n">SQ_VTCX_SEL_X</span><span class="p">(</span><span class="n">SQ_SEL_X</span><span class="p">)</span> <span class="o">|</span>
		<span class="n">SQ_VTCX_SEL_Y</span><span class="p">(</span><span class="n">SQ_SEL_Y</span><span class="p">)</span> <span class="o">|</span>
		<span class="n">SQ_VTCX_SEL_Z</span><span class="p">(</span><span class="n">SQ_SEL_Z</span><span class="p">)</span> <span class="o">|</span>
		<span class="n">SQ_VTCX_SEL_W</span><span class="p">(</span><span class="n">SQ_SEL_W</span><span class="p">);</span>

	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">PACKET3</span><span class="p">(</span><span class="n">PACKET3_SET_RESOURCE</span><span class="p">,</span> <span class="mi">8</span><span class="p">));</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="mh">0x580</span><span class="p">);</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">gpu_addr</span> <span class="o">&amp;</span> <span class="mh">0xffffffff</span><span class="p">);</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="mi">48</span> <span class="o">-</span> <span class="mi">1</span><span class="p">);</span> <span class="cm">/* size */</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">sq_vtx_constant_word2</span><span class="p">);</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">sq_vtx_constant_word3</span><span class="p">);</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">S__SQ_CONSTANT_TYPE</span><span class="p">(</span><span class="n">SQ_TEX_VTX_VALID_BUFFER</span><span class="p">));</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">==</span> <span class="n">CHIP_CEDAR</span><span class="p">)</span> <span class="o">||</span>
	    <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">==</span> <span class="n">CHIP_PALM</span><span class="p">)</span> <span class="o">||</span>
	    <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">==</span> <span class="n">CHIP_SUMO</span><span class="p">)</span> <span class="o">||</span>
	    <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">==</span> <span class="n">CHIP_SUMO2</span><span class="p">)</span> <span class="o">||</span>
	    <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">==</span> <span class="n">CHIP_CAICOS</span><span class="p">))</span>
		<span class="n">cp_set_surface_sync</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span>
				    <span class="n">PACKET3_TC_ACTION_ENA</span><span class="p">,</span> <span class="mi">48</span><span class="p">,</span> <span class="n">gpu_addr</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">cp_set_surface_sync</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span>
				    <span class="n">PACKET3_VC_ACTION_ENA</span><span class="p">,</span> <span class="mi">48</span><span class="p">,</span> <span class="n">gpu_addr</span><span class="p">);</span>

<span class="p">}</span>

<span class="cm">/* emits 10 */</span>
<span class="k">static</span> <span class="kt">void</span>
<span class="nf">set_tex_resource</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span>
		 <span class="kt">int</span> <span class="n">format</span><span class="p">,</span> <span class="kt">int</span> <span class="n">w</span><span class="p">,</span> <span class="kt">int</span> <span class="n">h</span><span class="p">,</span> <span class="kt">int</span> <span class="n">pitch</span><span class="p">,</span>
		 <span class="n">u64</span> <span class="n">gpu_addr</span><span class="p">,</span> <span class="n">u32</span> <span class="n">size</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">radeon_ring</span> <span class="o">*</span><span class="n">ring</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ring</span><span class="p">[</span><span class="n">RADEON_RING_TYPE_GFX_INDEX</span><span class="p">];</span>
	<span class="n">u32</span> <span class="n">sq_tex_resource_word0</span><span class="p">,</span> <span class="n">sq_tex_resource_word1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">sq_tex_resource_word4</span><span class="p">,</span> <span class="n">sq_tex_resource_word7</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">h</span> <span class="o">&lt;</span> <span class="mi">1</span><span class="p">)</span>
		<span class="n">h</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>

	<span class="n">sq_tex_resource_word0</span> <span class="o">=</span> <span class="n">TEX_DIM</span><span class="p">(</span><span class="n">SQ_TEX_DIM_2D</span><span class="p">);</span>
	<span class="n">sq_tex_resource_word0</span> <span class="o">|=</span> <span class="p">((((</span><span class="n">pitch</span> <span class="o">&gt;&gt;</span> <span class="mi">3</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">6</span><span class="p">)</span> <span class="o">|</span>
				  <span class="p">((</span><span class="n">w</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">18</span><span class="p">));</span>
	<span class="n">sq_tex_resource_word1</span> <span class="o">=</span> <span class="p">((</span><span class="n">h</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">0</span><span class="p">)</span> <span class="o">|</span>
				<span class="n">TEX_ARRAY_MODE</span><span class="p">(</span><span class="n">ARRAY_1D_TILED_THIN1</span><span class="p">);</span>
	<span class="cm">/* xyzw swizzles */</span>
	<span class="n">sq_tex_resource_word4</span> <span class="o">=</span> <span class="n">TEX_DST_SEL_X</span><span class="p">(</span><span class="n">SQ_SEL_X</span><span class="p">)</span> <span class="o">|</span>
				<span class="n">TEX_DST_SEL_Y</span><span class="p">(</span><span class="n">SQ_SEL_Y</span><span class="p">)</span> <span class="o">|</span>
				<span class="n">TEX_DST_SEL_Z</span><span class="p">(</span><span class="n">SQ_SEL_Z</span><span class="p">)</span> <span class="o">|</span>
				<span class="n">TEX_DST_SEL_W</span><span class="p">(</span><span class="n">SQ_SEL_W</span><span class="p">);</span>

	<span class="n">sq_tex_resource_word7</span> <span class="o">=</span> <span class="n">format</span> <span class="o">|</span>
		<span class="n">S__SQ_CONSTANT_TYPE</span><span class="p">(</span><span class="n">SQ_TEX_VTX_VALID_TEXTURE</span><span class="p">);</span>

	<span class="n">cp_set_surface_sync</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span>
			    <span class="n">PACKET3_TC_ACTION_ENA</span><span class="p">,</span> <span class="n">size</span><span class="p">,</span> <span class="n">gpu_addr</span><span class="p">);</span>

	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">PACKET3</span><span class="p">(</span><span class="n">PACKET3_SET_RESOURCE</span><span class="p">,</span> <span class="mi">8</span><span class="p">));</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">sq_tex_resource_word0</span><span class="p">);</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">sq_tex_resource_word1</span><span class="p">);</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">gpu_addr</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">);</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">gpu_addr</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">);</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">sq_tex_resource_word4</span><span class="p">);</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">sq_tex_resource_word7</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* emits 12 */</span>
<span class="k">static</span> <span class="kt">void</span>
<span class="nf">set_scissors</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">x1</span><span class="p">,</span> <span class="kt">int</span> <span class="n">y1</span><span class="p">,</span>
	     <span class="kt">int</span> <span class="n">x2</span><span class="p">,</span> <span class="kt">int</span> <span class="n">y2</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">radeon_ring</span> <span class="o">*</span><span class="n">ring</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ring</span><span class="p">[</span><span class="n">RADEON_RING_TYPE_GFX_INDEX</span><span class="p">];</span>
	<span class="cm">/* workaround some hw bugs */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">x2</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">x1</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">y2</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">y1</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">&gt;=</span> <span class="n">CHIP_CAYMAN</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">((</span><span class="n">x2</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">y2</span> <span class="o">==</span> <span class="mi">1</span><span class="p">))</span>
			<span class="n">x2</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">PACKET3</span><span class="p">(</span><span class="n">PACKET3_SET_CONTEXT_REG</span><span class="p">,</span> <span class="mi">2</span><span class="p">));</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="p">(</span><span class="n">PA_SC_SCREEN_SCISSOR_TL</span> <span class="o">-</span> <span class="n">PACKET3_SET_CONTEXT_REG_START</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">);</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="p">(</span><span class="n">x1</span> <span class="o">&lt;&lt;</span> <span class="mi">0</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">y1</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">));</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="p">(</span><span class="n">x2</span> <span class="o">&lt;&lt;</span> <span class="mi">0</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">y2</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">));</span>

	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">PACKET3</span><span class="p">(</span><span class="n">PACKET3_SET_CONTEXT_REG</span><span class="p">,</span> <span class="mi">2</span><span class="p">));</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="p">(</span><span class="n">PA_SC_GENERIC_SCISSOR_TL</span> <span class="o">-</span> <span class="n">PACKET3_SET_CONTEXT_REG_START</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">);</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="p">(</span><span class="n">x1</span> <span class="o">&lt;&lt;</span> <span class="mi">0</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">y1</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">31</span><span class="p">));</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="p">(</span><span class="n">x2</span> <span class="o">&lt;&lt;</span> <span class="mi">0</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">y2</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">));</span>

	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">PACKET3</span><span class="p">(</span><span class="n">PACKET3_SET_CONTEXT_REG</span><span class="p">,</span> <span class="mi">2</span><span class="p">));</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="p">(</span><span class="n">PA_SC_WINDOW_SCISSOR_TL</span> <span class="o">-</span> <span class="n">PACKET3_SET_CONTEXT_REG_START</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">);</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="p">(</span><span class="n">x1</span> <span class="o">&lt;&lt;</span> <span class="mi">0</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">y1</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">31</span><span class="p">));</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="p">(</span><span class="n">x2</span> <span class="o">&lt;&lt;</span> <span class="mi">0</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">y2</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">));</span>
<span class="p">}</span>

<span class="cm">/* emits 10 */</span>
<span class="k">static</span> <span class="kt">void</span>
<span class="nf">draw_auto</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">radeon_ring</span> <span class="o">*</span><span class="n">ring</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ring</span><span class="p">[</span><span class="n">RADEON_RING_TYPE_GFX_INDEX</span><span class="p">];</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">PACKET3</span><span class="p">(</span><span class="n">PACKET3_SET_CONFIG_REG</span><span class="p">,</span> <span class="mi">1</span><span class="p">));</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="p">(</span><span class="n">VGT_PRIMITIVE_TYPE</span> <span class="o">-</span> <span class="n">PACKET3_SET_CONFIG_REG_START</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">);</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">DI_PT_RECTLIST</span><span class="p">);</span>

	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">PACKET3</span><span class="p">(</span><span class="n">PACKET3_INDEX_TYPE</span><span class="p">,</span> <span class="mi">0</span><span class="p">));</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span>
<span class="cp">#ifdef __BIG_ENDIAN</span>
			  <span class="p">(</span><span class="mi">2</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">)</span> <span class="o">|</span>
<span class="cp">#endif</span>
			  <span class="n">DI_INDEX_SIZE_16_BIT</span><span class="p">);</span>

	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">PACKET3</span><span class="p">(</span><span class="n">PACKET3_NUM_INSTANCES</span><span class="p">,</span> <span class="mi">0</span><span class="p">));</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>

	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">PACKET3</span><span class="p">(</span><span class="n">PACKET3_DRAW_INDEX_AUTO</span><span class="p">,</span> <span class="mi">1</span><span class="p">));</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="mi">3</span><span class="p">);</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">DI_SRC_SEL_AUTO_INDEX</span><span class="p">);</span>

<span class="p">}</span>

<span class="cm">/* emits 39 */</span>
<span class="k">static</span> <span class="kt">void</span>
<span class="nf">set_default_state</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">radeon_ring</span> <span class="o">*</span><span class="n">ring</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ring</span><span class="p">[</span><span class="n">RADEON_RING_TYPE_GFX_INDEX</span><span class="p">];</span>
	<span class="n">u32</span> <span class="n">sq_config</span><span class="p">,</span> <span class="n">sq_gpr_resource_mgmt_1</span><span class="p">,</span> <span class="n">sq_gpr_resource_mgmt_2</span><span class="p">,</span> <span class="n">sq_gpr_resource_mgmt_3</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">sq_thread_resource_mgmt</span><span class="p">,</span> <span class="n">sq_thread_resource_mgmt_2</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">sq_stack_resource_mgmt_1</span><span class="p">,</span> <span class="n">sq_stack_resource_mgmt_2</span><span class="p">,</span> <span class="n">sq_stack_resource_mgmt_3</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">num_ps_gprs</span><span class="p">,</span> <span class="n">num_vs_gprs</span><span class="p">,</span> <span class="n">num_temp_gprs</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">num_gs_gprs</span><span class="p">,</span> <span class="n">num_es_gprs</span><span class="p">,</span> <span class="n">num_hs_gprs</span><span class="p">,</span> <span class="n">num_ls_gprs</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">num_ps_threads</span><span class="p">,</span> <span class="n">num_vs_threads</span><span class="p">,</span> <span class="n">num_gs_threads</span><span class="p">,</span> <span class="n">num_es_threads</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">num_hs_threads</span><span class="p">,</span> <span class="n">num_ls_threads</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">num_ps_stack_entries</span><span class="p">,</span> <span class="n">num_vs_stack_entries</span><span class="p">,</span> <span class="n">num_gs_stack_entries</span><span class="p">,</span> <span class="n">num_es_stack_entries</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">num_hs_stack_entries</span><span class="p">,</span> <span class="n">num_ls_stack_entries</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">gpu_addr</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">dwords</span><span class="p">;</span>

	<span class="cm">/* set clear context state */</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">PACKET3</span><span class="p">(</span><span class="n">PACKET3_CLEAR_STATE</span><span class="p">,</span> <span class="mi">0</span><span class="p">));</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">&lt;</span> <span class="n">CHIP_CAYMAN</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">switch</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="n">CHIP_CEDAR</span>:
		<span class="nl">default:</span>
			<span class="n">num_ps_gprs</span> <span class="o">=</span> <span class="mi">93</span><span class="p">;</span>
			<span class="n">num_vs_gprs</span> <span class="o">=</span> <span class="mi">46</span><span class="p">;</span>
			<span class="n">num_temp_gprs</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
			<span class="n">num_gs_gprs</span> <span class="o">=</span> <span class="mi">31</span><span class="p">;</span>
			<span class="n">num_es_gprs</span> <span class="o">=</span> <span class="mi">31</span><span class="p">;</span>
			<span class="n">num_hs_gprs</span> <span class="o">=</span> <span class="mi">23</span><span class="p">;</span>
			<span class="n">num_ls_gprs</span> <span class="o">=</span> <span class="mi">23</span><span class="p">;</span>
			<span class="n">num_ps_threads</span> <span class="o">=</span> <span class="mi">96</span><span class="p">;</span>
			<span class="n">num_vs_threads</span> <span class="o">=</span> <span class="mi">16</span><span class="p">;</span>
			<span class="n">num_gs_threads</span> <span class="o">=</span> <span class="mi">16</span><span class="p">;</span>
			<span class="n">num_es_threads</span> <span class="o">=</span> <span class="mi">16</span><span class="p">;</span>
			<span class="n">num_hs_threads</span> <span class="o">=</span> <span class="mi">16</span><span class="p">;</span>
			<span class="n">num_ls_threads</span> <span class="o">=</span> <span class="mi">16</span><span class="p">;</span>
			<span class="n">num_ps_stack_entries</span> <span class="o">=</span> <span class="mi">42</span><span class="p">;</span>
			<span class="n">num_vs_stack_entries</span> <span class="o">=</span> <span class="mi">42</span><span class="p">;</span>
			<span class="n">num_gs_stack_entries</span> <span class="o">=</span> <span class="mi">42</span><span class="p">;</span>
			<span class="n">num_es_stack_entries</span> <span class="o">=</span> <span class="mi">42</span><span class="p">;</span>
			<span class="n">num_hs_stack_entries</span> <span class="o">=</span> <span class="mi">42</span><span class="p">;</span>
			<span class="n">num_ls_stack_entries</span> <span class="o">=</span> <span class="mi">42</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">CHIP_REDWOOD</span>:
			<span class="n">num_ps_gprs</span> <span class="o">=</span> <span class="mi">93</span><span class="p">;</span>
			<span class="n">num_vs_gprs</span> <span class="o">=</span> <span class="mi">46</span><span class="p">;</span>
			<span class="n">num_temp_gprs</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
			<span class="n">num_gs_gprs</span> <span class="o">=</span> <span class="mi">31</span><span class="p">;</span>
			<span class="n">num_es_gprs</span> <span class="o">=</span> <span class="mi">31</span><span class="p">;</span>
			<span class="n">num_hs_gprs</span> <span class="o">=</span> <span class="mi">23</span><span class="p">;</span>
			<span class="n">num_ls_gprs</span> <span class="o">=</span> <span class="mi">23</span><span class="p">;</span>
			<span class="n">num_ps_threads</span> <span class="o">=</span> <span class="mi">128</span><span class="p">;</span>
			<span class="n">num_vs_threads</span> <span class="o">=</span> <span class="mi">20</span><span class="p">;</span>
			<span class="n">num_gs_threads</span> <span class="o">=</span> <span class="mi">20</span><span class="p">;</span>
			<span class="n">num_es_threads</span> <span class="o">=</span> <span class="mi">20</span><span class="p">;</span>
			<span class="n">num_hs_threads</span> <span class="o">=</span> <span class="mi">20</span><span class="p">;</span>
			<span class="n">num_ls_threads</span> <span class="o">=</span> <span class="mi">20</span><span class="p">;</span>
			<span class="n">num_ps_stack_entries</span> <span class="o">=</span> <span class="mi">42</span><span class="p">;</span>
			<span class="n">num_vs_stack_entries</span> <span class="o">=</span> <span class="mi">42</span><span class="p">;</span>
			<span class="n">num_gs_stack_entries</span> <span class="o">=</span> <span class="mi">42</span><span class="p">;</span>
			<span class="n">num_es_stack_entries</span> <span class="o">=</span> <span class="mi">42</span><span class="p">;</span>
			<span class="n">num_hs_stack_entries</span> <span class="o">=</span> <span class="mi">42</span><span class="p">;</span>
			<span class="n">num_ls_stack_entries</span> <span class="o">=</span> <span class="mi">42</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">CHIP_JUNIPER</span>:
			<span class="n">num_ps_gprs</span> <span class="o">=</span> <span class="mi">93</span><span class="p">;</span>
			<span class="n">num_vs_gprs</span> <span class="o">=</span> <span class="mi">46</span><span class="p">;</span>
			<span class="n">num_temp_gprs</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
			<span class="n">num_gs_gprs</span> <span class="o">=</span> <span class="mi">31</span><span class="p">;</span>
			<span class="n">num_es_gprs</span> <span class="o">=</span> <span class="mi">31</span><span class="p">;</span>
			<span class="n">num_hs_gprs</span> <span class="o">=</span> <span class="mi">23</span><span class="p">;</span>
			<span class="n">num_ls_gprs</span> <span class="o">=</span> <span class="mi">23</span><span class="p">;</span>
			<span class="n">num_ps_threads</span> <span class="o">=</span> <span class="mi">128</span><span class="p">;</span>
			<span class="n">num_vs_threads</span> <span class="o">=</span> <span class="mi">20</span><span class="p">;</span>
			<span class="n">num_gs_threads</span> <span class="o">=</span> <span class="mi">20</span><span class="p">;</span>
			<span class="n">num_es_threads</span> <span class="o">=</span> <span class="mi">20</span><span class="p">;</span>
			<span class="n">num_hs_threads</span> <span class="o">=</span> <span class="mi">20</span><span class="p">;</span>
			<span class="n">num_ls_threads</span> <span class="o">=</span> <span class="mi">20</span><span class="p">;</span>
			<span class="n">num_ps_stack_entries</span> <span class="o">=</span> <span class="mi">85</span><span class="p">;</span>
			<span class="n">num_vs_stack_entries</span> <span class="o">=</span> <span class="mi">85</span><span class="p">;</span>
			<span class="n">num_gs_stack_entries</span> <span class="o">=</span> <span class="mi">85</span><span class="p">;</span>
			<span class="n">num_es_stack_entries</span> <span class="o">=</span> <span class="mi">85</span><span class="p">;</span>
			<span class="n">num_hs_stack_entries</span> <span class="o">=</span> <span class="mi">85</span><span class="p">;</span>
			<span class="n">num_ls_stack_entries</span> <span class="o">=</span> <span class="mi">85</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">CHIP_CYPRESS</span>:
		<span class="k">case</span> <span class="n">CHIP_HEMLOCK</span>:
			<span class="n">num_ps_gprs</span> <span class="o">=</span> <span class="mi">93</span><span class="p">;</span>
			<span class="n">num_vs_gprs</span> <span class="o">=</span> <span class="mi">46</span><span class="p">;</span>
			<span class="n">num_temp_gprs</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
			<span class="n">num_gs_gprs</span> <span class="o">=</span> <span class="mi">31</span><span class="p">;</span>
			<span class="n">num_es_gprs</span> <span class="o">=</span> <span class="mi">31</span><span class="p">;</span>
			<span class="n">num_hs_gprs</span> <span class="o">=</span> <span class="mi">23</span><span class="p">;</span>
			<span class="n">num_ls_gprs</span> <span class="o">=</span> <span class="mi">23</span><span class="p">;</span>
			<span class="n">num_ps_threads</span> <span class="o">=</span> <span class="mi">128</span><span class="p">;</span>
			<span class="n">num_vs_threads</span> <span class="o">=</span> <span class="mi">20</span><span class="p">;</span>
			<span class="n">num_gs_threads</span> <span class="o">=</span> <span class="mi">20</span><span class="p">;</span>
			<span class="n">num_es_threads</span> <span class="o">=</span> <span class="mi">20</span><span class="p">;</span>
			<span class="n">num_hs_threads</span> <span class="o">=</span> <span class="mi">20</span><span class="p">;</span>
			<span class="n">num_ls_threads</span> <span class="o">=</span> <span class="mi">20</span><span class="p">;</span>
			<span class="n">num_ps_stack_entries</span> <span class="o">=</span> <span class="mi">85</span><span class="p">;</span>
			<span class="n">num_vs_stack_entries</span> <span class="o">=</span> <span class="mi">85</span><span class="p">;</span>
			<span class="n">num_gs_stack_entries</span> <span class="o">=</span> <span class="mi">85</span><span class="p">;</span>
			<span class="n">num_es_stack_entries</span> <span class="o">=</span> <span class="mi">85</span><span class="p">;</span>
			<span class="n">num_hs_stack_entries</span> <span class="o">=</span> <span class="mi">85</span><span class="p">;</span>
			<span class="n">num_ls_stack_entries</span> <span class="o">=</span> <span class="mi">85</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">CHIP_PALM</span>:
			<span class="n">num_ps_gprs</span> <span class="o">=</span> <span class="mi">93</span><span class="p">;</span>
			<span class="n">num_vs_gprs</span> <span class="o">=</span> <span class="mi">46</span><span class="p">;</span>
			<span class="n">num_temp_gprs</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
			<span class="n">num_gs_gprs</span> <span class="o">=</span> <span class="mi">31</span><span class="p">;</span>
			<span class="n">num_es_gprs</span> <span class="o">=</span> <span class="mi">31</span><span class="p">;</span>
			<span class="n">num_hs_gprs</span> <span class="o">=</span> <span class="mi">23</span><span class="p">;</span>
			<span class="n">num_ls_gprs</span> <span class="o">=</span> <span class="mi">23</span><span class="p">;</span>
			<span class="n">num_ps_threads</span> <span class="o">=</span> <span class="mi">96</span><span class="p">;</span>
			<span class="n">num_vs_threads</span> <span class="o">=</span> <span class="mi">16</span><span class="p">;</span>
			<span class="n">num_gs_threads</span> <span class="o">=</span> <span class="mi">16</span><span class="p">;</span>
			<span class="n">num_es_threads</span> <span class="o">=</span> <span class="mi">16</span><span class="p">;</span>
			<span class="n">num_hs_threads</span> <span class="o">=</span> <span class="mi">16</span><span class="p">;</span>
			<span class="n">num_ls_threads</span> <span class="o">=</span> <span class="mi">16</span><span class="p">;</span>
			<span class="n">num_ps_stack_entries</span> <span class="o">=</span> <span class="mi">42</span><span class="p">;</span>
			<span class="n">num_vs_stack_entries</span> <span class="o">=</span> <span class="mi">42</span><span class="p">;</span>
			<span class="n">num_gs_stack_entries</span> <span class="o">=</span> <span class="mi">42</span><span class="p">;</span>
			<span class="n">num_es_stack_entries</span> <span class="o">=</span> <span class="mi">42</span><span class="p">;</span>
			<span class="n">num_hs_stack_entries</span> <span class="o">=</span> <span class="mi">42</span><span class="p">;</span>
			<span class="n">num_ls_stack_entries</span> <span class="o">=</span> <span class="mi">42</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">CHIP_SUMO</span>:
			<span class="n">num_ps_gprs</span> <span class="o">=</span> <span class="mi">93</span><span class="p">;</span>
			<span class="n">num_vs_gprs</span> <span class="o">=</span> <span class="mi">46</span><span class="p">;</span>
			<span class="n">num_temp_gprs</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
			<span class="n">num_gs_gprs</span> <span class="o">=</span> <span class="mi">31</span><span class="p">;</span>
			<span class="n">num_es_gprs</span> <span class="o">=</span> <span class="mi">31</span><span class="p">;</span>
			<span class="n">num_hs_gprs</span> <span class="o">=</span> <span class="mi">23</span><span class="p">;</span>
			<span class="n">num_ls_gprs</span> <span class="o">=</span> <span class="mi">23</span><span class="p">;</span>
			<span class="n">num_ps_threads</span> <span class="o">=</span> <span class="mi">96</span><span class="p">;</span>
			<span class="n">num_vs_threads</span> <span class="o">=</span> <span class="mi">25</span><span class="p">;</span>
			<span class="n">num_gs_threads</span> <span class="o">=</span> <span class="mi">25</span><span class="p">;</span>
			<span class="n">num_es_threads</span> <span class="o">=</span> <span class="mi">25</span><span class="p">;</span>
			<span class="n">num_hs_threads</span> <span class="o">=</span> <span class="mi">25</span><span class="p">;</span>
			<span class="n">num_ls_threads</span> <span class="o">=</span> <span class="mi">25</span><span class="p">;</span>
			<span class="n">num_ps_stack_entries</span> <span class="o">=</span> <span class="mi">42</span><span class="p">;</span>
			<span class="n">num_vs_stack_entries</span> <span class="o">=</span> <span class="mi">42</span><span class="p">;</span>
			<span class="n">num_gs_stack_entries</span> <span class="o">=</span> <span class="mi">42</span><span class="p">;</span>
			<span class="n">num_es_stack_entries</span> <span class="o">=</span> <span class="mi">42</span><span class="p">;</span>
			<span class="n">num_hs_stack_entries</span> <span class="o">=</span> <span class="mi">42</span><span class="p">;</span>
			<span class="n">num_ls_stack_entries</span> <span class="o">=</span> <span class="mi">42</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">CHIP_SUMO2</span>:
			<span class="n">num_ps_gprs</span> <span class="o">=</span> <span class="mi">93</span><span class="p">;</span>
			<span class="n">num_vs_gprs</span> <span class="o">=</span> <span class="mi">46</span><span class="p">;</span>
			<span class="n">num_temp_gprs</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
			<span class="n">num_gs_gprs</span> <span class="o">=</span> <span class="mi">31</span><span class="p">;</span>
			<span class="n">num_es_gprs</span> <span class="o">=</span> <span class="mi">31</span><span class="p">;</span>
			<span class="n">num_hs_gprs</span> <span class="o">=</span> <span class="mi">23</span><span class="p">;</span>
			<span class="n">num_ls_gprs</span> <span class="o">=</span> <span class="mi">23</span><span class="p">;</span>
			<span class="n">num_ps_threads</span> <span class="o">=</span> <span class="mi">96</span><span class="p">;</span>
			<span class="n">num_vs_threads</span> <span class="o">=</span> <span class="mi">25</span><span class="p">;</span>
			<span class="n">num_gs_threads</span> <span class="o">=</span> <span class="mi">25</span><span class="p">;</span>
			<span class="n">num_es_threads</span> <span class="o">=</span> <span class="mi">25</span><span class="p">;</span>
			<span class="n">num_hs_threads</span> <span class="o">=</span> <span class="mi">25</span><span class="p">;</span>
			<span class="n">num_ls_threads</span> <span class="o">=</span> <span class="mi">25</span><span class="p">;</span>
			<span class="n">num_ps_stack_entries</span> <span class="o">=</span> <span class="mi">85</span><span class="p">;</span>
			<span class="n">num_vs_stack_entries</span> <span class="o">=</span> <span class="mi">85</span><span class="p">;</span>
			<span class="n">num_gs_stack_entries</span> <span class="o">=</span> <span class="mi">85</span><span class="p">;</span>
			<span class="n">num_es_stack_entries</span> <span class="o">=</span> <span class="mi">85</span><span class="p">;</span>
			<span class="n">num_hs_stack_entries</span> <span class="o">=</span> <span class="mi">85</span><span class="p">;</span>
			<span class="n">num_ls_stack_entries</span> <span class="o">=</span> <span class="mi">85</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">CHIP_BARTS</span>:
			<span class="n">num_ps_gprs</span> <span class="o">=</span> <span class="mi">93</span><span class="p">;</span>
			<span class="n">num_vs_gprs</span> <span class="o">=</span> <span class="mi">46</span><span class="p">;</span>
			<span class="n">num_temp_gprs</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
			<span class="n">num_gs_gprs</span> <span class="o">=</span> <span class="mi">31</span><span class="p">;</span>
			<span class="n">num_es_gprs</span> <span class="o">=</span> <span class="mi">31</span><span class="p">;</span>
			<span class="n">num_hs_gprs</span> <span class="o">=</span> <span class="mi">23</span><span class="p">;</span>
			<span class="n">num_ls_gprs</span> <span class="o">=</span> <span class="mi">23</span><span class="p">;</span>
			<span class="n">num_ps_threads</span> <span class="o">=</span> <span class="mi">128</span><span class="p">;</span>
			<span class="n">num_vs_threads</span> <span class="o">=</span> <span class="mi">20</span><span class="p">;</span>
			<span class="n">num_gs_threads</span> <span class="o">=</span> <span class="mi">20</span><span class="p">;</span>
			<span class="n">num_es_threads</span> <span class="o">=</span> <span class="mi">20</span><span class="p">;</span>
			<span class="n">num_hs_threads</span> <span class="o">=</span> <span class="mi">20</span><span class="p">;</span>
			<span class="n">num_ls_threads</span> <span class="o">=</span> <span class="mi">20</span><span class="p">;</span>
			<span class="n">num_ps_stack_entries</span> <span class="o">=</span> <span class="mi">85</span><span class="p">;</span>
			<span class="n">num_vs_stack_entries</span> <span class="o">=</span> <span class="mi">85</span><span class="p">;</span>
			<span class="n">num_gs_stack_entries</span> <span class="o">=</span> <span class="mi">85</span><span class="p">;</span>
			<span class="n">num_es_stack_entries</span> <span class="o">=</span> <span class="mi">85</span><span class="p">;</span>
			<span class="n">num_hs_stack_entries</span> <span class="o">=</span> <span class="mi">85</span><span class="p">;</span>
			<span class="n">num_ls_stack_entries</span> <span class="o">=</span> <span class="mi">85</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">CHIP_TURKS</span>:
			<span class="n">num_ps_gprs</span> <span class="o">=</span> <span class="mi">93</span><span class="p">;</span>
			<span class="n">num_vs_gprs</span> <span class="o">=</span> <span class="mi">46</span><span class="p">;</span>
			<span class="n">num_temp_gprs</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
			<span class="n">num_gs_gprs</span> <span class="o">=</span> <span class="mi">31</span><span class="p">;</span>
			<span class="n">num_es_gprs</span> <span class="o">=</span> <span class="mi">31</span><span class="p">;</span>
			<span class="n">num_hs_gprs</span> <span class="o">=</span> <span class="mi">23</span><span class="p">;</span>
			<span class="n">num_ls_gprs</span> <span class="o">=</span> <span class="mi">23</span><span class="p">;</span>
			<span class="n">num_ps_threads</span> <span class="o">=</span> <span class="mi">128</span><span class="p">;</span>
			<span class="n">num_vs_threads</span> <span class="o">=</span> <span class="mi">20</span><span class="p">;</span>
			<span class="n">num_gs_threads</span> <span class="o">=</span> <span class="mi">20</span><span class="p">;</span>
			<span class="n">num_es_threads</span> <span class="o">=</span> <span class="mi">20</span><span class="p">;</span>
			<span class="n">num_hs_threads</span> <span class="o">=</span> <span class="mi">20</span><span class="p">;</span>
			<span class="n">num_ls_threads</span> <span class="o">=</span> <span class="mi">20</span><span class="p">;</span>
			<span class="n">num_ps_stack_entries</span> <span class="o">=</span> <span class="mi">42</span><span class="p">;</span>
			<span class="n">num_vs_stack_entries</span> <span class="o">=</span> <span class="mi">42</span><span class="p">;</span>
			<span class="n">num_gs_stack_entries</span> <span class="o">=</span> <span class="mi">42</span><span class="p">;</span>
			<span class="n">num_es_stack_entries</span> <span class="o">=</span> <span class="mi">42</span><span class="p">;</span>
			<span class="n">num_hs_stack_entries</span> <span class="o">=</span> <span class="mi">42</span><span class="p">;</span>
			<span class="n">num_ls_stack_entries</span> <span class="o">=</span> <span class="mi">42</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">CHIP_CAICOS</span>:
			<span class="n">num_ps_gprs</span> <span class="o">=</span> <span class="mi">93</span><span class="p">;</span>
			<span class="n">num_vs_gprs</span> <span class="o">=</span> <span class="mi">46</span><span class="p">;</span>
			<span class="n">num_temp_gprs</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
			<span class="n">num_gs_gprs</span> <span class="o">=</span> <span class="mi">31</span><span class="p">;</span>
			<span class="n">num_es_gprs</span> <span class="o">=</span> <span class="mi">31</span><span class="p">;</span>
			<span class="n">num_hs_gprs</span> <span class="o">=</span> <span class="mi">23</span><span class="p">;</span>
			<span class="n">num_ls_gprs</span> <span class="o">=</span> <span class="mi">23</span><span class="p">;</span>
			<span class="n">num_ps_threads</span> <span class="o">=</span> <span class="mi">128</span><span class="p">;</span>
			<span class="n">num_vs_threads</span> <span class="o">=</span> <span class="mi">10</span><span class="p">;</span>
			<span class="n">num_gs_threads</span> <span class="o">=</span> <span class="mi">10</span><span class="p">;</span>
			<span class="n">num_es_threads</span> <span class="o">=</span> <span class="mi">10</span><span class="p">;</span>
			<span class="n">num_hs_threads</span> <span class="o">=</span> <span class="mi">10</span><span class="p">;</span>
			<span class="n">num_ls_threads</span> <span class="o">=</span> <span class="mi">10</span><span class="p">;</span>
			<span class="n">num_ps_stack_entries</span> <span class="o">=</span> <span class="mi">42</span><span class="p">;</span>
			<span class="n">num_vs_stack_entries</span> <span class="o">=</span> <span class="mi">42</span><span class="p">;</span>
			<span class="n">num_gs_stack_entries</span> <span class="o">=</span> <span class="mi">42</span><span class="p">;</span>
			<span class="n">num_es_stack_entries</span> <span class="o">=</span> <span class="mi">42</span><span class="p">;</span>
			<span class="n">num_hs_stack_entries</span> <span class="o">=</span> <span class="mi">42</span><span class="p">;</span>
			<span class="n">num_ls_stack_entries</span> <span class="o">=</span> <span class="mi">42</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="k">if</span> <span class="p">((</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">==</span> <span class="n">CHIP_CEDAR</span><span class="p">)</span> <span class="o">||</span>
		    <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">==</span> <span class="n">CHIP_PALM</span><span class="p">)</span> <span class="o">||</span>
		    <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">==</span> <span class="n">CHIP_SUMO</span><span class="p">)</span> <span class="o">||</span>
		    <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">==</span> <span class="n">CHIP_SUMO2</span><span class="p">)</span> <span class="o">||</span>
		    <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">==</span> <span class="n">CHIP_CAICOS</span><span class="p">))</span>
			<span class="n">sq_config</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="k">else</span>
			<span class="n">sq_config</span> <span class="o">=</span> <span class="n">VC_ENABLE</span><span class="p">;</span>

		<span class="n">sq_config</span> <span class="o">|=</span> <span class="p">(</span><span class="n">EXPORT_SRC_C</span> <span class="o">|</span>
			      <span class="n">CS_PRIO</span><span class="p">(</span><span class="mi">0</span><span class="p">)</span> <span class="o">|</span>
			      <span class="n">LS_PRIO</span><span class="p">(</span><span class="mi">0</span><span class="p">)</span> <span class="o">|</span>
			      <span class="n">HS_PRIO</span><span class="p">(</span><span class="mi">0</span><span class="p">)</span> <span class="o">|</span>
			      <span class="n">PS_PRIO</span><span class="p">(</span><span class="mi">0</span><span class="p">)</span> <span class="o">|</span>
			      <span class="n">VS_PRIO</span><span class="p">(</span><span class="mi">1</span><span class="p">)</span> <span class="o">|</span>
			      <span class="n">GS_PRIO</span><span class="p">(</span><span class="mi">2</span><span class="p">)</span> <span class="o">|</span>
			      <span class="n">ES_PRIO</span><span class="p">(</span><span class="mi">3</span><span class="p">));</span>

		<span class="n">sq_gpr_resource_mgmt_1</span> <span class="o">=</span> <span class="p">(</span><span class="n">NUM_PS_GPRS</span><span class="p">(</span><span class="n">num_ps_gprs</span><span class="p">)</span> <span class="o">|</span>
					  <span class="n">NUM_VS_GPRS</span><span class="p">(</span><span class="n">num_vs_gprs</span><span class="p">)</span> <span class="o">|</span>
					  <span class="n">NUM_CLAUSE_TEMP_GPRS</span><span class="p">(</span><span class="n">num_temp_gprs</span><span class="p">));</span>
		<span class="n">sq_gpr_resource_mgmt_2</span> <span class="o">=</span> <span class="p">(</span><span class="n">NUM_GS_GPRS</span><span class="p">(</span><span class="n">num_gs_gprs</span><span class="p">)</span> <span class="o">|</span>
					  <span class="n">NUM_ES_GPRS</span><span class="p">(</span><span class="n">num_es_gprs</span><span class="p">));</span>
		<span class="n">sq_gpr_resource_mgmt_3</span> <span class="o">=</span> <span class="p">(</span><span class="n">NUM_HS_GPRS</span><span class="p">(</span><span class="n">num_hs_gprs</span><span class="p">)</span> <span class="o">|</span>
					  <span class="n">NUM_LS_GPRS</span><span class="p">(</span><span class="n">num_ls_gprs</span><span class="p">));</span>
		<span class="n">sq_thread_resource_mgmt</span> <span class="o">=</span> <span class="p">(</span><span class="n">NUM_PS_THREADS</span><span class="p">(</span><span class="n">num_ps_threads</span><span class="p">)</span> <span class="o">|</span>
					   <span class="n">NUM_VS_THREADS</span><span class="p">(</span><span class="n">num_vs_threads</span><span class="p">)</span> <span class="o">|</span>
					   <span class="n">NUM_GS_THREADS</span><span class="p">(</span><span class="n">num_gs_threads</span><span class="p">)</span> <span class="o">|</span>
					   <span class="n">NUM_ES_THREADS</span><span class="p">(</span><span class="n">num_es_threads</span><span class="p">));</span>
		<span class="n">sq_thread_resource_mgmt_2</span> <span class="o">=</span> <span class="p">(</span><span class="n">NUM_HS_THREADS</span><span class="p">(</span><span class="n">num_hs_threads</span><span class="p">)</span> <span class="o">|</span>
					     <span class="n">NUM_LS_THREADS</span><span class="p">(</span><span class="n">num_ls_threads</span><span class="p">));</span>
		<span class="n">sq_stack_resource_mgmt_1</span> <span class="o">=</span> <span class="p">(</span><span class="n">NUM_PS_STACK_ENTRIES</span><span class="p">(</span><span class="n">num_ps_stack_entries</span><span class="p">)</span> <span class="o">|</span>
					    <span class="n">NUM_VS_STACK_ENTRIES</span><span class="p">(</span><span class="n">num_vs_stack_entries</span><span class="p">));</span>
		<span class="n">sq_stack_resource_mgmt_2</span> <span class="o">=</span> <span class="p">(</span><span class="n">NUM_GS_STACK_ENTRIES</span><span class="p">(</span><span class="n">num_gs_stack_entries</span><span class="p">)</span> <span class="o">|</span>
					    <span class="n">NUM_ES_STACK_ENTRIES</span><span class="p">(</span><span class="n">num_es_stack_entries</span><span class="p">));</span>
		<span class="n">sq_stack_resource_mgmt_3</span> <span class="o">=</span> <span class="p">(</span><span class="n">NUM_HS_STACK_ENTRIES</span><span class="p">(</span><span class="n">num_hs_stack_entries</span><span class="p">)</span> <span class="o">|</span>
					    <span class="n">NUM_LS_STACK_ENTRIES</span><span class="p">(</span><span class="n">num_ls_stack_entries</span><span class="p">));</span>

		<span class="cm">/* disable dyn gprs */</span>
		<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">PACKET3</span><span class="p">(</span><span class="n">PACKET3_SET_CONFIG_REG</span><span class="p">,</span> <span class="mi">1</span><span class="p">));</span>
		<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="p">(</span><span class="n">SQ_DYN_GPR_CNTL_PS_FLUSH_REQ</span> <span class="o">-</span> <span class="n">PACKET3_SET_CONFIG_REG_START</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">);</span>
		<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

		<span class="cm">/* setup LDS */</span>
		<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">PACKET3</span><span class="p">(</span><span class="n">PACKET3_SET_CONFIG_REG</span><span class="p">,</span> <span class="mi">1</span><span class="p">));</span>
		<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="p">(</span><span class="n">SQ_LDS_RESOURCE_MGMT</span> <span class="o">-</span> <span class="n">PACKET3_SET_CONFIG_REG_START</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">);</span>
		<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="mh">0x10001000</span><span class="p">);</span>

		<span class="cm">/* SQ config */</span>
		<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">PACKET3</span><span class="p">(</span><span class="n">PACKET3_SET_CONFIG_REG</span><span class="p">,</span> <span class="mi">11</span><span class="p">));</span>
		<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="p">(</span><span class="n">SQ_CONFIG</span> <span class="o">-</span> <span class="n">PACKET3_SET_CONFIG_REG_START</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">);</span>
		<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">sq_config</span><span class="p">);</span>
		<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">sq_gpr_resource_mgmt_1</span><span class="p">);</span>
		<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">sq_gpr_resource_mgmt_2</span><span class="p">);</span>
		<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">sq_gpr_resource_mgmt_3</span><span class="p">);</span>
		<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">sq_thread_resource_mgmt</span><span class="p">);</span>
		<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">sq_thread_resource_mgmt_2</span><span class="p">);</span>
		<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">sq_stack_resource_mgmt_1</span><span class="p">);</span>
		<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">sq_stack_resource_mgmt_2</span><span class="p">);</span>
		<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">sq_stack_resource_mgmt_3</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* CONTEXT_CONTROL */</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="mh">0xc0012800</span><span class="p">);</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="mh">0x80000000</span><span class="p">);</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="mh">0x80000000</span><span class="p">);</span>

	<span class="cm">/* SQ_VTX_BASE_VTX_LOC */</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="mh">0xc0026f00</span><span class="p">);</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>

	<span class="cm">/* SET_SAMPLER */</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="mh">0xc0036e00</span><span class="p">);</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="mh">0x00000012</span><span class="p">);</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>

	<span class="cm">/* set to DX10/11 mode */</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">PACKET3</span><span class="p">(</span><span class="n">PACKET3_MODE_CONTROL</span><span class="p">,</span> <span class="mi">0</span><span class="p">));</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>

	<span class="cm">/* emit an IB pointing at default state */</span>
	<span class="n">dwords</span> <span class="o">=</span> <span class="n">ALIGN</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">r600_blit</span><span class="p">.</span><span class="n">state_len</span><span class="p">,</span> <span class="mh">0x10</span><span class="p">);</span>
	<span class="n">gpu_addr</span> <span class="o">=</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">r600_blit</span><span class="p">.</span><span class="n">shader_gpu_addr</span> <span class="o">+</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">r600_blit</span><span class="p">.</span><span class="n">state_offset</span><span class="p">;</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">PACKET3</span><span class="p">(</span><span class="n">PACKET3_INDIRECT_BUFFER</span><span class="p">,</span> <span class="mi">2</span><span class="p">));</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">gpu_addr</span> <span class="o">&amp;</span> <span class="mh">0xFFFFFFFC</span><span class="p">);</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">upper_32_bits</span><span class="p">(</span><span class="n">gpu_addr</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xFF</span><span class="p">);</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">dwords</span><span class="p">);</span>

<span class="p">}</span>

<span class="kt">int</span> <span class="nf">evergreen_blit_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">obj_size</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">r</span><span class="p">,</span> <span class="n">dwords</span><span class="p">;</span>
	<span class="kt">void</span> <span class="o">*</span><span class="n">ptr</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">packet2s</span><span class="p">[</span><span class="mi">16</span><span class="p">];</span>
	<span class="kt">int</span> <span class="n">num_packet2s</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">r600_blit</span><span class="p">.</span><span class="n">primitives</span><span class="p">.</span><span class="n">set_render_target</span> <span class="o">=</span> <span class="n">set_render_target</span><span class="p">;</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">r600_blit</span><span class="p">.</span><span class="n">primitives</span><span class="p">.</span><span class="n">cp_set_surface_sync</span> <span class="o">=</span> <span class="n">cp_set_surface_sync</span><span class="p">;</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">r600_blit</span><span class="p">.</span><span class="n">primitives</span><span class="p">.</span><span class="n">set_shaders</span> <span class="o">=</span> <span class="n">set_shaders</span><span class="p">;</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">r600_blit</span><span class="p">.</span><span class="n">primitives</span><span class="p">.</span><span class="n">set_vtx_resource</span> <span class="o">=</span> <span class="n">set_vtx_resource</span><span class="p">;</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">r600_blit</span><span class="p">.</span><span class="n">primitives</span><span class="p">.</span><span class="n">set_tex_resource</span> <span class="o">=</span> <span class="n">set_tex_resource</span><span class="p">;</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">r600_blit</span><span class="p">.</span><span class="n">primitives</span><span class="p">.</span><span class="n">set_scissors</span> <span class="o">=</span> <span class="n">set_scissors</span><span class="p">;</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">r600_blit</span><span class="p">.</span><span class="n">primitives</span><span class="p">.</span><span class="n">draw_auto</span> <span class="o">=</span> <span class="n">draw_auto</span><span class="p">;</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">r600_blit</span><span class="p">.</span><span class="n">primitives</span><span class="p">.</span><span class="n">set_default_state</span> <span class="o">=</span> <span class="n">set_default_state</span><span class="p">;</span>

	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">r600_blit</span><span class="p">.</span><span class="n">ring_size_common</span> <span class="o">=</span> <span class="mi">55</span><span class="p">;</span> <span class="cm">/* shaders + def state */</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">r600_blit</span><span class="p">.</span><span class="n">ring_size_common</span> <span class="o">+=</span> <span class="mi">16</span><span class="p">;</span> <span class="cm">/* fence emit for VB IB */</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">r600_blit</span><span class="p">.</span><span class="n">ring_size_common</span> <span class="o">+=</span> <span class="mi">5</span><span class="p">;</span> <span class="cm">/* done copy */</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">r600_blit</span><span class="p">.</span><span class="n">ring_size_common</span> <span class="o">+=</span> <span class="mi">16</span><span class="p">;</span> <span class="cm">/* fence emit for done copy */</span>

	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">r600_blit</span><span class="p">.</span><span class="n">ring_size_per_loop</span> <span class="o">=</span> <span class="mi">74</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">&gt;=</span> <span class="n">CHIP_CAYMAN</span><span class="p">)</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">r600_blit</span><span class="p">.</span><span class="n">ring_size_per_loop</span> <span class="o">+=</span> <span class="mi">9</span><span class="p">;</span> <span class="cm">/* additional DWs for surface sync */</span>

	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">r600_blit</span><span class="p">.</span><span class="n">max_dim</span> <span class="o">=</span> <span class="mi">16384</span><span class="p">;</span>

	<span class="cm">/* pin copy shader into vram if already initialized */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">r600_blit</span><span class="p">.</span><span class="n">shader_obj</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">done</span><span class="p">;</span>

	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">r600_blit</span><span class="p">.</span><span class="n">state_offset</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">&lt;</span> <span class="n">CHIP_CAYMAN</span><span class="p">)</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">r600_blit</span><span class="p">.</span><span class="n">state_len</span> <span class="o">=</span> <span class="n">evergreen_default_size</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">r600_blit</span><span class="p">.</span><span class="n">state_len</span> <span class="o">=</span> <span class="n">cayman_default_size</span><span class="p">;</span>

	<span class="n">dwords</span> <span class="o">=</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">r600_blit</span><span class="p">.</span><span class="n">state_len</span><span class="p">;</span>
	<span class="k">while</span> <span class="p">(</span><span class="n">dwords</span> <span class="o">&amp;</span> <span class="mh">0xf</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">packet2s</span><span class="p">[</span><span class="n">num_packet2s</span><span class="o">++</span><span class="p">]</span> <span class="o">=</span> <span class="n">cpu_to_le32</span><span class="p">(</span><span class="n">PACKET2</span><span class="p">(</span><span class="mi">0</span><span class="p">));</span>
		<span class="n">dwords</span><span class="o">++</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">obj_size</span> <span class="o">=</span> <span class="n">dwords</span> <span class="o">*</span> <span class="mi">4</span><span class="p">;</span>
	<span class="n">obj_size</span> <span class="o">=</span> <span class="n">ALIGN</span><span class="p">(</span><span class="n">obj_size</span><span class="p">,</span> <span class="mi">256</span><span class="p">);</span>

	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">r600_blit</span><span class="p">.</span><span class="n">vs_offset</span> <span class="o">=</span> <span class="n">obj_size</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">&lt;</span> <span class="n">CHIP_CAYMAN</span><span class="p">)</span>
		<span class="n">obj_size</span> <span class="o">+=</span> <span class="n">evergreen_vs_size</span> <span class="o">*</span> <span class="mi">4</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">obj_size</span> <span class="o">+=</span> <span class="n">cayman_vs_size</span> <span class="o">*</span> <span class="mi">4</span><span class="p">;</span>
	<span class="n">obj_size</span> <span class="o">=</span> <span class="n">ALIGN</span><span class="p">(</span><span class="n">obj_size</span><span class="p">,</span> <span class="mi">256</span><span class="p">);</span>

	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">r600_blit</span><span class="p">.</span><span class="n">ps_offset</span> <span class="o">=</span> <span class="n">obj_size</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">&lt;</span> <span class="n">CHIP_CAYMAN</span><span class="p">)</span>
		<span class="n">obj_size</span> <span class="o">+=</span> <span class="n">evergreen_ps_size</span> <span class="o">*</span> <span class="mi">4</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">obj_size</span> <span class="o">+=</span> <span class="n">cayman_ps_size</span> <span class="o">*</span> <span class="mi">4</span><span class="p">;</span>
	<span class="n">obj_size</span> <span class="o">=</span> <span class="n">ALIGN</span><span class="p">(</span><span class="n">obj_size</span><span class="p">,</span> <span class="mi">256</span><span class="p">);</span>

	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_bo_create</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">obj_size</span><span class="p">,</span> <span class="n">PAGE_SIZE</span><span class="p">,</span> <span class="nb">true</span><span class="p">,</span> <span class="n">RADEON_GEM_DOMAIN_VRAM</span><span class="p">,</span>
			     <span class="nb">NULL</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">r600_blit</span><span class="p">.</span><span class="n">shader_obj</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;evergreen failed to allocate shader</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;evergreen blit allocated bo %08x vs %08x ps %08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		  <span class="n">obj_size</span><span class="p">,</span>
		  <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">r600_blit</span><span class="p">.</span><span class="n">vs_offset</span><span class="p">,</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">r600_blit</span><span class="p">.</span><span class="n">ps_offset</span><span class="p">);</span>

	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_bo_reserve</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">r600_blit</span><span class="p">.</span><span class="n">shader_obj</span><span class="p">,</span> <span class="nb">false</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">r</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">))</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_bo_kmap</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">r600_blit</span><span class="p">.</span><span class="n">shader_obj</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">ptr</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;failed to map blit object %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">r</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">&lt;</span> <span class="n">CHIP_CAYMAN</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">memcpy_toio</span><span class="p">(</span><span class="n">ptr</span> <span class="o">+</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">r600_blit</span><span class="p">.</span><span class="n">state_offset</span><span class="p">,</span>
			    <span class="n">evergreen_default_state</span><span class="p">,</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">r600_blit</span><span class="p">.</span><span class="n">state_len</span> <span class="o">*</span> <span class="mi">4</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">num_packet2s</span><span class="p">)</span>
			<span class="n">memcpy_toio</span><span class="p">(</span><span class="n">ptr</span> <span class="o">+</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">r600_blit</span><span class="p">.</span><span class="n">state_offset</span> <span class="o">+</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">r600_blit</span><span class="p">.</span><span class="n">state_len</span> <span class="o">*</span> <span class="mi">4</span><span class="p">),</span>
				    <span class="n">packet2s</span><span class="p">,</span> <span class="n">num_packet2s</span> <span class="o">*</span> <span class="mi">4</span><span class="p">);</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">evergreen_vs_size</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
			<span class="o">*</span><span class="p">(</span><span class="n">u32</span> <span class="o">*</span><span class="p">)((</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="n">ptr</span> <span class="o">+</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">r600_blit</span><span class="p">.</span><span class="n">vs_offset</span> <span class="o">+</span> <span class="n">i</span> <span class="o">*</span> <span class="mi">4</span><span class="p">)</span> <span class="o">=</span> <span class="n">cpu_to_le32</span><span class="p">(</span><span class="n">evergreen_vs</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">evergreen_ps_size</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
			<span class="o">*</span><span class="p">(</span><span class="n">u32</span> <span class="o">*</span><span class="p">)((</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="n">ptr</span> <span class="o">+</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">r600_blit</span><span class="p">.</span><span class="n">ps_offset</span> <span class="o">+</span> <span class="n">i</span> <span class="o">*</span> <span class="mi">4</span><span class="p">)</span> <span class="o">=</span> <span class="n">cpu_to_le32</span><span class="p">(</span><span class="n">evergreen_ps</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">memcpy_toio</span><span class="p">(</span><span class="n">ptr</span> <span class="o">+</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">r600_blit</span><span class="p">.</span><span class="n">state_offset</span><span class="p">,</span>
			    <span class="n">cayman_default_state</span><span class="p">,</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">r600_blit</span><span class="p">.</span><span class="n">state_len</span> <span class="o">*</span> <span class="mi">4</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">num_packet2s</span><span class="p">)</span>
			<span class="n">memcpy_toio</span><span class="p">(</span><span class="n">ptr</span> <span class="o">+</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">r600_blit</span><span class="p">.</span><span class="n">state_offset</span> <span class="o">+</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">r600_blit</span><span class="p">.</span><span class="n">state_len</span> <span class="o">*</span> <span class="mi">4</span><span class="p">),</span>
				    <span class="n">packet2s</span><span class="p">,</span> <span class="n">num_packet2s</span> <span class="o">*</span> <span class="mi">4</span><span class="p">);</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">cayman_vs_size</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
			<span class="o">*</span><span class="p">(</span><span class="n">u32</span> <span class="o">*</span><span class="p">)((</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="n">ptr</span> <span class="o">+</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">r600_blit</span><span class="p">.</span><span class="n">vs_offset</span> <span class="o">+</span> <span class="n">i</span> <span class="o">*</span> <span class="mi">4</span><span class="p">)</span> <span class="o">=</span> <span class="n">cpu_to_le32</span><span class="p">(</span><span class="n">cayman_vs</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">cayman_ps_size</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
			<span class="o">*</span><span class="p">(</span><span class="n">u32</span> <span class="o">*</span><span class="p">)((</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="n">ptr</span> <span class="o">+</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">r600_blit</span><span class="p">.</span><span class="n">ps_offset</span> <span class="o">+</span> <span class="n">i</span> <span class="o">*</span> <span class="mi">4</span><span class="p">)</span> <span class="o">=</span> <span class="n">cpu_to_le32</span><span class="p">(</span><span class="n">cayman_ps</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
	<span class="p">}</span>
	<span class="n">radeon_bo_kunmap</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">r600_blit</span><span class="p">.</span><span class="n">shader_obj</span><span class="p">);</span>
	<span class="n">radeon_bo_unreserve</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">r600_blit</span><span class="p">.</span><span class="n">shader_obj</span><span class="p">);</span>

<span class="nl">done:</span>
	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_bo_reserve</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">r600_blit</span><span class="p">.</span><span class="n">shader_obj</span><span class="p">,</span> <span class="nb">false</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">r</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">))</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_bo_pin</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">r600_blit</span><span class="p">.</span><span class="n">shader_obj</span><span class="p">,</span> <span class="n">RADEON_GEM_DOMAIN_VRAM</span><span class="p">,</span>
			  <span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">r600_blit</span><span class="p">.</span><span class="n">shader_gpu_addr</span><span class="p">);</span>
	<span class="n">radeon_bo_unreserve</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">r600_blit</span><span class="p">.</span><span class="n">shader_obj</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;(%d) pin blit object failed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">r</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">radeon_ttm_set_active_vram_size</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">real_vram_size</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
