{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Info: Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 173 11/01/2011 SJ Web Edition " "Info: Version 11.1 Build 173 11/01/2011 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 30 05:50:09 2015 " "Info: Processing started: Mon Nov 30 05:50:09 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pipeline_project -c pipeline_project " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off pipeline_project -c pipeline_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfiles.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file regfiles.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Info (12023): Found entity 1: RegisterFile" {  } { { "RegFiles.v" "" { Text "D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/RegFiles.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8to1_16b.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file mux8to1_16b.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux8to1_16b " "Info (12023): Found entity 1: mux8to1_16b" {  } { { "mux8to1_16b.v" "" { Text "D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/mux8to1_16b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8to1_3b.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file mux8to1_3b.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux8to1_3b " "Info (12023): Found entity 1: mux8to1_3b" {  } { { "mux8to1_3b.v" "" { Text "D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/mux8to1_3b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4to1_16b.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file mux4to1_16b.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4to1_16b " "Info (12023): Found entity 1: mux4to1_16b" {  } { { "mux4to1_16b.v" "" { Text "D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/mux4to1_16b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "se97_16.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file se97_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 se97_16 " "Info (12023): Found entity 1: se97_16" {  } { { "se97_16.v" "" { Text "D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/se97_16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "se79_16.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file se79_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 se79_16 " "Info (12023): Found entity 1: se79_16" {  } { { "se79_16.v" "" { Text "D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/se79_16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4to1_3b.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file mux4to1_3b.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1_3b__useless " "Info (12023): Found entity 1: mux2to1_3b__useless" {  } { { "mux4to1_3b.v" "" { Text "D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/mux4to1_3b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file mux2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1_16b " "Info (12023): Found entity 1: mux2to1_16b" {  } { { "mux2to1.v" "" { Text "D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/mux2to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inst_memory.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file inst_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Inst_Memory " "Info (12023): Found entity 1: Inst_Memory" {  } { { "Inst_memory.v" "" { Text "D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/Inst_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Data_memory " "Info (12023): Found entity 1: Data_memory" {  } { { "Data_memory.v" "" { Text "D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/Data_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "priority_encoder.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file priority_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 priority_encoder " "Info (12023): Found entity 1: priority_encoder" {  } { { "priority_encoder.v" "" { Text "D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/priority_encoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Info (12023): Found entity 1: controller" {  } { { "controller.v" "" { Text "D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1_3b.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file mux2to1_3b.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1_3b " "Info (12023): Found entity 1: mux2to1_3b" {  } { { "mux2to1_3b.v" "" { Text "D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/mux2to1_3b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu1.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file alu1.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU1 " "Info (12023): Found entity 1: ALU1" {  } { { "ALU1.v" "" { Text "D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/ALU1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "forwarding_unit.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file forwarding_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 forwarding_unit " "Info (12023): Found entity 1: forwarding_unit" {  } { { "forwarding_unit.v" "" { Text "D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/forwarding_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline_project.v 0 0 " "Info (12021): Found 0 design units, including 0 entities, in source file pipeline_project.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazard_unit.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file hazard_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 hazard_unit " "Info (12023): Found entity 1: hazard_unit" {  } { { "hazard_unit.v" "" { Text "D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/hazard_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1_9b.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file mux2to1_9b.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1_9b " "Info (12023): Found entity 1: mux2to1_9b" {  } { { "mux2to1_9b.v" "" { Text "D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/mux2to1_9b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "alu_pc_A_ctrl controller.v(105) " "Warning (10236): Verilog HDL Implicit Net warning at controller.v(105): created implicit net for \"alu_pc_A_ctrl\"" {  } { { "controller.v" "" { Text "D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/controller.v" 105 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "alu_pc_B_ctrl controller.v(106) " "Warning (10236): Verilog HDL Implicit Net warning at controller.v(106): created implicit net for \"alu_pc_B_ctrl\"" {  } { { "controller.v" "" { Text "D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/controller.v" 106 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "controller " "Info (12127): Elaborating entity \"controller\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "F_D controller.v(16) " "Warning (10036): Verilog HDL or VHDL warning at controller.v(16): object \"F_D\" assigned a value but never read" {  } { { "controller.v" "" { Text "D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/controller.v" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "D_R controller.v(34) " "Warning (10036): Verilog HDL or VHDL warning at controller.v(34): object \"D_R\" assigned a value but never read" {  } { { "controller.v" "" { Text "D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/controller.v" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R_E controller.v(55) " "Warning (10036): Verilog HDL or VHDL warning at controller.v(55): object \"R_E\" assigned a value but never read" {  } { { "controller.v" "" { Text "D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/controller.v" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "E_M controller.v(69) " "Warning (10036): Verilog HDL or VHDL warning at controller.v(69): object \"E_M\" assigned a value but never read" {  } { { "controller.v" "" { Text "D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/controller.v" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "M_W controller.v(83) " "Warning (10036): Verilog HDL or VHDL warning at controller.v(83): object \"M_W\" assigned a value but never read" {  } { { "controller.v" "" { Text "D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/controller.v" 83 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 controller.v(110) " "Warning (10230): Verilog HDL assignment warning at controller.v(110): truncated value with size 32 to match size of target (16)" {  } { { "controller.v" "" { Text "D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/controller.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 controller.v(169) " "Warning (10230): Verilog HDL assignment warning at controller.v(169): truncated value with size 32 to match size of target (16)" {  } { { "controller.v" "" { Text "D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/controller.v" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "41 38 controller.v(174) " "Warning (10230): Verilog HDL assignment warning at controller.v(174): truncated value with size 41 to match size of target (38)" {  } { { "controller.v" "" { Text "D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/controller.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 controller.v(230) " "Warning (10230): Verilog HDL assignment warning at controller.v(230): truncated value with size 32 to match size of target (1)" {  } { { "controller.v" "" { Text "D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/controller.v" 230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "ALU_op_DR controller.v(590) " "Warning (10855): Verilog HDL warning at controller.v(590): initial value for variable ALU_op_DR should be constant" {  } { { "controller.v" "" { Text "D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/controller.v" 590 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "ALU_op_RE controller.v(590) " "Warning (10855): Verilog HDL warning at controller.v(590): initial value for variable ALU_op_RE should be constant" {  } { { "controller.v" "" { Text "D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/controller.v" 590 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "se79_16 se79_16:signExtender79_16_PC_FD " "Info (12128): Elaborating entity \"se79_16\" for hierarchy \"se79_16:signExtender79_16_PC_FD\"" {  } { { "controller.v" "signExtender79_16_PC_FD" { Text "D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/controller.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1_16b mux2to1_16b:ALU_PC_MUXA " "Info (12128): Elaborating entity \"mux2to1_16b\" for hierarchy \"mux2to1_16b:ALU_PC_MUXA\"" {  } { { "controller.v" "ALU_PC_MUXA" { Text "D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/controller.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8to1_16b mux8to1_16b:PC_mux " "Info (12128): Elaborating entity \"mux8to1_16b\" for hierarchy \"mux8to1_16b:PC_mux\"" {  } { { "controller.v" "PC_mux" { Text "D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/controller.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Inst_Memory Inst_Memory:inst_memory0 " "Info (12128): Elaborating entity \"Inst_Memory\" for hierarchy \"Inst_Memory:inst_memory0\"" {  } { { "controller.v" "inst_memory0" { Text "D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/controller.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Inst_memory.data_a 0 Inst_memory.v(4) " "Warning (10030): Net \"Inst_memory.data_a\" at Inst_memory.v(4) has no driver or initial value, using a default initial value '0'" {  } { { "Inst_memory.v" "" { Text "D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/Inst_memory.v" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Inst_memory.waddr_a 0 Inst_memory.v(4) " "Warning (10030): Net \"Inst_memory.waddr_a\" at Inst_memory.v(4) has no driver or initial value, using a default initial value '0'" {  } { { "Inst_memory.v" "" { Text "D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/Inst_memory.v" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Inst_memory.we_a 0 Inst_memory.v(4) " "Warning (10030): Net \"Inst_memory.we_a\" at Inst_memory.v(4) has no driver or initial value, using a default initial value '0'" {  } { { "Inst_memory.v" "" { Text "D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/Inst_memory.v" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1_3b mux2to1_3b:a1_mux " "Info (12128): Elaborating entity \"mux2to1_3b\" for hierarchy \"mux2to1_3b:a1_mux\"" {  } { { "controller.v" "a1_mux" { Text "D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/controller.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile RegisterFile:regFile " "Info (12128): Elaborating entity \"RegisterFile\" for hierarchy \"RegisterFile:regFile\"" {  } { { "controller.v" "regFile" { Text "D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/controller.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RF1 RegFiles.v(34) " "Warning (10240): Verilog HDL Always Construct warning at RegFiles.v(34): inferring latch(es) for variable \"RF1\", which holds its previous value in one or more paths through the always construct" {  } { { "RegFiles.v" "" { Text "D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/RegFiles.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RF2 RegFiles.v(49) " "Warning (10240): Verilog HDL Always Construct warning at RegFiles.v(49): inferring latch(es) for variable \"RF2\", which holds its previous value in one or more paths through the always construct" {  } { { "RegFiles.v" "" { Text "D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/RegFiles.v" 49 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF2\[0\] RegFiles.v(49) " "Info (10041): Inferred latch for \"RF2\[0\]\" at RegFiles.v(49)" {  } { { "RegFiles.v" "" { Text "D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/RegFiles.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF2\[1\] RegFiles.v(49) " "Info (10041): Inferred latch for \"RF2\[1\]\" at RegFiles.v(49)" {  } { { "RegFiles.v" "" { Text "D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/RegFiles.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF2\[2\] RegFiles.v(49) " "Info (10041): Inferred latch for \"RF2\[2\]\" at RegFiles.v(49)" {  } { { "RegFiles.v" "" { Text "D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/RegFiles.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF2\[3\] RegFiles.v(49) " "Info (10041): Inferred latch for \"RF2\[3\]\" at RegFiles.v(49)" {  } { { "RegFiles.v" "" { Text "D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/RegFiles.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF2\[4\] RegFiles.v(49) " "Info (10041): Inferred latch for \"RF2\[4\]\" at RegFiles.v(49)" {  } { { "RegFiles.v" "" { Text "D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/RegFiles.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF2\[5\] RegFiles.v(49) " "Info (10041): Inferred latch for \"RF2\[5\]\" at RegFiles.v(49)" {  } { { "RegFiles.v" "" { Text "D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/RegFiles.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF2\[6\] RegFiles.v(49) " "Info (10041): Inferred latch for \"RF2\[6\]\" at RegFiles.v(49)" {  } { { "RegFiles.v" "" { Text "D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/RegFiles.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF2\[7\] RegFiles.v(49) " "Info (10041): Inferred latch for \"RF2\[7\]\" at RegFiles.v(49)" {  } { { "RegFiles.v" "" { Text "D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/RegFiles.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF2\[8\] RegFiles.v(49) " "Info (10041): Inferred latch for \"RF2\[8\]\" at RegFiles.v(49)" {  } { { "RegFiles.v" "" { Text "D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/RegFiles.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF2\[9\] RegFiles.v(49) " "Info (10041): Inferred latch for \"RF2\[9\]\" at RegFiles.v(49)" {  } { { "RegFiles.v" "" { Text "D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/RegFiles.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF2\[10\] RegFiles.v(49) " "Info (10041): Inferred latch for \"RF2\[10\]\" at RegFiles.v(49)" {  } { { "RegFiles.v" "" { Text "D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/RegFiles.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF2\[11\] RegFiles.v(49) " "Info (10041): Inferred latch for \"RF2\[11\]\" at RegFiles.v(49)" {  } { { "RegFiles.v" "" { Text "D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/RegFiles.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF2\[12\] RegFiles.v(49) " "Info (10041): Inferred latch for \"RF2\[12\]\" at RegFiles.v(49)" {  } { { "RegFiles.v" "" { Text "D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/RegFiles.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF2\[13\] RegFiles.v(49) " "Info (10041): Inferred latch for \"RF2\[13\]\" at RegFiles.v(49)" {  } { { "RegFiles.v" "" { Text "D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/RegFiles.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF2\[14\] RegFiles.v(49) " "Info (10041): Inferred latch for \"RF2\[14\]\" at RegFiles.v(49)" {  } { { "RegFiles.v" "" { Text "D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/RegFiles.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF2\[15\] RegFiles.v(49) " "Info (10041): Inferred latch for \"RF2\[15\]\" at RegFiles.v(49)" {  } { { "RegFiles.v" "" { Text "D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/RegFiles.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF1\[0\] RegFiles.v(34) " "Info (10041): Inferred latch for \"RF1\[0\]\" at RegFiles.v(34)" {  } { { "RegFiles.v" "" { Text "D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/RegFiles.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF1\[1\] RegFiles.v(34) " "Info (10041): Inferred latch for \"RF1\[1\]\" at RegFiles.v(34)" {  } { { "RegFiles.v" "" { Text "D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/RegFiles.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF1\[2\] RegFiles.v(34) " "Info (10041): Inferred latch for \"RF1\[2\]\" at RegFiles.v(34)" {  } { { "RegFiles.v" "" { Text "D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/RegFiles.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF1\[3\] RegFiles.v(34) " "Info (10041): Inferred latch for \"RF1\[3\]\" at RegFiles.v(34)" {  } { { "RegFiles.v" "" { Text "D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/RegFiles.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF1\[4\] RegFiles.v(34) " "Info (10041): Inferred latch for \"RF1\[4\]\" at RegFiles.v(34)" {  } { { "RegFiles.v" "" { Text "D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/RegFiles.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF1\[5\] RegFiles.v(34) " "Info (10041): Inferred latch for \"RF1\[5\]\" at RegFiles.v(34)" {  } { { "RegFiles.v" "" { Text "D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/RegFiles.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF1\[6\] RegFiles.v(34) " "Info (10041): Inferred latch for \"RF1\[6\]\" at RegFiles.v(34)" {  } { { "RegFiles.v" "" { Text "D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/RegFiles.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF1\[7\] RegFiles.v(34) " "Info (10041): Inferred latch for \"RF1\[7\]\" at RegFiles.v(34)" {  } { { "RegFiles.v" "" { Text "D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/RegFiles.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF1\[8\] RegFiles.v(34) " "Info (10041): Inferred latch for \"RF1\[8\]\" at RegFiles.v(34)" {  } { { "RegFiles.v" "" { Text "D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/RegFiles.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF1\[9\] RegFiles.v(34) " "Info (10041): Inferred latch for \"RF1\[9\]\" at RegFiles.v(34)" {  } { { "RegFiles.v" "" { Text "D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/RegFiles.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF1\[10\] RegFiles.v(34) " "Info (10041): Inferred latch for \"RF1\[10\]\" at RegFiles.v(34)" {  } { { "RegFiles.v" "" { Text "D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/RegFiles.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF1\[11\] RegFiles.v(34) " "Info (10041): Inferred latch for \"RF1\[11\]\" at RegFiles.v(34)" {  } { { "RegFiles.v" "" { Text "D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/RegFiles.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF1\[12\] RegFiles.v(34) " "Info (10041): Inferred latch for \"RF1\[12\]\" at RegFiles.v(34)" {  } { { "RegFiles.v" "" { Text "D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/RegFiles.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF1\[13\] RegFiles.v(34) " "Info (10041): Inferred latch for \"RF1\[13\]\" at RegFiles.v(34)" {  } { { "RegFiles.v" "" { Text "D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/RegFiles.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF1\[14\] RegFiles.v(34) " "Info (10041): Inferred latch for \"RF1\[14\]\" at RegFiles.v(34)" {  } { { "RegFiles.v" "" { Text "D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/RegFiles.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF1\[15\] RegFiles.v(34) " "Info (10041): Inferred latch for \"RF1\[15\]\" at RegFiles.v(34)" {  } { { "RegFiles.v" "" { Text "D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/RegFiles.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "se97_16 se97_16:signExtender97_16 " "Info (12128): Elaborating entity \"se97_16\" for hierarchy \"se97_16:signExtender97_16\"" {  } { { "controller.v" "signExtender97_16" { Text "D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/controller.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1_16b mux4to1_16b:forwardMuxA " "Info (12128): Elaborating entity \"mux4to1_16b\" for hierarchy \"mux4to1_16b:forwardMuxA\"" {  } { { "controller.v" "forwardMuxA" { Text "D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/controller.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU1 ALU1:alu1 " "Info (12128): Elaborating entity \"ALU1\" for hierarchy \"ALU1:alu1\"" {  } { { "controller.v" "alu1" { Text "D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/controller.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Out_ALU_ZFlag ALU1.v(25) " "Warning (10240): Verilog HDL Always Construct warning at ALU1.v(25): inferring latch(es) for variable \"Out_ALU_ZFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU1.v" "" { Text "D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/ALU1.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Out_ALU_CFlag ALU1.v(25) " "Warning (10240): Verilog HDL Always Construct warning at ALU1.v(25): inferring latch(es) for variable \"Out_ALU_CFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU1.v" "" { Text "D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/ALU1.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Out_ALU_result ALU1.v(25) " "Warning (10240): Verilog HDL Always Construct warning at ALU1.v(25): inferring latch(es) for variable \"Out_ALU_result\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU1.v" "" { Text "D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/ALU1.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out_ALU_result\[0\] ALU1.v(25) " "Info (10041): Inferred latch for \"Out_ALU_result\[0\]\" at ALU1.v(25)" {  } { { "ALU1.v" "" { Text "D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/ALU1.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out_ALU_result\[1\] ALU1.v(25) " "Info (10041): Inferred latch for \"Out_ALU_result\[1\]\" at ALU1.v(25)" {  } { { "ALU1.v" "" { Text "D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/ALU1.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out_ALU_result\[2\] ALU1.v(25) " "Info (10041): Inferred latch for \"Out_ALU_result\[2\]\" at ALU1.v(25)" {  } { { "ALU1.v" "" { Text "D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/ALU1.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out_ALU_result\[3\] ALU1.v(25) " "Info (10041): Inferred latch for \"Out_ALU_result\[3\]\" at ALU1.v(25)" {  } { { "ALU1.v" "" { Text "D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/ALU1.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out_ALU_result\[4\] ALU1.v(25) " "Info (10041): Inferred latch for \"Out_ALU_result\[4\]\" at ALU1.v(25)" {  } { { "ALU1.v" "" { Text "D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/ALU1.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out_ALU_result\[5\] ALU1.v(25) " "Info (10041): Inferred latch for \"Out_ALU_result\[5\]\" at ALU1.v(25)" {  } { { "ALU1.v" "" { Text "D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/ALU1.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out_ALU_result\[6\] ALU1.v(25) " "Info (10041): Inferred latch for \"Out_ALU_result\[6\]\" at ALU1.v(25)" {  } { { "ALU1.v" "" { Text "D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/ALU1.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out_ALU_result\[7\] ALU1.v(25) " "Info (10041): Inferred latch for \"Out_ALU_result\[7\]\" at ALU1.v(25)" {  } { { "ALU1.v" "" { Text "D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/ALU1.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out_ALU_result\[8\] ALU1.v(25) " "Info (10041): Inferred latch for \"Out_ALU_result\[8\]\" at ALU1.v(25)" {  } { { "ALU1.v" "" { Text "D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/ALU1.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out_ALU_result\[9\] ALU1.v(25) " "Info (10041): Inferred latch for \"Out_ALU_result\[9\]\" at ALU1.v(25)" {  } { { "ALU1.v" "" { Text "D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/ALU1.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out_ALU_result\[10\] ALU1.v(25) " "Info (10041): Inferred latch for \"Out_ALU_result\[10\]\" at ALU1.v(25)" {  } { { "ALU1.v" "" { Text "D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/ALU1.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out_ALU_result\[11\] ALU1.v(25) " "Info (10041): Inferred latch for \"Out_ALU_result\[11\]\" at ALU1.v(25)" {  } { { "ALU1.v" "" { Text "D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/ALU1.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out_ALU_result\[12\] ALU1.v(25) " "Info (10041): Inferred latch for \"Out_ALU_result\[12\]\" at ALU1.v(25)" {  } { { "ALU1.v" "" { Text "D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/ALU1.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out_ALU_result\[13\] ALU1.v(25) " "Info (10041): Inferred latch for \"Out_ALU_result\[13\]\" at ALU1.v(25)" {  } { { "ALU1.v" "" { Text "D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/ALU1.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out_ALU_result\[14\] ALU1.v(25) " "Info (10041): Inferred latch for \"Out_ALU_result\[14\]\" at ALU1.v(25)" {  } { { "ALU1.v" "" { Text "D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/ALU1.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out_ALU_result\[15\] ALU1.v(25) " "Info (10041): Inferred latch for \"Out_ALU_result\[15\]\" at ALU1.v(25)" {  } { { "ALU1.v" "" { Text "D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/ALU1.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out_ALU_ZFlag ALU1.v(63) " "Info (10041): Inferred latch for \"Out_ALU_ZFlag\" at ALU1.v(63)" {  } { { "ALU1.v" "" { Text "D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/ALU1.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out_ALU_CFlag ALU1.v(63) " "Info (10041): Inferred latch for \"Out_ALU_CFlag\" at ALU1.v(63)" {  } { { "ALU1.v" "" { Text "D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/ALU1.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_memory Data_memory:Data_memory0 " "Info (12128): Elaborating entity \"Data_memory\" for hierarchy \"Data_memory:Data_memory0\"" {  } { { "controller.v" "Data_memory0" { Text "D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/controller.v" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "edb_out Data_memory.v(10) " "Warning (10240): Verilog HDL Always Construct warning at Data_memory.v(10): inferring latch(es) for variable \"edb_out\", which holds its previous value in one or more paths through the always construct" {  } { { "Data_memory.v" "" { Text "D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/Data_memory.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "Data_memory Data_memory.v(26) " "Warning (10855): Verilog HDL warning at Data_memory.v(26): initial value for variable Data_memory should be constant" {  } { { "Data_memory.v" "" { Text "D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/Data_memory.v" 26 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edb_out\[0\] Data_memory.v(10) " "Info (10041): Inferred latch for \"edb_out\[0\]\" at Data_memory.v(10)" {  } { { "Data_memory.v" "" { Text "D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/Data_memory.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edb_out\[1\] Data_memory.v(10) " "Info (10041): Inferred latch for \"edb_out\[1\]\" at Data_memory.v(10)" {  } { { "Data_memory.v" "" { Text "D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/Data_memory.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edb_out\[2\] Data_memory.v(10) " "Info (10041): Inferred latch for \"edb_out\[2\]\" at Data_memory.v(10)" {  } { { "Data_memory.v" "" { Text "D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/Data_memory.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edb_out\[3\] Data_memory.v(10) " "Info (10041): Inferred latch for \"edb_out\[3\]\" at Data_memory.v(10)" {  } { { "Data_memory.v" "" { Text "D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/Data_memory.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edb_out\[4\] Data_memory.v(10) " "Info (10041): Inferred latch for \"edb_out\[4\]\" at Data_memory.v(10)" {  } { { "Data_memory.v" "" { Text "D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/Data_memory.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edb_out\[5\] Data_memory.v(10) " "Info (10041): Inferred latch for \"edb_out\[5\]\" at Data_memory.v(10)" {  } { { "Data_memory.v" "" { Text "D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/Data_memory.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edb_out\[6\] Data_memory.v(10) " "Info (10041): Inferred latch for \"edb_out\[6\]\" at Data_memory.v(10)" {  } { { "Data_memory.v" "" { Text "D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/Data_memory.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edb_out\[7\] Data_memory.v(10) " "Info (10041): Inferred latch for \"edb_out\[7\]\" at Data_memory.v(10)" {  } { { "Data_memory.v" "" { Text "D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/Data_memory.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edb_out\[8\] Data_memory.v(10) " "Info (10041): Inferred latch for \"edb_out\[8\]\" at Data_memory.v(10)" {  } { { "Data_memory.v" "" { Text "D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/Data_memory.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edb_out\[9\] Data_memory.v(10) " "Info (10041): Inferred latch for \"edb_out\[9\]\" at Data_memory.v(10)" {  } { { "Data_memory.v" "" { Text "D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/Data_memory.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edb_out\[10\] Data_memory.v(10) " "Info (10041): Inferred latch for \"edb_out\[10\]\" at Data_memory.v(10)" {  } { { "Data_memory.v" "" { Text "D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/Data_memory.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edb_out\[11\] Data_memory.v(10) " "Info (10041): Inferred latch for \"edb_out\[11\]\" at Data_memory.v(10)" {  } { { "Data_memory.v" "" { Text "D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/Data_memory.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edb_out\[12\] Data_memory.v(10) " "Info (10041): Inferred latch for \"edb_out\[12\]\" at Data_memory.v(10)" {  } { { "Data_memory.v" "" { Text "D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/Data_memory.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edb_out\[13\] Data_memory.v(10) " "Info (10041): Inferred latch for \"edb_out\[13\]\" at Data_memory.v(10)" {  } { { "Data_memory.v" "" { Text "D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/Data_memory.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edb_out\[14\] Data_memory.v(10) " "Info (10041): Inferred latch for \"edb_out\[14\]\" at Data_memory.v(10)" {  } { { "Data_memory.v" "" { Text "D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/Data_memory.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "edb_out\[15\] Data_memory.v(10) " "Info (10041): Inferred latch for \"edb_out\[15\]\" at Data_memory.v(10)" {  } { { "Data_memory.v" "" { Text "D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/Data_memory.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "priority_encoder priority_encoder:prio_enc_LM " "Info (12128): Elaborating entity \"priority_encoder\" for hierarchy \"priority_encoder:prio_enc_LM\"" {  } { { "controller.v" "prio_enc_LM" { Text "D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/controller.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 priority_encoder.v(22) " "Warning (10230): Verilog HDL assignment warning at priority_encoder.v(22): truncated value with size 32 to match size of target (3)" {  } { { "priority_encoder.v" "" { Text "D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/priority_encoder.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1_9b mux2to1_9b:imm9FDmux " "Info (12128): Elaborating entity \"mux2to1_9b\" for hierarchy \"mux2to1_9b:imm9FDmux\"" {  } { { "controller.v" "imm9FDmux" { Text "D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/controller.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "forwarding_unit forwarding_unit:forwarding_unit_0 " "Info (12128): Elaborating entity \"forwarding_unit\" for hierarchy \"forwarding_unit:forwarding_unit_0\"" {  } { { "controller.v" "forwarding_unit_0" { Text "D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/controller.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "forward_muxB_ctrl forwarding_unit.v(23) " "Warning (10240): Verilog HDL Always Construct warning at forwarding_unit.v(23): inferring latch(es) for variable \"forward_muxB_ctrl\", which holds its previous value in one or more paths through the always construct" {  } { { "forwarding_unit.v" "" { Text "D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/forwarding_unit.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "forward_muxA_ctrl forwarding_unit.v(23) " "Warning (10240): Verilog HDL Always Construct warning at forwarding_unit.v(23): inferring latch(es) for variable \"forward_muxA_ctrl\", which holds its previous value in one or more paths through the always construct" {  } { { "forwarding_unit.v" "" { Text "D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/forwarding_unit.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "T2_dash_ctrl forwarding_unit.v(23) " "Warning (10240): Verilog HDL Always Construct warning at forwarding_unit.v(23): inferring latch(es) for variable \"T2_dash_ctrl\", which holds its previous value in one or more paths through the always construct" {  } { { "forwarding_unit.v" "" { Text "D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/forwarding_unit.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "forward_muxB_ctrl\[0\] forwarding_unit.v(98) " "Info (10041): Inferred latch for \"forward_muxB_ctrl\[0\]\" at forwarding_unit.v(98)" {  } { { "forwarding_unit.v" "" { Text "D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/forwarding_unit.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "forward_muxB_ctrl\[1\] forwarding_unit.v(98) " "Info (10041): Inferred latch for \"forward_muxB_ctrl\[1\]\" at forwarding_unit.v(98)" {  } { { "forwarding_unit.v" "" { Text "D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/forwarding_unit.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "forward_muxA_ctrl\[0\] forwarding_unit.v(97) " "Info (10041): Inferred latch for \"forward_muxA_ctrl\[0\]\" at forwarding_unit.v(97)" {  } { { "forwarding_unit.v" "" { Text "D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/forwarding_unit.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "forward_muxA_ctrl\[1\] forwarding_unit.v(97) " "Info (10041): Inferred latch for \"forward_muxA_ctrl\[1\]\" at forwarding_unit.v(97)" {  } { { "forwarding_unit.v" "" { Text "D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/forwarding_unit.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_dash_ctrl forwarding_unit.v(59) " "Info (10041): Inferred latch for \"T2_dash_ctrl\" at forwarding_unit.v(59)" {  } { { "forwarding_unit.v" "" { Text "D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/forwarding_unit.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hazard_unit hazard_unit:hazard_unit_0 " "Info (12128): Elaborating entity \"hazard_unit\" for hierarchy \"hazard_unit:hazard_unit_0\"" {  } { { "controller.v" "hazard_unit_0" { Text "D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALU_pc_muxB_ctrl hazard_unit.v(48) " "Warning (10240): Verilog HDL Always Construct warning at hazard_unit.v(48): inferring latch(es) for variable \"ALU_pc_muxB_ctrl\", which holds its previous value in one or more paths through the always construct" {  } { { "hazard_unit.v" "" { Text "D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/hazard_unit.v" 48 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FD_en hazard_unit.v(48) " "Warning (10240): Verilog HDL Always Construct warning at hazard_unit.v(48): inferring latch(es) for variable \"FD_en\", which holds its previous value in one or more paths through the always construct" {  } { { "hazard_unit.v" "" { Text "D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/hazard_unit.v" 48 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "DR_en hazard_unit.v(48) " "Warning (10240): Verilog HDL Always Construct warning at hazard_unit.v(48): inferring latch(es) for variable \"DR_en\", which holds its previous value in one or more paths through the always construct" {  } { { "hazard_unit.v" "" { Text "D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/hazard_unit.v" 48 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RE_en hazard_unit.v(48) " "Warning (10240): Verilog HDL Always Construct warning at hazard_unit.v(48): inferring latch(es) for variable \"RE_en\", which holds its previous value in one or more paths through the always construct" {  } { { "hazard_unit.v" "" { Text "D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/hazard_unit.v" 48 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "EM_en hazard_unit.v(48) " "Warning (10240): Verilog HDL Always Construct warning at hazard_unit.v(48): inferring latch(es) for variable \"EM_en\", which holds its previous value in one or more paths through the always construct" {  } { { "hazard_unit.v" "" { Text "D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/hazard_unit.v" 48 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MW_en hazard_unit.v(48) " "Warning (10240): Verilog HDL Always Construct warning at hazard_unit.v(48): inferring latch(es) for variable \"MW_en\", which holds its previous value in one or more paths through the always construct" {  } { { "hazard_unit.v" "" { Text "D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/hazard_unit.v" 48 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FD_en hazard_unit.v(193) " "Info (10041): Inferred latch for \"FD_en\" at hazard_unit.v(193)" {  } { { "hazard_unit.v" "" { Text "D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/hazard_unit.v" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MW_en hazard_unit.v(173) " "Info (10041): Inferred latch for \"MW_en\" at hazard_unit.v(173)" {  } { { "hazard_unit.v" "" { Text "D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/hazard_unit.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EM_en hazard_unit.v(173) " "Info (10041): Inferred latch for \"EM_en\" at hazard_unit.v(173)" {  } { { "hazard_unit.v" "" { Text "D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/hazard_unit.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RE_en hazard_unit.v(173) " "Info (10041): Inferred latch for \"RE_en\" at hazard_unit.v(173)" {  } { { "hazard_unit.v" "" { Text "D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/hazard_unit.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DR_en hazard_unit.v(173) " "Info (10041): Inferred latch for \"DR_en\" at hazard_unit.v(173)" {  } { { "hazard_unit.v" "" { Text "D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/hazard_unit.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_pc_muxB_ctrl hazard_unit.v(60) " "Info (10041): Inferred latch for \"ALU_pc_muxB_ctrl\" at hazard_unit.v(60)" {  } { { "hazard_unit.v" "" { Text "D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/hazard_unit.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning (12011): Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reset " "Warning (12110): Net \"reset\" is missing source, defaulting to GND" {  } { { "controller.v" "reset" { Text "D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/controller.v" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning (12011): Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reset " "Warning (12110): Net \"reset\" is missing source, defaulting to GND" {  } { { "controller.v" "reset" { Text "D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/controller.v" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning (12011): Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reset " "Warning (12110): Net \"reset\" is missing source, defaulting to GND" {  } { { "controller.v" "reset" { Text "D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/controller.v" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning (12011): Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reset " "Warning (12110): Net \"reset\" is missing source, defaulting to GND" {  } { { "controller.v" "reset" { Text "D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/controller.v" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning (12011): Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reset " "Warning (12110): Net \"reset\" is missing source, defaulting to GND" {  } { { "controller.v" "reset" { Text "D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/controller.v" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning (12011): Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reset " "Warning (12110): Net \"reset\" is missing source, defaulting to GND" {  } { { "controller.v" "reset" { Text "D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/controller.v" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning (12011): Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reset " "Warning (12110): Net \"reset\" is missing source, defaulting to GND" {  } { { "controller.v" "reset" { Text "D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/controller.v" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning (12011): Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reset " "Warning (12110): Net \"reset\" is missing source, defaulting to GND" {  } { { "controller.v" "reset" { Text "D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/controller.v" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning (12011): Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reset " "Warning (12110): Net \"reset\" is missing source, defaulting to GND" {  } { { "controller.v" "reset" { Text "D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/controller.v" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info (16010): Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Warning (21074): Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "Warning (15610): No output dependent on input pin \"clock\"" {  } { { "controller.v" "" { Text "D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/controller.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1 " "Info (21057): Implemented 1 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Info (21058): Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Info (21059): Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 54 s Quartus II 32-bit " "Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 54 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "306 " "Info: Peak virtual memory: 306 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 30 05:50:13 2015 " "Info: Processing ended: Mon Nov 30 05:50:13 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Info: Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 173 11/01/2011 SJ Web Edition " "Info: Version 11.1 Build 173 11/01/2011 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 30 05:50:15 2015 " "Info: Processing started: Mon Nov 30 05:50:15 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off pipeline_project -c pipeline_project " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off pipeline_project -c pipeline_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "pipeline_project EP4CE6F17C6 " "Info (119006): Selected device EP4CE6F17C6 for design \"pipeline_project\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info (21077): Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info (21077): Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info (21077): High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Info (176445): Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Info (176445): Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C6 " "Info (176445): Device EP4CE22F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Info (169124): Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "d:/programmes/programmes/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programmes/programmes/altera/11.1/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/programmes/programmes/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programmes/programmes/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/" { { 0 { 0 ""} 0 37 6069 6992 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "d:/programmes/programmes/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programmes/programmes/altera/11.1/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/programmes/programmes/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programmes/programmes/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/" { { 0 { 0 ""} 0 39 6069 6992 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Info (169125): Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "d:/programmes/programmes/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programmes/programmes/altera/11.1/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/programmes/programmes/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programmes/programmes/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/" { { 0 { 0 ""} 0 41 6069 6992 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Info (169125): Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "d:/programmes/programmes/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programmes/programmes/altera/11.1/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/programmes/programmes/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programmes/programmes/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/" { { 0 { 0 ""} 0 43 6069 6992 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Info (169125): Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "d:/programmes/programmes/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programmes/programmes/altera/11.1/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/programmes/programmes/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programmes/programmes/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/" { { 0 { 0 ""} 0 45 6069 6992 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 1 " "Critical Warning (169085): No exact pin location assignment(s) for 1 pins of 1 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock " "Info (169086): Pin clock not assigned to an exact location on the device" {  } { { "d:/programmes/programmes/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/programmes/programmes/altera/11.1/quartus/bin/pin_planner.ppl" { clock } } } { "controller.v" "" { Text "D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/controller.v" 3 0 0 } } { "d:/programmes/programmes/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programmes/programmes/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/" { { 0 { 0 ""} 0 30 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "pipeline_project.sdc " "Critical Warning (332012): Synopsys Design Constraints File file not found: 'pipeline_project.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info (332144): No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "" 0 -1}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "Warning (332068): No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info (332143): No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info (176233): Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info (176273): Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info (176274): Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info (176236): Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info (176237): Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info (176248): Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info (176249): Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info (176235): Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info (176219): No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 2.5V 1 0 0 " "Info (176211): Number of I/O pins in group: 1 (unused VREF, 2.5V VCCIO, 1 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "Info (176212): I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info (176215): I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info (176214): Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 13 " "Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 19 " "Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  19 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 26 " "Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 27 " "Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  27 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 25 " "Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 13 " "Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 26 " "Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 26 " "Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info (171121): Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info (170189): Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info (170191): Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info (170137): Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info (170192): Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info (170193): Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info (170195): Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X11_Y0 X22_Y11 " "Info (170196): Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } {  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info (170194): Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info (170201): Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info (170200): Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info (334003): Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info (334004): Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 32-bit " "Info: Quartus II 32-bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "399 " "Info: Peak virtual memory: 399 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 30 05:50:25 2015 " "Info: Processing ended: Mon Nov 30 05:50:25 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Info: Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Info: Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Info: Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 173 11/01/2011 SJ Web Edition " "Info: Version 11.1 Build 173 11/01/2011 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 30 05:50:27 2015 " "Info: Processing started: Mon Nov 30 05:50:27 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off pipeline_project -c pipeline_project " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off pipeline_project -c pipeline_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Info: Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 173 11/01/2011 SJ Web Edition " "Info: Version 11.1 Build 173 11/01/2011 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 30 05:50:28 2015 " "Info: Processing started: Mon Nov 30 05:50:28 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta pipeline_project -c pipeline_project " "Info: Command: quartus_sta pipeline_project -c pipeline_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info (21077): Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info (21077): Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info (21077): High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info (115031): Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info (115030): Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "pipeline_project.sdc " "Critical Warning (332012): Synopsys Design Constraints File file not found: 'pipeline_project.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info (332142): No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "" 0 -1}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "Warning (332068): No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info (332143): No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "Info (332159): No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "Info (332140): No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "Info (332140): No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "Info (332140): No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info (332140): No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info (332140): No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "Info (332140): No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info (334003): Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Info: Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "303 " "Info: Peak virtual memory: 303 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 30 05:50:30 2015 " "Info: Processing ended: Mon Nov 30 05:50:30 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info (334004): Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info (332142): No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "" 0 -1}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "Warning (332068): No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "Info (332140): No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "Info (332140): No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "Info (332140): No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info (332140): No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info (332140): No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "Info (332140): No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info (334003): Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info (334004): Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info (332142): No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "" 0 -1}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "Warning (332068): No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "Info (332140): No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "Info (332140): No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info (332140): No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info (332140): No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "Info (332140): No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Info (332101): Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Info (332101): Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 32-bit " "Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "326 " "Info: Peak virtual memory: 326 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 30 05:50:32 2015 " "Info: Processing ended: Mon Nov 30 05:50:32 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Info: Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 173 11/01/2011 SJ Web Edition " "Info: Version 11.1 Build 173 11/01/2011 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 30 05:50:34 2015 " "Info: Processing started: Mon Nov 30 05:50:34 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off pipeline_project -c pipeline_project " "Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off pipeline_project -c pipeline_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "pipeline_project_6_1200mv_85c_slow.vo D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/simulation/modelsim/ simulation " "Info (204019): Generated file pipeline_project_6_1200mv_85c_slow.vo in folder \"D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "pipeline_project_6_1200mv_0c_slow.vo D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/simulation/modelsim/ simulation " "Info (204019): Generated file pipeline_project_6_1200mv_0c_slow.vo in folder \"D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "pipeline_project_min_1200mv_0c_fast.vo D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/simulation/modelsim/ simulation " "Info (204019): Generated file pipeline_project_min_1200mv_0c_fast.vo in folder \"D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "pipeline_project.vo D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/simulation/modelsim/ simulation " "Info (204019): Generated file pipeline_project.vo in folder \"D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "pipeline_project_6_1200mv_85c_v_slow.sdo D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/simulation/modelsim/ simulation " "Info (204019): Generated file pipeline_project_6_1200mv_85c_v_slow.sdo in folder \"D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "pipeline_project_6_1200mv_0c_v_slow.sdo D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/simulation/modelsim/ simulation " "Info (204019): Generated file pipeline_project_6_1200mv_0c_v_slow.sdo in folder \"D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "pipeline_project_min_1200mv_0c_v_fast.sdo D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/simulation/modelsim/ simulation " "Info (204019): Generated file pipeline_project_min_1200mv_0c_v_fast.sdo in folder \"D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "pipeline_project_v.sdo D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/simulation/modelsim/ simulation " "Info (204019): Generated file pipeline_project_v.sdo in folder \"D:/lectures/sem5/ee309/130020118_130020090_130040019_13D070018_pipeline/code/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Info: Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "279 " "Info: Peak virtual memory: 279 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 30 05:50:36 2015 " "Info: Processing ended: Mon Nov 30 05:50:36 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Info (293026): Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 65 s " "Info (293000): Quartus II Full Compilation was successful. 0 errors, 65 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
