
tp_vermetal.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006b88  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000021c  08006d28  08006d28  00016d28  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08006f44  08006f44  00016f44  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08006f4c  08006f4c  00016f4c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08006f50  08006f50  00016f50  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000370  20000000  08006f54  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000c44  20000370  080072c4  00020370  2**3
                  ALLOC
  8 ._user_heap_stack 00000600  20000fb4  080072c4  00020fb4  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020370  2**0
                  CONTENTS, READONLY
 10 .debug_info   00034d40  00000000  00000000  000203a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00006743  00000000  00000000  000550e0  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    0000fde1  00000000  00000000  0005b823  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00001510  00000000  00000000  0006b608  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00001af8  00000000  00000000  0006cb18  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   0000d2ec  00000000  00000000  0006e610  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    000072b3  00000000  00000000  0007b8fc  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  00082baf  2**0
                  CONTENTS, READONLY
 18 .debug_frame  0000459c  00000000  00000000  00082c2c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000370 	.word	0x20000370
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08006d10 	.word	0x08006d10

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000374 	.word	0x20000374
 80001dc:	08006d10 	.word	0x08006d10

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003ce:	f1a4 0401 	sub.w	r4, r4, #1
 80003d2:	d1e9      	bne.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f092 0f00 	teq	r2, #0
 800057a:	bf14      	ite	ne
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	4770      	bxeq	lr
 8000582:	b530      	push	{r4, r5, lr}
 8000584:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000588:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800058c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000590:	e720      	b.n	80003d4 <__adddf3+0x138>
 8000592:	bf00      	nop

08000594 <__aeabi_ul2d>:
 8000594:	ea50 0201 	orrs.w	r2, r0, r1
 8000598:	bf08      	it	eq
 800059a:	4770      	bxeq	lr
 800059c:	b530      	push	{r4, r5, lr}
 800059e:	f04f 0500 	mov.w	r5, #0
 80005a2:	e00a      	b.n	80005ba <__aeabi_l2d+0x16>

080005a4 <__aeabi_l2d>:
 80005a4:	ea50 0201 	orrs.w	r2, r0, r1
 80005a8:	bf08      	it	eq
 80005aa:	4770      	bxeq	lr
 80005ac:	b530      	push	{r4, r5, lr}
 80005ae:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005b2:	d502      	bpl.n	80005ba <__aeabi_l2d+0x16>
 80005b4:	4240      	negs	r0, r0
 80005b6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005ba:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005be:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005c2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005c6:	f43f aedc 	beq.w	8000382 <__adddf3+0xe6>
 80005ca:	f04f 0203 	mov.w	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005e2:	f1c2 0320 	rsb	r3, r2, #32
 80005e6:	fa00 fc03 	lsl.w	ip, r0, r3
 80005ea:	fa20 f002 	lsr.w	r0, r0, r2
 80005ee:	fa01 fe03 	lsl.w	lr, r1, r3
 80005f2:	ea40 000e 	orr.w	r0, r0, lr
 80005f6:	fa21 f102 	lsr.w	r1, r1, r2
 80005fa:	4414      	add	r4, r2
 80005fc:	e6c1      	b.n	8000382 <__adddf3+0xe6>
 80005fe:	bf00      	nop

08000600 <__aeabi_dmul>:
 8000600:	b570      	push	{r4, r5, r6, lr}
 8000602:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000606:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800060a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800060e:	bf1d      	ittte	ne
 8000610:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000614:	ea94 0f0c 	teqne	r4, ip
 8000618:	ea95 0f0c 	teqne	r5, ip
 800061c:	f000 f8de 	bleq	80007dc <__aeabi_dmul+0x1dc>
 8000620:	442c      	add	r4, r5
 8000622:	ea81 0603 	eor.w	r6, r1, r3
 8000626:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800062a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800062e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000632:	bf18      	it	ne
 8000634:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000638:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800063c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000640:	d038      	beq.n	80006b4 <__aeabi_dmul+0xb4>
 8000642:	fba0 ce02 	umull	ip, lr, r0, r2
 8000646:	f04f 0500 	mov.w	r5, #0
 800064a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800064e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000652:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000656:	f04f 0600 	mov.w	r6, #0
 800065a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800065e:	f09c 0f00 	teq	ip, #0
 8000662:	bf18      	it	ne
 8000664:	f04e 0e01 	orrne.w	lr, lr, #1
 8000668:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800066c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000670:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000674:	d204      	bcs.n	8000680 <__aeabi_dmul+0x80>
 8000676:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800067a:	416d      	adcs	r5, r5
 800067c:	eb46 0606 	adc.w	r6, r6, r6
 8000680:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000684:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000688:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800068c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000690:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000694:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000698:	bf88      	it	hi
 800069a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800069e:	d81e      	bhi.n	80006de <__aeabi_dmul+0xde>
 80006a0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006a4:	bf08      	it	eq
 80006a6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006aa:	f150 0000 	adcs.w	r0, r0, #0
 80006ae:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b8:	ea46 0101 	orr.w	r1, r6, r1
 80006bc:	ea40 0002 	orr.w	r0, r0, r2
 80006c0:	ea81 0103 	eor.w	r1, r1, r3
 80006c4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c8:	bfc2      	ittt	gt
 80006ca:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006ce:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006d2:	bd70      	popgt	{r4, r5, r6, pc}
 80006d4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d8:	f04f 0e00 	mov.w	lr, #0
 80006dc:	3c01      	subs	r4, #1
 80006de:	f300 80ab 	bgt.w	8000838 <__aeabi_dmul+0x238>
 80006e2:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006e6:	bfde      	ittt	le
 80006e8:	2000      	movle	r0, #0
 80006ea:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006ee:	bd70      	pople	{r4, r5, r6, pc}
 80006f0:	f1c4 0400 	rsb	r4, r4, #0
 80006f4:	3c20      	subs	r4, #32
 80006f6:	da35      	bge.n	8000764 <__aeabi_dmul+0x164>
 80006f8:	340c      	adds	r4, #12
 80006fa:	dc1b      	bgt.n	8000734 <__aeabi_dmul+0x134>
 80006fc:	f104 0414 	add.w	r4, r4, #20
 8000700:	f1c4 0520 	rsb	r5, r4, #32
 8000704:	fa00 f305 	lsl.w	r3, r0, r5
 8000708:	fa20 f004 	lsr.w	r0, r0, r4
 800070c:	fa01 f205 	lsl.w	r2, r1, r5
 8000710:	ea40 0002 	orr.w	r0, r0, r2
 8000714:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000718:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800071c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000720:	fa21 f604 	lsr.w	r6, r1, r4
 8000724:	eb42 0106 	adc.w	r1, r2, r6
 8000728:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800072c:	bf08      	it	eq
 800072e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000732:	bd70      	pop	{r4, r5, r6, pc}
 8000734:	f1c4 040c 	rsb	r4, r4, #12
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f304 	lsl.w	r3, r0, r4
 8000740:	fa20 f005 	lsr.w	r0, r0, r5
 8000744:	fa01 f204 	lsl.w	r2, r1, r4
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000750:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000754:	f141 0100 	adc.w	r1, r1, #0
 8000758:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800075c:	bf08      	it	eq
 800075e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000762:	bd70      	pop	{r4, r5, r6, pc}
 8000764:	f1c4 0520 	rsb	r5, r4, #32
 8000768:	fa00 f205 	lsl.w	r2, r0, r5
 800076c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000770:	fa20 f304 	lsr.w	r3, r0, r4
 8000774:	fa01 f205 	lsl.w	r2, r1, r5
 8000778:	ea43 0302 	orr.w	r3, r3, r2
 800077c:	fa21 f004 	lsr.w	r0, r1, r4
 8000780:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000784:	fa21 f204 	lsr.w	r2, r1, r4
 8000788:	ea20 0002 	bic.w	r0, r0, r2
 800078c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f094 0f00 	teq	r4, #0
 80007a0:	d10f      	bne.n	80007c2 <__aeabi_dmul+0x1c2>
 80007a2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007a6:	0040      	lsls	r0, r0, #1
 80007a8:	eb41 0101 	adc.w	r1, r1, r1
 80007ac:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b0:	bf08      	it	eq
 80007b2:	3c01      	subeq	r4, #1
 80007b4:	d0f7      	beq.n	80007a6 <__aeabi_dmul+0x1a6>
 80007b6:	ea41 0106 	orr.w	r1, r1, r6
 80007ba:	f095 0f00 	teq	r5, #0
 80007be:	bf18      	it	ne
 80007c0:	4770      	bxne	lr
 80007c2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007c6:	0052      	lsls	r2, r2, #1
 80007c8:	eb43 0303 	adc.w	r3, r3, r3
 80007cc:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d0:	bf08      	it	eq
 80007d2:	3d01      	subeq	r5, #1
 80007d4:	d0f7      	beq.n	80007c6 <__aeabi_dmul+0x1c6>
 80007d6:	ea43 0306 	orr.w	r3, r3, r6
 80007da:	4770      	bx	lr
 80007dc:	ea94 0f0c 	teq	r4, ip
 80007e0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007e4:	bf18      	it	ne
 80007e6:	ea95 0f0c 	teqne	r5, ip
 80007ea:	d00c      	beq.n	8000806 <__aeabi_dmul+0x206>
 80007ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f0:	bf18      	it	ne
 80007f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007f6:	d1d1      	bne.n	800079c <__aeabi_dmul+0x19c>
 80007f8:	ea81 0103 	eor.w	r1, r1, r3
 80007fc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000800:	f04f 0000 	mov.w	r0, #0
 8000804:	bd70      	pop	{r4, r5, r6, pc}
 8000806:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800080a:	bf06      	itte	eq
 800080c:	4610      	moveq	r0, r2
 800080e:	4619      	moveq	r1, r3
 8000810:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000814:	d019      	beq.n	800084a <__aeabi_dmul+0x24a>
 8000816:	ea94 0f0c 	teq	r4, ip
 800081a:	d102      	bne.n	8000822 <__aeabi_dmul+0x222>
 800081c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000820:	d113      	bne.n	800084a <__aeabi_dmul+0x24a>
 8000822:	ea95 0f0c 	teq	r5, ip
 8000826:	d105      	bne.n	8000834 <__aeabi_dmul+0x234>
 8000828:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800082c:	bf1c      	itt	ne
 800082e:	4610      	movne	r0, r2
 8000830:	4619      	movne	r1, r3
 8000832:	d10a      	bne.n	800084a <__aeabi_dmul+0x24a>
 8000834:	ea81 0103 	eor.w	r1, r1, r3
 8000838:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800083c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000840:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000844:	f04f 0000 	mov.w	r0, #0
 8000848:	bd70      	pop	{r4, r5, r6, pc}
 800084a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800084e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000852:	bd70      	pop	{r4, r5, r6, pc}

08000854 <__aeabi_ddiv>:
 8000854:	b570      	push	{r4, r5, r6, lr}
 8000856:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800085a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800085e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000862:	bf1d      	ittte	ne
 8000864:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000868:	ea94 0f0c 	teqne	r4, ip
 800086c:	ea95 0f0c 	teqne	r5, ip
 8000870:	f000 f8a7 	bleq	80009c2 <__aeabi_ddiv+0x16e>
 8000874:	eba4 0405 	sub.w	r4, r4, r5
 8000878:	ea81 0e03 	eor.w	lr, r1, r3
 800087c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000880:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000884:	f000 8088 	beq.w	8000998 <__aeabi_ddiv+0x144>
 8000888:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800088c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000890:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000894:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000898:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800089c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008a4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008ac:	429d      	cmp	r5, r3
 80008ae:	bf08      	it	eq
 80008b0:	4296      	cmpeq	r6, r2
 80008b2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008b6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008ba:	d202      	bcs.n	80008c2 <__aeabi_ddiv+0x6e>
 80008bc:	085b      	lsrs	r3, r3, #1
 80008be:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c2:	1ab6      	subs	r6, r6, r2
 80008c4:	eb65 0503 	sbc.w	r5, r5, r3
 80008c8:	085b      	lsrs	r3, r3, #1
 80008ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ce:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008d2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000930:	ea55 0e06 	orrs.w	lr, r5, r6
 8000934:	d018      	beq.n	8000968 <__aeabi_ddiv+0x114>
 8000936:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800093a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800093e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000942:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000946:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800094a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800094e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000952:	d1c0      	bne.n	80008d6 <__aeabi_ddiv+0x82>
 8000954:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000958:	d10b      	bne.n	8000972 <__aeabi_ddiv+0x11e>
 800095a:	ea41 0100 	orr.w	r1, r1, r0
 800095e:	f04f 0000 	mov.w	r0, #0
 8000962:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000966:	e7b6      	b.n	80008d6 <__aeabi_ddiv+0x82>
 8000968:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800096c:	bf04      	itt	eq
 800096e:	4301      	orreq	r1, r0
 8000970:	2000      	moveq	r0, #0
 8000972:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000976:	bf88      	it	hi
 8000978:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800097c:	f63f aeaf 	bhi.w	80006de <__aeabi_dmul+0xde>
 8000980:	ebb5 0c03 	subs.w	ip, r5, r3
 8000984:	bf04      	itt	eq
 8000986:	ebb6 0c02 	subseq.w	ip, r6, r2
 800098a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800098e:	f150 0000 	adcs.w	r0, r0, #0
 8000992:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000996:	bd70      	pop	{r4, r5, r6, pc}
 8000998:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800099c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009a4:	bfc2      	ittt	gt
 80009a6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009aa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	popgt	{r4, r5, r6, pc}
 80009b0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009b4:	f04f 0e00 	mov.w	lr, #0
 80009b8:	3c01      	subs	r4, #1
 80009ba:	e690      	b.n	80006de <__aeabi_dmul+0xde>
 80009bc:	ea45 0e06 	orr.w	lr, r5, r6
 80009c0:	e68d      	b.n	80006de <__aeabi_dmul+0xde>
 80009c2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009c6:	ea94 0f0c 	teq	r4, ip
 80009ca:	bf08      	it	eq
 80009cc:	ea95 0f0c 	teqeq	r5, ip
 80009d0:	f43f af3b 	beq.w	800084a <__aeabi_dmul+0x24a>
 80009d4:	ea94 0f0c 	teq	r4, ip
 80009d8:	d10a      	bne.n	80009f0 <__aeabi_ddiv+0x19c>
 80009da:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009de:	f47f af34 	bne.w	800084a <__aeabi_dmul+0x24a>
 80009e2:	ea95 0f0c 	teq	r5, ip
 80009e6:	f47f af25 	bne.w	8000834 <__aeabi_dmul+0x234>
 80009ea:	4610      	mov	r0, r2
 80009ec:	4619      	mov	r1, r3
 80009ee:	e72c      	b.n	800084a <__aeabi_dmul+0x24a>
 80009f0:	ea95 0f0c 	teq	r5, ip
 80009f4:	d106      	bne.n	8000a04 <__aeabi_ddiv+0x1b0>
 80009f6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009fa:	f43f aefd 	beq.w	80007f8 <__aeabi_dmul+0x1f8>
 80009fe:	4610      	mov	r0, r2
 8000a00:	4619      	mov	r1, r3
 8000a02:	e722      	b.n	800084a <__aeabi_dmul+0x24a>
 8000a04:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a08:	bf18      	it	ne
 8000a0a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a0e:	f47f aec5 	bne.w	800079c <__aeabi_dmul+0x19c>
 8000a12:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a16:	f47f af0d 	bne.w	8000834 <__aeabi_dmul+0x234>
 8000a1a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a1e:	f47f aeeb 	bne.w	80007f8 <__aeabi_dmul+0x1f8>
 8000a22:	e712      	b.n	800084a <__aeabi_dmul+0x24a>

08000a24 <__gedf2>:
 8000a24:	f04f 3cff 	mov.w	ip, #4294967295
 8000a28:	e006      	b.n	8000a38 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__ledf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	e002      	b.n	8000a38 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__cmpdf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a44:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a48:	bf18      	it	ne
 8000a4a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a4e:	d01b      	beq.n	8000a88 <__cmpdf2+0x54>
 8000a50:	b001      	add	sp, #4
 8000a52:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a56:	bf0c      	ite	eq
 8000a58:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a5c:	ea91 0f03 	teqne	r1, r3
 8000a60:	bf02      	ittt	eq
 8000a62:	ea90 0f02 	teqeq	r0, r2
 8000a66:	2000      	moveq	r0, #0
 8000a68:	4770      	bxeq	lr
 8000a6a:	f110 0f00 	cmn.w	r0, #0
 8000a6e:	ea91 0f03 	teq	r1, r3
 8000a72:	bf58      	it	pl
 8000a74:	4299      	cmppl	r1, r3
 8000a76:	bf08      	it	eq
 8000a78:	4290      	cmpeq	r0, r2
 8000a7a:	bf2c      	ite	cs
 8000a7c:	17d8      	asrcs	r0, r3, #31
 8000a7e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a82:	f040 0001 	orr.w	r0, r0, #1
 8000a86:	4770      	bx	lr
 8000a88:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a8c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a90:	d102      	bne.n	8000a98 <__cmpdf2+0x64>
 8000a92:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a96:	d107      	bne.n	8000aa8 <__cmpdf2+0x74>
 8000a98:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a9c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa0:	d1d6      	bne.n	8000a50 <__cmpdf2+0x1c>
 8000aa2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aa6:	d0d3      	beq.n	8000a50 <__cmpdf2+0x1c>
 8000aa8:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aac:	4770      	bx	lr
 8000aae:	bf00      	nop

08000ab0 <__aeabi_cdrcmple>:
 8000ab0:	4684      	mov	ip, r0
 8000ab2:	4610      	mov	r0, r2
 8000ab4:	4662      	mov	r2, ip
 8000ab6:	468c      	mov	ip, r1
 8000ab8:	4619      	mov	r1, r3
 8000aba:	4663      	mov	r3, ip
 8000abc:	e000      	b.n	8000ac0 <__aeabi_cdcmpeq>
 8000abe:	bf00      	nop

08000ac0 <__aeabi_cdcmpeq>:
 8000ac0:	b501      	push	{r0, lr}
 8000ac2:	f7ff ffb7 	bl	8000a34 <__cmpdf2>
 8000ac6:	2800      	cmp	r0, #0
 8000ac8:	bf48      	it	mi
 8000aca:	f110 0f00 	cmnmi.w	r0, #0
 8000ace:	bd01      	pop	{r0, pc}

08000ad0 <__aeabi_dcmpeq>:
 8000ad0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad4:	f7ff fff4 	bl	8000ac0 <__aeabi_cdcmpeq>
 8000ad8:	bf0c      	ite	eq
 8000ada:	2001      	moveq	r0, #1
 8000adc:	2000      	movne	r0, #0
 8000ade:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ae2:	bf00      	nop

08000ae4 <__aeabi_dcmplt>:
 8000ae4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae8:	f7ff ffea 	bl	8000ac0 <__aeabi_cdcmpeq>
 8000aec:	bf34      	ite	cc
 8000aee:	2001      	movcc	r0, #1
 8000af0:	2000      	movcs	r0, #0
 8000af2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000af6:	bf00      	nop

08000af8 <__aeabi_dcmple>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff ffe0 	bl	8000ac0 <__aeabi_cdcmpeq>
 8000b00:	bf94      	ite	ls
 8000b02:	2001      	movls	r0, #1
 8000b04:	2000      	movhi	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmpge>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffce 	bl	8000ab0 <__aeabi_cdrcmple>
 8000b14:	bf94      	ite	ls
 8000b16:	2001      	movls	r0, #1
 8000b18:	2000      	movhi	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmpgt>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffc4 	bl	8000ab0 <__aeabi_cdrcmple>
 8000b28:	bf34      	ite	cc
 8000b2a:	2001      	movcc	r0, #1
 8000b2c:	2000      	movcs	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpun>:
 8000b34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b3c:	d102      	bne.n	8000b44 <__aeabi_dcmpun+0x10>
 8000b3e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b42:	d10a      	bne.n	8000b5a <__aeabi_dcmpun+0x26>
 8000b44:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b4c:	d102      	bne.n	8000b54 <__aeabi_dcmpun+0x20>
 8000b4e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b52:	d102      	bne.n	8000b5a <__aeabi_dcmpun+0x26>
 8000b54:	f04f 0000 	mov.w	r0, #0
 8000b58:	4770      	bx	lr
 8000b5a:	f04f 0001 	mov.w	r0, #1
 8000b5e:	4770      	bx	lr

08000b60 <__aeabi_d2iz>:
 8000b60:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b64:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b68:	d215      	bcs.n	8000b96 <__aeabi_d2iz+0x36>
 8000b6a:	d511      	bpl.n	8000b90 <__aeabi_d2iz+0x30>
 8000b6c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b70:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b74:	d912      	bls.n	8000b9c <__aeabi_d2iz+0x3c>
 8000b76:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b7a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b7e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b82:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b86:	fa23 f002 	lsr.w	r0, r3, r2
 8000b8a:	bf18      	it	ne
 8000b8c:	4240      	negne	r0, r0
 8000b8e:	4770      	bx	lr
 8000b90:	f04f 0000 	mov.w	r0, #0
 8000b94:	4770      	bx	lr
 8000b96:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b9a:	d105      	bne.n	8000ba8 <__aeabi_d2iz+0x48>
 8000b9c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba0:	bf08      	it	eq
 8000ba2:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	bf00      	nop

08000bb0 <__aeabi_uldivmod>:
 8000bb0:	b953      	cbnz	r3, 8000bc8 <__aeabi_uldivmod+0x18>
 8000bb2:	b94a      	cbnz	r2, 8000bc8 <__aeabi_uldivmod+0x18>
 8000bb4:	2900      	cmp	r1, #0
 8000bb6:	bf08      	it	eq
 8000bb8:	2800      	cmpeq	r0, #0
 8000bba:	bf1c      	itt	ne
 8000bbc:	f04f 31ff 	movne.w	r1, #4294967295
 8000bc0:	f04f 30ff 	movne.w	r0, #4294967295
 8000bc4:	f000 b97a 	b.w	8000ebc <__aeabi_idiv0>
 8000bc8:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bcc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bd0:	f000 f806 	bl	8000be0 <__udivmoddi4>
 8000bd4:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bdc:	b004      	add	sp, #16
 8000bde:	4770      	bx	lr

08000be0 <__udivmoddi4>:
 8000be0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000be4:	468c      	mov	ip, r1
 8000be6:	460d      	mov	r5, r1
 8000be8:	4604      	mov	r4, r0
 8000bea:	9e08      	ldr	r6, [sp, #32]
 8000bec:	2b00      	cmp	r3, #0
 8000bee:	d151      	bne.n	8000c94 <__udivmoddi4+0xb4>
 8000bf0:	428a      	cmp	r2, r1
 8000bf2:	4617      	mov	r7, r2
 8000bf4:	d96d      	bls.n	8000cd2 <__udivmoddi4+0xf2>
 8000bf6:	fab2 fe82 	clz	lr, r2
 8000bfa:	f1be 0f00 	cmp.w	lr, #0
 8000bfe:	d00b      	beq.n	8000c18 <__udivmoddi4+0x38>
 8000c00:	f1ce 0c20 	rsb	ip, lr, #32
 8000c04:	fa01 f50e 	lsl.w	r5, r1, lr
 8000c08:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000c0c:	fa02 f70e 	lsl.w	r7, r2, lr
 8000c10:	ea4c 0c05 	orr.w	ip, ip, r5
 8000c14:	fa00 f40e 	lsl.w	r4, r0, lr
 8000c18:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 8000c1c:	0c25      	lsrs	r5, r4, #16
 8000c1e:	fbbc f8fa 	udiv	r8, ip, sl
 8000c22:	fa1f f987 	uxth.w	r9, r7
 8000c26:	fb0a cc18 	mls	ip, sl, r8, ip
 8000c2a:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000c2e:	fb08 f309 	mul.w	r3, r8, r9
 8000c32:	42ab      	cmp	r3, r5
 8000c34:	d90a      	bls.n	8000c4c <__udivmoddi4+0x6c>
 8000c36:	19ed      	adds	r5, r5, r7
 8000c38:	f108 32ff 	add.w	r2, r8, #4294967295
 8000c3c:	f080 8123 	bcs.w	8000e86 <__udivmoddi4+0x2a6>
 8000c40:	42ab      	cmp	r3, r5
 8000c42:	f240 8120 	bls.w	8000e86 <__udivmoddi4+0x2a6>
 8000c46:	f1a8 0802 	sub.w	r8, r8, #2
 8000c4a:	443d      	add	r5, r7
 8000c4c:	1aed      	subs	r5, r5, r3
 8000c4e:	b2a4      	uxth	r4, r4
 8000c50:	fbb5 f0fa 	udiv	r0, r5, sl
 8000c54:	fb0a 5510 	mls	r5, sl, r0, r5
 8000c58:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000c5c:	fb00 f909 	mul.w	r9, r0, r9
 8000c60:	45a1      	cmp	r9, r4
 8000c62:	d909      	bls.n	8000c78 <__udivmoddi4+0x98>
 8000c64:	19e4      	adds	r4, r4, r7
 8000c66:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c6a:	f080 810a 	bcs.w	8000e82 <__udivmoddi4+0x2a2>
 8000c6e:	45a1      	cmp	r9, r4
 8000c70:	f240 8107 	bls.w	8000e82 <__udivmoddi4+0x2a2>
 8000c74:	3802      	subs	r0, #2
 8000c76:	443c      	add	r4, r7
 8000c78:	eba4 0409 	sub.w	r4, r4, r9
 8000c7c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000c80:	2100      	movs	r1, #0
 8000c82:	2e00      	cmp	r6, #0
 8000c84:	d061      	beq.n	8000d4a <__udivmoddi4+0x16a>
 8000c86:	fa24 f40e 	lsr.w	r4, r4, lr
 8000c8a:	2300      	movs	r3, #0
 8000c8c:	6034      	str	r4, [r6, #0]
 8000c8e:	6073      	str	r3, [r6, #4]
 8000c90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c94:	428b      	cmp	r3, r1
 8000c96:	d907      	bls.n	8000ca8 <__udivmoddi4+0xc8>
 8000c98:	2e00      	cmp	r6, #0
 8000c9a:	d054      	beq.n	8000d46 <__udivmoddi4+0x166>
 8000c9c:	2100      	movs	r1, #0
 8000c9e:	e886 0021 	stmia.w	r6, {r0, r5}
 8000ca2:	4608      	mov	r0, r1
 8000ca4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ca8:	fab3 f183 	clz	r1, r3
 8000cac:	2900      	cmp	r1, #0
 8000cae:	f040 808e 	bne.w	8000dce <__udivmoddi4+0x1ee>
 8000cb2:	42ab      	cmp	r3, r5
 8000cb4:	d302      	bcc.n	8000cbc <__udivmoddi4+0xdc>
 8000cb6:	4282      	cmp	r2, r0
 8000cb8:	f200 80fa 	bhi.w	8000eb0 <__udivmoddi4+0x2d0>
 8000cbc:	1a84      	subs	r4, r0, r2
 8000cbe:	eb65 0503 	sbc.w	r5, r5, r3
 8000cc2:	2001      	movs	r0, #1
 8000cc4:	46ac      	mov	ip, r5
 8000cc6:	2e00      	cmp	r6, #0
 8000cc8:	d03f      	beq.n	8000d4a <__udivmoddi4+0x16a>
 8000cca:	e886 1010 	stmia.w	r6, {r4, ip}
 8000cce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cd2:	b912      	cbnz	r2, 8000cda <__udivmoddi4+0xfa>
 8000cd4:	2701      	movs	r7, #1
 8000cd6:	fbb7 f7f2 	udiv	r7, r7, r2
 8000cda:	fab7 fe87 	clz	lr, r7
 8000cde:	f1be 0f00 	cmp.w	lr, #0
 8000ce2:	d134      	bne.n	8000d4e <__udivmoddi4+0x16e>
 8000ce4:	1beb      	subs	r3, r5, r7
 8000ce6:	0c3a      	lsrs	r2, r7, #16
 8000ce8:	fa1f fc87 	uxth.w	ip, r7
 8000cec:	2101      	movs	r1, #1
 8000cee:	fbb3 f8f2 	udiv	r8, r3, r2
 8000cf2:	0c25      	lsrs	r5, r4, #16
 8000cf4:	fb02 3318 	mls	r3, r2, r8, r3
 8000cf8:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000cfc:	fb0c f308 	mul.w	r3, ip, r8
 8000d00:	42ab      	cmp	r3, r5
 8000d02:	d907      	bls.n	8000d14 <__udivmoddi4+0x134>
 8000d04:	19ed      	adds	r5, r5, r7
 8000d06:	f108 30ff 	add.w	r0, r8, #4294967295
 8000d0a:	d202      	bcs.n	8000d12 <__udivmoddi4+0x132>
 8000d0c:	42ab      	cmp	r3, r5
 8000d0e:	f200 80d1 	bhi.w	8000eb4 <__udivmoddi4+0x2d4>
 8000d12:	4680      	mov	r8, r0
 8000d14:	1aed      	subs	r5, r5, r3
 8000d16:	b2a3      	uxth	r3, r4
 8000d18:	fbb5 f0f2 	udiv	r0, r5, r2
 8000d1c:	fb02 5510 	mls	r5, r2, r0, r5
 8000d20:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000d24:	fb0c fc00 	mul.w	ip, ip, r0
 8000d28:	45a4      	cmp	ip, r4
 8000d2a:	d907      	bls.n	8000d3c <__udivmoddi4+0x15c>
 8000d2c:	19e4      	adds	r4, r4, r7
 8000d2e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d32:	d202      	bcs.n	8000d3a <__udivmoddi4+0x15a>
 8000d34:	45a4      	cmp	ip, r4
 8000d36:	f200 80b8 	bhi.w	8000eaa <__udivmoddi4+0x2ca>
 8000d3a:	4618      	mov	r0, r3
 8000d3c:	eba4 040c 	sub.w	r4, r4, ip
 8000d40:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000d44:	e79d      	b.n	8000c82 <__udivmoddi4+0xa2>
 8000d46:	4631      	mov	r1, r6
 8000d48:	4630      	mov	r0, r6
 8000d4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d4e:	f1ce 0420 	rsb	r4, lr, #32
 8000d52:	fa05 f30e 	lsl.w	r3, r5, lr
 8000d56:	fa07 f70e 	lsl.w	r7, r7, lr
 8000d5a:	fa20 f804 	lsr.w	r8, r0, r4
 8000d5e:	0c3a      	lsrs	r2, r7, #16
 8000d60:	fa25 f404 	lsr.w	r4, r5, r4
 8000d64:	ea48 0803 	orr.w	r8, r8, r3
 8000d68:	fbb4 f1f2 	udiv	r1, r4, r2
 8000d6c:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000d70:	fb02 4411 	mls	r4, r2, r1, r4
 8000d74:	fa1f fc87 	uxth.w	ip, r7
 8000d78:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 8000d7c:	fb01 f30c 	mul.w	r3, r1, ip
 8000d80:	42ab      	cmp	r3, r5
 8000d82:	fa00 f40e 	lsl.w	r4, r0, lr
 8000d86:	d909      	bls.n	8000d9c <__udivmoddi4+0x1bc>
 8000d88:	19ed      	adds	r5, r5, r7
 8000d8a:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d8e:	f080 808a 	bcs.w	8000ea6 <__udivmoddi4+0x2c6>
 8000d92:	42ab      	cmp	r3, r5
 8000d94:	f240 8087 	bls.w	8000ea6 <__udivmoddi4+0x2c6>
 8000d98:	3902      	subs	r1, #2
 8000d9a:	443d      	add	r5, r7
 8000d9c:	1aeb      	subs	r3, r5, r3
 8000d9e:	fa1f f588 	uxth.w	r5, r8
 8000da2:	fbb3 f0f2 	udiv	r0, r3, r2
 8000da6:	fb02 3310 	mls	r3, r2, r0, r3
 8000daa:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000dae:	fb00 f30c 	mul.w	r3, r0, ip
 8000db2:	42ab      	cmp	r3, r5
 8000db4:	d907      	bls.n	8000dc6 <__udivmoddi4+0x1e6>
 8000db6:	19ed      	adds	r5, r5, r7
 8000db8:	f100 38ff 	add.w	r8, r0, #4294967295
 8000dbc:	d26f      	bcs.n	8000e9e <__udivmoddi4+0x2be>
 8000dbe:	42ab      	cmp	r3, r5
 8000dc0:	d96d      	bls.n	8000e9e <__udivmoddi4+0x2be>
 8000dc2:	3802      	subs	r0, #2
 8000dc4:	443d      	add	r5, r7
 8000dc6:	1aeb      	subs	r3, r5, r3
 8000dc8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000dcc:	e78f      	b.n	8000cee <__udivmoddi4+0x10e>
 8000dce:	f1c1 0720 	rsb	r7, r1, #32
 8000dd2:	fa22 f807 	lsr.w	r8, r2, r7
 8000dd6:	408b      	lsls	r3, r1
 8000dd8:	fa05 f401 	lsl.w	r4, r5, r1
 8000ddc:	ea48 0303 	orr.w	r3, r8, r3
 8000de0:	fa20 fe07 	lsr.w	lr, r0, r7
 8000de4:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000de8:	40fd      	lsrs	r5, r7
 8000dea:	ea4e 0e04 	orr.w	lr, lr, r4
 8000dee:	fbb5 f9fc 	udiv	r9, r5, ip
 8000df2:	ea4f 441e 	mov.w	r4, lr, lsr #16
 8000df6:	fb0c 5519 	mls	r5, ip, r9, r5
 8000dfa:	fa1f f883 	uxth.w	r8, r3
 8000dfe:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000e02:	fb09 f408 	mul.w	r4, r9, r8
 8000e06:	42ac      	cmp	r4, r5
 8000e08:	fa02 f201 	lsl.w	r2, r2, r1
 8000e0c:	fa00 fa01 	lsl.w	sl, r0, r1
 8000e10:	d908      	bls.n	8000e24 <__udivmoddi4+0x244>
 8000e12:	18ed      	adds	r5, r5, r3
 8000e14:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e18:	d243      	bcs.n	8000ea2 <__udivmoddi4+0x2c2>
 8000e1a:	42ac      	cmp	r4, r5
 8000e1c:	d941      	bls.n	8000ea2 <__udivmoddi4+0x2c2>
 8000e1e:	f1a9 0902 	sub.w	r9, r9, #2
 8000e22:	441d      	add	r5, r3
 8000e24:	1b2d      	subs	r5, r5, r4
 8000e26:	fa1f fe8e 	uxth.w	lr, lr
 8000e2a:	fbb5 f0fc 	udiv	r0, r5, ip
 8000e2e:	fb0c 5510 	mls	r5, ip, r0, r5
 8000e32:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000e36:	fb00 f808 	mul.w	r8, r0, r8
 8000e3a:	45a0      	cmp	r8, r4
 8000e3c:	d907      	bls.n	8000e4e <__udivmoddi4+0x26e>
 8000e3e:	18e4      	adds	r4, r4, r3
 8000e40:	f100 35ff 	add.w	r5, r0, #4294967295
 8000e44:	d229      	bcs.n	8000e9a <__udivmoddi4+0x2ba>
 8000e46:	45a0      	cmp	r8, r4
 8000e48:	d927      	bls.n	8000e9a <__udivmoddi4+0x2ba>
 8000e4a:	3802      	subs	r0, #2
 8000e4c:	441c      	add	r4, r3
 8000e4e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e52:	eba4 0408 	sub.w	r4, r4, r8
 8000e56:	fba0 8902 	umull	r8, r9, r0, r2
 8000e5a:	454c      	cmp	r4, r9
 8000e5c:	46c6      	mov	lr, r8
 8000e5e:	464d      	mov	r5, r9
 8000e60:	d315      	bcc.n	8000e8e <__udivmoddi4+0x2ae>
 8000e62:	d012      	beq.n	8000e8a <__udivmoddi4+0x2aa>
 8000e64:	b156      	cbz	r6, 8000e7c <__udivmoddi4+0x29c>
 8000e66:	ebba 030e 	subs.w	r3, sl, lr
 8000e6a:	eb64 0405 	sbc.w	r4, r4, r5
 8000e6e:	fa04 f707 	lsl.w	r7, r4, r7
 8000e72:	40cb      	lsrs	r3, r1
 8000e74:	431f      	orrs	r7, r3
 8000e76:	40cc      	lsrs	r4, r1
 8000e78:	6037      	str	r7, [r6, #0]
 8000e7a:	6074      	str	r4, [r6, #4]
 8000e7c:	2100      	movs	r1, #0
 8000e7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e82:	4618      	mov	r0, r3
 8000e84:	e6f8      	b.n	8000c78 <__udivmoddi4+0x98>
 8000e86:	4690      	mov	r8, r2
 8000e88:	e6e0      	b.n	8000c4c <__udivmoddi4+0x6c>
 8000e8a:	45c2      	cmp	sl, r8
 8000e8c:	d2ea      	bcs.n	8000e64 <__udivmoddi4+0x284>
 8000e8e:	ebb8 0e02 	subs.w	lr, r8, r2
 8000e92:	eb69 0503 	sbc.w	r5, r9, r3
 8000e96:	3801      	subs	r0, #1
 8000e98:	e7e4      	b.n	8000e64 <__udivmoddi4+0x284>
 8000e9a:	4628      	mov	r0, r5
 8000e9c:	e7d7      	b.n	8000e4e <__udivmoddi4+0x26e>
 8000e9e:	4640      	mov	r0, r8
 8000ea0:	e791      	b.n	8000dc6 <__udivmoddi4+0x1e6>
 8000ea2:	4681      	mov	r9, r0
 8000ea4:	e7be      	b.n	8000e24 <__udivmoddi4+0x244>
 8000ea6:	4601      	mov	r1, r0
 8000ea8:	e778      	b.n	8000d9c <__udivmoddi4+0x1bc>
 8000eaa:	3802      	subs	r0, #2
 8000eac:	443c      	add	r4, r7
 8000eae:	e745      	b.n	8000d3c <__udivmoddi4+0x15c>
 8000eb0:	4608      	mov	r0, r1
 8000eb2:	e708      	b.n	8000cc6 <__udivmoddi4+0xe6>
 8000eb4:	f1a8 0802 	sub.w	r8, r8, #2
 8000eb8:	443d      	add	r5, r7
 8000eba:	e72b      	b.n	8000d14 <__udivmoddi4+0x134>

08000ebc <__aeabi_idiv0>:
 8000ebc:	4770      	bx	lr
 8000ebe:	bf00      	nop

08000ec0 <LSM303DLHC_AccDeInit>:
  * @brief  LSM303DLHC De-initialization.
  * @param  None
  * @retval None
  */
void LSM303DLHC_AccDeInit(void)
{  
 8000ec0:	4770      	bx	lr

08000ec2 <LSM303DLHC_AccInit>:
{  
 8000ec2:	b510      	push	{r4, lr}
 8000ec4:	4604      	mov	r4, r0
  COMPASSACCELERO_IO_Init();
 8000ec6:	f000 f995 	bl	80011f4 <COMPASSACCELERO_IO_Init>
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG1_A, ctrl);
 8000eca:	b2e2      	uxtb	r2, r4
 8000ecc:	2120      	movs	r1, #32
 8000ece:	2032      	movs	r0, #50	; 0x32
 8000ed0:	f000 f9dc 	bl	800128c <COMPASSACCELERO_IO_Write>
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG4_A, ctrl);
 8000ed4:	2200      	movs	r2, #0
 8000ed6:	2123      	movs	r1, #35	; 0x23
 8000ed8:	2032      	movs	r0, #50	; 0x32
}
 8000eda:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG4_A, ctrl);
 8000ede:	f000 b9d5 	b.w	800128c <COMPASSACCELERO_IO_Write>

08000ee2 <LSM303DLHC_AccReadID>:
  * @brief  Read LSM303DLHC ID.
  * @param  None
  * @retval ID 
  */
uint8_t LSM303DLHC_AccReadID(void)
{  
 8000ee2:	b508      	push	{r3, lr}
  uint8_t ctrl = 0x00;
  
  /* Low level init */
  COMPASSACCELERO_IO_Init();
 8000ee4:	f000 f986 	bl	80011f4 <COMPASSACCELERO_IO_Init>
  
  /* Read value at Who am I register address */
  ctrl = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_WHO_AM_I_ADDR);
 8000ee8:	210f      	movs	r1, #15
 8000eea:	2032      	movs	r0, #50	; 0x32
  
  return ctrl;
}
 8000eec:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  ctrl = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_WHO_AM_I_ADDR);
 8000ef0:	f000 b9ce 	b.w	8001290 <COMPASSACCELERO_IO_Read>

08000ef4 <LSM303DLHC_AccRebootCmd>:
  * @brief  Reboot memory content of LSM303DLHC
  * @param  None
  * @retval None
  */
void LSM303DLHC_AccRebootCmd(void)
{
 8000ef4:	b508      	push	{r3, lr}
  uint8_t tmpreg;
  
  /* Read CTRL_REG5 register */
  tmpreg = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG5_A);
 8000ef6:	2124      	movs	r1, #36	; 0x24
 8000ef8:	2032      	movs	r0, #50	; 0x32
 8000efa:	f000 f9c9 	bl	8001290 <COMPASSACCELERO_IO_Read>
  
  /* Enable or Disable the reboot memory */
  tmpreg |= LSM303DLHC_BOOT_REBOOTMEMORY;
 8000efe:	f060 027f 	orn	r2, r0, #127	; 0x7f
  
  /* Write value to ACC MEMS CTRL_REG5 register */
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG5_A, tmpreg);
 8000f02:	b2d2      	uxtb	r2, r2
 8000f04:	2124      	movs	r1, #36	; 0x24
 8000f06:	2032      	movs	r0, #50	; 0x32
}
 8000f08:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG5_A, tmpreg);
 8000f0c:	f000 b9be 	b.w	800128c <COMPASSACCELERO_IO_Write>

08000f10 <LSM303DLHC_AccFilterConfig>:
  * @brief  Set High Pass Filter Modality
  * @param  FilterStruct: contains data for filter config
  * @retval None
  */
void LSM303DLHC_AccFilterConfig(uint8_t FilterStruct) 
{
 8000f10:	b510      	push	{r4, lr}
  uint8_t tmpreg;
  
  /* Read CTRL_REG2 register */
  tmpreg = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG2_A);
 8000f12:	2121      	movs	r1, #33	; 0x21
{
 8000f14:	4604      	mov	r4, r0
  tmpreg = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG2_A);
 8000f16:	2032      	movs	r0, #50	; 0x32
 8000f18:	f000 f9ba 	bl	8001290 <COMPASSACCELERO_IO_Read>
  
  tmpreg &= 0x0C;
 8000f1c:	f000 020c 	and.w	r2, r0, #12
  tmpreg |= FilterStruct;
  
  /* Write value to ACC MEMS CTRL_REG2 register */
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG2_A, tmpreg);
 8000f20:	4322      	orrs	r2, r4
 8000f22:	2121      	movs	r1, #33	; 0x21
 8000f24:	2032      	movs	r0, #50	; 0x32
}
 8000f26:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG2_A, tmpreg);
 8000f2a:	f000 b9af 	b.w	800128c <COMPASSACCELERO_IO_Write>

08000f2e <LSM303DLHC_AccFilterCmd>:
  *         @arg: LSM303DLHC_HIGHPASSFILTER_DISABLE 
  *         @arg: LSM303DLHC_HIGHPASSFILTER_ENABLE
  * @retval None
  */
void LSM303DLHC_AccFilterCmd(uint8_t HighPassFilterState)
{
 8000f2e:	b510      	push	{r4, lr}
  uint8_t tmpreg;
  
  /* Read CTRL_REG2 register */
  tmpreg = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG2_A);
 8000f30:	2121      	movs	r1, #33	; 0x21
{
 8000f32:	4604      	mov	r4, r0
  tmpreg = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG2_A);
 8000f34:	2032      	movs	r0, #50	; 0x32
 8000f36:	f000 f9ab 	bl	8001290 <COMPASSACCELERO_IO_Read>
  
  tmpreg &= 0xF7;
 8000f3a:	f000 02f7 	and.w	r2, r0, #247	; 0xf7
  
  tmpreg |= HighPassFilterState;
  
  /* Write value to ACC MEMS CTRL_REG2 register */
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG2_A, tmpreg);
 8000f3e:	4322      	orrs	r2, r4
 8000f40:	2121      	movs	r1, #33	; 0x21
 8000f42:	2032      	movs	r0, #50	; 0x32
}
 8000f44:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG2_A, tmpreg);
 8000f48:	f000 b9a0 	b.w	800128c <COMPASSACCELERO_IO_Write>

08000f4c <LSM303DLHC_AccReadXYZ>:
  * @brief  Read X, Y & Z Acceleration values 
  * @param  pData: Data out pointer
  * @retval None
  */
void LSM303DLHC_AccReadXYZ(int16_t* pData)
{
 8000f4c:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
  int8_t buffer[6];
  uint8_t i = 0;
  uint8_t sensitivity = LSM303DLHC_ACC_SENSITIVITY_2G;
  
  /* Read the acceleration control register content */
  ctrlx[0] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG4_A);
 8000f50:	2123      	movs	r1, #35	; 0x23
{
 8000f52:	4607      	mov	r7, r0
  ctrlx[0] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG4_A);
 8000f54:	2032      	movs	r0, #50	; 0x32
 8000f56:	f000 f99b 	bl	8001290 <COMPASSACCELERO_IO_Read>
  ctrlx[1] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG5_A);
 8000f5a:	2124      	movs	r1, #36	; 0x24
  ctrlx[0] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG4_A);
 8000f5c:	4604      	mov	r4, r0
  ctrlx[1] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG5_A);
 8000f5e:	2032      	movs	r0, #50	; 0x32
 8000f60:	f000 f996 	bl	8001290 <COMPASSACCELERO_IO_Read>
  
  /* Read output register X, Y & Z acceleration */
  buffer[0] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_X_L_A); 
 8000f64:	2128      	movs	r1, #40	; 0x28
 8000f66:	2032      	movs	r0, #50	; 0x32
 8000f68:	f000 f992 	bl	8001290 <COMPASSACCELERO_IO_Read>
  buffer[1] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_X_H_A);
 8000f6c:	2129      	movs	r1, #41	; 0x29
  buffer[0] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_X_L_A); 
 8000f6e:	fa4f fa80 	sxtb.w	sl, r0
  buffer[1] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_X_H_A);
 8000f72:	2032      	movs	r0, #50	; 0x32
 8000f74:	f000 f98c 	bl	8001290 <COMPASSACCELERO_IO_Read>
  buffer[2] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_Y_L_A);
 8000f78:	212a      	movs	r1, #42	; 0x2a
  buffer[1] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_X_H_A);
 8000f7a:	fa4f f880 	sxtb.w	r8, r0
  buffer[2] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_Y_L_A);
 8000f7e:	2032      	movs	r0, #50	; 0x32
 8000f80:	f000 f986 	bl	8001290 <COMPASSACCELERO_IO_Read>
  buffer[3] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_Y_H_A);
 8000f84:	212b      	movs	r1, #43	; 0x2b
  buffer[2] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_Y_L_A);
 8000f86:	b246      	sxtb	r6, r0
  buffer[3] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_Y_H_A);
 8000f88:	2032      	movs	r0, #50	; 0x32
 8000f8a:	f000 f981 	bl	8001290 <COMPASSACCELERO_IO_Read>
  buffer[4] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_Z_L_A);
 8000f8e:	212c      	movs	r1, #44	; 0x2c
  buffer[3] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_Y_H_A);
 8000f90:	b245      	sxtb	r5, r0
  buffer[4] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_Z_L_A);
 8000f92:	2032      	movs	r0, #50	; 0x32
 8000f94:	f000 f97c 	bl	8001290 <COMPASSACCELERO_IO_Read>
  buffer[5] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_Z_H_A);
 8000f98:	212d      	movs	r1, #45	; 0x2d
  buffer[4] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_Z_L_A);
 8000f9a:	fa4f f980 	sxtb.w	r9, r0
  buffer[5] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_Z_H_A);
 8000f9e:	2032      	movs	r0, #50	; 0x32
 8000fa0:	f000 f976 	bl	8001290 <COMPASSACCELERO_IO_Read>
  
  /* Check in the control register4 the data alignment*/
  if(!(ctrlx[0] & LSM303DLHC_BLE_MSB)) 
 8000fa4:	0663      	lsls	r3, r4, #25
  buffer[5] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_Z_H_A);
 8000fa6:	b240      	sxtb	r0, r0
  if(!(ctrlx[0] & LSM303DLHC_BLE_MSB)) 
 8000fa8:	d428      	bmi.n	8000ffc <LSM303DLHC_AccReadXYZ+0xb0>
  {
    for(i=0; i<3; i++)
    {
      pnRawData[i]=((int16_t)((uint16_t)buffer[2*i+1] << 8) + buffer[2*i]);
 8000faa:	eb0a 2808 	add.w	r8, sl, r8, lsl #8
 8000fae:	eb06 2505 	add.w	r5, r6, r5, lsl #8
 8000fb2:	f8ad 8000 	strh.w	r8, [sp]
 8000fb6:	f8ad 5002 	strh.w	r5, [sp, #2]
 8000fba:	eb09 2000 	add.w	r0, r9, r0, lsl #8
    }
  }
  
  /* Normal mode */
  /* Switch the sensitivity value set in the CRTL4 */
  switch(ctrlx[0] & LSM303DLHC_FULLSCALE_16G)
 8000fbe:	f004 0430 	and.w	r4, r4, #48	; 0x30
 8000fc2:	2c20      	cmp	r4, #32
      pnRawData[i]=((int16_t)((uint16_t)buffer[2*i+1] << 8) + buffer[2*i]);
 8000fc4:	f8ad 0004 	strh.w	r0, [sp, #4]
  switch(ctrlx[0] & LSM303DLHC_FULLSCALE_16G)
 8000fc8:	d023      	beq.n	8001012 <LSM303DLHC_AccReadXYZ+0xc6>
 8000fca:	2c30      	cmp	r4, #48	; 0x30
 8000fcc:	d023      	beq.n	8001016 <LSM303DLHC_AccReadXYZ+0xca>
 8000fce:	2c10      	cmp	r4, #16
  uint8_t sensitivity = LSM303DLHC_ACC_SENSITIVITY_2G;
 8000fd0:	bf0c      	ite	eq
 8000fd2:	2302      	moveq	r3, #2
 8000fd4:	2301      	movne	r3, #1
  }
  
  /* Obtain the mg value for the three axis */
  for(i=0; i<3; i++)
  {
    pData[i]=(pnRawData[i] * sensitivity);
 8000fd6:	f8bd 2000 	ldrh.w	r2, [sp]
 8000fda:	b29b      	uxth	r3, r3
 8000fdc:	fb12 f203 	smulbb	r2, r2, r3
 8000fe0:	803a      	strh	r2, [r7, #0]
 8000fe2:	f8bd 2002 	ldrh.w	r2, [sp, #2]
 8000fe6:	fb12 f203 	smulbb	r2, r2, r3
 8000fea:	807a      	strh	r2, [r7, #2]
 8000fec:	f8bd 2004 	ldrh.w	r2, [sp, #4]
 8000ff0:	fb12 f303 	smulbb	r3, r2, r3
 8000ff4:	80bb      	strh	r3, [r7, #4]
  }
}
 8000ff6:	b002      	add	sp, #8
 8000ff8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      pnRawData[i]=((int16_t)((uint16_t)buffer[2*i] << 8) + buffer[2*i+1]);
 8000ffc:	eb08 280a 	add.w	r8, r8, sl, lsl #8
 8001000:	eb05 2506 	add.w	r5, r5, r6, lsl #8
 8001004:	f8ad 8000 	strh.w	r8, [sp]
 8001008:	f8ad 5002 	strh.w	r5, [sp, #2]
 800100c:	eb00 2009 	add.w	r0, r0, r9, lsl #8
 8001010:	e7d5      	b.n	8000fbe <LSM303DLHC_AccReadXYZ+0x72>
    sensitivity = LSM303DLHC_ACC_SENSITIVITY_8G;
 8001012:	2304      	movs	r3, #4
    break;
 8001014:	e7df      	b.n	8000fd6 <LSM303DLHC_AccReadXYZ+0x8a>
    sensitivity = LSM303DLHC_ACC_SENSITIVITY_16G;
 8001016:	230c      	movs	r3, #12
    break;
 8001018:	e7dd      	b.n	8000fd6 <LSM303DLHC_AccReadXYZ+0x8a>

0800101a <LSM303DLHC_AccFilterClickCmd>:
  *         @arg: LSM303DLHC_HPF_CLICK_DISABLE 
  *         @arg: LSM303DLHC_HPF_CLICK_ENABLE
  * @retval None
  */
void LSM303DLHC_AccFilterClickCmd(uint8_t HighPassFilterClickState)
{
 800101a:	b510      	push	{r4, lr}
  uint8_t tmpreg = 0x00;
  
  /* Read CTRL_REG2 register */
  tmpreg = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG2_A);
 800101c:	2121      	movs	r1, #33	; 0x21
{
 800101e:	4604      	mov	r4, r0
  tmpreg = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG2_A);
 8001020:	2032      	movs	r0, #50	; 0x32
 8001022:	f000 f935 	bl	8001290 <COMPASSACCELERO_IO_Read>
  
  tmpreg &= ~(LSM303DLHC_HPF_CLICK_ENABLE);
 8001026:	f000 02fb 	and.w	r2, r0, #251	; 0xfb
  
  tmpreg |= HighPassFilterClickState;
  
  /* Write value to ACC MEMS CTRL_REG2 regsister */
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG2_A, tmpreg);
 800102a:	4322      	orrs	r2, r4
 800102c:	2121      	movs	r1, #33	; 0x21
 800102e:	2032      	movs	r0, #50	; 0x32
}
 8001030:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG2_A, tmpreg);
 8001034:	f000 b92a 	b.w	800128c <COMPASSACCELERO_IO_Write>

08001038 <LSM303DLHC_AccIT1Enable>:
  *         @arg   LSM303DLHC_IT1_WTM
  *         @arg   LSM303DLHC_IT1_OVERRUN
  * @retval None
  */
void LSM303DLHC_AccIT1Enable(uint8_t LSM303DLHC_IT)
{
 8001038:	b510      	push	{r4, lr}
  uint8_t tmpval = 0x00;
  
  /* Read CTRL_REG3 register */
  tmpval = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG3_A);
 800103a:	2122      	movs	r1, #34	; 0x22
{
 800103c:	4604      	mov	r4, r0
  tmpval = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG3_A);
 800103e:	2032      	movs	r0, #50	; 0x32
 8001040:	f000 f926 	bl	8001290 <COMPASSACCELERO_IO_Read>
  
  /* Enable IT1 */
  tmpval |= LSM303DLHC_IT;
 8001044:	ea40 0204 	orr.w	r2, r0, r4
  
  /* Write value to MEMS CTRL_REG3 register */
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG3_A, tmpval);
 8001048:	b2d2      	uxtb	r2, r2
 800104a:	2122      	movs	r1, #34	; 0x22
 800104c:	2032      	movs	r0, #50	; 0x32
}
 800104e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG3_A, tmpval);
 8001052:	f000 b91b 	b.w	800128c <COMPASSACCELERO_IO_Write>

08001056 <LSM303DLHC_AccClickITEnable>:
  * @brief  Click interrupt enable
  * @param  ITClick: the selected interrupt to enable
  * @retval None
  */
void LSM303DLHC_AccClickITEnable(uint8_t ITClick)
{  
 8001056:	b510      	push	{r4, lr}
  uint8_t tmpval = 0x00;
  
  /* Read CLICK_CFR register */
  tmpval = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CLICK_CFG_A);
 8001058:	2138      	movs	r1, #56	; 0x38
{  
 800105a:	4604      	mov	r4, r0
  tmpval = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CLICK_CFG_A);
 800105c:	2032      	movs	r0, #50	; 0x32
 800105e:	f000 f917 	bl	8001290 <COMPASSACCELERO_IO_Read>
  
  /* Enable the selected interrupt */
  tmpval |= ITClick;
 8001062:	ea40 0204 	orr.w	r2, r0, r4
  
  /* Write value to MEMS CLICK CFG register */
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_CLICK_CFG_A, tmpval);
 8001066:	b2d2      	uxtb	r2, r2
 8001068:	2138      	movs	r1, #56	; 0x38
 800106a:	2032      	movs	r0, #50	; 0x32
 800106c:	f000 f90e 	bl	800128c <COMPASSACCELERO_IO_Write>
  
  /* Configure Click Threshold on Z axis */
  tmpval = 0x0A;
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_CLICK_THS_A, tmpval);
 8001070:	220a      	movs	r2, #10
 8001072:	213a      	movs	r1, #58	; 0x3a
 8001074:	2032      	movs	r0, #50	; 0x32
 8001076:	f000 f909 	bl	800128c <COMPASSACCELERO_IO_Write>
  
  /* Configure Time Limit */
  tmpval = 0x05;
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_TIME_LIMIT_A, tmpval);
 800107a:	2205      	movs	r2, #5
 800107c:	213b      	movs	r1, #59	; 0x3b
 800107e:	2032      	movs	r0, #50	; 0x32
 8001080:	f000 f904 	bl	800128c <COMPASSACCELERO_IO_Write>
  
  /* Configure Latency */
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_TIME_LATENCY_A, tmpval);
 8001084:	2205      	movs	r2, #5
 8001086:	213c      	movs	r1, #60	; 0x3c
 8001088:	2032      	movs	r0, #50	; 0x32
 800108a:	f000 f8ff 	bl	800128c <COMPASSACCELERO_IO_Write>
  
  /* Configure Click Window */
  tmpval = 0x32;
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_TIME_WINDOW_A, tmpval);
 800108e:	2232      	movs	r2, #50	; 0x32
 8001090:	213d      	movs	r1, #61	; 0x3d
 8001092:	4610      	mov	r0, r2
}
 8001094:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_TIME_WINDOW_A, tmpval);
 8001098:	f000 b8f8 	b.w	800128c <COMPASSACCELERO_IO_Write>

0800109c <LSM303DLHC_AccZClickITConfig>:
  * @brief  Click on Z axis interrupt config
  * @param  None
  * @retval None
  */
void LSM303DLHC_AccZClickITConfig(void)
{  
 800109c:	b508      	push	{r3, lr}
  /* Configure low level IT config */
  COMPASSACCELERO_IO_ITConfig();
 800109e:	f000 f8cb 	bl	8001238 <COMPASSACCELERO_IO_ITConfig>
  
  /* Select click IT as INT1 interrupt */
  LSM303DLHC_AccIT1Enable(LSM303DLHC_IT1_CLICK);
 80010a2:	2080      	movs	r0, #128	; 0x80
 80010a4:	f7ff ffc8 	bl	8001038 <LSM303DLHC_AccIT1Enable>
  
  /* Enable High pass filter for click IT */
  LSM303DLHC_AccFilterClickCmd(LSM303DLHC_HPF_CLICK_ENABLE);
 80010a8:	2004      	movs	r0, #4
 80010aa:	f7ff ffb6 	bl	800101a <LSM303DLHC_AccFilterClickCmd>
  
  /* Enable simple click IT on Z axis, */
  LSM303DLHC_AccClickITEnable(LSM303DLHC_Z_SINGLE_CLICK);
 80010ae:	2010      	movs	r0, #16
}
 80010b0:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  LSM303DLHC_AccClickITEnable(LSM303DLHC_Z_SINGLE_CLICK);
 80010b4:	f7ff bfcf 	b.w	8001056 <LSM303DLHC_AccClickITEnable>

080010b8 <I2Cx_Init>:

/**
  * @brief  I2Cx Bus initialization.
  */
static void I2Cx_Init(void)
{
 80010b8:	b570      	push	{r4, r5, r6, lr}
  if(HAL_I2C_GetState(&I2cHandle) == HAL_I2C_STATE_RESET)
 80010ba:	4c2b      	ldr	r4, [pc, #172]	; (8001168 <I2Cx_Init+0xb0>)
{
 80010bc:	b088      	sub	sp, #32
  if(HAL_I2C_GetState(&I2cHandle) == HAL_I2C_STATE_RESET)
 80010be:	4620      	mov	r0, r4
 80010c0:	f001 f926 	bl	8002310 <HAL_I2C_GetState>
 80010c4:	4605      	mov	r5, r0
 80010c6:	2800      	cmp	r0, #0
 80010c8:	d14b      	bne.n	8001162 <I2Cx_Init+0xaa>
  {
    I2cHandle.Instance = DISCOVERY_I2Cx;
 80010ca:	4b28      	ldr	r3, [pc, #160]	; (800116c <I2Cx_Init+0xb4>)
 80010cc:	6023      	str	r3, [r4, #0]
    I2cHandle.Init.OwnAddress1 =  0x43;
 80010ce:	2343      	movs	r3, #67	; 0x43
 80010d0:	60e3      	str	r3, [r4, #12]
    I2cHandle.Init.ClockSpeed = I2Cx_MAX_COMMUNICATION_FREQ;
 80010d2:	4b27      	ldr	r3, [pc, #156]	; (8001170 <I2Cx_Init+0xb8>)
static void I2Cx_MspInit(I2C_HandleTypeDef *hi2c)
{
  GPIO_InitTypeDef GPIO_InitStructure;
  
  /* Enable the I2C peripheral */
  DISCOVERY_I2Cx_CLOCK_ENABLE();
 80010d4:	4e27      	ldr	r6, [pc, #156]	; (8001174 <I2Cx_Init+0xbc>)
    I2cHandle.Init.ClockSpeed = I2Cx_MAX_COMMUNICATION_FREQ;
 80010d6:	6063      	str	r3, [r4, #4]
    I2cHandle.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80010d8:	f44f 4380 	mov.w	r3, #16384	; 0x4000
  DISCOVERY_I2Cx_CLOCK_ENABLE();
 80010dc:	9001      	str	r0, [sp, #4]
    I2cHandle.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80010de:	60a0      	str	r0, [r4, #8]
    I2cHandle.Init.DualAddressMode = I2C_DUALADDRESS_DISABLED;
 80010e0:	6160      	str	r0, [r4, #20]
    I2cHandle.Init.OwnAddress2 = 0x00;
 80010e2:	61a0      	str	r0, [r4, #24]
    I2cHandle.Init.GeneralCallMode = I2C_GENERALCALL_DISABLED;
 80010e4:	61e0      	str	r0, [r4, #28]
    I2cHandle.Init.NoStretchMode = I2C_NOSTRETCH_DISABLED;	
 80010e6:	6220      	str	r0, [r4, #32]
    I2cHandle.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80010e8:	6123      	str	r3, [r4, #16]
  DISCOVERY_I2Cx_CLOCK_ENABLE();
 80010ea:	6c33      	ldr	r3, [r6, #64]	; 0x40
 80010ec:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80010f0:	6433      	str	r3, [r6, #64]	; 0x40
 80010f2:	6c33      	ldr	r3, [r6, #64]	; 0x40
 80010f4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80010f8:	9301      	str	r3, [sp, #4]
 80010fa:	9b01      	ldr	r3, [sp, #4]

  /* Enable SCK and SDA GPIO clocks */
  DISCOVERY_I2Cx_GPIO_CLK_ENABLE();
 80010fc:	9002      	str	r0, [sp, #8]
 80010fe:	6b33      	ldr	r3, [r6, #48]	; 0x30
 8001100:	f043 0302 	orr.w	r3, r3, #2
 8001104:	6333      	str	r3, [r6, #48]	; 0x30
 8001106:	6b33      	ldr	r3, [r6, #48]	; 0x30

  /* I2Cx SD1 & SCK pin configuration */
  GPIO_InitStructure.Pin = DISCOVERY_I2Cx_SDA_PIN | DISCOVERY_I2Cx_SCL_PIN;
  GPIO_InitStructure.Mode = GPIO_MODE_AF_OD;
  GPIO_InitStructure.Pull = GPIO_NOPULL;
 8001108:	9005      	str	r0, [sp, #20]
  DISCOVERY_I2Cx_GPIO_CLK_ENABLE();
 800110a:	f003 0302 	and.w	r3, r3, #2
 800110e:	9302      	str	r3, [sp, #8]
 8001110:	9b02      	ldr	r3, [sp, #8]
  GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
  GPIO_InitStructure.Alternate = DISCOVERY_I2Cx_AF;
  
  HAL_GPIO_Init(DISCOVERY_I2Cx_GPIO_PORT, &GPIO_InitStructure);
 8001112:	4819      	ldr	r0, [pc, #100]	; (8001178 <I2Cx_Init+0xc0>)
  GPIO_InitStructure.Pin = DISCOVERY_I2Cx_SDA_PIN | DISCOVERY_I2Cx_SCL_PIN;
 8001114:	f44f 7310 	mov.w	r3, #576	; 0x240
 8001118:	9303      	str	r3, [sp, #12]
  GPIO_InitStructure.Mode = GPIO_MODE_AF_OD;
 800111a:	2312      	movs	r3, #18
 800111c:	9304      	str	r3, [sp, #16]
  GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
 800111e:	2302      	movs	r3, #2
 8001120:	9306      	str	r3, [sp, #24]
  HAL_GPIO_Init(DISCOVERY_I2Cx_GPIO_PORT, &GPIO_InitStructure);
 8001122:	a903      	add	r1, sp, #12
  GPIO_InitStructure.Alternate = DISCOVERY_I2Cx_AF;
 8001124:	2304      	movs	r3, #4
 8001126:	9307      	str	r3, [sp, #28]
  HAL_GPIO_Init(DISCOVERY_I2Cx_GPIO_PORT, &GPIO_InitStructure);
 8001128:	f000 fbaa 	bl	8001880 <HAL_GPIO_Init>

  /* Force the I2C peripheral clock reset */
  DISCOVERY_I2Cx_FORCE_RESET();
 800112c:	6a33      	ldr	r3, [r6, #32]
 800112e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001132:	6233      	str	r3, [r6, #32]

  /* Release the I2C peripheral clock reset */
  DISCOVERY_I2Cx_RELEASE_RESET();
 8001134:	6a33      	ldr	r3, [r6, #32]
 8001136:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800113a:	6233      	str	r3, [r6, #32]

  /* Enable and set I2Cx Interrupt to the lowest priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_EV_IRQn, 0x0F, 0);
 800113c:	462a      	mov	r2, r5
 800113e:	210f      	movs	r1, #15
 8001140:	201f      	movs	r0, #31
 8001142:	f000 fb35 	bl	80017b0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_EV_IRQn);
 8001146:	201f      	movs	r0, #31
 8001148:	f000 fb66 	bl	8001818 <HAL_NVIC_EnableIRQ>

  /* Enable and set I2Cx Interrupt to the lowest priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_ER_IRQn, 0x0F, 0);
 800114c:	462a      	mov	r2, r5
 800114e:	210f      	movs	r1, #15
 8001150:	2020      	movs	r0, #32
 8001152:	f000 fb2d 	bl	80017b0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_ER_IRQn); 
 8001156:	2020      	movs	r0, #32
 8001158:	f000 fb5e 	bl	8001818 <HAL_NVIC_EnableIRQ>
    HAL_I2C_Init(&I2cHandle);
 800115c:	4620      	mov	r0, r4
 800115e:	f000 fea9 	bl	8001eb4 <HAL_I2C_Init>
}
 8001162:	b008      	add	sp, #32
 8001164:	bd70      	pop	{r4, r5, r6, pc}
 8001166:	bf00      	nop
 8001168:	2000038c 	.word	0x2000038c
 800116c:	40005400 	.word	0x40005400
 8001170:	000186a0 	.word	0x000186a0
 8001174:	40023800 	.word	0x40023800
 8001178:	40020400 	.word	0x40020400

0800117c <I2Cx_ReadData>:
{
 800117c:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
  uint8_t value = 0;
 800117e:	aa06      	add	r2, sp, #24
 8001180:	2300      	movs	r3, #0
 8001182:	f802 3d01 	strb.w	r3, [r2, #-1]!
  status = HAL_I2C_Mem_Read(&I2cHandle, Addr, Reg, I2C_MEMADD_SIZE_8BIT, &value, 1, I2cxTimeout);
 8001186:	4b0b      	ldr	r3, [pc, #44]	; (80011b4 <I2Cx_ReadData+0x38>)
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	9302      	str	r3, [sp, #8]
 800118c:	2301      	movs	r3, #1
 800118e:	e88d 000c 	stmia.w	sp, {r2, r3}
 8001192:	460a      	mov	r2, r1
 8001194:	4601      	mov	r1, r0
 8001196:	4808      	ldr	r0, [pc, #32]	; (80011b8 <I2Cx_ReadData+0x3c>)
 8001198:	f000 ffaa 	bl	80020f0 <HAL_I2C_Mem_Read>
  if(status != HAL_OK)
 800119c:	b120      	cbz	r0, 80011a8 <I2Cx_ReadData+0x2c>
  HAL_I2C_DeInit(&I2cHandle);
 800119e:	4806      	ldr	r0, [pc, #24]	; (80011b8 <I2Cx_ReadData+0x3c>)
 80011a0:	f000 fef6 	bl	8001f90 <HAL_I2C_DeInit>
  I2Cx_Init();
 80011a4:	f7ff ff88 	bl	80010b8 <I2Cx_Init>
}
 80011a8:	f89d 0017 	ldrb.w	r0, [sp, #23]
 80011ac:	b007      	add	sp, #28
 80011ae:	f85d fb04 	ldr.w	pc, [sp], #4
 80011b2:	bf00      	nop
 80011b4:	20000034 	.word	0x20000034
 80011b8:	2000038c 	.word	0x2000038c

080011bc <I2Cx_WriteData>:
{
 80011bc:	b510      	push	{r4, lr}
 80011be:	b086      	sub	sp, #24
 80011c0:	ac06      	add	r4, sp, #24
  status = HAL_I2C_Mem_Write(&I2cHandle, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, &Value, 1, I2cxTimeout);
 80011c2:	4b0a      	ldr	r3, [pc, #40]	; (80011ec <I2Cx_WriteData+0x30>)
{
 80011c4:	f804 2d01 	strb.w	r2, [r4, #-1]!
  status = HAL_I2C_Mem_Write(&I2cHandle, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, &Value, 1, I2cxTimeout);
 80011c8:	681b      	ldr	r3, [r3, #0]
 80011ca:	9302      	str	r3, [sp, #8]
 80011cc:	2301      	movs	r3, #1
 80011ce:	460a      	mov	r2, r1
 80011d0:	9301      	str	r3, [sp, #4]
 80011d2:	4601      	mov	r1, r0
 80011d4:	9400      	str	r4, [sp, #0]
 80011d6:	4806      	ldr	r0, [pc, #24]	; (80011f0 <I2Cx_WriteData+0x34>)
 80011d8:	f000 fef4 	bl	8001fc4 <HAL_I2C_Mem_Write>
  if(status != HAL_OK)
 80011dc:	b120      	cbz	r0, 80011e8 <I2Cx_WriteData+0x2c>
  HAL_I2C_DeInit(&I2cHandle);
 80011de:	4804      	ldr	r0, [pc, #16]	; (80011f0 <I2Cx_WriteData+0x34>)
 80011e0:	f000 fed6 	bl	8001f90 <HAL_I2C_DeInit>
  I2Cx_Init();
 80011e4:	f7ff ff68 	bl	80010b8 <I2Cx_Init>
}
 80011e8:	b006      	add	sp, #24
 80011ea:	bd10      	pop	{r4, pc}
 80011ec:	20000034 	.word	0x20000034
 80011f0:	2000038c 	.word	0x2000038c

080011f4 <COMPASSACCELERO_IO_Init>:

/**
  * @brief  Configures COMPASS / ACCELERO I2C interface.
  */
void COMPASSACCELERO_IO_Init(void)
{
 80011f4:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
  GPIO_InitTypeDef GPIO_InitStructure;
  
  /* Enable DRDY clock */
  ACCELERO_DRDY_GPIO_CLK_ENABLE();
 80011f6:	2300      	movs	r3, #0
 80011f8:	4a0d      	ldr	r2, [pc, #52]	; (8001230 <COMPASSACCELERO_IO_Init+0x3c>)
 80011fa:	9300      	str	r3, [sp, #0]
 80011fc:	6b11      	ldr	r1, [r2, #48]	; 0x30
  /* MEMS DRDY pin configuration */
  GPIO_InitStructure.Pin = ACCELERO_DRDY_PIN;
  GPIO_InitStructure.Mode = GPIO_MODE_INPUT;
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
  GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
  HAL_GPIO_Init(ACCELERO_DRDY_GPIO_PORT, &GPIO_InitStructure);
 80011fe:	480d      	ldr	r0, [pc, #52]	; (8001234 <COMPASSACCELERO_IO_Init+0x40>)
  ACCELERO_DRDY_GPIO_CLK_ENABLE();
 8001200:	f041 0110 	orr.w	r1, r1, #16
 8001204:	6311      	str	r1, [r2, #48]	; 0x30
 8001206:	6b12      	ldr	r2, [r2, #48]	; 0x30
  GPIO_InitStructure.Mode = GPIO_MODE_INPUT;
 8001208:	9302      	str	r3, [sp, #8]
  ACCELERO_DRDY_GPIO_CLK_ENABLE();
 800120a:	f002 0210 	and.w	r2, r2, #16
 800120e:	9200      	str	r2, [sp, #0]
 8001210:	9a00      	ldr	r2, [sp, #0]
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
 8001212:	9303      	str	r3, [sp, #12]
  GPIO_InitStructure.Pin = ACCELERO_DRDY_PIN;
 8001214:	2204      	movs	r2, #4
  GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
 8001216:	2302      	movs	r3, #2
  HAL_GPIO_Init(ACCELERO_DRDY_GPIO_PORT, &GPIO_InitStructure);
 8001218:	eb0d 0102 	add.w	r1, sp, r2
  GPIO_InitStructure.Pin = ACCELERO_DRDY_PIN;
 800121c:	9201      	str	r2, [sp, #4]
  GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
 800121e:	9304      	str	r3, [sp, #16]
  HAL_GPIO_Init(ACCELERO_DRDY_GPIO_PORT, &GPIO_InitStructure);
 8001220:	f000 fb2e 	bl	8001880 <HAL_GPIO_Init>
  
  I2Cx_Init();
 8001224:	f7ff ff48 	bl	80010b8 <I2Cx_Init>
}
 8001228:	b007      	add	sp, #28
 800122a:	f85d fb04 	ldr.w	pc, [sp], #4
 800122e:	bf00      	nop
 8001230:	40023800 	.word	0x40023800
 8001234:	40021000 	.word	0x40021000

08001238 <COMPASSACCELERO_IO_ITConfig>:

/**
  * @brief  Configures COMPASS / ACCELERO click IT.
  */
void COMPASSACCELERO_IO_ITConfig(void)
{
 8001238:	b510      	push	{r4, lr}
 800123a:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStructure;
  
  /* Enable INT1 and INT2 GPIO clock */
  ACCELERO_INT_GPIO_CLK_ENABLE();
 800123c:	2400      	movs	r4, #0
 800123e:	4b10      	ldr	r3, [pc, #64]	; (8001280 <COMPASSACCELERO_IO_ITConfig+0x48>)
 8001240:	9400      	str	r4, [sp, #0]
 8001242:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  /* Configure GPIO PINs to detect Interrupts */
  GPIO_InitStructure.Pin = ACCELERO_INT1_PIN | ACCELERO_INT2_PIN;
  GPIO_InitStructure.Mode = GPIO_MODE_IT_RISING;
  GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
  HAL_GPIO_Init(ACCELERO_INT_GPIO_PORT, &GPIO_InitStructure);
 8001244:	480f      	ldr	r0, [pc, #60]	; (8001284 <COMPASSACCELERO_IO_ITConfig+0x4c>)
  ACCELERO_INT_GPIO_CLK_ENABLE();
 8001246:	f042 0210 	orr.w	r2, r2, #16
 800124a:	631a      	str	r2, [r3, #48]	; 0x30
 800124c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
 800124e:	9403      	str	r4, [sp, #12]
  ACCELERO_INT_GPIO_CLK_ENABLE();
 8001250:	f003 0310 	and.w	r3, r3, #16
 8001254:	9300      	str	r3, [sp, #0]
 8001256:	9b00      	ldr	r3, [sp, #0]
  GPIO_InitStructure.Pin = ACCELERO_INT1_PIN | ACCELERO_INT2_PIN;
 8001258:	2330      	movs	r3, #48	; 0x30
 800125a:	9301      	str	r3, [sp, #4]
  GPIO_InitStructure.Mode = GPIO_MODE_IT_RISING;
 800125c:	4b0a      	ldr	r3, [pc, #40]	; (8001288 <COMPASSACCELERO_IO_ITConfig+0x50>)
 800125e:	9302      	str	r3, [sp, #8]
  HAL_GPIO_Init(ACCELERO_INT_GPIO_PORT, &GPIO_InitStructure);
 8001260:	a901      	add	r1, sp, #4
  GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
 8001262:	2302      	movs	r3, #2
 8001264:	9304      	str	r3, [sp, #16]
  HAL_GPIO_Init(ACCELERO_INT_GPIO_PORT, &GPIO_InitStructure);
 8001266:	f000 fb0b 	bl	8001880 <HAL_GPIO_Init>
  
  /* Enable and set COMPASS / ACCELERO Interrupt to the lowest priority */
  HAL_NVIC_SetPriority(ACCELERO_INT1_EXTI_IRQn, 0x0F, 0x00);
 800126a:	4622      	mov	r2, r4
 800126c:	210f      	movs	r1, #15
 800126e:	200a      	movs	r0, #10
 8001270:	f000 fa9e 	bl	80017b0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(ACCELERO_INT1_EXTI_IRQn);
 8001274:	200a      	movs	r0, #10
 8001276:	f000 facf 	bl	8001818 <HAL_NVIC_EnableIRQ>
}
 800127a:	b006      	add	sp, #24
 800127c:	bd10      	pop	{r4, pc}
 800127e:	bf00      	nop
 8001280:	40023800 	.word	0x40023800
 8001284:	40021000 	.word	0x40021000
 8001288:	10110000 	.word	0x10110000

0800128c <COMPASSACCELERO_IO_Write>:
  * @param  Value: Data to be written
 */
void COMPASSACCELERO_IO_Write(uint16_t DeviceAddr, uint8_t RegisterAddr, uint8_t Value)
{
  /* Call I2Cx Read data bus function */
  I2Cx_WriteData(DeviceAddr, RegisterAddr, Value);
 800128c:	f7ff bf96 	b.w	80011bc <I2Cx_WriteData>

08001290 <COMPASSACCELERO_IO_Read>:
  * @retval COMPASS / ACCELERO register value
  */
uint8_t COMPASSACCELERO_IO_Read(uint16_t DeviceAddr, uint8_t RegisterAddr)
{
  /* Call I2Cx Read data bus function */   
  return I2Cx_ReadData(DeviceAddr, RegisterAddr);
 8001290:	f7ff bf74 	b.w	800117c <I2Cx_ReadData>

08001294 <BSP_ACCELERO_Init>:
/**
  * @brief  Set Accelerometer Initialization.
  * @retval ACCELERO_OK if no problem during initialization
  */
uint8_t BSP_ACCELERO_Init(void)
{
 8001294:	b538      	push	{r3, r4, r5, lr}
  uint8_t ret = ACCELERO_ERROR;
  uint16_t ctrl = 0x0000;
  ACCELERO_InitTypeDef         LSM303DLHC_InitStructure;
  ACCELERO_FilterConfigTypeDef LSM303DLHC_FilterStructure = {0,0,0,0};
  
  if(Lsm303dlhcDrv.ReadID() == I_AM_LMS303DLHC)
 8001296:	4c09      	ldr	r4, [pc, #36]	; (80012bc <BSP_ACCELERO_Init+0x28>)
 8001298:	68a3      	ldr	r3, [r4, #8]
 800129a:	4798      	blx	r3
 800129c:	2833      	cmp	r0, #51	; 0x33
 800129e:	d10b      	bne.n	80012b8 <BSP_ACCELERO_Init+0x24>
  {
    /* Initialize the Accelerometer driver structure */
    AccelerometerDrv = &Lsm303dlhcDrv;
 80012a0:	4d07      	ldr	r5, [pc, #28]	; (80012c0 <BSP_ACCELERO_Init+0x2c>)
    
    ctrl |= ((LSM303DLHC_InitStructure.BlockData_Update | LSM303DLHC_InitStructure.Endianness | \
                      LSM303DLHC_InitStructure.AccFull_Scale | LSM303DLHC_InitStructure.High_Resolution) << 8);
    
    /* Configure the Accelerometer main parameters */
    AccelerometerDrv->Init(ctrl);
 80012a2:	6823      	ldr	r3, [r4, #0]
    AccelerometerDrv = &Lsm303dlhcDrv;
 80012a4:	602c      	str	r4, [r5, #0]
    AccelerometerDrv->Init(ctrl);
 80012a6:	f640 0047 	movw	r0, #2119	; 0x847
 80012aa:	4798      	blx	r3
                      LSM303DLHC_FilterStructure.HighPassFilter_CutOff_Frequency|\
                      LSM303DLHC_FilterStructure.HighPassFilter_AOI1|\
                      LSM303DLHC_FilterStructure.HighPassFilter_AOI2);

    /* Configure the Accelerometer LPF main parameters */
    AccelerometerDrv->FilterConfig(ctrl);
 80012ac:	682b      	ldr	r3, [r5, #0]
 80012ae:	2090      	movs	r0, #144	; 0x90
 80012b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80012b2:	4798      	blx	r3

    ret = ACCELERO_OK;
 80012b4:	2000      	movs	r0, #0
 80012b6:	bd38      	pop	{r3, r4, r5, pc}
  }
  else
  {
    ret = ACCELERO_ERROR;
 80012b8:	2001      	movs	r0, #1
  }

  return ret;
}
 80012ba:	bd38      	pop	{r3, r4, r5, pc}
 80012bc:	20000000 	.word	0x20000000
 80012c0:	200003e0 	.word	0x200003e0

080012c4 <BSP_ACCELERO_GetXYZ>:
  * @brief  Get XYZ axes acceleration.
  * @param  pDataXYZ: Pointer to 3 angular acceleration axes.  
  *                   pDataXYZ[0] = X axis, pDataXYZ[1] = Y axis, pDataXYZ[2] = Z axis
  */
void BSP_ACCELERO_GetXYZ(int16_t *pDataXYZ)
{
 80012c4:	b538      	push	{r3, r4, r5, lr}
  int16_t SwitchXY = 0;
  
  if(AccelerometerDrv->GetXYZ!= NULL)
 80012c6:	4d08      	ldr	r5, [pc, #32]	; (80012e8 <BSP_ACCELERO_GetXYZ+0x24>)
 80012c8:	682b      	ldr	r3, [r5, #0]
 80012ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
{
 80012cc:	4604      	mov	r4, r0
  if(AccelerometerDrv->GetXYZ!= NULL)
 80012ce:	b153      	cbz	r3, 80012e6 <BSP_ACCELERO_GetXYZ+0x22>
  {
    AccelerometerDrv->GetXYZ(pDataXYZ);
 80012d0:	4798      	blx	r3
    
    /* Switch X and Y Axes in case of LSM303DLHC MEMS */
    if(AccelerometerDrv == &Lsm303dlhcDrv)
 80012d2:	682a      	ldr	r2, [r5, #0]
 80012d4:	4b05      	ldr	r3, [pc, #20]	; (80012ec <BSP_ACCELERO_GetXYZ+0x28>)
 80012d6:	429a      	cmp	r2, r3
 80012d8:	d105      	bne.n	80012e6 <BSP_ACCELERO_GetXYZ+0x22>
    { 
      SwitchXY  = pDataXYZ[0];
 80012da:	f9b4 3000 	ldrsh.w	r3, [r4]
      pDataXYZ[0] = pDataXYZ[1];
 80012de:	8862      	ldrh	r2, [r4, #2]
 80012e0:	8022      	strh	r2, [r4, #0]
      
      /* Invert Y Axis to be conpliant with LIS3DSH */
      pDataXYZ[1] = -SwitchXY;
 80012e2:	425b      	negs	r3, r3
 80012e4:	8063      	strh	r3, [r4, #2]
 80012e6:	bd38      	pop	{r3, r4, r5, pc}
 80012e8:	200003e0 	.word	0x200003e0
 80012ec:	20000000 	.word	0x20000000

080012f0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80012f0:	b508      	push	{r3, lr}
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80012f2:	4b0b      	ldr	r3, [pc, #44]	; (8001320 <HAL_Init+0x30>)
 80012f4:	681a      	ldr	r2, [r3, #0]
 80012f6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80012fa:	601a      	str	r2, [r3, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80012fc:	681a      	ldr	r2, [r3, #0]
 80012fe:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8001302:	601a      	str	r2, [r3, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001304:	681a      	ldr	r2, [r3, #0]
 8001306:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800130a:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800130c:	2003      	movs	r0, #3
 800130e:	f000 fa3d 	bl	800178c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001312:	2000      	movs	r0, #0
 8001314:	f004 fa90 	bl	8005838 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001318:	f004 fa46 	bl	80057a8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
}
 800131c:	2000      	movs	r0, #0
 800131e:	bd08      	pop	{r3, pc}
 8001320:	40023c00 	.word	0x40023c00

08001324 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8001324:	4a03      	ldr	r2, [pc, #12]	; (8001334 <HAL_IncTick+0x10>)
 8001326:	4b04      	ldr	r3, [pc, #16]	; (8001338 <HAL_IncTick+0x14>)
 8001328:	6811      	ldr	r1, [r2, #0]
 800132a:	781b      	ldrb	r3, [r3, #0]
 800132c:	440b      	add	r3, r1
 800132e:	6013      	str	r3, [r2, #0]
 8001330:	4770      	bx	lr
 8001332:	bf00      	nop
 8001334:	20000410 	.word	0x20000410
 8001338:	20000038 	.word	0x20000038

0800133c <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 800133c:	4b01      	ldr	r3, [pc, #4]	; (8001344 <HAL_GetTick+0x8>)
 800133e:	6818      	ldr	r0, [r3, #0]
}
 8001340:	4770      	bx	lr
 8001342:	bf00      	nop
 8001344:	20000410 	.word	0x20000410

08001348 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001348:	b538      	push	{r3, r4, r5, lr}
 800134a:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 800134c:	f7ff fff6 	bl	800133c <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001350:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 8001352:	bf1c      	itt	ne
 8001354:	4b05      	ldrne	r3, [pc, #20]	; (800136c <HAL_Delay+0x24>)
 8001356:	781b      	ldrbne	r3, [r3, #0]
  uint32_t tickstart = HAL_GetTick();
 8001358:	4605      	mov	r5, r0
    wait += (uint32_t)(uwTickFreq);
 800135a:	bf18      	it	ne
 800135c:	18e4      	addne	r4, r4, r3
  }

  while((HAL_GetTick() - tickstart) < wait)
 800135e:	f7ff ffed 	bl	800133c <HAL_GetTick>
 8001362:	1b40      	subs	r0, r0, r5
 8001364:	4284      	cmp	r4, r0
 8001366:	d8fa      	bhi.n	800135e <HAL_Delay+0x16>
  {
  }
}
 8001368:	bd38      	pop	{r3, r4, r5, pc}
 800136a:	bf00      	nop
 800136c:	20000038 	.word	0x20000038

08001370 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001370:	b510      	push	{r4, lr}
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001372:	4604      	mov	r4, r0
 8001374:	2800      	cmp	r0, #0
 8001376:	f000 8099 	beq.w	80014ac <HAL_ADC_Init+0x13c>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 800137a:	6c03      	ldr	r3, [r0, #64]	; 0x40
 800137c:	b923      	cbnz	r3, 8001388 <HAL_ADC_Init+0x18>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800137e:	6443      	str	r3, [r0, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001380:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001384:	f003 fdbe 	bl	8004f04 <HAL_ADC_MspInit>
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001388:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800138a:	06db      	lsls	r3, r3, #27
 800138c:	f100 808c 	bmi.w	80014a8 <HAL_ADC_Init+0x138>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001390:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001392:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001396:	f023 0302 	bic.w	r3, r3, #2
 800139a:	f043 0302 	orr.w	r3, r3, #2
 800139e:	6423      	str	r3, [r4, #64]	; 0x40
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80013a0:	4b43      	ldr	r3, [pc, #268]	; (80014b0 <HAL_ADC_Init+0x140>)
 80013a2:	685a      	ldr	r2, [r3, #4]
 80013a4:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 80013a8:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80013aa:	685a      	ldr	r2, [r3, #4]
 80013ac:	6861      	ldr	r1, [r4, #4]
 80013ae:	430a      	orrs	r2, r1
 80013b0:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80013b2:	6823      	ldr	r3, [r4, #0]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80013b4:	6921      	ldr	r1, [r4, #16]
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80013b6:	685a      	ldr	r2, [r3, #4]
 80013b8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80013bc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80013be:	685a      	ldr	r2, [r3, #4]
 80013c0:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80013c4:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80013c6:	685a      	ldr	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80013c8:	68a1      	ldr	r1, [r4, #8]
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80013ca:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80013ce:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80013d0:	685a      	ldr	r2, [r3, #4]
 80013d2:	430a      	orrs	r2, r1
 80013d4:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80013d6:	689a      	ldr	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80013d8:	68e1      	ldr	r1, [r4, #12]
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80013da:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80013de:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80013e0:	689a      	ldr	r2, [r3, #8]
 80013e2:	430a      	orrs	r2, r1
 80013e4:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80013e6:	4933      	ldr	r1, [pc, #204]	; (80014b4 <HAL_ADC_Init+0x144>)
 80013e8:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80013ea:	428a      	cmp	r2, r1
 80013ec:	d050      	beq.n	8001490 <HAL_ADC_Init+0x120>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80013ee:	6899      	ldr	r1, [r3, #8]
 80013f0:	f021 6170 	bic.w	r1, r1, #251658240	; 0xf000000
 80013f4:	6099      	str	r1, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80013f6:	6899      	ldr	r1, [r3, #8]
 80013f8:	430a      	orrs	r2, r1
 80013fa:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80013fc:	689a      	ldr	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80013fe:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001400:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001404:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8001406:	689a      	ldr	r2, [r3, #8]
 8001408:	430a      	orrs	r2, r1
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800140a:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800140c:	689a      	ldr	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS(hadc->Init.ContinuousConvMode);
 800140e:	69a1      	ldr	r1, [r4, #24]
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8001410:	f022 0202 	bic.w	r2, r2, #2
 8001414:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS(hadc->Init.ContinuousConvMode);
 8001416:	689a      	ldr	r2, [r3, #8]
 8001418:	ea42 0241 	orr.w	r2, r2, r1, lsl #1
 800141c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800141e:	6a22      	ldr	r2, [r4, #32]
 8001420:	2a00      	cmp	r2, #0
 8001422:	d03d      	beq.n	80014a0 <HAL_ADC_Init+0x130>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001424:	685a      	ldr	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8001426:	6a61      	ldr	r1, [r4, #36]	; 0x24
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001428:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800142c:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800142e:	685a      	ldr	r2, [r3, #4]
 8001430:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8001434:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8001436:	685a      	ldr	r2, [r3, #4]
 8001438:	3901      	subs	r1, #1
 800143a:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800143e:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8001440:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8001442:	69e1      	ldr	r1, [r4, #28]
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8001444:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8001448:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800144a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800144c:	3901      	subs	r1, #1
 800144e:	ea42 5201 	orr.w	r2, r2, r1, lsl #20
 8001452:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8001454:	689a      	ldr	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq(hadc->Init.DMAContinuousRequests);
 8001456:	6b21      	ldr	r1, [r4, #48]	; 0x30
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8001458:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800145c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq(hadc->Init.DMAContinuousRequests);
 800145e:	689a      	ldr	r2, [r3, #8]
 8001460:	ea42 2241 	orr.w	r2, r2, r1, lsl #9
 8001464:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8001466:	689a      	ldr	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001468:	6961      	ldr	r1, [r4, #20]
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800146a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800146e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001470:	689a      	ldr	r2, [r3, #8]
    ADC_CLEAR_ERRORCODE(hadc);
 8001472:	2000      	movs	r0, #0
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001474:	ea42 2281 	orr.w	r2, r2, r1, lsl #10
 8001478:	609a      	str	r2, [r3, #8]
    ADC_CLEAR_ERRORCODE(hadc);
 800147a:	6460      	str	r0, [r4, #68]	; 0x44
    ADC_STATE_CLR_SET(hadc->State,
 800147c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800147e:	f023 0303 	bic.w	r3, r3, #3
 8001482:	f043 0301 	orr.w	r3, r3, #1
 8001486:	6423      	str	r3, [r4, #64]	; 0x40
  __HAL_UNLOCK(hadc);
 8001488:	2300      	movs	r3, #0
 800148a:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  return tmp_hal_status;
 800148e:	bd10      	pop	{r4, pc}
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001490:	689a      	ldr	r2, [r3, #8]
 8001492:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001496:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001498:	689a      	ldr	r2, [r3, #8]
 800149a:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800149e:	e7b4      	b.n	800140a <HAL_ADC_Init+0x9a>
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80014a0:	685a      	ldr	r2, [r3, #4]
 80014a2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80014a6:	e7ca      	b.n	800143e <HAL_ADC_Init+0xce>
    tmp_hal_status = HAL_ERROR;
 80014a8:	2001      	movs	r0, #1
 80014aa:	e7ed      	b.n	8001488 <HAL_ADC_Init+0x118>
    return HAL_ERROR;
 80014ac:	2001      	movs	r0, #1
}
 80014ae:	bd10      	pop	{r4, pc}
 80014b0:	40012300 	.word	0x40012300
 80014b4:	0f000001 	.word	0x0f000001

080014b8 <HAL_ADC_Start>:
{
 80014b8:	b082      	sub	sp, #8
  __IO uint32_t counter = 0U;
 80014ba:	2300      	movs	r3, #0
 80014bc:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hadc);
 80014be:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80014c2:	2b01      	cmp	r3, #1
 80014c4:	d04e      	beq.n	8001564 <HAL_ADC_Start+0xac>
 80014c6:	2301      	movs	r3, #1
 80014c8:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80014cc:	6803      	ldr	r3, [r0, #0]
 80014ce:	689a      	ldr	r2, [r3, #8]
 80014d0:	07d1      	lsls	r1, r2, #31
 80014d2:	d505      	bpl.n	80014e0 <HAL_ADC_Start+0x28>
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80014d4:	689a      	ldr	r2, [r3, #8]
 80014d6:	07d2      	lsls	r2, r2, #31
 80014d8:	d414      	bmi.n	8001504 <HAL_ADC_Start+0x4c>
  return HAL_OK;
 80014da:	2000      	movs	r0, #0
}
 80014dc:	b002      	add	sp, #8
 80014de:	4770      	bx	lr
    __HAL_ADC_ENABLE(hadc);
 80014e0:	689a      	ldr	r2, [r3, #8]
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80014e2:	4921      	ldr	r1, [pc, #132]	; (8001568 <HAL_ADC_Start+0xb0>)
    __HAL_ADC_ENABLE(hadc);
 80014e4:	f042 0201 	orr.w	r2, r2, #1
 80014e8:	609a      	str	r2, [r3, #8]
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80014ea:	4a20      	ldr	r2, [pc, #128]	; (800156c <HAL_ADC_Start+0xb4>)
 80014ec:	6812      	ldr	r2, [r2, #0]
 80014ee:	fbb2 f2f1 	udiv	r2, r2, r1
 80014f2:	eb02 0242 	add.w	r2, r2, r2, lsl #1
      counter--;
 80014f6:	9201      	str	r2, [sp, #4]
    while(counter != 0U)
 80014f8:	9a01      	ldr	r2, [sp, #4]
 80014fa:	2a00      	cmp	r2, #0
 80014fc:	d0ea      	beq.n	80014d4 <HAL_ADC_Start+0x1c>
      counter--;
 80014fe:	9a01      	ldr	r2, [sp, #4]
 8001500:	3a01      	subs	r2, #1
 8001502:	e7f8      	b.n	80014f6 <HAL_ADC_Start+0x3e>
    ADC_STATE_CLR_SET(hadc->State,
 8001504:	6c02      	ldr	r2, [r0, #64]	; 0x40
 8001506:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800150a:	f022 0201 	bic.w	r2, r2, #1
 800150e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001512:	6402      	str	r2, [r0, #64]	; 0x40
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001514:	685a      	ldr	r2, [r3, #4]
 8001516:	0551      	lsls	r1, r2, #21
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001518:	bf41      	itttt	mi
 800151a:	6c02      	ldrmi	r2, [r0, #64]	; 0x40
 800151c:	f422 5240 	bicmi.w	r2, r2, #12288	; 0x3000
 8001520:	f442 5280 	orrmi.w	r2, r2, #4096	; 0x1000
 8001524:	6402      	strmi	r2, [r0, #64]	; 0x40
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001526:	6c02      	ldr	r2, [r0, #64]	; 0x40
 8001528:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800152c:	bf1c      	itt	ne
 800152e:	6c42      	ldrne	r2, [r0, #68]	; 0x44
 8001530:	f022 0206 	bicne.w	r2, r2, #6
      ADC_CLEAR_ERRORCODE(hadc);
 8001534:	6442      	str	r2, [r0, #68]	; 0x44
    __HAL_UNLOCK(hadc);
 8001536:	2200      	movs	r2, #0
 8001538:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800153c:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8001540:	601a      	str	r2, [r3, #0]
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8001542:	4a0b      	ldr	r2, [pc, #44]	; (8001570 <HAL_ADC_Start+0xb8>)
 8001544:	6852      	ldr	r2, [r2, #4]
 8001546:	06d2      	lsls	r2, r2, #27
 8001548:	d108      	bne.n	800155c <HAL_ADC_Start+0xa4>
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800154a:	6898      	ldr	r0, [r3, #8]
 800154c:	f010 5040 	ands.w	r0, r0, #805306368	; 0x30000000
 8001550:	d1c3      	bne.n	80014da <HAL_ADC_Start+0x22>
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001552:	689a      	ldr	r2, [r3, #8]
 8001554:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001558:	609a      	str	r2, [r3, #8]
 800155a:	e7bf      	b.n	80014dc <HAL_ADC_Start+0x24>
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800155c:	4a05      	ldr	r2, [pc, #20]	; (8001574 <HAL_ADC_Start+0xbc>)
 800155e:	4293      	cmp	r3, r2
 8001560:	d1bb      	bne.n	80014da <HAL_ADC_Start+0x22>
 8001562:	e7f2      	b.n	800154a <HAL_ADC_Start+0x92>
  __HAL_LOCK(hadc);
 8001564:	2002      	movs	r0, #2
 8001566:	e7b9      	b.n	80014dc <HAL_ADC_Start+0x24>
 8001568:	000f4240 	.word	0x000f4240
 800156c:	2000014c 	.word	0x2000014c
 8001570:	40012300 	.word	0x40012300
 8001574:	40012000 	.word	0x40012000

08001578 <HAL_ADC_Stop>:
  __HAL_LOCK(hadc);
 8001578:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 800157c:	2b01      	cmp	r3, #1
 800157e:	d017      	beq.n	80015b0 <HAL_ADC_Stop+0x38>
 8001580:	2301      	movs	r3, #1
 8001582:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_ADC_DISABLE(hadc);
 8001586:	6803      	ldr	r3, [r0, #0]
 8001588:	689a      	ldr	r2, [r3, #8]
 800158a:	f022 0201 	bic.w	r2, r2, #1
 800158e:	609a      	str	r2, [r3, #8]
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8001590:	689b      	ldr	r3, [r3, #8]
 8001592:	07db      	lsls	r3, r3, #31
 8001594:	d407      	bmi.n	80015a6 <HAL_ADC_Stop+0x2e>
    ADC_STATE_CLR_SET(hadc->State,
 8001596:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8001598:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800159c:	f023 0301 	bic.w	r3, r3, #1
 80015a0:	f043 0301 	orr.w	r3, r3, #1
 80015a4:	6403      	str	r3, [r0, #64]	; 0x40
  __HAL_UNLOCK(hadc);
 80015a6:	2300      	movs	r3, #0
 80015a8:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  return HAL_OK;
 80015ac:	4618      	mov	r0, r3
 80015ae:	4770      	bx	lr
  __HAL_LOCK(hadc);
 80015b0:	2002      	movs	r0, #2
}
 80015b2:	4770      	bx	lr

080015b4 <HAL_ADC_PollForConversion>:
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80015b4:	6803      	ldr	r3, [r0, #0]
 80015b6:	689a      	ldr	r2, [r3, #8]
{
 80015b8:	b570      	push	{r4, r5, r6, lr}
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80015ba:	0556      	lsls	r6, r2, #21
{
 80015bc:	4604      	mov	r4, r0
 80015be:	460d      	mov	r5, r1
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80015c0:	d50b      	bpl.n	80015da <HAL_ADC_PollForConversion+0x26>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 80015c2:	689b      	ldr	r3, [r3, #8]
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80015c4:	05d8      	lsls	r0, r3, #23
 80015c6:	d508      	bpl.n	80015da <HAL_ADC_PollForConversion+0x26>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80015c8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80015ca:	f043 0320 	orr.w	r3, r3, #32
 80015ce:	6423      	str	r3, [r4, #64]	; 0x40
    __HAL_UNLOCK(hadc);
 80015d0:	2300      	movs	r3, #0
 80015d2:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    return HAL_ERROR;
 80015d6:	2001      	movs	r0, #1
 80015d8:	bd70      	pop	{r4, r5, r6, pc}
  tickstart = HAL_GetTick();
 80015da:	f7ff feaf 	bl	800133c <HAL_GetTick>
 80015de:	4606      	mov	r6, r0
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80015e0:	6823      	ldr	r3, [r4, #0]
 80015e2:	681a      	ldr	r2, [r3, #0]
 80015e4:	0792      	lsls	r2, r2, #30
 80015e6:	d50c      	bpl.n	8001602 <HAL_ADC_PollForConversion+0x4e>
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80015e8:	f06f 0212 	mvn.w	r2, #18
 80015ec:	601a      	str	r2, [r3, #0]
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80015ee:	6c22      	ldr	r2, [r4, #64]	; 0x40
 80015f0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80015f4:	6422      	str	r2, [r4, #64]	; 0x40
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80015f6:	689a      	ldr	r2, [r3, #8]
 80015f8:	f012 5f40 	tst.w	r2, #805306368	; 0x30000000
 80015fc:	d013      	beq.n	8001626 <HAL_ADC_PollForConversion+0x72>
  return HAL_OK;
 80015fe:	2000      	movs	r0, #0
 8001600:	bd70      	pop	{r4, r5, r6, pc}
    if(Timeout != HAL_MAX_DELAY)
 8001602:	1c69      	adds	r1, r5, #1
 8001604:	d0ed      	beq.n	80015e2 <HAL_ADC_PollForConversion+0x2e>
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8001606:	b945      	cbnz	r5, 800161a <HAL_ADC_PollForConversion+0x66>
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001608:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800160a:	f043 0304 	orr.w	r3, r3, #4
 800160e:	6423      	str	r3, [r4, #64]	; 0x40
        __HAL_UNLOCK(hadc);
 8001610:	2300      	movs	r3, #0
 8001612:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        return HAL_TIMEOUT;
 8001616:	2003      	movs	r0, #3
 8001618:	bd70      	pop	{r4, r5, r6, pc}
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 800161a:	f7ff fe8f 	bl	800133c <HAL_GetTick>
 800161e:	1b80      	subs	r0, r0, r6
 8001620:	4285      	cmp	r5, r0
 8001622:	d2dd      	bcs.n	80015e0 <HAL_ADC_PollForConversion+0x2c>
 8001624:	e7f0      	b.n	8001608 <HAL_ADC_PollForConversion+0x54>
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001626:	69a2      	ldr	r2, [r4, #24]
 8001628:	2a00      	cmp	r2, #0
 800162a:	d1e8      	bne.n	80015fe <HAL_ADC_PollForConversion+0x4a>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800162c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800162e:	f412 0f70 	tst.w	r2, #15728640	; 0xf00000
 8001632:	d002      	beq.n	800163a <HAL_ADC_PollForConversion+0x86>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8001634:	689b      	ldr	r3, [r3, #8]
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001636:	055b      	lsls	r3, r3, #21
 8001638:	d4e1      	bmi.n	80015fe <HAL_ADC_PollForConversion+0x4a>
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800163a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800163c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001640:	6423      	str	r3, [r4, #64]	; 0x40
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001642:	6c20      	ldr	r0, [r4, #64]	; 0x40
 8001644:	f410 5080 	ands.w	r0, r0, #4096	; 0x1000
 8001648:	d1d9      	bne.n	80015fe <HAL_ADC_PollForConversion+0x4a>
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800164a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800164c:	f043 0301 	orr.w	r3, r3, #1
 8001650:	6423      	str	r3, [r4, #64]	; 0x40
}
 8001652:	bd70      	pop	{r4, r5, r6, pc}

08001654 <HAL_ADC_GetValue>:
  return hadc->Instance->DR;
 8001654:	6803      	ldr	r3, [r0, #0]
 8001656:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
}
 8001658:	4770      	bx	lr
	...

0800165c <HAL_ADC_ConfigChannel>:
{
 800165c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __IO uint32_t counter = 0U;
 800165e:	2300      	movs	r3, #0
 8001660:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hadc);
 8001662:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8001666:	2b01      	cmp	r3, #1
 8001668:	d06a      	beq.n	8001740 <HAL_ADC_ConfigChannel+0xe4>
  if (sConfig->Channel > ADC_CHANNEL_9)
 800166a:	680d      	ldr	r5, [r1, #0]
 800166c:	6804      	ldr	r4, [r0, #0]
 800166e:	688a      	ldr	r2, [r1, #8]
  __HAL_LOCK(hadc);
 8001670:	2301      	movs	r3, #1
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001672:	2d09      	cmp	r5, #9
  __HAL_LOCK(hadc);
 8001674:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
 8001678:	b2ae      	uxth	r6, r5
  if (sConfig->Channel > ADC_CHANNEL_9)
 800167a:	d92a      	bls.n	80016d2 <HAL_ADC_ConfigChannel+0x76>
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800167c:	eb06 0346 	add.w	r3, r6, r6, lsl #1
 8001680:	68e7      	ldr	r7, [r4, #12]
 8001682:	3b1e      	subs	r3, #30
 8001684:	f04f 0e07 	mov.w	lr, #7
 8001688:	fa0e fe03 	lsl.w	lr, lr, r3
 800168c:	ea27 070e 	bic.w	r7, r7, lr
 8001690:	60e7      	str	r7, [r4, #12]
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001692:	68e7      	ldr	r7, [r4, #12]
 8001694:	fa02 f303 	lsl.w	r3, r2, r3
 8001698:	433b      	orrs	r3, r7
 800169a:	60e3      	str	r3, [r4, #12]
  if (sConfig->Rank < 7U)
 800169c:	684a      	ldr	r2, [r1, #4]
 800169e:	2a06      	cmp	r2, #6
 80016a0:	ea4f 0382 	mov.w	r3, r2, lsl #2
 80016a4:	d825      	bhi.n	80016f2 <HAL_ADC_ConfigChannel+0x96>
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80016a6:	4413      	add	r3, r2
 80016a8:	6b67      	ldr	r7, [r4, #52]	; 0x34
 80016aa:	1f59      	subs	r1, r3, #5
 80016ac:	231f      	movs	r3, #31
 80016ae:	408b      	lsls	r3, r1
 80016b0:	ea27 0303 	bic.w	r3, r7, r3
 80016b4:	6363      	str	r3, [r4, #52]	; 0x34
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80016b6:	6b62      	ldr	r2, [r4, #52]	; 0x34
 80016b8:	fa06 f101 	lsl.w	r1, r6, r1
 80016bc:	4311      	orrs	r1, r2
 80016be:	6361      	str	r1, [r4, #52]	; 0x34
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80016c0:	4b2d      	ldr	r3, [pc, #180]	; (8001778 <HAL_ADC_ConfigChannel+0x11c>)
 80016c2:	429c      	cmp	r4, r3
 80016c4:	d034      	beq.n	8001730 <HAL_ADC_ConfigChannel+0xd4>
  __HAL_UNLOCK(hadc);
 80016c6:	2300      	movs	r3, #0
 80016c8:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  return HAL_OK;
 80016cc:	4618      	mov	r0, r3
}
 80016ce:	b003      	add	sp, #12
 80016d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80016d2:	6927      	ldr	r7, [r4, #16]
 80016d4:	eb05 0345 	add.w	r3, r5, r5, lsl #1
 80016d8:	f04f 0e07 	mov.w	lr, #7
 80016dc:	fa0e fe03 	lsl.w	lr, lr, r3
 80016e0:	ea27 070e 	bic.w	r7, r7, lr
 80016e4:	6127      	str	r7, [r4, #16]
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80016e6:	6927      	ldr	r7, [r4, #16]
 80016e8:	fa02 f303 	lsl.w	r3, r2, r3
 80016ec:	433b      	orrs	r3, r7
 80016ee:	6123      	str	r3, [r4, #16]
 80016f0:	e7d4      	b.n	800169c <HAL_ADC_ConfigChannel+0x40>
  else if (sConfig->Rank < 13U)
 80016f2:	2a0c      	cmp	r2, #12
 80016f4:	d80e      	bhi.n	8001714 <HAL_ADC_ConfigChannel+0xb8>
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80016f6:	4413      	add	r3, r2
 80016f8:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80016fa:	f1a3 0223 	sub.w	r2, r3, #35	; 0x23
 80016fe:	231f      	movs	r3, #31
 8001700:	4093      	lsls	r3, r2
 8001702:	ea21 0303 	bic.w	r3, r1, r3
 8001706:	6323      	str	r3, [r4, #48]	; 0x30
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001708:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800170a:	fa06 f202 	lsl.w	r2, r6, r2
 800170e:	431a      	orrs	r2, r3
 8001710:	6322      	str	r2, [r4, #48]	; 0x30
 8001712:	e7d5      	b.n	80016c0 <HAL_ADC_ConfigChannel+0x64>
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001714:	4413      	add	r3, r2
 8001716:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8001718:	3b41      	subs	r3, #65	; 0x41
 800171a:	221f      	movs	r2, #31
 800171c:	409a      	lsls	r2, r3
 800171e:	ea21 0202 	bic.w	r2, r1, r2
 8001722:	62e2      	str	r2, [r4, #44]	; 0x2c
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001724:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8001726:	fa06 f103 	lsl.w	r1, r6, r3
 800172a:	4311      	orrs	r1, r2
 800172c:	62e1      	str	r1, [r4, #44]	; 0x2c
 800172e:	e7c7      	b.n	80016c0 <HAL_ADC_ConfigChannel+0x64>
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001730:	2d12      	cmp	r5, #18
 8001732:	d107      	bne.n	8001744 <HAL_ADC_ConfigChannel+0xe8>
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001734:	4a11      	ldr	r2, [pc, #68]	; (800177c <HAL_ADC_ConfigChannel+0x120>)
 8001736:	6853      	ldr	r3, [r2, #4]
 8001738:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800173c:	6053      	str	r3, [r2, #4]
 800173e:	e7c2      	b.n	80016c6 <HAL_ADC_ConfigChannel+0x6a>
  __HAL_LOCK(hadc);
 8001740:	2002      	movs	r0, #2
 8001742:	e7c4      	b.n	80016ce <HAL_ADC_ConfigChannel+0x72>
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001744:	4b0e      	ldr	r3, [pc, #56]	; (8001780 <HAL_ADC_ConfigChannel+0x124>)
 8001746:	429d      	cmp	r5, r3
 8001748:	d001      	beq.n	800174e <HAL_ADC_ConfigChannel+0xf2>
 800174a:	2d11      	cmp	r5, #17
 800174c:	d1bb      	bne.n	80016c6 <HAL_ADC_ConfigChannel+0x6a>
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800174e:	490b      	ldr	r1, [pc, #44]	; (800177c <HAL_ADC_ConfigChannel+0x120>)
 8001750:	684a      	ldr	r2, [r1, #4]
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8001752:	429d      	cmp	r5, r3
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8001754:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8001758:	604a      	str	r2, [r1, #4]
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 800175a:	d1b4      	bne.n	80016c6 <HAL_ADC_ConfigChannel+0x6a>
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800175c:	4b09      	ldr	r3, [pc, #36]	; (8001784 <HAL_ADC_ConfigChannel+0x128>)
 800175e:	4a0a      	ldr	r2, [pc, #40]	; (8001788 <HAL_ADC_ConfigChannel+0x12c>)
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	fbb3 f2f2 	udiv	r2, r3, r2
 8001766:	230a      	movs	r3, #10
 8001768:	4353      	muls	r3, r2
        counter--;
 800176a:	9301      	str	r3, [sp, #4]
      while(counter != 0U)
 800176c:	9b01      	ldr	r3, [sp, #4]
 800176e:	2b00      	cmp	r3, #0
 8001770:	d0a9      	beq.n	80016c6 <HAL_ADC_ConfigChannel+0x6a>
        counter--;
 8001772:	9b01      	ldr	r3, [sp, #4]
 8001774:	3b01      	subs	r3, #1
 8001776:	e7f8      	b.n	800176a <HAL_ADC_ConfigChannel+0x10e>
 8001778:	40012000 	.word	0x40012000
 800177c:	40012300 	.word	0x40012300
 8001780:	10000012 	.word	0x10000012
 8001784:	2000014c 	.word	0x2000014c
 8001788:	000f4240 	.word	0x000f4240

0800178c <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800178c:	4a07      	ldr	r2, [pc, #28]	; (80017ac <HAL_NVIC_SetPriorityGrouping+0x20>)
 800178e:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001790:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001794:	041b      	lsls	r3, r3, #16
 8001796:	0c1b      	lsrs	r3, r3, #16
 8001798:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 800179c:	0200      	lsls	r0, r0, #8
 800179e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80017a2:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value  =  (reg_value                                   |
 80017a6:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 80017a8:	60d3      	str	r3, [r2, #12]
 80017aa:	4770      	bx	lr
 80017ac:	e000ed00 	.word	0xe000ed00

080017b0 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80017b0:	4b17      	ldr	r3, [pc, #92]	; (8001810 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80017b2:	b530      	push	{r4, r5, lr}
 80017b4:	68dc      	ldr	r4, [r3, #12]
 80017b6:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80017ba:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80017be:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80017c0:	2b04      	cmp	r3, #4
 80017c2:	bf28      	it	cs
 80017c4:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80017c6:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80017c8:	f04f 0501 	mov.w	r5, #1
 80017cc:	fa05 f303 	lsl.w	r3, r5, r3
 80017d0:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80017d4:	bf8c      	ite	hi
 80017d6:	3c03      	subhi	r4, #3
 80017d8:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80017da:	4019      	ands	r1, r3
 80017dc:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80017de:	fa05 f404 	lsl.w	r4, r5, r4
 80017e2:	3c01      	subs	r4, #1
 80017e4:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) < 0)
 80017e6:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80017e8:	ea42 0201 	orr.w	r2, r2, r1
 80017ec:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017f0:	bfaf      	iteee	ge
 80017f2:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017f6:	f000 000f 	andlt.w	r0, r0, #15
 80017fa:	4b06      	ldrlt	r3, [pc, #24]	; (8001814 <HAL_NVIC_SetPriority+0x64>)
 80017fc:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017fe:	bfa5      	ittet	ge
 8001800:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
 8001804:	b2d2      	uxtbge	r2, r2
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001806:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001808:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 800180c:	bd30      	pop	{r4, r5, pc}
 800180e:	bf00      	nop
 8001810:	e000ed00 	.word	0xe000ed00
 8001814:	e000ed14 	.word	0xe000ed14

08001818 <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8001818:	0942      	lsrs	r2, r0, #5
 800181a:	2301      	movs	r3, #1
 800181c:	f000 001f 	and.w	r0, r0, #31
 8001820:	fa03 f000 	lsl.w	r0, r3, r0
 8001824:	4b01      	ldr	r3, [pc, #4]	; (800182c <HAL_NVIC_EnableIRQ+0x14>)
 8001826:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 800182a:	4770      	bx	lr
 800182c:	e000e100 	.word	0xe000e100

08001830 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001830:	3801      	subs	r0, #1
 8001832:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8001836:	d20a      	bcs.n	800184e <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001838:	4b06      	ldr	r3, [pc, #24]	; (8001854 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800183a:	4a07      	ldr	r2, [pc, #28]	; (8001858 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800183c:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800183e:	21f0      	movs	r1, #240	; 0xf0
 8001840:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001844:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001846:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001848:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800184a:	601a      	str	r2, [r3, #0]
 800184c:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 800184e:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8001850:	4770      	bx	lr
 8001852:	bf00      	nop
 8001854:	e000e010 	.word	0xe000e010
 8001858:	e000ed00 	.word	0xe000ed00

0800185c <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 800185c:	4b04      	ldr	r3, [pc, #16]	; (8001870 <HAL_SYSTICK_CLKSourceConfig+0x14>)
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 800185e:	681a      	ldr	r2, [r3, #0]
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8001860:	2804      	cmp	r0, #4
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8001862:	bf0c      	ite	eq
 8001864:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8001868:	f022 0204 	bicne.w	r2, r2, #4
 800186c:	601a      	str	r2, [r3, #0]
 800186e:	4770      	bx	lr
 8001870:	e000e010 	.word	0xe000e010

08001874 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8001874:	4770      	bx	lr

08001876 <HAL_SYSTICK_IRQHandler>:
{
 8001876:	b508      	push	{r3, lr}
  HAL_SYSTICK_Callback();
 8001878:	f7ff fffc 	bl	8001874 <HAL_SYSTICK_Callback>
 800187c:	bd08      	pop	{r3, pc}
	...

08001880 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001880:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001884:	b085      	sub	sp, #20
  for(position = 0U; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001886:	680b      	ldr	r3, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001888:	f8df 819c 	ldr.w	r8, [pc, #412]	; 8001a28 <HAL_GPIO_Init+0x1a8>
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800188c:	4a64      	ldr	r2, [pc, #400]	; (8001a20 <HAL_GPIO_Init+0x1a0>)
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800188e:	9301      	str	r3, [sp, #4]
    ioposition = 0x01U << position;
 8001890:	f04f 0901 	mov.w	r9, #1
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001894:	2300      	movs	r3, #0
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001896:	9c01      	ldr	r4, [sp, #4]
    ioposition = 0x01U << position;
 8001898:	fa09 f703 	lsl.w	r7, r9, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800189c:	ea07 0604 	and.w	r6, r7, r4
    if(iocurrent == ioposition)
 80018a0:	42b7      	cmp	r7, r6
 80018a2:	f040 80ad 	bne.w	8001a00 <HAL_GPIO_Init+0x180>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80018a6:	684c      	ldr	r4, [r1, #4]
 80018a8:	f024 0a10 	bic.w	sl, r4, #16
 80018ac:	f1ba 0f02 	cmp.w	sl, #2
 80018b0:	d116      	bne.n	80018e0 <HAL_GPIO_Init+0x60>
        temp = GPIOx->AFR[position >> 3U];
 80018b2:	ea4f 0cd3 	mov.w	ip, r3, lsr #3
 80018b6:	eb00 0c8c 	add.w	ip, r0, ip, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80018ba:	f003 0b07 	and.w	fp, r3, #7
        temp = GPIOx->AFR[position >> 3U];
 80018be:	f8dc 5020 	ldr.w	r5, [ip, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80018c2:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 80018c6:	f04f 0e0f 	mov.w	lr, #15
 80018ca:	fa0e fe0b 	lsl.w	lr, lr, fp
 80018ce:	ea25 0e0e 	bic.w	lr, r5, lr
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80018d2:	690d      	ldr	r5, [r1, #16]
 80018d4:	fa05 f50b 	lsl.w	r5, r5, fp
 80018d8:	ea45 050e 	orr.w	r5, r5, lr
        GPIOx->AFR[position >> 3U] = temp;
 80018dc:	f8cc 5020 	str.w	r5, [ip, #32]
 80018e0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80018e4:	2503      	movs	r5, #3
      temp = GPIOx->MODER;
 80018e6:	f8d0 b000 	ldr.w	fp, [r0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80018ea:	fa05 f50c 	lsl.w	r5, r5, ip
 80018ee:	43ed      	mvns	r5, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80018f0:	f004 0e03 	and.w	lr, r4, #3
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80018f4:	ea0b 0b05 	and.w	fp, fp, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80018f8:	fa0e fe0c 	lsl.w	lr, lr, ip
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80018fc:	f10a 3aff 	add.w	sl, sl, #4294967295
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001900:	ea4e 0e0b 	orr.w	lr, lr, fp
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001904:	f1ba 0f01 	cmp.w	sl, #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001908:	9500      	str	r5, [sp, #0]
      GPIOx->MODER = temp;
 800190a:	f8c0 e000 	str.w	lr, [r0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800190e:	d815      	bhi.n	800193c <HAL_GPIO_Init+0xbc>
        temp = GPIOx->OSPEEDR; 
 8001910:	f8d0 e008 	ldr.w	lr, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001914:	ea05 0e0e 	and.w	lr, r5, lr
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001918:	68cd      	ldr	r5, [r1, #12]
 800191a:	fa05 fa0c 	lsl.w	sl, r5, ip
 800191e:	ea4a 0e0e 	orr.w	lr, sl, lr
        GPIOx->OSPEEDR = temp;
 8001922:	f8c0 e008 	str.w	lr, [r0, #8]
        temp = GPIOx->OTYPER;
 8001926:	f8d0 e004 	ldr.w	lr, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800192a:	ea2e 0707 	bic.w	r7, lr, r7
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800192e:	f3c4 1e00 	ubfx	lr, r4, #4, #1
 8001932:	fa0e fe03 	lsl.w	lr, lr, r3
 8001936:	ea4e 0707 	orr.w	r7, lr, r7
        GPIOx->OTYPER = temp;
 800193a:	6047      	str	r7, [r0, #4]
      temp = GPIOx->PUPDR;
 800193c:	68c7      	ldr	r7, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800193e:	9d00      	ldr	r5, [sp, #0]
 8001940:	403d      	ands	r5, r7
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001942:	688f      	ldr	r7, [r1, #8]
 8001944:	fa07 f70c 	lsl.w	r7, r7, ip
 8001948:	433d      	orrs	r5, r7
      GPIOx->PUPDR = temp;
 800194a:	60c5      	str	r5, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800194c:	00e5      	lsls	r5, r4, #3
 800194e:	d557      	bpl.n	8001a00 <HAL_GPIO_Init+0x180>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001950:	f04f 0b00 	mov.w	fp, #0
 8001954:	f8cd b00c 	str.w	fp, [sp, #12]
 8001958:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800195c:	4d31      	ldr	r5, [pc, #196]	; (8001a24 <HAL_GPIO_Init+0x1a4>)
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800195e:	f447 4780 	orr.w	r7, r7, #16384	; 0x4000
 8001962:	f8c8 7044 	str.w	r7, [r8, #68]	; 0x44
 8001966:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
 800196a:	f407 4780 	and.w	r7, r7, #16384	; 0x4000
 800196e:	9703      	str	r7, [sp, #12]
 8001970:	9f03      	ldr	r7, [sp, #12]
 8001972:	f023 0703 	bic.w	r7, r3, #3
 8001976:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
 800197a:	f507 379c 	add.w	r7, r7, #79872	; 0x13800
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800197e:	f003 0c03 	and.w	ip, r3, #3
        temp = SYSCFG->EXTICR[position >> 2U];
 8001982:	f8d7 a008 	ldr.w	sl, [r7, #8]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001986:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 800198a:	f04f 0e0f 	mov.w	lr, #15
 800198e:	fa0e fe0c 	lsl.w	lr, lr, ip
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001992:	42a8      	cmp	r0, r5
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001994:	ea2a 0e0e 	bic.w	lr, sl, lr
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001998:	d039      	beq.n	8001a0e <HAL_GPIO_Init+0x18e>
 800199a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800199e:	42a8      	cmp	r0, r5
 80019a0:	d037      	beq.n	8001a12 <HAL_GPIO_Init+0x192>
 80019a2:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80019a6:	42a8      	cmp	r0, r5
 80019a8:	d035      	beq.n	8001a16 <HAL_GPIO_Init+0x196>
 80019aa:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80019ae:	42a8      	cmp	r0, r5
 80019b0:	d033      	beq.n	8001a1a <HAL_GPIO_Init+0x19a>
 80019b2:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80019b6:	42a8      	cmp	r0, r5
 80019b8:	bf14      	ite	ne
 80019ba:	2507      	movne	r5, #7
 80019bc:	2504      	moveq	r5, #4
 80019be:	fa05 f50c 	lsl.w	r5, r5, ip
 80019c2:	ea45 050e 	orr.w	r5, r5, lr
        SYSCFG->EXTICR[position >> 2U] = temp;
 80019c6:	60bd      	str	r5, [r7, #8]
        temp = EXTI->IMR;
 80019c8:	6815      	ldr	r5, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
 80019ca:	43f7      	mvns	r7, r6
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80019cc:	f414 3f80 	tst.w	r4, #65536	; 0x10000
        temp &= ~((uint32_t)iocurrent);
 80019d0:	bf0c      	ite	eq
 80019d2:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 80019d4:	4335      	orrne	r5, r6
        }
        EXTI->IMR = temp;
 80019d6:	6015      	str	r5, [r2, #0]

        temp = EXTI->EMR;
 80019d8:	6855      	ldr	r5, [r2, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80019da:	f414 3f00 	tst.w	r4, #131072	; 0x20000
        temp &= ~((uint32_t)iocurrent);
 80019de:	bf0c      	ite	eq
 80019e0:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 80019e2:	4335      	orrne	r5, r6
        }
        EXTI->EMR = temp;
 80019e4:	6055      	str	r5, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80019e6:	6895      	ldr	r5, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80019e8:	f414 1f80 	tst.w	r4, #1048576	; 0x100000
        temp &= ~((uint32_t)iocurrent);
 80019ec:	bf0c      	ite	eq
 80019ee:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 80019f0:	4335      	orrne	r5, r6
        }
        EXTI->RTSR = temp;
 80019f2:	6095      	str	r5, [r2, #8]

        temp = EXTI->FTSR;
 80019f4:	68d5      	ldr	r5, [r2, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80019f6:	02a4      	lsls	r4, r4, #10
        temp &= ~((uint32_t)iocurrent);
 80019f8:	bf54      	ite	pl
 80019fa:	403d      	andpl	r5, r7
        {
          temp |= iocurrent;
 80019fc:	4335      	orrmi	r5, r6
        }
        EXTI->FTSR = temp;
 80019fe:	60d5      	str	r5, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001a00:	3301      	adds	r3, #1
 8001a02:	2b10      	cmp	r3, #16
 8001a04:	f47f af47 	bne.w	8001896 <HAL_GPIO_Init+0x16>
      }
    }
  }
}
 8001a08:	b005      	add	sp, #20
 8001a0a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001a0e:	465d      	mov	r5, fp
 8001a10:	e7d5      	b.n	80019be <HAL_GPIO_Init+0x13e>
 8001a12:	2501      	movs	r5, #1
 8001a14:	e7d3      	b.n	80019be <HAL_GPIO_Init+0x13e>
 8001a16:	2502      	movs	r5, #2
 8001a18:	e7d1      	b.n	80019be <HAL_GPIO_Init+0x13e>
 8001a1a:	2503      	movs	r5, #3
 8001a1c:	e7cf      	b.n	80019be <HAL_GPIO_Init+0x13e>
 8001a1e:	bf00      	nop
 8001a20:	40013c00 	.word	0x40013c00
 8001a24:	40020000 	.word	0x40020000
 8001a28:	40023800 	.word	0x40023800

08001a2c <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8001a2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;

        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8001a30:	4c36      	ldr	r4, [pc, #216]	; (8001b0c <HAL_GPIO_DeInit+0xe0>)
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8001a32:	f8df b0e0 	ldr.w	fp, [pc, #224]	; 8001b14 <HAL_GPIO_DeInit+0xe8>
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001a36:	2200      	movs	r2, #0
    ioposition = 0x01U << position;
 8001a38:	f04f 0901 	mov.w	r9, #1
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001a3c:	f04f 0a03 	mov.w	sl, #3
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001a40:	f04f 0c0f 	mov.w	ip, #15
    ioposition = 0x01U << position;
 8001a44:	fa09 fe02 	lsl.w	lr, r9, r2
    if(iocurrent == ioposition)
 8001a48:	ea3e 0301 	bics.w	r3, lr, r1
 8001a4c:	d151      	bne.n	8001af2 <HAL_GPIO_DeInit+0xc6>
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001a4e:	0055      	lsls	r5, r2, #1
 8001a50:	6803      	ldr	r3, [r0, #0]
 8001a52:	fa0a f505 	lsl.w	r5, sl, r5
 8001a56:	43ed      	mvns	r5, r5
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001a58:	08d7      	lsrs	r7, r2, #3
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001a5a:	402b      	ands	r3, r5
 8001a5c:	eb00 0787 	add.w	r7, r0, r7, lsl #2
 8001a60:	6003      	str	r3, [r0, #0]
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001a62:	f002 0607 	and.w	r6, r2, #7
 8001a66:	6a3b      	ldr	r3, [r7, #32]
 8001a68:	00b6      	lsls	r6, r6, #2
 8001a6a:	fa0c f606 	lsl.w	r6, ip, r6
 8001a6e:	ea23 0606 	bic.w	r6, r3, r6
 8001a72:	623e      	str	r6, [r7, #32]
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001a74:	6883      	ldr	r3, [r0, #8]
 8001a76:	402b      	ands	r3, r5
 8001a78:	6083      	str	r3, [r0, #8]
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001a7a:	6846      	ldr	r6, [r0, #4]
 8001a7c:	ea6f 030e 	mvn.w	r3, lr
 8001a80:	401e      	ands	r6, r3
 8001a82:	6046      	str	r6, [r0, #4]
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001a84:	68c6      	ldr	r6, [r0, #12]
 8001a86:	4035      	ands	r5, r6
 8001a88:	60c5      	str	r5, [r0, #12]
 8001a8a:	f022 0503 	bic.w	r5, r2, #3
 8001a8e:	f105 4580 	add.w	r5, r5, #1073741824	; 0x40000000
 8001a92:	f505 359c 	add.w	r5, r5, #79872	; 0x13800
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 8001a96:	f002 0703 	and.w	r7, r2, #3
      tmp = SYSCFG->EXTICR[position >> 2U];
 8001a9a:	68ae      	ldr	r6, [r5, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 8001a9c:	00bf      	lsls	r7, r7, #2
 8001a9e:	fa0c f807 	lsl.w	r8, ip, r7
 8001aa2:	ea06 0e08 	and.w	lr, r6, r8
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8001aa6:	4e1a      	ldr	r6, [pc, #104]	; (8001b10 <HAL_GPIO_DeInit+0xe4>)
 8001aa8:	42b0      	cmp	r0, r6
 8001aaa:	d027      	beq.n	8001afc <HAL_GPIO_DeInit+0xd0>
 8001aac:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8001ab0:	42b0      	cmp	r0, r6
 8001ab2:	d025      	beq.n	8001b00 <HAL_GPIO_DeInit+0xd4>
 8001ab4:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8001ab8:	42b0      	cmp	r0, r6
 8001aba:	d023      	beq.n	8001b04 <HAL_GPIO_DeInit+0xd8>
 8001abc:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8001ac0:	42b0      	cmp	r0, r6
 8001ac2:	d021      	beq.n	8001b08 <HAL_GPIO_DeInit+0xdc>
 8001ac4:	4558      	cmp	r0, fp
 8001ac6:	bf0c      	ite	eq
 8001ac8:	2604      	moveq	r6, #4
 8001aca:	2607      	movne	r6, #7
 8001acc:	40be      	lsls	r6, r7
 8001ace:	45b6      	cmp	lr, r6
 8001ad0:	d10f      	bne.n	8001af2 <HAL_GPIO_DeInit+0xc6>
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8001ad2:	68ae      	ldr	r6, [r5, #8]
 8001ad4:	ea26 0608 	bic.w	r6, r6, r8
 8001ad8:	60ae      	str	r6, [r5, #8]
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8001ada:	6825      	ldr	r5, [r4, #0]
 8001adc:	401d      	ands	r5, r3
 8001ade:	6025      	str	r5, [r4, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8001ae0:	6865      	ldr	r5, [r4, #4]
 8001ae2:	401d      	ands	r5, r3
 8001ae4:	6065      	str	r5, [r4, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8001ae6:	68a5      	ldr	r5, [r4, #8]
 8001ae8:	401d      	ands	r5, r3
 8001aea:	60a5      	str	r5, [r4, #8]
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8001aec:	68e5      	ldr	r5, [r4, #12]
 8001aee:	402b      	ands	r3, r5
 8001af0:	60e3      	str	r3, [r4, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001af2:	3201      	adds	r2, #1
 8001af4:	2a10      	cmp	r2, #16
 8001af6:	d1a5      	bne.n	8001a44 <HAL_GPIO_DeInit+0x18>
      }
    }
  }
}
 8001af8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8001afc:	2600      	movs	r6, #0
 8001afe:	e7e5      	b.n	8001acc <HAL_GPIO_DeInit+0xa0>
 8001b00:	2601      	movs	r6, #1
 8001b02:	e7e3      	b.n	8001acc <HAL_GPIO_DeInit+0xa0>
 8001b04:	2602      	movs	r6, #2
 8001b06:	e7e1      	b.n	8001acc <HAL_GPIO_DeInit+0xa0>
 8001b08:	2603      	movs	r6, #3
 8001b0a:	e7df      	b.n	8001acc <HAL_GPIO_DeInit+0xa0>
 8001b0c:	40013c00 	.word	0x40013c00
 8001b10:	40020000 	.word	0x40020000
 8001b14:	40021000 	.word	0x40021000

08001b18 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001b18:	b10a      	cbz	r2, 8001b1e <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001b1a:	6181      	str	r1, [r0, #24]
 8001b1c:	4770      	bx	lr
 8001b1e:	0409      	lsls	r1, r1, #16
 8001b20:	e7fb      	b.n	8001b1a <HAL_GPIO_WritePin+0x2>

08001b22 <I2C_IsAcknowledgeFailed>:
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001b22:	6802      	ldr	r2, [r0, #0]
 8001b24:	6953      	ldr	r3, [r2, #20]
 8001b26:	f413 6380 	ands.w	r3, r3, #1024	; 0x400
 8001b2a:	d00d      	beq.n	8001b48 <I2C_IsAcknowledgeFailed+0x26>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001b2c:	f46f 6380 	mvn.w	r3, #1024	; 0x400
 8001b30:	6153      	str	r3, [r2, #20]

    hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8001b32:	2304      	movs	r3, #4
 8001b34:	6403      	str	r3, [r0, #64]	; 0x40
    hi2c->PreviousState = I2C_STATE_NONE;
    hi2c->State= HAL_I2C_STATE_READY;
 8001b36:	2220      	movs	r2, #32
    hi2c->PreviousState = I2C_STATE_NONE;
 8001b38:	2300      	movs	r3, #0
 8001b3a:	6303      	str	r3, [r0, #48]	; 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001b3c:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    hi2c->State= HAL_I2C_STATE_READY;
 8001b40:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d

    return HAL_ERROR;
 8001b44:	2001      	movs	r0, #1
 8001b46:	4770      	bx	lr
  }
  return HAL_OK;
 8001b48:	4618      	mov	r0, r3
}
 8001b4a:	4770      	bx	lr

08001b4c <I2C_WaitOnMasterAddressFlagUntilTimeout>:
{
 8001b4c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8001b50:	4604      	mov	r4, r0
 8001b52:	4617      	mov	r7, r2
 8001b54:	4699      	mov	r9, r3
  while(__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8001b56:	f3c1 4807 	ubfx	r8, r1, #16, #8
 8001b5a:	b28e      	uxth	r6, r1
 8001b5c:	6825      	ldr	r5, [r4, #0]
 8001b5e:	f1b8 0f01 	cmp.w	r8, #1
 8001b62:	bf0c      	ite	eq
 8001b64:	696b      	ldreq	r3, [r5, #20]
 8001b66:	69ab      	ldrne	r3, [r5, #24]
 8001b68:	ea36 0303 	bics.w	r3, r6, r3
 8001b6c:	bf14      	ite	ne
 8001b6e:	2001      	movne	r0, #1
 8001b70:	2000      	moveq	r0, #0
 8001b72:	b908      	cbnz	r0, 8001b78 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x2c>
}
 8001b74:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001b78:	696b      	ldr	r3, [r5, #20]
 8001b7a:	055a      	lsls	r2, r3, #21
 8001b7c:	d512      	bpl.n	8001ba4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x58>
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8001b7e:	682b      	ldr	r3, [r5, #0]
 8001b80:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001b84:	602b      	str	r3, [r5, #0]
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001b86:	f46f 6380 	mvn.w	r3, #1024	; 0x400
 8001b8a:	616b      	str	r3, [r5, #20]
      hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8001b8c:	2304      	movs	r3, #4
 8001b8e:	6423      	str	r3, [r4, #64]	; 0x40
      hi2c->State= HAL_I2C_STATE_READY;
 8001b90:	2220      	movs	r2, #32
      hi2c->PreviousState = I2C_STATE_NONE;
 8001b92:	2300      	movs	r3, #0
 8001b94:	6323      	str	r3, [r4, #48]	; 0x30
      __HAL_UNLOCK(hi2c);
 8001b96:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
      hi2c->State= HAL_I2C_STATE_READY;
 8001b9a:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
      return HAL_ERROR;
 8001b9e:	2001      	movs	r0, #1
 8001ba0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    if(Timeout != HAL_MAX_DELAY)
 8001ba4:	1c7b      	adds	r3, r7, #1
 8001ba6:	d0d9      	beq.n	8001b5c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8001ba8:	b94f      	cbnz	r7, 8001bbe <I2C_WaitOnMasterAddressFlagUntilTimeout+0x72>
        hi2c->PreviousState = I2C_STATE_NONE;
 8001baa:	2300      	movs	r3, #0
        hi2c->State= HAL_I2C_STATE_READY;
 8001bac:	2220      	movs	r2, #32
        hi2c->PreviousState = I2C_STATE_NONE;
 8001bae:	6323      	str	r3, [r4, #48]	; 0x30
        __HAL_UNLOCK(hi2c);
 8001bb0:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        hi2c->State= HAL_I2C_STATE_READY;
 8001bb4:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        return HAL_TIMEOUT;
 8001bb8:	2003      	movs	r0, #3
 8001bba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8001bbe:	f7ff fbbd 	bl	800133c <HAL_GetTick>
 8001bc2:	eba0 0009 	sub.w	r0, r0, r9
 8001bc6:	4287      	cmp	r7, r0
 8001bc8:	d2c8      	bcs.n	8001b5c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
 8001bca:	e7ee      	b.n	8001baa <I2C_WaitOnMasterAddressFlagUntilTimeout+0x5e>

08001bcc <I2C_WaitOnFlagUntilTimeout>:
{
 8001bcc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8001bd0:	9e08      	ldr	r6, [sp, #32]
 8001bd2:	4604      	mov	r4, r0
 8001bd4:	4690      	mov	r8, r2
 8001bd6:	461f      	mov	r7, r3
  while((__HAL_I2C_GET_FLAG(hi2c, Flag) ? SET : RESET) == Status) 
 8001bd8:	f3c1 4907 	ubfx	r9, r1, #16, #8
 8001bdc:	b28d      	uxth	r5, r1
 8001bde:	6823      	ldr	r3, [r4, #0]
 8001be0:	f1b9 0f01 	cmp.w	r9, #1
 8001be4:	bf0c      	ite	eq
 8001be6:	695b      	ldreq	r3, [r3, #20]
 8001be8:	699b      	ldrne	r3, [r3, #24]
 8001bea:	ea35 0303 	bics.w	r3, r5, r3
 8001bee:	bf0c      	ite	eq
 8001bf0:	2301      	moveq	r3, #1
 8001bf2:	2300      	movne	r3, #0
 8001bf4:	4543      	cmp	r3, r8
 8001bf6:	d002      	beq.n	8001bfe <I2C_WaitOnFlagUntilTimeout+0x32>
  return HAL_OK;
 8001bf8:	2000      	movs	r0, #0
}
 8001bfa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    if(Timeout != HAL_MAX_DELAY)
 8001bfe:	1c7b      	adds	r3, r7, #1
 8001c00:	d0ed      	beq.n	8001bde <I2C_WaitOnFlagUntilTimeout+0x12>
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8001c02:	b95f      	cbnz	r7, 8001c1c <I2C_WaitOnFlagUntilTimeout+0x50>
        hi2c->PreviousState = I2C_STATE_NONE;
 8001c04:	2300      	movs	r3, #0
        hi2c->State= HAL_I2C_STATE_READY;
 8001c06:	2220      	movs	r2, #32
        hi2c->PreviousState = I2C_STATE_NONE;
 8001c08:	6323      	str	r3, [r4, #48]	; 0x30
        __HAL_UNLOCK(hi2c);
 8001c0a:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        hi2c->State= HAL_I2C_STATE_READY;
 8001c0e:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        __HAL_UNLOCK(hi2c);
 8001c12:	2003      	movs	r0, #3
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001c14:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 8001c18:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8001c1c:	f7ff fb8e 	bl	800133c <HAL_GetTick>
 8001c20:	1b80      	subs	r0, r0, r6
 8001c22:	4287      	cmp	r7, r0
 8001c24:	d2db      	bcs.n	8001bde <I2C_WaitOnFlagUntilTimeout+0x12>
 8001c26:	e7ed      	b.n	8001c04 <I2C_WaitOnFlagUntilTimeout+0x38>

08001c28 <I2C_WaitOnTXEFlagUntilTimeout>:
{    
 8001c28:	b570      	push	{r4, r5, r6, lr}
 8001c2a:	4604      	mov	r4, r0
 8001c2c:	460d      	mov	r5, r1
 8001c2e:	4616      	mov	r6, r2
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001c30:	6823      	ldr	r3, [r4, #0]
 8001c32:	695b      	ldr	r3, [r3, #20]
 8001c34:	061b      	lsls	r3, r3, #24
 8001c36:	d501      	bpl.n	8001c3c <I2C_WaitOnTXEFlagUntilTimeout+0x14>
  return HAL_OK;      
 8001c38:	2000      	movs	r0, #0
 8001c3a:	bd70      	pop	{r4, r5, r6, pc}
    if(I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8001c3c:	4620      	mov	r0, r4
 8001c3e:	f7ff ff70 	bl	8001b22 <I2C_IsAcknowledgeFailed>
 8001c42:	b9a8      	cbnz	r0, 8001c70 <I2C_WaitOnTXEFlagUntilTimeout+0x48>
    if(Timeout != HAL_MAX_DELAY)
 8001c44:	1c6a      	adds	r2, r5, #1
 8001c46:	d0f3      	beq.n	8001c30 <I2C_WaitOnTXEFlagUntilTimeout+0x8>
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8001c48:	b965      	cbnz	r5, 8001c64 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001c4a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001c4c:	f043 0320 	orr.w	r3, r3, #32
 8001c50:	6423      	str	r3, [r4, #64]	; 0x40
        hi2c->State= HAL_I2C_STATE_READY;
 8001c52:	2220      	movs	r2, #32
        hi2c->PreviousState = I2C_STATE_NONE;
 8001c54:	2300      	movs	r3, #0
 8001c56:	6323      	str	r3, [r4, #48]	; 0x30
        __HAL_UNLOCK(hi2c);
 8001c58:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        hi2c->State= HAL_I2C_STATE_READY;
 8001c5c:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        __HAL_UNLOCK(hi2c);
 8001c60:	2003      	movs	r0, #3
 8001c62:	bd70      	pop	{r4, r5, r6, pc}
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8001c64:	f7ff fb6a 	bl	800133c <HAL_GetTick>
 8001c68:	1b80      	subs	r0, r0, r6
 8001c6a:	4285      	cmp	r5, r0
 8001c6c:	d2e0      	bcs.n	8001c30 <I2C_WaitOnTXEFlagUntilTimeout+0x8>
 8001c6e:	e7ec      	b.n	8001c4a <I2C_WaitOnTXEFlagUntilTimeout+0x22>
      return HAL_ERROR;
 8001c70:	2001      	movs	r0, #1
}
 8001c72:	bd70      	pop	{r4, r5, r6, pc}

08001c74 <I2C_RequestMemoryWrite>:
{
 8001c74:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
 8001c78:	4615      	mov	r5, r2
  hi2c->Instance->CR1 |= I2C_CR1_START;
 8001c7a:	6802      	ldr	r2, [r0, #0]
{
 8001c7c:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8001c7e:	4698      	mov	r8, r3
  hi2c->Instance->CR1 |= I2C_CR1_START;
 8001c80:	6813      	ldr	r3, [r2, #0]
 8001c82:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001c86:	6013      	str	r3, [r2, #0]
{
 8001c88:	460f      	mov	r7, r1
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8001c8a:	9600      	str	r6, [sp, #0]
 8001c8c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8001c8e:	2200      	movs	r2, #0
 8001c90:	f04f 1101 	mov.w	r1, #65537	; 0x10001
{
 8001c94:	4604      	mov	r4, r0
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8001c96:	f7ff ff99 	bl	8001bcc <I2C_WaitOnFlagUntilTimeout>
 8001c9a:	b968      	cbnz	r0, 8001cb8 <I2C_RequestMemoryWrite+0x44>
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8001c9c:	6823      	ldr	r3, [r4, #0]
  if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8001c9e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8001ca0:	491c      	ldr	r1, [pc, #112]	; (8001d14 <I2C_RequestMemoryWrite+0xa0>)
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8001ca2:	f007 07fe 	and.w	r7, r7, #254	; 0xfe
 8001ca6:	611f      	str	r7, [r3, #16]
  if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8001ca8:	4620      	mov	r0, r4
 8001caa:	4633      	mov	r3, r6
 8001cac:	f7ff ff4e 	bl	8001b4c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001cb0:	b130      	cbz	r0, 8001cc0 <I2C_RequestMemoryWrite+0x4c>
    if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001cb2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001cb4:	2b04      	cmp	r3, #4
 8001cb6:	d018      	beq.n	8001cea <I2C_RequestMemoryWrite+0x76>
      return HAL_TIMEOUT;
 8001cb8:	2003      	movs	r0, #3
}
 8001cba:	b004      	add	sp, #16
 8001cbc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001cc0:	6823      	ldr	r3, [r4, #0]
 8001cc2:	9003      	str	r0, [sp, #12]
 8001cc4:	695a      	ldr	r2, [r3, #20]
 8001cc6:	9203      	str	r2, [sp, #12]
 8001cc8:	699b      	ldr	r3, [r3, #24]
 8001cca:	9303      	str	r3, [sp, #12]
  if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001ccc:	4632      	mov	r2, r6
 8001cce:	990a      	ldr	r1, [sp, #40]	; 0x28
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001cd0:	9b03      	ldr	r3, [sp, #12]
  if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001cd2:	4620      	mov	r0, r4
 8001cd4:	f7ff ffa8 	bl	8001c28 <I2C_WaitOnTXEFlagUntilTimeout>
 8001cd8:	b148      	cbz	r0, 8001cee <I2C_RequestMemoryWrite+0x7a>
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001cda:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001cdc:	2b04      	cmp	r3, #4
 8001cde:	d1eb      	bne.n	8001cb8 <I2C_RequestMemoryWrite+0x44>
        hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8001ce0:	6822      	ldr	r2, [r4, #0]
 8001ce2:	6813      	ldr	r3, [r2, #0]
 8001ce4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001ce8:	6013      	str	r3, [r2, #0]
      return HAL_ERROR;
 8001cea:	2001      	movs	r0, #1
 8001cec:	e7e5      	b.n	8001cba <I2C_RequestMemoryWrite+0x46>
  if(MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8001cee:	f1b8 0f01 	cmp.w	r8, #1
 8001cf2:	6823      	ldr	r3, [r4, #0]
 8001cf4:	d102      	bne.n	8001cfc <I2C_RequestMemoryWrite+0x88>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8001cf6:	b2ed      	uxtb	r5, r5
 8001cf8:	611d      	str	r5, [r3, #16]
 8001cfa:	e7de      	b.n	8001cba <I2C_RequestMemoryWrite+0x46>
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8001cfc:	0a2a      	lsrs	r2, r5, #8
 8001cfe:	611a      	str	r2, [r3, #16]
    if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001d00:	990a      	ldr	r1, [sp, #40]	; 0x28
 8001d02:	4632      	mov	r2, r6
 8001d04:	4620      	mov	r0, r4
 8001d06:	f7ff ff8f 	bl	8001c28 <I2C_WaitOnTXEFlagUntilTimeout>
 8001d0a:	2800      	cmp	r0, #0
 8001d0c:	d1e5      	bne.n	8001cda <I2C_RequestMemoryWrite+0x66>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8001d0e:	6823      	ldr	r3, [r4, #0]
 8001d10:	e7f1      	b.n	8001cf6 <I2C_RequestMemoryWrite+0x82>
 8001d12:	bf00      	nop
 8001d14:	00010002 	.word	0x00010002

08001d18 <I2C_RequestMemoryRead>:
{
 8001d18:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
 8001d1c:	4698      	mov	r8, r3
  hi2c->Instance->CR1 |= I2C_CR1_ACK;
 8001d1e:	6803      	ldr	r3, [r0, #0]
{
 8001d20:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8001d22:	4616      	mov	r6, r2
  hi2c->Instance->CR1 |= I2C_CR1_ACK;
 8001d24:	681a      	ldr	r2, [r3, #0]
 8001d26:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8001d2a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 |= I2C_CR1_START;
 8001d2c:	681a      	ldr	r2, [r3, #0]
 8001d2e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001d32:	601a      	str	r2, [r3, #0]
{
 8001d34:	460f      	mov	r7, r1
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8001d36:	9500      	str	r5, [sp, #0]
 8001d38:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8001d3a:	2200      	movs	r2, #0
 8001d3c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
{
 8001d40:	4604      	mov	r4, r0
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8001d42:	f7ff ff43 	bl	8001bcc <I2C_WaitOnFlagUntilTimeout>
 8001d46:	b980      	cbnz	r0, 8001d6a <I2C_RequestMemoryRead+0x52>
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8001d48:	6823      	ldr	r3, [r4, #0]
  if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8001d4a:	492f      	ldr	r1, [pc, #188]	; (8001e08 <I2C_RequestMemoryRead+0xf0>)
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8001d4c:	b2ff      	uxtb	r7, r7
 8001d4e:	f007 02fe 	and.w	r2, r7, #254	; 0xfe
 8001d52:	611a      	str	r2, [r3, #16]
  if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8001d54:	4620      	mov	r0, r4
 8001d56:	462b      	mov	r3, r5
 8001d58:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8001d5a:	f7ff fef7 	bl	8001b4c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001d5e:	b140      	cbz	r0, 8001d72 <I2C_RequestMemoryRead+0x5a>
    if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001d60:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001d62:	2b04      	cmp	r3, #4
 8001d64:	d101      	bne.n	8001d6a <I2C_RequestMemoryRead+0x52>
      return HAL_ERROR;
 8001d66:	2001      	movs	r0, #1
 8001d68:	e000      	b.n	8001d6c <I2C_RequestMemoryRead+0x54>
      return HAL_TIMEOUT;
 8001d6a:	2003      	movs	r0, #3
}
 8001d6c:	b004      	add	sp, #16
 8001d6e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001d72:	6823      	ldr	r3, [r4, #0]
 8001d74:	9003      	str	r0, [sp, #12]
 8001d76:	695a      	ldr	r2, [r3, #20]
 8001d78:	9203      	str	r2, [sp, #12]
 8001d7a:	699b      	ldr	r3, [r3, #24]
 8001d7c:	9303      	str	r3, [sp, #12]
  if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001d7e:	462a      	mov	r2, r5
 8001d80:	990a      	ldr	r1, [sp, #40]	; 0x28
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001d82:	9b03      	ldr	r3, [sp, #12]
  if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001d84:	4620      	mov	r0, r4
 8001d86:	f7ff ff4f 	bl	8001c28 <I2C_WaitOnTXEFlagUntilTimeout>
 8001d8a:	b140      	cbz	r0, 8001d9e <I2C_RequestMemoryRead+0x86>
    if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001d8c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001d8e:	2b04      	cmp	r3, #4
 8001d90:	d1eb      	bne.n	8001d6a <I2C_RequestMemoryRead+0x52>
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8001d92:	6822      	ldr	r2, [r4, #0]
 8001d94:	6813      	ldr	r3, [r2, #0]
 8001d96:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001d9a:	6013      	str	r3, [r2, #0]
 8001d9c:	e7e3      	b.n	8001d66 <I2C_RequestMemoryRead+0x4e>
  if(MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8001d9e:	f1b8 0f01 	cmp.w	r8, #1
 8001da2:	6823      	ldr	r3, [r4, #0]
 8001da4:	d124      	bne.n	8001df0 <I2C_RequestMemoryRead+0xd8>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8001da6:	b2f6      	uxtb	r6, r6
 8001da8:	611e      	str	r6, [r3, #16]
  if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001daa:	462a      	mov	r2, r5
 8001dac:	990a      	ldr	r1, [sp, #40]	; 0x28
 8001dae:	4620      	mov	r0, r4
 8001db0:	f7ff ff3a 	bl	8001c28 <I2C_WaitOnTXEFlagUntilTimeout>
 8001db4:	4602      	mov	r2, r0
 8001db6:	2800      	cmp	r0, #0
 8001db8:	d1e8      	bne.n	8001d8c <I2C_RequestMemoryRead+0x74>
  hi2c->Instance->CR1 |= I2C_CR1_START;
 8001dba:	6821      	ldr	r1, [r4, #0]
 8001dbc:	680b      	ldr	r3, [r1, #0]
 8001dbe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001dc2:	600b      	str	r3, [r1, #0]
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8001dc4:	4620      	mov	r0, r4
 8001dc6:	9500      	str	r5, [sp, #0]
 8001dc8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8001dca:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8001dce:	f7ff fefd 	bl	8001bcc <I2C_WaitOnFlagUntilTimeout>
 8001dd2:	2800      	cmp	r0, #0
 8001dd4:	d1c9      	bne.n	8001d6a <I2C_RequestMemoryRead+0x52>
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8001dd6:	6823      	ldr	r3, [r4, #0]
  if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8001dd8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8001dda:	490b      	ldr	r1, [pc, #44]	; (8001e08 <I2C_RequestMemoryRead+0xf0>)
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8001ddc:	f047 0701 	orr.w	r7, r7, #1
 8001de0:	611f      	str	r7, [r3, #16]
  if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8001de2:	4620      	mov	r0, r4
 8001de4:	462b      	mov	r3, r5
 8001de6:	f7ff feb1 	bl	8001b4c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001dea:	2800      	cmp	r0, #0
 8001dec:	d1b8      	bne.n	8001d60 <I2C_RequestMemoryRead+0x48>
 8001dee:	e7bd      	b.n	8001d6c <I2C_RequestMemoryRead+0x54>
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8001df0:	0a32      	lsrs	r2, r6, #8
 8001df2:	611a      	str	r2, [r3, #16]
    if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001df4:	990a      	ldr	r1, [sp, #40]	; 0x28
 8001df6:	462a      	mov	r2, r5
 8001df8:	4620      	mov	r0, r4
 8001dfa:	f7ff ff15 	bl	8001c28 <I2C_WaitOnTXEFlagUntilTimeout>
 8001dfe:	2800      	cmp	r0, #0
 8001e00:	d1c4      	bne.n	8001d8c <I2C_RequestMemoryRead+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8001e02:	6823      	ldr	r3, [r4, #0]
 8001e04:	e7cf      	b.n	8001da6 <I2C_RequestMemoryRead+0x8e>
 8001e06:	bf00      	nop
 8001e08:	00010002 	.word	0x00010002

08001e0c <I2C_WaitOnRXNEFlagUntilTimeout>:
{  
 8001e0c:	b570      	push	{r4, r5, r6, lr}
 8001e0e:	4604      	mov	r4, r0
 8001e10:	460d      	mov	r5, r1
 8001e12:	4616      	mov	r6, r2
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8001e14:	6820      	ldr	r0, [r4, #0]
 8001e16:	6943      	ldr	r3, [r0, #20]
 8001e18:	f013 0340 	ands.w	r3, r3, #64	; 0x40
 8001e1c:	d001      	beq.n	8001e22 <I2C_WaitOnRXNEFlagUntilTimeout+0x16>
  return HAL_OK;
 8001e1e:	2000      	movs	r0, #0
}
 8001e20:	bd70      	pop	{r4, r5, r6, pc}
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8001e22:	6942      	ldr	r2, [r0, #20]
 8001e24:	06d2      	lsls	r2, r2, #27
 8001e26:	d50b      	bpl.n	8001e40 <I2C_WaitOnRXNEFlagUntilTimeout+0x34>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001e28:	f06f 0210 	mvn.w	r2, #16
 8001e2c:	6142      	str	r2, [r0, #20]
      hi2c->State= HAL_I2C_STATE_READY;
 8001e2e:	2220      	movs	r2, #32
      hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001e30:	6423      	str	r3, [r4, #64]	; 0x40
      __HAL_UNLOCK(hi2c);
 8001e32:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
      hi2c->PreviousState = I2C_STATE_NONE;
 8001e36:	6323      	str	r3, [r4, #48]	; 0x30
      return HAL_ERROR;
 8001e38:	2001      	movs	r0, #1
      hi2c->State= HAL_I2C_STATE_READY;
 8001e3a:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
      return HAL_ERROR;
 8001e3e:	bd70      	pop	{r4, r5, r6, pc}
    if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8001e40:	b95d      	cbnz	r5, 8001e5a <I2C_WaitOnRXNEFlagUntilTimeout+0x4e>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001e42:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001e44:	f043 0320 	orr.w	r3, r3, #32
 8001e48:	6423      	str	r3, [r4, #64]	; 0x40
      hi2c->State= HAL_I2C_STATE_READY;
 8001e4a:	2320      	movs	r3, #32
 8001e4c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
      __HAL_UNLOCK(hi2c);
 8001e50:	2300      	movs	r3, #0
 8001e52:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
 8001e56:	2003      	movs	r0, #3
 8001e58:	bd70      	pop	{r4, r5, r6, pc}
    if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8001e5a:	f7ff fa6f 	bl	800133c <HAL_GetTick>
 8001e5e:	1b80      	subs	r0, r0, r6
 8001e60:	4285      	cmp	r5, r0
 8001e62:	d2d7      	bcs.n	8001e14 <I2C_WaitOnRXNEFlagUntilTimeout+0x8>
 8001e64:	e7ed      	b.n	8001e42 <I2C_WaitOnRXNEFlagUntilTimeout+0x36>

08001e66 <I2C_WaitOnBTFFlagUntilTimeout>:
{  
 8001e66:	b570      	push	{r4, r5, r6, lr}
 8001e68:	4604      	mov	r4, r0
 8001e6a:	460d      	mov	r5, r1
 8001e6c:	4616      	mov	r6, r2
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8001e6e:	6823      	ldr	r3, [r4, #0]
 8001e70:	695b      	ldr	r3, [r3, #20]
 8001e72:	075b      	lsls	r3, r3, #29
 8001e74:	d501      	bpl.n	8001e7a <I2C_WaitOnBTFFlagUntilTimeout+0x14>
  return HAL_OK;
 8001e76:	2000      	movs	r0, #0
 8001e78:	bd70      	pop	{r4, r5, r6, pc}
    if(I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8001e7a:	4620      	mov	r0, r4
 8001e7c:	f7ff fe51 	bl	8001b22 <I2C_IsAcknowledgeFailed>
 8001e80:	b9a8      	cbnz	r0, 8001eae <I2C_WaitOnBTFFlagUntilTimeout+0x48>
    if(Timeout != HAL_MAX_DELAY)
 8001e82:	1c6a      	adds	r2, r5, #1
 8001e84:	d0f3      	beq.n	8001e6e <I2C_WaitOnBTFFlagUntilTimeout+0x8>
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8001e86:	b965      	cbnz	r5, 8001ea2 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001e88:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001e8a:	f043 0320 	orr.w	r3, r3, #32
 8001e8e:	6423      	str	r3, [r4, #64]	; 0x40
        hi2c->State= HAL_I2C_STATE_READY;
 8001e90:	2220      	movs	r2, #32
        hi2c->PreviousState = I2C_STATE_NONE;
 8001e92:	2300      	movs	r3, #0
 8001e94:	6323      	str	r3, [r4, #48]	; 0x30
        __HAL_UNLOCK(hi2c);
 8001e96:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        hi2c->State= HAL_I2C_STATE_READY;
 8001e9a:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        __HAL_UNLOCK(hi2c);
 8001e9e:	2003      	movs	r0, #3
 8001ea0:	bd70      	pop	{r4, r5, r6, pc}
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8001ea2:	f7ff fa4b 	bl	800133c <HAL_GetTick>
 8001ea6:	1b80      	subs	r0, r0, r6
 8001ea8:	4285      	cmp	r5, r0
 8001eaa:	d2e0      	bcs.n	8001e6e <I2C_WaitOnBTFFlagUntilTimeout+0x8>
 8001eac:	e7ec      	b.n	8001e88 <I2C_WaitOnBTFFlagUntilTimeout+0x22>
      return HAL_ERROR;
 8001eae:	2001      	movs	r0, #1
}
 8001eb0:	bd70      	pop	{r4, r5, r6, pc}
	...

08001eb4 <HAL_I2C_Init>:
{
 8001eb4:	b570      	push	{r4, r5, r6, lr}
  if(hi2c == NULL)
 8001eb6:	4604      	mov	r4, r0
 8001eb8:	2800      	cmp	r0, #0
 8001eba:	d062      	beq.n	8001f82 <HAL_I2C_Init+0xce>
  if(hi2c->State == HAL_I2C_STATE_RESET)
 8001ebc:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8001ec0:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001ec4:	b91b      	cbnz	r3, 8001ece <HAL_I2C_Init+0x1a>
    hi2c->Lock = HAL_UNLOCKED;
 8001ec6:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_I2C_MspInit(hi2c);
 8001eca:	f003 f90f 	bl	80050ec <HAL_I2C_MspInit>
  __HAL_I2C_DISABLE(hi2c);
 8001ece:	6822      	ldr	r2, [r4, #0]
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 8001ed0:	4e2d      	ldr	r6, [pc, #180]	; (8001f88 <HAL_I2C_Init+0xd4>)
  freqrange = I2C_FREQRANGE(pclk1);
 8001ed2:	4d2e      	ldr	r5, [pc, #184]	; (8001f8c <HAL_I2C_Init+0xd8>)
  hi2c->State = HAL_I2C_STATE_BUSY;
 8001ed4:	2324      	movs	r3, #36	; 0x24
 8001ed6:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_I2C_DISABLE(hi2c);
 8001eda:	6813      	ldr	r3, [r2, #0]
 8001edc:	f023 0301 	bic.w	r3, r3, #1
 8001ee0:	6013      	str	r3, [r2, #0]
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001ee2:	f001 fb01 	bl	80034e8 <HAL_RCC_GetPCLK1Freq>
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 8001ee6:	6863      	ldr	r3, [r4, #4]
  hi2c->Instance->CR2 = freqrange;
 8001ee8:	6822      	ldr	r2, [r4, #0]
  freqrange = I2C_FREQRANGE(pclk1);
 8001eea:	fbb0 f5f5 	udiv	r5, r0, r5
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 8001eee:	42b3      	cmp	r3, r6
 8001ef0:	bf84      	itt	hi
 8001ef2:	f44f 7196 	movhi.w	r1, #300	; 0x12c
 8001ef6:	4369      	mulhi	r1, r5
  hi2c->Instance->CR2 = freqrange;
 8001ef8:	6055      	str	r5, [r2, #4]
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 8001efa:	bf91      	iteee	ls
 8001efc:	1c69      	addls	r1, r5, #1
 8001efe:	f44f 757a 	movhi.w	r5, #1000	; 0x3e8
 8001f02:	fbb1 f1f5 	udivhi	r1, r1, r5
 8001f06:	3101      	addhi	r1, #1
  hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
 8001f08:	42b3      	cmp	r3, r6
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 8001f0a:	6211      	str	r1, [r2, #32]
  hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
 8001f0c:	d821      	bhi.n	8001f52 <HAL_I2C_Init+0x9e>
 8001f0e:	005b      	lsls	r3, r3, #1
 8001f10:	fbb0 f0f3 	udiv	r0, r0, r3
 8001f14:	f3c0 030b 	ubfx	r3, r0, #0, #12
 8001f18:	2b03      	cmp	r3, #3
 8001f1a:	bf98      	it	ls
 8001f1c:	2004      	movls	r0, #4
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001f1e:	6a21      	ldr	r1, [r4, #32]
 8001f20:	69e3      	ldr	r3, [r4, #28]
  hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
 8001f22:	61d0      	str	r0, [r2, #28]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001f24:	430b      	orrs	r3, r1
 8001f26:	6013      	str	r3, [r2, #0]
  hi2c->Instance->OAR1 = (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1);
 8001f28:	68e1      	ldr	r1, [r4, #12]
 8001f2a:	6923      	ldr	r3, [r4, #16]
 8001f2c:	430b      	orrs	r3, r1
 8001f2e:	6093      	str	r3, [r2, #8]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2);
 8001f30:	69a1      	ldr	r1, [r4, #24]
 8001f32:	6963      	ldr	r3, [r4, #20]
 8001f34:	430b      	orrs	r3, r1
 8001f36:	60d3      	str	r3, [r2, #12]
  __HAL_I2C_ENABLE(hi2c);
 8001f38:	6813      	ldr	r3, [r2, #0]
 8001f3a:	f043 0301 	orr.w	r3, r3, #1
 8001f3e:	6013      	str	r3, [r2, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001f40:	2000      	movs	r0, #0
  hi2c->State = HAL_I2C_STATE_READY;
 8001f42:	2320      	movs	r3, #32
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001f44:	6420      	str	r0, [r4, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8001f46:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8001f4a:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001f4c:	f884 003e 	strb.w	r0, [r4, #62]	; 0x3e
  return HAL_OK;
 8001f50:	bd70      	pop	{r4, r5, r6, pc}
  hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
 8001f52:	68a1      	ldr	r1, [r4, #8]
 8001f54:	b949      	cbnz	r1, 8001f6a <HAL_I2C_Init+0xb6>
 8001f56:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8001f5a:	fbb0 f0f3 	udiv	r0, r0, r3
 8001f5e:	f3c0 030b 	ubfx	r3, r0, #0, #12
 8001f62:	b163      	cbz	r3, 8001f7e <HAL_I2C_Init+0xca>
 8001f64:	f440 4000 	orr.w	r0, r0, #32768	; 0x8000
 8001f68:	e7d9      	b.n	8001f1e <HAL_I2C_Init+0x6a>
 8001f6a:	2119      	movs	r1, #25
 8001f6c:	434b      	muls	r3, r1
 8001f6e:	fbb0 f0f3 	udiv	r0, r0, r3
 8001f72:	f3c0 030b 	ubfx	r3, r0, #0, #12
 8001f76:	b113      	cbz	r3, 8001f7e <HAL_I2C_Init+0xca>
 8001f78:	f440 4040 	orr.w	r0, r0, #49152	; 0xc000
 8001f7c:	e7cf      	b.n	8001f1e <HAL_I2C_Init+0x6a>
 8001f7e:	2001      	movs	r0, #1
 8001f80:	e7cd      	b.n	8001f1e <HAL_I2C_Init+0x6a>
    return HAL_ERROR;
 8001f82:	2001      	movs	r0, #1
}
 8001f84:	bd70      	pop	{r4, r5, r6, pc}
 8001f86:	bf00      	nop
 8001f88:	000186a0 	.word	0x000186a0
 8001f8c:	000f4240 	.word	0x000f4240

08001f90 <HAL_I2C_DeInit>:
{
 8001f90:	b510      	push	{r4, lr}
  if(hi2c == NULL)
 8001f92:	4604      	mov	r4, r0
 8001f94:	b198      	cbz	r0, 8001fbe <HAL_I2C_DeInit+0x2e>
  __HAL_I2C_DISABLE(hi2c);
 8001f96:	6802      	ldr	r2, [r0, #0]
  hi2c->State = HAL_I2C_STATE_BUSY;
 8001f98:	2324      	movs	r3, #36	; 0x24
 8001f9a:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  __HAL_I2C_DISABLE(hi2c);
 8001f9e:	6813      	ldr	r3, [r2, #0]
 8001fa0:	f023 0301 	bic.w	r3, r3, #1
 8001fa4:	6013      	str	r3, [r2, #0]
  HAL_I2C_MspDeInit(hi2c);
 8001fa6:	f003 f8cb 	bl	8005140 <HAL_I2C_MspDeInit>
  hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8001faa:	2000      	movs	r0, #0
 8001fac:	6420      	str	r0, [r4, #64]	; 0x40
  __HAL_UNLOCK(hi2c);
 8001fae:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
  hi2c->State         = HAL_I2C_STATE_RESET;
 8001fb2:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8001fb6:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8001fb8:	f884 003e 	strb.w	r0, [r4, #62]	; 0x3e
  return HAL_OK;
 8001fbc:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8001fbe:	2001      	movs	r0, #1
}
 8001fc0:	bd10      	pop	{r4, pc}
	...

08001fc4 <HAL_I2C_Mem_Write>:
{
 8001fc4:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
 8001fc8:	4604      	mov	r4, r0
 8001fca:	469a      	mov	sl, r3
 8001fcc:	4688      	mov	r8, r1
 8001fce:	4691      	mov	r9, r2
 8001fd0:	9e0c      	ldr	r6, [sp, #48]	; 0x30
  tickstart = HAL_GetTick();
 8001fd2:	f7ff f9b3 	bl	800133c <HAL_GetTick>
  if(hi2c->State == HAL_I2C_STATE_READY)
 8001fd6:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 8001fda:	2b20      	cmp	r3, #32
  tickstart = HAL_GetTick();
 8001fdc:	4605      	mov	r5, r0
  if(hi2c->State == HAL_I2C_STATE_READY)
 8001fde:	d003      	beq.n	8001fe8 <HAL_I2C_Mem_Write+0x24>
    return HAL_BUSY;
 8001fe0:	2002      	movs	r0, #2
}
 8001fe2:	b002      	add	sp, #8
 8001fe4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001fe8:	9000      	str	r0, [sp, #0]
 8001fea:	2319      	movs	r3, #25
 8001fec:	2201      	movs	r2, #1
 8001fee:	493e      	ldr	r1, [pc, #248]	; (80020e8 <HAL_I2C_Mem_Write+0x124>)
 8001ff0:	4620      	mov	r0, r4
 8001ff2:	f7ff fdeb 	bl	8001bcc <I2C_WaitOnFlagUntilTimeout>
 8001ff6:	2800      	cmp	r0, #0
 8001ff8:	d1f2      	bne.n	8001fe0 <HAL_I2C_Mem_Write+0x1c>
    __HAL_LOCK(hi2c);
 8001ffa:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 8001ffe:	2b01      	cmp	r3, #1
 8002000:	d0ee      	beq.n	8001fe0 <HAL_I2C_Mem_Write+0x1c>
 8002002:	2301      	movs	r3, #1
 8002004:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    if((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002008:	6823      	ldr	r3, [r4, #0]
 800200a:	681a      	ldr	r2, [r3, #0]
 800200c:	07d2      	lsls	r2, r2, #31
      __HAL_I2C_ENABLE(hi2c);
 800200e:	bf5e      	ittt	pl
 8002010:	681a      	ldrpl	r2, [r3, #0]
 8002012:	f042 0201 	orrpl.w	r2, r2, #1
 8002016:	601a      	strpl	r2, [r3, #0]
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8002018:	681a      	ldr	r2, [r3, #0]
 800201a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800201e:	601a      	str	r2, [r3, #0]
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002020:	2321      	movs	r3, #33	; 0x21
 8002022:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002026:	2340      	movs	r3, #64	; 0x40
 8002028:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    hi2c->pBuffPtr    = pData;
 800202c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800202e:	6263      	str	r3, [r4, #36]	; 0x24
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002030:	2700      	movs	r7, #0
    hi2c->XferCount   = Size;
 8002032:	f8bd 302c 	ldrh.w	r3, [sp, #44]	; 0x2c
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002036:	6427      	str	r7, [r4, #64]	; 0x40
    hi2c->XferCount   = Size;
 8002038:	8563      	strh	r3, [r4, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800203a:	4b2c      	ldr	r3, [pc, #176]	; (80020ec <HAL_I2C_Mem_Write+0x128>)
 800203c:	62e3      	str	r3, [r4, #44]	; 0x2c
    hi2c->XferSize    = hi2c->XferCount;
 800203e:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8002040:	8523      	strh	r3, [r4, #40]	; 0x28
    if(I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002042:	9501      	str	r5, [sp, #4]
 8002044:	9600      	str	r6, [sp, #0]
 8002046:	4653      	mov	r3, sl
 8002048:	464a      	mov	r2, r9
 800204a:	4641      	mov	r1, r8
 800204c:	4620      	mov	r0, r4
 800204e:	f7ff fe11 	bl	8001c74 <I2C_RequestMemoryWrite>
 8002052:	2800      	cmp	r0, #0
 8002054:	d02a      	beq.n	80020ac <HAL_I2C_Mem_Write+0xe8>
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002056:	6c23      	ldr	r3, [r4, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 8002058:	f884 703c 	strb.w	r7, [r4, #60]	; 0x3c
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800205c:	2b04      	cmp	r3, #4
 800205e:	d107      	bne.n	8002070 <HAL_I2C_Mem_Write+0xac>
        return HAL_ERROR;
 8002060:	2001      	movs	r0, #1
 8002062:	e7be      	b.n	8001fe2 <HAL_I2C_Mem_Write+0x1e>
      if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002064:	f7ff fde0 	bl	8001c28 <I2C_WaitOnTXEFlagUntilTimeout>
 8002068:	b120      	cbz	r0, 8002074 <HAL_I2C_Mem_Write+0xb0>
        if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800206a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800206c:	2b04      	cmp	r3, #4
 800206e:	d034      	beq.n	80020da <HAL_I2C_Mem_Write+0x116>
          return HAL_TIMEOUT;
 8002070:	2003      	movs	r0, #3
 8002072:	e7b6      	b.n	8001fe2 <HAL_I2C_Mem_Write+0x1e>
      hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 8002074:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8002076:	6827      	ldr	r7, [r4, #0]
      hi2c->XferSize--;
 8002078:	8d22      	ldrh	r2, [r4, #40]	; 0x28
      hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 800207a:	1c4b      	adds	r3, r1, #1
 800207c:	6263      	str	r3, [r4, #36]	; 0x24
 800207e:	780b      	ldrb	r3, [r1, #0]
 8002080:	613b      	str	r3, [r7, #16]
      hi2c->XferCount--;
 8002082:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8002084:	3b01      	subs	r3, #1
 8002086:	b29b      	uxth	r3, r3
 8002088:	8563      	strh	r3, [r4, #42]	; 0x2a
      if((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800208a:	697b      	ldr	r3, [r7, #20]
      hi2c->XferSize--;
 800208c:	1e50      	subs	r0, r2, #1
 800208e:	b280      	uxth	r0, r0
      if((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002090:	075b      	lsls	r3, r3, #29
      hi2c->XferSize--;
 8002092:	8520      	strh	r0, [r4, #40]	; 0x28
      if((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002094:	d50a      	bpl.n	80020ac <HAL_I2C_Mem_Write+0xe8>
 8002096:	b148      	cbz	r0, 80020ac <HAL_I2C_Mem_Write+0xe8>
        hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 8002098:	1c8b      	adds	r3, r1, #2
 800209a:	6263      	str	r3, [r4, #36]	; 0x24
 800209c:	784b      	ldrb	r3, [r1, #1]
 800209e:	613b      	str	r3, [r7, #16]
        hi2c->XferCount--;
 80020a0:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80020a2:	3b01      	subs	r3, #1
        hi2c->XferSize--;
 80020a4:	3a02      	subs	r2, #2
        hi2c->XferCount--;
 80020a6:	b29b      	uxth	r3, r3
        hi2c->XferSize--;
 80020a8:	8522      	strh	r2, [r4, #40]	; 0x28
        hi2c->XferCount--;
 80020aa:	8563      	strh	r3, [r4, #42]	; 0x2a
    while(hi2c->XferSize > 0U)
 80020ac:	8d23      	ldrh	r3, [r4, #40]	; 0x28
      if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80020ae:	462a      	mov	r2, r5
 80020b0:	4631      	mov	r1, r6
 80020b2:	4620      	mov	r0, r4
    while(hi2c->XferSize > 0U)
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	d1d5      	bne.n	8002064 <HAL_I2C_Mem_Write+0xa0>
    if(I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80020b8:	f7ff fed5 	bl	8001e66 <I2C_WaitOnBTFFlagUntilTimeout>
 80020bc:	2800      	cmp	r0, #0
 80020be:	d1d4      	bne.n	800206a <HAL_I2C_Mem_Write+0xa6>
    hi2c->Instance->CR1 |= I2C_CR1_STOP;
 80020c0:	6822      	ldr	r2, [r4, #0]
 80020c2:	6813      	ldr	r3, [r2, #0]
 80020c4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80020c8:	6013      	str	r3, [r2, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 80020ca:	2320      	movs	r3, #32
 80020cc:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    __HAL_UNLOCK(hi2c);
 80020d0:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80020d4:	f884 003e 	strb.w	r0, [r4, #62]	; 0x3e
    return HAL_OK;
 80020d8:	e783      	b.n	8001fe2 <HAL_I2C_Mem_Write+0x1e>
        hi2c->Instance->CR1 |= I2C_CR1_STOP;
 80020da:	6822      	ldr	r2, [r4, #0]
 80020dc:	6813      	ldr	r3, [r2, #0]
 80020de:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80020e2:	6013      	str	r3, [r2, #0]
 80020e4:	e7bc      	b.n	8002060 <HAL_I2C_Mem_Write+0x9c>
 80020e6:	bf00      	nop
 80020e8:	00100002 	.word	0x00100002
 80020ec:	ffff0000 	.word	0xffff0000

080020f0 <HAL_I2C_Mem_Read>:
{
 80020f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80020f4:	4604      	mov	r4, r0
 80020f6:	b086      	sub	sp, #24
 80020f8:	469a      	mov	sl, r3
 80020fa:	460d      	mov	r5, r1
 80020fc:	4691      	mov	r9, r2
 80020fe:	9f10      	ldr	r7, [sp, #64]	; 0x40
  tickstart = HAL_GetTick();
 8002100:	f7ff f91c 	bl	800133c <HAL_GetTick>
  if(hi2c->State == HAL_I2C_STATE_READY)
 8002104:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 8002108:	2b20      	cmp	r3, #32
  tickstart = HAL_GetTick();
 800210a:	4606      	mov	r6, r0
  if(hi2c->State == HAL_I2C_STATE_READY)
 800210c:	d004      	beq.n	8002118 <HAL_I2C_Mem_Read+0x28>
    return HAL_BUSY;
 800210e:	2502      	movs	r5, #2
}
 8002110:	4628      	mov	r0, r5
 8002112:	b006      	add	sp, #24
 8002114:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002118:	9000      	str	r0, [sp, #0]
 800211a:	2319      	movs	r3, #25
 800211c:	2201      	movs	r2, #1
 800211e:	4979      	ldr	r1, [pc, #484]	; (8002304 <HAL_I2C_Mem_Read+0x214>)
 8002120:	4620      	mov	r0, r4
 8002122:	f7ff fd53 	bl	8001bcc <I2C_WaitOnFlagUntilTimeout>
 8002126:	2800      	cmp	r0, #0
 8002128:	d1f1      	bne.n	800210e <HAL_I2C_Mem_Read+0x1e>
    __HAL_LOCK(hi2c);
 800212a:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 800212e:	2b01      	cmp	r3, #1
 8002130:	d0ed      	beq.n	800210e <HAL_I2C_Mem_Read+0x1e>
 8002132:	2301      	movs	r3, #1
 8002134:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    if((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002138:	6823      	ldr	r3, [r4, #0]
 800213a:	681a      	ldr	r2, [r3, #0]
 800213c:	07d2      	lsls	r2, r2, #31
      __HAL_I2C_ENABLE(hi2c);
 800213e:	bf5e      	ittt	pl
 8002140:	681a      	ldrpl	r2, [r3, #0]
 8002142:	f042 0201 	orrpl.w	r2, r2, #1
 8002146:	601a      	strpl	r2, [r3, #0]
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8002148:	681a      	ldr	r2, [r3, #0]
 800214a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800214e:	601a      	str	r2, [r3, #0]
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002150:	2322      	movs	r3, #34	; 0x22
 8002152:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002156:	2340      	movs	r3, #64	; 0x40
 8002158:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    hi2c->pBuffPtr    = pData;
 800215c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800215e:	6263      	str	r3, [r4, #36]	; 0x24
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002160:	f04f 0800 	mov.w	r8, #0
    hi2c->XferCount   = Size;
 8002164:	f8bd 303c 	ldrh.w	r3, [sp, #60]	; 0x3c
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002168:	f8c4 8040 	str.w	r8, [r4, #64]	; 0x40
    hi2c->XferCount   = Size;
 800216c:	8563      	strh	r3, [r4, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800216e:	4b66      	ldr	r3, [pc, #408]	; (8002308 <HAL_I2C_Mem_Read+0x218>)
 8002170:	62e3      	str	r3, [r4, #44]	; 0x2c
    hi2c->XferSize    = hi2c->XferCount;
 8002172:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8002174:	8523      	strh	r3, [r4, #40]	; 0x28
    if(I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002176:	4629      	mov	r1, r5
 8002178:	9601      	str	r6, [sp, #4]
 800217a:	9700      	str	r7, [sp, #0]
 800217c:	4653      	mov	r3, sl
 800217e:	464a      	mov	r2, r9
 8002180:	4620      	mov	r0, r4
 8002182:	f7ff fdc9 	bl	8001d18 <I2C_RequestMemoryRead>
 8002186:	4605      	mov	r5, r0
 8002188:	b130      	cbz	r0, 8002198 <HAL_I2C_Mem_Read+0xa8>
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800218a:	6c23      	ldr	r3, [r4, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 800218c:	f884 803c 	strb.w	r8, [r4, #60]	; 0x3c
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002190:	2b04      	cmp	r3, #4
 8002192:	d13a      	bne.n	800220a <HAL_I2C_Mem_Read+0x11a>
              return HAL_ERROR;
 8002194:	2501      	movs	r5, #1
 8002196:	e7bb      	b.n	8002110 <HAL_I2C_Mem_Read+0x20>
    if(hi2c->XferSize == 0U)
 8002198:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 800219a:	6823      	ldr	r3, [r4, #0]
 800219c:	b992      	cbnz	r2, 80021c4 <HAL_I2C_Mem_Read+0xd4>
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800219e:	9002      	str	r0, [sp, #8]
 80021a0:	695a      	ldr	r2, [r3, #20]
 80021a2:	9202      	str	r2, [sp, #8]
 80021a4:	699a      	ldr	r2, [r3, #24]
 80021a6:	9202      	str	r2, [sp, #8]
 80021a8:	9a02      	ldr	r2, [sp, #8]
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 80021aa:	681a      	ldr	r2, [r3, #0]
 80021ac:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80021b0:	601a      	str	r2, [r3, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 80021b2:	2320      	movs	r3, #32
 80021b4:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80021b8:	2300      	movs	r3, #0
 80021ba:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    __HAL_UNLOCK(hi2c);
 80021be:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    return HAL_OK;
 80021c2:	e7a5      	b.n	8002110 <HAL_I2C_Mem_Read+0x20>
    else if(hi2c->XferSize == 1U)
 80021c4:	2a01      	cmp	r2, #1
 80021c6:	d122      	bne.n	800220e <HAL_I2C_Mem_Read+0x11e>
      hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 80021c8:	681a      	ldr	r2, [r3, #0]
 80021ca:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80021ce:	601a      	str	r2, [r3, #0]
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80021d0:	9003      	str	r0, [sp, #12]
 80021d2:	695a      	ldr	r2, [r3, #20]
 80021d4:	9203      	str	r2, [sp, #12]
 80021d6:	699a      	ldr	r2, [r3, #24]
 80021d8:	9203      	str	r2, [sp, #12]
 80021da:	9a03      	ldr	r2, [sp, #12]
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 80021dc:	681a      	ldr	r2, [r3, #0]
 80021de:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80021e2:	601a      	str	r2, [r3, #0]
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80021e4:	f8df 8124 	ldr.w	r8, [pc, #292]	; 800230c <HAL_I2C_Mem_Read+0x21c>
    while(hi2c->XferSize > 0U)
 80021e8:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d0e1      	beq.n	80021b2 <HAL_I2C_Mem_Read+0xc2>
      if(hi2c->XferSize <= 3U)
 80021ee:	2b03      	cmp	r3, #3
 80021f0:	d86b      	bhi.n	80022ca <HAL_I2C_Mem_Read+0x1da>
        if(hi2c->XferSize== 1U)
 80021f2:	2b01      	cmp	r3, #1
 80021f4:	d123      	bne.n	800223e <HAL_I2C_Mem_Read+0x14e>
          if(I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)      
 80021f6:	4632      	mov	r2, r6
 80021f8:	4639      	mov	r1, r7
 80021fa:	4620      	mov	r0, r4
 80021fc:	f7ff fe06 	bl	8001e0c <I2C_WaitOnRXNEFlagUntilTimeout>
 8002200:	2800      	cmp	r0, #0
 8002202:	d039      	beq.n	8002278 <HAL_I2C_Mem_Read+0x188>
            if(hi2c->ErrorCode == HAL_I2C_ERROR_TIMEOUT)
 8002204:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002206:	2b20      	cmp	r3, #32
 8002208:	d1c4      	bne.n	8002194 <HAL_I2C_Mem_Read+0xa4>
              return HAL_TIMEOUT;
 800220a:	2503      	movs	r5, #3
 800220c:	e780      	b.n	8002110 <HAL_I2C_Mem_Read+0x20>
    else if(hi2c->XferSize == 2U)
 800220e:	2a02      	cmp	r2, #2
 8002210:	d10e      	bne.n	8002230 <HAL_I2C_Mem_Read+0x140>
      hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8002212:	681a      	ldr	r2, [r3, #0]
 8002214:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002218:	601a      	str	r2, [r3, #0]
      hi2c->Instance->CR1 |= I2C_CR1_POS;
 800221a:	681a      	ldr	r2, [r3, #0]
 800221c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002220:	601a      	str	r2, [r3, #0]
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002222:	9004      	str	r0, [sp, #16]
 8002224:	695a      	ldr	r2, [r3, #20]
 8002226:	9204      	str	r2, [sp, #16]
 8002228:	699b      	ldr	r3, [r3, #24]
 800222a:	9304      	str	r3, [sp, #16]
 800222c:	9b04      	ldr	r3, [sp, #16]
 800222e:	e7d9      	b.n	80021e4 <HAL_I2C_Mem_Read+0xf4>
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002230:	9005      	str	r0, [sp, #20]
 8002232:	695a      	ldr	r2, [r3, #20]
 8002234:	9205      	str	r2, [sp, #20]
 8002236:	699b      	ldr	r3, [r3, #24]
 8002238:	9305      	str	r3, [sp, #20]
 800223a:	9b05      	ldr	r3, [sp, #20]
 800223c:	e7d2      	b.n	80021e4 <HAL_I2C_Mem_Read+0xf4>
        else if(hi2c->XferSize == 2U)
 800223e:	2b02      	cmp	r3, #2
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002240:	9600      	str	r6, [sp, #0]
 8002242:	463b      	mov	r3, r7
 8002244:	f04f 0200 	mov.w	r2, #0
 8002248:	4641      	mov	r1, r8
 800224a:	4620      	mov	r0, r4
        else if(hi2c->XferSize == 2U)
 800224c:	d122      	bne.n	8002294 <HAL_I2C_Mem_Read+0x1a4>
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800224e:	f7ff fcbd 	bl	8001bcc <I2C_WaitOnFlagUntilTimeout>
 8002252:	2800      	cmp	r0, #0
 8002254:	d1d9      	bne.n	800220a <HAL_I2C_Mem_Read+0x11a>
          hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8002256:	6823      	ldr	r3, [r4, #0]
 8002258:	681a      	ldr	r2, [r3, #0]
 800225a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800225e:	601a      	str	r2, [r3, #0]
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8002260:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8002262:	691b      	ldr	r3, [r3, #16]
 8002264:	1c51      	adds	r1, r2, #1
 8002266:	6261      	str	r1, [r4, #36]	; 0x24
 8002268:	7013      	strb	r3, [r2, #0]
          hi2c->XferSize--;
 800226a:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 800226c:	3b01      	subs	r3, #1
 800226e:	8523      	strh	r3, [r4, #40]	; 0x28
          hi2c->XferCount--;
 8002270:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8002272:	3b01      	subs	r3, #1
 8002274:	b29b      	uxth	r3, r3
 8002276:	8563      	strh	r3, [r4, #42]	; 0x2a
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8002278:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800227a:	1c5a      	adds	r2, r3, #1
 800227c:	6262      	str	r2, [r4, #36]	; 0x24
 800227e:	6822      	ldr	r2, [r4, #0]
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8002280:	6912      	ldr	r2, [r2, #16]
 8002282:	701a      	strb	r2, [r3, #0]
          hi2c->XferSize--;
 8002284:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8002286:	3b01      	subs	r3, #1
 8002288:	8523      	strh	r3, [r4, #40]	; 0x28
          hi2c->XferCount--;
 800228a:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800228c:	3b01      	subs	r3, #1
 800228e:	b29b      	uxth	r3, r3
 8002290:	8563      	strh	r3, [r4, #42]	; 0x2a
 8002292:	e7a9      	b.n	80021e8 <HAL_I2C_Mem_Read+0xf8>
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002294:	f7ff fc9a 	bl	8001bcc <I2C_WaitOnFlagUntilTimeout>
 8002298:	4602      	mov	r2, r0
 800229a:	2800      	cmp	r0, #0
 800229c:	d1b5      	bne.n	800220a <HAL_I2C_Mem_Read+0x11a>
          hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 800229e:	6823      	ldr	r3, [r4, #0]
 80022a0:	6819      	ldr	r1, [r3, #0]
 80022a2:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 80022a6:	6019      	str	r1, [r3, #0]
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 80022a8:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80022aa:	691b      	ldr	r3, [r3, #16]
 80022ac:	1c48      	adds	r0, r1, #1
 80022ae:	6260      	str	r0, [r4, #36]	; 0x24
 80022b0:	700b      	strb	r3, [r1, #0]
          hi2c->XferSize--;
 80022b2:	8d23      	ldrh	r3, [r4, #40]	; 0x28
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80022b4:	9600      	str	r6, [sp, #0]
          hi2c->XferSize--;
 80022b6:	3b01      	subs	r3, #1
 80022b8:	8523      	strh	r3, [r4, #40]	; 0x28
          hi2c->XferCount--;
 80022ba:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80022bc:	3b01      	subs	r3, #1
 80022be:	b29b      	uxth	r3, r3
 80022c0:	8563      	strh	r3, [r4, #42]	; 0x2a
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80022c2:	4641      	mov	r1, r8
 80022c4:	463b      	mov	r3, r7
 80022c6:	4620      	mov	r0, r4
 80022c8:	e7c1      	b.n	800224e <HAL_I2C_Mem_Read+0x15e>
        if(I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80022ca:	4632      	mov	r2, r6
 80022cc:	4639      	mov	r1, r7
 80022ce:	4620      	mov	r0, r4
 80022d0:	f7ff fd9c 	bl	8001e0c <I2C_WaitOnRXNEFlagUntilTimeout>
 80022d4:	2800      	cmp	r0, #0
 80022d6:	d195      	bne.n	8002204 <HAL_I2C_Mem_Read+0x114>
        (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 80022d8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80022da:	1c5a      	adds	r2, r3, #1
 80022dc:	6262      	str	r2, [r4, #36]	; 0x24
 80022de:	6822      	ldr	r2, [r4, #0]
 80022e0:	6912      	ldr	r2, [r2, #16]
 80022e2:	701a      	strb	r2, [r3, #0]
        hi2c->XferSize--;
 80022e4:	8d23      	ldrh	r3, [r4, #40]	; 0x28
        if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80022e6:	6822      	ldr	r2, [r4, #0]
        hi2c->XferSize--;
 80022e8:	3b01      	subs	r3, #1
 80022ea:	8523      	strh	r3, [r4, #40]	; 0x28
        hi2c->XferCount--;
 80022ec:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80022ee:	3b01      	subs	r3, #1
 80022f0:	b29b      	uxth	r3, r3
 80022f2:	8563      	strh	r3, [r4, #42]	; 0x2a
        if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80022f4:	6953      	ldr	r3, [r2, #20]
 80022f6:	075b      	lsls	r3, r3, #29
 80022f8:	f57f af76 	bpl.w	80021e8 <HAL_I2C_Mem_Read+0xf8>
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 80022fc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80022fe:	1c59      	adds	r1, r3, #1
 8002300:	6261      	str	r1, [r4, #36]	; 0x24
 8002302:	e7bd      	b.n	8002280 <HAL_I2C_Mem_Read+0x190>
 8002304:	00100002 	.word	0x00100002
 8002308:	ffff0000 	.word	0xffff0000
 800230c:	00010004 	.word	0x00010004

08002310 <HAL_I2C_GetState>:
  return hi2c->State;
 8002310:	f890 003d 	ldrb.w	r0, [r0, #61]	; 0x3d
}
 8002314:	4770      	bx	lr

08002316 <HAL_I2S_TxCpltCallback>:
 8002316:	4770      	bx	lr

08002318 <HAL_I2S_RxCpltCallback>:
 8002318:	4770      	bx	lr

0800231a <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
 __weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 800231a:	4770      	bx	lr

0800231c <HAL_I2S_Init>:
{
 800231c:	b570      	push	{r4, r5, r6, lr}
  if(hi2s == NULL)
 800231e:	4604      	mov	r4, r0
 8002320:	2800      	cmp	r0, #0
 8002322:	d03f      	beq.n	80023a4 <HAL_I2S_Init+0x88>
  hi2s->State = HAL_I2S_STATE_BUSY;
 8002324:	2502      	movs	r5, #2
  hi2s->IrqHandlerISR = I2S_IRQHandler;
 8002326:	4b41      	ldr	r3, [pc, #260]	; (800242c <HAL_I2S_Init+0x110>)
  hi2s->State = HAL_I2S_STATE_BUSY;
 8002328:	f880 5041 	strb.w	r5, [r0, #65]	; 0x41
  hi2s->IrqHandlerISR = I2S_IRQHandler;
 800232c:	6343      	str	r3, [r0, #52]	; 0x34
  HAL_I2S_MspInit(hi2s);
 800232e:	f002 ff63 	bl	80051f8 <HAL_I2S_MspInit>
  CLEAR_BIT(hi2s->Instance->I2SCFGR,(SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8002332:	6822      	ldr	r2, [r4, #0]
 8002334:	69d3      	ldr	r3, [r2, #28]
 8002336:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 800233a:	f023 030f 	bic.w	r3, r3, #15
 800233e:	61d3      	str	r3, [r2, #28]
  if(hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8002340:	6963      	ldr	r3, [r4, #20]
  hi2s->Instance->I2SPR = 0x0002U;
 8002342:	6215      	str	r5, [r2, #32]
  if(hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8002344:	2b02      	cmp	r3, #2
  tmpreg = hi2s->Instance->I2SCFGR;
 8002346:	69d5      	ldr	r5, [r2, #28]
  if(hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8002348:	d035      	beq.n	80023b6 <HAL_I2S_Init+0x9a>
    if(hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 800234a:	68e3      	ldr	r3, [r4, #12]
      packetlength = 16U;
 800234c:	2b00      	cmp	r3, #0
    if(hi2s->Init.Standard <= I2S_STANDARD_LSB)
 800234e:	68a3      	ldr	r3, [r4, #8]
      packetlength = 16U;
 8002350:	bf14      	ite	ne
 8002352:	2620      	movne	r6, #32
 8002354:	2610      	moveq	r6, #16
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 8002356:	2001      	movs	r0, #1
    if(hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8002358:	2b20      	cmp	r3, #32
      packetlength = packetlength * 2U;
 800235a:	bf98      	it	ls
 800235c:	0076      	lslls	r6, r6, #1
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 800235e:	f001 f9a1 	bl	80036a4 <HAL_RCCEx_GetPeriphCLKFreq>
    if(hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8002362:	6923      	ldr	r3, [r4, #16]
 8002364:	6961      	ldr	r1, [r4, #20]
 8002366:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800236a:	d11f      	bne.n	80023ac <HAL_I2S_Init+0x90>
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 800236c:	68e3      	ldr	r3, [r4, #12]
 800236e:	220a      	movs	r2, #10
 8002370:	b1d3      	cbz	r3, 80023a8 <HAL_I2S_Init+0x8c>
        tmp = (uint32_t)(((((i2sclk / (packetlength*4)) * 10) / hi2s->Init.AudioFreq)) + 5);
 8002372:	00b3      	lsls	r3, r6, #2
        tmp = (uint32_t)(((((i2sclk / (packetlength*8)) * 10) / hi2s->Init.AudioFreq)) + 5);
 8002374:	fbb0 f3f3 	udiv	r3, r0, r3
 8002378:	4353      	muls	r3, r2
    tmp = tmp / 10U;
 800237a:	220a      	movs	r2, #10
      tmp = (uint32_t)(((((i2sclk / packetlength) *10 ) / hi2s->Init.AudioFreq)) + 5);
 800237c:	fbb3 f3f1 	udiv	r3, r3, r1
 8002380:	3305      	adds	r3, #5
    tmp = tmp / 10U;
 8002382:	fbb3 f3f2 	udiv	r3, r3, r2
    i2sdiv = (uint16_t)((tmp - i2sodd) / 2U);
 8002386:	f003 0201 	and.w	r2, r3, #1
    i2sodd = (uint32_t) (i2sodd << 8U);
 800238a:	0212      	lsls	r2, r2, #8
 800238c:	f3c3 034f 	ubfx	r3, r3, #1, #16
  if((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8002390:	1e99      	subs	r1, r3, #2
 8002392:	29fd      	cmp	r1, #253	; 0xfd
 8002394:	d911      	bls.n	80023ba <HAL_I2S_Init+0x9e>
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8002396:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8002398:	f043 0310 	orr.w	r3, r3, #16
 800239c:	6463      	str	r3, [r4, #68]	; 0x44
    HAL_I2S_ErrorCallback(hi2s);
 800239e:	4620      	mov	r0, r4
 80023a0:	f7ff ffbb 	bl	800231a <HAL_I2S_ErrorCallback>
    return HAL_ERROR;
 80023a4:	2001      	movs	r0, #1
}
 80023a6:	bd70      	pop	{r4, r5, r6, pc}
        tmp = (uint32_t)(((((i2sclk / (packetlength*8)) * 10) / hi2s->Init.AudioFreq)) + 5);
 80023a8:	00f3      	lsls	r3, r6, #3
 80023aa:	e7e3      	b.n	8002374 <HAL_I2S_Init+0x58>
      tmp = (uint32_t)(((((i2sclk / packetlength) *10 ) / hi2s->Init.AudioFreq)) + 5);
 80023ac:	230a      	movs	r3, #10
 80023ae:	fbb0 f0f6 	udiv	r0, r0, r6
 80023b2:	4343      	muls	r3, r0
 80023b4:	e7e1      	b.n	800237a <HAL_I2S_Init+0x5e>
  uint32_t tmpreg = 0U, i2sdiv = 2U, i2sodd = 0U, packetlength = 16U;
 80023b6:	2200      	movs	r2, #0
 80023b8:	e7ea      	b.n	8002390 <HAL_I2S_Init+0x74>
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 80023ba:	4313      	orrs	r3, r2
 80023bc:	6922      	ldr	r2, [r4, #16]
 80023be:	6820      	ldr	r0, [r4, #0]
  tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD | (uint16_t)(hi2s->Init.Mode | \
 80023c0:	6866      	ldr	r6, [r4, #4]
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 80023c2:	4313      	orrs	r3, r2
 80023c4:	6203      	str	r3, [r0, #32]
                       (uint16_t)(hi2s->Init.Standard | (uint16_t)(hi2s->Init.DataFormat | \
 80023c6:	68e2      	ldr	r2, [r4, #12]
 80023c8:	68a3      	ldr	r3, [r4, #8]
 80023ca:	4313      	orrs	r3, r2
                       (uint16_t)hi2s->Init.CPOL))));
 80023cc:	69a2      	ldr	r2, [r4, #24]
                       (uint16_t)(hi2s->Init.Standard | (uint16_t)(hi2s->Init.DataFormat | \
 80023ce:	4313      	orrs	r3, r2
 80023d0:	b29b      	uxth	r3, r3
  tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD | (uint16_t)(hi2s->Init.Mode | \
 80023d2:	f446 6100 	orr.w	r1, r6, #2048	; 0x800
 80023d6:	4319      	orrs	r1, r3
  if(hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 80023d8:	6a22      	ldr	r2, [r4, #32]
  tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD | (uint16_t)(hi2s->Init.Mode | \
 80023da:	b289      	uxth	r1, r1
 80023dc:	430d      	orrs	r5, r1
  if(hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 80023de:	2a01      	cmp	r2, #1
  WRITE_REG(hi2s->Instance->I2SCFGR, tmpreg);
 80023e0:	61c5      	str	r5, [r0, #28]
  if(hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 80023e2:	d11c      	bne.n	800241e <HAL_I2S_Init+0x102>
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 80023e4:	4a12      	ldr	r2, [pc, #72]	; (8002430 <HAL_I2S_Init+0x114>)
 80023e6:	6362      	str	r2, [r4, #52]	; 0x34
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR,(SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 80023e8:	4912      	ldr	r1, [pc, #72]	; (8002434 <HAL_I2S_Init+0x118>)
 80023ea:	4a13      	ldr	r2, [pc, #76]	; (8002438 <HAL_I2S_Init+0x11c>)
 80023ec:	4288      	cmp	r0, r1
 80023ee:	bf18      	it	ne
 80023f0:	f04f 2240 	movne.w	r2, #1073758208	; 0x40004000
      tmp = I2S_MODE_SLAVE_TX;
 80023f4:	f436 7000 	bics.w	r0, r6, #512	; 0x200
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR,(SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 80023f8:	69d1      	ldr	r1, [r2, #28]
 80023fa:	f421 617b 	bic.w	r1, r1, #4016	; 0xfb0
 80023fe:	f021 010f 	bic.w	r1, r1, #15
 8002402:	61d1      	str	r1, [r2, #28]
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8002404:	f04f 0102 	mov.w	r1, #2
 8002408:	6211      	str	r1, [r2, #32]
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 800240a:	69d1      	ldr	r1, [r2, #28]
      tmp = I2S_MODE_SLAVE_TX;
 800240c:	bf0c      	ite	eq
 800240e:	f44f 7080 	moveq.w	r0, #256	; 0x100
 8002412:	2000      	movne	r0, #0
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD | (uint16_t)(tmp | \
 8002414:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002418:	4303      	orrs	r3, r0
 800241a:	430b      	orrs	r3, r1
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR,tmpreg);
 800241c:	61d3      	str	r3, [r2, #28]
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 800241e:	2000      	movs	r0, #0
  hi2s->State     = HAL_I2S_STATE_READY;
 8002420:	2301      	movs	r3, #1
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8002422:	6460      	str	r0, [r4, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8002424:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  return HAL_OK;
 8002428:	bd70      	pop	{r4, r5, r6, pc}
 800242a:	bf00      	nop
 800242c:	0800243d 	.word	0x0800243d
 8002430:	08002549 	.word	0x08002549
 8002434:	40003800 	.word	0x40003800
 8002438:	40003400 	.word	0x40003400

0800243c <I2S_IRQHandler>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 800243c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 800243e:	6803      	ldr	r3, [r0, #0]
 8002440:	689a      	ldr	r2, [r3, #8]
 8002442:	9201      	str	r2, [sp, #4]

  if(hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8002444:	f890 2041 	ldrb.w	r2, [r0, #65]	; 0x41
 8002448:	2a04      	cmp	r2, #4
{
 800244a:	4604      	mov	r4, r0
  if(hi2s->State == HAL_I2S_STATE_BUSY_RX)
 800244c:	d13a      	bne.n	80024c4 <I2S_IRQHandler+0x88>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if(((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 800244e:	9a01      	ldr	r2, [sp, #4]
 8002450:	07d1      	lsls	r1, r2, #31
 8002452:	d519      	bpl.n	8002488 <I2S_IRQHandler+0x4c>
 8002454:	685a      	ldr	r2, [r3, #4]
 8002456:	0652      	lsls	r2, r2, #25
 8002458:	d516      	bpl.n	8002488 <I2S_IRQHandler+0x4c>
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 800245a:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
 800245c:	1c91      	adds	r1, r2, #2
 800245e:	62c1      	str	r1, [r0, #44]	; 0x2c
 8002460:	68d9      	ldr	r1, [r3, #12]
 8002462:	8011      	strh	r1, [r2, #0]
  hi2s->RxXferCount--;
 8002464:	8e42      	ldrh	r2, [r0, #50]	; 0x32
 8002466:	3a01      	subs	r2, #1
 8002468:	b292      	uxth	r2, r2
 800246a:	8642      	strh	r2, [r0, #50]	; 0x32
  if(hi2s->RxXferCount == 0U)
 800246c:	8e42      	ldrh	r2, [r0, #50]	; 0x32
 800246e:	b292      	uxth	r2, r2
 8002470:	b952      	cbnz	r2, 8002488 <I2S_IRQHandler+0x4c>
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002472:	685a      	ldr	r2, [r3, #4]
 8002474:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8002478:	0412      	lsls	r2, r2, #16
 800247a:	0c12      	lsrs	r2, r2, #16
 800247c:	605a      	str	r2, [r3, #4]
    hi2s->State = HAL_I2S_STATE_READY;
 800247e:	2301      	movs	r3, #1
 8002480:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
    HAL_I2S_RxCpltCallback(hi2s);
 8002484:	f7ff ff48 	bl	8002318 <HAL_I2S_RxCpltCallback>
    {
      I2S_Receive_IT(hi2s);
    }

    /* I2S Overrun error interrupt occured -------------------------------------*/
    if(((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8002488:	9b01      	ldr	r3, [sp, #4]
 800248a:	0659      	lsls	r1, r3, #25
 800248c:	d51a      	bpl.n	80024c4 <I2S_IRQHandler+0x88>
 800248e:	6823      	ldr	r3, [r4, #0]
 8002490:	685a      	ldr	r2, [r3, #4]
 8002492:	0692      	lsls	r2, r2, #26
 8002494:	d516      	bpl.n	80024c4 <I2S_IRQHandler+0x88>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002496:	685a      	ldr	r2, [r3, #4]
 8002498:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800249c:	0412      	lsls	r2, r2, #16
 800249e:	0c12      	lsrs	r2, r2, #16
 80024a0:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 80024a2:	2200      	movs	r2, #0
 80024a4:	9202      	str	r2, [sp, #8]
 80024a6:	68da      	ldr	r2, [r3, #12]
 80024a8:	9202      	str	r2, [sp, #8]
 80024aa:	689b      	ldr	r3, [r3, #8]
 80024ac:	9302      	str	r3, [sp, #8]
 80024ae:	9b02      	ldr	r3, [sp, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80024b0:	2301      	movs	r3, #1
 80024b2:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode,HAL_I2S_ERROR_OVR);
 80024b6:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80024b8:	f043 0302 	orr.w	r3, r3, #2
 80024bc:	6463      	str	r3, [r4, #68]	; 0x44
      HAL_I2S_ErrorCallback(hi2s);
 80024be:	4620      	mov	r0, r4
 80024c0:	f7ff ff2b 	bl	800231a <HAL_I2S_ErrorCallback>
      }
    }

    if(hi2s->State == HAL_I2S_STATE_BUSY_TX)
 80024c4:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 80024c8:	2b03      	cmp	r3, #3
 80024ca:	d13a      	bne.n	8002542 <I2S_IRQHandler+0x106>
    {
      /* I2S in mode Transmitter -----------------------------------------------*/
    if(((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 80024cc:	9b01      	ldr	r3, [sp, #4]
 80024ce:	079b      	lsls	r3, r3, #30
 80024d0:	d51b      	bpl.n	800250a <I2S_IRQHandler+0xce>
 80024d2:	6822      	ldr	r2, [r4, #0]
 80024d4:	6853      	ldr	r3, [r2, #4]
 80024d6:	0618      	lsls	r0, r3, #24
 80024d8:	d517      	bpl.n	800250a <I2S_IRQHandler+0xce>
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 80024da:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80024dc:	1c99      	adds	r1, r3, #2
 80024de:	881b      	ldrh	r3, [r3, #0]
 80024e0:	6261      	str	r1, [r4, #36]	; 0x24
 80024e2:	60d3      	str	r3, [r2, #12]
  hi2s->TxXferCount--;
 80024e4:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80024e6:	3b01      	subs	r3, #1
 80024e8:	b29b      	uxth	r3, r3
 80024ea:	8563      	strh	r3, [r4, #42]	; 0x2a
  if(hi2s->TxXferCount == 0U)
 80024ec:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80024ee:	b29b      	uxth	r3, r3
 80024f0:	b95b      	cbnz	r3, 800250a <I2S_IRQHandler+0xce>
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80024f2:	6853      	ldr	r3, [r2, #4]
 80024f4:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80024f8:	041b      	lsls	r3, r3, #16
 80024fa:	0c1b      	lsrs	r3, r3, #16
 80024fc:	6053      	str	r3, [r2, #4]
    hi2s->State = HAL_I2S_STATE_READY;
 80024fe:	2301      	movs	r3, #1
 8002500:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    HAL_I2S_TxCpltCallback(hi2s);
 8002504:	4620      	mov	r0, r4
 8002506:	f7ff ff06 	bl	8002316 <HAL_I2S_TxCpltCallback>
      {
        I2S_Transmit_IT(hi2s);
      }

      /* I2S Underrun error interrupt occurred --------------------------------*/
    if(((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 800250a:	9b01      	ldr	r3, [sp, #4]
 800250c:	0719      	lsls	r1, r3, #28
 800250e:	d518      	bpl.n	8002542 <I2S_IRQHandler+0x106>
 8002510:	6823      	ldr	r3, [r4, #0]
 8002512:	685a      	ldr	r2, [r3, #4]
 8002514:	0692      	lsls	r2, r2, #26
 8002516:	d514      	bpl.n	8002542 <I2S_IRQHandler+0x106>
      {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002518:	685a      	ldr	r2, [r3, #4]
 800251a:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800251e:	0412      	lsls	r2, r2, #16
 8002520:	0c12      	lsrs	r2, r2, #16
 8002522:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8002524:	2200      	movs	r2, #0
 8002526:	9203      	str	r2, [sp, #12]
 8002528:	689b      	ldr	r3, [r3, #8]
 800252a:	9303      	str	r3, [sp, #12]
 800252c:	9b03      	ldr	r3, [sp, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800252e:	2301      	movs	r3, #1
 8002530:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8002534:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8002536:	f043 0304 	orr.w	r3, r3, #4
 800253a:	6463      	str	r3, [r4, #68]	; 0x44
      HAL_I2S_ErrorCallback(hi2s);
 800253c:	4620      	mov	r0, r4
 800253e:	f7ff feec 	bl	800231a <HAL_I2S_ErrorCallback>
    }
  }
}
 8002542:	b004      	add	sp, #16
 8002544:	bd10      	pop	{r4, pc}

08002546 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief Tx and Rx Transfer completed callback
  * @param hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8002546:	4770      	bx	lr

08002548 <HAL_I2SEx_FullDuplex_IRQHandler>:
{
 8002548:	b51f      	push	{r0, r1, r2, r3, r4, lr}
  __IO uint32_t i2ssr    = hi2s->Instance->SR ;
 800254a:	6803      	ldr	r3, [r0, #0]
  __IO uint32_t i2sextsr = I2SxEXT(hi2s->Instance)->SR;
 800254c:	4992      	ldr	r1, [pc, #584]	; (8002798 <HAL_I2SEx_FullDuplex_IRQHandler+0x250>)
  __IO uint32_t i2ssr    = hi2s->Instance->SR ;
 800254e:	689a      	ldr	r2, [r3, #8]
 8002550:	9200      	str	r2, [sp, #0]
  __IO uint32_t i2sextsr = I2SxEXT(hi2s->Instance)->SR;
 8002552:	4a92      	ldr	r2, [pc, #584]	; (800279c <HAL_I2SEx_FullDuplex_IRQHandler+0x254>)
 8002554:	428b      	cmp	r3, r1
 8002556:	bf18      	it	ne
 8002558:	f04f 2240 	movne.w	r2, #1073758208	; 0x40004000
{
 800255c:	4604      	mov	r4, r0
  __IO uint32_t i2sextsr = I2SxEXT(hi2s->Instance)->SR;
 800255e:	6891      	ldr	r1, [r2, #8]
 8002560:	9101      	str	r1, [sp, #4]
  if (((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG) == I2S_MODE_MASTER_TX)
 8002562:	69d9      	ldr	r1, [r3, #28]
 8002564:	f401 7140 	and.w	r1, r1, #768	; 0x300
 8002568:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 800256c:	d004      	beq.n	8002578 <HAL_I2SEx_FullDuplex_IRQHandler+0x30>
      || ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG) == I2S_MODE_SLAVE_TX))
 800256e:	69d9      	ldr	r1, [r3, #28]
 8002570:	f411 7f40 	tst.w	r1, #768	; 0x300
 8002574:	f040 8097 	bne.w	80026a6 <HAL_I2SEx_FullDuplex_IRQHandler+0x15e>
    if(((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8002578:	9a00      	ldr	r2, [sp, #0]
 800257a:	0792      	lsls	r2, r2, #30
 800257c:	d51d      	bpl.n	80025ba <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 800257e:	685a      	ldr	r2, [r3, #4]
 8002580:	0610      	lsls	r0, r2, #24
 8002582:	d51a      	bpl.n	80025ba <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
static void I2SEx_FullDuplexTx_IT(I2S_HandleTypeDef *hi2s, I2S_UseTypeDef i2sUsed)
{
  if(i2sUsed == I2S_USE_I2S)
  {
    /* Write Data on DR register */
    hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8002584:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8002586:	1c91      	adds	r1, r2, #2
 8002588:	8812      	ldrh	r2, [r2, #0]
 800258a:	6261      	str	r1, [r4, #36]	; 0x24
 800258c:	60da      	str	r2, [r3, #12]
    hi2s->TxXferCount--;
 800258e:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8002590:	3a01      	subs	r2, #1
 8002592:	b292      	uxth	r2, r2
 8002594:	8562      	strh	r2, [r4, #42]	; 0x2a

    if(hi2s->TxXferCount == 0U)
 8002596:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8002598:	b292      	uxth	r2, r2
 800259a:	b972      	cbnz	r2, 80025ba <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800259c:	685a      	ldr	r2, [r3, #4]
 800259e:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80025a2:	0412      	lsls	r2, r2, #16
 80025a4:	0c12      	lsrs	r2, r2, #16
 80025a6:	605a      	str	r2, [r3, #4]

      if(hi2s->RxXferCount == 0U)
 80025a8:	8e63      	ldrh	r3, [r4, #50]	; 0x32
 80025aa:	b29b      	uxth	r3, r3
 80025ac:	b92b      	cbnz	r3, 80025ba <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
      {
        hi2s->State = HAL_I2S_STATE_READY;
 80025ae:	2301      	movs	r3, #1
 80025b0:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
        HAL_I2SEx_TxRxCpltCallback(hi2s);
 80025b4:	4620      	mov	r0, r4
 80025b6:	f7ff ffc6 	bl	8002546 <HAL_I2SEx_TxRxCpltCallback>
    if(((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2SEXT_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 80025ba:	9b01      	ldr	r3, [sp, #4]
 80025bc:	07d9      	lsls	r1, r3, #31
 80025be:	d522      	bpl.n	8002606 <HAL_I2SEx_FullDuplex_IRQHandler+0xbe>
 80025c0:	4a75      	ldr	r2, [pc, #468]	; (8002798 <HAL_I2SEx_FullDuplex_IRQHandler+0x250>)
 80025c2:	6821      	ldr	r1, [r4, #0]
 80025c4:	4b75      	ldr	r3, [pc, #468]	; (800279c <HAL_I2SEx_FullDuplex_IRQHandler+0x254>)
 80025c6:	4291      	cmp	r1, r2
 80025c8:	bf18      	it	ne
 80025ca:	f04f 2340 	movne.w	r3, #1073758208	; 0x40004000
 80025ce:	685a      	ldr	r2, [r3, #4]
 80025d0:	0652      	lsls	r2, r2, #25
 80025d2:	d518      	bpl.n	8002606 <HAL_I2SEx_FullDuplex_IRQHandler+0xbe>
    }
  }
  else
  {
    /* Read Data from DR register */
    (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 80025d4:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80025d6:	1c91      	adds	r1, r2, #2
 80025d8:	62e1      	str	r1, [r4, #44]	; 0x2c
 80025da:	68d9      	ldr	r1, [r3, #12]
 80025dc:	8011      	strh	r1, [r2, #0]
    hi2s->RxXferCount--;
 80025de:	8e62      	ldrh	r2, [r4, #50]	; 0x32
 80025e0:	3a01      	subs	r2, #1
 80025e2:	b292      	uxth	r2, r2
 80025e4:	8662      	strh	r2, [r4, #50]	; 0x32

    if(hi2s->RxXferCount == 0U)
 80025e6:	8e62      	ldrh	r2, [r4, #50]	; 0x32
 80025e8:	b292      	uxth	r2, r2
 80025ea:	b962      	cbnz	r2, 8002606 <HAL_I2SEx_FullDuplex_IRQHandler+0xbe>
    {
      /* Disable I2Sext RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80025ec:	685a      	ldr	r2, [r3, #4]
 80025ee:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80025f2:	605a      	str	r2, [r3, #4]

      if(hi2s->TxXferCount == 0U)
 80025f4:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80025f6:	b29b      	uxth	r3, r3
 80025f8:	b92b      	cbnz	r3, 8002606 <HAL_I2SEx_FullDuplex_IRQHandler+0xbe>
      {
        hi2s->State = HAL_I2S_STATE_READY;
 80025fa:	2301      	movs	r3, #1
 80025fc:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
        HAL_I2SEx_TxRxCpltCallback(hi2s);
 8002600:	4620      	mov	r0, r4
 8002602:	f7ff ffa0 	bl	8002546 <HAL_I2SEx_TxRxCpltCallback>
    if(((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2SEXT_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8002606:	9b01      	ldr	r3, [sp, #4]
 8002608:	0658      	lsls	r0, r3, #25
 800260a:	d524      	bpl.n	8002656 <HAL_I2SEx_FullDuplex_IRQHandler+0x10e>
 800260c:	4962      	ldr	r1, [pc, #392]	; (8002798 <HAL_I2SEx_FullDuplex_IRQHandler+0x250>)
 800260e:	6823      	ldr	r3, [r4, #0]
 8002610:	4a62      	ldr	r2, [pc, #392]	; (800279c <HAL_I2SEx_FullDuplex_IRQHandler+0x254>)
 8002612:	428b      	cmp	r3, r1
 8002614:	bf18      	it	ne
 8002616:	f04f 2240 	movne.w	r2, #1073758208	; 0x40004000
 800261a:	6851      	ldr	r1, [r2, #4]
 800261c:	0689      	lsls	r1, r1, #26
 800261e:	d51a      	bpl.n	8002656 <HAL_I2SEx_FullDuplex_IRQHandler+0x10e>
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002620:	6851      	ldr	r1, [r2, #4]
 8002622:	f021 0160 	bic.w	r1, r1, #96	; 0x60
 8002626:	6051      	str	r1, [r2, #4]
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002628:	685a      	ldr	r2, [r3, #4]
 800262a:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800262e:	0412      	lsls	r2, r2, #16
 8002630:	0c12      	lsrs	r2, r2, #16
 8002632:	605a      	str	r2, [r3, #4]
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8002634:	2200      	movs	r2, #0
 8002636:	9202      	str	r2, [sp, #8]
 8002638:	68da      	ldr	r2, [r3, #12]
 800263a:	9202      	str	r2, [sp, #8]
 800263c:	689b      	ldr	r3, [r3, #8]
 800263e:	9302      	str	r3, [sp, #8]
 8002640:	9b02      	ldr	r3, [sp, #8]
      hi2s->State = HAL_I2S_STATE_READY;
 8002642:	2301      	movs	r3, #1
 8002644:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
      SET_BIT(hi2s->ErrorCode,HAL_I2S_ERROR_OVR);
 8002648:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800264a:	f043 0302 	orr.w	r3, r3, #2
 800264e:	6463      	str	r3, [r4, #68]	; 0x44
      HAL_I2S_ErrorCallback(hi2s);
 8002650:	4620      	mov	r0, r4
 8002652:	f7ff fe62 	bl	800231a <HAL_I2S_ErrorCallback>
    if(((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8002656:	9b00      	ldr	r3, [sp, #0]
 8002658:	071b      	lsls	r3, r3, #28
 800265a:	d522      	bpl.n	80026a2 <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 800265c:	6823      	ldr	r3, [r4, #0]
 800265e:	685a      	ldr	r2, [r3, #4]
 8002660:	0690      	lsls	r0, r2, #26
 8002662:	d51e      	bpl.n	80026a2 <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002664:	685a      	ldr	r2, [r3, #4]
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002666:	494c      	ldr	r1, [pc, #304]	; (8002798 <HAL_I2SEx_FullDuplex_IRQHandler+0x250>)
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002668:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800266c:	0412      	lsls	r2, r2, #16
 800266e:	0c12      	lsrs	r2, r2, #16
 8002670:	605a      	str	r2, [r3, #4]
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002672:	4a4a      	ldr	r2, [pc, #296]	; (800279c <HAL_I2SEx_FullDuplex_IRQHandler+0x254>)
 8002674:	428b      	cmp	r3, r1
 8002676:	bf18      	it	ne
 8002678:	f04f 2240 	movne.w	r2, #1073758208	; 0x40004000
 800267c:	6851      	ldr	r1, [r2, #4]
 800267e:	f021 0160 	bic.w	r1, r1, #96	; 0x60
 8002682:	6051      	str	r1, [r2, #4]
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8002684:	2200      	movs	r2, #0
 8002686:	9203      	str	r2, [sp, #12]
 8002688:	689b      	ldr	r3, [r3, #8]
 800268a:	9303      	str	r3, [sp, #12]
 800268c:	9b03      	ldr	r3, [sp, #12]
      hi2s->State = HAL_I2S_STATE_READY;
 800268e:	2301      	movs	r3, #1
 8002690:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
      SET_BIT(hi2s->ErrorCode,HAL_I2S_ERROR_UDR);
 8002694:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8002696:	f043 0304 	orr.w	r3, r3, #4
 800269a:	6463      	str	r3, [r4, #68]	; 0x44
      HAL_I2S_ErrorCallback(hi2s);
 800269c:	4620      	mov	r0, r4
 800269e:	f7ff fe3c 	bl	800231a <HAL_I2S_ErrorCallback>
}
 80026a2:	b004      	add	sp, #16
 80026a4:	bd10      	pop	{r4, pc}
    if(((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2SEXT_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 80026a6:	9b01      	ldr	r3, [sp, #4]
 80026a8:	0799      	lsls	r1, r3, #30
 80026aa:	d51a      	bpl.n	80026e2 <HAL_I2SEx_FullDuplex_IRQHandler+0x19a>
 80026ac:	6853      	ldr	r3, [r2, #4]
 80026ae:	061b      	lsls	r3, r3, #24
 80026b0:	d517      	bpl.n	80026e2 <HAL_I2SEx_FullDuplex_IRQHandler+0x19a>
    I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 80026b2:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80026b4:	1c99      	adds	r1, r3, #2
 80026b6:	881b      	ldrh	r3, [r3, #0]
 80026b8:	6241      	str	r1, [r0, #36]	; 0x24
 80026ba:	60d3      	str	r3, [r2, #12]
    hi2s->TxXferCount--;
 80026bc:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 80026be:	3b01      	subs	r3, #1
 80026c0:	b29b      	uxth	r3, r3
 80026c2:	8543      	strh	r3, [r0, #42]	; 0x2a
    if(hi2s->TxXferCount == 0U)
 80026c4:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 80026c6:	b29b      	uxth	r3, r3
 80026c8:	b95b      	cbnz	r3, 80026e2 <HAL_I2SEx_FullDuplex_IRQHandler+0x19a>
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80026ca:	6853      	ldr	r3, [r2, #4]
 80026cc:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80026d0:	6053      	str	r3, [r2, #4]
      if(hi2s->RxXferCount == 0U)
 80026d2:	8e43      	ldrh	r3, [r0, #50]	; 0x32
 80026d4:	b29b      	uxth	r3, r3
 80026d6:	b923      	cbnz	r3, 80026e2 <HAL_I2SEx_FullDuplex_IRQHandler+0x19a>
        hi2s->State = HAL_I2S_STATE_READY;
 80026d8:	2301      	movs	r3, #1
 80026da:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
        HAL_I2SEx_TxRxCpltCallback(hi2s);
 80026de:	f7ff ff32 	bl	8002546 <HAL_I2SEx_TxRxCpltCallback>
    if(((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 80026e2:	9b00      	ldr	r3, [sp, #0]
 80026e4:	07d8      	lsls	r0, r3, #31
 80026e6:	d51e      	bpl.n	8002726 <HAL_I2SEx_FullDuplex_IRQHandler+0x1de>
 80026e8:	6822      	ldr	r2, [r4, #0]
 80026ea:	6853      	ldr	r3, [r2, #4]
 80026ec:	0659      	lsls	r1, r3, #25
 80026ee:	d51a      	bpl.n	8002726 <HAL_I2SEx_FullDuplex_IRQHandler+0x1de>
    (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 80026f0:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80026f2:	1c99      	adds	r1, r3, #2
 80026f4:	62e1      	str	r1, [r4, #44]	; 0x2c
 80026f6:	68d1      	ldr	r1, [r2, #12]
 80026f8:	8019      	strh	r1, [r3, #0]
    hi2s->RxXferCount--;
 80026fa:	8e63      	ldrh	r3, [r4, #50]	; 0x32
 80026fc:	3b01      	subs	r3, #1
 80026fe:	b29b      	uxth	r3, r3
 8002700:	8663      	strh	r3, [r4, #50]	; 0x32
    if(hi2s->RxXferCount == 0U)
 8002702:	8e63      	ldrh	r3, [r4, #50]	; 0x32
 8002704:	b29b      	uxth	r3, r3
 8002706:	b973      	cbnz	r3, 8002726 <HAL_I2SEx_FullDuplex_IRQHandler+0x1de>
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002708:	6853      	ldr	r3, [r2, #4]
 800270a:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 800270e:	041b      	lsls	r3, r3, #16
 8002710:	0c1b      	lsrs	r3, r3, #16
 8002712:	6053      	str	r3, [r2, #4]
      if(hi2s->TxXferCount == 0U)
 8002714:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8002716:	b29b      	uxth	r3, r3
 8002718:	b92b      	cbnz	r3, 8002726 <HAL_I2SEx_FullDuplex_IRQHandler+0x1de>
        hi2s->State = HAL_I2S_STATE_READY;
 800271a:	2301      	movs	r3, #1
 800271c:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
        HAL_I2SEx_TxRxCpltCallback(hi2s);
 8002720:	4620      	mov	r0, r4
 8002722:	f7ff ff10 	bl	8002546 <HAL_I2SEx_TxRxCpltCallback>
    if(((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8002726:	9b00      	ldr	r3, [sp, #0]
 8002728:	065a      	lsls	r2, r3, #25
 800272a:	d51d      	bpl.n	8002768 <HAL_I2SEx_FullDuplex_IRQHandler+0x220>
 800272c:	6822      	ldr	r2, [r4, #0]
 800272e:	6853      	ldr	r3, [r2, #4]
 8002730:	069b      	lsls	r3, r3, #26
 8002732:	d519      	bpl.n	8002768 <HAL_I2SEx_FullDuplex_IRQHandler+0x220>
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002734:	6853      	ldr	r3, [r2, #4]
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002736:	4918      	ldr	r1, [pc, #96]	; (8002798 <HAL_I2SEx_FullDuplex_IRQHandler+0x250>)
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002738:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 800273c:	041b      	lsls	r3, r3, #16
 800273e:	0c1b      	lsrs	r3, r3, #16
 8002740:	6053      	str	r3, [r2, #4]
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002742:	4b16      	ldr	r3, [pc, #88]	; (800279c <HAL_I2SEx_FullDuplex_IRQHandler+0x254>)
 8002744:	428a      	cmp	r2, r1
 8002746:	bf18      	it	ne
 8002748:	f04f 2340 	movne.w	r3, #1073758208	; 0x40004000
      HAL_I2S_ErrorCallback(hi2s);
 800274c:	4620      	mov	r0, r4
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800274e:	685a      	ldr	r2, [r3, #4]
 8002750:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8002754:	605a      	str	r2, [r3, #4]
      hi2s->State = HAL_I2S_STATE_READY;
 8002756:	2301      	movs	r3, #1
 8002758:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
      SET_BIT(hi2s->ErrorCode,HAL_I2S_ERROR_OVR);
 800275c:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800275e:	f043 0302 	orr.w	r3, r3, #2
 8002762:	6463      	str	r3, [r4, #68]	; 0x44
      HAL_I2S_ErrorCallback(hi2s);
 8002764:	f7ff fdd9 	bl	800231a <HAL_I2S_ErrorCallback>
    if(((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2SEXT_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8002768:	9b01      	ldr	r3, [sp, #4]
 800276a:	0718      	lsls	r0, r3, #28
 800276c:	d599      	bpl.n	80026a2 <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 800276e:	490a      	ldr	r1, [pc, #40]	; (8002798 <HAL_I2SEx_FullDuplex_IRQHandler+0x250>)
 8002770:	6822      	ldr	r2, [r4, #0]
 8002772:	4b0a      	ldr	r3, [pc, #40]	; (800279c <HAL_I2SEx_FullDuplex_IRQHandler+0x254>)
 8002774:	428a      	cmp	r2, r1
 8002776:	bf18      	it	ne
 8002778:	f04f 2340 	movne.w	r3, #1073758208	; 0x40004000
 800277c:	6859      	ldr	r1, [r3, #4]
 800277e:	0689      	lsls	r1, r1, #26
 8002780:	d58f      	bpl.n	80026a2 <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002782:	6859      	ldr	r1, [r3, #4]
 8002784:	f021 01a0 	bic.w	r1, r1, #160	; 0xa0
 8002788:	6059      	str	r1, [r3, #4]
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800278a:	6853      	ldr	r3, [r2, #4]
 800278c:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 8002790:	041b      	lsls	r3, r3, #16
 8002792:	0c1b      	lsrs	r3, r3, #16
 8002794:	6053      	str	r3, [r2, #4]
 8002796:	e77a      	b.n	800268e <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 8002798:	40003800 	.word	0x40003800
 800279c:	40003400 	.word	0x40003400

080027a0 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{ 
 80027a0:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint32_t i = 0U;
  
  /* Check the PCD handle allocation */
  if(hpcd == NULL)
 80027a2:	4606      	mov	r6, r0
{ 
 80027a4:	b08b      	sub	sp, #44	; 0x2c
  if(hpcd == NULL)
 80027a6:	2800      	cmp	r0, #0
 80027a8:	d064      	beq.n	8002874 <HAL_PCD_Init+0xd4>
  }
  
  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  hpcd->State = HAL_PCD_STATE_BUSY;
 80027aa:	2303      	movs	r3, #3
  
  /* Init the low level hardware : GPIO, CLOCK, NVIC... */
  HAL_PCD_MspInit(hpcd);

  /* Disable the Interrupts */
 __HAL_PCD_DISABLE(hpcd);
 80027ac:	4634      	mov	r4, r6
  hpcd->State = HAL_PCD_STATE_BUSY;
 80027ae:	f880 33b9 	strb.w	r3, [r0, #953]	; 0x3b9
  HAL_PCD_MspInit(hpcd);
 80027b2:	f003 fab1 	bl	8005d18 <HAL_PCD_MspInit>
 __HAL_PCD_DISABLE(hpcd);
 80027b6:	f854 0b10 	ldr.w	r0, [r4], #16
 80027ba:	f001 fb53 	bl	8003e64 <USB_DisableGlobalInt>
 
 /*Init the Core (common init.) */
 USB_CoreInit(hpcd->Instance, hpcd->Init);
 80027be:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80027c0:	466d      	mov	r5, sp
 80027c2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80027c4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80027c6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80027c8:	e894 0003 	ldmia.w	r4, {r0, r1}
 80027cc:	e885 0003 	stmia.w	r5, {r0, r1}
 80027d0:	1d37      	adds	r7, r6, #4
 80027d2:	e897 000e 	ldmia.w	r7, {r1, r2, r3}
 80027d6:	6830      	ldr	r0, [r6, #0]
 80027d8:	f001 fb04 	bl	8003de4 <USB_CoreInit>
 
 /* Force Device Mode*/
 USB_SetCurrentMode(hpcd->Instance , USB_OTG_DEVICE_MODE);
 80027dc:	2100      	movs	r1, #0
 80027de:	6830      	ldr	r0, [r6, #0]
 80027e0:	f001 fb46 	bl	8003e70 <USB_SetCurrentMode>
 
 /* Init endpoints structures */
 for (i = 0U; i < 15U; i++)
 80027e4:	2100      	movs	r1, #0
 80027e6:	4633      	mov	r3, r6
 USB_SetCurrentMode(hpcd->Instance , USB_OTG_DEVICE_MODE);
 80027e8:	4632      	mov	r2, r6
 80027ea:	f106 0410 	add.w	r4, r6, #16
 {
   /* Init ep structure */
   hpcd->IN_ep[i].is_in = 1U;
 80027ee:	2501      	movs	r5, #1
   hpcd->IN_ep[i].num = i;
   hpcd->IN_ep[i].tx_fifo_num = i;
   /* Control until ep is activated */
   hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80027f0:	4608      	mov	r0, r1
   hpcd->IN_ep[i].num = i;
 80027f2:	f882 1038 	strb.w	r1, [r2, #56]	; 0x38
   hpcd->IN_ep[i].tx_fifo_num = i;
 80027f6:	87d1      	strh	r1, [r2, #62]	; 0x3e
 for (i = 0U; i < 15U; i++)
 80027f8:	3101      	adds	r1, #1
 80027fa:	290f      	cmp	r1, #15
   hpcd->IN_ep[i].is_in = 1U;
 80027fc:	f882 5039 	strb.w	r5, [r2, #57]	; 0x39
   hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002800:	f882 003b 	strb.w	r0, [r2, #59]	; 0x3b
   hpcd->IN_ep[i].maxpacket = 0U;
 8002804:	6410      	str	r0, [r2, #64]	; 0x40
   hpcd->IN_ep[i].xfer_buff = 0U;
 8002806:	6450      	str	r0, [r2, #68]	; 0x44
   hpcd->IN_ep[i].xfer_len = 0U;
 8002808:	64d0      	str	r0, [r2, #76]	; 0x4c
 800280a:	f102 021c 	add.w	r2, r2, #28
 for (i = 0U; i < 15U; i++)
 800280e:	d1f0      	bne.n	80027f2 <HAL_PCD_Init+0x52>
   hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
   hpcd->OUT_ep[i].maxpacket = 0U;
   hpcd->OUT_ep[i].xfer_buff = 0U;
   hpcd->OUT_ep[i].xfer_len = 0U;
   
   hpcd->Instance->DIEPTXF[i] = 0U;
 8002810:	2200      	movs	r2, #0
 8002812:	f8d6 e000 	ldr.w	lr, [r6]
   hpcd->OUT_ep[i].is_in = 0U;
 8002816:	4611      	mov	r1, r2
   hpcd->Instance->DIEPTXF[i] = 0U;
 8002818:	f102 0040 	add.w	r0, r2, #64	; 0x40
   hpcd->OUT_ep[i].num = i;
 800281c:	f883 21f8 	strb.w	r2, [r3, #504]	; 0x1f8
   hpcd->IN_ep[i].tx_fifo_num = i;
 8002820:	87da      	strh	r2, [r3, #62]	; 0x3e
   hpcd->Instance->DIEPTXF[i] = 0U;
 8002822:	eb0e 0080 	add.w	r0, lr, r0, lsl #2
 for (i = 0U; i < 15U; i++)
 8002826:	3201      	adds	r2, #1
 8002828:	2a0f      	cmp	r2, #15
   hpcd->OUT_ep[i].is_in = 0U;
 800282a:	f883 11f9 	strb.w	r1, [r3, #505]	; 0x1f9
   hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800282e:	f883 11fb 	strb.w	r1, [r3, #507]	; 0x1fb
   hpcd->OUT_ep[i].maxpacket = 0U;
 8002832:	f8c3 1200 	str.w	r1, [r3, #512]	; 0x200
   hpcd->OUT_ep[i].xfer_buff = 0U;
 8002836:	f8c3 1204 	str.w	r1, [r3, #516]	; 0x204
   hpcd->OUT_ep[i].xfer_len = 0U;
 800283a:	f8c3 120c 	str.w	r1, [r3, #524]	; 0x20c
   hpcd->Instance->DIEPTXF[i] = 0U;
 800283e:	6041      	str	r1, [r0, #4]
 8002840:	f103 031c 	add.w	r3, r3, #28
 for (i = 0U; i < 15U; i++)
 8002844:	d1e8      	bne.n	8002818 <HAL_PCD_Init+0x78>
 }
 
 /* Init Device */
 USB_DevInit(hpcd->Instance, hpcd->Init);
 8002846:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002848:	466d      	mov	r5, sp
 800284a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800284c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800284e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002850:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002854:	e885 0003 	stmia.w	r5, {r0, r1}
 8002858:	4670      	mov	r0, lr
 800285a:	e897 000e 	ldmia.w	r7, {r1, r2, r3}
 800285e:	f001 fb1f 	bl	8003ea0 <USB_DevInit>
 
 hpcd->State= HAL_PCD_STATE_READY;
 8002862:	2301      	movs	r3, #1
 8002864:	f886 33b9 	strb.w	r3, [r6, #953]	; 0x3b9
 {
   HAL_PCDEx_ActivateBCD(hpcd);
 }
#endif /* USB_OTG_GCCFG_BCDEN */
 
 USB_DevDisconnect (hpcd->Instance);  
 8002868:	6830      	ldr	r0, [r6, #0]
 800286a:	f001 fe3c 	bl	80044e6 <USB_DevDisconnect>
 return HAL_OK;
 800286e:	2000      	movs	r0, #0
}
 8002870:	b00b      	add	sp, #44	; 0x2c
 8002872:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return HAL_ERROR;
 8002874:	2001      	movs	r0, #1
 8002876:	e7fb      	b.n	8002870 <HAL_PCD_Init+0xd0>

08002878 <HAL_PCD_Start>:
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{ 
  __HAL_LOCK(hpcd); 
 8002878:	f890 33b8 	ldrb.w	r3, [r0, #952]	; 0x3b8
 800287c:	2b01      	cmp	r3, #1
{ 
 800287e:	b510      	push	{r4, lr}
 8002880:	4604      	mov	r4, r0
  __HAL_LOCK(hpcd); 
 8002882:	d00c      	beq.n	800289e <HAL_PCD_Start+0x26>
 8002884:	2301      	movs	r3, #1
 8002886:	f880 33b8 	strb.w	r3, [r0, #952]	; 0x3b8
  USB_DevConnect (hpcd->Instance);  
 800288a:	6800      	ldr	r0, [r0, #0]
 800288c:	f001 fe1f 	bl	80044ce <USB_DevConnect>
  __HAL_PCD_ENABLE(hpcd);
 8002890:	6820      	ldr	r0, [r4, #0]
 8002892:	f001 fae1 	bl	8003e58 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hpcd); 
 8002896:	2000      	movs	r0, #0
 8002898:	f884 03b8 	strb.w	r0, [r4, #952]	; 0x3b8
  return HAL_OK;
 800289c:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hpcd); 
 800289e:	2002      	movs	r0, #2
}
 80028a0:	bd10      	pop	{r4, pc}
	...

080028a4 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80028a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80028a8:	f8d0 9000 	ldr.w	r9, [r0]
{
 80028ac:	b087      	sub	sp, #28
 80028ae:	4604      	mov	r4, r0
  uint32_t fifoemptymsk = 0U, temp = 0U;
  USB_OTG_EPTypeDef *ep;
  uint32_t hclk = 180000000U;
  
  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 80028b0:	4648      	mov	r0, r9
 80028b2:	f001 fe52 	bl	800455a <USB_GetMode>
 80028b6:	9002      	str	r0, [sp, #8]
 80028b8:	2800      	cmp	r0, #0
 80028ba:	f040 812e 	bne.w	8002b1a <HAL_PCD_IRQHandler+0x276>
  {    
    /* avoid spurious interrupt */
    if(__HAL_PCD_IS_INVALID_INTERRUPT(hpcd)) 
 80028be:	6820      	ldr	r0, [r4, #0]
 80028c0:	f001 fe1d 	bl	80044fe <USB_ReadInterrupts>
 80028c4:	2800      	cmp	r0, #0
 80028c6:	f000 8128 	beq.w	8002b1a <HAL_PCD_IRQHandler+0x276>
    {
      return;
    }
    
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 80028ca:	6820      	ldr	r0, [r4, #0]
 80028cc:	f001 fe17 	bl	80044fe <USB_ReadInterrupts>
 80028d0:	0785      	lsls	r5, r0, #30
    {
     /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 80028d2:	bf48      	it	mi
 80028d4:	6822      	ldrmi	r2, [r4, #0]
    }
    
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 80028d6:	6820      	ldr	r0, [r4, #0]
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 80028d8:	bf42      	ittt	mi
 80028da:	6953      	ldrmi	r3, [r2, #20]
 80028dc:	f003 0302 	andmi.w	r3, r3, #2
 80028e0:	6153      	strmi	r3, [r2, #20]
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 80028e2:	f001 fe0c 	bl	80044fe <USB_ReadInterrupts>
 80028e6:	f410 2500 	ands.w	r5, r0, #524288	; 0x80000
 80028ea:	d00a      	beq.n	8002902 <HAL_PCD_IRQHandler+0x5e>
    {
      epnum = 0U;
      
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 80028ec:	6820      	ldr	r0, [r4, #0]
 80028ee:	f001 fe0a 	bl	8004506 <USB_ReadDevAllOutEpInterrupt>
 80028f2:	f509 6630 	add.w	r6, r9, #2816	; 0xb00
 80028f6:	4607      	mov	r7, r0
 80028f8:	46a2      	mov	sl, r4
      epnum = 0U;
 80028fa:	2500      	movs	r5, #0
      
      while ( ep_intr )
 80028fc:	2f00      	cmp	r7, #0
 80028fe:	f040 810f 	bne.w	8002b20 <HAL_PCD_IRQHandler+0x27c>
        epnum++;
        ep_intr >>= 1U;
      }
    }
    
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8002902:	6820      	ldr	r0, [r4, #0]
 8002904:	f001 fdfb 	bl	80044fe <USB_ReadInterrupts>
 8002908:	0341      	lsls	r1, r0, #13
 800290a:	d50b      	bpl.n	8002924 <HAL_PCD_IRQHandler+0x80>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 800290c:	6820      	ldr	r0, [r4, #0]
 800290e:	f001 fe02 	bl	8004516 <USB_ReadDevAllInEpInterrupt>
 8002912:	4626      	mov	r6, r4
 8002914:	9003      	str	r0, [sp, #12]
 8002916:	f509 6810 	add.w	r8, r9, #2304	; 0x900
      
      epnum = 0U;
 800291a:	2500      	movs	r5, #0
      
      while ( ep_intr )
 800291c:	9b03      	ldr	r3, [sp, #12]
 800291e:	2b00      	cmp	r3, #0
 8002920:	f040 813f 	bne.w	8002ba2 <HAL_PCD_IRQHandler+0x2fe>
        ep_intr >>= 1U;
      }
    }
    
    /* Handle Resume Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8002924:	6820      	ldr	r0, [r4, #0]
 8002926:	f001 fdea 	bl	80044fe <USB_ReadInterrupts>
 800292a:	2800      	cmp	r0, #0
 800292c:	da0d      	bge.n	800294a <HAL_PCD_IRQHandler+0xa6>
    {    
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800292e:	f8d9 3804 	ldr.w	r3, [r9, #2052]	; 0x804
 8002932:	f023 0301 	bic.w	r3, r3, #1
 8002936:	f8c9 3804 	str.w	r3, [r9, #2052]	; 0x804
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
      }
      else
#endif /* USB_OTG_GLPMCFG_LPMEN */
      {
        HAL_PCD_ResumeCallback(hpcd);
 800293a:	4620      	mov	r0, r4
 800293c:	f003 fa6c 	bl	8005e18 <HAL_PCD_ResumeCallback>
      }
      
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8002940:	6822      	ldr	r2, [r4, #0]
 8002942:	6953      	ldr	r3, [r2, #20]
 8002944:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8002948:	6153      	str	r3, [r2, #20]
    }
    
    /* Handle Suspend Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 800294a:	6820      	ldr	r0, [r4, #0]
 800294c:	f001 fdd7 	bl	80044fe <USB_ReadInterrupts>
 8002950:	0506      	lsls	r6, r0, #20
 8002952:	d50b      	bpl.n	800296c <HAL_PCD_IRQHandler+0xc8>
    {
      if((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8002954:	f8d9 3808 	ldr.w	r3, [r9, #2056]	; 0x808
 8002958:	07d8      	lsls	r0, r3, #31
 800295a:	d502      	bpl.n	8002962 <HAL_PCD_IRQHandler+0xbe>
      {
        
        HAL_PCD_SuspendCallback(hpcd);
 800295c:	4620      	mov	r0, r4
 800295e:	f003 fa43 	bl	8005de8 <HAL_PCD_SuspendCallback>
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8002962:	6822      	ldr	r2, [r4, #0]
 8002964:	6953      	ldr	r3, [r2, #20]
 8002966:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800296a:	6153      	str	r3, [r2, #20]
      }
    }
#endif /* USB_OTG_GLPMCFG_LPMEN */

    /* Handle Reset Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 800296c:	6820      	ldr	r0, [r4, #0]
 800296e:	f001 fdc6 	bl	80044fe <USB_ReadInterrupts>
 8002972:	04c1      	lsls	r1, r0, #19
 8002974:	d537      	bpl.n	80029e6 <HAL_PCD_IRQHandler+0x142>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG; 
 8002976:	f509 6600 	add.w	r6, r9, #2048	; 0x800
 800297a:	6873      	ldr	r3, [r6, #4]
      USB_FlushTxFifo(hpcd->Instance , 0x10U);
 800297c:	6820      	ldr	r0, [r4, #0]
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG; 
 800297e:	f023 0301 	bic.w	r3, r3, #1
 8002982:	6073      	str	r3, [r6, #4]
      USB_FlushTxFifo(hpcd->Instance , 0x10U);
 8002984:	2110      	movs	r1, #16
 8002986:	f001 fb27 	bl	8003fd8 <USB_FlushTxFifo>
      
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800298a:	6861      	ldr	r1, [r4, #4]
 800298c:	f509 6310 	add.w	r3, r9, #2304	; 0x900
      {
        USBx_INEP(i)->DIEPINT = 0xFFU;
 8002990:	22ff      	movs	r2, #255	; 0xff
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002992:	9802      	ldr	r0, [sp, #8]
 8002994:	4288      	cmp	r0, r1
 8002996:	f040 8192 	bne.w	8002cbe <HAL_PCD_IRQHandler+0x41a>
        USBx_OUTEP(i)->DOEPINT = 0xFFU;
      }
      USBx_DEVICE->DAINT = 0xFFFFFFFFU;
 800299a:	f04f 33ff 	mov.w	r3, #4294967295
 800299e:	61b3      	str	r3, [r6, #24]
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 80029a0:	69f3      	ldr	r3, [r6, #28]
 80029a2:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 80029a6:	61f3      	str	r3, [r6, #28]
      
      if(hpcd->Init.use_dedicated_ep1)
 80029a8:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	f000 818f 	beq.w	8002cce <HAL_PCD_IRQHandler+0x42a>
      {
        USBx_DEVICE->DOUTEP1MSK |= (USB_OTG_DOEPMSK_STUPM | USB_OTG_DOEPMSK_XFRCM | USB_OTG_DOEPMSK_EPDM); 
 80029b0:	f8d6 3084 	ldr.w	r3, [r6, #132]	; 0x84
 80029b4:	f043 030b 	orr.w	r3, r3, #11
 80029b8:	f8c6 3084 	str.w	r3, [r6, #132]	; 0x84
        USBx_DEVICE->DINEP1MSK |= (USB_OTG_DIEPMSK_TOM | USB_OTG_DIEPMSK_XFRCM | USB_OTG_DIEPMSK_EPDM);  
 80029bc:	6c73      	ldr	r3, [r6, #68]	; 0x44
 80029be:	f043 030b 	orr.w	r3, r3, #11
 80029c2:	6473      	str	r3, [r6, #68]	; 0x44
#endif /* USB_OTG_DOEPINT_OTEPSPR */
        USBx_DEVICE->DIEPMSK |= (USB_OTG_DIEPMSK_TOM | USB_OTG_DIEPMSK_XFRCM | USB_OTG_DIEPMSK_EPDM);
      }
      
      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 80029c4:	f8d9 3800 	ldr.w	r3, [r9, #2048]	; 0x800
      
      /* setup EP0 to receive SETUP packets */
      USB_EP0_OutStart(hpcd->Instance, hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 80029c8:	7c21      	ldrb	r1, [r4, #16]
 80029ca:	6820      	ldr	r0, [r4, #0]
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 80029cc:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 80029d0:	f8c9 3800 	str.w	r3, [r9, #2048]	; 0x800
      USB_EP0_OutStart(hpcd->Instance, hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 80029d4:	f504 726f 	add.w	r2, r4, #956	; 0x3bc
 80029d8:	f001 fdde 	bl	8004598 <USB_EP0_OutStart>
        
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 80029dc:	6822      	ldr	r2, [r4, #0]
 80029de:	6953      	ldr	r3, [r2, #20]
 80029e0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80029e4:	6153      	str	r3, [r2, #20]
    }
    
    /* Handle Enumeration done Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 80029e6:	6820      	ldr	r0, [r4, #0]
 80029e8:	f001 fd89 	bl	80044fe <USB_ReadInterrupts>
 80029ec:	0482      	lsls	r2, r0, #18
 80029ee:	d51d      	bpl.n	8002a2c <HAL_PCD_IRQHandler+0x188>
    {
      USB_ActivateSetup(hpcd->Instance);
 80029f0:	6820      	ldr	r0, [r4, #0]
 80029f2:	f001 fdb6 	bl	8004562 <USB_ActivateSetup>
      hpcd->Instance->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 80029f6:	6820      	ldr	r0, [r4, #0]
 80029f8:	68c3      	ldr	r3, [r0, #12]
 80029fa:	f423 5370 	bic.w	r3, r3, #15360	; 0x3c00
 80029fe:	60c3      	str	r3, [r0, #12]
      
      if ( USB_GetDevSpeed(hpcd->Instance) == USB_OTG_SPEED_HIGH)
 8002a00:	f001 fb13 	bl	800402a <USB_GetDevSpeed>
 8002a04:	2800      	cmp	r0, #0
 8002a06:	f040 816b 	bne.w	8002ce0 <HAL_PCD_IRQHandler+0x43c>
      {
        hpcd->Init.speed            = USB_OTG_SPEED_HIGH;
        hpcd->Init.ep0_mps          = USB_OTG_HS_MAX_PACKET_SIZE ;    
        hpcd->Instance->GUSBCFG |= (uint32_t)((USBD_HS_TRDT_VALUE << 10U) & USB_OTG_GUSBCFG_TRDT);
 8002a0a:	6822      	ldr	r2, [r4, #0]
        hpcd->Init.speed            = USB_OTG_SPEED_HIGH;
 8002a0c:	60e0      	str	r0, [r4, #12]
        hpcd->Init.ep0_mps          = USB_OTG_HS_MAX_PACKET_SIZE ;    
 8002a0e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002a12:	6163      	str	r3, [r4, #20]
        hpcd->Instance->GUSBCFG |= (uint32_t)((USBD_HS_TRDT_VALUE << 10U) & USB_OTG_GUSBCFG_TRDT);
 8002a14:	68d3      	ldr	r3, [r2, #12]
 8002a16:	f443 5310 	orr.w	r3, r3, #9216	; 0x2400
 8002a1a:	60d3      	str	r3, [r2, #12]
          /* hclk Clock Range between 32-180 MHz */
          hpcd->Instance->GUSBCFG |= (uint32_t)((0x6U << 10U) & USB_OTG_GUSBCFG_TRDT);
        }  
      }
      
      HAL_PCD_ResetCallback(hpcd);
 8002a1c:	4620      	mov	r0, r4
 8002a1e:	f003 f9d2 	bl	8005dc6 <HAL_PCD_ResetCallback>
      
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8002a22:	6822      	ldr	r2, [r4, #0]
 8002a24:	6953      	ldr	r3, [r2, #20]
 8002a26:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002a2a:	6153      	str	r3, [r2, #20]
    }

    /* Handle RxQLevel Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8002a2c:	6820      	ldr	r0, [r4, #0]
 8002a2e:	f001 fd66 	bl	80044fe <USB_ReadInterrupts>
 8002a32:	06c3      	lsls	r3, r0, #27
 8002a34:	d52b      	bpl.n	8002a8e <HAL_PCD_IRQHandler+0x1ea>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002a36:	6822      	ldr	r2, [r4, #0]
 8002a38:	6993      	ldr	r3, [r2, #24]
 8002a3a:	f023 0310 	bic.w	r3, r3, #16
 8002a3e:	6193      	str	r3, [r2, #24]
      
      temp = USBx->GRXSTSP;
 8002a40:	f8d9 6020 	ldr.w	r6, [r9, #32]
      
      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
      
      if(((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17U) ==  STS_DATA_UPDT)
 8002a44:	f3c6 4343 	ubfx	r3, r6, #17, #4
 8002a48:	2b02      	cmp	r3, #2
      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 8002a4a:	f006 080f 	and.w	r8, r6, #15
      if(((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17U) ==  STS_DATA_UPDT)
 8002a4e:	f040 81a8 	bne.w	8002da2 <HAL_PCD_IRQHandler+0x4fe>
      {
        if((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 8002a52:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8002a56:	421e      	tst	r6, r3
 8002a58:	d014      	beq.n	8002a84 <HAL_PCD_IRQHandler+0x1e0>
        {
          USB_ReadPacket(USBx, ep->xfer_buff, (temp & USB_OTG_GRXSTSP_BCNT) >> 4U);
 8002a5a:	271c      	movs	r7, #28
 8002a5c:	fb07 4708 	mla	r7, r7, r8, r4
 8002a60:	f3c6 160a 	ubfx	r6, r6, #4, #11
 8002a64:	4632      	mov	r2, r6
 8002a66:	f8d7 1204 	ldr.w	r1, [r7, #516]	; 0x204
 8002a6a:	4648      	mov	r0, r9
 8002a6c:	f001 fcd9 	bl	8004422 <USB_ReadPacket>
          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4U;
 8002a70:	f8d7 3204 	ldr.w	r3, [r7, #516]	; 0x204
 8002a74:	4433      	add	r3, r6
 8002a76:	f8c7 3204 	str.w	r3, [r7, #516]	; 0x204
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17U) ==  STS_SETUP_UPDT)
      {
        USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4U;
 8002a7a:	f8d7 3210 	ldr.w	r3, [r7, #528]	; 0x210
 8002a7e:	441e      	add	r6, r3
 8002a80:	f8c7 6210 	str.w	r6, [r7, #528]	; 0x210
      }
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002a84:	6822      	ldr	r2, [r4, #0]
 8002a86:	6993      	ldr	r3, [r2, #24]
 8002a88:	f043 0310 	orr.w	r3, r3, #16
 8002a8c:	6193      	str	r3, [r2, #24]
    }
    
    /* Handle SOF Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8002a8e:	6820      	ldr	r0, [r4, #0]
 8002a90:	f001 fd35 	bl	80044fe <USB_ReadInterrupts>
 8002a94:	0707      	lsls	r7, r0, #28
 8002a96:	d507      	bpl.n	8002aa8 <HAL_PCD_IRQHandler+0x204>
    {
      HAL_PCD_SOFCallback(hpcd);
 8002a98:	4620      	mov	r0, r4
 8002a9a:	f003 f990 	bl	8005dbe <HAL_PCD_SOFCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8002a9e:	6822      	ldr	r2, [r4, #0]
 8002aa0:	6953      	ldr	r3, [r2, #20]
 8002aa2:	f003 0308 	and.w	r3, r3, #8
 8002aa6:	6153      	str	r3, [r2, #20]
    }
    
    /* Handle Incomplete ISO IN Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8002aa8:	6820      	ldr	r0, [r4, #0]
 8002aaa:	f001 fd28 	bl	80044fe <USB_ReadInterrupts>
 8002aae:	02c6      	lsls	r6, r0, #11
 8002ab0:	d508      	bpl.n	8002ac4 <HAL_PCD_IRQHandler+0x220>
    {
      HAL_PCD_ISOINIncompleteCallback(hpcd, epnum);
 8002ab2:	b2e9      	uxtb	r1, r5
 8002ab4:	4620      	mov	r0, r4
 8002ab6:	f003 f9b7 	bl	8005e28 <HAL_PCD_ISOINIncompleteCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8002aba:	6822      	ldr	r2, [r4, #0]
 8002abc:	6953      	ldr	r3, [r2, #20]
 8002abe:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002ac2:	6153      	str	r3, [r2, #20]
    } 
    
    /* Handle Incomplete ISO OUT Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8002ac4:	6820      	ldr	r0, [r4, #0]
 8002ac6:	f001 fd1a 	bl	80044fe <USB_ReadInterrupts>
 8002aca:	0280      	lsls	r0, r0, #10
 8002acc:	d508      	bpl.n	8002ae0 <HAL_PCD_IRQHandler+0x23c>
    {
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, epnum);
 8002ace:	b2e9      	uxtb	r1, r5
 8002ad0:	4620      	mov	r0, r4
 8002ad2:	f003 f9a5 	bl	8005e20 <HAL_PCD_ISOOUTIncompleteCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8002ad6:	6822      	ldr	r2, [r4, #0]
 8002ad8:	6953      	ldr	r3, [r2, #20]
 8002ada:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002ade:	6153      	str	r3, [r2, #20]
    } 
    
    /* Handle Connection event Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8002ae0:	6820      	ldr	r0, [r4, #0]
 8002ae2:	f001 fd0c 	bl	80044fe <USB_ReadInterrupts>
 8002ae6:	0041      	lsls	r1, r0, #1
 8002ae8:	d507      	bpl.n	8002afa <HAL_PCD_IRQHandler+0x256>
    {
      HAL_PCD_ConnectCallback(hpcd);
 8002aea:	4620      	mov	r0, r4
 8002aec:	f003 f9a0 	bl	8005e30 <HAL_PCD_ConnectCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8002af0:	6822      	ldr	r2, [r4, #0]
 8002af2:	6953      	ldr	r3, [r2, #20]
 8002af4:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8002af8:	6153      	str	r3, [r2, #20]
    } 
    
    /* Handle Disconnection event Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8002afa:	6820      	ldr	r0, [r4, #0]
 8002afc:	f001 fcff 	bl	80044fe <USB_ReadInterrupts>
 8002b00:	0742      	lsls	r2, r0, #29
 8002b02:	d50a      	bpl.n	8002b1a <HAL_PCD_IRQHandler+0x276>
    {
      temp = hpcd->Instance->GOTGINT;
 8002b04:	6823      	ldr	r3, [r4, #0]
 8002b06:	685d      	ldr	r5, [r3, #4]
      
      if((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8002b08:	076b      	lsls	r3, r5, #29
 8002b0a:	d502      	bpl.n	8002b12 <HAL_PCD_IRQHandler+0x26e>
      {
        HAL_PCD_DisconnectCallback(hpcd);
 8002b0c:	4620      	mov	r0, r4
 8002b0e:	f003 f993 	bl	8005e38 <HAL_PCD_DisconnectCallback>
      }
      hpcd->Instance->GOTGINT |= temp;
 8002b12:	6823      	ldr	r3, [r4, #0]
 8002b14:	685a      	ldr	r2, [r3, #4]
 8002b16:	4315      	orrs	r5, r2
 8002b18:	605d      	str	r5, [r3, #4]
    }
  }
}
 8002b1a:	b007      	add	sp, #28
 8002b1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        if (ep_intr & 0x1U)
 8002b20:	07f8      	lsls	r0, r7, #31
 8002b22:	d538      	bpl.n	8002b96 <HAL_PCD_IRQHandler+0x2f2>
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, epnum);
 8002b24:	fa5f fb85 	uxtb.w	fp, r5
 8002b28:	4659      	mov	r1, fp
 8002b2a:	6820      	ldr	r0, [r4, #0]
 8002b2c:	f001 fcfb 	bl	8004526 <USB_ReadDevOutEPInterrupt>
          if(( epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8002b30:	f010 0f01 	tst.w	r0, #1
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, epnum);
 8002b34:	4680      	mov	r8, r0
          if(( epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8002b36:	d021      	beq.n	8002b7c <HAL_PCD_IRQHandler+0x2d8>
            if(hpcd->Init.dma_enable == 1U)
 8002b38:	6921      	ldr	r1, [r4, #16]
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8002b3a:	2301      	movs	r3, #1
            if(hpcd->Init.dma_enable == 1U)
 8002b3c:	4299      	cmp	r1, r3
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8002b3e:	60b3      	str	r3, [r6, #8]
            if(hpcd->Init.dma_enable == 1U)
 8002b40:	d10c      	bne.n	8002b5c <HAL_PCD_IRQHandler+0x2b8>
              hpcd->OUT_ep[epnum].xfer_count = hpcd->OUT_ep[epnum].maxpacket- (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ); 
 8002b42:	6931      	ldr	r1, [r6, #16]
 8002b44:	f8da 0200 	ldr.w	r0, [sl, #512]	; 0x200
 8002b48:	f3c1 0112 	ubfx	r1, r1, #0, #19
 8002b4c:	1a41      	subs	r1, r0, r1
 8002b4e:	f8ca 1210 	str.w	r1, [sl, #528]	; 0x210
              hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;            
 8002b52:	f8da 1204 	ldr.w	r1, [sl, #516]	; 0x204
 8002b56:	4408      	add	r0, r1
 8002b58:	f8ca 0204 	str.w	r0, [sl, #516]	; 0x204
            HAL_PCD_DataOutStageCallback(hpcd, epnum);
 8002b5c:	4659      	mov	r1, fp
 8002b5e:	4620      	mov	r0, r4
 8002b60:	f003 f91c 	bl	8005d9c <HAL_PCD_DataOutStageCallback>
            if(hpcd->Init.dma_enable == 1U)
 8002b64:	6921      	ldr	r1, [r4, #16]
 8002b66:	2901      	cmp	r1, #1
 8002b68:	d108      	bne.n	8002b7c <HAL_PCD_IRQHandler+0x2d8>
              if((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8002b6a:	b93d      	cbnz	r5, 8002b7c <HAL_PCD_IRQHandler+0x2d8>
 8002b6c:	f8d4 220c 	ldr.w	r2, [r4, #524]	; 0x20c
 8002b70:	b922      	cbnz	r2, 8002b7c <HAL_PCD_IRQHandler+0x2d8>
                USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8002b72:	f504 726f 	add.w	r2, r4, #956	; 0x3bc
 8002b76:	6820      	ldr	r0, [r4, #0]
 8002b78:	f001 fd0e 	bl	8004598 <USB_EP0_OutStart>
          if(( epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8002b7c:	f018 0f08 	tst.w	r8, #8
 8002b80:	d004      	beq.n	8002b8c <HAL_PCD_IRQHandler+0x2e8>
            HAL_PCD_SetupStageCallback(hpcd);
 8002b82:	4620      	mov	r0, r4
 8002b84:	f003 f904 	bl	8005d90 <HAL_PCD_SetupStageCallback>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8002b88:	2308      	movs	r3, #8
 8002b8a:	60b3      	str	r3, [r6, #8]
          if(( epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8002b8c:	f018 0f10 	tst.w	r8, #16
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8002b90:	bf1c      	itt	ne
 8002b92:	2310      	movne	r3, #16
 8002b94:	60b3      	strne	r3, [r6, #8]
        epnum++;
 8002b96:	3501      	adds	r5, #1
        ep_intr >>= 1U;
 8002b98:	087f      	lsrs	r7, r7, #1
 8002b9a:	3620      	adds	r6, #32
 8002b9c:	f10a 0a1c 	add.w	sl, sl, #28
 8002ba0:	e6ac      	b.n	80028fc <HAL_PCD_IRQHandler+0x58>
        if (ep_intr & 0x1U) /* In ITR */
 8002ba2:	9b03      	ldr	r3, [sp, #12]
 8002ba4:	07da      	lsls	r2, r3, #31
 8002ba6:	d558      	bpl.n	8002c5a <HAL_PCD_IRQHandler+0x3b6>
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, epnum);
 8002ba8:	fa5f fb85 	uxtb.w	fp, r5
 8002bac:	4659      	mov	r1, fp
 8002bae:	6820      	ldr	r0, [r4, #0]
 8002bb0:	f001 fcc3 	bl	800453a <USB_ReadDevInEPInterrupt>
           if(( epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8002bb4:	07c3      	lsls	r3, r0, #31
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, epnum);
 8002bb6:	4607      	mov	r7, r0
           if(( epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8002bb8:	d520      	bpl.n	8002bfc <HAL_PCD_IRQHandler+0x358>
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8002bba:	f8d9 3834 	ldr.w	r3, [r9, #2100]	; 0x834
            fifoemptymsk = 0x1U << epnum;
 8002bbe:	2101      	movs	r1, #1
 8002bc0:	40a9      	lsls	r1, r5
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8002bc2:	ea23 0301 	bic.w	r3, r3, r1
 8002bc6:	f8c9 3834 	str.w	r3, [r9, #2100]	; 0x834
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8002bca:	2301      	movs	r3, #1
 8002bcc:	f8c8 3008 	str.w	r3, [r8, #8]
            if (hpcd->Init.dma_enable == 1U)
 8002bd0:	6923      	ldr	r3, [r4, #16]
 8002bd2:	2b01      	cmp	r3, #1
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket; 
 8002bd4:	bf01      	itttt	eq
 8002bd6:	6c73      	ldreq	r3, [r6, #68]	; 0x44
 8002bd8:	6c32      	ldreq	r2, [r6, #64]	; 0x40
 8002bda:	189b      	addeq	r3, r3, r2
 8002bdc:	6473      	streq	r3, [r6, #68]	; 0x44
            HAL_PCD_DataInStageCallback(hpcd, epnum);
 8002bde:	4659      	mov	r1, fp
 8002be0:	4620      	mov	r0, r4
 8002be2:	f003 f8e4 	bl	8005dae <HAL_PCD_DataInStageCallback>
            if (hpcd->Init.dma_enable == 1U)
 8002be6:	6921      	ldr	r1, [r4, #16]
 8002be8:	2901      	cmp	r1, #1
 8002bea:	d107      	bne.n	8002bfc <HAL_PCD_IRQHandler+0x358>
              if((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8002bec:	b935      	cbnz	r5, 8002bfc <HAL_PCD_IRQHandler+0x358>
 8002bee:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8002bf0:	b923      	cbnz	r3, 8002bfc <HAL_PCD_IRQHandler+0x358>
                USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8002bf2:	f504 726f 	add.w	r2, r4, #956	; 0x3bc
 8002bf6:	6820      	ldr	r0, [r4, #0]
 8002bf8:	f001 fcce 	bl	8004598 <USB_EP0_OutStart>
           if(( epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8002bfc:	0738      	lsls	r0, r7, #28
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8002bfe:	bf44      	itt	mi
 8002c00:	2308      	movmi	r3, #8
 8002c02:	f8c8 3008 	strmi.w	r3, [r8, #8]
          if(( epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8002c06:	06f9      	lsls	r1, r7, #27
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8002c08:	bf44      	itt	mi
 8002c0a:	2310      	movmi	r3, #16
 8002c0c:	f8c8 3008 	strmi.w	r3, [r8, #8]
          if(( epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8002c10:	067a      	lsls	r2, r7, #25
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8002c12:	bf44      	itt	mi
 8002c14:	2340      	movmi	r3, #64	; 0x40
 8002c16:	f8c8 3008 	strmi.w	r3, [r8, #8]
          if(( epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8002c1a:	07bb      	lsls	r3, r7, #30
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8002c1c:	bf44      	itt	mi
 8002c1e:	2302      	movmi	r3, #2
 8002c20:	f8c8 3008 	strmi.w	r3, [r8, #8]
          if(( epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8002c24:	063f      	lsls	r7, r7, #24
 8002c26:	d518      	bpl.n	8002c5a <HAL_PCD_IRQHandler+0x3b6>
  * @param  epnum  endpoint number   
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;  
 8002c28:	6823      	ldr	r3, [r4, #0]
 8002c2a:	9304      	str	r3, [sp, #16]
  int32_t len = 0U;
  uint32_t len32b;
  uint32_t fifoemptymsk = 0U;

  ep = &hpcd->IN_ep[epnum];
  len = ep->xfer_len - ep->xfer_count;
 8002c2c:	6cf7      	ldr	r7, [r6, #76]	; 0x4c
 8002c2e:	6d33      	ldr	r3, [r6, #80]	; 0x50
 8002c30:	1aff      	subs	r7, r7, r3
 8002c32:	6c33      	ldr	r3, [r6, #64]	; 0x40
 8002c34:	429f      	cmp	r7, r3
 8002c36:	bf28      	it	cs
 8002c38:	461f      	movcs	r7, r3
  }
  
  
  len32b = (len + 3U) / 4U;
 
  while  (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) > len32b) &&
 8002c3a:	9b04      	ldr	r3, [sp, #16]
 8002c3c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
  len32b = (len + 3U) / 4U;
 8002c40:	f107 0a03 	add.w	sl, r7, #3
  while  (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) > len32b) &&
 8002c44:	eb03 1345 	add.w	r3, r3, r5, lsl #5
  len32b = (len + 3U) / 4U;
 8002c48:	ea4f 0a9a 	mov.w	sl, sl, lsr #2
  while  (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) > len32b) &&
 8002c4c:	9305      	str	r3, [sp, #20]
 8002c4e:	9b05      	ldr	r3, [sp, #20]
 8002c50:	699b      	ldr	r3, [r3, #24]
 8002c52:	b29b      	uxth	r3, r3
 8002c54:	4553      	cmp	r3, sl
 8002c56:	d808      	bhi.n	8002c6a <HAL_PCD_IRQHandler+0x3c6>
    
    ep->xfer_buff  += len;
    ep->xfer_count += len;
  }
  
  if(len <= 0U)
 8002c58:	b32f      	cbz	r7, 8002ca6 <HAL_PCD_IRQHandler+0x402>
        ep_intr >>= 1U;
 8002c5a:	9b03      	ldr	r3, [sp, #12]
 8002c5c:	085b      	lsrs	r3, r3, #1
        epnum++;
 8002c5e:	3501      	adds	r5, #1
        ep_intr >>= 1U;
 8002c60:	9303      	str	r3, [sp, #12]
 8002c62:	361c      	adds	r6, #28
 8002c64:	f108 0820 	add.w	r8, r8, #32
 8002c68:	e658      	b.n	800291c <HAL_PCD_IRQHandler+0x78>
          (ep->xfer_count < ep->xfer_len) &&
 8002c6a:	6d32      	ldr	r2, [r6, #80]	; 0x50
 8002c6c:	6cf3      	ldr	r3, [r6, #76]	; 0x4c
  while  (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) > len32b) &&
 8002c6e:	4293      	cmp	r3, r2
 8002c70:	d9f2      	bls.n	8002c58 <HAL_PCD_IRQHandler+0x3b4>
          (ep->xfer_count < ep->xfer_len) &&
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d0f0      	beq.n	8002c58 <HAL_PCD_IRQHandler+0x3b4>
 8002c76:	6c37      	ldr	r7, [r6, #64]	; 0x40
    USB_WritePacket(USBx, ep->xfer_buff, epnum, len, hpcd->Init.dma_enable); 
 8002c78:	9804      	ldr	r0, [sp, #16]
    len = ep->xfer_len - ep->xfer_count;
 8002c7a:	1a9b      	subs	r3, r3, r2
 8002c7c:	429f      	cmp	r7, r3
 8002c7e:	bf28      	it	cs
 8002c80:	461f      	movcs	r7, r3
    USB_WritePacket(USBx, ep->xfer_buff, epnum, len, hpcd->Init.dma_enable); 
 8002c82:	7c23      	ldrb	r3, [r4, #16]
 8002c84:	9300      	str	r3, [sp, #0]
 8002c86:	465a      	mov	r2, fp
 8002c88:	b2bb      	uxth	r3, r7
 8002c8a:	6c71      	ldr	r1, [r6, #68]	; 0x44
 8002c8c:	f001 fbb5 	bl	80043fa <USB_WritePacket>
    ep->xfer_buff  += len;
 8002c90:	6c73      	ldr	r3, [r6, #68]	; 0x44
 8002c92:	443b      	add	r3, r7
 8002c94:	6473      	str	r3, [r6, #68]	; 0x44
    ep->xfer_count += len;
 8002c96:	6d33      	ldr	r3, [r6, #80]	; 0x50
    len32b = (len + 3U) / 4U;
 8002c98:	f107 0a03 	add.w	sl, r7, #3
    ep->xfer_count += len;
 8002c9c:	443b      	add	r3, r7
    len32b = (len + 3U) / 4U;
 8002c9e:	ea4f 0a9a 	mov.w	sl, sl, lsr #2
    ep->xfer_count += len;
 8002ca2:	6533      	str	r3, [r6, #80]	; 0x50
 8002ca4:	e7d3      	b.n	8002c4e <HAL_PCD_IRQHandler+0x3aa>
  {
    fifoemptymsk = 0x1U << epnum;
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8002ca6:	9b04      	ldr	r3, [sp, #16]
    fifoemptymsk = 0x1U << epnum;
 8002ca8:	2201      	movs	r2, #1
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8002caa:	f503 6b00 	add.w	fp, r3, #2048	; 0x800
 8002cae:	f8d3 3834 	ldr.w	r3, [r3, #2100]	; 0x834
    fifoemptymsk = 0x1U << epnum;
 8002cb2:	40aa      	lsls	r2, r5
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8002cb4:	ea23 0302 	bic.w	r3, r3, r2
 8002cb8:	f8cb 3034 	str.w	r3, [fp, #52]	; 0x34
 8002cbc:	e7cd      	b.n	8002c5a <HAL_PCD_IRQHandler+0x3b6>
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002cbe:	9802      	ldr	r0, [sp, #8]
        USBx_INEP(i)->DIEPINT = 0xFFU;
 8002cc0:	609a      	str	r2, [r3, #8]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002cc2:	3001      	adds	r0, #1
        USBx_OUTEP(i)->DOEPINT = 0xFFU;
 8002cc4:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002cc8:	9002      	str	r0, [sp, #8]
 8002cca:	3320      	adds	r3, #32
 8002ccc:	e661      	b.n	8002992 <HAL_PCD_IRQHandler+0xee>
        USBx_DEVICE->DOEPMSK |= (USB_OTG_DOEPMSK_STUPM | USB_OTG_DOEPMSK_XFRCM | USB_OTG_DOEPMSK_EPDM);
 8002cce:	6973      	ldr	r3, [r6, #20]
 8002cd0:	f043 030b 	orr.w	r3, r3, #11
 8002cd4:	6173      	str	r3, [r6, #20]
        USBx_DEVICE->DIEPMSK |= (USB_OTG_DIEPMSK_TOM | USB_OTG_DIEPMSK_XFRCM | USB_OTG_DIEPMSK_EPDM);
 8002cd6:	6933      	ldr	r3, [r6, #16]
 8002cd8:	f043 030b 	orr.w	r3, r3, #11
 8002cdc:	6133      	str	r3, [r6, #16]
 8002cde:	e671      	b.n	80029c4 <HAL_PCD_IRQHandler+0x120>
        hpcd->Init.speed            = USB_OTG_SPEED_FULL;
 8002ce0:	2303      	movs	r3, #3
 8002ce2:	60e3      	str	r3, [r4, #12]
        hpcd->Init.ep0_mps          = USB_OTG_FS_MAX_PACKET_SIZE ;  
 8002ce4:	2340      	movs	r3, #64	; 0x40
 8002ce6:	6163      	str	r3, [r4, #20]
        hclk = HAL_RCC_GetHCLKFreq();
 8002ce8:	f000 fbf8 	bl	80034dc <HAL_RCC_GetHCLKFreq>
        if((hclk >= 14200000U)&&(hclk < 15000000U))
 8002cec:	4b34      	ldr	r3, [pc, #208]	; (8002dc0 <HAL_PCD_IRQHandler+0x51c>)
 8002cee:	4a35      	ldr	r2, [pc, #212]	; (8002dc4 <HAL_PCD_IRQHandler+0x520>)
 8002cf0:	4403      	add	r3, r0
 8002cf2:	4293      	cmp	r3, r2
 8002cf4:	6823      	ldr	r3, [r4, #0]
 8002cf6:	d804      	bhi.n	8002d02 <HAL_PCD_IRQHandler+0x45e>
          hpcd->Instance->GUSBCFG |= (uint32_t)((0xFU << 10U) & USB_OTG_GUSBCFG_TRDT);
 8002cf8:	68da      	ldr	r2, [r3, #12]
 8002cfa:	f442 5270 	orr.w	r2, r2, #15360	; 0x3c00
          hpcd->Instance->GUSBCFG |= (uint32_t)((0x6U << 10U) & USB_OTG_GUSBCFG_TRDT);
 8002cfe:	60da      	str	r2, [r3, #12]
 8002d00:	e68c      	b.n	8002a1c <HAL_PCD_IRQHandler+0x178>
        else if((hclk >= 15000000U)&&(hclk < 16000000U))
 8002d02:	4a31      	ldr	r2, [pc, #196]	; (8002dc8 <HAL_PCD_IRQHandler+0x524>)
 8002d04:	4931      	ldr	r1, [pc, #196]	; (8002dcc <HAL_PCD_IRQHandler+0x528>)
 8002d06:	4402      	add	r2, r0
 8002d08:	428a      	cmp	r2, r1
 8002d0a:	d803      	bhi.n	8002d14 <HAL_PCD_IRQHandler+0x470>
          hpcd->Instance->GUSBCFG |= (uint32_t)((0xEU << 10U) & USB_OTG_GUSBCFG_TRDT);
 8002d0c:	68da      	ldr	r2, [r3, #12]
 8002d0e:	f442 5260 	orr.w	r2, r2, #14336	; 0x3800
 8002d12:	e7f4      	b.n	8002cfe <HAL_PCD_IRQHandler+0x45a>
        else if((hclk >= 16000000U)&&(hclk < 17200000U))
 8002d14:	f5a0 0274 	sub.w	r2, r0, #15990784	; 0xf40000
 8002d18:	492d      	ldr	r1, [pc, #180]	; (8002dd0 <HAL_PCD_IRQHandler+0x52c>)
 8002d1a:	f5a2 5210 	sub.w	r2, r2, #9216	; 0x2400
 8002d1e:	428a      	cmp	r2, r1
 8002d20:	d803      	bhi.n	8002d2a <HAL_PCD_IRQHandler+0x486>
          hpcd->Instance->GUSBCFG |= (uint32_t)((0xDU << 10U) & USB_OTG_GUSBCFG_TRDT);
 8002d22:	68da      	ldr	r2, [r3, #12]
 8002d24:	f442 5250 	orr.w	r2, r2, #13312	; 0x3400
 8002d28:	e7e9      	b.n	8002cfe <HAL_PCD_IRQHandler+0x45a>
        else if((hclk >= 17200000U)&&(hclk < 18500000U))
 8002d2a:	f1a0 7283 	sub.w	r2, r0, #17170432	; 0x1060000
 8002d2e:	4929      	ldr	r1, [pc, #164]	; (8002dd4 <HAL_PCD_IRQHandler+0x530>)
 8002d30:	f5a2 42e7 	sub.w	r2, r2, #29568	; 0x7380
 8002d34:	428a      	cmp	r2, r1
 8002d36:	d803      	bhi.n	8002d40 <HAL_PCD_IRQHandler+0x49c>
          hpcd->Instance->GUSBCFG |= (uint32_t)((0xCU << 10U) & USB_OTG_GUSBCFG_TRDT);
 8002d38:	68da      	ldr	r2, [r3, #12]
 8002d3a:	f442 5240 	orr.w	r2, r2, #12288	; 0x3000
 8002d3e:	e7de      	b.n	8002cfe <HAL_PCD_IRQHandler+0x45a>
        else if((hclk >= 18500000U)&&(hclk < 20000000U))
 8002d40:	4a25      	ldr	r2, [pc, #148]	; (8002dd8 <HAL_PCD_IRQHandler+0x534>)
 8002d42:	4926      	ldr	r1, [pc, #152]	; (8002ddc <HAL_PCD_IRQHandler+0x538>)
 8002d44:	4402      	add	r2, r0
 8002d46:	428a      	cmp	r2, r1
 8002d48:	d803      	bhi.n	8002d52 <HAL_PCD_IRQHandler+0x4ae>
          hpcd->Instance->GUSBCFG |= (uint32_t)((0xBU << 10U) & USB_OTG_GUSBCFG_TRDT);
 8002d4a:	68da      	ldr	r2, [r3, #12]
 8002d4c:	f442 5230 	orr.w	r2, r2, #11264	; 0x2c00
 8002d50:	e7d5      	b.n	8002cfe <HAL_PCD_IRQHandler+0x45a>
        else if((hclk >= 20000000U)&&(hclk < 21800000U))
 8002d52:	4a23      	ldr	r2, [pc, #140]	; (8002de0 <HAL_PCD_IRQHandler+0x53c>)
 8002d54:	4923      	ldr	r1, [pc, #140]	; (8002de4 <HAL_PCD_IRQHandler+0x540>)
 8002d56:	4402      	add	r2, r0
 8002d58:	428a      	cmp	r2, r1
 8002d5a:	d803      	bhi.n	8002d64 <HAL_PCD_IRQHandler+0x4c0>
          hpcd->Instance->GUSBCFG |= (uint32_t)((0xAU << 10U) & USB_OTG_GUSBCFG_TRDT);
 8002d5c:	68da      	ldr	r2, [r3, #12]
 8002d5e:	f442 5220 	orr.w	r2, r2, #10240	; 0x2800
 8002d62:	e7cc      	b.n	8002cfe <HAL_PCD_IRQHandler+0x45a>
        else if((hclk >= 21800000U)&&(hclk < 24000000U))
 8002d64:	4a20      	ldr	r2, [pc, #128]	; (8002de8 <HAL_PCD_IRQHandler+0x544>)
 8002d66:	4921      	ldr	r1, [pc, #132]	; (8002dec <HAL_PCD_IRQHandler+0x548>)
 8002d68:	4402      	add	r2, r0
 8002d6a:	428a      	cmp	r2, r1
 8002d6c:	d803      	bhi.n	8002d76 <HAL_PCD_IRQHandler+0x4d2>
          hpcd->Instance->GUSBCFG |= (uint32_t)((0x9U << 10U) & USB_OTG_GUSBCFG_TRDT);
 8002d6e:	68da      	ldr	r2, [r3, #12]
 8002d70:	f442 5210 	orr.w	r2, r2, #9216	; 0x2400
 8002d74:	e7c3      	b.n	8002cfe <HAL_PCD_IRQHandler+0x45a>
        else if((hclk >= 24000000U)&&(hclk < 27700000U))
 8002d76:	f1a0 72b7 	sub.w	r2, r0, #23986176	; 0x16e0000
 8002d7a:	491d      	ldr	r1, [pc, #116]	; (8002df0 <HAL_PCD_IRQHandler+0x54c>)
 8002d7c:	f5a2 5258 	sub.w	r2, r2, #13824	; 0x3600
 8002d80:	428a      	cmp	r2, r1
 8002d82:	d803      	bhi.n	8002d8c <HAL_PCD_IRQHandler+0x4e8>
          hpcd->Instance->GUSBCFG |= (uint32_t)((0x8U << 10U) & USB_OTG_GUSBCFG_TRDT);
 8002d84:	68da      	ldr	r2, [r3, #12]
 8002d86:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002d8a:	e7b8      	b.n	8002cfe <HAL_PCD_IRQHandler+0x45a>
        else if((hclk >= 27700000U)&&(hclk < 32000000U))
 8002d8c:	4a19      	ldr	r2, [pc, #100]	; (8002df4 <HAL_PCD_IRQHandler+0x550>)
 8002d8e:	491a      	ldr	r1, [pc, #104]	; (8002df8 <HAL_PCD_IRQHandler+0x554>)
 8002d90:	4402      	add	r2, r0
 8002d92:	428a      	cmp	r2, r1
          hpcd->Instance->GUSBCFG |= (uint32_t)((0x7U << 10U) & USB_OTG_GUSBCFG_TRDT);
 8002d94:	68da      	ldr	r2, [r3, #12]
 8002d96:	bf94      	ite	ls
 8002d98:	f442 52e0 	orrls.w	r2, r2, #7168	; 0x1c00
          hpcd->Instance->GUSBCFG |= (uint32_t)((0x6U << 10U) & USB_OTG_GUSBCFG_TRDT);
 8002d9c:	f442 52c0 	orrhi.w	r2, r2, #6144	; 0x1800
 8002da0:	e7ad      	b.n	8002cfe <HAL_PCD_IRQHandler+0x45a>
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17U) ==  STS_SETUP_UPDT)
 8002da2:	2b06      	cmp	r3, #6
 8002da4:	f47f ae6e 	bne.w	8002a84 <HAL_PCD_IRQHandler+0x1e0>
        USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8002da8:	2208      	movs	r2, #8
 8002daa:	f504 716f 	add.w	r1, r4, #956	; 0x3bc
 8002dae:	4648      	mov	r0, r9
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4U;
 8002db0:	271c      	movs	r7, #28
        USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8002db2:	f001 fb36 	bl	8004422 <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4U;
 8002db6:	fb07 4708 	mla	r7, r7, r8, r4
 8002dba:	f3c6 160a 	ubfx	r6, r6, #4, #11
 8002dbe:	e65c      	b.n	8002a7a <HAL_PCD_IRQHandler+0x1d6>
 8002dc0:	ff275340 	.word	0xff275340
 8002dc4:	000c34ff 	.word	0x000c34ff
 8002dc8:	ff1b1e40 	.word	0xff1b1e40
 8002dcc:	000f423f 	.word	0x000f423f
 8002dd0:	00124f7f 	.word	0x00124f7f
 8002dd4:	0013d61f 	.word	0x0013d61f
 8002dd8:	fee5b660 	.word	0xfee5b660
 8002ddc:	0016e35f 	.word	0x0016e35f
 8002de0:	feced300 	.word	0xfeced300
 8002de4:	001b773f 	.word	0x001b773f
 8002de8:	feb35bc0 	.word	0xfeb35bc0
 8002dec:	002191bf 	.word	0x002191bf
 8002df0:	0038751f 	.word	0x0038751f
 8002df4:	fe5954e0 	.word	0xfe5954e0
 8002df8:	00419cdf 	.word	0x00419cdf

08002dfc <HAL_PCD_SetAddress>:
  __HAL_LOCK(hpcd); 
 8002dfc:	f890 33b8 	ldrb.w	r3, [r0, #952]	; 0x3b8
 8002e00:	2b01      	cmp	r3, #1
{
 8002e02:	b510      	push	{r4, lr}
 8002e04:	4604      	mov	r4, r0
  __HAL_LOCK(hpcd); 
 8002e06:	d009      	beq.n	8002e1c <HAL_PCD_SetAddress+0x20>
 8002e08:	2301      	movs	r3, #1
 8002e0a:	f880 33b8 	strb.w	r3, [r0, #952]	; 0x3b8
  USB_SetDevAddress(hpcd->Instance, address);
 8002e0e:	6800      	ldr	r0, [r0, #0]
 8002e10:	f001 fb4d 	bl	80044ae <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);   
 8002e14:	2000      	movs	r0, #0
 8002e16:	f884 03b8 	strb.w	r0, [r4, #952]	; 0x3b8
  return HAL_OK;
 8002e1a:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hpcd); 
 8002e1c:	2002      	movs	r0, #2
}
 8002e1e:	bd10      	pop	{r4, pc}

08002e20 <HAL_PCD_EP_Open>:
{
 8002e20:	b570      	push	{r4, r5, r6, lr}
  if ((ep_addr & 0x80) == 0x80)
 8002e22:	b24e      	sxtb	r6, r1
 8002e24:	2e00      	cmp	r6, #0
{
 8002e26:	4604      	mov	r4, r0
 8002e28:	f04f 051c 	mov.w	r5, #28
 8002e2c:	f001 007f 	and.w	r0, r1, #127	; 0x7f
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8002e30:	bfb5      	itete	lt
 8002e32:	fb05 4100 	mlalt	r1, r5, r0, r4
    ep = &hpcd->OUT_ep[ep_addr & 0x7F];
 8002e36:	fb05 4101 	mlage	r1, r5, r1, r4
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8002e3a:	3138      	addlt	r1, #56	; 0x38
    ep = &hpcd->OUT_ep[ep_addr & 0x7F];
 8002e3c:	f501 71fc 	addge.w	r1, r1, #504	; 0x1f8
  ep->num   = ep_addr & 0x7F;
 8002e40:	b2c0      	uxtb	r0, r0
  if (ep->is_in)
 8002e42:	2e00      	cmp	r6, #0
    ep->tx_fifo_num = ep->num;
 8002e44:	bfb8      	it	lt
 8002e46:	80c8      	strhlt	r0, [r1, #6]
  if (ep_type == EP_TYPE_BULK )
 8002e48:	2b02      	cmp	r3, #2
  ep->type = ep_type;
 8002e4a:	70cb      	strb	r3, [r1, #3]
  ep->is_in = (0x80 & ep_addr) != 0;
 8002e4c:	ea4f 75d6 	mov.w	r5, r6, lsr #31
    ep->data_pid_start = 0U;
 8002e50:	bf04      	itt	eq
 8002e52:	2300      	moveq	r3, #0
 8002e54:	710b      	strbeq	r3, [r1, #4]
  ep->num   = ep_addr & 0x7F;
 8002e56:	7008      	strb	r0, [r1, #0]
  ep->is_in = (0x80 & ep_addr) != 0;
 8002e58:	704d      	strb	r5, [r1, #1]
  __HAL_LOCK(hpcd); 
 8002e5a:	f894 33b8 	ldrb.w	r3, [r4, #952]	; 0x3b8
  ep->maxpacket = ep_mps;
 8002e5e:	608a      	str	r2, [r1, #8]
  __HAL_LOCK(hpcd); 
 8002e60:	2b01      	cmp	r3, #1
 8002e62:	d009      	beq.n	8002e78 <HAL_PCD_EP_Open+0x58>
 8002e64:	2301      	movs	r3, #1
 8002e66:	f884 33b8 	strb.w	r3, [r4, #952]	; 0x3b8
  USB_ActivateEndpoint(hpcd->Instance , ep);
 8002e6a:	6820      	ldr	r0, [r4, #0]
 8002e6c:	f001 f8f8 	bl	8004060 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);   
 8002e70:	2000      	movs	r0, #0
 8002e72:	f884 03b8 	strb.w	r0, [r4, #952]	; 0x3b8
  return ret;
 8002e76:	bd70      	pop	{r4, r5, r6, pc}
  __HAL_LOCK(hpcd); 
 8002e78:	2002      	movs	r0, #2
}
 8002e7a:	bd70      	pop	{r4, r5, r6, pc}

08002e7c <HAL_PCD_EP_Close>:
  if ((ep_addr & 0x80) == 0x80)
 8002e7c:	b24b      	sxtb	r3, r1
 8002e7e:	2b00      	cmp	r3, #0
{  
 8002e80:	b510      	push	{r4, lr}
 8002e82:	f04f 021c 	mov.w	r2, #28
 8002e86:	4604      	mov	r4, r0
 8002e88:	f001 007f 	and.w	r0, r1, #127	; 0x7f
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8002e8c:	bfb5      	itete	lt
 8002e8e:	fb02 4100 	mlalt	r1, r2, r0, r4
    ep = &hpcd->OUT_ep[ep_addr & 0x7F];
 8002e92:	fb02 4101 	mlage	r1, r2, r1, r4
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8002e96:	3138      	addlt	r1, #56	; 0x38
    ep = &hpcd->OUT_ep[ep_addr & 0x7F];
 8002e98:	f501 71fc 	addge.w	r1, r1, #504	; 0x1f8
  ep->is_in = (0x80 & ep_addr) != 0;
 8002e9c:	0fdb      	lsrs	r3, r3, #31
  ep->num   = ep_addr & 0x7F;
 8002e9e:	7008      	strb	r0, [r1, #0]
  ep->is_in = (0x80 & ep_addr) != 0;
 8002ea0:	704b      	strb	r3, [r1, #1]
  __HAL_LOCK(hpcd); 
 8002ea2:	f894 33b8 	ldrb.w	r3, [r4, #952]	; 0x3b8
 8002ea6:	2b01      	cmp	r3, #1
 8002ea8:	d009      	beq.n	8002ebe <HAL_PCD_EP_Close+0x42>
 8002eaa:	2301      	movs	r3, #1
 8002eac:	f884 33b8 	strb.w	r3, [r4, #952]	; 0x3b8
  USB_DeactivateEndpoint(hpcd->Instance , ep);
 8002eb0:	6820      	ldr	r0, [r4, #0]
 8002eb2:	f001 f914 	bl	80040de <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);   
 8002eb6:	2000      	movs	r0, #0
 8002eb8:	f884 03b8 	strb.w	r0, [r4, #952]	; 0x3b8
  return HAL_OK;
 8002ebc:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hpcd); 
 8002ebe:	2002      	movs	r0, #2
}
 8002ec0:	bd10      	pop	{r4, pc}

08002ec2 <HAL_PCD_EP_Receive>:
{
 8002ec2:	b538      	push	{r3, r4, r5, lr}
 8002ec4:	f001 057f 	and.w	r5, r1, #127	; 0x7f
  ep = &hpcd->OUT_ep[ep_addr & 0x7F];
 8002ec8:	241c      	movs	r4, #28
 8002eca:	fb04 0105 	mla	r1, r4, r5, r0
  ep->xfer_buff = pBuf;  
 8002ece:	fb04 0405 	mla	r4, r4, r5, r0
  ep = &hpcd->OUT_ep[ep_addr & 0x7F];
 8002ed2:	f501 71fc 	add.w	r1, r1, #504	; 0x1f8
  ep->xfer_len = len;
 8002ed6:	f8c4 320c 	str.w	r3, [r4, #524]	; 0x20c
  ep->xfer_count = 0U;
 8002eda:	2300      	movs	r3, #0
  ep->xfer_buff = pBuf;  
 8002edc:	f8c4 2204 	str.w	r2, [r4, #516]	; 0x204
  ep->xfer_count = 0U;
 8002ee0:	f8c4 3210 	str.w	r3, [r4, #528]	; 0x210
  ep->is_in = 0U;
 8002ee4:	f884 31f9 	strb.w	r3, [r4, #505]	; 0x1f9
  ep->num = ep_addr & 0x7F;
 8002ee8:	f884 51f8 	strb.w	r5, [r4, #504]	; 0x1f8
  if (hpcd->Init.dma_enable == 1U)
 8002eec:	6903      	ldr	r3, [r0, #16]
    USB_EP0StartXfer(hpcd->Instance , ep, hpcd->Init.dma_enable);
 8002eee:	6800      	ldr	r0, [r0, #0]
  if (hpcd->Init.dma_enable == 1U)
 8002ef0:	2b01      	cmp	r3, #1
    ep->dma_addr = (uint32_t)pBuf;  
 8002ef2:	bf08      	it	eq
 8002ef4:	f8c4 2208 	streq.w	r2, [r4, #520]	; 0x208
 8002ef8:	b2da      	uxtb	r2, r3
  if ((ep_addr & 0x7F) == 0)
 8002efa:	b91d      	cbnz	r5, 8002f04 <HAL_PCD_EP_Receive+0x42>
    USB_EP0StartXfer(hpcd->Instance , ep, hpcd->Init.dma_enable);
 8002efc:	f001 fa10 	bl	8004320 <USB_EP0StartXfer>
}
 8002f00:	2000      	movs	r0, #0
 8002f02:	bd38      	pop	{r3, r4, r5, pc}
    USB_EPStartXfer(hpcd->Instance , ep, hpcd->Init.dma_enable);
 8002f04:	f001 f946 	bl	8004194 <USB_EPStartXfer>
 8002f08:	e7fa      	b.n	8002f00 <HAL_PCD_EP_Receive+0x3e>

08002f0a <HAL_PCD_EP_GetRxCount>:
  return hpcd->OUT_ep[ep_addr & 0xF].xfer_count;
 8002f0a:	231c      	movs	r3, #28
 8002f0c:	f001 010f 	and.w	r1, r1, #15
 8002f10:	fb03 0101 	mla	r1, r3, r1, r0
}
 8002f14:	f8b1 0210 	ldrh.w	r0, [r1, #528]	; 0x210
 8002f18:	4770      	bx	lr

08002f1a <HAL_PCD_EP_Transmit>:
{
 8002f1a:	b538      	push	{r3, r4, r5, lr}
 8002f1c:	f001 057f 	and.w	r5, r1, #127	; 0x7f
  ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8002f20:	241c      	movs	r4, #28
 8002f22:	fb04 0105 	mla	r1, r4, r5, r0
  ep->xfer_buff = pBuf;  
 8002f26:	fb04 0405 	mla	r4, r4, r5, r0
  ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8002f2a:	3138      	adds	r1, #56	; 0x38
  ep->xfer_len = len;
 8002f2c:	64e3      	str	r3, [r4, #76]	; 0x4c
  ep->xfer_count = 0U;
 8002f2e:	2300      	movs	r3, #0
 8002f30:	6523      	str	r3, [r4, #80]	; 0x50
  ep->is_in = 1U;
 8002f32:	2301      	movs	r3, #1
  ep->xfer_buff = pBuf;  
 8002f34:	6462      	str	r2, [r4, #68]	; 0x44
  ep->is_in = 1U;
 8002f36:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  ep->num = ep_addr & 0x7F;
 8002f3a:	f884 5038 	strb.w	r5, [r4, #56]	; 0x38
  if (hpcd->Init.dma_enable == 1U)
 8002f3e:	6903      	ldr	r3, [r0, #16]
    USB_EP0StartXfer(hpcd->Instance , ep, hpcd->Init.dma_enable);
 8002f40:	6800      	ldr	r0, [r0, #0]
  if (hpcd->Init.dma_enable == 1U)
 8002f42:	2b01      	cmp	r3, #1
    ep->dma_addr = (uint32_t)pBuf;  
 8002f44:	bf08      	it	eq
 8002f46:	64a2      	streq	r2, [r4, #72]	; 0x48
 8002f48:	b2da      	uxtb	r2, r3
  if ((ep_addr & 0x7F) == 0)
 8002f4a:	b91d      	cbnz	r5, 8002f54 <HAL_PCD_EP_Transmit+0x3a>
    USB_EP0StartXfer(hpcd->Instance , ep, hpcd->Init.dma_enable);
 8002f4c:	f001 f9e8 	bl	8004320 <USB_EP0StartXfer>
}
 8002f50:	2000      	movs	r0, #0
 8002f52:	bd38      	pop	{r3, r4, r5, pc}
    USB_EPStartXfer(hpcd->Instance , ep, hpcd->Init.dma_enable);
 8002f54:	f001 f91e 	bl	8004194 <USB_EPStartXfer>
 8002f58:	e7fa      	b.n	8002f50 <HAL_PCD_EP_Transmit+0x36>

08002f5a <HAL_PCD_EP_SetStall>:
{
 8002f5a:	b538      	push	{r3, r4, r5, lr}
  if ((0x80 & ep_addr) == 0x80)
 8002f5c:	b24b      	sxtb	r3, r1
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	f001 057f 	and.w	r5, r1, #127	; 0x7f
 8002f64:	f04f 021c 	mov.w	r2, #28
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8002f68:	bfb5      	itete	lt
 8002f6a:	fb02 0105 	mlalt	r1, r2, r5, r0
    ep = &hpcd->OUT_ep[ep_addr];
 8002f6e:	fb02 0101 	mlage	r1, r2, r1, r0
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8002f72:	3138      	addlt	r1, #56	; 0x38
    ep = &hpcd->OUT_ep[ep_addr];
 8002f74:	f501 71fc 	addge.w	r1, r1, #504	; 0x1f8
  ep->is_stall = 1U;
 8002f78:	2201      	movs	r2, #1
  ep->is_in = ((ep_addr & 0x80) == 0x80);
 8002f7a:	0fdb      	lsrs	r3, r3, #31
  ep->num   = ep_addr & 0x7F;
 8002f7c:	b2ed      	uxtb	r5, r5
  ep->is_stall = 1U;
 8002f7e:	708a      	strb	r2, [r1, #2]
  ep->num   = ep_addr & 0x7F;
 8002f80:	700d      	strb	r5, [r1, #0]
  ep->is_in = ((ep_addr & 0x80) == 0x80);
 8002f82:	704b      	strb	r3, [r1, #1]
  __HAL_LOCK(hpcd); 
 8002f84:	f890 33b8 	ldrb.w	r3, [r0, #952]	; 0x3b8
 8002f88:	4293      	cmp	r3, r2
{
 8002f8a:	4604      	mov	r4, r0
  __HAL_LOCK(hpcd); 
 8002f8c:	d00f      	beq.n	8002fae <HAL_PCD_EP_SetStall+0x54>
 8002f8e:	f880 23b8 	strb.w	r2, [r0, #952]	; 0x3b8
  USB_EPSetStall(hpcd->Instance , ep);
 8002f92:	6800      	ldr	r0, [r0, #0]
 8002f94:	f001 fa53 	bl	800443e <USB_EPSetStall>
  if((ep_addr & 0x7F) == 0)
 8002f98:	b92d      	cbnz	r5, 8002fa6 <HAL_PCD_EP_SetStall+0x4c>
    USB_EP0_OutStart(hpcd->Instance, hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8002f9a:	f504 726f 	add.w	r2, r4, #956	; 0x3bc
 8002f9e:	7c21      	ldrb	r1, [r4, #16]
 8002fa0:	6820      	ldr	r0, [r4, #0]
 8002fa2:	f001 faf9 	bl	8004598 <USB_EP0_OutStart>
  __HAL_UNLOCK(hpcd); 
 8002fa6:	2000      	movs	r0, #0
 8002fa8:	f884 03b8 	strb.w	r0, [r4, #952]	; 0x3b8
  return HAL_OK;
 8002fac:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(hpcd); 
 8002fae:	2002      	movs	r0, #2
}
 8002fb0:	bd38      	pop	{r3, r4, r5, pc}

08002fb2 <HAL_PCD_EP_ClrStall>:
{
 8002fb2:	b538      	push	{r3, r4, r5, lr}
  if ((0x80 & ep_addr) == 0x80)
 8002fb4:	b24b      	sxtb	r3, r1
 8002fb6:	2b00      	cmp	r3, #0
{
 8002fb8:	4605      	mov	r5, r0
 8002fba:	f04f 021c 	mov.w	r2, #28
 8002fbe:	f001 007f 	and.w	r0, r1, #127	; 0x7f
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8002fc2:	bfb5      	itete	lt
 8002fc4:	fb02 5100 	mlalt	r1, r2, r0, r5
    ep = &hpcd->OUT_ep[ep_addr];
 8002fc8:	fb02 5101 	mlage	r1, r2, r1, r5
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8002fcc:	3138      	addlt	r1, #56	; 0x38
    ep = &hpcd->OUT_ep[ep_addr];
 8002fce:	f501 71fc 	addge.w	r1, r1, #504	; 0x1f8
  ep->is_in = ((ep_addr & 0x80) == 0x80);
 8002fd2:	0fdb      	lsrs	r3, r3, #31
  ep->is_stall = 0U;
 8002fd4:	2400      	movs	r4, #0
 8002fd6:	708c      	strb	r4, [r1, #2]
  ep->num   = ep_addr & 0x7F;
 8002fd8:	7008      	strb	r0, [r1, #0]
  ep->is_in = ((ep_addr & 0x80) == 0x80);
 8002fda:	704b      	strb	r3, [r1, #1]
  __HAL_LOCK(hpcd); 
 8002fdc:	f895 33b8 	ldrb.w	r3, [r5, #952]	; 0x3b8
 8002fe0:	2b01      	cmp	r3, #1
 8002fe2:	d009      	beq.n	8002ff8 <HAL_PCD_EP_ClrStall+0x46>
 8002fe4:	2301      	movs	r3, #1
 8002fe6:	f885 33b8 	strb.w	r3, [r5, #952]	; 0x3b8
  USB_EPClearStall(hpcd->Instance , ep);
 8002fea:	6828      	ldr	r0, [r5, #0]
 8002fec:	f001 fa46 	bl	800447c <USB_EPClearStall>
  __HAL_UNLOCK(hpcd); 
 8002ff0:	f885 43b8 	strb.w	r4, [r5, #952]	; 0x3b8
  return HAL_OK;
 8002ff4:	4620      	mov	r0, r4
 8002ff6:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(hpcd); 
 8002ff8:	2002      	movs	r0, #2
}
 8002ffa:	bd38      	pop	{r3, r4, r5, pc}

08002ffc <HAL_PCDEx_SetTxFiFo>:
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top 
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */
  
  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8002ffc:	6800      	ldr	r0, [r0, #0]
{
 8002ffe:	b570      	push	{r4, r5, r6, lr}
  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8003000:	6a43      	ldr	r3, [r0, #36]	; 0x24
  
  if(fifo == 0)
 8003002:	b921      	cbnz	r1, 800300e <HAL_PCDEx_SetTxFiFo+0x12>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((uint32_t)size << 16U) | Tx_Offset);
 8003004:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8003008:	6283      	str	r3, [r0, #40]	; 0x28
    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1] = (uint32_t)(((uint32_t)size << 16U) | Tx_Offset);        
  }
  
  return HAL_OK;
}
 800300a:	2000      	movs	r0, #0
 800300c:	bd70      	pop	{r4, r5, r6, pc}
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16U;
 800300e:	6a84      	ldr	r4, [r0, #40]	; 0x28
    for (i = 0; i < (fifo - 1); i++)
 8003010:	2500      	movs	r5, #0
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16U;
 8003012:	eb03 4314 	add.w	r3, r3, r4, lsr #16
    for (i = 0; i < (fifo - 1); i++)
 8003016:	1e4e      	subs	r6, r1, #1
 8003018:	b2ec      	uxtb	r4, r5
 800301a:	42b4      	cmp	r4, r6
 800301c:	f105 0501 	add.w	r5, r5, #1
 8003020:	db06      	blt.n	8003030 <HAL_PCDEx_SetTxFiFo+0x34>
    hpcd->Instance->DIEPTXF[fifo - 1] = (uint32_t)(((uint32_t)size << 16U) | Tx_Offset);        
 8003022:	313f      	adds	r1, #63	; 0x3f
 8003024:	eb00 0081 	add.w	r0, r0, r1, lsl #2
 8003028:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800302c:	6043      	str	r3, [r0, #4]
 800302e:	e7ec      	b.n	800300a <HAL_PCDEx_SetTxFiFo+0xe>
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16U);
 8003030:	3440      	adds	r4, #64	; 0x40
 8003032:	eb00 0484 	add.w	r4, r0, r4, lsl #2
 8003036:	6864      	ldr	r4, [r4, #4]
 8003038:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800303c:	e7ec      	b.n	8003018 <HAL_PCDEx_SetTxFiFo+0x1c>

0800303e <HAL_PCDEx_SetRxFiFo>:
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
  hpcd->Instance->GRXFSIZ = size;
 800303e:	6803      	ldr	r3, [r0, #0]
  
  return HAL_OK;
}
 8003040:	2000      	movs	r0, #0
  hpcd->Instance->GRXFSIZ = size;
 8003042:	6259      	str	r1, [r3, #36]	; 0x24
}
 8003044:	4770      	bx	lr
	...

08003048 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003048:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800304c:	4604      	mov	r4, r0
 800304e:	b918      	cbnz	r0, 8003058 <HAL_RCC_OscConfig+0x10>
  {
    return HAL_ERROR;
 8003050:	2001      	movs	r0, #1
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
}
 8003052:	b002      	add	sp, #8
 8003054:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003058:	6803      	ldr	r3, [r0, #0]
 800305a:	07dd      	lsls	r5, r3, #31
 800305c:	d410      	bmi.n	8003080 <HAL_RCC_OscConfig+0x38>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800305e:	6823      	ldr	r3, [r4, #0]
 8003060:	0798      	lsls	r0, r3, #30
 8003062:	d458      	bmi.n	8003116 <HAL_RCC_OscConfig+0xce>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003064:	6823      	ldr	r3, [r4, #0]
 8003066:	071a      	lsls	r2, r3, #28
 8003068:	f100 809a 	bmi.w	80031a0 <HAL_RCC_OscConfig+0x158>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800306c:	6823      	ldr	r3, [r4, #0]
 800306e:	075b      	lsls	r3, r3, #29
 8003070:	f100 80b8 	bmi.w	80031e4 <HAL_RCC_OscConfig+0x19c>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003074:	69a2      	ldr	r2, [r4, #24]
 8003076:	2a00      	cmp	r2, #0
 8003078:	f040 8119 	bne.w	80032ae <HAL_RCC_OscConfig+0x266>
  return HAL_OK;
 800307c:	2000      	movs	r0, #0
 800307e:	e7e8      	b.n	8003052 <HAL_RCC_OscConfig+0xa>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003080:	4ba6      	ldr	r3, [pc, #664]	; (800331c <HAL_RCC_OscConfig+0x2d4>)
 8003082:	689a      	ldr	r2, [r3, #8]
 8003084:	f002 020c 	and.w	r2, r2, #12
 8003088:	2a04      	cmp	r2, #4
 800308a:	d007      	beq.n	800309c <HAL_RCC_OscConfig+0x54>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800308c:	689a      	ldr	r2, [r3, #8]
 800308e:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003092:	2a08      	cmp	r2, #8
 8003094:	d10a      	bne.n	80030ac <HAL_RCC_OscConfig+0x64>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003096:	685b      	ldr	r3, [r3, #4]
 8003098:	0259      	lsls	r1, r3, #9
 800309a:	d507      	bpl.n	80030ac <HAL_RCC_OscConfig+0x64>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800309c:	4b9f      	ldr	r3, [pc, #636]	; (800331c <HAL_RCC_OscConfig+0x2d4>)
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	039a      	lsls	r2, r3, #14
 80030a2:	d5dc      	bpl.n	800305e <HAL_RCC_OscConfig+0x16>
 80030a4:	6863      	ldr	r3, [r4, #4]
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d1d9      	bne.n	800305e <HAL_RCC_OscConfig+0x16>
 80030aa:	e7d1      	b.n	8003050 <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80030ac:	6863      	ldr	r3, [r4, #4]
 80030ae:	4d9b      	ldr	r5, [pc, #620]	; (800331c <HAL_RCC_OscConfig+0x2d4>)
 80030b0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80030b4:	d111      	bne.n	80030da <HAL_RCC_OscConfig+0x92>
 80030b6:	682b      	ldr	r3, [r5, #0]
 80030b8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80030bc:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80030be:	f7fe f93d 	bl	800133c <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80030c2:	4d96      	ldr	r5, [pc, #600]	; (800331c <HAL_RCC_OscConfig+0x2d4>)
        tickstart = HAL_GetTick();
 80030c4:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80030c6:	682b      	ldr	r3, [r5, #0]
 80030c8:	039b      	lsls	r3, r3, #14
 80030ca:	d4c8      	bmi.n	800305e <HAL_RCC_OscConfig+0x16>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80030cc:	f7fe f936 	bl	800133c <HAL_GetTick>
 80030d0:	1b80      	subs	r0, r0, r6
 80030d2:	2864      	cmp	r0, #100	; 0x64
 80030d4:	d9f7      	bls.n	80030c6 <HAL_RCC_OscConfig+0x7e>
            return HAL_TIMEOUT;
 80030d6:	2003      	movs	r0, #3
 80030d8:	e7bb      	b.n	8003052 <HAL_RCC_OscConfig+0xa>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80030da:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80030de:	d104      	bne.n	80030ea <HAL_RCC_OscConfig+0xa2>
 80030e0:	682b      	ldr	r3, [r5, #0]
 80030e2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80030e6:	602b      	str	r3, [r5, #0]
 80030e8:	e7e5      	b.n	80030b6 <HAL_RCC_OscConfig+0x6e>
 80030ea:	682a      	ldr	r2, [r5, #0]
 80030ec:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80030f0:	602a      	str	r2, [r5, #0]
 80030f2:	682a      	ldr	r2, [r5, #0]
 80030f4:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80030f8:	602a      	str	r2, [r5, #0]
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d1df      	bne.n	80030be <HAL_RCC_OscConfig+0x76>
        tickstart = HAL_GetTick();
 80030fe:	f7fe f91d 	bl	800133c <HAL_GetTick>
 8003102:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003104:	682b      	ldr	r3, [r5, #0]
 8003106:	039f      	lsls	r7, r3, #14
 8003108:	d5a9      	bpl.n	800305e <HAL_RCC_OscConfig+0x16>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800310a:	f7fe f917 	bl	800133c <HAL_GetTick>
 800310e:	1b80      	subs	r0, r0, r6
 8003110:	2864      	cmp	r0, #100	; 0x64
 8003112:	d9f7      	bls.n	8003104 <HAL_RCC_OscConfig+0xbc>
 8003114:	e7df      	b.n	80030d6 <HAL_RCC_OscConfig+0x8e>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003116:	4b81      	ldr	r3, [pc, #516]	; (800331c <HAL_RCC_OscConfig+0x2d4>)
 8003118:	689a      	ldr	r2, [r3, #8]
 800311a:	f012 0f0c 	tst.w	r2, #12
 800311e:	d007      	beq.n	8003130 <HAL_RCC_OscConfig+0xe8>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003120:	689a      	ldr	r2, [r3, #8]
 8003122:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003126:	2a08      	cmp	r2, #8
 8003128:	d111      	bne.n	800314e <HAL_RCC_OscConfig+0x106>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800312a:	685b      	ldr	r3, [r3, #4]
 800312c:	025e      	lsls	r6, r3, #9
 800312e:	d40e      	bmi.n	800314e <HAL_RCC_OscConfig+0x106>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003130:	4b7a      	ldr	r3, [pc, #488]	; (800331c <HAL_RCC_OscConfig+0x2d4>)
 8003132:	681a      	ldr	r2, [r3, #0]
 8003134:	0795      	lsls	r5, r2, #30
 8003136:	d502      	bpl.n	800313e <HAL_RCC_OscConfig+0xf6>
 8003138:	68e2      	ldr	r2, [r4, #12]
 800313a:	2a01      	cmp	r2, #1
 800313c:	d188      	bne.n	8003050 <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800313e:	681a      	ldr	r2, [r3, #0]
 8003140:	6921      	ldr	r1, [r4, #16]
 8003142:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 8003146:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 800314a:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800314c:	e78a      	b.n	8003064 <HAL_RCC_OscConfig+0x1c>
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800314e:	68e2      	ldr	r2, [r4, #12]
 8003150:	4b73      	ldr	r3, [pc, #460]	; (8003320 <HAL_RCC_OscConfig+0x2d8>)
 8003152:	b1b2      	cbz	r2, 8003182 <HAL_RCC_OscConfig+0x13a>
        __HAL_RCC_HSI_ENABLE();
 8003154:	2201      	movs	r2, #1
 8003156:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8003158:	f7fe f8f0 	bl	800133c <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800315c:	4d6f      	ldr	r5, [pc, #444]	; (800331c <HAL_RCC_OscConfig+0x2d4>)
        tickstart = HAL_GetTick();
 800315e:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003160:	682b      	ldr	r3, [r5, #0]
 8003162:	0798      	lsls	r0, r3, #30
 8003164:	d507      	bpl.n	8003176 <HAL_RCC_OscConfig+0x12e>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003166:	682b      	ldr	r3, [r5, #0]
 8003168:	6922      	ldr	r2, [r4, #16]
 800316a:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 800316e:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8003172:	602b      	str	r3, [r5, #0]
 8003174:	e776      	b.n	8003064 <HAL_RCC_OscConfig+0x1c>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003176:	f7fe f8e1 	bl	800133c <HAL_GetTick>
 800317a:	1b80      	subs	r0, r0, r6
 800317c:	2802      	cmp	r0, #2
 800317e:	d9ef      	bls.n	8003160 <HAL_RCC_OscConfig+0x118>
 8003180:	e7a9      	b.n	80030d6 <HAL_RCC_OscConfig+0x8e>
        __HAL_RCC_HSI_DISABLE();
 8003182:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8003184:	f7fe f8da 	bl	800133c <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003188:	4d64      	ldr	r5, [pc, #400]	; (800331c <HAL_RCC_OscConfig+0x2d4>)
        tickstart = HAL_GetTick();
 800318a:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800318c:	682b      	ldr	r3, [r5, #0]
 800318e:	0799      	lsls	r1, r3, #30
 8003190:	f57f af68 	bpl.w	8003064 <HAL_RCC_OscConfig+0x1c>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003194:	f7fe f8d2 	bl	800133c <HAL_GetTick>
 8003198:	1b80      	subs	r0, r0, r6
 800319a:	2802      	cmp	r0, #2
 800319c:	d9f6      	bls.n	800318c <HAL_RCC_OscConfig+0x144>
 800319e:	e79a      	b.n	80030d6 <HAL_RCC_OscConfig+0x8e>
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80031a0:	6962      	ldr	r2, [r4, #20]
 80031a2:	4b60      	ldr	r3, [pc, #384]	; (8003324 <HAL_RCC_OscConfig+0x2dc>)
 80031a4:	b17a      	cbz	r2, 80031c6 <HAL_RCC_OscConfig+0x17e>
      __HAL_RCC_LSI_ENABLE();
 80031a6:	2201      	movs	r2, #1
 80031a8:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 80031aa:	f7fe f8c7 	bl	800133c <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80031ae:	4d5b      	ldr	r5, [pc, #364]	; (800331c <HAL_RCC_OscConfig+0x2d4>)
      tickstart = HAL_GetTick();
 80031b0:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80031b2:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 80031b4:	079f      	lsls	r7, r3, #30
 80031b6:	f53f af59 	bmi.w	800306c <HAL_RCC_OscConfig+0x24>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80031ba:	f7fe f8bf 	bl	800133c <HAL_GetTick>
 80031be:	1b80      	subs	r0, r0, r6
 80031c0:	2802      	cmp	r0, #2
 80031c2:	d9f6      	bls.n	80031b2 <HAL_RCC_OscConfig+0x16a>
 80031c4:	e787      	b.n	80030d6 <HAL_RCC_OscConfig+0x8e>
      __HAL_RCC_LSI_DISABLE();
 80031c6:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 80031c8:	f7fe f8b8 	bl	800133c <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80031cc:	4d53      	ldr	r5, [pc, #332]	; (800331c <HAL_RCC_OscConfig+0x2d4>)
      tickstart = HAL_GetTick();
 80031ce:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80031d0:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 80031d2:	0798      	lsls	r0, r3, #30
 80031d4:	f57f af4a 	bpl.w	800306c <HAL_RCC_OscConfig+0x24>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80031d8:	f7fe f8b0 	bl	800133c <HAL_GetTick>
 80031dc:	1b80      	subs	r0, r0, r6
 80031de:	2802      	cmp	r0, #2
 80031e0:	d9f6      	bls.n	80031d0 <HAL_RCC_OscConfig+0x188>
 80031e2:	e778      	b.n	80030d6 <HAL_RCC_OscConfig+0x8e>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80031e4:	4b4d      	ldr	r3, [pc, #308]	; (800331c <HAL_RCC_OscConfig+0x2d4>)
 80031e6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80031e8:	f012 5280 	ands.w	r2, r2, #268435456	; 0x10000000
 80031ec:	d128      	bne.n	8003240 <HAL_RCC_OscConfig+0x1f8>
      __HAL_RCC_PWR_CLK_ENABLE();
 80031ee:	9201      	str	r2, [sp, #4]
 80031f0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80031f2:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80031f6:	641a      	str	r2, [r3, #64]	; 0x40
 80031f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031fa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80031fe:	9301      	str	r3, [sp, #4]
 8003200:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8003202:	2601      	movs	r6, #1
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003204:	4d48      	ldr	r5, [pc, #288]	; (8003328 <HAL_RCC_OscConfig+0x2e0>)
 8003206:	682b      	ldr	r3, [r5, #0]
 8003208:	05d9      	lsls	r1, r3, #23
 800320a:	d51b      	bpl.n	8003244 <HAL_RCC_OscConfig+0x1fc>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800320c:	68a3      	ldr	r3, [r4, #8]
 800320e:	4d43      	ldr	r5, [pc, #268]	; (800331c <HAL_RCC_OscConfig+0x2d4>)
 8003210:	2b01      	cmp	r3, #1
 8003212:	d127      	bne.n	8003264 <HAL_RCC_OscConfig+0x21c>
 8003214:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8003216:	f043 0301 	orr.w	r3, r3, #1
 800321a:	672b      	str	r3, [r5, #112]	; 0x70
      tickstart = HAL_GetTick();
 800321c:	f7fe f88e 	bl	800133c <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003220:	4d3e      	ldr	r5, [pc, #248]	; (800331c <HAL_RCC_OscConfig+0x2d4>)
      tickstart = HAL_GetTick();
 8003222:	4607      	mov	r7, r0
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003224:	f241 3888 	movw	r8, #5000	; 0x1388
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003228:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 800322a:	079b      	lsls	r3, r3, #30
 800322c:	d539      	bpl.n	80032a2 <HAL_RCC_OscConfig+0x25a>
    if(pwrclkchanged == SET)
 800322e:	2e00      	cmp	r6, #0
 8003230:	f43f af20 	beq.w	8003074 <HAL_RCC_OscConfig+0x2c>
      __HAL_RCC_PWR_CLK_DISABLE();
 8003234:	4a39      	ldr	r2, [pc, #228]	; (800331c <HAL_RCC_OscConfig+0x2d4>)
 8003236:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8003238:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800323c:	6413      	str	r3, [r2, #64]	; 0x40
 800323e:	e719      	b.n	8003074 <HAL_RCC_OscConfig+0x2c>
    FlagStatus       pwrclkchanged = RESET;
 8003240:	2600      	movs	r6, #0
 8003242:	e7df      	b.n	8003204 <HAL_RCC_OscConfig+0x1bc>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003244:	682b      	ldr	r3, [r5, #0]
 8003246:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800324a:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 800324c:	f7fe f876 	bl	800133c <HAL_GetTick>
 8003250:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003252:	682b      	ldr	r3, [r5, #0]
 8003254:	05da      	lsls	r2, r3, #23
 8003256:	d4d9      	bmi.n	800320c <HAL_RCC_OscConfig+0x1c4>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003258:	f7fe f870 	bl	800133c <HAL_GetTick>
 800325c:	1bc0      	subs	r0, r0, r7
 800325e:	2802      	cmp	r0, #2
 8003260:	d9f7      	bls.n	8003252 <HAL_RCC_OscConfig+0x20a>
 8003262:	e738      	b.n	80030d6 <HAL_RCC_OscConfig+0x8e>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003264:	2b05      	cmp	r3, #5
 8003266:	d104      	bne.n	8003272 <HAL_RCC_OscConfig+0x22a>
 8003268:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 800326a:	f043 0304 	orr.w	r3, r3, #4
 800326e:	672b      	str	r3, [r5, #112]	; 0x70
 8003270:	e7d0      	b.n	8003214 <HAL_RCC_OscConfig+0x1cc>
 8003272:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8003274:	f022 0201 	bic.w	r2, r2, #1
 8003278:	672a      	str	r2, [r5, #112]	; 0x70
 800327a:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 800327c:	f022 0204 	bic.w	r2, r2, #4
 8003280:	672a      	str	r2, [r5, #112]	; 0x70
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003282:	2b00      	cmp	r3, #0
 8003284:	d1ca      	bne.n	800321c <HAL_RCC_OscConfig+0x1d4>
      tickstart = HAL_GetTick();
 8003286:	f7fe f859 	bl	800133c <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800328a:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 800328e:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003290:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8003292:	0798      	lsls	r0, r3, #30
 8003294:	d5cb      	bpl.n	800322e <HAL_RCC_OscConfig+0x1e6>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003296:	f7fe f851 	bl	800133c <HAL_GetTick>
 800329a:	1bc0      	subs	r0, r0, r7
 800329c:	4540      	cmp	r0, r8
 800329e:	d9f7      	bls.n	8003290 <HAL_RCC_OscConfig+0x248>
 80032a0:	e719      	b.n	80030d6 <HAL_RCC_OscConfig+0x8e>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80032a2:	f7fe f84b 	bl	800133c <HAL_GetTick>
 80032a6:	1bc0      	subs	r0, r0, r7
 80032a8:	4540      	cmp	r0, r8
 80032aa:	d9bd      	bls.n	8003228 <HAL_RCC_OscConfig+0x1e0>
 80032ac:	e713      	b.n	80030d6 <HAL_RCC_OscConfig+0x8e>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80032ae:	4d1b      	ldr	r5, [pc, #108]	; (800331c <HAL_RCC_OscConfig+0x2d4>)
 80032b0:	68ab      	ldr	r3, [r5, #8]
 80032b2:	f003 030c 	and.w	r3, r3, #12
 80032b6:	2b08      	cmp	r3, #8
 80032b8:	f43f aeca 	beq.w	8003050 <HAL_RCC_OscConfig+0x8>
 80032bc:	4e1b      	ldr	r6, [pc, #108]	; (800332c <HAL_RCC_OscConfig+0x2e4>)
 80032be:	2300      	movs	r3, #0
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80032c0:	2a02      	cmp	r2, #2
        __HAL_RCC_PLL_DISABLE();
 80032c2:	6033      	str	r3, [r6, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80032c4:	d134      	bne.n	8003330 <HAL_RCC_OscConfig+0x2e8>
        tickstart = HAL_GetTick();
 80032c6:	f7fe f839 	bl	800133c <HAL_GetTick>
 80032ca:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80032cc:	682b      	ldr	r3, [r5, #0]
 80032ce:	0199      	lsls	r1, r3, #6
 80032d0:	d41e      	bmi.n	8003310 <HAL_RCC_OscConfig+0x2c8>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80032d2:	6a22      	ldr	r2, [r4, #32]
 80032d4:	69e3      	ldr	r3, [r4, #28]
 80032d6:	4313      	orrs	r3, r2
 80032d8:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80032da:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 80032de:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80032e0:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 80032e4:	6aa2      	ldr	r2, [r4, #40]	; 0x28
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80032e6:	4c0d      	ldr	r4, [pc, #52]	; (800331c <HAL_RCC_OscConfig+0x2d4>)
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80032e8:	0852      	lsrs	r2, r2, #1
 80032ea:	3a01      	subs	r2, #1
 80032ec:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80032f0:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 80032f2:	2301      	movs	r3, #1
 80032f4:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 80032f6:	f7fe f821 	bl	800133c <HAL_GetTick>
 80032fa:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80032fc:	6823      	ldr	r3, [r4, #0]
 80032fe:	019a      	lsls	r2, r3, #6
 8003300:	f53f aebc 	bmi.w	800307c <HAL_RCC_OscConfig+0x34>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003304:	f7fe f81a 	bl	800133c <HAL_GetTick>
 8003308:	1b40      	subs	r0, r0, r5
 800330a:	2802      	cmp	r0, #2
 800330c:	d9f6      	bls.n	80032fc <HAL_RCC_OscConfig+0x2b4>
 800330e:	e6e2      	b.n	80030d6 <HAL_RCC_OscConfig+0x8e>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003310:	f7fe f814 	bl	800133c <HAL_GetTick>
 8003314:	1bc0      	subs	r0, r0, r7
 8003316:	2802      	cmp	r0, #2
 8003318:	d9d8      	bls.n	80032cc <HAL_RCC_OscConfig+0x284>
 800331a:	e6dc      	b.n	80030d6 <HAL_RCC_OscConfig+0x8e>
 800331c:	40023800 	.word	0x40023800
 8003320:	42470000 	.word	0x42470000
 8003324:	42470e80 	.word	0x42470e80
 8003328:	40007000 	.word	0x40007000
 800332c:	42470060 	.word	0x42470060
        tickstart = HAL_GetTick();
 8003330:	f7fe f804 	bl	800133c <HAL_GetTick>
 8003334:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003336:	682b      	ldr	r3, [r5, #0]
 8003338:	019b      	lsls	r3, r3, #6
 800333a:	f57f ae9f 	bpl.w	800307c <HAL_RCC_OscConfig+0x34>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800333e:	f7fd fffd 	bl	800133c <HAL_GetTick>
 8003342:	1b00      	subs	r0, r0, r4
 8003344:	2802      	cmp	r0, #2
 8003346:	d9f6      	bls.n	8003336 <HAL_RCC_OscConfig+0x2ee>
 8003348:	e6c5      	b.n	80030d6 <HAL_RCC_OscConfig+0x8e>
 800334a:	bf00      	nop

0800334c <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800334c:	4913      	ldr	r1, [pc, #76]	; (800339c <HAL_RCC_GetSysClockFreq+0x50>)
{
 800334e:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003350:	688b      	ldr	r3, [r1, #8]
 8003352:	f003 030c 	and.w	r3, r3, #12
 8003356:	2b04      	cmp	r3, #4
 8003358:	d003      	beq.n	8003362 <HAL_RCC_GetSysClockFreq+0x16>
 800335a:	2b08      	cmp	r3, #8
 800335c:	d003      	beq.n	8003366 <HAL_RCC_GetSysClockFreq+0x1a>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800335e:	4810      	ldr	r0, [pc, #64]	; (80033a0 <HAL_RCC_GetSysClockFreq+0x54>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8003360:	bd08      	pop	{r3, pc}
      sysclockfreq = HSE_VALUE;
 8003362:	4810      	ldr	r0, [pc, #64]	; (80033a4 <HAL_RCC_GetSysClockFreq+0x58>)
 8003364:	bd08      	pop	{r3, pc}
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003366:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003368:	684b      	ldr	r3, [r1, #4]
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800336a:	6849      	ldr	r1, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800336c:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003370:	bf14      	ite	ne
 8003372:	480c      	ldrne	r0, [pc, #48]	; (80033a4 <HAL_RCC_GetSysClockFreq+0x58>)
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003374:	480a      	ldreq	r0, [pc, #40]	; (80033a0 <HAL_RCC_GetSysClockFreq+0x54>)
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003376:	f3c1 1188 	ubfx	r1, r1, #6, #9
 800337a:	bf18      	it	ne
 800337c:	2300      	movne	r3, #0
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800337e:	f002 023f 	and.w	r2, r2, #63	; 0x3f
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003382:	fba1 0100 	umull	r0, r1, r1, r0
 8003386:	f7fd fc13 	bl	8000bb0 <__aeabi_uldivmod>
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800338a:	4b04      	ldr	r3, [pc, #16]	; (800339c <HAL_RCC_GetSysClockFreq+0x50>)
 800338c:	685b      	ldr	r3, [r3, #4]
 800338e:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8003392:	3301      	adds	r3, #1
 8003394:	005b      	lsls	r3, r3, #1
      sysclockfreq = pllvco/pllp;
 8003396:	fbb0 f0f3 	udiv	r0, r0, r3
 800339a:	bd08      	pop	{r3, pc}
 800339c:	40023800 	.word	0x40023800
 80033a0:	00f42400 	.word	0x00f42400
 80033a4:	007a1200 	.word	0x007a1200

080033a8 <HAL_RCC_ClockConfig>:
{
 80033a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80033ac:	460d      	mov	r5, r1
  if(RCC_ClkInitStruct == NULL)
 80033ae:	4604      	mov	r4, r0
 80033b0:	b910      	cbnz	r0, 80033b8 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 80033b2:	2001      	movs	r0, #1
 80033b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80033b8:	4b44      	ldr	r3, [pc, #272]	; (80034cc <HAL_RCC_ClockConfig+0x124>)
 80033ba:	681a      	ldr	r2, [r3, #0]
 80033bc:	f002 020f 	and.w	r2, r2, #15
 80033c0:	428a      	cmp	r2, r1
 80033c2:	d328      	bcc.n	8003416 <HAL_RCC_ClockConfig+0x6e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80033c4:	6821      	ldr	r1, [r4, #0]
 80033c6:	078f      	lsls	r7, r1, #30
 80033c8:	d42d      	bmi.n	8003426 <HAL_RCC_ClockConfig+0x7e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80033ca:	07c8      	lsls	r0, r1, #31
 80033cc:	d440      	bmi.n	8003450 <HAL_RCC_ClockConfig+0xa8>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80033ce:	4b3f      	ldr	r3, [pc, #252]	; (80034cc <HAL_RCC_ClockConfig+0x124>)
 80033d0:	681a      	ldr	r2, [r3, #0]
 80033d2:	f002 020f 	and.w	r2, r2, #15
 80033d6:	4295      	cmp	r5, r2
 80033d8:	d366      	bcc.n	80034a8 <HAL_RCC_ClockConfig+0x100>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80033da:	6822      	ldr	r2, [r4, #0]
 80033dc:	0751      	lsls	r1, r2, #29
 80033de:	d46c      	bmi.n	80034ba <HAL_RCC_ClockConfig+0x112>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80033e0:	0713      	lsls	r3, r2, #28
 80033e2:	d507      	bpl.n	80033f4 <HAL_RCC_ClockConfig+0x4c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80033e4:	4a3a      	ldr	r2, [pc, #232]	; (80034d0 <HAL_RCC_ClockConfig+0x128>)
 80033e6:	6921      	ldr	r1, [r4, #16]
 80033e8:	6893      	ldr	r3, [r2, #8]
 80033ea:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 80033ee:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80033f2:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80033f4:	f7ff ffaa 	bl	800334c <HAL_RCC_GetSysClockFreq>
 80033f8:	4b35      	ldr	r3, [pc, #212]	; (80034d0 <HAL_RCC_ClockConfig+0x128>)
 80033fa:	4a36      	ldr	r2, [pc, #216]	; (80034d4 <HAL_RCC_ClockConfig+0x12c>)
 80033fc:	689b      	ldr	r3, [r3, #8]
 80033fe:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8003402:	5cd3      	ldrb	r3, [r2, r3]
 8003404:	40d8      	lsrs	r0, r3
 8003406:	4b34      	ldr	r3, [pc, #208]	; (80034d8 <HAL_RCC_ClockConfig+0x130>)
 8003408:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 800340a:	2000      	movs	r0, #0
 800340c:	f002 fa14 	bl	8005838 <HAL_InitTick>
  return HAL_OK;
 8003410:	2000      	movs	r0, #0
 8003412:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003416:	b2ca      	uxtb	r2, r1
 8003418:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	f003 030f 	and.w	r3, r3, #15
 8003420:	4299      	cmp	r1, r3
 8003422:	d1c6      	bne.n	80033b2 <HAL_RCC_ClockConfig+0xa>
 8003424:	e7ce      	b.n	80033c4 <HAL_RCC_ClockConfig+0x1c>
 8003426:	4b2a      	ldr	r3, [pc, #168]	; (80034d0 <HAL_RCC_ClockConfig+0x128>)
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003428:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800342c:	bf1e      	ittt	ne
 800342e:	689a      	ldrne	r2, [r3, #8]
 8003430:	f442 52e0 	orrne.w	r2, r2, #7168	; 0x1c00
 8003434:	609a      	strne	r2, [r3, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003436:	070e      	lsls	r6, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003438:	bf42      	ittt	mi
 800343a:	689a      	ldrmi	r2, [r3, #8]
 800343c:	f442 4260 	orrmi.w	r2, r2, #57344	; 0xe000
 8003440:	609a      	strmi	r2, [r3, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003442:	689a      	ldr	r2, [r3, #8]
 8003444:	68a0      	ldr	r0, [r4, #8]
 8003446:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 800344a:	4302      	orrs	r2, r0
 800344c:	609a      	str	r2, [r3, #8]
 800344e:	e7bc      	b.n	80033ca <HAL_RCC_ClockConfig+0x22>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003450:	6862      	ldr	r2, [r4, #4]
 8003452:	4b1f      	ldr	r3, [pc, #124]	; (80034d0 <HAL_RCC_ClockConfig+0x128>)
 8003454:	2a01      	cmp	r2, #1
 8003456:	d11d      	bne.n	8003494 <HAL_RCC_ClockConfig+0xec>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800345e:	d0a8      	beq.n	80033b2 <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003460:	4e1b      	ldr	r6, [pc, #108]	; (80034d0 <HAL_RCC_ClockConfig+0x128>)
 8003462:	68b3      	ldr	r3, [r6, #8]
 8003464:	f023 0303 	bic.w	r3, r3, #3
 8003468:	4313      	orrs	r3, r2
 800346a:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 800346c:	f7fd ff66 	bl	800133c <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003470:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8003474:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003476:	68b3      	ldr	r3, [r6, #8]
 8003478:	6862      	ldr	r2, [r4, #4]
 800347a:	f003 030c 	and.w	r3, r3, #12
 800347e:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8003482:	d0a4      	beq.n	80033ce <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003484:	f7fd ff5a 	bl	800133c <HAL_GetTick>
 8003488:	1bc0      	subs	r0, r0, r7
 800348a:	4540      	cmp	r0, r8
 800348c:	d9f3      	bls.n	8003476 <HAL_RCC_ClockConfig+0xce>
        return HAL_TIMEOUT;
 800348e:	2003      	movs	r0, #3
}
 8003490:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003494:	1e91      	subs	r1, r2, #2
 8003496:	2901      	cmp	r1, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003498:	681b      	ldr	r3, [r3, #0]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800349a:	d802      	bhi.n	80034a2 <HAL_RCC_ClockConfig+0xfa>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800349c:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 80034a0:	e7dd      	b.n	800345e <HAL_RCC_ClockConfig+0xb6>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80034a2:	f013 0f02 	tst.w	r3, #2
 80034a6:	e7da      	b.n	800345e <HAL_RCC_ClockConfig+0xb6>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80034a8:	b2ea      	uxtb	r2, r5
 80034aa:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	f003 030f 	and.w	r3, r3, #15
 80034b2:	429d      	cmp	r5, r3
 80034b4:	f47f af7d 	bne.w	80033b2 <HAL_RCC_ClockConfig+0xa>
 80034b8:	e78f      	b.n	80033da <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80034ba:	4905      	ldr	r1, [pc, #20]	; (80034d0 <HAL_RCC_ClockConfig+0x128>)
 80034bc:	68e0      	ldr	r0, [r4, #12]
 80034be:	688b      	ldr	r3, [r1, #8]
 80034c0:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 80034c4:	4303      	orrs	r3, r0
 80034c6:	608b      	str	r3, [r1, #8]
 80034c8:	e78a      	b.n	80033e0 <HAL_RCC_ClockConfig+0x38>
 80034ca:	bf00      	nop
 80034cc:	40023c00 	.word	0x40023c00
 80034d0:	40023800 	.word	0x40023800
 80034d4:	08006d74 	.word	0x08006d74
 80034d8:	2000014c 	.word	0x2000014c

080034dc <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 80034dc:	4b01      	ldr	r3, [pc, #4]	; (80034e4 <HAL_RCC_GetHCLKFreq+0x8>)
 80034de:	6818      	ldr	r0, [r3, #0]
 80034e0:	4770      	bx	lr
 80034e2:	bf00      	nop
 80034e4:	2000014c 	.word	0x2000014c

080034e8 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80034e8:	4b04      	ldr	r3, [pc, #16]	; (80034fc <HAL_RCC_GetPCLK1Freq+0x14>)
 80034ea:	4a05      	ldr	r2, [pc, #20]	; (8003500 <HAL_RCC_GetPCLK1Freq+0x18>)
 80034ec:	689b      	ldr	r3, [r3, #8]
 80034ee:	f3c3 2382 	ubfx	r3, r3, #10, #3
 80034f2:	5cd3      	ldrb	r3, [r2, r3]
 80034f4:	4a03      	ldr	r2, [pc, #12]	; (8003504 <HAL_RCC_GetPCLK1Freq+0x1c>)
 80034f6:	6810      	ldr	r0, [r2, #0]
}
 80034f8:	40d8      	lsrs	r0, r3
 80034fa:	4770      	bx	lr
 80034fc:	40023800 	.word	0x40023800
 8003500:	08006d84 	.word	0x08006d84
 8003504:	2000014c 	.word	0x2000014c

08003508 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003508:	4b04      	ldr	r3, [pc, #16]	; (800351c <HAL_RCC_GetPCLK2Freq+0x14>)
 800350a:	4a05      	ldr	r2, [pc, #20]	; (8003520 <HAL_RCC_GetPCLK2Freq+0x18>)
 800350c:	689b      	ldr	r3, [r3, #8]
 800350e:	f3c3 3342 	ubfx	r3, r3, #13, #3
 8003512:	5cd3      	ldrb	r3, [r2, r3]
 8003514:	4a03      	ldr	r2, [pc, #12]	; (8003524 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8003516:	6810      	ldr	r0, [r2, #0]
}
 8003518:	40d8      	lsrs	r0, r3
 800351a:	4770      	bx	lr
 800351c:	40023800 	.word	0x40023800
 8003520:	08006d84 	.word	0x08006d84
 8003524:	2000014c 	.word	0x2000014c

08003528 <HAL_RCC_GetClockConfig>:
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003528:	230f      	movs	r3, #15
 800352a:	6003      	str	r3, [r0, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800352c:	4b0b      	ldr	r3, [pc, #44]	; (800355c <HAL_RCC_GetClockConfig+0x34>)
 800352e:	689a      	ldr	r2, [r3, #8]
 8003530:	f002 0203 	and.w	r2, r2, #3
 8003534:	6042      	str	r2, [r0, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8003536:	689a      	ldr	r2, [r3, #8]
 8003538:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
 800353c:	6082      	str	r2, [r0, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800353e:	689a      	ldr	r2, [r3, #8]
 8003540:	f402 52e0 	and.w	r2, r2, #7168	; 0x1c00
 8003544:	60c2      	str	r2, [r0, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8003546:	689b      	ldr	r3, [r3, #8]
 8003548:	08db      	lsrs	r3, r3, #3
 800354a:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 800354e:	6103      	str	r3, [r0, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8003550:	4b03      	ldr	r3, [pc, #12]	; (8003560 <HAL_RCC_GetClockConfig+0x38>)
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	f003 030f 	and.w	r3, r3, #15
 8003558:	600b      	str	r3, [r1, #0]
 800355a:	4770      	bx	lr
 800355c:	40023800 	.word	0x40023800
 8003560:	40023c00 	.word	0x40023c00

08003564 <HAL_RCCEx_PeriphCLKConfig>:

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8003564:	6803      	ldr	r3, [r0, #0]
 8003566:	f013 0f05 	tst.w	r3, #5
{
 800356a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800356c:	4604      	mov	r4, r0
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800356e:	d13c      	bne.n	80035ea <HAL_RCCEx_PeriphCLKConfig+0x86>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003570:	6823      	ldr	r3, [r4, #0]
 8003572:	079a      	lsls	r2, r3, #30
 8003574:	d530      	bpl.n	80035d8 <HAL_RCCEx_PeriphCLKConfig+0x74>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8003576:	2300      	movs	r3, #0
 8003578:	9301      	str	r3, [sp, #4]
 800357a:	4b45      	ldr	r3, [pc, #276]	; (8003690 <HAL_RCCEx_PeriphCLKConfig+0x12c>)

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800357c:	4d45      	ldr	r5, [pc, #276]	; (8003694 <HAL_RCCEx_PeriphCLKConfig+0x130>)
    __HAL_RCC_PWR_CLK_ENABLE();
 800357e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003580:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8003584:	641a      	str	r2, [r3, #64]	; 0x40
 8003586:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003588:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800358c:	9301      	str	r3, [sp, #4]
 800358e:	9b01      	ldr	r3, [sp, #4]
    PWR->CR |= PWR_CR_DBP;
 8003590:	682b      	ldr	r3, [r5, #0]
 8003592:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003596:	602b      	str	r3, [r5, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003598:	f7fd fed0 	bl	800133c <HAL_GetTick>
 800359c:	4606      	mov	r6, r0

    while((PWR->CR & PWR_CR_DBP) == RESET)
 800359e:	682b      	ldr	r3, [r5, #0]
 80035a0:	05d9      	lsls	r1, r3, #23
 80035a2:	d54c      	bpl.n	800363e <HAL_RCCEx_PeriphCLKConfig+0xda>
      {
        return HAL_TIMEOUT;
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80035a4:	4d3a      	ldr	r5, [pc, #232]	; (8003690 <HAL_RCCEx_PeriphCLKConfig+0x12c>)
 80035a6:	6f2b      	ldr	r3, [r5, #112]	; 0x70
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80035a8:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 80035ac:	d14d      	bne.n	800364a <HAL_RCCEx_PeriphCLKConfig+0xe6>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80035ae:	6923      	ldr	r3, [r4, #16]
 80035b0:	f403 7240 	and.w	r2, r3, #768	; 0x300
 80035b4:	f5b2 7f40 	cmp.w	r2, #768	; 0x300
 80035b8:	4a35      	ldr	r2, [pc, #212]	; (8003690 <HAL_RCCEx_PeriphCLKConfig+0x12c>)
 80035ba:	d165      	bne.n	8003688 <HAL_RCCEx_PeriphCLKConfig+0x124>
 80035bc:	6891      	ldr	r1, [r2, #8]
 80035be:	f023 4070 	bic.w	r0, r3, #4026531840	; 0xf0000000
 80035c2:	f421 11f8 	bic.w	r1, r1, #2031616	; 0x1f0000
 80035c6:	f420 7040 	bic.w	r0, r0, #768	; 0x300
 80035ca:	4301      	orrs	r1, r0
 80035cc:	6091      	str	r1, [r2, #8]
 80035ce:	6f11      	ldr	r1, [r2, #112]	; 0x70
 80035d0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80035d4:	430b      	orrs	r3, r1
 80035d6:	6713      	str	r3, [r2, #112]	; 0x70
  }
#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80035d8:	6820      	ldr	r0, [r4, #0]
 80035da:	f010 0008 	ands.w	r0, r0, #8
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80035de:	bf1f      	itttt	ne
 80035e0:	4b2d      	ldrne	r3, [pc, #180]	; (8003698 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80035e2:	7d22      	ldrbne	r2, [r4, #20]
 80035e4:	601a      	strne	r2, [r3, #0]
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 80035e6:	2000      	movne	r0, #0
 80035e8:	e027      	b.n	800363a <HAL_RCCEx_PeriphCLKConfig+0xd6>
    __HAL_RCC_PLLI2S_DISABLE();
 80035ea:	4e2c      	ldr	r6, [pc, #176]	; (800369c <HAL_RCCEx_PeriphCLKConfig+0x138>)
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80035ec:	4d28      	ldr	r5, [pc, #160]	; (8003690 <HAL_RCCEx_PeriphCLKConfig+0x12c>)
    __HAL_RCC_PLLI2S_DISABLE();
 80035ee:	2300      	movs	r3, #0
 80035f0:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 80035f2:	f7fd fea3 	bl	800133c <HAL_GetTick>
 80035f6:	4607      	mov	r7, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80035f8:	682b      	ldr	r3, [r5, #0]
 80035fa:	011b      	lsls	r3, r3, #4
 80035fc:	d417      	bmi.n	800362e <HAL_RCCEx_PeriphCLKConfig+0xca>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 80035fe:	68e3      	ldr	r3, [r4, #12]
 8003600:	68a2      	ldr	r2, [r4, #8]
 8003602:	071b      	lsls	r3, r3, #28
 8003604:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8003608:	6862      	ldr	r2, [r4, #4]
 800360a:	4313      	orrs	r3, r2
 800360c:	f8c5 3084 	str.w	r3, [r5, #132]	; 0x84
    __HAL_RCC_PLLI2S_ENABLE();
 8003610:	2301      	movs	r3, #1
 8003612:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 8003614:	f7fd fe92 	bl	800133c <HAL_GetTick>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003618:	4d1d      	ldr	r5, [pc, #116]	; (8003690 <HAL_RCCEx_PeriphCLKConfig+0x12c>)
    tickstart = HAL_GetTick();
 800361a:	4606      	mov	r6, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800361c:	682b      	ldr	r3, [r5, #0]
 800361e:	0118      	lsls	r0, r3, #4
 8003620:	d4a6      	bmi.n	8003570 <HAL_RCCEx_PeriphCLKConfig+0xc>
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8003622:	f7fd fe8b 	bl	800133c <HAL_GetTick>
 8003626:	1b80      	subs	r0, r0, r6
 8003628:	2802      	cmp	r0, #2
 800362a:	d9f7      	bls.n	800361c <HAL_RCCEx_PeriphCLKConfig+0xb8>
 800362c:	e004      	b.n	8003638 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800362e:	f7fd fe85 	bl	800133c <HAL_GetTick>
 8003632:	1bc0      	subs	r0, r0, r7
 8003634:	2802      	cmp	r0, #2
 8003636:	d9df      	bls.n	80035f8 <HAL_RCCEx_PeriphCLKConfig+0x94>
        return HAL_TIMEOUT;
 8003638:	2003      	movs	r0, #3
}
 800363a:	b003      	add	sp, #12
 800363c:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800363e:	f7fd fe7d 	bl	800133c <HAL_GetTick>
 8003642:	1b80      	subs	r0, r0, r6
 8003644:	2802      	cmp	r0, #2
 8003646:	d9aa      	bls.n	800359e <HAL_RCCEx_PeriphCLKConfig+0x3a>
 8003648:	e7f6      	b.n	8003638 <HAL_RCCEx_PeriphCLKConfig+0xd4>
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800364a:	6922      	ldr	r2, [r4, #16]
 800364c:	f402 7240 	and.w	r2, r2, #768	; 0x300
 8003650:	4293      	cmp	r3, r2
 8003652:	d0ac      	beq.n	80035ae <HAL_RCCEx_PeriphCLKConfig+0x4a>
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003654:	6f2b      	ldr	r3, [r5, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_FORCE();
 8003656:	4a12      	ldr	r2, [pc, #72]	; (80036a0 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8003658:	2101      	movs	r1, #1
 800365a:	6011      	str	r1, [r2, #0]
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800365c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003660:	2100      	movs	r1, #0
 8003662:	6011      	str	r1, [r2, #0]
      RCC->BDCR = tmpreg1;
 8003664:	672b      	str	r3, [r5, #112]	; 0x70
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8003666:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8003668:	07da      	lsls	r2, r3, #31
 800366a:	d5a0      	bpl.n	80035ae <HAL_RCCEx_PeriphCLKConfig+0x4a>
        tickstart = HAL_GetTick();
 800366c:	f7fd fe66 	bl	800133c <HAL_GetTick>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003670:	f241 3788 	movw	r7, #5000	; 0x1388
        tickstart = HAL_GetTick();
 8003674:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003676:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8003678:	079b      	lsls	r3, r3, #30
 800367a:	d498      	bmi.n	80035ae <HAL_RCCEx_PeriphCLKConfig+0x4a>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800367c:	f7fd fe5e 	bl	800133c <HAL_GetTick>
 8003680:	1b80      	subs	r0, r0, r6
 8003682:	42b8      	cmp	r0, r7
 8003684:	d9f7      	bls.n	8003676 <HAL_RCCEx_PeriphCLKConfig+0x112>
 8003686:	e7d7      	b.n	8003638 <HAL_RCCEx_PeriphCLKConfig+0xd4>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003688:	6891      	ldr	r1, [r2, #8]
 800368a:	f421 11f8 	bic.w	r1, r1, #2031616	; 0x1f0000
 800368e:	e79d      	b.n	80035cc <HAL_RCCEx_PeriphCLKConfig+0x68>
 8003690:	40023800 	.word	0x40023800
 8003694:	40007000 	.word	0x40007000
 8003698:	424711e0 	.word	0x424711e0
 800369c:	42470068 	.word	0x42470068
 80036a0:	42470e40 	.word	0x42470e40

080036a4 <HAL_RCCEx_GetPeriphCLKFreq>:
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
  uint32_t srcclk = 0U;
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
  switch (PeriphClk)
 80036a4:	2801      	cmp	r0, #1
 80036a6:	d121      	bne.n	80036ec <HAL_RCCEx_GetPeriphCLKFreq+0x48>
  {
  case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 80036a8:	4b11      	ldr	r3, [pc, #68]	; (80036f0 <HAL_RCCEx_GetPeriphCLKFreq+0x4c>)
 80036aa:	689a      	ldr	r2, [r3, #8]
      switch (srcclk)
 80036ac:	f412 0200 	ands.w	r2, r2, #8388608	; 0x800000
 80036b0:	d004      	beq.n	80036bc <HAL_RCCEx_GetPeriphCLKFreq+0x18>
 80036b2:	2a01      	cmp	r2, #1
          break;
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 80036b4:	480f      	ldr	r0, [pc, #60]	; (80036f4 <HAL_RCCEx_GetPeriphCLKFreq+0x50>)
 80036b6:	bf18      	it	ne
 80036b8:	2000      	movne	r0, #0
 80036ba:	4770      	bx	lr
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80036bc:	685a      	ldr	r2, [r3, #4]
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 80036be:	490c      	ldr	r1, [pc, #48]	; (80036f0 <HAL_RCCEx_GetPeriphCLKFreq+0x4c>)
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 80036c0:	f8d3 0084 	ldr.w	r0, [r3, #132]	; 0x84
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80036c4:	0253      	lsls	r3, r2, #9
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 80036c6:	f8d1 2084 	ldr.w	r2, [r1, #132]	; 0x84
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 80036ca:	bf4c      	ite	mi
 80036cc:	4b0a      	ldrmi	r3, [pc, #40]	; (80036f8 <HAL_RCCEx_GetPeriphCLKFreq+0x54>)
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 80036ce:	4b0b      	ldrpl	r3, [pc, #44]	; (80036fc <HAL_RCCEx_GetPeriphCLKFreq+0x58>)
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 80036d0:	f000 003f 	and.w	r0, r0, #63	; 0x3f
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 80036d4:	fbb3 f3f0 	udiv	r3, r3, r0
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 80036d8:	f8d1 0084 	ldr.w	r0, [r1, #132]	; 0x84
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 80036dc:	f3c2 1288 	ubfx	r2, r2, #6, #9
 80036e0:	4353      	muls	r3, r2
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 80036e2:	f3c0 7002 	ubfx	r0, r0, #28, #3
 80036e6:	fbb3 f0f0 	udiv	r0, r3, r0
          break;
 80036ea:	4770      	bx	lr
  uint32_t frequency = 0U;
 80036ec:	2000      	movs	r0, #0
      }
      break;
    }
  }
  return frequency;
}
 80036ee:	4770      	bx	lr
 80036f0:	40023800 	.word	0x40023800
 80036f4:	00bb8000 	.word	0x00bb8000
 80036f8:	007a1200 	.word	0x007a1200
 80036fc:	00f42400 	.word	0x00f42400

08003700 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003700:	b510      	push	{r4, lr}
  /* Check the SPI handle allocation */
  if(hspi == NULL)
 8003702:	4604      	mov	r4, r0
 8003704:	2800      	cmp	r0, #0
 8003706:	d036      	beq.n	8003776 <HAL_SPI_Init+0x76>
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003708:	2300      	movs	r3, #0
 800370a:	6283      	str	r3, [r0, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if(hspi->State == HAL_SPI_STATE_RESET)
 800370c:	f890 3051 	ldrb.w	r3, [r0, #81]	; 0x51
 8003710:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8003714:	b91b      	cbnz	r3, 800371e <HAL_SPI_Init+0x1e>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003716:	f880 2050 	strb.w	r2, [r0, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800371a:	f002 f81f 	bl	800575c <HAL_SPI_MspInit>
  }

  hspi->State = HAL_SPI_STATE_BUSY;

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800371e:	6821      	ldr	r1, [r4, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8003720:	68a0      	ldr	r0, [r4, #8]
 8003722:	69a2      	ldr	r2, [r4, #24]
  hspi->State = HAL_SPI_STATE_BUSY;
 8003724:	2302      	movs	r3, #2
 8003726:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_SPI_DISABLE(hspi);
 800372a:	680b      	ldr	r3, [r1, #0]
 800372c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003730:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8003732:	6863      	ldr	r3, [r4, #4]
 8003734:	4303      	orrs	r3, r0
 8003736:	68e0      	ldr	r0, [r4, #12]
 8003738:	4303      	orrs	r3, r0
 800373a:	6920      	ldr	r0, [r4, #16]
 800373c:	4303      	orrs	r3, r0
 800373e:	6960      	ldr	r0, [r4, #20]
 8003740:	4303      	orrs	r3, r0
 8003742:	69e0      	ldr	r0, [r4, #28]
 8003744:	4303      	orrs	r3, r0
 8003746:	6a20      	ldr	r0, [r4, #32]
 8003748:	4303      	orrs	r3, r0
 800374a:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 800374c:	4303      	orrs	r3, r0
 800374e:	f402 7000 	and.w	r0, r2, #512	; 0x200
 8003752:	4303      	orrs	r3, r0
 8003754:	600b      	str	r3, [r1, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation) );

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8003756:	0c12      	lsrs	r2, r2, #16
 8003758:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800375a:	f002 0204 	and.w	r2, r2, #4
 800375e:	431a      	orrs	r2, r3
 8003760:	604a      	str	r2, [r1, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003762:	69cb      	ldr	r3, [r1, #28]
 8003764:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003768:	61cb      	str	r3, [r1, #28]
#endif /* USE_SPI_CRC */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800376a:	2000      	movs	r0, #0
  hspi->State     = HAL_SPI_STATE_READY;
 800376c:	2301      	movs	r3, #1
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800376e:	6560      	str	r0, [r4, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003770:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51

  return HAL_OK;
 8003774:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8003776:	2001      	movs	r0, #1
}
 8003778:	bd10      	pop	{r4, pc}
	...

0800377c <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;  

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800377c:	6a03      	ldr	r3, [r0, #32]
 800377e:	f023 0301 	bic.w	r3, r3, #1
 8003782:	6203      	str	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003784:	6a03      	ldr	r3, [r0, #32]
{
 8003786:	b570      	push	{r4, r5, r6, lr}
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 8003788:	6844      	ldr	r4, [r0, #4]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800378a:	6982      	ldr	r2, [r0, #24]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800378c:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800378e:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 8003792:	432a      	orrs	r2, r5
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003794:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC1P;
 8003796:	f023 0302 	bic.w	r3, r3, #2
  tmpccer |= OC_Config->OCPolarity;
 800379a:	432b      	orrs	r3, r5

    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 800379c:	4d0a      	ldr	r5, [pc, #40]	; (80037c8 <TIM_OC1_SetConfig+0x4c>)
 800379e:	42a8      	cmp	r0, r5
 80037a0:	d10b      	bne.n	80037ba <TIM_OC1_SetConfig+0x3e>
  {   
    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80037a2:	68cd      	ldr	r5, [r1, #12]
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80037a4:	698e      	ldr	r6, [r1, #24]
    tmpccer &= ~TIM_CCER_CC1NP;
 80037a6:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 80037aa:	432b      	orrs	r3, r5
    tmpcr2 |= OC_Config->OCNIdleState;
 80037ac:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80037ae:	f424 7440 	bic.w	r4, r4, #768	; 0x300
    tmpcr2 |= OC_Config->OCNIdleState;
 80037b2:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC1NE;
 80037b4:	f023 0304 	bic.w	r3, r3, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 80037b8:	432c      	orrs	r4, r5
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80037ba:	6044      	str	r4, [r0, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80037bc:	6182      	str	r2, [r0, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80037be:	684a      	ldr	r2, [r1, #4]
 80037c0:	6342      	str	r2, [r0, #52]	; 0x34
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 80037c2:	6203      	str	r3, [r0, #32]
 80037c4:	bd70      	pop	{r4, r5, r6, pc}
 80037c6:	bf00      	nop
 80037c8:	40010000 	.word	0x40010000

080037cc <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;   

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80037cc:	6a03      	ldr	r3, [r0, #32]
 80037ce:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80037d2:	6203      	str	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80037d4:	6a03      	ldr	r3, [r0, #32]
{
 80037d6:	b570      	push	{r4, r5, r6, lr}
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 80037d8:	6844      	ldr	r4, [r0, #4]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80037da:	69c2      	ldr	r2, [r0, #28]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;  
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80037dc:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;  
 80037de:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 80037e2:	432a      	orrs	r2, r5
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80037e4:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC3P;
 80037e6:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80037ea:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 80037ee:	4d0b      	ldr	r5, [pc, #44]	; (800381c <TIM_OC3_SetConfig+0x50>)
 80037f0:	42a8      	cmp	r0, r5
 80037f2:	d10d      	bne.n	8003810 <TIM_OC3_SetConfig+0x44>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80037f4:	68cd      	ldr	r5, [r1, #12]
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80037f6:	698e      	ldr	r6, [r1, #24]
    tmpccer &= ~TIM_CCER_CC3NP;
 80037f8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80037fc:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003800:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003802:	f424 5440 	bic.w	r4, r4, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003806:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC3NE;
 8003808:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800380c:	ea44 1405 	orr.w	r4, r4, r5, lsl #4
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003810:	6044      	str	r4, [r0, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003812:	61c2      	str	r2, [r0, #28]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003814:	684a      	ldr	r2, [r1, #4]
 8003816:	63c2      	str	r2, [r0, #60]	; 0x3c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003818:	6203      	str	r3, [r0, #32]
 800381a:	bd70      	pop	{r4, r5, r6, pc}
 800381c:	40010000 	.word	0x40010000

08003820 <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003820:	6a03      	ldr	r3, [r0, #32]
 8003822:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003826:	6203      	str	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003828:	6a03      	ldr	r3, [r0, #32]
{
 800382a:	b530      	push	{r4, r5, lr}
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 800382c:	6844      	ldr	r4, [r0, #4]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800382e:	69c2      	ldr	r2, [r0, #28]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003830:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003832:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003836:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800383a:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC4P;
 800383c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003840:	ea43 3305 	orr.w	r3, r3, r5, lsl #12
   
  /*if((TIMx == TIM1) || (TIMx == TIM8))*/
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 8003844:	4d06      	ldr	r5, [pc, #24]	; (8003860 <TIM_OC4_SetConfig+0x40>)
 8003846:	42a8      	cmp	r0, r5
  {
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003848:	bf02      	ittt	eq
 800384a:	694d      	ldreq	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 800384c:	f424 4480 	biceq.w	r4, r4, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003850:	ea44 1485 	orreq.w	r4, r4, r5, lsl #6
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003854:	6044      	str	r4, [r0, #4]
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
 8003856:	61c2      	str	r2, [r0, #28]
    
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003858:	684a      	ldr	r2, [r1, #4]
 800385a:	6402      	str	r2, [r0, #64]	; 0x40
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800385c:	6203      	str	r3, [r0, #32]
 800385e:	bd30      	pop	{r4, r5, pc}
 8003860:	40010000 	.word	0x40010000

08003864 <HAL_TIM_Base_Start_IT>:
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003864:	6803      	ldr	r3, [r0, #0]
 8003866:	68da      	ldr	r2, [r3, #12]
 8003868:	f042 0201 	orr.w	r2, r2, #1
 800386c:	60da      	str	r2, [r3, #12]
  __HAL_TIM_ENABLE(htim);
 800386e:	681a      	ldr	r2, [r3, #0]
 8003870:	f042 0201 	orr.w	r2, r2, #1
 8003874:	601a      	str	r2, [r3, #0]
}
 8003876:	2000      	movs	r0, #0
 8003878:	4770      	bx	lr

0800387a <HAL_TIM_PWM_MspInit>:
 800387a:	4770      	bx	lr

0800387c <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 800387c:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8003880:	2b01      	cmp	r3, #1
{
 8003882:	b570      	push	{r4, r5, r6, lr}
 8003884:	f04f 0302 	mov.w	r3, #2
  __HAL_LOCK(htim);
 8003888:	d01c      	beq.n	80038c4 <HAL_TIM_ConfigClockSource+0x48>
  htim->State = HAL_TIM_STATE_BUSY;
 800388a:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  tmpsmcr = htim->Instance->SMCR;
 800388e:	6803      	ldr	r3, [r0, #0]
  __HAL_LOCK(htim);
 8003890:	2201      	movs	r2, #1
 8003892:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
  tmpsmcr = htim->Instance->SMCR;
 8003896:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003898:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 800389c:	f022 0277 	bic.w	r2, r2, #119	; 0x77
  htim->Instance->SMCR = tmpsmcr;
 80038a0:	609a      	str	r2, [r3, #8]
  switch (sClockSourceConfig->ClockSource)
 80038a2:	680a      	ldr	r2, [r1, #0]
 80038a4:	2a40      	cmp	r2, #64	; 0x40
 80038a6:	d079      	beq.n	800399c <HAL_TIM_ConfigClockSource+0x120>
 80038a8:	d819      	bhi.n	80038de <HAL_TIM_ConfigClockSource+0x62>
 80038aa:	2a10      	cmp	r2, #16
 80038ac:	f000 8093 	beq.w	80039d6 <HAL_TIM_ConfigClockSource+0x15a>
 80038b0:	d80a      	bhi.n	80038c8 <HAL_TIM_ConfigClockSource+0x4c>
 80038b2:	2a00      	cmp	r2, #0
 80038b4:	f000 8089 	beq.w	80039ca <HAL_TIM_ConfigClockSource+0x14e>
  htim->State = HAL_TIM_STATE_READY;
 80038b8:	2301      	movs	r3, #1
 80038ba:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  __HAL_UNLOCK(htim);
 80038be:	2300      	movs	r3, #0
 80038c0:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
  __HAL_LOCK(htim);
 80038c4:	4618      	mov	r0, r3
}
 80038c6:	bd70      	pop	{r4, r5, r6, pc}
  switch (sClockSourceConfig->ClockSource)
 80038c8:	2a20      	cmp	r2, #32
 80038ca:	f000 808a 	beq.w	80039e2 <HAL_TIM_ConfigClockSource+0x166>
 80038ce:	2a30      	cmp	r2, #48	; 0x30
 80038d0:	d1f2      	bne.n	80038b8 <HAL_TIM_ConfigClockSource+0x3c>
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t TIM_ITRx)
{
  uint32_t tmpsmcr = 0U;
  
   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 80038d2:	689a      	ldr	r2, [r3, #8]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 80038d4:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 80038d8:	f042 0237 	orr.w	r2, r2, #55	; 0x37
 80038dc:	e036      	b.n	800394c <HAL_TIM_ConfigClockSource+0xd0>
  switch (sClockSourceConfig->ClockSource)
 80038de:	2a70      	cmp	r2, #112	; 0x70
 80038e0:	d036      	beq.n	8003950 <HAL_TIM_ConfigClockSource+0xd4>
 80038e2:	d81b      	bhi.n	800391c <HAL_TIM_ConfigClockSource+0xa0>
 80038e4:	2a50      	cmp	r2, #80	; 0x50
 80038e6:	d042      	beq.n	800396e <HAL_TIM_ConfigClockSource+0xf2>
 80038e8:	2a60      	cmp	r2, #96	; 0x60
 80038ea:	d1e5      	bne.n	80038b8 <HAL_TIM_ConfigClockSource+0x3c>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80038ec:	6a1c      	ldr	r4, [r3, #32]
      TIM_TI2_ConfigInputStage(htim->Instance, 
 80038ee:	684d      	ldr	r5, [r1, #4]
 80038f0:	68ce      	ldr	r6, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80038f2:	f024 0410 	bic.w	r4, r4, #16
 80038f6:	621c      	str	r4, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80038f8:	6999      	ldr	r1, [r3, #24]
  tmpccer = TIMx->CCER;
 80038fa:	6a1a      	ldr	r2, [r3, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80038fc:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003900:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 8003904:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003908:	ea41 3106 	orr.w	r1, r1, r6, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 800390c:	6199      	str	r1, [r3, #24]
  TIMx->CCER = tmpccer;
 800390e:	621a      	str	r2, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 8003910:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8003912:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 8003916:	f042 0267 	orr.w	r2, r2, #103	; 0x67
 800391a:	e017      	b.n	800394c <HAL_TIM_ConfigClockSource+0xd0>
  switch (sClockSourceConfig->ClockSource)
 800391c:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 8003920:	d011      	beq.n	8003946 <HAL_TIM_ConfigClockSource+0xca>
 8003922:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 8003926:	d1c7      	bne.n	80038b8 <HAL_TIM_ConfigClockSource+0x3c>

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 8003928:	688a      	ldr	r2, [r1, #8]
 800392a:	684d      	ldr	r5, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 800392c:	689c      	ldr	r4, [r3, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 800392e:	68c9      	ldr	r1, [r1, #12]
 8003930:	432a      	orrs	r2, r5
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003932:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 8003936:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 800393a:	4322      	orrs	r2, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800393c:	609a      	str	r2, [r3, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800393e:	689a      	ldr	r2, [r3, #8]
 8003940:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003944:	e002      	b.n	800394c <HAL_TIM_ConfigClockSource+0xd0>
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8003946:	689a      	ldr	r2, [r3, #8]
 8003948:	f022 0207 	bic.w	r2, r2, #7
   TIMx->SMCR = tmpsmcr;
 800394c:	609a      	str	r2, [r3, #8]
 800394e:	e7b3      	b.n	80038b8 <HAL_TIM_ConfigClockSource+0x3c>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 8003950:	688a      	ldr	r2, [r1, #8]
 8003952:	684d      	ldr	r5, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 8003954:	689c      	ldr	r4, [r3, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 8003956:	68c9      	ldr	r1, [r1, #12]
 8003958:	432a      	orrs	r2, r5
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800395a:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 800395e:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8003962:	4322      	orrs	r2, r4
  TIMx->SMCR = tmpsmcr;
 8003964:	609a      	str	r2, [r3, #8]
      tmpsmcr = htim->Instance->SMCR;
 8003966:	689a      	ldr	r2, [r3, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003968:	f042 0277 	orr.w	r2, r2, #119	; 0x77
 800396c:	e7ee      	b.n	800394c <HAL_TIM_ConfigClockSource+0xd0>
      TIM_TI1_ConfigInputStage(htim->Instance, 
 800396e:	684c      	ldr	r4, [r1, #4]
 8003970:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 8003972:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003974:	6a1d      	ldr	r5, [r3, #32]
 8003976:	f025 0501 	bic.w	r5, r5, #1
 800397a:	621d      	str	r5, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;    
 800397c:	699a      	ldr	r2, [r3, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800397e:	f021 010a 	bic.w	r1, r1, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003982:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003986:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  tmpccer |= TIM_ICPolarity;
 800398a:	4321      	orrs	r1, r4
  TIMx->CCMR1 = tmpccmr1;
 800398c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800398e:	6219      	str	r1, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 8003990:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8003992:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 8003996:	f042 0257 	orr.w	r2, r2, #87	; 0x57
 800399a:	e7d7      	b.n	800394c <HAL_TIM_ConfigClockSource+0xd0>
      TIM_TI1_ConfigInputStage(htim->Instance, 
 800399c:	684c      	ldr	r4, [r1, #4]
 800399e:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 80039a0:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80039a2:	6a1d      	ldr	r5, [r3, #32]
 80039a4:	f025 0501 	bic.w	r5, r5, #1
 80039a8:	621d      	str	r5, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;    
 80039aa:	699a      	ldr	r2, [r3, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80039ac:	f021 010a 	bic.w	r1, r1, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80039b0:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80039b4:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  tmpccer |= TIM_ICPolarity;
 80039b8:	4321      	orrs	r1, r4
  TIMx->CCMR1 = tmpccmr1;
 80039ba:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80039bc:	6219      	str	r1, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 80039be:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 80039c0:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 80039c4:	f042 0247 	orr.w	r2, r2, #71	; 0x47
 80039c8:	e7c0      	b.n	800394c <HAL_TIM_ConfigClockSource+0xd0>
   tmpsmcr = TIMx->SMCR;
 80039ca:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 80039cc:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 80039d0:	f042 0207 	orr.w	r2, r2, #7
 80039d4:	e7ba      	b.n	800394c <HAL_TIM_ConfigClockSource+0xd0>
   tmpsmcr = TIMx->SMCR;
 80039d6:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 80039d8:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 80039dc:	f042 0217 	orr.w	r2, r2, #23
 80039e0:	e7b4      	b.n	800394c <HAL_TIM_ConfigClockSource+0xd0>
   tmpsmcr = TIMx->SMCR;
 80039e2:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 80039e4:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 80039e8:	f042 0227 	orr.w	r2, r2, #39	; 0x27
 80039ec:	e7ae      	b.n	800394c <HAL_TIM_ConfigClockSource+0xd0>

080039ee <HAL_TIM_OC_DelayElapsedCallback>:
 80039ee:	4770      	bx	lr

080039f0 <HAL_TIM_IC_CaptureCallback>:
 80039f0:	4770      	bx	lr

080039f2 <HAL_TIM_PWM_PulseFinishedCallback>:
 80039f2:	4770      	bx	lr

080039f4 <HAL_TIM_TriggerCallback>:
 80039f4:	4770      	bx	lr

080039f6 <HAL_TIM_IRQHandler>:
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80039f6:	6803      	ldr	r3, [r0, #0]
 80039f8:	691a      	ldr	r2, [r3, #16]
 80039fa:	0791      	lsls	r1, r2, #30
{
 80039fc:	b510      	push	{r4, lr}
 80039fe:	4604      	mov	r4, r0
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003a00:	d50e      	bpl.n	8003a20 <HAL_TIM_IRQHandler+0x2a>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 8003a02:	68da      	ldr	r2, [r3, #12]
 8003a04:	0792      	lsls	r2, r2, #30
 8003a06:	d50b      	bpl.n	8003a20 <HAL_TIM_IRQHandler+0x2a>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003a08:	f06f 0202 	mvn.w	r2, #2
 8003a0c:	611a      	str	r2, [r3, #16]
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003a0e:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003a10:	2201      	movs	r2, #1
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003a12:	079b      	lsls	r3, r3, #30
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003a14:	7602      	strb	r2, [r0, #24]
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003a16:	d077      	beq.n	8003b08 <HAL_TIM_IRQHandler+0x112>
          HAL_TIM_IC_CaptureCallback(htim);
 8003a18:	f7ff ffea 	bl	80039f0 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003a1c:	2300      	movs	r3, #0
 8003a1e:	7623      	strb	r3, [r4, #24]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003a20:	6823      	ldr	r3, [r4, #0]
 8003a22:	691a      	ldr	r2, [r3, #16]
 8003a24:	0750      	lsls	r0, r2, #29
 8003a26:	d510      	bpl.n	8003a4a <HAL_TIM_IRQHandler+0x54>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 8003a28:	68da      	ldr	r2, [r3, #12]
 8003a2a:	0751      	lsls	r1, r2, #29
 8003a2c:	d50d      	bpl.n	8003a4a <HAL_TIM_IRQHandler+0x54>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003a2e:	f06f 0204 	mvn.w	r2, #4
 8003a32:	611a      	str	r2, [r3, #16]
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003a34:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003a36:	2202      	movs	r2, #2
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003a38:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003a3c:	7622      	strb	r2, [r4, #24]
        HAL_TIM_IC_CaptureCallback(htim);
 8003a3e:	4620      	mov	r0, r4
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003a40:	d068      	beq.n	8003b14 <HAL_TIM_IRQHandler+0x11e>
        HAL_TIM_IC_CaptureCallback(htim);
 8003a42:	f7ff ffd5 	bl	80039f0 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003a46:	2300      	movs	r3, #0
 8003a48:	7623      	strb	r3, [r4, #24]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003a4a:	6823      	ldr	r3, [r4, #0]
 8003a4c:	691a      	ldr	r2, [r3, #16]
 8003a4e:	0712      	lsls	r2, r2, #28
 8003a50:	d50f      	bpl.n	8003a72 <HAL_TIM_IRQHandler+0x7c>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 8003a52:	68da      	ldr	r2, [r3, #12]
 8003a54:	0710      	lsls	r0, r2, #28
 8003a56:	d50c      	bpl.n	8003a72 <HAL_TIM_IRQHandler+0x7c>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003a58:	f06f 0208 	mvn.w	r2, #8
 8003a5c:	611a      	str	r2, [r3, #16]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003a5e:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003a60:	2204      	movs	r2, #4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003a62:	0799      	lsls	r1, r3, #30
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003a64:	7622      	strb	r2, [r4, #24]
        HAL_TIM_IC_CaptureCallback(htim);
 8003a66:	4620      	mov	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003a68:	d05a      	beq.n	8003b20 <HAL_TIM_IRQHandler+0x12a>
        HAL_TIM_IC_CaptureCallback(htim);
 8003a6a:	f7ff ffc1 	bl	80039f0 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003a6e:	2300      	movs	r3, #0
 8003a70:	7623      	strb	r3, [r4, #24]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003a72:	6823      	ldr	r3, [r4, #0]
 8003a74:	691a      	ldr	r2, [r3, #16]
 8003a76:	06d2      	lsls	r2, r2, #27
 8003a78:	d510      	bpl.n	8003a9c <HAL_TIM_IRQHandler+0xa6>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 8003a7a:	68da      	ldr	r2, [r3, #12]
 8003a7c:	06d0      	lsls	r0, r2, #27
 8003a7e:	d50d      	bpl.n	8003a9c <HAL_TIM_IRQHandler+0xa6>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003a80:	f06f 0210 	mvn.w	r2, #16
 8003a84:	611a      	str	r2, [r3, #16]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003a86:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003a88:	2208      	movs	r2, #8
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003a8a:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003a8e:	7622      	strb	r2, [r4, #24]
        HAL_TIM_IC_CaptureCallback(htim);
 8003a90:	4620      	mov	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003a92:	d04b      	beq.n	8003b2c <HAL_TIM_IRQHandler+0x136>
        HAL_TIM_IC_CaptureCallback(htim);
 8003a94:	f7ff ffac 	bl	80039f0 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003a98:	2300      	movs	r3, #0
 8003a9a:	7623      	strb	r3, [r4, #24]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003a9c:	6823      	ldr	r3, [r4, #0]
 8003a9e:	691a      	ldr	r2, [r3, #16]
 8003aa0:	07d1      	lsls	r1, r2, #31
 8003aa2:	d508      	bpl.n	8003ab6 <HAL_TIM_IRQHandler+0xc0>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 8003aa4:	68da      	ldr	r2, [r3, #12]
 8003aa6:	07d2      	lsls	r2, r2, #31
 8003aa8:	d505      	bpl.n	8003ab6 <HAL_TIM_IRQHandler+0xc0>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003aaa:	f06f 0201 	mvn.w	r2, #1
 8003aae:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8003ab0:	4620      	mov	r0, r4
 8003ab2:	f001 fe21 	bl	80056f8 <HAL_TIM_PeriodElapsedCallback>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003ab6:	6823      	ldr	r3, [r4, #0]
 8003ab8:	691a      	ldr	r2, [r3, #16]
 8003aba:	0610      	lsls	r0, r2, #24
 8003abc:	d508      	bpl.n	8003ad0 <HAL_TIM_IRQHandler+0xda>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8003abe:	68da      	ldr	r2, [r3, #12]
 8003ac0:	0611      	lsls	r1, r2, #24
 8003ac2:	d505      	bpl.n	8003ad0 <HAL_TIM_IRQHandler+0xda>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003ac4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003ac8:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8003aca:	4620      	mov	r0, r4
 8003acc:	f000 f989 	bl	8003de2 <HAL_TIMEx_BreakCallback>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003ad0:	6823      	ldr	r3, [r4, #0]
 8003ad2:	691a      	ldr	r2, [r3, #16]
 8003ad4:	0652      	lsls	r2, r2, #25
 8003ad6:	d508      	bpl.n	8003aea <HAL_TIM_IRQHandler+0xf4>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 8003ad8:	68da      	ldr	r2, [r3, #12]
 8003ada:	0650      	lsls	r0, r2, #25
 8003adc:	d505      	bpl.n	8003aea <HAL_TIM_IRQHandler+0xf4>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003ade:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003ae2:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8003ae4:	4620      	mov	r0, r4
 8003ae6:	f7ff ff85 	bl	80039f4 <HAL_TIM_TriggerCallback>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003aea:	6823      	ldr	r3, [r4, #0]
 8003aec:	691a      	ldr	r2, [r3, #16]
 8003aee:	0691      	lsls	r1, r2, #26
 8003af0:	d522      	bpl.n	8003b38 <HAL_TIM_IRQHandler+0x142>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 8003af2:	68da      	ldr	r2, [r3, #12]
 8003af4:	0692      	lsls	r2, r2, #26
 8003af6:	d51f      	bpl.n	8003b38 <HAL_TIM_IRQHandler+0x142>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003af8:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutationCallback(htim);
 8003afc:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003afe:	611a      	str	r2, [r3, #16]
}
 8003b00:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutationCallback(htim);
 8003b04:	f000 b96c 	b.w	8003de0 <HAL_TIMEx_CommutationCallback>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003b08:	f7ff ff71 	bl	80039ee <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003b0c:	4620      	mov	r0, r4
 8003b0e:	f7ff ff70 	bl	80039f2 <HAL_TIM_PWM_PulseFinishedCallback>
 8003b12:	e783      	b.n	8003a1c <HAL_TIM_IRQHandler+0x26>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003b14:	f7ff ff6b 	bl	80039ee <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003b18:	4620      	mov	r0, r4
 8003b1a:	f7ff ff6a 	bl	80039f2 <HAL_TIM_PWM_PulseFinishedCallback>
 8003b1e:	e792      	b.n	8003a46 <HAL_TIM_IRQHandler+0x50>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003b20:	f7ff ff65 	bl	80039ee <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim); 
 8003b24:	4620      	mov	r0, r4
 8003b26:	f7ff ff64 	bl	80039f2 <HAL_TIM_PWM_PulseFinishedCallback>
 8003b2a:	e7a0      	b.n	8003a6e <HAL_TIM_IRQHandler+0x78>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003b2c:	f7ff ff5f 	bl	80039ee <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003b30:	4620      	mov	r0, r4
 8003b32:	f7ff ff5e 	bl	80039f2 <HAL_TIM_PWM_PulseFinishedCallback>
 8003b36:	e7af      	b.n	8003a98 <HAL_TIM_IRQHandler+0xa2>
 8003b38:	bd10      	pop	{r4, pc}
	...

08003b3c <TIM_Base_SetConfig>:
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 8003b3c:	4a22      	ldr	r2, [pc, #136]	; (8003bc8 <TIM_Base_SetConfig+0x8c>)
  tmpcr1 = TIMx->CR1;
 8003b3e:	6803      	ldr	r3, [r0, #0]
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 8003b40:	4290      	cmp	r0, r2
 8003b42:	d00e      	beq.n	8003b62 <TIM_Base_SetConfig+0x26>
 8003b44:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8003b48:	d00b      	beq.n	8003b62 <TIM_Base_SetConfig+0x26>
 8003b4a:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8003b4e:	4290      	cmp	r0, r2
 8003b50:	d007      	beq.n	8003b62 <TIM_Base_SetConfig+0x26>
 8003b52:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003b56:	4290      	cmp	r0, r2
 8003b58:	d003      	beq.n	8003b62 <TIM_Base_SetConfig+0x26>
 8003b5a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003b5e:	4290      	cmp	r0, r2
 8003b60:	d119      	bne.n	8003b96 <TIM_Base_SetConfig+0x5a>
    tmpcr1 |= Structure->CounterMode;
 8003b62:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003b64:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8003b68:	4313      	orrs	r3, r2
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 8003b6a:	4a17      	ldr	r2, [pc, #92]	; (8003bc8 <TIM_Base_SetConfig+0x8c>)
 8003b6c:	4290      	cmp	r0, r2
 8003b6e:	d104      	bne.n	8003b7a <TIM_Base_SetConfig+0x3e>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003b70:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8003b72:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003b76:	4313      	orrs	r3, r2
 8003b78:	e018      	b.n	8003bac <TIM_Base_SetConfig+0x70>
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 8003b7a:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8003b7e:	d0f7      	beq.n	8003b70 <TIM_Base_SetConfig+0x34>
 8003b80:	4a12      	ldr	r2, [pc, #72]	; (8003bcc <TIM_Base_SetConfig+0x90>)
 8003b82:	4290      	cmp	r0, r2
 8003b84:	d0f4      	beq.n	8003b70 <TIM_Base_SetConfig+0x34>
 8003b86:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003b8a:	4290      	cmp	r0, r2
 8003b8c:	d0f0      	beq.n	8003b70 <TIM_Base_SetConfig+0x34>
 8003b8e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003b92:	4290      	cmp	r0, r2
 8003b94:	d0ec      	beq.n	8003b70 <TIM_Base_SetConfig+0x34>
 8003b96:	4a0e      	ldr	r2, [pc, #56]	; (8003bd0 <TIM_Base_SetConfig+0x94>)
 8003b98:	4290      	cmp	r0, r2
 8003b9a:	d0e9      	beq.n	8003b70 <TIM_Base_SetConfig+0x34>
 8003b9c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003ba0:	4290      	cmp	r0, r2
 8003ba2:	d0e5      	beq.n	8003b70 <TIM_Base_SetConfig+0x34>
 8003ba4:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003ba8:	4290      	cmp	r0, r2
 8003baa:	d0e1      	beq.n	8003b70 <TIM_Base_SetConfig+0x34>
  TIMx->CR1 = tmpcr1;
 8003bac:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003bae:	688b      	ldr	r3, [r1, #8]
 8003bb0:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8003bb2:	680b      	ldr	r3, [r1, #0]
 8003bb4:	6283      	str	r3, [r0, #40]	; 0x28
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)  
 8003bb6:	4b04      	ldr	r3, [pc, #16]	; (8003bc8 <TIM_Base_SetConfig+0x8c>)
 8003bb8:	4298      	cmp	r0, r3
    TIMx->RCR = Structure->RepetitionCounter;
 8003bba:	bf04      	itt	eq
 8003bbc:	690b      	ldreq	r3, [r1, #16]
 8003bbe:	6303      	streq	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 8003bc0:	2301      	movs	r3, #1
 8003bc2:	6143      	str	r3, [r0, #20]
}
 8003bc4:	4770      	bx	lr
 8003bc6:	bf00      	nop
 8003bc8:	40010000 	.word	0x40010000
 8003bcc:	40000400 	.word	0x40000400
 8003bd0:	40014000 	.word	0x40014000

08003bd4 <HAL_TIM_Base_Init>:
{ 
 8003bd4:	b510      	push	{r4, lr}
  if(htim == NULL)
 8003bd6:	4604      	mov	r4, r0
 8003bd8:	b1a0      	cbz	r0, 8003c04 <HAL_TIM_Base_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 8003bda:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8003bde:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8003be2:	b91b      	cbnz	r3, 8003bec <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8003be4:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_TIM_Base_MspInit(htim);
 8003be8:	f001 fe9e 	bl	8005928 <HAL_TIM_Base_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 8003bec:	2302      	movs	r3, #2
 8003bee:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 8003bf2:	6820      	ldr	r0, [r4, #0]
 8003bf4:	1d21      	adds	r1, r4, #4
 8003bf6:	f7ff ffa1 	bl	8003b3c <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 8003bfa:	2301      	movs	r3, #1
 8003bfc:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  return HAL_OK;
 8003c00:	2000      	movs	r0, #0
 8003c02:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8003c04:	2001      	movs	r0, #1
}
 8003c06:	bd10      	pop	{r4, pc}

08003c08 <HAL_TIM_PWM_Init>:
{
 8003c08:	b510      	push	{r4, lr}
  if(htim == NULL)
 8003c0a:	4604      	mov	r4, r0
 8003c0c:	b1a0      	cbz	r0, 8003c38 <HAL_TIM_PWM_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 8003c0e:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8003c12:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8003c16:	b91b      	cbnz	r3, 8003c20 <HAL_TIM_PWM_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8003c18:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_TIM_PWM_MspInit(htim);
 8003c1c:	f7ff fe2d 	bl	800387a <HAL_TIM_PWM_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;  
 8003c20:	2302      	movs	r3, #2
 8003c22:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 8003c26:	6820      	ldr	r0, [r4, #0]
 8003c28:	1d21      	adds	r1, r4, #4
 8003c2a:	f7ff ff87 	bl	8003b3c <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 8003c2e:	2301      	movs	r3, #1
 8003c30:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  return HAL_OK;
 8003c34:	2000      	movs	r0, #0
 8003c36:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8003c38:	2001      	movs	r0, #1
}  
 8003c3a:	bd10      	pop	{r4, pc}

08003c3c <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003c3c:	6a03      	ldr	r3, [r0, #32]
 8003c3e:	f023 0310 	bic.w	r3, r3, #16
 8003c42:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 8003c44:	6a03      	ldr	r3, [r0, #32]
{
 8003c46:	b570      	push	{r4, r5, r6, lr}
  tmpcr2 = TIMx->CR2;
 8003c48:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8003c4a:	6982      	ldr	r2, [r0, #24]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003c4c:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003c4e:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003c52:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003c56:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 8003c58:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003c5c:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 8003c60:	4d0b      	ldr	r5, [pc, #44]	; (8003c90 <TIM_OC2_SetConfig+0x54>)
 8003c62:	42a8      	cmp	r0, r5
 8003c64:	d10d      	bne.n	8003c82 <TIM_OC2_SetConfig+0x46>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003c66:	68cd      	ldr	r5, [r1, #12]
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003c68:	698e      	ldr	r6, [r1, #24]
    tmpccer &= ~TIM_CCER_CC2NP;
 8003c6a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003c6e:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003c72:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003c74:	f424 6440 	bic.w	r4, r4, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003c78:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC2NE;
 8003c7a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003c7e:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
  TIMx->CR2 = tmpcr2;
 8003c82:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8003c84:	6182      	str	r2, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8003c86:	684a      	ldr	r2, [r1, #4]
 8003c88:	6382      	str	r2, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 8003c8a:	6203      	str	r3, [r0, #32]
 8003c8c:	bd70      	pop	{r4, r5, r6, pc}
 8003c8e:	bf00      	nop
 8003c90:	40010000 	.word	0x40010000

08003c94 <HAL_TIM_PWM_ConfigChannel>:
{
 8003c94:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 8003c96:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8003c9a:	2b01      	cmp	r3, #1
{
 8003c9c:	4604      	mov	r4, r0
 8003c9e:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(htim);
 8003ca2:	d025      	beq.n	8003cf0 <HAL_TIM_PWM_ConfigChannel+0x5c>
 8003ca4:	2301      	movs	r3, #1
 8003ca6:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
  htim->State = HAL_TIM_STATE_BUSY;
 8003caa:	f884 0039 	strb.w	r0, [r4, #57]	; 0x39
  switch (Channel)
 8003cae:	2a0c      	cmp	r2, #12
 8003cb0:	d818      	bhi.n	8003ce4 <HAL_TIM_PWM_ConfigChannel+0x50>
 8003cb2:	e8df f002 	tbb	[pc, r2]
 8003cb6:	1707      	.short	0x1707
 8003cb8:	171e1717 	.word	0x171e1717
 8003cbc:	172f1717 	.word	0x172f1717
 8003cc0:	1717      	.short	0x1717
 8003cc2:	40          	.byte	0x40
 8003cc3:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003cc4:	6820      	ldr	r0, [r4, #0]
 8003cc6:	f7ff fd59 	bl	800377c <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003cca:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003ccc:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003cce:	699a      	ldr	r2, [r3, #24]
 8003cd0:	f042 0208 	orr.w	r2, r2, #8
 8003cd4:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003cd6:	699a      	ldr	r2, [r3, #24]
 8003cd8:	f022 0204 	bic.w	r2, r2, #4
 8003cdc:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003cde:	699a      	ldr	r2, [r3, #24]
 8003ce0:	430a      	orrs	r2, r1
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003ce2:	619a      	str	r2, [r3, #24]
  htim->State = HAL_TIM_STATE_READY;
 8003ce4:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 8003ce6:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8003ce8:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UNLOCK(htim);
 8003cec:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
}
 8003cf0:	bd38      	pop	{r3, r4, r5, pc}
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003cf2:	6820      	ldr	r0, [r4, #0]
 8003cf4:	f7ff ffa2 	bl	8003c3c <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003cf8:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003cfa:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003cfc:	699a      	ldr	r2, [r3, #24]
 8003cfe:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003d02:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003d04:	699a      	ldr	r2, [r3, #24]
 8003d06:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003d0a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003d0c:	699a      	ldr	r2, [r3, #24]
 8003d0e:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8003d12:	e7e6      	b.n	8003ce2 <HAL_TIM_PWM_ConfigChannel+0x4e>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003d14:	6820      	ldr	r0, [r4, #0]
 8003d16:	f7ff fd59 	bl	80037cc <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003d1a:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;  
 8003d1c:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003d1e:	69da      	ldr	r2, [r3, #28]
 8003d20:	f042 0208 	orr.w	r2, r2, #8
 8003d24:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003d26:	69da      	ldr	r2, [r3, #28]
 8003d28:	f022 0204 	bic.w	r2, r2, #4
 8003d2c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;  
 8003d2e:	69da      	ldr	r2, [r3, #28]
 8003d30:	430a      	orrs	r2, r1
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;  
 8003d32:	61da      	str	r2, [r3, #28]
    break;
 8003d34:	e7d6      	b.n	8003ce4 <HAL_TIM_PWM_ConfigChannel+0x50>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003d36:	6820      	ldr	r0, [r4, #0]
 8003d38:	f7ff fd72 	bl	8003820 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003d3c:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;  
 8003d3e:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003d40:	69da      	ldr	r2, [r3, #28]
 8003d42:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003d46:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003d48:	69da      	ldr	r2, [r3, #28]
 8003d4a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003d4e:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;  
 8003d50:	69da      	ldr	r2, [r3, #28]
 8003d52:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8003d56:	e7ec      	b.n	8003d32 <HAL_TIM_PWM_ConfigChannel+0x9e>

08003d58 <TIM_CCxChannelCmd>:
  TIMx->CCER &= ~tmp;
 8003d58:	6a03      	ldr	r3, [r0, #32]
{
 8003d5a:	b510      	push	{r4, lr}
  tmp = TIM_CCER_CC1E << Channel;
 8003d5c:	2401      	movs	r4, #1
 8003d5e:	408c      	lsls	r4, r1
  TIMx->CCER &= ~tmp;
 8003d60:	ea23 0304 	bic.w	r3, r3, r4
 8003d64:	6203      	str	r3, [r0, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << Channel);
 8003d66:	6a03      	ldr	r3, [r0, #32]
 8003d68:	408a      	lsls	r2, r1
 8003d6a:	431a      	orrs	r2, r3
 8003d6c:	6202      	str	r2, [r0, #32]
 8003d6e:	bd10      	pop	{r4, pc}

08003d70 <HAL_TIM_PWM_Start>:
{
 8003d70:	b510      	push	{r4, lr}
 8003d72:	4604      	mov	r4, r0
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003d74:	2201      	movs	r2, #1
 8003d76:	6800      	ldr	r0, [r0, #0]
 8003d78:	f7ff ffee 	bl	8003d58 <TIM_CCxChannelCmd>
  if(IS_TIM_ADVANCED_INSTANCE(htim->Instance) != RESET)  
 8003d7c:	6823      	ldr	r3, [r4, #0]
 8003d7e:	4a06      	ldr	r2, [pc, #24]	; (8003d98 <HAL_TIM_PWM_Start+0x28>)
 8003d80:	4293      	cmp	r3, r2
    __HAL_TIM_MOE_ENABLE(htim);
 8003d82:	bf02      	ittt	eq
 8003d84:	6c5a      	ldreq	r2, [r3, #68]	; 0x44
 8003d86:	f442 4200 	orreq.w	r2, r2, #32768	; 0x8000
 8003d8a:	645a      	streq	r2, [r3, #68]	; 0x44
  __HAL_TIM_ENABLE(htim);
 8003d8c:	681a      	ldr	r2, [r3, #0]
 8003d8e:	f042 0201 	orr.w	r2, r2, #1
 8003d92:	601a      	str	r2, [r3, #0]
} 
 8003d94:	2000      	movs	r0, #0
 8003d96:	bd10      	pop	{r4, pc}
 8003d98:	40010000 	.word	0x40010000

08003d9c <HAL_TIMEx_MasterConfigSynchronization>:
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
  
  __HAL_LOCK(htim);
 8003d9c:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8003da0:	2b01      	cmp	r3, #1
{
 8003da2:	b510      	push	{r4, lr}
 8003da4:	f04f 0302 	mov.w	r3, #2
  __HAL_LOCK(htim);
 8003da8:	d018      	beq.n	8003ddc <HAL_TIMEx_MasterConfigSynchronization+0x40>
  
  htim->State = HAL_TIM_STATE_BUSY;
 8003daa:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8003dae:	6803      	ldr	r3, [r0, #0]
  /* Select the TRGO source */
  htim->Instance->CR2 |= sMasterConfig->MasterOutputTrigger;
 8003db0:	680c      	ldr	r4, [r1, #0]
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8003db2:	685a      	ldr	r2, [r3, #4]

  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 8003db4:	6849      	ldr	r1, [r1, #4]
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8003db6:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8003dba:	605a      	str	r2, [r3, #4]
  htim->Instance->CR2 |= sMasterConfig->MasterOutputTrigger;
 8003dbc:	685a      	ldr	r2, [r3, #4]
 8003dbe:	4322      	orrs	r2, r4
 8003dc0:	605a      	str	r2, [r3, #4]
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 8003dc2:	689a      	ldr	r2, [r3, #8]
 8003dc4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003dc8:	609a      	str	r2, [r3, #8]
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 8003dca:	689a      	ldr	r2, [r3, #8]
 8003dcc:	430a      	orrs	r2, r1
 8003dce:	609a      	str	r2, [r3, #8]
  
  htim->State = HAL_TIM_STATE_READY;
 8003dd0:	2301      	movs	r3, #1
 8003dd2:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  
  __HAL_UNLOCK(htim);
 8003dd6:	2300      	movs	r3, #0
 8003dd8:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
  __HAL_LOCK(htim);
 8003ddc:	4618      	mov	r0, r3
  
  return HAL_OK;
} 
 8003dde:	bd10      	pop	{r4, pc}

08003de0 <HAL_TIMEx_CommutationCallback>:
 8003de0:	4770      	bx	lr

08003de2 <HAL_TIMEx_BreakCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003de2:	4770      	bx	lr

08003de4 <USB_CoreInit>:
  * @param  cfg  pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8003de4:	b084      	sub	sp, #16
 8003de6:	b538      	push	{r3, r4, r5, lr}
 8003de8:	ad05      	add	r5, sp, #20
 8003dea:	e885 000e 	stmia.w	r5, {r1, r2, r3}
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8003dee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003df0:	2b01      	cmp	r3, #1
{
 8003df2:	4604      	mov	r4, r0
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8003df4:	d126      	bne.n	8003e44 <USB_CoreInit+0x60>
  {
    
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8003df6:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8003df8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003dfc:	6383      	str	r3, [r0, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8003dfe:	68c3      	ldr	r3, [r0, #12]
 8003e00:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8003e04:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003e08:	60c3      	str	r3, [r0, #12]
   
    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8003e0a:	68c3      	ldr	r3, [r0, #12]
 8003e0c:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8003e10:	60c3      	str	r3, [r0, #12]
    if(cfg.use_external_vbus == 1U)
 8003e12:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8003e14:	2b01      	cmp	r3, #1
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8003e16:	bf02      	ittt	eq
 8003e18:	68c3      	ldreq	r3, [r0, #12]
 8003e1a:	f443 1380 	orreq.w	r3, r3, #1048576	; 0x100000
 8003e1e:	60c3      	streq	r3, [r0, #12]
    }
    /* Reset after a PHY select  */
    USB_CoreReset(USBx); 
 8003e20:	f000 fbde 	bl	80045e0 <USB_CoreReset>
    
    /* Deactivate the power down*/
    USBx->GCCFG = USB_OTG_GCCFG_PWRDWN;
  }
 
  if(cfg.dma_enable == ENABLE)
 8003e24:	9b08      	ldr	r3, [sp, #32]
 8003e26:	2b01      	cmp	r3, #1
 8003e28:	d107      	bne.n	8003e3a <USB_CoreInit+0x56>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8003e2a:	68a3      	ldr	r3, [r4, #8]
 8003e2c:	f043 0306 	orr.w	r3, r3, #6
 8003e30:	60a3      	str	r3, [r4, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8003e32:	68a3      	ldr	r3, [r4, #8]
 8003e34:	f043 0320 	orr.w	r3, r3, #32
 8003e38:	60a3      	str	r3, [r4, #8]
  }  

  return HAL_OK;
}
 8003e3a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003e3e:	2000      	movs	r0, #0
 8003e40:	b004      	add	sp, #16
 8003e42:	4770      	bx	lr
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8003e44:	68c3      	ldr	r3, [r0, #12]
 8003e46:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003e4a:	60c3      	str	r3, [r0, #12]
    USB_CoreReset(USBx);
 8003e4c:	f000 fbc8 	bl	80045e0 <USB_CoreReset>
    USBx->GCCFG = USB_OTG_GCCFG_PWRDWN;
 8003e50:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003e54:	63a3      	str	r3, [r4, #56]	; 0x38
 8003e56:	e7e5      	b.n	8003e24 <USB_CoreInit+0x40>

08003e58 <USB_EnableGlobalInt>:
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8003e58:	6883      	ldr	r3, [r0, #8]
 8003e5a:	f043 0301 	orr.w	r3, r3, #1
 8003e5e:	6083      	str	r3, [r0, #8]
  return HAL_OK;
}
 8003e60:	2000      	movs	r0, #0
 8003e62:	4770      	bx	lr

08003e64 <USB_DisableGlobalInt>:
  * @param  USBx  Selected device
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8003e64:	6883      	ldr	r3, [r0, #8]
 8003e66:	f023 0301 	bic.w	r3, r3, #1
 8003e6a:	6083      	str	r3, [r0, #8]
  return HAL_OK;
}
 8003e6c:	2000      	movs	r0, #0
 8003e6e:	4770      	bx	lr

08003e70 <USB_SetCurrentMode>:
  *            @arg USB_OTG_HOST_MODE: Host mode
  *            @arg USB_OTG_DRD_MODE: Dual Role Device mode  
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx , USB_OTG_ModeTypeDef mode)
{
 8003e70:	b508      	push	{r3, lr}
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD); 
 8003e72:	68c3      	ldr	r3, [r0, #12]
  
  if ( mode == USB_OTG_HOST_MODE)
 8003e74:	2901      	cmp	r1, #1
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD); 
 8003e76:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 8003e7a:	60c3      	str	r3, [r0, #12]
  if ( mode == USB_OTG_HOST_MODE)
 8003e7c:	d108      	bne.n	8003e90 <USB_SetCurrentMode+0x20>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD; 
 8003e7e:	68c3      	ldr	r3, [r0, #12]
 8003e80:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8003e84:	60c3      	str	r3, [r0, #12]
  }
  else if ( mode == USB_OTG_DEVICE_MODE)
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD; 
  }
  HAL_Delay(50U);
 8003e86:	2032      	movs	r0, #50	; 0x32
 8003e88:	f7fd fa5e 	bl	8001348 <HAL_Delay>
  
  return HAL_OK;
}
 8003e8c:	2000      	movs	r0, #0
 8003e8e:	bd08      	pop	{r3, pc}
  else if ( mode == USB_OTG_DEVICE_MODE)
 8003e90:	2900      	cmp	r1, #0
 8003e92:	d1f8      	bne.n	8003e86 <USB_SetCurrentMode+0x16>
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD; 
 8003e94:	68c3      	ldr	r3, [r0, #12]
 8003e96:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8003e9a:	60c3      	str	r3, [r0, #12]
 8003e9c:	e7f3      	b.n	8003e86 <USB_SetCurrentMode+0x16>
	...

08003ea0 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit (USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8003ea0:	b084      	sub	sp, #16
 8003ea2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003ea6:	4604      	mov	r4, r0
 8003ea8:	a807      	add	r0, sp, #28
 8003eaa:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 8003eae:	9e11      	ldr	r6, [sp, #68]	; 0x44
 8003eb0:	9f0a      	ldr	r7, [sp, #40]	; 0x28
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
  }
#else
  if (cfg.vbus_sensing_enable == 0U)
  {
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8003eb2:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8003eb4:	4688      	mov	r8, r1
  if (cfg.vbus_sensing_enable == 0U)
 8003eb6:	b9a6      	cbnz	r6, 8003ee2 <USB_DevInit+0x42>
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8003eb8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003ebc:	63a3      	str	r3, [r4, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
  }
#endif /* STM32F446xx || STM32F469xx || STM32F479xx || STM32F412Zx || STM32F412Rx || STM32F412Vx || STM32F412Cx || STM32F413xx || STM32F423xx  */
  
  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8003ebe:	2300      	movs	r3, #0
 8003ec0:	f8c4 3e00 	str.w	r3, [r4, #3584]	; 0xe00
  
  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8003ec4:	f8d4 3800 	ldr.w	r3, [r4, #2048]	; 0x800
 8003ec8:	f8c4 3800 	str.w	r3, [r4, #2048]	; 0x800
  
  if(cfg.phy_itface  == USB_OTG_ULPI_PHY)
 8003ecc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8003ece:	2b01      	cmp	r3, #1
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8003ed0:	f504 6500 	add.w	r5, r4, #2048	; 0x800
  if(cfg.phy_itface  == USB_OTG_ULPI_PHY)
 8003ed4:	d15e      	bne.n	8003f94 <USB_DevInit+0xf4>
  {
    if(cfg.speed == USB_OTG_SPEED_HIGH)
 8003ed6:	9909      	ldr	r1, [sp, #36]	; 0x24
 8003ed8:	b939      	cbnz	r1, 8003eea <USB_DevInit+0x4a>
    }
  }
  else
  {
    /* Set Full speed phy */
    USB_SetDevSpeed (USBx , USB_OTG_SPEED_FULL);
 8003eda:	4620      	mov	r0, r4
 8003edc:	f000 f89e 	bl	800401c <USB_SetDevSpeed>
 8003ee0:	e007      	b.n	8003ef2 <USB_DevInit+0x52>
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8003ee2:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8003ee6:	63a3      	str	r3, [r4, #56]	; 0x38
 8003ee8:	e7e9      	b.n	8003ebe <USB_DevInit+0x1e>
      USB_SetDevSpeed (USBx , USB_OTG_SPEED_HIGH_IN_FULL);
 8003eea:	4619      	mov	r1, r3
 8003eec:	4620      	mov	r0, r4
 8003eee:	f000 f895 	bl	800401c <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  USB_FlushTxFifo(USBx , 0x10U); /* all Tx FIFOs */
 8003ef2:	2110      	movs	r1, #16
 8003ef4:	4620      	mov	r0, r4
 8003ef6:	f000 f86f 	bl	8003fd8 <USB_FlushTxFifo>
  USB_FlushRxFifo(USBx);
 8003efa:	4620      	mov	r0, r4
 8003efc:	f000 f87e 	bl	8003ffc <USB_FlushRxFifo>
  
  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8003f00:	2300      	movs	r3, #0
  USBx_DEVICE->DOEPMSK = 0U;
  USBx_DEVICE->DAINT = 0xFFFFFFFFU;
 8003f02:	f04f 32ff 	mov.w	r2, #4294967295
  USBx_DEVICE->DIEPMSK = 0U;
 8003f06:	612b      	str	r3, [r5, #16]
 8003f08:	4619      	mov	r1, r3
  USBx_DEVICE->DOEPMSK = 0U;
 8003f0a:	616b      	str	r3, [r5, #20]
  
  for (i = 0U; i < cfg.dev_endpoints; i++)
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
    {
      USBx_INEP(i)->DIEPCTL = (USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK);
 8003f0c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  USBx_DEVICE->DAINT = 0xFFFFFFFFU;
 8003f10:	61aa      	str	r2, [r5, #24]
    {
      USBx_INEP(i)->DIEPCTL = 0U;
    }
    
    USBx_INEP(i)->DIEPTSIZ = 0U;
    USBx_INEP(i)->DIEPINT  = 0xFFU;
 8003f12:	f04f 0eff 	mov.w	lr, #255	; 0xff
  USBx_DEVICE->DAINTMSK = 0U;
 8003f16:	61eb      	str	r3, [r5, #28]
 8003f18:	f504 6210 	add.w	r2, r4, #2304	; 0x900
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8003f1c:	4543      	cmp	r3, r8
 8003f1e:	d13b      	bne.n	8003f98 <USB_DevInit+0xf8>
 8003f20:	2100      	movs	r1, #0
 8003f22:	f504 6230 	add.w	r2, r4, #2816	; 0xb00
 8003f26:	4608      	mov	r0, r1
  
  for (i = 0U; i < cfg.dev_endpoints; i++)
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
    {
      USBx_OUTEP(i)->DOEPCTL = (USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK);
 8003f28:	f04f 4e90 	mov.w	lr, #1207959552	; 0x48000000
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
    }
    
    USBx_OUTEP(i)->DOEPTSIZ = 0U;
    USBx_OUTEP(i)->DOEPINT  = 0xFFU;
 8003f2c:	f04f 0cff 	mov.w	ip, #255	; 0xff
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8003f30:	428b      	cmp	r3, r1
 8003f32:	d13e      	bne.n	8003fb2 <USB_DevInit+0x112>
  }
  
  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8003f34:	692b      	ldr	r3, [r5, #16]
  
  if (cfg.dma_enable == 1U)
 8003f36:	2f01      	cmp	r7, #1
  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8003f38:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003f3c:	612b      	str	r3, [r5, #16]
  if (cfg.dma_enable == 1U)
 8003f3e:	d108      	bne.n	8003f52 <USB_DevInit+0xb2>
  {
    /*Set threshold parameters */
    USBx_DEVICE->DTHRCTL = (USB_OTG_DTHRCTL_TXTHRLEN_6 | USB_OTG_DTHRCTL_RXTHRLEN_6);
 8003f40:	4b23      	ldr	r3, [pc, #140]	; (8003fd0 <USB_DevInit+0x130>)
 8003f42:	632b      	str	r3, [r5, #48]	; 0x30
    USBx_DEVICE->DTHRCTL |= (USB_OTG_DTHRCTL_RXTHREN | USB_OTG_DTHRCTL_ISOTHREN | USB_OTG_DTHRCTL_NONISOTHREN);
 8003f44:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8003f46:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003f4a:	f043 0303 	orr.w	r3, r3, #3
 8003f4e:	632b      	str	r3, [r5, #48]	; 0x30
    
    i= USBx_DEVICE->DTHRCTL;
 8003f50:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  }
  
  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8003f52:	2300      	movs	r3, #0
 8003f54:	61a3      	str	r3, [r4, #24]
  
  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8003f56:	f06f 4380 	mvn.w	r3, #1073741824	; 0x40000000
 8003f5a:	6163      	str	r3, [r4, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == DISABLE)
 8003f5c:	b91f      	cbnz	r7, 8003f66 <USB_DevInit+0xc6>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM; 
 8003f5e:	69a3      	ldr	r3, [r4, #24]
 8003f60:	f043 0310 	orr.w	r3, r3, #16
 8003f64:	61a3      	str	r3, [r4, #24]
  }
  
  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |\
 8003f66:	69a2      	ldr	r2, [r4, #24]
 8003f68:	4b1a      	ldr	r3, [pc, #104]	; (8003fd4 <USB_DevInit+0x134>)
 8003f6a:	4313      	orrs	r3, r2
 8003f6c:	61a3      	str	r3, [r4, #24]
                    USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |\
                    USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM|\
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM);
  
  if(cfg.Sof_enable)
 8003f6e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003f70:	b11b      	cbz	r3, 8003f7a <USB_DevInit+0xda>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8003f72:	69a3      	ldr	r3, [r4, #24]
 8003f74:	f043 0308 	orr.w	r3, r3, #8
 8003f78:	61a3      	str	r3, [r4, #24]
  }

  if (cfg.vbus_sensing_enable == ENABLE)
 8003f7a:	2e01      	cmp	r6, #1
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT); 
 8003f7c:	bf01      	itttt	eq
 8003f7e:	69a3      	ldreq	r3, [r4, #24]
 8003f80:	f043 4380 	orreq.w	r3, r3, #1073741824	; 0x40000000
 8003f84:	f043 0304 	orreq.w	r3, r3, #4
 8003f88:	61a3      	streq	r3, [r4, #24]
  }
  
  return HAL_OK;
}
 8003f8a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003f8e:	2000      	movs	r0, #0
 8003f90:	b004      	add	sp, #16
 8003f92:	4770      	bx	lr
    USB_SetDevSpeed (USBx , USB_OTG_SPEED_FULL);
 8003f94:	2103      	movs	r1, #3
 8003f96:	e7a0      	b.n	8003eda <USB_DevInit+0x3a>
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8003f98:	f8d2 c000 	ldr.w	ip, [r2]
 8003f9c:	f1bc 0f00 	cmp.w	ip, #0
      USBx_INEP(i)->DIEPCTL = (USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK);
 8003fa0:	bfb4      	ite	lt
 8003fa2:	6010      	strlt	r0, [r2, #0]
      USBx_INEP(i)->DIEPCTL = 0U;
 8003fa4:	6011      	strge	r1, [r2, #0]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8003fa6:	3301      	adds	r3, #1
    USBx_INEP(i)->DIEPTSIZ = 0U;
 8003fa8:	6111      	str	r1, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFFU;
 8003faa:	f8c2 e008 	str.w	lr, [r2, #8]
 8003fae:	3220      	adds	r2, #32
 8003fb0:	e7b4      	b.n	8003f1c <USB_DevInit+0x7c>
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8003fb2:	f8d2 8000 	ldr.w	r8, [r2]
 8003fb6:	f1b8 0f00 	cmp.w	r8, #0
      USBx_OUTEP(i)->DOEPCTL = (USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK);
 8003fba:	bfb4      	ite	lt
 8003fbc:	f8c2 e000 	strlt.w	lr, [r2]
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8003fc0:	6010      	strge	r0, [r2, #0]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8003fc2:	3101      	adds	r1, #1
    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8003fc4:	6110      	str	r0, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFFU;
 8003fc6:	f8c2 c008 	str.w	ip, [r2, #8]
 8003fca:	3220      	adds	r2, #32
 8003fcc:	e7b0      	b.n	8003f30 <USB_DevInit+0x90>
 8003fce:	bf00      	nop
 8003fd0:	00800100 	.word	0x00800100
 8003fd4:	803c3800 	.word	0x803c3800

08003fd8 <USB_FlushTxFifo>:
  */
HAL_StatusTypeDef USB_FlushTxFifo (USB_OTG_GlobalTypeDef *USBx, uint32_t num )
{
  uint32_t count = 0;
  
  USBx->GRSTCTL = ( USB_OTG_GRSTCTL_TXFFLSH |(uint32_t)( num << 6)); 
 8003fd8:	0189      	lsls	r1, r1, #6
 8003fda:	f041 0120 	orr.w	r1, r1, #32
 8003fde:	4a06      	ldr	r2, [pc, #24]	; (8003ff8 <USB_FlushTxFifo+0x20>)
 8003fe0:	6101      	str	r1, [r0, #16]
  
  do
  {
    if (++count > 200000)
 8003fe2:	3a01      	subs	r2, #1
 8003fe4:	d005      	beq.n	8003ff2 <USB_FlushTxFifo+0x1a>
    {
      return HAL_TIMEOUT;
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8003fe6:	6903      	ldr	r3, [r0, #16]
 8003fe8:	f013 0320 	ands.w	r3, r3, #32
 8003fec:	d1f9      	bne.n	8003fe2 <USB_FlushTxFifo+0xa>
  
  return HAL_OK;
 8003fee:	4618      	mov	r0, r3
 8003ff0:	4770      	bx	lr
      return HAL_TIMEOUT;
 8003ff2:	2003      	movs	r0, #3
}
 8003ff4:	4770      	bx	lr
 8003ff6:	bf00      	nop
 8003ff8:	00030d41 	.word	0x00030d41

08003ffc <USB_FlushRxFifo>:
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
  uint32_t count = 0;
  
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8003ffc:	2310      	movs	r3, #16
 8003ffe:	4a06      	ldr	r2, [pc, #24]	; (8004018 <USB_FlushRxFifo+0x1c>)
 8004000:	6103      	str	r3, [r0, #16]
  
  do
  {
    if (++count > 200000)
 8004002:	3a01      	subs	r2, #1
 8004004:	d005      	beq.n	8004012 <USB_FlushRxFifo+0x16>
    {
      return HAL_TIMEOUT;
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8004006:	6903      	ldr	r3, [r0, #16]
 8004008:	f013 0310 	ands.w	r3, r3, #16
 800400c:	d1f9      	bne.n	8004002 <USB_FlushRxFifo+0x6>
  
  return HAL_OK;
 800400e:	4618      	mov	r0, r3
 8004010:	4770      	bx	lr
      return HAL_TIMEOUT;
 8004012:	2003      	movs	r0, #3
}
 8004014:	4770      	bx	lr
 8004016:	bf00      	nop
 8004018:	00030d41 	.word	0x00030d41

0800401c <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_LOW: Low speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx , uint8_t speed)
{
  USBx_DEVICE->DCFG |= speed;
 800401c:	f8d0 3800 	ldr.w	r3, [r0, #2048]	; 0x800
 8004020:	4319      	orrs	r1, r3
 8004022:	f8c0 1800 	str.w	r1, [r0, #2048]	; 0x800
  return HAL_OK;
}
 8004026:	2000      	movs	r0, #0
 8004028:	4770      	bx	lr

0800402a <USB_GetDevSpeed>:
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
  uint8_t speed = 0U;
  
  if((USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD) == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800402a:	f500 6200 	add.w	r2, r0, #2048	; 0x800
 800402e:	f8d0 0808 	ldr.w	r0, [r0, #2056]	; 0x808
 8004032:	f010 0006 	ands.w	r0, r0, #6
 8004036:	d012      	beq.n	800405e <USB_GetDevSpeed+0x34>
  {
    speed = USB_OTG_SPEED_HIGH;
  }
  else if (((USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD) == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ)||
 8004038:	6893      	ldr	r3, [r2, #8]
 800403a:	f003 0306 	and.w	r3, r3, #6
 800403e:	2b02      	cmp	r3, #2
 8004040:	d00c      	beq.n	800405c <USB_GetDevSpeed+0x32>
           ((USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD) == DSTS_ENUMSPD_FS_PHY_48MHZ))
 8004042:	6893      	ldr	r3, [r2, #8]
 8004044:	f003 0306 	and.w	r3, r3, #6
  else if (((USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD) == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ)||
 8004048:	2b06      	cmp	r3, #6
 800404a:	d007      	beq.n	800405c <USB_GetDevSpeed+0x32>
  {
    speed = USB_OTG_SPEED_FULL;
  }
  else if((USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD) == DSTS_ENUMSPD_LS_PHY_6MHZ)
 800404c:	6893      	ldr	r3, [r2, #8]
 800404e:	f003 0306 	and.w	r3, r3, #6
 8004052:	2b04      	cmp	r3, #4
  {
    speed = USB_OTG_SPEED_LOW;
 8004054:	bf14      	ite	ne
 8004056:	2000      	movne	r0, #0
 8004058:	2002      	moveq	r0, #2
 800405a:	4770      	bx	lr
    speed = USB_OTG_SPEED_FULL;
 800405c:	2003      	movs	r0, #3
  }
  
  return speed;
}
 800405e:	4770      	bx	lr

08004060 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8004060:	b530      	push	{r4, r5, lr}
  if (ep->is_in == 1U)
 8004062:	784b      	ldrb	r3, [r1, #1]
 8004064:	780c      	ldrb	r4, [r1, #0]
  {
   USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & ((1U << (ep->num)));
 8004066:	f8d0 581c 	ldr.w	r5, [r0, #2076]	; 0x81c
 800406a:	f500 6200 	add.w	r2, r0, #2048	; 0x800
  if (ep->is_in == 1U)
 800406e:	2b01      	cmp	r3, #1
 8004070:	d11b      	bne.n	80040aa <USB_ActivateEndpoint+0x4a>
   USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & ((1U << (ep->num)));
 8004072:	40a3      	lsls	r3, r4
 8004074:	b29b      	uxth	r3, r3
 8004076:	432b      	orrs	r3, r5
   
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8004078:	f500 6010 	add.w	r0, r0, #2304	; 0x900
   USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & ((1U << (ep->num)));
 800407c:	61d3      	str	r3, [r2, #28]
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800407e:	eb00 1344 	add.w	r3, r0, r4, lsl #5
 8004082:	681a      	ldr	r2, [r3, #0]
 8004084:	0412      	lsls	r2, r2, #16
 8004086:	d40e      	bmi.n	80040a6 <USB_ActivateEndpoint+0x46>
    {
      USBx_INEP(ep->num)->DIEPCTL |= ((ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ ) | (ep->type << 18U) |\
 8004088:	688a      	ldr	r2, [r1, #8]
 800408a:	78c8      	ldrb	r0, [r1, #3]
 800408c:	681d      	ldr	r5, [r3, #0]
 800408e:	f3c2 020a 	ubfx	r2, r2, #0, #11
 8004092:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8004096:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800409a:	ea42 4080 	orr.w	r0, r2, r0, lsl #18
 800409e:	ea40 5084 	orr.w	r0, r0, r4, lsl #22
 80040a2:	4328      	orrs	r0, r5
 80040a4:	6018      	str	r0, [r3, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= ((ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ ) | (ep->type << 18U) |\
       (USB_OTG_DIEPCTL_SD0PID_SEVNFRM)| (USB_OTG_DOEPCTL_USBAEP));
    } 
  }
  return HAL_OK;
}
 80040a6:	2000      	movs	r0, #0
 80040a8:	bd30      	pop	{r4, r5, pc}
     USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((1U << (ep->num)) << 16U);
 80040aa:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80040ae:	40a3      	lsls	r3, r4
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 80040b0:	f500 6030 	add.w	r0, r0, #2816	; 0xb00
     USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((1U << (ep->num)) << 16U);
 80040b4:	432b      	orrs	r3, r5
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 80040b6:	eb00 1044 	add.w	r0, r0, r4, lsl #5
     USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((1U << (ep->num)) << 16U);
 80040ba:	61d3      	str	r3, [r2, #28]
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 80040bc:	6803      	ldr	r3, [r0, #0]
 80040be:	041b      	lsls	r3, r3, #16
 80040c0:	d4f1      	bmi.n	80040a6 <USB_ActivateEndpoint+0x46>
      USBx_OUTEP(ep->num)->DOEPCTL |= ((ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ ) | (ep->type << 18U) |\
 80040c2:	688b      	ldr	r3, [r1, #8]
 80040c4:	78c9      	ldrb	r1, [r1, #3]
 80040c6:	6802      	ldr	r2, [r0, #0]
 80040c8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80040cc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80040d0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80040d4:	ea43 4381 	orr.w	r3, r3, r1, lsl #18
 80040d8:	4313      	orrs	r3, r2
 80040da:	6003      	str	r3, [r0, #0]
 80040dc:	e7e3      	b.n	80040a6 <USB_ActivateEndpoint+0x46>

080040de <USB_DeactivateEndpoint>:
 80040de:	f000 b801 	b.w	80040e4 <USB_DeactivateDedicatedEndpoint>
	...

080040e4 <USB_DeactivateDedicatedEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateDedicatedEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80040e4:	b570      	push	{r4, r5, r6, lr}
  uint32_t count = 0U;
  
  /* Disable the IN endpoint */
  if (ep->is_in == 1U)
 80040e6:	784b      	ldrb	r3, [r1, #1]
 80040e8:	2b01      	cmp	r3, #1
{
 80040ea:	460e      	mov	r6, r1
 80040ec:	4605      	mov	r5, r0
 80040ee:	7809      	ldrb	r1, [r1, #0]
 80040f0:	f04f 0320 	mov.w	r3, #32
  if (ep->is_in == 1U)
 80040f4:	d126      	bne.n	8004144 <USB_DeactivateDedicatedEndpoint+0x60>
  {
    USBx_INEP(ep->num)->DIEPCTL &= ~USB_OTG_DIEPCTL_USBAEP;  
 80040f6:	f500 6210 	add.w	r2, r0, #2304	; 0x900
 80040fa:	fb13 2301 	smlabb	r3, r3, r1, r2
 80040fe:	681a      	ldr	r2, [r3, #0]
 8004100:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004104:	601a      	str	r2, [r3, #0]
    
    /* sets the NAK bit for the IN endpoint */
    USBx_INEP(ep->num)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8004106:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800410a:	601a      	str	r2, [r3, #0]
    
    /* Disable IN endpoint */
    USBx_INEP(ep->num)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS;
 800410c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8004110:	601a      	str	r2, [r3, #0]
 8004112:	4a1f      	ldr	r2, [pc, #124]	; (8004190 <USB_DeactivateDedicatedEndpoint+0xac>)
    
    do
    {
      if (++count > 200000U)
 8004114:	3a01      	subs	r2, #1
 8004116:	d101      	bne.n	800411c <USB_DeactivateDedicatedEndpoint+0x38>
      {
        return HAL_TIMEOUT;
 8004118:	2003      	movs	r0, #3
 800411a:	bd70      	pop	{r4, r5, r6, pc}
      }
    }
    
    /*Wait for  EPDISD endpoint disabled interrupt*/ 
    while ((USBx_INEP(ep->num)->DIEPINT & USB_OTG_DIEPCTL_EPDIS) == USB_OTG_DIEPCTL_EPDIS);
 800411c:	689c      	ldr	r4, [r3, #8]
 800411e:	f014 4480 	ands.w	r4, r4, #1073741824	; 0x40000000
 8004122:	d1f7      	bne.n	8004114 <USB_DeactivateDedicatedEndpoint+0x30>
    
    
    /* Flush any data remaining in the TxFIFO */
    USB_FlushTxFifo(USBx , 0x10U);
 8004124:	2110      	movs	r1, #16
 8004126:	4628      	mov	r0, r5
 8004128:	f7ff ff56 	bl	8003fd8 <USB_FlushTxFifo>
    
    /* Disable endpoint interrupts */
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & ((1U << (ep->num))));   
 800412c:	7831      	ldrb	r1, [r6, #0]
 800412e:	f8d5 281c 	ldr.w	r2, [r5, #2076]	; 0x81c
 8004132:	2301      	movs	r3, #1
 8004134:	408b      	lsls	r3, r1
 8004136:	b29b      	uxth	r3, r3
 8004138:	ea22 0303 	bic.w	r3, r2, r3
 800413c:	f8c5 381c 	str.w	r3, [r5, #2076]	; 0x81c
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
    
    /* Disable endpoint interrupts */
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((1U << (ep->num)) << 16U));         
  }
  return HAL_OK;
 8004140:	4620      	mov	r0, r4
 8004142:	bd70      	pop	{r4, r5, r6, pc}
    USBx_OUTEP(ep->num)->DOEPCTL &= ~USB_OTG_DOEPCTL_USBAEP;  
 8004144:	f500 6230 	add.w	r2, r0, #2816	; 0xb00
 8004148:	fb13 2301 	smlabb	r3, r3, r1, r2
 800414c:	681a      	ldr	r2, [r3, #0]
 800414e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004152:	601a      	str	r2, [r3, #0]
    USBx_OUTEP(ep->num)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8004154:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8004158:	601a      	str	r2, [r3, #0]
    USBx_OUTEP(ep->num)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS;
 800415a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800415e:	601a      	str	r2, [r3, #0]
 8004160:	4a0b      	ldr	r2, [pc, #44]	; (8004190 <USB_DeactivateDedicatedEndpoint+0xac>)
      if (++count > 200000U)
 8004162:	3a01      	subs	r2, #1
 8004164:	d0d8      	beq.n	8004118 <USB_DeactivateDedicatedEndpoint+0x34>
    while ((USBx_OUTEP(ep->num)->DOEPINT & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS);
 8004166:	6898      	ldr	r0, [r3, #8]
 8004168:	f010 0010 	ands.w	r0, r0, #16
 800416c:	d1f9      	bne.n	8004162 <USB_DeactivateDedicatedEndpoint+0x7e>
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 800416e:	f8d5 3804 	ldr.w	r3, [r5, #2052]	; 0x804
 8004172:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004176:	f8c5 3804 	str.w	r3, [r5, #2052]	; 0x804
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((1U << (ep->num)) << 16U));         
 800417a:	f8d5 381c 	ldr.w	r3, [r5, #2076]	; 0x81c
 800417e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8004182:	408a      	lsls	r2, r1
 8004184:	ea23 0302 	bic.w	r3, r3, r2
 8004188:	f8c5 381c 	str.w	r3, [r5, #2076]	; 0x81c

}
 800418c:	bd70      	pop	{r4, r5, r6, pc}
 800418e:	bf00      	nop
 8004190:	00030d41 	.word	0x00030d41

08004194 <USB_EPStartXfer>:
  *           0 : DMA feature not used 
  *           1 : DMA feature used  
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx , USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8004194:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  uint16_t pktcnt = 0U;
  
  /* IN endpoint */
  if (ep->is_in == 1U)
 8004196:	784b      	ldrb	r3, [r1, #1]
 8004198:	780c      	ldrb	r4, [r1, #0]
 800419a:	2b01      	cmp	r3, #1
 800419c:	694b      	ldr	r3, [r1, #20]
 800419e:	d177      	bne.n	8004290 <USB_EPStartXfer+0xfc>
 80041a0:	2620      	movs	r6, #32
 80041a2:	f500 6510 	add.w	r5, r0, #2304	; 0x900
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
    {
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT); 
 80041a6:	fb16 5404 	smlabb	r4, r6, r4, r5
 80041aa:	6926      	ldr	r6, [r4, #16]
    if (ep->xfer_len == 0U)
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	d138      	bne.n	8004222 <USB_EPStartXfer+0x8e>
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT); 
 80041b0:	f026 56ff 	bic.w	r6, r6, #534773760	; 0x1fe00000
 80041b4:	f426 16c0 	bic.w	r6, r6, #1572864	; 0x180000
 80041b8:	6126      	str	r6, [r4, #16]
      USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19U)) ;
 80041ba:	6926      	ldr	r6, [r4, #16]
 80041bc:	f446 2600 	orr.w	r6, r6, #524288	; 0x80000
 80041c0:	6126      	str	r6, [r4, #16]
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ); 
 80041c2:	6926      	ldr	r6, [r4, #16]
 80041c4:	0cf6      	lsrs	r6, r6, #19
 80041c6:	04f6      	lsls	r6, r6, #19
 80041c8:	6126      	str	r6, [r4, #16]
        USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT); 
        USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29U)); 
      }       
    }

    if (dma == 1U)
 80041ca:	2a01      	cmp	r2, #1
 80041cc:	d150      	bne.n	8004270 <USB_EPStartXfer+0xdc>
    {
      USBx_INEP(ep->num)->DIEPDMA = (uint32_t)(ep->dma_addr);
 80041ce:	780c      	ldrb	r4, [r1, #0]
 80041d0:	690e      	ldr	r6, [r1, #16]
 80041d2:	eb05 1444 	add.w	r4, r5, r4, lsl #5
 80041d6:	6166      	str	r6, [r4, #20]
          USBx_DEVICE->DIEPEMPMSK |= 1U << ep->num;
        }
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 80041d8:	78ce      	ldrb	r6, [r1, #3]
 80041da:	2e01      	cmp	r6, #1
 80041dc:	d10f      	bne.n	80041fe <USB_EPStartXfer+0x6a>
    {
      if ((USBx_DEVICE->DSTS & ( 1U << 8U )) == 0U)
 80041de:	f8d0 4808 	ldr.w	r4, [r0, #2056]	; 0x808
 80041e2:	780f      	ldrb	r7, [r1, #0]
 80041e4:	f414 7f80 	tst.w	r4, #256	; 0x100
 80041e8:	f04f 0420 	mov.w	r4, #32
      {
        USBx_INEP(ep->num)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80041ec:	fb14 5407 	smlabb	r4, r4, r7, r5
 80041f0:	6827      	ldr	r7, [r4, #0]
 80041f2:	bf0c      	ite	eq
 80041f4:	f047 5700 	orreq.w	r7, r7, #536870912	; 0x20000000
      }
      else
      {
        USBx_INEP(ep->num)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80041f8:	f047 5780 	orrne.w	r7, r7, #268435456	; 0x10000000
 80041fc:	6027      	str	r7, [r4, #0]
      }
    } 
    
    /* EP enable, IN data in FIFO */
    USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80041fe:	780f      	ldrb	r7, [r1, #0]
 8004200:	eb05 1547 	add.w	r5, r5, r7, lsl #5
    
    if (ep->type == EP_TYPE_ISOC)
 8004204:	2e01      	cmp	r6, #1
    USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8004206:	682c      	ldr	r4, [r5, #0]
 8004208:	f044 4404 	orr.w	r4, r4, #2214592512	; 0x84000000
 800420c:	602c      	str	r4, [r5, #0]
    if (ep->type == EP_TYPE_ISOC)
 800420e:	d105      	bne.n	800421c <USB_EPStartXfer+0x88>
    {
      USB_WritePacket(USBx, ep->xfer_buff, ep->num, ep->xfer_len, dma);   
 8004210:	9200      	str	r2, [sp, #0]
 8004212:	b29b      	uxth	r3, r3
 8004214:	463a      	mov	r2, r7
 8004216:	68c9      	ldr	r1, [r1, #12]
 8004218:	f000 f8ef 	bl	80043fa <USB_WritePacket>
    }
    /* EP enable */
    USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
  }
  return HAL_OK;
}
 800421c:	2000      	movs	r0, #0
 800421e:	b003      	add	sp, #12
 8004220:	bdf0      	pop	{r4, r5, r6, r7, pc}
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8004222:	0cf6      	lsrs	r6, r6, #19
 8004224:	04f6      	lsls	r6, r6, #19
 8004226:	6126      	str	r6, [r4, #16]
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT); 
 8004228:	6926      	ldr	r6, [r4, #16]
      USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket -1U)/ ep->maxpacket) << 19U)) ;
 800422a:	688f      	ldr	r7, [r1, #8]
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT); 
 800422c:	f026 56ff 	bic.w	r6, r6, #534773760	; 0x1fe00000
 8004230:	f426 16c0 	bic.w	r6, r6, #1572864	; 0x180000
 8004234:	6126      	str	r6, [r4, #16]
      USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket -1U)/ ep->maxpacket) << 19U)) ;
 8004236:	19de      	adds	r6, r3, r7
 8004238:	3e01      	subs	r6, #1
 800423a:	fbb6 f7f7 	udiv	r7, r6, r7
 800423e:	4e37      	ldr	r6, [pc, #220]	; (800431c <USB_EPStartXfer+0x188>)
 8004240:	f8d4 e010 	ldr.w	lr, [r4, #16]
 8004244:	ea06 46c7 	and.w	r6, r6, r7, lsl #19
 8004248:	ea46 060e 	orr.w	r6, r6, lr
 800424c:	6126      	str	r6, [r4, #16]
      USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len); 
 800424e:	6927      	ldr	r7, [r4, #16]
 8004250:	f3c3 0612 	ubfx	r6, r3, #0, #19
 8004254:	433e      	orrs	r6, r7
 8004256:	6126      	str	r6, [r4, #16]
      if (ep->type == EP_TYPE_ISOC)
 8004258:	78ce      	ldrb	r6, [r1, #3]
 800425a:	2e01      	cmp	r6, #1
 800425c:	d15a      	bne.n	8004314 <USB_EPStartXfer+0x180>
        USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT); 
 800425e:	6926      	ldr	r6, [r4, #16]
 8004260:	f026 46c0 	bic.w	r6, r6, #1610612736	; 0x60000000
 8004264:	6126      	str	r6, [r4, #16]
        USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29U)); 
 8004266:	6926      	ldr	r6, [r4, #16]
 8004268:	f046 5600 	orr.w	r6, r6, #536870912	; 0x20000000
 800426c:	6126      	str	r6, [r4, #16]
 800426e:	e7ac      	b.n	80041ca <USB_EPStartXfer+0x36>
      if (ep->type != EP_TYPE_ISOC)
 8004270:	78ce      	ldrb	r6, [r1, #3]
 8004272:	2e01      	cmp	r6, #1
 8004274:	d0b3      	beq.n	80041de <USB_EPStartXfer+0x4a>
        if (ep->xfer_len > 0U)
 8004276:	2b00      	cmp	r3, #0
 8004278:	d0ae      	beq.n	80041d8 <USB_EPStartXfer+0x44>
          USBx_DEVICE->DIEPEMPMSK |= 1U << ep->num;
 800427a:	f891 e000 	ldrb.w	lr, [r1]
 800427e:	f8d0 7834 	ldr.w	r7, [r0, #2100]	; 0x834
 8004282:	2401      	movs	r4, #1
 8004284:	fa04 f40e 	lsl.w	r4, r4, lr
 8004288:	433c      	orrs	r4, r7
 800428a:	f8c0 4834 	str.w	r4, [r0, #2100]	; 0x834
 800428e:	e7a3      	b.n	80041d8 <USB_EPStartXfer+0x44>
    USBx_OUTEP(ep->num)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ); 
 8004290:	f500 6530 	add.w	r5, r0, #2816	; 0xb00
 8004294:	eb05 1444 	add.w	r4, r5, r4, lsl #5
 8004298:	6925      	ldr	r5, [r4, #16]
 800429a:	0ced      	lsrs	r5, r5, #19
 800429c:	04ed      	lsls	r5, r5, #19
 800429e:	6125      	str	r5, [r4, #16]
    USBx_OUTEP(ep->num)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT); 
 80042a0:	6925      	ldr	r5, [r4, #16]
 80042a2:	f025 55ff 	bic.w	r5, r5, #534773760	; 0x1fe00000
 80042a6:	f425 15c0 	bic.w	r5, r5, #1572864	; 0x180000
 80042aa:	6125      	str	r5, [r4, #16]
 80042ac:	688d      	ldr	r5, [r1, #8]
    if (ep->xfer_len == 0U)
 80042ae:	b9fb      	cbnz	r3, 80042f0 <USB_EPStartXfer+0x15c>
      USBx_OUTEP(ep->num)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 80042b0:	6923      	ldr	r3, [r4, #16]
 80042b2:	f3c5 0512 	ubfx	r5, r5, #0, #19
 80042b6:	431d      	orrs	r5, r3
 80042b8:	6125      	str	r5, [r4, #16]
      USBx_OUTEP(ep->num)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19U));
 80042ba:	6923      	ldr	r3, [r4, #16]
 80042bc:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80042c0:	6123      	str	r3, [r4, #16]
    if (dma == 1U)
 80042c2:	2a01      	cmp	r2, #1
      USBx_OUTEP(ep->num)->DOEPDMA = (uint32_t)ep->xfer_buff;
 80042c4:	bf04      	itt	eq
 80042c6:	68cb      	ldreq	r3, [r1, #12]
 80042c8:	6163      	streq	r3, [r4, #20]
    if (ep->type == EP_TYPE_ISOC)
 80042ca:	78cb      	ldrb	r3, [r1, #3]
 80042cc:	2b01      	cmp	r3, #1
 80042ce:	d10a      	bne.n	80042e6 <USB_EPStartXfer+0x152>
      if ((USBx_DEVICE->DSTS & ( 1U << 8U )) == 0U)
 80042d0:	f8d0 3808 	ldr.w	r3, [r0, #2056]	; 0x808
 80042d4:	f413 7f80 	tst.w	r3, #256	; 0x100
        USBx_OUTEP(ep->num)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 80042d8:	6823      	ldr	r3, [r4, #0]
 80042da:	bf0c      	ite	eq
 80042dc:	f043 5300 	orreq.w	r3, r3, #536870912	; 0x20000000
        USBx_OUTEP(ep->num)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 80042e0:	f043 5380 	orrne.w	r3, r3, #268435456	; 0x10000000
 80042e4:	6023      	str	r3, [r4, #0]
    USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 80042e6:	6823      	ldr	r3, [r4, #0]
 80042e8:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80042ec:	6023      	str	r3, [r4, #0]
  return HAL_OK;
 80042ee:	e795      	b.n	800421c <USB_EPStartXfer+0x88>
      USBx_OUTEP(ep->num)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (pktcnt << 19U));
 80042f0:	4e0a      	ldr	r6, [pc, #40]	; (800431c <USB_EPStartXfer+0x188>)
 80042f2:	6927      	ldr	r7, [r4, #16]
      pktcnt = (ep->xfer_len + ep->maxpacket -1U)/ ep->maxpacket; 
 80042f4:	442b      	add	r3, r5
 80042f6:	3b01      	subs	r3, #1
 80042f8:	fbb3 f3f5 	udiv	r3, r3, r5
      USBx_OUTEP(ep->num)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (pktcnt << 19U));
 80042fc:	ea06 46c3 	and.w	r6, r6, r3, lsl #19
 8004300:	433e      	orrs	r6, r7
 8004302:	6126      	str	r6, [r4, #16]
      USBx_OUTEP(ep->num)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt));
 8004304:	b29b      	uxth	r3, r3
 8004306:	6926      	ldr	r6, [r4, #16]
 8004308:	435d      	muls	r5, r3
 800430a:	f3c5 0512 	ubfx	r5, r5, #0, #19
 800430e:	4335      	orrs	r5, r6
 8004310:	6125      	str	r5, [r4, #16]
 8004312:	e7d6      	b.n	80042c2 <USB_EPStartXfer+0x12e>
    if (dma == 1U)
 8004314:	2a01      	cmp	r2, #1
 8004316:	d1ae      	bne.n	8004276 <USB_EPStartXfer+0xe2>
 8004318:	e759      	b.n	80041ce <USB_EPStartXfer+0x3a>
 800431a:	bf00      	nop
 800431c:	1ff80000 	.word	0x1ff80000

08004320 <USB_EP0StartXfer>:
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx , USB_OTG_EPTypeDef *ep, uint8_t dma)
{
  /* IN endpoint */
  if (ep->is_in == 1U)
 8004320:	784b      	ldrb	r3, [r1, #1]
 8004322:	2b01      	cmp	r3, #1
{
 8004324:	b570      	push	{r4, r5, r6, lr}
 8004326:	780b      	ldrb	r3, [r1, #0]
 8004328:	694d      	ldr	r5, [r1, #20]
  if (ep->is_in == 1U)
 800432a:	d143      	bne.n	80043b4 <USB_EP0StartXfer+0x94>
 800432c:	2420      	movs	r4, #32
 800432e:	f500 6610 	add.w	r6, r0, #2304	; 0x900
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
    {
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT); 
 8004332:	fb14 6303 	smlabb	r3, r4, r3, r6
 8004336:	691c      	ldr	r4, [r3, #16]
    if (ep->xfer_len == 0U)
 8004338:	b9cd      	cbnz	r5, 800436e <USB_EP0StartXfer+0x4e>
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT); 
 800433a:	f024 54ff 	bic.w	r4, r4, #534773760	; 0x1fe00000
 800433e:	f424 14c0 	bic.w	r4, r4, #1572864	; 0x180000
 8004342:	611c      	str	r4, [r3, #16]
      USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19U)) ;
 8004344:	691c      	ldr	r4, [r3, #16]
 8004346:	f444 2400 	orr.w	r4, r4, #524288	; 0x80000
 800434a:	611c      	str	r4, [r3, #16]
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ); 
 800434c:	691c      	ldr	r4, [r3, #16]
 800434e:	0ce4      	lsrs	r4, r4, #19
 8004350:	04e4      	lsls	r4, r4, #19
 8004352:	611c      	str	r4, [r3, #16]
      USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len); 
    
    }
    
    /* EP enable, IN data in FIFO */
    USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);     
 8004354:	780d      	ldrb	r5, [r1, #0]
 8004356:	eb06 1345 	add.w	r3, r6, r5, lsl #5
    
    if (dma == 1)
 800435a:	2a01      	cmp	r2, #1
    USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);     
 800435c:	681c      	ldr	r4, [r3, #0]
 800435e:	f044 4404 	orr.w	r4, r4, #2214592512	; 0x84000000
 8004362:	601c      	str	r4, [r3, #0]
    if (dma == 1)
 8004364:	d11b      	bne.n	800439e <USB_EP0StartXfer+0x7e>
    {
      USBx_INEP(ep->num)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8004366:	690a      	ldr	r2, [r1, #16]
 8004368:	615a      	str	r2, [r3, #20]
    
    /* EP enable */
    USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);    
  }
  return HAL_OK;
}
 800436a:	2000      	movs	r0, #0
 800436c:	bd70      	pop	{r4, r5, r6, pc}
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800436e:	0ce4      	lsrs	r4, r4, #19
 8004370:	04e4      	lsls	r4, r4, #19
 8004372:	611c      	str	r4, [r3, #16]
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT); 
 8004374:	691c      	ldr	r4, [r3, #16]
 8004376:	f024 54ff 	bic.w	r4, r4, #534773760	; 0x1fe00000
 800437a:	f424 14c0 	bic.w	r4, r4, #1572864	; 0x180000
 800437e:	611c      	str	r4, [r3, #16]
      if(ep->xfer_len > ep->maxpacket)
 8004380:	688c      	ldr	r4, [r1, #8]
 8004382:	42a5      	cmp	r5, r4
        ep->xfer_len = ep->maxpacket;
 8004384:	bf88      	it	hi
 8004386:	614c      	strhi	r4, [r1, #20]
      USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19U)) ;
 8004388:	691c      	ldr	r4, [r3, #16]
 800438a:	f444 2400 	orr.w	r4, r4, #524288	; 0x80000
 800438e:	611c      	str	r4, [r3, #16]
      USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len); 
 8004390:	694c      	ldr	r4, [r1, #20]
 8004392:	691d      	ldr	r5, [r3, #16]
 8004394:	f3c4 0412 	ubfx	r4, r4, #0, #19
 8004398:	432c      	orrs	r4, r5
 800439a:	611c      	str	r4, [r3, #16]
 800439c:	e7da      	b.n	8004354 <USB_EP0StartXfer+0x34>
      if (ep->xfer_len > 0U)
 800439e:	694b      	ldr	r3, [r1, #20]
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d0e2      	beq.n	800436a <USB_EP0StartXfer+0x4a>
        USBx_DEVICE->DIEPEMPMSK |= 1U << (ep->num);
 80043a4:	f8d0 2834 	ldr.w	r2, [r0, #2100]	; 0x834
 80043a8:	2301      	movs	r3, #1
 80043aa:	40ab      	lsls	r3, r5
 80043ac:	4313      	orrs	r3, r2
 80043ae:	f8c0 3834 	str.w	r3, [r0, #2100]	; 0x834
 80043b2:	e7da      	b.n	800436a <USB_EP0StartXfer+0x4a>
    USBx_OUTEP(ep->num)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ); 
 80043b4:	f500 6030 	add.w	r0, r0, #2816	; 0xb00
 80043b8:	eb00 1043 	add.w	r0, r0, r3, lsl #5
 80043bc:	6903      	ldr	r3, [r0, #16]
 80043be:	0cdb      	lsrs	r3, r3, #19
 80043c0:	04db      	lsls	r3, r3, #19
 80043c2:	6103      	str	r3, [r0, #16]
    USBx_OUTEP(ep->num)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT); 
 80043c4:	6903      	ldr	r3, [r0, #16]
 80043c6:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80043ca:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80043ce:	6103      	str	r3, [r0, #16]
 80043d0:	688b      	ldr	r3, [r1, #8]
    if (ep->xfer_len > 0U)
 80043d2:	b105      	cbz	r5, 80043d6 <USB_EP0StartXfer+0xb6>
      ep->xfer_len = ep->maxpacket;
 80043d4:	614b      	str	r3, [r1, #20]
    USBx_OUTEP(ep->num)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19U));
 80043d6:	6904      	ldr	r4, [r0, #16]
 80043d8:	f444 2400 	orr.w	r4, r4, #524288	; 0x80000
 80043dc:	6104      	str	r4, [r0, #16]
    USBx_OUTEP(ep->num)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket)); 
 80043de:	6904      	ldr	r4, [r0, #16]
 80043e0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80043e4:	4323      	orrs	r3, r4
    if (dma == 1U)
 80043e6:	2a01      	cmp	r2, #1
    USBx_OUTEP(ep->num)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket)); 
 80043e8:	6103      	str	r3, [r0, #16]
      USBx_OUTEP(ep->num)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 80043ea:	bf04      	itt	eq
 80043ec:	68cb      	ldreq	r3, [r1, #12]
 80043ee:	6143      	streq	r3, [r0, #20]
    USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);    
 80043f0:	6803      	ldr	r3, [r0, #0]
 80043f2:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80043f6:	6003      	str	r3, [r0, #0]
 80043f8:	e7b7      	b.n	800436a <USB_EP0StartXfer+0x4a>

080043fa <USB_WritePacket>:
  *           0 : DMA feature not used 
  *           1 : DMA feature used  
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src, uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 80043fa:	b510      	push	{r4, lr}
 80043fc:	f89d 4008 	ldrb.w	r4, [sp, #8]
  uint32_t count32b = 0U , i = 0U;
  
  if (dma == 0U)
 8004400:	b94c      	cbnz	r4, 8004416 <USB_WritePacket+0x1c>
  {
    count32b =  (len + 3U) / 4U;
 8004402:	3303      	adds	r3, #3
    for (i = 0U; i < count32b; i++, src += 4U)
    {
      USBx_DFIFO(ch_ep_num) = *((__packed uint32_t *)src);
 8004404:	f500 5080 	add.w	r0, r0, #4096	; 0x1000
 8004408:	f023 0303 	bic.w	r3, r3, #3
 800440c:	eb00 3202 	add.w	r2, r0, r2, lsl #12
 8004410:	440b      	add	r3, r1
    for (i = 0U; i < count32b; i++, src += 4U)
 8004412:	4299      	cmp	r1, r3
 8004414:	d101      	bne.n	800441a <USB_WritePacket+0x20>
    }
  }
  return HAL_OK;
}
 8004416:	2000      	movs	r0, #0
 8004418:	bd10      	pop	{r4, pc}
      USBx_DFIFO(ch_ep_num) = *((__packed uint32_t *)src);
 800441a:	f851 0b04 	ldr.w	r0, [r1], #4
 800441e:	6010      	str	r0, [r2, #0]
 8004420:	e7f7      	b.n	8004412 <USB_WritePacket+0x18>

08004422 <USB_ReadPacket>:
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
  uint32_t i=0U;
  uint32_t count32b = (len + 3U) / 4U;
 8004422:	3203      	adds	r2, #3
 8004424:	f022 0203 	bic.w	r2, r2, #3
 8004428:	440a      	add	r2, r1
  
  for ( i = 0U; i < count32b; i++, dest += 4U )
  {
    *(__packed uint32_t *)dest = USBx_DFIFO(0U);
 800442a:	f500 5080 	add.w	r0, r0, #4096	; 0x1000
  for ( i = 0U; i < count32b; i++, dest += 4U )
 800442e:	4291      	cmp	r1, r2
 8004430:	d101      	bne.n	8004436 <USB_ReadPacket+0x14>
    
  }
  return ((void *)dest);
}
 8004432:	4608      	mov	r0, r1
 8004434:	4770      	bx	lr
    *(__packed uint32_t *)dest = USBx_DFIFO(0U);
 8004436:	6803      	ldr	r3, [r0, #0]
 8004438:	f841 3b04 	str.w	r3, [r1], #4
 800443c:	e7f7      	b.n	800442e <USB_ReadPacket+0xc>

0800443e <USB_EPSetStall>:
  * @param  ep pointer to endpoint structure   
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx , USB_OTG_EPTypeDef *ep)
{
  if (ep->is_in == 1U)
 800443e:	784b      	ldrb	r3, [r1, #1]
 8004440:	780a      	ldrb	r2, [r1, #0]
 8004442:	2b01      	cmp	r3, #1
 8004444:	f04f 0320 	mov.w	r3, #32
 8004448:	d10b      	bne.n	8004462 <USB_EPSetStall+0x24>
  {
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == 0U)
 800444a:	f500 6010 	add.w	r0, r0, #2304	; 0x900
 800444e:	fb13 0002 	smlabb	r0, r3, r2, r0
 8004452:	6803      	ldr	r3, [r0, #0]
 8004454:	2b00      	cmp	r3, #0
 8004456:	db0b      	blt.n	8004470 <USB_EPSetStall+0x32>
  }
  else
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == 0U)
    {
      USBx_OUTEP(ep->num)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS); 
 8004458:	6803      	ldr	r3, [r0, #0]
 800445a:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800445e:	6003      	str	r3, [r0, #0]
 8004460:	e006      	b.n	8004470 <USB_EPSetStall+0x32>
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == 0U)
 8004462:	f500 6030 	add.w	r0, r0, #2816	; 0xb00
 8004466:	fb13 0002 	smlabb	r0, r3, r2, r0
 800446a:	6803      	ldr	r3, [r0, #0]
 800446c:	2b00      	cmp	r3, #0
 800446e:	daf3      	bge.n	8004458 <USB_EPSetStall+0x1a>
    } 
    USBx_OUTEP(ep->num)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8004470:	6803      	ldr	r3, [r0, #0]
 8004472:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8004476:	6003      	str	r3, [r0, #0]
  }
  return HAL_OK;
}
 8004478:	2000      	movs	r0, #0
 800447a:	4770      	bx	lr

0800447c <USB_EPClearStall>:
  * @param  ep pointer to endpoint structure   
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
  if (ep->is_in == 1U)
 800447c:	784b      	ldrb	r3, [r1, #1]
 800447e:	780a      	ldrb	r2, [r1, #0]
 8004480:	2b01      	cmp	r3, #1
  {
    USBx_INEP(ep->num)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8004482:	bf0c      	ite	eq
 8004484:	f500 6010 	addeq.w	r0, r0, #2304	; 0x900
       USBx_INEP(ep->num)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
    }    
  }
  else
  {
    USBx_OUTEP(ep->num)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8004488:	f500 6030 	addne.w	r0, r0, #2816	; 0xb00
 800448c:	2320      	movs	r3, #32
 800448e:	fb13 0002 	smlabb	r0, r3, r2, r0
 8004492:	6803      	ldr	r3, [r0, #0]
 8004494:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8004498:	6003      	str	r3, [r0, #0]
    if (ep->type == EP_TYPE_INTR || ep->type == EP_TYPE_BULK)
 800449a:	78cb      	ldrb	r3, [r1, #3]
 800449c:	3b02      	subs	r3, #2
 800449e:	2b01      	cmp	r3, #1
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80044a0:	bf9e      	ittt	ls
 80044a2:	6803      	ldrls	r3, [r0, #0]
 80044a4:	f043 5380 	orrls.w	r3, r3, #268435456	; 0x10000000
 80044a8:	6003      	strls	r3, [r0, #0]
    }    
  }
  return HAL_OK;
}
 80044aa:	2000      	movs	r0, #0
 80044ac:	4770      	bx	lr

080044ae <USB_SetDevAddress>:
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress (USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
  USBx_DEVICE->DCFG &= ~ (USB_OTG_DCFG_DAD);
 80044ae:	f8d0 3800 	ldr.w	r3, [r0, #2048]	; 0x800
 80044b2:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 80044b6:	f8c0 3800 	str.w	r3, [r0, #2048]	; 0x800
  USBx_DEVICE->DCFG |= (address << 4U) & USB_OTG_DCFG_DAD ;
 80044ba:	f8d0 3800 	ldr.w	r3, [r0, #2048]	; 0x800
 80044be:	0109      	lsls	r1, r1, #4
 80044c0:	f401 61fe 	and.w	r1, r1, #2032	; 0x7f0
 80044c4:	4319      	orrs	r1, r3
 80044c6:	f8c0 1800 	str.w	r1, [r0, #2048]	; 0x800
  
  return HAL_OK;  
}
 80044ca:	2000      	movs	r0, #0
 80044cc:	4770      	bx	lr

080044ce <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect (USB_OTG_GlobalTypeDef *USBx)
{
 80044ce:	b508      	push	{r3, lr}
  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS ;
 80044d0:	f8d0 3804 	ldr.w	r3, [r0, #2052]	; 0x804
 80044d4:	f023 0302 	bic.w	r3, r3, #2
 80044d8:	f8c0 3804 	str.w	r3, [r0, #2052]	; 0x804
  HAL_Delay(3U);
 80044dc:	2003      	movs	r0, #3
 80044de:	f7fc ff33 	bl	8001348 <HAL_Delay>
  
  return HAL_OK;  
}
 80044e2:	2000      	movs	r0, #0
 80044e4:	bd08      	pop	{r3, pc}

080044e6 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect (USB_OTG_GlobalTypeDef *USBx)
{
 80044e6:	b508      	push	{r3, lr}
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS ;
 80044e8:	f8d0 3804 	ldr.w	r3, [r0, #2052]	; 0x804
 80044ec:	f043 0302 	orr.w	r3, r3, #2
 80044f0:	f8c0 3804 	str.w	r3, [r0, #2052]	; 0x804
  HAL_Delay(3U);
 80044f4:	2003      	movs	r0, #3
 80044f6:	f7fc ff27 	bl	8001348 <HAL_Delay>
  
  return HAL_OK;  
}
 80044fa:	2000      	movs	r0, #0
 80044fc:	bd08      	pop	{r3, pc}

080044fe <USB_ReadInterrupts>:
  */
uint32_t  USB_ReadInterrupts (USB_OTG_GlobalTypeDef *USBx)
{
  uint32_t v = 0U;
  
  v = USBx->GINTSTS;
 80044fe:	6942      	ldr	r2, [r0, #20]
  v &= USBx->GINTMSK;
 8004500:	6980      	ldr	r0, [r0, #24]
  return v;  
}
 8004502:	4010      	ands	r0, r2
 8004504:	4770      	bx	lr

08004506 <USB_ReadDevAllOutEpInterrupt>:
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt (USB_OTG_GlobalTypeDef *USBx)
{
  uint32_t v;
  v  = USBx_DEVICE->DAINT;
 8004506:	f8d0 3818 	ldr.w	r3, [r0, #2072]	; 0x818
 800450a:	f500 6000 	add.w	r0, r0, #2048	; 0x800
  v &= USBx_DEVICE->DAINTMSK;
 800450e:	69c0      	ldr	r0, [r0, #28]
 8004510:	4018      	ands	r0, r3
  return ((v & 0xffff0000U) >> 16U);
}
 8004512:	0c00      	lsrs	r0, r0, #16
 8004514:	4770      	bx	lr

08004516 <USB_ReadDevAllInEpInterrupt>:
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt (USB_OTG_GlobalTypeDef *USBx)
{
  uint32_t v;
  v  = USBx_DEVICE->DAINT;
 8004516:	f8d0 3818 	ldr.w	r3, [r0, #2072]	; 0x818
 800451a:	f500 6000 	add.w	r0, r0, #2048	; 0x800
  v &= USBx_DEVICE->DAINTMSK;
 800451e:	69c0      	ldr	r0, [r0, #28]
 8004520:	4018      	ands	r0, r3
  return ((v & 0xFFFFU));
}
 8004522:	b280      	uxth	r0, r0
 8004524:	4770      	bx	lr

08004526 <USB_ReadDevOutEPInterrupt>:
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt (USB_OTG_GlobalTypeDef *USBx , uint8_t epnum)
{
  uint32_t v;
  v  = USBx_OUTEP(epnum)->DOEPINT;
 8004526:	f500 6330 	add.w	r3, r0, #2816	; 0xb00
 800452a:	eb03 1141 	add.w	r1, r3, r1, lsl #5
  v &= USBx_DEVICE->DOEPMSK;
 800452e:	f500 6000 	add.w	r0, r0, #2048	; 0x800
  v  = USBx_OUTEP(epnum)->DOEPINT;
 8004532:	688a      	ldr	r2, [r1, #8]
  v &= USBx_DEVICE->DOEPMSK;
 8004534:	6940      	ldr	r0, [r0, #20]
  return v;
}
 8004536:	4010      	ands	r0, r2
 8004538:	4770      	bx	lr

0800453a <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt (USB_OTG_GlobalTypeDef *USBx , uint8_t epnum)
{
 800453a:	b510      	push	{r4, lr}
  uint32_t v, msk, emp;
  
  msk = USBx_DEVICE->DIEPMSK;
 800453c:	f8d0 4810 	ldr.w	r4, [r0, #2064]	; 0x810
  emp = USBx_DEVICE->DIEPEMPMSK;
 8004540:	f8d0 3834 	ldr.w	r3, [r0, #2100]	; 0x834
  msk |= ((emp >> epnum) & 0x1U) << 7U;
  v = USBx_INEP(epnum)->DIEPINT & msk;
 8004544:	eb00 1041 	add.w	r0, r0, r1, lsl #5
  msk |= ((emp >> epnum) & 0x1U) << 7U;
 8004548:	40cb      	lsrs	r3, r1
  v = USBx_INEP(epnum)->DIEPINT & msk;
 800454a:	f500 6010 	add.w	r0, r0, #2304	; 0x900
  msk |= ((emp >> epnum) & 0x1U) << 7U;
 800454e:	01db      	lsls	r3, r3, #7
  v = USBx_INEP(epnum)->DIEPINT & msk;
 8004550:	6880      	ldr	r0, [r0, #8]
  msk |= ((emp >> epnum) & 0x1U) << 7U;
 8004552:	b2db      	uxtb	r3, r3
 8004554:	4323      	orrs	r3, r4
  return v;
}
 8004556:	4018      	ands	r0, r3
 8004558:	bd10      	pop	{r4, pc}

0800455a <USB_GetMode>:
  *           0 : Host 
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
  return ((USBx->GINTSTS ) & 0x1U);
 800455a:	6940      	ldr	r0, [r0, #20]
}
 800455c:	f000 0001 	and.w	r0, r0, #1
 8004560:	4770      	bx	lr

08004562 <USB_ActivateSetup>:
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup (USB_OTG_GlobalTypeDef *USBx)
{
  /* Set the MPS of the IN EP based on the enumeration speed */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8004562:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 8004566:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800456a:	f023 0307 	bic.w	r3, r3, #7
 800456e:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
  
  if((USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD) == DSTS_ENUMSPD_LS_PHY_6MHZ)
 8004572:	f500 6300 	add.w	r3, r0, #2048	; 0x800
 8004576:	689a      	ldr	r2, [r3, #8]
 8004578:	f002 0206 	and.w	r2, r2, #6
 800457c:	2a04      	cmp	r2, #4
  {
    USBx_INEP(0U)->DIEPCTL |= 3U;
 800457e:	bf02      	ittt	eq
 8004580:	f8d0 2900 	ldreq.w	r2, [r0, #2304]	; 0x900
 8004584:	f042 0203 	orreq.w	r2, r2, #3
 8004588:	f8c0 2900 	streq.w	r2, [r0, #2304]	; 0x900
  }
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800458c:	685a      	ldr	r2, [r3, #4]
 800458e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004592:	605a      	str	r2, [r3, #4]

  return HAL_OK;
}
 8004594:	2000      	movs	r0, #0
 8004596:	4770      	bx	lr

08004598 <USB_EP0_OutStart>:
  *           1 : DMA feature used  
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 8004598:	b510      	push	{r4, lr}
  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800459a:	2400      	movs	r4, #0
 800459c:	f8c0 4b10 	str.w	r4, [r0, #2832]	; 0xb10
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19U)) ;
 80045a0:	f8d0 4b10 	ldr.w	r4, [r0, #2832]	; 0xb10
 80045a4:	f444 2400 	orr.w	r4, r4, #524288	; 0x80000
 80045a8:	f8c0 4b10 	str.w	r4, [r0, #2832]	; 0xb10
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 80045ac:	f8d0 4b10 	ldr.w	r4, [r0, #2832]	; 0xb10
 80045b0:	f044 0418 	orr.w	r4, r4, #24
 80045b4:	f8c0 4b10 	str.w	r4, [r0, #2832]	; 0xb10
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;  
 80045b8:	f8d0 4b10 	ldr.w	r4, [r0, #2832]	; 0xb10
  
  if (dma == 1U)
 80045bc:	2901      	cmp	r1, #1
  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 80045be:	f500 6330 	add.w	r3, r0, #2816	; 0xb00
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;  
 80045c2:	f044 44c0 	orr.w	r4, r4, #1610612736	; 0x60000000
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL = 0x80008000U;
 80045c6:	bf08      	it	eq
 80045c8:	f04f 2380 	moveq.w	r3, #2147516416	; 0x80008000
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;  
 80045cc:	f8c0 4b10 	str.w	r4, [r0, #2832]	; 0xb10
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 80045d0:	bf04      	itt	eq
 80045d2:	f8c0 2b14 	streq.w	r2, [r0, #2836]	; 0xb14
    USBx_OUTEP(0U)->DOEPCTL = 0x80008000U;
 80045d6:	f8c0 3b00 	streq.w	r3, [r0, #2816]	; 0xb00
  }
  
  return HAL_OK;  
}
 80045da:	2000      	movs	r0, #0
 80045dc:	bd10      	pop	{r4, pc}
	...

080045e0 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80045e0:	4b0a      	ldr	r3, [pc, #40]	; (800460c <USB_CoreReset+0x2c>)
  uint32_t count = 0U;

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 80045e2:	3b01      	subs	r3, #1
 80045e4:	d101      	bne.n	80045ea <USB_CoreReset+0xa>
    {
      return HAL_TIMEOUT;
 80045e6:	2003      	movs	r0, #3
 80045e8:	4770      	bx	lr
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80045ea:	6902      	ldr	r2, [r0, #16]
 80045ec:	2a00      	cmp	r2, #0
 80045ee:	daf8      	bge.n	80045e2 <USB_CoreReset+0x2>
  
  /* Core Soft Reset */
  count = 0U;
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80045f0:	6903      	ldr	r3, [r0, #16]
 80045f2:	4a06      	ldr	r2, [pc, #24]	; (800460c <USB_CoreReset+0x2c>)
 80045f4:	f043 0301 	orr.w	r3, r3, #1
 80045f8:	6103      	str	r3, [r0, #16]

  do
  {
    if (++count > 200000U)
 80045fa:	3a01      	subs	r2, #1
 80045fc:	d0f3      	beq.n	80045e6 <USB_CoreReset+0x6>
    {
      return HAL_TIMEOUT;
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80045fe:	6903      	ldr	r3, [r0, #16]
 8004600:	f013 0301 	ands.w	r3, r3, #1
 8004604:	d1f9      	bne.n	80045fa <USB_CoreReset+0x1a>
  
  return HAL_OK;
 8004606:	4618      	mov	r0, r3
}
 8004608:	4770      	bx	lr
 800460a:	bf00      	nop
 800460c:	00030d41 	.word	0x00030d41

08004610 <USBD_CDC_DataIn>:
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn (USBD_HandleTypeDef *pdev, uint8_t epnum)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8004610:	f8d0 3218 	ldr.w	r3, [r0, #536]	; 0x218
  
  if(pdev->pClassData != NULL)
 8004614:	b11b      	cbz	r3, 800461e <USBD_CDC_DataIn+0xe>
  {
    
    hcdc->TxState = 0;
 8004616:	2000      	movs	r0, #0
 8004618:	f8c3 0214 	str.w	r0, [r3, #532]	; 0x214

    return USBD_OK;
 800461c:	4770      	bx	lr
  }
  else
  {
    return USBD_FAIL;
 800461e:	2002      	movs	r0, #2
  }
}
 8004620:	4770      	bx	lr

08004622 <USBD_CDC_EP0_RxReady>:
  */
static uint8_t  USBD_CDC_EP0_RxReady (USBD_HandleTypeDef *pdev)
{ 
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
  
  if((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFF))
 8004622:	f8d0 321c 	ldr.w	r3, [r0, #540]	; 0x21c
{ 
 8004626:	b510      	push	{r4, lr}
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8004628:	f8d0 4218 	ldr.w	r4, [r0, #536]	; 0x218
  if((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFF))
 800462c:	b15b      	cbz	r3, 8004646 <USBD_CDC_EP0_RxReady+0x24>
 800462e:	f894 0200 	ldrb.w	r0, [r4, #512]	; 0x200
 8004632:	28ff      	cmp	r0, #255	; 0xff
 8004634:	d007      	beq.n	8004646 <USBD_CDC_EP0_RxReady+0x24>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8004636:	689b      	ldr	r3, [r3, #8]
 8004638:	f894 2201 	ldrb.w	r2, [r4, #513]	; 0x201
 800463c:	4621      	mov	r1, r4
 800463e:	4798      	blx	r3
                                                      (uint8_t *)hcdc->data,
                                                      hcdc->CmdLength);
      hcdc->CmdOpCode = 0xFF; 
 8004640:	23ff      	movs	r3, #255	; 0xff
 8004642:	f884 3200 	strb.w	r3, [r4, #512]	; 0x200
      
  }
  return USBD_OK;
}
 8004646:	2000      	movs	r0, #0
 8004648:	bd10      	pop	{r4, pc}
	...

0800464c <USBD_CDC_GetFSCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc (uint16_t *length)
{
  *length = sizeof (USBD_CDC_CfgFSDesc);
 800464c:	2343      	movs	r3, #67	; 0x43
 800464e:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_CfgFSDesc;
}
 8004650:	4800      	ldr	r0, [pc, #0]	; (8004654 <USBD_CDC_GetFSCfgDesc+0x8>)
 8004652:	4770      	bx	lr
 8004654:	20000074 	.word	0x20000074

08004658 <USBD_CDC_GetHSCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc (uint16_t *length)
{
  *length = sizeof (USBD_CDC_CfgHSDesc);
 8004658:	2343      	movs	r3, #67	; 0x43
 800465a:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_CfgHSDesc;
}
 800465c:	4800      	ldr	r0, [pc, #0]	; (8004660 <USBD_CDC_GetHSCfgDesc+0x8>)
 800465e:	4770      	bx	lr
 8004660:	200000b8 	.word	0x200000b8

08004664 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc (uint16_t *length)
{
  *length = sizeof (USBD_CDC_OtherSpeedCfgDesc);
 8004664:	2343      	movs	r3, #67	; 0x43
 8004666:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
}
 8004668:	4800      	ldr	r0, [pc, #0]	; (800466c <USBD_CDC_GetOtherSpeedCfgDesc+0x8>)
 800466a:	4770      	bx	lr
 800466c:	20000108 	.word	0x20000108

08004670 <USBD_CDC_GetDeviceQualifierDescriptor>:
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor (uint16_t *length)
{
  *length = sizeof (USBD_CDC_DeviceQualifierDesc);
 8004670:	230a      	movs	r3, #10
 8004672:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_DeviceQualifierDesc;
}
 8004674:	4800      	ldr	r0, [pc, #0]	; (8004678 <USBD_CDC_GetDeviceQualifierDescriptor+0x8>)
 8004676:	4770      	bx	lr
 8004678:	200000fc 	.word	0x200000fc

0800467c <USBD_CDC_DataOut>:
{      
 800467c:	b538      	push	{r3, r4, r5, lr}
 800467e:	4605      	mov	r5, r0
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8004680:	f8d0 4218 	ldr.w	r4, [r0, #536]	; 0x218
  hcdc->RxLength = USBD_LL_GetRxDataSize (pdev, epnum);
 8004684:	f001 fc98 	bl	8005fb8 <USBD_LL_GetRxDataSize>
  if(pdev->pClassData != NULL)
 8004688:	f8d5 3218 	ldr.w	r3, [r5, #536]	; 0x218
  hcdc->RxLength = USBD_LL_GetRxDataSize (pdev, epnum);
 800468c:	f8c4 020c 	str.w	r0, [r4, #524]	; 0x20c
  if(pdev->pClassData != NULL)
 8004690:	b14b      	cbz	r3, 80046a6 <USBD_CDC_DataOut+0x2a>
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8004692:	f8d5 321c 	ldr.w	r3, [r5, #540]	; 0x21c
 8004696:	f8d4 0204 	ldr.w	r0, [r4, #516]	; 0x204
 800469a:	68db      	ldr	r3, [r3, #12]
 800469c:	f504 7103 	add.w	r1, r4, #524	; 0x20c
 80046a0:	4798      	blx	r3
    return USBD_OK;
 80046a2:	2000      	movs	r0, #0
 80046a4:	bd38      	pop	{r3, r4, r5, pc}
    return USBD_FAIL;
 80046a6:	2002      	movs	r0, #2
}
 80046a8:	bd38      	pop	{r3, r4, r5, pc}
	...

080046ac <USBD_CDC_Setup>:
{
 80046ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80046ae:	780f      	ldrb	r7, [r1, #0]
 80046b0:	f017 0360 	ands.w	r3, r7, #96	; 0x60
{
 80046b4:	4606      	mov	r6, r0
 80046b6:	460c      	mov	r4, r1
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80046b8:	d023      	beq.n	8004702 <USBD_CDC_Setup+0x56>
 80046ba:	2b20      	cmp	r3, #32
 80046bc:	d119      	bne.n	80046f2 <USBD_CDC_Setup+0x46>
    if (req->wLength)
 80046be:	88ca      	ldrh	r2, [r1, #6]
 80046c0:	784b      	ldrb	r3, [r1, #1]
 80046c2:	b1c2      	cbz	r2, 80046f6 <USBD_CDC_Setup+0x4a>
      if (req->bmRequest & 0x80)
 80046c4:	0639      	lsls	r1, r7, #24
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 80046c6:	f8d0 5218 	ldr.w	r5, [r0, #536]	; 0x218
      if (req->bmRequest & 0x80)
 80046ca:	d50b      	bpl.n	80046e4 <USBD_CDC_Setup+0x38>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80046cc:	f8d0 121c 	ldr.w	r1, [r0, #540]	; 0x21c
 80046d0:	4618      	mov	r0, r3
 80046d2:	688f      	ldr	r7, [r1, #8]
 80046d4:	4629      	mov	r1, r5
 80046d6:	47b8      	blx	r7
          USBD_CtlSendData (pdev, 
 80046d8:	88e2      	ldrh	r2, [r4, #6]
 80046da:	4629      	mov	r1, r5
 80046dc:	4630      	mov	r0, r6
      USBD_CtlSendData (pdev,
 80046de:	f000 fb9a 	bl	8004e16 <USBD_CtlSendData>
      break;
 80046e2:	e006      	b.n	80046f2 <USBD_CDC_Setup+0x46>
        hcdc->CmdOpCode = req->bRequest;
 80046e4:	f885 3200 	strb.w	r3, [r5, #512]	; 0x200
        hcdc->CmdLength = req->wLength;
 80046e8:	f885 2201 	strb.w	r2, [r5, #513]	; 0x201
        USBD_CtlPrepareRx (pdev, 
 80046ec:	4629      	mov	r1, r5
 80046ee:	f000 fba7 	bl	8004e40 <USBD_CtlPrepareRx>
}
 80046f2:	2000      	movs	r0, #0
 80046f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80046f6:	f8d0 021c 	ldr.w	r0, [r0, #540]	; 0x21c
 80046fa:	6884      	ldr	r4, [r0, #8]
 80046fc:	4618      	mov	r0, r3
 80046fe:	47a0      	blx	r4
 8004700:	e7f7      	b.n	80046f2 <USBD_CDC_Setup+0x46>
    switch (req->bRequest)
 8004702:	784b      	ldrb	r3, [r1, #1]
 8004704:	2b0a      	cmp	r3, #10
 8004706:	d1f4      	bne.n	80046f2 <USBD_CDC_Setup+0x46>
      USBD_CtlSendData (pdev,
 8004708:	2201      	movs	r2, #1
 800470a:	4901      	ldr	r1, [pc, #4]	; (8004710 <USBD_CDC_Setup+0x64>)
 800470c:	e7e7      	b.n	80046de <USBD_CDC_Setup+0x32>
 800470e:	bf00      	nop
 8004710:	200003e4 	.word	0x200003e4

08004714 <USBD_CDC_DeInit>:
{
 8004714:	b510      	push	{r4, lr}
  USBD_LL_CloseEP(pdev,
 8004716:	2181      	movs	r1, #129	; 0x81
{
 8004718:	4604      	mov	r4, r0
  USBD_LL_CloseEP(pdev,
 800471a:	f001 fbe5 	bl	8005ee8 <USBD_LL_CloseEP>
  USBD_LL_CloseEP(pdev,
 800471e:	2101      	movs	r1, #1
 8004720:	4620      	mov	r0, r4
 8004722:	f001 fbe1 	bl	8005ee8 <USBD_LL_CloseEP>
  USBD_LL_CloseEP(pdev,
 8004726:	2182      	movs	r1, #130	; 0x82
 8004728:	4620      	mov	r0, r4
 800472a:	f001 fbdd 	bl	8005ee8 <USBD_LL_CloseEP>
  if(pdev->pClassData != NULL)
 800472e:	f8d4 3218 	ldr.w	r3, [r4, #536]	; 0x218
 8004732:	b153      	cbz	r3, 800474a <USBD_CDC_DeInit+0x36>
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8004734:	f8d4 321c 	ldr.w	r3, [r4, #540]	; 0x21c
 8004738:	685b      	ldr	r3, [r3, #4]
 800473a:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 800473c:	f8d4 0218 	ldr.w	r0, [r4, #536]	; 0x218
 8004740:	f001 fcec 	bl	800611c <free>
    pdev->pClassData = NULL;
 8004744:	2300      	movs	r3, #0
 8004746:	f8c4 3218 	str.w	r3, [r4, #536]	; 0x218
}
 800474a:	2000      	movs	r0, #0
 800474c:	bd10      	pop	{r4, pc}

0800474e <USBD_CDC_Init>:
{
 800474e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if(pdev->dev_speed == USBD_SPEED_HIGH  ) 
 8004750:	7c03      	ldrb	r3, [r0, #16]
{
 8004752:	4604      	mov	r4, r0
  if(pdev->dev_speed == USBD_SPEED_HIGH  ) 
 8004754:	bb7b      	cbnz	r3, 80047b6 <USBD_CDC_Init+0x68>
    USBD_LL_OpenEP(pdev,
 8004756:	f44f 7300 	mov.w	r3, #512	; 0x200
 800475a:	2202      	movs	r2, #2
 800475c:	2181      	movs	r1, #129	; 0x81
 800475e:	f001 fbb3 	bl	8005ec8 <USBD_LL_OpenEP>
    USBD_LL_OpenEP(pdev,
 8004762:	f44f 7300 	mov.w	r3, #512	; 0x200
    USBD_LL_OpenEP(pdev,
 8004766:	2202      	movs	r2, #2
 8004768:	2101      	movs	r1, #1
 800476a:	4620      	mov	r0, r4
 800476c:	f001 fbac 	bl	8005ec8 <USBD_LL_OpenEP>
  USBD_LL_OpenEP(pdev,
 8004770:	2308      	movs	r3, #8
 8004772:	2203      	movs	r2, #3
 8004774:	2182      	movs	r1, #130	; 0x82
 8004776:	4620      	mov	r0, r4
 8004778:	f001 fba6 	bl	8005ec8 <USBD_LL_OpenEP>
  pdev->pClassData = USBD_malloc(sizeof (USBD_CDC_HandleTypeDef));
 800477c:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8004780:	f001 fcc4 	bl	800610c <malloc>
 8004784:	4606      	mov	r6, r0
 8004786:	f8c4 0218 	str.w	r0, [r4, #536]	; 0x218
  if(pdev->pClassData == NULL)
 800478a:	b320      	cbz	r0, 80047d6 <USBD_CDC_Init+0x88>
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800478c:	f8d4 321c 	ldr.w	r3, [r4, #540]	; 0x21c
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	4798      	blx	r3
    if(pdev->dev_speed == USBD_SPEED_HIGH  ) 
 8004794:	7c27      	ldrb	r7, [r4, #16]
    hcdc->TxState =0;
 8004796:	2500      	movs	r5, #0
 8004798:	f8c6 5214 	str.w	r5, [r6, #532]	; 0x214
    hcdc->RxState =0;
 800479c:	f8c6 5218 	str.w	r5, [r6, #536]	; 0x218
    if(pdev->dev_speed == USBD_SPEED_HIGH  ) 
 80047a0:	b987      	cbnz	r7, 80047c4 <USBD_CDC_Init+0x76>
      USBD_LL_PrepareReceive(pdev,
 80047a2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80047a6:	f8d6 2204 	ldr.w	r2, [r6, #516]	; 0x204
 80047aa:	2101      	movs	r1, #1
 80047ac:	4620      	mov	r0, r4
 80047ae:	f001 fbf5 	bl	8005f9c <USBD_LL_PrepareReceive>
  uint8_t ret = 0;
 80047b2:	4638      	mov	r0, r7
 80047b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    USBD_LL_OpenEP(pdev,
 80047b6:	2340      	movs	r3, #64	; 0x40
 80047b8:	2202      	movs	r2, #2
 80047ba:	2181      	movs	r1, #129	; 0x81
 80047bc:	f001 fb84 	bl	8005ec8 <USBD_LL_OpenEP>
    USBD_LL_OpenEP(pdev,
 80047c0:	2340      	movs	r3, #64	; 0x40
 80047c2:	e7d0      	b.n	8004766 <USBD_CDC_Init+0x18>
      USBD_LL_PrepareReceive(pdev,
 80047c4:	2340      	movs	r3, #64	; 0x40
 80047c6:	f8d6 2204 	ldr.w	r2, [r6, #516]	; 0x204
 80047ca:	2101      	movs	r1, #1
 80047cc:	4620      	mov	r0, r4
 80047ce:	f001 fbe5 	bl	8005f9c <USBD_LL_PrepareReceive>
  uint8_t ret = 0;
 80047d2:	4628      	mov	r0, r5
 80047d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    ret = 1; 
 80047d6:	2001      	movs	r0, #1
}
 80047d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080047da <USBD_CDC_RegisterInterface>:
uint8_t  USBD_CDC_RegisterInterface  (USBD_HandleTypeDef   *pdev, 
                                      USBD_CDC_ItfTypeDef *fops)
{
  uint8_t  ret = USBD_FAIL;
  
  if(fops != NULL)
 80047da:	b119      	cbz	r1, 80047e4 <USBD_CDC_RegisterInterface+0xa>
  {
    pdev->pUserData= fops;
 80047dc:	f8c0 121c 	str.w	r1, [r0, #540]	; 0x21c
    ret = USBD_OK;    
 80047e0:	2000      	movs	r0, #0
 80047e2:	4770      	bx	lr
  uint8_t  ret = USBD_FAIL;
 80047e4:	2002      	movs	r0, #2
  }
  
  return ret;
}
 80047e6:	4770      	bx	lr

080047e8 <USBD_CDC_SetTxBuffer>:
  */
uint8_t  USBD_CDC_SetTxBuffer  (USBD_HandleTypeDef   *pdev,
                                uint8_t  *pbuff,
                                uint16_t length)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 80047e8:	f8d0 3218 	ldr.w	r3, [r0, #536]	; 0x218
  
  hcdc->TxBuffer = pbuff;
  hcdc->TxLength = length;  
  
  return USBD_OK;  
}
 80047ec:	2000      	movs	r0, #0
  hcdc->TxBuffer = pbuff;
 80047ee:	f8c3 1208 	str.w	r1, [r3, #520]	; 0x208
  hcdc->TxLength = length;  
 80047f2:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
}
 80047f6:	4770      	bx	lr

080047f8 <USBD_CDC_SetRxBuffer>:
uint8_t  USBD_CDC_SetRxBuffer  (USBD_HandleTypeDef   *pdev,
                                   uint8_t  *pbuff)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
  
  hcdc->RxBuffer = pbuff;
 80047f8:	f8d0 3218 	ldr.w	r3, [r0, #536]	; 0x218
  
  return USBD_OK;
}
 80047fc:	2000      	movs	r0, #0
  hcdc->RxBuffer = pbuff;
 80047fe:	f8c3 1204 	str.w	r1, [r3, #516]	; 0x204
}
 8004802:	4770      	bx	lr

08004804 <USBD_CDC_TransmitPacket>:
  * @param  epnum: endpoint number
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{      
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8004804:	f8d0 2218 	ldr.w	r2, [r0, #536]	; 0x218
{      
 8004808:	b510      	push	{r4, lr}
  
  if(pdev->pClassData != NULL)
 800480a:	b172      	cbz	r2, 800482a <USBD_CDC_TransmitPacket+0x26>
  {
    if(hcdc->TxState == 0)
 800480c:	f8d2 4214 	ldr.w	r4, [r2, #532]	; 0x214
 8004810:	2301      	movs	r3, #1
 8004812:	b964      	cbnz	r4, 800482e <USBD_CDC_TransmitPacket+0x2a>
    {
      /* Tx Transfer in progress */
      hcdc->TxState = 1;
 8004814:	f8c2 3214 	str.w	r3, [r2, #532]	; 0x214
      
      /* Transmit next packet */
      USBD_LL_Transmit(pdev,
 8004818:	2181      	movs	r1, #129	; 0x81
 800481a:	f8b2 3210 	ldrh.w	r3, [r2, #528]	; 0x210
 800481e:	f8d2 2208 	ldr.w	r2, [r2, #520]	; 0x208
 8004822:	f001 fbad 	bl	8005f80 <USBD_LL_Transmit>
                       CDC_IN_EP,
                       hcdc->TxBuffer,
                       hcdc->TxLength);
      
      return USBD_OK;
 8004826:	4620      	mov	r0, r4
 8004828:	bd10      	pop	{r4, pc}
      return USBD_BUSY;
    }
  }
  else
  {
    return USBD_FAIL;
 800482a:	2002      	movs	r0, #2
 800482c:	bd10      	pop	{r4, pc}
      return USBD_BUSY;
 800482e:	4618      	mov	r0, r3
  }
}
 8004830:	bd10      	pop	{r4, pc}

08004832 <USBD_CDC_ReceivePacket>:
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{      
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8004832:	f8d0 2218 	ldr.w	r2, [r0, #536]	; 0x218
{      
 8004836:	b510      	push	{r4, lr}
  
  /* Suspend or Resume USB Out process */
  if(pdev->pClassData != NULL)
 8004838:	b162      	cbz	r2, 8004854 <USBD_CDC_ReceivePacket+0x22>
  {
    if(pdev->dev_speed == USBD_SPEED_HIGH  ) 
 800483a:	7c04      	ldrb	r4, [r0, #16]
 800483c:	b944      	cbnz	r4, 8004850 <USBD_CDC_ReceivePacket+0x1e>
    {      
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800483e:	f44f 7300 	mov.w	r3, #512	; 0x200
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8004842:	f8d2 2204 	ldr.w	r2, [r2, #516]	; 0x204
 8004846:	2101      	movs	r1, #1
 8004848:	f001 fba8 	bl	8005f9c <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 800484c:	2000      	movs	r0, #0
 800484e:	bd10      	pop	{r4, pc}
      USBD_LL_PrepareReceive(pdev,
 8004850:	2340      	movs	r3, #64	; 0x40
 8004852:	e7f6      	b.n	8004842 <USBD_CDC_ReceivePacket+0x10>
  }
  else
  {
    return USBD_FAIL;
 8004854:	2002      	movs	r0, #2
  }
}
 8004856:	bd10      	pop	{r4, pc}

08004858 <USBD_Init>:
* @param  pdesc: Descriptor structure address
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev, USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8004858:	b508      	push	{r3, lr}
  /* Check whether the USB Host handle is valid */
  if(pdev == NULL)
 800485a:	b180      	cbz	r0, 800487e <USBD_Init+0x26>
    USBD_ErrLog("Invalid Device handle");
    return USBD_FAIL; 
  }
  
  /* Unlink previous class*/
  if(pdev->pClass != NULL)
 800485c:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8004860:	b113      	cbz	r3, 8004868 <USBD_Init+0x10>
  {
    pdev->pClass = NULL;
 8004862:	2300      	movs	r3, #0
 8004864:	f8c0 3214 	str.w	r3, [r0, #532]	; 0x214
  }
  
  /* Assign USBD Descriptors */
  if(pdesc != NULL)
 8004868:	b109      	cbz	r1, 800486e <USBD_Init+0x16>
  {
    pdev->pDesc = pdesc;
 800486a:	f8c0 1210 	str.w	r1, [r0, #528]	; 0x210
  }
  
  /* Set Device initial State */
  pdev->dev_state  = USBD_STATE_DEFAULT;
 800486e:	2301      	movs	r3, #1
 8004870:	f880 31fc 	strb.w	r3, [r0, #508]	; 0x1fc
  pdev->id = id;
 8004874:	7002      	strb	r2, [r0, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 8004876:	f001 fae3 	bl	8005e40 <USBD_LL_Init>
  
  return USBD_OK; 
 800487a:	2000      	movs	r0, #0
 800487c:	bd08      	pop	{r3, pc}
    return USBD_FAIL; 
 800487e:	2002      	movs	r0, #2
}
 8004880:	bd08      	pop	{r3, pc}

08004882 <USBD_RegisterClass>:
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
  USBD_StatusTypeDef   status = USBD_OK;
  if(pclass != 0)
 8004882:	b119      	cbz	r1, 800488c <USBD_RegisterClass+0xa>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 8004884:	f8c0 1214 	str.w	r1, [r0, #532]	; 0x214
    status = USBD_OK;
 8004888:	2000      	movs	r0, #0
 800488a:	4770      	bx	lr
  }
  else
  {
    USBD_ErrLog("Invalid Class handle");
    status = USBD_FAIL; 
 800488c:	2002      	movs	r0, #2
  }
  
  return status;
}
 800488e:	4770      	bx	lr

08004890 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start  (USBD_HandleTypeDef *pdev)
{
 8004890:	b508      	push	{r3, lr}
  
  /* Start the low level driver  */
  USBD_LL_Start(pdev); 
 8004892:	f001 fb0b 	bl	8005eac <USBD_LL_Start>
  
  return USBD_OK;  
}
 8004896:	2000      	movs	r0, #0
 8004898:	bd08      	pop	{r3, pc}

0800489a <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800489a:	b508      	push	{r3, lr}
  USBD_StatusTypeDef   ret = USBD_FAIL;
  
  if(pdev->pClass != NULL)
 800489c:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 80048a0:	b90b      	cbnz	r3, 80048a6 <USBD_SetClassConfig+0xc>
  USBD_StatusTypeDef   ret = USBD_FAIL;
 80048a2:	2002      	movs	r0, #2
 80048a4:	bd08      	pop	{r3, pc}
  {
    /* Set configuration  and Start the Class*/
    if(pdev->pClass->Init(pdev, cfgidx) == 0)
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	4798      	blx	r3
 80048aa:	2800      	cmp	r0, #0
 80048ac:	d1f9      	bne.n	80048a2 <USBD_SetClassConfig+0x8>
    {
      ret = USBD_OK;
    }
  }
  return ret; 
}
 80048ae:	bd08      	pop	{r3, pc}

080048b0 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 80048b0:	b508      	push	{r3, lr}
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);  
 80048b2:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 80048b6:	685b      	ldr	r3, [r3, #4]
 80048b8:	4798      	blx	r3
  return USBD_OK;
}
 80048ba:	2000      	movs	r0, #0
 80048bc:	bd08      	pop	{r3, pc}

080048be <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 80048be:	b538      	push	{r3, r4, r5, lr}
 80048c0:	4604      	mov	r4, r0

  USBD_ParseSetupRequest(&pdev->request, psetup);
 80048c2:	f500 7502 	add.w	r5, r0, #520	; 0x208
 80048c6:	4628      	mov	r0, r5
 80048c8:	f000 fa75 	bl	8004db6 <USBD_ParseSetupRequest>
  
  pdev->ep0_state = USBD_EP0_SETUP;
 80048cc:	2301      	movs	r3, #1
  pdev->ep0_data_len = pdev->request.wLength;
  
  switch (pdev->request.bmRequest & 0x1F) 
 80048ce:	f894 1208 	ldrb.w	r1, [r4, #520]	; 0x208
  pdev->ep0_state = USBD_EP0_SETUP;
 80048d2:	f8c4 31f4 	str.w	r3, [r4, #500]	; 0x1f4
  pdev->ep0_data_len = pdev->request.wLength;
 80048d6:	f8b4 320e 	ldrh.w	r3, [r4, #526]	; 0x20e
 80048da:	f8c4 31f8 	str.w	r3, [r4, #504]	; 0x1f8
  switch (pdev->request.bmRequest & 0x1F) 
 80048de:	f001 031f 	and.w	r3, r1, #31
 80048e2:	2b01      	cmp	r3, #1
 80048e4:	d00e      	beq.n	8004904 <USBD_LL_SetupStage+0x46>
 80048e6:	d307      	bcc.n	80048f8 <USBD_LL_SetupStage+0x3a>
 80048e8:	2b02      	cmp	r3, #2
 80048ea:	d010      	beq.n	800490e <USBD_LL_SetupStage+0x50>
  case USB_REQ_RECIPIENT_ENDPOINT:        
    USBD_StdEPReq(pdev, &pdev->request);   
    break;
    
  default:           
    USBD_LL_StallEP(pdev , pdev->request.bmRequest & 0x80);
 80048ec:	f001 0180 	and.w	r1, r1, #128	; 0x80
 80048f0:	4620      	mov	r0, r4
 80048f2:	f001 fb07 	bl	8005f04 <USBD_LL_StallEP>
    break;
 80048f6:	e003      	b.n	8004900 <USBD_LL_SetupStage+0x42>
    USBD_StdDevReq (pdev, &pdev->request);
 80048f8:	4629      	mov	r1, r5
 80048fa:	4620      	mov	r0, r4
 80048fc:	f000 f8e6 	bl	8004acc <USBD_StdDevReq>
  }  
  return USBD_OK;  
}
 8004900:	2000      	movs	r0, #0
 8004902:	bd38      	pop	{r3, r4, r5, pc}
    USBD_StdItfReq(pdev, &pdev->request);
 8004904:	4629      	mov	r1, r5
 8004906:	4620      	mov	r0, r4
 8004908:	f000 f9da 	bl	8004cc0 <USBD_StdItfReq>
    break;
 800490c:	e7f8      	b.n	8004900 <USBD_LL_SetupStage+0x42>
    USBD_StdEPReq(pdev, &pdev->request);   
 800490e:	4629      	mov	r1, r5
 8004910:	4620      	mov	r0, r4
 8004912:	f000 f9ed 	bl	8004cf0 <USBD_StdEPReq>
    break;
 8004916:	e7f3      	b.n	8004900 <USBD_LL_SetupStage+0x42>

08004918 <USBD_LL_DataOutStage>:
* @param  pdev: device instance
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev , uint8_t epnum, uint8_t *pdata)
{
 8004918:	b538      	push	{r3, r4, r5, lr}
 800491a:	4604      	mov	r4, r0
 800491c:	4615      	mov	r5, r2
  USBD_EndpointTypeDef    *pep;
  
  if(epnum == 0) 
 800491e:	bb11      	cbnz	r1, 8004966 <USBD_LL_DataOutStage+0x4e>
  {
    pep = &pdev->ep_out[0];
    
    if ( pdev->ep0_state == USBD_EP0_DATA_OUT)
 8004920:	f8d0 31f4 	ldr.w	r3, [r0, #500]	; 0x1f4
 8004924:	2b03      	cmp	r3, #3
 8004926:	d10f      	bne.n	8004948 <USBD_LL_DataOutStage+0x30>
    {
      if(pep->rem_length > pep->maxpacket)
 8004928:	f8d0 310c 	ldr.w	r3, [r0, #268]	; 0x10c
 800492c:	f8d0 2110 	ldr.w	r2, [r0, #272]	; 0x110
 8004930:	4293      	cmp	r3, r2
 8004932:	d90b      	bls.n	800494c <USBD_LL_DataOutStage+0x34>
      {
        pep->rem_length -=  pep->maxpacket;
 8004934:	1a9b      	subs	r3, r3, r2
       
        USBD_CtlContinueRx (pdev, 
                            pdata,
                            MIN(pep->rem_length ,pep->maxpacket));
 8004936:	429a      	cmp	r2, r3
 8004938:	bf28      	it	cs
 800493a:	461a      	movcs	r2, r3
        pep->rem_length -=  pep->maxpacket;
 800493c:	f8c0 310c 	str.w	r3, [r0, #268]	; 0x10c
        USBD_CtlContinueRx (pdev, 
 8004940:	b292      	uxth	r2, r2
 8004942:	4629      	mov	r1, r5
 8004944:	f000 fa8b 	bl	8004e5e <USBD_CtlContinueRx>
          (pdev->dev_state == USBD_STATE_CONFIGURED))
  {
    pdev->pClass->DataOut(pdev, epnum); 
  }  
  return USBD_OK;
}
 8004948:	2000      	movs	r0, #0
 800494a:	bd38      	pop	{r3, r4, r5, pc}
        if((pdev->pClass->EP0_RxReady != NULL)&&
 800494c:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8004950:	691b      	ldr	r3, [r3, #16]
 8004952:	b123      	cbz	r3, 800495e <USBD_LL_DataOutStage+0x46>
 8004954:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 8004958:	2a03      	cmp	r2, #3
 800495a:	d100      	bne.n	800495e <USBD_LL_DataOutStage+0x46>
          pdev->pClass->EP0_RxReady(pdev); 
 800495c:	4798      	blx	r3
        USBD_CtlSendStatus(pdev);
 800495e:	4620      	mov	r0, r4
 8004960:	f000 fa85 	bl	8004e6e <USBD_CtlSendStatus>
 8004964:	e7f0      	b.n	8004948 <USBD_LL_DataOutStage+0x30>
  else if((pdev->pClass->DataOut != NULL)&&
 8004966:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 800496a:	699b      	ldr	r3, [r3, #24]
 800496c:	2b00      	cmp	r3, #0
 800496e:	d0eb      	beq.n	8004948 <USBD_LL_DataOutStage+0x30>
 8004970:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 8004974:	2a03      	cmp	r2, #3
 8004976:	d1e7      	bne.n	8004948 <USBD_LL_DataOutStage+0x30>
    pdev->pClass->DataOut(pdev, epnum); 
 8004978:	4798      	blx	r3
 800497a:	e7e5      	b.n	8004948 <USBD_LL_DataOutStage+0x30>

0800497c <USBD_LL_DataInStage>:
* @param  pdev: device instance
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev ,uint8_t epnum, uint8_t *pdata)
{
 800497c:	b570      	push	{r4, r5, r6, lr}
 800497e:	4613      	mov	r3, r2
 8004980:	4604      	mov	r4, r0
  USBD_EndpointTypeDef    *pep;
    
  if(epnum == 0) 
 8004982:	460e      	mov	r6, r1
 8004984:	2900      	cmp	r1, #0
 8004986:	d13d      	bne.n	8004a04 <USBD_LL_DataInStage+0x88>
  {
    pep = &pdev->ep_in[0];
    
    if ( pdev->ep0_state == USBD_EP0_DATA_IN)
 8004988:	f8d0 21f4 	ldr.w	r2, [r0, #500]	; 0x1f4
 800498c:	2a02      	cmp	r2, #2
 800498e:	d10f      	bne.n	80049b0 <USBD_LL_DataInStage+0x34>
    {
      if(pep->rem_length > pep->maxpacket)
 8004990:	69c5      	ldr	r5, [r0, #28]
 8004992:	6a02      	ldr	r2, [r0, #32]
 8004994:	4295      	cmp	r5, r2
 8004996:	d914      	bls.n	80049c2 <USBD_LL_DataInStage+0x46>
      {
        pep->rem_length -=  pep->maxpacket;
 8004998:	1aaa      	subs	r2, r5, r2
 800499a:	61c2      	str	r2, [r0, #28]
        
        USBD_CtlContinueSendData (pdev, 
 800499c:	4619      	mov	r1, r3
 800499e:	b292      	uxth	r2, r2
 80049a0:	f000 fa46 	bl	8004e30 <USBD_CtlContinueSendData>
                                  pdata, 
                                  pep->rem_length);
        
        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive (pdev,
 80049a4:	4633      	mov	r3, r6
          
          USBD_CtlContinueSendData(pdev , NULL, 0);
          pdev->ep0_data_len = 0;
          
        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive (pdev,
 80049a6:	461a      	mov	r2, r3
 80049a8:	4619      	mov	r1, r3
 80049aa:	4620      	mov	r0, r4
 80049ac:	f001 faf6 	bl	8005f9c <USBD_LL_PrepareReceive>
          }          
          USBD_CtlReceiveStatus(pdev);
        }
      }
    }
    if (pdev->dev_test_mode == 1)
 80049b0:	f894 3200 	ldrb.w	r3, [r4, #512]	; 0x200
 80049b4:	2b01      	cmp	r3, #1
 80049b6:	d102      	bne.n	80049be <USBD_LL_DataInStage+0x42>
    {
      USBD_RunTestMode(pdev); 
      pdev->dev_test_mode = 0;
 80049b8:	2300      	movs	r3, #0
 80049ba:	f884 3200 	strb.w	r3, [r4, #512]	; 0x200
          (pdev->dev_state == USBD_STATE_CONFIGURED))
  {
    pdev->pClass->DataIn(pdev, epnum); 
  }  
  return USBD_OK;
}
 80049be:	2000      	movs	r0, #0
 80049c0:	bd70      	pop	{r4, r5, r6, pc}
        if((pep->total_length % pep->maxpacket == 0) &&
 80049c2:	6983      	ldr	r3, [r0, #24]
 80049c4:	fbb3 f5f2 	udiv	r5, r3, r2
 80049c8:	fb02 3515 	mls	r5, r2, r5, r3
 80049cc:	b965      	cbnz	r5, 80049e8 <USBD_LL_DataInStage+0x6c>
 80049ce:	429a      	cmp	r2, r3
 80049d0:	d80a      	bhi.n	80049e8 <USBD_LL_DataInStage+0x6c>
           (pep->total_length >= pep->maxpacket) &&
 80049d2:	f8d0 21f8 	ldr.w	r2, [r0, #504]	; 0x1f8
 80049d6:	4293      	cmp	r3, r2
 80049d8:	d206      	bcs.n	80049e8 <USBD_LL_DataInStage+0x6c>
          USBD_CtlContinueSendData(pdev , NULL, 0);
 80049da:	462a      	mov	r2, r5
 80049dc:	f000 fa28 	bl	8004e30 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0;
 80049e0:	f8c4 51f8 	str.w	r5, [r4, #504]	; 0x1f8
        USBD_LL_PrepareReceive (pdev,
 80049e4:	462b      	mov	r3, r5
 80049e6:	e7de      	b.n	80049a6 <USBD_LL_DataInStage+0x2a>
          if((pdev->pClass->EP0_TxSent != NULL)&&
 80049e8:	f8d4 3214 	ldr.w	r3, [r4, #532]	; 0x214
 80049ec:	68db      	ldr	r3, [r3, #12]
 80049ee:	b12b      	cbz	r3, 80049fc <USBD_LL_DataInStage+0x80>
 80049f0:	f894 21fc 	ldrb.w	r2, [r4, #508]	; 0x1fc
 80049f4:	2a03      	cmp	r2, #3
 80049f6:	d101      	bne.n	80049fc <USBD_LL_DataInStage+0x80>
            pdev->pClass->EP0_TxSent(pdev); 
 80049f8:	4620      	mov	r0, r4
 80049fa:	4798      	blx	r3
          USBD_CtlReceiveStatus(pdev);
 80049fc:	4620      	mov	r0, r4
 80049fe:	f000 fa41 	bl	8004e84 <USBD_CtlReceiveStatus>
 8004a02:	e7d5      	b.n	80049b0 <USBD_LL_DataInStage+0x34>
  else if((pdev->pClass->DataIn != NULL)&& 
 8004a04:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8004a08:	695b      	ldr	r3, [r3, #20]
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	d0d7      	beq.n	80049be <USBD_LL_DataInStage+0x42>
 8004a0e:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 8004a12:	2a03      	cmp	r2, #3
 8004a14:	d1d3      	bne.n	80049be <USBD_LL_DataInStage+0x42>
    pdev->pClass->DataIn(pdev, epnum); 
 8004a16:	4798      	blx	r3
 8004a18:	e7d1      	b.n	80049be <USBD_LL_DataInStage+0x42>

08004a1a <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef  *pdev)
{
 8004a1a:	b538      	push	{r3, r4, r5, lr}
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev,
 8004a1c:	2200      	movs	r2, #0
{
 8004a1e:	4604      	mov	r4, r0
  USBD_LL_OpenEP(pdev,
 8004a20:	4611      	mov	r1, r2
              0x00,
              USBD_EP_TYPE_CTRL,
              USB_MAX_EP0_SIZE);
  
  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8004a22:	2540      	movs	r5, #64	; 0x40
  USBD_LL_OpenEP(pdev,
 8004a24:	2340      	movs	r3, #64	; 0x40
 8004a26:	f001 fa4f 	bl	8005ec8 <USBD_LL_OpenEP>
  
  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev,
 8004a2a:	462b      	mov	r3, r5
  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8004a2c:	f8c4 5110 	str.w	r5, [r4, #272]	; 0x110
  USBD_LL_OpenEP(pdev,
 8004a30:	2200      	movs	r2, #0
 8004a32:	2180      	movs	r1, #128	; 0x80
 8004a34:	4620      	mov	r0, r4
 8004a36:	f001 fa47 	bl	8005ec8 <USBD_LL_OpenEP>
              USBD_EP_TYPE_CTRL,
              USB_MAX_EP0_SIZE);
  
  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8004a3a:	2301      	movs	r3, #1
 8004a3c:	f884 31fc 	strb.w	r3, [r4, #508]	; 0x1fc
  
  if (pdev->pClassData) 
 8004a40:	f8d4 3218 	ldr.w	r3, [r4, #536]	; 0x218
  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8004a44:	6225      	str	r5, [r4, #32]
  if (pdev->pClassData) 
 8004a46:	b12b      	cbz	r3, 8004a54 <USBD_LL_Reset+0x3a>
    pdev->pClass->DeInit(pdev, pdev->dev_config);  
 8004a48:	f8d4 3214 	ldr.w	r3, [r4, #532]	; 0x214
 8004a4c:	7921      	ldrb	r1, [r4, #4]
 8004a4e:	685b      	ldr	r3, [r3, #4]
 8004a50:	4620      	mov	r0, r4
 8004a52:	4798      	blx	r3
 
  
  return USBD_OK;
}
 8004a54:	2000      	movs	r0, #0
 8004a56:	bd38      	pop	{r3, r4, r5, pc}

08004a58 <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef  *pdev, USBD_SpeedTypeDef speed)
{
  pdev->dev_speed = speed;
 8004a58:	7401      	strb	r1, [r0, #16]
  return USBD_OK;
}
 8004a5a:	2000      	movs	r0, #0
 8004a5c:	4770      	bx	lr

08004a5e <USBD_LL_Suspend>:
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef  *pdev)
{
  pdev->dev_old_state =  pdev->dev_state;
 8004a5e:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
 8004a62:	f880 31fd 	strb.w	r3, [r0, #509]	; 0x1fd
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 8004a66:	2304      	movs	r3, #4
 8004a68:	f880 31fc 	strb.w	r3, [r0, #508]	; 0x1fc
  return USBD_OK;
}
 8004a6c:	2000      	movs	r0, #0
 8004a6e:	4770      	bx	lr

08004a70 <USBD_LL_Resume>:
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef  *pdev)
{
  pdev->dev_state = pdev->dev_old_state;  
 8004a70:	f890 31fd 	ldrb.w	r3, [r0, #509]	; 0x1fd
 8004a74:	f880 31fc 	strb.w	r3, [r0, #508]	; 0x1fc
  return USBD_OK;
}
 8004a78:	2000      	movs	r0, #0
 8004a7a:	4770      	bx	lr

08004a7c <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef  *pdev)
{
 8004a7c:	b508      	push	{r3, lr}
  if(pdev->dev_state == USBD_STATE_CONFIGURED)
 8004a7e:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 8004a82:	2a03      	cmp	r2, #3
 8004a84:	d104      	bne.n	8004a90 <USBD_LL_SOF+0x14>
  {
    if(pdev->pClass->SOF != NULL)
 8004a86:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8004a8a:	69db      	ldr	r3, [r3, #28]
 8004a8c:	b103      	cbz	r3, 8004a90 <USBD_LL_SOF+0x14>
    {
      pdev->pClass->SOF(pdev);
 8004a8e:	4798      	blx	r3
    }
  }
  return USBD_OK;
}
 8004a90:	2000      	movs	r0, #0
 8004a92:	bd08      	pop	{r3, pc}

08004a94 <USBD_LL_IsoINIncomplete>:
 8004a94:	2000      	movs	r0, #0
 8004a96:	4770      	bx	lr

08004a98 <USBD_LL_IsoOUTIncomplete>:
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef  *pdev, uint8_t epnum)
{
  return USBD_OK;
}
 8004a98:	2000      	movs	r0, #0
 8004a9a:	4770      	bx	lr

08004a9c <USBD_LL_DevConnected>:
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef  *pdev)
{
  return USBD_OK;
}
 8004a9c:	2000      	movs	r0, #0
 8004a9e:	4770      	bx	lr

08004aa0 <USBD_LL_DevDisconnected>:
*         Handle device disconnection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef  *pdev)
{
 8004aa0:	b508      	push	{r3, lr}
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8004aa2:	2201      	movs	r2, #1
 8004aa4:	f880 21fc 	strb.w	r2, [r0, #508]	; 0x1fc
  pdev->pClass->DeInit(pdev, pdev->dev_config);  
 8004aa8:	f8d0 2214 	ldr.w	r2, [r0, #532]	; 0x214
 8004aac:	7901      	ldrb	r1, [r0, #4]
 8004aae:	6852      	ldr	r2, [r2, #4]
 8004ab0:	4790      	blx	r2
   
  return USBD_OK;
}
 8004ab2:	2000      	movs	r0, #0
 8004ab4:	bd08      	pop	{r3, pc}

08004ab6 <USBD_CtlError.constprop.0>:
* @param  pdev: device instance
* @param  req: usb request
* @retval None
*/

void USBD_CtlError( USBD_HandleTypeDef *pdev ,
 8004ab6:	b510      	push	{r4, lr}
                            USBD_SetupReqTypedef *req)
{
  USBD_LL_StallEP(pdev , 0x80);
 8004ab8:	2180      	movs	r1, #128	; 0x80
void USBD_CtlError( USBD_HandleTypeDef *pdev ,
 8004aba:	4604      	mov	r4, r0
  USBD_LL_StallEP(pdev , 0x80);
 8004abc:	f001 fa22 	bl	8005f04 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev , 0);
 8004ac0:	4620      	mov	r0, r4
 8004ac2:	2100      	movs	r1, #0
}
 8004ac4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  USBD_LL_StallEP(pdev , 0);
 8004ac8:	f001 ba1c 	b.w	8005f04 <USBD_LL_StallEP>

08004acc <USBD_StdDevReq>:
{
 8004acc:	b537      	push	{r0, r1, r2, r4, r5, lr}
  switch (req->bRequest) 
 8004ace:	784b      	ldrb	r3, [r1, #1]
{
 8004ad0:	4604      	mov	r4, r0
 8004ad2:	460d      	mov	r5, r1
  switch (req->bRequest) 
 8004ad4:	2b09      	cmp	r3, #9
 8004ad6:	d879      	bhi.n	8004bcc <USBD_StdDevReq+0x100>
 8004ad8:	e8df f013 	tbh	[pc, r3, lsl #1]
 8004adc:	00e500c9 	.word	0x00e500c9
 8004ae0:	00d90078 	.word	0x00d90078
 8004ae4:	006d0078 	.word	0x006d0078
 8004ae8:	0078000a 	.word	0x0078000a
 8004aec:	008d00b9 	.word	0x008d00b9
  switch (req->wValue >> 8)
 8004af0:	884b      	ldrh	r3, [r1, #2]
 8004af2:	0a1a      	lsrs	r2, r3, #8
 8004af4:	3a01      	subs	r2, #1
 8004af6:	2a06      	cmp	r2, #6
 8004af8:	d868      	bhi.n	8004bcc <USBD_StdDevReq+0x100>
 8004afa:	e8df f002 	tbb	[pc, r2]
 8004afe:	1c04      	.short	0x1c04
 8004b00:	49676729 	.word	0x49676729
 8004b04:	52          	.byte	0x52
 8004b05:	00          	.byte	0x00
    pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8004b06:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 8004b0a:	681b      	ldr	r3, [r3, #0]
     pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);        
 8004b0c:	7c20      	ldrb	r0, [r4, #16]
 8004b0e:	f10d 0106 	add.w	r1, sp, #6
 8004b12:	4798      	blx	r3
  if((len != 0)&& (req->wLength != 0))
 8004b14:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 8004b18:	2a00      	cmp	r2, #0
 8004b1a:	d067      	beq.n	8004bec <USBD_StdDevReq+0x120>
 8004b1c:	88eb      	ldrh	r3, [r5, #6]
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d064      	beq.n	8004bec <USBD_StdDevReq+0x120>
    len = MIN(len , req->wLength);
 8004b22:	429a      	cmp	r2, r3
 8004b24:	bf28      	it	cs
 8004b26:	461a      	movcs	r2, r3
 8004b28:	f8ad 2006 	strh.w	r2, [sp, #6]
    USBD_CtlSendData (pdev, 
 8004b2c:	4601      	mov	r1, r0
    USBD_CtlSendData (pdev, 
 8004b2e:	4620      	mov	r0, r4
 8004b30:	f000 f971 	bl	8004e16 <USBD_CtlSendData>
 8004b34:	e05a      	b.n	8004bec <USBD_StdDevReq+0x120>
    if(pdev->dev_speed == USBD_SPEED_HIGH )   
 8004b36:	7c02      	ldrb	r2, [r0, #16]
 8004b38:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8004b3c:	b932      	cbnz	r2, 8004b4c <USBD_StdDevReq+0x80>
      pbuf   = (uint8_t *)pdev->pClass->GetHSConfigDescriptor(&len);
 8004b3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      pbuf   = (uint8_t *)pdev->pClass->GetFSConfigDescriptor(&len);
 8004b40:	f10d 0006 	add.w	r0, sp, #6
 8004b44:	4798      	blx	r3
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8004b46:	2302      	movs	r3, #2
      pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8004b48:	7043      	strb	r3, [r0, #1]
 8004b4a:	e7e3      	b.n	8004b14 <USBD_StdDevReq+0x48>
      pbuf   = (uint8_t *)pdev->pClass->GetFSConfigDescriptor(&len);
 8004b4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b4e:	e7f7      	b.n	8004b40 <USBD_StdDevReq+0x74>
    switch ((uint8_t)(req->wValue))
 8004b50:	b2db      	uxtb	r3, r3
 8004b52:	2b05      	cmp	r3, #5
 8004b54:	d83a      	bhi.n	8004bcc <USBD_StdDevReq+0x100>
 8004b56:	e8df f003 	tbb	[pc, r3]
 8004b5a:	0703      	.short	0x0703
 8004b5c:	17130f0b 	.word	0x17130f0b
     pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);        
 8004b60:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 8004b64:	685b      	ldr	r3, [r3, #4]
 8004b66:	e7d1      	b.n	8004b0c <USBD_StdDevReq+0x40>
      pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8004b68:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 8004b6c:	689b      	ldr	r3, [r3, #8]
 8004b6e:	e7cd      	b.n	8004b0c <USBD_StdDevReq+0x40>
      pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8004b70:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 8004b74:	68db      	ldr	r3, [r3, #12]
 8004b76:	e7c9      	b.n	8004b0c <USBD_StdDevReq+0x40>
      pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8004b78:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 8004b7c:	691b      	ldr	r3, [r3, #16]
 8004b7e:	e7c5      	b.n	8004b0c <USBD_StdDevReq+0x40>
      pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8004b80:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 8004b84:	695b      	ldr	r3, [r3, #20]
 8004b86:	e7c1      	b.n	8004b0c <USBD_StdDevReq+0x40>
      pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8004b88:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 8004b8c:	699b      	ldr	r3, [r3, #24]
 8004b8e:	e7bd      	b.n	8004b0c <USBD_StdDevReq+0x40>
    if(pdev->dev_speed == USBD_SPEED_HIGH  )   
 8004b90:	7c03      	ldrb	r3, [r0, #16]
 8004b92:	b9db      	cbnz	r3, 8004bcc <USBD_StdDevReq+0x100>
      pbuf   = (uint8_t *)pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8004b94:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8004b98:	f10d 0006 	add.w	r0, sp, #6
 8004b9c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004b9e:	4798      	blx	r3
 8004ba0:	e7b8      	b.n	8004b14 <USBD_StdDevReq+0x48>
    if(pdev->dev_speed == USBD_SPEED_HIGH  )   
 8004ba2:	7c03      	ldrb	r3, [r0, #16]
 8004ba4:	b993      	cbnz	r3, 8004bcc <USBD_StdDevReq+0x100>
      pbuf   = (uint8_t *)pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8004ba6:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8004baa:	f10d 0006 	add.w	r0, sp, #6
 8004bae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004bb0:	4798      	blx	r3
      pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8004bb2:	2307      	movs	r3, #7
 8004bb4:	e7c8      	b.n	8004b48 <USBD_StdDevReq+0x7c>
  if ((req->wIndex == 0) && (req->wLength == 0)) 
 8004bb6:	888b      	ldrh	r3, [r1, #4]
 8004bb8:	b943      	cbnz	r3, 8004bcc <USBD_StdDevReq+0x100>
 8004bba:	88cb      	ldrh	r3, [r1, #6]
 8004bbc:	b933      	cbnz	r3, 8004bcc <USBD_StdDevReq+0x100>
    if (pdev->dev_state == USBD_STATE_CONFIGURED) 
 8004bbe:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
    dev_addr = (uint8_t)(req->wValue) & 0x7F;     
 8004bc2:	788d      	ldrb	r5, [r1, #2]
    if (pdev->dev_state == USBD_STATE_CONFIGURED) 
 8004bc4:	2b03      	cmp	r3, #3
    dev_addr = (uint8_t)(req->wValue) & 0x7F;     
 8004bc6:	f005 057f 	and.w	r5, r5, #127	; 0x7f
    if (pdev->dev_state == USBD_STATE_CONFIGURED) 
 8004bca:	d103      	bne.n	8004bd4 <USBD_StdDevReq+0x108>
    USBD_CtlError(pdev , req);
 8004bcc:	4620      	mov	r0, r4
 8004bce:	f7ff ff72 	bl	8004ab6 <USBD_CtlError.constprop.0>
    break;
 8004bd2:	e00b      	b.n	8004bec <USBD_StdDevReq+0x120>
      pdev->dev_address = dev_addr;
 8004bd4:	f880 51fe 	strb.w	r5, [r0, #510]	; 0x1fe
      USBD_LL_SetUSBAddress(pdev, dev_addr);               
 8004bd8:	4629      	mov	r1, r5
 8004bda:	f001 f9c3 	bl	8005f64 <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);                         
 8004bde:	4620      	mov	r0, r4
 8004be0:	f000 f945 	bl	8004e6e <USBD_CtlSendStatus>
      if (dev_addr != 0) 
 8004be4:	b12d      	cbz	r5, 8004bf2 <USBD_StdDevReq+0x126>
        pdev->dev_state  = USBD_STATE_ADDRESSED;
 8004be6:	2302      	movs	r3, #2
        pdev->dev_state  = USBD_STATE_DEFAULT; 
 8004be8:	f884 31fc 	strb.w	r3, [r4, #508]	; 0x1fc
}
 8004bec:	2000      	movs	r0, #0
 8004bee:	b003      	add	sp, #12
 8004bf0:	bd30      	pop	{r4, r5, pc}
        pdev->dev_state  = USBD_STATE_DEFAULT; 
 8004bf2:	2301      	movs	r3, #1
 8004bf4:	e7f8      	b.n	8004be8 <USBD_StdDevReq+0x11c>
  cfgidx = (uint8_t)(req->wValue);                 
 8004bf6:	7889      	ldrb	r1, [r1, #2]
 8004bf8:	4d30      	ldr	r5, [pc, #192]	; (8004cbc <USBD_StdDevReq+0x1f0>)
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION ) 
 8004bfa:	2901      	cmp	r1, #1
  cfgidx = (uint8_t)(req->wValue);                 
 8004bfc:	7029      	strb	r1, [r5, #0]
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION ) 
 8004bfe:	d8e5      	bhi.n	8004bcc <USBD_StdDevReq+0x100>
    switch (pdev->dev_state) 
 8004c00:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
 8004c04:	2b02      	cmp	r3, #2
 8004c06:	d00c      	beq.n	8004c22 <USBD_StdDevReq+0x156>
 8004c08:	2b03      	cmp	r3, #3
 8004c0a:	d1df      	bne.n	8004bcc <USBD_StdDevReq+0x100>
      if (cfgidx == 0) 
 8004c0c:	b9b1      	cbnz	r1, 8004c3c <USBD_StdDevReq+0x170>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8004c0e:	2302      	movs	r3, #2
 8004c10:	f880 31fc 	strb.w	r3, [r0, #508]	; 0x1fc
        pdev->dev_config = cfgidx;          
 8004c14:	6041      	str	r1, [r0, #4]
        USBD_ClrClassConfig(pdev , cfgidx);
 8004c16:	f7ff fe4b 	bl	80048b0 <USBD_ClrClassConfig>
      USBD_CtlSendStatus(pdev);
 8004c1a:	4620      	mov	r0, r4
 8004c1c:	f000 f927 	bl	8004e6e <USBD_CtlSendStatus>
 8004c20:	e7e4      	b.n	8004bec <USBD_StdDevReq+0x120>
      if (cfgidx) 
 8004c22:	2900      	cmp	r1, #0
 8004c24:	d0f9      	beq.n	8004c1a <USBD_StdDevReq+0x14e>
        pdev->dev_config = cfgidx;
 8004c26:	2101      	movs	r1, #1
        pdev->dev_state = USBD_STATE_CONFIGURED;
 8004c28:	2303      	movs	r3, #3
        pdev->dev_config = cfgidx;
 8004c2a:	6041      	str	r1, [r0, #4]
        pdev->dev_state = USBD_STATE_CONFIGURED;
 8004c2c:	f880 31fc 	strb.w	r3, [r0, #508]	; 0x1fc
        if(USBD_SetClassConfig(pdev , cfgidx) == USBD_FAIL)
 8004c30:	4620      	mov	r0, r4
 8004c32:	f7ff fe32 	bl	800489a <USBD_SetClassConfig>
 8004c36:	2802      	cmp	r0, #2
 8004c38:	d1ef      	bne.n	8004c1a <USBD_StdDevReq+0x14e>
 8004c3a:	e7c7      	b.n	8004bcc <USBD_StdDevReq+0x100>
      else  if (cfgidx != pdev->dev_config) 
 8004c3c:	6841      	ldr	r1, [r0, #4]
 8004c3e:	2901      	cmp	r1, #1
 8004c40:	d0eb      	beq.n	8004c1a <USBD_StdDevReq+0x14e>
        USBD_ClrClassConfig(pdev , pdev->dev_config);
 8004c42:	b2c9      	uxtb	r1, r1
 8004c44:	f7ff fe34 	bl	80048b0 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8004c48:	7829      	ldrb	r1, [r5, #0]
 8004c4a:	6061      	str	r1, [r4, #4]
 8004c4c:	e7f0      	b.n	8004c30 <USBD_StdDevReq+0x164>
  if (req->wLength != 1) 
 8004c4e:	88ca      	ldrh	r2, [r1, #6]
 8004c50:	2a01      	cmp	r2, #1
 8004c52:	d1bb      	bne.n	8004bcc <USBD_StdDevReq+0x100>
    switch (pdev->dev_state )  
 8004c54:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
 8004c58:	2b02      	cmp	r3, #2
 8004c5a:	d003      	beq.n	8004c64 <USBD_StdDevReq+0x198>
 8004c5c:	2b03      	cmp	r3, #3
 8004c5e:	d1b5      	bne.n	8004bcc <USBD_StdDevReq+0x100>
      USBD_CtlSendData (pdev, 
 8004c60:	1d01      	adds	r1, r0, #4
 8004c62:	e764      	b.n	8004b2e <USBD_StdDevReq+0x62>
      pdev->dev_default_config = 0;
 8004c64:	4601      	mov	r1, r0
 8004c66:	2300      	movs	r3, #0
 8004c68:	f841 3f08 	str.w	r3, [r1, #8]!
 8004c6c:	e75f      	b.n	8004b2e <USBD_StdDevReq+0x62>
  switch (pdev->dev_state) 
 8004c6e:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
 8004c72:	3b02      	subs	r3, #2
 8004c74:	2b01      	cmp	r3, #1
 8004c76:	d8a9      	bhi.n	8004bcc <USBD_StdDevReq+0x100>
    pdev->dev_config_status = USB_CONFIG_SELF_POWERED;                                  
 8004c78:	2301      	movs	r3, #1
 8004c7a:	60c3      	str	r3, [r0, #12]
    if (pdev->dev_remote_wakeup) 
 8004c7c:	f8d0 3204 	ldr.w	r3, [r0, #516]	; 0x204
 8004c80:	b10b      	cbz	r3, 8004c86 <USBD_StdDevReq+0x1ba>
       pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;                                
 8004c82:	2303      	movs	r3, #3
 8004c84:	60c3      	str	r3, [r0, #12]
    USBD_CtlSendData (pdev, 
 8004c86:	2202      	movs	r2, #2
 8004c88:	f104 010c 	add.w	r1, r4, #12
 8004c8c:	e74f      	b.n	8004b2e <USBD_StdDevReq+0x62>
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8004c8e:	884b      	ldrh	r3, [r1, #2]
 8004c90:	2b01      	cmp	r3, #1
 8004c92:	d1ab      	bne.n	8004bec <USBD_StdDevReq+0x120>
      pdev->dev_remote_wakeup = 0; 
 8004c94:	f8c4 3204 	str.w	r3, [r4, #516]	; 0x204
      pdev->pClass->Setup (pdev, req);   
 8004c98:	f8d4 3214 	ldr.w	r3, [r4, #532]	; 0x214
 8004c9c:	4629      	mov	r1, r5
 8004c9e:	689b      	ldr	r3, [r3, #8]
 8004ca0:	4620      	mov	r0, r4
 8004ca2:	4798      	blx	r3
 8004ca4:	e7b9      	b.n	8004c1a <USBD_StdDevReq+0x14e>
  switch (pdev->dev_state)
 8004ca6:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
 8004caa:	3b02      	subs	r3, #2
 8004cac:	2b01      	cmp	r3, #1
 8004cae:	d88d      	bhi.n	8004bcc <USBD_StdDevReq+0x100>
    if (req->wValue == USB_FEATURE_REMOTE_WAKEUP) 
 8004cb0:	884b      	ldrh	r3, [r1, #2]
 8004cb2:	2b01      	cmp	r3, #1
 8004cb4:	d19a      	bne.n	8004bec <USBD_StdDevReq+0x120>
      pdev->dev_remote_wakeup = 0; 
 8004cb6:	2300      	movs	r3, #0
 8004cb8:	e7ec      	b.n	8004c94 <USBD_StdDevReq+0x1c8>
 8004cba:	bf00      	nop
 8004cbc:	200003e5 	.word	0x200003e5

08004cc0 <USBD_StdItfReq>:
{
 8004cc0:	b538      	push	{r3, r4, r5, lr}
  switch (pdev->dev_state) 
 8004cc2:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
 8004cc6:	2b03      	cmp	r3, #3
{
 8004cc8:	4604      	mov	r4, r0
 8004cca:	460d      	mov	r5, r1
  switch (pdev->dev_state) 
 8004ccc:	d10d      	bne.n	8004cea <USBD_StdItfReq+0x2a>
    if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES) 
 8004cce:	790b      	ldrb	r3, [r1, #4]
 8004cd0:	2b01      	cmp	r3, #1
 8004cd2:	d80a      	bhi.n	8004cea <USBD_StdItfReq+0x2a>
      pdev->pClass->Setup (pdev, req); 
 8004cd4:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8004cd8:	689b      	ldr	r3, [r3, #8]
 8004cda:	4798      	blx	r3
      if((req->wLength == 0)&& (ret == USBD_OK))
 8004cdc:	88eb      	ldrh	r3, [r5, #6]
 8004cde:	b913      	cbnz	r3, 8004ce6 <USBD_StdItfReq+0x26>
         USBD_CtlSendStatus(pdev);
 8004ce0:	4620      	mov	r0, r4
 8004ce2:	f000 f8c4 	bl	8004e6e <USBD_CtlSendStatus>
}
 8004ce6:	2000      	movs	r0, #0
 8004ce8:	bd38      	pop	{r3, r4, r5, pc}
     USBD_CtlError(pdev , req);
 8004cea:	f7ff fee4 	bl	8004ab6 <USBD_CtlError.constprop.0>
    break;
 8004cee:	e7fa      	b.n	8004ce6 <USBD_StdItfReq+0x26>

08004cf0 <USBD_StdEPReq>:
{
 8004cf0:	b570      	push	{r4, r5, r6, lr}
  if ((req->bmRequest & 0x60) == 0x20)
 8004cf2:	780a      	ldrb	r2, [r1, #0]
  ep_addr  = LOBYTE(req->wIndex);   
 8004cf4:	888e      	ldrh	r6, [r1, #4]
  if ((req->bmRequest & 0x60) == 0x20)
 8004cf6:	f002 0260 	and.w	r2, r2, #96	; 0x60
 8004cfa:	2a20      	cmp	r2, #32
{
 8004cfc:	4604      	mov	r4, r0
 8004cfe:	460d      	mov	r5, r1
  ep_addr  = LOBYTE(req->wIndex);   
 8004d00:	b2f3      	uxtb	r3, r6
  if ((req->bmRequest & 0x60) == 0x20)
 8004d02:	d105      	bne.n	8004d10 <USBD_StdEPReq+0x20>
    pdev->pClass->Setup (pdev, req);
 8004d04:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8004d08:	689b      	ldr	r3, [r3, #8]
 8004d0a:	4798      	blx	r3
}
 8004d0c:	2000      	movs	r0, #0
 8004d0e:	bd70      	pop	{r4, r5, r6, pc}
  switch (req->bRequest) 
 8004d10:	784a      	ldrb	r2, [r1, #1]
 8004d12:	2a01      	cmp	r2, #1
 8004d14:	d01c      	beq.n	8004d50 <USBD_StdEPReq+0x60>
 8004d16:	d32a      	bcc.n	8004d6e <USBD_StdEPReq+0x7e>
 8004d18:	2a03      	cmp	r2, #3
 8004d1a:	d1f7      	bne.n	8004d0c <USBD_StdEPReq+0x1c>
    switch (pdev->dev_state) 
 8004d1c:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 8004d20:	2a02      	cmp	r2, #2
 8004d22:	d040      	beq.n	8004da6 <USBD_StdEPReq+0xb6>
 8004d24:	2a03      	cmp	r2, #3
 8004d26:	d002      	beq.n	8004d2e <USBD_StdEPReq+0x3e>
      USBD_CtlError(pdev , req);
 8004d28:	f7ff fec5 	bl	8004ab6 <USBD_CtlError.constprop.0>
      break;
 8004d2c:	e7ee      	b.n	8004d0c <USBD_StdEPReq+0x1c>
      if (req->wValue == USB_FEATURE_EP_HALT)
 8004d2e:	884a      	ldrh	r2, [r1, #2]
 8004d30:	b922      	cbnz	r2, 8004d3c <USBD_StdEPReq+0x4c>
        if ((ep_addr != 0x00) && (ep_addr != 0x80)) 
 8004d32:	065e      	lsls	r6, r3, #25
 8004d34:	d002      	beq.n	8004d3c <USBD_StdEPReq+0x4c>
          USBD_LL_StallEP(pdev , ep_addr);
 8004d36:	4619      	mov	r1, r3
 8004d38:	f001 f8e4 	bl	8005f04 <USBD_LL_StallEP>
          pdev->pClass->Setup (pdev, req);
 8004d3c:	f8d4 3214 	ldr.w	r3, [r4, #532]	; 0x214
 8004d40:	4629      	mov	r1, r5
 8004d42:	689b      	ldr	r3, [r3, #8]
 8004d44:	4620      	mov	r0, r4
 8004d46:	4798      	blx	r3
        USBD_CtlSendStatus(pdev);
 8004d48:	4620      	mov	r0, r4
 8004d4a:	f000 f890 	bl	8004e6e <USBD_CtlSendStatus>
 8004d4e:	e7dd      	b.n	8004d0c <USBD_StdEPReq+0x1c>
    switch (pdev->dev_state) 
 8004d50:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 8004d54:	2a02      	cmp	r2, #2
 8004d56:	d026      	beq.n	8004da6 <USBD_StdEPReq+0xb6>
 8004d58:	2a03      	cmp	r2, #3
 8004d5a:	d1e5      	bne.n	8004d28 <USBD_StdEPReq+0x38>
      if (req->wValue == USB_FEATURE_EP_HALT)
 8004d5c:	884a      	ldrh	r2, [r1, #2]
 8004d5e:	2a00      	cmp	r2, #0
 8004d60:	d1d4      	bne.n	8004d0c <USBD_StdEPReq+0x1c>
        if ((ep_addr & 0x7F) != 0x00) 
 8004d62:	0659      	lsls	r1, r3, #25
 8004d64:	d0f0      	beq.n	8004d48 <USBD_StdEPReq+0x58>
          USBD_LL_ClearStallEP(pdev , ep_addr);
 8004d66:	4619      	mov	r1, r3
 8004d68:	f001 f8da 	bl	8005f20 <USBD_LL_ClearStallEP>
 8004d6c:	e7e6      	b.n	8004d3c <USBD_StdEPReq+0x4c>
    switch (pdev->dev_state) 
 8004d6e:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 8004d72:	2a02      	cmp	r2, #2
 8004d74:	d017      	beq.n	8004da6 <USBD_StdEPReq+0xb6>
 8004d76:	2a03      	cmp	r2, #3
 8004d78:	d1d6      	bne.n	8004d28 <USBD_StdEPReq+0x38>
 8004d7a:	f003 057f 	and.w	r5, r3, #127	; 0x7f
      pep = ((ep_addr & 0x80) == 0x80) ? &pdev->ep_in[ep_addr & 0x7F]:\
 8004d7e:	f016 0f80 	tst.w	r6, #128	; 0x80
 8004d82:	eb00 1505 	add.w	r5, r0, r5, lsl #4
      if(USBD_LL_IsStallEP(pdev, ep_addr))
 8004d86:	4619      	mov	r1, r3
      pep = ((ep_addr & 0x80) == 0x80) ? &pdev->ep_in[ep_addr & 0x7F]:\
 8004d88:	bf14      	ite	ne
 8004d8a:	3514      	addne	r5, #20
 8004d8c:	f505 7582 	addeq.w	r5, r5, #260	; 0x104
      if(USBD_LL_IsStallEP(pdev, ep_addr))
 8004d90:	f001 f8d4 	bl	8005f3c <USBD_LL_IsStallEP>
 8004d94:	b168      	cbz	r0, 8004db2 <USBD_StdEPReq+0xc2>
        pep->status = 0x0001;     
 8004d96:	2301      	movs	r3, #1
 8004d98:	602b      	str	r3, [r5, #0]
      USBD_CtlSendData (pdev,
 8004d9a:	2202      	movs	r2, #2
 8004d9c:	4629      	mov	r1, r5
 8004d9e:	4620      	mov	r0, r4
 8004da0:	f000 f839 	bl	8004e16 <USBD_CtlSendData>
      break;
 8004da4:	e7b2      	b.n	8004d0c <USBD_StdEPReq+0x1c>
      if ((ep_addr & 0x7F) != 0x00) 
 8004da6:	065a      	lsls	r2, r3, #25
 8004da8:	d0b0      	beq.n	8004d0c <USBD_StdEPReq+0x1c>
        USBD_LL_StallEP(pdev , ep_addr);
 8004daa:	4619      	mov	r1, r3
 8004dac:	f001 f8aa 	bl	8005f04 <USBD_LL_StallEP>
 8004db0:	e7ac      	b.n	8004d0c <USBD_StdEPReq+0x1c>
        pep->status = 0x0000;  
 8004db2:	6028      	str	r0, [r5, #0]
 8004db4:	e7f1      	b.n	8004d9a <USBD_StdEPReq+0xaa>

08004db6 <USBD_ParseSetupRequest>:
  req->bmRequest     = *(uint8_t *)  (pdata);
 8004db6:	780b      	ldrb	r3, [r1, #0]
 8004db8:	7003      	strb	r3, [r0, #0]
  req->bRequest      = *(uint8_t *)  (pdata +  1);
 8004dba:	784b      	ldrb	r3, [r1, #1]
 8004dbc:	7043      	strb	r3, [r0, #1]
  req->wValue        = SWAPBYTE      (pdata +  2);
 8004dbe:	78ca      	ldrb	r2, [r1, #3]
 8004dc0:	788b      	ldrb	r3, [r1, #2]
 8004dc2:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8004dc6:	8043      	strh	r3, [r0, #2]
  req->wIndex        = SWAPBYTE      (pdata +  4);
 8004dc8:	794a      	ldrb	r2, [r1, #5]
 8004dca:	790b      	ldrb	r3, [r1, #4]
 8004dcc:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8004dd0:	8083      	strh	r3, [r0, #4]
  req->wLength       = SWAPBYTE      (pdata +  6);
 8004dd2:	79ca      	ldrb	r2, [r1, #7]
 8004dd4:	798b      	ldrb	r3, [r1, #6]
 8004dd6:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8004dda:	80c3      	strh	r3, [r0, #6]
 8004ddc:	4770      	bx	lr

08004dde <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8004dde:	b530      	push	{r4, r5, lr}
  uint8_t idx = 0;
  
  if (desc != NULL) 
 8004de0:	b188      	cbz	r0, 8004e06 <USBD_GetString+0x28>
 8004de2:	4605      	mov	r5, r0
 8004de4:	1a2b      	subs	r3, r5, r0
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
    uint8_t  len = 0;

    while (*buf != '\0') 
 8004de6:	f815 4b01 	ldrb.w	r4, [r5], #1
 8004dea:	b2db      	uxtb	r3, r3
 8004dec:	2c00      	cmp	r4, #0
 8004dee:	d1f9      	bne.n	8004de4 <USBD_GetString+0x6>
    *len =  USBD_GetLen(desc) * 2 + 2;    
 8004df0:	005b      	lsls	r3, r3, #1
 8004df2:	3302      	adds	r3, #2
 8004df4:	8013      	strh	r3, [r2, #0]
    unicode[idx++] = *len;
 8004df6:	700b      	strb	r3, [r1, #0]
    unicode[idx++] =  USB_DESC_TYPE_STRING;
 8004df8:	2303      	movs	r3, #3
 8004dfa:	704b      	strb	r3, [r1, #1]
 8004dfc:	3801      	subs	r0, #1
 8004dfe:	2302      	movs	r3, #2
    while (*desc != '\0') 
 8004e00:	f810 5f01 	ldrb.w	r5, [r0, #1]!
 8004e04:	b905      	cbnz	r5, 8004e08 <USBD_GetString+0x2a>
 8004e06:	bd30      	pop	{r4, r5, pc}
      unicode[idx++] = *desc++;
 8004e08:	1c5a      	adds	r2, r3, #1
 8004e0a:	b2d2      	uxtb	r2, r2
 8004e0c:	54cd      	strb	r5, [r1, r3]
      unicode[idx++] =  0x00;
 8004e0e:	3302      	adds	r3, #2
 8004e10:	b2db      	uxtb	r3, r3
 8004e12:	548c      	strb	r4, [r1, r2]
 8004e14:	e7f4      	b.n	8004e00 <USBD_GetString+0x22>

08004e16 <USBD_CtlSendData>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlSendData (USBD_HandleTypeDef  *pdev, 
                               uint8_t *pbuf,
                               uint16_t len)
{
 8004e16:	b510      	push	{r4, lr}
 8004e18:	4613      	mov	r3, r2
  /* Set EP0 State */
  pdev->ep0_state          = USBD_EP0_DATA_IN;                                      
 8004e1a:	2202      	movs	r2, #2
 8004e1c:	f8c0 21f4 	str.w	r2, [r0, #500]	; 0x1f4
  pdev->ep_in[0].total_length = len;
 8004e20:	6183      	str	r3, [r0, #24]
  pdev->ep_in[0].rem_length   = len;
 /* Start the transfer */
  USBD_LL_Transmit (pdev, 0x00, pbuf, len);  
 8004e22:	460a      	mov	r2, r1
  pdev->ep_in[0].rem_length   = len;
 8004e24:	61c3      	str	r3, [r0, #28]
  USBD_LL_Transmit (pdev, 0x00, pbuf, len);  
 8004e26:	2100      	movs	r1, #0
 8004e28:	f001 f8aa 	bl	8005f80 <USBD_LL_Transmit>
  
  return USBD_OK;
}
 8004e2c:	2000      	movs	r0, #0
 8004e2e:	bd10      	pop	{r4, pc}

08004e30 <USBD_CtlContinueSendData>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlContinueSendData (USBD_HandleTypeDef  *pdev, 
                                       uint8_t *pbuf,
                                       uint16_t len)
{
 8004e30:	b508      	push	{r3, lr}
 /* Start the next transfer */
  USBD_LL_Transmit (pdev, 0x00, pbuf, len);   
 8004e32:	4613      	mov	r3, r2
 8004e34:	460a      	mov	r2, r1
 8004e36:	2100      	movs	r1, #0
 8004e38:	f001 f8a2 	bl	8005f80 <USBD_LL_Transmit>
  
  return USBD_OK;
}
 8004e3c:	2000      	movs	r0, #0
 8004e3e:	bd08      	pop	{r3, pc}

08004e40 <USBD_CtlPrepareRx>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlPrepareRx (USBD_HandleTypeDef  *pdev,
                                  uint8_t *pbuf,                                  
                                  uint16_t len)
{
 8004e40:	b510      	push	{r4, lr}
 8004e42:	4613      	mov	r3, r2
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT; 
 8004e44:	2203      	movs	r2, #3
 8004e46:	f8c0 21f4 	str.w	r2, [r0, #500]	; 0x1f4
  pdev->ep_out[0].total_length = len;
 8004e4a:	f8c0 3108 	str.w	r3, [r0, #264]	; 0x108
  pdev->ep_out[0].rem_length   = len;
  /* Start the transfer */
  USBD_LL_PrepareReceive (pdev,
 8004e4e:	460a      	mov	r2, r1
  pdev->ep_out[0].rem_length   = len;
 8004e50:	f8c0 310c 	str.w	r3, [r0, #268]	; 0x10c
  USBD_LL_PrepareReceive (pdev,
 8004e54:	2100      	movs	r1, #0
 8004e56:	f001 f8a1 	bl	8005f9c <USBD_LL_PrepareReceive>
                          0,
                          pbuf,
                         len);
  
  return USBD_OK;
}
 8004e5a:	2000      	movs	r0, #0
 8004e5c:	bd10      	pop	{r4, pc}

08004e5e <USBD_CtlContinueRx>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlContinueRx (USBD_HandleTypeDef  *pdev, 
                                          uint8_t *pbuf,                                          
                                          uint16_t len)
{
 8004e5e:	b508      	push	{r3, lr}

  USBD_LL_PrepareReceive (pdev,
 8004e60:	4613      	mov	r3, r2
 8004e62:	460a      	mov	r2, r1
 8004e64:	2100      	movs	r1, #0
 8004e66:	f001 f899 	bl	8005f9c <USBD_LL_PrepareReceive>
                          0,                     
                          pbuf,                         
                          len);
  return USBD_OK;
}
 8004e6a:	2000      	movs	r0, #0
 8004e6c:	bd08      	pop	{r3, pc}

08004e6e <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlSendStatus (USBD_HandleTypeDef  *pdev)
{
 8004e6e:	b508      	push	{r3, lr}

  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8004e70:	2304      	movs	r3, #4
 8004e72:	f8c0 31f4 	str.w	r3, [r0, #500]	; 0x1f4
  
 /* Start the transfer */
  USBD_LL_Transmit (pdev, 0x00, NULL, 0);   
 8004e76:	2300      	movs	r3, #0
 8004e78:	461a      	mov	r2, r3
 8004e7a:	4619      	mov	r1, r3
 8004e7c:	f001 f880 	bl	8005f80 <USBD_LL_Transmit>
  
  return USBD_OK;
}
 8004e80:	2000      	movs	r0, #0
 8004e82:	bd08      	pop	{r3, pc}

08004e84 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlReceiveStatus (USBD_HandleTypeDef  *pdev)
{
 8004e84:	b508      	push	{r3, lr}
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT; 
 8004e86:	2305      	movs	r3, #5
 8004e88:	f8c0 31f4 	str.w	r3, [r0, #500]	; 0x1f4
  
 /* Start the transfer */  
  USBD_LL_PrepareReceive ( pdev,
 8004e8c:	2300      	movs	r3, #0
 8004e8e:	461a      	mov	r2, r3
 8004e90:	4619      	mov	r1, r3
 8004e92:	f001 f883 	bl	8005f9c <USBD_LL_PrepareReceive>
                    0,
                    NULL,
                    0);  

  return USBD_OK;
}
 8004e96:	2000      	movs	r0, #0
 8004e98:	bd08      	pop	{r3, pc}
	...

08004e9c <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8004e9c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
  ADC_ChannelConfTypeDef sConfig;

    /**Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
    */
  hadc1.Instance = ADC1;
 8004e9e:	4815      	ldr	r0, [pc, #84]	; (8004ef4 <MX_ADC1_Init+0x58>)
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8004ea0:	4a15      	ldr	r2, [pc, #84]	; (8004ef8 <MX_ADC1_Init+0x5c>)
 8004ea2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004ea6:	e880 000c 	stmia.w	r0, {r2, r3}
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
  hadc1.Init.ScanConvMode = DISABLE;
  hadc1.Init.ContinuousConvMode = DISABLE;
  hadc1.Init.DiscontinuousConvMode = DISABLE;
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8004eaa:	4a14      	ldr	r2, [pc, #80]	; (8004efc <MX_ADC1_Init+0x60>)
 8004eac:	6282      	str	r2, [r0, #40]	; 0x28
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8004eae:	2300      	movs	r3, #0
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
  hadc1.Init.NbrOfConversion = 1;
 8004eb0:	2201      	movs	r2, #1
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8004eb2:	6083      	str	r3, [r0, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8004eb4:	6103      	str	r3, [r0, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8004eb6:	6183      	str	r3, [r0, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8004eb8:	6203      	str	r3, [r0, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8004eba:	62c3      	str	r3, [r0, #44]	; 0x2c
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8004ebc:	60c3      	str	r3, [r0, #12]
  hadc1.Init.NbrOfConversion = 1;
 8004ebe:	61c2      	str	r2, [r0, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8004ec0:	6303      	str	r3, [r0, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8004ec2:	6142      	str	r2, [r0, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8004ec4:	f7fc fa54 	bl	8001370 <HAL_ADC_Init>
 8004ec8:	b118      	cbz	r0, 8004ed2 <MX_ADC1_Init+0x36>
  {
    _Error_Handler(__FILE__, __LINE__);
 8004eca:	2152      	movs	r1, #82	; 0x52
 8004ecc:	480c      	ldr	r0, [pc, #48]	; (8004f00 <MX_ADC1_Init+0x64>)
 8004ece:	f000 fc1d 	bl	800570c <_Error_Handler>

    /**Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
    */
  sConfig.Channel = ADC_CHANNEL_3;
  sConfig.Rank = 1;
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8004ed2:	2103      	movs	r1, #3
 8004ed4:	2201      	movs	r2, #1
 8004ed6:	2300      	movs	r3, #0
 8004ed8:	e88d 000e 	stmia.w	sp, {r1, r2, r3}
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8004edc:	4805      	ldr	r0, [pc, #20]	; (8004ef4 <MX_ADC1_Init+0x58>)
 8004ede:	4669      	mov	r1, sp
 8004ee0:	f7fc fbbc 	bl	800165c <HAL_ADC_ConfigChannel>
 8004ee4:	b118      	cbz	r0, 8004eee <MX_ADC1_Init+0x52>
  {
    _Error_Handler(__FILE__, __LINE__);
 8004ee6:	215c      	movs	r1, #92	; 0x5c
 8004ee8:	4805      	ldr	r0, [pc, #20]	; (8004f00 <MX_ADC1_Init+0x64>)
 8004eea:	f000 fc0f 	bl	800570c <_Error_Handler>
  }

}
 8004eee:	b005      	add	sp, #20
 8004ef0:	f85d fb04 	ldr.w	pc, [sp], #4
 8004ef4:	20000414 	.word	0x20000414
 8004ef8:	40012000 	.word	0x40012000
 8004efc:	0f000001 	.word	0x0f000001
 8004f00:	08006d28 	.word	0x08006d28

08004f04 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8004f04:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(adcHandle->Instance==ADC1)
 8004f06:	6802      	ldr	r2, [r0, #0]
 8004f08:	4b0d      	ldr	r3, [pc, #52]	; (8004f40 <HAL_ADC_MspInit+0x3c>)
 8004f0a:	429a      	cmp	r2, r3
 8004f0c:	d115      	bne.n	8004f3a <HAL_ADC_MspInit+0x36>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8004f0e:	2100      	movs	r1, #0
 8004f10:	f503 338c 	add.w	r3, r3, #71680	; 0x11800
 8004f14:	9100      	str	r1, [sp, #0]
 8004f16:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    PA3     ------> ADC1_IN3 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004f18:	480a      	ldr	r0, [pc, #40]	; (8004f44 <HAL_ADC_MspInit+0x40>)
    __HAL_RCC_ADC1_CLK_ENABLE();
 8004f1a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004f1e:	645a      	str	r2, [r3, #68]	; 0x44
 8004f20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004f22:	9103      	str	r1, [sp, #12]
    __HAL_RCC_ADC1_CLK_ENABLE();
 8004f24:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004f28:	9300      	str	r3, [sp, #0]
 8004f2a:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8004f2c:	2308      	movs	r3, #8
 8004f2e:	9301      	str	r3, [sp, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004f30:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004f32:	2303      	movs	r3, #3
 8004f34:	9302      	str	r3, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004f36:	f7fc fca3 	bl	8001880 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8004f3a:	b007      	add	sp, #28
 8004f3c:	f85d fb04 	ldr.w	pc, [sp], #4
 8004f40:	40012000 	.word	0x40012000
 8004f44:	40020000 	.word	0x40020000

08004f48 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8004f48:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004f4c:	b08d      	sub	sp, #52	; 0x34

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8004f4e:	2400      	movs	r4, #0
 8004f50:	4b4e      	ldr	r3, [pc, #312]	; (800508c <MX_GPIO_Init+0x144>)
 8004f52:	9401      	str	r4, [sp, #4]
 8004f54:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();
  __HAL_RCC_GPIOD_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 8004f56:	4f4e      	ldr	r7, [pc, #312]	; (8005090 <MX_GPIO_Init+0x148>)

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8004f58:	f8df 9140 	ldr.w	r9, [pc, #320]	; 800509c <MX_GPIO_Init+0x154>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin 
 8004f5c:	4e4d      	ldr	r6, [pc, #308]	; (8005094 <MX_GPIO_Init+0x14c>)
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);

  /*Configure GPIO pins : PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = INT1_Pin|INT2_Pin|MEMS_INT2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8004f5e:	f8df 8140 	ldr.w	r8, [pc, #320]	; 80050a0 <MX_GPIO_Init+0x158>
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8004f62:	f042 0210 	orr.w	r2, r2, #16
 8004f66:	631a      	str	r2, [r3, #48]	; 0x30
 8004f68:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004f6a:	f002 0210 	and.w	r2, r2, #16
 8004f6e:	9201      	str	r2, [sp, #4]
 8004f70:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004f72:	9402      	str	r4, [sp, #8]
 8004f74:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004f76:	f042 0204 	orr.w	r2, r2, #4
 8004f7a:	631a      	str	r2, [r3, #48]	; 0x30
 8004f7c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004f7e:	f002 0204 	and.w	r2, r2, #4
 8004f82:	9202      	str	r2, [sp, #8]
 8004f84:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8004f86:	9403      	str	r4, [sp, #12]
 8004f88:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004f8a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8004f8e:	631a      	str	r2, [r3, #48]	; 0x30
 8004f90:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004f92:	f002 0280 	and.w	r2, r2, #128	; 0x80
 8004f96:	9203      	str	r2, [sp, #12]
 8004f98:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8004f9a:	9404      	str	r4, [sp, #16]
 8004f9c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004f9e:	f042 0201 	orr.w	r2, r2, #1
 8004fa2:	631a      	str	r2, [r3, #48]	; 0x30
 8004fa4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004fa6:	f002 0201 	and.w	r2, r2, #1
 8004faa:	9204      	str	r2, [sp, #16]
 8004fac:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8004fae:	9405      	str	r4, [sp, #20]
 8004fb0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004fb2:	f042 0202 	orr.w	r2, r2, #2
 8004fb6:	631a      	str	r2, [r3, #48]	; 0x30
 8004fb8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004fba:	f002 0202 	and.w	r2, r2, #2
 8004fbe:	9205      	str	r2, [sp, #20]
 8004fc0:	9a05      	ldr	r2, [sp, #20]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8004fc2:	9406      	str	r4, [sp, #24]
 8004fc4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004fc6:	f042 0208 	orr.w	r2, r2, #8
 8004fca:	631a      	str	r2, [r3, #48]	; 0x30
 8004fcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004fce:	f003 0308 	and.w	r3, r3, #8
 8004fd2:	9306      	str	r3, [sp, #24]
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 8004fd4:	4622      	mov	r2, r4
 8004fd6:	4638      	mov	r0, r7
 8004fd8:	2108      	movs	r1, #8
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8004fda:	9b06      	ldr	r3, [sp, #24]
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 8004fdc:	f7fc fd9c 	bl	8001b18 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8004fe0:	2201      	movs	r2, #1
 8004fe2:	4611      	mov	r1, r2
 8004fe4:	4648      	mov	r0, r9
 8004fe6:	f7fc fd97 	bl	8001b18 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin 
 8004fea:	4622      	mov	r2, r4
 8004fec:	4630      	mov	r0, r6
 8004fee:	f24f 0110 	movw	r1, #61456	; 0xf010
 8004ff2:	f7fc fd91 	bl	8001b18 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = DATA_Ready_Pin;
 8004ff6:	2304      	movs	r3, #4
  HAL_GPIO_Init(DATA_Ready_GPIO_Port, &GPIO_InitStruct);
 8004ff8:	a907      	add	r1, sp, #28
 8004ffa:	4638      	mov	r0, r7
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004ffc:	2501      	movs	r5, #1
  GPIO_InitStruct.Pin = DATA_Ready_Pin;
 8004ffe:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005000:	9408      	str	r4, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005002:	9409      	str	r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(DATA_Ready_GPIO_Port, &GPIO_InitStruct);
 8005004:	f7fc fc3c 	bl	8001880 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 8005008:	2308      	movs	r3, #8
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 800500a:	a907      	add	r1, sp, #28
 800500c:	4638      	mov	r0, r7
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 800500e:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005010:	9508      	str	r5, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005012:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005014:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 8005016:	f7fc fc33 	bl	8001880 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = INT1_Pin|INT2_Pin|MEMS_INT2_Pin;
 800501a:	2332      	movs	r3, #50	; 0x32
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800501c:	a907      	add	r1, sp, #28
 800501e:	4638      	mov	r0, r7
  GPIO_InitStruct.Pin = INT1_Pin|INT2_Pin|MEMS_INT2_Pin;
 8005020:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8005022:	f8cd 8020 	str.w	r8, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005026:	9409      	str	r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8005028:	f7fc fc2a 	bl	8001880 <HAL_GPIO_Init>
  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 800502c:	a907      	add	r1, sp, #28
 800502e:	4648      	mov	r0, r9
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8005030:	9507      	str	r5, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005032:	9508      	str	r5, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005034:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005036:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8005038:	f7fc fc22 	bl	8001880 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800503c:	a907      	add	r1, sp, #28
 800503e:	4816      	ldr	r0, [pc, #88]	; (8005098 <MX_GPIO_Init+0x150>)
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8005040:	9507      	str	r5, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8005042:	f8cd 8020 	str.w	r8, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005046:	9409      	str	r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005048:	f7fc fc1a 	bl	8001880 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin PDPin */
  GPIO_InitStruct.Pin = LD4_Pin|LD5_Pin|LD6_Pin|Audio_RST_Pin;
 800504c:	f24d 0310 	movw	r3, #53264	; 0xd010
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8005050:	a907      	add	r1, sp, #28
 8005052:	4630      	mov	r0, r6
  GPIO_InitStruct.Pin = LD4_Pin|LD5_Pin|LD6_Pin|Audio_RST_Pin;
 8005054:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005056:	9508      	str	r5, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005058:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800505a:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800505c:	f7fc fc10 	bl	8001880 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD3_Pin;
 8005060:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8005064:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
  HAL_GPIO_Init(LD3_GPIO_Port, &GPIO_InitStruct);
 8005066:	a907      	add	r1, sp, #28
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8005068:	2302      	movs	r3, #2
  HAL_GPIO_Init(LD3_GPIO_Port, &GPIO_InitStruct);
 800506a:	4630      	mov	r0, r6
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800506c:	930a      	str	r3, [sp, #40]	; 0x28
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800506e:	9508      	str	r5, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005070:	9409      	str	r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(LD3_GPIO_Port, &GPIO_InitStruct);
 8005072:	f7fc fc05 	bl	8001880 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8005076:	2320      	movs	r3, #32
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8005078:	a907      	add	r1, sp, #28
 800507a:	4630      	mov	r0, r6
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 800507c:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800507e:	9408      	str	r4, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005080:	9409      	str	r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8005082:	f7fc fbfd 	bl	8001880 <HAL_GPIO_Init>

}
 8005086:	b00d      	add	sp, #52	; 0x34
 8005088:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800508c:	40023800 	.word	0x40023800
 8005090:	40021000 	.word	0x40021000
 8005094:	40020c00 	.word	0x40020c00
 8005098:	40020000 	.word	0x40020000
 800509c:	40020800 	.word	0x40020800
 80050a0:	10120000 	.word	0x10120000

080050a4 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80050a4:	b508      	push	{r3, lr}

  hi2c1.Instance = I2C1;
 80050a6:	480d      	ldr	r0, [pc, #52]	; (80050dc <MX_I2C1_Init+0x38>)
  hi2c1.Init.ClockSpeed = 100000;
 80050a8:	4b0d      	ldr	r3, [pc, #52]	; (80050e0 <MX_I2C1_Init+0x3c>)
 80050aa:	f8df e03c 	ldr.w	lr, [pc, #60]	; 80050e8 <MX_I2C1_Init+0x44>
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
  hi2c1.Init.OwnAddress1 = 0;
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80050ae:	f44f 4280 	mov.w	r2, #16384	; 0x4000
  hi2c1.Init.ClockSpeed = 100000;
 80050b2:	e880 4008 	stmia.w	r0, {r3, lr}
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80050b6:	2300      	movs	r3, #0
 80050b8:	6083      	str	r3, [r0, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80050ba:	60c3      	str	r3, [r0, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80050bc:	6102      	str	r2, [r0, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80050be:	6143      	str	r3, [r0, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80050c0:	6183      	str	r3, [r0, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80050c2:	61c3      	str	r3, [r0, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80050c4:	6203      	str	r3, [r0, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80050c6:	f7fc fef5 	bl	8001eb4 <HAL_I2C_Init>
 80050ca:	b128      	cbz	r0, 80050d8 <MX_I2C1_Init+0x34>
  {
    _Error_Handler(__FILE__, __LINE__);
 80050cc:	214c      	movs	r1, #76	; 0x4c
 80050ce:	4805      	ldr	r0, [pc, #20]	; (80050e4 <MX_I2C1_Init+0x40>)
  }

}
 80050d0:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    _Error_Handler(__FILE__, __LINE__);
 80050d4:	f000 bb1a 	b.w	800570c <_Error_Handler>
 80050d8:	bd08      	pop	{r3, pc}
 80050da:	bf00      	nop
 80050dc:	2000045c 	.word	0x2000045c
 80050e0:	40005400 	.word	0x40005400
 80050e4:	08006d35 	.word	0x08006d35
 80050e8:	000186a0 	.word	0x000186a0

080050ec <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80050ec:	b510      	push	{r4, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(i2cHandle->Instance==I2C1)
 80050ee:	6802      	ldr	r2, [r0, #0]
 80050f0:	4b10      	ldr	r3, [pc, #64]	; (8005134 <HAL_I2C_MspInit+0x48>)
 80050f2:	429a      	cmp	r2, r3
{
 80050f4:	b086      	sub	sp, #24
  if(i2cHandle->Instance==I2C1)
 80050f6:	d11a      	bne.n	800512e <HAL_I2C_MspInit+0x42>
  
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 80050f8:	f44f 7310 	mov.w	r3, #576	; 0x240
 80050fc:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80050fe:	2312      	movs	r3, #18
 8005100:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8005102:	2301      	movs	r3, #1
 8005104:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8005106:	2304      	movs	r3, #4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005108:	2400      	movs	r4, #0
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800510a:	eb0d 0103 	add.w	r1, sp, r3
 800510e:	480a      	ldr	r0, [pc, #40]	; (8005138 <HAL_I2C_MspInit+0x4c>)
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8005110:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005112:	9404      	str	r4, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005114:	f7fc fbb4 	bl	8001880 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8005118:	4b08      	ldr	r3, [pc, #32]	; (800513c <HAL_I2C_MspInit+0x50>)
 800511a:	9400      	str	r4, [sp, #0]
 800511c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800511e:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 8005122:	641a      	str	r2, [r3, #64]	; 0x40
 8005124:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005126:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800512a:	9300      	str	r3, [sp, #0]
 800512c:	9b00      	ldr	r3, [sp, #0]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 800512e:	b006      	add	sp, #24
 8005130:	bd10      	pop	{r4, pc}
 8005132:	bf00      	nop
 8005134:	40005400 	.word	0x40005400
 8005138:	40020400 	.word	0x40020400
 800513c:	40023800 	.word	0x40023800

08005140 <HAL_I2C_MspDeInit>:

void HAL_I2C_MspDeInit(I2C_HandleTypeDef* i2cHandle)
{

  if(i2cHandle->Instance==I2C1)
 8005140:	6802      	ldr	r2, [r0, #0]
 8005142:	4b07      	ldr	r3, [pc, #28]	; (8005160 <HAL_I2C_MspDeInit+0x20>)
 8005144:	429a      	cmp	r2, r3
 8005146:	d109      	bne.n	800515c <HAL_I2C_MspDeInit+0x1c>
  {
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 8005148:	4a06      	ldr	r2, [pc, #24]	; (8005164 <HAL_I2C_MspDeInit+0x24>)
  
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA 
    */
    HAL_GPIO_DeInit(GPIOB, Audio_SCL_Pin|Audio_SDA_Pin);
 800514a:	4807      	ldr	r0, [pc, #28]	; (8005168 <HAL_I2C_MspDeInit+0x28>)
    __HAL_RCC_I2C1_CLK_DISABLE();
 800514c:	6c13      	ldr	r3, [r2, #64]	; 0x40
 800514e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8005152:	6413      	str	r3, [r2, #64]	; 0x40
    HAL_GPIO_DeInit(GPIOB, Audio_SCL_Pin|Audio_SDA_Pin);
 8005154:	f44f 7110 	mov.w	r1, #576	; 0x240
 8005158:	f7fc bc68 	b.w	8001a2c <HAL_GPIO_DeInit>
 800515c:	4770      	bx	lr
 800515e:	bf00      	nop
 8005160:	40005400 	.word	0x40005400
 8005164:	40023800 	.word	0x40023800
 8005168:	40020400 	.word	0x40020400

0800516c <MX_I2S2_Init>:
I2S_HandleTypeDef hi2s2;
I2S_HandleTypeDef hi2s3;

/* I2S2 init function */
void MX_I2S2_Init(void)
{
 800516c:	b508      	push	{r3, lr}

  hi2s2.Instance = SPI2;
 800516e:	480d      	ldr	r0, [pc, #52]	; (80051a4 <MX_I2S2_Init+0x38>)
  hi2s2.Init.Mode = I2S_MODE_MASTER_TX;
 8005170:	4b0d      	ldr	r3, [pc, #52]	; (80051a8 <MX_I2S2_Init+0x3c>)
  hi2s2.Init.Standard = I2S_STANDARD_PHILIPS;
  hi2s2.Init.DataFormat = I2S_DATAFORMAT_16B;
  hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
  hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 8005172:	4a0e      	ldr	r2, [pc, #56]	; (80051ac <MX_I2S2_Init+0x40>)
 8005174:	6142      	str	r2, [r0, #20]
  hi2s2.Init.Mode = I2S_MODE_MASTER_TX;
 8005176:	f44f 7e00 	mov.w	lr, #512	; 0x200
 800517a:	e880 4008 	stmia.w	r0, {r3, lr}
  hi2s2.Init.Standard = I2S_STANDARD_PHILIPS;
 800517e:	2300      	movs	r3, #0
 8005180:	6083      	str	r3, [r0, #8]
  hi2s2.Init.DataFormat = I2S_DATAFORMAT_16B;
 8005182:	60c3      	str	r3, [r0, #12]
  hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 8005184:	6103      	str	r3, [r0, #16]
  hi2s2.Init.CPOL = I2S_CPOL_LOW;
 8005186:	6183      	str	r3, [r0, #24]
  hi2s2.Init.ClockSource = I2S_CLOCK_PLL;
 8005188:	61c3      	str	r3, [r0, #28]
  hi2s2.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_ENABLE;
 800518a:	2301      	movs	r3, #1
 800518c:	6203      	str	r3, [r0, #32]
  if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 800518e:	f7fd f8c5 	bl	800231c <HAL_I2S_Init>
 8005192:	b128      	cbz	r0, 80051a0 <MX_I2S2_Init+0x34>
  {
    _Error_Handler(__FILE__, __LINE__);
 8005194:	214d      	movs	r1, #77	; 0x4d
 8005196:	4806      	ldr	r0, [pc, #24]	; (80051b0 <MX_I2S2_Init+0x44>)
  }

}
 8005198:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    _Error_Handler(__FILE__, __LINE__);
 800519c:	f000 bab6 	b.w	800570c <_Error_Handler>
 80051a0:	bd08      	pop	{r3, pc}
 80051a2:	bf00      	nop
 80051a4:	200004b0 	.word	0x200004b0
 80051a8:	40003800 	.word	0x40003800
 80051ac:	00017700 	.word	0x00017700
 80051b0:	08006d42 	.word	0x08006d42

080051b4 <MX_I2S3_Init>:
/* I2S3 init function */
void MX_I2S3_Init(void)
{

  hi2s3.Instance = SPI3;
 80051b4:	480c      	ldr	r0, [pc, #48]	; (80051e8 <MX_I2S3_Init+0x34>)
{
 80051b6:	b508      	push	{r3, lr}
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 80051b8:	f44f 7200 	mov.w	r2, #512	; 0x200
  hi2s3.Instance = SPI3;
 80051bc:	4b0b      	ldr	r3, [pc, #44]	; (80051ec <MX_I2S3_Init+0x38>)
 80051be:	6003      	str	r3, [r0, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 80051c0:	6042      	str	r2, [r0, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 80051c2:	2300      	movs	r3, #0
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 80051c4:	6102      	str	r2, [r0, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 80051c6:	4a0a      	ldr	r2, [pc, #40]	; (80051f0 <MX_I2S3_Init+0x3c>)
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 80051c8:	6083      	str	r3, [r0, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 80051ca:	60c3      	str	r3, [r0, #12]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 80051cc:	6142      	str	r2, [r0, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 80051ce:	6183      	str	r3, [r0, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 80051d0:	61c3      	str	r3, [r0, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 80051d2:	6203      	str	r3, [r0, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 80051d4:	f7fd f8a2 	bl	800231c <HAL_I2S_Init>
 80051d8:	b128      	cbz	r0, 80051e6 <MX_I2S3_Init+0x32>
  {
    _Error_Handler(__FILE__, __LINE__);
 80051da:	2160      	movs	r1, #96	; 0x60
 80051dc:	4805      	ldr	r0, [pc, #20]	; (80051f4 <MX_I2S3_Init+0x40>)
  }

}
 80051de:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    _Error_Handler(__FILE__, __LINE__);
 80051e2:	f000 ba93 	b.w	800570c <_Error_Handler>
 80051e6:	bd08      	pop	{r3, pc}
 80051e8:	200004f8 	.word	0x200004f8
 80051ec:	40003c00 	.word	0x40003c00
 80051f0:	00017700 	.word	0x00017700
 80051f4:	08006d42 	.word	0x08006d42

080051f8 <HAL_I2S_MspInit>:

void HAL_I2S_MspInit(I2S_HandleTypeDef* i2sHandle)
{
 80051f8:	b570      	push	{r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(i2sHandle->Instance==SPI2)
 80051fa:	6803      	ldr	r3, [r0, #0]
 80051fc:	4a2c      	ldr	r2, [pc, #176]	; (80052b0 <HAL_I2S_MspInit+0xb8>)
 80051fe:	4293      	cmp	r3, r2
{
 8005200:	b088      	sub	sp, #32
  if(i2sHandle->Instance==SPI2)
 8005202:	d12f      	bne.n	8005264 <HAL_I2S_MspInit+0x6c>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* I2S2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8005204:	2400      	movs	r4, #0
 8005206:	4b2b      	ldr	r3, [pc, #172]	; (80052b4 <HAL_I2S_MspInit+0xbc>)
 8005208:	9401      	str	r4, [sp, #4]
 800520a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    GPIO_InitStruct.Pin = GPIO_PIN_2;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF6_I2S2ext;
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800520c:	482a      	ldr	r0, [pc, #168]	; (80052b8 <HAL_I2S_MspInit+0xc0>)
    __HAL_RCC_SPI2_CLK_ENABLE();
 800520e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005212:	641a      	str	r2, [r3, #64]	; 0x40
 8005214:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005216:	9405      	str	r4, [sp, #20]
    __HAL_RCC_SPI2_CLK_ENABLE();
 8005218:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800521c:	9301      	str	r3, [sp, #4]
 800521e:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005220:	9406      	str	r4, [sp, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8005222:	2304      	movs	r3, #4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005224:	2502      	movs	r5, #2
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8005226:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005228:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Alternate = GPIO_AF6_I2S2ext;
 800522a:	2306      	movs	r3, #6
 800522c:	9307      	str	r3, [sp, #28]

    GPIO_InitStruct.Pin = PDM_OUT_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800522e:	2605      	movs	r6, #5
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005230:	9504      	str	r5, [sp, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005232:	f7fc fb25 	bl	8001880 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = PDM_OUT_Pin;
 8005236:	2308      	movs	r3, #8
    HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8005238:	a903      	add	r1, sp, #12
 800523a:	481f      	ldr	r0, [pc, #124]	; (80052b8 <HAL_I2S_MspInit+0xc0>)
    GPIO_InitStruct.Pin = PDM_OUT_Pin;
 800523c:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800523e:	9504      	str	r5, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005240:	9405      	str	r4, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005242:	9406      	str	r4, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8005244:	9607      	str	r6, [sp, #28]
    HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8005246:	f7fc fb1b 	bl	8001880 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = CLK_IN_Pin|GPIO_PIN_12;
 800524a:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800524e:	481b      	ldr	r0, [pc, #108]	; (80052bc <HAL_I2S_MspInit+0xc4>)
    GPIO_InitStruct.Pin = CLK_IN_Pin|GPIO_PIN_12;
 8005250:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005252:	9504      	str	r5, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005254:	9405      	str	r4, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005256:	9406      	str	r4, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8005258:	9607      	str	r6, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800525a:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800525c:	f7fc fb10 	bl	8001880 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8005260:	b008      	add	sp, #32
 8005262:	bd70      	pop	{r4, r5, r6, pc}
  else if(i2sHandle->Instance==SPI3)
 8005264:	4a16      	ldr	r2, [pc, #88]	; (80052c0 <HAL_I2S_MspInit+0xc8>)
 8005266:	4293      	cmp	r3, r2
 8005268:	d1fa      	bne.n	8005260 <HAL_I2S_MspInit+0x68>
    __HAL_RCC_SPI3_CLK_ENABLE();
 800526a:	2400      	movs	r4, #0
 800526c:	4b11      	ldr	r3, [pc, #68]	; (80052b4 <HAL_I2S_MspInit+0xbc>)
 800526e:	9402      	str	r4, [sp, #8]
 8005270:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8005272:	4814      	ldr	r0, [pc, #80]	; (80052c4 <HAL_I2S_MspInit+0xcc>)
    __HAL_RCC_SPI3_CLK_ENABLE();
 8005274:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005278:	641a      	str	r2, [r3, #64]	; 0x40
 800527a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800527c:	9405      	str	r4, [sp, #20]
    __HAL_RCC_SPI3_CLK_ENABLE();
 800527e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005282:	9302      	str	r3, [sp, #8]
 8005284:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005286:	9406      	str	r4, [sp, #24]
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8005288:	2310      	movs	r3, #16
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800528a:	2602      	movs	r6, #2
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800528c:	2506      	movs	r5, #6
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 800528e:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8005290:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005292:	9604      	str	r6, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8005294:	9507      	str	r5, [sp, #28]
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8005296:	f7fc faf3 	bl	8001880 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 800529a:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 800529e:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80052a0:	9604      	str	r6, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80052a2:	9405      	str	r4, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80052a4:	9406      	str	r4, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80052a6:	9507      	str	r5, [sp, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80052a8:	a903      	add	r1, sp, #12
 80052aa:	4803      	ldr	r0, [pc, #12]	; (80052b8 <HAL_I2S_MspInit+0xc0>)
 80052ac:	e7d6      	b.n	800525c <HAL_I2S_MspInit+0x64>
 80052ae:	bf00      	nop
 80052b0:	40003800 	.word	0x40003800
 80052b4:	40023800 	.word	0x40023800
 80052b8:	40020800 	.word	0x40020800
 80052bc:	40020400 	.word	0x40020400
 80052c0:	40003c00 	.word	0x40003c00
 80052c4:	40020000 	.word	0x40020000

080052c8 <peripheralPrintf>:
  * @brief  Function implementing the Printf for COM
  * @param  argument: Not used
  * @retval None
*/
void peripheralPrintf(uint16_t peripheral, char *format, ...)
 {
 80052c8:	b40e      	push	{r1, r2, r3}
 80052ca:	b510      	push	{r4, lr}
 80052cc:	b093      	sub	sp, #76	; 0x4c
 80052ce:	aa15      	add	r2, sp, #84	; 0x54
 80052d0:	4604      	mov	r4, r0
 80052d2:	f852 1b04 	ldr.w	r1, [r2], #4
 	char buffer[64];

 	va_list args;
 	va_start(args, format);
 80052d6:	9201      	str	r2, [sp, #4]
 	vsprintf(buffer, format, args);
 80052d8:	a802      	add	r0, sp, #8
 80052da:	f001 f89d 	bl	8006418 <vsiprintf>
 	va_end(args);

 	switch(peripheral)
 80052de:	2c01      	cmp	r4, #1
 80052e0:	d106      	bne.n	80052f0 <peripheralPrintf+0x28>
 	{
 	case PERIPHERAL_USART:
 		// TODO:
 		break;
 	case PERIPHERAL_USB:
 		USB_TransmitBuffer((uint8_t *)buffer, strlen(buffer));
 80052e2:	a802      	add	r0, sp, #8
 80052e4:	f7fa ff7c 	bl	80001e0 <strlen>
 80052e8:	4601      	mov	r1, r0
 80052ea:	a802      	add	r0, sp, #8
 80052ec:	f000 fc8e 	bl	8005c0c <USB_TransmitBuffer>
 		break;
 	default:
 		break;
 	}
 }
 80052f0:	b013      	add	sp, #76	; 0x4c
 80052f2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80052f6:	b003      	add	sp, #12
 80052f8:	4770      	bx	lr
	...

080052fc <ReadACC>:
  * @brief  Funo para ler os valores ACC e retorna para o main os valores
  * @param  argument: Not used
  * @retval Array [3] Values of ACC ,  uma varivel inteiro de 2 bytes que permite valores positivos e negativos [ex: data[1]=; data[2]=; data[3]= ]
*/
uint16_t* ReadACC()
{
 80052fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005300:	b089      	sub	sp, #36	; 0x24
	int16_t stdX=0;
	int16_t stdY=0;
	int16_t stdZ=0;
	//ler os valores adc e coloca na varivel data os valores

	for(int i=0; i<=9; i++)
 8005302:	2400      	movs	r4, #0
	{
		 // adquire 10 amostra do ACC
		BSP_ACCELERO_GetXYZ(data);
 8005304:	4a42      	ldr	r2, [pc, #264]	; (8005410 <ReadACC+0x114>)
	int16_t stdY=0;
 8005306:	9402      	str	r4, [sp, #8]
	int16_t stdZ=0;
 8005308:	4621      	mov	r1, r4
	int16_t stdX=0;
 800530a:	9401      	str	r4, [sp, #4]
	int32_t auxZ=0;
 800530c:	4627      	mov	r7, r4
	int32_t auxY=0;
 800530e:	4626      	mov	r6, r4
	int32_t auxX=0;
 8005310:	46a2      	mov	sl, r4
	int32_t sumZ=0;
 8005312:	46a3      	mov	fp, r4
	int32_t sumY=0;
 8005314:	46a1      	mov	r9, r4
	int32_t sumX=0;
 8005316:	46a0      	mov	r8, r4
		BSP_ACCELERO_GetXYZ(data);
 8005318:	483d      	ldr	r0, [pc, #244]	; (8005410 <ReadACC+0x114>)
 800531a:	9204      	str	r2, [sp, #16]
 800531c:	9103      	str	r1, [sp, #12]
 800531e:	f7fb ffd1 	bl	80012c4 <BSP_ACCELERO_GetXYZ>
		samplesACC_X[i]=data[0];
 8005322:	9a04      	ldr	r2, [sp, #16]
 8005324:	4b3b      	ldr	r3, [pc, #236]	; (8005414 <ReadACC+0x118>)
 8005326:	f9b2 c000 	ldrsh.w	ip, [r2]
 800532a:	f823 c014 	strh.w	ip, [r3, r4, lsl #1]
		samplesACC_Y[i]=data[1];
 800532e:	f9b2 e002 	ldrsh.w	lr, [r2, #2]
		samplesACC_Z[i]=data[2];
 8005332:	f9b2 5004 	ldrsh.w	r5, [r2, #4]
		samplesACC_Y[i]=data[1];
 8005336:	4b38      	ldr	r3, [pc, #224]	; (8005418 <ReadACC+0x11c>)
		samplesACC_Z[i]=data[2];
 8005338:	4838      	ldr	r0, [pc, #224]	; (800541c <ReadACC+0x120>)
		samplesACC_Y[i]=data[1];
 800533a:	f823 e014 	strh.w	lr, [r3, r4, lsl #1]
		sumX=sumX+ samplesACC_X[i];
		sumY=sumY+ samplesACC_Y[i];
		sumZ=sumZ+ samplesACC_Z[i];

		//quando recolher 10 amostras
		if(i==9)
 800533e:	2c09      	cmp	r4, #9
		samplesACC_Z[i]=data[2];
 8005340:	f820 5014 	strh.w	r5, [r0, r4, lsl #1]
		sumX=sumX+ samplesACC_X[i];
 8005344:	44e0      	add	r8, ip
		sumY=sumY+ samplesACC_Y[i];
 8005346:	44f1      	add	r9, lr
		sumZ=sumZ+ samplesACC_Z[i];
 8005348:	44ab      	add	fp, r5
		if(i==9)
 800534a:	9903      	ldr	r1, [sp, #12]
 800534c:	d151      	bne.n	80053f2 <ReadACC+0xf6>
		{
			// calcula mdia para cada eixo
			avgX=sumX/10;
 800534e:	250a      	movs	r5, #10
			for(int i=0; i<=9; i++)
			{
				//inicia calculo do desvio padro
				auxX += (samplesACC_X[i]-avgX)*(samplesACC_X[i]-avgX);
				auxY += (samplesACC_Y[i]-avgY)*(samplesACC_Y[i]-avgY);
				auxZ += (samplesACC_Z[i]-avgZ)*(samplesACC_Z[i]-avgZ);
 8005350:	9006      	str	r0, [sp, #24]
			avgX=sumX/10;
 8005352:	fb98 f3f5 	sdiv	r3, r8, r5
 8005356:	9303      	str	r3, [sp, #12]
			avgY=sumY/10;
 8005358:	fb99 f3f5 	sdiv	r3, r9, r5
 800535c:	9304      	str	r3, [sp, #16]
			avgZ=sumZ/10;
 800535e:	fb9b f3f5 	sdiv	r3, fp, r5
			for(int i=0; i<=9; i++)
 8005362:	2500      	movs	r5, #0
			avgZ=sumZ/10;
 8005364:	9305      	str	r3, [sp, #20]
				auxX += (samplesACC_X[i]-avgX)*(samplesACC_X[i]-avgX);
 8005366:	4b2b      	ldr	r3, [pc, #172]	; (8005414 <ReadACC+0x118>)
 8005368:	f933 0015 	ldrsh.w	r0, [r3, r5, lsl #1]
 800536c:	9b03      	ldr	r3, [sp, #12]
 800536e:	1ac0      	subs	r0, r0, r3
				auxY += (samplesACC_Y[i]-avgY)*(samplesACC_Y[i]-avgY);
 8005370:	4b29      	ldr	r3, [pc, #164]	; (8005418 <ReadACC+0x11c>)
				auxX += (samplesACC_X[i]-avgX)*(samplesACC_X[i]-avgX);
 8005372:	fb00 aa00 	mla	sl, r0, r0, sl
				auxY += (samplesACC_Y[i]-avgY)*(samplesACC_Y[i]-avgY);
 8005376:	f933 0015 	ldrsh.w	r0, [r3, r5, lsl #1]
 800537a:	9b04      	ldr	r3, [sp, #16]
 800537c:	1ac0      	subs	r0, r0, r3
				auxZ += (samplesACC_Z[i]-avgZ)*(samplesACC_Z[i]-avgZ);
 800537e:	9b06      	ldr	r3, [sp, #24]
				auxY += (samplesACC_Y[i]-avgY)*(samplesACC_Y[i]-avgY);
 8005380:	fb00 6600 	mla	r6, r0, r0, r6
				auxZ += (samplesACC_Z[i]-avgZ)*(samplesACC_Z[i]-avgZ);
 8005384:	f933 0015 	ldrsh.w	r0, [r3, r5, lsl #1]
 8005388:	9b05      	ldr	r3, [sp, #20]

				if(i==9)
 800538a:	2d09      	cmp	r5, #9
				auxZ += (samplesACC_Z[i]-avgZ)*(samplesACC_Z[i]-avgZ);
 800538c:	eba0 0003 	sub.w	r0, r0, r3
 8005390:	fb00 7700 	mla	r7, r0, r0, r7
				if(i==9)
 8005394:	d12a      	bne.n	80053ec <ReadACC+0xf0>
				{
					stdX=sqrt(auxX/9);
 8005396:	fb9a f0f5 	sdiv	r0, sl, r5
 800539a:	9207      	str	r2, [sp, #28]
 800539c:	f7fb f8ca 	bl	8000534 <__aeabi_i2d>
 80053a0:	ec41 0b10 	vmov	d0, r0, r1
 80053a4:	f001 fb94 	bl	8006ad0 <sqrt>
 80053a8:	ec51 0b10 	vmov	r0, r1, d0
 80053ac:	f7fb fbd8 	bl	8000b60 <__aeabi_d2iz>
 80053b0:	b203      	sxth	r3, r0
					stdY=sqrt(auxY/9);
 80053b2:	fb96 f0f5 	sdiv	r0, r6, r5
					stdX=sqrt(auxX/9);
 80053b6:	9301      	str	r3, [sp, #4]
					stdY=sqrt(auxY/9);
 80053b8:	f7fb f8bc 	bl	8000534 <__aeabi_i2d>
 80053bc:	ec41 0b10 	vmov	d0, r0, r1
 80053c0:	f001 fb86 	bl	8006ad0 <sqrt>
 80053c4:	ec51 0b10 	vmov	r0, r1, d0
 80053c8:	f7fb fbca 	bl	8000b60 <__aeabi_d2iz>
 80053cc:	b203      	sxth	r3, r0
					stdZ=sqrt(auxZ/9);
 80053ce:	fb97 f0f5 	sdiv	r0, r7, r5
					stdY=sqrt(auxY/9);
 80053d2:	9302      	str	r3, [sp, #8]
					stdZ=sqrt(auxZ/9);
 80053d4:	f7fb f8ae 	bl	8000534 <__aeabi_i2d>
 80053d8:	ec41 0b10 	vmov	d0, r0, r1
 80053dc:	f001 fb78 	bl	8006ad0 <sqrt>
 80053e0:	ec51 0b10 	vmov	r0, r1, d0
 80053e4:	f7fb fbbc 	bl	8000b60 <__aeabi_d2iz>
 80053e8:	9a07      	ldr	r2, [sp, #28]
 80053ea:	b201      	sxth	r1, r0
			for(int i=0; i<=9; i++)
 80053ec:	3501      	adds	r5, #1
 80053ee:	2d0a      	cmp	r5, #10
 80053f0:	d1b9      	bne.n	8005366 <ReadACC+0x6a>
	for(int i=0; i<=9; i++)
 80053f2:	3401      	adds	r4, #1
 80053f4:	2c0a      	cmp	r4, #10
 80053f6:	d18f      	bne.n	8005318 <ReadACC+0x1c>
			}
		}
	}

	// no final retorna os valores do desvio padro
	data[0]=stdX;
 80053f8:	4805      	ldr	r0, [pc, #20]	; (8005410 <ReadACC+0x114>)
 80053fa:	f8bd 3004 	ldrh.w	r3, [sp, #4]
 80053fe:	8003      	strh	r3, [r0, #0]
	data[1]=stdY;
 8005400:	f8bd 3008 	ldrh.w	r3, [sp, #8]
 8005404:	8043      	strh	r3, [r0, #2]
	data[2]=stdZ;
 8005406:	8081      	strh	r1, [r0, #4]

	return &data;  // retorna os valores lidos para a funo main()
}
 8005408:	b009      	add	sp, #36	; 0x24
 800540a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800540e:	bf00      	nop
 8005410:	20000576 	.word	0x20000576
 8005414:	2000057c 	.word	0x2000057c
 8005418:	20000590 	.word	0x20000590
 800541c:	20000540 	.word	0x20000540

08005420 <ReadLM35>:
  * @param  argument: Not used
  * @retval Retorna um valor de temperatura que ser um inteiro  de 1 byte [ex: adc_value=],
  * caso no seja possivel aceder ao ADC retorna um valor Nulo [adc_value=0]
*/
uint16_t ReadLM35()
{
 8005420:	b510      	push	{r4, lr}
		  HAL_ADC_Start(&hadc1);    //sempre que necessita de efetuar uma nova leitura,  necessrio dar um pulso
 8005422:	480b      	ldr	r0, [pc, #44]	; (8005450 <ReadLM35+0x30>)
 8005424:	f7fc f848 	bl	80014b8 <HAL_ADC_Start>

		  int8_t adc_value=0;

		  if((HAL_ADC_PollForConversion(&hadc1, 100) == HAL_OK) || getValueADC==true)    //se o ADC estiver funcional
 8005428:	2164      	movs	r1, #100	; 0x64
 800542a:	4809      	ldr	r0, [pc, #36]	; (8005450 <ReadLM35+0x30>)
 800542c:	f7fc f8c2 	bl	80015b4 <HAL_ADC_PollForConversion>
 8005430:	4b08      	ldr	r3, [pc, #32]	; (8005454 <ReadLM35+0x34>)
 8005432:	b108      	cbz	r0, 8005438 <ReadLM35+0x18>
 8005434:	7818      	ldrb	r0, [r3, #0]
 8005436:	b150      	cbz	r0, 800544e <ReadLM35+0x2e>
		  {
			  getValueADC=true;
 8005438:	2201      	movs	r2, #1
			  adc_value=HAL_ADC_GetValue(&hadc1);  // l o valor de temperatura
 800543a:	4805      	ldr	r0, [pc, #20]	; (8005450 <ReadLM35+0x30>)
			  getValueADC=true;
 800543c:	701a      	strb	r2, [r3, #0]
			  adc_value=HAL_ADC_GetValue(&hadc1);  // l o valor de temperatura
 800543e:	f7fc f909 	bl	8001654 <HAL_ADC_GetValue>
 8005442:	4604      	mov	r4, r0

			  HAL_ADC_Stop(&hadc1);  // e no fim, faz stop do ADC
 8005444:	4802      	ldr	r0, [pc, #8]	; (8005450 <ReadLM35+0x30>)
 8005446:	f7fc f897 	bl	8001578 <HAL_ADC_Stop>

			  return 0;		// return value 0
		  }


    	  return adc_value;
 800544a:	b260      	sxtb	r0, r4
 800544c:	b280      	uxth	r0, r0
}
 800544e:	bd10      	pop	{r4, pc}
 8005450:	20000414 	.word	0x20000414
 8005454:	200003e7 	.word	0x200003e7

08005458 <PID>:
	//	myPID->myInput= PIDinput;
	//	myPID->mySetpoint=PIDsetpoint;
	//	myPID->myInput=myPIDInput;
	//	myPID->mySetpoint=myPIDSetpoint;

		kp=2; // ganho proporcional
 8005458:	4a2a      	ldr	r2, [pc, #168]	; (8005504 <PID+0xac>)
{
 800545a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
		kp=2; // ganho proporcional
 800545c:	2302      	movs	r3, #2
 800545e:	7013      	strb	r3, [r2, #0]
		ki=5; //ganho integral
 8005460:	4a29      	ldr	r2, [pc, #164]	; (8005508 <PID+0xb0>)


      // calculo de PID
		proporcional=kp*erro;
		integral= (integral+erro)*ki;
		derivativo=(erro-last_erro)*kd;
 8005462:	4f2a      	ldr	r7, [pc, #168]	; (800550c <PID+0xb4>)
 8005464:	f8df e0bc 	ldr.w	lr, [pc, #188]	; 8005524 <PID+0xcc>
		ki=5; //ganho integral
 8005468:	2405      	movs	r4, #5
 800546a:	7014      	strb	r4, [r2, #0]
		int8_t erro= (PIDsetpoint- PIDinput); // calculo do erro (diferena entre o valor atual de temperatura e o valor de setpoint)
 800546c:	1a0d      	subs	r5, r1, r0
		kd=2; // ganho derivativo
 800546e:	4a28      	ldr	r2, [pc, #160]	; (8005510 <PID+0xb8>)
		integral= (integral+erro)*ki;
 8005470:	4c28      	ldr	r4, [pc, #160]	; (8005514 <PID+0xbc>)
		kd=2; // ganho derivativo
 8005472:	7013      	strb	r3, [r2, #0]
		int8_t erro= (PIDsetpoint- PIDinput); // calculo do erro (diferena entre o valor atual de temperatura e o valor de setpoint)
 8005474:	b2ed      	uxtb	r5, r5
 8005476:	b26e      	sxtb	r6, r5
		proporcional=kp*erro;
 8005478:	4b27      	ldr	r3, [pc, #156]	; (8005518 <PID+0xc0>)
		derivativo=(erro-last_erro)*kd;
 800547a:	f997 2000 	ldrsb.w	r2, [r7]

		int8_t pwm= proporcional+ integral+ derivativo;

		last_erro=erro;
 800547e:	703e      	strb	r6, [r7, #0]
		proporcional=kp*erro;
 8005480:	006d      	lsls	r5, r5, #1
 8005482:	b2ed      	uxtb	r5, r5
 8005484:	701d      	strb	r5, [r3, #0]
		integral= (integral+erro)*ki;
 8005486:	f994 3000 	ldrsb.w	r3, [r4]
		derivativo=(erro-last_erro)*kd;
 800548a:	1ab2      	subs	r2, r6, r2
		integral= (integral+erro)*ki;
 800548c:	4433      	add	r3, r6
 800548e:	eb03 0383 	add.w	r3, r3, r3, lsl #2
		derivativo=(erro-last_erro)*kd;
 8005492:	0052      	lsls	r2, r2, #1
		integral= (integral+erro)*ki;
 8005494:	b2db      	uxtb	r3, r3
		derivativo=(erro-last_erro)*kd;
 8005496:	b2d2      	uxtb	r2, r2
		integral= (integral+erro)*ki;
 8005498:	7023      	strb	r3, [r4, #0]
		int8_t pwm= proporcional+ integral+ derivativo;
 800549a:	4413      	add	r3, r2
 800549c:	442b      	add	r3, r5

		if(PIDinput>PIDsetpoint)    // caso a temperatura atual seja superior ao setpoint (est mais quente doque o desejado), ativa a ventoinha
 800549e:	4281      	cmp	r1, r0
		derivativo=(erro-last_erro)*kd;
 80054a0:	f88e 2000 	strb.w	r2, [lr]
		int8_t pwm= proporcional+ integral+ derivativo;
 80054a4:	b25d      	sxtb	r5, r3
		if(PIDinput>PIDsetpoint)    // caso a temperatura atual seja superior ao setpoint (est mais quente doque o desejado), ativa a ventoinha
 80054a6:	da0f      	bge.n	80054c8 <PID+0x70>
		{
			HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin,1);
 80054a8:	2201      	movs	r2, #1
 80054aa:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80054ae:	481b      	ldr	r0, [pc, #108]	; (800551c <PID+0xc4>)
 80054b0:	f7fc fb32 	bl	8001b18 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LD3_GPIO_Port, LD4_Pin,0);
 80054b4:	2200      	movs	r2, #0
 80054b6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80054ba:	4818      	ldr	r0, [pc, #96]	; (800551c <PID+0xc4>)
 80054bc:	f7fc fb2c 	bl	8001b18 <HAL_GPIO_WritePin>
			__HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_1,pwm);
 80054c0:	4b17      	ldr	r3, [pc, #92]	; (8005520 <PID+0xc8>)
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	635d      	str	r5, [r3, #52]	; 0x34
 80054c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		}
		else if(PIDinput<PIDsetpoint)   // caso a temperatura atual seja inferior ao setpoint (est mais frio doque o desejado), ativa a lmpada
		{
			HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin,0);
 80054c8:	f04f 0200 	mov.w	r2, #0
 80054cc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80054d0:	4812      	ldr	r0, [pc, #72]	; (800551c <PID+0xc4>)
		else if(PIDinput<PIDsetpoint)   // caso a temperatura atual seja inferior ao setpoint (est mais frio doque o desejado), ativa a lmpada
 80054d2:	dd0b      	ble.n	80054ec <PID+0x94>
			HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin,0);
 80054d4:	f7fc fb20 	bl	8001b18 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LD3_GPIO_Port, LD4_Pin,1);
 80054d8:	2201      	movs	r2, #1
 80054da:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80054de:	480f      	ldr	r0, [pc, #60]	; (800551c <PID+0xc4>)
 80054e0:	f7fc fb1a 	bl	8001b18 <HAL_GPIO_WritePin>
			__HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_2,pwm);
 80054e4:	4b0e      	ldr	r3, [pc, #56]	; (8005520 <PID+0xc8>)
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	639d      	str	r5, [r3, #56]	; 0x38
 80054ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		}
		else    // caso a temperatura atual coincida com o valor de setpoint, no executa nenhuma tarefa
		{
			HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin,0);
 80054ec:	f7fc fb14 	bl	8001b18 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LD3_GPIO_Port, LD4_Pin,0);
 80054f0:	2200      	movs	r2, #0
 80054f2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80054f6:	4809      	ldr	r0, [pc, #36]	; (800551c <PID+0xc4>)
 80054f8:	f7fc fb0e 	bl	8001b18 <HAL_GPIO_WritePin>
			integral=0;
 80054fc:	2300      	movs	r3, #0
 80054fe:	7023      	strb	r3, [r4, #0]
 8005500:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005502:	bf00      	nop
 8005504:	200005b0 	.word	0x200005b0
 8005508:	20000574 	.word	0x20000574
 800550c:	200003e9 	.word	0x200003e9
 8005510:	20000554 	.word	0x20000554
 8005514:	200003e8 	.word	0x200003e8
 8005518:	200003ea 	.word	0x200003ea
 800551c:	40020c00 	.word	0x40020c00
 8005520:	20000648 	.word	0x20000648
 8005524:	200003e6 	.word	0x200003e6

08005528 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8005528:	b570      	push	{r4, r5, r6, lr}
 800552a:	b09a      	sub	sp, #104	; 0x68
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct;

    /**Configure the main internal regulator output voltage 
    */
  __HAL_RCC_PWR_CLK_ENABLE();
 800552c:	4b2c      	ldr	r3, [pc, #176]	; (80055e0 <SystemClock_Config+0xb8>)
 800552e:	2100      	movs	r1, #0
 8005530:	9101      	str	r1, [sp, #4]
 8005532:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005534:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8005538:	641a      	str	r2, [r3, #64]	; 0x40
 800553a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800553c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005540:	9301      	str	r3, [sp, #4]
 8005542:	9b01      	ldr	r3, [sp, #4]

  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8005544:	4b27      	ldr	r3, [pc, #156]	; (80055e4 <SystemClock_Config+0xbc>)
 8005546:	9102      	str	r1, [sp, #8]
 8005548:	681a      	ldr	r2, [r3, #0]
 800554a:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 800554e:	601a      	str	r2, [r3, #0]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8005556:	9302      	str	r3, [sp, #8]
 8005558:	9b02      	ldr	r3, [sp, #8]

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800555a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800555e:	930f      	str	r3, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8005560:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8005564:	9315      	str	r3, [sp, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLM = 4;
  RCC_OscInitStruct.PLL.PLLN = 192;
 8005566:	23c0      	movs	r3, #192	; 0xc0
  RCC_OscInitStruct.PLL.PLLM = 4;
 8005568:	2404      	movs	r4, #4
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800556a:	2601      	movs	r6, #1
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800556c:	2502      	movs	r5, #2
  RCC_OscInitStruct.PLL.PLLN = 192;
 800556e:	9317      	str	r3, [sp, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
  RCC_OscInitStruct.PLL.PLLQ = 8;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8005570:	a80e      	add	r0, sp, #56	; 0x38
  RCC_OscInitStruct.PLL.PLLQ = 8;
 8005572:	2308      	movs	r3, #8
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8005574:	960e      	str	r6, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8005576:	9514      	str	r5, [sp, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLM = 4;
 8005578:	9416      	str	r4, [sp, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800557a:	9418      	str	r4, [sp, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLQ = 8;
 800557c:	9319      	str	r3, [sp, #100]	; 0x64
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800557e:	f7fd fd63 	bl	8003048 <HAL_RCC_OscConfig>
 8005582:	b100      	cbz	r0, 8005586 <SystemClock_Config+0x5e>
 8005584:	e7fe      	b.n	8005584 <SystemClock_Config+0x5c>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8005586:	230f      	movs	r3, #15
 8005588:	9303      	str	r3, [sp, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800558a:	9005      	str	r0, [sp, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800558c:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8005590:	9007      	str	r0, [sp, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8005592:	2103      	movs	r1, #3
 8005594:	a803      	add	r0, sp, #12
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8005596:	9504      	str	r5, [sp, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8005598:	9306      	str	r3, [sp, #24]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 800559a:	f7fd ff05 	bl	80033a8 <HAL_RCC_ClockConfig>
 800559e:	b100      	cbz	r0, 80055a2 <SystemClock_Config+0x7a>
 80055a0:	e7fe      	b.n	80055a0 <SystemClock_Config+0x78>
  {
    _Error_Handler(__FILE__, __LINE__);
  }

  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
  PeriphClkInitStruct.PLLI2S.PLLI2SN = 200;
 80055a2:	23c8      	movs	r3, #200	; 0xc8
 80055a4:	930a      	str	r3, [sp, #40]	; 0x28
  PeriphClkInitStruct.PLLI2S.PLLI2SM = 5;
  PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80055a6:	a808      	add	r0, sp, #32
  PeriphClkInitStruct.PLLI2S.PLLI2SM = 5;
 80055a8:	2305      	movs	r3, #5
  PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 80055aa:	950b      	str	r5, [sp, #44]	; 0x2c
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 80055ac:	9608      	str	r6, [sp, #32]
  PeriphClkInitStruct.PLLI2S.PLLI2SM = 5;
 80055ae:	9309      	str	r3, [sp, #36]	; 0x24
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80055b0:	f7fd ffd8 	bl	8003564 <HAL_RCCEx_PeriphCLKConfig>
 80055b4:	4605      	mov	r5, r0
 80055b6:	b100      	cbz	r0, 80055ba <SystemClock_Config+0x92>
 80055b8:	e7fe      	b.n	80055b8 <SystemClock_Config+0x90>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 80055ba:	f7fd ff8f 	bl	80034dc <HAL_RCC_GetHCLKFreq>
 80055be:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80055c2:	fbb0 f0f3 	udiv	r0, r0, r3
 80055c6:	f7fc f933 	bl	8001830 <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 80055ca:	4620      	mov	r0, r4
 80055cc:	f7fc f946 	bl	800185c <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 80055d0:	462a      	mov	r2, r5
 80055d2:	4629      	mov	r1, r5
 80055d4:	f04f 30ff 	mov.w	r0, #4294967295
 80055d8:	f7fc f8ea 	bl	80017b0 <HAL_NVIC_SetPriority>
}
 80055dc:	b01a      	add	sp, #104	; 0x68
 80055de:	bd70      	pop	{r4, r5, r6, pc}
 80055e0:	40023800 	.word	0x40023800
 80055e4:	40007000 	.word	0x40007000

080055e8 <main>:
{
 80055e8:	e92d 4370 	stmdb	sp!, {r4, r5, r6, r8, r9, lr}
  HAL_Init();
 80055ec:	f7fb fe80 	bl	80012f0 <HAL_Init>
  SystemClock_Config();
 80055f0:	f7ff ff9a 	bl	8005528 <SystemClock_Config>
  MX_GPIO_Init();
 80055f4:	f7ff fca8 	bl	8004f48 <MX_GPIO_Init>
  MX_I2C1_Init();
 80055f8:	f7ff fd54 	bl	80050a4 <MX_I2C1_Init>
  MX_I2S2_Init();
 80055fc:	f7ff fdb6 	bl	800516c <MX_I2S2_Init>
  MX_I2S3_Init();
 8005600:	f7ff fdd8 	bl	80051b4 <MX_I2S3_Init>
  MX_SPI1_Init();
 8005604:	f000 f884 	bl	8005710 <MX_SPI1_Init>
  MX_ADC1_Init();
 8005608:	f7ff fc48 	bl	8004e9c <MX_ADC1_Init>
  MX_USB_DEVICE_Init();
 800560c:	f000 fa22 	bl	8005a54 <MX_USB_DEVICE_Init>
  MX_TIM3_Init();
 8005610:	f000 f9c6 	bl	80059a0 <MX_TIM3_Init>
    BSP_ACCELERO_Init();	  // faz init do ACC
 8005614:	f7fb fe3e 	bl	8001294 <BSP_ACCELERO_Init>
   	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);  //start PWM ventoinha
 8005618:	2100      	movs	r1, #0
 800561a:	482e      	ldr	r0, [pc, #184]	; (80056d4 <main+0xec>)
	  int8_t ValueLM35_Conv=ValueLM35*0.5;
 800561c:	f8df 90d4 	ldr.w	r9, [pc, #212]	; 80056f4 <main+0x10c>
		  peripheralPrintf(PERIPHERAL_USB, "%d",ValueACC[0]);
 8005620:	4c2d      	ldr	r4, [pc, #180]	; (80056d8 <main+0xf0>)
   	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);  //start PWM ventoinha
 8005622:	f7fe fba5 	bl	8003d70 <HAL_TIM_PWM_Start>
   	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);  //start PWM lampada
 8005626:	2104      	movs	r1, #4
 8005628:	482a      	ldr	r0, [pc, #168]	; (80056d4 <main+0xec>)
 800562a:	f7fe fba1 	bl	8003d70 <HAL_TIM_PWM_Start>
	  int8_t ValueLM35_Conv=ValueLM35*0.5;
 800562e:	f04f 0800 	mov.w	r8, #0
	  ValueACC=ReadACC();
 8005632:	f7ff fe63 	bl	80052fc <ReadACC>
 8005636:	4606      	mov	r6, r0
	  HAL_Delay(100); // wait 100ms
 8005638:	2064      	movs	r0, #100	; 0x64
 800563a:	f7fb fe85 	bl	8001348 <HAL_Delay>
	  ValueLM35=ReadLM35();   //*5/(1023))/0.01   -32)/1.8
 800563e:	f7ff feef 	bl	8005420 <ReadLM35>
	  int8_t ValueLM35_Conv=ValueLM35*0.5;
 8005642:	b240      	sxtb	r0, r0
 8005644:	f7fa ff76 	bl	8000534 <__aeabi_i2d>
 8005648:	4642      	mov	r2, r8
 800564a:	464b      	mov	r3, r9
 800564c:	f7fa ffd8 	bl	8000600 <__aeabi_dmul>
 8005650:	f7fb fa86 	bl	8000b60 <__aeabi_d2iz>
 8005654:	b245      	sxtb	r5, r0
	  HAL_Delay(100); // wait 100ms
 8005656:	2064      	movs	r0, #100	; 0x64
 8005658:	f7fb fe76 	bl	8001348 <HAL_Delay>
	  int8_t setpoint = (int8_t)atoi((char*)received_data);
 800565c:	481f      	ldr	r0, [pc, #124]	; (80056dc <main+0xf4>)
 800565e:	f000 fd2c 	bl	80060ba <atoi>
 8005662:	b241      	sxtb	r1, r0
	  if(setpoint!=0)  // quando recebe alguma coisa na porta COM
 8005664:	b111      	cbz	r1, 800566c <main+0x84>
		  PID(ValueLM35_Conv, setpoint); //executa a funo PID
 8005666:	4628      	mov	r0, r5
 8005668:	f7ff fef6 	bl	8005458 <PID>
	  if(USB_ReceiveString()==1)  // quando recebe alguma coisa na porta COM
 800566c:	f000 fb06 	bl	8005c7c <USB_ReceiveString>
 8005670:	2801      	cmp	r0, #1
 8005672:	d106      	bne.n	8005682 <main+0x9a>
		  int8_t setpoint = (int8_t)atoi((char*)received_data);  //atribui o valor que recebeu  variavel setpoint
 8005674:	4819      	ldr	r0, [pc, #100]	; (80056dc <main+0xf4>)
 8005676:	f000 fd20 	bl	80060ba <atoi>
		  PID(ValueLM35_Conv, setpoint); //executa a funo PID
 800567a:	b241      	sxtb	r1, r0
 800567c:	4628      	mov	r0, r5
 800567e:	f7ff feeb 	bl	8005458 <PID>
		  peripheralPrintf(PERIPHERAL_USB, "X:\t");
 8005682:	4917      	ldr	r1, [pc, #92]	; (80056e0 <main+0xf8>)
 8005684:	2001      	movs	r0, #1
 8005686:	f7ff fe1f 	bl	80052c8 <peripheralPrintf>
		  peripheralPrintf(PERIPHERAL_USB, "%d",ValueACC[0]);
 800568a:	8832      	ldrh	r2, [r6, #0]
 800568c:	4621      	mov	r1, r4
 800568e:	2001      	movs	r0, #1
 8005690:	f7ff fe1a 	bl	80052c8 <peripheralPrintf>
		  peripheralPrintf(PERIPHERAL_USB, " Y:\t");
 8005694:	4913      	ldr	r1, [pc, #76]	; (80056e4 <main+0xfc>)
 8005696:	2001      	movs	r0, #1
 8005698:	f7ff fe16 	bl	80052c8 <peripheralPrintf>
		  peripheralPrintf(PERIPHERAL_USB, "%d",ValueACC[1]);
 800569c:	8872      	ldrh	r2, [r6, #2]
 800569e:	4621      	mov	r1, r4
 80056a0:	2001      	movs	r0, #1
 80056a2:	f7ff fe11 	bl	80052c8 <peripheralPrintf>
		  peripheralPrintf(PERIPHERAL_USB, " Z:\t");
 80056a6:	4910      	ldr	r1, [pc, #64]	; (80056e8 <main+0x100>)
 80056a8:	2001      	movs	r0, #1
 80056aa:	f7ff fe0d 	bl	80052c8 <peripheralPrintf>
		  peripheralPrintf(PERIPHERAL_USB, "%d",ValueACC[2]);
 80056ae:	88b2      	ldrh	r2, [r6, #4]
 80056b0:	4621      	mov	r1, r4
 80056b2:	2001      	movs	r0, #1
 80056b4:	f7ff fe08 	bl	80052c8 <peripheralPrintf>
		  peripheralPrintf(PERIPHERAL_USB, " T:\t");
 80056b8:	490c      	ldr	r1, [pc, #48]	; (80056ec <main+0x104>)
 80056ba:	2001      	movs	r0, #1
 80056bc:	f7ff fe04 	bl	80052c8 <peripheralPrintf>
		  peripheralPrintf(PERIPHERAL_USB, "%d",ValueLM35_Conv);
 80056c0:	4621      	mov	r1, r4
 80056c2:	462a      	mov	r2, r5
 80056c4:	2001      	movs	r0, #1
 80056c6:	f7ff fdff 	bl	80052c8 <peripheralPrintf>
		  peripheralPrintf(PERIPHERAL_USB, "\n");
 80056ca:	4909      	ldr	r1, [pc, #36]	; (80056f0 <main+0x108>)
 80056cc:	2001      	movs	r0, #1
 80056ce:	f7ff fdfb 	bl	80052c8 <peripheralPrintf>
  {
 80056d2:	e7ae      	b.n	8005632 <main+0x4a>
 80056d4:	20000648 	.word	0x20000648
 80056d8:	08006d53 	.word	0x08006d53
 80056dc:	200008b4 	.word	0x200008b4
 80056e0:	08006d4f 	.word	0x08006d4f
 80056e4:	08006d56 	.word	0x08006d56
 80056e8:	08006d5b 	.word	0x08006d5b
 80056ec:	08006d60 	.word	0x08006d60
 80056f0:	08006d65 	.word	0x08006d65
 80056f4:	3fe00000 	.word	0x3fe00000

080056f8 <HAL_TIM_PeriodElapsedCallback>:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM10) {
 80056f8:	6802      	ldr	r2, [r0, #0]
 80056fa:	4b03      	ldr	r3, [pc, #12]	; (8005708 <HAL_TIM_PeriodElapsedCallback+0x10>)
 80056fc:	429a      	cmp	r2, r3
 80056fe:	d101      	bne.n	8005704 <HAL_TIM_PeriodElapsedCallback+0xc>
    HAL_IncTick();
 8005700:	f7fb be10 	b.w	8001324 <HAL_IncTick>
 8005704:	4770      	bx	lr
 8005706:	bf00      	nop
 8005708:	40014400 	.word	0x40014400

0800570c <_Error_Handler>:
  * @param  file: The file name as string.
  * @param  line: The line in file as a number.
  * @retval None
  */
void _Error_Handler(char *file, int line)
{
 800570c:	e7fe      	b.n	800570c <_Error_Handler>
	...

08005710 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8005710:	b508      	push	{r3, lr}

  hspi1.Instance = SPI1;
 8005712:	480f      	ldr	r0, [pc, #60]	; (8005750 <MX_SPI1_Init+0x40>)
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8005714:	4b0f      	ldr	r3, [pc, #60]	; (8005754 <MX_SPI1_Init+0x44>)
 8005716:	f44f 7e82 	mov.w	lr, #260	; 0x104
 800571a:	e880 4008 	stmia.w	r0, {r3, lr}
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800571e:	2300      	movs	r3, #0
 8005720:	6083      	str	r3, [r0, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8005722:	60c3      	str	r3, [r0, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8005724:	6103      	str	r3, [r0, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8005726:	6143      	str	r3, [r0, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8005728:	f44f 7200 	mov.w	r2, #512	; 0x200
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800572c:	61c3      	str	r3, [r0, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800572e:	6203      	str	r3, [r0, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8005730:	6243      	str	r3, [r0, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005732:	6283      	str	r3, [r0, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8005734:	230a      	movs	r3, #10
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8005736:	6182      	str	r2, [r0, #24]
  hspi1.Init.CRCPolynomial = 10;
 8005738:	62c3      	str	r3, [r0, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800573a:	f7fd ffe1 	bl	8003700 <HAL_SPI_Init>
 800573e:	b128      	cbz	r0, 800574c <MX_SPI1_Init+0x3c>
  {
    _Error_Handler(__FILE__, __LINE__);
 8005740:	214f      	movs	r1, #79	; 0x4f
 8005742:	4805      	ldr	r0, [pc, #20]	; (8005758 <MX_SPI1_Init+0x48>)
  }

}
 8005744:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    _Error_Handler(__FILE__, __LINE__);
 8005748:	f7ff bfe0 	b.w	800570c <_Error_Handler>
 800574c:	bd08      	pop	{r3, pc}
 800574e:	bf00      	nop
 8005750:	200005b4 	.word	0x200005b4
 8005754:	40013000 	.word	0x40013000
 8005758:	08006d67 	.word	0x08006d67

0800575c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 800575c:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(spiHandle->Instance==SPI1)
 800575e:	6802      	ldr	r2, [r0, #0]
 8005760:	4b0f      	ldr	r3, [pc, #60]	; (80057a0 <HAL_SPI_MspInit+0x44>)
 8005762:	429a      	cmp	r2, r3
 8005764:	d119      	bne.n	800579a <HAL_SPI_MspInit+0x3e>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8005766:	2100      	movs	r1, #0
 8005768:	f503 3384 	add.w	r3, r3, #67584	; 0x10800
 800576c:	9100      	str	r1, [sp, #0]
 800576e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005770:	480c      	ldr	r0, [pc, #48]	; (80057a4 <HAL_SPI_MspInit+0x48>)
    __HAL_RCC_SPI1_CLK_ENABLE();
 8005772:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005776:	645a      	str	r2, [r3, #68]	; 0x44
 8005778:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800577a:	9103      	str	r1, [sp, #12]
    __HAL_RCC_SPI1_CLK_ENABLE();
 800577c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005780:	9300      	str	r3, [sp, #0]
 8005782:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8005784:	23e0      	movs	r3, #224	; 0xe0
 8005786:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005788:	2302      	movs	r3, #2
 800578a:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800578c:	2303      	movs	r3, #3
 800578e:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005790:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8005792:	2305      	movs	r3, #5
 8005794:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005796:	f7fc f873 	bl	8001880 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 800579a:	b007      	add	sp, #28
 800579c:	f85d fb04 	ldr.w	pc, [sp], #4
 80057a0:	40013000 	.word	0x40013000
 80057a4:	40020000 	.word	0x40020000

080057a8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80057a8:	b513      	push	{r0, r1, r4, lr}
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80057aa:	4b22      	ldr	r3, [pc, #136]	; (8005834 <HAL_MspInit+0x8c>)
 80057ac:	2400      	movs	r4, #0
 80057ae:	9400      	str	r4, [sp, #0]
 80057b0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80057b2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80057b6:	645a      	str	r2, [r3, #68]	; 0x44
 80057b8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80057ba:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 80057be:	9200      	str	r2, [sp, #0]
 80057c0:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 80057c2:	9401      	str	r4, [sp, #4]
 80057c4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80057c6:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80057ca:	641a      	str	r2, [r3, #64]	; 0x40
 80057cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80057d2:	9301      	str	r3, [sp, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80057d4:	2007      	movs	r0, #7
  __HAL_RCC_PWR_CLK_ENABLE();
 80057d6:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80057d8:	f7fb ffd8 	bl	800178c <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 80057dc:	4622      	mov	r2, r4
 80057de:	4621      	mov	r1, r4
 80057e0:	f06f 000b 	mvn.w	r0, #11
 80057e4:	f7fb ffe4 	bl	80017b0 <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 80057e8:	4622      	mov	r2, r4
 80057ea:	4621      	mov	r1, r4
 80057ec:	f06f 000a 	mvn.w	r0, #10
 80057f0:	f7fb ffde 	bl	80017b0 <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 80057f4:	4622      	mov	r2, r4
 80057f6:	4621      	mov	r1, r4
 80057f8:	f06f 0009 	mvn.w	r0, #9
 80057fc:	f7fb ffd8 	bl	80017b0 <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 8005800:	4622      	mov	r2, r4
 8005802:	4621      	mov	r1, r4
 8005804:	f06f 0004 	mvn.w	r0, #4
 8005808:	f7fb ffd2 	bl	80017b0 <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 800580c:	4622      	mov	r2, r4
 800580e:	4621      	mov	r1, r4
 8005810:	f06f 0003 	mvn.w	r0, #3
 8005814:	f7fb ffcc 	bl	80017b0 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 8005818:	4622      	mov	r2, r4
 800581a:	4621      	mov	r1, r4
 800581c:	f06f 0001 	mvn.w	r0, #1
 8005820:	f7fb ffc6 	bl	80017b0 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8005824:	4622      	mov	r2, r4
 8005826:	4621      	mov	r1, r4
 8005828:	f04f 30ff 	mov.w	r0, #4294967295
 800582c:	f7fb ffc0 	bl	80017b0 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8005830:	b002      	add	sp, #8
 8005832:	bd10      	pop	{r4, pc}
 8005834:	40023800 	.word	0x40023800

08005838 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priorty.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005838:	b530      	push	{r4, r5, lr}
  uint32_t              uwTimclock = 0;
  uint32_t              uwPrescalerValue = 0;
  uint32_t              pFLatency;
  
  /*Configure the TIM10 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority ,0); 
 800583a:	4601      	mov	r1, r0
{
 800583c:	b089      	sub	sp, #36	; 0x24
  HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority ,0); 
 800583e:	2200      	movs	r2, #0
 8005840:	2019      	movs	r0, #25
 8005842:	f7fb ffb5 	bl	80017b0 <HAL_NVIC_SetPriority>
  
  /* Enable the TIM10 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn); 
 8005846:	2019      	movs	r0, #25
 8005848:	f7fb ffe6 	bl	8001818 <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM10 clock */
  __HAL_RCC_TIM10_CLK_ENABLE();
 800584c:	2500      	movs	r5, #0
 800584e:	4b14      	ldr	r3, [pc, #80]	; (80058a0 <HAL_InitTick+0x68>)
 8005850:	9502      	str	r5, [sp, #8]
 8005852:	6c5a      	ldr	r2, [r3, #68]	; 0x44
   
  /* Compute the prescaler value to have TIM10 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
  
  /* Initialize TIM10 */
  htim10.Instance = TIM10;
 8005854:	4c13      	ldr	r4, [pc, #76]	; (80058a4 <HAL_InitTick+0x6c>)
  __HAL_RCC_TIM10_CLK_ENABLE();
 8005856:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 800585a:	645a      	str	r2, [r3, #68]	; 0x44
 800585c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800585e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005862:	9302      	str	r3, [sp, #8]
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8005864:	a901      	add	r1, sp, #4
 8005866:	a803      	add	r0, sp, #12
  __HAL_RCC_TIM10_CLK_ENABLE();
 8005868:	9b02      	ldr	r3, [sp, #8]
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800586a:	f7fd fe5d 	bl	8003528 <HAL_RCC_GetClockConfig>
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 800586e:	f7fd fe4b 	bl	8003508 <HAL_RCC_GetPCLK2Freq>
  htim10.Instance = TIM10;
 8005872:	4b0d      	ldr	r3, [pc, #52]	; (80058a8 <HAL_InitTick+0x70>)
 8005874:	6023      	str	r3, [r4, #0]
  + Period = [(TIM10CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim10.Init.Period = (1000000 / 1000) - 1;
 8005876:	f240 33e7 	movw	r3, #999	; 0x3e7
 800587a:	60e3      	str	r3, [r4, #12]
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 800587c:	4b0b      	ldr	r3, [pc, #44]	; (80058ac <HAL_InitTick+0x74>)
 800587e:	fbb0 f0f3 	udiv	r0, r0, r3
 8005882:	3801      	subs	r0, #1
  htim10.Init.Prescaler = uwPrescalerValue;
 8005884:	6060      	str	r0, [r4, #4]
  htim10.Init.ClockDivision = 0;
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
  if(HAL_TIM_Base_Init(&htim10) == HAL_OK)
 8005886:	4620      	mov	r0, r4
  htim10.Init.ClockDivision = 0;
 8005888:	6125      	str	r5, [r4, #16]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 800588a:	60a5      	str	r5, [r4, #8]
  if(HAL_TIM_Base_Init(&htim10) == HAL_OK)
 800588c:	f7fe f9a2 	bl	8003bd4 <HAL_TIM_Base_Init>
 8005890:	b920      	cbnz	r0, 800589c <HAL_InitTick+0x64>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim10);
 8005892:	4620      	mov	r0, r4
 8005894:	f7fd ffe6 	bl	8003864 <HAL_TIM_Base_Start_IT>
  }
  
  /* Return function status */
  return HAL_ERROR;
}
 8005898:	b009      	add	sp, #36	; 0x24
 800589a:	bd30      	pop	{r4, r5, pc}
  return HAL_ERROR;
 800589c:	2001      	movs	r0, #1
 800589e:	e7fb      	b.n	8005898 <HAL_InitTick+0x60>
 80058a0:	40023800 	.word	0x40023800
 80058a4:	2000060c 	.word	0x2000060c
 80058a8:	40014400 	.word	0x40014400
 80058ac:	000f4240 	.word	0x000f4240

080058b0 <NMI_Handler>:
 80058b0:	4770      	bx	lr

080058b2 <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 80058b2:	e7fe      	b.n	80058b2 <HardFault_Handler>

080058b4 <MemManage_Handler>:

/**
* @brief This function handles Memory management fault.
*/
void MemManage_Handler(void)
{
 80058b4:	e7fe      	b.n	80058b4 <MemManage_Handler>

080058b6 <BusFault_Handler>:

/**
* @brief This function handles Pre-fetch fault, memory access fault.
*/
void BusFault_Handler(void)
{
 80058b6:	e7fe      	b.n	80058b6 <BusFault_Handler>

080058b8 <UsageFault_Handler>:

/**
* @brief This function handles Undefined instruction or illegal state.
*/
void UsageFault_Handler(void)
{
 80058b8:	e7fe      	b.n	80058b8 <UsageFault_Handler>

080058ba <SVC_Handler>:
 80058ba:	4770      	bx	lr

080058bc <DebugMon_Handler>:
 80058bc:	4770      	bx	lr

080058be <PendSV_Handler>:

/**
* @brief This function handles Pendable request for system service.
*/
void PendSV_Handler(void)
{
 80058be:	4770      	bx	lr

080058c0 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_SYSTICK_IRQHandler();
 80058c0:	f7fb bfd9 	b.w	8001876 <HAL_SYSTICK_IRQHandler>

080058c4 <TIM1_UP_TIM10_IRQHandler>:
void TIM1_UP_TIM10_IRQHandler(void)
{
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim10);
 80058c4:	4801      	ldr	r0, [pc, #4]	; (80058cc <TIM1_UP_TIM10_IRQHandler+0x8>)
 80058c6:	f7fe b896 	b.w	80039f6 <HAL_TIM_IRQHandler>
 80058ca:	bf00      	nop
 80058cc:	2000060c 	.word	0x2000060c

080058d0 <OTG_FS_IRQHandler>:
void OTG_FS_IRQHandler(void)
{
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 80058d0:	4801      	ldr	r0, [pc, #4]	; (80058d8 <OTG_FS_IRQHandler+0x8>)
 80058d2:	f7fc bfe7 	b.w	80028a4 <HAL_PCD_IRQHandler>
 80058d6:	bf00      	nop
 80058d8:	200009c0 	.word	0x200009c0

080058dc <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80058dc:	490f      	ldr	r1, [pc, #60]	; (800591c <SystemInit+0x40>)
 80058de:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 80058e2:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80058e6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80058ea:	4b0d      	ldr	r3, [pc, #52]	; (8005920 <SystemInit+0x44>)
 80058ec:	681a      	ldr	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80058ee:	2000      	movs	r0, #0
  RCC->CR |= (uint32_t)0x00000001;
 80058f0:	f042 0201 	orr.w	r2, r2, #1
 80058f4:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000;
 80058f6:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80058f8:	681a      	ldr	r2, [r3, #0]
 80058fa:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 80058fe:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8005902:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8005904:	4a07      	ldr	r2, [pc, #28]	; (8005924 <SystemInit+0x48>)
 8005906:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8005908:	681a      	ldr	r2, [r3, #0]
 800590a:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800590e:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8005910:	60d8      	str	r0, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8005912:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8005916:	608b      	str	r3, [r1, #8]
 8005918:	4770      	bx	lr
 800591a:	bf00      	nop
 800591c:	e000ed00 	.word	0xe000ed00
 8005920:	40023800 	.word	0x40023800
 8005924:	24003010 	.word	0x24003010

08005928 <HAL_TIM_Base_MspInit>:
}

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{

  if(tim_baseHandle->Instance==TIM3)
 8005928:	6802      	ldr	r2, [r0, #0]
 800592a:	4b09      	ldr	r3, [pc, #36]	; (8005950 <HAL_TIM_Base_MspInit+0x28>)
 800592c:	429a      	cmp	r2, r3
{
 800592e:	b082      	sub	sp, #8
  if(tim_baseHandle->Instance==TIM3)
 8005930:	d10b      	bne.n	800594a <HAL_TIM_Base_MspInit+0x22>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8005932:	2300      	movs	r3, #0
 8005934:	9301      	str	r3, [sp, #4]
 8005936:	4b07      	ldr	r3, [pc, #28]	; (8005954 <HAL_TIM_Base_MspInit+0x2c>)
 8005938:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800593a:	f042 0202 	orr.w	r2, r2, #2
 800593e:	641a      	str	r2, [r3, #64]	; 0x40
 8005940:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005942:	f003 0302 	and.w	r3, r3, #2
 8005946:	9301      	str	r3, [sp, #4]
 8005948:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 800594a:	b002      	add	sp, #8
 800594c:	4770      	bx	lr
 800594e:	bf00      	nop
 8005950:	40000400 	.word	0x40000400
 8005954:	40023800 	.word	0x40023800

08005958 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8005958:	b530      	push	{r4, r5, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(timHandle->Instance==TIM3)
 800595a:	6802      	ldr	r2, [r0, #0]
 800595c:	4b0d      	ldr	r3, [pc, #52]	; (8005994 <HAL_TIM_MspPostInit+0x3c>)
 800595e:	429a      	cmp	r2, r3
{
 8005960:	b087      	sub	sp, #28
  if(timHandle->Instance==TIM3)
 8005962:	d115      	bne.n	8005990 <HAL_TIM_MspPostInit+0x38>
    /**TIM3 GPIO Configuration    
    PC6     ------> TIM3_CH1
    PB5     ------> TIM3_CH2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005964:	2402      	movs	r4, #2
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005966:	2500      	movs	r5, #0
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8005968:	2340      	movs	r3, #64	; 0x40
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800596a:	a901      	add	r1, sp, #4
 800596c:	480a      	ldr	r0, [pc, #40]	; (8005998 <HAL_TIM_MspPostInit+0x40>)
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800596e:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005970:	9402      	str	r4, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005972:	9503      	str	r5, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005974:	9504      	str	r5, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8005976:	9405      	str	r4, [sp, #20]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005978:	f7fb ff82 	bl	8001880 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_5;
 800597c:	2320      	movs	r3, #32
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800597e:	a901      	add	r1, sp, #4
 8005980:	4806      	ldr	r0, [pc, #24]	; (800599c <HAL_TIM_MspPostInit+0x44>)
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8005982:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005984:	9402      	str	r4, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005986:	9503      	str	r5, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005988:	9504      	str	r5, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800598a:	9405      	str	r4, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800598c:	f7fb ff78 	bl	8001880 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8005990:	b007      	add	sp, #28
 8005992:	bd30      	pop	{r4, r5, pc}
 8005994:	40000400 	.word	0x40000400
 8005998:	40020800 	.word	0x40020800
 800599c:	40020400 	.word	0x40020400

080059a0 <MX_TIM3_Init>:
{
 80059a0:	b500      	push	{lr}
  htim3.Instance = TIM3;
 80059a2:	4829      	ldr	r0, [pc, #164]	; (8005a48 <MX_TIM3_Init+0xa8>)
 80059a4:	4b29      	ldr	r3, [pc, #164]	; (8005a4c <MX_TIM3_Init+0xac>)
 80059a6:	6003      	str	r3, [r0, #0]
{
 80059a8:	b08f      	sub	sp, #60	; 0x3c
  htim3.Init.Prescaler = 0;
 80059aa:	2300      	movs	r3, #0
  htim3.Init.Period = 65535;
 80059ac:	f64f 72ff 	movw	r2, #65535	; 0xffff
  htim3.Init.Prescaler = 0;
 80059b0:	6043      	str	r3, [r0, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80059b2:	6083      	str	r3, [r0, #8]
  htim3.Init.Period = 65535;
 80059b4:	60c2      	str	r2, [r0, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80059b6:	6103      	str	r3, [r0, #16]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80059b8:	f7fe f90c 	bl	8003bd4 <HAL_TIM_Base_Init>
 80059bc:	b118      	cbz	r0, 80059c6 <MX_TIM3_Init+0x26>
    _Error_Handler(__FILE__, __LINE__);
 80059be:	2149      	movs	r1, #73	; 0x49
 80059c0:	4823      	ldr	r0, [pc, #140]	; (8005a50 <MX_TIM3_Init+0xb0>)
 80059c2:	f7ff fea3 	bl	800570c <_Error_Handler>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80059c6:	a90e      	add	r1, sp, #56	; 0x38
 80059c8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80059cc:	f841 3d2c 	str.w	r3, [r1, #-44]!
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80059d0:	481d      	ldr	r0, [pc, #116]	; (8005a48 <MX_TIM3_Init+0xa8>)
 80059d2:	f7fd ff53 	bl	800387c <HAL_TIM_ConfigClockSource>
 80059d6:	b118      	cbz	r0, 80059e0 <MX_TIM3_Init+0x40>
    _Error_Handler(__FILE__, __LINE__);
 80059d8:	214f      	movs	r1, #79	; 0x4f
 80059da:	481d      	ldr	r0, [pc, #116]	; (8005a50 <MX_TIM3_Init+0xb0>)
 80059dc:	f7ff fe96 	bl	800570c <_Error_Handler>
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80059e0:	4819      	ldr	r0, [pc, #100]	; (8005a48 <MX_TIM3_Init+0xa8>)
 80059e2:	f7fe f911 	bl	8003c08 <HAL_TIM_PWM_Init>
 80059e6:	b118      	cbz	r0, 80059f0 <MX_TIM3_Init+0x50>
    _Error_Handler(__FILE__, __LINE__);
 80059e8:	2154      	movs	r1, #84	; 0x54
 80059ea:	4819      	ldr	r0, [pc, #100]	; (8005a50 <MX_TIM3_Init+0xb0>)
 80059ec:	f7ff fe8e 	bl	800570c <_Error_Handler>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80059f0:	2300      	movs	r3, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80059f2:	a901      	add	r1, sp, #4
 80059f4:	4814      	ldr	r0, [pc, #80]	; (8005a48 <MX_TIM3_Init+0xa8>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80059f6:	9301      	str	r3, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80059f8:	9302      	str	r3, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80059fa:	f7fe f9cf 	bl	8003d9c <HAL_TIMEx_MasterConfigSynchronization>
 80059fe:	b118      	cbz	r0, 8005a08 <MX_TIM3_Init+0x68>
    _Error_Handler(__FILE__, __LINE__);
 8005a00:	215b      	movs	r1, #91	; 0x5b
 8005a02:	4813      	ldr	r0, [pc, #76]	; (8005a50 <MX_TIM3_Init+0xb0>)
 8005a04:	f7ff fe82 	bl	800570c <_Error_Handler>
  sConfigOC.Pulse = 0;
 8005a08:	2200      	movs	r2, #0
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8005a0a:	2360      	movs	r3, #96	; 0x60
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8005a0c:	a907      	add	r1, sp, #28
 8005a0e:	480e      	ldr	r0, [pc, #56]	; (8005a48 <MX_TIM3_Init+0xa8>)
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8005a10:	9307      	str	r3, [sp, #28]
  sConfigOC.Pulse = 0;
 8005a12:	9208      	str	r2, [sp, #32]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005a14:	9209      	str	r2, [sp, #36]	; 0x24
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8005a16:	920b      	str	r2, [sp, #44]	; 0x2c
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8005a18:	f7fe f93c 	bl	8003c94 <HAL_TIM_PWM_ConfigChannel>
 8005a1c:	b118      	cbz	r0, 8005a26 <MX_TIM3_Init+0x86>
    _Error_Handler(__FILE__, __LINE__);
 8005a1e:	2164      	movs	r1, #100	; 0x64
 8005a20:	480b      	ldr	r0, [pc, #44]	; (8005a50 <MX_TIM3_Init+0xb0>)
 8005a22:	f7ff fe73 	bl	800570c <_Error_Handler>
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8005a26:	2204      	movs	r2, #4
 8005a28:	a907      	add	r1, sp, #28
 8005a2a:	4807      	ldr	r0, [pc, #28]	; (8005a48 <MX_TIM3_Init+0xa8>)
 8005a2c:	f7fe f932 	bl	8003c94 <HAL_TIM_PWM_ConfigChannel>
 8005a30:	b118      	cbz	r0, 8005a3a <MX_TIM3_Init+0x9a>
    _Error_Handler(__FILE__, __LINE__);
 8005a32:	2169      	movs	r1, #105	; 0x69
 8005a34:	4806      	ldr	r0, [pc, #24]	; (8005a50 <MX_TIM3_Init+0xb0>)
 8005a36:	f7ff fe69 	bl	800570c <_Error_Handler>
  HAL_TIM_MspPostInit(&htim3);
 8005a3a:	4803      	ldr	r0, [pc, #12]	; (8005a48 <MX_TIM3_Init+0xa8>)
 8005a3c:	f7ff ff8c 	bl	8005958 <HAL_TIM_MspPostInit>
}
 8005a40:	b00f      	add	sp, #60	; 0x3c
 8005a42:	f85d fb04 	ldr.w	pc, [sp], #4
 8005a46:	bf00      	nop
 8005a48:	20000648 	.word	0x20000648
 8005a4c:	40000400 	.word	0x40000400
 8005a50:	08006d8c 	.word	0x08006d8c

08005a54 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8005a54:	b510      	push	{r4, lr}
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */
  
  /* USER CODE END USB_DEVICE_Init_PreTreatment */
  
  /* Init Device Library, add supported class and start the library. */
  USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS);
 8005a56:	4c09      	ldr	r4, [pc, #36]	; (8005a7c <MX_USB_DEVICE_Init+0x28>)
 8005a58:	4909      	ldr	r1, [pc, #36]	; (8005a80 <MX_USB_DEVICE_Init+0x2c>)
 8005a5a:	2200      	movs	r2, #0
 8005a5c:	4620      	mov	r0, r4
 8005a5e:	f7fe fefb 	bl	8004858 <USBD_Init>

  USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC);
 8005a62:	4908      	ldr	r1, [pc, #32]	; (8005a84 <MX_USB_DEVICE_Init+0x30>)
 8005a64:	4620      	mov	r0, r4
 8005a66:	f7fe ff0c 	bl	8004882 <USBD_RegisterClass>

  USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS);
 8005a6a:	4620      	mov	r0, r4
 8005a6c:	4906      	ldr	r1, [pc, #24]	; (8005a88 <MX_USB_DEVICE_Init+0x34>)
 8005a6e:	f7fe feb4 	bl	80047da <USBD_CDC_RegisterInterface>

  USBD_Start(&hUsbDeviceFS);
 8005a72:	4620      	mov	r0, r4

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  
  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8005a74:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  USBD_Start(&hUsbDeviceFS);
 8005a78:	f7fe bf0a 	b.w	8004890 <USBD_Start>
 8005a7c:	20000684 	.word	0x20000684
 8005a80:	20000168 	.word	0x20000168
 8005a84:	2000003c 	.word	0x2000003c
 8005a88:	20000158 	.word	0x20000158

08005a8c <CDC_DeInit_FS>:
static int8_t CDC_DeInit_FS(void)
{
  /* USER CODE BEGIN 4 */
	return (USBD_OK);
  /* USER CODE END 4 */
}
 8005a8c:	2000      	movs	r0, #0
 8005a8e:	4770      	bx	lr

08005a90 <CDC_Receive_FS>:
////	return (USBD_OK);
//  /* USER CODE END 6 */
//}

static int8_t CDC_Receive_FS (uint8_t* Buf, uint32_t *Len)
{
 8005a90:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
     *    +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++(rxbuffer)
     *      |                                |                                |
     *      | <--------RXBUFFERSIZE--------> | <--------RXBUFFERSIZE--------> | <-...
     *    last_string
     */
    if (usb_bytes_received + len1 > last_string_start_pos + RXBUFFERSIZE)
 8005a94:	4a23      	ldr	r2, [pc, #140]	; (8005b24 <CDC_Receive_FS+0x94>)
 8005a96:	4b24      	ldr	r3, [pc, #144]	; (8005b28 <CDC_Receive_FS+0x98>)
 8005a98:	6816      	ldr	r6, [r2, #0]
    uint32_t len1 = *Len;
 8005a9a:	680c      	ldr	r4, [r1, #0]
    if (usb_bytes_received + len1 > last_string_start_pos + RXBUFFERSIZE)
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	19a1      	adds	r1, r4, r6
 8005aa0:	3304      	adds	r3, #4
 8005aa2:	4299      	cmp	r1, r3
 8005aa4:	4690      	mov	r8, r2
{
 8005aa6:	4607      	mov	r7, r0
 8005aa8:	4a20      	ldr	r2, [pc, #128]	; (8005b2c <CDC_Receive_FS+0x9c>)
    if (usb_bytes_received + len1 > last_string_start_pos + RXBUFFERSIZE)
 8005aaa:	d904      	bls.n	8005ab6 <CDC_Receive_FS+0x26>
         * as possible. Could be a very large packet being received at once and a \n is in the middle?
         *
         * Hence test if there is space available at all. If not, this is an overflow, else reduce
         * the len to what will fit int the remaining space.
         */
        if (usb_bytes_received > last_string_start_pos + RXBUFFERSIZE)
 8005aac:	429e      	cmp	r6, r3
        {
            // overflow condition
            usb_rxbuffer_overflow = 1;
 8005aae:	bf86      	itte	hi
 8005ab0:	2301      	movhi	r3, #1
 8005ab2:	7013      	strbhi	r3, [r2, #0]
        }
        else
        {
            len1 = last_string_start_pos + RXBUFFERSIZE - usb_bytes_received;
 8005ab4:	1b9c      	subls	r4, r3, r6
        }
    }

    if (usb_rxbuffer_overflow == 0)
 8005ab6:	7813      	ldrb	r3, [r2, #0]
 8005ab8:	bb0b      	cbnz	r3, 8005afe <CDC_Receive_FS+0x6e>
         * There are two cases, either the ring buffer runs over the end and the received packet
         * has to be split into a part stored at the end of the rxbuffer ring buffer and the beginning.
         *
         * Or the packet fits into the middle of the ring buffer, hence is just copied there.
         */
        current_pos = usb_bytes_received % RXBUFFERSIZE;
 8005aba:	f006 0503 	and.w	r5, r6, #3
        if (len1 > ((uint16_t) (RXBUFFERSIZE - current_pos)))
 8005abe:	f1c5 0904 	rsb	r9, r5, #4
 8005ac2:	fa1f f389 	uxth.w	r3, r9
 8005ac6:	429c      	cmp	r4, r3
 8005ac8:	f8df a06c 	ldr.w	sl, [pc, #108]	; 8005b38 <CDC_Receive_FS+0xa8>
 8005acc:	f8df b06c 	ldr.w	fp, [pc, #108]	; 8005b3c <CDC_Receive_FS+0xac>
 8005ad0:	d91f      	bls.n	8005b12 <CDC_Receive_FS+0x82>
        {
            memcpy(&rxbuffer[current_pos], Buf, RXBUFFERSIZE - current_pos);
 8005ad2:	464a      	mov	r2, r9
 8005ad4:	4639      	mov	r1, r7
 8005ad6:	eb0a 0005 	add.w	r0, sl, r5
 8005ada:	f000 fb27 	bl	800612c <memcpy>
            memcpy(&rxbuffer[0], &Buf[RXBUFFERSIZE - current_pos], len1 + current_pos - RXBUFFERSIZE);
 8005ade:	1f2a      	subs	r2, r5, #4
 8005ae0:	4422      	add	r2, r4
 8005ae2:	eb07 0109 	add.w	r1, r7, r9
 8005ae6:	4650      	mov	r0, sl
 8005ae8:	f000 fb20 	bl	800612c <memcpy>
            memcpy(&received_data[current_pos], Buf, RXBUFFERSIZE - current_pos);
 8005aec:	464a      	mov	r2, r9
        }
        else
        {
            memcpy(&rxbuffer[current_pos], Buf, len1);
            memcpy(&received_data[current_pos], Buf, len1);
 8005aee:	4639      	mov	r1, r7
 8005af0:	eb0b 0005 	add.w	r0, fp, r5
        }
        usb_bytes_received += len1;
 8005af4:	4434      	add	r4, r6
            memcpy(&received_data[current_pos], Buf, len1);
 8005af6:	f000 fb19 	bl	800612c <memcpy>
        usb_bytes_received += len1;
 8005afa:	f8c8 4000 	str.w	r4, [r8]
    }

    /* Prepare for the next reception of data */
    USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8005afe:	490c      	ldr	r1, [pc, #48]	; (8005b30 <CDC_Receive_FS+0xa0>)
 8005b00:	480c      	ldr	r0, [pc, #48]	; (8005b34 <CDC_Receive_FS+0xa4>)
 8005b02:	f7fe fe79 	bl	80047f8 <USBD_CDC_SetRxBuffer>
    USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8005b06:	480b      	ldr	r0, [pc, #44]	; (8005b34 <CDC_Receive_FS+0xa4>)
 8005b08:	f7fe fe93 	bl	8004832 <USBD_CDC_ReceivePacket>

    return (USBD_OK);
}
 8005b0c:	2000      	movs	r0, #0
 8005b0e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
            memcpy(&rxbuffer[current_pos], Buf, len1);
 8005b12:	4622      	mov	r2, r4
 8005b14:	4639      	mov	r1, r7
 8005b16:	eb0a 0005 	add.w	r0, sl, r5
 8005b1a:	f000 fb07 	bl	800612c <memcpy>
            memcpy(&received_data[current_pos], Buf, len1);
 8005b1e:	4622      	mov	r2, r4
 8005b20:	e7e5      	b.n	8005aee <CDC_Receive_FS+0x5e>
 8005b22:	bf00      	nop
 8005b24:	200003f8 	.word	0x200003f8
 8005b28:	200003f4 	.word	0x200003f4
 8005b2c:	20000402 	.word	0x20000402
 8005b30:	200008b0 	.word	0x200008b0
 8005b34:	20000684 	.word	0x20000684
 8005b38:	200009bb 	.word	0x200009bb
 8005b3c:	200008b4 	.word	0x200008b4

08005b40 <CDC_Init_FS>:
{
 8005b40:	b510      	push	{r4, lr}
	USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8005b42:	4c06      	ldr	r4, [pc, #24]	; (8005b5c <CDC_Init_FS+0x1c>)
 8005b44:	4906      	ldr	r1, [pc, #24]	; (8005b60 <CDC_Init_FS+0x20>)
 8005b46:	2200      	movs	r2, #0
 8005b48:	4620      	mov	r0, r4
 8005b4a:	f7fe fe4d 	bl	80047e8 <USBD_CDC_SetTxBuffer>
	USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8005b4e:	4905      	ldr	r1, [pc, #20]	; (8005b64 <CDC_Init_FS+0x24>)
 8005b50:	4620      	mov	r0, r4
 8005b52:	f7fe fe51 	bl	80047f8 <USBD_CDC_SetRxBuffer>
}
 8005b56:	2000      	movs	r0, #0
 8005b58:	bd10      	pop	{r4, pc}
 8005b5a:	bf00      	nop
 8005b5c:	20000684 	.word	0x20000684
 8005b60:	200008b8 	.word	0x200008b8
 8005b64:	200008b0 	.word	0x200008b0

08005b68 <CDC_Control_FS>:
	switch(cmd)
 8005b68:	2820      	cmp	r0, #32
 8005b6a:	d003      	beq.n	8005b74 <CDC_Control_FS+0xc>
 8005b6c:	2821      	cmp	r0, #33	; 0x21
 8005b6e:	d00b      	beq.n	8005b88 <CDC_Control_FS+0x20>
}
 8005b70:	2000      	movs	r0, #0
 8005b72:	4770      	bx	lr
		LineCoding.bitrate    = (uint32_t)(pbuf[0] | (pbuf[1] << 8) | (pbuf[2] << 16) | (pbuf[3] << 24));
 8005b74:	4b0d      	ldr	r3, [pc, #52]	; (8005bac <CDC_Control_FS+0x44>)
 8005b76:	680a      	ldr	r2, [r1, #0]
 8005b78:	601a      	str	r2, [r3, #0]
		LineCoding.format     = pbuf[4];
 8005b7a:	790a      	ldrb	r2, [r1, #4]
 8005b7c:	711a      	strb	r2, [r3, #4]
		LineCoding.paritytype = pbuf[5];
 8005b7e:	794a      	ldrb	r2, [r1, #5]
 8005b80:	715a      	strb	r2, [r3, #5]
		LineCoding.datatype   = pbuf[6];
 8005b82:	798a      	ldrb	r2, [r1, #6]
 8005b84:	719a      	strb	r2, [r3, #6]
 8005b86:	e7f3      	b.n	8005b70 <CDC_Control_FS+0x8>
		pbuf[0] = (uint8_t)(LineCoding.bitrate);
 8005b88:	4b08      	ldr	r3, [pc, #32]	; (8005bac <CDC_Control_FS+0x44>)
 8005b8a:	681a      	ldr	r2, [r3, #0]
 8005b8c:	700a      	strb	r2, [r1, #0]
		pbuf[1] = (uint8_t)(LineCoding.bitrate >> 8);
 8005b8e:	681a      	ldr	r2, [r3, #0]
 8005b90:	0a12      	lsrs	r2, r2, #8
 8005b92:	704a      	strb	r2, [r1, #1]
		pbuf[2] = (uint8_t)(LineCoding.bitrate >> 16);
 8005b94:	885a      	ldrh	r2, [r3, #2]
 8005b96:	708a      	strb	r2, [r1, #2]
		pbuf[3] = (uint8_t)(LineCoding.bitrate >> 24);
 8005b98:	78da      	ldrb	r2, [r3, #3]
 8005b9a:	70ca      	strb	r2, [r1, #3]
		pbuf[4] = LineCoding.format;
 8005b9c:	791a      	ldrb	r2, [r3, #4]
 8005b9e:	710a      	strb	r2, [r1, #4]
		pbuf[5] = LineCoding.paritytype;
 8005ba0:	795a      	ldrb	r2, [r3, #5]
 8005ba2:	714a      	strb	r2, [r1, #5]
		pbuf[6] = LineCoding.datatype;
 8005ba4:	799b      	ldrb	r3, [r3, #6]
 8005ba6:	718b      	strb	r3, [r1, #6]
		break;
 8005ba8:	e7e2      	b.n	8005b70 <CDC_Control_FS+0x8>
 8005baa:	bf00      	nop
 8005bac:	20000150 	.word	0x20000150

08005bb0 <USB_Transmit>:
}

/* USER CODE BEGIN PRIVATE_FUNCTIONS_IMPLEMENTATION */

void USB_Transmit()
{
 8005bb0:	b538      	push	{r3, r4, r5, lr}
	uint32_t buffptr = bytes_sent % APP_TX_DATA_SIZE;
	uint32_t buffsize = bytes_written - bytes_sent;

	if (hUsbDeviceFS.dev_state == USBD_STATE_CONFIGURED)
 8005bb2:	4b12      	ldr	r3, [pc, #72]	; (8005bfc <USB_Transmit+0x4c>)
 8005bb4:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
 8005bb8:	2b03      	cmp	r3, #3
 8005bba:	d11e      	bne.n	8005bfa <USB_Transmit+0x4a>
	uint32_t buffptr = bytes_sent % APP_TX_DATA_SIZE;
 8005bbc:	4d10      	ldr	r5, [pc, #64]	; (8005c00 <USB_Transmit+0x50>)
	uint32_t buffsize = bytes_written - bytes_sent;
 8005bbe:	4b11      	ldr	r3, [pc, #68]	; (8005c04 <USB_Transmit+0x54>)
	uint32_t buffptr = bytes_sent % APP_TX_DATA_SIZE;
 8005bc0:	682a      	ldr	r2, [r5, #0]
	uint32_t buffsize = bytes_written - bytes_sent;
 8005bc2:	681c      	ldr	r4, [r3, #0]
	{
		if(bytes_written != bytes_sent)
 8005bc4:	42a2      	cmp	r2, r4
 8005bc6:	d018      	beq.n	8005bfa <USB_Transmit+0x4a>
	uint32_t buffptr = bytes_sent % APP_TX_DATA_SIZE;
 8005bc8:	23ff      	movs	r3, #255	; 0xff
 8005bca:	fbb2 f3f3 	udiv	r3, r2, r3
 8005bce:	ebc3 2303 	rsb	r3, r3, r3, lsl #8
 8005bd2:	1ad3      	subs	r3, r2, r3
	uint32_t buffsize = bytes_written - bytes_sent;
 8005bd4:	1aa4      	subs	r4, r4, r2
		{
			if (buffptr + buffsize > APP_TX_DATA_SIZE)
 8005bd6:	191a      	adds	r2, r3, r4
 8005bd8:	2aff      	cmp	r2, #255	; 0xff
			{
				buffsize = APP_TX_DATA_SIZE - buffptr;
			}

			USBD_CDC_SetTxBuffer(&hUsbDeviceFS, (uint8_t*)&UserTxBufferFS[buffptr], buffsize);
 8005bda:	490b      	ldr	r1, [pc, #44]	; (8005c08 <USB_Transmit+0x58>)
 8005bdc:	4807      	ldr	r0, [pc, #28]	; (8005bfc <USB_Transmit+0x4c>)
				buffsize = APP_TX_DATA_SIZE - buffptr;
 8005bde:	bf88      	it	hi
 8005be0:	f1c3 04ff 	rsbhi	r4, r3, #255	; 0xff
			USBD_CDC_SetTxBuffer(&hUsbDeviceFS, (uint8_t*)&UserTxBufferFS[buffptr], buffsize);
 8005be4:	b2a2      	uxth	r2, r4
 8005be6:	4419      	add	r1, r3
 8005be8:	f7fe fdfe 	bl	80047e8 <USBD_CDC_SetTxBuffer>

			if(USBD_CDC_TransmitPacket(&hUsbDeviceFS) == USBD_OK)
 8005bec:	4803      	ldr	r0, [pc, #12]	; (8005bfc <USB_Transmit+0x4c>)
 8005bee:	f7fe fe09 	bl	8004804 <USBD_CDC_TransmitPacket>
 8005bf2:	b910      	cbnz	r0, 8005bfa <USB_Transmit+0x4a>
			{
				bytes_sent += buffsize;
 8005bf4:	682b      	ldr	r3, [r5, #0]
 8005bf6:	441c      	add	r4, r3
 8005bf8:	602c      	str	r4, [r5, #0]
 8005bfa:	bd38      	pop	{r3, r4, r5, pc}
 8005bfc:	20000684 	.word	0x20000684
 8005c00:	200003ec 	.word	0x200003ec
 8005c04:	200003f0 	.word	0x200003f0
 8005c08:	200008b8 	.word	0x200008b8

08005c0c <USB_TransmitBuffer>:
		}
	}
}

uint8_t USB_TransmitBuffer(uint8_t *ptr, uint32_t len)
{
 8005c0c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	uint32_t le;
	uint32_t rel_pos = bytes_written % APP_TX_DATA_SIZE;

	if (hUsbDeviceFS.dev_state == USBD_STATE_CONFIGURED && len < APP_RX_DATA_SIZE)
 8005c10:	4b17      	ldr	r3, [pc, #92]	; (8005c70 <USB_TransmitBuffer+0x64>)
 8005c12:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
 8005c16:	2b03      	cmp	r3, #3
{
 8005c18:	4607      	mov	r7, r0
 8005c1a:	460d      	mov	r5, r1
	if (hUsbDeviceFS.dev_state == USBD_STATE_CONFIGURED && len < APP_RX_DATA_SIZE)
 8005c1c:	d120      	bne.n	8005c60 <USB_TransmitBuffer+0x54>
 8005c1e:	2909      	cmp	r1, #9
 8005c20:	d81e      	bhi.n	8005c60 <USB_TransmitBuffer+0x54>
	uint32_t rel_pos = bytes_written % APP_TX_DATA_SIZE;
 8005c22:	4e14      	ldr	r6, [pc, #80]	; (8005c74 <USB_TransmitBuffer+0x68>)
 8005c24:	f8df 8050 	ldr.w	r8, [pc, #80]	; 8005c78 <USB_TransmitBuffer+0x6c>
 8005c28:	6834      	ldr	r4, [r6, #0]
 8005c2a:	20ff      	movs	r0, #255	; 0xff
 8005c2c:	fbb4 f0f0 	udiv	r0, r4, r0
 8005c30:	ebc0 2000 	rsb	r0, r0, r0, lsl #8
 8005c34:	1a20      	subs	r0, r4, r0
	{
		if (rel_pos + len > APP_TX_DATA_SIZE)
 8005c36:	1842      	adds	r2, r0, r1
 8005c38:	2aff      	cmp	r2, #255	; 0xff
 8005c3a:	d914      	bls.n	8005c66 <USB_TransmitBuffer+0x5a>
		{
			le = APP_TX_DATA_SIZE - rel_pos;
 8005c3c:	f1c0 09ff 	rsb	r9, r0, #255	; 0xff
			memcpy(&UserTxBufferFS[rel_pos], ptr, le);
 8005c40:	464a      	mov	r2, r9
 8005c42:	4639      	mov	r1, r7
 8005c44:	4440      	add	r0, r8
 8005c46:	f000 fa71 	bl	800612c <memcpy>
			memcpy(UserTxBufferFS, &ptr[le], len - le);
 8005c4a:	eba5 0209 	sub.w	r2, r5, r9
 8005c4e:	eb07 0109 	add.w	r1, r7, r9
 8005c52:	4640      	mov	r0, r8
		}
		else
		{
			memcpy(&UserTxBufferFS[rel_pos], ptr, len);
		}
		bytes_written += len;
 8005c54:	442c      	add	r4, r5
			memcpy(&UserTxBufferFS[rel_pos], ptr, len);
 8005c56:	f000 fa69 	bl	800612c <memcpy>
		bytes_written += len;
 8005c5a:	6034      	str	r4, [r6, #0]

		// Synchronous transmission
		// Call outside of this function for asynchronous transmission (comment line)
		USB_Transmit();
 8005c5c:	f7ff ffa8 	bl	8005bb0 <USB_Transmit>
	}

	return USBD_OK;
}
 8005c60:	2000      	movs	r0, #0
 8005c62:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			memcpy(&UserTxBufferFS[rel_pos], ptr, len);
 8005c66:	460a      	mov	r2, r1
 8005c68:	4440      	add	r0, r8
 8005c6a:	4639      	mov	r1, r7
 8005c6c:	e7f2      	b.n	8005c54 <USB_TransmitBuffer+0x48>
 8005c6e:	bf00      	nop
 8005c70:	20000684 	.word	0x20000684
 8005c74:	200003f0 	.word	0x200003f0
 8005c78:	200008b8 	.word	0x200008b8

08005c7c <USB_ReceiveString>:
 *
 * \return uint16_t returns 1 in case a line was found
 *
 */
uint16_t USB_ReceiveString()
{
 8005c7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    /*
    * Go through all characters and locate the next \n. If one is found
    * copy the entire text from the start position to the position of the next found \n
    * character into the commandlinebuffer.
    */
    while (usb_bytes_scanned < usb_bytes_received)
 8005c7e:	4c1e      	ldr	r4, [pc, #120]	; (8005cf8 <USB_ReceiveString+0x7c>)
 8005c80:	4d1e      	ldr	r5, [pc, #120]	; (8005cfc <USB_ReceiveString+0x80>)
    {
        uint8_t c = rxbuffer[usb_bytes_scanned % RXBUFFERSIZE];
 8005c82:	4e1f      	ldr	r6, [pc, #124]	; (8005d00 <USB_ReceiveString+0x84>)
    while (usb_bytes_scanned < usb_bytes_received)
 8005c84:	6823      	ldr	r3, [r4, #0]
 8005c86:	682a      	ldr	r2, [r5, #0]
 8005c88:	4293      	cmp	r3, r2
 8005c8a:	d30a      	bcc.n	8005ca2 <USB_ReceiveString+0x26>
                usb_commandlinebuffer[usb_commandlinebuffer_pos++] = c;
            }
        }
    }
    // No newline char was found
    if (usb_rxbuffer_overflow == 1)
 8005c8c:	4b1d      	ldr	r3, [pc, #116]	; (8005d04 <USB_ReceiveString+0x88>)
 8005c8e:	7819      	ldrb	r1, [r3, #0]
 8005c90:	2901      	cmp	r1, #1
 8005c92:	f04f 0000 	mov.w	r0, #0
    {
        usb_bytes_scanned = usb_bytes_received;
        last_string_start_pos = usb_bytes_received;
 8005c96:	bf01      	itttt	eq
 8005c98:	491b      	ldreq	r1, [pc, #108]	; (8005d08 <USB_ReceiveString+0x8c>)
        usb_rxbuffer_overflow = 0;
 8005c9a:	7018      	strbeq	r0, [r3, #0]
        usb_bytes_scanned = usb_bytes_received;
 8005c9c:	6022      	streq	r2, [r4, #0]
        last_string_start_pos = usb_bytes_received;
 8005c9e:	600a      	streq	r2, [r1, #0]
    }
    return 0;
}
 8005ca0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        uint8_t c = rxbuffer[usb_bytes_scanned % RXBUFFERSIZE];
 8005ca2:	f003 0103 	and.w	r1, r3, #3
 8005ca6:	5c70      	ldrb	r0, [r6, r1]
        usb_bytes_scanned++;
 8005ca8:	1c59      	adds	r1, r3, #1
        if (c == '\n' || c == '\r')
 8005caa:	280a      	cmp	r0, #10
        usb_bytes_scanned++;
 8005cac:	6021      	str	r1, [r4, #0]
 8005cae:	4b17      	ldr	r3, [pc, #92]	; (8005d0c <USB_ReceiveString+0x90>)
        if (c == '\n' || c == '\r')
 8005cb0:	d001      	beq.n	8005cb6 <USB_ReceiveString+0x3a>
 8005cb2:	280d      	cmp	r0, #13
 8005cb4:	d111      	bne.n	8005cda <USB_ReceiveString+0x5e>
            last_string_start_pos = usb_bytes_scanned; // next string starts here
 8005cb6:	4f14      	ldr	r7, [pc, #80]	; (8005d08 <USB_ReceiveString+0x8c>)
 8005cb8:	6039      	str	r1, [r7, #0]
            if (usb_commandlinebuffer_pos < RXBUFFERSIZE-1u)   // in case the string does not fit into the commandlinebuffer, the entire line is ignored
 8005cba:	881f      	ldrh	r7, [r3, #0]
 8005cbc:	2f02      	cmp	r7, #2
 8005cbe:	f04f 0100 	mov.w	r1, #0
 8005cc2:	d804      	bhi.n	8005cce <USB_ReceiveString+0x52>
                usb_commandlinebuffer[usb_commandlinebuffer_pos++] = c;
 8005cc4:	4a12      	ldr	r2, [pc, #72]	; (8005d10 <USB_ReceiveString+0x94>)
                usb_commandlinebuffer_pos = 0;
 8005cc6:	8019      	strh	r1, [r3, #0]
                usb_commandlinebuffer[usb_commandlinebuffer_pos++] = c;
 8005cc8:	55d0      	strb	r0, [r2, r7]
                return 1;
 8005cca:	2001      	movs	r0, #1
 8005ccc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
            usb_commandlinebuffer_pos = 0;
 8005cce:	8019      	strh	r1, [r3, #0]
            memcpy(received_data, usb_commandlinebuffer, usb_bytes_received);  // copia para a varivel receivel_data, o valor recebido na porta COM
 8005cd0:	4810      	ldr	r0, [pc, #64]	; (8005d14 <USB_ReceiveString+0x98>)
 8005cd2:	490f      	ldr	r1, [pc, #60]	; (8005d10 <USB_ReceiveString+0x94>)
 8005cd4:	f000 fa2a 	bl	800612c <memcpy>
 8005cd8:	e7d4      	b.n	8005c84 <USB_ReceiveString+0x8>
        else if (c == 0x08) // backspace char
 8005cda:	2808      	cmp	r0, #8
            if (usb_commandlinebuffer_pos > 0)
 8005cdc:	881a      	ldrh	r2, [r3, #0]
        else if (c == 0x08) // backspace char
 8005cde:	d104      	bne.n	8005cea <USB_ReceiveString+0x6e>
            if (usb_commandlinebuffer_pos > 0)
 8005ce0:	2a00      	cmp	r2, #0
 8005ce2:	d0cf      	beq.n	8005c84 <USB_ReceiveString+0x8>
                usb_commandlinebuffer_pos--;
 8005ce4:	3a01      	subs	r2, #1
 8005ce6:	801a      	strh	r2, [r3, #0]
 8005ce8:	e7cc      	b.n	8005c84 <USB_ReceiveString+0x8>
            if (usb_commandlinebuffer_pos < RXBUFFERSIZE)
 8005cea:	2a03      	cmp	r2, #3
                usb_commandlinebuffer[usb_commandlinebuffer_pos++] = c;
 8005cec:	bf9f      	itttt	ls
 8005cee:	1c51      	addls	r1, r2, #1
 8005cf0:	8019      	strhls	r1, [r3, #0]
 8005cf2:	4b07      	ldrls	r3, [pc, #28]	; (8005d10 <USB_ReceiveString+0x94>)
 8005cf4:	5498      	strbls	r0, [r3, r2]
 8005cf6:	e7c5      	b.n	8005c84 <USB_ReceiveString+0x8>
 8005cf8:	200003fc 	.word	0x200003fc
 8005cfc:	200003f8 	.word	0x200003f8
 8005d00:	200009bb 	.word	0x200009bb
 8005d04:	20000402 	.word	0x20000402
 8005d08:	200003f4 	.word	0x200003f4
 8005d0c:	20000400 	.word	0x20000400
 8005d10:	200008a8 	.word	0x200008a8
 8005d14:	200008b4 	.word	0x200008b4

08005d18 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8005d18:	b510      	push	{r4, lr}
  GPIO_InitTypeDef GPIO_InitStruct;
  if(pcdHandle->Instance==USB_OTG_FS)
 8005d1a:	6803      	ldr	r3, [r0, #0]
 8005d1c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
{
 8005d20:	b086      	sub	sp, #24
  if(pcdHandle->Instance==USB_OTG_FS)
 8005d22:	d12e      	bne.n	8005d82 <HAL_PCD_MspInit+0x6a>
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP 
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005d24:	2400      	movs	r4, #0
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 8005d26:	f44f 7300 	mov.w	r3, #512	; 0x200
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 8005d2a:	a901      	add	r1, sp, #4
 8005d2c:	4816      	ldr	r0, [pc, #88]	; (8005d88 <HAL_PCD_MspInit+0x70>)
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 8005d2e:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005d30:	9402      	str	r4, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005d32:	9403      	str	r4, [sp, #12]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 8005d34:	f7fb fda4 	bl	8001880 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 8005d38:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8005d3c:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005d3e:	2302      	movs	r3, #2
 8005d40:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005d42:	2303      	movs	r3, #3
 8005d44:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005d46:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8005d48:	230a      	movs	r3, #10
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005d4a:	480f      	ldr	r0, [pc, #60]	; (8005d88 <HAL_PCD_MspInit+0x70>)
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8005d4c:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005d4e:	9403      	str	r4, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005d50:	f7fb fd96 	bl	8001880 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8005d54:	4b0d      	ldr	r3, [pc, #52]	; (8005d8c <HAL_PCD_MspInit+0x74>)
 8005d56:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005d58:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8005d5c:	635a      	str	r2, [r3, #52]	; 0x34
 8005d5e:	9400      	str	r4, [sp, #0]
 8005d60:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005d62:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005d66:	645a      	str	r2, [r3, #68]	; 0x44
 8005d68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005d6a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005d6e:	9300      	str	r3, [sp, #0]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8005d70:	2043      	movs	r0, #67	; 0x43
 8005d72:	4622      	mov	r2, r4
 8005d74:	4621      	mov	r1, r4
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8005d76:	9b00      	ldr	r3, [sp, #0]
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8005d78:	f7fb fd1a 	bl	80017b0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8005d7c:	2043      	movs	r0, #67	; 0x43
 8005d7e:	f7fb fd4b 	bl	8001818 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8005d82:	b006      	add	sp, #24
 8005d84:	bd10      	pop	{r4, pc}
 8005d86:	bf00      	nop
 8005d88:	40020000 	.word	0x40020000
 8005d8c:	40023800 	.word	0x40023800

08005d90 <HAL_PCD_SetupStageCallback>:
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
{
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8005d90:	f500 716f 	add.w	r1, r0, #956	; 0x3bc
 8005d94:	f8d0 03ec 	ldr.w	r0, [r0, #1004]	; 0x3ec
 8005d98:	f7fe bd91 	b.w	80048be <USBD_LL_SetupStage>

08005d9c <HAL_PCD_DataOutStageCallback>:
  * @param  epnum: Endpoint number
  * @retval None
  */
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8005d9c:	231c      	movs	r3, #28
 8005d9e:	fb03 0301 	mla	r3, r3, r1, r0
 8005da2:	f8d0 03ec 	ldr.w	r0, [r0, #1004]	; 0x3ec
 8005da6:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8005daa:	f7fe bdb5 	b.w	8004918 <USBD_LL_DataOutStage>

08005dae <HAL_PCD_DataInStageCallback>:
  * @param  epnum: Endpoint number
  * @retval None
  */
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8005dae:	231c      	movs	r3, #28
 8005db0:	fb03 0301 	mla	r3, r3, r1, r0
 8005db4:	f8d0 03ec 	ldr.w	r0, [r0, #1004]	; 0x3ec
 8005db8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005dba:	f7fe bddf 	b.w	800497c <USBD_LL_DataInStage>

08005dbe <HAL_PCD_SOFCallback>:
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
{
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8005dbe:	f8d0 03ec 	ldr.w	r0, [r0, #1004]	; 0x3ec
 8005dc2:	f7fe be5b 	b.w	8004a7c <USBD_LL_SOF>

08005dc6 <HAL_PCD_ResetCallback>:
  * @brief  Reset callback.
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
{ 
 8005dc6:	b510      	push	{r4, lr}
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;

  /* Set USB current speed. */
  switch (hpcd->Init.speed)
 8005dc8:	68c1      	ldr	r1, [r0, #12]
{ 
 8005dca:	4604      	mov	r4, r0
	
  default:
    speed = USBD_SPEED_FULL;
    break;    
  }
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8005dcc:	3100      	adds	r1, #0
 8005dce:	bf18      	it	ne
 8005dd0:	2101      	movne	r1, #1
 8005dd2:	f8d0 03ec 	ldr.w	r0, [r0, #1004]	; 0x3ec
 8005dd6:	f7fe fe3f 	bl	8004a58 <USBD_LL_SetSpeed>
  
  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8005dda:	f8d4 03ec 	ldr.w	r0, [r4, #1004]	; 0x3ec
}
 8005dde:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8005de2:	f7fe be1a 	b.w	8004a1a <USBD_LL_Reset>
	...

08005de8 <HAL_PCD_SuspendCallback>:
  * When Low power mode is enabled the debug cannot be used (IAR, Keil doesn't support it)
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
{
 8005de8:	b510      	push	{r4, lr}
 8005dea:	4604      	mov	r4, r0
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8005dec:	f8d0 03ec 	ldr.w	r0, [r0, #1004]	; 0x3ec
 8005df0:	f7fe fe35 	bl	8004a5e <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8005df4:	6822      	ldr	r2, [r4, #0]
 8005df6:	f8d2 3e00 	ldr.w	r3, [r2, #3584]	; 0xe00
 8005dfa:	f043 0301 	orr.w	r3, r3, #1
 8005dfe:	f8c2 3e00 	str.w	r3, [r2, #3584]	; 0xe00
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8005e02:	6a23      	ldr	r3, [r4, #32]
 8005e04:	b123      	cbz	r3, 8005e10 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8005e06:	4a03      	ldr	r2, [pc, #12]	; (8005e14 <HAL_PCD_SuspendCallback+0x2c>)
 8005e08:	6913      	ldr	r3, [r2, #16]
 8005e0a:	f043 0306 	orr.w	r3, r3, #6
 8005e0e:	6113      	str	r3, [r2, #16]
 8005e10:	bd10      	pop	{r4, pc}
 8005e12:	bf00      	nop
 8005e14:	e000ed00 	.word	0xe000ed00

08005e18 <HAL_PCD_ResumeCallback>:
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
{
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8005e18:	f8d0 03ec 	ldr.w	r0, [r0, #1004]	; 0x3ec
 8005e1c:	f7fe be28 	b.w	8004a70 <USBD_LL_Resume>

08005e20 <HAL_PCD_ISOOUTIncompleteCallback>:
  * @param  epnum: Endpoint number
  * @retval None
  */
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8005e20:	f8d0 03ec 	ldr.w	r0, [r0, #1004]	; 0x3ec
 8005e24:	f7fe be38 	b.w	8004a98 <USBD_LL_IsoOUTIncomplete>

08005e28 <HAL_PCD_ISOINIncompleteCallback>:
  * @param  epnum: Endpoint number
  * @retval None
  */
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8005e28:	f8d0 03ec 	ldr.w	r0, [r0, #1004]	; 0x3ec
 8005e2c:	f7fe be32 	b.w	8004a94 <USBD_LL_IsoINIncomplete>

08005e30 <HAL_PCD_ConnectCallback>:
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
{
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8005e30:	f8d0 03ec 	ldr.w	r0, [r0, #1004]	; 0x3ec
 8005e34:	f7fe be32 	b.w	8004a9c <USBD_LL_DevConnected>

08005e38 <HAL_PCD_DisconnectCallback>:
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
{
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8005e38:	f8d0 03ec 	ldr.w	r0, [r0, #1004]	; 0x3ec
 8005e3c:	f7fe be30 	b.w	8004aa0 <USBD_LL_DevDisconnected>

08005e40 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8005e40:	b508      	push	{r3, lr}
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8005e42:	7802      	ldrb	r2, [r0, #0]
 8005e44:	bb5a      	cbnz	r2, 8005e9e <USBD_LL_Init+0x5e>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8005e46:	4b17      	ldr	r3, [pc, #92]	; (8005ea4 <USBD_LL_Init+0x64>)
  pdev->pData = &hpcd_USB_OTG_FS;
  
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8005e48:	2104      	movs	r1, #4
  hpcd_USB_OTG_FS.pData = pdev;
 8005e4a:	f8c3 03ec 	str.w	r0, [r3, #1004]	; 0x3ec
  pdev->pData = &hpcd_USB_OTG_FS;
 8005e4e:	f8c0 3220 	str.w	r3, [r0, #544]	; 0x220
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8005e52:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8005e56:	e883 0003 	stmia.w	r3, {r0, r1}
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8005e5a:	2102      	movs	r1, #2
 8005e5c:	60d9      	str	r1, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
  hpcd_USB_OTG_FS.Init.ep0_mps = DEP0CTL_MPS_64;
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8005e5e:	6199      	str	r1, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8005e60:	4618      	mov	r0, r3
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8005e62:	2101      	movs	r1, #1
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8005e64:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.ep0_mps = DEP0CTL_MPS_64;
 8005e66:	615a      	str	r2, [r3, #20]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8005e68:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8005e6a:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8005e6c:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8005e6e:	62d9      	str	r1, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8005e70:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8005e72:	f7fc fc95 	bl	80027a0 <HAL_PCD_Init>
 8005e76:	b120      	cbz	r0, 8005e82 <USBD_LL_Init+0x42>
  {
    _Error_Handler(__FILE__, __LINE__);
 8005e78:	f240 1153 	movw	r1, #339	; 0x153
 8005e7c:	480a      	ldr	r0, [pc, #40]	; (8005ea8 <USBD_LL_Init+0x68>)
 8005e7e:	f7ff fc45 	bl	800570c <_Error_Handler>
  }

  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8005e82:	2180      	movs	r1, #128	; 0x80
 8005e84:	4807      	ldr	r0, [pc, #28]	; (8005ea4 <USBD_LL_Init+0x64>)
 8005e86:	f7fd f8da 	bl	800303e <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8005e8a:	2240      	movs	r2, #64	; 0x40
 8005e8c:	2100      	movs	r1, #0
 8005e8e:	4805      	ldr	r0, [pc, #20]	; (8005ea4 <USBD_LL_Init+0x64>)
 8005e90:	f7fd f8b4 	bl	8002ffc <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8005e94:	2280      	movs	r2, #128	; 0x80
 8005e96:	2101      	movs	r1, #1
 8005e98:	4802      	ldr	r0, [pc, #8]	; (8005ea4 <USBD_LL_Init+0x64>)
 8005e9a:	f7fd f8af 	bl	8002ffc <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
}
 8005e9e:	2000      	movs	r0, #0
 8005ea0:	bd08      	pop	{r3, pc}
 8005ea2:	bf00      	nop
 8005ea4:	200009c0 	.word	0x200009c0
 8005ea8:	08006d9d 	.word	0x08006d9d

08005eac <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver. 
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8005eac:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;
 
  hal_status = HAL_PCD_Start(pdev->pData);
 8005eae:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 8005eb2:	f7fc fce1 	bl	8002878 <HAL_PCD_Start>
 8005eb6:	2803      	cmp	r0, #3
 8005eb8:	bf9a      	itte	ls
 8005eba:	4b02      	ldrls	r3, [pc, #8]	; (8005ec4 <USBD_LL_Start+0x18>)
 8005ebc:	5c18      	ldrbls	r0, [r3, r0]
 8005ebe:	2002      	movhi	r0, #2
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status;
}
 8005ec0:	bd08      	pop	{r3, pc}
 8005ec2:	bf00      	nop
 8005ec4:	08006d99 	.word	0x08006d99

08005ec8 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8005ec8:	b510      	push	{r4, lr}
 8005eca:	461c      	mov	r4, r3
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8005ecc:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 8005ed0:	4613      	mov	r3, r2
 8005ed2:	4622      	mov	r2, r4
 8005ed4:	f7fc ffa4 	bl	8002e20 <HAL_PCD_EP_Open>
 8005ed8:	2803      	cmp	r0, #3
 8005eda:	bf9a      	itte	ls
 8005edc:	4b01      	ldrls	r3, [pc, #4]	; (8005ee4 <USBD_LL_OpenEP+0x1c>)
 8005ede:	5c18      	ldrbls	r0, [r3, r0]
 8005ee0:	2002      	movhi	r0, #2
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status;
}
 8005ee2:	bd10      	pop	{r4, pc}
 8005ee4:	08006d99 	.word	0x08006d99

08005ee8 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8005ee8:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;
  
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8005eea:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 8005eee:	f7fc ffc5 	bl	8002e7c <HAL_PCD_EP_Close>
 8005ef2:	2803      	cmp	r0, #3
 8005ef4:	bf9a      	itte	ls
 8005ef6:	4b02      	ldrls	r3, [pc, #8]	; (8005f00 <USBD_LL_CloseEP+0x18>)
 8005ef8:	5c18      	ldrbls	r0, [r3, r0]
 8005efa:	2002      	movhi	r0, #2
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status;  
}
 8005efc:	bd08      	pop	{r3, pc}
 8005efe:	bf00      	nop
 8005f00:	08006d99 	.word	0x08006d99

08005f04 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8005f04:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;
  
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8005f06:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 8005f0a:	f7fd f826 	bl	8002f5a <HAL_PCD_EP_SetStall>
 8005f0e:	2803      	cmp	r0, #3
 8005f10:	bf9a      	itte	ls
 8005f12:	4b02      	ldrls	r3, [pc, #8]	; (8005f1c <USBD_LL_StallEP+0x18>)
 8005f14:	5c18      	ldrbls	r0, [r3, r0]
 8005f16:	2002      	movhi	r0, #2
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status;  
}
 8005f18:	bd08      	pop	{r3, pc}
 8005f1a:	bf00      	nop
 8005f1c:	08006d99 	.word	0x08006d99

08005f20 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8005f20:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;
  
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);  
 8005f22:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 8005f26:	f7fd f844 	bl	8002fb2 <HAL_PCD_EP_ClrStall>
 8005f2a:	2803      	cmp	r0, #3
 8005f2c:	bf9a      	itte	ls
 8005f2e:	4b02      	ldrls	r3, [pc, #8]	; (8005f38 <USBD_LL_ClearStallEP+0x18>)
 8005f30:	5c18      	ldrbls	r0, [r3, r0]
 8005f32:	2002      	movhi	r0, #2
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status; 
}
 8005f34:	bd08      	pop	{r3, pc}
 8005f36:	bf00      	nop
 8005f38:	08006d99 	.word	0x08006d99

08005f3c <USBD_LL_IsStallEP>:
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
  
  if((ep_addr & 0x80) == 0x80)
 8005f3c:	f011 0f80 	tst.w	r1, #128	; 0x80
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8005f40:	f8d0 3220 	ldr.w	r3, [r0, #544]	; 0x220
 8005f44:	f04f 021c 	mov.w	r2, #28
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall; 
 8005f48:	bf1b      	ittet	ne
 8005f4a:	f001 017f 	andne.w	r1, r1, #127	; 0x7f
 8005f4e:	fb02 3101 	mlane	r1, r2, r1, r3
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall; 
 8005f52:	fb02 3101 	mlaeq	r1, r2, r1, r3
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall; 
 8005f56:	f891 003a 	ldrbne.w	r0, [r1, #58]	; 0x3a
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall; 
 8005f5a:	bf08      	it	eq
 8005f5c:	f891 01fa 	ldrbeq.w	r0, [r1, #506]	; 0x1fa
  }
}
 8005f60:	4770      	bx	lr
	...

08005f64 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8005f64:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;
  
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8005f66:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 8005f6a:	f7fc ff47 	bl	8002dfc <HAL_PCD_SetAddress>
 8005f6e:	2803      	cmp	r0, #3
 8005f70:	bf9a      	itte	ls
 8005f72:	4b02      	ldrls	r3, [pc, #8]	; (8005f7c <USBD_LL_SetUSBAddress+0x18>)
 8005f74:	5c18      	ldrbls	r0, [r3, r0]
 8005f76:	2002      	movhi	r0, #2
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status;  
}
 8005f78:	bd08      	pop	{r3, pc}
 8005f7a:	bf00      	nop
 8005f7c:	08006d99 	.word	0x08006d99

08005f80 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size    
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 8005f80:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8005f82:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 8005f86:	f7fc ffc8 	bl	8002f1a <HAL_PCD_EP_Transmit>
 8005f8a:	2803      	cmp	r0, #3
 8005f8c:	bf9a      	itte	ls
 8005f8e:	4b02      	ldrls	r3, [pc, #8]	; (8005f98 <USBD_LL_Transmit+0x18>)
 8005f90:	5c18      	ldrbls	r0, [r3, r0]
 8005f92:	2002      	movhi	r0, #2
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status;    
}
 8005f94:	bd08      	pop	{r3, pc}
 8005f96:	bf00      	nop
 8005f98:	08006d99 	.word	0x08006d99

08005f9c <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 8005f9c:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8005f9e:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 8005fa2:	f7fc ff8e 	bl	8002ec2 <HAL_PCD_EP_Receive>
 8005fa6:	2803      	cmp	r0, #3
 8005fa8:	bf9a      	itte	ls
 8005faa:	4b02      	ldrls	r3, [pc, #8]	; (8005fb4 <USBD_LL_PrepareReceive+0x18>)
 8005fac:	5c18      	ldrbls	r0, [r3, r0]
 8005fae:	2002      	movhi	r0, #2
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status; 
}
 8005fb0:	bd08      	pop	{r3, pc}
 8005fb2:	bf00      	nop
 8005fb4:	08006d99 	.word	0x08006d99

08005fb8 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8005fb8:	b508      	push	{r3, lr}
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8005fba:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 8005fbe:	f7fc ffa4 	bl	8002f0a <HAL_PCD_EP_GetRxCount>
}
 8005fc2:	bd08      	pop	{r3, pc}

08005fc4 <USBD_FS_DeviceDescriptor>:
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  *length = sizeof(USBD_FS_DeviceDesc);
 8005fc4:	2312      	movs	r3, #18
 8005fc6:	800b      	strh	r3, [r1, #0]
  return USBD_FS_DeviceDesc;
}
 8005fc8:	4800      	ldr	r0, [pc, #0]	; (8005fcc <USBD_FS_DeviceDescriptor+0x8>)
 8005fca:	4770      	bx	lr
 8005fcc:	20000184 	.word	0x20000184

08005fd0 <USBD_FS_LangIDStrDescriptor>:
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  *length = sizeof(USBD_LangIDDesc);
 8005fd0:	2304      	movs	r3, #4
 8005fd2:	800b      	strh	r3, [r1, #0]
  return USBD_LangIDDesc;
}
 8005fd4:	4800      	ldr	r0, [pc, #0]	; (8005fd8 <USBD_FS_LangIDStrDescriptor+0x8>)
 8005fd6:	4770      	bx	lr
 8005fd8:	20000198 	.word	0x20000198

08005fdc <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8005fdc:	b510      	push	{r4, lr}
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8005fde:	4c04      	ldr	r4, [pc, #16]	; (8005ff0 <USBD_FS_ManufacturerStrDescriptor+0x14>)
 8005fe0:	4804      	ldr	r0, [pc, #16]	; (8005ff4 <USBD_FS_ManufacturerStrDescriptor+0x18>)
 8005fe2:	460a      	mov	r2, r1
 8005fe4:	4621      	mov	r1, r4
 8005fe6:	f7fe fefa 	bl	8004dde <USBD_GetString>
  return USBD_StrDesc;
}
 8005fea:	4620      	mov	r0, r4
 8005fec:	bd10      	pop	{r4, pc}
 8005fee:	bf00      	nop
 8005ff0:	20000db0 	.word	0x20000db0
 8005ff4:	08006dc9 	.word	0x08006dc9

08005ff8 <USBD_FS_ProductStrDescriptor>:
{
 8005ff8:	b510      	push	{r4, lr}
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8005ffa:	4c04      	ldr	r4, [pc, #16]	; (800600c <USBD_FS_ProductStrDescriptor+0x14>)
 8005ffc:	4804      	ldr	r0, [pc, #16]	; (8006010 <USBD_FS_ProductStrDescriptor+0x18>)
 8005ffe:	460a      	mov	r2, r1
 8006000:	4621      	mov	r1, r4
 8006002:	f7fe feec 	bl	8004dde <USBD_GetString>
}
 8006006:	4620      	mov	r0, r4
 8006008:	bd10      	pop	{r4, pc}
 800600a:	bf00      	nop
 800600c:	20000db0 	.word	0x20000db0
 8006010:	08006ddc 	.word	0x08006ddc

08006014 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8006014:	b510      	push	{r4, lr}
  if(speed == USBD_SPEED_HIGH)
  {
    USBD_GetString((uint8_t *)USBD_SERIALNUMBER_STRING_FS, USBD_StrDesc, length);
 8006016:	4c04      	ldr	r4, [pc, #16]	; (8006028 <USBD_FS_SerialStrDescriptor+0x14>)
 8006018:	4804      	ldr	r0, [pc, #16]	; (800602c <USBD_FS_SerialStrDescriptor+0x18>)
 800601a:	460a      	mov	r2, r1
 800601c:	4621      	mov	r1, r4
 800601e:	f7fe fede 	bl	8004dde <USBD_GetString>
  else
  {
    USBD_GetString((uint8_t *)USBD_SERIALNUMBER_STRING_FS, USBD_StrDesc, length);
  }
  return USBD_StrDesc;
}
 8006022:	4620      	mov	r0, r4
 8006024:	bd10      	pop	{r4, pc}
 8006026:	bf00      	nop
 8006028:	20000db0 	.word	0x20000db0
 800602c:	08006df2 	.word	0x08006df2

08006030 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8006030:	b510      	push	{r4, lr}
  if(speed == USBD_SPEED_HIGH)
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8006032:	4c04      	ldr	r4, [pc, #16]	; (8006044 <USBD_FS_ConfigStrDescriptor+0x14>)
 8006034:	4804      	ldr	r0, [pc, #16]	; (8006048 <USBD_FS_ConfigStrDescriptor+0x18>)
 8006036:	460a      	mov	r2, r1
 8006038:	4621      	mov	r1, r4
 800603a:	f7fe fed0 	bl	8004dde <USBD_GetString>
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
  }
  return USBD_StrDesc;
}
 800603e:	4620      	mov	r0, r4
 8006040:	bd10      	pop	{r4, pc}
 8006042:	bf00      	nop
 8006044:	20000db0 	.word	0x20000db0
 8006048:	08006db0 	.word	0x08006db0

0800604c <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800604c:	b510      	push	{r4, lr}
  if(speed == 0)
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800604e:	4c04      	ldr	r4, [pc, #16]	; (8006060 <USBD_FS_InterfaceStrDescriptor+0x14>)
 8006050:	4804      	ldr	r0, [pc, #16]	; (8006064 <USBD_FS_InterfaceStrDescriptor+0x18>)
 8006052:	460a      	mov	r2, r1
 8006054:	4621      	mov	r1, r4
 8006056:	f7fe fec2 	bl	8004dde <USBD_GetString>
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
  }
  return USBD_StrDesc;
}
 800605a:	4620      	mov	r0, r4
 800605c:	bd10      	pop	{r4, pc}
 800605e:	bf00      	nop
 8006060:	20000db0 	.word	0x20000db0
 8006064:	08006dbb 	.word	0x08006dbb

08006068 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8006068:	f8df d034 	ldr.w	sp, [pc, #52]	; 80060a0 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 800606c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800606e:	e003      	b.n	8006078 <LoopCopyDataInit>

08006070 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8006070:	4b0c      	ldr	r3, [pc, #48]	; (80060a4 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8006072:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8006074:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8006076:	3104      	adds	r1, #4

08006078 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8006078:	480b      	ldr	r0, [pc, #44]	; (80060a8 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800607a:	4b0c      	ldr	r3, [pc, #48]	; (80060ac <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 800607c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800607e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8006080:	d3f6      	bcc.n	8006070 <CopyDataInit>
  ldr  r2, =_sbss
 8006082:	4a0b      	ldr	r2, [pc, #44]	; (80060b0 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8006084:	e002      	b.n	800608c <LoopFillZerobss>

08006086 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8006086:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8006088:	f842 3b04 	str.w	r3, [r2], #4

0800608c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800608c:	4b09      	ldr	r3, [pc, #36]	; (80060b4 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800608e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8006090:	d3f9      	bcc.n	8006086 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8006092:	f7ff fc23 	bl	80058dc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8006096:	f000 f815 	bl	80060c4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800609a:	f7ff faa5 	bl	80055e8 <main>
  bx  lr    
 800609e:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80060a0:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 80060a4:	08006f54 	.word	0x08006f54
  ldr  r0, =_sdata
 80060a8:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80060ac:	20000370 	.word	0x20000370
  ldr  r2, =_sbss
 80060b0:	20000370 	.word	0x20000370
  ldr  r3, = _ebss
 80060b4:	20000fb4 	.word	0x20000fb4

080060b8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80060b8:	e7fe      	b.n	80060b8 <ADC_IRQHandler>

080060ba <atoi>:
 80060ba:	220a      	movs	r2, #10
 80060bc:	2100      	movs	r1, #0
 80060be:	f000 b97d 	b.w	80063bc <strtol>
	...

080060c4 <__libc_init_array>:
 80060c4:	b570      	push	{r4, r5, r6, lr}
 80060c6:	4e0d      	ldr	r6, [pc, #52]	; (80060fc <__libc_init_array+0x38>)
 80060c8:	4c0d      	ldr	r4, [pc, #52]	; (8006100 <__libc_init_array+0x3c>)
 80060ca:	1ba4      	subs	r4, r4, r6
 80060cc:	10a4      	asrs	r4, r4, #2
 80060ce:	2500      	movs	r5, #0
 80060d0:	42a5      	cmp	r5, r4
 80060d2:	d109      	bne.n	80060e8 <__libc_init_array+0x24>
 80060d4:	4e0b      	ldr	r6, [pc, #44]	; (8006104 <__libc_init_array+0x40>)
 80060d6:	4c0c      	ldr	r4, [pc, #48]	; (8006108 <__libc_init_array+0x44>)
 80060d8:	f000 fe1a 	bl	8006d10 <_init>
 80060dc:	1ba4      	subs	r4, r4, r6
 80060de:	10a4      	asrs	r4, r4, #2
 80060e0:	2500      	movs	r5, #0
 80060e2:	42a5      	cmp	r5, r4
 80060e4:	d105      	bne.n	80060f2 <__libc_init_array+0x2e>
 80060e6:	bd70      	pop	{r4, r5, r6, pc}
 80060e8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80060ec:	4798      	blx	r3
 80060ee:	3501      	adds	r5, #1
 80060f0:	e7ee      	b.n	80060d0 <__libc_init_array+0xc>
 80060f2:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80060f6:	4798      	blx	r3
 80060f8:	3501      	adds	r5, #1
 80060fa:	e7f2      	b.n	80060e2 <__libc_init_array+0x1e>
 80060fc:	08006f4c 	.word	0x08006f4c
 8006100:	08006f4c 	.word	0x08006f4c
 8006104:	08006f4c 	.word	0x08006f4c
 8006108:	08006f50 	.word	0x08006f50

0800610c <malloc>:
 800610c:	4b02      	ldr	r3, [pc, #8]	; (8006118 <malloc+0xc>)
 800610e:	4601      	mov	r1, r0
 8006110:	6818      	ldr	r0, [r3, #0]
 8006112:	f000 b865 	b.w	80061e0 <_malloc_r>
 8006116:	bf00      	nop
 8006118:	2000019c 	.word	0x2000019c

0800611c <free>:
 800611c:	4b02      	ldr	r3, [pc, #8]	; (8006128 <free+0xc>)
 800611e:	4601      	mov	r1, r0
 8006120:	6818      	ldr	r0, [r3, #0]
 8006122:	f000 b80f 	b.w	8006144 <_free_r>
 8006126:	bf00      	nop
 8006128:	2000019c 	.word	0x2000019c

0800612c <memcpy>:
 800612c:	b510      	push	{r4, lr}
 800612e:	1e43      	subs	r3, r0, #1
 8006130:	440a      	add	r2, r1
 8006132:	4291      	cmp	r1, r2
 8006134:	d100      	bne.n	8006138 <memcpy+0xc>
 8006136:	bd10      	pop	{r4, pc}
 8006138:	f811 4b01 	ldrb.w	r4, [r1], #1
 800613c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006140:	e7f7      	b.n	8006132 <memcpy+0x6>
	...

08006144 <_free_r>:
 8006144:	b538      	push	{r3, r4, r5, lr}
 8006146:	4605      	mov	r5, r0
 8006148:	2900      	cmp	r1, #0
 800614a:	d045      	beq.n	80061d8 <_free_r+0x94>
 800614c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006150:	1f0c      	subs	r4, r1, #4
 8006152:	2b00      	cmp	r3, #0
 8006154:	bfb8      	it	lt
 8006156:	18e4      	addlt	r4, r4, r3
 8006158:	f000 f97d 	bl	8006456 <__malloc_lock>
 800615c:	4a1f      	ldr	r2, [pc, #124]	; (80061dc <_free_r+0x98>)
 800615e:	6813      	ldr	r3, [r2, #0]
 8006160:	4610      	mov	r0, r2
 8006162:	b933      	cbnz	r3, 8006172 <_free_r+0x2e>
 8006164:	6063      	str	r3, [r4, #4]
 8006166:	6014      	str	r4, [r2, #0]
 8006168:	4628      	mov	r0, r5
 800616a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800616e:	f000 b973 	b.w	8006458 <__malloc_unlock>
 8006172:	42a3      	cmp	r3, r4
 8006174:	d90c      	bls.n	8006190 <_free_r+0x4c>
 8006176:	6821      	ldr	r1, [r4, #0]
 8006178:	1862      	adds	r2, r4, r1
 800617a:	4293      	cmp	r3, r2
 800617c:	bf04      	itt	eq
 800617e:	681a      	ldreq	r2, [r3, #0]
 8006180:	685b      	ldreq	r3, [r3, #4]
 8006182:	6063      	str	r3, [r4, #4]
 8006184:	bf04      	itt	eq
 8006186:	1852      	addeq	r2, r2, r1
 8006188:	6022      	streq	r2, [r4, #0]
 800618a:	6004      	str	r4, [r0, #0]
 800618c:	e7ec      	b.n	8006168 <_free_r+0x24>
 800618e:	4613      	mov	r3, r2
 8006190:	685a      	ldr	r2, [r3, #4]
 8006192:	b10a      	cbz	r2, 8006198 <_free_r+0x54>
 8006194:	42a2      	cmp	r2, r4
 8006196:	d9fa      	bls.n	800618e <_free_r+0x4a>
 8006198:	6819      	ldr	r1, [r3, #0]
 800619a:	1858      	adds	r0, r3, r1
 800619c:	42a0      	cmp	r0, r4
 800619e:	d10b      	bne.n	80061b8 <_free_r+0x74>
 80061a0:	6820      	ldr	r0, [r4, #0]
 80061a2:	4401      	add	r1, r0
 80061a4:	1858      	adds	r0, r3, r1
 80061a6:	4282      	cmp	r2, r0
 80061a8:	6019      	str	r1, [r3, #0]
 80061aa:	d1dd      	bne.n	8006168 <_free_r+0x24>
 80061ac:	6810      	ldr	r0, [r2, #0]
 80061ae:	6852      	ldr	r2, [r2, #4]
 80061b0:	605a      	str	r2, [r3, #4]
 80061b2:	4401      	add	r1, r0
 80061b4:	6019      	str	r1, [r3, #0]
 80061b6:	e7d7      	b.n	8006168 <_free_r+0x24>
 80061b8:	d902      	bls.n	80061c0 <_free_r+0x7c>
 80061ba:	230c      	movs	r3, #12
 80061bc:	602b      	str	r3, [r5, #0]
 80061be:	e7d3      	b.n	8006168 <_free_r+0x24>
 80061c0:	6820      	ldr	r0, [r4, #0]
 80061c2:	1821      	adds	r1, r4, r0
 80061c4:	428a      	cmp	r2, r1
 80061c6:	bf04      	itt	eq
 80061c8:	6811      	ldreq	r1, [r2, #0]
 80061ca:	6852      	ldreq	r2, [r2, #4]
 80061cc:	6062      	str	r2, [r4, #4]
 80061ce:	bf04      	itt	eq
 80061d0:	1809      	addeq	r1, r1, r0
 80061d2:	6021      	streq	r1, [r4, #0]
 80061d4:	605c      	str	r4, [r3, #4]
 80061d6:	e7c7      	b.n	8006168 <_free_r+0x24>
 80061d8:	bd38      	pop	{r3, r4, r5, pc}
 80061da:	bf00      	nop
 80061dc:	20000404 	.word	0x20000404

080061e0 <_malloc_r>:
 80061e0:	b570      	push	{r4, r5, r6, lr}
 80061e2:	1ccd      	adds	r5, r1, #3
 80061e4:	f025 0503 	bic.w	r5, r5, #3
 80061e8:	3508      	adds	r5, #8
 80061ea:	2d0c      	cmp	r5, #12
 80061ec:	bf38      	it	cc
 80061ee:	250c      	movcc	r5, #12
 80061f0:	2d00      	cmp	r5, #0
 80061f2:	4606      	mov	r6, r0
 80061f4:	db01      	blt.n	80061fa <_malloc_r+0x1a>
 80061f6:	42a9      	cmp	r1, r5
 80061f8:	d903      	bls.n	8006202 <_malloc_r+0x22>
 80061fa:	230c      	movs	r3, #12
 80061fc:	6033      	str	r3, [r6, #0]
 80061fe:	2000      	movs	r0, #0
 8006200:	bd70      	pop	{r4, r5, r6, pc}
 8006202:	f000 f928 	bl	8006456 <__malloc_lock>
 8006206:	4a23      	ldr	r2, [pc, #140]	; (8006294 <_malloc_r+0xb4>)
 8006208:	6814      	ldr	r4, [r2, #0]
 800620a:	4621      	mov	r1, r4
 800620c:	b991      	cbnz	r1, 8006234 <_malloc_r+0x54>
 800620e:	4c22      	ldr	r4, [pc, #136]	; (8006298 <_malloc_r+0xb8>)
 8006210:	6823      	ldr	r3, [r4, #0]
 8006212:	b91b      	cbnz	r3, 800621c <_malloc_r+0x3c>
 8006214:	4630      	mov	r0, r6
 8006216:	f000 f841 	bl	800629c <_sbrk_r>
 800621a:	6020      	str	r0, [r4, #0]
 800621c:	4629      	mov	r1, r5
 800621e:	4630      	mov	r0, r6
 8006220:	f000 f83c 	bl	800629c <_sbrk_r>
 8006224:	1c43      	adds	r3, r0, #1
 8006226:	d126      	bne.n	8006276 <_malloc_r+0x96>
 8006228:	230c      	movs	r3, #12
 800622a:	6033      	str	r3, [r6, #0]
 800622c:	4630      	mov	r0, r6
 800622e:	f000 f913 	bl	8006458 <__malloc_unlock>
 8006232:	e7e4      	b.n	80061fe <_malloc_r+0x1e>
 8006234:	680b      	ldr	r3, [r1, #0]
 8006236:	1b5b      	subs	r3, r3, r5
 8006238:	d41a      	bmi.n	8006270 <_malloc_r+0x90>
 800623a:	2b0b      	cmp	r3, #11
 800623c:	d90f      	bls.n	800625e <_malloc_r+0x7e>
 800623e:	600b      	str	r3, [r1, #0]
 8006240:	50cd      	str	r5, [r1, r3]
 8006242:	18cc      	adds	r4, r1, r3
 8006244:	4630      	mov	r0, r6
 8006246:	f000 f907 	bl	8006458 <__malloc_unlock>
 800624a:	f104 000b 	add.w	r0, r4, #11
 800624e:	1d23      	adds	r3, r4, #4
 8006250:	f020 0007 	bic.w	r0, r0, #7
 8006254:	1ac3      	subs	r3, r0, r3
 8006256:	d01b      	beq.n	8006290 <_malloc_r+0xb0>
 8006258:	425a      	negs	r2, r3
 800625a:	50e2      	str	r2, [r4, r3]
 800625c:	bd70      	pop	{r4, r5, r6, pc}
 800625e:	428c      	cmp	r4, r1
 8006260:	bf0d      	iteet	eq
 8006262:	6863      	ldreq	r3, [r4, #4]
 8006264:	684b      	ldrne	r3, [r1, #4]
 8006266:	6063      	strne	r3, [r4, #4]
 8006268:	6013      	streq	r3, [r2, #0]
 800626a:	bf18      	it	ne
 800626c:	460c      	movne	r4, r1
 800626e:	e7e9      	b.n	8006244 <_malloc_r+0x64>
 8006270:	460c      	mov	r4, r1
 8006272:	6849      	ldr	r1, [r1, #4]
 8006274:	e7ca      	b.n	800620c <_malloc_r+0x2c>
 8006276:	1cc4      	adds	r4, r0, #3
 8006278:	f024 0403 	bic.w	r4, r4, #3
 800627c:	42a0      	cmp	r0, r4
 800627e:	d005      	beq.n	800628c <_malloc_r+0xac>
 8006280:	1a21      	subs	r1, r4, r0
 8006282:	4630      	mov	r0, r6
 8006284:	f000 f80a 	bl	800629c <_sbrk_r>
 8006288:	3001      	adds	r0, #1
 800628a:	d0cd      	beq.n	8006228 <_malloc_r+0x48>
 800628c:	6025      	str	r5, [r4, #0]
 800628e:	e7d9      	b.n	8006244 <_malloc_r+0x64>
 8006290:	bd70      	pop	{r4, r5, r6, pc}
 8006292:	bf00      	nop
 8006294:	20000404 	.word	0x20000404
 8006298:	20000408 	.word	0x20000408

0800629c <_sbrk_r>:
 800629c:	b538      	push	{r3, r4, r5, lr}
 800629e:	4c06      	ldr	r4, [pc, #24]	; (80062b8 <_sbrk_r+0x1c>)
 80062a0:	2300      	movs	r3, #0
 80062a2:	4605      	mov	r5, r0
 80062a4:	4608      	mov	r0, r1
 80062a6:	6023      	str	r3, [r4, #0]
 80062a8:	f000 fd24 	bl	8006cf4 <_sbrk>
 80062ac:	1c43      	adds	r3, r0, #1
 80062ae:	d102      	bne.n	80062b6 <_sbrk_r+0x1a>
 80062b0:	6823      	ldr	r3, [r4, #0]
 80062b2:	b103      	cbz	r3, 80062b6 <_sbrk_r+0x1a>
 80062b4:	602b      	str	r3, [r5, #0]
 80062b6:	bd38      	pop	{r3, r4, r5, pc}
 80062b8:	20000fb0 	.word	0x20000fb0

080062bc <_strtol_l.isra.0>:
 80062bc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80062c0:	4680      	mov	r8, r0
 80062c2:	4689      	mov	r9, r1
 80062c4:	4692      	mov	sl, r2
 80062c6:	461f      	mov	r7, r3
 80062c8:	468b      	mov	fp, r1
 80062ca:	465d      	mov	r5, fp
 80062cc:	980a      	ldr	r0, [sp, #40]	; 0x28
 80062ce:	f815 4b01 	ldrb.w	r4, [r5], #1
 80062d2:	f000 f8ab 	bl	800642c <__locale_ctype_ptr_l>
 80062d6:	4420      	add	r0, r4
 80062d8:	7846      	ldrb	r6, [r0, #1]
 80062da:	f016 0608 	ands.w	r6, r6, #8
 80062de:	d10b      	bne.n	80062f8 <_strtol_l.isra.0+0x3c>
 80062e0:	2c2d      	cmp	r4, #45	; 0x2d
 80062e2:	d10b      	bne.n	80062fc <_strtol_l.isra.0+0x40>
 80062e4:	782c      	ldrb	r4, [r5, #0]
 80062e6:	2601      	movs	r6, #1
 80062e8:	f10b 0502 	add.w	r5, fp, #2
 80062ec:	b167      	cbz	r7, 8006308 <_strtol_l.isra.0+0x4c>
 80062ee:	2f10      	cmp	r7, #16
 80062f0:	d114      	bne.n	800631c <_strtol_l.isra.0+0x60>
 80062f2:	2c30      	cmp	r4, #48	; 0x30
 80062f4:	d00a      	beq.n	800630c <_strtol_l.isra.0+0x50>
 80062f6:	e011      	b.n	800631c <_strtol_l.isra.0+0x60>
 80062f8:	46ab      	mov	fp, r5
 80062fa:	e7e6      	b.n	80062ca <_strtol_l.isra.0+0xe>
 80062fc:	2c2b      	cmp	r4, #43	; 0x2b
 80062fe:	bf04      	itt	eq
 8006300:	782c      	ldrbeq	r4, [r5, #0]
 8006302:	f10b 0502 	addeq.w	r5, fp, #2
 8006306:	e7f1      	b.n	80062ec <_strtol_l.isra.0+0x30>
 8006308:	2c30      	cmp	r4, #48	; 0x30
 800630a:	d127      	bne.n	800635c <_strtol_l.isra.0+0xa0>
 800630c:	782b      	ldrb	r3, [r5, #0]
 800630e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8006312:	2b58      	cmp	r3, #88	; 0x58
 8006314:	d14b      	bne.n	80063ae <_strtol_l.isra.0+0xf2>
 8006316:	786c      	ldrb	r4, [r5, #1]
 8006318:	2710      	movs	r7, #16
 800631a:	3502      	adds	r5, #2
 800631c:	2e00      	cmp	r6, #0
 800631e:	bf0c      	ite	eq
 8006320:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 8006324:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 8006328:	2200      	movs	r2, #0
 800632a:	fbb1 fef7 	udiv	lr, r1, r7
 800632e:	4610      	mov	r0, r2
 8006330:	fb07 1c1e 	mls	ip, r7, lr, r1
 8006334:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 8006338:	2b09      	cmp	r3, #9
 800633a:	d811      	bhi.n	8006360 <_strtol_l.isra.0+0xa4>
 800633c:	461c      	mov	r4, r3
 800633e:	42a7      	cmp	r7, r4
 8006340:	dd1d      	ble.n	800637e <_strtol_l.isra.0+0xc2>
 8006342:	1c53      	adds	r3, r2, #1
 8006344:	d007      	beq.n	8006356 <_strtol_l.isra.0+0x9a>
 8006346:	4586      	cmp	lr, r0
 8006348:	d316      	bcc.n	8006378 <_strtol_l.isra.0+0xbc>
 800634a:	d101      	bne.n	8006350 <_strtol_l.isra.0+0x94>
 800634c:	45a4      	cmp	ip, r4
 800634e:	db13      	blt.n	8006378 <_strtol_l.isra.0+0xbc>
 8006350:	fb00 4007 	mla	r0, r0, r7, r4
 8006354:	2201      	movs	r2, #1
 8006356:	f815 4b01 	ldrb.w	r4, [r5], #1
 800635a:	e7eb      	b.n	8006334 <_strtol_l.isra.0+0x78>
 800635c:	270a      	movs	r7, #10
 800635e:	e7dd      	b.n	800631c <_strtol_l.isra.0+0x60>
 8006360:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 8006364:	2b19      	cmp	r3, #25
 8006366:	d801      	bhi.n	800636c <_strtol_l.isra.0+0xb0>
 8006368:	3c37      	subs	r4, #55	; 0x37
 800636a:	e7e8      	b.n	800633e <_strtol_l.isra.0+0x82>
 800636c:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 8006370:	2b19      	cmp	r3, #25
 8006372:	d804      	bhi.n	800637e <_strtol_l.isra.0+0xc2>
 8006374:	3c57      	subs	r4, #87	; 0x57
 8006376:	e7e2      	b.n	800633e <_strtol_l.isra.0+0x82>
 8006378:	f04f 32ff 	mov.w	r2, #4294967295
 800637c:	e7eb      	b.n	8006356 <_strtol_l.isra.0+0x9a>
 800637e:	1c53      	adds	r3, r2, #1
 8006380:	d108      	bne.n	8006394 <_strtol_l.isra.0+0xd8>
 8006382:	2322      	movs	r3, #34	; 0x22
 8006384:	f8c8 3000 	str.w	r3, [r8]
 8006388:	4608      	mov	r0, r1
 800638a:	f1ba 0f00 	cmp.w	sl, #0
 800638e:	d107      	bne.n	80063a0 <_strtol_l.isra.0+0xe4>
 8006390:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006394:	b106      	cbz	r6, 8006398 <_strtol_l.isra.0+0xdc>
 8006396:	4240      	negs	r0, r0
 8006398:	f1ba 0f00 	cmp.w	sl, #0
 800639c:	d00c      	beq.n	80063b8 <_strtol_l.isra.0+0xfc>
 800639e:	b122      	cbz	r2, 80063aa <_strtol_l.isra.0+0xee>
 80063a0:	3d01      	subs	r5, #1
 80063a2:	f8ca 5000 	str.w	r5, [sl]
 80063a6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80063aa:	464d      	mov	r5, r9
 80063ac:	e7f9      	b.n	80063a2 <_strtol_l.isra.0+0xe6>
 80063ae:	2430      	movs	r4, #48	; 0x30
 80063b0:	2f00      	cmp	r7, #0
 80063b2:	d1b3      	bne.n	800631c <_strtol_l.isra.0+0x60>
 80063b4:	2708      	movs	r7, #8
 80063b6:	e7b1      	b.n	800631c <_strtol_l.isra.0+0x60>
 80063b8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}

080063bc <strtol>:
 80063bc:	4b08      	ldr	r3, [pc, #32]	; (80063e0 <strtol+0x24>)
 80063be:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80063c0:	681c      	ldr	r4, [r3, #0]
 80063c2:	4d08      	ldr	r5, [pc, #32]	; (80063e4 <strtol+0x28>)
 80063c4:	6a23      	ldr	r3, [r4, #32]
 80063c6:	2b00      	cmp	r3, #0
 80063c8:	bf08      	it	eq
 80063ca:	462b      	moveq	r3, r5
 80063cc:	9300      	str	r3, [sp, #0]
 80063ce:	4613      	mov	r3, r2
 80063d0:	460a      	mov	r2, r1
 80063d2:	4601      	mov	r1, r0
 80063d4:	4620      	mov	r0, r4
 80063d6:	f7ff ff71 	bl	80062bc <_strtol_l.isra.0>
 80063da:	b003      	add	sp, #12
 80063dc:	bd30      	pop	{r4, r5, pc}
 80063de:	bf00      	nop
 80063e0:	2000019c 	.word	0x2000019c
 80063e4:	20000200 	.word	0x20000200

080063e8 <_vsiprintf_r>:
 80063e8:	b510      	push	{r4, lr}
 80063ea:	b09a      	sub	sp, #104	; 0x68
 80063ec:	f44f 7402 	mov.w	r4, #520	; 0x208
 80063f0:	9100      	str	r1, [sp, #0]
 80063f2:	9104      	str	r1, [sp, #16]
 80063f4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80063f8:	9102      	str	r1, [sp, #8]
 80063fa:	9105      	str	r1, [sp, #20]
 80063fc:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8006400:	f8ad 100e 	strh.w	r1, [sp, #14]
 8006404:	4669      	mov	r1, sp
 8006406:	f8ad 400c 	strh.w	r4, [sp, #12]
 800640a:	f000 f881 	bl	8006510 <_svfiprintf_r>
 800640e:	9b00      	ldr	r3, [sp, #0]
 8006410:	2200      	movs	r2, #0
 8006412:	701a      	strb	r2, [r3, #0]
 8006414:	b01a      	add	sp, #104	; 0x68
 8006416:	bd10      	pop	{r4, pc}

08006418 <vsiprintf>:
 8006418:	4613      	mov	r3, r2
 800641a:	460a      	mov	r2, r1
 800641c:	4601      	mov	r1, r0
 800641e:	4802      	ldr	r0, [pc, #8]	; (8006428 <vsiprintf+0x10>)
 8006420:	6800      	ldr	r0, [r0, #0]
 8006422:	f7ff bfe1 	b.w	80063e8 <_vsiprintf_r>
 8006426:	bf00      	nop
 8006428:	2000019c 	.word	0x2000019c

0800642c <__locale_ctype_ptr_l>:
 800642c:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8006430:	4770      	bx	lr

08006432 <__ascii_mbtowc>:
 8006432:	b082      	sub	sp, #8
 8006434:	b901      	cbnz	r1, 8006438 <__ascii_mbtowc+0x6>
 8006436:	a901      	add	r1, sp, #4
 8006438:	b142      	cbz	r2, 800644c <__ascii_mbtowc+0x1a>
 800643a:	b14b      	cbz	r3, 8006450 <__ascii_mbtowc+0x1e>
 800643c:	7813      	ldrb	r3, [r2, #0]
 800643e:	600b      	str	r3, [r1, #0]
 8006440:	7812      	ldrb	r2, [r2, #0]
 8006442:	1c10      	adds	r0, r2, #0
 8006444:	bf18      	it	ne
 8006446:	2001      	movne	r0, #1
 8006448:	b002      	add	sp, #8
 800644a:	4770      	bx	lr
 800644c:	4610      	mov	r0, r2
 800644e:	e7fb      	b.n	8006448 <__ascii_mbtowc+0x16>
 8006450:	f06f 0001 	mvn.w	r0, #1
 8006454:	e7f8      	b.n	8006448 <__ascii_mbtowc+0x16>

08006456 <__malloc_lock>:
 8006456:	4770      	bx	lr

08006458 <__malloc_unlock>:
 8006458:	4770      	bx	lr

0800645a <__ssputs_r>:
 800645a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800645e:	688e      	ldr	r6, [r1, #8]
 8006460:	429e      	cmp	r6, r3
 8006462:	4682      	mov	sl, r0
 8006464:	460c      	mov	r4, r1
 8006466:	4691      	mov	r9, r2
 8006468:	4698      	mov	r8, r3
 800646a:	d835      	bhi.n	80064d8 <__ssputs_r+0x7e>
 800646c:	898a      	ldrh	r2, [r1, #12]
 800646e:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8006472:	d031      	beq.n	80064d8 <__ssputs_r+0x7e>
 8006474:	6825      	ldr	r5, [r4, #0]
 8006476:	6909      	ldr	r1, [r1, #16]
 8006478:	1a6f      	subs	r7, r5, r1
 800647a:	6965      	ldr	r5, [r4, #20]
 800647c:	2302      	movs	r3, #2
 800647e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006482:	fb95 f5f3 	sdiv	r5, r5, r3
 8006486:	f108 0301 	add.w	r3, r8, #1
 800648a:	443b      	add	r3, r7
 800648c:	429d      	cmp	r5, r3
 800648e:	bf38      	it	cc
 8006490:	461d      	movcc	r5, r3
 8006492:	0553      	lsls	r3, r2, #21
 8006494:	d531      	bpl.n	80064fa <__ssputs_r+0xa0>
 8006496:	4629      	mov	r1, r5
 8006498:	f7ff fea2 	bl	80061e0 <_malloc_r>
 800649c:	4606      	mov	r6, r0
 800649e:	b950      	cbnz	r0, 80064b6 <__ssputs_r+0x5c>
 80064a0:	230c      	movs	r3, #12
 80064a2:	f8ca 3000 	str.w	r3, [sl]
 80064a6:	89a3      	ldrh	r3, [r4, #12]
 80064a8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80064ac:	81a3      	strh	r3, [r4, #12]
 80064ae:	f04f 30ff 	mov.w	r0, #4294967295
 80064b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80064b6:	463a      	mov	r2, r7
 80064b8:	6921      	ldr	r1, [r4, #16]
 80064ba:	f7ff fe37 	bl	800612c <memcpy>
 80064be:	89a3      	ldrh	r3, [r4, #12]
 80064c0:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80064c4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80064c8:	81a3      	strh	r3, [r4, #12]
 80064ca:	6126      	str	r6, [r4, #16]
 80064cc:	6165      	str	r5, [r4, #20]
 80064ce:	443e      	add	r6, r7
 80064d0:	1bed      	subs	r5, r5, r7
 80064d2:	6026      	str	r6, [r4, #0]
 80064d4:	60a5      	str	r5, [r4, #8]
 80064d6:	4646      	mov	r6, r8
 80064d8:	4546      	cmp	r6, r8
 80064da:	bf28      	it	cs
 80064dc:	4646      	movcs	r6, r8
 80064de:	4632      	mov	r2, r6
 80064e0:	4649      	mov	r1, r9
 80064e2:	6820      	ldr	r0, [r4, #0]
 80064e4:	f000 faab 	bl	8006a3e <memmove>
 80064e8:	68a3      	ldr	r3, [r4, #8]
 80064ea:	1b9b      	subs	r3, r3, r6
 80064ec:	60a3      	str	r3, [r4, #8]
 80064ee:	6823      	ldr	r3, [r4, #0]
 80064f0:	441e      	add	r6, r3
 80064f2:	6026      	str	r6, [r4, #0]
 80064f4:	2000      	movs	r0, #0
 80064f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80064fa:	462a      	mov	r2, r5
 80064fc:	f000 fab9 	bl	8006a72 <_realloc_r>
 8006500:	4606      	mov	r6, r0
 8006502:	2800      	cmp	r0, #0
 8006504:	d1e1      	bne.n	80064ca <__ssputs_r+0x70>
 8006506:	6921      	ldr	r1, [r4, #16]
 8006508:	4650      	mov	r0, sl
 800650a:	f7ff fe1b 	bl	8006144 <_free_r>
 800650e:	e7c7      	b.n	80064a0 <__ssputs_r+0x46>

08006510 <_svfiprintf_r>:
 8006510:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006514:	b09d      	sub	sp, #116	; 0x74
 8006516:	4680      	mov	r8, r0
 8006518:	9303      	str	r3, [sp, #12]
 800651a:	898b      	ldrh	r3, [r1, #12]
 800651c:	061c      	lsls	r4, r3, #24
 800651e:	460d      	mov	r5, r1
 8006520:	4616      	mov	r6, r2
 8006522:	d50f      	bpl.n	8006544 <_svfiprintf_r+0x34>
 8006524:	690b      	ldr	r3, [r1, #16]
 8006526:	b96b      	cbnz	r3, 8006544 <_svfiprintf_r+0x34>
 8006528:	2140      	movs	r1, #64	; 0x40
 800652a:	f7ff fe59 	bl	80061e0 <_malloc_r>
 800652e:	6028      	str	r0, [r5, #0]
 8006530:	6128      	str	r0, [r5, #16]
 8006532:	b928      	cbnz	r0, 8006540 <_svfiprintf_r+0x30>
 8006534:	230c      	movs	r3, #12
 8006536:	f8c8 3000 	str.w	r3, [r8]
 800653a:	f04f 30ff 	mov.w	r0, #4294967295
 800653e:	e0c5      	b.n	80066cc <_svfiprintf_r+0x1bc>
 8006540:	2340      	movs	r3, #64	; 0x40
 8006542:	616b      	str	r3, [r5, #20]
 8006544:	2300      	movs	r3, #0
 8006546:	9309      	str	r3, [sp, #36]	; 0x24
 8006548:	2320      	movs	r3, #32
 800654a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800654e:	2330      	movs	r3, #48	; 0x30
 8006550:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006554:	f04f 0b01 	mov.w	fp, #1
 8006558:	4637      	mov	r7, r6
 800655a:	463c      	mov	r4, r7
 800655c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8006560:	2b00      	cmp	r3, #0
 8006562:	d13c      	bne.n	80065de <_svfiprintf_r+0xce>
 8006564:	ebb7 0a06 	subs.w	sl, r7, r6
 8006568:	d00b      	beq.n	8006582 <_svfiprintf_r+0x72>
 800656a:	4653      	mov	r3, sl
 800656c:	4632      	mov	r2, r6
 800656e:	4629      	mov	r1, r5
 8006570:	4640      	mov	r0, r8
 8006572:	f7ff ff72 	bl	800645a <__ssputs_r>
 8006576:	3001      	adds	r0, #1
 8006578:	f000 80a3 	beq.w	80066c2 <_svfiprintf_r+0x1b2>
 800657c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800657e:	4453      	add	r3, sl
 8006580:	9309      	str	r3, [sp, #36]	; 0x24
 8006582:	783b      	ldrb	r3, [r7, #0]
 8006584:	2b00      	cmp	r3, #0
 8006586:	f000 809c 	beq.w	80066c2 <_svfiprintf_r+0x1b2>
 800658a:	2300      	movs	r3, #0
 800658c:	f04f 32ff 	mov.w	r2, #4294967295
 8006590:	9304      	str	r3, [sp, #16]
 8006592:	9307      	str	r3, [sp, #28]
 8006594:	9205      	str	r2, [sp, #20]
 8006596:	9306      	str	r3, [sp, #24]
 8006598:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800659c:	931a      	str	r3, [sp, #104]	; 0x68
 800659e:	2205      	movs	r2, #5
 80065a0:	7821      	ldrb	r1, [r4, #0]
 80065a2:	4850      	ldr	r0, [pc, #320]	; (80066e4 <_svfiprintf_r+0x1d4>)
 80065a4:	f7f9 fe24 	bl	80001f0 <memchr>
 80065a8:	1c67      	adds	r7, r4, #1
 80065aa:	9b04      	ldr	r3, [sp, #16]
 80065ac:	b9d8      	cbnz	r0, 80065e6 <_svfiprintf_r+0xd6>
 80065ae:	06d9      	lsls	r1, r3, #27
 80065b0:	bf44      	itt	mi
 80065b2:	2220      	movmi	r2, #32
 80065b4:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80065b8:	071a      	lsls	r2, r3, #28
 80065ba:	bf44      	itt	mi
 80065bc:	222b      	movmi	r2, #43	; 0x2b
 80065be:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80065c2:	7822      	ldrb	r2, [r4, #0]
 80065c4:	2a2a      	cmp	r2, #42	; 0x2a
 80065c6:	d016      	beq.n	80065f6 <_svfiprintf_r+0xe6>
 80065c8:	9a07      	ldr	r2, [sp, #28]
 80065ca:	2100      	movs	r1, #0
 80065cc:	200a      	movs	r0, #10
 80065ce:	4627      	mov	r7, r4
 80065d0:	3401      	adds	r4, #1
 80065d2:	783b      	ldrb	r3, [r7, #0]
 80065d4:	3b30      	subs	r3, #48	; 0x30
 80065d6:	2b09      	cmp	r3, #9
 80065d8:	d951      	bls.n	800667e <_svfiprintf_r+0x16e>
 80065da:	b1c9      	cbz	r1, 8006610 <_svfiprintf_r+0x100>
 80065dc:	e011      	b.n	8006602 <_svfiprintf_r+0xf2>
 80065de:	2b25      	cmp	r3, #37	; 0x25
 80065e0:	d0c0      	beq.n	8006564 <_svfiprintf_r+0x54>
 80065e2:	4627      	mov	r7, r4
 80065e4:	e7b9      	b.n	800655a <_svfiprintf_r+0x4a>
 80065e6:	4a3f      	ldr	r2, [pc, #252]	; (80066e4 <_svfiprintf_r+0x1d4>)
 80065e8:	1a80      	subs	r0, r0, r2
 80065ea:	fa0b f000 	lsl.w	r0, fp, r0
 80065ee:	4318      	orrs	r0, r3
 80065f0:	9004      	str	r0, [sp, #16]
 80065f2:	463c      	mov	r4, r7
 80065f4:	e7d3      	b.n	800659e <_svfiprintf_r+0x8e>
 80065f6:	9a03      	ldr	r2, [sp, #12]
 80065f8:	1d11      	adds	r1, r2, #4
 80065fa:	6812      	ldr	r2, [r2, #0]
 80065fc:	9103      	str	r1, [sp, #12]
 80065fe:	2a00      	cmp	r2, #0
 8006600:	db01      	blt.n	8006606 <_svfiprintf_r+0xf6>
 8006602:	9207      	str	r2, [sp, #28]
 8006604:	e004      	b.n	8006610 <_svfiprintf_r+0x100>
 8006606:	4252      	negs	r2, r2
 8006608:	f043 0302 	orr.w	r3, r3, #2
 800660c:	9207      	str	r2, [sp, #28]
 800660e:	9304      	str	r3, [sp, #16]
 8006610:	783b      	ldrb	r3, [r7, #0]
 8006612:	2b2e      	cmp	r3, #46	; 0x2e
 8006614:	d10e      	bne.n	8006634 <_svfiprintf_r+0x124>
 8006616:	787b      	ldrb	r3, [r7, #1]
 8006618:	2b2a      	cmp	r3, #42	; 0x2a
 800661a:	f107 0101 	add.w	r1, r7, #1
 800661e:	d132      	bne.n	8006686 <_svfiprintf_r+0x176>
 8006620:	9b03      	ldr	r3, [sp, #12]
 8006622:	1d1a      	adds	r2, r3, #4
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	9203      	str	r2, [sp, #12]
 8006628:	2b00      	cmp	r3, #0
 800662a:	bfb8      	it	lt
 800662c:	f04f 33ff 	movlt.w	r3, #4294967295
 8006630:	3702      	adds	r7, #2
 8006632:	9305      	str	r3, [sp, #20]
 8006634:	4c2c      	ldr	r4, [pc, #176]	; (80066e8 <_svfiprintf_r+0x1d8>)
 8006636:	7839      	ldrb	r1, [r7, #0]
 8006638:	2203      	movs	r2, #3
 800663a:	4620      	mov	r0, r4
 800663c:	f7f9 fdd8 	bl	80001f0 <memchr>
 8006640:	b138      	cbz	r0, 8006652 <_svfiprintf_r+0x142>
 8006642:	2340      	movs	r3, #64	; 0x40
 8006644:	1b00      	subs	r0, r0, r4
 8006646:	fa03 f000 	lsl.w	r0, r3, r0
 800664a:	9b04      	ldr	r3, [sp, #16]
 800664c:	4303      	orrs	r3, r0
 800664e:	9304      	str	r3, [sp, #16]
 8006650:	3701      	adds	r7, #1
 8006652:	7839      	ldrb	r1, [r7, #0]
 8006654:	4825      	ldr	r0, [pc, #148]	; (80066ec <_svfiprintf_r+0x1dc>)
 8006656:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800665a:	2206      	movs	r2, #6
 800665c:	1c7e      	adds	r6, r7, #1
 800665e:	f7f9 fdc7 	bl	80001f0 <memchr>
 8006662:	2800      	cmp	r0, #0
 8006664:	d035      	beq.n	80066d2 <_svfiprintf_r+0x1c2>
 8006666:	4b22      	ldr	r3, [pc, #136]	; (80066f0 <_svfiprintf_r+0x1e0>)
 8006668:	b9fb      	cbnz	r3, 80066aa <_svfiprintf_r+0x19a>
 800666a:	9b03      	ldr	r3, [sp, #12]
 800666c:	3307      	adds	r3, #7
 800666e:	f023 0307 	bic.w	r3, r3, #7
 8006672:	3308      	adds	r3, #8
 8006674:	9303      	str	r3, [sp, #12]
 8006676:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006678:	444b      	add	r3, r9
 800667a:	9309      	str	r3, [sp, #36]	; 0x24
 800667c:	e76c      	b.n	8006558 <_svfiprintf_r+0x48>
 800667e:	fb00 3202 	mla	r2, r0, r2, r3
 8006682:	2101      	movs	r1, #1
 8006684:	e7a3      	b.n	80065ce <_svfiprintf_r+0xbe>
 8006686:	2300      	movs	r3, #0
 8006688:	9305      	str	r3, [sp, #20]
 800668a:	4618      	mov	r0, r3
 800668c:	240a      	movs	r4, #10
 800668e:	460f      	mov	r7, r1
 8006690:	3101      	adds	r1, #1
 8006692:	783a      	ldrb	r2, [r7, #0]
 8006694:	3a30      	subs	r2, #48	; 0x30
 8006696:	2a09      	cmp	r2, #9
 8006698:	d903      	bls.n	80066a2 <_svfiprintf_r+0x192>
 800669a:	2b00      	cmp	r3, #0
 800669c:	d0ca      	beq.n	8006634 <_svfiprintf_r+0x124>
 800669e:	9005      	str	r0, [sp, #20]
 80066a0:	e7c8      	b.n	8006634 <_svfiprintf_r+0x124>
 80066a2:	fb04 2000 	mla	r0, r4, r0, r2
 80066a6:	2301      	movs	r3, #1
 80066a8:	e7f1      	b.n	800668e <_svfiprintf_r+0x17e>
 80066aa:	ab03      	add	r3, sp, #12
 80066ac:	9300      	str	r3, [sp, #0]
 80066ae:	462a      	mov	r2, r5
 80066b0:	4b10      	ldr	r3, [pc, #64]	; (80066f4 <_svfiprintf_r+0x1e4>)
 80066b2:	a904      	add	r1, sp, #16
 80066b4:	4640      	mov	r0, r8
 80066b6:	f3af 8000 	nop.w
 80066ba:	f1b0 3fff 	cmp.w	r0, #4294967295
 80066be:	4681      	mov	r9, r0
 80066c0:	d1d9      	bne.n	8006676 <_svfiprintf_r+0x166>
 80066c2:	89ab      	ldrh	r3, [r5, #12]
 80066c4:	065b      	lsls	r3, r3, #25
 80066c6:	f53f af38 	bmi.w	800653a <_svfiprintf_r+0x2a>
 80066ca:	9809      	ldr	r0, [sp, #36]	; 0x24
 80066cc:	b01d      	add	sp, #116	; 0x74
 80066ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80066d2:	ab03      	add	r3, sp, #12
 80066d4:	9300      	str	r3, [sp, #0]
 80066d6:	462a      	mov	r2, r5
 80066d8:	4b06      	ldr	r3, [pc, #24]	; (80066f4 <_svfiprintf_r+0x1e4>)
 80066da:	a904      	add	r1, sp, #16
 80066dc:	4640      	mov	r0, r8
 80066de:	f000 f881 	bl	80067e4 <_printf_i>
 80066e2:	e7ea      	b.n	80066ba <_svfiprintf_r+0x1aa>
 80066e4:	08006e09 	.word	0x08006e09
 80066e8:	08006e0f 	.word	0x08006e0f
 80066ec:	08006e13 	.word	0x08006e13
 80066f0:	00000000 	.word	0x00000000
 80066f4:	0800645b 	.word	0x0800645b

080066f8 <_printf_common>:
 80066f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80066fc:	4691      	mov	r9, r2
 80066fe:	461f      	mov	r7, r3
 8006700:	688a      	ldr	r2, [r1, #8]
 8006702:	690b      	ldr	r3, [r1, #16]
 8006704:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006708:	4293      	cmp	r3, r2
 800670a:	bfb8      	it	lt
 800670c:	4613      	movlt	r3, r2
 800670e:	f8c9 3000 	str.w	r3, [r9]
 8006712:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006716:	4606      	mov	r6, r0
 8006718:	460c      	mov	r4, r1
 800671a:	b112      	cbz	r2, 8006722 <_printf_common+0x2a>
 800671c:	3301      	adds	r3, #1
 800671e:	f8c9 3000 	str.w	r3, [r9]
 8006722:	6823      	ldr	r3, [r4, #0]
 8006724:	0699      	lsls	r1, r3, #26
 8006726:	bf42      	ittt	mi
 8006728:	f8d9 3000 	ldrmi.w	r3, [r9]
 800672c:	3302      	addmi	r3, #2
 800672e:	f8c9 3000 	strmi.w	r3, [r9]
 8006732:	6825      	ldr	r5, [r4, #0]
 8006734:	f015 0506 	ands.w	r5, r5, #6
 8006738:	d107      	bne.n	800674a <_printf_common+0x52>
 800673a:	f104 0a19 	add.w	sl, r4, #25
 800673e:	68e3      	ldr	r3, [r4, #12]
 8006740:	f8d9 2000 	ldr.w	r2, [r9]
 8006744:	1a9b      	subs	r3, r3, r2
 8006746:	429d      	cmp	r5, r3
 8006748:	db29      	blt.n	800679e <_printf_common+0xa6>
 800674a:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800674e:	6822      	ldr	r2, [r4, #0]
 8006750:	3300      	adds	r3, #0
 8006752:	bf18      	it	ne
 8006754:	2301      	movne	r3, #1
 8006756:	0692      	lsls	r2, r2, #26
 8006758:	d42e      	bmi.n	80067b8 <_printf_common+0xc0>
 800675a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800675e:	4639      	mov	r1, r7
 8006760:	4630      	mov	r0, r6
 8006762:	47c0      	blx	r8
 8006764:	3001      	adds	r0, #1
 8006766:	d021      	beq.n	80067ac <_printf_common+0xb4>
 8006768:	6823      	ldr	r3, [r4, #0]
 800676a:	68e5      	ldr	r5, [r4, #12]
 800676c:	f8d9 2000 	ldr.w	r2, [r9]
 8006770:	f003 0306 	and.w	r3, r3, #6
 8006774:	2b04      	cmp	r3, #4
 8006776:	bf08      	it	eq
 8006778:	1aad      	subeq	r5, r5, r2
 800677a:	68a3      	ldr	r3, [r4, #8]
 800677c:	6922      	ldr	r2, [r4, #16]
 800677e:	bf0c      	ite	eq
 8006780:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006784:	2500      	movne	r5, #0
 8006786:	4293      	cmp	r3, r2
 8006788:	bfc4      	itt	gt
 800678a:	1a9b      	subgt	r3, r3, r2
 800678c:	18ed      	addgt	r5, r5, r3
 800678e:	f04f 0900 	mov.w	r9, #0
 8006792:	341a      	adds	r4, #26
 8006794:	454d      	cmp	r5, r9
 8006796:	d11b      	bne.n	80067d0 <_printf_common+0xd8>
 8006798:	2000      	movs	r0, #0
 800679a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800679e:	2301      	movs	r3, #1
 80067a0:	4652      	mov	r2, sl
 80067a2:	4639      	mov	r1, r7
 80067a4:	4630      	mov	r0, r6
 80067a6:	47c0      	blx	r8
 80067a8:	3001      	adds	r0, #1
 80067aa:	d103      	bne.n	80067b4 <_printf_common+0xbc>
 80067ac:	f04f 30ff 	mov.w	r0, #4294967295
 80067b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80067b4:	3501      	adds	r5, #1
 80067b6:	e7c2      	b.n	800673e <_printf_common+0x46>
 80067b8:	18e1      	adds	r1, r4, r3
 80067ba:	1c5a      	adds	r2, r3, #1
 80067bc:	2030      	movs	r0, #48	; 0x30
 80067be:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80067c2:	4422      	add	r2, r4
 80067c4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80067c8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80067cc:	3302      	adds	r3, #2
 80067ce:	e7c4      	b.n	800675a <_printf_common+0x62>
 80067d0:	2301      	movs	r3, #1
 80067d2:	4622      	mov	r2, r4
 80067d4:	4639      	mov	r1, r7
 80067d6:	4630      	mov	r0, r6
 80067d8:	47c0      	blx	r8
 80067da:	3001      	adds	r0, #1
 80067dc:	d0e6      	beq.n	80067ac <_printf_common+0xb4>
 80067de:	f109 0901 	add.w	r9, r9, #1
 80067e2:	e7d7      	b.n	8006794 <_printf_common+0x9c>

080067e4 <_printf_i>:
 80067e4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80067e8:	4617      	mov	r7, r2
 80067ea:	7e0a      	ldrb	r2, [r1, #24]
 80067ec:	b085      	sub	sp, #20
 80067ee:	2a6e      	cmp	r2, #110	; 0x6e
 80067f0:	4698      	mov	r8, r3
 80067f2:	4606      	mov	r6, r0
 80067f4:	460c      	mov	r4, r1
 80067f6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80067f8:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 80067fc:	f000 80bc 	beq.w	8006978 <_printf_i+0x194>
 8006800:	d81a      	bhi.n	8006838 <_printf_i+0x54>
 8006802:	2a63      	cmp	r2, #99	; 0x63
 8006804:	d02e      	beq.n	8006864 <_printf_i+0x80>
 8006806:	d80a      	bhi.n	800681e <_printf_i+0x3a>
 8006808:	2a00      	cmp	r2, #0
 800680a:	f000 80c8 	beq.w	800699e <_printf_i+0x1ba>
 800680e:	2a58      	cmp	r2, #88	; 0x58
 8006810:	f000 808a 	beq.w	8006928 <_printf_i+0x144>
 8006814:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006818:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 800681c:	e02a      	b.n	8006874 <_printf_i+0x90>
 800681e:	2a64      	cmp	r2, #100	; 0x64
 8006820:	d001      	beq.n	8006826 <_printf_i+0x42>
 8006822:	2a69      	cmp	r2, #105	; 0x69
 8006824:	d1f6      	bne.n	8006814 <_printf_i+0x30>
 8006826:	6821      	ldr	r1, [r4, #0]
 8006828:	681a      	ldr	r2, [r3, #0]
 800682a:	f011 0f80 	tst.w	r1, #128	; 0x80
 800682e:	d023      	beq.n	8006878 <_printf_i+0x94>
 8006830:	1d11      	adds	r1, r2, #4
 8006832:	6019      	str	r1, [r3, #0]
 8006834:	6813      	ldr	r3, [r2, #0]
 8006836:	e027      	b.n	8006888 <_printf_i+0xa4>
 8006838:	2a73      	cmp	r2, #115	; 0x73
 800683a:	f000 80b4 	beq.w	80069a6 <_printf_i+0x1c2>
 800683e:	d808      	bhi.n	8006852 <_printf_i+0x6e>
 8006840:	2a6f      	cmp	r2, #111	; 0x6f
 8006842:	d02a      	beq.n	800689a <_printf_i+0xb6>
 8006844:	2a70      	cmp	r2, #112	; 0x70
 8006846:	d1e5      	bne.n	8006814 <_printf_i+0x30>
 8006848:	680a      	ldr	r2, [r1, #0]
 800684a:	f042 0220 	orr.w	r2, r2, #32
 800684e:	600a      	str	r2, [r1, #0]
 8006850:	e003      	b.n	800685a <_printf_i+0x76>
 8006852:	2a75      	cmp	r2, #117	; 0x75
 8006854:	d021      	beq.n	800689a <_printf_i+0xb6>
 8006856:	2a78      	cmp	r2, #120	; 0x78
 8006858:	d1dc      	bne.n	8006814 <_printf_i+0x30>
 800685a:	2278      	movs	r2, #120	; 0x78
 800685c:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 8006860:	496e      	ldr	r1, [pc, #440]	; (8006a1c <_printf_i+0x238>)
 8006862:	e064      	b.n	800692e <_printf_i+0x14a>
 8006864:	681a      	ldr	r2, [r3, #0]
 8006866:	f101 0542 	add.w	r5, r1, #66	; 0x42
 800686a:	1d11      	adds	r1, r2, #4
 800686c:	6019      	str	r1, [r3, #0]
 800686e:	6813      	ldr	r3, [r2, #0]
 8006870:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006874:	2301      	movs	r3, #1
 8006876:	e0a3      	b.n	80069c0 <_printf_i+0x1dc>
 8006878:	f011 0f40 	tst.w	r1, #64	; 0x40
 800687c:	f102 0104 	add.w	r1, r2, #4
 8006880:	6019      	str	r1, [r3, #0]
 8006882:	d0d7      	beq.n	8006834 <_printf_i+0x50>
 8006884:	f9b2 3000 	ldrsh.w	r3, [r2]
 8006888:	2b00      	cmp	r3, #0
 800688a:	da03      	bge.n	8006894 <_printf_i+0xb0>
 800688c:	222d      	movs	r2, #45	; 0x2d
 800688e:	425b      	negs	r3, r3
 8006890:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8006894:	4962      	ldr	r1, [pc, #392]	; (8006a20 <_printf_i+0x23c>)
 8006896:	220a      	movs	r2, #10
 8006898:	e017      	b.n	80068ca <_printf_i+0xe6>
 800689a:	6820      	ldr	r0, [r4, #0]
 800689c:	6819      	ldr	r1, [r3, #0]
 800689e:	f010 0f80 	tst.w	r0, #128	; 0x80
 80068a2:	d003      	beq.n	80068ac <_printf_i+0xc8>
 80068a4:	1d08      	adds	r0, r1, #4
 80068a6:	6018      	str	r0, [r3, #0]
 80068a8:	680b      	ldr	r3, [r1, #0]
 80068aa:	e006      	b.n	80068ba <_printf_i+0xd6>
 80068ac:	f010 0f40 	tst.w	r0, #64	; 0x40
 80068b0:	f101 0004 	add.w	r0, r1, #4
 80068b4:	6018      	str	r0, [r3, #0]
 80068b6:	d0f7      	beq.n	80068a8 <_printf_i+0xc4>
 80068b8:	880b      	ldrh	r3, [r1, #0]
 80068ba:	4959      	ldr	r1, [pc, #356]	; (8006a20 <_printf_i+0x23c>)
 80068bc:	2a6f      	cmp	r2, #111	; 0x6f
 80068be:	bf14      	ite	ne
 80068c0:	220a      	movne	r2, #10
 80068c2:	2208      	moveq	r2, #8
 80068c4:	2000      	movs	r0, #0
 80068c6:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 80068ca:	6865      	ldr	r5, [r4, #4]
 80068cc:	60a5      	str	r5, [r4, #8]
 80068ce:	2d00      	cmp	r5, #0
 80068d0:	f2c0 809c 	blt.w	8006a0c <_printf_i+0x228>
 80068d4:	6820      	ldr	r0, [r4, #0]
 80068d6:	f020 0004 	bic.w	r0, r0, #4
 80068da:	6020      	str	r0, [r4, #0]
 80068dc:	2b00      	cmp	r3, #0
 80068de:	d13f      	bne.n	8006960 <_printf_i+0x17c>
 80068e0:	2d00      	cmp	r5, #0
 80068e2:	f040 8095 	bne.w	8006a10 <_printf_i+0x22c>
 80068e6:	4675      	mov	r5, lr
 80068e8:	2a08      	cmp	r2, #8
 80068ea:	d10b      	bne.n	8006904 <_printf_i+0x120>
 80068ec:	6823      	ldr	r3, [r4, #0]
 80068ee:	07da      	lsls	r2, r3, #31
 80068f0:	d508      	bpl.n	8006904 <_printf_i+0x120>
 80068f2:	6923      	ldr	r3, [r4, #16]
 80068f4:	6862      	ldr	r2, [r4, #4]
 80068f6:	429a      	cmp	r2, r3
 80068f8:	bfde      	ittt	le
 80068fa:	2330      	movle	r3, #48	; 0x30
 80068fc:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006900:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006904:	ebae 0305 	sub.w	r3, lr, r5
 8006908:	6123      	str	r3, [r4, #16]
 800690a:	f8cd 8000 	str.w	r8, [sp]
 800690e:	463b      	mov	r3, r7
 8006910:	aa03      	add	r2, sp, #12
 8006912:	4621      	mov	r1, r4
 8006914:	4630      	mov	r0, r6
 8006916:	f7ff feef 	bl	80066f8 <_printf_common>
 800691a:	3001      	adds	r0, #1
 800691c:	d155      	bne.n	80069ca <_printf_i+0x1e6>
 800691e:	f04f 30ff 	mov.w	r0, #4294967295
 8006922:	b005      	add	sp, #20
 8006924:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006928:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 800692c:	493c      	ldr	r1, [pc, #240]	; (8006a20 <_printf_i+0x23c>)
 800692e:	6822      	ldr	r2, [r4, #0]
 8006930:	6818      	ldr	r0, [r3, #0]
 8006932:	f012 0f80 	tst.w	r2, #128	; 0x80
 8006936:	f100 0504 	add.w	r5, r0, #4
 800693a:	601d      	str	r5, [r3, #0]
 800693c:	d001      	beq.n	8006942 <_printf_i+0x15e>
 800693e:	6803      	ldr	r3, [r0, #0]
 8006940:	e002      	b.n	8006948 <_printf_i+0x164>
 8006942:	0655      	lsls	r5, r2, #25
 8006944:	d5fb      	bpl.n	800693e <_printf_i+0x15a>
 8006946:	8803      	ldrh	r3, [r0, #0]
 8006948:	07d0      	lsls	r0, r2, #31
 800694a:	bf44      	itt	mi
 800694c:	f042 0220 	orrmi.w	r2, r2, #32
 8006950:	6022      	strmi	r2, [r4, #0]
 8006952:	b91b      	cbnz	r3, 800695c <_printf_i+0x178>
 8006954:	6822      	ldr	r2, [r4, #0]
 8006956:	f022 0220 	bic.w	r2, r2, #32
 800695a:	6022      	str	r2, [r4, #0]
 800695c:	2210      	movs	r2, #16
 800695e:	e7b1      	b.n	80068c4 <_printf_i+0xe0>
 8006960:	4675      	mov	r5, lr
 8006962:	fbb3 f0f2 	udiv	r0, r3, r2
 8006966:	fb02 3310 	mls	r3, r2, r0, r3
 800696a:	5ccb      	ldrb	r3, [r1, r3]
 800696c:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8006970:	4603      	mov	r3, r0
 8006972:	2800      	cmp	r0, #0
 8006974:	d1f5      	bne.n	8006962 <_printf_i+0x17e>
 8006976:	e7b7      	b.n	80068e8 <_printf_i+0x104>
 8006978:	6808      	ldr	r0, [r1, #0]
 800697a:	681a      	ldr	r2, [r3, #0]
 800697c:	6949      	ldr	r1, [r1, #20]
 800697e:	f010 0f80 	tst.w	r0, #128	; 0x80
 8006982:	d004      	beq.n	800698e <_printf_i+0x1aa>
 8006984:	1d10      	adds	r0, r2, #4
 8006986:	6018      	str	r0, [r3, #0]
 8006988:	6813      	ldr	r3, [r2, #0]
 800698a:	6019      	str	r1, [r3, #0]
 800698c:	e007      	b.n	800699e <_printf_i+0x1ba>
 800698e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8006992:	f102 0004 	add.w	r0, r2, #4
 8006996:	6018      	str	r0, [r3, #0]
 8006998:	6813      	ldr	r3, [r2, #0]
 800699a:	d0f6      	beq.n	800698a <_printf_i+0x1a6>
 800699c:	8019      	strh	r1, [r3, #0]
 800699e:	2300      	movs	r3, #0
 80069a0:	6123      	str	r3, [r4, #16]
 80069a2:	4675      	mov	r5, lr
 80069a4:	e7b1      	b.n	800690a <_printf_i+0x126>
 80069a6:	681a      	ldr	r2, [r3, #0]
 80069a8:	1d11      	adds	r1, r2, #4
 80069aa:	6019      	str	r1, [r3, #0]
 80069ac:	6815      	ldr	r5, [r2, #0]
 80069ae:	6862      	ldr	r2, [r4, #4]
 80069b0:	2100      	movs	r1, #0
 80069b2:	4628      	mov	r0, r5
 80069b4:	f7f9 fc1c 	bl	80001f0 <memchr>
 80069b8:	b108      	cbz	r0, 80069be <_printf_i+0x1da>
 80069ba:	1b40      	subs	r0, r0, r5
 80069bc:	6060      	str	r0, [r4, #4]
 80069be:	6863      	ldr	r3, [r4, #4]
 80069c0:	6123      	str	r3, [r4, #16]
 80069c2:	2300      	movs	r3, #0
 80069c4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80069c8:	e79f      	b.n	800690a <_printf_i+0x126>
 80069ca:	6923      	ldr	r3, [r4, #16]
 80069cc:	462a      	mov	r2, r5
 80069ce:	4639      	mov	r1, r7
 80069d0:	4630      	mov	r0, r6
 80069d2:	47c0      	blx	r8
 80069d4:	3001      	adds	r0, #1
 80069d6:	d0a2      	beq.n	800691e <_printf_i+0x13a>
 80069d8:	6823      	ldr	r3, [r4, #0]
 80069da:	079b      	lsls	r3, r3, #30
 80069dc:	d507      	bpl.n	80069ee <_printf_i+0x20a>
 80069de:	2500      	movs	r5, #0
 80069e0:	f104 0919 	add.w	r9, r4, #25
 80069e4:	68e3      	ldr	r3, [r4, #12]
 80069e6:	9a03      	ldr	r2, [sp, #12]
 80069e8:	1a9b      	subs	r3, r3, r2
 80069ea:	429d      	cmp	r5, r3
 80069ec:	db05      	blt.n	80069fa <_printf_i+0x216>
 80069ee:	68e0      	ldr	r0, [r4, #12]
 80069f0:	9b03      	ldr	r3, [sp, #12]
 80069f2:	4298      	cmp	r0, r3
 80069f4:	bfb8      	it	lt
 80069f6:	4618      	movlt	r0, r3
 80069f8:	e793      	b.n	8006922 <_printf_i+0x13e>
 80069fa:	2301      	movs	r3, #1
 80069fc:	464a      	mov	r2, r9
 80069fe:	4639      	mov	r1, r7
 8006a00:	4630      	mov	r0, r6
 8006a02:	47c0      	blx	r8
 8006a04:	3001      	adds	r0, #1
 8006a06:	d08a      	beq.n	800691e <_printf_i+0x13a>
 8006a08:	3501      	adds	r5, #1
 8006a0a:	e7eb      	b.n	80069e4 <_printf_i+0x200>
 8006a0c:	2b00      	cmp	r3, #0
 8006a0e:	d1a7      	bne.n	8006960 <_printf_i+0x17c>
 8006a10:	780b      	ldrb	r3, [r1, #0]
 8006a12:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006a16:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006a1a:	e765      	b.n	80068e8 <_printf_i+0x104>
 8006a1c:	08006e2b 	.word	0x08006e2b
 8006a20:	08006e1a 	.word	0x08006e1a

08006a24 <__ascii_wctomb>:
 8006a24:	b149      	cbz	r1, 8006a3a <__ascii_wctomb+0x16>
 8006a26:	2aff      	cmp	r2, #255	; 0xff
 8006a28:	bf85      	ittet	hi
 8006a2a:	238a      	movhi	r3, #138	; 0x8a
 8006a2c:	6003      	strhi	r3, [r0, #0]
 8006a2e:	700a      	strbls	r2, [r1, #0]
 8006a30:	f04f 30ff 	movhi.w	r0, #4294967295
 8006a34:	bf98      	it	ls
 8006a36:	2001      	movls	r0, #1
 8006a38:	4770      	bx	lr
 8006a3a:	4608      	mov	r0, r1
 8006a3c:	4770      	bx	lr

08006a3e <memmove>:
 8006a3e:	4288      	cmp	r0, r1
 8006a40:	b510      	push	{r4, lr}
 8006a42:	eb01 0302 	add.w	r3, r1, r2
 8006a46:	d803      	bhi.n	8006a50 <memmove+0x12>
 8006a48:	1e42      	subs	r2, r0, #1
 8006a4a:	4299      	cmp	r1, r3
 8006a4c:	d10c      	bne.n	8006a68 <memmove+0x2a>
 8006a4e:	bd10      	pop	{r4, pc}
 8006a50:	4298      	cmp	r0, r3
 8006a52:	d2f9      	bcs.n	8006a48 <memmove+0xa>
 8006a54:	1881      	adds	r1, r0, r2
 8006a56:	1ad2      	subs	r2, r2, r3
 8006a58:	42d3      	cmn	r3, r2
 8006a5a:	d100      	bne.n	8006a5e <memmove+0x20>
 8006a5c:	bd10      	pop	{r4, pc}
 8006a5e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006a62:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8006a66:	e7f7      	b.n	8006a58 <memmove+0x1a>
 8006a68:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006a6c:	f802 4f01 	strb.w	r4, [r2, #1]!
 8006a70:	e7eb      	b.n	8006a4a <memmove+0xc>

08006a72 <_realloc_r>:
 8006a72:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006a74:	4607      	mov	r7, r0
 8006a76:	4614      	mov	r4, r2
 8006a78:	460e      	mov	r6, r1
 8006a7a:	b921      	cbnz	r1, 8006a86 <_realloc_r+0x14>
 8006a7c:	4611      	mov	r1, r2
 8006a7e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8006a82:	f7ff bbad 	b.w	80061e0 <_malloc_r>
 8006a86:	b922      	cbnz	r2, 8006a92 <_realloc_r+0x20>
 8006a88:	f7ff fb5c 	bl	8006144 <_free_r>
 8006a8c:	4625      	mov	r5, r4
 8006a8e:	4628      	mov	r0, r5
 8006a90:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006a92:	f000 f814 	bl	8006abe <_malloc_usable_size_r>
 8006a96:	4284      	cmp	r4, r0
 8006a98:	d90f      	bls.n	8006aba <_realloc_r+0x48>
 8006a9a:	4621      	mov	r1, r4
 8006a9c:	4638      	mov	r0, r7
 8006a9e:	f7ff fb9f 	bl	80061e0 <_malloc_r>
 8006aa2:	4605      	mov	r5, r0
 8006aa4:	2800      	cmp	r0, #0
 8006aa6:	d0f2      	beq.n	8006a8e <_realloc_r+0x1c>
 8006aa8:	4631      	mov	r1, r6
 8006aaa:	4622      	mov	r2, r4
 8006aac:	f7ff fb3e 	bl	800612c <memcpy>
 8006ab0:	4631      	mov	r1, r6
 8006ab2:	4638      	mov	r0, r7
 8006ab4:	f7ff fb46 	bl	8006144 <_free_r>
 8006ab8:	e7e9      	b.n	8006a8e <_realloc_r+0x1c>
 8006aba:	4635      	mov	r5, r6
 8006abc:	e7e7      	b.n	8006a8e <_realloc_r+0x1c>

08006abe <_malloc_usable_size_r>:
 8006abe:	f851 0c04 	ldr.w	r0, [r1, #-4]
 8006ac2:	2800      	cmp	r0, #0
 8006ac4:	f1a0 0004 	sub.w	r0, r0, #4
 8006ac8:	bfbc      	itt	lt
 8006aca:	580b      	ldrlt	r3, [r1, r0]
 8006acc:	18c0      	addlt	r0, r0, r3
 8006ace:	4770      	bx	lr

08006ad0 <sqrt>:
 8006ad0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006ad4:	ed2d 8b02 	vpush	{d8}
 8006ad8:	b08b      	sub	sp, #44	; 0x2c
 8006ada:	ec55 4b10 	vmov	r4, r5, d0
 8006ade:	f000 f851 	bl	8006b84 <__ieee754_sqrt>
 8006ae2:	4b26      	ldr	r3, [pc, #152]	; (8006b7c <sqrt+0xac>)
 8006ae4:	eeb0 8a40 	vmov.f32	s16, s0
 8006ae8:	eef0 8a60 	vmov.f32	s17, s1
 8006aec:	f993 6000 	ldrsb.w	r6, [r3]
 8006af0:	1c73      	adds	r3, r6, #1
 8006af2:	d02a      	beq.n	8006b4a <sqrt+0x7a>
 8006af4:	4622      	mov	r2, r4
 8006af6:	462b      	mov	r3, r5
 8006af8:	4620      	mov	r0, r4
 8006afa:	4629      	mov	r1, r5
 8006afc:	f7fa f81a 	bl	8000b34 <__aeabi_dcmpun>
 8006b00:	4607      	mov	r7, r0
 8006b02:	bb10      	cbnz	r0, 8006b4a <sqrt+0x7a>
 8006b04:	f04f 0800 	mov.w	r8, #0
 8006b08:	f04f 0900 	mov.w	r9, #0
 8006b0c:	4642      	mov	r2, r8
 8006b0e:	464b      	mov	r3, r9
 8006b10:	4620      	mov	r0, r4
 8006b12:	4629      	mov	r1, r5
 8006b14:	f7f9 ffe6 	bl	8000ae4 <__aeabi_dcmplt>
 8006b18:	b1b8      	cbz	r0, 8006b4a <sqrt+0x7a>
 8006b1a:	2301      	movs	r3, #1
 8006b1c:	9300      	str	r3, [sp, #0]
 8006b1e:	4b18      	ldr	r3, [pc, #96]	; (8006b80 <sqrt+0xb0>)
 8006b20:	9301      	str	r3, [sp, #4]
 8006b22:	9708      	str	r7, [sp, #32]
 8006b24:	e9cd 4504 	strd	r4, r5, [sp, #16]
 8006b28:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8006b2c:	b9b6      	cbnz	r6, 8006b5c <sqrt+0x8c>
 8006b2e:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8006b32:	4668      	mov	r0, sp
 8006b34:	f000 f8d6 	bl	8006ce4 <matherr>
 8006b38:	b1d0      	cbz	r0, 8006b70 <sqrt+0xa0>
 8006b3a:	9b08      	ldr	r3, [sp, #32]
 8006b3c:	b11b      	cbz	r3, 8006b46 <sqrt+0x76>
 8006b3e:	f000 f8d3 	bl	8006ce8 <__errno>
 8006b42:	9b08      	ldr	r3, [sp, #32]
 8006b44:	6003      	str	r3, [r0, #0]
 8006b46:	ed9d 8b06 	vldr	d8, [sp, #24]
 8006b4a:	eeb0 0a48 	vmov.f32	s0, s16
 8006b4e:	eef0 0a68 	vmov.f32	s1, s17
 8006b52:	b00b      	add	sp, #44	; 0x2c
 8006b54:	ecbd 8b02 	vpop	{d8}
 8006b58:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006b5c:	4642      	mov	r2, r8
 8006b5e:	464b      	mov	r3, r9
 8006b60:	4640      	mov	r0, r8
 8006b62:	4649      	mov	r1, r9
 8006b64:	f7f9 fe76 	bl	8000854 <__aeabi_ddiv>
 8006b68:	2e02      	cmp	r6, #2
 8006b6a:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8006b6e:	d1e0      	bne.n	8006b32 <sqrt+0x62>
 8006b70:	f000 f8ba 	bl	8006ce8 <__errno>
 8006b74:	2321      	movs	r3, #33	; 0x21
 8006b76:	6003      	str	r3, [r0, #0]
 8006b78:	e7df      	b.n	8006b3a <sqrt+0x6a>
 8006b7a:	bf00      	nop
 8006b7c:	2000036c 	.word	0x2000036c
 8006b80:	08006f3d 	.word	0x08006f3d

08006b84 <__ieee754_sqrt>:
 8006b84:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006b88:	ec55 4b10 	vmov	r4, r5, d0
 8006b8c:	4e54      	ldr	r6, [pc, #336]	; (8006ce0 <__ieee754_sqrt+0x15c>)
 8006b8e:	43ae      	bics	r6, r5
 8006b90:	ee10 0a10 	vmov	r0, s0
 8006b94:	462b      	mov	r3, r5
 8006b96:	462a      	mov	r2, r5
 8006b98:	4621      	mov	r1, r4
 8006b9a:	d113      	bne.n	8006bc4 <__ieee754_sqrt+0x40>
 8006b9c:	ee10 2a10 	vmov	r2, s0
 8006ba0:	462b      	mov	r3, r5
 8006ba2:	ee10 0a10 	vmov	r0, s0
 8006ba6:	4629      	mov	r1, r5
 8006ba8:	f7f9 fd2a 	bl	8000600 <__aeabi_dmul>
 8006bac:	4602      	mov	r2, r0
 8006bae:	460b      	mov	r3, r1
 8006bb0:	4620      	mov	r0, r4
 8006bb2:	4629      	mov	r1, r5
 8006bb4:	f7f9 fb72 	bl	800029c <__adddf3>
 8006bb8:	4604      	mov	r4, r0
 8006bba:	460d      	mov	r5, r1
 8006bbc:	ec45 4b10 	vmov	d0, r4, r5
 8006bc0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006bc4:	2d00      	cmp	r5, #0
 8006bc6:	dc10      	bgt.n	8006bea <__ieee754_sqrt+0x66>
 8006bc8:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8006bcc:	4330      	orrs	r0, r6
 8006bce:	d0f5      	beq.n	8006bbc <__ieee754_sqrt+0x38>
 8006bd0:	b15d      	cbz	r5, 8006bea <__ieee754_sqrt+0x66>
 8006bd2:	ee10 2a10 	vmov	r2, s0
 8006bd6:	462b      	mov	r3, r5
 8006bd8:	4620      	mov	r0, r4
 8006bda:	4629      	mov	r1, r5
 8006bdc:	f7f9 fb5c 	bl	8000298 <__aeabi_dsub>
 8006be0:	4602      	mov	r2, r0
 8006be2:	460b      	mov	r3, r1
 8006be4:	f7f9 fe36 	bl	8000854 <__aeabi_ddiv>
 8006be8:	e7e6      	b.n	8006bb8 <__ieee754_sqrt+0x34>
 8006bea:	151b      	asrs	r3, r3, #20
 8006bec:	d10c      	bne.n	8006c08 <__ieee754_sqrt+0x84>
 8006bee:	2a00      	cmp	r2, #0
 8006bf0:	d06d      	beq.n	8006cce <__ieee754_sqrt+0x14a>
 8006bf2:	2000      	movs	r0, #0
 8006bf4:	02d6      	lsls	r6, r2, #11
 8006bf6:	d56e      	bpl.n	8006cd6 <__ieee754_sqrt+0x152>
 8006bf8:	1e44      	subs	r4, r0, #1
 8006bfa:	1b1b      	subs	r3, r3, r4
 8006bfc:	f1c0 0420 	rsb	r4, r0, #32
 8006c00:	fa21 f404 	lsr.w	r4, r1, r4
 8006c04:	4322      	orrs	r2, r4
 8006c06:	4081      	lsls	r1, r0
 8006c08:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8006c0c:	f3c2 0213 	ubfx	r2, r2, #0, #20
 8006c10:	07dd      	lsls	r5, r3, #31
 8006c12:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8006c16:	bf42      	ittt	mi
 8006c18:	0052      	lslmi	r2, r2, #1
 8006c1a:	eb02 72d1 	addmi.w	r2, r2, r1, lsr #31
 8006c1e:	0049      	lslmi	r1, r1, #1
 8006c20:	1058      	asrs	r0, r3, #1
 8006c22:	2500      	movs	r5, #0
 8006c24:	eb02 73d1 	add.w	r3, r2, r1, lsr #31
 8006c28:	441a      	add	r2, r3
 8006c2a:	0049      	lsls	r1, r1, #1
 8006c2c:	2316      	movs	r3, #22
 8006c2e:	462c      	mov	r4, r5
 8006c30:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 8006c34:	19a7      	adds	r7, r4, r6
 8006c36:	4297      	cmp	r7, r2
 8006c38:	bfde      	ittt	le
 8006c3a:	1bd2      	suble	r2, r2, r7
 8006c3c:	19bc      	addle	r4, r7, r6
 8006c3e:	19ad      	addle	r5, r5, r6
 8006c40:	0052      	lsls	r2, r2, #1
 8006c42:	3b01      	subs	r3, #1
 8006c44:	eb02 72d1 	add.w	r2, r2, r1, lsr #31
 8006c48:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8006c4c:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8006c50:	d1f0      	bne.n	8006c34 <__ieee754_sqrt+0xb0>
 8006c52:	f04f 0e20 	mov.w	lr, #32
 8006c56:	469c      	mov	ip, r3
 8006c58:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8006c5c:	42a2      	cmp	r2, r4
 8006c5e:	eb06 070c 	add.w	r7, r6, ip
 8006c62:	dc02      	bgt.n	8006c6a <__ieee754_sqrt+0xe6>
 8006c64:	d112      	bne.n	8006c8c <__ieee754_sqrt+0x108>
 8006c66:	428f      	cmp	r7, r1
 8006c68:	d810      	bhi.n	8006c8c <__ieee754_sqrt+0x108>
 8006c6a:	2f00      	cmp	r7, #0
 8006c6c:	eb07 0c06 	add.w	ip, r7, r6
 8006c70:	da34      	bge.n	8006cdc <__ieee754_sqrt+0x158>
 8006c72:	f1bc 0f00 	cmp.w	ip, #0
 8006c76:	db31      	blt.n	8006cdc <__ieee754_sqrt+0x158>
 8006c78:	f104 0801 	add.w	r8, r4, #1
 8006c7c:	1b12      	subs	r2, r2, r4
 8006c7e:	428f      	cmp	r7, r1
 8006c80:	bf88      	it	hi
 8006c82:	f102 32ff 	addhi.w	r2, r2, #4294967295
 8006c86:	1bc9      	subs	r1, r1, r7
 8006c88:	4433      	add	r3, r6
 8006c8a:	4644      	mov	r4, r8
 8006c8c:	eb02 77d1 	add.w	r7, r2, r1, lsr #31
 8006c90:	f1be 0e01 	subs.w	lr, lr, #1
 8006c94:	443a      	add	r2, r7
 8006c96:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8006c9a:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8006c9e:	d1dd      	bne.n	8006c5c <__ieee754_sqrt+0xd8>
 8006ca0:	430a      	orrs	r2, r1
 8006ca2:	d006      	beq.n	8006cb2 <__ieee754_sqrt+0x12e>
 8006ca4:	1c5c      	adds	r4, r3, #1
 8006ca6:	bf13      	iteet	ne
 8006ca8:	3301      	addne	r3, #1
 8006caa:	3501      	addeq	r5, #1
 8006cac:	4673      	moveq	r3, lr
 8006cae:	f023 0301 	bicne.w	r3, r3, #1
 8006cb2:	106a      	asrs	r2, r5, #1
 8006cb4:	085b      	lsrs	r3, r3, #1
 8006cb6:	07e9      	lsls	r1, r5, #31
 8006cb8:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 8006cbc:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 8006cc0:	bf48      	it	mi
 8006cc2:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 8006cc6:	eb02 5500 	add.w	r5, r2, r0, lsl #20
 8006cca:	461c      	mov	r4, r3
 8006ccc:	e776      	b.n	8006bbc <__ieee754_sqrt+0x38>
 8006cce:	0aca      	lsrs	r2, r1, #11
 8006cd0:	3b15      	subs	r3, #21
 8006cd2:	0549      	lsls	r1, r1, #21
 8006cd4:	e78b      	b.n	8006bee <__ieee754_sqrt+0x6a>
 8006cd6:	0052      	lsls	r2, r2, #1
 8006cd8:	3001      	adds	r0, #1
 8006cda:	e78b      	b.n	8006bf4 <__ieee754_sqrt+0x70>
 8006cdc:	46a0      	mov	r8, r4
 8006cde:	e7cd      	b.n	8006c7c <__ieee754_sqrt+0xf8>
 8006ce0:	7ff00000 	.word	0x7ff00000

08006ce4 <matherr>:
 8006ce4:	2000      	movs	r0, #0
 8006ce6:	4770      	bx	lr

08006ce8 <__errno>:
 8006ce8:	4b01      	ldr	r3, [pc, #4]	; (8006cf0 <__errno+0x8>)
 8006cea:	6818      	ldr	r0, [r3, #0]
 8006cec:	4770      	bx	lr
 8006cee:	bf00      	nop
 8006cf0:	2000019c 	.word	0x2000019c

08006cf4 <_sbrk>:
 8006cf4:	4b04      	ldr	r3, [pc, #16]	; (8006d08 <_sbrk+0x14>)
 8006cf6:	6819      	ldr	r1, [r3, #0]
 8006cf8:	4602      	mov	r2, r0
 8006cfa:	b909      	cbnz	r1, 8006d00 <_sbrk+0xc>
 8006cfc:	4903      	ldr	r1, [pc, #12]	; (8006d0c <_sbrk+0x18>)
 8006cfe:	6019      	str	r1, [r3, #0]
 8006d00:	6818      	ldr	r0, [r3, #0]
 8006d02:	4402      	add	r2, r0
 8006d04:	601a      	str	r2, [r3, #0]
 8006d06:	4770      	bx	lr
 8006d08:	2000040c 	.word	0x2000040c
 8006d0c:	20000fb4 	.word	0x20000fb4

08006d10 <_init>:
 8006d10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006d12:	bf00      	nop
 8006d14:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006d16:	bc08      	pop	{r3}
 8006d18:	469e      	mov	lr, r3
 8006d1a:	4770      	bx	lr

08006d1c <_fini>:
 8006d1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006d1e:	bf00      	nop
 8006d20:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006d22:	bc08      	pop	{r3}
 8006d24:	469e      	mov	lr, r3
 8006d26:	4770      	bx	lr
