// Seed: 3963084972
module module_0 (
    input wor id_0,
    output supply0 id_1,
    output tri1 id_2,
    input wand id_3,
    input tri0 id_4,
    input wor id_5,
    input tri0 id_6
);
  id_8(
      .id_0(id_5),
      .id_1(1),
      .id_2(1'b0),
      .id_3(id_2),
      .id_4(1),
      .id_5(),
      .id_6(id_6),
      .id_7(1),
      .id_8(id_2++),
      .id_9(id_5),
      .id_10(id_4),
      .id_11(id_0 ? id_5 : id_4),
      .id_12(1),
      .id_13(({1{1}}) & 1 ? id_1 : ^id_5),
      .id_14(1),
      .id_15(id_5),
      .id_16(1),
      .id_17(id_4)
  );
  wire id_9;
  wire id_10;
  wire id_11;
endmodule
module module_1 (
    output wor id_0,
    output wire id_1,
    input wire id_2,
    input supply0 id_3,
    input tri1 id_4,
    input wire id_5,
    input supply0 id_6,
    output tri id_7,
    input supply1 id_8
    , id_38,
    input wand id_9,
    output tri0 id_10,
    input tri1 id_11,
    input tri1 id_12,
    input tri0 id_13,
    input tri id_14
    , id_39,
    output tri id_15,
    input wire id_16,
    input supply0 id_17,
    input wire id_18,
    output supply1 id_19,
    input uwire id_20,
    input supply1 id_21,
    input wand id_22,
    output tri1 id_23,
    output uwire id_24,
    output wire id_25,
    input uwire id_26,
    input wand id_27,
    input wor id_28,
    output uwire id_29,
    input tri id_30,
    input wand id_31,
    input wor id_32,
    input wire id_33,
    output tri0 id_34,
    input wand id_35,
    input wand id_36
);
  always id_0 = 1;
  assign id_1 = id_26 - 1;
  module_0(
      id_6, id_0, id_19, id_21, id_3, id_13, id_17
  );
  assign id_1 = id_32;
endmodule
