###############################################################
#  Generated by:      Cadence Encounter 09.11-s084_1
#  OS:                Linux x86_64(Host ID ecegrid-thin2.ecn.purdue.edu)
#  Generated on:      Wed Apr 29 22:33:27 2015
#  Command:           optDesign -postCTS -hold
###############################################################
Path 1: MET Recovery Check with Pin MINC0/SHA2/M0/\w_reg[45][27] /CLK 
Endpoint:   MINC0/SHA2/M0/\w_reg[45][27] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                           (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.514
- Recovery                     -0.146
+ Phase Shift                 100.000
= Required Time               102.660
- Arrival Time                 12.902
= Slack Time                   89.758
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            1.025
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                              | n_rst ^    |         | 0.070 |       |   1.025 |   90.783 | 
     | FE_PHC11319_n_rst                            | A ^ -> Y ^ | BUFX2   | 0.069 | 0.171 |   1.196 |   90.954 | 
     | FE_PHC11777_n_rst                            | A ^ -> Y ^ | BUFX2   | 0.072 | 0.170 |   1.366 |   91.124 | 
     | FE_PHC10930_n_rst                            | A ^ -> Y ^ | BUFX2   | 0.476 | 0.456 |   1.822 |   91.580 | 
     | FE_OFC9155_n_rst                             | A ^ -> Y v | INVX8   | 0.881 | 0.583 |   2.405 |   92.163 | 
     | FE_OFC9156_n_rst                             | A v -> Y ^ | INVX8   | 0.979 | 0.927 |   3.332 |   93.090 | 
     | MINC0/FE_OFC9176_n_rst                       | A ^ -> Y v | INVX8   | 0.835 | 0.740 |   4.072 |   93.830 | 
     | MINC0/FE_OFC9212_n_rst                       | A v -> Y ^ | INVX8   | 0.898 | 1.025 |   5.097 |   94.856 | 
     | MINC0/FE_OFC9380_n_rst                       | A ^ -> Y ^ | BUFX2   | 0.213 | 0.412 |   5.509 |   95.267 | 
     | MINC0/FE_OFC9250_n_rst                       | A ^ -> Y v | INVX8   | 0.755 | 0.517 |   6.026 |   95.785 | 
     | MINC0/FE_OFC10128_n_rst                      | A v -> Y v | BUFX4   | 0.964 | 0.997 |   7.023 |   96.781 | 
     | MINC0/FE_OFC9289_n_rst                       | A v -> Y ^ | INVX8   | 0.889 | 0.930 |   7.953 |   97.711 | 
     | MINC0/FE_OFC9317_n_rst                       | A ^ -> Y v | INVX8   | 0.863 | 0.691 |   8.643 |   98.402 | 
     | MINC0/SHA2/M0/FE_OFC10127_n_rst              | A v -> Y v | BUFX4   | 0.753 | 0.864 |   9.507 |   99.265 | 
     | MINC0/SHA2/M0/FE_OFCC10926_FE_OFN10127_n_rst | A v -> Y v | CLKBUF1 | 0.512 | 0.735 |  10.242 |  100.000 | 
     | MINC0/SHA2/M0/FE_OFC9341_n_rst               | A v -> Y ^ | INVX8   | 0.831 | 0.647 |  10.888 |  100.647 | 
     | MINC0/SHA2/M0/FE_OFC9354_n_rst               | A ^ -> Y v | INVX2   | 0.515 | 0.651 |  11.539 |  101.297 | 
     | MINC0/SHA2/M0/FE_OFC9364_n_rst               | A v -> Y ^ | INVX8   | 0.880 | 0.553 |  12.092 |  101.850 | 
     | MINC0/SHA2/M0/FE_OFC9370_n_rst               | A ^ -> Y ^ | BUFX4   | 0.558 | 0.796 |  12.888 |  102.646 | 
     | MINC0/SHA2/M0/\w_reg[45][27]                 | R ^        | DFFSR   | 0.558 | 0.014 |  12.902 |  102.660 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                              |            |       |       |       |  Time   |   Time   | 
     |------------------------------+------------+-------+-------+-------+---------+----------| 
     |                              | clk ^      |       | 0.079 |       |   0.033 |  -89.725 | 
     | clk__L1_I0                   | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |  -89.601 | 
     | clk__L2_I0                   | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.397 |  -89.361 | 
     | clk__L3_I0                   | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.807 |  -88.951 | 
     | clk__L4_I1                   | A v -> Y ^ | INVX8 | 0.429 | 0.400 |   1.207 |  -88.551 | 
     | clk__L5_I3                   | A ^ -> Y v | INVX8 | 0.331 | 0.345 |   1.552 |  -88.206 | 
     | clk__L6_I13                  | A v -> Y ^ | INVX8 | 0.321 | 0.300 |   1.853 |  -87.906 | 
     | clk__L7_I36                  | A ^ -> Y v | INVX8 | 0.350 | 0.357 |   2.210 |  -87.548 | 
     | clk__L8_I142                 | A v -> Y ^ | INVX8 | 0.310 | 0.298 |   2.508 |  -87.250 | 
     | MINC0/SHA2/M0/\w_reg[45][27] | CLK ^      | DFFSR | 0.314 | 0.006 |   2.514 |  -87.244 | 
     +----------------------------------------------------------------------------------------+ 
Path 2: MET Recovery Check with Pin MINC0/SHA2/M0/\w_reg[45][25] /CLK 
Endpoint:   MINC0/SHA2/M0/\w_reg[45][25] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                           (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.514
- Recovery                     -0.146
+ Phase Shift                 100.000
= Required Time               102.660
- Arrival Time                 12.902
= Slack Time                   89.759
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            1.025
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                              | n_rst ^    |         | 0.070 |       |   1.025 |   90.784 | 
     | FE_PHC11319_n_rst                            | A ^ -> Y ^ | BUFX2   | 0.069 | 0.171 |   1.196 |   90.955 | 
     | FE_PHC11777_n_rst                            | A ^ -> Y ^ | BUFX2   | 0.072 | 0.170 |   1.366 |   91.125 | 
     | FE_PHC10930_n_rst                            | A ^ -> Y ^ | BUFX2   | 0.476 | 0.456 |   1.822 |   91.580 | 
     | FE_OFC9155_n_rst                             | A ^ -> Y v | INVX8   | 0.881 | 0.583 |   2.405 |   92.163 | 
     | FE_OFC9156_n_rst                             | A v -> Y ^ | INVX8   | 0.979 | 0.927 |   3.332 |   93.090 | 
     | MINC0/FE_OFC9176_n_rst                       | A ^ -> Y v | INVX8   | 0.835 | 0.740 |   4.072 |   93.831 | 
     | MINC0/FE_OFC9212_n_rst                       | A v -> Y ^ | INVX8   | 0.898 | 1.025 |   5.097 |   94.856 | 
     | MINC0/FE_OFC9380_n_rst                       | A ^ -> Y ^ | BUFX2   | 0.213 | 0.412 |   5.509 |   95.268 | 
     | MINC0/FE_OFC9250_n_rst                       | A ^ -> Y v | INVX8   | 0.755 | 0.517 |   6.027 |   95.785 | 
     | MINC0/FE_OFC10128_n_rst                      | A v -> Y v | BUFX4   | 0.964 | 0.997 |   7.023 |   96.782 | 
     | MINC0/FE_OFC9289_n_rst                       | A v -> Y ^ | INVX8   | 0.889 | 0.930 |   7.953 |   97.711 | 
     | MINC0/FE_OFC9317_n_rst                       | A ^ -> Y v | INVX8   | 0.863 | 0.691 |   8.643 |   98.402 | 
     | MINC0/SHA2/M0/FE_OFC10127_n_rst              | A v -> Y v | BUFX4   | 0.753 | 0.864 |   9.507 |   99.266 | 
     | MINC0/SHA2/M0/FE_OFCC10926_FE_OFN10127_n_rst | A v -> Y v | CLKBUF1 | 0.512 | 0.735 |  10.242 |  100.000 | 
     | MINC0/SHA2/M0/FE_OFC9341_n_rst               | A v -> Y ^ | INVX8   | 0.831 | 0.647 |  10.888 |  100.647 | 
     | MINC0/SHA2/M0/FE_OFC9354_n_rst               | A ^ -> Y v | INVX2   | 0.515 | 0.651 |  11.539 |  101.298 | 
     | MINC0/SHA2/M0/FE_OFC9364_n_rst               | A v -> Y ^ | INVX8   | 0.880 | 0.553 |  12.092 |  101.850 | 
     | MINC0/SHA2/M0/FE_OFC9370_n_rst               | A ^ -> Y ^ | BUFX4   | 0.558 | 0.796 |  12.888 |  102.646 | 
     | MINC0/SHA2/M0/\w_reg[45][25]                 | R ^        | DFFSR   | 0.558 | 0.014 |  12.902 |  102.660 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                              |            |       |       |       |  Time   |   Time   | 
     |------------------------------+------------+-------+-------+-------+---------+----------| 
     |                              | clk ^      |       | 0.079 |       |   0.033 |  -89.726 | 
     | clk__L1_I0                   | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |  -89.602 | 
     | clk__L2_I0                   | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.397 |  -89.361 | 
     | clk__L3_I0                   | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.807 |  -88.951 | 
     | clk__L4_I1                   | A v -> Y ^ | INVX8 | 0.429 | 0.400 |   1.207 |  -88.551 | 
     | clk__L5_I3                   | A ^ -> Y v | INVX8 | 0.331 | 0.345 |   1.552 |  -88.206 | 
     | clk__L6_I13                  | A v -> Y ^ | INVX8 | 0.321 | 0.300 |   1.853 |  -87.906 | 
     | clk__L7_I36                  | A ^ -> Y v | INVX8 | 0.350 | 0.357 |   2.210 |  -87.549 | 
     | clk__L8_I142                 | A v -> Y ^ | INVX8 | 0.310 | 0.298 |   2.508 |  -87.250 | 
     | MINC0/SHA2/M0/\w_reg[45][25] | CLK ^      | DFFSR | 0.314 | 0.006 |   2.514 |  -87.244 | 
     +----------------------------------------------------------------------------------------+ 
Path 3: MET Recovery Check with Pin MINC0/SHA2/M0/\w_reg[45][26] /CLK 
Endpoint:   MINC0/SHA2/M0/\w_reg[45][26] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                           (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.514
- Recovery                     -0.146
+ Phase Shift                 100.000
= Required Time               102.660
- Arrival Time                 12.901
= Slack Time                   89.759
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            1.025
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                              | n_rst ^    |         | 0.070 |       |   1.025 |   90.784 | 
     | FE_PHC11319_n_rst                            | A ^ -> Y ^ | BUFX2   | 0.069 | 0.171 |   1.196 |   90.955 | 
     | FE_PHC11777_n_rst                            | A ^ -> Y ^ | BUFX2   | 0.072 | 0.170 |   1.366 |   91.125 | 
     | FE_PHC10930_n_rst                            | A ^ -> Y ^ | BUFX2   | 0.476 | 0.456 |   1.822 |   91.581 | 
     | FE_OFC9155_n_rst                             | A ^ -> Y v | INVX8   | 0.881 | 0.583 |   2.405 |   92.164 | 
     | FE_OFC9156_n_rst                             | A v -> Y ^ | INVX8   | 0.979 | 0.927 |   3.332 |   93.091 | 
     | MINC0/FE_OFC9176_n_rst                       | A ^ -> Y v | INVX8   | 0.835 | 0.740 |   4.072 |   93.831 | 
     | MINC0/FE_OFC9212_n_rst                       | A v -> Y ^ | INVX8   | 0.898 | 1.025 |   5.097 |   94.856 | 
     | MINC0/FE_OFC9380_n_rst                       | A ^ -> Y ^ | BUFX2   | 0.213 | 0.412 |   5.509 |   95.268 | 
     | MINC0/FE_OFC9250_n_rst                       | A ^ -> Y v | INVX8   | 0.755 | 0.517 |   6.026 |   95.785 | 
     | MINC0/FE_OFC10128_n_rst                      | A v -> Y v | BUFX4   | 0.964 | 0.997 |   7.023 |   96.782 | 
     | MINC0/FE_OFC9289_n_rst                       | A v -> Y ^ | INVX8   | 0.889 | 0.930 |   7.953 |   97.712 | 
     | MINC0/FE_OFC9317_n_rst                       | A ^ -> Y v | INVX8   | 0.863 | 0.691 |   8.643 |   98.402 | 
     | MINC0/SHA2/M0/FE_OFC10127_n_rst              | A v -> Y v | BUFX4   | 0.753 | 0.864 |   9.507 |   99.266 | 
     | MINC0/SHA2/M0/FE_OFCC10926_FE_OFN10127_n_rst | A v -> Y v | CLKBUF1 | 0.512 | 0.735 |  10.242 |  100.001 | 
     | MINC0/SHA2/M0/FE_OFC9341_n_rst               | A v -> Y ^ | INVX8   | 0.831 | 0.647 |  10.888 |  100.647 | 
     | MINC0/SHA2/M0/FE_OFC9354_n_rst               | A ^ -> Y v | INVX2   | 0.515 | 0.651 |  11.539 |  101.298 | 
     | MINC0/SHA2/M0/FE_OFC9364_n_rst               | A v -> Y ^ | INVX8   | 0.880 | 0.553 |  12.092 |  101.851 | 
     | MINC0/SHA2/M0/FE_OFC9370_n_rst               | A ^ -> Y ^ | BUFX4   | 0.558 | 0.796 |  12.888 |  102.647 | 
     | MINC0/SHA2/M0/\w_reg[45][26]                 | R ^        | DFFSR   | 0.558 | 0.013 |  12.901 |  102.660 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                              |            |       |       |       |  Time   |   Time   | 
     |------------------------------+------------+-------+-------+-------+---------+----------| 
     |                              | clk ^      |       | 0.079 |       |   0.033 |  -89.726 | 
     | clk__L1_I0                   | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |  -89.602 | 
     | clk__L2_I0                   | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.398 |  -89.361 | 
     | clk__L3_I0                   | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.808 |  -88.951 | 
     | clk__L4_I1                   | A v -> Y ^ | INVX8 | 0.429 | 0.400 |   1.207 |  -88.552 | 
     | clk__L5_I3                   | A ^ -> Y v | INVX8 | 0.331 | 0.345 |   1.552 |  -88.207 | 
     | clk__L6_I13                  | A v -> Y ^ | INVX8 | 0.321 | 0.300 |   1.853 |  -87.906 | 
     | clk__L7_I36                  | A ^ -> Y v | INVX8 | 0.350 | 0.357 |   2.210 |  -87.549 | 
     | clk__L8_I142                 | A v -> Y ^ | INVX8 | 0.310 | 0.298 |   2.508 |  -87.251 | 
     | MINC0/SHA2/M0/\w_reg[45][26] | CLK ^      | DFFSR | 0.314 | 0.006 |   2.514 |  -87.245 | 
     +----------------------------------------------------------------------------------------+ 
Path 4: MET Recovery Check with Pin MINC0/SHA2/M0/\w_reg[45][24] /CLK 
Endpoint:   MINC0/SHA2/M0/\w_reg[45][24] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                           (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.517
- Recovery                     -0.146
+ Phase Shift                 100.000
= Required Time               102.663
- Arrival Time                 12.903
= Slack Time                   89.760
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            1.025
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                              | n_rst ^    |         | 0.070 |       |   1.025 |   90.785 | 
     | FE_PHC11319_n_rst                            | A ^ -> Y ^ | BUFX2   | 0.069 | 0.171 |   1.196 |   90.956 | 
     | FE_PHC11777_n_rst                            | A ^ -> Y ^ | BUFX2   | 0.072 | 0.170 |   1.366 |   91.126 | 
     | FE_PHC10930_n_rst                            | A ^ -> Y ^ | BUFX2   | 0.476 | 0.456 |   1.822 |   91.582 | 
     | FE_OFC9155_n_rst                             | A ^ -> Y v | INVX8   | 0.881 | 0.583 |   2.405 |   92.165 | 
     | FE_OFC9156_n_rst                             | A v -> Y ^ | INVX8   | 0.979 | 0.927 |   3.332 |   93.092 | 
     | MINC0/FE_OFC9176_n_rst                       | A ^ -> Y v | INVX8   | 0.835 | 0.740 |   4.072 |   93.832 | 
     | MINC0/FE_OFC9212_n_rst                       | A v -> Y ^ | INVX8   | 0.898 | 1.025 |   5.097 |   94.858 | 
     | MINC0/FE_OFC9380_n_rst                       | A ^ -> Y ^ | BUFX2   | 0.213 | 0.412 |   5.509 |   95.269 | 
     | MINC0/FE_OFC9250_n_rst                       | A ^ -> Y v | INVX8   | 0.755 | 0.517 |   6.026 |   95.787 | 
     | MINC0/FE_OFC10128_n_rst                      | A v -> Y v | BUFX4   | 0.964 | 0.997 |   7.023 |   96.783 | 
     | MINC0/FE_OFC9289_n_rst                       | A v -> Y ^ | INVX8   | 0.889 | 0.930 |   7.953 |   97.713 | 
     | MINC0/FE_OFC9317_n_rst                       | A ^ -> Y v | INVX8   | 0.863 | 0.691 |   8.643 |   98.403 | 
     | MINC0/SHA2/M0/FE_OFC10127_n_rst              | A v -> Y v | BUFX4   | 0.753 | 0.864 |   9.507 |   99.267 | 
     | MINC0/SHA2/M0/FE_OFCC10926_FE_OFN10127_n_rst | A v -> Y v | CLKBUF1 | 0.512 | 0.735 |  10.242 |  100.002 | 
     | MINC0/SHA2/M0/FE_OFC9341_n_rst               | A v -> Y ^ | INVX8   | 0.831 | 0.647 |  10.888 |  100.649 | 
     | MINC0/SHA2/M0/FE_OFC9354_n_rst               | A ^ -> Y v | INVX2   | 0.515 | 0.651 |  11.539 |  101.299 | 
     | MINC0/SHA2/M0/FE_OFC9364_n_rst               | A v -> Y ^ | INVX8   | 0.880 | 0.553 |  12.092 |  101.852 | 
     | MINC0/SHA2/M0/FE_OFC9370_n_rst               | A ^ -> Y ^ | BUFX4   | 0.558 | 0.796 |  12.888 |  102.648 | 
     | MINC0/SHA2/M0/\w_reg[45][24]                 | R ^        | DFFSR   | 0.558 | 0.015 |  12.903 |  102.663 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                              |            |       |       |       |  Time   |   Time   | 
     |------------------------------+------------+-------+-------+-------+---------+----------| 
     |                              | clk ^      |       | 0.079 |       |   0.033 |  -89.727 | 
     | clk__L1_I0                   | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |  -89.603 | 
     | clk__L2_I0                   | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.398 |  -89.363 | 
     | clk__L3_I0                   | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.808 |  -88.953 | 
     | clk__L4_I1                   | A v -> Y ^ | INVX8 | 0.429 | 0.400 |   1.207 |  -88.553 | 
     | clk__L5_I3                   | A ^ -> Y v | INVX8 | 0.331 | 0.345 |   1.552 |  -88.208 | 
     | clk__L6_I13                  | A v -> Y ^ | INVX8 | 0.321 | 0.300 |   1.853 |  -87.908 | 
     | clk__L7_I36                  | A ^ -> Y v | INVX8 | 0.350 | 0.357 |   2.210 |  -87.550 | 
     | clk__L8_I142                 | A v -> Y ^ | INVX8 | 0.310 | 0.298 |   2.508 |  -87.252 | 
     | MINC0/SHA2/M0/\w_reg[45][24] | CLK ^      | DFFSR | 0.315 | 0.009 |   2.517 |  -87.243 | 
     +----------------------------------------------------------------------------------------+ 
Path 5: MET Recovery Check with Pin MINC0/SHA2/M0/\w_reg[45][23] /CLK 
Endpoint:   MINC0/SHA2/M0/\w_reg[45][23] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                           (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.517
- Recovery                     -0.146
+ Phase Shift                 100.000
= Required Time               102.663
- Arrival Time                 12.901
= Slack Time                   89.762
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            1.025
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                              | n_rst ^    |         | 0.070 |       |   1.025 |   90.787 | 
     | FE_PHC11319_n_rst                            | A ^ -> Y ^ | BUFX2   | 0.069 | 0.171 |   1.196 |   90.958 | 
     | FE_PHC11777_n_rst                            | A ^ -> Y ^ | BUFX2   | 0.072 | 0.170 |   1.366 |   91.128 | 
     | FE_PHC10930_n_rst                            | A ^ -> Y ^ | BUFX2   | 0.476 | 0.456 |   1.822 |   91.584 | 
     | FE_OFC9155_n_rst                             | A ^ -> Y v | INVX8   | 0.881 | 0.583 |   2.405 |   92.166 | 
     | FE_OFC9156_n_rst                             | A v -> Y ^ | INVX8   | 0.979 | 0.927 |   3.332 |   93.093 | 
     | MINC0/FE_OFC9176_n_rst                       | A ^ -> Y v | INVX8   | 0.835 | 0.740 |   4.072 |   93.834 | 
     | MINC0/FE_OFC9212_n_rst                       | A v -> Y ^ | INVX8   | 0.898 | 1.025 |   5.097 |   94.859 | 
     | MINC0/FE_OFC9380_n_rst                       | A ^ -> Y ^ | BUFX2   | 0.213 | 0.412 |   5.509 |   95.271 | 
     | MINC0/FE_OFC9250_n_rst                       | A ^ -> Y v | INVX8   | 0.755 | 0.517 |   6.026 |   95.788 | 
     | MINC0/FE_OFC10128_n_rst                      | A v -> Y v | BUFX4   | 0.964 | 0.997 |   7.023 |   96.785 | 
     | MINC0/FE_OFC9289_n_rst                       | A v -> Y ^ | INVX8   | 0.889 | 0.930 |   7.953 |   97.714 | 
     | MINC0/FE_OFC9317_n_rst                       | A ^ -> Y v | INVX8   | 0.863 | 0.691 |   8.643 |   98.405 | 
     | MINC0/SHA2/M0/FE_OFC10127_n_rst              | A v -> Y v | BUFX4   | 0.753 | 0.864 |   9.507 |   99.269 | 
     | MINC0/SHA2/M0/FE_OFCC10926_FE_OFN10127_n_rst | A v -> Y v | CLKBUF1 | 0.512 | 0.735 |  10.242 |  100.003 | 
     | MINC0/SHA2/M0/FE_OFC9341_n_rst               | A v -> Y ^ | INVX8   | 0.831 | 0.647 |  10.888 |  100.650 | 
     | MINC0/SHA2/M0/FE_OFC9354_n_rst               | A ^ -> Y v | INVX2   | 0.515 | 0.651 |  11.539 |  101.301 | 
     | MINC0/SHA2/M0/FE_OFC9364_n_rst               | A v -> Y ^ | INVX8   | 0.880 | 0.553 |  12.092 |  101.854 | 
     | MINC0/SHA2/M0/FE_OFC9370_n_rst               | A ^ -> Y ^ | BUFX4   | 0.558 | 0.796 |  12.888 |  102.649 | 
     | MINC0/SHA2/M0/\w_reg[45][23]                 | R ^        | DFFSR   | 0.558 | 0.014 |  12.901 |  102.663 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                              |            |       |       |       |  Time   |   Time   | 
     |------------------------------+------------+-------+-------+-------+---------+----------| 
     |                              | clk ^      |       | 0.079 |       |   0.033 |  -89.729 | 
     | clk__L1_I0                   | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |  -89.605 | 
     | clk__L2_I0                   | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.397 |  -89.364 | 
     | clk__L3_I0                   | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.807 |  -88.954 | 
     | clk__L4_I1                   | A v -> Y ^ | INVX8 | 0.429 | 0.400 |   1.207 |  -88.555 | 
     | clk__L5_I3                   | A ^ -> Y v | INVX8 | 0.331 | 0.345 |   1.552 |  -88.209 | 
     | clk__L6_I13                  | A v -> Y ^ | INVX8 | 0.321 | 0.300 |   1.853 |  -87.909 | 
     | clk__L7_I36                  | A ^ -> Y v | INVX8 | 0.350 | 0.357 |   2.210 |  -87.552 | 
     | clk__L8_I142                 | A v -> Y ^ | INVX8 | 0.310 | 0.298 |   2.508 |  -87.254 | 
     | MINC0/SHA2/M0/\w_reg[45][23] | CLK ^      | DFFSR | 0.315 | 0.009 |   2.517 |  -87.245 | 
     +----------------------------------------------------------------------------------------+ 
Path 6: MET Recovery Check with Pin MINC0/SHA2/M0/\w_reg[45][20] /CLK 
Endpoint:   MINC0/SHA2/M0/\w_reg[45][20] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                           (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.517
- Recovery                     -0.146
+ Phase Shift                 100.000
= Required Time               102.663
- Arrival Time                 12.901
= Slack Time                   89.763
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            1.025
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                              | n_rst ^    |         | 0.070 |       |   1.025 |   90.788 | 
     | FE_PHC11319_n_rst                            | A ^ -> Y ^ | BUFX2   | 0.069 | 0.171 |   1.196 |   90.959 | 
     | FE_PHC11777_n_rst                            | A ^ -> Y ^ | BUFX2   | 0.072 | 0.170 |   1.366 |   91.129 | 
     | FE_PHC10930_n_rst                            | A ^ -> Y ^ | BUFX2   | 0.476 | 0.456 |   1.822 |   91.585 | 
     | FE_OFC9155_n_rst                             | A ^ -> Y v | INVX8   | 0.881 | 0.583 |   2.405 |   92.168 | 
     | FE_OFC9156_n_rst                             | A v -> Y ^ | INVX8   | 0.979 | 0.927 |   3.332 |   93.095 | 
     | MINC0/FE_OFC9176_n_rst                       | A ^ -> Y v | INVX8   | 0.835 | 0.740 |   4.072 |   93.835 | 
     | MINC0/FE_OFC9212_n_rst                       | A v -> Y ^ | INVX8   | 0.898 | 1.025 |   5.097 |   94.860 | 
     | MINC0/FE_OFC9380_n_rst                       | A ^ -> Y ^ | BUFX2   | 0.213 | 0.412 |   5.509 |   95.272 | 
     | MINC0/FE_OFC9250_n_rst                       | A ^ -> Y v | INVX8   | 0.755 | 0.517 |   6.026 |   95.789 | 
     | MINC0/FE_OFC10128_n_rst                      | A v -> Y v | BUFX4   | 0.964 | 0.997 |   7.023 |   96.786 | 
     | MINC0/FE_OFC9289_n_rst                       | A v -> Y ^ | INVX8   | 0.889 | 0.930 |   7.953 |   97.716 | 
     | MINC0/FE_OFC9317_n_rst                       | A ^ -> Y v | INVX8   | 0.863 | 0.691 |   8.643 |   98.406 | 
     | MINC0/SHA2/M0/FE_OFC10127_n_rst              | A v -> Y v | BUFX4   | 0.753 | 0.864 |   9.507 |   99.270 | 
     | MINC0/SHA2/M0/FE_OFCC10926_FE_OFN10127_n_rst | A v -> Y v | CLKBUF1 | 0.512 | 0.735 |  10.242 |  100.005 | 
     | MINC0/SHA2/M0/FE_OFC9341_n_rst               | A v -> Y ^ | INVX8   | 0.831 | 0.647 |  10.888 |  100.651 | 
     | MINC0/SHA2/M0/FE_OFC9354_n_rst               | A ^ -> Y v | INVX2   | 0.515 | 0.651 |  11.539 |  101.302 | 
     | MINC0/SHA2/M0/FE_OFC9364_n_rst               | A v -> Y ^ | INVX8   | 0.880 | 0.553 |  12.092 |  101.855 | 
     | MINC0/SHA2/M0/FE_OFC9370_n_rst               | A ^ -> Y ^ | BUFX4   | 0.558 | 0.796 |  12.888 |  102.650 | 
     | MINC0/SHA2/M0/\w_reg[45][20]                 | R ^        | DFFSR   | 0.558 | 0.013 |  12.901 |  102.663 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                              |            |       |       |       |  Time   |   Time   | 
     |------------------------------+------------+-------+-------+-------+---------+----------| 
     |                              | clk ^      |       | 0.079 |       |   0.033 |  -89.730 | 
     | clk__L1_I0                   | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |  -89.606 | 
     | clk__L2_I0                   | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.398 |  -89.365 | 
     | clk__L3_I0                   | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.808 |  -88.955 | 
     | clk__L4_I1                   | A v -> Y ^ | INVX8 | 0.429 | 0.400 |   1.207 |  -88.556 | 
     | clk__L5_I3                   | A ^ -> Y v | INVX8 | 0.331 | 0.345 |   1.552 |  -88.211 | 
     | clk__L6_I13                  | A v -> Y ^ | INVX8 | 0.321 | 0.300 |   1.853 |  -87.910 | 
     | clk__L7_I36                  | A ^ -> Y v | INVX8 | 0.350 | 0.357 |   2.210 |  -87.553 | 
     | clk__L8_I142                 | A v -> Y ^ | INVX8 | 0.310 | 0.298 |   2.508 |  -87.255 | 
     | MINC0/SHA2/M0/\w_reg[45][20] | CLK ^      | DFFSR | 0.315 | 0.009 |   2.517 |  -87.245 | 
     +----------------------------------------------------------------------------------------+ 
Path 7: MET Recovery Check with Pin MINC0/SHA2/M0/\w_reg[45][22] /CLK 
Endpoint:   MINC0/SHA2/M0/\w_reg[45][22] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                           (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.520
- Recovery                     -0.146
+ Phase Shift                 100.000
= Required Time               102.666
- Arrival Time                 12.903
= Slack Time                   89.763
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            1.025
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                              | n_rst ^    |         | 0.070 |       |   1.025 |   90.788 | 
     | FE_PHC11319_n_rst                            | A ^ -> Y ^ | BUFX2   | 0.069 | 0.171 |   1.196 |   90.959 | 
     | FE_PHC11777_n_rst                            | A ^ -> Y ^ | BUFX2   | 0.072 | 0.170 |   1.366 |   91.129 | 
     | FE_PHC10930_n_rst                            | A ^ -> Y ^ | BUFX2   | 0.476 | 0.456 |   1.822 |   91.585 | 
     | FE_OFC9155_n_rst                             | A ^ -> Y v | INVX8   | 0.881 | 0.583 |   2.405 |   92.168 | 
     | FE_OFC9156_n_rst                             | A v -> Y ^ | INVX8   | 0.979 | 0.927 |   3.332 |   93.095 | 
     | MINC0/FE_OFC9176_n_rst                       | A ^ -> Y v | INVX8   | 0.835 | 0.740 |   4.072 |   93.835 | 
     | MINC0/FE_OFC9212_n_rst                       | A v -> Y ^ | INVX8   | 0.898 | 1.025 |   5.097 |   94.860 | 
     | MINC0/FE_OFC9380_n_rst                       | A ^ -> Y ^ | BUFX2   | 0.213 | 0.412 |   5.509 |   95.272 | 
     | MINC0/FE_OFC9250_n_rst                       | A ^ -> Y v | INVX8   | 0.755 | 0.517 |   6.027 |   95.790 | 
     | MINC0/FE_OFC10128_n_rst                      | A v -> Y v | BUFX4   | 0.964 | 0.997 |   7.023 |   96.786 | 
     | MINC0/FE_OFC9289_n_rst                       | A v -> Y ^ | INVX8   | 0.889 | 0.930 |   7.953 |   97.716 | 
     | MINC0/FE_OFC9317_n_rst                       | A ^ -> Y v | INVX8   | 0.863 | 0.691 |   8.643 |   98.406 | 
     | MINC0/SHA2/M0/FE_OFC10127_n_rst              | A v -> Y v | BUFX4   | 0.753 | 0.864 |   9.507 |   99.270 | 
     | MINC0/SHA2/M0/FE_OFCC10926_FE_OFN10127_n_rst | A v -> Y v | CLKBUF1 | 0.512 | 0.735 |  10.242 |  100.005 | 
     | MINC0/SHA2/M0/FE_OFC9341_n_rst               | A v -> Y ^ | INVX8   | 0.831 | 0.647 |  10.888 |  100.651 | 
     | MINC0/SHA2/M0/FE_OFC9354_n_rst               | A ^ -> Y v | INVX2   | 0.515 | 0.651 |  11.539 |  101.302 | 
     | MINC0/SHA2/M0/FE_OFC9364_n_rst               | A v -> Y ^ | INVX8   | 0.880 | 0.553 |  12.092 |  101.855 | 
     | MINC0/SHA2/M0/FE_OFC9370_n_rst               | A ^ -> Y ^ | BUFX4   | 0.558 | 0.796 |  12.888 |  102.651 | 
     | MINC0/SHA2/M0/\w_reg[45][22]                 | R ^        | DFFSR   | 0.558 | 0.015 |  12.903 |  102.666 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                              |            |       |       |       |  Time   |   Time   | 
     |------------------------------+------------+-------+-------+-------+---------+----------| 
     |                              | clk ^      |       | 0.079 |       |   0.033 |  -89.730 | 
     | clk__L1_I0                   | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |  -89.606 | 
     | clk__L2_I0                   | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.398 |  -89.365 | 
     | clk__L3_I0                   | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.808 |  -88.955 | 
     | clk__L4_I1                   | A v -> Y ^ | INVX8 | 0.429 | 0.400 |   1.207 |  -88.556 | 
     | clk__L5_I3                   | A ^ -> Y v | INVX8 | 0.331 | 0.345 |   1.552 |  -88.211 | 
     | clk__L6_I13                  | A v -> Y ^ | INVX8 | 0.321 | 0.300 |   1.853 |  -87.910 | 
     | clk__L7_I36                  | A ^ -> Y v | INVX8 | 0.350 | 0.357 |   2.210 |  -87.553 | 
     | clk__L8_I142                 | A v -> Y ^ | INVX8 | 0.310 | 0.298 |   2.508 |  -87.255 | 
     | MINC0/SHA2/M0/\w_reg[45][22] | CLK ^      | DFFSR | 0.316 | 0.012 |   2.520 |  -87.243 | 
     +----------------------------------------------------------------------------------------+ 
Path 8: MET Recovery Check with Pin MINC0/SHA2/M0/\w_reg[45][14] /CLK 
Endpoint:   MINC0/SHA2/M0/\w_reg[45][14] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                           (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.519
- Recovery                     -0.146
+ Phase Shift                 100.000
= Required Time               102.665
- Arrival Time                 12.901
= Slack Time                   89.765
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            1.025
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                              | n_rst ^    |         | 0.070 |       |   1.025 |   90.790 | 
     | FE_PHC11319_n_rst                            | A ^ -> Y ^ | BUFX2   | 0.069 | 0.171 |   1.196 |   90.961 | 
     | FE_PHC11777_n_rst                            | A ^ -> Y ^ | BUFX2   | 0.072 | 0.170 |   1.366 |   91.131 | 
     | FE_PHC10930_n_rst                            | A ^ -> Y ^ | BUFX2   | 0.476 | 0.456 |   1.822 |   91.586 | 
     | FE_OFC9155_n_rst                             | A ^ -> Y v | INVX8   | 0.881 | 0.583 |   2.405 |   92.169 | 
     | FE_OFC9156_n_rst                             | A v -> Y ^ | INVX8   | 0.979 | 0.927 |   3.332 |   93.096 | 
     | MINC0/FE_OFC9176_n_rst                       | A ^ -> Y v | INVX8   | 0.835 | 0.740 |   4.072 |   93.837 | 
     | MINC0/FE_OFC9212_n_rst                       | A v -> Y ^ | INVX8   | 0.898 | 1.025 |   5.097 |   94.862 | 
     | MINC0/FE_OFC9380_n_rst                       | A ^ -> Y ^ | BUFX2   | 0.213 | 0.412 |   5.509 |   95.274 | 
     | MINC0/FE_OFC9250_n_rst                       | A ^ -> Y v | INVX8   | 0.755 | 0.517 |   6.027 |   95.791 | 
     | MINC0/FE_OFC10128_n_rst                      | A v -> Y v | BUFX4   | 0.964 | 0.997 |   7.023 |   96.788 | 
     | MINC0/FE_OFC9289_n_rst                       | A v -> Y ^ | INVX8   | 0.889 | 0.930 |   7.953 |   97.717 | 
     | MINC0/FE_OFC9317_n_rst                       | A ^ -> Y v | INVX8   | 0.863 | 0.691 |   8.643 |   98.408 | 
     | MINC0/SHA2/M0/FE_OFC10127_n_rst              | A v -> Y v | BUFX4   | 0.753 | 0.864 |   9.507 |   99.272 | 
     | MINC0/SHA2/M0/FE_OFCC10926_FE_OFN10127_n_rst | A v -> Y v | CLKBUF1 | 0.512 | 0.735 |  10.242 |  100.006 | 
     | MINC0/SHA2/M0/FE_OFC9341_n_rst               | A v -> Y ^ | INVX8   | 0.831 | 0.647 |  10.888 |  100.653 | 
     | MINC0/SHA2/M0/FE_OFC9354_n_rst               | A ^ -> Y v | INVX2   | 0.515 | 0.651 |  11.539 |  101.304 | 
     | MINC0/SHA2/M0/FE_OFC9364_n_rst               | A v -> Y ^ | INVX8   | 0.880 | 0.553 |  12.092 |  101.857 | 
     | MINC0/SHA2/M0/FE_OFC9370_n_rst               | A ^ -> Y ^ | BUFX4   | 0.558 | 0.796 |  12.888 |  102.652 | 
     | MINC0/SHA2/M0/\w_reg[45][14]                 | R ^        | DFFSR   | 0.558 | 0.013 |  12.901 |  102.665 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                              |            |       |       |       |  Time   |   Time   | 
     |------------------------------+------------+-------+-------+-------+---------+----------| 
     |                              | clk ^      |       | 0.079 |       |   0.033 |  -89.732 | 
     | clk__L1_I0                   | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |  -89.608 | 
     | clk__L2_I0                   | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.398 |  -89.367 | 
     | clk__L3_I0                   | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.808 |  -88.957 | 
     | clk__L4_I1                   | A v -> Y ^ | INVX8 | 0.429 | 0.400 |   1.207 |  -88.557 | 
     | clk__L5_I3                   | A ^ -> Y v | INVX8 | 0.331 | 0.345 |   1.552 |  -88.212 | 
     | clk__L6_I13                  | A v -> Y ^ | INVX8 | 0.321 | 0.300 |   1.853 |  -87.912 | 
     | clk__L7_I36                  | A ^ -> Y v | INVX8 | 0.350 | 0.357 |   2.210 |  -87.555 | 
     | clk__L8_I142                 | A v -> Y ^ | INVX8 | 0.310 | 0.298 |   2.508 |  -87.257 | 
     | MINC0/SHA2/M0/\w_reg[45][14] | CLK ^      | DFFSR | 0.316 | 0.011 |   2.519 |  -87.245 | 
     +----------------------------------------------------------------------------------------+ 
Path 9: MET Recovery Check with Pin MINC0/SHA2/M0/\w_reg[45][18] /CLK 
Endpoint:   MINC0/SHA2/M0/\w_reg[45][18] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                           (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.521
- Recovery                     -0.146
+ Phase Shift                 100.000
= Required Time               102.667
- Arrival Time                 12.902
= Slack Time                   89.765
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            1.025
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                              | n_rst ^    |         | 0.070 |       |   1.025 |   90.790 | 
     | FE_PHC11319_n_rst                            | A ^ -> Y ^ | BUFX2   | 0.069 | 0.171 |   1.196 |   90.961 | 
     | FE_PHC11777_n_rst                            | A ^ -> Y ^ | BUFX2   | 0.072 | 0.170 |   1.366 |   91.131 | 
     | FE_PHC10930_n_rst                            | A ^ -> Y ^ | BUFX2   | 0.476 | 0.456 |   1.822 |   91.587 | 
     | FE_OFC9155_n_rst                             | A ^ -> Y v | INVX8   | 0.881 | 0.583 |   2.405 |   92.169 | 
     | FE_OFC9156_n_rst                             | A v -> Y ^ | INVX8   | 0.979 | 0.927 |   3.332 |   93.096 | 
     | MINC0/FE_OFC9176_n_rst                       | A ^ -> Y v | INVX8   | 0.835 | 0.740 |   4.072 |   93.837 | 
     | MINC0/FE_OFC9212_n_rst                       | A v -> Y ^ | INVX8   | 0.898 | 1.025 |   5.097 |   94.862 | 
     | MINC0/FE_OFC9380_n_rst                       | A ^ -> Y ^ | BUFX2   | 0.213 | 0.412 |   5.509 |   95.274 | 
     | MINC0/FE_OFC9250_n_rst                       | A ^ -> Y v | INVX8   | 0.755 | 0.517 |   6.026 |   95.791 | 
     | MINC0/FE_OFC10128_n_rst                      | A v -> Y v | BUFX4   | 0.964 | 0.997 |   7.023 |   96.788 | 
     | MINC0/FE_OFC9289_n_rst                       | A v -> Y ^ | INVX8   | 0.889 | 0.930 |   7.953 |   97.717 | 
     | MINC0/FE_OFC9317_n_rst                       | A ^ -> Y v | INVX8   | 0.863 | 0.691 |   8.643 |   98.408 | 
     | MINC0/SHA2/M0/FE_OFC10127_n_rst              | A v -> Y v | BUFX4   | 0.753 | 0.864 |   9.507 |   99.272 | 
     | MINC0/SHA2/M0/FE_OFCC10926_FE_OFN10127_n_rst | A v -> Y v | CLKBUF1 | 0.512 | 0.735 |  10.242 |  100.006 | 
     | MINC0/SHA2/M0/FE_OFC9341_n_rst               | A v -> Y ^ | INVX8   | 0.831 | 0.647 |  10.888 |  100.653 | 
     | MINC0/SHA2/M0/FE_OFC9354_n_rst               | A ^ -> Y v | INVX2   | 0.515 | 0.651 |  11.539 |  101.304 | 
     | MINC0/SHA2/M0/FE_OFC9364_n_rst               | A v -> Y ^ | INVX8   | 0.880 | 0.553 |  12.092 |  101.857 | 
     | MINC0/SHA2/M0/FE_OFC9370_n_rst               | A ^ -> Y ^ | BUFX4   | 0.558 | 0.796 |  12.888 |  102.652 | 
     | MINC0/SHA2/M0/\w_reg[45][18]                 | R ^        | DFFSR   | 0.558 | 0.015 |  12.902 |  102.667 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                              |            |       |       |       |  Time   |   Time   | 
     |------------------------------+------------+-------+-------+-------+---------+----------| 
     |                              | clk ^      |       | 0.079 |       |   0.033 |  -89.732 | 
     | clk__L1_I0                   | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |  -89.608 | 
     | clk__L2_I0                   | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.398 |  -89.367 | 
     | clk__L3_I0                   | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.808 |  -88.957 | 
     | clk__L4_I1                   | A v -> Y ^ | INVX8 | 0.429 | 0.400 |   1.207 |  -88.558 | 
     | clk__L5_I3                   | A ^ -> Y v | INVX8 | 0.331 | 0.345 |   1.552 |  -88.212 | 
     | clk__L6_I13                  | A v -> Y ^ | INVX8 | 0.321 | 0.300 |   1.853 |  -87.912 | 
     | clk__L7_I36                  | A ^ -> Y v | INVX8 | 0.350 | 0.357 |   2.210 |  -87.555 | 
     | clk__L8_I142                 | A v -> Y ^ | INVX8 | 0.310 | 0.298 |   2.508 |  -87.257 | 
     | MINC0/SHA2/M0/\w_reg[45][18] | CLK ^      | DFFSR | 0.316 | 0.013 |   2.521 |  -87.244 | 
     +----------------------------------------------------------------------------------------+ 
Path 10: MET Recovery Check with Pin MINC0/SHA2/M0/\w_reg[45][21] /CLK 
Endpoint:   MINC0/SHA2/M0/\w_reg[45][21] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                           (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.519
- Recovery                     -0.146
+ Phase Shift                 100.000
= Required Time               102.665
- Arrival Time                 12.900
= Slack Time                   89.765
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            1.025
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                              | n_rst ^    |         | 0.070 |       |   1.025 |   90.790 | 
     | FE_PHC11319_n_rst                            | A ^ -> Y ^ | BUFX2   | 0.069 | 0.171 |   1.196 |   90.961 | 
     | FE_PHC11777_n_rst                            | A ^ -> Y ^ | BUFX2   | 0.072 | 0.170 |   1.366 |   91.131 | 
     | FE_PHC10930_n_rst                            | A ^ -> Y ^ | BUFX2   | 0.476 | 0.456 |   1.822 |   91.587 | 
     | FE_OFC9155_n_rst                             | A ^ -> Y v | INVX8   | 0.881 | 0.583 |   2.405 |   92.170 | 
     | FE_OFC9156_n_rst                             | A v -> Y ^ | INVX8   | 0.979 | 0.927 |   3.332 |   93.097 | 
     | MINC0/FE_OFC9176_n_rst                       | A ^ -> Y v | INVX8   | 0.835 | 0.740 |   4.072 |   93.837 | 
     | MINC0/FE_OFC9212_n_rst                       | A v -> Y ^ | INVX8   | 0.898 | 1.025 |   5.097 |   94.862 | 
     | MINC0/FE_OFC9380_n_rst                       | A ^ -> Y ^ | BUFX2   | 0.213 | 0.412 |   5.509 |   95.274 | 
     | MINC0/FE_OFC9250_n_rst                       | A ^ -> Y v | INVX8   | 0.755 | 0.517 |   6.026 |   95.791 | 
     | MINC0/FE_OFC10128_n_rst                      | A v -> Y v | BUFX4   | 0.964 | 0.997 |   7.023 |   96.788 | 
     | MINC0/FE_OFC9289_n_rst                       | A v -> Y ^ | INVX8   | 0.889 | 0.930 |   7.953 |   97.718 | 
     | MINC0/FE_OFC9317_n_rst                       | A ^ -> Y v | INVX8   | 0.863 | 0.691 |   8.643 |   98.408 | 
     | MINC0/SHA2/M0/FE_OFC10127_n_rst              | A v -> Y v | BUFX4   | 0.753 | 0.864 |   9.507 |   99.272 | 
     | MINC0/SHA2/M0/FE_OFCC10926_FE_OFN10127_n_rst | A v -> Y v | CLKBUF1 | 0.512 | 0.735 |  10.242 |  100.007 | 
     | MINC0/SHA2/M0/FE_OFC9341_n_rst               | A v -> Y ^ | INVX8   | 0.831 | 0.647 |  10.888 |  100.653 | 
     | MINC0/SHA2/M0/FE_OFC9354_n_rst               | A ^ -> Y v | INVX2   | 0.515 | 0.651 |  11.539 |  101.304 | 
     | MINC0/SHA2/M0/FE_OFC9364_n_rst               | A v -> Y ^ | INVX8   | 0.880 | 0.553 |  12.092 |  101.857 | 
     | MINC0/SHA2/M0/FE_OFC9370_n_rst               | A ^ -> Y ^ | BUFX4   | 0.558 | 0.796 |  12.888 |  102.653 | 
     | MINC0/SHA2/M0/\w_reg[45][21]                 | R ^        | DFFSR   | 0.558 | 0.013 |  12.900 |  102.665 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                              |            |       |       |       |  Time   |   Time   | 
     |------------------------------+------------+-------+-------+-------+---------+----------| 
     |                              | clk ^      |       | 0.079 |       |   0.033 |  -89.732 | 
     | clk__L1_I0                   | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |  -89.608 | 
     | clk__L2_I0                   | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.398 |  -89.367 | 
     | clk__L3_I0                   | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.808 |  -88.957 | 
     | clk__L4_I1                   | A v -> Y ^ | INVX8 | 0.429 | 0.400 |   1.207 |  -88.558 | 
     | clk__L5_I3                   | A ^ -> Y v | INVX8 | 0.331 | 0.345 |   1.552 |  -88.213 | 
     | clk__L6_I13                  | A v -> Y ^ | INVX8 | 0.321 | 0.300 |   1.853 |  -87.912 | 
     | clk__L7_I36                  | A ^ -> Y v | INVX8 | 0.350 | 0.357 |   2.210 |  -87.555 | 
     | clk__L8_I142                 | A v -> Y ^ | INVX8 | 0.310 | 0.298 |   2.508 |  -87.257 | 
     | MINC0/SHA2/M0/\w_reg[45][21] | CLK ^      | DFFSR | 0.316 | 0.011 |   2.519 |  -87.246 | 
     +----------------------------------------------------------------------------------------+ 
Path 11: MET Recovery Check with Pin MINC0/SHA2/M0/\w_reg[45][19] /CLK 
Endpoint:   MINC0/SHA2/M0/\w_reg[45][19] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                           (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.522
- Recovery                     -0.146
+ Phase Shift                 100.000
= Required Time               102.668
- Arrival Time                 12.899
= Slack Time                   89.769
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            1.025
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                              | n_rst ^    |         | 0.070 |       |   1.025 |   90.794 | 
     | FE_PHC11319_n_rst                            | A ^ -> Y ^ | BUFX2   | 0.069 | 0.171 |   1.196 |   90.965 | 
     | FE_PHC11777_n_rst                            | A ^ -> Y ^ | BUFX2   | 0.072 | 0.170 |   1.366 |   91.135 | 
     | FE_PHC10930_n_rst                            | A ^ -> Y ^ | BUFX2   | 0.476 | 0.456 |   1.822 |   91.590 | 
     | FE_OFC9155_n_rst                             | A ^ -> Y v | INVX8   | 0.881 | 0.583 |   2.405 |   92.173 | 
     | FE_OFC9156_n_rst                             | A v -> Y ^ | INVX8   | 0.979 | 0.927 |   3.332 |   93.100 | 
     | MINC0/FE_OFC9176_n_rst                       | A ^ -> Y v | INVX8   | 0.835 | 0.740 |   4.072 |   93.841 | 
     | MINC0/FE_OFC9212_n_rst                       | A v -> Y ^ | INVX8   | 0.898 | 1.025 |   5.097 |   94.866 | 
     | MINC0/FE_OFC9380_n_rst                       | A ^ -> Y ^ | BUFX2   | 0.213 | 0.412 |   5.509 |   95.278 | 
     | MINC0/FE_OFC9250_n_rst                       | A ^ -> Y v | INVX8   | 0.755 | 0.517 |   6.027 |   95.795 | 
     | MINC0/FE_OFC10128_n_rst                      | A v -> Y v | BUFX4   | 0.964 | 0.997 |   7.023 |   96.792 | 
     | MINC0/FE_OFC9289_n_rst                       | A v -> Y ^ | INVX8   | 0.889 | 0.930 |   7.953 |   97.721 | 
     | MINC0/FE_OFC9317_n_rst                       | A ^ -> Y v | INVX8   | 0.863 | 0.691 |   8.643 |   98.412 | 
     | MINC0/SHA2/M0/FE_OFC10127_n_rst              | A v -> Y v | BUFX4   | 0.753 | 0.864 |   9.507 |   99.276 | 
     | MINC0/SHA2/M0/FE_OFCC10926_FE_OFN10127_n_rst | A v -> Y v | CLKBUF1 | 0.512 | 0.735 |  10.242 |  100.010 | 
     | MINC0/SHA2/M0/FE_OFC9341_n_rst               | A v -> Y ^ | INVX8   | 0.831 | 0.647 |  10.888 |  100.657 | 
     | MINC0/SHA2/M0/FE_OFC9354_n_rst               | A ^ -> Y v | INVX2   | 0.515 | 0.651 |  11.539 |  101.308 | 
     | MINC0/SHA2/M0/FE_OFC9364_n_rst               | A v -> Y ^ | INVX8   | 0.880 | 0.553 |  12.092 |  101.861 | 
     | MINC0/SHA2/M0/FE_OFC9370_n_rst               | A ^ -> Y ^ | BUFX4   | 0.558 | 0.796 |  12.888 |  102.656 | 
     | MINC0/SHA2/M0/\w_reg[45][19]                 | R ^        | DFFSR   | 0.558 | 0.011 |  12.899 |  102.668 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                              |            |       |       |       |  Time   |   Time   | 
     |------------------------------+------------+-------+-------+-------+---------+----------| 
     |                              | clk ^      |       | 0.079 |       |   0.033 |  -89.736 | 
     | clk__L1_I0                   | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |  -89.612 | 
     | clk__L2_I0                   | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.398 |  -89.371 | 
     | clk__L3_I0                   | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.808 |  -88.961 | 
     | clk__L4_I1                   | A v -> Y ^ | INVX8 | 0.429 | 0.400 |   1.207 |  -88.561 | 
     | clk__L5_I3                   | A ^ -> Y v | INVX8 | 0.331 | 0.345 |   1.552 |  -88.216 | 
     | clk__L6_I13                  | A v -> Y ^ | INVX8 | 0.321 | 0.300 |   1.853 |  -87.916 | 
     | clk__L7_I36                  | A ^ -> Y v | INVX8 | 0.350 | 0.357 |   2.210 |  -87.559 | 
     | clk__L8_I142                 | A v -> Y ^ | INVX8 | 0.310 | 0.298 |   2.508 |  -87.260 | 
     | MINC0/SHA2/M0/\w_reg[45][19] | CLK ^      | DFFSR | 0.316 | 0.014 |   2.522 |  -87.247 | 
     +----------------------------------------------------------------------------------------+ 
Path 12: MET Recovery Check with Pin MINC0/SHA2/M0/\w_reg[45][16] /CLK 
Endpoint:   MINC0/SHA2/M0/\w_reg[45][16] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                           (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.522
- Recovery                     -0.146
+ Phase Shift                 100.000
= Required Time               102.668
- Arrival Time                 12.899
= Slack Time                   89.769
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            1.025
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                              | n_rst ^    |         | 0.070 |       |   1.025 |   90.794 | 
     | FE_PHC11319_n_rst                            | A ^ -> Y ^ | BUFX2   | 0.069 | 0.171 |   1.196 |   90.965 | 
     | FE_PHC11777_n_rst                            | A ^ -> Y ^ | BUFX2   | 0.072 | 0.170 |   1.366 |   91.135 | 
     | FE_PHC10930_n_rst                            | A ^ -> Y ^ | BUFX2   | 0.476 | 0.456 |   1.822 |   91.591 | 
     | FE_OFC9155_n_rst                             | A ^ -> Y v | INVX8   | 0.881 | 0.583 |   2.405 |   92.174 | 
     | FE_OFC9156_n_rst                             | A v -> Y ^ | INVX8   | 0.979 | 0.927 |   3.332 |   93.101 | 
     | MINC0/FE_OFC9176_n_rst                       | A ^ -> Y v | INVX8   | 0.835 | 0.740 |   4.072 |   93.841 | 
     | MINC0/FE_OFC9212_n_rst                       | A v -> Y ^ | INVX8   | 0.898 | 1.025 |   5.097 |   94.866 | 
     | MINC0/FE_OFC9380_n_rst                       | A ^ -> Y ^ | BUFX2   | 0.213 | 0.412 |   5.509 |   95.278 | 
     | MINC0/FE_OFC9250_n_rst                       | A ^ -> Y v | INVX8   | 0.755 | 0.517 |   6.026 |   95.795 | 
     | MINC0/FE_OFC10128_n_rst                      | A v -> Y v | BUFX4   | 0.964 | 0.997 |   7.023 |   96.792 | 
     | MINC0/FE_OFC9289_n_rst                       | A v -> Y ^ | INVX8   | 0.889 | 0.930 |   7.953 |   97.722 | 
     | MINC0/FE_OFC9317_n_rst                       | A ^ -> Y v | INVX8   | 0.863 | 0.691 |   8.643 |   98.412 | 
     | MINC0/SHA2/M0/FE_OFC10127_n_rst              | A v -> Y v | BUFX4   | 0.753 | 0.864 |   9.507 |   99.276 | 
     | MINC0/SHA2/M0/FE_OFCC10926_FE_OFN10127_n_rst | A v -> Y v | CLKBUF1 | 0.512 | 0.735 |  10.242 |  100.011 | 
     | MINC0/SHA2/M0/FE_OFC9341_n_rst               | A v -> Y ^ | INVX8   | 0.831 | 0.647 |  10.888 |  100.657 | 
     | MINC0/SHA2/M0/FE_OFC9354_n_rst               | A ^ -> Y v | INVX2   | 0.515 | 0.651 |  11.539 |  101.308 | 
     | MINC0/SHA2/M0/FE_OFC9364_n_rst               | A v -> Y ^ | INVX8   | 0.880 | 0.553 |  12.092 |  101.861 | 
     | MINC0/SHA2/M0/FE_OFC9370_n_rst               | A ^ -> Y ^ | BUFX4   | 0.558 | 0.796 |  12.888 |  102.657 | 
     | MINC0/SHA2/M0/\w_reg[45][16]                 | R ^        | DFFSR   | 0.558 | 0.011 |  12.899 |  102.668 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                              |            |       |       |       |  Time   |   Time   | 
     |------------------------------+------------+-------+-------+-------+---------+----------| 
     |                              | clk ^      |       | 0.079 |       |   0.033 |  -89.736 | 
     | clk__L1_I0                   | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |  -89.612 | 
     | clk__L2_I0                   | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.397 |  -89.371 | 
     | clk__L3_I0                   | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.807 |  -88.961 | 
     | clk__L4_I1                   | A v -> Y ^ | INVX8 | 0.429 | 0.400 |   1.207 |  -88.562 | 
     | clk__L5_I3                   | A ^ -> Y v | INVX8 | 0.331 | 0.345 |   1.552 |  -88.217 | 
     | clk__L6_I13                  | A v -> Y ^ | INVX8 | 0.321 | 0.300 |   1.853 |  -87.916 | 
     | clk__L7_I36                  | A ^ -> Y v | INVX8 | 0.350 | 0.357 |   2.210 |  -87.559 | 
     | clk__L8_I142                 | A v -> Y ^ | INVX8 | 0.310 | 0.298 |   2.508 |  -87.261 | 
     | MINC0/SHA2/M0/\w_reg[45][16] | CLK ^      | DFFSR | 0.316 | 0.014 |   2.522 |  -87.247 | 
     +----------------------------------------------------------------------------------------+ 
Path 13: MET Recovery Check with Pin MINC0/SHA2/M0/\w_reg[45][13] /CLK 
Endpoint:   MINC0/SHA2/M0/\w_reg[45][13] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                           (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.522
- Recovery                     -0.146
+ Phase Shift                 100.000
= Required Time               102.668
- Arrival Time                 12.897
= Slack Time                   89.771
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            1.025
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                              | n_rst ^    |         | 0.070 |       |   1.025 |   90.796 | 
     | FE_PHC11319_n_rst                            | A ^ -> Y ^ | BUFX2   | 0.069 | 0.171 |   1.196 |   90.967 | 
     | FE_PHC11777_n_rst                            | A ^ -> Y ^ | BUFX2   | 0.072 | 0.170 |   1.366 |   91.137 | 
     | FE_PHC10930_n_rst                            | A ^ -> Y ^ | BUFX2   | 0.476 | 0.456 |   1.822 |   91.593 | 
     | FE_OFC9155_n_rst                             | A ^ -> Y v | INVX8   | 0.881 | 0.583 |   2.405 |   92.176 | 
     | FE_OFC9156_n_rst                             | A v -> Y ^ | INVX8   | 0.979 | 0.927 |   3.332 |   93.103 | 
     | MINC0/FE_OFC9176_n_rst                       | A ^ -> Y v | INVX8   | 0.835 | 0.740 |   4.072 |   93.843 | 
     | MINC0/FE_OFC9212_n_rst                       | A v -> Y ^ | INVX8   | 0.898 | 1.025 |   5.097 |   94.869 | 
     | MINC0/FE_OFC9380_n_rst                       | A ^ -> Y ^ | BUFX2   | 0.213 | 0.412 |   5.509 |   95.280 | 
     | MINC0/FE_OFC9250_n_rst                       | A ^ -> Y v | INVX8   | 0.755 | 0.517 |   6.026 |   95.798 | 
     | MINC0/FE_OFC10128_n_rst                      | A v -> Y v | BUFX4   | 0.964 | 0.997 |   7.023 |   96.794 | 
     | MINC0/FE_OFC9289_n_rst                       | A v -> Y ^ | INVX8   | 0.889 | 0.930 |   7.953 |   97.724 | 
     | MINC0/FE_OFC9317_n_rst                       | A ^ -> Y v | INVX8   | 0.863 | 0.691 |   8.643 |   98.414 | 
     | MINC0/SHA2/M0/FE_OFC10127_n_rst              | A v -> Y v | BUFX4   | 0.753 | 0.864 |   9.507 |   99.278 | 
     | MINC0/SHA2/M0/FE_OFCC10926_FE_OFN10127_n_rst | A v -> Y v | CLKBUF1 | 0.512 | 0.735 |  10.242 |  100.013 | 
     | MINC0/SHA2/M0/FE_OFC9341_n_rst               | A v -> Y ^ | INVX8   | 0.831 | 0.647 |  10.888 |  100.660 | 
     | MINC0/SHA2/M0/FE_OFC9354_n_rst               | A ^ -> Y v | INVX2   | 0.515 | 0.651 |  11.539 |  101.310 | 
     | MINC0/SHA2/M0/FE_OFC9364_n_rst               | A v -> Y ^ | INVX8   | 0.880 | 0.553 |  12.092 |  101.863 | 
     | MINC0/SHA2/M0/FE_OFC9370_n_rst               | A ^ -> Y ^ | BUFX4   | 0.558 | 0.796 |  12.888 |  102.659 | 
     | MINC0/SHA2/M0/\w_reg[45][13]                 | R ^        | DFFSR   | 0.558 | 0.009 |  12.897 |  102.668 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                              |            |       |       |       |  Time   |   Time   | 
     |------------------------------+------------+-------+-------+-------+---------+----------| 
     |                              | clk ^      |       | 0.079 |       |   0.033 |  -89.738 | 
     | clk__L1_I0                   | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |  -89.614 | 
     | clk__L2_I0                   | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.398 |  -89.374 | 
     | clk__L3_I0                   | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.808 |  -88.964 | 
     | clk__L4_I1                   | A v -> Y ^ | INVX8 | 0.429 | 0.400 |   1.207 |  -88.564 | 
     | clk__L5_I3                   | A ^ -> Y v | INVX8 | 0.331 | 0.345 |   1.552 |  -88.219 | 
     | clk__L6_I13                  | A v -> Y ^ | INVX8 | 0.321 | 0.300 |   1.853 |  -87.919 | 
     | clk__L7_I36                  | A ^ -> Y v | INVX8 | 0.350 | 0.357 |   2.210 |  -87.561 | 
     | clk__L8_I142                 | A v -> Y ^ | INVX8 | 0.310 | 0.298 |   2.508 |  -87.263 | 
     | MINC0/SHA2/M0/\w_reg[45][13] | CLK ^      | DFFSR | 0.316 | 0.014 |   2.522 |  -87.249 | 
     +----------------------------------------------------------------------------------------+ 
Path 14: MET Recovery Check with Pin MINC0/SHA2/M0/\w_reg[45][12] /CLK 
Endpoint:   MINC0/SHA2/M0/\w_reg[45][12] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                           (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.523
- Recovery                     -0.146
+ Phase Shift                 100.000
= Required Time               102.669
- Arrival Time                 12.897
= Slack Time                   89.772
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            1.025
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                              | n_rst ^    |         | 0.070 |       |   1.025 |   90.797 | 
     | FE_PHC11319_n_rst                            | A ^ -> Y ^ | BUFX2   | 0.069 | 0.171 |   1.196 |   90.968 | 
     | FE_PHC11777_n_rst                            | A ^ -> Y ^ | BUFX2   | 0.072 | 0.170 |   1.366 |   91.138 | 
     | FE_PHC10930_n_rst                            | A ^ -> Y ^ | BUFX2   | 0.476 | 0.456 |   1.822 |   91.594 | 
     | FE_OFC9155_n_rst                             | A ^ -> Y v | INVX8   | 0.881 | 0.583 |   2.405 |   92.177 | 
     | FE_OFC9156_n_rst                             | A v -> Y ^ | INVX8   | 0.979 | 0.927 |   3.332 |   93.104 | 
     | MINC0/FE_OFC9176_n_rst                       | A ^ -> Y v | INVX8   | 0.835 | 0.740 |   4.072 |   93.844 | 
     | MINC0/FE_OFC9212_n_rst                       | A v -> Y ^ | INVX8   | 0.898 | 1.025 |   5.097 |   94.869 | 
     | MINC0/FE_OFC9380_n_rst                       | A ^ -> Y ^ | BUFX2   | 0.213 | 0.412 |   5.509 |   95.281 | 
     | MINC0/FE_OFC9250_n_rst                       | A ^ -> Y v | INVX8   | 0.755 | 0.517 |   6.026 |   95.798 | 
     | MINC0/FE_OFC10128_n_rst                      | A v -> Y v | BUFX4   | 0.964 | 0.997 |   7.023 |   96.795 | 
     | MINC0/FE_OFC9289_n_rst                       | A v -> Y ^ | INVX8   | 0.889 | 0.930 |   7.953 |   97.724 | 
     | MINC0/FE_OFC9317_n_rst                       | A ^ -> Y v | INVX8   | 0.863 | 0.691 |   8.643 |   98.415 | 
     | MINC0/SHA2/M0/FE_OFC10127_n_rst              | A v -> Y v | BUFX4   | 0.753 | 0.864 |   9.507 |   99.279 | 
     | MINC0/SHA2/M0/FE_OFCC10926_FE_OFN10127_n_rst | A v -> Y v | CLKBUF1 | 0.512 | 0.735 |  10.242 |  100.013 | 
     | MINC0/SHA2/M0/FE_OFC9341_n_rst               | A v -> Y ^ | INVX8   | 0.831 | 0.647 |  10.888 |  100.660 | 
     | MINC0/SHA2/M0/FE_OFC9354_n_rst               | A ^ -> Y v | INVX2   | 0.515 | 0.651 |  11.539 |  101.311 | 
     | MINC0/SHA2/M0/FE_OFC9364_n_rst               | A v -> Y ^ | INVX8   | 0.880 | 0.553 |  12.092 |  101.864 | 
     | MINC0/SHA2/M0/FE_OFC9370_n_rst               | A ^ -> Y ^ | BUFX4   | 0.558 | 0.796 |  12.888 |  102.659 | 
     | MINC0/SHA2/M0/\w_reg[45][12]                 | R ^        | DFFSR   | 0.558 | 0.009 |  12.897 |  102.669 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                              |            |       |       |       |  Time   |   Time   | 
     |------------------------------+------------+-------+-------+-------+---------+----------| 
     |                              | clk ^      |       | 0.079 |       |   0.033 |  -89.739 | 
     | clk__L1_I0                   | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |  -89.615 | 
     | clk__L2_I0                   | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.397 |  -89.374 | 
     | clk__L3_I0                   | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.807 |  -88.964 | 
     | clk__L4_I1                   | A v -> Y ^ | INVX8 | 0.429 | 0.400 |   1.207 |  -88.565 | 
     | clk__L5_I3                   | A ^ -> Y v | INVX8 | 0.331 | 0.345 |   1.552 |  -88.220 | 
     | clk__L6_I13                  | A v -> Y ^ | INVX8 | 0.321 | 0.300 |   1.853 |  -87.919 | 
     | clk__L7_I36                  | A ^ -> Y v | INVX8 | 0.350 | 0.357 |   2.210 |  -87.562 | 
     | clk__L8_I142                 | A v -> Y ^ | INVX8 | 0.310 | 0.298 |   2.508 |  -87.264 | 
     | MINC0/SHA2/M0/\w_reg[45][12] | CLK ^      | DFFSR | 0.316 | 0.014 |   2.523 |  -87.249 | 
     +----------------------------------------------------------------------------------------+ 
Path 15: MET Recovery Check with Pin MINC0/SHA2/M0/\w_reg[46][22] /CLK 
Endpoint:   MINC0/SHA2/M0/\w_reg[46][22] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                           (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.514
- Recovery                     -0.059
+ Phase Shift                 100.000
= Required Time               102.573
- Arrival Time                 12.365
= Slack Time                   90.208
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            1.025
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                              | n_rst ^    |         | 0.070 |       |   1.025 |   91.233 | 
     | FE_PHC11319_n_rst                            | A ^ -> Y ^ | BUFX2   | 0.069 | 0.171 |   1.196 |   91.404 | 
     | FE_PHC11777_n_rst                            | A ^ -> Y ^ | BUFX2   | 0.072 | 0.170 |   1.366 |   91.574 | 
     | FE_PHC10930_n_rst                            | A ^ -> Y ^ | BUFX2   | 0.476 | 0.456 |   1.822 |   92.030 | 
     | FE_OFC9155_n_rst                             | A ^ -> Y v | INVX8   | 0.881 | 0.583 |   2.405 |   92.613 | 
     | FE_OFC9156_n_rst                             | A v -> Y ^ | INVX8   | 0.979 | 0.927 |   3.332 |   93.540 | 
     | MINC0/FE_OFC9176_n_rst                       | A ^ -> Y v | INVX8   | 0.835 | 0.740 |   4.072 |   94.280 | 
     | MINC0/FE_OFC9212_n_rst                       | A v -> Y ^ | INVX8   | 0.898 | 1.025 |   5.097 |   95.306 | 
     | MINC0/FE_OFC9380_n_rst                       | A ^ -> Y ^ | BUFX2   | 0.213 | 0.412 |   5.509 |   95.717 | 
     | MINC0/FE_OFC9250_n_rst                       | A ^ -> Y v | INVX8   | 0.755 | 0.517 |   6.027 |   96.235 | 
     | MINC0/FE_OFC10128_n_rst                      | A v -> Y v | BUFX4   | 0.964 | 0.997 |   7.023 |   97.231 | 
     | MINC0/FE_OFC9289_n_rst                       | A v -> Y ^ | INVX8   | 0.889 | 0.930 |   7.953 |   98.161 | 
     | MINC0/FE_OFC9317_n_rst                       | A ^ -> Y v | INVX8   | 0.863 | 0.691 |   8.643 |   98.851 | 
     | MINC0/SHA2/M0/FE_OFC10127_n_rst              | A v -> Y v | BUFX4   | 0.753 | 0.864 |   9.507 |   99.715 | 
     | MINC0/SHA2/M0/FE_OFCC10926_FE_OFN10127_n_rst | A v -> Y v | CLKBUF1 | 0.512 | 0.735 |  10.242 |  100.450 | 
     | MINC0/SHA2/M0/FE_OFC9341_n_rst               | A v -> Y ^ | INVX8   | 0.831 | 0.647 |  10.888 |  101.097 | 
     | MINC0/SHA2/M0/FE_OFC9354_n_rst               | A ^ -> Y v | INVX2   | 0.515 | 0.651 |  11.539 |  101.747 | 
     | MINC0/SHA2/M0/FE_OFC9364_n_rst               | A v -> Y ^ | INVX8   | 0.880 | 0.553 |  12.092 |  102.300 | 
     | MINC0/SHA2/M0/\w_reg[46][22]                 | R ^        | DFFSR   | 1.056 | 0.273 |  12.365 |  102.573 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                              |            |       |       |       |  Time   |   Time   | 
     |------------------------------+------------+-------+-------+-------+---------+----------| 
     |                              | clk ^      |       | 0.079 |       |   0.033 |  -90.175 | 
     | clk__L1_I0                   | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |  -90.051 | 
     | clk__L2_I0                   | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.397 |  -89.811 | 
     | clk__L3_I0                   | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.807 |  -89.401 | 
     | clk__L4_I1                   | A v -> Y ^ | INVX8 | 0.429 | 0.400 |   1.207 |  -89.001 | 
     | clk__L5_I3                   | A ^ -> Y v | INVX8 | 0.331 | 0.345 |   1.552 |  -88.656 | 
     | clk__L6_I10                  | A v -> Y ^ | INVX8 | 0.315 | 0.299 |   1.851 |  -88.357 | 
     | clk__L7_I31                  | A ^ -> Y v | INVX8 | 0.392 | 0.332 |   2.183 |  -88.025 | 
     | clk__L8_I124                 | A v -> Y ^ | INVX8 | 0.294 | 0.327 |   2.511 |  -87.697 | 
     | MINC0/SHA2/M0/\w_reg[46][22] | CLK ^      | DFFSR | 0.297 | 0.004 |   2.514 |  -87.694 | 
     +----------------------------------------------------------------------------------------+ 
Path 16: MET Recovery Check with Pin MINC0/SHA2/M0/\w_reg[46][18] /CLK 
Endpoint:   MINC0/SHA2/M0/\w_reg[46][18] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                           (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.514
- Recovery                     -0.059
+ Phase Shift                 100.000
= Required Time               102.573
- Arrival Time                 12.365
= Slack Time                   90.208
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            1.025
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                              | n_rst ^    |         | 0.070 |       |   1.025 |   91.233 | 
     | FE_PHC11319_n_rst                            | A ^ -> Y ^ | BUFX2   | 0.069 | 0.171 |   1.196 |   91.404 | 
     | FE_PHC11777_n_rst                            | A ^ -> Y ^ | BUFX2   | 0.072 | 0.170 |   1.366 |   91.575 | 
     | FE_PHC10930_n_rst                            | A ^ -> Y ^ | BUFX2   | 0.476 | 0.456 |   1.822 |   92.030 | 
     | FE_OFC9155_n_rst                             | A ^ -> Y v | INVX8   | 0.881 | 0.583 |   2.405 |   92.613 | 
     | FE_OFC9156_n_rst                             | A v -> Y ^ | INVX8   | 0.979 | 0.927 |   3.332 |   93.540 | 
     | MINC0/FE_OFC9176_n_rst                       | A ^ -> Y v | INVX8   | 0.835 | 0.740 |   4.072 |   94.281 | 
     | MINC0/FE_OFC9212_n_rst                       | A v -> Y ^ | INVX8   | 0.898 | 1.025 |   5.097 |   95.306 | 
     | MINC0/FE_OFC9380_n_rst                       | A ^ -> Y ^ | BUFX2   | 0.213 | 0.412 |   5.509 |   95.717 | 
     | MINC0/FE_OFC9250_n_rst                       | A ^ -> Y v | INVX8   | 0.755 | 0.517 |   6.026 |   96.235 | 
     | MINC0/FE_OFC10128_n_rst                      | A v -> Y v | BUFX4   | 0.964 | 0.997 |   7.023 |   97.232 | 
     | MINC0/FE_OFC9289_n_rst                       | A v -> Y ^ | INVX8   | 0.889 | 0.930 |   7.953 |   98.161 | 
     | MINC0/FE_OFC9317_n_rst                       | A ^ -> Y v | INVX8   | 0.863 | 0.691 |   8.643 |   98.852 | 
     | MINC0/SHA2/M0/FE_OFC10127_n_rst              | A v -> Y v | BUFX4   | 0.753 | 0.864 |   9.507 |   99.715 | 
     | MINC0/SHA2/M0/FE_OFCC10926_FE_OFN10127_n_rst | A v -> Y v | CLKBUF1 | 0.512 | 0.735 |  10.242 |  100.450 | 
     | MINC0/SHA2/M0/FE_OFC9341_n_rst               | A v -> Y ^ | INVX8   | 0.831 | 0.647 |  10.888 |  101.097 | 
     | MINC0/SHA2/M0/FE_OFC9354_n_rst               | A ^ -> Y v | INVX2   | 0.515 | 0.651 |  11.539 |  101.747 | 
     | MINC0/SHA2/M0/FE_OFC9364_n_rst               | A v -> Y ^ | INVX8   | 0.880 | 0.553 |  12.092 |  102.300 | 
     | MINC0/SHA2/M0/\w_reg[46][18]                 | R ^        | DFFSR   | 1.056 | 0.273 |  12.365 |  102.573 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                              |            |       |       |       |  Time   |   Time   | 
     |------------------------------+------------+-------+-------+-------+---------+----------| 
     |                              | clk ^      |       | 0.079 |       |   0.033 |  -90.176 | 
     | clk__L1_I0                   | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |  -90.052 | 
     | clk__L2_I0                   | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.397 |  -89.811 | 
     | clk__L3_I0                   | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.807 |  -89.401 | 
     | clk__L4_I1                   | A v -> Y ^ | INVX8 | 0.429 | 0.400 |   1.207 |  -89.001 | 
     | clk__L5_I3                   | A ^ -> Y v | INVX8 | 0.331 | 0.345 |   1.552 |  -88.656 | 
     | clk__L6_I10                  | A v -> Y ^ | INVX8 | 0.315 | 0.299 |   1.851 |  -88.357 | 
     | clk__L7_I31                  | A ^ -> Y v | INVX8 | 0.392 | 0.332 |   2.183 |  -88.025 | 
     | clk__L8_I124                 | A v -> Y ^ | INVX8 | 0.294 | 0.327 |   2.511 |  -87.698 | 
     | MINC0/SHA2/M0/\w_reg[46][18] | CLK ^      | DFFSR | 0.297 | 0.004 |   2.514 |  -87.694 | 
     +----------------------------------------------------------------------------------------+ 
Path 17: MET Recovery Check with Pin MINC0/SHA2/M0/\w_reg[46][16] /CLK 
Endpoint:   MINC0/SHA2/M0/\w_reg[46][16] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                           (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.518
- Recovery                     -0.060
+ Phase Shift                 100.000
= Required Time               102.578
- Arrival Time                 12.366
= Slack Time                   90.212
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            1.025
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                              | n_rst ^    |         | 0.070 |       |   1.025 |   91.237 | 
     | FE_PHC11319_n_rst                            | A ^ -> Y ^ | BUFX2   | 0.069 | 0.171 |   1.196 |   91.408 | 
     | FE_PHC11777_n_rst                            | A ^ -> Y ^ | BUFX2   | 0.072 | 0.170 |   1.366 |   91.578 | 
     | FE_PHC10930_n_rst                            | A ^ -> Y ^ | BUFX2   | 0.476 | 0.456 |   1.822 |   92.034 | 
     | FE_OFC9155_n_rst                             | A ^ -> Y v | INVX8   | 0.881 | 0.583 |   2.405 |   92.617 | 
     | FE_OFC9156_n_rst                             | A v -> Y ^ | INVX8   | 0.979 | 0.927 |   3.332 |   93.544 | 
     | MINC0/FE_OFC9176_n_rst                       | A ^ -> Y v | INVX8   | 0.835 | 0.740 |   4.072 |   94.284 | 
     | MINC0/FE_OFC9212_n_rst                       | A v -> Y ^ | INVX8   | 0.898 | 1.025 |   5.097 |   95.310 | 
     | MINC0/FE_OFC9380_n_rst                       | A ^ -> Y ^ | BUFX2   | 0.213 | 0.412 |   5.509 |   95.721 | 
     | MINC0/FE_OFC9250_n_rst                       | A ^ -> Y v | INVX8   | 0.755 | 0.517 |   6.026 |   96.239 | 
     | MINC0/FE_OFC10128_n_rst                      | A v -> Y v | BUFX4   | 0.964 | 0.997 |   7.023 |   97.235 | 
     | MINC0/FE_OFC9289_n_rst                       | A v -> Y ^ | INVX8   | 0.889 | 0.930 |   7.953 |   98.165 | 
     | MINC0/FE_OFC9317_n_rst                       | A ^ -> Y v | INVX8   | 0.863 | 0.691 |   8.643 |   98.855 | 
     | MINC0/SHA2/M0/FE_OFC10127_n_rst              | A v -> Y v | BUFX4   | 0.753 | 0.864 |   9.507 |   99.719 | 
     | MINC0/SHA2/M0/FE_OFCC10926_FE_OFN10127_n_rst | A v -> Y v | CLKBUF1 | 0.512 | 0.735 |  10.242 |  100.454 | 
     | MINC0/SHA2/M0/FE_OFC9341_n_rst               | A v -> Y ^ | INVX8   | 0.831 | 0.647 |  10.888 |  101.101 | 
     | MINC0/SHA2/M0/FE_OFC9354_n_rst               | A ^ -> Y v | INVX2   | 0.515 | 0.651 |  11.539 |  101.751 | 
     | MINC0/SHA2/M0/FE_OFC9364_n_rst               | A v -> Y ^ | INVX8   | 0.880 | 0.553 |  12.092 |  102.304 | 
     | MINC0/SHA2/M0/\w_reg[46][16]                 | R ^        | DFFSR   | 1.056 | 0.274 |  12.366 |  102.578 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                              |            |       |       |       |  Time   |   Time   | 
     |------------------------------+------------+-------+-------+-------+---------+----------| 
     |                              | clk ^      |       | 0.079 |       |   0.033 |  -90.179 | 
     | clk__L1_I0                   | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |  -90.055 | 
     | clk__L2_I0                   | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.398 |  -89.815 | 
     | clk__L3_I0                   | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.808 |  -89.405 | 
     | clk__L4_I1                   | A v -> Y ^ | INVX8 | 0.429 | 0.400 |   1.207 |  -89.005 | 
     | clk__L5_I3                   | A ^ -> Y v | INVX8 | 0.331 | 0.345 |   1.552 |  -88.660 | 
     | clk__L6_I10                  | A v -> Y ^ | INVX8 | 0.315 | 0.299 |   1.851 |  -88.361 | 
     | clk__L7_I31                  | A ^ -> Y v | INVX8 | 0.392 | 0.332 |   2.183 |  -88.029 | 
     | clk__L8_I124                 | A v -> Y ^ | INVX8 | 0.294 | 0.327 |   2.511 |  -87.701 | 
     | MINC0/SHA2/M0/\w_reg[46][16] | CLK ^      | DFFSR | 0.299 | 0.008 |   2.518 |  -87.694 | 
     +----------------------------------------------------------------------------------------+ 
Path 18: MET Recovery Check with Pin MINC0/SHA2/M0/\w_reg[46][19] /CLK 
Endpoint:   MINC0/SHA2/M0/\w_reg[46][19] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                           (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.518
- Recovery                     -0.060
+ Phase Shift                 100.000
= Required Time               102.578
- Arrival Time                 12.365
= Slack Time                   90.213
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            1.025
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                              | n_rst ^    |         | 0.070 |       |   1.025 |   91.238 | 
     | FE_PHC11319_n_rst                            | A ^ -> Y ^ | BUFX2   | 0.069 | 0.171 |   1.196 |   91.409 | 
     | FE_PHC11777_n_rst                            | A ^ -> Y ^ | BUFX2   | 0.072 | 0.170 |   1.366 |   91.579 | 
     | FE_PHC10930_n_rst                            | A ^ -> Y ^ | BUFX2   | 0.476 | 0.456 |   1.822 |   92.034 | 
     | FE_OFC9155_n_rst                             | A ^ -> Y v | INVX8   | 0.881 | 0.583 |   2.405 |   92.617 | 
     | FE_OFC9156_n_rst                             | A v -> Y ^ | INVX8   | 0.979 | 0.927 |   3.332 |   93.544 | 
     | MINC0/FE_OFC9176_n_rst                       | A ^ -> Y v | INVX8   | 0.835 | 0.740 |   4.072 |   94.285 | 
     | MINC0/FE_OFC9212_n_rst                       | A v -> Y ^ | INVX8   | 0.898 | 1.025 |   5.097 |   95.310 | 
     | MINC0/FE_OFC9380_n_rst                       | A ^ -> Y ^ | BUFX2   | 0.213 | 0.412 |   5.509 |   95.722 | 
     | MINC0/FE_OFC9250_n_rst                       | A ^ -> Y v | INVX8   | 0.755 | 0.517 |   6.026 |   96.239 | 
     | MINC0/FE_OFC10128_n_rst                      | A v -> Y v | BUFX4   | 0.964 | 0.997 |   7.023 |   97.236 | 
     | MINC0/FE_OFC9289_n_rst                       | A v -> Y ^ | INVX8   | 0.889 | 0.930 |   7.953 |   98.165 | 
     | MINC0/FE_OFC9317_n_rst                       | A ^ -> Y v | INVX8   | 0.863 | 0.691 |   8.643 |   98.856 | 
     | MINC0/SHA2/M0/FE_OFC10127_n_rst              | A v -> Y v | BUFX4   | 0.753 | 0.864 |   9.507 |   99.720 | 
     | MINC0/SHA2/M0/FE_OFCC10926_FE_OFN10127_n_rst | A v -> Y v | CLKBUF1 | 0.512 | 0.735 |  10.242 |  100.454 | 
     | MINC0/SHA2/M0/FE_OFC9341_n_rst               | A v -> Y ^ | INVX8   | 0.831 | 0.647 |  10.888 |  101.101 | 
     | MINC0/SHA2/M0/FE_OFC9354_n_rst               | A ^ -> Y v | INVX2   | 0.515 | 0.651 |  11.539 |  101.752 | 
     | MINC0/SHA2/M0/FE_OFC9364_n_rst               | A v -> Y ^ | INVX8   | 0.880 | 0.553 |  12.092 |  102.304 | 
     | MINC0/SHA2/M0/\w_reg[46][19]                 | R ^        | DFFSR   | 1.056 | 0.273 |  12.365 |  102.578 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                              |            |       |       |       |  Time   |   Time   | 
     |------------------------------+------------+-------+-------+-------+---------+----------| 
     |                              | clk ^      |       | 0.079 |       |   0.033 |  -90.180 | 
     | clk__L1_I0                   | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |  -90.056 | 
     | clk__L2_I0                   | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.397 |  -89.815 | 
     | clk__L3_I0                   | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.807 |  -89.405 | 
     | clk__L4_I1                   | A v -> Y ^ | INVX8 | 0.429 | 0.400 |   1.207 |  -89.005 | 
     | clk__L5_I3                   | A ^ -> Y v | INVX8 | 0.331 | 0.345 |   1.552 |  -88.660 | 
     | clk__L6_I10                  | A v -> Y ^ | INVX8 | 0.315 | 0.299 |   1.851 |  -88.361 | 
     | clk__L7_I31                  | A ^ -> Y v | INVX8 | 0.392 | 0.332 |   2.183 |  -88.029 | 
     | clk__L8_I124                 | A v -> Y ^ | INVX8 | 0.294 | 0.327 |   2.511 |  -87.702 | 
     | MINC0/SHA2/M0/\w_reg[46][19] | CLK ^      | DFFSR | 0.299 | 0.007 |   2.518 |  -87.694 | 
     +----------------------------------------------------------------------------------------+ 
Path 19: MET Recovery Check with Pin MINC0/SHA2/M0/\w_reg[46][23] /CLK 
Endpoint:   MINC0/SHA2/M0/\w_reg[46][23] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                           (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.518
- Recovery                     -0.060
+ Phase Shift                 100.000
= Required Time               102.577
- Arrival Time                 12.364
= Slack Time                   90.213
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            1.025
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                              | n_rst ^    |         | 0.070 |       |   1.025 |   91.238 | 
     | FE_PHC11319_n_rst                            | A ^ -> Y ^ | BUFX2   | 0.069 | 0.171 |   1.196 |   91.409 | 
     | FE_PHC11777_n_rst                            | A ^ -> Y ^ | BUFX2   | 0.072 | 0.170 |   1.366 |   91.579 | 
     | FE_PHC10930_n_rst                            | A ^ -> Y ^ | BUFX2   | 0.476 | 0.456 |   1.822 |   92.035 | 
     | FE_OFC9155_n_rst                             | A ^ -> Y v | INVX8   | 0.881 | 0.583 |   2.405 |   92.618 | 
     | FE_OFC9156_n_rst                             | A v -> Y ^ | INVX8   | 0.979 | 0.927 |   3.332 |   93.545 | 
     | MINC0/FE_OFC9176_n_rst                       | A ^ -> Y v | INVX8   | 0.835 | 0.740 |   4.072 |   94.285 | 
     | MINC0/FE_OFC9212_n_rst                       | A v -> Y ^ | INVX8   | 0.898 | 1.025 |   5.097 |   95.310 | 
     | MINC0/FE_OFC9380_n_rst                       | A ^ -> Y ^ | BUFX2   | 0.213 | 0.412 |   5.509 |   95.722 | 
     | MINC0/FE_OFC9250_n_rst                       | A ^ -> Y v | INVX8   | 0.755 | 0.517 |   6.026 |   96.240 | 
     | MINC0/FE_OFC10128_n_rst                      | A v -> Y v | BUFX4   | 0.964 | 0.997 |   7.023 |   97.236 | 
     | MINC0/FE_OFC9289_n_rst                       | A v -> Y ^ | INVX8   | 0.889 | 0.930 |   7.953 |   98.166 | 
     | MINC0/FE_OFC9317_n_rst                       | A ^ -> Y v | INVX8   | 0.863 | 0.691 |   8.643 |   98.856 | 
     | MINC0/SHA2/M0/FE_OFC10127_n_rst              | A v -> Y v | BUFX4   | 0.753 | 0.864 |   9.507 |   99.720 | 
     | MINC0/SHA2/M0/FE_OFCC10926_FE_OFN10127_n_rst | A v -> Y v | CLKBUF1 | 0.512 | 0.735 |  10.242 |  100.455 | 
     | MINC0/SHA2/M0/FE_OFC9341_n_rst               | A v -> Y ^ | INVX8   | 0.831 | 0.647 |  10.888 |  101.101 | 
     | MINC0/SHA2/M0/FE_OFC9354_n_rst               | A ^ -> Y v | INVX2   | 0.515 | 0.651 |  11.539 |  101.752 | 
     | MINC0/SHA2/M0/FE_OFC9364_n_rst               | A v -> Y ^ | INVX8   | 0.880 | 0.553 |  12.092 |  102.305 | 
     | MINC0/SHA2/M0/\w_reg[46][23]                 | R ^        | DFFSR   | 1.056 | 0.272 |  12.364 |  102.577 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                              |            |       |       |       |  Time   |   Time   | 
     |------------------------------+------------+-------+-------+-------+---------+----------| 
     |                              | clk ^      |       | 0.079 |       |   0.033 |  -90.180 | 
     | clk__L1_I0                   | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |  -90.056 | 
     | clk__L2_I0                   | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.398 |  -89.815 | 
     | clk__L3_I0                   | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.808 |  -89.406 | 
     | clk__L4_I1                   | A v -> Y ^ | INVX8 | 0.429 | 0.400 |   1.207 |  -89.006 | 
     | clk__L5_I3                   | A ^ -> Y v | INVX8 | 0.331 | 0.345 |   1.552 |  -88.661 | 
     | clk__L6_I10                  | A v -> Y ^ | INVX8 | 0.315 | 0.299 |   1.851 |  -88.362 | 
     | clk__L7_I31                  | A ^ -> Y v | INVX8 | 0.392 | 0.332 |   2.183 |  -88.030 | 
     | clk__L8_I124                 | A v -> Y ^ | INVX8 | 0.294 | 0.327 |   2.511 |  -87.702 | 
     | MINC0/SHA2/M0/\w_reg[46][23] | CLK ^      | DFFSR | 0.299 | 0.007 |   2.518 |  -87.695 | 
     +----------------------------------------------------------------------------------------+ 
Path 20: MET Recovery Check with Pin MINC0/SHA2/M0/\w_reg[46][24] /CLK 
Endpoint:   MINC0/SHA2/M0/\w_reg[46][24] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                           (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.518
- Recovery                     -0.060
+ Phase Shift                 100.000
= Required Time               102.577
- Arrival Time                 12.364
= Slack Time                   90.214
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            1.025
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                              | n_rst ^    |         | 0.070 |       |   1.025 |   91.239 | 
     | FE_PHC11319_n_rst                            | A ^ -> Y ^ | BUFX2   | 0.069 | 0.171 |   1.196 |   91.410 | 
     | FE_PHC11777_n_rst                            | A ^ -> Y ^ | BUFX2   | 0.072 | 0.170 |   1.366 |   91.580 | 
     | FE_PHC10930_n_rst                            | A ^ -> Y ^ | BUFX2   | 0.476 | 0.456 |   1.822 |   92.035 | 
     | FE_OFC9155_n_rst                             | A ^ -> Y v | INVX8   | 0.881 | 0.583 |   2.405 |   92.618 | 
     | FE_OFC9156_n_rst                             | A v -> Y ^ | INVX8   | 0.979 | 0.927 |   3.332 |   93.545 | 
     | MINC0/FE_OFC9176_n_rst                       | A ^ -> Y v | INVX8   | 0.835 | 0.740 |   4.072 |   94.286 | 
     | MINC0/FE_OFC9212_n_rst                       | A v -> Y ^ | INVX8   | 0.898 | 1.025 |   5.097 |   95.311 | 
     | MINC0/FE_OFC9380_n_rst                       | A ^ -> Y ^ | BUFX2   | 0.213 | 0.412 |   5.509 |   95.723 | 
     | MINC0/FE_OFC9250_n_rst                       | A ^ -> Y v | INVX8   | 0.755 | 0.517 |   6.026 |   96.240 | 
     | MINC0/FE_OFC10128_n_rst                      | A v -> Y v | BUFX4   | 0.964 | 0.997 |   7.023 |   97.237 | 
     | MINC0/FE_OFC9289_n_rst                       | A v -> Y ^ | INVX8   | 0.889 | 0.930 |   7.953 |   98.166 | 
     | MINC0/FE_OFC9317_n_rst                       | A ^ -> Y v | INVX8   | 0.863 | 0.691 |   8.643 |   98.857 | 
     | MINC0/SHA2/M0/FE_OFC10127_n_rst              | A v -> Y v | BUFX4   | 0.753 | 0.864 |   9.507 |   99.721 | 
     | MINC0/SHA2/M0/FE_OFCC10926_FE_OFN10127_n_rst | A v -> Y v | CLKBUF1 | 0.512 | 0.735 |  10.242 |  100.455 | 
     | MINC0/SHA2/M0/FE_OFC9341_n_rst               | A v -> Y ^ | INVX8   | 0.831 | 0.647 |  10.888 |  101.102 | 
     | MINC0/SHA2/M0/FE_OFC9354_n_rst               | A ^ -> Y v | INVX2   | 0.515 | 0.651 |  11.539 |  101.753 | 
     | MINC0/SHA2/M0/FE_OFC9364_n_rst               | A v -> Y ^ | INVX8   | 0.880 | 0.553 |  12.092 |  102.306 | 
     | MINC0/SHA2/M0/\w_reg[46][24]                 | R ^        | DFFSR   | 1.056 | 0.272 |  12.364 |  102.577 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                              |            |       |       |       |  Time   |   Time   | 
     |------------------------------+------------+-------+-------+-------+---------+----------| 
     |                              | clk ^      |       | 0.079 |       |   0.033 |  -90.181 | 
     | clk__L1_I0                   | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |  -90.057 | 
     | clk__L2_I0                   | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.398 |  -89.816 | 
     | clk__L3_I0                   | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.808 |  -89.406 | 
     | clk__L4_I1                   | A v -> Y ^ | INVX8 | 0.429 | 0.400 |   1.207 |  -89.006 | 
     | clk__L5_I3                   | A ^ -> Y v | INVX8 | 0.331 | 0.345 |   1.552 |  -88.661 | 
     | clk__L6_I10                  | A v -> Y ^ | INVX8 | 0.315 | 0.299 |   1.851 |  -88.362 | 
     | clk__L7_I31                  | A ^ -> Y v | INVX8 | 0.392 | 0.332 |   2.183 |  -88.030 | 
     | clk__L8_I124                 | A v -> Y ^ | INVX8 | 0.294 | 0.327 |   2.511 |  -87.703 | 
     | MINC0/SHA2/M0/\w_reg[46][24] | CLK ^      | DFFSR | 0.299 | 0.007 |   2.518 |  -87.696 | 
     +----------------------------------------------------------------------------------------+ 
Path 21: MET Recovery Check with Pin MINC0/SHA2/M0/\w_reg[46][1] /CLK 
Endpoint:   MINC0/SHA2/M0/\w_reg[46][1] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                          (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.518
- Recovery                     -0.060
+ Phase Shift                 100.000
= Required Time               102.577
- Arrival Time                 12.363
= Slack Time                   90.215
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            1.025
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                              | n_rst ^    |         | 0.070 |       |   1.025 |   91.240 | 
     | FE_PHC11319_n_rst                            | A ^ -> Y ^ | BUFX2   | 0.069 | 0.171 |   1.196 |   91.411 | 
     | FE_PHC11777_n_rst                            | A ^ -> Y ^ | BUFX2   | 0.072 | 0.170 |   1.366 |   91.581 | 
     | FE_PHC10930_n_rst                            | A ^ -> Y ^ | BUFX2   | 0.476 | 0.456 |   1.822 |   92.037 | 
     | FE_OFC9155_n_rst                             | A ^ -> Y v | INVX8   | 0.881 | 0.583 |   2.405 |   92.619 | 
     | FE_OFC9156_n_rst                             | A v -> Y ^ | INVX8   | 0.979 | 0.927 |   3.332 |   93.546 | 
     | MINC0/FE_OFC9176_n_rst                       | A ^ -> Y v | INVX8   | 0.835 | 0.740 |   4.072 |   94.287 | 
     | MINC0/FE_OFC9212_n_rst                       | A v -> Y ^ | INVX8   | 0.898 | 1.025 |   5.097 |   95.312 | 
     | MINC0/FE_OFC9380_n_rst                       | A ^ -> Y ^ | BUFX2   | 0.213 | 0.412 |   5.509 |   95.724 | 
     | MINC0/FE_OFC9250_n_rst                       | A ^ -> Y v | INVX8   | 0.755 | 0.517 |   6.026 |   96.241 | 
     | MINC0/FE_OFC10128_n_rst                      | A v -> Y v | BUFX4   | 0.964 | 0.997 |   7.023 |   97.238 | 
     | MINC0/FE_OFC9289_n_rst                       | A v -> Y ^ | INVX8   | 0.889 | 0.930 |   7.953 |   98.167 | 
     | MINC0/FE_OFC9317_n_rst                       | A ^ -> Y v | INVX8   | 0.863 | 0.691 |   8.643 |   98.858 | 
     | MINC0/SHA2/M0/FE_OFC10127_n_rst              | A v -> Y v | BUFX4   | 0.753 | 0.864 |   9.507 |   99.722 | 
     | MINC0/SHA2/M0/FE_OFCC10926_FE_OFN10127_n_rst | A v -> Y v | CLKBUF1 | 0.512 | 0.735 |  10.242 |  100.456 | 
     | MINC0/SHA2/M0/FE_OFC9341_n_rst               | A v -> Y ^ | INVX8   | 0.831 | 0.647 |  10.888 |  101.103 | 
     | MINC0/SHA2/M0/FE_OFC9354_n_rst               | A ^ -> Y v | INVX2   | 0.515 | 0.651 |  11.539 |  101.754 | 
     | MINC0/SHA2/M0/FE_OFC9364_n_rst               | A v -> Y ^ | INVX8   | 0.880 | 0.553 |  12.092 |  102.307 | 
     | MINC0/SHA2/M0/\w_reg[46][1]                  | R ^        | DFFSR   | 1.056 | 0.271 |  12.363 |  102.577 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |            |       |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-------+-------+-------+---------+----------| 
     |                             | clk ^      |       | 0.079 |       |   0.033 |  -90.182 | 
     | clk__L1_I0                  | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |  -90.058 | 
     | clk__L2_I0                  | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.398 |  -89.817 | 
     | clk__L3_I0                  | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.808 |  -89.407 | 
     | clk__L4_I1                  | A v -> Y ^ | INVX8 | 0.429 | 0.400 |   1.207 |  -89.008 | 
     | clk__L5_I3                  | A ^ -> Y v | INVX8 | 0.331 | 0.345 |   1.552 |  -88.662 | 
     | clk__L6_I10                 | A v -> Y ^ | INVX8 | 0.315 | 0.299 |   1.851 |  -88.363 | 
     | clk__L7_I31                 | A ^ -> Y v | INVX8 | 0.392 | 0.332 |   2.183 |  -88.031 | 
     | clk__L8_I124                | A v -> Y ^ | INVX8 | 0.294 | 0.327 |   2.511 |  -87.704 | 
     | MINC0/SHA2/M0/\w_reg[46][1] | CLK ^      | DFFSR | 0.299 | 0.007 |   2.518 |  -87.697 | 
     +---------------------------------------------------------------------------------------+ 
Path 22: MET Recovery Check with Pin MINC0/SHA2/M0/\w_reg[46][14] /CLK 
Endpoint:   MINC0/SHA2/M0/\w_reg[46][14] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                           (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.519
- Recovery                     -0.060
+ Phase Shift                 100.000
= Required Time               102.579
- Arrival Time                 12.363
= Slack Time                   90.215
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            1.025
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                              | n_rst ^    |         | 0.070 |       |   1.025 |   91.241 | 
     | FE_PHC11319_n_rst                            | A ^ -> Y ^ | BUFX2   | 0.069 | 0.171 |   1.196 |   91.412 | 
     | FE_PHC11777_n_rst                            | A ^ -> Y ^ | BUFX2   | 0.072 | 0.170 |   1.366 |   91.582 | 
     | FE_PHC10930_n_rst                            | A ^ -> Y ^ | BUFX2   | 0.476 | 0.456 |   1.822 |   92.037 | 
     | FE_OFC9155_n_rst                             | A ^ -> Y v | INVX8   | 0.881 | 0.583 |   2.405 |   92.620 | 
     | FE_OFC9156_n_rst                             | A v -> Y ^ | INVX8   | 0.979 | 0.927 |   3.332 |   93.547 | 
     | MINC0/FE_OFC9176_n_rst                       | A ^ -> Y v | INVX8   | 0.835 | 0.740 |   4.072 |   94.288 | 
     | MINC0/FE_OFC9212_n_rst                       | A v -> Y ^ | INVX8   | 0.898 | 1.025 |   5.097 |   95.313 | 
     | MINC0/FE_OFC9380_n_rst                       | A ^ -> Y ^ | BUFX2   | 0.213 | 0.412 |   5.509 |   95.725 | 
     | MINC0/FE_OFC9250_n_rst                       | A ^ -> Y v | INVX8   | 0.755 | 0.517 |   6.026 |   96.242 | 
     | MINC0/FE_OFC10128_n_rst                      | A v -> Y v | BUFX4   | 0.964 | 0.997 |   7.023 |   97.239 | 
     | MINC0/FE_OFC9289_n_rst                       | A v -> Y ^ | INVX8   | 0.889 | 0.930 |   7.953 |   98.168 | 
     | MINC0/FE_OFC9317_n_rst                       | A ^ -> Y v | INVX8   | 0.863 | 0.691 |   8.643 |   98.859 | 
     | MINC0/SHA2/M0/FE_OFC10127_n_rst              | A v -> Y v | BUFX4   | 0.753 | 0.864 |   9.507 |   99.722 | 
     | MINC0/SHA2/M0/FE_OFCC10926_FE_OFN10127_n_rst | A v -> Y v | CLKBUF1 | 0.512 | 0.735 |  10.242 |  100.457 | 
     | MINC0/SHA2/M0/FE_OFC9341_n_rst               | A v -> Y ^ | INVX8   | 0.831 | 0.647 |  10.888 |  101.104 | 
     | MINC0/SHA2/M0/FE_OFC9354_n_rst               | A ^ -> Y v | INVX2   | 0.515 | 0.651 |  11.539 |  101.755 | 
     | MINC0/SHA2/M0/FE_OFC9364_n_rst               | A v -> Y ^ | INVX8   | 0.880 | 0.553 |  12.092 |  102.307 | 
     | MINC0/SHA2/M0/\w_reg[46][14]                 | R ^        | DFFSR   | 1.056 | 0.271 |  12.363 |  102.579 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                              |            |       |       |       |  Time   |   Time   | 
     |------------------------------+------------+-------+-------+-------+---------+----------| 
     |                              | clk ^      |       | 0.079 |       |   0.033 |  -90.183 | 
     | clk__L1_I0                   | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |  -90.059 | 
     | clk__L2_I0                   | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.397 |  -89.818 | 
     | clk__L3_I0                   | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.807 |  -89.408 | 
     | clk__L4_I1                   | A v -> Y ^ | INVX8 | 0.429 | 0.400 |   1.207 |  -89.008 | 
     | clk__L5_I3                   | A ^ -> Y v | INVX8 | 0.331 | 0.345 |   1.552 |  -88.663 | 
     | clk__L6_I10                  | A v -> Y ^ | INVX8 | 0.315 | 0.299 |   1.851 |  -88.364 | 
     | clk__L7_I31                  | A ^ -> Y v | INVX8 | 0.392 | 0.332 |   2.183 |  -88.032 | 
     | clk__L8_I124                 | A v -> Y ^ | INVX8 | 0.294 | 0.327 |   2.511 |  -87.705 | 
     | MINC0/SHA2/M0/\w_reg[46][14] | CLK ^      | DFFSR | 0.299 | 0.008 |   2.519 |  -87.697 | 
     +----------------------------------------------------------------------------------------+ 
Path 23: MET Recovery Check with Pin MINC0/SHA2/M0/\w_reg[46][21] /CLK 
Endpoint:   MINC0/SHA2/M0/\w_reg[46][21] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                           (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.519
- Recovery                     -0.060
+ Phase Shift                 100.000
= Required Time               102.578
- Arrival Time                 12.362
= Slack Time                   90.217
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            1.025
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                              | n_rst ^    |         | 0.070 |       |   1.025 |   91.242 | 
     | FE_PHC11319_n_rst                            | A ^ -> Y ^ | BUFX2   | 0.069 | 0.171 |   1.196 |   91.413 | 
     | FE_PHC11777_n_rst                            | A ^ -> Y ^ | BUFX2   | 0.072 | 0.170 |   1.366 |   91.583 | 
     | FE_PHC10930_n_rst                            | A ^ -> Y ^ | BUFX2   | 0.476 | 0.456 |   1.822 |   92.038 | 
     | FE_OFC9155_n_rst                             | A ^ -> Y v | INVX8   | 0.881 | 0.583 |   2.405 |   92.621 | 
     | FE_OFC9156_n_rst                             | A v -> Y ^ | INVX8   | 0.979 | 0.927 |   3.332 |   93.548 | 
     | MINC0/FE_OFC9176_n_rst                       | A ^ -> Y v | INVX8   | 0.835 | 0.740 |   4.072 |   94.289 | 
     | MINC0/FE_OFC9212_n_rst                       | A v -> Y ^ | INVX8   | 0.898 | 1.025 |   5.097 |   95.314 | 
     | MINC0/FE_OFC9380_n_rst                       | A ^ -> Y ^ | BUFX2   | 0.213 | 0.412 |   5.509 |   95.726 | 
     | MINC0/FE_OFC9250_n_rst                       | A ^ -> Y v | INVX8   | 0.755 | 0.517 |   6.027 |   96.243 | 
     | MINC0/FE_OFC10128_n_rst                      | A v -> Y v | BUFX4   | 0.964 | 0.997 |   7.023 |   97.240 | 
     | MINC0/FE_OFC9289_n_rst                       | A v -> Y ^ | INVX8   | 0.889 | 0.930 |   7.953 |   98.169 | 
     | MINC0/FE_OFC9317_n_rst                       | A ^ -> Y v | INVX8   | 0.863 | 0.691 |   8.643 |   98.860 | 
     | MINC0/SHA2/M0/FE_OFC10127_n_rst              | A v -> Y v | BUFX4   | 0.753 | 0.864 |   9.507 |   99.724 | 
     | MINC0/SHA2/M0/FE_OFCC10926_FE_OFN10127_n_rst | A v -> Y v | CLKBUF1 | 0.512 | 0.735 |  10.242 |  100.458 | 
     | MINC0/SHA2/M0/FE_OFC9341_n_rst               | A v -> Y ^ | INVX8   | 0.831 | 0.647 |  10.888 |  101.105 | 
     | MINC0/SHA2/M0/FE_OFC9354_n_rst               | A ^ -> Y v | INVX2   | 0.515 | 0.651 |  11.539 |  101.756 | 
     | MINC0/SHA2/M0/FE_OFC9364_n_rst               | A v -> Y ^ | INVX8   | 0.880 | 0.553 |  12.092 |  102.309 | 
     | MINC0/SHA2/M0/\w_reg[46][21]                 | R ^        | DFFSR   | 1.056 | 0.270 |  12.362 |  102.578 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                              |            |       |       |       |  Time   |   Time   | 
     |------------------------------+------------+-------+-------+-------+---------+----------| 
     |                              | clk ^      |       | 0.079 |       |   0.033 |  -90.184 | 
     | clk__L1_I0                   | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |  -90.060 | 
     | clk__L2_I0                   | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.397 |  -89.819 | 
     | clk__L3_I0                   | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.807 |  -89.409 | 
     | clk__L4_I1                   | A v -> Y ^ | INVX8 | 0.429 | 0.400 |   1.207 |  -89.009 | 
     | clk__L5_I3                   | A ^ -> Y v | INVX8 | 0.331 | 0.345 |   1.552 |  -88.664 | 
     | clk__L6_I10                  | A v -> Y ^ | INVX8 | 0.315 | 0.299 |   1.851 |  -88.365 | 
     | clk__L7_I31                  | A ^ -> Y v | INVX8 | 0.392 | 0.332 |   2.183 |  -88.033 | 
     | clk__L8_I124                 | A v -> Y ^ | INVX8 | 0.294 | 0.327 |   2.511 |  -87.706 | 
     | MINC0/SHA2/M0/\w_reg[46][21] | CLK ^      | DFFSR | 0.299 | 0.008 |   2.519 |  -87.698 | 
     +----------------------------------------------------------------------------------------+ 
Path 24: MET Recovery Check with Pin MINC0/SHA2/M0/\w_reg[46][0] /CLK 
Endpoint:   MINC0/SHA2/M0/\w_reg[46][0] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                          (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.519
- Recovery                     -0.060
+ Phase Shift                 100.000
= Required Time               102.578
- Arrival Time                 12.361
= Slack Time                   90.217
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            1.025
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                              | n_rst ^    |         | 0.070 |       |   1.025 |   91.242 | 
     | FE_PHC11319_n_rst                            | A ^ -> Y ^ | BUFX2   | 0.069 | 0.171 |   1.196 |   91.413 | 
     | FE_PHC11777_n_rst                            | A ^ -> Y ^ | BUFX2   | 0.072 | 0.170 |   1.366 |   91.584 | 
     | FE_PHC10930_n_rst                            | A ^ -> Y ^ | BUFX2   | 0.476 | 0.456 |   1.822 |   92.039 | 
     | FE_OFC9155_n_rst                             | A ^ -> Y v | INVX8   | 0.881 | 0.583 |   2.405 |   92.622 | 
     | FE_OFC9156_n_rst                             | A v -> Y ^ | INVX8   | 0.979 | 0.927 |   3.332 |   93.549 | 
     | MINC0/FE_OFC9176_n_rst                       | A ^ -> Y v | INVX8   | 0.835 | 0.740 |   4.072 |   94.290 | 
     | MINC0/FE_OFC9212_n_rst                       | A v -> Y ^ | INVX8   | 0.898 | 1.025 |   5.097 |   95.315 | 
     | MINC0/FE_OFC9380_n_rst                       | A ^ -> Y ^ | BUFX2   | 0.213 | 0.412 |   5.509 |   95.727 | 
     | MINC0/FE_OFC9250_n_rst                       | A ^ -> Y v | INVX8   | 0.755 | 0.517 |   6.026 |   96.244 | 
     | MINC0/FE_OFC10128_n_rst                      | A v -> Y v | BUFX4   | 0.964 | 0.997 |   7.023 |   97.241 | 
     | MINC0/FE_OFC9289_n_rst                       | A v -> Y ^ | INVX8   | 0.889 | 0.930 |   7.953 |   98.170 | 
     | MINC0/FE_OFC9317_n_rst                       | A ^ -> Y v | INVX8   | 0.863 | 0.691 |   8.643 |   98.861 | 
     | MINC0/SHA2/M0/FE_OFC10127_n_rst              | A v -> Y v | BUFX4   | 0.753 | 0.864 |   9.507 |   99.724 | 
     | MINC0/SHA2/M0/FE_OFCC10926_FE_OFN10127_n_rst | A v -> Y v | CLKBUF1 | 0.512 | 0.735 |  10.242 |  100.459 | 
     | MINC0/SHA2/M0/FE_OFC9341_n_rst               | A v -> Y ^ | INVX8   | 0.831 | 0.647 |  10.888 |  101.106 | 
     | MINC0/SHA2/M0/FE_OFC9354_n_rst               | A ^ -> Y v | INVX2   | 0.515 | 0.651 |  11.539 |  101.756 | 
     | MINC0/SHA2/M0/FE_OFC9364_n_rst               | A v -> Y ^ | INVX8   | 0.880 | 0.553 |  12.092 |  102.309 | 
     | MINC0/SHA2/M0/\w_reg[46][0]                  | R ^        | DFFSR   | 1.056 | 0.269 |  12.361 |  102.578 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |            |       |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-------+-------+-------+---------+----------| 
     |                             | clk ^      |       | 0.079 |       |   0.033 |  -90.185 | 
     | clk__L1_I0                  | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |  -90.061 | 
     | clk__L2_I0                  | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.397 |  -89.820 | 
     | clk__L3_I0                  | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.807 |  -89.410 | 
     | clk__L4_I1                  | A v -> Y ^ | INVX8 | 0.429 | 0.400 |   1.207 |  -89.010 | 
     | clk__L5_I3                  | A ^ -> Y v | INVX8 | 0.331 | 0.345 |   1.552 |  -88.665 | 
     | clk__L6_I10                 | A v -> Y ^ | INVX8 | 0.315 | 0.299 |   1.851 |  -88.366 | 
     | clk__L7_I31                 | A ^ -> Y v | INVX8 | 0.392 | 0.332 |   2.183 |  -88.034 | 
     | clk__L8_I124                | A v -> Y ^ | INVX8 | 0.294 | 0.327 |   2.511 |  -87.707 | 
     | MINC0/SHA2/M0/\w_reg[46][0] | CLK ^      | DFFSR | 0.299 | 0.008 |   2.519 |  -87.699 | 
     +---------------------------------------------------------------------------------------+ 
Path 25: MET Recovery Check with Pin MINC0/SHA2/M0/\w_reg[46][17] /CLK 
Endpoint:   MINC0/SHA2/M0/\w_reg[46][17] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                           (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.521
- Recovery                     -0.060
+ Phase Shift                 100.000
= Required Time               102.580
- Arrival Time                 12.362
= Slack Time                   90.218
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            1.025
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                              | n_rst ^    |         | 0.070 |       |   1.025 |   91.244 | 
     | FE_PHC11319_n_rst                            | A ^ -> Y ^ | BUFX2   | 0.069 | 0.171 |   1.196 |   91.415 | 
     | FE_PHC11777_n_rst                            | A ^ -> Y ^ | BUFX2   | 0.072 | 0.170 |   1.366 |   91.585 | 
     | FE_PHC10930_n_rst                            | A ^ -> Y ^ | BUFX2   | 0.476 | 0.456 |   1.822 |   92.040 | 
     | FE_OFC9155_n_rst                             | A ^ -> Y v | INVX8   | 0.881 | 0.583 |   2.405 |   92.623 | 
     | FE_OFC9156_n_rst                             | A v -> Y ^ | INVX8   | 0.979 | 0.927 |   3.332 |   93.550 | 
     | MINC0/FE_OFC9176_n_rst                       | A ^ -> Y v | INVX8   | 0.835 | 0.740 |   4.072 |   94.291 | 
     | MINC0/FE_OFC9212_n_rst                       | A v -> Y ^ | INVX8   | 0.898 | 1.025 |   5.097 |   95.316 | 
     | MINC0/FE_OFC9380_n_rst                       | A ^ -> Y ^ | BUFX2   | 0.213 | 0.412 |   5.509 |   95.728 | 
     | MINC0/FE_OFC9250_n_rst                       | A ^ -> Y v | INVX8   | 0.755 | 0.517 |   6.026 |   96.245 | 
     | MINC0/FE_OFC10128_n_rst                      | A v -> Y v | BUFX4   | 0.964 | 0.997 |   7.023 |   97.242 | 
     | MINC0/FE_OFC9289_n_rst                       | A v -> Y ^ | INVX8   | 0.889 | 0.930 |   7.953 |   98.171 | 
     | MINC0/FE_OFC9317_n_rst                       | A ^ -> Y v | INVX8   | 0.863 | 0.691 |   8.643 |   98.862 | 
     | MINC0/SHA2/M0/FE_OFC10127_n_rst              | A v -> Y v | BUFX4   | 0.753 | 0.864 |   9.507 |   99.725 | 
     | MINC0/SHA2/M0/FE_OFCC10926_FE_OFN10127_n_rst | A v -> Y v | CLKBUF1 | 0.512 | 0.735 |  10.242 |  100.460 | 
     | MINC0/SHA2/M0/FE_OFC9341_n_rst               | A v -> Y ^ | INVX8   | 0.831 | 0.647 |  10.888 |  101.107 | 
     | MINC0/SHA2/M0/FE_OFC9354_n_rst               | A ^ -> Y v | INVX2   | 0.515 | 0.651 |  11.539 |  101.758 | 
     | MINC0/SHA2/M0/FE_OFC9364_n_rst               | A v -> Y ^ | INVX8   | 0.880 | 0.553 |  12.092 |  102.310 | 
     | MINC0/SHA2/M0/\w_reg[46][17]                 | R ^        | DFFSR   | 1.056 | 0.270 |  12.362 |  102.580 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                              |            |       |       |       |  Time   |   Time   | 
     |------------------------------+------------+-------+-------+-------+---------+----------| 
     |                              | clk ^      |       | 0.079 |       |   0.033 |  -90.186 | 
     | clk__L1_I0                   | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |  -90.062 | 
     | clk__L2_I0                   | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.397 |  -89.821 | 
     | clk__L3_I0                   | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.807 |  -89.411 | 
     | clk__L4_I1                   | A v -> Y ^ | INVX8 | 0.429 | 0.400 |   1.207 |  -89.011 | 
     | clk__L5_I3                   | A ^ -> Y v | INVX8 | 0.331 | 0.345 |   1.552 |  -88.666 | 
     | clk__L6_I10                  | A v -> Y ^ | INVX8 | 0.315 | 0.299 |   1.851 |  -88.367 | 
     | clk__L7_I31                  | A ^ -> Y v | INVX8 | 0.392 | 0.332 |   2.183 |  -88.035 | 
     | clk__L8_I124                 | A v -> Y ^ | INVX8 | 0.294 | 0.327 |   2.511 |  -87.708 | 
     | MINC0/SHA2/M0/\w_reg[46][17] | CLK ^      | DFFSR | 0.300 | 0.010 |   2.521 |  -87.698 | 
     +----------------------------------------------------------------------------------------+ 
Path 26: MET Recovery Check with Pin MINC0/SHA2/M0/\w_reg[46][15] /CLK 
Endpoint:   MINC0/SHA2/M0/\w_reg[46][15] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                           (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.520
- Recovery                     -0.060
+ Phase Shift                 100.000
= Required Time               102.580
- Arrival Time                 12.361
= Slack Time                   90.219
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            1.025
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                              | n_rst ^    |         | 0.070 |       |   1.025 |   91.244 | 
     | FE_PHC11319_n_rst                            | A ^ -> Y ^ | BUFX2   | 0.069 | 0.171 |   1.196 |   91.415 | 
     | FE_PHC11777_n_rst                            | A ^ -> Y ^ | BUFX2   | 0.072 | 0.170 |   1.366 |   91.585 | 
     | FE_PHC10930_n_rst                            | A ^ -> Y ^ | BUFX2   | 0.476 | 0.456 |   1.822 |   92.041 | 
     | FE_OFC9155_n_rst                             | A ^ -> Y v | INVX8   | 0.881 | 0.583 |   2.405 |   92.624 | 
     | FE_OFC9156_n_rst                             | A v -> Y ^ | INVX8   | 0.979 | 0.927 |   3.332 |   93.551 | 
     | MINC0/FE_OFC9176_n_rst                       | A ^ -> Y v | INVX8   | 0.835 | 0.740 |   4.072 |   94.291 | 
     | MINC0/FE_OFC9212_n_rst                       | A v -> Y ^ | INVX8   | 0.898 | 1.025 |   5.097 |   95.316 | 
     | MINC0/FE_OFC9380_n_rst                       | A ^ -> Y ^ | BUFX2   | 0.213 | 0.412 |   5.509 |   95.728 | 
     | MINC0/FE_OFC9250_n_rst                       | A ^ -> Y v | INVX8   | 0.755 | 0.517 |   6.026 |   96.245 | 
     | MINC0/FE_OFC10128_n_rst                      | A v -> Y v | BUFX4   | 0.964 | 0.997 |   7.023 |   97.242 | 
     | MINC0/FE_OFC9289_n_rst                       | A v -> Y ^ | INVX8   | 0.889 | 0.930 |   7.953 |   98.172 | 
     | MINC0/FE_OFC9317_n_rst                       | A ^ -> Y v | INVX8   | 0.863 | 0.691 |   8.643 |   98.862 | 
     | MINC0/SHA2/M0/FE_OFC10127_n_rst              | A v -> Y v | BUFX4   | 0.753 | 0.864 |   9.507 |   99.726 | 
     | MINC0/SHA2/M0/FE_OFCC10926_FE_OFN10127_n_rst | A v -> Y v | CLKBUF1 | 0.512 | 0.735 |  10.242 |  100.460 | 
     | MINC0/SHA2/M0/FE_OFC9341_n_rst               | A v -> Y ^ | INVX8   | 0.831 | 0.647 |  10.888 |  101.107 | 
     | MINC0/SHA2/M0/FE_OFC9354_n_rst               | A ^ -> Y v | INVX2   | 0.515 | 0.651 |  11.539 |  101.758 | 
     | MINC0/SHA2/M0/FE_OFC9364_n_rst               | A v -> Y ^ | INVX8   | 0.880 | 0.553 |  12.092 |  102.311 | 
     | MINC0/SHA2/M0/\w_reg[46][15]                 | R ^        | DFFSR   | 1.056 | 0.269 |  12.361 |  102.580 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                              |            |       |       |       |  Time   |   Time   | 
     |------------------------------+------------+-------+-------+-------+---------+----------| 
     |                              | clk ^      |       | 0.079 |       |   0.033 |  -90.186 | 
     | clk__L1_I0                   | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |  -90.062 | 
     | clk__L2_I0                   | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.398 |  -89.821 | 
     | clk__L3_I0                   | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.808 |  -89.411 | 
     | clk__L4_I1                   | A v -> Y ^ | INVX8 | 0.429 | 0.400 |   1.207 |  -89.012 | 
     | clk__L5_I3                   | A ^ -> Y v | INVX8 | 0.331 | 0.345 |   1.552 |  -88.666 | 
     | clk__L6_I10                  | A v -> Y ^ | INVX8 | 0.315 | 0.299 |   1.851 |  -88.367 | 
     | clk__L7_I31                  | A ^ -> Y v | INVX8 | 0.392 | 0.332 |   2.183 |  -88.035 | 
     | clk__L8_I124                 | A v -> Y ^ | INVX8 | 0.294 | 0.327 |   2.511 |  -87.708 | 
     | MINC0/SHA2/M0/\w_reg[46][15] | CLK ^      | DFFSR | 0.300 | 0.009 |   2.520 |  -87.699 | 
     +----------------------------------------------------------------------------------------+ 
Path 27: MET Recovery Check with Pin MINC0/SHA2/M0/\w_reg[46][20] /CLK 
Endpoint:   MINC0/SHA2/M0/\w_reg[46][20] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                           (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.521
- Recovery                     -0.060
+ Phase Shift                 100.000
= Required Time               102.581
- Arrival Time                 12.358
= Slack Time                   90.223
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            1.025
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                              | n_rst ^    |         | 0.070 |       |   1.025 |   91.248 | 
     | FE_PHC11319_n_rst                            | A ^ -> Y ^ | BUFX2   | 0.069 | 0.171 |   1.196 |   91.419 | 
     | FE_PHC11777_n_rst                            | A ^ -> Y ^ | BUFX2   | 0.072 | 0.170 |   1.366 |   91.589 | 
     | FE_PHC10930_n_rst                            | A ^ -> Y ^ | BUFX2   | 0.476 | 0.456 |   1.822 |   92.045 | 
     | FE_OFC9155_n_rst                             | A ^ -> Y v | INVX8   | 0.881 | 0.583 |   2.405 |   92.627 | 
     | FE_OFC9156_n_rst                             | A v -> Y ^ | INVX8   | 0.979 | 0.927 |   3.332 |   93.554 | 
     | MINC0/FE_OFC9176_n_rst                       | A ^ -> Y v | INVX8   | 0.835 | 0.740 |   4.072 |   94.295 | 
     | MINC0/FE_OFC9212_n_rst                       | A v -> Y ^ | INVX8   | 0.898 | 1.025 |   5.097 |   95.320 | 
     | MINC0/FE_OFC9380_n_rst                       | A ^ -> Y ^ | BUFX2   | 0.213 | 0.412 |   5.509 |   95.732 | 
     | MINC0/FE_OFC9250_n_rst                       | A ^ -> Y v | INVX8   | 0.755 | 0.517 |   6.026 |   96.249 | 
     | MINC0/FE_OFC10128_n_rst                      | A v -> Y v | BUFX4   | 0.964 | 0.997 |   7.023 |   97.246 | 
     | MINC0/FE_OFC9289_n_rst                       | A v -> Y ^ | INVX8   | 0.889 | 0.930 |   7.953 |   98.175 | 
     | MINC0/FE_OFC9317_n_rst                       | A ^ -> Y v | INVX8   | 0.863 | 0.691 |   8.643 |   98.866 | 
     | MINC0/SHA2/M0/FE_OFC10127_n_rst              | A v -> Y v | BUFX4   | 0.753 | 0.864 |   9.507 |   99.730 | 
     | MINC0/SHA2/M0/FE_OFCC10926_FE_OFN10127_n_rst | A v -> Y v | CLKBUF1 | 0.512 | 0.735 |  10.242 |  100.464 | 
     | MINC0/SHA2/M0/FE_OFC9341_n_rst               | A v -> Y ^ | INVX8   | 0.831 | 0.647 |  10.888 |  101.111 | 
     | MINC0/SHA2/M0/FE_OFC9354_n_rst               | A ^ -> Y v | INVX2   | 0.515 | 0.651 |  11.539 |  101.762 | 
     | MINC0/SHA2/M0/FE_OFC9364_n_rst               | A v -> Y ^ | INVX8   | 0.880 | 0.553 |  12.092 |  102.315 | 
     | MINC0/SHA2/M0/\w_reg[46][20]                 | R ^        | DFFSR   | 1.057 | 0.266 |  12.358 |  102.581 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                              |            |       |       |       |  Time   |   Time   | 
     |------------------------------+------------+-------+-------+-------+---------+----------| 
     |                              | clk ^      |       | 0.079 |       |   0.033 |  -90.190 | 
     | clk__L1_I0                   | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |  -90.066 | 
     | clk__L2_I0                   | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.397 |  -89.825 | 
     | clk__L3_I0                   | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.807 |  -89.415 | 
     | clk__L4_I1                   | A v -> Y ^ | INVX8 | 0.429 | 0.400 |   1.207 |  -89.016 | 
     | clk__L5_I3                   | A ^ -> Y v | INVX8 | 0.331 | 0.345 |   1.552 |  -88.670 | 
     | clk__L6_I10                  | A v -> Y ^ | INVX8 | 0.315 | 0.299 |   1.851 |  -88.371 | 
     | clk__L7_I31                  | A ^ -> Y v | INVX8 | 0.392 | 0.332 |   2.183 |  -88.039 | 
     | clk__L8_I124                 | A v -> Y ^ | INVX8 | 0.294 | 0.327 |   2.511 |  -87.712 | 
     | MINC0/SHA2/M0/\w_reg[46][20] | CLK ^      | DFFSR | 0.300 | 0.010 |   2.521 |  -87.702 | 
     +----------------------------------------------------------------------------------------+ 
Path 28: MET Recovery Check with Pin MINC0/SHA2/M0/\w_reg[46][3] /CLK 
Endpoint:   MINC0/SHA2/M0/\w_reg[46][3] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                          (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.521
- Recovery                     -0.060
+ Phase Shift                 100.000
= Required Time               102.581
- Arrival Time                 12.358
= Slack Time                   90.223
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            1.025
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                              | n_rst ^    |         | 0.070 |       |   1.025 |   91.248 | 
     | FE_PHC11319_n_rst                            | A ^ -> Y ^ | BUFX2   | 0.069 | 0.171 |   1.196 |   91.419 | 
     | FE_PHC11777_n_rst                            | A ^ -> Y ^ | BUFX2   | 0.072 | 0.170 |   1.366 |   91.589 | 
     | FE_PHC10930_n_rst                            | A ^ -> Y ^ | BUFX2   | 0.476 | 0.456 |   1.822 |   92.045 | 
     | FE_OFC9155_n_rst                             | A ^ -> Y v | INVX8   | 0.881 | 0.583 |   2.405 |   92.628 | 
     | FE_OFC9156_n_rst                             | A v -> Y ^ | INVX8   | 0.979 | 0.927 |   3.332 |   93.555 | 
     | MINC0/FE_OFC9176_n_rst                       | A ^ -> Y v | INVX8   | 0.835 | 0.740 |   4.072 |   94.295 | 
     | MINC0/FE_OFC9212_n_rst                       | A v -> Y ^ | INVX8   | 0.898 | 1.025 |   5.097 |   95.320 | 
     | MINC0/FE_OFC9380_n_rst                       | A ^ -> Y ^ | BUFX2   | 0.213 | 0.412 |   5.509 |   95.732 | 
     | MINC0/FE_OFC9250_n_rst                       | A ^ -> Y v | INVX8   | 0.755 | 0.517 |   6.027 |   96.249 | 
     | MINC0/FE_OFC10128_n_rst                      | A v -> Y v | BUFX4   | 0.964 | 0.997 |   7.023 |   97.246 | 
     | MINC0/FE_OFC9289_n_rst                       | A v -> Y ^ | INVX8   | 0.889 | 0.930 |   7.953 |   98.175 | 
     | MINC0/FE_OFC9317_n_rst                       | A ^ -> Y v | INVX8   | 0.863 | 0.691 |   8.643 |   98.866 | 
     | MINC0/SHA2/M0/FE_OFC10127_n_rst              | A v -> Y v | BUFX4   | 0.753 | 0.864 |   9.507 |   99.730 | 
     | MINC0/SHA2/M0/FE_OFCC10926_FE_OFN10127_n_rst | A v -> Y v | CLKBUF1 | 0.512 | 0.735 |  10.242 |  100.464 | 
     | MINC0/SHA2/M0/FE_OFC9341_n_rst               | A v -> Y ^ | INVX8   | 0.831 | 0.647 |  10.888 |  101.111 | 
     | MINC0/SHA2/M0/FE_OFC9354_n_rst               | A ^ -> Y v | INVX2   | 0.515 | 0.651 |  11.539 |  101.762 | 
     | MINC0/SHA2/M0/FE_OFC9364_n_rst               | A v -> Y ^ | INVX8   | 0.880 | 0.553 |  12.092 |  102.315 | 
     | MINC0/SHA2/M0/\w_reg[46][3]                  | R ^        | DFFSR   | 1.057 | 0.266 |  12.358 |  102.581 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |            |       |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-------+-------+-------+---------+----------| 
     |                             | clk ^      |       | 0.079 |       |   0.033 |  -90.190 | 
     | clk__L1_I0                  | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |  -90.066 | 
     | clk__L2_I0                  | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.397 |  -89.825 | 
     | clk__L3_I0                  | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.807 |  -89.415 | 
     | clk__L4_I1                  | A v -> Y ^ | INVX8 | 0.429 | 0.400 |   1.207 |  -89.016 | 
     | clk__L5_I3                  | A ^ -> Y v | INVX8 | 0.331 | 0.345 |   1.552 |  -88.670 | 
     | clk__L6_I10                 | A v -> Y ^ | INVX8 | 0.315 | 0.299 |   1.851 |  -88.371 | 
     | clk__L7_I31                 | A ^ -> Y v | INVX8 | 0.392 | 0.332 |   2.183 |  -88.039 | 
     | clk__L8_I124                | A v -> Y ^ | INVX8 | 0.294 | 0.327 |   2.511 |  -87.712 | 
     | MINC0/SHA2/M0/\w_reg[46][3] | CLK ^      | DFFSR | 0.300 | 0.010 |   2.521 |  -87.702 | 
     +---------------------------------------------------------------------------------------+ 
Path 29: MET Recovery Check with Pin MINC0/SHA2/M0/\w_reg[46][13] /CLK 
Endpoint:   MINC0/SHA2/M0/\w_reg[46][13] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                           (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.522
- Recovery                     -0.059
+ Phase Shift                 100.000
= Required Time               102.581
- Arrival Time                 12.352
= Slack Time                   90.229
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            1.025
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                              | n_rst ^    |         | 0.070 |       |   1.025 |   91.254 | 
     | FE_PHC11319_n_rst                            | A ^ -> Y ^ | BUFX2   | 0.069 | 0.171 |   1.196 |   91.425 | 
     | FE_PHC11777_n_rst                            | A ^ -> Y ^ | BUFX2   | 0.072 | 0.170 |   1.366 |   91.595 | 
     | FE_PHC10930_n_rst                            | A ^ -> Y ^ | BUFX2   | 0.476 | 0.456 |   1.822 |   92.051 | 
     | FE_OFC9155_n_rst                             | A ^ -> Y v | INVX8   | 0.881 | 0.583 |   2.405 |   92.634 | 
     | FE_OFC9156_n_rst                             | A v -> Y ^ | INVX8   | 0.979 | 0.927 |   3.332 |   93.561 | 
     | MINC0/FE_OFC9176_n_rst                       | A ^ -> Y v | INVX8   | 0.835 | 0.740 |   4.072 |   94.301 | 
     | MINC0/FE_OFC9212_n_rst                       | A v -> Y ^ | INVX8   | 0.898 | 1.025 |   5.097 |   95.327 | 
     | MINC0/FE_OFC9380_n_rst                       | A ^ -> Y ^ | BUFX2   | 0.213 | 0.412 |   5.509 |   95.738 | 
     | MINC0/FE_OFC9250_n_rst                       | A ^ -> Y v | INVX8   | 0.755 | 0.517 |   6.026 |   96.256 | 
     | MINC0/FE_OFC10128_n_rst                      | A v -> Y v | BUFX4   | 0.964 | 0.997 |   7.023 |   97.253 | 
     | MINC0/FE_OFC9289_n_rst                       | A v -> Y ^ | INVX8   | 0.889 | 0.930 |   7.953 |   98.182 | 
     | MINC0/FE_OFC9317_n_rst                       | A ^ -> Y v | INVX8   | 0.863 | 0.691 |   8.643 |   98.873 | 
     | MINC0/SHA2/M0/FE_OFC10127_n_rst              | A v -> Y v | BUFX4   | 0.753 | 0.864 |   9.507 |   99.736 | 
     | MINC0/SHA2/M0/FE_OFCC10926_FE_OFN10127_n_rst | A v -> Y v | CLKBUF1 | 0.512 | 0.735 |  10.242 |  100.471 | 
     | MINC0/SHA2/M0/FE_OFC9341_n_rst               | A v -> Y ^ | INVX8   | 0.831 | 0.647 |  10.888 |  101.118 | 
     | MINC0/SHA2/M0/FE_OFC9354_n_rst               | A ^ -> Y v | INVX2   | 0.515 | 0.651 |  11.539 |  101.768 | 
     | MINC0/SHA2/M0/FE_OFC9364_n_rst               | A v -> Y ^ | INVX8   | 0.880 | 0.553 |  12.092 |  102.321 | 
     | MINC0/SHA2/M0/\w_reg[46][13]                 | R ^        | DFFSR   | 1.057 | 0.260 |  12.352 |  102.581 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                              |            |       |       |       |  Time   |   Time   | 
     |------------------------------+------------+-------+-------+-------+---------+----------| 
     |                              | clk ^      |       | 0.079 |       |   0.033 |  -90.197 | 
     | clk__L1_I0                   | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |  -90.073 | 
     | clk__L2_I0                   | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.398 |  -89.832 | 
     | clk__L3_I0                   | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.808 |  -89.422 | 
     | clk__L4_I1                   | A v -> Y ^ | INVX8 | 0.429 | 0.400 |   1.207 |  -89.022 | 
     | clk__L5_I3                   | A ^ -> Y v | INVX8 | 0.331 | 0.345 |   1.552 |  -88.677 | 
     | clk__L6_I10                  | A v -> Y ^ | INVX8 | 0.315 | 0.299 |   1.851 |  -88.378 | 
     | clk__L7_I31                  | A ^ -> Y v | INVX8 | 0.392 | 0.332 |   2.183 |  -88.046 | 
     | clk__L8_I124                 | A v -> Y ^ | INVX8 | 0.294 | 0.327 |   2.511 |  -87.719 | 
     | MINC0/SHA2/M0/\w_reg[46][13] | CLK ^      | DFFSR | 0.301 | 0.011 |   2.522 |  -87.707 | 
     +----------------------------------------------------------------------------------------+ 
Path 30: MET Recovery Check with Pin MINC0/SHA2/M0/\w_reg[46][2] /CLK 
Endpoint:   MINC0/SHA2/M0/\w_reg[46][2] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                          (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.522
- Recovery                     -0.059
+ Phase Shift                 100.000
= Required Time               102.582
- Arrival Time                 12.350
= Slack Time                   90.232
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            1.025
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                              | n_rst ^    |         | 0.070 |       |   1.025 |   91.257 | 
     | FE_PHC11319_n_rst                            | A ^ -> Y ^ | BUFX2   | 0.069 | 0.171 |   1.196 |   91.428 | 
     | FE_PHC11777_n_rst                            | A ^ -> Y ^ | BUFX2   | 0.072 | 0.170 |   1.366 |   91.598 | 
     | FE_PHC10930_n_rst                            | A ^ -> Y ^ | BUFX2   | 0.476 | 0.456 |   1.822 |   92.054 | 
     | FE_OFC9155_n_rst                             | A ^ -> Y v | INVX8   | 0.881 | 0.583 |   2.405 |   92.637 | 
     | FE_OFC9156_n_rst                             | A v -> Y ^ | INVX8   | 0.979 | 0.927 |   3.332 |   93.564 | 
     | MINC0/FE_OFC9176_n_rst                       | A ^ -> Y v | INVX8   | 0.835 | 0.740 |   4.072 |   94.304 | 
     | MINC0/FE_OFC9212_n_rst                       | A v -> Y ^ | INVX8   | 0.898 | 1.025 |   5.097 |   95.329 | 
     | MINC0/FE_OFC9380_n_rst                       | A ^ -> Y ^ | BUFX2   | 0.213 | 0.412 |   5.509 |   95.741 | 
     | MINC0/FE_OFC9250_n_rst                       | A ^ -> Y v | INVX8   | 0.755 | 0.517 |   6.027 |   96.258 | 
     | MINC0/FE_OFC10128_n_rst                      | A v -> Y v | BUFX4   | 0.964 | 0.997 |   7.023 |   97.255 | 
     | MINC0/FE_OFC9289_n_rst                       | A v -> Y ^ | INVX8   | 0.889 | 0.930 |   7.953 |   98.185 | 
     | MINC0/FE_OFC9317_n_rst                       | A ^ -> Y v | INVX8   | 0.863 | 0.691 |   8.643 |   98.875 | 
     | MINC0/SHA2/M0/FE_OFC10127_n_rst              | A v -> Y v | BUFX4   | 0.753 | 0.864 |   9.507 |   99.739 | 
     | MINC0/SHA2/M0/FE_OFCC10926_FE_OFN10127_n_rst | A v -> Y v | CLKBUF1 | 0.512 | 0.735 |  10.242 |  100.474 | 
     | MINC0/SHA2/M0/FE_OFC9341_n_rst               | A v -> Y ^ | INVX8   | 0.831 | 0.647 |  10.888 |  101.120 | 
     | MINC0/SHA2/M0/FE_OFC9354_n_rst               | A ^ -> Y v | INVX2   | 0.515 | 0.651 |  11.539 |  101.771 | 
     | MINC0/SHA2/M0/FE_OFC9364_n_rst               | A v -> Y ^ | INVX8   | 0.880 | 0.553 |  12.092 |  102.324 | 
     | MINC0/SHA2/M0/\w_reg[46][2]                  | R ^        | DFFSR   | 1.057 | 0.258 |  12.350 |  102.582 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |            |       |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-------+-------+-------+---------+----------| 
     |                             | clk ^      |       | 0.079 |       |   0.033 |  -90.199 | 
     | clk__L1_I0                  | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |  -90.075 | 
     | clk__L2_I0                  | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.398 |  -89.834 | 
     | clk__L3_I0                  | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.808 |  -89.424 | 
     | clk__L4_I1                  | A v -> Y ^ | INVX8 | 0.429 | 0.400 |   1.207 |  -89.025 | 
     | clk__L5_I3                  | A ^ -> Y v | INVX8 | 0.331 | 0.345 |   1.552 |  -88.680 | 
     | clk__L6_I10                 | A v -> Y ^ | INVX8 | 0.315 | 0.299 |   1.851 |  -88.381 | 
     | clk__L7_I31                 | A ^ -> Y v | INVX8 | 0.392 | 0.332 |   2.183 |  -88.049 | 
     | clk__L8_I124                | A v -> Y ^ | INVX8 | 0.294 | 0.327 |   2.511 |  -87.721 | 
     | MINC0/SHA2/M0/\w_reg[46][2] | CLK ^      | DFFSR | 0.301 | 0.012 |   2.522 |  -87.710 | 
     +---------------------------------------------------------------------------------------+ 
Path 31: MET Recovery Check with Pin MINC0/SHA2/M0/\w_reg[46][12] /CLK 
Endpoint:   MINC0/SHA2/M0/\w_reg[46][12] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                           (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.523
- Recovery                     -0.059
+ Phase Shift                 100.000
= Required Time               102.583
- Arrival Time                 12.343
= Slack Time                   90.239
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            1.025
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                              | n_rst ^    |         | 0.070 |       |   1.025 |   91.264 | 
     | FE_PHC11319_n_rst                            | A ^ -> Y ^ | BUFX2   | 0.069 | 0.171 |   1.196 |   91.435 | 
     | FE_PHC11777_n_rst                            | A ^ -> Y ^ | BUFX2   | 0.072 | 0.170 |   1.366 |   91.605 | 
     | FE_PHC10930_n_rst                            | A ^ -> Y ^ | BUFX2   | 0.476 | 0.456 |   1.822 |   92.061 | 
     | FE_OFC9155_n_rst                             | A ^ -> Y v | INVX8   | 0.881 | 0.583 |   2.405 |   92.644 | 
     | FE_OFC9156_n_rst                             | A v -> Y ^ | INVX8   | 0.979 | 0.927 |   3.332 |   93.571 | 
     | MINC0/FE_OFC9176_n_rst                       | A ^ -> Y v | INVX8   | 0.835 | 0.740 |   4.072 |   94.311 | 
     | MINC0/FE_OFC9212_n_rst                       | A v -> Y ^ | INVX8   | 0.898 | 1.025 |   5.097 |   95.337 | 
     | MINC0/FE_OFC9380_n_rst                       | A ^ -> Y ^ | BUFX2   | 0.213 | 0.412 |   5.509 |   95.748 | 
     | MINC0/FE_OFC9250_n_rst                       | A ^ -> Y v | INVX8   | 0.755 | 0.517 |   6.027 |   96.266 | 
     | MINC0/FE_OFC10128_n_rst                      | A v -> Y v | BUFX4   | 0.964 | 0.997 |   7.023 |   97.263 | 
     | MINC0/FE_OFC9289_n_rst                       | A v -> Y ^ | INVX8   | 0.889 | 0.930 |   7.953 |   98.192 | 
     | MINC0/FE_OFC9317_n_rst                       | A ^ -> Y v | INVX8   | 0.863 | 0.691 |   8.643 |   98.883 | 
     | MINC0/SHA2/M0/FE_OFC10127_n_rst              | A v -> Y v | BUFX4   | 0.753 | 0.864 |   9.507 |   99.746 | 
     | MINC0/SHA2/M0/FE_OFCC10926_FE_OFN10127_n_rst | A v -> Y v | CLKBUF1 | 0.512 | 0.735 |  10.242 |  100.481 | 
     | MINC0/SHA2/M0/FE_OFC9341_n_rst               | A v -> Y ^ | INVX8   | 0.831 | 0.647 |  10.888 |  101.128 | 
     | MINC0/SHA2/M0/FE_OFC9354_n_rst               | A ^ -> Y v | INVX2   | 0.515 | 0.651 |  11.539 |  101.778 | 
     | MINC0/SHA2/M0/FE_OFC9364_n_rst               | A v -> Y ^ | INVX8   | 0.880 | 0.553 |  12.092 |  102.331 | 
     | MINC0/SHA2/M0/\w_reg[46][12]                 | R ^        | DFFSR   | 1.058 | 0.251 |  12.343 |  102.583 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                              |            |       |       |       |  Time   |   Time   | 
     |------------------------------+------------+-------+-------+-------+---------+----------| 
     |                              | clk ^      |       | 0.079 |       |   0.033 |  -90.206 | 
     | clk__L1_I0                   | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |  -90.082 | 
     | clk__L2_I0                   | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.398 |  -89.842 | 
     | clk__L3_I0                   | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.808 |  -89.432 | 
     | clk__L4_I1                   | A v -> Y ^ | INVX8 | 0.429 | 0.400 |   1.207 |  -89.032 | 
     | clk__L5_I3                   | A ^ -> Y v | INVX8 | 0.331 | 0.345 |   1.552 |  -88.687 | 
     | clk__L6_I10                  | A v -> Y ^ | INVX8 | 0.315 | 0.299 |   1.851 |  -88.388 | 
     | clk__L7_I31                  | A ^ -> Y v | INVX8 | 0.392 | 0.332 |   2.183 |  -88.056 | 
     | clk__L8_I124                 | A v -> Y ^ | INVX8 | 0.294 | 0.327 |   2.511 |  -87.729 | 
     | MINC0/SHA2/M0/\w_reg[46][12] | CLK ^      | DFFSR | 0.301 | 0.013 |   2.523 |  -87.716 | 
     +----------------------------------------------------------------------------------------+ 
Path 32: MET Recovery Check with Pin MINC0/SHA2/M0/\w_reg[46][6] /CLK 
Endpoint:   MINC0/SHA2/M0/\w_reg[46][6] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                          (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.523
- Recovery                     -0.059
+ Phase Shift                 100.000
= Required Time               102.583
- Arrival Time                 12.337
= Slack Time                   90.245
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            1.025
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                              | n_rst ^    |         | 0.070 |       |   1.025 |   91.270 | 
     | FE_PHC11319_n_rst                            | A ^ -> Y ^ | BUFX2   | 0.069 | 0.171 |   1.196 |   91.441 | 
     | FE_PHC11777_n_rst                            | A ^ -> Y ^ | BUFX2   | 0.072 | 0.170 |   1.366 |   91.611 | 
     | FE_PHC10930_n_rst                            | A ^ -> Y ^ | BUFX2   | 0.476 | 0.456 |   1.822 |   92.067 | 
     | FE_OFC9155_n_rst                             | A ^ -> Y v | INVX8   | 0.881 | 0.583 |   2.405 |   92.650 | 
     | FE_OFC9156_n_rst                             | A v -> Y ^ | INVX8   | 0.979 | 0.927 |   3.332 |   93.577 | 
     | MINC0/FE_OFC9176_n_rst                       | A ^ -> Y v | INVX8   | 0.835 | 0.740 |   4.072 |   94.317 | 
     | MINC0/FE_OFC9212_n_rst                       | A v -> Y ^ | INVX8   | 0.898 | 1.025 |   5.097 |   95.343 | 
     | MINC0/FE_OFC9380_n_rst                       | A ^ -> Y ^ | BUFX2   | 0.213 | 0.412 |   5.509 |   95.754 | 
     | MINC0/FE_OFC9250_n_rst                       | A ^ -> Y v | INVX8   | 0.755 | 0.517 |   6.027 |   96.272 | 
     | MINC0/FE_OFC10128_n_rst                      | A v -> Y v | BUFX4   | 0.964 | 0.997 |   7.023 |   97.269 | 
     | MINC0/FE_OFC9289_n_rst                       | A v -> Y ^ | INVX8   | 0.889 | 0.930 |   7.953 |   98.198 | 
     | MINC0/FE_OFC9317_n_rst                       | A ^ -> Y v | INVX8   | 0.863 | 0.691 |   8.643 |   98.889 | 
     | MINC0/SHA2/M0/FE_OFC10127_n_rst              | A v -> Y v | BUFX4   | 0.753 | 0.864 |   9.507 |   99.752 | 
     | MINC0/SHA2/M0/FE_OFCC10926_FE_OFN10127_n_rst | A v -> Y v | CLKBUF1 | 0.512 | 0.735 |  10.242 |  100.487 | 
     | MINC0/SHA2/M0/FE_OFC9341_n_rst               | A v -> Y ^ | INVX8   | 0.831 | 0.647 |  10.888 |  101.134 | 
     | MINC0/SHA2/M0/FE_OFC9354_n_rst               | A ^ -> Y v | INVX2   | 0.515 | 0.651 |  11.539 |  101.784 | 
     | MINC0/SHA2/M0/FE_OFC9364_n_rst               | A v -> Y ^ | INVX8   | 0.880 | 0.553 |  12.092 |  102.337 | 
     | MINC0/SHA2/M0/\w_reg[46][6]                  | R ^        | DFFSR   | 1.057 | 0.245 |  12.337 |  102.583 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |            |       |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-------+-------+-------+---------+----------| 
     |                             | clk ^      |       | 0.079 |       |   0.033 |  -90.213 | 
     | clk__L1_I0                  | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |  -90.089 | 
     | clk__L2_I0                  | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.397 |  -89.848 | 
     | clk__L3_I0                  | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.807 |  -89.438 | 
     | clk__L4_I1                  | A v -> Y ^ | INVX8 | 0.429 | 0.400 |   1.207 |  -89.038 | 
     | clk__L5_I3                  | A ^ -> Y v | INVX8 | 0.331 | 0.345 |   1.552 |  -88.693 | 
     | clk__L6_I10                 | A v -> Y ^ | INVX8 | 0.315 | 0.299 |   1.851 |  -88.394 | 
     | clk__L7_I31                 | A ^ -> Y v | INVX8 | 0.392 | 0.332 |   2.183 |  -88.062 | 
     | clk__L8_I124                | A v -> Y ^ | INVX8 | 0.294 | 0.327 |   2.511 |  -87.735 | 
     | MINC0/SHA2/M0/\w_reg[46][6] | CLK ^      | DFFSR | 0.301 | 0.013 |   2.523 |  -87.722 | 
     +---------------------------------------------------------------------------------------+ 
Path 33: MET Recovery Check with Pin MINC0/SHA2/M0/\w_reg[46][5] /CLK 
Endpoint:   MINC0/SHA2/M0/\w_reg[46][5] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                          (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.524
- Recovery                     -0.059
+ Phase Shift                 100.000
= Required Time               102.583
- Arrival Time                 12.336
= Slack Time                   90.248
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            1.025
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                              | n_rst ^    |         | 0.070 |       |   1.025 |   91.273 | 
     | FE_PHC11319_n_rst                            | A ^ -> Y ^ | BUFX2   | 0.069 | 0.171 |   1.196 |   91.444 | 
     | FE_PHC11777_n_rst                            | A ^ -> Y ^ | BUFX2   | 0.072 | 0.170 |   1.366 |   91.614 | 
     | FE_PHC10930_n_rst                            | A ^ -> Y ^ | BUFX2   | 0.476 | 0.456 |   1.822 |   92.070 | 
     | FE_OFC9155_n_rst                             | A ^ -> Y v | INVX8   | 0.881 | 0.583 |   2.405 |   92.652 | 
     | FE_OFC9156_n_rst                             | A v -> Y ^ | INVX8   | 0.979 | 0.927 |   3.332 |   93.579 | 
     | MINC0/FE_OFC9176_n_rst                       | A ^ -> Y v | INVX8   | 0.835 | 0.740 |   4.072 |   94.320 | 
     | MINC0/FE_OFC9212_n_rst                       | A v -> Y ^ | INVX8   | 0.898 | 1.025 |   5.097 |   95.345 | 
     | MINC0/FE_OFC9380_n_rst                       | A ^ -> Y ^ | BUFX2   | 0.213 | 0.412 |   5.509 |   95.757 | 
     | MINC0/FE_OFC9250_n_rst                       | A ^ -> Y v | INVX8   | 0.755 | 0.517 |   6.026 |   96.274 | 
     | MINC0/FE_OFC10128_n_rst                      | A v -> Y v | BUFX4   | 0.964 | 0.997 |   7.023 |   97.271 | 
     | MINC0/FE_OFC9289_n_rst                       | A v -> Y ^ | INVX8   | 0.889 | 0.930 |   7.953 |   98.200 | 
     | MINC0/FE_OFC9317_n_rst                       | A ^ -> Y v | INVX8   | 0.863 | 0.691 |   8.643 |   98.891 | 
     | MINC0/SHA2/M0/FE_OFC10127_n_rst              | A v -> Y v | BUFX4   | 0.753 | 0.864 |   9.507 |   99.755 | 
     | MINC0/SHA2/M0/FE_OFCC10926_FE_OFN10127_n_rst | A v -> Y v | CLKBUF1 | 0.512 | 0.735 |  10.242 |  100.489 | 
     | MINC0/SHA2/M0/FE_OFC9341_n_rst               | A v -> Y ^ | INVX8   | 0.831 | 0.647 |  10.888 |  101.136 | 
     | MINC0/SHA2/M0/FE_OFC9354_n_rst               | A ^ -> Y v | INVX2   | 0.515 | 0.651 |  11.539 |  101.787 | 
     | MINC0/SHA2/M0/FE_OFC9364_n_rst               | A v -> Y ^ | INVX8   | 0.880 | 0.553 |  12.092 |  102.340 | 
     | MINC0/SHA2/M0/\w_reg[46][5]                  | R ^        | DFFSR   | 1.057 | 0.244 |  12.336 |  102.583 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |            |       |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-------+-------+-------+---------+----------| 
     |                             | clk ^      |       | 0.079 |       |   0.033 |  -90.215 | 
     | clk__L1_I0                  | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |  -90.091 | 
     | clk__L2_I0                  | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.398 |  -89.850 | 
     | clk__L3_I0                  | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.808 |  -89.440 | 
     | clk__L4_I1                  | A v -> Y ^ | INVX8 | 0.429 | 0.400 |   1.207 |  -89.041 | 
     | clk__L5_I3                  | A ^ -> Y v | INVX8 | 0.331 | 0.345 |   1.552 |  -88.695 | 
     | clk__L6_I10                 | A v -> Y ^ | INVX8 | 0.315 | 0.299 |   1.851 |  -88.396 | 
     | clk__L7_I31                 | A ^ -> Y v | INVX8 | 0.392 | 0.332 |   2.183 |  -88.064 | 
     | clk__L8_I124                | A v -> Y ^ | INVX8 | 0.294 | 0.327 |   2.511 |  -87.737 | 
     | MINC0/SHA2/M0/\w_reg[46][5] | CLK ^      | DFFSR | 0.301 | 0.013 |   2.524 |  -87.724 | 
     +---------------------------------------------------------------------------------------+ 
Path 34: MET Recovery Check with Pin MINC0/SHA2/M0/\w_reg[46][4] /CLK 
Endpoint:   MINC0/SHA2/M0/\w_reg[46][4] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                          (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.524
- Recovery                     -0.059
+ Phase Shift                 100.000
= Required Time               102.584
- Arrival Time                 12.336
= Slack Time                   90.248
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            1.025
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                              | n_rst ^    |         | 0.070 |       |   1.025 |   91.273 | 
     | FE_PHC11319_n_rst                            | A ^ -> Y ^ | BUFX2   | 0.069 | 0.171 |   1.196 |   91.444 | 
     | FE_PHC11777_n_rst                            | A ^ -> Y ^ | BUFX2   | 0.072 | 0.170 |   1.366 |   91.614 | 
     | FE_PHC10930_n_rst                            | A ^ -> Y ^ | BUFX2   | 0.476 | 0.456 |   1.822 |   92.070 | 
     | FE_OFC9155_n_rst                             | A ^ -> Y v | INVX8   | 0.881 | 0.583 |   2.405 |   92.653 | 
     | FE_OFC9156_n_rst                             | A v -> Y ^ | INVX8   | 0.979 | 0.927 |   3.332 |   93.580 | 
     | MINC0/FE_OFC9176_n_rst                       | A ^ -> Y v | INVX8   | 0.835 | 0.740 |   4.072 |   94.320 | 
     | MINC0/FE_OFC9212_n_rst                       | A v -> Y ^ | INVX8   | 0.898 | 1.025 |   5.097 |   95.345 | 
     | MINC0/FE_OFC9380_n_rst                       | A ^ -> Y ^ | BUFX2   | 0.213 | 0.412 |   5.509 |   95.757 | 
     | MINC0/FE_OFC9250_n_rst                       | A ^ -> Y v | INVX8   | 0.755 | 0.517 |   6.026 |   96.274 | 
     | MINC0/FE_OFC10128_n_rst                      | A v -> Y v | BUFX4   | 0.964 | 0.997 |   7.023 |   97.271 | 
     | MINC0/FE_OFC9289_n_rst                       | A v -> Y ^ | INVX8   | 0.889 | 0.930 |   7.953 |   98.201 | 
     | MINC0/FE_OFC9317_n_rst                       | A ^ -> Y v | INVX8   | 0.863 | 0.691 |   8.643 |   98.891 | 
     | MINC0/SHA2/M0/FE_OFC10127_n_rst              | A v -> Y v | BUFX4   | 0.753 | 0.864 |   9.507 |   99.755 | 
     | MINC0/SHA2/M0/FE_OFCC10926_FE_OFN10127_n_rst | A v -> Y v | CLKBUF1 | 0.512 | 0.735 |  10.242 |  100.490 | 
     | MINC0/SHA2/M0/FE_OFC9341_n_rst               | A v -> Y ^ | INVX8   | 0.831 | 0.647 |  10.888 |  101.136 | 
     | MINC0/SHA2/M0/FE_OFC9354_n_rst               | A ^ -> Y v | INVX2   | 0.515 | 0.651 |  11.539 |  101.787 | 
     | MINC0/SHA2/M0/FE_OFC9364_n_rst               | A v -> Y ^ | INVX8   | 0.880 | 0.553 |  12.092 |  102.340 | 
     | MINC0/SHA2/M0/\w_reg[46][4]                  | R ^        | DFFSR   | 1.057 | 0.244 |  12.336 |  102.584 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |            |       |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-------+-------+-------+---------+----------| 
     |                             | clk ^      |       | 0.079 |       |   0.033 |  -90.215 | 
     | clk__L1_I0                  | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |  -90.091 | 
     | clk__L2_I0                  | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.398 |  -89.850 | 
     | clk__L3_I0                  | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.808 |  -89.440 | 
     | clk__L4_I1                  | A v -> Y ^ | INVX8 | 0.429 | 0.400 |   1.207 |  -89.041 | 
     | clk__L5_I3                  | A ^ -> Y v | INVX8 | 0.331 | 0.345 |   1.552 |  -88.696 | 
     | clk__L6_I10                 | A v -> Y ^ | INVX8 | 0.315 | 0.299 |   1.851 |  -88.396 | 
     | clk__L7_I31                 | A ^ -> Y v | INVX8 | 0.392 | 0.332 |   2.183 |  -88.064 | 
     | clk__L8_I124                | A v -> Y ^ | INVX8 | 0.294 | 0.327 |   2.511 |  -87.737 | 
     | MINC0/SHA2/M0/\w_reg[46][4] | CLK ^      | DFFSR | 0.301 | 0.014 |   2.524 |  -87.724 | 
     +---------------------------------------------------------------------------------------+ 
Path 35: MET Recovery Check with Pin MINC0/SHA2/M0/\w_reg[46][11] /CLK 
Endpoint:   MINC0/SHA2/M0/\w_reg[46][11] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                           (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.520
- Recovery                     -0.059
+ Phase Shift                 100.000
= Required Time               102.578
- Arrival Time                 12.328
= Slack Time                   90.250
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            1.025
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                              | n_rst ^    |         | 0.070 |       |   1.025 |   91.275 | 
     | FE_PHC11319_n_rst                            | A ^ -> Y ^ | BUFX2   | 0.069 | 0.171 |   1.196 |   91.446 | 
     | FE_PHC11777_n_rst                            | A ^ -> Y ^ | BUFX2   | 0.072 | 0.170 |   1.366 |   91.616 | 
     | FE_PHC10930_n_rst                            | A ^ -> Y ^ | BUFX2   | 0.476 | 0.456 |   1.822 |   92.072 | 
     | FE_OFC9155_n_rst                             | A ^ -> Y v | INVX8   | 0.881 | 0.583 |   2.405 |   92.655 | 
     | FE_OFC9156_n_rst                             | A v -> Y ^ | INVX8   | 0.979 | 0.927 |   3.332 |   93.582 | 
     | MINC0/FE_OFC9176_n_rst                       | A ^ -> Y v | INVX8   | 0.835 | 0.740 |   4.072 |   94.322 | 
     | MINC0/FE_OFC9212_n_rst                       | A v -> Y ^ | INVX8   | 0.898 | 1.025 |   5.097 |   95.348 | 
     | MINC0/FE_OFC9380_n_rst                       | A ^ -> Y ^ | BUFX2   | 0.213 | 0.412 |   5.509 |   95.759 | 
     | MINC0/FE_OFC9250_n_rst                       | A ^ -> Y v | INVX8   | 0.755 | 0.517 |   6.027 |   96.277 | 
     | MINC0/FE_OFC10128_n_rst                      | A v -> Y v | BUFX4   | 0.964 | 0.997 |   7.023 |   97.273 | 
     | MINC0/FE_OFC9289_n_rst                       | A v -> Y ^ | INVX8   | 0.889 | 0.930 |   7.953 |   98.203 | 
     | MINC0/FE_OFC9317_n_rst                       | A ^ -> Y v | INVX8   | 0.863 | 0.691 |   8.643 |   98.894 | 
     | MINC0/SHA2/M0/FE_OFC10127_n_rst              | A v -> Y v | BUFX4   | 0.753 | 0.864 |   9.507 |   99.757 | 
     | MINC0/SHA2/M0/FE_OFCC10926_FE_OFN10127_n_rst | A v -> Y v | CLKBUF1 | 0.512 | 0.735 |  10.242 |  100.492 | 
     | MINC0/SHA2/M0/FE_OFC9341_n_rst               | A v -> Y ^ | INVX8   | 0.831 | 0.647 |  10.888 |  101.139 | 
     | MINC0/SHA2/M0/FE_OFC9354_n_rst               | A ^ -> Y v | INVX2   | 0.515 | 0.651 |  11.539 |  101.789 | 
     | MINC0/SHA2/M0/FE_OFC9364_n_rst               | A v -> Y ^ | INVX8   | 0.880 | 0.553 |  12.092 |  102.342 | 
     | MINC0/SHA2/M0/\w_reg[46][11]                 | R ^        | DFFSR   | 1.057 | 0.236 |  12.328 |  102.578 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                              |            |       |       |       |  Time   |   Time   | 
     |------------------------------+------------+-------+-------+-------+---------+----------| 
     |                              | clk ^      |       | 0.079 |       |   0.033 |  -90.217 | 
     | clk__L1_I0                   | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |  -90.093 | 
     | clk__L2_I0                   | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.398 |  -89.853 | 
     | clk__L3_I0                   | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.808 |  -89.443 | 
     | clk__L4_I1                   | A v -> Y ^ | INVX8 | 0.429 | 0.400 |   1.207 |  -89.043 | 
     | clk__L5_I3                   | A ^ -> Y v | INVX8 | 0.331 | 0.345 |   1.552 |  -88.698 | 
     | clk__L6_I13                  | A v -> Y ^ | INVX8 | 0.321 | 0.300 |   1.853 |  -88.398 | 
     | clk__L7_I36                  | A ^ -> Y v | INVX8 | 0.350 | 0.357 |   2.210 |  -88.040 | 
     | clk__L8_I142                 | A v -> Y ^ | INVX8 | 0.310 | 0.298 |   2.508 |  -87.742 | 
     | MINC0/SHA2/M0/\w_reg[46][11] | CLK ^      | DFFSR | 0.316 | 0.012 |   2.520 |  -87.731 | 
     +----------------------------------------------------------------------------------------+ 
Path 36: MET Recovery Check with Pin MINC0/SHA2/M0/\w_reg[46][10] /CLK 
Endpoint:   MINC0/SHA2/M0/\w_reg[46][10] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                           (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.519
- Recovery                     -0.060
+ Phase Shift                 100.000
= Required Time               102.579
- Arrival Time                 12.314
= Slack Time                   90.264
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            1.025
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                              | n_rst ^    |         | 0.070 |       |   1.025 |   91.289 | 
     | FE_PHC11319_n_rst                            | A ^ -> Y ^ | BUFX2   | 0.069 | 0.171 |   1.196 |   91.460 | 
     | FE_PHC11777_n_rst                            | A ^ -> Y ^ | BUFX2   | 0.072 | 0.170 |   1.366 |   91.631 | 
     | FE_PHC10930_n_rst                            | A ^ -> Y ^ | BUFX2   | 0.476 | 0.456 |   1.822 |   92.086 | 
     | FE_OFC9155_n_rst                             | A ^ -> Y v | INVX8   | 0.881 | 0.583 |   2.405 |   92.669 | 
     | FE_OFC9156_n_rst                             | A v -> Y ^ | INVX8   | 0.979 | 0.927 |   3.332 |   93.596 | 
     | MINC0/FE_OFC9176_n_rst                       | A ^ -> Y v | INVX8   | 0.835 | 0.740 |   4.072 |   94.337 | 
     | MINC0/FE_OFC9212_n_rst                       | A v -> Y ^ | INVX8   | 0.898 | 1.025 |   5.097 |   95.362 | 
     | MINC0/FE_OFC9380_n_rst                       | A ^ -> Y ^ | BUFX2   | 0.213 | 0.412 |   5.509 |   95.774 | 
     | MINC0/FE_OFC9250_n_rst                       | A ^ -> Y v | INVX8   | 0.755 | 0.517 |   6.027 |   96.291 | 
     | MINC0/FE_OFC10128_n_rst                      | A v -> Y v | BUFX4   | 0.964 | 0.997 |   7.023 |   97.288 | 
     | MINC0/FE_OFC9289_n_rst                       | A v -> Y ^ | INVX8   | 0.889 | 0.930 |   7.953 |   98.217 | 
     | MINC0/FE_OFC9317_n_rst                       | A ^ -> Y v | INVX8   | 0.863 | 0.691 |   8.643 |   98.908 | 
     | MINC0/SHA2/M0/FE_OFC10127_n_rst              | A v -> Y v | BUFX4   | 0.753 | 0.864 |   9.507 |   99.771 | 
     | MINC0/SHA2/M0/FE_OFCC10926_FE_OFN10127_n_rst | A v -> Y v | CLKBUF1 | 0.512 | 0.735 |  10.242 |  100.506 | 
     | MINC0/SHA2/M0/FE_OFC9341_n_rst               | A v -> Y ^ | INVX8   | 0.831 | 0.647 |  10.888 |  101.153 | 
     | MINC0/SHA2/M0/FE_OFC9354_n_rst               | A ^ -> Y v | INVX2   | 0.515 | 0.651 |  11.539 |  101.804 | 
     | MINC0/SHA2/M0/FE_OFC9364_n_rst               | A v -> Y ^ | INVX8   | 0.880 | 0.553 |  12.092 |  102.356 | 
     | MINC0/SHA2/M0/\w_reg[46][10]                 | R ^        | DFFSR   | 1.055 | 0.222 |  12.314 |  102.579 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                              |            |       |       |       |  Time   |   Time   | 
     |------------------------------+------------+-------+-------+-------+---------+----------| 
     |                              | clk ^      |       | 0.079 |       |   0.033 |  -90.232 | 
     | clk__L1_I0                   | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |  -90.108 | 
     | clk__L2_I0                   | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.398 |  -89.867 | 
     | clk__L3_I0                   | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.808 |  -89.457 | 
     | clk__L4_I1                   | A v -> Y ^ | INVX8 | 0.429 | 0.400 |   1.207 |  -89.057 | 
     | clk__L5_I3                   | A ^ -> Y v | INVX8 | 0.331 | 0.345 |   1.552 |  -88.712 | 
     | clk__L6_I13                  | A v -> Y ^ | INVX8 | 0.321 | 0.300 |   1.853 |  -88.412 | 
     | clk__L7_I36                  | A ^ -> Y v | INVX8 | 0.350 | 0.357 |   2.210 |  -88.054 | 
     | clk__L8_I142                 | A v -> Y ^ | INVX8 | 0.310 | 0.298 |   2.508 |  -87.756 | 
     | MINC0/SHA2/M0/\w_reg[46][10] | CLK ^      | DFFSR | 0.315 | 0.011 |   2.519 |  -87.745 | 
     +----------------------------------------------------------------------------------------+ 
Path 37: MET Recovery Check with Pin MINC0/SHA2/M0/\w_reg[45][31] /CLK 
Endpoint:   MINC0/SHA2/M0/\w_reg[45][31] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                           (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.518
- Recovery                     -0.060
+ Phase Shift                 100.000
= Required Time               102.578
- Arrival Time                 12.293
= Slack Time                   90.285
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            1.025
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                              | n_rst ^    |         | 0.070 |       |   1.025 |   91.310 | 
     | FE_PHC11319_n_rst                            | A ^ -> Y ^ | BUFX2   | 0.069 | 0.171 |   1.196 |   91.481 | 
     | FE_PHC11777_n_rst                            | A ^ -> Y ^ | BUFX2   | 0.072 | 0.170 |   1.366 |   91.651 | 
     | FE_PHC10930_n_rst                            | A ^ -> Y ^ | BUFX2   | 0.476 | 0.456 |   1.822 |   92.107 | 
     | FE_OFC9155_n_rst                             | A ^ -> Y v | INVX8   | 0.881 | 0.583 |   2.405 |   92.690 | 
     | FE_OFC9156_n_rst                             | A v -> Y ^ | INVX8   | 0.979 | 0.927 |   3.332 |   93.617 | 
     | MINC0/FE_OFC9176_n_rst                       | A ^ -> Y v | INVX8   | 0.835 | 0.740 |   4.072 |   94.357 | 
     | MINC0/FE_OFC9212_n_rst                       | A v -> Y ^ | INVX8   | 0.898 | 1.025 |   5.097 |   95.383 | 
     | MINC0/FE_OFC9380_n_rst                       | A ^ -> Y ^ | BUFX2   | 0.213 | 0.412 |   5.509 |   95.794 | 
     | MINC0/FE_OFC9250_n_rst                       | A ^ -> Y v | INVX8   | 0.755 | 0.517 |   6.027 |   96.312 | 
     | MINC0/FE_OFC10128_n_rst                      | A v -> Y v | BUFX4   | 0.964 | 0.997 |   7.023 |   97.308 | 
     | MINC0/FE_OFC9289_n_rst                       | A v -> Y ^ | INVX8   | 0.889 | 0.930 |   7.953 |   98.238 | 
     | MINC0/FE_OFC9317_n_rst                       | A ^ -> Y v | INVX8   | 0.863 | 0.691 |   8.643 |   98.928 | 
     | MINC0/SHA2/M0/FE_OFC10127_n_rst              | A v -> Y v | BUFX4   | 0.753 | 0.864 |   9.507 |   99.792 | 
     | MINC0/SHA2/M0/FE_OFCC10926_FE_OFN10127_n_rst | A v -> Y v | CLKBUF1 | 0.512 | 0.735 |  10.242 |  100.527 | 
     | MINC0/SHA2/M0/FE_OFC9341_n_rst               | A v -> Y ^ | INVX8   | 0.831 | 0.647 |  10.888 |  101.173 | 
     | MINC0/SHA2/M0/FE_OFC9354_n_rst               | A ^ -> Y v | INVX2   | 0.515 | 0.651 |  11.539 |  101.824 | 
     | MINC0/SHA2/M0/FE_OFC9364_n_rst               | A v -> Y ^ | INVX8   | 0.880 | 0.553 |  12.092 |  102.377 | 
     | MINC0/SHA2/M0/\w_reg[45][31]                 | R ^        | DFFSR   | 1.055 | 0.201 |  12.293 |  102.578 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                              |            |       |       |       |  Time   |   Time   | 
     |------------------------------+------------+-------+-------+-------+---------+----------| 
     |                              | clk ^      |       | 0.079 |       |   0.033 |  -90.252 | 
     | clk__L1_I0                   | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |  -90.128 | 
     | clk__L2_I0                   | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.397 |  -89.888 | 
     | clk__L3_I0                   | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.807 |  -89.478 | 
     | clk__L4_I1                   | A v -> Y ^ | INVX8 | 0.429 | 0.400 |   1.207 |  -89.078 | 
     | clk__L5_I3                   | A ^ -> Y v | INVX8 | 0.331 | 0.345 |   1.552 |  -88.733 | 
     | clk__L6_I13                  | A v -> Y ^ | INVX8 | 0.321 | 0.300 |   1.853 |  -88.432 | 
     | clk__L7_I36                  | A ^ -> Y v | INVX8 | 0.350 | 0.357 |   2.210 |  -88.075 | 
     | clk__L8_I142                 | A v -> Y ^ | INVX8 | 0.310 | 0.298 |   2.508 |  -87.777 | 
     | MINC0/SHA2/M0/\w_reg[45][31] | CLK ^      | DFFSR | 0.315 | 0.010 |   2.518 |  -87.767 | 
     +----------------------------------------------------------------------------------------+ 
Path 38: MET Recovery Check with Pin MINC0/SHA2/M0/\w_reg[54][6] /CLK 
Endpoint:   MINC0/SHA2/M0/\w_reg[54][6] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                          (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.532
- Recovery                     -0.097
+ Phase Shift                 100.000
= Required Time               102.629
- Arrival Time                 12.344
= Slack Time                   90.285
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            1.025
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                              | n_rst ^    |         | 0.070 |       |   1.025 |   91.310 | 
     | FE_PHC11319_n_rst                            | A ^ -> Y ^ | BUFX2   | 0.069 | 0.171 |   1.196 |   91.481 | 
     | FE_PHC11777_n_rst                            | A ^ -> Y ^ | BUFX2   | 0.072 | 0.170 |   1.366 |   91.651 | 
     | FE_PHC10930_n_rst                            | A ^ -> Y ^ | BUFX2   | 0.476 | 0.456 |   1.822 |   92.107 | 
     | FE_OFC9155_n_rst                             | A ^ -> Y v | INVX8   | 0.881 | 0.583 |   2.405 |   92.690 | 
     | FE_OFC9156_n_rst                             | A v -> Y ^ | INVX8   | 0.979 | 0.927 |   3.332 |   93.617 | 
     | MINC0/FE_OFC9176_n_rst                       | A ^ -> Y v | INVX8   | 0.835 | 0.740 |   4.072 |   94.357 | 
     | MINC0/FE_OFC9212_n_rst                       | A v -> Y ^ | INVX8   | 0.898 | 1.025 |   5.097 |   95.383 | 
     | MINC0/FE_OFC9380_n_rst                       | A ^ -> Y ^ | BUFX2   | 0.213 | 0.412 |   5.509 |   95.794 | 
     | MINC0/FE_OFC9250_n_rst                       | A ^ -> Y v | INVX8   | 0.755 | 0.517 |   6.027 |   96.312 | 
     | MINC0/FE_OFC10128_n_rst                      | A v -> Y v | BUFX4   | 0.964 | 0.997 |   7.023 |   97.309 | 
     | MINC0/FE_OFC9289_n_rst                       | A v -> Y ^ | INVX8   | 0.889 | 0.930 |   7.953 |   98.238 | 
     | MINC0/FE_OFC9317_n_rst                       | A ^ -> Y v | INVX8   | 0.863 | 0.691 |   8.643 |   98.929 | 
     | MINC0/SHA2/M0/FE_OFC10127_n_rst              | A v -> Y v | BUFX4   | 0.753 | 0.864 |   9.507 |   99.792 | 
     | MINC0/SHA2/M0/FE_OFCC10926_FE_OFN10127_n_rst | A v -> Y v | CLKBUF1 | 0.512 | 0.735 |  10.242 |  100.527 | 
     | MINC0/SHA2/M0/FE_OFC9341_n_rst               | A v -> Y ^ | INVX8   | 0.831 | 0.647 |  10.888 |  101.174 | 
     | MINC0/SHA2/M0/FE_OFC9354_n_rst               | A ^ -> Y v | INVX2   | 0.515 | 0.651 |  11.539 |  101.824 | 
     | MINC0/SHA2/M0/FE_OFC9363_n_rst               | A v -> Y ^ | INVX8   | 0.868 | 0.604 |  12.143 |  102.429 | 
     | MINC0/SHA2/M0/\w_reg[54][6]                  | R ^        | DFFSR   | 0.964 | 0.201 |  12.344 |  102.629 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |            |       |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-------+-------+-------+---------+----------| 
     |                             | clk ^      |       | 0.079 |       |   0.033 |  -90.253 | 
     | clk__L1_I0                  | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |  -90.129 | 
     | clk__L2_I0                  | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.397 |  -89.888 | 
     | clk__L3_I0                  | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.807 |  -89.478 | 
     | clk__L4_I1                  | A v -> Y ^ | INVX8 | 0.429 | 0.400 |   1.207 |  -89.078 | 
     | clk__L5_I3                  | A ^ -> Y v | INVX8 | 0.331 | 0.345 |   1.552 |  -88.733 | 
     | clk__L6_I11                 | A v -> Y ^ | INVX8 | 0.278 | 0.269 |   1.821 |  -88.464 | 
     | clk__L7_I32                 | A ^ -> Y v | INVX8 | 0.374 | 0.397 |   2.219 |  -88.067 | 
     | clk__L8_I126                | A v -> Y ^ | INVX8 | 0.292 | 0.301 |   2.520 |  -87.765 | 
     | MINC0/SHA2/M0/\w_reg[54][6] | CLK ^      | DFFSR | 0.297 | 0.012 |   2.532 |  -87.753 | 
     +---------------------------------------------------------------------------------------+ 
Path 39: MET Recovery Check with Pin MINC0/SHA2/M0/\w_reg[54][5] /CLK 
Endpoint:   MINC0/SHA2/M0/\w_reg[54][5] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                          (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.532
- Recovery                     -0.097
+ Phase Shift                 100.000
= Required Time               102.629
- Arrival Time                 12.344
= Slack Time                   90.285
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            1.025
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                              | n_rst ^    |         | 0.070 |       |   1.025 |   91.310 | 
     | FE_PHC11319_n_rst                            | A ^ -> Y ^ | BUFX2   | 0.069 | 0.171 |   1.196 |   91.481 | 
     | FE_PHC11777_n_rst                            | A ^ -> Y ^ | BUFX2   | 0.072 | 0.170 |   1.366 |   91.651 | 
     | FE_PHC10930_n_rst                            | A ^ -> Y ^ | BUFX2   | 0.476 | 0.456 |   1.822 |   92.107 | 
     | FE_OFC9155_n_rst                             | A ^ -> Y v | INVX8   | 0.881 | 0.583 |   2.405 |   92.690 | 
     | FE_OFC9156_n_rst                             | A v -> Y ^ | INVX8   | 0.979 | 0.927 |   3.332 |   93.617 | 
     | MINC0/FE_OFC9176_n_rst                       | A ^ -> Y v | INVX8   | 0.835 | 0.740 |   4.072 |   94.357 | 
     | MINC0/FE_OFC9212_n_rst                       | A v -> Y ^ | INVX8   | 0.898 | 1.025 |   5.097 |   95.383 | 
     | MINC0/FE_OFC9380_n_rst                       | A ^ -> Y ^ | BUFX2   | 0.213 | 0.412 |   5.509 |   95.794 | 
     | MINC0/FE_OFC9250_n_rst                       | A ^ -> Y v | INVX8   | 0.755 | 0.517 |   6.027 |   96.312 | 
     | MINC0/FE_OFC10128_n_rst                      | A v -> Y v | BUFX4   | 0.964 | 0.997 |   7.023 |   97.309 | 
     | MINC0/FE_OFC9289_n_rst                       | A v -> Y ^ | INVX8   | 0.889 | 0.930 |   7.953 |   98.238 | 
     | MINC0/FE_OFC9317_n_rst                       | A ^ -> Y v | INVX8   | 0.863 | 0.691 |   8.643 |   98.929 | 
     | MINC0/SHA2/M0/FE_OFC10127_n_rst              | A v -> Y v | BUFX4   | 0.753 | 0.864 |   9.507 |   99.792 | 
     | MINC0/SHA2/M0/FE_OFCC10926_FE_OFN10127_n_rst | A v -> Y v | CLKBUF1 | 0.512 | 0.735 |  10.242 |  100.527 | 
     | MINC0/SHA2/M0/FE_OFC9341_n_rst               | A v -> Y ^ | INVX8   | 0.831 | 0.647 |  10.888 |  101.174 | 
     | MINC0/SHA2/M0/FE_OFC9354_n_rst               | A ^ -> Y v | INVX2   | 0.515 | 0.651 |  11.539 |  101.824 | 
     | MINC0/SHA2/M0/FE_OFC9363_n_rst               | A v -> Y ^ | INVX8   | 0.868 | 0.604 |  12.143 |  102.429 | 
     | MINC0/SHA2/M0/\w_reg[54][5]                  | R ^        | DFFSR   | 0.964 | 0.201 |  12.344 |  102.629 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |            |       |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-------+-------+-------+---------+----------| 
     |                             | clk ^      |       | 0.079 |       |   0.033 |  -90.253 | 
     | clk__L1_I0                  | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |  -90.129 | 
     | clk__L2_I0                  | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.397 |  -89.888 | 
     | clk__L3_I0                  | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.807 |  -89.478 | 
     | clk__L4_I1                  | A v -> Y ^ | INVX8 | 0.429 | 0.400 |   1.207 |  -89.078 | 
     | clk__L5_I3                  | A ^ -> Y v | INVX8 | 0.331 | 0.345 |   1.552 |  -88.733 | 
     | clk__L6_I11                 | A v -> Y ^ | INVX8 | 0.278 | 0.269 |   1.821 |  -88.464 | 
     | clk__L7_I32                 | A ^ -> Y v | INVX8 | 0.374 | 0.397 |   2.219 |  -88.067 | 
     | clk__L8_I126                | A v -> Y ^ | INVX8 | 0.292 | 0.301 |   2.520 |  -87.765 | 
     | MINC0/SHA2/M0/\w_reg[54][5] | CLK ^      | DFFSR | 0.297 | 0.012 |   2.532 |  -87.753 | 
     +---------------------------------------------------------------------------------------+ 
Path 40: MET Recovery Check with Pin MINC0/SHA2/M0/\w_reg[54][1] /CLK 
Endpoint:   MINC0/SHA2/M0/\w_reg[54][1] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                          (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.531
- Recovery                     -0.097
+ Phase Shift                 100.000
= Required Time               102.629
- Arrival Time                 12.343
= Slack Time                   90.286
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            1.025
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                              | n_rst ^    |         | 0.070 |       |   1.025 |   91.311 | 
     | FE_PHC11319_n_rst                            | A ^ -> Y ^ | BUFX2   | 0.069 | 0.171 |   1.196 |   91.482 | 
     | FE_PHC11777_n_rst                            | A ^ -> Y ^ | BUFX2   | 0.072 | 0.170 |   1.366 |   91.652 | 
     | FE_PHC10930_n_rst                            | A ^ -> Y ^ | BUFX2   | 0.476 | 0.456 |   1.822 |   92.107 | 
     | FE_OFC9155_n_rst                             | A ^ -> Y v | INVX8   | 0.881 | 0.583 |   2.405 |   92.690 | 
     | FE_OFC9156_n_rst                             | A v -> Y ^ | INVX8   | 0.979 | 0.927 |   3.332 |   93.617 | 
     | MINC0/FE_OFC9176_n_rst                       | A ^ -> Y v | INVX8   | 0.835 | 0.740 |   4.072 |   94.358 | 
     | MINC0/FE_OFC9212_n_rst                       | A v -> Y ^ | INVX8   | 0.898 | 1.025 |   5.097 |   95.383 | 
     | MINC0/FE_OFC9380_n_rst                       | A ^ -> Y ^ | BUFX2   | 0.213 | 0.412 |   5.509 |   95.795 | 
     | MINC0/FE_OFC9250_n_rst                       | A ^ -> Y v | INVX8   | 0.755 | 0.517 |   6.027 |   96.312 | 
     | MINC0/FE_OFC10128_n_rst                      | A v -> Y v | BUFX4   | 0.964 | 0.997 |   7.023 |   97.309 | 
     | MINC0/FE_OFC9289_n_rst                       | A v -> Y ^ | INVX8   | 0.889 | 0.930 |   7.953 |   98.238 | 
     | MINC0/FE_OFC9317_n_rst                       | A ^ -> Y v | INVX8   | 0.863 | 0.691 |   8.643 |   98.929 | 
     | MINC0/SHA2/M0/FE_OFC10127_n_rst              | A v -> Y v | BUFX4   | 0.753 | 0.864 |   9.507 |   99.793 | 
     | MINC0/SHA2/M0/FE_OFCC10926_FE_OFN10127_n_rst | A v -> Y v | CLKBUF1 | 0.512 | 0.735 |  10.242 |  100.527 | 
     | MINC0/SHA2/M0/FE_OFC9341_n_rst               | A v -> Y ^ | INVX8   | 0.831 | 0.647 |  10.888 |  101.174 | 
     | MINC0/SHA2/M0/FE_OFC9354_n_rst               | A ^ -> Y v | INVX2   | 0.515 | 0.651 |  11.539 |  101.825 | 
     | MINC0/SHA2/M0/FE_OFC9363_n_rst               | A v -> Y ^ | INVX8   | 0.868 | 0.604 |  12.143 |  102.429 | 
     | MINC0/SHA2/M0/\w_reg[54][1]                  | R ^        | DFFSR   | 0.964 | 0.200 |  12.343 |  102.629 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |            |       |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-------+-------+-------+---------+----------| 
     |                             | clk ^      |       | 0.079 |       |   0.033 |  -90.253 | 
     | clk__L1_I0                  | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |  -90.129 | 
     | clk__L2_I0                  | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.397 |  -89.888 | 
     | clk__L3_I0                  | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.807 |  -89.478 | 
     | clk__L4_I1                  | A v -> Y ^ | INVX8 | 0.429 | 0.400 |   1.207 |  -89.079 | 
     | clk__L5_I3                  | A ^ -> Y v | INVX8 | 0.331 | 0.345 |   1.552 |  -88.733 | 
     | clk__L6_I11                 | A v -> Y ^ | INVX8 | 0.278 | 0.269 |   1.821 |  -88.464 | 
     | clk__L7_I32                 | A ^ -> Y v | INVX8 | 0.374 | 0.397 |   2.219 |  -88.067 | 
     | clk__L8_I126                | A v -> Y ^ | INVX8 | 0.292 | 0.301 |   2.520 |  -87.766 | 
     | MINC0/SHA2/M0/\w_reg[54][1] | CLK ^      | DFFSR | 0.297 | 0.012 |   2.532 |  -87.754 | 
     +---------------------------------------------------------------------------------------+ 
Path 41: MET Recovery Check with Pin MINC0/SHA2/M0/\w_reg[54][4] /CLK 
Endpoint:   MINC0/SHA2/M0/\w_reg[54][4] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                          (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.531
- Recovery                     -0.097
+ Phase Shift                 100.000
= Required Time               102.629
- Arrival Time                 12.343
= Slack Time                   90.286
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            1.025
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                              | n_rst ^    |         | 0.070 |       |   1.025 |   91.311 | 
     | FE_PHC11319_n_rst                            | A ^ -> Y ^ | BUFX2   | 0.069 | 0.171 |   1.196 |   91.482 | 
     | FE_PHC11777_n_rst                            | A ^ -> Y ^ | BUFX2   | 0.072 | 0.170 |   1.366 |   91.652 | 
     | FE_PHC10930_n_rst                            | A ^ -> Y ^ | BUFX2   | 0.476 | 0.456 |   1.822 |   92.108 | 
     | FE_OFC9155_n_rst                             | A ^ -> Y v | INVX8   | 0.881 | 0.583 |   2.405 |   92.690 | 
     | FE_OFC9156_n_rst                             | A v -> Y ^ | INVX8   | 0.979 | 0.927 |   3.332 |   93.617 | 
     | MINC0/FE_OFC9176_n_rst                       | A ^ -> Y v | INVX8   | 0.835 | 0.740 |   4.072 |   94.358 | 
     | MINC0/FE_OFC9212_n_rst                       | A v -> Y ^ | INVX8   | 0.898 | 1.025 |   5.097 |   95.383 | 
     | MINC0/FE_OFC9380_n_rst                       | A ^ -> Y ^ | BUFX2   | 0.213 | 0.412 |   5.509 |   95.795 | 
     | MINC0/FE_OFC9250_n_rst                       | A ^ -> Y v | INVX8   | 0.755 | 0.517 |   6.027 |   96.312 | 
     | MINC0/FE_OFC10128_n_rst                      | A v -> Y v | BUFX4   | 0.964 | 0.997 |   7.023 |   97.309 | 
     | MINC0/FE_OFC9289_n_rst                       | A v -> Y ^ | INVX8   | 0.889 | 0.930 |   7.953 |   98.238 | 
     | MINC0/FE_OFC9317_n_rst                       | A ^ -> Y v | INVX8   | 0.863 | 0.691 |   8.643 |   98.929 | 
     | MINC0/SHA2/M0/FE_OFC10127_n_rst              | A v -> Y v | BUFX4   | 0.753 | 0.864 |   9.507 |   99.793 | 
     | MINC0/SHA2/M0/FE_OFCC10926_FE_OFN10127_n_rst | A v -> Y v | CLKBUF1 | 0.512 | 0.735 |  10.242 |  100.527 | 
     | MINC0/SHA2/M0/FE_OFC9341_n_rst               | A v -> Y ^ | INVX8   | 0.831 | 0.647 |  10.888 |  101.174 | 
     | MINC0/SHA2/M0/FE_OFC9354_n_rst               | A ^ -> Y v | INVX2   | 0.515 | 0.651 |  11.539 |  101.825 | 
     | MINC0/SHA2/M0/FE_OFC9363_n_rst               | A v -> Y ^ | INVX8   | 0.868 | 0.604 |  12.143 |  102.429 | 
     | MINC0/SHA2/M0/\w_reg[54][4]                  | R ^        | DFFSR   | 0.964 | 0.200 |  12.343 |  102.629 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |            |       |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-------+-------+-------+---------+----------| 
     |                             | clk ^      |       | 0.079 |       |   0.033 |  -90.253 | 
     | clk__L1_I0                  | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |  -90.129 | 
     | clk__L2_I0                  | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.397 |  -89.888 | 
     | clk__L3_I0                  | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.807 |  -89.478 | 
     | clk__L4_I1                  | A v -> Y ^ | INVX8 | 0.429 | 0.400 |   1.207 |  -89.079 | 
     | clk__L5_I3                  | A ^ -> Y v | INVX8 | 0.331 | 0.345 |   1.552 |  -88.733 | 
     | clk__L6_I11                 | A v -> Y ^ | INVX8 | 0.278 | 0.269 |   1.822 |  -88.464 | 
     | clk__L7_I32                 | A ^ -> Y v | INVX8 | 0.374 | 0.397 |   2.219 |  -88.067 | 
     | clk__L8_I126                | A v -> Y ^ | INVX8 | 0.292 | 0.301 |   2.520 |  -87.766 | 
     | MINC0/SHA2/M0/\w_reg[54][4] | CLK ^      | DFFSR | 0.297 | 0.012 |   2.532 |  -87.754 | 
     +---------------------------------------------------------------------------------------+ 
Path 42: MET Recovery Check with Pin MINC0/SHA2/M0/\w_reg[54][3] /CLK 
Endpoint:   MINC0/SHA2/M0/\w_reg[54][3] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                          (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.532
- Recovery                     -0.098
+ Phase Shift                 100.000
= Required Time               102.629
- Arrival Time                 12.343
= Slack Time                   90.286
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            1.025
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                              | n_rst ^    |         | 0.070 |       |   1.025 |   91.311 | 
     | FE_PHC11319_n_rst                            | A ^ -> Y ^ | BUFX2   | 0.069 | 0.171 |   1.196 |   91.482 | 
     | FE_PHC11777_n_rst                            | A ^ -> Y ^ | BUFX2   | 0.072 | 0.170 |   1.366 |   91.653 | 
     | FE_PHC10930_n_rst                            | A ^ -> Y ^ | BUFX2   | 0.476 | 0.456 |   1.822 |   92.108 | 
     | FE_OFC9155_n_rst                             | A ^ -> Y v | INVX8   | 0.881 | 0.583 |   2.405 |   92.691 | 
     | FE_OFC9156_n_rst                             | A v -> Y ^ | INVX8   | 0.979 | 0.927 |   3.332 |   93.618 | 
     | MINC0/FE_OFC9176_n_rst                       | A ^ -> Y v | INVX8   | 0.835 | 0.740 |   4.072 |   94.359 | 
     | MINC0/FE_OFC9212_n_rst                       | A v -> Y ^ | INVX8   | 0.898 | 1.025 |   5.097 |   95.384 | 
     | MINC0/FE_OFC9380_n_rst                       | A ^ -> Y ^ | BUFX2   | 0.213 | 0.412 |   5.509 |   95.796 | 
     | MINC0/FE_OFC9250_n_rst                       | A ^ -> Y v | INVX8   | 0.755 | 0.517 |   6.027 |   96.313 | 
     | MINC0/FE_OFC10128_n_rst                      | A v -> Y v | BUFX4   | 0.964 | 0.997 |   7.023 |   97.310 | 
     | MINC0/FE_OFC9289_n_rst                       | A v -> Y ^ | INVX8   | 0.889 | 0.930 |   7.953 |   98.239 | 
     | MINC0/FE_OFC9317_n_rst                       | A ^ -> Y v | INVX8   | 0.863 | 0.691 |   8.643 |   98.930 | 
     | MINC0/SHA2/M0/FE_OFC10127_n_rst              | A v -> Y v | BUFX4   | 0.753 | 0.864 |   9.507 |   99.793 | 
     | MINC0/SHA2/M0/FE_OFCC10926_FE_OFN10127_n_rst | A v -> Y v | CLKBUF1 | 0.512 | 0.735 |  10.242 |  100.528 | 
     | MINC0/SHA2/M0/FE_OFC9341_n_rst               | A v -> Y ^ | INVX8   | 0.831 | 0.647 |  10.888 |  101.175 | 
     | MINC0/SHA2/M0/FE_OFC9354_n_rst               | A ^ -> Y v | INVX2   | 0.515 | 0.651 |  11.539 |  101.826 | 
     | MINC0/SHA2/M0/FE_OFC9363_n_rst               | A v -> Y ^ | INVX8   | 0.868 | 0.604 |  12.143 |  102.430 | 
     | MINC0/SHA2/M0/\w_reg[54][3]                  | R ^        | DFFSR   | 0.964 | 0.199 |  12.343 |  102.629 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |            |       |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-------+-------+-------+---------+----------| 
     |                             | clk ^      |       | 0.079 |       |   0.033 |  -90.254 | 
     | clk__L1_I0                  | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |  -90.130 | 
     | clk__L2_I0                  | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.397 |  -89.889 | 
     | clk__L3_I0                  | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.807 |  -89.479 | 
     | clk__L4_I1                  | A v -> Y ^ | INVX8 | 0.429 | 0.400 |   1.207 |  -89.079 | 
     | clk__L5_I3                  | A ^ -> Y v | INVX8 | 0.331 | 0.345 |   1.552 |  -88.734 | 
     | clk__L6_I11                 | A v -> Y ^ | INVX8 | 0.278 | 0.269 |   1.821 |  -88.465 | 
     | clk__L7_I32                 | A ^ -> Y v | INVX8 | 0.374 | 0.397 |   2.219 |  -88.068 | 
     | clk__L8_I126                | A v -> Y ^ | INVX8 | 0.292 | 0.301 |   2.520 |  -87.767 | 
     | MINC0/SHA2/M0/\w_reg[54][3] | CLK ^      | DFFSR | 0.297 | 0.012 |   2.532 |  -87.755 | 
     +---------------------------------------------------------------------------------------+ 
Path 43: MET Recovery Check with Pin MINC0/SHA2/M0/\w_reg[54][2] /CLK 
Endpoint:   MINC0/SHA2/M0/\w_reg[54][2] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                          (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.531
- Recovery                     -0.098
+ Phase Shift                 100.000
= Required Time               102.629
- Arrival Time                 12.341
= Slack Time                   90.288
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            1.025
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                              | n_rst ^    |         | 0.070 |       |   1.025 |   91.313 | 
     | FE_PHC11319_n_rst                            | A ^ -> Y ^ | BUFX2   | 0.069 | 0.171 |   1.196 |   91.484 | 
     | FE_PHC11777_n_rst                            | A ^ -> Y ^ | BUFX2   | 0.072 | 0.170 |   1.366 |   91.654 | 
     | FE_PHC10930_n_rst                            | A ^ -> Y ^ | BUFX2   | 0.476 | 0.456 |   1.822 |   92.110 | 
     | FE_OFC9155_n_rst                             | A ^ -> Y v | INVX8   | 0.881 | 0.583 |   2.405 |   92.693 | 
     | FE_OFC9156_n_rst                             | A v -> Y ^ | INVX8   | 0.979 | 0.927 |   3.332 |   93.620 | 
     | MINC0/FE_OFC9176_n_rst                       | A ^ -> Y v | INVX8   | 0.835 | 0.740 |   4.072 |   94.360 | 
     | MINC0/FE_OFC9212_n_rst                       | A v -> Y ^ | INVX8   | 0.898 | 1.025 |   5.097 |   95.386 | 
     | MINC0/FE_OFC9380_n_rst                       | A ^ -> Y ^ | BUFX2   | 0.213 | 0.412 |   5.509 |   95.797 | 
     | MINC0/FE_OFC9250_n_rst                       | A ^ -> Y v | INVX8   | 0.755 | 0.517 |   6.027 |   96.315 | 
     | MINC0/FE_OFC10128_n_rst                      | A v -> Y v | BUFX4   | 0.964 | 0.997 |   7.023 |   97.311 | 
     | MINC0/FE_OFC9289_n_rst                       | A v -> Y ^ | INVX8   | 0.889 | 0.930 |   7.953 |   98.241 | 
     | MINC0/FE_OFC9317_n_rst                       | A ^ -> Y v | INVX8   | 0.863 | 0.691 |   8.643 |   98.931 | 
     | MINC0/SHA2/M0/FE_OFC10127_n_rst              | A v -> Y v | BUFX4   | 0.753 | 0.864 |   9.507 |   99.795 | 
     | MINC0/SHA2/M0/FE_OFCC10926_FE_OFN10127_n_rst | A v -> Y v | CLKBUF1 | 0.512 | 0.735 |  10.242 |  100.530 | 
     | MINC0/SHA2/M0/FE_OFC9341_n_rst               | A v -> Y ^ | INVX8   | 0.831 | 0.647 |  10.888 |  101.176 | 
     | MINC0/SHA2/M0/FE_OFC9354_n_rst               | A ^ -> Y v | INVX2   | 0.515 | 0.651 |  11.539 |  101.827 | 
     | MINC0/SHA2/M0/FE_OFC9363_n_rst               | A v -> Y ^ | INVX8   | 0.868 | 0.604 |  12.143 |  102.431 | 
     | MINC0/SHA2/M0/\w_reg[54][2]                  | R ^        | DFFSR   | 0.963 | 0.197 |  12.341 |  102.629 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |            |       |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-------+-------+-------+---------+----------| 
     |                             | clk ^      |       | 0.079 |       |   0.033 |  -90.255 | 
     | clk__L1_I0                  | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |  -90.131 | 
     | clk__L2_I0                  | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.397 |  -89.891 | 
     | clk__L3_I0                  | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.807 |  -89.481 | 
     | clk__L4_I1                  | A v -> Y ^ | INVX8 | 0.429 | 0.400 |   1.207 |  -89.081 | 
     | clk__L5_I3                  | A ^ -> Y v | INVX8 | 0.331 | 0.345 |   1.552 |  -88.736 | 
     | clk__L6_I11                 | A v -> Y ^ | INVX8 | 0.278 | 0.269 |   1.821 |  -88.467 | 
     | clk__L7_I32                 | A ^ -> Y v | INVX8 | 0.374 | 0.397 |   2.219 |  -88.070 | 
     | clk__L8_I126                | A v -> Y ^ | INVX8 | 0.292 | 0.301 |   2.520 |  -87.768 | 
     | MINC0/SHA2/M0/\w_reg[54][2] | CLK ^      | DFFSR | 0.297 | 0.011 |   2.531 |  -87.757 | 
     +---------------------------------------------------------------------------------------+ 
Path 44: MET Recovery Check with Pin MINC0/SHA2/M0/\w_reg[54][7] /CLK 
Endpoint:   MINC0/SHA2/M0/\w_reg[54][7] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                          (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.530
- Recovery                     -0.098
+ Phase Shift                 100.000
= Required Time               102.628
- Arrival Time                 12.338
= Slack Time                   90.290
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            1.025
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                              | n_rst ^    |         | 0.070 |       |   1.025 |   91.315 | 
     | FE_PHC11319_n_rst                            | A ^ -> Y ^ | BUFX2   | 0.069 | 0.171 |   1.196 |   91.486 | 
     | FE_PHC11777_n_rst                            | A ^ -> Y ^ | BUFX2   | 0.072 | 0.170 |   1.366 |   91.656 | 
     | FE_PHC10930_n_rst                            | A ^ -> Y ^ | BUFX2   | 0.476 | 0.456 |   1.822 |   92.111 | 
     | FE_OFC9155_n_rst                             | A ^ -> Y v | INVX8   | 0.881 | 0.583 |   2.405 |   92.694 | 
     | FE_OFC9156_n_rst                             | A v -> Y ^ | INVX8   | 0.979 | 0.927 |   3.332 |   93.621 | 
     | MINC0/FE_OFC9176_n_rst                       | A ^ -> Y v | INVX8   | 0.835 | 0.740 |   4.072 |   94.362 | 
     | MINC0/FE_OFC9212_n_rst                       | A v -> Y ^ | INVX8   | 0.898 | 1.025 |   5.097 |   95.387 | 
     | MINC0/FE_OFC9380_n_rst                       | A ^ -> Y ^ | BUFX2   | 0.213 | 0.412 |   5.509 |   95.799 | 
     | MINC0/FE_OFC9250_n_rst                       | A ^ -> Y v | INVX8   | 0.755 | 0.517 |   6.027 |   96.316 | 
     | MINC0/FE_OFC10128_n_rst                      | A v -> Y v | BUFX4   | 0.964 | 0.997 |   7.023 |   97.313 | 
     | MINC0/FE_OFC9289_n_rst                       | A v -> Y ^ | INVX8   | 0.889 | 0.930 |   7.953 |   98.242 | 
     | MINC0/FE_OFC9317_n_rst                       | A ^ -> Y v | INVX8   | 0.863 | 0.691 |   8.643 |   98.933 | 
     | MINC0/SHA2/M0/FE_OFC10127_n_rst              | A v -> Y v | BUFX4   | 0.753 | 0.864 |   9.507 |   99.797 | 
     | MINC0/SHA2/M0/FE_OFCC10926_FE_OFN10127_n_rst | A v -> Y v | CLKBUF1 | 0.512 | 0.735 |  10.242 |  100.531 | 
     | MINC0/SHA2/M0/FE_OFC9341_n_rst               | A v -> Y ^ | INVX8   | 0.831 | 0.647 |  10.888 |  101.178 | 
     | MINC0/SHA2/M0/FE_OFC9354_n_rst               | A ^ -> Y v | INVX2   | 0.515 | 0.651 |  11.539 |  101.829 | 
     | MINC0/SHA2/M0/FE_OFC9363_n_rst               | A v -> Y ^ | INVX8   | 0.868 | 0.604 |  12.143 |  102.433 | 
     | MINC0/SHA2/M0/\w_reg[54][7]                  | R ^        | DFFSR   | 0.962 | 0.195 |  12.338 |  102.628 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |            |       |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-------+-------+-------+---------+----------| 
     |                             | clk ^      |       | 0.079 |       |   0.033 |  -90.257 | 
     | clk__L1_I0                  | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |  -90.133 | 
     | clk__L2_I0                  | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.397 |  -89.892 | 
     | clk__L3_I0                  | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.807 |  -89.482 | 
     | clk__L4_I1                  | A v -> Y ^ | INVX8 | 0.429 | 0.400 |   1.207 |  -89.082 | 
     | clk__L5_I3                  | A ^ -> Y v | INVX8 | 0.331 | 0.345 |   1.552 |  -88.737 | 
     | clk__L6_I11                 | A v -> Y ^ | INVX8 | 0.278 | 0.269 |   1.821 |  -88.468 | 
     | clk__L7_I32                 | A ^ -> Y v | INVX8 | 0.374 | 0.397 |   2.219 |  -88.071 | 
     | clk__L8_I126                | A v -> Y ^ | INVX8 | 0.292 | 0.301 |   2.520 |  -87.770 | 
     | MINC0/SHA2/M0/\w_reg[54][7] | CLK ^      | DFFSR | 0.297 | 0.010 |   2.530 |  -87.760 | 
     +---------------------------------------------------------------------------------------+ 
Path 45: MET Recovery Check with Pin MINC0/SHA2/M0/\w_reg[54][8] /CLK 
Endpoint:   MINC0/SHA2/M0/\w_reg[54][8] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                          (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.529
- Recovery                     -0.098
+ Phase Shift                 100.000
= Required Time               102.627
- Arrival Time                 12.338
= Slack Time                   90.290
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            1.025
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                              | n_rst ^    |         | 0.070 |       |   1.025 |   91.315 | 
     | FE_PHC11319_n_rst                            | A ^ -> Y ^ | BUFX2   | 0.069 | 0.171 |   1.196 |   91.486 | 
     | FE_PHC11777_n_rst                            | A ^ -> Y ^ | BUFX2   | 0.072 | 0.170 |   1.366 |   91.656 | 
     | FE_PHC10930_n_rst                            | A ^ -> Y ^ | BUFX2   | 0.476 | 0.456 |   1.822 |   92.112 | 
     | FE_OFC9155_n_rst                             | A ^ -> Y v | INVX8   | 0.881 | 0.583 |   2.405 |   92.694 | 
     | FE_OFC9156_n_rst                             | A v -> Y ^ | INVX8   | 0.979 | 0.927 |   3.332 |   93.621 | 
     | MINC0/FE_OFC9176_n_rst                       | A ^ -> Y v | INVX8   | 0.835 | 0.740 |   4.072 |   94.362 | 
     | MINC0/FE_OFC9212_n_rst                       | A v -> Y ^ | INVX8   | 0.898 | 1.025 |   5.097 |   95.387 | 
     | MINC0/FE_OFC9380_n_rst                       | A ^ -> Y ^ | BUFX2   | 0.213 | 0.412 |   5.509 |   95.799 | 
     | MINC0/FE_OFC9250_n_rst                       | A ^ -> Y v | INVX8   | 0.755 | 0.517 |   6.027 |   96.316 | 
     | MINC0/FE_OFC10128_n_rst                      | A v -> Y v | BUFX4   | 0.964 | 0.997 |   7.023 |   97.313 | 
     | MINC0/FE_OFC9289_n_rst                       | A v -> Y ^ | INVX8   | 0.889 | 0.930 |   7.953 |   98.242 | 
     | MINC0/FE_OFC9317_n_rst                       | A ^ -> Y v | INVX8   | 0.863 | 0.691 |   8.643 |   98.933 | 
     | MINC0/SHA2/M0/FE_OFC10127_n_rst              | A v -> Y v | BUFX4   | 0.753 | 0.864 |   9.507 |   99.797 | 
     | MINC0/SHA2/M0/FE_OFCC10926_FE_OFN10127_n_rst | A v -> Y v | CLKBUF1 | 0.512 | 0.735 |  10.242 |  100.531 | 
     | MINC0/SHA2/M0/FE_OFC9341_n_rst               | A v -> Y ^ | INVX8   | 0.831 | 0.647 |  10.888 |  101.178 | 
     | MINC0/SHA2/M0/FE_OFC9354_n_rst               | A ^ -> Y v | INVX2   | 0.515 | 0.651 |  11.539 |  101.829 | 
     | MINC0/SHA2/M0/FE_OFC9363_n_rst               | A v -> Y ^ | INVX8   | 0.868 | 0.604 |  12.143 |  102.433 | 
     | MINC0/SHA2/M0/\w_reg[54][8]                  | R ^        | DFFSR   | 0.962 | 0.194 |  12.338 |  102.627 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |            |       |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-------+-------+-------+---------+----------| 
     |                             | clk ^      |       | 0.079 |       |   0.033 |  -90.257 | 
     | clk__L1_I0                  | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |  -90.133 | 
     | clk__L2_I0                  | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.397 |  -89.892 | 
     | clk__L3_I0                  | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.807 |  -89.482 | 
     | clk__L4_I1                  | A v -> Y ^ | INVX8 | 0.429 | 0.400 |   1.207 |  -89.083 | 
     | clk__L5_I3                  | A ^ -> Y v | INVX8 | 0.331 | 0.345 |   1.552 |  -88.737 | 
     | clk__L6_I11                 | A v -> Y ^ | INVX8 | 0.278 | 0.269 |   1.822 |  -88.468 | 
     | clk__L7_I32                 | A ^ -> Y v | INVX8 | 0.374 | 0.397 |   2.219 |  -88.071 | 
     | clk__L8_I126                | A v -> Y ^ | INVX8 | 0.292 | 0.301 |   2.520 |  -87.770 | 
     | MINC0/SHA2/M0/\w_reg[54][8] | CLK ^      | DFFSR | 0.297 | 0.010 |   2.529 |  -87.760 | 
     +---------------------------------------------------------------------------------------+ 
Path 46: MET Recovery Check with Pin MINC0/SHA2/M0/\w_reg[54][9] /CLK 
Endpoint:   MINC0/SHA2/M0/\w_reg[54][9] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                          (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.529
- Recovery                     -0.098
+ Phase Shift                 100.000
= Required Time               102.627
- Arrival Time                 12.338
= Slack Time                   90.290
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            1.025
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                              | n_rst ^    |         | 0.070 |       |   1.025 |   91.315 | 
     | FE_PHC11319_n_rst                            | A ^ -> Y ^ | BUFX2   | 0.069 | 0.171 |   1.196 |   91.486 | 
     | FE_PHC11777_n_rst                            | A ^ -> Y ^ | BUFX2   | 0.072 | 0.170 |   1.366 |   91.656 | 
     | FE_PHC10930_n_rst                            | A ^ -> Y ^ | BUFX2   | 0.476 | 0.456 |   1.822 |   92.112 | 
     | FE_OFC9155_n_rst                             | A ^ -> Y v | INVX8   | 0.881 | 0.583 |   2.405 |   92.695 | 
     | FE_OFC9156_n_rst                             | A v -> Y ^ | INVX8   | 0.979 | 0.927 |   3.332 |   93.622 | 
     | MINC0/FE_OFC9176_n_rst                       | A ^ -> Y v | INVX8   | 0.835 | 0.740 |   4.072 |   94.362 | 
     | MINC0/FE_OFC9212_n_rst                       | A v -> Y ^ | INVX8   | 0.898 | 1.025 |   5.097 |   95.387 | 
     | MINC0/FE_OFC9380_n_rst                       | A ^ -> Y ^ | BUFX2   | 0.213 | 0.412 |   5.509 |   95.799 | 
     | MINC0/FE_OFC9250_n_rst                       | A ^ -> Y v | INVX8   | 0.755 | 0.517 |   6.027 |   96.316 | 
     | MINC0/FE_OFC10128_n_rst                      | A v -> Y v | BUFX4   | 0.964 | 0.997 |   7.023 |   97.313 | 
     | MINC0/FE_OFC9289_n_rst                       | A v -> Y ^ | INVX8   | 0.889 | 0.930 |   7.953 |   98.243 | 
     | MINC0/FE_OFC9317_n_rst                       | A ^ -> Y v | INVX8   | 0.863 | 0.691 |   8.643 |   98.933 | 
     | MINC0/SHA2/M0/FE_OFC10127_n_rst              | A v -> Y v | BUFX4   | 0.753 | 0.864 |   9.507 |   99.797 | 
     | MINC0/SHA2/M0/FE_OFCC10926_FE_OFN10127_n_rst | A v -> Y v | CLKBUF1 | 0.512 | 0.735 |  10.242 |  100.532 | 
     | MINC0/SHA2/M0/FE_OFC9341_n_rst               | A v -> Y ^ | INVX8   | 0.831 | 0.647 |  10.888 |  101.178 | 
     | MINC0/SHA2/M0/FE_OFC9354_n_rst               | A ^ -> Y v | INVX2   | 0.515 | 0.651 |  11.539 |  101.829 | 
     | MINC0/SHA2/M0/FE_OFC9363_n_rst               | A v -> Y ^ | INVX8   | 0.868 | 0.604 |  12.143 |  102.433 | 
     | MINC0/SHA2/M0/\w_reg[54][9]                  | R ^        | DFFSR   | 0.962 | 0.194 |  12.338 |  102.627 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |            |       |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-------+-------+-------+---------+----------| 
     |                             | clk ^      |       | 0.079 |       |   0.033 |  -90.257 | 
     | clk__L1_I0                  | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |  -90.133 | 
     | clk__L2_I0                  | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.397 |  -89.892 | 
     | clk__L3_I0                  | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.807 |  -89.482 | 
     | clk__L4_I1                  | A v -> Y ^ | INVX8 | 0.429 | 0.400 |   1.207 |  -89.083 | 
     | clk__L5_I3                  | A ^ -> Y v | INVX8 | 0.331 | 0.345 |   1.552 |  -88.738 | 
     | clk__L6_I11                 | A v -> Y ^ | INVX8 | 0.278 | 0.269 |   1.821 |  -88.468 | 
     | clk__L7_I32                 | A ^ -> Y v | INVX8 | 0.374 | 0.397 |   2.219 |  -88.071 | 
     | clk__L8_I126                | A v -> Y ^ | INVX8 | 0.292 | 0.301 |   2.520 |  -87.770 | 
     | MINC0/SHA2/M0/\w_reg[54][9] | CLK ^      | DFFSR | 0.297 | 0.010 |   2.529 |  -87.760 | 
     +---------------------------------------------------------------------------------------+ 
Path 47: MET Recovery Check with Pin MINC0/SHA2/M0/\w_reg[54][11] /CLK 
Endpoint:   MINC0/SHA2/M0/\w_reg[54][11] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                           (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.527
- Recovery                     -0.098
+ Phase Shift                 100.000
= Required Time               102.625
- Arrival Time                 12.332
= Slack Time                   90.294
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            1.025
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                              | n_rst ^    |         | 0.070 |       |   1.025 |   91.319 | 
     | FE_PHC11319_n_rst                            | A ^ -> Y ^ | BUFX2   | 0.069 | 0.171 |   1.196 |   91.490 | 
     | FE_PHC11777_n_rst                            | A ^ -> Y ^ | BUFX2   | 0.072 | 0.170 |   1.366 |   91.660 | 
     | FE_PHC10930_n_rst                            | A ^ -> Y ^ | BUFX2   | 0.476 | 0.456 |   1.822 |   92.115 | 
     | FE_OFC9155_n_rst                             | A ^ -> Y v | INVX8   | 0.881 | 0.583 |   2.405 |   92.698 | 
     | FE_OFC9156_n_rst                             | A v -> Y ^ | INVX8   | 0.979 | 0.927 |   3.332 |   93.625 | 
     | MINC0/FE_OFC9176_n_rst                       | A ^ -> Y v | INVX8   | 0.835 | 0.740 |   4.072 |   94.366 | 
     | MINC0/FE_OFC9212_n_rst                       | A v -> Y ^ | INVX8   | 0.898 | 1.025 |   5.097 |   95.391 | 
     | MINC0/FE_OFC9380_n_rst                       | A ^ -> Y ^ | BUFX2   | 0.213 | 0.412 |   5.509 |   95.803 | 
     | MINC0/FE_OFC9250_n_rst                       | A ^ -> Y v | INVX8   | 0.755 | 0.517 |   6.027 |   96.320 | 
     | MINC0/FE_OFC10128_n_rst                      | A v -> Y v | BUFX4   | 0.964 | 0.997 |   7.023 |   97.317 | 
     | MINC0/FE_OFC9289_n_rst                       | A v -> Y ^ | INVX8   | 0.889 | 0.930 |   7.953 |   98.246 | 
     | MINC0/FE_OFC9317_n_rst                       | A ^ -> Y v | INVX8   | 0.863 | 0.691 |   8.643 |   98.937 | 
     | MINC0/SHA2/M0/FE_OFC10127_n_rst              | A v -> Y v | BUFX4   | 0.753 | 0.864 |   9.507 |   99.801 | 
     | MINC0/SHA2/M0/FE_OFCC10926_FE_OFN10127_n_rst | A v -> Y v | CLKBUF1 | 0.512 | 0.735 |  10.242 |  100.535 | 
     | MINC0/SHA2/M0/FE_OFC9341_n_rst               | A v -> Y ^ | INVX8   | 0.831 | 0.647 |  10.888 |  101.182 | 
     | MINC0/SHA2/M0/FE_OFC9354_n_rst               | A ^ -> Y v | INVX2   | 0.515 | 0.651 |  11.539 |  101.833 | 
     | MINC0/SHA2/M0/FE_OFC9363_n_rst               | A v -> Y ^ | INVX8   | 0.868 | 0.604 |  12.143 |  102.437 | 
     | MINC0/SHA2/M0/\w_reg[54][11]                 | R ^        | DFFSR   | 0.960 | 0.188 |  12.332 |  102.625 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                              |            |       |       |       |  Time   |   Time   | 
     |------------------------------+------------+-------+-------+-------+---------+----------| 
     |                              | clk ^      |       | 0.079 |       |   0.033 |  -90.261 | 
     | clk__L1_I0                   | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |  -90.137 | 
     | clk__L2_I0                   | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.398 |  -89.896 | 
     | clk__L3_I0                   | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.808 |  -89.486 | 
     | clk__L4_I1                   | A v -> Y ^ | INVX8 | 0.429 | 0.400 |   1.207 |  -89.086 | 
     | clk__L5_I3                   | A ^ -> Y v | INVX8 | 0.331 | 0.345 |   1.552 |  -88.741 | 
     | clk__L6_I11                  | A v -> Y ^ | INVX8 | 0.278 | 0.269 |   1.822 |  -88.472 | 
     | clk__L7_I32                  | A ^ -> Y v | INVX8 | 0.374 | 0.397 |   2.219 |  -88.075 | 
     | clk__L8_I126                 | A v -> Y ^ | INVX8 | 0.292 | 0.301 |   2.520 |  -87.774 | 
     | MINC0/SHA2/M0/\w_reg[54][11] | CLK ^      | DFFSR | 0.296 | 0.007 |   2.527 |  -87.767 | 
     +----------------------------------------------------------------------------------------+ 
Path 48: MET Recovery Check with Pin MINC0/SHA2/M0/\w_reg[54][0] /CLK 
Endpoint:   MINC0/SHA2/M0/\w_reg[54][0] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                          (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.528
- Recovery                     -0.098
+ Phase Shift                 100.000
= Required Time               102.626
- Arrival Time                 12.332
= Slack Time                   90.294
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            1.025
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                              | n_rst ^    |         | 0.070 |       |   1.025 |   91.319 | 
     | FE_PHC11319_n_rst                            | A ^ -> Y ^ | BUFX2   | 0.069 | 0.171 |   1.196 |   91.490 | 
     | FE_PHC11777_n_rst                            | A ^ -> Y ^ | BUFX2   | 0.072 | 0.170 |   1.366 |   91.660 | 
     | FE_PHC10930_n_rst                            | A ^ -> Y ^ | BUFX2   | 0.476 | 0.456 |   1.822 |   92.116 | 
     | FE_OFC9155_n_rst                             | A ^ -> Y v | INVX8   | 0.881 | 0.583 |   2.405 |   92.699 | 
     | FE_OFC9156_n_rst                             | A v -> Y ^ | INVX8   | 0.979 | 0.927 |   3.332 |   93.626 | 
     | MINC0/FE_OFC9176_n_rst                       | A ^ -> Y v | INVX8   | 0.835 | 0.740 |   4.072 |   94.366 | 
     | MINC0/FE_OFC9212_n_rst                       | A v -> Y ^ | INVX8   | 0.898 | 1.025 |   5.097 |   95.392 | 
     | MINC0/FE_OFC9380_n_rst                       | A ^ -> Y ^ | BUFX2   | 0.213 | 0.412 |   5.509 |   95.803 | 
     | MINC0/FE_OFC9250_n_rst                       | A ^ -> Y v | INVX8   | 0.755 | 0.517 |   6.027 |   96.321 | 
     | MINC0/FE_OFC10128_n_rst                      | A v -> Y v | BUFX4   | 0.964 | 0.997 |   7.023 |   97.317 | 
     | MINC0/FE_OFC9289_n_rst                       | A v -> Y ^ | INVX8   | 0.889 | 0.930 |   7.953 |   98.247 | 
     | MINC0/FE_OFC9317_n_rst                       | A ^ -> Y v | INVX8   | 0.863 | 0.691 |   8.643 |   98.937 | 
     | MINC0/SHA2/M0/FE_OFC10127_n_rst              | A v -> Y v | BUFX4   | 0.753 | 0.864 |   9.507 |   99.801 | 
     | MINC0/SHA2/M0/FE_OFCC10926_FE_OFN10127_n_rst | A v -> Y v | CLKBUF1 | 0.512 | 0.735 |  10.242 |  100.536 | 
     | MINC0/SHA2/M0/FE_OFC9341_n_rst               | A v -> Y ^ | INVX8   | 0.831 | 0.647 |  10.888 |  101.182 | 
     | MINC0/SHA2/M0/FE_OFC9354_n_rst               | A ^ -> Y v | INVX2   | 0.515 | 0.651 |  11.539 |  101.833 | 
     | MINC0/SHA2/M0/FE_OFC9363_n_rst               | A v -> Y ^ | INVX8   | 0.868 | 0.604 |  12.143 |  102.437 | 
     | MINC0/SHA2/M0/\w_reg[54][0]                  | R ^        | DFFSR   | 0.961 | 0.189 |  12.332 |  102.626 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |            |       |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-------+-------+-------+---------+----------| 
     |                             | clk ^      |       | 0.079 |       |   0.033 |  -90.261 | 
     | clk__L1_I0                  | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |  -90.137 | 
     | clk__L2_I0                  | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.397 |  -89.897 | 
     | clk__L3_I0                  | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.807 |  -89.487 | 
     | clk__L4_I1                  | A v -> Y ^ | INVX8 | 0.429 | 0.400 |   1.207 |  -89.087 | 
     | clk__L5_I3                  | A ^ -> Y v | INVX8 | 0.331 | 0.345 |   1.552 |  -88.742 | 
     | clk__L6_I11                 | A v -> Y ^ | INVX8 | 0.278 | 0.269 |   1.821 |  -88.473 | 
     | clk__L7_I32                 | A ^ -> Y v | INVX8 | 0.374 | 0.397 |   2.219 |  -88.076 | 
     | clk__L8_I126                | A v -> Y ^ | INVX8 | 0.292 | 0.301 |   2.520 |  -87.774 | 
     | MINC0/SHA2/M0/\w_reg[54][0] | CLK ^      | DFFSR | 0.296 | 0.008 |   2.528 |  -87.766 | 
     +---------------------------------------------------------------------------------------+ 
Path 49: MET Recovery Check with Pin MINC0/SHA2/M0/\w_reg[54][10] /CLK 
Endpoint:   MINC0/SHA2/M0/\w_reg[54][10] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                           (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.526
- Recovery                     -0.099
+ Phase Shift                 100.000
= Required Time               102.625
- Arrival Time                 12.331
= Slack Time                   90.294
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            1.025
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                              | n_rst ^    |         | 0.070 |       |   1.025 |   91.319 | 
     | FE_PHC11319_n_rst                            | A ^ -> Y ^ | BUFX2   | 0.069 | 0.171 |   1.196 |   91.490 | 
     | FE_PHC11777_n_rst                            | A ^ -> Y ^ | BUFX2   | 0.072 | 0.170 |   1.366 |   91.660 | 
     | FE_PHC10930_n_rst                            | A ^ -> Y ^ | BUFX2   | 0.476 | 0.456 |   1.822 |   92.116 | 
     | FE_OFC9155_n_rst                             | A ^ -> Y v | INVX8   | 0.881 | 0.583 |   2.405 |   92.699 | 
     | FE_OFC9156_n_rst                             | A v -> Y ^ | INVX8   | 0.979 | 0.927 |   3.332 |   93.626 | 
     | MINC0/FE_OFC9176_n_rst                       | A ^ -> Y v | INVX8   | 0.835 | 0.740 |   4.072 |   94.366 | 
     | MINC0/FE_OFC9212_n_rst                       | A v -> Y ^ | INVX8   | 0.898 | 1.025 |   5.097 |   95.392 | 
     | MINC0/FE_OFC9380_n_rst                       | A ^ -> Y ^ | BUFX2   | 0.213 | 0.412 |   5.509 |   95.803 | 
     | MINC0/FE_OFC9250_n_rst                       | A ^ -> Y v | INVX8   | 0.755 | 0.517 |   6.026 |   96.321 | 
     | MINC0/FE_OFC10128_n_rst                      | A v -> Y v | BUFX4   | 0.964 | 0.997 |   7.023 |   97.317 | 
     | MINC0/FE_OFC9289_n_rst                       | A v -> Y ^ | INVX8   | 0.889 | 0.930 |   7.953 |   98.247 | 
     | MINC0/FE_OFC9317_n_rst                       | A ^ -> Y v | INVX8   | 0.863 | 0.691 |   8.643 |   98.937 | 
     | MINC0/SHA2/M0/FE_OFC10127_n_rst              | A v -> Y v | BUFX4   | 0.753 | 0.864 |   9.507 |   99.801 | 
     | MINC0/SHA2/M0/FE_OFCC10926_FE_OFN10127_n_rst | A v -> Y v | CLKBUF1 | 0.512 | 0.735 |  10.242 |  100.536 | 
     | MINC0/SHA2/M0/FE_OFC9341_n_rst               | A v -> Y ^ | INVX8   | 0.831 | 0.647 |  10.888 |  101.183 | 
     | MINC0/SHA2/M0/FE_OFC9354_n_rst               | A ^ -> Y v | INVX2   | 0.515 | 0.651 |  11.539 |  101.833 | 
     | MINC0/SHA2/M0/FE_OFC9363_n_rst               | A v -> Y ^ | INVX8   | 0.868 | 0.604 |  12.143 |  102.437 | 
     | MINC0/SHA2/M0/\w_reg[54][10]                 | R ^        | DFFSR   | 0.960 | 0.187 |  12.331 |  102.625 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                              |            |       |       |       |  Time   |   Time   | 
     |------------------------------+------------+-------+-------+-------+---------+----------| 
     |                              | clk ^      |       | 0.079 |       |   0.033 |  -90.261 | 
     | clk__L1_I0                   | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |  -90.137 | 
     | clk__L2_I0                   | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.397 |  -89.897 | 
     | clk__L3_I0                   | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.807 |  -89.487 | 
     | clk__L4_I1                   | A v -> Y ^ | INVX8 | 0.429 | 0.400 |   1.207 |  -89.087 | 
     | clk__L5_I3                   | A ^ -> Y v | INVX8 | 0.331 | 0.345 |   1.552 |  -88.742 | 
     | clk__L6_I11                  | A v -> Y ^ | INVX8 | 0.278 | 0.269 |   1.822 |  -88.473 | 
     | clk__L7_I32                  | A ^ -> Y v | INVX8 | 0.374 | 0.397 |   2.219 |  -88.076 | 
     | clk__L8_I126                 | A v -> Y ^ | INVX8 | 0.292 | 0.301 |   2.520 |  -87.774 | 
     | MINC0/SHA2/M0/\w_reg[54][10] | CLK ^      | DFFSR | 0.296 | 0.007 |   2.526 |  -87.768 | 
     +----------------------------------------------------------------------------------------+ 
Path 50: MET Recovery Check with Pin MINC0/SHA2/M0/\w_reg[54][12] /CLK 
Endpoint:   MINC0/SHA2/M0/\w_reg[54][12] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                           (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          2.526
- Recovery                     -0.099
+ Phase Shift                 100.000
= Required Time               102.624
- Arrival Time                 12.330
= Slack Time                   90.295
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            1.025
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                              | n_rst ^    |         | 0.070 |       |   1.025 |   91.320 | 
     | FE_PHC11319_n_rst                            | A ^ -> Y ^ | BUFX2   | 0.069 | 0.171 |   1.196 |   91.491 | 
     | FE_PHC11777_n_rst                            | A ^ -> Y ^ | BUFX2   | 0.072 | 0.170 |   1.366 |   91.661 | 
     | FE_PHC10930_n_rst                            | A ^ -> Y ^ | BUFX2   | 0.476 | 0.456 |   1.822 |   92.117 | 
     | FE_OFC9155_n_rst                             | A ^ -> Y v | INVX8   | 0.881 | 0.583 |   2.405 |   92.700 | 
     | FE_OFC9156_n_rst                             | A v -> Y ^ | INVX8   | 0.979 | 0.927 |   3.332 |   93.627 | 
     | MINC0/FE_OFC9176_n_rst                       | A ^ -> Y v | INVX8   | 0.835 | 0.740 |   4.072 |   94.367 | 
     | MINC0/FE_OFC9212_n_rst                       | A v -> Y ^ | INVX8   | 0.898 | 1.025 |   5.097 |   95.392 | 
     | MINC0/FE_OFC9380_n_rst                       | A ^ -> Y ^ | BUFX2   | 0.213 | 0.412 |   5.509 |   95.804 | 
     | MINC0/FE_OFC9250_n_rst                       | A ^ -> Y v | INVX8   | 0.755 | 0.517 |   6.026 |   96.321 | 
     | MINC0/FE_OFC10128_n_rst                      | A v -> Y v | BUFX4   | 0.964 | 0.997 |   7.023 |   97.318 | 
     | MINC0/FE_OFC9289_n_rst                       | A v -> Y ^ | INVX8   | 0.889 | 0.930 |   7.953 |   98.248 | 
     | MINC0/FE_OFC9317_n_rst                       | A ^ -> Y v | INVX8   | 0.863 | 0.691 |   8.643 |   98.938 | 
     | MINC0/SHA2/M0/FE_OFC10127_n_rst              | A v -> Y v | BUFX4   | 0.753 | 0.864 |   9.507 |   99.802 | 
     | MINC0/SHA2/M0/FE_OFCC10926_FE_OFN10127_n_rst | A v -> Y v | CLKBUF1 | 0.512 | 0.735 |  10.242 |  100.537 | 
     | MINC0/SHA2/M0/FE_OFC9341_n_rst               | A v -> Y ^ | INVX8   | 0.831 | 0.647 |  10.888 |  101.183 | 
     | MINC0/SHA2/M0/FE_OFC9354_n_rst               | A ^ -> Y v | INVX2   | 0.515 | 0.651 |  11.539 |  101.834 | 
     | MINC0/SHA2/M0/FE_OFC9363_n_rst               | A v -> Y ^ | INVX8   | 0.868 | 0.604 |  12.143 |  102.438 | 
     | MINC0/SHA2/M0/\w_reg[54][12]                 | R ^        | DFFSR   | 0.960 | 0.186 |  12.330 |  102.624 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                              |            |       |       |       |  Time   |   Time   | 
     |------------------------------+------------+-------+-------+-------+---------+----------| 
     |                              | clk ^      |       | 0.079 |       |   0.033 |  -90.262 | 
     | clk__L1_I0                   | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |  -90.138 | 
     | clk__L2_I0                   | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.397 |  -89.897 | 
     | clk__L3_I0                   | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.807 |  -89.487 | 
     | clk__L4_I1                   | A v -> Y ^ | INVX8 | 0.429 | 0.400 |   1.207 |  -89.088 | 
     | clk__L5_I3                   | A ^ -> Y v | INVX8 | 0.331 | 0.345 |   1.552 |  -88.743 | 
     | clk__L6_I11                  | A v -> Y ^ | INVX8 | 0.278 | 0.269 |   1.822 |  -88.473 | 
     | clk__L7_I32                  | A ^ -> Y v | INVX8 | 0.374 | 0.397 |   2.219 |  -88.076 | 
     | clk__L8_I126                 | A v -> Y ^ | INVX8 | 0.292 | 0.301 |   2.520 |  -87.775 | 
     | MINC0/SHA2/M0/\w_reg[54][12] | CLK ^      | DFFSR | 0.296 | 0.006 |   2.526 |  -87.769 | 
     +----------------------------------------------------------------------------------------+ 

