{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1607948585491 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1607948585495 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 14 20:23:05 2020 " "Processing started: Mon Dec 14 20:23:05 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1607948585495 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607948585495 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off iwanna -c iwanna " "Command: quartus_map --read_settings_files=on --write_settings_files=off iwanna -c iwanna" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607948585495 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1607948585849 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1607948585849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iwanna_soc/synthesis/iwanna_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file iwanna_soc/synthesis/iwanna_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 iwanna_soc " "Found entity 1: iwanna_soc" {  } { { "iwanna_soc/synthesis/iwanna_soc.v" "" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/iwanna_soc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607948595587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607948595587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iwanna_soc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file iwanna_soc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "iwanna_soc/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607948595597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607948595597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iwanna_soc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file iwanna_soc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "iwanna_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607948595605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607948595605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iwanna_soc/synthesis/submodules/iwanna_soc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file iwanna_soc/synthesis/submodules/iwanna_soc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 iwanna_soc_irq_mapper " "Found entity 1: iwanna_soc_irq_mapper" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_irq_mapper.sv" "" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607948595613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607948595613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 iwanna_soc_mm_interconnect_0 " "Found entity 1: iwanna_soc_mm_interconnect_0" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0.v" "" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607948595651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607948595651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 iwanna_soc_mm_interconnect_0_avalon_st_adapter " "Found entity 1: iwanna_soc_mm_interconnect_0_avalon_st_adapter" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607948595662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607948595662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 iwanna_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: iwanna_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607948595671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607948595671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iwanna_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file iwanna_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "iwanna_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607948595673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607948595673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iwanna_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file iwanna_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "iwanna_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607948595684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607948595684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iwanna_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file iwanna_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "iwanna_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607948595687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607948595687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iwanna_soc/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file iwanna_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "iwanna_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607948595690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607948595690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 iwanna_soc_mm_interconnect_0_rsp_mux_001 " "Found entity 1: iwanna_soc_mm_interconnect_0_rsp_mux_001" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_rsp_mux_001.sv" "" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607948595702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607948595702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iwanna_soc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file iwanna_soc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "iwanna_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607948595704 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "iwanna_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607948595704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607948595704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 iwanna_soc_mm_interconnect_0_rsp_mux " "Found entity 1: iwanna_soc_mm_interconnect_0_rsp_mux" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607948595719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607948595719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 iwanna_soc_mm_interconnect_0_rsp_demux_001 " "Found entity 1: iwanna_soc_mm_interconnect_0_rsp_demux_001" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_rsp_demux_001.sv" "" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607948595730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607948595730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 iwanna_soc_mm_interconnect_0_rsp_demux " "Found entity 1: iwanna_soc_mm_interconnect_0_rsp_demux" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607948595742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607948595742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 iwanna_soc_mm_interconnect_0_cmd_mux_001 " "Found entity 1: iwanna_soc_mm_interconnect_0_cmd_mux_001" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_cmd_mux_001.sv" "" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607948595763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607948595763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 iwanna_soc_mm_interconnect_0_cmd_mux " "Found entity 1: iwanna_soc_mm_interconnect_0_cmd_mux" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607948595773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607948595773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 iwanna_soc_mm_interconnect_0_cmd_demux_001 " "Found entity 1: iwanna_soc_mm_interconnect_0_cmd_demux_001" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_cmd_demux_001.sv" "" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607948595781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607948595781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 iwanna_soc_mm_interconnect_0_cmd_demux " "Found entity 1: iwanna_soc_mm_interconnect_0_cmd_demux" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607948595790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607948595790 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel iwanna_soc_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at iwanna_soc_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_router_003.sv" "" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1607948595793 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel iwanna_soc_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at iwanna_soc_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_router_003.sv" "" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1607948595793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 iwanna_soc_mm_interconnect_0_router_003_default_decode " "Found entity 1: iwanna_soc_mm_interconnect_0_router_003_default_decode" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_router_003.sv" "" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607948595794 ""} { "Info" "ISGN_ENTITY_NAME" "2 iwanna_soc_mm_interconnect_0_router_003 " "Found entity 2: iwanna_soc_mm_interconnect_0_router_003" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_router_003.sv" "" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607948595794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607948595794 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel iwanna_soc_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at iwanna_soc_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_router_002.sv" "" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1607948595807 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel iwanna_soc_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at iwanna_soc_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_router_002.sv" "" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1607948595807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 iwanna_soc_mm_interconnect_0_router_002_default_decode " "Found entity 1: iwanna_soc_mm_interconnect_0_router_002_default_decode" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_router_002.sv" "" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607948595808 ""} { "Info" "ISGN_ENTITY_NAME" "2 iwanna_soc_mm_interconnect_0_router_002 " "Found entity 2: iwanna_soc_mm_interconnect_0_router_002" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_router_002.sv" "" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607948595808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607948595808 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel iwanna_soc_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at iwanna_soc_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_router_001.sv" "" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1607948595819 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel iwanna_soc_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at iwanna_soc_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_router_001.sv" "" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1607948595819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 iwanna_soc_mm_interconnect_0_router_001_default_decode " "Found entity 1: iwanna_soc_mm_interconnect_0_router_001_default_decode" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_router_001.sv" "" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607948595820 ""} { "Info" "ISGN_ENTITY_NAME" "2 iwanna_soc_mm_interconnect_0_router_001 " "Found entity 2: iwanna_soc_mm_interconnect_0_router_001" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_router_001.sv" "" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607948595820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607948595820 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel iwanna_soc_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at iwanna_soc_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_router.sv" "" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1607948595832 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel iwanna_soc_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at iwanna_soc_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_router.sv" "" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1607948595832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 iwanna_soc_mm_interconnect_0_router_default_decode " "Found entity 1: iwanna_soc_mm_interconnect_0_router_default_decode" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_router.sv" "" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607948595833 ""} { "Info" "ISGN_ENTITY_NAME" "2 iwanna_soc_mm_interconnect_0_router " "Found entity 2: iwanna_soc_mm_interconnect_0_router" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_router.sv" "" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607948595833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607948595833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iwanna_soc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file iwanna_soc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "iwanna_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607948595849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607948595849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iwanna_soc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file iwanna_soc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "iwanna_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607948595863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607948595863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iwanna_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file iwanna_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "iwanna_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607948595873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607948595873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iwanna_soc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file iwanna_soc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "iwanna_soc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607948595885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607948595885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iwanna_soc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file iwanna_soc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "iwanna_soc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607948595898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607948595898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iwanna_soc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file iwanna_soc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "iwanna_soc/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607948595912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607948595912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iwanna_soc/synthesis/submodules/iwanna_soc_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file iwanna_soc/synthesis/submodules/iwanna_soc_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 iwanna_soc_sysid_qsys_0 " "Found entity 1: iwanna_soc_sysid_qsys_0" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_sysid_qsys_0.v" "" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607948595923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607948595923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iwanna_soc/synthesis/submodules/iwanna_soc_sdram_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file iwanna_soc/synthesis/submodules/iwanna_soc_sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 iwanna_soc_sdram_pll_dffpipe_l2c " "Found entity 1: iwanna_soc_sdram_pll_dffpipe_l2c" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_sdram_pll.v" "" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_sdram_pll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607948595937 ""} { "Info" "ISGN_ENTITY_NAME" "2 iwanna_soc_sdram_pll_stdsync_sv6 " "Found entity 2: iwanna_soc_sdram_pll_stdsync_sv6" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_sdram_pll.v" "" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_sdram_pll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607948595937 ""} { "Info" "ISGN_ENTITY_NAME" "3 iwanna_soc_sdram_pll_altpll_lqa2 " "Found entity 3: iwanna_soc_sdram_pll_altpll_lqa2" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_sdram_pll.v" "" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_sdram_pll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607948595937 ""} { "Info" "ISGN_ENTITY_NAME" "4 iwanna_soc_sdram_pll " "Found entity 4: iwanna_soc_sdram_pll" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_sdram_pll.v" "" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_sdram_pll.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607948595937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607948595937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iwanna_soc/synthesis/submodules/iwanna_soc_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file iwanna_soc/synthesis/submodules/iwanna_soc_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 iwanna_soc_sdram_input_efifo_module " "Found entity 1: iwanna_soc_sdram_input_efifo_module" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_sdram.v" "" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607948595953 ""} { "Info" "ISGN_ENTITY_NAME" "2 iwanna_soc_sdram " "Found entity 2: iwanna_soc_sdram" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_sdram.v" "" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607948595953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607948595953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iwanna_soc/synthesis/submodules/iwanna_soc_otg_hpi_data.v 1 1 " "Found 1 design units, including 1 entities, in source file iwanna_soc/synthesis/submodules/iwanna_soc_otg_hpi_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 iwanna_soc_otg_hpi_data " "Found entity 1: iwanna_soc_otg_hpi_data" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_otg_hpi_data.v" "" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_otg_hpi_data.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607948595956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607948595956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iwanna_soc/synthesis/submodules/iwanna_soc_otg_hpi_cs.v 1 1 " "Found 1 design units, including 1 entities, in source file iwanna_soc/synthesis/submodules/iwanna_soc_otg_hpi_cs.v" { { "Info" "ISGN_ENTITY_NAME" "1 iwanna_soc_otg_hpi_cs " "Found entity 1: iwanna_soc_otg_hpi_cs" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_otg_hpi_cs.v" "" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_otg_hpi_cs.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607948595960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607948595960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iwanna_soc/synthesis/submodules/iwanna_soc_otg_hpi_address.v 1 1 " "Found 1 design units, including 1 entities, in source file iwanna_soc/synthesis/submodules/iwanna_soc_otg_hpi_address.v" { { "Info" "ISGN_ENTITY_NAME" "1 iwanna_soc_otg_hpi_address " "Found entity 1: iwanna_soc_otg_hpi_address" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_otg_hpi_address.v" "" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_otg_hpi_address.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607948595971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607948595971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iwanna_soc/synthesis/submodules/iwanna_soc_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file iwanna_soc/synthesis/submodules/iwanna_soc_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 iwanna_soc_onchip_memory2_0 " "Found entity 1: iwanna_soc_onchip_memory2_0" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_onchip_memory2_0.v" "" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607948595977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607948595977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 iwanna_soc_nios2_gen2_0 " "Found entity 1: iwanna_soc_nios2_gen2_0" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0.v" "" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607948595989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607948595989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 iwanna_soc_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: iwanna_soc_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v" "" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607948596018 ""} { "Info" "ISGN_ENTITY_NAME" "2 iwanna_soc_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: iwanna_soc_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v" "" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607948596018 ""} { "Info" "ISGN_ENTITY_NAME" "3 iwanna_soc_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: iwanna_soc_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v" "" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607948596018 ""} { "Info" "ISGN_ENTITY_NAME" "4 iwanna_soc_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: iwanna_soc_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v" "" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607948596018 ""} { "Info" "ISGN_ENTITY_NAME" "5 iwanna_soc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: iwanna_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v" "" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607948596018 ""} { "Info" "ISGN_ENTITY_NAME" "6 iwanna_soc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: iwanna_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v" "" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607948596018 ""} { "Info" "ISGN_ENTITY_NAME" "7 iwanna_soc_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: iwanna_soc_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v" "" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607948596018 ""} { "Info" "ISGN_ENTITY_NAME" "8 iwanna_soc_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: iwanna_soc_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v" "" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607948596018 ""} { "Info" "ISGN_ENTITY_NAME" "9 iwanna_soc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: iwanna_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v" "" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607948596018 ""} { "Info" "ISGN_ENTITY_NAME" "10 iwanna_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: iwanna_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v" "" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607948596018 ""} { "Info" "ISGN_ENTITY_NAME" "11 iwanna_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: iwanna_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v" "" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607948596018 ""} { "Info" "ISGN_ENTITY_NAME" "12 iwanna_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: iwanna_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v" "" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607948596018 ""} { "Info" "ISGN_ENTITY_NAME" "13 iwanna_soc_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: iwanna_soc_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v" "" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607948596018 ""} { "Info" "ISGN_ENTITY_NAME" "14 iwanna_soc_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: iwanna_soc_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v" "" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607948596018 ""} { "Info" "ISGN_ENTITY_NAME" "15 iwanna_soc_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: iwanna_soc_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v" "" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607948596018 ""} { "Info" "ISGN_ENTITY_NAME" "16 iwanna_soc_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: iwanna_soc_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v" "" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607948596018 ""} { "Info" "ISGN_ENTITY_NAME" "17 iwanna_soc_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: iwanna_soc_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v" "" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607948596018 ""} { "Info" "ISGN_ENTITY_NAME" "18 iwanna_soc_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: iwanna_soc_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v" "" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607948596018 ""} { "Info" "ISGN_ENTITY_NAME" "19 iwanna_soc_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: iwanna_soc_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v" "" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607948596018 ""} { "Info" "ISGN_ENTITY_NAME" "20 iwanna_soc_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: iwanna_soc_nios2_gen2_0_cpu_nios2_oci" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v" "" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607948596018 ""} { "Info" "ISGN_ENTITY_NAME" "21 iwanna_soc_nios2_gen2_0_cpu " "Found entity 21: iwanna_soc_nios2_gen2_0_cpu" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v" "" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607948596018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607948596018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 iwanna_soc_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: iwanna_soc_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607948596030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607948596030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 iwanna_soc_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: iwanna_soc_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607948596075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607948596075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607948596125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607948596125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 iwanna_soc_nios2_gen2_0_cpu_test_bench " "Found entity 1: iwanna_soc_nios2_gen2_0_cpu_test_bench" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu_test_bench.v" "" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607948596159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607948596159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iwanna_soc/synthesis/submodules/iwanna_soc_keycode.v 1 1 " "Found 1 design units, including 1 entities, in source file iwanna_soc/synthesis/submodules/iwanna_soc_keycode.v" { { "Info" "ISGN_ENTITY_NAME" "1 iwanna_soc_keycode " "Found entity 1: iwanna_soc_keycode" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_keycode.v" "" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_keycode.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607948596163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607948596163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iwanna_soc/synthesis/submodules/iwanna_soc_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file iwanna_soc/synthesis/submodules/iwanna_soc_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 iwanna_soc_JTAG_UART_sim_scfifo_w " "Found entity 1: iwanna_soc_JTAG_UART_sim_scfifo_w" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_JTAG_UART.v" "" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_JTAG_UART.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607948596182 ""} { "Info" "ISGN_ENTITY_NAME" "2 iwanna_soc_JTAG_UART_scfifo_w " "Found entity 2: iwanna_soc_JTAG_UART_scfifo_w" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_JTAG_UART.v" "" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_JTAG_UART.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607948596182 ""} { "Info" "ISGN_ENTITY_NAME" "3 iwanna_soc_JTAG_UART_sim_scfifo_r " "Found entity 3: iwanna_soc_JTAG_UART_sim_scfifo_r" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_JTAG_UART.v" "" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_JTAG_UART.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607948596182 ""} { "Info" "ISGN_ENTITY_NAME" "4 iwanna_soc_JTAG_UART_scfifo_r " "Found entity 4: iwanna_soc_JTAG_UART_scfifo_r" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_JTAG_UART.v" "" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_JTAG_UART.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607948596182 ""} { "Info" "ISGN_ENTITY_NAME" "5 iwanna_soc_JTAG_UART " "Found entity 5: iwanna_soc_JTAG_UART" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_JTAG_UART.v" "" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_JTAG_UART.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607948596182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607948596182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_clk " "Found entity 1: vga_clk" {  } { { "vga_clk.v" "" { Text "D:/Quartus/ECE385/final/vga_clk.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607948596186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607948596186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_controller " "Found entity 1: VGA_controller" {  } { { "VGA_controller.sv" "" { Text "D:/Quartus/ECE385/final/VGA_controller.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607948596189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607948596189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iwanna.sv 1 1 " "Found 1 design units, including 1 entities, in source file iwanna.sv" { { "Info" "ISGN_ENTITY_NAME" "1 iwanna " "Found entity 1: iwanna" {  } { { "iwanna.sv" "" { Text "D:/Quartus/ECE385/final/iwanna.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607948596191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607948596191 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "hpi_io_intf.sv(43) " "Verilog HDL warning at hpi_io_intf.sv(43): extended using \"x\" or \"z\"" {  } { { "hpi_io_intf.sv" "" { Text "D:/Quartus/ECE385/final/hpi_io_intf.sv" 43 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1607948596211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpi_io_intf.sv 1 1 " "Found 1 design units, including 1 entities, in source file hpi_io_intf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hpi_io_intf " "Found entity 1: hpi_io_intf" {  } { { "hpi_io_intf.sv" "" { Text "D:/Quartus/ECE385/final/hpi_io_intf.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607948596213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607948596213 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "D:/Quartus/ECE385/final/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1607948596221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "D:/Quartus/ECE385/final/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607948596222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607948596222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file color_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 color_mapper " "Found entity 1: color_mapper" {  } { { "Color_Mapper.sv" "" { Text "D:/Quartus/ECE385/final/Color_Mapper.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607948596235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607948596235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ball.sv 1 1 " "Found 1 design units, including 1 entities, in source file ball.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ball " "Found entity 1: ball" {  } { { "ball.sv" "" { Text "D:/Quartus/ECE385/final/ball.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607948596241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607948596241 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "iwanna_soc_sdram.v(318) " "Verilog HDL or VHDL warning at iwanna_soc_sdram.v(318): conditional expression evaluates to a constant" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_sdram.v" "" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1607948596259 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "iwanna_soc_sdram.v(328) " "Verilog HDL or VHDL warning at iwanna_soc_sdram.v(328): conditional expression evaluates to a constant" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_sdram.v" "" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1607948596259 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "iwanna_soc_sdram.v(338) " "Verilog HDL or VHDL warning at iwanna_soc_sdram.v(338): conditional expression evaluates to a constant" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_sdram.v" "" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1607948596259 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "iwanna_soc_sdram.v(682) " "Verilog HDL or VHDL warning at iwanna_soc_sdram.v(682): conditional expression evaluates to a constant" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_sdram.v" "" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1607948596260 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "iwanna " "Elaborating entity \"iwanna\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1607948596353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hpi_io_intf hpi_io_intf:hpi_io_inst " "Elaborating entity \"hpi_io_intf\" for hierarchy \"hpi_io_intf:hpi_io_inst\"" {  } { { "iwanna.sv" "hpi_io_inst" { Text "D:/Quartus/ECE385/final/iwanna.sv" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607948596391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iwanna_soc iwanna_soc:nios_system " "Elaborating entity \"iwanna_soc\" for hierarchy \"iwanna_soc:nios_system\"" {  } { { "iwanna.sv" "nios_system" { Text "D:/Quartus/ECE385/final/iwanna.sv" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607948596408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iwanna_soc_JTAG_UART iwanna_soc:nios_system\|iwanna_soc_JTAG_UART:jtag_uart " "Elaborating entity \"iwanna_soc_JTAG_UART\" for hierarchy \"iwanna_soc:nios_system\|iwanna_soc_JTAG_UART:jtag_uart\"" {  } { { "iwanna_soc/synthesis/iwanna_soc.v" "jtag_uart" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/iwanna_soc.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607948596457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iwanna_soc_JTAG_UART_scfifo_w iwanna_soc:nios_system\|iwanna_soc_JTAG_UART:jtag_uart\|iwanna_soc_JTAG_UART_scfifo_w:the_iwanna_soc_JTAG_UART_scfifo_w " "Elaborating entity \"iwanna_soc_JTAG_UART_scfifo_w\" for hierarchy \"iwanna_soc:nios_system\|iwanna_soc_JTAG_UART:jtag_uart\|iwanna_soc_JTAG_UART_scfifo_w:the_iwanna_soc_JTAG_UART_scfifo_w\"" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_JTAG_UART.v" "the_iwanna_soc_JTAG_UART_scfifo_w" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_JTAG_UART.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607948596477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo iwanna_soc:nios_system\|iwanna_soc_JTAG_UART:jtag_uart\|iwanna_soc_JTAG_UART_scfifo_w:the_iwanna_soc_JTAG_UART_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"iwanna_soc:nios_system\|iwanna_soc_JTAG_UART:jtag_uart\|iwanna_soc_JTAG_UART_scfifo_w:the_iwanna_soc_JTAG_UART_scfifo_w\|scfifo:wfifo\"" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_JTAG_UART.v" "wfifo" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_JTAG_UART.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607948596819 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "iwanna_soc:nios_system\|iwanna_soc_JTAG_UART:jtag_uart\|iwanna_soc_JTAG_UART_scfifo_w:the_iwanna_soc_JTAG_UART_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"iwanna_soc:nios_system\|iwanna_soc_JTAG_UART:jtag_uart\|iwanna_soc_JTAG_UART_scfifo_w:the_iwanna_soc_JTAG_UART_scfifo_w\|scfifo:wfifo\"" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_JTAG_UART.v" "" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_JTAG_UART.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607948596830 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "iwanna_soc:nios_system\|iwanna_soc_JTAG_UART:jtag_uart\|iwanna_soc_JTAG_UART_scfifo_w:the_iwanna_soc_JTAG_UART_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"iwanna_soc:nios_system\|iwanna_soc_JTAG_UART:jtag_uart\|iwanna_soc_JTAG_UART_scfifo_w:the_iwanna_soc_JTAG_UART_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607948596831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607948596831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607948596831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607948596831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607948596831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607948596831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607948596831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607948596831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607948596831 ""}  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_JTAG_UART.v" "" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_JTAG_UART.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1607948596831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "D:/Quartus/ECE385/final/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607948596887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607948596887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 iwanna_soc:nios_system\|iwanna_soc_JTAG_UART:jtag_uart\|iwanna_soc_JTAG_UART_scfifo_w:the_iwanna_soc_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"iwanna_soc:nios_system\|iwanna_soc_JTAG_UART:jtag_uart\|iwanna_soc_JTAG_UART_scfifo_w:the_iwanna_soc_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/quartus/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607948596888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "D:/Quartus/ECE385/final/db/a_dpfifo_l011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607948596906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607948596906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 iwanna_soc:nios_system\|iwanna_soc_JTAG_UART:jtag_uart\|iwanna_soc_JTAG_UART_scfifo_w:the_iwanna_soc_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"iwanna_soc:nios_system\|iwanna_soc_JTAG_UART:jtag_uart\|iwanna_soc_JTAG_UART_scfifo_w:the_iwanna_soc_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "D:/Quartus/ECE385/final/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607948596907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "D:/Quartus/ECE385/final/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607948596926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607948596926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf iwanna_soc:nios_system\|iwanna_soc_JTAG_UART:jtag_uart\|iwanna_soc_JTAG_UART_scfifo_w:the_iwanna_soc_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"iwanna_soc:nios_system\|iwanna_soc_JTAG_UART:jtag_uart\|iwanna_soc_JTAG_UART_scfifo_w:the_iwanna_soc_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "D:/Quartus/ECE385/final/db/a_dpfifo_l011.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607948596927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "D:/Quartus/ECE385/final/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607948596976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607948596976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 iwanna_soc:nios_system\|iwanna_soc_JTAG_UART:jtag_uart\|iwanna_soc_JTAG_UART_scfifo_w:the_iwanna_soc_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"iwanna_soc:nios_system\|iwanna_soc_JTAG_UART:jtag_uart\|iwanna_soc_JTAG_UART_scfifo_w:the_iwanna_soc_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "D:/Quartus/ECE385/final/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607948596978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "D:/Quartus/ECE385/final/db/altsyncram_nio1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607948597033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607948597033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 iwanna_soc:nios_system\|iwanna_soc_JTAG_UART:jtag_uart\|iwanna_soc_JTAG_UART_scfifo_w:the_iwanna_soc_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"iwanna_soc:nios_system\|iwanna_soc_JTAG_UART:jtag_uart\|iwanna_soc_JTAG_UART_scfifo_w:the_iwanna_soc_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "D:/Quartus/ECE385/final/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607948597035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "D:/Quartus/ECE385/final/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607948597083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607948597083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob iwanna_soc:nios_system\|iwanna_soc_JTAG_UART:jtag_uart\|iwanna_soc_JTAG_UART_scfifo_w:the_iwanna_soc_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"iwanna_soc:nios_system\|iwanna_soc_JTAG_UART:jtag_uart\|iwanna_soc_JTAG_UART_scfifo_w:the_iwanna_soc_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "D:/Quartus/ECE385/final/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607948597085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iwanna_soc_JTAG_UART_scfifo_r iwanna_soc:nios_system\|iwanna_soc_JTAG_UART:jtag_uart\|iwanna_soc_JTAG_UART_scfifo_r:the_iwanna_soc_JTAG_UART_scfifo_r " "Elaborating entity \"iwanna_soc_JTAG_UART_scfifo_r\" for hierarchy \"iwanna_soc:nios_system\|iwanna_soc_JTAG_UART:jtag_uart\|iwanna_soc_JTAG_UART_scfifo_r:the_iwanna_soc_JTAG_UART_scfifo_r\"" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_JTAG_UART.v" "the_iwanna_soc_JTAG_UART_scfifo_r" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_JTAG_UART.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607948597102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic iwanna_soc:nios_system\|iwanna_soc_JTAG_UART:jtag_uart\|alt_jtag_atlantic:iwanna_soc_JTAG_UART_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"iwanna_soc:nios_system\|iwanna_soc_JTAG_UART:jtag_uart\|alt_jtag_atlantic:iwanna_soc_JTAG_UART_alt_jtag_atlantic\"" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_JTAG_UART.v" "iwanna_soc_JTAG_UART_alt_jtag_atlantic" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_JTAG_UART.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607948597372 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "iwanna_soc:nios_system\|iwanna_soc_JTAG_UART:jtag_uart\|alt_jtag_atlantic:iwanna_soc_JTAG_UART_alt_jtag_atlantic " "Elaborated megafunction instantiation \"iwanna_soc:nios_system\|iwanna_soc_JTAG_UART:jtag_uart\|alt_jtag_atlantic:iwanna_soc_JTAG_UART_alt_jtag_atlantic\"" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_JTAG_UART.v" "" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_JTAG_UART.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607948597398 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "iwanna_soc:nios_system\|iwanna_soc_JTAG_UART:jtag_uart\|alt_jtag_atlantic:iwanna_soc_JTAG_UART_alt_jtag_atlantic " "Instantiated megafunction \"iwanna_soc:nios_system\|iwanna_soc_JTAG_UART:jtag_uart\|alt_jtag_atlantic:iwanna_soc_JTAG_UART_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607948597398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607948597398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607948597398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607948597398 ""}  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_JTAG_UART.v" "" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_JTAG_UART.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1607948597398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter iwanna_soc:nios_system\|iwanna_soc_JTAG_UART:jtag_uart\|alt_jtag_atlantic:iwanna_soc_JTAG_UART_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"iwanna_soc:nios_system\|iwanna_soc_JTAG_UART:jtag_uart\|alt_jtag_atlantic:iwanna_soc_JTAG_UART_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "d:/quartus/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607948599136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl iwanna_soc:nios_system\|iwanna_soc_JTAG_UART:jtag_uart\|alt_jtag_atlantic:iwanna_soc_JTAG_UART_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"iwanna_soc:nios_system\|iwanna_soc_JTAG_UART:jtag_uart\|alt_jtag_atlantic:iwanna_soc_JTAG_UART_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/quartus/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607948599292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iwanna_soc_keycode iwanna_soc:nios_system\|iwanna_soc_keycode:keycode " "Elaborating entity \"iwanna_soc_keycode\" for hierarchy \"iwanna_soc:nios_system\|iwanna_soc_keycode:keycode\"" {  } { { "iwanna_soc/synthesis/iwanna_soc.v" "keycode" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/iwanna_soc.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607948599356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iwanna_soc_nios2_gen2_0 iwanna_soc:nios_system\|iwanna_soc_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"iwanna_soc_nios2_gen2_0\" for hierarchy \"iwanna_soc:nios_system\|iwanna_soc_nios2_gen2_0:nios2_gen2_0\"" {  } { { "iwanna_soc/synthesis/iwanna_soc.v" "nios2_gen2_0" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/iwanna_soc.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607948599380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iwanna_soc_nios2_gen2_0_cpu iwanna_soc:nios_system\|iwanna_soc_nios2_gen2_0:nios2_gen2_0\|iwanna_soc_nios2_gen2_0_cpu:cpu " "Elaborating entity \"iwanna_soc_nios2_gen2_0_cpu\" for hierarchy \"iwanna_soc:nios_system\|iwanna_soc_nios2_gen2_0:nios2_gen2_0\|iwanna_soc_nios2_gen2_0_cpu:cpu\"" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0.v" "cpu" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607948599409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iwanna_soc_nios2_gen2_0_cpu_test_bench iwanna_soc:nios_system\|iwanna_soc_nios2_gen2_0:nios2_gen2_0\|iwanna_soc_nios2_gen2_0_cpu:cpu\|iwanna_soc_nios2_gen2_0_cpu_test_bench:the_iwanna_soc_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"iwanna_soc_nios2_gen2_0_cpu_test_bench\" for hierarchy \"iwanna_soc:nios_system\|iwanna_soc_nios2_gen2_0:nios2_gen2_0\|iwanna_soc_nios2_gen2_0_cpu:cpu\|iwanna_soc_nios2_gen2_0_cpu_test_bench:the_iwanna_soc_nios2_gen2_0_cpu_test_bench\"" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v" "the_iwanna_soc_nios2_gen2_0_cpu_test_bench" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v" 3546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607948599575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iwanna_soc_nios2_gen2_0_cpu_register_bank_a_module iwanna_soc:nios_system\|iwanna_soc_nios2_gen2_0:nios2_gen2_0\|iwanna_soc_nios2_gen2_0_cpu:cpu\|iwanna_soc_nios2_gen2_0_cpu_register_bank_a_module:iwanna_soc_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"iwanna_soc_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"iwanna_soc:nios_system\|iwanna_soc_nios2_gen2_0:nios2_gen2_0\|iwanna_soc_nios2_gen2_0_cpu:cpu\|iwanna_soc_nios2_gen2_0_cpu_register_bank_a_module:iwanna_soc_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v" "iwanna_soc_nios2_gen2_0_cpu_register_bank_a" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v" 4063 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607948599603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram iwanna_soc:nios_system\|iwanna_soc_nios2_gen2_0:nios2_gen2_0\|iwanna_soc_nios2_gen2_0_cpu:cpu\|iwanna_soc_nios2_gen2_0_cpu_register_bank_a_module:iwanna_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"iwanna_soc:nios_system\|iwanna_soc_nios2_gen2_0:nios2_gen2_0\|iwanna_soc_nios2_gen2_0_cpu:cpu\|iwanna_soc_nios2_gen2_0_cpu_register_bank_a_module:iwanna_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607948599785 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "iwanna_soc:nios_system\|iwanna_soc_nios2_gen2_0:nios2_gen2_0\|iwanna_soc_nios2_gen2_0_cpu:cpu\|iwanna_soc_nios2_gen2_0_cpu_register_bank_a_module:iwanna_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"iwanna_soc:nios_system\|iwanna_soc_nios2_gen2_0:nios2_gen2_0\|iwanna_soc_nios2_gen2_0_cpu:cpu\|iwanna_soc_nios2_gen2_0_cpu_register_bank_a_module:iwanna_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v" "" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607948599806 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "iwanna_soc:nios_system\|iwanna_soc_nios2_gen2_0:nios2_gen2_0\|iwanna_soc_nios2_gen2_0_cpu:cpu\|iwanna_soc_nios2_gen2_0_cpu_register_bank_a_module:iwanna_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"iwanna_soc:nios_system\|iwanna_soc_nios2_gen2_0:nios2_gen2_0\|iwanna_soc_nios2_gen2_0_cpu:cpu\|iwanna_soc_nios2_gen2_0_cpu_register_bank_a_module:iwanna_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607948599806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607948599806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607948599806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607948599806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607948599806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607948599806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607948599806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607948599806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607948599806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607948599806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607948599806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607948599806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607948599806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607948599806 ""}  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v" "" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1607948599806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "D:/Quartus/ECE385/final/db/altsyncram_6mc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607948599873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607948599873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 iwanna_soc:nios_system\|iwanna_soc_nios2_gen2_0:nios2_gen2_0\|iwanna_soc_nios2_gen2_0_cpu:cpu\|iwanna_soc_nios2_gen2_0_cpu_register_bank_a_module:iwanna_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"iwanna_soc:nios_system\|iwanna_soc_nios2_gen2_0:nios2_gen2_0\|iwanna_soc_nios2_gen2_0_cpu:cpu\|iwanna_soc_nios2_gen2_0_cpu_register_bank_a_module:iwanna_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607948599875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iwanna_soc_nios2_gen2_0_cpu_register_bank_b_module iwanna_soc:nios_system\|iwanna_soc_nios2_gen2_0:nios2_gen2_0\|iwanna_soc_nios2_gen2_0_cpu:cpu\|iwanna_soc_nios2_gen2_0_cpu_register_bank_b_module:iwanna_soc_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"iwanna_soc_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"iwanna_soc:nios_system\|iwanna_soc_nios2_gen2_0:nios2_gen2_0\|iwanna_soc_nios2_gen2_0_cpu:cpu\|iwanna_soc_nios2_gen2_0_cpu_register_bank_b_module:iwanna_soc_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v" "iwanna_soc_nios2_gen2_0_cpu_register_bank_b" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v" 4081 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607948599915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iwanna_soc_nios2_gen2_0_cpu_nios2_oci iwanna_soc:nios_system\|iwanna_soc_nios2_gen2_0:nios2_gen2_0\|iwanna_soc_nios2_gen2_0_cpu:cpu\|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"iwanna_soc_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"iwanna_soc:nios_system\|iwanna_soc_nios2_gen2_0:nios2_gen2_0\|iwanna_soc_nios2_gen2_0_cpu:cpu\|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v" "the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v" 4577 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607948599973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iwanna_soc_nios2_gen2_0_cpu_nios2_oci_debug iwanna_soc:nios_system\|iwanna_soc_nios2_gen2_0:nios2_gen2_0\|iwanna_soc_nios2_gen2_0_cpu:cpu\|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci\|iwanna_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"iwanna_soc_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"iwanna_soc:nios_system\|iwanna_soc_nios2_gen2_0:nios2_gen2_0\|iwanna_soc_nios2_gen2_0_cpu:cpu\|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci\|iwanna_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v" "the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci_debug" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607948600015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer iwanna_soc:nios_system\|iwanna_soc_nios2_gen2_0:nios2_gen2_0\|iwanna_soc_nios2_gen2_0_cpu:cpu\|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci\|iwanna_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"iwanna_soc:nios_system\|iwanna_soc_nios2_gen2_0:nios2_gen2_0\|iwanna_soc_nios2_gen2_0_cpu:cpu\|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci\|iwanna_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607948600064 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "iwanna_soc:nios_system\|iwanna_soc_nios2_gen2_0:nios2_gen2_0\|iwanna_soc_nios2_gen2_0_cpu:cpu\|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci\|iwanna_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"iwanna_soc:nios_system\|iwanna_soc_nios2_gen2_0:nios2_gen2_0\|iwanna_soc_nios2_gen2_0_cpu:cpu\|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci\|iwanna_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v" "" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607948600080 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "iwanna_soc:nios_system\|iwanna_soc_nios2_gen2_0:nios2_gen2_0\|iwanna_soc_nios2_gen2_0_cpu:cpu\|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci\|iwanna_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"iwanna_soc:nios_system\|iwanna_soc_nios2_gen2_0:nios2_gen2_0\|iwanna_soc_nios2_gen2_0_cpu:cpu\|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci\|iwanna_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607948600081 ""}  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v" "" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1607948600081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iwanna_soc_nios2_gen2_0_cpu_nios2_oci_break iwanna_soc:nios_system\|iwanna_soc_nios2_gen2_0:nios2_gen2_0\|iwanna_soc_nios2_gen2_0_cpu:cpu\|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci\|iwanna_soc_nios2_gen2_0_cpu_nios2_oci_break:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"iwanna_soc_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"iwanna_soc:nios_system\|iwanna_soc_nios2_gen2_0:nios2_gen2_0\|iwanna_soc_nios2_gen2_0_cpu:cpu\|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci\|iwanna_soc_nios2_gen2_0_cpu_nios2_oci_break:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v" "the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci_break" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607948600085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iwanna_soc_nios2_gen2_0_cpu_nios2_oci_xbrk iwanna_soc:nios_system\|iwanna_soc_nios2_gen2_0:nios2_gen2_0\|iwanna_soc_nios2_gen2_0_cpu:cpu\|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci\|iwanna_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"iwanna_soc_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"iwanna_soc:nios_system\|iwanna_soc_nios2_gen2_0:nios2_gen2_0\|iwanna_soc_nios2_gen2_0_cpu:cpu\|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci\|iwanna_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v" "the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607948600111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iwanna_soc_nios2_gen2_0_cpu_nios2_oci_dbrk iwanna_soc:nios_system\|iwanna_soc_nios2_gen2_0:nios2_gen2_0\|iwanna_soc_nios2_gen2_0_cpu:cpu\|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci\|iwanna_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"iwanna_soc_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"iwanna_soc:nios_system\|iwanna_soc_nios2_gen2_0:nios2_gen2_0\|iwanna_soc_nios2_gen2_0_cpu:cpu\|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci\|iwanna_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v" "the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607948600125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iwanna_soc_nios2_gen2_0_cpu_nios2_oci_itrace iwanna_soc:nios_system\|iwanna_soc_nios2_gen2_0:nios2_gen2_0\|iwanna_soc_nios2_gen2_0_cpu:cpu\|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci\|iwanna_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"iwanna_soc_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"iwanna_soc:nios_system\|iwanna_soc_nios2_gen2_0:nios2_gen2_0\|iwanna_soc_nios2_gen2_0_cpu:cpu\|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci\|iwanna_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v" "the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607948600142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iwanna_soc_nios2_gen2_0_cpu_nios2_oci_dtrace iwanna_soc:nios_system\|iwanna_soc_nios2_gen2_0:nios2_gen2_0\|iwanna_soc_nios2_gen2_0_cpu:cpu\|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci\|iwanna_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"iwanna_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"iwanna_soc:nios_system\|iwanna_soc_nios2_gen2_0:nios2_gen2_0\|iwanna_soc_nios2_gen2_0_cpu:cpu\|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci\|iwanna_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v" "the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607948600167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iwanna_soc_nios2_gen2_0_cpu_nios2_oci_td_mode iwanna_soc:nios_system\|iwanna_soc_nios2_gen2_0:nios2_gen2_0\|iwanna_soc_nios2_gen2_0_cpu:cpu\|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci\|iwanna_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\|iwanna_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:iwanna_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"iwanna_soc_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"iwanna_soc:nios_system\|iwanna_soc_nios2_gen2_0:nios2_gen2_0\|iwanna_soc_nios2_gen2_0_cpu:cpu\|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci\|iwanna_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\|iwanna_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:iwanna_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v" "iwanna_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607948600205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iwanna_soc_nios2_gen2_0_cpu_nios2_oci_fifo iwanna_soc:nios_system\|iwanna_soc_nios2_gen2_0:nios2_gen2_0\|iwanna_soc_nios2_gen2_0_cpu:cpu\|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci\|iwanna_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"iwanna_soc_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"iwanna_soc:nios_system\|iwanna_soc_nios2_gen2_0:nios2_gen2_0\|iwanna_soc_nios2_gen2_0_cpu:cpu\|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci\|iwanna_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v" "the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607948600217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iwanna_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt iwanna_soc:nios_system\|iwanna_soc_nios2_gen2_0:nios2_gen2_0\|iwanna_soc_nios2_gen2_0_cpu:cpu\|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci\|iwanna_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|iwanna_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"iwanna_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"iwanna_soc:nios_system\|iwanna_soc_nios2_gen2_0:nios2_gen2_0\|iwanna_soc_nios2_gen2_0_cpu:cpu\|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci\|iwanna_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|iwanna_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v" "the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607948600253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iwanna_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc iwanna_soc:nios_system\|iwanna_soc_nios2_gen2_0:nios2_gen2_0\|iwanna_soc_nios2_gen2_0_cpu:cpu\|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci\|iwanna_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|iwanna_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"iwanna_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"iwanna_soc:nios_system\|iwanna_soc_nios2_gen2_0:nios2_gen2_0\|iwanna_soc_nios2_gen2_0_cpu:cpu\|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci\|iwanna_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|iwanna_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v" "the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607948600266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iwanna_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc iwanna_soc:nios_system\|iwanna_soc_nios2_gen2_0:nios2_gen2_0\|iwanna_soc_nios2_gen2_0_cpu:cpu\|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci\|iwanna_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|iwanna_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"iwanna_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"iwanna_soc:nios_system\|iwanna_soc_nios2_gen2_0:nios2_gen2_0\|iwanna_soc_nios2_gen2_0_cpu:cpu\|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci\|iwanna_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|iwanna_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v" "the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607948600279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iwanna_soc_nios2_gen2_0_cpu_nios2_oci_pib iwanna_soc:nios_system\|iwanna_soc_nios2_gen2_0:nios2_gen2_0\|iwanna_soc_nios2_gen2_0_cpu:cpu\|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci\|iwanna_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"iwanna_soc_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"iwanna_soc:nios_system\|iwanna_soc_nios2_gen2_0:nios2_gen2_0\|iwanna_soc_nios2_gen2_0_cpu:cpu\|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci\|iwanna_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v" "the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci_pib" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607948600293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iwanna_soc_nios2_gen2_0_cpu_nios2_oci_im iwanna_soc:nios_system\|iwanna_soc_nios2_gen2_0:nios2_gen2_0\|iwanna_soc_nios2_gen2_0_cpu:cpu\|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci\|iwanna_soc_nios2_gen2_0_cpu_nios2_oci_im:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"iwanna_soc_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"iwanna_soc:nios_system\|iwanna_soc_nios2_gen2_0:nios2_gen2_0\|iwanna_soc_nios2_gen2_0_cpu:cpu\|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci\|iwanna_soc_nios2_gen2_0_cpu_nios2_oci_im:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v" "the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci_im" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607948600305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iwanna_soc_nios2_gen2_0_cpu_nios2_avalon_reg iwanna_soc:nios_system\|iwanna_soc_nios2_gen2_0:nios2_gen2_0\|iwanna_soc_nios2_gen2_0_cpu:cpu\|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci\|iwanna_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_iwanna_soc_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"iwanna_soc_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"iwanna_soc:nios_system\|iwanna_soc_nios2_gen2_0:nios2_gen2_0\|iwanna_soc_nios2_gen2_0_cpu:cpu\|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci\|iwanna_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_iwanna_soc_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v" "the_iwanna_soc_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607948600323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iwanna_soc_nios2_gen2_0_cpu_nios2_ocimem iwanna_soc:nios_system\|iwanna_soc_nios2_gen2_0:nios2_gen2_0\|iwanna_soc_nios2_gen2_0_cpu:cpu\|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci\|iwanna_soc_nios2_gen2_0_cpu_nios2_ocimem:the_iwanna_soc_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"iwanna_soc_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"iwanna_soc:nios_system\|iwanna_soc_nios2_gen2_0:nios2_gen2_0\|iwanna_soc_nios2_gen2_0_cpu:cpu\|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci\|iwanna_soc_nios2_gen2_0_cpu_nios2_ocimem:the_iwanna_soc_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v" "the_iwanna_soc_nios2_gen2_0_cpu_nios2_ocimem" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607948600338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iwanna_soc_nios2_gen2_0_cpu_ociram_sp_ram_module iwanna_soc:nios_system\|iwanna_soc_nios2_gen2_0:nios2_gen2_0\|iwanna_soc_nios2_gen2_0_cpu:cpu\|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci\|iwanna_soc_nios2_gen2_0_cpu_nios2_ocimem:the_iwanna_soc_nios2_gen2_0_cpu_nios2_ocimem\|iwanna_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:iwanna_soc_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"iwanna_soc_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"iwanna_soc:nios_system\|iwanna_soc_nios2_gen2_0:nios2_gen2_0\|iwanna_soc_nios2_gen2_0_cpu:cpu\|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci\|iwanna_soc_nios2_gen2_0_cpu_nios2_ocimem:the_iwanna_soc_nios2_gen2_0_cpu_nios2_ocimem\|iwanna_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:iwanna_soc_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v" "iwanna_soc_nios2_gen2_0_cpu_ociram_sp_ram" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607948600377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram iwanna_soc:nios_system\|iwanna_soc_nios2_gen2_0:nios2_gen2_0\|iwanna_soc_nios2_gen2_0_cpu:cpu\|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci\|iwanna_soc_nios2_gen2_0_cpu_nios2_ocimem:the_iwanna_soc_nios2_gen2_0_cpu_nios2_ocimem\|iwanna_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:iwanna_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"iwanna_soc:nios_system\|iwanna_soc_nios2_gen2_0:nios2_gen2_0\|iwanna_soc_nios2_gen2_0_cpu:cpu\|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci\|iwanna_soc_nios2_gen2_0_cpu_nios2_ocimem:the_iwanna_soc_nios2_gen2_0_cpu_nios2_ocimem\|iwanna_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:iwanna_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607948600416 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "iwanna_soc:nios_system\|iwanna_soc_nios2_gen2_0:nios2_gen2_0\|iwanna_soc_nios2_gen2_0_cpu:cpu\|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci\|iwanna_soc_nios2_gen2_0_cpu_nios2_ocimem:the_iwanna_soc_nios2_gen2_0_cpu_nios2_ocimem\|iwanna_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:iwanna_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"iwanna_soc:nios_system\|iwanna_soc_nios2_gen2_0:nios2_gen2_0\|iwanna_soc_nios2_gen2_0_cpu:cpu\|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci\|iwanna_soc_nios2_gen2_0_cpu_nios2_ocimem:the_iwanna_soc_nios2_gen2_0_cpu_nios2_ocimem\|iwanna_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:iwanna_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v" "" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607948600432 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "iwanna_soc:nios_system\|iwanna_soc_nios2_gen2_0:nios2_gen2_0\|iwanna_soc_nios2_gen2_0_cpu:cpu\|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci\|iwanna_soc_nios2_gen2_0_cpu_nios2_ocimem:the_iwanna_soc_nios2_gen2_0_cpu_nios2_ocimem\|iwanna_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:iwanna_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"iwanna_soc:nios_system\|iwanna_soc_nios2_gen2_0:nios2_gen2_0\|iwanna_soc_nios2_gen2_0_cpu:cpu\|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci\|iwanna_soc_nios2_gen2_0_cpu_nios2_ocimem:the_iwanna_soc_nios2_gen2_0_cpu_nios2_ocimem\|iwanna_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:iwanna_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607948600432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607948600432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607948600432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607948600432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607948600432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607948600432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607948600432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607948600432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607948600432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607948600432 ""}  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v" "" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1607948600432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "D:/Quartus/ECE385/final/db/altsyncram_ac71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607948600473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607948600473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 iwanna_soc:nios_system\|iwanna_soc_nios2_gen2_0:nios2_gen2_0\|iwanna_soc_nios2_gen2_0_cpu:cpu\|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci\|iwanna_soc_nios2_gen2_0_cpu_nios2_ocimem:the_iwanna_soc_nios2_gen2_0_cpu_nios2_ocimem\|iwanna_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:iwanna_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"iwanna_soc:nios_system\|iwanna_soc_nios2_gen2_0:nios2_gen2_0\|iwanna_soc_nios2_gen2_0_cpu:cpu\|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci\|iwanna_soc_nios2_gen2_0_cpu_nios2_ocimem:the_iwanna_soc_nios2_gen2_0_cpu_nios2_ocimem\|iwanna_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:iwanna_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607948600474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper iwanna_soc:nios_system\|iwanna_soc_nios2_gen2_0:nios2_gen2_0\|iwanna_soc_nios2_gen2_0_cpu:cpu\|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci\|iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"iwanna_soc:nios_system\|iwanna_soc_nios2_gen2_0:nios2_gen2_0\|iwanna_soc_nios2_gen2_0_cpu:cpu\|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci\|iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v" "the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607948600499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iwanna_soc_nios2_gen2_0_cpu_debug_slave_tck iwanna_soc:nios_system\|iwanna_soc_nios2_gen2_0:nios2_gen2_0\|iwanna_soc_nios2_gen2_0_cpu:cpu\|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci\|iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|iwanna_soc_nios2_gen2_0_cpu_debug_slave_tck:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"iwanna_soc_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"iwanna_soc:nios_system\|iwanna_soc_nios2_gen2_0:nios2_gen2_0\|iwanna_soc_nios2_gen2_0_cpu:cpu\|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci\|iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|iwanna_soc_nios2_gen2_0_cpu_debug_slave_tck:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_tck" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607948600516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iwanna_soc_nios2_gen2_0_cpu_debug_slave_sysclk iwanna_soc:nios_system\|iwanna_soc_nios2_gen2_0:nios2_gen2_0\|iwanna_soc_nios2_gen2_0_cpu:cpu\|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci\|iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|iwanna_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"iwanna_soc_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"iwanna_soc:nios_system\|iwanna_soc_nios2_gen2_0:nios2_gen2_0\|iwanna_soc_nios2_gen2_0_cpu:cpu\|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci\|iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|iwanna_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607948600556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic iwanna_soc:nios_system\|iwanna_soc_nios2_gen2_0:nios2_gen2_0\|iwanna_soc_nios2_gen2_0_cpu:cpu\|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci\|iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:iwanna_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"iwanna_soc:nios_system\|iwanna_soc_nios2_gen2_0:nios2_gen2_0\|iwanna_soc_nios2_gen2_0_cpu:cpu\|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci\|iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:iwanna_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "iwanna_soc_nios2_gen2_0_cpu_debug_slave_phy" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607948600615 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "iwanna_soc:nios_system\|iwanna_soc_nios2_gen2_0:nios2_gen2_0\|iwanna_soc_nios2_gen2_0_cpu:cpu\|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci\|iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:iwanna_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"iwanna_soc:nios_system\|iwanna_soc_nios2_gen2_0:nios2_gen2_0\|iwanna_soc_nios2_gen2_0_cpu:cpu\|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci\|iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:iwanna_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607948600629 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "iwanna_soc:nios_system\|iwanna_soc_nios2_gen2_0:nios2_gen2_0\|iwanna_soc_nios2_gen2_0_cpu:cpu\|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci\|iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:iwanna_soc_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"iwanna_soc:nios_system\|iwanna_soc_nios2_gen2_0:nios2_gen2_0\|iwanna_soc_nios2_gen2_0_cpu:cpu\|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci\|iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:iwanna_soc_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607948600629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607948600629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607948600629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607948600629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607948600629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607948600629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607948600629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607948600629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607948600629 ""}  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1607948600629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl iwanna_soc:nios_system\|iwanna_soc_nios2_gen2_0:nios2_gen2_0\|iwanna_soc_nios2_gen2_0_cpu:cpu\|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci\|iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:iwanna_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"iwanna_soc:nios_system\|iwanna_soc_nios2_gen2_0:nios2_gen2_0\|iwanna_soc_nios2_gen2_0_cpu:cpu\|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci\|iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:iwanna_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "d:/quartus/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607948600631 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "iwanna_soc:nios_system\|iwanna_soc_nios2_gen2_0:nios2_gen2_0\|iwanna_soc_nios2_gen2_0_cpu:cpu\|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci\|iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:iwanna_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst iwanna_soc:nios_system\|iwanna_soc_nios2_gen2_0:nios2_gen2_0\|iwanna_soc_nios2_gen2_0_cpu:cpu\|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci\|iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:iwanna_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"iwanna_soc:nios_system\|iwanna_soc_nios2_gen2_0:nios2_gen2_0\|iwanna_soc_nios2_gen2_0_cpu:cpu\|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci\|iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:iwanna_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"iwanna_soc:nios_system\|iwanna_soc_nios2_gen2_0:nios2_gen2_0\|iwanna_soc_nios2_gen2_0_cpu:cpu\|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci\|iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:iwanna_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "d:/quartus/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607948600643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter iwanna_soc:nios_system\|iwanna_soc_nios2_gen2_0:nios2_gen2_0\|iwanna_soc_nios2_gen2_0_cpu:cpu\|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci\|iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:iwanna_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"iwanna_soc:nios_system\|iwanna_soc_nios2_gen2_0:nios2_gen2_0\|iwanna_soc_nios2_gen2_0_cpu:cpu\|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci\|iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:iwanna_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "d:/quartus/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607948600646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl iwanna_soc:nios_system\|iwanna_soc_nios2_gen2_0:nios2_gen2_0\|iwanna_soc_nios2_gen2_0_cpu:cpu\|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci\|iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:iwanna_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"iwanna_soc:nios_system\|iwanna_soc_nios2_gen2_0:nios2_gen2_0\|iwanna_soc_nios2_gen2_0_cpu:cpu\|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci\|iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_iwanna_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:iwanna_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/quartus/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607948600660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iwanna_soc_onchip_memory2_0 iwanna_soc:nios_system\|iwanna_soc_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"iwanna_soc_onchip_memory2_0\" for hierarchy \"iwanna_soc:nios_system\|iwanna_soc_onchip_memory2_0:onchip_memory2_0\"" {  } { { "iwanna_soc/synthesis/iwanna_soc.v" "onchip_memory2_0" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/iwanna_soc.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607948600678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram iwanna_soc:nios_system\|iwanna_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"iwanna_soc:nios_system\|iwanna_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_onchip_memory2_0.v" "the_altsyncram" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607948600723 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "iwanna_soc:nios_system\|iwanna_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"iwanna_soc:nios_system\|iwanna_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_onchip_memory2_0.v" "" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607948600742 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "iwanna_soc:nios_system\|iwanna_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"iwanna_soc:nios_system\|iwanna_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607948600742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file iwanna_soc_onchip_memory2_0.hex " "Parameter \"init_file\" = \"iwanna_soc_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607948600742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607948600742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4 " "Parameter \"maximum_depth\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607948600742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607948600742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607948600742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607948600742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607948600742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607948600742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607948600742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607948600742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607948600742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607948600742 ""}  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_onchip_memory2_0.v" "" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1607948600742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j3h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j3h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j3h1 " "Found entity 1: altsyncram_j3h1" {  } { { "db/altsyncram_j3h1.tdf" "" { Text "D:/Quartus/ECE385/final/db/altsyncram_j3h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607948600784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607948600784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_j3h1 iwanna_soc:nios_system\|iwanna_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_j3h1:auto_generated " "Elaborating entity \"altsyncram_j3h1\" for hierarchy \"iwanna_soc:nios_system\|iwanna_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_j3h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607948600786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iwanna_soc_otg_hpi_address iwanna_soc:nios_system\|iwanna_soc_otg_hpi_address:otg_hpi_address " "Elaborating entity \"iwanna_soc_otg_hpi_address\" for hierarchy \"iwanna_soc:nios_system\|iwanna_soc_otg_hpi_address:otg_hpi_address\"" {  } { { "iwanna_soc/synthesis/iwanna_soc.v" "otg_hpi_address" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/iwanna_soc.v" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607948600916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iwanna_soc_otg_hpi_cs iwanna_soc:nios_system\|iwanna_soc_otg_hpi_cs:otg_hpi_cs " "Elaborating entity \"iwanna_soc_otg_hpi_cs\" for hierarchy \"iwanna_soc:nios_system\|iwanna_soc_otg_hpi_cs:otg_hpi_cs\"" {  } { { "iwanna_soc/synthesis/iwanna_soc.v" "otg_hpi_cs" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/iwanna_soc.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607948600931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iwanna_soc_otg_hpi_data iwanna_soc:nios_system\|iwanna_soc_otg_hpi_data:otg_hpi_data " "Elaborating entity \"iwanna_soc_otg_hpi_data\" for hierarchy \"iwanna_soc:nios_system\|iwanna_soc_otg_hpi_data:otg_hpi_data\"" {  } { { "iwanna_soc/synthesis/iwanna_soc.v" "otg_hpi_data" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/iwanna_soc.v" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607948600949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iwanna_soc_sdram iwanna_soc:nios_system\|iwanna_soc_sdram:sdram " "Elaborating entity \"iwanna_soc_sdram\" for hierarchy \"iwanna_soc:nios_system\|iwanna_soc_sdram:sdram\"" {  } { { "iwanna_soc/synthesis/iwanna_soc.v" "sdram" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/iwanna_soc.v" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607948600986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iwanna_soc_sdram_input_efifo_module iwanna_soc:nios_system\|iwanna_soc_sdram:sdram\|iwanna_soc_sdram_input_efifo_module:the_iwanna_soc_sdram_input_efifo_module " "Elaborating entity \"iwanna_soc_sdram_input_efifo_module\" for hierarchy \"iwanna_soc:nios_system\|iwanna_soc_sdram:sdram\|iwanna_soc_sdram_input_efifo_module:the_iwanna_soc_sdram_input_efifo_module\"" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_sdram.v" "the_iwanna_soc_sdram_input_efifo_module" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607948601111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iwanna_soc_sdram_pll iwanna_soc:nios_system\|iwanna_soc_sdram_pll:sdram_pll " "Elaborating entity \"iwanna_soc_sdram_pll\" for hierarchy \"iwanna_soc:nios_system\|iwanna_soc_sdram_pll:sdram_pll\"" {  } { { "iwanna_soc/synthesis/iwanna_soc.v" "sdram_pll" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/iwanna_soc.v" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607948601144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iwanna_soc_sdram_pll_stdsync_sv6 iwanna_soc:nios_system\|iwanna_soc_sdram_pll:sdram_pll\|iwanna_soc_sdram_pll_stdsync_sv6:stdsync2 " "Elaborating entity \"iwanna_soc_sdram_pll_stdsync_sv6\" for hierarchy \"iwanna_soc:nios_system\|iwanna_soc_sdram_pll:sdram_pll\|iwanna_soc_sdram_pll_stdsync_sv6:stdsync2\"" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_sdram_pll.v" "stdsync2" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_sdram_pll.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607948601169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iwanna_soc_sdram_pll_dffpipe_l2c iwanna_soc:nios_system\|iwanna_soc_sdram_pll:sdram_pll\|iwanna_soc_sdram_pll_stdsync_sv6:stdsync2\|iwanna_soc_sdram_pll_dffpipe_l2c:dffpipe3 " "Elaborating entity \"iwanna_soc_sdram_pll_dffpipe_l2c\" for hierarchy \"iwanna_soc:nios_system\|iwanna_soc_sdram_pll:sdram_pll\|iwanna_soc_sdram_pll_stdsync_sv6:stdsync2\|iwanna_soc_sdram_pll_dffpipe_l2c:dffpipe3\"" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_sdram_pll.v" "dffpipe3" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_sdram_pll.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607948601183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iwanna_soc_sdram_pll_altpll_lqa2 iwanna_soc:nios_system\|iwanna_soc_sdram_pll:sdram_pll\|iwanna_soc_sdram_pll_altpll_lqa2:sd1 " "Elaborating entity \"iwanna_soc_sdram_pll_altpll_lqa2\" for hierarchy \"iwanna_soc:nios_system\|iwanna_soc_sdram_pll:sdram_pll\|iwanna_soc_sdram_pll_altpll_lqa2:sd1\"" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_sdram_pll.v" "sd1" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_sdram_pll.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607948601199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iwanna_soc_sysid_qsys_0 iwanna_soc:nios_system\|iwanna_soc_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"iwanna_soc_sysid_qsys_0\" for hierarchy \"iwanna_soc:nios_system\|iwanna_soc_sysid_qsys_0:sysid_qsys_0\"" {  } { { "iwanna_soc/synthesis/iwanna_soc.v" "sysid_qsys_0" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/iwanna_soc.v" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607948601223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iwanna_soc_mm_interconnect_0 iwanna_soc:nios_system\|iwanna_soc_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"iwanna_soc_mm_interconnect_0\" for hierarchy \"iwanna_soc:nios_system\|iwanna_soc_mm_interconnect_0:mm_interconnect_0\"" {  } { { "iwanna_soc/synthesis/iwanna_soc.v" "mm_interconnect_0" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/iwanna_soc.v" 402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607948601238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator iwanna_soc:nios_system\|iwanna_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"iwanna_soc:nios_system\|iwanna_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0.v" 1045 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607948601783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator iwanna_soc:nios_system\|iwanna_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"iwanna_soc:nios_system\|iwanna_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0.v" 1105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607948601809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator iwanna_soc:nios_system\|iwanna_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"iwanna_soc:nios_system\|iwanna_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0.v" 1169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607948601831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator iwanna_soc:nios_system\|iwanna_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"iwanna_soc:nios_system\|iwanna_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607948601861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator iwanna_soc:nios_system\|iwanna_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"iwanna_soc:nios_system\|iwanna_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0.v" 1297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607948601891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator iwanna_soc:nios_system\|iwanna_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"iwanna_soc:nios_system\|iwanna_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator\"" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0.v" "sdram_pll_pll_slave_translator" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0.v" 1361 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607948601950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator iwanna_soc:nios_system\|iwanna_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"iwanna_soc:nios_system\|iwanna_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0.v" "sdram_s1_translator" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0.v" 1425 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607948601988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator iwanna_soc:nios_system\|iwanna_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"iwanna_soc:nios_system\|iwanna_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0.v" 1489 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607948602021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator iwanna_soc:nios_system\|iwanna_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"iwanna_soc:nios_system\|iwanna_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator\"" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0.v" "keycode_s1_translator" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0.v" 1553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607948602059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent iwanna_soc:nios_system\|iwanna_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"iwanna_soc:nios_system\|iwanna_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0.v" 2018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607948602109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent iwanna_soc:nios_system\|iwanna_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"iwanna_soc:nios_system\|iwanna_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0.v" 2099 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607948602147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent iwanna_soc:nios_system\|iwanna_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"iwanna_soc:nios_system\|iwanna_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0.v" 2183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607948602169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor iwanna_soc:nios_system\|iwanna_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"iwanna_soc:nios_system\|iwanna_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "iwanna_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607948602200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo iwanna_soc:nios_system\|iwanna_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"iwanna_soc:nios_system\|iwanna_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0.v" 2224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607948602226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo iwanna_soc:nios_system\|iwanna_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"iwanna_soc:nios_system\|iwanna_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0.v" 2724 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607948602304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo iwanna_soc:nios_system\|iwanna_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"iwanna_soc:nios_system\|iwanna_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0.v" 2765 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607948602412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iwanna_soc_mm_interconnect_0_router iwanna_soc:nios_system\|iwanna_soc_mm_interconnect_0:mm_interconnect_0\|iwanna_soc_mm_interconnect_0_router:router " "Elaborating entity \"iwanna_soc_mm_interconnect_0_router\" for hierarchy \"iwanna_soc:nios_system\|iwanna_soc_mm_interconnect_0:mm_interconnect_0\|iwanna_soc_mm_interconnect_0_router:router\"" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0.v" "router" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0.v" 3781 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607948602481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iwanna_soc_mm_interconnect_0_router_default_decode iwanna_soc:nios_system\|iwanna_soc_mm_interconnect_0:mm_interconnect_0\|iwanna_soc_mm_interconnect_0_router:router\|iwanna_soc_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"iwanna_soc_mm_interconnect_0_router_default_decode\" for hierarchy \"iwanna_soc:nios_system\|iwanna_soc_mm_interconnect_0:mm_interconnect_0\|iwanna_soc_mm_interconnect_0_router:router\|iwanna_soc_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_router.sv" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607948602514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iwanna_soc_mm_interconnect_0_router_001 iwanna_soc:nios_system\|iwanna_soc_mm_interconnect_0:mm_interconnect_0\|iwanna_soc_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"iwanna_soc_mm_interconnect_0_router_001\" for hierarchy \"iwanna_soc:nios_system\|iwanna_soc_mm_interconnect_0:mm_interconnect_0\|iwanna_soc_mm_interconnect_0_router_001:router_001\"" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0.v" "router_001" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0.v" 3797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607948602528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iwanna_soc_mm_interconnect_0_router_001_default_decode iwanna_soc:nios_system\|iwanna_soc_mm_interconnect_0:mm_interconnect_0\|iwanna_soc_mm_interconnect_0_router_001:router_001\|iwanna_soc_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"iwanna_soc_mm_interconnect_0_router_001_default_decode\" for hierarchy \"iwanna_soc:nios_system\|iwanna_soc_mm_interconnect_0:mm_interconnect_0\|iwanna_soc_mm_interconnect_0_router_001:router_001\|iwanna_soc_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_router_001.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607948602557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iwanna_soc_mm_interconnect_0_router_002 iwanna_soc:nios_system\|iwanna_soc_mm_interconnect_0:mm_interconnect_0\|iwanna_soc_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"iwanna_soc_mm_interconnect_0_router_002\" for hierarchy \"iwanna_soc:nios_system\|iwanna_soc_mm_interconnect_0:mm_interconnect_0\|iwanna_soc_mm_interconnect_0_router_002:router_002\"" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0.v" "router_002" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0.v" 3813 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607948602570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iwanna_soc_mm_interconnect_0_router_002_default_decode iwanna_soc:nios_system\|iwanna_soc_mm_interconnect_0:mm_interconnect_0\|iwanna_soc_mm_interconnect_0_router_002:router_002\|iwanna_soc_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"iwanna_soc_mm_interconnect_0_router_002_default_decode\" for hierarchy \"iwanna_soc:nios_system\|iwanna_soc_mm_interconnect_0:mm_interconnect_0\|iwanna_soc_mm_interconnect_0_router_002:router_002\|iwanna_soc_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607948602591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iwanna_soc_mm_interconnect_0_router_003 iwanna_soc:nios_system\|iwanna_soc_mm_interconnect_0:mm_interconnect_0\|iwanna_soc_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"iwanna_soc_mm_interconnect_0_router_003\" for hierarchy \"iwanna_soc:nios_system\|iwanna_soc_mm_interconnect_0:mm_interconnect_0\|iwanna_soc_mm_interconnect_0_router_003:router_003\"" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0.v" "router_003" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0.v" 3829 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607948602602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iwanna_soc_mm_interconnect_0_router_003_default_decode iwanna_soc:nios_system\|iwanna_soc_mm_interconnect_0:mm_interconnect_0\|iwanna_soc_mm_interconnect_0_router_003:router_003\|iwanna_soc_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"iwanna_soc_mm_interconnect_0_router_003_default_decode\" for hierarchy \"iwanna_soc:nios_system\|iwanna_soc_mm_interconnect_0:mm_interconnect_0\|iwanna_soc_mm_interconnect_0_router_003:router_003\|iwanna_soc_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607948602622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iwanna_soc_mm_interconnect_0_cmd_demux iwanna_soc:nios_system\|iwanna_soc_mm_interconnect_0:mm_interconnect_0\|iwanna_soc_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"iwanna_soc_mm_interconnect_0_cmd_demux\" for hierarchy \"iwanna_soc:nios_system\|iwanna_soc_mm_interconnect_0:mm_interconnect_0\|iwanna_soc_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0.v" "cmd_demux" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0.v" 4094 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607948602667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iwanna_soc_mm_interconnect_0_cmd_demux_001 iwanna_soc:nios_system\|iwanna_soc_mm_interconnect_0:mm_interconnect_0\|iwanna_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"iwanna_soc_mm_interconnect_0_cmd_demux_001\" for hierarchy \"iwanna_soc:nios_system\|iwanna_soc_mm_interconnect_0:mm_interconnect_0\|iwanna_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0.v" "cmd_demux_001" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0.v" 4135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607948602702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iwanna_soc_mm_interconnect_0_cmd_mux iwanna_soc:nios_system\|iwanna_soc_mm_interconnect_0:mm_interconnect_0\|iwanna_soc_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"iwanna_soc_mm_interconnect_0_cmd_mux\" for hierarchy \"iwanna_soc:nios_system\|iwanna_soc_mm_interconnect_0:mm_interconnect_0\|iwanna_soc_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0.v" "cmd_mux" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0.v" 4152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607948602721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iwanna_soc_mm_interconnect_0_cmd_mux_001 iwanna_soc:nios_system\|iwanna_soc_mm_interconnect_0:mm_interconnect_0\|iwanna_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"iwanna_soc_mm_interconnect_0_cmd_mux_001\" for hierarchy \"iwanna_soc:nios_system\|iwanna_soc_mm_interconnect_0:mm_interconnect_0\|iwanna_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0.v" "cmd_mux_001" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0.v" 4175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607948602733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator iwanna_soc:nios_system\|iwanna_soc_mm_interconnect_0:mm_interconnect_0\|iwanna_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"iwanna_soc:nios_system\|iwanna_soc_mm_interconnect_0:mm_interconnect_0\|iwanna_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607948602754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder iwanna_soc:nios_system\|iwanna_soc_mm_interconnect_0:mm_interconnect_0\|iwanna_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"iwanna_soc:nios_system\|iwanna_soc_mm_interconnect_0:mm_interconnect_0\|iwanna_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "iwanna_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607948602766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iwanna_soc_mm_interconnect_0_rsp_demux iwanna_soc:nios_system\|iwanna_soc_mm_interconnect_0:mm_interconnect_0\|iwanna_soc_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"iwanna_soc_mm_interconnect_0_rsp_demux\" for hierarchy \"iwanna_soc:nios_system\|iwanna_soc_mm_interconnect_0:mm_interconnect_0\|iwanna_soc_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0.v" "rsp_demux" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0.v" 4403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607948602807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iwanna_soc_mm_interconnect_0_rsp_demux_001 iwanna_soc:nios_system\|iwanna_soc_mm_interconnect_0:mm_interconnect_0\|iwanna_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"iwanna_soc_mm_interconnect_0_rsp_demux_001\" for hierarchy \"iwanna_soc:nios_system\|iwanna_soc_mm_interconnect_0:mm_interconnect_0\|iwanna_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0.v" "rsp_demux_001" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0.v" 4426 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607948602821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iwanna_soc_mm_interconnect_0_rsp_mux iwanna_soc:nios_system\|iwanna_soc_mm_interconnect_0:mm_interconnect_0\|iwanna_soc_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"iwanna_soc_mm_interconnect_0_rsp_mux\" for hierarchy \"iwanna_soc:nios_system\|iwanna_soc_mm_interconnect_0:mm_interconnect_0\|iwanna_soc_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0.v" "rsp_mux" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0.v" 4726 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607948602855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator iwanna_soc:nios_system\|iwanna_soc_mm_interconnect_0:mm_interconnect_0\|iwanna_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"iwanna_soc:nios_system\|iwanna_soc_mm_interconnect_0:mm_interconnect_0\|iwanna_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_rsp_mux.sv" "arb" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_rsp_mux.sv" 486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607948602921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder iwanna_soc:nios_system\|iwanna_soc_mm_interconnect_0:mm_interconnect_0\|iwanna_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"iwanna_soc:nios_system\|iwanna_soc_mm_interconnect_0:mm_interconnect_0\|iwanna_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "iwanna_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607948602935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iwanna_soc_mm_interconnect_0_rsp_mux_001 iwanna_soc:nios_system\|iwanna_soc_mm_interconnect_0:mm_interconnect_0\|iwanna_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"iwanna_soc_mm_interconnect_0_rsp_mux_001\" for hierarchy \"iwanna_soc:nios_system\|iwanna_soc_mm_interconnect_0:mm_interconnect_0\|iwanna_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0.v" "rsp_mux_001" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0.v" 4767 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607948602947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator iwanna_soc:nios_system\|iwanna_soc_mm_interconnect_0:mm_interconnect_0\|iwanna_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"iwanna_soc:nios_system\|iwanna_soc_mm_interconnect_0:mm_interconnect_0\|iwanna_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_rsp_mux_001.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607948602979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder iwanna_soc:nios_system\|iwanna_soc_mm_interconnect_0:mm_interconnect_0\|iwanna_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"iwanna_soc:nios_system\|iwanna_soc_mm_interconnect_0:mm_interconnect_0\|iwanna_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "iwanna_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607948602992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser iwanna_soc:nios_system\|iwanna_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"iwanna_soc:nios_system\|iwanna_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0.v" "crosser" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0.v" 4801 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607948603005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser iwanna_soc:nios_system\|iwanna_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"iwanna_soc:nios_system\|iwanna_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "iwanna_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607948603022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut iwanna_soc:nios_system\|iwanna_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"iwanna_soc:nios_system\|iwanna_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "iwanna_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607948603072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iwanna_soc_mm_interconnect_0_avalon_st_adapter iwanna_soc:nios_system\|iwanna_soc_mm_interconnect_0:mm_interconnect_0\|iwanna_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"iwanna_soc_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"iwanna_soc:nios_system\|iwanna_soc_mm_interconnect_0:mm_interconnect_0\|iwanna_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0.v" 4932 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607948603108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iwanna_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 iwanna_soc:nios_system\|iwanna_soc_mm_interconnect_0:mm_interconnect_0\|iwanna_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|iwanna_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"iwanna_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"iwanna_soc:nios_system\|iwanna_soc_mm_interconnect_0:mm_interconnect_0\|iwanna_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|iwanna_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607948603121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iwanna_soc_irq_mapper iwanna_soc:nios_system\|iwanna_soc_irq_mapper:irq_mapper " "Elaborating entity \"iwanna_soc_irq_mapper\" for hierarchy \"iwanna_soc:nios_system\|iwanna_soc_irq_mapper:irq_mapper\"" {  } { { "iwanna_soc/synthesis/iwanna_soc.v" "irq_mapper" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/iwanna_soc.v" 409 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607948603168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller iwanna_soc:nios_system\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"iwanna_soc:nios_system\|altera_reset_controller:rst_controller\"" {  } { { "iwanna_soc/synthesis/iwanna_soc.v" "rst_controller" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/iwanna_soc.v" 472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607948603179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer iwanna_soc:nios_system\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"iwanna_soc:nios_system\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "iwanna_soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607948603191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer iwanna_soc:nios_system\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"iwanna_soc:nios_system\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "iwanna_soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607948603202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller iwanna_soc:nios_system\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"iwanna_soc:nios_system\|altera_reset_controller:rst_controller_001\"" {  } { { "iwanna_soc/synthesis/iwanna_soc.v" "rst_controller_001" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/iwanna_soc.v" 535 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607948603215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller iwanna_soc:nios_system\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"iwanna_soc:nios_system\|altera_reset_controller:rst_controller_002\"" {  } { { "iwanna_soc/synthesis/iwanna_soc.v" "rst_controller_002" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/iwanna_soc.v" 598 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607948603232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_clk vga_clk:vga_clk_instance " "Elaborating entity \"vga_clk\" for hierarchy \"vga_clk:vga_clk_instance\"" {  } { { "iwanna.sv" "vga_clk_instance" { Text "D:/Quartus/ECE385/final/iwanna.sv" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607948603249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_clk:vga_clk_instance\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_clk:vga_clk_instance\|altpll:altpll_component\"" {  } { { "vga_clk.v" "altpll_component" { Text "D:/Quartus/ECE385/final/vga_clk.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607948603318 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_clk:vga_clk_instance\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_clk:vga_clk_instance\|altpll:altpll_component\"" {  } { { "vga_clk.v" "" { Text "D:/Quartus/ECE385/final/vga_clk.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607948603339 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_clk:vga_clk_instance\|altpll:altpll_component " "Instantiated megafunction \"vga_clk:vga_clk_instance\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607948603339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607948603339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607948603339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607948603339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607948603339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607948603339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607948603339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607948603339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=vga_clk " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=vga_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607948603339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607948603339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607948603339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607948603339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607948603339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607948603339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607948603339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607948603339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607948603339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607948603339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607948603339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607948603339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607948603339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607948603339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607948603339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607948603339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607948603339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607948603339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607948603339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607948603339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607948603339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607948603339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607948603339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607948603339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607948603339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607948603339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607948603339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607948603339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607948603339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607948603339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607948603339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607948603339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607948603339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607948603339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607948603339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607948603339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607948603339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607948603339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607948603339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607948603339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607948603339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607948603339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607948603339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607948603339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607948603339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607948603339 ""}  } { { "vga_clk.v" "" { Text "D:/Quartus/ECE385/final/vga_clk.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1607948603339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/vga_clk_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/vga_clk_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_clk_altpll " "Found entity 1: vga_clk_altpll" {  } { { "db/vga_clk_altpll.v" "" { Text "D:/Quartus/ECE385/final/db/vga_clk_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607948603386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607948603386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_clk_altpll vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated " "Elaborating entity \"vga_clk_altpll\" for hierarchy \"vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/quartus/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607948603388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_controller VGA_controller:vga_controller_instance " "Elaborating entity \"VGA_controller\" for hierarchy \"VGA_controller:vga_controller_instance\"" {  } { { "iwanna.sv" "vga_controller_instance" { Text "D:/Quartus/ECE385/final/iwanna.sv" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607948603401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ball ball:ball_instance " "Elaborating entity \"ball\" for hierarchy \"ball:ball_instance\"" {  } { { "iwanna.sv" "ball_instance" { Text "D:/Quartus/ECE385/final/iwanna.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607948603415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color_mapper color_mapper:color_instance " "Elaborating entity \"color_mapper\" for hierarchy \"color_mapper:color_instance\"" {  } { { "iwanna.sv" "color_instance" { Text "D:/Quartus/ECE385/final/iwanna.sv" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607948603434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:hex_inst_0 " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:hex_inst_0\"" {  } { { "iwanna.sv" "hex_inst_0" { Text "D:/Quartus/ECE385/final/iwanna.sv" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607948603446 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1607948605191 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2020.12.14.20:23:28 Progress: Loading sld26db95c8/alt_sld_fab_wrapper_hw.tcl " "2020.12.14.20:23:28 Progress: Loading sld26db95c8/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607948608607 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607948611064 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607948611202 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607948613250 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607948613367 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607948613486 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607948613629 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607948613640 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607948613640 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1607948614295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld26db95c8/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld26db95c8/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld26db95c8/alt_sld_fab.v" "" { Text "D:/Quartus/ECE385/final/db/ip/sld26db95c8/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607948614496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607948614496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld26db95c8/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld26db95c8/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld26db95c8/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/Quartus/ECE385/final/db/ip/sld26db95c8/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607948614574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607948614574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld26db95c8/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld26db95c8/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld26db95c8/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/Quartus/ECE385/final/db/ip/sld26db95c8/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607948614585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607948614585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld26db95c8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld26db95c8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld26db95c8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/Quartus/ECE385/final/db/ip/sld26db95c8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607948614635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607948614635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld26db95c8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld26db95c8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld26db95c8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/Quartus/ECE385/final/db/ip/sld26db95c8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607948614711 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld26db95c8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/Quartus/ECE385/final/db/ip/sld26db95c8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607948614711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607948614711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld26db95c8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld26db95c8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld26db95c8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/Quartus/ECE385/final/db/ip/sld26db95c8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607948614766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607948614766 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "iwanna_soc:nios_system\|iwanna_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem " "RAM logic \"iwanna_soc:nios_system\|iwanna_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "iwanna_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1607948617718 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1607948617718 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "ball:ball_instance\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ball:ball_instance\|Mult0\"" {  } { { "ball.sv" "Mult0" { Text "D:/Quartus/ECE385/final/ball.sv" 161 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1607948619270 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ball:ball_instance\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ball:ball_instance\|Mult1\"" {  } { { "ball.sv" "Mult1" { Text "D:/Quartus/ECE385/final/ball.sv" 161 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1607948619270 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1607948619270 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ball:ball_instance\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ball:ball_instance\|lpm_mult:Mult0\"" {  } { { "ball.sv" "" { Text "D:/Quartus/ECE385/final/ball.sv" 161 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607948619383 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ball:ball_instance\|lpm_mult:Mult0 " "Instantiated megafunction \"ball:ball_instance\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 11 " "Parameter \"LPM_WIDTHA\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607948619383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607948619383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607948619383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607948619383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607948619383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607948619383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607948619383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607948619383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607948619383 ""}  } { { "ball.sv" "" { Text "D:/Quartus/ECE385/final/ball.sv" 161 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1607948619383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_p5t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_p5t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_p5t " "Found entity 1: mult_p5t" {  } { { "db/mult_p5t.tdf" "" { Text "D:/Quartus/ECE385/final/db/mult_p5t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607948619424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607948619424 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1607948619931 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_sdram.v" "" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_sdram.v" 442 -1 0 } } { "iwanna_soc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "iwanna_soc/synthesis/submodules/iwanna_soc_sdram.v" "" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_sdram.v" 356 -1 0 } } { "iwanna_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "iwanna_soc/synthesis/submodules/iwanna_soc_JTAG_UART.v" "" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_JTAG_UART.v" 352 -1 0 } } { "iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v" "" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v" 2878 -1 0 } } { "iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v" "" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v" 3879 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "d:/quartus/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "iwanna_soc/synthesis/submodules/iwanna_soc_sdram.v" "" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_sdram.v" 306 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "d:/quartus/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "iwanna_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "iwanna_soc/synthesis/submodules/iwanna_soc_JTAG_UART.v" "" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_JTAG_UART.v" 398 -1 0 } } { "iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v" "" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v" 3501 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "d:/quartus/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v" "" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v" 2099 -1 0 } } { "iwanna_soc/synthesis/submodules/iwanna_soc_sdram_pll.v" "" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_sdram_pll.v" 266 -1 0 } } { "iwanna_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1607948620085 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1607948620086 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] VCC " "Pin \"VGA_R\[0\]\" is stuck at VCC" {  } { { "iwanna.sv" "" { Text "D:/Quartus/ECE385/final/iwanna.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607948622078 "|iwanna|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] VCC " "Pin \"VGA_R\[1\]\" is stuck at VCC" {  } { { "iwanna.sv" "" { Text "D:/Quartus/ECE385/final/iwanna.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607948622078 "|iwanna|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] VCC " "Pin \"VGA_R\[2\]\" is stuck at VCC" {  } { { "iwanna.sv" "" { Text "D:/Quartus/ECE385/final/iwanna.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607948622078 "|iwanna|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] VCC " "Pin \"VGA_R\[3\]\" is stuck at VCC" {  } { { "iwanna.sv" "" { Text "D:/Quartus/ECE385/final/iwanna.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607948622078 "|iwanna|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[4\] VCC " "Pin \"VGA_R\[4\]\" is stuck at VCC" {  } { { "iwanna.sv" "" { Text "D:/Quartus/ECE385/final/iwanna.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607948622078 "|iwanna|VGA_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[5\] VCC " "Pin \"VGA_R\[5\]\" is stuck at VCC" {  } { { "iwanna.sv" "" { Text "D:/Quartus/ECE385/final/iwanna.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607948622078 "|iwanna|VGA_R[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "iwanna.sv" "" { Text "D:/Quartus/ECE385/final/iwanna.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607948622078 "|iwanna|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "iwanna.sv" "" { Text "D:/Quartus/ECE385/final/iwanna.sv" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607948622078 "|iwanna|DRAM_CKE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1607948622078 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607948622438 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "97 " "97 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1607948624954 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "d:/quartus/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1607948625070 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1607948625070 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607948625202 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Quartus/ECE385/final/iwanna.map.smsg " "Generated suppressed messages file D:/Quartus/ECE385/final/iwanna.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607948625890 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1607948628238 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607948628238 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "iwanna.sv" "" { Text "D:/Quartus/ECE385/final/iwanna.sv" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607948628744 "|iwanna|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "iwanna.sv" "" { Text "D:/Quartus/ECE385/final/iwanna.sv" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607948628744 "|iwanna|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "iwanna.sv" "" { Text "D:/Quartus/ECE385/final/iwanna.sv" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607948628744 "|iwanna|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_INT " "No output dependent on input pin \"OTG_INT\"" {  } { { "iwanna.sv" "" { Text "D:/Quartus/ECE385/final/iwanna.sv" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607948628744 "|iwanna|OTG_INT"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1607948628744 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4102 " "Implemented 4102 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1607948628745 ""} { "Info" "ICUT_CUT_TM_OPINS" "79 " "Implemented 79 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1607948628745 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "48 " "Implemented 48 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1607948628745 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3815 " "Implemented 3815 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1607948628745 ""} { "Info" "ICUT_CUT_TM_RAMS" "144 " "Implemented 144 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1607948628745 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1607948628745 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1607948628745 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1607948628745 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4957 " "Peak virtual memory: 4957 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1607948628819 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 14 20:23:48 2020 " "Processing ended: Mon Dec 14 20:23:48 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1607948628819 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:43 " "Elapsed time: 00:00:43" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1607948628819 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:03 " "Total CPU time (on all processors): 00:01:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1607948628819 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1607948628819 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1607948630322 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1607948630327 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 14 20:23:49 2020 " "Processing started: Mon Dec 14 20:23:49 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1607948630327 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1607948630327 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off iwanna -c iwanna " "Command: quartus_fit --read_settings_files=off --write_settings_files=off iwanna -c iwanna" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1607948630327 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1607948631246 ""}
{ "Info" "0" "" "Project  = iwanna" {  } {  } 0 0 "Project  = iwanna" 0 0 "Fitter" 0 0 1607948631247 ""}
{ "Info" "0" "" "Revision = iwanna" {  } {  } 0 0 "Revision = iwanna" 0 0 "Fitter" 0 0 1607948631247 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1607948631366 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1607948631366 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "iwanna EP4CE6F17C6 " "Automatically selected device EP4CE6F17C6 for design iwanna" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1607948631512 ""}
{ "Info" "IMPP_MPP_FIT_WITH_SMALLER_DEVICE" "" "Fitting design with smaller device may be possible, but smaller device must be specified" {  } {  } 0 119005 "Fitting design with smaller device may be possible, but smaller device must be specified" 0 0 "Fitter" 0 -1 1607948631512 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1607948631544 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1607948631544 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|wire_pll1_clk\[0\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/vga_clk_altpll.v" "" { Text "D:/Quartus/ECE385/final/db/vga_clk_altpll.v" 43 -1 0 } } { "" "" { Generic "D:/Quartus/ECE385/final/" { { 0 { 0 ""} 0 592 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1607948631652 ""}  } { { "db/vga_clk_altpll.v" "" { Text "D:/Quartus/ECE385/final/db/vga_clk_altpll.v" 43 -1 0 } } { "" "" { Generic "D:/Quartus/ECE385/final/" { { 0 { 0 ""} 0 592 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1607948631652 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "iwanna_soc:nios_system\|iwanna_soc_sdram_pll:sdram_pll\|iwanna_soc_sdram_pll_altpll_lqa2:sd1\|pll7 Cyclone IV E PLL " "Implemented PLL \"iwanna_soc:nios_system\|iwanna_soc_sdram_pll:sdram_pll\|iwanna_soc_sdram_pll_altpll_lqa2:sd1\|pll7\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "iwanna_soc:nios_system\|iwanna_soc_sdram_pll:sdram_pll\|iwanna_soc_sdram_pll_altpll_lqa2:sd1\|wire_pll7_clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for iwanna_soc:nios_system\|iwanna_soc_sdram_pll:sdram_pll\|iwanna_soc_sdram_pll_altpll_lqa2:sd1\|wire_pll7_clk\[0\] port" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_sdram_pll.v" "" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_sdram_pll.v" 150 -1 0 } } { "" "" { Generic "D:/Quartus/ECE385/final/" { { 0 { 0 ""} 0 1062 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1607948631654 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "iwanna_soc:nios_system\|iwanna_soc_sdram_pll:sdram_pll\|iwanna_soc_sdram_pll_altpll_lqa2:sd1\|wire_pll7_clk\[1\] 1 1 -54 -3000 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of -54 degrees (-3000 ps) for iwanna_soc:nios_system\|iwanna_soc_sdram_pll:sdram_pll\|iwanna_soc_sdram_pll_altpll_lqa2:sd1\|wire_pll7_clk\[1\] port" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_sdram_pll.v" "" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_sdram_pll.v" 150 -1 0 } } { "" "" { Generic "D:/Quartus/ECE385/final/" { { 0 { 0 ""} 0 1063 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1607948631654 ""}  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_sdram_pll.v" "" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_sdram_pll.v" 150 -1 0 } } { "" "" { Generic "D:/Quartus/ECE385/final/" { { 0 { 0 ""} 0 1062 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1607948631654 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1607948631815 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1607948631828 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1607948632025 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1607948632025 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C6 " "Device EP4CE22F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1607948632025 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1607948632025 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/Quartus/ECE385/final/" { { 0 { 0 ""} 0 9413 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1607948632043 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/Quartus/ECE385/final/" { { 0 { 0 ""} 0 9415 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1607948632043 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/Quartus/ECE385/final/" { { 0 { 0 ""} 0 9417 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1607948632043 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/Quartus/ECE385/final/" { { 0 { 0 ""} 0 9419 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1607948632043 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/Quartus/ECE385/final/" { { 0 { 0 ""} 0 9421 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1607948632043 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1607948632043 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1607948632048 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1607948632111 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "132 132 " "No exact pin location assignment(s) for 132 pins of 132 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1607948632401 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_WARNING" "iwanna_soc:nios_system\|iwanna_soc_sdram_pll:sdram_pll\|iwanna_soc_sdram_pll_altpll_lqa2:sd1\|pll7 vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 " "The input ports of the PLL iwanna_soc:nios_system\|iwanna_soc_sdram_pll:sdram_pll\|iwanna_soc_sdram_pll_altpll_lqa2:sd1\|pll7 and the PLL vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 are mismatched, preventing the PLLs to be merged" { { "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_FOR_PORT" "iwanna_soc:nios_system\|iwanna_soc_sdram_pll:sdram_pll\|iwanna_soc_sdram_pll_altpll_lqa2:sd1\|pll7 vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 ARESET " "PLL iwanna_soc:nios_system\|iwanna_soc_sdram_pll:sdram_pll\|iwanna_soc_sdram_pll_altpll_lqa2:sd1\|pll7 and PLL vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 have different input signals for input port ARESET" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_sdram_pll.v" "" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_sdram_pll.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Quartus/ECE385/final/" { { 0 { 0 ""} 0 1062 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 592 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/vga_clk_altpll.v" "" { Text "D:/Quartus/ECE385/final/db/vga_clk_altpll.v" 77 -1 0 } }  } 0 176124 "PLL %1!s! and PLL %2!s! have different input signals for input port %3!s!" 0 0 "Design Software" 0 -1 1607948632412 ""}  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_sdram_pll.v" "" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_sdram_pll.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Quartus/ECE385/final/" { { 0 { 0 ""} 0 1062 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 592 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/vga_clk_altpll.v" "" { Text "D:/Quartus/ECE385/final/db/vga_clk_altpll.v" 77 -1 0 } }  } 0 176125 "The input ports of the PLL %1!s! and the PLL %2!s! are mismatched, preventing the PLLs to be merged" 0 0 "Fitter" 0 -1 1607948632412 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607948632997 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607948632997 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607948632997 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607948632997 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607948632997 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607948632997 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607948632997 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607948632997 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607948632997 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607948632997 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607948632997 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607948632997 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607948632997 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607948632997 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607948632997 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607948632997 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607948632997 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607948632997 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607948632997 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607948632997 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607948632997 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607948632997 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607948632997 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607948632997 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607948632997 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607948632997 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1607948632997 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607948632997 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1607948632997 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607948632997 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607948632997 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1607948632997 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1607948632997 ""}
{ "Info" "ISTA_SDC_FOUND" "iwanna_soc/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'iwanna_soc/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1607948633042 ""}
{ "Info" "ISTA_SDC_FOUND" "iwanna_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'iwanna_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1607948633050 ""}
{ "Info" "ISTA_SDC_FOUND" "iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1607948633056 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ball:ball_instance\|Ball_X_Motion\[0\] CLOCK_50 " "Register ball:ball_instance\|Ball_X_Motion\[0\] is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1607948633096 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1607948633096 "|iwanna|CLOCK_50"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1607948633147 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: nios_system\|sdram_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: nios_system\|sdram_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1607948633147 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: vga_clk_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: vga_clk_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1607948633147 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1607948633147 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1607948633148 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1607948633148 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1607948633148 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1607948633148 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1607948633148 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1607948633148 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1607948633148 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1607948633148 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1607948633148 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node CLOCK_50~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1607948633450 ""}  } { { "iwanna.sv" "" { Text "D:/Quartus/ECE385/final/iwanna.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "D:/Quartus/ECE385/final/" { { 0 { 0 ""} 0 9397 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1607948633450 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "iwanna_soc:nios_system\|iwanna_soc_sdram_pll:sdram_pll\|iwanna_soc_sdram_pll_altpll_lqa2:sd1\|wire_pll7_clk\[0\] (placed in counter C1 of PLL_1) " "Automatically promoted node iwanna_soc:nios_system\|iwanna_soc_sdram_pll:sdram_pll\|iwanna_soc_sdram_pll_altpll_lqa2:sd1\|wire_pll7_clk\[0\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1607948633450 ""}  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_sdram_pll.v" "" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_sdram_pll.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Quartus/ECE385/final/" { { 0 { 0 ""} 0 1062 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1607948633450 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "iwanna_soc:nios_system\|iwanna_soc_sdram_pll:sdram_pll\|iwanna_soc_sdram_pll_altpll_lqa2:sd1\|wire_pll7_clk\[1\] (placed in counter C0 of PLL_1) " "Automatically promoted node iwanna_soc:nios_system\|iwanna_soc_sdram_pll:sdram_pll\|iwanna_soc_sdram_pll_altpll_lqa2:sd1\|wire_pll7_clk\[1\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL1E0 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1607948633450 ""}  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_sdram_pll.v" "" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_sdram_pll.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Quartus/ECE385/final/" { { 0 { 0 ""} 0 1062 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1607948633450 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2) " "Automatically promoted node vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1607948633450 ""} { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL2E0 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL2E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1607948633450 ""}  } { { "db/vga_clk_altpll.v" "" { Text "D:/Quartus/ECE385/final/db/vga_clk_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Quartus/ECE385/final/" { { 0 { 0 ""} 0 592 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1607948633450 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1607948633451 ""}  } { { "temporary_test_loc" "" { Generic "D:/Quartus/ECE385/final/" { { 0 { 0 ""} 0 8824 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1607948633451 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "iwanna_soc:nios_system\|altera_reset_controller:rst_controller_001\|r_sync_rst  " "Automatically promoted node iwanna_soc:nios_system\|altera_reset_controller:rst_controller_001\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1607948633451 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "iwanna_soc:nios_system\|iwanna_soc_nios2_gen2_0:nios2_gen2_0\|iwanna_soc_nios2_gen2_0_cpu:cpu\|W_rf_wren " "Destination node iwanna_soc:nios_system\|iwanna_soc_nios2_gen2_0:nios2_gen2_0\|iwanna_soc_nios2_gen2_0_cpu:cpu\|W_rf_wren" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v" "" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v" 3452 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Quartus/ECE385/final/" { { 0 { 0 ""} 0 2853 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1607948633451 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "iwanna_soc:nios_system\|altera_reset_controller:rst_controller_001\|WideOr0~0 " "Destination node iwanna_soc:nios_system\|altera_reset_controller:rst_controller_001\|WideOr0~0" {  } { { "iwanna_soc/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Quartus/ECE385/final/" { { 0 { 0 ""} 0 5199 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1607948633451 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "iwanna_soc:nios_system\|iwanna_soc_nios2_gen2_0:nios2_gen2_0\|iwanna_soc_nios2_gen2_0_cpu:cpu\|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci\|iwanna_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node iwanna_soc:nios_system\|iwanna_soc_nios2_gen2_0:nios2_gen2_0\|iwanna_soc_nios2_gen2_0_cpu:cpu\|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci\|iwanna_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "d:/quartus/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iwanna_soc:nios_system\|iwanna_soc_nios2_gen2_0:nios2_gen2_0\|iwanna_soc_nios2_gen2_0_cpu:cpu\|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci\|iwanna_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "D:/Quartus/ECE385/final/" { { 0 { 0 ""} 0 2076 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1607948633451 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1607948633451 ""}  } { { "iwanna_soc/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Quartus/ECE385/final/" { { 0 { 0 ""} 0 622 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1607948633451 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "iwanna_soc:nios_system\|altera_reset_controller:rst_controller_002\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node iwanna_soc:nios_system\|altera_reset_controller:rst_controller_002\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1607948633451 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "iwanna_soc:nios_system\|iwanna_soc_sdram:sdram\|active_rnw~3 " "Destination node iwanna_soc:nios_system\|iwanna_soc_sdram:sdram\|active_rnw~3" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_sdram.v" "" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_sdram.v" 215 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Quartus/ECE385/final/" { { 0 { 0 ""} 0 5125 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1607948633451 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "iwanna_soc:nios_system\|iwanna_soc_sdram:sdram\|active_cs_n~0 " "Destination node iwanna_soc:nios_system\|iwanna_soc_sdram:sdram\|active_cs_n~0" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_sdram.v" "" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_sdram.v" 212 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Quartus/ECE385/final/" { { 0 { 0 ""} 0 5137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1607948633451 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "iwanna_soc:nios_system\|iwanna_soc_sdram:sdram\|active_cs_n~1 " "Destination node iwanna_soc:nios_system\|iwanna_soc_sdram:sdram\|active_cs_n~1" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_sdram.v" "" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_sdram.v" 212 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Quartus/ECE385/final/" { { 0 { 0 ""} 0 5138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1607948633451 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "iwanna_soc:nios_system\|iwanna_soc_sdram:sdram\|i_refs\[0\] " "Destination node iwanna_soc:nios_system\|iwanna_soc_sdram:sdram\|i_refs\[0\]" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_sdram.v" "" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_sdram.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Quartus/ECE385/final/" { { 0 { 0 ""} 0 1332 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1607948633451 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "iwanna_soc:nios_system\|iwanna_soc_sdram:sdram\|i_refs\[2\] " "Destination node iwanna_soc:nios_system\|iwanna_soc_sdram:sdram\|i_refs\[2\]" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_sdram.v" "" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_sdram.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Quartus/ECE385/final/" { { 0 { 0 ""} 0 1330 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1607948633451 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "iwanna_soc:nios_system\|iwanna_soc_sdram:sdram\|i_refs\[1\] " "Destination node iwanna_soc:nios_system\|iwanna_soc_sdram:sdram\|i_refs\[1\]" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_sdram.v" "" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_sdram.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Quartus/ECE385/final/" { { 0 { 0 ""} 0 1331 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1607948633451 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1607948633451 ""}  } { { "iwanna_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Quartus/ECE385/final/" { { 0 { 0 ""} 0 3168 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1607948633451 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "iwanna_soc:nios_system\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node iwanna_soc:nios_system\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1607948633451 ""}  } { { "iwanna_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Quartus/ECE385/final/" { { 0 { 0 ""} 0 629 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1607948633451 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "iwanna_soc:nios_system\|iwanna_soc_nios2_gen2_0:nios2_gen2_0\|iwanna_soc_nios2_gen2_0_cpu:cpu\|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci\|iwanna_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci_debug\|resetrequest  " "Automatically promoted node iwanna_soc:nios_system\|iwanna_soc_nios2_gen2_0:nios2_gen2_0\|iwanna_soc_nios2_gen2_0_cpu:cpu\|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci\|iwanna_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci_debug\|resetrequest " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1607948633451 ""}  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v" "" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.v" 186 -1 0 } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iwanna_soc:nios_system\|iwanna_soc_nios2_gen2_0:nios2_gen2_0\|iwanna_soc_nios2_gen2_0_cpu:cpu\|iwanna_soc_nios2_gen2_0_cpu_nios2_oci:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci\|iwanna_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_iwanna_soc_nios2_gen2_0_cpu_nios2_oci_debug\|resetrequest" } } } } { "temporary_test_loc" "" { Generic "D:/Quartus/ECE385/final/" { { 0 { 0 ""} 0 2081 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1607948633451 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "iwanna_soc:nios_system\|iwanna_soc_sdram_pll:sdram_pll\|prev_reset  " "Automatically promoted node iwanna_soc:nios_system\|iwanna_soc_sdram_pll:sdram_pll\|prev_reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1607948633451 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "iwanna_soc:nios_system\|iwanna_soc_sdram_pll:sdram_pll\|readdata\[0\]~1 " "Destination node iwanna_soc:nios_system\|iwanna_soc_sdram_pll:sdram_pll\|readdata\[0\]~1" {  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_sdram_pll.v" "" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_sdram_pll.v" 252 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Quartus/ECE385/final/" { { 0 { 0 ""} 0 6178 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1607948633451 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1607948633451 ""}  } { { "iwanna_soc/synthesis/submodules/iwanna_soc_sdram_pll.v" "" { Text "D:/Quartus/ECE385/final/iwanna_soc/synthesis/submodules/iwanna_soc_sdram_pll.v" 268 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Quartus/ECE385/final/" { { 0 { 0 ""} 0 1093 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1607948633451 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1607948634070 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1607948634076 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1607948634076 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1607948634084 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1607948634108 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1607948634109 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1607948634109 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1607948634109 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1607948634109 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1607948634109 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1607948634109 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1607948634109 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1607948634109 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[31\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[31\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1607948634109 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[30\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[30\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1607948634109 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1607948634109 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[29\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[29\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1607948634109 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[28\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[28\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1607948634109 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[27\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[27\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1607948634109 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[26\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[26\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1607948634109 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[25\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[25\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1607948634109 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[24\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[24\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1607948634109 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[23\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[23\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1607948634109 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[22\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[22\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1607948634109 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[21\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[21\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1607948634109 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[20\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[20\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1607948634109 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1607948634109 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[19\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[19\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1607948634109 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[18\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[18\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1607948634109 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[17\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[17\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1607948634109 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[16\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[16\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1607948634109 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1607948634109 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1607948634109 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1607948634109 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1607948634109 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1607948634109 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1607948634109 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1607948634109 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1607948634109 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1607948634109 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1607948634109 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1607948634109 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1607948634110 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1607948634120 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1607948634659 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Block RAM " "Packed 8 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1607948634665 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "32 I/O Input Buffer " "Packed 32 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1607948634665 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "87 I/O Output Buffer " "Packed 87 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1607948634665 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "66 " "Created 66 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1607948634665 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1607948634665 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "129 unused 2.5V 5 76 48 " "Number of I/O pins in group: 129 (unused VREF, 2.5V VCCIO, 5 input, 76 output, 48 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1607948634689 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1607948634689 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1607948634689 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 9 12 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 9 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1607948634690 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 19 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  19 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1607948634690 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 1 25 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 1 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1607948634690 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 27 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  27 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1607948634690 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 25 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1607948634690 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 13 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1607948634690 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 1 25 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 1 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1607948634690 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 26 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1607948634690 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1607948634690 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1607948634690 ""}
{ "Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT" "vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 0 " "PLL \"vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 driven by CLOCK_50~inputclkctrl which is OUTCLK output port of Clock control block type node CLOCK_50~inputclkctrl " "Input port INCLK\[0\] of node \"vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1\" is driven by CLOCK_50~inputclkctrl which is OUTCLK output port of Clock control block type node CLOCK_50~inputclkctrl" {  } { { "db/vga_clk_altpll.v" "" { Text "D:/Quartus/ECE385/final/db/vga_clk_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "vga_clk.v" "" { Text "D:/Quartus/ECE385/final/vga_clk.v" 90 0 0 } } { "iwanna.sv" "" { Text "D:/Quartus/ECE385/final/iwanna.sv" 110 0 0 } } { "iwanna.sv" "" { Text "D:/Quartus/ECE385/final/iwanna.sv" 16 0 0 } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "Design Software" 0 -1 1607948634785 ""}  } { { "db/vga_clk_altpll.v" "" { Text "D:/Quartus/ECE385/final/db/vga_clk_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "vga_clk.v" "" { Text "D:/Quartus/ECE385/final/vga_clk.v" 90 0 0 } } { "iwanna.sv" "" { Text "D:/Quartus/ECE385/final/iwanna.sv" 110 0 0 } }  } 0 15055 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "Fitter" 0 -1 1607948634785 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1607948634865 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1607948634882 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1607948635619 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1607948636196 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1607948636238 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1607948641316 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1607948641316 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1607948642426 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "9 " "Router estimated average interconnect usage is 9% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "15 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "D:/Quartus/ECE385/final/" { { 1 { 0 "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 12 { 0 ""} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1607948643517 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1607948643517 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1607948643840 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1607948643840 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1607948643840 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1607948643842 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.43 " "Total time spent on timing analysis during the Fitter is 0.43 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1607948644024 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1607948644053 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1607948644522 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1607948644524 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1607948645063 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1607948645944 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1607948646245 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Quartus/ECE385/final/iwanna.fit.smsg " "Generated suppressed messages file D:/Quartus/ECE385/final/iwanna.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1607948646516 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 19 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5544 " "Peak virtual memory: 5544 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1607948647565 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 14 20:24:07 2020 " "Processing ended: Mon Dec 14 20:24:07 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1607948647565 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1607948647565 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1607948647565 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1607948647565 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1607948648707 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1607948648712 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 14 20:24:08 2020 " "Processing started: Mon Dec 14 20:24:08 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1607948648712 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1607948648712 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off iwanna -c iwanna " "Command: quartus_asm --read_settings_files=off --write_settings_files=off iwanna -c iwanna" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1607948648712 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1607948649034 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1607948649712 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1607948649733 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4692 " "Peak virtual memory: 4692 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1607948649976 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 14 20:24:09 2020 " "Processing ended: Mon Dec 14 20:24:09 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1607948649976 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1607948649976 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1607948649976 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1607948649976 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1607948650629 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1607948651225 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1607948651230 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 14 20:24:10 2020 " "Processing started: Mon Dec 14 20:24:10 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1607948651230 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1607948651230 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta iwanna -c iwanna " "Command: quartus_sta iwanna -c iwanna" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1607948651230 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1607948651313 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1607948651627 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1607948651627 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1607948651662 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1607948651662 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607948651983 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607948651983 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607948651983 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607948651983 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607948651983 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607948651983 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607948651983 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607948651983 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607948651983 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607948651983 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607948651983 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607948651983 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607948651983 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607948651983 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607948651983 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607948651983 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607948651983 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607948651983 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607948651983 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607948651983 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607948651983 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607948651983 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607948651983 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607948651983 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607948651983 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607948651983 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1607948651983 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607948651983 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1607948651983 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607948651983 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1607948651983 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1607948651983 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1607948651983 ""}
{ "Info" "ISTA_SDC_FOUND" "iwanna_soc/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'iwanna_soc/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1607948652020 ""}
{ "Info" "ISTA_SDC_FOUND" "iwanna_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'iwanna_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1607948652034 ""}
{ "Info" "ISTA_SDC_FOUND" "iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'iwanna_soc/synthesis/submodules/iwanna_soc_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1607948652045 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ball:ball_instance\|Ball_X_Motion\[0\] CLOCK_50 " "Register ball:ball_instance\|Ball_X_Motion\[0\] is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1607948652078 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1607948652078 "|iwanna|CLOCK_50"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: vga_clk_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: vga_clk_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1607948652109 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1607948652109 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: nios_system\|sdram_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: nios_system\|sdram_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1607948652109 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1607948652109 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1607948652110 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1607948652110 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1607948652110 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1607948652110 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1607948652110 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1607948652127 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 47.160 " "Worst-case setup slack is 47.160" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607948652155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607948652155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.160               0.000 altera_reserved_tck  " "   47.160               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607948652155 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607948652155 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.356 " "Worst-case hold slack is 0.356" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607948652162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607948652162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.356               0.000 altera_reserved_tck  " "    0.356               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607948652162 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607948652162 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.232 " "Worst-case recovery slack is 48.232" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607948652172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607948652172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.232               0.000 altera_reserved_tck  " "   48.232               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607948652172 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607948652172 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.234 " "Worst-case removal slack is 1.234" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607948652178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607948652178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.234               0.000 altera_reserved_tck  " "    1.234               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607948652178 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607948652178 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.615 " "Worst-case minimum pulse width slack is 49.615" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607948652183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607948652183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.615               0.000 altera_reserved_tck  " "   49.615               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607948652183 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607948652183 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1607948652246 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1607948652246 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1607948652246 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1607948652246 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.472 ns " "Worst Case Available Settling Time: 197.472 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1607948652246 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1607948652246 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1607948652246 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1607948652246 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1607948652246 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1607948652257 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1607948652289 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1607948652902 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ball:ball_instance\|Ball_X_Motion\[0\] CLOCK_50 " "Register ball:ball_instance\|Ball_X_Motion\[0\] is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1607948653080 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1607948653080 "|iwanna|CLOCK_50"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: vga_clk_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: vga_clk_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1607948653084 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1607948653084 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: nios_system\|sdram_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: nios_system\|sdram_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1607948653084 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1607948653084 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1607948653084 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1607948653084 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1607948653084 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1607948653084 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 47.490 " "Worst-case setup slack is 47.490" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607948653100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607948653100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.490               0.000 altera_reserved_tck  " "   47.490               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607948653100 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607948653100 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.310 " "Worst-case hold slack is 0.310" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607948653108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607948653108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.310               0.000 altera_reserved_tck  " "    0.310               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607948653108 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607948653108 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.475 " "Worst-case recovery slack is 48.475" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607948653114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607948653114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.475               0.000 altera_reserved_tck  " "   48.475               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607948653114 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607948653114 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.126 " "Worst-case removal slack is 1.126" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607948653120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607948653120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.126               0.000 altera_reserved_tck  " "    1.126               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607948653120 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607948653120 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.588 " "Worst-case minimum pulse width slack is 49.588" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607948653126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607948653126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.588               0.000 altera_reserved_tck  " "   49.588               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607948653126 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607948653126 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1607948653176 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1607948653176 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1607948653176 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1607948653176 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.740 ns " "Worst Case Available Settling Time: 197.740 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1607948653176 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1607948653176 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1607948653176 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1607948653176 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1607948653176 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1607948653196 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ball:ball_instance\|Ball_X_Motion\[0\] CLOCK_50 " "Register ball:ball_instance\|Ball_X_Motion\[0\] is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1607948653340 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1607948653340 "|iwanna|CLOCK_50"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: vga_clk_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: vga_clk_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1607948653344 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1607948653344 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: nios_system\|sdram_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: nios_system\|sdram_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1607948653344 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1607948653344 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1607948653344 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1607948653344 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1607948653344 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1607948653344 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 48.614 " "Worst-case setup slack is 48.614" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607948653352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607948653352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.614               0.000 altera_reserved_tck  " "   48.614               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607948653352 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607948653352 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.186 " "Worst-case hold slack is 0.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607948653359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607948653359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 altera_reserved_tck  " "    0.186               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607948653359 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607948653359 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.195 " "Worst-case recovery slack is 49.195" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607948653366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607948653366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.195               0.000 altera_reserved_tck  " "   49.195               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607948653366 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607948653366 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.676 " "Worst-case removal slack is 0.676" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607948653373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607948653373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.676               0.000 altera_reserved_tck  " "    0.676               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607948653373 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607948653373 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.466 " "Worst-case minimum pulse width slack is 49.466" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607948653379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607948653379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.466               0.000 altera_reserved_tck  " "   49.466               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607948653379 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607948653379 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1607948653432 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1607948653432 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1607948653432 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1607948653432 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 198.630 ns " "Worst Case Available Settling Time: 198.630 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1607948653432 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1607948653432 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1607948653432 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1607948653432 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1607948653432 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1607948653869 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1607948653873 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 28 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4813 " "Peak virtual memory: 4813 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1607948654014 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 14 20:24:14 2020 " "Processing ended: Mon Dec 14 20:24:14 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1607948654014 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1607948654014 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1607948654014 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1607948654014 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 68 s " "Quartus Prime Full Compilation was successful. 0 errors, 68 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1607948654727 ""}
