

================================================================
== Vivado HLS Report for 'mux_onehot'
================================================================
* Date:           Thu Apr  8 05:49:59 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        Multiplexor
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.543 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|   0 ns   |   0 ns   |    0|    0|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.54>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%sel_V_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %sel_V)" [Multiplexor/mux_onehot.cpp:3]   --->   Operation 2 'read' 'sel_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%din_7_V_read_2 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %din_7_V_read)" [Multiplexor/mux_onehot.cpp:3]   --->   Operation 3 'read' 'din_7_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%din_6_V_read_2 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %din_6_V_read)" [Multiplexor/mux_onehot.cpp:3]   --->   Operation 4 'read' 'din_6_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%din_5_V_read_2 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %din_5_V_read)" [Multiplexor/mux_onehot.cpp:3]   --->   Operation 5 'read' 'din_5_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%din_4_V_read_2 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %din_4_V_read)" [Multiplexor/mux_onehot.cpp:3]   --->   Operation 6 'read' 'din_4_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%din_3_V_read_2 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %din_3_V_read)" [Multiplexor/mux_onehot.cpp:3]   --->   Operation 7 'read' 'din_3_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%din_2_V_read_2 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %din_2_V_read)" [Multiplexor/mux_onehot.cpp:3]   --->   Operation 8 'read' 'din_2_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%din_1_V_read_2 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %din_1_V_read)" [Multiplexor/mux_onehot.cpp:3]   --->   Operation 9 'read' 'din_1_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%din_0_V_read_2 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %din_0_V_read)" [Multiplexor/mux_onehot.cpp:3]   --->   Operation 10 'read' 'din_0_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.55ns)   --->   "%icmp_ln7 = icmp eq i8 %sel_V_read, -128" [Multiplexor/mux_onehot.cpp:7]   --->   Operation 11 'icmp' 'icmp_ln7' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (1.55ns)   --->   "%icmp_ln7_1 = icmp eq i8 %sel_V_read, 64" [Multiplexor/mux_onehot.cpp:7]   --->   Operation 12 'icmp' 'icmp_ln7_1' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (1.55ns)   --->   "%icmp_ln7_2 = icmp eq i8 %sel_V_read, 32" [Multiplexor/mux_onehot.cpp:7]   --->   Operation 13 'icmp' 'icmp_ln7_2' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (1.55ns)   --->   "%icmp_ln7_3 = icmp eq i8 %sel_V_read, 16" [Multiplexor/mux_onehot.cpp:7]   --->   Operation 14 'icmp' 'icmp_ln7_3' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (1.55ns)   --->   "%icmp_ln7_4 = icmp eq i8 %sel_V_read, 8" [Multiplexor/mux_onehot.cpp:7]   --->   Operation 15 'icmp' 'icmp_ln7_4' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (1.55ns)   --->   "%icmp_ln7_5 = icmp eq i8 %sel_V_read, 4" [Multiplexor/mux_onehot.cpp:7]   --->   Operation 16 'icmp' 'icmp_ln7_5' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (1.55ns)   --->   "%icmp_ln7_6 = icmp eq i8 %sel_V_read, 2" [Multiplexor/mux_onehot.cpp:7]   --->   Operation 17 'icmp' 'icmp_ln7_6' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (1.55ns)   --->   "%icmp_ln7_7 = icmp eq i8 %sel_V_read, 1" [Multiplexor/mux_onehot.cpp:7]   --->   Operation 18 'icmp' 'icmp_ln7_7' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node select_ln7_4)   --->   "%select_ln7 = select i1 %icmp_ln7_7, i8 %din_0_V_read_2, i8 %din_1_V_read_2" [Multiplexor/mux_onehot.cpp:7]   --->   Operation 19 'select' 'select_ln7' <Predicate = (or_ln7 & or_ln7_4 & or_ln7_6)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.97ns)   --->   "%or_ln7 = or i1 %icmp_ln7_7, %icmp_ln7_6" [Multiplexor/mux_onehot.cpp:7]   --->   Operation 20 'or' 'or_ln7' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln7_1 = select i1 %icmp_ln7_5, i8 %din_2_V_read_2, i8 %din_3_V_read_2" [Multiplexor/mux_onehot.cpp:7]   --->   Operation 21 'select' 'select_ln7_1' <Predicate = (!or_ln7 & or_ln7_4 & or_ln7_6)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node or_ln7_4)   --->   "%or_ln7_1 = or i1 %icmp_ln7_5, %icmp_ln7_4" [Multiplexor/mux_onehot.cpp:7]   --->   Operation 22 'or' 'or_ln7_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node select_ln7_5)   --->   "%select_ln7_2 = select i1 %icmp_ln7_3, i8 %din_4_V_read_2, i8 %din_5_V_read_2" [Multiplexor/mux_onehot.cpp:7]   --->   Operation 23 'select' 'select_ln7_2' <Predicate = (or_ln7_2 & !or_ln7_4 & or_ln7_6)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.97ns)   --->   "%or_ln7_2 = or i1 %icmp_ln7_3, %icmp_ln7_2" [Multiplexor/mux_onehot.cpp:7]   --->   Operation 24 'or' 'or_ln7_2' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln7_3 = select i1 %icmp_ln7_1, i8 %din_6_V_read_2, i8 %din_7_V_read_2" [Multiplexor/mux_onehot.cpp:7]   --->   Operation 25 'select' 'select_ln7_3' <Predicate = (!or_ln7_2 & !or_ln7_4 & or_ln7_6)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node tmp_V)   --->   "%or_ln7_3 = or i1 %icmp_ln7_1, %icmp_ln7" [Multiplexor/mux_onehot.cpp:7]   --->   Operation 26 'or' 'or_ln7_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln7_4 = select i1 %or_ln7, i8 %select_ln7, i8 %select_ln7_1" [Multiplexor/mux_onehot.cpp:7]   --->   Operation 27 'select' 'select_ln7_4' <Predicate = (or_ln7_4 & or_ln7_6)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln7_4 = or i1 %or_ln7, %or_ln7_1" [Multiplexor/mux_onehot.cpp:7]   --->   Operation 28 'or' 'or_ln7_4' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln7_5 = select i1 %or_ln7_2, i8 %select_ln7_2, i8 %select_ln7_3" [Multiplexor/mux_onehot.cpp:7]   --->   Operation 29 'select' 'select_ln7_5' <Predicate = (!or_ln7_4 & or_ln7_6)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node tmp_V)   --->   "%or_ln7_5 = or i1 %or_ln7_2, %or_ln7_3" [Multiplexor/mux_onehot.cpp:7]   --->   Operation 30 'or' 'or_ln7_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln7_6 = select i1 %or_ln7_4, i8 %select_ln7_4, i8 %select_ln7_5" [Multiplexor/mux_onehot.cpp:7]   --->   Operation 31 'select' 'select_ln7_6' <Predicate = (or_ln7_6)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node tmp_V)   --->   "%or_ln7_6 = or i1 %or_ln7_4, %or_ln7_5" [Multiplexor/mux_onehot.cpp:7]   --->   Operation 32 'or' 'or_ln7_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (1.24ns) (out node of the LUT)   --->   "%tmp_V = select i1 %or_ln7_6, i8 %select_ln7_6, i8 0" [Multiplexor/mux_onehot.cpp:7]   --->   Operation 33 'select' 'tmp_V' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "ret i8 %tmp_V" [Multiplexor/mux_onehot.cpp:36]   --->   Operation 34 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ din_0_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ din_1_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ din_2_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ din_3_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ din_4_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ din_5_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ din_6_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ din_7_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sel_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
sel_V_read     (read  ) [ 00]
din_7_V_read_2 (read  ) [ 00]
din_6_V_read_2 (read  ) [ 00]
din_5_V_read_2 (read  ) [ 00]
din_4_V_read_2 (read  ) [ 00]
din_3_V_read_2 (read  ) [ 00]
din_2_V_read_2 (read  ) [ 00]
din_1_V_read_2 (read  ) [ 00]
din_0_V_read_2 (read  ) [ 00]
icmp_ln7       (icmp  ) [ 00]
icmp_ln7_1     (icmp  ) [ 00]
icmp_ln7_2     (icmp  ) [ 00]
icmp_ln7_3     (icmp  ) [ 00]
icmp_ln7_4     (icmp  ) [ 00]
icmp_ln7_5     (icmp  ) [ 00]
icmp_ln7_6     (icmp  ) [ 00]
icmp_ln7_7     (icmp  ) [ 00]
select_ln7     (select) [ 00]
or_ln7         (or    ) [ 01]
select_ln7_1   (select) [ 00]
or_ln7_1       (or    ) [ 00]
select_ln7_2   (select) [ 00]
or_ln7_2       (or    ) [ 01]
select_ln7_3   (select) [ 00]
or_ln7_3       (or    ) [ 00]
select_ln7_4   (select) [ 00]
or_ln7_4       (or    ) [ 01]
select_ln7_5   (select) [ 00]
or_ln7_5       (or    ) [ 00]
select_ln7_6   (select) [ 00]
or_ln7_6       (or    ) [ 01]
tmp_V          (select) [ 00]
ret_ln36       (ret   ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="din_0_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="din_0_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="din_1_V_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="din_1_V_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="din_2_V_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="din_2_V_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="din_3_V_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="din_3_V_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="din_4_V_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="din_4_V_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="din_5_V_read">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="din_5_V_read"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="din_6_V_read">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="din_6_V_read"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="din_7_V_read">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="din_7_V_read"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="sel_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sel_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="sel_V_read_read_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="8" slack="0"/>
<pin id="40" dir="0" index="1" bw="8" slack="0"/>
<pin id="41" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sel_V_read/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="din_7_V_read_2_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="8" slack="0"/>
<pin id="46" dir="0" index="1" bw="8" slack="0"/>
<pin id="47" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="din_7_V_read_2/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="din_6_V_read_2_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="8" slack="0"/>
<pin id="52" dir="0" index="1" bw="8" slack="0"/>
<pin id="53" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="din_6_V_read_2/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="din_5_V_read_2_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="8" slack="0"/>
<pin id="58" dir="0" index="1" bw="8" slack="0"/>
<pin id="59" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="din_5_V_read_2/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="din_4_V_read_2_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="8" slack="0"/>
<pin id="64" dir="0" index="1" bw="8" slack="0"/>
<pin id="65" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="din_4_V_read_2/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="din_3_V_read_2_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="8" slack="0"/>
<pin id="70" dir="0" index="1" bw="8" slack="0"/>
<pin id="71" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="din_3_V_read_2/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="din_2_V_read_2_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="8" slack="0"/>
<pin id="76" dir="0" index="1" bw="8" slack="0"/>
<pin id="77" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="din_2_V_read_2/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="din_1_V_read_2_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="8" slack="0"/>
<pin id="82" dir="0" index="1" bw="8" slack="0"/>
<pin id="83" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="din_1_V_read_2/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="din_0_V_read_2_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="8" slack="0"/>
<pin id="88" dir="0" index="1" bw="8" slack="0"/>
<pin id="89" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="din_0_V_read_2/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="icmp_ln7_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="8" slack="0"/>
<pin id="94" dir="0" index="1" bw="8" slack="0"/>
<pin id="95" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln7/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="icmp_ln7_1_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="8" slack="0"/>
<pin id="100" dir="0" index="1" bw="8" slack="0"/>
<pin id="101" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln7_1/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="icmp_ln7_2_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="8" slack="0"/>
<pin id="106" dir="0" index="1" bw="7" slack="0"/>
<pin id="107" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln7_2/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="icmp_ln7_3_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="8" slack="0"/>
<pin id="112" dir="0" index="1" bw="6" slack="0"/>
<pin id="113" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln7_3/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="icmp_ln7_4_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="8" slack="0"/>
<pin id="118" dir="0" index="1" bw="5" slack="0"/>
<pin id="119" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln7_4/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="icmp_ln7_5_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="8" slack="0"/>
<pin id="124" dir="0" index="1" bw="4" slack="0"/>
<pin id="125" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln7_5/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="icmp_ln7_6_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="8" slack="0"/>
<pin id="130" dir="0" index="1" bw="3" slack="0"/>
<pin id="131" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln7_6/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="icmp_ln7_7_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="8" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln7_7/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="select_ln7_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="0" index="1" bw="8" slack="0"/>
<pin id="143" dir="0" index="2" bw="8" slack="0"/>
<pin id="144" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln7/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="or_ln7_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln7/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="select_ln7_1_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="0" index="1" bw="8" slack="0"/>
<pin id="157" dir="0" index="2" bw="8" slack="0"/>
<pin id="158" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln7_1/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="or_ln7_1_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln7_1/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="select_ln7_2_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="0" index="1" bw="8" slack="0"/>
<pin id="171" dir="0" index="2" bw="8" slack="0"/>
<pin id="172" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln7_2/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="or_ln7_2_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln7_2/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="select_ln7_3_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="0" index="1" bw="8" slack="0"/>
<pin id="185" dir="0" index="2" bw="8" slack="0"/>
<pin id="186" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln7_3/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="or_ln7_3_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln7_3/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="select_ln7_4_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="0" index="1" bw="8" slack="0"/>
<pin id="199" dir="0" index="2" bw="8" slack="0"/>
<pin id="200" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln7_4/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="or_ln7_4_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln7_4/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="select_ln7_5_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="0" index="1" bw="8" slack="0"/>
<pin id="213" dir="0" index="2" bw="8" slack="0"/>
<pin id="214" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln7_5/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="or_ln7_5_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln7_5/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="select_ln7_6_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="0" index="1" bw="8" slack="0"/>
<pin id="227" dir="0" index="2" bw="8" slack="0"/>
<pin id="228" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln7_6/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="or_ln7_6_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln7_6/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="tmp_V_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="0" index="1" bw="8" slack="0"/>
<pin id="241" dir="0" index="2" bw="1" slack="0"/>
<pin id="242" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_V/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="42"><net_src comp="18" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="43"><net_src comp="16" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="48"><net_src comp="18" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="14" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="54"><net_src comp="18" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="12" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="60"><net_src comp="18" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="10" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="18" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="8" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="18" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="6" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="18" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="4" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="18" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="2" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="18" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="0" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="38" pin="2"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="20" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="38" pin="2"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="22" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="38" pin="2"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="24" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="38" pin="2"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="26" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="38" pin="2"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="28" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="38" pin="2"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="30" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="38" pin="2"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="32" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="38" pin="2"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="34" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="145"><net_src comp="134" pin="2"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="86" pin="2"/><net_sink comp="140" pin=1"/></net>

<net id="147"><net_src comp="80" pin="2"/><net_sink comp="140" pin=2"/></net>

<net id="152"><net_src comp="134" pin="2"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="128" pin="2"/><net_sink comp="148" pin=1"/></net>

<net id="159"><net_src comp="122" pin="2"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="74" pin="2"/><net_sink comp="154" pin=1"/></net>

<net id="161"><net_src comp="68" pin="2"/><net_sink comp="154" pin=2"/></net>

<net id="166"><net_src comp="122" pin="2"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="116" pin="2"/><net_sink comp="162" pin=1"/></net>

<net id="173"><net_src comp="110" pin="2"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="62" pin="2"/><net_sink comp="168" pin=1"/></net>

<net id="175"><net_src comp="56" pin="2"/><net_sink comp="168" pin=2"/></net>

<net id="180"><net_src comp="110" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="104" pin="2"/><net_sink comp="176" pin=1"/></net>

<net id="187"><net_src comp="98" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="50" pin="2"/><net_sink comp="182" pin=1"/></net>

<net id="189"><net_src comp="44" pin="2"/><net_sink comp="182" pin=2"/></net>

<net id="194"><net_src comp="98" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="92" pin="2"/><net_sink comp="190" pin=1"/></net>

<net id="201"><net_src comp="148" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="140" pin="3"/><net_sink comp="196" pin=1"/></net>

<net id="203"><net_src comp="154" pin="3"/><net_sink comp="196" pin=2"/></net>

<net id="208"><net_src comp="148" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="162" pin="2"/><net_sink comp="204" pin=1"/></net>

<net id="215"><net_src comp="176" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="168" pin="3"/><net_sink comp="210" pin=1"/></net>

<net id="217"><net_src comp="182" pin="3"/><net_sink comp="210" pin=2"/></net>

<net id="222"><net_src comp="176" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="190" pin="2"/><net_sink comp="218" pin=1"/></net>

<net id="229"><net_src comp="204" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="196" pin="3"/><net_sink comp="224" pin=1"/></net>

<net id="231"><net_src comp="210" pin="3"/><net_sink comp="224" pin=2"/></net>

<net id="236"><net_src comp="204" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="218" pin="2"/><net_sink comp="232" pin=1"/></net>

<net id="243"><net_src comp="232" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="244"><net_src comp="224" pin="3"/><net_sink comp="238" pin=1"/></net>

<net id="245"><net_src comp="36" pin="0"/><net_sink comp="238" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: mux_onehot : din_0_V_read | {1 }
	Port: mux_onehot : din_1_V_read | {1 }
	Port: mux_onehot : din_2_V_read | {1 }
	Port: mux_onehot : din_3_V_read | {1 }
	Port: mux_onehot : din_4_V_read | {1 }
	Port: mux_onehot : din_5_V_read | {1 }
	Port: mux_onehot : din_6_V_read | {1 }
	Port: mux_onehot : din_7_V_read | {1 }
	Port: mux_onehot : sel_V | {1 }
  - Chain level:
	State 1
		select_ln7 : 1
		or_ln7 : 1
		select_ln7_1 : 1
		or_ln7_1 : 1
		select_ln7_2 : 1
		or_ln7_2 : 1
		select_ln7_3 : 1
		or_ln7_3 : 1
		select_ln7_4 : 1
		or_ln7_4 : 1
		select_ln7_5 : 1
		or_ln7_5 : 1
		select_ln7_6 : 1
		or_ln7_6 : 1
		tmp_V : 1
		ret_ln36 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|          |       icmp_ln7_fu_92      |    0    |    11   |
|          |      icmp_ln7_1_fu_98     |    0    |    11   |
|          |     icmp_ln7_2_fu_104     |    0    |    11   |
|   icmp   |     icmp_ln7_3_fu_110     |    0    |    11   |
|          |     icmp_ln7_4_fu_116     |    0    |    11   |
|          |     icmp_ln7_5_fu_122     |    0    |    11   |
|          |     icmp_ln7_6_fu_128     |    0    |    11   |
|          |     icmp_ln7_7_fu_134     |    0    |    11   |
|----------|---------------------------|---------|---------|
|          |     select_ln7_fu_140     |    0    |    8    |
|          |    select_ln7_1_fu_154    |    0    |    8    |
|          |    select_ln7_2_fu_168    |    0    |    8    |
|  select  |    select_ln7_3_fu_182    |    0    |    8    |
|          |    select_ln7_4_fu_196    |    0    |    8    |
|          |    select_ln7_5_fu_210    |    0    |    8    |
|          |    select_ln7_6_fu_224    |    0    |    8    |
|          |        tmp_V_fu_238       |    0    |    8    |
|----------|---------------------------|---------|---------|
|          |       or_ln7_fu_148       |    0    |    2    |
|          |      or_ln7_1_fu_162      |    0    |    2    |
|          |      or_ln7_2_fu_176      |    0    |    2    |
|    or    |      or_ln7_3_fu_190      |    0    |    2    |
|          |      or_ln7_4_fu_204      |    0    |    2    |
|          |      or_ln7_5_fu_218      |    0    |    2    |
|          |      or_ln7_6_fu_232      |    0    |    2    |
|----------|---------------------------|---------|---------|
|          |   sel_V_read_read_fu_38   |    0    |    0    |
|          | din_7_V_read_2_read_fu_44 |    0    |    0    |
|          | din_6_V_read_2_read_fu_50 |    0    |    0    |
|          | din_5_V_read_2_read_fu_56 |    0    |    0    |
|   read   | din_4_V_read_2_read_fu_62 |    0    |    0    |
|          | din_3_V_read_2_read_fu_68 |    0    |    0    |
|          | din_2_V_read_2_read_fu_74 |    0    |    0    |
|          | din_1_V_read_2_read_fu_80 |    0    |    0    |
|          | din_0_V_read_2_read_fu_86 |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |   166   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   166  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |   166  |
+-----------+--------+--------+
