

================================================================
== Vivado HLS Report for 'mult_add'
================================================================
* Date:           Sun Jul  1 02:48:40 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        Conv12
* Solution:       A_Otra
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.38|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    0|    0|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

 <State 1> : 6.38ns
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResource(i32 0, [1 x i8]* @p_str2, [6 x i8]* @p_str30, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)" [SRC/1_keras.cpp:420]
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%add_V_read = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %add_V)"
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%weight_V_read = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %weight_V)"
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%in_V_read = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %in_V)"
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%OP1_V = sext i18 %in_V_read to i28" [SRC/1_keras.cpp:422]
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%OP2_V = sext i18 %weight_V_read to i28" [SRC/1_keras.cpp:422]
ST_1 : Operation 8 [1/1] (3.36ns)   --->   "%p_Val2_s = mul i28 %OP1_V, %OP2_V" [SRC/1_keras.cpp:422]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_2 = call i28 @_ssdm_op_BitConcatenate.i28.i18.i10(i18 %add_V_read, i10 0)" [SRC/1_keras.cpp:422]
ST_1 : Operation 10 [1/1] (3.02ns)   --->   "%p_Val2_1 = add i28 %p_Val2_s, %tmp_2" [SRC/1_keras.cpp:422]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%agg_result_V = call i18 @_ssdm_op_PartSelect.i18.i28.i32.i32(i28 %p_Val2_1, i32 10, i32 27)" [SRC/1_keras.cpp:422]
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "ret i18 %agg_result_V" [SRC/1_keras.cpp:422]


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 6.38ns
The critical path consists of the following:
	wire read on port 'weight_V' [6]  (0 ns)
	'mul' operation ('p_Val2_s', SRC/1_keras.cpp:422) [10]  (3.36 ns)
	'add' operation ('__Val2__', SRC/1_keras.cpp:422) [12]  (3.02 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
