#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Apr 14 08:10:40 2025
# Process ID: 7864
# Current directory: C:/Users/Duy/BTL_RISC
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12580 C:\Users\Duy\BTL_RISC\BTL_RISC.xpr
# Log file: C:/Users/Duy/BTL_RISC/vivado.log
# Journal file: C:/Users/Duy/BTL_RISC\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Duy/BTL_RISC/BTL_RISC.xpr
update_compile_order -fileset sources_1
launch_simulation
launch_simulation
launch_simulation
launch_simulation
source testbench.tcl
current_wave_config {Untitled 1}
add_wave {{/testbench/risc_inst}} 
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
restart
run 10 us
run 10 us
run 10 us
close_sim
launch_simulation
source testbench.tcl
current_wave_config {Untitled 2}
add_wave {{/testbench/risc_inst}} 
run 10 us
restart
run 1 us
run 1 us
run 1 us
close_sim
launch_simulation
source testbench.tcl
current_wave_config {Untitled 3}
add_wave {{/testbench/risc_inst}} 
restart
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
close_sim
launch_simulation
source testbench.tcl
restart
current_wave_config {Untitled 4}
add_wave {{/testbench/risc_inst}} 
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
close_sim
launch_simulation
source testbench.tcl
current_wave_config {Untitled 5}
add_wave {{/testbench/risc_inst}} 
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
restart
run 1 us
run 1 us
run 1 us
close_sim
launch_simulation
source testbench.tcl
current_wave_config {Untitled 6}
add_wave {{/testbench/risc_inst}} 
restart
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
restart
run 1 us
run 1 us
close_sim
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
source testbench.tcl
current_wave_config {Untitled 7}
add_wave {{/testbench/risc_inst}} 
restart
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
restart
run 1 us
run 1 us
close_sim
launch_simulation
source testbench.tcl
current_wave_config {Untitled 8}
add_wave {{/testbench/risc_inst}} 
restart
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
close_sim
launch_simulation
source testbench.tcl
restart
current_wave_config {Untitled 9}
add_wave {{/testbench/risc_inst}} 
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
close_sim
launch_simulation
launch_simulation
launch_simulation
source testbench.tcl
close_sim
launch_simulation
source testbench.tcl
current_wave_config {Untitled 11}
add_wave {{/testbench/risc_inst}} 
restart
run 1 us
run 1 us
close_sim
launch_simulation
source testbench.tcl
current_wave_config {Untitled 12}
add_wave {{/testbench/risc_inst}} 
restart
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
close_sim
launch_simulation
source testbench.tcl
current_wave_config {Untitled 13}
add_wave {{/testbench/risc_inst}} 
restart
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
close_sim
launch_simulation
source testbench.tcl
current_wave_config {Untitled 14}
add_wave {{/testbench/risc_inst}} 
restart
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
close_sim
launch_simulation
source testbench.tcl
current_wave_config {Untitled 15}
add_wave {{/testbench/risc_inst}} 
current_wave_config {Untitled 15}
add_wave {{/testbench/risc_inst}} 
restart
run 1 us
run 1 us
run 1 us
close_sim
launch_simulation
launch_simulation
source testbench.tcl
current_wave_config {Untitled 16}
add_wave {{/testbench/risc_inst}} 
restart
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
close_sim
launch_simulation
launch_simulation
launch_simulation
source testbench.tcl
current_wave_config {Untitled 17}
add_wave {{/testbench/risc_inst}} 
restart
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
close_sim
launch_simulation
source testbench.tcl
current_wave_config {Untitled 18}
add_wave {{/testbench/risc_inst}} 
restart
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
close_sim
launch_simulation
launch_simulation
source testbench.tcl
current_wave_config {Untitled 19}
add_wave {{/testbench/risc_inst}} 
run 1 us
restart
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
close_sim
launch_simulation
source testbench.tcl
current_wave_config {Untitled 20}
add_wave {{/testbench/risc_inst}} 
restart
run 1 us
run 1 us
run 1 us
run 1 us
close_sim
launch_simulation
source testbench.tcl
restart
current_wave_config {Untitled 21}
add_wave {{/testbench/risc_inst}} 
run 1 us
run 1 us
run 1 us
relaunch_sim
close_sim
